// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "09/01/2023 21:21:46"

// 
// Device: Altera 5CGXFC7C7F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module MIPS (
	clock,
	instruction,
	aluResult,
	Zero_flag,
	regWriteData,
	canWriteReg);
input 	clock;
output 	[31:0] instruction;
output 	[31:0] aluResult;
output 	Zero_flag;
output 	[31:0] regWriteData;
output 	canWriteReg;

// Design Ports Information
// instruction[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[1]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[2]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[3]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[4]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[5]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[6]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[7]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[9]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[10]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[11]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[12]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[13]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[14]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[15]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[16]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[17]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[18]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[19]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[20]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[21]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[22]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[23]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[24]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[25]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[26]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[27]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[28]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[29]	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[30]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[31]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[0]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[1]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[2]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[3]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[4]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[5]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[6]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[7]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[8]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[9]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[10]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[11]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[12]	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[13]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[14]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[15]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[16]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[17]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[18]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[19]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[20]	=>  Location: PIN_E20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[21]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[22]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[23]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[24]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[25]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[26]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[27]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[28]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[29]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[30]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[31]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Zero_flag	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[0]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[1]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[2]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[3]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[4]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[5]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[6]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[7]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[8]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[9]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[10]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[11]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[12]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[13]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[14]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[15]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[16]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[17]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[18]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[19]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[20]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[21]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[22]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[23]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[24]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[25]	=>  Location: PIN_V19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[26]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[27]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[28]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[29]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[30]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[31]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// canWriteReg	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clock~input_o ;
wire \clock~inputCLKENA0_outclk ;
wire \pc|memPosition[0]~0_combout ;
wire \pc|Add0~1_sumout ;
wire \pc|Add0~2 ;
wire \pc|Add0~5_sumout ;
wire \pc|Add0~6 ;
wire \pc|Add0~9_sumout ;
wire \pc|Add0~10 ;
wire \pc|Add0~13_sumout ;
wire \pc|Add0~14 ;
wire \pc|Add0~17_sumout ;
wire \pc|PC_out[5]~feeder_combout ;
wire \pc|PC_out[4]~DUPLICATE_q ;
wire \pc|PC_out[3]~DUPLICATE_q ;
wire \intMem|intMemory~0_combout ;
wire \intMem|intMemory~1_combout ;
wire \intMem|intMemory~2_combout ;
wire \intMem|instruction[2]~DUPLICATE_q ;
wire \intMem|intMemory~3_combout ;
wire \intMem|instruction[3]~DUPLICATE_q ;
wire \intMem|intMemory~4_combout ;
wire \intMem|intMemory~5_combout ;
wire \intMem|instruction[5]~DUPLICATE_q ;
wire \pc|PC_out[1]~DUPLICATE_q ;
wire \intMem|intMemory~6_combout ;
wire \intMem|intMemory~7_combout ;
wire \intMem|intMemory~8_combout ;
wire \intMem|instruction[8]~DUPLICATE_q ;
wire \intMem|intMemory~9_combout ;
wire \intMem|instruction[10]~DUPLICATE_q ;
wire \intMem|intMemory~10_combout ;
wire \intMem|intMemory~11_combout ;
wire \intMem|intMemory~12_combout ;
wire \intMem|intMemory~13_combout ;
wire \intMem|intMemory~14_combout ;
wire \intMem|instruction[15]~DUPLICATE_q ;
wire \intMem|intMemory~15_combout ;
wire \intMem|intMemory~16_combout ;
wire \intMem|intMemory~30_combout ;
wire \intMem|intMemory~17_combout ;
wire \intMem|intMemory~29_combout ;
wire \intMem|intMemory~18_combout ;
wire \intMem|intMemory~19_combout ;
wire \intMem|intMemory~20_combout ;
wire \intMem|intMemory~21_combout ;
wire \intMem|intMemory~22_combout ;
wire \intMem|intMemory~23_combout ;
wire \intMem|intMemory~28_combout ;
wire \intMem|intMemory~25_combout ;
wire \intMem|intMemory~26_combout ;
wire \intMem|intMemory~24_combout ;
wire \intMem|intMemory~27_combout ;
wire \intMem|instruction[0]~DUPLICATE_q ;
wire \control|WideOr5~0_combout ;
wire \control|Selector16~0_combout ;
wire \control|WideOr16~0_combout ;
wire \intMem|instruction[4]~DUPLICATE_q ;
wire \control|WideOr3~0_combout ;
wire \control|Selector18~0_combout ;
wire \control|WideOr7~0_combout ;
wire \control|Selector14~0_combout ;
wire \control|Selector20~0_combout ;
wire \control|WideOr1~0_combout ;
wire \control|Selector20~1_combout ;
wire \control|in2Mux~combout ;
wire \control|Selector7~0_combout ;
wire \control|Selector7~1_combout ;
wire \control|regWrite~combout ;
wire \control|Decoder1~0_combout ;
wire \memToRegMux|memToRegOutput[0]~0_combout ;
wire \control|Decoder1~1_combout ;
wire \control|WideOr14~0_combout ;
wire \control|WideOr12~0_combout ;
wire \control|Selector12~0_combout ;
wire \control|Selector12~1_combout ;
wire \ulaIn1|Mux32~0_combout ;
wire \ula|Mux31~4_combout ;
wire \ula|ShiftRight0~11_combout ;
wire \ula|Mux14~1_combout ;
wire \ula|Mux14~8_combout ;
wire \ula|Add0~47_combout ;
wire \ula|Mux9~1_combout ;
wire \ula|Mux28~3_combout ;
wire \ula|Mux15~5_combout ;
wire \ula|Mux9~2_combout ;
wire \ula|Mux3~0_combout ;
wire \ula|Mux2~0_combout ;
wire \ula|Mux14~6_combout ;
wire \ula|Mux3~2_combout ;
wire \ula|Mux15~4_combout ;
wire \ula|Mux4~2_combout ;
wire \ula|Mux3~1_combout ;
wire \intMem|instruction[6]~DUPLICATE_q ;
wire \ulaIn2|ulaIn2MuxOut[0]~2_combout ;
wire \ula|ShiftRight0~39_combout ;
wire \ula|ShiftLeft0~17_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a15 ;
wire \ulaIn1|Mux15~0_combout ;
wire \ula|ShiftLeft0~33_combout ;
wire \intMem|instruction[11]~DUPLICATE_q ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a11 ;
wire \ulaIn1|Mux11~0_combout ;
wire \ula|ShiftLeft0~25_combout ;
wire \ula|ShiftLeft0~34_combout ;
wire \ula|Mux0~0_combout ;
wire \ula|ShiftRight1~4_combout ;
wire \ula|Mux0~1_combout ;
wire \ula|Mux15~7_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a18 ;
wire \ulaIn1|Mux18~0_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a17 ;
wire \ulaIn1|Mux17~0_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a19 ;
wire \ulaIn1|Mux19~0_combout ;
wire \ula|ShiftLeft0~39_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a25 ;
wire \ulaIn1|Mux25~0_combout ;
wire \ula|ShiftLeft0~47_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a28 ;
wire \ulaIn1|Mux28~0_combout ;
wire \ula|ShiftLeft0~49_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a23 ;
wire \ulaIn1|Mux23~0_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a20 ;
wire \ulaIn1|Mux20~0_combout ;
wire \ula|ShiftLeft0~43_combout ;
wire \ula|ShiftLeft0~50_combout ;
wire \ula|Mux0~2_combout ;
wire \regmem|regMemory_rtl_1|auto_generated|ram_block1a31 ;
wire \ula|Mux0~3_combout ;
wire \ula|Mux6~0_combout ;
wire \ula|Mux0~4_combout ;
wire \ula|Mux22~4_combout ;
wire \ula|Mux4~5_combout ;
wire \regmem|regMemory_rtl_1|auto_generated|ram_block1a30 ;
wire \regmem|regMemory_rtl_1|auto_generated|ram_block1a28 ;
wire \regmem|regMemory_rtl_1|auto_generated|ram_block1a27 ;
wire \regmem|regMemory_rtl_1|auto_generated|ram_block1a26 ;
wire \regmem|regMemory_rtl_1|auto_generated|ram_block1a24 ;
wire \regmem|regMemory_rtl_1|auto_generated|ram_block1a23 ;
wire \regmem|regMemory_rtl_1|auto_generated|ram_block1a22 ;
wire \regmem|regMemory_rtl_1|auto_generated|ram_block1a20 ;
wire \regmem|regMemory_rtl_1|auto_generated|ram_block1a19 ;
wire \regmem|regMemory_rtl_1|auto_generated|ram_block1a18 ;
wire \regmem|regMemory_rtl_1|auto_generated|ram_block1a17 ;
wire \regmem|regMemory_rtl_1|auto_generated|ram_block1a16 ;
wire \regmem|regMemory_rtl_1|auto_generated|ram_block1a14 ;
wire \regmem|regMemory_rtl_1|auto_generated|ram_block1a13 ;
wire \regmem|regMemory_rtl_1|auto_generated|ram_block1a12 ;
wire \regmem|regMemory_rtl_1|auto_generated|ram_block1a11 ;
wire \regmem|regMemory_rtl_1|auto_generated|ram_block1a10 ;
wire \regmem|regMemory_rtl_1|auto_generated|ram_block1a9 ;
wire \regmem|regMemory_rtl_1|auto_generated|ram_block1a8 ;
wire \regmem|regMemory_rtl_1|auto_generated|ram_block1a7 ;
wire \regmem|regMemory_rtl_1|auto_generated|ram_block1a6 ;
wire \regmem|regMemory_rtl_1|auto_generated|ram_block1a5 ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a1 ;
wire \ulaIn1|Mux1~0_combout ;
wire \ula|Add0~143_cout ;
wire \ula|Add0~4 ;
wire \ula|Add0~9 ;
wire \ula|Add0~13 ;
wire \ula|Add0~17 ;
wire \ula|Add0~21 ;
wire \ula|Add0~25 ;
wire \ula|Add0~29 ;
wire \ula|Add0~33 ;
wire \ula|Add0~37 ;
wire \ula|Add0~41 ;
wire \ula|Add0~45 ;
wire \ula|Add0~54 ;
wire \ula|Add0~59 ;
wire \ula|Add0~63 ;
wire \ula|Add0~67 ;
wire \ula|Add0~74 ;
wire \ula|Add0~79 ;
wire \ula|Add0~83 ;
wire \ula|Add0~87 ;
wire \ula|Add0~91 ;
wire \ula|Add0~95 ;
wire \ula|Add0~99 ;
wire \ula|Add0~103 ;
wire \ula|Add0~107 ;
wire \ula|Add0~111 ;
wire \ula|Add0~115 ;
wire \ula|Add0~119 ;
wire \ula|Add0~123 ;
wire \ula|Add0~127 ;
wire \ula|Add0~131 ;
wire \ula|Add0~135 ;
wire \ula|Add0~138_sumout ;
wire \memToRegMux|memToRegOutput[31]~32_combout ;
wire \memToRegMux|memToRegOutput[31]~31_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a14 ;
wire \ulaIn1|Mux14~0_combout ;
wire \ula|Mux1~3_combout ;
wire \ula|Mux1~4_combout ;
wire \ula|ShiftRight0~2_combout ;
wire \ula|ShiftRight1~19_combout ;
wire \ula|Mux1~5_combout ;
wire \ula|Mux2~1_combout ;
wire \ula|ShiftLeft0~31_combout ;
wire \ula|ShiftLeft0~23_combout ;
wire \ula|ShiftLeft0~15_combout ;
wire \ula|ShiftLeft0~9_combout ;
wire \ula|ShiftLeft0~32_combout ;
wire \ula|ShiftLeft0~46_combout ;
wire \ula|ShiftLeft0~38_combout ;
wire \ula|Mux1~0_combout ;
wire \ula|ShiftLeft0~42_combout ;
wire \ula|Mux1~1_combout ;
wire \ula|Mux1~2_combout ;
wire \ula|Add0~134_sumout ;
wire \ula|Mux9~10_combout ;
wire \memToRegMux|memToRegOutput[30]~30_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a29 ;
wire \ulaIn1|Mux29~0_combout ;
wire \ula|Mux2~9_combout ;
wire \ula|Mux2~2_combout ;
wire \ula|ShiftRight1~0_combout ;
wire \ula|ShiftRight0~18_combout ;
wire \ula|Mux2~6_combout ;
wire \ula|ShiftLeft0~21_combout ;
wire \ula|ShiftLeft0~29_combout ;
wire \ula|ShiftLeft0~8_combout ;
wire \ula|ShiftLeft0~13_combout ;
wire \ula|ShiftLeft0~30_combout ;
wire \ula|ShiftLeft0~37_combout ;
wire \ula|Mux2~3_combout ;
wire \ula|ShiftLeft0~41_combout ;
wire \ula|ShiftLeft0~45_combout ;
wire \ula|Mux2~4_combout ;
wire \ula|Mux2~5_combout ;
wire \ula|Add0~130_sumout ;
wire \ula|Mux2~7_combout ;
wire \memToRegMux|memToRegOutput[29]~29_combout ;
wire \regmem|regMemory_rtl_1|auto_generated|ram_block1a0~portbdataout ;
wire \ula|ShiftLeft0~7_combout ;
wire \ula|ShiftLeft0~11_combout ;
wire \ula|ShiftLeft0~27_combout ;
wire \ula|ShiftLeft0~19_combout ;
wire \ula|ShiftLeft0~28_combout ;
wire \ula|ShiftLeft0~35_combout ;
wire \ula|ShiftLeft0~44_combout ;
wire \ula|ShiftLeft0~40_combout ;
wire \ula|Mux3~3_combout ;
wire \ula|Mux3~4_combout ;
wire \ula|Mux3~5_combout ;
wire \ula|Mux3~12_combout ;
wire \ula|ShiftRight0~3_combout ;
wire \ula|Mux3~7_combout ;
wire \ula|Mux3~8_combout ;
wire \ula|Mux3~9_combout ;
wire \ula|Add0~126_sumout ;
wire \ula|ShiftRight1~17_combout ;
wire \ula|Mux3~6_combout ;
wire \ula|Mux3~10_combout ;
wire \memToRegMux|memToRegOutput[28]~28_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a27 ;
wire \ulaIn1|Mux27~0_combout ;
wire \ula|Mux4~0_combout ;
wire \ula|ShiftLeft0~48_combout ;
wire \ula|ShiftRight1~6_combout ;
wire \ula|ShiftLeft0~26_combout ;
wire \ula|Mux4~1_combout ;
wire \ula|Mux4~3_combout ;
wire \ula|Mux4~4_combout ;
wire \ula|ShiftRight0~31_combout ;
wire \ula|Mux4~10_combout ;
wire \ula|Mux4~11_combout ;
wire \ula|Mux4~6_combout ;
wire \ula|Add0~122_sumout ;
wire \ula|Mux4~7_combout ;
wire \ula|Mux4~8_combout ;
wire \ula|Mux4~9_combout ;
wire \ula|Mux4~12_combout ;
wire \memToRegMux|memToRegOutput[27]~27_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a26 ;
wire \ulaIn1|Mux26~0_combout ;
wire \ula|Mux5~3_combout ;
wire \ula|Mux5~4_combout ;
wire \ula|Mux6~5_combout ;
wire \ula|Mux6~8_combout ;
wire \ula|ShiftRight0~26_combout ;
wire \ula|ShiftRight1~25_combout ;
wire \ula|ShiftRight1~2_combout ;
wire \ula|ShiftRight1~24_combout ;
wire \ula|Mux5~5_combout ;
wire \ula|Mux5~9_combout ;
wire \ula|Mux6~1_combout ;
wire \ula|Mux6~6_combout ;
wire \ula|Mux6~7_combout ;
wire \ula|Add0~118_sumout ;
wire \ula|ShiftLeft0~24_combout ;
wire \ula|Mux5~0_combout ;
wire \ula|Mux5~7_combout ;
wire \ula|Mux5~8_combout ;
wire \memToRegMux|memToRegOutput[26]~26_combout ;
wire \regmem|regMemory_rtl_1|auto_generated|ram_block1a25 ;
wire \ula|Mux6~9_combout ;
wire \ula|Mux6~10_combout ;
wire \ula|ShiftRight0~15_combout ;
wire \ula|ShiftRight1~23_combout ;
wire \ula|ShiftRight1~22_combout ;
wire \ula|Mux6~11_combout ;
wire \ula|Mux6~15_combout ;
wire \ula|Add0~114_sumout ;
wire \ula|ShiftLeft0~22_combout ;
wire \ula|Mux6~2_combout ;
wire \ula|Mux6~13_combout ;
wire \ula|Mux6~14_combout ;
wire \memToRegMux|memToRegOutput[25]~25_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a24 ;
wire \ulaIn1|Mux24~0_combout ;
wire \ula|Mux7~8_combout ;
wire \ula|Mux7~0_combout ;
wire \ula|ShiftRight0~4_combout ;
wire \ula|Mux7~4_combout ;
wire \ula|Mux7~5_combout ;
wire \ula|Add0~110_sumout ;
wire \ula|Mux7~1_combout ;
wire \ula|ShiftLeft0~20_combout ;
wire \ula|Mux7~2_combout ;
wire \ula|Mux7~3_combout ;
wire \ula|Mux7~6_combout ;
wire \memToRegMux|memToRegOutput[24]~24_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \ulaIn1|Mux0~0_combout ;
wire \ula|ShiftLeft0~10_combout ;
wire \ula|Mux8~1_combout ;
wire \ula|Add0~106_sumout ;
wire \ula|Mux8~0_combout ;
wire \ula|Mux8~2_combout ;
wire \ula|Mux8~3_combout ;
wire \ula|Mux8~4_combout ;
wire \ula|ShiftRight0~32_combout ;
wire \ula|ShiftRight0~38_combout ;
wire \ula|ShiftRight1~10_combout ;
wire \ula|Mux8~5_combout ;
wire \ula|Mux8~7_combout ;
wire \memToRegMux|memToRegOutput[23]~23_combout ;
wire \regmem|regMemory_rtl_1|auto_generated|ram_block1a1 ;
wire \ulaIn2|ulaIn2MuxOut[1]~1_combout ;
wire \ula|ShiftRight0~23_combout ;
wire \ula|ShiftRight0~24_combout ;
wire \ula|ShiftRight1~9_combout ;
wire \ula|Mux9~6_combout ;
wire \ula|Mux9~7_combout ;
wire \ula|ShiftRight0~37_combout ;
wire \ula|Mux9~8_combout ;
wire \ula|Mux9~11_combout ;
wire \ula|Mux9~4_combout ;
wire \ula|Add0~102_sumout ;
wire \ula|Mux9~3_combout ;
wire \ula|Mux9~5_combout ;
wire \memToRegMux|memToRegOutput[22]~22_combout ;
wire \regmem|regMemory_rtl_1|auto_generated|ram_block1a21 ;
wire \ula|Mux10~3_combout ;
wire \ula|Mux10~4_combout ;
wire \ula|ShiftRight1~8_combout ;
wire \ula|ShiftRight0~36_combout ;
wire \ula|Mux10~5_combout ;
wire \ula|Mux10~7_combout ;
wire \ula|Add0~98_sumout ;
wire \ula|Mux10~1_combout ;
wire \ula|Mux10~0_combout ;
wire \ula|Mux10~2_combout ;
wire \memToRegMux|memToRegOutput[21]~21_combout ;
wire \regmem|regMemory_rtl_1|auto_generated|ram_block1a29 ;
wire \ula|ShiftLeft0~2_combout ;
wire \ula|ShiftLeft0~3_combout ;
wire \ula|ShiftLeft0~5_combout ;
wire \ula|ShiftLeft0~0_combout ;
wire \ula|ShiftLeft0~1_combout ;
wire \ula|ShiftLeft0~4_combout ;
wire \ula|ShiftLeft0~6_combout ;
wire \ula|Mux14~15_combout ;
wire \ula|Mux11~1_combout ;
wire \ula|Add0~94_sumout ;
wire \ula|Mux11~0_combout ;
wire \ula|Mux11~2_combout ;
wire \ula|Mux11~3_combout ;
wire \ula|Mux11~4_combout ;
wire \ula|ShiftRight0~0_combout ;
wire \ula|ShiftRight1~7_combout ;
wire \ula|ShiftRight0~35_combout ;
wire \ula|Mux11~5_combout ;
wire \ula|Mux11~7_combout ;
wire \memToRegMux|memToRegOutput[20]~20_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a3 ;
wire \ulaIn1|Mux3~0_combout ;
wire \ulaIn2|ulaIn2MuxOut[19]~8_combout ;
wire \ula|Mux12~4_combout ;
wire \ula|Mux12~0_combout ;
wire \ula|Mux12~6_combout ;
wire \ula|Mux12~5_combout ;
wire \ula|ShiftRight0~33_combout ;
wire \ula|ShiftRight1~5_combout ;
wire \ula|Mux12~7_combout ;
wire \ula|Mux12~9_combout ;
wire \ula|Mux12~2_combout ;
wire \ula|Mux14~5_combout ;
wire \ula|Mux12~3_combout ;
wire \ula|ShiftRight0~34_combout ;
wire \ula|Mux9~0_combout ;
wire \ula|Add0~90_sumout ;
wire \ula|Mux14~2_combout ;
wire \ula|Mux12~1_combout ;
wire \ula|Mux12~10_combout ;
wire \memToRegMux|memToRegOutput[19]~19_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a22 ;
wire \ulaIn1|Mux22~0_combout ;
wire \ula|LessThan0~28_combout ;
wire \ula|LessThan0~25_combout ;
wire \ula|LessThan0~24_combout ;
wire \ula|LessThan0~26_combout ;
wire \ula|LessThan0~23_combout ;
wire \ula|LessThan0~27_combout ;
wire \ula|LessThan0~29_combout ;
wire \ula|LessThan0~31_combout ;
wire \ulaIn2|ulaIn2MuxOut[23]~6_combout ;
wire \ula|LessThan0~33_combout ;
wire \ula|LessThan0~32_combout ;
wire \ula|LessThan0~34_combout ;
wire \ula|LessThan0~35_combout ;
wire \ula|LessThan0~30_combout ;
wire \ula|LessThan0~36_combout ;
wire \ula|LessThan0~37_combout ;
wire \ula|LessThan0~38_combout ;
wire \ula|LessThan0~0_combout ;
wire \ula|LessThan0~1_combout ;
wire \ula|LessThan0~2_combout ;
wire \ula|LessThan0~19_combout ;
wire \ula|LessThan0~18_combout ;
wire \ula|LessThan0~17_combout ;
wire \ula|LessThan0~20_combout ;
wire \ula|LessThan0~47_combout ;
wire \ula|LessThan0~21_combout ;
wire \ula|LessThan0~16_combout ;
wire \ula|LessThan0~3_combout ;
wire \ula|LessThan0~15_combout ;
wire \ula|LessThan0~5_combout ;
wire \ula|LessThan0~4_combout ;
wire \ula|LessThan0~46_combout ;
wire \ula|LessThan0~22_combout ;
wire \ula|LessThan0~10_combout ;
wire \ulaIn2|ulaIn2MuxOut[5]~5_combout ;
wire \ula|LessThan0~12_combout ;
wire \ula|LessThan0~13_combout ;
wire \ula|LessThan0~11_combout ;
wire \ula|LessThan0~8_combout ;
wire \ula|LessThan0~6_combout ;
wire \ula|LessThan0~14_combout ;
wire \ula|LessThan0~7_combout ;
wire \ula|LessThan0~9_combout ;
wire \ula|LessThan0~39_combout ;
wire \ula|ShiftRight0~25_combout ;
wire \ula|ShiftRight0~27_combout ;
wire \ula|Add0~86_sumout ;
wire \ula|Mux13~0_combout ;
wire \ula|Mux13~8_combout ;
wire \ulaIn2|ulaIn2MuxOut[18]~7_combout ;
wire \ula|Mux13~4_combout ;
wire \ula|Mux13~3_combout ;
wire \ula|Mux13~5_combout ;
wire \ula|ShiftRight1~3_combout ;
wire \ula|Mux13~6_combout ;
wire \ula|Mux13~1_combout ;
wire \ula|Mux13~2_combout ;
wire \ula|Mux13~9_combout ;
wire \memToRegMux|memToRegOutput[18]~18_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a21 ;
wire \ulaIn1|Mux21~0_combout ;
wire \ula|ShiftRight0~16_combout ;
wire \ula|ShiftRight0~17_combout ;
wire \ula|ShiftRight1~1_combout ;
wire \ula|Mux14~11_combout ;
wire \ula|Mux14~10_combout ;
wire \ula|Mux14~9_combout ;
wire \ula|Mux14~12_combout ;
wire \ula|Mux14~13_combout ;
wire \ula|Mux14~4_combout ;
wire \ula|Mux14~7_combout ;
wire \ula|Mux14~17_combout ;
wire \ula|ShiftRight0~19_combout ;
wire \ula|Add0~82_sumout ;
wire \ula|Mux14~3_combout ;
wire \ula|Mux14~16_combout ;
wire \memToRegMux|memToRegOutput[17]~17_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a16 ;
wire \ulaIn1|Mux16~0_combout ;
wire \ula|Mux15~1_combout ;
wire \ula|Mux15~2_combout ;
wire \ula|ShiftLeft0~36_combout ;
wire \ula|Mux15~3_combout ;
wire \ula|LessThan0~45_combout ;
wire \ula|ShiftRight0~1_combout ;
wire \ula|ShiftRight0~5_combout ;
wire \ula|Mux14~0_combout ;
wire \ula|Mux15~0_combout ;
wire \ula|Mux15~8_combout ;
wire \ula|Add0~78_sumout ;
wire \ula|Mux15~10_combout ;
wire \ula|Mux15~9_combout ;
wire \memToRegMux|memToRegOutput[16]~16_combout ;
wire \regmem|regMemory_rtl_1|auto_generated|ram_block1a15 ;
wire \ula|Mux31~7_combout ;
wire \ula|ShiftRight1~20_combout ;
wire \ula|Add0~73_sumout ;
wire \ula|ShiftRight0~30_combout ;
wire \ula|ShiftRight1~21_combout ;
wire \ula|Add0~76_combout ;
wire \ula|Add0~69_combout ;
wire \ula|Add0~70_combout ;
wire \ula|Add0~71_combout ;
wire \ula|Mux16~0_combout ;
wire \memToRegMux|memToRegOutput[15]~15_combout ;
wire \regmem|regMemory_rtl_1|auto_generated|ram_block1a2 ;
wire \ulaIn2|ulaIn2MuxOut[2]~3_combout ;
wire \ula|ShiftRight0~22_combout ;
wire \ula|Mux17~0_combout ;
wire \ula|Mux28~4_combout ;
wire \ula|Mux28~5_combout ;
wire \ula|Add0~66_sumout ;
wire \ula|Mux28~2_combout ;
wire \ula|Mux28~0_combout ;
wire \ula|Mux28~1_combout ;
wire \ula|Mux17~1_combout ;
wire \ula|Mux17~2_combout ;
wire \ula|Mux17~3_combout ;
wire \ula|Mux17~4_combout ;
wire \memToRegMux|memToRegOutput[14]~14_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a13 ;
wire \ulaIn1|Mux13~0_combout ;
wire \ula|Mux18~3_combout ;
wire \ula|ShiftRight1~18_combout ;
wire \ula|Add0~62_sumout ;
wire \ula|Mux18~1_combout ;
wire \ula|ShiftRight0~14_combout ;
wire \ula|Mux18~0_combout ;
wire \ula|Mux18~2_combout ;
wire \memToRegMux|memToRegOutput[13]~13_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a12 ;
wire \ulaIn1|Mux12~0_combout ;
wire \ula|Mux19~3_combout ;
wire \ula|Add0~58_sumout ;
wire \ula|Mux19~1_combout ;
wire \ula|ShiftRight0~9_combout ;
wire \ula|Mux19~0_combout ;
wire \ula|Mux19~2_combout ;
wire \memToRegMux|memToRegOutput[12]~12_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a31 ;
wire \ulaIn1|Mux31~0_combout ;
wire \ula|LessThan0~41_combout ;
wire \ula|Mux31~6_combout ;
wire \ula|Mux31~5_combout ;
wire \ula|ShiftRight0~29_combout ;
wire \ula|ShiftRight1~16_combout ;
wire \ula|Add0~53_sumout ;
wire \ula|ShiftRight1~15_combout ;
wire \ula|ShiftRight1~14_combout ;
wire \ula|Add0~56_combout ;
wire \ula|Add0~49_combout ;
wire \ula|Add0~50_combout ;
wire \ula|Add0~48_combout ;
wire \ula|Add0~51_combout ;
wire \ula|Mux20~0_combout ;
wire \memToRegMux|memToRegOutput[11]~11_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a10 ;
wire \ulaIn1|Mux10~0_combout ;
wire \ula|Mux21~4_combout ;
wire \ula|Mux22~11_combout ;
wire \ula|ShiftRight0~21_combout ;
wire \ula|ShiftRight1~13_combout ;
wire \ula|Mux22~9_combout ;
wire \ula|Mux22~10_combout ;
wire \ula|Mux22~0_combout ;
wire \ula|Mux22~1_combout ;
wire \ula|Mux21~0_combout ;
wire \ula|Add0~44_sumout ;
wire \ula|Mux22~5_combout ;
wire \ula|Mux22~6_combout ;
wire \ula|Mux21~1_combout ;
wire \ula|Mux22~3_combout ;
wire \ula|Mux21~2_combout ;
wire \ula|Mux21~3_combout ;
wire \memToRegMux|memToRegOutput[10]~10_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a9 ;
wire \ulaIn1|Mux9~0_combout ;
wire \ula|Mux22~13_combout ;
wire \ula|ShiftRight1~12_combout ;
wire \ula|ShiftRight0~13_combout ;
wire \ula|Mux22~2_combout ;
wire \ula|Add0~40_sumout ;
wire \ula|Mux22~7_combout ;
wire \ula|Mux22~8_combout ;
wire \ula|Mux22~12_combout ;
wire \memToRegMux|memToRegOutput[9]~9_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a8 ;
wire \ulaIn1|Mux8~0_combout ;
wire \ula|Mux23~3_combout ;
wire \ula|Add0~36_sumout ;
wire \ula|ShiftRight0~8_combout ;
wire \ula|Mux23~0_combout ;
wire \ula|ShiftRight1~11_combout ;
wire \ula|Mux23~1_combout ;
wire \ula|Mux23~2_combout ;
wire \memToRegMux|memToRegOutput[8]~8_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a7 ;
wire \ulaIn1|Mux7~0_combout ;
wire \ula|Mux24~3_combout ;
wire \ula|Add0~32_sumout ;
wire \ula|ShiftRight0~28_combout ;
wire \ula|Mux24~0_combout ;
wire \ula|ShiftLeft0~18_combout ;
wire \ula|Mux24~1_combout ;
wire \ula|Mux24~2_combout ;
wire \memToRegMux|memToRegOutput[7]~7_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a6 ;
wire \ulaIn1|Mux6~0_combout ;
wire \ula|Mux25~3_combout ;
wire \ula|Add0~28_sumout ;
wire \ula|ShiftLeft0~16_combout ;
wire \ula|Mux25~1_combout ;
wire \ula|ShiftRight0~20_combout ;
wire \ula|Mux25~0_combout ;
wire \ula|Mux25~2_combout ;
wire \memToRegMux|memToRegOutput[6]~6_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a5 ;
wire \ulaIn1|Mux5~0_combout ;
wire \ula|Mux26~3_combout ;
wire \ula|ShiftRight0~12_combout ;
wire \ula|Mux26~0_combout ;
wire \ula|Add0~24_sumout ;
wire \ula|ShiftLeft0~14_combout ;
wire \ula|Mux26~1_combout ;
wire \ula|Mux26~2_combout ;
wire \memToRegMux|memToRegOutput[5]~5_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a4 ;
wire \ulaIn1|Mux4~0_combout ;
wire \ula|Mux27~3_combout ;
wire \ula|Add0~20_sumout ;
wire \ula|ShiftLeft0~12_combout ;
wire \ula|Mux27~1_combout ;
wire \ula|ShiftRight0~7_combout ;
wire \ula|Mux27~0_combout ;
wire \ula|Mux27~2_combout ;
wire \memToRegMux|memToRegOutput[4]~4_combout ;
wire \regmem|regMemory_rtl_1|auto_generated|ram_block1a3 ;
wire \ulaIn2|ulaIn2MuxOut[3]~4_combout ;
wire \ula|Mux28~10_combout ;
wire \ula|Add0~16_sumout ;
wire \ula|Mux28~6_combout ;
wire \ula|Mux28~7_combout ;
wire \ula|Mux28~8_combout ;
wire \ula|Mux28~9_combout ;
wire \memToRegMux|memToRegOutput[3]~3_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a2 ;
wire \ulaIn1|Mux2~0_combout ;
wire \ula|Mux29~4_combout ;
wire \ula|Add0~12_sumout ;
wire \ula|Mux29~2_combout ;
wire \ula|Mux29~0_combout ;
wire \ula|Mux29~1_combout ;
wire \ula|Mux29~3_combout ;
wire \memToRegMux|memToRegOutput[2]~2_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a30 ;
wire \ulaIn1|Mux30~0_combout ;
wire \ula|LessThan0~40_combout ;
wire \ula|Mux30~4_combout ;
wire \ula|Mux30~5_combout ;
wire \ula|Add0~8_sumout ;
wire \ula|Mux30~0_combout ;
wire \ula|Mux30~1_combout ;
wire \ula|Mux30~2_combout ;
wire \ula|Mux30~3_combout ;
wire \memToRegMux|memToRegOutput[1]~1_combout ;
wire \regmem|regMemory_rtl_1|auto_generated|ram_block1a4 ;
wire \ulaIn2|ulaIn2MuxOut[4]~0_combout ;
wire \ula|ShiftRight0~6_combout ;
wire \ula|ShiftRight0~10_combout ;
wire \ula|Add0~3_sumout ;
wire \ula|Add0~6_combout ;
wire \ula|Mux31~1_combout ;
wire \ula|Mux31~2_combout ;
wire \ula|Mux31~0_combout ;
wire \ula|Add0~0_combout ;
wire \ula|Add0~145_combout ;
wire \ula|Add0~1_combout ;
wire \ula|Mux31~3_combout ;
wire \ula|Mux30~6_combout ;
wire \ula|Mux29~5_combout ;
wire \ula|Mux28~11_combout ;
wire \ula|Mux27~4_combout ;
wire \ula|Mux26~4_combout ;
wire \ula|Mux25~4_combout ;
wire \ula|Mux24~4_combout ;
wire \ula|Mux23~4_combout ;
wire \ula|Mux22~14_combout ;
wire \ula|Mux21~5_combout ;
wire \ula|Mux19~4_combout ;
wire \ula|Mux18~4_combout ;
wire \ula|Mux17~5_combout ;
wire \ula|LessThan0~42_combout ;
wire \ula|LessThan0~43_combout ;
wire \ula|LessThan0~44_combout ;
wire \ula|Mux15~6_combout ;
wire \ula|Mux14~14_combout ;
wire \ula|Mux13~7_combout ;
wire \ula|Mux12~8_combout ;
wire \ula|Mux11~6_combout ;
wire \ula|Mux10~6_combout ;
wire \ula|Mux9~9_combout ;
wire \ula|Mux8~6_combout ;
wire \ula|Mux7~7_combout ;
wire \ula|Mux6~3_combout ;
wire \ula|Mux6~4_combout ;
wire \ula|Mux6~12_combout ;
wire \ula|Mux5~1_combout ;
wire \ula|Mux5~2_combout ;
wire \ula|Mux5~6_combout ;
wire \ula|Mux4~13_combout ;
wire \ula|Mux3~11_combout ;
wire \ula|Mux2~8_combout ;
wire \ula|Mux1~6_combout ;
wire \ula|Mux0~5_combout ;
wire \ula|Equal0~4_combout ;
wire \ula|Equal0~5_combout ;
wire \ula|Equal0~1_combout ;
wire \ula|Equal0~2_combout ;
wire \ula|Equal0~3_combout ;
wire \ula|Equal0~6_combout ;
wire \ula|Equal0~0_combout ;
wire \ula|Equal0~8_combout ;
wire \ula|Equal0~9_combout ;
wire \ula|Equal0~7_combout ;
wire \ula|Equal0~10_combout ;
wire \ula|Equal0~11_combout ;
wire \ula|Equal0~12_combout ;
wire [3:0] \control|aluOp ;
wire [31:0] \pc|PC_out ;
wire [31:0] \intMem|instruction ;
wire [1:0] \control|in1Mux ;
wire [31:0] \pc|memPosition ;
wire [31:0] \ulaIn1|ulaIn1MuxOut ;

wire [39:0] \regmem|regMemory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [39:0] \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \regmem|regMemory_rtl_1|auto_generated|ram_block1a0~portbdataout  = \regmem|regMemory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \regmem|regMemory_rtl_1|auto_generated|ram_block1a1  = \regmem|regMemory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \regmem|regMemory_rtl_1|auto_generated|ram_block1a2  = \regmem|regMemory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \regmem|regMemory_rtl_1|auto_generated|ram_block1a3  = \regmem|regMemory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \regmem|regMemory_rtl_1|auto_generated|ram_block1a4  = \regmem|regMemory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \regmem|regMemory_rtl_1|auto_generated|ram_block1a5  = \regmem|regMemory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \regmem|regMemory_rtl_1|auto_generated|ram_block1a6  = \regmem|regMemory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \regmem|regMemory_rtl_1|auto_generated|ram_block1a7  = \regmem|regMemory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \regmem|regMemory_rtl_1|auto_generated|ram_block1a8  = \regmem|regMemory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \regmem|regMemory_rtl_1|auto_generated|ram_block1a9  = \regmem|regMemory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \regmem|regMemory_rtl_1|auto_generated|ram_block1a10  = \regmem|regMemory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \regmem|regMemory_rtl_1|auto_generated|ram_block1a11  = \regmem|regMemory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \regmem|regMemory_rtl_1|auto_generated|ram_block1a12  = \regmem|regMemory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \regmem|regMemory_rtl_1|auto_generated|ram_block1a13  = \regmem|regMemory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \regmem|regMemory_rtl_1|auto_generated|ram_block1a14  = \regmem|regMemory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \regmem|regMemory_rtl_1|auto_generated|ram_block1a15  = \regmem|regMemory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \regmem|regMemory_rtl_1|auto_generated|ram_block1a16  = \regmem|regMemory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \regmem|regMemory_rtl_1|auto_generated|ram_block1a17  = \regmem|regMemory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \regmem|regMemory_rtl_1|auto_generated|ram_block1a18  = \regmem|regMemory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \regmem|regMemory_rtl_1|auto_generated|ram_block1a19  = \regmem|regMemory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \regmem|regMemory_rtl_1|auto_generated|ram_block1a20  = \regmem|regMemory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \regmem|regMemory_rtl_1|auto_generated|ram_block1a21  = \regmem|regMemory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \regmem|regMemory_rtl_1|auto_generated|ram_block1a22  = \regmem|regMemory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \regmem|regMemory_rtl_1|auto_generated|ram_block1a23  = \regmem|regMemory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \regmem|regMemory_rtl_1|auto_generated|ram_block1a24  = \regmem|regMemory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \regmem|regMemory_rtl_1|auto_generated|ram_block1a25  = \regmem|regMemory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \regmem|regMemory_rtl_1|auto_generated|ram_block1a26  = \regmem|regMemory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \regmem|regMemory_rtl_1|auto_generated|ram_block1a27  = \regmem|regMemory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \regmem|regMemory_rtl_1|auto_generated|ram_block1a28  = \regmem|regMemory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \regmem|regMemory_rtl_1|auto_generated|ram_block1a29  = \regmem|regMemory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \regmem|regMemory_rtl_1|auto_generated|ram_block1a30  = \regmem|regMemory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \regmem|regMemory_rtl_1|auto_generated|ram_block1a31  = \regmem|regMemory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a0~portbdataout  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a1  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a2  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a3  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a4  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a5  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a6  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a7  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a8  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a9  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a10  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a11  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a12  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a13  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a14  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a15  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a16  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a17  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a18  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a19  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a20  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a21  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a22  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a23  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a24  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a25  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a26  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a27  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a28  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a29  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a30  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a31  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \instruction[0]~output (
	.i(\intMem|instruction [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[0]),
	.obar());
// synopsys translate_off
defparam \instruction[0]~output .bus_hold = "false";
defparam \instruction[0]~output .open_drain_output = "false";
defparam \instruction[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \instruction[1]~output (
	.i(\intMem|instruction [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[1]),
	.obar());
// synopsys translate_off
defparam \instruction[1]~output .bus_hold = "false";
defparam \instruction[1]~output .open_drain_output = "false";
defparam \instruction[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \instruction[2]~output (
	.i(\intMem|instruction[2]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[2]),
	.obar());
// synopsys translate_off
defparam \instruction[2]~output .bus_hold = "false";
defparam \instruction[2]~output .open_drain_output = "false";
defparam \instruction[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \instruction[3]~output (
	.i(\intMem|instruction[3]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[3]),
	.obar());
// synopsys translate_off
defparam \instruction[3]~output .bus_hold = "false";
defparam \instruction[3]~output .open_drain_output = "false";
defparam \instruction[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \instruction[4]~output (
	.i(\intMem|instruction [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[4]),
	.obar());
// synopsys translate_off
defparam \instruction[4]~output .bus_hold = "false";
defparam \instruction[4]~output .open_drain_output = "false";
defparam \instruction[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y81_N59
cyclonev_io_obuf \instruction[5]~output (
	.i(\intMem|instruction[5]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[5]),
	.obar());
// synopsys translate_off
defparam \instruction[5]~output .bus_hold = "false";
defparam \instruction[5]~output .open_drain_output = "false";
defparam \instruction[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \instruction[6]~output (
	.i(\intMem|instruction [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[6]),
	.obar());
// synopsys translate_off
defparam \instruction[6]~output .bus_hold = "false";
defparam \instruction[6]~output .open_drain_output = "false";
defparam \instruction[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \instruction[7]~output (
	.i(\intMem|instruction [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[7]),
	.obar());
// synopsys translate_off
defparam \instruction[7]~output .bus_hold = "false";
defparam \instruction[7]~output .open_drain_output = "false";
defparam \instruction[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y81_N36
cyclonev_io_obuf \instruction[8]~output (
	.i(\intMem|instruction[8]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[8]),
	.obar());
// synopsys translate_off
defparam \instruction[8]~output .bus_hold = "false";
defparam \instruction[8]~output .open_drain_output = "false";
defparam \instruction[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y81_N2
cyclonev_io_obuf \instruction[9]~output (
	.i(\intMem|instruction[8]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[9]),
	.obar());
// synopsys translate_off
defparam \instruction[9]~output .bus_hold = "false";
defparam \instruction[9]~output .open_drain_output = "false";
defparam \instruction[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \instruction[10]~output (
	.i(\intMem|instruction[10]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[10]),
	.obar());
// synopsys translate_off
defparam \instruction[10]~output .bus_hold = "false";
defparam \instruction[10]~output .open_drain_output = "false";
defparam \instruction[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y81_N53
cyclonev_io_obuf \instruction[11]~output (
	.i(\intMem|instruction [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[11]),
	.obar());
// synopsys translate_off
defparam \instruction[11]~output .bus_hold = "false";
defparam \instruction[11]~output .open_drain_output = "false";
defparam \instruction[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \instruction[12]~output (
	.i(\intMem|instruction [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[12]),
	.obar());
// synopsys translate_off
defparam \instruction[12]~output .bus_hold = "false";
defparam \instruction[12]~output .open_drain_output = "false";
defparam \instruction[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y81_N19
cyclonev_io_obuf \instruction[13]~output (
	.i(\intMem|instruction [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[13]),
	.obar());
// synopsys translate_off
defparam \instruction[13]~output .bus_hold = "false";
defparam \instruction[13]~output .open_drain_output = "false";
defparam \instruction[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y81_N36
cyclonev_io_obuf \instruction[14]~output (
	.i(\intMem|instruction [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[14]),
	.obar());
// synopsys translate_off
defparam \instruction[14]~output .bus_hold = "false";
defparam \instruction[14]~output .open_drain_output = "false";
defparam \instruction[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \instruction[15]~output (
	.i(\intMem|instruction[15]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[15]),
	.obar());
// synopsys translate_off
defparam \instruction[15]~output .bus_hold = "false";
defparam \instruction[15]~output .open_drain_output = "false";
defparam \instruction[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \instruction[16]~output (
	.i(\intMem|instruction [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[16]),
	.obar());
// synopsys translate_off
defparam \instruction[16]~output .bus_hold = "false";
defparam \instruction[16]~output .open_drain_output = "false";
defparam \instruction[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \instruction[17]~output (
	.i(\intMem|instruction [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[17]),
	.obar());
// synopsys translate_off
defparam \instruction[17]~output .bus_hold = "false";
defparam \instruction[17]~output .open_drain_output = "false";
defparam \instruction[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \instruction[18]~output (
	.i(\intMem|instruction [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[18]),
	.obar());
// synopsys translate_off
defparam \instruction[18]~output .bus_hold = "false";
defparam \instruction[18]~output .open_drain_output = "false";
defparam \instruction[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \instruction[19]~output (
	.i(\intMem|instruction [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[19]),
	.obar());
// synopsys translate_off
defparam \instruction[19]~output .bus_hold = "false";
defparam \instruction[19]~output .open_drain_output = "false";
defparam \instruction[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \instruction[20]~output (
	.i(\intMem|instruction [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[20]),
	.obar());
// synopsys translate_off
defparam \instruction[20]~output .bus_hold = "false";
defparam \instruction[20]~output .open_drain_output = "false";
defparam \instruction[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y35_N79
cyclonev_io_obuf \instruction[21]~output (
	.i(\intMem|instruction [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[21]),
	.obar());
// synopsys translate_off
defparam \instruction[21]~output .bus_hold = "false";
defparam \instruction[21]~output .open_drain_output = "false";
defparam \instruction[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y81_N59
cyclonev_io_obuf \instruction[22]~output (
	.i(\intMem|instruction [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[22]),
	.obar());
// synopsys translate_off
defparam \instruction[22]~output .bus_hold = "false";
defparam \instruction[22]~output .open_drain_output = "false";
defparam \instruction[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \instruction[23]~output (
	.i(\intMem|instruction [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[23]),
	.obar());
// synopsys translate_off
defparam \instruction[23]~output .bus_hold = "false";
defparam \instruction[23]~output .open_drain_output = "false";
defparam \instruction[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y81_N53
cyclonev_io_obuf \instruction[24]~output (
	.i(\intMem|instruction [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[24]),
	.obar());
// synopsys translate_off
defparam \instruction[24]~output .bus_hold = "false";
defparam \instruction[24]~output .open_drain_output = "false";
defparam \instruction[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \instruction[25]~output (
	.i(\intMem|instruction [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[25]),
	.obar());
// synopsys translate_off
defparam \instruction[25]~output .bus_hold = "false";
defparam \instruction[25]~output .open_drain_output = "false";
defparam \instruction[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \instruction[26]~output (
	.i(\intMem|instruction [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[26]),
	.obar());
// synopsys translate_off
defparam \instruction[26]~output .bus_hold = "false";
defparam \instruction[26]~output .open_drain_output = "false";
defparam \instruction[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \instruction[27]~output (
	.i(\intMem|instruction [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[27]),
	.obar());
// synopsys translate_off
defparam \instruction[27]~output .bus_hold = "false";
defparam \instruction[27]~output .open_drain_output = "false";
defparam \instruction[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \instruction[28]~output (
	.i(\intMem|instruction [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[28]),
	.obar());
// synopsys translate_off
defparam \instruction[28]~output .bus_hold = "false";
defparam \instruction[28]~output .open_drain_output = "false";
defparam \instruction[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \instruction[29]~output (
	.i(\intMem|instruction [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[29]),
	.obar());
// synopsys translate_off
defparam \instruction[29]~output .bus_hold = "false";
defparam \instruction[29]~output .open_drain_output = "false";
defparam \instruction[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y81_N42
cyclonev_io_obuf \instruction[30]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[30]),
	.obar());
// synopsys translate_off
defparam \instruction[30]~output .bus_hold = "false";
defparam \instruction[30]~output .open_drain_output = "false";
defparam \instruction[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y81_N53
cyclonev_io_obuf \instruction[31]~output (
	.i(\intMem|instruction [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[31]),
	.obar());
// synopsys translate_off
defparam \instruction[31]~output .bus_hold = "false";
defparam \instruction[31]~output .open_drain_output = "false";
defparam \instruction[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y81_N2
cyclonev_io_obuf \aluResult[0]~output (
	.i(\ula|Mux31~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[0]),
	.obar());
// synopsys translate_off
defparam \aluResult[0]~output .bus_hold = "false";
defparam \aluResult[0]~output .open_drain_output = "false";
defparam \aluResult[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \aluResult[1]~output (
	.i(\ula|Mux30~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[1]),
	.obar());
// synopsys translate_off
defparam \aluResult[1]~output .bus_hold = "false";
defparam \aluResult[1]~output .open_drain_output = "false";
defparam \aluResult[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \aluResult[2]~output (
	.i(\ula|Mux29~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[2]),
	.obar());
// synopsys translate_off
defparam \aluResult[2]~output .bus_hold = "false";
defparam \aluResult[2]~output .open_drain_output = "false";
defparam \aluResult[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \aluResult[3]~output (
	.i(\ula|Mux28~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[3]),
	.obar());
// synopsys translate_off
defparam \aluResult[3]~output .bus_hold = "false";
defparam \aluResult[3]~output .open_drain_output = "false";
defparam \aluResult[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y81_N19
cyclonev_io_obuf \aluResult[4]~output (
	.i(\ula|Mux27~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[4]),
	.obar());
// synopsys translate_off
defparam \aluResult[4]~output .bus_hold = "false";
defparam \aluResult[4]~output .open_drain_output = "false";
defparam \aluResult[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \aluResult[5]~output (
	.i(\ula|Mux26~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[5]),
	.obar());
// synopsys translate_off
defparam \aluResult[5]~output .bus_hold = "false";
defparam \aluResult[5]~output .open_drain_output = "false";
defparam \aluResult[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \aluResult[6]~output (
	.i(\ula|Mux25~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[6]),
	.obar());
// synopsys translate_off
defparam \aluResult[6]~output .bus_hold = "false";
defparam \aluResult[6]~output .open_drain_output = "false";
defparam \aluResult[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \aluResult[7]~output (
	.i(\ula|Mux24~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[7]),
	.obar());
// synopsys translate_off
defparam \aluResult[7]~output .bus_hold = "false";
defparam \aluResult[7]~output .open_drain_output = "false";
defparam \aluResult[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \aluResult[8]~output (
	.i(\ula|Mux23~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[8]),
	.obar());
// synopsys translate_off
defparam \aluResult[8]~output .bus_hold = "false";
defparam \aluResult[8]~output .open_drain_output = "false";
defparam \aluResult[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \aluResult[9]~output (
	.i(\ula|Mux22~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[9]),
	.obar());
// synopsys translate_off
defparam \aluResult[9]~output .bus_hold = "false";
defparam \aluResult[9]~output .open_drain_output = "false";
defparam \aluResult[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y81_N53
cyclonev_io_obuf \aluResult[10]~output (
	.i(\ula|Mux21~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[10]),
	.obar());
// synopsys translate_off
defparam \aluResult[10]~output .bus_hold = "false";
defparam \aluResult[10]~output .open_drain_output = "false";
defparam \aluResult[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y81_N2
cyclonev_io_obuf \aluResult[11]~output (
	.i(\ula|Mux20~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[11]),
	.obar());
// synopsys translate_off
defparam \aluResult[11]~output .bus_hold = "false";
defparam \aluResult[11]~output .open_drain_output = "false";
defparam \aluResult[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y81_N19
cyclonev_io_obuf \aluResult[12]~output (
	.i(\ula|Mux19~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[12]),
	.obar());
// synopsys translate_off
defparam \aluResult[12]~output .bus_hold = "false";
defparam \aluResult[12]~output .open_drain_output = "false";
defparam \aluResult[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \aluResult[13]~output (
	.i(\ula|Mux18~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[13]),
	.obar());
// synopsys translate_off
defparam \aluResult[13]~output .bus_hold = "false";
defparam \aluResult[13]~output .open_drain_output = "false";
defparam \aluResult[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \aluResult[14]~output (
	.i(\ula|Mux17~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[14]),
	.obar());
// synopsys translate_off
defparam \aluResult[14]~output .bus_hold = "false";
defparam \aluResult[14]~output .open_drain_output = "false";
defparam \aluResult[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y81_N42
cyclonev_io_obuf \aluResult[15]~output (
	.i(\ula|Mux16~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[15]),
	.obar());
// synopsys translate_off
defparam \aluResult[15]~output .bus_hold = "false";
defparam \aluResult[15]~output .open_drain_output = "false";
defparam \aluResult[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y35_N45
cyclonev_io_obuf \aluResult[16]~output (
	.i(\ula|Mux15~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[16]),
	.obar());
// synopsys translate_off
defparam \aluResult[16]~output .bus_hold = "false";
defparam \aluResult[16]~output .open_drain_output = "false";
defparam \aluResult[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \aluResult[17]~output (
	.i(\ula|Mux14~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[17]),
	.obar());
// synopsys translate_off
defparam \aluResult[17]~output .bus_hold = "false";
defparam \aluResult[17]~output .open_drain_output = "false";
defparam \aluResult[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y81_N36
cyclonev_io_obuf \aluResult[18]~output (
	.i(\ula|Mux13~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[18]),
	.obar());
// synopsys translate_off
defparam \aluResult[18]~output .bus_hold = "false";
defparam \aluResult[18]~output .open_drain_output = "false";
defparam \aluResult[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \aluResult[19]~output (
	.i(\ula|Mux12~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[19]),
	.obar());
// synopsys translate_off
defparam \aluResult[19]~output .bus_hold = "false";
defparam \aluResult[19]~output .open_drain_output = "false";
defparam \aluResult[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y81_N36
cyclonev_io_obuf \aluResult[20]~output (
	.i(\ula|Mux11~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[20]),
	.obar());
// synopsys translate_off
defparam \aluResult[20]~output .bus_hold = "false";
defparam \aluResult[20]~output .open_drain_output = "false";
defparam \aluResult[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \aluResult[21]~output (
	.i(\ula|Mux10~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[21]),
	.obar());
// synopsys translate_off
defparam \aluResult[21]~output .bus_hold = "false";
defparam \aluResult[21]~output .open_drain_output = "false";
defparam \aluResult[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \aluResult[22]~output (
	.i(\ula|Mux9~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[22]),
	.obar());
// synopsys translate_off
defparam \aluResult[22]~output .bus_hold = "false";
defparam \aluResult[22]~output .open_drain_output = "false";
defparam \aluResult[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \aluResult[23]~output (
	.i(\ula|Mux8~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[23]),
	.obar());
// synopsys translate_off
defparam \aluResult[23]~output .bus_hold = "false";
defparam \aluResult[23]~output .open_drain_output = "false";
defparam \aluResult[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y81_N19
cyclonev_io_obuf \aluResult[24]~output (
	.i(\ula|Mux7~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[24]),
	.obar());
// synopsys translate_off
defparam \aluResult[24]~output .bus_hold = "false";
defparam \aluResult[24]~output .open_drain_output = "false";
defparam \aluResult[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \aluResult[25]~output (
	.i(\ula|Mux6~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[25]),
	.obar());
// synopsys translate_off
defparam \aluResult[25]~output .bus_hold = "false";
defparam \aluResult[25]~output .open_drain_output = "false";
defparam \aluResult[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y36_N22
cyclonev_io_obuf \aluResult[26]~output (
	.i(\ula|Mux5~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[26]),
	.obar());
// synopsys translate_off
defparam \aluResult[26]~output .bus_hold = "false";
defparam \aluResult[26]~output .open_drain_output = "false";
defparam \aluResult[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \aluResult[27]~output (
	.i(\ula|Mux4~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[27]),
	.obar());
// synopsys translate_off
defparam \aluResult[27]~output .bus_hold = "false";
defparam \aluResult[27]~output .open_drain_output = "false";
defparam \aluResult[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \aluResult[28]~output (
	.i(\ula|Mux3~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[28]),
	.obar());
// synopsys translate_off
defparam \aluResult[28]~output .bus_hold = "false";
defparam \aluResult[28]~output .open_drain_output = "false";
defparam \aluResult[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \aluResult[29]~output (
	.i(\ula|Mux2~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[29]),
	.obar());
// synopsys translate_off
defparam \aluResult[29]~output .bus_hold = "false";
defparam \aluResult[29]~output .open_drain_output = "false";
defparam \aluResult[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \aluResult[30]~output (
	.i(\ula|Mux1~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[30]),
	.obar());
// synopsys translate_off
defparam \aluResult[30]~output .bus_hold = "false";
defparam \aluResult[30]~output .open_drain_output = "false";
defparam \aluResult[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y81_N93
cyclonev_io_obuf \aluResult[31]~output (
	.i(\ula|Mux0~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[31]),
	.obar());
// synopsys translate_off
defparam \aluResult[31]~output .bus_hold = "false";
defparam \aluResult[31]~output .open_drain_output = "false";
defparam \aluResult[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \Zero_flag~output (
	.i(\ula|Equal0~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Zero_flag),
	.obar());
// synopsys translate_off
defparam \Zero_flag~output .bus_hold = "false";
defparam \Zero_flag~output .open_drain_output = "false";
defparam \Zero_flag~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \regWriteData[0]~output (
	.i(\memToRegMux|memToRegOutput[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[0]),
	.obar());
// synopsys translate_off
defparam \regWriteData[0]~output .bus_hold = "false";
defparam \regWriteData[0]~output .open_drain_output = "false";
defparam \regWriteData[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \regWriteData[1]~output (
	.i(\memToRegMux|memToRegOutput[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[1]),
	.obar());
// synopsys translate_off
defparam \regWriteData[1]~output .bus_hold = "false";
defparam \regWriteData[1]~output .open_drain_output = "false";
defparam \regWriteData[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y81_N2
cyclonev_io_obuf \regWriteData[2]~output (
	.i(\memToRegMux|memToRegOutput[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[2]),
	.obar());
// synopsys translate_off
defparam \regWriteData[2]~output .bus_hold = "false";
defparam \regWriteData[2]~output .open_drain_output = "false";
defparam \regWriteData[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \regWriteData[3]~output (
	.i(\memToRegMux|memToRegOutput[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[3]),
	.obar());
// synopsys translate_off
defparam \regWriteData[3]~output .bus_hold = "false";
defparam \regWriteData[3]~output .open_drain_output = "false";
defparam \regWriteData[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y81_N36
cyclonev_io_obuf \regWriteData[4]~output (
	.i(\memToRegMux|memToRegOutput[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[4]),
	.obar());
// synopsys translate_off
defparam \regWriteData[4]~output .bus_hold = "false";
defparam \regWriteData[4]~output .open_drain_output = "false";
defparam \regWriteData[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \regWriteData[5]~output (
	.i(\memToRegMux|memToRegOutput[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[5]),
	.obar());
// synopsys translate_off
defparam \regWriteData[5]~output .bus_hold = "false";
defparam \regWriteData[5]~output .open_drain_output = "false";
defparam \regWriteData[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \regWriteData[6]~output (
	.i(\memToRegMux|memToRegOutput[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[6]),
	.obar());
// synopsys translate_off
defparam \regWriteData[6]~output .bus_hold = "false";
defparam \regWriteData[6]~output .open_drain_output = "false";
defparam \regWriteData[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \regWriteData[7]~output (
	.i(\memToRegMux|memToRegOutput[7]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[7]),
	.obar());
// synopsys translate_off
defparam \regWriteData[7]~output .bus_hold = "false";
defparam \regWriteData[7]~output .open_drain_output = "false";
defparam \regWriteData[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N19
cyclonev_io_obuf \regWriteData[8]~output (
	.i(\memToRegMux|memToRegOutput[8]~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[8]),
	.obar());
// synopsys translate_off
defparam \regWriteData[8]~output .bus_hold = "false";
defparam \regWriteData[8]~output .open_drain_output = "false";
defparam \regWriteData[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \regWriteData[9]~output (
	.i(\memToRegMux|memToRegOutput[9]~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[9]),
	.obar());
// synopsys translate_off
defparam \regWriteData[9]~output .bus_hold = "false";
defparam \regWriteData[9]~output .open_drain_output = "false";
defparam \regWriteData[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y81_N53
cyclonev_io_obuf \regWriteData[10]~output (
	.i(\memToRegMux|memToRegOutput[10]~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[10]),
	.obar());
// synopsys translate_off
defparam \regWriteData[10]~output .bus_hold = "false";
defparam \regWriteData[10]~output .open_drain_output = "false";
defparam \regWriteData[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cyclonev_io_obuf \regWriteData[11]~output (
	.i(\memToRegMux|memToRegOutput[11]~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[11]),
	.obar());
// synopsys translate_off
defparam \regWriteData[11]~output .bus_hold = "false";
defparam \regWriteData[11]~output .open_drain_output = "false";
defparam \regWriteData[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \regWriteData[12]~output (
	.i(\memToRegMux|memToRegOutput[12]~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[12]),
	.obar());
// synopsys translate_off
defparam \regWriteData[12]~output .bus_hold = "false";
defparam \regWriteData[12]~output .open_drain_output = "false";
defparam \regWriteData[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \regWriteData[13]~output (
	.i(\memToRegMux|memToRegOutput[13]~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[13]),
	.obar());
// synopsys translate_off
defparam \regWriteData[13]~output .bus_hold = "false";
defparam \regWriteData[13]~output .open_drain_output = "false";
defparam \regWriteData[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \regWriteData[14]~output (
	.i(\memToRegMux|memToRegOutput[14]~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[14]),
	.obar());
// synopsys translate_off
defparam \regWriteData[14]~output .bus_hold = "false";
defparam \regWriteData[14]~output .open_drain_output = "false";
defparam \regWriteData[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \regWriteData[15]~output (
	.i(\memToRegMux|memToRegOutput[15]~15_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[15]),
	.obar());
// synopsys translate_off
defparam \regWriteData[15]~output .bus_hold = "false";
defparam \regWriteData[15]~output .open_drain_output = "false";
defparam \regWriteData[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \regWriteData[16]~output (
	.i(\memToRegMux|memToRegOutput[16]~16_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[16]),
	.obar());
// synopsys translate_off
defparam \regWriteData[16]~output .bus_hold = "false";
defparam \regWriteData[16]~output .open_drain_output = "false";
defparam \regWriteData[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \regWriteData[17]~output (
	.i(\memToRegMux|memToRegOutput[17]~17_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[17]),
	.obar());
// synopsys translate_off
defparam \regWriteData[17]~output .bus_hold = "false";
defparam \regWriteData[17]~output .open_drain_output = "false";
defparam \regWriteData[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \regWriteData[18]~output (
	.i(\memToRegMux|memToRegOutput[18]~18_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[18]),
	.obar());
// synopsys translate_off
defparam \regWriteData[18]~output .bus_hold = "false";
defparam \regWriteData[18]~output .open_drain_output = "false";
defparam \regWriteData[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \regWriteData[19]~output (
	.i(\memToRegMux|memToRegOutput[19]~19_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[19]),
	.obar());
// synopsys translate_off
defparam \regWriteData[19]~output .bus_hold = "false";
defparam \regWriteData[19]~output .open_drain_output = "false";
defparam \regWriteData[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \regWriteData[20]~output (
	.i(\memToRegMux|memToRegOutput[20]~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[20]),
	.obar());
// synopsys translate_off
defparam \regWriteData[20]~output .bus_hold = "false";
defparam \regWriteData[20]~output .open_drain_output = "false";
defparam \regWriteData[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \regWriteData[21]~output (
	.i(\memToRegMux|memToRegOutput[21]~21_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[21]),
	.obar());
// synopsys translate_off
defparam \regWriteData[21]~output .bus_hold = "false";
defparam \regWriteData[21]~output .open_drain_output = "false";
defparam \regWriteData[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \regWriteData[22]~output (
	.i(\memToRegMux|memToRegOutput[22]~22_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[22]),
	.obar());
// synopsys translate_off
defparam \regWriteData[22]~output .bus_hold = "false";
defparam \regWriteData[22]~output .open_drain_output = "false";
defparam \regWriteData[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \regWriteData[23]~output (
	.i(\memToRegMux|memToRegOutput[23]~23_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[23]),
	.obar());
// synopsys translate_off
defparam \regWriteData[23]~output .bus_hold = "false";
defparam \regWriteData[23]~output .open_drain_output = "false";
defparam \regWriteData[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \regWriteData[24]~output (
	.i(\memToRegMux|memToRegOutput[24]~24_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[24]),
	.obar());
// synopsys translate_off
defparam \regWriteData[24]~output .bus_hold = "false";
defparam \regWriteData[24]~output .open_drain_output = "false";
defparam \regWriteData[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \regWriteData[25]~output (
	.i(\memToRegMux|memToRegOutput[25]~25_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[25]),
	.obar());
// synopsys translate_off
defparam \regWriteData[25]~output .bus_hold = "false";
defparam \regWriteData[25]~output .open_drain_output = "false";
defparam \regWriteData[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \regWriteData[26]~output (
	.i(\memToRegMux|memToRegOutput[26]~26_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[26]),
	.obar());
// synopsys translate_off
defparam \regWriteData[26]~output .bus_hold = "false";
defparam \regWriteData[26]~output .open_drain_output = "false";
defparam \regWriteData[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \regWriteData[27]~output (
	.i(\memToRegMux|memToRegOutput[27]~27_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[27]),
	.obar());
// synopsys translate_off
defparam \regWriteData[27]~output .bus_hold = "false";
defparam \regWriteData[27]~output .open_drain_output = "false";
defparam \regWriteData[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \regWriteData[28]~output (
	.i(\memToRegMux|memToRegOutput[28]~28_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[28]),
	.obar());
// synopsys translate_off
defparam \regWriteData[28]~output .bus_hold = "false";
defparam \regWriteData[28]~output .open_drain_output = "false";
defparam \regWriteData[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y81_N19
cyclonev_io_obuf \regWriteData[29]~output (
	.i(\memToRegMux|memToRegOutput[29]~29_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[29]),
	.obar());
// synopsys translate_off
defparam \regWriteData[29]~output .bus_hold = "false";
defparam \regWriteData[29]~output .open_drain_output = "false";
defparam \regWriteData[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \regWriteData[30]~output (
	.i(\memToRegMux|memToRegOutput[30]~30_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[30]),
	.obar());
// synopsys translate_off
defparam \regWriteData[30]~output .bus_hold = "false";
defparam \regWriteData[30]~output .open_drain_output = "false";
defparam \regWriteData[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \regWriteData[31]~output (
	.i(\memToRegMux|memToRegOutput[31]~31_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[31]),
	.obar());
// synopsys translate_off
defparam \regWriteData[31]~output .bus_hold = "false";
defparam \regWriteData[31]~output .open_drain_output = "false";
defparam \regWriteData[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \canWriteReg~output (
	.i(\control|regWrite~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(canWriteReg),
	.obar());
// synopsys translate_off
defparam \canWriteReg~output .bus_hold = "false";
defparam \canWriteReg~output .open_drain_output = "false";
defparam \canWriteReg~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N61
cyclonev_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clock~inputCLKENA0 (
	.inclk(\clock~input_o ),
	.ena(vcc),
	.outclk(\clock~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clock~inputCLKENA0 .clock_type = "global clock";
defparam \clock~inputCLKENA0 .disable_mode = "low";
defparam \clock~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clock~inputCLKENA0 .ena_register_power_up = "high";
defparam \clock~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X67_Y9_N57
cyclonev_lcell_comb \pc|memPosition[0]~0 (
// Equation(s):
// \pc|memPosition[0]~0_combout  = ( !\pc|memPosition [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\pc|memPosition [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc|memPosition[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc|memPosition[0]~0 .extended_lut = "off";
defparam \pc|memPosition[0]~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \pc|memPosition[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y9_N59
dffeas \pc|memPosition[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\pc|memPosition[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|memPosition [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|memPosition[0] .is_wysiwyg = "true";
defparam \pc|memPosition[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y7_N0
cyclonev_lcell_comb \pc|Add0~1 (
// Equation(s):
// \pc|Add0~1_sumout  = SUM(( \pc|memPosition [1] ) + ( \pc|memPosition [0] ) + ( !VCC ))
// \pc|Add0~2  = CARRY(( \pc|memPosition [1] ) + ( \pc|memPosition [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|memPosition [0]),
	.datad(!\pc|memPosition [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\pc|Add0~1_sumout ),
	.cout(\pc|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \pc|Add0~1 .extended_lut = "off";
defparam \pc|Add0~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \pc|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y7_N2
dffeas \pc|memPosition[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\pc|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|memPosition [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|memPosition[1] .is_wysiwyg = "true";
defparam \pc|memPosition[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y7_N3
cyclonev_lcell_comb \pc|Add0~5 (
// Equation(s):
// \pc|Add0~5_sumout  = SUM(( \pc|memPosition [2] ) + ( GND ) + ( \pc|Add0~2  ))
// \pc|Add0~6  = CARRY(( \pc|memPosition [2] ) + ( GND ) + ( \pc|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|memPosition [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc|Add0~5_sumout ),
	.cout(\pc|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \pc|Add0~5 .extended_lut = "off";
defparam \pc|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \pc|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y7_N5
dffeas \pc|memPosition[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\pc|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|memPosition [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|memPosition[2] .is_wysiwyg = "true";
defparam \pc|memPosition[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y7_N7
dffeas \pc|PC_out[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc|memPosition [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[2] .is_wysiwyg = "true";
defparam \pc|PC_out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y7_N6
cyclonev_lcell_comb \pc|Add0~9 (
// Equation(s):
// \pc|Add0~9_sumout  = SUM(( \pc|memPosition [3] ) + ( GND ) + ( \pc|Add0~6  ))
// \pc|Add0~10  = CARRY(( \pc|memPosition [3] ) + ( GND ) + ( \pc|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|memPosition [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc|Add0~9_sumout ),
	.cout(\pc|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \pc|Add0~9 .extended_lut = "off";
defparam \pc|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \pc|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y7_N7
dffeas \pc|memPosition[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\pc|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|memPosition [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|memPosition[3] .is_wysiwyg = "true";
defparam \pc|memPosition[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y7_N9
cyclonev_lcell_comb \pc|Add0~13 (
// Equation(s):
// \pc|Add0~13_sumout  = SUM(( \pc|memPosition [4] ) + ( GND ) + ( \pc|Add0~10  ))
// \pc|Add0~14  = CARRY(( \pc|memPosition [4] ) + ( GND ) + ( \pc|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|memPosition [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc|Add0~13_sumout ),
	.cout(\pc|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \pc|Add0~13 .extended_lut = "off";
defparam \pc|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \pc|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y7_N11
dffeas \pc|memPosition[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\pc|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|memPosition [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|memPosition[4] .is_wysiwyg = "true";
defparam \pc|memPosition[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y7_N12
cyclonev_lcell_comb \pc|Add0~17 (
// Equation(s):
// \pc|Add0~17_sumout  = SUM(( \pc|memPosition [5] ) + ( GND ) + ( \pc|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|memPosition [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc|Add0~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc|Add0~17 .extended_lut = "off";
defparam \pc|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \pc|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y7_N13
dffeas \pc|memPosition[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\pc|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|memPosition [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|memPosition[5] .is_wysiwyg = "true";
defparam \pc|memPosition[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y7_N12
cyclonev_lcell_comb \pc|PC_out[5]~feeder (
// Equation(s):
// \pc|PC_out[5]~feeder_combout  = ( \pc|memPosition [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc|memPosition [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc|PC_out[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc|PC_out[5]~feeder .extended_lut = "off";
defparam \pc|PC_out[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc|PC_out[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y7_N14
dffeas \pc|PC_out[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\pc|PC_out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[5] .is_wysiwyg = "true";
defparam \pc|PC_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y7_N22
dffeas \pc|PC_out[4]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc|memPosition [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[4]~DUPLICATE .is_wysiwyg = "true";
defparam \pc|PC_out[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y7_N53
dffeas \pc|PC_out[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc|memPosition [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[1] .is_wysiwyg = "true";
defparam \pc|PC_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y7_N40
dffeas \pc|PC_out[3]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc|memPosition [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[3]~DUPLICATE .is_wysiwyg = "true";
defparam \pc|PC_out[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N24
cyclonev_lcell_comb \intMem|intMemory~0 (
// Equation(s):
// \intMem|intMemory~0_combout  = ( \pc|PC_out [1] & ( \pc|PC_out[3]~DUPLICATE_q  & ( (!\pc|memPosition [0] & (!\pc|PC_out [2] & ((\pc|PC_out[4]~DUPLICATE_q )))) # (\pc|memPosition [0] & (!\pc|PC_out [5] & ((!\pc|PC_out[4]~DUPLICATE_q ) # (\pc|PC_out [2])))) 
// ) ) ) # ( !\pc|PC_out [1] & ( \pc|PC_out[3]~DUPLICATE_q  & ( (!\pc|PC_out [5] & (!\pc|PC_out [2] $ (((!\pc|memPosition [0]) # (!\pc|PC_out[4]~DUPLICATE_q ))))) # (\pc|PC_out [5] & (!\pc|PC_out [2] & ((\pc|PC_out[4]~DUPLICATE_q )))) ) ) ) # ( \pc|PC_out 
// [1] & ( !\pc|PC_out[3]~DUPLICATE_q  & ( (!\pc|PC_out [2] & ((!\pc|memPosition [0] & (!\pc|PC_out [5])) # (\pc|memPosition [0] & ((\pc|PC_out[4]~DUPLICATE_q ))))) # (\pc|PC_out [2] & (\pc|PC_out [5] & ((\pc|PC_out[4]~DUPLICATE_q )))) ) ) ) # ( !\pc|PC_out 
// [1] & ( !\pc|PC_out[3]~DUPLICATE_q  & ( (!\pc|PC_out [5] & (!\pc|PC_out[4]~DUPLICATE_q  & (!\pc|PC_out [2] $ (!\pc|memPosition [0])))) # (\pc|PC_out [5] & (((\pc|memPosition [0] & \pc|PC_out[4]~DUPLICATE_q )))) ) ) )

	.dataa(!\pc|PC_out [2]),
	.datab(!\pc|PC_out [5]),
	.datac(!\pc|memPosition [0]),
	.datad(!\pc|PC_out[4]~DUPLICATE_q ),
	.datae(!\pc|PC_out [1]),
	.dataf(!\pc|PC_out[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~0 .extended_lut = "off";
defparam \intMem|intMemory~0 .lut_mask = 64'h4803809B446A0CA4;
defparam \intMem|intMemory~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y7_N25
dffeas \intMem|instruction[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [0]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[0] .is_wysiwyg = "true";
defparam \intMem|instruction[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N36
cyclonev_lcell_comb \intMem|intMemory~1 (
// Equation(s):
// \intMem|intMemory~1_combout  = ( \pc|PC_out [1] & ( \pc|PC_out[3]~DUPLICATE_q  & ( (!\pc|PC_out [2] & ((!\pc|PC_out [5] & (!\pc|memPosition [0])) # (\pc|PC_out [5] & (\pc|memPosition [0] & \pc|PC_out[4]~DUPLICATE_q )))) ) ) ) # ( !\pc|PC_out [1] & ( 
// \pc|PC_out[3]~DUPLICATE_q  & ( (!\pc|PC_out [2] & (((!\pc|memPosition [0] & \pc|PC_out[4]~DUPLICATE_q )))) # (\pc|PC_out [2] & (!\pc|PC_out [5] & (\pc|memPosition [0]))) ) ) ) # ( \pc|PC_out [1] & ( !\pc|PC_out[3]~DUPLICATE_q  & ( (!\pc|PC_out [2] & 
// (\pc|PC_out [5] & ((!\pc|memPosition [0]) # (\pc|PC_out[4]~DUPLICATE_q )))) # (\pc|PC_out [2] & (!\pc|PC_out [5] & (!\pc|memPosition [0]))) ) ) ) # ( !\pc|PC_out [1] & ( !\pc|PC_out[3]~DUPLICATE_q  & ( (!\pc|PC_out [2] & (!\pc|memPosition [0] $ 
// (((!\pc|PC_out [5] & !\pc|PC_out[4]~DUPLICATE_q ))))) # (\pc|PC_out [2] & (!\pc|PC_out [5] & (!\pc|memPosition [0]))) ) ) )

	.dataa(!\pc|PC_out [2]),
	.datab(!\pc|PC_out [5]),
	.datac(!\pc|memPosition [0]),
	.datad(!\pc|PC_out[4]~DUPLICATE_q ),
	.datae(!\pc|PC_out [1]),
	.dataf(!\pc|PC_out[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~1 .extended_lut = "off";
defparam \intMem|intMemory~1 .lut_mask = 64'h68E0606204A48082;
defparam \intMem|intMemory~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y7_N38
dffeas \intMem|instruction[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [1]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[1] .is_wysiwyg = "true";
defparam \intMem|instruction[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N54
cyclonev_lcell_comb \intMem|intMemory~2 (
// Equation(s):
// \intMem|intMemory~2_combout  = ( \pc|PC_out [1] & ( \pc|PC_out[3]~DUPLICATE_q  & ( (!\pc|PC_out [2] & (!\pc|PC_out [5] $ (((\pc|PC_out[4]~DUPLICATE_q ))))) # (\pc|PC_out [2] & (!\pc|PC_out [5] & ((!\pc|memPosition [0]) # (!\pc|PC_out[4]~DUPLICATE_q )))) ) 
// ) ) # ( !\pc|PC_out [1] & ( \pc|PC_out[3]~DUPLICATE_q  & ( (!\pc|PC_out [2] & (((!\pc|memPosition [0]) # (!\pc|PC_out[4]~DUPLICATE_q )) # (\pc|PC_out [5]))) # (\pc|PC_out [2] & (!\pc|PC_out [5] $ (!\pc|memPosition [0] $ (\pc|PC_out[4]~DUPLICATE_q )))) ) ) 
// ) # ( \pc|PC_out [1] & ( !\pc|PC_out[3]~DUPLICATE_q  & ( (!\pc|PC_out [5] & (\pc|PC_out[4]~DUPLICATE_q  & ((!\pc|memPosition [0]) # (\pc|PC_out [2])))) # (\pc|PC_out [5] & ((!\pc|PC_out [2]) # ((\pc|memPosition [0] & !\pc|PC_out[4]~DUPLICATE_q )))) ) ) ) 
// # ( !\pc|PC_out [1] & ( !\pc|PC_out[3]~DUPLICATE_q  & ( (!\pc|PC_out [2] & ((!\pc|memPosition [0] & ((\pc|PC_out[4]~DUPLICATE_q ))) # (\pc|memPosition [0] & (!\pc|PC_out [5] & !\pc|PC_out[4]~DUPLICATE_q )))) # (\pc|PC_out [2] & (!\pc|PC_out [5] $ 
// (((\pc|PC_out[4]~DUPLICATE_q ))))) ) ) )

	.dataa(!\pc|PC_out [2]),
	.datab(!\pc|PC_out [5]),
	.datac(!\pc|memPosition [0]),
	.datad(!\pc|PC_out[4]~DUPLICATE_q ),
	.datae(!\pc|PC_out [1]),
	.dataf(!\pc|PC_out[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~2 .extended_lut = "off";
defparam \intMem|intMemory~2 .lut_mask = 64'h4CB123E6BEE3CC62;
defparam \intMem|intMemory~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y7_N56
dffeas \intMem|instruction[2]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[2]~DUPLICATE .is_wysiwyg = "true";
defparam \intMem|instruction[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N12
cyclonev_lcell_comb \intMem|intMemory~3 (
// Equation(s):
// \intMem|intMemory~3_combout  = ( \pc|PC_out [1] & ( \pc|PC_out[3]~DUPLICATE_q  & ( (\pc|PC_out[4]~DUPLICATE_q  & (!\pc|PC_out [2] $ (((!\pc|PC_out [5] & !\pc|memPosition [0]))))) ) ) ) # ( !\pc|PC_out [1] & ( \pc|PC_out[3]~DUPLICATE_q  & ( (!\pc|PC_out 
// [2] & (((!\pc|memPosition [0] & \pc|PC_out[4]~DUPLICATE_q )) # (\pc|PC_out [5]))) # (\pc|PC_out [2] & (\pc|PC_out[4]~DUPLICATE_q  & ((!\pc|PC_out [5]) # (\pc|memPosition [0])))) ) ) ) # ( \pc|PC_out [1] & ( !\pc|PC_out[3]~DUPLICATE_q  & ( (!\pc|PC_out [2] 
// & (\pc|PC_out [5] & ((!\pc|memPosition [0]) # (\pc|PC_out[4]~DUPLICATE_q )))) # (\pc|PC_out [2] & (!\pc|memPosition [0] & (!\pc|PC_out [5] $ (!\pc|PC_out[4]~DUPLICATE_q )))) ) ) ) # ( !\pc|PC_out [1] & ( !\pc|PC_out[3]~DUPLICATE_q  & ( (!\pc|PC_out [2] & 
// (!\pc|PC_out[4]~DUPLICATE_q  $ (((!\pc|PC_out [5] & !\pc|memPosition [0]))))) # (\pc|PC_out [2] & (!\pc|PC_out [5] $ (((\pc|PC_out[4]~DUPLICATE_q ) # (\pc|memPosition [0]))))) ) ) )

	.dataa(!\pc|PC_out [2]),
	.datab(!\pc|PC_out [5]),
	.datac(!\pc|memPosition [0]),
	.datad(!\pc|PC_out[4]~DUPLICATE_q ),
	.datae(!\pc|PC_out [1]),
	.dataf(!\pc|PC_out[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~3 .extended_lut = "off";
defparam \intMem|intMemory~3 .lut_mask = 64'h6B91306222E7006A;
defparam \intMem|intMemory~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y7_N14
dffeas \intMem|instruction[3]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[3]~DUPLICATE .is_wysiwyg = "true";
defparam \intMem|instruction[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N0
cyclonev_lcell_comb \intMem|intMemory~4 (
// Equation(s):
// \intMem|intMemory~4_combout  = ( \pc|memPosition [0] & ( \pc|PC_out [2] & ( (!\pc|PC_out [1] & ((!\pc|PC_out [5] & (!\pc|PC_out[3]~DUPLICATE_q )) # (\pc|PC_out [5] & ((\pc|PC_out[4]~DUPLICATE_q ) # (\pc|PC_out[3]~DUPLICATE_q ))))) ) ) ) # ( 
// !\pc|memPosition [0] & ( \pc|PC_out [2] & ( (!\pc|PC_out [1] & ((!\pc|PC_out [5] & (\pc|PC_out[3]~DUPLICATE_q  & \pc|PC_out[4]~DUPLICATE_q )) # (\pc|PC_out [5] & (!\pc|PC_out[3]~DUPLICATE_q  $ (!\pc|PC_out[4]~DUPLICATE_q ))))) # (\pc|PC_out [1] & 
// (!\pc|PC_out [5] & (!\pc|PC_out[3]~DUPLICATE_q  $ (!\pc|PC_out[4]~DUPLICATE_q )))) ) ) ) # ( \pc|memPosition [0] & ( !\pc|PC_out [2] & ( (!\pc|PC_out [1] & (\pc|PC_out[3]~DUPLICATE_q  & (!\pc|PC_out [5] $ (\pc|PC_out[4]~DUPLICATE_q )))) # (\pc|PC_out [1] 
// & (((\pc|PC_out[3]~DUPLICATE_q  & \pc|PC_out[4]~DUPLICATE_q )) # (\pc|PC_out [5]))) ) ) ) # ( !\pc|memPosition [0] & ( !\pc|PC_out [2] & ( (!\pc|PC_out [1] & (((\pc|PC_out[4]~DUPLICATE_q )))) # (\pc|PC_out [1] & (\pc|PC_out [5] & 
// ((!\pc|PC_out[3]~DUPLICATE_q ) # (\pc|PC_out[4]~DUPLICATE_q )))) ) ) )

	.dataa(!\pc|PC_out [1]),
	.datab(!\pc|PC_out [5]),
	.datac(!\pc|PC_out[3]~DUPLICATE_q ),
	.datad(!\pc|PC_out[4]~DUPLICATE_q ),
	.datae(!\pc|memPosition [0]),
	.dataf(!\pc|PC_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~4 .extended_lut = "off";
defparam \intMem|intMemory~4 .lut_mask = 64'h10BB1917066882A2;
defparam \intMem|intMemory~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y7_N1
dffeas \intMem|instruction[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [4]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[4] .is_wysiwyg = "true";
defparam \intMem|instruction[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N18
cyclonev_lcell_comb \intMem|intMemory~5 (
// Equation(s):
// \intMem|intMemory~5_combout  = ( \pc|memPosition [0] & ( \pc|PC_out [5] & ( (!\pc|PC_out [2] & (!\pc|PC_out[4]~DUPLICATE_q  $ (((\pc|PC_out[3]~DUPLICATE_q ) # (\pc|PC_out [1]))))) # (\pc|PC_out [2] & ((!\pc|PC_out [1]) # ((\pc|PC_out[3]~DUPLICATE_q  & 
// !\pc|PC_out[4]~DUPLICATE_q )))) ) ) ) # ( !\pc|memPosition [0] & ( \pc|PC_out [5] & ( (!\pc|PC_out[4]~DUPLICATE_q  & (\pc|PC_out[3]~DUPLICATE_q  & ((\pc|PC_out [2]) # (\pc|PC_out [1])))) # (\pc|PC_out[4]~DUPLICATE_q  & ((!\pc|PC_out [1]) # ((!\pc|PC_out 
// [2])))) ) ) ) # ( \pc|memPosition [0] & ( !\pc|PC_out [5] & ( (!\pc|PC_out[3]~DUPLICATE_q  & (\pc|PC_out [1] & ((!\pc|PC_out[4]~DUPLICATE_q )))) # (\pc|PC_out[3]~DUPLICATE_q  & (!\pc|PC_out [1] $ ((!\pc|PC_out [2])))) ) ) ) # ( !\pc|memPosition [0] & ( 
// !\pc|PC_out [5] & ( (!\pc|PC_out [2] & ((!\pc|PC_out[4]~DUPLICATE_q  & ((\pc|PC_out[3]~DUPLICATE_q ))) # (\pc|PC_out[4]~DUPLICATE_q  & (!\pc|PC_out [1])))) # (\pc|PC_out [2] & ((!\pc|PC_out [1] & (\pc|PC_out[3]~DUPLICATE_q  & \pc|PC_out[4]~DUPLICATE_q )) 
// # (\pc|PC_out [1] & (!\pc|PC_out[3]~DUPLICATE_q )))) ) ) )

	.dataa(!\pc|PC_out [1]),
	.datab(!\pc|PC_out [2]),
	.datac(!\pc|PC_out[3]~DUPLICATE_q ),
	.datad(!\pc|PC_out[4]~DUPLICATE_q ),
	.datae(!\pc|memPosition [0]),
	.dataf(!\pc|PC_out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~5 .extended_lut = "off";
defparam \intMem|intMemory~5 .lut_mask = 64'h1C9A560607EEA36E;
defparam \intMem|intMemory~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y7_N19
dffeas \intMem|instruction[5]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[5]~DUPLICATE .is_wysiwyg = "true";
defparam \intMem|instruction[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y7_N52
dffeas \pc|PC_out[1]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc|memPosition [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[1]~DUPLICATE .is_wysiwyg = "true";
defparam \pc|PC_out[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N33
cyclonev_lcell_comb \intMem|intMemory~6 (
// Equation(s):
// \intMem|intMemory~6_combout  = ( \pc|PC_out[4]~DUPLICATE_q  & ( \pc|memPosition [0] & ( (!\pc|PC_out[1]~DUPLICATE_q  & (\pc|PC_out [2] & ((!\pc|PC_out[3]~DUPLICATE_q ) # (\pc|PC_out [5])))) # (\pc|PC_out[1]~DUPLICATE_q  & (!\pc|PC_out [2] & ((\pc|PC_out 
// [5]) # (\pc|PC_out[3]~DUPLICATE_q )))) ) ) ) # ( \pc|PC_out[4]~DUPLICATE_q  & ( !\pc|memPosition [0] & ( (!\pc|PC_out[3]~DUPLICATE_q  & (!\pc|PC_out[1]~DUPLICATE_q  $ (!\pc|PC_out [2] $ (!\pc|PC_out [5])))) # (\pc|PC_out[3]~DUPLICATE_q  & ((!\pc|PC_out 
// [2]) # ((!\pc|PC_out[1]~DUPLICATE_q  & !\pc|PC_out [5])))) ) ) )

	.dataa(!\pc|PC_out[1]~DUPLICATE_q ),
	.datab(!\pc|PC_out [2]),
	.datac(!\pc|PC_out[3]~DUPLICATE_q ),
	.datad(!\pc|PC_out [5]),
	.datae(!\pc|PC_out[4]~DUPLICATE_q ),
	.dataf(!\pc|memPosition [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~6 .extended_lut = "off";
defparam \intMem|intMemory~6 .lut_mask = 64'h00009E6C00002466;
defparam \intMem|intMemory~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y7_N56
dffeas \intMem|instruction[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\intMem|intMemory~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [6]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[6] .is_wysiwyg = "true";
defparam \intMem|instruction[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y9_N12
cyclonev_lcell_comb \intMem|intMemory~7 (
// Equation(s):
// \intMem|intMemory~7_combout  = ( \pc|PC_out [2] & ( \pc|memPosition [0] & ( (\pc|PC_out[4]~DUPLICATE_q  & (!\pc|PC_out[1]~DUPLICATE_q  & \pc|PC_out [5])) ) ) ) # ( !\pc|PC_out [2] & ( \pc|memPosition [0] & ( (\pc|PC_out[4]~DUPLICATE_q  & 
// (!\pc|PC_out[1]~DUPLICATE_q  $ (((\pc|PC_out [5]) # (\pc|PC_out[3]~DUPLICATE_q ))))) ) ) ) # ( \pc|PC_out [2] & ( !\pc|memPosition [0] & ( (\pc|PC_out[4]~DUPLICATE_q  & ((!\pc|PC_out[3]~DUPLICATE_q  & (!\pc|PC_out[1]~DUPLICATE_q  $ (!\pc|PC_out [5]))) # 
// (\pc|PC_out[3]~DUPLICATE_q  & (!\pc|PC_out[1]~DUPLICATE_q  & !\pc|PC_out [5])))) ) ) ) # ( !\pc|PC_out [2] & ( !\pc|memPosition [0] & ( (\pc|PC_out[4]~DUPLICATE_q  & ((!\pc|PC_out[1]~DUPLICATE_q  & ((!\pc|PC_out [5]) # (\pc|PC_out[3]~DUPLICATE_q ))) # 
// (\pc|PC_out[1]~DUPLICATE_q  & ((\pc|PC_out [5]))))) ) ) )

	.dataa(!\pc|PC_out[4]~DUPLICATE_q ),
	.datab(!\pc|PC_out[3]~DUPLICATE_q ),
	.datac(!\pc|PC_out[1]~DUPLICATE_q ),
	.datad(!\pc|PC_out [5]),
	.datae(!\pc|PC_out [2]),
	.dataf(!\pc|memPosition [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~7 .extended_lut = "off";
defparam \intMem|intMemory~7 .lut_mask = 64'h5015144041050050;
defparam \intMem|intMemory~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y9_N13
dffeas \intMem|instruction[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [7]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[7] .is_wysiwyg = "true";
defparam \intMem|instruction[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y9_N6
cyclonev_lcell_comb \intMem|intMemory~8 (
// Equation(s):
// \intMem|intMemory~8_combout  = ( \pc|PC_out [2] & ( \pc|memPosition [0] & ( (\pc|PC_out[4]~DUPLICATE_q  & (!\pc|PC_out[1]~DUPLICATE_q  & \pc|PC_out [5])) ) ) ) # ( !\pc|PC_out [2] & ( \pc|memPosition [0] & ( (\pc|PC_out[4]~DUPLICATE_q  & 
// (\pc|PC_out[1]~DUPLICATE_q  & ((\pc|PC_out [5]) # (\pc|PC_out[3]~DUPLICATE_q )))) ) ) ) # ( \pc|PC_out [2] & ( !\pc|memPosition [0] & ( (\pc|PC_out[4]~DUPLICATE_q  & ((!\pc|PC_out[3]~DUPLICATE_q  & (!\pc|PC_out[1]~DUPLICATE_q  $ (!\pc|PC_out [5]))) # 
// (\pc|PC_out[3]~DUPLICATE_q  & (!\pc|PC_out[1]~DUPLICATE_q  & !\pc|PC_out [5])))) ) ) ) # ( !\pc|PC_out [2] & ( !\pc|memPosition [0] & ( (\pc|PC_out[4]~DUPLICATE_q  & ((!\pc|PC_out[1]~DUPLICATE_q  & ((!\pc|PC_out [5]) # (\pc|PC_out[3]~DUPLICATE_q ))) # 
// (\pc|PC_out[1]~DUPLICATE_q  & ((\pc|PC_out [5]))))) ) ) )

	.dataa(!\pc|PC_out[4]~DUPLICATE_q ),
	.datab(!\pc|PC_out[3]~DUPLICATE_q ),
	.datac(!\pc|PC_out[1]~DUPLICATE_q ),
	.datad(!\pc|PC_out [5]),
	.datae(!\pc|PC_out [2]),
	.dataf(!\pc|memPosition [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~8 .extended_lut = "off";
defparam \intMem|intMemory~8 .lut_mask = 64'h5015144001050050;
defparam \intMem|intMemory~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y9_N7
dffeas \intMem|instruction[8]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[8]~DUPLICATE .is_wysiwyg = "true";
defparam \intMem|instruction[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y9_N0
cyclonev_lcell_comb \intMem|intMemory~9 (
// Equation(s):
// \intMem|intMemory~9_combout  = ( \pc|PC_out [2] & ( \pc|memPosition [0] & ( (\pc|PC_out[4]~DUPLICATE_q  & (!\pc|PC_out[1]~DUPLICATE_q  & \pc|PC_out [5])) ) ) ) # ( !\pc|PC_out [2] & ( \pc|memPosition [0] & ( (\pc|PC_out[4]~DUPLICATE_q  & 
// ((!\pc|PC_out[3]~DUPLICATE_q  & (\pc|PC_out[1]~DUPLICATE_q  & \pc|PC_out [5])) # (\pc|PC_out[3]~DUPLICATE_q  & ((\pc|PC_out [5]) # (\pc|PC_out[1]~DUPLICATE_q ))))) ) ) ) # ( \pc|PC_out [2] & ( !\pc|memPosition [0] & ( (\pc|PC_out[4]~DUPLICATE_q  & 
// ((!\pc|PC_out[3]~DUPLICATE_q  & (!\pc|PC_out[1]~DUPLICATE_q  $ (!\pc|PC_out [5]))) # (\pc|PC_out[3]~DUPLICATE_q  & (!\pc|PC_out[1]~DUPLICATE_q  & !\pc|PC_out [5])))) ) ) ) # ( !\pc|PC_out [2] & ( !\pc|memPosition [0] & ( (\pc|PC_out[4]~DUPLICATE_q  & 
// ((!\pc|PC_out[1]~DUPLICATE_q ) # (\pc|PC_out [5]))) ) ) )

	.dataa(!\pc|PC_out[4]~DUPLICATE_q ),
	.datab(!\pc|PC_out[3]~DUPLICATE_q ),
	.datac(!\pc|PC_out[1]~DUPLICATE_q ),
	.datad(!\pc|PC_out [5]),
	.datae(!\pc|PC_out [2]),
	.dataf(!\pc|memPosition [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~9 .extended_lut = "off";
defparam \intMem|intMemory~9 .lut_mask = 64'h5055144001150050;
defparam \intMem|intMemory~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y9_N1
dffeas \intMem|instruction[10]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[10]~DUPLICATE .is_wysiwyg = "true";
defparam \intMem|instruction[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N27
cyclonev_lcell_comb \intMem|intMemory~10 (
// Equation(s):
// \intMem|intMemory~10_combout  = ( \pc|PC_out[4]~DUPLICATE_q  & ( \pc|memPosition [0] & ( (!\pc|PC_out[1]~DUPLICATE_q  & (\pc|PC_out [5] & ((\pc|PC_out[3]~DUPLICATE_q ) # (\pc|PC_out [2])))) # (\pc|PC_out[1]~DUPLICATE_q  & (!\pc|PC_out [2] & ((\pc|PC_out 
// [5]) # (\pc|PC_out[3]~DUPLICATE_q )))) ) ) ) # ( !\pc|PC_out[4]~DUPLICATE_q  & ( \pc|memPosition [0] & ( (\pc|PC_out[1]~DUPLICATE_q  & (!\pc|PC_out [2] & (!\pc|PC_out[3]~DUPLICATE_q  & !\pc|PC_out [5]))) ) ) ) # ( \pc|PC_out[4]~DUPLICATE_q  & ( 
// !\pc|memPosition [0] & ( (!\pc|PC_out[1]~DUPLICATE_q  & ((!\pc|PC_out [2]) # (!\pc|PC_out[3]~DUPLICATE_q  $ (!\pc|PC_out [5])))) # (\pc|PC_out[1]~DUPLICATE_q  & (!\pc|PC_out [2] $ (((!\pc|PC_out[3]~DUPLICATE_q  & !\pc|PC_out [5]))))) ) ) ) # ( 
// !\pc|PC_out[4]~DUPLICATE_q  & ( !\pc|memPosition [0] & ( (!\pc|PC_out [2] & (\pc|PC_out[3]~DUPLICATE_q  & ((!\pc|PC_out [5]) # (\pc|PC_out[1]~DUPLICATE_q )))) # (\pc|PC_out [2] & (\pc|PC_out[1]~DUPLICATE_q  & (!\pc|PC_out[3]~DUPLICATE_q  & !\pc|PC_out 
// [5]))) ) ) )

	.dataa(!\pc|PC_out[1]~DUPLICATE_q ),
	.datab(!\pc|PC_out [2]),
	.datac(!\pc|PC_out[3]~DUPLICATE_q ),
	.datad(!\pc|PC_out [5]),
	.datae(!\pc|PC_out[4]~DUPLICATE_q ),
	.dataf(!\pc|memPosition [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~10 .extended_lut = "off";
defparam \intMem|intMemory~10 .lut_mask = 64'h1C049EEC4000046E;
defparam \intMem|intMemory~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y6_N29
dffeas \intMem|instruction[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [11]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[11] .is_wysiwyg = "true";
defparam \intMem|instruction[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y7_N23
dffeas \pc|PC_out[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc|memPosition [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[4] .is_wysiwyg = "true";
defparam \pc|PC_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y7_N41
dffeas \pc|PC_out[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc|memPosition [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[3] .is_wysiwyg = "true";
defparam \pc|PC_out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y7_N24
cyclonev_lcell_comb \intMem|intMemory~11 (
// Equation(s):
// \intMem|intMemory~11_combout  = ( \pc|PC_out [2] & ( \pc|PC_out [1] & ( (\pc|PC_out [4] & (!\pc|PC_out [5] & (!\pc|memPosition [0] & !\pc|PC_out [3]))) ) ) ) # ( !\pc|PC_out [2] & ( \pc|PC_out [1] & ( (!\pc|PC_out [3] & (\pc|PC_out [4] & (\pc|PC_out 
// [5]))) # (\pc|PC_out [3] & ((!\pc|memPosition [0] & ((\pc|PC_out [5]))) # (\pc|memPosition [0] & (\pc|PC_out [4])))) ) ) ) # ( \pc|PC_out [2] & ( !\pc|PC_out [1] & ( (!\pc|PC_out [4] & (!\pc|PC_out [5] & (\pc|memPosition [0] & \pc|PC_out [3]))) # 
// (\pc|PC_out [4] & (!\pc|PC_out [5] $ (((!\pc|PC_out [3]) # (\pc|memPosition [0]))))) ) ) ) # ( !\pc|PC_out [2] & ( !\pc|PC_out [1] & ( (!\pc|memPosition [0] & ((!\pc|PC_out [4] & (!\pc|PC_out [5] & \pc|PC_out [3])) # (\pc|PC_out [4] & ((!\pc|PC_out [5]) # 
// (\pc|PC_out [3]))))) ) ) )

	.dataa(!\pc|PC_out [4]),
	.datab(!\pc|PC_out [5]),
	.datac(!\pc|memPosition [0]),
	.datad(!\pc|PC_out [3]),
	.datae(!\pc|PC_out [2]),
	.dataf(!\pc|PC_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~11 .extended_lut = "off";
defparam \intMem|intMemory~11 .lut_mask = 64'h40D0114911354000;
defparam \intMem|intMemory~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y7_N25
dffeas \intMem|instruction[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [12]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[12] .is_wysiwyg = "true";
defparam \intMem|instruction[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y9_N18
cyclonev_lcell_comb \intMem|intMemory~12 (
// Equation(s):
// \intMem|intMemory~12_combout  = ( \pc|PC_out [2] & ( \pc|memPosition [0] & ( (!\pc|PC_out[4]~DUPLICATE_q  & (\pc|PC_out[3]~DUPLICATE_q  & (!\pc|PC_out[1]~DUPLICATE_q  $ (\pc|PC_out [5])))) # (\pc|PC_out[4]~DUPLICATE_q  & (((!\pc|PC_out[1]~DUPLICATE_q  & 
// \pc|PC_out [5])))) ) ) ) # ( !\pc|PC_out [2] & ( \pc|memPosition [0] & ( (\pc|PC_out[1]~DUPLICATE_q  & ((!\pc|PC_out [5] & ((\pc|PC_out[3]~DUPLICATE_q ))) # (\pc|PC_out [5] & (\pc|PC_out[4]~DUPLICATE_q )))) ) ) ) # ( \pc|PC_out [2] & ( !\pc|memPosition 
// [0] & ( (\pc|PC_out[4]~DUPLICATE_q  & ((!\pc|PC_out[3]~DUPLICATE_q  & (!\pc|PC_out[1]~DUPLICATE_q  $ (!\pc|PC_out [5]))) # (\pc|PC_out[3]~DUPLICATE_q  & (!\pc|PC_out[1]~DUPLICATE_q  & !\pc|PC_out [5])))) ) ) ) # ( !\pc|PC_out [2] & ( !\pc|memPosition [0] 
// & ( (!\pc|PC_out [5] & (!\pc|PC_out[1]~DUPLICATE_q  $ (((!\pc|PC_out[4]~DUPLICATE_q  & \pc|PC_out[3]~DUPLICATE_q ))))) # (\pc|PC_out [5] & (\pc|PC_out[4]~DUPLICATE_q  & ((\pc|PC_out[1]~DUPLICATE_q ) # (\pc|PC_out[3]~DUPLICATE_q )))) ) ) )

	.dataa(!\pc|PC_out[4]~DUPLICATE_q ),
	.datab(!\pc|PC_out[3]~DUPLICATE_q ),
	.datac(!\pc|PC_out[1]~DUPLICATE_q ),
	.datad(!\pc|PC_out [5]),
	.datae(!\pc|PC_out [2]),
	.dataf(!\pc|memPosition [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~12 .extended_lut = "off";
defparam \intMem|intMemory~12 .lut_mask = 64'hD215144003052052;
defparam \intMem|intMemory~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y9_N19
dffeas \intMem|instruction[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [13]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[13] .is_wysiwyg = "true";
defparam \intMem|instruction[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y7_N42
cyclonev_lcell_comb \intMem|intMemory~13 (
// Equation(s):
// \intMem|intMemory~13_combout  = ( \pc|PC_out [2] & ( \pc|PC_out [1] & ( (!\pc|PC_out [4] & (!\pc|PC_out [5] $ (((\pc|PC_out [3]))))) # (\pc|PC_out [4] & (!\pc|PC_out [5] & (!\pc|memPosition [0] & !\pc|PC_out [3]))) ) ) ) # ( !\pc|PC_out [2] & ( \pc|PC_out 
// [1] & ( (!\pc|PC_out [4] & ((!\pc|memPosition [0] & ((\pc|PC_out [3]))) # (\pc|memPosition [0] & (!\pc|PC_out [5])))) # (\pc|PC_out [4] & (((\pc|memPosition [0] & \pc|PC_out [3])) # (\pc|PC_out [5]))) ) ) ) # ( \pc|PC_out [2] & ( !\pc|PC_out [1] & ( 
// (!\pc|PC_out [5] & (\pc|PC_out [3] & ((\pc|memPosition [0]) # (\pc|PC_out [4])))) # (\pc|PC_out [5] & (\pc|PC_out [4])) ) ) ) # ( !\pc|PC_out [2] & ( !\pc|PC_out [1] & ( (!\pc|memPosition [0] & ((!\pc|PC_out [4] & (!\pc|PC_out [5] & \pc|PC_out [3])) # 
// (\pc|PC_out [4] & ((!\pc|PC_out [5]) # (\pc|PC_out [3]))))) ) ) )

	.dataa(!\pc|PC_out [4]),
	.datab(!\pc|PC_out [5]),
	.datac(!\pc|memPosition [0]),
	.datad(!\pc|PC_out [3]),
	.datae(!\pc|PC_out [2]),
	.dataf(!\pc|PC_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~13 .extended_lut = "off";
defparam \intMem|intMemory~13 .lut_mask = 64'h40D0115D19BDC822;
defparam \intMem|intMemory~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y7_N43
dffeas \intMem|instruction[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [14]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[14] .is_wysiwyg = "true";
defparam \intMem|instruction[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N57
cyclonev_lcell_comb \intMem|intMemory~14 (
// Equation(s):
// \intMem|intMemory~14_combout  = ( \pc|PC_out[4]~DUPLICATE_q  & ( \pc|memPosition [0] & ( (!\pc|PC_out[1]~DUPLICATE_q  & ((!\pc|PC_out [2] & (!\pc|PC_out[3]~DUPLICATE_q  & !\pc|PC_out [5])) # (\pc|PC_out [2] & ((\pc|PC_out [5]))))) # 
// (\pc|PC_out[1]~DUPLICATE_q  & (!\pc|PC_out [2] $ (((!\pc|PC_out[3]~DUPLICATE_q  & !\pc|PC_out [5]))))) ) ) ) # ( !\pc|PC_out[4]~DUPLICATE_q  & ( \pc|memPosition [0] & ( (\pc|PC_out[1]~DUPLICATE_q  & (!\pc|PC_out [2] & (!\pc|PC_out[3]~DUPLICATE_q  & 
// !\pc|PC_out [5]))) ) ) ) # ( \pc|PC_out[4]~DUPLICATE_q  & ( !\pc|memPosition [0] & ( (!\pc|PC_out[3]~DUPLICATE_q  & (!\pc|PC_out[1]~DUPLICATE_q  $ (!\pc|PC_out [2] $ (!\pc|PC_out [5])))) # (\pc|PC_out[3]~DUPLICATE_q  & ((!\pc|PC_out [2]) # 
// ((!\pc|PC_out[1]~DUPLICATE_q  & !\pc|PC_out [5])))) ) ) ) # ( !\pc|PC_out[4]~DUPLICATE_q  & ( !\pc|memPosition [0] & ( (!\pc|PC_out[1]~DUPLICATE_q  & (!\pc|PC_out [2] & (!\pc|PC_out[3]~DUPLICATE_q  & !\pc|PC_out [5]))) ) ) )

	.dataa(!\pc|PC_out[1]~DUPLICATE_q ),
	.datab(!\pc|PC_out [2]),
	.datac(!\pc|PC_out[3]~DUPLICATE_q ),
	.datad(!\pc|PC_out [5]),
	.datae(!\pc|PC_out[4]~DUPLICATE_q ),
	.dataf(!\pc|memPosition [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~14 .extended_lut = "off";
defparam \intMem|intMemory~14 .lut_mask = 64'h80009E6C40009466;
defparam \intMem|intMemory~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y6_N58
dffeas \intMem|instruction[15]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[15]~DUPLICATE .is_wysiwyg = "true";
defparam \intMem|instruction[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y7_N0
cyclonev_lcell_comb \intMem|intMemory~15 (
// Equation(s):
// \intMem|intMemory~15_combout  = ( \pc|PC_out [2] & ( \pc|PC_out [1] & ( (!\pc|memPosition [0] & ((!\pc|PC_out [4] & (!\pc|PC_out [5])) # (\pc|PC_out [4] & ((!\pc|PC_out [3]))))) # (\pc|memPosition [0] & (!\pc|PC_out [4] $ (((!\pc|PC_out [5] & \pc|PC_out 
// [3]))))) ) ) ) # ( !\pc|PC_out [2] & ( \pc|PC_out [1] & ( (!\pc|PC_out [4] & ((!\pc|PC_out [5]) # ((\pc|PC_out [3]) # (\pc|memPosition [0])))) # (\pc|PC_out [4] & (!\pc|PC_out [5] & ((\pc|PC_out [3]) # (\pc|memPosition [0])))) ) ) ) # ( \pc|PC_out [2] & ( 
// !\pc|PC_out [1] & ( (!\pc|memPosition [0] & ((!\pc|PC_out [5] & (!\pc|PC_out [4])) # (\pc|PC_out [5] & ((\pc|PC_out [3]))))) # (\pc|memPosition [0] & (!\pc|PC_out [5] $ (((!\pc|PC_out [4] & !\pc|PC_out [3]))))) ) ) ) # ( !\pc|PC_out [2] & ( !\pc|PC_out 
// [1] & ( (!\pc|PC_out [5] & ((!\pc|PC_out [4] & ((!\pc|memPosition [0]) # (!\pc|PC_out [3]))) # (\pc|PC_out [4] & (!\pc|memPosition [0] $ (\pc|PC_out [3]))))) # (\pc|PC_out [5] & (\pc|memPosition [0] & ((!\pc|PC_out [4]) # (!\pc|PC_out [3])))) ) ) )

	.dataa(!\pc|PC_out [4]),
	.datab(!\pc|PC_out [5]),
	.datac(!\pc|memPosition [0]),
	.datad(!\pc|PC_out [3]),
	.datae(!\pc|PC_out [2]),
	.dataf(!\pc|PC_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~15 .extended_lut = "off";
defparam \intMem|intMemory~15 .lut_mask = 64'hCB8686BC8EEEDA86;
defparam \intMem|intMemory~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y7_N1
dffeas \intMem|instruction[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [16]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[16] .is_wysiwyg = "true";
defparam \intMem|instruction[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N12
cyclonev_lcell_comb \intMem|intMemory~16 (
// Equation(s):
// \intMem|intMemory~16_combout  = ( !\pc|PC_out[1]~DUPLICATE_q  & ( \pc|memPosition [0] & ( (!\pc|PC_out[4]~DUPLICATE_q  & ((!\pc|PC_out[3]~DUPLICATE_q  & (\pc|PC_out [5])) # (\pc|PC_out[3]~DUPLICATE_q  & ((!\pc|PC_out [2]))))) ) ) ) # ( 
// \pc|PC_out[1]~DUPLICATE_q  & ( !\pc|memPosition [0] & ( (!\pc|PC_out[4]~DUPLICATE_q  & (!\pc|PC_out[3]~DUPLICATE_q  & (\pc|PC_out [5]))) # (\pc|PC_out[4]~DUPLICATE_q  & (\pc|PC_out[3]~DUPLICATE_q  & (!\pc|PC_out [5] & \pc|PC_out [2]))) ) ) ) # ( 
// !\pc|PC_out[1]~DUPLICATE_q  & ( !\pc|memPosition [0] & ( (\pc|PC_out[4]~DUPLICATE_q  & (\pc|PC_out[3]~DUPLICATE_q  & (\pc|PC_out [5] & \pc|PC_out [2]))) ) ) )

	.dataa(!\pc|PC_out[4]~DUPLICATE_q ),
	.datab(!\pc|PC_out[3]~DUPLICATE_q ),
	.datac(!\pc|PC_out [5]),
	.datad(!\pc|PC_out [2]),
	.datae(!\pc|PC_out[1]~DUPLICATE_q ),
	.dataf(!\pc|memPosition [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~16 .extended_lut = "off";
defparam \intMem|intMemory~16 .lut_mask = 64'h000108182A080000;
defparam \intMem|intMemory~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y6_N13
dffeas \intMem|instruction[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [17]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[17] .is_wysiwyg = "true";
defparam \intMem|instruction[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y7_N30
cyclonev_lcell_comb \intMem|intMemory~30 (
// Equation(s):
// \intMem|intMemory~30_combout  = ( \pc|PC_out [2] & ( \pc|PC_out[4]~DUPLICATE_q  & ( (!\pc|memPosition [0] & (\pc|PC_out [3] & (!\pc|PC_out [5] $ (!\pc|PC_out [1])))) ) ) ) # ( \pc|PC_out [2] & ( !\pc|PC_out[4]~DUPLICATE_q  & ( (!\pc|memPosition [0] & 
// (\pc|PC_out [5] & (\pc|PC_out [1] & \pc|PC_out [3]))) ) ) ) # ( !\pc|PC_out [2] & ( !\pc|PC_out[4]~DUPLICATE_q  & ( (\pc|memPosition [0] & (\pc|PC_out [5] & (!\pc|PC_out [1] & !\pc|PC_out [3]))) ) ) )

	.dataa(!\pc|memPosition [0]),
	.datab(!\pc|PC_out [5]),
	.datac(!\pc|PC_out [1]),
	.datad(!\pc|PC_out [3]),
	.datae(!\pc|PC_out [2]),
	.dataf(!\pc|PC_out[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~30 .extended_lut = "off";
defparam \intMem|intMemory~30 .lut_mask = 64'h1000000200000028;
defparam \intMem|intMemory~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y7_N31
dffeas \intMem|instruction[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [18]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[18] .is_wysiwyg = "true";
defparam \intMem|instruction[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N18
cyclonev_lcell_comb \intMem|intMemory~17 (
// Equation(s):
// \intMem|intMemory~17_combout  = ( \pc|PC_out[1]~DUPLICATE_q  & ( \pc|memPosition [0] & ( (!\pc|PC_out[3]~DUPLICATE_q  & (\pc|PC_out[4]~DUPLICATE_q  & ((!\pc|PC_out [2]) # (\pc|PC_out [5])))) # (\pc|PC_out[3]~DUPLICATE_q  & (!\pc|PC_out [5] $ 
// (((!\pc|PC_out[4]~DUPLICATE_q ) # (!\pc|PC_out [2]))))) ) ) ) # ( !\pc|PC_out[1]~DUPLICATE_q  & ( \pc|memPosition [0] & ( (!\pc|PC_out[3]~DUPLICATE_q  & (\pc|PC_out[4]~DUPLICATE_q  & (\pc|PC_out [5]))) # (\pc|PC_out[3]~DUPLICATE_q  & ((!\pc|PC_out [5] $ 
// (\pc|PC_out [2])))) ) ) ) # ( \pc|PC_out[1]~DUPLICATE_q  & ( !\pc|memPosition [0] & ( (!\pc|PC_out [2] & (!\pc|PC_out [5] $ (((\pc|PC_out[3]~DUPLICATE_q ) # (\pc|PC_out[4]~DUPLICATE_q ))))) # (\pc|PC_out [2] & (\pc|PC_out [5] & (!\pc|PC_out[4]~DUPLICATE_q 
//  $ (!\pc|PC_out[3]~DUPLICATE_q )))) ) ) ) # ( !\pc|PC_out[1]~DUPLICATE_q  & ( !\pc|memPosition [0] & ( (!\pc|PC_out[3]~DUPLICATE_q  & (\pc|PC_out[4]~DUPLICATE_q  & ((\pc|PC_out [2])))) # (\pc|PC_out[3]~DUPLICATE_q  & (((!\pc|PC_out[4]~DUPLICATE_q  & 
// \pc|PC_out [2])) # (\pc|PC_out [5]))) ) ) )

	.dataa(!\pc|PC_out[4]~DUPLICATE_q ),
	.datab(!\pc|PC_out[3]~DUPLICATE_q ),
	.datac(!\pc|PC_out [5]),
	.datad(!\pc|PC_out [2]),
	.datae(!\pc|PC_out[1]~DUPLICATE_q ),
	.dataf(!\pc|memPosition [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~17 .extended_lut = "off";
defparam \intMem|intMemory~17 .lut_mask = 64'h0367870634074716;
defparam \intMem|intMemory~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y6_N19
dffeas \intMem|instruction[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [19]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[19] .is_wysiwyg = "true";
defparam \intMem|instruction[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y9_N48
cyclonev_lcell_comb \intMem|intMemory~29 (
// Equation(s):
// \intMem|intMemory~29_combout  = ( \pc|PC_out [2] & ( \pc|memPosition [0] & ( (!\pc|PC_out [5]) # ((!\pc|PC_out[4]~DUPLICATE_q  & !\pc|PC_out[3]~DUPLICATE_q )) ) ) ) # ( !\pc|PC_out [2] & ( \pc|memPosition [0] & ( (!\pc|PC_out[4]~DUPLICATE_q  & 
// (!\pc|PC_out [5] $ (((!\pc|PC_out[3]~DUPLICATE_q ) # (!\pc|PC_out[1]~DUPLICATE_q ))))) # (\pc|PC_out[4]~DUPLICATE_q  & ((!\pc|PC_out [5]) # ((!\pc|PC_out[3]~DUPLICATE_q  & !\pc|PC_out[1]~DUPLICATE_q )))) ) ) ) # ( \pc|PC_out [2] & ( !\pc|memPosition [0] & 
// ( (!\pc|PC_out[4]~DUPLICATE_q  & ((!\pc|PC_out[3]~DUPLICATE_q ) # ((!\pc|PC_out [5])))) # (\pc|PC_out[4]~DUPLICATE_q  & (!\pc|PC_out[1]~DUPLICATE_q  $ (((!\pc|PC_out[3]~DUPLICATE_q ) # (!\pc|PC_out [5]))))) ) ) ) # ( !\pc|PC_out [2] & ( !\pc|memPosition 
// [0] & ( (!\pc|PC_out[4]~DUPLICATE_q  & ((!\pc|PC_out[3]~DUPLICATE_q  & ((\pc|PC_out [5]) # (\pc|PC_out[1]~DUPLICATE_q ))) # (\pc|PC_out[3]~DUPLICATE_q  & ((!\pc|PC_out [5]))))) # (\pc|PC_out[4]~DUPLICATE_q  & (((!\pc|PC_out [5])))) ) ) )

	.dataa(!\pc|PC_out[4]~DUPLICATE_q ),
	.datab(!\pc|PC_out[3]~DUPLICATE_q ),
	.datac(!\pc|PC_out[1]~DUPLICATE_q ),
	.datad(!\pc|PC_out [5]),
	.datae(!\pc|PC_out [2]),
	.dataf(!\pc|memPosition [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~29 .extended_lut = "off";
defparam \intMem|intMemory~29 .lut_mask = 64'h7F88AF9C57E8FF88;
defparam \intMem|intMemory~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y9_N49
dffeas \intMem|instruction[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [20]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[20] .is_wysiwyg = "true";
defparam \intMem|instruction[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y9_N42
cyclonev_lcell_comb \intMem|intMemory~18 (
// Equation(s):
// \intMem|intMemory~18_combout  = ( \pc|PC_out [2] & ( \pc|memPosition [0] & ( (\pc|PC_out[4]~DUPLICATE_q  & (\pc|PC_out[3]~DUPLICATE_q  & (\pc|PC_out[1]~DUPLICATE_q  & !\pc|PC_out [5]))) ) ) ) # ( !\pc|PC_out [2] & ( \pc|memPosition [0] & ( 
// (!\pc|PC_out[3]~DUPLICATE_q  & (\pc|PC_out[4]~DUPLICATE_q  & (!\pc|PC_out[1]~DUPLICATE_q  $ (!\pc|PC_out [5])))) # (\pc|PC_out[3]~DUPLICATE_q  & (!\pc|PC_out[1]~DUPLICATE_q  & (!\pc|PC_out[4]~DUPLICATE_q  $ (!\pc|PC_out [5])))) ) ) ) # ( \pc|PC_out [2] & 
// ( !\pc|memPosition [0] & ( (!\pc|PC_out[3]~DUPLICATE_q  & (((\pc|PC_out[1]~DUPLICATE_q  & \pc|PC_out [5])))) # (\pc|PC_out[3]~DUPLICATE_q  & (!\pc|PC_out[4]~DUPLICATE_q  & (!\pc|PC_out[1]~DUPLICATE_q  $ (\pc|PC_out [5])))) ) ) ) # ( !\pc|PC_out [2] & ( 
// !\pc|memPosition [0] & ( (!\pc|PC_out[4]~DUPLICATE_q  & (!\pc|PC_out[3]~DUPLICATE_q  & !\pc|PC_out [5])) ) ) )

	.dataa(!\pc|PC_out[4]~DUPLICATE_q ),
	.datab(!\pc|PC_out[3]~DUPLICATE_q ),
	.datac(!\pc|PC_out[1]~DUPLICATE_q ),
	.datad(!\pc|PC_out [5]),
	.datae(!\pc|PC_out [2]),
	.dataf(!\pc|memPosition [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~18 .extended_lut = "off";
defparam \intMem|intMemory~18 .lut_mask = 64'h8800200E14600100;
defparam \intMem|intMemory~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y9_N43
dffeas \intMem|instruction[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [21]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[21] .is_wysiwyg = "true";
defparam \intMem|instruction[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y9_N39
cyclonev_lcell_comb \intMem|intMemory~19 (
// Equation(s):
// \intMem|intMemory~19_combout  = ( !\pc|PC_out[4]~DUPLICATE_q  & ( \pc|memPosition [0] & ( (\pc|PC_out [5] & ((!\pc|PC_out[1]~DUPLICATE_q  & (\pc|PC_out[3]~DUPLICATE_q  & !\pc|PC_out [2])) # (\pc|PC_out[1]~DUPLICATE_q  & (!\pc|PC_out[3]~DUPLICATE_q  & 
// \pc|PC_out [2])))) ) ) ) # ( !\pc|PC_out[4]~DUPLICATE_q  & ( !\pc|memPosition [0] & ( (\pc|PC_out [5] & (\pc|PC_out [2] & ((!\pc|PC_out[3]~DUPLICATE_q ) # (\pc|PC_out[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\pc|PC_out[1]~DUPLICATE_q ),
	.datab(!\pc|PC_out[3]~DUPLICATE_q ),
	.datac(!\pc|PC_out [5]),
	.datad(!\pc|PC_out [2]),
	.datae(!\pc|PC_out[4]~DUPLICATE_q ),
	.dataf(!\pc|memPosition [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~19 .extended_lut = "off";
defparam \intMem|intMemory~19 .lut_mask = 64'h000D000002040000;
defparam \intMem|intMemory~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y9_N40
dffeas \intMem|instruction[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [22]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[22] .is_wysiwyg = "true";
defparam \intMem|instruction[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y9_N30
cyclonev_lcell_comb \intMem|intMemory~20 (
// Equation(s):
// \intMem|intMemory~20_combout  = ( \pc|PC_out [2] & ( \pc|memPosition [0] & ( (!\pc|PC_out[4]~DUPLICATE_q  & (!\pc|PC_out[3]~DUPLICATE_q  & (\pc|PC_out[1]~DUPLICATE_q  & \pc|PC_out [5]))) ) ) ) # ( !\pc|PC_out [2] & ( \pc|memPosition [0] & ( 
// (!\pc|PC_out[4]~DUPLICATE_q  & (\pc|PC_out[3]~DUPLICATE_q  & (!\pc|PC_out[1]~DUPLICATE_q  & \pc|PC_out [5]))) ) ) ) # ( \pc|PC_out [2] & ( !\pc|memPosition [0] & ( (!\pc|PC_out[4]~DUPLICATE_q  & (!\pc|PC_out[3]~DUPLICATE_q  & \pc|PC_out [5])) ) ) )

	.dataa(!\pc|PC_out[4]~DUPLICATE_q ),
	.datab(!\pc|PC_out[3]~DUPLICATE_q ),
	.datac(!\pc|PC_out[1]~DUPLICATE_q ),
	.datad(!\pc|PC_out [5]),
	.datae(!\pc|PC_out [2]),
	.dataf(!\pc|memPosition [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~20 .extended_lut = "off";
defparam \intMem|intMemory~20 .lut_mask = 64'h0000008800200008;
defparam \intMem|intMemory~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y9_N31
dffeas \intMem|instruction[23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [23]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[23] .is_wysiwyg = "true";
defparam \intMem|instruction[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y9_N27
cyclonev_lcell_comb \intMem|intMemory~21 (
// Equation(s):
// \intMem|intMemory~21_combout  = ( \pc|PC_out[4]~DUPLICATE_q  & ( \pc|memPosition [0] & ( (!\pc|PC_out[1]~DUPLICATE_q  & (!\pc|PC_out [2] & (!\pc|PC_out[3]~DUPLICATE_q  $ (!\pc|PC_out [5])))) # (\pc|PC_out[1]~DUPLICATE_q  & (!\pc|PC_out [5] & 
// ((!\pc|PC_out[3]~DUPLICATE_q ) # (\pc|PC_out [2])))) ) ) ) # ( !\pc|PC_out[4]~DUPLICATE_q  & ( \pc|memPosition [0] & ( (\pc|PC_out[1]~DUPLICATE_q  & (\pc|PC_out[3]~DUPLICATE_q  & (\pc|PC_out [5] & \pc|PC_out [2]))) ) ) ) # ( \pc|PC_out[4]~DUPLICATE_q  & ( 
// !\pc|memPosition [0] & ( (\pc|PC_out [2] & ((!\pc|PC_out[1]~DUPLICATE_q  & (\pc|PC_out[3]~DUPLICATE_q  & !\pc|PC_out [5])) # (\pc|PC_out[1]~DUPLICATE_q  & (!\pc|PC_out[3]~DUPLICATE_q  & \pc|PC_out [5])))) ) ) ) # ( !\pc|PC_out[4]~DUPLICATE_q  & ( 
// !\pc|memPosition [0] & ( (!\pc|PC_out [2] & (\pc|PC_out[1]~DUPLICATE_q  & (!\pc|PC_out[3]~DUPLICATE_q  $ (\pc|PC_out [5])))) # (\pc|PC_out [2] & (\pc|PC_out[3]~DUPLICATE_q  & (!\pc|PC_out[1]~DUPLICATE_q  $ (\pc|PC_out [5])))) ) ) )

	.dataa(!\pc|PC_out[1]~DUPLICATE_q ),
	.datab(!\pc|PC_out[3]~DUPLICATE_q ),
	.datac(!\pc|PC_out [5]),
	.datad(!\pc|PC_out [2]),
	.datae(!\pc|PC_out[4]~DUPLICATE_q ),
	.dataf(!\pc|memPosition [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~21 .extended_lut = "off";
defparam \intMem|intMemory~21 .lut_mask = 64'h4121002400016850;
defparam \intMem|intMemory~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y9_N29
dffeas \intMem|instruction[24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [24]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[24] .is_wysiwyg = "true";
defparam \intMem|instruction[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N39
cyclonev_lcell_comb \intMem|intMemory~22 (
// Equation(s):
// \intMem|intMemory~22_combout  = ( \pc|PC_out[4]~DUPLICATE_q  & ( \pc|memPosition [0] & ( (!\pc|PC_out[3]~DUPLICATE_q  & (!\pc|PC_out [2] & (!\pc|PC_out[1]~DUPLICATE_q  $ (!\pc|PC_out [5])))) # (\pc|PC_out[3]~DUPLICATE_q  & (!\pc|PC_out [5] & 
// ((!\pc|PC_out[1]~DUPLICATE_q ) # (\pc|PC_out [2])))) ) ) ) # ( !\pc|PC_out[4]~DUPLICATE_q  & ( \pc|memPosition [0] & ( (!\pc|PC_out[1]~DUPLICATE_q  & (\pc|PC_out[3]~DUPLICATE_q  & ((!\pc|PC_out [2]) # (!\pc|PC_out [5])))) # (\pc|PC_out[1]~DUPLICATE_q  & 
// ((!\pc|PC_out [2] & (\pc|PC_out[3]~DUPLICATE_q  & !\pc|PC_out [5])) # (\pc|PC_out [2] & (!\pc|PC_out[3]~DUPLICATE_q )))) ) ) ) # ( \pc|PC_out[4]~DUPLICATE_q  & ( !\pc|memPosition [0] & ( (!\pc|PC_out[3]~DUPLICATE_q  & ((!\pc|PC_out[1]~DUPLICATE_q  & 
// (!\pc|PC_out [2] & !\pc|PC_out [5])) # (\pc|PC_out[1]~DUPLICATE_q  & (\pc|PC_out [2])))) ) ) ) # ( !\pc|PC_out[4]~DUPLICATE_q  & ( !\pc|memPosition [0] & ( (!\pc|PC_out [2] & (!\pc|PC_out [5] & ((\pc|PC_out[3]~DUPLICATE_q ) # (\pc|PC_out[1]~DUPLICATE_q 
// )))) # (\pc|PC_out [2] & (!\pc|PC_out[3]~DUPLICATE_q  $ (((!\pc|PC_out[1]~DUPLICATE_q  & !\pc|PC_out [5]))))) ) ) )

	.dataa(!\pc|PC_out[1]~DUPLICATE_q ),
	.datab(!\pc|PC_out [2]),
	.datac(!\pc|PC_out[3]~DUPLICATE_q ),
	.datad(!\pc|PC_out [5]),
	.datae(!\pc|PC_out[4]~DUPLICATE_q ),
	.dataf(!\pc|memPosition [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~22 .extended_lut = "off";
defparam \intMem|intMemory~22 .lut_mask = 64'h5E3090101E184B80;
defparam \intMem|intMemory~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y6_N40
dffeas \intMem|instruction[25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [25]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[25] .is_wysiwyg = "true";
defparam \intMem|instruction[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N54
cyclonev_lcell_comb \intMem|intMemory~23 (
// Equation(s):
// \intMem|intMemory~23_combout  = ( \pc|memPosition [0] & ( \pc|PC_out [5] & ( (!\pc|PC_out [1] & (\pc|PC_out[3]~DUPLICATE_q  & ((!\pc|PC_out [2]) # (!\pc|PC_out[4]~DUPLICATE_q )))) # (\pc|PC_out [1] & (!\pc|PC_out[4]~DUPLICATE_q  & (!\pc|PC_out [2] $ 
// (!\pc|PC_out[3]~DUPLICATE_q )))) ) ) ) # ( !\pc|memPosition [0] & ( \pc|PC_out [5] & ( (!\pc|PC_out[4]~DUPLICATE_q  & ((!\pc|PC_out[3]~DUPLICATE_q  & ((\pc|PC_out [2]))) # (\pc|PC_out[3]~DUPLICATE_q  & (!\pc|PC_out [1])))) ) ) ) # ( \pc|memPosition [0] & 
// ( !\pc|PC_out [5] & ( (!\pc|PC_out [1] & (!\pc|PC_out [2] & (!\pc|PC_out[3]~DUPLICATE_q  & !\pc|PC_out[4]~DUPLICATE_q ))) ) ) ) # ( !\pc|memPosition [0] & ( !\pc|PC_out [5] & ( (!\pc|PC_out[3]~DUPLICATE_q  & ((!\pc|PC_out [1] & (!\pc|PC_out [2] & 
// !\pc|PC_out[4]~DUPLICATE_q )) # (\pc|PC_out [1] & (\pc|PC_out [2] & \pc|PC_out[4]~DUPLICATE_q )))) ) ) )

	.dataa(!\pc|PC_out [1]),
	.datab(!\pc|PC_out [2]),
	.datac(!\pc|PC_out[3]~DUPLICATE_q ),
	.datad(!\pc|PC_out[4]~DUPLICATE_q ),
	.datae(!\pc|memPosition [0]),
	.dataf(!\pc|PC_out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~23 .extended_lut = "off";
defparam \intMem|intMemory~23 .lut_mask = 64'h801080003A001E08;
defparam \intMem|intMemory~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y7_N56
dffeas \intMem|instruction[26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [26]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[26] .is_wysiwyg = "true";
defparam \intMem|instruction[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N36
cyclonev_lcell_comb \intMem|intMemory~28 (
// Equation(s):
// \intMem|intMemory~28_combout  = ( \pc|memPosition [0] & ( \pc|PC_out [5] & ( (!\pc|PC_out [1] & (\pc|PC_out[3]~DUPLICATE_q  & ((!\pc|PC_out [2]) # (!\pc|PC_out[4]~DUPLICATE_q )))) # (\pc|PC_out [1] & (!\pc|PC_out[4]~DUPLICATE_q  & (!\pc|PC_out [2] $ 
// (!\pc|PC_out[3]~DUPLICATE_q )))) ) ) ) # ( !\pc|memPosition [0] & ( \pc|PC_out [5] & ( (!\pc|PC_out [1] & (!\pc|PC_out[4]~DUPLICATE_q  $ (((!\pc|PC_out [2] & !\pc|PC_out[3]~DUPLICATE_q ))))) # (\pc|PC_out [1] & (\pc|PC_out [2] & 
// (!\pc|PC_out[3]~DUPLICATE_q  & !\pc|PC_out[4]~DUPLICATE_q ))) ) ) ) # ( \pc|memPosition [0] & ( !\pc|PC_out [5] & ( (!\pc|PC_out [1] & (!\pc|PC_out [2] & (!\pc|PC_out[3]~DUPLICATE_q  & !\pc|PC_out[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\pc|PC_out [1]),
	.datab(!\pc|PC_out [2]),
	.datac(!\pc|PC_out[3]~DUPLICATE_q ),
	.datad(!\pc|PC_out[4]~DUPLICATE_q ),
	.datae(!\pc|memPosition [0]),
	.dataf(!\pc|PC_out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~28 .extended_lut = "off";
defparam \intMem|intMemory~28 .lut_mask = 64'h000080003A801E08;
defparam \intMem|intMemory~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y7_N38
dffeas \intMem|instruction[27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [27]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[27] .is_wysiwyg = "true";
defparam \intMem|instruction[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N24
cyclonev_lcell_comb \intMem|intMemory~25 (
// Equation(s):
// \intMem|intMemory~25_combout  = ( \pc|PC_out[4]~DUPLICATE_q  & ( (!\pc|memPosition [0] & ((!\pc|PC_out[3]~DUPLICATE_q  & (!\pc|PC_out [2] $ (\pc|PC_out [1]))) # (\pc|PC_out[3]~DUPLICATE_q  & (\pc|PC_out [2] & !\pc|PC_out [1])))) ) ) # ( 
// !\pc|PC_out[4]~DUPLICATE_q  & ( (!\pc|PC_out[3]~DUPLICATE_q  & (!\pc|PC_out [2] & !\pc|PC_out [1])) ) )

	.dataa(!\pc|PC_out[3]~DUPLICATE_q ),
	.datab(!\pc|PC_out [2]),
	.datac(!\pc|memPosition [0]),
	.datad(!\pc|PC_out [1]),
	.datae(gnd),
	.dataf(!\pc|PC_out[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~25 .extended_lut = "off";
defparam \intMem|intMemory~25 .lut_mask = 64'h8800880090209020;
defparam \intMem|intMemory~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y7_N5
dffeas \intMem|instruction[28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\intMem|intMemory~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pc|PC_out [5]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [28]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[28] .is_wysiwyg = "true";
defparam \intMem|instruction[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N42
cyclonev_lcell_comb \intMem|intMemory~26 (
// Equation(s):
// \intMem|intMemory~26_combout  = ( \pc|memPosition [0] & ( \pc|PC_out [5] & ( (!\pc|PC_out[3]~DUPLICATE_q ) # ((!\pc|PC_out [1] & (!\pc|PC_out [2] $ (\pc|PC_out[4]~DUPLICATE_q ))) # (\pc|PC_out [1] & (!\pc|PC_out [2] & \pc|PC_out[4]~DUPLICATE_q ))) ) ) ) # 
// ( !\pc|memPosition [0] & ( \pc|PC_out [5] & ( (!\pc|PC_out [2] & ((!\pc|PC_out[3]~DUPLICATE_q  & ((!\pc|PC_out[4]~DUPLICATE_q ) # (\pc|PC_out [1]))) # (\pc|PC_out[3]~DUPLICATE_q  & ((\pc|PC_out[4]~DUPLICATE_q ))))) # (\pc|PC_out [2] & 
// (((!\pc|PC_out[3]~DUPLICATE_q )))) ) ) ) # ( \pc|memPosition [0] & ( !\pc|PC_out [5] & ( (!\pc|PC_out [2] & ((!\pc|PC_out [1] & ((!\pc|PC_out[4]~DUPLICATE_q ) # (\pc|PC_out[3]~DUPLICATE_q ))) # (\pc|PC_out [1] & ((\pc|PC_out[4]~DUPLICATE_q ))))) # 
// (\pc|PC_out [2] & (!\pc|PC_out [1] $ ((\pc|PC_out[3]~DUPLICATE_q )))) ) ) ) # ( !\pc|memPosition [0] & ( !\pc|PC_out [5] & ( (!\pc|PC_out [1] & ((!\pc|PC_out [2] & (!\pc|PC_out[3]~DUPLICATE_q  $ (\pc|PC_out[4]~DUPLICATE_q ))) # (\pc|PC_out [2] & 
// ((!\pc|PC_out[3]~DUPLICATE_q ) # (!\pc|PC_out[4]~DUPLICATE_q ))))) # (\pc|PC_out [1] & (!\pc|PC_out [2] $ ((\pc|PC_out[3]~DUPLICATE_q )))) ) ) )

	.dataa(!\pc|PC_out [1]),
	.datab(!\pc|PC_out [2]),
	.datac(!\pc|PC_out[3]~DUPLICATE_q ),
	.datad(!\pc|PC_out[4]~DUPLICATE_q ),
	.datae(!\pc|memPosition [0]),
	.dataf(!\pc|PC_out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~26 .extended_lut = "off";
defparam \intMem|intMemory~26 .lut_mask = 64'hE369A96DF07CF8F6;
defparam \intMem|intMemory~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y7_N44
dffeas \intMem|instruction[29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [29]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[29] .is_wysiwyg = "true";
defparam \intMem|instruction[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N48
cyclonev_lcell_comb \intMem|intMemory~24 (
// Equation(s):
// \intMem|intMemory~24_combout  = ( \pc|PC_out[3]~DUPLICATE_q  & ( (!\pc|PC_out [1]) # ((!\pc|PC_out [2] & \pc|memPosition [0])) ) ) # ( !\pc|PC_out[3]~DUPLICATE_q  & ( (\pc|PC_out [2] & ((!\pc|memPosition [0]) # (\pc|PC_out [1]))) ) )

	.dataa(!\pc|PC_out [2]),
	.datab(gnd),
	.datac(!\pc|PC_out [1]),
	.datad(!\pc|memPosition [0]),
	.datae(gnd),
	.dataf(!\pc|PC_out[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~24 .extended_lut = "off";
defparam \intMem|intMemory~24 .lut_mask = 64'h55055505F0FAF0FA;
defparam \intMem|intMemory~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N51
cyclonev_lcell_comb \intMem|intMemory~27 (
// Equation(s):
// \intMem|intMemory~27_combout  = (\pc|PC_out [5] & (!\pc|PC_out[4]~DUPLICATE_q  & \intMem|intMemory~24_combout ))

	.dataa(gnd),
	.datab(!\pc|PC_out [5]),
	.datac(!\pc|PC_out[4]~DUPLICATE_q ),
	.datad(!\intMem|intMemory~24_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~27 .extended_lut = "off";
defparam \intMem|intMemory~27 .lut_mask = 64'h0030003000300030;
defparam \intMem|intMemory~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y7_N53
dffeas \intMem|instruction[31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [31]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[31] .is_wysiwyg = "true";
defparam \intMem|instruction[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y7_N20
dffeas \intMem|instruction[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [5]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[5] .is_wysiwyg = "true";
defparam \intMem|instruction[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y7_N26
dffeas \intMem|instruction[0]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[0]~DUPLICATE .is_wysiwyg = "true";
defparam \intMem|instruction[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N3
cyclonev_lcell_comb \control|WideOr5~0 (
// Equation(s):
// \control|WideOr5~0_combout  = ( \intMem|instruction[0]~DUPLICATE_q  & ( \intMem|instruction [1] & ( !\intMem|instruction[2]~DUPLICATE_q  $ (!\intMem|instruction [5]) ) ) ) # ( !\intMem|instruction[0]~DUPLICATE_q  & ( \intMem|instruction [1] & ( 
// !\intMem|instruction[2]~DUPLICATE_q  $ (!\intMem|instruction [5]) ) ) ) # ( \intMem|instruction[0]~DUPLICATE_q  & ( !\intMem|instruction [1] & ( (!\intMem|instruction[2]~DUPLICATE_q ) # (!\intMem|instruction [5]) ) ) ) # ( 
// !\intMem|instruction[0]~DUPLICATE_q  & ( !\intMem|instruction [1] & ( (!\intMem|instruction[2]~DUPLICATE_q  & \intMem|instruction [5]) ) ) )

	.dataa(gnd),
	.datab(!\intMem|instruction[2]~DUPLICATE_q ),
	.datac(!\intMem|instruction [5]),
	.datad(gnd),
	.datae(!\intMem|instruction[0]~DUPLICATE_q ),
	.dataf(!\intMem|instruction [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|WideOr5~0 .extended_lut = "off";
defparam \control|WideOr5~0 .lut_mask = 64'h0C0CFCFC3C3C3C3C;
defparam \control|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N24
cyclonev_lcell_comb \control|Selector16~0 (
// Equation(s):
// \control|Selector16~0_combout  = ( !\intMem|instruction [29] & ( ((((\intMem|instruction [28]) # (\intMem|instruction[3]~DUPLICATE_q )) # (\control|WideOr5~0_combout )) # (\intMem|instruction [27])) # (\intMem|instruction [4]) ) ) # ( \intMem|instruction 
// [29] & ( (((!\intMem|instruction [28]) # ((\intMem|instruction [27] & \intMem|instruction [26])))) ) )

	.dataa(!\intMem|instruction [4]),
	.datab(!\intMem|instruction [27]),
	.datac(!\intMem|instruction [26]),
	.datad(!\intMem|instruction[3]~DUPLICATE_q ),
	.datae(!\intMem|instruction [29]),
	.dataf(!\intMem|instruction [28]),
	.datag(!\control|WideOr5~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Selector16~0 .extended_lut = "on";
defparam \control|Selector16~0 .lut_mask = 64'h7FFFFFFFFFFF0303;
defparam \control|Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N6
cyclonev_lcell_comb \control|WideOr16~0 (
// Equation(s):
// \control|WideOr16~0_combout  = ( \intMem|instruction [27] & ( \intMem|instruction [29] & ( (!\intMem|instruction [31]) # ((\intMem|instruction [26] & !\intMem|instruction [28])) ) ) ) # ( !\intMem|instruction [27] & ( \intMem|instruction [29] & ( 
// (!\intMem|instruction [31] & ((!\intMem|instruction [26]) # (\intMem|instruction [28]))) ) ) ) # ( \intMem|instruction [27] & ( !\intMem|instruction [29] & ( (!\intMem|instruction [28] & ((!\intMem|instruction [31]) # (\intMem|instruction [26]))) ) ) ) # 
// ( !\intMem|instruction [27] & ( !\intMem|instruction [29] & ( (!\intMem|instruction [31] & ((!\intMem|instruction [26]) # (\intMem|instruction [28]))) ) ) )

	.dataa(!\intMem|instruction [31]),
	.datab(gnd),
	.datac(!\intMem|instruction [26]),
	.datad(!\intMem|instruction [28]),
	.datae(!\intMem|instruction [27]),
	.dataf(!\intMem|instruction [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|WideOr16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|WideOr16~0 .extended_lut = "off";
defparam \control|WideOr16~0 .lut_mask = 64'hA0AAAF00A0AAAFAA;
defparam \control|WideOr16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N12
cyclonev_lcell_comb \control|aluOp[2] (
// Equation(s):
// \control|aluOp [2] = ( \control|WideOr16~0_combout  & ( \control|Selector16~0_combout  ) ) # ( !\control|WideOr16~0_combout  & ( \control|aluOp [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|aluOp [2]),
	.datad(!\control|Selector16~0_combout ),
	.datae(gnd),
	.dataf(!\control|WideOr16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|aluOp [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|aluOp[2] .extended_lut = "off";
defparam \control|aluOp[2] .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \control|aluOp[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y7_N13
dffeas \intMem|instruction[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [3]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[3] .is_wysiwyg = "true";
defparam \intMem|instruction[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y7_N2
dffeas \intMem|instruction[4]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[4]~DUPLICATE .is_wysiwyg = "true";
defparam \intMem|instruction[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N9
cyclonev_lcell_comb \control|WideOr3~0 (
// Equation(s):
// \control|WideOr3~0_combout  = ( \intMem|instruction[2]~DUPLICATE_q  & ( (!\intMem|instruction [3] & !\intMem|instruction[4]~DUPLICATE_q ) ) ) # ( !\intMem|instruction[2]~DUPLICATE_q  & ( (\intMem|instruction [1] & (\intMem|instruction [3] & 
// !\intMem|instruction[4]~DUPLICATE_q )) ) )

	.dataa(!\intMem|instruction [1]),
	.datab(gnd),
	.datac(!\intMem|instruction [3]),
	.datad(!\intMem|instruction[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\intMem|instruction[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|WideOr3~0 .extended_lut = "off";
defparam \control|WideOr3~0 .lut_mask = 64'h05000500F000F000;
defparam \control|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N0
cyclonev_lcell_comb \control|Selector18~0 (
// Equation(s):
// \control|Selector18~0_combout  = ( \intMem|instruction [28] & ( \control|WideOr3~0_combout  & ( \intMem|instruction [29] ) ) ) # ( !\intMem|instruction [28] & ( \control|WideOr3~0_combout  & ( (!\intMem|instruction [29] & (((\intMem|instruction [5] & 
// !\intMem|instruction [27])))) # (\intMem|instruction [29] & (!\intMem|instruction [31] & ((\intMem|instruction [27])))) ) ) ) # ( \intMem|instruction [28] & ( !\control|WideOr3~0_combout  & ( \intMem|instruction [29] ) ) ) # ( !\intMem|instruction [28] & 
// ( !\control|WideOr3~0_combout  & ( (!\intMem|instruction [31] & (\intMem|instruction [29] & \intMem|instruction [27])) ) ) )

	.dataa(!\intMem|instruction [31]),
	.datab(!\intMem|instruction [29]),
	.datac(!\intMem|instruction [5]),
	.datad(!\intMem|instruction [27]),
	.datae(!\intMem|instruction [28]),
	.dataf(!\control|WideOr3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Selector18~0 .extended_lut = "off";
defparam \control|Selector18~0 .lut_mask = 64'h002233330C223333;
defparam \control|Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N48
cyclonev_lcell_comb \control|aluOp[3] (
// Equation(s):
// \control|aluOp [3] = ( \control|aluOp [3] & ( (!\control|WideOr16~0_combout ) # (\control|Selector18~0_combout ) ) ) # ( !\control|aluOp [3] & ( (\control|WideOr16~0_combout  & \control|Selector18~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|WideOr16~0_combout ),
	.datad(!\control|Selector18~0_combout ),
	.datae(gnd),
	.dataf(!\control|aluOp [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|aluOp [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|aluOp[3] .extended_lut = "off";
defparam \control|aluOp[3] .lut_mask = 64'h000F000FF0FFF0FF;
defparam \control|aluOp[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y7_N55
dffeas \intMem|instruction[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [2]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[2] .is_wysiwyg = "true";
defparam \intMem|instruction[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N21
cyclonev_lcell_comb \control|WideOr7~0 (
// Equation(s):
// \control|WideOr7~0_combout  = ( \intMem|instruction [5] & ( (!\intMem|instruction [2] & (!\intMem|instruction[0]~DUPLICATE_q )) # (\intMem|instruction [2] & ((\intMem|instruction [1]))) ) ) # ( !\intMem|instruction [5] & ( 
// (!\intMem|instruction[0]~DUPLICATE_q  & (\intMem|instruction [2] & !\intMem|instruction [1])) # (\intMem|instruction[0]~DUPLICATE_q  & (!\intMem|instruction [2] & \intMem|instruction [1])) ) )

	.dataa(!\intMem|instruction[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\intMem|instruction [2]),
	.datad(!\intMem|instruction [1]),
	.datae(gnd),
	.dataf(!\intMem|instruction [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|WideOr7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|WideOr7~0 .extended_lut = "off";
defparam \control|WideOr7~0 .lut_mask = 64'h0A500A50A0AFA0AF;
defparam \control|WideOr7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N42
cyclonev_lcell_comb \control|Selector14~0 (
// Equation(s):
// \control|Selector14~0_combout  = ( !\intMem|instruction [29] & ( (((!\intMem|instruction [4] & (!\intMem|instruction[3]~DUPLICATE_q  & \control|WideOr7~0_combout ))) # (\intMem|instruction [27])) # (\intMem|instruction [28]) ) ) # ( \intMem|instruction 
// [29] & ( (!\intMem|instruction [28] & ((((!\intMem|instruction [27])) # (\intMem|instruction [31])))) # (\intMem|instruction [28] & ((((\intMem|instruction [27]))))) ) )

	.dataa(!\intMem|instruction [28]),
	.datab(!\intMem|instruction [4]),
	.datac(!\intMem|instruction [31]),
	.datad(!\intMem|instruction [27]),
	.datae(!\intMem|instruction [29]),
	.dataf(!\control|WideOr7~0_combout ),
	.datag(!\intMem|instruction[3]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Selector14~0 .extended_lut = "on";
defparam \control|Selector14~0 .lut_mask = 64'h55FFAA5FD5FFAA5F;
defparam \control|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N33
cyclonev_lcell_comb \control|aluOp[1] (
// Equation(s):
// \control|aluOp [1] = ( \control|aluOp [1] & ( (!\control|WideOr16~0_combout ) # (\control|Selector14~0_combout ) ) ) # ( !\control|aluOp [1] & ( (\control|WideOr16~0_combout  & \control|Selector14~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|WideOr16~0_combout ),
	.datad(!\control|Selector14~0_combout ),
	.datae(gnd),
	.dataf(!\control|aluOp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|aluOp [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|aluOp[1] .extended_lut = "off";
defparam \control|aluOp[1] .lut_mask = 64'h000F000FF0FFF0FF;
defparam \control|aluOp[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N27
cyclonev_lcell_comb \control|Selector20~0 (
// Equation(s):
// \control|Selector20~0_combout  = ( !\intMem|instruction [5] & ( (!\intMem|instruction [26] & !\intMem|instruction [31]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\intMem|instruction [26]),
	.datad(!\intMem|instruction [31]),
	.datae(gnd),
	.dataf(!\intMem|instruction [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Selector20~0 .extended_lut = "off";
defparam \control|Selector20~0 .lut_mask = 64'hF000F00000000000;
defparam \control|Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N18
cyclonev_lcell_comb \control|WideOr1~0 (
// Equation(s):
// \control|WideOr1~0_combout  = ( \intMem|instruction[0]~DUPLICATE_q  & ( (!\intMem|instruction[3]~DUPLICATE_q  & (\intMem|instruction [1] & !\intMem|instruction[2]~DUPLICATE_q )) ) ) # ( !\intMem|instruction[0]~DUPLICATE_q  & ( 
// (!\intMem|instruction[3]~DUPLICATE_q  & !\intMem|instruction[2]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\intMem|instruction[3]~DUPLICATE_q ),
	.datac(!\intMem|instruction [1]),
	.datad(!\intMem|instruction[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\intMem|instruction[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|WideOr1~0 .extended_lut = "off";
defparam \control|WideOr1~0 .lut_mask = 64'hCC00CC000C000C00;
defparam \control|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N12
cyclonev_lcell_comb \control|Selector20~1 (
// Equation(s):
// \control|Selector20~1_combout  = ( !\intMem|instruction [27] & ( \control|WideOr1~0_combout  & ( (!\intMem|instruction[4]~DUPLICATE_q  & (\control|Selector20~0_combout  & (!\intMem|instruction [28] & !\intMem|instruction [29]))) ) ) )

	.dataa(!\intMem|instruction[4]~DUPLICATE_q ),
	.datab(!\control|Selector20~0_combout ),
	.datac(!\intMem|instruction [28]),
	.datad(!\intMem|instruction [29]),
	.datae(!\intMem|instruction [27]),
	.dataf(!\control|WideOr1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Selector20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Selector20~1 .extended_lut = "off";
defparam \control|Selector20~1 .lut_mask = 64'h0000000020000000;
defparam \control|Selector20~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N30
cyclonev_lcell_comb \control|in2Mux (
// Equation(s):
// \control|in2Mux~combout  = ( \control|Selector20~1_combout  & ( (\control|WideOr16~0_combout ) # (\control|in2Mux~combout ) ) ) # ( !\control|Selector20~1_combout  & ( (\control|in2Mux~combout  & !\control|WideOr16~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|in2Mux~combout ),
	.datad(!\control|WideOr16~0_combout ),
	.datae(gnd),
	.dataf(!\control|Selector20~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|in2Mux~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|in2Mux .extended_lut = "off";
defparam \control|in2Mux .lut_mask = 64'h0F000F000FFF0FFF;
defparam \control|in2Mux .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N6
cyclonev_lcell_comb \control|Selector7~0 (
// Equation(s):
// \control|Selector7~0_combout  = ( !\intMem|instruction [1] & ( !\intMem|instruction [5] & ( (!\intMem|instruction [4] & (\intMem|instruction[3]~DUPLICATE_q  & (!\intMem|instruction [0] & !\intMem|instruction[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\intMem|instruction [4]),
	.datab(!\intMem|instruction[3]~DUPLICATE_q ),
	.datac(!\intMem|instruction [0]),
	.datad(!\intMem|instruction[2]~DUPLICATE_q ),
	.datae(!\intMem|instruction [1]),
	.dataf(!\intMem|instruction [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Selector7~0 .extended_lut = "off";
defparam \control|Selector7~0 .lut_mask = 64'h2000000000000000;
defparam \control|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N12
cyclonev_lcell_comb \control|Selector7~1 (
// Equation(s):
// \control|Selector7~1_combout  = ( \intMem|instruction [31] & ( \control|Selector7~0_combout  & ( !\intMem|instruction [29] $ (((!\intMem|instruction [27]) # (\intMem|instruction [28]))) ) ) ) # ( !\intMem|instruction [31] & ( \control|Selector7~0_combout  
// & ( \intMem|instruction [29] ) ) ) # ( \intMem|instruction [31] & ( !\control|Selector7~0_combout  & ( (!\intMem|instruction [29] & ((!\intMem|instruction [28]))) # (\intMem|instruction [29] & ((!\intMem|instruction [27]) # (\intMem|instruction [28]))) ) 
// ) ) # ( !\intMem|instruction [31] & ( !\control|Selector7~0_combout  & ( ((!\intMem|instruction [27] & !\intMem|instruction [28])) # (\intMem|instruction [29]) ) ) )

	.dataa(gnd),
	.datab(!\intMem|instruction [27]),
	.datac(!\intMem|instruction [29]),
	.datad(!\intMem|instruction [28]),
	.datae(!\intMem|instruction [31]),
	.dataf(!\control|Selector7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Selector7~1 .extended_lut = "off";
defparam \control|Selector7~1 .lut_mask = 64'hCF0FFC0F0F0F3C0F;
defparam \control|Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N57
cyclonev_lcell_comb \control|regWrite (
// Equation(s):
// \control|regWrite~combout  = ( \control|regWrite~combout  & ( \control|WideOr16~0_combout  & ( \control|Selector7~1_combout  ) ) ) # ( !\control|regWrite~combout  & ( \control|WideOr16~0_combout  & ( \control|Selector7~1_combout  ) ) ) # ( 
// \control|regWrite~combout  & ( !\control|WideOr16~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|Selector7~1_combout ),
	.datad(gnd),
	.datae(!\control|regWrite~combout ),
	.dataf(!\control|WideOr16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|regWrite~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|regWrite .extended_lut = "off";
defparam \control|regWrite .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \control|regWrite .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N42
cyclonev_lcell_comb \control|Decoder1~0 (
// Equation(s):
// \control|Decoder1~0_combout  = ( \intMem|instruction [31] & ( \intMem|instruction [27] ) )

	.dataa(gnd),
	.datab(!\intMem|instruction [27]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\intMem|instruction [31]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Decoder1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Decoder1~0 .extended_lut = "off";
defparam \control|Decoder1~0 .lut_mask = 64'h0000333300003333;
defparam \control|Decoder1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N0
cyclonev_lcell_comb \memToRegMux|memToRegOutput[0]~0 (
// Equation(s):
// \memToRegMux|memToRegOutput[0]~0_combout  = ( \ula|Mux31~3_combout  & ( (!\control|Decoder1~0_combout ) # (((!\intMem|instruction [26]) # (\intMem|instruction [29])) # (\intMem|instruction [28])) ) )

	.dataa(!\control|Decoder1~0_combout ),
	.datab(!\intMem|instruction [28]),
	.datac(!\intMem|instruction [26]),
	.datad(!\intMem|instruction [29]),
	.datae(gnd),
	.dataf(!\ula|Mux31~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[0]~0 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[0]~0 .lut_mask = 64'h00000000FBFFFBFF;
defparam \memToRegMux|memToRegOutput[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N30
cyclonev_lcell_comb \control|Decoder1~1 (
// Equation(s):
// \control|Decoder1~1_combout  = ( \intMem|instruction [26] & ( (\intMem|instruction [31] & (\intMem|instruction [27] & (!\intMem|instruction [29] & !\intMem|instruction [28]))) ) )

	.dataa(!\intMem|instruction [31]),
	.datab(!\intMem|instruction [27]),
	.datac(!\intMem|instruction [29]),
	.datad(!\intMem|instruction [28]),
	.datae(gnd),
	.dataf(!\intMem|instruction [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Decoder1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Decoder1~1 .extended_lut = "off";
defparam \control|Decoder1~1 .lut_mask = 64'h0000000010001000;
defparam \control|Decoder1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N51
cyclonev_lcell_comb \control|WideOr14~0 (
// Equation(s):
// \control|WideOr14~0_combout  = ( \intMem|instruction [31] & ( \intMem|instruction [26] ) ) # ( !\intMem|instruction [31] & ( \intMem|instruction [26] & ( (!\intMem|instruction [28]) # ((!\intMem|instruction [29] & \intMem|instruction [27])) ) ) ) # ( 
// \intMem|instruction [31] & ( !\intMem|instruction [26] ) ) # ( !\intMem|instruction [31] & ( !\intMem|instruction [26] & ( (!\intMem|instruction [29] & ((\intMem|instruction [27]))) # (\intMem|instruction [29] & (!\intMem|instruction [28])) ) ) )

	.dataa(!\intMem|instruction [29]),
	.datab(!\intMem|instruction [28]),
	.datac(!\intMem|instruction [27]),
	.datad(gnd),
	.datae(!\intMem|instruction [31]),
	.dataf(!\intMem|instruction [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|WideOr14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|WideOr14~0 .extended_lut = "off";
defparam \control|WideOr14~0 .lut_mask = 64'h4E4EFFFFCECEFFFF;
defparam \control|WideOr14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N54
cyclonev_lcell_comb \control|in1Mux[0] (
// Equation(s):
// \control|in1Mux [0] = ( \control|WideOr16~0_combout  & ( \control|WideOr14~0_combout  ) ) # ( !\control|WideOr16~0_combout  & ( \control|in1Mux [0] ) )

	.dataa(!\control|WideOr14~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|in1Mux [0]),
	.datae(gnd),
	.dataf(!\control|WideOr16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|in1Mux [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|in1Mux[0] .extended_lut = "off";
defparam \control|in1Mux[0] .lut_mask = 64'h00FF00FF55555555;
defparam \control|in1Mux[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N18
cyclonev_lcell_comb \control|WideOr12~0 (
// Equation(s):
// \control|WideOr12~0_combout  = ( !\intMem|instruction [31] & ( \intMem|instruction [28] & ( \intMem|instruction [29] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\intMem|instruction [29]),
	.datad(gnd),
	.datae(!\intMem|instruction [31]),
	.dataf(!\intMem|instruction [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|WideOr12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|WideOr12~0 .extended_lut = "off";
defparam \control|WideOr12~0 .lut_mask = 64'h000000000F0F0000;
defparam \control|WideOr12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N18
cyclonev_lcell_comb \control|in1Mux[1] (
// Equation(s):
// \control|in1Mux [1] = ( \control|WideOr16~0_combout  & ( \control|WideOr12~0_combout  ) ) # ( !\control|WideOr16~0_combout  & ( \control|in1Mux [1] ) )

	.dataa(!\control|in1Mux [1]),
	.datab(gnd),
	.datac(!\control|WideOr12~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|WideOr16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|in1Mux [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|in1Mux[1] .extended_lut = "off";
defparam \control|in1Mux[1] .lut_mask = 64'h555555550F0F0F0F;
defparam \control|in1Mux[1] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N51
cyclonev_lcell_comb \control|Selector12~0 (
// Equation(s):
// \control|Selector12~0_combout  = ( \intMem|instruction [5] & ( (!\intMem|instruction [2] & (\intMem|instruction [1] & (!\intMem|instruction[0]~DUPLICATE_q  $ (\intMem|instruction[3]~DUPLICATE_q )))) # (\intMem|instruction [2] & 
// (\intMem|instruction[0]~DUPLICATE_q  & (!\intMem|instruction[3]~DUPLICATE_q ))) ) ) # ( !\intMem|instruction [5] & ( (!\intMem|instruction[3]~DUPLICATE_q  & ((!\intMem|instruction[0]~DUPLICATE_q  & (!\intMem|instruction [2] $ (!\intMem|instruction [1]))) 
// # (\intMem|instruction[0]~DUPLICATE_q  & (\intMem|instruction [2] & \intMem|instruction [1])))) ) )

	.dataa(!\intMem|instruction[0]~DUPLICATE_q ),
	.datab(!\intMem|instruction[3]~DUPLICATE_q ),
	.datac(!\intMem|instruction [2]),
	.datad(!\intMem|instruction [1]),
	.datae(gnd),
	.dataf(!\intMem|instruction [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Selector12~0 .extended_lut = "off";
defparam \control|Selector12~0 .lut_mask = 64'h0884088404940494;
defparam \control|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N30
cyclonev_lcell_comb \control|Selector12~1 (
// Equation(s):
// \control|Selector12~1_combout  = ( \intMem|instruction [27] & ( \control|Selector12~0_combout  & ( (\intMem|instruction [28] & !\intMem|instruction [29]) ) ) ) # ( !\intMem|instruction [27] & ( \control|Selector12~0_combout  & ( (!\intMem|instruction [28] 
// & (!\intMem|instruction[4]~DUPLICATE_q  & ((!\intMem|instruction [29])))) # (\intMem|instruction [28] & (((!\intMem|instruction [29]) # (\intMem|instruction [26])))) ) ) ) # ( \intMem|instruction [27] & ( !\control|Selector12~0_combout  & ( 
// (\intMem|instruction [28] & !\intMem|instruction [29]) ) ) ) # ( !\intMem|instruction [27] & ( !\control|Selector12~0_combout  & ( (\intMem|instruction [28] & ((!\intMem|instruction [29]) # (\intMem|instruction [26]))) ) ) )

	.dataa(!\intMem|instruction[4]~DUPLICATE_q ),
	.datab(!\intMem|instruction [26]),
	.datac(!\intMem|instruction [28]),
	.datad(!\intMem|instruction [29]),
	.datae(!\intMem|instruction [27]),
	.dataf(!\control|Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Selector12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Selector12~1 .extended_lut = "off";
defparam \control|Selector12~1 .lut_mask = 64'h0F030F00AF030F00;
defparam \control|Selector12~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N6
cyclonev_lcell_comb \control|aluOp[0] (
// Equation(s):
// \control|aluOp [0] = ( \control|Selector12~1_combout  & ( (\control|WideOr16~0_combout ) # (\control|aluOp [0]) ) ) # ( !\control|Selector12~1_combout  & ( (\control|aluOp [0] & !\control|WideOr16~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|aluOp [0]),
	.datad(!\control|WideOr16~0_combout ),
	.datae(gnd),
	.dataf(!\control|Selector12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|aluOp [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|aluOp[0] .extended_lut = "off";
defparam \control|aluOp[0] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \control|aluOp[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N57
cyclonev_lcell_comb \ulaIn1|Mux32~0 (
// Equation(s):
// \ulaIn1|Mux32~0_combout  = ( \control|in1Mux [0] & ( !\control|in1Mux [1] ) ) # ( !\control|in1Mux [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|in1Mux [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|in1Mux [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux32~0 .extended_lut = "off";
defparam \ulaIn1|Mux32~0 .lut_mask = 64'hFFFFFFFFF0F0F0F0;
defparam \ulaIn1|Mux32~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y9_N8
dffeas \intMem|instruction[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [8]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[8] .is_wysiwyg = "true";
defparam \intMem|instruction[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N9
cyclonev_lcell_comb \ula|Mux31~4 (
// Equation(s):
// \ula|Mux31~4_combout  = ( !\control|aluOp [1] & ( !\control|aluOp [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|aluOp [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|aluOp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux31~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux31~4 .extended_lut = "off";
defparam \ula|Mux31~4 .lut_mask = 64'hF0F0F0F000000000;
defparam \ula|Mux31~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N45
cyclonev_lcell_comb \ula|ShiftRight0~11 (
// Equation(s):
// \ula|ShiftRight0~11_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a2  & ( (!\intMem|instruction[8]~DUPLICATE_q  & \control|in2Mux~combout ) ) ) # ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a2  & ( (!\control|in2Mux~combout  & 
// ((!\regmem|regMemory_rtl_1|auto_generated|ram_block1a3 ))) # (\control|in2Mux~combout  & (!\intMem|instruction[8]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\intMem|instruction[8]~DUPLICATE_q ),
	.datac(!\control|in2Mux~combout ),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a3 ),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~11 .extended_lut = "off";
defparam \ula|ShiftRight0~11 .lut_mask = 64'hFC0CFC0C0C0C0C0C;
defparam \ula|ShiftRight0~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y6_N59
dffeas \intMem|instruction[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [15]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[15] .is_wysiwyg = "true";
defparam \intMem|instruction[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N45
cyclonev_lcell_comb \ula|Mux14~1 (
// Equation(s):
// \ula|Mux14~1_combout  = ( \control|aluOp [2] & ( (!\control|aluOp [1] & !\control|aluOp [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|aluOp [1]),
	.datad(!\control|aluOp [0]),
	.datae(gnd),
	.dataf(!\control|aluOp [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux14~1 .extended_lut = "off";
defparam \ula|Mux14~1 .lut_mask = 64'h00000000F000F000;
defparam \ula|Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N27
cyclonev_lcell_comb \ula|Mux14~8 (
// Equation(s):
// \ula|Mux14~8_combout  = ( \control|aluOp [2] & ( (\control|aluOp [0]) # (\control|aluOp [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|aluOp [1]),
	.datad(!\control|aluOp [0]),
	.datae(gnd),
	.dataf(!\control|aluOp [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux14~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux14~8 .extended_lut = "off";
defparam \ula|Mux14~8 .lut_mask = 64'h000000000FFF0FFF;
defparam \ula|Mux14~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N12
cyclonev_lcell_comb \ula|Add0~47 (
// Equation(s):
// \ula|Add0~47_combout  = ( \control|aluOp [0] & ( !\control|aluOp [1] ) )

	.dataa(gnd),
	.datab(!\control|aluOp [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|aluOp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~47 .extended_lut = "off";
defparam \ula|Add0~47 .lut_mask = 64'h00000000CCCCCCCC;
defparam \ula|Add0~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N21
cyclonev_lcell_comb \ula|Mux9~1 (
// Equation(s):
// \ula|Mux9~1_combout  = ( \control|aluOp [1] & ( \control|aluOp [3] & ( (!\control|aluOp [2]) # (!\control|aluOp [0]) ) ) ) # ( !\control|aluOp [1] & ( \control|aluOp [3] & ( !\control|aluOp [2] ) ) )

	.dataa(gnd),
	.datab(!\control|aluOp [2]),
	.datac(!\control|aluOp [0]),
	.datad(gnd),
	.datae(!\control|aluOp [1]),
	.dataf(!\control|aluOp [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux9~1 .extended_lut = "off";
defparam \ula|Mux9~1 .lut_mask = 64'h00000000CCCCFCFC;
defparam \ula|Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N33
cyclonev_lcell_comb \ula|Mux28~3 (
// Equation(s):
// \ula|Mux28~3_combout  = ( \control|aluOp [0] & ( !\control|aluOp [1] ) ) # ( !\control|aluOp [0] & ( (!\control|aluOp [1] & \control|aluOp [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|aluOp [1]),
	.datad(!\control|aluOp [2]),
	.datae(gnd),
	.dataf(!\control|aluOp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux28~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux28~3 .extended_lut = "off";
defparam \ula|Mux28~3 .lut_mask = 64'h00F000F0F0F0F0F0;
defparam \ula|Mux28~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N48
cyclonev_lcell_comb \ula|Mux15~5 (
// Equation(s):
// \ula|Mux15~5_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a4  & ( !\ula|ShiftLeft0~6_combout  & ( (\control|in2Mux~combout  & (!\intMem|instruction[10]~DUPLICATE_q  & (!\control|aluOp [3] & \ula|Mux28~3_combout ))) ) ) ) # ( 
// !\regmem|regMemory_rtl_1|auto_generated|ram_block1a4  & ( !\ula|ShiftLeft0~6_combout  & ( (!\control|aluOp [3] & (\ula|Mux28~3_combout  & ((!\control|in2Mux~combout ) # (!\intMem|instruction[10]~DUPLICATE_q )))) ) ) )

	.dataa(!\control|in2Mux~combout ),
	.datab(!\intMem|instruction[10]~DUPLICATE_q ),
	.datac(!\control|aluOp [3]),
	.datad(!\ula|Mux28~3_combout ),
	.datae(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a4 ),
	.dataf(!\ula|ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux15~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux15~5 .extended_lut = "off";
defparam \ula|Mux15~5 .lut_mask = 64'h00E0004000000000;
defparam \ula|Mux15~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N6
cyclonev_lcell_comb \ula|Mux9~2 (
// Equation(s):
// \ula|Mux9~2_combout  = ( !\control|aluOp [3] & ( !\control|aluOp [2] & ( (\control|aluOp [1] & (!\control|aluOp [0] & (!\ula|ShiftLeft0~6_combout  & !\ulaIn2|ulaIn2MuxOut[4]~0_combout ))) ) ) )

	.dataa(!\control|aluOp [1]),
	.datab(!\control|aluOp [0]),
	.datac(!\ula|ShiftLeft0~6_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datae(!\control|aluOp [3]),
	.dataf(!\control|aluOp [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux9~2 .extended_lut = "off";
defparam \ula|Mux9~2 .lut_mask = 64'h4000000000000000;
defparam \ula|Mux9~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N42
cyclonev_lcell_comb \ula|Mux3~0 (
// Equation(s):
// \ula|Mux3~0_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a4  & ( !\ula|ShiftLeft0~6_combout  & ( (\control|in2Mux~combout  & (!\intMem|instruction[10]~DUPLICATE_q  & (!\control|aluOp [0] $ (\control|aluOp [1])))) ) ) ) # ( 
// !\regmem|regMemory_rtl_1|auto_generated|ram_block1a4  & ( !\ula|ShiftLeft0~6_combout  & ( (!\control|in2Mux~combout  & (!\control|aluOp [0] $ ((\control|aluOp [1])))) # (\control|in2Mux~combout  & (!\intMem|instruction[10]~DUPLICATE_q  & (!\control|aluOp 
// [0] $ (\control|aluOp [1])))) ) ) )

	.dataa(!\control|in2Mux~combout ),
	.datab(!\control|aluOp [0]),
	.datac(!\control|aluOp [1]),
	.datad(!\intMem|instruction[10]~DUPLICATE_q ),
	.datae(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a4 ),
	.dataf(!\ula|ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux3~0 .extended_lut = "off";
defparam \ula|Mux3~0 .lut_mask = 64'hC382410000000000;
defparam \ula|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N42
cyclonev_lcell_comb \ula|Mux2~0 (
// Equation(s):
// \ula|Mux2~0_combout  = ( \control|aluOp [1] & ( \ula|ShiftLeft0~6_combout  & ( !\control|aluOp [3] ) ) ) # ( !\control|aluOp [1] & ( \ula|ShiftLeft0~6_combout  & ( (!\control|aluOp [2] & !\control|aluOp [3]) ) ) ) # ( \control|aluOp [1] & ( 
// !\ula|ShiftLeft0~6_combout  & ( (!\control|aluOp [3] & (((\ulaIn2|ulaIn2MuxOut[4]~0_combout ) # (\control|aluOp [0])) # (\control|aluOp [2]))) ) ) ) # ( !\control|aluOp [1] & ( !\ula|ShiftLeft0~6_combout  & ( (!\control|aluOp [2] & (!\control|aluOp [3] & 
// !\control|aluOp [0])) ) ) )

	.dataa(!\control|aluOp [2]),
	.datab(!\control|aluOp [3]),
	.datac(!\control|aluOp [0]),
	.datad(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datae(!\control|aluOp [1]),
	.dataf(!\ula|ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux2~0 .extended_lut = "off";
defparam \ula|Mux2~0 .lut_mask = 64'h80804CCC8888CCCC;
defparam \ula|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N48
cyclonev_lcell_comb \ula|Mux14~6 (
// Equation(s):
// \ula|Mux14~6_combout  = ( \control|aluOp [1] & ( (\ulaIn1|ulaIn1MuxOut [31] & !\control|aluOp [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|ulaIn1MuxOut [31]),
	.datad(!\control|aluOp [0]),
	.datae(gnd),
	.dataf(!\control|aluOp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux14~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux14~6 .extended_lut = "off";
defparam \ula|Mux14~6 .lut_mask = 64'h000000000F000F00;
defparam \ula|Mux14~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N36
cyclonev_lcell_comb \ula|Mux3~2 (
// Equation(s):
// \ula|Mux3~2_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a4  & ( !\ula|ShiftLeft0~6_combout  & ( (!\control|in2Mux~combout  & ((!\control|aluOp [1] $ (\control|aluOp [0])))) # (\control|in2Mux~combout  & 
// (\intMem|instruction[10]~DUPLICATE_q  & (!\control|aluOp [1] $ (\control|aluOp [0])))) ) ) ) # ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a4  & ( !\ula|ShiftLeft0~6_combout  & ( (\control|in2Mux~combout  & (\intMem|instruction[10]~DUPLICATE_q  & 
// (!\control|aluOp [1] $ (\control|aluOp [0])))) ) ) )

	.dataa(!\control|in2Mux~combout ),
	.datab(!\intMem|instruction[10]~DUPLICATE_q ),
	.datac(!\control|aluOp [1]),
	.datad(!\control|aluOp [0]),
	.datae(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a4 ),
	.dataf(!\ula|ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux3~2 .extended_lut = "off";
defparam \ula|Mux3~2 .lut_mask = 64'h1001B00B00000000;
defparam \ula|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N3
cyclonev_lcell_comb \ula|Mux15~4 (
// Equation(s):
// \ula|Mux15~4_combout  = ( \control|aluOp [2] & ( !\control|aluOp [0] & ( (\control|aluOp [3] & !\control|aluOp [1]) ) ) )

	.dataa(!\control|aluOp [3]),
	.datab(gnd),
	.datac(!\control|aluOp [1]),
	.datad(gnd),
	.datae(!\control|aluOp [2]),
	.dataf(!\control|aluOp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux15~4 .extended_lut = "off";
defparam \ula|Mux15~4 .lut_mask = 64'h0000505000000000;
defparam \ula|Mux15~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N9
cyclonev_lcell_comb \ula|Mux4~2 (
// Equation(s):
// \ula|Mux4~2_combout  = ( !\control|aluOp [2] & ( \control|aluOp [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|aluOp [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|aluOp [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux4~2 .extended_lut = "off";
defparam \ula|Mux4~2 .lut_mask = 64'h0F0F0F0F00000000;
defparam \ula|Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N54
cyclonev_lcell_comb \ula|Mux3~1 (
// Equation(s):
// \ula|Mux3~1_combout  = ( \ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( \ula|ShiftLeft0~6_combout  & ( (!\control|aluOp [2] & !\control|aluOp [3]) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( \ula|ShiftLeft0~6_combout  & ( (!\control|aluOp [2] & 
// !\control|aluOp [3]) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( !\ula|ShiftLeft0~6_combout  & ( (!\control|aluOp [2] & (!\control|aluOp [3] & ((!\control|aluOp [0]) # (\control|aluOp [1])))) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( 
// !\ula|ShiftLeft0~6_combout  & ( (!\control|aluOp [2] & (!\control|aluOp [3] & (!\control|aluOp [0] $ (\control|aluOp [1])))) ) ) )

	.dataa(!\control|aluOp [2]),
	.datab(!\control|aluOp [3]),
	.datac(!\control|aluOp [0]),
	.datad(!\control|aluOp [1]),
	.datae(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.dataf(!\ula|ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux3~1 .extended_lut = "off";
defparam \ula|Mux3~1 .lut_mask = 64'h8008808888888888;
defparam \ula|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y7_N55
dffeas \intMem|instruction[6]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\intMem|intMemory~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[6]~DUPLICATE .is_wysiwyg = "true";
defparam \intMem|instruction[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N33
cyclonev_lcell_comb \ulaIn2|ulaIn2MuxOut[0]~2 (
// Equation(s):
// \ulaIn2|ulaIn2MuxOut[0]~2_combout  = ( \control|in2Mux~combout  & ( \intMem|instruction [6] ) ) # ( !\control|in2Mux~combout  & ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a0~portbdataout  ) )

	.dataa(!\intMem|instruction [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.datae(gnd),
	.dataf(!\control|in2Mux~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn2|ulaIn2MuxOut[0]~2 .extended_lut = "off";
defparam \ulaIn2|ulaIn2MuxOut[0]~2 .lut_mask = 64'h00FF00FF55555555;
defparam \ulaIn2|ulaIn2MuxOut[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N27
cyclonev_lcell_comb \ula|ShiftRight0~39 (
// Equation(s):
// \ula|ShiftRight0~39_combout  = ( \ulaIn1|ulaIn1MuxOut [30] & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [31] ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [30] & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [31] ) ) ) # ( 
// \ulaIn1|ulaIn1MuxOut [30] & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( ((!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & \ula|ShiftRight0~11_combout )) # (\ulaIn1|ulaIn1MuxOut [31]) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [30] & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( 
// (\ulaIn1|ulaIn1MuxOut [31] & ((!\ula|ShiftRight0~11_combout ) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\ulaIn1|ulaIn1MuxOut [31]),
	.datac(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datad(!\ula|ShiftRight0~11_combout ),
	.datae(!\ulaIn1|ulaIn1MuxOut [30]),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~39 .extended_lut = "off";
defparam \ula|ShiftRight0~39 .lut_mask = 64'h330333F333333333;
defparam \ula|ShiftRight0~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N36
cyclonev_lcell_comb \ula|ShiftLeft0~17 (
// Equation(s):
// \ula|ShiftLeft0~17_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [4] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [6] ) ) ) 
// # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [5] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [7] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [4]),
	.datab(!\ulaIn1|ulaIn1MuxOut [6]),
	.datac(!\ulaIn1|ulaIn1MuxOut [5]),
	.datad(!\ulaIn1|ulaIn1MuxOut [7]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~17 .extended_lut = "off";
defparam \ula|ShiftLeft0~17 .lut_mask = 64'h00FF0F0F33335555;
defparam \ula|ShiftLeft0~17 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y6_N0
cyclonev_ram_block \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\control|regWrite~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\memToRegMux|memToRegOutput[31]~31_combout ,\memToRegMux|memToRegOutput[30]~30_combout ,\memToRegMux|memToRegOutput[29]~29_combout ,\memToRegMux|memToRegOutput[28]~28_combout ,\memToRegMux|memToRegOutput[27]~27_combout ,
\memToRegMux|memToRegOutput[26]~26_combout ,\memToRegMux|memToRegOutput[25]~25_combout ,\memToRegMux|memToRegOutput[24]~24_combout ,\memToRegMux|memToRegOutput[23]~23_combout ,\memToRegMux|memToRegOutput[22]~22_combout ,
\memToRegMux|memToRegOutput[21]~21_combout ,\memToRegMux|memToRegOutput[20]~20_combout ,\memToRegMux|memToRegOutput[19]~19_combout ,\memToRegMux|memToRegOutput[18]~18_combout ,\memToRegMux|memToRegOutput[17]~17_combout ,
\memToRegMux|memToRegOutput[16]~16_combout ,\memToRegMux|memToRegOutput[15]~15_combout ,\memToRegMux|memToRegOutput[14]~14_combout ,\memToRegMux|memToRegOutput[13]~13_combout ,\memToRegMux|memToRegOutput[12]~12_combout ,
\memToRegMux|memToRegOutput[11]~11_combout ,\memToRegMux|memToRegOutput[10]~10_combout ,\memToRegMux|memToRegOutput[9]~9_combout ,\memToRegMux|memToRegOutput[8]~8_combout ,\memToRegMux|memToRegOutput[7]~7_combout ,\memToRegMux|memToRegOutput[6]~6_combout ,
\memToRegMux|memToRegOutput[5]~5_combout ,\memToRegMux|memToRegOutput[4]~4_combout ,\memToRegMux|memToRegOutput[3]~3_combout ,\memToRegMux|memToRegOutput[2]~2_combout ,\memToRegMux|memToRegOutput[1]~1_combout ,\memToRegMux|memToRegOutput[0]~0_combout }),
	.portaaddr({\intMem|instruction [20],\intMem|instruction [19],\intMem|instruction [18],\intMem|instruction [17],\intMem|instruction [16]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\intMem|instruction [20],\intMem|instruction [19],\intMem|instruction [18],\intMem|instruction [17],\intMem|instruction [16]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "regmem:regmem|altsyncram:regMemory_rtl_0|altsyncram_u2n1:auto_generated|ALTSYNCRAM";
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N0
cyclonev_lcell_comb \ulaIn1|Mux15~0 (
// Equation(s):
// \ulaIn1|Mux15~0_combout  = ( \intMem|instruction[15]~DUPLICATE_q  & ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a15  ) ) # ( !\intMem|instruction[15]~DUPLICATE_q  & ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a15  & ( (!\control|in1Mux [0] & 
// !\control|in1Mux [1]) ) ) ) # ( \intMem|instruction[15]~DUPLICATE_q  & ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a15  & ( (\control|in1Mux [1]) # (\control|in1Mux [0]) ) ) )

	.dataa(gnd),
	.datab(!\control|in1Mux [0]),
	.datac(gnd),
	.datad(!\control|in1Mux [1]),
	.datae(!\intMem|instruction[15]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux15~0 .extended_lut = "off";
defparam \ulaIn1|Mux15~0 .lut_mask = 64'h000033FFCC00FFFF;
defparam \ulaIn1|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y8_N48
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[15] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [15] = ( \ulaIn1|ulaIn1MuxOut [15] & ( (!\ulaIn1|Mux32~0_combout ) # (\ulaIn1|Mux15~0_combout ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [15] & ( (\ulaIn1|Mux15~0_combout  & \ulaIn1|Mux32~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|Mux15~0_combout ),
	.datad(!\ulaIn1|Mux32~0_combout ),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [15]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[15] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[15] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \ulaIn1|ulaIn1MuxOut[15] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N42
cyclonev_lcell_comb \ula|ShiftLeft0~33 (
// Equation(s):
// \ula|ShiftLeft0~33_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [14] & ( (!\ulaIn2|ulaIn2MuxOut[0]~2_combout  & (\ulaIn1|ulaIn1MuxOut [13])) # (\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [12]))) ) ) ) # ( 
// !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [14] & ( (\ulaIn2|ulaIn2MuxOut[0]~2_combout ) # (\ulaIn1|ulaIn1MuxOut [15]) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn1|ulaIn1MuxOut [14] & ( (!\ulaIn2|ulaIn2MuxOut[0]~2_combout  & 
// (\ulaIn1|ulaIn1MuxOut [13])) # (\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [12]))) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn1|ulaIn1MuxOut [14] & ( (\ulaIn1|ulaIn1MuxOut [15] & !\ulaIn2|ulaIn2MuxOut[0]~2_combout ) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [13]),
	.datab(!\ulaIn1|ulaIn1MuxOut [15]),
	.datac(!\ulaIn1|ulaIn1MuxOut [12]),
	.datad(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn1|ulaIn1MuxOut [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~33 .extended_lut = "off";
defparam \ula|ShiftLeft0~33 .lut_mask = 64'h3300550F33FF550F;
defparam \ula|ShiftLeft0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y6_N28
dffeas \intMem|instruction[11]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[11]~DUPLICATE .is_wysiwyg = "true";
defparam \intMem|instruction[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N33
cyclonev_lcell_comb \ulaIn1|Mux11~0 (
// Equation(s):
// \ulaIn1|Mux11~0_combout  = ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a11  & ( ((!\control|in1Mux [0] & !\control|in1Mux [1])) # (\intMem|instruction[11]~DUPLICATE_q ) ) ) # ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a11  & ( 
// (\intMem|instruction[11]~DUPLICATE_q  & ((\control|in1Mux [1]) # (\control|in1Mux [0]))) ) )

	.dataa(!\intMem|instruction[11]~DUPLICATE_q ),
	.datab(!\control|in1Mux [0]),
	.datac(!\control|in1Mux [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux11~0 .extended_lut = "off";
defparam \ulaIn1|Mux11~0 .lut_mask = 64'h15151515D5D5D5D5;
defparam \ulaIn1|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N33
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[11] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [11] = ( \ulaIn1|Mux11~0_combout  & ( (\ulaIn1|Mux32~0_combout ) # (\ulaIn1|ulaIn1MuxOut [11]) ) ) # ( !\ulaIn1|Mux11~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [11] & !\ulaIn1|Mux32~0_combout ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [11]),
	.datab(gnd),
	.datac(!\ulaIn1|Mux32~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[11] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[11] .lut_mask = 64'h505050505F5F5F5F;
defparam \ulaIn1|ulaIn1MuxOut[11] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N30
cyclonev_lcell_comb \ula|ShiftLeft0~25 (
// Equation(s):
// \ula|ShiftLeft0~25_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [8] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [10] ) ) ) 
// # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [9] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [11] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [11]),
	.datab(!\ulaIn1|ulaIn1MuxOut [9]),
	.datac(!\ulaIn1|ulaIn1MuxOut [8]),
	.datad(!\ulaIn1|ulaIn1MuxOut [10]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~25 .extended_lut = "off";
defparam \ula|ShiftLeft0~25 .lut_mask = 64'h5555333300FF0F0F;
defparam \ula|ShiftLeft0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y8_N12
cyclonev_lcell_comb \ula|ShiftLeft0~34 (
// Equation(s):
// \ula|ShiftLeft0~34_combout  = ( \ula|ShiftLeft0~33_combout  & ( \ula|ShiftLeft0~25_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftLeft0~17_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// (\ula|ShiftLeft0~10_combout ))) ) ) ) # ( !\ula|ShiftLeft0~33_combout  & ( \ula|ShiftLeft0~25_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((\ulaIn2|ulaIn2MuxOut[3]~4_combout  & \ula|ShiftLeft0~17_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  
// & (((!\ulaIn2|ulaIn2MuxOut[3]~4_combout )) # (\ula|ShiftLeft0~10_combout ))) ) ) ) # ( \ula|ShiftLeft0~33_combout  & ( !\ula|ShiftLeft0~25_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((!\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # 
// (\ula|ShiftLeft0~17_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftLeft0~10_combout  & (\ulaIn2|ulaIn2MuxOut[3]~4_combout ))) ) ) ) # ( !\ula|ShiftLeft0~33_combout  & ( !\ula|ShiftLeft0~25_combout  & ( (\ulaIn2|ulaIn2MuxOut[3]~4_combout  
// & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftLeft0~17_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftLeft0~10_combout )))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datab(!\ula|ShiftLeft0~10_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datad(!\ula|ShiftLeft0~17_combout ),
	.datae(!\ula|ShiftLeft0~33_combout ),
	.dataf(!\ula|ShiftLeft0~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~34 .extended_lut = "off";
defparam \ula|ShiftLeft0~34 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \ula|ShiftLeft0~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N57
cyclonev_lcell_comb \ula|Mux0~0 (
// Equation(s):
// \ula|Mux0~0_combout  = ( !\control|aluOp [2] & ( \control|aluOp [0] & ( \control|aluOp [1] ) ) ) # ( !\control|aluOp [2] & ( !\control|aluOp [0] & ( !\control|aluOp [1] ) ) )

	.dataa(gnd),
	.datab(!\control|aluOp [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\control|aluOp [2]),
	.dataf(!\control|aluOp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux0~0 .extended_lut = "off";
defparam \ula|Mux0~0 .lut_mask = 64'hCCCC000033330000;
defparam \ula|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y9_N24
cyclonev_lcell_comb \ula|ShiftRight1~4 (
// Equation(s):
// \ula|ShiftRight1~4_combout  = ( \intMem|instruction [7] & ( \ulaIn1|ulaIn1MuxOut [31] & ( (!\regmem|regMemory_rtl_1|auto_generated|ram_block1a1  & (!\regmem|regMemory_rtl_1|auto_generated|ram_block1a0~portbdataout  & !\control|in2Mux~combout )) ) ) ) # ( 
// !\intMem|instruction [7] & ( \ulaIn1|ulaIn1MuxOut [31] & ( (!\control|in2Mux~combout  & (!\regmem|regMemory_rtl_1|auto_generated|ram_block1a1  & ((!\regmem|regMemory_rtl_1|auto_generated|ram_block1a0~portbdataout )))) # (\control|in2Mux~combout  & 
// (((!\intMem|instruction[6]~DUPLICATE_q )))) ) ) )

	.dataa(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a1 ),
	.datab(!\intMem|instruction[6]~DUPLICATE_q ),
	.datac(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.datad(!\control|in2Mux~combout ),
	.datae(!\intMem|instruction [7]),
	.dataf(!\ulaIn1|ulaIn1MuxOut [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~4 .extended_lut = "off";
defparam \ula|ShiftRight1~4 .lut_mask = 64'h00000000A0CCA000;
defparam \ula|ShiftRight1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N24
cyclonev_lcell_comb \ula|Mux0~1 (
// Equation(s):
// \ula|Mux0~1_combout  = ( \ula|ShiftRight1~4_combout  & ( \ula|ShiftRight0~11_combout  & ( (\ula|Mux28~3_combout  & !\ulaIn2|ulaIn2MuxOut[4]~0_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ula|Mux28~3_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datae(!\ula|ShiftRight1~4_combout ),
	.dataf(!\ula|ShiftRight0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux0~1 .extended_lut = "off";
defparam \ula|Mux0~1 .lut_mask = 64'h0000000000000F00;
defparam \ula|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y8_N9
cyclonev_lcell_comb \ula|Mux15~7 (
// Equation(s):
// \ula|Mux15~7_combout  = ( !\ula|ShiftLeft0~6_combout  & ( !\control|aluOp [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|aluOp [3]),
	.datae(gnd),
	.dataf(!\ula|ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux15~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux15~7 .extended_lut = "off";
defparam \ula|Mux15~7 .lut_mask = 64'hFF00FF0000000000;
defparam \ula|Mux15~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N27
cyclonev_lcell_comb \ulaIn1|Mux18~0 (
// Equation(s):
// \ulaIn1|Mux18~0_combout  = ( \control|in1Mux [0] & ( (!\control|in1Mux [1] & \intMem|instruction[15]~DUPLICATE_q ) ) ) # ( !\control|in1Mux [0] & ( (!\control|in1Mux [1] & \regmem|regMemory_rtl_0|auto_generated|ram_block1a18 ) ) )

	.dataa(!\control|in1Mux [1]),
	.datab(gnd),
	.datac(!\intMem|instruction[15]~DUPLICATE_q ),
	.datad(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a18 ),
	.datae(gnd),
	.dataf(!\control|in1Mux [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux18~0 .extended_lut = "off";
defparam \ulaIn1|Mux18~0 .lut_mask = 64'h00AA00AA0A0A0A0A;
defparam \ulaIn1|Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N9
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[18] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [18] = ( \ulaIn1|ulaIn1MuxOut [18] & ( (!\ulaIn1|Mux32~0_combout ) # (\ulaIn1|Mux18~0_combout ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [18] & ( (\ulaIn1|Mux18~0_combout  & \ulaIn1|Mux32~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|Mux18~0_combout ),
	.datad(!\ulaIn1|Mux32~0_combout ),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [18]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[18] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[18] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \ulaIn1|ulaIn1MuxOut[18] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N36
cyclonev_lcell_comb \ulaIn1|Mux17~0 (
// Equation(s):
// \ulaIn1|Mux17~0_combout  = ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a17  & ( (!\control|in1Mux [1] & ((!\control|in1Mux [0]) # (\intMem|instruction [15]))) ) ) # ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a17  & ( (\intMem|instruction 
// [15] & (\control|in1Mux [0] & !\control|in1Mux [1])) ) )

	.dataa(gnd),
	.datab(!\intMem|instruction [15]),
	.datac(!\control|in1Mux [0]),
	.datad(!\control|in1Mux [1]),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a17 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux17~0 .extended_lut = "off";
defparam \ulaIn1|Mux17~0 .lut_mask = 64'h03000300F300F300;
defparam \ulaIn1|Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N39
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[17] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [17] = ( \ulaIn1|Mux17~0_combout  & ( (\ulaIn1|Mux32~0_combout ) # (\ulaIn1|ulaIn1MuxOut [17]) ) ) # ( !\ulaIn1|Mux17~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [17] & !\ulaIn1|Mux32~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|ulaIn1MuxOut [17]),
	.datad(!\ulaIn1|Mux32~0_combout ),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [17]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[17] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[17] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \ulaIn1|ulaIn1MuxOut[17] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N15
cyclonev_lcell_comb \ulaIn1|Mux19~0 (
// Equation(s):
// \ulaIn1|Mux19~0_combout  = ( \control|in1Mux [0] & ( (!\control|in1Mux [1] & \intMem|instruction[15]~DUPLICATE_q ) ) ) # ( !\control|in1Mux [0] & ( (!\control|in1Mux [1] & \regmem|regMemory_rtl_0|auto_generated|ram_block1a19 ) ) )

	.dataa(!\control|in1Mux [1]),
	.datab(!\intMem|instruction[15]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a19 ),
	.datae(gnd),
	.dataf(!\control|in1Mux [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux19~0 .extended_lut = "off";
defparam \ulaIn1|Mux19~0 .lut_mask = 64'h00AA00AA22222222;
defparam \ulaIn1|Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N3
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[19] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [19] = ( \ulaIn1|Mux19~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [19]) # (\ulaIn1|Mux32~0_combout ) ) ) # ( !\ulaIn1|Mux19~0_combout  & ( (!\ulaIn1|Mux32~0_combout  & \ulaIn1|ulaIn1MuxOut [19]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|Mux32~0_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [19]),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [19]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[19] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[19] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \ulaIn1|ulaIn1MuxOut[19] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y8_N48
cyclonev_lcell_comb \ula|ShiftLeft0~39 (
// Equation(s):
// \ula|ShiftLeft0~39_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [16] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [18] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [17] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [19] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [18]),
	.datab(!\ulaIn1|ulaIn1MuxOut [16]),
	.datac(!\ulaIn1|ulaIn1MuxOut [17]),
	.datad(!\ulaIn1|ulaIn1MuxOut [19]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~39 .extended_lut = "off";
defparam \ula|ShiftLeft0~39 .lut_mask = 64'h00FF0F0F55553333;
defparam \ula|ShiftLeft0~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N54
cyclonev_lcell_comb \ulaIn1|Mux25~0 (
// Equation(s):
// \ulaIn1|Mux25~0_combout  = ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a25  & ( (!\control|in1Mux [1] & ((!\control|in1Mux [0]) # (\intMem|instruction [15]))) ) ) # ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a25  & ( (\control|in1Mux [0] & 
// (\intMem|instruction [15] & !\control|in1Mux [1])) ) )

	.dataa(gnd),
	.datab(!\control|in1Mux [0]),
	.datac(!\intMem|instruction [15]),
	.datad(!\control|in1Mux [1]),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a25 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux25~0 .extended_lut = "off";
defparam \ulaIn1|Mux25~0 .lut_mask = 64'h03000300CF00CF00;
defparam \ulaIn1|Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N39
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[25] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [25] = ( \ulaIn1|ulaIn1MuxOut [25] & ( (!\ulaIn1|Mux32~0_combout ) # (\ulaIn1|Mux25~0_combout ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [25] & ( (\ulaIn1|Mux25~0_combout  & \ulaIn1|Mux32~0_combout ) ) )

	.dataa(!\ulaIn1|Mux25~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ulaIn1|Mux32~0_combout ),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [25]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[25] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[25] .lut_mask = 64'h00550055FF55FF55;
defparam \ulaIn1|ulaIn1MuxOut[25] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N18
cyclonev_lcell_comb \ula|ShiftLeft0~47 (
// Equation(s):
// \ula|ShiftLeft0~47_combout  = ( \ulaIn1|ulaIn1MuxOut [27] & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (\ulaIn1|ulaIn1MuxOut [26])) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [24]))) ) ) ) # ( 
// !\ulaIn1|ulaIn1MuxOut [27] & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (\ulaIn1|ulaIn1MuxOut [26])) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [24]))) ) ) ) # ( \ulaIn1|ulaIn1MuxOut [27] & ( 
// !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout ) # (\ulaIn1|ulaIn1MuxOut [25]) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [27] & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & \ulaIn1|ulaIn1MuxOut [25]) ) 
// ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [25]),
	.datac(!\ulaIn1|ulaIn1MuxOut [26]),
	.datad(!\ulaIn1|ulaIn1MuxOut [24]),
	.datae(!\ulaIn1|ulaIn1MuxOut [27]),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~47 .extended_lut = "off";
defparam \ula|ShiftLeft0~47 .lut_mask = 64'h1111BBBB0A5F0A5F;
defparam \ula|ShiftLeft0~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N12
cyclonev_lcell_comb \ulaIn1|Mux28~0 (
// Equation(s):
// \ulaIn1|Mux28~0_combout  = ( \control|in1Mux [0] & ( (!\control|in1Mux [1] & \intMem|instruction[15]~DUPLICATE_q ) ) ) # ( !\control|in1Mux [0] & ( (!\control|in1Mux [1] & \regmem|regMemory_rtl_0|auto_generated|ram_block1a28 ) ) )

	.dataa(!\control|in1Mux [1]),
	.datab(!\intMem|instruction[15]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a28 ),
	.datae(gnd),
	.dataf(!\control|in1Mux [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux28~0 .extended_lut = "off";
defparam \ulaIn1|Mux28~0 .lut_mask = 64'h00AA00AA22222222;
defparam \ulaIn1|Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N24
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[28] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [28] = ( \ulaIn1|Mux28~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [28]) # (\ulaIn1|Mux32~0_combout ) ) ) # ( !\ulaIn1|Mux28~0_combout  & ( (!\ulaIn1|Mux32~0_combout  & \ulaIn1|ulaIn1MuxOut [28]) ) )

	.dataa(gnd),
	.datab(!\ulaIn1|Mux32~0_combout ),
	.datac(!\ulaIn1|ulaIn1MuxOut [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [28]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[28] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[28] .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \ulaIn1|ulaIn1MuxOut[28] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N6
cyclonev_lcell_comb \ula|ShiftLeft0~49 (
// Equation(s):
// \ula|ShiftLeft0~49_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [28] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [30] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [29] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [31] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [29]),
	.datab(!\ulaIn1|ulaIn1MuxOut [31]),
	.datac(!\ulaIn1|ulaIn1MuxOut [30]),
	.datad(!\ulaIn1|ulaIn1MuxOut [28]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~49 .extended_lut = "off";
defparam \ula|ShiftLeft0~49 .lut_mask = 64'h333355550F0F00FF;
defparam \ula|ShiftLeft0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N12
cyclonev_lcell_comb \ulaIn1|Mux23~0 (
// Equation(s):
// \ulaIn1|Mux23~0_combout  = ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a23  & ( \control|in1Mux [0] & ( (\intMem|instruction[15]~DUPLICATE_q  & !\control|in1Mux [1]) ) ) ) # ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a23  & ( 
// \control|in1Mux [0] & ( (\intMem|instruction[15]~DUPLICATE_q  & !\control|in1Mux [1]) ) ) ) # ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a23  & ( !\control|in1Mux [0] & ( !\control|in1Mux [1] ) ) )

	.dataa(gnd),
	.datab(!\intMem|instruction[15]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\control|in1Mux [1]),
	.datae(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a23 ),
	.dataf(!\control|in1Mux [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux23~0 .extended_lut = "off";
defparam \ulaIn1|Mux23~0 .lut_mask = 64'h0000FF0033003300;
defparam \ulaIn1|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N42
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[23] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [23] = ( \ulaIn1|Mux23~0_combout  & ( (\ulaIn1|Mux32~0_combout ) # (\ulaIn1|ulaIn1MuxOut [23]) ) ) # ( !\ulaIn1|Mux23~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [23] & !\ulaIn1|Mux32~0_combout ) ) )

	.dataa(gnd),
	.datab(!\ulaIn1|ulaIn1MuxOut [23]),
	.datac(gnd),
	.datad(!\ulaIn1|Mux32~0_combout ),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [23]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[23] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[23] .lut_mask = 64'h3300330033FF33FF;
defparam \ulaIn1|ulaIn1MuxOut[23] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N48
cyclonev_lcell_comb \ulaIn1|Mux20~0 (
// Equation(s):
// \ulaIn1|Mux20~0_combout  = ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a20  & ( \control|in1Mux [0] & ( (\intMem|instruction[15]~DUPLICATE_q  & !\control|in1Mux [1]) ) ) ) # ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a20  & ( 
// \control|in1Mux [0] & ( (\intMem|instruction[15]~DUPLICATE_q  & !\control|in1Mux [1]) ) ) ) # ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a20  & ( !\control|in1Mux [0] & ( !\control|in1Mux [1] ) ) )

	.dataa(gnd),
	.datab(!\intMem|instruction[15]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\control|in1Mux [1]),
	.datae(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a20 ),
	.dataf(!\control|in1Mux [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux20~0 .extended_lut = "off";
defparam \ulaIn1|Mux20~0 .lut_mask = 64'h0000FF0033003300;
defparam \ulaIn1|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N30
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[20] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [20] = ( \ulaIn1|Mux20~0_combout  & ( (\ulaIn1|Mux32~0_combout ) # (\ulaIn1|ulaIn1MuxOut [20]) ) ) # ( !\ulaIn1|Mux20~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [20] & !\ulaIn1|Mux32~0_combout ) ) )

	.dataa(gnd),
	.datab(!\ulaIn1|ulaIn1MuxOut [20]),
	.datac(gnd),
	.datad(!\ulaIn1|Mux32~0_combout ),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [20]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[20] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[20] .lut_mask = 64'h3300330033FF33FF;
defparam \ulaIn1|ulaIn1MuxOut[20] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N30
cyclonev_lcell_comb \ula|ShiftLeft0~43 (
// Equation(s):
// \ula|ShiftLeft0~43_combout  = ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [20] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [21] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [22] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [23] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [21]),
	.datab(!\ulaIn1|ulaIn1MuxOut [23]),
	.datac(!\ulaIn1|ulaIn1MuxOut [22]),
	.datad(!\ulaIn1|ulaIn1MuxOut [20]),
	.datae(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~43 .extended_lut = "off";
defparam \ula|ShiftLeft0~43 .lut_mask = 64'h33330F0F555500FF;
defparam \ula|ShiftLeft0~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N18
cyclonev_lcell_comb \ula|ShiftLeft0~50 (
// Equation(s):
// \ula|ShiftLeft0~50_combout  = ( \ula|ShiftLeft0~49_combout  & ( \ula|ShiftLeft0~43_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftLeft0~47_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & 
// (\ula|ShiftLeft0~39_combout ))) ) ) ) # ( !\ula|ShiftLeft0~49_combout  & ( \ula|ShiftLeft0~43_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((\ulaIn2|ulaIn2MuxOut[3]~4_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftLeft0~47_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftLeft0~39_combout )))) ) ) ) # ( \ula|ShiftLeft0~49_combout  & ( !\ula|ShiftLeft0~43_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((!\ulaIn2|ulaIn2MuxOut[3]~4_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftLeft0~47_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & 
// (\ula|ShiftLeft0~39_combout )))) ) ) ) # ( !\ula|ShiftLeft0~49_combout  & ( !\ula|ShiftLeft0~43_combout  & ( (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftLeft0~47_combout ))) # 
// (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftLeft0~39_combout )))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datab(!\ula|ShiftLeft0~39_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datad(!\ula|ShiftLeft0~47_combout ),
	.datae(!\ula|ShiftLeft0~49_combout ),
	.dataf(!\ula|ShiftLeft0~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~50 .extended_lut = "off";
defparam \ula|ShiftLeft0~50 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \ula|ShiftLeft0~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N42
cyclonev_lcell_comb \ula|Mux0~2 (
// Equation(s):
// \ula|Mux0~2_combout  = ( \ula|Mux15~7_combout  & ( \ula|ShiftLeft0~50_combout  & ( ((\ula|Mux0~0_combout  & ((!\ulaIn2|ulaIn2MuxOut[4]~0_combout ) # (\ula|ShiftLeft0~34_combout )))) # (\ula|Mux0~1_combout ) ) ) ) # ( \ula|Mux15~7_combout  & ( 
// !\ula|ShiftLeft0~50_combout  & ( ((\ula|ShiftLeft0~34_combout  & (\ula|Mux0~0_combout  & \ulaIn2|ulaIn2MuxOut[4]~0_combout ))) # (\ula|Mux0~1_combout ) ) ) )

	.dataa(!\ula|ShiftLeft0~34_combout ),
	.datab(!\ula|Mux0~0_combout ),
	.datac(!\ula|Mux0~1_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datae(!\ula|Mux15~7_combout ),
	.dataf(!\ula|ShiftLeft0~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux0~2 .extended_lut = "off";
defparam \ula|Mux0~2 .lut_mask = 64'h00000F1F00003F1F;
defparam \ula|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y7_N0
cyclonev_ram_block \regmem|regMemory_rtl_1|auto_generated|ram_block1a0 (
	.portawe(\control|regWrite~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\memToRegMux|memToRegOutput[31]~31_combout ,\memToRegMux|memToRegOutput[30]~30_combout ,\memToRegMux|memToRegOutput[29]~29_combout ,\memToRegMux|memToRegOutput[28]~28_combout ,\memToRegMux|memToRegOutput[27]~27_combout ,
\memToRegMux|memToRegOutput[26]~26_combout ,\memToRegMux|memToRegOutput[25]~25_combout ,\memToRegMux|memToRegOutput[24]~24_combout ,\memToRegMux|memToRegOutput[23]~23_combout ,\memToRegMux|memToRegOutput[22]~22_combout ,
\memToRegMux|memToRegOutput[21]~21_combout ,\memToRegMux|memToRegOutput[20]~20_combout ,\memToRegMux|memToRegOutput[19]~19_combout ,\memToRegMux|memToRegOutput[18]~18_combout ,\memToRegMux|memToRegOutput[17]~17_combout ,
\memToRegMux|memToRegOutput[16]~16_combout ,\memToRegMux|memToRegOutput[15]~15_combout ,\memToRegMux|memToRegOutput[14]~14_combout ,\memToRegMux|memToRegOutput[13]~13_combout ,\memToRegMux|memToRegOutput[12]~12_combout ,
\memToRegMux|memToRegOutput[11]~11_combout ,\memToRegMux|memToRegOutput[10]~10_combout ,\memToRegMux|memToRegOutput[9]~9_combout ,\memToRegMux|memToRegOutput[8]~8_combout ,\memToRegMux|memToRegOutput[7]~7_combout ,\memToRegMux|memToRegOutput[6]~6_combout ,
\memToRegMux|memToRegOutput[5]~5_combout ,\memToRegMux|memToRegOutput[4]~4_combout ,\memToRegMux|memToRegOutput[3]~3_combout ,\memToRegMux|memToRegOutput[2]~2_combout ,\memToRegMux|memToRegOutput[1]~1_combout ,\memToRegMux|memToRegOutput[0]~0_combout }),
	.portaaddr({\intMem|instruction [20],\intMem|instruction [19],\intMem|instruction [18],\intMem|instruction [17],\intMem|instruction [16]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\intMem|instruction [25],\intMem|instruction [24],\intMem|instruction [23],\intMem|instruction [22],\intMem|instruction [21]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regmem|regMemory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regmem|regMemory_rtl_1|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \regmem|regMemory_rtl_1|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \regmem|regMemory_rtl_1|auto_generated|ram_block1a0 .logical_ram_name = "regmem:regmem|altsyncram:regMemory_rtl_1|altsyncram_u2n1:auto_generated|ALTSYNCRAM";
defparam \regmem|regMemory_rtl_1|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \regmem|regMemory_rtl_1|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \regmem|regMemory_rtl_1|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \regmem|regMemory_rtl_1|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \regmem|regMemory_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \regmem|regMemory_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \regmem|regMemory_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \regmem|regMemory_rtl_1|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \regmem|regMemory_rtl_1|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \regmem|regMemory_rtl_1|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \regmem|regMemory_rtl_1|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \regmem|regMemory_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \regmem|regMemory_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \regmem|regMemory_rtl_1|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regmem|regMemory_rtl_1|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \regmem|regMemory_rtl_1|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \regmem|regMemory_rtl_1|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \regmem|regMemory_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \regmem|regMemory_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \regmem|regMemory_rtl_1|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \regmem|regMemory_rtl_1|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \regmem|regMemory_rtl_1|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \regmem|regMemory_rtl_1|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \regmem|regMemory_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \regmem|regMemory_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \regmem|regMemory_rtl_1|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regmem|regMemory_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \regmem|regMemory_rtl_1|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N39
cyclonev_lcell_comb \ula|Mux0~3 (
// Equation(s):
// \ula|Mux0~3_combout  = ( \control|aluOp [0] & ( \control|aluOp [1] & ( (!\ulaIn1|ulaIn1MuxOut [31] & ((!\regmem|regMemory_rtl_1|auto_generated|ram_block1a31 ) # (\control|in2Mux~combout ))) ) ) ) # ( !\control|aluOp [0] & ( \control|aluOp [1] & ( 
// !\ulaIn1|ulaIn1MuxOut [31] $ (((!\regmem|regMemory_rtl_1|auto_generated|ram_block1a31 ) # (\control|in2Mux~combout ))) ) ) ) # ( \control|aluOp [0] & ( !\control|aluOp [1] & ( ((!\control|in2Mux~combout  & 
// \regmem|regMemory_rtl_1|auto_generated|ram_block1a31 )) # (\ulaIn1|ulaIn1MuxOut [31]) ) ) ) # ( !\control|aluOp [0] & ( !\control|aluOp [1] & ( (!\control|in2Mux~combout  & (\ulaIn1|ulaIn1MuxOut [31] & \regmem|regMemory_rtl_1|auto_generated|ram_block1a31 
// )) ) ) )

	.dataa(gnd),
	.datab(!\control|in2Mux~combout ),
	.datac(!\ulaIn1|ulaIn1MuxOut [31]),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a31 ),
	.datae(!\control|aluOp [0]),
	.dataf(!\control|aluOp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux0~3 .extended_lut = "off";
defparam \ula|Mux0~3 .lut_mask = 64'h000C0FCF0FC3F030;
defparam \ula|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N51
cyclonev_lcell_comb \ula|Mux6~0 (
// Equation(s):
// \ula|Mux6~0_combout  = ( !\control|aluOp [0] & ( \control|aluOp [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\control|aluOp [0]),
	.dataf(!\control|aluOp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux6~0 .extended_lut = "off";
defparam \ula|Mux6~0 .lut_mask = 64'h00000000FFFF0000;
defparam \ula|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N30
cyclonev_lcell_comb \ula|Mux0~4 (
// Equation(s):
// \ula|Mux0~4_combout  = ( \ulaIn1|ulaIn1MuxOut [15] & ( \ula|Mux6~0_combout  & ( (!\control|aluOp [2] & ((!\control|aluOp [3] & (\ulaIn1|ulaIn1MuxOut [31])) # (\control|aluOp [3] & ((\ula|Mux0~3_combout ))))) # (\control|aluOp [2] & (((\control|aluOp 
// [3])))) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [15] & ( \ula|Mux6~0_combout  & ( (!\control|aluOp [2] & ((!\control|aluOp [3] & (\ulaIn1|ulaIn1MuxOut [31])) # (\control|aluOp [3] & ((\ula|Mux0~3_combout ))))) ) ) ) # ( \ulaIn1|ulaIn1MuxOut [15] & ( 
// !\ula|Mux6~0_combout  & ( (!\control|aluOp [2] & (\control|aluOp [3] & \ula|Mux0~3_combout )) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [15] & ( !\ula|Mux6~0_combout  & ( (!\control|aluOp [2] & (\control|aluOp [3] & \ula|Mux0~3_combout )) ) ) )

	.dataa(!\control|aluOp [2]),
	.datab(!\ulaIn1|ulaIn1MuxOut [31]),
	.datac(!\control|aluOp [3]),
	.datad(!\ula|Mux0~3_combout ),
	.datae(!\ulaIn1|ulaIn1MuxOut [15]),
	.dataf(!\ula|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux0~4 .extended_lut = "off";
defparam \ula|Mux0~4 .lut_mask = 64'h000A000A202A252F;
defparam \ula|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N12
cyclonev_lcell_comb \ula|Mux22~4 (
// Equation(s):
// \ula|Mux22~4_combout  = ( \control|aluOp [1] & ( \control|aluOp [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|aluOp [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|aluOp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux22~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux22~4 .extended_lut = "off";
defparam \ula|Mux22~4 .lut_mask = 64'h000000000F0F0F0F;
defparam \ula|Mux22~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N33
cyclonev_lcell_comb \ula|Mux4~5 (
// Equation(s):
// \ula|Mux4~5_combout  = ( \ula|Mux22~4_combout  & ( !\control|aluOp [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|aluOp [3]),
	.datae(gnd),
	.dataf(!\ula|Mux22~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux4~5 .extended_lut = "off";
defparam \ula|Mux4~5 .lut_mask = 64'h00000000FF00FF00;
defparam \ula|Mux4~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y9_N2
dffeas \intMem|instruction[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [10]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[10] .is_wysiwyg = "true";
defparam \intMem|instruction[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N36
cyclonev_lcell_comb \ulaIn1|Mux1~0 (
// Equation(s):
// \ulaIn1|Mux1~0_combout  = ( \control|in1Mux [1] & ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a1  & ( \intMem|instruction [1] ) ) ) # ( !\control|in1Mux [1] & ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a1  & ( (!\control|in1Mux [0]) # 
// (\intMem|instruction [1]) ) ) ) # ( \control|in1Mux [1] & ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a1  & ( \intMem|instruction [1] ) ) ) # ( !\control|in1Mux [1] & ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a1  & ( (\control|in1Mux [0] 
// & \intMem|instruction [1]) ) ) )

	.dataa(gnd),
	.datab(!\control|in1Mux [0]),
	.datac(gnd),
	.datad(!\intMem|instruction [1]),
	.datae(!\control|in1Mux [1]),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux1~0 .extended_lut = "off";
defparam \ulaIn1|Mux1~0 .lut_mask = 64'h003300FFCCFF00FF;
defparam \ulaIn1|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N48
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[1] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [1] = ( \ulaIn1|Mux1~0_combout  & ( (\ulaIn1|Mux32~0_combout ) # (\ulaIn1|ulaIn1MuxOut [1]) ) ) # ( !\ulaIn1|Mux1~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [1] & !\ulaIn1|Mux32~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|ulaIn1MuxOut [1]),
	.datad(!\ulaIn1|Mux32~0_combout ),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[1] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[1] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \ulaIn1|ulaIn1MuxOut[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N30
cyclonev_lcell_comb \ula|Add0~143 (
// Equation(s):
// \ula|Add0~143_cout  = CARRY(( \control|aluOp [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|aluOp [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\ula|Add0~143_cout ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~143 .extended_lut = "off";
defparam \ula|Add0~143 .lut_mask = 64'h0000000000000F0F;
defparam \ula|Add0~143 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N33
cyclonev_lcell_comb \ula|Add0~3 (
// Equation(s):
// \ula|Add0~3_sumout  = SUM(( (!\control|in2Mux~combout  & ((\regmem|regMemory_rtl_1|auto_generated|ram_block1a0~portbdataout ))) # (\control|in2Mux~combout  & (\intMem|instruction[6]~DUPLICATE_q )) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [0]) ) 
// + ( \ula|Add0~143_cout  ))
// \ula|Add0~4  = CARRY(( (!\control|in2Mux~combout  & ((\regmem|regMemory_rtl_1|auto_generated|ram_block1a0~portbdataout ))) # (\control|in2Mux~combout  & (\intMem|instruction[6]~DUPLICATE_q )) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [0]) ) + ( 
// \ula|Add0~143_cout  ))

	.dataa(!\intMem|instruction[6]~DUPLICATE_q ),
	.datab(!\control|aluOp [0]),
	.datac(!\control|in2Mux~combout ),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [0]),
	.datag(gnd),
	.cin(\ula|Add0~143_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~3_sumout ),
	.cout(\ula|Add0~4 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~3 .extended_lut = "off";
defparam \ula|Add0~3 .lut_mask = 64'h0000CC33000005F5;
defparam \ula|Add0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N36
cyclonev_lcell_comb \ula|Add0~8 (
// Equation(s):
// \ula|Add0~8_sumout  = SUM(( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [1]) ) + ( (!\control|in2Mux~combout  & ((\regmem|regMemory_rtl_1|auto_generated|ram_block1a1 ))) # (\control|in2Mux~combout  & (\intMem|instruction [7])) ) + ( \ula|Add0~4  ))
// \ula|Add0~9  = CARRY(( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [1]) ) + ( (!\control|in2Mux~combout  & ((\regmem|regMemory_rtl_1|auto_generated|ram_block1a1 ))) # (\control|in2Mux~combout  & (\intMem|instruction [7])) ) + ( \ula|Add0~4  ))

	.dataa(!\control|in2Mux~combout ),
	.datab(!\control|aluOp [0]),
	.datac(!\intMem|instruction [7]),
	.datad(!\ulaIn1|ulaIn1MuxOut [1]),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(\ula|Add0~4 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~8_sumout ),
	.cout(\ula|Add0~9 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~8 .extended_lut = "off";
defparam \ula|Add0~8 .lut_mask = 64'h0000FA50000033CC;
defparam \ula|Add0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N39
cyclonev_lcell_comb \ula|Add0~12 (
// Equation(s):
// \ula|Add0~12_sumout  = SUM(( (!\control|in2Mux~combout  & ((\regmem|regMemory_rtl_1|auto_generated|ram_block1a2 ))) # (\control|in2Mux~combout  & (\intMem|instruction[8]~DUPLICATE_q )) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [2]) ) + ( 
// \ula|Add0~9  ))
// \ula|Add0~13  = CARRY(( (!\control|in2Mux~combout  & ((\regmem|regMemory_rtl_1|auto_generated|ram_block1a2 ))) # (\control|in2Mux~combout  & (\intMem|instruction[8]~DUPLICATE_q )) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [2]) ) + ( \ula|Add0~9  
// ))

	.dataa(!\control|in2Mux~combout ),
	.datab(!\control|aluOp [0]),
	.datac(!\intMem|instruction[8]~DUPLICATE_q ),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a2 ),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [2]),
	.datag(gnd),
	.cin(\ula|Add0~9 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~12_sumout ),
	.cout(\ula|Add0~13 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~12 .extended_lut = "off";
defparam \ula|Add0~12 .lut_mask = 64'h0000CC33000005AF;
defparam \ula|Add0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N42
cyclonev_lcell_comb \ula|Add0~16 (
// Equation(s):
// \ula|Add0~16_sumout  = SUM(( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [3]) ) + ( (!\control|in2Mux~combout  & ((\regmem|regMemory_rtl_1|auto_generated|ram_block1a3 ))) # (\control|in2Mux~combout  & (\intMem|instruction [8])) ) + ( \ula|Add0~13  ))
// \ula|Add0~17  = CARRY(( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [3]) ) + ( (!\control|in2Mux~combout  & ((\regmem|regMemory_rtl_1|auto_generated|ram_block1a3 ))) # (\control|in2Mux~combout  & (\intMem|instruction [8])) ) + ( \ula|Add0~13  ))

	.dataa(!\control|in2Mux~combout ),
	.datab(!\control|aluOp [0]),
	.datac(!\intMem|instruction [8]),
	.datad(!\ulaIn1|ulaIn1MuxOut [3]),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(\ula|Add0~13 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~16_sumout ),
	.cout(\ula|Add0~17 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~16 .extended_lut = "off";
defparam \ula|Add0~16 .lut_mask = 64'h0000FA50000033CC;
defparam \ula|Add0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N45
cyclonev_lcell_comb \ula|Add0~20 (
// Equation(s):
// \ula|Add0~20_sumout  = SUM(( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [4]) ) + ( (!\control|in2Mux~combout  & ((\regmem|regMemory_rtl_1|auto_generated|ram_block1a4 ))) # (\control|in2Mux~combout  & (\intMem|instruction [10])) ) + ( \ula|Add0~17  ))
// \ula|Add0~21  = CARRY(( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [4]) ) + ( (!\control|in2Mux~combout  & ((\regmem|regMemory_rtl_1|auto_generated|ram_block1a4 ))) # (\control|in2Mux~combout  & (\intMem|instruction [10])) ) + ( \ula|Add0~17  ))

	.dataa(!\control|in2Mux~combout ),
	.datab(!\control|aluOp [0]),
	.datac(!\intMem|instruction [10]),
	.datad(!\ulaIn1|ulaIn1MuxOut [4]),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(\ula|Add0~17 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~20_sumout ),
	.cout(\ula|Add0~21 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~20 .extended_lut = "off";
defparam \ula|Add0~20 .lut_mask = 64'h0000FA50000033CC;
defparam \ula|Add0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N48
cyclonev_lcell_comb \ula|Add0~24 (
// Equation(s):
// \ula|Add0~24_sumout  = SUM(( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a5 ) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [5]) ) + ( \ula|Add0~21  ))
// \ula|Add0~25  = CARRY(( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a5 ) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [5]) ) + ( \ula|Add0~21  ))

	.dataa(gnd),
	.datab(!\control|aluOp [0]),
	.datac(!\control|in2Mux~combout ),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a5 ),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [5]),
	.datag(gnd),
	.cin(\ula|Add0~21 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~24_sumout ),
	.cout(\ula|Add0~25 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~24 .extended_lut = "off";
defparam \ula|Add0~24 .lut_mask = 64'h0000CC33000000F0;
defparam \ula|Add0~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N51
cyclonev_lcell_comb \ula|Add0~28 (
// Equation(s):
// \ula|Add0~28_sumout  = SUM(( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [6]) ) + ( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a6 ) ) + ( \ula|Add0~25  ))
// \ula|Add0~29  = CARRY(( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [6]) ) + ( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a6 ) ) + ( \ula|Add0~25  ))

	.dataa(!\control|in2Mux~combout ),
	.datab(gnd),
	.datac(!\control|aluOp [0]),
	.datad(!\ulaIn1|ulaIn1MuxOut [6]),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(\ula|Add0~25 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~28_sumout ),
	.cout(\ula|Add0~29 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~28 .extended_lut = "off";
defparam \ula|Add0~28 .lut_mask = 64'h0000FF5500000FF0;
defparam \ula|Add0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N54
cyclonev_lcell_comb \ula|Add0~32 (
// Equation(s):
// \ula|Add0~32_sumout  = SUM(( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a7 ) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [7]) ) + ( \ula|Add0~29  ))
// \ula|Add0~33  = CARRY(( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a7 ) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [7]) ) + ( \ula|Add0~29  ))

	.dataa(!\control|in2Mux~combout ),
	.datab(!\control|aluOp [0]),
	.datac(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a7 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [7]),
	.datag(gnd),
	.cin(\ula|Add0~29 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~32_sumout ),
	.cout(\ula|Add0~33 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~32 .extended_lut = "off";
defparam \ula|Add0~32 .lut_mask = 64'h0000CC3300000A0A;
defparam \ula|Add0~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N57
cyclonev_lcell_comb \ula|Add0~36 (
// Equation(s):
// \ula|Add0~36_sumout  = SUM(( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a8 ) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [8]) ) + ( \ula|Add0~33  ))
// \ula|Add0~37  = CARRY(( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a8 ) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [8]) ) + ( \ula|Add0~33  ))

	.dataa(!\control|in2Mux~combout ),
	.datab(gnd),
	.datac(!\control|aluOp [0]),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a8 ),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [8]),
	.datag(gnd),
	.cin(\ula|Add0~33 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~36_sumout ),
	.cout(\ula|Add0~37 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~36 .extended_lut = "off";
defparam \ula|Add0~36 .lut_mask = 64'h0000F00F000000AA;
defparam \ula|Add0~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N0
cyclonev_lcell_comb \ula|Add0~40 (
// Equation(s):
// \ula|Add0~40_sumout  = SUM(( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [9]) ) + ( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a9 ) ) + ( \ula|Add0~37  ))
// \ula|Add0~41  = CARRY(( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [9]) ) + ( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a9 ) ) + ( \ula|Add0~37  ))

	.dataa(!\control|in2Mux~combout ),
	.datab(!\control|aluOp [0]),
	.datac(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a9 ),
	.datad(!\ulaIn1|ulaIn1MuxOut [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ula|Add0~37 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~40_sumout ),
	.cout(\ula|Add0~41 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~40 .extended_lut = "off";
defparam \ula|Add0~40 .lut_mask = 64'h0000F5F5000033CC;
defparam \ula|Add0~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N3
cyclonev_lcell_comb \ula|Add0~44 (
// Equation(s):
// \ula|Add0~44_sumout  = SUM(( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [10]) ) + ( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a10 ) ) + ( \ula|Add0~41  ))
// \ula|Add0~45  = CARRY(( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [10]) ) + ( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a10 ) ) + ( \ula|Add0~41  ))

	.dataa(!\control|in2Mux~combout ),
	.datab(!\control|aluOp [0]),
	.datac(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a10 ),
	.datad(!\ulaIn1|ulaIn1MuxOut [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ula|Add0~41 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~44_sumout ),
	.cout(\ula|Add0~45 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~44 .extended_lut = "off";
defparam \ula|Add0~44 .lut_mask = 64'h0000F5F5000033CC;
defparam \ula|Add0~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N6
cyclonev_lcell_comb \ula|Add0~53 (
// Equation(s):
// \ula|Add0~53_sumout  = SUM(( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [11]) ) + ( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a11 ) ) + ( \ula|Add0~45  ))
// \ula|Add0~54  = CARRY(( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [11]) ) + ( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a11 ) ) + ( \ula|Add0~45  ))

	.dataa(!\control|in2Mux~combout ),
	.datab(!\control|aluOp [0]),
	.datac(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a11 ),
	.datad(!\ulaIn1|ulaIn1MuxOut [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ula|Add0~45 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~53_sumout ),
	.cout(\ula|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~53 .extended_lut = "off";
defparam \ula|Add0~53 .lut_mask = 64'h0000F5F5000033CC;
defparam \ula|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N9
cyclonev_lcell_comb \ula|Add0~58 (
// Equation(s):
// \ula|Add0~58_sumout  = SUM(( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a12 ) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [12]) ) + ( \ula|Add0~54  ))
// \ula|Add0~59  = CARRY(( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a12 ) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [12]) ) + ( \ula|Add0~54  ))

	.dataa(!\control|in2Mux~combout ),
	.datab(!\control|aluOp [0]),
	.datac(!\ulaIn1|ulaIn1MuxOut [12]),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a12 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ula|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~58_sumout ),
	.cout(\ula|Add0~59 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~58 .extended_lut = "off";
defparam \ula|Add0~58 .lut_mask = 64'h0000C3C3000000AA;
defparam \ula|Add0~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N12
cyclonev_lcell_comb \ula|Add0~62 (
// Equation(s):
// \ula|Add0~62_sumout  = SUM(( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a13 ) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [13]) ) + ( \ula|Add0~59  ))
// \ula|Add0~63  = CARRY(( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a13 ) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [13]) ) + ( \ula|Add0~59  ))

	.dataa(!\control|in2Mux~combout ),
	.datab(!\control|aluOp [0]),
	.datac(!\ulaIn1|ulaIn1MuxOut [13]),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a13 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ula|Add0~59 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~62_sumout ),
	.cout(\ula|Add0~63 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~62 .extended_lut = "off";
defparam \ula|Add0~62 .lut_mask = 64'h0000C3C3000000AA;
defparam \ula|Add0~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N15
cyclonev_lcell_comb \ula|Add0~66 (
// Equation(s):
// \ula|Add0~66_sumout  = SUM(( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a14 ) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [14]) ) + ( \ula|Add0~63  ))
// \ula|Add0~67  = CARRY(( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a14 ) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [14]) ) + ( \ula|Add0~63  ))

	.dataa(!\control|in2Mux~combout ),
	.datab(!\control|aluOp [0]),
	.datac(gnd),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a14 ),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [14]),
	.datag(gnd),
	.cin(\ula|Add0~63 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~66_sumout ),
	.cout(\ula|Add0~67 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~66 .extended_lut = "off";
defparam \ula|Add0~66 .lut_mask = 64'h0000CC33000000AA;
defparam \ula|Add0~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N18
cyclonev_lcell_comb \ula|Add0~73 (
// Equation(s):
// \ula|Add0~73_sumout  = SUM(( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [15]) ) + ( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a15 ) ) + ( \ula|Add0~67  ))
// \ula|Add0~74  = CARRY(( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [15]) ) + ( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a15 ) ) + ( \ula|Add0~67  ))

	.dataa(!\control|in2Mux~combout ),
	.datab(!\control|aluOp [0]),
	.datac(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a15 ),
	.datad(!\ulaIn1|ulaIn1MuxOut [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ula|Add0~67 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~73_sumout ),
	.cout(\ula|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~73 .extended_lut = "off";
defparam \ula|Add0~73 .lut_mask = 64'h0000F5F5000033CC;
defparam \ula|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N21
cyclonev_lcell_comb \ula|Add0~78 (
// Equation(s):
// \ula|Add0~78_sumout  = SUM(( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [16]) ) + ( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a16 ) ) + ( \ula|Add0~74  ))
// \ula|Add0~79  = CARRY(( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [16]) ) + ( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a16 ) ) + ( \ula|Add0~74  ))

	.dataa(!\control|in2Mux~combout ),
	.datab(!\control|aluOp [0]),
	.datac(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a16 ),
	.datad(!\ulaIn1|ulaIn1MuxOut [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ula|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~78_sumout ),
	.cout(\ula|Add0~79 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~78 .extended_lut = "off";
defparam \ula|Add0~78 .lut_mask = 64'h0000F5F5000033CC;
defparam \ula|Add0~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N24
cyclonev_lcell_comb \ula|Add0~82 (
// Equation(s):
// \ula|Add0~82_sumout  = SUM(( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [17]) ) + ( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a17 ) ) + ( \ula|Add0~79  ))
// \ula|Add0~83  = CARRY(( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [17]) ) + ( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a17 ) ) + ( \ula|Add0~79  ))

	.dataa(!\control|aluOp [0]),
	.datab(!\control|in2Mux~combout ),
	.datac(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a17 ),
	.datad(!\ulaIn1|ulaIn1MuxOut [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ula|Add0~79 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~82_sumout ),
	.cout(\ula|Add0~83 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~82 .extended_lut = "off";
defparam \ula|Add0~82 .lut_mask = 64'h0000F3F3000055AA;
defparam \ula|Add0~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N27
cyclonev_lcell_comb \ula|Add0~86 (
// Equation(s):
// \ula|Add0~86_sumout  = SUM(( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a18 ) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [18]) ) + ( \ula|Add0~83  ))
// \ula|Add0~87  = CARRY(( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a18 ) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [18]) ) + ( \ula|Add0~83  ))

	.dataa(!\control|aluOp [0]),
	.datab(!\control|in2Mux~combout ),
	.datac(!\ulaIn1|ulaIn1MuxOut [18]),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a18 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ula|Add0~83 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~86_sumout ),
	.cout(\ula|Add0~87 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~86 .extended_lut = "off";
defparam \ula|Add0~86 .lut_mask = 64'h0000A5A5000000CC;
defparam \ula|Add0~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N30
cyclonev_lcell_comb \ula|Add0~90 (
// Equation(s):
// \ula|Add0~90_sumout  = SUM(( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a19 ) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [19]) ) + ( \ula|Add0~87  ))
// \ula|Add0~91  = CARRY(( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a19 ) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [19]) ) + ( \ula|Add0~87  ))

	.dataa(!\control|aluOp [0]),
	.datab(!\control|in2Mux~combout ),
	.datac(!\ulaIn1|ulaIn1MuxOut [19]),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a19 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ula|Add0~87 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~90_sumout ),
	.cout(\ula|Add0~91 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~90 .extended_lut = "off";
defparam \ula|Add0~90 .lut_mask = 64'h0000A5A5000000CC;
defparam \ula|Add0~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N33
cyclonev_lcell_comb \ula|Add0~94 (
// Equation(s):
// \ula|Add0~94_sumout  = SUM(( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a20 ) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [20]) ) + ( \ula|Add0~91  ))
// \ula|Add0~95  = CARRY(( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a20 ) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [20]) ) + ( \ula|Add0~91  ))

	.dataa(!\control|aluOp [0]),
	.datab(!\control|in2Mux~combout ),
	.datac(!\ulaIn1|ulaIn1MuxOut [20]),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a20 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ula|Add0~91 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~94_sumout ),
	.cout(\ula|Add0~95 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~94 .extended_lut = "off";
defparam \ula|Add0~94 .lut_mask = 64'h0000A5A5000000CC;
defparam \ula|Add0~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N36
cyclonev_lcell_comb \ula|Add0~98 (
// Equation(s):
// \ula|Add0~98_sumout  = SUM(( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [21]) ) + ( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a21 ) ) + ( \ula|Add0~95  ))
// \ula|Add0~99  = CARRY(( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [21]) ) + ( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a21 ) ) + ( \ula|Add0~95  ))

	.dataa(!\control|aluOp [0]),
	.datab(!\control|in2Mux~combout ),
	.datac(!\ulaIn1|ulaIn1MuxOut [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a21 ),
	.datag(gnd),
	.cin(\ula|Add0~95 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~98_sumout ),
	.cout(\ula|Add0~99 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~98 .extended_lut = "off";
defparam \ula|Add0~98 .lut_mask = 64'h0000FF3300005A5A;
defparam \ula|Add0~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N39
cyclonev_lcell_comb \ula|Add0~102 (
// Equation(s):
// \ula|Add0~102_sumout  = SUM(( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a22 ) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [22]) ) + ( \ula|Add0~99  ))
// \ula|Add0~103  = CARRY(( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a22 ) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [22]) ) + ( \ula|Add0~99  ))

	.dataa(!\control|aluOp [0]),
	.datab(!\control|in2Mux~combout ),
	.datac(!\ulaIn1|ulaIn1MuxOut [22]),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a22 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ula|Add0~99 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~102_sumout ),
	.cout(\ula|Add0~103 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~102 .extended_lut = "off";
defparam \ula|Add0~102 .lut_mask = 64'h0000A5A5000000CC;
defparam \ula|Add0~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N42
cyclonev_lcell_comb \ula|Add0~106 (
// Equation(s):
// \ula|Add0~106_sumout  = SUM(( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a23 ) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [23]) ) + ( \ula|Add0~103  ))
// \ula|Add0~107  = CARRY(( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a23 ) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [23]) ) + ( \ula|Add0~103  ))

	.dataa(!\control|aluOp [0]),
	.datab(!\control|in2Mux~combout ),
	.datac(!\ulaIn1|ulaIn1MuxOut [23]),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a23 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ula|Add0~103 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~106_sumout ),
	.cout(\ula|Add0~107 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~106 .extended_lut = "off";
defparam \ula|Add0~106 .lut_mask = 64'h0000A5A5000000CC;
defparam \ula|Add0~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N45
cyclonev_lcell_comb \ula|Add0~110 (
// Equation(s):
// \ula|Add0~110_sumout  = SUM(( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [24]) ) + ( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a24 ) ) + ( \ula|Add0~107  ))
// \ula|Add0~111  = CARRY(( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [24]) ) + ( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a24 ) ) + ( \ula|Add0~107  ))

	.dataa(!\control|aluOp [0]),
	.datab(!\control|in2Mux~combout ),
	.datac(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a24 ),
	.datad(!\ulaIn1|ulaIn1MuxOut [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ula|Add0~107 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~110_sumout ),
	.cout(\ula|Add0~111 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~110 .extended_lut = "off";
defparam \ula|Add0~110 .lut_mask = 64'h0000F3F3000055AA;
defparam \ula|Add0~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N48
cyclonev_lcell_comb \ula|Add0~114 (
// Equation(s):
// \ula|Add0~114_sumout  = SUM(( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [25]) ) + ( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a25 ) ) + ( \ula|Add0~111  ))
// \ula|Add0~115  = CARRY(( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [25]) ) + ( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a25 ) ) + ( \ula|Add0~111  ))

	.dataa(!\control|aluOp [0]),
	.datab(!\control|in2Mux~combout ),
	.datac(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a25 ),
	.datad(!\ulaIn1|ulaIn1MuxOut [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ula|Add0~111 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~114_sumout ),
	.cout(\ula|Add0~115 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~114 .extended_lut = "off";
defparam \ula|Add0~114 .lut_mask = 64'h0000F3F3000055AA;
defparam \ula|Add0~114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N51
cyclonev_lcell_comb \ula|Add0~118 (
// Equation(s):
// \ula|Add0~118_sumout  = SUM(( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a26 ) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [26]) ) + ( \ula|Add0~115  ))
// \ula|Add0~119  = CARRY(( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a26 ) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [26]) ) + ( \ula|Add0~115  ))

	.dataa(!\control|aluOp [0]),
	.datab(!\control|in2Mux~combout ),
	.datac(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a26 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [26]),
	.datag(gnd),
	.cin(\ula|Add0~115 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~118_sumout ),
	.cout(\ula|Add0~119 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~118 .extended_lut = "off";
defparam \ula|Add0~118 .lut_mask = 64'h0000AA5500000C0C;
defparam \ula|Add0~118 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N54
cyclonev_lcell_comb \ula|Add0~122 (
// Equation(s):
// \ula|Add0~122_sumout  = SUM(( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [27]) ) + ( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a27 ) ) + ( \ula|Add0~119  ))
// \ula|Add0~123  = CARRY(( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [27]) ) + ( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a27 ) ) + ( \ula|Add0~119  ))

	.dataa(!\control|aluOp [0]),
	.datab(!\control|in2Mux~combout ),
	.datac(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a27 ),
	.datad(!\ulaIn1|ulaIn1MuxOut [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ula|Add0~119 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~122_sumout ),
	.cout(\ula|Add0~123 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~122 .extended_lut = "off";
defparam \ula|Add0~122 .lut_mask = 64'h0000F3F3000055AA;
defparam \ula|Add0~122 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N57
cyclonev_lcell_comb \ula|Add0~126 (
// Equation(s):
// \ula|Add0~126_sumout  = SUM(( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a28 ) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [28]) ) + ( \ula|Add0~123  ))
// \ula|Add0~127  = CARRY(( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a28 ) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [28]) ) + ( \ula|Add0~123  ))

	.dataa(!\control|aluOp [0]),
	.datab(!\control|in2Mux~combout ),
	.datac(!\ulaIn1|ulaIn1MuxOut [28]),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a28 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ula|Add0~123 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~126_sumout ),
	.cout(\ula|Add0~127 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~126 .extended_lut = "off";
defparam \ula|Add0~126 .lut_mask = 64'h0000A5A5000000CC;
defparam \ula|Add0~126 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N30
cyclonev_lcell_comb \ula|Add0~130 (
// Equation(s):
// \ula|Add0~130_sumout  = SUM(( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a29 ) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [29]) ) + ( \ula|Add0~127  ))
// \ula|Add0~131  = CARRY(( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a29 ) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [29]) ) + ( \ula|Add0~127  ))

	.dataa(!\control|aluOp [0]),
	.datab(!\control|in2Mux~combout ),
	.datac(!\ulaIn1|ulaIn1MuxOut [29]),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a29 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ula|Add0~127 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~130_sumout ),
	.cout(\ula|Add0~131 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~130 .extended_lut = "off";
defparam \ula|Add0~130 .lut_mask = 64'h0000A5A5000000CC;
defparam \ula|Add0~130 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N33
cyclonev_lcell_comb \ula|Add0~134 (
// Equation(s):
// \ula|Add0~134_sumout  = SUM(( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a30 ) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [30]) ) + ( \ula|Add0~131  ))
// \ula|Add0~135  = CARRY(( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a30 ) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [30]) ) + ( \ula|Add0~131  ))

	.dataa(!\control|aluOp [0]),
	.datab(!\control|in2Mux~combout ),
	.datac(!\ulaIn1|ulaIn1MuxOut [30]),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a30 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ula|Add0~131 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~134_sumout ),
	.cout(\ula|Add0~135 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~134 .extended_lut = "off";
defparam \ula|Add0~134 .lut_mask = 64'h0000A5A5000000CC;
defparam \ula|Add0~134 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N36
cyclonev_lcell_comb \ula|Add0~138 (
// Equation(s):
// \ula|Add0~138_sumout  = SUM(( (!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a31 ) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [31]) ) + ( \ula|Add0~135  ))

	.dataa(!\control|aluOp [0]),
	.datab(!\control|in2Mux~combout ),
	.datac(!\ulaIn1|ulaIn1MuxOut [31]),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a31 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ula|Add0~135 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~138_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~138 .extended_lut = "off";
defparam \ula|Add0~138 .lut_mask = 64'h0000A5A5000000CC;
defparam \ula|Add0~138 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N6
cyclonev_lcell_comb \memToRegMux|memToRegOutput[31]~32 (
// Equation(s):
// \memToRegMux|memToRegOutput[31]~32_combout  = ( \ula|Add0~138_sumout  & ( (!\ula|Mux4~5_combout  & ((!\ula|Mux15~4_combout ) # ((!\ula|LessThan0~40_combout  & !\ula|LessThan0~41_combout )))) ) ) # ( !\ula|Add0~138_sumout  & ( (!\ula|Mux15~4_combout ) # 
// ((!\ula|LessThan0~40_combout  & !\ula|LessThan0~41_combout )) ) )

	.dataa(!\ula|LessThan0~40_combout ),
	.datab(!\ula|Mux15~4_combout ),
	.datac(!\ula|Mux4~5_combout ),
	.datad(!\ula|LessThan0~41_combout ),
	.datae(gnd),
	.dataf(!\ula|Add0~138_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[31]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[31]~32 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[31]~32 .lut_mask = 64'hEECCEECCE0C0E0C0;
defparam \memToRegMux|memToRegOutput[31]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N12
cyclonev_lcell_comb \memToRegMux|memToRegOutput[31]~31 (
// Equation(s):
// \memToRegMux|memToRegOutput[31]~31_combout  = ( \ula|Mux15~4_combout  & ( \memToRegMux|memToRegOutput[31]~32_combout  & ( (!\control|Decoder1~1_combout  & (((\ula|LessThan0~39_combout ) # (\ula|Mux0~4_combout )) # (\ula|Mux0~2_combout ))) ) ) ) # ( 
// !\ula|Mux15~4_combout  & ( \memToRegMux|memToRegOutput[31]~32_combout  & ( (!\control|Decoder1~1_combout  & ((\ula|Mux0~4_combout ) # (\ula|Mux0~2_combout ))) ) ) ) # ( \ula|Mux15~4_combout  & ( !\memToRegMux|memToRegOutput[31]~32_combout  & ( 
// !\control|Decoder1~1_combout  ) ) ) # ( !\ula|Mux15~4_combout  & ( !\memToRegMux|memToRegOutput[31]~32_combout  & ( !\control|Decoder1~1_combout  ) ) )

	.dataa(!\control|Decoder1~1_combout ),
	.datab(!\ula|Mux0~2_combout ),
	.datac(!\ula|Mux0~4_combout ),
	.datad(!\ula|LessThan0~39_combout ),
	.datae(!\ula|Mux15~4_combout ),
	.dataf(!\memToRegMux|memToRegOutput[31]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[31]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[31]~31 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[31]~31 .lut_mask = 64'hAAAAAAAA2A2A2AAA;
defparam \memToRegMux|memToRegOutput[31]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N33
cyclonev_lcell_comb \ulaIn1|Mux14~0 (
// Equation(s):
// \ulaIn1|Mux14~0_combout  = ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a14  & ( ((!\control|in1Mux [0] & !\control|in1Mux [1])) # (\intMem|instruction [14]) ) ) # ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a14  & ( (\intMem|instruction 
// [14] & ((\control|in1Mux [1]) # (\control|in1Mux [0]))) ) )

	.dataa(!\intMem|instruction [14]),
	.datab(gnd),
	.datac(!\control|in1Mux [0]),
	.datad(!\control|in1Mux [1]),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux14~0 .extended_lut = "off";
defparam \ulaIn1|Mux14~0 .lut_mask = 64'h05550555F555F555;
defparam \ulaIn1|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N30
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[14] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [14] = ( \ulaIn1|Mux32~0_combout  & ( \ulaIn1|Mux14~0_combout  ) ) # ( !\ulaIn1|Mux32~0_combout  & ( \ulaIn1|ulaIn1MuxOut [14] ) )

	.dataa(gnd),
	.datab(!\ulaIn1|Mux14~0_combout ),
	.datac(!\ulaIn1|ulaIn1MuxOut [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [14]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[14] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[14] .lut_mask = 64'h0F0F0F0F33333333;
defparam \ulaIn1|ulaIn1MuxOut[14] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N0
cyclonev_lcell_comb \ula|Mux1~3 (
// Equation(s):
// \ula|Mux1~3_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a30  & ( (!\control|aluOp [0] & ((!\control|aluOp [1] & (\ulaIn1|ulaIn1MuxOut [30] & !\control|in2Mux~combout )) # (\control|aluOp [1] & (!\ulaIn1|ulaIn1MuxOut [30] $ 
// (\control|in2Mux~combout ))))) # (\control|aluOp [0] & (!\control|aluOp [1] $ (((!\ulaIn1|ulaIn1MuxOut [30] & \control|in2Mux~combout ))))) ) ) # ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a30  & ( (!\control|aluOp [1] & (\control|aluOp [0] & 
// \ulaIn1|ulaIn1MuxOut [30])) # (\control|aluOp [1] & (!\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [30]))) ) )

	.dataa(!\control|aluOp [1]),
	.datab(!\control|aluOp [0]),
	.datac(!\ulaIn1|ulaIn1MuxOut [30]),
	.datad(!\control|in2Mux~combout ),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a30 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux1~3 .extended_lut = "off";
defparam \ula|Mux1~3 .lut_mask = 64'h161616166A166A16;
defparam \ula|Mux1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N9
cyclonev_lcell_comb \ula|Mux1~4 (
// Equation(s):
// \ula|Mux1~4_combout  = ( \ula|Mux1~3_combout  & ( \ula|Mux14~8_combout  & ( (\ula|Mux9~1_combout  & \ulaIn1|ulaIn1MuxOut [14]) ) ) ) # ( !\ula|Mux1~3_combout  & ( \ula|Mux14~8_combout  & ( (\ula|Mux9~1_combout  & \ulaIn1|ulaIn1MuxOut [14]) ) ) ) # ( 
// \ula|Mux1~3_combout  & ( !\ula|Mux14~8_combout  & ( \ula|Mux9~1_combout  ) ) )

	.dataa(!\ula|Mux9~1_combout ),
	.datab(gnd),
	.datac(!\ulaIn1|ulaIn1MuxOut [14]),
	.datad(gnd),
	.datae(!\ula|Mux1~3_combout ),
	.dataf(!\ula|Mux14~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux1~4 .extended_lut = "off";
defparam \ula|Mux1~4 .lut_mask = 64'h0000555505050505;
defparam \ula|Mux1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N30
cyclonev_lcell_comb \ula|ShiftRight0~2 (
// Equation(s):
// \ula|ShiftRight0~2_combout  = ( \ulaIn1|ulaIn1MuxOut [31] & ( ((!\control|in2Mux~combout  & ((\regmem|regMemory_rtl_1|auto_generated|ram_block1a0~portbdataout ))) # (\control|in2Mux~combout  & (\intMem|instruction [6]))) # (\ulaIn1|ulaIn1MuxOut [30]) ) ) 
// # ( !\ulaIn1|ulaIn1MuxOut [31] & ( (\ulaIn1|ulaIn1MuxOut [30] & ((!\control|in2Mux~combout  & ((!\regmem|regMemory_rtl_1|auto_generated|ram_block1a0~portbdataout ))) # (\control|in2Mux~combout  & (!\intMem|instruction [6])))) ) )

	.dataa(!\intMem|instruction [6]),
	.datab(!\control|in2Mux~combout ),
	.datac(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [30]),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~2 .extended_lut = "off";
defparam \ula|ShiftRight0~2 .lut_mask = 64'h00E200E21DFF1DFF;
defparam \ula|ShiftRight0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N39
cyclonev_lcell_comb \ula|ShiftRight1~19 (
// Equation(s):
// \ula|ShiftRight1~19_combout  = ( \ula|ShiftRight0~11_combout  & ( (\ula|ShiftRight0~2_combout  & !\ulaIn2|ulaIn2MuxOut[1]~1_combout ) ) )

	.dataa(!\ula|ShiftRight0~2_combout ),
	.datab(gnd),
	.datac(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datad(gnd),
	.datae(!\ula|ShiftRight0~11_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~19 .extended_lut = "off";
defparam \ula|ShiftRight1~19 .lut_mask = 64'h0000505000005050;
defparam \ula|ShiftRight1~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N33
cyclonev_lcell_comb \ula|Mux1~5 (
// Equation(s):
// \ula|Mux1~5_combout  = ( \ula|ShiftRight1~19_combout  & ( (!\ula|Mux15~5_combout  & (!\ula|Mux1~4_combout  & ((!\ula|Mux9~2_combout ) # (!\ula|ShiftRight0~39_combout )))) ) ) # ( !\ula|ShiftRight1~19_combout  & ( (!\ula|Mux1~4_combout  & 
// ((!\ula|Mux9~2_combout ) # (!\ula|ShiftRight0~39_combout ))) ) )

	.dataa(!\ula|Mux15~5_combout ),
	.datab(!\ula|Mux9~2_combout ),
	.datac(!\ula|ShiftRight0~39_combout ),
	.datad(!\ula|Mux1~4_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight1~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux1~5 .extended_lut = "off";
defparam \ula|Mux1~5 .lut_mask = 64'hFC00FC00A800A800;
defparam \ula|Mux1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N57
cyclonev_lcell_comb \ula|Mux2~1 (
// Equation(s):
// \ula|Mux2~1_combout  = ( \control|aluOp [1] & ( (\control|aluOp [2] & !\control|aluOp [3]) ) )

	.dataa(!\control|aluOp [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|aluOp [3]),
	.datae(gnd),
	.dataf(!\control|aluOp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux2~1 .extended_lut = "off";
defparam \ula|Mux2~1 .lut_mask = 64'h0000000055005500;
defparam \ula|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N57
cyclonev_lcell_comb \ula|ShiftLeft0~31 (
// Equation(s):
// \ula|ShiftLeft0~31_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [13] & ( (!\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [12]))) # (\ulaIn2|ulaIn2MuxOut[0]~2_combout  & (\ulaIn1|ulaIn1MuxOut [11])) ) ) ) # ( 
// !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [13] & ( (\ulaIn2|ulaIn2MuxOut[0]~2_combout ) # (\ulaIn1|ulaIn1MuxOut [14]) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn1|ulaIn1MuxOut [13] & ( (!\ulaIn2|ulaIn2MuxOut[0]~2_combout  & 
// ((\ulaIn1|ulaIn1MuxOut [12]))) # (\ulaIn2|ulaIn2MuxOut[0]~2_combout  & (\ulaIn1|ulaIn1MuxOut [11])) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn1|ulaIn1MuxOut [13] & ( (\ulaIn1|ulaIn1MuxOut [14] & !\ulaIn2|ulaIn2MuxOut[0]~2_combout ) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [14]),
	.datab(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datac(!\ulaIn1|ulaIn1MuxOut [11]),
	.datad(!\ulaIn1|ulaIn1MuxOut [12]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn1|ulaIn1MuxOut [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~31 .extended_lut = "off";
defparam \ula|ShiftLeft0~31 .lut_mask = 64'h444403CF777703CF;
defparam \ula|ShiftLeft0~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N0
cyclonev_lcell_comb \ula|ShiftLeft0~23 (
// Equation(s):
// \ula|ShiftLeft0~23_combout  = ( \ulaIn1|ulaIn1MuxOut [7] & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (\ulaIn1|ulaIn1MuxOut [9]) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout ) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [7] & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & \ulaIn1|ulaIn1MuxOut [9]) ) ) ) # ( \ulaIn1|ulaIn1MuxOut [7] & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (\ulaIn1|ulaIn1MuxOut [10])) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & 
// ((\ulaIn1|ulaIn1MuxOut [8]))) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [7] & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (\ulaIn1|ulaIn1MuxOut [10])) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [8]))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [9]),
	.datac(!\ulaIn1|ulaIn1MuxOut [10]),
	.datad(!\ulaIn1|ulaIn1MuxOut [8]),
	.datae(!\ulaIn1|ulaIn1MuxOut [7]),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~23 .extended_lut = "off";
defparam \ula|ShiftLeft0~23 .lut_mask = 64'h0A5F0A5F22227777;
defparam \ula|ShiftLeft0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N6
cyclonev_lcell_comb \ula|ShiftLeft0~15 (
// Equation(s):
// \ula|ShiftLeft0~15_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [3] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [5] ) ) ) 
// # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [4] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [6] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [5]),
	.datab(!\ulaIn1|ulaIn1MuxOut [4]),
	.datac(!\ulaIn1|ulaIn1MuxOut [3]),
	.datad(!\ulaIn1|ulaIn1MuxOut [6]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~15 .extended_lut = "off";
defparam \ula|ShiftLeft0~15 .lut_mask = 64'h00FF333355550F0F;
defparam \ula|ShiftLeft0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N24
cyclonev_lcell_comb \ula|ShiftLeft0~9 (
// Equation(s):
// \ula|ShiftLeft0~9_combout  = ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [1] ) ) ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [0] ) ) ) 
// # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [2] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [0]),
	.datab(gnd),
	.datac(!\ulaIn1|ulaIn1MuxOut [2]),
	.datad(!\ulaIn1|ulaIn1MuxOut [1]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~9 .extended_lut = "off";
defparam \ula|ShiftLeft0~9 .lut_mask = 64'h0F0F555500FF0000;
defparam \ula|ShiftLeft0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N42
cyclonev_lcell_comb \ula|ShiftLeft0~32 (
// Equation(s):
// \ula|ShiftLeft0~32_combout  = ( \ula|ShiftLeft0~15_combout  & ( \ula|ShiftLeft0~9_combout  & ( ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftLeft0~31_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftLeft0~23_combout )))) # 
// (\ulaIn2|ulaIn2MuxOut[3]~4_combout ) ) ) ) # ( !\ula|ShiftLeft0~15_combout  & ( \ula|ShiftLeft0~9_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftLeft0~31_combout ))) # 
// (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((\ula|ShiftLeft0~23_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout ))) ) ) ) # ( \ula|ShiftLeft0~15_combout  & ( !\ula|ShiftLeft0~9_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((\ula|ShiftLeft0~31_combout 
// )) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftLeft0~23_combout )))) ) ) ) # ( !\ula|ShiftLeft0~15_combout  & ( !\ula|ShiftLeft0~9_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftLeft0~31_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftLeft0~23_combout ))))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datac(!\ula|ShiftLeft0~31_combout ),
	.datad(!\ula|ShiftLeft0~23_combout ),
	.datae(!\ula|ShiftLeft0~15_combout ),
	.dataf(!\ula|ShiftLeft0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~32 .extended_lut = "off";
defparam \ula|ShiftLeft0~32 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \ula|ShiftLeft0~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N24
cyclonev_lcell_comb \ula|ShiftLeft0~46 (
// Equation(s):
// \ula|ShiftLeft0~46_combout  = ( \ulaIn1|ulaIn1MuxOut [24] & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [25]))) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (\ulaIn1|ulaIn1MuxOut [23])) ) ) ) # ( 
// !\ulaIn1|ulaIn1MuxOut [24] & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [25]))) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (\ulaIn1|ulaIn1MuxOut [23])) ) ) ) # ( \ulaIn1|ulaIn1MuxOut [24] & ( 
// !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (\ulaIn2|ulaIn2MuxOut[1]~1_combout ) # (\ulaIn1|ulaIn1MuxOut [26]) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [24] & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (\ulaIn1|ulaIn1MuxOut [26] & !\ulaIn2|ulaIn2MuxOut[1]~1_combout ) ) 
// ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [26]),
	.datab(!\ulaIn1|ulaIn1MuxOut [23]),
	.datac(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [25]),
	.datae(!\ulaIn1|ulaIn1MuxOut [24]),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~46 .extended_lut = "off";
defparam \ula|ShiftLeft0~46 .lut_mask = 64'h50505F5F03F303F3;
defparam \ula|ShiftLeft0~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N24
cyclonev_lcell_comb \ula|ShiftLeft0~38 (
// Equation(s):
// \ula|ShiftLeft0~38_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [15] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [17] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [16] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [18] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [18]),
	.datab(!\ulaIn1|ulaIn1MuxOut [17]),
	.datac(!\ulaIn1|ulaIn1MuxOut [16]),
	.datad(!\ulaIn1|ulaIn1MuxOut [15]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~38 .extended_lut = "off";
defparam \ula|ShiftLeft0~38 .lut_mask = 64'h55550F0F333300FF;
defparam \ula|ShiftLeft0~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N27
cyclonev_lcell_comb \ula|Mux1~0 (
// Equation(s):
// \ula|Mux1~0_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [27] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [29] ) ) ) # ( 
// \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [28] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [30] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [29]),
	.datab(!\ulaIn1|ulaIn1MuxOut [27]),
	.datac(!\ulaIn1|ulaIn1MuxOut [28]),
	.datad(!\ulaIn1|ulaIn1MuxOut [30]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux1~0 .extended_lut = "off";
defparam \ula|Mux1~0 .lut_mask = 64'h00FF0F0F55553333;
defparam \ula|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N15
cyclonev_lcell_comb \ula|ShiftLeft0~42 (
// Equation(s):
// \ula|ShiftLeft0~42_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [19] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [21] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [20] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [22] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [20]),
	.datab(!\ulaIn1|ulaIn1MuxOut [21]),
	.datac(!\ulaIn1|ulaIn1MuxOut [22]),
	.datad(!\ulaIn1|ulaIn1MuxOut [19]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~42 .extended_lut = "off";
defparam \ula|ShiftLeft0~42 .lut_mask = 64'h0F0F5555333300FF;
defparam \ula|ShiftLeft0~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N30
cyclonev_lcell_comb \ula|Mux1~1 (
// Equation(s):
// \ula|Mux1~1_combout  = ( \ula|Mux1~0_combout  & ( \ula|ShiftLeft0~42_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftLeft0~46_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & 
// ((\ula|ShiftLeft0~38_combout )))) ) ) ) # ( !\ula|Mux1~0_combout  & ( \ula|ShiftLeft0~42_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftLeft0~46_combout  & (\ulaIn2|ulaIn2MuxOut[2]~3_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & 
// (((!\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # (\ula|ShiftLeft0~38_combout )))) ) ) ) # ( \ula|Mux1~0_combout  & ( !\ula|ShiftLeft0~42_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((!\ulaIn2|ulaIn2MuxOut[2]~3_combout )) # (\ula|ShiftLeft0~46_combout 
// ))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((\ulaIn2|ulaIn2MuxOut[2]~3_combout  & \ula|ShiftLeft0~38_combout )))) ) ) ) # ( !\ula|Mux1~0_combout  & ( !\ula|ShiftLeft0~42_combout  & ( (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftLeft0~46_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftLeft0~38_combout ))))) ) ) )

	.dataa(!\ula|ShiftLeft0~46_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datad(!\ula|ShiftLeft0~38_combout ),
	.datae(!\ula|Mux1~0_combout ),
	.dataf(!\ula|ShiftLeft0~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux1~1 .extended_lut = "off";
defparam \ula|Mux1~1 .lut_mask = 64'h0407C4C73437F4F7;
defparam \ula|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N12
cyclonev_lcell_comb \ula|Mux1~2 (
// Equation(s):
// \ula|Mux1~2_combout  = ( \ula|ShiftLeft0~32_combout  & ( \ula|Mux1~1_combout  & ( (\ula|Mux3~1_combout  & (((\ula|Mux3~0_combout ) # (\ula|Mux3~2_combout )) # (\ula|Mux14~6_combout ))) ) ) ) # ( !\ula|ShiftLeft0~32_combout  & ( \ula|Mux1~1_combout  & ( 
// (\ula|Mux3~1_combout  & ((\ula|Mux3~0_combout ) # (\ula|Mux14~6_combout ))) ) ) ) # ( \ula|ShiftLeft0~32_combout  & ( !\ula|Mux1~1_combout  & ( (\ula|Mux3~1_combout  & ((\ula|Mux3~2_combout ) # (\ula|Mux14~6_combout ))) ) ) ) # ( 
// !\ula|ShiftLeft0~32_combout  & ( !\ula|Mux1~1_combout  & ( (\ula|Mux14~6_combout  & \ula|Mux3~1_combout ) ) ) )

	.dataa(!\ula|Mux14~6_combout ),
	.datab(!\ula|Mux3~1_combout ),
	.datac(!\ula|Mux3~2_combout ),
	.datad(!\ula|Mux3~0_combout ),
	.datae(!\ula|ShiftLeft0~32_combout ),
	.dataf(!\ula|Mux1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux1~2 .extended_lut = "off";
defparam \ula|Mux1~2 .lut_mask = 64'h1111131311331333;
defparam \ula|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N36
cyclonev_lcell_comb \ula|Mux9~10 (
// Equation(s):
// \ula|Mux9~10_combout  = ( \ula|LessThan0~39_combout  & ( (\control|aluOp [3] & \ula|Mux14~1_combout ) ) ) # ( !\ula|LessThan0~39_combout  & ( (\control|aluOp [3] & (\ula|Mux14~1_combout  & ((\ula|LessThan0~41_combout ) # (\ula|LessThan0~40_combout )))) ) 
// )

	.dataa(!\ula|LessThan0~40_combout ),
	.datab(!\ula|LessThan0~41_combout ),
	.datac(!\control|aluOp [3]),
	.datad(!\ula|Mux14~1_combout ),
	.datae(gnd),
	.dataf(!\ula|LessThan0~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux9~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux9~10 .extended_lut = "off";
defparam \ula|Mux9~10 .lut_mask = 64'h00070007000F000F;
defparam \ula|Mux9~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N54
cyclonev_lcell_comb \memToRegMux|memToRegOutput[30]~30 (
// Equation(s):
// \memToRegMux|memToRegOutput[30]~30_combout  = ( \ula|Add0~134_sumout  & ( \ula|Mux9~10_combout  & ( !\control|Decoder1~1_combout  ) ) ) # ( !\ula|Add0~134_sumout  & ( \ula|Mux9~10_combout  & ( !\control|Decoder1~1_combout  ) ) ) # ( \ula|Add0~134_sumout  
// & ( !\ula|Mux9~10_combout  & ( (!\control|Decoder1~1_combout  & ((!\ula|Mux1~5_combout ) # ((\ula|Mux1~2_combout ) # (\ula|Mux2~1_combout )))) ) ) ) # ( !\ula|Add0~134_sumout  & ( !\ula|Mux9~10_combout  & ( (!\control|Decoder1~1_combout  & 
// ((!\ula|Mux1~5_combout ) # (\ula|Mux1~2_combout ))) ) ) )

	.dataa(!\ula|Mux1~5_combout ),
	.datab(!\ula|Mux2~1_combout ),
	.datac(!\ula|Mux1~2_combout ),
	.datad(!\control|Decoder1~1_combout ),
	.datae(!\ula|Add0~134_sumout ),
	.dataf(!\ula|Mux9~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[30]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[30]~30 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[30]~30 .lut_mask = 64'hAF00BF00FF00FF00;
defparam \memToRegMux|memToRegOutput[30]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N45
cyclonev_lcell_comb \ulaIn1|Mux29~0 (
// Equation(s):
// \ulaIn1|Mux29~0_combout  = ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a29  & ( \control|in1Mux [0] & ( (\intMem|instruction[15]~DUPLICATE_q  & !\control|in1Mux [1]) ) ) ) # ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a29  & ( 
// \control|in1Mux [0] & ( (\intMem|instruction[15]~DUPLICATE_q  & !\control|in1Mux [1]) ) ) ) # ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a29  & ( !\control|in1Mux [0] & ( !\control|in1Mux [1] ) ) )

	.dataa(gnd),
	.datab(!\intMem|instruction[15]~DUPLICATE_q ),
	.datac(!\control|in1Mux [1]),
	.datad(gnd),
	.datae(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a29 ),
	.dataf(!\control|in1Mux [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux29~0 .extended_lut = "off";
defparam \ulaIn1|Mux29~0 .lut_mask = 64'h0000F0F030303030;
defparam \ulaIn1|Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N0
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[29] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [29] = ( \ulaIn1|Mux29~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [29]) # (\ulaIn1|Mux32~0_combout ) ) ) # ( !\ulaIn1|Mux29~0_combout  & ( (!\ulaIn1|Mux32~0_combout  & \ulaIn1|ulaIn1MuxOut [29]) ) )

	.dataa(gnd),
	.datab(!\ulaIn1|Mux32~0_combout ),
	.datac(gnd),
	.datad(!\ulaIn1|ulaIn1MuxOut [29]),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [29]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[29] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[29] .lut_mask = 64'h00CC00CC33FF33FF;
defparam \ulaIn1|ulaIn1MuxOut[29] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N48
cyclonev_lcell_comb \ula|Mux2~9 (
// Equation(s):
// \ula|Mux2~9_combout  = ( !\control|aluOp [2] & ( (!\ulaIn1|ulaIn1MuxOut [29] & ((!\control|aluOp [1] & (!\control|in2Mux~combout  & (\regmem|regMemory_rtl_1|auto_generated|ram_block1a29  & \control|aluOp [0]))) # (\control|aluOp [1] & (!\control|aluOp [0] 
// $ (((!\regmem|regMemory_rtl_1|auto_generated|ram_block1a29 ) # (\control|in2Mux~combout ))))))) # (\ulaIn1|ulaIn1MuxOut [29] & (!\control|aluOp [1] $ (((!\control|aluOp [0] & ((!\regmem|regMemory_rtl_1|auto_generated|ram_block1a29 ) # 
// (\control|in2Mux~combout ))))))) ) ) # ( \control|aluOp [2] & ( (\control|aluOp [1] & (((\ulaIn1|ulaIn1MuxOut [13] & ((!\control|aluOp [0])))))) ) )

	.dataa(!\control|aluOp [1]),
	.datab(!\ulaIn1|ulaIn1MuxOut [29]),
	.datac(!\ulaIn1|ulaIn1MuxOut [13]),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a29 ),
	.datae(!\control|aluOp [2]),
	.dataf(!\control|aluOp [0]),
	.datag(!\control|in2Mux~combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux2~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux2~9 .extended_lut = "on";
defparam \ula|Mux2~9 .lut_mask = 64'h1161050566A60000;
defparam \ula|Mux2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N0
cyclonev_lcell_comb \ula|Mux2~2 (
// Equation(s):
// \ula|Mux2~2_combout  = ( \ula|LessThan0~40_combout  & ( \ula|LessThan0~39_combout  & ( (\control|aluOp [3] & ((\ula|Mux2~9_combout ) # (\ula|Mux14~1_combout ))) ) ) ) # ( !\ula|LessThan0~40_combout  & ( \ula|LessThan0~39_combout  & ( (\control|aluOp [3] & 
// ((\ula|Mux2~9_combout ) # (\ula|Mux14~1_combout ))) ) ) ) # ( \ula|LessThan0~40_combout  & ( !\ula|LessThan0~39_combout  & ( (\control|aluOp [3] & ((\ula|Mux2~9_combout ) # (\ula|Mux14~1_combout ))) ) ) ) # ( !\ula|LessThan0~40_combout  & ( 
// !\ula|LessThan0~39_combout  & ( (\control|aluOp [3] & (((\ula|LessThan0~41_combout  & \ula|Mux14~1_combout )) # (\ula|Mux2~9_combout ))) ) ) )

	.dataa(!\control|aluOp [3]),
	.datab(!\ula|LessThan0~41_combout ),
	.datac(!\ula|Mux14~1_combout ),
	.datad(!\ula|Mux2~9_combout ),
	.datae(!\ula|LessThan0~40_combout ),
	.dataf(!\ula|LessThan0~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux2~2 .extended_lut = "off";
defparam \ula|Mux2~2 .lut_mask = 64'h0155055505550555;
defparam \ula|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y8_N51
cyclonev_lcell_comb \ula|ShiftRight1~0 (
// Equation(s):
// \ula|ShiftRight1~0_combout  = ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (\ulaIn1|ulaIn1MuxOut [30] & !\ulaIn2|ulaIn2MuxOut[1]~1_combout ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (\ulaIn1|ulaIn1MuxOut [29])) # 
// (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [31]))) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [30]),
	.datab(!\ulaIn1|ulaIn1MuxOut [29]),
	.datac(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [31]),
	.datae(gnd),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~0 .extended_lut = "off";
defparam \ula|ShiftRight1~0 .lut_mask = 64'h303F303F50505050;
defparam \ula|ShiftRight1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y8_N42
cyclonev_lcell_comb \ula|ShiftRight0~18 (
// Equation(s):
// \ula|ShiftRight0~18_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [31] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [30] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [31] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [29] ) ) )

	.dataa(gnd),
	.datab(!\ulaIn1|ulaIn1MuxOut [29]),
	.datac(!\ulaIn1|ulaIn1MuxOut [30]),
	.datad(!\ulaIn1|ulaIn1MuxOut [31]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~18 .extended_lut = "off";
defparam \ula|ShiftRight0~18 .lut_mask = 64'h333300FF0F0F00FF;
defparam \ula|ShiftRight0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N12
cyclonev_lcell_comb \ula|Mux2~6 (
// Equation(s):
// \ula|Mux2~6_combout  = ( \ula|Mux15~5_combout  & ( \ula|Mux9~2_combout  & ( (!\ula|ShiftRight0~11_combout  & (\ulaIn1|ulaIn1MuxOut [31])) # (\ula|ShiftRight0~11_combout  & (((\ula|ShiftRight0~18_combout ) # (\ula|ShiftRight1~0_combout )))) ) ) ) # ( 
// !\ula|Mux15~5_combout  & ( \ula|Mux9~2_combout  & ( (!\ula|ShiftRight0~11_combout  & (\ulaIn1|ulaIn1MuxOut [31])) # (\ula|ShiftRight0~11_combout  & ((\ula|ShiftRight0~18_combout ))) ) ) ) # ( \ula|Mux15~5_combout  & ( !\ula|Mux9~2_combout  & ( 
// (\ula|ShiftRight1~0_combout  & \ula|ShiftRight0~11_combout ) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [31]),
	.datab(!\ula|ShiftRight1~0_combout ),
	.datac(!\ula|ShiftRight0~18_combout ),
	.datad(!\ula|ShiftRight0~11_combout ),
	.datae(!\ula|Mux15~5_combout ),
	.dataf(!\ula|Mux9~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux2~6 .extended_lut = "off";
defparam \ula|Mux2~6 .lut_mask = 64'h00000033550F553F;
defparam \ula|Mux2~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N57
cyclonev_lcell_comb \ula|ShiftLeft0~21 (
// Equation(s):
// \ula|ShiftLeft0~21_combout  = ( \ulaIn1|ulaIn1MuxOut [8] & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout ) # (\ulaIn1|ulaIn1MuxOut [6]) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [8] & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( 
// (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & \ulaIn1|ulaIn1MuxOut [6]) ) ) ) # ( \ulaIn1|ulaIn1MuxOut [8] & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [9]))) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & 
// (\ulaIn1|ulaIn1MuxOut [7])) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [8] & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [9]))) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (\ulaIn1|ulaIn1MuxOut [7])) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [7]),
	.datac(!\ulaIn1|ulaIn1MuxOut [9]),
	.datad(!\ulaIn1|ulaIn1MuxOut [6]),
	.datae(!\ulaIn1|ulaIn1MuxOut [8]),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~21 .extended_lut = "off";
defparam \ula|ShiftLeft0~21 .lut_mask = 64'h1B1B1B1B0055AAFF;
defparam \ula|ShiftLeft0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N36
cyclonev_lcell_comb \ula|ShiftLeft0~29 (
// Equation(s):
// \ula|ShiftLeft0~29_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [10] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [12] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [11] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [13] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [11]),
	.datab(!\ulaIn1|ulaIn1MuxOut [10]),
	.datac(!\ulaIn1|ulaIn1MuxOut [12]),
	.datad(!\ulaIn1|ulaIn1MuxOut [13]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~29 .extended_lut = "off";
defparam \ula|ShiftLeft0~29 .lut_mask = 64'h00FF55550F0F3333;
defparam \ula|ShiftLeft0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N6
cyclonev_lcell_comb \ula|ShiftLeft0~8 (
// Equation(s):
// \ula|ShiftLeft0~8_combout  = ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( (!\ulaIn2|ulaIn2MuxOut[0]~2_combout  & (\ulaIn1|ulaIn1MuxOut [1])) # (\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [0]))) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [1]),
	.datab(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datac(!\ulaIn1|ulaIn1MuxOut [0]),
	.datad(gnd),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~8 .extended_lut = "off";
defparam \ula|ShiftLeft0~8 .lut_mask = 64'h4747000047470000;
defparam \ula|ShiftLeft0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N18
cyclonev_lcell_comb \ula|ShiftLeft0~13 (
// Equation(s):
// \ula|ShiftLeft0~13_combout  = ( \ulaIn1|ulaIn1MuxOut [4] & ( \ulaIn1|ulaIn1MuxOut [2] & ( ((!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (\ulaIn1|ulaIn1MuxOut [5])) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [3])))) # 
// (\ulaIn2|ulaIn2MuxOut[0]~2_combout ) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [4] & ( \ulaIn1|ulaIn1MuxOut [2] & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (\ulaIn1|ulaIn1MuxOut [5] & (!\ulaIn2|ulaIn2MuxOut[0]~2_combout ))) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & 
// (((\ulaIn1|ulaIn1MuxOut [3]) # (\ulaIn2|ulaIn2MuxOut[0]~2_combout )))) ) ) ) # ( \ulaIn1|ulaIn1MuxOut [4] & ( !\ulaIn1|ulaIn1MuxOut [2] & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (((\ulaIn2|ulaIn2MuxOut[0]~2_combout )) # (\ulaIn1|ulaIn1MuxOut [5]))) # 
// (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (((!\ulaIn2|ulaIn2MuxOut[0]~2_combout  & \ulaIn1|ulaIn1MuxOut [3])))) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [4] & ( !\ulaIn1|ulaIn1MuxOut [2] & ( (!\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ((!\ulaIn2|ulaIn2MuxOut[1]~1_combout  
// & (\ulaIn1|ulaIn1MuxOut [5])) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [3]))))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [5]),
	.datac(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [3]),
	.datae(!\ulaIn1|ulaIn1MuxOut [4]),
	.dataf(!\ulaIn1|ulaIn1MuxOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~13 .extended_lut = "off";
defparam \ula|ShiftLeft0~13 .lut_mask = 64'h20702A7A25752F7F;
defparam \ula|ShiftLeft0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N12
cyclonev_lcell_comb \ula|ShiftLeft0~30 (
// Equation(s):
// \ula|ShiftLeft0~30_combout  = ( \ula|ShiftLeft0~8_combout  & ( \ula|ShiftLeft0~13_combout  & ( ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftLeft0~29_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftLeft0~21_combout ))) # 
// (\ulaIn2|ulaIn2MuxOut[3]~4_combout ) ) ) ) # ( !\ula|ShiftLeft0~8_combout  & ( \ula|ShiftLeft0~13_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((\ula|ShiftLeft0~29_combout ) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout )))) # 
// (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftLeft0~21_combout  & (!\ulaIn2|ulaIn2MuxOut[3]~4_combout ))) ) ) ) # ( \ula|ShiftLeft0~8_combout  & ( !\ula|ShiftLeft0~13_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// (((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & \ula|ShiftLeft0~29_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((\ulaIn2|ulaIn2MuxOut[3]~4_combout )) # (\ula|ShiftLeft0~21_combout ))) ) ) ) # ( !\ula|ShiftLeft0~8_combout  & ( 
// !\ula|ShiftLeft0~13_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftLeft0~29_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftLeft0~21_combout )))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datab(!\ula|ShiftLeft0~21_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datad(!\ula|ShiftLeft0~29_combout ),
	.datae(!\ula|ShiftLeft0~8_combout ),
	.dataf(!\ula|ShiftLeft0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~30 .extended_lut = "off";
defparam \ula|ShiftLeft0~30 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \ula|ShiftLeft0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N48
cyclonev_lcell_comb \ula|ShiftLeft0~37 (
// Equation(s):
// \ula|ShiftLeft0~37_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [14] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [16] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [15] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [17] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [15]),
	.datab(!\ulaIn1|ulaIn1MuxOut [16]),
	.datac(!\ulaIn1|ulaIn1MuxOut [14]),
	.datad(!\ulaIn1|ulaIn1MuxOut [17]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~37 .extended_lut = "off";
defparam \ula|ShiftLeft0~37 .lut_mask = 64'h00FF555533330F0F;
defparam \ula|ShiftLeft0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N57
cyclonev_lcell_comb \ula|Mux2~3 (
// Equation(s):
// \ula|Mux2~3_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [26] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [28] ) ) ) # ( 
// \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [27] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [29] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [26]),
	.datab(!\ulaIn1|ulaIn1MuxOut [28]),
	.datac(!\ulaIn1|ulaIn1MuxOut [27]),
	.datad(!\ulaIn1|ulaIn1MuxOut [29]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux2~3 .extended_lut = "off";
defparam \ula|Mux2~3 .lut_mask = 64'h00FF0F0F33335555;
defparam \ula|Mux2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N18
cyclonev_lcell_comb \ula|ShiftLeft0~41 (
// Equation(s):
// \ula|ShiftLeft0~41_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [18] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [20] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [19] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [21] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [21]),
	.datab(!\ulaIn1|ulaIn1MuxOut [19]),
	.datac(!\ulaIn1|ulaIn1MuxOut [18]),
	.datad(!\ulaIn1|ulaIn1MuxOut [20]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~41 .extended_lut = "off";
defparam \ula|ShiftLeft0~41 .lut_mask = 64'h5555333300FF0F0F;
defparam \ula|ShiftLeft0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N24
cyclonev_lcell_comb \ula|ShiftLeft0~45 (
// Equation(s):
// \ula|ShiftLeft0~45_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [22] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [24] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [23] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [25] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [23]),
	.datab(!\ulaIn1|ulaIn1MuxOut [22]),
	.datac(!\ulaIn1|ulaIn1MuxOut [25]),
	.datad(!\ulaIn1|ulaIn1MuxOut [24]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~45 .extended_lut = "off";
defparam \ula|ShiftLeft0~45 .lut_mask = 64'h0F0F555500FF3333;
defparam \ula|ShiftLeft0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N15
cyclonev_lcell_comb \ula|Mux2~4 (
// Equation(s):
// \ula|Mux2~4_combout  = ( \ula|ShiftLeft0~41_combout  & ( \ula|ShiftLeft0~45_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((\ula|Mux2~3_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # ((\ula|ShiftLeft0~37_combout )))) ) ) ) # ( !\ula|ShiftLeft0~41_combout  & ( \ula|ShiftLeft0~45_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((\ula|Mux2~3_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout ))) 
// # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftLeft0~37_combout ))) ) ) ) # ( \ula|ShiftLeft0~41_combout  & ( !\ula|ShiftLeft0~45_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & 
// (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|Mux2~3_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # ((\ula|ShiftLeft0~37_combout )))) ) ) ) # ( !\ula|ShiftLeft0~41_combout  & ( !\ula|ShiftLeft0~45_combout  & 
// ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|Mux2~3_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftLeft0~37_combout ))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datac(!\ula|ShiftLeft0~37_combout ),
	.datad(!\ula|Mux2~3_combout ),
	.datae(!\ula|ShiftLeft0~41_combout ),
	.dataf(!\ula|ShiftLeft0~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux2~4 .extended_lut = "off";
defparam \ula|Mux2~4 .lut_mask = 64'h018945CD23AB67EF;
defparam \ula|Mux2~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N42
cyclonev_lcell_comb \ula|Mux2~5 (
// Equation(s):
// \ula|Mux2~5_combout  = ( \ula|ShiftLeft0~30_combout  & ( \ula|Mux2~4_combout  & ( (!\ula|Mux14~6_combout  & (!\ula|Mux3~2_combout  & !\ula|Mux3~0_combout )) ) ) ) # ( !\ula|ShiftLeft0~30_combout  & ( \ula|Mux2~4_combout  & ( (!\ula|Mux14~6_combout  & 
// !\ula|Mux3~0_combout ) ) ) ) # ( \ula|ShiftLeft0~30_combout  & ( !\ula|Mux2~4_combout  & ( (!\ula|Mux14~6_combout  & !\ula|Mux3~2_combout ) ) ) ) # ( !\ula|ShiftLeft0~30_combout  & ( !\ula|Mux2~4_combout  & ( !\ula|Mux14~6_combout  ) ) )

	.dataa(!\ula|Mux14~6_combout ),
	.datab(gnd),
	.datac(!\ula|Mux3~2_combout ),
	.datad(!\ula|Mux3~0_combout ),
	.datae(!\ula|ShiftLeft0~30_combout ),
	.dataf(!\ula|Mux2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux2~5 .extended_lut = "off";
defparam \ula|Mux2~5 .lut_mask = 64'hAAAAA0A0AA00A000;
defparam \ula|Mux2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N0
cyclonev_lcell_comb \ula|Mux2~7 (
// Equation(s):
// \ula|Mux2~7_combout  = ( \ula|Add0~130_sumout  & ( (!\ula|Mux2~6_combout  & ((!\ula|Mux2~0_combout ) # ((!\ula|Mux14~15_combout  & \ula|Mux2~5_combout )))) ) ) # ( !\ula|Add0~130_sumout  & ( (!\ula|Mux2~6_combout  & ((!\ula|Mux2~0_combout ) # 
// ((\ula|Mux2~5_combout ) # (\ula|Mux14~15_combout )))) ) )

	.dataa(!\ula|Mux2~0_combout ),
	.datab(!\ula|Mux2~6_combout ),
	.datac(!\ula|Mux14~15_combout ),
	.datad(!\ula|Mux2~5_combout ),
	.datae(gnd),
	.dataf(!\ula|Add0~130_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux2~7 .extended_lut = "off";
defparam \ula|Mux2~7 .lut_mask = 64'h8CCC8CCC88C888C8;
defparam \ula|Mux2~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N0
cyclonev_lcell_comb \memToRegMux|memToRegOutput[29]~29 (
// Equation(s):
// \memToRegMux|memToRegOutput[29]~29_combout  = ( \ula|Mux2~2_combout  & ( \ula|Mux2~7_combout  & ( ((!\intMem|instruction [26]) # ((!\control|Decoder1~0_combout ) # (\intMem|instruction [29]))) # (\intMem|instruction [28]) ) ) ) # ( \ula|Mux2~2_combout  & 
// ( !\ula|Mux2~7_combout  & ( ((!\intMem|instruction [26]) # ((!\control|Decoder1~0_combout ) # (\intMem|instruction [29]))) # (\intMem|instruction [28]) ) ) ) # ( !\ula|Mux2~2_combout  & ( !\ula|Mux2~7_combout  & ( ((!\intMem|instruction [26]) # 
// ((!\control|Decoder1~0_combout ) # (\intMem|instruction [29]))) # (\intMem|instruction [28]) ) ) )

	.dataa(!\intMem|instruction [28]),
	.datab(!\intMem|instruction [26]),
	.datac(!\control|Decoder1~0_combout ),
	.datad(!\intMem|instruction [29]),
	.datae(!\ula|Mux2~2_combout ),
	.dataf(!\ula|Mux2~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[29]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[29]~29 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[29]~29 .lut_mask = 64'hFDFFFDFF0000FDFF;
defparam \memToRegMux|memToRegOutput[29]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N30
cyclonev_lcell_comb \ula|ShiftLeft0~7 (
// Equation(s):
// \ula|ShiftLeft0~7_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a0~portbdataout  & ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a1  & ( (!\intMem|instruction[6]~DUPLICATE_q  & (!\intMem|instruction [7] & (\control|in2Mux~combout  & 
// \ulaIn1|ulaIn1MuxOut [0]))) ) ) ) # ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a0~portbdataout  & ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a1  & ( (!\intMem|instruction[6]~DUPLICATE_q  & (!\intMem|instruction [7] & 
// (\control|in2Mux~combout  & \ulaIn1|ulaIn1MuxOut [0]))) ) ) ) # ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a0~portbdataout  & ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a1  & ( (!\intMem|instruction[6]~DUPLICATE_q  & (!\intMem|instruction 
// [7] & (\control|in2Mux~combout  & \ulaIn1|ulaIn1MuxOut [0]))) ) ) ) # ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a0~portbdataout  & ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a1  & ( (\ulaIn1|ulaIn1MuxOut [0] & ((!\control|in2Mux~combout 
// ) # ((!\intMem|instruction[6]~DUPLICATE_q  & !\intMem|instruction [7])))) ) ) )

	.dataa(!\intMem|instruction[6]~DUPLICATE_q ),
	.datab(!\intMem|instruction [7]),
	.datac(!\control|in2Mux~combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [0]),
	.datae(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~7 .extended_lut = "off";
defparam \ula|ShiftLeft0~7 .lut_mask = 64'h00F8000800080008;
defparam \ula|ShiftLeft0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N18
cyclonev_lcell_comb \ula|ShiftLeft0~11 (
// Equation(s):
// \ula|ShiftLeft0~11_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [1] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [3] ) ) ) 
// # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [2] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [4] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [4]),
	.datab(!\ulaIn1|ulaIn1MuxOut [1]),
	.datac(!\ulaIn1|ulaIn1MuxOut [2]),
	.datad(!\ulaIn1|ulaIn1MuxOut [3]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~11 .extended_lut = "off";
defparam \ula|ShiftLeft0~11 .lut_mask = 64'h55550F0F00FF3333;
defparam \ula|ShiftLeft0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N0
cyclonev_lcell_comb \ula|ShiftLeft0~27 (
// Equation(s):
// \ula|ShiftLeft0~27_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [9] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [11] ) ) ) 
// # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [10] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [12] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [11]),
	.datab(!\ulaIn1|ulaIn1MuxOut [10]),
	.datac(!\ulaIn1|ulaIn1MuxOut [9]),
	.datad(!\ulaIn1|ulaIn1MuxOut [12]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~27 .extended_lut = "off";
defparam \ula|ShiftLeft0~27 .lut_mask = 64'h00FF333355550F0F;
defparam \ula|ShiftLeft0~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N24
cyclonev_lcell_comb \ula|ShiftLeft0~19 (
// Equation(s):
// \ula|ShiftLeft0~19_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [5] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [7] ) ) ) 
// # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [6] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [8] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [5]),
	.datab(!\ulaIn1|ulaIn1MuxOut [6]),
	.datac(!\ulaIn1|ulaIn1MuxOut [8]),
	.datad(!\ulaIn1|ulaIn1MuxOut [7]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~19 .extended_lut = "off";
defparam \ula|ShiftLeft0~19 .lut_mask = 64'h0F0F333300FF5555;
defparam \ula|ShiftLeft0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N54
cyclonev_lcell_comb \ula|ShiftLeft0~28 (
// Equation(s):
// \ula|ShiftLeft0~28_combout  = ( \ula|ShiftLeft0~27_combout  & ( \ula|ShiftLeft0~19_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftLeft0~11_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// (\ula|ShiftLeft0~7_combout ))) ) ) ) # ( !\ula|ShiftLeft0~27_combout  & ( \ula|ShiftLeft0~19_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((\ula|ShiftLeft0~11_combout  & \ulaIn2|ulaIn2MuxOut[3]~4_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  
// & (((!\ulaIn2|ulaIn2MuxOut[3]~4_combout )) # (\ula|ShiftLeft0~7_combout ))) ) ) ) # ( \ula|ShiftLeft0~27_combout  & ( !\ula|ShiftLeft0~19_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((!\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # 
// (\ula|ShiftLeft0~11_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftLeft0~7_combout  & ((\ulaIn2|ulaIn2MuxOut[3]~4_combout )))) ) ) ) # ( !\ula|ShiftLeft0~27_combout  & ( !\ula|ShiftLeft0~19_combout  & ( (\ulaIn2|ulaIn2MuxOut[3]~4_combout  
// & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftLeft0~11_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftLeft0~7_combout )))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datab(!\ula|ShiftLeft0~7_combout ),
	.datac(!\ula|ShiftLeft0~11_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datae(!\ula|ShiftLeft0~27_combout ),
	.dataf(!\ula|ShiftLeft0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~28 .extended_lut = "off";
defparam \ula|ShiftLeft0~28 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \ula|ShiftLeft0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N15
cyclonev_lcell_comb \ula|ShiftLeft0~35 (
// Equation(s):
// \ula|ShiftLeft0~35_combout  = ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [15] & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout ) # (\ulaIn1|ulaIn1MuxOut [13]) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [15] & ( 
// (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [16]))) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (\ulaIn1|ulaIn1MuxOut [14])) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn1|ulaIn1MuxOut [15] & ( (\ulaIn1|ulaIn1MuxOut [13] & 
// \ulaIn2|ulaIn2MuxOut[1]~1_combout ) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn1|ulaIn1MuxOut [15] & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [16]))) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (\ulaIn1|ulaIn1MuxOut [14])) 
// ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [14]),
	.datab(!\ulaIn1|ulaIn1MuxOut [13]),
	.datac(!\ulaIn1|ulaIn1MuxOut [16]),
	.datad(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.dataf(!\ulaIn1|ulaIn1MuxOut [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~35 .extended_lut = "off";
defparam \ula|ShiftLeft0~35 .lut_mask = 64'h0F5500330F55FF33;
defparam \ula|ShiftLeft0~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N18
cyclonev_lcell_comb \ula|ShiftLeft0~44 (
// Equation(s):
// \ula|ShiftLeft0~44_combout  = ( \ulaIn1|ulaIn1MuxOut [24] & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [23]))) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (\ulaIn1|ulaIn1MuxOut [21])) ) ) ) # ( 
// !\ulaIn1|ulaIn1MuxOut [24] & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [23]))) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (\ulaIn1|ulaIn1MuxOut [21])) ) ) ) # ( \ulaIn1|ulaIn1MuxOut [24] & ( 
// !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout ) # (\ulaIn1|ulaIn1MuxOut [22]) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [24] & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (\ulaIn1|ulaIn1MuxOut [22] & \ulaIn2|ulaIn2MuxOut[1]~1_combout ) ) 
// ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [21]),
	.datab(!\ulaIn1|ulaIn1MuxOut [23]),
	.datac(!\ulaIn1|ulaIn1MuxOut [22]),
	.datad(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datae(!\ulaIn1|ulaIn1MuxOut [24]),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~44 .extended_lut = "off";
defparam \ula|ShiftLeft0~44 .lut_mask = 64'h000FFF0F33553355;
defparam \ula|ShiftLeft0~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y8_N48
cyclonev_lcell_comb \ula|ShiftLeft0~40 (
// Equation(s):
// \ula|ShiftLeft0~40_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [17] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [19] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [18] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [20] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [19]),
	.datab(!\ulaIn1|ulaIn1MuxOut [20]),
	.datac(!\ulaIn1|ulaIn1MuxOut [18]),
	.datad(!\ulaIn1|ulaIn1MuxOut [17]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~40 .extended_lut = "off";
defparam \ula|ShiftLeft0~40 .lut_mask = 64'h33330F0F555500FF;
defparam \ula|ShiftLeft0~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N42
cyclonev_lcell_comb \ula|Mux3~3 (
// Equation(s):
// \ula|Mux3~3_combout  = ( \ulaIn1|ulaIn1MuxOut [27] & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout ) # (\ulaIn1|ulaIn1MuxOut [25]) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [27] & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( 
// (\ulaIn1|ulaIn1MuxOut [25] & \ulaIn2|ulaIn2MuxOut[1]~1_combout ) ) ) ) # ( \ulaIn1|ulaIn1MuxOut [27] & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [28]))) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & 
// (\ulaIn1|ulaIn1MuxOut [26])) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [27] & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [28]))) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (\ulaIn1|ulaIn1MuxOut [26])) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [26]),
	.datab(!\ulaIn1|ulaIn1MuxOut [25]),
	.datac(!\ulaIn1|ulaIn1MuxOut [28]),
	.datad(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datae(!\ulaIn1|ulaIn1MuxOut [27]),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux3~3 .extended_lut = "off";
defparam \ula|Mux3~3 .lut_mask = 64'h0F550F550033FF33;
defparam \ula|Mux3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N24
cyclonev_lcell_comb \ula|Mux3~4 (
// Equation(s):
// \ula|Mux3~4_combout  = ( \ula|ShiftLeft0~40_combout  & ( \ula|Mux3~3_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftLeft0~44_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & 
// (\ula|ShiftLeft0~35_combout ))) ) ) ) # ( !\ula|ShiftLeft0~40_combout  & ( \ula|Mux3~3_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((!\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # (\ula|ShiftLeft0~44_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & 
// (\ula|ShiftLeft0~35_combout  & ((\ulaIn2|ulaIn2MuxOut[2]~3_combout )))) ) ) ) # ( \ula|ShiftLeft0~40_combout  & ( !\ula|Mux3~3_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((\ula|ShiftLeft0~44_combout  & \ulaIn2|ulaIn2MuxOut[2]~3_combout )))) # 
// (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((!\ulaIn2|ulaIn2MuxOut[2]~3_combout )) # (\ula|ShiftLeft0~35_combout ))) ) ) ) # ( !\ula|ShiftLeft0~40_combout  & ( !\ula|Mux3~3_combout  & ( (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftLeft0~44_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftLeft0~35_combout )))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datab(!\ula|ShiftLeft0~35_combout ),
	.datac(!\ula|ShiftLeft0~44_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datae(!\ula|ShiftLeft0~40_combout ),
	.dataf(!\ula|Mux3~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux3~4 .extended_lut = "off";
defparam \ula|Mux3~4 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \ula|Mux3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N15
cyclonev_lcell_comb \ula|Mux3~5 (
// Equation(s):
// \ula|Mux3~5_combout  = ( \ula|ShiftLeft0~28_combout  & ( \ula|Mux3~4_combout  & ( (\ula|Mux3~1_combout  & (((\ula|Mux3~2_combout ) # (\ula|Mux3~0_combout )) # (\ula|Mux14~6_combout ))) ) ) ) # ( !\ula|ShiftLeft0~28_combout  & ( \ula|Mux3~4_combout  & ( 
// (\ula|Mux3~1_combout  & ((\ula|Mux3~0_combout ) # (\ula|Mux14~6_combout ))) ) ) ) # ( \ula|ShiftLeft0~28_combout  & ( !\ula|Mux3~4_combout  & ( (\ula|Mux3~1_combout  & ((\ula|Mux3~2_combout ) # (\ula|Mux14~6_combout ))) ) ) ) # ( 
// !\ula|ShiftLeft0~28_combout  & ( !\ula|Mux3~4_combout  & ( (\ula|Mux14~6_combout  & \ula|Mux3~1_combout ) ) ) )

	.dataa(!\ula|Mux14~6_combout ),
	.datab(!\ula|Mux3~1_combout ),
	.datac(!\ula|Mux3~0_combout ),
	.datad(!\ula|Mux3~2_combout ),
	.datae(!\ula|ShiftLeft0~28_combout ),
	.dataf(!\ula|Mux3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux3~5 .extended_lut = "off";
defparam \ula|Mux3~5 .lut_mask = 64'h1111113313131333;
defparam \ula|Mux3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N36
cyclonev_lcell_comb \ula|Mux3~12 (
// Equation(s):
// \ula|Mux3~12_combout  = ( \ula|LessThan0~40_combout  & ( !\ula|Mux3~5_combout  & ( (!\ula|Mux14~1_combout ) # (!\control|aluOp [3]) ) ) ) # ( !\ula|LessThan0~40_combout  & ( !\ula|Mux3~5_combout  & ( (!\ula|Mux14~1_combout ) # ((!\control|aluOp [3]) # 
// ((!\ula|LessThan0~41_combout  & !\ula|LessThan0~39_combout ))) ) ) )

	.dataa(!\ula|Mux14~1_combout ),
	.datab(!\ula|LessThan0~41_combout ),
	.datac(!\ula|LessThan0~39_combout ),
	.datad(!\control|aluOp [3]),
	.datae(!\ula|LessThan0~40_combout ),
	.dataf(!\ula|Mux3~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux3~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux3~12 .extended_lut = "off";
defparam \ula|Mux3~12 .lut_mask = 64'hFFEAFFAA00000000;
defparam \ula|Mux3~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N42
cyclonev_lcell_comb \ula|ShiftRight0~3 (
// Equation(s):
// \ula|ShiftRight0~3_combout  = ( \ula|ShiftRight0~2_combout  & ( ((!\ulaIn2|ulaIn2MuxOut[0]~2_combout  & (\ulaIn1|ulaIn1MuxOut [28])) # (\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [29])))) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout ) ) ) # ( 
// !\ula|ShiftRight0~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ((!\ulaIn2|ulaIn2MuxOut[0]~2_combout  & (\ulaIn1|ulaIn1MuxOut [28])) # (\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [29]))))) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [28]),
	.datac(!\ulaIn1|ulaIn1MuxOut [29]),
	.datad(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~3 .extended_lut = "off";
defparam \ula|ShiftRight0~3 .lut_mask = 64'h220A220A775F775F;
defparam \ula|ShiftRight0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N30
cyclonev_lcell_comb \ula|Mux3~7 (
// Equation(s):
// \ula|Mux3~7_combout  = ( \ula|ShiftLeft0~6_combout  & ( \ula|ShiftRight0~3_combout  & ( (\ulaIn1|ulaIn1MuxOut [31]) # (\ula|ShiftRight0~11_combout ) ) ) ) # ( !\ula|ShiftLeft0~6_combout  & ( \ula|ShiftRight0~3_combout  & ( ((\ulaIn1|ulaIn1MuxOut [31] & 
// ((!\ula|Mux28~3_combout ) # (\ulaIn2|ulaIn2MuxOut[4]~0_combout )))) # (\ula|ShiftRight0~11_combout ) ) ) ) # ( \ula|ShiftLeft0~6_combout  & ( !\ula|ShiftRight0~3_combout  & ( (!\ula|ShiftRight0~11_combout  & \ulaIn1|ulaIn1MuxOut [31]) ) ) ) # ( 
// !\ula|ShiftLeft0~6_combout  & ( !\ula|ShiftRight0~3_combout  & ( (!\ula|ShiftRight0~11_combout  & (\ulaIn1|ulaIn1MuxOut [31] & ((!\ula|Mux28~3_combout ) # (\ulaIn2|ulaIn2MuxOut[4]~0_combout )))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datab(!\ula|Mux28~3_combout ),
	.datac(!\ula|ShiftRight0~11_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [31]),
	.datae(!\ula|ShiftLeft0~6_combout ),
	.dataf(!\ula|ShiftRight0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux3~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux3~7 .extended_lut = "off";
defparam \ula|Mux3~7 .lut_mask = 64'h00D000F00FDF0FFF;
defparam \ula|Mux3~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N15
cyclonev_lcell_comb \ula|Mux3~8 (
// Equation(s):
// \ula|Mux3~8_combout  = ( \control|aluOp [1] & ( (!\control|aluOp [0] & (!\ulaIn1|ulaIn1MuxOut [28] $ (((!\regmem|regMemory_rtl_1|auto_generated|ram_block1a28 ) # (\control|in2Mux~combout ))))) # (\control|aluOp [0] & (!\ulaIn1|ulaIn1MuxOut [28] & 
// ((!\regmem|regMemory_rtl_1|auto_generated|ram_block1a28 ) # (\control|in2Mux~combout )))) ) ) # ( !\control|aluOp [1] & ( (!\control|aluOp [0] & (\regmem|regMemory_rtl_1|auto_generated|ram_block1a28  & (!\control|in2Mux~combout  & \ulaIn1|ulaIn1MuxOut 
// [28]))) # (\control|aluOp [0] & (((\regmem|regMemory_rtl_1|auto_generated|ram_block1a28  & !\control|in2Mux~combout )) # (\ulaIn1|ulaIn1MuxOut [28]))) ) )

	.dataa(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a28 ),
	.datab(!\control|aluOp [0]),
	.datac(!\control|in2Mux~combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [28]),
	.datae(gnd),
	.dataf(!\control|aluOp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux3~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux3~8 .extended_lut = "off";
defparam \ula|Mux3~8 .lut_mask = 64'h10731073638C638C;
defparam \ula|Mux3~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N45
cyclonev_lcell_comb \ula|Mux3~9 (
// Equation(s):
// \ula|Mux3~9_combout  = ( \ula|Mux3~8_combout  & ( (\ula|Mux9~1_combout  & ((!\ula|Mux14~8_combout ) # (\ulaIn1|ulaIn1MuxOut [12]))) ) ) # ( !\ula|Mux3~8_combout  & ( (\ula|Mux9~1_combout  & (\ulaIn1|ulaIn1MuxOut [12] & \ula|Mux14~8_combout )) ) )

	.dataa(gnd),
	.datab(!\ula|Mux9~1_combout ),
	.datac(!\ulaIn1|ulaIn1MuxOut [12]),
	.datad(!\ula|Mux14~8_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux3~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux3~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux3~9 .extended_lut = "off";
defparam \ula|Mux3~9 .lut_mask = 64'h0003000333033303;
defparam \ula|Mux3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N54
cyclonev_lcell_comb \ula|ShiftRight1~17 (
// Equation(s):
// \ula|ShiftRight1~17_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (\ula|ShiftRight0~2_combout  & \ula|ShiftRight0~11_combout ) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout 
//  & ( (\ulaIn1|ulaIn1MuxOut [29] & \ula|ShiftRight0~11_combout ) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (\ula|ShiftRight0~2_combout  & \ula|ShiftRight0~11_combout ) ) ) ) # ( 
// !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (\ulaIn1|ulaIn1MuxOut [28] & \ula|ShiftRight0~11_combout ) ) ) )

	.dataa(!\ula|ShiftRight0~2_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [28]),
	.datac(!\ulaIn1|ulaIn1MuxOut [29]),
	.datad(!\ula|ShiftRight0~11_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~17 .extended_lut = "off";
defparam \ula|ShiftRight1~17 .lut_mask = 64'h00330055000F0055;
defparam \ula|ShiftRight1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N39
cyclonev_lcell_comb \ula|Mux3~6 (
// Equation(s):
// \ula|Mux3~6_combout  = ( \ula|ShiftRight1~17_combout  & ( (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & (!\ula|ShiftLeft0~6_combout  & (!\control|aluOp [3] & \ula|Mux28~3_combout ))) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datab(!\ula|ShiftLeft0~6_combout ),
	.datac(!\control|aluOp [3]),
	.datad(!\ula|Mux28~3_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight1~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux3~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux3~6 .extended_lut = "off";
defparam \ula|Mux3~6 .lut_mask = 64'h0000000000800080;
defparam \ula|Mux3~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N30
cyclonev_lcell_comb \ula|Mux3~10 (
// Equation(s):
// \ula|Mux3~10_combout  = ( \ula|Add0~126_sumout  & ( !\ula|Mux3~6_combout  & ( (!\ula|Mux2~1_combout  & (!\ula|Mux3~9_combout  & ((!\ula|Mux9~2_combout ) # (!\ula|Mux3~7_combout )))) ) ) ) # ( !\ula|Add0~126_sumout  & ( !\ula|Mux3~6_combout  & ( 
// (!\ula|Mux3~9_combout  & ((!\ula|Mux9~2_combout ) # (!\ula|Mux3~7_combout ))) ) ) )

	.dataa(!\ula|Mux2~1_combout ),
	.datab(!\ula|Mux9~2_combout ),
	.datac(!\ula|Mux3~7_combout ),
	.datad(!\ula|Mux3~9_combout ),
	.datae(!\ula|Add0~126_sumout ),
	.dataf(!\ula|Mux3~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux3~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux3~10 .extended_lut = "off";
defparam \ula|Mux3~10 .lut_mask = 64'hFC00A80000000000;
defparam \ula|Mux3~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N24
cyclonev_lcell_comb \memToRegMux|memToRegOutput[28]~28 (
// Equation(s):
// \memToRegMux|memToRegOutput[28]~28_combout  = ( !\ula|Mux3~12_combout  & ( \ula|Mux3~10_combout  & ( (!\control|Decoder1~0_combout ) # (((!\intMem|instruction [26]) # (\intMem|instruction [28])) # (\intMem|instruction [29])) ) ) ) # ( \ula|Mux3~12_combout 
//  & ( !\ula|Mux3~10_combout  & ( (!\control|Decoder1~0_combout ) # (((!\intMem|instruction [26]) # (\intMem|instruction [28])) # (\intMem|instruction [29])) ) ) ) # ( !\ula|Mux3~12_combout  & ( !\ula|Mux3~10_combout  & ( (!\control|Decoder1~0_combout ) # 
// (((!\intMem|instruction [26]) # (\intMem|instruction [28])) # (\intMem|instruction [29])) ) ) )

	.dataa(!\control|Decoder1~0_combout ),
	.datab(!\intMem|instruction [29]),
	.datac(!\intMem|instruction [28]),
	.datad(!\intMem|instruction [26]),
	.datae(!\ula|Mux3~12_combout ),
	.dataf(!\ula|Mux3~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[28]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[28]~28 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[28]~28 .lut_mask = 64'hFFBFFFBFFFBF0000;
defparam \memToRegMux|memToRegOutput[28]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N9
cyclonev_lcell_comb \ulaIn1|Mux27~0 (
// Equation(s):
// \ulaIn1|Mux27~0_combout  = ( \control|in1Mux [0] & ( (!\control|in1Mux [1] & \intMem|instruction[15]~DUPLICATE_q ) ) ) # ( !\control|in1Mux [0] & ( (!\control|in1Mux [1] & \regmem|regMemory_rtl_0|auto_generated|ram_block1a27 ) ) )

	.dataa(!\control|in1Mux [1]),
	.datab(!\intMem|instruction[15]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a27 ),
	.datae(gnd),
	.dataf(!\control|in1Mux [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux27~0 .extended_lut = "off";
defparam \ulaIn1|Mux27~0 .lut_mask = 64'h00AA00AA22222222;
defparam \ulaIn1|Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N45
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[27] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [27] = ( \ulaIn1|Mux27~0_combout  & ( (\ulaIn1|Mux32~0_combout ) # (\ulaIn1|ulaIn1MuxOut [27]) ) ) # ( !\ulaIn1|Mux27~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [27] & !\ulaIn1|Mux32~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|ulaIn1MuxOut [27]),
	.datad(!\ulaIn1|Mux32~0_combout ),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [27]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[27] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[27] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \ulaIn1|ulaIn1MuxOut[27] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y8_N18
cyclonev_lcell_comb \ula|Mux4~0 (
// Equation(s):
// \ula|Mux4~0_combout  = ( \control|aluOp [1] & ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a27  & ( (\control|in2Mux~combout  & (!\ulaIn1|ulaIn1MuxOut [27] & \control|aluOp [3])) ) ) ) # ( !\control|aluOp [1] & ( 
// \regmem|regMemory_rtl_1|auto_generated|ram_block1a27  & ( (\control|aluOp [3] & ((!\control|in2Mux~combout ) # (\ulaIn1|ulaIn1MuxOut [27]))) ) ) ) # ( \control|aluOp [1] & ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a27  & ( (!\ulaIn1|ulaIn1MuxOut 
// [27] & \control|aluOp [3]) ) ) ) # ( !\control|aluOp [1] & ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a27  & ( (\ulaIn1|ulaIn1MuxOut [27] & \control|aluOp [3]) ) ) )

	.dataa(!\control|in2Mux~combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [27]),
	.datac(!\control|aluOp [3]),
	.datad(gnd),
	.datae(!\control|aluOp [1]),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a27 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux4~0 .extended_lut = "off";
defparam \ula|Mux4~0 .lut_mask = 64'h03030C0C0B0B0404;
defparam \ula|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y8_N36
cyclonev_lcell_comb \ula|ShiftLeft0~48 (
// Equation(s):
// \ula|ShiftLeft0~48_combout  = ( \ula|ShiftLeft0~43_combout  & ( \ula|ShiftLeft0~39_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((\ula|ShiftLeft0~47_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # ((\ula|ShiftLeft0~33_combout )))) ) ) ) # ( !\ula|ShiftLeft0~43_combout  & ( \ula|ShiftLeft0~39_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftLeft0~47_combout 
// ))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # ((\ula|ShiftLeft0~33_combout )))) ) ) ) # ( \ula|ShiftLeft0~43_combout  & ( !\ula|ShiftLeft0~39_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & 
// (((\ula|ShiftLeft0~47_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftLeft0~33_combout )))) ) ) ) # ( !\ula|ShiftLeft0~43_combout  & ( 
// !\ula|ShiftLeft0~39_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftLeft0~47_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftLeft0~33_combout )))) 
// ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datac(!\ula|ShiftLeft0~47_combout ),
	.datad(!\ula|ShiftLeft0~33_combout ),
	.datae(!\ula|ShiftLeft0~43_combout ),
	.dataf(!\ula|ShiftLeft0~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~48 .extended_lut = "off";
defparam \ula|ShiftLeft0~48 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \ula|ShiftLeft0~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N57
cyclonev_lcell_comb \ula|ShiftRight1~6 (
// Equation(s):
// \ula|ShiftRight1~6_combout  = ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a3  & ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a2  & ( !\control|in2Mux~combout  ) ) ) # ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a3  & ( 
// !\regmem|regMemory_rtl_1|auto_generated|ram_block1a2  & ( !\control|in2Mux~combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|in2Mux~combout ),
	.datae(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a3 ),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~6 .extended_lut = "off";
defparam \ula|ShiftRight1~6 .lut_mask = 64'h0000FF00FF000000;
defparam \ula|ShiftRight1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y8_N6
cyclonev_lcell_comb \ula|ShiftLeft0~26 (
// Equation(s):
// \ula|ShiftLeft0~26_combout  = ( \ula|ShiftLeft0~10_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((!\ula|ShiftRight1~6_combout  & ((\ula|ShiftLeft0~25_combout ))) # (\ula|ShiftRight1~6_combout  & (\ula|ShiftLeft0~17_combout )))) # 
// (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftRight1~6_combout )) ) ) # ( !\ula|ShiftLeft0~10_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((!\ula|ShiftRight1~6_combout  & ((\ula|ShiftLeft0~25_combout ))) # (\ula|ShiftRight1~6_combout  & 
// (\ula|ShiftLeft0~17_combout )))) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datab(!\ula|ShiftRight1~6_combout ),
	.datac(!\ula|ShiftLeft0~17_combout ),
	.datad(!\ula|ShiftLeft0~25_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftLeft0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~26 .extended_lut = "off";
defparam \ula|ShiftLeft0~26 .lut_mask = 64'h028A028A139B139B;
defparam \ula|ShiftLeft0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y8_N12
cyclonev_lcell_comb \ula|Mux4~1 (
// Equation(s):
// \ula|Mux4~1_combout  = ( \ula|ShiftLeft0~48_combout  & ( \ula|ShiftLeft0~26_combout  & ( (!\ula|Mux4~0_combout  & ((!\control|aluOp [1]) # (!\ula|Mux15~7_combout ))) ) ) ) # ( !\ula|ShiftLeft0~48_combout  & ( \ula|ShiftLeft0~26_combout  & ( 
// (!\ula|Mux4~0_combout  & ((!\control|aluOp [1]) # ((!\ulaIn2|ulaIn2MuxOut[4]~0_combout ) # (!\ula|Mux15~7_combout )))) ) ) ) # ( \ula|ShiftLeft0~48_combout  & ( !\ula|ShiftLeft0~26_combout  & ( (!\ula|Mux4~0_combout  & ((!\control|aluOp [1]) # 
// ((!\ula|Mux15~7_combout ) # (\ulaIn2|ulaIn2MuxOut[4]~0_combout )))) ) ) ) # ( !\ula|ShiftLeft0~48_combout  & ( !\ula|ShiftLeft0~26_combout  & ( !\ula|Mux4~0_combout  ) ) )

	.dataa(!\ula|Mux4~0_combout ),
	.datab(!\control|aluOp [1]),
	.datac(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datad(!\ula|Mux15~7_combout ),
	.datae(!\ula|ShiftLeft0~48_combout ),
	.dataf(!\ula|ShiftLeft0~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux4~1 .extended_lut = "off";
defparam \ula|Mux4~1 .lut_mask = 64'hAAAAAA8AAAA8AA88;
defparam \ula|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y8_N54
cyclonev_lcell_comb \ula|Mux4~3 (
// Equation(s):
// \ula|Mux4~3_combout  = ( \ula|LessThan0~39_combout  & ( \ula|Mux4~1_combout  & ( !\ula|Mux15~4_combout  ) ) ) # ( !\ula|LessThan0~39_combout  & ( \ula|Mux4~1_combout  & ( (!\ula|Mux15~4_combout ) # ((!\ula|LessThan0~40_combout  & 
// !\ula|LessThan0~41_combout )) ) ) ) # ( \ula|LessThan0~39_combout  & ( !\ula|Mux4~1_combout  & ( (!\ula|Mux15~4_combout  & !\ula|Mux4~2_combout ) ) ) ) # ( !\ula|LessThan0~39_combout  & ( !\ula|Mux4~1_combout  & ( (!\ula|Mux4~2_combout  & 
// ((!\ula|Mux15~4_combout ) # ((!\ula|LessThan0~40_combout  & !\ula|LessThan0~41_combout )))) ) ) )

	.dataa(!\ula|LessThan0~40_combout ),
	.datab(!\ula|Mux15~4_combout ),
	.datac(!\ula|Mux4~2_combout ),
	.datad(!\ula|LessThan0~41_combout ),
	.datae(!\ula|LessThan0~39_combout ),
	.dataf(!\ula|Mux4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux4~3 .extended_lut = "off";
defparam \ula|Mux4~3 .lut_mask = 64'hE0C0C0C0EECCCCCC;
defparam \ula|Mux4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y8_N9
cyclonev_lcell_comb \ula|Mux4~4 (
// Equation(s):
// \ula|Mux4~4_combout  = ( !\control|aluOp [0] & ( !\control|aluOp [2] ) )

	.dataa(!\control|aluOp [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|aluOp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux4~4 .extended_lut = "off";
defparam \ula|Mux4~4 .lut_mask = 64'hAAAAAAAA00000000;
defparam \ula|Mux4~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N18
cyclonev_lcell_comb \ula|ShiftRight0~31 (
// Equation(s):
// \ula|ShiftRight0~31_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [30] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [28] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [29] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [27] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [27]),
	.datab(!\ulaIn1|ulaIn1MuxOut [28]),
	.datac(!\ulaIn1|ulaIn1MuxOut [29]),
	.datad(!\ulaIn1|ulaIn1MuxOut [30]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~31 .extended_lut = "off";
defparam \ula|ShiftRight0~31 .lut_mask = 64'h55550F0F333300FF;
defparam \ula|ShiftRight0~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y8_N15
cyclonev_lcell_comb \ula|Mux4~10 (
// Equation(s):
// \ula|Mux4~10_combout  = ( \control|aluOp [2] & ( (\control|aluOp [1] & (!\control|aluOp [0] & (\ulaIn1|ulaIn1MuxOut [11] & \control|aluOp [3]))) ) )

	.dataa(!\control|aluOp [1]),
	.datab(!\control|aluOp [0]),
	.datac(!\ulaIn1|ulaIn1MuxOut [11]),
	.datad(!\control|aluOp [3]),
	.datae(gnd),
	.dataf(!\control|aluOp [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux4~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux4~10 .extended_lut = "off";
defparam \ula|Mux4~10 .lut_mask = 64'h0000000000040004;
defparam \ula|Mux4~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y8_N24
cyclonev_lcell_comb \ula|Mux4~11 (
// Equation(s):
// \ula|Mux4~11_combout  = ( \ulaIn2|ulaIn2MuxOut[2]~3_combout  & ( \ula|Mux15~5_combout  & ( (!\ula|Mux4~10_combout  & ((!\ula|ShiftRight1~4_combout ) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout ))) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ( 
// \ula|Mux15~5_combout  & ( (!\ula|Mux4~10_combout  & ((!\ula|ShiftRight0~31_combout ) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout ))) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[2]~3_combout  & ( !\ula|Mux15~5_combout  & ( !\ula|Mux4~10_combout  ) ) ) # ( 
// !\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ( !\ula|Mux15~5_combout  & ( !\ula|Mux4~10_combout  ) ) )

	.dataa(!\ula|ShiftRight0~31_combout ),
	.datab(!\ula|Mux4~10_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datad(!\ula|ShiftRight1~4_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.dataf(!\ula|Mux15~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux4~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux4~11 .extended_lut = "off";
defparam \ula|Mux4~11 .lut_mask = 64'hCCCCCCCC8C8CCC0C;
defparam \ula|Mux4~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y8_N36
cyclonev_lcell_comb \ula|Mux4~6 (
// Equation(s):
// \ula|Mux4~6_combout  = ( \control|aluOp [1] & ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a27  & ( (\control|aluOp [3] & (!\ulaIn1|ulaIn1MuxOut [27] $ (\control|in2Mux~combout ))) ) ) ) # ( !\control|aluOp [1] & ( 
// \regmem|regMemory_rtl_1|auto_generated|ram_block1a27  & ( (\ulaIn1|ulaIn1MuxOut [27] & (\control|aluOp [3] & !\control|in2Mux~combout )) ) ) ) # ( \control|aluOp [1] & ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a27  & ( (\ulaIn1|ulaIn1MuxOut [27] 
// & \control|aluOp [3]) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [27]),
	.datab(!\control|aluOp [3]),
	.datac(!\control|in2Mux~combout ),
	.datad(gnd),
	.datae(!\control|aluOp [1]),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a27 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux4~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux4~6 .extended_lut = "off";
defparam \ula|Mux4~6 .lut_mask = 64'h0000111110102121;
defparam \ula|Mux4~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y8_N42
cyclonev_lcell_comb \ula|Mux4~7 (
// Equation(s):
// \ula|Mux4~7_combout  = (!\control|aluOp [3] & \control|aluOp [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|aluOp [3]),
	.datad(!\control|aluOp [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux4~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux4~7 .extended_lut = "off";
defparam \ula|Mux4~7 .lut_mask = 64'h00F000F000F000F0;
defparam \ula|Mux4~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y8_N3
cyclonev_lcell_comb \ula|Mux4~8 (
// Equation(s):
// \ula|Mux4~8_combout  = ( \ula|ShiftRight0~31_combout  & ( \ula|ShiftLeft0~6_combout  & ( (\ulaIn1|ulaIn1MuxOut [31] & \ula|Mux4~7_combout ) ) ) ) # ( !\ula|ShiftRight0~31_combout  & ( \ula|ShiftLeft0~6_combout  & ( (\ulaIn1|ulaIn1MuxOut [31] & 
// \ula|Mux4~7_combout ) ) ) ) # ( \ula|ShiftRight0~31_combout  & ( !\ula|ShiftLeft0~6_combout  & ( (\ula|Mux4~7_combout  & (((!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & \ula|ShiftRight0~11_combout )) # (\ulaIn1|ulaIn1MuxOut [31]))) ) ) ) # ( 
// !\ula|ShiftRight0~31_combout  & ( !\ula|ShiftLeft0~6_combout  & ( (\ulaIn1|ulaIn1MuxOut [31] & (\ula|Mux4~7_combout  & ((!\ula|ShiftRight0~11_combout ) # (\ulaIn2|ulaIn2MuxOut[4]~0_combout )))) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [31]),
	.datab(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datac(!\ula|ShiftRight0~11_combout ),
	.datad(!\ula|Mux4~7_combout ),
	.datae(!\ula|ShiftRight0~31_combout ),
	.dataf(!\ula|ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux4~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux4~8 .extended_lut = "off";
defparam \ula|Mux4~8 .lut_mask = 64'h0051005D00550055;
defparam \ula|Mux4~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y8_N18
cyclonev_lcell_comb \ula|Mux4~9 (
// Equation(s):
// \ula|Mux4~9_combout  = ( \ula|ShiftLeft0~48_combout  & ( \ula|Mux15~7_combout  & ( (!\ula|Mux4~8_combout  & (((\ulaIn2|ulaIn2MuxOut[4]~0_combout  & !\ula|ShiftLeft0~26_combout )) # (\control|aluOp [1]))) ) ) ) # ( !\ula|ShiftLeft0~48_combout  & ( 
// \ula|Mux15~7_combout  & ( (!\ula|Mux4~8_combout  & (((!\ulaIn2|ulaIn2MuxOut[4]~0_combout ) # (!\ula|ShiftLeft0~26_combout )) # (\control|aluOp [1]))) ) ) ) # ( \ula|ShiftLeft0~48_combout  & ( !\ula|Mux15~7_combout  & ( !\ula|Mux4~8_combout  ) ) ) # ( 
// !\ula|ShiftLeft0~48_combout  & ( !\ula|Mux15~7_combout  & ( !\ula|Mux4~8_combout  ) ) )

	.dataa(!\control|aluOp [1]),
	.datab(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datac(!\ula|Mux4~8_combout ),
	.datad(!\ula|ShiftLeft0~26_combout ),
	.datae(!\ula|ShiftLeft0~48_combout ),
	.dataf(!\ula|Mux15~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux4~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux4~9 .extended_lut = "off";
defparam \ula|Mux4~9 .lut_mask = 64'hF0F0F0F0F0D07050;
defparam \ula|Mux4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y8_N48
cyclonev_lcell_comb \ula|Mux4~12 (
// Equation(s):
// \ula|Mux4~12_combout  = ( \ula|Add0~122_sumout  & ( \ula|Mux4~9_combout  & ( (!\ula|Mux4~5_combout  & (\ula|Mux4~11_combout  & ((!\ula|Mux4~4_combout ) # (!\ula|Mux4~6_combout )))) ) ) ) # ( !\ula|Add0~122_sumout  & ( \ula|Mux4~9_combout  & ( 
// (\ula|Mux4~11_combout  & ((!\ula|Mux4~4_combout ) # (!\ula|Mux4~6_combout ))) ) ) ) # ( \ula|Add0~122_sumout  & ( !\ula|Mux4~9_combout  & ( (!\ula|Mux4~5_combout  & (!\ula|Mux4~4_combout  & \ula|Mux4~11_combout )) ) ) ) # ( !\ula|Add0~122_sumout  & ( 
// !\ula|Mux4~9_combout  & ( (!\ula|Mux4~4_combout  & \ula|Mux4~11_combout ) ) ) )

	.dataa(!\ula|Mux4~5_combout ),
	.datab(!\ula|Mux4~4_combout ),
	.datac(!\ula|Mux4~11_combout ),
	.datad(!\ula|Mux4~6_combout ),
	.datae(!\ula|Add0~122_sumout ),
	.dataf(!\ula|Mux4~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux4~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux4~12 .extended_lut = "off";
defparam \ula|Mux4~12 .lut_mask = 64'h0C0C08080F0C0A08;
defparam \ula|Mux4~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y8_N30
cyclonev_lcell_comb \memToRegMux|memToRegOutput[27]~27 (
// Equation(s):
// \memToRegMux|memToRegOutput[27]~27_combout  = ( !\ula|Mux4~3_combout  & ( \ula|Mux4~12_combout  & ( (!\control|Decoder1~0_combout ) # ((!\intMem|instruction [26]) # ((\intMem|instruction [28]) # (\intMem|instruction [29]))) ) ) ) # ( \ula|Mux4~3_combout  
// & ( !\ula|Mux4~12_combout  & ( (!\control|Decoder1~0_combout ) # ((!\intMem|instruction [26]) # ((\intMem|instruction [28]) # (\intMem|instruction [29]))) ) ) ) # ( !\ula|Mux4~3_combout  & ( !\ula|Mux4~12_combout  & ( (!\control|Decoder1~0_combout ) # 
// ((!\intMem|instruction [26]) # ((\intMem|instruction [28]) # (\intMem|instruction [29]))) ) ) )

	.dataa(!\control|Decoder1~0_combout ),
	.datab(!\intMem|instruction [26]),
	.datac(!\intMem|instruction [29]),
	.datad(!\intMem|instruction [28]),
	.datae(!\ula|Mux4~3_combout ),
	.dataf(!\ula|Mux4~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[27]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[27]~27 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[27]~27 .lut_mask = 64'hEFFFEFFFEFFF0000;
defparam \memToRegMux|memToRegOutput[27]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N9
cyclonev_lcell_comb \ulaIn1|Mux26~0 (
// Equation(s):
// \ulaIn1|Mux26~0_combout  = ( \control|in1Mux [0] & ( (\intMem|instruction[15]~DUPLICATE_q  & !\control|in1Mux [1]) ) ) # ( !\control|in1Mux [0] & ( (!\control|in1Mux [1] & \regmem|regMemory_rtl_0|auto_generated|ram_block1a26 ) ) )

	.dataa(!\intMem|instruction[15]~DUPLICATE_q ),
	.datab(!\control|in1Mux [1]),
	.datac(gnd),
	.datad(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a26 ),
	.datae(gnd),
	.dataf(!\control|in1Mux [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux26~0 .extended_lut = "off";
defparam \ulaIn1|Mux26~0 .lut_mask = 64'h00CC00CC44444444;
defparam \ulaIn1|Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N54
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[26] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [26] = ( \ulaIn1|Mux26~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [26]) # (\ulaIn1|Mux32~0_combout ) ) ) # ( !\ulaIn1|Mux26~0_combout  & ( (!\ulaIn1|Mux32~0_combout  & \ulaIn1|ulaIn1MuxOut [26]) ) )

	.dataa(gnd),
	.datab(!\ulaIn1|Mux32~0_combout ),
	.datac(gnd),
	.datad(!\ulaIn1|ulaIn1MuxOut [26]),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [26]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[26] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[26] .lut_mask = 64'h00CC00CC33FF33FF;
defparam \ulaIn1|ulaIn1MuxOut[26] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N24
cyclonev_lcell_comb \ula|Mux5~3 (
// Equation(s):
// \ula|Mux5~3_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a26  & ( (!\control|aluOp [0] & ((!\control|aluOp [1] & (\ulaIn1|ulaIn1MuxOut [26] & !\control|in2Mux~combout )) # (\control|aluOp [1] & (!\ulaIn1|ulaIn1MuxOut [26] $ 
// (\control|in2Mux~combout ))))) # (\control|aluOp [0] & (!\control|aluOp [1] $ (((!\ulaIn1|ulaIn1MuxOut [26] & \control|in2Mux~combout ))))) ) ) # ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a26  & ( (!\control|aluOp [0] & (\control|aluOp [1] & 
// \ulaIn1|ulaIn1MuxOut [26])) # (\control|aluOp [0] & (!\control|aluOp [1] $ (!\ulaIn1|ulaIn1MuxOut [26]))) ) )

	.dataa(!\control|aluOp [0]),
	.datab(!\control|aluOp [1]),
	.datac(!\ulaIn1|ulaIn1MuxOut [26]),
	.datad(!\control|in2Mux~combout ),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a26 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux5~3 .extended_lut = "off";
defparam \ula|Mux5~3 .lut_mask = 64'h161616166C166C16;
defparam \ula|Mux5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N30
cyclonev_lcell_comb \ula|Mux5~4 (
// Equation(s):
// \ula|Mux5~4_combout  = ( \ula|Mux5~3_combout  & ( (\ula|Mux9~1_combout  & ((!\ula|Mux14~8_combout ) # (\ulaIn1|ulaIn1MuxOut [10]))) ) ) # ( !\ula|Mux5~3_combout  & ( (\ulaIn1|ulaIn1MuxOut [10] & (\ula|Mux14~8_combout  & \ula|Mux9~1_combout )) ) )

	.dataa(gnd),
	.datab(!\ulaIn1|ulaIn1MuxOut [10]),
	.datac(!\ula|Mux14~8_combout ),
	.datad(!\ula|Mux9~1_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux5~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux5~4 .extended_lut = "off";
defparam \ula|Mux5~4 .lut_mask = 64'h0003000300F300F3;
defparam \ula|Mux5~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N33
cyclonev_lcell_comb \ula|Mux6~5 (
// Equation(s):
// \ula|Mux6~5_combout  = ( !\ula|ShiftLeft0~6_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|Mux28~3_combout  & !\ulaIn2|ulaIn2MuxOut[4]~0_combout )) ) )

	.dataa(gnd),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datac(!\ula|Mux28~3_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux6~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux6~5 .extended_lut = "off";
defparam \ula|Mux6~5 .lut_mask = 64'h0C000C0000000000;
defparam \ula|Mux6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N9
cyclonev_lcell_comb \ula|Mux6~8 (
// Equation(s):
// \ula|Mux6~8_combout  = ( !\control|aluOp [2] & ( !\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ( (\control|aluOp [1] & (!\control|aluOp [0] & (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & !\ula|ShiftLeft0~6_combout ))) ) ) )

	.dataa(!\control|aluOp [1]),
	.datab(!\control|aluOp [0]),
	.datac(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datad(!\ula|ShiftLeft0~6_combout ),
	.datae(!\control|aluOp [2]),
	.dataf(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux6~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux6~8 .extended_lut = "off";
defparam \ula|Mux6~8 .lut_mask = 64'h4000000000000000;
defparam \ula|Mux6~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N45
cyclonev_lcell_comb \ula|ShiftRight0~26 (
// Equation(s):
// \ula|ShiftRight0~26_combout  = ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [31] ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [30]))) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & 
// (\ulaIn1|ulaIn1MuxOut [31])) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [31]),
	.datab(gnd),
	.datac(!\ulaIn1|ulaIn1MuxOut [30]),
	.datad(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datae(gnd),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~26 .extended_lut = "off";
defparam \ula|ShiftRight0~26 .lut_mask = 64'h0F550F5555555555;
defparam \ula|ShiftRight0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N21
cyclonev_lcell_comb \ula|ShiftRight1~25 (
// Equation(s):
// \ula|ShiftRight1~25_combout  = ( \ula|ShiftRight0~23_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # (\ula|ShiftRight0~26_combout ) ) ) # ( !\ula|ShiftRight0~23_combout  & ( (\ula|ShiftRight0~26_combout  & \ulaIn2|ulaIn2MuxOut[2]~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ula|ShiftRight0~26_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight0~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~25 .extended_lut = "off";
defparam \ula|ShiftRight1~25 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \ula|ShiftRight1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N36
cyclonev_lcell_comb \ula|ShiftRight1~2 (
// Equation(s):
// \ula|ShiftRight1~2_combout  = ( \ula|ShiftRight0~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|ShiftRight0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~2 .extended_lut = "off";
defparam \ula|ShiftRight1~2 .lut_mask = 64'h00000000F0F0F0F0;
defparam \ula|ShiftRight1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N51
cyclonev_lcell_comb \ula|ShiftRight1~24 (
// Equation(s):
// \ula|ShiftRight1~24_combout  = ( \ula|ShiftRight0~23_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # (\ula|ShiftRight1~2_combout ) ) ) # ( !\ula|ShiftRight0~23_combout  & ( (\ula|ShiftRight1~2_combout  & \ulaIn2|ulaIn2MuxOut[2]~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ula|ShiftRight1~2_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight0~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~24 .extended_lut = "off";
defparam \ula|ShiftRight1~24 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \ula|ShiftRight1~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N54
cyclonev_lcell_comb \ula|Mux5~5 (
// Equation(s):
// \ula|Mux5~5_combout  = ( \ula|ShiftRight1~25_combout  & ( \ula|ShiftRight1~24_combout  & ( (!\ula|Mux5~4_combout  & (((!\ula|Mux6~5_combout  & !\ula|Mux6~8_combout )) # (\control|aluOp [3]))) ) ) ) # ( !\ula|ShiftRight1~25_combout  & ( 
// \ula|ShiftRight1~24_combout  & ( (!\ula|Mux5~4_combout  & ((!\ula|Mux6~5_combout ) # (\control|aluOp [3]))) ) ) ) # ( \ula|ShiftRight1~25_combout  & ( !\ula|ShiftRight1~24_combout  & ( (!\ula|Mux5~4_combout  & (((!\ula|Mux6~8_combout ) # 
// (\ula|Mux6~5_combout )) # (\control|aluOp [3]))) ) ) ) # ( !\ula|ShiftRight1~25_combout  & ( !\ula|ShiftRight1~24_combout  & ( !\ula|Mux5~4_combout  ) ) )

	.dataa(!\ula|Mux5~4_combout ),
	.datab(!\control|aluOp [3]),
	.datac(!\ula|Mux6~5_combout ),
	.datad(!\ula|Mux6~8_combout ),
	.datae(!\ula|ShiftRight1~25_combout ),
	.dataf(!\ula|ShiftRight1~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux5~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux5~5 .extended_lut = "off";
defparam \ula|Mux5~5 .lut_mask = 64'hAAAAAA2AA2A2A222;
defparam \ula|Mux5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N0
cyclonev_lcell_comb \ula|Mux5~9 (
// Equation(s):
// \ula|Mux5~9_combout  = ( \ula|Mux5~5_combout  & ( \ula|LessThan0~39_combout  & ( (!\control|aluOp [3]) # (!\ula|Mux14~1_combout ) ) ) ) # ( \ula|Mux5~5_combout  & ( !\ula|LessThan0~39_combout  & ( (!\control|aluOp [3]) # ((!\ula|Mux14~1_combout ) # 
// ((!\ula|LessThan0~41_combout  & !\ula|LessThan0~40_combout ))) ) ) )

	.dataa(!\control|aluOp [3]),
	.datab(!\ula|LessThan0~41_combout ),
	.datac(!\ula|Mux14~1_combout ),
	.datad(!\ula|LessThan0~40_combout ),
	.datae(!\ula|Mux5~5_combout ),
	.dataf(!\ula|LessThan0~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux5~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux5~9 .extended_lut = "off";
defparam \ula|Mux5~9 .lut_mask = 64'h0000FEFA0000FAFA;
defparam \ula|Mux5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N42
cyclonev_lcell_comb \ula|Mux6~1 (
// Equation(s):
// \ula|Mux6~1_combout  = ( \ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( \ula|ShiftLeft0~6_combout  & ( (\control|aluOp [2] & \control|aluOp [1]) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( \ula|ShiftLeft0~6_combout  & ( (\control|aluOp [2] & \control|aluOp 
// [1]) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( !\ula|ShiftLeft0~6_combout  & ( (\control|aluOp [2] & \control|aluOp [1]) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( !\ula|ShiftLeft0~6_combout  & ( (!\control|aluOp [2] & (!\control|aluOp [0] & 
// (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & \control|aluOp [1]))) # (\control|aluOp [2] & (((!\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # (\control|aluOp [1])))) ) ) )

	.dataa(!\control|aluOp [0]),
	.datab(!\control|aluOp [2]),
	.datac(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datad(!\control|aluOp [1]),
	.datae(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.dataf(!\ula|ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux6~1 .extended_lut = "off";
defparam \ula|Mux6~1 .lut_mask = 64'h30B3003300330033;
defparam \ula|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N15
cyclonev_lcell_comb \ula|Mux6~6 (
// Equation(s):
// \ula|Mux6~6_combout  = ( \ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( \ula|ShiftLeft0~6_combout  & ( (\control|aluOp [2] & !\control|aluOp [1]) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( \ula|ShiftLeft0~6_combout  & ( (\control|aluOp [2] & 
// !\control|aluOp [1]) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( !\ula|ShiftLeft0~6_combout  & ( (!\control|aluOp [1] & ((\control|aluOp [2]) # (\control|aluOp [0]))) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( !\ula|ShiftLeft0~6_combout  & ( 
// (!\control|aluOp [1] & (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\control|aluOp [2]) # (\control|aluOp [0])))) # (\control|aluOp [1] & (!\control|aluOp [0] & (!\control|aluOp [2] & !\ulaIn2|ulaIn2MuxOut[3]~4_combout ))) ) ) )

	.dataa(!\control|aluOp [0]),
	.datab(!\control|aluOp [2]),
	.datac(!\control|aluOp [1]),
	.datad(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.dataf(!\ula|ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux6~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux6~6 .extended_lut = "off";
defparam \ula|Mux6~6 .lut_mask = 64'h0870707030303030;
defparam \ula|Mux6~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N27
cyclonev_lcell_comb \ula|Mux6~7 (
// Equation(s):
// \ula|Mux6~7_combout  = ( !\ula|Mux6~5_combout  & ( (!\control|aluOp [3] & !\ula|Mux6~6_combout ) ) )

	.dataa(!\control|aluOp [3]),
	.datab(gnd),
	.datac(!\ula|Mux6~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux6~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux6~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux6~7 .extended_lut = "off";
defparam \ula|Mux6~7 .lut_mask = 64'hA0A0A0A000000000;
defparam \ula|Mux6~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N42
cyclonev_lcell_comb \ula|ShiftLeft0~24 (
// Equation(s):
// \ula|ShiftLeft0~24_combout  = ( \ula|ShiftLeft0~15_combout  & ( (!\ula|ShiftRight1~6_combout  & (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftLeft0~23_combout )))) # (\ula|ShiftRight1~6_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # 
// ((\ula|ShiftLeft0~9_combout )))) ) ) # ( !\ula|ShiftLeft0~15_combout  & ( (!\ula|ShiftRight1~6_combout  & (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftLeft0~23_combout )))) # (\ula|ShiftRight1~6_combout  & (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & 
// (\ula|ShiftLeft0~9_combout ))) ) )

	.dataa(!\ula|ShiftRight1~6_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datac(!\ula|ShiftLeft0~9_combout ),
	.datad(!\ula|ShiftLeft0~23_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftLeft0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~24 .extended_lut = "off";
defparam \ula|ShiftLeft0~24 .lut_mask = 64'h0189018945CD45CD;
defparam \ula|ShiftLeft0~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N30
cyclonev_lcell_comb \ula|Mux5~0 (
// Equation(s):
// \ula|Mux5~0_combout  = ( \ula|ShiftLeft0~46_combout  & ( \ula|ShiftLeft0~42_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftLeft0~38_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// ((\ula|ShiftLeft0~31_combout )))) ) ) ) # ( !\ula|ShiftLeft0~46_combout  & ( \ula|ShiftLeft0~42_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftLeft0~38_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  
// & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # ((\ula|ShiftLeft0~31_combout )))) ) ) ) # ( \ula|ShiftLeft0~46_combout  & ( !\ula|ShiftLeft0~42_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # 
// ((\ula|ShiftLeft0~38_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftLeft0~31_combout )))) ) ) ) # ( !\ula|ShiftLeft0~46_combout  & ( !\ula|ShiftLeft0~42_combout  & ( 
// (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftLeft0~38_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftLeft0~31_combout ))))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datac(!\ula|ShiftLeft0~38_combout ),
	.datad(!\ula|ShiftLeft0~31_combout ),
	.datae(!\ula|ShiftLeft0~46_combout ),
	.dataf(!\ula|ShiftLeft0~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux5~0 .extended_lut = "off";
defparam \ula|Mux5~0 .lut_mask = 64'h02138A9B4657CEDF;
defparam \ula|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N48
cyclonev_lcell_comb \ula|Mux5~7 (
// Equation(s):
// \ula|Mux5~7_combout  = ( \ula|Mux5~0_combout  & ( (!\ula|Mux14~6_combout  & (!\ula|Mux3~0_combout  & ((!\ula|Mux3~2_combout ) # (!\ula|ShiftLeft0~24_combout )))) ) ) # ( !\ula|Mux5~0_combout  & ( (!\ula|Mux14~6_combout  & ((!\ula|Mux3~2_combout ) # 
// (!\ula|ShiftLeft0~24_combout ))) ) )

	.dataa(!\ula|Mux3~2_combout ),
	.datab(!\ula|Mux14~6_combout ),
	.datac(!\ula|Mux3~0_combout ),
	.datad(!\ula|ShiftLeft0~24_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux5~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux5~7 .extended_lut = "off";
defparam \ula|Mux5~7 .lut_mask = 64'hCC88CC88C080C080;
defparam \ula|Mux5~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N18
cyclonev_lcell_comb \ula|Mux5~8 (
// Equation(s):
// \ula|Mux5~8_combout  = ( \ula|Mux5~7_combout  & ( (\ula|Mux6~1_combout  & (\ula|Mux6~7_combout  & \ula|Add0~118_sumout )) ) ) # ( !\ula|Mux5~7_combout  & ( (\ula|Mux6~7_combout  & ((!\ula|Mux6~1_combout ) # (\ula|Add0~118_sumout ))) ) )

	.dataa(gnd),
	.datab(!\ula|Mux6~1_combout ),
	.datac(!\ula|Mux6~7_combout ),
	.datad(!\ula|Add0~118_sumout ),
	.datae(gnd),
	.dataf(!\ula|Mux5~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux5~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux5~8 .extended_lut = "off";
defparam \ula|Mux5~8 .lut_mask = 64'h0C0F0C0F00030003;
defparam \ula|Mux5~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N6
cyclonev_lcell_comb \memToRegMux|memToRegOutput[26]~26 (
// Equation(s):
// \memToRegMux|memToRegOutput[26]~26_combout  = ( \ula|Mux5~9_combout  & ( \ula|Mux5~8_combout  & ( (!\intMem|instruction [26]) # (((!\control|Decoder1~0_combout ) # (\intMem|instruction [28])) # (\intMem|instruction [29])) ) ) ) # ( !\ula|Mux5~9_combout  & 
// ( \ula|Mux5~8_combout  & ( (!\intMem|instruction [26]) # (((!\control|Decoder1~0_combout ) # (\intMem|instruction [28])) # (\intMem|instruction [29])) ) ) ) # ( !\ula|Mux5~9_combout  & ( !\ula|Mux5~8_combout  & ( (!\intMem|instruction [26]) # 
// (((!\control|Decoder1~0_combout ) # (\intMem|instruction [28])) # (\intMem|instruction [29])) ) ) )

	.dataa(!\intMem|instruction [26]),
	.datab(!\intMem|instruction [29]),
	.datac(!\control|Decoder1~0_combout ),
	.datad(!\intMem|instruction [28]),
	.datae(!\ula|Mux5~9_combout ),
	.dataf(!\ula|Mux5~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[26]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[26]~26 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[26]~26 .lut_mask = 64'hFBFF0000FBFFFBFF;
defparam \memToRegMux|memToRegOutput[26]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N57
cyclonev_lcell_comb \ula|Mux6~9 (
// Equation(s):
// \ula|Mux6~9_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a25  & ( \ulaIn1|ulaIn1MuxOut [25] & ( !\control|aluOp [1] $ (((!\control|aluOp [0] & \control|in2Mux~combout ))) ) ) ) # ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a25  & 
// ( \ulaIn1|ulaIn1MuxOut [25] & ( !\control|aluOp [0] $ (!\control|aluOp [1]) ) ) ) # ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a25  & ( !\ulaIn1|ulaIn1MuxOut [25] & ( (!\control|aluOp [0] & (!\control|in2Mux~combout  & \control|aluOp [1])) # 
// (\control|aluOp [0] & (!\control|in2Mux~combout  $ (\control|aluOp [1]))) ) ) ) # ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a25  & ( !\ulaIn1|ulaIn1MuxOut [25] & ( (\control|aluOp [0] & \control|aluOp [1]) ) ) )

	.dataa(gnd),
	.datab(!\control|aluOp [0]),
	.datac(!\control|in2Mux~combout ),
	.datad(!\control|aluOp [1]),
	.datae(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a25 ),
	.dataf(!\ulaIn1|ulaIn1MuxOut [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux6~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux6~9 .extended_lut = "off";
defparam \ula|Mux6~9 .lut_mask = 64'h003330C333CCF30C;
defparam \ula|Mux6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N21
cyclonev_lcell_comb \ula|Mux6~10 (
// Equation(s):
// \ula|Mux6~10_combout  = ( \ulaIn1|ulaIn1MuxOut [9] & ( (\ula|Mux9~1_combout  & ((\ula|Mux6~9_combout ) # (\ula|Mux14~8_combout ))) ) ) # ( !\ulaIn1|ulaIn1MuxOut [9] & ( (\ula|Mux9~1_combout  & (!\ula|Mux14~8_combout  & \ula|Mux6~9_combout )) ) )

	.dataa(!\ula|Mux9~1_combout ),
	.datab(!\ula|Mux14~8_combout ),
	.datac(gnd),
	.datad(!\ula|Mux6~9_combout ),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux6~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux6~10 .extended_lut = "off";
defparam \ula|Mux6~10 .lut_mask = 64'h0044004411551155;
defparam \ula|Mux6~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N15
cyclonev_lcell_comb \ula|ShiftRight0~15 (
// Equation(s):
// \ula|ShiftRight0~15_combout  = ( \ulaIn1|ulaIn1MuxOut [27] & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [26]))) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (\ulaIn1|ulaIn1MuxOut [28])) ) ) ) # ( 
// !\ulaIn1|ulaIn1MuxOut [27] & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [26]))) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (\ulaIn1|ulaIn1MuxOut [28])) ) ) ) # ( \ulaIn1|ulaIn1MuxOut [27] & ( 
// !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (\ulaIn1|ulaIn1MuxOut [25]) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout ) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [27] & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & \ulaIn1|ulaIn1MuxOut [25]) ) 
// ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [28]),
	.datac(!\ulaIn1|ulaIn1MuxOut [25]),
	.datad(!\ulaIn1|ulaIn1MuxOut [26]),
	.datae(!\ulaIn1|ulaIn1MuxOut [27]),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~15 .extended_lut = "off";
defparam \ula|ShiftRight0~15 .lut_mask = 64'h0A0A5F5F11BB11BB;
defparam \ula|ShiftRight0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N51
cyclonev_lcell_comb \ula|ShiftRight1~23 (
// Equation(s):
// \ula|ShiftRight1~23_combout  = ( \ula|ShiftRight0~15_combout  & ( \ula|ShiftRight0~18_combout  ) ) # ( !\ula|ShiftRight0~15_combout  & ( \ula|ShiftRight0~18_combout  & ( \ulaIn2|ulaIn2MuxOut[2]~3_combout  ) ) ) # ( \ula|ShiftRight0~15_combout  & ( 
// !\ula|ShiftRight0~18_combout  & ( !\ulaIn2|ulaIn2MuxOut[2]~3_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datad(gnd),
	.datae(!\ula|ShiftRight0~15_combout ),
	.dataf(!\ula|ShiftRight0~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~23 .extended_lut = "off";
defparam \ula|ShiftRight1~23 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \ula|ShiftRight1~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N15
cyclonev_lcell_comb \ula|ShiftRight1~22 (
// Equation(s):
// \ula|ShiftRight1~22_combout  = ( \ula|ShiftRight1~0_combout  & ( (\ula|ShiftRight0~15_combout ) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout ) ) ) # ( !\ula|ShiftRight1~0_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & \ula|ShiftRight0~15_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datad(!\ula|ShiftRight0~15_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~22 .extended_lut = "off";
defparam \ula|ShiftRight1~22 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \ula|ShiftRight1~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N0
cyclonev_lcell_comb \ula|Mux6~11 (
// Equation(s):
// \ula|Mux6~11_combout  = ( \ula|Mux6~5_combout  & ( \ula|Mux6~8_combout  & ( (!\ula|Mux6~10_combout  & ((!\ula|ShiftRight1~22_combout ) # (\control|aluOp [3]))) ) ) ) # ( !\ula|Mux6~5_combout  & ( \ula|Mux6~8_combout  & ( (!\ula|Mux6~10_combout  & 
// ((!\ula|ShiftRight1~23_combout ) # (\control|aluOp [3]))) ) ) ) # ( \ula|Mux6~5_combout  & ( !\ula|Mux6~8_combout  & ( (!\ula|Mux6~10_combout  & ((!\ula|ShiftRight1~22_combout ) # (\control|aluOp [3]))) ) ) ) # ( !\ula|Mux6~5_combout  & ( 
// !\ula|Mux6~8_combout  & ( !\ula|Mux6~10_combout  ) ) )

	.dataa(!\ula|Mux6~10_combout ),
	.datab(!\control|aluOp [3]),
	.datac(!\ula|ShiftRight1~23_combout ),
	.datad(!\ula|ShiftRight1~22_combout ),
	.datae(!\ula|Mux6~5_combout ),
	.dataf(!\ula|Mux6~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux6~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux6~11 .extended_lut = "off";
defparam \ula|Mux6~11 .lut_mask = 64'hAAAAAA22A2A2AA22;
defparam \ula|Mux6~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N36
cyclonev_lcell_comb \ula|Mux6~15 (
// Equation(s):
// \ula|Mux6~15_combout  = ( \ula|Mux6~11_combout  & ( \ula|LessThan0~41_combout  & ( (!\ula|Mux14~1_combout ) # (!\control|aluOp [3]) ) ) ) # ( \ula|Mux6~11_combout  & ( !\ula|LessThan0~41_combout  & ( (!\ula|Mux14~1_combout ) # ((!\control|aluOp [3]) # 
// ((!\ula|LessThan0~39_combout  & !\ula|LessThan0~40_combout ))) ) ) )

	.dataa(!\ula|Mux14~1_combout ),
	.datab(!\ula|LessThan0~39_combout ),
	.datac(!\control|aluOp [3]),
	.datad(!\ula|LessThan0~40_combout ),
	.datae(!\ula|Mux6~11_combout ),
	.dataf(!\ula|LessThan0~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux6~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux6~15 .extended_lut = "off";
defparam \ula|Mux6~15 .lut_mask = 64'h0000FEFA0000FAFA;
defparam \ula|Mux6~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N36
cyclonev_lcell_comb \ula|ShiftLeft0~22 (
// Equation(s):
// \ula|ShiftLeft0~22_combout  = ( \ula|ShiftLeft0~21_combout  & ( \ula|ShiftLeft0~8_combout  & ( (!\ula|ShiftRight1~6_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout ))) # (\ula|ShiftRight1~6_combout  & ((\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # 
// (\ula|ShiftLeft0~13_combout ))) ) ) ) # ( !\ula|ShiftLeft0~21_combout  & ( \ula|ShiftLeft0~8_combout  & ( (\ula|ShiftRight1~6_combout  & ((\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # (\ula|ShiftLeft0~13_combout ))) ) ) ) # ( \ula|ShiftLeft0~21_combout  & ( 
// !\ula|ShiftLeft0~8_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((!\ula|ShiftRight1~6_combout ) # (\ula|ShiftLeft0~13_combout ))) ) ) ) # ( !\ula|ShiftLeft0~21_combout  & ( !\ula|ShiftLeft0~8_combout  & ( (\ula|ShiftRight1~6_combout  & 
// (\ula|ShiftLeft0~13_combout  & !\ulaIn2|ulaIn2MuxOut[3]~4_combout )) ) ) )

	.dataa(!\ula|ShiftRight1~6_combout ),
	.datab(!\ula|ShiftLeft0~13_combout ),
	.datac(gnd),
	.datad(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datae(!\ula|ShiftLeft0~21_combout ),
	.dataf(!\ula|ShiftLeft0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~22 .extended_lut = "off";
defparam \ula|ShiftLeft0~22 .lut_mask = 64'h1100BB001155BB55;
defparam \ula|ShiftLeft0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N30
cyclonev_lcell_comb \ula|Mux6~2 (
// Equation(s):
// \ula|Mux6~2_combout  = ( \ula|ShiftLeft0~37_combout  & ( \ula|ShiftLeft0~41_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((\ulaIn2|ulaIn2MuxOut[3]~4_combout )) # (\ula|ShiftLeft0~45_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// (((!\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # (\ula|ShiftLeft0~29_combout )))) ) ) ) # ( !\ula|ShiftLeft0~37_combout  & ( \ula|ShiftLeft0~41_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftLeft0~45_combout  & (!\ulaIn2|ulaIn2MuxOut[3]~4_combout 
// ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((!\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # (\ula|ShiftLeft0~29_combout )))) ) ) ) # ( \ula|ShiftLeft0~37_combout  & ( !\ula|ShiftLeft0~41_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// (((\ulaIn2|ulaIn2MuxOut[3]~4_combout )) # (\ula|ShiftLeft0~45_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((\ulaIn2|ulaIn2MuxOut[3]~4_combout  & \ula|ShiftLeft0~29_combout )))) ) ) ) # ( !\ula|ShiftLeft0~37_combout  & ( 
// !\ula|ShiftLeft0~41_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftLeft0~45_combout  & (!\ulaIn2|ulaIn2MuxOut[3]~4_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((\ulaIn2|ulaIn2MuxOut[3]~4_combout  & \ula|ShiftLeft0~29_combout )))) 
// ) ) )

	.dataa(!\ula|ShiftLeft0~45_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datad(!\ula|ShiftLeft0~29_combout ),
	.datae(!\ula|ShiftLeft0~37_combout ),
	.dataf(!\ula|ShiftLeft0~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux6~2 .extended_lut = "off";
defparam \ula|Mux6~2 .lut_mask = 64'h40434C4F70737C7F;
defparam \ula|Mux6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N42
cyclonev_lcell_comb \ula|Mux6~13 (
// Equation(s):
// \ula|Mux6~13_combout  = ( \ula|ShiftLeft0~22_combout  & ( \ula|Mux6~2_combout  & ( (!\ula|Mux14~6_combout  & (!\ula|Mux3~2_combout  & !\ula|Mux3~0_combout )) ) ) ) # ( !\ula|ShiftLeft0~22_combout  & ( \ula|Mux6~2_combout  & ( (!\ula|Mux14~6_combout  & 
// !\ula|Mux3~0_combout ) ) ) ) # ( \ula|ShiftLeft0~22_combout  & ( !\ula|Mux6~2_combout  & ( (!\ula|Mux14~6_combout  & !\ula|Mux3~2_combout ) ) ) ) # ( !\ula|ShiftLeft0~22_combout  & ( !\ula|Mux6~2_combout  & ( !\ula|Mux14~6_combout  ) ) )

	.dataa(!\ula|Mux14~6_combout ),
	.datab(gnd),
	.datac(!\ula|Mux3~2_combout ),
	.datad(!\ula|Mux3~0_combout ),
	.datae(!\ula|ShiftLeft0~22_combout ),
	.dataf(!\ula|Mux6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux6~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux6~13 .extended_lut = "off";
defparam \ula|Mux6~13 .lut_mask = 64'hAAAAA0A0AA00A000;
defparam \ula|Mux6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N6
cyclonev_lcell_comb \ula|Mux6~14 (
// Equation(s):
// \ula|Mux6~14_combout  = ( \ula|Add0~114_sumout  & ( \ula|Mux6~13_combout  & ( (\ula|Mux6~1_combout  & \ula|Mux6~7_combout ) ) ) ) # ( \ula|Add0~114_sumout  & ( !\ula|Mux6~13_combout  & ( \ula|Mux6~7_combout  ) ) ) # ( !\ula|Add0~114_sumout  & ( 
// !\ula|Mux6~13_combout  & ( (!\ula|Mux6~1_combout  & \ula|Mux6~7_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ula|Mux6~1_combout ),
	.datad(!\ula|Mux6~7_combout ),
	.datae(!\ula|Add0~114_sumout ),
	.dataf(!\ula|Mux6~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux6~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux6~14 .extended_lut = "off";
defparam \ula|Mux6~14 .lut_mask = 64'h00F000FF0000000F;
defparam \ula|Mux6~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N54
cyclonev_lcell_comb \memToRegMux|memToRegOutput[25]~25 (
// Equation(s):
// \memToRegMux|memToRegOutput[25]~25_combout  = ( \ula|Mux6~15_combout  & ( \ula|Mux6~14_combout  & ( ((!\intMem|instruction [26]) # ((!\control|Decoder1~0_combout ) # (\intMem|instruction [29]))) # (\intMem|instruction [28]) ) ) ) # ( !\ula|Mux6~15_combout 
//  & ( \ula|Mux6~14_combout  & ( ((!\intMem|instruction [26]) # ((!\control|Decoder1~0_combout ) # (\intMem|instruction [29]))) # (\intMem|instruction [28]) ) ) ) # ( !\ula|Mux6~15_combout  & ( !\ula|Mux6~14_combout  & ( ((!\intMem|instruction [26]) # 
// ((!\control|Decoder1~0_combout ) # (\intMem|instruction [29]))) # (\intMem|instruction [28]) ) ) )

	.dataa(!\intMem|instruction [28]),
	.datab(!\intMem|instruction [26]),
	.datac(!\intMem|instruction [29]),
	.datad(!\control|Decoder1~0_combout ),
	.datae(!\ula|Mux6~15_combout ),
	.dataf(!\ula|Mux6~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[25]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[25]~25 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[25]~25 .lut_mask = 64'hFFDF0000FFDFFFDF;
defparam \memToRegMux|memToRegOutput[25]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N24
cyclonev_lcell_comb \ulaIn1|Mux24~0 (
// Equation(s):
// \ulaIn1|Mux24~0_combout  = ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a24  & ( \control|in1Mux [0] & ( (\intMem|instruction[15]~DUPLICATE_q  & !\control|in1Mux [1]) ) ) ) # ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a24  & ( 
// \control|in1Mux [0] & ( (\intMem|instruction[15]~DUPLICATE_q  & !\control|in1Mux [1]) ) ) ) # ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a24  & ( !\control|in1Mux [0] & ( !\control|in1Mux [1] ) ) )

	.dataa(gnd),
	.datab(!\intMem|instruction[15]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\control|in1Mux [1]),
	.datae(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a24 ),
	.dataf(!\control|in1Mux [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux24~0 .extended_lut = "off";
defparam \ulaIn1|Mux24~0 .lut_mask = 64'h0000FF0033003300;
defparam \ulaIn1|Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N24
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[24] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [24] = ( \ulaIn1|Mux32~0_combout  & ( \ulaIn1|Mux24~0_combout  ) ) # ( !\ulaIn1|Mux32~0_combout  & ( \ulaIn1|ulaIn1MuxOut [24] ) )

	.dataa(!\ulaIn1|Mux24~0_combout ),
	.datab(gnd),
	.datac(!\ulaIn1|ulaIn1MuxOut [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [24]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[24] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[24] .lut_mask = 64'h0F0F0F0F55555555;
defparam \ulaIn1|ulaIn1MuxOut[24] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N27
cyclonev_lcell_comb \ula|Mux7~8 (
// Equation(s):
// \ula|Mux7~8_combout  = ( !\control|aluOp [2] & ( (!\ulaIn1|ulaIn1MuxOut [24] & ((!\control|aluOp [0] & (!\control|in2Mux~combout  & (\control|aluOp [1] & \regmem|regMemory_rtl_1|auto_generated|ram_block1a24 ))) # (\control|aluOp [0] & (!\control|aluOp [1] 
// $ (((!\regmem|regMemory_rtl_1|auto_generated|ram_block1a24 ) # (\control|in2Mux~combout ))))))) # (\ulaIn1|ulaIn1MuxOut [24] & (!\control|aluOp [1] $ (((!\control|aluOp [0] & ((!\regmem|regMemory_rtl_1|auto_generated|ram_block1a24 ) # 
// (\control|in2Mux~combout ))))))) ) ) # ( \control|aluOp [2] & ( ((!\control|aluOp [0] & (\ulaIn1|ulaIn1MuxOut [8] & (\control|aluOp [1])))) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [24]),
	.datab(!\control|aluOp [0]),
	.datac(!\ulaIn1|ulaIn1MuxOut [8]),
	.datad(!\control|aluOp [1]),
	.datae(!\control|aluOp [2]),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a24 ),
	.datag(!\control|in2Mux~combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux7~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux7~8 .extended_lut = "on";
defparam \ula|Mux7~8 .lut_mask = 64'h1166000C7186000C;
defparam \ula|Mux7~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N48
cyclonev_lcell_comb \ula|Mux7~0 (
// Equation(s):
// \ula|Mux7~0_combout  = ( \ula|LessThan0~40_combout  & ( \ula|LessThan0~39_combout  & ( (\control|aluOp [3] & ((\ula|Mux14~1_combout ) # (\ula|Mux7~8_combout ))) ) ) ) # ( !\ula|LessThan0~40_combout  & ( \ula|LessThan0~39_combout  & ( (\control|aluOp [3] & 
// ((\ula|Mux14~1_combout ) # (\ula|Mux7~8_combout ))) ) ) ) # ( \ula|LessThan0~40_combout  & ( !\ula|LessThan0~39_combout  & ( (\control|aluOp [3] & ((\ula|Mux14~1_combout ) # (\ula|Mux7~8_combout ))) ) ) ) # ( !\ula|LessThan0~40_combout  & ( 
// !\ula|LessThan0~39_combout  & ( (\control|aluOp [3] & (((\ula|LessThan0~41_combout  & \ula|Mux14~1_combout )) # (\ula|Mux7~8_combout ))) ) ) )

	.dataa(!\ula|Mux7~8_combout ),
	.datab(!\ula|LessThan0~41_combout ),
	.datac(!\ula|Mux14~1_combout ),
	.datad(!\control|aluOp [3]),
	.datae(!\ula|LessThan0~40_combout ),
	.dataf(!\ula|LessThan0~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux7~0 .extended_lut = "off";
defparam \ula|Mux7~0 .lut_mask = 64'h0057005F005F005F;
defparam \ula|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N0
cyclonev_lcell_comb \ula|ShiftRight0~4 (
// Equation(s):
// \ula|ShiftRight0~4_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [27] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [25] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [26] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [24] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [25]),
	.datab(!\ulaIn1|ulaIn1MuxOut [26]),
	.datac(!\ulaIn1|ulaIn1MuxOut [27]),
	.datad(!\ulaIn1|ulaIn1MuxOut [24]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~4 .extended_lut = "off";
defparam \ula|ShiftRight0~4 .lut_mask = 64'h00FF333355550F0F;
defparam \ula|ShiftRight0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N42
cyclonev_lcell_comb \ula|Mux7~4 (
// Equation(s):
// \ula|Mux7~4_combout  = ( \ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( \ula|ShiftLeft0~6_combout  & ( (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & \ulaIn1|ulaIn1MuxOut [31]) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( \ula|ShiftLeft0~6_combout  & ( 
// (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & \ulaIn1|ulaIn1MuxOut [31]) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( !\ula|ShiftLeft0~6_combout  & ( (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & \ulaIn1|ulaIn1MuxOut [31]) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[4]~0_combout 
//  & ( !\ula|ShiftLeft0~6_combout  & ( (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ulaIn1|ulaIn1MuxOut [31] & !\ula|Mux28~3_combout )) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datab(gnd),
	.datac(!\ulaIn1|ulaIn1MuxOut [31]),
	.datad(!\ula|Mux28~3_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.dataf(!\ula|ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux7~4 .extended_lut = "off";
defparam \ula|Mux7~4 .lut_mask = 64'h0500050505050505;
defparam \ula|Mux7~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N0
cyclonev_lcell_comb \ula|Mux7~5 (
// Equation(s):
// \ula|Mux7~5_combout  = ( \ula|ShiftRight0~3_combout  & ( \ula|Mux7~4_combout  & ( \ula|Mux9~2_combout  ) ) ) # ( !\ula|ShiftRight0~3_combout  & ( \ula|Mux7~4_combout  & ( \ula|Mux9~2_combout  ) ) ) # ( \ula|ShiftRight0~3_combout  & ( !\ula|Mux7~4_combout  
// & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|Mux9~2_combout  & ((\ula|ShiftRight0~4_combout ) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout )))) ) ) ) # ( !\ula|ShiftRight0~3_combout  & ( !\ula|Mux7~4_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & 
// (\ula|Mux9~2_combout  & (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & \ula|ShiftRight0~4_combout ))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datab(!\ula|Mux9~2_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datad(!\ula|ShiftRight0~4_combout ),
	.datae(!\ula|ShiftRight0~3_combout ),
	.dataf(!\ula|Mux7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux7~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux7~5 .extended_lut = "off";
defparam \ula|Mux7~5 .lut_mask = 64'h0020022233333333;
defparam \ula|Mux7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N48
cyclonev_lcell_comb \ula|Mux7~1 (
// Equation(s):
// \ula|Mux7~1_combout  = ( \ula|Mux15~5_combout  & ( \ula|ShiftRight0~4_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # (\ula|ShiftRight0~3_combout ))) ) ) ) # ( \ula|Mux15~5_combout  & ( 
// !\ula|ShiftRight0~4_combout  & ( (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & \ula|ShiftRight0~3_combout )) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datab(gnd),
	.datac(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datad(!\ula|ShiftRight0~3_combout ),
	.datae(!\ula|Mux15~5_combout ),
	.dataf(!\ula|ShiftRight0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux7~1 .extended_lut = "off";
defparam \ula|Mux7~1 .lut_mask = 64'h000000500000A0F0;
defparam \ula|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N9
cyclonev_lcell_comb \ula|ShiftLeft0~20 (
// Equation(s):
// \ula|ShiftLeft0~20_combout  = ( \ula|ShiftLeft0~19_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((!\ula|ShiftRight1~6_combout )) # (\ula|ShiftLeft0~11_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((\ula|ShiftLeft0~7_combout  & 
// \ula|ShiftRight1~6_combout )))) ) ) # ( !\ula|ShiftLeft0~19_combout  & ( (\ula|ShiftRight1~6_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftLeft0~11_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftLeft0~7_combout ))))) ) )

	.dataa(!\ula|ShiftLeft0~11_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datac(!\ula|ShiftLeft0~7_combout ),
	.datad(!\ula|ShiftRight1~6_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftLeft0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~20 .extended_lut = "off";
defparam \ula|ShiftLeft0~20 .lut_mask = 64'h00470047CC47CC47;
defparam \ula|ShiftLeft0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N54
cyclonev_lcell_comb \ula|Mux7~2 (
// Equation(s):
// \ula|Mux7~2_combout  = ( \ula|ShiftLeft0~40_combout  & ( \ula|ShiftLeft0~44_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftLeft0~35_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// (\ula|ShiftLeft0~27_combout ))) ) ) ) # ( !\ula|ShiftLeft0~40_combout  & ( \ula|ShiftLeft0~44_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((!\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # (\ula|ShiftLeft0~35_combout )))) # 
// (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftLeft0~27_combout  & (\ulaIn2|ulaIn2MuxOut[3]~4_combout ))) ) ) ) # ( \ula|ShiftLeft0~40_combout  & ( !\ula|ShiftLeft0~44_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// (((\ulaIn2|ulaIn2MuxOut[3]~4_combout  & \ula|ShiftLeft0~35_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((!\ulaIn2|ulaIn2MuxOut[3]~4_combout )) # (\ula|ShiftLeft0~27_combout ))) ) ) ) # ( !\ula|ShiftLeft0~40_combout  & ( 
// !\ula|ShiftLeft0~44_combout  & ( (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftLeft0~35_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftLeft0~27_combout )))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datab(!\ula|ShiftLeft0~27_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datad(!\ula|ShiftLeft0~35_combout ),
	.datae(!\ula|ShiftLeft0~40_combout ),
	.dataf(!\ula|ShiftLeft0~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux7~2 .extended_lut = "off";
defparam \ula|Mux7~2 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \ula|Mux7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N6
cyclonev_lcell_comb \ula|Mux7~3 (
// Equation(s):
// \ula|Mux7~3_combout  = ( !\ula|Mux14~6_combout  & ( \ula|Mux7~2_combout  & ( (!\ula|Mux3~0_combout  & ((!\ula|Mux3~2_combout ) # (!\ula|ShiftLeft0~20_combout ))) ) ) ) # ( !\ula|Mux14~6_combout  & ( !\ula|Mux7~2_combout  & ( (!\ula|Mux3~2_combout ) # 
// (!\ula|ShiftLeft0~20_combout ) ) ) )

	.dataa(!\ula|Mux3~2_combout ),
	.datab(!\ula|Mux3~0_combout ),
	.datac(!\ula|ShiftLeft0~20_combout ),
	.datad(gnd),
	.datae(!\ula|Mux14~6_combout ),
	.dataf(!\ula|Mux7~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux7~3 .extended_lut = "off";
defparam \ula|Mux7~3 .lut_mask = 64'hFAFA0000C8C80000;
defparam \ula|Mux7~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N18
cyclonev_lcell_comb \ula|Mux7~6 (
// Equation(s):
// \ula|Mux7~6_combout  = ( !\ula|Mux7~1_combout  & ( \ula|Mux7~3_combout  & ( (!\ula|Mux7~5_combout  & ((!\ula|Mux2~0_combout ) # ((!\ula|Mux14~15_combout ) # (!\ula|Add0~110_sumout )))) ) ) ) # ( !\ula|Mux7~1_combout  & ( !\ula|Mux7~3_combout  & ( 
// (!\ula|Mux7~5_combout  & ((!\ula|Mux2~0_combout ) # ((\ula|Mux14~15_combout  & !\ula|Add0~110_sumout )))) ) ) )

	.dataa(!\ula|Mux7~5_combout ),
	.datab(!\ula|Mux2~0_combout ),
	.datac(!\ula|Mux14~15_combout ),
	.datad(!\ula|Add0~110_sumout ),
	.datae(!\ula|Mux7~1_combout ),
	.dataf(!\ula|Mux7~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux7~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux7~6 .extended_lut = "off";
defparam \ula|Mux7~6 .lut_mask = 64'h8A880000AAA80000;
defparam \ula|Mux7~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N54
cyclonev_lcell_comb \memToRegMux|memToRegOutput[24]~24 (
// Equation(s):
// \memToRegMux|memToRegOutput[24]~24_combout  = ( \intMem|instruction [26] & ( \ula|Mux7~6_combout  & ( (\ula|Mux7~0_combout  & (((!\control|Decoder1~0_combout ) # (\intMem|instruction [29])) # (\intMem|instruction [28]))) ) ) ) # ( !\intMem|instruction 
// [26] & ( \ula|Mux7~6_combout  & ( \ula|Mux7~0_combout  ) ) ) # ( \intMem|instruction [26] & ( !\ula|Mux7~6_combout  & ( ((!\control|Decoder1~0_combout ) # (\intMem|instruction [29])) # (\intMem|instruction [28]) ) ) ) # ( !\intMem|instruction [26] & ( 
// !\ula|Mux7~6_combout  ) )

	.dataa(!\intMem|instruction [28]),
	.datab(!\control|Decoder1~0_combout ),
	.datac(!\ula|Mux7~0_combout ),
	.datad(!\intMem|instruction [29]),
	.datae(!\intMem|instruction [26]),
	.dataf(!\ula|Mux7~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[24]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[24]~24 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[24]~24 .lut_mask = 64'hFFFFDDFF0F0F0D0F;
defparam \memToRegMux|memToRegOutput[24]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N54
cyclonev_lcell_comb \ulaIn1|Mux0~0 (
// Equation(s):
// \ulaIn1|Mux0~0_combout  = ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( ((!\control|in1Mux [0] & !\control|in1Mux [1])) # (\intMem|instruction [0]) ) ) # ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( 
// (\intMem|instruction [0] & ((\control|in1Mux [1]) # (\control|in1Mux [0]))) ) )

	.dataa(gnd),
	.datab(!\control|in1Mux [0]),
	.datac(!\intMem|instruction [0]),
	.datad(!\control|in1Mux [1]),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux0~0 .extended_lut = "off";
defparam \ulaIn1|Mux0~0 .lut_mask = 64'h030F030FCF0FCF0F;
defparam \ulaIn1|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N3
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[0] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [0] = ( \ulaIn1|Mux32~0_combout  & ( \ulaIn1|Mux0~0_combout  ) ) # ( !\ulaIn1|Mux32~0_combout  & ( \ulaIn1|ulaIn1MuxOut [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|Mux0~0_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [0]),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[0] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[0] .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \ulaIn1|ulaIn1MuxOut[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N48
cyclonev_lcell_comb \ula|ShiftLeft0~10 (
// Equation(s):
// \ula|ShiftLeft0~10_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [0] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [2] ) ) ) 
// # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [1] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [3] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [0]),
	.datab(!\ulaIn1|ulaIn1MuxOut [3]),
	.datac(!\ulaIn1|ulaIn1MuxOut [2]),
	.datad(!\ulaIn1|ulaIn1MuxOut [1]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~10 .extended_lut = "off";
defparam \ula|ShiftLeft0~10 .lut_mask = 64'h333300FF0F0F5555;
defparam \ula|ShiftLeft0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N39
cyclonev_lcell_comb \ula|Mux8~1 (
// Equation(s):
// \ula|Mux8~1_combout  = ( \ula|ShiftLeft0~10_combout  & ( \ula|ShiftLeft0~17_combout  & ( (!\ula|Mux14~6_combout  & ((!\ula|Mux3~2_combout ) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout ))) ) ) ) # ( !\ula|ShiftLeft0~10_combout  & ( \ula|ShiftLeft0~17_combout  & ( 
// (!\ula|Mux14~6_combout  & (((!\ula|Mux3~2_combout ) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout ))) ) ) ) # ( \ula|ShiftLeft0~10_combout  & ( !\ula|ShiftLeft0~17_combout  & ( (!\ula|Mux14~6_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # ((!\ula|Mux3~2_combout ) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout )))) ) ) ) # ( !\ula|ShiftLeft0~10_combout  & ( !\ula|ShiftLeft0~17_combout  & ( !\ula|Mux14~6_combout  ) ) )

	.dataa(!\ula|Mux14~6_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datac(!\ula|Mux3~2_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datae(!\ula|ShiftLeft0~10_combout ),
	.dataf(!\ula|ShiftLeft0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux8~1 .extended_lut = "off";
defparam \ula|Mux8~1 .lut_mask = 64'hAAAAA8AAA2AAA0AA;
defparam \ula|Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N6
cyclonev_lcell_comb \ula|Mux8~0 (
// Equation(s):
// \ula|Mux8~0_combout  = ( \ula|ShiftLeft0~33_combout  & ( \ula|ShiftLeft0~25_combout  & ( ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftLeft0~43_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftLeft0~39_combout ))) # 
// (\ulaIn2|ulaIn2MuxOut[3]~4_combout ) ) ) ) # ( !\ula|ShiftLeft0~33_combout  & ( \ula|ShiftLeft0~25_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftLeft0~43_combout ))) # 
// (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftLeft0~39_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ulaIn2|ulaIn2MuxOut[2]~3_combout )) ) ) ) # ( \ula|ShiftLeft0~33_combout  & ( !\ula|ShiftLeft0~25_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftLeft0~43_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftLeft0~39_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & 
// (!\ulaIn2|ulaIn2MuxOut[2]~3_combout )) ) ) ) # ( !\ula|ShiftLeft0~33_combout  & ( !\ula|ShiftLeft0~25_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftLeft0~43_combout ))) # 
// (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftLeft0~39_combout )))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datac(!\ula|ShiftLeft0~39_combout ),
	.datad(!\ula|ShiftLeft0~43_combout ),
	.datae(!\ula|ShiftLeft0~33_combout ),
	.dataf(!\ula|ShiftLeft0~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux8~0 .extended_lut = "off";
defparam \ula|Mux8~0 .lut_mask = 64'h028A46CE139B57DF;
defparam \ula|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N0
cyclonev_lcell_comb \ula|Mux8~2 (
// Equation(s):
// \ula|Mux8~2_combout  = ( \ula|Add0~106_sumout  & ( \ula|Mux8~0_combout  & ( (\ula|Mux2~0_combout  & (((!\ula|Mux8~1_combout ) # (\ula|Mux3~0_combout )) # (\ula|Mux14~15_combout ))) ) ) ) # ( !\ula|Add0~106_sumout  & ( \ula|Mux8~0_combout  & ( 
// (!\ula|Mux14~15_combout  & (\ula|Mux2~0_combout  & ((!\ula|Mux8~1_combout ) # (\ula|Mux3~0_combout )))) ) ) ) # ( \ula|Add0~106_sumout  & ( !\ula|Mux8~0_combout  & ( (\ula|Mux2~0_combout  & ((!\ula|Mux8~1_combout ) # (\ula|Mux14~15_combout ))) ) ) ) # ( 
// !\ula|Add0~106_sumout  & ( !\ula|Mux8~0_combout  & ( (!\ula|Mux14~15_combout  & (\ula|Mux2~0_combout  & !\ula|Mux8~1_combout )) ) ) )

	.dataa(!\ula|Mux14~15_combout ),
	.datab(!\ula|Mux3~0_combout ),
	.datac(!\ula|Mux2~0_combout ),
	.datad(!\ula|Mux8~1_combout ),
	.datae(!\ula|Add0~106_sumout ),
	.dataf(!\ula|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux8~2 .extended_lut = "off";
defparam \ula|Mux8~2 .lut_mask = 64'h0A000F050A020F07;
defparam \ula|Mux8~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N6
cyclonev_lcell_comb \ula|Mux8~3 (
// Equation(s):
// \ula|Mux8~3_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a23  & ( (!\control|aluOp [0] & ((!\control|aluOp [1] & (\ulaIn1|ulaIn1MuxOut [23] & !\control|in2Mux~combout )) # (\control|aluOp [1] & (!\ulaIn1|ulaIn1MuxOut [23] $ 
// (\control|in2Mux~combout ))))) # (\control|aluOp [0] & (!\control|aluOp [1] $ (((!\ulaIn1|ulaIn1MuxOut [23] & \control|in2Mux~combout ))))) ) ) # ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a23  & ( (!\control|aluOp [0] & (\control|aluOp [1] & 
// \ulaIn1|ulaIn1MuxOut [23])) # (\control|aluOp [0] & (!\control|aluOp [1] $ (!\ulaIn1|ulaIn1MuxOut [23]))) ) )

	.dataa(!\control|aluOp [0]),
	.datab(!\control|aluOp [1]),
	.datac(!\ulaIn1|ulaIn1MuxOut [23]),
	.datad(!\control|in2Mux~combout ),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a23 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux8~3 .extended_lut = "off";
defparam \ula|Mux8~3 .lut_mask = 64'h161616166C166C16;
defparam \ula|Mux8~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N21
cyclonev_lcell_comb \ula|Mux8~4 (
// Equation(s):
// \ula|Mux8~4_combout  = ( \ulaIn1|ulaIn1MuxOut [7] & ( \ula|Mux8~3_combout  & ( \ula|Mux9~1_combout  ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [7] & ( \ula|Mux8~3_combout  & ( (\ula|Mux9~1_combout  & !\ula|Mux14~8_combout ) ) ) ) # ( \ulaIn1|ulaIn1MuxOut [7] & ( 
// !\ula|Mux8~3_combout  & ( (\ula|Mux9~1_combout  & \ula|Mux14~8_combout ) ) ) )

	.dataa(!\ula|Mux9~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ula|Mux14~8_combout ),
	.datae(!\ulaIn1|ulaIn1MuxOut [7]),
	.dataf(!\ula|Mux8~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux8~4 .extended_lut = "off";
defparam \ula|Mux8~4 .lut_mask = 64'h0000005555005555;
defparam \ula|Mux8~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N24
cyclonev_lcell_comb \ula|ShiftRight0~32 (
// Equation(s):
// \ula|ShiftRight0~32_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [24] & ( (!\ulaIn2|ulaIn2MuxOut[0]~2_combout  & (\ulaIn1|ulaIn1MuxOut [25])) # (\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [26]))) ) ) ) # ( 
// !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [24] & ( (\ulaIn2|ulaIn2MuxOut[0]~2_combout ) # (\ulaIn1|ulaIn1MuxOut [23]) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn1|ulaIn1MuxOut [24] & ( (!\ulaIn2|ulaIn2MuxOut[0]~2_combout  & 
// (\ulaIn1|ulaIn1MuxOut [25])) # (\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [26]))) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn1|ulaIn1MuxOut [24] & ( (\ulaIn1|ulaIn1MuxOut [23] & !\ulaIn2|ulaIn2MuxOut[0]~2_combout ) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [23]),
	.datab(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datac(!\ulaIn1|ulaIn1MuxOut [25]),
	.datad(!\ulaIn1|ulaIn1MuxOut [26]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn1|ulaIn1MuxOut [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~32 .extended_lut = "off";
defparam \ula|ShiftRight0~32 .lut_mask = 64'h44440C3F77770C3F;
defparam \ula|ShiftRight0~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N33
cyclonev_lcell_comb \ula|ShiftRight0~38 (
// Equation(s):
// \ula|ShiftRight0~38_combout  = ( \ula|ShiftRight0~32_combout  & ( \ula|ShiftRight0~31_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # (\ulaIn1|ulaIn1MuxOut [31]) ) ) ) # ( !\ula|ShiftRight0~32_combout  & ( \ula|ShiftRight0~31_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ulaIn2|ulaIn2MuxOut[2]~3_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ulaIn1|ulaIn1MuxOut [31])) ) ) ) # ( \ula|ShiftRight0~32_combout  & ( !\ula|ShiftRight0~31_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ulaIn1|ulaIn1MuxOut [31])) ) ) ) # ( !\ula|ShiftRight0~32_combout  & ( !\ula|ShiftRight0~31_combout  & ( (\ulaIn1|ulaIn1MuxOut [31] & 
// \ulaIn2|ulaIn2MuxOut[3]~4_combout ) ) ) )

	.dataa(gnd),
	.datab(!\ulaIn1|ulaIn1MuxOut [31]),
	.datac(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datae(!\ula|ShiftRight0~32_combout ),
	.dataf(!\ula|ShiftRight0~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~38 .extended_lut = "off";
defparam \ula|ShiftRight0~38 .lut_mask = 64'h0033F0330F33FF33;
defparam \ula|ShiftRight0~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N9
cyclonev_lcell_comb \ula|ShiftRight1~10 (
// Equation(s):
// \ula|ShiftRight1~10_combout  = ( \ula|ShiftRight1~6_combout  & ( \ula|ShiftRight0~32_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftRight1~4_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftRight0~31_combout ))) ) ) ) # ( 
// !\ula|ShiftRight1~6_combout  & ( \ula|ShiftRight0~32_combout  & ( !\ulaIn2|ulaIn2MuxOut[2]~3_combout  ) ) ) # ( \ula|ShiftRight1~6_combout  & ( !\ula|ShiftRight0~32_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftRight1~4_combout )) # 
// (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftRight0~31_combout ))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datab(!\ula|ShiftRight1~4_combout ),
	.datac(gnd),
	.datad(!\ula|ShiftRight0~31_combout ),
	.datae(!\ula|ShiftRight1~6_combout ),
	.dataf(!\ula|ShiftRight0~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~10 .extended_lut = "off";
defparam \ula|ShiftRight1~10 .lut_mask = 64'h00002277AAAA2277;
defparam \ula|ShiftRight1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N51
cyclonev_lcell_comb \ula|Mux8~5 (
// Equation(s):
// \ula|Mux8~5_combout  = ( \ula|ShiftRight1~10_combout  & ( (!\ula|Mux15~5_combout  & (!\ula|Mux8~4_combout  & ((!\ula|ShiftRight0~38_combout ) # (!\ula|Mux9~2_combout )))) ) ) # ( !\ula|ShiftRight1~10_combout  & ( (!\ula|Mux8~4_combout  & 
// ((!\ula|ShiftRight0~38_combout ) # (!\ula|Mux9~2_combout ))) ) )

	.dataa(!\ula|Mux15~5_combout ),
	.datab(!\ula|Mux8~4_combout ),
	.datac(!\ula|ShiftRight0~38_combout ),
	.datad(!\ula|Mux9~2_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight1~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux8~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux8~5 .extended_lut = "off";
defparam \ula|Mux8~5 .lut_mask = 64'hCCC0CCC088808880;
defparam \ula|Mux8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N15
cyclonev_lcell_comb \ula|Mux8~7 (
// Equation(s):
// \ula|Mux8~7_combout  = ( \ula|Mux14~1_combout  & ( \ula|Mux8~5_combout  & ( (!\control|aluOp [3]) # ((!\ula|LessThan0~41_combout  & (!\ula|LessThan0~40_combout  & !\ula|LessThan0~39_combout ))) ) ) ) # ( !\ula|Mux14~1_combout  & ( \ula|Mux8~5_combout  ) )

	.dataa(!\control|aluOp [3]),
	.datab(!\ula|LessThan0~41_combout ),
	.datac(!\ula|LessThan0~40_combout ),
	.datad(!\ula|LessThan0~39_combout ),
	.datae(!\ula|Mux14~1_combout ),
	.dataf(!\ula|Mux8~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux8~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux8~7 .extended_lut = "off";
defparam \ula|Mux8~7 .lut_mask = 64'h00000000FFFFEAAA;
defparam \ula|Mux8~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N27
cyclonev_lcell_comb \memToRegMux|memToRegOutput[23]~23 (
// Equation(s):
// \memToRegMux|memToRegOutput[23]~23_combout  = ( \ula|Mux8~2_combout  & ( \ula|Mux8~7_combout  & ( ((!\intMem|instruction [26]) # ((!\control|Decoder1~0_combout ) # (\intMem|instruction [29]))) # (\intMem|instruction [28]) ) ) ) # ( \ula|Mux8~2_combout  & 
// ( !\ula|Mux8~7_combout  & ( ((!\intMem|instruction [26]) # ((!\control|Decoder1~0_combout ) # (\intMem|instruction [29]))) # (\intMem|instruction [28]) ) ) ) # ( !\ula|Mux8~2_combout  & ( !\ula|Mux8~7_combout  & ( ((!\intMem|instruction [26]) # 
// ((!\control|Decoder1~0_combout ) # (\intMem|instruction [29]))) # (\intMem|instruction [28]) ) ) )

	.dataa(!\intMem|instruction [28]),
	.datab(!\intMem|instruction [26]),
	.datac(!\control|Decoder1~0_combout ),
	.datad(!\intMem|instruction [29]),
	.datae(!\ula|Mux8~2_combout ),
	.dataf(!\ula|Mux8~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[23]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[23]~23 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[23]~23 .lut_mask = 64'hFDFFFDFF0000FDFF;
defparam \memToRegMux|memToRegOutput[23]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N0
cyclonev_lcell_comb \ulaIn2|ulaIn2MuxOut[1]~1 (
// Equation(s):
// \ulaIn2|ulaIn2MuxOut[1]~1_combout  = ( \control|in2Mux~combout  & ( \intMem|instruction [7] ) ) # ( !\control|in2Mux~combout  & ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a1  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\intMem|instruction [7]),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a1 ),
	.datae(gnd),
	.dataf(!\control|in2Mux~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn2|ulaIn2MuxOut[1]~1 .extended_lut = "off";
defparam \ulaIn2|ulaIn2MuxOut[1]~1 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \ulaIn2|ulaIn2MuxOut[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N24
cyclonev_lcell_comb \ula|ShiftRight0~23 (
// Equation(s):
// \ula|ShiftRight0~23_combout  = ( \ulaIn1|ulaIn1MuxOut [26] & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (\ulaIn1|ulaIn1MuxOut [27])) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [29]))) ) ) ) # ( 
// !\ulaIn1|ulaIn1MuxOut [26] & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (\ulaIn1|ulaIn1MuxOut [27])) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [29]))) ) ) ) # ( \ulaIn1|ulaIn1MuxOut [26] & ( 
// !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout ) # (\ulaIn1|ulaIn1MuxOut [28]) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [26] & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & \ulaIn1|ulaIn1MuxOut [28]) ) 
// ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [27]),
	.datac(!\ulaIn1|ulaIn1MuxOut [28]),
	.datad(!\ulaIn1|ulaIn1MuxOut [29]),
	.datae(!\ulaIn1|ulaIn1MuxOut [26]),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~23 .extended_lut = "off";
defparam \ula|ShiftRight0~23 .lut_mask = 64'h0505AFAF22772277;
defparam \ula|ShiftRight0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N12
cyclonev_lcell_comb \ula|ShiftRight0~24 (
// Equation(s):
// \ula|ShiftRight0~24_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [25] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [23] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [24] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [22] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [25]),
	.datab(!\ulaIn1|ulaIn1MuxOut [22]),
	.datac(!\ulaIn1|ulaIn1MuxOut [24]),
	.datad(!\ulaIn1|ulaIn1MuxOut [23]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~24 .extended_lut = "off";
defparam \ula|ShiftRight0~24 .lut_mask = 64'h33330F0F00FF5555;
defparam \ula|ShiftRight0~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N12
cyclonev_lcell_comb \ula|ShiftRight1~9 (
// Equation(s):
// \ula|ShiftRight1~9_combout  = ( \ula|ShiftRight0~24_combout  & ( \ula|ShiftRight1~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # ((\ula|ShiftRight0~23_combout  & \ula|ShiftRight1~6_combout )) ) ) ) # ( !\ula|ShiftRight0~24_combout  & ( 
// \ula|ShiftRight1~2_combout  & ( (\ula|ShiftRight1~6_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # (\ula|ShiftRight0~23_combout ))) ) ) ) # ( \ula|ShiftRight0~24_combout  & ( !\ula|ShiftRight1~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// ((!\ula|ShiftRight1~6_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftRight0~23_combout  & \ula|ShiftRight1~6_combout )) ) ) ) # ( !\ula|ShiftRight0~24_combout  & ( !\ula|ShiftRight1~2_combout  & ( (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// (\ula|ShiftRight0~23_combout  & \ula|ShiftRight1~6_combout )) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datab(!\ula|ShiftRight0~23_combout ),
	.datac(gnd),
	.datad(!\ula|ShiftRight1~6_combout ),
	.datae(!\ula|ShiftRight0~24_combout ),
	.dataf(!\ula|ShiftRight1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~9 .extended_lut = "off";
defparam \ula|ShiftRight1~9 .lut_mask = 64'h0011AA1100BBAABB;
defparam \ula|ShiftRight1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N3
cyclonev_lcell_comb \ula|Mux9~6 (
// Equation(s):
// \ula|Mux9~6_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a22  & ( (!\control|aluOp [0] & ((!\control|aluOp [1] & (!\control|in2Mux~combout  & \ulaIn1|ulaIn1MuxOut [22])) # (\control|aluOp [1] & (!\control|in2Mux~combout  $ 
// (\ulaIn1|ulaIn1MuxOut [22]))))) # (\control|aluOp [0] & (!\control|aluOp [1] $ (((\control|in2Mux~combout  & !\ulaIn1|ulaIn1MuxOut [22]))))) ) ) # ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a22  & ( (!\control|aluOp [1] & (\control|aluOp [0] & 
// \ulaIn1|ulaIn1MuxOut [22])) # (\control|aluOp [1] & (!\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [22]))) ) )

	.dataa(!\control|aluOp [1]),
	.datab(!\control|aluOp [0]),
	.datac(!\control|in2Mux~combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [22]),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a22 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux9~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux9~6 .extended_lut = "off";
defparam \ula|Mux9~6 .lut_mask = 64'h1166116661A661A6;
defparam \ula|Mux9~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N39
cyclonev_lcell_comb \ula|Mux9~7 (
// Equation(s):
// \ula|Mux9~7_combout  = ( \ula|Mux9~6_combout  & ( \ulaIn1|ulaIn1MuxOut [6] & ( \ula|Mux9~1_combout  ) ) ) # ( !\ula|Mux9~6_combout  & ( \ulaIn1|ulaIn1MuxOut [6] & ( (\ula|Mux14~8_combout  & \ula|Mux9~1_combout ) ) ) ) # ( \ula|Mux9~6_combout  & ( 
// !\ulaIn1|ulaIn1MuxOut [6] & ( (!\ula|Mux14~8_combout  & \ula|Mux9~1_combout ) ) ) )

	.dataa(!\ula|Mux14~8_combout ),
	.datab(gnd),
	.datac(!\ula|Mux9~1_combout ),
	.datad(gnd),
	.datae(!\ula|Mux9~6_combout ),
	.dataf(!\ulaIn1|ulaIn1MuxOut [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux9~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux9~7 .extended_lut = "off";
defparam \ula|Mux9~7 .lut_mask = 64'h00000A0A05050F0F;
defparam \ula|Mux9~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N48
cyclonev_lcell_comb \ula|ShiftRight0~37 (
// Equation(s):
// \ula|ShiftRight0~37_combout  = ( \ula|ShiftRight0~24_combout  & ( \ula|ShiftRight0~26_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftRight0~23_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & 
// ((\ulaIn1|ulaIn1MuxOut [31])))) ) ) ) # ( !\ula|ShiftRight0~24_combout  & ( \ula|ShiftRight0~26_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftRight0~23_combout  & (\ulaIn2|ulaIn2MuxOut[2]~3_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout 
//  & (((!\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # (\ulaIn1|ulaIn1MuxOut [31])))) ) ) ) # ( \ula|ShiftRight0~24_combout  & ( !\ula|ShiftRight0~26_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((!\ulaIn2|ulaIn2MuxOut[2]~3_combout )) # 
// (\ula|ShiftRight0~23_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((\ulaIn2|ulaIn2MuxOut[2]~3_combout  & \ulaIn1|ulaIn1MuxOut [31])))) ) ) ) # ( !\ula|ShiftRight0~24_combout  & ( !\ula|ShiftRight0~26_combout  & ( (\ulaIn2|ulaIn2MuxOut[2]~3_combout 
//  & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftRight0~23_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ulaIn1|ulaIn1MuxOut [31]))))) ) ) )

	.dataa(!\ula|ShiftRight0~23_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [31]),
	.datae(!\ula|ShiftRight0~24_combout ),
	.dataf(!\ula|ShiftRight0~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~37 .extended_lut = "off";
defparam \ula|ShiftRight0~37 .lut_mask = 64'h0407C4C73437F4F7;
defparam \ula|ShiftRight0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N24
cyclonev_lcell_comb \ula|Mux9~8 (
// Equation(s):
// \ula|Mux9~8_combout  = ( !\ula|Mux9~7_combout  & ( \ula|ShiftRight0~37_combout  & ( (!\ula|Mux9~2_combout  & ((!\ula|Mux15~5_combout ) # (!\ula|ShiftRight1~9_combout ))) ) ) ) # ( !\ula|Mux9~7_combout  & ( !\ula|ShiftRight0~37_combout  & ( 
// (!\ula|Mux15~5_combout ) # (!\ula|ShiftRight1~9_combout ) ) ) )

	.dataa(!\ula|Mux15~5_combout ),
	.datab(gnd),
	.datac(!\ula|Mux9~2_combout ),
	.datad(!\ula|ShiftRight1~9_combout ),
	.datae(!\ula|Mux9~7_combout ),
	.dataf(!\ula|ShiftRight0~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux9~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux9~8 .extended_lut = "off";
defparam \ula|Mux9~8 .lut_mask = 64'hFFAA0000F0A00000;
defparam \ula|Mux9~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N36
cyclonev_lcell_comb \ula|Mux9~11 (
// Equation(s):
// \ula|Mux9~11_combout  = ( \ula|LessThan0~39_combout  & ( \ula|LessThan0~40_combout  & ( (\ula|Mux9~8_combout  & ((!\ula|Mux14~1_combout ) # (!\control|aluOp [3]))) ) ) ) # ( !\ula|LessThan0~39_combout  & ( \ula|LessThan0~40_combout  & ( 
// (\ula|Mux9~8_combout  & ((!\ula|Mux14~1_combout ) # (!\control|aluOp [3]))) ) ) ) # ( \ula|LessThan0~39_combout  & ( !\ula|LessThan0~40_combout  & ( (\ula|Mux9~8_combout  & ((!\ula|Mux14~1_combout ) # (!\control|aluOp [3]))) ) ) ) # ( 
// !\ula|LessThan0~39_combout  & ( !\ula|LessThan0~40_combout  & ( (\ula|Mux9~8_combout  & ((!\ula|Mux14~1_combout ) # ((!\control|aluOp [3]) # (!\ula|LessThan0~41_combout )))) ) ) )

	.dataa(!\ula|Mux14~1_combout ),
	.datab(!\control|aluOp [3]),
	.datac(!\ula|Mux9~8_combout ),
	.datad(!\ula|LessThan0~41_combout ),
	.datae(!\ula|LessThan0~39_combout ),
	.dataf(!\ula|LessThan0~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux9~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux9~11 .extended_lut = "off";
defparam \ula|Mux9~11 .lut_mask = 64'h0F0E0E0E0E0E0E0E;
defparam \ula|Mux9~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N0
cyclonev_lcell_comb \ula|Mux9~4 (
// Equation(s):
// \ula|Mux9~4_combout  = ( !\ula|Mux14~6_combout  & ( \ula|ShiftLeft0~15_combout  & ( (!\ula|Mux3~2_combout ) # (((!\ula|ShiftLeft0~9_combout  & \ulaIn2|ulaIn2MuxOut[2]~3_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout )) ) ) ) # ( !\ula|Mux14~6_combout  & 
// ( !\ula|ShiftLeft0~15_combout  & ( (!\ula|Mux3~2_combout ) # ((!\ula|ShiftLeft0~9_combout ) # ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout ))) ) ) )

	.dataa(!\ula|Mux3~2_combout ),
	.datab(!\ula|ShiftLeft0~9_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datae(!\ula|Mux14~6_combout ),
	.dataf(!\ula|ShiftLeft0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux9~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux9~4 .extended_lut = "off";
defparam \ula|Mux9~4 .lut_mask = 64'hFFEF0000AFEF0000;
defparam \ula|Mux9~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N54
cyclonev_lcell_comb \ula|Mux9~3 (
// Equation(s):
// \ula|Mux9~3_combout  = ( \ula|ShiftLeft0~38_combout  & ( \ula|ShiftLeft0~42_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftLeft0~31_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// ((\ula|ShiftLeft0~23_combout )))) ) ) ) # ( !\ula|ShiftLeft0~38_combout  & ( \ula|ShiftLeft0~42_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((!\ulaIn2|ulaIn2MuxOut[2]~3_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftLeft0~31_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftLeft0~23_combout ))))) ) ) ) # ( \ula|ShiftLeft0~38_combout  & ( !\ula|ShiftLeft0~42_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((\ulaIn2|ulaIn2MuxOut[2]~3_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftLeft0~31_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// ((\ula|ShiftLeft0~23_combout ))))) ) ) ) # ( !\ula|ShiftLeft0~38_combout  & ( !\ula|ShiftLeft0~42_combout  & ( (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftLeft0~31_combout )) # 
// (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftLeft0~23_combout ))))) ) ) )

	.dataa(!\ula|ShiftLeft0~31_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datac(!\ula|ShiftLeft0~23_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datae(!\ula|ShiftLeft0~38_combout ),
	.dataf(!\ula|ShiftLeft0~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux9~3 .extended_lut = "off";
defparam \ula|Mux9~3 .lut_mask = 64'h110311CFDD03DDCF;
defparam \ula|Mux9~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N6
cyclonev_lcell_comb \ula|Mux9~5 (
// Equation(s):
// \ula|Mux9~5_combout  = ( \ula|Mux14~15_combout  & ( \ula|Mux9~3_combout  & ( (\ula|Mux2~0_combout  & \ula|Add0~102_sumout ) ) ) ) # ( !\ula|Mux14~15_combout  & ( \ula|Mux9~3_combout  & ( (\ula|Mux2~0_combout  & ((!\ula|Mux9~4_combout ) # 
// (\ula|Mux3~0_combout ))) ) ) ) # ( \ula|Mux14~15_combout  & ( !\ula|Mux9~3_combout  & ( (\ula|Mux2~0_combout  & \ula|Add0~102_sumout ) ) ) ) # ( !\ula|Mux14~15_combout  & ( !\ula|Mux9~3_combout  & ( (!\ula|Mux9~4_combout  & \ula|Mux2~0_combout ) ) ) )

	.dataa(!\ula|Mux9~4_combout ),
	.datab(!\ula|Mux2~0_combout ),
	.datac(!\ula|Mux3~0_combout ),
	.datad(!\ula|Add0~102_sumout ),
	.datae(!\ula|Mux14~15_combout ),
	.dataf(!\ula|Mux9~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux9~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux9~5 .extended_lut = "off";
defparam \ula|Mux9~5 .lut_mask = 64'h2222003323230033;
defparam \ula|Mux9~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N48
cyclonev_lcell_comb \memToRegMux|memToRegOutput[22]~22 (
// Equation(s):
// \memToRegMux|memToRegOutput[22]~22_combout  = ( \ula|Mux9~11_combout  & ( \ula|Mux9~5_combout  & ( (!\intMem|instruction [26]) # (((!\control|Decoder1~0_combout ) # (\intMem|instruction [28])) # (\intMem|instruction [29])) ) ) ) # ( !\ula|Mux9~11_combout  
// & ( \ula|Mux9~5_combout  & ( (!\intMem|instruction [26]) # (((!\control|Decoder1~0_combout ) # (\intMem|instruction [28])) # (\intMem|instruction [29])) ) ) ) # ( !\ula|Mux9~11_combout  & ( !\ula|Mux9~5_combout  & ( (!\intMem|instruction [26]) # 
// (((!\control|Decoder1~0_combout ) # (\intMem|instruction [28])) # (\intMem|instruction [29])) ) ) )

	.dataa(!\intMem|instruction [26]),
	.datab(!\intMem|instruction [29]),
	.datac(!\control|Decoder1~0_combout ),
	.datad(!\intMem|instruction [28]),
	.datae(!\ula|Mux9~11_combout ),
	.dataf(!\ula|Mux9~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[22]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[22]~22 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[22]~22 .lut_mask = 64'hFBFF0000FBFFFBFF;
defparam \memToRegMux|memToRegOutput[22]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N24
cyclonev_lcell_comb \ula|Mux10~3 (
// Equation(s):
// \ula|Mux10~3_combout  = ( \ulaIn1|ulaIn1MuxOut [21] & ( !\control|aluOp [1] $ (((!\control|aluOp [0] & ((!\regmem|regMemory_rtl_1|auto_generated|ram_block1a21 ) # (\control|in2Mux~combout ))))) ) ) # ( !\ulaIn1|ulaIn1MuxOut [21] & ( (!\control|aluOp [0] & 
// (\control|aluOp [1] & (\regmem|regMemory_rtl_1|auto_generated|ram_block1a21  & !\control|in2Mux~combout ))) # (\control|aluOp [0] & (!\control|aluOp [1] $ (((!\regmem|regMemory_rtl_1|auto_generated|ram_block1a21 ) # (\control|in2Mux~combout ))))) ) )

	.dataa(!\control|aluOp [0]),
	.datab(!\control|aluOp [1]),
	.datac(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a21 ),
	.datad(!\control|in2Mux~combout ),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux10~3 .extended_lut = "off";
defparam \ula|Mux10~3 .lut_mask = 64'h161116116C666C66;
defparam \ula|Mux10~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N18
cyclonev_lcell_comb \ula|Mux10~4 (
// Equation(s):
// \ula|Mux10~4_combout  = ( \ula|Mux10~3_combout  & ( (\ula|Mux9~1_combout  & ((!\ula|Mux14~8_combout ) # (\ulaIn1|ulaIn1MuxOut [5]))) ) ) # ( !\ula|Mux10~3_combout  & ( (\ula|Mux9~1_combout  & (\ula|Mux14~8_combout  & \ulaIn1|ulaIn1MuxOut [5])) ) )

	.dataa(!\ula|Mux9~1_combout ),
	.datab(!\ula|Mux14~8_combout ),
	.datac(!\ulaIn1|ulaIn1MuxOut [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux10~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux10~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux10~4 .extended_lut = "off";
defparam \ula|Mux10~4 .lut_mask = 64'h0101010145454545;
defparam \ula|Mux10~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y8_N39
cyclonev_lcell_comb \ula|ShiftRight1~8 (
// Equation(s):
// \ula|ShiftRight1~8_combout  = ( \ula|ShiftRight1~0_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((\ula|ShiftRight0~16_combout ) # (\ula|ShiftRight1~6_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftRight0~15_combout  & 
// (\ula|ShiftRight1~6_combout ))) ) ) # ( !\ula|ShiftRight1~0_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((!\ula|ShiftRight1~6_combout  & \ula|ShiftRight0~16_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftRight0~15_combout  & 
// (\ula|ShiftRight1~6_combout ))) ) )

	.dataa(!\ula|ShiftRight0~15_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datac(!\ula|ShiftRight1~6_combout ),
	.datad(!\ula|ShiftRight0~16_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~8 .extended_lut = "off";
defparam \ula|ShiftRight1~8 .lut_mask = 64'h01C101C10DCD0DCD;
defparam \ula|ShiftRight1~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y8_N18
cyclonev_lcell_comb \ula|ShiftRight0~36 (
// Equation(s):
// \ula|ShiftRight0~36_combout  = ( \ula|ShiftRight0~16_combout  & ( \ula|ShiftRight0~15_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftRight0~18_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// (\ulaIn1|ulaIn1MuxOut [31]))) ) ) ) # ( !\ula|ShiftRight0~16_combout  & ( \ula|ShiftRight0~15_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((\ulaIn2|ulaIn2MuxOut[2]~3_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftRight0~18_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ulaIn1|ulaIn1MuxOut [31])))) ) ) ) # ( \ula|ShiftRight0~16_combout  & ( !\ula|ShiftRight0~15_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((!\ulaIn2|ulaIn2MuxOut[2]~3_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftRight0~18_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// (\ulaIn1|ulaIn1MuxOut [31])))) ) ) ) # ( !\ula|ShiftRight0~16_combout  & ( !\ula|ShiftRight0~15_combout  & ( (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftRight0~18_combout ))) # 
// (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ulaIn1|ulaIn1MuxOut [31])))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [31]),
	.datac(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datad(!\ula|ShiftRight0~18_combout ),
	.datae(!\ula|ShiftRight0~16_combout ),
	.dataf(!\ula|ShiftRight0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~36 .extended_lut = "off";
defparam \ula|ShiftRight0~36 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \ula|ShiftRight0~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y8_N54
cyclonev_lcell_comb \ula|Mux10~5 (
// Equation(s):
// \ula|Mux10~5_combout  = ( \ula|Mux15~5_combout  & ( \ula|ShiftRight0~36_combout  & ( (!\ula|Mux10~4_combout  & (!\ula|ShiftRight1~8_combout  & !\ula|Mux9~2_combout )) ) ) ) # ( !\ula|Mux15~5_combout  & ( \ula|ShiftRight0~36_combout  & ( 
// (!\ula|Mux10~4_combout  & !\ula|Mux9~2_combout ) ) ) ) # ( \ula|Mux15~5_combout  & ( !\ula|ShiftRight0~36_combout  & ( (!\ula|Mux10~4_combout  & !\ula|ShiftRight1~8_combout ) ) ) ) # ( !\ula|Mux15~5_combout  & ( !\ula|ShiftRight0~36_combout  & ( 
// !\ula|Mux10~4_combout  ) ) )

	.dataa(!\ula|Mux10~4_combout ),
	.datab(!\ula|ShiftRight1~8_combout ),
	.datac(!\ula|Mux9~2_combout ),
	.datad(gnd),
	.datae(!\ula|Mux15~5_combout ),
	.dataf(!\ula|ShiftRight0~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux10~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux10~5 .extended_lut = "off";
defparam \ula|Mux10~5 .lut_mask = 64'hAAAA8888A0A08080;
defparam \ula|Mux10~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y8_N0
cyclonev_lcell_comb \ula|Mux10~7 (
// Equation(s):
// \ula|Mux10~7_combout  = ( \ula|Mux10~5_combout  & ( \ula|LessThan0~39_combout  & ( (!\control|aluOp [3]) # (!\ula|Mux14~1_combout ) ) ) ) # ( \ula|Mux10~5_combout  & ( !\ula|LessThan0~39_combout  & ( (!\control|aluOp [3]) # ((!\ula|Mux14~1_combout ) # 
// ((!\ula|LessThan0~40_combout  & !\ula|LessThan0~41_combout ))) ) ) )

	.dataa(!\control|aluOp [3]),
	.datab(!\ula|LessThan0~40_combout ),
	.datac(!\ula|Mux14~1_combout ),
	.datad(!\ula|LessThan0~41_combout ),
	.datae(!\ula|Mux10~5_combout ),
	.dataf(!\ula|LessThan0~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux10~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux10~7 .extended_lut = "off";
defparam \ula|Mux10~7 .lut_mask = 64'h0000FEFA0000FAFA;
defparam \ula|Mux10~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N42
cyclonev_lcell_comb \ula|Mux10~1 (
// Equation(s):
// \ula|Mux10~1_combout  = ( \ula|ShiftLeft0~8_combout  & ( \ula|Mux3~2_combout  & ( (!\ula|Mux14~6_combout  & (((!\ula|ShiftLeft0~13_combout  & !\ulaIn2|ulaIn2MuxOut[2]~3_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout ))) ) ) ) # ( 
// !\ula|ShiftLeft0~8_combout  & ( \ula|Mux3~2_combout  & ( (!\ula|Mux14~6_combout  & (((!\ula|ShiftLeft0~13_combout ) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout ))) ) ) ) # ( \ula|ShiftLeft0~8_combout  & ( 
// !\ula|Mux3~2_combout  & ( !\ula|Mux14~6_combout  ) ) ) # ( !\ula|ShiftLeft0~8_combout  & ( !\ula|Mux3~2_combout  & ( !\ula|Mux14~6_combout  ) ) )

	.dataa(!\ula|Mux14~6_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datac(!\ula|ShiftLeft0~13_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datae(!\ula|ShiftLeft0~8_combout ),
	.dataf(!\ula|Mux3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux10~1 .extended_lut = "off";
defparam \ula|Mux10~1 .lut_mask = 64'hAAAAAAAAA2AAA222;
defparam \ula|Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y8_N6
cyclonev_lcell_comb \ula|Mux10~0 (
// Equation(s):
// \ula|Mux10~0_combout  = ( \ula|ShiftLeft0~41_combout  & ( \ula|ShiftLeft0~37_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftLeft0~29_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// (\ula|ShiftLeft0~21_combout ))) ) ) ) # ( !\ula|ShiftLeft0~41_combout  & ( \ula|ShiftLeft0~37_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftLeft0~29_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  
// & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # ((\ula|ShiftLeft0~21_combout )))) ) ) ) # ( \ula|ShiftLeft0~41_combout  & ( !\ula|ShiftLeft0~37_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # 
// ((\ula|ShiftLeft0~29_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftLeft0~21_combout ))) ) ) ) # ( !\ula|ShiftLeft0~41_combout  & ( !\ula|ShiftLeft0~37_combout  & ( (\ulaIn2|ulaIn2MuxOut[3]~4_combout  
// & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftLeft0~29_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftLeft0~21_combout )))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datac(!\ula|ShiftLeft0~21_combout ),
	.datad(!\ula|ShiftLeft0~29_combout ),
	.datae(!\ula|ShiftLeft0~41_combout ),
	.dataf(!\ula|ShiftLeft0~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux10~0 .extended_lut = "off";
defparam \ula|Mux10~0 .lut_mask = 64'h012389AB4567CDEF;
defparam \ula|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y8_N24
cyclonev_lcell_comb \ula|Mux10~2 (
// Equation(s):
// \ula|Mux10~2_combout  = ( \ula|Mux14~15_combout  & ( \ula|Mux10~0_combout  & ( (\ula|Mux2~0_combout  & \ula|Add0~98_sumout ) ) ) ) # ( !\ula|Mux14~15_combout  & ( \ula|Mux10~0_combout  & ( (\ula|Mux2~0_combout  & ((!\ula|Mux10~1_combout ) # 
// (\ula|Mux3~0_combout ))) ) ) ) # ( \ula|Mux14~15_combout  & ( !\ula|Mux10~0_combout  & ( (\ula|Mux2~0_combout  & \ula|Add0~98_sumout ) ) ) ) # ( !\ula|Mux14~15_combout  & ( !\ula|Mux10~0_combout  & ( (\ula|Mux2~0_combout  & !\ula|Mux10~1_combout ) ) ) )

	.dataa(!\ula|Mux3~0_combout ),
	.datab(!\ula|Mux2~0_combout ),
	.datac(!\ula|Add0~98_sumout ),
	.datad(!\ula|Mux10~1_combout ),
	.datae(!\ula|Mux14~15_combout ),
	.dataf(!\ula|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux10~2 .extended_lut = "off";
defparam \ula|Mux10~2 .lut_mask = 64'h3300030333110303;
defparam \ula|Mux10~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y8_N30
cyclonev_lcell_comb \memToRegMux|memToRegOutput[21]~21 (
// Equation(s):
// \memToRegMux|memToRegOutput[21]~21_combout  = ( \ula|Mux10~7_combout  & ( \ula|Mux10~2_combout  & ( (!\control|Decoder1~0_combout ) # ((!\intMem|instruction [26]) # ((\intMem|instruction [29]) # (\intMem|instruction [28]))) ) ) ) # ( !\ula|Mux10~7_combout 
//  & ( \ula|Mux10~2_combout  & ( (!\control|Decoder1~0_combout ) # ((!\intMem|instruction [26]) # ((\intMem|instruction [29]) # (\intMem|instruction [28]))) ) ) ) # ( !\ula|Mux10~7_combout  & ( !\ula|Mux10~2_combout  & ( (!\control|Decoder1~0_combout ) # 
// ((!\intMem|instruction [26]) # ((\intMem|instruction [29]) # (\intMem|instruction [28]))) ) ) )

	.dataa(!\control|Decoder1~0_combout ),
	.datab(!\intMem|instruction [26]),
	.datac(!\intMem|instruction [28]),
	.datad(!\intMem|instruction [29]),
	.datae(!\ula|Mux10~7_combout ),
	.dataf(!\ula|Mux10~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[21]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[21]~21 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[21]~21 .lut_mask = 64'hEFFF0000EFFFEFFF;
defparam \memToRegMux|memToRegOutput[21]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N0
cyclonev_lcell_comb \ula|ShiftLeft0~2 (
// Equation(s):
// \ula|ShiftLeft0~2_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a6  & ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a30  & ( !\control|in2Mux~combout  ) ) ) # ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a6  & ( 
// \regmem|regMemory_rtl_1|auto_generated|ram_block1a30  & ( !\control|in2Mux~combout  ) ) ) # ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a6  & ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a30  & ( !\control|in2Mux~combout  ) ) ) # ( 
// !\regmem|regMemory_rtl_1|auto_generated|ram_block1a6  & ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a30  & ( (!\control|in2Mux~combout  & (((\regmem|regMemory_rtl_1|auto_generated|ram_block1a5 ) # 
// (\regmem|regMemory_rtl_1|auto_generated|ram_block1a28 )) # (\regmem|regMemory_rtl_1|auto_generated|ram_block1a29 ))) ) ) )

	.dataa(!\control|in2Mux~combout ),
	.datab(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a29 ),
	.datac(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a28 ),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a5 ),
	.datae(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a6 ),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a30 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~2 .extended_lut = "off";
defparam \ula|ShiftLeft0~2 .lut_mask = 64'h2AAAAAAAAAAAAAAA;
defparam \ula|ShiftLeft0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N12
cyclonev_lcell_comb \ula|ShiftLeft0~3 (
// Equation(s):
// \ula|ShiftLeft0~3_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a25  & ( !\control|in2Mux~combout  ) ) # ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a25  & ( !\control|in2Mux~combout  & ( 
// (((\regmem|regMemory_rtl_1|auto_generated|ram_block1a7 ) # (\regmem|regMemory_rtl_1|auto_generated|ram_block1a24 )) # (\regmem|regMemory_rtl_1|auto_generated|ram_block1a26 )) # (\regmem|regMemory_rtl_1|auto_generated|ram_block1a27 ) ) ) )

	.dataa(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a27 ),
	.datab(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a26 ),
	.datac(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a24 ),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a7 ),
	.datae(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a25 ),
	.dataf(!\control|in2Mux~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~3 .extended_lut = "off";
defparam \ula|ShiftLeft0~3 .lut_mask = 64'h7FFFFFFF00000000;
defparam \ula|ShiftLeft0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y7_N36
cyclonev_lcell_comb \ula|ShiftLeft0~5 (
// Equation(s):
// \ula|ShiftLeft0~5_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a23  & ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a21  & ( !\control|in2Mux~combout  ) ) ) # ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a23  & ( 
// \regmem|regMemory_rtl_1|auto_generated|ram_block1a21  & ( !\control|in2Mux~combout  ) ) ) # ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a23  & ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a21  & ( !\control|in2Mux~combout  ) ) ) # ( 
// !\regmem|regMemory_rtl_1|auto_generated|ram_block1a23  & ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a21  & ( (!\control|in2Mux~combout  & (((\regmem|regMemory_rtl_1|auto_generated|ram_block1a22 ) # 
// (\regmem|regMemory_rtl_1|auto_generated|ram_block1a19 )) # (\regmem|regMemory_rtl_1|auto_generated|ram_block1a11 ))) ) ) )

	.dataa(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a11 ),
	.datab(!\control|in2Mux~combout ),
	.datac(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a19 ),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a22 ),
	.datae(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a23 ),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a21 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~5 .extended_lut = "off";
defparam \ula|ShiftLeft0~5 .lut_mask = 64'h4CCCCCCCCCCCCCCC;
defparam \ula|ShiftLeft0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N12
cyclonev_lcell_comb \ula|ShiftLeft0~0 (
// Equation(s):
// \ula|ShiftLeft0~0_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a14  & ( !\control|in2Mux~combout  ) ) # ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a14  & ( (!\control|in2Mux~combout  & 
// \regmem|regMemory_rtl_1|auto_generated|ram_block1a31 ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|in2Mux~combout ),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a31 ),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~0 .extended_lut = "off";
defparam \ula|ShiftLeft0~0 .lut_mask = 64'h00F000F0F0F0F0F0;
defparam \ula|ShiftLeft0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N54
cyclonev_lcell_comb \ula|ShiftLeft0~1 (
// Equation(s):
// \ula|ShiftLeft0~1_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a8  & ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a10  & ( !\control|in2Mux~combout  ) ) ) # ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a8  & ( 
// \regmem|regMemory_rtl_1|auto_generated|ram_block1a10  & ( !\control|in2Mux~combout  ) ) ) # ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a8  & ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a10  & ( !\control|in2Mux~combout  ) ) ) # ( 
// !\regmem|regMemory_rtl_1|auto_generated|ram_block1a8  & ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a10  & ( (!\control|in2Mux~combout  & (((\regmem|regMemory_rtl_1|auto_generated|ram_block1a12 ) # 
// (\regmem|regMemory_rtl_1|auto_generated|ram_block1a13 )) # (\regmem|regMemory_rtl_1|auto_generated|ram_block1a9 ))) ) ) )

	.dataa(!\control|in2Mux~combout ),
	.datab(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a9 ),
	.datac(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a13 ),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a12 ),
	.datae(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a8 ),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~1 .extended_lut = "off";
defparam \ula|ShiftLeft0~1 .lut_mask = 64'h2AAAAAAAAAAAAAAA;
defparam \ula|ShiftLeft0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N36
cyclonev_lcell_comb \ula|ShiftLeft0~4 (
// Equation(s):
// \ula|ShiftLeft0~4_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a16  & ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a17  & ( !\control|in2Mux~combout  ) ) ) # ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a16  & ( 
// \regmem|regMemory_rtl_1|auto_generated|ram_block1a17  & ( !\control|in2Mux~combout  ) ) ) # ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a16  & ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a17  & ( !\control|in2Mux~combout  ) ) ) # ( 
// !\regmem|regMemory_rtl_1|auto_generated|ram_block1a16  & ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a17  & ( (!\control|in2Mux~combout  & (((\regmem|regMemory_rtl_1|auto_generated|ram_block1a18 ) # 
// (\regmem|regMemory_rtl_1|auto_generated|ram_block1a20 )) # (\regmem|regMemory_rtl_1|auto_generated|ram_block1a15 ))) ) ) )

	.dataa(!\control|in2Mux~combout ),
	.datab(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a15 ),
	.datac(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a20 ),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a18 ),
	.datae(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a16 ),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a17 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~4 .extended_lut = "off";
defparam \ula|ShiftLeft0~4 .lut_mask = 64'h2AAAAAAAAAAAAAAA;
defparam \ula|ShiftLeft0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N18
cyclonev_lcell_comb \ula|ShiftLeft0~6 (
// Equation(s):
// \ula|ShiftLeft0~6_combout  = ( \ula|ShiftLeft0~1_combout  & ( \ula|ShiftLeft0~4_combout  ) ) # ( !\ula|ShiftLeft0~1_combout  & ( \ula|ShiftLeft0~4_combout  ) ) # ( \ula|ShiftLeft0~1_combout  & ( !\ula|ShiftLeft0~4_combout  ) ) # ( 
// !\ula|ShiftLeft0~1_combout  & ( !\ula|ShiftLeft0~4_combout  & ( (((\ula|ShiftLeft0~0_combout ) # (\ula|ShiftLeft0~5_combout )) # (\ula|ShiftLeft0~3_combout )) # (\ula|ShiftLeft0~2_combout ) ) ) )

	.dataa(!\ula|ShiftLeft0~2_combout ),
	.datab(!\ula|ShiftLeft0~3_combout ),
	.datac(!\ula|ShiftLeft0~5_combout ),
	.datad(!\ula|ShiftLeft0~0_combout ),
	.datae(!\ula|ShiftLeft0~1_combout ),
	.dataf(!\ula|ShiftLeft0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~6 .extended_lut = "off";
defparam \ula|ShiftLeft0~6 .lut_mask = 64'h7FFFFFFFFFFFFFFF;
defparam \ula|ShiftLeft0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N36
cyclonev_lcell_comb \ula|Mux14~15 (
// Equation(s):
// \ula|Mux14~15_combout  = ( \control|aluOp [0] & ( (\control|aluOp [2] & (((!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & !\ula|ShiftLeft0~6_combout )) # (\control|aluOp [1]))) ) ) # ( !\control|aluOp [0] & ( (!\control|aluOp [2] & 
// (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & (!\ula|ShiftLeft0~6_combout  & \control|aluOp [1]))) # (\control|aluOp [2] & (((!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & !\ula|ShiftLeft0~6_combout )) # (\control|aluOp [1]))) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datab(!\ula|ShiftLeft0~6_combout ),
	.datac(!\control|aluOp [2]),
	.datad(!\control|aluOp [1]),
	.datae(gnd),
	.dataf(!\control|aluOp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux14~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux14~15 .extended_lut = "off";
defparam \ula|Mux14~15 .lut_mask = 64'h088F088F080F080F;
defparam \ula|Mux14~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N36
cyclonev_lcell_comb \ula|Mux11~1 (
// Equation(s):
// \ula|Mux11~1_combout  = ( \ula|ShiftLeft0~7_combout  & ( \ula|ShiftLeft0~11_combout  & ( (!\ula|Mux14~6_combout  & ((!\ula|Mux3~2_combout ) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout ))) ) ) ) # ( !\ula|ShiftLeft0~7_combout  & ( \ula|ShiftLeft0~11_combout  & ( 
// (!\ula|Mux14~6_combout  & (((!\ula|Mux3~2_combout ) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout ))) ) ) ) # ( \ula|ShiftLeft0~7_combout  & ( !\ula|ShiftLeft0~11_combout  & ( (!\ula|Mux14~6_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # ((!\ula|Mux3~2_combout ) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout )))) ) ) ) # ( !\ula|ShiftLeft0~7_combout  & ( !\ula|ShiftLeft0~11_combout  & ( !\ula|Mux14~6_combout  ) ) )

	.dataa(!\ula|Mux14~6_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datad(!\ula|Mux3~2_combout ),
	.datae(!\ula|ShiftLeft0~7_combout ),
	.dataf(!\ula|ShiftLeft0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux11~1 .extended_lut = "off";
defparam \ula|Mux11~1 .lut_mask = 64'hAAAAAA8AAA2AAA0A;
defparam \ula|Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N12
cyclonev_lcell_comb \ula|Mux11~0 (
// Equation(s):
// \ula|Mux11~0_combout  = ( \ula|ShiftLeft0~40_combout  & ( \ula|ShiftLeft0~35_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftLeft0~27_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// (\ula|ShiftLeft0~19_combout ))) ) ) ) # ( !\ula|ShiftLeft0~40_combout  & ( \ula|ShiftLeft0~35_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((\ulaIn2|ulaIn2MuxOut[3]~4_combout  & \ula|ShiftLeft0~27_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  
// & (((!\ulaIn2|ulaIn2MuxOut[3]~4_combout )) # (\ula|ShiftLeft0~19_combout ))) ) ) ) # ( \ula|ShiftLeft0~40_combout  & ( !\ula|ShiftLeft0~35_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((!\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # 
// (\ula|ShiftLeft0~27_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftLeft0~19_combout  & (\ulaIn2|ulaIn2MuxOut[3]~4_combout ))) ) ) ) # ( !\ula|ShiftLeft0~40_combout  & ( !\ula|ShiftLeft0~35_combout  & ( (\ulaIn2|ulaIn2MuxOut[3]~4_combout  
// & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftLeft0~27_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftLeft0~19_combout )))) ) ) )

	.dataa(!\ula|ShiftLeft0~19_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datad(!\ula|ShiftLeft0~27_combout ),
	.datae(!\ula|ShiftLeft0~40_combout ),
	.dataf(!\ula|ShiftLeft0~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux11~0 .extended_lut = "off";
defparam \ula|Mux11~0 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \ula|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N48
cyclonev_lcell_comb \ula|Mux11~2 (
// Equation(s):
// \ula|Mux11~2_combout  = ( \ula|Add0~94_sumout  & ( \ula|Mux11~0_combout  & ( (\ula|Mux2~0_combout  & (((!\ula|Mux11~1_combout ) # (\ula|Mux3~0_combout )) # (\ula|Mux14~15_combout ))) ) ) ) # ( !\ula|Add0~94_sumout  & ( \ula|Mux11~0_combout  & ( 
// (!\ula|Mux14~15_combout  & (\ula|Mux2~0_combout  & ((!\ula|Mux11~1_combout ) # (\ula|Mux3~0_combout )))) ) ) ) # ( \ula|Add0~94_sumout  & ( !\ula|Mux11~0_combout  & ( (\ula|Mux2~0_combout  & ((!\ula|Mux11~1_combout ) # (\ula|Mux14~15_combout ))) ) ) ) # ( 
// !\ula|Add0~94_sumout  & ( !\ula|Mux11~0_combout  & ( (!\ula|Mux14~15_combout  & (\ula|Mux2~0_combout  & !\ula|Mux11~1_combout )) ) ) )

	.dataa(!\ula|Mux14~15_combout ),
	.datab(!\ula|Mux2~0_combout ),
	.datac(!\ula|Mux11~1_combout ),
	.datad(!\ula|Mux3~0_combout ),
	.datae(!\ula|Add0~94_sumout ),
	.dataf(!\ula|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux11~2 .extended_lut = "off";
defparam \ula|Mux11~2 .lut_mask = 64'h2020313120223133;
defparam \ula|Mux11~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N39
cyclonev_lcell_comb \ula|Mux11~3 (
// Equation(s):
// \ula|Mux11~3_combout  = ( \control|in2Mux~combout  & ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a20  & ( (!\ulaIn1|ulaIn1MuxOut [20] & (\control|aluOp [1] & \control|aluOp [0])) # (\ulaIn1|ulaIn1MuxOut [20] & (!\control|aluOp [1] $ 
// (!\control|aluOp [0]))) ) ) ) # ( !\control|in2Mux~combout  & ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a20  & ( !\control|aluOp [1] $ (((!\ulaIn1|ulaIn1MuxOut [20] & !\control|aluOp [0]))) ) ) ) # ( \control|in2Mux~combout  & ( 
// !\regmem|regMemory_rtl_1|auto_generated|ram_block1a20  & ( (!\ulaIn1|ulaIn1MuxOut [20] & (\control|aluOp [1] & \control|aluOp [0])) # (\ulaIn1|ulaIn1MuxOut [20] & (!\control|aluOp [1] $ (!\control|aluOp [0]))) ) ) ) # ( !\control|in2Mux~combout  & ( 
// !\regmem|regMemory_rtl_1|auto_generated|ram_block1a20  & ( (!\ulaIn1|ulaIn1MuxOut [20] & (\control|aluOp [1] & \control|aluOp [0])) # (\ulaIn1|ulaIn1MuxOut [20] & (!\control|aluOp [1] $ (!\control|aluOp [0]))) ) ) )

	.dataa(gnd),
	.datab(!\ulaIn1|ulaIn1MuxOut [20]),
	.datac(!\control|aluOp [1]),
	.datad(!\control|aluOp [0]),
	.datae(!\control|in2Mux~combout ),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a20 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux11~3 .extended_lut = "off";
defparam \ula|Mux11~3 .lut_mask = 64'h033C033C3CF0033C;
defparam \ula|Mux11~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N9
cyclonev_lcell_comb \ula|Mux11~4 (
// Equation(s):
// \ula|Mux11~4_combout  = ( \ula|Mux14~8_combout  & ( \ula|Mux11~3_combout  & ( (\ulaIn1|ulaIn1MuxOut [4] & \ula|Mux9~1_combout ) ) ) ) # ( !\ula|Mux14~8_combout  & ( \ula|Mux11~3_combout  & ( \ula|Mux9~1_combout  ) ) ) # ( \ula|Mux14~8_combout  & ( 
// !\ula|Mux11~3_combout  & ( (\ulaIn1|ulaIn1MuxOut [4] & \ula|Mux9~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\ulaIn1|ulaIn1MuxOut [4]),
	.datac(!\ula|Mux9~1_combout ),
	.datad(gnd),
	.datae(!\ula|Mux14~8_combout ),
	.dataf(!\ula|Mux11~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux11~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux11~4 .extended_lut = "off";
defparam \ula|Mux11~4 .lut_mask = 64'h000003030F0F0303;
defparam \ula|Mux11~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N6
cyclonev_lcell_comb \ula|ShiftRight0~0 (
// Equation(s):
// \ula|ShiftRight0~0_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [22] & ( (!\ulaIn2|ulaIn2MuxOut[0]~2_combout ) # (\ulaIn1|ulaIn1MuxOut [23]) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [22] & ( 
// (!\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [20]))) # (\ulaIn2|ulaIn2MuxOut[0]~2_combout  & (\ulaIn1|ulaIn1MuxOut [21])) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn1|ulaIn1MuxOut [22] & ( (\ulaIn1|ulaIn1MuxOut [23] & 
// \ulaIn2|ulaIn2MuxOut[0]~2_combout ) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn1|ulaIn1MuxOut [22] & ( (!\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [20]))) # (\ulaIn2|ulaIn2MuxOut[0]~2_combout  & (\ulaIn1|ulaIn1MuxOut [21])) 
// ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [23]),
	.datab(!\ulaIn1|ulaIn1MuxOut [21]),
	.datac(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [20]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn1|ulaIn1MuxOut [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~0 .extended_lut = "off";
defparam \ula|ShiftRight0~0 .lut_mask = 64'h03F3050503F3F5F5;
defparam \ula|ShiftRight0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N24
cyclonev_lcell_comb \ula|ShiftRight1~7 (
// Equation(s):
// \ula|ShiftRight1~7_combout  = ( \ula|ShiftRight0~3_combout  & ( \ula|ShiftRight0~4_combout  & ( ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & \ula|ShiftRight0~0_combout )) # (\ula|ShiftRight1~6_combout ) ) ) ) # ( !\ula|ShiftRight0~3_combout  & ( 
// \ula|ShiftRight0~4_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftRight0~0_combout  & !\ula|ShiftRight1~6_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftRight1~6_combout ))) ) ) ) # ( \ula|ShiftRight0~3_combout  & ( 
// !\ula|ShiftRight0~4_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftRight1~6_combout ) # (\ula|ShiftRight0~0_combout ))) ) ) ) # ( !\ula|ShiftRight0~3_combout  & ( !\ula|ShiftRight0~4_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// (\ula|ShiftRight0~0_combout  & !\ula|ShiftRight1~6_combout )) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datab(gnd),
	.datac(!\ula|ShiftRight0~0_combout ),
	.datad(!\ula|ShiftRight1~6_combout ),
	.datae(!\ula|ShiftRight0~3_combout ),
	.dataf(!\ula|ShiftRight0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~7 .extended_lut = "off";
defparam \ula|ShiftRight1~7 .lut_mask = 64'h0A000AAA0A550AFF;
defparam \ula|ShiftRight1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N54
cyclonev_lcell_comb \ula|ShiftRight0~35 (
// Equation(s):
// \ula|ShiftRight0~35_combout  = ( \ula|ShiftRight0~3_combout  & ( \ula|ShiftRight0~4_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # (\ula|ShiftRight0~0_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// (((!\ulaIn2|ulaIn2MuxOut[3]~4_combout )) # (\ulaIn1|ulaIn1MuxOut [31]))) ) ) ) # ( !\ula|ShiftRight0~3_combout  & ( \ula|ShiftRight0~4_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((\ula|ShiftRight0~0_combout  & !\ulaIn2|ulaIn2MuxOut[3]~4_combout 
// )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((!\ulaIn2|ulaIn2MuxOut[3]~4_combout )) # (\ulaIn1|ulaIn1MuxOut [31]))) ) ) ) # ( \ula|ShiftRight0~3_combout  & ( !\ula|ShiftRight0~4_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// (((\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # (\ula|ShiftRight0~0_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ulaIn1|ulaIn1MuxOut [31] & ((\ulaIn2|ulaIn2MuxOut[3]~4_combout )))) ) ) ) # ( !\ula|ShiftRight0~3_combout  & ( !\ula|ShiftRight0~4_combout  
// & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((\ula|ShiftRight0~0_combout  & !\ulaIn2|ulaIn2MuxOut[3]~4_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ulaIn1|ulaIn1MuxOut [31] & ((\ulaIn2|ulaIn2MuxOut[3]~4_combout )))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [31]),
	.datac(!\ula|ShiftRight0~0_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datae(!\ula|ShiftRight0~3_combout ),
	.dataf(!\ula|ShiftRight0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~35 .extended_lut = "off";
defparam \ula|ShiftRight0~35 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \ula|ShiftRight0~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N30
cyclonev_lcell_comb \ula|Mux11~5 (
// Equation(s):
// \ula|Mux11~5_combout  = ( \ula|ShiftRight0~35_combout  & ( (!\ula|Mux9~2_combout  & (!\ula|Mux11~4_combout  & ((!\ula|Mux15~5_combout ) # (!\ula|ShiftRight1~7_combout )))) ) ) # ( !\ula|ShiftRight0~35_combout  & ( (!\ula|Mux11~4_combout  & 
// ((!\ula|Mux15~5_combout ) # (!\ula|ShiftRight1~7_combout ))) ) )

	.dataa(!\ula|Mux15~5_combout ),
	.datab(!\ula|Mux9~2_combout ),
	.datac(!\ula|Mux11~4_combout ),
	.datad(!\ula|ShiftRight1~7_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight0~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux11~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux11~5 .extended_lut = "off";
defparam \ula|Mux11~5 .lut_mask = 64'hF0A0F0A0C080C080;
defparam \ula|Mux11~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N12
cyclonev_lcell_comb \ula|Mux11~7 (
// Equation(s):
// \ula|Mux11~7_combout  = ( \ula|Mux14~1_combout  & ( \ula|Mux11~5_combout  & ( (!\control|aluOp [3]) # ((!\ula|LessThan0~41_combout  & (!\ula|LessThan0~39_combout  & !\ula|LessThan0~40_combout ))) ) ) ) # ( !\ula|Mux14~1_combout  & ( \ula|Mux11~5_combout  
// ) )

	.dataa(!\control|aluOp [3]),
	.datab(!\ula|LessThan0~41_combout ),
	.datac(!\ula|LessThan0~39_combout ),
	.datad(!\ula|LessThan0~40_combout ),
	.datae(!\ula|Mux14~1_combout ),
	.dataf(!\ula|Mux11~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux11~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux11~7 .extended_lut = "off";
defparam \ula|Mux11~7 .lut_mask = 64'h00000000FFFFEAAA;
defparam \ula|Mux11~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N24
cyclonev_lcell_comb \memToRegMux|memToRegOutput[20]~20 (
// Equation(s):
// \memToRegMux|memToRegOutput[20]~20_combout  = ( \ula|Mux11~2_combout  & ( \ula|Mux11~7_combout  & ( ((!\intMem|instruction [26]) # ((!\control|Decoder1~0_combout ) # (\intMem|instruction [29]))) # (\intMem|instruction [28]) ) ) ) # ( \ula|Mux11~2_combout  
// & ( !\ula|Mux11~7_combout  & ( ((!\intMem|instruction [26]) # ((!\control|Decoder1~0_combout ) # (\intMem|instruction [29]))) # (\intMem|instruction [28]) ) ) ) # ( !\ula|Mux11~2_combout  & ( !\ula|Mux11~7_combout  & ( ((!\intMem|instruction [26]) # 
// ((!\control|Decoder1~0_combout ) # (\intMem|instruction [29]))) # (\intMem|instruction [28]) ) ) )

	.dataa(!\intMem|instruction [28]),
	.datab(!\intMem|instruction [26]),
	.datac(!\intMem|instruction [29]),
	.datad(!\control|Decoder1~0_combout ),
	.datae(!\ula|Mux11~2_combout ),
	.dataf(!\ula|Mux11~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[20]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[20]~20 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[20]~20 .lut_mask = 64'hFFDFFFDF0000FFDF;
defparam \memToRegMux|memToRegOutput[20]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N0
cyclonev_lcell_comb \ulaIn1|Mux3~0 (
// Equation(s):
// \ulaIn1|Mux3~0_combout  = ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a3  & ( ((!\control|in1Mux [0] & !\control|in1Mux [1])) # (\intMem|instruction [3]) ) ) # ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a3  & ( (\intMem|instruction [3] & 
// ((\control|in1Mux [1]) # (\control|in1Mux [0]))) ) )

	.dataa(gnd),
	.datab(!\control|in1Mux [0]),
	.datac(!\intMem|instruction [3]),
	.datad(!\control|in1Mux [1]),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux3~0 .extended_lut = "off";
defparam \ulaIn1|Mux3~0 .lut_mask = 64'h030F030FCF0FCF0F;
defparam \ulaIn1|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N27
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[3] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [3] = ( \ulaIn1|Mux32~0_combout  & ( \ulaIn1|Mux3~0_combout  ) ) # ( !\ulaIn1|Mux32~0_combout  & ( \ulaIn1|ulaIn1MuxOut [3] ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [3]),
	.datab(gnd),
	.datac(!\ulaIn1|Mux3~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[3] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[3] .lut_mask = 64'h555555550F0F0F0F;
defparam \ulaIn1|ulaIn1MuxOut[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N42
cyclonev_lcell_comb \ulaIn2|ulaIn2MuxOut[19]~8 (
// Equation(s):
// \ulaIn2|ulaIn2MuxOut[19]~8_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a19  & ( !\control|in2Mux~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|in2Mux~combout ),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a19 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn2|ulaIn2MuxOut[19]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn2|ulaIn2MuxOut[19]~8 .extended_lut = "off";
defparam \ulaIn2|ulaIn2MuxOut[19]~8 .lut_mask = 64'h00000000FF00FF00;
defparam \ulaIn2|ulaIn2MuxOut[19]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N0
cyclonev_lcell_comb \ula|Mux12~4 (
// Equation(s):
// \ula|Mux12~4_combout  = ( \ulaIn1|ulaIn1MuxOut [3] & ( \ulaIn2|ulaIn2MuxOut[19]~8_combout  & ( (\ula|Mux9~1_combout  & ((\ula|Add0~47_combout ) # (\ula|Mux14~8_combout ))) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [3] & ( \ulaIn2|ulaIn2MuxOut[19]~8_combout  & ( 
// (!\ula|Mux14~8_combout  & (\ula|Add0~47_combout  & \ula|Mux9~1_combout )) ) ) ) # ( \ulaIn1|ulaIn1MuxOut [3] & ( !\ulaIn2|ulaIn2MuxOut[19]~8_combout  & ( (\ula|Mux14~8_combout  & \ula|Mux9~1_combout ) ) ) )

	.dataa(!\ula|Mux14~8_combout ),
	.datab(!\ula|Add0~47_combout ),
	.datac(!\ula|Mux9~1_combout ),
	.datad(gnd),
	.datae(!\ulaIn1|ulaIn1MuxOut [3]),
	.dataf(!\ulaIn2|ulaIn2MuxOut[19]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux12~4 .extended_lut = "off";
defparam \ula|Mux12~4 .lut_mask = 64'h0000050502020707;
defparam \ula|Mux12~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N27
cyclonev_lcell_comb \ula|Mux12~0 (
// Equation(s):
// \ula|Mux12~0_combout  = ( \control|aluOp [3] & ( !\control|aluOp [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\control|aluOp [3]),
	.dataf(!\control|aluOp [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux12~0 .extended_lut = "off";
defparam \ula|Mux12~0 .lut_mask = 64'h0000FFFF00000000;
defparam \ula|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N27
cyclonev_lcell_comb \ula|Mux12~6 (
// Equation(s):
// \ula|Mux12~6_combout  = ( \ulaIn2|ulaIn2MuxOut[19]~8_combout  & ( (!\control|aluOp [1] & (\ulaIn1|ulaIn1MuxOut [19] & \ula|Mux12~0_combout )) ) ) # ( !\ulaIn2|ulaIn2MuxOut[19]~8_combout  & ( (\control|aluOp [0] & (!\control|aluOp [1] & 
// (\ulaIn1|ulaIn1MuxOut [19] & \ula|Mux12~0_combout ))) ) )

	.dataa(!\control|aluOp [0]),
	.datab(!\control|aluOp [1]),
	.datac(!\ulaIn1|ulaIn1MuxOut [19]),
	.datad(!\ula|Mux12~0_combout ),
	.datae(gnd),
	.dataf(!\ulaIn2|ulaIn2MuxOut[19]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux12~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux12~6 .extended_lut = "off";
defparam \ula|Mux12~6 .lut_mask = 64'h00040004000C000C;
defparam \ula|Mux12~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N9
cyclonev_lcell_comb \ula|Mux12~5 (
// Equation(s):
// \ula|Mux12~5_combout  = ( \ulaIn2|ulaIn2MuxOut[19]~8_combout  & ( (!\control|aluOp [0] & (\control|aluOp [1] & (!\ulaIn1|ulaIn1MuxOut [19] & \ula|Mux12~0_combout ))) ) ) # ( !\ulaIn2|ulaIn2MuxOut[19]~8_combout  & ( (\control|aluOp [1] & 
// (\ula|Mux12~0_combout  & (!\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [19])))) ) )

	.dataa(!\control|aluOp [0]),
	.datab(!\control|aluOp [1]),
	.datac(!\ulaIn1|ulaIn1MuxOut [19]),
	.datad(!\ula|Mux12~0_combout ),
	.datae(gnd),
	.dataf(!\ulaIn2|ulaIn2MuxOut[19]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux12~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux12~5 .extended_lut = "off";
defparam \ula|Mux12~5 .lut_mask = 64'h0012001200200020;
defparam \ula|Mux12~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N18
cyclonev_lcell_comb \ula|ShiftRight0~33 (
// Equation(s):
// \ula|ShiftRight0~33_combout  = ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [20] & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout ) # (\ulaIn1|ulaIn1MuxOut [22]) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [20] & ( 
// (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [19]))) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (\ulaIn1|ulaIn1MuxOut [21])) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn1|ulaIn1MuxOut [20] & ( (\ulaIn1|ulaIn1MuxOut [22] & 
// \ulaIn2|ulaIn2MuxOut[1]~1_combout ) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn1|ulaIn1MuxOut [20] & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [19]))) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (\ulaIn1|ulaIn1MuxOut [21])) 
// ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [21]),
	.datab(!\ulaIn1|ulaIn1MuxOut [22]),
	.datac(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [19]),
	.datae(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.dataf(!\ulaIn1|ulaIn1MuxOut [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~33 .extended_lut = "off";
defparam \ula|ShiftRight0~33 .lut_mask = 64'h05F5030305F5F3F3;
defparam \ula|ShiftRight0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N9
cyclonev_lcell_comb \ula|ShiftRight1~5 (
// Equation(s):
// \ula|ShiftRight1~5_combout  = ( \ula|ShiftRight0~33_combout  & ( \ula|ShiftRight0~31_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftRight0~32_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & 
// (\ula|ShiftRight1~4_combout ))) ) ) ) # ( !\ula|ShiftRight0~33_combout  & ( \ula|ShiftRight0~31_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((\ulaIn2|ulaIn2MuxOut[3]~4_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftRight0~32_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftRight1~4_combout )))) ) ) ) # ( \ula|ShiftRight0~33_combout  & ( !\ula|ShiftRight0~31_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((!\ulaIn2|ulaIn2MuxOut[3]~4_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftRight0~32_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & 
// (\ula|ShiftRight1~4_combout )))) ) ) ) # ( !\ula|ShiftRight0~33_combout  & ( !\ula|ShiftRight0~31_combout  & ( (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftRight0~32_combout ))) # 
// (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftRight1~4_combout )))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datab(!\ula|ShiftRight1~4_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datad(!\ula|ShiftRight0~32_combout ),
	.datae(!\ula|ShiftRight0~33_combout ),
	.dataf(!\ula|ShiftRight0~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~5 .extended_lut = "off";
defparam \ula|ShiftRight1~5 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \ula|ShiftRight1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N18
cyclonev_lcell_comb \ula|Mux12~7 (
// Equation(s):
// \ula|Mux12~7_combout  = ( !\ula|Mux15~5_combout  & ( \ula|ShiftRight1~5_combout  & ( (!\ula|Mux12~4_combout  & (!\ula|Mux12~6_combout  & !\ula|Mux12~5_combout )) ) ) ) # ( \ula|Mux15~5_combout  & ( !\ula|ShiftRight1~5_combout  & ( (!\ula|Mux12~4_combout  
// & (!\ula|Mux12~6_combout  & !\ula|Mux12~5_combout )) ) ) ) # ( !\ula|Mux15~5_combout  & ( !\ula|ShiftRight1~5_combout  & ( (!\ula|Mux12~4_combout  & (!\ula|Mux12~6_combout  & !\ula|Mux12~5_combout )) ) ) )

	.dataa(!\ula|Mux12~4_combout ),
	.datab(gnd),
	.datac(!\ula|Mux12~6_combout ),
	.datad(!\ula|Mux12~5_combout ),
	.datae(!\ula|Mux15~5_combout ),
	.dataf(!\ula|ShiftRight1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux12~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux12~7 .extended_lut = "off";
defparam \ula|Mux12~7 .lut_mask = 64'hA000A000A0000000;
defparam \ula|Mux12~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N0
cyclonev_lcell_comb \ula|Mux12~9 (
// Equation(s):
// \ula|Mux12~9_combout  = ( \ula|LessThan0~41_combout  & ( \ula|LessThan0~39_combout  & ( (\ula|Mux12~7_combout  & ((!\control|aluOp [3]) # (!\ula|Mux14~1_combout ))) ) ) ) # ( !\ula|LessThan0~41_combout  & ( \ula|LessThan0~39_combout  & ( 
// (\ula|Mux12~7_combout  & ((!\control|aluOp [3]) # (!\ula|Mux14~1_combout ))) ) ) ) # ( \ula|LessThan0~41_combout  & ( !\ula|LessThan0~39_combout  & ( (\ula|Mux12~7_combout  & ((!\control|aluOp [3]) # (!\ula|Mux14~1_combout ))) ) ) ) # ( 
// !\ula|LessThan0~41_combout  & ( !\ula|LessThan0~39_combout  & ( (\ula|Mux12~7_combout  & ((!\control|aluOp [3]) # ((!\ula|Mux14~1_combout ) # (!\ula|LessThan0~40_combout )))) ) ) )

	.dataa(!\control|aluOp [3]),
	.datab(!\ula|Mux14~1_combout ),
	.datac(!\ula|Mux12~7_combout ),
	.datad(!\ula|LessThan0~40_combout ),
	.datae(!\ula|LessThan0~41_combout ),
	.dataf(!\ula|LessThan0~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux12~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux12~9 .extended_lut = "off";
defparam \ula|Mux12~9 .lut_mask = 64'h0F0E0E0E0E0E0E0E;
defparam \ula|Mux12~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N30
cyclonev_lcell_comb \ula|Mux12~2 (
// Equation(s):
// \ula|Mux12~2_combout  = ( \ula|ShiftLeft0~39_combout  & ( \ula|ShiftLeft0~33_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftLeft0~25_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// (\ula|ShiftLeft0~17_combout ))) ) ) ) # ( !\ula|ShiftLeft0~39_combout  & ( \ula|ShiftLeft0~33_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftLeft0~25_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  
// & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # ((\ula|ShiftLeft0~17_combout )))) ) ) ) # ( \ula|ShiftLeft0~39_combout  & ( !\ula|ShiftLeft0~33_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # 
// ((\ula|ShiftLeft0~25_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftLeft0~17_combout ))) ) ) ) # ( !\ula|ShiftLeft0~39_combout  & ( !\ula|ShiftLeft0~33_combout  & ( (\ulaIn2|ulaIn2MuxOut[3]~4_combout  
// & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftLeft0~25_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftLeft0~17_combout )))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datac(!\ula|ShiftLeft0~17_combout ),
	.datad(!\ula|ShiftLeft0~25_combout ),
	.datae(!\ula|ShiftLeft0~39_combout ),
	.dataf(!\ula|ShiftLeft0~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux12~2 .extended_lut = "off";
defparam \ula|Mux12~2 .lut_mask = 64'h012389AB4567CDEF;
defparam \ula|Mux12~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N12
cyclonev_lcell_comb \ula|Mux14~5 (
// Equation(s):
// \ula|Mux14~5_combout  = ( !\ula|ShiftLeft0~6_combout  & ( (\ulaIn2|ulaIn2MuxOut[4]~0_combout  & (\ula|ShiftRight0~11_combout  & (!\control|aluOp [0] $ (\control|aluOp [1])))) ) )

	.dataa(!\control|aluOp [0]),
	.datab(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datac(!\ula|ShiftRight0~11_combout ),
	.datad(!\control|aluOp [1]),
	.datae(gnd),
	.dataf(!\ula|ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux14~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux14~5 .extended_lut = "off";
defparam \ula|Mux14~5 .lut_mask = 64'h0201020100000000;
defparam \ula|Mux14~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N39
cyclonev_lcell_comb \ula|Mux12~3 (
// Equation(s):
// \ula|Mux12~3_combout  = ( \ula|ShiftLeft0~10_combout  & ( \ula|Mux14~5_combout  & ( \ula|Mux3~1_combout  ) ) ) # ( !\ula|ShiftLeft0~10_combout  & ( \ula|Mux14~5_combout  & ( (\ula|Mux3~1_combout  & (((\ula|Mux3~0_combout  & \ula|Mux12~2_combout )) # 
// (\ula|Mux14~6_combout ))) ) ) ) # ( \ula|ShiftLeft0~10_combout  & ( !\ula|Mux14~5_combout  & ( (\ula|Mux3~1_combout  & (((\ula|Mux3~0_combout  & \ula|Mux12~2_combout )) # (\ula|Mux14~6_combout ))) ) ) ) # ( !\ula|ShiftLeft0~10_combout  & ( 
// !\ula|Mux14~5_combout  & ( (\ula|Mux3~1_combout  & (((\ula|Mux3~0_combout  & \ula|Mux12~2_combout )) # (\ula|Mux14~6_combout ))) ) ) )

	.dataa(!\ula|Mux14~6_combout ),
	.datab(!\ula|Mux3~0_combout ),
	.datac(!\ula|Mux12~2_combout ),
	.datad(!\ula|Mux3~1_combout ),
	.datae(!\ula|ShiftLeft0~10_combout ),
	.dataf(!\ula|Mux14~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux12~3 .extended_lut = "off";
defparam \ula|Mux12~3 .lut_mask = 64'h00570057005700FF;
defparam \ula|Mux12~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N30
cyclonev_lcell_comb \ula|ShiftRight0~34 (
// Equation(s):
// \ula|ShiftRight0~34_combout  = ( \ula|ShiftRight0~32_combout  & ( \ula|ShiftRight0~31_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((\ula|ShiftRight0~33_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # ((\ulaIn1|ulaIn1MuxOut [31])))) ) ) ) # ( !\ula|ShiftRight0~32_combout  & ( \ula|ShiftRight0~31_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((\ula|ShiftRight0~33_combout )) # 
// (\ulaIn2|ulaIn2MuxOut[3]~4_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ulaIn1|ulaIn1MuxOut [31])))) ) ) ) # ( \ula|ShiftRight0~32_combout  & ( !\ula|ShiftRight0~31_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftRight0~33_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # ((\ulaIn1|ulaIn1MuxOut [31])))) ) ) ) # ( 
// !\ula|ShiftRight0~32_combout  & ( !\ula|ShiftRight0~31_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftRight0~33_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ulaIn2|ulaIn2MuxOut[3]~4_combout  
// & ((\ulaIn1|ulaIn1MuxOut [31])))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datac(!\ula|ShiftRight0~33_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [31]),
	.datae(!\ula|ShiftRight0~32_combout ),
	.dataf(!\ula|ShiftRight0~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~34 .extended_lut = "off";
defparam \ula|ShiftRight0~34 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \ula|ShiftRight0~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N36
cyclonev_lcell_comb \ula|Mux9~0 (
// Equation(s):
// \ula|Mux9~0_combout  = ( \ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( \ula|ShiftLeft0~6_combout  & ( (!\control|aluOp [3] & (\control|aluOp [2] & \control|aluOp [1])) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( \ula|ShiftLeft0~6_combout  & ( 
// (!\control|aluOp [3] & (\control|aluOp [2] & \control|aluOp [1])) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( !\ula|ShiftLeft0~6_combout  & ( (!\control|aluOp [3] & (\control|aluOp [2] & \control|aluOp [1])) ) ) ) # ( 
// !\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( !\ula|ShiftLeft0~6_combout  & ( (!\control|aluOp [3] & (\control|aluOp [1] & ((!\control|aluOp [0]) # (\control|aluOp [2])))) ) ) )

	.dataa(!\control|aluOp [0]),
	.datab(!\control|aluOp [3]),
	.datac(!\control|aluOp [2]),
	.datad(!\control|aluOp [1]),
	.datae(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.dataf(!\ula|ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux9~0 .extended_lut = "off";
defparam \ula|Mux9~0 .lut_mask = 64'h008C000C000C000C;
defparam \ula|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N18
cyclonev_lcell_comb \ula|Mux14~2 (
// Equation(s):
// \ula|Mux14~2_combout  = ( \ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( \ula|ShiftLeft0~6_combout  & ( (!\control|aluOp [1] & \control|aluOp [2]) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( \ula|ShiftLeft0~6_combout  & ( (!\control|aluOp [1] & 
// \control|aluOp [2]) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( !\ula|ShiftLeft0~6_combout  & ( (!\control|aluOp [1] & ((\control|aluOp [2]) # (\control|aluOp [0]))) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( !\ula|ShiftLeft0~6_combout  & ( 
// (!\control|aluOp [0] & (\control|aluOp [1] & !\control|aluOp [2])) ) ) )

	.dataa(!\control|aluOp [0]),
	.datab(!\control|aluOp [1]),
	.datac(!\control|aluOp [2]),
	.datad(gnd),
	.datae(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.dataf(!\ula|ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux14~2 .extended_lut = "off";
defparam \ula|Mux14~2 .lut_mask = 64'h20204C4C0C0C0C0C;
defparam \ula|Mux14~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N3
cyclonev_lcell_comb \ula|Mux12~1 (
// Equation(s):
// \ula|Mux12~1_combout  = ( \ula|Add0~90_sumout  & ( \ula|Mux14~2_combout  & ( (\ula|ShiftRight0~34_combout  & \ula|Mux9~0_combout ) ) ) ) # ( !\ula|Add0~90_sumout  & ( \ula|Mux14~2_combout  & ( (\ula|ShiftRight0~34_combout  & \ula|Mux9~0_combout ) ) ) ) # 
// ( \ula|Add0~90_sumout  & ( !\ula|Mux14~2_combout  & ( \ula|Mux9~0_combout  ) ) )

	.dataa(!\ula|ShiftRight0~34_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ula|Mux9~0_combout ),
	.datae(!\ula|Add0~90_sumout ),
	.dataf(!\ula|Mux14~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux12~1 .extended_lut = "off";
defparam \ula|Mux12~1 .lut_mask = 64'h000000FF00550055;
defparam \ula|Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N15
cyclonev_lcell_comb \ula|Mux12~10 (
// Equation(s):
// \ula|Mux12~10_combout  = ( !\ula|Mux12~1_combout  & ( !\ula|Mux12~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ula|Mux12~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux12~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux12~10 .extended_lut = "off";
defparam \ula|Mux12~10 .lut_mask = 64'hF0F0F0F000000000;
defparam \ula|Mux12~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N6
cyclonev_lcell_comb \memToRegMux|memToRegOutput[19]~19 (
// Equation(s):
// \memToRegMux|memToRegOutput[19]~19_combout  = ( !\ula|Mux12~9_combout  & ( \ula|Mux12~10_combout  & ( (!\control|Decoder1~0_combout ) # ((!\intMem|instruction [26]) # ((\intMem|instruction [28]) # (\intMem|instruction [29]))) ) ) ) # ( 
// \ula|Mux12~9_combout  & ( !\ula|Mux12~10_combout  & ( (!\control|Decoder1~0_combout ) # ((!\intMem|instruction [26]) # ((\intMem|instruction [28]) # (\intMem|instruction [29]))) ) ) ) # ( !\ula|Mux12~9_combout  & ( !\ula|Mux12~10_combout  & ( 
// (!\control|Decoder1~0_combout ) # ((!\intMem|instruction [26]) # ((\intMem|instruction [28]) # (\intMem|instruction [29]))) ) ) )

	.dataa(!\control|Decoder1~0_combout ),
	.datab(!\intMem|instruction [26]),
	.datac(!\intMem|instruction [29]),
	.datad(!\intMem|instruction [28]),
	.datae(!\ula|Mux12~9_combout ),
	.dataf(!\ula|Mux12~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[19]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[19]~19 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[19]~19 .lut_mask = 64'hEFFFEFFFEFFF0000;
defparam \memToRegMux|memToRegOutput[19]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N3
cyclonev_lcell_comb \ulaIn1|Mux22~0 (
// Equation(s):
// \ulaIn1|Mux22~0_combout  = ( \control|in1Mux [0] & ( (!\control|in1Mux [1] & \intMem|instruction[15]~DUPLICATE_q ) ) ) # ( !\control|in1Mux [0] & ( (!\control|in1Mux [1] & \regmem|regMemory_rtl_0|auto_generated|ram_block1a22 ) ) )

	.dataa(!\control|in1Mux [1]),
	.datab(gnd),
	.datac(!\intMem|instruction[15]~DUPLICATE_q ),
	.datad(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a22 ),
	.datae(gnd),
	.dataf(!\control|in1Mux [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux22~0 .extended_lut = "off";
defparam \ulaIn1|Mux22~0 .lut_mask = 64'h00AA00AA0A0A0A0A;
defparam \ulaIn1|Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N0
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[22] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [22] = ( \ulaIn1|Mux22~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [22]) # (\ulaIn1|Mux32~0_combout ) ) ) # ( !\ulaIn1|Mux22~0_combout  & ( (!\ulaIn1|Mux32~0_combout  & \ulaIn1|ulaIn1MuxOut [22]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|Mux32~0_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [22]),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [22]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[22] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[22] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \ulaIn1|ulaIn1MuxOut[22] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N45
cyclonev_lcell_comb \ula|LessThan0~28 (
// Equation(s):
// \ula|LessThan0~28_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a22  & ( !\control|in2Mux~combout  $ (\ulaIn1|ulaIn1MuxOut [22]) ) ) # ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a22  & ( \ulaIn1|ulaIn1MuxOut [22] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|in2Mux~combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [22]),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a22 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~28 .extended_lut = "off";
defparam \ula|LessThan0~28 .lut_mask = 64'h00FF00FFF00FF00F;
defparam \ula|LessThan0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y7_N21
cyclonev_lcell_comb \ula|LessThan0~25 (
// Equation(s):
// \ula|LessThan0~25_combout  = ( \ulaIn1|ulaIn1MuxOut [25] & ( (!\regmem|regMemory_rtl_1|auto_generated|ram_block1a25 ) # (\control|in2Mux~combout ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [25] & ( (!\control|in2Mux~combout  & 
// \regmem|regMemory_rtl_1|auto_generated|ram_block1a25 ) ) )

	.dataa(gnd),
	.datab(!\control|in2Mux~combout ),
	.datac(gnd),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a25 ),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~25 .extended_lut = "off";
defparam \ula|LessThan0~25 .lut_mask = 64'h00CC00CCFF33FF33;
defparam \ula|LessThan0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y7_N24
cyclonev_lcell_comb \ula|LessThan0~24 (
// Equation(s):
// \ula|LessThan0~24_combout  = ( \ulaIn1|ulaIn1MuxOut [26] & ( (!\regmem|regMemory_rtl_1|auto_generated|ram_block1a26 ) # (\control|in2Mux~combout ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [26] & ( (\regmem|regMemory_rtl_1|auto_generated|ram_block1a26  & 
// !\control|in2Mux~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a26 ),
	.datad(!\control|in2Mux~combout ),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~24 .extended_lut = "off";
defparam \ula|LessThan0~24 .lut_mask = 64'h0F000F00F0FFF0FF;
defparam \ula|LessThan0~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y7_N15
cyclonev_lcell_comb \ula|LessThan0~26 (
// Equation(s):
// \ula|LessThan0~26_combout  = ( \ulaIn1|ulaIn1MuxOut [24] & ( (!\regmem|regMemory_rtl_1|auto_generated|ram_block1a24 ) # (\control|in2Mux~combout ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [24] & ( (!\control|in2Mux~combout  & 
// \regmem|regMemory_rtl_1|auto_generated|ram_block1a24 ) ) )

	.dataa(gnd),
	.datab(!\control|in2Mux~combout ),
	.datac(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a24 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~26 .extended_lut = "off";
defparam \ula|LessThan0~26 .lut_mask = 64'h0C0C0C0CF3F3F3F3;
defparam \ula|LessThan0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y7_N54
cyclonev_lcell_comb \ula|LessThan0~23 (
// Equation(s):
// \ula|LessThan0~23_combout  = ( \ulaIn1|ulaIn1MuxOut [28] & ( (!\control|in2Mux~combout  & (\regmem|regMemory_rtl_1|auto_generated|ram_block1a28  & (!\ulaIn1|ulaIn1MuxOut [27] $ (\regmem|regMemory_rtl_1|auto_generated|ram_block1a27 )))) ) ) # ( 
// !\ulaIn1|ulaIn1MuxOut [28] & ( (!\control|in2Mux~combout  & (!\regmem|regMemory_rtl_1|auto_generated|ram_block1a28  & (!\ulaIn1|ulaIn1MuxOut [27] $ (\regmem|regMemory_rtl_1|auto_generated|ram_block1a27 )))) # (\control|in2Mux~combout  & 
// (!\ulaIn1|ulaIn1MuxOut [27])) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [27]),
	.datab(!\control|in2Mux~combout ),
	.datac(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a28 ),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a27 ),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~23 .extended_lut = "off";
defparam \ula|LessThan0~23 .lut_mask = 64'hA262A26208040804;
defparam \ula|LessThan0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y7_N30
cyclonev_lcell_comb \ula|LessThan0~27 (
// Equation(s):
// \ula|LessThan0~27_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a23  & ( !\control|in2Mux~combout  $ (\ulaIn1|ulaIn1MuxOut [23]) ) ) # ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a23  & ( \ulaIn1|ulaIn1MuxOut [23] ) )

	.dataa(gnd),
	.datab(!\control|in2Mux~combout ),
	.datac(gnd),
	.datad(!\ulaIn1|ulaIn1MuxOut [23]),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a23 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~27 .extended_lut = "off";
defparam \ula|LessThan0~27 .lut_mask = 64'h00FF00FFCC33CC33;
defparam \ula|LessThan0~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y7_N48
cyclonev_lcell_comb \ula|LessThan0~29 (
// Equation(s):
// \ula|LessThan0~29_combout  = ( \ula|LessThan0~23_combout  & ( !\ula|LessThan0~27_combout  & ( (!\ula|LessThan0~28_combout  & (!\ula|LessThan0~25_combout  & (!\ula|LessThan0~24_combout  & !\ula|LessThan0~26_combout ))) ) ) )

	.dataa(!\ula|LessThan0~28_combout ),
	.datab(!\ula|LessThan0~25_combout ),
	.datac(!\ula|LessThan0~24_combout ),
	.datad(!\ula|LessThan0~26_combout ),
	.datae(!\ula|LessThan0~23_combout ),
	.dataf(!\ula|LessThan0~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~29 .extended_lut = "off";
defparam \ula|LessThan0~29 .lut_mask = 64'h0000800000000000;
defparam \ula|LessThan0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y7_N12
cyclonev_lcell_comb \ula|LessThan0~31 (
// Equation(s):
// \ula|LessThan0~31_combout  = ( \ulaIn1|ulaIn1MuxOut [22] & ( (!\regmem|regMemory_rtl_1|auto_generated|ram_block1a22 ) # (\control|in2Mux~combout ) ) )

	.dataa(gnd),
	.datab(!\control|in2Mux~combout ),
	.datac(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a22 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~31 .extended_lut = "off";
defparam \ula|LessThan0~31 .lut_mask = 64'h00000000F3F3F3F3;
defparam \ula|LessThan0~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y7_N57
cyclonev_lcell_comb \ulaIn2|ulaIn2MuxOut[23]~6 (
// Equation(s):
// \ulaIn2|ulaIn2MuxOut[23]~6_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a23  & ( !\control|in2Mux~combout  ) )

	.dataa(gnd),
	.datab(!\control|in2Mux~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a23 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn2|ulaIn2MuxOut[23]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn2|ulaIn2MuxOut[23]~6 .extended_lut = "off";
defparam \ulaIn2|ulaIn2MuxOut[23]~6 .lut_mask = 64'h00000000CCCCCCCC;
defparam \ulaIn2|ulaIn2MuxOut[23]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y7_N18
cyclonev_lcell_comb \ula|LessThan0~33 (
// Equation(s):
// \ula|LessThan0~33_combout  = ( \ulaIn1|ulaIn1MuxOut [28] & ( (\regmem|regMemory_rtl_1|auto_generated|ram_block1a28  & (!\control|in2Mux~combout  & ((!\ulaIn1|ulaIn1MuxOut [27]) # (\regmem|regMemory_rtl_1|auto_generated|ram_block1a27 )))) ) ) # ( 
// !\ulaIn1|ulaIn1MuxOut [28] & ( (!\ulaIn1|ulaIn1MuxOut [27]) # ((!\control|in2Mux~combout  & ((\regmem|regMemory_rtl_1|auto_generated|ram_block1a27 ) # (\regmem|regMemory_rtl_1|auto_generated|ram_block1a28 )))) ) )

	.dataa(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a28 ),
	.datab(!\control|in2Mux~combout ),
	.datac(!\ulaIn1|ulaIn1MuxOut [27]),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a27 ),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~33 .extended_lut = "off";
defparam \ula|LessThan0~33 .lut_mask = 64'hF4FCF4FC40444044;
defparam \ula|LessThan0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y7_N27
cyclonev_lcell_comb \ula|LessThan0~32 (
// Equation(s):
// \ula|LessThan0~32_combout  = ( \ulaIn1|ulaIn1MuxOut [25] & ( (!\regmem|regMemory_rtl_1|auto_generated|ram_block1a25 ) # (\control|in2Mux~combout ) ) )

	.dataa(gnd),
	.datab(!\control|in2Mux~combout ),
	.datac(gnd),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a25 ),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~32 .extended_lut = "off";
defparam \ula|LessThan0~32 .lut_mask = 64'h00000000FF33FF33;
defparam \ula|LessThan0~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y7_N42
cyclonev_lcell_comb \ula|LessThan0~34 (
// Equation(s):
// \ula|LessThan0~34_combout  = ( \ula|LessThan0~32_combout  & ( \ula|LessThan0~23_combout  & ( (!\ulaIn1|ulaIn1MuxOut [26] & (!\control|in2Mux~combout  & (\ula|LessThan0~33_combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a26 ))) ) ) ) # ( 
// !\ula|LessThan0~32_combout  & ( \ula|LessThan0~23_combout  & ( (\ula|LessThan0~33_combout  & ((!\ulaIn1|ulaIn1MuxOut [26]) # ((!\control|in2Mux~combout  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a26 )))) ) ) ) # ( \ula|LessThan0~32_combout  & ( 
// !\ula|LessThan0~23_combout  & ( \ula|LessThan0~33_combout  ) ) ) # ( !\ula|LessThan0~32_combout  & ( !\ula|LessThan0~23_combout  & ( \ula|LessThan0~33_combout  ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [26]),
	.datab(!\control|in2Mux~combout ),
	.datac(!\ula|LessThan0~33_combout ),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a26 ),
	.datae(!\ula|LessThan0~32_combout ),
	.dataf(!\ula|LessThan0~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~34 .extended_lut = "off";
defparam \ula|LessThan0~34 .lut_mask = 64'h0F0F0F0F0A0E0008;
defparam \ula|LessThan0~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y7_N0
cyclonev_lcell_comb \ula|LessThan0~35 (
// Equation(s):
// \ula|LessThan0~35_combout  = ( \ula|LessThan0~23_combout  & ( !\ula|LessThan0~25_combout  & ( (!\ula|LessThan0~24_combout  & (\ulaIn1|ulaIn1MuxOut [24] & ((!\regmem|regMemory_rtl_1|auto_generated|ram_block1a24 ) # (\control|in2Mux~combout )))) ) ) )

	.dataa(!\control|in2Mux~combout ),
	.datab(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a24 ),
	.datac(!\ula|LessThan0~24_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [24]),
	.datae(!\ula|LessThan0~23_combout ),
	.dataf(!\ula|LessThan0~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~35 .extended_lut = "off";
defparam \ula|LessThan0~35 .lut_mask = 64'h000000D000000000;
defparam \ula|LessThan0~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y7_N33
cyclonev_lcell_comb \ula|LessThan0~30 (
// Equation(s):
// \ula|LessThan0~30_combout  = ( !\ula|LessThan0~26_combout  & ( (!\ula|LessThan0~24_combout  & (!\ula|LessThan0~25_combout  & \ula|LessThan0~23_combout )) ) )

	.dataa(!\ula|LessThan0~24_combout ),
	.datab(gnd),
	.datac(!\ula|LessThan0~25_combout ),
	.datad(!\ula|LessThan0~23_combout ),
	.datae(gnd),
	.dataf(!\ula|LessThan0~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~30 .extended_lut = "off";
defparam \ula|LessThan0~30 .lut_mask = 64'h00A000A000000000;
defparam \ula|LessThan0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y7_N6
cyclonev_lcell_comb \ula|LessThan0~36 (
// Equation(s):
// \ula|LessThan0~36_combout  = ( !\ula|LessThan0~35_combout  & ( \ula|LessThan0~30_combout  & ( (\ula|LessThan0~34_combout  & ((!\ulaIn1|ulaIn1MuxOut [23] & ((!\ula|LessThan0~31_combout ) # (\ulaIn2|ulaIn2MuxOut[23]~6_combout ))) # (\ulaIn1|ulaIn1MuxOut 
// [23] & (!\ula|LessThan0~31_combout  & \ulaIn2|ulaIn2MuxOut[23]~6_combout )))) ) ) ) # ( !\ula|LessThan0~35_combout  & ( !\ula|LessThan0~30_combout  & ( \ula|LessThan0~34_combout  ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [23]),
	.datab(!\ula|LessThan0~31_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[23]~6_combout ),
	.datad(!\ula|LessThan0~34_combout ),
	.datae(!\ula|LessThan0~35_combout ),
	.dataf(!\ula|LessThan0~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~36 .extended_lut = "off";
defparam \ula|LessThan0~36 .lut_mask = 64'h00FF0000008E0000;
defparam \ula|LessThan0~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y9_N54
cyclonev_lcell_comb \ula|LessThan0~37 (
// Equation(s):
// \ula|LessThan0~37_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a31  & ( \ulaIn1|ulaIn1MuxOut [31] & ( \control|in2Mux~combout  ) ) ) # ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a31  & ( \ulaIn1|ulaIn1MuxOut [31] ) ) # ( 
// \regmem|regMemory_rtl_1|auto_generated|ram_block1a31  & ( !\ulaIn1|ulaIn1MuxOut [31] & ( !\control|in2Mux~combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|in2Mux~combout ),
	.datae(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a31 ),
	.dataf(!\ulaIn1|ulaIn1MuxOut [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~37 .extended_lut = "off";
defparam \ula|LessThan0~37 .lut_mask = 64'h0000FF00FFFF00FF;
defparam \ula|LessThan0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y9_N48
cyclonev_lcell_comb \ula|LessThan0~38 (
// Equation(s):
// \ula|LessThan0~38_combout  = ( !\ula|LessThan0~37_combout  & ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a30  & ( (!\ulaIn1|ulaIn1MuxOut [30] & (!\ulaIn1|ulaIn1MuxOut [29] & ((\control|in2Mux~combout )))) # (\ulaIn1|ulaIn1MuxOut [30] & 
// (!\control|in2Mux~combout  & (!\ulaIn1|ulaIn1MuxOut [29] $ (\regmem|regMemory_rtl_1|auto_generated|ram_block1a29 )))) ) ) ) # ( !\ula|LessThan0~37_combout  & ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a30  & ( (!\ulaIn1|ulaIn1MuxOut [30] & 
// (!\ulaIn1|ulaIn1MuxOut [29] $ (((\regmem|regMemory_rtl_1|auto_generated|ram_block1a29  & !\control|in2Mux~combout ))))) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [29]),
	.datab(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a29 ),
	.datac(!\ulaIn1|ulaIn1MuxOut [30]),
	.datad(!\control|in2Mux~combout ),
	.datae(!\ula|LessThan0~37_combout ),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a30 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~38 .extended_lut = "off";
defparam \ula|LessThan0~38 .lut_mask = 64'h90A0000009A00000;
defparam \ula|LessThan0~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N39
cyclonev_lcell_comb \ula|LessThan0~0 (
// Equation(s):
// \ula|LessThan0~0_combout  = ( \ulaIn1|ulaIn1MuxOut [20] & ( (!\control|in2Mux~combout  & (\regmem|regMemory_rtl_1|auto_generated|ram_block1a20  & (!\ulaIn1|ulaIn1MuxOut [21] $ (\regmem|regMemory_rtl_1|auto_generated|ram_block1a21 )))) ) ) # ( 
// !\ulaIn1|ulaIn1MuxOut [20] & ( (!\control|in2Mux~combout  & (!\regmem|regMemory_rtl_1|auto_generated|ram_block1a20  & (!\ulaIn1|ulaIn1MuxOut [21] $ (\regmem|regMemory_rtl_1|auto_generated|ram_block1a21 )))) # (\control|in2Mux~combout  & 
// (!\ulaIn1|ulaIn1MuxOut [21])) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [21]),
	.datab(!\control|in2Mux~combout ),
	.datac(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a20 ),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a21 ),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~0 .extended_lut = "off";
defparam \ula|LessThan0~0 .lut_mask = 64'hA262A26208040804;
defparam \ula|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N12
cyclonev_lcell_comb \ula|LessThan0~1 (
// Equation(s):
// \ula|LessThan0~1_combout  = ( \ulaIn1|ulaIn1MuxOut [18] & ( (!\control|in2Mux~combout  & (\regmem|regMemory_rtl_1|auto_generated|ram_block1a18  & (!\regmem|regMemory_rtl_1|auto_generated|ram_block1a19  $ (\ulaIn1|ulaIn1MuxOut [19])))) ) ) # ( 
// !\ulaIn1|ulaIn1MuxOut [18] & ( (!\control|in2Mux~combout  & (!\regmem|regMemory_rtl_1|auto_generated|ram_block1a18  & (!\regmem|regMemory_rtl_1|auto_generated|ram_block1a19  $ (\ulaIn1|ulaIn1MuxOut [19])))) # (\control|in2Mux~combout  & 
// (((!\ulaIn1|ulaIn1MuxOut [19])))) ) )

	.dataa(!\control|in2Mux~combout ),
	.datab(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a19 ),
	.datac(!\ulaIn1|ulaIn1MuxOut [19]),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a18 ),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~1 .extended_lut = "off";
defparam \ula|LessThan0~1 .lut_mask = 64'hD250D25000820082;
defparam \ula|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N0
cyclonev_lcell_comb \ula|LessThan0~2 (
// Equation(s):
// \ula|LessThan0~2_combout  = ( \ulaIn1|ulaIn1MuxOut [17] & ( (!\control|in2Mux~combout  & (\regmem|regMemory_rtl_1|auto_generated|ram_block1a17  & (!\ulaIn1|ulaIn1MuxOut [16] $ (\regmem|regMemory_rtl_1|auto_generated|ram_block1a16 )))) ) ) # ( 
// !\ulaIn1|ulaIn1MuxOut [17] & ( (!\control|in2Mux~combout  & (!\regmem|regMemory_rtl_1|auto_generated|ram_block1a17  & (!\ulaIn1|ulaIn1MuxOut [16] $ (\regmem|regMemory_rtl_1|auto_generated|ram_block1a16 )))) # (\control|in2Mux~combout  & 
// (!\ulaIn1|ulaIn1MuxOut [16])) ) )

	.dataa(!\control|in2Mux~combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [16]),
	.datac(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a16 ),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a17 ),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~2 .extended_lut = "off";
defparam \ula|LessThan0~2 .lut_mask = 64'hC644C64400820082;
defparam \ula|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N18
cyclonev_lcell_comb \ula|LessThan0~19 (
// Equation(s):
// \ula|LessThan0~19_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a21  & ( (!\control|in2Mux~combout  & ((!\ulaIn1|ulaIn1MuxOut [20]) # ((!\ulaIn1|ulaIn1MuxOut [21]) # (\regmem|regMemory_rtl_1|auto_generated|ram_block1a20 )))) # 
// (\control|in2Mux~combout  & (!\ulaIn1|ulaIn1MuxOut [20] & (!\ulaIn1|ulaIn1MuxOut [21]))) ) ) # ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a21  & ( (!\ulaIn1|ulaIn1MuxOut [21] & ((!\ulaIn1|ulaIn1MuxOut [20]) # ((!\control|in2Mux~combout  & 
// \regmem|regMemory_rtl_1|auto_generated|ram_block1a20 )))) ) )

	.dataa(!\control|in2Mux~combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [20]),
	.datac(!\ulaIn1|ulaIn1MuxOut [21]),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a20 ),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a21 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~19 .extended_lut = "off";
defparam \ula|LessThan0~19 .lut_mask = 64'hC0E0C0E0E8EAE8EA;
defparam \ula|LessThan0~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N3
cyclonev_lcell_comb \ula|LessThan0~18 (
// Equation(s):
// \ula|LessThan0~18_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a16  & ( (!\control|in2Mux~combout  & (((!\ulaIn1|ulaIn1MuxOut [17]) # (\regmem|regMemory_rtl_1|auto_generated|ram_block1a17 )))) # (\control|in2Mux~combout  & 
// (!\ulaIn1|ulaIn1MuxOut [16] & (!\ulaIn1|ulaIn1MuxOut [17]))) ) ) # ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a16  & ( (!\ulaIn1|ulaIn1MuxOut [16] & ((!\ulaIn1|ulaIn1MuxOut [17]) # ((!\control|in2Mux~combout  & 
// \regmem|regMemory_rtl_1|auto_generated|ram_block1a17 )))) # (\ulaIn1|ulaIn1MuxOut [16] & (!\control|in2Mux~combout  & (!\ulaIn1|ulaIn1MuxOut [17] & \regmem|regMemory_rtl_1|auto_generated|ram_block1a17 ))) ) )

	.dataa(!\control|in2Mux~combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [16]),
	.datac(!\ulaIn1|ulaIn1MuxOut [17]),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a17 ),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a16 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~18 .extended_lut = "off";
defparam \ula|LessThan0~18 .lut_mask = 64'hC0E8C0E8E0EAE0EA;
defparam \ula|LessThan0~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N15
cyclonev_lcell_comb \ula|LessThan0~17 (
// Equation(s):
// \ula|LessThan0~17_combout  = ( \ulaIn1|ulaIn1MuxOut [18] & ( (!\control|in2Mux~combout  & ((!\regmem|regMemory_rtl_1|auto_generated|ram_block1a19  & (!\ulaIn1|ulaIn1MuxOut [19] & \regmem|regMemory_rtl_1|auto_generated|ram_block1a18 )) # 
// (\regmem|regMemory_rtl_1|auto_generated|ram_block1a19  & ((!\ulaIn1|ulaIn1MuxOut [19]) # (\regmem|regMemory_rtl_1|auto_generated|ram_block1a18 ))))) ) ) # ( !\ulaIn1|ulaIn1MuxOut [18] & ( (!\ulaIn1|ulaIn1MuxOut [19]) # ((!\control|in2Mux~combout  & 
// \regmem|regMemory_rtl_1|auto_generated|ram_block1a19 )) ) )

	.dataa(!\control|in2Mux~combout ),
	.datab(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a19 ),
	.datac(!\ulaIn1|ulaIn1MuxOut [19]),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a18 ),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~17 .extended_lut = "off";
defparam \ula|LessThan0~17 .lut_mask = 64'hF2F2F2F220A220A2;
defparam \ula|LessThan0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N33
cyclonev_lcell_comb \ula|LessThan0~20 (
// Equation(s):
// \ula|LessThan0~20_combout  = ( \ulaIn1|ulaIn1MuxOut [14] & ( (!\control|in2Mux~combout  & ((!\ulaIn1|ulaIn1MuxOut [15] & ((\regmem|regMemory_rtl_1|auto_generated|ram_block1a15 ) # (\regmem|regMemory_rtl_1|auto_generated|ram_block1a14 ))) # 
// (\ulaIn1|ulaIn1MuxOut [15] & (\regmem|regMemory_rtl_1|auto_generated|ram_block1a14  & \regmem|regMemory_rtl_1|auto_generated|ram_block1a15 )))) ) ) # ( !\ulaIn1|ulaIn1MuxOut [14] & ( (!\ulaIn1|ulaIn1MuxOut [15]) # ((!\control|in2Mux~combout  & 
// \regmem|regMemory_rtl_1|auto_generated|ram_block1a15 )) ) )

	.dataa(!\control|in2Mux~combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [15]),
	.datac(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a14 ),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a15 ),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~20 .extended_lut = "off";
defparam \ula|LessThan0~20 .lut_mask = 64'hCCEECCEE088A088A;
defparam \ula|LessThan0~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N6
cyclonev_lcell_comb \ula|LessThan0~47 (
// Equation(s):
// \ula|LessThan0~47_combout  = ( \ula|LessThan0~1_combout  & ( (\ula|LessThan0~18_combout  & (\ula|LessThan0~17_combout  & ((!\ula|LessThan0~2_combout ) # (\ula|LessThan0~20_combout )))) ) ) # ( !\ula|LessThan0~1_combout  & ( \ula|LessThan0~17_combout  ) )

	.dataa(!\ula|LessThan0~18_combout ),
	.datab(!\ula|LessThan0~17_combout ),
	.datac(!\ula|LessThan0~20_combout ),
	.datad(!\ula|LessThan0~2_combout ),
	.datae(gnd),
	.dataf(!\ula|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~47 .extended_lut = "off";
defparam \ula|LessThan0~47 .lut_mask = 64'h3333333311011101;
defparam \ula|LessThan0~47 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N48
cyclonev_lcell_comb \ula|LessThan0~21 (
// Equation(s):
// \ula|LessThan0~21_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a13  & ( (!\ulaIn1|ulaIn1MuxOut [12] & ((!\ulaIn1|ulaIn1MuxOut [13]) # ((!\control|in2Mux~combout )))) # (\ulaIn1|ulaIn1MuxOut [12] & (!\control|in2Mux~combout  & 
// ((!\ulaIn1|ulaIn1MuxOut [13]) # (\regmem|regMemory_rtl_1|auto_generated|ram_block1a12 )))) ) ) # ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a13  & ( (!\ulaIn1|ulaIn1MuxOut [13] & ((!\ulaIn1|ulaIn1MuxOut [12]) # ((!\control|in2Mux~combout  & 
// \regmem|regMemory_rtl_1|auto_generated|ram_block1a12 )))) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [12]),
	.datab(!\ulaIn1|ulaIn1MuxOut [13]),
	.datac(!\control|in2Mux~combout ),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a12 ),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~21 .extended_lut = "off";
defparam \ula|LessThan0~21 .lut_mask = 64'h88C888C8E8F8E8F8;
defparam \ula|LessThan0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y9_N0
cyclonev_lcell_comb \ula|LessThan0~16 (
// Equation(s):
// \ula|LessThan0~16_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a8  & ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a9  & ( (!\control|in2Mux~combout ) # ((!\ulaIn1|ulaIn1MuxOut [9] & !\ulaIn1|ulaIn1MuxOut [8])) ) ) ) # ( 
// !\regmem|regMemory_rtl_1|auto_generated|ram_block1a8  & ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a9  & ( (!\control|in2Mux~combout  & ((!\ulaIn1|ulaIn1MuxOut [9]) # (!\ulaIn1|ulaIn1MuxOut [8]))) # (\control|in2Mux~combout  & 
// (!\ulaIn1|ulaIn1MuxOut [9] & !\ulaIn1|ulaIn1MuxOut [8])) ) ) ) # ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a8  & ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a9  & ( (!\ulaIn1|ulaIn1MuxOut [9] & ((!\control|in2Mux~combout ) # 
// (!\ulaIn1|ulaIn1MuxOut [8]))) ) ) ) # ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a8  & ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a9  & ( (!\ulaIn1|ulaIn1MuxOut [9] & !\ulaIn1|ulaIn1MuxOut [8]) ) ) )

	.dataa(gnd),
	.datab(!\control|in2Mux~combout ),
	.datac(!\ulaIn1|ulaIn1MuxOut [9]),
	.datad(!\ulaIn1|ulaIn1MuxOut [8]),
	.datae(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a8 ),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~16 .extended_lut = "off";
defparam \ula|LessThan0~16 .lut_mask = 64'hF000F0C0FCC0FCCC;
defparam \ula|LessThan0~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N30
cyclonev_lcell_comb \ula|LessThan0~3 (
// Equation(s):
// \ula|LessThan0~3_combout  = ( \ulaIn1|ulaIn1MuxOut [14] & ( (!\control|in2Mux~combout  & (\regmem|regMemory_rtl_1|auto_generated|ram_block1a14  & (!\ulaIn1|ulaIn1MuxOut [15] $ (\regmem|regMemory_rtl_1|auto_generated|ram_block1a15 )))) ) ) # ( 
// !\ulaIn1|ulaIn1MuxOut [14] & ( (!\control|in2Mux~combout  & (!\regmem|regMemory_rtl_1|auto_generated|ram_block1a14  & (!\ulaIn1|ulaIn1MuxOut [15] $ (\regmem|regMemory_rtl_1|auto_generated|ram_block1a15 )))) # (\control|in2Mux~combout  & 
// (!\ulaIn1|ulaIn1MuxOut [15])) ) )

	.dataa(!\control|in2Mux~combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [15]),
	.datac(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a15 ),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a14 ),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~3 .extended_lut = "off";
defparam \ula|LessThan0~3 .lut_mask = 64'hC644C64400820082;
defparam \ula|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N57
cyclonev_lcell_comb \ula|LessThan0~15 (
// Equation(s):
// \ula|LessThan0~15_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a11  & ( (!\control|in2Mux~combout  & ((!\ulaIn1|ulaIn1MuxOut [10]) # ((!\ulaIn1|ulaIn1MuxOut [11]) # (\regmem|regMemory_rtl_1|auto_generated|ram_block1a10 )))) # 
// (\control|in2Mux~combout  & (!\ulaIn1|ulaIn1MuxOut [10] & ((!\ulaIn1|ulaIn1MuxOut [11])))) ) ) # ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a11  & ( (!\ulaIn1|ulaIn1MuxOut [11] & ((!\ulaIn1|ulaIn1MuxOut [10]) # ((!\control|in2Mux~combout  & 
// \regmem|regMemory_rtl_1|auto_generated|ram_block1a10 )))) ) )

	.dataa(!\control|in2Mux~combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [10]),
	.datac(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a10 ),
	.datad(!\ulaIn1|ulaIn1MuxOut [11]),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~15 .extended_lut = "off";
defparam \ula|LessThan0~15 .lut_mask = 64'hCE00CE00EE8AEE8A;
defparam \ula|LessThan0~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N54
cyclonev_lcell_comb \ula|LessThan0~5 (
// Equation(s):
// \ula|LessThan0~5_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a11  & ( (!\control|in2Mux~combout  & (\ulaIn1|ulaIn1MuxOut [11] & (!\ulaIn1|ulaIn1MuxOut [10] $ (\regmem|regMemory_rtl_1|auto_generated|ram_block1a10 )))) # 
// (\control|in2Mux~combout  & (!\ulaIn1|ulaIn1MuxOut [10] & (!\ulaIn1|ulaIn1MuxOut [11]))) ) ) # ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a11  & ( (!\ulaIn1|ulaIn1MuxOut [11] & (!\ulaIn1|ulaIn1MuxOut [10] $ (((!\control|in2Mux~combout  & 
// \regmem|regMemory_rtl_1|auto_generated|ram_block1a10 ))))) ) )

	.dataa(!\control|in2Mux~combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [10]),
	.datac(!\ulaIn1|ulaIn1MuxOut [11]),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a10 ),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~5 .extended_lut = "off";
defparam \ula|LessThan0~5 .lut_mask = 64'hC060C06048424842;
defparam \ula|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N48
cyclonev_lcell_comb \ula|LessThan0~4 (
// Equation(s):
// \ula|LessThan0~4_combout  = ( \ulaIn1|ulaIn1MuxOut [13] & ( (!\control|in2Mux~combout  & (\regmem|regMemory_rtl_1|auto_generated|ram_block1a13  & (!\regmem|regMemory_rtl_1|auto_generated|ram_block1a12  $ (\ulaIn1|ulaIn1MuxOut [12])))) ) ) # ( 
// !\ulaIn1|ulaIn1MuxOut [13] & ( (!\control|in2Mux~combout  & (!\regmem|regMemory_rtl_1|auto_generated|ram_block1a13  & (!\regmem|regMemory_rtl_1|auto_generated|ram_block1a12  $ (\ulaIn1|ulaIn1MuxOut [12])))) # (\control|in2Mux~combout  & 
// (((!\ulaIn1|ulaIn1MuxOut [12])))) ) )

	.dataa(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a12 ),
	.datab(!\control|in2Mux~combout ),
	.datac(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a13 ),
	.datad(!\ulaIn1|ulaIn1MuxOut [12]),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~4 .extended_lut = "off";
defparam \ula|LessThan0~4 .lut_mask = 64'hB340B34008040804;
defparam \ula|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N18
cyclonev_lcell_comb \ula|LessThan0~46 (
// Equation(s):
// \ula|LessThan0~46_combout  = ( \ula|LessThan0~5_combout  & ( \ula|LessThan0~4_combout  & ( (\ula|LessThan0~3_combout  & ((!\ula|LessThan0~21_combout ) # ((!\ula|LessThan0~16_combout ) # (!\ula|LessThan0~15_combout )))) ) ) ) # ( !\ula|LessThan0~5_combout  
// & ( \ula|LessThan0~4_combout  & ( (\ula|LessThan0~3_combout  & ((!\ula|LessThan0~21_combout ) # (!\ula|LessThan0~15_combout ))) ) ) ) # ( \ula|LessThan0~5_combout  & ( !\ula|LessThan0~4_combout  & ( (!\ula|LessThan0~21_combout  & \ula|LessThan0~3_combout 
// ) ) ) ) # ( !\ula|LessThan0~5_combout  & ( !\ula|LessThan0~4_combout  & ( (!\ula|LessThan0~21_combout  & \ula|LessThan0~3_combout ) ) ) )

	.dataa(!\ula|LessThan0~21_combout ),
	.datab(!\ula|LessThan0~16_combout ),
	.datac(!\ula|LessThan0~3_combout ),
	.datad(!\ula|LessThan0~15_combout ),
	.datae(!\ula|LessThan0~5_combout ),
	.dataf(!\ula|LessThan0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~46 .extended_lut = "off";
defparam \ula|LessThan0~46 .lut_mask = 64'h0A0A0A0A0F0A0F0E;
defparam \ula|LessThan0~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N0
cyclonev_lcell_comb \ula|LessThan0~22 (
// Equation(s):
// \ula|LessThan0~22_combout  = ( \ula|LessThan0~47_combout  & ( \ula|LessThan0~46_combout  & ( (\ula|LessThan0~19_combout  & ((!\ula|LessThan0~0_combout ) # ((!\ula|LessThan0~1_combout ) # (!\ula|LessThan0~2_combout )))) ) ) ) # ( !\ula|LessThan0~47_combout 
//  & ( \ula|LessThan0~46_combout  & ( (!\ula|LessThan0~0_combout  & \ula|LessThan0~19_combout ) ) ) ) # ( \ula|LessThan0~47_combout  & ( !\ula|LessThan0~46_combout  & ( \ula|LessThan0~19_combout  ) ) ) # ( !\ula|LessThan0~47_combout  & ( 
// !\ula|LessThan0~46_combout  & ( (!\ula|LessThan0~0_combout  & \ula|LessThan0~19_combout ) ) ) )

	.dataa(!\ula|LessThan0~0_combout ),
	.datab(!\ula|LessThan0~1_combout ),
	.datac(!\ula|LessThan0~2_combout ),
	.datad(!\ula|LessThan0~19_combout ),
	.datae(!\ula|LessThan0~47_combout ),
	.dataf(!\ula|LessThan0~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~22 .extended_lut = "off";
defparam \ula|LessThan0~22 .lut_mask = 64'h00AA00FF00AA00FE;
defparam \ula|LessThan0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N48
cyclonev_lcell_comb \ula|LessThan0~10 (
// Equation(s):
// \ula|LessThan0~10_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[2]~3_combout  & ( (\ulaIn1|ulaIn1MuxOut [1] & (\ulaIn1|ulaIn1MuxOut [2] & (\ulaIn1|ulaIn1MuxOut [0] & !\ulaIn2|ulaIn2MuxOut[0]~2_combout ))) ) ) ) # ( 
// !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[2]~3_combout  & ( (\ulaIn1|ulaIn1MuxOut [2] & (((\ulaIn1|ulaIn1MuxOut [0] & !\ulaIn2|ulaIn2MuxOut[0]~2_combout )) # (\ulaIn1|ulaIn1MuxOut [1]))) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( 
// !\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ( ((\ulaIn1|ulaIn1MuxOut [1] & (\ulaIn1|ulaIn1MuxOut [0] & !\ulaIn2|ulaIn2MuxOut[0]~2_combout ))) # (\ulaIn1|ulaIn1MuxOut [2]) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ( 
// (((\ulaIn1|ulaIn1MuxOut [0] & !\ulaIn2|ulaIn2MuxOut[0]~2_combout )) # (\ulaIn1|ulaIn1MuxOut [2])) # (\ulaIn1|ulaIn1MuxOut [1]) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [1]),
	.datab(!\ulaIn1|ulaIn1MuxOut [2]),
	.datac(!\ulaIn1|ulaIn1MuxOut [0]),
	.datad(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~10 .extended_lut = "off";
defparam \ula|LessThan0~10 .lut_mask = 64'h7F77373313110100;
defparam \ula|LessThan0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N3
cyclonev_lcell_comb \ulaIn2|ulaIn2MuxOut[5]~5 (
// Equation(s):
// \ulaIn2|ulaIn2MuxOut[5]~5_combout  = ( !\control|in2Mux~combout  & ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a5  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a5 ),
	.datae(gnd),
	.dataf(!\control|in2Mux~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn2|ulaIn2MuxOut[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn2|ulaIn2MuxOut[5]~5 .extended_lut = "off";
defparam \ulaIn2|ulaIn2MuxOut[5]~5 .lut_mask = 64'h00FF00FF00000000;
defparam \ulaIn2|ulaIn2MuxOut[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N24
cyclonev_lcell_comb \ula|LessThan0~12 (
// Equation(s):
// \ula|LessThan0~12_combout  = ( \ulaIn2|ulaIn2MuxOut[3]~4_combout  & ( \ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [5] & !\ulaIn2|ulaIn2MuxOut[5]~5_combout ) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ( 
// \ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( (!\ulaIn1|ulaIn1MuxOut [5] & (\ulaIn1|ulaIn1MuxOut [3] & (\ulaIn1|ulaIn1MuxOut [4] & !\ulaIn2|ulaIn2MuxOut[5]~5_combout ))) # (\ulaIn1|ulaIn1MuxOut [5] & ((!\ulaIn2|ulaIn2MuxOut[5]~5_combout ) # 
// ((\ulaIn1|ulaIn1MuxOut [3] & \ulaIn1|ulaIn1MuxOut [4])))) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[3]~4_combout  & ( !\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( (!\ulaIn1|ulaIn1MuxOut [5] & (\ulaIn1|ulaIn1MuxOut [4] & !\ulaIn2|ulaIn2MuxOut[5]~5_combout )) # 
// (\ulaIn1|ulaIn1MuxOut [5] & ((!\ulaIn2|ulaIn2MuxOut[5]~5_combout ) # (\ulaIn1|ulaIn1MuxOut [4]))) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ( !\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( (!\ulaIn1|ulaIn1MuxOut [5] & (!\ulaIn2|ulaIn2MuxOut[5]~5_combout  & 
// ((\ulaIn1|ulaIn1MuxOut [4]) # (\ulaIn1|ulaIn1MuxOut [3])))) # (\ulaIn1|ulaIn1MuxOut [5] & (((!\ulaIn2|ulaIn2MuxOut[5]~5_combout ) # (\ulaIn1|ulaIn1MuxOut [4])) # (\ulaIn1|ulaIn1MuxOut [3]))) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [3]),
	.datab(!\ulaIn1|ulaIn1MuxOut [5]),
	.datac(!\ulaIn1|ulaIn1MuxOut [4]),
	.datad(!\ulaIn2|ulaIn2MuxOut[5]~5_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~12 .extended_lut = "off";
defparam \ula|LessThan0~12 .lut_mask = 64'h7F133F0337013300;
defparam \ula|LessThan0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N0
cyclonev_lcell_comb \ula|LessThan0~13 (
// Equation(s):
// \ula|LessThan0~13_combout  = ( \ulaIn1|ulaIn1MuxOut [7] & ( (!\control|in2Mux~combout  & (\regmem|regMemory_rtl_1|auto_generated|ram_block1a7  & (!\ulaIn1|ulaIn1MuxOut [6] $ (\regmem|regMemory_rtl_1|auto_generated|ram_block1a6 )))) ) ) # ( 
// !\ulaIn1|ulaIn1MuxOut [7] & ( (!\control|in2Mux~combout  & (!\regmem|regMemory_rtl_1|auto_generated|ram_block1a7  & (!\ulaIn1|ulaIn1MuxOut [6] $ (\regmem|regMemory_rtl_1|auto_generated|ram_block1a6 )))) # (\control|in2Mux~combout  & (!\ulaIn1|ulaIn1MuxOut 
// [6])) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [6]),
	.datab(!\control|in2Mux~combout ),
	.datac(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a7 ),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a6 ),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~13 .extended_lut = "off";
defparam \ula|LessThan0~13 .lut_mask = 64'hA262A26208040804;
defparam \ula|LessThan0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N48
cyclonev_lcell_comb \ula|LessThan0~11 (
// Equation(s):
// \ula|LessThan0~11_combout  = ( \ulaIn2|ulaIn2MuxOut[3]~4_combout  & ( \ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [3] & (\ulaIn1|ulaIn1MuxOut [4] & (!\ulaIn2|ulaIn2MuxOut[5]~5_combout  $ (\ulaIn1|ulaIn1MuxOut [5])))) ) ) ) # ( 
// !\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ( \ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( (!\ulaIn1|ulaIn1MuxOut [3] & (\ulaIn1|ulaIn1MuxOut [4] & (!\ulaIn2|ulaIn2MuxOut[5]~5_combout  $ (\ulaIn1|ulaIn1MuxOut [5])))) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[3]~4_combout  & ( 
// !\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [3] & (!\ulaIn1|ulaIn1MuxOut [4] & (!\ulaIn2|ulaIn2MuxOut[5]~5_combout  $ (\ulaIn1|ulaIn1MuxOut [5])))) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ( !\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( 
// (!\ulaIn1|ulaIn1MuxOut [3] & (!\ulaIn1|ulaIn1MuxOut [4] & (!\ulaIn2|ulaIn2MuxOut[5]~5_combout  $ (\ulaIn1|ulaIn1MuxOut [5])))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[5]~5_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [5]),
	.datac(!\ulaIn1|ulaIn1MuxOut [3]),
	.datad(!\ulaIn1|ulaIn1MuxOut [4]),
	.datae(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~11 .extended_lut = "off";
defparam \ula|LessThan0~11 .lut_mask = 64'h9000090000900009;
defparam \ula|LessThan0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N48
cyclonev_lcell_comb \ula|LessThan0~8 (
// Equation(s):
// \ula|LessThan0~8_combout  = ( !\ulaIn1|ulaIn1MuxOut [8] & ( \control|in2Mux~combout  & ( !\ulaIn1|ulaIn1MuxOut [9] ) ) ) # ( \ulaIn1|ulaIn1MuxOut [8] & ( !\control|in2Mux~combout  & ( (\regmem|regMemory_rtl_1|auto_generated|ram_block1a8  & 
// (!\regmem|regMemory_rtl_1|auto_generated|ram_block1a9  $ (\ulaIn1|ulaIn1MuxOut [9]))) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [8] & ( !\control|in2Mux~combout  & ( (!\regmem|regMemory_rtl_1|auto_generated|ram_block1a8  & 
// (!\regmem|regMemory_rtl_1|auto_generated|ram_block1a9  $ (\ulaIn1|ulaIn1MuxOut [9]))) ) ) )

	.dataa(gnd),
	.datab(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a9 ),
	.datac(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a8 ),
	.datad(!\ulaIn1|ulaIn1MuxOut [9]),
	.datae(!\ulaIn1|ulaIn1MuxOut [8]),
	.dataf(!\control|in2Mux~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~8 .extended_lut = "off";
defparam \ula|LessThan0~8 .lut_mask = 64'hC0300C03FF000000;
defparam \ula|LessThan0~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N24
cyclonev_lcell_comb \ula|LessThan0~6 (
// Equation(s):
// \ula|LessThan0~6_combout  = ( \ula|LessThan0~4_combout  & ( \ula|LessThan0~1_combout  & ( (\ula|LessThan0~5_combout  & (\ula|LessThan0~2_combout  & (\ula|LessThan0~0_combout  & \ula|LessThan0~3_combout ))) ) ) )

	.dataa(!\ula|LessThan0~5_combout ),
	.datab(!\ula|LessThan0~2_combout ),
	.datac(!\ula|LessThan0~0_combout ),
	.datad(!\ula|LessThan0~3_combout ),
	.datae(!\ula|LessThan0~4_combout ),
	.dataf(!\ula|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~6 .extended_lut = "off";
defparam \ula|LessThan0~6 .lut_mask = 64'h0000000000000001;
defparam \ula|LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N42
cyclonev_lcell_comb \ula|LessThan0~14 (
// Equation(s):
// \ula|LessThan0~14_combout  = ( \ula|LessThan0~8_combout  & ( \ula|LessThan0~6_combout  & ( (\ula|LessThan0~13_combout  & (((\ula|LessThan0~10_combout  & \ula|LessThan0~11_combout )) # (\ula|LessThan0~12_combout ))) ) ) )

	.dataa(!\ula|LessThan0~10_combout ),
	.datab(!\ula|LessThan0~12_combout ),
	.datac(!\ula|LessThan0~13_combout ),
	.datad(!\ula|LessThan0~11_combout ),
	.datae(!\ula|LessThan0~8_combout ),
	.dataf(!\ula|LessThan0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~14 .extended_lut = "off";
defparam \ula|LessThan0~14 .lut_mask = 64'h0000000000000307;
defparam \ula|LessThan0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N21
cyclonev_lcell_comb \ula|LessThan0~7 (
// Equation(s):
// \ula|LessThan0~7_combout  = ( \ulaIn1|ulaIn1MuxOut [7] & ( (\regmem|regMemory_rtl_1|auto_generated|ram_block1a7  & (!\control|in2Mux~combout  & ((!\ulaIn1|ulaIn1MuxOut [6]) # (\regmem|regMemory_rtl_1|auto_generated|ram_block1a6 )))) ) ) # ( 
// !\ulaIn1|ulaIn1MuxOut [7] & ( (!\ulaIn1|ulaIn1MuxOut [6]) # ((!\control|in2Mux~combout  & ((\regmem|regMemory_rtl_1|auto_generated|ram_block1a6 ) # (\regmem|regMemory_rtl_1|auto_generated|ram_block1a7 )))) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [6]),
	.datab(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a7 ),
	.datac(!\control|in2Mux~combout ),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a6 ),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~7 .extended_lut = "off";
defparam \ula|LessThan0~7 .lut_mask = 64'hBAFABAFA20302030;
defparam \ula|LessThan0~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N51
cyclonev_lcell_comb \ula|LessThan0~9 (
// Equation(s):
// \ula|LessThan0~9_combout  = ( \ula|LessThan0~6_combout  & ( (!\ula|LessThan0~7_combout  & \ula|LessThan0~8_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ula|LessThan0~7_combout ),
	.datad(!\ula|LessThan0~8_combout ),
	.datae(gnd),
	.dataf(!\ula|LessThan0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~9 .extended_lut = "off";
defparam \ula|LessThan0~9 .lut_mask = 64'h0000000000F000F0;
defparam \ula|LessThan0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N18
cyclonev_lcell_comb \ula|LessThan0~39 (
// Equation(s):
// \ula|LessThan0~39_combout  = ( \ula|LessThan0~14_combout  & ( \ula|LessThan0~9_combout  & ( (\ula|LessThan0~38_combout  & ((!\ula|LessThan0~36_combout ) # (\ula|LessThan0~29_combout ))) ) ) ) # ( !\ula|LessThan0~14_combout  & ( \ula|LessThan0~9_combout  & 
// ( (\ula|LessThan0~38_combout  & ((!\ula|LessThan0~36_combout ) # (\ula|LessThan0~29_combout ))) ) ) ) # ( \ula|LessThan0~14_combout  & ( !\ula|LessThan0~9_combout  & ( (\ula|LessThan0~38_combout  & ((!\ula|LessThan0~36_combout ) # 
// (\ula|LessThan0~29_combout ))) ) ) ) # ( !\ula|LessThan0~14_combout  & ( !\ula|LessThan0~9_combout  & ( (\ula|LessThan0~38_combout  & ((!\ula|LessThan0~36_combout ) # ((\ula|LessThan0~29_combout  & !\ula|LessThan0~22_combout )))) ) ) )

	.dataa(!\ula|LessThan0~29_combout ),
	.datab(!\ula|LessThan0~36_combout ),
	.datac(!\ula|LessThan0~38_combout ),
	.datad(!\ula|LessThan0~22_combout ),
	.datae(!\ula|LessThan0~14_combout ),
	.dataf(!\ula|LessThan0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~39 .extended_lut = "off";
defparam \ula|LessThan0~39 .lut_mask = 64'h0D0C0D0D0D0D0D0D;
defparam \ula|LessThan0~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N24
cyclonev_lcell_comb \ula|ShiftRight0~25 (
// Equation(s):
// \ula|ShiftRight0~25_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [21] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [19] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [20] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [18] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [18]),
	.datab(!\ulaIn1|ulaIn1MuxOut [19]),
	.datac(!\ulaIn1|ulaIn1MuxOut [21]),
	.datad(!\ulaIn1|ulaIn1MuxOut [20]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~25 .extended_lut = "off";
defparam \ula|ShiftRight0~25 .lut_mask = 64'h555500FF33330F0F;
defparam \ula|ShiftRight0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N57
cyclonev_lcell_comb \ula|ShiftRight0~27 (
// Equation(s):
// \ula|ShiftRight0~27_combout  = ( \ula|ShiftRight0~23_combout  & ( \ula|ShiftRight0~26_combout  & ( ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftRight0~25_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftRight0~24_combout ))) # 
// (\ulaIn2|ulaIn2MuxOut[3]~4_combout ) ) ) ) # ( !\ula|ShiftRight0~23_combout  & ( \ula|ShiftRight0~26_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftRight0~25_combout ))) # 
// (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftRight0~24_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ulaIn2|ulaIn2MuxOut[2]~3_combout )) ) ) ) # ( \ula|ShiftRight0~23_combout  & ( !\ula|ShiftRight0~26_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftRight0~25_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftRight0~24_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & 
// (!\ulaIn2|ulaIn2MuxOut[2]~3_combout )) ) ) ) # ( !\ula|ShiftRight0~23_combout  & ( !\ula|ShiftRight0~26_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftRight0~25_combout ))) # 
// (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftRight0~24_combout )))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datac(!\ula|ShiftRight0~24_combout ),
	.datad(!\ula|ShiftRight0~25_combout ),
	.datae(!\ula|ShiftRight0~23_combout ),
	.dataf(!\ula|ShiftRight0~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~27 .extended_lut = "off";
defparam \ula|ShiftRight0~27 .lut_mask = 64'h028A46CE139B57DF;
defparam \ula|ShiftRight0~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N51
cyclonev_lcell_comb \ula|Mux13~0 (
// Equation(s):
// \ula|Mux13~0_combout  = ( \ula|ShiftRight0~27_combout  & ( \ula|Add0~86_sumout  & ( \ula|Mux9~0_combout  ) ) ) # ( !\ula|ShiftRight0~27_combout  & ( \ula|Add0~86_sumout  & ( (\ula|Mux9~0_combout  & !\ula|Mux14~2_combout ) ) ) ) # ( 
// \ula|ShiftRight0~27_combout  & ( !\ula|Add0~86_sumout  & ( (\ula|Mux9~0_combout  & \ula|Mux14~2_combout ) ) ) )

	.dataa(!\ula|Mux9~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ula|Mux14~2_combout ),
	.datae(!\ula|ShiftRight0~27_combout ),
	.dataf(!\ula|Add0~86_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux13~0 .extended_lut = "off";
defparam \ula|Mux13~0 .lut_mask = 64'h0000005555005555;
defparam \ula|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N12
cyclonev_lcell_comb \ula|Mux13~8 (
// Equation(s):
// \ula|Mux13~8_combout  = ( \ula|Mux14~1_combout  & ( !\ula|Mux13~0_combout  & ( (!\control|aluOp [3]) # ((!\ula|LessThan0~40_combout  & (!\ula|LessThan0~41_combout  & !\ula|LessThan0~39_combout ))) ) ) ) # ( !\ula|Mux14~1_combout  & ( !\ula|Mux13~0_combout 
//  ) )

	.dataa(!\ula|LessThan0~40_combout ),
	.datab(!\ula|LessThan0~41_combout ),
	.datac(!\control|aluOp [3]),
	.datad(!\ula|LessThan0~39_combout ),
	.datae(!\ula|Mux14~1_combout ),
	.dataf(!\ula|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux13~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux13~8 .extended_lut = "off";
defparam \ula|Mux13~8 .lut_mask = 64'hFFFFF8F000000000;
defparam \ula|Mux13~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N33
cyclonev_lcell_comb \ulaIn2|ulaIn2MuxOut[18]~7 (
// Equation(s):
// \ulaIn2|ulaIn2MuxOut[18]~7_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a18  & ( !\control|in2Mux~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|in2Mux~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a18 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn2|ulaIn2MuxOut[18]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn2|ulaIn2MuxOut[18]~7 .extended_lut = "off";
defparam \ulaIn2|ulaIn2MuxOut[18]~7 .lut_mask = 64'h00000000F0F0F0F0;
defparam \ulaIn2|ulaIn2MuxOut[18]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N45
cyclonev_lcell_comb \ula|Mux13~4 (
// Equation(s):
// \ula|Mux13~4_combout  = ( \ulaIn2|ulaIn2MuxOut[18]~7_combout  & ( (!\control|aluOp [0] & (\control|aluOp [1] & (!\ulaIn1|ulaIn1MuxOut [18] & \ula|Mux12~0_combout ))) ) ) # ( !\ulaIn2|ulaIn2MuxOut[18]~7_combout  & ( (\control|aluOp [1] & 
// (\ula|Mux12~0_combout  & (!\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [18])))) ) )

	.dataa(!\control|aluOp [0]),
	.datab(!\control|aluOp [1]),
	.datac(!\ulaIn1|ulaIn1MuxOut [18]),
	.datad(!\ula|Mux12~0_combout ),
	.datae(gnd),
	.dataf(!\ulaIn2|ulaIn2MuxOut[18]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux13~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux13~4 .extended_lut = "off";
defparam \ula|Mux13~4 .lut_mask = 64'h0012001200200020;
defparam \ula|Mux13~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N51
cyclonev_lcell_comb \ula|Mux13~3 (
// Equation(s):
// \ula|Mux13~3_combout  = ( \ulaIn2|ulaIn2MuxOut[18]~7_combout  & ( (\ula|Mux9~1_combout  & ((!\ula|Mux14~8_combout  & (\ula|Add0~47_combout )) # (\ula|Mux14~8_combout  & ((\ulaIn1|ulaIn1MuxOut [2]))))) ) ) # ( !\ulaIn2|ulaIn2MuxOut[18]~7_combout  & ( 
// (\ula|Mux9~1_combout  & (\ulaIn1|ulaIn1MuxOut [2] & \ula|Mux14~8_combout )) ) )

	.dataa(!\ula|Mux9~1_combout ),
	.datab(!\ula|Add0~47_combout ),
	.datac(!\ulaIn1|ulaIn1MuxOut [2]),
	.datad(!\ula|Mux14~8_combout ),
	.datae(gnd),
	.dataf(!\ulaIn2|ulaIn2MuxOut[18]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux13~3 .extended_lut = "off";
defparam \ula|Mux13~3 .lut_mask = 64'h0005000511051105;
defparam \ula|Mux13~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N15
cyclonev_lcell_comb \ula|Mux13~5 (
// Equation(s):
// \ula|Mux13~5_combout  = ( \ulaIn2|ulaIn2MuxOut[18]~7_combout  & ( (!\control|aluOp [1] & (\ulaIn1|ulaIn1MuxOut [18] & \ula|Mux12~0_combout )) ) ) # ( !\ulaIn2|ulaIn2MuxOut[18]~7_combout  & ( (\control|aluOp [0] & (!\control|aluOp [1] & 
// (\ulaIn1|ulaIn1MuxOut [18] & \ula|Mux12~0_combout ))) ) )

	.dataa(!\control|aluOp [0]),
	.datab(!\control|aluOp [1]),
	.datac(!\ulaIn1|ulaIn1MuxOut [18]),
	.datad(!\ula|Mux12~0_combout ),
	.datae(gnd),
	.dataf(!\ulaIn2|ulaIn2MuxOut[18]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux13~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux13~5 .extended_lut = "off";
defparam \ula|Mux13~5 .lut_mask = 64'h00040004000C000C;
defparam \ula|Mux13~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N48
cyclonev_lcell_comb \ula|ShiftRight1~3 (
// Equation(s):
// \ula|ShiftRight1~3_combout  = ( \ula|ShiftRight1~2_combout  & ( \ula|ShiftRight0~24_combout  & ( ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftRight0~25_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftRight0~23_combout )))) # 
// (\ulaIn2|ulaIn2MuxOut[2]~3_combout ) ) ) ) # ( !\ula|ShiftRight1~2_combout  & ( \ula|ShiftRight0~24_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftRight0~25_combout )) # 
// (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftRight0~23_combout ))))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((!\ulaIn2|ulaIn2MuxOut[3]~4_combout )))) ) ) ) # ( \ula|ShiftRight1~2_combout  & ( !\ula|ShiftRight0~24_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftRight0~25_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftRight0~23_combout ))))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// (((\ulaIn2|ulaIn2MuxOut[3]~4_combout )))) ) ) ) # ( !\ula|ShiftRight1~2_combout  & ( !\ula|ShiftRight0~24_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftRight0~25_combout )) # 
// (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftRight0~23_combout ))))) ) ) )

	.dataa(!\ula|ShiftRight0~25_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datad(!\ula|ShiftRight0~23_combout ),
	.datae(!\ula|ShiftRight1~2_combout ),
	.dataf(!\ula|ShiftRight0~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~3 .extended_lut = "off";
defparam \ula|ShiftRight1~3 .lut_mask = 64'h404C434F707C737F;
defparam \ula|ShiftRight1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N57
cyclonev_lcell_comb \ula|Mux13~6 (
// Equation(s):
// \ula|Mux13~6_combout  = ( !\ula|Mux15~5_combout  & ( \ula|ShiftRight1~3_combout  & ( (!\ula|Mux13~4_combout  & (!\ula|Mux13~3_combout  & !\ula|Mux13~5_combout )) ) ) ) # ( \ula|Mux15~5_combout  & ( !\ula|ShiftRight1~3_combout  & ( (!\ula|Mux13~4_combout  
// & (!\ula|Mux13~3_combout  & !\ula|Mux13~5_combout )) ) ) ) # ( !\ula|Mux15~5_combout  & ( !\ula|ShiftRight1~3_combout  & ( (!\ula|Mux13~4_combout  & (!\ula|Mux13~3_combout  & !\ula|Mux13~5_combout )) ) ) )

	.dataa(!\ula|Mux13~4_combout ),
	.datab(gnd),
	.datac(!\ula|Mux13~3_combout ),
	.datad(!\ula|Mux13~5_combout ),
	.datae(!\ula|Mux15~5_combout ),
	.dataf(!\ula|ShiftRight1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux13~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux13~6 .extended_lut = "off";
defparam \ula|Mux13~6 .lut_mask = 64'hA000A000A0000000;
defparam \ula|Mux13~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N42
cyclonev_lcell_comb \ula|Mux13~1 (
// Equation(s):
// \ula|Mux13~1_combout  = ( \ula|ShiftLeft0~23_combout  & ( \ula|ShiftLeft0~38_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftLeft0~31_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & 
// ((\ula|ShiftLeft0~15_combout )))) ) ) ) # ( !\ula|ShiftLeft0~23_combout  & ( \ula|ShiftLeft0~38_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (!\ulaIn2|ulaIn2MuxOut[3]~4_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftLeft0~31_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftLeft0~15_combout ))))) ) ) ) # ( \ula|ShiftLeft0~23_combout  & ( !\ula|ShiftLeft0~38_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ulaIn2|ulaIn2MuxOut[3]~4_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftLeft0~31_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & 
// ((\ula|ShiftLeft0~15_combout ))))) ) ) ) # ( !\ula|ShiftLeft0~23_combout  & ( !\ula|ShiftLeft0~38_combout  & ( (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftLeft0~31_combout )) # 
// (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftLeft0~15_combout ))))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datac(!\ula|ShiftLeft0~31_combout ),
	.datad(!\ula|ShiftLeft0~15_combout ),
	.datae(!\ula|ShiftLeft0~23_combout ),
	.dataf(!\ula|ShiftLeft0~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux13~1 .extended_lut = "off";
defparam \ula|Mux13~1 .lut_mask = 64'h041526378C9DAEBF;
defparam \ula|Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N24
cyclonev_lcell_comb \ula|Mux13~2 (
// Equation(s):
// \ula|Mux13~2_combout  = ( \ula|Mux3~0_combout  & ( \ula|Mux3~1_combout  & ( (((\ula|ShiftLeft0~9_combout  & \ula|Mux14~5_combout )) # (\ula|Mux13~1_combout )) # (\ula|Mux14~6_combout ) ) ) ) # ( !\ula|Mux3~0_combout  & ( \ula|Mux3~1_combout  & ( 
// ((\ula|ShiftLeft0~9_combout  & \ula|Mux14~5_combout )) # (\ula|Mux14~6_combout ) ) ) )

	.dataa(!\ula|Mux14~6_combout ),
	.datab(!\ula|Mux13~1_combout ),
	.datac(!\ula|ShiftLeft0~9_combout ),
	.datad(!\ula|Mux14~5_combout ),
	.datae(!\ula|Mux3~0_combout ),
	.dataf(!\ula|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux13~2 .extended_lut = "off";
defparam \ula|Mux13~2 .lut_mask = 64'h00000000555F777F;
defparam \ula|Mux13~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N48
cyclonev_lcell_comb \ula|Mux13~9 (
// Equation(s):
// \ula|Mux13~9_combout  = ( \ula|Mux13~6_combout  & ( !\ula|Mux13~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ula|Mux13~6_combout ),
	.dataf(!\ula|Mux13~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux13~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux13~9 .extended_lut = "off";
defparam \ula|Mux13~9 .lut_mask = 64'h0000FFFF00000000;
defparam \ula|Mux13~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N54
cyclonev_lcell_comb \memToRegMux|memToRegOutput[18]~18 (
// Equation(s):
// \memToRegMux|memToRegOutput[18]~18_combout  = ( \ula|Mux13~9_combout  & ( \intMem|instruction [26] & ( (!\ula|Mux13~8_combout  & (((!\control|Decoder1~0_combout ) # (\intMem|instruction [28])) # (\intMem|instruction [29]))) ) ) ) # ( !\ula|Mux13~9_combout 
//  & ( \intMem|instruction [26] & ( ((!\control|Decoder1~0_combout ) # (\intMem|instruction [28])) # (\intMem|instruction [29]) ) ) ) # ( \ula|Mux13~9_combout  & ( !\intMem|instruction [26] & ( !\ula|Mux13~8_combout  ) ) ) # ( !\ula|Mux13~9_combout  & ( 
// !\intMem|instruction [26] ) )

	.dataa(!\intMem|instruction [29]),
	.datab(!\intMem|instruction [28]),
	.datac(!\control|Decoder1~0_combout ),
	.datad(!\ula|Mux13~8_combout ),
	.datae(!\ula|Mux13~9_combout ),
	.dataf(!\intMem|instruction [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[18]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[18]~18 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[18]~18 .lut_mask = 64'hFFFFFF00F7F7F700;
defparam \memToRegMux|memToRegOutput[18]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N6
cyclonev_lcell_comb \ulaIn1|Mux21~0 (
// Equation(s):
// \ulaIn1|Mux21~0_combout  = ( \control|in1Mux [0] & ( (\intMem|instruction[15]~DUPLICATE_q  & !\control|in1Mux [1]) ) ) # ( !\control|in1Mux [0] & ( (!\control|in1Mux [1] & \regmem|regMemory_rtl_0|auto_generated|ram_block1a21 ) ) )

	.dataa(gnd),
	.datab(!\intMem|instruction[15]~DUPLICATE_q ),
	.datac(!\control|in1Mux [1]),
	.datad(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a21 ),
	.datae(gnd),
	.dataf(!\control|in1Mux [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux21~0 .extended_lut = "off";
defparam \ulaIn1|Mux21~0 .lut_mask = 64'h00F000F030303030;
defparam \ulaIn1|Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N33
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[21] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [21] = ( \ulaIn1|Mux21~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [21]) # (\ulaIn1|Mux32~0_combout ) ) ) # ( !\ulaIn1|Mux21~0_combout  & ( (!\ulaIn1|Mux32~0_combout  & \ulaIn1|ulaIn1MuxOut [21]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|Mux32~0_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [21]),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [21]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[21] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[21] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \ulaIn1|ulaIn1MuxOut[21] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N54
cyclonev_lcell_comb \ula|ShiftRight0~16 (
// Equation(s):
// \ula|ShiftRight0~16_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [24] & ( (\ulaIn2|ulaIn2MuxOut[0]~2_combout ) # (\ulaIn1|ulaIn1MuxOut [23]) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [24] & ( 
// (!\ulaIn2|ulaIn2MuxOut[0]~2_combout  & (\ulaIn1|ulaIn1MuxOut [21])) # (\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [22]))) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn1|ulaIn1MuxOut [24] & ( (\ulaIn1|ulaIn1MuxOut [23] & 
// !\ulaIn2|ulaIn2MuxOut[0]~2_combout ) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn1|ulaIn1MuxOut [24] & ( (!\ulaIn2|ulaIn2MuxOut[0]~2_combout  & (\ulaIn1|ulaIn1MuxOut [21])) # (\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ((\ulaIn1|ulaIn1MuxOut 
// [22]))) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [21]),
	.datab(!\ulaIn1|ulaIn1MuxOut [23]),
	.datac(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [22]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn1|ulaIn1MuxOut [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~16 .extended_lut = "off";
defparam \ula|ShiftRight0~16 .lut_mask = 64'h505F3030505F3F3F;
defparam \ula|ShiftRight0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N12
cyclonev_lcell_comb \ula|ShiftRight0~17 (
// Equation(s):
// \ula|ShiftRight0~17_combout  = ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [18] & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout ) # (\ulaIn1|ulaIn1MuxOut [20]) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [18] & ( 
// (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [17]))) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (\ulaIn1|ulaIn1MuxOut [19])) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn1|ulaIn1MuxOut [18] & ( (\ulaIn2|ulaIn2MuxOut[1]~1_combout  
// & \ulaIn1|ulaIn1MuxOut [20]) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn1|ulaIn1MuxOut [18] & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [17]))) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (\ulaIn1|ulaIn1MuxOut [19])) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [20]),
	.datac(!\ulaIn1|ulaIn1MuxOut [19]),
	.datad(!\ulaIn1|ulaIn1MuxOut [17]),
	.datae(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.dataf(!\ulaIn1|ulaIn1MuxOut [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~17 .extended_lut = "off";
defparam \ula|ShiftRight0~17 .lut_mask = 64'h05AF111105AFBBBB;
defparam \ula|ShiftRight0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N36
cyclonev_lcell_comb \ula|ShiftRight1~1 (
// Equation(s):
// \ula|ShiftRight1~1_combout  = ( \ula|ShiftRight1~0_combout  & ( \ula|ShiftRight0~15_combout  & ( ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftRight0~17_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftRight0~16_combout ))) # 
// (\ulaIn2|ulaIn2MuxOut[3]~4_combout ) ) ) ) # ( !\ula|ShiftRight1~0_combout  & ( \ula|ShiftRight0~15_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftRight0~17_combout ))) # 
// (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftRight0~16_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (!\ulaIn2|ulaIn2MuxOut[2]~3_combout )) ) ) ) # ( \ula|ShiftRight1~0_combout  & ( !\ula|ShiftRight0~15_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftRight0~17_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftRight0~16_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & 
// (\ulaIn2|ulaIn2MuxOut[2]~3_combout )) ) ) ) # ( !\ula|ShiftRight1~0_combout  & ( !\ula|ShiftRight0~15_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftRight0~17_combout ))) # 
// (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftRight0~16_combout )))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datac(!\ula|ShiftRight0~16_combout ),
	.datad(!\ula|ShiftRight0~17_combout ),
	.datae(!\ula|ShiftRight1~0_combout ),
	.dataf(!\ula|ShiftRight0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~1 .extended_lut = "off";
defparam \ula|ShiftRight1~1 .lut_mask = 64'h028A139B46CE57DF;
defparam \ula|ShiftRight1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N9
cyclonev_lcell_comb \ula|Mux14~11 (
// Equation(s):
// \ula|Mux14~11_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a17  & ( (\ulaIn1|ulaIn1MuxOut [17] & ((!\control|in2Mux~combout ) # (\control|aluOp [0]))) ) ) # ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a17  & ( (\control|aluOp [0] 
// & \ulaIn1|ulaIn1MuxOut [17]) ) )

	.dataa(!\control|in2Mux~combout ),
	.datab(!\control|aluOp [0]),
	.datac(!\ulaIn1|ulaIn1MuxOut [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a17 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux14~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux14~11 .extended_lut = "off";
defparam \ula|Mux14~11 .lut_mask = 64'h030303030B0B0B0B;
defparam \ula|Mux14~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N0
cyclonev_lcell_comb \ula|Mux14~10 (
// Equation(s):
// \ula|Mux14~10_combout  = ( \ulaIn1|ulaIn1MuxOut [17] & ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a17  & ( (!\control|aluOp [0] & \control|in2Mux~combout ) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [17] & ( 
// \regmem|regMemory_rtl_1|auto_generated|ram_block1a17  & ( !\control|aluOp [0] $ (\control|in2Mux~combout ) ) ) ) # ( \ulaIn1|ulaIn1MuxOut [17] & ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a17  & ( !\control|aluOp [0] ) ) ) # ( 
// !\ulaIn1|ulaIn1MuxOut [17] & ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a17  & ( \control|aluOp [0] ) ) )

	.dataa(!\control|aluOp [0]),
	.datab(gnd),
	.datac(!\control|in2Mux~combout ),
	.datad(gnd),
	.datae(!\ulaIn1|ulaIn1MuxOut [17]),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a17 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux14~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux14~10 .extended_lut = "off";
defparam \ula|Mux14~10 .lut_mask = 64'h5555AAAAA5A50A0A;
defparam \ula|Mux14~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N42
cyclonev_lcell_comb \ula|Mux14~9 (
// Equation(s):
// \ula|Mux14~9_combout  = ( \ulaIn1|ulaIn1MuxOut [1] & ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a17  & ( (!\control|aluOp [1] & (\control|aluOp [0] & ((!\control|in2Mux~combout ) # (\control|aluOp [2])))) # (\control|aluOp [1] & (\control|aluOp 
// [2])) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [1] & ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a17  & ( (!\control|aluOp [2] & (!\control|aluOp [1] & (!\control|in2Mux~combout  & \control|aluOp [0]))) ) ) ) # ( \ulaIn1|ulaIn1MuxOut [1] & ( 
// !\regmem|regMemory_rtl_1|auto_generated|ram_block1a17  & ( (\control|aluOp [2] & ((\control|aluOp [0]) # (\control|aluOp [1]))) ) ) )

	.dataa(!\control|aluOp [2]),
	.datab(!\control|aluOp [1]),
	.datac(!\control|in2Mux~combout ),
	.datad(!\control|aluOp [0]),
	.datae(!\ulaIn1|ulaIn1MuxOut [1]),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a17 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux14~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux14~9 .extended_lut = "off";
defparam \ula|Mux14~9 .lut_mask = 64'h00001155008011D5;
defparam \ula|Mux14~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N12
cyclonev_lcell_comb \ula|Mux14~12 (
// Equation(s):
// \ula|Mux14~12_combout  = ( \ula|Mux14~10_combout  & ( \ula|Mux14~9_combout  & ( \ula|Mux9~1_combout  ) ) ) # ( !\ula|Mux14~10_combout  & ( \ula|Mux14~9_combout  & ( \ula|Mux9~1_combout  ) ) ) # ( \ula|Mux14~10_combout  & ( !\ula|Mux14~9_combout  & ( 
// (\ula|Mux9~1_combout  & (!\ula|Mux14~8_combout  & ((\ula|Mux14~11_combout ) # (\control|aluOp [1])))) ) ) ) # ( !\ula|Mux14~10_combout  & ( !\ula|Mux14~9_combout  & ( (\ula|Mux9~1_combout  & (!\control|aluOp [1] & (!\ula|Mux14~8_combout  & 
// \ula|Mux14~11_combout ))) ) ) )

	.dataa(!\ula|Mux9~1_combout ),
	.datab(!\control|aluOp [1]),
	.datac(!\ula|Mux14~8_combout ),
	.datad(!\ula|Mux14~11_combout ),
	.datae(!\ula|Mux14~10_combout ),
	.dataf(!\ula|Mux14~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux14~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux14~12 .extended_lut = "off";
defparam \ula|Mux14~12 .lut_mask = 64'h0040105055555555;
defparam \ula|Mux14~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N57
cyclonev_lcell_comb \ula|Mux14~13 (
// Equation(s):
// \ula|Mux14~13_combout  = ( !\ula|Mux14~12_combout  & ( (!\ula|ShiftRight1~1_combout ) # (!\ula|Mux15~5_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ula|ShiftRight1~1_combout ),
	.datad(!\ula|Mux15~5_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux14~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux14~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux14~13 .extended_lut = "off";
defparam \ula|Mux14~13 .lut_mask = 64'hFFF0FFF000000000;
defparam \ula|Mux14~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N18
cyclonev_lcell_comb \ula|Mux14~4 (
// Equation(s):
// \ula|Mux14~4_combout  = ( \ula|ShiftLeft0~29_combout  & ( \ula|ShiftLeft0~37_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftLeft0~21_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// (\ula|ShiftLeft0~13_combout ))) ) ) ) # ( !\ula|ShiftLeft0~29_combout  & ( \ula|ShiftLeft0~37_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((!\ulaIn2|ulaIn2MuxOut[2]~3_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftLeft0~21_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftLeft0~13_combout )))) ) ) ) # ( \ula|ShiftLeft0~29_combout  & ( !\ula|ShiftLeft0~37_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((\ulaIn2|ulaIn2MuxOut[2]~3_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftLeft0~21_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// (\ula|ShiftLeft0~13_combout )))) ) ) ) # ( !\ula|ShiftLeft0~29_combout  & ( !\ula|ShiftLeft0~37_combout  & ( (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftLeft0~21_combout ))) # 
// (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftLeft0~13_combout )))) ) ) )

	.dataa(!\ula|ShiftLeft0~13_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datad(!\ula|ShiftLeft0~21_combout ),
	.datae(!\ula|ShiftLeft0~29_combout ),
	.dataf(!\ula|ShiftLeft0~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux14~4 .extended_lut = "off";
defparam \ula|Mux14~4 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \ula|Mux14~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N24
cyclonev_lcell_comb \ula|Mux14~7 (
// Equation(s):
// \ula|Mux14~7_combout  = ( \ula|Mux14~5_combout  & ( \ula|Mux14~4_combout  & ( (\ula|Mux3~1_combout  & (((\ula|Mux3~0_combout ) # (\ula|Mux14~6_combout )) # (\ula|ShiftLeft0~8_combout ))) ) ) ) # ( !\ula|Mux14~5_combout  & ( \ula|Mux14~4_combout  & ( 
// (\ula|Mux3~1_combout  & ((\ula|Mux3~0_combout ) # (\ula|Mux14~6_combout ))) ) ) ) # ( \ula|Mux14~5_combout  & ( !\ula|Mux14~4_combout  & ( (\ula|Mux3~1_combout  & ((\ula|Mux14~6_combout ) # (\ula|ShiftLeft0~8_combout ))) ) ) ) # ( !\ula|Mux14~5_combout  & 
// ( !\ula|Mux14~4_combout  & ( (\ula|Mux14~6_combout  & \ula|Mux3~1_combout ) ) ) )

	.dataa(!\ula|ShiftLeft0~8_combout ),
	.datab(!\ula|Mux14~6_combout ),
	.datac(!\ula|Mux3~0_combout ),
	.datad(!\ula|Mux3~1_combout ),
	.datae(!\ula|Mux14~5_combout ),
	.dataf(!\ula|Mux14~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux14~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux14~7 .extended_lut = "off";
defparam \ula|Mux14~7 .lut_mask = 64'h00330077003F007F;
defparam \ula|Mux14~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N6
cyclonev_lcell_comb \ula|Mux14~17 (
// Equation(s):
// \ula|Mux14~17_combout  = ( !\ula|Mux14~7_combout  & ( \ula|Mux14~13_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ula|Mux14~13_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux14~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux14~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux14~17 .extended_lut = "off";
defparam \ula|Mux14~17 .lut_mask = 64'h00FF00FF00000000;
defparam \ula|Mux14~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N45
cyclonev_lcell_comb \ula|ShiftRight0~19 (
// Equation(s):
// \ula|ShiftRight0~19_combout  = ( \ula|ShiftRight0~18_combout  & ( \ula|ShiftRight0~15_combout  & ( ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftRight0~17_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftRight0~16_combout )))) # 
// (\ulaIn2|ulaIn2MuxOut[3]~4_combout ) ) ) ) # ( !\ula|ShiftRight0~18_combout  & ( \ula|ShiftRight0~15_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftRight0~17_combout )) # 
// (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftRight0~16_combout ))))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (!\ulaIn2|ulaIn2MuxOut[2]~3_combout )) ) ) ) # ( \ula|ShiftRight0~18_combout  & ( !\ula|ShiftRight0~15_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftRight0~17_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftRight0~16_combout ))))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & 
// (\ulaIn2|ulaIn2MuxOut[2]~3_combout )) ) ) ) # ( !\ula|ShiftRight0~18_combout  & ( !\ula|ShiftRight0~15_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftRight0~17_combout )) # 
// (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftRight0~16_combout ))))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datac(!\ula|ShiftRight0~17_combout ),
	.datad(!\ula|ShiftRight0~16_combout ),
	.datae(!\ula|ShiftRight0~18_combout ),
	.dataf(!\ula|ShiftRight0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~19 .extended_lut = "off";
defparam \ula|ShiftRight0~19 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \ula|ShiftRight0~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N42
cyclonev_lcell_comb \ula|Mux14~3 (
// Equation(s):
// \ula|Mux14~3_combout  = ( \ula|Mux14~2_combout  & ( (\ula|ShiftRight0~19_combout  & \ula|Mux9~0_combout ) ) ) # ( !\ula|Mux14~2_combout  & ( (\ula|Add0~82_sumout  & \ula|Mux9~0_combout ) ) )

	.dataa(!\ula|ShiftRight0~19_combout ),
	.datab(gnd),
	.datac(!\ula|Add0~82_sumout ),
	.datad(!\ula|Mux9~0_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux14~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux14~3 .extended_lut = "off";
defparam \ula|Mux14~3 .lut_mask = 64'h000F000F00550055;
defparam \ula|Mux14~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N15
cyclonev_lcell_comb \ula|Mux14~16 (
// Equation(s):
// \ula|Mux14~16_combout  = ( \ula|Mux14~1_combout  & ( !\ula|Mux14~3_combout  & ( (!\control|aluOp [3]) # ((!\ula|LessThan0~40_combout  & (!\ula|LessThan0~41_combout  & !\ula|LessThan0~39_combout ))) ) ) ) # ( !\ula|Mux14~1_combout  & ( 
// !\ula|Mux14~3_combout  ) )

	.dataa(!\ula|LessThan0~40_combout ),
	.datab(!\ula|LessThan0~41_combout ),
	.datac(!\ula|LessThan0~39_combout ),
	.datad(!\control|aluOp [3]),
	.datae(!\ula|Mux14~1_combout ),
	.dataf(!\ula|Mux14~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux14~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux14~16 .extended_lut = "off";
defparam \ula|Mux14~16 .lut_mask = 64'hFFFFFF8000000000;
defparam \ula|Mux14~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N24
cyclonev_lcell_comb \memToRegMux|memToRegOutput[17]~17 (
// Equation(s):
// \memToRegMux|memToRegOutput[17]~17_combout  = ( !\ula|Mux14~17_combout  & ( \ula|Mux14~16_combout  & ( (((!\control|Decoder1~0_combout ) # (!\intMem|instruction [26])) # (\intMem|instruction [28])) # (\intMem|instruction [29]) ) ) ) # ( 
// \ula|Mux14~17_combout  & ( !\ula|Mux14~16_combout  & ( (((!\control|Decoder1~0_combout ) # (!\intMem|instruction [26])) # (\intMem|instruction [28])) # (\intMem|instruction [29]) ) ) ) # ( !\ula|Mux14~17_combout  & ( !\ula|Mux14~16_combout  & ( 
// (((!\control|Decoder1~0_combout ) # (!\intMem|instruction [26])) # (\intMem|instruction [28])) # (\intMem|instruction [29]) ) ) )

	.dataa(!\intMem|instruction [29]),
	.datab(!\intMem|instruction [28]),
	.datac(!\control|Decoder1~0_combout ),
	.datad(!\intMem|instruction [26]),
	.datae(!\ula|Mux14~17_combout ),
	.dataf(!\ula|Mux14~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[17]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[17]~17 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[17]~17 .lut_mask = 64'hFFF7FFF7FFF70000;
defparam \memToRegMux|memToRegOutput[17]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N9
cyclonev_lcell_comb \ulaIn1|Mux16~0 (
// Equation(s):
// \ulaIn1|Mux16~0_combout  = ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a16  & ( (!\control|in1Mux [1] & ((!\control|in1Mux [0]) # (\intMem|instruction [15]))) ) ) # ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a16  & ( (\control|in1Mux [0] & 
// (\intMem|instruction [15] & !\control|in1Mux [1])) ) )

	.dataa(!\control|in1Mux [0]),
	.datab(gnd),
	.datac(!\intMem|instruction [15]),
	.datad(!\control|in1Mux [1]),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a16 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux16~0 .extended_lut = "off";
defparam \ulaIn1|Mux16~0 .lut_mask = 64'h05000500AF00AF00;
defparam \ulaIn1|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N6
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[16] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [16] = ( \ulaIn1|ulaIn1MuxOut [16] & ( (!\ulaIn1|Mux32~0_combout ) # (\ulaIn1|Mux16~0_combout ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [16] & ( (\ulaIn1|Mux16~0_combout  & \ulaIn1|Mux32~0_combout ) ) )

	.dataa(gnd),
	.datab(!\ulaIn1|Mux16~0_combout ),
	.datac(gnd),
	.datad(!\ulaIn1|Mux32~0_combout ),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [16]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[16] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[16] .lut_mask = 64'h00330033FF33FF33;
defparam \ulaIn1|ulaIn1MuxOut[16] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N39
cyclonev_lcell_comb \ula|Mux15~1 (
// Equation(s):
// \ula|Mux15~1_combout  = ( \ulaIn1|ulaIn1MuxOut [16] & ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a16  & ( (!\control|aluOp [1] & (\control|aluOp [3] & ((!\control|in2Mux~combout ) # (\control|aluOp [0])))) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [16] & ( 
// \regmem|regMemory_rtl_1|auto_generated|ram_block1a16  & ( (\control|aluOp [0] & (\control|aluOp [3] & (!\control|aluOp [1] $ (\control|in2Mux~combout )))) ) ) ) # ( \ulaIn1|ulaIn1MuxOut [16] & ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a16  & ( 
// (!\control|aluOp [1] & (\control|aluOp [0] & \control|aluOp [3])) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [16] & ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a16  & ( (\control|aluOp [1] & (\control|aluOp [0] & \control|aluOp [3])) ) ) )

	.dataa(!\control|aluOp [1]),
	.datab(!\control|in2Mux~combout ),
	.datac(!\control|aluOp [0]),
	.datad(!\control|aluOp [3]),
	.datae(!\ulaIn1|ulaIn1MuxOut [16]),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a16 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux15~1 .extended_lut = "off";
defparam \ula|Mux15~1 .lut_mask = 64'h0005000A0009008A;
defparam \ula|Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N3
cyclonev_lcell_comb \ula|Mux15~2 (
// Equation(s):
// \ula|Mux15~2_combout  = ( \control|aluOp [0] & ( !\ula|ShiftLeft0~6_combout  & ( (\control|aluOp [1] & !\control|aluOp [3]) ) ) ) # ( !\control|aluOp [0] & ( !\ula|ShiftLeft0~6_combout  & ( (!\control|aluOp [1] & !\control|aluOp [3]) ) ) )

	.dataa(gnd),
	.datab(!\control|aluOp [1]),
	.datac(!\control|aluOp [3]),
	.datad(gnd),
	.datae(!\control|aluOp [0]),
	.dataf(!\ula|ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux15~2 .extended_lut = "off";
defparam \ula|Mux15~2 .lut_mask = 64'hC0C0303000000000;
defparam \ula|Mux15~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N24
cyclonev_lcell_comb \ula|ShiftLeft0~36 (
// Equation(s):
// \ula|ShiftLeft0~36_combout  = ( \ula|ShiftLeft0~11_combout  & ( \ula|ShiftLeft0~27_combout  & ( ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftLeft0~35_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftLeft0~19_combout ))) # 
// (\ulaIn2|ulaIn2MuxOut[2]~3_combout ) ) ) ) # ( !\ula|ShiftLeft0~11_combout  & ( \ula|ShiftLeft0~27_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((\ula|ShiftLeft0~35_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout ))) # 
// (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftLeft0~19_combout ))) ) ) ) # ( \ula|ShiftLeft0~11_combout  & ( !\ula|ShiftLeft0~27_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & 
// (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftLeft0~35_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((\ula|ShiftLeft0~19_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout ))) ) ) ) # ( !\ula|ShiftLeft0~11_combout  & ( 
// !\ula|ShiftLeft0~27_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftLeft0~35_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftLeft0~19_combout )))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datac(!\ula|ShiftLeft0~19_combout ),
	.datad(!\ula|ShiftLeft0~35_combout ),
	.datae(!\ula|ShiftLeft0~11_combout ),
	.dataf(!\ula|ShiftLeft0~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~36 .extended_lut = "off";
defparam \ula|ShiftLeft0~36 .lut_mask = 64'h048C159D26AE37BF;
defparam \ula|ShiftLeft0~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N54
cyclonev_lcell_comb \ula|Mux15~3 (
// Equation(s):
// \ula|Mux15~3_combout  = ( \ula|Mux15~2_combout  & ( \ula|ShiftLeft0~36_combout  & ( (\ulaIn2|ulaIn2MuxOut[4]~0_combout  & (!\ula|Mux15~1_combout  & ((!\ula|ShiftRight0~11_combout ) # (!\ula|ShiftLeft0~7_combout )))) ) ) ) # ( !\ula|Mux15~2_combout  & ( 
// \ula|ShiftLeft0~36_combout  & ( !\ula|Mux15~1_combout  ) ) ) # ( \ula|Mux15~2_combout  & ( !\ula|ShiftLeft0~36_combout  & ( (!\ula|Mux15~1_combout  & ((!\ula|ShiftRight0~11_combout ) # ((!\ulaIn2|ulaIn2MuxOut[4]~0_combout ) # (!\ula|ShiftLeft0~7_combout 
// )))) ) ) ) # ( !\ula|Mux15~2_combout  & ( !\ula|ShiftLeft0~36_combout  & ( !\ula|Mux15~1_combout  ) ) )

	.dataa(!\ula|ShiftRight0~11_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datac(!\ula|Mux15~1_combout ),
	.datad(!\ula|ShiftLeft0~7_combout ),
	.datae(!\ula|Mux15~2_combout ),
	.dataf(!\ula|ShiftLeft0~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux15~3 .extended_lut = "off";
defparam \ula|Mux15~3 .lut_mask = 64'hF0F0F0E0F0F03020;
defparam \ula|Mux15~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N54
cyclonev_lcell_comb \ula|LessThan0~45 (
// Equation(s):
// \ula|LessThan0~45_combout  = ( \control|in2Mux~combout  & ( \ulaIn1|ulaIn1MuxOut [16] ) ) # ( !\control|in2Mux~combout  & ( !\ulaIn1|ulaIn1MuxOut [16] $ (!\regmem|regMemory_rtl_1|auto_generated|ram_block1a16 ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|ulaIn1MuxOut [16]),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a16 ),
	.datae(gnd),
	.dataf(!\control|in2Mux~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~45 .extended_lut = "off";
defparam \ula|LessThan0~45 .lut_mask = 64'h0FF00FF00F0F0F0F;
defparam \ula|LessThan0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N51
cyclonev_lcell_comb \ula|ShiftRight0~1 (
// Equation(s):
// \ula|ShiftRight0~1_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [19] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [17] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [18] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [16] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [16]),
	.datab(!\ulaIn1|ulaIn1MuxOut [19]),
	.datac(!\ulaIn1|ulaIn1MuxOut [18]),
	.datad(!\ulaIn1|ulaIn1MuxOut [17]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~1 .extended_lut = "off";
defparam \ula|ShiftRight0~1 .lut_mask = 64'h55550F0F00FF3333;
defparam \ula|ShiftRight0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N36
cyclonev_lcell_comb \ula|ShiftRight0~5 (
// Equation(s):
// \ula|ShiftRight0~5_combout  = ( \ula|ShiftRight0~1_combout  & ( \ula|ShiftRight0~4_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftRight0~0_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & 
// ((\ula|ShiftRight0~3_combout )))) ) ) ) # ( !\ula|ShiftRight0~1_combout  & ( \ula|ShiftRight0~4_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftRight0~0_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  
// & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # ((\ula|ShiftRight0~3_combout )))) ) ) ) # ( \ula|ShiftRight0~1_combout  & ( !\ula|ShiftRight0~4_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # 
// ((\ula|ShiftRight0~0_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftRight0~3_combout )))) ) ) ) # ( !\ula|ShiftRight0~1_combout  & ( !\ula|ShiftRight0~4_combout  & ( 
// (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftRight0~0_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftRight0~3_combout ))))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datac(!\ula|ShiftRight0~0_combout ),
	.datad(!\ula|ShiftRight0~3_combout ),
	.datae(!\ula|ShiftRight0~1_combout ),
	.dataf(!\ula|ShiftRight0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~5 .extended_lut = "off";
defparam \ula|ShiftRight0~5 .lut_mask = 64'h02138A9B4657CEDF;
defparam \ula|ShiftRight0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N21
cyclonev_lcell_comb \ula|Mux14~0 (
// Equation(s):
// \ula|Mux14~0_combout  = ( !\ula|ShiftLeft0~6_combout  & ( (!\control|in2Mux~combout  & (!\regmem|regMemory_rtl_1|auto_generated|ram_block1a4 )) # (\control|in2Mux~combout  & ((!\intMem|instruction [10]))) ) )

	.dataa(!\control|in2Mux~combout ),
	.datab(gnd),
	.datac(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a4 ),
	.datad(!\intMem|instruction [10]),
	.datae(gnd),
	.dataf(!\ula|ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux14~0 .extended_lut = "off";
defparam \ula|Mux14~0 .lut_mask = 64'hF5A0F5A000000000;
defparam \ula|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N30
cyclonev_lcell_comb \ula|Mux15~0 (
// Equation(s):
// \ula|Mux15~0_combout  = ( \ula|ShiftRight0~5_combout  & ( \ula|Mux14~0_combout  & ( (\ula|Mux6~0_combout  & ((!\control|aluOp [3]) # (\ula|LessThan0~45_combout ))) ) ) ) # ( !\ula|ShiftRight0~5_combout  & ( \ula|Mux14~0_combout  & ( (\control|aluOp [3] & 
// (\ula|LessThan0~45_combout  & \ula|Mux6~0_combout )) ) ) ) # ( \ula|ShiftRight0~5_combout  & ( !\ula|Mux14~0_combout  & ( (\ula|Mux6~0_combout  & ((!\control|aluOp [3] & (\ulaIn1|ulaIn1MuxOut [31])) # (\control|aluOp [3] & ((\ula|LessThan0~45_combout 
// ))))) ) ) ) # ( !\ula|ShiftRight0~5_combout  & ( !\ula|Mux14~0_combout  & ( (\ula|Mux6~0_combout  & ((!\control|aluOp [3] & (\ulaIn1|ulaIn1MuxOut [31])) # (\control|aluOp [3] & ((\ula|LessThan0~45_combout ))))) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [31]),
	.datab(!\control|aluOp [3]),
	.datac(!\ula|LessThan0~45_combout ),
	.datad(!\ula|Mux6~0_combout ),
	.datae(!\ula|ShiftRight0~5_combout ),
	.dataf(!\ula|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux15~0 .extended_lut = "off";
defparam \ula|Mux15~0 .lut_mask = 64'h00470047000300CF;
defparam \ula|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N45
cyclonev_lcell_comb \ula|Mux15~8 (
// Equation(s):
// \ula|Mux15~8_combout  = ( \ula|Mux15~0_combout  & ( !\control|aluOp [2] ) ) # ( !\ula|Mux15~0_combout  & ( (!\control|aluOp [2] & !\ula|Mux15~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|aluOp [2]),
	.datad(!\ula|Mux15~3_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux15~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux15~8 .extended_lut = "off";
defparam \ula|Mux15~8 .lut_mask = 64'hF000F000F0F0F0F0;
defparam \ula|Mux15~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N24
cyclonev_lcell_comb \ula|Mux15~10 (
// Equation(s):
// \ula|Mux15~10_combout  = ( !\control|aluOp [3] & ( ((!\ula|Mux22~4_combout  & (((\ula|Mux15~5_combout  & \ula|ShiftRight0~5_combout )))) # (\ula|Mux22~4_combout  & (((\ula|Mux15~5_combout  & \ula|ShiftRight0~5_combout )) # (\ula|Add0~78_sumout )))) ) ) # 
// ( \control|aluOp [3] & ( (!\ula|Mux15~5_combout  & (\ulaIn1|ulaIn1MuxOut [0] & (\ula|Mux22~4_combout  & (!\control|aluOp [0])))) # (\ula|Mux15~5_combout  & (((\ulaIn1|ulaIn1MuxOut [0] & (\ula|Mux22~4_combout  & !\control|aluOp [0]))) # 
// (\ula|ShiftRight0~5_combout ))) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [0]),
	.datab(!\ula|Mux22~4_combout ),
	.datac(!\control|aluOp [0]),
	.datad(!\ula|Mux15~5_combout ),
	.datae(!\control|aluOp [3]),
	.dataf(!\ula|ShiftRight0~5_combout ),
	.datag(!\ula|Add0~78_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux15~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux15~10 .extended_lut = "on";
defparam \ula|Mux15~10 .lut_mask = 64'h0303101003FF10FF;
defparam \ula|Mux15~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N30
cyclonev_lcell_comb \ula|Mux15~9 (
// Equation(s):
// \ula|Mux15~9_combout  = ( !\ula|Mux15~10_combout  & ( (!\ula|Mux15~4_combout ) # ((!\ula|LessThan0~40_combout  & (!\ula|LessThan0~41_combout  & !\ula|LessThan0~39_combout ))) ) )

	.dataa(!\ula|LessThan0~40_combout ),
	.datab(!\ula|LessThan0~41_combout ),
	.datac(!\ula|LessThan0~39_combout ),
	.datad(!\ula|Mux15~4_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux15~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux15~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux15~9 .extended_lut = "off";
defparam \ula|Mux15~9 .lut_mask = 64'hFF80FF8000000000;
defparam \ula|Mux15~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N18
cyclonev_lcell_comb \memToRegMux|memToRegOutput[16]~16 (
// Equation(s):
// \memToRegMux|memToRegOutput[16]~16_combout  = ( \ula|Mux15~8_combout  & ( \ula|Mux15~9_combout  & ( (!\intMem|instruction [26]) # (((!\control|Decoder1~0_combout ) # (\intMem|instruction [29])) # (\intMem|instruction [28])) ) ) ) # ( \ula|Mux15~8_combout  
// & ( !\ula|Mux15~9_combout  & ( (!\intMem|instruction [26]) # (((!\control|Decoder1~0_combout ) # (\intMem|instruction [29])) # (\intMem|instruction [28])) ) ) ) # ( !\ula|Mux15~8_combout  & ( !\ula|Mux15~9_combout  & ( (!\intMem|instruction [26]) # 
// (((!\control|Decoder1~0_combout ) # (\intMem|instruction [29])) # (\intMem|instruction [28])) ) ) )

	.dataa(!\intMem|instruction [26]),
	.datab(!\intMem|instruction [28]),
	.datac(!\control|Decoder1~0_combout ),
	.datad(!\intMem|instruction [29]),
	.datae(!\ula|Mux15~8_combout ),
	.dataf(!\ula|Mux15~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[16]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[16]~16 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[16]~16 .lut_mask = 64'hFBFFFBFF0000FBFF;
defparam \memToRegMux|memToRegOutput[16]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N18
cyclonev_lcell_comb \ula|Mux31~7 (
// Equation(s):
// \ula|Mux31~7_combout  = ( \control|in2Mux~combout  & ( \control|aluOp [1] & ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [15]) ) ) ) # ( !\control|in2Mux~combout  & ( \control|aluOp [1] & ( (!\control|aluOp [0] & 
// (!\regmem|regMemory_rtl_1|auto_generated|ram_block1a15  $ (!\ulaIn1|ulaIn1MuxOut [15]))) # (\control|aluOp [0] & (!\regmem|regMemory_rtl_1|auto_generated|ram_block1a15  & !\ulaIn1|ulaIn1MuxOut [15])) ) ) ) # ( \control|in2Mux~combout  & ( !\control|aluOp 
// [1] & ( (\control|aluOp [0] & \ulaIn1|ulaIn1MuxOut [15]) ) ) ) # ( !\control|in2Mux~combout  & ( !\control|aluOp [1] & ( (!\control|aluOp [0] & (\regmem|regMemory_rtl_1|auto_generated|ram_block1a15  & \ulaIn1|ulaIn1MuxOut [15])) # (\control|aluOp [0] & 
// ((\ulaIn1|ulaIn1MuxOut [15]) # (\regmem|regMemory_rtl_1|auto_generated|ram_block1a15 ))) ) ) )

	.dataa(!\control|aluOp [0]),
	.datab(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a15 ),
	.datac(gnd),
	.datad(!\ulaIn1|ulaIn1MuxOut [15]),
	.datae(!\control|in2Mux~combout ),
	.dataf(!\control|aluOp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux31~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux31~7 .extended_lut = "off";
defparam \ula|Mux31~7 .lut_mask = 64'h11770055668855AA;
defparam \ula|Mux31~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N9
cyclonev_lcell_comb \ula|ShiftRight1~20 (
// Equation(s):
// \ula|ShiftRight1~20_combout  = ( \ula|ShiftRight0~11_combout  & ( (\ulaIn2|ulaIn2MuxOut[4]~0_combout  & \ula|ShiftRight1~4_combout ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datab(gnd),
	.datac(!\ula|ShiftRight1~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|ShiftRight0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~20 .extended_lut = "off";
defparam \ula|ShiftRight1~20 .lut_mask = 64'h0000000005050505;
defparam \ula|ShiftRight1~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N42
cyclonev_lcell_comb \ula|ShiftRight0~30 (
// Equation(s):
// \ula|ShiftRight0~30_combout  = ( \ulaIn1|ulaIn1MuxOut [18] & ( \ulaIn1|ulaIn1MuxOut [17] & ( ((!\ulaIn2|ulaIn2MuxOut[0]~2_combout  & (\ulaIn1|ulaIn1MuxOut [15])) # (\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [16])))) # 
// (\ulaIn2|ulaIn2MuxOut[1]~1_combout ) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [18] & ( \ulaIn1|ulaIn1MuxOut [17] & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ((!\ulaIn2|ulaIn2MuxOut[0]~2_combout  & (\ulaIn1|ulaIn1MuxOut [15])) # (\ulaIn2|ulaIn2MuxOut[0]~2_combout  & 
// ((\ulaIn1|ulaIn1MuxOut [16]))))) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (((!\ulaIn2|ulaIn2MuxOut[0]~2_combout )))) ) ) ) # ( \ulaIn1|ulaIn1MuxOut [18] & ( !\ulaIn1|ulaIn1MuxOut [17] & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[0]~2_combout  & (\ulaIn1|ulaIn1MuxOut [15])) # (\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [16]))))) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (((\ulaIn2|ulaIn2MuxOut[0]~2_combout )))) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut 
// [18] & ( !\ulaIn1|ulaIn1MuxOut [17] & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ((!\ulaIn2|ulaIn2MuxOut[0]~2_combout  & (\ulaIn1|ulaIn1MuxOut [15])) # (\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [16]))))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [15]),
	.datac(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [16]),
	.datae(!\ulaIn1|ulaIn1MuxOut [18]),
	.dataf(!\ulaIn1|ulaIn1MuxOut [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~30 .extended_lut = "off";
defparam \ula|ShiftRight0~30 .lut_mask = 64'h202A252F707A757F;
defparam \ula|ShiftRight0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N15
cyclonev_lcell_comb \ula|ShiftRight1~21 (
// Equation(s):
// \ula|ShiftRight1~21_combout  = ( \ula|ShiftRight0~31_combout  & ( \ula|ShiftRight0~32_combout  & ( ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftRight0~30_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftRight0~33_combout )))) # 
// (\ulaIn2|ulaIn2MuxOut[3]~4_combout ) ) ) ) # ( !\ula|ShiftRight0~31_combout  & ( \ula|ShiftRight0~32_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((\ula|ShiftRight0~30_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout ))) # 
// (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftRight0~33_combout )))) ) ) ) # ( \ula|ShiftRight0~31_combout  & ( !\ula|ShiftRight0~32_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftRight0~30_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((\ula|ShiftRight0~33_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout ))) ) ) ) # ( !\ula|ShiftRight0~31_combout  & ( 
// !\ula|ShiftRight0~32_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftRight0~30_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftRight0~33_combout ))))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datac(!\ula|ShiftRight0~30_combout ),
	.datad(!\ula|ShiftRight0~33_combout ),
	.datae(!\ula|ShiftRight0~31_combout ),
	.dataf(!\ula|ShiftRight0~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~21 .extended_lut = "off";
defparam \ula|ShiftRight1~21 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \ula|ShiftRight1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N54
cyclonev_lcell_comb \ula|Add0~76 (
// Equation(s):
// \ula|Add0~76_combout  = ( \control|aluOp [1] & ( \ula|ShiftRight1~21_combout  & ( \ula|Add0~73_sumout  ) ) ) # ( !\control|aluOp [1] & ( \ula|ShiftRight1~21_combout  & ( (!\ula|ShiftLeft0~6_combout  & ((!\ulaIn2|ulaIn2MuxOut[4]~0_combout ) # 
// (\ula|ShiftRight1~20_combout ))) ) ) ) # ( \control|aluOp [1] & ( !\ula|ShiftRight1~21_combout  & ( \ula|Add0~73_sumout  ) ) ) # ( !\control|aluOp [1] & ( !\ula|ShiftRight1~21_combout  & ( (!\ula|ShiftLeft0~6_combout  & \ula|ShiftRight1~20_combout ) ) ) )

	.dataa(!\ula|ShiftLeft0~6_combout ),
	.datab(!\ula|ShiftRight1~20_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datad(!\ula|Add0~73_sumout ),
	.datae(!\control|aluOp [1]),
	.dataf(!\ula|ShiftRight1~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~76 .extended_lut = "off";
defparam \ula|Add0~76 .lut_mask = 64'h222200FFA2A200FF;
defparam \ula|Add0~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N6
cyclonev_lcell_comb \ula|Add0~69 (
// Equation(s):
// \ula|Add0~69_combout  = ( \ula|ShiftRight1~21_combout  & ( (!\ula|ShiftLeft0~6_combout  & (\ula|Add0~47_combout  & ((!\ulaIn2|ulaIn2MuxOut[4]~0_combout ) # (\ula|ShiftRight1~20_combout )))) ) ) # ( !\ula|ShiftRight1~21_combout  & ( 
// (\ula|ShiftRight1~20_combout  & (!\ula|ShiftLeft0~6_combout  & \ula|Add0~47_combout )) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datab(!\ula|ShiftRight1~20_combout ),
	.datac(!\ula|ShiftLeft0~6_combout ),
	.datad(!\ula|Add0~47_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight1~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~69 .extended_lut = "off";
defparam \ula|Add0~69 .lut_mask = 64'h0030003000B000B0;
defparam \ula|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N45
cyclonev_lcell_comb \ula|Add0~70 (
// Equation(s):
// \ula|Add0~70_combout  = ( \ula|ShiftLeft0~6_combout  & ( \ula|ShiftRight1~21_combout  & ( \ulaIn1|ulaIn1MuxOut [31] ) ) ) # ( !\ula|ShiftLeft0~6_combout  & ( \ula|ShiftRight1~21_combout  & ( (!\ulaIn2|ulaIn2MuxOut[4]~0_combout ) # (\ulaIn1|ulaIn1MuxOut 
// [31]) ) ) ) # ( \ula|ShiftLeft0~6_combout  & ( !\ula|ShiftRight1~21_combout  & ( \ulaIn1|ulaIn1MuxOut [31] ) ) ) # ( !\ula|ShiftLeft0~6_combout  & ( !\ula|ShiftRight1~21_combout  & ( (\ulaIn1|ulaIn1MuxOut [31] & \ulaIn2|ulaIn2MuxOut[4]~0_combout ) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datae(!\ula|ShiftLeft0~6_combout ),
	.dataf(!\ula|ShiftRight1~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~70 .extended_lut = "off";
defparam \ula|Add0~70 .lut_mask = 64'h00555555FF555555;
defparam \ula|Add0~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N39
cyclonev_lcell_comb \ula|Add0~71 (
// Equation(s):
// \ula|Add0~71_combout  = ( \ula|Add0~70_combout  & ( \ula|Mux14~0_combout  & ( (!\ula|Add0~69_combout  & ((!\control|aluOp [0] & (!\control|aluOp [1] & !\ula|ShiftLeft0~34_combout )) # (\control|aluOp [0] & ((!\control|aluOp [1]) # 
// (!\ula|ShiftLeft0~34_combout ))))) ) ) ) # ( !\ula|Add0~70_combout  & ( \ula|Mux14~0_combout  & ( (!\ula|Add0~69_combout  & ((!\ula|ShiftLeft0~34_combout ) # (!\control|aluOp [0] $ (!\control|aluOp [1])))) ) ) ) # ( \ula|Add0~70_combout  & ( 
// !\ula|Mux14~0_combout  & ( (!\ula|Add0~69_combout  & ((!\control|aluOp [1]) # (\control|aluOp [0]))) ) ) ) # ( !\ula|Add0~70_combout  & ( !\ula|Mux14~0_combout  & ( !\ula|Add0~69_combout  ) ) )

	.dataa(!\control|aluOp [0]),
	.datab(!\control|aluOp [1]),
	.datac(!\ula|Add0~69_combout ),
	.datad(!\ula|ShiftLeft0~34_combout ),
	.datae(!\ula|Add0~70_combout ),
	.dataf(!\ula|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~71 .extended_lut = "off";
defparam \ula|Add0~71 .lut_mask = 64'hF0F0D0D0F060D040;
defparam \ula|Add0~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N24
cyclonev_lcell_comb \ula|Mux16~0 (
// Equation(s):
// \ula|Mux16~0_combout  = ( \ula|Mux31~6_combout  & ( \ula|Add0~71_combout  & ( (!\control|aluOp [3] & (((\ula|Add0~76_combout  & \control|aluOp [2])))) # (\control|aluOp [3] & (((\control|aluOp [2])) # (\ula|Mux31~7_combout ))) ) ) ) # ( 
// !\ula|Mux31~6_combout  & ( \ula|Add0~71_combout  & ( (!\control|aluOp [3] & (((\ula|Add0~76_combout  & \control|aluOp [2])))) # (\control|aluOp [3] & (\ula|Mux31~7_combout  & ((!\control|aluOp [2])))) ) ) ) # ( \ula|Mux31~6_combout  & ( 
// !\ula|Add0~71_combout  & ( (!\control|aluOp [3] & (((!\control|aluOp [2]) # (\ula|Add0~76_combout )))) # (\control|aluOp [3] & (((\control|aluOp [2])) # (\ula|Mux31~7_combout ))) ) ) ) # ( !\ula|Mux31~6_combout  & ( !\ula|Add0~71_combout  & ( 
// (!\control|aluOp [3] & (((!\control|aluOp [2]) # (\ula|Add0~76_combout )))) # (\control|aluOp [3] & (\ula|Mux31~7_combout  & ((!\control|aluOp [2])))) ) ) )

	.dataa(!\ula|Mux31~7_combout ),
	.datab(!\control|aluOp [3]),
	.datac(!\ula|Add0~76_combout ),
	.datad(!\control|aluOp [2]),
	.datae(!\ula|Mux31~6_combout ),
	.dataf(!\ula|Add0~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux16~0 .extended_lut = "off";
defparam \ula|Mux16~0 .lut_mask = 64'hDD0CDD3F110C113F;
defparam \ula|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N15
cyclonev_lcell_comb \memToRegMux|memToRegOutput[15]~15 (
// Equation(s):
// \memToRegMux|memToRegOutput[15]~15_combout  = ( \intMem|instruction [26] & ( (\ula|Mux16~0_combout  & ((!\control|Decoder1~0_combout ) # ((\intMem|instruction [28]) # (\intMem|instruction [29])))) ) ) # ( !\intMem|instruction [26] & ( \ula|Mux16~0_combout 
//  ) )

	.dataa(!\control|Decoder1~0_combout ),
	.datab(!\intMem|instruction [29]),
	.datac(!\ula|Mux16~0_combout ),
	.datad(!\intMem|instruction [28]),
	.datae(gnd),
	.dataf(!\intMem|instruction [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[15]~15 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[15]~15 .lut_mask = 64'h0F0F0F0F0B0F0B0F;
defparam \memToRegMux|memToRegOutput[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N36
cyclonev_lcell_comb \ulaIn2|ulaIn2MuxOut[2]~3 (
// Equation(s):
// \ulaIn2|ulaIn2MuxOut[2]~3_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a2  & ( (!\control|in2Mux~combout ) # (\intMem|instruction[8]~DUPLICATE_q ) ) ) # ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a2  & ( (\control|in2Mux~combout  
// & \intMem|instruction[8]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\control|in2Mux~combout ),
	.datac(gnd),
	.datad(!\intMem|instruction[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn2|ulaIn2MuxOut[2]~3 .extended_lut = "off";
defparam \ulaIn2|ulaIn2MuxOut[2]~3 .lut_mask = 64'h00330033CCFFCCFF;
defparam \ulaIn2|ulaIn2MuxOut[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N30
cyclonev_lcell_comb \ula|ShiftRight0~22 (
// Equation(s):
// \ula|ShiftRight0~22_combout  = ( \ulaIn1|ulaIn1MuxOut [17] & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (\ulaIn1|ulaIn1MuxOut [15]) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout ) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [17] & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & \ulaIn1|ulaIn1MuxOut [15]) ) ) ) # ( \ulaIn1|ulaIn1MuxOut [17] & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [14]))) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & 
// (\ulaIn1|ulaIn1MuxOut [16])) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [17] & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [14]))) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (\ulaIn1|ulaIn1MuxOut [16])) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [16]),
	.datab(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datac(!\ulaIn1|ulaIn1MuxOut [14]),
	.datad(!\ulaIn1|ulaIn1MuxOut [15]),
	.datae(!\ulaIn1|ulaIn1MuxOut [17]),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~22 .extended_lut = "off";
defparam \ula|ShiftRight0~22 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \ula|ShiftRight0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N30
cyclonev_lcell_comb \ula|Mux17~0 (
// Equation(s):
// \ula|Mux17~0_combout  = ( \ula|ShiftRight0~25_combout  & ( \ula|ShiftRight0~22_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftRight0~24_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// (\ula|ShiftRight0~23_combout ))) ) ) ) # ( !\ula|ShiftRight0~25_combout  & ( \ula|ShiftRight0~22_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # ((\ula|ShiftRight0~24_combout )))) # 
// (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftRight0~23_combout ))) ) ) ) # ( \ula|ShiftRight0~25_combout  & ( !\ula|ShiftRight0~22_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftRight0~24_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # ((\ula|ShiftRight0~23_combout )))) ) ) ) # ( !\ula|ShiftRight0~25_combout  & ( 
// !\ula|ShiftRight0~22_combout  & ( (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftRight0~24_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftRight0~23_combout )))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datac(!\ula|ShiftRight0~23_combout ),
	.datad(!\ula|ShiftRight0~24_combout ),
	.datae(!\ula|ShiftRight0~25_combout ),
	.dataf(!\ula|ShiftRight0~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux17~0 .extended_lut = "off";
defparam \ula|Mux17~0 .lut_mask = 64'h0123456789ABCDEF;
defparam \ula|Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N3
cyclonev_lcell_comb \ula|Mux28~4 (
// Equation(s):
// \ula|Mux28~4_combout  = ( \control|aluOp [0] & ( !\control|aluOp [1] ) ) # ( !\control|aluOp [0] & ( !\control|aluOp [1] $ (!\control|aluOp [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|aluOp [1]),
	.datad(!\control|aluOp [2]),
	.datae(gnd),
	.dataf(!\control|aluOp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux28~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux28~4 .extended_lut = "off";
defparam \ula|Mux28~4 .lut_mask = 64'h0FF00FF0F0F0F0F0;
defparam \ula|Mux28~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N24
cyclonev_lcell_comb \ula|Mux28~5 (
// Equation(s):
// \ula|Mux28~5_combout  = ( \ula|Mux28~3_combout  & ( !\ula|ShiftLeft0~6_combout  ) ) # ( !\ula|Mux28~3_combout  & ( !\ula|ShiftLeft0~6_combout  & ( (\ula|Mux28~4_combout  & ((!\control|in2Mux~combout  & (!\regmem|regMemory_rtl_1|auto_generated|ram_block1a4 
// )) # (\control|in2Mux~combout  & ((!\intMem|instruction[10]~DUPLICATE_q ))))) ) ) )

	.dataa(!\control|in2Mux~combout ),
	.datab(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a4 ),
	.datac(!\ula|Mux28~4_combout ),
	.datad(!\intMem|instruction[10]~DUPLICATE_q ),
	.datae(!\ula|Mux28~3_combout ),
	.dataf(!\ula|ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux28~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux28~5 .extended_lut = "off";
defparam \ula|Mux28~5 .lut_mask = 64'h0D08FFFF00000000;
defparam \ula|Mux28~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N18
cyclonev_lcell_comb \ula|Mux28~2 (
// Equation(s):
// \ula|Mux28~2_combout  = ( \control|aluOp [1] & ( \ula|ShiftLeft0~6_combout  & ( \control|aluOp [2] ) ) ) # ( \control|aluOp [1] & ( !\ula|ShiftLeft0~6_combout  & ( \control|aluOp [2] ) ) ) # ( !\control|aluOp [1] & ( !\ula|ShiftLeft0~6_combout  & ( 
// (\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ((\control|aluOp [0]) # (\control|aluOp [2]))) ) ) )

	.dataa(!\control|aluOp [2]),
	.datab(gnd),
	.datac(!\control|aluOp [0]),
	.datad(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datae(!\control|aluOp [1]),
	.dataf(!\ula|ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux28~2 .extended_lut = "off";
defparam \ula|Mux28~2 .lut_mask = 64'h005F555500005555;
defparam \ula|Mux28~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N21
cyclonev_lcell_comb \ula|Mux28~0 (
// Equation(s):
// \ula|Mux28~0_combout  = ( \ula|ShiftLeft0~6_combout  & ( (\control|aluOp [1] & ((!\control|aluOp [0]) # (\control|aluOp [2]))) ) ) # ( !\ula|ShiftLeft0~6_combout  & ( (!\control|aluOp [2] & (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & (!\control|aluOp [0] $ 
// (\control|aluOp [1])))) # (\control|aluOp [2] & (\control|aluOp [0] & (\control|aluOp [1]))) ) )

	.dataa(!\control|aluOp [0]),
	.datab(!\control|aluOp [1]),
	.datac(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datad(!\control|aluOp [2]),
	.datae(gnd),
	.dataf(!\ula|ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux28~0 .extended_lut = "off";
defparam \ula|Mux28~0 .lut_mask = 64'h9011901122332233;
defparam \ula|Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N15
cyclonev_lcell_comb \ula|Mux28~1 (
// Equation(s):
// \ula|Mux28~1_combout  = ( !\ula|ShiftLeft0~6_combout  & ( (!\control|aluOp [2] & ((!\control|aluOp [0] & ((!\ulaIn2|ulaIn2MuxOut[4]~0_combout ) # (\control|aluOp [1]))) # (\control|aluOp [0] & (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & \control|aluOp [1])))) 
// # (\control|aluOp [2] & (((\control|aluOp [1])))) ) )

	.dataa(!\control|aluOp [2]),
	.datab(!\control|aluOp [0]),
	.datac(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datad(!\control|aluOp [1]),
	.datae(gnd),
	.dataf(!\ula|ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux28~1 .extended_lut = "off";
defparam \ula|Mux28~1 .lut_mask = 64'h80FD80FD00000000;
defparam \ula|Mux28~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N18
cyclonev_lcell_comb \ula|Mux17~1 (
// Equation(s):
// \ula|Mux17~1_combout  = ( \ula|ShiftRight0~39_combout  & ( (!\ula|Mux28~0_combout  & (((\ula|Mux28~1_combout )))) # (\ula|Mux28~0_combout  & ((!\ula|Mux28~1_combout  & (\ulaIn1|ulaIn1MuxOut [31])) # (\ula|Mux28~1_combout  & ((\ula|ShiftLeft0~32_combout 
// ))))) ) ) # ( !\ula|ShiftRight0~39_combout  & ( (\ula|Mux28~0_combout  & ((!\ula|Mux28~1_combout  & (\ulaIn1|ulaIn1MuxOut [31])) # (\ula|Mux28~1_combout  & ((\ula|ShiftLeft0~32_combout ))))) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [31]),
	.datab(!\ula|ShiftLeft0~32_combout ),
	.datac(!\ula|Mux28~0_combout ),
	.datad(!\ula|Mux28~1_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight0~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux17~1 .extended_lut = "off";
defparam \ula|Mux17~1 .lut_mask = 64'h0503050305F305F3;
defparam \ula|Mux17~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N12
cyclonev_lcell_comb \ula|Mux17~2 (
// Equation(s):
// \ula|Mux17~2_combout  = ( \ula|Mux28~2_combout  & ( \ula|Mux17~1_combout  & ( (!\ula|Mux28~5_combout  & ((\ula|Add0~66_sumout ))) # (\ula|Mux28~5_combout  & (\ula|ShiftRight1~19_combout )) ) ) ) # ( !\ula|Mux28~2_combout  & ( \ula|Mux17~1_combout  & ( 
// (!\ula|Mux28~5_combout ) # (\ula|Mux17~0_combout ) ) ) ) # ( \ula|Mux28~2_combout  & ( !\ula|Mux17~1_combout  & ( (!\ula|Mux28~5_combout  & ((\ula|Add0~66_sumout ))) # (\ula|Mux28~5_combout  & (\ula|ShiftRight1~19_combout )) ) ) ) # ( 
// !\ula|Mux28~2_combout  & ( !\ula|Mux17~1_combout  & ( (\ula|Mux17~0_combout  & \ula|Mux28~5_combout ) ) ) )

	.dataa(!\ula|Mux17~0_combout ),
	.datab(!\ula|ShiftRight1~19_combout ),
	.datac(!\ula|Mux28~5_combout ),
	.datad(!\ula|Add0~66_sumout ),
	.datae(!\ula|Mux28~2_combout ),
	.dataf(!\ula|Mux17~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux17~2 .extended_lut = "off";
defparam \ula|Mux17~2 .lut_mask = 64'h050503F3F5F503F3;
defparam \ula|Mux17~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N54
cyclonev_lcell_comb \ula|Mux17~3 (
// Equation(s):
// \ula|Mux17~3_combout  = ( \control|aluOp [1] & ( \control|aluOp [0] & ( (!\ulaIn1|ulaIn1MuxOut [14] & ((!\regmem|regMemory_rtl_1|auto_generated|ram_block1a14 ) # (\control|in2Mux~combout ))) ) ) ) # ( !\control|aluOp [1] & ( \control|aluOp [0] & ( 
// ((\regmem|regMemory_rtl_1|auto_generated|ram_block1a14  & !\control|in2Mux~combout )) # (\ulaIn1|ulaIn1MuxOut [14]) ) ) ) # ( \control|aluOp [1] & ( !\control|aluOp [0] & ( !\ulaIn1|ulaIn1MuxOut [14] $ 
// (((!\regmem|regMemory_rtl_1|auto_generated|ram_block1a14 ) # (\control|in2Mux~combout ))) ) ) ) # ( !\control|aluOp [1] & ( !\control|aluOp [0] & ( (\regmem|regMemory_rtl_1|auto_generated|ram_block1a14  & (!\control|in2Mux~combout  & \ulaIn1|ulaIn1MuxOut 
// [14])) ) ) )

	.dataa(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a14 ),
	.datab(!\control|in2Mux~combout ),
	.datac(!\ulaIn1|ulaIn1MuxOut [14]),
	.datad(gnd),
	.datae(!\control|aluOp [1]),
	.dataf(!\control|aluOp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux17~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux17~3 .extended_lut = "off";
defparam \ula|Mux17~3 .lut_mask = 64'h04044B4B4F4FB0B0;
defparam \ula|Mux17~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N30
cyclonev_lcell_comb \ula|Mux17~4 (
// Equation(s):
// \ula|Mux17~4_combout  = ( \ula|LessThan0~40_combout  & ( \ula|LessThan0~39_combout  & ( (!\control|aluOp [2] & ((\ula|Mux17~3_combout ))) # (\control|aluOp [2] & (\ula|Mux31~4_combout )) ) ) ) # ( !\ula|LessThan0~40_combout  & ( \ula|LessThan0~39_combout  
// & ( (!\control|aluOp [2] & ((\ula|Mux17~3_combout ))) # (\control|aluOp [2] & (\ula|Mux31~4_combout )) ) ) ) # ( \ula|LessThan0~40_combout  & ( !\ula|LessThan0~39_combout  & ( (!\control|aluOp [2] & ((\ula|Mux17~3_combout ))) # (\control|aluOp [2] & 
// (\ula|Mux31~4_combout )) ) ) ) # ( !\ula|LessThan0~40_combout  & ( !\ula|LessThan0~39_combout  & ( (!\control|aluOp [2] & (((\ula|Mux17~3_combout )))) # (\control|aluOp [2] & (\ula|LessThan0~41_combout  & (\ula|Mux31~4_combout ))) ) ) )

	.dataa(!\ula|LessThan0~41_combout ),
	.datab(!\ula|Mux31~4_combout ),
	.datac(!\control|aluOp [2]),
	.datad(!\ula|Mux17~3_combout ),
	.datae(!\ula|LessThan0~40_combout ),
	.dataf(!\ula|LessThan0~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux17~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux17~4 .extended_lut = "off";
defparam \ula|Mux17~4 .lut_mask = 64'h01F103F303F303F3;
defparam \ula|Mux17~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N6
cyclonev_lcell_comb \memToRegMux|memToRegOutput[14]~14 (
// Equation(s):
// \memToRegMux|memToRegOutput[14]~14_combout  = ( \ula|Mux17~4_combout  & ( (!\control|Decoder1~1_combout  & ((\ula|Mux17~2_combout ) # (\control|aluOp [3]))) ) ) # ( !\ula|Mux17~4_combout  & ( (!\control|aluOp [3] & (!\control|Decoder1~1_combout  & 
// \ula|Mux17~2_combout )) ) )

	.dataa(!\control|aluOp [3]),
	.datab(!\control|Decoder1~1_combout ),
	.datac(gnd),
	.datad(!\ula|Mux17~2_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux17~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[14]~14 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[14]~14 .lut_mask = 64'h0088008844CC44CC;
defparam \memToRegMux|memToRegOutput[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N21
cyclonev_lcell_comb \ulaIn1|Mux13~0 (
// Equation(s):
// \ulaIn1|Mux13~0_combout  = ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a13  & ( ((!\control|in1Mux [0] & !\control|in1Mux [1])) # (\intMem|instruction [13]) ) ) # ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a13  & ( (\intMem|instruction 
// [13] & ((\control|in1Mux [1]) # (\control|in1Mux [0]))) ) )

	.dataa(!\control|in1Mux [0]),
	.datab(gnd),
	.datac(!\control|in1Mux [1]),
	.datad(!\intMem|instruction [13]),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux13~0 .extended_lut = "off";
defparam \ulaIn1|Mux13~0 .lut_mask = 64'h005F005FA0FFA0FF;
defparam \ulaIn1|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N30
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[13] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [13] = ( \ulaIn1|ulaIn1MuxOut [13] & ( (!\ulaIn1|Mux32~0_combout ) # (\ulaIn1|Mux13~0_combout ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [13] & ( (\ulaIn1|Mux13~0_combout  & \ulaIn1|Mux32~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|Mux13~0_combout ),
	.datad(!\ulaIn1|Mux32~0_combout ),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [13]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[13] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[13] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \ulaIn1|ulaIn1MuxOut[13] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N24
cyclonev_lcell_comb \ula|Mux18~3 (
// Equation(s):
// \ula|Mux18~3_combout  = ( \control|aluOp [1] & ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a13  & ( (!\control|aluOp [2] & ((!\control|aluOp [0] & (!\control|in2Mux~combout  $ (\ulaIn1|ulaIn1MuxOut [13]))) # (\control|aluOp [0] & 
// (\control|in2Mux~combout  & !\ulaIn1|ulaIn1MuxOut [13])))) ) ) ) # ( !\control|aluOp [1] & ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a13  & ( (!\control|aluOp [2] & ((!\control|aluOp [0] & (!\control|in2Mux~combout  & \ulaIn1|ulaIn1MuxOut [13])) 
// # (\control|aluOp [0] & ((!\control|in2Mux~combout ) # (\ulaIn1|ulaIn1MuxOut [13]))))) ) ) ) # ( \control|aluOp [1] & ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a13  & ( (!\control|aluOp [2] & (!\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [13]))) 
// ) ) ) # ( !\control|aluOp [1] & ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a13  & ( (!\control|aluOp [2] & (\control|aluOp [0] & \ulaIn1|ulaIn1MuxOut [13])) ) ) )

	.dataa(!\control|aluOp [2]),
	.datab(!\control|aluOp [0]),
	.datac(!\control|in2Mux~combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [13]),
	.datae(!\control|aluOp [1]),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux18~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux18~3 .extended_lut = "off";
defparam \ula|Mux18~3 .lut_mask = 64'h0022228820A28208;
defparam \ula|Mux18~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N36
cyclonev_lcell_comb \ula|ShiftRight1~18 (
// Equation(s):
// \ula|ShiftRight1~18_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [31] & ( (!\ulaIn2|ulaIn2MuxOut[0]~2_combout  & \ula|ShiftRight0~11_combout ) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [31] & ( 
// (\ula|ShiftRight0~11_combout  & ((!\ulaIn2|ulaIn2MuxOut[0]~2_combout  & (\ulaIn1|ulaIn1MuxOut [29])) # (\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [30]))))) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn1|ulaIn1MuxOut [31] & ( 
// (\ula|ShiftRight0~11_combout  & ((!\ulaIn2|ulaIn2MuxOut[0]~2_combout  & (\ulaIn1|ulaIn1MuxOut [29])) # (\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [30]))))) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [29]),
	.datab(!\ulaIn1|ulaIn1MuxOut [30]),
	.datac(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datad(!\ula|ShiftRight0~11_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn1|ulaIn1MuxOut [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~18 .extended_lut = "off";
defparam \ula|ShiftRight1~18 .lut_mask = 64'h00530000005300F0;
defparam \ula|ShiftRight1~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N3
cyclonev_lcell_comb \ula|Mux18~1 (
// Equation(s):
// \ula|Mux18~1_combout  = ( \ula|ShiftRight0~18_combout  & ( \ula|ShiftLeft0~30_combout  & ( (!\ula|Mux28~1_combout  & (\ulaIn1|ulaIn1MuxOut [31] & ((\ula|Mux28~0_combout )))) # (\ula|Mux28~1_combout  & (((\ula|Mux28~0_combout ) # 
// (\ula|ShiftRight0~11_combout )) # (\ulaIn1|ulaIn1MuxOut [31]))) ) ) ) # ( !\ula|ShiftRight0~18_combout  & ( \ula|ShiftLeft0~30_combout  & ( (!\ula|Mux28~1_combout  & (\ulaIn1|ulaIn1MuxOut [31] & ((\ula|Mux28~0_combout )))) # (\ula|Mux28~1_combout  & 
// (((\ulaIn1|ulaIn1MuxOut [31] & !\ula|ShiftRight0~11_combout )) # (\ula|Mux28~0_combout ))) ) ) ) # ( \ula|ShiftRight0~18_combout  & ( !\ula|ShiftLeft0~30_combout  & ( (!\ula|Mux28~1_combout  & (\ulaIn1|ulaIn1MuxOut [31] & ((\ula|Mux28~0_combout )))) # 
// (\ula|Mux28~1_combout  & (!\ula|Mux28~0_combout  & ((\ula|ShiftRight0~11_combout ) # (\ulaIn1|ulaIn1MuxOut [31])))) ) ) ) # ( !\ula|ShiftRight0~18_combout  & ( !\ula|ShiftLeft0~30_combout  & ( (\ulaIn1|ulaIn1MuxOut [31] & ((!\ula|Mux28~1_combout  & 
// ((\ula|Mux28~0_combout ))) # (\ula|Mux28~1_combout  & (!\ula|ShiftRight0~11_combout  & !\ula|Mux28~0_combout )))) ) ) )

	.dataa(!\ula|Mux28~1_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [31]),
	.datac(!\ula|ShiftRight0~11_combout ),
	.datad(!\ula|Mux28~0_combout ),
	.datae(!\ula|ShiftRight0~18_combout ),
	.dataf(!\ula|ShiftLeft0~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux18~1 .extended_lut = "off";
defparam \ula|Mux18~1 .lut_mask = 64'h1022152210771577;
defparam \ula|Mux18~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N18
cyclonev_lcell_comb \ula|ShiftRight0~14 (
// Equation(s):
// \ula|ShiftRight0~14_combout  = ( \ulaIn1|ulaIn1MuxOut [15] & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [14]))) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (\ulaIn1|ulaIn1MuxOut [16])) ) ) ) # ( 
// !\ulaIn1|ulaIn1MuxOut [15] & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [14]))) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (\ulaIn1|ulaIn1MuxOut [16])) ) ) ) # ( \ulaIn1|ulaIn1MuxOut [15] & ( 
// !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (\ulaIn2|ulaIn2MuxOut[1]~1_combout ) # (\ulaIn1|ulaIn1MuxOut [13]) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [15] & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (\ulaIn1|ulaIn1MuxOut [13] & !\ulaIn2|ulaIn2MuxOut[1]~1_combout ) ) 
// ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [16]),
	.datab(!\ulaIn1|ulaIn1MuxOut [13]),
	.datac(!\ulaIn1|ulaIn1MuxOut [14]),
	.datad(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datae(!\ulaIn1|ulaIn1MuxOut [15]),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~14 .extended_lut = "off";
defparam \ula|ShiftRight0~14 .lut_mask = 64'h330033FF0F550F55;
defparam \ula|ShiftRight0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N30
cyclonev_lcell_comb \ula|Mux18~0 (
// Equation(s):
// \ula|Mux18~0_combout  = ( \ula|ShiftRight0~15_combout  & ( \ula|ShiftRight0~14_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # ((\ula|ShiftRight0~16_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// (((\ula|ShiftRight0~17_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout ))) ) ) ) # ( !\ula|ShiftRight0~15_combout  & ( \ula|ShiftRight0~14_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # 
// ((\ula|ShiftRight0~16_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftRight0~17_combout ))) ) ) ) # ( \ula|ShiftRight0~15_combout  & ( !\ula|ShiftRight0~14_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftRight0~16_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((\ula|ShiftRight0~17_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout ))) ) ) ) # ( 
// !\ula|ShiftRight0~15_combout  & ( !\ula|ShiftRight0~14_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftRight0~16_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (!\ulaIn2|ulaIn2MuxOut[3]~4_combout 
//  & (\ula|ShiftRight0~17_combout ))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datac(!\ula|ShiftRight0~17_combout ),
	.datad(!\ula|ShiftRight0~16_combout ),
	.datae(!\ula|ShiftRight0~15_combout ),
	.dataf(!\ula|ShiftRight0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux18~0 .extended_lut = "off";
defparam \ula|Mux18~0 .lut_mask = 64'h042615378CAE9DBF;
defparam \ula|Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N6
cyclonev_lcell_comb \ula|Mux18~2 (
// Equation(s):
// \ula|Mux18~2_combout  = ( \ula|Mux18~1_combout  & ( \ula|Mux18~0_combout  & ( (!\ula|Mux28~2_combout ) # ((!\ula|Mux28~5_combout  & ((\ula|Add0~62_sumout ))) # (\ula|Mux28~5_combout  & (\ula|ShiftRight1~18_combout ))) ) ) ) # ( !\ula|Mux18~1_combout  & ( 
// \ula|Mux18~0_combout  & ( (!\ula|Mux28~5_combout  & (((\ula|Mux28~2_combout  & \ula|Add0~62_sumout )))) # (\ula|Mux28~5_combout  & (((!\ula|Mux28~2_combout )) # (\ula|ShiftRight1~18_combout ))) ) ) ) # ( \ula|Mux18~1_combout  & ( !\ula|Mux18~0_combout  & 
// ( (!\ula|Mux28~5_combout  & (((!\ula|Mux28~2_combout ) # (\ula|Add0~62_sumout )))) # (\ula|Mux28~5_combout  & (\ula|ShiftRight1~18_combout  & (\ula|Mux28~2_combout ))) ) ) ) # ( !\ula|Mux18~1_combout  & ( !\ula|Mux18~0_combout  & ( (\ula|Mux28~2_combout  
// & ((!\ula|Mux28~5_combout  & ((\ula|Add0~62_sumout ))) # (\ula|Mux28~5_combout  & (\ula|ShiftRight1~18_combout )))) ) ) )

	.dataa(!\ula|Mux28~5_combout ),
	.datab(!\ula|ShiftRight1~18_combout ),
	.datac(!\ula|Mux28~2_combout ),
	.datad(!\ula|Add0~62_sumout ),
	.datae(!\ula|Mux18~1_combout ),
	.dataf(!\ula|Mux18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux18~2 .extended_lut = "off";
defparam \ula|Mux18~2 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \ula|Mux18~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N48
cyclonev_lcell_comb \memToRegMux|memToRegOutput[13]~13 (
// Equation(s):
// \memToRegMux|memToRegOutput[13]~13_combout  = ( \ula|Mux18~2_combout  & ( (!\control|Decoder1~1_combout  & (((!\control|aluOp [3]) # (\ula|Mux18~3_combout )) # (\ula|Mux30~4_combout ))) ) ) # ( !\ula|Mux18~2_combout  & ( (\control|aluOp [3] & 
// (!\control|Decoder1~1_combout  & ((\ula|Mux18~3_combout ) # (\ula|Mux30~4_combout )))) ) )

	.dataa(!\ula|Mux30~4_combout ),
	.datab(!\control|aluOp [3]),
	.datac(!\ula|Mux18~3_combout ),
	.datad(!\control|Decoder1~1_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux18~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[13]~13 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[13]~13 .lut_mask = 64'h13001300DF00DF00;
defparam \memToRegMux|memToRegOutput[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N18
cyclonev_lcell_comb \ulaIn1|Mux12~0 (
// Equation(s):
// \ulaIn1|Mux12~0_combout  = ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a12  & ( ((!\control|in1Mux [0] & !\control|in1Mux [1])) # (\intMem|instruction [12]) ) ) # ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a12  & ( (\intMem|instruction 
// [12] & ((\control|in1Mux [1]) # (\control|in1Mux [0]))) ) )

	.dataa(!\control|in1Mux [0]),
	.datab(gnd),
	.datac(!\intMem|instruction [12]),
	.datad(!\control|in1Mux [1]),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux12~0 .extended_lut = "off";
defparam \ulaIn1|Mux12~0 .lut_mask = 64'h050F050FAF0FAF0F;
defparam \ulaIn1|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N51
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[12] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [12] = ( \ulaIn1|Mux12~0_combout  & ( (\ulaIn1|Mux32~0_combout ) # (\ulaIn1|ulaIn1MuxOut [12]) ) ) # ( !\ulaIn1|Mux12~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [12] & !\ulaIn1|Mux32~0_combout ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [12]),
	.datab(gnd),
	.datac(!\ulaIn1|Mux32~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [12]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[12] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[12] .lut_mask = 64'h505050505F5F5F5F;
defparam \ulaIn1|ulaIn1MuxOut[12] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N48
cyclonev_lcell_comb \ula|Mux19~3 (
// Equation(s):
// \ula|Mux19~3_combout  = ( \control|in2Mux~combout  & ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a12  & ( (!\control|aluOp [2] & ((!\control|aluOp [1] & (\control|aluOp [0] & \ulaIn1|ulaIn1MuxOut [12])) # (\control|aluOp [1] & (!\control|aluOp [0] 
// $ (!\ulaIn1|ulaIn1MuxOut [12]))))) ) ) ) # ( !\control|in2Mux~combout  & ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a12  & ( (!\control|aluOp [2] & (!\control|aluOp [1] $ (((!\control|aluOp [0] & !\ulaIn1|ulaIn1MuxOut [12]))))) ) ) ) # ( 
// \control|in2Mux~combout  & ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a12  & ( (!\control|aluOp [2] & ((!\control|aluOp [1] & (\control|aluOp [0] & \ulaIn1|ulaIn1MuxOut [12])) # (\control|aluOp [1] & (!\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut 
// [12]))))) ) ) ) # ( !\control|in2Mux~combout  & ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a12  & ( (!\control|aluOp [2] & ((!\control|aluOp [1] & (\control|aluOp [0] & \ulaIn1|ulaIn1MuxOut [12])) # (\control|aluOp [1] & (!\control|aluOp [0] $ 
// (!\ulaIn1|ulaIn1MuxOut [12]))))) ) ) )

	.dataa(!\control|aluOp [1]),
	.datab(!\control|aluOp [0]),
	.datac(!\control|aluOp [2]),
	.datad(!\ulaIn1|ulaIn1MuxOut [12]),
	.datae(!\control|in2Mux~combout ),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux19~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux19~3 .extended_lut = "off";
defparam \ula|Mux19~3 .lut_mask = 64'h1060106060A01060;
defparam \ula|Mux19~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N0
cyclonev_lcell_comb \ula|Mux19~1 (
// Equation(s):
// \ula|Mux19~1_combout  = ( \ula|ShiftRight0~3_combout  & ( \ula|ShiftLeft0~28_combout  & ( (!\ula|Mux28~1_combout  & (\ulaIn1|ulaIn1MuxOut [31] & (\ula|Mux28~0_combout ))) # (\ula|Mux28~1_combout  & (((\ula|ShiftRight0~11_combout ) # (\ula|Mux28~0_combout 
// )) # (\ulaIn1|ulaIn1MuxOut [31]))) ) ) ) # ( !\ula|ShiftRight0~3_combout  & ( \ula|ShiftLeft0~28_combout  & ( (!\ula|Mux28~1_combout  & (\ulaIn1|ulaIn1MuxOut [31] & (\ula|Mux28~0_combout ))) # (\ula|Mux28~1_combout  & (((\ulaIn1|ulaIn1MuxOut [31] & 
// !\ula|ShiftRight0~11_combout )) # (\ula|Mux28~0_combout ))) ) ) ) # ( \ula|ShiftRight0~3_combout  & ( !\ula|ShiftLeft0~28_combout  & ( (!\ula|Mux28~1_combout  & (\ulaIn1|ulaIn1MuxOut [31] & (\ula|Mux28~0_combout ))) # (\ula|Mux28~1_combout  & 
// (!\ula|Mux28~0_combout  & ((\ula|ShiftRight0~11_combout ) # (\ulaIn1|ulaIn1MuxOut [31])))) ) ) ) # ( !\ula|ShiftRight0~3_combout  & ( !\ula|ShiftLeft0~28_combout  & ( (\ulaIn1|ulaIn1MuxOut [31] & ((!\ula|Mux28~1_combout  & (\ula|Mux28~0_combout )) # 
// (\ula|Mux28~1_combout  & (!\ula|Mux28~0_combout  & !\ula|ShiftRight0~11_combout )))) ) ) )

	.dataa(!\ula|Mux28~1_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [31]),
	.datac(!\ula|Mux28~0_combout ),
	.datad(!\ula|ShiftRight0~11_combout ),
	.datae(!\ula|ShiftRight0~3_combout ),
	.dataf(!\ula|ShiftLeft0~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux19~1 .extended_lut = "off";
defparam \ula|Mux19~1 .lut_mask = 64'h1202125217071757;
defparam \ula|Mux19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N3
cyclonev_lcell_comb \ula|ShiftRight0~9 (
// Equation(s):
// \ula|ShiftRight0~9_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [15] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [13] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [14] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [12] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [14]),
	.datab(!\ulaIn1|ulaIn1MuxOut [12]),
	.datac(!\ulaIn1|ulaIn1MuxOut [15]),
	.datad(!\ulaIn1|ulaIn1MuxOut [13]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~9 .extended_lut = "off";
defparam \ula|ShiftRight0~9 .lut_mask = 64'h3333555500FF0F0F;
defparam \ula|ShiftRight0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N12
cyclonev_lcell_comb \ula|Mux19~0 (
// Equation(s):
// \ula|Mux19~0_combout  = ( \ula|ShiftRight0~9_combout  & ( \ula|ShiftRight0~1_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftRight0~0_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// (\ula|ShiftRight0~4_combout ))) ) ) ) # ( !\ula|ShiftRight0~9_combout  & ( \ula|ShiftRight0~1_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftRight0~0_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  
// & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # ((\ula|ShiftRight0~4_combout )))) ) ) ) # ( \ula|ShiftRight0~9_combout  & ( !\ula|ShiftRight0~1_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # 
// ((\ula|ShiftRight0~0_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftRight0~4_combout ))) ) ) ) # ( !\ula|ShiftRight0~9_combout  & ( !\ula|ShiftRight0~1_combout  & ( (\ulaIn2|ulaIn2MuxOut[3]~4_combout  
// & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftRight0~0_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftRight0~4_combout )))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datac(!\ula|ShiftRight0~4_combout ),
	.datad(!\ula|ShiftRight0~0_combout ),
	.datae(!\ula|ShiftRight0~9_combout ),
	.dataf(!\ula|ShiftRight0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux19~0 .extended_lut = "off";
defparam \ula|Mux19~0 .lut_mask = 64'h012389AB4567CDEF;
defparam \ula|Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N18
cyclonev_lcell_comb \ula|Mux19~2 (
// Equation(s):
// \ula|Mux19~2_combout  = ( \ula|Mux19~1_combout  & ( \ula|Mux19~0_combout  & ( (!\ula|Mux28~2_combout ) # ((!\ula|Mux28~5_combout  & ((\ula|Add0~58_sumout ))) # (\ula|Mux28~5_combout  & (\ula|ShiftRight1~17_combout ))) ) ) ) # ( !\ula|Mux19~1_combout  & ( 
// \ula|Mux19~0_combout  & ( (!\ula|Mux28~2_combout  & (((\ula|Mux28~5_combout )))) # (\ula|Mux28~2_combout  & ((!\ula|Mux28~5_combout  & ((\ula|Add0~58_sumout ))) # (\ula|Mux28~5_combout  & (\ula|ShiftRight1~17_combout )))) ) ) ) # ( \ula|Mux19~1_combout  & 
// ( !\ula|Mux19~0_combout  & ( (!\ula|Mux28~2_combout  & (((!\ula|Mux28~5_combout )))) # (\ula|Mux28~2_combout  & ((!\ula|Mux28~5_combout  & ((\ula|Add0~58_sumout ))) # (\ula|Mux28~5_combout  & (\ula|ShiftRight1~17_combout )))) ) ) ) # ( 
// !\ula|Mux19~1_combout  & ( !\ula|Mux19~0_combout  & ( (\ula|Mux28~2_combout  & ((!\ula|Mux28~5_combout  & ((\ula|Add0~58_sumout ))) # (\ula|Mux28~5_combout  & (\ula|ShiftRight1~17_combout )))) ) ) )

	.dataa(!\ula|Mux28~2_combout ),
	.datab(!\ula|ShiftRight1~17_combout ),
	.datac(!\ula|Add0~58_sumout ),
	.datad(!\ula|Mux28~5_combout ),
	.datae(!\ula|Mux19~1_combout ),
	.dataf(!\ula|Mux19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux19~2 .extended_lut = "off";
defparam \ula|Mux19~2 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \ula|Mux19~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N24
cyclonev_lcell_comb \memToRegMux|memToRegOutput[12]~12 (
// Equation(s):
// \memToRegMux|memToRegOutput[12]~12_combout  = ( \ula|Mux19~2_combout  & ( (!\control|Decoder1~1_combout  & (((!\control|aluOp [3]) # (\ula|Mux19~3_combout )) # (\ula|Mux30~4_combout ))) ) ) # ( !\ula|Mux19~2_combout  & ( (\control|aluOp [3] & 
// (!\control|Decoder1~1_combout  & ((\ula|Mux19~3_combout ) # (\ula|Mux30~4_combout )))) ) )

	.dataa(!\ula|Mux30~4_combout ),
	.datab(!\control|aluOp [3]),
	.datac(!\ula|Mux19~3_combout ),
	.datad(!\control|Decoder1~1_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux19~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[12]~12 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[12]~12 .lut_mask = 64'h13001300DF00DF00;
defparam \memToRegMux|memToRegOutput[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N6
cyclonev_lcell_comb \ulaIn1|Mux31~0 (
// Equation(s):
// \ulaIn1|Mux31~0_combout  = ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a31  & ( (!\control|in1Mux [1] & ((!\control|in1Mux [0]) # (\intMem|instruction[15]~DUPLICATE_q ))) ) ) # ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a31  & ( 
// (\intMem|instruction[15]~DUPLICATE_q  & (!\control|in1Mux [1] & \control|in1Mux [0])) ) )

	.dataa(!\intMem|instruction[15]~DUPLICATE_q ),
	.datab(!\control|in1Mux [1]),
	.datac(!\control|in1Mux [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a31 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux31~0 .extended_lut = "off";
defparam \ulaIn1|Mux31~0 .lut_mask = 64'h04040404C4C4C4C4;
defparam \ulaIn1|Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N15
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[31] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [31] = ( \ulaIn1|Mux31~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [31]) # (\ulaIn1|Mux32~0_combout ) ) ) # ( !\ulaIn1|Mux31~0_combout  & ( (!\ulaIn1|Mux32~0_combout  & \ulaIn1|ulaIn1MuxOut [31]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|Mux32~0_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [31]),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [31]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[31] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[31] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \ulaIn1|ulaIn1MuxOut[31] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N54
cyclonev_lcell_comb \ula|LessThan0~41 (
// Equation(s):
// \ula|LessThan0~41_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a31  & ( (!\ulaIn1|ulaIn1MuxOut [31] & !\control|in2Mux~combout ) ) )

	.dataa(gnd),
	.datab(!\ulaIn1|ulaIn1MuxOut [31]),
	.datac(gnd),
	.datad(!\control|in2Mux~combout ),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a31 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~41 .extended_lut = "off";
defparam \ula|LessThan0~41 .lut_mask = 64'h00000000CC00CC00;
defparam \ula|LessThan0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N45
cyclonev_lcell_comb \ula|Mux31~6 (
// Equation(s):
// \ula|Mux31~6_combout  = ( \ula|LessThan0~39_combout  & ( \ula|Mux31~4_combout  ) ) # ( !\ula|LessThan0~39_combout  & ( (\ula|Mux31~4_combout  & ((\ula|LessThan0~40_combout ) # (\ula|LessThan0~41_combout ))) ) )

	.dataa(gnd),
	.datab(!\ula|Mux31~4_combout ),
	.datac(!\ula|LessThan0~41_combout ),
	.datad(!\ula|LessThan0~40_combout ),
	.datae(gnd),
	.dataf(!\ula|LessThan0~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux31~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux31~6 .extended_lut = "off";
defparam \ula|Mux31~6 .lut_mask = 64'h0333033333333333;
defparam \ula|Mux31~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y8_N12
cyclonev_lcell_comb \ula|Mux31~5 (
// Equation(s):
// \ula|Mux31~5_combout  = ( \control|aluOp [0] & ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a11  & ( !\control|aluOp [1] $ (((\control|in2Mux~combout  & !\ulaIn1|ulaIn1MuxOut [11]))) ) ) ) # ( !\control|aluOp [0] & ( 
// \regmem|regMemory_rtl_1|auto_generated|ram_block1a11  & ( (!\control|in2Mux~combout  & (!\ulaIn1|ulaIn1MuxOut [11] $ (!\control|aluOp [1]))) # (\control|in2Mux~combout  & (\ulaIn1|ulaIn1MuxOut [11] & \control|aluOp [1])) ) ) ) # ( \control|aluOp [0] & ( 
// !\regmem|regMemory_rtl_1|auto_generated|ram_block1a11  & ( !\ulaIn1|ulaIn1MuxOut [11] $ (!\control|aluOp [1]) ) ) ) # ( !\control|aluOp [0] & ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a11  & ( (\ulaIn1|ulaIn1MuxOut [11] & \control|aluOp [1]) ) ) 
// )

	.dataa(!\control|in2Mux~combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [11]),
	.datac(!\control|aluOp [1]),
	.datad(gnd),
	.datae(!\control|aluOp [0]),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux31~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux31~5 .extended_lut = "off";
defparam \ula|Mux31~5 .lut_mask = 64'h03033C3C2929B4B4;
defparam \ula|Mux31~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N6
cyclonev_lcell_comb \ula|ShiftRight0~29 (
// Equation(s):
// \ula|ShiftRight0~29_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [13] & ( (!\ulaIn2|ulaIn2MuxOut[0]~2_combout ) # (\ulaIn1|ulaIn1MuxOut [14]) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [13] & ( 
// (!\ulaIn2|ulaIn2MuxOut[0]~2_combout  & (\ulaIn1|ulaIn1MuxOut [11])) # (\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [12]))) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn1|ulaIn1MuxOut [13] & ( (\ulaIn1|ulaIn1MuxOut [14] & 
// \ulaIn2|ulaIn2MuxOut[0]~2_combout ) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn1|ulaIn1MuxOut [13] & ( (!\ulaIn2|ulaIn2MuxOut[0]~2_combout  & (\ulaIn1|ulaIn1MuxOut [11])) # (\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [12]))) 
// ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [14]),
	.datab(!\ulaIn1|ulaIn1MuxOut [11]),
	.datac(!\ulaIn1|ulaIn1MuxOut [12]),
	.datad(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn1|ulaIn1MuxOut [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~29 .extended_lut = "off";
defparam \ula|ShiftRight0~29 .lut_mask = 64'h330F0055330FFF55;
defparam \ula|ShiftRight0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N3
cyclonev_lcell_comb \ula|ShiftRight1~16 (
// Equation(s):
// \ula|ShiftRight1~16_combout  = ( \ula|ShiftRight0~29_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # (\ula|ShiftRight0~30_combout )))) ) ) # ( !\ula|ShiftRight0~29_combout 
//  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftRight0~30_combout  & !\ulaIn2|ulaIn2MuxOut[4]~0_combout ))) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datac(!\ula|ShiftRight0~30_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight0~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~16 .extended_lut = "off";
defparam \ula|ShiftRight1~16 .lut_mask = 64'h020002008A008A00;
defparam \ula|ShiftRight1~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N0
cyclonev_lcell_comb \ula|ShiftRight1~15 (
// Equation(s):
// \ula|ShiftRight1~15_combout  = ( \ula|ShiftRight0~33_combout  & ( (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # (\ula|ShiftRight0~32_combout )))) ) ) # ( !\ula|ShiftRight0~33_combout  
// & ( (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftRight0~32_combout  & !\ulaIn2|ulaIn2MuxOut[4]~0_combout ))) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datac(!\ula|ShiftRight0~32_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight0~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~15 .extended_lut = "off";
defparam \ula|ShiftRight1~15 .lut_mask = 64'h0100010045004500;
defparam \ula|ShiftRight1~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N30
cyclonev_lcell_comb \ula|ShiftRight1~14 (
// Equation(s):
// \ula|ShiftRight1~14_combout  = ( \ula|ShiftRight0~31_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # (\ula|ShiftRight1~4_combout )))) ) ) # ( !\ula|ShiftRight0~31_combout  
// & ( (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftRight1~4_combout  & \ulaIn2|ulaIn2MuxOut[4]~0_combout ))) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datac(!\ula|ShiftRight1~4_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight0~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~14 .extended_lut = "off";
defparam \ula|ShiftRight1~14 .lut_mask = 64'h00040004008C008C;
defparam \ula|ShiftRight1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N36
cyclonev_lcell_comb \ula|Add0~56 (
// Equation(s):
// \ula|Add0~56_combout  = ( \ula|ShiftRight1~14_combout  & ( \ula|ShiftLeft0~6_combout  & ( (\control|aluOp [1] & \ula|Add0~53_sumout ) ) ) ) # ( !\ula|ShiftRight1~14_combout  & ( \ula|ShiftLeft0~6_combout  & ( (\control|aluOp [1] & \ula|Add0~53_sumout ) ) 
// ) ) # ( \ula|ShiftRight1~14_combout  & ( !\ula|ShiftLeft0~6_combout  & ( (!\control|aluOp [1]) # (\ula|Add0~53_sumout ) ) ) ) # ( !\ula|ShiftRight1~14_combout  & ( !\ula|ShiftLeft0~6_combout  & ( (!\control|aluOp [1] & (((\ula|ShiftRight1~15_combout )) # 
// (\ula|ShiftRight1~16_combout ))) # (\control|aluOp [1] & (((\ula|Add0~53_sumout )))) ) ) )

	.dataa(!\control|aluOp [1]),
	.datab(!\ula|ShiftRight1~16_combout ),
	.datac(!\ula|Add0~53_sumout ),
	.datad(!\ula|ShiftRight1~15_combout ),
	.datae(!\ula|ShiftRight1~14_combout ),
	.dataf(!\ula|ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~56 .extended_lut = "off";
defparam \ula|Add0~56 .lut_mask = 64'h27AFAFAF05050505;
defparam \ula|Add0~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N42
cyclonev_lcell_comb \ula|Add0~49 (
// Equation(s):
// \ula|Add0~49_combout  = ( \ula|ShiftRight0~30_combout  & ( \ula|ShiftRight0~32_combout  & ( ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftRight0~29_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftRight0~33_combout ))) # 
// (\ulaIn2|ulaIn2MuxOut[2]~3_combout ) ) ) ) # ( !\ula|ShiftRight0~30_combout  & ( \ula|ShiftRight0~32_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftRight0~29_combout ))) # 
// (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftRight0~33_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ulaIn2|ulaIn2MuxOut[3]~4_combout )) ) ) ) # ( \ula|ShiftRight0~30_combout  & ( !\ula|ShiftRight0~32_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftRight0~29_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftRight0~33_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// (!\ulaIn2|ulaIn2MuxOut[3]~4_combout )) ) ) ) # ( !\ula|ShiftRight0~30_combout  & ( !\ula|ShiftRight0~32_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftRight0~29_combout ))) # 
// (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftRight0~33_combout )))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datac(!\ula|ShiftRight0~33_combout ),
	.datad(!\ula|ShiftRight0~29_combout ),
	.datae(!\ula|ShiftRight0~30_combout ),
	.dataf(!\ula|ShiftRight0~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~49 .extended_lut = "off";
defparam \ula|Add0~49 .lut_mask = 64'h028A46CE139B57DF;
defparam \ula|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N36
cyclonev_lcell_comb \ula|Add0~50 (
// Equation(s):
// \ula|Add0~50_combout  = ( \ula|Add0~49_combout  & ( \ula|ShiftRight0~31_combout  & ( ((!\ula|ShiftLeft0~6_combout  & ((!\ulaIn2|ulaIn2MuxOut[4]~0_combout ) # (\ula|ShiftRight0~11_combout )))) # (\ulaIn1|ulaIn1MuxOut [31]) ) ) ) # ( !\ula|Add0~49_combout  
// & ( \ula|ShiftRight0~31_combout  & ( (!\ula|ShiftLeft0~6_combout  & (\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ((\ula|ShiftRight0~11_combout ) # (\ulaIn1|ulaIn1MuxOut [31])))) # (\ula|ShiftLeft0~6_combout  & (\ulaIn1|ulaIn1MuxOut [31])) ) ) ) # ( 
// \ula|Add0~49_combout  & ( !\ula|ShiftRight0~31_combout  & ( (!\ula|ShiftLeft0~6_combout  & ((!\ulaIn2|ulaIn2MuxOut[4]~0_combout ) # ((\ulaIn1|ulaIn1MuxOut [31] & !\ula|ShiftRight0~11_combout )))) # (\ula|ShiftLeft0~6_combout  & (\ulaIn1|ulaIn1MuxOut 
// [31])) ) ) ) # ( !\ula|Add0~49_combout  & ( !\ula|ShiftRight0~31_combout  & ( (\ulaIn1|ulaIn1MuxOut [31] & (((\ulaIn2|ulaIn2MuxOut[4]~0_combout  & !\ula|ShiftRight0~11_combout )) # (\ula|ShiftLeft0~6_combout ))) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [31]),
	.datab(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datac(!\ula|ShiftRight0~11_combout ),
	.datad(!\ula|ShiftLeft0~6_combout ),
	.datae(!\ula|Add0~49_combout ),
	.dataf(!\ula|ShiftRight0~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~50 .extended_lut = "off";
defparam \ula|Add0~50 .lut_mask = 64'h1055DC551355DF55;
defparam \ula|Add0~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N3
cyclonev_lcell_comb \ula|Add0~48 (
// Equation(s):
// \ula|Add0~48_combout  = ( \ula|ShiftRight1~14_combout  & ( (\ula|Add0~47_combout  & !\ula|ShiftLeft0~6_combout ) ) ) # ( !\ula|ShiftRight1~14_combout  & ( (\ula|Add0~47_combout  & (!\ula|ShiftLeft0~6_combout  & ((\ula|ShiftRight1~16_combout ) # 
// (\ula|ShiftRight1~15_combout )))) ) )

	.dataa(!\ula|Add0~47_combout ),
	.datab(!\ula|ShiftLeft0~6_combout ),
	.datac(!\ula|ShiftRight1~15_combout ),
	.datad(!\ula|ShiftRight1~16_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight1~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~48 .extended_lut = "off";
defparam \ula|Add0~48 .lut_mask = 64'h0444044444444444;
defparam \ula|Add0~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N48
cyclonev_lcell_comb \ula|Add0~51 (
// Equation(s):
// \ula|Add0~51_combout  = ( !\ula|Add0~48_combout  & ( \ula|Mux14~0_combout  & ( (!\control|aluOp [0] & ((!\control|aluOp [1] & ((!\ula|ShiftLeft0~26_combout ))) # (\control|aluOp [1] & (!\ula|Add0~50_combout )))) # (\control|aluOp [0] & (((!\control|aluOp 
// [1]) # (!\ula|ShiftLeft0~26_combout )))) ) ) ) # ( !\ula|Add0~48_combout  & ( !\ula|Mux14~0_combout  & ( ((!\ula|Add0~50_combout ) # (!\control|aluOp [1])) # (\control|aluOp [0]) ) ) )

	.dataa(!\control|aluOp [0]),
	.datab(!\ula|Add0~50_combout ),
	.datac(!\control|aluOp [1]),
	.datad(!\ula|ShiftLeft0~26_combout ),
	.datae(!\ula|Add0~48_combout ),
	.dataf(!\ula|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~51 .extended_lut = "off";
defparam \ula|Add0~51 .lut_mask = 64'hFDFD0000FD580000;
defparam \ula|Add0~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N6
cyclonev_lcell_comb \ula|Mux20~0 (
// Equation(s):
// \ula|Mux20~0_combout  = ( \ula|Add0~56_combout  & ( \ula|Add0~51_combout  & ( (!\control|aluOp [3] & (\control|aluOp [2])) # (\control|aluOp [3] & ((!\control|aluOp [2] & ((\ula|Mux31~5_combout ))) # (\control|aluOp [2] & (\ula|Mux31~6_combout )))) ) ) ) 
// # ( !\ula|Add0~56_combout  & ( \ula|Add0~51_combout  & ( (\control|aluOp [3] & ((!\control|aluOp [2] & ((\ula|Mux31~5_combout ))) # (\control|aluOp [2] & (\ula|Mux31~6_combout )))) ) ) ) # ( \ula|Add0~56_combout  & ( !\ula|Add0~51_combout  & ( 
// (!\control|aluOp [3]) # ((!\control|aluOp [2] & ((\ula|Mux31~5_combout ))) # (\control|aluOp [2] & (\ula|Mux31~6_combout ))) ) ) ) # ( !\ula|Add0~56_combout  & ( !\ula|Add0~51_combout  & ( (!\control|aluOp [3] & (!\control|aluOp [2])) # (\control|aluOp 
// [3] & ((!\control|aluOp [2] & ((\ula|Mux31~5_combout ))) # (\control|aluOp [2] & (\ula|Mux31~6_combout )))) ) ) )

	.dataa(!\control|aluOp [3]),
	.datab(!\control|aluOp [2]),
	.datac(!\ula|Mux31~6_combout ),
	.datad(!\ula|Mux31~5_combout ),
	.datae(!\ula|Add0~56_combout ),
	.dataf(!\ula|Add0~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux20~0 .extended_lut = "off";
defparam \ula|Mux20~0 .lut_mask = 64'h89CDABEF01452367;
defparam \ula|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N42
cyclonev_lcell_comb \memToRegMux|memToRegOutput[11]~11 (
// Equation(s):
// \memToRegMux|memToRegOutput[11]~11_combout  = ( \ula|Mux20~0_combout  & ( (!\intMem|instruction [26]) # (((!\control|Decoder1~0_combout ) # (\intMem|instruction [28])) # (\intMem|instruction [29])) ) )

	.dataa(!\intMem|instruction [26]),
	.datab(!\intMem|instruction [29]),
	.datac(!\control|Decoder1~0_combout ),
	.datad(!\intMem|instruction [28]),
	.datae(gnd),
	.dataf(!\ula|Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[11]~11 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[11]~11 .lut_mask = 64'h00000000FBFFFBFF;
defparam \memToRegMux|memToRegOutput[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N21
cyclonev_lcell_comb \ulaIn1|Mux10~0 (
// Equation(s):
// \ulaIn1|Mux10~0_combout  = ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a10  & ( ((!\control|in1Mux [1] & !\control|in1Mux [0])) # (\intMem|instruction[10]~DUPLICATE_q ) ) ) # ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a10  & ( 
// (\intMem|instruction[10]~DUPLICATE_q  & ((\control|in1Mux [0]) # (\control|in1Mux [1]))) ) )

	.dataa(!\control|in1Mux [1]),
	.datab(!\control|in1Mux [0]),
	.datac(!\intMem|instruction[10]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux10~0 .extended_lut = "off";
defparam \ulaIn1|Mux10~0 .lut_mask = 64'h070707078F8F8F8F;
defparam \ulaIn1|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N57
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[10] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [10] = ( \ulaIn1|Mux10~0_combout  & ( (\ulaIn1|Mux32~0_combout ) # (\ulaIn1|ulaIn1MuxOut [10]) ) ) # ( !\ulaIn1|Mux10~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [10] & !\ulaIn1|Mux32~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|ulaIn1MuxOut [10]),
	.datad(!\ulaIn1|Mux32~0_combout ),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[10] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[10] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \ulaIn1|ulaIn1MuxOut[10] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y8_N18
cyclonev_lcell_comb \ula|Mux21~4 (
// Equation(s):
// \ula|Mux21~4_combout  = ( \control|in2Mux~combout  & ( \control|aluOp [1] & ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [10]) ) ) ) # ( !\control|in2Mux~combout  & ( \control|aluOp [1] & ( (!\control|aluOp [0] & (!\ulaIn1|ulaIn1MuxOut [10] $ 
// (!\regmem|regMemory_rtl_1|auto_generated|ram_block1a10 ))) # (\control|aluOp [0] & (!\ulaIn1|ulaIn1MuxOut [10] & !\regmem|regMemory_rtl_1|auto_generated|ram_block1a10 )) ) ) ) # ( \control|in2Mux~combout  & ( !\control|aluOp [1] & ( (\control|aluOp [0] & 
// \ulaIn1|ulaIn1MuxOut [10]) ) ) ) # ( !\control|in2Mux~combout  & ( !\control|aluOp [1] & ( (!\control|aluOp [0] & (\ulaIn1|ulaIn1MuxOut [10] & \regmem|regMemory_rtl_1|auto_generated|ram_block1a10 )) # (\control|aluOp [0] & 
// ((\regmem|regMemory_rtl_1|auto_generated|ram_block1a10 ) # (\ulaIn1|ulaIn1MuxOut [10]))) ) ) )

	.dataa(gnd),
	.datab(!\control|aluOp [0]),
	.datac(!\ulaIn1|ulaIn1MuxOut [10]),
	.datad(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a10 ),
	.datae(!\control|in2Mux~combout ),
	.dataf(!\control|aluOp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux21~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux21~4 .extended_lut = "off";
defparam \ula|Mux21~4 .lut_mask = 64'h033F03033CC03C3C;
defparam \ula|Mux21~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N30
cyclonev_lcell_comb \ula|Mux22~11 (
// Equation(s):
// \ula|Mux22~11_combout  = ( !\ula|ShiftLeft0~6_combout  & ( (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & \ula|Mux28~4_combout )) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datac(gnd),
	.datad(!\ula|Mux28~4_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux22~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux22~11 .extended_lut = "off";
defparam \ula|Mux22~11 .lut_mask = 64'h0088008800000000;
defparam \ula|Mux22~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N24
cyclonev_lcell_comb \ula|ShiftRight0~21 (
// Equation(s):
// \ula|ShiftRight0~21_combout  = ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [13] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [12] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [11] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [10] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [12]),
	.datab(!\ulaIn1|ulaIn1MuxOut [13]),
	.datac(!\ulaIn1|ulaIn1MuxOut [10]),
	.datad(!\ulaIn1|ulaIn1MuxOut [11]),
	.datae(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~21 .extended_lut = "off";
defparam \ula|ShiftRight0~21 .lut_mask = 64'h0F0F00FF55553333;
defparam \ula|ShiftRight0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N42
cyclonev_lcell_comb \ula|ShiftRight1~13 (
// Equation(s):
// \ula|ShiftRight1~13_combout  = ( \ula|ShiftRight0~25_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # (\ula|ShiftRight0~24_combout ) ) ) # ( !\ula|ShiftRight0~25_combout  & ( (\ula|ShiftRight0~24_combout  & \ulaIn2|ulaIn2MuxOut[2]~3_combout ) ) )

	.dataa(gnd),
	.datab(!\ula|ShiftRight0~24_combout ),
	.datac(gnd),
	.datad(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight0~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~13 .extended_lut = "off";
defparam \ula|ShiftRight1~13 .lut_mask = 64'h00330033FF33FF33;
defparam \ula|ShiftRight1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N27
cyclonev_lcell_comb \ula|Mux22~9 (
// Equation(s):
// \ula|Mux22~9_combout  = ( \control|aluOp [2] & ( (!\ula|ShiftLeft0~6_combout  & !\control|aluOp [1]) ) ) # ( !\control|aluOp [2] & ( (!\ula|ShiftLeft0~6_combout  & (!\control|aluOp [0] $ (!\control|aluOp [1]))) ) )

	.dataa(gnd),
	.datab(!\ula|ShiftLeft0~6_combout ),
	.datac(!\control|aluOp [0]),
	.datad(!\control|aluOp [1]),
	.datae(gnd),
	.dataf(!\control|aluOp [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux22~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux22~9 .extended_lut = "off";
defparam \ula|Mux22~9 .lut_mask = 64'h0CC00CC0CC00CC00;
defparam \ula|Mux22~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N36
cyclonev_lcell_comb \ula|Mux22~10 (
// Equation(s):
// \ula|Mux22~10_combout  = ( \ula|Mux22~9_combout  & ( \ulaIn2|ulaIn2MuxOut[3]~4_combout  & ( !\ulaIn2|ulaIn2MuxOut[4]~0_combout  ) ) ) # ( \ula|Mux22~9_combout  & ( !\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ( (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & 
// (((!\ula|Mux28~4_combout ) # (\ula|ShiftLeft0~6_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout ))) ) ) ) # ( !\ula|Mux22~9_combout  & ( !\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ( (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// (\ula|Mux28~4_combout  & !\ula|ShiftLeft0~6_combout ))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datac(!\ula|Mux28~4_combout ),
	.datad(!\ula|ShiftLeft0~6_combout ),
	.datae(!\ula|Mux22~9_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux22~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux22~10 .extended_lut = "off";
defparam \ula|Mux22~10 .lut_mask = 64'h0200A2AA0000AAAA;
defparam \ula|Mux22~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N42
cyclonev_lcell_comb \ula|Mux22~0 (
// Equation(s):
// \ula|Mux22~0_combout  = ( !\ula|ShiftLeft0~6_combout  & ( \control|aluOp [0] & ( (\control|aluOp [1] & ((!\ulaIn2|ulaIn2MuxOut[4]~0_combout ) # (\control|aluOp [2]))) ) ) ) # ( !\ula|ShiftLeft0~6_combout  & ( !\control|aluOp [0] & ( (!\control|aluOp [1] & 
// (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & (!\control|aluOp [2]))) # (\control|aluOp [1] & (((!\ulaIn2|ulaIn2MuxOut[3]~4_combout )))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datab(!\control|aluOp [2]),
	.datac(!\control|aluOp [1]),
	.datad(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datae(!\ula|ShiftLeft0~6_combout ),
	.dataf(!\control|aluOp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux22~0 .extended_lut = "off";
defparam \ula|Mux22~0 .lut_mask = 64'h8F8000000B0B0000;
defparam \ula|Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N18
cyclonev_lcell_comb \ula|Mux22~1 (
// Equation(s):
// \ula|Mux22~1_combout  = ( !\ula|ShiftLeft0~6_combout  & ( (!\control|aluOp [0] & (\control|aluOp [1] & (!\control|aluOp [2] & !\ulaIn2|ulaIn2MuxOut[3]~4_combout ))) ) )

	.dataa(!\control|aluOp [0]),
	.datab(!\control|aluOp [1]),
	.datac(!\control|aluOp [2]),
	.datad(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux22~1 .extended_lut = "off";
defparam \ula|Mux22~1 .lut_mask = 64'h2000200000000000;
defparam \ula|Mux22~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N51
cyclonev_lcell_comb \ula|Mux21~0 (
// Equation(s):
// \ula|Mux21~0_combout  = ( \ulaIn2|ulaIn2MuxOut[2]~3_combout  & ( (\ula|ShiftRight0~26_combout  & \ula|Mux22~1_combout ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ( (\ula|ShiftRight0~23_combout  & \ula|Mux22~1_combout ) ) )

	.dataa(gnd),
	.datab(!\ula|ShiftRight0~26_combout ),
	.datac(!\ula|ShiftRight0~23_combout ),
	.datad(!\ula|Mux22~1_combout ),
	.datae(gnd),
	.dataf(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux21~0 .extended_lut = "off";
defparam \ula|Mux21~0 .lut_mask = 64'h000F000F00330033;
defparam \ula|Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N24
cyclonev_lcell_comb \ula|Mux22~5 (
// Equation(s):
// \ula|Mux22~5_combout  = ( \ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( (!\ula|Mux22~4_combout  & ((!\ula|Mux28~3_combout ) # ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # (\ula|ShiftLeft0~6_combout )))) ) ) # ( !\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( 
// !\ula|Mux22~4_combout  ) )

	.dataa(!\ula|Mux28~3_combout ),
	.datab(!\ula|ShiftLeft0~6_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datad(!\ula|Mux22~4_combout ),
	.datae(gnd),
	.dataf(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux22~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux22~5 .extended_lut = "off";
defparam \ula|Mux22~5 .lut_mask = 64'hFF00FF00FB00FB00;
defparam \ula|Mux22~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N6
cyclonev_lcell_comb \ula|Mux22~6 (
// Equation(s):
// \ula|Mux22~6_combout  = ( \ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( \ula|ShiftLeft0~6_combout  & ( (\control|aluOp [2] & \control|aluOp [1]) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( \ula|ShiftLeft0~6_combout  & ( (\control|aluOp [2] & \control|aluOp 
// [1]) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( !\ula|ShiftLeft0~6_combout  & ( (!\control|aluOp [1] & (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\control|aluOp [0]) # (\control|aluOp [2])))) # (\control|aluOp [1] & (\control|aluOp [2])) ) ) ) # ( 
// !\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( !\ula|ShiftLeft0~6_combout  & ( ((\control|aluOp [0] & !\control|aluOp [1])) # (\control|aluOp [2]) ) ) )

	.dataa(!\control|aluOp [2]),
	.datab(!\control|aluOp [0]),
	.datac(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datad(!\control|aluOp [1]),
	.datae(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.dataf(!\ula|ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux22~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux22~6 .extended_lut = "off";
defparam \ula|Mux22~6 .lut_mask = 64'h7755705500550055;
defparam \ula|Mux22~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N0
cyclonev_lcell_comb \ula|Mux21~1 (
// Equation(s):
// \ula|Mux21~1_combout  = ( \ulaIn2|ulaIn2MuxOut[2]~3_combout  & ( \ula|Mux22~6_combout  & ( (!\ula|Mux22~5_combout  & (\ula|Add0~44_sumout )) # (\ula|Mux22~5_combout  & ((\ula|ShiftRight1~2_combout ))) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ( 
// \ula|Mux22~6_combout  & ( (!\ula|Mux22~5_combout  & (\ula|Add0~44_sumout )) # (\ula|Mux22~5_combout  & ((\ula|ShiftRight0~23_combout ))) ) ) )

	.dataa(!\ula|Add0~44_sumout ),
	.datab(!\ula|ShiftRight1~2_combout ),
	.datac(!\ula|Mux22~5_combout ),
	.datad(!\ula|ShiftRight0~23_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.dataf(!\ula|Mux22~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux21~1 .extended_lut = "off";
defparam \ula|Mux21~1 .lut_mask = 64'h00000000505F5353;
defparam \ula|Mux21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N48
cyclonev_lcell_comb \ula|Mux22~3 (
// Equation(s):
// \ula|Mux22~3_combout  = ( !\control|aluOp [2] & ( \ula|ShiftLeft0~6_combout  & ( (!\control|aluOp [0] & \control|aluOp [1]) ) ) ) # ( !\control|aluOp [2] & ( !\ula|ShiftLeft0~6_combout  & ( (!\control|aluOp [0] & ((!\control|aluOp [1] & 
// ((!\ulaIn2|ulaIn2MuxOut[4]~0_combout ))) # (\control|aluOp [1] & (\ulaIn2|ulaIn2MuxOut[3]~4_combout )))) # (\control|aluOp [0] & (\control|aluOp [1] & ((!\ulaIn2|ulaIn2MuxOut[4]~0_combout )))) ) ) )

	.dataa(!\control|aluOp [0]),
	.datab(!\control|aluOp [1]),
	.datac(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datae(!\control|aluOp [2]),
	.dataf(!\ula|ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux22~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux22~3 .extended_lut = "off";
defparam \ula|Mux22~3 .lut_mask = 64'h9B02000022220000;
defparam \ula|Mux22~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N18
cyclonev_lcell_comb \ula|Mux21~2 (
// Equation(s):
// \ula|Mux21~2_combout  = ( !\ula|Mux21~1_combout  & ( \ula|Mux22~3_combout  & ( (!\ula|Mux21~0_combout  & ((!\ula|Mux22~0_combout  & (!\ulaIn1|ulaIn1MuxOut [31])) # (\ula|Mux22~0_combout  & ((!\ula|ShiftLeft0~24_combout ))))) ) ) ) # ( 
// !\ula|Mux21~1_combout  & ( !\ula|Mux22~3_combout  & ( !\ula|Mux21~0_combout  ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [31]),
	.datab(!\ula|Mux22~0_combout ),
	.datac(!\ula|ShiftLeft0~24_combout ),
	.datad(!\ula|Mux21~0_combout ),
	.datae(!\ula|Mux21~1_combout ),
	.dataf(!\ula|Mux22~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux21~2 .extended_lut = "off";
defparam \ula|Mux21~2 .lut_mask = 64'hFF000000B8000000;
defparam \ula|Mux21~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N48
cyclonev_lcell_comb \ula|Mux21~3 (
// Equation(s):
// \ula|Mux21~3_combout  = ( \ula|Mux22~10_combout  & ( \ula|Mux21~2_combout  & ( (!\ula|Mux22~11_combout  & (\ula|ShiftRight1~13_combout )) # (\ula|Mux22~11_combout  & ((\ula|ShiftRight0~22_combout ))) ) ) ) # ( !\ula|Mux22~10_combout  & ( 
// \ula|Mux21~2_combout  & ( (\ula|Mux22~11_combout  & \ula|ShiftRight0~21_combout ) ) ) ) # ( \ula|Mux22~10_combout  & ( !\ula|Mux21~2_combout  & ( (!\ula|Mux22~11_combout  & (\ula|ShiftRight1~13_combout )) # (\ula|Mux22~11_combout  & 
// ((\ula|ShiftRight0~22_combout ))) ) ) ) # ( !\ula|Mux22~10_combout  & ( !\ula|Mux21~2_combout  & ( (!\ula|Mux22~11_combout ) # (\ula|ShiftRight0~21_combout ) ) ) )

	.dataa(!\ula|Mux22~11_combout ),
	.datab(!\ula|ShiftRight0~21_combout ),
	.datac(!\ula|ShiftRight1~13_combout ),
	.datad(!\ula|ShiftRight0~22_combout ),
	.datae(!\ula|Mux22~10_combout ),
	.dataf(!\ula|Mux21~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux21~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux21~3 .extended_lut = "off";
defparam \ula|Mux21~3 .lut_mask = 64'hBBBB0A5F11110A5F;
defparam \ula|Mux21~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N45
cyclonev_lcell_comb \memToRegMux|memToRegOutput[10]~10 (
// Equation(s):
// \memToRegMux|memToRegOutput[10]~10_combout  = ( \ula|Mux21~4_combout  & ( \ula|Mux21~3_combout  & ( (!\control|Decoder1~1_combout  & ((!\control|aluOp [3]) # ((!\control|aluOp [2]) # (\ula|Mux30~4_combout )))) ) ) ) # ( !\ula|Mux21~4_combout  & ( 
// \ula|Mux21~3_combout  & ( (!\control|Decoder1~1_combout  & ((!\control|aluOp [3]) # (\ula|Mux30~4_combout ))) ) ) ) # ( \ula|Mux21~4_combout  & ( !\ula|Mux21~3_combout  & ( (!\control|Decoder1~1_combout  & (\control|aluOp [3] & ((!\control|aluOp [2]) # 
// (\ula|Mux30~4_combout )))) ) ) ) # ( !\ula|Mux21~4_combout  & ( !\ula|Mux21~3_combout  & ( (!\control|Decoder1~1_combout  & (\control|aluOp [3] & \ula|Mux30~4_combout )) ) ) )

	.dataa(!\control|Decoder1~1_combout ),
	.datab(!\control|aluOp [3]),
	.datac(!\control|aluOp [2]),
	.datad(!\ula|Mux30~4_combout ),
	.datae(!\ula|Mux21~4_combout ),
	.dataf(!\ula|Mux21~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[10]~10 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[10]~10 .lut_mask = 64'h0022202288AAA8AA;
defparam \memToRegMux|memToRegOutput[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N15
cyclonev_lcell_comb \ulaIn1|Mux9~0 (
// Equation(s):
// \ulaIn1|Mux9~0_combout  = ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a9  & ( ((!\control|in1Mux [1] & !\control|in1Mux [0])) # (\intMem|instruction[8]~DUPLICATE_q ) ) ) # ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a9  & ( 
// (\intMem|instruction[8]~DUPLICATE_q  & ((\control|in1Mux [0]) # (\control|in1Mux [1]))) ) )

	.dataa(!\control|in1Mux [1]),
	.datab(gnd),
	.datac(!\intMem|instruction[8]~DUPLICATE_q ),
	.datad(!\control|in1Mux [0]),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux9~0 .extended_lut = "off";
defparam \ulaIn1|Mux9~0 .lut_mask = 64'h050F050FAF0FAF0F;
defparam \ulaIn1|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N12
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[9] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [9] = ( \ulaIn1|Mux32~0_combout  & ( \ulaIn1|Mux9~0_combout  ) ) # ( !\ulaIn1|Mux32~0_combout  & ( \ulaIn1|ulaIn1MuxOut [9] ) )

	.dataa(gnd),
	.datab(!\ulaIn1|Mux9~0_combout ),
	.datac(gnd),
	.datad(!\ulaIn1|ulaIn1MuxOut [9]),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[9] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[9] .lut_mask = 64'h00FF00FF33333333;
defparam \ulaIn1|ulaIn1MuxOut[9] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y9_N33
cyclonev_lcell_comb \ula|Mux22~13 (
// Equation(s):
// \ula|Mux22~13_combout  = ( \control|aluOp [0] & ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a9  & ( !\control|aluOp [1] $ (((!\ulaIn1|ulaIn1MuxOut [9] & \control|in2Mux~combout ))) ) ) ) # ( !\control|aluOp [0] & ( 
// \regmem|regMemory_rtl_1|auto_generated|ram_block1a9  & ( (!\control|aluOp [1] & (\ulaIn1|ulaIn1MuxOut [9] & !\control|in2Mux~combout )) # (\control|aluOp [1] & (!\ulaIn1|ulaIn1MuxOut [9] $ (\control|in2Mux~combout ))) ) ) ) # ( \control|aluOp [0] & ( 
// !\regmem|regMemory_rtl_1|auto_generated|ram_block1a9  & ( !\control|aluOp [1] $ (!\ulaIn1|ulaIn1MuxOut [9]) ) ) ) # ( !\control|aluOp [0] & ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a9  & ( (\control|aluOp [1] & \ulaIn1|ulaIn1MuxOut [9]) ) ) )

	.dataa(!\control|aluOp [1]),
	.datab(!\ulaIn1|ulaIn1MuxOut [9]),
	.datac(!\control|in2Mux~combout ),
	.datad(gnd),
	.datae(!\control|aluOp [0]),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux22~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux22~13 .extended_lut = "off";
defparam \ula|Mux22~13 .lut_mask = 64'h111166666161A6A6;
defparam \ula|Mux22~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N3
cyclonev_lcell_comb \ula|ShiftRight1~12 (
// Equation(s):
// \ula|ShiftRight1~12_combout  = ( \ula|ShiftRight0~17_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # (\ula|ShiftRight0~16_combout ) ) ) # ( !\ula|ShiftRight0~17_combout  & ( (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & \ula|ShiftRight0~16_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datad(!\ula|ShiftRight0~16_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~12 .extended_lut = "off";
defparam \ula|ShiftRight1~12 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \ula|ShiftRight1~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N36
cyclonev_lcell_comb \ula|ShiftRight0~13 (
// Equation(s):
// \ula|ShiftRight0~13_combout  = ( \ulaIn1|ulaIn1MuxOut [10] & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout ) # (\ulaIn1|ulaIn1MuxOut [12]) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [10] & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( 
// (\ulaIn1|ulaIn1MuxOut [12] & \ulaIn2|ulaIn2MuxOut[1]~1_combout ) ) ) ) # ( \ulaIn1|ulaIn1MuxOut [10] & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [9]))) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & 
// (\ulaIn1|ulaIn1MuxOut [11])) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [10] & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [9]))) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (\ulaIn1|ulaIn1MuxOut [11])) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [12]),
	.datab(!\ulaIn1|ulaIn1MuxOut [11]),
	.datac(!\ulaIn1|ulaIn1MuxOut [9]),
	.datad(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datae(!\ulaIn1|ulaIn1MuxOut [10]),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~13 .extended_lut = "off";
defparam \ula|ShiftRight0~13 .lut_mask = 64'h0F330F330055FF55;
defparam \ula|ShiftRight0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y8_N36
cyclonev_lcell_comb \ula|Mux22~2 (
// Equation(s):
// \ula|Mux22~2_combout  = ( \ula|ShiftRight0~18_combout  & ( (\ula|Mux22~1_combout  & ((\ula|ShiftRight0~15_combout ) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout ))) ) ) # ( !\ula|ShiftRight0~18_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// (\ula|Mux22~1_combout  & \ula|ShiftRight0~15_combout )) ) )

	.dataa(gnd),
	.datab(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datac(!\ula|Mux22~1_combout ),
	.datad(!\ula|ShiftRight0~15_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight0~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux22~2 .extended_lut = "off";
defparam \ula|Mux22~2 .lut_mask = 64'h000C000C030F030F;
defparam \ula|Mux22~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N12
cyclonev_lcell_comb \ula|Mux22~7 (
// Equation(s):
// \ula|Mux22~7_combout  = ( \ulaIn2|ulaIn2MuxOut[2]~3_combout  & ( \ula|Mux22~6_combout  & ( (!\ula|Mux22~5_combout  & (\ula|Add0~40_sumout )) # (\ula|Mux22~5_combout  & ((\ula|ShiftRight1~0_combout ))) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ( 
// \ula|Mux22~6_combout  & ( (!\ula|Mux22~5_combout  & ((\ula|Add0~40_sumout ))) # (\ula|Mux22~5_combout  & (\ula|ShiftRight0~15_combout )) ) ) )

	.dataa(!\ula|ShiftRight0~15_combout ),
	.datab(!\ula|Add0~40_sumout ),
	.datac(!\ula|Mux22~5_combout ),
	.datad(!\ula|ShiftRight1~0_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.dataf(!\ula|Mux22~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux22~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux22~7 .extended_lut = "off";
defparam \ula|Mux22~7 .lut_mask = 64'h000000003535303F;
defparam \ula|Mux22~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N30
cyclonev_lcell_comb \ula|Mux22~8 (
// Equation(s):
// \ula|Mux22~8_combout  = ( \ula|Mux22~0_combout  & ( \ula|Mux22~3_combout  & ( (!\ula|Mux22~2_combout  & (!\ula|ShiftLeft0~22_combout  & !\ula|Mux22~7_combout )) ) ) ) # ( !\ula|Mux22~0_combout  & ( \ula|Mux22~3_combout  & ( (!\ulaIn1|ulaIn1MuxOut [31] & 
// (!\ula|Mux22~2_combout  & !\ula|Mux22~7_combout )) ) ) ) # ( \ula|Mux22~0_combout  & ( !\ula|Mux22~3_combout  & ( (!\ula|Mux22~2_combout  & !\ula|Mux22~7_combout ) ) ) ) # ( !\ula|Mux22~0_combout  & ( !\ula|Mux22~3_combout  & ( (!\ula|Mux22~2_combout  & 
// !\ula|Mux22~7_combout ) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [31]),
	.datab(!\ula|Mux22~2_combout ),
	.datac(!\ula|ShiftLeft0~22_combout ),
	.datad(!\ula|Mux22~7_combout ),
	.datae(!\ula|Mux22~0_combout ),
	.dataf(!\ula|Mux22~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux22~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux22~8 .extended_lut = "off";
defparam \ula|Mux22~8 .lut_mask = 64'hCC00CC008800C000;
defparam \ula|Mux22~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N54
cyclonev_lcell_comb \ula|Mux22~12 (
// Equation(s):
// \ula|Mux22~12_combout  = ( \ula|Mux22~10_combout  & ( \ula|Mux22~8_combout  & ( (!\ula|Mux22~11_combout  & (\ula|ShiftRight1~12_combout )) # (\ula|Mux22~11_combout  & ((\ula|ShiftRight0~14_combout ))) ) ) ) # ( !\ula|Mux22~10_combout  & ( 
// \ula|Mux22~8_combout  & ( (\ula|ShiftRight0~13_combout  & \ula|Mux22~11_combout ) ) ) ) # ( \ula|Mux22~10_combout  & ( !\ula|Mux22~8_combout  & ( (!\ula|Mux22~11_combout  & (\ula|ShiftRight1~12_combout )) # (\ula|Mux22~11_combout  & 
// ((\ula|ShiftRight0~14_combout ))) ) ) ) # ( !\ula|Mux22~10_combout  & ( !\ula|Mux22~8_combout  & ( (!\ula|Mux22~11_combout ) # (\ula|ShiftRight0~13_combout ) ) ) )

	.dataa(!\ula|ShiftRight1~12_combout ),
	.datab(!\ula|ShiftRight0~13_combout ),
	.datac(!\ula|Mux22~11_combout ),
	.datad(!\ula|ShiftRight0~14_combout ),
	.datae(!\ula|Mux22~10_combout ),
	.dataf(!\ula|Mux22~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux22~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux22~12 .extended_lut = "off";
defparam \ula|Mux22~12 .lut_mask = 64'hF3F3505F0303505F;
defparam \ula|Mux22~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N42
cyclonev_lcell_comb \memToRegMux|memToRegOutput[9]~9 (
// Equation(s):
// \memToRegMux|memToRegOutput[9]~9_combout  = ( \ula|Mux22~13_combout  & ( \ula|Mux22~12_combout  & ( (!\control|Decoder1~1_combout  & ((!\control|aluOp [3]) # ((!\control|aluOp [2]) # (\ula|Mux30~4_combout )))) ) ) ) # ( !\ula|Mux22~13_combout  & ( 
// \ula|Mux22~12_combout  & ( (!\control|Decoder1~1_combout  & ((!\control|aluOp [3]) # (\ula|Mux30~4_combout ))) ) ) ) # ( \ula|Mux22~13_combout  & ( !\ula|Mux22~12_combout  & ( (!\control|Decoder1~1_combout  & (\control|aluOp [3] & ((!\control|aluOp [2]) # 
// (\ula|Mux30~4_combout )))) ) ) ) # ( !\ula|Mux22~13_combout  & ( !\ula|Mux22~12_combout  & ( (!\control|Decoder1~1_combout  & (\control|aluOp [3] & \ula|Mux30~4_combout )) ) ) )

	.dataa(!\control|Decoder1~1_combout ),
	.datab(!\control|aluOp [3]),
	.datac(!\ula|Mux30~4_combout ),
	.datad(!\control|aluOp [2]),
	.datae(!\ula|Mux22~13_combout ),
	.dataf(!\ula|Mux22~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[9]~9 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[9]~9 .lut_mask = 64'h020222028A8AAA8A;
defparam \memToRegMux|memToRegOutput[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y9_N45
cyclonev_lcell_comb \ulaIn1|Mux8~0 (
// Equation(s):
// \ulaIn1|Mux8~0_combout  = ( \control|in1Mux [1] & ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a8  & ( \intMem|instruction [8] ) ) ) # ( !\control|in1Mux [1] & ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a8  & ( (!\control|in1Mux [0]) # 
// (\intMem|instruction [8]) ) ) ) # ( \control|in1Mux [1] & ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a8  & ( \intMem|instruction [8] ) ) ) # ( !\control|in1Mux [1] & ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a8  & ( (\control|in1Mux [0] 
// & \intMem|instruction [8]) ) ) )

	.dataa(!\control|in1Mux [0]),
	.datab(gnd),
	.datac(!\intMem|instruction [8]),
	.datad(gnd),
	.datae(!\control|in1Mux [1]),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a8 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux8~0 .extended_lut = "off";
defparam \ulaIn1|Mux8~0 .lut_mask = 64'h05050F0FAFAF0F0F;
defparam \ulaIn1|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N18
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[8] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [8] = ( \ulaIn1|Mux32~0_combout  & ( \ulaIn1|Mux8~0_combout  ) ) # ( !\ulaIn1|Mux32~0_combout  & ( \ulaIn1|ulaIn1MuxOut [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|ulaIn1MuxOut [8]),
	.datad(!\ulaIn1|Mux8~0_combout ),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[8] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[8] .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \ulaIn1|ulaIn1MuxOut[8] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N21
cyclonev_lcell_comb \ula|Mux23~3 (
// Equation(s):
// \ula|Mux23~3_combout  = ( \control|aluOp [1] & ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a8  & ( (!\control|aluOp [2] & ((!\ulaIn1|ulaIn1MuxOut [8] & (!\control|in2Mux~combout  $ (\control|aluOp [0]))) # (\ulaIn1|ulaIn1MuxOut [8] & 
// (\control|in2Mux~combout  & !\control|aluOp [0])))) ) ) ) # ( !\control|aluOp [1] & ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a8  & ( (!\control|aluOp [2] & ((!\ulaIn1|ulaIn1MuxOut [8] & (!\control|in2Mux~combout  & \control|aluOp [0])) # 
// (\ulaIn1|ulaIn1MuxOut [8] & ((!\control|in2Mux~combout ) # (\control|aluOp [0]))))) ) ) ) # ( \control|aluOp [1] & ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a8  & ( (!\control|aluOp [2] & (!\ulaIn1|ulaIn1MuxOut [8] $ (!\control|aluOp [0]))) ) ) 
// ) # ( !\control|aluOp [1] & ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a8  & ( (!\control|aluOp [2] & (\ulaIn1|ulaIn1MuxOut [8] & \control|aluOp [0])) ) ) )

	.dataa(!\control|aluOp [2]),
	.datab(!\ulaIn1|ulaIn1MuxOut [8]),
	.datac(!\control|in2Mux~combout ),
	.datad(!\control|aluOp [0]),
	.datae(!\control|aluOp [1]),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a8 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux23~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux23~3 .extended_lut = "off";
defparam \ula|Mux23~3 .lut_mask = 64'h0022228820A28208;
defparam \ula|Mux23~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y8_N27
cyclonev_lcell_comb \ula|ShiftRight0~8 (
// Equation(s):
// \ula|ShiftRight0~8_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [11] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [9] ) ) ) 
// # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [10] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [8] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [10]),
	.datab(!\ulaIn1|ulaIn1MuxOut [8]),
	.datac(!\ulaIn1|ulaIn1MuxOut [11]),
	.datad(!\ulaIn1|ulaIn1MuxOut [9]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~8 .extended_lut = "off";
defparam \ula|ShiftRight0~8 .lut_mask = 64'h3333555500FF0F0F;
defparam \ula|ShiftRight0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N36
cyclonev_lcell_comb \ula|Mux23~0 (
// Equation(s):
// \ula|Mux23~0_combout  = ( \ula|ShiftRight0~9_combout  & ( \ula|ShiftRight0~1_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((\ula|ShiftRight0~8_combout ) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & 
// (((!\ulaIn2|ulaIn2MuxOut[2]~3_combout )) # (\ula|ShiftRight0~0_combout ))) ) ) ) # ( !\ula|ShiftRight0~9_combout  & ( \ula|ShiftRight0~1_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// \ula|ShiftRight0~8_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((!\ulaIn2|ulaIn2MuxOut[2]~3_combout )) # (\ula|ShiftRight0~0_combout ))) ) ) ) # ( \ula|ShiftRight0~9_combout  & ( !\ula|ShiftRight0~1_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((\ula|ShiftRight0~8_combout ) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftRight0~0_combout  & (\ulaIn2|ulaIn2MuxOut[2]~3_combout ))) ) ) ) # ( 
// !\ula|ShiftRight0~9_combout  & ( !\ula|ShiftRight0~1_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & \ula|ShiftRight0~8_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftRight0~0_combout  & 
// (\ulaIn2|ulaIn2MuxOut[2]~3_combout ))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datab(!\ula|ShiftRight0~0_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datad(!\ula|ShiftRight0~8_combout ),
	.datae(!\ula|ShiftRight0~9_combout ),
	.dataf(!\ula|ShiftRight0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux23~0 .extended_lut = "off";
defparam \ula|Mux23~0 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \ula|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N42
cyclonev_lcell_comb \ula|ShiftRight1~11 (
// Equation(s):
// \ula|ShiftRight1~11_combout  = ( \ula|ShiftRight0~4_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # (\ula|ShiftRight0~3_combout ))) ) ) # ( !\ula|ShiftRight0~4_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  
// & (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & \ula|ShiftRight0~3_combout )) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datab(gnd),
	.datac(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datad(!\ula|ShiftRight0~3_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~11 .extended_lut = "off";
defparam \ula|ShiftRight1~11 .lut_mask = 64'h000A000AA0AAA0AA;
defparam \ula|ShiftRight1~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N0
cyclonev_lcell_comb \ula|Mux23~1 (
// Equation(s):
// \ula|Mux23~1_combout  = ( \ula|ShiftLeft0~20_combout  & ( \ula|ShiftRight1~11_combout  & ( ((\ulaIn1|ulaIn1MuxOut [31] & \ula|Mux28~0_combout )) # (\ula|Mux28~1_combout ) ) ) ) # ( !\ula|ShiftLeft0~20_combout  & ( \ula|ShiftRight1~11_combout  & ( 
// (!\ula|Mux28~0_combout  & ((\ula|Mux28~1_combout ))) # (\ula|Mux28~0_combout  & (\ulaIn1|ulaIn1MuxOut [31] & !\ula|Mux28~1_combout )) ) ) ) # ( \ula|ShiftLeft0~20_combout  & ( !\ula|ShiftRight1~11_combout  & ( (!\ulaIn1|ulaIn1MuxOut [31] & 
// (((\ula|Mux28~0_combout  & \ula|Mux28~1_combout )))) # (\ulaIn1|ulaIn1MuxOut [31] & (((\ulaIn2|ulaIn2MuxOut[3]~4_combout  & \ula|Mux28~1_combout )) # (\ula|Mux28~0_combout ))) ) ) ) # ( !\ula|ShiftLeft0~20_combout  & ( !\ula|ShiftRight1~11_combout  & ( 
// (\ulaIn1|ulaIn1MuxOut [31] & ((!\ula|Mux28~0_combout  & (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & \ula|Mux28~1_combout )) # (\ula|Mux28~0_combout  & ((!\ula|Mux28~1_combout ))))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [31]),
	.datac(!\ula|Mux28~0_combout ),
	.datad(!\ula|Mux28~1_combout ),
	.datae(!\ula|ShiftLeft0~20_combout ),
	.dataf(!\ula|ShiftRight1~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux23~1 .extended_lut = "off";
defparam \ula|Mux23~1 .lut_mask = 64'h0310031F03F003FF;
defparam \ula|Mux23~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N6
cyclonev_lcell_comb \ula|Mux23~2 (
// Equation(s):
// \ula|Mux23~2_combout  = ( \ula|Mux23~1_combout  & ( \ula|ShiftRight1~11_combout  & ( (!\ula|Mux28~5_combout  & (((!\ula|Mux28~2_combout )) # (\ula|Add0~36_sumout ))) # (\ula|Mux28~5_combout  & (((\ula|Mux23~0_combout ) # (\ula|Mux28~2_combout )))) ) ) ) # 
// ( !\ula|Mux23~1_combout  & ( \ula|ShiftRight1~11_combout  & ( (!\ula|Mux28~5_combout  & (\ula|Add0~36_sumout  & (\ula|Mux28~2_combout ))) # (\ula|Mux28~5_combout  & (((\ula|Mux23~0_combout ) # (\ula|Mux28~2_combout )))) ) ) ) # ( \ula|Mux23~1_combout  & ( 
// !\ula|ShiftRight1~11_combout  & ( (!\ula|Mux28~5_combout  & (((!\ula|Mux28~2_combout )) # (\ula|Add0~36_sumout ))) # (\ula|Mux28~5_combout  & (((!\ula|Mux28~2_combout  & \ula|Mux23~0_combout )))) ) ) ) # ( !\ula|Mux23~1_combout  & ( 
// !\ula|ShiftRight1~11_combout  & ( (!\ula|Mux28~5_combout  & (\ula|Add0~36_sumout  & (\ula|Mux28~2_combout ))) # (\ula|Mux28~5_combout  & (((!\ula|Mux28~2_combout  & \ula|Mux23~0_combout )))) ) ) )

	.dataa(!\ula|Mux28~5_combout ),
	.datab(!\ula|Add0~36_sumout ),
	.datac(!\ula|Mux28~2_combout ),
	.datad(!\ula|Mux23~0_combout ),
	.datae(!\ula|Mux23~1_combout ),
	.dataf(!\ula|ShiftRight1~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux23~2 .extended_lut = "off";
defparam \ula|Mux23~2 .lut_mask = 64'h0252A2F20757A7F7;
defparam \ula|Mux23~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N57
cyclonev_lcell_comb \memToRegMux|memToRegOutput[8]~8 (
// Equation(s):
// \memToRegMux|memToRegOutput[8]~8_combout  = ( \ula|Mux23~2_combout  & ( (!\control|Decoder1~1_combout  & ((!\control|aluOp [3]) # ((\ula|Mux30~4_combout ) # (\ula|Mux23~3_combout )))) ) ) # ( !\ula|Mux23~2_combout  & ( (\control|aluOp [3] & 
// (!\control|Decoder1~1_combout  & ((\ula|Mux30~4_combout ) # (\ula|Mux23~3_combout )))) ) )

	.dataa(!\control|aluOp [3]),
	.datab(!\control|Decoder1~1_combout ),
	.datac(!\ula|Mux23~3_combout ),
	.datad(!\ula|Mux30~4_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux23~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[8]~8 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[8]~8 .lut_mask = 64'h044404448CCC8CCC;
defparam \memToRegMux|memToRegOutput[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N24
cyclonev_lcell_comb \ulaIn1|Mux7~0 (
// Equation(s):
// \ulaIn1|Mux7~0_combout  = ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a7  & ( ((!\control|in1Mux [0] & !\control|in1Mux [1])) # (\intMem|instruction [7]) ) ) # ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a7  & ( (\intMem|instruction [7] & 
// ((\control|in1Mux [1]) # (\control|in1Mux [0]))) ) )

	.dataa(gnd),
	.datab(!\control|in1Mux [0]),
	.datac(!\intMem|instruction [7]),
	.datad(!\control|in1Mux [1]),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a7 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux7~0 .extended_lut = "off";
defparam \ulaIn1|Mux7~0 .lut_mask = 64'h030F030FCF0FCF0F;
defparam \ulaIn1|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N9
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[7] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [7] = ( \ulaIn1|Mux7~0_combout  & ( (\ulaIn1|Mux32~0_combout ) # (\ulaIn1|ulaIn1MuxOut [7]) ) ) # ( !\ulaIn1|Mux7~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [7] & !\ulaIn1|Mux32~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|ulaIn1MuxOut [7]),
	.datad(!\ulaIn1|Mux32~0_combout ),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[7] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[7] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \ulaIn1|ulaIn1MuxOut[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y8_N36
cyclonev_lcell_comb \ula|Mux24~3 (
// Equation(s):
// \ula|Mux24~3_combout  = ( \ulaIn1|ulaIn1MuxOut [7] & ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a7  & ( (!\control|aluOp [2] & (!\control|aluOp [1] $ (((!\control|aluOp [0] & \control|in2Mux~combout ))))) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [7] & ( 
// \regmem|regMemory_rtl_1|auto_generated|ram_block1a7  & ( (!\control|aluOp [2] & ((!\control|aluOp [0] & (\control|aluOp [1] & !\control|in2Mux~combout )) # (\control|aluOp [0] & (!\control|aluOp [1] $ (\control|in2Mux~combout ))))) ) ) ) # ( 
// \ulaIn1|ulaIn1MuxOut [7] & ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a7  & ( (!\control|aluOp [2] & (!\control|aluOp [0] $ (!\control|aluOp [1]))) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [7] & ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a7  & ( 
// (!\control|aluOp [2] & (\control|aluOp [0] & \control|aluOp [1])) ) ) )

	.dataa(!\control|aluOp [2]),
	.datab(!\control|aluOp [0]),
	.datac(!\control|aluOp [1]),
	.datad(!\control|in2Mux~combout ),
	.datae(!\ulaIn1|ulaIn1MuxOut [7]),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a7 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux24~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux24~3 .extended_lut = "off";
defparam \ula|Mux24~3 .lut_mask = 64'h020228282802A028;
defparam \ula|Mux24~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N12
cyclonev_lcell_comb \ula|ShiftRight0~28 (
// Equation(s):
// \ula|ShiftRight0~28_combout  = ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [10] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [9] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [8] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [7] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [10]),
	.datab(!\ulaIn1|ulaIn1MuxOut [9]),
	.datac(!\ulaIn1|ulaIn1MuxOut [7]),
	.datad(!\ulaIn1|ulaIn1MuxOut [8]),
	.datae(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~28 .extended_lut = "off";
defparam \ula|ShiftRight0~28 .lut_mask = 64'h0F0F00FF33335555;
defparam \ula|ShiftRight0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N48
cyclonev_lcell_comb \ula|Mux24~0 (
// Equation(s):
// \ula|Mux24~0_combout  = ( \ula|ShiftRight0~29_combout  & ( \ula|ShiftRight0~28_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftRight0~30_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// ((\ula|ShiftRight0~33_combout )))) ) ) ) # ( !\ula|ShiftRight0~29_combout  & ( \ula|ShiftRight0~28_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # ((\ula|ShiftRight0~30_combout )))) # 
// (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftRight0~33_combout )))) ) ) ) # ( \ula|ShiftRight0~29_combout  & ( !\ula|ShiftRight0~28_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftRight0~30_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # ((\ula|ShiftRight0~33_combout )))) ) ) ) # ( !\ula|ShiftRight0~29_combout  & ( 
// !\ula|ShiftRight0~28_combout  & ( (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftRight0~30_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftRight0~33_combout ))))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datac(!\ula|ShiftRight0~30_combout ),
	.datad(!\ula|ShiftRight0~33_combout ),
	.datae(!\ula|ShiftRight0~29_combout ),
	.dataf(!\ula|ShiftRight0~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux24~0 .extended_lut = "off";
defparam \ula|Mux24~0 .lut_mask = 64'h021346578A9BCEDF;
defparam \ula|Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N6
cyclonev_lcell_comb \ula|ShiftLeft0~18 (
// Equation(s):
// \ula|ShiftLeft0~18_combout  = ( \ulaIn2|ulaIn2MuxOut[2]~3_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & \ula|ShiftLeft0~10_combout ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & \ula|ShiftLeft0~17_combout ) 
// ) )

	.dataa(gnd),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datac(!\ula|ShiftLeft0~10_combout ),
	.datad(!\ula|ShiftLeft0~17_combout ),
	.datae(gnd),
	.dataf(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~18 .extended_lut = "off";
defparam \ula|ShiftLeft0~18 .lut_mask = 64'h00CC00CC0C0C0C0C;
defparam \ula|ShiftLeft0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N39
cyclonev_lcell_comb \ula|Mux24~1 (
// Equation(s):
// \ula|Mux24~1_combout  = ( \ula|ShiftLeft0~18_combout  & ( (!\ula|Mux28~0_combout  & (((\ula|Mux28~1_combout  & \ula|ShiftRight0~38_combout )))) # (\ula|Mux28~0_combout  & (((\ula|Mux28~1_combout )) # (\ulaIn1|ulaIn1MuxOut [31]))) ) ) # ( 
// !\ula|ShiftLeft0~18_combout  & ( (!\ula|Mux28~0_combout  & (((\ula|Mux28~1_combout  & \ula|ShiftRight0~38_combout )))) # (\ula|Mux28~0_combout  & (\ulaIn1|ulaIn1MuxOut [31] & (!\ula|Mux28~1_combout ))) ) )

	.dataa(!\ula|Mux28~0_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [31]),
	.datac(!\ula|Mux28~1_combout ),
	.datad(!\ula|ShiftRight0~38_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftLeft0~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux24~1 .extended_lut = "off";
defparam \ula|Mux24~1 .lut_mask = 64'h101A101A151F151F;
defparam \ula|Mux24~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N12
cyclonev_lcell_comb \ula|Mux24~2 (
// Equation(s):
// \ula|Mux24~2_combout  = ( \ula|ShiftRight1~10_combout  & ( \ula|Mux24~1_combout  & ( (!\ula|Mux28~5_combout  & (((!\ula|Mux28~2_combout )) # (\ula|Add0~32_sumout ))) # (\ula|Mux28~5_combout  & (((\ula|Mux28~2_combout ) # (\ula|Mux24~0_combout )))) ) ) ) # 
// ( !\ula|ShiftRight1~10_combout  & ( \ula|Mux24~1_combout  & ( (!\ula|Mux28~5_combout  & (((!\ula|Mux28~2_combout )) # (\ula|Add0~32_sumout ))) # (\ula|Mux28~5_combout  & (((\ula|Mux24~0_combout  & !\ula|Mux28~2_combout )))) ) ) ) # ( 
// \ula|ShiftRight1~10_combout  & ( !\ula|Mux24~1_combout  & ( (!\ula|Mux28~5_combout  & (\ula|Add0~32_sumout  & ((\ula|Mux28~2_combout )))) # (\ula|Mux28~5_combout  & (((\ula|Mux28~2_combout ) # (\ula|Mux24~0_combout )))) ) ) ) # ( 
// !\ula|ShiftRight1~10_combout  & ( !\ula|Mux24~1_combout  & ( (!\ula|Mux28~5_combout  & (\ula|Add0~32_sumout  & ((\ula|Mux28~2_combout )))) # (\ula|Mux28~5_combout  & (((\ula|Mux24~0_combout  & !\ula|Mux28~2_combout )))) ) ) )

	.dataa(!\ula|Mux28~5_combout ),
	.datab(!\ula|Add0~32_sumout ),
	.datac(!\ula|Mux24~0_combout ),
	.datad(!\ula|Mux28~2_combout ),
	.datae(!\ula|ShiftRight1~10_combout ),
	.dataf(!\ula|Mux24~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux24~2 .extended_lut = "off";
defparam \ula|Mux24~2 .lut_mask = 64'h05220577AF22AF77;
defparam \ula|Mux24~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N27
cyclonev_lcell_comb \memToRegMux|memToRegOutput[7]~7 (
// Equation(s):
// \memToRegMux|memToRegOutput[7]~7_combout  = ( \ula|Mux24~2_combout  & ( (!\control|Decoder1~1_combout  & ((!\control|aluOp [3]) # ((\ula|Mux24~3_combout ) # (\ula|Mux30~4_combout )))) ) ) # ( !\ula|Mux24~2_combout  & ( (\control|aluOp [3] & 
// (!\control|Decoder1~1_combout  & ((\ula|Mux24~3_combout ) # (\ula|Mux30~4_combout )))) ) )

	.dataa(!\control|aluOp [3]),
	.datab(!\control|Decoder1~1_combout ),
	.datac(!\ula|Mux30~4_combout ),
	.datad(!\ula|Mux24~3_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux24~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[7]~7 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[7]~7 .lut_mask = 64'h044404448CCC8CCC;
defparam \memToRegMux|memToRegOutput[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N51
cyclonev_lcell_comb \ulaIn1|Mux6~0 (
// Equation(s):
// \ulaIn1|Mux6~0_combout  = ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a6  & ( ((!\control|in1Mux [1] & !\control|in1Mux [0])) # (\intMem|instruction [6]) ) ) # ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a6  & ( (\intMem|instruction [6] & 
// ((\control|in1Mux [0]) # (\control|in1Mux [1]))) ) )

	.dataa(!\control|in1Mux [1]),
	.datab(!\control|in1Mux [0]),
	.datac(!\intMem|instruction [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux6~0 .extended_lut = "off";
defparam \ulaIn1|Mux6~0 .lut_mask = 64'h070707078F8F8F8F;
defparam \ulaIn1|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N21
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[6] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [6] = ( \ulaIn1|Mux32~0_combout  & ( \ulaIn1|Mux6~0_combout  ) ) # ( !\ulaIn1|Mux32~0_combout  & ( \ulaIn1|Mux6~0_combout  & ( \ulaIn1|ulaIn1MuxOut [6] ) ) ) # ( !\ulaIn1|Mux32~0_combout  & ( !\ulaIn1|Mux6~0_combout  & ( 
// \ulaIn1|ulaIn1MuxOut [6] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ulaIn1|ulaIn1MuxOut [6]),
	.datae(!\ulaIn1|Mux32~0_combout ),
	.dataf(!\ulaIn1|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[6] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[6] .lut_mask = 64'h00FF000000FFFFFF;
defparam \ulaIn1|ulaIn1MuxOut[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y8_N39
cyclonev_lcell_comb \ula|Mux25~3 (
// Equation(s):
// \ula|Mux25~3_combout  = ( \ulaIn1|ulaIn1MuxOut [6] & ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a6  & ( (!\control|aluOp [2] & (!\control|aluOp [1] $ (((!\control|aluOp [0] & \control|in2Mux~combout ))))) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [6] & ( 
// \regmem|regMemory_rtl_1|auto_generated|ram_block1a6  & ( (!\control|aluOp [2] & ((!\control|aluOp [0] & (!\control|in2Mux~combout  & \control|aluOp [1])) # (\control|aluOp [0] & (!\control|in2Mux~combout  $ (\control|aluOp [1]))))) ) ) ) # ( 
// \ulaIn1|ulaIn1MuxOut [6] & ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a6  & ( (!\control|aluOp [2] & (!\control|aluOp [0] $ (!\control|aluOp [1]))) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [6] & ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a6  & ( 
// (!\control|aluOp [2] & (\control|aluOp [0] & \control|aluOp [1])) ) ) )

	.dataa(!\control|aluOp [2]),
	.datab(!\control|aluOp [0]),
	.datac(!\control|in2Mux~combout ),
	.datad(!\control|aluOp [1]),
	.datae(!\ulaIn1|ulaIn1MuxOut [6]),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux25~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux25~3 .extended_lut = "off";
defparam \ula|Mux25~3 .lut_mask = 64'h002222882082A208;
defparam \ula|Mux25~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N21
cyclonev_lcell_comb \ula|ShiftLeft0~16 (
// Equation(s):
// \ula|ShiftLeft0~16_combout  = ( \ula|ShiftLeft0~9_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftLeft0~15_combout ) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout ))) ) ) # ( !\ula|ShiftLeft0~9_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & 
// (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & \ula|ShiftLeft0~15_combout )) ) )

	.dataa(gnd),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datad(!\ula|ShiftLeft0~15_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftLeft0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~16 .extended_lut = "off";
defparam \ula|ShiftLeft0~16 .lut_mask = 64'h00C000C00CCC0CCC;
defparam \ula|ShiftLeft0~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N33
cyclonev_lcell_comb \ula|Mux25~1 (
// Equation(s):
// \ula|Mux25~1_combout  = ( \ula|Mux28~0_combout  & ( \ula|ShiftRight0~37_combout  & ( (!\ula|Mux28~1_combout  & (\ulaIn1|ulaIn1MuxOut [31])) # (\ula|Mux28~1_combout  & ((\ula|ShiftLeft0~16_combout ))) ) ) ) # ( !\ula|Mux28~0_combout  & ( 
// \ula|ShiftRight0~37_combout  & ( \ula|Mux28~1_combout  ) ) ) # ( \ula|Mux28~0_combout  & ( !\ula|ShiftRight0~37_combout  & ( (!\ula|Mux28~1_combout  & (\ulaIn1|ulaIn1MuxOut [31])) # (\ula|Mux28~1_combout  & ((\ula|ShiftLeft0~16_combout ))) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [31]),
	.datab(gnd),
	.datac(!\ula|Mux28~1_combout ),
	.datad(!\ula|ShiftLeft0~16_combout ),
	.datae(!\ula|Mux28~0_combout ),
	.dataf(!\ula|ShiftRight0~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux25~1 .extended_lut = "off";
defparam \ula|Mux25~1 .lut_mask = 64'h0000505F0F0F505F;
defparam \ula|Mux25~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N6
cyclonev_lcell_comb \ula|ShiftRight0~20 (
// Equation(s):
// \ula|ShiftRight0~20_combout  = ( \ulaIn1|ulaIn1MuxOut [7] & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout ) # (\ulaIn1|ulaIn1MuxOut [9]) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [7] & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( 
// (\ulaIn1|ulaIn1MuxOut [9] & \ulaIn2|ulaIn2MuxOut[1]~1_combout ) ) ) ) # ( \ulaIn1|ulaIn1MuxOut [7] & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (\ulaIn1|ulaIn1MuxOut [6])) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & 
// ((\ulaIn1|ulaIn1MuxOut [8]))) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [7] & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (\ulaIn1|ulaIn1MuxOut [6])) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [8]))) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [6]),
	.datab(!\ulaIn1|ulaIn1MuxOut [9]),
	.datac(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [8]),
	.datae(!\ulaIn1|ulaIn1MuxOut [7]),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~20 .extended_lut = "off";
defparam \ula|ShiftRight0~20 .lut_mask = 64'h505F505F0303F3F3;
defparam \ula|ShiftRight0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N42
cyclonev_lcell_comb \ula|Mux25~0 (
// Equation(s):
// \ula|Mux25~0_combout  = ( \ula|ShiftRight0~20_combout  & ( \ula|ShiftRight0~22_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftRight0~21_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & 
// (\ula|ShiftRight0~25_combout ))) ) ) ) # ( !\ula|ShiftRight0~20_combout  & ( \ula|ShiftRight0~22_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((\ulaIn2|ulaIn2MuxOut[2]~3_combout  & \ula|ShiftRight0~21_combout )))) # 
// (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((!\ulaIn2|ulaIn2MuxOut[2]~3_combout )) # (\ula|ShiftRight0~25_combout ))) ) ) ) # ( \ula|ShiftRight0~20_combout  & ( !\ula|ShiftRight0~22_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & 
// (((!\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # (\ula|ShiftRight0~21_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftRight0~25_combout  & (\ulaIn2|ulaIn2MuxOut[2]~3_combout ))) ) ) ) # ( !\ula|ShiftRight0~20_combout  & ( 
// !\ula|ShiftRight0~22_combout  & ( (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftRight0~21_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftRight0~25_combout )))) ) ) )

	.dataa(!\ula|ShiftRight0~25_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datad(!\ula|ShiftRight0~21_combout ),
	.datae(!\ula|ShiftRight0~20_combout ),
	.dataf(!\ula|ShiftRight0~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux25~0 .extended_lut = "off";
defparam \ula|Mux25~0 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \ula|Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N30
cyclonev_lcell_comb \ula|Mux25~2 (
// Equation(s):
// \ula|Mux25~2_combout  = ( \ula|Mux28~5_combout  & ( \ula|Mux25~0_combout  & ( (!\ula|Mux28~2_combout ) # (\ula|ShiftRight1~9_combout ) ) ) ) # ( !\ula|Mux28~5_combout  & ( \ula|Mux25~0_combout  & ( (!\ula|Mux28~2_combout  & ((\ula|Mux25~1_combout ))) # 
// (\ula|Mux28~2_combout  & (\ula|Add0~28_sumout )) ) ) ) # ( \ula|Mux28~5_combout  & ( !\ula|Mux25~0_combout  & ( (\ula|Mux28~2_combout  & \ula|ShiftRight1~9_combout ) ) ) ) # ( !\ula|Mux28~5_combout  & ( !\ula|Mux25~0_combout  & ( (!\ula|Mux28~2_combout  & 
// ((\ula|Mux25~1_combout ))) # (\ula|Mux28~2_combout  & (\ula|Add0~28_sumout )) ) ) )

	.dataa(!\ula|Mux28~2_combout ),
	.datab(!\ula|Add0~28_sumout ),
	.datac(!\ula|ShiftRight1~9_combout ),
	.datad(!\ula|Mux25~1_combout ),
	.datae(!\ula|Mux28~5_combout ),
	.dataf(!\ula|Mux25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux25~2 .extended_lut = "off";
defparam \ula|Mux25~2 .lut_mask = 64'h11BB050511BBAFAF;
defparam \ula|Mux25~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N0
cyclonev_lcell_comb \memToRegMux|memToRegOutput[6]~6 (
// Equation(s):
// \memToRegMux|memToRegOutput[6]~6_combout  = ( \ula|Mux25~2_combout  & ( (!\control|Decoder1~1_combout  & ((!\control|aluOp [3]) # ((\ula|Mux25~3_combout ) # (\ula|Mux30~4_combout )))) ) ) # ( !\ula|Mux25~2_combout  & ( (\control|aluOp [3] & 
// (!\control|Decoder1~1_combout  & ((\ula|Mux25~3_combout ) # (\ula|Mux30~4_combout )))) ) )

	.dataa(!\control|aluOp [3]),
	.datab(!\ula|Mux30~4_combout ),
	.datac(!\ula|Mux25~3_combout ),
	.datad(!\control|Decoder1~1_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux25~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[6]~6 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[6]~6 .lut_mask = 64'h15001500BF00BF00;
defparam \memToRegMux|memToRegOutput[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N57
cyclonev_lcell_comb \ulaIn1|Mux5~0 (
// Equation(s):
// \ulaIn1|Mux5~0_combout  = ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a5  & ( ((!\control|in1Mux [0] & !\control|in1Mux [1])) # (\intMem|instruction[5]~DUPLICATE_q ) ) ) # ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a5  & ( 
// (\intMem|instruction[5]~DUPLICATE_q  & ((\control|in1Mux [1]) # (\control|in1Mux [0]))) ) )

	.dataa(!\intMem|instruction[5]~DUPLICATE_q ),
	.datab(!\control|in1Mux [0]),
	.datac(gnd),
	.datad(!\control|in1Mux [1]),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux5~0 .extended_lut = "off";
defparam \ulaIn1|Mux5~0 .lut_mask = 64'h11551155DD55DD55;
defparam \ulaIn1|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N6
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[5] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [5] = ( \ulaIn1|Mux5~0_combout  & ( (\ulaIn1|Mux32~0_combout ) # (\ulaIn1|ulaIn1MuxOut [5]) ) ) # ( !\ulaIn1|Mux5~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [5] & !\ulaIn1|Mux32~0_combout ) ) )

	.dataa(gnd),
	.datab(!\ulaIn1|ulaIn1MuxOut [5]),
	.datac(gnd),
	.datad(!\ulaIn1|Mux32~0_combout ),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[5] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[5] .lut_mask = 64'h3300330033FF33FF;
defparam \ulaIn1|ulaIn1MuxOut[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N42
cyclonev_lcell_comb \ula|Mux26~3 (
// Equation(s):
// \ula|Mux26~3_combout  = ( !\control|aluOp [2] & ( \ulaIn2|ulaIn2MuxOut[5]~5_combout  & ( !\control|aluOp [1] $ (((!\ulaIn1|ulaIn1MuxOut [5] & !\control|aluOp [0]))) ) ) ) # ( !\control|aluOp [2] & ( !\ulaIn2|ulaIn2MuxOut[5]~5_combout  & ( 
// (!\ulaIn1|ulaIn1MuxOut [5] & (\control|aluOp [1] & \control|aluOp [0])) # (\ulaIn1|ulaIn1MuxOut [5] & (!\control|aluOp [1] $ (!\control|aluOp [0]))) ) ) )

	.dataa(gnd),
	.datab(!\ulaIn1|ulaIn1MuxOut [5]),
	.datac(!\control|aluOp [1]),
	.datad(!\control|aluOp [0]),
	.datae(!\control|aluOp [2]),
	.dataf(!\ulaIn2|ulaIn2MuxOut[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux26~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux26~3 .extended_lut = "off";
defparam \ula|Mux26~3 .lut_mask = 64'h033C00003CF00000;
defparam \ula|Mux26~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N54
cyclonev_lcell_comb \ula|ShiftRight0~12 (
// Equation(s):
// \ula|ShiftRight0~12_combout  = ( \ulaIn1|ulaIn1MuxOut [7] & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [6]))) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (\ulaIn1|ulaIn1MuxOut [8])) ) ) ) # ( 
// !\ulaIn1|ulaIn1MuxOut [7] & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [6]))) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (\ulaIn1|ulaIn1MuxOut [8])) ) ) ) # ( \ulaIn1|ulaIn1MuxOut [7] & ( 
// !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (\ulaIn2|ulaIn2MuxOut[1]~1_combout ) # (\ulaIn1|ulaIn1MuxOut [5]) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [7] & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (\ulaIn1|ulaIn1MuxOut [5] & !\ulaIn2|ulaIn2MuxOut[1]~1_combout ) ) ) 
// )

	.dataa(!\ulaIn1|ulaIn1MuxOut [8]),
	.datab(!\ulaIn1|ulaIn1MuxOut [5]),
	.datac(!\ulaIn1|ulaIn1MuxOut [6]),
	.datad(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datae(!\ulaIn1|ulaIn1MuxOut [7]),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~12 .extended_lut = "off";
defparam \ula|ShiftRight0~12 .lut_mask = 64'h330033FF0F550F55;
defparam \ula|ShiftRight0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N36
cyclonev_lcell_comb \ula|Mux26~0 (
// Equation(s):
// \ula|Mux26~0_combout  = ( \ula|ShiftRight0~12_combout  & ( \ula|ShiftRight0~14_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftRight0~13_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & 
// (\ula|ShiftRight0~17_combout ))) ) ) ) # ( !\ula|ShiftRight0~12_combout  & ( \ula|ShiftRight0~14_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((\ulaIn2|ulaIn2MuxOut[2]~3_combout  & \ula|ShiftRight0~13_combout )))) # 
// (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((!\ulaIn2|ulaIn2MuxOut[2]~3_combout )) # (\ula|ShiftRight0~17_combout ))) ) ) ) # ( \ula|ShiftRight0~12_combout  & ( !\ula|ShiftRight0~14_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & 
// (((!\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # (\ula|ShiftRight0~13_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftRight0~17_combout  & (\ulaIn2|ulaIn2MuxOut[2]~3_combout ))) ) ) ) # ( !\ula|ShiftRight0~12_combout  & ( 
// !\ula|ShiftRight0~14_combout  & ( (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftRight0~13_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftRight0~17_combout )))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datab(!\ula|ShiftRight0~17_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datad(!\ula|ShiftRight0~13_combout ),
	.datae(!\ula|ShiftRight0~12_combout ),
	.dataf(!\ula|ShiftRight0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux26~0 .extended_lut = "off";
defparam \ula|Mux26~0 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \ula|Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N48
cyclonev_lcell_comb \ula|ShiftLeft0~14 (
// Equation(s):
// \ula|ShiftLeft0~14_combout  = ( \ula|ShiftLeft0~8_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftLeft0~13_combout ) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout ))) ) ) # ( !\ula|ShiftLeft0~8_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & \ula|ShiftLeft0~13_combout )) ) )

	.dataa(gnd),
	.datab(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datad(!\ula|ShiftLeft0~13_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftLeft0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~14 .extended_lut = "off";
defparam \ula|ShiftLeft0~14 .lut_mask = 64'h00C000C030F030F0;
defparam \ula|ShiftLeft0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N6
cyclonev_lcell_comb \ula|Mux26~1 (
// Equation(s):
// \ula|Mux26~1_combout  = ( \ula|ShiftLeft0~14_combout  & ( (!\ula|Mux28~1_combout  & (\ulaIn1|ulaIn1MuxOut [31] & (\ula|Mux28~0_combout ))) # (\ula|Mux28~1_combout  & (((\ula|ShiftRight0~36_combout ) # (\ula|Mux28~0_combout )))) ) ) # ( 
// !\ula|ShiftLeft0~14_combout  & ( (!\ula|Mux28~1_combout  & (\ulaIn1|ulaIn1MuxOut [31] & (\ula|Mux28~0_combout ))) # (\ula|Mux28~1_combout  & (((!\ula|Mux28~0_combout  & \ula|ShiftRight0~36_combout )))) ) )

	.dataa(!\ula|Mux28~1_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [31]),
	.datac(!\ula|Mux28~0_combout ),
	.datad(!\ula|ShiftRight0~36_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftLeft0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux26~1 .extended_lut = "off";
defparam \ula|Mux26~1 .lut_mask = 64'h0252025207570757;
defparam \ula|Mux26~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N24
cyclonev_lcell_comb \ula|Mux26~2 (
// Equation(s):
// \ula|Mux26~2_combout  = ( \ula|Mux28~2_combout  & ( \ula|Mux26~1_combout  & ( (!\ula|Mux28~5_combout  & ((\ula|Add0~24_sumout ))) # (\ula|Mux28~5_combout  & (\ula|ShiftRight1~8_combout )) ) ) ) # ( !\ula|Mux28~2_combout  & ( \ula|Mux26~1_combout  & ( 
// (!\ula|Mux28~5_combout ) # (\ula|Mux26~0_combout ) ) ) ) # ( \ula|Mux28~2_combout  & ( !\ula|Mux26~1_combout  & ( (!\ula|Mux28~5_combout  & ((\ula|Add0~24_sumout ))) # (\ula|Mux28~5_combout  & (\ula|ShiftRight1~8_combout )) ) ) ) # ( !\ula|Mux28~2_combout 
//  & ( !\ula|Mux26~1_combout  & ( (\ula|Mux28~5_combout  & \ula|Mux26~0_combout ) ) ) )

	.dataa(!\ula|Mux28~5_combout ),
	.datab(!\ula|Mux26~0_combout ),
	.datac(!\ula|ShiftRight1~8_combout ),
	.datad(!\ula|Add0~24_sumout ),
	.datae(!\ula|Mux28~2_combout ),
	.dataf(!\ula|Mux26~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux26~2 .extended_lut = "off";
defparam \ula|Mux26~2 .lut_mask = 64'h111105AFBBBB05AF;
defparam \ula|Mux26~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N54
cyclonev_lcell_comb \memToRegMux|memToRegOutput[5]~5 (
// Equation(s):
// \memToRegMux|memToRegOutput[5]~5_combout  = ( \ula|Mux26~2_combout  & ( (!\control|Decoder1~1_combout  & ((!\control|aluOp [3]) # ((\ula|Mux26~3_combout ) # (\ula|Mux30~4_combout )))) ) ) # ( !\ula|Mux26~2_combout  & ( (\control|aluOp [3] & 
// (!\control|Decoder1~1_combout  & ((\ula|Mux26~3_combout ) # (\ula|Mux30~4_combout )))) ) )

	.dataa(!\control|aluOp [3]),
	.datab(!\ula|Mux30~4_combout ),
	.datac(!\ula|Mux26~3_combout ),
	.datad(!\control|Decoder1~1_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux26~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[5]~5 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[5]~5 .lut_mask = 64'h15001500BF00BF00;
defparam \memToRegMux|memToRegOutput[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N15
cyclonev_lcell_comb \ulaIn1|Mux4~0 (
// Equation(s):
// \ulaIn1|Mux4~0_combout  = ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a4  & ( ((!\control|in1Mux [0] & !\control|in1Mux [1])) # (\intMem|instruction[4]~DUPLICATE_q ) ) ) # ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a4  & ( 
// (\intMem|instruction[4]~DUPLICATE_q  & ((\control|in1Mux [1]) # (\control|in1Mux [0]))) ) )

	.dataa(gnd),
	.datab(!\control|in1Mux [0]),
	.datac(!\intMem|instruction[4]~DUPLICATE_q ),
	.datad(!\control|in1Mux [1]),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux4~0 .extended_lut = "off";
defparam \ulaIn1|Mux4~0 .lut_mask = 64'h030F030FCF0FCF0F;
defparam \ulaIn1|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N12
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[4] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [4] = ( \ulaIn1|Mux32~0_combout  & ( \ulaIn1|Mux4~0_combout  ) ) # ( !\ulaIn1|Mux32~0_combout  & ( \ulaIn1|ulaIn1MuxOut [4] ) )

	.dataa(!\ulaIn1|Mux4~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ulaIn1|ulaIn1MuxOut [4]),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[4] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[4] .lut_mask = 64'h00FF00FF55555555;
defparam \ulaIn1|ulaIn1MuxOut[4] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N33
cyclonev_lcell_comb \ula|Mux27~3 (
// Equation(s):
// \ula|Mux27~3_combout  = ( \control|aluOp [0] & ( \control|aluOp [1] & ( (!\control|aluOp [2] & (!\ulaIn1|ulaIn1MuxOut [4] & !\ulaIn2|ulaIn2MuxOut[4]~0_combout )) ) ) ) # ( !\control|aluOp [0] & ( \control|aluOp [1] & ( (!\control|aluOp [2] & 
// (!\ulaIn1|ulaIn1MuxOut [4] $ (!\ulaIn2|ulaIn2MuxOut[4]~0_combout ))) ) ) ) # ( \control|aluOp [0] & ( !\control|aluOp [1] & ( (!\control|aluOp [2] & ((\ulaIn2|ulaIn2MuxOut[4]~0_combout ) # (\ulaIn1|ulaIn1MuxOut [4]))) ) ) ) # ( !\control|aluOp [0] & ( 
// !\control|aluOp [1] & ( (!\control|aluOp [2] & (\ulaIn1|ulaIn1MuxOut [4] & \ulaIn2|ulaIn2MuxOut[4]~0_combout )) ) ) )

	.dataa(!\control|aluOp [2]),
	.datab(gnd),
	.datac(!\ulaIn1|ulaIn1MuxOut [4]),
	.datad(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datae(!\control|aluOp [0]),
	.dataf(!\control|aluOp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux27~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux27~3 .extended_lut = "off";
defparam \ula|Mux27~3 .lut_mask = 64'h000A0AAA0AA0A000;
defparam \ula|Mux27~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y8_N45
cyclonev_lcell_comb \ula|ShiftLeft0~12 (
// Equation(s):
// \ula|ShiftLeft0~12_combout  = ( \ula|ShiftLeft0~7_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # (\ula|ShiftLeft0~11_combout ))) ) ) # ( !\ula|ShiftLeft0~7_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & 
// (\ula|ShiftLeft0~11_combout  & !\ulaIn2|ulaIn2MuxOut[2]~3_combout )) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datab(gnd),
	.datac(!\ula|ShiftLeft0~11_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftLeft0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~12 .extended_lut = "off";
defparam \ula|ShiftLeft0~12 .lut_mask = 64'h0A000A000AAA0AAA;
defparam \ula|ShiftLeft0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N36
cyclonev_lcell_comb \ula|Mux27~1 (
// Equation(s):
// \ula|Mux27~1_combout  = ( \ula|ShiftLeft0~12_combout  & ( (!\ula|Mux28~0_combout  & (((\ula|Mux28~1_combout  & \ula|ShiftRight0~35_combout )))) # (\ula|Mux28~0_combout  & (((\ula|Mux28~1_combout )) # (\ulaIn1|ulaIn1MuxOut [31]))) ) ) # ( 
// !\ula|ShiftLeft0~12_combout  & ( (!\ula|Mux28~0_combout  & (((\ula|Mux28~1_combout  & \ula|ShiftRight0~35_combout )))) # (\ula|Mux28~0_combout  & (\ulaIn1|ulaIn1MuxOut [31] & (!\ula|Mux28~1_combout ))) ) )

	.dataa(!\ula|Mux28~0_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [31]),
	.datac(!\ula|Mux28~1_combout ),
	.datad(!\ula|ShiftRight0~35_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftLeft0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux27~1 .extended_lut = "off";
defparam \ula|Mux27~1 .lut_mask = 64'h101A101A151F151F;
defparam \ula|Mux27~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y8_N42
cyclonev_lcell_comb \ula|ShiftRight0~7 (
// Equation(s):
// \ula|ShiftRight0~7_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [7] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [5] ) ) ) 
// # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [6] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [4] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [5]),
	.datab(!\ulaIn1|ulaIn1MuxOut [4]),
	.datac(!\ulaIn1|ulaIn1MuxOut [6]),
	.datad(!\ulaIn1|ulaIn1MuxOut [7]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~7 .extended_lut = "off";
defparam \ula|ShiftRight0~7 .lut_mask = 64'h33330F0F555500FF;
defparam \ula|ShiftRight0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N33
cyclonev_lcell_comb \ula|Mux27~0 (
// Equation(s):
// \ula|Mux27~0_combout  = ( \ula|ShiftRight0~7_combout  & ( \ula|ShiftRight0~1_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # ((\ula|ShiftRight0~9_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// (((\ula|ShiftRight0~8_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout ))) ) ) ) # ( !\ula|ShiftRight0~7_combout  & ( \ula|ShiftRight0~1_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftRight0~9_combout 
// )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((\ula|ShiftRight0~8_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout ))) ) ) ) # ( \ula|ShiftRight0~7_combout  & ( !\ula|ShiftRight0~1_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # ((\ula|ShiftRight0~9_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftRight0~8_combout ))) ) ) ) # ( !\ula|ShiftRight0~7_combout  & ( 
// !\ula|ShiftRight0~1_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftRight0~9_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftRight0~8_combout ))) 
// ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datac(!\ula|ShiftRight0~8_combout ),
	.datad(!\ula|ShiftRight0~9_combout ),
	.datae(!\ula|ShiftRight0~7_combout ),
	.dataf(!\ula|ShiftRight0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux27~0 .extended_lut = "off";
defparam \ula|Mux27~0 .lut_mask = 64'h04268CAE15379DBF;
defparam \ula|Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N30
cyclonev_lcell_comb \ula|Mux27~2 (
// Equation(s):
// \ula|Mux27~2_combout  = ( \ula|Mux27~1_combout  & ( \ula|Mux27~0_combout  & ( (!\ula|Mux28~2_combout ) # ((!\ula|Mux28~5_combout  & (\ula|Add0~20_sumout )) # (\ula|Mux28~5_combout  & ((\ula|ShiftRight1~7_combout )))) ) ) ) # ( !\ula|Mux27~1_combout  & ( 
// \ula|Mux27~0_combout  & ( (!\ula|Mux28~5_combout  & (\ula|Add0~20_sumout  & ((\ula|Mux28~2_combout )))) # (\ula|Mux28~5_combout  & (((!\ula|Mux28~2_combout ) # (\ula|ShiftRight1~7_combout )))) ) ) ) # ( \ula|Mux27~1_combout  & ( !\ula|Mux27~0_combout  & ( 
// (!\ula|Mux28~5_combout  & (((!\ula|Mux28~2_combout )) # (\ula|Add0~20_sumout ))) # (\ula|Mux28~5_combout  & (((\ula|ShiftRight1~7_combout  & \ula|Mux28~2_combout )))) ) ) ) # ( !\ula|Mux27~1_combout  & ( !\ula|Mux27~0_combout  & ( (\ula|Mux28~2_combout  & 
// ((!\ula|Mux28~5_combout  & (\ula|Add0~20_sumout )) # (\ula|Mux28~5_combout  & ((\ula|ShiftRight1~7_combout ))))) ) ) )

	.dataa(!\ula|Mux28~5_combout ),
	.datab(!\ula|Add0~20_sumout ),
	.datac(!\ula|ShiftRight1~7_combout ),
	.datad(!\ula|Mux28~2_combout ),
	.datae(!\ula|Mux27~1_combout ),
	.dataf(!\ula|Mux27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux27~2 .extended_lut = "off";
defparam \ula|Mux27~2 .lut_mask = 64'h0027AA275527FF27;
defparam \ula|Mux27~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N54
cyclonev_lcell_comb \memToRegMux|memToRegOutput[4]~4 (
// Equation(s):
// \memToRegMux|memToRegOutput[4]~4_combout  = ( \ula|Mux27~2_combout  & ( (!\control|Decoder1~1_combout  & ((!\control|aluOp [3]) # ((\ula|Mux30~4_combout ) # (\ula|Mux27~3_combout )))) ) ) # ( !\ula|Mux27~2_combout  & ( (\control|aluOp [3] & 
// (!\control|Decoder1~1_combout  & ((\ula|Mux30~4_combout ) # (\ula|Mux27~3_combout )))) ) )

	.dataa(!\control|aluOp [3]),
	.datab(!\control|Decoder1~1_combout ),
	.datac(!\ula|Mux27~3_combout ),
	.datad(!\ula|Mux30~4_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux27~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[4]~4 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[4]~4 .lut_mask = 64'h044404448CCC8CCC;
defparam \memToRegMux|memToRegOutput[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N45
cyclonev_lcell_comb \ulaIn2|ulaIn2MuxOut[3]~4 (
// Equation(s):
// \ulaIn2|ulaIn2MuxOut[3]~4_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a3  & ( (!\control|in2Mux~combout ) # (\intMem|instruction[8]~DUPLICATE_q ) ) ) # ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a3  & ( (\control|in2Mux~combout  
// & \intMem|instruction[8]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|in2Mux~combout ),
	.datad(!\intMem|instruction[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn2|ulaIn2MuxOut[3]~4 .extended_lut = "off";
defparam \ulaIn2|ulaIn2MuxOut[3]~4 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \ulaIn2|ulaIn2MuxOut[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N3
cyclonev_lcell_comb \ula|Mux28~10 (
// Equation(s):
// \ula|Mux28~10_combout  = ( \ulaIn2|ulaIn2MuxOut[3]~4_combout  & ( \ulaIn1|ulaIn1MuxOut [3] & ( (!\control|aluOp [2] & !\control|aluOp [1]) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ( \ulaIn1|ulaIn1MuxOut [3] & ( (!\control|aluOp [2] & 
// (!\control|aluOp [1] $ (!\control|aluOp [0]))) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[3]~4_combout  & ( !\ulaIn1|ulaIn1MuxOut [3] & ( (!\control|aluOp [2] & (!\control|aluOp [1] $ (!\control|aluOp [0]))) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ( 
// !\ulaIn1|ulaIn1MuxOut [3] & ( (!\control|aluOp [2] & (\control|aluOp [1] & \control|aluOp [0])) ) ) )

	.dataa(!\control|aluOp [2]),
	.datab(gnd),
	.datac(!\control|aluOp [1]),
	.datad(!\control|aluOp [0]),
	.datae(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.dataf(!\ulaIn1|ulaIn1MuxOut [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux28~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux28~10 .extended_lut = "off";
defparam \ula|Mux28~10 .lut_mask = 64'h000A0AA00AA0A0A0;
defparam \ula|Mux28~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N6
cyclonev_lcell_comb \ula|Mux28~6 (
// Equation(s):
// \ula|Mux28~6_combout  = ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [3] & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (\ulaIn1|ulaIn1MuxOut [4])) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [6]))) ) ) ) # ( 
// !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [3] & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout ) # (\ulaIn1|ulaIn1MuxOut [5]) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn1|ulaIn1MuxOut [3] & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & 
// (\ulaIn1|ulaIn1MuxOut [4])) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [6]))) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn1|ulaIn1MuxOut [3] & ( (\ulaIn1|ulaIn1MuxOut [5] & \ulaIn2|ulaIn2MuxOut[1]~1_combout ) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [4]),
	.datab(!\ulaIn1|ulaIn1MuxOut [5]),
	.datac(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [6]),
	.datae(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.dataf(!\ulaIn1|ulaIn1MuxOut [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux28~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux28~6 .extended_lut = "off";
defparam \ula|Mux28~6 .lut_mask = 64'h0303505FF3F3505F;
defparam \ula|Mux28~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N54
cyclonev_lcell_comb \ula|Mux28~7 (
// Equation(s):
// \ula|Mux28~7_combout  = ( \ula|Mux28~6_combout  & ( \ula|ShiftRight0~28_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftRight0~29_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// (\ula|ShiftRight0~30_combout ))) ) ) ) # ( !\ula|Mux28~6_combout  & ( \ula|ShiftRight0~28_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftRight0~29_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # ((\ula|ShiftRight0~30_combout )))) ) ) ) # ( \ula|Mux28~6_combout  & ( !\ula|ShiftRight0~28_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # ((\ula|ShiftRight0~29_combout 
// )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftRight0~30_combout ))) ) ) ) # ( !\ula|Mux28~6_combout  & ( !\ula|ShiftRight0~28_combout  & ( (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((\ula|ShiftRight0~29_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftRight0~30_combout )))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datac(!\ula|ShiftRight0~30_combout ),
	.datad(!\ula|ShiftRight0~29_combout ),
	.datae(!\ula|Mux28~6_combout ),
	.dataf(!\ula|ShiftRight0~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux28~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux28~7 .extended_lut = "off";
defparam \ula|Mux28~7 .lut_mask = 64'h012389AB4567CDEF;
defparam \ula|Mux28~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N48
cyclonev_lcell_comb \ula|Mux28~8 (
// Equation(s):
// \ula|Mux28~8_combout  = ( \ula|ShiftLeft0~10_combout  & ( \ula|ShiftRight0~34_combout  & ( (!\ula|Mux28~0_combout  & (((\ula|Mux28~1_combout )))) # (\ula|Mux28~0_combout  & ((!\ula|Mux28~1_combout  & ((\ulaIn1|ulaIn1MuxOut [31]))) # (\ula|Mux28~1_combout  
// & (\ula|ShiftRight0~11_combout )))) ) ) ) # ( !\ula|ShiftLeft0~10_combout  & ( \ula|ShiftRight0~34_combout  & ( (!\ula|Mux28~0_combout  & ((\ula|Mux28~1_combout ))) # (\ula|Mux28~0_combout  & (\ulaIn1|ulaIn1MuxOut [31] & !\ula|Mux28~1_combout )) ) ) ) # ( 
// \ula|ShiftLeft0~10_combout  & ( !\ula|ShiftRight0~34_combout  & ( (\ula|Mux28~0_combout  & ((!\ula|Mux28~1_combout  & ((\ulaIn1|ulaIn1MuxOut [31]))) # (\ula|Mux28~1_combout  & (\ula|ShiftRight0~11_combout )))) ) ) ) # ( !\ula|ShiftLeft0~10_combout  & ( 
// !\ula|ShiftRight0~34_combout  & ( (\ulaIn1|ulaIn1MuxOut [31] & (\ula|Mux28~0_combout  & !\ula|Mux28~1_combout )) ) ) )

	.dataa(!\ula|ShiftRight0~11_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [31]),
	.datac(!\ula|Mux28~0_combout ),
	.datad(!\ula|Mux28~1_combout ),
	.datae(!\ula|ShiftLeft0~10_combout ),
	.dataf(!\ula|ShiftRight0~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux28~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux28~8 .extended_lut = "off";
defparam \ula|Mux28~8 .lut_mask = 64'h0300030503F003F5;
defparam \ula|Mux28~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N18
cyclonev_lcell_comb \ula|Mux28~9 (
// Equation(s):
// \ula|Mux28~9_combout  = ( \ula|ShiftRight1~5_combout  & ( \ula|Mux28~8_combout  & ( (!\ula|Mux28~5_combout  & (((!\ula|Mux28~2_combout )) # (\ula|Add0~16_sumout ))) # (\ula|Mux28~5_combout  & (((\ula|Mux28~2_combout ) # (\ula|Mux28~7_combout )))) ) ) ) # 
// ( !\ula|ShiftRight1~5_combout  & ( \ula|Mux28~8_combout  & ( (!\ula|Mux28~5_combout  & (((!\ula|Mux28~2_combout )) # (\ula|Add0~16_sumout ))) # (\ula|Mux28~5_combout  & (((\ula|Mux28~7_combout  & !\ula|Mux28~2_combout )))) ) ) ) # ( 
// \ula|ShiftRight1~5_combout  & ( !\ula|Mux28~8_combout  & ( (!\ula|Mux28~5_combout  & (\ula|Add0~16_sumout  & ((\ula|Mux28~2_combout )))) # (\ula|Mux28~5_combout  & (((\ula|Mux28~2_combout ) # (\ula|Mux28~7_combout )))) ) ) ) # ( 
// !\ula|ShiftRight1~5_combout  & ( !\ula|Mux28~8_combout  & ( (!\ula|Mux28~5_combout  & (\ula|Add0~16_sumout  & ((\ula|Mux28~2_combout )))) # (\ula|Mux28~5_combout  & (((\ula|Mux28~7_combout  & !\ula|Mux28~2_combout )))) ) ) )

	.dataa(!\ula|Mux28~5_combout ),
	.datab(!\ula|Add0~16_sumout ),
	.datac(!\ula|Mux28~7_combout ),
	.datad(!\ula|Mux28~2_combout ),
	.datae(!\ula|ShiftRight1~5_combout ),
	.dataf(!\ula|Mux28~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux28~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux28~9 .extended_lut = "off";
defparam \ula|Mux28~9 .lut_mask = 64'h05220577AF22AF77;
defparam \ula|Mux28~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N24
cyclonev_lcell_comb \memToRegMux|memToRegOutput[3]~3 (
// Equation(s):
// \memToRegMux|memToRegOutput[3]~3_combout  = ( \ula|Mux28~9_combout  & ( (!\control|Decoder1~1_combout  & ((!\control|aluOp [3]) # ((\ula|Mux30~4_combout ) # (\ula|Mux28~10_combout )))) ) ) # ( !\ula|Mux28~9_combout  & ( (\control|aluOp [3] & 
// (!\control|Decoder1~1_combout  & ((\ula|Mux30~4_combout ) # (\ula|Mux28~10_combout )))) ) )

	.dataa(!\control|aluOp [3]),
	.datab(!\control|Decoder1~1_combout ),
	.datac(!\ula|Mux28~10_combout ),
	.datad(!\ula|Mux30~4_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux28~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[3]~3 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[3]~3 .lut_mask = 64'h044404448CCC8CCC;
defparam \memToRegMux|memToRegOutput[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N57
cyclonev_lcell_comb \ulaIn1|Mux2~0 (
// Equation(s):
// \ulaIn1|Mux2~0_combout  = ( \control|in1Mux [1] & ( \intMem|instruction[2]~DUPLICATE_q  ) ) # ( !\control|in1Mux [1] & ( (!\control|in1Mux [0] & ((\regmem|regMemory_rtl_0|auto_generated|ram_block1a2 ))) # (\control|in1Mux [0] & 
// (\intMem|instruction[2]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\control|in1Mux [0]),
	.datac(!\intMem|instruction[2]~DUPLICATE_q ),
	.datad(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a2 ),
	.datae(gnd),
	.dataf(!\control|in1Mux [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux2~0 .extended_lut = "off";
defparam \ulaIn1|Mux2~0 .lut_mask = 64'h03CF03CF0F0F0F0F;
defparam \ulaIn1|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N3
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[2] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [2] = ( \ulaIn1|Mux2~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [2]) # (\ulaIn1|Mux32~0_combout ) ) ) # ( !\ulaIn1|Mux2~0_combout  & ( (!\ulaIn1|Mux32~0_combout  & \ulaIn1|ulaIn1MuxOut [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|Mux32~0_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [2]),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[2] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[2] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \ulaIn1|ulaIn1MuxOut[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y8_N6
cyclonev_lcell_comb \ula|Mux29~4 (
// Equation(s):
// \ula|Mux29~4_combout  = ( \ulaIn2|ulaIn2MuxOut[2]~3_combout  & ( (!\control|aluOp [2] & (!\control|aluOp [1] $ (((!\control|aluOp [0] & !\ulaIn1|ulaIn1MuxOut [2]))))) ) ) # ( !\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ( (!\control|aluOp [2] & ((!\control|aluOp 
// [0] & (\control|aluOp [1] & \ulaIn1|ulaIn1MuxOut [2])) # (\control|aluOp [0] & (!\control|aluOp [1] $ (!\ulaIn1|ulaIn1MuxOut [2]))))) ) )

	.dataa(!\control|aluOp [2]),
	.datab(!\control|aluOp [0]),
	.datac(!\control|aluOp [1]),
	.datad(!\ulaIn1|ulaIn1MuxOut [2]),
	.datae(gnd),
	.dataf(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux29~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux29~4 .extended_lut = "off";
defparam \ula|Mux29~4 .lut_mask = 64'h0228022828A028A0;
defparam \ula|Mux29~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N12
cyclonev_lcell_comb \ula|Mux29~2 (
// Equation(s):
// \ula|Mux29~2_combout  = ( \ula|ShiftRight0~27_combout  & ( \ula|ShiftLeft0~9_combout  & ( (!\ula|Mux28~0_combout  & (((\ula|Mux28~1_combout )))) # (\ula|Mux28~0_combout  & ((!\ula|Mux28~1_combout  & ((\ulaIn1|ulaIn1MuxOut [31]))) # (\ula|Mux28~1_combout  
// & (\ula|ShiftRight0~11_combout )))) ) ) ) # ( !\ula|ShiftRight0~27_combout  & ( \ula|ShiftLeft0~9_combout  & ( (\ula|Mux28~0_combout  & ((!\ula|Mux28~1_combout  & ((\ulaIn1|ulaIn1MuxOut [31]))) # (\ula|Mux28~1_combout  & (\ula|ShiftRight0~11_combout )))) 
// ) ) ) # ( \ula|ShiftRight0~27_combout  & ( !\ula|ShiftLeft0~9_combout  & ( (!\ula|Mux28~0_combout  & (\ula|Mux28~1_combout )) # (\ula|Mux28~0_combout  & (!\ula|Mux28~1_combout  & \ulaIn1|ulaIn1MuxOut [31])) ) ) ) # ( !\ula|ShiftRight0~27_combout  & ( 
// !\ula|ShiftLeft0~9_combout  & ( (\ula|Mux28~0_combout  & (!\ula|Mux28~1_combout  & \ulaIn1|ulaIn1MuxOut [31])) ) ) )

	.dataa(!\ula|Mux28~0_combout ),
	.datab(!\ula|ShiftRight0~11_combout ),
	.datac(!\ula|Mux28~1_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [31]),
	.datae(!\ula|ShiftRight0~27_combout ),
	.dataf(!\ula|ShiftLeft0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux29~2 .extended_lut = "off";
defparam \ula|Mux29~2 .lut_mask = 64'h00500A5A01510B5B;
defparam \ula|Mux29~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N42
cyclonev_lcell_comb \ula|Mux29~0 (
// Equation(s):
// \ula|Mux29~0_combout  = ( \ulaIn1|ulaIn1MuxOut [3] & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout ) # (\ulaIn1|ulaIn1MuxOut [5]) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [3] & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( 
// (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & \ulaIn1|ulaIn1MuxOut [5]) ) ) ) # ( \ulaIn1|ulaIn1MuxOut [3] & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (\ulaIn1|ulaIn1MuxOut [2])) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & 
// ((\ulaIn1|ulaIn1MuxOut [4]))) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [3] & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (\ulaIn1|ulaIn1MuxOut [2])) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [4]))) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [2]),
	.datab(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datac(!\ulaIn1|ulaIn1MuxOut [4]),
	.datad(!\ulaIn1|ulaIn1MuxOut [5]),
	.datae(!\ulaIn1|ulaIn1MuxOut [3]),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux29~0 .extended_lut = "off";
defparam \ula|Mux29~0 .lut_mask = 64'h474747470033CCFF;
defparam \ula|Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N48
cyclonev_lcell_comb \ula|Mux29~1 (
// Equation(s):
// \ula|Mux29~1_combout  = ( \ula|ShiftRight0~20_combout  & ( \ula|ShiftRight0~21_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((\ula|Mux29~0_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # ((\ula|ShiftRight0~22_combout )))) ) ) ) # ( !\ula|ShiftRight0~20_combout  & ( \ula|ShiftRight0~21_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((\ula|Mux29~0_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout 
// ))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftRight0~22_combout ))) ) ) ) # ( \ula|ShiftRight0~20_combout  & ( !\ula|ShiftRight0~21_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|Mux29~0_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # ((\ula|ShiftRight0~22_combout )))) ) ) ) # ( !\ula|ShiftRight0~20_combout  & ( !\ula|ShiftRight0~21_combout 
//  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|Mux29~0_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftRight0~22_combout ))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datac(!\ula|ShiftRight0~22_combout ),
	.datad(!\ula|Mux29~0_combout ),
	.datae(!\ula|ShiftRight0~20_combout ),
	.dataf(!\ula|ShiftRight0~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux29~1 .extended_lut = "off";
defparam \ula|Mux29~1 .lut_mask = 64'h018945CD23AB67EF;
defparam \ula|Mux29~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N18
cyclonev_lcell_comb \ula|Mux29~3 (
// Equation(s):
// \ula|Mux29~3_combout  = ( \ula|Mux28~5_combout  & ( \ula|Mux29~1_combout  & ( (!\ula|Mux28~2_combout ) # (\ula|ShiftRight1~3_combout ) ) ) ) # ( !\ula|Mux28~5_combout  & ( \ula|Mux29~1_combout  & ( (!\ula|Mux28~2_combout  & ((\ula|Mux29~2_combout ))) # 
// (\ula|Mux28~2_combout  & (\ula|Add0~12_sumout )) ) ) ) # ( \ula|Mux28~5_combout  & ( !\ula|Mux29~1_combout  & ( (\ula|Mux28~2_combout  & \ula|ShiftRight1~3_combout ) ) ) ) # ( !\ula|Mux28~5_combout  & ( !\ula|Mux29~1_combout  & ( (!\ula|Mux28~2_combout  & 
// ((\ula|Mux29~2_combout ))) # (\ula|Mux28~2_combout  & (\ula|Add0~12_sumout )) ) ) )

	.dataa(!\ula|Mux28~2_combout ),
	.datab(!\ula|Add0~12_sumout ),
	.datac(!\ula|ShiftRight1~3_combout ),
	.datad(!\ula|Mux29~2_combout ),
	.datae(!\ula|Mux28~5_combout ),
	.dataf(!\ula|Mux29~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux29~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux29~3 .extended_lut = "off";
defparam \ula|Mux29~3 .lut_mask = 64'h11BB050511BBAFAF;
defparam \ula|Mux29~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N57
cyclonev_lcell_comb \memToRegMux|memToRegOutput[2]~2 (
// Equation(s):
// \memToRegMux|memToRegOutput[2]~2_combout  = ( \ula|Mux29~3_combout  & ( (!\control|Decoder1~1_combout  & ((!\control|aluOp [3]) # ((\ula|Mux29~4_combout ) # (\ula|Mux30~4_combout )))) ) ) # ( !\ula|Mux29~3_combout  & ( (\control|aluOp [3] & 
// (!\control|Decoder1~1_combout  & ((\ula|Mux29~4_combout ) # (\ula|Mux30~4_combout )))) ) )

	.dataa(!\control|aluOp [3]),
	.datab(!\ula|Mux30~4_combout ),
	.datac(!\ula|Mux29~4_combout ),
	.datad(!\control|Decoder1~1_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux29~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[2]~2 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[2]~2 .lut_mask = 64'h15001500BF00BF00;
defparam \memToRegMux|memToRegOutput[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N18
cyclonev_lcell_comb \ulaIn1|Mux30~0 (
// Equation(s):
// \ulaIn1|Mux30~0_combout  = ( \intMem|instruction[15]~DUPLICATE_q  & ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a30  & ( !\control|in1Mux [1] ) ) ) # ( !\intMem|instruction[15]~DUPLICATE_q  & ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a30  
// & ( (!\control|in1Mux [0] & !\control|in1Mux [1]) ) ) ) # ( \intMem|instruction[15]~DUPLICATE_q  & ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a30  & ( (\control|in1Mux [0] & !\control|in1Mux [1]) ) ) )

	.dataa(gnd),
	.datab(!\control|in1Mux [0]),
	.datac(gnd),
	.datad(!\control|in1Mux [1]),
	.datae(!\intMem|instruction[15]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a30 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux30~0 .extended_lut = "off";
defparam \ulaIn1|Mux30~0 .lut_mask = 64'h00003300CC00FF00;
defparam \ulaIn1|Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y8_N54
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[30] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [30] = ( \ulaIn1|ulaIn1MuxOut [30] & ( \ulaIn1|Mux32~0_combout  & ( \ulaIn1|Mux30~0_combout  ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [30] & ( \ulaIn1|Mux32~0_combout  & ( \ulaIn1|Mux30~0_combout  ) ) ) # ( \ulaIn1|ulaIn1MuxOut [30] & ( 
// !\ulaIn1|Mux32~0_combout  ) )

	.dataa(gnd),
	.datab(!\ulaIn1|Mux30~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ulaIn1|ulaIn1MuxOut [30]),
	.dataf(!\ulaIn1|Mux32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [30]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[30] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[30] .lut_mask = 64'h0000FFFF33333333;
defparam \ulaIn1|ulaIn1MuxOut[30] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y9_N36
cyclonev_lcell_comb \ula|LessThan0~40 (
// Equation(s):
// \ula|LessThan0~40_combout  = ( !\ula|LessThan0~37_combout  & ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a30  & ( (!\ulaIn1|ulaIn1MuxOut [30] & (((\ulaIn1|ulaIn1MuxOut [29] & \control|in2Mux~combout )))) # (\ulaIn1|ulaIn1MuxOut [30] & 
// (((!\regmem|regMemory_rtl_1|auto_generated|ram_block1a29  & \ulaIn1|ulaIn1MuxOut [29])) # (\control|in2Mux~combout ))) ) ) ) # ( !\ula|LessThan0~37_combout  & ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a30  & ( ((\ulaIn1|ulaIn1MuxOut [29] & 
// ((!\regmem|regMemory_rtl_1|auto_generated|ram_block1a29 ) # (\control|in2Mux~combout )))) # (\ulaIn1|ulaIn1MuxOut [30]) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [30]),
	.datab(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a29 ),
	.datac(!\ulaIn1|ulaIn1MuxOut [29]),
	.datad(!\control|in2Mux~combout ),
	.datae(!\ula|LessThan0~37_combout ),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a30 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~40 .extended_lut = "off";
defparam \ula|LessThan0~40 .lut_mask = 64'h5D5F0000045F0000;
defparam \ula|LessThan0~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N39
cyclonev_lcell_comb \ula|Mux30~4 (
// Equation(s):
// \ula|Mux30~4_combout  = ( \ula|LessThan0~39_combout  & ( (\ula|Mux31~4_combout  & \control|aluOp [2]) ) ) # ( !\ula|LessThan0~39_combout  & ( (\ula|Mux31~4_combout  & (\control|aluOp [2] & ((\ula|LessThan0~41_combout ) # (\ula|LessThan0~40_combout )))) ) 
// )

	.dataa(!\ula|LessThan0~40_combout ),
	.datab(!\ula|LessThan0~41_combout ),
	.datac(!\ula|Mux31~4_combout ),
	.datad(!\control|aluOp [2]),
	.datae(gnd),
	.dataf(!\ula|LessThan0~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux30~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux30~4 .extended_lut = "off";
defparam \ula|Mux30~4 .lut_mask = 64'h00070007000F000F;
defparam \ula|Mux30~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N24
cyclonev_lcell_comb \ula|Mux30~5 (
// Equation(s):
// \ula|Mux30~5_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\control|aluOp [2] & ( !\control|aluOp [1] $ (((!\ulaIn1|ulaIn1MuxOut [1] & !\control|aluOp [0]))) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\control|aluOp [2] & ( 
// (!\ulaIn1|ulaIn1MuxOut [1] & (\control|aluOp [0] & \control|aluOp [1])) # (\ulaIn1|ulaIn1MuxOut [1] & (!\control|aluOp [0] $ (!\control|aluOp [1]))) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [1]),
	.datab(!\control|aluOp [0]),
	.datac(!\control|aluOp [1]),
	.datad(gnd),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\control|aluOp [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux30~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux30~5 .extended_lut = "off";
defparam \ula|Mux30~5 .lut_mask = 64'h1616787800000000;
defparam \ula|Mux30~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N48
cyclonev_lcell_comb \ula|Mux30~0 (
// Equation(s):
// \ula|Mux30~0_combout  = ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [4] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [3] ) ) ) # ( 
// \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [2] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [1] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [1]),
	.datab(!\ulaIn1|ulaIn1MuxOut [3]),
	.datac(!\ulaIn1|ulaIn1MuxOut [2]),
	.datad(!\ulaIn1|ulaIn1MuxOut [4]),
	.datae(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux30~0 .extended_lut = "off";
defparam \ula|Mux30~0 .lut_mask = 64'h55550F0F333300FF;
defparam \ula|Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N12
cyclonev_lcell_comb \ula|Mux30~1 (
// Equation(s):
// \ula|Mux30~1_combout  = ( \ula|ShiftRight0~12_combout  & ( \ula|ShiftRight0~14_combout  & ( ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|Mux30~0_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftRight0~13_combout )))) # 
// (\ulaIn2|ulaIn2MuxOut[2]~3_combout ) ) ) ) # ( !\ula|ShiftRight0~12_combout  & ( \ula|ShiftRight0~14_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|Mux30~0_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~3_combout )))) # 
// (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((\ulaIn2|ulaIn2MuxOut[2]~3_combout ) # (\ula|ShiftRight0~13_combout )))) ) ) ) # ( \ula|ShiftRight0~12_combout  & ( !\ula|ShiftRight0~14_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & 
// (((\ulaIn2|ulaIn2MuxOut[2]~3_combout )) # (\ula|Mux30~0_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (((\ula|ShiftRight0~13_combout  & !\ulaIn2|ulaIn2MuxOut[2]~3_combout )))) ) ) ) # ( !\ula|ShiftRight0~12_combout  & ( !\ula|ShiftRight0~14_combout  
// & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|Mux30~0_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((\ula|ShiftRight0~13_combout ))))) ) ) )

	.dataa(!\ula|Mux30~0_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datac(!\ula|ShiftRight0~13_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datae(!\ula|ShiftRight0~12_combout ),
	.dataf(!\ula|ShiftRight0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux30~1 .extended_lut = "off";
defparam \ula|Mux30~1 .lut_mask = 64'h470047CC473347FF;
defparam \ula|Mux30~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N15
cyclonev_lcell_comb \ula|Mux30~2 (
// Equation(s):
// \ula|Mux30~2_combout  = ( \ula|ShiftRight0~19_combout  & ( \ula|ShiftLeft0~8_combout  & ( (!\ula|Mux28~0_combout  & (((\ula|Mux28~1_combout )))) # (\ula|Mux28~0_combout  & ((!\ula|Mux28~1_combout  & ((\ulaIn1|ulaIn1MuxOut [31]))) # (\ula|Mux28~1_combout  
// & (\ula|ShiftRight0~11_combout )))) ) ) ) # ( !\ula|ShiftRight0~19_combout  & ( \ula|ShiftLeft0~8_combout  & ( (\ula|Mux28~0_combout  & ((!\ula|Mux28~1_combout  & ((\ulaIn1|ulaIn1MuxOut [31]))) # (\ula|Mux28~1_combout  & (\ula|ShiftRight0~11_combout )))) 
// ) ) ) # ( \ula|ShiftRight0~19_combout  & ( !\ula|ShiftLeft0~8_combout  & ( (!\ula|Mux28~0_combout  & ((\ula|Mux28~1_combout ))) # (\ula|Mux28~0_combout  & (\ulaIn1|ulaIn1MuxOut [31] & !\ula|Mux28~1_combout )) ) ) ) # ( !\ula|ShiftRight0~19_combout  & ( 
// !\ula|ShiftLeft0~8_combout  & ( (\ula|Mux28~0_combout  & (\ulaIn1|ulaIn1MuxOut [31] & !\ula|Mux28~1_combout )) ) ) )

	.dataa(!\ula|Mux28~0_combout ),
	.datab(!\ula|ShiftRight0~11_combout ),
	.datac(!\ulaIn1|ulaIn1MuxOut [31]),
	.datad(!\ula|Mux28~1_combout ),
	.datae(!\ula|ShiftRight0~19_combout ),
	.dataf(!\ula|ShiftLeft0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux30~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux30~2 .extended_lut = "off";
defparam \ula|Mux30~2 .lut_mask = 64'h050005AA051105BB;
defparam \ula|Mux30~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N48
cyclonev_lcell_comb \ula|Mux30~3 (
// Equation(s):
// \ula|Mux30~3_combout  = ( \ula|Mux28~5_combout  & ( \ula|Mux30~2_combout  & ( (!\ula|Mux28~2_combout  & ((\ula|Mux30~1_combout ))) # (\ula|Mux28~2_combout  & (\ula|ShiftRight1~1_combout )) ) ) ) # ( !\ula|Mux28~5_combout  & ( \ula|Mux30~2_combout  & ( 
// (!\ula|Mux28~2_combout ) # (\ula|Add0~8_sumout ) ) ) ) # ( \ula|Mux28~5_combout  & ( !\ula|Mux30~2_combout  & ( (!\ula|Mux28~2_combout  & ((\ula|Mux30~1_combout ))) # (\ula|Mux28~2_combout  & (\ula|ShiftRight1~1_combout )) ) ) ) # ( !\ula|Mux28~5_combout  
// & ( !\ula|Mux30~2_combout  & ( (\ula|Add0~8_sumout  & \ula|Mux28~2_combout ) ) ) )

	.dataa(!\ula|Add0~8_sumout ),
	.datab(!\ula|ShiftRight1~1_combout ),
	.datac(!\ula|Mux30~1_combout ),
	.datad(!\ula|Mux28~2_combout ),
	.datae(!\ula|Mux28~5_combout ),
	.dataf(!\ula|Mux30~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux30~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux30~3 .extended_lut = "off";
defparam \ula|Mux30~3 .lut_mask = 64'h00550F33FF550F33;
defparam \ula|Mux30~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N0
cyclonev_lcell_comb \memToRegMux|memToRegOutput[1]~1 (
// Equation(s):
// \memToRegMux|memToRegOutput[1]~1_combout  = ( \ula|Mux30~5_combout  & ( \ula|Mux30~3_combout  & ( !\control|Decoder1~1_combout  ) ) ) # ( !\ula|Mux30~5_combout  & ( \ula|Mux30~3_combout  & ( (!\control|Decoder1~1_combout  & ((!\control|aluOp [3]) # 
// (\ula|Mux30~4_combout ))) ) ) ) # ( \ula|Mux30~5_combout  & ( !\ula|Mux30~3_combout  & ( (\control|aluOp [3] & !\control|Decoder1~1_combout ) ) ) ) # ( !\ula|Mux30~5_combout  & ( !\ula|Mux30~3_combout  & ( (\control|aluOp [3] & 
// (!\control|Decoder1~1_combout  & \ula|Mux30~4_combout )) ) ) )

	.dataa(!\control|aluOp [3]),
	.datab(!\control|Decoder1~1_combout ),
	.datac(!\ula|Mux30~4_combout ),
	.datad(gnd),
	.datae(!\ula|Mux30~5_combout ),
	.dataf(!\ula|Mux30~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[1]~1 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[1]~1 .lut_mask = 64'h040444448C8CCCCC;
defparam \memToRegMux|memToRegOutput[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N42
cyclonev_lcell_comb \ulaIn2|ulaIn2MuxOut[4]~0 (
// Equation(s):
// \ulaIn2|ulaIn2MuxOut[4]~0_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a4  & ( (!\control|in2Mux~combout ) # (\intMem|instruction[10]~DUPLICATE_q ) ) ) # ( !\regmem|regMemory_rtl_1|auto_generated|ram_block1a4  & ( (\control|in2Mux~combout 
//  & \intMem|instruction[10]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\control|in2Mux~combout ),
	.datac(!\intMem|instruction[10]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn2|ulaIn2MuxOut[4]~0 .extended_lut = "off";
defparam \ulaIn2|ulaIn2MuxOut[4]~0 .lut_mask = 64'h03030303CFCFCFCF;
defparam \ulaIn2|ulaIn2MuxOut[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y8_N3
cyclonev_lcell_comb \ula|ShiftRight0~6 (
// Equation(s):
// \ula|ShiftRight0~6_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [3] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [1] ) ) ) 
// # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [2] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [0] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [1]),
	.datab(!\ulaIn1|ulaIn1MuxOut [3]),
	.datac(!\ulaIn1|ulaIn1MuxOut [0]),
	.datad(!\ulaIn1|ulaIn1MuxOut [2]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~6 .extended_lut = "off";
defparam \ula|ShiftRight0~6 .lut_mask = 64'h0F0F00FF55553333;
defparam \ula|ShiftRight0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y8_N30
cyclonev_lcell_comb \ula|ShiftRight0~10 (
// Equation(s):
// \ula|ShiftRight0~10_combout  = ( \ula|ShiftRight0~8_combout  & ( \ula|ShiftRight0~7_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # (\ula|ShiftRight0~6_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & 
// (((!\ulaIn2|ulaIn2MuxOut[3]~4_combout )) # (\ula|ShiftRight0~9_combout ))) ) ) ) # ( !\ula|ShiftRight0~8_combout  & ( \ula|ShiftRight0~7_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((\ula|ShiftRight0~6_combout  & 
// !\ulaIn2|ulaIn2MuxOut[3]~4_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((!\ulaIn2|ulaIn2MuxOut[3]~4_combout )) # (\ula|ShiftRight0~9_combout ))) ) ) ) # ( \ula|ShiftRight0~8_combout  & ( !\ula|ShiftRight0~7_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((\ulaIn2|ulaIn2MuxOut[3]~4_combout ) # (\ula|ShiftRight0~6_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftRight0~9_combout  & ((\ulaIn2|ulaIn2MuxOut[3]~4_combout )))) ) ) ) # ( 
// !\ula|ShiftRight0~8_combout  & ( !\ula|ShiftRight0~7_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (((\ula|ShiftRight0~6_combout  & !\ulaIn2|ulaIn2MuxOut[3]~4_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~3_combout  & (\ula|ShiftRight0~9_combout  & 
// ((\ulaIn2|ulaIn2MuxOut[3]~4_combout )))) ) ) )

	.dataa(!\ula|ShiftRight0~9_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[2]~3_combout ),
	.datac(!\ula|ShiftRight0~6_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datae(!\ula|ShiftRight0~8_combout ),
	.dataf(!\ula|ShiftRight0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~10 .extended_lut = "off";
defparam \ula|ShiftRight0~10 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \ula|ShiftRight0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N24
cyclonev_lcell_comb \ula|Add0~6 (
// Equation(s):
// \ula|Add0~6_combout  = ( \ula|ShiftLeft0~6_combout  & ( \ula|ShiftRight0~5_combout  & ( (\control|aluOp [1] & \ula|Add0~3_sumout ) ) ) ) # ( !\ula|ShiftLeft0~6_combout  & ( \ula|ShiftRight0~5_combout  & ( (!\control|aluOp [1] & 
// (((\ula|ShiftRight0~10_combout )) # (\ulaIn2|ulaIn2MuxOut[4]~0_combout ))) # (\control|aluOp [1] & (((\ula|Add0~3_sumout )))) ) ) ) # ( \ula|ShiftLeft0~6_combout  & ( !\ula|ShiftRight0~5_combout  & ( (\control|aluOp [1] & \ula|Add0~3_sumout ) ) ) ) # ( 
// !\ula|ShiftLeft0~6_combout  & ( !\ula|ShiftRight0~5_combout  & ( (!\control|aluOp [1] & (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & (\ula|ShiftRight0~10_combout ))) # (\control|aluOp [1] & (((\ula|Add0~3_sumout )))) ) ) )

	.dataa(!\control|aluOp [1]),
	.datab(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datac(!\ula|ShiftRight0~10_combout ),
	.datad(!\ula|Add0~3_sumout ),
	.datae(!\ula|ShiftLeft0~6_combout ),
	.dataf(!\ula|ShiftRight0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~6 .extended_lut = "off";
defparam \ula|Add0~6 .lut_mask = 64'h085D00552A7F0055;
defparam \ula|Add0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N18
cyclonev_lcell_comb \ula|Mux31~1 (
// Equation(s):
// \ula|Mux31~1_combout  = ( \regmem|regMemory_rtl_1|auto_generated|ram_block1a31  & ( (!\control|aluOp [0] & (!\ulaIn1|ulaIn1MuxOut [31] & !\control|in2Mux~combout )) # (\control|aluOp [0] & (\ulaIn1|ulaIn1MuxOut [31] & \control|in2Mux~combout )) ) ) # ( 
// !\regmem|regMemory_rtl_1|auto_generated|ram_block1a31  & ( (\control|aluOp [0] & \ulaIn1|ulaIn1MuxOut [31]) ) )

	.dataa(!\control|aluOp [0]),
	.datab(gnd),
	.datac(!\ulaIn1|ulaIn1MuxOut [31]),
	.datad(!\control|in2Mux~combout ),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_1|auto_generated|ram_block1a31 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux31~1 .extended_lut = "off";
defparam \ula|Mux31~1 .lut_mask = 64'h05050505A005A005;
defparam \ula|Mux31~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N42
cyclonev_lcell_comb \ula|Mux31~2 (
// Equation(s):
// \ula|Mux31~2_combout  = ( \ula|LessThan0~39_combout  & ( !\control|aluOp [1] ) ) # ( !\ula|LessThan0~39_combout  & ( (!\control|aluOp [1] & ((\ula|Mux31~1_combout ) # (\ula|LessThan0~40_combout ))) ) )

	.dataa(!\ula|LessThan0~40_combout ),
	.datab(gnd),
	.datac(!\control|aluOp [1]),
	.datad(!\ula|Mux31~1_combout ),
	.datae(gnd),
	.dataf(!\ula|LessThan0~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux31~2 .extended_lut = "off";
defparam \ula|Mux31~2 .lut_mask = 64'h50F050F0F0F0F0F0;
defparam \ula|Mux31~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y8_N12
cyclonev_lcell_comb \ula|Mux31~0 (
// Equation(s):
// \ula|Mux31~0_combout  = (!\control|aluOp [0] & ((!\control|aluOp [1] & (\ulaIn1|ulaIn1MuxOut [0] & \ulaIn2|ulaIn2MuxOut[0]~2_combout )) # (\control|aluOp [1] & (!\ulaIn1|ulaIn1MuxOut [0] $ (!\ulaIn2|ulaIn2MuxOut[0]~2_combout ))))) # (\control|aluOp [0] & 
// (!\control|aluOp [1] $ (((!\ulaIn1|ulaIn1MuxOut [0] & !\ulaIn2|ulaIn2MuxOut[0]~2_combout )))))

	.dataa(!\control|aluOp [1]),
	.datab(!\control|aluOp [0]),
	.datac(!\ulaIn1|ulaIn1MuxOut [0]),
	.datad(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux31~0 .extended_lut = "off";
defparam \ula|Mux31~0 .lut_mask = 64'h166A166A166A166A;
defparam \ula|Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N48
cyclonev_lcell_comb \ula|Add0~0 (
// Equation(s):
// \ula|Add0~0_combout  = ( \control|aluOp [1] & ( (!\control|aluOp [0] & !\ula|ShiftLeft0~6_combout ) ) ) # ( !\control|aluOp [1] & ( (\control|aluOp [0] & !\ula|ShiftLeft0~6_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|aluOp [0]),
	.datad(!\ula|ShiftLeft0~6_combout ),
	.datae(gnd),
	.dataf(!\control|aluOp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~0 .extended_lut = "off";
defparam \ula|Add0~0 .lut_mask = 64'h0F000F00F000F000;
defparam \ula|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N48
cyclonev_lcell_comb \ula|Add0~145 (
// Equation(s):
// \ula|Add0~145_combout  = ( !\ula|ShiftLeft0~6_combout  & ( (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & (\ula|ShiftLeft0~7_combout  & (\ula|ShiftRight0~11_combout  & (!\control|aluOp [1] $ (\control|aluOp [0]))))) ) ) # ( \ula|ShiftLeft0~6_combout  & ( 
// (\control|aluOp [1] & (((\ulaIn1|ulaIn1MuxOut [31] & ((!\control|aluOp [0])))))) ) )

	.dataa(!\control|aluOp [1]),
	.datab(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datac(!\ulaIn1|ulaIn1MuxOut [31]),
	.datad(!\ula|ShiftRight0~11_combout ),
	.datae(!\ula|ShiftLeft0~6_combout ),
	.dataf(!\control|aluOp [0]),
	.datag(!\ula|ShiftLeft0~7_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~145 .extended_lut = "on";
defparam \ula|Add0~145 .lut_mask = 64'h0008050500040000;
defparam \ula|Add0~145 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N12
cyclonev_lcell_comb \ula|Add0~1 (
// Equation(s):
// \ula|Add0~1_combout  = ( !\ula|Add0~145_combout  & ( (!\ula|Add0~0_combout ) # ((!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & (!\ula|ShiftRight0~10_combout )) # (\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ((!\ula|ShiftRight0~5_combout )))) ) )

	.dataa(!\ula|ShiftRight0~10_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datac(!\ula|ShiftRight0~5_combout ),
	.datad(!\ula|Add0~0_combout ),
	.datae(gnd),
	.dataf(!\ula|Add0~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~1 .extended_lut = "off";
defparam \ula|Add0~1 .lut_mask = 64'hFFB8FFB800000000;
defparam \ula|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N18
cyclonev_lcell_comb \ula|Mux31~3 (
// Equation(s):
// \ula|Mux31~3_combout  = ( \ula|Mux31~0_combout  & ( \ula|Add0~1_combout  & ( (!\control|aluOp [2] & (\control|aluOp [3])) # (\control|aluOp [2] & ((!\control|aluOp [3] & (\ula|Add0~6_combout )) # (\control|aluOp [3] & ((\ula|Mux31~2_combout ))))) ) ) ) # 
// ( !\ula|Mux31~0_combout  & ( \ula|Add0~1_combout  & ( (\control|aluOp [2] & ((!\control|aluOp [3] & (\ula|Add0~6_combout )) # (\control|aluOp [3] & ((\ula|Mux31~2_combout ))))) ) ) ) # ( \ula|Mux31~0_combout  & ( !\ula|Add0~1_combout  & ( (!\control|aluOp 
// [2]) # ((!\control|aluOp [3] & (\ula|Add0~6_combout )) # (\control|aluOp [3] & ((\ula|Mux31~2_combout )))) ) ) ) # ( !\ula|Mux31~0_combout  & ( !\ula|Add0~1_combout  & ( (!\control|aluOp [2] & (!\control|aluOp [3])) # (\control|aluOp [2] & 
// ((!\control|aluOp [3] & (\ula|Add0~6_combout )) # (\control|aluOp [3] & ((\ula|Mux31~2_combout ))))) ) ) )

	.dataa(!\control|aluOp [2]),
	.datab(!\control|aluOp [3]),
	.datac(!\ula|Add0~6_combout ),
	.datad(!\ula|Mux31~2_combout ),
	.datae(!\ula|Mux31~0_combout ),
	.dataf(!\ula|Add0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux31~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux31~3 .extended_lut = "off";
defparam \ula|Mux31~3 .lut_mask = 64'h8C9DAEBF04152637;
defparam \ula|Mux31~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y8_N24
cyclonev_lcell_comb \ula|Mux30~6 (
// Equation(s):
// \ula|Mux30~6_combout  = ( \ula|Mux30~5_combout  & ( (\ula|Mux30~3_combout ) # (\control|aluOp [3]) ) ) # ( !\ula|Mux30~5_combout  & ( (!\control|aluOp [3] & ((\ula|Mux30~3_combout ))) # (\control|aluOp [3] & (\ula|Mux30~4_combout )) ) )

	.dataa(!\control|aluOp [3]),
	.datab(!\ula|Mux30~4_combout ),
	.datac(!\ula|Mux30~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux30~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux30~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux30~6 .extended_lut = "off";
defparam \ula|Mux30~6 .lut_mask = 64'h1B1B1B1B5F5F5F5F;
defparam \ula|Mux30~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N27
cyclonev_lcell_comb \ula|Mux29~5 (
// Equation(s):
// \ula|Mux29~5_combout  = ( \control|aluOp [3] & ( (\ula|Mux30~4_combout ) # (\ula|Mux29~4_combout ) ) ) # ( !\control|aluOp [3] & ( \ula|Mux29~3_combout  ) )

	.dataa(gnd),
	.datab(!\ula|Mux29~3_combout ),
	.datac(!\ula|Mux29~4_combout ),
	.datad(!\ula|Mux30~4_combout ),
	.datae(gnd),
	.dataf(!\control|aluOp [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux29~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux29~5 .extended_lut = "off";
defparam \ula|Mux29~5 .lut_mask = 64'h333333330FFF0FFF;
defparam \ula|Mux29~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y8_N0
cyclonev_lcell_comb \ula|Mux28~11 (
// Equation(s):
// \ula|Mux28~11_combout  = ( \ula|Mux28~10_combout  & ( \ula|Mux30~4_combout  & ( (\control|aluOp [3]) # (\ula|Mux28~9_combout ) ) ) ) # ( !\ula|Mux28~10_combout  & ( \ula|Mux30~4_combout  & ( (\control|aluOp [3]) # (\ula|Mux28~9_combout ) ) ) ) # ( 
// \ula|Mux28~10_combout  & ( !\ula|Mux30~4_combout  & ( (\control|aluOp [3]) # (\ula|Mux28~9_combout ) ) ) ) # ( !\ula|Mux28~10_combout  & ( !\ula|Mux30~4_combout  & ( (\ula|Mux28~9_combout  & !\control|aluOp [3]) ) ) )

	.dataa(!\ula|Mux28~9_combout ),
	.datab(gnd),
	.datac(!\control|aluOp [3]),
	.datad(gnd),
	.datae(!\ula|Mux28~10_combout ),
	.dataf(!\ula|Mux30~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux28~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux28~11 .extended_lut = "off";
defparam \ula|Mux28~11 .lut_mask = 64'h50505F5F5F5F5F5F;
defparam \ula|Mux28~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y8_N33
cyclonev_lcell_comb \ula|Mux27~4 (
// Equation(s):
// \ula|Mux27~4_combout  = ( \ula|Mux27~3_combout  & ( (\ula|Mux27~2_combout ) # (\control|aluOp [3]) ) ) # ( !\ula|Mux27~3_combout  & ( (!\control|aluOp [3] & (\ula|Mux27~2_combout )) # (\control|aluOp [3] & ((\ula|Mux30~4_combout ))) ) )

	.dataa(!\control|aluOp [3]),
	.datab(gnd),
	.datac(!\ula|Mux27~2_combout ),
	.datad(!\ula|Mux30~4_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux27~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux27~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux27~4 .extended_lut = "off";
defparam \ula|Mux27~4 .lut_mask = 64'h0A5F0A5F5F5F5F5F;
defparam \ula|Mux27~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N51
cyclonev_lcell_comb \ula|Mux26~4 (
// Equation(s):
// \ula|Mux26~4_combout  = ( \ula|Mux26~3_combout  & ( (\ula|Mux26~2_combout ) # (\control|aluOp [3]) ) ) # ( !\ula|Mux26~3_combout  & ( (!\control|aluOp [3] & (\ula|Mux26~2_combout )) # (\control|aluOp [3] & ((\ula|Mux30~4_combout ))) ) )

	.dataa(!\control|aluOp [3]),
	.datab(gnd),
	.datac(!\ula|Mux26~2_combout ),
	.datad(!\ula|Mux30~4_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux26~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux26~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux26~4 .extended_lut = "off";
defparam \ula|Mux26~4 .lut_mask = 64'h0A5F0A5F5F5F5F5F;
defparam \ula|Mux26~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y8_N27
cyclonev_lcell_comb \ula|Mux25~4 (
// Equation(s):
// \ula|Mux25~4_combout  = (!\control|aluOp [3] & (((\ula|Mux25~2_combout )))) # (\control|aluOp [3] & (((\ula|Mux25~3_combout )) # (\ula|Mux30~4_combout )))

	.dataa(!\control|aluOp [3]),
	.datab(!\ula|Mux30~4_combout ),
	.datac(!\ula|Mux25~2_combout ),
	.datad(!\ula|Mux25~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux25~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux25~4 .extended_lut = "off";
defparam \ula|Mux25~4 .lut_mask = 64'h1B5F1B5F1B5F1B5F;
defparam \ula|Mux25~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y8_N42
cyclonev_lcell_comb \ula|Mux24~4 (
// Equation(s):
// \ula|Mux24~4_combout  = ( \ula|Mux24~2_combout  & ( \ula|Mux30~4_combout  ) ) # ( !\ula|Mux24~2_combout  & ( \ula|Mux30~4_combout  & ( \control|aluOp [3] ) ) ) # ( \ula|Mux24~2_combout  & ( !\ula|Mux30~4_combout  & ( (!\control|aluOp [3]) # 
// (\ula|Mux24~3_combout ) ) ) ) # ( !\ula|Mux24~2_combout  & ( !\ula|Mux30~4_combout  & ( (\control|aluOp [3] & \ula|Mux24~3_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|aluOp [3]),
	.datad(!\ula|Mux24~3_combout ),
	.datae(!\ula|Mux24~2_combout ),
	.dataf(!\ula|Mux30~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux24~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux24~4 .extended_lut = "off";
defparam \ula|Mux24~4 .lut_mask = 64'h000FF0FF0F0FFFFF;
defparam \ula|Mux24~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y8_N51
cyclonev_lcell_comb \ula|Mux23~4 (
// Equation(s):
// \ula|Mux23~4_combout  = ( \ula|Mux30~4_combout  & ( \control|aluOp [3] ) ) # ( !\ula|Mux30~4_combout  & ( \control|aluOp [3] & ( \ula|Mux23~3_combout  ) ) ) # ( \ula|Mux30~4_combout  & ( !\control|aluOp [3] & ( \ula|Mux23~2_combout  ) ) ) # ( 
// !\ula|Mux30~4_combout  & ( !\control|aluOp [3] & ( \ula|Mux23~2_combout  ) ) )

	.dataa(!\ula|Mux23~3_combout ),
	.datab(gnd),
	.datac(!\ula|Mux23~2_combout ),
	.datad(gnd),
	.datae(!\ula|Mux30~4_combout ),
	.dataf(!\control|aluOp [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux23~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux23~4 .extended_lut = "off";
defparam \ula|Mux23~4 .lut_mask = 64'h0F0F0F0F5555FFFF;
defparam \ula|Mux23~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y8_N45
cyclonev_lcell_comb \ula|Mux22~14 (
// Equation(s):
// \ula|Mux22~14_combout  = ( \ula|Mux22~13_combout  & ( (!\control|aluOp [3] & (((\ula|Mux22~12_combout )))) # (\control|aluOp [3] & ((!\control|aluOp [2]) # ((\ula|Mux30~4_combout )))) ) ) # ( !\ula|Mux22~13_combout  & ( (!\control|aluOp [3] & 
// (\ula|Mux22~12_combout )) # (\control|aluOp [3] & ((\ula|Mux30~4_combout ))) ) )

	.dataa(!\control|aluOp [3]),
	.datab(!\control|aluOp [2]),
	.datac(!\ula|Mux22~12_combout ),
	.datad(!\ula|Mux30~4_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux22~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux22~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux22~14 .extended_lut = "off";
defparam \ula|Mux22~14 .lut_mask = 64'h0A5F0A5F4E5F4E5F;
defparam \ula|Mux22~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y8_N42
cyclonev_lcell_comb \ula|Mux21~5 (
// Equation(s):
// \ula|Mux21~5_combout  = ( \ula|Mux21~3_combout  & ( (!\control|aluOp [3]) # (((!\control|aluOp [2] & \ula|Mux21~4_combout )) # (\ula|Mux30~4_combout )) ) ) # ( !\ula|Mux21~3_combout  & ( (\control|aluOp [3] & (((!\control|aluOp [2] & \ula|Mux21~4_combout 
// )) # (\ula|Mux30~4_combout ))) ) )

	.dataa(!\control|aluOp [3]),
	.datab(!\control|aluOp [2]),
	.datac(!\ula|Mux21~4_combout ),
	.datad(!\ula|Mux30~4_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux21~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux21~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux21~5 .extended_lut = "off";
defparam \ula|Mux21~5 .lut_mask = 64'h04550455AEFFAEFF;
defparam \ula|Mux21~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N51
cyclonev_lcell_comb \ula|Mux19~4 (
// Equation(s):
// \ula|Mux19~4_combout  = ( \ula|Mux19~3_combout  & ( (\ula|Mux19~2_combout ) # (\control|aluOp [3]) ) ) # ( !\ula|Mux19~3_combout  & ( (!\control|aluOp [3] & ((\ula|Mux19~2_combout ))) # (\control|aluOp [3] & (\ula|Mux30~4_combout )) ) )

	.dataa(!\ula|Mux30~4_combout ),
	.datab(!\control|aluOp [3]),
	.datac(!\ula|Mux19~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux19~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux19~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux19~4 .extended_lut = "off";
defparam \ula|Mux19~4 .lut_mask = 64'h1D1D1D1D3F3F3F3F;
defparam \ula|Mux19~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N27
cyclonev_lcell_comb \ula|Mux18~4 (
// Equation(s):
// \ula|Mux18~4_combout  = ( \ula|Mux18~3_combout  & ( (\ula|Mux18~2_combout ) # (\control|aluOp [3]) ) ) # ( !\ula|Mux18~3_combout  & ( (!\control|aluOp [3] & ((\ula|Mux18~2_combout ))) # (\control|aluOp [3] & (\ula|Mux30~4_combout )) ) )

	.dataa(!\ula|Mux30~4_combout ),
	.datab(!\control|aluOp [3]),
	.datac(!\ula|Mux18~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux18~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux18~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux18~4 .extended_lut = "off";
defparam \ula|Mux18~4 .lut_mask = 64'h1D1D1D1D3F3F3F3F;
defparam \ula|Mux18~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N21
cyclonev_lcell_comb \ula|Mux17~5 (
// Equation(s):
// \ula|Mux17~5_combout  = ( \ula|Mux17~2_combout  & ( (!\control|aluOp [3]) # (\ula|Mux17~4_combout ) ) ) # ( !\ula|Mux17~2_combout  & ( (\ula|Mux17~4_combout  & \control|aluOp [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ula|Mux17~4_combout ),
	.datad(!\control|aluOp [3]),
	.datae(gnd),
	.dataf(!\ula|Mux17~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux17~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux17~5 .extended_lut = "off";
defparam \ula|Mux17~5 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \ula|Mux17~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N9
cyclonev_lcell_comb \ula|LessThan0~42 (
// Equation(s):
// \ula|LessThan0~42_combout  = ( \ula|LessThan0~13_combout  & ( (\ula|LessThan0~6_combout  & \ula|LessThan0~8_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ula|LessThan0~6_combout ),
	.datad(!\ula|LessThan0~8_combout ),
	.datae(gnd),
	.dataf(!\ula|LessThan0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~42 .extended_lut = "off";
defparam \ula|LessThan0~42 .lut_mask = 64'h00000000000F000F;
defparam \ula|LessThan0~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N39
cyclonev_lcell_comb \ula|LessThan0~43 (
// Equation(s):
// \ula|LessThan0~43_combout  = ( \ula|LessThan0~22_combout  & ( \ula|LessThan0~11_combout  & ( (!\ula|LessThan0~9_combout  & ((!\ula|LessThan0~42_combout ) # ((!\ula|LessThan0~10_combout  & !\ula|LessThan0~12_combout )))) ) ) ) # ( \ula|LessThan0~22_combout 
//  & ( !\ula|LessThan0~11_combout  & ( (!\ula|LessThan0~9_combout  & ((!\ula|LessThan0~42_combout ) # (!\ula|LessThan0~12_combout ))) ) ) )

	.dataa(!\ula|LessThan0~10_combout ),
	.datab(!\ula|LessThan0~42_combout ),
	.datac(!\ula|LessThan0~12_combout ),
	.datad(!\ula|LessThan0~9_combout ),
	.datae(!\ula|LessThan0~22_combout ),
	.dataf(!\ula|LessThan0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~43 .extended_lut = "off";
defparam \ula|LessThan0~43 .lut_mask = 64'h0000FC000000EC00;
defparam \ula|LessThan0~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N6
cyclonev_lcell_comb \ula|LessThan0~44 (
// Equation(s):
// \ula|LessThan0~44_combout  = ( !\ula|LessThan0~41_combout  & ( \ula|LessThan0~43_combout  & ( (!\ula|LessThan0~40_combout  & ((!\ula|LessThan0~38_combout ) # (\ula|LessThan0~36_combout ))) ) ) ) # ( !\ula|LessThan0~41_combout  & ( 
// !\ula|LessThan0~43_combout  & ( (!\ula|LessThan0~40_combout  & ((!\ula|LessThan0~38_combout ) # ((!\ula|LessThan0~29_combout  & \ula|LessThan0~36_combout )))) ) ) )

	.dataa(!\ula|LessThan0~40_combout ),
	.datab(!\ula|LessThan0~29_combout ),
	.datac(!\ula|LessThan0~38_combout ),
	.datad(!\ula|LessThan0~36_combout ),
	.datae(!\ula|LessThan0~41_combout ),
	.dataf(!\ula|LessThan0~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~44 .extended_lut = "off";
defparam \ula|LessThan0~44 .lut_mask = 64'hA0A80000A0AA0000;
defparam \ula|LessThan0~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N36
cyclonev_lcell_comb \ula|Mux15~6 (
// Equation(s):
// \ula|Mux15~6_combout  = ( \ula|Mux15~3_combout  & ( \ula|Mux15~4_combout  & ( (!\ula|LessThan0~44_combout ) # (((\ula|Mux15~0_combout  & !\control|aluOp [2])) # (\ula|Mux15~10_combout )) ) ) ) # ( !\ula|Mux15~3_combout  & ( \ula|Mux15~4_combout  & ( 
// (!\ula|LessThan0~44_combout ) # ((!\control|aluOp [2]) # (\ula|Mux15~10_combout )) ) ) ) # ( \ula|Mux15~3_combout  & ( !\ula|Mux15~4_combout  & ( ((\ula|Mux15~0_combout  & !\control|aluOp [2])) # (\ula|Mux15~10_combout ) ) ) ) # ( !\ula|Mux15~3_combout  & 
// ( !\ula|Mux15~4_combout  & ( (!\control|aluOp [2]) # (\ula|Mux15~10_combout ) ) ) )

	.dataa(!\ula|Mux15~0_combout ),
	.datab(!\ula|LessThan0~44_combout ),
	.datac(!\control|aluOp [2]),
	.datad(!\ula|Mux15~10_combout ),
	.datae(!\ula|Mux15~3_combout ),
	.dataf(!\ula|Mux15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux15~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux15~6 .extended_lut = "off";
defparam \ula|Mux15~6 .lut_mask = 64'hF0FF50FFFCFFDCFF;
defparam \ula|Mux15~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N0
cyclonev_lcell_comb \ula|Mux14~14 (
// Equation(s):
// \ula|Mux14~14_combout  = ( \ula|Mux14~1_combout  & ( \control|aluOp [3] & ( (!\ula|LessThan0~44_combout ) # ((!\ula|Mux14~13_combout ) # ((\ula|Mux14~3_combout ) # (\ula|Mux14~7_combout ))) ) ) ) # ( !\ula|Mux14~1_combout  & ( \control|aluOp [3] & ( 
// (!\ula|Mux14~13_combout ) # ((\ula|Mux14~3_combout ) # (\ula|Mux14~7_combout )) ) ) ) # ( \ula|Mux14~1_combout  & ( !\control|aluOp [3] & ( (!\ula|Mux14~13_combout ) # ((\ula|Mux14~3_combout ) # (\ula|Mux14~7_combout )) ) ) ) # ( !\ula|Mux14~1_combout  & 
// ( !\control|aluOp [3] & ( (!\ula|Mux14~13_combout ) # ((\ula|Mux14~3_combout ) # (\ula|Mux14~7_combout )) ) ) )

	.dataa(!\ula|LessThan0~44_combout ),
	.datab(!\ula|Mux14~13_combout ),
	.datac(!\ula|Mux14~7_combout ),
	.datad(!\ula|Mux14~3_combout ),
	.datae(!\ula|Mux14~1_combout ),
	.dataf(!\control|aluOp [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux14~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux14~14 .extended_lut = "off";
defparam \ula|Mux14~14 .lut_mask = 64'hCFFFCFFFCFFFEFFF;
defparam \ula|Mux14~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N30
cyclonev_lcell_comb \ula|Mux13~7 (
// Equation(s):
// \ula|Mux13~7_combout  = ( \ula|Mux14~1_combout  & ( \control|aluOp [3] & ( (!\ula|LessThan0~44_combout ) # ((!\ula|Mux13~6_combout ) # ((\ula|Mux13~0_combout ) # (\ula|Mux13~2_combout ))) ) ) ) # ( !\ula|Mux14~1_combout  & ( \control|aluOp [3] & ( 
// (!\ula|Mux13~6_combout ) # ((\ula|Mux13~0_combout ) # (\ula|Mux13~2_combout )) ) ) ) # ( \ula|Mux14~1_combout  & ( !\control|aluOp [3] & ( (!\ula|Mux13~6_combout ) # ((\ula|Mux13~0_combout ) # (\ula|Mux13~2_combout )) ) ) ) # ( !\ula|Mux14~1_combout  & ( 
// !\control|aluOp [3] & ( (!\ula|Mux13~6_combout ) # ((\ula|Mux13~0_combout ) # (\ula|Mux13~2_combout )) ) ) )

	.dataa(!\ula|LessThan0~44_combout ),
	.datab(!\ula|Mux13~6_combout ),
	.datac(!\ula|Mux13~2_combout ),
	.datad(!\ula|Mux13~0_combout ),
	.datae(!\ula|Mux14~1_combout ),
	.dataf(!\control|aluOp [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux13~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux13~7 .extended_lut = "off";
defparam \ula|Mux13~7 .lut_mask = 64'hCFFFCFFFCFFFEFFF;
defparam \ula|Mux13~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N24
cyclonev_lcell_comb \ula|Mux12~8 (
// Equation(s):
// \ula|Mux12~8_combout  = ( \ula|Mux12~3_combout  & ( \control|aluOp [3] ) ) # ( !\ula|Mux12~3_combout  & ( \control|aluOp [3] & ( (!\ula|Mux12~7_combout ) # (((!\ula|LessThan0~44_combout  & \ula|Mux14~1_combout )) # (\ula|Mux12~1_combout )) ) ) ) # ( 
// \ula|Mux12~3_combout  & ( !\control|aluOp [3] ) ) # ( !\ula|Mux12~3_combout  & ( !\control|aluOp [3] & ( (!\ula|Mux12~7_combout ) # (\ula|Mux12~1_combout ) ) ) )

	.dataa(!\ula|LessThan0~44_combout ),
	.datab(!\ula|Mux14~1_combout ),
	.datac(!\ula|Mux12~7_combout ),
	.datad(!\ula|Mux12~1_combout ),
	.datae(!\ula|Mux12~3_combout ),
	.dataf(!\control|aluOp [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux12~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux12~8 .extended_lut = "off";
defparam \ula|Mux12~8 .lut_mask = 64'hF0FFFFFFF2FFFFFF;
defparam \ula|Mux12~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N33
cyclonev_lcell_comb \ula|Mux11~6 (
// Equation(s):
// \ula|Mux11~6_combout  = ( \ula|LessThan0~44_combout  & ( (!\ula|Mux11~5_combout ) # (\ula|Mux11~2_combout ) ) ) # ( !\ula|LessThan0~44_combout  & ( ((!\ula|Mux11~5_combout ) # ((\control|aluOp [3] & \ula|Mux14~1_combout ))) # (\ula|Mux11~2_combout ) ) )

	.dataa(!\ula|Mux11~2_combout ),
	.datab(!\control|aluOp [3]),
	.datac(!\ula|Mux14~1_combout ),
	.datad(!\ula|Mux11~5_combout ),
	.datae(gnd),
	.dataf(!\ula|LessThan0~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux11~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux11~6 .extended_lut = "off";
defparam \ula|Mux11~6 .lut_mask = 64'hFF57FF57FF55FF55;
defparam \ula|Mux11~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N6
cyclonev_lcell_comb \ula|Mux10~6 (
// Equation(s):
// \ula|Mux10~6_combout  = ( \ula|Mux10~2_combout  & ( \control|aluOp [3] ) ) # ( !\ula|Mux10~2_combout  & ( \control|aluOp [3] & ( (!\ula|Mux10~5_combout ) # ((!\ula|LessThan0~44_combout  & \ula|Mux14~1_combout )) ) ) ) # ( \ula|Mux10~2_combout  & ( 
// !\control|aluOp [3] ) ) # ( !\ula|Mux10~2_combout  & ( !\control|aluOp [3] & ( !\ula|Mux10~5_combout  ) ) )

	.dataa(!\ula|LessThan0~44_combout ),
	.datab(gnd),
	.datac(!\ula|Mux10~5_combout ),
	.datad(!\ula|Mux14~1_combout ),
	.datae(!\ula|Mux10~2_combout ),
	.dataf(!\control|aluOp [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux10~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux10~6 .extended_lut = "off";
defparam \ula|Mux10~6 .lut_mask = 64'hF0F0FFFFF0FAFFFF;
defparam \ula|Mux10~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N12
cyclonev_lcell_comb \ula|Mux9~9 (
// Equation(s):
// \ula|Mux9~9_combout  = ( \ula|Mux9~5_combout  & ( \control|aluOp [3] ) ) # ( !\ula|Mux9~5_combout  & ( \control|aluOp [3] & ( (!\ula|Mux9~8_combout ) # ((\ula|Mux14~1_combout  & !\ula|LessThan0~44_combout )) ) ) ) # ( \ula|Mux9~5_combout  & ( 
// !\control|aluOp [3] ) ) # ( !\ula|Mux9~5_combout  & ( !\control|aluOp [3] & ( !\ula|Mux9~8_combout  ) ) )

	.dataa(!\ula|Mux9~8_combout ),
	.datab(!\ula|Mux14~1_combout ),
	.datac(!\ula|LessThan0~44_combout ),
	.datad(gnd),
	.datae(!\ula|Mux9~5_combout ),
	.dataf(!\control|aluOp [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux9~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux9~9 .extended_lut = "off";
defparam \ula|Mux9~9 .lut_mask = 64'hAAAAFFFFBABAFFFF;
defparam \ula|Mux9~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N0
cyclonev_lcell_comb \ula|Mux8~6 (
// Equation(s):
// \ula|Mux8~6_combout  = ( \ula|Mux8~2_combout  & ( \ula|Mux8~5_combout  ) ) # ( !\ula|Mux8~2_combout  & ( \ula|Mux8~5_combout  & ( (!\ula|LessThan0~44_combout  & (\ula|Mux14~1_combout  & \control|aluOp [3])) ) ) ) # ( \ula|Mux8~2_combout  & ( 
// !\ula|Mux8~5_combout  ) ) # ( !\ula|Mux8~2_combout  & ( !\ula|Mux8~5_combout  ) )

	.dataa(!\ula|LessThan0~44_combout ),
	.datab(!\ula|Mux14~1_combout ),
	.datac(!\control|aluOp [3]),
	.datad(gnd),
	.datae(!\ula|Mux8~2_combout ),
	.dataf(!\ula|Mux8~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux8~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux8~6 .extended_lut = "off";
defparam \ula|Mux8~6 .lut_mask = 64'hFFFFFFFF0202FFFF;
defparam \ula|Mux8~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N12
cyclonev_lcell_comb \ula|Mux7~7 (
// Equation(s):
// \ula|Mux7~7_combout  = ( \ula|Mux7~0_combout  ) # ( !\ula|Mux7~0_combout  & ( !\ula|Mux7~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ula|Mux7~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux7~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux7~7 .extended_lut = "off";
defparam \ula|Mux7~7 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \ula|Mux7~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N36
cyclonev_lcell_comb \ula|Mux6~3 (
// Equation(s):
// \ula|Mux6~3_combout  = ( \ula|ShiftLeft0~21_combout  & ( \ula|ShiftLeft0~8_combout  & ( (\ula|Mux3~2_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ((!\ula|ShiftRight1~6_combout ) # (\ula|ShiftLeft0~13_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout  
// & ((\ula|ShiftRight1~6_combout ))))) ) ) ) # ( !\ula|ShiftLeft0~21_combout  & ( \ula|ShiftLeft0~8_combout  & ( (\ula|ShiftRight1~6_combout  & (\ula|Mux3~2_combout  & ((\ula|ShiftLeft0~13_combout ) # (\ulaIn2|ulaIn2MuxOut[3]~4_combout )))) ) ) ) # ( 
// \ula|ShiftLeft0~21_combout  & ( !\ula|ShiftLeft0~8_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|Mux3~2_combout  & ((!\ula|ShiftRight1~6_combout ) # (\ula|ShiftLeft0~13_combout )))) ) ) ) # ( !\ula|ShiftLeft0~21_combout  & ( 
// !\ula|ShiftLeft0~8_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~4_combout  & (\ula|ShiftLeft0~13_combout  & (\ula|ShiftRight1~6_combout  & \ula|Mux3~2_combout ))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.datab(!\ula|ShiftLeft0~13_combout ),
	.datac(!\ula|ShiftRight1~6_combout ),
	.datad(!\ula|Mux3~2_combout ),
	.datae(!\ula|ShiftLeft0~21_combout ),
	.dataf(!\ula|ShiftLeft0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux6~3 .extended_lut = "off";
defparam \ula|Mux6~3 .lut_mask = 64'h000200A2000700A7;
defparam \ula|Mux6~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N57
cyclonev_lcell_comb \ula|Mux6~4 (
// Equation(s):
// \ula|Mux6~4_combout  = ( !\ula|Mux6~3_combout  & ( \ula|Add0~114_sumout  & ( (!\ula|Mux14~6_combout  & (!\ula|Mux6~1_combout  & ((!\ula|Mux6~2_combout ) # (!\ula|Mux3~0_combout )))) ) ) ) # ( \ula|Mux6~3_combout  & ( !\ula|Add0~114_sumout  & ( 
// \ula|Mux6~1_combout  ) ) ) # ( !\ula|Mux6~3_combout  & ( !\ula|Add0~114_sumout  & ( ((!\ula|Mux14~6_combout  & ((!\ula|Mux6~2_combout ) # (!\ula|Mux3~0_combout )))) # (\ula|Mux6~1_combout ) ) ) )

	.dataa(!\ula|Mux14~6_combout ),
	.datab(!\ula|Mux6~1_combout ),
	.datac(!\ula|Mux6~2_combout ),
	.datad(!\ula|Mux3~0_combout ),
	.datae(!\ula|Mux6~3_combout ),
	.dataf(!\ula|Add0~114_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux6~4 .extended_lut = "off";
defparam \ula|Mux6~4 .lut_mask = 64'hBBB3333388800000;
defparam \ula|Mux6~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N30
cyclonev_lcell_comb \ula|Mux6~12 (
// Equation(s):
// \ula|Mux6~12_combout  = ( \ula|Mux6~4_combout  & ( \ula|Mux6~11_combout  & ( (\ula|Mux14~1_combout  & (!\ula|LessThan0~44_combout  & \control|aluOp [3])) ) ) ) # ( !\ula|Mux6~4_combout  & ( \ula|Mux6~11_combout  & ( ((\ula|Mux14~1_combout  & 
// (!\ula|LessThan0~44_combout  & \control|aluOp [3]))) # (\ula|Mux6~7_combout ) ) ) ) # ( \ula|Mux6~4_combout  & ( !\ula|Mux6~11_combout  ) ) # ( !\ula|Mux6~4_combout  & ( !\ula|Mux6~11_combout  ) )

	.dataa(!\ula|Mux14~1_combout ),
	.datab(!\ula|LessThan0~44_combout ),
	.datac(!\control|aluOp [3]),
	.datad(!\ula|Mux6~7_combout ),
	.datae(!\ula|Mux6~4_combout ),
	.dataf(!\ula|Mux6~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux6~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux6~12 .extended_lut = "off";
defparam \ula|Mux6~12 .lut_mask = 64'hFFFFFFFF04FF0404;
defparam \ula|Mux6~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N6
cyclonev_lcell_comb \ula|Mux5~1 (
// Equation(s):
// \ula|Mux5~1_combout  = ( \ulaIn2|ulaIn2MuxOut[3]~4_combout  & ( \ula|ShiftLeft0~9_combout  & ( (\ula|ShiftRight1~6_combout  & \ula|Mux3~2_combout ) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ( \ula|ShiftLeft0~9_combout  & ( (\ula|Mux3~2_combout  & 
// ((!\ula|ShiftRight1~6_combout  & (\ula|ShiftLeft0~23_combout )) # (\ula|ShiftRight1~6_combout  & ((\ula|ShiftLeft0~15_combout ))))) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[3]~4_combout  & ( !\ula|ShiftLeft0~9_combout  & ( (\ula|Mux3~2_combout  & 
// ((!\ula|ShiftRight1~6_combout  & (\ula|ShiftLeft0~23_combout )) # (\ula|ShiftRight1~6_combout  & ((\ula|ShiftLeft0~15_combout ))))) ) ) )

	.dataa(!\ula|ShiftLeft0~23_combout ),
	.datab(!\ula|ShiftLeft0~15_combout ),
	.datac(!\ula|ShiftRight1~6_combout ),
	.datad(!\ula|Mux3~2_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[3]~4_combout ),
	.dataf(!\ula|ShiftLeft0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux5~1 .extended_lut = "off";
defparam \ula|Mux5~1 .lut_mask = 64'h005300000053000F;
defparam \ula|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N54
cyclonev_lcell_comb \ula|Mux5~2 (
// Equation(s):
// \ula|Mux5~2_combout  = ( !\ula|Mux5~1_combout  & ( \ula|Add0~118_sumout  & ( (!\ula|Mux6~1_combout  & (!\ula|Mux14~6_combout  & ((!\ula|Mux5~0_combout ) # (!\ula|Mux3~0_combout )))) ) ) ) # ( \ula|Mux5~1_combout  & ( !\ula|Add0~118_sumout  & ( 
// \ula|Mux6~1_combout  ) ) ) # ( !\ula|Mux5~1_combout  & ( !\ula|Add0~118_sumout  & ( ((!\ula|Mux14~6_combout  & ((!\ula|Mux5~0_combout ) # (!\ula|Mux3~0_combout )))) # (\ula|Mux6~1_combout ) ) ) )

	.dataa(!\ula|Mux6~1_combout ),
	.datab(!\ula|Mux5~0_combout ),
	.datac(!\ula|Mux14~6_combout ),
	.datad(!\ula|Mux3~0_combout ),
	.datae(!\ula|Mux5~1_combout ),
	.dataf(!\ula|Add0~118_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux5~2 .extended_lut = "off";
defparam \ula|Mux5~2 .lut_mask = 64'hF5D55555A0800000;
defparam \ula|Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N33
cyclonev_lcell_comb \ula|Mux5~6 (
// Equation(s):
// \ula|Mux5~6_combout  = ( \ula|Mux5~2_combout  & ( \ula|Mux5~5_combout  & ( (\ula|Mux14~1_combout  & (!\ula|LessThan0~44_combout  & \control|aluOp [3])) ) ) ) # ( !\ula|Mux5~2_combout  & ( \ula|Mux5~5_combout  & ( ((\ula|Mux14~1_combout  & 
// (!\ula|LessThan0~44_combout  & \control|aluOp [3]))) # (\ula|Mux6~7_combout ) ) ) ) # ( \ula|Mux5~2_combout  & ( !\ula|Mux5~5_combout  ) ) # ( !\ula|Mux5~2_combout  & ( !\ula|Mux5~5_combout  ) )

	.dataa(!\ula|Mux14~1_combout ),
	.datab(!\ula|LessThan0~44_combout ),
	.datac(!\ula|Mux6~7_combout ),
	.datad(!\control|aluOp [3]),
	.datae(!\ula|Mux5~2_combout ),
	.dataf(!\ula|Mux5~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux5~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux5~6 .extended_lut = "off";
defparam \ula|Mux5~6 .lut_mask = 64'hFFFFFFFF0F4F0044;
defparam \ula|Mux5~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N36
cyclonev_lcell_comb \ula|Mux4~13 (
// Equation(s):
// \ula|Mux4~13_combout  = ( \ula|Mux4~3_combout  & ( !\ula|Mux4~12_combout  ) ) # ( !\ula|Mux4~3_combout  )

	.dataa(gnd),
	.datab(!\ula|Mux4~12_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ula|Mux4~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux4~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux4~13 .extended_lut = "off";
defparam \ula|Mux4~13 .lut_mask = 64'hFFFFCCCCFFFFCCCC;
defparam \ula|Mux4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N21
cyclonev_lcell_comb \ula|Mux3~11 (
// Equation(s):
// \ula|Mux3~11_combout  = ( \ula|Mux14~1_combout  & ( \control|aluOp [3] & ( (!\ula|LessThan0~44_combout ) # ((!\ula|Mux3~10_combout ) # (\ula|Mux3~5_combout )) ) ) ) # ( !\ula|Mux14~1_combout  & ( \control|aluOp [3] & ( (!\ula|Mux3~10_combout ) # 
// (\ula|Mux3~5_combout ) ) ) ) # ( \ula|Mux14~1_combout  & ( !\control|aluOp [3] & ( (!\ula|Mux3~10_combout ) # (\ula|Mux3~5_combout ) ) ) ) # ( !\ula|Mux14~1_combout  & ( !\control|aluOp [3] & ( (!\ula|Mux3~10_combout ) # (\ula|Mux3~5_combout ) ) ) )

	.dataa(!\ula|LessThan0~44_combout ),
	.datab(!\ula|Mux3~5_combout ),
	.datac(gnd),
	.datad(!\ula|Mux3~10_combout ),
	.datae(!\ula|Mux14~1_combout ),
	.dataf(!\control|aluOp [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux3~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux3~11 .extended_lut = "off";
defparam \ula|Mux3~11 .lut_mask = 64'hFF33FF33FF33FFBB;
defparam \ula|Mux3~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N27
cyclonev_lcell_comb \ula|Mux2~8 (
// Equation(s):
// \ula|Mux2~8_combout  = ( \ula|Mux2~2_combout  ) # ( !\ula|Mux2~2_combout  & ( !\ula|Mux2~7_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ula|Mux2~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux2~8 .extended_lut = "off";
defparam \ula|Mux2~8 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \ula|Mux2~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N6
cyclonev_lcell_comb \ula|Mux1~6 (
// Equation(s):
// \ula|Mux1~6_combout  = ( \ula|Mux1~5_combout  & ( (((\ula|Mux2~1_combout  & \ula|Add0~134_sumout )) # (\ula|Mux9~10_combout )) # (\ula|Mux1~2_combout ) ) ) # ( !\ula|Mux1~5_combout  )

	.dataa(!\ula|Mux1~2_combout ),
	.datab(!\ula|Mux2~1_combout ),
	.datac(!\ula|Mux9~10_combout ),
	.datad(!\ula|Add0~134_sumout ),
	.datae(gnd),
	.dataf(!\ula|Mux1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux1~6 .extended_lut = "off";
defparam \ula|Mux1~6 .lut_mask = 64'hFFFFFFFF5F7F5F7F;
defparam \ula|Mux1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N30
cyclonev_lcell_comb \ula|Mux0~5 (
// Equation(s):
// \ula|Mux0~5_combout  = ( \ula|Mux0~4_combout  & ( \ula|Mux4~5_combout  ) ) # ( !\ula|Mux0~4_combout  & ( \ula|Mux4~5_combout  & ( (((\ula|Mux15~4_combout  & !\ula|LessThan0~44_combout )) # (\ula|Mux0~2_combout )) # (\ula|Add0~138_sumout ) ) ) ) # ( 
// \ula|Mux0~4_combout  & ( !\ula|Mux4~5_combout  ) ) # ( !\ula|Mux0~4_combout  & ( !\ula|Mux4~5_combout  & ( ((\ula|Mux15~4_combout  & !\ula|LessThan0~44_combout )) # (\ula|Mux0~2_combout ) ) ) )

	.dataa(!\ula|Mux15~4_combout ),
	.datab(!\ula|Add0~138_sumout ),
	.datac(!\ula|Mux0~2_combout ),
	.datad(!\ula|LessThan0~44_combout ),
	.datae(!\ula|Mux0~4_combout ),
	.dataf(!\ula|Mux4~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux0~5 .extended_lut = "off";
defparam \ula|Mux0~5 .lut_mask = 64'h5F0FFFFF7F3FFFFF;
defparam \ula|Mux0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y8_N18
cyclonev_lcell_comb \ula|Equal0~4 (
// Equation(s):
// \ula|Equal0~4_combout  = ( \control|aluOp [3] & ( \ula|Mux24~2_combout  & ( (!\ula|Mux30~4_combout  & (!\ula|Mux23~3_combout  & !\ula|Mux24~3_combout )) ) ) ) # ( \control|aluOp [3] & ( !\ula|Mux24~2_combout  & ( (!\ula|Mux30~4_combout  & 
// (!\ula|Mux23~3_combout  & !\ula|Mux24~3_combout )) ) ) ) # ( !\control|aluOp [3] & ( !\ula|Mux24~2_combout  & ( !\ula|Mux23~2_combout  ) ) )

	.dataa(!\ula|Mux30~4_combout ),
	.datab(!\ula|Mux23~2_combout ),
	.datac(!\ula|Mux23~3_combout ),
	.datad(!\ula|Mux24~3_combout ),
	.datae(!\control|aluOp [3]),
	.dataf(!\ula|Mux24~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Equal0~4 .extended_lut = "off";
defparam \ula|Equal0~4 .lut_mask = 64'hCCCCA0000000A000;
defparam \ula|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N42
cyclonev_lcell_comb \ula|Equal0~5 (
// Equation(s):
// \ula|Equal0~5_combout  = ( !\ula|Mux18~2_combout  & ( \ula|Mux30~4_combout  & ( (!\control|aluOp [3] & !\ula|Mux19~2_combout ) ) ) ) # ( \ula|Mux18~2_combout  & ( !\ula|Mux30~4_combout  & ( (!\ula|Mux19~3_combout  & (\control|aluOp [3] & 
// !\ula|Mux18~3_combout )) ) ) ) # ( !\ula|Mux18~2_combout  & ( !\ula|Mux30~4_combout  & ( (!\control|aluOp [3] & (((!\ula|Mux19~2_combout )))) # (\control|aluOp [3] & (!\ula|Mux19~3_combout  & (!\ula|Mux18~3_combout ))) ) ) )

	.dataa(!\ula|Mux19~3_combout ),
	.datab(!\control|aluOp [3]),
	.datac(!\ula|Mux18~3_combout ),
	.datad(!\ula|Mux19~2_combout ),
	.datae(!\ula|Mux18~2_combout ),
	.dataf(!\ula|Mux30~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Equal0~5 .extended_lut = "off";
defparam \ula|Equal0~5 .lut_mask = 64'hEC202020CC000000;
defparam \ula|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y8_N36
cyclonev_lcell_comb \ula|Equal0~1 (
// Equation(s):
// \ula|Equal0~1_combout  = ( \ula|Mux30~4_combout  & ( \ula|Mux30~5_combout  & ( (!\ula|Mux30~3_combout  & (!\ula|Mux29~3_combout  & !\control|aluOp [3])) ) ) ) # ( !\ula|Mux30~4_combout  & ( \ula|Mux30~5_combout  & ( (!\ula|Mux30~3_combout  & 
// (!\ula|Mux29~3_combout  & !\control|aluOp [3])) ) ) ) # ( \ula|Mux30~4_combout  & ( !\ula|Mux30~5_combout  & ( (!\ula|Mux30~3_combout  & (!\ula|Mux29~3_combout  & !\control|aluOp [3])) ) ) ) # ( !\ula|Mux30~4_combout  & ( !\ula|Mux30~5_combout  & ( 
// (!\control|aluOp [3] & (!\ula|Mux30~3_combout  & ((!\ula|Mux29~3_combout )))) # (\control|aluOp [3] & (((!\ula|Mux29~4_combout )))) ) ) )

	.dataa(!\ula|Mux30~3_combout ),
	.datab(!\ula|Mux29~4_combout ),
	.datac(!\ula|Mux29~3_combout ),
	.datad(!\control|aluOp [3]),
	.datae(!\ula|Mux30~4_combout ),
	.dataf(!\ula|Mux30~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Equal0~1 .extended_lut = "off";
defparam \ula|Equal0~1 .lut_mask = 64'hA0CCA000A000A000;
defparam \ula|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y8_N6
cyclonev_lcell_comb \ula|Equal0~2 (
// Equation(s):
// \ula|Equal0~2_combout  = ( !\control|aluOp [3] & ( \ula|Mux27~3_combout  & ( (!\ula|Mux27~2_combout  & !\ula|Mux28~9_combout ) ) ) ) # ( \control|aluOp [3] & ( !\ula|Mux27~3_combout  & ( (!\ula|Mux28~10_combout  & !\ula|Mux30~4_combout ) ) ) ) # ( 
// !\control|aluOp [3] & ( !\ula|Mux27~3_combout  & ( (!\ula|Mux27~2_combout  & !\ula|Mux28~9_combout ) ) ) )

	.dataa(!\ula|Mux28~10_combout ),
	.datab(!\ula|Mux27~2_combout ),
	.datac(!\ula|Mux28~9_combout ),
	.datad(!\ula|Mux30~4_combout ),
	.datae(!\control|aluOp [3]),
	.dataf(!\ula|Mux27~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Equal0~2 .extended_lut = "off";
defparam \ula|Equal0~2 .lut_mask = 64'hC0C0AA00C0C00000;
defparam \ula|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y8_N12
cyclonev_lcell_comb \ula|Equal0~3 (
// Equation(s):
// \ula|Equal0~3_combout  = ( !\ula|Mux25~3_combout  & ( \ula|Mux26~2_combout  & ( (\control|aluOp [3] & (!\ula|Mux26~3_combout  & !\ula|Mux30~4_combout )) ) ) ) # ( \ula|Mux25~3_combout  & ( !\ula|Mux26~2_combout  & ( (!\control|aluOp [3] & 
// !\ula|Mux25~2_combout ) ) ) ) # ( !\ula|Mux25~3_combout  & ( !\ula|Mux26~2_combout  & ( (!\control|aluOp [3] & (!\ula|Mux25~2_combout )) # (\control|aluOp [3] & (((!\ula|Mux26~3_combout  & !\ula|Mux30~4_combout )))) ) ) )

	.dataa(!\control|aluOp [3]),
	.datab(!\ula|Mux25~2_combout ),
	.datac(!\ula|Mux26~3_combout ),
	.datad(!\ula|Mux30~4_combout ),
	.datae(!\ula|Mux25~3_combout ),
	.dataf(!\ula|Mux26~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Equal0~3 .extended_lut = "off";
defparam \ula|Equal0~3 .lut_mask = 64'hD888888850000000;
defparam \ula|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y8_N0
cyclonev_lcell_comb \ula|Equal0~6 (
// Equation(s):
// \ula|Equal0~6_combout  = ( !\ula|Mux31~3_combout  & ( \ula|Equal0~3_combout  & ( (\ula|Equal0~4_combout  & (\ula|Equal0~5_combout  & (\ula|Equal0~1_combout  & \ula|Equal0~2_combout ))) ) ) )

	.dataa(!\ula|Equal0~4_combout ),
	.datab(!\ula|Equal0~5_combout ),
	.datac(!\ula|Equal0~1_combout ),
	.datad(!\ula|Equal0~2_combout ),
	.datae(!\ula|Mux31~3_combout ),
	.dataf(!\ula|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Equal0~6 .extended_lut = "off";
defparam \ula|Equal0~6 .lut_mask = 64'h0000000000010000;
defparam \ula|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N48
cyclonev_lcell_comb \ula|Equal0~0 (
// Equation(s):
// \ula|Equal0~0_combout  = ( \ula|Mux7~6_combout  & ( \ula|Mux2~7_combout  & ( (\ula|Mux3~12_combout  & (!\ula|Mux2~2_combout  & (!\ula|Mux7~0_combout  & \ula|Mux3~10_combout ))) ) ) )

	.dataa(!\ula|Mux3~12_combout ),
	.datab(!\ula|Mux2~2_combout ),
	.datac(!\ula|Mux7~0_combout ),
	.datad(!\ula|Mux3~10_combout ),
	.datae(!\ula|Mux7~6_combout ),
	.dataf(!\ula|Mux2~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Equal0~0 .extended_lut = "off";
defparam \ula|Equal0~0 .lut_mask = 64'h0000000000000040;
defparam \ula|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N12
cyclonev_lcell_comb \ula|Equal0~8 (
// Equation(s):
// \ula|Equal0~8_combout  = ( \ula|Mux14~16_combout  & ( \ula|Mux6~15_combout  & ( (\ula|Mux5~9_combout  & (\ula|Mux14~17_combout  & (!\ula|Mux6~14_combout  & !\ula|Mux5~8_combout ))) ) ) )

	.dataa(!\ula|Mux5~9_combout ),
	.datab(!\ula|Mux14~17_combout ),
	.datac(!\ula|Mux6~14_combout ),
	.datad(!\ula|Mux5~8_combout ),
	.datae(!\ula|Mux14~16_combout ),
	.dataf(!\ula|Mux6~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Equal0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Equal0~8 .extended_lut = "off";
defparam \ula|Equal0~8 .lut_mask = 64'h0000000000001000;
defparam \ula|Equal0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N18
cyclonev_lcell_comb \ula|Equal0~9 (
// Equation(s):
// \ula|Equal0~9_combout  = ( !\ula|Mux15~8_combout  & ( \ula|Mux12~9_combout  & ( (\ula|Mux12~10_combout  & (\ula|Mux4~3_combout  & (\ula|Mux15~9_combout  & \ula|Mux4~12_combout ))) ) ) )

	.dataa(!\ula|Mux12~10_combout ),
	.datab(!\ula|Mux4~3_combout ),
	.datac(!\ula|Mux15~9_combout ),
	.datad(!\ula|Mux4~12_combout ),
	.datae(!\ula|Mux15~8_combout ),
	.dataf(!\ula|Mux12~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Equal0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Equal0~9 .extended_lut = "off";
defparam \ula|Equal0~9 .lut_mask = 64'h0000000000010000;
defparam \ula|Equal0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N30
cyclonev_lcell_comb \ula|Equal0~7 (
// Equation(s):
// \ula|Equal0~7_combout  = ( !\ula|Mux8~2_combout  & ( !\ula|Mux11~2_combout  & ( (\ula|Mux11~7_combout  & (!\ula|Mux10~2_combout  & (\ula|Mux8~7_combout  & \ula|Mux10~7_combout ))) ) ) )

	.dataa(!\ula|Mux11~7_combout ),
	.datab(!\ula|Mux10~2_combout ),
	.datac(!\ula|Mux8~7_combout ),
	.datad(!\ula|Mux10~7_combout ),
	.datae(!\ula|Mux8~2_combout ),
	.dataf(!\ula|Mux11~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Equal0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Equal0~7 .extended_lut = "off";
defparam \ula|Equal0~7 .lut_mask = 64'h0004000000000000;
defparam \ula|Equal0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N48
cyclonev_lcell_comb \ula|Equal0~10 (
// Equation(s):
// \ula|Equal0~10_combout  = ( !\ula|Mux20~0_combout  & ( \ula|Equal0~7_combout  & ( (!\ula|Mux9~9_combout  & (\ula|Equal0~8_combout  & (\ula|Equal0~9_combout  & !\ula|Mux17~5_combout ))) ) ) )

	.dataa(!\ula|Mux9~9_combout ),
	.datab(!\ula|Equal0~8_combout ),
	.datac(!\ula|Equal0~9_combout ),
	.datad(!\ula|Mux17~5_combout ),
	.datae(!\ula|Mux20~0_combout ),
	.dataf(!\ula|Equal0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Equal0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Equal0~10 .extended_lut = "off";
defparam \ula|Equal0~10 .lut_mask = 64'h0000000002000000;
defparam \ula|Equal0~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y8_N30
cyclonev_lcell_comb \ula|Equal0~11 (
// Equation(s):
// \ula|Equal0~11_combout  = ( !\ula|Mux1~6_combout  & ( (!\ula|Mux0~5_combout  & (!\ula|Mux13~7_combout  & !\ula|Mux16~0_combout )) ) )

	.dataa(gnd),
	.datab(!\ula|Mux0~5_combout ),
	.datac(!\ula|Mux13~7_combout ),
	.datad(!\ula|Mux16~0_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Equal0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Equal0~11 .extended_lut = "off";
defparam \ula|Equal0~11 .lut_mask = 64'hC000C00000000000;
defparam \ula|Equal0~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y8_N54
cyclonev_lcell_comb \ula|Equal0~12 (
// Equation(s):
// \ula|Equal0~12_combout  = ( \ula|Equal0~10_combout  & ( \ula|Equal0~11_combout  & ( (\ula|Equal0~6_combout  & (!\ula|Mux21~5_combout  & (\ula|Equal0~0_combout  & !\ula|Mux22~14_combout ))) ) ) )

	.dataa(!\ula|Equal0~6_combout ),
	.datab(!\ula|Mux21~5_combout ),
	.datac(!\ula|Equal0~0_combout ),
	.datad(!\ula|Mux22~14_combout ),
	.datae(!\ula|Equal0~10_combout ),
	.dataf(!\ula|Equal0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Equal0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Equal0~12 .extended_lut = "off";
defparam \ula|Equal0~12 .lut_mask = 64'h0000000000000400;
defparam \ula|Equal0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y20_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
