-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Filter2D is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_src_rows_V_dout : IN STD_LOGIC_VECTOR (11 downto 0);
    p_src_rows_V_empty_n : IN STD_LOGIC;
    p_src_rows_V_read : OUT STD_LOGIC;
    p_src_cols_V_dout : IN STD_LOGIC_VECTOR (11 downto 0);
    p_src_cols_V_empty_n : IN STD_LOGIC;
    p_src_cols_V_read : OUT STD_LOGIC;
    p_src_data_stream_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_V_read : OUT STD_LOGIC;
    p_dst_data_stream_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_V_write : OUT STD_LOGIC );
end;


architecture behav of Filter2D is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv13_2 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000010";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv14_3FFE : STD_LOGIC_VECTOR (13 downto 0) := "11111111111110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_FFFFFFFD : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111101";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal p_src_rows_V_blk_n : STD_LOGIC;
    signal p_src_cols_V_blk_n : STD_LOGIC;
    signal p_src_data_stream_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal exitcond460_i_i_reg_1295 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond460_i_i_reg_1295_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_i_reg_1304 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_i_reg_1304_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_reg_1266 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_i_reg_1257 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_dst_data_stream_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal or_cond_i_i_reg_1325 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_reg_1325_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal t_V_2_reg_299 : STD_LOGIC_VECTOR (31 downto 0);
    signal rows_fu_310_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rows_reg_1200 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal cols_fu_318_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal cols_reg_1210 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_cast_i_fu_332_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_cast_i_reg_1216 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_cast_i_fu_342_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_cast_i_reg_1221 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_354_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_reg_1226 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_133_i_fu_372_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_133_i_reg_1232 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_10_cast_i_fu_396_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_10_cast_i_reg_1238 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_fu_400_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_1_reg_1243 : STD_LOGIC_VECTOR (1 downto 0);
    signal exitcond461_i_i_fu_406_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal i_V_fu_411_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_V_reg_1252 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_i_fu_417_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_0_not_i_fu_422_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_0_not_i_reg_1261 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_fu_438_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_93_i_fu_444_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_93_i_reg_1271 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_93_1_i_fu_450_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_93_1_i_reg_1275 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_115_i_fu_456_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_115_i_reg_1279 : STD_LOGIC_VECTOR (0 downto 0);
    signal row_assign_8_0_t_i_fu_616_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_8_0_t_i_reg_1285 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_8_2_t_i_fu_648_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_8_2_t_i_reg_1290 : STD_LOGIC_VECTOR (1 downto 0);
    signal exitcond460_i_i_fu_653_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state3_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter1 : BOOLEAN;
    signal ap_predicate_op157_read_state5 : BOOLEAN;
    signal ap_predicate_op168_read_state5 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal exitcond460_i_i_reg_1295_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal j_V_fu_658_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal or_cond_i_i_i_fu_705_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_fu_769_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_reg_1308 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_32_fu_777_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_32_reg_1313 : STD_LOGIC_VECTOR (1 downto 0);
    signal brmerge_i_fu_781_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_reg_1318 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_reg_1318_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_fu_786_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_reg_1325_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_reg_1325_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal k_buf_0_val_3_addr_reg_1329 : STD_LOGIC_VECTOR (10 downto 0);
    signal col_assign_1_t_i_fu_797_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_1_t_i_reg_1335 : STD_LOGIC_VECTOR (1 downto 0);
    signal k_buf_0_val_4_addr_reg_1342 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_5_addr_reg_1348 : STD_LOGIC_VECTOR (10 downto 0);
    signal src_kernel_win_0_va_4_fu_920_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_4_reg_1354 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_4_reg_1354_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_5_fu_938_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_5_reg_1361 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_6_reg_1367 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_35_fu_1018_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_35_reg_1372 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_s_reg_1377 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_i_i_i_fu_1059_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_i_i_i_reg_1383 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_condition_pp0_exit_iter2_state5 : STD_LOGIC;
    signal k_buf_0_val_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_3_ce0 : STD_LOGIC;
    signal k_buf_0_val_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_3_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_3_ce1 : STD_LOGIC;
    signal k_buf_0_val_3_we1 : STD_LOGIC;
    signal k_buf_0_val_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_4_ce0 : STD_LOGIC;
    signal k_buf_0_val_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_4_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_4_ce1 : STD_LOGIC;
    signal k_buf_0_val_4_we1 : STD_LOGIC;
    signal k_buf_0_val_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_5_ce0 : STD_LOGIC;
    signal k_buf_0_val_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_5_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_5_ce1 : STD_LOGIC;
    signal k_buf_0_val_5_we1 : STD_LOGIC;
    signal k_buf_0_val_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal t_V_reg_288 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal tmp_58_i_fu_791_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal src_kernel_win_0_va_fu_158 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_1_fu_162 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_2_fu_166 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_3_fu_170 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_s_fu_174 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_fu_830_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_1_fu_178 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_2_fu_182 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_3_fu_186 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_1_0_fu_848_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_4_fu_190 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_5_fu_194 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_2_0_fu_866_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal rows_fu_310_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal extLd_cast_i_fu_314_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal cols_fu_318_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal extLd14_cast_i_fu_322_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal extLd14_cast_i_fu_322_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_i_fu_326_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal extLd_cast_i_fu_314_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_1_i_fu_336_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_4_fu_346_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_5_fu_350_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_4_fu_346_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_6_fu_360_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_6_fu_360_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_132_cast_i1_fu_364_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_9_i_fu_378_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_9_i_fu_378_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_9_cast_i_fu_386_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_10_i_fu_390_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_5_fu_350_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_7_fu_428_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_118_i_fu_465_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_fu_471_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_120_i_fu_485_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev_fu_479_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_fu_496_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_7_i_fu_504_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_p2_i497_i_i_fu_510_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_assign_6_2_i_fu_527_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_fu_533_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_120_2_i_fu_547_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev1_fu_541_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_fu_558_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_7_2_i_fu_566_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_p2_i497_i_2_i_fu_572_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_24_fu_523_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_131_i_fu_518_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_589_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_8_fu_461_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_cond_i496_i_i_fu_490_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_602_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_2_fu_594_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_10_fu_608_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_28_fu_585_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_131_2_i_fu_580_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_fu_621_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_cond_i496_i_2_i_fu_552_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_fu_634_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_12_fu_626_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_14_fu_640_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_29_fu_664_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal ImagLoc_x_fu_680_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_30_fu_686_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_i_fu_700_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev2_fu_694_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_fu_711_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_1_fu_719_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_p2_i_i_i_fu_725_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_assign_2_fu_738_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_i_not_fu_751_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_i_fu_733_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp7_fu_757_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp8_fu_763_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_3_fu_743_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp1_fu_674_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_fu_819_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_16_fu_837_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_17_fu_855_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_19_fu_909_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_20_fu_927_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl_i_fu_961_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_0_2_cast_i_cast_fu_973_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_0_cast_i_cast_fu_957_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp5_fu_976_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl_cast_i_fu_969_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp20_cast_fu_982_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sum9_i_fu_986_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_138_2_cast_i_fu_996_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sum9_cast_i_fu_992_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_2_2_1_i_fu_1006_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum_V_2_i_fu_1000_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_138_2_2_cast_i_c_fu_1022_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_138_2_cast_i_ca_fu_1014_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp21_fu_1025_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp21_cast_fu_1031_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_s_fu_1035_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_21_fu_1049_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_36_fu_1089_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp22_fu_1094_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i_i_i_fu_1104_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_fu_1109_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_i_i_i_fu_1122_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_mux_i_i_cast_i_fu_1114_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_1_fu_1099_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0 : BOOLEAN;
    signal ap_enable_operation_131 : BOOLEAN;
    signal ap_enable_state4_pp0_iter1_stage0 : BOOLEAN;
    signal ap_enable_operation_148 : BOOLEAN;
    signal ap_enable_state5_pp0_iter2_stage0 : BOOLEAN;
    signal ap_predicate_op162_store_state5 : BOOLEAN;
    signal ap_enable_operation_162 : BOOLEAN;
    signal ap_predicate_op169_store_state5 : BOOLEAN;
    signal ap_enable_operation_169 : BOOLEAN;
    signal ap_enable_operation_134 : BOOLEAN;
    signal ap_enable_operation_151 : BOOLEAN;
    signal ap_predicate_op160_store_state5 : BOOLEAN;
    signal ap_enable_operation_160 : BOOLEAN;
    signal ap_predicate_op167_store_state5 : BOOLEAN;
    signal ap_enable_operation_167 : BOOLEAN;
    signal ap_predicate_op136_load_state4 : BOOLEAN;
    signal ap_enable_operation_136 : BOOLEAN;
    signal ap_predicate_op154_load_state5 : BOOLEAN;
    signal ap_enable_operation_154 : BOOLEAN;
    signal ap_predicate_op158_store_state5 : BOOLEAN;
    signal ap_enable_operation_158 : BOOLEAN;
    signal ap_predicate_op166_store_state5 : BOOLEAN;
    signal ap_enable_operation_166 : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_911 : BOOLEAN;

    component conv_mux_32_8_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component Filter2D_k_buf_0_bkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    k_buf_0_val_3_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_3_address0,
        ce0 => k_buf_0_val_3_ce0,
        q0 => k_buf_0_val_3_q0,
        address1 => k_buf_0_val_3_address1,
        ce1 => k_buf_0_val_3_ce1,
        we1 => k_buf_0_val_3_we1,
        d1 => p_src_data_stream_V_dout);

    k_buf_0_val_4_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_4_address0,
        ce0 => k_buf_0_val_4_ce0,
        q0 => k_buf_0_val_4_q0,
        address1 => k_buf_0_val_4_address1,
        ce1 => k_buf_0_val_4_ce1,
        we1 => k_buf_0_val_4_we1,
        d1 => k_buf_0_val_4_d1);

    k_buf_0_val_5_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_5_address0,
        ce0 => k_buf_0_val_5_ce0,
        q0 => k_buf_0_val_5_q0,
        address1 => k_buf_0_val_5_address1,
        ce1 => k_buf_0_val_5_ce1,
        we1 => k_buf_0_val_5_we1,
        d1 => k_buf_0_val_5_d1);

    conv_mux_32_8_1_1_U19 : component conv_mux_32_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_s_fu_174,
        din1 => right_border_buf_0_1_fu_178,
        din2 => ap_const_lv8_0,
        din3 => col_assign_1_t_i_reg_1335,
        dout => tmp_15_fu_819_p5);

    conv_mux_32_8_1_1_U20 : component conv_mux_32_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_3_fu_186,
        din1 => right_border_buf_0_4_fu_190,
        din2 => ap_const_lv8_0,
        din3 => col_assign_1_t_i_reg_1335,
        dout => tmp_16_fu_837_p5);

    conv_mux_32_8_1_1_U21 : component conv_mux_32_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_5_fu_194,
        din1 => right_border_buf_0_2_fu_182,
        din2 => ap_const_lv8_0,
        din3 => col_assign_1_t_i_reg_1335,
        dout => tmp_17_fu_855_p5);

    conv_mux_32_8_1_1_U22 : component conv_mux_32_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_830_p3,
        din1 => col_buf_0_val_1_0_fu_848_p3,
        din2 => col_buf_0_val_2_0_fu_866_p3,
        din3 => row_assign_8_0_t_i_reg_1285,
        dout => tmp_19_fu_909_p5);

    conv_mux_32_8_1_1_U23 : component conv_mux_32_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_830_p3,
        din1 => col_buf_0_val_1_0_fu_848_p3,
        din2 => col_buf_0_val_2_0_fu_866_p3,
        din3 => row_assign_8_2_t_i_reg_1290,
        dout => tmp_20_fu_927_p5);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((exitcond461_i_i_fu_406_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((exitcond460_i_i_fu_653_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((exitcond461_i_i_fu_406_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter2_state5)) then 
                        ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter1;
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                elsif (((exitcond461_i_i_fu_406_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    t_V_2_reg_299_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond460_i_i_fu_653_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                t_V_2_reg_299 <= j_V_fu_658_p2;
            elsif (((exitcond461_i_i_fu_406_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                t_V_2_reg_299 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    t_V_reg_288_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                t_V_reg_288 <= i_V_reg_1252;
            elsif ((not(((ap_start = ap_const_logic_0) or (p_src_cols_V_empty_n = ap_const_logic_0) or (p_src_rows_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                t_V_reg_288 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond460_i_i_fu_653_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                brmerge_i_reg_1318 <= brmerge_i_fu_781_p2;
                or_cond_i_i_i_reg_1304 <= or_cond_i_i_i_fu_705_p2;
                or_cond_i_i_reg_1325 <= or_cond_i_i_fu_786_p2;
                tmp_32_reg_1313 <= tmp_32_fu_777_p1;
                x_reg_1308 <= x_fu_769_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                brmerge_i_reg_1318_pp0_iter1_reg <= brmerge_i_reg_1318;
                exitcond460_i_i_reg_1295 <= exitcond460_i_i_fu_653_p2;
                exitcond460_i_i_reg_1295_pp0_iter1_reg <= exitcond460_i_i_reg_1295;
                or_cond_i_i_i_reg_1304_pp0_iter1_reg <= or_cond_i_i_i_reg_1304;
                or_cond_i_i_reg_1325_pp0_iter1_reg <= or_cond_i_i_reg_1325;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond460_i_i_reg_1295 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                col_assign_1_t_i_reg_1335 <= col_assign_1_t_i_fu_797_p2;
                k_buf_0_val_3_addr_reg_1329 <= tmp_58_i_fu_791_p1(11 - 1 downto 0);
                k_buf_0_val_4_addr_reg_1342 <= tmp_58_i_fu_791_p1(11 - 1 downto 0);
                k_buf_0_val_5_addr_reg_1348 <= tmp_58_i_fu_791_p1(11 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) or (p_src_cols_V_empty_n = ap_const_logic_0) or (p_src_rows_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                cols_reg_1210 <= cols_fu_318_p1;
                rows_reg_1200 <= rows_fu_310_p1;
                    tmp_10_cast_i_reg_1238(31 downto 1) <= tmp_10_cast_i_fu_396_p1(31 downto 1);
                tmp_133_i_reg_1232 <= tmp_133_i_fu_372_p2;
                tmp_1_cast_i_reg_1221 <= tmp_1_cast_i_fu_342_p1;
                tmp_1_reg_1243 <= tmp_1_fu_400_p2;
                tmp_cast_i_reg_1216 <= tmp_cast_i_fu_332_p1;
                tmp_reg_1226 <= tmp_fu_354_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                exitcond460_i_i_reg_1295_pp0_iter2_reg <= exitcond460_i_i_reg_1295_pp0_iter1_reg;
                or_cond_i_i_reg_1325_pp0_iter2_reg <= or_cond_i_i_reg_1325_pp0_iter1_reg;
                or_cond_i_i_reg_1325_pp0_iter3_reg <= or_cond_i_i_reg_1325_pp0_iter2_reg;
                src_kernel_win_0_va_4_reg_1354_pp0_iter3_reg <= src_kernel_win_0_va_4_reg_1354;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                i_V_reg_1252 <= i_V_fu_411_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond461_i_i_fu_406_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                icmp_reg_1266 <= icmp_fu_438_p2;
                row_assign_8_0_t_i_reg_1285 <= row_assign_8_0_t_i_fu_616_p2;
                row_assign_8_2_t_i_reg_1290 <= row_assign_8_2_t_i_fu_648_p2;
                tmp_115_i_reg_1279 <= tmp_115_i_fu_456_p2;
                tmp_2_i_reg_1257 <= tmp_2_i_fu_417_p2;
                tmp_48_0_not_i_reg_1261 <= tmp_48_0_not_i_fu_422_p2;
                tmp_93_1_i_reg_1275 <= tmp_93_1_i_fu_450_p2;
                tmp_93_i_reg_1271 <= tmp_93_i_fu_444_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_i_reg_1325_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                not_i_i_i_reg_1383 <= not_i_i_i_fu_1059_p2;
                p_Result_s_reg_1377 <= p_Val2_s_fu_1035_p2(10 downto 10);
                src_kernel_win_0_va_6_reg_1367 <= src_kernel_win_0_va_fu_158;
                tmp_35_reg_1372 <= tmp_35_fu_1018_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_2_i_reg_1257 = ap_const_lv1_1) and (icmp_reg_1266 = ap_const_lv1_1) and (or_cond_i_i_i_reg_1304_pp0_iter1_reg = ap_const_lv1_1) and (exitcond460_i_i_reg_1295_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                right_border_buf_0_1_fu_178 <= right_border_buf_0_s_fu_174;
                right_border_buf_0_2_fu_182 <= right_border_buf_0_5_fu_194;
                right_border_buf_0_3_fu_186 <= col_buf_0_val_1_0_fu_848_p3;
                right_border_buf_0_4_fu_190 <= right_border_buf_0_3_fu_186;
                right_border_buf_0_5_fu_194 <= col_buf_0_val_2_0_fu_866_p3;
                right_border_buf_0_s_fu_174 <= col_buf_0_val_0_0_fu_830_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond460_i_i_reg_1295_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                src_kernel_win_0_va_1_fu_162 <= src_kernel_win_0_va_fu_158;
                src_kernel_win_0_va_2_fu_166 <= src_kernel_win_0_va_5_reg_1361;
                src_kernel_win_0_va_3_fu_170 <= src_kernel_win_0_va_2_fu_166;
                src_kernel_win_0_va_fu_158 <= src_kernel_win_0_va_4_reg_1354;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond460_i_i_reg_1295_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                src_kernel_win_0_va_4_reg_1354 <= src_kernel_win_0_va_4_fu_920_p3;
                src_kernel_win_0_va_5_reg_1361 <= src_kernel_win_0_va_5_fu_938_p3;
            end if;
        end if;
    end process;
    tmp_10_cast_i_reg_1238(0) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, p_src_rows_V_empty_n, p_src_cols_V_empty_n, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter4, exitcond461_i_i_fu_406_p2, ap_CS_fsm_state2, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (p_src_cols_V_empty_n = ap_const_logic_0) or (p_src_rows_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((exitcond461_i_i_fu_406_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) and not(((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    ImagLoc_x_fu_680_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFF) + signed(t_V_2_reg_299));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state8 <= ap_CS_fsm(3);

    ap_block_pp0_assign_proc : process(ap_CS_fsm, ap_block_pp0_stage0_subdone)
    begin
                ap_block_pp0 <= ((ap_ST_fsm_pp0_stage0 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage0_subdone));
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(p_src_data_stream_V_empty_n, p_dst_data_stream_V_full_n, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter4, or_cond_i_i_reg_1325_pp0_iter3_reg, ap_predicate_op157_read_state5, ap_predicate_op168_read_state5)
    begin
                ap_block_pp0_stage0_01001 <= (((or_cond_i_i_reg_1325_pp0_iter3_reg = ap_const_lv1_1) and (p_dst_data_stream_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op168_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op157_read_state5 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(p_src_data_stream_V_empty_n, p_dst_data_stream_V_full_n, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter4, or_cond_i_i_reg_1325_pp0_iter3_reg, ap_predicate_op157_read_state5, ap_predicate_op168_read_state5)
    begin
                ap_block_pp0_stage0_11001 <= (((or_cond_i_i_reg_1325_pp0_iter3_reg = ap_const_lv1_1) and (p_dst_data_stream_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op168_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op157_read_state5 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(p_src_data_stream_V_empty_n, p_dst_data_stream_V_full_n, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter4, or_cond_i_i_reg_1325_pp0_iter3_reg, ap_predicate_op157_read_state5, ap_predicate_op168_read_state5)
    begin
                ap_block_pp0_stage0_subdone <= (((or_cond_i_i_reg_1325_pp0_iter3_reg = ap_const_lv1_1) and (p_dst_data_stream_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op168_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op157_read_state5 = ap_const_boolean_1)))));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, p_src_rows_V_empty_n, p_src_cols_V_empty_n)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (p_src_cols_V_empty_n = ap_const_logic_0) or (p_src_rows_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state3_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state5_pp0_stage0_iter2_assign_proc : process(p_src_data_stream_V_empty_n, ap_predicate_op157_read_state5, ap_predicate_op168_read_state5)
    begin
                ap_block_state5_pp0_stage0_iter2 <= (((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op168_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op157_read_state5 = ap_const_boolean_1)));
    end process;

        ap_block_state6_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state7_pp0_stage0_iter4_assign_proc : process(p_dst_data_stream_V_full_n, or_cond_i_i_reg_1325_pp0_iter3_reg)
    begin
                ap_block_state7_pp0_stage0_iter4 <= ((or_cond_i_i_reg_1325_pp0_iter3_reg = ap_const_lv1_1) and (p_dst_data_stream_V_full_n = ap_const_logic_0));
    end process;


    ap_condition_911_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, exitcond460_i_i_reg_1295_pp0_iter1_reg, or_cond_i_i_i_reg_1304_pp0_iter1_reg)
    begin
                ap_condition_911 <= ((or_cond_i_i_i_reg_1304_pp0_iter1_reg = ap_const_lv1_1) and (exitcond460_i_i_reg_1295_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_pp0_exit_iter2_state5_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_condition_pp0_exit_iter2_state5 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter2_state5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, exitcond461_i_i_fu_406_p2, ap_CS_fsm_state2)
    begin
        if (((exitcond461_i_i_fu_406_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_enable_operation_131_assign_proc : process(exitcond460_i_i_reg_1295)
    begin
                ap_enable_operation_131 <= (exitcond460_i_i_reg_1295 = ap_const_lv1_0);
    end process;


    ap_enable_operation_134_assign_proc : process(exitcond460_i_i_reg_1295)
    begin
                ap_enable_operation_134 <= (exitcond460_i_i_reg_1295 = ap_const_lv1_0);
    end process;


    ap_enable_operation_136_assign_proc : process(ap_predicate_op136_load_state4)
    begin
                ap_enable_operation_136 <= (ap_predicate_op136_load_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_148_assign_proc : process(exitcond460_i_i_reg_1295_pp0_iter1_reg)
    begin
                ap_enable_operation_148 <= (exitcond460_i_i_reg_1295_pp0_iter1_reg = ap_const_lv1_0);
    end process;


    ap_enable_operation_151_assign_proc : process(exitcond460_i_i_reg_1295_pp0_iter1_reg)
    begin
                ap_enable_operation_151 <= (exitcond460_i_i_reg_1295_pp0_iter1_reg = ap_const_lv1_0);
    end process;


    ap_enable_operation_154_assign_proc : process(ap_predicate_op154_load_state5)
    begin
                ap_enable_operation_154 <= (ap_predicate_op154_load_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_158_assign_proc : process(ap_predicate_op158_store_state5)
    begin
                ap_enable_operation_158 <= (ap_predicate_op158_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_160_assign_proc : process(ap_predicate_op160_store_state5)
    begin
                ap_enable_operation_160 <= (ap_predicate_op160_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_162_assign_proc : process(ap_predicate_op162_store_state5)
    begin
                ap_enable_operation_162 <= (ap_predicate_op162_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_166_assign_proc : process(ap_predicate_op166_store_state5)
    begin
                ap_enable_operation_166 <= (ap_predicate_op166_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_167_assign_proc : process(ap_predicate_op167_store_state5)
    begin
                ap_enable_operation_167 <= (ap_predicate_op167_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_169_assign_proc : process(ap_predicate_op169_store_state5)
    begin
                ap_enable_operation_169 <= (ap_predicate_op169_store_state5 = ap_const_boolean_1);
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_state4_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
                ap_enable_state4_pp0_iter1_stage0 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state5_pp0_iter2_stage0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage0)
    begin
                ap_enable_state5_pp0_iter2_stage0 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op136_load_state4_assign_proc : process(exitcond460_i_i_reg_1295, brmerge_i_reg_1318)
    begin
                ap_predicate_op136_load_state4 <= ((brmerge_i_reg_1318 = ap_const_lv1_1) and (exitcond460_i_i_reg_1295 = ap_const_lv1_0));
    end process;


    ap_predicate_op154_load_state5_assign_proc : process(exitcond460_i_i_reg_1295_pp0_iter1_reg, brmerge_i_reg_1318_pp0_iter1_reg)
    begin
                ap_predicate_op154_load_state5 <= ((brmerge_i_reg_1318_pp0_iter1_reg = ap_const_lv1_1) and (exitcond460_i_i_reg_1295_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op157_read_state5_assign_proc : process(exitcond460_i_i_reg_1295_pp0_iter1_reg, or_cond_i_i_i_reg_1304_pp0_iter1_reg, icmp_reg_1266)
    begin
                ap_predicate_op157_read_state5 <= ((or_cond_i_i_i_reg_1304_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_1266 = ap_const_lv1_0) and (exitcond460_i_i_reg_1295_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op158_store_state5_assign_proc : process(exitcond460_i_i_reg_1295_pp0_iter1_reg, or_cond_i_i_i_reg_1304_pp0_iter1_reg, icmp_reg_1266, tmp_93_i_reg_1271)
    begin
                ap_predicate_op158_store_state5 <= ((tmp_93_i_reg_1271 = ap_const_lv1_1) and (or_cond_i_i_i_reg_1304_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_1266 = ap_const_lv1_0) and (exitcond460_i_i_reg_1295_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op160_store_state5_assign_proc : process(exitcond460_i_i_reg_1295_pp0_iter1_reg, or_cond_i_i_i_reg_1304_pp0_iter1_reg, icmp_reg_1266, tmp_93_1_i_reg_1275)
    begin
                ap_predicate_op160_store_state5 <= ((tmp_93_1_i_reg_1275 = ap_const_lv1_1) and (or_cond_i_i_i_reg_1304_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_1266 = ap_const_lv1_0) and (exitcond460_i_i_reg_1295_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op162_store_state5_assign_proc : process(exitcond460_i_i_reg_1295_pp0_iter1_reg, or_cond_i_i_i_reg_1304_pp0_iter1_reg, icmp_reg_1266, tmp_93_i_reg_1271)
    begin
                ap_predicate_op162_store_state5 <= ((tmp_93_i_reg_1271 = ap_const_lv1_1) and (or_cond_i_i_i_reg_1304_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_1266 = ap_const_lv1_0) and (exitcond460_i_i_reg_1295_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op166_store_state5_assign_proc : process(exitcond460_i_i_reg_1295_pp0_iter1_reg, or_cond_i_i_i_reg_1304_pp0_iter1_reg, icmp_reg_1266, tmp_2_i_reg_1257)
    begin
                ap_predicate_op166_store_state5 <= ((tmp_2_i_reg_1257 = ap_const_lv1_1) and (icmp_reg_1266 = ap_const_lv1_1) and (or_cond_i_i_i_reg_1304_pp0_iter1_reg = ap_const_lv1_1) and (exitcond460_i_i_reg_1295_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op167_store_state5_assign_proc : process(exitcond460_i_i_reg_1295_pp0_iter1_reg, or_cond_i_i_i_reg_1304_pp0_iter1_reg, icmp_reg_1266, tmp_2_i_reg_1257)
    begin
                ap_predicate_op167_store_state5 <= ((tmp_2_i_reg_1257 = ap_const_lv1_1) and (icmp_reg_1266 = ap_const_lv1_1) and (or_cond_i_i_i_reg_1304_pp0_iter1_reg = ap_const_lv1_1) and (exitcond460_i_i_reg_1295_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op168_read_state5_assign_proc : process(exitcond460_i_i_reg_1295_pp0_iter1_reg, or_cond_i_i_i_reg_1304_pp0_iter1_reg, icmp_reg_1266, tmp_2_i_reg_1257)
    begin
                ap_predicate_op168_read_state5 <= ((tmp_2_i_reg_1257 = ap_const_lv1_1) and (icmp_reg_1266 = ap_const_lv1_1) and (or_cond_i_i_i_reg_1304_pp0_iter1_reg = ap_const_lv1_1) and (exitcond460_i_i_reg_1295_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op169_store_state5_assign_proc : process(exitcond460_i_i_reg_1295_pp0_iter1_reg, or_cond_i_i_i_reg_1304_pp0_iter1_reg, icmp_reg_1266, tmp_2_i_reg_1257)
    begin
                ap_predicate_op169_store_state5 <= ((tmp_2_i_reg_1257 = ap_const_lv1_1) and (icmp_reg_1266 = ap_const_lv1_1) and (or_cond_i_i_i_reg_1304_pp0_iter1_reg = ap_const_lv1_1) and (exitcond460_i_i_reg_1295_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(exitcond461_i_i_fu_406_p2, ap_CS_fsm_state2)
    begin
        if (((exitcond461_i_i_fu_406_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    brmerge_i_fu_781_p2 <= (tmp_6_i_fu_700_p2 or tmp_48_0_not_i_reg_1261);
    col_assign_1_t_i_fu_797_p2 <= std_logic_vector(unsigned(tmp_1_reg_1243) - unsigned(tmp_32_reg_1313));
    col_buf_0_val_0_0_fu_830_p3 <= 
        k_buf_0_val_3_q0 when (brmerge_i_reg_1318_pp0_iter1_reg(0) = '1') else 
        tmp_15_fu_819_p5;
    col_buf_0_val_1_0_fu_848_p3 <= 
        k_buf_0_val_4_q0 when (brmerge_i_reg_1318_pp0_iter1_reg(0) = '1') else 
        tmp_16_fu_837_p5;
    col_buf_0_val_2_0_fu_866_p3 <= 
        k_buf_0_val_5_q0 when (brmerge_i_reg_1318_pp0_iter1_reg(0) = '1') else 
        tmp_17_fu_855_p5;
    cols_fu_318_p0 <= p_src_cols_V_dout;
        cols_fu_318_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cols_fu_318_p0),32));

    exitcond460_i_i_fu_653_p2 <= "1" when (t_V_2_reg_299 = tmp_cast_i_reg_1216) else "0";
    exitcond461_i_i_fu_406_p2 <= "1" when (t_V_reg_288 = tmp_1_cast_i_reg_1221) else "0";
    extLd14_cast_i_fu_322_p0 <= p_src_cols_V_dout;
        extLd14_cast_i_fu_322_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(extLd14_cast_i_fu_322_p0),13));

    extLd_cast_i_fu_314_p0 <= p_src_rows_V_dout;
        extLd_cast_i_fu_314_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(extLd_cast_i_fu_314_p0),13));

    i_V_fu_411_p2 <= std_logic_vector(unsigned(t_V_reg_288) + unsigned(ap_const_lv32_1));
    icmp1_fu_674_p2 <= "0" when (tmp_29_fu_664_p4 = ap_const_lv31_0) else "1";
    icmp_fu_438_p2 <= "0" when (tmp_7_fu_428_p4 = ap_const_lv31_0) else "1";
    j_V_fu_658_p2 <= std_logic_vector(unsigned(t_V_2_reg_299) + unsigned(ap_const_lv32_1));
    k_buf_0_val_3_address0 <= tmp_58_i_fu_791_p1(11 - 1 downto 0);
    k_buf_0_val_3_address1 <= k_buf_0_val_3_addr_reg_1329;

    k_buf_0_val_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_3_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond460_i_i_reg_1295_pp0_iter1_reg, or_cond_i_i_i_reg_1304_pp0_iter1_reg, icmp_reg_1266, tmp_2_i_reg_1257, tmp_93_i_reg_1271, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_2_i_reg_1257 = ap_const_lv1_1) and (icmp_reg_1266 = ap_const_lv1_1) and (or_cond_i_i_i_reg_1304_pp0_iter1_reg = ap_const_lv1_1) and (exitcond460_i_i_reg_1295_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_93_i_reg_1271 = ap_const_lv1_1) and (or_cond_i_i_i_reg_1304_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_1266 = ap_const_lv1_0) and (exitcond460_i_i_reg_1295_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_3_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_3_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond460_i_i_reg_1295_pp0_iter1_reg, or_cond_i_i_i_reg_1304_pp0_iter1_reg, icmp_reg_1266, tmp_2_i_reg_1257, tmp_93_i_reg_1271, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_2_i_reg_1257 = ap_const_lv1_1) and (icmp_reg_1266 = ap_const_lv1_1) and (or_cond_i_i_i_reg_1304_pp0_iter1_reg = ap_const_lv1_1) and (exitcond460_i_i_reg_1295_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_93_i_reg_1271 = ap_const_lv1_1) and (or_cond_i_i_i_reg_1304_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_1266 = ap_const_lv1_0) and (exitcond460_i_i_reg_1295_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_3_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_4_address0 <= tmp_58_i_fu_791_p1(11 - 1 downto 0);
    k_buf_0_val_4_address1 <= k_buf_0_val_4_addr_reg_1342;

    k_buf_0_val_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_4_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond460_i_i_reg_1295_pp0_iter1_reg, or_cond_i_i_i_reg_1304_pp0_iter1_reg, icmp_reg_1266, tmp_2_i_reg_1257, tmp_93_1_i_reg_1275, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_2_i_reg_1257 = ap_const_lv1_1) and (icmp_reg_1266 = ap_const_lv1_1) and (or_cond_i_i_i_reg_1304_pp0_iter1_reg = ap_const_lv1_1) and (exitcond460_i_i_reg_1295_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_93_1_i_reg_1275 = ap_const_lv1_1) and (or_cond_i_i_i_reg_1304_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_1266 = ap_const_lv1_0) and (exitcond460_i_i_reg_1295_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_4_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_4_d1_assign_proc : process(p_src_data_stream_V_dout, icmp_reg_1266, tmp_2_i_reg_1257, tmp_93_1_i_reg_1275, k_buf_0_val_3_q0, ap_condition_911)
    begin
        if ((ap_const_boolean_1 = ap_condition_911)) then
            if (((tmp_2_i_reg_1257 = ap_const_lv1_1) and (icmp_reg_1266 = ap_const_lv1_1))) then 
                k_buf_0_val_4_d1 <= k_buf_0_val_3_q0;
            elsif (((tmp_93_1_i_reg_1275 = ap_const_lv1_1) and (icmp_reg_1266 = ap_const_lv1_0))) then 
                k_buf_0_val_4_d1 <= p_src_data_stream_V_dout;
            else 
                k_buf_0_val_4_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_4_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond460_i_i_reg_1295_pp0_iter1_reg, or_cond_i_i_i_reg_1304_pp0_iter1_reg, icmp_reg_1266, tmp_2_i_reg_1257, tmp_93_1_i_reg_1275, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_2_i_reg_1257 = ap_const_lv1_1) and (icmp_reg_1266 = ap_const_lv1_1) and (or_cond_i_i_i_reg_1304_pp0_iter1_reg = ap_const_lv1_1) and (exitcond460_i_i_reg_1295_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_93_1_i_reg_1275 = ap_const_lv1_1) and (or_cond_i_i_i_reg_1304_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_1266 = ap_const_lv1_0) and (exitcond460_i_i_reg_1295_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_4_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_5_address0 <= tmp_58_i_fu_791_p1(11 - 1 downto 0);
    k_buf_0_val_5_address1 <= k_buf_0_val_5_addr_reg_1348;

    k_buf_0_val_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_5_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond460_i_i_reg_1295_pp0_iter1_reg, or_cond_i_i_i_reg_1304_pp0_iter1_reg, icmp_reg_1266, tmp_2_i_reg_1257, tmp_93_i_reg_1271, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_2_i_reg_1257 = ap_const_lv1_1) and (icmp_reg_1266 = ap_const_lv1_1) and (or_cond_i_i_i_reg_1304_pp0_iter1_reg = ap_const_lv1_1) and (exitcond460_i_i_reg_1295_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_93_i_reg_1271 = ap_const_lv1_1) and (or_cond_i_i_i_reg_1304_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_1266 = ap_const_lv1_0) and (exitcond460_i_i_reg_1295_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_5_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_5_d1_assign_proc : process(p_src_data_stream_V_dout, icmp_reg_1266, tmp_2_i_reg_1257, tmp_93_i_reg_1271, k_buf_0_val_4_q0, ap_condition_911)
    begin
        if ((ap_const_boolean_1 = ap_condition_911)) then
            if (((tmp_2_i_reg_1257 = ap_const_lv1_1) and (icmp_reg_1266 = ap_const_lv1_1))) then 
                k_buf_0_val_5_d1 <= k_buf_0_val_4_q0;
            elsif (((tmp_93_i_reg_1271 = ap_const_lv1_1) and (icmp_reg_1266 = ap_const_lv1_0))) then 
                k_buf_0_val_5_d1 <= p_src_data_stream_V_dout;
            else 
                k_buf_0_val_5_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_5_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond460_i_i_reg_1295_pp0_iter1_reg, or_cond_i_i_i_reg_1304_pp0_iter1_reg, icmp_reg_1266, tmp_2_i_reg_1257, tmp_93_i_reg_1271, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_2_i_reg_1257 = ap_const_lv1_1) and (icmp_reg_1266 = ap_const_lv1_1) and (or_cond_i_i_i_reg_1304_pp0_iter1_reg = ap_const_lv1_1) and (exitcond460_i_i_reg_1295_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_93_i_reg_1271 = ap_const_lv1_1) and (or_cond_i_i_i_reg_1304_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_1266 = ap_const_lv1_0) and (exitcond460_i_i_reg_1295_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_5_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    not_i_i_i_fu_1059_p2 <= "0" when (tmp_21_fu_1049_p4 = ap_const_lv3_0) else "1";
    or_cond_i496_i_2_i_fu_552_p2 <= (tmp_120_2_i_fu_547_p2 and rev1_fu_541_p2);
    or_cond_i496_i_i_fu_490_p2 <= (tmp_120_i_fu_485_p2 and rev_fu_479_p2);
    or_cond_i_i_fu_786_p2 <= (icmp_reg_1266 and icmp1_fu_674_p2);
    or_cond_i_i_i_fu_705_p2 <= (tmp_6_i_fu_700_p2 and rev2_fu_694_p2);
    overflow_fu_1109_p2 <= (tmp_i_i_i_fu_1104_p2 and not_i_i_i_reg_1383);
    p_Val2_1_fu_1099_p2 <= std_logic_vector(unsigned(tmp_35_reg_1372) + unsigned(tmp22_fu_1094_p2));
    p_Val2_s_fu_1035_p2 <= std_logic_vector(unsigned(sum_V_2_i_fu_1000_p2) + unsigned(tmp21_cast_fu_1031_p1));
    p_assign_1_fu_719_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) - unsigned(t_V_2_reg_299));
    p_assign_2_fu_738_p2 <= std_logic_vector(signed(tmp_10_cast_i_reg_1238) - signed(p_p2_i_i_i_fu_725_p3));
    p_assign_3_fu_743_p3 <= 
        ImagLoc_x_fu_680_p2 when (or_cond_i_i_i_fu_705_p2(0) = '1') else 
        p_assign_2_fu_738_p2;
    p_assign_6_2_i_fu_527_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFD) + signed(t_V_reg_288));
    p_assign_7_2_i_fu_566_p2 <= std_logic_vector(unsigned(ap_const_lv32_3) - unsigned(t_V_reg_288));
    p_assign_7_i_fu_504_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) - unsigned(t_V_reg_288));

    p_dst_data_stream_V_blk_n_assign_proc : process(p_dst_data_stream_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, or_cond_i_i_reg_1325_pp0_iter3_reg)
    begin
        if (((or_cond_i_i_reg_1325_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            p_dst_data_stream_V_blk_n <= p_dst_data_stream_V_full_n;
        else 
            p_dst_data_stream_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_V_din <= 
        p_mux_i_i_cast_i_fu_1114_p3 when (tmp_1_i_i_i_fu_1122_p2(0) = '1') else 
        p_Val2_1_fu_1099_p2;

    p_dst_data_stream_V_write_assign_proc : process(ap_enable_reg_pp0_iter4, or_cond_i_i_reg_1325_pp0_iter3_reg, ap_block_pp0_stage0_11001)
    begin
        if (((or_cond_i_i_reg_1325_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_dst_data_stream_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_mux_i_i_cast_i_fu_1114_p3 <= 
        ap_const_lv8_FF when (tmp_i_i_i_fu_1104_p2(0) = '1') else 
        ap_const_lv8_0;
    p_p2_i497_i_2_i_fu_572_p3 <= 
        p_assign_7_2_i_fu_566_p2 when (tmp_26_fu_558_p3(0) = '1') else 
        p_assign_6_2_i_fu_527_p2;
    p_p2_i497_i_i_fu_510_p3 <= 
        p_assign_7_i_fu_504_p2 when (tmp_18_fu_496_p3(0) = '1') else 
        tmp_118_i_fu_465_p2;
    p_p2_i_i_i_fu_725_p3 <= 
        p_assign_1_fu_719_p2 when (tmp_31_fu_711_p3(0) = '1') else 
        ImagLoc_x_fu_680_p2;
    p_shl_cast_i_fu_969_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl_i_fu_961_p3),10));
    p_shl_i_fu_961_p3 <= (src_kernel_win_0_va_2_fu_166 & ap_const_lv1_0);

    p_src_cols_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_src_cols_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_src_cols_V_blk_n <= p_src_cols_V_empty_n;
        else 
            p_src_cols_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_cols_V_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_src_rows_V_empty_n, p_src_cols_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (p_src_cols_V_empty_n = ap_const_logic_0) or (p_src_rows_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_src_cols_V_read <= ap_const_logic_1;
        else 
            p_src_cols_V_read <= ap_const_logic_0;
        end if; 
    end process;


    p_src_data_stream_V_blk_n_assign_proc : process(p_src_data_stream_V_empty_n, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, exitcond460_i_i_reg_1295_pp0_iter1_reg, or_cond_i_i_i_reg_1304_pp0_iter1_reg, icmp_reg_1266, tmp_2_i_reg_1257)
    begin
        if ((((tmp_2_i_reg_1257 = ap_const_lv1_1) and (icmp_reg_1266 = ap_const_lv1_1) and (or_cond_i_i_i_reg_1304_pp0_iter1_reg = ap_const_lv1_1) and (exitcond460_i_i_reg_1295_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((or_cond_i_i_i_reg_1304_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_1266 = ap_const_lv1_0) and (exitcond460_i_i_reg_1295_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            p_src_data_stream_V_blk_n <= p_src_data_stream_V_empty_n;
        else 
            p_src_data_stream_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_V_read_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op157_read_state5, ap_predicate_op168_read_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_predicate_op168_read_state5 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op157_read_state5 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            p_src_data_stream_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_V_read <= ap_const_logic_0;
        end if; 
    end process;


    p_src_rows_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_src_rows_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_src_rows_V_blk_n <= p_src_rows_V_empty_n;
        else 
            p_src_rows_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_rows_V_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_src_rows_V_empty_n, p_src_cols_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (p_src_cols_V_empty_n = ap_const_logic_0) or (p_src_rows_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_src_rows_V_read <= ap_const_logic_1;
        else 
            p_src_rows_V_read <= ap_const_logic_0;
        end if; 
    end process;

    r_V_0_2_cast_i_cast_fu_973_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_5_reg_1361),9));
    r_V_0_cast_i_cast_fu_957_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_3_fu_170),9));
    r_V_2_2_1_i_fu_1006_p3 <= (src_kernel_win_0_va_fu_158 & ap_const_lv1_0);
    rev1_fu_541_p2 <= (tmp_25_fu_533_p3 xor ap_const_lv1_1);
    rev2_fu_694_p2 <= (tmp_30_fu_686_p3 xor ap_const_lv1_1);
    rev_fu_479_p2 <= (tmp_9_fu_471_p3 xor ap_const_lv1_1);
    row_assign_8_0_t_i_fu_616_p2 <= std_logic_vector(unsigned(tmp_reg_1226) - unsigned(tmp_10_fu_608_p3));
    row_assign_8_2_t_i_fu_648_p2 <= std_logic_vector(unsigned(tmp_reg_1226) - unsigned(tmp_14_fu_640_p3));
    rows_fu_310_p0 <= p_src_rows_V_dout;
        rows_fu_310_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rows_fu_310_p0),32));

    sel_tmp7_fu_757_p2 <= (tmp_6_i_not_fu_751_p2 or tmp_30_fu_686_p3);
    sel_tmp8_fu_763_p2 <= (tmp_8_i_fu_733_p2 and sel_tmp7_fu_757_p2);
    src_kernel_win_0_va_4_fu_920_p3 <= 
        tmp_19_fu_909_p5 when (tmp_115_i_reg_1279(0) = '1') else 
        col_buf_0_val_0_0_fu_830_p3;
    src_kernel_win_0_va_5_fu_938_p3 <= 
        tmp_20_fu_927_p5 when (tmp_115_i_reg_1279(0) = '1') else 
        col_buf_0_val_2_0_fu_866_p3;
    sum9_cast_i_fu_992_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sum9_i_fu_986_p2),11));
    sum9_i_fu_986_p2 <= std_logic_vector(unsigned(p_shl_cast_i_fu_969_p1) + unsigned(tmp20_cast_fu_982_p1));
    sum_V_2_i_fu_1000_p2 <= std_logic_vector(unsigned(tmp_138_2_cast_i_fu_996_p1) - unsigned(sum9_cast_i_fu_992_p1));
    tmp20_cast_fu_982_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp5_fu_976_p2),10));
    tmp21_cast_fu_1031_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp21_fu_1025_p2),11));
    tmp21_fu_1025_p2 <= std_logic_vector(unsigned(tmp_138_2_2_cast_i_c_fu_1022_p1) + unsigned(tmp_138_2_cast_i_ca_fu_1014_p1));
    tmp22_fu_1094_p2 <= std_logic_vector(unsigned(src_kernel_win_0_va_4_reg_1354_pp0_iter3_reg) + unsigned(tmp_36_fu_1089_p2));
    tmp5_fu_976_p2 <= std_logic_vector(unsigned(r_V_0_2_cast_i_cast_fu_973_p1) + unsigned(r_V_0_cast_i_cast_fu_957_p1));
        tmp_10_cast_i_fu_396_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_10_i_fu_390_p2),32));

    tmp_10_fu_608_p3 <= 
        tmp_3_fu_602_p2 when (or_cond_i496_i_i_fu_490_p2(0) = '1') else 
        tmp_2_fu_594_p3;
    tmp_10_i_fu_390_p2 <= std_logic_vector(signed(ap_const_lv14_3FFE) + signed(tmp_9_cast_i_fu_386_p1));
    tmp_115_i_fu_456_p2 <= "1" when (unsigned(t_V_reg_288) > unsigned(rows_reg_1200)) else "0";
    tmp_118_i_fu_465_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFF) + signed(t_V_reg_288));
    tmp_11_fu_621_p2 <= std_logic_vector(unsigned(tmp_133_i_reg_1232) - unsigned(tmp_28_fu_585_p1));
    tmp_120_2_i_fu_547_p2 <= "1" when (signed(p_assign_6_2_i_fu_527_p2) < signed(rows_reg_1200)) else "0";
    tmp_120_i_fu_485_p2 <= "1" when (signed(tmp_118_i_fu_465_p2) < signed(rows_reg_1200)) else "0";
    tmp_12_fu_626_p3 <= 
        tmp_28_fu_585_p1 when (tmp_131_2_i_fu_580_p2(0) = '1') else 
        tmp_11_fu_621_p2;
    tmp_131_2_i_fu_580_p2 <= "1" when (signed(p_p2_i497_i_2_i_fu_572_p3) < signed(rows_reg_1200)) else "0";
    tmp_131_i_fu_518_p2 <= "1" when (signed(p_p2_i497_i_i_fu_510_p3) < signed(rows_reg_1200)) else "0";
    tmp_132_cast_i1_fu_364_p3 <= (tmp_6_fu_360_p1 & ap_const_lv1_0);
    tmp_133_i_fu_372_p2 <= (tmp_132_cast_i1_fu_364_p3 xor ap_const_lv2_2);
    tmp_138_2_2_cast_i_c_fu_1022_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_4_reg_1354),10));
    tmp_138_2_cast_i_ca_fu_1014_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_2_2_1_i_fu_1006_p3),10));
    tmp_138_2_cast_i_fu_996_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_1_fu_162),11));
    tmp_13_fu_634_p2 <= std_logic_vector(unsigned(ap_const_lv2_1) + unsigned(tmp_8_fu_461_p1));
    tmp_14_fu_640_p3 <= 
        tmp_13_fu_634_p2 when (or_cond_i496_i_2_i_fu_552_p2(0) = '1') else 
        tmp_12_fu_626_p3;
    tmp_18_fu_496_p3 <= tmp_118_i_fu_465_p2(31 downto 31);
        tmp_1_cast_i_fu_342_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_1_i_fu_336_p2),32));

    tmp_1_fu_400_p2 <= std_logic_vector(signed(ap_const_lv2_3) + signed(tmp_5_fu_350_p1));
    tmp_1_i_fu_336_p2 <= std_logic_vector(unsigned(ap_const_lv13_2) + unsigned(extLd_cast_i_fu_314_p1));
    tmp_1_i_i_i_fu_1122_p2 <= (p_Result_s_reg_1377 or overflow_fu_1109_p2);
    tmp_21_fu_1049_p4 <= p_Val2_s_fu_1035_p2(10 downto 8);
    tmp_24_fu_523_p1 <= p_p2_i497_i_i_fu_510_p3(2 - 1 downto 0);
    tmp_25_fu_533_p3 <= p_assign_6_2_i_fu_527_p2(31 downto 31);
    tmp_26_fu_558_p3 <= p_assign_6_2_i_fu_527_p2(31 downto 31);
    tmp_28_fu_585_p1 <= p_p2_i497_i_2_i_fu_572_p3(2 - 1 downto 0);
    tmp_29_fu_664_p4 <= t_V_2_reg_299(31 downto 1);
    tmp_2_fu_594_p3 <= 
        tmp_24_fu_523_p1 when (tmp_131_i_fu_518_p2(0) = '1') else 
        tmp_s_fu_589_p2;
    tmp_2_i_fu_417_p2 <= "1" when (unsigned(t_V_reg_288) < unsigned(rows_reg_1200)) else "0";
    tmp_30_fu_686_p3 <= ImagLoc_x_fu_680_p2(31 downto 31);
    tmp_31_fu_711_p3 <= ImagLoc_x_fu_680_p2(31 downto 31);
    tmp_32_fu_777_p1 <= x_fu_769_p3(2 - 1 downto 0);
    tmp_35_fu_1018_p1 <= sum_V_2_i_fu_1000_p2(8 - 1 downto 0);
    tmp_36_fu_1089_p2 <= std_logic_vector(shift_left(unsigned(src_kernel_win_0_va_6_reg_1367),to_integer(unsigned('0' & ap_const_lv8_1(8-1 downto 0)))));
    tmp_3_fu_602_p2 <= std_logic_vector(signed(ap_const_lv2_3) + signed(tmp_8_fu_461_p1));
    tmp_48_0_not_i_fu_422_p2 <= (tmp_2_i_fu_417_p2 xor ap_const_lv1_1);
    tmp_4_fu_346_p0 <= p_src_rows_V_dout;
    tmp_4_fu_346_p1 <= tmp_4_fu_346_p0(2 - 1 downto 0);
    tmp_58_i_fu_791_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_reg_1308),64));
    tmp_5_fu_350_p0 <= p_src_cols_V_dout;
    tmp_5_fu_350_p1 <= tmp_5_fu_350_p0(2 - 1 downto 0);
    tmp_6_fu_360_p0 <= p_src_rows_V_dout;
    tmp_6_fu_360_p1 <= tmp_6_fu_360_p0(1 - 1 downto 0);
    tmp_6_i_fu_700_p2 <= "1" when (signed(ImagLoc_x_fu_680_p2) < signed(cols_reg_1210)) else "0";
    tmp_6_i_not_fu_751_p2 <= (tmp_6_i_fu_700_p2 xor ap_const_lv1_1);
    tmp_7_fu_428_p4 <= t_V_reg_288(31 downto 1);
    tmp_8_fu_461_p1 <= t_V_reg_288(2 - 1 downto 0);
    tmp_8_i_fu_733_p2 <= "1" when (signed(p_p2_i_i_i_fu_725_p3) < signed(cols_reg_1210)) else "0";
    tmp_93_1_i_fu_450_p2 <= "1" when (t_V_reg_288 = ap_const_lv32_0) else "0";
    tmp_93_i_fu_444_p2 <= "1" when (t_V_reg_288 = ap_const_lv32_1) else "0";
        tmp_9_cast_i_fu_386_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_9_i_fu_378_p3),14));

    tmp_9_fu_471_p3 <= tmp_118_i_fu_465_p2(31 downto 31);
    tmp_9_i_fu_378_p1 <= p_src_cols_V_dout;
    tmp_9_i_fu_378_p3 <= (tmp_9_i_fu_378_p1 & ap_const_lv1_0);
        tmp_cast_i_fu_332_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_i_fu_326_p2),32));

    tmp_fu_354_p2 <= std_logic_vector(signed(ap_const_lv2_3) + signed(tmp_4_fu_346_p1));
    tmp_i_fu_326_p2 <= std_logic_vector(unsigned(ap_const_lv13_2) + unsigned(extLd14_cast_i_fu_322_p1));
    tmp_i_i_i_fu_1104_p2 <= (p_Result_s_reg_1377 xor ap_const_lv1_1);
    tmp_s_fu_589_p2 <= std_logic_vector(unsigned(tmp_133_i_reg_1232) - unsigned(tmp_24_fu_523_p1));
    x_fu_769_p3 <= 
        p_p2_i_i_i_fu_725_p3 when (sel_tmp8_fu_763_p2(0) = '1') else 
        p_assign_3_fu_743_p3;
end behav;
