#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_00000000006d8400 .scope module, "top" "top" 2 9;
 .timescale 0 0;
v0000000001ed5a70_0 .var "clk", 0 0;
v0000000001ed5b10_0 .var "restart_cpu", 0 0;
S_00000000006d8580 .scope module, "legv8" "LEGv8" 2 13, 3 16 0, S_00000000006d8400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "restart_cpu"
v0000000001ed5750_0 .net *"_s6", 0 0, L_0000000001f32970;  1 drivers
v0000000001ed57f0_0 .net *"_s7", 0 0, L_0000000001f32a10;  1 drivers
v0000000001ed5890_0 .net "clk", 0 0, v0000000001ed5a70_0;  1 drivers
v0000000001ed5930_0 .var "microcode_restart", 0 0;
v0000000001ed59d0_0 .net "restart_cpu", 0 0, v0000000001ed5b10_0;  1 drivers
E_0000000001e70f80 .event edge, v0000000001eca1f0_0, v0000000001eced50_0;
L_0000000001f32ab0 .concat [ 1 1 0 0], L_0000000001f32a10, L_0000000001f32970;
S_00000000006d3220 .scope module, "stage1_fetch" "Stage1_Fetch" 3 22, 4 33 0, S_00000000006d8580;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "new_pc"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "next"
    .port_info 3 /INPUT 1 "branch_flag"
    .port_info 4 /INPUT 1 "uncond_branch_flag"
    .port_info 5 /INPUT 1 "zero_flag"
L_0000000001e69620 .functor AND 1, L_0000000001f312f0, L_0000000001f32830, C4<1>, C4<1>;
L_0000000001e69690 .functor OR 1, L_0000000001e69620, L_0000000001f31390, C4<0>, C4<0>;
v0000000001eca330_0 .net *"_s0", 0 0, L_0000000001e69620;  1 drivers
v0000000001eca3d0_0 .net *"_s2", 0 0, L_0000000001e69690;  1 drivers
L_0000000001ed6da8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000001eca470_0 .net/2u *"_s4", 63 0, L_0000000001ed6da8;  1 drivers
v0000000001ece5d0_0 .net *"_s6", 63 0, L_0000000001ed5bb0;  1 drivers
v0000000001ece670_0 .net "branch_flag", 0 0, L_0000000001f312f0;  1 drivers
v0000000001ece710_0 .net "instruction", 31 0, L_0000000001e69700;  1 drivers
v0000000001ece7b0_0 .net "new_pc", 63 0, L_0000000001f31bb0;  1 drivers
v0000000001ece850_0 .net "next", 0 0, L_0000000001f31250;  1 drivers
v0000000001ece8f0_0 .net "pc_out", 63 0, v0000000001eca150_0;  1 drivers
v0000000001ece990_0 .var "pipe_in", 95 0;
v0000000001ecea30_0 .var "pipe_out", 95 0;
v0000000001ecead0_0 .net "reset", 0 0, v0000000001ed5b10_0;  alias, 1 drivers
v0000000001eceb70_0 .net "uncond_branch_flag", 0 0, L_0000000001f31390;  1 drivers
v0000000001ecec10_0 .net "zero_flag", 0 0, L_0000000001f32830;  1 drivers
E_0000000001e71580 .event edge, v0000000001eca290_0;
L_0000000001ed5bb0 .arith/sum 64, v0000000001eca150_0, L_0000000001ed6da8;
L_0000000001ed5c50 .functor MUXZ 64, L_0000000001ed5bb0, L_0000000001f31bb0, L_0000000001e69690, C4<>;
L_0000000001f314d0 .part L_0000000001e69700, 21, 11;
L_0000000001f32b50 .part L_0000000001e69700, 21, 11;
S_00000000006d33a0 .scope module, "imem" "Instruction_Memory" 4 45, 5 11 0, S_00000000006d3220;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "address"
    .port_info 1 /OUTPUT 32 "instruction"
L_0000000001e69770 .functor OR 32, L_0000000001ed6010, L_0000000001ed63d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000000001e697e0 .functor OR 32, L_0000000001e69770, L_0000000001f31070, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000000001e69700 .functor OR 32, L_0000000001e697e0, L_0000000001f31110, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000001ec8710_0 .net *"_s0", 7 0, L_0000000001ed5cf0;  1 drivers
v0000000001ec87b0_0 .net *"_s10", 31 0, L_0000000001ed5ed0;  1 drivers
L_0000000001ed6e80 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001ec8850_0 .net *"_s13", 23 0, L_0000000001ed6e80;  1 drivers
v0000000001ec88f0_0 .net *"_s14", 31 0, L_0000000001ed6010;  1 drivers
v0000000001ec8990_0 .net *"_s16", 7 0, L_0000000001ed5f70;  1 drivers
L_0000000001ed6ec8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001ec8a30_0 .net *"_s18", 23 0, L_0000000001ed6ec8;  1 drivers
v0000000001ec8ad0_0 .net *"_s2", 64 0, L_0000000001ed5d90;  1 drivers
v0000000001ec8b70_0 .net *"_s20", 7 0, L_0000000001ed60b0;  1 drivers
v0000000001ec8c10_0 .net *"_s22", 64 0, L_0000000001ed6150;  1 drivers
L_0000000001ed6f10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000001ec8cb0_0 .net *"_s25", 0 0, L_0000000001ed6f10;  1 drivers
L_0000000001ed6f58 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000000001ec8d50_0 .net/2u *"_s26", 64 0, L_0000000001ed6f58;  1 drivers
v0000000001ec8df0_0 .net *"_s28", 64 0, L_0000000001ed61f0;  1 drivers
v0000000001ec8e90_0 .net *"_s30", 31 0, L_0000000001ed6290;  1 drivers
L_0000000001ed6fa0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001ec8f30_0 .net *"_s33", 23 0, L_0000000001ed6fa0;  1 drivers
v0000000001ec8fd0_0 .net *"_s34", 31 0, L_0000000001ed63d0;  1 drivers
v0000000001ec9070_0 .net *"_s36", 15 0, L_0000000001ed6330;  1 drivers
L_0000000001ed6fe8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001ec9110_0 .net *"_s38", 15 0, L_0000000001ed6fe8;  1 drivers
v0000000001ec91b0_0 .net *"_s40", 31 0, L_0000000001e69770;  1 drivers
v0000000001ec9250_0 .net *"_s42", 7 0, L_0000000001ed6470;  1 drivers
v0000000001ec92f0_0 .net *"_s44", 64 0, L_0000000001f30df0;  1 drivers
L_0000000001ed7030 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000001ec9390_0 .net *"_s47", 0 0, L_0000000001ed7030;  1 drivers
L_0000000001ed7078 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000000001ec9430_0 .net/2u *"_s48", 64 0, L_0000000001ed7078;  1 drivers
L_0000000001ed6df0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000001ec94d0_0 .net *"_s5", 0 0, L_0000000001ed6df0;  1 drivers
v0000000001ec9570_0 .net *"_s50", 64 0, L_0000000001f30e90;  1 drivers
v0000000001ec9610_0 .net *"_s52", 31 0, L_0000000001f30f30;  1 drivers
L_0000000001ed70c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001ec96b0_0 .net *"_s55", 23 0, L_0000000001ed70c0;  1 drivers
v0000000001ec9750_0 .net *"_s56", 31 0, L_0000000001f31070;  1 drivers
v0000000001ec97f0_0 .net *"_s58", 23 0, L_0000000001f30fd0;  1 drivers
L_0000000001ed6e38 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000000001ec9890_0 .net/2u *"_s6", 64 0, L_0000000001ed6e38;  1 drivers
L_0000000001ed7108 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000000001ec9930_0 .net *"_s60", 7 0, L_0000000001ed7108;  1 drivers
v0000000001ec99d0_0 .net *"_s62", 31 0, L_0000000001e697e0;  1 drivers
v0000000001ec9a70_0 .net *"_s64", 7 0, L_0000000001f311b0;  1 drivers
v0000000001ec9b10_0 .net *"_s66", 31 0, L_0000000001f31110;  1 drivers
L_0000000001ed7150 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001ec9bb0_0 .net *"_s69", 23 0, L_0000000001ed7150;  1 drivers
v0000000001ec9c50_0 .net *"_s8", 64 0, L_0000000001ed5e30;  1 drivers
v0000000001ec9cf0_0 .net "address", 63 0, v0000000001eca150_0;  alias, 1 drivers
v0000000001ec9d90_0 .var/i "aligned_pc", 31 0;
v0000000001ec9e30_0 .net "instruction", 31 0, L_0000000001e69700;  alias, 1 drivers
v0000000001ec9ed0 .array "mem", 256 0, 7 0;
v0000000001ec9f70_0 .var/i "write_counter", 31 0;
L_0000000001ed5cf0 .array/port v0000000001ec9ed0, L_0000000001ed5e30;
L_0000000001ed5d90 .concat [ 64 1 0 0], v0000000001eca150_0, L_0000000001ed6df0;
L_0000000001ed5e30 .arith/sum 65, L_0000000001ed5d90, L_0000000001ed6e38;
L_0000000001ed5ed0 .concat [ 8 24 0 0], L_0000000001ed5cf0, L_0000000001ed6e80;
L_0000000001ed5f70 .part L_0000000001ed5ed0, 0, 8;
L_0000000001ed6010 .concat [ 24 8 0 0], L_0000000001ed6ec8, L_0000000001ed5f70;
L_0000000001ed60b0 .array/port v0000000001ec9ed0, L_0000000001ed61f0;
L_0000000001ed6150 .concat [ 64 1 0 0], v0000000001eca150_0, L_0000000001ed6f10;
L_0000000001ed61f0 .arith/sum 65, L_0000000001ed6150, L_0000000001ed6f58;
L_0000000001ed6290 .concat [ 8 24 0 0], L_0000000001ed60b0, L_0000000001ed6fa0;
L_0000000001ed6330 .part L_0000000001ed6290, 0, 16;
L_0000000001ed63d0 .concat [ 16 16 0 0], L_0000000001ed6fe8, L_0000000001ed6330;
L_0000000001ed6470 .array/port v0000000001ec9ed0, L_0000000001f30e90;
L_0000000001f30df0 .concat [ 64 1 0 0], v0000000001eca150_0, L_0000000001ed7030;
L_0000000001f30e90 .arith/sum 65, L_0000000001f30df0, L_0000000001ed7078;
L_0000000001f30f30 .concat [ 8 24 0 0], L_0000000001ed6470, L_0000000001ed70c0;
L_0000000001f30fd0 .part L_0000000001f30f30, 0, 24;
L_0000000001f31070 .concat [ 8 24 0 0], L_0000000001ed7108, L_0000000001f30fd0;
L_0000000001f311b0 .array/port v0000000001ec9ed0, v0000000001eca150_0;
L_0000000001f31110 .concat [ 8 24 0 0], L_0000000001f311b0, L_0000000001ed7150;
S_00000000006d2d40 .scope task, "write_b" "write_b" 5 72, 5 72 0, S_00000000006d33a0;
 .timescale 0 0;
v0000000001e6f780_0 .var "br_addr", 25 0;
v0000000001e6fd20_0 .var "opcode", 10 0;
TD_top.legv8.stage1_fetch.imem.write_b ;
    %load/vec4 v0000000001ec9f70_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000001ec9d90_0, 0, 32;
    %load/vec4 v0000000001e6fd20_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0000000001e6f780_0;
    %parti/s 2, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001ec9d90_0;
    %pad/s 33;
    %addi 3, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0000000001ec9ed0, 4, 0;
    %load/vec4 v0000000001e6f780_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000001ec9d90_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0000000001ec9ed0, 4, 0;
    %load/vec4 v0000000001e6f780_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000001ec9d90_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0000000001ec9ed0, 4, 0;
    %load/vec4 v0000000001e6f780_0;
    %parti/s 8, 0, 2;
    %ix/getv/s 4, v0000000001ec9d90_0;
    %store/vec4a v0000000001ec9ed0, 4, 0;
    %load/vec4 v0000000001ec9f70_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000001ec9f70_0, 0, 32;
    %end;
S_00000000006d2ec0 .scope task, "write_cb" "write_cb" 5 87, 5 87 0, S_00000000006d33a0;
 .timescale 0 0;
v0000000001e6fdc0_0 .var "cond_br_addr", 18 0;
v0000000001e6fe60_0 .var "opcode", 10 0;
v0000000001e6ff00_0 .var "rt", 4 0;
TD_top.legv8.stage1_fetch.imem.write_cb ;
    %load/vec4 v0000000001ec9f70_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000001ec9d90_0, 0, 32;
    %load/vec4 v0000000001e6fe60_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000001ec9d90_0;
    %pad/s 33;
    %addi 3, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0000000001ec9ed0, 4, 0;
    %load/vec4 v0000000001e6fdc0_0;
    %parti/s 8, 11, 5;
    %load/vec4 v0000000001ec9d90_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0000000001ec9ed0, 4, 0;
    %load/vec4 v0000000001e6fdc0_0;
    %parti/s 8, 3, 3;
    %load/vec4 v0000000001ec9d90_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0000000001ec9ed0, 4, 0;
    %load/vec4 v0000000001e6fdc0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0000000001e6ff00_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 4, v0000000001ec9d90_0;
    %store/vec4a v0000000001ec9ed0, 4, 0;
    %load/vec4 v0000000001ec9f70_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000001ec9f70_0, 0, 32;
    %end;
S_00000000006caf20 .scope task, "write_d" "write_d" 5 54, 5 54 0, S_00000000006d33a0;
 .timescale 0 0;
v0000000001e6ffa0_0 .var "dt_addr", 8 0;
v0000000001e70040_0 .var "op", 1 0;
v0000000001e700e0_0 .var "opcode", 10 0;
v0000000001e70180_0 .var "rn", 4 0;
v0000000001e70220_0 .var "rt", 4 0;
TD_top.legv8.stage1_fetch.imem.write_d ;
    %load/vec4 v0000000001ec9f70_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000001ec9d90_0, 0, 32;
    %load/vec4 v0000000001e700e0_0;
    %parti/s 8, 3, 3;
    %load/vec4 v0000000001ec9d90_0;
    %pad/s 33;
    %addi 3, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0000000001ec9ed0, 4, 0;
    %load/vec4 v0000000001e700e0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0000000001e6ffa0_0;
    %parti/s 5, 4, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001ec9d90_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0000000001ec9ed0, 4, 0;
    %load/vec4 v0000000001e6ffa0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0000000001e70040_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001e70180_0;
    %parti/s 2, 3, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001ec9d90_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0000000001ec9ed0, 4, 0;
    %load/vec4 v0000000001e70180_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0000000001e70220_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 4, v0000000001ec9d90_0;
    %store/vec4a v0000000001ec9ed0, 4, 0;
    %load/vec4 v0000000001ec9f70_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000001ec9f70_0, 0, 32;
    %end;
S_00000000006cb0a0 .scope task, "write_i" "write_i" 5 38, 5 38 0, S_00000000006d33a0;
 .timescale 0 0;
v0000000001e702c0_0 .var "alui", 11 0;
v0000000001e70360_0 .var "opcode", 10 0;
v0000000001e70400_0 .var "rd", 4 0;
v0000000001e704a0_0 .var "rn", 4 0;
TD_top.legv8.stage1_fetch.imem.write_i ;
    %load/vec4 v0000000001ec9f70_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000001ec9d90_0, 0, 32;
    %load/vec4 v0000000001e70360_0;
    %parti/s 8, 3, 3;
    %load/vec4 v0000000001ec9d90_0;
    %pad/s 33;
    %addi 3, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0000000001ec9ed0, 4, 0;
    %load/vec4 v0000000001e70360_0;
    %parti/s 2, 1, 2;
    %load/vec4 v0000000001e702c0_0;
    %parti/s 6, 6, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001ec9d90_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0000000001ec9ed0, 4, 0;
    %load/vec4 v0000000001e702c0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0000000001e704a0_0;
    %parti/s 2, 3, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001ec9d90_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0000000001ec9ed0, 4, 0;
    %load/vec4 v0000000001e704a0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0000000001e70400_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 4, v0000000001ec9d90_0;
    %store/vec4a v0000000001ec9ed0, 4, 0;
    %load/vec4 v0000000001ec9f70_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000001ec9f70_0, 0, 32;
    %end;
S_00000000006c5c60 .scope task, "write_iw" "write_iw" 5 102, 5 102 0, S_00000000006d33a0;
 .timescale 0 0;
v0000000001e70540_0 .var "movi", 15 0;
v0000000001e705e0_0 .var "opcode", 10 0;
v0000000001e70680_0 .var "rd", 4 0;
TD_top.legv8.stage1_fetch.imem.write_iw ;
    %load/vec4 v0000000001ec9f70_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000001ec9d90_0, 0, 32;
    %load/vec4 v0000000001e705e0_0;
    %parti/s 8, 3, 3;
    %load/vec4 v0000000001ec9d90_0;
    %pad/s 33;
    %addi 3, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0000000001ec9ed0, 4, 0;
    %load/vec4 v0000000001e705e0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0000000001e70540_0;
    %parti/s 5, 11, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001ec9d90_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0000000001ec9ed0, 4, 0;
    %load/vec4 v0000000001e70540_0;
    %parti/s 8, 3, 3;
    %load/vec4 v0000000001ec9d90_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0000000001ec9ed0, 4, 0;
    %load/vec4 v0000000001e70540_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0000000001e70680_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 4, v0000000001ec9d90_0;
    %store/vec4a v0000000001ec9ed0, 4, 0;
    %load/vec4 v0000000001ec9f70_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000001ec9f70_0, 0, 32;
    %end;
S_00000000006c5de0 .scope task, "write_r" "write_r" 5 21, 5 21 0, S_00000000006d33a0;
 .timescale 0 0;
v0000000001e70720_0 .var "opcode", 10 0;
v0000000001e707c0_0 .var "rd", 4 0;
v0000000001e70860_0 .var "rm", 4 0;
v0000000001ec85d0_0 .var "rn", 4 0;
v0000000001ec8670_0 .var "shamt", 5 0;
TD_top.legv8.stage1_fetch.imem.write_r ;
    %load/vec4 v0000000001ec9f70_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000001ec9d90_0, 0, 32;
    %load/vec4 v0000000001e70720_0;
    %parti/s 8, 3, 3;
    %load/vec4 v0000000001ec9d90_0;
    %pad/s 33;
    %addi 3, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0000000001ec9ed0, 4, 0;
    %load/vec4 v0000000001e70720_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0000000001e70860_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001ec9d90_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0000000001ec9ed0, 4, 0;
    %load/vec4 v0000000001ec8670_0;
    %load/vec4 v0000000001ec85d0_0;
    %parti/s 2, 3, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001ec9d90_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0000000001ec9ed0, 4, 0;
    %load/vec4 v0000000001ec85d0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0000000001e707c0_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 4, v0000000001ec9d90_0;
    %store/vec4a v0000000001ec9ed0, 4, 0;
    %load/vec4 v0000000001ec9f70_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000001ec9f70_0, 0, 32;
    %end;
S_00000000006be4b0 .scope module, "pc" "Program_Counter" 4 44, 4 12 0, S_00000000006d3220;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "addr_in"
    .port_info 1 /INPUT 1 "wr"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 64 "addr_out"
v0000000001eca010_0 .net "addr_in", 63 0, L_0000000001ed5c50;  1 drivers
v0000000001eca0b0_0 .net "addr_out", 63 0, v0000000001eca150_0;  alias, 1 drivers
v0000000001eca150_0 .var "latched_addr", 63 0;
v0000000001eca1f0_0 .net "reset", 0 0, v0000000001ed5b10_0;  alias, 1 drivers
v0000000001eca290_0 .net "wr", 0 0, L_0000000001f31250;  alias, 1 drivers
E_0000000001e71500 .event edge, v0000000001eca1f0_0, v0000000001eca290_0;
S_00000000006c1860 .scope module, "stage2_decode" "Stage2_Decode" 3 29, 6 42 0, S_00000000006d8580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "instruction"
    .port_info 2 /INPUT 64 "writedata"
    .port_info 3 /INPUT 1 "reg2loc"
    .port_info 4 /INPUT 1 "regwrite"
L_0000000001ed7198 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001ecf2f0_0 .net/2u *"_s0", 31 0, L_0000000001ed7198;  1 drivers
v0000000001ecf390_0 .net *"_s7", 4 0, L_0000000001f316b0;  1 drivers
v0000000001ecf430_0 .net *"_s9", 4 0, L_0000000001f31750;  1 drivers
v0000000001ecf4d0_0 .net "clk", 0 0, v0000000001ed5a70_0;  alias, 1 drivers
v0000000001ecf570_0 .net "instruction", 31 0, L_0000000001e69700;  alias, 1 drivers
v0000000001ecf610_0 .net "outA", 63 0, v0000000001ecedf0_0;  1 drivers
v0000000001ecf6b0_0 .net "outB", 63 0, v0000000001ecee90_0;  1 drivers
v0000000001ecf750_0 .net "reg2loc", 0 0, L_0000000001f31930;  1 drivers
v0000000001ecf7f0_0 .net "regwrite", 0 0, L_0000000001f319d0;  1 drivers
v0000000001ecf890_0 .net "sign_ext", 63 0, L_0000000001f31570;  1 drivers
v0000000001ecf930_0 .net "writedata", 63 0, L_0000000001f32fd0;  1 drivers
L_0000000001f31570 .concat [ 32 32 0 0], L_0000000001e69700, L_0000000001ed7198;
L_0000000001f31610 .part L_0000000001e69700, 5, 5;
L_0000000001f316b0 .part L_0000000001e69700, 0, 5;
L_0000000001f31750 .part L_0000000001e69700, 16, 5;
L_0000000001f317f0 .functor MUXZ 5, L_0000000001f31750, L_0000000001f316b0, L_0000000001f31930, C4<>;
L_0000000001f31890 .part L_0000000001e69700, 0, 5;
S_00000000006c19e0 .scope module, "registers" "Registers" 6 52, 6 11 0, S_00000000006c1860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 5 "readreg1"
    .port_info 2 /INPUT 5 "readreg2"
    .port_info 3 /INPUT 5 "writereg"
    .port_info 4 /INPUT 64 "writedata"
    .port_info 5 /OUTPUT 64 "outA"
    .port_info 6 /OUTPUT 64 "outB"
    .port_info 7 /INPUT 1 "regwr"
v0000000001eced50_0 .net "clk", 0 0, v0000000001ed5a70_0;  alias, 1 drivers
v0000000001ecedf0_0 .var "outA", 63 0;
v0000000001ecee90_0 .var "outB", 63 0;
v0000000001ecef30_0 .net "readreg1", 4 0, L_0000000001f31610;  1 drivers
v0000000001ecefd0_0 .net "readreg2", 4 0, L_0000000001f317f0;  1 drivers
v0000000001ecf070 .array "regfile", 32 0, 63 0;
v0000000001ecf110_0 .net "regwr", 0 0, L_0000000001f319d0;  alias, 1 drivers
v0000000001ecf1b0_0 .net "writedata", 63 0, L_0000000001f32fd0;  alias, 1 drivers
v0000000001ecf250_0 .net "writereg", 4 0, L_0000000001f31890;  1 drivers
E_0000000001e71680 .event edge, v0000000001ecf110_0, v0000000001eced50_0;
S_00000000006bae00 .scope begin, "$unm_blk_35" "$unm_blk_35" 6 31, 6 31 0, S_00000000006c19e0;
 .timescale 0 0;
v0000000001ececb0_0 .var/i "i", 31 0;
S_00000000006baf80 .scope module, "stage3_execute" "Stage3_Execute" 3 32, 7 31 0, S_00000000006d8580;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "opA"
    .port_info 1 /INPUT 64 "opB"
    .port_info 2 /INPUT 64 "pc"
    .port_info 3 /INPUT 64 "sign_ext"
    .port_info 4 /INPUT 2 "aluop"
    .port_info 5 /INPUT 11 "opcode"
    .port_info 6 /INPUT 1 "alusrc"
v0000000001ed11b0_0 .net *"_s0", 63 0, L_0000000001f31b10;  1 drivers
v0000000001ed1250_0 .net *"_s2", 61 0, L_0000000001f31a70;  1 drivers
L_0000000001ed71e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000001ed12f0_0 .net *"_s4", 1 0, L_0000000001ed71e0;  1 drivers
v0000000001ed1390_0 .net "add_uncond", 63 0, L_0000000001f31bb0;  alias, 1 drivers
v0000000001ed1430_0 .net "aluop", 1 0, L_0000000001f32ab0;  1 drivers
v0000000001ed14d0_0 .net "alusrc", 0 0, L_0000000001f32bf0;  1 drivers
v0000000001ed1570_0 .net "opA", 63 0, v0000000001ecedf0_0;  alias, 1 drivers
v0000000001ed1610_0 .net "opB", 63 0, v0000000001ecee90_0;  alias, 1 drivers
v0000000001ed16b0_0 .net "opcode", 10 0, L_0000000001f32b50;  1 drivers
v0000000001ed1750_0 .net "pc", 63 0, v0000000001eca150_0;  alias, 1 drivers
v0000000001ed17f0_0 .net "result", 63 0, L_0000000001f325b0;  1 drivers
v0000000001ed1890_0 .net "sign_ext", 63 0, L_0000000001f31570;  alias, 1 drivers
v0000000001ed1930_0 .net "zero", 0 0, L_0000000001f32830;  alias, 1 drivers
L_0000000001f31a70 .part L_0000000001f31570, 0, 62;
L_0000000001f31b10 .concat [ 2 62 0 0], L_0000000001ed71e0, L_0000000001f31a70;
L_0000000001f31bb0 .arith/sum 64, L_0000000001f31b10, v0000000001eca150_0;
L_0000000001f32790 .functor MUXZ 64, v0000000001ecee90_0, L_0000000001f31570, L_0000000001f32bf0, C4<>;
S_00000000006d36c0 .scope module, "alu" "ALU" 7 44, 7 11 0, S_00000000006baf80;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "opA"
    .port_info 1 /INPUT 64 "opB"
    .port_info 2 /INPUT 4 "func"
    .port_info 3 /OUTPUT 1 "zero"
    .port_info 4 /OUTPUT 64 "result"
L_0000000001e69850 .functor AND 64, v0000000001ecedf0_0, L_0000000001f32790, C4<1111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111>;
L_0000000001e698c0 .functor OR 64, v0000000001ecedf0_0, L_0000000001f32790, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0000000001e69930 .functor OR 64, v0000000001ecedf0_0, L_0000000001f32790, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0000000001e699a0 .functor NOT 64, L_0000000001e69930, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0000000001ed7228 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000000001ecf9d0_0 .net/2u *"_s0", 3 0, L_0000000001ed7228;  1 drivers
v0000000001ecfa70_0 .net *"_s10", 63 0, L_0000000001e698c0;  1 drivers
L_0000000001ed72b8 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0000000001ecfb10_0 .net/2u *"_s12", 3 0, L_0000000001ed72b8;  1 drivers
v0000000001ecfbb0_0 .net *"_s14", 0 0, L_0000000001f31d90;  1 drivers
v0000000001ecfc50_0 .net *"_s16", 63 0, L_0000000001f31e30;  1 drivers
L_0000000001ed7300 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0000000001ecfcf0_0 .net/2u *"_s18", 3 0, L_0000000001ed7300;  1 drivers
v0000000001ecfd90_0 .net *"_s2", 0 0, L_0000000001f31c50;  1 drivers
v0000000001ecfe30_0 .net *"_s20", 0 0, L_0000000001f31ed0;  1 drivers
v0000000001ecfed0_0 .net *"_s22", 63 0, L_0000000001f31f70;  1 drivers
L_0000000001ed7348 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0000000001ecff70_0 .net/2u *"_s24", 3 0, L_0000000001ed7348;  1 drivers
v0000000001ed0010_0 .net *"_s26", 0 0, L_0000000001f32010;  1 drivers
v0000000001ed00b0_0 .net *"_s28", 0 0, L_0000000001f320b0;  1 drivers
L_0000000001ed7390 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000000001ed0150_0 .net/2u *"_s30", 63 0, L_0000000001ed7390;  1 drivers
L_0000000001ed73d8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001ed01f0_0 .net/2u *"_s32", 63 0, L_0000000001ed73d8;  1 drivers
v0000000001ed0290_0 .net *"_s34", 63 0, L_0000000001f32150;  1 drivers
L_0000000001ed7420 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0000000001ed0330_0 .net/2u *"_s36", 3 0, L_0000000001ed7420;  1 drivers
v0000000001ed03d0_0 .net *"_s38", 0 0, L_0000000001f321f0;  1 drivers
v0000000001ed0470_0 .net *"_s4", 63 0, L_0000000001e69850;  1 drivers
v0000000001ed05d0_0 .net *"_s40", 63 0, L_0000000001e69930;  1 drivers
v0000000001ed0670_0 .net *"_s42", 63 0, L_0000000001e699a0;  1 drivers
L_0000000001ed7468 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0000000001ed0710_0 .net *"_s44", 63 0, L_0000000001ed7468;  1 drivers
v0000000001ed07b0_0 .net *"_s46", 63 0, L_0000000001f32290;  1 drivers
v0000000001ed0850_0 .net *"_s48", 63 0, L_0000000001f32330;  1 drivers
v0000000001ed08f0_0 .net *"_s50", 63 0, L_0000000001f323d0;  1 drivers
v0000000001ed0990_0 .net *"_s52", 63 0, L_0000000001f32470;  1 drivers
v0000000001ed0a30_0 .net *"_s54", 63 0, L_0000000001f32510;  1 drivers
v0000000001ed0ad0_0 .net *"_s59", 0 0, L_0000000001f32650;  1 drivers
L_0000000001ed7270 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0000000001ed0b70_0 .net/2u *"_s6", 3 0, L_0000000001ed7270;  1 drivers
L_0000000001ed74b0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000000001ed0c10_0 .net/2s *"_s60", 1 0, L_0000000001ed74b0;  1 drivers
L_0000000001ed74f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000001ed0cb0_0 .net/2s *"_s62", 1 0, L_0000000001ed74f8;  1 drivers
v0000000001ed0d50_0 .net *"_s64", 1 0, L_0000000001f326f0;  1 drivers
v0000000001ed0df0_0 .net *"_s8", 0 0, L_0000000001f31cf0;  1 drivers
L_0000000001ed7540 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000000001ed0e90_0 .net "func", 3 0, L_0000000001ed7540;  1 drivers
v0000000001ed0f30_0 .net "opA", 63 0, v0000000001ecedf0_0;  alias, 1 drivers
v0000000001ed0fd0_0 .net "opB", 63 0, L_0000000001f32790;  1 drivers
v0000000001ed1070_0 .net "result", 63 0, L_0000000001f325b0;  alias, 1 drivers
v0000000001ed1110_0 .net "zero", 0 0, L_0000000001f32830;  alias, 1 drivers
L_0000000001f31c50 .cmp/eq 4, L_0000000001ed7540, L_0000000001ed7228;
L_0000000001f31cf0 .cmp/eq 4, L_0000000001ed7540, L_0000000001ed7270;
L_0000000001f31d90 .cmp/eq 4, L_0000000001ed7540, L_0000000001ed72b8;
L_0000000001f31e30 .arith/sum 64, v0000000001ecedf0_0, L_0000000001f32790;
L_0000000001f31ed0 .cmp/eq 4, L_0000000001ed7540, L_0000000001ed7300;
L_0000000001f31f70 .arith/sub 64, v0000000001ecedf0_0, L_0000000001f32790;
L_0000000001f32010 .cmp/eq 4, L_0000000001ed7540, L_0000000001ed7348;
L_0000000001f320b0 .cmp/gt 64, L_0000000001f32790, v0000000001ecedf0_0;
L_0000000001f32150 .functor MUXZ 64, L_0000000001ed73d8, L_0000000001ed7390, L_0000000001f320b0, C4<>;
L_0000000001f321f0 .cmp/eq 4, L_0000000001ed7540, L_0000000001ed7420;
L_0000000001f32290 .functor MUXZ 64, L_0000000001ed7468, L_0000000001e699a0, L_0000000001f321f0, C4<>;
L_0000000001f32330 .functor MUXZ 64, L_0000000001f32290, L_0000000001f32150, L_0000000001f32010, C4<>;
L_0000000001f323d0 .functor MUXZ 64, L_0000000001f32330, L_0000000001f31f70, L_0000000001f31ed0, C4<>;
L_0000000001f32470 .functor MUXZ 64, L_0000000001f323d0, L_0000000001f31e30, L_0000000001f31d90, C4<>;
L_0000000001f32510 .functor MUXZ 64, L_0000000001f32470, L_0000000001e698c0, L_0000000001f31cf0, C4<>;
L_0000000001f325b0 .functor MUXZ 64, L_0000000001f32510, L_0000000001e69850, L_0000000001f31c50, C4<>;
L_0000000001f32650 .reduce/nor L_0000000001f325b0;
L_0000000001f326f0 .functor MUXZ 2, L_0000000001ed74f8, L_0000000001ed74b0, L_0000000001f32650, C4<>;
L_0000000001f32830 .part L_0000000001f326f0, 0, 1;
S_00000000006a8900 .scope module, "stage4_memory_access" "Stage4_Memory_Access" 3 35, 8 36 0, S_00000000006d8580;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "address"
    .port_info 1 /INPUT 64 "data_in"
    .port_info 2 /INPUT 1 "memwrite"
    .port_info 3 /INPUT 1 "memread"
v0000000001ed1ed0_0 .net "address", 63 0, L_0000000001f325b0;  alias, 1 drivers
v0000000001ed1f70_0 .net "data_in", 63 0, v0000000001ecee90_0;  alias, 1 drivers
v0000000001ed2010_0 .net "data_out", 63 0, L_0000000001f32df0;  1 drivers
v0000000001ed20b0_0 .net "memread", 0 0, L_0000000001f32f30;  1 drivers
v0000000001ed2150_0 .net "memwrite", 0 0, L_0000000001f32e90;  1 drivers
S_0000000001ed25d0 .scope module, "data_memory" "Data_Memory" 8 43, 8 11 0, S_00000000006a8900;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "address"
    .port_info 1 /INPUT 64 "data_in"
    .port_info 2 /OUTPUT 64 "data_out"
    .port_info 3 /INPUT 1 "memread"
    .port_info 4 /INPUT 1 "memwrite"
v0000000001ed19d0_0 .net *"_s0", 63 0, L_0000000001f32c90;  1 drivers
o0000000001e7a518 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0000000001ed1a70_0 name=_s2
v0000000001ed1b10_0 .net "address", 63 0, L_0000000001f325b0;  alias, 1 drivers
v0000000001ed1bb0_0 .net "data_in", 63 0, v0000000001ecee90_0;  alias, 1 drivers
v0000000001ed1c50_0 .net "data_out", 63 0, L_0000000001f32df0;  alias, 1 drivers
v0000000001ed1cf0 .array "memory", 256 0, 63 0;
v0000000001ed1d90_0 .net "memread", 0 0, L_0000000001f32f30;  alias, 1 drivers
v0000000001ed1e30_0 .net "memwrite", 0 0, L_0000000001f32e90;  alias, 1 drivers
E_0000000001e70dc0 .event posedge, v0000000001ed1e30_0;
L_0000000001f32c90 .array/port v0000000001ed1cf0, L_0000000001f325b0;
L_0000000001f32df0 .functor MUXZ 64, o0000000001e7a518, L_0000000001f32c90, L_0000000001f32f30, C4<>;
S_0000000001ed2750 .scope module, "stage5_writeback" "Stage5_Writeback" 3 38, 9 11 0, S_00000000006d8580;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "val_stage3_execute"
    .port_info 1 /INPUT 64 "val_stage4_memacc"
    .port_info 2 /INPUT 1 "memtoreg"
v0000000001ed21f0_0 .net "memtoreg", 0 0, L_0000000001f33070;  1 drivers
v0000000001ed2290_0 .net "val_stage3_execute", 63 0, L_0000000001f325b0;  alias, 1 drivers
v0000000001ed2330_0 .net "val_stage4_memacc", 63 0, L_0000000001f32df0;  alias, 1 drivers
v0000000001ed23d0_0 .net "writeback_data", 63 0, L_0000000001f32fd0;  alias, 1 drivers
L_0000000001f32fd0 .functor MUXZ 64, L_0000000001f325b0, L_0000000001f32df0, L_0000000001f33070, C4<>;
S_0000000001ed28d0 .scope module, "ucode" "Microcode" 3 26, 10 3 0, S_00000000006d8580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 11 "opcode"
    .port_info 2 /INPUT 1 "sos"
v0000000001ed4a30 .array "call_stack", 255 0, 7 0;
v0000000001ed4ad0_0 .net "clk", 0 0, v0000000001ed5a70_0;  alias, 1 drivers
v0000000001ed4b70 .array "code", 256 0, 65 0;
v0000000001ed4c10_0 .var "code_ip", 7 0;
v0000000001ed4cb0_0 .var "ctrl", 32 0;
v0000000001ed4d50_0 .net "eos", 0 0, L_0000000001f31430;  1 drivers
v0000000001ed4df0_0 .var "flag_jmp", 0 0;
v0000000001ed4e90_0 .var "flag_jmp_addr", 7 0;
v0000000001ed4f30_0 .var "func_fmt", 31 0;
v0000000001ed4fd0_0 .var "instruction_type", 1 0;
v0000000001ed5070 .array "int_seg_start", 255 0, 7 0;
v0000000001ed5110_0 .var/i "int_segment_counter", 31 0;
v0000000001ed51b0_0 .var/i "microinstr_ctr", 31 0;
v0000000001ed5250_0 .var "microunit_init", 0 0;
v0000000001ed52f0_0 .var "microunit_running", 0 0;
v0000000001ed5390_0 .net "opcode", 10 0, L_0000000001f314d0;  1 drivers
v0000000001ed5430 .array "seg_start", 255 0, 7 0;
v0000000001ed54d0_0 .var/i "segment_counter", 31 0;
v0000000001ed5570_0 .net "sos", 0 0, v0000000001ed5930_0;  1 drivers
v0000000001ed5610_0 .var "stack_ptr", 7 0;
v0000000001ed56b0_0 .var "zero", 0 0;
E_0000000001e70e00 .event posedge, v0000000001ed5570_0;
E_0000000001e70d40 .event posedge, v0000000001eced50_0;
L_0000000001f31250 .part v0000000001ed4cb0_0, 0, 1;
L_0000000001f312f0 .part v0000000001ed4cb0_0, 1, 1;
L_0000000001f31390 .part v0000000001ed4cb0_0, 2, 1;
L_0000000001f31430 .part v0000000001ed4cb0_0, 32, 1;
L_0000000001f31930 .part v0000000001ed4cb0_0, 3, 1;
L_0000000001f319d0 .part v0000000001ed4cb0_0, 4, 1;
L_0000000001f32970 .part v0000000001ed4cb0_0, 5, 1;
L_0000000001f32a10 .part v0000000001ed4cb0_0, 6, 1;
L_0000000001f32bf0 .part v0000000001ed4cb0_0, 7, 1;
L_0000000001f32e90 .part v0000000001ed4cb0_0, 8, 1;
L_0000000001f32f30 .part v0000000001ed4cb0_0, 9, 1;
L_0000000001f33070 .part v0000000001ed4cb0_0, 10, 1;
S_0000000001ed2a50 .scope task, "check_microcode_running" "check_microcode_running" 10 119, 10 119 0, S_0000000001ed28d0;
 .timescale 0 0;
TD_top.legv8.ucode.check_microcode_running ;
    %load/vec4 v0000000001ed5390_0;
    %cmpi/e 2047, 0, 11;
    %flag_mov 8, 4;
    %jmp/0 T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %store/vec4 v0000000001ed52f0_0, 0, 1;
    %end;
S_0000000001ed2bd0 .scope task, "exec_microinstruction" "exec_microinstruction" 10 60, 10 60 0, S_0000000001ed28d0;
 .timescale 0 0;
v0000000001ed2470_0 .var "address", 7 0;
TD_top.legv8.ucode.exec_microinstruction ;
    %load/vec4 v0000000001ed2470_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000000001ed4b70, 4;
    %parti/s 2, 33, 7;
    %store/vec4 v0000000001ed4fd0_0, 0, 2;
    %load/vec4 v0000000001ed2470_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000000001ed4b70, 4;
    %parti/s 31, 35, 7;
    %pad/u 32;
    %store/vec4 v0000000001ed4f30_0, 0, 32;
    %load/vec4 v0000000001ed4f30_0;
    %parti/s 4, 28, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %jmp T_7.5;
T_7.2 ;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v0000000001ed4f30_0;
    %parti/s 27, 0, 2;
    %ix/vec4 4;
    %load/vec4a v0000000001ed5430, 4;
    %store/vec4 v0000000001ed4990_0, 0, 8;
    %fork TD_top.legv8.ucode.schedule_jmp, S_0000000001ed3350;
    %join;
    %load/vec4 v0000000001ed2470_0;
    %addi 1, 0, 8;
    %store/vec4 v0000000001ed48f0_0, 0, 8;
    %fork TD_top.legv8.ucode.push_stack, S_0000000001ed31d0;
    %join;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0000000001ed4f30_0;
    %parti/s 27, 0, 2;
    %ix/vec4 4;
    %load/vec4a v0000000001ed5070, 4;
    %store/vec4 v0000000001ed4990_0, 0, 8;
    %fork TD_top.legv8.ucode.schedule_jmp, S_0000000001ed3350;
    %join;
    %load/vec4 v0000000001ed2470_0;
    %addi 1, 0, 8;
    %store/vec4 v0000000001ed48f0_0, 0, 8;
    %fork TD_top.legv8.ucode.push_stack, S_0000000001ed31d0;
    %join;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %load/vec4 v0000000001ed2470_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000000001ed4b70, 4;
    %parti/s 33, 0, 2;
    %store/vec4 v0000000001ed4cb0_0, 0, 33;
    %end;
S_0000000001ed2d50 .scope task, "microinstr" "microinstr" 10 123, 10 123 0, S_0000000001ed28d0;
 .timescale 0 0;
v0000000001ed45d0_0 .var "control", 31 0;
v0000000001ed4670_0 .var "func", 31 0;
v0000000001ed4710_0 .var/i "is_eos", 31 0;
v0000000001ed47b0_0 .var/i "is_sos", 31 0;
v0000000001ed4850_0 .var "seg_type", 1 0;
TD_top.legv8.ucode.microinstr ;
    %load/vec4 v0000000001ed47b0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %load/vec4 v0000000001ed4850_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %load/vec4 v0000000001ed51b0_0;
    %pad/s 8;
    %ix/getv/s 4, v0000000001ed54d0_0;
    %store/vec4a v0000000001ed5430, 4, 0;
    %load/vec4 v0000000001ed54d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000001ed54d0_0, 0, 32;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0000000001ed4850_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %load/vec4 v0000000001ed51b0_0;
    %pad/s 8;
    %ix/getv/s 4, v0000000001ed5110_0;
    %store/vec4a v0000000001ed5070, 4, 0;
    %load/vec4 v0000000001ed5110_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000001ed5110_0, 0, 32;
T_8.10 ;
T_8.9 ;
T_8.6 ;
    %load/vec4 v0000000001ed4670_0;
    %load/vec4 v0000000001ed4850_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001ed4710_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.12, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.13, 8;
T_8.12 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.13, 8;
 ; End of false expr.
    %blend;
T_8.13;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001ed45d0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 66;
    %ix/getv/s 4, v0000000001ed51b0_0;
    %store/vec4a v0000000001ed4b70, 4, 0;
    %load/vec4 v0000000001ed51b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000001ed51b0_0, 0, 32;
    %end;
S_0000000001ed2ed0 .scope task, "microinstr_finish" "microinstr_finish" 10 146, 10 146 0, S_0000000001ed28d0;
 .timescale 0 0;
TD_top.legv8.ucode.microinstr_finish ;
    %load/vec4 v0000000001ed51b0_0;
    %store/vec4 v0000000001ed51b0_0, 0, 32;
T_9.14 ;
    %load/vec4 v0000000001ed51b0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_9.15, 5;
    %pushi/vec4 0, 0, 66;
    %ix/getv/s 4, v0000000001ed51b0_0;
    %store/vec4a v0000000001ed4b70, 4, 0;
    %load/vec4 v0000000001ed51b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000000001ed51b0_0, 0, 32;
    %jmp T_9.14;
T_9.15 ;
    %load/vec4 v0000000001ed54d0_0;
    %store/vec4 v0000000001ed54d0_0, 0, 32;
T_9.16 ;
    %load/vec4 v0000000001ed54d0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_9.17, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 4, v0000000001ed54d0_0;
    %store/vec4a v0000000001ed5430, 4, 0;
    %load/vec4 v0000000001ed54d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000000001ed54d0_0, 0, 32;
    %jmp T_9.16;
T_9.17 ;
    %load/vec4 v0000000001ed5110_0;
    %store/vec4 v0000000001ed5110_0, 0, 32;
T_9.18 ;
    %load/vec4 v0000000001ed5110_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_9.19, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 4, v0000000001ed5110_0;
    %store/vec4a v0000000001ed5070, 4, 0;
    %load/vec4 v0000000001ed5110_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000000001ed5110_0, 0, 32;
    %jmp T_9.18;
T_9.19 ;
    %end;
S_0000000001ed3050 .scope task, "pop_stack" "pop_stack" 10 53, 10 53 0, S_0000000001ed28d0;
 .timescale 0 0;
TD_top.legv8.ucode.pop_stack ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000001ed5610_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_10.20, 5;
    %load/vec4 v0000000001ed5610_0;
    %subi 1, 0, 8;
    %store/vec4 v0000000001ed5610_0, 0, 8;
    %load/vec4 v0000000001ed5610_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000000001ed4a30, 4;
    %store/vec4 v0000000001ed4990_0, 0, 8;
    %fork TD_top.legv8.ucode.schedule_jmp, S_0000000001ed3350;
    %join;
T_10.20 ;
    %end;
S_0000000001ed31d0 .scope task, "push_stack" "push_stack" 10 46, 10 46 0, S_0000000001ed28d0;
 .timescale 0 0;
v0000000001ed48f0_0 .var "address", 7 0;
TD_top.legv8.ucode.push_stack ;
    %load/vec4 v0000000001ed48f0_0;
    %load/vec4 v0000000001ed5610_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0000000001ed4a30, 4, 0;
    %load/vec4 v0000000001ed5610_0;
    %addi 1, 0, 8;
    %store/vec4 v0000000001ed5610_0, 0, 8;
    %end;
S_0000000001ed3350 .scope task, "schedule_jmp" "schedule_jmp" 10 39, 10 39 0, S_0000000001ed28d0;
 .timescale 0 0;
v0000000001ed4990_0 .var "new_addr", 7 0;
TD_top.legv8.ucode.schedule_jmp ;
    %load/vec4 v0000000001ed4990_0;
    %store/vec4 v0000000001ed4e90_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001ed4df0_0, 0, 1;
    %end;
    .scope S_00000000006be4b0;
T_13 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000000001eca150_0, 0, 64;
    %end;
    .thread T_13;
    .scope S_00000000006be4b0;
T_14 ;
    %wait E_0000000001e71500;
    %load/vec4 v0000000001eca290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0000000001eca010_0;
    %store/vec4 v0000000001eca150_0, 0, 64;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000000001eca1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000000001eca150_0, 0, 64;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000000006d33a0;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001ec9f70_0, 0, 32;
    %end;
    .thread T_15;
    .scope S_00000000006d33a0;
T_16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001ec9d90_0, 0, 32;
    %end;
    .thread T_16;
    .scope S_00000000006d33a0;
T_17 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0000000001e705e0_0, 0, 11;
    %pushi/vec4 65210, 0, 16;
    %store/vec4 v0000000001e70540_0, 0, 16;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0000000001e70680_0, 0, 5;
    %fork TD_top.legv8.stage1_fetch.imem.write_iw, S_00000000006c5c60;
    %join;
    %pushi/vec4 1, 0, 11;
    %store/vec4 v0000000001e705e0_0, 0, 11;
    %pushi/vec4 65210, 0, 16;
    %store/vec4 v0000000001e70540_0, 0, 16;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0000000001e70680_0, 0, 5;
    %fork TD_top.legv8.stage1_fetch.imem.write_iw, S_00000000006c5c60;
    %join;
    %end;
    .thread T_17;
    .scope S_00000000006d3220;
T_18 ;
    %wait E_0000000001e71580;
    %load/vec4 v0000000001ece990_0;
    %store/vec4 v0000000001ecea30_0, 0, 96;
    %load/vec4 v0000000001ece710_0;
    %load/vec4 v0000000001ece8f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000001ece990_0, 0, 96;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0000000001ed28d0;
T_19 ;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0000000001ed4cb0_0, 0, 33;
    %end;
    .thread T_19;
    .scope S_0000000001ed28d0;
T_20 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000000001ed4c10_0, 0, 8;
    %end;
    .thread T_20;
    .scope S_0000000001ed28d0;
T_21 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000000001ed5610_0, 0, 8;
    %end;
    .thread T_21;
    .scope S_0000000001ed28d0;
T_22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001ed54d0_0, 0, 32;
    %end;
    .thread T_22;
    .scope S_0000000001ed28d0;
T_23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001ed5110_0, 0, 32;
    %end;
    .thread T_23;
    .scope S_0000000001ed28d0;
T_24 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001ed51b0_0, 0, 32;
    %end;
    .thread T_24;
    .scope S_0000000001ed28d0;
T_25 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001ed52f0_0, 0, 1;
    %end;
    .thread T_25;
    .scope S_0000000001ed28d0;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001ed5250_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_0000000001ed28d0;
T_27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001ed4df0_0, 0, 1;
    %end;
    .thread T_27;
    .scope S_0000000001ed28d0;
T_28 ;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000000001ed4e90_0, 0, 8;
    %end;
    .thread T_28;
    .scope S_0000000001ed28d0;
T_29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001ed56b0_0, 0, 1;
    %end;
    .thread T_29;
    .scope S_0000000001ed28d0;
T_30 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000001ed4fd0_0, 0, 2;
    %end;
    .thread T_30;
    .scope S_0000000001ed28d0;
T_31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001ed4f30_0, 0, 32;
    %end;
    .thread T_31;
    .scope S_0000000001ed28d0;
T_32 ;
    %wait E_0000000001e70d40;
    %fork TD_top.legv8.ucode.check_microcode_running, S_0000000001ed2a50;
    %join;
    %load/vec4 v0000000001ed52f0_0;
    %load/vec4 v0000000001ed4c10_0;
    %pad/u 32;
    %pushi/vec4 255, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0000000001ed5570_0;
    %nor/r;
    %and;
    %load/vec4 v0000000001ed5250_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0000000001ed4df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0000000001ed4e90_0;
    %store/vec4 v0000000001ed4c10_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001ed4df0_0, 0, 1;
    %jmp T_32.3;
T_32.2 ;
    %load/vec4 v0000000001ed4d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.4, 8;
    %fork TD_top.legv8.ucode.pop_stack, S_0000000001ed3050;
    %join;
    %jmp T_32.5;
T_32.4 ;
    %load/vec4 v0000000001ed4c10_0;
    %addi 1, 0, 8;
    %store/vec4 v0000000001ed4c10_0, 0, 8;
T_32.5 ;
T_32.3 ;
    %load/vec4 v0000000001ed4c10_0;
    %store/vec4 v0000000001ed2470_0, 0, 8;
    %fork TD_top.legv8.ucode.exec_microinstruction, S_0000000001ed2bd0;
    %join;
T_32.0 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0000000001ed28d0;
T_33 ;
    %wait E_0000000001e70e00;
    %fork TD_top.legv8.ucode.check_microcode_running, S_0000000001ed2a50;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001ed5250_0, 0, 1;
    %load/vec4 v0000000001ed52f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %ix/getv 4, v0000000001ed5390_0;
    %load/vec4a v0000000001ed5430, 4;
    %store/vec4 v0000000001ed4c10_0, 0, 8;
    %load/vec4 v0000000001ed4c10_0;
    %store/vec4 v0000000001ed2470_0, 0, 8;
    %fork TD_top.legv8.ucode.exec_microinstruction, S_0000000001ed2bd0;
    %join;
T_33.0 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0000000001ed28d0;
T_34 ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000000001ed45d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001ed4670_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000001ed47b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001ed4710_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000001ed4850_0, 0, 2;
    %fork TD_top.legv8.ucode.microinstr, S_0000000001ed2d50;
    %join;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0000000001ed45d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001ed4670_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001ed47b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001ed4710_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000001ed4850_0, 0, 2;
    %fork TD_top.legv8.ucode.microinstr, S_0000000001ed2d50;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000001ed45d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001ed4670_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001ed47b0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000001ed4710_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000001ed4850_0, 0, 2;
    %fork TD_top.legv8.ucode.microinstr, S_0000000001ed2d50;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000001ed45d0_0, 0, 32;
    %pushi/vec4 536870914, 0, 32;
    %store/vec4 v0000000001ed4670_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000001ed47b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001ed4710_0, 0, 32;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000001ed4850_0, 0, 2;
    %fork TD_top.legv8.ucode.microinstr, S_0000000001ed2d50;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000001ed45d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001ed4670_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001ed47b0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000001ed4710_0, 0, 32;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000001ed4850_0, 0, 2;
    %fork TD_top.legv8.ucode.microinstr, S_0000000001ed2d50;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000001ed45d0_0, 0, 32;
    %pushi/vec4 536870912, 0, 32;
    %store/vec4 v0000000001ed4670_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000001ed47b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001ed4710_0, 0, 32;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000001ed4850_0, 0, 2;
    %fork TD_top.legv8.ucode.microinstr, S_0000000001ed2d50;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000001ed45d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001ed4670_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001ed47b0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000001ed4710_0, 0, 32;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000001ed4850_0, 0, 2;
    %fork TD_top.legv8.ucode.microinstr, S_0000000001ed2d50;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000001ed45d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001ed4670_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000001ed47b0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000001ed4710_0, 0, 32;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000001ed4850_0, 0, 2;
    %fork TD_top.legv8.ucode.microinstr, S_0000000001ed2d50;
    %join;
    %pushi/vec4 74, 0, 32;
    %store/vec4 v0000000001ed45d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001ed4670_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000001ed47b0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000001ed4710_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000001ed4850_0, 0, 2;
    %fork TD_top.legv8.ucode.microinstr, S_0000000001ed2d50;
    %join;
    %fork TD_top.legv8.ucode.microinstr_finish, S_0000000001ed2ed0;
    %join;
    %end;
    .thread T_34;
    .scope S_00000000006c19e0;
T_35 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000000001ecedf0_0, 0, 64;
    %end;
    .thread T_35;
    .scope S_00000000006c19e0;
T_36 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000000001ecee90_0, 0, 64;
    %end;
    .thread T_36;
    .scope S_00000000006c19e0;
T_37 ;
    %wait E_0000000001e71680;
    %load/vec4 v0000000001eced50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0000000001ecef30_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000001ecf070, 4;
    %store/vec4 v0000000001ecedf0_0, 0, 64;
    %load/vec4 v0000000001ecefd0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000001ecf070, 4;
    %store/vec4 v0000000001ecee90_0, 0, 64;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0000000001ecf110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0000000001ecf1b0_0;
    %load/vec4 v0000000001ecf250_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000000001ecf070, 4, 0;
T_37.2 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_00000000006c19e0;
T_38 ;
    %fork t_1, S_00000000006bae00;
    %jmp t_0;
    .scope S_00000000006bae00;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001ececb0_0, 0, 32;
T_38.0 ;
    %load/vec4 v0000000001ececb0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_38.1, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 4, v0000000001ececb0_0;
    %store/vec4a v0000000001ecf070, 4, 0;
    %load/vec4 v0000000001ececb0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000000001ececb0_0, 0, 32;
    %jmp T_38.0;
T_38.1 ;
    %end;
    .scope S_00000000006c19e0;
t_0 %join;
    %end;
    .thread T_38;
    .scope S_0000000001ed25d0;
T_39 ;
    %wait E_0000000001e70dc0;
    %load/vec4 v0000000001ed1bb0_0;
    %ix/getv 4, v0000000001ed1b10_0;
    %store/vec4a v0000000001ed1cf0, 4, 0;
    %jmp T_39;
    .thread T_39;
    .scope S_0000000001ed25d0;
T_40 ;
    %pushi/vec4 1, 0, 64;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001ed1cf0, 4, 0;
    %pushi/vec4 3, 0, 64;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001ed1cf0, 4, 0;
    %pushi/vec4 5, 0, 64;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001ed1cf0, 4, 0;
    %pushi/vec4 7, 0, 64;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001ed1cf0, 4, 0;
    %pushi/vec4 9, 0, 64;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001ed1cf0, 4, 0;
    %end;
    .thread T_40;
    .scope S_00000000006d8580;
T_41 ;
    %wait E_0000000001e70f80;
    %load/vec4 v0000000001ed59d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001ed5930_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0000000001ed5890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0000000001ed4cb0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001ed5930_0, 0;
T_41.4 ;
    %jmp T_41.3;
T_41.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001ed5930_0, 0;
T_41.3 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_00000000006d8400;
T_42 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001ed5a70_0, 0, 1;
    %end;
    .thread T_42;
    .scope S_00000000006d8400;
T_43 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001ed5b10_0, 0, 1;
    %end;
    .thread T_43;
    .scope S_00000000006d8400;
T_44 ;
    %delay 1, 0;
    %load/vec4 v0000000001ed5a70_0;
    %inv;
    %store/vec4 v0000000001ed5a70_0, 0, 1;
    %jmp T_44;
    .thread T_44;
    .scope S_00000000006d8400;
T_45 ;
    %vpi_call/w 2 16 "$dumpfile", "top.vcd" {0 0 0};
    %vpi_call/w 2 17 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000000006d8580 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001ed5b10_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001ed5b10_0, 0, 1;
    %delay 50, 0;
    %vpi_call/w 2 21 "$finish" {0 0 0};
    %end;
    .thread T_45;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "src/top.sv";
    "src/legv8.sv";
    "src/stage1_fetch.sv";
    "src/instruction_memory.sv";
    "src/stage2_decode.sv";
    "src/stage3_execute.sv";
    "src/stage4_memory_access.sv";
    "src/stage5_writeback.sv";
    "src/microcode.sv";
