#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sun Oct 28 15:12:48 2018
# Process ID: 1622
# Current directory: /home/aragorn/Documents/LiteX/test_debounce/build/gateware
# Command line: vivado -mode batch -source top.tcl
# Log file: /home/aragorn/Documents/LiteX/test_debounce/build/gateware/vivado.log
# Journal file: /home/aragorn/Documents/LiteX/test_debounce/build/gateware/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/home/aragorn/.Xilinx/Vivado/Vivado_init.tcl'
source top.tcl
# create_project -force -name top -part xc7a35ticsg324-1L
# add_files {top.v}
# set_property library work [get_files {top.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/aragorn/Documents/LiteX/test_debounce/build/gateware/top.v:]
# read_xdc top.xdc
# synth_design -top top -part xc7a35ticsg324-1L
Command: synth_design -top top -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1627 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1392.156 ; gain = 87.852 ; free physical = 5408 ; free virtual = 10851
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/aragorn/Documents/LiteX/test_debounce/build/gateware/top.v:2]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/aragorn/Documents/LiteX/test_debounce/build/gateware/top.v:302]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/aragorn/Documents/LiteX/test_debounce/build/gateware/top.v:302]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/aragorn/Documents/LiteX/test_debounce/build/gateware/top.v:303]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/aragorn/Documents/LiteX/test_debounce/build/gateware/top.v:303]
INFO: [Synth 8-3876] $readmem data file 'mem_1.init' is read successfully [/home/aragorn/Documents/LiteX/test_debounce/build/gateware/top.v:1126]
INFO: [Synth 8-155] case statement is not full and has no default [/home/aragorn/Documents/LiteX/test_debounce/build/gateware/top.v:865]
INFO: [Synth 8-155] case statement is not full and has no default [/home/aragorn/Documents/LiteX/test_debounce/build/gateware/top.v:877]
INFO: [Synth 8-155] case statement is not full and has no default [/home/aragorn/Documents/LiteX/test_debounce/build/gateware/top.v:889]
INFO: [Synth 8-155] case statement is not full and has no default [/home/aragorn/Documents/LiteX/test_debounce/build/gateware/top.v:908]
INFO: [Synth 8-155] case statement is not full and has no default [/home/aragorn/Documents/LiteX/test_debounce/build/gateware/top.v:934]
INFO: [Synth 8-155] case statement is not full and has no default [/home/aragorn/Documents/LiteX/test_debounce/build/gateware/top.v:960]
INFO: [Synth 8-155] case statement is not full and has no default [/home/aragorn/Documents/LiteX/test_debounce/build/gateware/top.v:986]
WARNING: [Synth 8-6014] Unused sequential element button0_sync0_reg was removed.  [/home/aragorn/Documents/LiteX/test_debounce/build/gateware/top.v:835]
WARNING: [Synth 8-6014] Unused sequential element button0_sync1_reg was removed.  [/home/aragorn/Documents/LiteX/test_debounce/build/gateware/top.v:458]
WARNING: [Synth 8-6014] Unused sequential element button0_counter_reg was removed.  [/home/aragorn/Documents/LiteX/test_debounce/build/gateware/top.v:838]
WARNING: [Synth 8-6014] Unused sequential element button0_curr_state_reg was removed.  [/home/aragorn/Documents/LiteX/test_debounce/build/gateware/top.v:842]
WARNING: [Synth 8-6014] Unused sequential element button1_sync0_reg was removed.  [/home/aragorn/Documents/LiteX/test_debounce/build/gateware/top.v:845]
WARNING: [Synth 8-6014] Unused sequential element button1_sync1_reg was removed.  [/home/aragorn/Documents/LiteX/test_debounce/build/gateware/top.v:459]
WARNING: [Synth 8-6014] Unused sequential element button1_counter_reg was removed.  [/home/aragorn/Documents/LiteX/test_debounce/build/gateware/top.v:848]
WARNING: [Synth 8-6014] Unused sequential element button1_curr_state_reg was removed.  [/home/aragorn/Documents/LiteX/test_debounce/build/gateware/top.v:852]
WARNING: [Synth 8-6014] Unused sequential element button0_re_reg was removed.  [/home/aragorn/Documents/LiteX/test_debounce/build/gateware/top.v:874]
WARNING: [Synth 8-6014] Unused sequential element button1_re_reg was removed.  [/home/aragorn/Documents/LiteX/test_debounce/build/gateware/top.v:886]
WARNING: [Synth 8-6014] Unused sequential element basesoc_re_reg was removed.  [/home/aragorn/Documents/LiteX/test_debounce/build/gateware/top.v:904]
WARNING: [Synth 8-6014] Unused sequential element rgbled0_r_re_reg was removed.  [/home/aragorn/Documents/LiteX/test_debounce/build/gateware/top.v:923]
WARNING: [Synth 8-6014] Unused sequential element rgbled0_g_re_reg was removed.  [/home/aragorn/Documents/LiteX/test_debounce/build/gateware/top.v:927]
WARNING: [Synth 8-6014] Unused sequential element rgbled0_b_re_reg was removed.  [/home/aragorn/Documents/LiteX/test_debounce/build/gateware/top.v:931]
WARNING: [Synth 8-6014] Unused sequential element rgbled1_r_re_reg was removed.  [/home/aragorn/Documents/LiteX/test_debounce/build/gateware/top.v:949]
WARNING: [Synth 8-6014] Unused sequential element rgbled1_g_re_reg was removed.  [/home/aragorn/Documents/LiteX/test_debounce/build/gateware/top.v:953]
WARNING: [Synth 8-6014] Unused sequential element rgbled1_b_re_reg was removed.  [/home/aragorn/Documents/LiteX/test_debounce/build/gateware/top.v:957]
WARNING: [Synth 8-6014] Unused sequential element rgbled2_r_re_reg was removed.  [/home/aragorn/Documents/LiteX/test_debounce/build/gateware/top.v:975]
WARNING: [Synth 8-6014] Unused sequential element rgbled2_g_re_reg was removed.  [/home/aragorn/Documents/LiteX/test_debounce/build/gateware/top.v:979]
WARNING: [Synth 8-6014] Unused sequential element rgbled2_b_re_reg was removed.  [/home/aragorn/Documents/LiteX/test_debounce/build/gateware/top.v:983]
WARNING: [Synth 8-6014] Unused sequential element rgbled3_r_re_reg was removed.  [/home/aragorn/Documents/LiteX/test_debounce/build/gateware/top.v:1001]
WARNING: [Synth 8-6014] Unused sequential element rgbled3_g_re_reg was removed.  [/home/aragorn/Documents/LiteX/test_debounce/build/gateware/top.v:1005]
WARNING: [Synth 8-6014] Unused sequential element rgbled3_b_re_reg was removed.  [/home/aragorn/Documents/LiteX/test_debounce/build/gateware/top.v:1009]
WARNING: [Synth 8-3936] Found unconnected internal register 'array_muxed0_reg' and it is trimmed from '30' to '29' bits. [/home/aragorn/Documents/LiteX/test_debounce/build/gateware/top.v:460]
INFO: [Synth 8-6155] done synthesizing module 'top' (1#1) [/home/aragorn/Documents/LiteX/test_debounce/build/gateware/top.v:2]
WARNING: [Synth 8-3331] design top has unconnected port button0
WARNING: [Synth 8-3331] design top has unconnected port button1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1436.766 ; gain = 132.461 ; free physical = 5414 ; free virtual = 10859
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1436.766 ; gain = 132.461 ; free physical = 5415 ; free virtual = 10861
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1436.766 ; gain = 132.461 ; free physical = 5415 ; free virtual = 10861
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/aragorn/Documents/LiteX/test_debounce/build/gateware/top.xdc]
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}'. [/home/aragorn/Documents/LiteX/test_debounce/build/gateware/top.xdc:57]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == PRE} -of [get_cells -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}]'. [/home/aragorn/Documents/LiteX/test_debounce/build/gateware/top.xdc:57]
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {ars_ff1 == TRUE}'. [/home/aragorn/Documents/LiteX/test_debounce/build/gateware/top.xdc:59]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == Q} -of [get_cells -filter {ars_ff1 == TRUE}]'. [/home/aragorn/Documents/LiteX/test_debounce/build/gateware/top.xdc:59]
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {ars_ff2 == TRUE}'. [/home/aragorn/Documents/LiteX/test_debounce/build/gateware/top.xdc:59]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == D} -of [get_cells -filter {ars_ff2 == TRUE}]'. [/home/aragorn/Documents/LiteX/test_debounce/build/gateware/top.xdc:59]
Finished Parsing XDC File [/home/aragorn/Documents/LiteX/test_debounce/build/gateware/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/aragorn/Documents/LiteX/test_debounce/build/gateware/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1764.062 ; gain = 0.000 ; free physical = 5129 ; free virtual = 10611
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 1764.062 ; gain = 459.758 ; free physical = 5204 ; free virtual = 10687
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 1764.062 ; gain = 459.758 ; free physical = 5204 ; free virtual = 10687
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 1764.062 ; gain = 459.758 ; free physical = 5206 ; free virtual = 10689
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'uartwishbonebridge_address_reg' and it is trimmed from '32' to '29' bits. [/home/aragorn/Documents/LiteX/test_debounce/build/gateware/top.v:323]
INFO: [Synth 8-5544] ROM "basesoc_interface_we" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "basesoc_wishbone2csr_ack" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "basesoc_wishbone2csr_ack" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uartwishbonebridge_byte_counter_reset" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uartwishbonebridge_tx_ready" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uartwishbonebridge_tx_ready" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uartwishbonebridge_rx_valid" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element memadr_1_reg was removed.  [/home/aragorn/Documents/LiteX/test_debounce/build/gateware/top.v:1120]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:43 . Memory (MB): peak = 1764.062 ; gain = 459.758 ; free physical = 5196 ; free virtual = 10679
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 2     
	   2 Input     29 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 11    
	               29 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 18    
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 19    
+---RAMs : 
	              32K Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   3 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 37    
	   7 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 2     
	   2 Input     29 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 11    
	               29 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 18    
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 19    
+---RAMs : 
	              32K Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   3 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 37    
	   7 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element memadr_1_reg was removed.  [/home/aragorn/Documents/LiteX/test_debounce/build/gateware/top.v:1120]
WARNING: [Synth 8-3331] design top has unconnected port button0
WARNING: [Synth 8-3331] design top has unconnected port button1
RAM Pipeline Warning: Read Address Register Found For RAM mem_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3886] merging instance 'interface6_bank_bus_dat_r_reg[11]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[11]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface4_bank_bus_dat_r_reg[11]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface3_bank_bus_dat_r_reg[11]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface6_bank_bus_dat_r_reg[12]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[12]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface4_bank_bus_dat_r_reg[12]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface3_bank_bus_dat_r_reg[12]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface6_bank_bus_dat_r_reg[13]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[13]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface4_bank_bus_dat_r_reg[13]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface3_bank_bus_dat_r_reg[13]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface6_bank_bus_dat_r_reg[14]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[14]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface4_bank_bus_dat_r_reg[14]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface3_bank_bus_dat_r_reg[14]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface6_bank_bus_dat_r_reg[15]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[15]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface4_bank_bus_dat_r_reg[15]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface3_bank_bus_dat_r_reg[15]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface6_bank_bus_dat_r_reg[19]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[19]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface4_bank_bus_dat_r_reg[19]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface3_bank_bus_dat_r_reg[19]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface6_bank_bus_dat_r_reg[20]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[20]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface4_bank_bus_dat_r_reg[20]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface3_bank_bus_dat_r_reg[20]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface6_bank_bus_dat_r_reg[21]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[21]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface4_bank_bus_dat_r_reg[21]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface3_bank_bus_dat_r_reg[21]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface6_bank_bus_dat_r_reg[22]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[22]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface4_bank_bus_dat_r_reg[22]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface3_bank_bus_dat_r_reg[22]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface6_bank_bus_dat_r_reg[23]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[23]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface4_bank_bus_dat_r_reg[23]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface3_bank_bus_dat_r_reg[23]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface6_bank_bus_dat_r_reg[27]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[27]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface4_bank_bus_dat_r_reg[27]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface3_bank_bus_dat_r_reg[27]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface6_bank_bus_dat_r_reg[28]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[28]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface4_bank_bus_dat_r_reg[28]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface3_bank_bus_dat_r_reg[28]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface6_bank_bus_dat_r_reg[29]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[29]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface4_bank_bus_dat_r_reg[29]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface3_bank_bus_dat_r_reg[29]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface6_bank_bus_dat_r_reg[30]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[30]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface4_bank_bus_dat_r_reg[30]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface3_bank_bus_dat_r_reg[30]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface6_bank_bus_dat_r_reg[31]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[31]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface4_bank_bus_dat_r_reg[31]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface3_bank_bus_dat_r_reg[31]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface6_bank_bus_dat_r_reg[26]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[26]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface4_bank_bus_dat_r_reg[26]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface3_bank_bus_dat_r_reg[26]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface6_bank_bus_dat_r_reg[18]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[18]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface4_bank_bus_dat_r_reg[18]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface3_bank_bus_dat_r_reg[18]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface6_bank_bus_dat_r_reg[10]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[10]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface4_bank_bus_dat_r_reg[10]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface3_bank_bus_dat_r_reg[10]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface6_bank_bus_dat_r_reg[25]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[25]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface4_bank_bus_dat_r_reg[25]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface3_bank_bus_dat_r_reg[25]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface6_bank_bus_dat_r_reg[17]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[17]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface4_bank_bus_dat_r_reg[17]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface3_bank_bus_dat_r_reg[17]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface6_bank_bus_dat_r_reg[9]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[9]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface4_bank_bus_dat_r_reg[9]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface3_bank_bus_dat_r_reg[9]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface6_bank_bus_dat_r_reg[24]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[24]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface4_bank_bus_dat_r_reg[24]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface3_bank_bus_dat_r_reg[24]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface6_bank_bus_dat_r_reg[16]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[16]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface4_bank_bus_dat_r_reg[16]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface3_bank_bus_dat_r_reg[16]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface6_bank_bus_dat_r_reg[8]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[8]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'interface4_bank_bus_dat_r_reg[8]' (FDR) to 'interface3_bank_bus_dat_r_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface3_bank_bus_dat_r_reg[8] )
WARNING: [Synth 8-3332] Sequential element (basesoc_interface_adr_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (basesoc_interface_adr_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (interface3_bank_bus_dat_r_reg[8]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:45 . Memory (MB): peak = 1764.062 ; gain = 459.758 ; free physical = 5175 ; free virtual = 10662
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+--------------+---------------+----------------+
|Module Name | RTL Object   | Depth x Width | Implemented As | 
+------------+--------------+---------------+----------------+
|top         | memadr_1_reg | 128x8         | Block RAM      | 
|top         | memadr_1_reg | 128x8         | Block RAM      | 
+------------+--------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top         | mem_reg    | 1 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 1      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_92/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_5/memadr_1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:55 . Memory (MB): peak = 1764.062 ; gain = 459.758 ; free physical = 5044 ; free virtual = 10539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:57 . Memory (MB): peak = 1787.070 ; gain = 482.766 ; free physical = 5026 ; free virtual = 10521
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top         | mem_reg    | 1 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 1      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance memadr_1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:57 . Memory (MB): peak = 1787.070 ; gain = 482.766 ; free physical = 5025 ; free virtual = 10520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:58 . Memory (MB): peak = 1787.070 ; gain = 482.766 ; free physical = 5025 ; free virtual = 10520
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:58 . Memory (MB): peak = 1787.070 ; gain = 482.766 ; free physical = 5025 ; free virtual = 10520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:58 . Memory (MB): peak = 1787.070 ; gain = 482.766 ; free physical = 5025 ; free virtual = 10520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:58 . Memory (MB): peak = 1787.070 ; gain = 482.766 ; free physical = 5025 ; free virtual = 10520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:59 . Memory (MB): peak = 1787.070 ; gain = 482.766 ; free physical = 5025 ; free virtual = 10520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:59 . Memory (MB): peak = 1787.070 ; gain = 482.766 ; free physical = 5025 ; free virtual = 10520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    57|
|3     |LUT1     |    76|
|4     |LUT2     |    25|
|5     |LUT3     |    17|
|6     |LUT4     |   177|
|7     |LUT5     |    59|
|8     |LUT6     |   100|
|9     |RAMB18E1 |     1|
|10    |RAMB36E1 |     1|
|11    |FDRE     |   499|
|12    |FDSE     |    55|
|13    |IBUF     |     2|
|14    |OBUF     |    13|
+------+---------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  1083|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:59 . Memory (MB): peak = 1787.070 ; gain = 482.766 ; free physical = 5025 ; free virtual = 10520
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 1787.070 ; gain = 155.469 ; free physical = 5079 ; free virtual = 10573
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:59 . Memory (MB): peak = 1787.078 ; gain = 482.766 ; free physical = 5082 ; free virtual = 10577
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 61 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'top' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/aragorn/Documents/LiteX/test_debounce/build/gateware/top.xdc]
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}'. [/home/aragorn/Documents/LiteX/test_debounce/build/gateware/top.xdc:57]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == PRE} -of [get_cells -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}]'. [/home/aragorn/Documents/LiteX/test_debounce/build/gateware/top.xdc:57]
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {ars_ff1 == TRUE}'. [/home/aragorn/Documents/LiteX/test_debounce/build/gateware/top.xdc:59]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == Q} -of [get_cells -filter {ars_ff1 == TRUE}]'. [/home/aragorn/Documents/LiteX/test_debounce/build/gateware/top.xdc:59]
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {ars_ff2 == TRUE}'. [/home/aragorn/Documents/LiteX/test_debounce/build/gateware/top.xdc:59]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == D} -of [get_cells -filter {ars_ff2 == TRUE}]'. [/home/aragorn/Documents/LiteX/test_debounce/build/gateware/top.xdc:59]
Finished Parsing XDC File [/home/aragorn/Documents/LiteX/test_debounce/build/gateware/top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
134 Infos, 47 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:01:02 . Memory (MB): peak = 1787.078 ; gain = 494.375 ; free physical = 5081 ; free virtual = 10577
# report_timing_summary -file top_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
report_timing_summary: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 2125.270 ; gain = 338.191 ; free physical = 4766 ; free virtual = 10281
# report_utilization -hierarchical -file top_utilization_hierarchical_synth.rpt
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2125.270 ; gain = 0.000 ; free physical = 4766 ; free virtual = 10280
# report_utilization -file top_utilization_synth.rpt
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2125.270 ; gain = 0.000 ; free physical = 4766 ; free virtual = 10280
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2176.285 ; gain = 51.016 ; free physical = 4760 ; free virtual = 10274

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: dbcee846

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2176.285 ; gain = 0.000 ; free physical = 4761 ; free virtual = 10275
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: c7f3311e

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2176.285 ; gain = 0.000 ; free physical = 4761 ; free virtual = 10275
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 18fde6f23

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2176.285 ; gain = 0.000 ; free physical = 4761 ; free virtual = 10275
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 18fde6f23

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2176.285 ; gain = 0.000 ; free physical = 4761 ; free virtual = 10275
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 18fde6f23

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2176.285 ; gain = 0.000 ; free physical = 4760 ; free virtual = 10275
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 18fde6f23

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2176.285 ; gain = 0.000 ; free physical = 4760 ; free virtual = 10275
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2176.285 ; gain = 0.000 ; free physical = 4760 ; free virtual = 10275
Ending Logic Optimization Task | Checksum: 18fde6f23

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2176.285 ; gain = 0.000 ; free physical = 4760 ; free virtual = 10275

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.494 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 1f08a26f0

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2366.371 ; gain = 0.000 ; free physical = 4754 ; free virtual = 10272
Ending Power Optimization Task | Checksum: 1f08a26f0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2366.371 ; gain = 190.086 ; free physical = 4758 ; free virtual = 10277
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2366.371 ; gain = 0.000 ; free physical = 4757 ; free virtual = 10277
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 12198423a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2366.371 ; gain = 0.000 ; free physical = 4757 ; free virtual = 10277
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2366.371 ; gain = 0.000 ; free physical = 4757 ; free virtual = 10277

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b4021101

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2366.371 ; gain = 0.000 ; free physical = 4753 ; free virtual = 10276

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: b5d91d12

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2366.371 ; gain = 0.000 ; free physical = 4750 ; free virtual = 10273

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: b5d91d12

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2366.371 ; gain = 0.000 ; free physical = 4750 ; free virtual = 10273
Phase 1 Placer Initialization | Checksum: b5d91d12

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2366.371 ; gain = 0.000 ; free physical = 4750 ; free virtual = 10273

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 164232303

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2366.371 ; gain = 0.000 ; free physical = 4742 ; free virtual = 10266

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 164232303

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2366.371 ; gain = 0.000 ; free physical = 4742 ; free virtual = 10266

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2078db97d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2366.371 ; gain = 0.000 ; free physical = 4742 ; free virtual = 10266

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14f5229c7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2366.371 ; gain = 0.000 ; free physical = 4742 ; free virtual = 10266

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 14f5229c7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2366.371 ; gain = 0.000 ; free physical = 4742 ; free virtual = 10266

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1bfe79344

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2366.371 ; gain = 0.000 ; free physical = 4741 ; free virtual = 10265

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 20621a300

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2366.371 ; gain = 0.000 ; free physical = 4741 ; free virtual = 10265

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 20621a300

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2366.371 ; gain = 0.000 ; free physical = 4741 ; free virtual = 10265
Phase 3 Detail Placement | Checksum: 20621a300

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2366.371 ; gain = 0.000 ; free physical = 4741 ; free virtual = 10265

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 12febaf8b

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 12febaf8b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2366.371 ; gain = 0.000 ; free physical = 4740 ; free virtual = 10265
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.586. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1690a15c3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2366.371 ; gain = 0.000 ; free physical = 4740 ; free virtual = 10265
Phase 4.1 Post Commit Optimization | Checksum: 1690a15c3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2366.371 ; gain = 0.000 ; free physical = 4740 ; free virtual = 10265

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1690a15c3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2366.371 ; gain = 0.000 ; free physical = 4740 ; free virtual = 10265

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1690a15c3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2366.371 ; gain = 0.000 ; free physical = 4741 ; free virtual = 10266

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 159567705

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2366.371 ; gain = 0.000 ; free physical = 4741 ; free virtual = 10266
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 159567705

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2366.371 ; gain = 0.000 ; free physical = 4741 ; free virtual = 10266
Ending Placer Task | Checksum: 111d5717f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2366.371 ; gain = 0.000 ; free physical = 4746 ; free virtual = 10270
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# report_utilization -hierarchical -file top_utilization_hierarchical_place.rpt
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2366.371 ; gain = 0.000 ; free physical = 4746 ; free virtual = 10270
# report_utilization -file top_utilization_place.rpt
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2366.371 ; gain = 0.000 ; free physical = 4746 ; free virtual = 10270
# report_io -file top_io.rpt
report_io: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2366.371 ; gain = 0.000 ; free physical = 4738 ; free virtual = 10263
# report_control_sets -verbose -file top_control_sets.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2366.371 ; gain = 0.000 ; free physical = 4745 ; free virtual = 10270
# report_clock_utilization -file top_clock_utilization.rpt
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: ceb7f6a9 ConstDB: 0 ShapeSum: 431d7ad6 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 915940fd

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2366.371 ; gain = 0.000 ; free physical = 4636 ; free virtual = 10162
Post Restoration Checksum: NetGraph: 83f74d0e NumContArr: d61f3ef Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 915940fd

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2366.371 ; gain = 0.000 ; free physical = 4636 ; free virtual = 10162

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 915940fd

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2366.371 ; gain = 0.000 ; free physical = 4622 ; free virtual = 10148

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 915940fd

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2366.371 ; gain = 0.000 ; free physical = 4622 ; free virtual = 10148
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1f8b198cd

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2366.371 ; gain = 0.000 ; free physical = 4616 ; free virtual = 10142
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.556  | TNS=0.000  | WHS=-0.329 | THS=-20.232|

Phase 2 Router Initialization | Checksum: 2437d4208

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2366.371 ; gain = 0.000 ; free physical = 4616 ; free virtual = 10142

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1c24afb04

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2366.371 ; gain = 0.000 ; free physical = 4617 ; free virtual = 10144

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 69
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.261  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1a43ea6a7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2366.371 ; gain = 0.000 ; free physical = 4617 ; free virtual = 10143
Phase 4 Rip-up And Reroute | Checksum: 1a43ea6a7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2366.371 ; gain = 0.000 ; free physical = 4617 ; free virtual = 10143

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2043d8688

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2366.371 ; gain = 0.000 ; free physical = 4617 ; free virtual = 10143
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.341  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 2043d8688

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2366.371 ; gain = 0.000 ; free physical = 4617 ; free virtual = 10143

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2043d8688

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2366.371 ; gain = 0.000 ; free physical = 4617 ; free virtual = 10143
Phase 5 Delay and Skew Optimization | Checksum: 2043d8688

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2366.371 ; gain = 0.000 ; free physical = 4617 ; free virtual = 10143

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1dbf12b74

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2366.371 ; gain = 0.000 ; free physical = 4617 ; free virtual = 10143
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.341  | TNS=0.000  | WHS=0.086  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 115cd7407

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2366.371 ; gain = 0.000 ; free physical = 4617 ; free virtual = 10143
Phase 6 Post Hold Fix | Checksum: 115cd7407

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2366.371 ; gain = 0.000 ; free physical = 4617 ; free virtual = 10143

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.155704 %
  Global Horizontal Routing Utilization  = 0.174388 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 206c343c5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2366.371 ; gain = 0.000 ; free physical = 4617 ; free virtual = 10143

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 206c343c5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2366.371 ; gain = 0.000 ; free physical = 4616 ; free virtual = 10142

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 22bac5822

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2366.371 ; gain = 0.000 ; free physical = 4616 ; free virtual = 10142

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.341  | TNS=0.000  | WHS=0.086  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 22bac5822

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2366.371 ; gain = 0.000 ; free physical = 4616 ; free virtual = 10142
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2366.371 ; gain = 0.000 ; free physical = 4633 ; free virtual = 10160

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2366.371 ; gain = 0.000 ; free physical = 4633 ; free virtual = 10160
# write_checkpoint -force top_route.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2366.371 ; gain = 0.000 ; free physical = 4628 ; free virtual = 10157
INFO: [Common 17-1381] The checkpoint '/home/aragorn/Documents/LiteX/test_debounce/build/gateware/top_route.dcp' has been generated.
# report_route_status -file top_route_status.rpt
# report_drc -file top_drc.rpt
Command: report_drc -file top_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/aragorn/Xilinx/Vivado/2018.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/aragorn/Documents/LiteX/test_debounce/build/gateware/top_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2366.371 ; gain = 0.000 ; free physical = 4598 ; free virtual = 10139
# report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
# report_power -file top_power.rpt
Command: report_power -file top_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# write_bitstream -force top.bit 
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2605.992 ; gain = 239.621 ; free physical = 4563 ; free virtual = 10113
# quit
INFO: [Common 17-206] Exiting Vivado at Sun Oct 28 15:15:26 2018...
