$date
	Sun Oct 23 00:23:11 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#88324
b1 !
1"
#88326
b1 &
b1 %
1$
#88327
0"
#88330
1#
#88334
b0 &
0#
b0 %
0$
#1035334
b1101 &
b1101 %
1$
b1101 !
1"
#1035335
0"
#1035338
b101000 &
b101000 %
#1035342
b10100 &
b10100 %
#1035346
b1010 &
b1010 %
#1035350
b101 &
b101 %
#1035354
b10000 &
b10000 %
#1035358
b1000 &
b1000 %
#1035362
b100 &
b100 %
#1035366
b10 &
b10 %
#1035370
b1 &
b1 %
1#
#1035374
b0 &
0#
b0 %
0$
#2028110
b1100 &
b1100 %
1$
b1100 !
1"
#2028111
0"
#2028114
b110 &
b110 %
#2028118
b11 &
b11 %
#2028122
b1010 &
b1010 %
#2028126
b101 &
b101 %
#2028130
b10000 &
b10000 %
#2028134
b1000 &
b1000 %
#2028138
b100 &
b100 %
#2028142
b10 &
b10 %
#2028146
b1 &
b1 %
1#
#2028150
b0 &
0#
b0 %
0$
#4500012
