<stg><name>Swish</name>


<trans_list>

<trans id="235" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="12" op_0_bw="32">
<![CDATA[
entry:0 %i_01 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_01"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %z2_Silu_strm, void @empty_69, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_107, void @empty_107, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %z2_strm, void @empty_69, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_107, void @empty_107, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3 %store_ln52 = store i12 0, i12 %i_01

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
entry:4 %br_ln52 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc:0 %i = load i12 %i_01

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:1 %i_23 = add i12 %i, i12 1

]]></Node>
<StgValue><ssdm name="i_23"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:2 %icmp_ln52 = icmp_eq  i12 %i, i12 3072

]]></Node>
<StgValue><ssdm name="icmp_ln52"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln52 = br i1 %icmp_ln52, void %for.inc.split, void %for.end

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:31 %store_ln52 = store i12 %i_23, i12 %i_01

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32">
<![CDATA[
for.inc.split:3 %muxLogicFIFOCE_to_z2_strm_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicFIFOCE_to_z2_strm_read"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.inc.split:4 %z2_strm_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %z2_strm

]]></Node>
<StgValue><ssdm name="z2_strm_read"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:8 %bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %z2_strm_read, i32 31

]]></Node>
<StgValue><ssdm name="bit_sel"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split:9 %xor_ln55 = xor i1 %bit_sel, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln55"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="31" op_0_bw="32">
<![CDATA[
for.inc.split:10 %trunc_ln55 = trunc i32 %z2_strm_read

]]></Node>
<StgValue><ssdm name="trunc_ln55"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
for.inc.split:11 %xor_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %xor_ln55, i31 %trunc_ln55

]]></Node>
<StgValue><ssdm name="xor_ln"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:12 %bitcast_ln55_1 = bitcast i32 %xor_ln

]]></Node>
<StgValue><ssdm name="bitcast_ln55_1"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:13 %muxLogicI0_to_tmp = muxlogic i32 %bitcast_ln55_1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_tmp"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="9" lat="9">
<core>FExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:14 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln55_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="69" st_id="3" stage="8" lat="9">
<core>FExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:14 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln55_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="70" st_id="4" stage="7" lat="9">
<core>FExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:14 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln55_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="71" st_id="5" stage="6" lat="9">
<core>FExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:14 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln55_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="72" st_id="6" stage="5" lat="9">
<core>FExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:14 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln55_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="73" st_id="7" stage="4" lat="9">
<core>FExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:14 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln55_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="74" st_id="8" stage="3" lat="9">
<core>FExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:14 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln55_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="75" st_id="9" stage="2" lat="9">
<core>FExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:14 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln55_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="76" st_id="10" stage="1" lat="9">
<core>FExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:14 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln55_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="77" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split:15 %muxLogicI0_to_conv1 = muxlogic i32 %tmp

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_conv1"/></StgValue>
</operation>

<operation id="78" st_id="10" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split:16 %conv1 = fpext i32 %tmp

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="79" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:17 %muxLogicI0_to_add = muxlogic i64 %conv1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add"/></StgValue>
</operation>

<operation id="80" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:18 %muxLogicI1_to_add = muxlogic i64 1

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add"/></StgValue>
</operation>

<operation id="81" st_id="11" stage="5" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:19 %add = dadd i64 %conv1, i64 1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="82" st_id="12" stage="4" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:19 %add = dadd i64 %conv1, i64 1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="83" st_id="13" stage="3" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:19 %add = dadd i64 %conv1, i64 1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="84" st_id="14" stage="2" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:19 %add = dadd i64 %conv1, i64 1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="85" st_id="15" stage="1" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:19 %add = dadd i64 %conv1, i64 1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="86" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:20 %muxLogicI0_to_div = muxlogic i64 1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_div"/></StgValue>
</operation>

<operation id="87" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:21 %muxLogicI1_to_div = muxlogic i64 %add

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_div"/></StgValue>
</operation>

<operation id="88" st_id="15" stage="30" lat="30">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:22 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="89" st_id="16" stage="29" lat="30">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:22 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="90" st_id="17" stage="28" lat="30">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:22 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="91" st_id="18" stage="27" lat="30">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:22 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="92" st_id="19" stage="26" lat="30">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:22 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="93" st_id="20" stage="25" lat="30">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:22 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="94" st_id="21" stage="24" lat="30">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:22 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="95" st_id="22" stage="23" lat="30">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:22 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="96" st_id="23" stage="22" lat="30">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:22 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="97" st_id="24" stage="21" lat="30">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:22 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="98" st_id="25" stage="20" lat="30">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:22 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="99" st_id="26" stage="19" lat="30">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:22 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="100" st_id="27" stage="18" lat="30">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:22 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="101" st_id="28" stage="17" lat="30">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:22 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="102" st_id="29" stage="16" lat="30">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:22 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="103" st_id="30" stage="15" lat="30">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:22 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="104" st_id="31" stage="14" lat="30">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:22 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="105" st_id="32" stage="13" lat="30">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:22 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="106" st_id="33" stage="12" lat="30">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:22 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="107" st_id="34" stage="11" lat="30">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:22 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="108" st_id="35" stage="10" lat="30">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:22 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="109" st_id="36" stage="9" lat="30">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:22 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="110" st_id="37" stage="8" lat="30">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:22 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="111" st_id="38" stage="7" lat="30">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:22 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="112" st_id="39" stage="6" lat="30">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:22 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="113" st_id="40" stage="5" lat="30">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:22 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="114" st_id="41" stage="4" lat="30">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:22 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="115" st_id="42" stage="3" lat="30">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:22 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="116" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:5 %vec_el = bitcast i32 %z2_strm_read

]]></Node>
<StgValue><ssdm name="vec_el"/></StgValue>
</operation>

<operation id="117" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split:6 %muxLogicI0_to_conv = muxlogic i32 %vec_el

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_conv"/></StgValue>
</operation>

<operation id="118" st_id="43" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split:7 %conv = fpext i32 %vec_el

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="119" st_id="43" stage="2" lat="30">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:22 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="120" st_id="44" stage="1" lat="30">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:22 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="121" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:23 %muxLogicI0_to_mul = muxlogic i64 %conv

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul"/></StgValue>
</operation>

<operation id="122" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:24 %muxLogicI1_to_mul = muxlogic i64 %div

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul"/></StgValue>
</operation>

<operation id="123" st_id="44" stage="4" lat="4">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:25 %mul = dmul i64 %conv, i64 %div

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="124" st_id="45" stage="3" lat="4">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:25 %mul = dmul i64 %conv, i64 %div

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="125" st_id="46" stage="2" lat="4">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:25 %mul = dmul i64 %conv, i64 %div

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="136" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0">
<![CDATA[
for.end:0 %ret_ln57 = ret

]]></Node>
<StgValue><ssdm name="ret_ln57"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="126" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:0 %specpipeline_ln53 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_107

]]></Node>
<StgValue><ssdm name="specpipeline_ln53"/></StgValue>
</operation>

<operation id="127" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:1 %speclooptripcount_ln52 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3072, i64 3072, i64 3072

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln52"/></StgValue>
</operation>

<operation id="128" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:2 %specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_86

]]></Node>
<StgValue><ssdm name="specloopname_ln52"/></StgValue>
</operation>

<operation id="129" st_id="47" stage="1" lat="4">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:25 %mul = dmul i64 %conv, i64 %div

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="130" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="64">
<![CDATA[
for.inc.split:26 %muxLogicI0_to_conv2 = muxlogic i64 %mul

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_conv2"/></StgValue>
</operation>

<operation id="131" st_id="47" stage="1" lat="1">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="64">
<![CDATA[
for.inc.split:27 %conv2 = fptrunc i64 %mul

]]></Node>
<StgValue><ssdm name="conv2"/></StgValue>
</operation>

<operation id="132" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:28 %bitcast_ln55 = bitcast i32 %conv2

]]></Node>
<StgValue><ssdm name="bitcast_ln55"/></StgValue>
</operation>

<operation id="133" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="32">
<![CDATA[
for.inc.split:29 %muxLogicFIFOData_to_write_ln55 = muxlogic i32 %bitcast_ln55

]]></Node>
<StgValue><ssdm name="muxLogicFIFOData_to_write_ln55"/></StgValue>
</operation>

<operation id="134" st_id="47" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:30 %write_ln55 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %z2_Silu_strm, i32 %bitcast_ln55

]]></Node>
<StgValue><ssdm name="write_ln55"/></StgValue>
</operation>

<operation id="135" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:32 %br_ln52 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="236" name="z2_Silu_strm" dir="1" iftype="3">
<core>FIFO</core><StgValue><ssdm name="z2_Silu_strm"/></StgValue>
</port>
<port id="237" name="z2_strm" dir="0" iftype="3">
<core>FIFO</core><StgValue><ssdm name="z2_strm"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="239" from="StgValue_238" to="i_01" fromId="238" toId="50">
</dataflow>
<dataflow id="241" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="240" toId="51">
</dataflow>
<dataflow id="242" from="z2_Silu_strm" to="specinterface_ln0" fromId="236" toId="51">
</dataflow>
<dataflow id="244" from="empty_69" to="specinterface_ln0" fromId="243" toId="51">
</dataflow>
<dataflow id="246" from="StgValue_245" to="specinterface_ln0" fromId="245" toId="51">
</dataflow>
<dataflow id="247" from="StgValue_245" to="specinterface_ln0" fromId="245" toId="51">
</dataflow>
<dataflow id="249" from="empty_107" to="specinterface_ln0" fromId="248" toId="51">
</dataflow>
<dataflow id="250" from="StgValue_245" to="specinterface_ln0" fromId="245" toId="51">
</dataflow>
<dataflow id="251" from="StgValue_245" to="specinterface_ln0" fromId="245" toId="51">
</dataflow>
<dataflow id="252" from="empty_107" to="specinterface_ln0" fromId="248" toId="51">
</dataflow>
<dataflow id="253" from="empty_107" to="specinterface_ln0" fromId="248" toId="51">
</dataflow>
<dataflow id="254" from="empty_107" to="specinterface_ln0" fromId="248" toId="51">
</dataflow>
<dataflow id="255" from="StgValue_245" to="specinterface_ln0" fromId="245" toId="51">
</dataflow>
<dataflow id="256" from="StgValue_245" to="specinterface_ln0" fromId="245" toId="51">
</dataflow>
<dataflow id="257" from="StgValue_245" to="specinterface_ln0" fromId="245" toId="51">
</dataflow>
<dataflow id="258" from="StgValue_245" to="specinterface_ln0" fromId="245" toId="51">
</dataflow>
<dataflow id="259" from="empty_107" to="specinterface_ln0" fromId="248" toId="51">
</dataflow>
<dataflow id="260" from="empty_107" to="specinterface_ln0" fromId="248" toId="51">
</dataflow>
<dataflow id="262" from="StgValue_261" to="specinterface_ln0" fromId="261" toId="51">
</dataflow>
<dataflow id="263" from="StgValue_245" to="specinterface_ln0" fromId="245" toId="51">
</dataflow>
<dataflow id="264" from="StgValue_245" to="specinterface_ln0" fromId="245" toId="51">
</dataflow>
<dataflow id="265" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="240" toId="52">
</dataflow>
<dataflow id="266" from="z2_strm" to="specinterface_ln0" fromId="237" toId="52">
</dataflow>
<dataflow id="267" from="empty_69" to="specinterface_ln0" fromId="243" toId="52">
</dataflow>
<dataflow id="268" from="StgValue_245" to="specinterface_ln0" fromId="245" toId="52">
</dataflow>
<dataflow id="269" from="StgValue_245" to="specinterface_ln0" fromId="245" toId="52">
</dataflow>
<dataflow id="270" from="empty_107" to="specinterface_ln0" fromId="248" toId="52">
</dataflow>
<dataflow id="271" from="StgValue_245" to="specinterface_ln0" fromId="245" toId="52">
</dataflow>
<dataflow id="272" from="StgValue_245" to="specinterface_ln0" fromId="245" toId="52">
</dataflow>
<dataflow id="273" from="empty_107" to="specinterface_ln0" fromId="248" toId="52">
</dataflow>
<dataflow id="274" from="empty_107" to="specinterface_ln0" fromId="248" toId="52">
</dataflow>
<dataflow id="275" from="empty_107" to="specinterface_ln0" fromId="248" toId="52">
</dataflow>
<dataflow id="276" from="StgValue_245" to="specinterface_ln0" fromId="245" toId="52">
</dataflow>
<dataflow id="277" from="StgValue_245" to="specinterface_ln0" fromId="245" toId="52">
</dataflow>
<dataflow id="278" from="StgValue_245" to="specinterface_ln0" fromId="245" toId="52">
</dataflow>
<dataflow id="279" from="StgValue_245" to="specinterface_ln0" fromId="245" toId="52">
</dataflow>
<dataflow id="280" from="empty_107" to="specinterface_ln0" fromId="248" toId="52">
</dataflow>
<dataflow id="281" from="empty_107" to="specinterface_ln0" fromId="248" toId="52">
</dataflow>
<dataflow id="282" from="StgValue_261" to="specinterface_ln0" fromId="261" toId="52">
</dataflow>
<dataflow id="283" from="StgValue_245" to="specinterface_ln0" fromId="245" toId="52">
</dataflow>
<dataflow id="284" from="StgValue_245" to="specinterface_ln0" fromId="245" toId="52">
</dataflow>
<dataflow id="286" from="StgValue_285" to="store_ln52" fromId="285" toId="53">
</dataflow>
<dataflow id="287" from="i_01" to="store_ln52" fromId="50" toId="53">
</dataflow>
<dataflow id="288" from="i_01" to="i" fromId="50" toId="55">
</dataflow>
<dataflow id="289" from="i" to="i_23" fromId="55" toId="56">
</dataflow>
<dataflow id="291" from="StgValue_290" to="i_23" fromId="290" toId="56">
</dataflow>
<dataflow id="292" from="i" to="icmp_ln52" fromId="55" toId="57">
</dataflow>
<dataflow id="294" from="StgValue_293" to="icmp_ln52" fromId="293" toId="57">
</dataflow>
<dataflow id="295" from="icmp_ln52" to="br_ln52" fromId="57" toId="58">
</dataflow>
<dataflow id="296" from="i_23" to="store_ln52" fromId="56" toId="59">
</dataflow>
<dataflow id="297" from="i_01" to="store_ln52" fromId="50" toId="59">
</dataflow>
<dataflow id="299" from="_ssdm_op_Read.ap_fifo.volatile.i32P0A" to="z2_strm_read" fromId="298" toId="61">
</dataflow>
<dataflow id="300" from="z2_strm" to="z2_strm_read" fromId="237" toId="61">
</dataflow>
<dataflow id="302" from="_ssdm_op_BitSelect.i1.i32.i32" to="bit_sel" fromId="301" toId="62">
</dataflow>
<dataflow id="303" from="z2_strm_read" to="bit_sel" fromId="61" toId="62">
</dataflow>
<dataflow id="305" from="StgValue_304" to="bit_sel" fromId="304" toId="62">
</dataflow>
<dataflow id="306" from="bit_sel" to="xor_ln55" fromId="62" toId="63">
</dataflow>
<dataflow id="308" from="StgValue_307" to="xor_ln55" fromId="307" toId="63">
</dataflow>
<dataflow id="309" from="z2_strm_read" to="trunc_ln55" fromId="61" toId="64">
</dataflow>
<dataflow id="311" from="_ssdm_op_BitConcatenate.i32.i1.i31" to="xor_ln" fromId="310" toId="65">
</dataflow>
<dataflow id="312" from="xor_ln55" to="xor_ln" fromId="63" toId="65">
</dataflow>
<dataflow id="313" from="trunc_ln55" to="xor_ln" fromId="64" toId="65">
</dataflow>
<dataflow id="314" from="xor_ln" to="bitcast_ln55_1" fromId="65" toId="66">
</dataflow>
<dataflow id="315" from="bitcast_ln55_1" to="muxLogicI0_to_tmp" fromId="66" toId="67">
</dataflow>
<dataflow id="317" from="llvm.exp.f32" to="tmp" fromId="316" toId="68">
</dataflow>
<dataflow id="318" from="bitcast_ln55_1" to="tmp" fromId="66" toId="68">
</dataflow>
<dataflow id="319" from="llvm.exp.f32" to="tmp" fromId="316" toId="69">
</dataflow>
<dataflow id="320" from="bitcast_ln55_1" to="tmp" fromId="66" toId="69">
</dataflow>
<dataflow id="321" from="llvm.exp.f32" to="tmp" fromId="316" toId="70">
</dataflow>
<dataflow id="322" from="bitcast_ln55_1" to="tmp" fromId="66" toId="70">
</dataflow>
<dataflow id="323" from="llvm.exp.f32" to="tmp" fromId="316" toId="71">
</dataflow>
<dataflow id="324" from="bitcast_ln55_1" to="tmp" fromId="66" toId="71">
</dataflow>
<dataflow id="325" from="llvm.exp.f32" to="tmp" fromId="316" toId="72">
</dataflow>
<dataflow id="326" from="bitcast_ln55_1" to="tmp" fromId="66" toId="72">
</dataflow>
<dataflow id="327" from="llvm.exp.f32" to="tmp" fromId="316" toId="73">
</dataflow>
<dataflow id="328" from="bitcast_ln55_1" to="tmp" fromId="66" toId="73">
</dataflow>
<dataflow id="329" from="llvm.exp.f32" to="tmp" fromId="316" toId="74">
</dataflow>
<dataflow id="330" from="bitcast_ln55_1" to="tmp" fromId="66" toId="74">
</dataflow>
<dataflow id="331" from="llvm.exp.f32" to="tmp" fromId="316" toId="75">
</dataflow>
<dataflow id="332" from="bitcast_ln55_1" to="tmp" fromId="66" toId="75">
</dataflow>
<dataflow id="333" from="llvm.exp.f32" to="tmp" fromId="316" toId="76">
</dataflow>
<dataflow id="334" from="bitcast_ln55_1" to="tmp" fromId="66" toId="76">
</dataflow>
<dataflow id="335" from="tmp" to="muxLogicI0_to_conv1" fromId="76" toId="77">
</dataflow>
<dataflow id="336" from="tmp" to="conv1" fromId="76" toId="78">
</dataflow>
<dataflow id="337" from="conv1" to="muxLogicI0_to_add" fromId="78" toId="79">
</dataflow>
<dataflow id="339" from="StgValue_338" to="muxLogicI1_to_add" fromId="338" toId="80">
</dataflow>
<dataflow id="340" from="conv1" to="add" fromId="78" toId="81">
</dataflow>
<dataflow id="341" from="StgValue_338" to="add" fromId="338" toId="81">
</dataflow>
<dataflow id="342" from="conv1" to="add" fromId="78" toId="82">
</dataflow>
<dataflow id="343" from="StgValue_338" to="add" fromId="338" toId="82">
</dataflow>
<dataflow id="344" from="conv1" to="add" fromId="78" toId="83">
</dataflow>
<dataflow id="345" from="StgValue_338" to="add" fromId="338" toId="83">
</dataflow>
<dataflow id="346" from="conv1" to="add" fromId="78" toId="84">
</dataflow>
<dataflow id="347" from="StgValue_338" to="add" fromId="338" toId="84">
</dataflow>
<dataflow id="348" from="conv1" to="add" fromId="78" toId="85">
</dataflow>
<dataflow id="349" from="StgValue_338" to="add" fromId="338" toId="85">
</dataflow>
<dataflow id="350" from="StgValue_338" to="muxLogicI0_to_div" fromId="338" toId="86">
</dataflow>
<dataflow id="351" from="add" to="muxLogicI1_to_div" fromId="85" toId="87">
</dataflow>
<dataflow id="352" from="StgValue_338" to="div" fromId="338" toId="88">
</dataflow>
<dataflow id="353" from="add" to="div" fromId="85" toId="88">
</dataflow>
<dataflow id="354" from="StgValue_338" to="div" fromId="338" toId="89">
</dataflow>
<dataflow id="355" from="add" to="div" fromId="85" toId="89">
</dataflow>
<dataflow id="356" from="StgValue_338" to="div" fromId="338" toId="90">
</dataflow>
<dataflow id="357" from="add" to="div" fromId="85" toId="90">
</dataflow>
<dataflow id="358" from="StgValue_338" to="div" fromId="338" toId="91">
</dataflow>
<dataflow id="359" from="add" to="div" fromId="85" toId="91">
</dataflow>
<dataflow id="360" from="StgValue_338" to="div" fromId="338" toId="92">
</dataflow>
<dataflow id="361" from="add" to="div" fromId="85" toId="92">
</dataflow>
<dataflow id="362" from="StgValue_338" to="div" fromId="338" toId="93">
</dataflow>
<dataflow id="363" from="add" to="div" fromId="85" toId="93">
</dataflow>
<dataflow id="364" from="StgValue_338" to="div" fromId="338" toId="94">
</dataflow>
<dataflow id="365" from="add" to="div" fromId="85" toId="94">
</dataflow>
<dataflow id="366" from="StgValue_338" to="div" fromId="338" toId="95">
</dataflow>
<dataflow id="367" from="add" to="div" fromId="85" toId="95">
</dataflow>
<dataflow id="368" from="StgValue_338" to="div" fromId="338" toId="96">
</dataflow>
<dataflow id="369" from="add" to="div" fromId="85" toId="96">
</dataflow>
<dataflow id="370" from="StgValue_338" to="div" fromId="338" toId="97">
</dataflow>
<dataflow id="371" from="add" to="div" fromId="85" toId="97">
</dataflow>
<dataflow id="372" from="StgValue_338" to="div" fromId="338" toId="98">
</dataflow>
<dataflow id="373" from="add" to="div" fromId="85" toId="98">
</dataflow>
<dataflow id="374" from="StgValue_338" to="div" fromId="338" toId="99">
</dataflow>
<dataflow id="375" from="add" to="div" fromId="85" toId="99">
</dataflow>
<dataflow id="376" from="StgValue_338" to="div" fromId="338" toId="100">
</dataflow>
<dataflow id="377" from="add" to="div" fromId="85" toId="100">
</dataflow>
<dataflow id="378" from="StgValue_338" to="div" fromId="338" toId="101">
</dataflow>
<dataflow id="379" from="add" to="div" fromId="85" toId="101">
</dataflow>
<dataflow id="380" from="StgValue_338" to="div" fromId="338" toId="102">
</dataflow>
<dataflow id="381" from="add" to="div" fromId="85" toId="102">
</dataflow>
<dataflow id="382" from="StgValue_338" to="div" fromId="338" toId="103">
</dataflow>
<dataflow id="383" from="add" to="div" fromId="85" toId="103">
</dataflow>
<dataflow id="384" from="StgValue_338" to="div" fromId="338" toId="104">
</dataflow>
<dataflow id="385" from="add" to="div" fromId="85" toId="104">
</dataflow>
<dataflow id="386" from="StgValue_338" to="div" fromId="338" toId="105">
</dataflow>
<dataflow id="387" from="add" to="div" fromId="85" toId="105">
</dataflow>
<dataflow id="388" from="StgValue_338" to="div" fromId="338" toId="106">
</dataflow>
<dataflow id="389" from="add" to="div" fromId="85" toId="106">
</dataflow>
<dataflow id="390" from="StgValue_338" to="div" fromId="338" toId="107">
</dataflow>
<dataflow id="391" from="add" to="div" fromId="85" toId="107">
</dataflow>
<dataflow id="392" from="StgValue_338" to="div" fromId="338" toId="108">
</dataflow>
<dataflow id="393" from="add" to="div" fromId="85" toId="108">
</dataflow>
<dataflow id="394" from="StgValue_338" to="div" fromId="338" toId="109">
</dataflow>
<dataflow id="395" from="add" to="div" fromId="85" toId="109">
</dataflow>
<dataflow id="396" from="StgValue_338" to="div" fromId="338" toId="110">
</dataflow>
<dataflow id="397" from="add" to="div" fromId="85" toId="110">
</dataflow>
<dataflow id="398" from="StgValue_338" to="div" fromId="338" toId="111">
</dataflow>
<dataflow id="399" from="add" to="div" fromId="85" toId="111">
</dataflow>
<dataflow id="400" from="StgValue_338" to="div" fromId="338" toId="112">
</dataflow>
<dataflow id="401" from="add" to="div" fromId="85" toId="112">
</dataflow>
<dataflow id="402" from="StgValue_338" to="div" fromId="338" toId="113">
</dataflow>
<dataflow id="403" from="add" to="div" fromId="85" toId="113">
</dataflow>
<dataflow id="404" from="StgValue_338" to="div" fromId="338" toId="114">
</dataflow>
<dataflow id="405" from="add" to="div" fromId="85" toId="114">
</dataflow>
<dataflow id="406" from="StgValue_338" to="div" fromId="338" toId="115">
</dataflow>
<dataflow id="407" from="add" to="div" fromId="85" toId="115">
</dataflow>
<dataflow id="408" from="z2_strm_read" to="vec_el" fromId="61" toId="116">
</dataflow>
<dataflow id="409" from="vec_el" to="muxLogicI0_to_conv" fromId="116" toId="117">
</dataflow>
<dataflow id="410" from="vec_el" to="conv" fromId="116" toId="118">
</dataflow>
<dataflow id="411" from="StgValue_338" to="div" fromId="338" toId="119">
</dataflow>
<dataflow id="412" from="add" to="div" fromId="85" toId="119">
</dataflow>
<dataflow id="413" from="StgValue_338" to="div" fromId="338" toId="120">
</dataflow>
<dataflow id="414" from="add" to="div" fromId="85" toId="120">
</dataflow>
<dataflow id="415" from="conv" to="muxLogicI0_to_mul" fromId="118" toId="121">
</dataflow>
<dataflow id="416" from="div" to="muxLogicI1_to_mul" fromId="120" toId="122">
</dataflow>
<dataflow id="417" from="conv" to="mul" fromId="118" toId="123">
</dataflow>
<dataflow id="418" from="div" to="mul" fromId="120" toId="123">
</dataflow>
<dataflow id="419" from="conv" to="mul" fromId="118" toId="124">
</dataflow>
<dataflow id="420" from="div" to="mul" fromId="120" toId="124">
</dataflow>
<dataflow id="421" from="conv" to="mul" fromId="118" toId="125">
</dataflow>
<dataflow id="422" from="div" to="mul" fromId="120" toId="125">
</dataflow>
<dataflow id="424" from="_ssdm_op_SpecPipeline" to="specpipeline_ln53" fromId="423" toId="126">
</dataflow>
<dataflow id="425" from="StgValue_238" to="specpipeline_ln53" fromId="238" toId="126">
</dataflow>
<dataflow id="426" from="StgValue_245" to="specpipeline_ln53" fromId="245" toId="126">
</dataflow>
<dataflow id="427" from="StgValue_245" to="specpipeline_ln53" fromId="245" toId="126">
</dataflow>
<dataflow id="428" from="StgValue_245" to="specpipeline_ln53" fromId="245" toId="126">
</dataflow>
<dataflow id="429" from="empty_107" to="specpipeline_ln53" fromId="248" toId="126">
</dataflow>
<dataflow id="431" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln52" fromId="430" toId="127">
</dataflow>
<dataflow id="433" from="StgValue_432" to="speclooptripcount_ln52" fromId="432" toId="127">
</dataflow>
<dataflow id="434" from="StgValue_432" to="speclooptripcount_ln52" fromId="432" toId="127">
</dataflow>
<dataflow id="435" from="StgValue_432" to="speclooptripcount_ln52" fromId="432" toId="127">
</dataflow>
<dataflow id="437" from="_ssdm_op_SpecLoopName" to="specloopname_ln52" fromId="436" toId="128">
</dataflow>
<dataflow id="439" from="empty_86" to="specloopname_ln52" fromId="438" toId="128">
</dataflow>
<dataflow id="440" from="conv" to="mul" fromId="118" toId="129">
</dataflow>
<dataflow id="441" from="div" to="mul" fromId="120" toId="129">
</dataflow>
<dataflow id="442" from="mul" to="muxLogicI0_to_conv2" fromId="129" toId="130">
</dataflow>
<dataflow id="443" from="mul" to="conv2" fromId="129" toId="131">
</dataflow>
<dataflow id="444" from="conv2" to="bitcast_ln55" fromId="131" toId="132">
</dataflow>
<dataflow id="445" from="bitcast_ln55" to="muxLogicFIFOData_to_write_ln55" fromId="132" toId="133">
</dataflow>
<dataflow id="447" from="_ssdm_op_Write.ap_fifo.volatile.i32P0A" to="write_ln55" fromId="446" toId="134">
</dataflow>
<dataflow id="448" from="z2_Silu_strm" to="write_ln55" fromId="236" toId="134">
</dataflow>
<dataflow id="449" from="bitcast_ln55" to="write_ln55" fromId="132" toId="134">
</dataflow>
<dataflow id="450" from="icmp_ln52" to="StgValue_2" fromId="57" toId="2">
</dataflow>
<dataflow id="451" from="icmp_ln52" to="StgValue_47" fromId="57" toId="47">
</dataflow>
</dataflows>


</stg>
