
Vaja1_ADC_pretvorba.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002a10  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08002acc  08002acc  00012acc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002b04  08002b04  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08002b04  08002b04  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002b04  08002b04  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002b04  08002b04  00012b04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002b08  08002b08  00012b08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002b0c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000e8  2000000c  08002b18  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000f4  08002b18  000200f4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008bfa  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000151b  00000000  00000000  00028c2e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000718  00000000  00000000  0002a150  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000690  00000000  00000000  0002a868  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a067  00000000  00000000  0002aef8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000951b  00000000  00000000  00044f5f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009f225  00000000  00000000  0004e47a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000ed69f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001824  00000000  00000000  000ed6f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000000c 	.word	0x2000000c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08002ab4 	.word	0x08002ab4

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000010 	.word	0x20000010
 8000100:	08002ab4 	.word	0x08002ab4

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			; (mov r8, r8)

0800021c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800021c:	b580      	push	{r7, lr}
 800021e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000220:	f000 fa86 	bl	8000730 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000224:	f000 f824 	bl	8000270 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000228:	f000 f916 	bl	8000458 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800022c:	f000 f8e4 	bl	80003f8 <MX_USART2_UART_Init>
  MX_ADC_Init();
 8000230:	f000 f886 	bl	8000340 <MX_ADC_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	HAL_ADC_Start(&hadc);
 8000234:	4b0c      	ldr	r3, [pc, #48]	; (8000268 <main+0x4c>)
 8000236:	0018      	movs	r0, r3
 8000238:	f000 fc42 	bl	8000ac0 <HAL_ADC_Start>
	if(HAL_ADC_PollForConversion(&hadc, 5)==HAL_OK) {
 800023c:	4b0a      	ldr	r3, [pc, #40]	; (8000268 <main+0x4c>)
 800023e:	2105      	movs	r1, #5
 8000240:	0018      	movs	r0, r3
 8000242:	f000 fcd1 	bl	8000be8 <HAL_ADC_PollForConversion>
 8000246:	1e03      	subs	r3, r0, #0
 8000248:	d106      	bne.n	8000258 <main+0x3c>
		adcValue = HAL_ADC_GetValue(&hadc);
 800024a:	4b07      	ldr	r3, [pc, #28]	; (8000268 <main+0x4c>)
 800024c:	0018      	movs	r0, r3
 800024e:	f000 fd63 	bl	8000d18 <HAL_ADC_GetValue>
 8000252:	0002      	movs	r2, r0
 8000254:	4b05      	ldr	r3, [pc, #20]	; (800026c <main+0x50>)
 8000256:	601a      	str	r2, [r3, #0]

	}
	HAL_ADC_Stop(&hadc);
 8000258:	4b03      	ldr	r3, [pc, #12]	; (8000268 <main+0x4c>)
 800025a:	0018      	movs	r0, r3
 800025c:	f000 fc84 	bl	8000b68 <HAL_ADC_Stop>
	HAL_Delay(100);
 8000260:	2064      	movs	r0, #100	; 0x64
 8000262:	f000 fac9 	bl	80007f8 <HAL_Delay>
	HAL_ADC_Start(&hadc);
 8000266:	e7e5      	b.n	8000234 <main+0x18>
 8000268:	20000028 	.word	0x20000028
 800026c:	200000ec 	.word	0x200000ec

08000270 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000270:	b590      	push	{r4, r7, lr}
 8000272:	b099      	sub	sp, #100	; 0x64
 8000274:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000276:	242c      	movs	r4, #44	; 0x2c
 8000278:	193b      	adds	r3, r7, r4
 800027a:	0018      	movs	r0, r3
 800027c:	2334      	movs	r3, #52	; 0x34
 800027e:	001a      	movs	r2, r3
 8000280:	2100      	movs	r1, #0
 8000282:	f002 fc0f 	bl	8002aa4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000286:	231c      	movs	r3, #28
 8000288:	18fb      	adds	r3, r7, r3
 800028a:	0018      	movs	r0, r3
 800028c:	2310      	movs	r3, #16
 800028e:	001a      	movs	r2, r3
 8000290:	2100      	movs	r1, #0
 8000292:	f002 fc07 	bl	8002aa4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000296:	003b      	movs	r3, r7
 8000298:	0018      	movs	r0, r3
 800029a:	231c      	movs	r3, #28
 800029c:	001a      	movs	r2, r3
 800029e:	2100      	movs	r1, #0
 80002a0:	f002 fc00 	bl	8002aa4 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 80002a4:	0021      	movs	r1, r4
 80002a6:	187b      	adds	r3, r7, r1
 80002a8:	2212      	movs	r2, #18
 80002aa:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002ac:	187b      	adds	r3, r7, r1
 80002ae:	2201      	movs	r2, #1
 80002b0:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 80002b2:	187b      	adds	r3, r7, r1
 80002b4:	2201      	movs	r2, #1
 80002b6:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002b8:	187b      	adds	r3, r7, r1
 80002ba:	2210      	movs	r2, #16
 80002bc:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 80002be:	187b      	adds	r3, r7, r1
 80002c0:	2210      	movs	r2, #16
 80002c2:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002c4:	187b      	adds	r3, r7, r1
 80002c6:	2202      	movs	r2, #2
 80002c8:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80002ca:	187b      	adds	r3, r7, r1
 80002cc:	2280      	movs	r2, #128	; 0x80
 80002ce:	0212      	lsls	r2, r2, #8
 80002d0:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 80002d2:	187b      	adds	r3, r7, r1
 80002d4:	22a0      	movs	r2, #160	; 0xa0
 80002d6:	0392      	lsls	r2, r2, #14
 80002d8:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV2;
 80002da:	187b      	adds	r3, r7, r1
 80002dc:	2201      	movs	r2, #1
 80002de:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002e0:	187b      	adds	r3, r7, r1
 80002e2:	0018      	movs	r0, r3
 80002e4:	f001 f9be 	bl	8001664 <HAL_RCC_OscConfig>
 80002e8:	1e03      	subs	r3, r0, #0
 80002ea:	d001      	beq.n	80002f0 <SystemClock_Config+0x80>
  {
    Error_Handler();
 80002ec:	f000 f91e 	bl	800052c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002f0:	211c      	movs	r1, #28
 80002f2:	187b      	adds	r3, r7, r1
 80002f4:	2207      	movs	r2, #7
 80002f6:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002f8:	187b      	adds	r3, r7, r1
 80002fa:	2202      	movs	r2, #2
 80002fc:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002fe:	187b      	adds	r3, r7, r1
 8000300:	2200      	movs	r2, #0
 8000302:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000304:	187b      	adds	r3, r7, r1
 8000306:	2200      	movs	r2, #0
 8000308:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800030a:	187b      	adds	r3, r7, r1
 800030c:	2101      	movs	r1, #1
 800030e:	0018      	movs	r0, r3
 8000310:	f001 fd2e 	bl	8001d70 <HAL_RCC_ClockConfig>
 8000314:	1e03      	subs	r3, r0, #0
 8000316:	d001      	beq.n	800031c <SystemClock_Config+0xac>
  {
    Error_Handler();
 8000318:	f000 f908 	bl	800052c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800031c:	003b      	movs	r3, r7
 800031e:	2202      	movs	r2, #2
 8000320:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000322:	003b      	movs	r3, r7
 8000324:	2200      	movs	r2, #0
 8000326:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000328:	003b      	movs	r3, r7
 800032a:	0018      	movs	r0, r3
 800032c:	f001 fe9a 	bl	8002064 <HAL_RCCEx_PeriphCLKConfig>
 8000330:	1e03      	subs	r3, r0, #0
 8000332:	d001      	beq.n	8000338 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8000334:	f000 f8fa 	bl	800052c <Error_Handler>
  }
}
 8000338:	46c0      	nop			; (mov r8, r8)
 800033a:	46bd      	mov	sp, r7
 800033c:	b019      	add	sp, #100	; 0x64
 800033e:	bd90      	pop	{r4, r7, pc}

08000340 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8000340:	b580      	push	{r7, lr}
 8000342:	b084      	sub	sp, #16
 8000344:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000346:	1d3b      	adds	r3, r7, #4
 8000348:	0018      	movs	r0, r3
 800034a:	230c      	movs	r3, #12
 800034c:	001a      	movs	r2, r3
 800034e:	2100      	movs	r1, #0
 8000350:	f002 fba8 	bl	8002aa4 <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8000354:	4b26      	ldr	r3, [pc, #152]	; (80003f0 <MX_ADC_Init+0xb0>)
 8000356:	4a27      	ldr	r2, [pc, #156]	; (80003f4 <MX_ADC_Init+0xb4>)
 8000358:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800035a:	4b25      	ldr	r3, [pc, #148]	; (80003f0 <MX_ADC_Init+0xb0>)
 800035c:	2200      	movs	r2, #0
 800035e:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_8B;
 8000360:	4b23      	ldr	r3, [pc, #140]	; (80003f0 <MX_ADC_Init+0xb0>)
 8000362:	2210      	movs	r2, #16
 8000364:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000366:	4b22      	ldr	r3, [pc, #136]	; (80003f0 <MX_ADC_Init+0xb0>)
 8000368:	2200      	movs	r2, #0
 800036a:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 800036c:	4b20      	ldr	r3, [pc, #128]	; (80003f0 <MX_ADC_Init+0xb0>)
 800036e:	2201      	movs	r2, #1
 8000370:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000372:	4b1f      	ldr	r3, [pc, #124]	; (80003f0 <MX_ADC_Init+0xb0>)
 8000374:	2204      	movs	r2, #4
 8000376:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8000378:	4b1d      	ldr	r3, [pc, #116]	; (80003f0 <MX_ADC_Init+0xb0>)
 800037a:	2200      	movs	r2, #0
 800037c:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 800037e:	4b1c      	ldr	r3, [pc, #112]	; (80003f0 <MX_ADC_Init+0xb0>)
 8000380:	2200      	movs	r2, #0
 8000382:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 8000384:	4b1a      	ldr	r3, [pc, #104]	; (80003f0 <MX_ADC_Init+0xb0>)
 8000386:	2200      	movs	r2, #0
 8000388:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 800038a:	4b19      	ldr	r3, [pc, #100]	; (80003f0 <MX_ADC_Init+0xb0>)
 800038c:	2200      	movs	r2, #0
 800038e:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000390:	4b17      	ldr	r3, [pc, #92]	; (80003f0 <MX_ADC_Init+0xb0>)
 8000392:	22c2      	movs	r2, #194	; 0xc2
 8000394:	32ff      	adds	r2, #255	; 0xff
 8000396:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000398:	4b15      	ldr	r3, [pc, #84]	; (80003f0 <MX_ADC_Init+0xb0>)
 800039a:	2200      	movs	r2, #0
 800039c:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 800039e:	4b14      	ldr	r3, [pc, #80]	; (80003f0 <MX_ADC_Init+0xb0>)
 80003a0:	2224      	movs	r2, #36	; 0x24
 80003a2:	2100      	movs	r1, #0
 80003a4:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80003a6:	4b12      	ldr	r3, [pc, #72]	; (80003f0 <MX_ADC_Init+0xb0>)
 80003a8:	2201      	movs	r2, #1
 80003aa:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80003ac:	4b10      	ldr	r3, [pc, #64]	; (80003f0 <MX_ADC_Init+0xb0>)
 80003ae:	0018      	movs	r0, r3
 80003b0:	f000 fa46 	bl	8000840 <HAL_ADC_Init>
 80003b4:	1e03      	subs	r3, r0, #0
 80003b6:	d001      	beq.n	80003bc <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 80003b8:	f000 f8b8 	bl	800052c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80003bc:	1d3b      	adds	r3, r7, #4
 80003be:	2200      	movs	r2, #0
 80003c0:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80003c2:	1d3b      	adds	r3, r7, #4
 80003c4:	2280      	movs	r2, #128	; 0x80
 80003c6:	0152      	lsls	r2, r2, #5
 80003c8:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80003ca:	1d3b      	adds	r3, r7, #4
 80003cc:	2280      	movs	r2, #128	; 0x80
 80003ce:	0552      	lsls	r2, r2, #21
 80003d0:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80003d2:	1d3a      	adds	r2, r7, #4
 80003d4:	4b06      	ldr	r3, [pc, #24]	; (80003f0 <MX_ADC_Init+0xb0>)
 80003d6:	0011      	movs	r1, r2
 80003d8:	0018      	movs	r0, r3
 80003da:	f000 fca9 	bl	8000d30 <HAL_ADC_ConfigChannel>
 80003de:	1e03      	subs	r3, r0, #0
 80003e0:	d001      	beq.n	80003e6 <MX_ADC_Init+0xa6>
  {
    Error_Handler();
 80003e2:	f000 f8a3 	bl	800052c <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 80003e6:	46c0      	nop			; (mov r8, r8)
 80003e8:	46bd      	mov	sp, r7
 80003ea:	b004      	add	sp, #16
 80003ec:	bd80      	pop	{r7, pc}
 80003ee:	46c0      	nop			; (mov r8, r8)
 80003f0:	20000028 	.word	0x20000028
 80003f4:	40012400 	.word	0x40012400

080003f8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80003f8:	b580      	push	{r7, lr}
 80003fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80003fc:	4b14      	ldr	r3, [pc, #80]	; (8000450 <MX_USART2_UART_Init+0x58>)
 80003fe:	4a15      	ldr	r2, [pc, #84]	; (8000454 <MX_USART2_UART_Init+0x5c>)
 8000400:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000402:	4b13      	ldr	r3, [pc, #76]	; (8000450 <MX_USART2_UART_Init+0x58>)
 8000404:	22e1      	movs	r2, #225	; 0xe1
 8000406:	0252      	lsls	r2, r2, #9
 8000408:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800040a:	4b11      	ldr	r3, [pc, #68]	; (8000450 <MX_USART2_UART_Init+0x58>)
 800040c:	2200      	movs	r2, #0
 800040e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000410:	4b0f      	ldr	r3, [pc, #60]	; (8000450 <MX_USART2_UART_Init+0x58>)
 8000412:	2200      	movs	r2, #0
 8000414:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000416:	4b0e      	ldr	r3, [pc, #56]	; (8000450 <MX_USART2_UART_Init+0x58>)
 8000418:	2200      	movs	r2, #0
 800041a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800041c:	4b0c      	ldr	r3, [pc, #48]	; (8000450 <MX_USART2_UART_Init+0x58>)
 800041e:	220c      	movs	r2, #12
 8000420:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000422:	4b0b      	ldr	r3, [pc, #44]	; (8000450 <MX_USART2_UART_Init+0x58>)
 8000424:	2200      	movs	r2, #0
 8000426:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000428:	4b09      	ldr	r3, [pc, #36]	; (8000450 <MX_USART2_UART_Init+0x58>)
 800042a:	2200      	movs	r2, #0
 800042c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800042e:	4b08      	ldr	r3, [pc, #32]	; (8000450 <MX_USART2_UART_Init+0x58>)
 8000430:	2200      	movs	r2, #0
 8000432:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000434:	4b06      	ldr	r3, [pc, #24]	; (8000450 <MX_USART2_UART_Init+0x58>)
 8000436:	2200      	movs	r2, #0
 8000438:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800043a:	4b05      	ldr	r3, [pc, #20]	; (8000450 <MX_USART2_UART_Init+0x58>)
 800043c:	0018      	movs	r0, r3
 800043e:	f001 ff11 	bl	8002264 <HAL_UART_Init>
 8000442:	1e03      	subs	r3, r0, #0
 8000444:	d001      	beq.n	800044a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000446:	f000 f871 	bl	800052c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800044a:	46c0      	nop			; (mov r8, r8)
 800044c:	46bd      	mov	sp, r7
 800044e:	bd80      	pop	{r7, pc}
 8000450:	20000068 	.word	0x20000068
 8000454:	40004400 	.word	0x40004400

08000458 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000458:	b590      	push	{r4, r7, lr}
 800045a:	b089      	sub	sp, #36	; 0x24
 800045c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800045e:	240c      	movs	r4, #12
 8000460:	193b      	adds	r3, r7, r4
 8000462:	0018      	movs	r0, r3
 8000464:	2314      	movs	r3, #20
 8000466:	001a      	movs	r2, r3
 8000468:	2100      	movs	r1, #0
 800046a:	f002 fb1b 	bl	8002aa4 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800046e:	4b2d      	ldr	r3, [pc, #180]	; (8000524 <MX_GPIO_Init+0xcc>)
 8000470:	695a      	ldr	r2, [r3, #20]
 8000472:	4b2c      	ldr	r3, [pc, #176]	; (8000524 <MX_GPIO_Init+0xcc>)
 8000474:	2180      	movs	r1, #128	; 0x80
 8000476:	0309      	lsls	r1, r1, #12
 8000478:	430a      	orrs	r2, r1
 800047a:	615a      	str	r2, [r3, #20]
 800047c:	4b29      	ldr	r3, [pc, #164]	; (8000524 <MX_GPIO_Init+0xcc>)
 800047e:	695a      	ldr	r2, [r3, #20]
 8000480:	2380      	movs	r3, #128	; 0x80
 8000482:	031b      	lsls	r3, r3, #12
 8000484:	4013      	ands	r3, r2
 8000486:	60bb      	str	r3, [r7, #8]
 8000488:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800048a:	4b26      	ldr	r3, [pc, #152]	; (8000524 <MX_GPIO_Init+0xcc>)
 800048c:	695a      	ldr	r2, [r3, #20]
 800048e:	4b25      	ldr	r3, [pc, #148]	; (8000524 <MX_GPIO_Init+0xcc>)
 8000490:	2180      	movs	r1, #128	; 0x80
 8000492:	03c9      	lsls	r1, r1, #15
 8000494:	430a      	orrs	r2, r1
 8000496:	615a      	str	r2, [r3, #20]
 8000498:	4b22      	ldr	r3, [pc, #136]	; (8000524 <MX_GPIO_Init+0xcc>)
 800049a:	695a      	ldr	r2, [r3, #20]
 800049c:	2380      	movs	r3, #128	; 0x80
 800049e:	03db      	lsls	r3, r3, #15
 80004a0:	4013      	ands	r3, r2
 80004a2:	607b      	str	r3, [r7, #4]
 80004a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004a6:	4b1f      	ldr	r3, [pc, #124]	; (8000524 <MX_GPIO_Init+0xcc>)
 80004a8:	695a      	ldr	r2, [r3, #20]
 80004aa:	4b1e      	ldr	r3, [pc, #120]	; (8000524 <MX_GPIO_Init+0xcc>)
 80004ac:	2180      	movs	r1, #128	; 0x80
 80004ae:	0289      	lsls	r1, r1, #10
 80004b0:	430a      	orrs	r2, r1
 80004b2:	615a      	str	r2, [r3, #20]
 80004b4:	4b1b      	ldr	r3, [pc, #108]	; (8000524 <MX_GPIO_Init+0xcc>)
 80004b6:	695a      	ldr	r2, [r3, #20]
 80004b8:	2380      	movs	r3, #128	; 0x80
 80004ba:	029b      	lsls	r3, r3, #10
 80004bc:	4013      	ands	r3, r2
 80004be:	603b      	str	r3, [r7, #0]
 80004c0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|LD3_Pin, GPIO_PIN_RESET);
 80004c2:	2390      	movs	r3, #144	; 0x90
 80004c4:	05db      	lsls	r3, r3, #23
 80004c6:	2200      	movs	r2, #0
 80004c8:	2160      	movs	r1, #96	; 0x60
 80004ca:	0018      	movs	r0, r3
 80004cc:	f001 f8ac 	bl	8001628 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80004d0:	193b      	adds	r3, r7, r4
 80004d2:	2280      	movs	r2, #128	; 0x80
 80004d4:	0192      	lsls	r2, r2, #6
 80004d6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80004d8:	193b      	adds	r3, r7, r4
 80004da:	2284      	movs	r2, #132	; 0x84
 80004dc:	0392      	lsls	r2, r2, #14
 80004de:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004e0:	193b      	adds	r3, r7, r4
 80004e2:	2200      	movs	r2, #0
 80004e4:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80004e6:	193b      	adds	r3, r7, r4
 80004e8:	4a0f      	ldr	r2, [pc, #60]	; (8000528 <MX_GPIO_Init+0xd0>)
 80004ea:	0019      	movs	r1, r3
 80004ec:	0010      	movs	r0, r2
 80004ee:	f000 ff23 	bl	8001338 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|LD3_Pin;
 80004f2:	0021      	movs	r1, r4
 80004f4:	187b      	adds	r3, r7, r1
 80004f6:	2260      	movs	r2, #96	; 0x60
 80004f8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004fa:	187b      	adds	r3, r7, r1
 80004fc:	2201      	movs	r2, #1
 80004fe:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000500:	187b      	adds	r3, r7, r1
 8000502:	2200      	movs	r2, #0
 8000504:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000506:	187b      	adds	r3, r7, r1
 8000508:	2200      	movs	r2, #0
 800050a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800050c:	187a      	adds	r2, r7, r1
 800050e:	2390      	movs	r3, #144	; 0x90
 8000510:	05db      	lsls	r3, r3, #23
 8000512:	0011      	movs	r1, r2
 8000514:	0018      	movs	r0, r3
 8000516:	f000 ff0f 	bl	8001338 <HAL_GPIO_Init>

}
 800051a:	46c0      	nop			; (mov r8, r8)
 800051c:	46bd      	mov	sp, r7
 800051e:	b009      	add	sp, #36	; 0x24
 8000520:	bd90      	pop	{r4, r7, pc}
 8000522:	46c0      	nop			; (mov r8, r8)
 8000524:	40021000 	.word	0x40021000
 8000528:	48000800 	.word	0x48000800

0800052c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800052c:	b580      	push	{r7, lr}
 800052e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000530:	b672      	cpsid	i
}
 8000532:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000534:	e7fe      	b.n	8000534 <Error_Handler+0x8>
	...

08000538 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000538:	b580      	push	{r7, lr}
 800053a:	b082      	sub	sp, #8
 800053c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800053e:	4b0f      	ldr	r3, [pc, #60]	; (800057c <HAL_MspInit+0x44>)
 8000540:	699a      	ldr	r2, [r3, #24]
 8000542:	4b0e      	ldr	r3, [pc, #56]	; (800057c <HAL_MspInit+0x44>)
 8000544:	2101      	movs	r1, #1
 8000546:	430a      	orrs	r2, r1
 8000548:	619a      	str	r2, [r3, #24]
 800054a:	4b0c      	ldr	r3, [pc, #48]	; (800057c <HAL_MspInit+0x44>)
 800054c:	699b      	ldr	r3, [r3, #24]
 800054e:	2201      	movs	r2, #1
 8000550:	4013      	ands	r3, r2
 8000552:	607b      	str	r3, [r7, #4]
 8000554:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000556:	4b09      	ldr	r3, [pc, #36]	; (800057c <HAL_MspInit+0x44>)
 8000558:	69da      	ldr	r2, [r3, #28]
 800055a:	4b08      	ldr	r3, [pc, #32]	; (800057c <HAL_MspInit+0x44>)
 800055c:	2180      	movs	r1, #128	; 0x80
 800055e:	0549      	lsls	r1, r1, #21
 8000560:	430a      	orrs	r2, r1
 8000562:	61da      	str	r2, [r3, #28]
 8000564:	4b05      	ldr	r3, [pc, #20]	; (800057c <HAL_MspInit+0x44>)
 8000566:	69da      	ldr	r2, [r3, #28]
 8000568:	2380      	movs	r3, #128	; 0x80
 800056a:	055b      	lsls	r3, r3, #21
 800056c:	4013      	ands	r3, r2
 800056e:	603b      	str	r3, [r7, #0]
 8000570:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000572:	46c0      	nop			; (mov r8, r8)
 8000574:	46bd      	mov	sp, r7
 8000576:	b002      	add	sp, #8
 8000578:	bd80      	pop	{r7, pc}
 800057a:	46c0      	nop			; (mov r8, r8)
 800057c:	40021000 	.word	0x40021000

08000580 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000580:	b590      	push	{r4, r7, lr}
 8000582:	b08b      	sub	sp, #44	; 0x2c
 8000584:	af00      	add	r7, sp, #0
 8000586:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000588:	2414      	movs	r4, #20
 800058a:	193b      	adds	r3, r7, r4
 800058c:	0018      	movs	r0, r3
 800058e:	2314      	movs	r3, #20
 8000590:	001a      	movs	r2, r3
 8000592:	2100      	movs	r1, #0
 8000594:	f002 fa86 	bl	8002aa4 <memset>
  if(hadc->Instance==ADC1)
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	681b      	ldr	r3, [r3, #0]
 800059c:	4a19      	ldr	r2, [pc, #100]	; (8000604 <HAL_ADC_MspInit+0x84>)
 800059e:	4293      	cmp	r3, r2
 80005a0:	d12b      	bne.n	80005fa <HAL_ADC_MspInit+0x7a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80005a2:	4b19      	ldr	r3, [pc, #100]	; (8000608 <HAL_ADC_MspInit+0x88>)
 80005a4:	699a      	ldr	r2, [r3, #24]
 80005a6:	4b18      	ldr	r3, [pc, #96]	; (8000608 <HAL_ADC_MspInit+0x88>)
 80005a8:	2180      	movs	r1, #128	; 0x80
 80005aa:	0089      	lsls	r1, r1, #2
 80005ac:	430a      	orrs	r2, r1
 80005ae:	619a      	str	r2, [r3, #24]
 80005b0:	4b15      	ldr	r3, [pc, #84]	; (8000608 <HAL_ADC_MspInit+0x88>)
 80005b2:	699a      	ldr	r2, [r3, #24]
 80005b4:	2380      	movs	r3, #128	; 0x80
 80005b6:	009b      	lsls	r3, r3, #2
 80005b8:	4013      	ands	r3, r2
 80005ba:	613b      	str	r3, [r7, #16]
 80005bc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005be:	4b12      	ldr	r3, [pc, #72]	; (8000608 <HAL_ADC_MspInit+0x88>)
 80005c0:	695a      	ldr	r2, [r3, #20]
 80005c2:	4b11      	ldr	r3, [pc, #68]	; (8000608 <HAL_ADC_MspInit+0x88>)
 80005c4:	2180      	movs	r1, #128	; 0x80
 80005c6:	0289      	lsls	r1, r1, #10
 80005c8:	430a      	orrs	r2, r1
 80005ca:	615a      	str	r2, [r3, #20]
 80005cc:	4b0e      	ldr	r3, [pc, #56]	; (8000608 <HAL_ADC_MspInit+0x88>)
 80005ce:	695a      	ldr	r2, [r3, #20]
 80005d0:	2380      	movs	r3, #128	; 0x80
 80005d2:	029b      	lsls	r3, r3, #10
 80005d4:	4013      	ands	r3, r2
 80005d6:	60fb      	str	r3, [r7, #12]
 80005d8:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA0     ------> ADC_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80005da:	193b      	adds	r3, r7, r4
 80005dc:	2201      	movs	r2, #1
 80005de:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80005e0:	193b      	adds	r3, r7, r4
 80005e2:	2203      	movs	r2, #3
 80005e4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005e6:	193b      	adds	r3, r7, r4
 80005e8:	2200      	movs	r2, #0
 80005ea:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005ec:	193a      	adds	r2, r7, r4
 80005ee:	2390      	movs	r3, #144	; 0x90
 80005f0:	05db      	lsls	r3, r3, #23
 80005f2:	0011      	movs	r1, r2
 80005f4:	0018      	movs	r0, r3
 80005f6:	f000 fe9f 	bl	8001338 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80005fa:	46c0      	nop			; (mov r8, r8)
 80005fc:	46bd      	mov	sp, r7
 80005fe:	b00b      	add	sp, #44	; 0x2c
 8000600:	bd90      	pop	{r4, r7, pc}
 8000602:	46c0      	nop			; (mov r8, r8)
 8000604:	40012400 	.word	0x40012400
 8000608:	40021000 	.word	0x40021000

0800060c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800060c:	b590      	push	{r4, r7, lr}
 800060e:	b08b      	sub	sp, #44	; 0x2c
 8000610:	af00      	add	r7, sp, #0
 8000612:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000614:	2414      	movs	r4, #20
 8000616:	193b      	adds	r3, r7, r4
 8000618:	0018      	movs	r0, r3
 800061a:	2314      	movs	r3, #20
 800061c:	001a      	movs	r2, r3
 800061e:	2100      	movs	r1, #0
 8000620:	f002 fa40 	bl	8002aa4 <memset>
  if(huart->Instance==USART2)
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	4a1c      	ldr	r2, [pc, #112]	; (800069c <HAL_UART_MspInit+0x90>)
 800062a:	4293      	cmp	r3, r2
 800062c:	d132      	bne.n	8000694 <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800062e:	4b1c      	ldr	r3, [pc, #112]	; (80006a0 <HAL_UART_MspInit+0x94>)
 8000630:	69da      	ldr	r2, [r3, #28]
 8000632:	4b1b      	ldr	r3, [pc, #108]	; (80006a0 <HAL_UART_MspInit+0x94>)
 8000634:	2180      	movs	r1, #128	; 0x80
 8000636:	0289      	lsls	r1, r1, #10
 8000638:	430a      	orrs	r2, r1
 800063a:	61da      	str	r2, [r3, #28]
 800063c:	4b18      	ldr	r3, [pc, #96]	; (80006a0 <HAL_UART_MspInit+0x94>)
 800063e:	69da      	ldr	r2, [r3, #28]
 8000640:	2380      	movs	r3, #128	; 0x80
 8000642:	029b      	lsls	r3, r3, #10
 8000644:	4013      	ands	r3, r2
 8000646:	613b      	str	r3, [r7, #16]
 8000648:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800064a:	4b15      	ldr	r3, [pc, #84]	; (80006a0 <HAL_UART_MspInit+0x94>)
 800064c:	695a      	ldr	r2, [r3, #20]
 800064e:	4b14      	ldr	r3, [pc, #80]	; (80006a0 <HAL_UART_MspInit+0x94>)
 8000650:	2180      	movs	r1, #128	; 0x80
 8000652:	0289      	lsls	r1, r1, #10
 8000654:	430a      	orrs	r2, r1
 8000656:	615a      	str	r2, [r3, #20]
 8000658:	4b11      	ldr	r3, [pc, #68]	; (80006a0 <HAL_UART_MspInit+0x94>)
 800065a:	695a      	ldr	r2, [r3, #20]
 800065c:	2380      	movs	r3, #128	; 0x80
 800065e:	029b      	lsls	r3, r3, #10
 8000660:	4013      	ands	r3, r2
 8000662:	60fb      	str	r3, [r7, #12]
 8000664:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000666:	0021      	movs	r1, r4
 8000668:	187b      	adds	r3, r7, r1
 800066a:	220c      	movs	r2, #12
 800066c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800066e:	187b      	adds	r3, r7, r1
 8000670:	2202      	movs	r2, #2
 8000672:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000674:	187b      	adds	r3, r7, r1
 8000676:	2200      	movs	r2, #0
 8000678:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800067a:	187b      	adds	r3, r7, r1
 800067c:	2200      	movs	r2, #0
 800067e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000680:	187b      	adds	r3, r7, r1
 8000682:	2201      	movs	r2, #1
 8000684:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000686:	187a      	adds	r2, r7, r1
 8000688:	2390      	movs	r3, #144	; 0x90
 800068a:	05db      	lsls	r3, r3, #23
 800068c:	0011      	movs	r1, r2
 800068e:	0018      	movs	r0, r3
 8000690:	f000 fe52 	bl	8001338 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000694:	46c0      	nop			; (mov r8, r8)
 8000696:	46bd      	mov	sp, r7
 8000698:	b00b      	add	sp, #44	; 0x2c
 800069a:	bd90      	pop	{r4, r7, pc}
 800069c:	40004400 	.word	0x40004400
 80006a0:	40021000 	.word	0x40021000

080006a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80006a8:	e7fe      	b.n	80006a8 <NMI_Handler+0x4>

080006aa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006aa:	b580      	push	{r7, lr}
 80006ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006ae:	e7fe      	b.n	80006ae <HardFault_Handler+0x4>

080006b0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80006b4:	46c0      	nop			; (mov r8, r8)
 80006b6:	46bd      	mov	sp, r7
 80006b8:	bd80      	pop	{r7, pc}

080006ba <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80006ba:	b580      	push	{r7, lr}
 80006bc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80006be:	46c0      	nop			; (mov r8, r8)
 80006c0:	46bd      	mov	sp, r7
 80006c2:	bd80      	pop	{r7, pc}

080006c4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80006c8:	f000 f87a 	bl	80007c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80006cc:	46c0      	nop			; (mov r8, r8)
 80006ce:	46bd      	mov	sp, r7
 80006d0:	bd80      	pop	{r7, pc}

080006d2 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80006d2:	b580      	push	{r7, lr}
 80006d4:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80006d6:	46c0      	nop			; (mov r8, r8)
 80006d8:	46bd      	mov	sp, r7
 80006da:	bd80      	pop	{r7, pc}

080006dc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80006dc:	480d      	ldr	r0, [pc, #52]	; (8000714 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80006de:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80006e0:	480d      	ldr	r0, [pc, #52]	; (8000718 <LoopForever+0x6>)
  ldr r1, =_edata
 80006e2:	490e      	ldr	r1, [pc, #56]	; (800071c <LoopForever+0xa>)
  ldr r2, =_sidata
 80006e4:	4a0e      	ldr	r2, [pc, #56]	; (8000720 <LoopForever+0xe>)
  movs r3, #0
 80006e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80006e8:	e002      	b.n	80006f0 <LoopCopyDataInit>

080006ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80006ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80006ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80006ee:	3304      	adds	r3, #4

080006f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80006f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80006f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80006f4:	d3f9      	bcc.n	80006ea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80006f6:	4a0b      	ldr	r2, [pc, #44]	; (8000724 <LoopForever+0x12>)
  ldr r4, =_ebss
 80006f8:	4c0b      	ldr	r4, [pc, #44]	; (8000728 <LoopForever+0x16>)
  movs r3, #0
 80006fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80006fc:	e001      	b.n	8000702 <LoopFillZerobss>

080006fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80006fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000700:	3204      	adds	r2, #4

08000702 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000702:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000704:	d3fb      	bcc.n	80006fe <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000706:	f7ff ffe4 	bl	80006d2 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 800070a:	f002 f9a7 	bl	8002a5c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800070e:	f7ff fd85 	bl	800021c <main>

08000712 <LoopForever>:

LoopForever:
    b LoopForever
 8000712:	e7fe      	b.n	8000712 <LoopForever>
  ldr   r0, =_estack
 8000714:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000718:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800071c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000720:	08002b0c 	.word	0x08002b0c
  ldr r2, =_sbss
 8000724:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000728:	200000f4 	.word	0x200000f4

0800072c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800072c:	e7fe      	b.n	800072c <ADC1_COMP_IRQHandler>
	...

08000730 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000734:	4b07      	ldr	r3, [pc, #28]	; (8000754 <HAL_Init+0x24>)
 8000736:	681a      	ldr	r2, [r3, #0]
 8000738:	4b06      	ldr	r3, [pc, #24]	; (8000754 <HAL_Init+0x24>)
 800073a:	2110      	movs	r1, #16
 800073c:	430a      	orrs	r2, r1
 800073e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000740:	2000      	movs	r0, #0
 8000742:	f000 f809 	bl	8000758 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000746:	f7ff fef7 	bl	8000538 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800074a:	2300      	movs	r3, #0
}
 800074c:	0018      	movs	r0, r3
 800074e:	46bd      	mov	sp, r7
 8000750:	bd80      	pop	{r7, pc}
 8000752:	46c0      	nop			; (mov r8, r8)
 8000754:	40022000 	.word	0x40022000

08000758 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000758:	b590      	push	{r4, r7, lr}
 800075a:	b083      	sub	sp, #12
 800075c:	af00      	add	r7, sp, #0
 800075e:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000760:	4b14      	ldr	r3, [pc, #80]	; (80007b4 <HAL_InitTick+0x5c>)
 8000762:	681c      	ldr	r4, [r3, #0]
 8000764:	4b14      	ldr	r3, [pc, #80]	; (80007b8 <HAL_InitTick+0x60>)
 8000766:	781b      	ldrb	r3, [r3, #0]
 8000768:	0019      	movs	r1, r3
 800076a:	23fa      	movs	r3, #250	; 0xfa
 800076c:	0098      	lsls	r0, r3, #2
 800076e:	f7ff fcc9 	bl	8000104 <__udivsi3>
 8000772:	0003      	movs	r3, r0
 8000774:	0019      	movs	r1, r3
 8000776:	0020      	movs	r0, r4
 8000778:	f7ff fcc4 	bl	8000104 <__udivsi3>
 800077c:	0003      	movs	r3, r0
 800077e:	0018      	movs	r0, r3
 8000780:	f000 fdcd 	bl	800131e <HAL_SYSTICK_Config>
 8000784:	1e03      	subs	r3, r0, #0
 8000786:	d001      	beq.n	800078c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000788:	2301      	movs	r3, #1
 800078a:	e00f      	b.n	80007ac <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	2b03      	cmp	r3, #3
 8000790:	d80b      	bhi.n	80007aa <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000792:	6879      	ldr	r1, [r7, #4]
 8000794:	2301      	movs	r3, #1
 8000796:	425b      	negs	r3, r3
 8000798:	2200      	movs	r2, #0
 800079a:	0018      	movs	r0, r3
 800079c:	f000 fdaa 	bl	80012f4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80007a0:	4b06      	ldr	r3, [pc, #24]	; (80007bc <HAL_InitTick+0x64>)
 80007a2:	687a      	ldr	r2, [r7, #4]
 80007a4:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80007a6:	2300      	movs	r3, #0
 80007a8:	e000      	b.n	80007ac <HAL_InitTick+0x54>
    return HAL_ERROR;
 80007aa:	2301      	movs	r3, #1
}
 80007ac:	0018      	movs	r0, r3
 80007ae:	46bd      	mov	sp, r7
 80007b0:	b003      	add	sp, #12
 80007b2:	bd90      	pop	{r4, r7, pc}
 80007b4:	20000000 	.word	0x20000000
 80007b8:	20000008 	.word	0x20000008
 80007bc:	20000004 	.word	0x20000004

080007c0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80007c4:	4b05      	ldr	r3, [pc, #20]	; (80007dc <HAL_IncTick+0x1c>)
 80007c6:	781b      	ldrb	r3, [r3, #0]
 80007c8:	001a      	movs	r2, r3
 80007ca:	4b05      	ldr	r3, [pc, #20]	; (80007e0 <HAL_IncTick+0x20>)
 80007cc:	681b      	ldr	r3, [r3, #0]
 80007ce:	18d2      	adds	r2, r2, r3
 80007d0:	4b03      	ldr	r3, [pc, #12]	; (80007e0 <HAL_IncTick+0x20>)
 80007d2:	601a      	str	r2, [r3, #0]
}
 80007d4:	46c0      	nop			; (mov r8, r8)
 80007d6:	46bd      	mov	sp, r7
 80007d8:	bd80      	pop	{r7, pc}
 80007da:	46c0      	nop			; (mov r8, r8)
 80007dc:	20000008 	.word	0x20000008
 80007e0:	200000f0 	.word	0x200000f0

080007e4 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	af00      	add	r7, sp, #0
  return uwTick;
 80007e8:	4b02      	ldr	r3, [pc, #8]	; (80007f4 <HAL_GetTick+0x10>)
 80007ea:	681b      	ldr	r3, [r3, #0]
}
 80007ec:	0018      	movs	r0, r3
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bd80      	pop	{r7, pc}
 80007f2:	46c0      	nop			; (mov r8, r8)
 80007f4:	200000f0 	.word	0x200000f0

080007f8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b084      	sub	sp, #16
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000800:	f7ff fff0 	bl	80007e4 <HAL_GetTick>
 8000804:	0003      	movs	r3, r0
 8000806:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800080c:	68fb      	ldr	r3, [r7, #12]
 800080e:	3301      	adds	r3, #1
 8000810:	d005      	beq.n	800081e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000812:	4b0a      	ldr	r3, [pc, #40]	; (800083c <HAL_Delay+0x44>)
 8000814:	781b      	ldrb	r3, [r3, #0]
 8000816:	001a      	movs	r2, r3
 8000818:	68fb      	ldr	r3, [r7, #12]
 800081a:	189b      	adds	r3, r3, r2
 800081c:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800081e:	46c0      	nop			; (mov r8, r8)
 8000820:	f7ff ffe0 	bl	80007e4 <HAL_GetTick>
 8000824:	0002      	movs	r2, r0
 8000826:	68bb      	ldr	r3, [r7, #8]
 8000828:	1ad3      	subs	r3, r2, r3
 800082a:	68fa      	ldr	r2, [r7, #12]
 800082c:	429a      	cmp	r2, r3
 800082e:	d8f7      	bhi.n	8000820 <HAL_Delay+0x28>
  {
  }
}
 8000830:	46c0      	nop			; (mov r8, r8)
 8000832:	46c0      	nop			; (mov r8, r8)
 8000834:	46bd      	mov	sp, r7
 8000836:	b004      	add	sp, #16
 8000838:	bd80      	pop	{r7, pc}
 800083a:	46c0      	nop			; (mov r8, r8)
 800083c:	20000008 	.word	0x20000008

08000840 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b084      	sub	sp, #16
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000848:	230f      	movs	r3, #15
 800084a:	18fb      	adds	r3, r7, r3
 800084c:	2200      	movs	r2, #0
 800084e:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8000850:	2300      	movs	r3, #0
 8000852:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	2b00      	cmp	r3, #0
 8000858:	d101      	bne.n	800085e <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 800085a:	2301      	movs	r3, #1
 800085c:	e125      	b.n	8000aaa <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000862:	2b00      	cmp	r3, #0
 8000864:	d10a      	bne.n	800087c <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	2200      	movs	r2, #0
 800086a:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	2234      	movs	r2, #52	; 0x34
 8000870:	2100      	movs	r1, #0
 8000872:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	0018      	movs	r0, r3
 8000878:	f7ff fe82 	bl	8000580 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000880:	2210      	movs	r2, #16
 8000882:	4013      	ands	r3, r2
 8000884:	d000      	beq.n	8000888 <HAL_ADC_Init+0x48>
 8000886:	e103      	b.n	8000a90 <HAL_ADC_Init+0x250>
 8000888:	230f      	movs	r3, #15
 800088a:	18fb      	adds	r3, r7, r3
 800088c:	781b      	ldrb	r3, [r3, #0]
 800088e:	2b00      	cmp	r3, #0
 8000890:	d000      	beq.n	8000894 <HAL_ADC_Init+0x54>
 8000892:	e0fd      	b.n	8000a90 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	681b      	ldr	r3, [r3, #0]
 8000898:	689b      	ldr	r3, [r3, #8]
 800089a:	2204      	movs	r2, #4
 800089c:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 800089e:	d000      	beq.n	80008a2 <HAL_ADC_Init+0x62>
 80008a0:	e0f6      	b.n	8000a90 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80008a6:	4a83      	ldr	r2, [pc, #524]	; (8000ab4 <HAL_ADC_Init+0x274>)
 80008a8:	4013      	ands	r3, r2
 80008aa:	2202      	movs	r2, #2
 80008ac:	431a      	orrs	r2, r3
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	681b      	ldr	r3, [r3, #0]
 80008b6:	689b      	ldr	r3, [r3, #8]
 80008b8:	2203      	movs	r2, #3
 80008ba:	4013      	ands	r3, r2
 80008bc:	2b01      	cmp	r3, #1
 80008be:	d112      	bne.n	80008e6 <HAL_ADC_Init+0xa6>
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	2201      	movs	r2, #1
 80008c8:	4013      	ands	r3, r2
 80008ca:	2b01      	cmp	r3, #1
 80008cc:	d009      	beq.n	80008e2 <HAL_ADC_Init+0xa2>
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	681b      	ldr	r3, [r3, #0]
 80008d2:	68da      	ldr	r2, [r3, #12]
 80008d4:	2380      	movs	r3, #128	; 0x80
 80008d6:	021b      	lsls	r3, r3, #8
 80008d8:	401a      	ands	r2, r3
 80008da:	2380      	movs	r3, #128	; 0x80
 80008dc:	021b      	lsls	r3, r3, #8
 80008de:	429a      	cmp	r2, r3
 80008e0:	d101      	bne.n	80008e6 <HAL_ADC_Init+0xa6>
 80008e2:	2301      	movs	r3, #1
 80008e4:	e000      	b.n	80008e8 <HAL_ADC_Init+0xa8>
 80008e6:	2300      	movs	r3, #0
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d116      	bne.n	800091a <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	68db      	ldr	r3, [r3, #12]
 80008f2:	2218      	movs	r2, #24
 80008f4:	4393      	bics	r3, r2
 80008f6:	0019      	movs	r1, r3
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	689a      	ldr	r2, [r3, #8]
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	430a      	orrs	r2, r1
 8000902:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	691b      	ldr	r3, [r3, #16]
 800090a:	009b      	lsls	r3, r3, #2
 800090c:	0899      	lsrs	r1, r3, #2
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	685a      	ldr	r2, [r3, #4]
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	681b      	ldr	r3, [r3, #0]
 8000916:	430a      	orrs	r2, r1
 8000918:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	681b      	ldr	r3, [r3, #0]
 800091e:	68da      	ldr	r2, [r3, #12]
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	4964      	ldr	r1, [pc, #400]	; (8000ab8 <HAL_ADC_Init+0x278>)
 8000926:	400a      	ands	r2, r1
 8000928:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	7e1b      	ldrb	r3, [r3, #24]
 800092e:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	7e5b      	ldrb	r3, [r3, #25]
 8000934:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000936:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	7e9b      	ldrb	r3, [r3, #26]
 800093c:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 800093e:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000944:	2b01      	cmp	r3, #1
 8000946:	d002      	beq.n	800094e <HAL_ADC_Init+0x10e>
 8000948:	2380      	movs	r3, #128	; 0x80
 800094a:	015b      	lsls	r3, r3, #5
 800094c:	e000      	b.n	8000950 <HAL_ADC_Init+0x110>
 800094e:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000950:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8000956:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	691b      	ldr	r3, [r3, #16]
 800095c:	2b02      	cmp	r3, #2
 800095e:	d101      	bne.n	8000964 <HAL_ADC_Init+0x124>
 8000960:	2304      	movs	r3, #4
 8000962:	e000      	b.n	8000966 <HAL_ADC_Init+0x126>
 8000964:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 8000966:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	2124      	movs	r1, #36	; 0x24
 800096c:	5c5b      	ldrb	r3, [r3, r1]
 800096e:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8000970:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000972:	68ba      	ldr	r2, [r7, #8]
 8000974:	4313      	orrs	r3, r2
 8000976:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	7edb      	ldrb	r3, [r3, #27]
 800097c:	2b01      	cmp	r3, #1
 800097e:	d115      	bne.n	80009ac <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	7e9b      	ldrb	r3, [r3, #26]
 8000984:	2b00      	cmp	r3, #0
 8000986:	d105      	bne.n	8000994 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8000988:	68bb      	ldr	r3, [r7, #8]
 800098a:	2280      	movs	r2, #128	; 0x80
 800098c:	0252      	lsls	r2, r2, #9
 800098e:	4313      	orrs	r3, r2
 8000990:	60bb      	str	r3, [r7, #8]
 8000992:	e00b      	b.n	80009ac <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000998:	2220      	movs	r2, #32
 800099a:	431a      	orrs	r2, r3
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80009a4:	2201      	movs	r2, #1
 80009a6:	431a      	orrs	r2, r3
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	69da      	ldr	r2, [r3, #28]
 80009b0:	23c2      	movs	r3, #194	; 0xc2
 80009b2:	33ff      	adds	r3, #255	; 0xff
 80009b4:	429a      	cmp	r2, r3
 80009b6:	d007      	beq.n	80009c8 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 80009c0:	4313      	orrs	r3, r2
 80009c2:	68ba      	ldr	r2, [r7, #8]
 80009c4:	4313      	orrs	r3, r2
 80009c6:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	681b      	ldr	r3, [r3, #0]
 80009cc:	68d9      	ldr	r1, [r3, #12]
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	68ba      	ldr	r2, [r7, #8]
 80009d4:	430a      	orrs	r2, r1
 80009d6:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80009dc:	2380      	movs	r3, #128	; 0x80
 80009de:	055b      	lsls	r3, r3, #21
 80009e0:	429a      	cmp	r2, r3
 80009e2:	d01b      	beq.n	8000a1c <HAL_ADC_Init+0x1dc>
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80009e8:	2b01      	cmp	r3, #1
 80009ea:	d017      	beq.n	8000a1c <HAL_ADC_Init+0x1dc>
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80009f0:	2b02      	cmp	r3, #2
 80009f2:	d013      	beq.n	8000a1c <HAL_ADC_Init+0x1dc>
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80009f8:	2b03      	cmp	r3, #3
 80009fa:	d00f      	beq.n	8000a1c <HAL_ADC_Init+0x1dc>
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a00:	2b04      	cmp	r3, #4
 8000a02:	d00b      	beq.n	8000a1c <HAL_ADC_Init+0x1dc>
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a08:	2b05      	cmp	r3, #5
 8000a0a:	d007      	beq.n	8000a1c <HAL_ADC_Init+0x1dc>
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a10:	2b06      	cmp	r3, #6
 8000a12:	d003      	beq.n	8000a1c <HAL_ADC_Init+0x1dc>
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a18:	2b07      	cmp	r3, #7
 8000a1a:	d112      	bne.n	8000a42 <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	695a      	ldr	r2, [r3, #20]
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	681b      	ldr	r3, [r3, #0]
 8000a26:	2107      	movs	r1, #7
 8000a28:	438a      	bics	r2, r1
 8000a2a:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	681b      	ldr	r3, [r3, #0]
 8000a30:	6959      	ldr	r1, [r3, #20]
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a36:	2207      	movs	r2, #7
 8000a38:	401a      	ands	r2, r3
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	681b      	ldr	r3, [r3, #0]
 8000a3e:	430a      	orrs	r2, r1
 8000a40:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	681b      	ldr	r3, [r3, #0]
 8000a46:	68db      	ldr	r3, [r3, #12]
 8000a48:	4a1c      	ldr	r2, [pc, #112]	; (8000abc <HAL_ADC_Init+0x27c>)
 8000a4a:	4013      	ands	r3, r2
 8000a4c:	68ba      	ldr	r2, [r7, #8]
 8000a4e:	429a      	cmp	r2, r3
 8000a50:	d10b      	bne.n	8000a6a <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	2200      	movs	r2, #0
 8000a56:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000a5c:	2203      	movs	r2, #3
 8000a5e:	4393      	bics	r3, r2
 8000a60:	2201      	movs	r2, #1
 8000a62:	431a      	orrs	r2, r3
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8000a68:	e01c      	b.n	8000aa4 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000a6e:	2212      	movs	r2, #18
 8000a70:	4393      	bics	r3, r2
 8000a72:	2210      	movs	r2, #16
 8000a74:	431a      	orrs	r2, r3
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000a7e:	2201      	movs	r2, #1
 8000a80:	431a      	orrs	r2, r3
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 8000a86:	230f      	movs	r3, #15
 8000a88:	18fb      	adds	r3, r7, r3
 8000a8a:	2201      	movs	r2, #1
 8000a8c:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8000a8e:	e009      	b.n	8000aa4 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000a94:	2210      	movs	r2, #16
 8000a96:	431a      	orrs	r2, r3
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 8000a9c:	230f      	movs	r3, #15
 8000a9e:	18fb      	adds	r3, r7, r3
 8000aa0:	2201      	movs	r2, #1
 8000aa2:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000aa4:	230f      	movs	r3, #15
 8000aa6:	18fb      	adds	r3, r7, r3
 8000aa8:	781b      	ldrb	r3, [r3, #0]
}
 8000aaa:	0018      	movs	r0, r3
 8000aac:	46bd      	mov	sp, r7
 8000aae:	b004      	add	sp, #16
 8000ab0:	bd80      	pop	{r7, pc}
 8000ab2:	46c0      	nop			; (mov r8, r8)
 8000ab4:	fffffefd 	.word	0xfffffefd
 8000ab8:	fffe0219 	.word	0xfffe0219
 8000abc:	833fffe7 	.word	0x833fffe7

08000ac0 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8000ac0:	b590      	push	{r4, r7, lr}
 8000ac2:	b085      	sub	sp, #20
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000ac8:	230f      	movs	r3, #15
 8000aca:	18fb      	adds	r3, r7, r3
 8000acc:	2200      	movs	r2, #0
 8000ace:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	689b      	ldr	r3, [r3, #8]
 8000ad6:	2204      	movs	r2, #4
 8000ad8:	4013      	ands	r3, r2
 8000ada:	d138      	bne.n	8000b4e <HAL_ADC_Start+0x8e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	2234      	movs	r2, #52	; 0x34
 8000ae0:	5c9b      	ldrb	r3, [r3, r2]
 8000ae2:	2b01      	cmp	r3, #1
 8000ae4:	d101      	bne.n	8000aea <HAL_ADC_Start+0x2a>
 8000ae6:	2302      	movs	r3, #2
 8000ae8:	e038      	b.n	8000b5c <HAL_ADC_Start+0x9c>
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	2234      	movs	r2, #52	; 0x34
 8000aee:	2101      	movs	r1, #1
 8000af0:	5499      	strb	r1, [r3, r2]
      
    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	7e5b      	ldrb	r3, [r3, #25]
 8000af6:	2b01      	cmp	r3, #1
 8000af8:	d007      	beq.n	8000b0a <HAL_ADC_Start+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8000afa:	230f      	movs	r3, #15
 8000afc:	18fc      	adds	r4, r7, r3
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	0018      	movs	r0, r3
 8000b02:	f000 fa23 	bl	8000f4c <ADC_Enable>
 8000b06:	0003      	movs	r3, r0
 8000b08:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8000b0a:	230f      	movs	r3, #15
 8000b0c:	18fb      	adds	r3, r7, r3
 8000b0e:	781b      	ldrb	r3, [r3, #0]
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d120      	bne.n	8000b56 <HAL_ADC_Start+0x96>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000b18:	4a12      	ldr	r2, [pc, #72]	; (8000b64 <HAL_ADC_Start+0xa4>)
 8000b1a:	4013      	ands	r3, r2
 8000b1c:	2280      	movs	r2, #128	; 0x80
 8000b1e:	0052      	lsls	r2, r2, #1
 8000b20:	431a      	orrs	r2, r3
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	2200      	movs	r2, #0
 8000b2a:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	2234      	movs	r2, #52	; 0x34
 8000b30:	2100      	movs	r1, #0
 8000b32:	5499      	strb	r1, [r3, r2]
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	221c      	movs	r2, #28
 8000b3a:	601a      	str	r2, [r3, #0]
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	689a      	ldr	r2, [r3, #8]
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	2104      	movs	r1, #4
 8000b48:	430a      	orrs	r2, r1
 8000b4a:	609a      	str	r2, [r3, #8]
 8000b4c:	e003      	b.n	8000b56 <HAL_ADC_Start+0x96>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8000b4e:	230f      	movs	r3, #15
 8000b50:	18fb      	adds	r3, r7, r3
 8000b52:	2202      	movs	r2, #2
 8000b54:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000b56:	230f      	movs	r3, #15
 8000b58:	18fb      	adds	r3, r7, r3
 8000b5a:	781b      	ldrb	r3, [r3, #0]
}
 8000b5c:	0018      	movs	r0, r3
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	b005      	add	sp, #20
 8000b62:	bd90      	pop	{r4, r7, pc}
 8000b64:	fffff0fe 	.word	0xfffff0fe

08000b68 <HAL_ADC_Stop>:
  * @brief  Stop ADC conversion of regular group, disable ADC peripheral.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{ 
 8000b68:	b5b0      	push	{r4, r5, r7, lr}
 8000b6a:	b084      	sub	sp, #16
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000b70:	230f      	movs	r3, #15
 8000b72:	18fb      	adds	r3, r7, r3
 8000b74:	2200      	movs	r2, #0
 8000b76:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	2234      	movs	r2, #52	; 0x34
 8000b7c:	5c9b      	ldrb	r3, [r3, r2]
 8000b7e:	2b01      	cmp	r3, #1
 8000b80:	d101      	bne.n	8000b86 <HAL_ADC_Stop+0x1e>
 8000b82:	2302      	movs	r3, #2
 8000b84:	e029      	b.n	8000bda <HAL_ADC_Stop+0x72>
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	2234      	movs	r2, #52	; 0x34
 8000b8a:	2101      	movs	r1, #1
 8000b8c:	5499      	strb	r1, [r3, r2]
  
  /* 1. Stop potential conversion on going, on regular group */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8000b8e:	250f      	movs	r5, #15
 8000b90:	197c      	adds	r4, r7, r5
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	0018      	movs	r0, r3
 8000b96:	f000 face 	bl	8001136 <ADC_ConversionStop>
 8000b9a:	0003      	movs	r3, r0
 8000b9c:	7023      	strb	r3, [r4, #0]
  
  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8000b9e:	197b      	adds	r3, r7, r5
 8000ba0:	781b      	ldrb	r3, [r3, #0]
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d112      	bne.n	8000bcc <HAL_ADC_Stop+0x64>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8000ba6:	197c      	adds	r4, r7, r5
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	0018      	movs	r0, r3
 8000bac:	f000 fa52 	bl	8001054 <ADC_Disable>
 8000bb0:	0003      	movs	r3, r0
 8000bb2:	7023      	strb	r3, [r4, #0]
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8000bb4:	197b      	adds	r3, r7, r5
 8000bb6:	781b      	ldrb	r3, [r3, #0]
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d107      	bne.n	8000bcc <HAL_ADC_Stop+0x64>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000bc0:	4a08      	ldr	r2, [pc, #32]	; (8000be4 <HAL_ADC_Stop+0x7c>)
 8000bc2:	4013      	ands	r3, r2
 8000bc4:	2201      	movs	r2, #1
 8000bc6:	431a      	orrs	r2, r3
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	2234      	movs	r2, #52	; 0x34
 8000bd0:	2100      	movs	r1, #0
 8000bd2:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8000bd4:	230f      	movs	r3, #15
 8000bd6:	18fb      	adds	r3, r7, r3
 8000bd8:	781b      	ldrb	r3, [r3, #0]
}
 8000bda:	0018      	movs	r0, r3
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	b004      	add	sp, #16
 8000be0:	bdb0      	pop	{r4, r5, r7, pc}
 8000be2:	46c0      	nop			; (mov r8, r8)
 8000be4:	fffffefe 	.word	0xfffffefe

08000be8 <HAL_ADC_PollForConversion>:
  * @param  hadc ADC handle
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b084      	sub	sp, #16
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
 8000bf0:	6039      	str	r1, [r7, #0]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	695b      	ldr	r3, [r3, #20]
 8000bf6:	2b08      	cmp	r3, #8
 8000bf8:	d102      	bne.n	8000c00 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 8000bfa:	2308      	movs	r3, #8
 8000bfc:	60fb      	str	r3, [r7, #12]
 8000bfe:	e014      	b.n	8000c2a <HAL_ADC_PollForConversion+0x42>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	68db      	ldr	r3, [r3, #12]
 8000c06:	2201      	movs	r2, #1
 8000c08:	4013      	ands	r3, r2
 8000c0a:	2b01      	cmp	r3, #1
 8000c0c:	d10b      	bne.n	8000c26 <HAL_ADC_PollForConversion+0x3e>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000c12:	2220      	movs	r2, #32
 8000c14:	431a      	orrs	r2, r3
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	639a      	str	r2, [r3, #56]	; 0x38
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	2234      	movs	r2, #52	; 0x34
 8000c1e:	2100      	movs	r1, #0
 8000c20:	5499      	strb	r1, [r3, r2]
      
      return HAL_ERROR;
 8000c22:	2301      	movs	r3, #1
 8000c24:	e071      	b.n	8000d0a <HAL_ADC_PollForConversion+0x122>
    }
    else
    {
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8000c26:	230c      	movs	r3, #12
 8000c28:	60fb      	str	r3, [r7, #12]
    }
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8000c2a:	f7ff fddb 	bl	80007e4 <HAL_GetTick>
 8000c2e:	0003      	movs	r3, r0
 8000c30:	60bb      	str	r3, [r7, #8]
  
  /* Wait until End of Conversion flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8000c32:	e01f      	b.n	8000c74 <HAL_ADC_PollForConversion+0x8c>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8000c34:	683b      	ldr	r3, [r7, #0]
 8000c36:	3301      	adds	r3, #1
 8000c38:	d01c      	beq.n	8000c74 <HAL_ADC_PollForConversion+0x8c>
    {
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8000c3a:	683b      	ldr	r3, [r7, #0]
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d007      	beq.n	8000c50 <HAL_ADC_PollForConversion+0x68>
 8000c40:	f7ff fdd0 	bl	80007e4 <HAL_GetTick>
 8000c44:	0002      	movs	r2, r0
 8000c46:	68bb      	ldr	r3, [r7, #8]
 8000c48:	1ad3      	subs	r3, r2, r3
 8000c4a:	683a      	ldr	r2, [r7, #0]
 8000c4c:	429a      	cmp	r2, r3
 8000c4e:	d211      	bcs.n	8000c74 <HAL_ADC_PollForConversion+0x8c>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	68fa      	ldr	r2, [r7, #12]
 8000c58:	4013      	ands	r3, r2
 8000c5a:	d10b      	bne.n	8000c74 <HAL_ADC_PollForConversion+0x8c>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000c60:	2204      	movs	r2, #4
 8000c62:	431a      	orrs	r2, r3
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	639a      	str	r2, [r3, #56]	; 0x38

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	2234      	movs	r2, #52	; 0x34
 8000c6c:	2100      	movs	r1, #0
 8000c6e:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8000c70:	2303      	movs	r3, #3
 8000c72:	e04a      	b.n	8000d0a <HAL_ADC_PollForConversion+0x122>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	68fa      	ldr	r2, [r7, #12]
 8000c7c:	4013      	ands	r3, r2
 8000c7e:	d0d9      	beq.n	8000c34 <HAL_ADC_PollForConversion+0x4c>
      }
    }
  }
    
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000c84:	2280      	movs	r2, #128	; 0x80
 8000c86:	0092      	lsls	r2, r2, #2
 8000c88:	431a      	orrs	r2, r3
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	68da      	ldr	r2, [r3, #12]
 8000c94:	23c0      	movs	r3, #192	; 0xc0
 8000c96:	011b      	lsls	r3, r3, #4
 8000c98:	4013      	ands	r3, r2
 8000c9a:	d12d      	bne.n	8000cf8 <HAL_ADC_PollForConversion+0x110>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	7e9b      	ldrb	r3, [r3, #26]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d129      	bne.n	8000cf8 <HAL_ADC_PollForConversion+0x110>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	2208      	movs	r2, #8
 8000cac:	4013      	ands	r3, r2
 8000cae:	2b08      	cmp	r3, #8
 8000cb0:	d122      	bne.n	8000cf8 <HAL_ADC_PollForConversion+0x110>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	689b      	ldr	r3, [r3, #8]
 8000cb8:	2204      	movs	r2, #4
 8000cba:	4013      	ands	r3, r2
 8000cbc:	d110      	bne.n	8000ce0 <HAL_ADC_PollForConversion+0xf8>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	685a      	ldr	r2, [r3, #4]
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	210c      	movs	r1, #12
 8000cca:	438a      	bics	r2, r1
 8000ccc:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000cd2:	4a10      	ldr	r2, [pc, #64]	; (8000d14 <HAL_ADC_PollForConversion+0x12c>)
 8000cd4:	4013      	ands	r3, r2
 8000cd6:	2201      	movs	r2, #1
 8000cd8:	431a      	orrs	r2, r3
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	639a      	str	r2, [r3, #56]	; 0x38
 8000cde:	e00b      	b.n	8000cf8 <HAL_ADC_PollForConversion+0x110>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000ce4:	2220      	movs	r2, #32
 8000ce6:	431a      	orrs	r2, r3
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000cf0:	2201      	movs	r2, #1
 8000cf2:	431a      	orrs	r2, r3
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	7e1b      	ldrb	r3, [r3, #24]
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d103      	bne.n	8000d08 <HAL_ADC_PollForConversion+0x120>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	220c      	movs	r2, #12
 8000d06:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 8000d08:	2300      	movs	r3, #0
}
 8000d0a:	0018      	movs	r0, r3
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	b004      	add	sp, #16
 8000d10:	bd80      	pop	{r7, pc}
 8000d12:	46c0      	nop			; (mov r8, r8)
 8000d14:	fffffefe 	.word	0xfffffefe

08000d18 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b082      	sub	sp, #8
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8000d26:	0018      	movs	r0, r3
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	b002      	add	sp, #8
 8000d2c:	bd80      	pop	{r7, pc}
	...

08000d30 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b084      	sub	sp, #16
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]
 8000d38:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000d3a:	230f      	movs	r3, #15
 8000d3c:	18fb      	adds	r3, r7, r3
 8000d3e:	2200      	movs	r2, #0
 8000d40:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 8000d42:	2300      	movs	r3, #0
 8000d44:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000d4a:	2380      	movs	r3, #128	; 0x80
 8000d4c:	055b      	lsls	r3, r3, #21
 8000d4e:	429a      	cmp	r2, r3
 8000d50:	d011      	beq.n	8000d76 <HAL_ADC_ConfigChannel+0x46>
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d56:	2b01      	cmp	r3, #1
 8000d58:	d00d      	beq.n	8000d76 <HAL_ADC_ConfigChannel+0x46>
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d5e:	2b02      	cmp	r3, #2
 8000d60:	d009      	beq.n	8000d76 <HAL_ADC_ConfigChannel+0x46>
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d66:	2b03      	cmp	r3, #3
 8000d68:	d005      	beq.n	8000d76 <HAL_ADC_ConfigChannel+0x46>
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d6e:	2b04      	cmp	r3, #4
 8000d70:	d001      	beq.n	8000d76 <HAL_ADC_ConfigChannel+0x46>
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	2234      	movs	r2, #52	; 0x34
 8000d7a:	5c9b      	ldrb	r3, [r3, r2]
 8000d7c:	2b01      	cmp	r3, #1
 8000d7e:	d101      	bne.n	8000d84 <HAL_ADC_ConfigChannel+0x54>
 8000d80:	2302      	movs	r3, #2
 8000d82:	e0d0      	b.n	8000f26 <HAL_ADC_ConfigChannel+0x1f6>
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	2234      	movs	r2, #52	; 0x34
 8000d88:	2101      	movs	r1, #1
 8000d8a:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	689b      	ldr	r3, [r3, #8]
 8000d92:	2204      	movs	r2, #4
 8000d94:	4013      	ands	r3, r2
 8000d96:	d000      	beq.n	8000d9a <HAL_ADC_ConfigChannel+0x6a>
 8000d98:	e0b4      	b.n	8000f04 <HAL_ADC_ConfigChannel+0x1d4>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 8000d9a:	683b      	ldr	r3, [r7, #0]
 8000d9c:	685b      	ldr	r3, [r3, #4]
 8000d9e:	4a64      	ldr	r2, [pc, #400]	; (8000f30 <HAL_ADC_ConfigChannel+0x200>)
 8000da0:	4293      	cmp	r3, r2
 8000da2:	d100      	bne.n	8000da6 <HAL_ADC_ConfigChannel+0x76>
 8000da4:	e082      	b.n	8000eac <HAL_ADC_ConfigChannel+0x17c>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8000dac:	683b      	ldr	r3, [r7, #0]
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	2201      	movs	r2, #1
 8000db2:	409a      	lsls	r2, r3
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	430a      	orrs	r2, r1
 8000dba:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000dc0:	2380      	movs	r3, #128	; 0x80
 8000dc2:	055b      	lsls	r3, r3, #21
 8000dc4:	429a      	cmp	r2, r3
 8000dc6:	d037      	beq.n	8000e38 <HAL_ADC_ConfigChannel+0x108>
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000dcc:	2b01      	cmp	r3, #1
 8000dce:	d033      	beq.n	8000e38 <HAL_ADC_ConfigChannel+0x108>
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000dd4:	2b02      	cmp	r3, #2
 8000dd6:	d02f      	beq.n	8000e38 <HAL_ADC_ConfigChannel+0x108>
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ddc:	2b03      	cmp	r3, #3
 8000dde:	d02b      	beq.n	8000e38 <HAL_ADC_ConfigChannel+0x108>
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000de4:	2b04      	cmp	r3, #4
 8000de6:	d027      	beq.n	8000e38 <HAL_ADC_ConfigChannel+0x108>
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000dec:	2b05      	cmp	r3, #5
 8000dee:	d023      	beq.n	8000e38 <HAL_ADC_ConfigChannel+0x108>
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000df4:	2b06      	cmp	r3, #6
 8000df6:	d01f      	beq.n	8000e38 <HAL_ADC_ConfigChannel+0x108>
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000dfc:	2b07      	cmp	r3, #7
 8000dfe:	d01b      	beq.n	8000e38 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of reoccurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8000e00:	683b      	ldr	r3, [r7, #0]
 8000e02:	689a      	ldr	r2, [r3, #8]
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	695b      	ldr	r3, [r3, #20]
 8000e0a:	2107      	movs	r1, #7
 8000e0c:	400b      	ands	r3, r1
 8000e0e:	429a      	cmp	r2, r3
 8000e10:	d012      	beq.n	8000e38 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	695a      	ldr	r2, [r3, #20]
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	2107      	movs	r1, #7
 8000e1e:	438a      	bics	r2, r1
 8000e20:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	6959      	ldr	r1, [r3, #20]
 8000e28:	683b      	ldr	r3, [r7, #0]
 8000e2a:	689b      	ldr	r3, [r3, #8]
 8000e2c:	2207      	movs	r2, #7
 8000e2e:	401a      	ands	r2, r3
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	430a      	orrs	r2, r1
 8000e36:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8000e38:	683b      	ldr	r3, [r7, #0]
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	2b10      	cmp	r3, #16
 8000e3e:	d007      	beq.n	8000e50 <HAL_ADC_ConfigChannel+0x120>
 8000e40:	683b      	ldr	r3, [r7, #0]
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	2b11      	cmp	r3, #17
 8000e46:	d003      	beq.n	8000e50 <HAL_ADC_ConfigChannel+0x120>
 8000e48:	683b      	ldr	r3, [r7, #0]
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	2b12      	cmp	r3, #18
 8000e4e:	d163      	bne.n	8000f18 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8000e50:	4b38      	ldr	r3, [pc, #224]	; (8000f34 <HAL_ADC_ConfigChannel+0x204>)
 8000e52:	6819      	ldr	r1, [r3, #0]
 8000e54:	683b      	ldr	r3, [r7, #0]
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	2b10      	cmp	r3, #16
 8000e5a:	d009      	beq.n	8000e70 <HAL_ADC_ConfigChannel+0x140>
 8000e5c:	683b      	ldr	r3, [r7, #0]
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	2b11      	cmp	r3, #17
 8000e62:	d102      	bne.n	8000e6a <HAL_ADC_ConfigChannel+0x13a>
 8000e64:	2380      	movs	r3, #128	; 0x80
 8000e66:	03db      	lsls	r3, r3, #15
 8000e68:	e004      	b.n	8000e74 <HAL_ADC_ConfigChannel+0x144>
 8000e6a:	2380      	movs	r3, #128	; 0x80
 8000e6c:	045b      	lsls	r3, r3, #17
 8000e6e:	e001      	b.n	8000e74 <HAL_ADC_ConfigChannel+0x144>
 8000e70:	2380      	movs	r3, #128	; 0x80
 8000e72:	041b      	lsls	r3, r3, #16
 8000e74:	4a2f      	ldr	r2, [pc, #188]	; (8000f34 <HAL_ADC_ConfigChannel+0x204>)
 8000e76:	430b      	orrs	r3, r1
 8000e78:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8000e7a:	683b      	ldr	r3, [r7, #0]
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	2b10      	cmp	r3, #16
 8000e80:	d14a      	bne.n	8000f18 <HAL_ADC_ConfigChannel+0x1e8>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000e82:	4b2d      	ldr	r3, [pc, #180]	; (8000f38 <HAL_ADC_ConfigChannel+0x208>)
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	492d      	ldr	r1, [pc, #180]	; (8000f3c <HAL_ADC_ConfigChannel+0x20c>)
 8000e88:	0018      	movs	r0, r3
 8000e8a:	f7ff f93b 	bl	8000104 <__udivsi3>
 8000e8e:	0003      	movs	r3, r0
 8000e90:	001a      	movs	r2, r3
 8000e92:	0013      	movs	r3, r2
 8000e94:	009b      	lsls	r3, r3, #2
 8000e96:	189b      	adds	r3, r3, r2
 8000e98:	005b      	lsls	r3, r3, #1
 8000e9a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000e9c:	e002      	b.n	8000ea4 <HAL_ADC_ConfigChannel+0x174>
          {
            wait_loop_index--;
 8000e9e:	68bb      	ldr	r3, [r7, #8]
 8000ea0:	3b01      	subs	r3, #1
 8000ea2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000ea4:	68bb      	ldr	r3, [r7, #8]
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d1f9      	bne.n	8000e9e <HAL_ADC_ConfigChannel+0x16e>
 8000eaa:	e035      	b.n	8000f18 <HAL_ADC_ConfigChannel+0x1e8>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000eb2:	683b      	ldr	r3, [r7, #0]
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	2101      	movs	r1, #1
 8000eb8:	4099      	lsls	r1, r3
 8000eba:	000b      	movs	r3, r1
 8000ebc:	43d9      	mvns	r1, r3
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	400a      	ands	r2, r1
 8000ec4:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8000ec6:	683b      	ldr	r3, [r7, #0]
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	2b10      	cmp	r3, #16
 8000ecc:	d007      	beq.n	8000ede <HAL_ADC_ConfigChannel+0x1ae>
 8000ece:	683b      	ldr	r3, [r7, #0]
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	2b11      	cmp	r3, #17
 8000ed4:	d003      	beq.n	8000ede <HAL_ADC_ConfigChannel+0x1ae>
 8000ed6:	683b      	ldr	r3, [r7, #0]
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	2b12      	cmp	r3, #18
 8000edc:	d11c      	bne.n	8000f18 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8000ede:	4b15      	ldr	r3, [pc, #84]	; (8000f34 <HAL_ADC_ConfigChannel+0x204>)
 8000ee0:	6819      	ldr	r1, [r3, #0]
 8000ee2:	683b      	ldr	r3, [r7, #0]
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	2b10      	cmp	r3, #16
 8000ee8:	d007      	beq.n	8000efa <HAL_ADC_ConfigChannel+0x1ca>
 8000eea:	683b      	ldr	r3, [r7, #0]
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	2b11      	cmp	r3, #17
 8000ef0:	d101      	bne.n	8000ef6 <HAL_ADC_ConfigChannel+0x1c6>
 8000ef2:	4b13      	ldr	r3, [pc, #76]	; (8000f40 <HAL_ADC_ConfigChannel+0x210>)
 8000ef4:	e002      	b.n	8000efc <HAL_ADC_ConfigChannel+0x1cc>
 8000ef6:	4b13      	ldr	r3, [pc, #76]	; (8000f44 <HAL_ADC_ConfigChannel+0x214>)
 8000ef8:	e000      	b.n	8000efc <HAL_ADC_ConfigChannel+0x1cc>
 8000efa:	4b13      	ldr	r3, [pc, #76]	; (8000f48 <HAL_ADC_ConfigChannel+0x218>)
 8000efc:	4a0d      	ldr	r2, [pc, #52]	; (8000f34 <HAL_ADC_ConfigChannel+0x204>)
 8000efe:	400b      	ands	r3, r1
 8000f00:	6013      	str	r3, [r2, #0]
 8000f02:	e009      	b.n	8000f18 <HAL_ADC_ConfigChannel+0x1e8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f08:	2220      	movs	r2, #32
 8000f0a:	431a      	orrs	r2, r3
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 8000f10:	230f      	movs	r3, #15
 8000f12:	18fb      	adds	r3, r7, r3
 8000f14:	2201      	movs	r2, #1
 8000f16:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	2234      	movs	r2, #52	; 0x34
 8000f1c:	2100      	movs	r1, #0
 8000f1e:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8000f20:	230f      	movs	r3, #15
 8000f22:	18fb      	adds	r3, r7, r3
 8000f24:	781b      	ldrb	r3, [r3, #0]
}
 8000f26:	0018      	movs	r0, r3
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	b004      	add	sp, #16
 8000f2c:	bd80      	pop	{r7, pc}
 8000f2e:	46c0      	nop			; (mov r8, r8)
 8000f30:	00001001 	.word	0x00001001
 8000f34:	40012708 	.word	0x40012708
 8000f38:	20000000 	.word	0x20000000
 8000f3c:	000f4240 	.word	0x000f4240
 8000f40:	ffbfffff 	.word	0xffbfffff
 8000f44:	feffffff 	.word	0xfeffffff
 8000f48:	ff7fffff 	.word	0xff7fffff

08000f4c <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b084      	sub	sp, #16
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8000f54:	2300      	movs	r3, #0
 8000f56:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	689b      	ldr	r3, [r3, #8]
 8000f62:	2203      	movs	r2, #3
 8000f64:	4013      	ands	r3, r2
 8000f66:	2b01      	cmp	r3, #1
 8000f68:	d112      	bne.n	8000f90 <ADC_Enable+0x44>
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	2201      	movs	r2, #1
 8000f72:	4013      	ands	r3, r2
 8000f74:	2b01      	cmp	r3, #1
 8000f76:	d009      	beq.n	8000f8c <ADC_Enable+0x40>
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	68da      	ldr	r2, [r3, #12]
 8000f7e:	2380      	movs	r3, #128	; 0x80
 8000f80:	021b      	lsls	r3, r3, #8
 8000f82:	401a      	ands	r2, r3
 8000f84:	2380      	movs	r3, #128	; 0x80
 8000f86:	021b      	lsls	r3, r3, #8
 8000f88:	429a      	cmp	r2, r3
 8000f8a:	d101      	bne.n	8000f90 <ADC_Enable+0x44>
 8000f8c:	2301      	movs	r3, #1
 8000f8e:	e000      	b.n	8000f92 <ADC_Enable+0x46>
 8000f90:	2300      	movs	r3, #0
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d152      	bne.n	800103c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	689b      	ldr	r3, [r3, #8]
 8000f9c:	4a2a      	ldr	r2, [pc, #168]	; (8001048 <ADC_Enable+0xfc>)
 8000f9e:	4013      	ands	r3, r2
 8000fa0:	d00d      	beq.n	8000fbe <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000fa6:	2210      	movs	r2, #16
 8000fa8:	431a      	orrs	r2, r3
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	639a      	str	r2, [r3, #56]	; 0x38
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000fb2:	2201      	movs	r2, #1
 8000fb4:	431a      	orrs	r2, r3
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	63da      	str	r2, [r3, #60]	; 0x3c
      
      return HAL_ERROR;
 8000fba:	2301      	movs	r3, #1
 8000fbc:	e03f      	b.n	800103e <ADC_Enable+0xf2>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	689a      	ldr	r2, [r3, #8]
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	2101      	movs	r1, #1
 8000fca:	430a      	orrs	r2, r1
 8000fcc:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000fce:	4b1f      	ldr	r3, [pc, #124]	; (800104c <ADC_Enable+0x100>)
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	491f      	ldr	r1, [pc, #124]	; (8001050 <ADC_Enable+0x104>)
 8000fd4:	0018      	movs	r0, r3
 8000fd6:	f7ff f895 	bl	8000104 <__udivsi3>
 8000fda:	0003      	movs	r3, r0
 8000fdc:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8000fde:	e002      	b.n	8000fe6 <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 8000fe0:	68bb      	ldr	r3, [r7, #8]
 8000fe2:	3b01      	subs	r3, #1
 8000fe4:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8000fe6:	68bb      	ldr	r3, [r7, #8]
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d1f9      	bne.n	8000fe0 <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 8000fec:	f7ff fbfa 	bl	80007e4 <HAL_GetTick>
 8000ff0:	0003      	movs	r3, r0
 8000ff2:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8000ff4:	e01b      	b.n	800102e <ADC_Enable+0xe2>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8000ff6:	f7ff fbf5 	bl	80007e4 <HAL_GetTick>
 8000ffa:	0002      	movs	r2, r0
 8000ffc:	68fb      	ldr	r3, [r7, #12]
 8000ffe:	1ad3      	subs	r3, r2, r3
 8001000:	2b02      	cmp	r3, #2
 8001002:	d914      	bls.n	800102e <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	2201      	movs	r2, #1
 800100c:	4013      	ands	r3, r2
 800100e:	2b01      	cmp	r3, #1
 8001010:	d00d      	beq.n	800102e <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001016:	2210      	movs	r2, #16
 8001018:	431a      	orrs	r2, r3
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001022:	2201      	movs	r2, #1
 8001024:	431a      	orrs	r2, r3
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800102a:	2301      	movs	r3, #1
 800102c:	e007      	b.n	800103e <ADC_Enable+0xf2>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	2201      	movs	r2, #1
 8001036:	4013      	ands	r3, r2
 8001038:	2b01      	cmp	r3, #1
 800103a:	d1dc      	bne.n	8000ff6 <ADC_Enable+0xaa>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800103c:	2300      	movs	r3, #0
}
 800103e:	0018      	movs	r0, r3
 8001040:	46bd      	mov	sp, r7
 8001042:	b004      	add	sp, #16
 8001044:	bd80      	pop	{r7, pc}
 8001046:	46c0      	nop			; (mov r8, r8)
 8001048:	80000017 	.word	0x80000017
 800104c:	20000000 	.word	0x20000000
 8001050:	000f4240 	.word	0x000f4240

08001054 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b084      	sub	sp, #16
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800105c:	2300      	movs	r3, #0
 800105e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	689b      	ldr	r3, [r3, #8]
 8001066:	2203      	movs	r2, #3
 8001068:	4013      	ands	r3, r2
 800106a:	2b01      	cmp	r3, #1
 800106c:	d112      	bne.n	8001094 <ADC_Disable+0x40>
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	2201      	movs	r2, #1
 8001076:	4013      	ands	r3, r2
 8001078:	2b01      	cmp	r3, #1
 800107a:	d009      	beq.n	8001090 <ADC_Disable+0x3c>
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	68da      	ldr	r2, [r3, #12]
 8001082:	2380      	movs	r3, #128	; 0x80
 8001084:	021b      	lsls	r3, r3, #8
 8001086:	401a      	ands	r2, r3
 8001088:	2380      	movs	r3, #128	; 0x80
 800108a:	021b      	lsls	r3, r3, #8
 800108c:	429a      	cmp	r2, r3
 800108e:	d101      	bne.n	8001094 <ADC_Disable+0x40>
 8001090:	2301      	movs	r3, #1
 8001092:	e000      	b.n	8001096 <ADC_Disable+0x42>
 8001094:	2300      	movs	r3, #0
 8001096:	2b00      	cmp	r3, #0
 8001098:	d048      	beq.n	800112c <ADC_Disable+0xd8>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	689b      	ldr	r3, [r3, #8]
 80010a0:	2205      	movs	r2, #5
 80010a2:	4013      	ands	r3, r2
 80010a4:	2b01      	cmp	r3, #1
 80010a6:	d110      	bne.n	80010ca <ADC_Disable+0x76>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	689a      	ldr	r2, [r3, #8]
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	2102      	movs	r1, #2
 80010b4:	430a      	orrs	r2, r1
 80010b6:	609a      	str	r2, [r3, #8]
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	2203      	movs	r2, #3
 80010be:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80010c0:	f7ff fb90 	bl	80007e4 <HAL_GetTick>
 80010c4:	0003      	movs	r3, r0
 80010c6:	60fb      	str	r3, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80010c8:	e029      	b.n	800111e <ADC_Disable+0xca>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80010ce:	2210      	movs	r2, #16
 80010d0:	431a      	orrs	r2, r3
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	639a      	str	r2, [r3, #56]	; 0x38
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80010da:	2201      	movs	r2, #1
 80010dc:	431a      	orrs	r2, r3
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	63da      	str	r2, [r3, #60]	; 0x3c
      return HAL_ERROR;
 80010e2:	2301      	movs	r3, #1
 80010e4:	e023      	b.n	800112e <ADC_Disable+0xda>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80010e6:	f7ff fb7d 	bl	80007e4 <HAL_GetTick>
 80010ea:	0002      	movs	r2, r0
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	1ad3      	subs	r3, r2, r3
 80010f0:	2b02      	cmp	r3, #2
 80010f2:	d914      	bls.n	800111e <ADC_Disable+0xca>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	689b      	ldr	r3, [r3, #8]
 80010fa:	2201      	movs	r2, #1
 80010fc:	4013      	ands	r3, r2
 80010fe:	2b01      	cmp	r3, #1
 8001100:	d10d      	bne.n	800111e <ADC_Disable+0xca>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001106:	2210      	movs	r2, #16
 8001108:	431a      	orrs	r2, r3
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001112:	2201      	movs	r2, #1
 8001114:	431a      	orrs	r2, r3
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800111a:	2301      	movs	r3, #1
 800111c:	e007      	b.n	800112e <ADC_Disable+0xda>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	689b      	ldr	r3, [r3, #8]
 8001124:	2201      	movs	r2, #1
 8001126:	4013      	ands	r3, r2
 8001128:	2b01      	cmp	r3, #1
 800112a:	d0dc      	beq.n	80010e6 <ADC_Disable+0x92>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800112c:	2300      	movs	r3, #0
}
 800112e:	0018      	movs	r0, r3
 8001130:	46bd      	mov	sp, r7
 8001132:	b004      	add	sp, #16
 8001134:	bd80      	pop	{r7, pc}

08001136 <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef* hadc)
{
 8001136:	b580      	push	{r7, lr}
 8001138:	b084      	sub	sp, #16
 800113a:	af00      	add	r7, sp, #0
 800113c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800113e:	2300      	movs	r3, #0
 8001140:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
    
  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	689b      	ldr	r3, [r3, #8]
 8001148:	2204      	movs	r2, #4
 800114a:	4013      	ands	r3, r2
 800114c:	d03a      	beq.n	80011c4 <ADC_ConversionStop+0x8e>
  {
    
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	689b      	ldr	r3, [r3, #8]
 8001154:	2204      	movs	r2, #4
 8001156:	4013      	ands	r3, r2
 8001158:	2b04      	cmp	r3, #4
 800115a:	d10d      	bne.n	8001178 <ADC_ConversionStop+0x42>
        HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)                  )
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	689b      	ldr	r3, [r3, #8]
 8001162:	2202      	movs	r2, #2
 8001164:	4013      	ands	r3, r2
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8001166:	d107      	bne.n	8001178 <ADC_ConversionStop+0x42>
    {
      /* Stop conversions on regular group */
      hadc->Instance->CR |= ADC_CR_ADSTP;
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	689a      	ldr	r2, [r3, #8]
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	2110      	movs	r1, #16
 8001174:	430a      	orrs	r2, r1
 8001176:	609a      	str	r2, [r3, #8]
    }
    
    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001178:	f7ff fb34 	bl	80007e4 <HAL_GetTick>
 800117c:	0003      	movs	r3, r0
 800117e:	60fb      	str	r3, [r7, #12]
      
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8001180:	e01a      	b.n	80011b8 <ADC_ConversionStop+0x82>
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8001182:	f7ff fb2f 	bl	80007e4 <HAL_GetTick>
 8001186:	0002      	movs	r2, r0
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	1ad3      	subs	r3, r2, r3
 800118c:	2b02      	cmp	r3, #2
 800118e:	d913      	bls.n	80011b8 <ADC_ConversionStop+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	689b      	ldr	r3, [r3, #8]
 8001196:	2204      	movs	r2, #4
 8001198:	4013      	ands	r3, r2
 800119a:	d00d      	beq.n	80011b8 <ADC_ConversionStop+0x82>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80011a0:	2210      	movs	r2, #16
 80011a2:	431a      	orrs	r2, r3
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80011ac:	2201      	movs	r2, #1
 80011ae:	431a      	orrs	r2, r3
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80011b4:	2301      	movs	r3, #1
 80011b6:	e006      	b.n	80011c6 <ADC_ConversionStop+0x90>
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	689b      	ldr	r3, [r3, #8]
 80011be:	2204      	movs	r2, #4
 80011c0:	4013      	ands	r3, r2
 80011c2:	d1de      	bne.n	8001182 <ADC_ConversionStop+0x4c>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80011c4:	2300      	movs	r3, #0
}
 80011c6:	0018      	movs	r0, r3
 80011c8:	46bd      	mov	sp, r7
 80011ca:	b004      	add	sp, #16
 80011cc:	bd80      	pop	{r7, pc}
	...

080011d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80011d0:	b590      	push	{r4, r7, lr}
 80011d2:	b083      	sub	sp, #12
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	0002      	movs	r2, r0
 80011d8:	6039      	str	r1, [r7, #0]
 80011da:	1dfb      	adds	r3, r7, #7
 80011dc:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80011de:	1dfb      	adds	r3, r7, #7
 80011e0:	781b      	ldrb	r3, [r3, #0]
 80011e2:	2b7f      	cmp	r3, #127	; 0x7f
 80011e4:	d828      	bhi.n	8001238 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80011e6:	4a2f      	ldr	r2, [pc, #188]	; (80012a4 <__NVIC_SetPriority+0xd4>)
 80011e8:	1dfb      	adds	r3, r7, #7
 80011ea:	781b      	ldrb	r3, [r3, #0]
 80011ec:	b25b      	sxtb	r3, r3
 80011ee:	089b      	lsrs	r3, r3, #2
 80011f0:	33c0      	adds	r3, #192	; 0xc0
 80011f2:	009b      	lsls	r3, r3, #2
 80011f4:	589b      	ldr	r3, [r3, r2]
 80011f6:	1dfa      	adds	r2, r7, #7
 80011f8:	7812      	ldrb	r2, [r2, #0]
 80011fa:	0011      	movs	r1, r2
 80011fc:	2203      	movs	r2, #3
 80011fe:	400a      	ands	r2, r1
 8001200:	00d2      	lsls	r2, r2, #3
 8001202:	21ff      	movs	r1, #255	; 0xff
 8001204:	4091      	lsls	r1, r2
 8001206:	000a      	movs	r2, r1
 8001208:	43d2      	mvns	r2, r2
 800120a:	401a      	ands	r2, r3
 800120c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800120e:	683b      	ldr	r3, [r7, #0]
 8001210:	019b      	lsls	r3, r3, #6
 8001212:	22ff      	movs	r2, #255	; 0xff
 8001214:	401a      	ands	r2, r3
 8001216:	1dfb      	adds	r3, r7, #7
 8001218:	781b      	ldrb	r3, [r3, #0]
 800121a:	0018      	movs	r0, r3
 800121c:	2303      	movs	r3, #3
 800121e:	4003      	ands	r3, r0
 8001220:	00db      	lsls	r3, r3, #3
 8001222:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001224:	481f      	ldr	r0, [pc, #124]	; (80012a4 <__NVIC_SetPriority+0xd4>)
 8001226:	1dfb      	adds	r3, r7, #7
 8001228:	781b      	ldrb	r3, [r3, #0]
 800122a:	b25b      	sxtb	r3, r3
 800122c:	089b      	lsrs	r3, r3, #2
 800122e:	430a      	orrs	r2, r1
 8001230:	33c0      	adds	r3, #192	; 0xc0
 8001232:	009b      	lsls	r3, r3, #2
 8001234:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001236:	e031      	b.n	800129c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001238:	4a1b      	ldr	r2, [pc, #108]	; (80012a8 <__NVIC_SetPriority+0xd8>)
 800123a:	1dfb      	adds	r3, r7, #7
 800123c:	781b      	ldrb	r3, [r3, #0]
 800123e:	0019      	movs	r1, r3
 8001240:	230f      	movs	r3, #15
 8001242:	400b      	ands	r3, r1
 8001244:	3b08      	subs	r3, #8
 8001246:	089b      	lsrs	r3, r3, #2
 8001248:	3306      	adds	r3, #6
 800124a:	009b      	lsls	r3, r3, #2
 800124c:	18d3      	adds	r3, r2, r3
 800124e:	3304      	adds	r3, #4
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	1dfa      	adds	r2, r7, #7
 8001254:	7812      	ldrb	r2, [r2, #0]
 8001256:	0011      	movs	r1, r2
 8001258:	2203      	movs	r2, #3
 800125a:	400a      	ands	r2, r1
 800125c:	00d2      	lsls	r2, r2, #3
 800125e:	21ff      	movs	r1, #255	; 0xff
 8001260:	4091      	lsls	r1, r2
 8001262:	000a      	movs	r2, r1
 8001264:	43d2      	mvns	r2, r2
 8001266:	401a      	ands	r2, r3
 8001268:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800126a:	683b      	ldr	r3, [r7, #0]
 800126c:	019b      	lsls	r3, r3, #6
 800126e:	22ff      	movs	r2, #255	; 0xff
 8001270:	401a      	ands	r2, r3
 8001272:	1dfb      	adds	r3, r7, #7
 8001274:	781b      	ldrb	r3, [r3, #0]
 8001276:	0018      	movs	r0, r3
 8001278:	2303      	movs	r3, #3
 800127a:	4003      	ands	r3, r0
 800127c:	00db      	lsls	r3, r3, #3
 800127e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001280:	4809      	ldr	r0, [pc, #36]	; (80012a8 <__NVIC_SetPriority+0xd8>)
 8001282:	1dfb      	adds	r3, r7, #7
 8001284:	781b      	ldrb	r3, [r3, #0]
 8001286:	001c      	movs	r4, r3
 8001288:	230f      	movs	r3, #15
 800128a:	4023      	ands	r3, r4
 800128c:	3b08      	subs	r3, #8
 800128e:	089b      	lsrs	r3, r3, #2
 8001290:	430a      	orrs	r2, r1
 8001292:	3306      	adds	r3, #6
 8001294:	009b      	lsls	r3, r3, #2
 8001296:	18c3      	adds	r3, r0, r3
 8001298:	3304      	adds	r3, #4
 800129a:	601a      	str	r2, [r3, #0]
}
 800129c:	46c0      	nop			; (mov r8, r8)
 800129e:	46bd      	mov	sp, r7
 80012a0:	b003      	add	sp, #12
 80012a2:	bd90      	pop	{r4, r7, pc}
 80012a4:	e000e100 	.word	0xe000e100
 80012a8:	e000ed00 	.word	0xe000ed00

080012ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b082      	sub	sp, #8
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	1e5a      	subs	r2, r3, #1
 80012b8:	2380      	movs	r3, #128	; 0x80
 80012ba:	045b      	lsls	r3, r3, #17
 80012bc:	429a      	cmp	r2, r3
 80012be:	d301      	bcc.n	80012c4 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80012c0:	2301      	movs	r3, #1
 80012c2:	e010      	b.n	80012e6 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012c4:	4b0a      	ldr	r3, [pc, #40]	; (80012f0 <SysTick_Config+0x44>)
 80012c6:	687a      	ldr	r2, [r7, #4]
 80012c8:	3a01      	subs	r2, #1
 80012ca:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80012cc:	2301      	movs	r3, #1
 80012ce:	425b      	negs	r3, r3
 80012d0:	2103      	movs	r1, #3
 80012d2:	0018      	movs	r0, r3
 80012d4:	f7ff ff7c 	bl	80011d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80012d8:	4b05      	ldr	r3, [pc, #20]	; (80012f0 <SysTick_Config+0x44>)
 80012da:	2200      	movs	r2, #0
 80012dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80012de:	4b04      	ldr	r3, [pc, #16]	; (80012f0 <SysTick_Config+0x44>)
 80012e0:	2207      	movs	r2, #7
 80012e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80012e4:	2300      	movs	r3, #0
}
 80012e6:	0018      	movs	r0, r3
 80012e8:	46bd      	mov	sp, r7
 80012ea:	b002      	add	sp, #8
 80012ec:	bd80      	pop	{r7, pc}
 80012ee:	46c0      	nop			; (mov r8, r8)
 80012f0:	e000e010 	.word	0xe000e010

080012f4 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b084      	sub	sp, #16
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	60b9      	str	r1, [r7, #8]
 80012fc:	607a      	str	r2, [r7, #4]
 80012fe:	210f      	movs	r1, #15
 8001300:	187b      	adds	r3, r7, r1
 8001302:	1c02      	adds	r2, r0, #0
 8001304:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001306:	68ba      	ldr	r2, [r7, #8]
 8001308:	187b      	adds	r3, r7, r1
 800130a:	781b      	ldrb	r3, [r3, #0]
 800130c:	b25b      	sxtb	r3, r3
 800130e:	0011      	movs	r1, r2
 8001310:	0018      	movs	r0, r3
 8001312:	f7ff ff5d 	bl	80011d0 <__NVIC_SetPriority>
}
 8001316:	46c0      	nop			; (mov r8, r8)
 8001318:	46bd      	mov	sp, r7
 800131a:	b004      	add	sp, #16
 800131c:	bd80      	pop	{r7, pc}

0800131e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800131e:	b580      	push	{r7, lr}
 8001320:	b082      	sub	sp, #8
 8001322:	af00      	add	r7, sp, #0
 8001324:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	0018      	movs	r0, r3
 800132a:	f7ff ffbf 	bl	80012ac <SysTick_Config>
 800132e:	0003      	movs	r3, r0
}
 8001330:	0018      	movs	r0, r3
 8001332:	46bd      	mov	sp, r7
 8001334:	b002      	add	sp, #8
 8001336:	bd80      	pop	{r7, pc}

08001338 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b086      	sub	sp, #24
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
 8001340:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001342:	2300      	movs	r3, #0
 8001344:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001346:	e155      	b.n	80015f4 <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001348:	683b      	ldr	r3, [r7, #0]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	2101      	movs	r1, #1
 800134e:	697a      	ldr	r2, [r7, #20]
 8001350:	4091      	lsls	r1, r2
 8001352:	000a      	movs	r2, r1
 8001354:	4013      	ands	r3, r2
 8001356:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	2b00      	cmp	r3, #0
 800135c:	d100      	bne.n	8001360 <HAL_GPIO_Init+0x28>
 800135e:	e146      	b.n	80015ee <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001360:	683b      	ldr	r3, [r7, #0]
 8001362:	685b      	ldr	r3, [r3, #4]
 8001364:	2203      	movs	r2, #3
 8001366:	4013      	ands	r3, r2
 8001368:	2b01      	cmp	r3, #1
 800136a:	d005      	beq.n	8001378 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800136c:	683b      	ldr	r3, [r7, #0]
 800136e:	685b      	ldr	r3, [r3, #4]
 8001370:	2203      	movs	r2, #3
 8001372:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001374:	2b02      	cmp	r3, #2
 8001376:	d130      	bne.n	80013da <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	689b      	ldr	r3, [r3, #8]
 800137c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800137e:	697b      	ldr	r3, [r7, #20]
 8001380:	005b      	lsls	r3, r3, #1
 8001382:	2203      	movs	r2, #3
 8001384:	409a      	lsls	r2, r3
 8001386:	0013      	movs	r3, r2
 8001388:	43da      	mvns	r2, r3
 800138a:	693b      	ldr	r3, [r7, #16]
 800138c:	4013      	ands	r3, r2
 800138e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001390:	683b      	ldr	r3, [r7, #0]
 8001392:	68da      	ldr	r2, [r3, #12]
 8001394:	697b      	ldr	r3, [r7, #20]
 8001396:	005b      	lsls	r3, r3, #1
 8001398:	409a      	lsls	r2, r3
 800139a:	0013      	movs	r3, r2
 800139c:	693a      	ldr	r2, [r7, #16]
 800139e:	4313      	orrs	r3, r2
 80013a0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	693a      	ldr	r2, [r7, #16]
 80013a6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	685b      	ldr	r3, [r3, #4]
 80013ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80013ae:	2201      	movs	r2, #1
 80013b0:	697b      	ldr	r3, [r7, #20]
 80013b2:	409a      	lsls	r2, r3
 80013b4:	0013      	movs	r3, r2
 80013b6:	43da      	mvns	r2, r3
 80013b8:	693b      	ldr	r3, [r7, #16]
 80013ba:	4013      	ands	r3, r2
 80013bc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80013be:	683b      	ldr	r3, [r7, #0]
 80013c0:	685b      	ldr	r3, [r3, #4]
 80013c2:	091b      	lsrs	r3, r3, #4
 80013c4:	2201      	movs	r2, #1
 80013c6:	401a      	ands	r2, r3
 80013c8:	697b      	ldr	r3, [r7, #20]
 80013ca:	409a      	lsls	r2, r3
 80013cc:	0013      	movs	r3, r2
 80013ce:	693a      	ldr	r2, [r7, #16]
 80013d0:	4313      	orrs	r3, r2
 80013d2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	693a      	ldr	r2, [r7, #16]
 80013d8:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80013da:	683b      	ldr	r3, [r7, #0]
 80013dc:	685b      	ldr	r3, [r3, #4]
 80013de:	2203      	movs	r2, #3
 80013e0:	4013      	ands	r3, r2
 80013e2:	2b03      	cmp	r3, #3
 80013e4:	d017      	beq.n	8001416 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	68db      	ldr	r3, [r3, #12]
 80013ea:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80013ec:	697b      	ldr	r3, [r7, #20]
 80013ee:	005b      	lsls	r3, r3, #1
 80013f0:	2203      	movs	r2, #3
 80013f2:	409a      	lsls	r2, r3
 80013f4:	0013      	movs	r3, r2
 80013f6:	43da      	mvns	r2, r3
 80013f8:	693b      	ldr	r3, [r7, #16]
 80013fa:	4013      	ands	r3, r2
 80013fc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80013fe:	683b      	ldr	r3, [r7, #0]
 8001400:	689a      	ldr	r2, [r3, #8]
 8001402:	697b      	ldr	r3, [r7, #20]
 8001404:	005b      	lsls	r3, r3, #1
 8001406:	409a      	lsls	r2, r3
 8001408:	0013      	movs	r3, r2
 800140a:	693a      	ldr	r2, [r7, #16]
 800140c:	4313      	orrs	r3, r2
 800140e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	693a      	ldr	r2, [r7, #16]
 8001414:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001416:	683b      	ldr	r3, [r7, #0]
 8001418:	685b      	ldr	r3, [r3, #4]
 800141a:	2203      	movs	r2, #3
 800141c:	4013      	ands	r3, r2
 800141e:	2b02      	cmp	r3, #2
 8001420:	d123      	bne.n	800146a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001422:	697b      	ldr	r3, [r7, #20]
 8001424:	08da      	lsrs	r2, r3, #3
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	3208      	adds	r2, #8
 800142a:	0092      	lsls	r2, r2, #2
 800142c:	58d3      	ldr	r3, [r2, r3]
 800142e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001430:	697b      	ldr	r3, [r7, #20]
 8001432:	2207      	movs	r2, #7
 8001434:	4013      	ands	r3, r2
 8001436:	009b      	lsls	r3, r3, #2
 8001438:	220f      	movs	r2, #15
 800143a:	409a      	lsls	r2, r3
 800143c:	0013      	movs	r3, r2
 800143e:	43da      	mvns	r2, r3
 8001440:	693b      	ldr	r3, [r7, #16]
 8001442:	4013      	ands	r3, r2
 8001444:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001446:	683b      	ldr	r3, [r7, #0]
 8001448:	691a      	ldr	r2, [r3, #16]
 800144a:	697b      	ldr	r3, [r7, #20]
 800144c:	2107      	movs	r1, #7
 800144e:	400b      	ands	r3, r1
 8001450:	009b      	lsls	r3, r3, #2
 8001452:	409a      	lsls	r2, r3
 8001454:	0013      	movs	r3, r2
 8001456:	693a      	ldr	r2, [r7, #16]
 8001458:	4313      	orrs	r3, r2
 800145a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800145c:	697b      	ldr	r3, [r7, #20]
 800145e:	08da      	lsrs	r2, r3, #3
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	3208      	adds	r2, #8
 8001464:	0092      	lsls	r2, r2, #2
 8001466:	6939      	ldr	r1, [r7, #16]
 8001468:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001470:	697b      	ldr	r3, [r7, #20]
 8001472:	005b      	lsls	r3, r3, #1
 8001474:	2203      	movs	r2, #3
 8001476:	409a      	lsls	r2, r3
 8001478:	0013      	movs	r3, r2
 800147a:	43da      	mvns	r2, r3
 800147c:	693b      	ldr	r3, [r7, #16]
 800147e:	4013      	ands	r3, r2
 8001480:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001482:	683b      	ldr	r3, [r7, #0]
 8001484:	685b      	ldr	r3, [r3, #4]
 8001486:	2203      	movs	r2, #3
 8001488:	401a      	ands	r2, r3
 800148a:	697b      	ldr	r3, [r7, #20]
 800148c:	005b      	lsls	r3, r3, #1
 800148e:	409a      	lsls	r2, r3
 8001490:	0013      	movs	r3, r2
 8001492:	693a      	ldr	r2, [r7, #16]
 8001494:	4313      	orrs	r3, r2
 8001496:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	693a      	ldr	r2, [r7, #16]
 800149c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800149e:	683b      	ldr	r3, [r7, #0]
 80014a0:	685a      	ldr	r2, [r3, #4]
 80014a2:	23c0      	movs	r3, #192	; 0xc0
 80014a4:	029b      	lsls	r3, r3, #10
 80014a6:	4013      	ands	r3, r2
 80014a8:	d100      	bne.n	80014ac <HAL_GPIO_Init+0x174>
 80014aa:	e0a0      	b.n	80015ee <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014ac:	4b57      	ldr	r3, [pc, #348]	; (800160c <HAL_GPIO_Init+0x2d4>)
 80014ae:	699a      	ldr	r2, [r3, #24]
 80014b0:	4b56      	ldr	r3, [pc, #344]	; (800160c <HAL_GPIO_Init+0x2d4>)
 80014b2:	2101      	movs	r1, #1
 80014b4:	430a      	orrs	r2, r1
 80014b6:	619a      	str	r2, [r3, #24]
 80014b8:	4b54      	ldr	r3, [pc, #336]	; (800160c <HAL_GPIO_Init+0x2d4>)
 80014ba:	699b      	ldr	r3, [r3, #24]
 80014bc:	2201      	movs	r2, #1
 80014be:	4013      	ands	r3, r2
 80014c0:	60bb      	str	r3, [r7, #8]
 80014c2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80014c4:	4a52      	ldr	r2, [pc, #328]	; (8001610 <HAL_GPIO_Init+0x2d8>)
 80014c6:	697b      	ldr	r3, [r7, #20]
 80014c8:	089b      	lsrs	r3, r3, #2
 80014ca:	3302      	adds	r3, #2
 80014cc:	009b      	lsls	r3, r3, #2
 80014ce:	589b      	ldr	r3, [r3, r2]
 80014d0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80014d2:	697b      	ldr	r3, [r7, #20]
 80014d4:	2203      	movs	r2, #3
 80014d6:	4013      	ands	r3, r2
 80014d8:	009b      	lsls	r3, r3, #2
 80014da:	220f      	movs	r2, #15
 80014dc:	409a      	lsls	r2, r3
 80014de:	0013      	movs	r3, r2
 80014e0:	43da      	mvns	r2, r3
 80014e2:	693b      	ldr	r3, [r7, #16]
 80014e4:	4013      	ands	r3, r2
 80014e6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80014e8:	687a      	ldr	r2, [r7, #4]
 80014ea:	2390      	movs	r3, #144	; 0x90
 80014ec:	05db      	lsls	r3, r3, #23
 80014ee:	429a      	cmp	r2, r3
 80014f0:	d019      	beq.n	8001526 <HAL_GPIO_Init+0x1ee>
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	4a47      	ldr	r2, [pc, #284]	; (8001614 <HAL_GPIO_Init+0x2dc>)
 80014f6:	4293      	cmp	r3, r2
 80014f8:	d013      	beq.n	8001522 <HAL_GPIO_Init+0x1ea>
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	4a46      	ldr	r2, [pc, #280]	; (8001618 <HAL_GPIO_Init+0x2e0>)
 80014fe:	4293      	cmp	r3, r2
 8001500:	d00d      	beq.n	800151e <HAL_GPIO_Init+0x1e6>
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	4a45      	ldr	r2, [pc, #276]	; (800161c <HAL_GPIO_Init+0x2e4>)
 8001506:	4293      	cmp	r3, r2
 8001508:	d007      	beq.n	800151a <HAL_GPIO_Init+0x1e2>
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	4a44      	ldr	r2, [pc, #272]	; (8001620 <HAL_GPIO_Init+0x2e8>)
 800150e:	4293      	cmp	r3, r2
 8001510:	d101      	bne.n	8001516 <HAL_GPIO_Init+0x1de>
 8001512:	2304      	movs	r3, #4
 8001514:	e008      	b.n	8001528 <HAL_GPIO_Init+0x1f0>
 8001516:	2305      	movs	r3, #5
 8001518:	e006      	b.n	8001528 <HAL_GPIO_Init+0x1f0>
 800151a:	2303      	movs	r3, #3
 800151c:	e004      	b.n	8001528 <HAL_GPIO_Init+0x1f0>
 800151e:	2302      	movs	r3, #2
 8001520:	e002      	b.n	8001528 <HAL_GPIO_Init+0x1f0>
 8001522:	2301      	movs	r3, #1
 8001524:	e000      	b.n	8001528 <HAL_GPIO_Init+0x1f0>
 8001526:	2300      	movs	r3, #0
 8001528:	697a      	ldr	r2, [r7, #20]
 800152a:	2103      	movs	r1, #3
 800152c:	400a      	ands	r2, r1
 800152e:	0092      	lsls	r2, r2, #2
 8001530:	4093      	lsls	r3, r2
 8001532:	693a      	ldr	r2, [r7, #16]
 8001534:	4313      	orrs	r3, r2
 8001536:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001538:	4935      	ldr	r1, [pc, #212]	; (8001610 <HAL_GPIO_Init+0x2d8>)
 800153a:	697b      	ldr	r3, [r7, #20]
 800153c:	089b      	lsrs	r3, r3, #2
 800153e:	3302      	adds	r3, #2
 8001540:	009b      	lsls	r3, r3, #2
 8001542:	693a      	ldr	r2, [r7, #16]
 8001544:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001546:	4b37      	ldr	r3, [pc, #220]	; (8001624 <HAL_GPIO_Init+0x2ec>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	43da      	mvns	r2, r3
 8001550:	693b      	ldr	r3, [r7, #16]
 8001552:	4013      	ands	r3, r2
 8001554:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001556:	683b      	ldr	r3, [r7, #0]
 8001558:	685a      	ldr	r2, [r3, #4]
 800155a:	2380      	movs	r3, #128	; 0x80
 800155c:	025b      	lsls	r3, r3, #9
 800155e:	4013      	ands	r3, r2
 8001560:	d003      	beq.n	800156a <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 8001562:	693a      	ldr	r2, [r7, #16]
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	4313      	orrs	r3, r2
 8001568:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800156a:	4b2e      	ldr	r3, [pc, #184]	; (8001624 <HAL_GPIO_Init+0x2ec>)
 800156c:	693a      	ldr	r2, [r7, #16]
 800156e:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8001570:	4b2c      	ldr	r3, [pc, #176]	; (8001624 <HAL_GPIO_Init+0x2ec>)
 8001572:	685b      	ldr	r3, [r3, #4]
 8001574:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	43da      	mvns	r2, r3
 800157a:	693b      	ldr	r3, [r7, #16]
 800157c:	4013      	ands	r3, r2
 800157e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001580:	683b      	ldr	r3, [r7, #0]
 8001582:	685a      	ldr	r2, [r3, #4]
 8001584:	2380      	movs	r3, #128	; 0x80
 8001586:	029b      	lsls	r3, r3, #10
 8001588:	4013      	ands	r3, r2
 800158a:	d003      	beq.n	8001594 <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 800158c:	693a      	ldr	r2, [r7, #16]
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	4313      	orrs	r3, r2
 8001592:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001594:	4b23      	ldr	r3, [pc, #140]	; (8001624 <HAL_GPIO_Init+0x2ec>)
 8001596:	693a      	ldr	r2, [r7, #16]
 8001598:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800159a:	4b22      	ldr	r3, [pc, #136]	; (8001624 <HAL_GPIO_Init+0x2ec>)
 800159c:	689b      	ldr	r3, [r3, #8]
 800159e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	43da      	mvns	r2, r3
 80015a4:	693b      	ldr	r3, [r7, #16]
 80015a6:	4013      	ands	r3, r2
 80015a8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80015aa:	683b      	ldr	r3, [r7, #0]
 80015ac:	685a      	ldr	r2, [r3, #4]
 80015ae:	2380      	movs	r3, #128	; 0x80
 80015b0:	035b      	lsls	r3, r3, #13
 80015b2:	4013      	ands	r3, r2
 80015b4:	d003      	beq.n	80015be <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80015b6:	693a      	ldr	r2, [r7, #16]
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	4313      	orrs	r3, r2
 80015bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80015be:	4b19      	ldr	r3, [pc, #100]	; (8001624 <HAL_GPIO_Init+0x2ec>)
 80015c0:	693a      	ldr	r2, [r7, #16]
 80015c2:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80015c4:	4b17      	ldr	r3, [pc, #92]	; (8001624 <HAL_GPIO_Init+0x2ec>)
 80015c6:	68db      	ldr	r3, [r3, #12]
 80015c8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	43da      	mvns	r2, r3
 80015ce:	693b      	ldr	r3, [r7, #16]
 80015d0:	4013      	ands	r3, r2
 80015d2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80015d4:	683b      	ldr	r3, [r7, #0]
 80015d6:	685a      	ldr	r2, [r3, #4]
 80015d8:	2380      	movs	r3, #128	; 0x80
 80015da:	039b      	lsls	r3, r3, #14
 80015dc:	4013      	ands	r3, r2
 80015de:	d003      	beq.n	80015e8 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80015e0:	693a      	ldr	r2, [r7, #16]
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	4313      	orrs	r3, r2
 80015e6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80015e8:	4b0e      	ldr	r3, [pc, #56]	; (8001624 <HAL_GPIO_Init+0x2ec>)
 80015ea:	693a      	ldr	r2, [r7, #16]
 80015ec:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 80015ee:	697b      	ldr	r3, [r7, #20]
 80015f0:	3301      	adds	r3, #1
 80015f2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80015f4:	683b      	ldr	r3, [r7, #0]
 80015f6:	681a      	ldr	r2, [r3, #0]
 80015f8:	697b      	ldr	r3, [r7, #20]
 80015fa:	40da      	lsrs	r2, r3
 80015fc:	1e13      	subs	r3, r2, #0
 80015fe:	d000      	beq.n	8001602 <HAL_GPIO_Init+0x2ca>
 8001600:	e6a2      	b.n	8001348 <HAL_GPIO_Init+0x10>
  } 
}
 8001602:	46c0      	nop			; (mov r8, r8)
 8001604:	46c0      	nop			; (mov r8, r8)
 8001606:	46bd      	mov	sp, r7
 8001608:	b006      	add	sp, #24
 800160a:	bd80      	pop	{r7, pc}
 800160c:	40021000 	.word	0x40021000
 8001610:	40010000 	.word	0x40010000
 8001614:	48000400 	.word	0x48000400
 8001618:	48000800 	.word	0x48000800
 800161c:	48000c00 	.word	0x48000c00
 8001620:	48001000 	.word	0x48001000
 8001624:	40010400 	.word	0x40010400

08001628 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b082      	sub	sp, #8
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
 8001630:	0008      	movs	r0, r1
 8001632:	0011      	movs	r1, r2
 8001634:	1cbb      	adds	r3, r7, #2
 8001636:	1c02      	adds	r2, r0, #0
 8001638:	801a      	strh	r2, [r3, #0]
 800163a:	1c7b      	adds	r3, r7, #1
 800163c:	1c0a      	adds	r2, r1, #0
 800163e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001640:	1c7b      	adds	r3, r7, #1
 8001642:	781b      	ldrb	r3, [r3, #0]
 8001644:	2b00      	cmp	r3, #0
 8001646:	d004      	beq.n	8001652 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001648:	1cbb      	adds	r3, r7, #2
 800164a:	881a      	ldrh	r2, [r3, #0]
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001650:	e003      	b.n	800165a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001652:	1cbb      	adds	r3, r7, #2
 8001654:	881a      	ldrh	r2, [r3, #0]
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	629a      	str	r2, [r3, #40]	; 0x28
}
 800165a:	46c0      	nop			; (mov r8, r8)
 800165c:	46bd      	mov	sp, r7
 800165e:	b002      	add	sp, #8
 8001660:	bd80      	pop	{r7, pc}
	...

08001664 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b088      	sub	sp, #32
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	2b00      	cmp	r3, #0
 8001670:	d102      	bne.n	8001678 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001672:	2301      	movs	r3, #1
 8001674:	f000 fb76 	bl	8001d64 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	2201      	movs	r2, #1
 800167e:	4013      	ands	r3, r2
 8001680:	d100      	bne.n	8001684 <HAL_RCC_OscConfig+0x20>
 8001682:	e08e      	b.n	80017a2 <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001684:	4bc5      	ldr	r3, [pc, #788]	; (800199c <HAL_RCC_OscConfig+0x338>)
 8001686:	685b      	ldr	r3, [r3, #4]
 8001688:	220c      	movs	r2, #12
 800168a:	4013      	ands	r3, r2
 800168c:	2b04      	cmp	r3, #4
 800168e:	d00e      	beq.n	80016ae <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001690:	4bc2      	ldr	r3, [pc, #776]	; (800199c <HAL_RCC_OscConfig+0x338>)
 8001692:	685b      	ldr	r3, [r3, #4]
 8001694:	220c      	movs	r2, #12
 8001696:	4013      	ands	r3, r2
 8001698:	2b08      	cmp	r3, #8
 800169a:	d117      	bne.n	80016cc <HAL_RCC_OscConfig+0x68>
 800169c:	4bbf      	ldr	r3, [pc, #764]	; (800199c <HAL_RCC_OscConfig+0x338>)
 800169e:	685a      	ldr	r2, [r3, #4]
 80016a0:	23c0      	movs	r3, #192	; 0xc0
 80016a2:	025b      	lsls	r3, r3, #9
 80016a4:	401a      	ands	r2, r3
 80016a6:	2380      	movs	r3, #128	; 0x80
 80016a8:	025b      	lsls	r3, r3, #9
 80016aa:	429a      	cmp	r2, r3
 80016ac:	d10e      	bne.n	80016cc <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016ae:	4bbb      	ldr	r3, [pc, #748]	; (800199c <HAL_RCC_OscConfig+0x338>)
 80016b0:	681a      	ldr	r2, [r3, #0]
 80016b2:	2380      	movs	r3, #128	; 0x80
 80016b4:	029b      	lsls	r3, r3, #10
 80016b6:	4013      	ands	r3, r2
 80016b8:	d100      	bne.n	80016bc <HAL_RCC_OscConfig+0x58>
 80016ba:	e071      	b.n	80017a0 <HAL_RCC_OscConfig+0x13c>
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	685b      	ldr	r3, [r3, #4]
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d000      	beq.n	80016c6 <HAL_RCC_OscConfig+0x62>
 80016c4:	e06c      	b.n	80017a0 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 80016c6:	2301      	movs	r3, #1
 80016c8:	f000 fb4c 	bl	8001d64 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	685b      	ldr	r3, [r3, #4]
 80016d0:	2b01      	cmp	r3, #1
 80016d2:	d107      	bne.n	80016e4 <HAL_RCC_OscConfig+0x80>
 80016d4:	4bb1      	ldr	r3, [pc, #708]	; (800199c <HAL_RCC_OscConfig+0x338>)
 80016d6:	681a      	ldr	r2, [r3, #0]
 80016d8:	4bb0      	ldr	r3, [pc, #704]	; (800199c <HAL_RCC_OscConfig+0x338>)
 80016da:	2180      	movs	r1, #128	; 0x80
 80016dc:	0249      	lsls	r1, r1, #9
 80016de:	430a      	orrs	r2, r1
 80016e0:	601a      	str	r2, [r3, #0]
 80016e2:	e02f      	b.n	8001744 <HAL_RCC_OscConfig+0xe0>
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	685b      	ldr	r3, [r3, #4]
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d10c      	bne.n	8001706 <HAL_RCC_OscConfig+0xa2>
 80016ec:	4bab      	ldr	r3, [pc, #684]	; (800199c <HAL_RCC_OscConfig+0x338>)
 80016ee:	681a      	ldr	r2, [r3, #0]
 80016f0:	4baa      	ldr	r3, [pc, #680]	; (800199c <HAL_RCC_OscConfig+0x338>)
 80016f2:	49ab      	ldr	r1, [pc, #684]	; (80019a0 <HAL_RCC_OscConfig+0x33c>)
 80016f4:	400a      	ands	r2, r1
 80016f6:	601a      	str	r2, [r3, #0]
 80016f8:	4ba8      	ldr	r3, [pc, #672]	; (800199c <HAL_RCC_OscConfig+0x338>)
 80016fa:	681a      	ldr	r2, [r3, #0]
 80016fc:	4ba7      	ldr	r3, [pc, #668]	; (800199c <HAL_RCC_OscConfig+0x338>)
 80016fe:	49a9      	ldr	r1, [pc, #676]	; (80019a4 <HAL_RCC_OscConfig+0x340>)
 8001700:	400a      	ands	r2, r1
 8001702:	601a      	str	r2, [r3, #0]
 8001704:	e01e      	b.n	8001744 <HAL_RCC_OscConfig+0xe0>
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	685b      	ldr	r3, [r3, #4]
 800170a:	2b05      	cmp	r3, #5
 800170c:	d10e      	bne.n	800172c <HAL_RCC_OscConfig+0xc8>
 800170e:	4ba3      	ldr	r3, [pc, #652]	; (800199c <HAL_RCC_OscConfig+0x338>)
 8001710:	681a      	ldr	r2, [r3, #0]
 8001712:	4ba2      	ldr	r3, [pc, #648]	; (800199c <HAL_RCC_OscConfig+0x338>)
 8001714:	2180      	movs	r1, #128	; 0x80
 8001716:	02c9      	lsls	r1, r1, #11
 8001718:	430a      	orrs	r2, r1
 800171a:	601a      	str	r2, [r3, #0]
 800171c:	4b9f      	ldr	r3, [pc, #636]	; (800199c <HAL_RCC_OscConfig+0x338>)
 800171e:	681a      	ldr	r2, [r3, #0]
 8001720:	4b9e      	ldr	r3, [pc, #632]	; (800199c <HAL_RCC_OscConfig+0x338>)
 8001722:	2180      	movs	r1, #128	; 0x80
 8001724:	0249      	lsls	r1, r1, #9
 8001726:	430a      	orrs	r2, r1
 8001728:	601a      	str	r2, [r3, #0]
 800172a:	e00b      	b.n	8001744 <HAL_RCC_OscConfig+0xe0>
 800172c:	4b9b      	ldr	r3, [pc, #620]	; (800199c <HAL_RCC_OscConfig+0x338>)
 800172e:	681a      	ldr	r2, [r3, #0]
 8001730:	4b9a      	ldr	r3, [pc, #616]	; (800199c <HAL_RCC_OscConfig+0x338>)
 8001732:	499b      	ldr	r1, [pc, #620]	; (80019a0 <HAL_RCC_OscConfig+0x33c>)
 8001734:	400a      	ands	r2, r1
 8001736:	601a      	str	r2, [r3, #0]
 8001738:	4b98      	ldr	r3, [pc, #608]	; (800199c <HAL_RCC_OscConfig+0x338>)
 800173a:	681a      	ldr	r2, [r3, #0]
 800173c:	4b97      	ldr	r3, [pc, #604]	; (800199c <HAL_RCC_OscConfig+0x338>)
 800173e:	4999      	ldr	r1, [pc, #612]	; (80019a4 <HAL_RCC_OscConfig+0x340>)
 8001740:	400a      	ands	r2, r1
 8001742:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	685b      	ldr	r3, [r3, #4]
 8001748:	2b00      	cmp	r3, #0
 800174a:	d014      	beq.n	8001776 <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800174c:	f7ff f84a 	bl	80007e4 <HAL_GetTick>
 8001750:	0003      	movs	r3, r0
 8001752:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001754:	e008      	b.n	8001768 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001756:	f7ff f845 	bl	80007e4 <HAL_GetTick>
 800175a:	0002      	movs	r2, r0
 800175c:	69bb      	ldr	r3, [r7, #24]
 800175e:	1ad3      	subs	r3, r2, r3
 8001760:	2b64      	cmp	r3, #100	; 0x64
 8001762:	d901      	bls.n	8001768 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8001764:	2303      	movs	r3, #3
 8001766:	e2fd      	b.n	8001d64 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001768:	4b8c      	ldr	r3, [pc, #560]	; (800199c <HAL_RCC_OscConfig+0x338>)
 800176a:	681a      	ldr	r2, [r3, #0]
 800176c:	2380      	movs	r3, #128	; 0x80
 800176e:	029b      	lsls	r3, r3, #10
 8001770:	4013      	ands	r3, r2
 8001772:	d0f0      	beq.n	8001756 <HAL_RCC_OscConfig+0xf2>
 8001774:	e015      	b.n	80017a2 <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001776:	f7ff f835 	bl	80007e4 <HAL_GetTick>
 800177a:	0003      	movs	r3, r0
 800177c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800177e:	e008      	b.n	8001792 <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001780:	f7ff f830 	bl	80007e4 <HAL_GetTick>
 8001784:	0002      	movs	r2, r0
 8001786:	69bb      	ldr	r3, [r7, #24]
 8001788:	1ad3      	subs	r3, r2, r3
 800178a:	2b64      	cmp	r3, #100	; 0x64
 800178c:	d901      	bls.n	8001792 <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 800178e:	2303      	movs	r3, #3
 8001790:	e2e8      	b.n	8001d64 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001792:	4b82      	ldr	r3, [pc, #520]	; (800199c <HAL_RCC_OscConfig+0x338>)
 8001794:	681a      	ldr	r2, [r3, #0]
 8001796:	2380      	movs	r3, #128	; 0x80
 8001798:	029b      	lsls	r3, r3, #10
 800179a:	4013      	ands	r3, r2
 800179c:	d1f0      	bne.n	8001780 <HAL_RCC_OscConfig+0x11c>
 800179e:	e000      	b.n	80017a2 <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017a0:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	2202      	movs	r2, #2
 80017a8:	4013      	ands	r3, r2
 80017aa:	d100      	bne.n	80017ae <HAL_RCC_OscConfig+0x14a>
 80017ac:	e06c      	b.n	8001888 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80017ae:	4b7b      	ldr	r3, [pc, #492]	; (800199c <HAL_RCC_OscConfig+0x338>)
 80017b0:	685b      	ldr	r3, [r3, #4]
 80017b2:	220c      	movs	r2, #12
 80017b4:	4013      	ands	r3, r2
 80017b6:	d00e      	beq.n	80017d6 <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80017b8:	4b78      	ldr	r3, [pc, #480]	; (800199c <HAL_RCC_OscConfig+0x338>)
 80017ba:	685b      	ldr	r3, [r3, #4]
 80017bc:	220c      	movs	r2, #12
 80017be:	4013      	ands	r3, r2
 80017c0:	2b08      	cmp	r3, #8
 80017c2:	d11f      	bne.n	8001804 <HAL_RCC_OscConfig+0x1a0>
 80017c4:	4b75      	ldr	r3, [pc, #468]	; (800199c <HAL_RCC_OscConfig+0x338>)
 80017c6:	685a      	ldr	r2, [r3, #4]
 80017c8:	23c0      	movs	r3, #192	; 0xc0
 80017ca:	025b      	lsls	r3, r3, #9
 80017cc:	401a      	ands	r2, r3
 80017ce:	2380      	movs	r3, #128	; 0x80
 80017d0:	021b      	lsls	r3, r3, #8
 80017d2:	429a      	cmp	r2, r3
 80017d4:	d116      	bne.n	8001804 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80017d6:	4b71      	ldr	r3, [pc, #452]	; (800199c <HAL_RCC_OscConfig+0x338>)
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	2202      	movs	r2, #2
 80017dc:	4013      	ands	r3, r2
 80017de:	d005      	beq.n	80017ec <HAL_RCC_OscConfig+0x188>
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	68db      	ldr	r3, [r3, #12]
 80017e4:	2b01      	cmp	r3, #1
 80017e6:	d001      	beq.n	80017ec <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 80017e8:	2301      	movs	r3, #1
 80017ea:	e2bb      	b.n	8001d64 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017ec:	4b6b      	ldr	r3, [pc, #428]	; (800199c <HAL_RCC_OscConfig+0x338>)
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	22f8      	movs	r2, #248	; 0xf8
 80017f2:	4393      	bics	r3, r2
 80017f4:	0019      	movs	r1, r3
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	691b      	ldr	r3, [r3, #16]
 80017fa:	00da      	lsls	r2, r3, #3
 80017fc:	4b67      	ldr	r3, [pc, #412]	; (800199c <HAL_RCC_OscConfig+0x338>)
 80017fe:	430a      	orrs	r2, r1
 8001800:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001802:	e041      	b.n	8001888 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	68db      	ldr	r3, [r3, #12]
 8001808:	2b00      	cmp	r3, #0
 800180a:	d024      	beq.n	8001856 <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800180c:	4b63      	ldr	r3, [pc, #396]	; (800199c <HAL_RCC_OscConfig+0x338>)
 800180e:	681a      	ldr	r2, [r3, #0]
 8001810:	4b62      	ldr	r3, [pc, #392]	; (800199c <HAL_RCC_OscConfig+0x338>)
 8001812:	2101      	movs	r1, #1
 8001814:	430a      	orrs	r2, r1
 8001816:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001818:	f7fe ffe4 	bl	80007e4 <HAL_GetTick>
 800181c:	0003      	movs	r3, r0
 800181e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001820:	e008      	b.n	8001834 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001822:	f7fe ffdf 	bl	80007e4 <HAL_GetTick>
 8001826:	0002      	movs	r2, r0
 8001828:	69bb      	ldr	r3, [r7, #24]
 800182a:	1ad3      	subs	r3, r2, r3
 800182c:	2b02      	cmp	r3, #2
 800182e:	d901      	bls.n	8001834 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8001830:	2303      	movs	r3, #3
 8001832:	e297      	b.n	8001d64 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001834:	4b59      	ldr	r3, [pc, #356]	; (800199c <HAL_RCC_OscConfig+0x338>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	2202      	movs	r2, #2
 800183a:	4013      	ands	r3, r2
 800183c:	d0f1      	beq.n	8001822 <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800183e:	4b57      	ldr	r3, [pc, #348]	; (800199c <HAL_RCC_OscConfig+0x338>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	22f8      	movs	r2, #248	; 0xf8
 8001844:	4393      	bics	r3, r2
 8001846:	0019      	movs	r1, r3
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	691b      	ldr	r3, [r3, #16]
 800184c:	00da      	lsls	r2, r3, #3
 800184e:	4b53      	ldr	r3, [pc, #332]	; (800199c <HAL_RCC_OscConfig+0x338>)
 8001850:	430a      	orrs	r2, r1
 8001852:	601a      	str	r2, [r3, #0]
 8001854:	e018      	b.n	8001888 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001856:	4b51      	ldr	r3, [pc, #324]	; (800199c <HAL_RCC_OscConfig+0x338>)
 8001858:	681a      	ldr	r2, [r3, #0]
 800185a:	4b50      	ldr	r3, [pc, #320]	; (800199c <HAL_RCC_OscConfig+0x338>)
 800185c:	2101      	movs	r1, #1
 800185e:	438a      	bics	r2, r1
 8001860:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001862:	f7fe ffbf 	bl	80007e4 <HAL_GetTick>
 8001866:	0003      	movs	r3, r0
 8001868:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800186a:	e008      	b.n	800187e <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800186c:	f7fe ffba 	bl	80007e4 <HAL_GetTick>
 8001870:	0002      	movs	r2, r0
 8001872:	69bb      	ldr	r3, [r7, #24]
 8001874:	1ad3      	subs	r3, r2, r3
 8001876:	2b02      	cmp	r3, #2
 8001878:	d901      	bls.n	800187e <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 800187a:	2303      	movs	r3, #3
 800187c:	e272      	b.n	8001d64 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800187e:	4b47      	ldr	r3, [pc, #284]	; (800199c <HAL_RCC_OscConfig+0x338>)
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	2202      	movs	r2, #2
 8001884:	4013      	ands	r3, r2
 8001886:	d1f1      	bne.n	800186c <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	2208      	movs	r2, #8
 800188e:	4013      	ands	r3, r2
 8001890:	d036      	beq.n	8001900 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	69db      	ldr	r3, [r3, #28]
 8001896:	2b00      	cmp	r3, #0
 8001898:	d019      	beq.n	80018ce <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800189a:	4b40      	ldr	r3, [pc, #256]	; (800199c <HAL_RCC_OscConfig+0x338>)
 800189c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800189e:	4b3f      	ldr	r3, [pc, #252]	; (800199c <HAL_RCC_OscConfig+0x338>)
 80018a0:	2101      	movs	r1, #1
 80018a2:	430a      	orrs	r2, r1
 80018a4:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018a6:	f7fe ff9d 	bl	80007e4 <HAL_GetTick>
 80018aa:	0003      	movs	r3, r0
 80018ac:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018ae:	e008      	b.n	80018c2 <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80018b0:	f7fe ff98 	bl	80007e4 <HAL_GetTick>
 80018b4:	0002      	movs	r2, r0
 80018b6:	69bb      	ldr	r3, [r7, #24]
 80018b8:	1ad3      	subs	r3, r2, r3
 80018ba:	2b02      	cmp	r3, #2
 80018bc:	d901      	bls.n	80018c2 <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 80018be:	2303      	movs	r3, #3
 80018c0:	e250      	b.n	8001d64 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018c2:	4b36      	ldr	r3, [pc, #216]	; (800199c <HAL_RCC_OscConfig+0x338>)
 80018c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018c6:	2202      	movs	r2, #2
 80018c8:	4013      	ands	r3, r2
 80018ca:	d0f1      	beq.n	80018b0 <HAL_RCC_OscConfig+0x24c>
 80018cc:	e018      	b.n	8001900 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80018ce:	4b33      	ldr	r3, [pc, #204]	; (800199c <HAL_RCC_OscConfig+0x338>)
 80018d0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80018d2:	4b32      	ldr	r3, [pc, #200]	; (800199c <HAL_RCC_OscConfig+0x338>)
 80018d4:	2101      	movs	r1, #1
 80018d6:	438a      	bics	r2, r1
 80018d8:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018da:	f7fe ff83 	bl	80007e4 <HAL_GetTick>
 80018de:	0003      	movs	r3, r0
 80018e0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018e2:	e008      	b.n	80018f6 <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80018e4:	f7fe ff7e 	bl	80007e4 <HAL_GetTick>
 80018e8:	0002      	movs	r2, r0
 80018ea:	69bb      	ldr	r3, [r7, #24]
 80018ec:	1ad3      	subs	r3, r2, r3
 80018ee:	2b02      	cmp	r3, #2
 80018f0:	d901      	bls.n	80018f6 <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 80018f2:	2303      	movs	r3, #3
 80018f4:	e236      	b.n	8001d64 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018f6:	4b29      	ldr	r3, [pc, #164]	; (800199c <HAL_RCC_OscConfig+0x338>)
 80018f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018fa:	2202      	movs	r2, #2
 80018fc:	4013      	ands	r3, r2
 80018fe:	d1f1      	bne.n	80018e4 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	2204      	movs	r2, #4
 8001906:	4013      	ands	r3, r2
 8001908:	d100      	bne.n	800190c <HAL_RCC_OscConfig+0x2a8>
 800190a:	e0b5      	b.n	8001a78 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 800190c:	201f      	movs	r0, #31
 800190e:	183b      	adds	r3, r7, r0
 8001910:	2200      	movs	r2, #0
 8001912:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001914:	4b21      	ldr	r3, [pc, #132]	; (800199c <HAL_RCC_OscConfig+0x338>)
 8001916:	69da      	ldr	r2, [r3, #28]
 8001918:	2380      	movs	r3, #128	; 0x80
 800191a:	055b      	lsls	r3, r3, #21
 800191c:	4013      	ands	r3, r2
 800191e:	d110      	bne.n	8001942 <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001920:	4b1e      	ldr	r3, [pc, #120]	; (800199c <HAL_RCC_OscConfig+0x338>)
 8001922:	69da      	ldr	r2, [r3, #28]
 8001924:	4b1d      	ldr	r3, [pc, #116]	; (800199c <HAL_RCC_OscConfig+0x338>)
 8001926:	2180      	movs	r1, #128	; 0x80
 8001928:	0549      	lsls	r1, r1, #21
 800192a:	430a      	orrs	r2, r1
 800192c:	61da      	str	r2, [r3, #28]
 800192e:	4b1b      	ldr	r3, [pc, #108]	; (800199c <HAL_RCC_OscConfig+0x338>)
 8001930:	69da      	ldr	r2, [r3, #28]
 8001932:	2380      	movs	r3, #128	; 0x80
 8001934:	055b      	lsls	r3, r3, #21
 8001936:	4013      	ands	r3, r2
 8001938:	60fb      	str	r3, [r7, #12]
 800193a:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800193c:	183b      	adds	r3, r7, r0
 800193e:	2201      	movs	r2, #1
 8001940:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001942:	4b19      	ldr	r3, [pc, #100]	; (80019a8 <HAL_RCC_OscConfig+0x344>)
 8001944:	681a      	ldr	r2, [r3, #0]
 8001946:	2380      	movs	r3, #128	; 0x80
 8001948:	005b      	lsls	r3, r3, #1
 800194a:	4013      	ands	r3, r2
 800194c:	d11a      	bne.n	8001984 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800194e:	4b16      	ldr	r3, [pc, #88]	; (80019a8 <HAL_RCC_OscConfig+0x344>)
 8001950:	681a      	ldr	r2, [r3, #0]
 8001952:	4b15      	ldr	r3, [pc, #84]	; (80019a8 <HAL_RCC_OscConfig+0x344>)
 8001954:	2180      	movs	r1, #128	; 0x80
 8001956:	0049      	lsls	r1, r1, #1
 8001958:	430a      	orrs	r2, r1
 800195a:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800195c:	f7fe ff42 	bl	80007e4 <HAL_GetTick>
 8001960:	0003      	movs	r3, r0
 8001962:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001964:	e008      	b.n	8001978 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001966:	f7fe ff3d 	bl	80007e4 <HAL_GetTick>
 800196a:	0002      	movs	r2, r0
 800196c:	69bb      	ldr	r3, [r7, #24]
 800196e:	1ad3      	subs	r3, r2, r3
 8001970:	2b64      	cmp	r3, #100	; 0x64
 8001972:	d901      	bls.n	8001978 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 8001974:	2303      	movs	r3, #3
 8001976:	e1f5      	b.n	8001d64 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001978:	4b0b      	ldr	r3, [pc, #44]	; (80019a8 <HAL_RCC_OscConfig+0x344>)
 800197a:	681a      	ldr	r2, [r3, #0]
 800197c:	2380      	movs	r3, #128	; 0x80
 800197e:	005b      	lsls	r3, r3, #1
 8001980:	4013      	ands	r3, r2
 8001982:	d0f0      	beq.n	8001966 <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	689b      	ldr	r3, [r3, #8]
 8001988:	2b01      	cmp	r3, #1
 800198a:	d10f      	bne.n	80019ac <HAL_RCC_OscConfig+0x348>
 800198c:	4b03      	ldr	r3, [pc, #12]	; (800199c <HAL_RCC_OscConfig+0x338>)
 800198e:	6a1a      	ldr	r2, [r3, #32]
 8001990:	4b02      	ldr	r3, [pc, #8]	; (800199c <HAL_RCC_OscConfig+0x338>)
 8001992:	2101      	movs	r1, #1
 8001994:	430a      	orrs	r2, r1
 8001996:	621a      	str	r2, [r3, #32]
 8001998:	e036      	b.n	8001a08 <HAL_RCC_OscConfig+0x3a4>
 800199a:	46c0      	nop			; (mov r8, r8)
 800199c:	40021000 	.word	0x40021000
 80019a0:	fffeffff 	.word	0xfffeffff
 80019a4:	fffbffff 	.word	0xfffbffff
 80019a8:	40007000 	.word	0x40007000
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	689b      	ldr	r3, [r3, #8]
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d10c      	bne.n	80019ce <HAL_RCC_OscConfig+0x36a>
 80019b4:	4bca      	ldr	r3, [pc, #808]	; (8001ce0 <HAL_RCC_OscConfig+0x67c>)
 80019b6:	6a1a      	ldr	r2, [r3, #32]
 80019b8:	4bc9      	ldr	r3, [pc, #804]	; (8001ce0 <HAL_RCC_OscConfig+0x67c>)
 80019ba:	2101      	movs	r1, #1
 80019bc:	438a      	bics	r2, r1
 80019be:	621a      	str	r2, [r3, #32]
 80019c0:	4bc7      	ldr	r3, [pc, #796]	; (8001ce0 <HAL_RCC_OscConfig+0x67c>)
 80019c2:	6a1a      	ldr	r2, [r3, #32]
 80019c4:	4bc6      	ldr	r3, [pc, #792]	; (8001ce0 <HAL_RCC_OscConfig+0x67c>)
 80019c6:	2104      	movs	r1, #4
 80019c8:	438a      	bics	r2, r1
 80019ca:	621a      	str	r2, [r3, #32]
 80019cc:	e01c      	b.n	8001a08 <HAL_RCC_OscConfig+0x3a4>
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	689b      	ldr	r3, [r3, #8]
 80019d2:	2b05      	cmp	r3, #5
 80019d4:	d10c      	bne.n	80019f0 <HAL_RCC_OscConfig+0x38c>
 80019d6:	4bc2      	ldr	r3, [pc, #776]	; (8001ce0 <HAL_RCC_OscConfig+0x67c>)
 80019d8:	6a1a      	ldr	r2, [r3, #32]
 80019da:	4bc1      	ldr	r3, [pc, #772]	; (8001ce0 <HAL_RCC_OscConfig+0x67c>)
 80019dc:	2104      	movs	r1, #4
 80019de:	430a      	orrs	r2, r1
 80019e0:	621a      	str	r2, [r3, #32]
 80019e2:	4bbf      	ldr	r3, [pc, #764]	; (8001ce0 <HAL_RCC_OscConfig+0x67c>)
 80019e4:	6a1a      	ldr	r2, [r3, #32]
 80019e6:	4bbe      	ldr	r3, [pc, #760]	; (8001ce0 <HAL_RCC_OscConfig+0x67c>)
 80019e8:	2101      	movs	r1, #1
 80019ea:	430a      	orrs	r2, r1
 80019ec:	621a      	str	r2, [r3, #32]
 80019ee:	e00b      	b.n	8001a08 <HAL_RCC_OscConfig+0x3a4>
 80019f0:	4bbb      	ldr	r3, [pc, #748]	; (8001ce0 <HAL_RCC_OscConfig+0x67c>)
 80019f2:	6a1a      	ldr	r2, [r3, #32]
 80019f4:	4bba      	ldr	r3, [pc, #744]	; (8001ce0 <HAL_RCC_OscConfig+0x67c>)
 80019f6:	2101      	movs	r1, #1
 80019f8:	438a      	bics	r2, r1
 80019fa:	621a      	str	r2, [r3, #32]
 80019fc:	4bb8      	ldr	r3, [pc, #736]	; (8001ce0 <HAL_RCC_OscConfig+0x67c>)
 80019fe:	6a1a      	ldr	r2, [r3, #32]
 8001a00:	4bb7      	ldr	r3, [pc, #732]	; (8001ce0 <HAL_RCC_OscConfig+0x67c>)
 8001a02:	2104      	movs	r1, #4
 8001a04:	438a      	bics	r2, r1
 8001a06:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	689b      	ldr	r3, [r3, #8]
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d014      	beq.n	8001a3a <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a10:	f7fe fee8 	bl	80007e4 <HAL_GetTick>
 8001a14:	0003      	movs	r3, r0
 8001a16:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a18:	e009      	b.n	8001a2e <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001a1a:	f7fe fee3 	bl	80007e4 <HAL_GetTick>
 8001a1e:	0002      	movs	r2, r0
 8001a20:	69bb      	ldr	r3, [r7, #24]
 8001a22:	1ad3      	subs	r3, r2, r3
 8001a24:	4aaf      	ldr	r2, [pc, #700]	; (8001ce4 <HAL_RCC_OscConfig+0x680>)
 8001a26:	4293      	cmp	r3, r2
 8001a28:	d901      	bls.n	8001a2e <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8001a2a:	2303      	movs	r3, #3
 8001a2c:	e19a      	b.n	8001d64 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a2e:	4bac      	ldr	r3, [pc, #688]	; (8001ce0 <HAL_RCC_OscConfig+0x67c>)
 8001a30:	6a1b      	ldr	r3, [r3, #32]
 8001a32:	2202      	movs	r2, #2
 8001a34:	4013      	ands	r3, r2
 8001a36:	d0f0      	beq.n	8001a1a <HAL_RCC_OscConfig+0x3b6>
 8001a38:	e013      	b.n	8001a62 <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a3a:	f7fe fed3 	bl	80007e4 <HAL_GetTick>
 8001a3e:	0003      	movs	r3, r0
 8001a40:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a42:	e009      	b.n	8001a58 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001a44:	f7fe fece 	bl	80007e4 <HAL_GetTick>
 8001a48:	0002      	movs	r2, r0
 8001a4a:	69bb      	ldr	r3, [r7, #24]
 8001a4c:	1ad3      	subs	r3, r2, r3
 8001a4e:	4aa5      	ldr	r2, [pc, #660]	; (8001ce4 <HAL_RCC_OscConfig+0x680>)
 8001a50:	4293      	cmp	r3, r2
 8001a52:	d901      	bls.n	8001a58 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8001a54:	2303      	movs	r3, #3
 8001a56:	e185      	b.n	8001d64 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a58:	4ba1      	ldr	r3, [pc, #644]	; (8001ce0 <HAL_RCC_OscConfig+0x67c>)
 8001a5a:	6a1b      	ldr	r3, [r3, #32]
 8001a5c:	2202      	movs	r2, #2
 8001a5e:	4013      	ands	r3, r2
 8001a60:	d1f0      	bne.n	8001a44 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001a62:	231f      	movs	r3, #31
 8001a64:	18fb      	adds	r3, r7, r3
 8001a66:	781b      	ldrb	r3, [r3, #0]
 8001a68:	2b01      	cmp	r3, #1
 8001a6a:	d105      	bne.n	8001a78 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a6c:	4b9c      	ldr	r3, [pc, #624]	; (8001ce0 <HAL_RCC_OscConfig+0x67c>)
 8001a6e:	69da      	ldr	r2, [r3, #28]
 8001a70:	4b9b      	ldr	r3, [pc, #620]	; (8001ce0 <HAL_RCC_OscConfig+0x67c>)
 8001a72:	499d      	ldr	r1, [pc, #628]	; (8001ce8 <HAL_RCC_OscConfig+0x684>)
 8001a74:	400a      	ands	r2, r1
 8001a76:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	2210      	movs	r2, #16
 8001a7e:	4013      	ands	r3, r2
 8001a80:	d063      	beq.n	8001b4a <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	695b      	ldr	r3, [r3, #20]
 8001a86:	2b01      	cmp	r3, #1
 8001a88:	d12a      	bne.n	8001ae0 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001a8a:	4b95      	ldr	r3, [pc, #596]	; (8001ce0 <HAL_RCC_OscConfig+0x67c>)
 8001a8c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001a8e:	4b94      	ldr	r3, [pc, #592]	; (8001ce0 <HAL_RCC_OscConfig+0x67c>)
 8001a90:	2104      	movs	r1, #4
 8001a92:	430a      	orrs	r2, r1
 8001a94:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001a96:	4b92      	ldr	r3, [pc, #584]	; (8001ce0 <HAL_RCC_OscConfig+0x67c>)
 8001a98:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001a9a:	4b91      	ldr	r3, [pc, #580]	; (8001ce0 <HAL_RCC_OscConfig+0x67c>)
 8001a9c:	2101      	movs	r1, #1
 8001a9e:	430a      	orrs	r2, r1
 8001aa0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001aa2:	f7fe fe9f 	bl	80007e4 <HAL_GetTick>
 8001aa6:	0003      	movs	r3, r0
 8001aa8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001aaa:	e008      	b.n	8001abe <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001aac:	f7fe fe9a 	bl	80007e4 <HAL_GetTick>
 8001ab0:	0002      	movs	r2, r0
 8001ab2:	69bb      	ldr	r3, [r7, #24]
 8001ab4:	1ad3      	subs	r3, r2, r3
 8001ab6:	2b02      	cmp	r3, #2
 8001ab8:	d901      	bls.n	8001abe <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 8001aba:	2303      	movs	r3, #3
 8001abc:	e152      	b.n	8001d64 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001abe:	4b88      	ldr	r3, [pc, #544]	; (8001ce0 <HAL_RCC_OscConfig+0x67c>)
 8001ac0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ac2:	2202      	movs	r2, #2
 8001ac4:	4013      	ands	r3, r2
 8001ac6:	d0f1      	beq.n	8001aac <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001ac8:	4b85      	ldr	r3, [pc, #532]	; (8001ce0 <HAL_RCC_OscConfig+0x67c>)
 8001aca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001acc:	22f8      	movs	r2, #248	; 0xf8
 8001ace:	4393      	bics	r3, r2
 8001ad0:	0019      	movs	r1, r3
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	699b      	ldr	r3, [r3, #24]
 8001ad6:	00da      	lsls	r2, r3, #3
 8001ad8:	4b81      	ldr	r3, [pc, #516]	; (8001ce0 <HAL_RCC_OscConfig+0x67c>)
 8001ada:	430a      	orrs	r2, r1
 8001adc:	635a      	str	r2, [r3, #52]	; 0x34
 8001ade:	e034      	b.n	8001b4a <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	695b      	ldr	r3, [r3, #20]
 8001ae4:	3305      	adds	r3, #5
 8001ae6:	d111      	bne.n	8001b0c <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001ae8:	4b7d      	ldr	r3, [pc, #500]	; (8001ce0 <HAL_RCC_OscConfig+0x67c>)
 8001aea:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001aec:	4b7c      	ldr	r3, [pc, #496]	; (8001ce0 <HAL_RCC_OscConfig+0x67c>)
 8001aee:	2104      	movs	r1, #4
 8001af0:	438a      	bics	r2, r1
 8001af2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001af4:	4b7a      	ldr	r3, [pc, #488]	; (8001ce0 <HAL_RCC_OscConfig+0x67c>)
 8001af6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001af8:	22f8      	movs	r2, #248	; 0xf8
 8001afa:	4393      	bics	r3, r2
 8001afc:	0019      	movs	r1, r3
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	699b      	ldr	r3, [r3, #24]
 8001b02:	00da      	lsls	r2, r3, #3
 8001b04:	4b76      	ldr	r3, [pc, #472]	; (8001ce0 <HAL_RCC_OscConfig+0x67c>)
 8001b06:	430a      	orrs	r2, r1
 8001b08:	635a      	str	r2, [r3, #52]	; 0x34
 8001b0a:	e01e      	b.n	8001b4a <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001b0c:	4b74      	ldr	r3, [pc, #464]	; (8001ce0 <HAL_RCC_OscConfig+0x67c>)
 8001b0e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001b10:	4b73      	ldr	r3, [pc, #460]	; (8001ce0 <HAL_RCC_OscConfig+0x67c>)
 8001b12:	2104      	movs	r1, #4
 8001b14:	430a      	orrs	r2, r1
 8001b16:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001b18:	4b71      	ldr	r3, [pc, #452]	; (8001ce0 <HAL_RCC_OscConfig+0x67c>)
 8001b1a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001b1c:	4b70      	ldr	r3, [pc, #448]	; (8001ce0 <HAL_RCC_OscConfig+0x67c>)
 8001b1e:	2101      	movs	r1, #1
 8001b20:	438a      	bics	r2, r1
 8001b22:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b24:	f7fe fe5e 	bl	80007e4 <HAL_GetTick>
 8001b28:	0003      	movs	r3, r0
 8001b2a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001b2c:	e008      	b.n	8001b40 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001b2e:	f7fe fe59 	bl	80007e4 <HAL_GetTick>
 8001b32:	0002      	movs	r2, r0
 8001b34:	69bb      	ldr	r3, [r7, #24]
 8001b36:	1ad3      	subs	r3, r2, r3
 8001b38:	2b02      	cmp	r3, #2
 8001b3a:	d901      	bls.n	8001b40 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8001b3c:	2303      	movs	r3, #3
 8001b3e:	e111      	b.n	8001d64 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001b40:	4b67      	ldr	r3, [pc, #412]	; (8001ce0 <HAL_RCC_OscConfig+0x67c>)
 8001b42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b44:	2202      	movs	r2, #2
 8001b46:	4013      	ands	r3, r2
 8001b48:	d1f1      	bne.n	8001b2e <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	2220      	movs	r2, #32
 8001b50:	4013      	ands	r3, r2
 8001b52:	d05c      	beq.n	8001c0e <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001b54:	4b62      	ldr	r3, [pc, #392]	; (8001ce0 <HAL_RCC_OscConfig+0x67c>)
 8001b56:	685b      	ldr	r3, [r3, #4]
 8001b58:	220c      	movs	r2, #12
 8001b5a:	4013      	ands	r3, r2
 8001b5c:	2b0c      	cmp	r3, #12
 8001b5e:	d00e      	beq.n	8001b7e <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8001b60:	4b5f      	ldr	r3, [pc, #380]	; (8001ce0 <HAL_RCC_OscConfig+0x67c>)
 8001b62:	685b      	ldr	r3, [r3, #4]
 8001b64:	220c      	movs	r2, #12
 8001b66:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001b68:	2b08      	cmp	r3, #8
 8001b6a:	d114      	bne.n	8001b96 <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8001b6c:	4b5c      	ldr	r3, [pc, #368]	; (8001ce0 <HAL_RCC_OscConfig+0x67c>)
 8001b6e:	685a      	ldr	r2, [r3, #4]
 8001b70:	23c0      	movs	r3, #192	; 0xc0
 8001b72:	025b      	lsls	r3, r3, #9
 8001b74:	401a      	ands	r2, r3
 8001b76:	23c0      	movs	r3, #192	; 0xc0
 8001b78:	025b      	lsls	r3, r3, #9
 8001b7a:	429a      	cmp	r2, r3
 8001b7c:	d10b      	bne.n	8001b96 <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8001b7e:	4b58      	ldr	r3, [pc, #352]	; (8001ce0 <HAL_RCC_OscConfig+0x67c>)
 8001b80:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001b82:	2380      	movs	r3, #128	; 0x80
 8001b84:	025b      	lsls	r3, r3, #9
 8001b86:	4013      	ands	r3, r2
 8001b88:	d040      	beq.n	8001c0c <HAL_RCC_OscConfig+0x5a8>
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	6a1b      	ldr	r3, [r3, #32]
 8001b8e:	2b01      	cmp	r3, #1
 8001b90:	d03c      	beq.n	8001c0c <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8001b92:	2301      	movs	r3, #1
 8001b94:	e0e6      	b.n	8001d64 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	6a1b      	ldr	r3, [r3, #32]
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d01b      	beq.n	8001bd6 <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8001b9e:	4b50      	ldr	r3, [pc, #320]	; (8001ce0 <HAL_RCC_OscConfig+0x67c>)
 8001ba0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001ba2:	4b4f      	ldr	r3, [pc, #316]	; (8001ce0 <HAL_RCC_OscConfig+0x67c>)
 8001ba4:	2180      	movs	r1, #128	; 0x80
 8001ba6:	0249      	lsls	r1, r1, #9
 8001ba8:	430a      	orrs	r2, r1
 8001baa:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bac:	f7fe fe1a 	bl	80007e4 <HAL_GetTick>
 8001bb0:	0003      	movs	r3, r0
 8001bb2:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001bb4:	e008      	b.n	8001bc8 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001bb6:	f7fe fe15 	bl	80007e4 <HAL_GetTick>
 8001bba:	0002      	movs	r2, r0
 8001bbc:	69bb      	ldr	r3, [r7, #24]
 8001bbe:	1ad3      	subs	r3, r2, r3
 8001bc0:	2b02      	cmp	r3, #2
 8001bc2:	d901      	bls.n	8001bc8 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8001bc4:	2303      	movs	r3, #3
 8001bc6:	e0cd      	b.n	8001d64 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001bc8:	4b45      	ldr	r3, [pc, #276]	; (8001ce0 <HAL_RCC_OscConfig+0x67c>)
 8001bca:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001bcc:	2380      	movs	r3, #128	; 0x80
 8001bce:	025b      	lsls	r3, r3, #9
 8001bd0:	4013      	ands	r3, r2
 8001bd2:	d0f0      	beq.n	8001bb6 <HAL_RCC_OscConfig+0x552>
 8001bd4:	e01b      	b.n	8001c0e <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8001bd6:	4b42      	ldr	r3, [pc, #264]	; (8001ce0 <HAL_RCC_OscConfig+0x67c>)
 8001bd8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001bda:	4b41      	ldr	r3, [pc, #260]	; (8001ce0 <HAL_RCC_OscConfig+0x67c>)
 8001bdc:	4943      	ldr	r1, [pc, #268]	; (8001cec <HAL_RCC_OscConfig+0x688>)
 8001bde:	400a      	ands	r2, r1
 8001be0:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001be2:	f7fe fdff 	bl	80007e4 <HAL_GetTick>
 8001be6:	0003      	movs	r3, r0
 8001be8:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8001bea:	e008      	b.n	8001bfe <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001bec:	f7fe fdfa 	bl	80007e4 <HAL_GetTick>
 8001bf0:	0002      	movs	r2, r0
 8001bf2:	69bb      	ldr	r3, [r7, #24]
 8001bf4:	1ad3      	subs	r3, r2, r3
 8001bf6:	2b02      	cmp	r3, #2
 8001bf8:	d901      	bls.n	8001bfe <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8001bfa:	2303      	movs	r3, #3
 8001bfc:	e0b2      	b.n	8001d64 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8001bfe:	4b38      	ldr	r3, [pc, #224]	; (8001ce0 <HAL_RCC_OscConfig+0x67c>)
 8001c00:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001c02:	2380      	movs	r3, #128	; 0x80
 8001c04:	025b      	lsls	r3, r3, #9
 8001c06:	4013      	ands	r3, r2
 8001c08:	d1f0      	bne.n	8001bec <HAL_RCC_OscConfig+0x588>
 8001c0a:	e000      	b.n	8001c0e <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8001c0c:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d100      	bne.n	8001c18 <HAL_RCC_OscConfig+0x5b4>
 8001c16:	e0a4      	b.n	8001d62 <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c18:	4b31      	ldr	r3, [pc, #196]	; (8001ce0 <HAL_RCC_OscConfig+0x67c>)
 8001c1a:	685b      	ldr	r3, [r3, #4]
 8001c1c:	220c      	movs	r2, #12
 8001c1e:	4013      	ands	r3, r2
 8001c20:	2b08      	cmp	r3, #8
 8001c22:	d100      	bne.n	8001c26 <HAL_RCC_OscConfig+0x5c2>
 8001c24:	e078      	b.n	8001d18 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c2a:	2b02      	cmp	r3, #2
 8001c2c:	d14c      	bne.n	8001cc8 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c2e:	4b2c      	ldr	r3, [pc, #176]	; (8001ce0 <HAL_RCC_OscConfig+0x67c>)
 8001c30:	681a      	ldr	r2, [r3, #0]
 8001c32:	4b2b      	ldr	r3, [pc, #172]	; (8001ce0 <HAL_RCC_OscConfig+0x67c>)
 8001c34:	492e      	ldr	r1, [pc, #184]	; (8001cf0 <HAL_RCC_OscConfig+0x68c>)
 8001c36:	400a      	ands	r2, r1
 8001c38:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c3a:	f7fe fdd3 	bl	80007e4 <HAL_GetTick>
 8001c3e:	0003      	movs	r3, r0
 8001c40:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c42:	e008      	b.n	8001c56 <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c44:	f7fe fdce 	bl	80007e4 <HAL_GetTick>
 8001c48:	0002      	movs	r2, r0
 8001c4a:	69bb      	ldr	r3, [r7, #24]
 8001c4c:	1ad3      	subs	r3, r2, r3
 8001c4e:	2b02      	cmp	r3, #2
 8001c50:	d901      	bls.n	8001c56 <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8001c52:	2303      	movs	r3, #3
 8001c54:	e086      	b.n	8001d64 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c56:	4b22      	ldr	r3, [pc, #136]	; (8001ce0 <HAL_RCC_OscConfig+0x67c>)
 8001c58:	681a      	ldr	r2, [r3, #0]
 8001c5a:	2380      	movs	r3, #128	; 0x80
 8001c5c:	049b      	lsls	r3, r3, #18
 8001c5e:	4013      	ands	r3, r2
 8001c60:	d1f0      	bne.n	8001c44 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c62:	4b1f      	ldr	r3, [pc, #124]	; (8001ce0 <HAL_RCC_OscConfig+0x67c>)
 8001c64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c66:	220f      	movs	r2, #15
 8001c68:	4393      	bics	r3, r2
 8001c6a:	0019      	movs	r1, r3
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001c70:	4b1b      	ldr	r3, [pc, #108]	; (8001ce0 <HAL_RCC_OscConfig+0x67c>)
 8001c72:	430a      	orrs	r2, r1
 8001c74:	62da      	str	r2, [r3, #44]	; 0x2c
 8001c76:	4b1a      	ldr	r3, [pc, #104]	; (8001ce0 <HAL_RCC_OscConfig+0x67c>)
 8001c78:	685b      	ldr	r3, [r3, #4]
 8001c7a:	4a1e      	ldr	r2, [pc, #120]	; (8001cf4 <HAL_RCC_OscConfig+0x690>)
 8001c7c:	4013      	ands	r3, r2
 8001c7e:	0019      	movs	r1, r3
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c88:	431a      	orrs	r2, r3
 8001c8a:	4b15      	ldr	r3, [pc, #84]	; (8001ce0 <HAL_RCC_OscConfig+0x67c>)
 8001c8c:	430a      	orrs	r2, r1
 8001c8e:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c90:	4b13      	ldr	r3, [pc, #76]	; (8001ce0 <HAL_RCC_OscConfig+0x67c>)
 8001c92:	681a      	ldr	r2, [r3, #0]
 8001c94:	4b12      	ldr	r3, [pc, #72]	; (8001ce0 <HAL_RCC_OscConfig+0x67c>)
 8001c96:	2180      	movs	r1, #128	; 0x80
 8001c98:	0449      	lsls	r1, r1, #17
 8001c9a:	430a      	orrs	r2, r1
 8001c9c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c9e:	f7fe fda1 	bl	80007e4 <HAL_GetTick>
 8001ca2:	0003      	movs	r3, r0
 8001ca4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001ca6:	e008      	b.n	8001cba <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ca8:	f7fe fd9c 	bl	80007e4 <HAL_GetTick>
 8001cac:	0002      	movs	r2, r0
 8001cae:	69bb      	ldr	r3, [r7, #24]
 8001cb0:	1ad3      	subs	r3, r2, r3
 8001cb2:	2b02      	cmp	r3, #2
 8001cb4:	d901      	bls.n	8001cba <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 8001cb6:	2303      	movs	r3, #3
 8001cb8:	e054      	b.n	8001d64 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001cba:	4b09      	ldr	r3, [pc, #36]	; (8001ce0 <HAL_RCC_OscConfig+0x67c>)
 8001cbc:	681a      	ldr	r2, [r3, #0]
 8001cbe:	2380      	movs	r3, #128	; 0x80
 8001cc0:	049b      	lsls	r3, r3, #18
 8001cc2:	4013      	ands	r3, r2
 8001cc4:	d0f0      	beq.n	8001ca8 <HAL_RCC_OscConfig+0x644>
 8001cc6:	e04c      	b.n	8001d62 <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cc8:	4b05      	ldr	r3, [pc, #20]	; (8001ce0 <HAL_RCC_OscConfig+0x67c>)
 8001cca:	681a      	ldr	r2, [r3, #0]
 8001ccc:	4b04      	ldr	r3, [pc, #16]	; (8001ce0 <HAL_RCC_OscConfig+0x67c>)
 8001cce:	4908      	ldr	r1, [pc, #32]	; (8001cf0 <HAL_RCC_OscConfig+0x68c>)
 8001cd0:	400a      	ands	r2, r1
 8001cd2:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cd4:	f7fe fd86 	bl	80007e4 <HAL_GetTick>
 8001cd8:	0003      	movs	r3, r0
 8001cda:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001cdc:	e015      	b.n	8001d0a <HAL_RCC_OscConfig+0x6a6>
 8001cde:	46c0      	nop			; (mov r8, r8)
 8001ce0:	40021000 	.word	0x40021000
 8001ce4:	00001388 	.word	0x00001388
 8001ce8:	efffffff 	.word	0xefffffff
 8001cec:	fffeffff 	.word	0xfffeffff
 8001cf0:	feffffff 	.word	0xfeffffff
 8001cf4:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001cf8:	f7fe fd74 	bl	80007e4 <HAL_GetTick>
 8001cfc:	0002      	movs	r2, r0
 8001cfe:	69bb      	ldr	r3, [r7, #24]
 8001d00:	1ad3      	subs	r3, r2, r3
 8001d02:	2b02      	cmp	r3, #2
 8001d04:	d901      	bls.n	8001d0a <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8001d06:	2303      	movs	r3, #3
 8001d08:	e02c      	b.n	8001d64 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d0a:	4b18      	ldr	r3, [pc, #96]	; (8001d6c <HAL_RCC_OscConfig+0x708>)
 8001d0c:	681a      	ldr	r2, [r3, #0]
 8001d0e:	2380      	movs	r3, #128	; 0x80
 8001d10:	049b      	lsls	r3, r3, #18
 8001d12:	4013      	ands	r3, r2
 8001d14:	d1f0      	bne.n	8001cf8 <HAL_RCC_OscConfig+0x694>
 8001d16:	e024      	b.n	8001d62 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d1c:	2b01      	cmp	r3, #1
 8001d1e:	d101      	bne.n	8001d24 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8001d20:	2301      	movs	r3, #1
 8001d22:	e01f      	b.n	8001d64 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8001d24:	4b11      	ldr	r3, [pc, #68]	; (8001d6c <HAL_RCC_OscConfig+0x708>)
 8001d26:	685b      	ldr	r3, [r3, #4]
 8001d28:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001d2a:	4b10      	ldr	r3, [pc, #64]	; (8001d6c <HAL_RCC_OscConfig+0x708>)
 8001d2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d2e:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d30:	697a      	ldr	r2, [r7, #20]
 8001d32:	23c0      	movs	r3, #192	; 0xc0
 8001d34:	025b      	lsls	r3, r3, #9
 8001d36:	401a      	ands	r2, r3
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d3c:	429a      	cmp	r2, r3
 8001d3e:	d10e      	bne.n	8001d5e <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001d40:	693b      	ldr	r3, [r7, #16]
 8001d42:	220f      	movs	r2, #15
 8001d44:	401a      	ands	r2, r3
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d4a:	429a      	cmp	r2, r3
 8001d4c:	d107      	bne.n	8001d5e <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001d4e:	697a      	ldr	r2, [r7, #20]
 8001d50:	23f0      	movs	r3, #240	; 0xf0
 8001d52:	039b      	lsls	r3, r3, #14
 8001d54:	401a      	ands	r2, r3
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001d5a:	429a      	cmp	r2, r3
 8001d5c:	d001      	beq.n	8001d62 <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8001d5e:	2301      	movs	r3, #1
 8001d60:	e000      	b.n	8001d64 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8001d62:	2300      	movs	r3, #0
}
 8001d64:	0018      	movs	r0, r3
 8001d66:	46bd      	mov	sp, r7
 8001d68:	b008      	add	sp, #32
 8001d6a:	bd80      	pop	{r7, pc}
 8001d6c:	40021000 	.word	0x40021000

08001d70 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b084      	sub	sp, #16
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
 8001d78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d101      	bne.n	8001d84 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d80:	2301      	movs	r3, #1
 8001d82:	e0bf      	b.n	8001f04 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001d84:	4b61      	ldr	r3, [pc, #388]	; (8001f0c <HAL_RCC_ClockConfig+0x19c>)
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	2201      	movs	r2, #1
 8001d8a:	4013      	ands	r3, r2
 8001d8c:	683a      	ldr	r2, [r7, #0]
 8001d8e:	429a      	cmp	r2, r3
 8001d90:	d911      	bls.n	8001db6 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d92:	4b5e      	ldr	r3, [pc, #376]	; (8001f0c <HAL_RCC_ClockConfig+0x19c>)
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	2201      	movs	r2, #1
 8001d98:	4393      	bics	r3, r2
 8001d9a:	0019      	movs	r1, r3
 8001d9c:	4b5b      	ldr	r3, [pc, #364]	; (8001f0c <HAL_RCC_ClockConfig+0x19c>)
 8001d9e:	683a      	ldr	r2, [r7, #0]
 8001da0:	430a      	orrs	r2, r1
 8001da2:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001da4:	4b59      	ldr	r3, [pc, #356]	; (8001f0c <HAL_RCC_ClockConfig+0x19c>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	2201      	movs	r2, #1
 8001daa:	4013      	ands	r3, r2
 8001dac:	683a      	ldr	r2, [r7, #0]
 8001dae:	429a      	cmp	r2, r3
 8001db0:	d001      	beq.n	8001db6 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8001db2:	2301      	movs	r3, #1
 8001db4:	e0a6      	b.n	8001f04 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	2202      	movs	r2, #2
 8001dbc:	4013      	ands	r3, r2
 8001dbe:	d015      	beq.n	8001dec <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	2204      	movs	r2, #4
 8001dc6:	4013      	ands	r3, r2
 8001dc8:	d006      	beq.n	8001dd8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001dca:	4b51      	ldr	r3, [pc, #324]	; (8001f10 <HAL_RCC_ClockConfig+0x1a0>)
 8001dcc:	685a      	ldr	r2, [r3, #4]
 8001dce:	4b50      	ldr	r3, [pc, #320]	; (8001f10 <HAL_RCC_ClockConfig+0x1a0>)
 8001dd0:	21e0      	movs	r1, #224	; 0xe0
 8001dd2:	00c9      	lsls	r1, r1, #3
 8001dd4:	430a      	orrs	r2, r1
 8001dd6:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001dd8:	4b4d      	ldr	r3, [pc, #308]	; (8001f10 <HAL_RCC_ClockConfig+0x1a0>)
 8001dda:	685b      	ldr	r3, [r3, #4]
 8001ddc:	22f0      	movs	r2, #240	; 0xf0
 8001dde:	4393      	bics	r3, r2
 8001de0:	0019      	movs	r1, r3
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	689a      	ldr	r2, [r3, #8]
 8001de6:	4b4a      	ldr	r3, [pc, #296]	; (8001f10 <HAL_RCC_ClockConfig+0x1a0>)
 8001de8:	430a      	orrs	r2, r1
 8001dea:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	2201      	movs	r2, #1
 8001df2:	4013      	ands	r3, r2
 8001df4:	d04c      	beq.n	8001e90 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	685b      	ldr	r3, [r3, #4]
 8001dfa:	2b01      	cmp	r3, #1
 8001dfc:	d107      	bne.n	8001e0e <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001dfe:	4b44      	ldr	r3, [pc, #272]	; (8001f10 <HAL_RCC_ClockConfig+0x1a0>)
 8001e00:	681a      	ldr	r2, [r3, #0]
 8001e02:	2380      	movs	r3, #128	; 0x80
 8001e04:	029b      	lsls	r3, r3, #10
 8001e06:	4013      	ands	r3, r2
 8001e08:	d120      	bne.n	8001e4c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001e0a:	2301      	movs	r3, #1
 8001e0c:	e07a      	b.n	8001f04 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	685b      	ldr	r3, [r3, #4]
 8001e12:	2b02      	cmp	r3, #2
 8001e14:	d107      	bne.n	8001e26 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e16:	4b3e      	ldr	r3, [pc, #248]	; (8001f10 <HAL_RCC_ClockConfig+0x1a0>)
 8001e18:	681a      	ldr	r2, [r3, #0]
 8001e1a:	2380      	movs	r3, #128	; 0x80
 8001e1c:	049b      	lsls	r3, r3, #18
 8001e1e:	4013      	ands	r3, r2
 8001e20:	d114      	bne.n	8001e4c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001e22:	2301      	movs	r3, #1
 8001e24:	e06e      	b.n	8001f04 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	685b      	ldr	r3, [r3, #4]
 8001e2a:	2b03      	cmp	r3, #3
 8001e2c:	d107      	bne.n	8001e3e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001e2e:	4b38      	ldr	r3, [pc, #224]	; (8001f10 <HAL_RCC_ClockConfig+0x1a0>)
 8001e30:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001e32:	2380      	movs	r3, #128	; 0x80
 8001e34:	025b      	lsls	r3, r3, #9
 8001e36:	4013      	ands	r3, r2
 8001e38:	d108      	bne.n	8001e4c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001e3a:	2301      	movs	r3, #1
 8001e3c:	e062      	b.n	8001f04 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e3e:	4b34      	ldr	r3, [pc, #208]	; (8001f10 <HAL_RCC_ClockConfig+0x1a0>)
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	2202      	movs	r2, #2
 8001e44:	4013      	ands	r3, r2
 8001e46:	d101      	bne.n	8001e4c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001e48:	2301      	movs	r3, #1
 8001e4a:	e05b      	b.n	8001f04 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e4c:	4b30      	ldr	r3, [pc, #192]	; (8001f10 <HAL_RCC_ClockConfig+0x1a0>)
 8001e4e:	685b      	ldr	r3, [r3, #4]
 8001e50:	2203      	movs	r2, #3
 8001e52:	4393      	bics	r3, r2
 8001e54:	0019      	movs	r1, r3
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	685a      	ldr	r2, [r3, #4]
 8001e5a:	4b2d      	ldr	r3, [pc, #180]	; (8001f10 <HAL_RCC_ClockConfig+0x1a0>)
 8001e5c:	430a      	orrs	r2, r1
 8001e5e:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001e60:	f7fe fcc0 	bl	80007e4 <HAL_GetTick>
 8001e64:	0003      	movs	r3, r0
 8001e66:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e68:	e009      	b.n	8001e7e <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e6a:	f7fe fcbb 	bl	80007e4 <HAL_GetTick>
 8001e6e:	0002      	movs	r2, r0
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	1ad3      	subs	r3, r2, r3
 8001e74:	4a27      	ldr	r2, [pc, #156]	; (8001f14 <HAL_RCC_ClockConfig+0x1a4>)
 8001e76:	4293      	cmp	r3, r2
 8001e78:	d901      	bls.n	8001e7e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001e7a:	2303      	movs	r3, #3
 8001e7c:	e042      	b.n	8001f04 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e7e:	4b24      	ldr	r3, [pc, #144]	; (8001f10 <HAL_RCC_ClockConfig+0x1a0>)
 8001e80:	685b      	ldr	r3, [r3, #4]
 8001e82:	220c      	movs	r2, #12
 8001e84:	401a      	ands	r2, r3
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	685b      	ldr	r3, [r3, #4]
 8001e8a:	009b      	lsls	r3, r3, #2
 8001e8c:	429a      	cmp	r2, r3
 8001e8e:	d1ec      	bne.n	8001e6a <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001e90:	4b1e      	ldr	r3, [pc, #120]	; (8001f0c <HAL_RCC_ClockConfig+0x19c>)
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	2201      	movs	r2, #1
 8001e96:	4013      	ands	r3, r2
 8001e98:	683a      	ldr	r2, [r7, #0]
 8001e9a:	429a      	cmp	r2, r3
 8001e9c:	d211      	bcs.n	8001ec2 <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e9e:	4b1b      	ldr	r3, [pc, #108]	; (8001f0c <HAL_RCC_ClockConfig+0x19c>)
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	2201      	movs	r2, #1
 8001ea4:	4393      	bics	r3, r2
 8001ea6:	0019      	movs	r1, r3
 8001ea8:	4b18      	ldr	r3, [pc, #96]	; (8001f0c <HAL_RCC_ClockConfig+0x19c>)
 8001eaa:	683a      	ldr	r2, [r7, #0]
 8001eac:	430a      	orrs	r2, r1
 8001eae:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001eb0:	4b16      	ldr	r3, [pc, #88]	; (8001f0c <HAL_RCC_ClockConfig+0x19c>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	2201      	movs	r2, #1
 8001eb6:	4013      	ands	r3, r2
 8001eb8:	683a      	ldr	r2, [r7, #0]
 8001eba:	429a      	cmp	r2, r3
 8001ebc:	d001      	beq.n	8001ec2 <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8001ebe:	2301      	movs	r3, #1
 8001ec0:	e020      	b.n	8001f04 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	2204      	movs	r2, #4
 8001ec8:	4013      	ands	r3, r2
 8001eca:	d009      	beq.n	8001ee0 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001ecc:	4b10      	ldr	r3, [pc, #64]	; (8001f10 <HAL_RCC_ClockConfig+0x1a0>)
 8001ece:	685b      	ldr	r3, [r3, #4]
 8001ed0:	4a11      	ldr	r2, [pc, #68]	; (8001f18 <HAL_RCC_ClockConfig+0x1a8>)
 8001ed2:	4013      	ands	r3, r2
 8001ed4:	0019      	movs	r1, r3
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	68da      	ldr	r2, [r3, #12]
 8001eda:	4b0d      	ldr	r3, [pc, #52]	; (8001f10 <HAL_RCC_ClockConfig+0x1a0>)
 8001edc:	430a      	orrs	r2, r1
 8001ede:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001ee0:	f000 f820 	bl	8001f24 <HAL_RCC_GetSysClockFreq>
 8001ee4:	0001      	movs	r1, r0
 8001ee6:	4b0a      	ldr	r3, [pc, #40]	; (8001f10 <HAL_RCC_ClockConfig+0x1a0>)
 8001ee8:	685b      	ldr	r3, [r3, #4]
 8001eea:	091b      	lsrs	r3, r3, #4
 8001eec:	220f      	movs	r2, #15
 8001eee:	4013      	ands	r3, r2
 8001ef0:	4a0a      	ldr	r2, [pc, #40]	; (8001f1c <HAL_RCC_ClockConfig+0x1ac>)
 8001ef2:	5cd3      	ldrb	r3, [r2, r3]
 8001ef4:	000a      	movs	r2, r1
 8001ef6:	40da      	lsrs	r2, r3
 8001ef8:	4b09      	ldr	r3, [pc, #36]	; (8001f20 <HAL_RCC_ClockConfig+0x1b0>)
 8001efa:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001efc:	2000      	movs	r0, #0
 8001efe:	f7fe fc2b 	bl	8000758 <HAL_InitTick>
  
  return HAL_OK;
 8001f02:	2300      	movs	r3, #0
}
 8001f04:	0018      	movs	r0, r3
 8001f06:	46bd      	mov	sp, r7
 8001f08:	b004      	add	sp, #16
 8001f0a:	bd80      	pop	{r7, pc}
 8001f0c:	40022000 	.word	0x40022000
 8001f10:	40021000 	.word	0x40021000
 8001f14:	00001388 	.word	0x00001388
 8001f18:	fffff8ff 	.word	0xfffff8ff
 8001f1c:	08002aec 	.word	0x08002aec
 8001f20:	20000000 	.word	0x20000000

08001f24 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f24:	b590      	push	{r4, r7, lr}
 8001f26:	b08f      	sub	sp, #60	; 0x3c
 8001f28:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8001f2a:	2314      	movs	r3, #20
 8001f2c:	18fb      	adds	r3, r7, r3
 8001f2e:	4a38      	ldr	r2, [pc, #224]	; (8002010 <HAL_RCC_GetSysClockFreq+0xec>)
 8001f30:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001f32:	c313      	stmia	r3!, {r0, r1, r4}
 8001f34:	6812      	ldr	r2, [r2, #0]
 8001f36:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8001f38:	1d3b      	adds	r3, r7, #4
 8001f3a:	4a36      	ldr	r2, [pc, #216]	; (8002014 <HAL_RCC_GetSysClockFreq+0xf0>)
 8001f3c:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001f3e:	c313      	stmia	r3!, {r0, r1, r4}
 8001f40:	6812      	ldr	r2, [r2, #0]
 8001f42:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001f44:	2300      	movs	r3, #0
 8001f46:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001f48:	2300      	movs	r3, #0
 8001f4a:	62bb      	str	r3, [r7, #40]	; 0x28
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	637b      	str	r3, [r7, #52]	; 0x34
 8001f50:	2300      	movs	r3, #0
 8001f52:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8001f54:	2300      	movs	r3, #0
 8001f56:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8001f58:	4b2f      	ldr	r3, [pc, #188]	; (8002018 <HAL_RCC_GetSysClockFreq+0xf4>)
 8001f5a:	685b      	ldr	r3, [r3, #4]
 8001f5c:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001f5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f60:	220c      	movs	r2, #12
 8001f62:	4013      	ands	r3, r2
 8001f64:	2b0c      	cmp	r3, #12
 8001f66:	d047      	beq.n	8001ff8 <HAL_RCC_GetSysClockFreq+0xd4>
 8001f68:	d849      	bhi.n	8001ffe <HAL_RCC_GetSysClockFreq+0xda>
 8001f6a:	2b04      	cmp	r3, #4
 8001f6c:	d002      	beq.n	8001f74 <HAL_RCC_GetSysClockFreq+0x50>
 8001f6e:	2b08      	cmp	r3, #8
 8001f70:	d003      	beq.n	8001f7a <HAL_RCC_GetSysClockFreq+0x56>
 8001f72:	e044      	b.n	8001ffe <HAL_RCC_GetSysClockFreq+0xda>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001f74:	4b29      	ldr	r3, [pc, #164]	; (800201c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001f76:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001f78:	e044      	b.n	8002004 <HAL_RCC_GetSysClockFreq+0xe0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001f7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f7c:	0c9b      	lsrs	r3, r3, #18
 8001f7e:	220f      	movs	r2, #15
 8001f80:	4013      	ands	r3, r2
 8001f82:	2214      	movs	r2, #20
 8001f84:	18ba      	adds	r2, r7, r2
 8001f86:	5cd3      	ldrb	r3, [r2, r3]
 8001f88:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001f8a:	4b23      	ldr	r3, [pc, #140]	; (8002018 <HAL_RCC_GetSysClockFreq+0xf4>)
 8001f8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f8e:	220f      	movs	r2, #15
 8001f90:	4013      	ands	r3, r2
 8001f92:	1d3a      	adds	r2, r7, #4
 8001f94:	5cd3      	ldrb	r3, [r2, r3]
 8001f96:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001f98:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001f9a:	23c0      	movs	r3, #192	; 0xc0
 8001f9c:	025b      	lsls	r3, r3, #9
 8001f9e:	401a      	ands	r2, r3
 8001fa0:	2380      	movs	r3, #128	; 0x80
 8001fa2:	025b      	lsls	r3, r3, #9
 8001fa4:	429a      	cmp	r2, r3
 8001fa6:	d109      	bne.n	8001fbc <HAL_RCC_GetSysClockFreq+0x98>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001fa8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001faa:	481c      	ldr	r0, [pc, #112]	; (800201c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001fac:	f7fe f8aa 	bl	8000104 <__udivsi3>
 8001fb0:	0003      	movs	r3, r0
 8001fb2:	001a      	movs	r2, r3
 8001fb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fb6:	4353      	muls	r3, r2
 8001fb8:	637b      	str	r3, [r7, #52]	; 0x34
 8001fba:	e01a      	b.n	8001ff2 <HAL_RCC_GetSysClockFreq+0xce>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8001fbc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001fbe:	23c0      	movs	r3, #192	; 0xc0
 8001fc0:	025b      	lsls	r3, r3, #9
 8001fc2:	401a      	ands	r2, r3
 8001fc4:	23c0      	movs	r3, #192	; 0xc0
 8001fc6:	025b      	lsls	r3, r3, #9
 8001fc8:	429a      	cmp	r2, r3
 8001fca:	d109      	bne.n	8001fe0 <HAL_RCC_GetSysClockFreq+0xbc>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001fcc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001fce:	4814      	ldr	r0, [pc, #80]	; (8002020 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001fd0:	f7fe f898 	bl	8000104 <__udivsi3>
 8001fd4:	0003      	movs	r3, r0
 8001fd6:	001a      	movs	r2, r3
 8001fd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fda:	4353      	muls	r3, r2
 8001fdc:	637b      	str	r3, [r7, #52]	; 0x34
 8001fde:	e008      	b.n	8001ff2 <HAL_RCC_GetSysClockFreq+0xce>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001fe0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001fe2:	480e      	ldr	r0, [pc, #56]	; (800201c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001fe4:	f7fe f88e 	bl	8000104 <__udivsi3>
 8001fe8:	0003      	movs	r3, r0
 8001fea:	001a      	movs	r2, r3
 8001fec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fee:	4353      	muls	r3, r2
 8001ff0:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8001ff2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ff4:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001ff6:	e005      	b.n	8002004 <HAL_RCC_GetSysClockFreq+0xe0>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8001ff8:	4b09      	ldr	r3, [pc, #36]	; (8002020 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001ffa:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001ffc:	e002      	b.n	8002004 <HAL_RCC_GetSysClockFreq+0xe0>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001ffe:	4b07      	ldr	r3, [pc, #28]	; (800201c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002000:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002002:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002004:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8002006:	0018      	movs	r0, r3
 8002008:	46bd      	mov	sp, r7
 800200a:	b00f      	add	sp, #60	; 0x3c
 800200c:	bd90      	pop	{r4, r7, pc}
 800200e:	46c0      	nop			; (mov r8, r8)
 8002010:	08002acc 	.word	0x08002acc
 8002014:	08002adc 	.word	0x08002adc
 8002018:	40021000 	.word	0x40021000
 800201c:	007a1200 	.word	0x007a1200
 8002020:	02dc6c00 	.word	0x02dc6c00

08002024 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002028:	4b02      	ldr	r3, [pc, #8]	; (8002034 <HAL_RCC_GetHCLKFreq+0x10>)
 800202a:	681b      	ldr	r3, [r3, #0]
}
 800202c:	0018      	movs	r0, r3
 800202e:	46bd      	mov	sp, r7
 8002030:	bd80      	pop	{r7, pc}
 8002032:	46c0      	nop			; (mov r8, r8)
 8002034:	20000000 	.word	0x20000000

08002038 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 800203c:	f7ff fff2 	bl	8002024 <HAL_RCC_GetHCLKFreq>
 8002040:	0001      	movs	r1, r0
 8002042:	4b06      	ldr	r3, [pc, #24]	; (800205c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002044:	685b      	ldr	r3, [r3, #4]
 8002046:	0a1b      	lsrs	r3, r3, #8
 8002048:	2207      	movs	r2, #7
 800204a:	4013      	ands	r3, r2
 800204c:	4a04      	ldr	r2, [pc, #16]	; (8002060 <HAL_RCC_GetPCLK1Freq+0x28>)
 800204e:	5cd3      	ldrb	r3, [r2, r3]
 8002050:	40d9      	lsrs	r1, r3
 8002052:	000b      	movs	r3, r1
}    
 8002054:	0018      	movs	r0, r3
 8002056:	46bd      	mov	sp, r7
 8002058:	bd80      	pop	{r7, pc}
 800205a:	46c0      	nop			; (mov r8, r8)
 800205c:	40021000 	.word	0x40021000
 8002060:	08002afc 	.word	0x08002afc

08002064 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b086      	sub	sp, #24
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800206c:	2300      	movs	r3, #0
 800206e:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8002070:	2300      	movs	r3, #0
 8002072:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681a      	ldr	r2, [r3, #0]
 8002078:	2380      	movs	r3, #128	; 0x80
 800207a:	025b      	lsls	r3, r3, #9
 800207c:	4013      	ands	r3, r2
 800207e:	d100      	bne.n	8002082 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8002080:	e08e      	b.n	80021a0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8002082:	2017      	movs	r0, #23
 8002084:	183b      	adds	r3, r7, r0
 8002086:	2200      	movs	r2, #0
 8002088:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800208a:	4b6e      	ldr	r3, [pc, #440]	; (8002244 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800208c:	69da      	ldr	r2, [r3, #28]
 800208e:	2380      	movs	r3, #128	; 0x80
 8002090:	055b      	lsls	r3, r3, #21
 8002092:	4013      	ands	r3, r2
 8002094:	d110      	bne.n	80020b8 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002096:	4b6b      	ldr	r3, [pc, #428]	; (8002244 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002098:	69da      	ldr	r2, [r3, #28]
 800209a:	4b6a      	ldr	r3, [pc, #424]	; (8002244 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800209c:	2180      	movs	r1, #128	; 0x80
 800209e:	0549      	lsls	r1, r1, #21
 80020a0:	430a      	orrs	r2, r1
 80020a2:	61da      	str	r2, [r3, #28]
 80020a4:	4b67      	ldr	r3, [pc, #412]	; (8002244 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80020a6:	69da      	ldr	r2, [r3, #28]
 80020a8:	2380      	movs	r3, #128	; 0x80
 80020aa:	055b      	lsls	r3, r3, #21
 80020ac:	4013      	ands	r3, r2
 80020ae:	60bb      	str	r3, [r7, #8]
 80020b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80020b2:	183b      	adds	r3, r7, r0
 80020b4:	2201      	movs	r2, #1
 80020b6:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020b8:	4b63      	ldr	r3, [pc, #396]	; (8002248 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80020ba:	681a      	ldr	r2, [r3, #0]
 80020bc:	2380      	movs	r3, #128	; 0x80
 80020be:	005b      	lsls	r3, r3, #1
 80020c0:	4013      	ands	r3, r2
 80020c2:	d11a      	bne.n	80020fa <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80020c4:	4b60      	ldr	r3, [pc, #384]	; (8002248 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80020c6:	681a      	ldr	r2, [r3, #0]
 80020c8:	4b5f      	ldr	r3, [pc, #380]	; (8002248 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80020ca:	2180      	movs	r1, #128	; 0x80
 80020cc:	0049      	lsls	r1, r1, #1
 80020ce:	430a      	orrs	r2, r1
 80020d0:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80020d2:	f7fe fb87 	bl	80007e4 <HAL_GetTick>
 80020d6:	0003      	movs	r3, r0
 80020d8:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020da:	e008      	b.n	80020ee <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020dc:	f7fe fb82 	bl	80007e4 <HAL_GetTick>
 80020e0:	0002      	movs	r2, r0
 80020e2:	693b      	ldr	r3, [r7, #16]
 80020e4:	1ad3      	subs	r3, r2, r3
 80020e6:	2b64      	cmp	r3, #100	; 0x64
 80020e8:	d901      	bls.n	80020ee <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 80020ea:	2303      	movs	r3, #3
 80020ec:	e0a6      	b.n	800223c <HAL_RCCEx_PeriphCLKConfig+0x1d8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020ee:	4b56      	ldr	r3, [pc, #344]	; (8002248 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80020f0:	681a      	ldr	r2, [r3, #0]
 80020f2:	2380      	movs	r3, #128	; 0x80
 80020f4:	005b      	lsls	r3, r3, #1
 80020f6:	4013      	ands	r3, r2
 80020f8:	d0f0      	beq.n	80020dc <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80020fa:	4b52      	ldr	r3, [pc, #328]	; (8002244 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80020fc:	6a1a      	ldr	r2, [r3, #32]
 80020fe:	23c0      	movs	r3, #192	; 0xc0
 8002100:	009b      	lsls	r3, r3, #2
 8002102:	4013      	ands	r3, r2
 8002104:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	2b00      	cmp	r3, #0
 800210a:	d034      	beq.n	8002176 <HAL_RCCEx_PeriphCLKConfig+0x112>
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	685a      	ldr	r2, [r3, #4]
 8002110:	23c0      	movs	r3, #192	; 0xc0
 8002112:	009b      	lsls	r3, r3, #2
 8002114:	4013      	ands	r3, r2
 8002116:	68fa      	ldr	r2, [r7, #12]
 8002118:	429a      	cmp	r2, r3
 800211a:	d02c      	beq.n	8002176 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800211c:	4b49      	ldr	r3, [pc, #292]	; (8002244 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800211e:	6a1b      	ldr	r3, [r3, #32]
 8002120:	4a4a      	ldr	r2, [pc, #296]	; (800224c <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8002122:	4013      	ands	r3, r2
 8002124:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002126:	4b47      	ldr	r3, [pc, #284]	; (8002244 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002128:	6a1a      	ldr	r2, [r3, #32]
 800212a:	4b46      	ldr	r3, [pc, #280]	; (8002244 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800212c:	2180      	movs	r1, #128	; 0x80
 800212e:	0249      	lsls	r1, r1, #9
 8002130:	430a      	orrs	r2, r1
 8002132:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002134:	4b43      	ldr	r3, [pc, #268]	; (8002244 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002136:	6a1a      	ldr	r2, [r3, #32]
 8002138:	4b42      	ldr	r3, [pc, #264]	; (8002244 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800213a:	4945      	ldr	r1, [pc, #276]	; (8002250 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 800213c:	400a      	ands	r2, r1
 800213e:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002140:	4b40      	ldr	r3, [pc, #256]	; (8002244 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002142:	68fa      	ldr	r2, [r7, #12]
 8002144:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	2201      	movs	r2, #1
 800214a:	4013      	ands	r3, r2
 800214c:	d013      	beq.n	8002176 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800214e:	f7fe fb49 	bl	80007e4 <HAL_GetTick>
 8002152:	0003      	movs	r3, r0
 8002154:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002156:	e009      	b.n	800216c <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002158:	f7fe fb44 	bl	80007e4 <HAL_GetTick>
 800215c:	0002      	movs	r2, r0
 800215e:	693b      	ldr	r3, [r7, #16]
 8002160:	1ad3      	subs	r3, r2, r3
 8002162:	4a3c      	ldr	r2, [pc, #240]	; (8002254 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8002164:	4293      	cmp	r3, r2
 8002166:	d901      	bls.n	800216c <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002168:	2303      	movs	r3, #3
 800216a:	e067      	b.n	800223c <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800216c:	4b35      	ldr	r3, [pc, #212]	; (8002244 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800216e:	6a1b      	ldr	r3, [r3, #32]
 8002170:	2202      	movs	r2, #2
 8002172:	4013      	ands	r3, r2
 8002174:	d0f0      	beq.n	8002158 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002176:	4b33      	ldr	r3, [pc, #204]	; (8002244 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002178:	6a1b      	ldr	r3, [r3, #32]
 800217a:	4a34      	ldr	r2, [pc, #208]	; (800224c <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 800217c:	4013      	ands	r3, r2
 800217e:	0019      	movs	r1, r3
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	685a      	ldr	r2, [r3, #4]
 8002184:	4b2f      	ldr	r3, [pc, #188]	; (8002244 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002186:	430a      	orrs	r2, r1
 8002188:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800218a:	2317      	movs	r3, #23
 800218c:	18fb      	adds	r3, r7, r3
 800218e:	781b      	ldrb	r3, [r3, #0]
 8002190:	2b01      	cmp	r3, #1
 8002192:	d105      	bne.n	80021a0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002194:	4b2b      	ldr	r3, [pc, #172]	; (8002244 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002196:	69da      	ldr	r2, [r3, #28]
 8002198:	4b2a      	ldr	r3, [pc, #168]	; (8002244 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800219a:	492f      	ldr	r1, [pc, #188]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 800219c:	400a      	ands	r2, r1
 800219e:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	2201      	movs	r2, #1
 80021a6:	4013      	ands	r3, r2
 80021a8:	d009      	beq.n	80021be <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80021aa:	4b26      	ldr	r3, [pc, #152]	; (8002244 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80021ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ae:	2203      	movs	r2, #3
 80021b0:	4393      	bics	r3, r2
 80021b2:	0019      	movs	r1, r3
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	689a      	ldr	r2, [r3, #8]
 80021b8:	4b22      	ldr	r3, [pc, #136]	; (8002244 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80021ba:	430a      	orrs	r2, r1
 80021bc:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	2202      	movs	r2, #2
 80021c4:	4013      	ands	r3, r2
 80021c6:	d009      	beq.n	80021dc <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80021c8:	4b1e      	ldr	r3, [pc, #120]	; (8002244 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80021ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021cc:	4a23      	ldr	r2, [pc, #140]	; (800225c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80021ce:	4013      	ands	r3, r2
 80021d0:	0019      	movs	r1, r3
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	68da      	ldr	r2, [r3, #12]
 80021d6:	4b1b      	ldr	r3, [pc, #108]	; (8002244 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80021d8:	430a      	orrs	r2, r1
 80021da:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */

#if defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART3 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681a      	ldr	r2, [r3, #0]
 80021e0:	2380      	movs	r3, #128	; 0x80
 80021e2:	02db      	lsls	r3, r3, #11
 80021e4:	4013      	ands	r3, r2
 80021e6:	d009      	beq.n	80021fc <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80021e8:	4b16      	ldr	r3, [pc, #88]	; (8002244 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80021ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ec:	4a1c      	ldr	r2, [pc, #112]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80021ee:	4013      	ands	r3, r2
 80021f0:	0019      	movs	r1, r3
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	691a      	ldr	r2, [r3, #16]
 80021f6:	4b13      	ldr	r3, [pc, #76]	; (8002244 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80021f8:	430a      	orrs	r2, r1
 80021fa:	631a      	str	r2, [r3, #48]	; 0x30
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	2220      	movs	r2, #32
 8002202:	4013      	ands	r3, r2
 8002204:	d009      	beq.n	800221a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002206:	4b0f      	ldr	r3, [pc, #60]	; (8002244 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002208:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800220a:	2210      	movs	r2, #16
 800220c:	4393      	bics	r3, r2
 800220e:	0019      	movs	r1, r3
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	695a      	ldr	r2, [r3, #20]
 8002214:	4b0b      	ldr	r3, [pc, #44]	; (8002244 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002216:	430a      	orrs	r2, r1
 8002218:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681a      	ldr	r2, [r3, #0]
 800221e:	2380      	movs	r3, #128	; 0x80
 8002220:	00db      	lsls	r3, r3, #3
 8002222:	4013      	ands	r3, r2
 8002224:	d009      	beq.n	800223a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002226:	4b07      	ldr	r3, [pc, #28]	; (8002244 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002228:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800222a:	2240      	movs	r2, #64	; 0x40
 800222c:	4393      	bics	r3, r2
 800222e:	0019      	movs	r1, r3
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	699a      	ldr	r2, [r3, #24]
 8002234:	4b03      	ldr	r3, [pc, #12]	; (8002244 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002236:	430a      	orrs	r2, r1
 8002238:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 800223a:	2300      	movs	r3, #0
}
 800223c:	0018      	movs	r0, r3
 800223e:	46bd      	mov	sp, r7
 8002240:	b006      	add	sp, #24
 8002242:	bd80      	pop	{r7, pc}
 8002244:	40021000 	.word	0x40021000
 8002248:	40007000 	.word	0x40007000
 800224c:	fffffcff 	.word	0xfffffcff
 8002250:	fffeffff 	.word	0xfffeffff
 8002254:	00001388 	.word	0x00001388
 8002258:	efffffff 	.word	0xefffffff
 800225c:	fffcffff 	.word	0xfffcffff
 8002260:	fff3ffff 	.word	0xfff3ffff

08002264 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b082      	sub	sp, #8
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	2b00      	cmp	r3, #0
 8002270:	d101      	bne.n	8002276 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002272:	2301      	movs	r3, #1
 8002274:	e044      	b.n	8002300 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800227a:	2b00      	cmp	r3, #0
 800227c:	d107      	bne.n	800228e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	2274      	movs	r2, #116	; 0x74
 8002282:	2100      	movs	r1, #0
 8002284:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	0018      	movs	r0, r3
 800228a:	f7fe f9bf 	bl	800060c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	2224      	movs	r2, #36	; 0x24
 8002292:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	681a      	ldr	r2, [r3, #0]
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	2101      	movs	r1, #1
 80022a0:	438a      	bics	r2, r1
 80022a2:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	0018      	movs	r0, r3
 80022a8:	f000 f830 	bl	800230c <UART_SetConfig>
 80022ac:	0003      	movs	r3, r0
 80022ae:	2b01      	cmp	r3, #1
 80022b0:	d101      	bne.n	80022b6 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80022b2:	2301      	movs	r3, #1
 80022b4:	e024      	b.n	8002300 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d003      	beq.n	80022c6 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	0018      	movs	r0, r3
 80022c2:	f000 fa0b 	bl	80026dc <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	685a      	ldr	r2, [r3, #4]
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	490d      	ldr	r1, [pc, #52]	; (8002308 <HAL_UART_Init+0xa4>)
 80022d2:	400a      	ands	r2, r1
 80022d4:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	689a      	ldr	r2, [r3, #8]
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	212a      	movs	r1, #42	; 0x2a
 80022e2:	438a      	bics	r2, r1
 80022e4:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	681a      	ldr	r2, [r3, #0]
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	2101      	movs	r1, #1
 80022f2:	430a      	orrs	r2, r1
 80022f4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	0018      	movs	r0, r3
 80022fa:	f000 faa3 	bl	8002844 <UART_CheckIdleState>
 80022fe:	0003      	movs	r3, r0
}
 8002300:	0018      	movs	r0, r3
 8002302:	46bd      	mov	sp, r7
 8002304:	b002      	add	sp, #8
 8002306:	bd80      	pop	{r7, pc}
 8002308:	ffffb7ff 	.word	0xffffb7ff

0800230c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b088      	sub	sp, #32
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002314:	231e      	movs	r3, #30
 8002316:	18fb      	adds	r3, r7, r3
 8002318:	2200      	movs	r2, #0
 800231a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	689a      	ldr	r2, [r3, #8]
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	691b      	ldr	r3, [r3, #16]
 8002324:	431a      	orrs	r2, r3
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	695b      	ldr	r3, [r3, #20]
 800232a:	431a      	orrs	r2, r3
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	69db      	ldr	r3, [r3, #28]
 8002330:	4313      	orrs	r3, r2
 8002332:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	4abe      	ldr	r2, [pc, #760]	; (8002634 <UART_SetConfig+0x328>)
 800233c:	4013      	ands	r3, r2
 800233e:	0019      	movs	r1, r3
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	697a      	ldr	r2, [r7, #20]
 8002346:	430a      	orrs	r2, r1
 8002348:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	685b      	ldr	r3, [r3, #4]
 8002350:	4ab9      	ldr	r2, [pc, #740]	; (8002638 <UART_SetConfig+0x32c>)
 8002352:	4013      	ands	r3, r2
 8002354:	0019      	movs	r1, r3
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	68da      	ldr	r2, [r3, #12]
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	430a      	orrs	r2, r1
 8002360:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	699b      	ldr	r3, [r3, #24]
 8002366:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	6a1b      	ldr	r3, [r3, #32]
 800236c:	697a      	ldr	r2, [r7, #20]
 800236e:	4313      	orrs	r3, r2
 8002370:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	689b      	ldr	r3, [r3, #8]
 8002378:	4ab0      	ldr	r2, [pc, #704]	; (800263c <UART_SetConfig+0x330>)
 800237a:	4013      	ands	r3, r2
 800237c:	0019      	movs	r1, r3
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	697a      	ldr	r2, [r7, #20]
 8002384:	430a      	orrs	r2, r1
 8002386:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	4aac      	ldr	r2, [pc, #688]	; (8002640 <UART_SetConfig+0x334>)
 800238e:	4293      	cmp	r3, r2
 8002390:	d127      	bne.n	80023e2 <UART_SetConfig+0xd6>
 8002392:	4bac      	ldr	r3, [pc, #688]	; (8002644 <UART_SetConfig+0x338>)
 8002394:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002396:	2203      	movs	r2, #3
 8002398:	4013      	ands	r3, r2
 800239a:	2b03      	cmp	r3, #3
 800239c:	d00d      	beq.n	80023ba <UART_SetConfig+0xae>
 800239e:	d81b      	bhi.n	80023d8 <UART_SetConfig+0xcc>
 80023a0:	2b02      	cmp	r3, #2
 80023a2:	d014      	beq.n	80023ce <UART_SetConfig+0xc2>
 80023a4:	d818      	bhi.n	80023d8 <UART_SetConfig+0xcc>
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d002      	beq.n	80023b0 <UART_SetConfig+0xa4>
 80023aa:	2b01      	cmp	r3, #1
 80023ac:	d00a      	beq.n	80023c4 <UART_SetConfig+0xb8>
 80023ae:	e013      	b.n	80023d8 <UART_SetConfig+0xcc>
 80023b0:	231f      	movs	r3, #31
 80023b2:	18fb      	adds	r3, r7, r3
 80023b4:	2200      	movs	r2, #0
 80023b6:	701a      	strb	r2, [r3, #0]
 80023b8:	e0bd      	b.n	8002536 <UART_SetConfig+0x22a>
 80023ba:	231f      	movs	r3, #31
 80023bc:	18fb      	adds	r3, r7, r3
 80023be:	2202      	movs	r2, #2
 80023c0:	701a      	strb	r2, [r3, #0]
 80023c2:	e0b8      	b.n	8002536 <UART_SetConfig+0x22a>
 80023c4:	231f      	movs	r3, #31
 80023c6:	18fb      	adds	r3, r7, r3
 80023c8:	2204      	movs	r2, #4
 80023ca:	701a      	strb	r2, [r3, #0]
 80023cc:	e0b3      	b.n	8002536 <UART_SetConfig+0x22a>
 80023ce:	231f      	movs	r3, #31
 80023d0:	18fb      	adds	r3, r7, r3
 80023d2:	2208      	movs	r2, #8
 80023d4:	701a      	strb	r2, [r3, #0]
 80023d6:	e0ae      	b.n	8002536 <UART_SetConfig+0x22a>
 80023d8:	231f      	movs	r3, #31
 80023da:	18fb      	adds	r3, r7, r3
 80023dc:	2210      	movs	r2, #16
 80023de:	701a      	strb	r2, [r3, #0]
 80023e0:	e0a9      	b.n	8002536 <UART_SetConfig+0x22a>
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	4a98      	ldr	r2, [pc, #608]	; (8002648 <UART_SetConfig+0x33c>)
 80023e8:	4293      	cmp	r3, r2
 80023ea:	d134      	bne.n	8002456 <UART_SetConfig+0x14a>
 80023ec:	4b95      	ldr	r3, [pc, #596]	; (8002644 <UART_SetConfig+0x338>)
 80023ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80023f0:	23c0      	movs	r3, #192	; 0xc0
 80023f2:	029b      	lsls	r3, r3, #10
 80023f4:	4013      	ands	r3, r2
 80023f6:	22c0      	movs	r2, #192	; 0xc0
 80023f8:	0292      	lsls	r2, r2, #10
 80023fa:	4293      	cmp	r3, r2
 80023fc:	d017      	beq.n	800242e <UART_SetConfig+0x122>
 80023fe:	22c0      	movs	r2, #192	; 0xc0
 8002400:	0292      	lsls	r2, r2, #10
 8002402:	4293      	cmp	r3, r2
 8002404:	d822      	bhi.n	800244c <UART_SetConfig+0x140>
 8002406:	2280      	movs	r2, #128	; 0x80
 8002408:	0292      	lsls	r2, r2, #10
 800240a:	4293      	cmp	r3, r2
 800240c:	d019      	beq.n	8002442 <UART_SetConfig+0x136>
 800240e:	2280      	movs	r2, #128	; 0x80
 8002410:	0292      	lsls	r2, r2, #10
 8002412:	4293      	cmp	r3, r2
 8002414:	d81a      	bhi.n	800244c <UART_SetConfig+0x140>
 8002416:	2b00      	cmp	r3, #0
 8002418:	d004      	beq.n	8002424 <UART_SetConfig+0x118>
 800241a:	2280      	movs	r2, #128	; 0x80
 800241c:	0252      	lsls	r2, r2, #9
 800241e:	4293      	cmp	r3, r2
 8002420:	d00a      	beq.n	8002438 <UART_SetConfig+0x12c>
 8002422:	e013      	b.n	800244c <UART_SetConfig+0x140>
 8002424:	231f      	movs	r3, #31
 8002426:	18fb      	adds	r3, r7, r3
 8002428:	2200      	movs	r2, #0
 800242a:	701a      	strb	r2, [r3, #0]
 800242c:	e083      	b.n	8002536 <UART_SetConfig+0x22a>
 800242e:	231f      	movs	r3, #31
 8002430:	18fb      	adds	r3, r7, r3
 8002432:	2202      	movs	r2, #2
 8002434:	701a      	strb	r2, [r3, #0]
 8002436:	e07e      	b.n	8002536 <UART_SetConfig+0x22a>
 8002438:	231f      	movs	r3, #31
 800243a:	18fb      	adds	r3, r7, r3
 800243c:	2204      	movs	r2, #4
 800243e:	701a      	strb	r2, [r3, #0]
 8002440:	e079      	b.n	8002536 <UART_SetConfig+0x22a>
 8002442:	231f      	movs	r3, #31
 8002444:	18fb      	adds	r3, r7, r3
 8002446:	2208      	movs	r2, #8
 8002448:	701a      	strb	r2, [r3, #0]
 800244a:	e074      	b.n	8002536 <UART_SetConfig+0x22a>
 800244c:	231f      	movs	r3, #31
 800244e:	18fb      	adds	r3, r7, r3
 8002450:	2210      	movs	r2, #16
 8002452:	701a      	strb	r2, [r3, #0]
 8002454:	e06f      	b.n	8002536 <UART_SetConfig+0x22a>
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	4a7c      	ldr	r2, [pc, #496]	; (800264c <UART_SetConfig+0x340>)
 800245c:	4293      	cmp	r3, r2
 800245e:	d134      	bne.n	80024ca <UART_SetConfig+0x1be>
 8002460:	4b78      	ldr	r3, [pc, #480]	; (8002644 <UART_SetConfig+0x338>)
 8002462:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002464:	23c0      	movs	r3, #192	; 0xc0
 8002466:	031b      	lsls	r3, r3, #12
 8002468:	4013      	ands	r3, r2
 800246a:	22c0      	movs	r2, #192	; 0xc0
 800246c:	0312      	lsls	r2, r2, #12
 800246e:	4293      	cmp	r3, r2
 8002470:	d017      	beq.n	80024a2 <UART_SetConfig+0x196>
 8002472:	22c0      	movs	r2, #192	; 0xc0
 8002474:	0312      	lsls	r2, r2, #12
 8002476:	4293      	cmp	r3, r2
 8002478:	d822      	bhi.n	80024c0 <UART_SetConfig+0x1b4>
 800247a:	2280      	movs	r2, #128	; 0x80
 800247c:	0312      	lsls	r2, r2, #12
 800247e:	4293      	cmp	r3, r2
 8002480:	d019      	beq.n	80024b6 <UART_SetConfig+0x1aa>
 8002482:	2280      	movs	r2, #128	; 0x80
 8002484:	0312      	lsls	r2, r2, #12
 8002486:	4293      	cmp	r3, r2
 8002488:	d81a      	bhi.n	80024c0 <UART_SetConfig+0x1b4>
 800248a:	2b00      	cmp	r3, #0
 800248c:	d004      	beq.n	8002498 <UART_SetConfig+0x18c>
 800248e:	2280      	movs	r2, #128	; 0x80
 8002490:	02d2      	lsls	r2, r2, #11
 8002492:	4293      	cmp	r3, r2
 8002494:	d00a      	beq.n	80024ac <UART_SetConfig+0x1a0>
 8002496:	e013      	b.n	80024c0 <UART_SetConfig+0x1b4>
 8002498:	231f      	movs	r3, #31
 800249a:	18fb      	adds	r3, r7, r3
 800249c:	2200      	movs	r2, #0
 800249e:	701a      	strb	r2, [r3, #0]
 80024a0:	e049      	b.n	8002536 <UART_SetConfig+0x22a>
 80024a2:	231f      	movs	r3, #31
 80024a4:	18fb      	adds	r3, r7, r3
 80024a6:	2202      	movs	r2, #2
 80024a8:	701a      	strb	r2, [r3, #0]
 80024aa:	e044      	b.n	8002536 <UART_SetConfig+0x22a>
 80024ac:	231f      	movs	r3, #31
 80024ae:	18fb      	adds	r3, r7, r3
 80024b0:	2204      	movs	r2, #4
 80024b2:	701a      	strb	r2, [r3, #0]
 80024b4:	e03f      	b.n	8002536 <UART_SetConfig+0x22a>
 80024b6:	231f      	movs	r3, #31
 80024b8:	18fb      	adds	r3, r7, r3
 80024ba:	2208      	movs	r2, #8
 80024bc:	701a      	strb	r2, [r3, #0]
 80024be:	e03a      	b.n	8002536 <UART_SetConfig+0x22a>
 80024c0:	231f      	movs	r3, #31
 80024c2:	18fb      	adds	r3, r7, r3
 80024c4:	2210      	movs	r2, #16
 80024c6:	701a      	strb	r2, [r3, #0]
 80024c8:	e035      	b.n	8002536 <UART_SetConfig+0x22a>
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	4a60      	ldr	r2, [pc, #384]	; (8002650 <UART_SetConfig+0x344>)
 80024d0:	4293      	cmp	r3, r2
 80024d2:	d104      	bne.n	80024de <UART_SetConfig+0x1d2>
 80024d4:	231f      	movs	r3, #31
 80024d6:	18fb      	adds	r3, r7, r3
 80024d8:	2200      	movs	r2, #0
 80024da:	701a      	strb	r2, [r3, #0]
 80024dc:	e02b      	b.n	8002536 <UART_SetConfig+0x22a>
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	4a5c      	ldr	r2, [pc, #368]	; (8002654 <UART_SetConfig+0x348>)
 80024e4:	4293      	cmp	r3, r2
 80024e6:	d104      	bne.n	80024f2 <UART_SetConfig+0x1e6>
 80024e8:	231f      	movs	r3, #31
 80024ea:	18fb      	adds	r3, r7, r3
 80024ec:	2200      	movs	r2, #0
 80024ee:	701a      	strb	r2, [r3, #0]
 80024f0:	e021      	b.n	8002536 <UART_SetConfig+0x22a>
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	4a58      	ldr	r2, [pc, #352]	; (8002658 <UART_SetConfig+0x34c>)
 80024f8:	4293      	cmp	r3, r2
 80024fa:	d104      	bne.n	8002506 <UART_SetConfig+0x1fa>
 80024fc:	231f      	movs	r3, #31
 80024fe:	18fb      	adds	r3, r7, r3
 8002500:	2200      	movs	r2, #0
 8002502:	701a      	strb	r2, [r3, #0]
 8002504:	e017      	b.n	8002536 <UART_SetConfig+0x22a>
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	4a54      	ldr	r2, [pc, #336]	; (800265c <UART_SetConfig+0x350>)
 800250c:	4293      	cmp	r3, r2
 800250e:	d104      	bne.n	800251a <UART_SetConfig+0x20e>
 8002510:	231f      	movs	r3, #31
 8002512:	18fb      	adds	r3, r7, r3
 8002514:	2200      	movs	r2, #0
 8002516:	701a      	strb	r2, [r3, #0]
 8002518:	e00d      	b.n	8002536 <UART_SetConfig+0x22a>
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	4a50      	ldr	r2, [pc, #320]	; (8002660 <UART_SetConfig+0x354>)
 8002520:	4293      	cmp	r3, r2
 8002522:	d104      	bne.n	800252e <UART_SetConfig+0x222>
 8002524:	231f      	movs	r3, #31
 8002526:	18fb      	adds	r3, r7, r3
 8002528:	2200      	movs	r2, #0
 800252a:	701a      	strb	r2, [r3, #0]
 800252c:	e003      	b.n	8002536 <UART_SetConfig+0x22a>
 800252e:	231f      	movs	r3, #31
 8002530:	18fb      	adds	r3, r7, r3
 8002532:	2210      	movs	r2, #16
 8002534:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	69da      	ldr	r2, [r3, #28]
 800253a:	2380      	movs	r3, #128	; 0x80
 800253c:	021b      	lsls	r3, r3, #8
 800253e:	429a      	cmp	r2, r3
 8002540:	d15d      	bne.n	80025fe <UART_SetConfig+0x2f2>
  {
    switch (clocksource)
 8002542:	231f      	movs	r3, #31
 8002544:	18fb      	adds	r3, r7, r3
 8002546:	781b      	ldrb	r3, [r3, #0]
 8002548:	2b08      	cmp	r3, #8
 800254a:	d015      	beq.n	8002578 <UART_SetConfig+0x26c>
 800254c:	dc18      	bgt.n	8002580 <UART_SetConfig+0x274>
 800254e:	2b04      	cmp	r3, #4
 8002550:	d00d      	beq.n	800256e <UART_SetConfig+0x262>
 8002552:	dc15      	bgt.n	8002580 <UART_SetConfig+0x274>
 8002554:	2b00      	cmp	r3, #0
 8002556:	d002      	beq.n	800255e <UART_SetConfig+0x252>
 8002558:	2b02      	cmp	r3, #2
 800255a:	d005      	beq.n	8002568 <UART_SetConfig+0x25c>
 800255c:	e010      	b.n	8002580 <UART_SetConfig+0x274>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800255e:	f7ff fd6b 	bl	8002038 <HAL_RCC_GetPCLK1Freq>
 8002562:	0003      	movs	r3, r0
 8002564:	61bb      	str	r3, [r7, #24]
        break;
 8002566:	e012      	b.n	800258e <UART_SetConfig+0x282>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002568:	4b3e      	ldr	r3, [pc, #248]	; (8002664 <UART_SetConfig+0x358>)
 800256a:	61bb      	str	r3, [r7, #24]
        break;
 800256c:	e00f      	b.n	800258e <UART_SetConfig+0x282>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800256e:	f7ff fcd9 	bl	8001f24 <HAL_RCC_GetSysClockFreq>
 8002572:	0003      	movs	r3, r0
 8002574:	61bb      	str	r3, [r7, #24]
        break;
 8002576:	e00a      	b.n	800258e <UART_SetConfig+0x282>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002578:	2380      	movs	r3, #128	; 0x80
 800257a:	021b      	lsls	r3, r3, #8
 800257c:	61bb      	str	r3, [r7, #24]
        break;
 800257e:	e006      	b.n	800258e <UART_SetConfig+0x282>
      default:
        pclk = 0U;
 8002580:	2300      	movs	r3, #0
 8002582:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002584:	231e      	movs	r3, #30
 8002586:	18fb      	adds	r3, r7, r3
 8002588:	2201      	movs	r2, #1
 800258a:	701a      	strb	r2, [r3, #0]
        break;
 800258c:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800258e:	69bb      	ldr	r3, [r7, #24]
 8002590:	2b00      	cmp	r3, #0
 8002592:	d100      	bne.n	8002596 <UART_SetConfig+0x28a>
 8002594:	e095      	b.n	80026c2 <UART_SetConfig+0x3b6>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002596:	69bb      	ldr	r3, [r7, #24]
 8002598:	005a      	lsls	r2, r3, #1
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	685b      	ldr	r3, [r3, #4]
 800259e:	085b      	lsrs	r3, r3, #1
 80025a0:	18d2      	adds	r2, r2, r3
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	685b      	ldr	r3, [r3, #4]
 80025a6:	0019      	movs	r1, r3
 80025a8:	0010      	movs	r0, r2
 80025aa:	f7fd fdab 	bl	8000104 <__udivsi3>
 80025ae:	0003      	movs	r3, r0
 80025b0:	b29b      	uxth	r3, r3
 80025b2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80025b4:	693b      	ldr	r3, [r7, #16]
 80025b6:	2b0f      	cmp	r3, #15
 80025b8:	d91c      	bls.n	80025f4 <UART_SetConfig+0x2e8>
 80025ba:	693a      	ldr	r2, [r7, #16]
 80025bc:	2380      	movs	r3, #128	; 0x80
 80025be:	025b      	lsls	r3, r3, #9
 80025c0:	429a      	cmp	r2, r3
 80025c2:	d217      	bcs.n	80025f4 <UART_SetConfig+0x2e8>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80025c4:	693b      	ldr	r3, [r7, #16]
 80025c6:	b29a      	uxth	r2, r3
 80025c8:	200e      	movs	r0, #14
 80025ca:	183b      	adds	r3, r7, r0
 80025cc:	210f      	movs	r1, #15
 80025ce:	438a      	bics	r2, r1
 80025d0:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80025d2:	693b      	ldr	r3, [r7, #16]
 80025d4:	085b      	lsrs	r3, r3, #1
 80025d6:	b29b      	uxth	r3, r3
 80025d8:	2207      	movs	r2, #7
 80025da:	4013      	ands	r3, r2
 80025dc:	b299      	uxth	r1, r3
 80025de:	183b      	adds	r3, r7, r0
 80025e0:	183a      	adds	r2, r7, r0
 80025e2:	8812      	ldrh	r2, [r2, #0]
 80025e4:	430a      	orrs	r2, r1
 80025e6:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	183a      	adds	r2, r7, r0
 80025ee:	8812      	ldrh	r2, [r2, #0]
 80025f0:	60da      	str	r2, [r3, #12]
 80025f2:	e066      	b.n	80026c2 <UART_SetConfig+0x3b6>
      }
      else
      {
        ret = HAL_ERROR;
 80025f4:	231e      	movs	r3, #30
 80025f6:	18fb      	adds	r3, r7, r3
 80025f8:	2201      	movs	r2, #1
 80025fa:	701a      	strb	r2, [r3, #0]
 80025fc:	e061      	b.n	80026c2 <UART_SetConfig+0x3b6>
      }
    }
  }
  else
  {
    switch (clocksource)
 80025fe:	231f      	movs	r3, #31
 8002600:	18fb      	adds	r3, r7, r3
 8002602:	781b      	ldrb	r3, [r3, #0]
 8002604:	2b08      	cmp	r3, #8
 8002606:	d02f      	beq.n	8002668 <UART_SetConfig+0x35c>
 8002608:	dc32      	bgt.n	8002670 <UART_SetConfig+0x364>
 800260a:	2b04      	cmp	r3, #4
 800260c:	d00d      	beq.n	800262a <UART_SetConfig+0x31e>
 800260e:	dc2f      	bgt.n	8002670 <UART_SetConfig+0x364>
 8002610:	2b00      	cmp	r3, #0
 8002612:	d002      	beq.n	800261a <UART_SetConfig+0x30e>
 8002614:	2b02      	cmp	r3, #2
 8002616:	d005      	beq.n	8002624 <UART_SetConfig+0x318>
 8002618:	e02a      	b.n	8002670 <UART_SetConfig+0x364>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800261a:	f7ff fd0d 	bl	8002038 <HAL_RCC_GetPCLK1Freq>
 800261e:	0003      	movs	r3, r0
 8002620:	61bb      	str	r3, [r7, #24]
        break;
 8002622:	e02c      	b.n	800267e <UART_SetConfig+0x372>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002624:	4b0f      	ldr	r3, [pc, #60]	; (8002664 <UART_SetConfig+0x358>)
 8002626:	61bb      	str	r3, [r7, #24]
        break;
 8002628:	e029      	b.n	800267e <UART_SetConfig+0x372>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800262a:	f7ff fc7b 	bl	8001f24 <HAL_RCC_GetSysClockFreq>
 800262e:	0003      	movs	r3, r0
 8002630:	61bb      	str	r3, [r7, #24]
        break;
 8002632:	e024      	b.n	800267e <UART_SetConfig+0x372>
 8002634:	efff69f3 	.word	0xefff69f3
 8002638:	ffffcfff 	.word	0xffffcfff
 800263c:	fffff4ff 	.word	0xfffff4ff
 8002640:	40013800 	.word	0x40013800
 8002644:	40021000 	.word	0x40021000
 8002648:	40004400 	.word	0x40004400
 800264c:	40004800 	.word	0x40004800
 8002650:	40004c00 	.word	0x40004c00
 8002654:	40005000 	.word	0x40005000
 8002658:	40011400 	.word	0x40011400
 800265c:	40011800 	.word	0x40011800
 8002660:	40011c00 	.word	0x40011c00
 8002664:	007a1200 	.word	0x007a1200
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002668:	2380      	movs	r3, #128	; 0x80
 800266a:	021b      	lsls	r3, r3, #8
 800266c:	61bb      	str	r3, [r7, #24]
        break;
 800266e:	e006      	b.n	800267e <UART_SetConfig+0x372>
      default:
        pclk = 0U;
 8002670:	2300      	movs	r3, #0
 8002672:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002674:	231e      	movs	r3, #30
 8002676:	18fb      	adds	r3, r7, r3
 8002678:	2201      	movs	r2, #1
 800267a:	701a      	strb	r2, [r3, #0]
        break;
 800267c:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800267e:	69bb      	ldr	r3, [r7, #24]
 8002680:	2b00      	cmp	r3, #0
 8002682:	d01e      	beq.n	80026c2 <UART_SetConfig+0x3b6>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	685b      	ldr	r3, [r3, #4]
 8002688:	085a      	lsrs	r2, r3, #1
 800268a:	69bb      	ldr	r3, [r7, #24]
 800268c:	18d2      	adds	r2, r2, r3
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	685b      	ldr	r3, [r3, #4]
 8002692:	0019      	movs	r1, r3
 8002694:	0010      	movs	r0, r2
 8002696:	f7fd fd35 	bl	8000104 <__udivsi3>
 800269a:	0003      	movs	r3, r0
 800269c:	b29b      	uxth	r3, r3
 800269e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80026a0:	693b      	ldr	r3, [r7, #16]
 80026a2:	2b0f      	cmp	r3, #15
 80026a4:	d909      	bls.n	80026ba <UART_SetConfig+0x3ae>
 80026a6:	693a      	ldr	r2, [r7, #16]
 80026a8:	2380      	movs	r3, #128	; 0x80
 80026aa:	025b      	lsls	r3, r3, #9
 80026ac:	429a      	cmp	r2, r3
 80026ae:	d204      	bcs.n	80026ba <UART_SetConfig+0x3ae>
      {
        huart->Instance->BRR = usartdiv;
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	693a      	ldr	r2, [r7, #16]
 80026b6:	60da      	str	r2, [r3, #12]
 80026b8:	e003      	b.n	80026c2 <UART_SetConfig+0x3b6>
      }
      else
      {
        ret = HAL_ERROR;
 80026ba:	231e      	movs	r3, #30
 80026bc:	18fb      	adds	r3, r7, r3
 80026be:	2201      	movs	r2, #1
 80026c0:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	2200      	movs	r2, #0
 80026c6:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2200      	movs	r2, #0
 80026cc:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80026ce:	231e      	movs	r3, #30
 80026d0:	18fb      	adds	r3, r7, r3
 80026d2:	781b      	ldrb	r3, [r3, #0]
}
 80026d4:	0018      	movs	r0, r3
 80026d6:	46bd      	mov	sp, r7
 80026d8:	b008      	add	sp, #32
 80026da:	bd80      	pop	{r7, pc}

080026dc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b082      	sub	sp, #8
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026e8:	2201      	movs	r2, #1
 80026ea:	4013      	ands	r3, r2
 80026ec:	d00b      	beq.n	8002706 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	685b      	ldr	r3, [r3, #4]
 80026f4:	4a4a      	ldr	r2, [pc, #296]	; (8002820 <UART_AdvFeatureConfig+0x144>)
 80026f6:	4013      	ands	r3, r2
 80026f8:	0019      	movs	r1, r3
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	430a      	orrs	r2, r1
 8002704:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800270a:	2202      	movs	r2, #2
 800270c:	4013      	ands	r3, r2
 800270e:	d00b      	beq.n	8002728 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	685b      	ldr	r3, [r3, #4]
 8002716:	4a43      	ldr	r2, [pc, #268]	; (8002824 <UART_AdvFeatureConfig+0x148>)
 8002718:	4013      	ands	r3, r2
 800271a:	0019      	movs	r1, r3
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	430a      	orrs	r2, r1
 8002726:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800272c:	2204      	movs	r2, #4
 800272e:	4013      	ands	r3, r2
 8002730:	d00b      	beq.n	800274a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	685b      	ldr	r3, [r3, #4]
 8002738:	4a3b      	ldr	r2, [pc, #236]	; (8002828 <UART_AdvFeatureConfig+0x14c>)
 800273a:	4013      	ands	r3, r2
 800273c:	0019      	movs	r1, r3
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	430a      	orrs	r2, r1
 8002748:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800274e:	2208      	movs	r2, #8
 8002750:	4013      	ands	r3, r2
 8002752:	d00b      	beq.n	800276c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	685b      	ldr	r3, [r3, #4]
 800275a:	4a34      	ldr	r2, [pc, #208]	; (800282c <UART_AdvFeatureConfig+0x150>)
 800275c:	4013      	ands	r3, r2
 800275e:	0019      	movs	r1, r3
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	430a      	orrs	r2, r1
 800276a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002770:	2210      	movs	r2, #16
 8002772:	4013      	ands	r3, r2
 8002774:	d00b      	beq.n	800278e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	689b      	ldr	r3, [r3, #8]
 800277c:	4a2c      	ldr	r2, [pc, #176]	; (8002830 <UART_AdvFeatureConfig+0x154>)
 800277e:	4013      	ands	r3, r2
 8002780:	0019      	movs	r1, r3
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	430a      	orrs	r2, r1
 800278c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002792:	2220      	movs	r2, #32
 8002794:	4013      	ands	r3, r2
 8002796:	d00b      	beq.n	80027b0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	689b      	ldr	r3, [r3, #8]
 800279e:	4a25      	ldr	r2, [pc, #148]	; (8002834 <UART_AdvFeatureConfig+0x158>)
 80027a0:	4013      	ands	r3, r2
 80027a2:	0019      	movs	r1, r3
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	430a      	orrs	r2, r1
 80027ae:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027b4:	2240      	movs	r2, #64	; 0x40
 80027b6:	4013      	ands	r3, r2
 80027b8:	d01d      	beq.n	80027f6 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	685b      	ldr	r3, [r3, #4]
 80027c0:	4a1d      	ldr	r2, [pc, #116]	; (8002838 <UART_AdvFeatureConfig+0x15c>)
 80027c2:	4013      	ands	r3, r2
 80027c4:	0019      	movs	r1, r3
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	430a      	orrs	r2, r1
 80027d0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80027d6:	2380      	movs	r3, #128	; 0x80
 80027d8:	035b      	lsls	r3, r3, #13
 80027da:	429a      	cmp	r2, r3
 80027dc:	d10b      	bne.n	80027f6 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	685b      	ldr	r3, [r3, #4]
 80027e4:	4a15      	ldr	r2, [pc, #84]	; (800283c <UART_AdvFeatureConfig+0x160>)
 80027e6:	4013      	ands	r3, r2
 80027e8:	0019      	movs	r1, r3
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	430a      	orrs	r2, r1
 80027f4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027fa:	2280      	movs	r2, #128	; 0x80
 80027fc:	4013      	ands	r3, r2
 80027fe:	d00b      	beq.n	8002818 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	685b      	ldr	r3, [r3, #4]
 8002806:	4a0e      	ldr	r2, [pc, #56]	; (8002840 <UART_AdvFeatureConfig+0x164>)
 8002808:	4013      	ands	r3, r2
 800280a:	0019      	movs	r1, r3
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	430a      	orrs	r2, r1
 8002816:	605a      	str	r2, [r3, #4]
  }
}
 8002818:	46c0      	nop			; (mov r8, r8)
 800281a:	46bd      	mov	sp, r7
 800281c:	b002      	add	sp, #8
 800281e:	bd80      	pop	{r7, pc}
 8002820:	fffdffff 	.word	0xfffdffff
 8002824:	fffeffff 	.word	0xfffeffff
 8002828:	fffbffff 	.word	0xfffbffff
 800282c:	ffff7fff 	.word	0xffff7fff
 8002830:	ffffefff 	.word	0xffffefff
 8002834:	ffffdfff 	.word	0xffffdfff
 8002838:	ffefffff 	.word	0xffefffff
 800283c:	ff9fffff 	.word	0xff9fffff
 8002840:	fff7ffff 	.word	0xfff7ffff

08002844 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	b086      	sub	sp, #24
 8002848:	af02      	add	r7, sp, #8
 800284a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	2280      	movs	r2, #128	; 0x80
 8002850:	2100      	movs	r1, #0
 8002852:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002854:	f7fd ffc6 	bl	80007e4 <HAL_GetTick>
 8002858:	0003      	movs	r3, r0
 800285a:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	2208      	movs	r2, #8
 8002864:	4013      	ands	r3, r2
 8002866:	2b08      	cmp	r3, #8
 8002868:	d10c      	bne.n	8002884 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	2280      	movs	r2, #128	; 0x80
 800286e:	0391      	lsls	r1, r2, #14
 8002870:	6878      	ldr	r0, [r7, #4]
 8002872:	4a17      	ldr	r2, [pc, #92]	; (80028d0 <UART_CheckIdleState+0x8c>)
 8002874:	9200      	str	r2, [sp, #0]
 8002876:	2200      	movs	r2, #0
 8002878:	f000 f82c 	bl	80028d4 <UART_WaitOnFlagUntilTimeout>
 800287c:	1e03      	subs	r3, r0, #0
 800287e:	d001      	beq.n	8002884 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002880:	2303      	movs	r3, #3
 8002882:	e021      	b.n	80028c8 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	2204      	movs	r2, #4
 800288c:	4013      	ands	r3, r2
 800288e:	2b04      	cmp	r3, #4
 8002890:	d10c      	bne.n	80028ac <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	2280      	movs	r2, #128	; 0x80
 8002896:	03d1      	lsls	r1, r2, #15
 8002898:	6878      	ldr	r0, [r7, #4]
 800289a:	4a0d      	ldr	r2, [pc, #52]	; (80028d0 <UART_CheckIdleState+0x8c>)
 800289c:	9200      	str	r2, [sp, #0]
 800289e:	2200      	movs	r2, #0
 80028a0:	f000 f818 	bl	80028d4 <UART_WaitOnFlagUntilTimeout>
 80028a4:	1e03      	subs	r3, r0, #0
 80028a6:	d001      	beq.n	80028ac <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80028a8:	2303      	movs	r3, #3
 80028aa:	e00d      	b.n	80028c8 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2220      	movs	r2, #32
 80028b0:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	2220      	movs	r2, #32
 80028b6:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	2200      	movs	r2, #0
 80028bc:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	2274      	movs	r2, #116	; 0x74
 80028c2:	2100      	movs	r1, #0
 80028c4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80028c6:	2300      	movs	r3, #0
}
 80028c8:	0018      	movs	r0, r3
 80028ca:	46bd      	mov	sp, r7
 80028cc:	b004      	add	sp, #16
 80028ce:	bd80      	pop	{r7, pc}
 80028d0:	01ffffff 	.word	0x01ffffff

080028d4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b094      	sub	sp, #80	; 0x50
 80028d8:	af00      	add	r7, sp, #0
 80028da:	60f8      	str	r0, [r7, #12]
 80028dc:	60b9      	str	r1, [r7, #8]
 80028de:	603b      	str	r3, [r7, #0]
 80028e0:	1dfb      	adds	r3, r7, #7
 80028e2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80028e4:	e0a3      	b.n	8002a2e <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80028e6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80028e8:	3301      	adds	r3, #1
 80028ea:	d100      	bne.n	80028ee <UART_WaitOnFlagUntilTimeout+0x1a>
 80028ec:	e09f      	b.n	8002a2e <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80028ee:	f7fd ff79 	bl	80007e4 <HAL_GetTick>
 80028f2:	0002      	movs	r2, r0
 80028f4:	683b      	ldr	r3, [r7, #0]
 80028f6:	1ad3      	subs	r3, r2, r3
 80028f8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80028fa:	429a      	cmp	r2, r3
 80028fc:	d302      	bcc.n	8002904 <UART_WaitOnFlagUntilTimeout+0x30>
 80028fe:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002900:	2b00      	cmp	r3, #0
 8002902:	d13d      	bne.n	8002980 <UART_WaitOnFlagUntilTimeout+0xac>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002904:	f3ef 8310 	mrs	r3, PRIMASK
 8002908:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 800290a:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800290c:	647b      	str	r3, [r7, #68]	; 0x44
 800290e:	2301      	movs	r3, #1
 8002910:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002912:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002914:	f383 8810 	msr	PRIMASK, r3
}
 8002918:	46c0      	nop			; (mov r8, r8)
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	681a      	ldr	r2, [r3, #0]
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	494c      	ldr	r1, [pc, #304]	; (8002a58 <UART_WaitOnFlagUntilTimeout+0x184>)
 8002926:	400a      	ands	r2, r1
 8002928:	601a      	str	r2, [r3, #0]
 800292a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800292c:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800292e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002930:	f383 8810 	msr	PRIMASK, r3
}
 8002934:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002936:	f3ef 8310 	mrs	r3, PRIMASK
 800293a:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 800293c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800293e:	643b      	str	r3, [r7, #64]	; 0x40
 8002940:	2301      	movs	r3, #1
 8002942:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002944:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002946:	f383 8810 	msr	PRIMASK, r3
}
 800294a:	46c0      	nop			; (mov r8, r8)
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	689a      	ldr	r2, [r3, #8]
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	2101      	movs	r1, #1
 8002958:	438a      	bics	r2, r1
 800295a:	609a      	str	r2, [r3, #8]
 800295c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800295e:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002960:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002962:	f383 8810 	msr	PRIMASK, r3
}
 8002966:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	2220      	movs	r2, #32
 800296c:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	2220      	movs	r2, #32
 8002972:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	2274      	movs	r2, #116	; 0x74
 8002978:	2100      	movs	r1, #0
 800297a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800297c:	2303      	movs	r3, #3
 800297e:	e067      	b.n	8002a50 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	2204      	movs	r2, #4
 8002988:	4013      	ands	r3, r2
 800298a:	d050      	beq.n	8002a2e <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	69da      	ldr	r2, [r3, #28]
 8002992:	2380      	movs	r3, #128	; 0x80
 8002994:	011b      	lsls	r3, r3, #4
 8002996:	401a      	ands	r2, r3
 8002998:	2380      	movs	r3, #128	; 0x80
 800299a:	011b      	lsls	r3, r3, #4
 800299c:	429a      	cmp	r2, r3
 800299e:	d146      	bne.n	8002a2e <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	2280      	movs	r2, #128	; 0x80
 80029a6:	0112      	lsls	r2, r2, #4
 80029a8:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80029aa:	f3ef 8310 	mrs	r3, PRIMASK
 80029ae:	613b      	str	r3, [r7, #16]
  return(result);
 80029b0:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80029b2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80029b4:	2301      	movs	r3, #1
 80029b6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80029b8:	697b      	ldr	r3, [r7, #20]
 80029ba:	f383 8810 	msr	PRIMASK, r3
}
 80029be:	46c0      	nop			; (mov r8, r8)
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	681a      	ldr	r2, [r3, #0]
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	4923      	ldr	r1, [pc, #140]	; (8002a58 <UART_WaitOnFlagUntilTimeout+0x184>)
 80029cc:	400a      	ands	r2, r1
 80029ce:	601a      	str	r2, [r3, #0]
 80029d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80029d2:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80029d4:	69bb      	ldr	r3, [r7, #24]
 80029d6:	f383 8810 	msr	PRIMASK, r3
}
 80029da:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80029dc:	f3ef 8310 	mrs	r3, PRIMASK
 80029e0:	61fb      	str	r3, [r7, #28]
  return(result);
 80029e2:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80029e4:	64bb      	str	r3, [r7, #72]	; 0x48
 80029e6:	2301      	movs	r3, #1
 80029e8:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80029ea:	6a3b      	ldr	r3, [r7, #32]
 80029ec:	f383 8810 	msr	PRIMASK, r3
}
 80029f0:	46c0      	nop			; (mov r8, r8)
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	689a      	ldr	r2, [r3, #8]
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	2101      	movs	r1, #1
 80029fe:	438a      	bics	r2, r1
 8002a00:	609a      	str	r2, [r3, #8]
 8002a02:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002a04:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a08:	f383 8810 	msr	PRIMASK, r3
}
 8002a0c:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	2220      	movs	r2, #32
 8002a12:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	2220      	movs	r2, #32
 8002a18:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	2280      	movs	r2, #128	; 0x80
 8002a1e:	2120      	movs	r1, #32
 8002a20:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	2274      	movs	r2, #116	; 0x74
 8002a26:	2100      	movs	r1, #0
 8002a28:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002a2a:	2303      	movs	r3, #3
 8002a2c:	e010      	b.n	8002a50 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	69db      	ldr	r3, [r3, #28]
 8002a34:	68ba      	ldr	r2, [r7, #8]
 8002a36:	4013      	ands	r3, r2
 8002a38:	68ba      	ldr	r2, [r7, #8]
 8002a3a:	1ad3      	subs	r3, r2, r3
 8002a3c:	425a      	negs	r2, r3
 8002a3e:	4153      	adcs	r3, r2
 8002a40:	b2db      	uxtb	r3, r3
 8002a42:	001a      	movs	r2, r3
 8002a44:	1dfb      	adds	r3, r7, #7
 8002a46:	781b      	ldrb	r3, [r3, #0]
 8002a48:	429a      	cmp	r2, r3
 8002a4a:	d100      	bne.n	8002a4e <UART_WaitOnFlagUntilTimeout+0x17a>
 8002a4c:	e74b      	b.n	80028e6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002a4e:	2300      	movs	r3, #0
}
 8002a50:	0018      	movs	r0, r3
 8002a52:	46bd      	mov	sp, r7
 8002a54:	b014      	add	sp, #80	; 0x50
 8002a56:	bd80      	pop	{r7, pc}
 8002a58:	fffffe5f 	.word	0xfffffe5f

08002a5c <__libc_init_array>:
 8002a5c:	b570      	push	{r4, r5, r6, lr}
 8002a5e:	2600      	movs	r6, #0
 8002a60:	4d0c      	ldr	r5, [pc, #48]	; (8002a94 <__libc_init_array+0x38>)
 8002a62:	4c0d      	ldr	r4, [pc, #52]	; (8002a98 <__libc_init_array+0x3c>)
 8002a64:	1b64      	subs	r4, r4, r5
 8002a66:	10a4      	asrs	r4, r4, #2
 8002a68:	42a6      	cmp	r6, r4
 8002a6a:	d109      	bne.n	8002a80 <__libc_init_array+0x24>
 8002a6c:	2600      	movs	r6, #0
 8002a6e:	f000 f821 	bl	8002ab4 <_init>
 8002a72:	4d0a      	ldr	r5, [pc, #40]	; (8002a9c <__libc_init_array+0x40>)
 8002a74:	4c0a      	ldr	r4, [pc, #40]	; (8002aa0 <__libc_init_array+0x44>)
 8002a76:	1b64      	subs	r4, r4, r5
 8002a78:	10a4      	asrs	r4, r4, #2
 8002a7a:	42a6      	cmp	r6, r4
 8002a7c:	d105      	bne.n	8002a8a <__libc_init_array+0x2e>
 8002a7e:	bd70      	pop	{r4, r5, r6, pc}
 8002a80:	00b3      	lsls	r3, r6, #2
 8002a82:	58eb      	ldr	r3, [r5, r3]
 8002a84:	4798      	blx	r3
 8002a86:	3601      	adds	r6, #1
 8002a88:	e7ee      	b.n	8002a68 <__libc_init_array+0xc>
 8002a8a:	00b3      	lsls	r3, r6, #2
 8002a8c:	58eb      	ldr	r3, [r5, r3]
 8002a8e:	4798      	blx	r3
 8002a90:	3601      	adds	r6, #1
 8002a92:	e7f2      	b.n	8002a7a <__libc_init_array+0x1e>
 8002a94:	08002b04 	.word	0x08002b04
 8002a98:	08002b04 	.word	0x08002b04
 8002a9c:	08002b04 	.word	0x08002b04
 8002aa0:	08002b08 	.word	0x08002b08

08002aa4 <memset>:
 8002aa4:	0003      	movs	r3, r0
 8002aa6:	1882      	adds	r2, r0, r2
 8002aa8:	4293      	cmp	r3, r2
 8002aaa:	d100      	bne.n	8002aae <memset+0xa>
 8002aac:	4770      	bx	lr
 8002aae:	7019      	strb	r1, [r3, #0]
 8002ab0:	3301      	adds	r3, #1
 8002ab2:	e7f9      	b.n	8002aa8 <memset+0x4>

08002ab4 <_init>:
 8002ab4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ab6:	46c0      	nop			; (mov r8, r8)
 8002ab8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002aba:	bc08      	pop	{r3}
 8002abc:	469e      	mov	lr, r3
 8002abe:	4770      	bx	lr

08002ac0 <_fini>:
 8002ac0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ac2:	46c0      	nop			; (mov r8, r8)
 8002ac4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ac6:	bc08      	pop	{r3}
 8002ac8:	469e      	mov	lr, r3
 8002aca:	4770      	bx	lr
