library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity halfadder_tb is
--  Port ( );
end halfadder_tb;

architecture Behavioral of halfadder_tb is

component halfAdder is
port(
    a,b:in std_logic;
    s,c:out std_logic
);
end component;

signal a_tb, b_tb:std_logic:='0';
signal s_tb,c_tb: std_logic;

begin
uut: halfAdder port map(a=>a_tb, b=>b_tb, c=>c_tb,s=>s_tb);

stim_proc:process
begin
a_tb<='0';b_tb<='0';wait for 10ns;
a_tb<='1';b_tb<='0';wait for 10ns;
a_tb<='0';b_tb<='1';wait for 10ns;
a_tb<='1';b_tb<='1';wait for 10ns;
end process;

end Behavioral;
