
*** Running vivado
    with args -log design_1_system_ila_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_system_ila_1.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_system_ila_1.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1268.859 ; gain = 333.488 ; free physical = 7678 ; free virtual = 27478
INFO: [Synth 8-638] synthesizing module 'design_1_system_ila_1' [/home/yamaguchi/CPU-Adelie/loopback/loopback.srcs/sources_1/bd/design_1/ip/design_1_system_ila_1/synth/design_1_system_ila_1.v:203]
INFO: [Synth 8-638] synthesizing module 'bd_f88d' [/home/yamaguchi/CPU-Adelie/loopback/loopback.srcs/sources_1/bd/design_1/ip/design_1_system_ila_1/bd_0/hdl/bd_f88d.v:13]
INFO: [Synth 8-638] synthesizing module 'bd_f88d_g_inst_0' [/home/yamaguchi/CPU-Adelie/loopback/loopback.srcs/sources_1/bd/design_1/ip/design_1_system_ila_1/bd_0/ip/ip_1/synth/bd_f88d_g_inst_0.v:113]
INFO: [Synth 8-638] synthesizing module 'bd_f88d_g_inst_0_gigantic_mux' [/home/yamaguchi/CPU-Adelie/loopback/loopback.srcs/sources_1/bd/design_1/ip/design_1_system_ila_1/bd_0/ip/ip_1/bd_f88d_g_inst_0_gigantic_mux.v:63]
INFO: [Synth 8-256] done synthesizing module 'bd_f88d_g_inst_0_gigantic_mux' (1#1) [/home/yamaguchi/CPU-Adelie/loopback/loopback.srcs/sources_1/bd/design_1/ip/design_1_system_ila_1/bd_0/ip/ip_1/bd_f88d_g_inst_0_gigantic_mux.v:63]
INFO: [Synth 8-256] done synthesizing module 'bd_f88d_g_inst_0' (2#1) [/home/yamaguchi/CPU-Adelie/loopback/loopback.srcs/sources_1/bd/design_1/ip/design_1_system_ila_1/bd_0/ip/ip_1/synth/bd_f88d_g_inst_0.v:113]
INFO: [Synth 8-638] synthesizing module 'bd_f88d_ila_lib_0' [/home/yamaguchi/CPU-Adelie/loopback/loopback.srcs/sources_1/bd/design_1/ip/design_1_system_ila_1/bd_0/ip/ip_0/synth/bd_f88d_ila_lib_0.v:84]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (10#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (11#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (21#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (23#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (25#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-638] synthesizing module 'FDRE' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (30#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'bd_f88d_ila_lib_0' (48#1) [/home/yamaguchi/CPU-Adelie/loopback/loopback.srcs/sources_1/bd/design_1/ip/design_1_system_ila_1/bd_0/ip/ip_0/synth/bd_f88d_ila_lib_0.v:84]
INFO: [Synth 8-638] synthesizing module 'bd_f88d_slot_0_ar_0' [/home/yamaguchi/CPU-Adelie/loopback/loopback.srcs/sources_1/bd/design_1/ip/design_1_system_ila_1/bd_0/ip/ip_5/synth/bd_f88d_slot_0_ar_0.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat' [/home/yamaguchi/CPU-Adelie/loopback/loopback.srcs/sources_1/bd/design_1/ipshared/2e37/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat' (49#1) [/home/yamaguchi/CPU-Adelie/loopback/loopback.srcs/sources_1/bd/design_1/ipshared/2e37/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'bd_f88d_slot_0_ar_0' (50#1) [/home/yamaguchi/CPU-Adelie/loopback/loopback.srcs/sources_1/bd/design_1/ip/design_1_system_ila_1/bd_0/ip/ip_5/synth/bd_f88d_slot_0_ar_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_f88d_slot_0_aw_0' [/home/yamaguchi/CPU-Adelie/loopback/loopback.srcs/sources_1/bd/design_1/ip/design_1_system_ila_1/bd_0/ip/ip_2/synth/bd_f88d_slot_0_aw_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_f88d_slot_0_aw_0' (51#1) [/home/yamaguchi/CPU-Adelie/loopback/loopback.srcs/sources_1/bd/design_1/ip/design_1_system_ila_1/bd_0/ip/ip_2/synth/bd_f88d_slot_0_aw_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_f88d_slot_0_b_0' [/home/yamaguchi/CPU-Adelie/loopback/loopback.srcs/sources_1/bd/design_1/ip/design_1_system_ila_1/bd_0/ip/ip_4/synth/bd_f88d_slot_0_b_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_f88d_slot_0_b_0' (52#1) [/home/yamaguchi/CPU-Adelie/loopback/loopback.srcs/sources_1/bd/design_1/ip/design_1_system_ila_1/bd_0/ip/ip_4/synth/bd_f88d_slot_0_b_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_f88d_slot_0_r_0' [/home/yamaguchi/CPU-Adelie/loopback/loopback.srcs/sources_1/bd/design_1/ip/design_1_system_ila_1/bd_0/ip/ip_6/synth/bd_f88d_slot_0_r_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_f88d_slot_0_r_0' (53#1) [/home/yamaguchi/CPU-Adelie/loopback/loopback.srcs/sources_1/bd/design_1/ip/design_1_system_ila_1/bd_0/ip/ip_6/synth/bd_f88d_slot_0_r_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_f88d_slot_0_w_0' [/home/yamaguchi/CPU-Adelie/loopback/loopback.srcs/sources_1/bd/design_1/ip/design_1_system_ila_1/bd_0/ip/ip_3/synth/bd_f88d_slot_0_w_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_f88d_slot_0_w_0' (54#1) [/home/yamaguchi/CPU-Adelie/loopback/loopback.srcs/sources_1/bd/design_1/ip/design_1_system_ila_1/bd_0/ip/ip_3/synth/bd_f88d_slot_0_w_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_f88d' (55#1) [/home/yamaguchi/CPU-Adelie/loopback/loopback.srcs/sources_1/bd/design_1/ip/design_1_system_ila_1/bd_0/hdl/bd_f88d.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_system_ila_1' (56#1) [/home/yamaguchi/CPU-Adelie/loopback/loopback.srcs/sources_1/bd/design_1/ip/design_1_system_ila_1/synth/design_1_system_ila_1.v:203]
Finished RTL Elaboration : Time (s): cpu = 00:00:56 ; elapsed = 00:00:56 . Memory (MB): peak = 1584.676 ; gain = 649.305 ; free physical = 7988 ; free virtual = 27780
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 1584.676 ; gain = 649.305 ; free physical = 7988 ; free virtual = 27780
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1804.602 ; gain = 1.004 ; free physical = 7820 ; free virtual = 27614
Finished Constraint Validation : Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 1804.602 ; gain = 869.230 ; free physical = 7816 ; free virtual = 27611
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 1804.602 ; gain = 869.230 ; free physical = 7816 ; free virtual = 27611
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:08 ; elapsed = 00:01:09 . Memory (MB): peak = 1804.602 ; gain = 869.230 ; free physical = 7816 ; free virtual = 27611
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:10 ; elapsed = 00:01:11 . Memory (MB): peak = 1804.602 ; gain = 869.230 ; free physical = 7814 ; free virtual = 27608
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:16 ; elapsed = 00:01:16 . Memory (MB): peak = 1804.605 ; gain = 869.234 ; free physical = 7799 ; free virtual = 27594
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:25 ; elapsed = 00:01:26 . Memory (MB): peak = 1972.691 ; gain = 1037.320 ; free physical = 7628 ; free virtual = 27424
Finished Timing Optimization : Time (s): cpu = 00:01:25 ; elapsed = 00:01:26 . Memory (MB): peak = 1974.691 ; gain = 1039.320 ; free physical = 7627 ; free virtual = 27422
Finished Technology Mapping : Time (s): cpu = 00:01:26 ; elapsed = 00:01:27 . Memory (MB): peak = 2005.848 ; gain = 1070.477 ; free physical = 7593 ; free virtual = 27389
Finished IO Insertion : Time (s): cpu = 00:01:26 ; elapsed = 00:01:27 . Memory (MB): peak = 2005.852 ; gain = 1070.480 ; free physical = 7593 ; free virtual = 27389
Finished Renaming Generated Instances : Time (s): cpu = 00:01:26 ; elapsed = 00:01:27 . Memory (MB): peak = 2005.852 ; gain = 1070.480 ; free physical = 7593 ; free virtual = 27389
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:27 ; elapsed = 00:01:28 . Memory (MB): peak = 2005.852 ; gain = 1070.480 ; free physical = 7593 ; free virtual = 27389
Finished Renaming Generated Ports : Time (s): cpu = 00:01:27 ; elapsed = 00:01:28 . Memory (MB): peak = 2005.852 ; gain = 1070.480 ; free physical = 7593 ; free virtual = 27389
Finished Handling Custom Attributes : Time (s): cpu = 00:01:27 ; elapsed = 00:01:28 . Memory (MB): peak = 2005.852 ; gain = 1070.480 ; free physical = 7593 ; free virtual = 27388
Finished Renaming Generated Nets : Time (s): cpu = 00:01:27 ; elapsed = 00:01:28 . Memory (MB): peak = 2005.852 ; gain = 1070.480 ; free physical = 7593 ; free virtual = 27388

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    40|
|2     |CFGLUT5  |   115|
|3     |LUT1     |    21|
|4     |LUT2     |    51|
|5     |LUT3     |   115|
|6     |LUT4     |   174|
|7     |LUT5     |   105|
|8     |LUT6     |   495|
|9     |MUXF7    |    10|
|10    |RAMB18E2 |     1|
|11    |RAMB36E2 |     2|
|12    |SRL16E   |    91|
|13    |SRLC16E  |     2|
|14    |SRLC32E  |    17|
|15    |FDRE     |  1604|
|16    |FDSE     |     9|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:27 ; elapsed = 00:01:28 . Memory (MB): peak = 2005.852 ; gain = 1070.480 ; free physical = 7593 ; free virtual = 27388
synth_design: Time (s): cpu = 00:01:24 ; elapsed = 00:01:24 . Memory (MB): peak = 2018.852 ; gain = 886.461 ; free physical = 7583 ; free virtual = 27378
