Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Jun 14 14:08:56 2019
| Host         : anzThink running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_control_sets -verbose -file diagramm_wrapper_control_sets_placed.rpt
| Design       : diagramm_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   209 |
| Unused register locations in slices containing registers |   100 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            4 |
|      4 |            1 |
|      6 |            1 |
|      8 |            5 |
|     10 |            2 |
|     12 |            1 |
|     14 |            1 |
|    16+ |          194 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             254 |           36 |
| No           | No                    | Yes                    |              20 |            4 |
| No           | Yes                   | No                     |             154 |           21 |
| Yes          | No                    | No                     |           14506 |         2002 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            3750 |          581 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                            Clock Signal                           |                                                                          Enable Signal                                                                         |                                                              Set/Reset Signal                                                              | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/tick1      |                                                                                                                                                                |                                                                                                                                            |                1 |              2 |
| ~diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/cnt_reg[2] |                                                                                                                                                                | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/p_1_out[16]                                                                          |                1 |              2 |
| ~diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/tick       |                                                                                                                                                                |                                                                                                                                            |                1 |              2 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/start                                                                                                    |                                                                                                                                            |                1 |              2 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                            |                1 |              4 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/start_repN                                                                                               |                                                                                                                                            |                2 |              6 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                 | diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1 |                2 |              8 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   | diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]   |                2 |              8 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                                | diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0               |                2 |              8 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                                | diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0               |                2 |              8 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                                | diagramm_i/rst_ps7_0_250M/U0/EXT_LPF/lpf_int                                                                                               |                2 |              8 |
|  diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/tick1      | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/counter_nr_rounds                                                                                        | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/counter_nr_rounds[4]_i_1_n_0                                                         |                1 |             10 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                                | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             10 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/rst_ps7_0_250M/U0/SEQ/seq_cnt_en                                                                                                                    | diagramm_i/rst_ps7_0_250M/U0/SEQ/SEQ_COUNTER/clear                                                                                         |                1 |             12 |
| ~diagramm_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                                |                                                                                                                                            |                1 |             14 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg16[15]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg18[31]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg18[23]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg18[15]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg17[7]_i_1_n_0                                                                                     | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg17[31]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                3 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg17[23]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg17[15]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg16[7]_i_1_n_0                                                                                     | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg16[31]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg16[23]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg18[7]_i_1_n_0                                                                                     | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg15[7]_i_1_n_0                                                                                     | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg15[31]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                5 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg15[23]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg15[15]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                3 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg14[7]_i_1_n_0                                                                                     | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg14[31]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg14[23]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg14[15]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg13[7]_i_1_n_0                                                                                     | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg20[23]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg22[31]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg22[23]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg22[15]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg21[7]_i_1_n_0                                                                                     | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg21[31]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg21[23]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                3 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg21[15]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg20[7]_i_1_n_0                                                                                     | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg20[31]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                3 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg13[31]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg20[15]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                      | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                     | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                4 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                     | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                     | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg19[7]_i_1_n_0                                                                                     | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg19[31]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg19[23]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg19[15]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                3 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                     | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                     | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                     | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                     | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                      | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                     | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                     | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                     | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                3 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                      | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                     | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                      | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                     | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                4 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                      | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                                     | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                                                     | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg9[31]_i_1_n_0                                                                                     | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                                                      | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                     | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                3 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                     | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                3 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                     | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg11[15]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg13[23]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg13[15]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg12[7]_i_1_n_0                                                                                     | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg12[31]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg12[23]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                3 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg12[15]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg11[7]_i_1_n_0                                                                                     | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg11[31]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg11[23]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                3 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg22[7]_i_1_n_0                                                                                     | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg10[7]_i_1_n_0                                                                                     | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg10[31]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg10[23]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg10[15]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                      | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                     | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                     | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                     | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg33[7]_i_1_n_0                                                                                     | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg34[7]_i_1_n_0                                                                                     | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg37[15]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg36[7]_i_1_n_0                                                                                     | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg36[31]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg36[23]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg36[15]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg35[7]_i_1_n_0                                                                                     | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg35[15]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg35[23]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                3 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg35[31]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg37[23]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg34[31]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg34[23]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg34[15]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg32[31]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                3 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg32[23]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg32[15]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg31[7]_i_1_n_0                                                                                     | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg31[31]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg31[23]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg39[7]_i_1_n_0                                                                                     | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                 |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                     | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                     | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                     | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                      | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                      | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                     | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                     | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                     | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg31[15]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg39[31]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                3 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg39[23]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                3 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg39[15]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg38[7]_i_1_n_0                                                                                     | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg38[31]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                3 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg38[23]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg38[15]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg37[7]_i_1_n_0                                                                                     | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg37[31]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg25[31]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                4 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg30[7]_i_1_n_0                                                                                     | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg27[7]_i_1_n_0                                                                                     | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg27[31]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg27[23]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                3 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg27[15]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                3 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg26[7]_i_1_n_0                                                                                     | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg26[31]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg26[23]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg26[15]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg25[7]_i_1_n_0                                                                                     | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg28[15]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                3 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg25[23]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg25[15]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg24[7]_i_1_n_0                                                                                     | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg24[31]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg24[23]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg24[15]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg23[7]_i_1_n_0                                                                                     | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg23[31]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg23[23]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                     | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg23[15]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg30[31]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg30[23]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg30[15]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg33[31]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg33[23]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                3 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg33[15]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg32[7]_i_1_n_0                                                                                     | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                      | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                     | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                     | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg29[7]_i_1_n_0                                                                                     | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg29[31]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                5 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg29[23]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                2 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg29[15]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg28[7]_i_1_n_0                                                                                     | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg28[31]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                3 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg28[23]_i_1_n_0                                                                                    | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                1 |             16 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                                | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/p_1_out[16]                                                                          |                3 |             18 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/axi_awready0                                                                                             | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |                3 |             18 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                            |                3 |             24 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                            |                3 |             24 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                            |                4 |             24 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]      |                                                                                                                                            |                3 |             24 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                            |                4 |             26 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                            |                4 |             28 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                            |                3 |             28 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                            |                3 |             32 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                            |                6 |             40 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                 |                                                                                                                                            |                7 |             40 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                     |                                                                                                                                            |                6 |             64 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                            |                9 |             64 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                     |                                                                                                                                            |               11 |             64 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg_rden                                                                                             | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |               22 |             64 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                |                                                                                                                                            |                9 |             64 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                            |                6 |             64 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                            |               15 |             90 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                            |               10 |             90 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                                | diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                       |               13 |            120 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/axi_arready0                                                                                             | diagramm_i/ip_sha3v5_0/U0/axi_awready_i_1_n_0                                                                                              |               35 |            158 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                                |                                                                                                                                            |               34 |            238 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/start_repN_3                                                                                             |                                                                                                                                            |               27 |            278 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/start_repN_1                                                                                             |                                                                                                                                            |               26 |            322 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/start_repN_6                                                                                             |                                                                                                                                            |               33 |            342 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/start_repN_5                                                                                             |                                                                                                                                            |               43 |            438 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/start_repN_2                                                                                             |                                                                                                                                            |               44 |            452 |
|  diagramm_i/processing_system7_0/inst/FCLK_CLK0                   | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/start_repN_4                                                                                             |                                                                                                                                            |               49 |            464 |
|  diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/tick       | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg40                                                                                                |                                                                                                                                            |               69 |            512 |
|  diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/tick       | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in[0][0][63]_i_1_n_0                                                                               | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/p_1_out[16]                                                                          |              224 |            896 |
|  diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/tick       | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in[0][0][63]_i_1_n_0                                                                               |                                                                                                                                            |              408 |           2304 |
| ~diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/tick       | diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/slv_reg50[31]_i_1_n_0                                                                                    |                                                                                                                                            |             1210 |           8718 |
+-------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


