--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml MECHANICAL_CLOCK.twx MECHANICAL_CLOCK.ncd -o
MECHANICAL_CLOCK.twr MECHANICAL_CLOCK.pcf -ucf MECHANICAL_CLOCK.ucf

Design file:              MECHANICAL_CLOCK.ncd
Physical constraint file: MECHANICAL_CLOCK.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
MODE_BUTTON |    2.740(R)|      SLOW  |   -0.226(R)|      SLOW  |CLK_BUFGP         |   0.000|
RX          |    3.882(R)|      SLOW  |   -1.028(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
INDEX_RX<0>   |         8.216(R)|      SLOW  |         4.319(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_RX<1>   |         8.265(R)|      SLOW  |         4.391(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_RX<2>   |         8.608(R)|      SLOW  |         4.604(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_RX<3>   |         8.353(R)|      SLOW  |         4.356(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_RX<4>   |         8.287(R)|      SLOW  |         4.423(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_TX<0>   |         9.235(R)|      SLOW  |         5.044(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_TX<1>   |         8.622(R)|      SLOW  |         4.562(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_TX<2>   |         8.437(R)|      SLOW  |         4.494(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_TX<3>   |         8.548(R)|      SLOW  |         4.569(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_TX<4>   |         7.251(R)|      SLOW  |         3.719(R)|      FAST  |CLK_BUFGP         |   0.000|
MODE_LED      |         8.493(R)|      SLOW  |         4.612(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<0>|         8.048(R)|      SLOW  |         4.200(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<1>|         8.075(R)|      SLOW  |         4.175(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<2>|         7.922(R)|      SLOW  |         4.071(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<3>|         7.949(R)|      SLOW  |         4.080(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<4>|         7.846(R)|      SLOW  |         4.038(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<5>|         7.746(R)|      SLOW  |         3.927(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<6>|         7.685(R)|      SLOW  |         3.923(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<7>|         7.578(R)|      SLOW  |         3.849(R)|      FAST  |CLK_BUFGP         |   0.000|
RX_EN         |         7.805(R)|      SLOW  |         4.060(R)|      FAST  |CLK_BUFGP         |   0.000|
TX            |         8.550(R)|      SLOW  |         4.569(R)|      FAST  |CLK_BUFGP         |   0.000|
TX_ACTIVE     |         8.793(R)|      SLOW  |         4.715(R)|      FAST  |CLK_BUFGP         |   0.000|
TX_DONE       |         9.951(R)|      SLOW  |         5.418(R)|      FAST  |CLK_BUFGP         |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
CLK                |    3.605|         |         |         |
RESET_BUTTON       |    7.023|    7.023|         |         |
RESET_SECOND_BUTTON|    4.528|    4.528|         |         |
SEND_BUTTON        |    3.965|    3.965|         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock RESET_BUTTON
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
CLK                |         |         |    3.974|         |
RESET_BUTTON       |         |         |    2.535|    2.535|
RESET_SECOND_BUTTON|         |         |    1.272|    1.272|
SEND_BUTTON        |         |         |         |    2.253|
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock RESET_SECOND_BUTTON
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
CLK                |         |         |    3.974|         |
RESET_BUTTON       |         |         |    2.235|    2.235|
RESET_SECOND_BUTTON|         |         |    1.622|    1.622|
SEND_BUTTON        |         |         |         |    2.253|
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock SEND_BUTTON
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
CLK                |         |         |    2.195|         |
RESET_BUTTON       |         |         |         |    2.288|
RESET_SECOND_BUTTON|         |         |         |    2.288|
SEND_BUTTON        |         |         |    0.891|    0.891|
-------------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
INPUT_DATA<0>  |OUTPUT_DATA<0> |    9.334|
INPUT_DATA<0>  |OUTPUT_DATA<1> |    9.359|
INPUT_DATA<0>  |OUTPUT_DATA<2> |    8.967|
INPUT_DATA<0>  |OUTPUT_DATA<3> |    8.971|
INPUT_DATA<0>  |OUTPUT_DATA<4> |    8.859|
INPUT_DATA<0>  |OUTPUT_DATA<5> |    8.711|
INPUT_DATA<0>  |OUTPUT_DATA<6> |    8.676|
INPUT_DATA<0>  |OUTPUT_DATA<7> |    8.533|
INPUT_DATA<1>  |OUTPUT_DATA<0> |    9.033|
INPUT_DATA<1>  |OUTPUT_DATA<1> |    9.058|
INPUT_DATA<1>  |OUTPUT_DATA<2> |    8.753|
INPUT_DATA<1>  |OUTPUT_DATA<3> |    8.757|
INPUT_DATA<1>  |OUTPUT_DATA<4> |    8.787|
INPUT_DATA<1>  |OUTPUT_DATA<5> |    8.639|
INPUT_DATA<1>  |OUTPUT_DATA<6> |    8.379|
INPUT_DATA<1>  |OUTPUT_DATA<7> |    8.274|
INPUT_DATA<2>  |OUTPUT_DATA<0> |    8.957|
INPUT_DATA<2>  |OUTPUT_DATA<1> |    8.982|
INPUT_DATA<2>  |OUTPUT_DATA<2> |    8.875|
INPUT_DATA<2>  |OUTPUT_DATA<3> |    8.879|
INPUT_DATA<2>  |OUTPUT_DATA<4> |    8.639|
INPUT_DATA<2>  |OUTPUT_DATA<5> |    8.491|
INPUT_DATA<2>  |OUTPUT_DATA<6> |    8.397|
INPUT_DATA<2>  |OUTPUT_DATA<7> |    8.266|
INPUT_DATA<3>  |OUTPUT_DATA<0> |    8.611|
INPUT_DATA<3>  |OUTPUT_DATA<1> |    8.636|
INPUT_DATA<3>  |OUTPUT_DATA<2> |    8.636|
INPUT_DATA<3>  |OUTPUT_DATA<3> |    8.640|
INPUT_DATA<3>  |OUTPUT_DATA<4> |    8.536|
INPUT_DATA<3>  |OUTPUT_DATA<5> |    8.388|
INPUT_DATA<3>  |OUTPUT_DATA<6> |    8.350|
INPUT_DATA<3>  |OUTPUT_DATA<7> |    8.131|
INPUT_DATA<4>  |OUTPUT_DATA<0> |    8.701|
INPUT_DATA<4>  |OUTPUT_DATA<1> |    8.726|
INPUT_DATA<4>  |OUTPUT_DATA<2> |    8.304|
INPUT_DATA<4>  |OUTPUT_DATA<3> |    8.308|
INPUT_DATA<4>  |OUTPUT_DATA<4> |    8.461|
INPUT_DATA<4>  |OUTPUT_DATA<5> |    8.313|
INPUT_DATA<4>  |OUTPUT_DATA<6> |    7.843|
INPUT_DATA<4>  |OUTPUT_DATA<7> |    7.927|
RX             |RX_LED         |    9.261|
---------------+---------------+---------+


Analysis completed Sat May 21 02:03:46 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4588 MB



