// Seed: 43139442
module module_0 (
    output supply1 id_0,
    output supply0 id_1,
    output supply1 id_2,
    input supply1 id_3
    , id_17,
    output supply0 id_4,
    output wor id_5,
    output wire id_6,
    input wand id_7,
    output tri id_8,
    input wor id_9,
    input tri1 id_10,
    output tri id_11,
    input wand id_12,
    input supply1 id_13,
    input wand id_14,
    input wire id_15
);
  genvar id_18;
  wand id_19 = id_15;
endmodule
module module_1 (
    input logic id_0,
    input wor id_1,
    input wire id_2,
    output supply0 id_3,
    input wor id_4,
    input tri0 id_5,
    input tri1 id_6,
    output logic id_7,
    input supply0 id_8,
    output supply1 id_9,
    output tri id_10,
    output supply1 id_11
);
  always id_7 <= 1;
  assign id_7 = id_0;
  module_0(
      id_10,
      id_10,
      id_9,
      id_5,
      id_9,
      id_11,
      id_3,
      id_8,
      id_11,
      id_8,
      id_2,
      id_10,
      id_5,
      id_1,
      id_5,
      id_5
  );
endmodule
