.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* Red */
.set Red__0__DR, CYREG_GPIO_PRT2_DR
.set Red__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Red__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Red__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Red__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Red__0__HSIOM_MASK, 0x0F000000
.set Red__0__HSIOM_SHIFT, 24
.set Red__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Red__0__INTR, CYREG_GPIO_PRT2_INTR
.set Red__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Red__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Red__0__MASK, 0x40
.set Red__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set Red__0__OUT_SEL_SHIFT, 12
.set Red__0__OUT_SEL_VAL, 1
.set Red__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Red__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Red__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Red__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Red__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Red__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Red__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Red__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Red__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Red__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Red__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Red__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Red__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Red__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Red__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Red__0__PC, CYREG_GPIO_PRT2_PC
.set Red__0__PC2, CYREG_GPIO_PRT2_PC2
.set Red__0__PORT, 2
.set Red__0__PS, CYREG_GPIO_PRT2_PS
.set Red__0__SHIFT, 6
.set Red__DR, CYREG_GPIO_PRT2_DR
.set Red__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Red__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Red__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Red__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Red__INTR, CYREG_GPIO_PRT2_INTR
.set Red__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Red__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Red__MASK, 0x40
.set Red__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Red__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Red__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Red__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Red__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Red__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Red__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Red__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Red__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Red__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Red__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Red__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Red__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Red__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Red__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Red__PC, CYREG_GPIO_PRT2_PC
.set Red__PC2, CYREG_GPIO_PRT2_PC2
.set Red__PORT, 2
.set Red__PS, CYREG_GPIO_PRT2_PS
.set Red__SHIFT, 6

/* Blue */
.set Blue__0__DR, CYREG_GPIO_PRT3_DR
.set Blue__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Blue__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Blue__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Blue__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Blue__0__HSIOM_MASK, 0xF0000000
.set Blue__0__HSIOM_SHIFT, 28
.set Blue__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Blue__0__INTR, CYREG_GPIO_PRT3_INTR
.set Blue__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Blue__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Blue__0__MASK, 0x80
.set Blue__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set Blue__0__OUT_SEL_SHIFT, 14
.set Blue__0__OUT_SEL_VAL, 1
.set Blue__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Blue__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Blue__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Blue__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Blue__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Blue__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Blue__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Blue__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Blue__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Blue__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Blue__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Blue__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Blue__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Blue__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Blue__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Blue__0__PC, CYREG_GPIO_PRT3_PC
.set Blue__0__PC2, CYREG_GPIO_PRT3_PC2
.set Blue__0__PORT, 3
.set Blue__0__PS, CYREG_GPIO_PRT3_PS
.set Blue__0__SHIFT, 7
.set Blue__DR, CYREG_GPIO_PRT3_DR
.set Blue__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Blue__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Blue__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Blue__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Blue__INTR, CYREG_GPIO_PRT3_INTR
.set Blue__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Blue__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Blue__MASK, 0x80
.set Blue__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Blue__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Blue__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Blue__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Blue__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Blue__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Blue__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Blue__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Blue__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Blue__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Blue__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Blue__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Blue__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Blue__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Blue__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Blue__PC, CYREG_GPIO_PRT3_PC
.set Blue__PC2, CYREG_GPIO_PRT3_PC2
.set Blue__PORT, 3
.set Blue__PS, CYREG_GPIO_PRT3_PS
.set Blue__SHIFT, 7

/* Green */
.set Green__0__DR, CYREG_GPIO_PRT3_DR
.set Green__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Green__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Green__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Green__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Green__0__HSIOM_MASK, 0x0F000000
.set Green__0__HSIOM_SHIFT, 24
.set Green__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Green__0__INTR, CYREG_GPIO_PRT3_INTR
.set Green__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Green__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Green__0__MASK, 0x40
.set Green__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set Green__0__OUT_SEL_SHIFT, 12
.set Green__0__OUT_SEL_VAL, 0
.set Green__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Green__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Green__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Green__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Green__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Green__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Green__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Green__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Green__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Green__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Green__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Green__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Green__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Green__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Green__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Green__0__PC, CYREG_GPIO_PRT3_PC
.set Green__0__PC2, CYREG_GPIO_PRT3_PC2
.set Green__0__PORT, 3
.set Green__0__PS, CYREG_GPIO_PRT3_PS
.set Green__0__SHIFT, 6
.set Green__DR, CYREG_GPIO_PRT3_DR
.set Green__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Green__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Green__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Green__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Green__INTR, CYREG_GPIO_PRT3_INTR
.set Green__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Green__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Green__MASK, 0x40
.set Green__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Green__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Green__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Green__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Green__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Green__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Green__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Green__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Green__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Green__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Green__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Green__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Green__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Green__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Green__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Green__PC, CYREG_GPIO_PRT3_PC
.set Green__PC2, CYREG_GPIO_PRT3_PC2
.set Green__PORT, 3
.set Green__PS, CYREG_GPIO_PRT3_PS
.set Green__SHIFT, 6

/* Accel_X */
.set Accel_X__0__DR, CYREG_GPIO_PRT3_DR
.set Accel_X__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Accel_X__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Accel_X__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Accel_X__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Accel_X__0__HSIOM_MASK, 0x0000000F
.set Accel_X__0__HSIOM_SHIFT, 0
.set Accel_X__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Accel_X__0__INTR, CYREG_GPIO_PRT3_INTR
.set Accel_X__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Accel_X__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Accel_X__0__MASK, 0x01
.set Accel_X__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Accel_X__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Accel_X__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Accel_X__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Accel_X__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Accel_X__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Accel_X__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Accel_X__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Accel_X__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Accel_X__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Accel_X__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Accel_X__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Accel_X__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Accel_X__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Accel_X__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Accel_X__0__PC, CYREG_GPIO_PRT3_PC
.set Accel_X__0__PC2, CYREG_GPIO_PRT3_PC2
.set Accel_X__0__PORT, 3
.set Accel_X__0__PS, CYREG_GPIO_PRT3_PS
.set Accel_X__0__SHIFT, 0
.set Accel_X__DR, CYREG_GPIO_PRT3_DR
.set Accel_X__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Accel_X__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Accel_X__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Accel_X__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Accel_X__INTR, CYREG_GPIO_PRT3_INTR
.set Accel_X__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Accel_X__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Accel_X__MASK, 0x01
.set Accel_X__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Accel_X__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Accel_X__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Accel_X__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Accel_X__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Accel_X__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Accel_X__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Accel_X__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Accel_X__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Accel_X__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Accel_X__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Accel_X__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Accel_X__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Accel_X__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Accel_X__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Accel_X__PC, CYREG_GPIO_PRT3_PC
.set Accel_X__PC2, CYREG_GPIO_PRT3_PC2
.set Accel_X__PORT, 3
.set Accel_X__PS, CYREG_GPIO_PRT3_PS
.set Accel_X__SHIFT, 0

/* Accel_y */
.set Accel_y__0__DR, CYREG_GPIO_PRT3_DR
.set Accel_y__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Accel_y__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Accel_y__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Accel_y__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Accel_y__0__HSIOM_MASK, 0x000000F0
.set Accel_y__0__HSIOM_SHIFT, 4
.set Accel_y__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Accel_y__0__INTR, CYREG_GPIO_PRT3_INTR
.set Accel_y__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Accel_y__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Accel_y__0__MASK, 0x02
.set Accel_y__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Accel_y__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Accel_y__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Accel_y__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Accel_y__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Accel_y__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Accel_y__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Accel_y__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Accel_y__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Accel_y__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Accel_y__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Accel_y__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Accel_y__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Accel_y__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Accel_y__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Accel_y__0__PC, CYREG_GPIO_PRT3_PC
.set Accel_y__0__PC2, CYREG_GPIO_PRT3_PC2
.set Accel_y__0__PORT, 3
.set Accel_y__0__PS, CYREG_GPIO_PRT3_PS
.set Accel_y__0__SHIFT, 1
.set Accel_y__DR, CYREG_GPIO_PRT3_DR
.set Accel_y__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Accel_y__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Accel_y__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Accel_y__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Accel_y__INTR, CYREG_GPIO_PRT3_INTR
.set Accel_y__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Accel_y__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Accel_y__MASK, 0x02
.set Accel_y__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Accel_y__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Accel_y__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Accel_y__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Accel_y__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Accel_y__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Accel_y__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Accel_y__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Accel_y__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Accel_y__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Accel_y__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Accel_y__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Accel_y__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Accel_y__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Accel_y__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Accel_y__PC, CYREG_GPIO_PRT3_PC
.set Accel_y__PC2, CYREG_GPIO_PRT3_PC2
.set Accel_y__PORT, 3
.set Accel_y__PS, CYREG_GPIO_PRT3_PS
.set Accel_y__SHIFT, 1

/* Accel_z */
.set Accel_z__0__DR, CYREG_GPIO_PRT3_DR
.set Accel_z__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Accel_z__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Accel_z__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Accel_z__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Accel_z__0__HSIOM_MASK, 0x00000F00
.set Accel_z__0__HSIOM_SHIFT, 8
.set Accel_z__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Accel_z__0__INTR, CYREG_GPIO_PRT3_INTR
.set Accel_z__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Accel_z__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Accel_z__0__MASK, 0x04
.set Accel_z__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Accel_z__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Accel_z__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Accel_z__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Accel_z__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Accel_z__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Accel_z__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Accel_z__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Accel_z__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Accel_z__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Accel_z__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Accel_z__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Accel_z__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Accel_z__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Accel_z__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Accel_z__0__PC, CYREG_GPIO_PRT3_PC
.set Accel_z__0__PC2, CYREG_GPIO_PRT3_PC2
.set Accel_z__0__PORT, 3
.set Accel_z__0__PS, CYREG_GPIO_PRT3_PS
.set Accel_z__0__SHIFT, 2
.set Accel_z__DR, CYREG_GPIO_PRT3_DR
.set Accel_z__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Accel_z__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Accel_z__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Accel_z__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Accel_z__INTR, CYREG_GPIO_PRT3_INTR
.set Accel_z__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Accel_z__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Accel_z__MASK, 0x04
.set Accel_z__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Accel_z__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Accel_z__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Accel_z__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Accel_z__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Accel_z__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Accel_z__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Accel_z__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Accel_z__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Accel_z__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Accel_z__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Accel_z__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Accel_z__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Accel_z__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Accel_z__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Accel_z__PC, CYREG_GPIO_PRT3_PC
.set Accel_z__PC2, CYREG_GPIO_PRT3_PC2
.set Accel_z__PORT, 3
.set Accel_z__PS, CYREG_GPIO_PRT3_PS
.set Accel_z__SHIFT, 2

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 6
.set CYDEV_CHIP_DIE_PSOC4A, 3
.set CYDEV_CHIP_DIE_PSOC5LP, 5
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x0E34119E
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 3
.set CYDEV_CHIP_MEMBER_4D, 2
.set CYDEV_CHIP_MEMBER_4F, 4
.set CYDEV_CHIP_MEMBER_5A, 6
.set CYDEV_CHIP_MEMBER_5B, 5
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4F
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4F_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDR_MV, 3300
.set CYIPBLOCK_m0s8bless_VERSION, 1
.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
.set CYIPBLOCK_m0s8csd_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lcd_VERSION, 2
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8udbif_VERSION, 1
.set CYIPBLOCK_s8pass4al_VERSION, 1
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
