/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "graphic" (version "1.4"))
(pin
	(input)
	(rect 112 224 280 240)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "FPGA_CLK" (rect 5 0 64 11)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
	(annotation_block (location)(rect 56 240 112 256))
)
(pin
	(output)
	(rect 592 224 768 240)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "clk_out" (rect 90 0 125 11)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
	(annotation_block (location)(rect 1504 240 1568 256))
)
(symbol
	(rect 296 200 456 296)
	(text "freq_2hz" (rect 5 0 55 15)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 79 26 92)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "FPGA_CLK" (rect 0 0 60 15)(font "Intel Clear" (font_size 8)))
		(text "FPGA_CLK" (rect 21 27 81 42)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 160 32)
		(output)
		(text "clk_out" (rect 0 0 42 15)(font "Intel Clear" (font_size 8)))
		(text "clk_out" (rect 97 27 139 42)(font "Intel Clear" (font_size 8)))
		(line (pt 160 32)(pt 144 32))
	)
	(drawing
		(rectangle (rect 16 16 144 80))
	)
)
(symbol
	(rect 472 200 568 296)
	(text "divisor1" (rect 5 0 51 15)(font "Intel Clear" (font_size 8)))
	(text "inst2" (rect 8 79 32 92)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "in" (rect 0 0 10 15)(font "Intel Clear" (font_size 8)))
		(text "in" (rect 21 27 31 42)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 96 32)
		(output)
		(text "out" (rect 0 0 20 15)(font "Intel Clear" (font_size 8)))
		(text "out" (rect 55 27 75 42)(font "Intel Clear" (font_size 8)))
		(line (pt 96 32)(pt 80 32))
	)
	(drawing
		(rectangle (rect 16 16 80 80))
	)
)
(connector
	(pt 280 232)
	(pt 296 232)
)
(connector
	(pt 472 232)
	(pt 456 232)
)
(connector
	(pt 568 232)
	(pt 592 232)
)
