<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="data_ram_phy_synth_1" LaunchDir="F:/design-for-mult-cycle-CPU-in-verilog/multi_cpu_design_phy/multi_cpu_design_phy.runs/data_ram_phy_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
	</Parameters>
</Runs>

