INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog code files/5_D_FF_low_reset_high_set_posedge_triggred/5_D_FF_low_reset_high_set_posedge_triggred.srcs/sources_1/new/D_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog code files/1_MUX2X1/1_MUX2X1.srcs/sources_1/new/MUX2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog code files/2_MUX4X1_using_2x1/MUX4X1_using_2x1.srcs/sources_1/new/MUX4X1_using2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4X1_using2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog code files/Universal_shift_registor_4bit/Universal_shift_registor_4bit.srcs/sources_1/new/Univ_shift_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Univ_shift_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog code files/Universal_shift_registor_4bit/Universal_shift_registor_4bit.srcs/sim_1/new/Univ_shift_reg_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Univ_shift_reg_TB
