{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1628955291018 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1628955291018 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 14 12:34:50 2021 " "Processing started: Sat Aug 14 12:34:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1628955291018 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628955291018 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA " "Command: quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628955291018 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1628955291535 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1628955291535 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ula.vhd 2 1 " "Using design file ula.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-hardware " "Found design unit 1: ULA-hardware" {  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/ula.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628955305728 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/ula.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628955305728 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1628955305728 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ULA " "Elaborating entity \"ULA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1628955305733 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resAdd ula.vhd(99) " "VHDL Process Statement warning at ula.vhd(99): signal \"resAdd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/ula.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628955305735 "|ULA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zer_add ula.vhd(100) " "VHDL Process Statement warning at ula.vhd(100): signal \"zer_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/ula.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628955305735 "|ULA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "neg_add ula.vhd(101) " "VHDL Process Statement warning at ula.vhd(101): signal \"neg_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/ula.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628955305735 "|ULA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "over_add ula.vhd(102) " "VHDL Process Statement warning at ula.vhd(102): signal \"over_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/ula.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628955305735 "|ULA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cout_add ula.vhd(103) " "VHDL Process Statement warning at ula.vhd(103): signal \"cout_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/ula.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628955305735 "|ULA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resSub ula.vhd(107) " "VHDL Process Statement warning at ula.vhd(107): signal \"resSub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/ula.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628955305735 "|ULA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zer_sub ula.vhd(108) " "VHDL Process Statement warning at ula.vhd(108): signal \"zer_sub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/ula.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628955305736 "|ULA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "neg_sub ula.vhd(109) " "VHDL Process Statement warning at ula.vhd(109): signal \"neg_sub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/ula.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628955305736 "|ULA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "over_sub ula.vhd(110) " "VHDL Process Statement warning at ula.vhd(110): signal \"over_sub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/ula.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628955305736 "|ULA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cout_sub ula.vhd(111) " "VHDL Process Statement warning at ula.vhd(111): signal \"cout_sub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/ula.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628955305736 "|ULA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "res_bin ula.vhd(147) " "VHDL Process Statement warning at ula.vhd(147): signal \"res_bin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/ula.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628955305736 "|ULA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "res_bin ula.vhd(154) " "VHDL Process Statement warning at ula.vhd(154): signal \"res_bin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/ula.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628955305736 "|ULA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "res_bin ula.vhd(94) " "VHDL Process Statement warning at ula.vhd(94): inferring latch(es) for signal or variable \"res_bin\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/ula.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1628955305736 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res_bin\[0\] ula.vhd(94) " "Inferred latch for \"res_bin\[0\]\" at ula.vhd(94)" {  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/ula.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628955305736 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res_bin\[1\] ula.vhd(94) " "Inferred latch for \"res_bin\[1\]\" at ula.vhd(94)" {  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/ula.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628955305736 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res_bin\[2\] ula.vhd(94) " "Inferred latch for \"res_bin\[2\]\" at ula.vhd(94)" {  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/ula.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628955305736 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res_bin\[3\] ula.vhd(94) " "Inferred latch for \"res_bin\[3\]\" at ula.vhd(94)" {  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/ula.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628955305736 "|ULA"}
{ "Warning" "WSGN_SEARCH_FILE" "add_sub_c2.vhd 2 1 " "Using design file add_sub_c2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Add_Sub_C2-hardware " "Found design unit 1: Add_Sub_C2-hardware" {  } { { "add_sub_c2.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/add_sub_c2.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628955305752 ""} { "Info" "ISGN_ENTITY_NAME" "1 Add_Sub_C2 " "Found entity 1: Add_Sub_C2" {  } { { "add_sub_c2.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/add_sub_c2.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628955305752 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1628955305752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_Sub_C2 Add_Sub_C2:Add_C2 " "Elaborating entity \"Add_Sub_C2\" for hierarchy \"Add_Sub_C2:Add_C2\"" {  } { { "ula.vhd" "Add_C2" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/ula.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628955305753 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "signalRES add_sub_c2.vhd(48) " "VHDL Signal Declaration warning at add_sub_c2.vhd(48): used explicit default value for signal \"signalRES\" because signal was never assigned a value" {  } { { "add_sub_c2.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/add_sub_c2.vhd" 48 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1628955305754 "|ULA|Add_Sub_C2:Add_C2"}
{ "Warning" "WSGN_SEARCH_FILE" "fa_4_bits.vhd 2 1 " "Using design file fa_4_bits.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA_4_bits-hardware " "Found design unit 1: FA_4_bits-hardware" {  } { { "fa_4_bits.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/fa_4_bits.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628955305779 ""} { "Info" "ISGN_ENTITY_NAME" "1 FA_4_bits " "Found entity 1: FA_4_bits" {  } { { "fa_4_bits.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/fa_4_bits.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628955305779 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1628955305779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA_4_bits Add_Sub_C2:Add_C2\|FA_4_bits:Full_Adder " "Elaborating entity \"FA_4_bits\" for hierarchy \"Add_Sub_C2:Add_C2\|FA_4_bits:Full_Adder\"" {  } { { "add_sub_c2.vhd" "Full_Adder" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/add_sub_c2.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628955305779 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fa.vhd 2 1 " "Using design file fa.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA-hardware " "Found design unit 1: FA-hardware" {  } { { "fa.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/fa.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628955305799 ""} { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "fa.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/fa.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628955305799 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1628955305799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA Add_Sub_C2:Add_C2\|FA_4_bits:Full_Adder\|FA:a0 " "Elaborating entity \"FA\" for hierarchy \"Add_Sub_C2:Add_C2\|FA_4_bits:Full_Adder\|FA:a0\"" {  } { { "fa_4_bits.vhd" "a0" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/fa_4_bits.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628955305800 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1628955306297 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "COUT " "Inserted always-enabled tri-state buffer between \"COUT\" and its non-tri-state driver." {  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/ula.vhd" 41 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1628955306370 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1628955306370 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res_bin\[1\] " "Latch res_bin\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SEL\[2\] " "Ports D and ENA on the latch are fed by the same signal SEL\[2\]" {  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/ula.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628955306372 ""}  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/ula.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628955306372 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res_bin\[2\] " "Latch res_bin\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SEL\[2\] " "Ports D and ENA on the latch are fed by the same signal SEL\[2\]" {  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/ula.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628955306372 ""}  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/ula.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628955306372 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res_bin\[3\] " "Latch res_bin\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SEL\[2\] " "Ports D and ENA on the latch are fed by the same signal SEL\[2\]" {  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/ula.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628955306372 ""}  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/ula.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628955306372 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res_bin\[0\] " "Latch res_bin\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SEL\[2\] " "Ports D and ENA on the latch are fed by the same signal SEL\[2\]" {  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/ula.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628955306372 ""}  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/ula.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628955306372 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "COUT~synth " "Node \"COUT~synth\"" {  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/ula.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1628955306448 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1628955306448 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1628955306610 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1628955307226 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628955307226 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PAUSE " "No output dependent on input pin \"PAUSE\"" {  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/ula.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628955307332 "|ULA|PAUSE"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA/ula.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628955307332 "|ULA|CLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1628955307332 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "74 " "Implemented 74 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1628955307333 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1628955307333 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1628955307333 ""} { "Info" "ICUT_CUT_TM_LCELLS" "53 " "Implemented 53 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1628955307333 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1628955307333 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1628955307355 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 14 12:35:07 2021 " "Processing ended: Sat Aug 14 12:35:07 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1628955307355 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1628955307355 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1628955307355 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1628955307355 ""}
