// Seed: 2935232169
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  tri1 id_4;
  module_0(
      id_3, id_1, id_4, id_3, id_3, id_4, id_4
  );
  always @(1 or id_4 - 1'b0, negedge 1, 1'd0);
  final begin
    id_3 = {id_4{1}};
  end
endmodule
