// Seed: 302636465
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_5 = id_8;
endmodule
module module_1 (
    input supply1 id_0
    , id_13,
    input uwire id_1,
    output tri1 id_2,
    input wor id_3,
    input tri id_4,
    output tri0 id_5,
    input uwire id_6,
    input wor id_7,
    output wire id_8,
    input supply1 id_9,
    input wor id_10,
    input wor id_11
);
  module_0(
      id_13, id_13, id_13, id_13, id_13, id_13, id_13, id_13, id_13, id_13
  );
endmodule
