sep=;
Pin;Pin name;Label;Identifier;External user signals;GPIO;LPUART;LPSPI;I2S;PWM;SEMC;FLEXIO;CMP;SUPPLY;TMR;ENET;LPI2C;uSDHC;PIT;EWM;DMA;AOI;LOGIC;ADC_ETC;XBARA;ENC;FlexSPI;ADC;KPP;FLEXCAN;SRC;GPT;XTALOSC24M;USB;CCM;WDOG;SPDIF;ARM;JTAG;MQS;Other;Routing for BOARD_InitPins
1;GPIO_EMC_14;;;;GPIO2:gpio_io,14(GPIO2_IO14);LPUART1:TRG(XBAR1_XBAR_IN14)/LPUART2:TRG(XBAR1_XBAR_IN14)/LPUART3:TRG(XBAR1_XBAR_IN14)/LPUART4:TRG(XBAR1_XBAR_IN14)/LPUART5:TRG(XBAR1_XBAR_IN14)/LPUART6:TRG(XBAR1_XBAR_IN14)/LPUART7:TRG(XBAR1_XBAR_IN14)/LPUART8:TRG(XBAR1_XBAR_IN14)/LPUART6:CTS_B(LPUART6_CTS_B);LPSPI1:TRG(XBAR1_XBAR_IN14)/LPSPI2:TRG(XBAR1_XBAR_IN14)/LPSPI3:TRG(XBAR1_XBAR_IN14)/LPSPI4:TRG(XBAR1_XBAR_IN14)/LPSPI2:PCS1(LPSPI2_PCS1);SAI1:RX_BCLK(SAI1_RX_BCLK);PWM1:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT14)/PWM1:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT14)/PWM1:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT14)/PWM1:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT14)/PWM2:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT14)/PWM2:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT14)/PWM2:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT14)/PWM2:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT14)/PWM1:EXT,A0(XBAR1_XBAR_IN14)/PWM1:EXT,A1(XBAR1_XBAR_IN14)/PWM1:EXT,A2(XBAR1_XBAR_IN14)/PWM1:EXT,A3(XBAR1_XBAR_IN14)/PWM1:EXT_SYNC,0(XBAR1_XBAR_IN14)/PWM1:EXT_SYNC,1(XBAR1_XBAR_IN14)/PWM1:EXT_SYNC,2(XBAR1_XBAR_IN14)/PWM1:EXT_SYNC,3(XBAR1_XBAR_IN14)/PWM1:EXT_CLK(XBAR1_XBAR_IN14)/PWM1:FAULT,0(XBAR1_XBAR_IN14)/PWM1:FAULT,1(XBAR1_XBAR_IN14)/PWM1:FAULT,2(XBAR1_XBAR_IN14)/PWM1:FAULT,3(XBAR1_XBAR_IN14)/PWM1:EXT_FORCE(XBAR1_XBAR_IN14)/PWM2:EXT,A0(XBAR1_XBAR_IN14)/PWM2:EXT,A1(XBAR1_XBAR_IN14)/PWM2:EXT,A2(XBAR1_XBAR_IN14)/PWM2:EXT,A3(XBAR1_XBAR_IN14)/PWM2:EXT_SYNC,0(XBAR1_XBAR_IN14)/PWM2:EXT_SYNC,1(XBAR1_XBAR_IN14)/PWM2:EXT_SYNC,2(XBAR1_XBAR_IN14)/PWM2:EXT_SYNC,3(XBAR1_XBAR_IN14)/PWM2:EXT_CLK(XBAR1_XBAR_IN14)/PWM2:FAULT,0(XBAR1_XBAR_IN14)/PWM2:FAULT,1(XBAR1_XBAR_IN14)/PWM2:EXT_FORCE(XBAR1_XBAR_IN14);SEMC:BA,1(SEMC_BA1);FLEXIO1:TRIG,0(XBAR1_XBAR_IN14)/FLEXIO1:TRIG,1(XBAR1_XBAR_IN14);CMP1:OUT(XBAR1_XBAR_INOUT14)/CMP2:OUT(XBAR1_XBAR_INOUT14)/CMP3:OUT(XBAR1_XBAR_INOUT14)/CMP4:OUT(XBAR1_XBAR_INOUT14)/CMP1:SAMPLE(XBAR1_XBAR_IN14)/CMP2:SAMPLE(XBAR1_XBAR_IN14)/CMP3:SAMPLE(XBAR1_XBAR_IN14)/CMP4:SAMPLE(XBAR1_XBAR_IN14);;TMR1:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT14)/TMR1:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT14)/TMR1:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT14)/TMR1:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT14)/TMR2:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT14)/TMR2:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT14)/TMR2:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT14)/TMR2:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT14)/TMR1:TIMER_INPUT,0(XBAR1_XBAR_IN14)/TMR1:TIMER_INPUT,1(XBAR1_XBAR_IN14)/TMR1:TIMER_INPUT,2(XBAR1_XBAR_IN14)/TMR1:TIMER_INPUT,3(XBAR1_XBAR_IN14)/TMR2:TIMER_INPUT,0(XBAR1_XBAR_IN14)/TMR2:TIMER_INPUT,1(XBAR1_XBAR_IN14)/TMR2:TIMER_INPUT,2(XBAR1_XBAR_IN14)/TMR2:TIMER_INPUT,3(XBAR1_XBAR_IN14);;LPI2C1:TRG(XBAR1_XBAR_IN14)/LPI2C2:TRG(XBAR1_XBAR_IN14)/LPI2C3:TRG(XBAR1_XBAR_IN14)/LPI2C4:TRG(XBAR1_XBAR_IN14);;PIT:TRIGGER,0(XBAR1_XBAR_INOUT14)/PIT:TRIGGER,1(XBAR1_XBAR_INOUT14)/PIT:TRIGGER,2(XBAR1_XBAR_INOUT14)/PIT:TRIGGER,3(XBAR1_XBAR_INOUT14);EWM:IN(XBAR1_XBAR_IN14);DMA0:DONE,0(XBAR1_XBAR_INOUT14)/DMA0:DONE,1(XBAR1_XBAR_INOUT14)/DMA0:DONE,2(XBAR1_XBAR_INOUT14)/DMA0:DONE,3(XBAR1_XBAR_INOUT14)/DMA0:DONE,4(XBAR1_XBAR_INOUT14)/DMA0:DONE,5(XBAR1_XBAR_INOUT14)/DMA0:DONE,6(XBAR1_XBAR_INOUT14)/DMA0:DONE,7(XBAR1_XBAR_INOUT14)/DMA0:REQ,30(XBAR1_XBAR_IN14)/DMA0:REQ,31(XBAR1_XBAR_IN14)/DMA0:REQ,94(XBAR1_XBAR_IN14)/DMA0:REQ,95(XBAR1_XBAR_IN14);AOI:OUT,0(XBAR1_XBAR_INOUT14)/AOI:OUT,1(XBAR1_XBAR_INOUT14)/AOI:OUT,2(XBAR1_XBAR_INOUT14)/AOI:OUT,3(XBAR1_XBAR_INOUT14);LOGIC:LOGIC_LOW(XBAR1_XBAR_INOUT14)/LOGIC:LOGIC_HIGH(XBAR1_XBAR_INOUT14);ADC_ETC:CH0_XBAR_COCO,0(XBAR1_XBAR_INOUT14)/ADC_ETC:CH0_XBAR_COCO,1(XBAR1_XBAR_INOUT14)/ADC_ETC:CH0_XBAR_COCO,2(XBAR1_XBAR_INOUT14)/ADC_ETC:CH0_XBAR_COCO,3(XBAR1_XBAR_INOUT14)/ADC_ETC:CH1_XBAR_COCO,0(XBAR1_XBAR_INOUT14)/ADC_ETC:CH1_XBAR_COCO,1(XBAR1_XBAR_INOUT14)/ADC_ETC:CH1_XBAR_COCO,2(XBAR1_XBAR_INOUT14)/ADC_ETC:CH1_XBAR_COCO,3(XBAR1_XBAR_INOUT14)/ADC_ETC:CH0_XBAR_TRIG,0(XBAR1_XBAR_IN14)/ADC_ETC:CH0_XBAR_TRIG,1(XBAR1_XBAR_IN14)/ADC_ETC:CH0_XBAR_TRIG,2(XBAR1_XBAR_IN14)/ADC_ETC:CH0_XBAR_TRIG,3(XBAR1_XBAR_IN14)/ADC_ETC:CH1_XBAR_TRIG,0(XBAR1_XBAR_IN14)/ADC_ETC:CH1_XBAR_TRIG,1(XBAR1_XBAR_IN14)/ADC_ETC:CH1_XBAR_TRIG,2(XBAR1_XBAR_IN14)/ADC_ETC:CH1_XBAR_TRIG,3(XBAR1_XBAR_IN14);XBARA:OUT,14(XBAR1_XBAR_INOUT14)/XBARA:IN,14(XBAR1_XBAR_IN14);ENC1:POSMATCH(XBAR1_XBAR_INOUT14)/ENC2:POSMATCH(XBAR1_XBAR_INOUT14)/ENC1:PHASE,A(XBAR1_XBAR_IN14)/ENC1:PHASE,B(XBAR1_XBAR_IN14)/ENC1:INDEX(XBAR1_XBAR_IN14)/ENC1:HOME(XBAR1_XBAR_IN14)/ENC1:TRG(XBAR1_XBAR_IN14)/ENC2:PHASE,A(XBAR1_XBAR_IN14)/ENC2:PHASE,B(XBAR1_XBAR_IN14)/ENC2:INDEX(XBAR1_XBAR_IN14)/ENC2:HOME(XBAR1_XBAR_IN14)/ENC2:TRG(XBAR1_XBAR_IN14);;;;CAN1:TX(FLEXCAN1_TX);;;;;;;;;;;;GPIO2:gpio_io,14(GPIO2_IO14)
2;GPIO_EMC_13;;;;GPIO2:gpio_io,13(GPIO2_IO13);LPUART1:TRG(XBAR1_XBAR_IN13)/LPUART2:TRG(XBAR1_XBAR_IN13)/LPUART3:TRG(XBAR1_XBAR_IN13)/LPUART4:TRG(XBAR1_XBAR_IN13)/LPUART5:TRG(XBAR1_XBAR_IN13)/LPUART6:TRG(XBAR1_XBAR_IN13)/LPUART7:TRG(XBAR1_XBAR_IN13)/LPUART8:TRG(XBAR1_XBAR_IN13)/LPUART6:RX(LPUART6_RX);LPSPI1:TRG(XBAR1_XBAR_IN13)/LPSPI2:TRG(XBAR1_XBAR_IN13)/LPSPI3:TRG(XBAR1_XBAR_IN13)/LPSPI4:TRG(XBAR1_XBAR_IN13)/LPSPI2:SDI(LPSPI2_SDI);SAI1:RX_DATA0(SAI1_RX_DATA0);PWM1:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT13)/PWM1:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT13)/PWM1:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT13)/PWM1:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT13)/PWM2:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT13)/PWM2:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT13)/PWM2:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT13)/PWM2:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT13)/PWM1:EXT,A0(XBAR1_XBAR_IN13)/PWM1:EXT,A1(XBAR1_XBAR_IN13)/PWM1:EXT,A2(XBAR1_XBAR_IN13)/PWM1:EXT,A3(XBAR1_XBAR_IN13)/PWM1:EXT_SYNC,0(XBAR1_XBAR_IN13)/PWM1:EXT_SYNC,1(XBAR1_XBAR_IN13)/PWM1:EXT_SYNC,2(XBAR1_XBAR_IN13)/PWM1:EXT_SYNC,3(XBAR1_XBAR_IN13)/PWM1:EXT_CLK(XBAR1_XBAR_IN13)/PWM1:FAULT,0(XBAR1_XBAR_IN13)/PWM1:FAULT,1(XBAR1_XBAR_IN13)/PWM1:FAULT,2(XBAR1_XBAR_IN13)/PWM1:FAULT,3(XBAR1_XBAR_IN13)/PWM1:EXT_FORCE(XBAR1_XBAR_IN13)/PWM2:EXT,A0(XBAR1_XBAR_IN13)/PWM2:EXT,A1(XBAR1_XBAR_IN13)/PWM2:EXT,A2(XBAR1_XBAR_IN13)/PWM2:EXT,A3(XBAR1_XBAR_IN13)/PWM2:EXT_SYNC,0(XBAR1_XBAR_IN13)/PWM2:EXT_SYNC,1(XBAR1_XBAR_IN13)/PWM2:EXT_SYNC,2(XBAR1_XBAR_IN13)/PWM2:EXT_SYNC,3(XBAR1_XBAR_IN13)/PWM2:EXT_CLK(XBAR1_XBAR_IN13)/PWM2:FAULT,0(XBAR1_XBAR_IN13)/PWM2:FAULT,1(XBAR1_XBAR_IN13)/PWM2:EXT_FORCE(XBAR1_XBAR_IN13)/PWM2:X,3(FLEXPWM2_PWMX3);SEMC:BA,0(SEMC_BA0);FLEXIO1:TRIG,0(XBAR1_XBAR_IN13)/FLEXIO1:TRIG,1(XBAR1_XBAR_IN13);CMP1:OUT(XBAR1_XBAR_INOUT13)/CMP2:OUT(XBAR1_XBAR_INOUT13)/CMP3:OUT(XBAR1_XBAR_INOUT13)/CMP4:OUT(XBAR1_XBAR_INOUT13)/CMP1:SAMPLE(XBAR1_XBAR_IN13)/CMP2:SAMPLE(XBAR1_XBAR_IN13)/CMP3:SAMPLE(XBAR1_XBAR_IN13)/CMP4:SAMPLE(XBAR1_XBAR_IN13);;TMR1:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT13)/TMR1:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT13)/TMR1:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT13)/TMR1:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT13)/TMR2:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT13)/TMR2:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT13)/TMR2:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT13)/TMR2:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT13)/TMR1:TIMER_INPUT,0(XBAR1_XBAR_IN13)/TMR1:TIMER_INPUT,1(XBAR1_XBAR_IN13)/TMR1:TIMER_INPUT,2(XBAR1_XBAR_IN13)/TMR1:TIMER_INPUT,3(XBAR1_XBAR_IN13)/TMR2:TIMER_INPUT,0(XBAR1_XBAR_IN13)/TMR2:TIMER_INPUT,1(XBAR1_XBAR_IN13)/TMR2:TIMER_INPUT,2(XBAR1_XBAR_IN13)/TMR2:TIMER_INPUT,3(XBAR1_XBAR_IN13);;LPI2C1:TRG(XBAR1_XBAR_IN13)/LPI2C2:TRG(XBAR1_XBAR_IN13)/LPI2C3:TRG(XBAR1_XBAR_IN13)/LPI2C4:TRG(XBAR1_XBAR_IN13);;PIT:TRIGGER,0(XBAR1_XBAR_INOUT13)/PIT:TRIGGER,1(XBAR1_XBAR_INOUT13)/PIT:TRIGGER,2(XBAR1_XBAR_INOUT13)/PIT:TRIGGER,3(XBAR1_XBAR_INOUT13);EWM:IN(XBAR1_XBAR_IN13);DMA0:DONE,0(XBAR1_XBAR_INOUT13)/DMA0:DONE,1(XBAR1_XBAR_INOUT13)/DMA0:DONE,2(XBAR1_XBAR_INOUT13)/DMA0:DONE,3(XBAR1_XBAR_INOUT13)/DMA0:DONE,4(XBAR1_XBAR_INOUT13)/DMA0:DONE,5(XBAR1_XBAR_INOUT13)/DMA0:DONE,6(XBAR1_XBAR_INOUT13)/DMA0:DONE,7(XBAR1_XBAR_INOUT13)/DMA0:REQ,30(XBAR1_XBAR_IN13)/DMA0:REQ,31(XBAR1_XBAR_IN13)/DMA0:REQ,94(XBAR1_XBAR_IN13)/DMA0:REQ,95(XBAR1_XBAR_IN13);AOI:OUT,0(XBAR1_XBAR_INOUT13)/AOI:OUT,1(XBAR1_XBAR_INOUT13)/AOI:OUT,2(XBAR1_XBAR_INOUT13)/AOI:OUT,3(XBAR1_XBAR_INOUT13);LOGIC:LOGIC_LOW(XBAR1_XBAR_INOUT13)/LOGIC:LOGIC_HIGH(XBAR1_XBAR_INOUT13);ADC_ETC:CH0_XBAR_COCO,0(XBAR1_XBAR_INOUT13)/ADC_ETC:CH0_XBAR_COCO,1(XBAR1_XBAR_INOUT13)/ADC_ETC:CH0_XBAR_COCO,2(XBAR1_XBAR_INOUT13)/ADC_ETC:CH0_XBAR_COCO,3(XBAR1_XBAR_INOUT13)/ADC_ETC:CH1_XBAR_COCO,0(XBAR1_XBAR_INOUT13)/ADC_ETC:CH1_XBAR_COCO,1(XBAR1_XBAR_INOUT13)/ADC_ETC:CH1_XBAR_COCO,2(XBAR1_XBAR_INOUT13)/ADC_ETC:CH1_XBAR_COCO,3(XBAR1_XBAR_INOUT13)/ADC_ETC:CH0_XBAR_TRIG,0(XBAR1_XBAR_IN13)/ADC_ETC:CH0_XBAR_TRIG,1(XBAR1_XBAR_IN13)/ADC_ETC:CH0_XBAR_TRIG,2(XBAR1_XBAR_IN13)/ADC_ETC:CH0_XBAR_TRIG,3(XBAR1_XBAR_IN13)/ADC_ETC:CH1_XBAR_TRIG,0(XBAR1_XBAR_IN13)/ADC_ETC:CH1_XBAR_TRIG,1(XBAR1_XBAR_IN13)/ADC_ETC:CH1_XBAR_TRIG,2(XBAR1_XBAR_IN13)/ADC_ETC:CH1_XBAR_TRIG,3(XBAR1_XBAR_IN13);XBARA:OUT,13(XBAR1_XBAR_INOUT13)/XBARA:IN,13(XBAR1_XBAR_IN13);ENC1:POSMATCH(XBAR1_XBAR_INOUT13)/ENC2:POSMATCH(XBAR1_XBAR_INOUT13)/ENC1:PHASE,A(XBAR1_XBAR_IN13)/ENC1:PHASE,B(XBAR1_XBAR_IN13)/ENC1:INDEX(XBAR1_XBAR_IN13)/ENC1:HOME(XBAR1_XBAR_IN13)/ENC1:TRG(XBAR1_XBAR_IN13)/ENC2:PHASE,A(XBAR1_XBAR_IN13)/ENC2:PHASE,B(XBAR1_XBAR_IN13)/ENC2:INDEX(XBAR1_XBAR_IN13)/ENC2:HOME(XBAR1_XBAR_IN13)/ENC2:TRG(XBAR1_XBAR_IN13);;;;;;;;;CCM:PMIC_RDY(CCM_PMIC_RDY);;;;;;;GPIO2:gpio_io,13(GPIO2_IO13)
3;GPIO_EMC_12;;;;GPIO2:gpio_io,12(GPIO2_IO12);LPUART1:TRG(XBAR1_XBAR_IN12)/LPUART2:TRG(XBAR1_XBAR_IN12)/LPUART3:TRG(XBAR1_XBAR_IN12)/LPUART4:TRG(XBAR1_XBAR_IN12)/LPUART5:TRG(XBAR1_XBAR_IN12)/LPUART6:TRG(XBAR1_XBAR_IN12)/LPUART7:TRG(XBAR1_XBAR_IN12)/LPUART8:TRG(XBAR1_XBAR_IN12)/LPUART6:TX(LPUART6_TX);LPSPI1:TRG(XBAR1_XBAR_IN12)/LPSPI2:TRG(XBAR1_XBAR_IN12)/LPSPI3:TRG(XBAR1_XBAR_IN12)/LPSPI4:TRG(XBAR1_XBAR_IN12)/LPSPI2:SDO(LPSPI2_SDO);SAI1:TX_DATA0(SAI1_TX_DATA0);PWM1:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT12)/PWM1:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT12)/PWM1:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT12)/PWM1:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT12)/PWM2:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT12)/PWM2:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT12)/PWM2:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT12)/PWM2:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT12)/PWM1:EXT,A0(XBAR1_XBAR_IN12)/PWM1:EXT,A1(XBAR1_XBAR_IN12)/PWM1:EXT,A2(XBAR1_XBAR_IN12)/PWM1:EXT,A3(XBAR1_XBAR_IN12)/PWM1:EXT_SYNC,0(XBAR1_XBAR_IN12)/PWM1:EXT_SYNC,1(XBAR1_XBAR_IN12)/PWM1:EXT_SYNC,2(XBAR1_XBAR_IN12)/PWM1:EXT_SYNC,3(XBAR1_XBAR_IN12)/PWM1:EXT_CLK(XBAR1_XBAR_IN12)/PWM1:FAULT,0(XBAR1_XBAR_IN12)/PWM1:FAULT,1(XBAR1_XBAR_IN12)/PWM1:FAULT,2(XBAR1_XBAR_IN12)/PWM1:FAULT,3(XBAR1_XBAR_IN12)/PWM1:EXT_FORCE(XBAR1_XBAR_IN12)/PWM2:EXT,A0(XBAR1_XBAR_IN12)/PWM2:EXT,A1(XBAR1_XBAR_IN12)/PWM2:EXT,A2(XBAR1_XBAR_IN12)/PWM2:EXT,A3(XBAR1_XBAR_IN12)/PWM2:EXT_SYNC,0(XBAR1_XBAR_IN12)/PWM2:EXT_SYNC,1(XBAR1_XBAR_IN12)/PWM2:EXT_SYNC,2(XBAR1_XBAR_IN12)/PWM2:EXT_SYNC,3(XBAR1_XBAR_IN12)/PWM2:EXT_CLK(XBAR1_XBAR_IN12)/PWM2:FAULT,0(XBAR1_XBAR_IN12)/PWM2:FAULT,1(XBAR1_XBAR_IN12)/PWM2:EXT_FORCE(XBAR1_XBAR_IN12)/PWM2:X,2(FLEXPWM2_PWMX2);SEMC:CS,0(SEMC_CS0);FLEXIO1:TRIG,0(XBAR1_XBAR_IN12)/FLEXIO1:TRIG,1(XBAR1_XBAR_IN12);CMP1:OUT(XBAR1_XBAR_INOUT12)/CMP2:OUT(XBAR1_XBAR_INOUT12)/CMP3:OUT(XBAR1_XBAR_INOUT12)/CMP4:OUT(XBAR1_XBAR_INOUT12)/CMP1:SAMPLE(XBAR1_XBAR_IN12)/CMP2:SAMPLE(XBAR1_XBAR_IN12)/CMP3:SAMPLE(XBAR1_XBAR_IN12)/CMP4:SAMPLE(XBAR1_XBAR_IN12);;TMR1:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT12)/TMR1:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT12)/TMR1:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT12)/TMR1:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT12)/TMR2:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT12)/TMR2:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT12)/TMR2:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT12)/TMR2:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT12)/TMR1:TIMER_INPUT,0(XBAR1_XBAR_IN12)/TMR1:TIMER_INPUT,1(XBAR1_XBAR_IN12)/TMR1:TIMER_INPUT,2(XBAR1_XBAR_IN12)/TMR1:TIMER_INPUT,3(XBAR1_XBAR_IN12)/TMR2:TIMER_INPUT,0(XBAR1_XBAR_IN12)/TMR2:TIMER_INPUT,1(XBAR1_XBAR_IN12)/TMR2:TIMER_INPUT,2(XBAR1_XBAR_IN12)/TMR2:TIMER_INPUT,3(XBAR1_XBAR_IN12);;LPI2C1:TRG(XBAR1_XBAR_IN12)/LPI2C2:TRG(XBAR1_XBAR_IN12)/LPI2C3:TRG(XBAR1_XBAR_IN12)/LPI2C4:TRG(XBAR1_XBAR_IN12);;PIT:TRIGGER,0(XBAR1_XBAR_INOUT12)/PIT:TRIGGER,1(XBAR1_XBAR_INOUT12)/PIT:TRIGGER,2(XBAR1_XBAR_INOUT12)/PIT:TRIGGER,3(XBAR1_XBAR_INOUT12);EWM:IN(XBAR1_XBAR_IN12);DMA0:DONE,0(XBAR1_XBAR_INOUT12)/DMA0:DONE,1(XBAR1_XBAR_INOUT12)/DMA0:DONE,2(XBAR1_XBAR_INOUT12)/DMA0:DONE,3(XBAR1_XBAR_INOUT12)/DMA0:DONE,4(XBAR1_XBAR_INOUT12)/DMA0:DONE,5(XBAR1_XBAR_INOUT12)/DMA0:DONE,6(XBAR1_XBAR_INOUT12)/DMA0:DONE,7(XBAR1_XBAR_INOUT12)/DMA0:REQ,30(XBAR1_XBAR_IN12)/DMA0:REQ,31(XBAR1_XBAR_IN12)/DMA0:REQ,94(XBAR1_XBAR_IN12)/DMA0:REQ,95(XBAR1_XBAR_IN12);AOI:OUT,0(XBAR1_XBAR_INOUT12)/AOI:OUT,1(XBAR1_XBAR_INOUT12)/AOI:OUT,2(XBAR1_XBAR_INOUT12)/AOI:OUT,3(XBAR1_XBAR_INOUT12);LOGIC:LOGIC_LOW(XBAR1_XBAR_INOUT12)/LOGIC:LOGIC_HIGH(XBAR1_XBAR_INOUT12);ADC_ETC:CH0_XBAR_COCO,0(XBAR1_XBAR_INOUT12)/ADC_ETC:CH0_XBAR_COCO,1(XBAR1_XBAR_INOUT12)/ADC_ETC:CH0_XBAR_COCO,2(XBAR1_XBAR_INOUT12)/ADC_ETC:CH0_XBAR_COCO,3(XBAR1_XBAR_INOUT12)/ADC_ETC:CH1_XBAR_COCO,0(XBAR1_XBAR_INOUT12)/ADC_ETC:CH1_XBAR_COCO,1(XBAR1_XBAR_INOUT12)/ADC_ETC:CH1_XBAR_COCO,2(XBAR1_XBAR_INOUT12)/ADC_ETC:CH1_XBAR_COCO,3(XBAR1_XBAR_INOUT12)/ADC_ETC:CH0_XBAR_TRIG,0(XBAR1_XBAR_IN12)/ADC_ETC:CH0_XBAR_TRIG,1(XBAR1_XBAR_IN12)/ADC_ETC:CH0_XBAR_TRIG,2(XBAR1_XBAR_IN12)/ADC_ETC:CH0_XBAR_TRIG,3(XBAR1_XBAR_IN12)/ADC_ETC:CH1_XBAR_TRIG,0(XBAR1_XBAR_IN12)/ADC_ETC:CH1_XBAR_TRIG,1(XBAR1_XBAR_IN12)/ADC_ETC:CH1_XBAR_TRIG,2(XBAR1_XBAR_IN12)/ADC_ETC:CH1_XBAR_TRIG,3(XBAR1_XBAR_IN12);XBARA:OUT,12(XBAR1_XBAR_INOUT12)/XBARA:IN,12(XBAR1_XBAR_IN12);ENC1:POSMATCH(XBAR1_XBAR_INOUT12)/ENC2:POSMATCH(XBAR1_XBAR_INOUT12)/ENC1:PHASE,A(XBAR1_XBAR_IN12)/ENC1:PHASE,B(XBAR1_XBAR_IN12)/ENC1:INDEX(XBAR1_XBAR_IN12)/ENC1:HOME(XBAR1_XBAR_IN12)/ENC1:TRG(XBAR1_XBAR_IN12)/ENC2:PHASE,A(XBAR1_XBAR_IN12)/ENC2:PHASE,B(XBAR1_XBAR_IN12)/ENC2:INDEX(XBAR1_XBAR_IN12)/ENC2:HOME(XBAR1_XBAR_IN12)/ENC2:TRG(XBAR1_XBAR_IN12);;;;;;;;;;;;;;;;GPIO2:gpio_io,12(GPIO2_IO12)
4;GPIO_EMC_11;;;;GPIO2:gpio_io,11(GPIO2_IO11);LPUART1:TRG(XBAR1_XBAR_IN11)/LPUART2:TRG(XBAR1_XBAR_IN11)/LPUART3:TRG(XBAR1_XBAR_IN11)/LPUART4:TRG(XBAR1_XBAR_IN11)/LPUART5:TRG(XBAR1_XBAR_IN11)/LPUART6:TRG(XBAR1_XBAR_IN11)/LPUART7:TRG(XBAR1_XBAR_IN11)/LPUART8:TRG(XBAR1_XBAR_IN11);LPSPI1:TRG(XBAR1_XBAR_IN11)/LPSPI2:TRG(XBAR1_XBAR_IN11)/LPSPI3:TRG(XBAR1_XBAR_IN11)/LPSPI4:TRG(XBAR1_XBAR_IN11)/LPSPI2:PCS0(LPSPI2_PCS0);SAI1:TX_BCLK(SAI1_TX_BCLK);PWM1:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT11)/PWM1:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT11)/PWM1:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT11)/PWM1:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT11)/PWM2:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT11)/PWM2:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT11)/PWM2:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT11)/PWM2:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT11)/PWM1:EXT,A0(XBAR1_XBAR_IN11)/PWM1:EXT,A1(XBAR1_XBAR_IN11)/PWM1:EXT,A2(XBAR1_XBAR_IN11)/PWM1:EXT,A3(XBAR1_XBAR_IN11)/PWM1:EXT_SYNC,0(XBAR1_XBAR_IN11)/PWM1:EXT_SYNC,1(XBAR1_XBAR_IN11)/PWM1:EXT_SYNC,2(XBAR1_XBAR_IN11)/PWM1:EXT_SYNC,3(XBAR1_XBAR_IN11)/PWM1:EXT_CLK(XBAR1_XBAR_IN11)/PWM1:FAULT,0(XBAR1_XBAR_IN11)/PWM1:FAULT,1(XBAR1_XBAR_IN11)/PWM1:FAULT,2(XBAR1_XBAR_IN11)/PWM1:FAULT,3(XBAR1_XBAR_IN11)/PWM1:EXT_FORCE(XBAR1_XBAR_IN11)/PWM2:EXT,A0(XBAR1_XBAR_IN11)/PWM2:EXT,A1(XBAR1_XBAR_IN11)/PWM2:EXT,A2(XBAR1_XBAR_IN11)/PWM2:EXT,A3(XBAR1_XBAR_IN11)/PWM2:EXT_SYNC,0(XBAR1_XBAR_IN11)/PWM2:EXT_SYNC,1(XBAR1_XBAR_IN11)/PWM2:EXT_SYNC,2(XBAR1_XBAR_IN11)/PWM2:EXT_SYNC,3(XBAR1_XBAR_IN11)/PWM2:EXT_CLK(XBAR1_XBAR_IN11)/PWM2:FAULT,0(XBAR1_XBAR_IN11)/PWM2:FAULT,1(XBAR1_XBAR_IN11)/PWM2:EXT_FORCE(XBAR1_XBAR_IN11)/PWM2:X,1(FLEXPWM2_PWMX1);SEMC:RAS(SEMC_RAS);FLEXIO1:TRIG,0(XBAR1_XBAR_IN11)/FLEXIO1:TRIG,1(XBAR1_XBAR_IN11);CMP1:OUT(XBAR1_XBAR_INOUT11)/CMP2:OUT(XBAR1_XBAR_INOUT11)/CMP3:OUT(XBAR1_XBAR_INOUT11)/CMP4:OUT(XBAR1_XBAR_INOUT11)/CMP1:SAMPLE(XBAR1_XBAR_IN11)/CMP2:SAMPLE(XBAR1_XBAR_IN11)/CMP3:SAMPLE(XBAR1_XBAR_IN11)/CMP4:SAMPLE(XBAR1_XBAR_IN11);;TMR1:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT11)/TMR1:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT11)/TMR1:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT11)/TMR1:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT11)/TMR2:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT11)/TMR2:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT11)/TMR2:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT11)/TMR2:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT11)/TMR1:TIMER_INPUT,0(XBAR1_XBAR_IN11)/TMR1:TIMER_INPUT,1(XBAR1_XBAR_IN11)/TMR1:TIMER_INPUT,2(XBAR1_XBAR_IN11)/TMR1:TIMER_INPUT,3(XBAR1_XBAR_IN11)/TMR2:TIMER_INPUT,0(XBAR1_XBAR_IN11)/TMR2:TIMER_INPUT,1(XBAR1_XBAR_IN11)/TMR2:TIMER_INPUT,2(XBAR1_XBAR_IN11)/TMR2:TIMER_INPUT,3(XBAR1_XBAR_IN11);;LPI2C1:TRG(XBAR1_XBAR_IN11)/LPI2C2:TRG(XBAR1_XBAR_IN11)/LPI2C3:TRG(XBAR1_XBAR_IN11)/LPI2C4:TRG(XBAR1_XBAR_IN11)/LPI2C4:SCL(LPI2C4_SCL);;PIT:TRIGGER,0(XBAR1_XBAR_INOUT11)/PIT:TRIGGER,1(XBAR1_XBAR_INOUT11)/PIT:TRIGGER,2(XBAR1_XBAR_INOUT11)/PIT:TRIGGER,3(XBAR1_XBAR_INOUT11);EWM:IN(XBAR1_XBAR_IN11);DMA0:DONE,0(XBAR1_XBAR_INOUT11)/DMA0:DONE,1(XBAR1_XBAR_INOUT11)/DMA0:DONE,2(XBAR1_XBAR_INOUT11)/DMA0:DONE,3(XBAR1_XBAR_INOUT11)/DMA0:DONE,4(XBAR1_XBAR_INOUT11)/DMA0:DONE,5(XBAR1_XBAR_INOUT11)/DMA0:DONE,6(XBAR1_XBAR_INOUT11)/DMA0:DONE,7(XBAR1_XBAR_INOUT11)/DMA0:REQ,30(XBAR1_XBAR_IN11)/DMA0:REQ,31(XBAR1_XBAR_IN11)/DMA0:REQ,94(XBAR1_XBAR_IN11)/DMA0:REQ,95(XBAR1_XBAR_IN11);AOI:OUT,0(XBAR1_XBAR_INOUT11)/AOI:OUT,1(XBAR1_XBAR_INOUT11)/AOI:OUT,2(XBAR1_XBAR_INOUT11)/AOI:OUT,3(XBAR1_XBAR_INOUT11);LOGIC:LOGIC_LOW(XBAR1_XBAR_INOUT11)/LOGIC:LOGIC_HIGH(XBAR1_XBAR_INOUT11);ADC_ETC:CH0_XBAR_COCO,0(XBAR1_XBAR_INOUT11)/ADC_ETC:CH0_XBAR_COCO,1(XBAR1_XBAR_INOUT11)/ADC_ETC:CH0_XBAR_COCO,2(XBAR1_XBAR_INOUT11)/ADC_ETC:CH0_XBAR_COCO,3(XBAR1_XBAR_INOUT11)/ADC_ETC:CH1_XBAR_COCO,0(XBAR1_XBAR_INOUT11)/ADC_ETC:CH1_XBAR_COCO,1(XBAR1_XBAR_INOUT11)/ADC_ETC:CH1_XBAR_COCO,2(XBAR1_XBAR_INOUT11)/ADC_ETC:CH1_XBAR_COCO,3(XBAR1_XBAR_INOUT11)/ADC_ETC:CH0_XBAR_TRIG,0(XBAR1_XBAR_IN11)/ADC_ETC:CH0_XBAR_TRIG,1(XBAR1_XBAR_IN11)/ADC_ETC:CH0_XBAR_TRIG,2(XBAR1_XBAR_IN11)/ADC_ETC:CH0_XBAR_TRIG,3(XBAR1_XBAR_IN11)/ADC_ETC:CH1_XBAR_TRIG,0(XBAR1_XBAR_IN11)/ADC_ETC:CH1_XBAR_TRIG,1(XBAR1_XBAR_IN11)/ADC_ETC:CH1_XBAR_TRIG,2(XBAR1_XBAR_IN11)/ADC_ETC:CH1_XBAR_TRIG,3(XBAR1_XBAR_IN11);XBARA:OUT,11(XBAR1_XBAR_INOUT11)/XBARA:IN,11(XBAR1_XBAR_IN11);ENC1:POSMATCH(XBAR1_XBAR_INOUT11)/ENC2:POSMATCH(XBAR1_XBAR_INOUT11)/ENC1:PHASE,A(XBAR1_XBAR_IN11)/ENC1:PHASE,B(XBAR1_XBAR_IN11)/ENC1:INDEX(XBAR1_XBAR_IN11)/ENC1:HOME(XBAR1_XBAR_IN11)/ENC1:TRG(XBAR1_XBAR_IN11)/ENC2:PHASE,A(XBAR1_XBAR_IN11)/ENC2:PHASE,B(XBAR1_XBAR_IN11)/ENC2:INDEX(XBAR1_XBAR_IN11)/ENC2:HOME(XBAR1_XBAR_IN11)/ENC2:TRG(XBAR1_XBAR_IN11);;;;;;;;;;;;;;;;GPIO2:gpio_io,11(GPIO2_IO11)
5;VDD_SOC_IN0;;;;;;;;;;;;SUPPLY:VDD_SOC_IN,0(VDD_SOC_IN0);;;;;;;;;;;;;;;;;;;;;;;;;;;;
6;VSS0;;;;;;;;;;;;SUPPLY:VSS,0(VSS0);;;;;;;;;;;;;;;;;;;;;;;;;;;;
7;GPIO_EMC_10;;;;GPIO2:gpio_io,10(GPIO2_IO10);LPUART1:TRG(XBAR1_XBAR_IN10)/LPUART2:TRG(XBAR1_XBAR_IN10)/LPUART3:TRG(XBAR1_XBAR_IN10)/LPUART4:TRG(XBAR1_XBAR_IN10)/LPUART5:TRG(XBAR1_XBAR_IN10)/LPUART6:TRG(XBAR1_XBAR_IN10)/LPUART7:TRG(XBAR1_XBAR_IN10)/LPUART8:TRG(XBAR1_XBAR_IN10);LPSPI1:TRG(XBAR1_XBAR_IN10)/LPSPI2:TRG(XBAR1_XBAR_IN10)/LPSPI3:TRG(XBAR1_XBAR_IN10)/LPSPI4:TRG(XBAR1_XBAR_IN10)/LPSPI2:SCK(LPSPI2_SCK);SAI1:TX_SYNC(SAI1_TX_SYNC);PWM1:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT10)/PWM1:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT10)/PWM1:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT10)/PWM1:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT10)/PWM2:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT10)/PWM2:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT10)/PWM2:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT10)/PWM2:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT10)/PWM1:EXT,A0(XBAR1_XBAR_IN10)/PWM1:EXT,A1(XBAR1_XBAR_IN10)/PWM1:EXT,A2(XBAR1_XBAR_IN10)/PWM1:EXT,A3(XBAR1_XBAR_IN10)/PWM1:EXT_SYNC,0(XBAR1_XBAR_IN10)/PWM1:EXT_SYNC,1(XBAR1_XBAR_IN10)/PWM1:EXT_SYNC,2(XBAR1_XBAR_IN10)/PWM1:EXT_SYNC,3(XBAR1_XBAR_IN10)/PWM1:EXT_CLK(XBAR1_XBAR_IN10)/PWM1:FAULT,0(XBAR1_XBAR_IN10)/PWM1:FAULT,1(XBAR1_XBAR_IN10)/PWM1:FAULT,2(XBAR1_XBAR_IN10)/PWM1:FAULT,3(XBAR1_XBAR_IN10)/PWM1:EXT_FORCE(XBAR1_XBAR_IN10)/PWM2:EXT,A0(XBAR1_XBAR_IN10)/PWM2:EXT,A1(XBAR1_XBAR_IN10)/PWM2:EXT,A2(XBAR1_XBAR_IN10)/PWM2:EXT,A3(XBAR1_XBAR_IN10)/PWM2:EXT_SYNC,0(XBAR1_XBAR_IN10)/PWM2:EXT_SYNC,1(XBAR1_XBAR_IN10)/PWM2:EXT_SYNC,2(XBAR1_XBAR_IN10)/PWM2:EXT_SYNC,3(XBAR1_XBAR_IN10)/PWM2:EXT_CLK(XBAR1_XBAR_IN10)/PWM2:FAULT,0(XBAR1_XBAR_IN10)/PWM2:FAULT,1(XBAR1_XBAR_IN10)/PWM2:EXT_FORCE(XBAR1_XBAR_IN10)/PWM2:X,0(FLEXPWM2_PWMX0);SEMC:CAS(SEMC_CAS);FLEXIO1:TRIG,0(XBAR1_XBAR_IN10)/FLEXIO1:TRIG,1(XBAR1_XBAR_IN10);CMP1:OUT(XBAR1_XBAR_INOUT10)/CMP2:OUT(XBAR1_XBAR_INOUT10)/CMP3:OUT(XBAR1_XBAR_INOUT10)/CMP4:OUT(XBAR1_XBAR_INOUT10)/CMP1:SAMPLE(XBAR1_XBAR_IN10)/CMP2:SAMPLE(XBAR1_XBAR_IN10)/CMP3:SAMPLE(XBAR1_XBAR_IN10)/CMP4:SAMPLE(XBAR1_XBAR_IN10);;TMR1:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT10)/TMR1:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT10)/TMR1:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT10)/TMR1:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT10)/TMR2:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT10)/TMR2:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT10)/TMR2:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT10)/TMR2:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT10)/TMR1:TIMER_INPUT,0(XBAR1_XBAR_IN10)/TMR1:TIMER_INPUT,1(XBAR1_XBAR_IN10)/TMR1:TIMER_INPUT,2(XBAR1_XBAR_IN10)/TMR1:TIMER_INPUT,3(XBAR1_XBAR_IN10)/TMR2:TIMER_INPUT,0(XBAR1_XBAR_IN10)/TMR2:TIMER_INPUT,1(XBAR1_XBAR_IN10)/TMR2:TIMER_INPUT,2(XBAR1_XBAR_IN10)/TMR2:TIMER_INPUT,3(XBAR1_XBAR_IN10);;LPI2C1:TRG(XBAR1_XBAR_IN10)/LPI2C2:TRG(XBAR1_XBAR_IN10)/LPI2C3:TRG(XBAR1_XBAR_IN10)/LPI2C4:TRG(XBAR1_XBAR_IN10)/LPI2C4:SDA(LPI2C4_SDA);;PIT:TRIGGER,0(XBAR1_XBAR_INOUT10)/PIT:TRIGGER,1(XBAR1_XBAR_INOUT10)/PIT:TRIGGER,2(XBAR1_XBAR_INOUT10)/PIT:TRIGGER,3(XBAR1_XBAR_INOUT10);EWM:IN(XBAR1_XBAR_IN10);DMA0:DONE,0(XBAR1_XBAR_INOUT10)/DMA0:DONE,1(XBAR1_XBAR_INOUT10)/DMA0:DONE,2(XBAR1_XBAR_INOUT10)/DMA0:DONE,3(XBAR1_XBAR_INOUT10)/DMA0:DONE,4(XBAR1_XBAR_INOUT10)/DMA0:DONE,5(XBAR1_XBAR_INOUT10)/DMA0:DONE,6(XBAR1_XBAR_INOUT10)/DMA0:DONE,7(XBAR1_XBAR_INOUT10)/DMA0:REQ,30(XBAR1_XBAR_IN10)/DMA0:REQ,31(XBAR1_XBAR_IN10)/DMA0:REQ,94(XBAR1_XBAR_IN10)/DMA0:REQ,95(XBAR1_XBAR_IN10);AOI:OUT,0(XBAR1_XBAR_INOUT10)/AOI:OUT,1(XBAR1_XBAR_INOUT10)/AOI:OUT,2(XBAR1_XBAR_INOUT10)/AOI:OUT,3(XBAR1_XBAR_INOUT10);LOGIC:LOGIC_LOW(XBAR1_XBAR_INOUT10)/LOGIC:LOGIC_HIGH(XBAR1_XBAR_INOUT10);ADC_ETC:CH0_XBAR_COCO,0(XBAR1_XBAR_INOUT10)/ADC_ETC:CH0_XBAR_COCO,1(XBAR1_XBAR_INOUT10)/ADC_ETC:CH0_XBAR_COCO,2(XBAR1_XBAR_INOUT10)/ADC_ETC:CH0_XBAR_COCO,3(XBAR1_XBAR_INOUT10)/ADC_ETC:CH1_XBAR_COCO,0(XBAR1_XBAR_INOUT10)/ADC_ETC:CH1_XBAR_COCO,1(XBAR1_XBAR_INOUT10)/ADC_ETC:CH1_XBAR_COCO,2(XBAR1_XBAR_INOUT10)/ADC_ETC:CH1_XBAR_COCO,3(XBAR1_XBAR_INOUT10)/ADC_ETC:CH0_XBAR_TRIG,0(XBAR1_XBAR_IN10)/ADC_ETC:CH0_XBAR_TRIG,1(XBAR1_XBAR_IN10)/ADC_ETC:CH0_XBAR_TRIG,2(XBAR1_XBAR_IN10)/ADC_ETC:CH0_XBAR_TRIG,3(XBAR1_XBAR_IN10)/ADC_ETC:CH1_XBAR_TRIG,0(XBAR1_XBAR_IN10)/ADC_ETC:CH1_XBAR_TRIG,1(XBAR1_XBAR_IN10)/ADC_ETC:CH1_XBAR_TRIG,2(XBAR1_XBAR_IN10)/ADC_ETC:CH1_XBAR_TRIG,3(XBAR1_XBAR_IN10);XBARA:OUT,10(XBAR1_XBAR_INOUT10)/XBARA:IN,10(XBAR1_XBAR_IN10);ENC1:POSMATCH(XBAR1_XBAR_INOUT10)/ENC2:POSMATCH(XBAR1_XBAR_INOUT10)/ENC1:PHASE,A(XBAR1_XBAR_IN10)/ENC1:PHASE,B(XBAR1_XBAR_IN10)/ENC1:INDEX(XBAR1_XBAR_IN10)/ENC1:HOME(XBAR1_XBAR_IN10)/ENC1:TRG(XBAR1_XBAR_IN10)/ENC2:PHASE,A(XBAR1_XBAR_IN10)/ENC2:PHASE,B(XBAR1_XBAR_IN10)/ENC2:INDEX(XBAR1_XBAR_IN10)/ENC2:HOME(XBAR1_XBAR_IN10)/ENC2:TRG(XBAR1_XBAR_IN10);;;;;;;;;;;;;;;;GPIO2:gpio_io,10(GPIO2_IO10)
8;GPIO_EMC_09;;;;GPIO2:gpio_io,09(GPIO2_IO09);LPUART1:TRG(XBAR1_XBAR_IN09)/LPUART2:TRG(XBAR1_XBAR_IN09)/LPUART3:TRG(XBAR1_XBAR_IN09)/LPUART4:TRG(XBAR1_XBAR_IN09)/LPUART5:TRG(XBAR1_XBAR_IN09)/LPUART6:TRG(XBAR1_XBAR_IN09)/LPUART7:TRG(XBAR1_XBAR_IN09)/LPUART8:TRG(XBAR1_XBAR_IN09);LPSPI1:TRG(XBAR1_XBAR_IN09)/LPSPI2:TRG(XBAR1_XBAR_IN09)/LPSPI3:TRG(XBAR1_XBAR_IN09)/LPSPI4:TRG(XBAR1_XBAR_IN09);SAI2:RX_BCLK(SAI2_RX_BCLK);PWM1:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT09)/PWM1:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT09)/PWM1:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT09)/PWM1:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT09)/PWM2:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT09)/PWM2:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT09)/PWM2:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT09)/PWM2:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT09)/PWM1:EXT,A0(XBAR1_XBAR_IN09)/PWM1:EXT,A1(XBAR1_XBAR_IN09)/PWM1:EXT,A2(XBAR1_XBAR_IN09)/PWM1:EXT,A3(XBAR1_XBAR_IN09)/PWM1:EXT_SYNC,0(XBAR1_XBAR_IN09)/PWM1:EXT_SYNC,1(XBAR1_XBAR_IN09)/PWM1:EXT_SYNC,2(XBAR1_XBAR_IN09)/PWM1:EXT_SYNC,3(XBAR1_XBAR_IN09)/PWM1:EXT_CLK(XBAR1_XBAR_IN09)/PWM1:FAULT,0(XBAR1_XBAR_IN09)/PWM1:FAULT,1(XBAR1_XBAR_IN09)/PWM1:FAULT,2(XBAR1_XBAR_IN09)/PWM1:FAULT,3(XBAR1_XBAR_IN09)/PWM1:EXT_FORCE(XBAR1_XBAR_IN09)/PWM2:EXT,A0(XBAR1_XBAR_IN09)/PWM2:EXT,A1(XBAR1_XBAR_IN09)/PWM2:EXT,A2(XBAR1_XBAR_IN09)/PWM2:EXT,A3(XBAR1_XBAR_IN09)/PWM2:EXT_SYNC,0(XBAR1_XBAR_IN09)/PWM2:EXT_SYNC,1(XBAR1_XBAR_IN09)/PWM2:EXT_SYNC,2(XBAR1_XBAR_IN09)/PWM2:EXT_SYNC,3(XBAR1_XBAR_IN09)/PWM2:EXT_CLK(XBAR1_XBAR_IN09)/PWM2:FAULT,0(XBAR1_XBAR_IN09)/PWM2:FAULT,1(XBAR1_XBAR_IN09)/PWM2:EXT_FORCE(XBAR1_XBAR_IN09);SEMC:WE(SEMC_WE);FLEXIO1:TRIG,0(XBAR1_XBAR_IN09)/FLEXIO1:TRIG,1(XBAR1_XBAR_IN09)/FLEXIO1:IO,21(FLEXIO1_FLEXIO21);CMP1:OUT(XBAR1_XBAR_INOUT09)/CMP2:OUT(XBAR1_XBAR_INOUT09)/CMP3:OUT(XBAR1_XBAR_INOUT09)/CMP4:OUT(XBAR1_XBAR_INOUT09)/CMP1:SAMPLE(XBAR1_XBAR_IN09)/CMP2:SAMPLE(XBAR1_XBAR_IN09)/CMP3:SAMPLE(XBAR1_XBAR_IN09)/CMP4:SAMPLE(XBAR1_XBAR_IN09);;TMR1:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT09)/TMR1:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT09)/TMR1:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT09)/TMR1:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT09)/TMR2:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT09)/TMR2:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT09)/TMR2:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT09)/TMR2:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT09)/TMR1:TIMER_INPUT,0(XBAR1_XBAR_IN09)/TMR1:TIMER_INPUT,1(XBAR1_XBAR_IN09)/TMR1:TIMER_INPUT,2(XBAR1_XBAR_IN09)/TMR1:TIMER_INPUT,3(XBAR1_XBAR_IN09)/TMR2:TIMER_INPUT,0(XBAR1_XBAR_IN09)/TMR2:TIMER_INPUT,1(XBAR1_XBAR_IN09)/TMR2:TIMER_INPUT,2(XBAR1_XBAR_IN09)/TMR2:TIMER_INPUT,3(XBAR1_XBAR_IN09);;LPI2C1:TRG(XBAR1_XBAR_IN09)/LPI2C2:TRG(XBAR1_XBAR_IN09)/LPI2C3:TRG(XBAR1_XBAR_IN09)/LPI2C4:TRG(XBAR1_XBAR_IN09);;PIT:TRIGGER,0(XBAR1_XBAR_INOUT09)/PIT:TRIGGER,1(XBAR1_XBAR_INOUT09)/PIT:TRIGGER,2(XBAR1_XBAR_INOUT09)/PIT:TRIGGER,3(XBAR1_XBAR_INOUT09);EWM:IN(XBAR1_XBAR_IN09);DMA0:DONE,0(XBAR1_XBAR_INOUT09)/DMA0:DONE,1(XBAR1_XBAR_INOUT09)/DMA0:DONE,2(XBAR1_XBAR_INOUT09)/DMA0:DONE,3(XBAR1_XBAR_INOUT09)/DMA0:DONE,4(XBAR1_XBAR_INOUT09)/DMA0:DONE,5(XBAR1_XBAR_INOUT09)/DMA0:DONE,6(XBAR1_XBAR_INOUT09)/DMA0:DONE,7(XBAR1_XBAR_INOUT09)/DMA0:REQ,30(XBAR1_XBAR_IN09)/DMA0:REQ,31(XBAR1_XBAR_IN09)/DMA0:REQ,94(XBAR1_XBAR_IN09)/DMA0:REQ,95(XBAR1_XBAR_IN09);AOI:OUT,0(XBAR1_XBAR_INOUT09)/AOI:OUT,1(XBAR1_XBAR_INOUT09)/AOI:OUT,2(XBAR1_XBAR_INOUT09)/AOI:OUT,3(XBAR1_XBAR_INOUT09);LOGIC:LOGIC_LOW(XBAR1_XBAR_INOUT09)/LOGIC:LOGIC_HIGH(XBAR1_XBAR_INOUT09);ADC_ETC:CH0_XBAR_COCO,0(XBAR1_XBAR_INOUT09)/ADC_ETC:CH0_XBAR_COCO,1(XBAR1_XBAR_INOUT09)/ADC_ETC:CH0_XBAR_COCO,2(XBAR1_XBAR_INOUT09)/ADC_ETC:CH0_XBAR_COCO,3(XBAR1_XBAR_INOUT09)/ADC_ETC:CH1_XBAR_COCO,0(XBAR1_XBAR_INOUT09)/ADC_ETC:CH1_XBAR_COCO,1(XBAR1_XBAR_INOUT09)/ADC_ETC:CH1_XBAR_COCO,2(XBAR1_XBAR_INOUT09)/ADC_ETC:CH1_XBAR_COCO,3(XBAR1_XBAR_INOUT09)/ADC_ETC:CH0_XBAR_TRIG,0(XBAR1_XBAR_IN09)/ADC_ETC:CH0_XBAR_TRIG,1(XBAR1_XBAR_IN09)/ADC_ETC:CH0_XBAR_TRIG,2(XBAR1_XBAR_IN09)/ADC_ETC:CH0_XBAR_TRIG,3(XBAR1_XBAR_IN09)/ADC_ETC:CH1_XBAR_TRIG,0(XBAR1_XBAR_IN09)/ADC_ETC:CH1_XBAR_TRIG,1(XBAR1_XBAR_IN09)/ADC_ETC:CH1_XBAR_TRIG,2(XBAR1_XBAR_IN09)/ADC_ETC:CH1_XBAR_TRIG,3(XBAR1_XBAR_IN09);XBARA:OUT,09(XBAR1_XBAR_INOUT09)/XBARA:IN,09(XBAR1_XBAR_IN09);ENC1:POSMATCH(XBAR1_XBAR_INOUT09)/ENC2:POSMATCH(XBAR1_XBAR_INOUT09)/ENC1:PHASE,A(XBAR1_XBAR_IN09)/ENC1:PHASE,B(XBAR1_XBAR_IN09)/ENC1:INDEX(XBAR1_XBAR_IN09)/ENC1:HOME(XBAR1_XBAR_IN09)/ENC1:TRG(XBAR1_XBAR_IN09)/ENC2:PHASE,A(XBAR1_XBAR_IN09)/ENC2:PHASE,B(XBAR1_XBAR_IN09)/ENC2:INDEX(XBAR1_XBAR_IN09)/ENC2:HOME(XBAR1_XBAR_IN09)/ENC2:TRG(XBAR1_XBAR_IN09);;;;CAN2:RX(FLEXCAN2_RX);;;;;;;;;;;;GPIO2:gpio_io,09(GPIO2_IO09)
9;GPIO_EMC_08;;;;GPIO2:gpio_io,08(GPIO2_IO08);LPUART1:TRG(XBAR1_XBAR_IN08)/LPUART2:TRG(XBAR1_XBAR_IN08)/LPUART3:TRG(XBAR1_XBAR_IN08)/LPUART4:TRG(XBAR1_XBAR_IN08)/LPUART5:TRG(XBAR1_XBAR_IN08)/LPUART6:TRG(XBAR1_XBAR_IN08)/LPUART7:TRG(XBAR1_XBAR_IN08)/LPUART8:TRG(XBAR1_XBAR_IN08);LPSPI1:TRG(XBAR1_XBAR_IN08)/LPSPI2:TRG(XBAR1_XBAR_IN08)/LPSPI3:TRG(XBAR1_XBAR_IN08)/LPSPI4:TRG(XBAR1_XBAR_IN08);SAI2:RX_DATA(SAI2_RX_DATA);PWM1:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT08)/PWM1:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT08)/PWM1:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT08)/PWM1:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT08)/PWM2:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT08)/PWM2:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT08)/PWM2:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT08)/PWM2:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT08)/PWM1:EXT,A0(XBAR1_XBAR_IN08)/PWM1:EXT,A1(XBAR1_XBAR_IN08)/PWM1:EXT,A2(XBAR1_XBAR_IN08)/PWM1:EXT,A3(XBAR1_XBAR_IN08)/PWM1:EXT_SYNC,0(XBAR1_XBAR_IN08)/PWM1:EXT_SYNC,1(XBAR1_XBAR_IN08)/PWM1:EXT_SYNC,2(XBAR1_XBAR_IN08)/PWM1:EXT_SYNC,3(XBAR1_XBAR_IN08)/PWM1:EXT_CLK(XBAR1_XBAR_IN08)/PWM1:FAULT,0(XBAR1_XBAR_IN08)/PWM1:FAULT,1(XBAR1_XBAR_IN08)/PWM1:FAULT,2(XBAR1_XBAR_IN08)/PWM1:FAULT,3(XBAR1_XBAR_IN08)/PWM1:EXT_FORCE(XBAR1_XBAR_IN08)/PWM2:EXT,A0(XBAR1_XBAR_IN08)/PWM2:EXT,A1(XBAR1_XBAR_IN08)/PWM2:EXT,A2(XBAR1_XBAR_IN08)/PWM2:EXT,A3(XBAR1_XBAR_IN08)/PWM2:EXT_SYNC,0(XBAR1_XBAR_IN08)/PWM2:EXT_SYNC,1(XBAR1_XBAR_IN08)/PWM2:EXT_SYNC,2(XBAR1_XBAR_IN08)/PWM2:EXT_SYNC,3(XBAR1_XBAR_IN08)/PWM2:EXT_CLK(XBAR1_XBAR_IN08)/PWM2:FAULT,0(XBAR1_XBAR_IN08)/PWM2:FAULT,1(XBAR1_XBAR_IN08)/PWM2:EXT_FORCE(XBAR1_XBAR_IN08);SEMC:DM,0(SEMC_DM0);FLEXIO1:TRIG,0(XBAR1_XBAR_IN08)/FLEXIO1:TRIG,1(XBAR1_XBAR_IN08)/FLEXIO1:IO,20(FLEXIO1_FLEXIO20);CMP1:OUT(XBAR1_XBAR_INOUT08)/CMP2:OUT(XBAR1_XBAR_INOUT08)/CMP3:OUT(XBAR1_XBAR_INOUT08)/CMP4:OUT(XBAR1_XBAR_INOUT08)/CMP1:SAMPLE(XBAR1_XBAR_IN08)/CMP2:SAMPLE(XBAR1_XBAR_IN08)/CMP3:SAMPLE(XBAR1_XBAR_IN08)/CMP4:SAMPLE(XBAR1_XBAR_IN08);;TMR1:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT08)/TMR1:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT08)/TMR1:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT08)/TMR1:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT08)/TMR2:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT08)/TMR2:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT08)/TMR2:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT08)/TMR2:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT08)/TMR1:TIMER_INPUT,0(XBAR1_XBAR_IN08)/TMR1:TIMER_INPUT,1(XBAR1_XBAR_IN08)/TMR1:TIMER_INPUT,2(XBAR1_XBAR_IN08)/TMR1:TIMER_INPUT,3(XBAR1_XBAR_IN08)/TMR2:TIMER_INPUT,0(XBAR1_XBAR_IN08)/TMR2:TIMER_INPUT,1(XBAR1_XBAR_IN08)/TMR2:TIMER_INPUT,2(XBAR1_XBAR_IN08)/TMR2:TIMER_INPUT,3(XBAR1_XBAR_IN08);;LPI2C1:TRG(XBAR1_XBAR_IN08)/LPI2C2:TRG(XBAR1_XBAR_IN08)/LPI2C3:TRG(XBAR1_XBAR_IN08)/LPI2C4:TRG(XBAR1_XBAR_IN08);;PIT:TRIGGER,0(XBAR1_XBAR_INOUT08)/PIT:TRIGGER,1(XBAR1_XBAR_INOUT08)/PIT:TRIGGER,2(XBAR1_XBAR_INOUT08)/PIT:TRIGGER,3(XBAR1_XBAR_INOUT08);EWM:IN(XBAR1_XBAR_IN08);DMA0:DONE,0(XBAR1_XBAR_INOUT08)/DMA0:DONE,1(XBAR1_XBAR_INOUT08)/DMA0:DONE,2(XBAR1_XBAR_INOUT08)/DMA0:DONE,3(XBAR1_XBAR_INOUT08)/DMA0:DONE,4(XBAR1_XBAR_INOUT08)/DMA0:DONE,5(XBAR1_XBAR_INOUT08)/DMA0:DONE,6(XBAR1_XBAR_INOUT08)/DMA0:DONE,7(XBAR1_XBAR_INOUT08)/DMA0:REQ,30(XBAR1_XBAR_IN08)/DMA0:REQ,31(XBAR1_XBAR_IN08)/DMA0:REQ,94(XBAR1_XBAR_IN08)/DMA0:REQ,95(XBAR1_XBAR_IN08);AOI:OUT,0(XBAR1_XBAR_INOUT08)/AOI:OUT,1(XBAR1_XBAR_INOUT08)/AOI:OUT,2(XBAR1_XBAR_INOUT08)/AOI:OUT,3(XBAR1_XBAR_INOUT08);LOGIC:LOGIC_LOW(XBAR1_XBAR_INOUT08)/LOGIC:LOGIC_HIGH(XBAR1_XBAR_INOUT08);ADC_ETC:CH0_XBAR_COCO,0(XBAR1_XBAR_INOUT08)/ADC_ETC:CH0_XBAR_COCO,1(XBAR1_XBAR_INOUT08)/ADC_ETC:CH0_XBAR_COCO,2(XBAR1_XBAR_INOUT08)/ADC_ETC:CH0_XBAR_COCO,3(XBAR1_XBAR_INOUT08)/ADC_ETC:CH1_XBAR_COCO,0(XBAR1_XBAR_INOUT08)/ADC_ETC:CH1_XBAR_COCO,1(XBAR1_XBAR_INOUT08)/ADC_ETC:CH1_XBAR_COCO,2(XBAR1_XBAR_INOUT08)/ADC_ETC:CH1_XBAR_COCO,3(XBAR1_XBAR_INOUT08)/ADC_ETC:CH0_XBAR_TRIG,0(XBAR1_XBAR_IN08)/ADC_ETC:CH0_XBAR_TRIG,1(XBAR1_XBAR_IN08)/ADC_ETC:CH0_XBAR_TRIG,2(XBAR1_XBAR_IN08)/ADC_ETC:CH0_XBAR_TRIG,3(XBAR1_XBAR_IN08)/ADC_ETC:CH1_XBAR_TRIG,0(XBAR1_XBAR_IN08)/ADC_ETC:CH1_XBAR_TRIG,1(XBAR1_XBAR_IN08)/ADC_ETC:CH1_XBAR_TRIG,2(XBAR1_XBAR_IN08)/ADC_ETC:CH1_XBAR_TRIG,3(XBAR1_XBAR_IN08);XBARA:OUT,08(XBAR1_XBAR_INOUT08)/XBARA:IN,08(XBAR1_XBAR_IN08);ENC1:POSMATCH(XBAR1_XBAR_INOUT08)/ENC2:POSMATCH(XBAR1_XBAR_INOUT08)/ENC1:PHASE,A(XBAR1_XBAR_IN08)/ENC1:PHASE,B(XBAR1_XBAR_IN08)/ENC1:INDEX(XBAR1_XBAR_IN08)/ENC1:HOME(XBAR1_XBAR_IN08)/ENC1:TRG(XBAR1_XBAR_IN08)/ENC2:PHASE,A(XBAR1_XBAR_IN08)/ENC2:PHASE,B(XBAR1_XBAR_IN08)/ENC2:INDEX(XBAR1_XBAR_IN08)/ENC2:HOME(XBAR1_XBAR_IN08)/ENC2:TRG(XBAR1_XBAR_IN08);;;;CAN2:TX(FLEXCAN2_TX);;;;;;;;;;;;GPIO2:gpio_io,08(GPIO2_IO08)
10;GPIO_EMC_07;;;;GPIO2:gpio_io,07(GPIO2_IO07);LPUART1:TRG(XBAR1_XBAR_IN07)/LPUART2:TRG(XBAR1_XBAR_IN07)/LPUART3:TRG(XBAR1_XBAR_IN07)/LPUART4:TRG(XBAR1_XBAR_IN07)/LPUART5:TRG(XBAR1_XBAR_IN07)/LPUART6:TRG(XBAR1_XBAR_IN07)/LPUART7:TRG(XBAR1_XBAR_IN07)/LPUART8:TRG(XBAR1_XBAR_IN07)/LPUART3:RX(LPUART3_RX);LPSPI1:TRG(XBAR1_XBAR_IN07)/LPSPI2:TRG(XBAR1_XBAR_IN07)/LPSPI3:TRG(XBAR1_XBAR_IN07)/LPSPI4:TRG(XBAR1_XBAR_IN07);SAI2:RX_SYNC(SAI2_RX_SYNC);PWM1:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT07)/PWM1:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT07)/PWM1:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT07)/PWM1:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT07)/PWM2:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT07)/PWM2:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT07)/PWM2:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT07)/PWM2:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT07)/PWM1:EXT,A0(XBAR1_XBAR_IN07)/PWM1:EXT,A1(XBAR1_XBAR_IN07)/PWM1:EXT,A2(XBAR1_XBAR_IN07)/PWM1:EXT,A3(XBAR1_XBAR_IN07)/PWM1:EXT_SYNC,0(XBAR1_XBAR_IN07)/PWM1:EXT_SYNC,1(XBAR1_XBAR_IN07)/PWM1:EXT_SYNC,2(XBAR1_XBAR_IN07)/PWM1:EXT_SYNC,3(XBAR1_XBAR_IN07)/PWM1:EXT_CLK(XBAR1_XBAR_IN07)/PWM1:FAULT,0(XBAR1_XBAR_IN07)/PWM1:FAULT,1(XBAR1_XBAR_IN07)/PWM1:FAULT,2(XBAR1_XBAR_IN07)/PWM1:FAULT,3(XBAR1_XBAR_IN07)/PWM1:EXT_FORCE(XBAR1_XBAR_IN07)/PWM2:EXT,A0(XBAR1_XBAR_IN07)/PWM2:EXT,A1(XBAR1_XBAR_IN07)/PWM2:EXT,A2(XBAR1_XBAR_IN07)/PWM2:EXT,A3(XBAR1_XBAR_IN07)/PWM2:EXT_SYNC,0(XBAR1_XBAR_IN07)/PWM2:EXT_SYNC,1(XBAR1_XBAR_IN07)/PWM2:EXT_SYNC,2(XBAR1_XBAR_IN07)/PWM2:EXT_SYNC,3(XBAR1_XBAR_IN07)/PWM2:EXT_CLK(XBAR1_XBAR_IN07)/PWM2:FAULT,0(XBAR1_XBAR_IN07)/PWM2:FAULT,1(XBAR1_XBAR_IN07)/PWM2:EXT_FORCE(XBAR1_XBAR_IN07);SEMC:DATA,07(SEMC_DATA07);FLEXIO1:TRIG,0(XBAR1_XBAR_IN07)/FLEXIO1:TRIG,1(XBAR1_XBAR_IN07)/FLEXIO1:IO,19(FLEXIO1_FLEXIO19);CMP1:OUT(XBAR1_XBAR_INOUT07)/CMP2:OUT(XBAR1_XBAR_INOUT07)/CMP3:OUT(XBAR1_XBAR_INOUT07)/CMP4:OUT(XBAR1_XBAR_INOUT07)/CMP1:SAMPLE(XBAR1_XBAR_IN07)/CMP2:SAMPLE(XBAR1_XBAR_IN07)/CMP3:SAMPLE(XBAR1_XBAR_IN07)/CMP4:SAMPLE(XBAR1_XBAR_IN07);;TMR1:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT07)/TMR1:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT07)/TMR1:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT07)/TMR1:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT07)/TMR2:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT07)/TMR2:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT07)/TMR2:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT07)/TMR2:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT07)/TMR1:TIMER_INPUT,0(XBAR1_XBAR_IN07)/TMR1:TIMER_INPUT,1(XBAR1_XBAR_IN07)/TMR1:TIMER_INPUT,2(XBAR1_XBAR_IN07)/TMR1:TIMER_INPUT,3(XBAR1_XBAR_IN07)/TMR2:TIMER_INPUT,0(XBAR1_XBAR_IN07)/TMR2:TIMER_INPUT,1(XBAR1_XBAR_IN07)/TMR2:TIMER_INPUT,2(XBAR1_XBAR_IN07)/TMR2:TIMER_INPUT,3(XBAR1_XBAR_IN07);;LPI2C1:TRG(XBAR1_XBAR_IN07)/LPI2C2:TRG(XBAR1_XBAR_IN07)/LPI2C3:TRG(XBAR1_XBAR_IN07)/LPI2C4:TRG(XBAR1_XBAR_IN07);;PIT:TRIGGER,0(XBAR1_XBAR_INOUT07)/PIT:TRIGGER,1(XBAR1_XBAR_INOUT07)/PIT:TRIGGER,2(XBAR1_XBAR_INOUT07)/PIT:TRIGGER,3(XBAR1_XBAR_INOUT07);EWM:IN(XBAR1_XBAR_IN07);DMA0:DONE,0(XBAR1_XBAR_INOUT07)/DMA0:DONE,1(XBAR1_XBAR_INOUT07)/DMA0:DONE,2(XBAR1_XBAR_INOUT07)/DMA0:DONE,3(XBAR1_XBAR_INOUT07)/DMA0:DONE,4(XBAR1_XBAR_INOUT07)/DMA0:DONE,5(XBAR1_XBAR_INOUT07)/DMA0:DONE,6(XBAR1_XBAR_INOUT07)/DMA0:DONE,7(XBAR1_XBAR_INOUT07)/DMA0:REQ,30(XBAR1_XBAR_IN07)/DMA0:REQ,31(XBAR1_XBAR_IN07)/DMA0:REQ,94(XBAR1_XBAR_IN07)/DMA0:REQ,95(XBAR1_XBAR_IN07);AOI:OUT,0(XBAR1_XBAR_INOUT07)/AOI:OUT,1(XBAR1_XBAR_INOUT07)/AOI:OUT,2(XBAR1_XBAR_INOUT07)/AOI:OUT,3(XBAR1_XBAR_INOUT07);LOGIC:LOGIC_LOW(XBAR1_XBAR_INOUT07)/LOGIC:LOGIC_HIGH(XBAR1_XBAR_INOUT07);ADC_ETC:CH0_XBAR_COCO,0(XBAR1_XBAR_INOUT07)/ADC_ETC:CH0_XBAR_COCO,1(XBAR1_XBAR_INOUT07)/ADC_ETC:CH0_XBAR_COCO,2(XBAR1_XBAR_INOUT07)/ADC_ETC:CH0_XBAR_COCO,3(XBAR1_XBAR_INOUT07)/ADC_ETC:CH1_XBAR_COCO,0(XBAR1_XBAR_INOUT07)/ADC_ETC:CH1_XBAR_COCO,1(XBAR1_XBAR_INOUT07)/ADC_ETC:CH1_XBAR_COCO,2(XBAR1_XBAR_INOUT07)/ADC_ETC:CH1_XBAR_COCO,3(XBAR1_XBAR_INOUT07)/ADC_ETC:CH0_XBAR_TRIG,0(XBAR1_XBAR_IN07)/ADC_ETC:CH0_XBAR_TRIG,1(XBAR1_XBAR_IN07)/ADC_ETC:CH0_XBAR_TRIG,2(XBAR1_XBAR_IN07)/ADC_ETC:CH0_XBAR_TRIG,3(XBAR1_XBAR_IN07)/ADC_ETC:CH1_XBAR_TRIG,0(XBAR1_XBAR_IN07)/ADC_ETC:CH1_XBAR_TRIG,1(XBAR1_XBAR_IN07)/ADC_ETC:CH1_XBAR_TRIG,2(XBAR1_XBAR_IN07)/ADC_ETC:CH1_XBAR_TRIG,3(XBAR1_XBAR_IN07);XBARA:OUT,07(XBAR1_XBAR_INOUT07)/XBARA:IN,07(XBAR1_XBAR_IN07);ENC1:POSMATCH(XBAR1_XBAR_INOUT07)/ENC2:POSMATCH(XBAR1_XBAR_INOUT07)/ENC1:PHASE,A(XBAR1_XBAR_IN07)/ENC1:PHASE,B(XBAR1_XBAR_IN07)/ENC1:INDEX(XBAR1_XBAR_IN07)/ENC1:HOME(XBAR1_XBAR_IN07)/ENC1:TRG(XBAR1_XBAR_IN07)/ENC2:PHASE,A(XBAR1_XBAR_IN07)/ENC2:PHASE,B(XBAR1_XBAR_IN07)/ENC2:INDEX(XBAR1_XBAR_IN07)/ENC2:HOME(XBAR1_XBAR_IN07)/ENC2:TRG(XBAR1_XBAR_IN07);;;;;;;;;;;;;;;;GPIO2:gpio_io,07(GPIO2_IO07)
11;NVCC_GPIO0;;;;;;;;;;;;SUPPLY:NVCC_GPIO,0(NVCC_GPIO0);;;;;;;;;;;;;;;;;;;;;;;;;;;;
12;GPIO_EMC_06;;;;GPIO2:gpio_io,06(GPIO2_IO06);LPUART1:TRG(XBAR1_XBAR_IN06)/LPUART2:TRG(XBAR1_XBAR_IN06)/LPUART3:TRG(XBAR1_XBAR_IN06)/LPUART4:TRG(XBAR1_XBAR_IN06)/LPUART5:TRG(XBAR1_XBAR_IN06)/LPUART6:TRG(XBAR1_XBAR_IN06)/LPUART7:TRG(XBAR1_XBAR_IN06)/LPUART8:TRG(XBAR1_XBAR_IN06)/LPUART3:TX(LPUART3_TX);LPSPI1:TRG(XBAR1_XBAR_IN06)/LPSPI2:TRG(XBAR1_XBAR_IN06)/LPSPI3:TRG(XBAR1_XBAR_IN06)/LPSPI4:TRG(XBAR1_XBAR_IN06);SAI2:TX_DATA(SAI2_TX_DATA);PWM1:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT06)/PWM1:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT06)/PWM1:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT06)/PWM1:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT06)/PWM2:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT06)/PWM2:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT06)/PWM2:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT06)/PWM2:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT06)/PWM1:EXT,A0(XBAR1_XBAR_IN06)/PWM1:EXT,A1(XBAR1_XBAR_IN06)/PWM1:EXT,A2(XBAR1_XBAR_IN06)/PWM1:EXT,A3(XBAR1_XBAR_IN06)/PWM1:EXT_SYNC,0(XBAR1_XBAR_IN06)/PWM1:EXT_SYNC,1(XBAR1_XBAR_IN06)/PWM1:EXT_SYNC,2(XBAR1_XBAR_IN06)/PWM1:EXT_SYNC,3(XBAR1_XBAR_IN06)/PWM1:EXT_CLK(XBAR1_XBAR_IN06)/PWM1:FAULT,0(XBAR1_XBAR_IN06)/PWM1:FAULT,1(XBAR1_XBAR_IN06)/PWM1:FAULT,2(XBAR1_XBAR_IN06)/PWM1:FAULT,3(XBAR1_XBAR_IN06)/PWM1:EXT_FORCE(XBAR1_XBAR_IN06)/PWM2:EXT,A0(XBAR1_XBAR_IN06)/PWM2:EXT,A1(XBAR1_XBAR_IN06)/PWM2:EXT,A2(XBAR1_XBAR_IN06)/PWM2:EXT,A3(XBAR1_XBAR_IN06)/PWM2:EXT_SYNC,0(XBAR1_XBAR_IN06)/PWM2:EXT_SYNC,1(XBAR1_XBAR_IN06)/PWM2:EXT_SYNC,2(XBAR1_XBAR_IN06)/PWM2:EXT_SYNC,3(XBAR1_XBAR_IN06)/PWM2:EXT_CLK(XBAR1_XBAR_IN06)/PWM2:FAULT,0(XBAR1_XBAR_IN06)/PWM2:FAULT,1(XBAR1_XBAR_IN06)/PWM2:EXT_FORCE(XBAR1_XBAR_IN06);SEMC:DATA,06(SEMC_DATA06);FLEXIO1:TRIG,0(XBAR1_XBAR_IN06)/FLEXIO1:TRIG,1(XBAR1_XBAR_IN06)/FLEXIO1:IO,18(FLEXIO1_FLEXIO18);CMP1:OUT(XBAR1_XBAR_INOUT06)/CMP2:OUT(XBAR1_XBAR_INOUT06)/CMP3:OUT(XBAR1_XBAR_INOUT06)/CMP4:OUT(XBAR1_XBAR_INOUT06)/CMP1:SAMPLE(XBAR1_XBAR_IN06)/CMP2:SAMPLE(XBAR1_XBAR_IN06)/CMP3:SAMPLE(XBAR1_XBAR_IN06)/CMP4:SAMPLE(XBAR1_XBAR_IN06);;TMR1:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT06)/TMR1:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT06)/TMR1:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT06)/TMR1:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT06)/TMR2:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT06)/TMR2:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT06)/TMR2:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT06)/TMR2:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT06)/TMR1:TIMER_INPUT,0(XBAR1_XBAR_IN06)/TMR1:TIMER_INPUT,1(XBAR1_XBAR_IN06)/TMR1:TIMER_INPUT,2(XBAR1_XBAR_IN06)/TMR1:TIMER_INPUT,3(XBAR1_XBAR_IN06)/TMR2:TIMER_INPUT,0(XBAR1_XBAR_IN06)/TMR2:TIMER_INPUT,1(XBAR1_XBAR_IN06)/TMR2:TIMER_INPUT,2(XBAR1_XBAR_IN06)/TMR2:TIMER_INPUT,3(XBAR1_XBAR_IN06);;LPI2C1:TRG(XBAR1_XBAR_IN06)/LPI2C2:TRG(XBAR1_XBAR_IN06)/LPI2C3:TRG(XBAR1_XBAR_IN06)/LPI2C4:TRG(XBAR1_XBAR_IN06);;PIT:TRIGGER,0(XBAR1_XBAR_INOUT06)/PIT:TRIGGER,1(XBAR1_XBAR_INOUT06)/PIT:TRIGGER,2(XBAR1_XBAR_INOUT06)/PIT:TRIGGER,3(XBAR1_XBAR_INOUT06);EWM:IN(XBAR1_XBAR_IN06);DMA0:DONE,0(XBAR1_XBAR_INOUT06)/DMA0:DONE,1(XBAR1_XBAR_INOUT06)/DMA0:DONE,2(XBAR1_XBAR_INOUT06)/DMA0:DONE,3(XBAR1_XBAR_INOUT06)/DMA0:DONE,4(XBAR1_XBAR_INOUT06)/DMA0:DONE,5(XBAR1_XBAR_INOUT06)/DMA0:DONE,6(XBAR1_XBAR_INOUT06)/DMA0:DONE,7(XBAR1_XBAR_INOUT06)/DMA0:REQ,30(XBAR1_XBAR_IN06)/DMA0:REQ,31(XBAR1_XBAR_IN06)/DMA0:REQ,94(XBAR1_XBAR_IN06)/DMA0:REQ,95(XBAR1_XBAR_IN06);AOI:OUT,0(XBAR1_XBAR_INOUT06)/AOI:OUT,1(XBAR1_XBAR_INOUT06)/AOI:OUT,2(XBAR1_XBAR_INOUT06)/AOI:OUT,3(XBAR1_XBAR_INOUT06);LOGIC:LOGIC_LOW(XBAR1_XBAR_INOUT06)/LOGIC:LOGIC_HIGH(XBAR1_XBAR_INOUT06);ADC_ETC:CH0_XBAR_COCO,0(XBAR1_XBAR_INOUT06)/ADC_ETC:CH0_XBAR_COCO,1(XBAR1_XBAR_INOUT06)/ADC_ETC:CH0_XBAR_COCO,2(XBAR1_XBAR_INOUT06)/ADC_ETC:CH0_XBAR_COCO,3(XBAR1_XBAR_INOUT06)/ADC_ETC:CH1_XBAR_COCO,0(XBAR1_XBAR_INOUT06)/ADC_ETC:CH1_XBAR_COCO,1(XBAR1_XBAR_INOUT06)/ADC_ETC:CH1_XBAR_COCO,2(XBAR1_XBAR_INOUT06)/ADC_ETC:CH1_XBAR_COCO,3(XBAR1_XBAR_INOUT06)/ADC_ETC:CH0_XBAR_TRIG,0(XBAR1_XBAR_IN06)/ADC_ETC:CH0_XBAR_TRIG,1(XBAR1_XBAR_IN06)/ADC_ETC:CH0_XBAR_TRIG,2(XBAR1_XBAR_IN06)/ADC_ETC:CH0_XBAR_TRIG,3(XBAR1_XBAR_IN06)/ADC_ETC:CH1_XBAR_TRIG,0(XBAR1_XBAR_IN06)/ADC_ETC:CH1_XBAR_TRIG,1(XBAR1_XBAR_IN06)/ADC_ETC:CH1_XBAR_TRIG,2(XBAR1_XBAR_IN06)/ADC_ETC:CH1_XBAR_TRIG,3(XBAR1_XBAR_IN06);XBARA:OUT,06(XBAR1_XBAR_INOUT06)/XBARA:IN,06(XBAR1_XBAR_IN06);ENC1:POSMATCH(XBAR1_XBAR_INOUT06)/ENC2:POSMATCH(XBAR1_XBAR_INOUT06)/ENC1:PHASE,A(XBAR1_XBAR_IN06)/ENC1:PHASE,B(XBAR1_XBAR_IN06)/ENC1:INDEX(XBAR1_XBAR_IN06)/ENC1:HOME(XBAR1_XBAR_IN06)/ENC1:TRG(XBAR1_XBAR_IN06)/ENC2:PHASE,A(XBAR1_XBAR_IN06)/ENC2:PHASE,B(XBAR1_XBAR_IN06)/ENC2:INDEX(XBAR1_XBAR_IN06)/ENC2:HOME(XBAR1_XBAR_IN06)/ENC2:TRG(XBAR1_XBAR_IN06);;;;;;;;;;;;;;;;GPIO2:gpio_io,06(GPIO2_IO06)
13;GPIO_EMC_05;;;;GPIO2:gpio_io,05(GPIO2_IO05);LPUART1:TRG(XBAR1_XBAR_IN05)/LPUART2:TRG(XBAR1_XBAR_IN05)/LPUART3:TRG(XBAR1_XBAR_IN05)/LPUART4:TRG(XBAR1_XBAR_IN05)/LPUART5:TRG(XBAR1_XBAR_IN05)/LPUART6:TRG(XBAR1_XBAR_IN05)/LPUART7:TRG(XBAR1_XBAR_IN05)/LPUART8:TRG(XBAR1_XBAR_IN05);LPSPI1:TRG(XBAR1_XBAR_IN05)/LPSPI2:TRG(XBAR1_XBAR_IN05)/LPSPI3:TRG(XBAR1_XBAR_IN05)/LPSPI4:TRG(XBAR1_XBAR_IN05);SAI2:TX_SYNC(SAI2_TX_SYNC);PWM1:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT05)/PWM1:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT05)/PWM1:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT05)/PWM1:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT05)/PWM2:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT05)/PWM2:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT05)/PWM2:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT05)/PWM2:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT05)/PWM1:EXT,A0(XBAR1_XBAR_IN05)/PWM1:EXT,A1(XBAR1_XBAR_IN05)/PWM1:EXT,A2(XBAR1_XBAR_IN05)/PWM1:EXT,A3(XBAR1_XBAR_IN05)/PWM1:EXT_SYNC,0(XBAR1_XBAR_IN05)/PWM1:EXT_SYNC,1(XBAR1_XBAR_IN05)/PWM1:EXT_SYNC,2(XBAR1_XBAR_IN05)/PWM1:EXT_SYNC,3(XBAR1_XBAR_IN05)/PWM1:EXT_CLK(XBAR1_XBAR_IN05)/PWM1:FAULT,0(XBAR1_XBAR_IN05)/PWM1:FAULT,1(XBAR1_XBAR_IN05)/PWM1:FAULT,2(XBAR1_XBAR_IN05)/PWM1:FAULT,3(XBAR1_XBAR_IN05)/PWM1:EXT_FORCE(XBAR1_XBAR_IN05)/PWM2:EXT,A0(XBAR1_XBAR_IN05)/PWM2:EXT,A1(XBAR1_XBAR_IN05)/PWM2:EXT,A2(XBAR1_XBAR_IN05)/PWM2:EXT,A3(XBAR1_XBAR_IN05)/PWM2:EXT_SYNC,0(XBAR1_XBAR_IN05)/PWM2:EXT_SYNC,1(XBAR1_XBAR_IN05)/PWM2:EXT_SYNC,2(XBAR1_XBAR_IN05)/PWM2:EXT_SYNC,3(XBAR1_XBAR_IN05)/PWM2:EXT_CLK(XBAR1_XBAR_IN05)/PWM2:FAULT,0(XBAR1_XBAR_IN05)/PWM2:FAULT,1(XBAR1_XBAR_IN05)/PWM2:EXT_FORCE(XBAR1_XBAR_IN05);SEMC:DATA,05(SEMC_DATA05);FLEXIO1:TRIG,0(XBAR1_XBAR_IN05)/FLEXIO1:TRIG,1(XBAR1_XBAR_IN05)/FLEXIO1:IO,17(FLEXIO1_FLEXIO17);CMP1:OUT(XBAR1_XBAR_INOUT05)/CMP2:OUT(XBAR1_XBAR_INOUT05)/CMP3:OUT(XBAR1_XBAR_INOUT05)/CMP4:OUT(XBAR1_XBAR_INOUT05)/CMP1:SAMPLE(XBAR1_XBAR_IN05)/CMP2:SAMPLE(XBAR1_XBAR_IN05)/CMP3:SAMPLE(XBAR1_XBAR_IN05)/CMP4:SAMPLE(XBAR1_XBAR_IN05);;TMR1:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT05)/TMR1:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT05)/TMR1:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT05)/TMR1:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT05)/TMR2:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT05)/TMR2:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT05)/TMR2:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT05)/TMR2:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT05)/TMR1:TIMER_INPUT,0(XBAR1_XBAR_IN05)/TMR1:TIMER_INPUT,1(XBAR1_XBAR_IN05)/TMR1:TIMER_INPUT,2(XBAR1_XBAR_IN05)/TMR1:TIMER_INPUT,3(XBAR1_XBAR_IN05)/TMR2:TIMER_INPUT,0(XBAR1_XBAR_IN05)/TMR2:TIMER_INPUT,1(XBAR1_XBAR_IN05)/TMR2:TIMER_INPUT,2(XBAR1_XBAR_IN05)/TMR2:TIMER_INPUT,3(XBAR1_XBAR_IN05);;LPI2C1:TRG(XBAR1_XBAR_IN05)/LPI2C2:TRG(XBAR1_XBAR_IN05)/LPI2C3:TRG(XBAR1_XBAR_IN05)/LPI2C4:TRG(XBAR1_XBAR_IN05);;PIT:TRIGGER,0(XBAR1_XBAR_INOUT05)/PIT:TRIGGER,1(XBAR1_XBAR_INOUT05)/PIT:TRIGGER,2(XBAR1_XBAR_INOUT05)/PIT:TRIGGER,3(XBAR1_XBAR_INOUT05);EWM:IN(XBAR1_XBAR_IN05);DMA0:DONE,0(XBAR1_XBAR_INOUT05)/DMA0:DONE,1(XBAR1_XBAR_INOUT05)/DMA0:DONE,2(XBAR1_XBAR_INOUT05)/DMA0:DONE,3(XBAR1_XBAR_INOUT05)/DMA0:DONE,4(XBAR1_XBAR_INOUT05)/DMA0:DONE,5(XBAR1_XBAR_INOUT05)/DMA0:DONE,6(XBAR1_XBAR_INOUT05)/DMA0:DONE,7(XBAR1_XBAR_INOUT05)/DMA0:REQ,30(XBAR1_XBAR_IN05)/DMA0:REQ,31(XBAR1_XBAR_IN05)/DMA0:REQ,94(XBAR1_XBAR_IN05)/DMA0:REQ,95(XBAR1_XBAR_IN05);AOI:OUT,0(XBAR1_XBAR_INOUT05)/AOI:OUT,1(XBAR1_XBAR_INOUT05)/AOI:OUT,2(XBAR1_XBAR_INOUT05)/AOI:OUT,3(XBAR1_XBAR_INOUT05);LOGIC:LOGIC_LOW(XBAR1_XBAR_INOUT05)/LOGIC:LOGIC_HIGH(XBAR1_XBAR_INOUT05);ADC_ETC:CH0_XBAR_COCO,0(XBAR1_XBAR_INOUT05)/ADC_ETC:CH0_XBAR_COCO,1(XBAR1_XBAR_INOUT05)/ADC_ETC:CH0_XBAR_COCO,2(XBAR1_XBAR_INOUT05)/ADC_ETC:CH0_XBAR_COCO,3(XBAR1_XBAR_INOUT05)/ADC_ETC:CH1_XBAR_COCO,0(XBAR1_XBAR_INOUT05)/ADC_ETC:CH1_XBAR_COCO,1(XBAR1_XBAR_INOUT05)/ADC_ETC:CH1_XBAR_COCO,2(XBAR1_XBAR_INOUT05)/ADC_ETC:CH1_XBAR_COCO,3(XBAR1_XBAR_INOUT05)/ADC_ETC:CH0_XBAR_TRIG,0(XBAR1_XBAR_IN05)/ADC_ETC:CH0_XBAR_TRIG,1(XBAR1_XBAR_IN05)/ADC_ETC:CH0_XBAR_TRIG,2(XBAR1_XBAR_IN05)/ADC_ETC:CH0_XBAR_TRIG,3(XBAR1_XBAR_IN05)/ADC_ETC:CH1_XBAR_TRIG,0(XBAR1_XBAR_IN05)/ADC_ETC:CH1_XBAR_TRIG,1(XBAR1_XBAR_IN05)/ADC_ETC:CH1_XBAR_TRIG,2(XBAR1_XBAR_IN05)/ADC_ETC:CH1_XBAR_TRIG,3(XBAR1_XBAR_IN05);XBARA:OUT,05(XBAR1_XBAR_INOUT05)/XBARA:IN,05(XBAR1_XBAR_IN05);ENC1:POSMATCH(XBAR1_XBAR_INOUT05)/ENC2:POSMATCH(XBAR1_XBAR_INOUT05)/ENC1:PHASE,A(XBAR1_XBAR_IN05)/ENC1:PHASE,B(XBAR1_XBAR_IN05)/ENC1:INDEX(XBAR1_XBAR_IN05)/ENC1:HOME(XBAR1_XBAR_IN05)/ENC1:TRG(XBAR1_XBAR_IN05)/ENC2:PHASE,A(XBAR1_XBAR_IN05)/ENC2:PHASE,B(XBAR1_XBAR_IN05)/ENC2:INDEX(XBAR1_XBAR_IN05)/ENC2:HOME(XBAR1_XBAR_IN05)/ENC2:TRG(XBAR1_XBAR_IN05);;;;;;;;;;;SPDIF:IN(SPDIF_IN);;;;;GPIO2:gpio_io,05(GPIO2_IO05)
14;GPIO_EMC_04;;;;GPIO2:gpio_io,04(GPIO2_IO04);LPUART1:TRG(XBAR1_XBAR_IN04)/LPUART2:TRG(XBAR1_XBAR_IN04)/LPUART3:TRG(XBAR1_XBAR_IN04)/LPUART4:TRG(XBAR1_XBAR_IN04)/LPUART5:TRG(XBAR1_XBAR_IN04)/LPUART6:TRG(XBAR1_XBAR_IN04)/LPUART7:TRG(XBAR1_XBAR_IN04)/LPUART8:TRG(XBAR1_XBAR_IN04);LPSPI1:TRG(XBAR1_XBAR_IN04)/LPSPI2:TRG(XBAR1_XBAR_IN04)/LPSPI3:TRG(XBAR1_XBAR_IN04)/LPSPI4:TRG(XBAR1_XBAR_IN04);SAI2:TX_BCLK(SAI2_TX_BCLK);PWM1:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT04)/PWM1:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT04)/PWM1:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT04)/PWM1:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT04)/PWM2:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT04)/PWM2:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT04)/PWM2:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT04)/PWM2:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT04)/PWM1:EXT,A0(XBAR1_XBAR_IN04)/PWM1:EXT,A1(XBAR1_XBAR_IN04)/PWM1:EXT,A2(XBAR1_XBAR_IN04)/PWM1:EXT,A3(XBAR1_XBAR_IN04)/PWM1:EXT_SYNC,0(XBAR1_XBAR_IN04)/PWM1:EXT_SYNC,1(XBAR1_XBAR_IN04)/PWM1:EXT_SYNC,2(XBAR1_XBAR_IN04)/PWM1:EXT_SYNC,3(XBAR1_XBAR_IN04)/PWM1:EXT_CLK(XBAR1_XBAR_IN04)/PWM1:FAULT,0(XBAR1_XBAR_IN04)/PWM1:FAULT,1(XBAR1_XBAR_IN04)/PWM1:FAULT,2(XBAR1_XBAR_IN04)/PWM1:FAULT,3(XBAR1_XBAR_IN04)/PWM1:EXT_FORCE(XBAR1_XBAR_IN04)/PWM2:EXT,A0(XBAR1_XBAR_IN04)/PWM2:EXT,A1(XBAR1_XBAR_IN04)/PWM2:EXT,A2(XBAR1_XBAR_IN04)/PWM2:EXT,A3(XBAR1_XBAR_IN04)/PWM2:EXT_SYNC,0(XBAR1_XBAR_IN04)/PWM2:EXT_SYNC,1(XBAR1_XBAR_IN04)/PWM2:EXT_SYNC,2(XBAR1_XBAR_IN04)/PWM2:EXT_SYNC,3(XBAR1_XBAR_IN04)/PWM2:EXT_CLK(XBAR1_XBAR_IN04)/PWM2:FAULT,0(XBAR1_XBAR_IN04)/PWM2:FAULT,1(XBAR1_XBAR_IN04)/PWM2:EXT_FORCE(XBAR1_XBAR_IN04);SEMC:DATA,04(SEMC_DATA04);FLEXIO1:TRIG,0(XBAR1_XBAR_IN04)/FLEXIO1:TRIG,1(XBAR1_XBAR_IN04)/FLEXIO1:IO,16(FLEXIO1_FLEXIO16);CMP1:OUT(XBAR1_XBAR_INOUT04)/CMP2:OUT(XBAR1_XBAR_INOUT04)/CMP3:OUT(XBAR1_XBAR_INOUT04)/CMP4:OUT(XBAR1_XBAR_INOUT04)/CMP1:SAMPLE(XBAR1_XBAR_IN04)/CMP2:SAMPLE(XBAR1_XBAR_IN04)/CMP3:SAMPLE(XBAR1_XBAR_IN04)/CMP4:SAMPLE(XBAR1_XBAR_IN04);;TMR1:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT04)/TMR1:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT04)/TMR1:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT04)/TMR1:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT04)/TMR2:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT04)/TMR2:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT04)/TMR2:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT04)/TMR2:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT04)/TMR1:TIMER_INPUT,0(XBAR1_XBAR_IN04)/TMR1:TIMER_INPUT,1(XBAR1_XBAR_IN04)/TMR1:TIMER_INPUT,2(XBAR1_XBAR_IN04)/TMR1:TIMER_INPUT,3(XBAR1_XBAR_IN04)/TMR2:TIMER_INPUT,0(XBAR1_XBAR_IN04)/TMR2:TIMER_INPUT,1(XBAR1_XBAR_IN04)/TMR2:TIMER_INPUT,2(XBAR1_XBAR_IN04)/TMR2:TIMER_INPUT,3(XBAR1_XBAR_IN04);;LPI2C1:TRG(XBAR1_XBAR_IN04)/LPI2C2:TRG(XBAR1_XBAR_IN04)/LPI2C3:TRG(XBAR1_XBAR_IN04)/LPI2C4:TRG(XBAR1_XBAR_IN04);;PIT:TRIGGER,0(XBAR1_XBAR_INOUT04)/PIT:TRIGGER,1(XBAR1_XBAR_INOUT04)/PIT:TRIGGER,2(XBAR1_XBAR_INOUT04)/PIT:TRIGGER,3(XBAR1_XBAR_INOUT04);EWM:IN(XBAR1_XBAR_IN04);DMA0:DONE,0(XBAR1_XBAR_INOUT04)/DMA0:DONE,1(XBAR1_XBAR_INOUT04)/DMA0:DONE,2(XBAR1_XBAR_INOUT04)/DMA0:DONE,3(XBAR1_XBAR_INOUT04)/DMA0:DONE,4(XBAR1_XBAR_INOUT04)/DMA0:DONE,5(XBAR1_XBAR_INOUT04)/DMA0:DONE,6(XBAR1_XBAR_INOUT04)/DMA0:DONE,7(XBAR1_XBAR_INOUT04)/DMA0:REQ,30(XBAR1_XBAR_IN04)/DMA0:REQ,31(XBAR1_XBAR_IN04)/DMA0:REQ,94(XBAR1_XBAR_IN04)/DMA0:REQ,95(XBAR1_XBAR_IN04);AOI:OUT,0(XBAR1_XBAR_INOUT04)/AOI:OUT,1(XBAR1_XBAR_INOUT04)/AOI:OUT,2(XBAR1_XBAR_INOUT04)/AOI:OUT,3(XBAR1_XBAR_INOUT04);LOGIC:LOGIC_LOW(XBAR1_XBAR_INOUT04)/LOGIC:LOGIC_HIGH(XBAR1_XBAR_INOUT04);ADC_ETC:CH0_XBAR_COCO,0(XBAR1_XBAR_INOUT04)/ADC_ETC:CH0_XBAR_COCO,1(XBAR1_XBAR_INOUT04)/ADC_ETC:CH0_XBAR_COCO,2(XBAR1_XBAR_INOUT04)/ADC_ETC:CH0_XBAR_COCO,3(XBAR1_XBAR_INOUT04)/ADC_ETC:CH1_XBAR_COCO,0(XBAR1_XBAR_INOUT04)/ADC_ETC:CH1_XBAR_COCO,1(XBAR1_XBAR_INOUT04)/ADC_ETC:CH1_XBAR_COCO,2(XBAR1_XBAR_INOUT04)/ADC_ETC:CH1_XBAR_COCO,3(XBAR1_XBAR_INOUT04)/ADC_ETC:CH0_XBAR_TRIG,0(XBAR1_XBAR_IN04)/ADC_ETC:CH0_XBAR_TRIG,1(XBAR1_XBAR_IN04)/ADC_ETC:CH0_XBAR_TRIG,2(XBAR1_XBAR_IN04)/ADC_ETC:CH0_XBAR_TRIG,3(XBAR1_XBAR_IN04)/ADC_ETC:CH1_XBAR_TRIG,0(XBAR1_XBAR_IN04)/ADC_ETC:CH1_XBAR_TRIG,1(XBAR1_XBAR_IN04)/ADC_ETC:CH1_XBAR_TRIG,2(XBAR1_XBAR_IN04)/ADC_ETC:CH1_XBAR_TRIG,3(XBAR1_XBAR_IN04);XBARA:OUT,04(XBAR1_XBAR_INOUT04)/XBARA:IN,04(XBAR1_XBAR_IN04);ENC1:POSMATCH(XBAR1_XBAR_INOUT04)/ENC2:POSMATCH(XBAR1_XBAR_INOUT04)/ENC1:PHASE,A(XBAR1_XBAR_IN04)/ENC1:PHASE,B(XBAR1_XBAR_IN04)/ENC1:INDEX(XBAR1_XBAR_IN04)/ENC1:HOME(XBAR1_XBAR_IN04)/ENC1:TRG(XBAR1_XBAR_IN04)/ENC2:PHASE,A(XBAR1_XBAR_IN04)/ENC2:PHASE,B(XBAR1_XBAR_IN04)/ENC2:INDEX(XBAR1_XBAR_IN04)/ENC2:HOME(XBAR1_XBAR_IN04)/ENC2:TRG(XBAR1_XBAR_IN04);;;;;;;;;;;SPDIF:OUT(SPDIF_OUT);;;;;GPIO2:gpio_io,04(GPIO2_IO04)
15;GPIO_EMC_03;;;;GPIO2:gpio_io,03(GPIO2_IO03);LPUART4:RX(LPUART4_RX);LPSPI2:SDI(LPSPI2_SDI);;;SEMC:DATA,03(SEMC_DATA03);;;;TMR2:TIMER,3(QTIMER2_TIMER3);;LPI2C1:SDA(LPI2C1_SDA);;;;;;;;;;;;;;;;;;;;SPDIF:EXT_CLK(SPDIF_EXT_CLK);;;;;LPI2C1:SDA(LPI2C1_SDA)
16;GPIO_EMC_02;;;;GPIO2:gpio_io,02(GPIO2_IO02);LPUART4:TX(LPUART4_TX);LPSPI2:SDO(LPSPI2_SDO);;;SEMC:DATA,02(SEMC_DATA02);;;;TMR2:TIMER,2(QTIMER2_TIMER2);;LPI2C1:SCL(LPI2C1_SCL);;;;;;;;;;;;;;;;;;;;SPDIF:LOCK(SPDIF_LOCK);;;;;LPI2C1:SCL(LPI2C1_SCL)
17;GPIO_EMC_01;;;;GPIO2:gpio_io,01(GPIO2_IO01);LPUART4:RTS_B(LPUART4_RTS_B);LPSPI2:PCS0(LPSPI2_PCS0);;;SEMC:DATA,01(SEMC_DATA01);;;;TMR2:TIMER,1(QTIMER2_TIMER1);;;;PIT:TRIGGER,3(PIT_TRIGGER3);;;;;;;;;;;CAN1:RX(FLEXCAN1_RX);;;;;;;SPDIF:OUT(SPDIF_OUT);;;;;GPIO2:gpio_io,01(GPIO2_IO01)
18;GPIO_EMC_00;;;;GPIO2:gpio_io,00(GPIO2_IO00);LPUART4:CTS_B(LPUART4_CTS_B);LPSPI2:SCK(LPSPI2_SCK);;;SEMC:DATA,00(SEMC_DATA00);;;;TMR2:TIMER,0(QTIMER2_TIMER0);;;;PIT:TRIGGER,2(PIT_TRIGGER2);;;;;;;;;;;CAN1:TX(FLEXCAN1_TX);;;;;;;SPDIF:SR_CLK(SPDIF_SR_CLK);;;;;GPIO2:gpio_io,00(GPIO2_IO00)
19;GPIO_SD_B1_11;;;;GPIO3:gpio_io,31(GPIO3_IO31);;LPSPI2:PCS3(LPSPI2_PCS3);SAI3:RX_DATA(SAI3_RX_DATA);;;;;;;ENET:TX_DATA,1(ENET_TX_DATA1);;USDHC2:DATA,7(USDHC2_DATA7);;;;;;;;;FLEXSPI:FLEXSPI_A_SS0_B(FLEXSPI_A_SS0_B);;;;;;;;;;;;;;;FLEXSPI:FLEXSPI_A_SS0_B(FLEXSPI_A_SS0_B)
20;NVCC_GPIO1;;;;;;;;;;;;SUPPLY:NVCC_GPIO,1(NVCC_GPIO1);;;;;;;;;;;;;;;;;;;;;;;;;;;;
21;GPIO_SD_B1_10;;;;GPIO3:gpio_io,30(GPIO3_IO30);;LPSPI2:PCS2(LPSPI2_PCS2);SAI3:RX_SYNC(SAI3_RX_SYNC);;;;;;;ENET:TX_DATA,0(ENET_TX_DATA0);;USDHC2:DATA,6(USDHC2_DATA6);;;;;;;;;FLEXSPI:FLEXSPI_A_DATA1(FLEXSPI_A_DATA1);;;;;;;;;;;;;;;FLEXSPI:FLEXSPI_A_DATA1(FLEXSPI_A_DATA1)
22;GPIO_SD_B1_09;;;;GPIO3:gpio_io,29(GPIO3_IO29);;LPSPI2:SDI(LPSPI2_SDI);SAI3:RX_BCLK(SAI3_RX_BCLK);;;;;;;ENET:TX_EN(ENET_TX_EN);;USDHC2:DATA,5(USDHC2_DATA5);;;;;;;;;FLEXSPI:FLEXSPI_A_DATA2(FLEXSPI_A_DATA2);;;;;;;;;;;;;;;FLEXSPI:FLEXSPI_A_DATA2(FLEXSPI_A_DATA2)
23;GPIO_SD_B1_08;;;;GPIO3:gpio_io,28(GPIO3_IO28);;LPSPI2:SDO(LPSPI2_SDO);SAI3:TX_DATA(SAI3_TX_DATA);;;;;;;ENET:RX_ER(ENET_RX_ER);;USDHC2:DATA,4(USDHC2_DATA4);;;;;;;;;FLEXSPI:FLEXSPI_A_DATA0(FLEXSPI_A_DATA0);;;;;;;;;;;;;;;FLEXSPI:FLEXSPI_A_DATA0(FLEXSPI_A_DATA0)
24;GPIO_SD_B1_07;;;;GPIO3:gpio_io,27(GPIO3_IO27);;LPSPI2:SCK(LPSPI2_SCK);SAI3:TX_SYNC(SAI3_TX_SYNC);;;;;;;ENET:RX_EN(ENET_RX_EN);;USDHC2:RESET_B(USDHC2_RESET_B);;;;;;;;;FLEXSPI:FLEXSPI_A_SCLK(FLEXSPI_A_SCLK);;;;;;;;;;;;;;;FLEXSPI:FLEXSPI_A_SCLK(FLEXSPI_A_SCLK)
25;GPIO_SD_B1_06;;;;GPIO3:gpio_io,26(GPIO3_IO26);;LPSPI2:PCS0(LPSPI2_PCS0);SAI3:TX_BCLK(SAI3_TX_BCLK);;;;;;;ENET:RX_DATA,0(ENET_RX_DATA0);;USDHC2:CD_B(USDHC2_CD_B);;;;;;;;;FLEXSPI:FLEXSPI_A_DATA3(FLEXSPI_A_DATA3);;;;;;;;CCM:STOP(CCM_STOP);;;;;;;ENET:RX_DATA,0(ENET_RX_DATA0)
26;GPIO_SD_B1_05;;;;GPIO3:gpio_io,25(GPIO3_IO25);;;SAI3:MCLK(SAI3_MCLK);;;;;;;ENET:RX_DATA,1(ENET_RX_DATA1);;USDHC2:DATA,1(USDHC2_DATA1);;;;;;;;;FLEXSPI:FLEXSPI_A_DQS(FLEXSPI_A_DQS)/FLEXSPI:FLEXSPI_B_SS0_B(FLEXSPI_B_SS0_B);;;;;;;;CCM:PMIC_RDY(CCM_PMIC_RDY);;;;;;;GPIO3:gpio_io,25(GPIO3_IO25)
27;GPIO_SD_B1_04;;;;GPIO3:gpio_io,24(GPIO3_IO24);;;;;;;;;;ENET:TX_CLK(ENET_TX_CLK)/ENET:REF_CLK(ENET_REF_CLK);;USDHC2:DATA,0(USDHC2_DATA0);;EWM:EWM_OUT_B(EWM_OUT_B);;;;;;;FLEXSPI:FLEXSPI_B_DATA1(FLEXSPI_B_DATA1);;;;;;;;CCM:WAIT(CCM_WAIT);;;;;;;GPIO3:gpio_io,24(GPIO3_IO24)
28;GPIO_SD_B1_03;;;;GPIO3:gpio_io,23(GPIO3_IO23);LPUART8:RX(LPUART8_RX);;;;;;;;;ENET:1588_EVENT1_IN(ENET_1588_EVENT1_IN);LPI2C4:SDA(LPI2C4_SDA);USDHC2:CLK(USDHC2_CLK);;;;;;;;;FLEXSPI:FLEXSPI_B_DATA2(FLEXSPI_B_DATA2);;;;;;;;CCM:CLKO2(CCM_CLKO2);;;;;;;LPI2C4:SDA(LPI2C4_SDA)
29;NVCC_GPIO2;;;;;;;;;;;;SUPPLY:NVCC_GPIO,2(NVCC_GPIO2);;;;;;;;;;;;;;;;;;;;;;;;;;;;
30;GPIO_SD_B1_02;;;;GPIO3:gpio_io,22(GPIO3_IO22);LPUART8:TX(LPUART8_TX);;;;;;;;;ENET:1588_EVENT1_OUT(ENET_1588_EVENT1_OUT);LPI2C4:SCL(LPI2C4_SCL);USDHC2:CMD(USDHC2_CMD);;;;;;;;;FLEXSPI:FLEXSPI_B_DATA0(FLEXSPI_B_DATA0);;;;;;;;CCM:CLKO1(CCM_CLKO1);;;;;;;LPI2C4:SCL(LPI2C4_SCL)
31;VDD_SOC_IN1;;;;;;;;;;;;SUPPLY:VDD_SOC_IN,1(VDD_SOC_IN1);;;;;;;;;;;;;;;;;;;;;;;;;;;;
32;GPIO_SD_B1_01;;;;GPIO3:gpio_io,21(GPIO3_IO21);LPUART6:RX(LPUART6_RX);;;;;;;;;;;USDHC2:DATA,3(USDHC2_DATA3);;;;;;;;;FLEXSPI:FLEXSPI_B_SCLK(FLEXSPI_B_SCLK)/FLEXSPI:FLEXSPI_A_SS1_B(FLEXSPI_A_SS1_B);;;CAN1:RX(FLEXCAN1_RX);;;;;;;;;;;;CAN1:RX(FLEXCAN1_RX)
33;GPIO_SD_B1_00;;;;GPIO3:gpio_io,20(GPIO3_IO20);LPUART6:TX(LPUART6_TX)/LPUART1:TRG(XBAR1_XBAR_IN10)/LPUART2:TRG(XBAR1_XBAR_IN10)/LPUART3:TRG(XBAR1_XBAR_IN10)/LPUART4:TRG(XBAR1_XBAR_IN10)/LPUART5:TRG(XBAR1_XBAR_IN10)/LPUART6:TRG(XBAR1_XBAR_IN10)/LPUART7:TRG(XBAR1_XBAR_IN10)/LPUART8:TRG(XBAR1_XBAR_IN10);LPSPI1:TRG(XBAR1_XBAR_IN10)/LPSPI2:TRG(XBAR1_XBAR_IN10)/LPSPI3:TRG(XBAR1_XBAR_IN10)/LPSPI4:TRG(XBAR1_XBAR_IN10);;PWM1:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT10)/PWM1:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT10)/PWM1:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT10)/PWM1:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT10)/PWM2:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT10)/PWM2:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT10)/PWM2:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT10)/PWM2:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT10)/PWM1:EXT,A0(XBAR1_XBAR_IN10)/PWM1:EXT,A1(XBAR1_XBAR_IN10)/PWM1:EXT,A2(XBAR1_XBAR_IN10)/PWM1:EXT,A3(XBAR1_XBAR_IN10)/PWM1:EXT_SYNC,0(XBAR1_XBAR_IN10)/PWM1:EXT_SYNC,1(XBAR1_XBAR_IN10)/PWM1:EXT_SYNC,2(XBAR1_XBAR_IN10)/PWM1:EXT_SYNC,3(XBAR1_XBAR_IN10)/PWM1:EXT_CLK(XBAR1_XBAR_IN10)/PWM1:FAULT,0(XBAR1_XBAR_IN10)/PWM1:FAULT,1(XBAR1_XBAR_IN10)/PWM1:FAULT,2(XBAR1_XBAR_IN10)/PWM1:FAULT,3(XBAR1_XBAR_IN10)/PWM1:EXT_FORCE(XBAR1_XBAR_IN10)/PWM2:EXT,A0(XBAR1_XBAR_IN10)/PWM2:EXT,A1(XBAR1_XBAR_IN10)/PWM2:EXT,A2(XBAR1_XBAR_IN10)/PWM2:EXT,A3(XBAR1_XBAR_IN10)/PWM2:EXT_SYNC,0(XBAR1_XBAR_IN10)/PWM2:EXT_SYNC,1(XBAR1_XBAR_IN10)/PWM2:EXT_SYNC,2(XBAR1_XBAR_IN10)/PWM2:EXT_SYNC,3(XBAR1_XBAR_IN10)/PWM2:EXT_CLK(XBAR1_XBAR_IN10)/PWM2:FAULT,0(XBAR1_XBAR_IN10)/PWM2:FAULT,1(XBAR1_XBAR_IN10)/PWM2:EXT_FORCE(XBAR1_XBAR_IN10);;FLEXIO1:TRIG,0(XBAR1_XBAR_IN10)/FLEXIO1:TRIG,1(XBAR1_XBAR_IN10);CMP1:OUT(XBAR1_XBAR_INOUT10)/CMP2:OUT(XBAR1_XBAR_INOUT10)/CMP3:OUT(XBAR1_XBAR_INOUT10)/CMP4:OUT(XBAR1_XBAR_INOUT10)/CMP1:SAMPLE(XBAR1_XBAR_IN10)/CMP2:SAMPLE(XBAR1_XBAR_IN10)/CMP3:SAMPLE(XBAR1_XBAR_IN10)/CMP4:SAMPLE(XBAR1_XBAR_IN10);;TMR1:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT10)/TMR1:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT10)/TMR1:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT10)/TMR1:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT10)/TMR2:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT10)/TMR2:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT10)/TMR2:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT10)/TMR2:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT10)/TMR1:TIMER_INPUT,0(XBAR1_XBAR_IN10)/TMR1:TIMER_INPUT,1(XBAR1_XBAR_IN10)/TMR1:TIMER_INPUT,2(XBAR1_XBAR_IN10)/TMR1:TIMER_INPUT,3(XBAR1_XBAR_IN10)/TMR2:TIMER_INPUT,0(XBAR1_XBAR_IN10)/TMR2:TIMER_INPUT,1(XBAR1_XBAR_IN10)/TMR2:TIMER_INPUT,2(XBAR1_XBAR_IN10)/TMR2:TIMER_INPUT,3(XBAR1_XBAR_IN10);;LPI2C1:TRG(XBAR1_XBAR_IN10)/LPI2C2:TRG(XBAR1_XBAR_IN10)/LPI2C3:TRG(XBAR1_XBAR_IN10)/LPI2C4:TRG(XBAR1_XBAR_IN10);USDHC2:DATA,2(USDHC2_DATA2);PIT:TRIGGER,0(XBAR1_XBAR_INOUT10)/PIT:TRIGGER,1(XBAR1_XBAR_INOUT10)/PIT:TRIGGER,2(XBAR1_XBAR_INOUT10)/PIT:TRIGGER,3(XBAR1_XBAR_INOUT10);EWM:IN(XBAR1_XBAR_IN10);DMA0:DONE,0(XBAR1_XBAR_INOUT10)/DMA0:DONE,1(XBAR1_XBAR_INOUT10)/DMA0:DONE,2(XBAR1_XBAR_INOUT10)/DMA0:DONE,3(XBAR1_XBAR_INOUT10)/DMA0:DONE,4(XBAR1_XBAR_INOUT10)/DMA0:DONE,5(XBAR1_XBAR_INOUT10)/DMA0:DONE,6(XBAR1_XBAR_INOUT10)/DMA0:DONE,7(XBAR1_XBAR_INOUT10)/DMA0:REQ,30(XBAR1_XBAR_IN10)/DMA0:REQ,31(XBAR1_XBAR_IN10)/DMA0:REQ,94(XBAR1_XBAR_IN10)/DMA0:REQ,95(XBAR1_XBAR_IN10);AOI:OUT,0(XBAR1_XBAR_INOUT10)/AOI:OUT,1(XBAR1_XBAR_INOUT10)/AOI:OUT,2(XBAR1_XBAR_INOUT10)/AOI:OUT,3(XBAR1_XBAR_INOUT10);LOGIC:LOGIC_LOW(XBAR1_XBAR_INOUT10)/LOGIC:LOGIC_HIGH(XBAR1_XBAR_INOUT10);ADC_ETC:CH0_XBAR_COCO,0(XBAR1_XBAR_INOUT10)/ADC_ETC:CH0_XBAR_COCO,1(XBAR1_XBAR_INOUT10)/ADC_ETC:CH0_XBAR_COCO,2(XBAR1_XBAR_INOUT10)/ADC_ETC:CH0_XBAR_COCO,3(XBAR1_XBAR_INOUT10)/ADC_ETC:CH1_XBAR_COCO,0(XBAR1_XBAR_INOUT10)/ADC_ETC:CH1_XBAR_COCO,1(XBAR1_XBAR_INOUT10)/ADC_ETC:CH1_XBAR_COCO,2(XBAR1_XBAR_INOUT10)/ADC_ETC:CH1_XBAR_COCO,3(XBAR1_XBAR_INOUT10)/ADC_ETC:CH0_XBAR_TRIG,0(XBAR1_XBAR_IN10)/ADC_ETC:CH0_XBAR_TRIG,1(XBAR1_XBAR_IN10)/ADC_ETC:CH0_XBAR_TRIG,2(XBAR1_XBAR_IN10)/ADC_ETC:CH0_XBAR_TRIG,3(XBAR1_XBAR_IN10)/ADC_ETC:CH1_XBAR_TRIG,0(XBAR1_XBAR_IN10)/ADC_ETC:CH1_XBAR_TRIG,1(XBAR1_XBAR_IN10)/ADC_ETC:CH1_XBAR_TRIG,2(XBAR1_XBAR_IN10)/ADC_ETC:CH1_XBAR_TRIG,3(XBAR1_XBAR_IN10);XBARA:OUT,10(XBAR1_XBAR_INOUT10)/XBARA:IN,10(XBAR1_XBAR_IN10);ENC1:POSMATCH(XBAR1_XBAR_INOUT10)/ENC2:POSMATCH(XBAR1_XBAR_INOUT10)/ENC1:PHASE,A(XBAR1_XBAR_IN10)/ENC1:PHASE,B(XBAR1_XBAR_IN10)/ENC1:INDEX(XBAR1_XBAR_IN10)/ENC1:HOME(XBAR1_XBAR_IN10)/ENC1:TRG(XBAR1_XBAR_IN10)/ENC2:PHASE,A(XBAR1_XBAR_IN10)/ENC2:PHASE,B(XBAR1_XBAR_IN10)/ENC2:INDEX(XBAR1_XBAR_IN10)/ENC2:HOME(XBAR1_XBAR_IN10)/ENC2:TRG(XBAR1_XBAR_IN10);FLEXSPI:FLEXSPI_B_DATA3(FLEXSPI_B_DATA3);;;CAN1:TX(FLEXCAN1_TX);;;;;;;;;;;;CAN1:TX(FLEXCAN1_TX)
34;DCDC_IN;;;;;;;;;;;;SUPPLY:DCDC_IN(DCDC_IN);;;;;;;;;;;;;;;;;;;;;;;;;;;;
35;DCDC_GND;;;;;;;;;;;;SUPPLY:DCDC_GND(DCDC_GND);;;;;;;;;;;;;;;;;;;;;;;;;;;;
36;DCDC_LP;;;;;;;;;;;;SUPPLY:DCDC_LP(DCDC_LP);;;;;;;;;;;;;;;;;;;;;;;;;;;;
37;DCDC_PSWITCH;;;;;;;;;;;;SUPPLY:DCDC_PSWITCH(DCDC_PSWITCH);;;;;;;;;;;;;;;;;;;;;;;;;;;;
38;DCDC_IN_Q;;;;;;;;;;;;SUPPLY:DCDC_IN_Q(DCDC_IN_Q);;;;;;;;;;;;;;;;;;;;;;;;;;;;
39;VDD_SOC_IN2;;;;;;;;;;;;SUPPLY:VDD_SOC_IN,2(VDD_SOC_IN2);;;;;;;;;;;;;;;;;;;;;;;;;;;;
40;VSS1;;;;;;;;;;;;SUPPLY:VSS,1(VSS1);;;;;;;;;;;;;;;;;;;;;;;;;;;;
41;GPIO_SD_B0_06;;;;GPIO3:gpio_io,19(GPIO3_IO19);LPUART1:TRG(XBAR1_XBAR_IN17)/LPUART2:TRG(XBAR1_XBAR_IN17)/LPUART3:TRG(XBAR1_XBAR_IN17)/LPUART4:TRG(XBAR1_XBAR_IN17)/LPUART5:TRG(XBAR1_XBAR_IN17)/LPUART6:TRG(XBAR1_XBAR_IN17)/LPUART7:TRG(XBAR1_XBAR_IN17)/LPUART8:TRG(XBAR1_XBAR_IN17);LPSPI1:TRG(XBAR1_XBAR_IN17)/LPSPI2:TRG(XBAR1_XBAR_IN17)/LPSPI3:TRG(XBAR1_XBAR_IN17)/LPSPI4:TRG(XBAR1_XBAR_IN17);SAI2:TX_SYNC(SAI2_TX_SYNC);PWM1:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT17)/PWM1:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT17)/PWM1:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT17)/PWM1:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT17)/PWM2:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT17)/PWM2:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT17)/PWM2:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT17)/PWM2:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT17)/PWM1:EXT,A0(XBAR1_XBAR_IN17)/PWM1:EXT,A1(XBAR1_XBAR_IN17)/PWM1:EXT,A2(XBAR1_XBAR_IN17)/PWM1:EXT,A3(XBAR1_XBAR_IN17)/PWM1:EXT_SYNC,0(XBAR1_XBAR_IN17)/PWM1:EXT_SYNC,1(XBAR1_XBAR_IN17)/PWM1:EXT_SYNC,2(XBAR1_XBAR_IN17)/PWM1:EXT_SYNC,3(XBAR1_XBAR_IN17)/PWM1:EXT_CLK(XBAR1_XBAR_IN17)/PWM1:FAULT,0(XBAR1_XBAR_IN17)/PWM1:FAULT,1(XBAR1_XBAR_IN17)/PWM1:FAULT,2(XBAR1_XBAR_IN17)/PWM1:FAULT,3(XBAR1_XBAR_IN17)/PWM1:EXT_FORCE(XBAR1_XBAR_IN17)/PWM2:EXT,A0(XBAR1_XBAR_IN17)/PWM2:EXT,A1(XBAR1_XBAR_IN17)/PWM2:EXT,A2(XBAR1_XBAR_IN17)/PWM2:EXT,A3(XBAR1_XBAR_IN17)/PWM2:EXT_SYNC,0(XBAR1_XBAR_IN17)/PWM2:EXT_SYNC,1(XBAR1_XBAR_IN17)/PWM2:EXT_SYNC,2(XBAR1_XBAR_IN17)/PWM2:EXT_SYNC,3(XBAR1_XBAR_IN17)/PWM2:EXT_CLK(XBAR1_XBAR_IN17)/PWM2:FAULT,0(XBAR1_XBAR_IN17)/PWM2:FAULT,1(XBAR1_XBAR_IN17)/PWM2:EXT_FORCE(XBAR1_XBAR_IN17);;FLEXIO1:TRIG,0(XBAR1_XBAR_IN17)/FLEXIO1:TRIG,1(XBAR1_XBAR_IN17);CMP1:OUT(XBAR1_XBAR_INOUT17)/CMP2:OUT(XBAR1_XBAR_INOUT17)/CMP3:OUT(XBAR1_XBAR_INOUT17)/CMP4:OUT(XBAR1_XBAR_INOUT17)/CMP1:SAMPLE(XBAR1_XBAR_IN17)/CMP2:SAMPLE(XBAR1_XBAR_IN17)/CMP3:SAMPLE(XBAR1_XBAR_IN17)/CMP4:SAMPLE(XBAR1_XBAR_IN17);;TMR1:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT17)/TMR1:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT17)/TMR1:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT17)/TMR1:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT17)/TMR2:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT17)/TMR2:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT17)/TMR2:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT17)/TMR2:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT17)/TMR1:TIMER_INPUT,0(XBAR1_XBAR_IN17)/TMR1:TIMER_INPUT,1(XBAR1_XBAR_IN17)/TMR1:TIMER_INPUT,2(XBAR1_XBAR_IN17)/TMR1:TIMER_INPUT,3(XBAR1_XBAR_IN17)/TMR2:TIMER_INPUT,0(XBAR1_XBAR_IN17)/TMR2:TIMER_INPUT,1(XBAR1_XBAR_IN17)/TMR2:TIMER_INPUT,2(XBAR1_XBAR_IN17)/TMR2:TIMER_INPUT,3(XBAR1_XBAR_IN17);;LPI2C1:TRG(XBAR1_XBAR_IN17)/LPI2C2:TRG(XBAR1_XBAR_IN17)/LPI2C3:TRG(XBAR1_XBAR_IN17)/LPI2C4:TRG(XBAR1_XBAR_IN17);USDHC1:CD_B(USDHC1_CD_B)/USDHC1:RESET_B(USDHC1_RESET_B);PIT:TRIGGER,0(XBAR1_XBAR_INOUT17)/PIT:TRIGGER,1(XBAR1_XBAR_INOUT17)/PIT:TRIGGER,2(XBAR1_XBAR_INOUT17)/PIT:TRIGGER,3(XBAR1_XBAR_INOUT17);EWM:IN(XBAR1_XBAR_IN17);DMA0:DONE,0(XBAR1_XBAR_INOUT17)/DMA0:DONE,1(XBAR1_XBAR_INOUT17)/DMA0:DONE,2(XBAR1_XBAR_INOUT17)/DMA0:DONE,3(XBAR1_XBAR_INOUT17)/DMA0:DONE,4(XBAR1_XBAR_INOUT17)/DMA0:DONE,5(XBAR1_XBAR_INOUT17)/DMA0:DONE,6(XBAR1_XBAR_INOUT17)/DMA0:DONE,7(XBAR1_XBAR_INOUT17)/DMA0:REQ,30(XBAR1_XBAR_IN17)/DMA0:REQ,31(XBAR1_XBAR_IN17)/DMA0:REQ,94(XBAR1_XBAR_IN17)/DMA0:REQ,95(XBAR1_XBAR_IN17);AOI:OUT,0(XBAR1_XBAR_INOUT17)/AOI:OUT,1(XBAR1_XBAR_INOUT17)/AOI:OUT,2(XBAR1_XBAR_INOUT17)/AOI:OUT,3(XBAR1_XBAR_INOUT17);LOGIC:LOGIC_LOW(XBAR1_XBAR_INOUT17)/LOGIC:LOGIC_HIGH(XBAR1_XBAR_INOUT17);ADC_ETC:CH0_XBAR_COCO,0(XBAR1_XBAR_INOUT17)/ADC_ETC:CH0_XBAR_COCO,1(XBAR1_XBAR_INOUT17)/ADC_ETC:CH0_XBAR_COCO,2(XBAR1_XBAR_INOUT17)/ADC_ETC:CH0_XBAR_COCO,3(XBAR1_XBAR_INOUT17)/ADC_ETC:CH1_XBAR_COCO,0(XBAR1_XBAR_INOUT17)/ADC_ETC:CH1_XBAR_COCO,1(XBAR1_XBAR_INOUT17)/ADC_ETC:CH1_XBAR_COCO,2(XBAR1_XBAR_INOUT17)/ADC_ETC:CH1_XBAR_COCO,3(XBAR1_XBAR_INOUT17)/ADC_ETC:CH0_XBAR_TRIG,0(XBAR1_XBAR_IN17)/ADC_ETC:CH0_XBAR_TRIG,1(XBAR1_XBAR_IN17)/ADC_ETC:CH0_XBAR_TRIG,2(XBAR1_XBAR_IN17)/ADC_ETC:CH0_XBAR_TRIG,3(XBAR1_XBAR_IN17)/ADC_ETC:CH1_XBAR_TRIG,0(XBAR1_XBAR_IN17)/ADC_ETC:CH1_XBAR_TRIG,1(XBAR1_XBAR_IN17)/ADC_ETC:CH1_XBAR_TRIG,2(XBAR1_XBAR_IN17)/ADC_ETC:CH1_XBAR_TRIG,3(XBAR1_XBAR_IN17);XBARA:OUT,17(XBAR1_XBAR_INOUT17)/XBARA:IN,17(XBAR1_XBAR_IN17);ENC1:POSMATCH(XBAR1_XBAR_INOUT17)/ENC2:POSMATCH(XBAR1_XBAR_INOUT17)/ENC1:PHASE,A(XBAR1_XBAR_IN17)/ENC1:PHASE,B(XBAR1_XBAR_IN17)/ENC1:INDEX(XBAR1_XBAR_IN17)/ENC1:HOME(XBAR1_XBAR_IN17)/ENC1:TRG(XBAR1_XBAR_IN17)/ENC2:PHASE,A(XBAR1_XBAR_IN17)/ENC2:PHASE,B(XBAR1_XBAR_IN17)/ENC2:INDEX(XBAR1_XBAR_IN17)/ENC2:HOME(XBAR1_XBAR_IN17)/ENC2:TRG(XBAR1_XBAR_IN17);;;;;;;XTALOSC24M:REF_CLK_32K(REF_32K_OUT);;;WDOG1:WDOG_B(WDOG1_B);;;;;;GPIO3:gpio_io,19(GPIO3_IO19)
42;GPIO_SD_B0_05;;;;GPIO3:gpio_io,18(GPIO3_IO18);LPUART7:RX(LPUART7_RX);LPSPI1:SDI(LPSPI1_SDI);SAI2:TX_BCLK(SAI2_TX_BCLK);;;;;;;;;USDHC1:DATA,1(USDHC1_DATA1);;;;;;;;;FLEXSPI:FLEXSPI_B_DQS(FLEXSPI_B_DQS);;;CAN2:RX(FLEXCAN2_RX);;;;;;;;;;;;LPSPI1:SDI(LPSPI1_SDI)
43;GPIO_SD_B0_04;;;;GPIO3:gpio_io,17(GPIO3_IO17);LPUART7:TX(LPUART7_TX);LPSPI1:SDO(LPSPI1_SDO);SAI2:TX_DATA(SAI2_TX_DATA);;;;;;;;;USDHC1:DATA,0(USDHC1_DATA0);;;;;;;;;FLEXSPI:FLEXSPI_B_SS0_B(FLEXSPI_B_SS0_B);;;CAN2:TX(FLEXCAN2_TX);;;;;;;;;;;;LPSPI1:SDO(LPSPI1_SDO)
44;NVCC_SD0;;;;;;;;;;;;SUPPLY:NVCC_SD0(NVCC_SD0);;;;;;;;;;;;;;;;;;;;;;;;;;;;
45;GPIO_SD_B0_03;;;;GPIO3:gpio_io,16(GPIO3_IO16);LPUART7:RTS_B(LPUART7_RTS_B);LPSPI1:PCS0(LPSPI1_PCS0);SAI2:RX_DATA(SAI2_RX_DATA);;;;;;TMR1:TIMER,3(QTIMER1_TIMER3);ENET:MDC(ENET_MDC);;USDHC1:CLK(USDHC1_CLK);;;;;;;;;;;;;;;;;;;;;;;;ENET:MDC(ENET_MDC)
46;GPIO_SD_B0_02;;;;GPIO3:gpio_io,15(GPIO3_IO15);LPUART7:CTS_B(LPUART7_CTS_B)/LPUART1:TRG(XBAR1_XBAR_IN16)/LPUART2:TRG(XBAR1_XBAR_IN16)/LPUART3:TRG(XBAR1_XBAR_IN16)/LPUART4:TRG(XBAR1_XBAR_IN16)/LPUART5:TRG(XBAR1_XBAR_IN16)/LPUART6:TRG(XBAR1_XBAR_IN16)/LPUART7:TRG(XBAR1_XBAR_IN16)/LPUART8:TRG(XBAR1_XBAR_IN16);LPSPI1:SCK(LPSPI1_SCK)/LPSPI1:TRG(XBAR1_XBAR_IN16)/LPSPI2:TRG(XBAR1_XBAR_IN16)/LPSPI3:TRG(XBAR1_XBAR_IN16)/LPSPI4:TRG(XBAR1_XBAR_IN16);SAI2:RX_BCLK(SAI2_RX_BCLK);PWM1:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT16)/PWM1:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT16)/PWM1:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT16)/PWM1:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT16)/PWM2:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT16)/PWM2:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT16)/PWM2:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT16)/PWM2:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT16)/PWM1:EXT,A0(XBAR1_XBAR_IN16)/PWM1:EXT,A1(XBAR1_XBAR_IN16)/PWM1:EXT,A2(XBAR1_XBAR_IN16)/PWM1:EXT,A3(XBAR1_XBAR_IN16)/PWM1:EXT_SYNC,0(XBAR1_XBAR_IN16)/PWM1:EXT_SYNC,1(XBAR1_XBAR_IN16)/PWM1:EXT_SYNC,2(XBAR1_XBAR_IN16)/PWM1:EXT_SYNC,3(XBAR1_XBAR_IN16)/PWM1:EXT_CLK(XBAR1_XBAR_IN16)/PWM1:FAULT,0(XBAR1_XBAR_IN16)/PWM1:FAULT,1(XBAR1_XBAR_IN16)/PWM1:FAULT,2(XBAR1_XBAR_IN16)/PWM1:FAULT,3(XBAR1_XBAR_IN16)/PWM1:EXT_FORCE(XBAR1_XBAR_IN16)/PWM2:EXT,A0(XBAR1_XBAR_IN16)/PWM2:EXT,A1(XBAR1_XBAR_IN16)/PWM2:EXT,A2(XBAR1_XBAR_IN16)/PWM2:EXT,A3(XBAR1_XBAR_IN16)/PWM2:EXT_SYNC,0(XBAR1_XBAR_IN16)/PWM2:EXT_SYNC,1(XBAR1_XBAR_IN16)/PWM2:EXT_SYNC,2(XBAR1_XBAR_IN16)/PWM2:EXT_SYNC,3(XBAR1_XBAR_IN16)/PWM2:EXT_CLK(XBAR1_XBAR_IN16)/PWM2:FAULT,0(XBAR1_XBAR_IN16)/PWM2:FAULT,1(XBAR1_XBAR_IN16)/PWM2:EXT_FORCE(XBAR1_XBAR_IN16);;FLEXIO1:TRIG,0(XBAR1_XBAR_IN16)/FLEXIO1:TRIG,1(XBAR1_XBAR_IN16);CMP1:OUT(XBAR1_XBAR_INOUT16)/CMP2:OUT(XBAR1_XBAR_INOUT16)/CMP3:OUT(XBAR1_XBAR_INOUT16)/CMP4:OUT(XBAR1_XBAR_INOUT16)/CMP1:SAMPLE(XBAR1_XBAR_IN16)/CMP2:SAMPLE(XBAR1_XBAR_IN16)/CMP3:SAMPLE(XBAR1_XBAR_IN16)/CMP4:SAMPLE(XBAR1_XBAR_IN16);;TMR1:TIMER,2(QTIMER1_TIMER2)/TMR1:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT16)/TMR1:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT16)/TMR1:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT16)/TMR1:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT16)/TMR2:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT16)/TMR2:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT16)/TMR2:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT16)/TMR2:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT16)/TMR1:TIMER_INPUT,0(XBAR1_XBAR_IN16)/TMR1:TIMER_INPUT,1(XBAR1_XBAR_IN16)/TMR1:TIMER_INPUT,2(XBAR1_XBAR_IN16)/TMR1:TIMER_INPUT,3(XBAR1_XBAR_IN16)/TMR2:TIMER_INPUT,0(XBAR1_XBAR_IN16)/TMR2:TIMER_INPUT,1(XBAR1_XBAR_IN16)/TMR2:TIMER_INPUT,2(XBAR1_XBAR_IN16)/TMR2:TIMER_INPUT,3(XBAR1_XBAR_IN16);ENET:MDIO(ENET_MDIO);LPI2C1:TRG(XBAR1_XBAR_IN16)/LPI2C2:TRG(XBAR1_XBAR_IN16)/LPI2C3:TRG(XBAR1_XBAR_IN16)/LPI2C4:TRG(XBAR1_XBAR_IN16);USDHC1:CMD(USDHC1_CMD);PIT:TRIGGER,0(XBAR1_XBAR_INOUT16)/PIT:TRIGGER,1(XBAR1_XBAR_INOUT16)/PIT:TRIGGER,2(XBAR1_XBAR_INOUT16)/PIT:TRIGGER,3(XBAR1_XBAR_INOUT16);EWM:IN(XBAR1_XBAR_IN16);DMA0:DONE,0(XBAR1_XBAR_INOUT16)/DMA0:DONE,1(XBAR1_XBAR_INOUT16)/DMA0:DONE,2(XBAR1_XBAR_INOUT16)/DMA0:DONE,3(XBAR1_XBAR_INOUT16)/DMA0:DONE,4(XBAR1_XBAR_INOUT16)/DMA0:DONE,5(XBAR1_XBAR_INOUT16)/DMA0:DONE,6(XBAR1_XBAR_INOUT16)/DMA0:DONE,7(XBAR1_XBAR_INOUT16)/DMA0:REQ,30(XBAR1_XBAR_IN16)/DMA0:REQ,31(XBAR1_XBAR_IN16)/DMA0:REQ,94(XBAR1_XBAR_IN16)/DMA0:REQ,95(XBAR1_XBAR_IN16);AOI:OUT,0(XBAR1_XBAR_INOUT16)/AOI:OUT,1(XBAR1_XBAR_INOUT16)/AOI:OUT,2(XBAR1_XBAR_INOUT16)/AOI:OUT,3(XBAR1_XBAR_INOUT16);LOGIC:LOGIC_LOW(XBAR1_XBAR_INOUT16)/LOGIC:LOGIC_HIGH(XBAR1_XBAR_INOUT16);ADC_ETC:CH0_XBAR_COCO,0(XBAR1_XBAR_INOUT16)/ADC_ETC:CH0_XBAR_COCO,1(XBAR1_XBAR_INOUT16)/ADC_ETC:CH0_XBAR_COCO,2(XBAR1_XBAR_INOUT16)/ADC_ETC:CH0_XBAR_COCO,3(XBAR1_XBAR_INOUT16)/ADC_ETC:CH1_XBAR_COCO,0(XBAR1_XBAR_INOUT16)/ADC_ETC:CH1_XBAR_COCO,1(XBAR1_XBAR_INOUT16)/ADC_ETC:CH1_XBAR_COCO,2(XBAR1_XBAR_INOUT16)/ADC_ETC:CH1_XBAR_COCO,3(XBAR1_XBAR_INOUT16)/ADC_ETC:CH0_XBAR_TRIG,0(XBAR1_XBAR_IN16)/ADC_ETC:CH0_XBAR_TRIG,1(XBAR1_XBAR_IN16)/ADC_ETC:CH0_XBAR_TRIG,2(XBAR1_XBAR_IN16)/ADC_ETC:CH0_XBAR_TRIG,3(XBAR1_XBAR_IN16)/ADC_ETC:CH1_XBAR_TRIG,0(XBAR1_XBAR_IN16)/ADC_ETC:CH1_XBAR_TRIG,1(XBAR1_XBAR_IN16)/ADC_ETC:CH1_XBAR_TRIG,2(XBAR1_XBAR_IN16)/ADC_ETC:CH1_XBAR_TRIG,3(XBAR1_XBAR_IN16);XBARA:OUT,16(XBAR1_XBAR_INOUT16)/XBARA:IN,16(XBAR1_XBAR_IN16);ENC1:POSMATCH(XBAR1_XBAR_INOUT16)/ENC2:POSMATCH(XBAR1_XBAR_INOUT16)/ENC1:PHASE,A(XBAR1_XBAR_IN16)/ENC1:PHASE,B(XBAR1_XBAR_IN16)/ENC1:INDEX(XBAR1_XBAR_IN16)/ENC1:HOME(XBAR1_XBAR_IN16)/ENC1:TRG(XBAR1_XBAR_IN16)/ENC2:PHASE,A(XBAR1_XBAR_IN16)/ENC2:PHASE,B(XBAR1_XBAR_IN16)/ENC2:INDEX(XBAR1_XBAR_IN16)/ENC2:HOME(XBAR1_XBAR_IN16)/ENC2:TRG(XBAR1_XBAR_IN16);;;;;;;;;;;;;;;;ENET:MDIO(ENET_MDIO)
47;GPIO_SD_B0_01;;;;GPIO3:gpio_io,14(GPIO3_IO14);LPUART1:TRG(XBAR1_XBAR_IN15)/LPUART2:TRG(XBAR1_XBAR_IN15)/LPUART3:TRG(XBAR1_XBAR_IN15)/LPUART4:TRG(XBAR1_XBAR_IN15)/LPUART5:TRG(XBAR1_XBAR_IN15)/LPUART6:TRG(XBAR1_XBAR_IN15)/LPUART7:TRG(XBAR1_XBAR_IN15)/LPUART8:TRG(XBAR1_XBAR_IN15);LPSPI1:TRG(XBAR1_XBAR_IN15)/LPSPI2:TRG(XBAR1_XBAR_IN15)/LPSPI3:TRG(XBAR1_XBAR_IN15)/LPSPI4:TRG(XBAR1_XBAR_IN15);SAI2:RX_SYNC(SAI2_RX_SYNC);PWM1:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT15)/PWM1:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT15)/PWM1:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT15)/PWM1:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT15)/PWM2:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT15)/PWM2:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT15)/PWM2:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT15)/PWM2:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT15)/PWM1:EXT,A0(XBAR1_XBAR_IN15)/PWM1:EXT,A1(XBAR1_XBAR_IN15)/PWM1:EXT,A2(XBAR1_XBAR_IN15)/PWM1:EXT,A3(XBAR1_XBAR_IN15)/PWM1:EXT_SYNC,0(XBAR1_XBAR_IN15)/PWM1:EXT_SYNC,1(XBAR1_XBAR_IN15)/PWM1:EXT_SYNC,2(XBAR1_XBAR_IN15)/PWM1:EXT_SYNC,3(XBAR1_XBAR_IN15)/PWM1:EXT_CLK(XBAR1_XBAR_IN15)/PWM1:FAULT,0(XBAR1_XBAR_IN15)/PWM1:FAULT,1(XBAR1_XBAR_IN15)/PWM1:FAULT,2(XBAR1_XBAR_IN15)/PWM1:FAULT,3(XBAR1_XBAR_IN15)/PWM1:EXT_FORCE(XBAR1_XBAR_IN15)/PWM2:EXT,A0(XBAR1_XBAR_IN15)/PWM2:EXT,A1(XBAR1_XBAR_IN15)/PWM2:EXT,A2(XBAR1_XBAR_IN15)/PWM2:EXT,A3(XBAR1_XBAR_IN15)/PWM2:EXT_SYNC,0(XBAR1_XBAR_IN15)/PWM2:EXT_SYNC,1(XBAR1_XBAR_IN15)/PWM2:EXT_SYNC,2(XBAR1_XBAR_IN15)/PWM2:EXT_SYNC,3(XBAR1_XBAR_IN15)/PWM2:EXT_CLK(XBAR1_XBAR_IN15)/PWM2:FAULT,0(XBAR1_XBAR_IN15)/PWM2:FAULT,1(XBAR1_XBAR_IN15)/PWM2:EXT_FORCE(XBAR1_XBAR_IN15);;FLEXIO1:TRIG,0(XBAR1_XBAR_IN15)/FLEXIO1:TRIG,1(XBAR1_XBAR_IN15);CMP1:OUT(XBAR1_XBAR_INOUT15)/CMP2:OUT(XBAR1_XBAR_INOUT15)/CMP3:OUT(XBAR1_XBAR_INOUT15)/CMP4:OUT(XBAR1_XBAR_INOUT15)/CMP1:SAMPLE(XBAR1_XBAR_IN15)/CMP2:SAMPLE(XBAR1_XBAR_IN15)/CMP3:SAMPLE(XBAR1_XBAR_IN15)/CMP4:SAMPLE(XBAR1_XBAR_IN15);;TMR1:TIMER,1(QTIMER1_TIMER1)/TMR1:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT15)/TMR1:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT15)/TMR1:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT15)/TMR1:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT15)/TMR2:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT15)/TMR2:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT15)/TMR2:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT15)/TMR2:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT15)/TMR1:TIMER_INPUT,0(XBAR1_XBAR_IN15)/TMR1:TIMER_INPUT,1(XBAR1_XBAR_IN15)/TMR1:TIMER_INPUT,2(XBAR1_XBAR_IN15)/TMR1:TIMER_INPUT,3(XBAR1_XBAR_IN15)/TMR2:TIMER_INPUT,0(XBAR1_XBAR_IN15)/TMR2:TIMER_INPUT,1(XBAR1_XBAR_IN15)/TMR2:TIMER_INPUT,2(XBAR1_XBAR_IN15)/TMR2:TIMER_INPUT,3(XBAR1_XBAR_IN15);;LPI2C3:SDA(LPI2C3_SDA)/LPI2C1:TRG(XBAR1_XBAR_IN15)/LPI2C2:TRG(XBAR1_XBAR_IN15)/LPI2C3:TRG(XBAR1_XBAR_IN15)/LPI2C4:TRG(XBAR1_XBAR_IN15);USDHC1:DATA,3(USDHC1_DATA3);PIT:TRIGGER,0(XBAR1_XBAR_INOUT15)/PIT:TRIGGER,1(XBAR1_XBAR_INOUT15)/PIT:TRIGGER,2(XBAR1_XBAR_INOUT15)/PIT:TRIGGER,3(XBAR1_XBAR_INOUT15);EWM:IN(XBAR1_XBAR_IN15);DMA0:DONE,0(XBAR1_XBAR_INOUT15)/DMA0:DONE,1(XBAR1_XBAR_INOUT15)/DMA0:DONE,2(XBAR1_XBAR_INOUT15)/DMA0:DONE,3(XBAR1_XBAR_INOUT15)/DMA0:DONE,4(XBAR1_XBAR_INOUT15)/DMA0:DONE,5(XBAR1_XBAR_INOUT15)/DMA0:DONE,6(XBAR1_XBAR_INOUT15)/DMA0:DONE,7(XBAR1_XBAR_INOUT15)/DMA0:REQ,30(XBAR1_XBAR_IN15)/DMA0:REQ,31(XBAR1_XBAR_IN15)/DMA0:REQ,94(XBAR1_XBAR_IN15)/DMA0:REQ,95(XBAR1_XBAR_IN15);AOI:OUT,0(XBAR1_XBAR_INOUT15)/AOI:OUT,1(XBAR1_XBAR_INOUT15)/AOI:OUT,2(XBAR1_XBAR_INOUT15)/AOI:OUT,3(XBAR1_XBAR_INOUT15);LOGIC:LOGIC_LOW(XBAR1_XBAR_INOUT15)/LOGIC:LOGIC_HIGH(XBAR1_XBAR_INOUT15);ADC_ETC:CH0_XBAR_COCO,0(XBAR1_XBAR_INOUT15)/ADC_ETC:CH0_XBAR_COCO,1(XBAR1_XBAR_INOUT15)/ADC_ETC:CH0_XBAR_COCO,2(XBAR1_XBAR_INOUT15)/ADC_ETC:CH0_XBAR_COCO,3(XBAR1_XBAR_INOUT15)/ADC_ETC:CH1_XBAR_COCO,0(XBAR1_XBAR_INOUT15)/ADC_ETC:CH1_XBAR_COCO,1(XBAR1_XBAR_INOUT15)/ADC_ETC:CH1_XBAR_COCO,2(XBAR1_XBAR_INOUT15)/ADC_ETC:CH1_XBAR_COCO,3(XBAR1_XBAR_INOUT15)/ADC_ETC:CH0_XBAR_TRIG,0(XBAR1_XBAR_IN15)/ADC_ETC:CH0_XBAR_TRIG,1(XBAR1_XBAR_IN15)/ADC_ETC:CH0_XBAR_TRIG,2(XBAR1_XBAR_IN15)/ADC_ETC:CH0_XBAR_TRIG,3(XBAR1_XBAR_IN15)/ADC_ETC:CH1_XBAR_TRIG,0(XBAR1_XBAR_IN15)/ADC_ETC:CH1_XBAR_TRIG,1(XBAR1_XBAR_IN15)/ADC_ETC:CH1_XBAR_TRIG,2(XBAR1_XBAR_IN15)/ADC_ETC:CH1_XBAR_TRIG,3(XBAR1_XBAR_IN15);XBARA:OUT,15(XBAR1_XBAR_INOUT15)/XBARA:IN,15(XBAR1_XBAR_IN15);ENC1:POSMATCH(XBAR1_XBAR_INOUT15)/ENC2:POSMATCH(XBAR1_XBAR_INOUT15)/ENC1:PHASE,A(XBAR1_XBAR_IN15)/ENC1:PHASE,B(XBAR1_XBAR_IN15)/ENC1:INDEX(XBAR1_XBAR_IN15)/ENC1:HOME(XBAR1_XBAR_IN15)/ENC1:TRG(XBAR1_XBAR_IN15)/ENC2:PHASE,A(XBAR1_XBAR_IN15)/ENC2:PHASE,B(XBAR1_XBAR_IN15)/ENC2:INDEX(XBAR1_XBAR_IN15)/ENC2:HOME(XBAR1_XBAR_IN15)/ENC2:TRG(XBAR1_XBAR_IN15);FLEXSPI:FLEXSPI_B_SS1_B(FLEXSPI_B_SS1_B);;;;;;XTALOSC24M:REF_CLK_24M(REF_24M_OUT);;;;;;;;;GPIO3:gpio_io,14(GPIO3_IO14)
48;GPIO_SD_B0_00;;;;GPIO3:gpio_io,13(GPIO3_IO13);LPUART1:TRG(XBAR1_XBAR_IN14)/LPUART2:TRG(XBAR1_XBAR_IN14)/LPUART3:TRG(XBAR1_XBAR_IN14)/LPUART4:TRG(XBAR1_XBAR_IN14)/LPUART5:TRG(XBAR1_XBAR_IN14)/LPUART6:TRG(XBAR1_XBAR_IN14)/LPUART7:TRG(XBAR1_XBAR_IN14)/LPUART8:TRG(XBAR1_XBAR_IN14);LPSPI1:TRG(XBAR1_XBAR_IN14)/LPSPI2:TRG(XBAR1_XBAR_IN14)/LPSPI3:TRG(XBAR1_XBAR_IN14)/LPSPI4:TRG(XBAR1_XBAR_IN14);SAI1:MCLK(SAI1_MCLK)/SAI2:MCLK(SAI2_MCLK);PWM1:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT14)/PWM1:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT14)/PWM1:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT14)/PWM1:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT14)/PWM2:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT14)/PWM2:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT14)/PWM2:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT14)/PWM2:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT14)/PWM1:EXT,A0(XBAR1_XBAR_IN14)/PWM1:EXT,A1(XBAR1_XBAR_IN14)/PWM1:EXT,A2(XBAR1_XBAR_IN14)/PWM1:EXT,A3(XBAR1_XBAR_IN14)/PWM1:EXT_SYNC,0(XBAR1_XBAR_IN14)/PWM1:EXT_SYNC,1(XBAR1_XBAR_IN14)/PWM1:EXT_SYNC,2(XBAR1_XBAR_IN14)/PWM1:EXT_SYNC,3(XBAR1_XBAR_IN14)/PWM1:EXT_CLK(XBAR1_XBAR_IN14)/PWM1:FAULT,0(XBAR1_XBAR_IN14)/PWM1:FAULT,1(XBAR1_XBAR_IN14)/PWM1:FAULT,2(XBAR1_XBAR_IN14)/PWM1:FAULT,3(XBAR1_XBAR_IN14)/PWM1:EXT_FORCE(XBAR1_XBAR_IN14)/PWM2:EXT,A0(XBAR1_XBAR_IN14)/PWM2:EXT,A1(XBAR1_XBAR_IN14)/PWM2:EXT,A2(XBAR1_XBAR_IN14)/PWM2:EXT,A3(XBAR1_XBAR_IN14)/PWM2:EXT_SYNC,0(XBAR1_XBAR_IN14)/PWM2:EXT_SYNC,1(XBAR1_XBAR_IN14)/PWM2:EXT_SYNC,2(XBAR1_XBAR_IN14)/PWM2:EXT_SYNC,3(XBAR1_XBAR_IN14)/PWM2:EXT_CLK(XBAR1_XBAR_IN14)/PWM2:FAULT,0(XBAR1_XBAR_IN14)/PWM2:FAULT,1(XBAR1_XBAR_IN14)/PWM2:EXT_FORCE(XBAR1_XBAR_IN14);;FLEXIO1:TRIG,0(XBAR1_XBAR_IN14)/FLEXIO1:TRIG,1(XBAR1_XBAR_IN14);CMP1:OUT(XBAR1_XBAR_INOUT14)/CMP2:OUT(XBAR1_XBAR_INOUT14)/CMP3:OUT(XBAR1_XBAR_INOUT14)/CMP4:OUT(XBAR1_XBAR_INOUT14)/CMP1:SAMPLE(XBAR1_XBAR_IN14)/CMP2:SAMPLE(XBAR1_XBAR_IN14)/CMP3:SAMPLE(XBAR1_XBAR_IN14)/CMP4:SAMPLE(XBAR1_XBAR_IN14);;TMR1:TIMER,0(QTIMER1_TIMER0)/TMR1:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT14)/TMR1:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT14)/TMR1:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT14)/TMR1:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT14)/TMR2:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT14)/TMR2:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT14)/TMR2:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT14)/TMR2:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT14)/TMR1:TIMER_INPUT,0(XBAR1_XBAR_IN14)/TMR1:TIMER_INPUT,1(XBAR1_XBAR_IN14)/TMR1:TIMER_INPUT,2(XBAR1_XBAR_IN14)/TMR1:TIMER_INPUT,3(XBAR1_XBAR_IN14)/TMR2:TIMER_INPUT,0(XBAR1_XBAR_IN14)/TMR2:TIMER_INPUT,1(XBAR1_XBAR_IN14)/TMR2:TIMER_INPUT,2(XBAR1_XBAR_IN14)/TMR2:TIMER_INPUT,3(XBAR1_XBAR_IN14);;LPI2C3:SCL(LPI2C3_SCL)/LPI2C1:TRG(XBAR1_XBAR_IN14)/LPI2C2:TRG(XBAR1_XBAR_IN14)/LPI2C3:TRG(XBAR1_XBAR_IN14)/LPI2C4:TRG(XBAR1_XBAR_IN14);USDHC1:DATA,2(USDHC1_DATA2);PIT:TRIGGER,0(XBAR1_XBAR_INOUT14)/PIT:TRIGGER,1(XBAR1_XBAR_INOUT14)/PIT:TRIGGER,2(XBAR1_XBAR_INOUT14)/PIT:TRIGGER,3(XBAR1_XBAR_INOUT14);EWM:IN(XBAR1_XBAR_IN14);DMA0:DONE,0(XBAR1_XBAR_INOUT14)/DMA0:DONE,1(XBAR1_XBAR_INOUT14)/DMA0:DONE,2(XBAR1_XBAR_INOUT14)/DMA0:DONE,3(XBAR1_XBAR_INOUT14)/DMA0:DONE,4(XBAR1_XBAR_INOUT14)/DMA0:DONE,5(XBAR1_XBAR_INOUT14)/DMA0:DONE,6(XBAR1_XBAR_INOUT14)/DMA0:DONE,7(XBAR1_XBAR_INOUT14)/DMA0:REQ,30(XBAR1_XBAR_IN14)/DMA0:REQ,31(XBAR1_XBAR_IN14)/DMA0:REQ,94(XBAR1_XBAR_IN14)/DMA0:REQ,95(XBAR1_XBAR_IN14);AOI:OUT,0(XBAR1_XBAR_INOUT14)/AOI:OUT,1(XBAR1_XBAR_INOUT14)/AOI:OUT,2(XBAR1_XBAR_INOUT14)/AOI:OUT,3(XBAR1_XBAR_INOUT14);LOGIC:LOGIC_LOW(XBAR1_XBAR_INOUT14)/LOGIC:LOGIC_HIGH(XBAR1_XBAR_INOUT14);ADC_ETC:CH0_XBAR_COCO,0(XBAR1_XBAR_INOUT14)/ADC_ETC:CH0_XBAR_COCO,1(XBAR1_XBAR_INOUT14)/ADC_ETC:CH0_XBAR_COCO,2(XBAR1_XBAR_INOUT14)/ADC_ETC:CH0_XBAR_COCO,3(XBAR1_XBAR_INOUT14)/ADC_ETC:CH1_XBAR_COCO,0(XBAR1_XBAR_INOUT14)/ADC_ETC:CH1_XBAR_COCO,1(XBAR1_XBAR_INOUT14)/ADC_ETC:CH1_XBAR_COCO,2(XBAR1_XBAR_INOUT14)/ADC_ETC:CH1_XBAR_COCO,3(XBAR1_XBAR_INOUT14)/ADC_ETC:CH0_XBAR_TRIG,0(XBAR1_XBAR_IN14)/ADC_ETC:CH0_XBAR_TRIG,1(XBAR1_XBAR_IN14)/ADC_ETC:CH0_XBAR_TRIG,2(XBAR1_XBAR_IN14)/ADC_ETC:CH0_XBAR_TRIG,3(XBAR1_XBAR_IN14)/ADC_ETC:CH1_XBAR_TRIG,0(XBAR1_XBAR_IN14)/ADC_ETC:CH1_XBAR_TRIG,1(XBAR1_XBAR_IN14)/ADC_ETC:CH1_XBAR_TRIG,2(XBAR1_XBAR_IN14)/ADC_ETC:CH1_XBAR_TRIG,3(XBAR1_XBAR_IN14);XBARA:OUT,14(XBAR1_XBAR_INOUT14)/XBARA:IN,14(XBAR1_XBAR_IN14);ENC1:POSMATCH(XBAR1_XBAR_INOUT14)/ENC2:POSMATCH(XBAR1_XBAR_INOUT14)/ENC1:PHASE,A(XBAR1_XBAR_IN14)/ENC1:PHASE,B(XBAR1_XBAR_IN14)/ENC1:INDEX(XBAR1_XBAR_IN14)/ENC1:HOME(XBAR1_XBAR_IN14)/ENC1:TRG(XBAR1_XBAR_IN14)/ENC2:PHASE,A(XBAR1_XBAR_IN14)/ENC2:PHASE,B(XBAR1_XBAR_IN14)/ENC2:INDEX(XBAR1_XBAR_IN14)/ENC2:HOME(XBAR1_XBAR_IN14)/ENC2:TRG(XBAR1_XBAR_IN14);FLEXSPI:FLEXSPI_A_SS1_B(FLEXSPI_A_SS1_B);;;;;;;;;;;;;;;GPIO3:gpio_io,13(GPIO3_IO13)
49;ONOFF;;;;;;;;;;;;;;;;;;;;;;;;;;;;;SRC:RESET_B(SRC_RESET_B);;;;;;;;;;;
50;POR_B;;;;;;;;;;;;;;;;;;;;;;;;;;;;;SRC:POR_B(SRC_POR_B);;;;;;;;;;;
51;TEST_MODE;;;;;;;;;;;;SUPPLY:TEST_MODE(TEST_MODE);;;;;;;;;;;;;;;;;;;;;;;;;;;;
52;WAKEUP;;;;GPIO5:gpio_io,00(GPIO5_IO00);;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;ARM:ARM_NMI(ARM_NMI);;;;
53;PMIC_ON_REQ;;;;GPIO5:gpio_io,01(GPIO5_IO01);;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;SNVS:SNVS_PMIC_ON_REQ(SNVS_PMIC_ON_REQ);GPIO5:gpio_io,01(GPIO5_IO01)
54;PMIC_STBY_REQ;;;;GPIO5:gpio_io,02(GPIO5_IO02);;;;;;;;;;;;;;;;;;;;;;;;;;;;;CCM:PMIC_STBY_REQ(CCM_PMIC_VSTBY_REQ);;;;;;;GPIO5:gpio_io,02(GPIO5_IO02)
55;VDD_SNVS_IN;;;;;;;;;;;;SUPPLY:VDD_SNVS_IN(VDD_SNVS_IN);;;;;;;;;;;;;;;;;;;;;;;;;;;;
56;VDD_SNVS_CAP;;;;;;;;;;;;SUPPLY:VDD_SNVS_CAP(VDD_SNVS_CAP);;;;;;;;;;;;;;;;;;;;;;;;;;;;
57;RTC_XTALI;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;XTALOSC24M:RTC_XTALI(RTC_XTALI);;;;;;;;;XTALOSC24M:RTC_XTALI(RTC_XTALI)
58;RTC_XTALO;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;XTALOSC24M:RTC_XTALO(RTC_XTALO);;;;;;;;;XTALOSC24M:RTC_XTALO(RTC_XTALO)
59;USB_OTG1_VBUS;;;;;;;;;;;;SUPPLY:USB_OTG1_VBUS(USB_OTG1_VBUS);;;;;;;;;;;;;;;;;;;;;;;;;;;;
60;VSS2;;;;;;;;;;;;SUPPLY:VSS,2(VSS2);;;;;;;;;;;;;;;;;;;;;;;;;;;;
61;VDD_USB_CAP;;;;;;;;;;;;SUPPLY:VDD_USB_CAP(VDD_USB_CAP);;;;;;;;;;;;;;;;;;;;;;;;;;;;
62;USB_OTG1_DN;;;;;;;;;;;;SUPPLY:USB_OTG1_DN(USB_OTG1_DN);;;;;;;;;;;;;;;;;;;;;;;;;;;;
63;USB_OTG1_DP;;;;;;;;;;;;SUPPLY:USB_OTG1_DP(USB_OTG1_DP);;;;;;;;;;;;;;;;;;;;;;;;;;;;
64;NGND_KEL0;;;;;;;;;;;;SUPPLY:NGND_KEL0(NGND_KEL0);;;;;;;;;;;;;;;;;;;;;;;;;;;;
65;VDD_HIGH_CAP;;;;;;;;;;;;SUPPLY:VDD_HIGH_CAP(VDD_HIGH_CAP);;;;;;;;;;;;;;;;;;;;;;;;;;;;
66;USB_OTG1_CHD_B;;;;;;;;;;;;SUPPLY:USB_OTG1_CHD_B(USB_OTG1_CHD_B);;;;;;;;;;;;;;;;;;;;;;;;;;;;
67;XTALI;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;XTALOSC24M:XTALI(XTALI);;;;;;;;;XTALOSC24M:XTALI(XTALI)
68;XTALO;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;XTALOSC24M:XTALO(XTALO);;;;;;;;;XTALOSC24M:XTALO(XTALO)
69;VDD_HIGH_IN;;;;;;;;;;;;SUPPLY:VDD_HIGH_IN(VDD_HIGH_IN);;;;;;;;;;;;;;;;;;;;;;;;;;;;
70;VSS3;;;;;;;;;;;;SUPPLY:VSS,3(VSS3);;;;;;;;;;;;;;;;;;;;;;;;;;;;
71;GPANAIO;;;;;;;;;;;;SUPPLY:GPANAIO(GPANAIO);;;;;;;;;;;;;;;;;;;;;;;;;;;;
72;NVCC_PLL;;;;;;;;;;;;SUPPLY:NVCC_PLL(NVCC_PLL);;;;;;;;;;;;;;;;;;;;;;;;;;;;
73;VDDA_ADC_3P3;;;;;;;;;;;CMP1:DAC_6bit_VIN1(VDDA_ADC_3P3)/CMP1:DAC_6bit_VIN2(VDDA_ADC_3P3)/CMP2:DAC_6bit_VIN1(VDDA_ADC_3P3)/CMP2:DAC_6bit_VIN2(VDDA_ADC_3P3)/CMP3:DAC_6bit_VIN1(VDDA_ADC_3P3)/CMP3:DAC_6bit_VIN2(VDDA_ADC_3P3)/CMP4:DAC_6bit_VIN1(VDDA_ADC_3P3)/CMP4:DAC_6bit_VIN2(VDDA_ADC_3P3);SUPPLY:VDDA_ADC_3P3(VDDA_ADC_3P3);;;;;;;;;;;;;;;;;;;;;;;;;;;;
74;GPIO_AD_B1_15;;;;GPIO1:gpio_io,31(GPIO1_IO31);;LPSPI3:SDI(LPSPI3_SDI);;;;FLEXIO1:IO,00(FLEXIO1_FLEXIO00);CMP4:OUT(ACMP4_OUT)/CMP4:IN,6(ACMP4_IN6);;;ENET:1588_EVENT0_IN(ENET_1588_EVENT0_IN);LPI2C1:SDA(LPI2C1_SDA);;;;;;;;;;;ADC1:IN,15(ADC1_IN15)/ADC2:IN,15(ADC2_IN15);;;;;;;;;;;;;;CMP4:IN,6(ACMP4_IN6)/ADC1:IN,15(ADC1_IN15)/ADC2:IN,15(ADC2_IN15)
75;GPIO_AD_B1_14;;;;GPIO1:gpio_io,30(GPIO1_IO30);;LPSPI3:SDO(LPSPI3_SDO);;;;FLEXIO1:IO,01(FLEXIO1_FLEXIO01);CMP3:OUT(ACMP3_OUT)/CMP3:IN,6(ACMP3_IN6);;;ENET:1588_EVENT0_OUT(ENET_1588_EVENT0_OUT);LPI2C1:SCL(LPI2C1_SCL);;;;;;;;;;;ADC1:IN,14(ADC1_IN14)/ADC2:IN,14(ADC2_IN14);;;;;;;;;;;;;;CMP3:IN,6(ACMP3_IN6)/ADC1:IN,14(ADC1_IN14)/ADC2:IN,14(ADC2_IN14)
76;GPIO_AD_B1_13;;;;GPIO1:gpio_io,29(GPIO1_IO29);;LPSPI3:PCS0(LPSPI3_PCS0);;PWM1:B,3(FLEXPWM1_PWMB3);;FLEXIO1:IO,02(FLEXIO1_FLEXIO02);CMP2:OUT(ACMP2_OUT)/CMP2:IN,6(ACMP2_IN6);;;;LPI2C1:HREQ(LPI2C1_HREQ);USDHC2:WP(USDHC2_WP);;;;;;;;;;ADC1:IN,13(ADC1_IN13)/ADC2:IN,13(ADC2_IN13);;;;;;;;;;;;;;CMP2:IN,6(ACMP2_IN6)/ADC1:IN,13(ADC1_IN13)/ADC2:IN,13(ADC2_IN13)
77;NVCC_GPIO3;;;;;;;;;;;;SUPPLY:NVCC_GPIO,3(NVCC_GPIO3);;;;;;;;;;;;;;;;;;;;;;;;;;;;
78;GPIO_AD_B1_12;;;;GPIO1:gpio_io,28(GPIO1_IO28);;LPSPI3:SCK(LPSPI3_SCK);;PWM1:A,3(FLEXPWM1_PWMA3);;FLEXIO1:IO,03(FLEXIO1_FLEXIO03);CMP1:OUT(ACMP1_OUT)/CMP1:IN,6(ACMP1_IN6);;;;;USDHC2:CD_B(USDHC2_CD_B);;;;;;;;;;ADC1:IN,12(ADC1_IN12)/ADC2:IN,12(ADC2_IN12);;;;;;USB:OTG1_OC(USB_OTG1_OC);;;;;;;;GPIO1:gpio_io,28(GPIO1_IO28)/CMP1:IN,6(ACMP1_IN6)/ADC1:IN,12(ADC1_IN12)/ADC2:IN,12(ADC2_IN12)
79;GPIO_AD_B1_11;;;;GPIO1:gpio_io,27(GPIO1_IO27);LPUART4:RX(LPUART4_RX);;;PWM1:B,2(FLEXPWM1_PWMB2);;FLEXIO1:IO,04(FLEXIO1_FLEXIO04);CMP4:IN,5(ACMP4_IN5);;;;;USDHC1:WP(USDHC1_WP);;;;;;;;;;ADC1:IN,11(ADC1_IN11)/ADC2:IN,11(ADC2_IN11);;;;GPT2:COMPARE,1(GPT2_COMPARE1);;USB:OTG1_ID(USB_OTG1_ID);;;;;;;;PWM1:B,2(FLEXPWM1_PWMB2)
80;GPIO_AD_B1_10;;;;GPIO1:gpio_io,26(GPIO1_IO26);LPUART4:TX(LPUART4_TX);;;PWM1:A,2(FLEXPWM1_PWMA2);;FLEXIO1:IO,05(FLEXIO1_FLEXIO05);CMP3:IN,5(ACMP3_IN5);;;;;USDHC1:CD_B(USDHC1_CD_B);;;;;;;;;;ADC1:IN,10(ADC1_IN10)/ADC2:IN,10(ADC2_IN10);;;;GPT2:CAPTURE,1(GPT2_CAPTURE1);;USB:OTG1_PWR(USB_OTG1_PWR);;;;;;;;PWM1:A,2(FLEXPWM1_PWMA2)
81;GPIO_AD_B1_09;;;;GPIO1:gpio_io,25(GPIO1_IO25);LPUART2:RX(LPUART2_RX)/LPUART1:TRG(XBAR1_XBAR_IN13)/LPUART2:TRG(XBAR1_XBAR_IN13)/LPUART3:TRG(XBAR1_XBAR_IN13)/LPUART4:TRG(XBAR1_XBAR_IN13)/LPUART5:TRG(XBAR1_XBAR_IN13)/LPUART6:TRG(XBAR1_XBAR_IN13)/LPUART7:TRG(XBAR1_XBAR_IN13)/LPUART8:TRG(XBAR1_XBAR_IN13);LPSPI3:PCS1(LPSPI3_PCS1)/LPSPI1:TRG(XBAR1_XBAR_IN13)/LPSPI2:TRG(XBAR1_XBAR_IN13)/LPSPI3:TRG(XBAR1_XBAR_IN13)/LPSPI4:TRG(XBAR1_XBAR_IN13);SAI1:TX_DATA3(SAI1_TX_DATA3)/SAI1:RX_DATA1(SAI1_TX_DATA3);PWM1:B,1(FLEXPWM1_PWMB1)/PWM1:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT13)/PWM1:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT13)/PWM1:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT13)/PWM1:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT13)/PWM2:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT13)/PWM2:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT13)/PWM2:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT13)/PWM2:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT13)/PWM1:EXT,A0(XBAR1_XBAR_IN13)/PWM1:EXT,A1(XBAR1_XBAR_IN13)/PWM1:EXT,A2(XBAR1_XBAR_IN13)/PWM1:EXT,A3(XBAR1_XBAR_IN13)/PWM1:EXT_SYNC,0(XBAR1_XBAR_IN13)/PWM1:EXT_SYNC,1(XBAR1_XBAR_IN13)/PWM1:EXT_SYNC,2(XBAR1_XBAR_IN13)/PWM1:EXT_SYNC,3(XBAR1_XBAR_IN13)/PWM1:EXT_CLK(XBAR1_XBAR_IN13)/PWM1:FAULT,0(XBAR1_XBAR_IN13)/PWM1:FAULT,1(XBAR1_XBAR_IN13)/PWM1:FAULT,2(XBAR1_XBAR_IN13)/PWM1:FAULT,3(XBAR1_XBAR_IN13)/PWM1:EXT_FORCE(XBAR1_XBAR_IN13)/PWM2:EXT,A0(XBAR1_XBAR_IN13)/PWM2:EXT,A1(XBAR1_XBAR_IN13)/PWM2:EXT,A2(XBAR1_XBAR_IN13)/PWM2:EXT,A3(XBAR1_XBAR_IN13)/PWM2:EXT_SYNC,0(XBAR1_XBAR_IN13)/PWM2:EXT_SYNC,1(XBAR1_XBAR_IN13)/PWM2:EXT_SYNC,2(XBAR1_XBAR_IN13)/PWM2:EXT_SYNC,3(XBAR1_XBAR_IN13)/PWM2:EXT_CLK(XBAR1_XBAR_IN13)/PWM2:FAULT,0(XBAR1_XBAR_IN13)/PWM2:FAULT,1(XBAR1_XBAR_IN13)/PWM2:EXT_FORCE(XBAR1_XBAR_IN13);;FLEXIO1:IO,06(FLEXIO1_FLEXIO06)/FLEXIO1:TRIG,0(XBAR1_XBAR_IN13)/FLEXIO1:TRIG,1(XBAR1_XBAR_IN13);CMP1:OUT(XBAR1_XBAR_INOUT13)/CMP2:OUT(XBAR1_XBAR_INOUT13)/CMP3:OUT(XBAR1_XBAR_INOUT13)/CMP4:OUT(XBAR1_XBAR_INOUT13)/CMP1:SAMPLE(XBAR1_XBAR_IN13)/CMP2:SAMPLE(XBAR1_XBAR_IN13)/CMP3:SAMPLE(XBAR1_XBAR_IN13)/CMP4:SAMPLE(XBAR1_XBAR_IN13)/CMP2:IN,5(ACMP2_IN5);;TMR1:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT13)/TMR1:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT13)/TMR1:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT13)/TMR1:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT13)/TMR2:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT13)/TMR2:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT13)/TMR2:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT13)/TMR2:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT13)/TMR1:TIMER_INPUT,0(XBAR1_XBAR_IN13)/TMR1:TIMER_INPUT,1(XBAR1_XBAR_IN13)/TMR1:TIMER_INPUT,2(XBAR1_XBAR_IN13)/TMR1:TIMER_INPUT,3(XBAR1_XBAR_IN13)/TMR2:TIMER_INPUT,0(XBAR1_XBAR_IN13)/TMR2:TIMER_INPUT,1(XBAR1_XBAR_IN13)/TMR2:TIMER_INPUT,2(XBAR1_XBAR_IN13)/TMR2:TIMER_INPUT,3(XBAR1_XBAR_IN13);;LPI2C2:SDA(LPI2C2_SDA)/LPI2C1:TRG(XBAR1_XBAR_IN13)/LPI2C2:TRG(XBAR1_XBAR_IN13)/LPI2C3:TRG(XBAR1_XBAR_IN13)/LPI2C4:TRG(XBAR1_XBAR_IN13);;PIT:TRIGGER,0(XBAR1_XBAR_INOUT13)/PIT:TRIGGER,1(XBAR1_XBAR_INOUT13)/PIT:TRIGGER,2(XBAR1_XBAR_INOUT13)/PIT:TRIGGER,3(XBAR1_XBAR_INOUT13);EWM:IN(XBAR1_XBAR_IN13);DMA0:DONE,0(XBAR1_XBAR_INOUT13)/DMA0:DONE,1(XBAR1_XBAR_INOUT13)/DMA0:DONE,2(XBAR1_XBAR_INOUT13)/DMA0:DONE,3(XBAR1_XBAR_INOUT13)/DMA0:DONE,4(XBAR1_XBAR_INOUT13)/DMA0:DONE,5(XBAR1_XBAR_INOUT13)/DMA0:DONE,6(XBAR1_XBAR_INOUT13)/DMA0:DONE,7(XBAR1_XBAR_INOUT13)/DMA0:REQ,30(XBAR1_XBAR_IN13)/DMA0:REQ,31(XBAR1_XBAR_IN13)/DMA0:REQ,94(XBAR1_XBAR_IN13)/DMA0:REQ,95(XBAR1_XBAR_IN13);AOI:OUT,0(XBAR1_XBAR_INOUT13)/AOI:OUT,1(XBAR1_XBAR_INOUT13)/AOI:OUT,2(XBAR1_XBAR_INOUT13)/AOI:OUT,3(XBAR1_XBAR_INOUT13);LOGIC:LOGIC_LOW(XBAR1_XBAR_INOUT13)/LOGIC:LOGIC_HIGH(XBAR1_XBAR_INOUT13);ADC_ETC:CH0_XBAR_COCO,0(XBAR1_XBAR_INOUT13)/ADC_ETC:CH0_XBAR_COCO,1(XBAR1_XBAR_INOUT13)/ADC_ETC:CH0_XBAR_COCO,2(XBAR1_XBAR_INOUT13)/ADC_ETC:CH0_XBAR_COCO,3(XBAR1_XBAR_INOUT13)/ADC_ETC:CH1_XBAR_COCO,0(XBAR1_XBAR_INOUT13)/ADC_ETC:CH1_XBAR_COCO,1(XBAR1_XBAR_INOUT13)/ADC_ETC:CH1_XBAR_COCO,2(XBAR1_XBAR_INOUT13)/ADC_ETC:CH1_XBAR_COCO,3(XBAR1_XBAR_INOUT13)/ADC_ETC:CH0_XBAR_TRIG,0(XBAR1_XBAR_IN13)/ADC_ETC:CH0_XBAR_TRIG,1(XBAR1_XBAR_IN13)/ADC_ETC:CH0_XBAR_TRIG,2(XBAR1_XBAR_IN13)/ADC_ETC:CH0_XBAR_TRIG,3(XBAR1_XBAR_IN13)/ADC_ETC:CH1_XBAR_TRIG,0(XBAR1_XBAR_IN13)/ADC_ETC:CH1_XBAR_TRIG,1(XBAR1_XBAR_IN13)/ADC_ETC:CH1_XBAR_TRIG,2(XBAR1_XBAR_IN13)/ADC_ETC:CH1_XBAR_TRIG,3(XBAR1_XBAR_IN13);XBARA:OUT,13(XBAR1_XBAR_INOUT13)/XBARA:IN,13(XBAR1_XBAR_IN13);ENC1:POSMATCH(XBAR1_XBAR_INOUT13)/ENC2:POSMATCH(XBAR1_XBAR_INOUT13)/ENC1:PHASE,A(XBAR1_XBAR_IN13)/ENC1:PHASE,B(XBAR1_XBAR_IN13)/ENC1:INDEX(XBAR1_XBAR_IN13)/ENC1:HOME(XBAR1_XBAR_IN13)/ENC1:TRG(XBAR1_XBAR_IN13)/ENC2:PHASE,A(XBAR1_XBAR_IN13)/ENC2:PHASE,B(XBAR1_XBAR_IN13)/ENC2:INDEX(XBAR1_XBAR_IN13)/ENC2:HOME(XBAR1_XBAR_IN13)/ENC2:TRG(XBAR1_XBAR_IN13);;ADC1:IN,9(ADC1_IN9)/ADC2:IN,9(ADC2_IN9);;;;;;;;;;;;;;PWM1:B,1(FLEXPWM1_PWMB1)
82;GPIO_AD_B1_08;;;;GPIO1:gpio_io,24(GPIO1_IO24);LPUART2:TX(LPUART2_TX)/LPUART1:TRG(XBAR1_XBAR_IN12)/LPUART2:TRG(XBAR1_XBAR_IN12)/LPUART3:TRG(XBAR1_XBAR_IN12)/LPUART4:TRG(XBAR1_XBAR_IN12)/LPUART5:TRG(XBAR1_XBAR_IN12)/LPUART6:TRG(XBAR1_XBAR_IN12)/LPUART7:TRG(XBAR1_XBAR_IN12)/LPUART8:TRG(XBAR1_XBAR_IN12);LPSPI3:PCS2(LPSPI3_PCS2)/LPSPI1:TRG(XBAR1_XBAR_IN12)/LPSPI2:TRG(XBAR1_XBAR_IN12)/LPSPI3:TRG(XBAR1_XBAR_IN12)/LPSPI4:TRG(XBAR1_XBAR_IN12);SAI1:TX_DATA2(SAI1_TX_DATA2)/SAI1:RX_DATA2(SAI1_TX_DATA2);PWM1:A,1(FLEXPWM1_PWMA1)/PWM1:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT12)/PWM1:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT12)/PWM1:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT12)/PWM1:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT12)/PWM2:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT12)/PWM2:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT12)/PWM2:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT12)/PWM2:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT12)/PWM1:EXT,A0(XBAR1_XBAR_IN12)/PWM1:EXT,A1(XBAR1_XBAR_IN12)/PWM1:EXT,A2(XBAR1_XBAR_IN12)/PWM1:EXT,A3(XBAR1_XBAR_IN12)/PWM1:EXT_SYNC,0(XBAR1_XBAR_IN12)/PWM1:EXT_SYNC,1(XBAR1_XBAR_IN12)/PWM1:EXT_SYNC,2(XBAR1_XBAR_IN12)/PWM1:EXT_SYNC,3(XBAR1_XBAR_IN12)/PWM1:EXT_CLK(XBAR1_XBAR_IN12)/PWM1:FAULT,0(XBAR1_XBAR_IN12)/PWM1:FAULT,1(XBAR1_XBAR_IN12)/PWM1:FAULT,2(XBAR1_XBAR_IN12)/PWM1:FAULT,3(XBAR1_XBAR_IN12)/PWM1:EXT_FORCE(XBAR1_XBAR_IN12)/PWM2:EXT,A0(XBAR1_XBAR_IN12)/PWM2:EXT,A1(XBAR1_XBAR_IN12)/PWM2:EXT,A2(XBAR1_XBAR_IN12)/PWM2:EXT,A3(XBAR1_XBAR_IN12)/PWM2:EXT_SYNC,0(XBAR1_XBAR_IN12)/PWM2:EXT_SYNC,1(XBAR1_XBAR_IN12)/PWM2:EXT_SYNC,2(XBAR1_XBAR_IN12)/PWM2:EXT_SYNC,3(XBAR1_XBAR_IN12)/PWM2:EXT_CLK(XBAR1_XBAR_IN12)/PWM2:FAULT,0(XBAR1_XBAR_IN12)/PWM2:FAULT,1(XBAR1_XBAR_IN12)/PWM2:EXT_FORCE(XBAR1_XBAR_IN12);;FLEXIO1:IO,07(FLEXIO1_FLEXIO07)/FLEXIO1:TRIG,0(XBAR1_XBAR_IN12)/FLEXIO1:TRIG,1(XBAR1_XBAR_IN12);CMP1:OUT(XBAR1_XBAR_INOUT12)/CMP2:OUT(XBAR1_XBAR_INOUT12)/CMP3:OUT(XBAR1_XBAR_INOUT12)/CMP4:OUT(XBAR1_XBAR_INOUT12)/CMP1:SAMPLE(XBAR1_XBAR_IN12)/CMP2:SAMPLE(XBAR1_XBAR_IN12)/CMP3:SAMPLE(XBAR1_XBAR_IN12)/CMP4:SAMPLE(XBAR1_XBAR_IN12)/CMP1:IN,5(ACMP1_IN5);;TMR1:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT12)/TMR1:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT12)/TMR1:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT12)/TMR1:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT12)/TMR2:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT12)/TMR2:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT12)/TMR2:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT12)/TMR2:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT12)/TMR1:TIMER_INPUT,0(XBAR1_XBAR_IN12)/TMR1:TIMER_INPUT,1(XBAR1_XBAR_IN12)/TMR1:TIMER_INPUT,2(XBAR1_XBAR_IN12)/TMR1:TIMER_INPUT,3(XBAR1_XBAR_IN12)/TMR2:TIMER_INPUT,0(XBAR1_XBAR_IN12)/TMR2:TIMER_INPUT,1(XBAR1_XBAR_IN12)/TMR2:TIMER_INPUT,2(XBAR1_XBAR_IN12)/TMR2:TIMER_INPUT,3(XBAR1_XBAR_IN12);;LPI2C2:SCL(LPI2C2_SCL)/LPI2C1:TRG(XBAR1_XBAR_IN12)/LPI2C2:TRG(XBAR1_XBAR_IN12)/LPI2C3:TRG(XBAR1_XBAR_IN12)/LPI2C4:TRG(XBAR1_XBAR_IN12);;PIT:TRIGGER,0(XBAR1_XBAR_INOUT12)/PIT:TRIGGER,1(XBAR1_XBAR_INOUT12)/PIT:TRIGGER,2(XBAR1_XBAR_INOUT12)/PIT:TRIGGER,3(XBAR1_XBAR_INOUT12);EWM:IN(XBAR1_XBAR_IN12);DMA0:DONE,0(XBAR1_XBAR_INOUT12)/DMA0:DONE,1(XBAR1_XBAR_INOUT12)/DMA0:DONE,2(XBAR1_XBAR_INOUT12)/DMA0:DONE,3(XBAR1_XBAR_INOUT12)/DMA0:DONE,4(XBAR1_XBAR_INOUT12)/DMA0:DONE,5(XBAR1_XBAR_INOUT12)/DMA0:DONE,6(XBAR1_XBAR_INOUT12)/DMA0:DONE,7(XBAR1_XBAR_INOUT12)/DMA0:REQ,30(XBAR1_XBAR_IN12)/DMA0:REQ,31(XBAR1_XBAR_IN12)/DMA0:REQ,94(XBAR1_XBAR_IN12)/DMA0:REQ,95(XBAR1_XBAR_IN12);AOI:OUT,0(XBAR1_XBAR_INOUT12)/AOI:OUT,1(XBAR1_XBAR_INOUT12)/AOI:OUT,2(XBAR1_XBAR_INOUT12)/AOI:OUT,3(XBAR1_XBAR_INOUT12);LOGIC:LOGIC_LOW(XBAR1_XBAR_INOUT12)/LOGIC:LOGIC_HIGH(XBAR1_XBAR_INOUT12);ADC_ETC:CH0_XBAR_COCO,0(XBAR1_XBAR_INOUT12)/ADC_ETC:CH0_XBAR_COCO,1(XBAR1_XBAR_INOUT12)/ADC_ETC:CH0_XBAR_COCO,2(XBAR1_XBAR_INOUT12)/ADC_ETC:CH0_XBAR_COCO,3(XBAR1_XBAR_INOUT12)/ADC_ETC:CH1_XBAR_COCO,0(XBAR1_XBAR_INOUT12)/ADC_ETC:CH1_XBAR_COCO,1(XBAR1_XBAR_INOUT12)/ADC_ETC:CH1_XBAR_COCO,2(XBAR1_XBAR_INOUT12)/ADC_ETC:CH1_XBAR_COCO,3(XBAR1_XBAR_INOUT12)/ADC_ETC:CH0_XBAR_TRIG,0(XBAR1_XBAR_IN12)/ADC_ETC:CH0_XBAR_TRIG,1(XBAR1_XBAR_IN12)/ADC_ETC:CH0_XBAR_TRIG,2(XBAR1_XBAR_IN12)/ADC_ETC:CH0_XBAR_TRIG,3(XBAR1_XBAR_IN12)/ADC_ETC:CH1_XBAR_TRIG,0(XBAR1_XBAR_IN12)/ADC_ETC:CH1_XBAR_TRIG,1(XBAR1_XBAR_IN12)/ADC_ETC:CH1_XBAR_TRIG,2(XBAR1_XBAR_IN12)/ADC_ETC:CH1_XBAR_TRIG,3(XBAR1_XBAR_IN12);XBARA:OUT,12(XBAR1_XBAR_INOUT12)/XBARA:IN,12(XBAR1_XBAR_IN12);ENC1:POSMATCH(XBAR1_XBAR_INOUT12)/ENC2:POSMATCH(XBAR1_XBAR_INOUT12)/ENC1:PHASE,A(XBAR1_XBAR_IN12)/ENC1:PHASE,B(XBAR1_XBAR_IN12)/ENC1:INDEX(XBAR1_XBAR_IN12)/ENC1:HOME(XBAR1_XBAR_IN12)/ENC1:TRG(XBAR1_XBAR_IN12)/ENC2:PHASE,A(XBAR1_XBAR_IN12)/ENC2:PHASE,B(XBAR1_XBAR_IN12)/ENC2:INDEX(XBAR1_XBAR_IN12)/ENC2:HOME(XBAR1_XBAR_IN12)/ENC2:TRG(XBAR1_XBAR_IN12);;ADC1:IN,8(ADC1_IN8)/ADC2:IN,8(ADC2_IN8);;;;;;;;;;;;;;PWM1:A,1(FLEXPWM1_PWMA1)
83;GPIO_AD_B1_07;;;;GPIO1:gpio_io,23(GPIO1_IO23);LPUART2:RTS_B(LPUART2_RTS_B);LPSPI3:PCS3(LPSPI3_PCS3);SAI1:TX_DATA1(SAI1_TX_DATA1)/SAI1:RX_DATA3(SAI1_TX_DATA1);PWM1:B,0(FLEXPWM1_PWMB0);;FLEXIO1:IO,08(FLEXIO1_FLEXIO08);CMP4:IN,3(ACMP4_IN3);;;;;USDHC1:VSELECT(USDHC1_VSELECT);;;;;;;;;;ADC1:IN,7(ADC1_IN7)/ADC2:IN,7(ADC2_IN7);KPP:ROW,7(KPP_ROW7);;;;;;;;;;;;;PWM1:B,0(FLEXPWM1_PWMB0)
84;GPIO_AD_B1_06;;;;GPIO1:gpio_io,22(GPIO1_IO22);LPUART2:CTS_B(LPUART2_CTS_B);LPSPI1:PCS3(LPSPI1_PCS3);SAI1:RX_BCLK(SAI1_RX_BCLK);PWM1:A,0(FLEXPWM1_PWMA0);;FLEXIO1:IO,09(FLEXIO1_FLEXIO09);CMP3:IN,3(ACMP3_IN3);;;;;USDHC1:RESET_B(USDHC1_RESET_B);;;;;;;;;;ADC1:IN,6(ADC1_IN6)/ADC2:IN,6(ADC2_IN6);KPP:COL,7(KPP_COL7);;;;;;;;;;;;;PWM1:A,0(FLEXPWM1_PWMA0)
85;VSS4;;;;;;;;;;;;SUPPLY:VSS,4(VSS4);;;;;;;;;;;;;;;;;;;;;;;;;;;;
86;VDD_SOC_IN3;;;;;;;;;;;;SUPPLY:VDD_SOC_IN,3(VDD_SOC_IN3);;;;;;;;;;;;;;;;;;;;;;;;;;;;
87;GPIO_AD_B1_05;;;;GPIO1:gpio_io,21(GPIO1_IO21);;LPSPI4:SDI(LPSPI4_SDI)/LPSPI1:PCS2(LPSPI1_PCS2);SAI1:RX_DATA0(SAI1_RX_DATA0);;;FLEXIO1:IO,10(FLEXIO1_FLEXIO10);CMP2:IN,3(ACMP2_IN3);;;;;USDHC1:WP(USDHC1_WP);;;;;;;;;FLEXSPI:FLEXSPI_A_SS0_B(FLEXSPI_A_SS0_B);ADC1:IN,5(ADC1_IN5)/ADC2:IN,5(ADC2_IN5);KPP:ROW,6(KPP_ROW6);;;;;;;;;;;;;CMP2:IN,3(ACMP2_IN3)
88;GPIO_AD_B1_04;;;;GPIO1:gpio_io,20(GPIO1_IO20);;LPSPI4:SDO(LPSPI4_SDO)/LPSPI1:PCS1(LPSPI1_PCS1);SAI1:RX_SYNC(SAI1_RX_SYNC);;SEMC:CSX,3(SEMC_CSX3);FLEXIO1:IO,11(FLEXIO1_FLEXIO11);CMP1:IN,3(ACMP1_IN3);;;;;;;;;;;;;;FLEXSPI:FLEXSPI_A_DATA1(FLEXSPI_A_DATA1);ADC2:IN,4(ADC2_IN4);KPP:COL,6(KPP_COL6);;;;;;;;;;;;;LPSPI4:SDO(LPSPI4_SDO)
89;GPIO_AD_B1_03;;;;GPIO1:gpio_io,19(GPIO1_IO19);;LPSPI4:PCS0(LPSPI4_PCS0);SAI1:TX_DATA0(SAI1_TX_DATA0);;SEMC:CSX,2(SEMC_CSX2);FLEXIO1:IO,12(FLEXIO1_FLEXIO12);CMP4:IN,2(ACMP4_IN2);;;ENET:1588_EVENT3_IN(ENET_1588_EVENT3_IN);;;;;;;;;;;FLEXSPI:FLEXSPI_A_DATA2(FLEXSPI_A_DATA2);ADC1:IN,4(ADC1_IN4);KPP:ROW,5(KPP_ROW5);;;;;;;;;;;;;CMP4:IN,2(ACMP4_IN2)/ADC1:IN,4(ADC1_IN4)
90;GPIO_AD_B1_02;;;;GPIO1:gpio_io,18(GPIO1_IO18);;LPSPI4:SCK(LPSPI4_SCK);SAI1:TX_SYNC(SAI1_TX_SYNC);;SEMC:CSX,1(SEMC_CSX1);FLEXIO1:IO,13(FLEXIO1_FLEXIO13);CMP3:IN,2(ACMP3_IN2);;;ENET:1588_EVENT3_OUT(ENET_1588_EVENT3_OUT);;;;;;;;;;;FLEXSPI:FLEXSPI_A_DATA0(FLEXSPI_A_DATA0);ADC2:IN,3(ADC2_IN3);KPP:COL,5(KPP_COL5);;;;;;;;;;;;;CMP3:IN,2(ACMP3_IN2)/ADC2:IN,3(ADC2_IN3)
91;GPIO_AD_B1_01;;;;GPIO1:gpio_io,17(GPIO1_IO17);;;SAI1:TX_BCLK(SAI1_TX_BCLK);;SEMC:CSX,0(SEMC_CSX0);FLEXIO1:IO,14(FLEXIO1_FLEXIO14);CMP2:IN,2(ACMP2_IN2);;;ENET:1588_EVENT2_IN(ENET_1588_EVENT2_IN);;;;;;;;;;;FLEXSPI:FLEXSPI_A_SCLK(FLEXSPI_A_SCLK);ADC1:IN,3(ADC1_IN3);KPP:ROW,4(KPP_ROW4);CAN2:RX(FLEXCAN2_RX);;;;;;;;;;;;CMP2:IN,2(ACMP2_IN2)/ADC1:IN,3(ADC1_IN3)
92;GPIO_AD_B1_00;;;;GPIO1:gpio_io,16(GPIO1_IO16);;;SAI1:MCLK(SAI1_MCLK);;SEMC:RDY(SEMC_RDY);FLEXIO1:IO,15(FLEXIO1_FLEXIO15);CMP1:IN,2(ACMP1_IN2);;;ENET:1588_EVENT2_OUT(ENET_1588_EVENT2_OUT);;;;;;;;;;;FLEXSPI:FLEXSPI_A_DATA3(FLEXSPI_A_DATA3);;KPP:COL,4(KPP_COL4);CAN2:TX(FLEXCAN2_TX);;;;;;;;;;;;FLEXSPI:FLEXSPI_A_DATA3(FLEXSPI_A_DATA3)
93;GPIO_AD_B0_15;;;;GPIO1:gpio_io,15(GPIO1_IO15);LPUART3:RX(LPUART3_RX);;;PWM2:B,0(FLEXPWM2_PWMB0);;;CMP1:IN,1(ACMP1_IN1)/CMP2:IN,1(ACMP2_IN1)/CMP3:IN,1(ACMP3_IN1)/CMP4:IN,1(ACMP4_IN1);;;ENET:TX_DATA,1(ENET_TX_DATA1);;;;;;;;;;;;ADC1:IN,2(ADC1_IN2)/ADC2:IN,2(ADC2_IN2);KPP:ROW,3(KPP_ROW3);CAN2:RX(FLEXCAN2_RX);;;;;;;;;;;;ENET:TX_DATA,1(ENET_TX_DATA1)
94;GPIO_AD_B0_14;;;;GPIO1:gpio_io,14(GPIO1_IO14);LPUART3:TX(LPUART3_TX);;;PWM2:A,0(FLEXPWM2_PWMA0);;;CMP1:IN,0(ACMP1_IN0)/CMP2:IN,0(ACMP2_IN0)/CMP3:IN,0(ACMP3_IN0)/CMP4:IN,0(ACMP4_IN0);;;ENET:TX_DATA,0(ENET_TX_DATA0);;;;;;;;;;;;ADC1:IN,1(ADC1_IN1)/ADC2:IN,1(ADC2_IN1);KPP:COL,3(KPP_COL3);CAN2:TX(FLEXCAN2_TX);;;;;;WDOG1:WDOG_ANY(WDOG1_ANY);;;;;;ENET:TX_DATA,0(ENET_TX_DATA0)
95;GPIO_AD_B0_13;;;;GPIO1:gpio_io,13(GPIO1_IO13);LPUART3:RTS_B(LPUART3_RTS_B);LPSPI1:SDI(LPSPI1_SDI);;PWM2:B,1(FLEXPWM2_PWMB1);;;;;;ENET:TX_EN(ENET_TX_EN);;;;;;;;;;;;ADC2:IN,0(ADC2_IN0);KPP:ROW,2(KPP_ROW2);;;;;;;;;;;;SNVS:SNVS_VIO_5_B(SNVS_VIO_5_B);ENET:TX_EN(ENET_TX_EN)
96;GPIO_AD_B0_12;;;;GPIO1:gpio_io,12(GPIO1_IO12);LPUART3:CTS_B(LPUART3_CTS_B);LPSPI1:SDO(LPSPI1_SDO);;PWM2:A,1(FLEXPWM2_PWMA1);;;;;;ENET:RX_ER(ENET_RX_ER);;;;;;;;;;;;ADC1:IN,0(ADC1_IN0);KPP:COL,2(KPP_COL2);;;;;;;;;ARM:TRACE,0(ARM_TRACE0);;;SNVS:SNVS_VIO_5_CTL(SNVS_VIO_5_CTL);ADC1:IN,0(ADC1_IN0)
97;GPIO_AD_B0_11;;;;GPIO1:gpio_io,11(GPIO1_IO11);LPUART5:RX(LPUART5_RX);LPSPI1:PCS0(LPSPI1_PCS0);;PWM2:B,2(FLEXPWM2_PWMB2);;;CMP4:IN,4(ACMP4_IN4);;;ENET:RX_EN(ENET_RX_EN);;;;;;;;;;;;;KPP:ROW,1(KPP_ROW1);;;;;;;;;ARM:SWO(ARM_TRACE_SWO);;;;LPSPI1:PCS0(LPSPI1_PCS0)
98;GPIO_AD_B0_10;;;;GPIO1:gpio_io,10(GPIO1_IO10);LPUART5:TX(LPUART5_TX);LPSPI1:SCK(LPSPI1_SCK);;PWM2:A,2(FLEXPWM2_PWMA2);;;CMP3:IN,4(ACMP3_IN4);;;ENET:RX_DATA,0(ENET_RX_DATA0);;;;;;;;;;;;;KPP:COL,1(KPP_COL1);;;;;;;;;ARM:CLK(ARM_TRACE_CLK);;;;LPSPI1:SCK(LPSPI1_SCK)
99;GPIO_AD_B0_09;;;;GPIO1:gpio_io,09(GPIO1_IO09);LPUART1:RTS_B(LPUART1_RTS_B);;;;;;CMP2:IN,4(ACMP2_IN4);;;ENET:RX_DATA,1(ENET_RX_DATA1);LPI2C3:SDA(LPI2C3_SDA);;;;;;;;;;;;KPP:ROW,0(KPP_ROW0);;;;;;;;;ARM:ARM_CM7_RXEV(ARM_CM7_RXEV);;;;ENET:RX_DATA,1(ENET_RX_DATA1)
100;GPIO_AD_B0_08;;;;GPIO1:gpio_io,08(GPIO1_IO08);LPUART1:CTS_B(LPUART1_CTS_B);;;;;;CMP1:IN,4(ACMP1_IN4);;;ENET:TX_CLK(ENET_TX_CLK)/ENET:REF_CLK(ENET_REF_CLK);LPI2C3:SCL(LPI2C3_SCL);;;;;;;;;;;;KPP:COL,0(KPP_COL0);;;;;;;;;ARM:ARM_CM7_TXEV(ARM_CM7_TXEV);;;;ENET:REF_CLK(ENET_REF_CLK)
101;GPIO_AD_B0_07;;;;GPIO1:gpio_io,07(GPIO1_IO07);LPUART1:RX(LPUART1_RX);;;PWM2:B,3(FLEXPWM2_PWMB3);;;;;TMR2:TIMER,3(QTIMER2_TIMER3);;;;PIT:TRIGGER,1(PIT_TRIGGER1);;;;;;;;;;;;;;XTALOSC24M:REF_CLK_24M(REF_24M_OUT);;;;;;;MQS:LEFT(MQS_LEFT);;LPUART1:RX(LPUART1_RX)
102;VDD_SOC_IN4;;;;;;;;;;;;SUPPLY:VDD_SOC_IN,4(VDD_SOC_IN4);;;;;;;;;;;;;;;;;;;;;;;;;;;;
103;VSS5;;;;;;;;;;;;SUPPLY:VSS,5(VSS5);;;;;;;;;;;;;;;;;;;;;;;;;;;;
104;NVCC_GPIO4;;;;;;;;;;;;SUPPLY:NVCC_GPIO,4(NVCC_GPIO4);;;;;;;;;;;;;;;;;;;;;;;;;;;;
105;GPIO_AD_B0_06;;;;GPIO1:gpio_io,06(GPIO1_IO06);LPUART1:TX(LPUART1_TX);;;PWM2:A,3(FLEXPWM2_PWMA3);;;;;TMR2:TIMER,2(QTIMER2_TIMER2);;;;PIT:TRIGGER,0(PIT_TRIGGER0);;;;;;;;;;;;;;XTALOSC24M:REF_CLK_32K(REF_32K_OUT);;;;;;;MQS:RIGHT(MQS_RIGHT);;LPUART1:TX(LPUART1_TX)
106;GPIO_AD_B0_05;;;;GPIO1:gpio_io,05(GPIO1_IO05);;;;;;;;;TMR2:TIMER,1(QTIMER2_TIMER1);ENET:MDC(ENET_MDC);;USDHC1:CD_B(USDHC1_CD_B);;;;;;;;;;;;CAN1:RX(FLEXCAN1_RX);;;;USB:OTG1_ID(USB_OTG1_ID);;;;ARM:ARM_NMI(ARM_NMI);JTAG:TRSTB(JTAG_TRSTB);;;JTAG:TRSTB(JTAG_TRSTB)
107;GPIO_AD_B0_04;;;;GPIO1:gpio_io,04(GPIO1_IO04);;;;;;;;;TMR2:TIMER,0(QTIMER2_TIMER0);ENET:MDIO(ENET_MDIO);;USDHC1:WP(USDHC1_WP);;EWM:EWM_OUT_B(EWM_OUT_B);;;;;;;;;;CAN1:TX(FLEXCAN1_TX);;;;USB:OTG1_PWR(USB_OTG1_PWR);;;;;JTAG:TDO(JTAG_TDO);;;JTAG:TDO(JTAG_TDO)
108;GPIO_AD_B0_03;;;;GPIO1:gpio_io,03(GPIO1_IO03);;;SAI1:MCLK(SAI1_MCLK);;;;;;;;;USDHC2:CD_B(USDHC2_CD_B)/USDHC1:WP(USDHC1_WP);;;;;;;;;;;;;;;;USB:OTG1_OC(USB_OTG1_OC);CCM:PMIC_RDY(CCM_PMIC_RDY);WDOG1:WDOG_B(WDOG1_B);;;JTAG:TDI(JTAG_TDI);;;JTAG:TDI(JTAG_TDI)
109;GPIO_AD_B0_02;;;;GPIO1:gpio_io,02(GPIO1_IO02);;;;;;;;;;;;;;;;;;;;;;;;;;GPT1:CAPTURE,1(GPT1_CAPTURE1);;;;;;;JTAG:MOD(JTAG_MOD);;;JTAG:MOD(JTAG_MOD)
110;GPIO_AD_B0_01;;;;GPIO1:gpio_io,01(GPIO1_IO01);;;;;;;;;;;;;;;;;;;;;;;;;;GPT1:CAPTURE,2(GPT1_CAPTURE2);;;;;;;JTAG:TCK(JTAG_TCK);;;JTAG:TCK(JTAG_TCK)
111;GPIO_AD_B0_00;;;;GPIO1:gpio_io,00(GPIO1_IO00);;;;;;;;;;;;;;;;;;;;;;;;;;GPT1:COMPARE,1(GPT1_COMPARE1);;;;;;;JTAG:TMS(JTAG_TMS);;;JTAG:TMS(JTAG_TMS)
112;NVCC_GPIO5;;;;;;;;;;;;SUPPLY:NVCC_GPIO,5(NVCC_GPIO5);;;;;;;;;;;;;;;;;;;;;;;;;;;;
113;VSS6;;;;;;;;;;;;SUPPLY:VSS,6(VSS6);;;;;;;;;;;;;;;;;;;;;;;;;;;;
114;VDD_SOC_IN5;;;;;;;;;;;;SUPPLY:VDD_SOC_IN,5(VDD_SOC_IN5);;;;;;;;;;;;;;;;;;;;;;;;;;;;
115;GPIO_EMC_41;;;;GPIO3:gpio_io,09(GPIO3_IO09);LPUART1:TRG(XBAR1_XBAR_IN19)/LPUART2:TRG(XBAR1_XBAR_IN19)/LPUART3:TRG(XBAR1_XBAR_IN19)/LPUART4:TRG(XBAR1_XBAR_IN19)/LPUART5:TRG(XBAR1_XBAR_IN19)/LPUART6:TRG(XBAR1_XBAR_IN19)/LPUART7:TRG(XBAR1_XBAR_IN19)/LPUART8:TRG(XBAR1_XBAR_IN19);LPSPI1:TRG(XBAR1_XBAR_IN19)/LPSPI2:TRG(XBAR1_XBAR_IN19)/LPSPI3:TRG(XBAR1_XBAR_IN19)/LPSPI4:TRG(XBAR1_XBAR_IN19);;PWM1:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT19)/PWM1:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT19)/PWM1:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT19)/PWM1:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT19)/PWM2:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT19)/PWM2:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT19)/PWM2:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT19)/PWM2:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT19)/PWM1:EXT,A0(XBAR1_XBAR_IN19)/PWM1:EXT,A1(XBAR1_XBAR_IN19)/PWM1:EXT,A2(XBAR1_XBAR_IN19)/PWM1:EXT,A3(XBAR1_XBAR_IN19)/PWM1:EXT_SYNC,0(XBAR1_XBAR_IN19)/PWM1:EXT_SYNC,1(XBAR1_XBAR_IN19)/PWM1:EXT_SYNC,2(XBAR1_XBAR_IN19)/PWM1:EXT_SYNC,3(XBAR1_XBAR_IN19)/PWM1:EXT_CLK(XBAR1_XBAR_IN19)/PWM1:FAULT,0(XBAR1_XBAR_IN19)/PWM1:FAULT,1(XBAR1_XBAR_IN19)/PWM1:FAULT,2(XBAR1_XBAR_IN19)/PWM1:FAULT,3(XBAR1_XBAR_IN19)/PWM1:EXT_FORCE(XBAR1_XBAR_IN19)/PWM2:EXT,A0(XBAR1_XBAR_IN19)/PWM2:EXT,A1(XBAR1_XBAR_IN19)/PWM2:EXT,A2(XBAR1_XBAR_IN19)/PWM2:EXT,A3(XBAR1_XBAR_IN19)/PWM2:EXT_SYNC,0(XBAR1_XBAR_IN19)/PWM2:EXT_SYNC,1(XBAR1_XBAR_IN19)/PWM2:EXT_SYNC,2(XBAR1_XBAR_IN19)/PWM2:EXT_SYNC,3(XBAR1_XBAR_IN19)/PWM2:EXT_CLK(XBAR1_XBAR_IN19)/PWM2:FAULT,0(XBAR1_XBAR_IN19)/PWM2:FAULT,1(XBAR1_XBAR_IN19)/PWM2:EXT_FORCE(XBAR1_XBAR_IN19);SEMC:RDY(SEMC_RDY);FLEXIO1:TRIG,0(XBAR1_XBAR_IN19)/FLEXIO1:TRIG,1(XBAR1_XBAR_IN19);CMP1:OUT(XBAR1_XBAR_INOUT19)/CMP2:OUT(XBAR1_XBAR_INOUT19)/CMP3:OUT(XBAR1_XBAR_INOUT19)/CMP4:OUT(XBAR1_XBAR_INOUT19)/CMP1:SAMPLE(XBAR1_XBAR_IN19)/CMP2:SAMPLE(XBAR1_XBAR_IN19)/CMP3:SAMPLE(XBAR1_XBAR_IN19)/CMP4:SAMPLE(XBAR1_XBAR_IN19);;TMR1:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT19)/TMR1:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT19)/TMR1:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT19)/TMR1:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT19)/TMR2:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT19)/TMR2:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT19)/TMR2:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT19)/TMR2:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT19)/TMR1:TIMER_INPUT,0(XBAR1_XBAR_IN19)/TMR1:TIMER_INPUT,1(XBAR1_XBAR_IN19)/TMR1:TIMER_INPUT,2(XBAR1_XBAR_IN19)/TMR1:TIMER_INPUT,3(XBAR1_XBAR_IN19)/TMR2:TIMER_INPUT,0(XBAR1_XBAR_IN19)/TMR2:TIMER_INPUT,1(XBAR1_XBAR_IN19)/TMR2:TIMER_INPUT,2(XBAR1_XBAR_IN19)/TMR2:TIMER_INPUT,3(XBAR1_XBAR_IN19);ENET:MDC(ENET_MDC)/ENET:TX_DATA,2(ENET_TX_DATA2);LPI2C1:TRG(XBAR1_XBAR_IN19)/LPI2C2:TRG(XBAR1_XBAR_IN19)/LPI2C3:TRG(XBAR1_XBAR_IN19)/LPI2C4:TRG(XBAR1_XBAR_IN19);;PIT:TRIGGER,0(XBAR1_XBAR_INOUT19)/PIT:TRIGGER,1(XBAR1_XBAR_INOUT19)/PIT:TRIGGER,2(XBAR1_XBAR_INOUT19)/PIT:TRIGGER,3(XBAR1_XBAR_INOUT19);EWM:IN(XBAR1_XBAR_IN19);DMA0:DONE,0(XBAR1_XBAR_INOUT19)/DMA0:DONE,1(XBAR1_XBAR_INOUT19)/DMA0:DONE,2(XBAR1_XBAR_INOUT19)/DMA0:DONE,3(XBAR1_XBAR_INOUT19)/DMA0:DONE,4(XBAR1_XBAR_INOUT19)/DMA0:DONE,5(XBAR1_XBAR_INOUT19)/DMA0:DONE,6(XBAR1_XBAR_INOUT19)/DMA0:DONE,7(XBAR1_XBAR_INOUT19)/DMA0:REQ,30(XBAR1_XBAR_IN19)/DMA0:REQ,31(XBAR1_XBAR_IN19)/DMA0:REQ,94(XBAR1_XBAR_IN19)/DMA0:REQ,95(XBAR1_XBAR_IN19);AOI:OUT,0(XBAR1_XBAR_INOUT19)/AOI:OUT,1(XBAR1_XBAR_INOUT19)/AOI:OUT,2(XBAR1_XBAR_INOUT19)/AOI:OUT,3(XBAR1_XBAR_INOUT19);LOGIC:LOGIC_LOW(XBAR1_XBAR_INOUT19)/LOGIC:LOGIC_HIGH(XBAR1_XBAR_INOUT19);ADC_ETC:CH0_XBAR_COCO,0(XBAR1_XBAR_INOUT19)/ADC_ETC:CH0_XBAR_COCO,1(XBAR1_XBAR_INOUT19)/ADC_ETC:CH0_XBAR_COCO,2(XBAR1_XBAR_INOUT19)/ADC_ETC:CH0_XBAR_COCO,3(XBAR1_XBAR_INOUT19)/ADC_ETC:CH1_XBAR_COCO,0(XBAR1_XBAR_INOUT19)/ADC_ETC:CH1_XBAR_COCO,1(XBAR1_XBAR_INOUT19)/ADC_ETC:CH1_XBAR_COCO,2(XBAR1_XBAR_INOUT19)/ADC_ETC:CH1_XBAR_COCO,3(XBAR1_XBAR_INOUT19)/ADC_ETC:CH0_XBAR_TRIG,0(XBAR1_XBAR_IN19)/ADC_ETC:CH0_XBAR_TRIG,1(XBAR1_XBAR_IN19)/ADC_ETC:CH0_XBAR_TRIG,2(XBAR1_XBAR_IN19)/ADC_ETC:CH0_XBAR_TRIG,3(XBAR1_XBAR_IN19)/ADC_ETC:CH1_XBAR_TRIG,0(XBAR1_XBAR_IN19)/ADC_ETC:CH1_XBAR_TRIG,1(XBAR1_XBAR_IN19)/ADC_ETC:CH1_XBAR_TRIG,2(XBAR1_XBAR_IN19)/ADC_ETC:CH1_XBAR_TRIG,3(XBAR1_XBAR_IN19);XBARA:OUT,19(XBAR1_XBAR_INOUT19)/XBARA:IN,19(XBAR1_XBAR_IN19);ENC1:POSMATCH(XBAR1_XBAR_INOUT19)/ENC2:POSMATCH(XBAR1_XBAR_INOUT19)/ENC1:PHASE,A(XBAR1_XBAR_IN19)/ENC1:PHASE,B(XBAR1_XBAR_IN19)/ENC1:INDEX(XBAR1_XBAR_IN19)/ENC1:HOME(XBAR1_XBAR_IN19)/ENC1:TRG(XBAR1_XBAR_IN19)/ENC2:PHASE,A(XBAR1_XBAR_IN19)/ENC2:PHASE,B(XBAR1_XBAR_IN19)/ENC2:INDEX(XBAR1_XBAR_IN19)/ENC2:HOME(XBAR1_XBAR_IN19)/ENC2:TRG(XBAR1_XBAR_IN19);;;;;;GPT1:COMPARE,2(GPT1_COMPARE2);;USB:OTG1_PWR(USB_OTG1_PWR);;;SPDIF:IN(SPDIF_IN);;;;;USB:OTG1_PWR(USB_OTG1_PWR)
116;GPIO_EMC_40;;;;GPIO3:gpio_io,08(GPIO3_IO08);LPUART1:TRG(XBAR1_XBAR_IN18)/LPUART2:TRG(XBAR1_XBAR_IN18)/LPUART3:TRG(XBAR1_XBAR_IN18)/LPUART4:TRG(XBAR1_XBAR_IN18)/LPUART5:TRG(XBAR1_XBAR_IN18)/LPUART6:TRG(XBAR1_XBAR_IN18)/LPUART7:TRG(XBAR1_XBAR_IN18)/LPUART8:TRG(XBAR1_XBAR_IN18);LPSPI1:TRG(XBAR1_XBAR_IN18)/LPSPI2:TRG(XBAR1_XBAR_IN18)/LPSPI3:TRG(XBAR1_XBAR_IN18)/LPSPI4:TRG(XBAR1_XBAR_IN18);;PWM1:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT18)/PWM1:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT18)/PWM1:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT18)/PWM1:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT18)/PWM2:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT18)/PWM2:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT18)/PWM2:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT18)/PWM2:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT18)/PWM1:EXT,A0(XBAR1_XBAR_IN18)/PWM1:EXT,A1(XBAR1_XBAR_IN18)/PWM1:EXT,A2(XBAR1_XBAR_IN18)/PWM1:EXT,A3(XBAR1_XBAR_IN18)/PWM1:EXT_SYNC,0(XBAR1_XBAR_IN18)/PWM1:EXT_SYNC,1(XBAR1_XBAR_IN18)/PWM1:EXT_SYNC,2(XBAR1_XBAR_IN18)/PWM1:EXT_SYNC,3(XBAR1_XBAR_IN18)/PWM1:EXT_CLK(XBAR1_XBAR_IN18)/PWM1:FAULT,0(XBAR1_XBAR_IN18)/PWM1:FAULT,1(XBAR1_XBAR_IN18)/PWM1:FAULT,2(XBAR1_XBAR_IN18)/PWM1:FAULT,3(XBAR1_XBAR_IN18)/PWM1:EXT_FORCE(XBAR1_XBAR_IN18)/PWM2:EXT,A0(XBAR1_XBAR_IN18)/PWM2:EXT,A1(XBAR1_XBAR_IN18)/PWM2:EXT,A2(XBAR1_XBAR_IN18)/PWM2:EXT,A3(XBAR1_XBAR_IN18)/PWM2:EXT_SYNC,0(XBAR1_XBAR_IN18)/PWM2:EXT_SYNC,1(XBAR1_XBAR_IN18)/PWM2:EXT_SYNC,2(XBAR1_XBAR_IN18)/PWM2:EXT_SYNC,3(XBAR1_XBAR_IN18)/PWM2:EXT_CLK(XBAR1_XBAR_IN18)/PWM2:FAULT,0(XBAR1_XBAR_IN18)/PWM2:FAULT,1(XBAR1_XBAR_IN18)/PWM2:EXT_FORCE(XBAR1_XBAR_IN18);SEMC:CSX,0(SEMC_CSX0);FLEXIO1:TRIG,0(XBAR1_XBAR_IN18)/FLEXIO1:TRIG,1(XBAR1_XBAR_IN18);CMP1:OUT(XBAR1_XBAR_INOUT18)/CMP2:OUT(XBAR1_XBAR_INOUT18)/CMP3:OUT(XBAR1_XBAR_INOUT18)/CMP4:OUT(XBAR1_XBAR_INOUT18)/CMP1:SAMPLE(XBAR1_XBAR_IN18)/CMP2:SAMPLE(XBAR1_XBAR_IN18)/CMP3:SAMPLE(XBAR1_XBAR_IN18)/CMP4:SAMPLE(XBAR1_XBAR_IN18);;TMR1:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT18)/TMR1:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT18)/TMR1:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT18)/TMR1:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT18)/TMR2:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT18)/TMR2:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT18)/TMR2:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT18)/TMR2:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT18)/TMR1:TIMER_INPUT,0(XBAR1_XBAR_IN18)/TMR1:TIMER_INPUT,1(XBAR1_XBAR_IN18)/TMR1:TIMER_INPUT,2(XBAR1_XBAR_IN18)/TMR1:TIMER_INPUT,3(XBAR1_XBAR_IN18)/TMR2:TIMER_INPUT,0(XBAR1_XBAR_IN18)/TMR2:TIMER_INPUT,1(XBAR1_XBAR_IN18)/TMR2:TIMER_INPUT,2(XBAR1_XBAR_IN18)/TMR2:TIMER_INPUT,3(XBAR1_XBAR_IN18);ENET:MDIO(ENET_MDIO)/ENET:TX_DATA,3(ENET_TX_DATA3);LPI2C1:TRG(XBAR1_XBAR_IN18)/LPI2C2:TRG(XBAR1_XBAR_IN18)/LPI2C3:TRG(XBAR1_XBAR_IN18)/LPI2C4:TRG(XBAR1_XBAR_IN18);;PIT:TRIGGER,0(XBAR1_XBAR_INOUT18)/PIT:TRIGGER,1(XBAR1_XBAR_INOUT18)/PIT:TRIGGER,2(XBAR1_XBAR_INOUT18)/PIT:TRIGGER,3(XBAR1_XBAR_INOUT18);EWM:IN(XBAR1_XBAR_IN18);DMA0:DONE,0(XBAR1_XBAR_INOUT18)/DMA0:DONE,1(XBAR1_XBAR_INOUT18)/DMA0:DONE,2(XBAR1_XBAR_INOUT18)/DMA0:DONE,3(XBAR1_XBAR_INOUT18)/DMA0:DONE,4(XBAR1_XBAR_INOUT18)/DMA0:DONE,5(XBAR1_XBAR_INOUT18)/DMA0:DONE,6(XBAR1_XBAR_INOUT18)/DMA0:DONE,7(XBAR1_XBAR_INOUT18)/DMA0:REQ,30(XBAR1_XBAR_IN18)/DMA0:REQ,31(XBAR1_XBAR_IN18)/DMA0:REQ,94(XBAR1_XBAR_IN18)/DMA0:REQ,95(XBAR1_XBAR_IN18);AOI:OUT,0(XBAR1_XBAR_INOUT18)/AOI:OUT,1(XBAR1_XBAR_INOUT18)/AOI:OUT,2(XBAR1_XBAR_INOUT18)/AOI:OUT,3(XBAR1_XBAR_INOUT18);LOGIC:LOGIC_LOW(XBAR1_XBAR_INOUT18)/LOGIC:LOGIC_HIGH(XBAR1_XBAR_INOUT18);ADC_ETC:CH0_XBAR_COCO,0(XBAR1_XBAR_INOUT18)/ADC_ETC:CH0_XBAR_COCO,1(XBAR1_XBAR_INOUT18)/ADC_ETC:CH0_XBAR_COCO,2(XBAR1_XBAR_INOUT18)/ADC_ETC:CH0_XBAR_COCO,3(XBAR1_XBAR_INOUT18)/ADC_ETC:CH1_XBAR_COCO,0(XBAR1_XBAR_INOUT18)/ADC_ETC:CH1_XBAR_COCO,1(XBAR1_XBAR_INOUT18)/ADC_ETC:CH1_XBAR_COCO,2(XBAR1_XBAR_INOUT18)/ADC_ETC:CH1_XBAR_COCO,3(XBAR1_XBAR_INOUT18)/ADC_ETC:CH0_XBAR_TRIG,0(XBAR1_XBAR_IN18)/ADC_ETC:CH0_XBAR_TRIG,1(XBAR1_XBAR_IN18)/ADC_ETC:CH0_XBAR_TRIG,2(XBAR1_XBAR_IN18)/ADC_ETC:CH0_XBAR_TRIG,3(XBAR1_XBAR_IN18)/ADC_ETC:CH1_XBAR_TRIG,0(XBAR1_XBAR_IN18)/ADC_ETC:CH1_XBAR_TRIG,1(XBAR1_XBAR_IN18)/ADC_ETC:CH1_XBAR_TRIG,2(XBAR1_XBAR_IN18)/ADC_ETC:CH1_XBAR_TRIG,3(XBAR1_XBAR_IN18);XBARA:OUT,18(XBAR1_XBAR_INOUT18)/XBARA:IN,18(XBAR1_XBAR_IN18);ENC1:POSMATCH(XBAR1_XBAR_INOUT18)/ENC2:POSMATCH(XBAR1_XBAR_INOUT18)/ENC1:PHASE,A(XBAR1_XBAR_IN18)/ENC1:PHASE,B(XBAR1_XBAR_IN18)/ENC1:INDEX(XBAR1_XBAR_IN18)/ENC1:HOME(XBAR1_XBAR_IN18)/ENC1:TRG(XBAR1_XBAR_IN18)/ENC2:PHASE,A(XBAR1_XBAR_IN18)/ENC2:PHASE,B(XBAR1_XBAR_IN18)/ENC2:INDEX(XBAR1_XBAR_IN18)/ENC2:HOME(XBAR1_XBAR_IN18)/ENC2:TRG(XBAR1_XBAR_IN18);;;;;;GPT1:COMPARE,3(GPT1_COMPARE3);;USB:OTG1_ID(USB_OTG1_ID);;;SPDIF:OUT(SPDIF_OUT);;;;;GPIO3:gpio_io,08(GPIO3_IO08)
117;GPIO_EMC_39;;;;GPIO3:gpio_io,07(GPIO3_IO07);LPUART5:RX(LPUART5_RX);;;PWM2:B,0(FLEXPWM2_PWMB0);SEMC:DATA,15(SEMC_DATA15);;;;;ENET:TX_ER(ENET_TX_ER);;;;;;;;;;;;;;;;GPT1:CLK(GPT1_CLK);;USB:OTG1_OC(USB_OTG1_OC);;WDOG1:WDOG_B(WDOG1_B);;;;;;LPUART5:RX(LPUART5_RX)
118;GPIO_EMC_38;;;;GPIO3:gpio_io,06(GPIO3_IO06);LPUART5:TX(LPUART5_TX);LPSPI4:PCS3(LPSPI4_PCS3);;PWM2:A,0(FLEXPWM2_PWMA0);SEMC:DATA,14(SEMC_DATA14);;;;;ENET:RX_DATA,2(ENET_RX_DATA2);;USDHC1:CD_B(USDHC1_CD_B);;;;;;;;;;;;;;;;;;;;;;MQS:LEFT(MQS_LEFT);;LPUART5:TX(LPUART5_TX)
119;GPIO_EMC_37;;;;GPIO3:gpio_io,05(GPIO3_IO05);LPUART5:RTS_B(LPUART5_RTS_B);LPSPI4:PCS2(LPSPI4_PCS2);;PWM2:B,1(FLEXPWM2_PWMB1);SEMC:DATA,13(SEMC_DATA13);;;;;ENET:RX_DATA,3(ENET_RX_DATA3);;USDHC1:VSELECT(USDHC1_VSELECT);;;;;;;;;;;;;;;;;;;;;;MQS:RIGHT(MQS_RIGHT);;LPUART5:RTS_B(LPUART5_RTS_B)
120;GPIO_EMC_36;;;;GPIO3:gpio_io,04(GPIO3_IO04);LPUART5:CTS_B(LPUART5_CTS_B);LPSPI4:PCS1(LPSPI4_PCS1);;PWM2:A,1(FLEXPWM2_PWMA1);SEMC:DATA,12(SEMC_DATA12);;;;;ENET:RX_CLK(ENET_RX_CLK);;USDHC1:WP(USDHC1_WP);;;;;;;;;;;;;;;;;CCM:PMIC_RDY(CCM_PMIC_RDY);;;;;;;LPUART5:CTS_B(LPUART5_CTS_B)
121;GPIO_EMC_35;;;;GPIO3:gpio_io,03(GPIO3_IO03);LPUART7:RX(LPUART7_RX);LPSPI4:SDI(LPSPI4_SDI);;;SEMC:DATA,11(SEMC_DATA11);;;;TMR1:TIMER,3(QTIMER1_TIMER3);ENET:COL(ENET_COL);;USDHC2:WP(USDHC2_WP);;;;;;;;;;;;;;;;;;;;;;;;LPSPI4:SDI(LPSPI4_SDI)
122;GPIO_EMC_34;;;;GPIO3:gpio_io,02(GPIO3_IO02);LPUART7:TX(LPUART7_TX);LPSPI4:SDO(LPSPI4_SDO);SAI3:TX_SYNC(SAI3_TX_SYNC);;SEMC:DATA,10(SEMC_DATA10);;;;TMR1:TIMER,2(QTIMER1_TIMER2);ENET:CRS(ENET_CRS);;;;;;;;;;;;;;;;;;;;;;;;;;ENET:CRS(ENET_CRS)
123;GPIO_EMC_33;;;;GPIO3:gpio_io,01(GPIO3_IO01);LPUART4:RX(LPUART4_RX);LPSPI4:PCS0(LPSPI4_PCS0);SAI3:TX_BCLK(SAI3_TX_BCLK);;SEMC:DATA,09(SEMC_DATA09);;;;TMR1:TIMER,1(QTIMER1_TIMER1);;;;;;;;;;;;;;;;;;;;;;;;;;;LPSPI4:PCS0(LPSPI4_PCS0)
124;GPIO_EMC_32;;;;GPIO3:gpio_io,00(GPIO3_IO00);LPUART4:TX(LPUART4_TX);LPSPI4:SCK(LPSPI4_SCK);SAI3:TX_DATA(SAI3_TX_DATA);;SEMC:DATA,08(SEMC_DATA08);;;;TMR1:TIMER,0(QTIMER1_TIMER0);;;;;;;;;;;;;;;;;;XTALOSC24M:REF_CLK_24M(REF_24M_OUT);;;;;;;;;LPSPI4:SCK(LPSPI4_SCK)
125;GPIO_EMC_31;;;;GPIO2:gpio_io,31(GPIO2_IO31);LPUART4:RTS_B(LPUART4_RTS_B);;SAI3:RX_DATA(SAI3_RX_DATA);PWM2:B,2(FLEXPWM2_PWMB2)/PWM1:X,3(FLEXPWM1_PWMX3);SEMC:DM,1(SEMC_DM1);;;;;;;;;;;;;;;;;;;;;GPT2:CLK(GPT2_CLK);;;;WDOG2:WDOG_B(WDOG2_B);;;;;;PWM2:B,2(FLEXPWM2_PWMB2)
126;GPIO_EMC_30;;;;GPIO2:gpio_io,30(GPIO2_IO30);LPUART4:CTS_B(LPUART4_CTS_B);;SAI3:RX_SYNC(SAI3_RX_SYNC);PWM2:A,2(FLEXPWM2_PWMA2)/PWM1:X,2(FLEXPWM1_PWMX2);SEMC:CLK(SEMC_CLK);;;;;;;;;;;;;;;;;;;;;GPT2:COMPARE,3(GPT2_COMPARE3);;;;WDOG1:WDOG_RST_B_DEB(WDOG1_RST_B_DEB);;;;;;PWM2:A,2(FLEXPWM2_PWMA2)
127;GPIO_EMC_29;;;;GPIO2:gpio_io,29(GPIO2_IO29);LPUART1:TRG(XBAR1_XBAR_IN19)/LPUART2:TRG(XBAR1_XBAR_IN19)/LPUART3:TRG(XBAR1_XBAR_IN19)/LPUART4:TRG(XBAR1_XBAR_IN19)/LPUART5:TRG(XBAR1_XBAR_IN19)/LPUART6:TRG(XBAR1_XBAR_IN19)/LPUART7:TRG(XBAR1_XBAR_IN19)/LPUART8:TRG(XBAR1_XBAR_IN19);LPSPI1:TRG(XBAR1_XBAR_IN19)/LPSPI2:TRG(XBAR1_XBAR_IN19)/LPSPI3:TRG(XBAR1_XBAR_IN19)/LPSPI4:TRG(XBAR1_XBAR_IN19);SAI3:RX_BCLK(SAI3_RX_BCLK);PWM2:B,3(FLEXPWM2_PWMB3)/PWM1:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT19)/PWM1:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT19)/PWM1:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT19)/PWM1:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT19)/PWM2:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT19)/PWM2:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT19)/PWM2:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT19)/PWM2:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT19)/PWM1:EXT,A0(XBAR1_XBAR_IN19)/PWM1:EXT,A1(XBAR1_XBAR_IN19)/PWM1:EXT,A2(XBAR1_XBAR_IN19)/PWM1:EXT,A3(XBAR1_XBAR_IN19)/PWM1:EXT_SYNC,0(XBAR1_XBAR_IN19)/PWM1:EXT_SYNC,1(XBAR1_XBAR_IN19)/PWM1:EXT_SYNC,2(XBAR1_XBAR_IN19)/PWM1:EXT_SYNC,3(XBAR1_XBAR_IN19)/PWM1:EXT_CLK(XBAR1_XBAR_IN19)/PWM1:FAULT,0(XBAR1_XBAR_IN19)/PWM1:FAULT,1(XBAR1_XBAR_IN19)/PWM1:FAULT,2(XBAR1_XBAR_IN19)/PWM1:FAULT,3(XBAR1_XBAR_IN19)/PWM1:EXT_FORCE(XBAR1_XBAR_IN19)/PWM2:EXT,A0(XBAR1_XBAR_IN19)/PWM2:EXT,A1(XBAR1_XBAR_IN19)/PWM2:EXT,A2(XBAR1_XBAR_IN19)/PWM2:EXT,A3(XBAR1_XBAR_IN19)/PWM2:EXT_SYNC,0(XBAR1_XBAR_IN19)/PWM2:EXT_SYNC,1(XBAR1_XBAR_IN19)/PWM2:EXT_SYNC,2(XBAR1_XBAR_IN19)/PWM2:EXT_SYNC,3(XBAR1_XBAR_IN19)/PWM2:EXT_CLK(XBAR1_XBAR_IN19)/PWM2:FAULT,0(XBAR1_XBAR_IN19)/PWM2:FAULT,1(XBAR1_XBAR_IN19)/PWM2:EXT_FORCE(XBAR1_XBAR_IN19)/PWM1:X,1(FLEXPWM1_PWMX1);SEMC:CKE(SEMC_CKE);FLEXIO1:TRIG,0(XBAR1_XBAR_IN19)/FLEXIO1:TRIG,1(XBAR1_XBAR_IN19);CMP1:OUT(XBAR1_XBAR_INOUT19)/CMP2:OUT(XBAR1_XBAR_INOUT19)/CMP3:OUT(XBAR1_XBAR_INOUT19)/CMP4:OUT(XBAR1_XBAR_INOUT19)/CMP1:SAMPLE(XBAR1_XBAR_IN19)/CMP2:SAMPLE(XBAR1_XBAR_IN19)/CMP3:SAMPLE(XBAR1_XBAR_IN19)/CMP4:SAMPLE(XBAR1_XBAR_IN19);;TMR1:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT19)/TMR1:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT19)/TMR1:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT19)/TMR1:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT19)/TMR2:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT19)/TMR2:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT19)/TMR2:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT19)/TMR2:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT19)/TMR1:TIMER_INPUT,0(XBAR1_XBAR_IN19)/TMR1:TIMER_INPUT,1(XBAR1_XBAR_IN19)/TMR1:TIMER_INPUT,2(XBAR1_XBAR_IN19)/TMR1:TIMER_INPUT,3(XBAR1_XBAR_IN19)/TMR2:TIMER_INPUT,0(XBAR1_XBAR_IN19)/TMR2:TIMER_INPUT,1(XBAR1_XBAR_IN19)/TMR2:TIMER_INPUT,2(XBAR1_XBAR_IN19)/TMR2:TIMER_INPUT,3(XBAR1_XBAR_IN19);;LPI2C1:TRG(XBAR1_XBAR_IN19)/LPI2C2:TRG(XBAR1_XBAR_IN19)/LPI2C3:TRG(XBAR1_XBAR_IN19)/LPI2C4:TRG(XBAR1_XBAR_IN19);;PIT:TRIGGER,0(XBAR1_XBAR_INOUT19)/PIT:TRIGGER,1(XBAR1_XBAR_INOUT19)/PIT:TRIGGER,2(XBAR1_XBAR_INOUT19)/PIT:TRIGGER,3(XBAR1_XBAR_INOUT19);EWM:IN(XBAR1_XBAR_IN19);DMA0:DONE,0(XBAR1_XBAR_INOUT19)/DMA0:DONE,1(XBAR1_XBAR_INOUT19)/DMA0:DONE,2(XBAR1_XBAR_INOUT19)/DMA0:DONE,3(XBAR1_XBAR_INOUT19)/DMA0:DONE,4(XBAR1_XBAR_INOUT19)/DMA0:DONE,5(XBAR1_XBAR_INOUT19)/DMA0:DONE,6(XBAR1_XBAR_INOUT19)/DMA0:DONE,7(XBAR1_XBAR_INOUT19)/DMA0:REQ,30(XBAR1_XBAR_IN19)/DMA0:REQ,31(XBAR1_XBAR_IN19)/DMA0:REQ,94(XBAR1_XBAR_IN19)/DMA0:REQ,95(XBAR1_XBAR_IN19);AOI:OUT,0(XBAR1_XBAR_INOUT19)/AOI:OUT,1(XBAR1_XBAR_INOUT19)/AOI:OUT,2(XBAR1_XBAR_INOUT19)/AOI:OUT,3(XBAR1_XBAR_INOUT19);LOGIC:LOGIC_LOW(XBAR1_XBAR_INOUT19)/LOGIC:LOGIC_HIGH(XBAR1_XBAR_INOUT19);ADC_ETC:CH0_XBAR_COCO,0(XBAR1_XBAR_INOUT19)/ADC_ETC:CH0_XBAR_COCO,1(XBAR1_XBAR_INOUT19)/ADC_ETC:CH0_XBAR_COCO,2(XBAR1_XBAR_INOUT19)/ADC_ETC:CH0_XBAR_COCO,3(XBAR1_XBAR_INOUT19)/ADC_ETC:CH1_XBAR_COCO,0(XBAR1_XBAR_INOUT19)/ADC_ETC:CH1_XBAR_COCO,1(XBAR1_XBAR_INOUT19)/ADC_ETC:CH1_XBAR_COCO,2(XBAR1_XBAR_INOUT19)/ADC_ETC:CH1_XBAR_COCO,3(XBAR1_XBAR_INOUT19)/ADC_ETC:CH0_XBAR_TRIG,0(XBAR1_XBAR_IN19)/ADC_ETC:CH0_XBAR_TRIG,1(XBAR1_XBAR_IN19)/ADC_ETC:CH0_XBAR_TRIG,2(XBAR1_XBAR_IN19)/ADC_ETC:CH0_XBAR_TRIG,3(XBAR1_XBAR_IN19)/ADC_ETC:CH1_XBAR_TRIG,0(XBAR1_XBAR_IN19)/ADC_ETC:CH1_XBAR_TRIG,1(XBAR1_XBAR_IN19)/ADC_ETC:CH1_XBAR_TRIG,2(XBAR1_XBAR_IN19)/ADC_ETC:CH1_XBAR_TRIG,3(XBAR1_XBAR_IN19);XBARA:OUT,19(XBAR1_XBAR_INOUT19)/XBARA:IN,19(XBAR1_XBAR_IN19);ENC1:POSMATCH(XBAR1_XBAR_INOUT19)/ENC2:POSMATCH(XBAR1_XBAR_INOUT19)/ENC1:PHASE,A(XBAR1_XBAR_IN19)/ENC1:PHASE,B(XBAR1_XBAR_IN19)/ENC1:INDEX(XBAR1_XBAR_IN19)/ENC1:HOME(XBAR1_XBAR_IN19)/ENC1:TRG(XBAR1_XBAR_IN19)/ENC2:PHASE,A(XBAR1_XBAR_IN19)/ENC2:PHASE,B(XBAR1_XBAR_IN19)/ENC2:INDEX(XBAR1_XBAR_IN19)/ENC2:HOME(XBAR1_XBAR_IN19)/ENC2:TRG(XBAR1_XBAR_IN19);;;;;;GPT2:COMPARE,2(GPT2_COMPARE2);;;;WDOG2:WDOG_RST_B_DEB(WDOG2_RST_B_DEB);;;;;;PWM2:B,3(FLEXPWM2_PWMB3)
128;GPIO_EMC_28;;;;GPIO2:gpio_io,28(GPIO2_IO28);LPUART1:TRG(XBAR1_XBAR_IN18)/LPUART2:TRG(XBAR1_XBAR_IN18)/LPUART3:TRG(XBAR1_XBAR_IN18)/LPUART4:TRG(XBAR1_XBAR_IN18)/LPUART5:TRG(XBAR1_XBAR_IN18)/LPUART6:TRG(XBAR1_XBAR_IN18)/LPUART7:TRG(XBAR1_XBAR_IN18)/LPUART8:TRG(XBAR1_XBAR_IN18);LPSPI1:TRG(XBAR1_XBAR_IN18)/LPSPI2:TRG(XBAR1_XBAR_IN18)/LPSPI3:TRG(XBAR1_XBAR_IN18)/LPSPI4:TRG(XBAR1_XBAR_IN18);SAI3:MCLK(SAI3_MCLK);PWM2:A,3(FLEXPWM2_PWMA3)/PWM1:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT18)/PWM1:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT18)/PWM1:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT18)/PWM1:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT18)/PWM2:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT18)/PWM2:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT18)/PWM2:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT18)/PWM2:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT18)/PWM1:EXT,A0(XBAR1_XBAR_IN18)/PWM1:EXT,A1(XBAR1_XBAR_IN18)/PWM1:EXT,A2(XBAR1_XBAR_IN18)/PWM1:EXT,A3(XBAR1_XBAR_IN18)/PWM1:EXT_SYNC,0(XBAR1_XBAR_IN18)/PWM1:EXT_SYNC,1(XBAR1_XBAR_IN18)/PWM1:EXT_SYNC,2(XBAR1_XBAR_IN18)/PWM1:EXT_SYNC,3(XBAR1_XBAR_IN18)/PWM1:EXT_CLK(XBAR1_XBAR_IN18)/PWM1:FAULT,0(XBAR1_XBAR_IN18)/PWM1:FAULT,1(XBAR1_XBAR_IN18)/PWM1:FAULT,2(XBAR1_XBAR_IN18)/PWM1:FAULT,3(XBAR1_XBAR_IN18)/PWM1:EXT_FORCE(XBAR1_XBAR_IN18)/PWM2:EXT,A0(XBAR1_XBAR_IN18)/PWM2:EXT,A1(XBAR1_XBAR_IN18)/PWM2:EXT,A2(XBAR1_XBAR_IN18)/PWM2:EXT,A3(XBAR1_XBAR_IN18)/PWM2:EXT_SYNC,0(XBAR1_XBAR_IN18)/PWM2:EXT_SYNC,1(XBAR1_XBAR_IN18)/PWM2:EXT_SYNC,2(XBAR1_XBAR_IN18)/PWM2:EXT_SYNC,3(XBAR1_XBAR_IN18)/PWM2:EXT_CLK(XBAR1_XBAR_IN18)/PWM2:FAULT,0(XBAR1_XBAR_IN18)/PWM2:FAULT,1(XBAR1_XBAR_IN18)/PWM2:EXT_FORCE(XBAR1_XBAR_IN18)/PWM1:X,0(FLEXPWM1_PWMX0);SEMC:DQS(SEMC_DQS);FLEXIO1:TRIG,0(XBAR1_XBAR_IN18)/FLEXIO1:TRIG,1(XBAR1_XBAR_IN18);CMP1:OUT(XBAR1_XBAR_INOUT18)/CMP2:OUT(XBAR1_XBAR_INOUT18)/CMP3:OUT(XBAR1_XBAR_INOUT18)/CMP4:OUT(XBAR1_XBAR_INOUT18)/CMP1:SAMPLE(XBAR1_XBAR_IN18)/CMP2:SAMPLE(XBAR1_XBAR_IN18)/CMP3:SAMPLE(XBAR1_XBAR_IN18)/CMP4:SAMPLE(XBAR1_XBAR_IN18);;TMR1:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT18)/TMR1:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT18)/TMR1:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT18)/TMR1:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT18)/TMR2:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT18)/TMR2:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT18)/TMR2:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT18)/TMR2:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT18)/TMR1:TIMER_INPUT,0(XBAR1_XBAR_IN18)/TMR1:TIMER_INPUT,1(XBAR1_XBAR_IN18)/TMR1:TIMER_INPUT,2(XBAR1_XBAR_IN18)/TMR1:TIMER_INPUT,3(XBAR1_XBAR_IN18)/TMR2:TIMER_INPUT,0(XBAR1_XBAR_IN18)/TMR2:TIMER_INPUT,1(XBAR1_XBAR_IN18)/TMR2:TIMER_INPUT,2(XBAR1_XBAR_IN18)/TMR2:TIMER_INPUT,3(XBAR1_XBAR_IN18);;LPI2C1:TRG(XBAR1_XBAR_IN18)/LPI2C2:TRG(XBAR1_XBAR_IN18)/LPI2C3:TRG(XBAR1_XBAR_IN18)/LPI2C4:TRG(XBAR1_XBAR_IN18);;PIT:TRIGGER,0(XBAR1_XBAR_INOUT18)/PIT:TRIGGER,1(XBAR1_XBAR_INOUT18)/PIT:TRIGGER,2(XBAR1_XBAR_INOUT18)/PIT:TRIGGER,3(XBAR1_XBAR_INOUT18);EWM:IN(XBAR1_XBAR_IN18)/EWM:EWM_OUT_B(EWM_OUT_B);DMA0:DONE,0(XBAR1_XBAR_INOUT18)/DMA0:DONE,1(XBAR1_XBAR_INOUT18)/DMA0:DONE,2(XBAR1_XBAR_INOUT18)/DMA0:DONE,3(XBAR1_XBAR_INOUT18)/DMA0:DONE,4(XBAR1_XBAR_INOUT18)/DMA0:DONE,5(XBAR1_XBAR_INOUT18)/DMA0:DONE,6(XBAR1_XBAR_INOUT18)/DMA0:DONE,7(XBAR1_XBAR_INOUT18)/DMA0:REQ,30(XBAR1_XBAR_IN18)/DMA0:REQ,31(XBAR1_XBAR_IN18)/DMA0:REQ,94(XBAR1_XBAR_IN18)/DMA0:REQ,95(XBAR1_XBAR_IN18);AOI:OUT,0(XBAR1_XBAR_INOUT18)/AOI:OUT,1(XBAR1_XBAR_INOUT18)/AOI:OUT,2(XBAR1_XBAR_INOUT18)/AOI:OUT,3(XBAR1_XBAR_INOUT18);LOGIC:LOGIC_LOW(XBAR1_XBAR_INOUT18)/LOGIC:LOGIC_HIGH(XBAR1_XBAR_INOUT18);ADC_ETC:CH0_XBAR_COCO,0(XBAR1_XBAR_INOUT18)/ADC_ETC:CH0_XBAR_COCO,1(XBAR1_XBAR_INOUT18)/ADC_ETC:CH0_XBAR_COCO,2(XBAR1_XBAR_INOUT18)/ADC_ETC:CH0_XBAR_COCO,3(XBAR1_XBAR_INOUT18)/ADC_ETC:CH1_XBAR_COCO,0(XBAR1_XBAR_INOUT18)/ADC_ETC:CH1_XBAR_COCO,1(XBAR1_XBAR_INOUT18)/ADC_ETC:CH1_XBAR_COCO,2(XBAR1_XBAR_INOUT18)/ADC_ETC:CH1_XBAR_COCO,3(XBAR1_XBAR_INOUT18)/ADC_ETC:CH0_XBAR_TRIG,0(XBAR1_XBAR_IN18)/ADC_ETC:CH0_XBAR_TRIG,1(XBAR1_XBAR_IN18)/ADC_ETC:CH0_XBAR_TRIG,2(XBAR1_XBAR_IN18)/ADC_ETC:CH0_XBAR_TRIG,3(XBAR1_XBAR_IN18)/ADC_ETC:CH1_XBAR_TRIG,0(XBAR1_XBAR_IN18)/ADC_ETC:CH1_XBAR_TRIG,1(XBAR1_XBAR_IN18)/ADC_ETC:CH1_XBAR_TRIG,2(XBAR1_XBAR_IN18)/ADC_ETC:CH1_XBAR_TRIG,3(XBAR1_XBAR_IN18);XBARA:OUT,18(XBAR1_XBAR_INOUT18)/XBARA:IN,18(XBAR1_XBAR_IN18);ENC1:POSMATCH(XBAR1_XBAR_INOUT18)/ENC2:POSMATCH(XBAR1_XBAR_INOUT18)/ENC1:PHASE,A(XBAR1_XBAR_IN18)/ENC1:PHASE,B(XBAR1_XBAR_IN18)/ENC1:INDEX(XBAR1_XBAR_IN18)/ENC1:HOME(XBAR1_XBAR_IN18)/ENC1:TRG(XBAR1_XBAR_IN18)/ENC2:PHASE,A(XBAR1_XBAR_IN18)/ENC2:PHASE,B(XBAR1_XBAR_IN18)/ENC2:INDEX(XBAR1_XBAR_IN18)/ENC2:HOME(XBAR1_XBAR_IN18)/ENC2:TRG(XBAR1_XBAR_IN18);;;;;;GPT2:CAPTURE,2(GPT2_CAPTURE2);;;;;;;;;;PWM2:A,3(FLEXPWM2_PWMA3)
129;GPIO_EMC_27;;;;GPIO2:gpio_io,27(GPIO2_IO27);LPUART8:RX(LPUART8_RX);;SAI1:TX_SYNC(SAI1_TX_SYNC);PWM1:B,0(FLEXPWM1_PWMB0);SEMC:ADDR,12(SEMC_ADDR12);FLEXIO1:IO,31(FLEXIO1_FLEXIO31);;;;;;;;;;;;;;;;;;;SRC:BOOT_CFG,9(SRC_BT_CFG9);;;;;;;;;;;
130;GPIO_EMC_26;;;;GPIO2:gpio_io,26(GPIO2_IO26);LPUART8:TX(LPUART8_TX);;SAI1:TX_BCLK(SAI1_TX_BCLK);PWM1:A,0(FLEXPWM1_PWMA0);SEMC:ADDR,11(SEMC_ADDR11);FLEXIO1:IO,30(FLEXIO1_FLEXIO30);;;;;;;;;;;;;;;;;;;SRC:BOOT_CFG,8(SRC_BT_CFG8);;;;;;;;;;;
131;GPIO_EMC_25;;;;GPIO2:gpio_io,25(GPIO2_IO25);LPUART8:RTS_B(LPUART8_RTS_B);;SAI1:TX_DATA0(SAI1_TX_DATA0);PWM1:B,1(FLEXPWM1_PWMB1);SEMC:ADDR,09(SEMC_ADDR09);FLEXIO1:IO,29(FLEXIO1_FLEXIO29);;;;;;;;;;;;;;;;;;;SRC:BOOT_CFG,7(SRC_BT_CFG7);;;;;;;;;;;
132;GPIO_EMC_24;;;;GPIO2:gpio_io,24(GPIO2_IO24);LPUART8:CTS_B(LPUART8_CTS_B);;SAI1:TX_DATA1(SAI1_TX_DATA1)/SAI1:RX_DATA3(SAI1_TX_DATA1);PWM1:A,1(FLEXPWM1_PWMA1);SEMC:ADDR,08(SEMC_ADDR08);FLEXIO1:IO,28(FLEXIO1_FLEXIO28);;;;;;;;;;;;;;;;;;;SRC:BOOT_CFG,6(SRC_BT_CFG6);;;;;;;;;;;
133;GPIO_EMC_23;;;;GPIO2:gpio_io,23(GPIO2_IO23);LPUART2:RX(LPUART2_RX);;SAI1:TX_DATA2(SAI1_TX_DATA2)/SAI1:RX_DATA2(SAI1_TX_DATA2);PWM1:B,2(FLEXPWM1_PWMB2);SEMC:ADDR,07(SEMC_ADDR07);FLEXIO1:IO,27(FLEXIO1_FLEXIO27);;;;;;;;;;;;;;;;;;;SRC:BOOT_CFG,5(SRC_BT_CFG5);;;;;;;;;;;LPUART2:RX(LPUART2_RX)
134;VDD_SOC_IN6;;;;;;;;;;;;SUPPLY:VDD_SOC_IN,6(VDD_SOC_IN6);;;;;;;;;;;;;;;;;;;;;;;;;;;;
135;VSS7;;;;;;;;;;;;SUPPLY:VSS,7(VSS7);;;;;;;;;;;;;;;;;;;;;;;;;;;;
136;GPIO_EMC_22;;;;GPIO2:gpio_io,22(GPIO2_IO22);LPUART2:TX(LPUART2_TX);;SAI1:TX_DATA3(SAI1_TX_DATA3)/SAI1:RX_DATA1(SAI1_TX_DATA3);PWM1:A,2(FLEXPWM1_PWMA2);SEMC:ADDR,06(SEMC_ADDR06);FLEXIO1:IO,26(FLEXIO1_FLEXIO26);;;;;;;;;;;;;;;;;;;SRC:BOOT_CFG,4(SRC_BT_CFG4);;;;;;;;;;;LPUART2:TX(LPUART2_TX)
137;GPIO_EMC_21;;;;GPIO2:gpio_io,21(GPIO2_IO21);LPUART2:RTS_B(LPUART2_RTS_B);;SAI1:RX_DATA0(SAI1_RX_DATA0);PWM1:B,3(FLEXPWM1_PWMB3);SEMC:ADDR,05(SEMC_ADDR05);FLEXIO1:IO,25(FLEXIO1_FLEXIO25);;;;;;;;;;;;;;;;;;;SRC:BOOT_CFG,3(SRC_BT_CFG3);;;;;;;;;;;LPUART2:RTS_B(LPUART2_RTS_B)
138;GPIO_EMC_20;;;;GPIO2:gpio_io,20(GPIO2_IO20);LPUART2:CTS_B(LPUART2_CTS_B);;SAI1:MCLK(SAI1_MCLK);PWM1:A,3(FLEXPWM1_PWMA3);SEMC:ADDR,04(SEMC_ADDR04);FLEXIO1:IO,24(FLEXIO1_FLEXIO24);;;;;;;;;;;;;;;;;;;SRC:BOOT_CFG,2(SRC_BT_CFG2);;;;;;;;;;;LPUART2:CTS_B(LPUART2_CTS_B)
139;GPIO_EMC_19;;;;GPIO2:gpio_io,19(GPIO2_IO19);LPUART1:TRG(XBAR1_XBAR_IN17)/LPUART2:TRG(XBAR1_XBAR_IN17)/LPUART3:TRG(XBAR1_XBAR_IN17)/LPUART4:TRG(XBAR1_XBAR_IN17)/LPUART5:TRG(XBAR1_XBAR_IN17)/LPUART6:TRG(XBAR1_XBAR_IN17)/LPUART7:TRG(XBAR1_XBAR_IN17)/LPUART8:TRG(XBAR1_XBAR_IN17);LPSPI1:TRG(XBAR1_XBAR_IN17)/LPSPI2:TRG(XBAR1_XBAR_IN17)/LPSPI3:TRG(XBAR1_XBAR_IN17)/LPSPI4:TRG(XBAR1_XBAR_IN17);SAI1:RX_BCLK(SAI1_RX_BCLK);PWM1:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT17)/PWM1:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT17)/PWM1:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT17)/PWM1:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT17)/PWM2:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT17)/PWM2:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT17)/PWM2:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT17)/PWM2:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT17)/PWM1:EXT,A0(XBAR1_XBAR_IN17)/PWM1:EXT,A1(XBAR1_XBAR_IN17)/PWM1:EXT,A2(XBAR1_XBAR_IN17)/PWM1:EXT,A3(XBAR1_XBAR_IN17)/PWM1:EXT_SYNC,0(XBAR1_XBAR_IN17)/PWM1:EXT_SYNC,1(XBAR1_XBAR_IN17)/PWM1:EXT_SYNC,2(XBAR1_XBAR_IN17)/PWM1:EXT_SYNC,3(XBAR1_XBAR_IN17)/PWM1:EXT_CLK(XBAR1_XBAR_IN17)/PWM1:FAULT,0(XBAR1_XBAR_IN17)/PWM1:FAULT,1(XBAR1_XBAR_IN17)/PWM1:FAULT,2(XBAR1_XBAR_IN17)/PWM1:FAULT,3(XBAR1_XBAR_IN17)/PWM1:EXT_FORCE(XBAR1_XBAR_IN17)/PWM2:EXT,A0(XBAR1_XBAR_IN17)/PWM2:EXT,A1(XBAR1_XBAR_IN17)/PWM2:EXT,A2(XBAR1_XBAR_IN17)/PWM2:EXT,A3(XBAR1_XBAR_IN17)/PWM2:EXT_SYNC,0(XBAR1_XBAR_IN17)/PWM2:EXT_SYNC,1(XBAR1_XBAR_IN17)/PWM2:EXT_SYNC,2(XBAR1_XBAR_IN17)/PWM2:EXT_SYNC,3(XBAR1_XBAR_IN17)/PWM2:EXT_CLK(XBAR1_XBAR_IN17)/PWM2:FAULT,0(XBAR1_XBAR_IN17)/PWM2:FAULT,1(XBAR1_XBAR_IN17)/PWM2:EXT_FORCE(XBAR1_XBAR_IN17);SEMC:ADDR,03(SEMC_ADDR03);FLEXIO1:TRIG,0(XBAR1_XBAR_IN17)/FLEXIO1:TRIG,1(XBAR1_XBAR_IN17)/FLEXIO1:IO,23(FLEXIO1_FLEXIO23);CMP1:OUT(XBAR1_XBAR_INOUT17)/CMP2:OUT(XBAR1_XBAR_INOUT17)/CMP3:OUT(XBAR1_XBAR_INOUT17)/CMP4:OUT(XBAR1_XBAR_INOUT17)/CMP1:SAMPLE(XBAR1_XBAR_IN17)/CMP2:SAMPLE(XBAR1_XBAR_IN17)/CMP3:SAMPLE(XBAR1_XBAR_IN17)/CMP4:SAMPLE(XBAR1_XBAR_IN17);;TMR1:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT17)/TMR1:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT17)/TMR1:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT17)/TMR1:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT17)/TMR2:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT17)/TMR2:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT17)/TMR2:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT17)/TMR2:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT17)/TMR1:TIMER_INPUT,0(XBAR1_XBAR_IN17)/TMR1:TIMER_INPUT,1(XBAR1_XBAR_IN17)/TMR1:TIMER_INPUT,2(XBAR1_XBAR_IN17)/TMR1:TIMER_INPUT,3(XBAR1_XBAR_IN17)/TMR2:TIMER_INPUT,0(XBAR1_XBAR_IN17)/TMR2:TIMER_INPUT,1(XBAR1_XBAR_IN17)/TMR2:TIMER_INPUT,2(XBAR1_XBAR_IN17)/TMR2:TIMER_INPUT,3(XBAR1_XBAR_IN17);;LPI2C1:TRG(XBAR1_XBAR_IN17)/LPI2C2:TRG(XBAR1_XBAR_IN17)/LPI2C3:TRG(XBAR1_XBAR_IN17)/LPI2C4:TRG(XBAR1_XBAR_IN17)/LPI2C2:SCL(LPI2C2_SCL);;PIT:TRIGGER,0(XBAR1_XBAR_INOUT17)/PIT:TRIGGER,1(XBAR1_XBAR_INOUT17)/PIT:TRIGGER,2(XBAR1_XBAR_INOUT17)/PIT:TRIGGER,3(XBAR1_XBAR_INOUT17);EWM:IN(XBAR1_XBAR_IN17);DMA0:DONE,0(XBAR1_XBAR_INOUT17)/DMA0:DONE,1(XBAR1_XBAR_INOUT17)/DMA0:DONE,2(XBAR1_XBAR_INOUT17)/DMA0:DONE,3(XBAR1_XBAR_INOUT17)/DMA0:DONE,4(XBAR1_XBAR_INOUT17)/DMA0:DONE,5(XBAR1_XBAR_INOUT17)/DMA0:DONE,6(XBAR1_XBAR_INOUT17)/DMA0:DONE,7(XBAR1_XBAR_INOUT17)/DMA0:REQ,30(XBAR1_XBAR_IN17)/DMA0:REQ,31(XBAR1_XBAR_IN17)/DMA0:REQ,94(XBAR1_XBAR_IN17)/DMA0:REQ,95(XBAR1_XBAR_IN17);AOI:OUT,0(XBAR1_XBAR_INOUT17)/AOI:OUT,1(XBAR1_XBAR_INOUT17)/AOI:OUT,2(XBAR1_XBAR_INOUT17)/AOI:OUT,3(XBAR1_XBAR_INOUT17);LOGIC:LOGIC_LOW(XBAR1_XBAR_INOUT17)/LOGIC:LOGIC_HIGH(XBAR1_XBAR_INOUT17);ADC_ETC:CH0_XBAR_COCO,0(XBAR1_XBAR_INOUT17)/ADC_ETC:CH0_XBAR_COCO,1(XBAR1_XBAR_INOUT17)/ADC_ETC:CH0_XBAR_COCO,2(XBAR1_XBAR_INOUT17)/ADC_ETC:CH0_XBAR_COCO,3(XBAR1_XBAR_INOUT17)/ADC_ETC:CH1_XBAR_COCO,0(XBAR1_XBAR_INOUT17)/ADC_ETC:CH1_XBAR_COCO,1(XBAR1_XBAR_INOUT17)/ADC_ETC:CH1_XBAR_COCO,2(XBAR1_XBAR_INOUT17)/ADC_ETC:CH1_XBAR_COCO,3(XBAR1_XBAR_INOUT17)/ADC_ETC:CH0_XBAR_TRIG,0(XBAR1_XBAR_IN17)/ADC_ETC:CH0_XBAR_TRIG,1(XBAR1_XBAR_IN17)/ADC_ETC:CH0_XBAR_TRIG,2(XBAR1_XBAR_IN17)/ADC_ETC:CH0_XBAR_TRIG,3(XBAR1_XBAR_IN17)/ADC_ETC:CH1_XBAR_TRIG,0(XBAR1_XBAR_IN17)/ADC_ETC:CH1_XBAR_TRIG,1(XBAR1_XBAR_IN17)/ADC_ETC:CH1_XBAR_TRIG,2(XBAR1_XBAR_IN17)/ADC_ETC:CH1_XBAR_TRIG,3(XBAR1_XBAR_IN17);XBARA:OUT,17(XBAR1_XBAR_INOUT17)/XBARA:IN,17(XBAR1_XBAR_IN17);ENC1:POSMATCH(XBAR1_XBAR_INOUT17)/ENC2:POSMATCH(XBAR1_XBAR_INOUT17)/ENC1:PHASE,A(XBAR1_XBAR_IN17)/ENC1:PHASE,B(XBAR1_XBAR_IN17)/ENC1:INDEX(XBAR1_XBAR_IN17)/ENC1:HOME(XBAR1_XBAR_IN17)/ENC1:TRG(XBAR1_XBAR_IN17)/ENC2:PHASE,A(XBAR1_XBAR_IN17)/ENC2:PHASE,B(XBAR1_XBAR_IN17)/ENC2:INDEX(XBAR1_XBAR_IN17)/ENC2:HOME(XBAR1_XBAR_IN17)/ENC2:TRG(XBAR1_XBAR_IN17);;;;;SRC:BOOT_CFG,1(SRC_BT_CFG1);;;;;;;;;;;
140;GPIO_EMC_18;;;;GPIO2:gpio_io,18(GPIO2_IO18);LPUART1:TRG(XBAR1_XBAR_IN16)/LPUART2:TRG(XBAR1_XBAR_IN16)/LPUART3:TRG(XBAR1_XBAR_IN16)/LPUART4:TRG(XBAR1_XBAR_IN16)/LPUART5:TRG(XBAR1_XBAR_IN16)/LPUART6:TRG(XBAR1_XBAR_IN16)/LPUART7:TRG(XBAR1_XBAR_IN16)/LPUART8:TRG(XBAR1_XBAR_IN16);LPSPI1:TRG(XBAR1_XBAR_IN16)/LPSPI2:TRG(XBAR1_XBAR_IN16)/LPSPI3:TRG(XBAR1_XBAR_IN16)/LPSPI4:TRG(XBAR1_XBAR_IN16);SAI1:RX_SYNC(SAI1_RX_SYNC);PWM1:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT16)/PWM1:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT16)/PWM1:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT16)/PWM1:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT16)/PWM2:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT16)/PWM2:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT16)/PWM2:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT16)/PWM2:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT16)/PWM1:EXT,A0(XBAR1_XBAR_IN16)/PWM1:EXT,A1(XBAR1_XBAR_IN16)/PWM1:EXT,A2(XBAR1_XBAR_IN16)/PWM1:EXT,A3(XBAR1_XBAR_IN16)/PWM1:EXT_SYNC,0(XBAR1_XBAR_IN16)/PWM1:EXT_SYNC,1(XBAR1_XBAR_IN16)/PWM1:EXT_SYNC,2(XBAR1_XBAR_IN16)/PWM1:EXT_SYNC,3(XBAR1_XBAR_IN16)/PWM1:EXT_CLK(XBAR1_XBAR_IN16)/PWM1:FAULT,0(XBAR1_XBAR_IN16)/PWM1:FAULT,1(XBAR1_XBAR_IN16)/PWM1:FAULT,2(XBAR1_XBAR_IN16)/PWM1:FAULT,3(XBAR1_XBAR_IN16)/PWM1:EXT_FORCE(XBAR1_XBAR_IN16)/PWM2:EXT,A0(XBAR1_XBAR_IN16)/PWM2:EXT,A1(XBAR1_XBAR_IN16)/PWM2:EXT,A2(XBAR1_XBAR_IN16)/PWM2:EXT,A3(XBAR1_XBAR_IN16)/PWM2:EXT_SYNC,0(XBAR1_XBAR_IN16)/PWM2:EXT_SYNC,1(XBAR1_XBAR_IN16)/PWM2:EXT_SYNC,2(XBAR1_XBAR_IN16)/PWM2:EXT_SYNC,3(XBAR1_XBAR_IN16)/PWM2:EXT_CLK(XBAR1_XBAR_IN16)/PWM2:FAULT,0(XBAR1_XBAR_IN16)/PWM2:FAULT,1(XBAR1_XBAR_IN16)/PWM2:EXT_FORCE(XBAR1_XBAR_IN16);SEMC:ADDR,02(SEMC_ADDR02);FLEXIO1:TRIG,0(XBAR1_XBAR_IN16)/FLEXIO1:TRIG,1(XBAR1_XBAR_IN16)/FLEXIO1:IO,22(FLEXIO1_FLEXIO22);CMP1:OUT(XBAR1_XBAR_INOUT16)/CMP2:OUT(XBAR1_XBAR_INOUT16)/CMP3:OUT(XBAR1_XBAR_INOUT16)/CMP4:OUT(XBAR1_XBAR_INOUT16)/CMP1:SAMPLE(XBAR1_XBAR_IN16)/CMP2:SAMPLE(XBAR1_XBAR_IN16)/CMP3:SAMPLE(XBAR1_XBAR_IN16)/CMP4:SAMPLE(XBAR1_XBAR_IN16);;TMR1:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT16)/TMR1:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT16)/TMR1:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT16)/TMR1:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT16)/TMR2:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT16)/TMR2:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT16)/TMR2:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT16)/TMR2:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT16)/TMR1:TIMER_INPUT,0(XBAR1_XBAR_IN16)/TMR1:TIMER_INPUT,1(XBAR1_XBAR_IN16)/TMR1:TIMER_INPUT,2(XBAR1_XBAR_IN16)/TMR1:TIMER_INPUT,3(XBAR1_XBAR_IN16)/TMR2:TIMER_INPUT,0(XBAR1_XBAR_IN16)/TMR2:TIMER_INPUT,1(XBAR1_XBAR_IN16)/TMR2:TIMER_INPUT,2(XBAR1_XBAR_IN16)/TMR2:TIMER_INPUT,3(XBAR1_XBAR_IN16);;LPI2C1:TRG(XBAR1_XBAR_IN16)/LPI2C2:TRG(XBAR1_XBAR_IN16)/LPI2C3:TRG(XBAR1_XBAR_IN16)/LPI2C4:TRG(XBAR1_XBAR_IN16)/LPI2C2:SDA(LPI2C2_SDA);;PIT:TRIGGER,0(XBAR1_XBAR_INOUT16)/PIT:TRIGGER,1(XBAR1_XBAR_INOUT16)/PIT:TRIGGER,2(XBAR1_XBAR_INOUT16)/PIT:TRIGGER,3(XBAR1_XBAR_INOUT16);EWM:IN(XBAR1_XBAR_IN16);DMA0:DONE,0(XBAR1_XBAR_INOUT16)/DMA0:DONE,1(XBAR1_XBAR_INOUT16)/DMA0:DONE,2(XBAR1_XBAR_INOUT16)/DMA0:DONE,3(XBAR1_XBAR_INOUT16)/DMA0:DONE,4(XBAR1_XBAR_INOUT16)/DMA0:DONE,5(XBAR1_XBAR_INOUT16)/DMA0:DONE,6(XBAR1_XBAR_INOUT16)/DMA0:DONE,7(XBAR1_XBAR_INOUT16)/DMA0:REQ,30(XBAR1_XBAR_IN16)/DMA0:REQ,31(XBAR1_XBAR_IN16)/DMA0:REQ,94(XBAR1_XBAR_IN16)/DMA0:REQ,95(XBAR1_XBAR_IN16);AOI:OUT,0(XBAR1_XBAR_INOUT16)/AOI:OUT,1(XBAR1_XBAR_INOUT16)/AOI:OUT,2(XBAR1_XBAR_INOUT16)/AOI:OUT,3(XBAR1_XBAR_INOUT16);LOGIC:LOGIC_LOW(XBAR1_XBAR_INOUT16)/LOGIC:LOGIC_HIGH(XBAR1_XBAR_INOUT16);ADC_ETC:CH0_XBAR_COCO,0(XBAR1_XBAR_INOUT16)/ADC_ETC:CH0_XBAR_COCO,1(XBAR1_XBAR_INOUT16)/ADC_ETC:CH0_XBAR_COCO,2(XBAR1_XBAR_INOUT16)/ADC_ETC:CH0_XBAR_COCO,3(XBAR1_XBAR_INOUT16)/ADC_ETC:CH1_XBAR_COCO,0(XBAR1_XBAR_INOUT16)/ADC_ETC:CH1_XBAR_COCO,1(XBAR1_XBAR_INOUT16)/ADC_ETC:CH1_XBAR_COCO,2(XBAR1_XBAR_INOUT16)/ADC_ETC:CH1_XBAR_COCO,3(XBAR1_XBAR_INOUT16)/ADC_ETC:CH0_XBAR_TRIG,0(XBAR1_XBAR_IN16)/ADC_ETC:CH0_XBAR_TRIG,1(XBAR1_XBAR_IN16)/ADC_ETC:CH0_XBAR_TRIG,2(XBAR1_XBAR_IN16)/ADC_ETC:CH0_XBAR_TRIG,3(XBAR1_XBAR_IN16)/ADC_ETC:CH1_XBAR_TRIG,0(XBAR1_XBAR_IN16)/ADC_ETC:CH1_XBAR_TRIG,1(XBAR1_XBAR_IN16)/ADC_ETC:CH1_XBAR_TRIG,2(XBAR1_XBAR_IN16)/ADC_ETC:CH1_XBAR_TRIG,3(XBAR1_XBAR_IN16);XBARA:OUT,16(XBAR1_XBAR_INOUT16)/XBARA:IN,16(XBAR1_XBAR_IN16);ENC1:POSMATCH(XBAR1_XBAR_INOUT16)/ENC2:POSMATCH(XBAR1_XBAR_INOUT16)/ENC1:PHASE,A(XBAR1_XBAR_IN16)/ENC1:PHASE,B(XBAR1_XBAR_IN16)/ENC1:INDEX(XBAR1_XBAR_IN16)/ENC1:HOME(XBAR1_XBAR_IN16)/ENC1:TRG(XBAR1_XBAR_IN16)/ENC2:PHASE,A(XBAR1_XBAR_IN16)/ENC2:PHASE,B(XBAR1_XBAR_IN16)/ENC2:INDEX(XBAR1_XBAR_IN16)/ENC2:HOME(XBAR1_XBAR_IN16)/ENC2:TRG(XBAR1_XBAR_IN16);;;;;SRC:BOOT_CFG,0(SRC_BT_CFG0);;;;;;;;;;;
141;GPIO_EMC_17;;;;GPIO2:gpio_io,17(GPIO2_IO17);;;SAI3:MCLK(SAI3_MCLK);;SEMC:ADDR,01(SEMC_ADDR01);;;;;;;;;;;;;;;;;;;;SRC:BOOT_MODE,1(SRC_BOOT_MODE1);;;;;;;;;MQS:LEFT(MQS_LEFT);;
142;GPIO_EMC_16;;;;GPIO2:gpio_io,16(GPIO2_IO16);;;SAI2:MCLK(SAI2_MCLK);;SEMC:ADDR,00(SEMC_ADDR00);;;;;;;;;;;;;;;;;;;;SRC:BOOT_MODE,0(SRC_BOOT_MODE0);;;;;;;;;MQS:RIGHT(MQS_RIGHT);;
143;GPIO_EMC_15;;;;GPIO2:gpio_io,15(GPIO2_IO15);LPUART1:TRG(XBAR1_XBAR_IN15)/LPUART2:TRG(XBAR1_XBAR_IN15)/LPUART3:TRG(XBAR1_XBAR_IN15)/LPUART4:TRG(XBAR1_XBAR_IN15)/LPUART5:TRG(XBAR1_XBAR_IN15)/LPUART6:TRG(XBAR1_XBAR_IN15)/LPUART7:TRG(XBAR1_XBAR_IN15)/LPUART8:TRG(XBAR1_XBAR_IN15)/LPUART6:RTS_B(LPUART6_RTS_B);LPSPI1:TRG(XBAR1_XBAR_IN15)/LPSPI2:TRG(XBAR1_XBAR_IN15)/LPSPI3:TRG(XBAR1_XBAR_IN15)/LPSPI4:TRG(XBAR1_XBAR_IN15);SAI1:RX_SYNC(SAI1_RX_SYNC);PWM1:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT15)/PWM1:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT15)/PWM1:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT15)/PWM1:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT15)/PWM2:OUT_TRIG0_1,0(XBAR1_XBAR_INOUT15)/PWM2:OUT_TRIG0_1,1(XBAR1_XBAR_INOUT15)/PWM2:OUT_TRIG0_1,2(XBAR1_XBAR_INOUT15)/PWM2:OUT_TRIG0_1,3(XBAR1_XBAR_INOUT15)/PWM1:EXT,A0(XBAR1_XBAR_IN15)/PWM1:EXT,A1(XBAR1_XBAR_IN15)/PWM1:EXT,A2(XBAR1_XBAR_IN15)/PWM1:EXT,A3(XBAR1_XBAR_IN15)/PWM1:EXT_SYNC,0(XBAR1_XBAR_IN15)/PWM1:EXT_SYNC,1(XBAR1_XBAR_IN15)/PWM1:EXT_SYNC,2(XBAR1_XBAR_IN15)/PWM1:EXT_SYNC,3(XBAR1_XBAR_IN15)/PWM1:EXT_CLK(XBAR1_XBAR_IN15)/PWM1:FAULT,0(XBAR1_XBAR_IN15)/PWM1:FAULT,1(XBAR1_XBAR_IN15)/PWM1:FAULT,2(XBAR1_XBAR_IN15)/PWM1:FAULT,3(XBAR1_XBAR_IN15)/PWM1:EXT_FORCE(XBAR1_XBAR_IN15)/PWM2:EXT,A0(XBAR1_XBAR_IN15)/PWM2:EXT,A1(XBAR1_XBAR_IN15)/PWM2:EXT,A2(XBAR1_XBAR_IN15)/PWM2:EXT,A3(XBAR1_XBAR_IN15)/PWM2:EXT_SYNC,0(XBAR1_XBAR_IN15)/PWM2:EXT_SYNC,1(XBAR1_XBAR_IN15)/PWM2:EXT_SYNC,2(XBAR1_XBAR_IN15)/PWM2:EXT_SYNC,3(XBAR1_XBAR_IN15)/PWM2:EXT_CLK(XBAR1_XBAR_IN15)/PWM2:FAULT,0(XBAR1_XBAR_IN15)/PWM2:FAULT,1(XBAR1_XBAR_IN15)/PWM2:EXT_FORCE(XBAR1_XBAR_IN15);SEMC:ADDR,10(SEMC_ADDR10);FLEXIO1:TRIG,0(XBAR1_XBAR_IN15)/FLEXIO1:TRIG,1(XBAR1_XBAR_IN15);CMP1:OUT(XBAR1_XBAR_INOUT15)/CMP2:OUT(XBAR1_XBAR_INOUT15)/CMP3:OUT(XBAR1_XBAR_INOUT15)/CMP4:OUT(XBAR1_XBAR_INOUT15)/CMP1:SAMPLE(XBAR1_XBAR_IN15)/CMP2:SAMPLE(XBAR1_XBAR_IN15)/CMP3:SAMPLE(XBAR1_XBAR_IN15)/CMP4:SAMPLE(XBAR1_XBAR_IN15);;TMR1:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT15)/TMR1:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT15)/TMR1:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT15)/TMR1:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT15)/TMR2:TIMER_OUTPUT,0(XBAR1_XBAR_INOUT15)/TMR2:TIMER_OUTPUT,1(XBAR1_XBAR_INOUT15)/TMR2:TIMER_OUTPUT,2(XBAR1_XBAR_INOUT15)/TMR2:TIMER_OUTPUT,3(XBAR1_XBAR_INOUT15)/TMR1:TIMER_INPUT,0(XBAR1_XBAR_IN15)/TMR1:TIMER_INPUT,1(XBAR1_XBAR_IN15)/TMR1:TIMER_INPUT,2(XBAR1_XBAR_IN15)/TMR1:TIMER_INPUT,3(XBAR1_XBAR_IN15)/TMR2:TIMER_INPUT,0(XBAR1_XBAR_IN15)/TMR2:TIMER_INPUT,1(XBAR1_XBAR_IN15)/TMR2:TIMER_INPUT,2(XBAR1_XBAR_IN15)/TMR2:TIMER_INPUT,3(XBAR1_XBAR_IN15);;LPI2C1:TRG(XBAR1_XBAR_IN15)/LPI2C2:TRG(XBAR1_XBAR_IN15)/LPI2C3:TRG(XBAR1_XBAR_IN15)/LPI2C4:TRG(XBAR1_XBAR_IN15);;PIT:TRIGGER,0(XBAR1_XBAR_INOUT15)/PIT:TRIGGER,1(XBAR1_XBAR_INOUT15)/PIT:TRIGGER,2(XBAR1_XBAR_INOUT15)/PIT:TRIGGER,3(XBAR1_XBAR_INOUT15);EWM:IN(XBAR1_XBAR_IN15);DMA0:DONE,0(XBAR1_XBAR_INOUT15)/DMA0:DONE,1(XBAR1_XBAR_INOUT15)/DMA0:DONE,2(XBAR1_XBAR_INOUT15)/DMA0:DONE,3(XBAR1_XBAR_INOUT15)/DMA0:DONE,4(XBAR1_XBAR_INOUT15)/DMA0:DONE,5(XBAR1_XBAR_INOUT15)/DMA0:DONE,6(XBAR1_XBAR_INOUT15)/DMA0:DONE,7(XBAR1_XBAR_INOUT15)/DMA0:REQ,30(XBAR1_XBAR_IN15)/DMA0:REQ,31(XBAR1_XBAR_IN15)/DMA0:REQ,94(XBAR1_XBAR_IN15)/DMA0:REQ,95(XBAR1_XBAR_IN15);AOI:OUT,0(XBAR1_XBAR_INOUT15)/AOI:OUT,1(XBAR1_XBAR_INOUT15)/AOI:OUT,2(XBAR1_XBAR_INOUT15)/AOI:OUT,3(XBAR1_XBAR_INOUT15);LOGIC:LOGIC_LOW(XBAR1_XBAR_INOUT15)/LOGIC:LOGIC_HIGH(XBAR1_XBAR_INOUT15);ADC_ETC:CH0_XBAR_COCO,0(XBAR1_XBAR_INOUT15)/ADC_ETC:CH0_XBAR_COCO,1(XBAR1_XBAR_INOUT15)/ADC_ETC:CH0_XBAR_COCO,2(XBAR1_XBAR_INOUT15)/ADC_ETC:CH0_XBAR_COCO,3(XBAR1_XBAR_INOUT15)/ADC_ETC:CH1_XBAR_COCO,0(XBAR1_XBAR_INOUT15)/ADC_ETC:CH1_XBAR_COCO,1(XBAR1_XBAR_INOUT15)/ADC_ETC:CH1_XBAR_COCO,2(XBAR1_XBAR_INOUT15)/ADC_ETC:CH1_XBAR_COCO,3(XBAR1_XBAR_INOUT15)/ADC_ETC:CH0_XBAR_TRIG,0(XBAR1_XBAR_IN15)/ADC_ETC:CH0_XBAR_TRIG,1(XBAR1_XBAR_IN15)/ADC_ETC:CH0_XBAR_TRIG,2(XBAR1_XBAR_IN15)/ADC_ETC:CH0_XBAR_TRIG,3(XBAR1_XBAR_IN15)/ADC_ETC:CH1_XBAR_TRIG,0(XBAR1_XBAR_IN15)/ADC_ETC:CH1_XBAR_TRIG,1(XBAR1_XBAR_IN15)/ADC_ETC:CH1_XBAR_TRIG,2(XBAR1_XBAR_IN15)/ADC_ETC:CH1_XBAR_TRIG,3(XBAR1_XBAR_IN15);XBARA:OUT,15(XBAR1_XBAR_INOUT15)/XBARA:IN,15(XBAR1_XBAR_IN15);ENC1:POSMATCH(XBAR1_XBAR_INOUT15)/ENC2:POSMATCH(XBAR1_XBAR_INOUT15)/ENC1:PHASE,A(XBAR1_XBAR_IN15)/ENC1:PHASE,B(XBAR1_XBAR_IN15)/ENC1:INDEX(XBAR1_XBAR_IN15)/ENC1:HOME(XBAR1_XBAR_IN15)/ENC1:TRG(XBAR1_XBAR_IN15)/ENC2:PHASE,A(XBAR1_XBAR_IN15)/ENC2:PHASE,B(XBAR1_XBAR_IN15)/ENC2:INDEX(XBAR1_XBAR_IN15)/ENC2:HOME(XBAR1_XBAR_IN15)/ENC2:TRG(XBAR1_XBAR_IN15);;;;CAN1:RX(FLEXCAN1_RX);;;;;;WDOG1:WDOG_B(WDOG1_B);;;;;;
144;NVCC_GPIO6;;;;;;;;;;;;SUPPLY:NVCC_GPIO,6(NVCC_GPIO6);;;;;;;;;;;;;;;;;;;;;;;;;;;;

Functions

BOARD_InitPins
#;Peripheral;Signal;Arrow;Routed pin/signal;Label;Identifier;Power group;Direction;GPIO initial state;GPIO interrupt;Slew rate;Software Input On;Open drain;Speed;Drive strength;Pull/Keeper select;Pull/Keeper enable;Pull Up/Down Config;Hysteresis enable;Digital filter;Digital filter clock select;Digital filter duration;On Die Termination;DDR/CMOS Input Mode;DDR Select;Do_trim Field;Do_trim_padn Field
107;JTAG;TDO;<-;[107] GPIO_AD_B0_04;;n/a;NVCC_GPIO (0V);Input;n/a;n/a;Fast;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Up;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
108;JTAG;TDI;<-;[108] GPIO_AD_B0_03;;n/a;NVCC_GPIO (0V);Input;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/4;Pull;Enabled;47K Ohm Pull Up;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
109;JTAG;MOD;<-;[109] GPIO_AD_B0_02;;n/a;NVCC_GPIO (0V);Input;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/4;Pull;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
110;JTAG;TCK;<-;[110] GPIO_AD_B0_01;;n/a;NVCC_GPIO (0V);Input;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/4;Pull;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
111;JTAG;TMS;<-;[111] GPIO_AD_B0_00;;n/a;NVCC_GPIO (0V);Input;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/4;Pull;Enabled;47K Ohm Pull Up;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
106;JTAG;TRSTB;<-;[106] GPIO_AD_B0_05;;n/a;NVCC_GPIO (0V);Input;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/4;Pull;Enabled;47K Ohm Pull Up;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
115;USB;OTG1_PWR;->;[115] GPIO_EMC_41;;n/a;NVCC_GPIO (0V);Output;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
57;XTALOSC24M;RTC_XTALI;<-;[57] RTC_XTALI;;n/a;;Input;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
58;XTALOSC24M;RTC_XTALO;->;[58] RTC_XTALO;;n/a;;Output;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
67;XTALOSC24M;XTALI;<-;[67] XTALI;;n/a;;Input;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
68;XTALOSC24M;XTALO;->;[68] XTALO;;n/a;;Output;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
32;CAN1;RX;<-;[32] GPIO_SD_B1_01;;n/a;NVCC_GPIO (0V);Input;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
33;CAN1;TX;->;[33] GPIO_SD_B1_00;;n/a;NVCC_GPIO (0V);Output;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
19;FLEXSPI;FLEXSPI_A_SS0_B;->;[19] GPIO_SD_B1_11;;n/a;NVCC_GPIO (0V);Output;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
21;FLEXSPI;FLEXSPI_A_DATA1;->;[21] GPIO_SD_B1_10;;n/a;NVCC_GPIO (0V);Output;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
22;FLEXSPI;FLEXSPI_A_DATA2;->;[22] GPIO_SD_B1_09;;n/a;NVCC_GPIO (0V);Output;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
23;FLEXSPI;FLEXSPI_A_DATA0;->;[23] GPIO_SD_B1_08;;n/a;NVCC_GPIO (0V);Output;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
24;FLEXSPI;FLEXSPI_A_SCLK;->;[24] GPIO_SD_B1_07;;n/a;NVCC_GPIO (0V);Output;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
16;LPI2C1;SCL;<->;[16] GPIO_EMC_02;;n/a;NVCC_GPIO (0V);Input/Output;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
15;LPI2C1;SDA;<->;[15] GPIO_EMC_03;;n/a;NVCC_GPIO (0V);Input/Output;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
100;ENET;REF_CLK;-;[100] GPIO_AD_B0_08;;n/a;NVCC_GPIO (0V);Not Specified;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
99;ENET;RX_DATA, 1;<-;[99] GPIO_AD_B0_09;;n/a;NVCC_GPIO (0V);Input;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
95;ENET;TX_EN;->;[95] GPIO_AD_B0_13;;n/a;NVCC_GPIO (0V);Output;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
94;ENET;TX_DATA, 0;->;[94] GPIO_AD_B0_14;;n/a;NVCC_GPIO (0V);Output;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
93;ENET;TX_DATA, 1;->;[93] GPIO_AD_B0_15;;n/a;NVCC_GPIO (0V);Output;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
45;ENET;MDC;->;[45] GPIO_SD_B0_03;;n/a;NVCC_SD0 (0V);Output;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
46;ENET;MDIO;<->;[46] GPIO_SD_B0_02;;n/a;NVCC_SD0 (0V);Input/Output;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
79;PWM1;B, 2;-;[79] GPIO_AD_B1_11;;n/a;NVCC_GPIO (0V);Not Specified;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
80;PWM1;A, 2;-;[80] GPIO_AD_B1_10;;n/a;NVCC_GPIO (0V);Not Specified;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
83;PWM1;B, 0;-;[83] GPIO_AD_B1_07;;n/a;NVCC_GPIO (0V);Not Specified;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
84;PWM1;A, 0;-;[84] GPIO_AD_B1_06;;n/a;NVCC_GPIO (0V);Not Specified;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
82;PWM1;A, 1;-;[82] GPIO_AD_B1_08;;n/a;NVCC_GPIO (0V);Not Specified;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
81;PWM1;B, 1;-;[81] GPIO_AD_B1_09;;n/a;NVCC_GPIO (0V);Not Specified;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
121;LPSPI4;SDI;-;[121] GPIO_EMC_35;;n/a;NVCC_GPIO (0V);Not Specified;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
123;LPSPI4;PCS0;-;[123] GPIO_EMC_33;;n/a;NVCC_GPIO (0V);Not Specified;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
124;LPSPI4;SCK;-;[124] GPIO_EMC_32;;n/a;NVCC_GPIO (0V);Not Specified;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
117;LPUART5;RX;<-;[117] GPIO_EMC_39;;n/a;NVCC_GPIO (0V);Input;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
118;LPUART5;TX;->;[118] GPIO_EMC_38;;n/a;NVCC_GPIO (0V);Output;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
119;LPUART5;RTS_B;->;[119] GPIO_EMC_37;;n/a;NVCC_GPIO (0V);Output;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
120;LPUART5;CTS_B;<-;[120] GPIO_EMC_36;;n/a;NVCC_GPIO (0V);Input;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
101;LPUART1;RX;<-;[101] GPIO_AD_B0_07;;n/a;NVCC_GPIO (0V);Input;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
105;LPUART1;TX;->;[105] GPIO_AD_B0_06;;n/a;NVCC_GPIO (0V);Output;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
28;LPI2C4;SDA;<->;[28] GPIO_SD_B1_03;;n/a;NVCC_GPIO (0V);Input/Output;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
30;LPI2C4;SCL;<->;[30] GPIO_SD_B1_02;;n/a;NVCC_GPIO (0V);Input/Output;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
87;CMP2;IN, 3;<-;[87] GPIO_AD_B1_05;;n/a;NVCC_GPIO (0V);Input;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
89;ADC1;IN, 4;<-;[89] GPIO_AD_B1_03;;n/a;NVCC_GPIO (0V);Input;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
89;CMP4;IN, 2;<-;[89] GPIO_AD_B1_03;;n/a;NVCC_GPIO (0V);Input;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
90;ADC2;IN, 3;<-;[90] GPIO_AD_B1_02;;n/a;NVCC_GPIO (0V);Input;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
90;CMP3;IN, 2;<-;[90] GPIO_AD_B1_02;;n/a;NVCC_GPIO (0V);Input;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
91;ADC1;IN, 3;<-;[91] GPIO_AD_B1_01;;n/a;NVCC_GPIO (0V);Input;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
91;CMP2;IN, 2;<-;[91] GPIO_AD_B1_01;;n/a;NVCC_GPIO (0V);Input;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
96;ADC1;IN, 0;<-;[96] GPIO_AD_B0_12;;n/a;NVCC_GPIO (0V);Input;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
74;ADC1;IN, 15;<-;[74] GPIO_AD_B1_15;;n/a;NVCC_GPIO (0V);Input;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
74;CMP4;IN, 6;<-;[74] GPIO_AD_B1_15;;n/a;NVCC_GPIO (0V);Input;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
74;ADC2;IN, 15;<-;[74] GPIO_AD_B1_15;;n/a;NVCC_GPIO (0V);Input;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
42;LPSPI1;SDI;-;[42] GPIO_SD_B0_05;;n/a;NVCC_SD0 (0V);Not Specified;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
43;LPSPI1;SDO;-;[43] GPIO_SD_B0_04;;n/a;NVCC_SD0 (0V);Not Specified;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
122;ENET;CRS;<-;[122] GPIO_EMC_34;;n/a;NVCC_GPIO (0V);Input;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
88;LPSPI4;SDO;-;[88] GPIO_AD_B1_04;;n/a;NVCC_GPIO (0V);Not Specified;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
98;LPSPI1;SCK;-;[98] GPIO_AD_B0_10;;n/a;NVCC_GPIO (0V);Not Specified;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
25;ENET;RX_DATA, 0;<-;[25] GPIO_SD_B1_06;;n/a;NVCC_GPIO (0V);Input;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
92;FLEXSPI;FLEXSPI_A_DATA3;->;[92] GPIO_AD_B1_00;;n/a;NVCC_GPIO (0V);Output;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
97;LPSPI1;PCS0;-;[97] GPIO_AD_B0_11;;n/a;NVCC_GPIO (0V);Not Specified;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
76;ADC2;IN, 13;<-;[76] GPIO_AD_B1_13;;n/a;NVCC_GPIO (0V);Input;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
76;ADC1;IN, 13;<-;[76] GPIO_AD_B1_13;;n/a;NVCC_GPIO (0V);Input;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
76;CMP2;IN, 6;<-;[76] GPIO_AD_B1_13;;n/a;NVCC_GPIO (0V);Input;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
75;ADC2;IN, 14;<-;[75] GPIO_AD_B1_14;;n/a;NVCC_GPIO (0V);Input;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
75;CMP3;IN, 6;<-;[75] GPIO_AD_B1_14;;n/a;NVCC_GPIO (0V);Input;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
75;ADC1;IN, 14;<-;[75] GPIO_AD_B1_14;;n/a;NVCC_GPIO (0V);Input;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
1;GPIO2;gpio_io, 14;-;[1] GPIO_EMC_14;;n/a;NVCC_GPIO (0V);Not Specified;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
2;GPIO2;gpio_io, 13;-;[2] GPIO_EMC_13;;n/a;NVCC_GPIO (0V);Not Specified;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
3;GPIO2;gpio_io, 12;-;[3] GPIO_EMC_12;;n/a;NVCC_GPIO (0V);Not Specified;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
4;GPIO2;gpio_io, 11;-;[4] GPIO_EMC_11;;n/a;NVCC_GPIO (0V);Not Specified;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
7;GPIO2;gpio_io, 10;-;[7] GPIO_EMC_10;;n/a;NVCC_GPIO (0V);Not Specified;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
8;GPIO2;gpio_io, 09;-;[8] GPIO_EMC_09;;n/a;NVCC_GPIO (0V);Not Specified;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
9;GPIO2;gpio_io, 08;-;[9] GPIO_EMC_08;;n/a;NVCC_GPIO (0V);Not Specified;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
10;GPIO2;gpio_io, 07;-;[10] GPIO_EMC_07;;n/a;NVCC_GPIO (0V);Not Specified;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
12;GPIO2;gpio_io, 06;-;[12] GPIO_EMC_06;;n/a;NVCC_GPIO (0V);Not Specified;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
13;GPIO2;gpio_io, 05;-;[13] GPIO_EMC_05;;n/a;NVCC_GPIO (0V);Not Specified;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
14;GPIO2;gpio_io, 04;-;[14] GPIO_EMC_04;;n/a;NVCC_GPIO (0V);Not Specified;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
17;GPIO2;gpio_io, 01;-;[17] GPIO_EMC_01;;n/a;NVCC_GPIO (0V);Not Specified;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
18;GPIO2;gpio_io, 00;-;[18] GPIO_EMC_00;;n/a;NVCC_GPIO (0V);Not Specified;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
26;GPIO3;gpio_io, 25;-;[26] GPIO_SD_B1_05;;n/a;NVCC_GPIO (0V);Not Specified;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
27;GPIO3;gpio_io, 24;-;[27] GPIO_SD_B1_04;;n/a;NVCC_GPIO (0V);Not Specified;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
41;GPIO3;gpio_io, 19;-;[41] GPIO_SD_B0_06;;n/a;NVCC_SD0 (0V);Not Specified;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
47;GPIO3;gpio_io, 14;-;[47] GPIO_SD_B0_01;;n/a;NVCC_SD0 (0V);Not Specified;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
48;GPIO3;gpio_io, 13;-;[48] GPIO_SD_B0_00;;n/a;NVCC_SD0 (0V);Not Specified;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
53;GPIO5;gpio_io, 01;-;[53] PMIC_ON_REQ;;n/a;VDD_SNVS_IN (0V);Not Specified;n/a;n/a;Slow;Disabled;Enabled;medium(100-150MHz);R0/4;Pull;Enabled;100K Ohm Pull Up;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
54;GPIO5;gpio_io, 02;-;[54] PMIC_STBY_REQ;;n/a;VDD_SNVS_IN (0V);Not Specified;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/4;Pull;Disabled;100K Ohm Pull Up;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
78;GPIO1;gpio_io, 28;<-;[78] GPIO_AD_B1_12;;n/a;NVCC_GPIO (0V);Not Specified;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
78;ADC2;IN, 12;<-;[78] GPIO_AD_B1_12;;n/a;NVCC_GPIO (0V);Input;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
78;CMP1;IN, 6;<-;[78] GPIO_AD_B1_12;;n/a;NVCC_GPIO (0V);Input;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
78;ADC1;IN, 12;<-;[78] GPIO_AD_B1_12;;n/a;NVCC_GPIO (0V);Input;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
116;GPIO3;gpio_io, 08;-;[116] GPIO_EMC_40;;n/a;NVCC_GPIO (0V);Not Specified;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
125;PWM2;B, 2;-;[125] GPIO_EMC_31;;n/a;NVCC_GPIO (0V);Not Specified;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
126;PWM2;A, 2;-;[126] GPIO_EMC_30;;n/a;NVCC_GPIO (0V);Not Specified;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
127;PWM2;B, 3;-;[127] GPIO_EMC_29;;n/a;NVCC_GPIO (0V);Not Specified;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Pull;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
128;PWM2;A, 3;-;[128] GPIO_EMC_28;;n/a;NVCC_GPIO (0V);Not Specified;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
133;LPUART2;RX;<-;[133] GPIO_EMC_23;;n/a;NVCC_GPIO (0V);Input;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
136;LPUART2;TX;->;[136] GPIO_EMC_22;;n/a;NVCC_GPIO (0V);Output;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
137;LPUART2;RTS_B;->;[137] GPIO_EMC_21;;n/a;NVCC_GPIO (0V);Output;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
138;LPUART2;CTS_B;<-;[138] GPIO_EMC_20;;n/a;NVCC_GPIO (0V);Input;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a

