
Release 14.7 - Simulation Model Generator Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line: simgen -p xc6vlx75tff484-3 -lang verilog -intstyle default -lp
/home/administrator/Development/ -msg __xps/ise/xmsgprops.lst -s isim -tb -m
behavioral bfm_system.mhs 

MHS file              : /.../devl/bfmsim/bfm_system.mhs
Language (-lang)      : Verilog 
Flow (-flow)      : ISE 
Simulation Model (-m) : Behavioral
Simulator (-s)        : ISE Simulator (ISIM)
Part (-p) [ family ]  : xc6vlx75tff484-3 [ virtex6 ]
External memory simulation (-external_mem_sim) : FALSE 

Output directory (-od):
/home/administrator/Development/test_rig/pcores/axi_lite_ram_v1_00_a/devl/bfmsim
/

Library Path (-lp): /home/administrator/Development/


Simulation Model Generator started ...

Reading MHS file ...
lp : /home/administrator/Development/

Reading MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_bus - tcl is
   overriding PARAMETER C_BASEFAMILY value to virtex6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_bus - 2 master(s) : 1 slave(s) 
WARNING:EDK:3977 - axi4 protocol type BUSIF: S_AXI of IPINSTANCE: bfm_memory 
   connected with axi4lite type BUSIF: M_AXI_LITE of IPINSTANCE: bfm_processor.
WARNING:EDK:3977 - axi4 protocol type BUSIF: S_AXI of IPINSTANCE: bfm_memory 
   connected with AXI4LITE type BUSIF: M_AXI of IPINSTANCE: axi_lite_ram_inst.

Checking port drivers...
WARNING:EDK:4180 - PORT: S_AXI_AWUSER, CONNECTOR: AWUSER - No driver found. Port
   will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/cdn_axi4_slave_bfm_w
   rap_v2_01_b/data/cdn_axi4_slave_bfm_wrap_v2_1_0.mpd line 107 
WARNING:EDK:4180 - PORT: S_AXI_WUSER, CONNECTOR: WUSER - No driver found. Port
   will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/cdn_axi4_slave_bfm_w
   rap_v2_01_b/data/cdn_axi4_slave_bfm_wrap_v2_1_0.mpd line 113 
WARNING:EDK:4180 - PORT: S_AXI_ARUSER, CONNECTOR: ARUSER - No driver found. Port
   will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/cdn_axi4_slave_bfm_w
   rap_v2_01_b/data/cdn_axi4_slave_bfm_wrap_v2_1_0.mpd line 131 
WARNING:EDK:4180 - PORT: slave_addr_offset, CONNECTOR: SLAVE_ADDR_OFFSET - No
   driver found. Port will be driven to GND -
   /home/administrator/Development/test_rig/pcores/axi_lite_ram_v1_00_a/data/axi
   _lite_ram_v2_1_0.mpd line 32 
WARNING:EDK:4181 - PORT: S_AXI_BUSER, CONNECTOR: BUSER - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/cdn_axi4_slave_bfm_w
   rap_v2_01_b/data/cdn_axi4_slave_bfm_wrap_v2_1_0.mpd line 118 
WARNING:EDK:4181 - PORT: S_AXI_RUSER, CONNECTOR: RUSER - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/cdn_axi4_slave_bfm_w
   rap_v2_01_b/data/cdn_axi4_slave_bfm_wrap_v2_1_0.mpd line 138 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4lite_bus; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_bus - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION SIMGEN_SYSLEVEL_UPDATE_PROC...

Elaborating instances ...

Generating simulation files ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...

Constructing platform-level signal connectivity ...
WARNING:EDK:504 - (GLOBAL) - atleast 1 toplevel output/input needs to be
   defined!

Writing HDL ...

Generating simulator compile script ...

Generating simulator helper scripts ...
Simulation Model Generator done!

