# //  Questa Sim-64
# //  Version 2024.2 linux_x86_64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
do run.do
# QuestaSim-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 21:00:18 on Mar 04,2025
# vlog -reportprogress 300 sync_write2r.sv "+acc" 
# -- Compiling module sync_write2r
# 
# Top level modules:
# 	sync_write2r
# End time: 21:00:19 on Mar 04,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 21:00:19 on Mar 04,2025
# vlog -reportprogress 300 sync_read2w.sv "+acc" 
# -- Compiling module sync_read2w
# 
# Top level modules:
# 	sync_read2w
# End time: 21:00:19 on Mar 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 21:00:19 on Mar 04,2025
# vlog -reportprogress 300 writeptr_full.sv "+acc" 
# -- Compiling module writeptr_full
# 
# Top level modules:
# 	writeptr_full
# End time: 21:00:19 on Mar 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 21:00:19 on Mar 04,2025
# vlog -reportprogress 300 readptr_empty.sv "+acc" 
# -- Compiling module readptr_empty
# 
# Top level modules:
# 	readptr_empty
# End time: 21:00:19 on Mar 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 21:00:19 on Mar 04,2025
# vlog -reportprogress 300 fifomem.sv "+acc" 
# -- Compiling module fifomem
# 
# Top level modules:
# 	fifomem
# End time: 21:00:19 on Mar 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 21:00:19 on Mar 04,2025
# vlog -reportprogress 300 Asynch_fifo_top.sv "+acc" 
# -- Compiling module Asynch_fifo_top
# 
# Top level modules:
# 	Asynch_fifo_top
# End time: 21:00:20 on Mar 04,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 21:00:20 on Mar 04,2025
# vlog -reportprogress 300 fifo_uvm_tb_top.sv 
# ** Note: (vlog-2286) fifo_uvm_tb_top.sv(4): Using implicit +incdir+/pkgs/mentor/questa/2024.2/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package fifo_uvm_tb_top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface intfc
# -- Compiling module fifo_uvm_tb_top
# 
# Top level modules:
# 	fifo_uvm_tb_top
# End time: 21:00:21 on Mar 04,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -coverage -vopt work.fifo_uvm_tb_top 
# Start time: 21:00:21 on Mar 04,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.intfc(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.fifo_uvm_tb_top_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.fifo_uvm_tb_top(fast)
# Loading work.Asynch_fifo_top(fast)
# Loading work.sync_write2r(fast)
# Loading work.sync_read2w(fast)
# Loading work.writeptr_full(fast)
# Loading work.readptr_empty(fast)
# Loading work.fifomem(fast)
# Loading /pkgs/mentor/questa/2024.2/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO fifo_test.sv(12) @ 0: uvm_test_top [you are in uvm test class] Inside new!!
# UVM_INFO @ 0: reporter [RNTST] Running test uvmtest...
# UVM_INFO fifo_test.sv(18) @ 0: uvm_test_top [you are in uvm test class] Inside build Phase!!
# UVM_INFO fifo_env.sv(9) @ 0: uvm_test_top.env [you are in fifo_env class] Inside new!!
# Report Stats fifo_log
# UVM_INFO fifo_env.sv(14) @ 0: uvm_test_top.env [you are in fifo_env class] Inside build_phase!!
# UVM_INFO agent.sv(10) @ 0: uvm_test_top.env.agnt [you are in agent class] Inside new!!
# UVM_INFO fifo_scoreboard.sv(12) @ 0: uvm_test_top.env.scb [You are in scoreboard class] Inside new!!
# UVM_INFO fifo_coverage.sv(112) @ 0: uvm_test_top.env.cov [COVERAGE CLASS] Inside Constructor!
# UVM_INFO agent.sv(17) @ 0: uvm_test_top.env.agnt [you are in agent class] Inside build phase!!
# UVM_INFO sequencer.sv(9) @ 0: uvm_test_top.env.agnt.seq [You are in Sequencer Class] Inside New!!
# UVM_INFO driver.sv(8) @ 0: uvm_test_top.env.agnt.driv [You are in Driver class] Inside New!
# UVM_INFO monitor.sv(9) @ 0: uvm_test_top.env.agnt.mon [You are in Monitor class] Inside New!!
# UVM_INFO driver.sv(12) @ 0: uvm_test_top.env.agnt.driv [You are in Driver class] Inside Build_Phase!
# UVM_INFO monitor.sv(14) @ 0: uvm_test_top.env.agnt.mon [You are in Monitor class] Inside Build_phase!
# UVM_INFO sequencer.sv(14) @ 0: uvm_test_top.env.agnt.seq [You are in Sequencer Class] Inside Build_phase!!
# UVM_INFO fifo_scoreboard.sv(17) @ 0: uvm_test_top.env.scb [You are in scoreboard class] Inside Build_phase!!
# UVM_INFO driver.sv(23) @ 0: uvm_test_top.env.agnt.driv [You are in Driver class] Inside Connect_phase!
# UVM_INFO monitor.sv(24) @ 0: uvm_test_top.env.agnt.mon [You are in Monitor class] Inside Connect_phase!
# UVM_INFO sequencer.sv(19) @ 0: uvm_test_top.env.agnt.seq [You are in Sequencer Class] Inside Connect_phase!!
# UVM_INFO agent.sv(26) @ 0: uvm_test_top.env.agnt [you are in agent class] Inside connect phase!!
# UVM_INFO fifo_scoreboard.sv(26) @ 0: uvm_test_top.env.scb [You are in scoreboard class] Connect_phase!!
# UVM_INFO fifo_env.sv(23) @ 0: uvm_test_top.env [you are in fifo_env class] Inside connect_phase!!
# UVM_INFO fifo_test.sv(27) @ 0: uvm_test_top [you are in uvm test class] Inside connect phase!!
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               uvmtest                 -     @471 
#   env                      fifo_env                -     @478 
#     agnt                   agent                   -     @486 
#       driv                 driver                  -     @617 
#         rsp_port           uvm_analysis_port       -     @632 
#         seq_item_port      uvm_seq_item_pull_port  -     @624 
#       mon                  monitor                 -     @640 
#         monitor_port       uvm_analysis_port       -     @648 
#       seq                  sequencer               -     @508 
#         rsp_export         uvm_analysis_export     -     @515 
#         seq_item_export    uvm_seq_item_pull_imp   -     @609 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     cov                    fifo_coverage           -     @500 
#       coverage_port        uvm_analysis_imp        -     @662 
#     scb                    fifo_scoreboard         -     @493 
#       scoreboard_port      uvm_analysis_imp        -     @670 
# --------------------------------------------------------------
# 
# UVM_INFO fifo_test.sv(60) @ 0: uvm_test_top [you are in uvm test class] Inside start of simulation phase!!
# UVM_INFO fifo_test.sv(33) @ 0: uvm_test_top [you are in uvm test class] Inside run phase!!
# 
# UVM_INFO sequence_fifo_wr.sv(8) @ 0: reporter@@fifo_sequence [you are in fifo_sequence class] Inside new!!
# 
# UVM_INFO fifo_env.sv(31) @ 0: uvm_test_top.env [you are in fifo_env class] Inside run_phase!!
# 
# UVM_INFO fifo_scoreboard.sv(31) @ 0: uvm_test_top.env.scb [You are in scoreboard class] Inside Run_phase!!
# 
# UVM_INFO agent.sv(33) @ 0: uvm_test_top.env.agnt [you are in agent class] Inside run phase!!
# 
# UVM_INFO monitor.sv(29) @ 0: uvm_test_top.env.agnt.mon [You are in Monitor class] Inside Run_phase!
# 
# UVM_INFO driver.sv(29) @ 0: uvm_test_top.env.agnt.driv [You are in Driver class] Inside run_phase!
# 
# UVM_INFO sequence_fifo_wr.sv(17) @ 0: reporter@@fifo_sequence [you are in fifo_sequence class] Generate new item: w_inc =0, r_inc =1,data_in =20
# 
####################################### you are in reset body ####################################################
# UVM_INFO sequence_fifo_wr.sv(32) @ 10: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Inside Constructor!
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 10: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =183
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO monitor.sv(47) @ 14: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=14,w_inc=1,r_inc=0,wdata=183,wfull=0,hfull=0,rempty=1,hempty=0,waddr=0,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 14: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=183, wfull=0
# 
# UVM_INFO driver.sv(56) @ 14: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=14,w_inc=1,r_inc=0,wdata=183,full=0,empty=1,waddr=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 14: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 14: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 14: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =196
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 18: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=18,w_inc=1,r_inc=0,wdata=196,full=0,empty=1,waddr=1
# 
# UVM_INFO monitor.sv(47) @ 18: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=18,w_inc=1,r_inc=0,wdata=196,wfull=0,hfull=0,rempty=1,hempty=0,waddr=1,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 18: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=196, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 18: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 1
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 18: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 18: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =167
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 22: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=22,w_inc=1,r_inc=0,wdata=167,full=0,empty=1,waddr=2
# 
# UVM_INFO monitor.sv(47) @ 22: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=22,w_inc=1,r_inc=0,wdata=167,wfull=0,hfull=0,rempty=1,hempty=0,waddr=2,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 22: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=167, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 22: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 2
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 22: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 22: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =34
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 26: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=26,w_inc=1,r_inc=0,wdata=34,full=0,empty=1,waddr=3
# 
# UVM_INFO monitor.sv(47) @ 26: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=26,w_inc=1,r_inc=0,wdata=34,wfull=0,hfull=0,rempty=1,hempty=0,waddr=3,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 26: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 34, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 26: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 3
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 26: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 26: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =175
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 30: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=30,w_inc=1,r_inc=0,wdata=175,full=0,empty=1,waddr=4
# 
# UVM_INFO monitor.sv(47) @ 30: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=30,w_inc=1,r_inc=0,wdata=175,wfull=0,hfull=0,rempty=1,hempty=1,waddr=4,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 30: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=175, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 30: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 4
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 30: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 30: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =88
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 34: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=34,w_inc=1,r_inc=0,wdata=88,full=0,empty=1,waddr=5
# 
# UVM_INFO monitor.sv(47) @ 34: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=34,w_inc=1,r_inc=0,wdata=88,wfull=0,hfull=0,rempty=1,hempty=1,waddr=5,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 34: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 88, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 34: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 5
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 34: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 34: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =51
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 38: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=38,w_inc=1,r_inc=0,wdata=51,full=0,empty=0,waddr=6
# 
# UVM_INFO monitor.sv(47) @ 38: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=38,w_inc=1,r_inc=0,wdata=51,wfull=0,hfull=0,rempty=0,hempty=1,waddr=6,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 38: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 51, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 38: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 6
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 38: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 38: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =53
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 42: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=42,w_inc=1,r_inc=0,wdata=53,full=0,empty=0,waddr=7
# 
# UVM_INFO monitor.sv(47) @ 42: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=42,w_inc=1,r_inc=0,wdata=53,wfull=0,hfull=0,rempty=0,hempty=1,waddr=7,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 42: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 53, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 42: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 7
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 42: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 42: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =174
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 46: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=46,w_inc=1,r_inc=0,wdata=174,full=0,empty=0,waddr=8
# 
# UVM_INFO monitor.sv(47) @ 46: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=46,w_inc=1,r_inc=0,wdata=174,wfull=0,hfull=0,rempty=0,hempty=1,waddr=8,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 46: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=174, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 46: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 8
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 46: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 46: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =58
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 50: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=50,w_inc=1,r_inc=0,wdata=58,full=0,empty=0,waddr=9
# 
# UVM_INFO monitor.sv(47) @ 50: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=50,w_inc=1,r_inc=0,wdata=58,wfull=0,hfull=0,rempty=0,hempty=1,waddr=9,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 50: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 58, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 50: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 9
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 50: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 50: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =22
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 54: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=54,w_inc=1,r_inc=0,wdata=22,full=0,empty=0,waddr=10
# 
# UVM_INFO monitor.sv(47) @ 54: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=54,w_inc=1,r_inc=0,wdata=22,wfull=0,hfull=0,rempty=0,hempty=1,waddr=10,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 54: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 22, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 54: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 10
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 54: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 54: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =233
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 58: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=58,w_inc=1,r_inc=0,wdata=233,full=0,empty=0,waddr=11
# 
# UVM_INFO monitor.sv(47) @ 58: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=58,w_inc=1,r_inc=0,wdata=233,wfull=0,hfull=0,rempty=0,hempty=1,waddr=11,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 58: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=233, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 58: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 11
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 58: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 58: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =193
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 62: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=62,w_inc=1,r_inc=0,wdata=193,full=0,empty=0,waddr=12
# 
# UVM_INFO monitor.sv(47) @ 62: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=62,w_inc=1,r_inc=0,wdata=193,wfull=0,hfull=0,rempty=0,hempty=1,waddr=12,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 62: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=193, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 62: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 12
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 62: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 62: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =148
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 66: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=66,w_inc=1,r_inc=0,wdata=148,full=0,empty=0,waddr=13
# 
# UVM_INFO monitor.sv(47) @ 66: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=66,w_inc=1,r_inc=0,wdata=148,wfull=0,hfull=0,rempty=0,hempty=1,waddr=13,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 66: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=148, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 66: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 13
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 66: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 66: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =147
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 70: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=70,w_inc=1,r_inc=0,wdata=147,full=0,empty=0,waddr=14
# 
# UVM_INFO monitor.sv(47) @ 70: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=70,w_inc=1,r_inc=0,wdata=147,wfull=0,hfull=0,rempty=0,hempty=1,waddr=14,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 70: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=147, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 70: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 14
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 70: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 70: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =127
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 74: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=74,w_inc=1,r_inc=0,wdata=127,full=0,empty=0,waddr=15
# 
# UVM_INFO monitor.sv(47) @ 74: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=74,w_inc=1,r_inc=0,wdata=127,wfull=0,hfull=0,rempty=0,hempty=1,waddr=15,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 74: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=127, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 74: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 15
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 74: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 74: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =228
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 78: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=78,w_inc=1,r_inc=0,wdata=228,full=0,empty=0,waddr=16
# 
# UVM_INFO monitor.sv(47) @ 78: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=78,w_inc=1,r_inc=0,wdata=228,wfull=0,hfull=0,rempty=0,hempty=1,waddr=16,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 78: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=228, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 78: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 16
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 78: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 78: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =152
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 82: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=82,w_inc=1,r_inc=0,wdata=152,full=0,empty=0,waddr=17
# 
# UVM_INFO monitor.sv(47) @ 82: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=82,w_inc=1,r_inc=0,wdata=152,wfull=0,hfull=0,rempty=0,hempty=1,waddr=17,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 82: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=152, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 82: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 17
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 82: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 82: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =232
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 86: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=86,w_inc=1,r_inc=0,wdata=232,full=0,empty=0,waddr=18
# 
# UVM_INFO monitor.sv(47) @ 86: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=86,w_inc=1,r_inc=0,wdata=232,wfull=0,hfull=0,rempty=0,hempty=1,waddr=18,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 86: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=232, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 86: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 18
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 86: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 86: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =108
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 90: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=90,w_inc=1,r_inc=0,wdata=108,full=0,empty=0,waddr=19
# 
# UVM_INFO monitor.sv(47) @ 90: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=90,w_inc=1,r_inc=0,wdata=108,wfull=0,hfull=0,rempty=0,hempty=1,waddr=19,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 90: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=108, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 90: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 19
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 90: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 90: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =38
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 94: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=94,w_inc=1,r_inc=0,wdata=38,full=0,empty=0,waddr=20
# 
# UVM_INFO monitor.sv(47) @ 94: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=94,w_inc=1,r_inc=0,wdata=38,wfull=0,hfull=0,rempty=0,hempty=1,waddr=20,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 94: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 38, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 94: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 20
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 94: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 94: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =166
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 98: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=98,w_inc=1,r_inc=0,wdata=166,full=0,empty=0,waddr=21
# 
# UVM_INFO monitor.sv(47) @ 98: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=98,w_inc=1,r_inc=0,wdata=166,wfull=0,hfull=0,rempty=0,hempty=1,waddr=21,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 98: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=166, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 98: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 21
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 98: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 98: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =122
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 102: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=102,w_inc=1,r_inc=0,wdata=122,full=0,empty=0,waddr=22
# 
# UVM_INFO monitor.sv(47) @ 102: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=102,w_inc=1,r_inc=0,wdata=122,wfull=0,hfull=0,rempty=0,hempty=1,waddr=22,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 102: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=122, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 102: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 22
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 102: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 102: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =131
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 106: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=106,w_inc=1,r_inc=0,wdata=131,full=0,empty=0,waddr=23
# 
# UVM_INFO monitor.sv(47) @ 106: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=106,w_inc=1,r_inc=0,wdata=131,wfull=0,hfull=0,rempty=0,hempty=1,waddr=23,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 106: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=131, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 106: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 23
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 106: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 106: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =3
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 110: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=110,w_inc=1,r_inc=0,wdata=3,full=0,empty=0,waddr=24
# 
# UVM_INFO monitor.sv(47) @ 110: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=110,w_inc=1,r_inc=0,wdata=3,wfull=0,hfull=0,rempty=0,hempty=1,waddr=24,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 110: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=  3, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 110: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 24
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 110: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 110: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =19
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 114: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=114,w_inc=1,r_inc=0,wdata=19,full=0,empty=0,waddr=25
# 
# UVM_INFO monitor.sv(47) @ 114: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=114,w_inc=1,r_inc=0,wdata=19,wfull=0,hfull=0,rempty=0,hempty=1,waddr=25,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 114: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 19, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 114: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 25
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 114: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 114: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =240
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 118: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=118,w_inc=1,r_inc=0,wdata=240,full=0,empty=0,waddr=26
# 
# UVM_INFO monitor.sv(47) @ 118: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=118,w_inc=1,r_inc=0,wdata=240,wfull=0,hfull=0,rempty=0,hempty=1,waddr=26,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 118: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=240, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 118: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 26
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 118: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 118: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =82
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 122: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=122,w_inc=1,r_inc=0,wdata=82,full=0,empty=0,waddr=27
# 
# UVM_INFO monitor.sv(47) @ 122: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=122,w_inc=1,r_inc=0,wdata=82,wfull=0,hfull=0,rempty=0,hempty=1,waddr=27,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 122: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 82, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 122: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 27
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 122: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 122: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =186
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 126: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=126,w_inc=1,r_inc=0,wdata=186,full=0,empty=0,waddr=28
# 
# UVM_INFO monitor.sv(47) @ 126: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=126,w_inc=1,r_inc=0,wdata=186,wfull=0,hfull=0,rempty=0,hempty=1,waddr=28,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 126: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=186, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 126: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 28
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 126: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 126: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =164
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 130: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=130,w_inc=1,r_inc=0,wdata=164,full=0,empty=0,waddr=29
# 
# UVM_INFO monitor.sv(47) @ 130: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=130,w_inc=1,r_inc=0,wdata=164,wfull=0,hfull=0,rempty=0,hempty=1,waddr=29,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 130: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=164, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 130: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 29
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 130: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 130: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =115
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 134: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=134,w_inc=1,r_inc=0,wdata=115,full=0,empty=0,waddr=30
# 
# UVM_INFO monitor.sv(47) @ 134: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=134,w_inc=1,r_inc=0,wdata=115,wfull=0,hfull=0,rempty=0,hempty=1,waddr=30,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 134: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=115, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 134: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 30
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 134: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 134: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =223
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 138: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=138,w_inc=1,r_inc=0,wdata=223,full=0,empty=0,waddr=31
# 
# UVM_INFO monitor.sv(47) @ 138: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=138,w_inc=1,r_inc=0,wdata=223,wfull=0,hfull=0,rempty=0,hempty=1,waddr=31,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 138: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=223, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 138: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 31
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 138: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 138: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =36
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 142: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=142,w_inc=1,r_inc=0,wdata=36,full=0,empty=0,waddr=32
# 
# UVM_INFO monitor.sv(47) @ 142: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=142,w_inc=1,r_inc=0,wdata=36,wfull=0,hfull=0,rempty=0,hempty=1,waddr=32,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 142: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 36, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 142: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 32
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 142: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 142: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =21
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 146: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=146,w_inc=1,r_inc=0,wdata=21,full=0,empty=0,waddr=33
# 
# UVM_INFO monitor.sv(47) @ 146: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=146,w_inc=1,r_inc=0,wdata=21,wfull=0,hfull=0,rempty=0,hempty=1,waddr=33,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 146: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 21, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 146: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 33
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 146: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 146: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =156
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 150: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=150,w_inc=1,r_inc=0,wdata=156,full=0,empty=0,waddr=34
# 
# UVM_INFO monitor.sv(47) @ 150: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=150,w_inc=1,r_inc=0,wdata=156,wfull=0,hfull=0,rempty=0,hempty=1,waddr=34,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 150: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=156, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 150: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 34
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 150: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 150: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =105
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 154: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=154,w_inc=1,r_inc=0,wdata=105,full=0,empty=0,waddr=35
# 
# UVM_INFO monitor.sv(47) @ 154: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=154,w_inc=1,r_inc=0,wdata=105,wfull=0,hfull=0,rempty=0,hempty=1,waddr=35,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 154: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=105, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 154: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 35
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 154: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 154: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =158
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 158: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=158,w_inc=1,r_inc=0,wdata=158,full=0,empty=0,waddr=36
# 
# UVM_INFO monitor.sv(47) @ 158: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=158,w_inc=1,r_inc=0,wdata=158,wfull=0,hfull=0,rempty=0,hempty=1,waddr=36,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 158: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=158, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 158: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 36
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 158: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 158: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =68
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 162: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=162,w_inc=1,r_inc=0,wdata=68,full=0,empty=0,waddr=37
# 
# UVM_INFO monitor.sv(47) @ 162: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=162,w_inc=1,r_inc=0,wdata=68,wfull=0,hfull=0,rempty=0,hempty=1,waddr=37,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 162: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 68, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 162: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 37
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 162: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 162: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =195
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 166: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=166,w_inc=1,r_inc=0,wdata=195,full=0,empty=0,waddr=38
# 
# UVM_INFO monitor.sv(47) @ 166: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=166,w_inc=1,r_inc=0,wdata=195,wfull=0,hfull=0,rempty=0,hempty=1,waddr=38,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 166: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=195, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 166: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 38
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 166: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 166: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =171
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 170: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=170,w_inc=1,r_inc=0,wdata=171,full=0,empty=0,waddr=39
# 
# UVM_INFO monitor.sv(47) @ 170: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=170,w_inc=1,r_inc=0,wdata=171,wfull=0,hfull=0,rempty=0,hempty=1,waddr=39,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 170: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=171, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 170: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 39
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 170: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 170: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =169
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 174: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=174,w_inc=1,r_inc=0,wdata=169,full=0,empty=0,waddr=40
# 
# UVM_INFO monitor.sv(47) @ 174: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=174,w_inc=1,r_inc=0,wdata=169,wfull=0,hfull=0,rempty=0,hempty=1,waddr=40,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 174: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=169, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 174: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 40
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 174: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 174: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =224
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 178: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=178,w_inc=1,r_inc=0,wdata=224,full=0,empty=0,waddr=41
# 
# UVM_INFO monitor.sv(47) @ 178: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=178,w_inc=1,r_inc=0,wdata=224,wfull=0,hfull=0,rempty=0,hempty=1,waddr=41,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 178: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=224, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 178: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 41
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 178: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 178: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =122
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 182: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=182,w_inc=1,r_inc=0,wdata=122,full=0,empty=0,waddr=42
# 
# UVM_INFO monitor.sv(47) @ 182: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=182,w_inc=1,r_inc=0,wdata=122,wfull=0,hfull=0,rempty=0,hempty=1,waddr=42,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 182: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=122, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 182: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 42
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 182: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 182: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =73
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 186: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=186,w_inc=1,r_inc=0,wdata=73,full=0,empty=0,waddr=43
# 
# UVM_INFO monitor.sv(47) @ 186: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=186,w_inc=1,r_inc=0,wdata=73,wfull=0,hfull=0,rempty=0,hempty=1,waddr=43,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 186: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 73, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 186: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 43
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 186: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 186: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =181
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 190: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=190,w_inc=1,r_inc=0,wdata=181,full=0,empty=0,waddr=44
# 
# UVM_INFO monitor.sv(47) @ 190: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=190,w_inc=1,r_inc=0,wdata=181,wfull=0,hfull=0,rempty=0,hempty=1,waddr=44,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 190: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=181, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 190: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 44
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 190: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 190: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =194
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 194: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=194,w_inc=1,r_inc=0,wdata=194,full=0,empty=0,waddr=45
# 
# UVM_INFO monitor.sv(47) @ 194: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=194,w_inc=1,r_inc=0,wdata=194,wfull=0,hfull=0,rempty=0,hempty=1,waddr=45,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 194: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=194, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 194: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 45
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 194: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 194: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =79
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 198: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=198,w_inc=1,r_inc=0,wdata=79,full=0,empty=0,waddr=46
# 
# UVM_INFO monitor.sv(47) @ 198: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=198,w_inc=1,r_inc=0,wdata=79,wfull=0,hfull=0,rempty=0,hempty=1,waddr=46,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 198: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 79, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 198: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 46
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 198: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 198: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =171
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 202: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=202,w_inc=1,r_inc=0,wdata=171,full=0,empty=0,waddr=47
# 
# UVM_INFO monitor.sv(47) @ 202: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=202,w_inc=1,r_inc=0,wdata=171,wfull=0,hfull=0,rempty=0,hempty=1,waddr=47,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 202: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=171, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 202: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 47
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 202: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 202: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =29
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 206: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=206,w_inc=1,r_inc=0,wdata=29,full=0,empty=0,waddr=48
# 
# UVM_INFO monitor.sv(47) @ 206: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=206,w_inc=1,r_inc=0,wdata=29,wfull=0,hfull=0,rempty=0,hempty=1,waddr=48,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 206: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 29, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 206: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 48
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 206: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 206: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =14
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 210: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=210,w_inc=1,r_inc=0,wdata=14,full=0,empty=0,waddr=49
# 
# UVM_INFO monitor.sv(47) @ 210: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=210,w_inc=1,r_inc=0,wdata=14,wfull=0,hfull=0,rempty=0,hempty=1,waddr=49,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 210: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 14, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 210: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 49
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 210: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 210: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =223
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 214: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=214,w_inc=1,r_inc=0,wdata=223,full=0,empty=0,waddr=50
# 
# UVM_INFO monitor.sv(47) @ 214: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=214,w_inc=1,r_inc=0,wdata=223,wfull=0,hfull=0,rempty=0,hempty=1,waddr=50,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 214: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=223, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 214: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 50
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 214: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 214: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =192
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 218: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=218,w_inc=1,r_inc=0,wdata=192,full=0,empty=0,waddr=51
# 
# UVM_INFO monitor.sv(47) @ 218: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=218,w_inc=1,r_inc=0,wdata=192,wfull=0,hfull=0,rempty=0,hempty=1,waddr=51,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 218: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=192, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 218: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 51
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 218: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 218: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =246
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 222: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=222,w_inc=1,r_inc=0,wdata=246,full=0,empty=0,waddr=52
# 
# UVM_INFO monitor.sv(47) @ 222: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=222,w_inc=1,r_inc=0,wdata=246,wfull=0,hfull=0,rempty=0,hempty=1,waddr=52,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 222: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=246, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 222: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 52
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 222: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 222: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =18
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 226: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=226,w_inc=1,r_inc=0,wdata=18,full=0,empty=0,waddr=53
# 
# UVM_INFO monitor.sv(47) @ 226: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=226,w_inc=1,r_inc=0,wdata=18,wfull=0,hfull=0,rempty=0,hempty=1,waddr=53,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 226: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 18, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 226: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 53
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 226: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 226: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =139
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 230: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=230,w_inc=1,r_inc=0,wdata=139,full=0,empty=0,waddr=54
# 
# UVM_INFO monitor.sv(47) @ 230: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=230,w_inc=1,r_inc=0,wdata=139,wfull=0,hfull=0,rempty=0,hempty=1,waddr=54,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 230: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=139, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 230: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 54
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 230: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 230: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =193
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 234: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=234,w_inc=1,r_inc=0,wdata=193,full=0,empty=0,waddr=55
# 
# UVM_INFO monitor.sv(47) @ 234: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=234,w_inc=1,r_inc=0,wdata=193,wfull=0,hfull=0,rempty=0,hempty=1,waddr=55,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 234: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=193, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 234: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 55
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 234: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 234: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =90
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 238: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=238,w_inc=1,r_inc=0,wdata=90,full=0,empty=0,waddr=56
# 
# UVM_INFO monitor.sv(47) @ 238: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=238,w_inc=1,r_inc=0,wdata=90,wfull=0,hfull=0,rempty=0,hempty=1,waddr=56,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 238: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 90, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 238: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 56
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 238: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 238: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =95
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 242: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=242,w_inc=1,r_inc=0,wdata=95,full=0,empty=0,waddr=57
# 
# UVM_INFO monitor.sv(47) @ 242: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=242,w_inc=1,r_inc=0,wdata=95,wfull=0,hfull=0,rempty=0,hempty=1,waddr=57,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 242: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 95, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 242: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 57
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 242: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 242: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =187
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 246: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=246,w_inc=1,r_inc=0,wdata=187,full=0,empty=0,waddr=58
# 
# UVM_INFO monitor.sv(47) @ 246: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=246,w_inc=1,r_inc=0,wdata=187,wfull=0,hfull=0,rempty=0,hempty=1,waddr=58,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 246: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=187, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 246: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 58
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 246: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 246: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =235
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 250: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=250,w_inc=1,r_inc=0,wdata=235,full=0,empty=0,waddr=59
# 
# UVM_INFO monitor.sv(47) @ 250: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=250,w_inc=1,r_inc=0,wdata=235,wfull=0,hfull=0,rempty=0,hempty=1,waddr=59,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 250: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=235, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 250: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 59
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 250: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 250: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =125
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 254: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=254,w_inc=1,r_inc=0,wdata=125,full=0,empty=0,waddr=60
# 
# UVM_INFO monitor.sv(47) @ 254: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=254,w_inc=1,r_inc=0,wdata=125,wfull=0,hfull=0,rempty=0,hempty=1,waddr=60,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 254: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=125, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 254: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 60
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 254: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 254: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =177
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 258: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=258,w_inc=1,r_inc=0,wdata=177,full=0,empty=0,waddr=61
# 
# UVM_INFO monitor.sv(47) @ 258: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=258,w_inc=1,r_inc=0,wdata=177,wfull=0,hfull=0,rempty=0,hempty=1,waddr=61,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 258: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=177, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 258: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 61
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 258: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 258: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =130
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 262: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=262,w_inc=1,r_inc=0,wdata=130,full=0,empty=0,waddr=62
# 
# UVM_INFO monitor.sv(47) @ 262: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=262,w_inc=1,r_inc=0,wdata=130,wfull=0,hfull=0,rempty=0,hempty=1,waddr=62,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 262: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=130, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 262: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 62
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 262: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 262: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =198
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 266: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=266,w_inc=1,r_inc=0,wdata=198,full=0,empty=0,waddr=63
# 
# UVM_INFO monitor.sv(47) @ 266: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=266,w_inc=1,r_inc=0,wdata=198,wfull=0,hfull=0,rempty=0,hempty=1,waddr=63,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 266: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=198, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 266: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 63
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 266: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 266: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =186
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 270: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=270,w_inc=1,r_inc=0,wdata=186,full=0,empty=0,waddr=64
# 
# UVM_INFO monitor.sv(47) @ 270: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=270,w_inc=1,r_inc=0,wdata=186,wfull=0,hfull=0,rempty=0,hempty=1,waddr=64,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 270: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=186, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 270: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 64
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 270: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 270: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =147
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 274: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=274,w_inc=1,r_inc=0,wdata=147,full=0,empty=0,waddr=65
# 
# UVM_INFO monitor.sv(47) @ 274: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=274,w_inc=1,r_inc=0,wdata=147,wfull=0,hfull=0,rempty=0,hempty=1,waddr=65,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 274: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=147, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 274: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 65
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 274: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 274: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =236
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 278: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=278,w_inc=1,r_inc=0,wdata=236,full=0,empty=0,waddr=66
# 
# UVM_INFO monitor.sv(47) @ 278: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=278,w_inc=1,r_inc=0,wdata=236,wfull=0,hfull=0,rempty=0,hempty=1,waddr=66,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 278: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=236, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 278: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 66
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 278: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 278: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =65
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 282: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=282,w_inc=1,r_inc=0,wdata=65,full=0,empty=0,waddr=67
# 
# UVM_INFO monitor.sv(47) @ 282: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=282,w_inc=1,r_inc=0,wdata=65,wfull=0,hfull=0,rempty=0,hempty=1,waddr=67,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 282: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 65, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 282: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 67
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 282: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 282: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =4
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 286: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=286,w_inc=1,r_inc=0,wdata=4,full=0,empty=0,waddr=68
# 
# UVM_INFO monitor.sv(47) @ 286: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=286,w_inc=1,r_inc=0,wdata=4,wfull=0,hfull=0,rempty=0,hempty=1,waddr=68,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 286: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=  4, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 286: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 68
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 286: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 286: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =41
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 290: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=290,w_inc=1,r_inc=0,wdata=41,full=0,empty=0,waddr=69
# 
# UVM_INFO monitor.sv(47) @ 290: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=290,w_inc=1,r_inc=0,wdata=41,wfull=0,hfull=0,rempty=0,hempty=1,waddr=69,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 290: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 41, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 290: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 69
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 290: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 290: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =200
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 294: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=294,w_inc=1,r_inc=0,wdata=200,full=0,empty=0,waddr=70
# 
# UVM_INFO monitor.sv(47) @ 294: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=294,w_inc=1,r_inc=0,wdata=200,wfull=0,hfull=0,rempty=0,hempty=1,waddr=70,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 294: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=200, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 294: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 70
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 294: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 294: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =116
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 298: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=298,w_inc=1,r_inc=0,wdata=116,full=0,empty=0,waddr=71
# 
# UVM_INFO monitor.sv(47) @ 298: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=298,w_inc=1,r_inc=0,wdata=116,wfull=0,hfull=0,rempty=0,hempty=1,waddr=71,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 298: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=116, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 298: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 71
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 298: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 298: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =87
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 302: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=302,w_inc=1,r_inc=0,wdata=87,full=0,empty=0,waddr=72
# 
# UVM_INFO monitor.sv(47) @ 302: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=302,w_inc=1,r_inc=0,wdata=87,wfull=0,hfull=0,rempty=0,hempty=1,waddr=72,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 302: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 87, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 302: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 72
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 302: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 302: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =100
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 306: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=306,w_inc=1,r_inc=0,wdata=100,full=0,empty=0,waddr=73
# 
# UVM_INFO monitor.sv(47) @ 306: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=306,w_inc=1,r_inc=0,wdata=100,wfull=0,hfull=0,rempty=0,hempty=1,waddr=73,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 306: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=100, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 306: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 73
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 306: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 306: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =96
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 310: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=310,w_inc=1,r_inc=0,wdata=96,full=0,empty=0,waddr=74
# 
# UVM_INFO monitor.sv(47) @ 310: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=310,w_inc=1,r_inc=0,wdata=96,wfull=0,hfull=0,rempty=0,hempty=1,waddr=74,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 310: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 96, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 310: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 74
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 310: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 310: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =81
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 314: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=314,w_inc=1,r_inc=0,wdata=81,full=0,empty=0,waddr=75
# 
# UVM_INFO monitor.sv(47) @ 314: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=314,w_inc=1,r_inc=0,wdata=81,wfull=0,hfull=0,rempty=0,hempty=1,waddr=75,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 314: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 81, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 314: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 75
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 314: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 314: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =118
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 318: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=318,w_inc=1,r_inc=0,wdata=118,full=0,empty=0,waddr=76
# 
# UVM_INFO monitor.sv(47) @ 318: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=318,w_inc=1,r_inc=0,wdata=118,wfull=0,hfull=0,rempty=0,hempty=1,waddr=76,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 318: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=118, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 318: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 76
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 318: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 318: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =13
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 322: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=322,w_inc=1,r_inc=0,wdata=13,full=0,empty=0,waddr=77
# 
# UVM_INFO monitor.sv(47) @ 322: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=322,w_inc=1,r_inc=0,wdata=13,wfull=0,hfull=0,rempty=0,hempty=1,waddr=77,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 322: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 13, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 322: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 77
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 322: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 322: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =177
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 326: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=326,w_inc=1,r_inc=0,wdata=177,full=0,empty=0,waddr=78
# 
# UVM_INFO monitor.sv(47) @ 326: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=326,w_inc=1,r_inc=0,wdata=177,wfull=0,hfull=0,rempty=0,hempty=1,waddr=78,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 326: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=177, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 326: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 78
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 326: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 326: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =36
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 330: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=330,w_inc=1,r_inc=0,wdata=36,full=0,empty=0,waddr=79
# 
# UVM_INFO monitor.sv(47) @ 330: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=330,w_inc=1,r_inc=0,wdata=36,wfull=0,hfull=0,rempty=0,hempty=1,waddr=79,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 330: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 36, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 330: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 79
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 330: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 330: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =229
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 334: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=334,w_inc=1,r_inc=0,wdata=229,full=0,empty=0,waddr=80
# 
# UVM_INFO monitor.sv(47) @ 334: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=334,w_inc=1,r_inc=0,wdata=229,wfull=0,hfull=0,rempty=0,hempty=1,waddr=80,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 334: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=229, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 334: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 80
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 334: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 334: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =97
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 338: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=338,w_inc=1,r_inc=0,wdata=97,full=0,empty=0,waddr=81
# 
# UVM_INFO monitor.sv(47) @ 338: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=338,w_inc=1,r_inc=0,wdata=97,wfull=0,hfull=0,rempty=0,hempty=1,waddr=81,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 338: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 97, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 338: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 81
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 338: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 338: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =190
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 342: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=342,w_inc=1,r_inc=0,wdata=190,full=0,empty=0,waddr=82
# 
# UVM_INFO monitor.sv(47) @ 342: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=342,w_inc=1,r_inc=0,wdata=190,wfull=0,hfull=0,rempty=0,hempty=1,waddr=82,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 342: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=190, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 342: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 82
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 342: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 342: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =98
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 346: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=346,w_inc=1,r_inc=0,wdata=98,full=0,empty=0,waddr=83
# 
# UVM_INFO monitor.sv(47) @ 346: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=346,w_inc=1,r_inc=0,wdata=98,wfull=0,hfull=0,rempty=0,hempty=1,waddr=83,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 346: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 98, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 346: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 83
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 346: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 346: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =251
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 350: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=350,w_inc=1,r_inc=0,wdata=251,full=0,empty=0,waddr=84
# 
# UVM_INFO monitor.sv(47) @ 350: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=350,w_inc=1,r_inc=0,wdata=251,wfull=0,hfull=0,rempty=0,hempty=1,waddr=84,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 350: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=251, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 350: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 84
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 350: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 350: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =235
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 354: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=354,w_inc=1,r_inc=0,wdata=235,full=0,empty=0,waddr=85
# 
# UVM_INFO monitor.sv(47) @ 354: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=354,w_inc=1,r_inc=0,wdata=235,wfull=0,hfull=0,rempty=0,hempty=1,waddr=85,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 354: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=235, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 354: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 85
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 354: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 354: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =205
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 358: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=358,w_inc=1,r_inc=0,wdata=205,full=0,empty=0,waddr=86
# 
# UVM_INFO monitor.sv(47) @ 358: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=358,w_inc=1,r_inc=0,wdata=205,wfull=0,hfull=0,rempty=0,hempty=1,waddr=86,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 358: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=205, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 358: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 86
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 358: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 358: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =32
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 362: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=362,w_inc=1,r_inc=0,wdata=32,full=0,empty=0,waddr=87
# 
# UVM_INFO monitor.sv(47) @ 362: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=362,w_inc=1,r_inc=0,wdata=32,wfull=0,hfull=0,rempty=0,hempty=1,waddr=87,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 362: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 32, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 362: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 87
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 362: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 362: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =114
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 366: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=366,w_inc=1,r_inc=0,wdata=114,full=0,empty=0,waddr=88
# 
# UVM_INFO monitor.sv(47) @ 366: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=366,w_inc=1,r_inc=0,wdata=114,wfull=0,hfull=0,rempty=0,hempty=1,waddr=88,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 366: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=114, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 366: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 88
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 366: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 366: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =24
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 370: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=370,w_inc=1,r_inc=0,wdata=24,full=0,empty=0,waddr=89
# 
# UVM_INFO monitor.sv(47) @ 370: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=370,w_inc=1,r_inc=0,wdata=24,wfull=0,hfull=0,rempty=0,hempty=1,waddr=89,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 370: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 24, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 370: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 89
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 370: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 370: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =73
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 374: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=374,w_inc=1,r_inc=0,wdata=73,full=0,empty=0,waddr=90
# 
# UVM_INFO monitor.sv(47) @ 374: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=374,w_inc=1,r_inc=0,wdata=73,wfull=0,hfull=0,rempty=0,hempty=1,waddr=90,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 374: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 73, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 374: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 90
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 374: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 374: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =45
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 378: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=378,w_inc=1,r_inc=0,wdata=45,full=0,empty=0,waddr=91
# 
# UVM_INFO monitor.sv(47) @ 378: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=378,w_inc=1,r_inc=0,wdata=45,wfull=0,hfull=0,rempty=0,hempty=1,waddr=91,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 378: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 45, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 378: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 91
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 378: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 378: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =78
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 382: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=382,w_inc=1,r_inc=0,wdata=78,full=0,empty=0,waddr=92
# 
# UVM_INFO monitor.sv(47) @ 382: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=382,w_inc=1,r_inc=0,wdata=78,wfull=0,hfull=0,rempty=0,hempty=1,waddr=92,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 382: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 78, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 382: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 92
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 382: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 382: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =205
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 386: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=386,w_inc=1,r_inc=0,wdata=205,full=0,empty=0,waddr=93
# 
# UVM_INFO monitor.sv(47) @ 386: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=386,w_inc=1,r_inc=0,wdata=205,wfull=0,hfull=0,rempty=0,hempty=1,waddr=93,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 386: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=205, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 386: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 93
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 386: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 386: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =14
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 390: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=390,w_inc=1,r_inc=0,wdata=14,full=0,empty=0,waddr=94
# 
# UVM_INFO monitor.sv(47) @ 390: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=390,w_inc=1,r_inc=0,wdata=14,wfull=0,hfull=0,rempty=0,hempty=1,waddr=94,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 390: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 14, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 390: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 94
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 390: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 390: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =157
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 394: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=394,w_inc=1,r_inc=0,wdata=157,full=0,empty=0,waddr=95
# 
# UVM_INFO monitor.sv(47) @ 394: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=394,w_inc=1,r_inc=0,wdata=157,wfull=0,hfull=0,rempty=0,hempty=1,waddr=95,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 394: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=157, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 394: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 95
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 394: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 394: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =170
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 398: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=398,w_inc=1,r_inc=0,wdata=170,full=0,empty=0,waddr=96
# 
# UVM_INFO monitor.sv(47) @ 398: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=398,w_inc=1,r_inc=0,wdata=170,wfull=0,hfull=0,rempty=0,hempty=1,waddr=96,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 398: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=170, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 398: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 96
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 398: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 398: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =204
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 402: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=402,w_inc=1,r_inc=0,wdata=204,full=0,empty=0,waddr=97
# 
# UVM_INFO monitor.sv(47) @ 402: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=402,w_inc=1,r_inc=0,wdata=204,wfull=0,hfull=0,rempty=0,hempty=1,waddr=97,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 402: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=204, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 402: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 97
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 402: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 402: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =246
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 406: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=406,w_inc=1,r_inc=0,wdata=246,full=0,empty=0,waddr=98
# 
# UVM_INFO monitor.sv(47) @ 406: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=406,w_inc=1,r_inc=0,wdata=246,wfull=0,hfull=0,rempty=0,hempty=1,waddr=98,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 406: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=246, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 406: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 98
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 406: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 406: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =210
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 410: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=410,w_inc=1,r_inc=0,wdata=210,full=0,empty=0,waddr=99
# 
# UVM_INFO monitor.sv(47) @ 410: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=410,w_inc=1,r_inc=0,wdata=210,wfull=0,hfull=0,rempty=0,hempty=1,waddr=99,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 410: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=210, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 410: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 99
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 410: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 410: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =180
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 414: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=414,w_inc=1,r_inc=0,wdata=180,full=0,empty=0,waddr=100
# 
# UVM_INFO monitor.sv(47) @ 414: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=414,w_inc=1,r_inc=0,wdata=180,wfull=0,hfull=0,rempty=0,hempty=1,waddr=100,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 414: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=180, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 414: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 100
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 414: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 414: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =200
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 418: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=418,w_inc=1,r_inc=0,wdata=200,full=0,empty=0,waddr=101
# 
# UVM_INFO monitor.sv(47) @ 418: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=418,w_inc=1,r_inc=0,wdata=200,wfull=0,hfull=0,rempty=0,hempty=1,waddr=101,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 418: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=200, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 418: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 101
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 418: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 418: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =39
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 422: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=422,w_inc=1,r_inc=0,wdata=39,full=0,empty=0,waddr=102
# 
# UVM_INFO monitor.sv(47) @ 422: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=422,w_inc=1,r_inc=0,wdata=39,wfull=0,hfull=0,rempty=0,hempty=1,waddr=102,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 422: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 39, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 422: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 102
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 422: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 422: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =217
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 426: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=426,w_inc=1,r_inc=0,wdata=217,full=0,empty=0,waddr=103
# 
# UVM_INFO monitor.sv(47) @ 426: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=426,w_inc=1,r_inc=0,wdata=217,wfull=0,hfull=0,rempty=0,hempty=1,waddr=103,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 426: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=217, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 426: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 103
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 426: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 426: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =116
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 430: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=430,w_inc=1,r_inc=0,wdata=116,full=0,empty=0,waddr=104
# 
# UVM_INFO monitor.sv(47) @ 430: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=430,w_inc=1,r_inc=0,wdata=116,wfull=0,hfull=0,rempty=0,hempty=1,waddr=104,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 430: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=116, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 430: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 104
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 430: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 430: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =152
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 434: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=434,w_inc=1,r_inc=0,wdata=152,full=0,empty=0,waddr=105
# 
# UVM_INFO monitor.sv(47) @ 434: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=434,w_inc=1,r_inc=0,wdata=152,wfull=0,hfull=0,rempty=0,hempty=1,waddr=105,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 434: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=152, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 434: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 105
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 434: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 434: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =37
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 438: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=438,w_inc=1,r_inc=0,wdata=37,full=0,empty=0,waddr=106
# 
# UVM_INFO monitor.sv(47) @ 438: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=438,w_inc=1,r_inc=0,wdata=37,wfull=0,hfull=0,rempty=0,hempty=1,waddr=106,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 438: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 37, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 438: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 106
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 438: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 438: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =81
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 442: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=442,w_inc=1,r_inc=0,wdata=81,full=0,empty=0,waddr=107
# 
# UVM_INFO monitor.sv(47) @ 442: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=442,w_inc=1,r_inc=0,wdata=81,wfull=0,hfull=0,rempty=0,hempty=1,waddr=107,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 442: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 81, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 442: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 107
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 442: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 442: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =159
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 446: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=446,w_inc=1,r_inc=0,wdata=159,full=0,empty=0,waddr=108
# 
# UVM_INFO monitor.sv(47) @ 446: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=446,w_inc=1,r_inc=0,wdata=159,wfull=0,hfull=0,rempty=0,hempty=1,waddr=108,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 446: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=159, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 446: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 108
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 446: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 446: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =153
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 450: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=450,w_inc=1,r_inc=0,wdata=153,full=0,empty=0,waddr=109
# 
# UVM_INFO monitor.sv(47) @ 450: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=450,w_inc=1,r_inc=0,wdata=153,wfull=0,hfull=0,rempty=0,hempty=1,waddr=109,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 450: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=153, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 450: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 109
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 450: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 450: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =66
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 454: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=454,w_inc=1,r_inc=0,wdata=66,full=0,empty=0,waddr=110
# 
# UVM_INFO monitor.sv(47) @ 454: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=454,w_inc=1,r_inc=0,wdata=66,wfull=0,hfull=0,rempty=0,hempty=1,waddr=110,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 454: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 66, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 454: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 110
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 454: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 454: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =191
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 458: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=458,w_inc=1,r_inc=0,wdata=191,full=0,empty=0,waddr=111
# 
# UVM_INFO monitor.sv(47) @ 458: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=458,w_inc=1,r_inc=0,wdata=191,wfull=0,hfull=0,rempty=0,hempty=1,waddr=111,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 458: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=191, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 458: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 111
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 458: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 458: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =9
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 462: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=462,w_inc=1,r_inc=0,wdata=9,full=0,empty=0,waddr=112
# 
# UVM_INFO monitor.sv(47) @ 462: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=462,w_inc=1,r_inc=0,wdata=9,wfull=0,hfull=0,rempty=0,hempty=1,waddr=112,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 462: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=  9, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 462: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 112
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 462: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 462: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =103
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 466: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=466,w_inc=1,r_inc=0,wdata=103,full=0,empty=0,waddr=113
# 
# UVM_INFO monitor.sv(47) @ 466: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=466,w_inc=1,r_inc=0,wdata=103,wfull=0,hfull=0,rempty=0,hempty=1,waddr=113,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 466: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=103, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 466: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 113
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 466: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 466: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =114
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 470: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=470,w_inc=1,r_inc=0,wdata=114,full=0,empty=0,waddr=114
# 
# UVM_INFO monitor.sv(47) @ 470: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=470,w_inc=1,r_inc=0,wdata=114,wfull=0,hfull=0,rempty=0,hempty=1,waddr=114,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 470: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=114, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 470: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 114
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 470: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 470: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =178
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 474: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=474,w_inc=1,r_inc=0,wdata=178,full=0,empty=0,waddr=115
# 
# UVM_INFO monitor.sv(47) @ 474: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=474,w_inc=1,r_inc=0,wdata=178,wfull=0,hfull=0,rempty=0,hempty=1,waddr=115,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 474: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=178, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 474: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 115
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 474: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 474: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =4
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 478: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=478,w_inc=1,r_inc=0,wdata=4,full=0,empty=0,waddr=116
# 
# UVM_INFO monitor.sv(47) @ 478: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=478,w_inc=1,r_inc=0,wdata=4,wfull=0,hfull=0,rempty=0,hempty=1,waddr=116,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 478: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=  4, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 478: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 116
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 478: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 478: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =242
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 482: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=482,w_inc=1,r_inc=0,wdata=242,full=0,empty=0,waddr=117
# 
# UVM_INFO monitor.sv(47) @ 482: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=482,w_inc=1,r_inc=0,wdata=242,wfull=0,hfull=0,rempty=0,hempty=1,waddr=117,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 482: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=242, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 482: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 117
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 482: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 482: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =195
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 486: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=486,w_inc=1,r_inc=0,wdata=195,full=0,empty=0,waddr=118
# 
# UVM_INFO monitor.sv(47) @ 486: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=486,w_inc=1,r_inc=0,wdata=195,wfull=0,hfull=0,rempty=0,hempty=1,waddr=118,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 486: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=195, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 486: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 118
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 486: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 486: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =209
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 490: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=490,w_inc=1,r_inc=0,wdata=209,full=0,empty=0,waddr=119
# 
# UVM_INFO monitor.sv(47) @ 490: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=490,w_inc=1,r_inc=0,wdata=209,wfull=0,hfull=0,rempty=0,hempty=1,waddr=119,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 490: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=209, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 490: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 119
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 490: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 490: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =70
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 494: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=494,w_inc=1,r_inc=0,wdata=70,full=0,empty=0,waddr=120
# 
# UVM_INFO monitor.sv(47) @ 494: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=494,w_inc=1,r_inc=0,wdata=70,wfull=0,hfull=0,rempty=0,hempty=1,waddr=120,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 494: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 70, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 494: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 120
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 494: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 494: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =148
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 498: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=498,w_inc=1,r_inc=0,wdata=148,full=0,empty=0,waddr=121
# 
# UVM_INFO monitor.sv(47) @ 498: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=498,w_inc=1,r_inc=0,wdata=148,wfull=0,hfull=0,rempty=0,hempty=1,waddr=121,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 498: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=148, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 498: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 121
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 498: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 498: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =237
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 502: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=502,w_inc=1,r_inc=0,wdata=237,full=0,empty=0,waddr=122
# 
# UVM_INFO monitor.sv(47) @ 502: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=502,w_inc=1,r_inc=0,wdata=237,wfull=0,hfull=0,rempty=0,hempty=1,waddr=122,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 502: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=237, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 502: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 122
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 502: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 502: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =46
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 506: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=506,w_inc=1,r_inc=0,wdata=46,full=0,empty=0,waddr=123
# 
# UVM_INFO monitor.sv(47) @ 506: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=506,w_inc=1,r_inc=0,wdata=46,wfull=0,hfull=0,rempty=0,hempty=1,waddr=123,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 506: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 46, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 506: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 123
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 506: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 506: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =251
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 510: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=510,w_inc=1,r_inc=0,wdata=251,full=0,empty=0,waddr=124
# 
# UVM_INFO monitor.sv(47) @ 510: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=510,w_inc=1,r_inc=0,wdata=251,wfull=0,hfull=0,rempty=0,hempty=1,waddr=124,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 510: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=251, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 510: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 124
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 510: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 510: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =203
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 514: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=514,w_inc=1,r_inc=0,wdata=203,full=0,empty=0,waddr=125
# 
# UVM_INFO monitor.sv(47) @ 514: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=514,w_inc=1,r_inc=0,wdata=203,wfull=0,hfull=0,rempty=0,hempty=1,waddr=125,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 514: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=203, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 514: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 125
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 514: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 514: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =105
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 518: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=518,w_inc=1,r_inc=0,wdata=105,full=0,empty=0,waddr=126
# 
# UVM_INFO monitor.sv(47) @ 518: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=518,w_inc=1,r_inc=0,wdata=105,wfull=0,hfull=0,rempty=0,hempty=1,waddr=126,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 518: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=105, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 518: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 126
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 518: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 518: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =64
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 522: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=522,w_inc=1,r_inc=0,wdata=64,full=0,empty=0,waddr=127
# 
# UVM_INFO monitor.sv(47) @ 522: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=522,w_inc=1,r_inc=0,wdata=64,wfull=0,hfull=0,rempty=0,hempty=1,waddr=127,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 522: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 64, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 522: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 127
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 522: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 522: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =84
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 526: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=526,w_inc=1,r_inc=0,wdata=84,full=0,empty=0,waddr=128
# 
# UVM_INFO monitor.sv(47) @ 526: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=526,w_inc=1,r_inc=0,wdata=84,wfull=0,hfull=0,rempty=0,hempty=1,waddr=128,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 526: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 84, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 526: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 128
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 526: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 526: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =207
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 530: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=530,w_inc=1,r_inc=0,wdata=207,full=0,empty=0,waddr=129
# 
# UVM_INFO monitor.sv(47) @ 530: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=530,w_inc=1,r_inc=0,wdata=207,wfull=0,hfull=0,rempty=0,hempty=1,waddr=129,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 530: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=207, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 530: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 129
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 530: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 530: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =40
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 534: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=534,w_inc=1,r_inc=0,wdata=40,full=0,empty=0,waddr=130
# 
# UVM_INFO monitor.sv(47) @ 534: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=534,w_inc=1,r_inc=0,wdata=40,wfull=0,hfull=0,rempty=0,hempty=1,waddr=130,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 534: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 40, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 534: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 130
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 534: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 534: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =63
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 538: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=538,w_inc=1,r_inc=0,wdata=63,full=0,empty=0,waddr=131
# 
# UVM_INFO monitor.sv(47) @ 538: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=538,w_inc=1,r_inc=0,wdata=63,wfull=0,hfull=0,rempty=0,hempty=1,waddr=131,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 538: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 63, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 538: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 131
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 538: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 538: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =144
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 542: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=542,w_inc=1,r_inc=0,wdata=144,full=0,empty=0,waddr=132
# 
# UVM_INFO monitor.sv(47) @ 542: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=542,w_inc=1,r_inc=0,wdata=144,wfull=0,hfull=0,rempty=0,hempty=1,waddr=132,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 542: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=144, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 542: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 132
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 542: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 542: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =96
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 546: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=546,w_inc=1,r_inc=0,wdata=96,full=0,empty=0,waddr=133
# 
# UVM_INFO monitor.sv(47) @ 546: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=546,w_inc=1,r_inc=0,wdata=96,wfull=0,hfull=0,rempty=0,hempty=1,waddr=133,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 546: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 96, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 546: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 133
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 546: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 546: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =232
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 550: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=550,w_inc=1,r_inc=0,wdata=232,full=0,empty=0,waddr=134
# 
# UVM_INFO monitor.sv(47) @ 550: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=550,w_inc=1,r_inc=0,wdata=232,wfull=0,hfull=0,rempty=0,hempty=1,waddr=134,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 550: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=232, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 550: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 134
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 550: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 550: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =174
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 554: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=554,w_inc=1,r_inc=0,wdata=174,full=0,empty=0,waddr=135
# 
# UVM_INFO monitor.sv(47) @ 554: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=554,w_inc=1,r_inc=0,wdata=174,wfull=0,hfull=0,rempty=0,hempty=1,waddr=135,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 554: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=174, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 554: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 135
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 554: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 554: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =112
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 558: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=558,w_inc=1,r_inc=0,wdata=112,full=0,empty=0,waddr=136
# 
# UVM_INFO monitor.sv(47) @ 558: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=558,w_inc=1,r_inc=0,wdata=112,wfull=0,hfull=0,rempty=0,hempty=1,waddr=136,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 558: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=112, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 558: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 136
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 558: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 558: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =107
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 562: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=562,w_inc=1,r_inc=0,wdata=107,full=0,empty=0,waddr=137
# 
# UVM_INFO monitor.sv(47) @ 562: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=562,w_inc=1,r_inc=0,wdata=107,wfull=0,hfull=0,rempty=0,hempty=1,waddr=137,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 562: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=107, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 562: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 137
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 562: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 562: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =154
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 566: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=566,w_inc=1,r_inc=0,wdata=154,full=0,empty=0,waddr=138
# 
# UVM_INFO monitor.sv(47) @ 566: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=566,w_inc=1,r_inc=0,wdata=154,wfull=0,hfull=0,rempty=0,hempty=1,waddr=138,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 566: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=154, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 566: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 138
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 566: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 566: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =198
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 570: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=570,w_inc=1,r_inc=0,wdata=198,full=0,empty=0,waddr=139
# 
# UVM_INFO monitor.sv(47) @ 570: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=570,w_inc=1,r_inc=0,wdata=198,wfull=0,hfull=0,rempty=0,hempty=1,waddr=139,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 570: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=198, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 570: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 139
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 570: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 570: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =29
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 574: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=574,w_inc=1,r_inc=0,wdata=29,full=0,empty=0,waddr=140
# 
# UVM_INFO monitor.sv(47) @ 574: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=574,w_inc=1,r_inc=0,wdata=29,wfull=0,hfull=0,rempty=0,hempty=1,waddr=140,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 574: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 29, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 574: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 140
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 574: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 574: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =67
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 578: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=578,w_inc=1,r_inc=0,wdata=67,full=0,empty=0,waddr=141
# 
# UVM_INFO monitor.sv(47) @ 578: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=578,w_inc=1,r_inc=0,wdata=67,wfull=0,hfull=0,rempty=0,hempty=1,waddr=141,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 578: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 67, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 578: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 141
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 578: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 578: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =226
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 582: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=582,w_inc=1,r_inc=0,wdata=226,full=0,empty=0,waddr=142
# 
# UVM_INFO monitor.sv(47) @ 582: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=582,w_inc=1,r_inc=0,wdata=226,wfull=0,hfull=0,rempty=0,hempty=1,waddr=142,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 582: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=226, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 582: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 142
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 582: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 582: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =101
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 586: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=586,w_inc=1,r_inc=0,wdata=101,full=0,empty=0,waddr=143
# 
# UVM_INFO monitor.sv(47) @ 586: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=586,w_inc=1,r_inc=0,wdata=101,wfull=0,hfull=0,rempty=0,hempty=1,waddr=143,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 586: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=101, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 586: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 143
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 586: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 586: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =202
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 590: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=590,w_inc=1,r_inc=0,wdata=202,full=0,empty=0,waddr=144
# 
# UVM_INFO monitor.sv(47) @ 590: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=590,w_inc=1,r_inc=0,wdata=202,wfull=0,hfull=0,rempty=0,hempty=1,waddr=144,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 590: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=202, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 590: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 144
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 590: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 590: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =213
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 594: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=594,w_inc=1,r_inc=0,wdata=213,full=0,empty=0,waddr=145
# 
# UVM_INFO monitor.sv(47) @ 594: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=594,w_inc=1,r_inc=0,wdata=213,wfull=0,hfull=0,rempty=0,hempty=1,waddr=145,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 594: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=213, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 594: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 145
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 594: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 594: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =195
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 598: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=598,w_inc=1,r_inc=0,wdata=195,full=0,empty=0,waddr=146
# 
# UVM_INFO monitor.sv(47) @ 598: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=598,w_inc=1,r_inc=0,wdata=195,wfull=0,hfull=0,rempty=0,hempty=1,waddr=146,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 598: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=195, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 598: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 146
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 598: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 598: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =206
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 602: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=602,w_inc=1,r_inc=0,wdata=206,full=0,empty=0,waddr=147
# 
# UVM_INFO monitor.sv(47) @ 602: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=602,w_inc=1,r_inc=0,wdata=206,wfull=0,hfull=0,rempty=0,hempty=1,waddr=147,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 602: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=206, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 602: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 147
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 602: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 602: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =148
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 606: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=606,w_inc=1,r_inc=0,wdata=148,full=0,empty=0,waddr=148
# 
# UVM_INFO monitor.sv(47) @ 606: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=606,w_inc=1,r_inc=0,wdata=148,wfull=0,hfull=0,rempty=0,hempty=1,waddr=148,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 606: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=148, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 606: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 148
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 606: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 606: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =51
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 610: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=610,w_inc=1,r_inc=0,wdata=51,full=0,empty=0,waddr=149
# 
# UVM_INFO monitor.sv(47) @ 610: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=610,w_inc=1,r_inc=0,wdata=51,wfull=0,hfull=0,rempty=0,hempty=1,waddr=149,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 610: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 51, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 610: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 149
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 610: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 610: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =217
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 614: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=614,w_inc=1,r_inc=0,wdata=217,full=0,empty=0,waddr=150
# 
# UVM_INFO monitor.sv(47) @ 614: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=614,w_inc=1,r_inc=0,wdata=217,wfull=0,hfull=0,rempty=0,hempty=1,waddr=150,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 614: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=217, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 614: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 150
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 614: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 614: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =135
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 618: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=618,w_inc=1,r_inc=0,wdata=135,full=0,empty=0,waddr=151
# 
# UVM_INFO monitor.sv(47) @ 618: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=618,w_inc=1,r_inc=0,wdata=135,wfull=0,hfull=0,rempty=0,hempty=1,waddr=151,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 618: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=135, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 618: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 151
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 618: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 618: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =235
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 622: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=622,w_inc=1,r_inc=0,wdata=235,full=0,empty=0,waddr=152
# 
# UVM_INFO monitor.sv(47) @ 622: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=622,w_inc=1,r_inc=0,wdata=235,wfull=0,hfull=0,rempty=0,hempty=1,waddr=152,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 622: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=235, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 622: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 152
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 622: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 622: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =222
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 626: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=626,w_inc=1,r_inc=0,wdata=222,full=0,empty=0,waddr=153
# 
# UVM_INFO monitor.sv(47) @ 626: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=626,w_inc=1,r_inc=0,wdata=222,wfull=0,hfull=0,rempty=0,hempty=1,waddr=153,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 626: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=222, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 626: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 153
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 626: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 626: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =29
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 630: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=630,w_inc=1,r_inc=0,wdata=29,full=0,empty=0,waddr=154
# 
# UVM_INFO monitor.sv(47) @ 630: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=630,w_inc=1,r_inc=0,wdata=29,wfull=0,hfull=0,rempty=0,hempty=1,waddr=154,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 630: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 29, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 630: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 154
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 630: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 630: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =222
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 634: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=634,w_inc=1,r_inc=0,wdata=222,full=0,empty=0,waddr=155
# 
# UVM_INFO monitor.sv(47) @ 634: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=634,w_inc=1,r_inc=0,wdata=222,wfull=0,hfull=0,rempty=0,hempty=1,waddr=155,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 634: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=222, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 634: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 155
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 634: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 634: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =239
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 638: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=638,w_inc=1,r_inc=0,wdata=239,full=0,empty=0,waddr=156
# 
# UVM_INFO monitor.sv(47) @ 638: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=638,w_inc=1,r_inc=0,wdata=239,wfull=0,hfull=0,rempty=0,hempty=1,waddr=156,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 638: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=239, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 638: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 156
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 638: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 638: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =253
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 642: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=642,w_inc=1,r_inc=0,wdata=253,full=0,empty=0,waddr=157
# 
# UVM_INFO monitor.sv(47) @ 642: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=642,w_inc=1,r_inc=0,wdata=253,wfull=0,hfull=0,rempty=0,hempty=1,waddr=157,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 642: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=253, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 642: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 157
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 642: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 642: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =184
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 646: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=646,w_inc=1,r_inc=0,wdata=184,full=0,empty=0,waddr=158
# 
# UVM_INFO monitor.sv(47) @ 646: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=646,w_inc=1,r_inc=0,wdata=184,wfull=0,hfull=0,rempty=0,hempty=1,waddr=158,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 646: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=184, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 646: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 158
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 646: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 646: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =158
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 650: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=650,w_inc=1,r_inc=0,wdata=158,full=0,empty=0,waddr=159
# 
# UVM_INFO monitor.sv(47) @ 650: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=650,w_inc=1,r_inc=0,wdata=158,wfull=0,hfull=0,rempty=0,hempty=1,waddr=159,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 650: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=158, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 650: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 159
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 650: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 650: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =71
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 654: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=654,w_inc=1,r_inc=0,wdata=71,full=0,empty=0,waddr=160
# 
# UVM_INFO monitor.sv(47) @ 654: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=654,w_inc=1,r_inc=0,wdata=71,wfull=0,hfull=0,rempty=0,hempty=1,waddr=160,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 654: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 71, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 654: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 160
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 654: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 654: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =33
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 658: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=658,w_inc=1,r_inc=0,wdata=33,full=0,empty=0,waddr=161
# 
# UVM_INFO monitor.sv(47) @ 658: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=658,w_inc=1,r_inc=0,wdata=33,wfull=0,hfull=0,rempty=0,hempty=1,waddr=161,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 658: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 33, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 658: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 161
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 658: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 658: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =17
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 662: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=662,w_inc=1,r_inc=0,wdata=17,full=0,empty=0,waddr=162
# 
# UVM_INFO monitor.sv(47) @ 662: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=662,w_inc=1,r_inc=0,wdata=17,wfull=0,hfull=0,rempty=0,hempty=1,waddr=162,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 662: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 17, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 662: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 162
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 662: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 662: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =252
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 666: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=666,w_inc=1,r_inc=0,wdata=252,full=0,empty=0,waddr=163
# 
# UVM_INFO monitor.sv(47) @ 666: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=666,w_inc=1,r_inc=0,wdata=252,wfull=0,hfull=0,rempty=0,hempty=1,waddr=163,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 666: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=252, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 666: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 163
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 666: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 666: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =73
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 670: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=670,w_inc=1,r_inc=0,wdata=73,full=0,empty=0,waddr=164
# 
# UVM_INFO monitor.sv(47) @ 670: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=670,w_inc=1,r_inc=0,wdata=73,wfull=0,hfull=0,rempty=0,hempty=1,waddr=164,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 670: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 73, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 670: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 164
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 670: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 670: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =158
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 674: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=674,w_inc=1,r_inc=0,wdata=158,full=0,empty=0,waddr=165
# 
# UVM_INFO monitor.sv(47) @ 674: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=674,w_inc=1,r_inc=0,wdata=158,wfull=0,hfull=0,rempty=0,hempty=1,waddr=165,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 674: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=158, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 674: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 165
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 674: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 674: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =18
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 678: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=678,w_inc=1,r_inc=0,wdata=18,full=0,empty=0,waddr=166
# 
# UVM_INFO monitor.sv(47) @ 678: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=678,w_inc=1,r_inc=0,wdata=18,wfull=0,hfull=0,rempty=0,hempty=1,waddr=166,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 678: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 18, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 678: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 166
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 678: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 678: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =21
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 682: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=682,w_inc=1,r_inc=0,wdata=21,full=0,empty=0,waddr=167
# 
# UVM_INFO monitor.sv(47) @ 682: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=682,w_inc=1,r_inc=0,wdata=21,wfull=0,hfull=0,rempty=0,hempty=1,waddr=167,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 682: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 21, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 682: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 167
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 682: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 682: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =161
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 686: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=686,w_inc=1,r_inc=0,wdata=161,full=0,empty=0,waddr=168
# 
# UVM_INFO monitor.sv(47) @ 686: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=686,w_inc=1,r_inc=0,wdata=161,wfull=0,hfull=0,rempty=0,hempty=1,waddr=168,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 686: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=161, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 686: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 168
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 686: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 686: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =26
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 690: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=690,w_inc=1,r_inc=0,wdata=26,full=0,empty=0,waddr=169
# 
# UVM_INFO monitor.sv(47) @ 690: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=690,w_inc=1,r_inc=0,wdata=26,wfull=0,hfull=0,rempty=0,hempty=1,waddr=169,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 690: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 26, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 690: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 169
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 690: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 690: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =197
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 694: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=694,w_inc=1,r_inc=0,wdata=197,full=0,empty=0,waddr=170
# 
# UVM_INFO monitor.sv(47) @ 694: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=694,w_inc=1,r_inc=0,wdata=197,wfull=0,hfull=0,rempty=0,hempty=1,waddr=170,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 694: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=197, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 694: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 170
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 694: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 694: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =62
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 698: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=698,w_inc=1,r_inc=0,wdata=62,full=0,empty=0,waddr=171
# 
# UVM_INFO monitor.sv(47) @ 698: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=698,w_inc=1,r_inc=0,wdata=62,wfull=0,hfull=1,rempty=0,hempty=1,waddr=171,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 698: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 62, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 698: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 171
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 698: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 698: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =108
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 702: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=702,w_inc=1,r_inc=0,wdata=108,full=0,empty=0,waddr=172
# 
# UVM_INFO monitor.sv(47) @ 702: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=702,w_inc=1,r_inc=0,wdata=108,wfull=0,hfull=1,rempty=0,hempty=1,waddr=172,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 702: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=108, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 702: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 172
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 702: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 702: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =18
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 706: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=706,w_inc=1,r_inc=0,wdata=18,full=0,empty=0,waddr=173
# 
# UVM_INFO monitor.sv(47) @ 706: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=706,w_inc=1,r_inc=0,wdata=18,wfull=0,hfull=1,rempty=0,hempty=1,waddr=173,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 706: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 18, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 706: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 173
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 706: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 706: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =106
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 710: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=710,w_inc=1,r_inc=0,wdata=106,full=0,empty=0,waddr=174
# 
# UVM_INFO monitor.sv(47) @ 710: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=710,w_inc=1,r_inc=0,wdata=106,wfull=0,hfull=1,rempty=0,hempty=1,waddr=174,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 710: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=106, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 710: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 174
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 710: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 710: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =252
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 714: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=714,w_inc=1,r_inc=0,wdata=252,full=0,empty=0,waddr=175
# 
# UVM_INFO monitor.sv(47) @ 714: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=714,w_inc=1,r_inc=0,wdata=252,wfull=0,hfull=1,rempty=0,hempty=1,waddr=175,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 714: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=252, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 714: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 175
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 714: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 714: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =18
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 718: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=718,w_inc=1,r_inc=0,wdata=18,full=0,empty=0,waddr=176
# 
# UVM_INFO monitor.sv(47) @ 718: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=718,w_inc=1,r_inc=0,wdata=18,wfull=0,hfull=1,rempty=0,hempty=1,waddr=176,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 718: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 18, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 718: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 176
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 718: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 718: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =32
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 722: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=722,w_inc=1,r_inc=0,wdata=32,full=0,empty=0,waddr=177
# 
# UVM_INFO monitor.sv(47) @ 722: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=722,w_inc=1,r_inc=0,wdata=32,wfull=0,hfull=1,rempty=0,hempty=1,waddr=177,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 722: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 32, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 722: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 177
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 722: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 722: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =152
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 726: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=726,w_inc=1,r_inc=0,wdata=152,full=0,empty=0,waddr=178
# 
# UVM_INFO monitor.sv(47) @ 726: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=726,w_inc=1,r_inc=0,wdata=152,wfull=0,hfull=1,rempty=0,hempty=1,waddr=178,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 726: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=152, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 726: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 178
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 726: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 726: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =44
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 730: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=730,w_inc=1,r_inc=0,wdata=44,full=0,empty=0,waddr=179
# 
# UVM_INFO monitor.sv(47) @ 730: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=730,w_inc=1,r_inc=0,wdata=44,wfull=0,hfull=1,rempty=0,hempty=1,waddr=179,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 730: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 44, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 730: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 179
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 730: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 730: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =69
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 734: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=734,w_inc=1,r_inc=0,wdata=69,full=0,empty=0,waddr=180
# 
# UVM_INFO monitor.sv(47) @ 734: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=734,w_inc=1,r_inc=0,wdata=69,wfull=0,hfull=1,rempty=0,hempty=1,waddr=180,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 734: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 69, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 734: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 180
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 734: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 734: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =22
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 738: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=738,w_inc=1,r_inc=0,wdata=22,full=0,empty=0,waddr=181
# 
# UVM_INFO monitor.sv(47) @ 738: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=738,w_inc=1,r_inc=0,wdata=22,wfull=0,hfull=1,rempty=0,hempty=1,waddr=181,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 738: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 22, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 738: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 181
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 738: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 738: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =240
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 742: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=742,w_inc=1,r_inc=0,wdata=240,full=0,empty=0,waddr=182
# 
# UVM_INFO monitor.sv(47) @ 742: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=742,w_inc=1,r_inc=0,wdata=240,wfull=0,hfull=1,rempty=0,hempty=1,waddr=182,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 742: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=240, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 742: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 182
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 742: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 742: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =126
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 746: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=746,w_inc=1,r_inc=0,wdata=126,full=0,empty=0,waddr=183
# 
# UVM_INFO monitor.sv(47) @ 746: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=746,w_inc=1,r_inc=0,wdata=126,wfull=0,hfull=1,rempty=0,hempty=1,waddr=183,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 746: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=126, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 746: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 183
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 746: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 746: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =95
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 750: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=750,w_inc=1,r_inc=0,wdata=95,full=0,empty=0,waddr=184
# 
# UVM_INFO monitor.sv(47) @ 750: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=750,w_inc=1,r_inc=0,wdata=95,wfull=0,hfull=1,rempty=0,hempty=1,waddr=184,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 750: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 95, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 750: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 184
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 750: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 750: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =164
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 754: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=754,w_inc=1,r_inc=0,wdata=164,full=0,empty=0,waddr=185
# 
# UVM_INFO monitor.sv(47) @ 754: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=754,w_inc=1,r_inc=0,wdata=164,wfull=0,hfull=1,rempty=0,hempty=1,waddr=185,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 754: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=164, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 754: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 185
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 754: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 754: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =135
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 758: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=758,w_inc=1,r_inc=0,wdata=135,full=0,empty=0,waddr=186
# 
# UVM_INFO monitor.sv(47) @ 758: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=758,w_inc=1,r_inc=0,wdata=135,wfull=0,hfull=1,rempty=0,hempty=1,waddr=186,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 758: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=135, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 758: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 186
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 758: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 758: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =248
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 762: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=762,w_inc=1,r_inc=0,wdata=248,full=0,empty=0,waddr=187
# 
# UVM_INFO monitor.sv(47) @ 762: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=762,w_inc=1,r_inc=0,wdata=248,wfull=0,hfull=1,rempty=0,hempty=1,waddr=187,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 762: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=248, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 762: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 187
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 762: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 762: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =72
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 766: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=766,w_inc=1,r_inc=0,wdata=72,full=0,empty=0,waddr=188
# 
# UVM_INFO monitor.sv(47) @ 766: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=766,w_inc=1,r_inc=0,wdata=72,wfull=0,hfull=1,rempty=0,hempty=1,waddr=188,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 766: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 72, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 766: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 188
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 766: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 766: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =9
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 770: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=770,w_inc=1,r_inc=0,wdata=9,full=0,empty=0,waddr=189
# 
# UVM_INFO monitor.sv(47) @ 770: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=770,w_inc=1,r_inc=0,wdata=9,wfull=0,hfull=1,rempty=0,hempty=1,waddr=189,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 770: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=  9, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 770: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 189
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 770: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 770: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =135
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 774: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=774,w_inc=1,r_inc=0,wdata=135,full=0,empty=0,waddr=190
# 
# UVM_INFO monitor.sv(47) @ 774: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=774,w_inc=1,r_inc=0,wdata=135,wfull=0,hfull=1,rempty=0,hempty=1,waddr=190,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 774: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=135, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 774: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 190
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 774: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 774: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =147
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 778: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=778,w_inc=1,r_inc=0,wdata=147,full=0,empty=0,waddr=191
# 
# UVM_INFO monitor.sv(47) @ 778: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=778,w_inc=1,r_inc=0,wdata=147,wfull=0,hfull=1,rempty=0,hempty=1,waddr=191,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 778: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=147, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 778: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 191
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 778: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 778: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =203
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 782: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=782,w_inc=1,r_inc=0,wdata=203,full=0,empty=0,waddr=192
# 
# UVM_INFO monitor.sv(47) @ 782: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=782,w_inc=1,r_inc=0,wdata=203,wfull=0,hfull=1,rempty=0,hempty=1,waddr=192,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 782: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=203, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 782: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 192
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 782: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 782: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =177
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 786: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=786,w_inc=1,r_inc=0,wdata=177,full=0,empty=0,waddr=193
# 
# UVM_INFO monitor.sv(47) @ 786: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=786,w_inc=1,r_inc=0,wdata=177,wfull=0,hfull=1,rempty=0,hempty=1,waddr=193,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 786: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=177, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 786: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 193
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 786: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 786: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =254
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 790: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=790,w_inc=1,r_inc=0,wdata=254,full=0,empty=0,waddr=194
# 
# UVM_INFO monitor.sv(47) @ 790: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=790,w_inc=1,r_inc=0,wdata=254,wfull=0,hfull=1,rempty=0,hempty=1,waddr=194,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 790: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=254, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 790: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 194
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 790: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 790: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =81
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 794: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=794,w_inc=1,r_inc=0,wdata=81,full=0,empty=0,waddr=195
# 
# UVM_INFO monitor.sv(47) @ 794: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=794,w_inc=1,r_inc=0,wdata=81,wfull=0,hfull=1,rempty=0,hempty=1,waddr=195,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 794: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 81, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 794: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 195
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 794: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 794: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =160
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 798: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=798,w_inc=1,r_inc=0,wdata=160,full=0,empty=0,waddr=196
# 
# UVM_INFO monitor.sv(47) @ 798: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=798,w_inc=1,r_inc=0,wdata=160,wfull=0,hfull=1,rempty=0,hempty=1,waddr=196,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 798: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=160, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 798: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 196
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 798: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 798: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =31
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 802: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=802,w_inc=1,r_inc=0,wdata=31,full=0,empty=0,waddr=197
# 
# UVM_INFO monitor.sv(47) @ 802: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=802,w_inc=1,r_inc=0,wdata=31,wfull=0,hfull=1,rempty=0,hempty=1,waddr=197,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 802: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 31, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 802: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 197
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 802: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 802: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =198
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 806: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=806,w_inc=1,r_inc=0,wdata=198,full=0,empty=0,waddr=198
# 
# UVM_INFO monitor.sv(47) @ 806: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=806,w_inc=1,r_inc=0,wdata=198,wfull=0,hfull=1,rempty=0,hempty=1,waddr=198,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 806: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=198, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 806: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 198
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 806: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 806: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =46
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 810: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=810,w_inc=1,r_inc=0,wdata=46,full=0,empty=0,waddr=199
# 
# UVM_INFO monitor.sv(47) @ 810: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=810,w_inc=1,r_inc=0,wdata=46,wfull=0,hfull=1,rempty=0,hempty=1,waddr=199,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 810: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 46, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 810: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 199
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 810: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 810: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =33
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 814: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=814,w_inc=1,r_inc=0,wdata=33,full=0,empty=0,waddr=200
# 
# UVM_INFO monitor.sv(47) @ 814: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=814,w_inc=1,r_inc=0,wdata=33,wfull=0,hfull=1,rempty=0,hempty=1,waddr=200,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 814: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 33, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 814: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 200
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 814: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 814: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =193
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 818: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=818,w_inc=1,r_inc=0,wdata=193,full=0,empty=0,waddr=201
# 
# UVM_INFO monitor.sv(47) @ 818: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=818,w_inc=1,r_inc=0,wdata=193,wfull=0,hfull=1,rempty=0,hempty=1,waddr=201,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 818: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=193, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 818: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 201
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 818: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 818: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =171
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 822: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=822,w_inc=1,r_inc=0,wdata=171,full=0,empty=0,waddr=202
# 
# UVM_INFO monitor.sv(47) @ 822: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=822,w_inc=1,r_inc=0,wdata=171,wfull=0,hfull=1,rempty=0,hempty=1,waddr=202,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 822: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=171, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 822: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 202
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 822: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 822: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =224
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 826: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=826,w_inc=1,r_inc=0,wdata=224,full=0,empty=0,waddr=203
# 
# UVM_INFO monitor.sv(47) @ 826: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=826,w_inc=1,r_inc=0,wdata=224,wfull=0,hfull=1,rempty=0,hempty=1,waddr=203,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 826: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=224, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 826: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 203
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 826: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 826: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =20
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 830: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=830,w_inc=1,r_inc=0,wdata=20,full=0,empty=0,waddr=204
# 
# UVM_INFO monitor.sv(47) @ 830: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=830,w_inc=1,r_inc=0,wdata=20,wfull=0,hfull=1,rempty=0,hempty=1,waddr=204,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 830: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 20, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 830: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 204
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 830: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 830: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =74
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 834: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=834,w_inc=1,r_inc=0,wdata=74,full=0,empty=0,waddr=205
# 
# UVM_INFO monitor.sv(47) @ 834: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=834,w_inc=1,r_inc=0,wdata=74,wfull=0,hfull=1,rempty=0,hempty=1,waddr=205,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 834: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 74, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 834: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 205
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 834: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 834: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =231
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 838: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=838,w_inc=1,r_inc=0,wdata=231,full=0,empty=0,waddr=206
# 
# UVM_INFO monitor.sv(47) @ 838: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=838,w_inc=1,r_inc=0,wdata=231,wfull=0,hfull=1,rempty=0,hempty=1,waddr=206,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 838: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=231, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 838: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 206
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 838: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 838: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =153
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 842: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=842,w_inc=1,r_inc=0,wdata=153,full=0,empty=0,waddr=207
# 
# UVM_INFO monitor.sv(47) @ 842: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=842,w_inc=1,r_inc=0,wdata=153,wfull=0,hfull=1,rempty=0,hempty=1,waddr=207,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 842: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=153, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 842: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 207
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 842: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 842: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =156
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 846: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=846,w_inc=1,r_inc=0,wdata=156,full=0,empty=0,waddr=208
# 
# UVM_INFO monitor.sv(47) @ 846: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=846,w_inc=1,r_inc=0,wdata=156,wfull=0,hfull=1,rempty=0,hempty=1,waddr=208,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 846: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=156, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 846: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 208
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 846: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 846: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =60
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 850: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=850,w_inc=1,r_inc=0,wdata=60,full=0,empty=0,waddr=209
# 
# UVM_INFO monitor.sv(47) @ 850: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=850,w_inc=1,r_inc=0,wdata=60,wfull=0,hfull=1,rempty=0,hempty=1,waddr=209,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 850: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 60, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 850: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 209
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 850: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 850: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =122
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 854: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=854,w_inc=1,r_inc=0,wdata=122,full=0,empty=0,waddr=210
# 
# UVM_INFO monitor.sv(47) @ 854: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=854,w_inc=1,r_inc=0,wdata=122,wfull=0,hfull=1,rempty=0,hempty=1,waddr=210,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 854: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=122, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 854: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 210
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 854: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 854: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =143
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 858: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=858,w_inc=1,r_inc=0,wdata=143,full=0,empty=0,waddr=211
# 
# UVM_INFO monitor.sv(47) @ 858: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=858,w_inc=1,r_inc=0,wdata=143,wfull=0,hfull=1,rempty=0,hempty=1,waddr=211,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 858: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=143, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 858: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 211
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 858: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 858: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =150
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 862: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=862,w_inc=1,r_inc=0,wdata=150,full=0,empty=0,waddr=212
# 
# UVM_INFO monitor.sv(47) @ 862: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=862,w_inc=1,r_inc=0,wdata=150,wfull=0,hfull=1,rempty=0,hempty=1,waddr=212,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 862: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=150, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 862: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 212
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 862: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 862: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =183
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 866: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=866,w_inc=1,r_inc=0,wdata=183,full=0,empty=0,waddr=213
# 
# UVM_INFO monitor.sv(47) @ 866: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=866,w_inc=1,r_inc=0,wdata=183,wfull=0,hfull=1,rempty=0,hempty=1,waddr=213,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 866: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=183, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 866: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 213
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 866: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 866: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =54
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 870: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=870,w_inc=1,r_inc=0,wdata=54,full=0,empty=0,waddr=214
# 
# UVM_INFO monitor.sv(47) @ 870: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=870,w_inc=1,r_inc=0,wdata=54,wfull=0,hfull=1,rempty=0,hempty=1,waddr=214,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 870: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 54, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 870: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 214
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 870: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 870: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =252
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 874: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=874,w_inc=1,r_inc=0,wdata=252,full=0,empty=0,waddr=215
# 
# UVM_INFO monitor.sv(47) @ 874: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=874,w_inc=1,r_inc=0,wdata=252,wfull=0,hfull=1,rempty=0,hempty=1,waddr=215,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 874: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=252, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 874: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 215
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 874: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 874: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =111
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 878: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=878,w_inc=1,r_inc=0,wdata=111,full=0,empty=0,waddr=216
# 
# UVM_INFO monitor.sv(47) @ 878: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=878,w_inc=1,r_inc=0,wdata=111,wfull=0,hfull=1,rempty=0,hempty=1,waddr=216,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 878: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=111, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 878: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 216
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 878: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 878: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =144
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 882: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=882,w_inc=1,r_inc=0,wdata=144,full=0,empty=0,waddr=217
# 
# UVM_INFO monitor.sv(47) @ 882: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=882,w_inc=1,r_inc=0,wdata=144,wfull=0,hfull=1,rempty=0,hempty=1,waddr=217,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 882: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=144, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 882: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 217
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 882: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 882: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =0
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 886: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=886,w_inc=1,r_inc=0,wdata=0,full=0,empty=0,waddr=218
# 
# UVM_INFO monitor.sv(47) @ 886: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=886,w_inc=1,r_inc=0,wdata=0,wfull=0,hfull=1,rempty=0,hempty=1,waddr=218,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 886: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=  0, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 886: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 218
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 886: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 886: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =57
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 890: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=890,w_inc=1,r_inc=0,wdata=57,full=0,empty=0,waddr=219
# 
# UVM_INFO monitor.sv(47) @ 890: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=890,w_inc=1,r_inc=0,wdata=57,wfull=0,hfull=1,rempty=0,hempty=1,waddr=219,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 890: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 57, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 890: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 219
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 890: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 890: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =168
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 894: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=894,w_inc=1,r_inc=0,wdata=168,full=0,empty=0,waddr=220
# 
# UVM_INFO monitor.sv(47) @ 894: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=894,w_inc=1,r_inc=0,wdata=168,wfull=0,hfull=1,rempty=0,hempty=1,waddr=220,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 894: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=168, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 894: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 220
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 894: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 894: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =85
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 898: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=898,w_inc=1,r_inc=0,wdata=85,full=0,empty=0,waddr=221
# 
# UVM_INFO monitor.sv(47) @ 898: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=898,w_inc=1,r_inc=0,wdata=85,wfull=0,hfull=1,rempty=0,hempty=1,waddr=221,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 898: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 85, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 898: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 221
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 898: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 898: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =134
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 902: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=902,w_inc=1,r_inc=0,wdata=134,full=0,empty=0,waddr=222
# 
# UVM_INFO monitor.sv(47) @ 902: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=902,w_inc=1,r_inc=0,wdata=134,wfull=0,hfull=1,rempty=0,hempty=1,waddr=222,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 902: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=134, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 902: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 222
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 902: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 902: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =139
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 906: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=906,w_inc=1,r_inc=0,wdata=139,full=0,empty=0,waddr=223
# 
# UVM_INFO monitor.sv(47) @ 906: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=906,w_inc=1,r_inc=0,wdata=139,wfull=0,hfull=1,rempty=0,hempty=1,waddr=223,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 906: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=139, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 906: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 223
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 906: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 906: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =50
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 910: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=910,w_inc=1,r_inc=0,wdata=50,full=0,empty=0,waddr=224
# 
# UVM_INFO monitor.sv(47) @ 910: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=910,w_inc=1,r_inc=0,wdata=50,wfull=0,hfull=1,rempty=0,hempty=1,waddr=224,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 910: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 50, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 910: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 224
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 910: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 910: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =189
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 914: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=914,w_inc=1,r_inc=0,wdata=189,full=0,empty=0,waddr=225
# 
# UVM_INFO monitor.sv(47) @ 914: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=914,w_inc=1,r_inc=0,wdata=189,wfull=0,hfull=1,rempty=0,hempty=1,waddr=225,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 914: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=189, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 914: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 225
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 914: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 914: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =45
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 918: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=918,w_inc=1,r_inc=0,wdata=45,full=0,empty=0,waddr=226
# 
# UVM_INFO monitor.sv(47) @ 918: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=918,w_inc=1,r_inc=0,wdata=45,wfull=0,hfull=1,rempty=0,hempty=1,waddr=226,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 918: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 45, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 918: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 226
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 918: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 918: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =77
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 922: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=922,w_inc=1,r_inc=0,wdata=77,full=0,empty=0,waddr=227
# 
# UVM_INFO monitor.sv(47) @ 922: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=922,w_inc=1,r_inc=0,wdata=77,wfull=0,hfull=1,rempty=0,hempty=1,waddr=227,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 922: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 77, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 922: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 227
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 922: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 922: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =2
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 926: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=926,w_inc=1,r_inc=0,wdata=2,full=0,empty=0,waddr=228
# 
# UVM_INFO monitor.sv(47) @ 926: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=926,w_inc=1,r_inc=0,wdata=2,wfull=0,hfull=1,rempty=0,hempty=1,waddr=228,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 926: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=  2, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 926: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 228
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 926: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 926: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =232
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 930: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=930,w_inc=1,r_inc=0,wdata=232,full=0,empty=0,waddr=229
# 
# UVM_INFO monitor.sv(47) @ 930: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=930,w_inc=1,r_inc=0,wdata=232,wfull=0,hfull=1,rempty=0,hempty=1,waddr=229,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 930: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=232, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 930: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 229
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 930: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 930: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =252
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 934: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=934,w_inc=1,r_inc=0,wdata=252,full=0,empty=0,waddr=230
# 
# UVM_INFO monitor.sv(47) @ 934: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=934,w_inc=1,r_inc=0,wdata=252,wfull=0,hfull=1,rempty=0,hempty=1,waddr=230,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 934: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=252, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 934: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 230
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 934: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 934: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =184
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 938: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=938,w_inc=1,r_inc=0,wdata=184,full=0,empty=0,waddr=231
# 
# UVM_INFO monitor.sv(47) @ 938: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=938,w_inc=1,r_inc=0,wdata=184,wfull=0,hfull=1,rempty=0,hempty=1,waddr=231,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 938: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=184, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 938: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 231
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 938: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 938: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =170
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 942: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=942,w_inc=1,r_inc=0,wdata=170,full=0,empty=0,waddr=232
# 
# UVM_INFO monitor.sv(47) @ 942: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=942,w_inc=1,r_inc=0,wdata=170,wfull=0,hfull=1,rempty=0,hempty=1,waddr=232,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 942: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=170, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 942: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 232
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 942: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 942: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =73
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 946: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=946,w_inc=1,r_inc=0,wdata=73,full=0,empty=0,waddr=233
# 
# UVM_INFO monitor.sv(47) @ 946: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=946,w_inc=1,r_inc=0,wdata=73,wfull=0,hfull=1,rempty=0,hempty=1,waddr=233,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 946: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 73, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 946: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 233
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 946: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 946: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =64
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 950: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=950,w_inc=1,r_inc=0,wdata=64,full=0,empty=0,waddr=234
# 
# UVM_INFO monitor.sv(47) @ 950: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=950,w_inc=1,r_inc=0,wdata=64,wfull=0,hfull=1,rempty=0,hempty=1,waddr=234,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 950: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 64, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 950: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 234
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 950: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 950: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =77
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 954: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=954,w_inc=1,r_inc=0,wdata=77,full=0,empty=0,waddr=235
# 
# UVM_INFO monitor.sv(47) @ 954: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=954,w_inc=1,r_inc=0,wdata=77,wfull=0,hfull=1,rempty=0,hempty=1,waddr=235,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 954: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 77, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 954: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 235
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 954: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 954: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =146
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 958: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=958,w_inc=1,r_inc=0,wdata=146,full=0,empty=0,waddr=236
# 
# UVM_INFO monitor.sv(47) @ 958: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=958,w_inc=1,r_inc=0,wdata=146,wfull=0,hfull=1,rempty=0,hempty=1,waddr=236,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 958: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=146, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 958: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 236
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 958: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 958: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =248
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 962: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=962,w_inc=1,r_inc=0,wdata=248,full=0,empty=0,waddr=237
# 
# UVM_INFO monitor.sv(47) @ 962: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=962,w_inc=1,r_inc=0,wdata=248,wfull=0,hfull=1,rempty=0,hempty=1,waddr=237,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 962: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=248, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 962: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 237
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 962: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 962: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =98
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 966: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=966,w_inc=1,r_inc=0,wdata=98,full=0,empty=0,waddr=238
# 
# UVM_INFO monitor.sv(47) @ 966: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=966,w_inc=1,r_inc=0,wdata=98,wfull=0,hfull=1,rempty=0,hempty=1,waddr=238,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 966: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 98, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 966: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 238
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 966: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 966: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =67
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 970: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=970,w_inc=1,r_inc=0,wdata=67,full=0,empty=0,waddr=239
# 
# UVM_INFO monitor.sv(47) @ 970: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=970,w_inc=1,r_inc=0,wdata=67,wfull=0,hfull=1,rempty=0,hempty=1,waddr=239,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 970: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 67, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 970: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 239
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 970: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 970: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =189
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 974: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=974,w_inc=1,r_inc=0,wdata=189,full=0,empty=0,waddr=240
# 
# UVM_INFO monitor.sv(47) @ 974: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=974,w_inc=1,r_inc=0,wdata=189,wfull=0,hfull=1,rempty=0,hempty=1,waddr=240,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 974: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=189, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 974: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 240
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 974: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 974: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =210
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 978: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=978,w_inc=1,r_inc=0,wdata=210,full=0,empty=0,waddr=241
# 
# UVM_INFO monitor.sv(47) @ 978: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=978,w_inc=1,r_inc=0,wdata=210,wfull=0,hfull=1,rempty=0,hempty=1,waddr=241,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 978: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=210, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 978: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 241
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 978: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 978: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =77
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 982: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=982,w_inc=1,r_inc=0,wdata=77,full=0,empty=0,waddr=242
# 
# UVM_INFO monitor.sv(47) @ 982: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=982,w_inc=1,r_inc=0,wdata=77,wfull=0,hfull=1,rempty=0,hempty=1,waddr=242,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 982: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 77, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 982: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 242
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 982: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 982: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =142
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 986: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=986,w_inc=1,r_inc=0,wdata=142,full=0,empty=0,waddr=243
# 
# UVM_INFO monitor.sv(47) @ 986: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=986,w_inc=1,r_inc=0,wdata=142,wfull=0,hfull=1,rempty=0,hempty=1,waddr=243,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 986: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=142, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 986: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 243
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 986: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 986: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =52
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 990: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=990,w_inc=1,r_inc=0,wdata=52,full=0,empty=0,waddr=244
# 
# UVM_INFO monitor.sv(47) @ 990: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=990,w_inc=1,r_inc=0,wdata=52,wfull=0,hfull=1,rempty=0,hempty=1,waddr=244,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 990: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 52, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 990: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 244
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 990: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 990: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =104
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 994: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=994,w_inc=1,r_inc=0,wdata=104,full=0,empty=0,waddr=245
# 
# UVM_INFO monitor.sv(47) @ 994: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=994,w_inc=1,r_inc=0,wdata=104,wfull=0,hfull=1,rempty=0,hempty=1,waddr=245,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 994: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=104, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 994: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 245
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 994: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 994: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =85
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 998: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=998,w_inc=1,r_inc=0,wdata=85,full=0,empty=0,waddr=246
# 
# UVM_INFO monitor.sv(47) @ 998: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=998,w_inc=1,r_inc=0,wdata=85,wfull=0,hfull=1,rempty=0,hempty=1,waddr=246,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 998: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 85, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 998: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 246
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 998: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 998: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =228
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 1002: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=1002,w_inc=1,r_inc=0,wdata=228,full=0,empty=0,waddr=247
# 
# UVM_INFO monitor.sv(47) @ 1002: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=1002,w_inc=1,r_inc=0,wdata=228,wfull=0,hfull=1,rempty=0,hempty=1,waddr=247,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 1002: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=228, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 1002: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 247
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1002: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 1002: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =86
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 1006: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=1006,w_inc=1,r_inc=0,wdata=86,full=0,empty=0,waddr=248
# 
# UVM_INFO monitor.sv(47) @ 1006: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=1006,w_inc=1,r_inc=0,wdata=86,wfull=0,hfull=1,rempty=0,hempty=1,waddr=248,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 1006: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 86, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 1006: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 248
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1006: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 1006: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =244
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 1010: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=1010,w_inc=1,r_inc=0,wdata=244,full=0,empty=0,waddr=249
# 
# UVM_INFO monitor.sv(47) @ 1010: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=1010,w_inc=1,r_inc=0,wdata=244,wfull=0,hfull=1,rempty=0,hempty=1,waddr=249,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 1010: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=244, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 1010: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 249
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1010: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 1010: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =6
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 1014: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=1014,w_inc=1,r_inc=0,wdata=6,full=0,empty=0,waddr=250
# 
# UVM_INFO monitor.sv(47) @ 1014: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=1014,w_inc=1,r_inc=0,wdata=6,wfull=0,hfull=1,rempty=0,hempty=1,waddr=250,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 1014: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=  6, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 1014: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 250
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1014: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 1014: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =57
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 1018: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=1018,w_inc=1,r_inc=0,wdata=57,full=0,empty=0,waddr=251
# 
# UVM_INFO monitor.sv(47) @ 1018: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=1018,w_inc=1,r_inc=0,wdata=57,wfull=0,hfull=1,rempty=0,hempty=1,waddr=251,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 1018: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 57, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 1018: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 251
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1018: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 1018: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =62
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 1022: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=1022,w_inc=1,r_inc=0,wdata=62,full=0,empty=0,waddr=252
# 
# UVM_INFO monitor.sv(47) @ 1022: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=1022,w_inc=1,r_inc=0,wdata=62,wfull=0,hfull=1,rempty=0,hempty=1,waddr=252,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 1022: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 62, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 1022: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 252
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1022: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 1022: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =14
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 1026: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=1026,w_inc=1,r_inc=0,wdata=14,full=0,empty=0,waddr=253
# 
# UVM_INFO monitor.sv(47) @ 1026: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=1026,w_inc=1,r_inc=0,wdata=14,wfull=0,hfull=1,rempty=0,hempty=1,waddr=253,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 1026: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata= 14, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 1026: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 253
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1026: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 1026: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =181
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 1030: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=1030,w_inc=1,r_inc=0,wdata=181,full=0,empty=0,waddr=254
# 
# UVM_INFO monitor.sv(47) @ 1030: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=1030,w_inc=1,r_inc=0,wdata=181,wfull=0,hfull=1,rempty=0,hempty=1,waddr=254,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 1030: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=181, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 1030: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 254
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1030: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(43) @ 1030: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: w_inc =1, r_inc =0,data_in =5
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(56) @ 1034: uvm_test_top.env.agnt.driv [Driver is doing write operation] Burst Details of FIFO:time=1034,w_inc=1,r_inc=0,wdata=5,full=0,empty=0,waddr=255
# 
# UVM_INFO monitor.sv(47) @ 1034: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=1034,w_inc=1,r_inc=0,wdata=5,wfull=0,hfull=0,rempty=0,hempty=1,waddr=255,
# 
# UVM_INFO fifo_scoreboard.sv(49) @ 1034: uvm_test_top.env.scb [Scoreboard write wdata] Burst Details of FIFO:w_inc=1, wdata=  5, wfull=0
# 
# UVM_INFO sequence_fifo_wr.sv(46) @ 1034: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generate new item: 255
# 
# UVM_INFO sequence_fifo_wr.sv(48) @ 1034: reporter@@fifo_sequence_wr [you are in fifo_sequence_wr class] Generated items:         256
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1034: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(61) @ 1038: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Inside Constructor!
# 
# UVM_INFO monitor.sv(47) @ 1038: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=1038,w_inc=1,r_inc=0,wdata=5,wfull=1,hfull=0,rempty=0,hempty=1,waddr=256,
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1038: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1038: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =188 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO monitor.sv(47) @ 1042: uvm_test_top.env.agnt.mon [Monitoring the Write operation] Burst Details of FIFO:time=1042,w_inc=0,r_inc=1,wdata=188,wfull=1,hfull=0,rempty=0,hempty=1,waddr=256,
# 
# UVM_INFO monitor.sv(61) @ 1044: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1044,w_inc=0,r_inc=1,rdata=183,wfull=1,hfull=0,rempty=0,hempty=1,raddr=0
# 
# UVM_INFO driver.sv(68) @ 1044: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1044,w_inc=0,r_inc=1,data_out=183,full=1,empty=0,raddr=0
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1044: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=188, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1044: uvm_test_top.env.scb [While comparing read] transaction was passed actual=183, expected_data=183
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1044: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 0
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1044: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =143 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1052: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1052,w_inc=0,r_inc=1,data_out=196,full=1,empty=0,raddr=1
# 
# UVM_INFO monitor.sv(61) @ 1052: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1052,w_inc=0,r_inc=1,rdata=196,wfull=1,hfull=1,rempty=0,hempty=0,raddr=1
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1052: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 1
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1052: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=143, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1052: uvm_test_top.env.scb [While comparing read] transaction was passed actual=196, expected_data=196
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1052: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =123 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1060: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1060,w_inc=0,r_inc=1,data_out=167,full=0,empty=0,raddr=2
# 
# UVM_INFO monitor.sv(61) @ 1060: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1060,w_inc=0,r_inc=1,rdata=167,wfull=0,hfull=1,rempty=0,hempty=0,raddr=2
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1060: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 2
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1060: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=123, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1060: uvm_test_top.env.scb [While comparing read] transaction was passed actual=167, expected_data=167
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1060: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =148 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1068: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1068,w_inc=0,r_inc=1,data_out=34,full=0,empty=0,raddr=3
# 
# UVM_INFO monitor.sv(61) @ 1068: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1068,w_inc=0,r_inc=1,rdata=34,wfull=0,hfull=1,rempty=0,hempty=0,raddr=3
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1068: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 3
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1068: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=148, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1068: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 34, expected_data= 34
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1068: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =17 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1076: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1076,w_inc=0,r_inc=1,data_out=175,full=0,empty=0,raddr=4
# 
# UVM_INFO monitor.sv(61) @ 1076: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1076,w_inc=0,r_inc=1,rdata=175,wfull=0,hfull=1,rempty=0,hempty=0,raddr=4
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1076: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 4
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1076: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 17, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1076: uvm_test_top.env.scb [While comparing read] transaction was passed actual=175, expected_data=175
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1076: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =38 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1084: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1084,w_inc=0,r_inc=1,data_out=88,full=0,empty=0,raddr=5
# 
# UVM_INFO monitor.sv(61) @ 1084: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1084,w_inc=0,r_inc=1,rdata=88,wfull=0,hfull=1,rempty=0,hempty=0,raddr=5
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1084: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 5
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1084: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 38, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1084: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 88, expected_data= 88
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1084: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =250 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1092: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1092,w_inc=0,r_inc=1,data_out=51,full=0,empty=0,raddr=6
# 
# UVM_INFO monitor.sv(61) @ 1092: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1092,w_inc=0,r_inc=1,rdata=51,wfull=0,hfull=1,rempty=0,hempty=0,raddr=6
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1092: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 6
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1092: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=250, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1092: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 51, expected_data= 51
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1092: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =179 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1100: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1100,w_inc=0,r_inc=1,data_out=53,full=0,empty=0,raddr=7
# 
# UVM_INFO monitor.sv(61) @ 1100: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1100,w_inc=0,r_inc=1,rdata=53,wfull=0,hfull=1,rempty=0,hempty=0,raddr=7
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1100: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 7
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1100: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=179, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1100: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 53, expected_data= 53
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1100: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =180 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1108: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1108,w_inc=0,r_inc=1,data_out=174,full=0,empty=0,raddr=8
# 
# UVM_INFO monitor.sv(61) @ 1108: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1108,w_inc=0,r_inc=1,rdata=174,wfull=0,hfull=1,rempty=0,hempty=0,raddr=8
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1108: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 8
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1108: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=180, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1108: uvm_test_top.env.scb [While comparing read] transaction was passed actual=174, expected_data=174
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1108: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =224 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1116: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1116,w_inc=0,r_inc=1,data_out=58,full=0,empty=0,raddr=9
# 
# UVM_INFO monitor.sv(61) @ 1116: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1116,w_inc=0,r_inc=1,rdata=58,wfull=0,hfull=1,rempty=0,hempty=0,raddr=9
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1116: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 9
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1116: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=224, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1116: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 58, expected_data= 58
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1116: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =39 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1124: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1124,w_inc=0,r_inc=1,data_out=22,full=0,empty=0,raddr=10
# 
# UVM_INFO monitor.sv(61) @ 1124: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1124,w_inc=0,r_inc=1,rdata=22,wfull=0,hfull=1,rempty=0,hempty=0,raddr=10
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1124: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 10
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1124: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 39, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1124: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 22, expected_data= 22
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1124: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =253 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1132: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1132,w_inc=0,r_inc=1,data_out=233,full=0,empty=0,raddr=11
# 
# UVM_INFO monitor.sv(61) @ 1132: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1132,w_inc=0,r_inc=1,rdata=233,wfull=0,hfull=1,rempty=0,hempty=0,raddr=11
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1132: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 11
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1132: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=253, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1132: uvm_test_top.env.scb [While comparing read] transaction was passed actual=233, expected_data=233
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1132: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =148 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1140: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1140,w_inc=0,r_inc=1,data_out=193,full=0,empty=0,raddr=12
# 
# UVM_INFO monitor.sv(61) @ 1140: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1140,w_inc=0,r_inc=1,rdata=193,wfull=0,hfull=1,rempty=0,hempty=0,raddr=12
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1140: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 12
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1140: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=148, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1140: uvm_test_top.env.scb [While comparing read] transaction was passed actual=193, expected_data=193
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1140: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =235 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1148: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1148,w_inc=0,r_inc=1,data_out=148,full=0,empty=0,raddr=13
# 
# UVM_INFO monitor.sv(61) @ 1148: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1148,w_inc=0,r_inc=1,rdata=148,wfull=0,hfull=1,rempty=0,hempty=0,raddr=13
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1148: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 13
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1148: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=235, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1148: uvm_test_top.env.scb [While comparing read] transaction was passed actual=148, expected_data=148
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1148: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =242 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1156: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1156,w_inc=0,r_inc=1,data_out=147,full=0,empty=0,raddr=14
# 
# UVM_INFO monitor.sv(61) @ 1156: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1156,w_inc=0,r_inc=1,rdata=147,wfull=0,hfull=1,rempty=0,hempty=0,raddr=14
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1156: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 14
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1156: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=242, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1156: uvm_test_top.env.scb [While comparing read] transaction was passed actual=147, expected_data=147
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1156: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =98 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1164: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1164,w_inc=0,r_inc=1,data_out=127,full=0,empty=0,raddr=15
# 
# UVM_INFO monitor.sv(61) @ 1164: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1164,w_inc=0,r_inc=1,rdata=127,wfull=0,hfull=1,rempty=0,hempty=0,raddr=15
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1164: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 15
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1164: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 98, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1164: uvm_test_top.env.scb [While comparing read] transaction was passed actual=127, expected_data=127
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1164: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =239 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1172: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1172,w_inc=0,r_inc=1,data_out=228,full=0,empty=0,raddr=16
# 
# UVM_INFO monitor.sv(61) @ 1172: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1172,w_inc=0,r_inc=1,rdata=228,wfull=0,hfull=1,rempty=0,hempty=0,raddr=16
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1172: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 16
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1172: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=239, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1172: uvm_test_top.env.scb [While comparing read] transaction was passed actual=228, expected_data=228
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1172: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =186 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1180: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1180,w_inc=0,r_inc=1,data_out=152,full=0,empty=0,raddr=17
# 
# UVM_INFO monitor.sv(61) @ 1180: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1180,w_inc=0,r_inc=1,rdata=152,wfull=0,hfull=1,rempty=0,hempty=0,raddr=17
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1180: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 17
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1180: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=186, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1180: uvm_test_top.env.scb [While comparing read] transaction was passed actual=152, expected_data=152
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1180: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =119 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1188: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1188,w_inc=0,r_inc=1,data_out=232,full=0,empty=0,raddr=18
# 
# UVM_INFO monitor.sv(61) @ 1188: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1188,w_inc=0,r_inc=1,rdata=232,wfull=0,hfull=1,rempty=0,hempty=0,raddr=18
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1188: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 18
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1188: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=119, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1188: uvm_test_top.env.scb [While comparing read] transaction was passed actual=232, expected_data=232
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1188: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =181 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1196: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1196,w_inc=0,r_inc=1,data_out=108,full=0,empty=0,raddr=19
# 
# UVM_INFO monitor.sv(61) @ 1196: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1196,w_inc=0,r_inc=1,rdata=108,wfull=0,hfull=1,rempty=0,hempty=0,raddr=19
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1196: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 19
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1196: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=181, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1196: uvm_test_top.env.scb [While comparing read] transaction was passed actual=108, expected_data=108
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1196: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =147 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1204: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1204,w_inc=0,r_inc=1,data_out=38,full=0,empty=0,raddr=20
# 
# UVM_INFO monitor.sv(61) @ 1204: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1204,w_inc=0,r_inc=1,rdata=38,wfull=0,hfull=1,rempty=0,hempty=0,raddr=20
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1204: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 20
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1204: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=147, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1204: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 38, expected_data= 38
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1204: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =117 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1212: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1212,w_inc=0,r_inc=1,data_out=166,full=0,empty=0,raddr=21
# 
# UVM_INFO monitor.sv(61) @ 1212: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1212,w_inc=0,r_inc=1,rdata=166,wfull=0,hfull=1,rempty=0,hempty=0,raddr=21
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1212: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 21
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1212: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=117, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1212: uvm_test_top.env.scb [While comparing read] transaction was passed actual=166, expected_data=166
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1212: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =200 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1220: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1220,w_inc=0,r_inc=1,data_out=122,full=0,empty=0,raddr=22
# 
# UVM_INFO monitor.sv(61) @ 1220: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1220,w_inc=0,r_inc=1,rdata=122,wfull=0,hfull=1,rempty=0,hempty=0,raddr=22
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1220: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 22
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1220: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=200, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1220: uvm_test_top.env.scb [While comparing read] transaction was passed actual=122, expected_data=122
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1220: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =14 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1228: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1228,w_inc=0,r_inc=1,data_out=131,full=0,empty=0,raddr=23
# 
# UVM_INFO monitor.sv(61) @ 1228: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1228,w_inc=0,r_inc=1,rdata=131,wfull=0,hfull=1,rempty=0,hempty=0,raddr=23
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1228: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 23
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1228: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 14, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1228: uvm_test_top.env.scb [While comparing read] transaction was passed actual=131, expected_data=131
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1228: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =79 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1236: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1236,w_inc=0,r_inc=1,data_out=3,full=0,empty=0,raddr=24
# 
# UVM_INFO monitor.sv(61) @ 1236: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1236,w_inc=0,r_inc=1,rdata=3,wfull=0,hfull=1,rempty=0,hempty=0,raddr=24
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1236: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 24
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1236: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 79, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1236: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  3, expected_data=  3
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1236: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =176 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1244: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1244,w_inc=0,r_inc=1,data_out=19,full=0,empty=0,raddr=25
# 
# UVM_INFO monitor.sv(61) @ 1244: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1244,w_inc=0,r_inc=1,rdata=19,wfull=0,hfull=1,rempty=0,hempty=0,raddr=25
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1244: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 25
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1244: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=176, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1244: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 19, expected_data= 19
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1244: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =5 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1252: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1252,w_inc=0,r_inc=1,data_out=240,full=0,empty=0,raddr=26
# 
# UVM_INFO monitor.sv(61) @ 1252: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1252,w_inc=0,r_inc=1,rdata=240,wfull=0,hfull=1,rempty=0,hempty=0,raddr=26
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1252: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 26
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1252: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=  5, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1252: uvm_test_top.env.scb [While comparing read] transaction was passed actual=240, expected_data=240
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1252: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =69 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1260: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1260,w_inc=0,r_inc=1,data_out=82,full=0,empty=0,raddr=27
# 
# UVM_INFO monitor.sv(61) @ 1260: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1260,w_inc=0,r_inc=1,rdata=82,wfull=0,hfull=1,rempty=0,hempty=0,raddr=27
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1260: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 27
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1260: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 69, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1260: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 82, expected_data= 82
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1260: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =158 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1268: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1268,w_inc=0,r_inc=1,data_out=186,full=0,empty=0,raddr=28
# 
# UVM_INFO monitor.sv(61) @ 1268: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1268,w_inc=0,r_inc=1,rdata=186,wfull=0,hfull=1,rempty=0,hempty=0,raddr=28
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1268: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 28
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1268: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=158, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1268: uvm_test_top.env.scb [While comparing read] transaction was passed actual=186, expected_data=186
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1268: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =139 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1276: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1276,w_inc=0,r_inc=1,data_out=164,full=0,empty=0,raddr=29
# 
# UVM_INFO monitor.sv(61) @ 1276: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1276,w_inc=0,r_inc=1,rdata=164,wfull=0,hfull=1,rempty=0,hempty=0,raddr=29
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1276: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 29
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1276: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=139, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1276: uvm_test_top.env.scb [While comparing read] transaction was passed actual=164, expected_data=164
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1276: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =103 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1284: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1284,w_inc=0,r_inc=1,data_out=115,full=0,empty=0,raddr=30
# 
# UVM_INFO monitor.sv(61) @ 1284: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1284,w_inc=0,r_inc=1,rdata=115,wfull=0,hfull=1,rempty=0,hempty=0,raddr=30
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1284: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 30
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1284: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=103, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1284: uvm_test_top.env.scb [While comparing read] transaction was passed actual=115, expected_data=115
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1284: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =177 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1292: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1292,w_inc=0,r_inc=1,data_out=223,full=0,empty=0,raddr=31
# 
# UVM_INFO monitor.sv(61) @ 1292: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1292,w_inc=0,r_inc=1,rdata=223,wfull=0,hfull=1,rempty=0,hempty=0,raddr=31
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1292: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 31
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1292: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=177, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1292: uvm_test_top.env.scb [While comparing read] transaction was passed actual=223, expected_data=223
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1292: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =214 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1300: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1300,w_inc=0,r_inc=1,data_out=36,full=0,empty=0,raddr=32
# 
# UVM_INFO monitor.sv(61) @ 1300: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1300,w_inc=0,r_inc=1,rdata=36,wfull=0,hfull=1,rempty=0,hempty=0,raddr=32
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1300: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 32
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1300: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=214, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1300: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 36, expected_data= 36
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1300: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =73 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1308: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1308,w_inc=0,r_inc=1,data_out=21,full=0,empty=0,raddr=33
# 
# UVM_INFO monitor.sv(61) @ 1308: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1308,w_inc=0,r_inc=1,rdata=21,wfull=0,hfull=1,rempty=0,hempty=0,raddr=33
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1308: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 33
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1308: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 73, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1308: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 21, expected_data= 21
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1308: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =248 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1316: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1316,w_inc=0,r_inc=1,data_out=156,full=0,empty=0,raddr=34
# 
# UVM_INFO monitor.sv(61) @ 1316: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1316,w_inc=0,r_inc=1,rdata=156,wfull=0,hfull=1,rempty=0,hempty=0,raddr=34
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1316: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 34
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1316: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=248, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1316: uvm_test_top.env.scb [While comparing read] transaction was passed actual=156, expected_data=156
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1316: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =202 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1324: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1324,w_inc=0,r_inc=1,data_out=105,full=0,empty=0,raddr=35
# 
# UVM_INFO monitor.sv(61) @ 1324: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1324,w_inc=0,r_inc=1,rdata=105,wfull=0,hfull=1,rempty=0,hempty=0,raddr=35
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1324: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 35
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1324: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=202, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1324: uvm_test_top.env.scb [While comparing read] transaction was passed actual=105, expected_data=105
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1324: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =193 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1332: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1332,w_inc=0,r_inc=1,data_out=158,full=0,empty=0,raddr=36
# 
# UVM_INFO monitor.sv(61) @ 1332: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1332,w_inc=0,r_inc=1,rdata=158,wfull=0,hfull=1,rempty=0,hempty=0,raddr=36
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1332: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 36
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1332: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=193, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1332: uvm_test_top.env.scb [While comparing read] transaction was passed actual=158, expected_data=158
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1332: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =254 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1340: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1340,w_inc=0,r_inc=1,data_out=68,full=0,empty=0,raddr=37
# 
# UVM_INFO monitor.sv(61) @ 1340: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1340,w_inc=0,r_inc=1,rdata=68,wfull=0,hfull=1,rempty=0,hempty=0,raddr=37
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1340: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 37
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1340: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=254, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1340: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 68, expected_data= 68
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1340: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =18 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1348: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1348,w_inc=0,r_inc=1,data_out=195,full=0,empty=0,raddr=38
# 
# UVM_INFO monitor.sv(61) @ 1348: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1348,w_inc=0,r_inc=1,rdata=195,wfull=0,hfull=1,rempty=0,hempty=0,raddr=38
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1348: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 38
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1348: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 18, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1348: uvm_test_top.env.scb [While comparing read] transaction was passed actual=195, expected_data=195
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1348: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =231 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1356: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1356,w_inc=0,r_inc=1,data_out=171,full=0,empty=0,raddr=39
# 
# UVM_INFO monitor.sv(61) @ 1356: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1356,w_inc=0,r_inc=1,rdata=171,wfull=0,hfull=1,rempty=0,hempty=0,raddr=39
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1356: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 39
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1356: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=231, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1356: uvm_test_top.env.scb [While comparing read] transaction was passed actual=171, expected_data=171
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1356: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =154 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1364: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1364,w_inc=0,r_inc=1,data_out=169,full=0,empty=0,raddr=40
# 
# UVM_INFO monitor.sv(61) @ 1364: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1364,w_inc=0,r_inc=1,rdata=169,wfull=0,hfull=1,rempty=0,hempty=0,raddr=40
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1364: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 40
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1364: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=154, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1364: uvm_test_top.env.scb [While comparing read] transaction was passed actual=169, expected_data=169
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1364: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =31 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1372: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1372,w_inc=0,r_inc=1,data_out=224,full=0,empty=0,raddr=41
# 
# UVM_INFO monitor.sv(61) @ 1372: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1372,w_inc=0,r_inc=1,rdata=224,wfull=0,hfull=1,rempty=0,hempty=0,raddr=41
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1372: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 41
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1372: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 31, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1372: uvm_test_top.env.scb [While comparing read] transaction was passed actual=224, expected_data=224
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1372: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =172 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1380: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1380,w_inc=0,r_inc=1,data_out=122,full=0,empty=0,raddr=42
# 
# UVM_INFO monitor.sv(61) @ 1380: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1380,w_inc=0,r_inc=1,rdata=122,wfull=0,hfull=1,rempty=0,hempty=0,raddr=42
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1380: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 42
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1380: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=172, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1380: uvm_test_top.env.scb [While comparing read] transaction was passed actual=122, expected_data=122
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1380: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =252 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1388: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1388,w_inc=0,r_inc=1,data_out=73,full=0,empty=0,raddr=43
# 
# UVM_INFO monitor.sv(61) @ 1388: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1388,w_inc=0,r_inc=1,rdata=73,wfull=0,hfull=1,rempty=0,hempty=0,raddr=43
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1388: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 43
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1388: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=252, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1388: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 73, expected_data= 73
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1388: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =186 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1396: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1396,w_inc=0,r_inc=1,data_out=181,full=0,empty=0,raddr=44
# 
# UVM_INFO monitor.sv(61) @ 1396: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1396,w_inc=0,r_inc=1,rdata=181,wfull=0,hfull=1,rempty=0,hempty=0,raddr=44
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1396: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 44
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1396: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=186, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1396: uvm_test_top.env.scb [While comparing read] transaction was passed actual=181, expected_data=181
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1396: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =177 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1404: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1404,w_inc=0,r_inc=1,data_out=194,full=0,empty=0,raddr=45
# 
# UVM_INFO monitor.sv(61) @ 1404: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1404,w_inc=0,r_inc=1,rdata=194,wfull=0,hfull=1,rempty=0,hempty=0,raddr=45
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1404: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 45
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1404: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=177, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1404: uvm_test_top.env.scb [While comparing read] transaction was passed actual=194, expected_data=194
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1404: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =90 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1412: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1412,w_inc=0,r_inc=1,data_out=79,full=0,empty=0,raddr=46
# 
# UVM_INFO monitor.sv(61) @ 1412: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1412,w_inc=0,r_inc=1,rdata=79,wfull=0,hfull=1,rempty=0,hempty=0,raddr=46
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1412: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 46
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1412: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 90, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1412: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 79, expected_data= 79
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1412: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =99 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1420: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1420,w_inc=0,r_inc=1,data_out=171,full=0,empty=0,raddr=47
# 
# UVM_INFO monitor.sv(61) @ 1420: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1420,w_inc=0,r_inc=1,rdata=171,wfull=0,hfull=1,rempty=0,hempty=0,raddr=47
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1420: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 47
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1420: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 99, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1420: uvm_test_top.env.scb [While comparing read] transaction was passed actual=171, expected_data=171
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1420: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =1 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1428: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1428,w_inc=0,r_inc=1,data_out=29,full=0,empty=0,raddr=48
# 
# UVM_INFO monitor.sv(61) @ 1428: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1428,w_inc=0,r_inc=1,rdata=29,wfull=0,hfull=1,rempty=0,hempty=0,raddr=48
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1428: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 48
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1428: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=  1, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1428: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 29, expected_data= 29
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1428: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =9 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1436: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1436,w_inc=0,r_inc=1,data_out=14,full=0,empty=0,raddr=49
# 
# UVM_INFO monitor.sv(61) @ 1436: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1436,w_inc=0,r_inc=1,rdata=14,wfull=0,hfull=1,rempty=0,hempty=0,raddr=49
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1436: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 49
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1436: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=  9, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1436: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 14, expected_data= 14
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1436: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =24 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1444: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1444,w_inc=0,r_inc=1,data_out=223,full=0,empty=0,raddr=50
# 
# UVM_INFO monitor.sv(61) @ 1444: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1444,w_inc=0,r_inc=1,rdata=223,wfull=0,hfull=1,rempty=0,hempty=0,raddr=50
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1444: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 50
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1444: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 24, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1444: uvm_test_top.env.scb [While comparing read] transaction was passed actual=223, expected_data=223
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1444: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =25 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1452: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1452,w_inc=0,r_inc=1,data_out=192,full=0,empty=0,raddr=51
# 
# UVM_INFO monitor.sv(61) @ 1452: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1452,w_inc=0,r_inc=1,rdata=192,wfull=0,hfull=1,rempty=0,hempty=0,raddr=51
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1452: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 51
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1452: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 25, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1452: uvm_test_top.env.scb [While comparing read] transaction was passed actual=192, expected_data=192
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1452: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =30 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1460: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1460,w_inc=0,r_inc=1,data_out=246,full=0,empty=0,raddr=52
# 
# UVM_INFO monitor.sv(61) @ 1460: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1460,w_inc=0,r_inc=1,rdata=246,wfull=0,hfull=1,rempty=0,hempty=0,raddr=52
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1460: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 52
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1460: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 30, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1460: uvm_test_top.env.scb [While comparing read] transaction was passed actual=246, expected_data=246
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1460: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =51 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1468: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1468,w_inc=0,r_inc=1,data_out=18,full=0,empty=0,raddr=53
# 
# UVM_INFO monitor.sv(61) @ 1468: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1468,w_inc=0,r_inc=1,rdata=18,wfull=0,hfull=1,rempty=0,hempty=0,raddr=53
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1468: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 53
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1468: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 51, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1468: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 18, expected_data= 18
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1468: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =38 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1476: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1476,w_inc=0,r_inc=1,data_out=139,full=0,empty=0,raddr=54
# 
# UVM_INFO monitor.sv(61) @ 1476: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1476,w_inc=0,r_inc=1,rdata=139,wfull=0,hfull=1,rempty=0,hempty=0,raddr=54
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1476: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 54
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1476: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 38, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1476: uvm_test_top.env.scb [While comparing read] transaction was passed actual=139, expected_data=139
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1476: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =76 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1484: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1484,w_inc=0,r_inc=1,data_out=193,full=0,empty=0,raddr=55
# 
# UVM_INFO monitor.sv(61) @ 1484: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1484,w_inc=0,r_inc=1,rdata=193,wfull=0,hfull=1,rempty=0,hempty=0,raddr=55
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1484: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 55
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1484: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 76, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1484: uvm_test_top.env.scb [While comparing read] transaction was passed actual=193, expected_data=193
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1484: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =116 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1492: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1492,w_inc=0,r_inc=1,data_out=90,full=0,empty=0,raddr=56
# 
# UVM_INFO monitor.sv(61) @ 1492: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1492,w_inc=0,r_inc=1,rdata=90,wfull=0,hfull=1,rempty=0,hempty=0,raddr=56
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1492: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 56
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1492: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=116, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1492: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 90, expected_data= 90
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1492: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =20 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1500: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1500,w_inc=0,r_inc=1,data_out=95,full=0,empty=0,raddr=57
# 
# UVM_INFO monitor.sv(61) @ 1500: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1500,w_inc=0,r_inc=1,rdata=95,wfull=0,hfull=1,rempty=0,hempty=0,raddr=57
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1500: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 57
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1500: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 20, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1500: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 95, expected_data= 95
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1500: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =58 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1508: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1508,w_inc=0,r_inc=1,data_out=187,full=0,empty=0,raddr=58
# 
# UVM_INFO monitor.sv(61) @ 1508: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1508,w_inc=0,r_inc=1,rdata=187,wfull=0,hfull=1,rempty=0,hempty=0,raddr=58
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1508: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 58
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1508: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 58, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1508: uvm_test_top.env.scb [While comparing read] transaction was passed actual=187, expected_data=187
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1508: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =228 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1516: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1516,w_inc=0,r_inc=1,data_out=235,full=0,empty=0,raddr=59
# 
# UVM_INFO monitor.sv(61) @ 1516: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1516,w_inc=0,r_inc=1,rdata=235,wfull=0,hfull=1,rempty=0,hempty=0,raddr=59
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1516: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 59
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1516: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=228, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1516: uvm_test_top.env.scb [While comparing read] transaction was passed actual=235, expected_data=235
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1516: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =110 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1524: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1524,w_inc=0,r_inc=1,data_out=125,full=0,empty=0,raddr=60
# 
# UVM_INFO monitor.sv(61) @ 1524: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1524,w_inc=0,r_inc=1,rdata=125,wfull=0,hfull=1,rempty=0,hempty=0,raddr=60
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1524: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 60
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1524: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=110, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1524: uvm_test_top.env.scb [While comparing read] transaction was passed actual=125, expected_data=125
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1524: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =170 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1532: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1532,w_inc=0,r_inc=1,data_out=177,full=0,empty=0,raddr=61
# 
# UVM_INFO monitor.sv(61) @ 1532: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1532,w_inc=0,r_inc=1,rdata=177,wfull=0,hfull=1,rempty=0,hempty=0,raddr=61
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1532: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 61
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1532: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=170, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1532: uvm_test_top.env.scb [While comparing read] transaction was passed actual=177, expected_data=177
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1532: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =59 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1540: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1540,w_inc=0,r_inc=1,data_out=130,full=0,empty=0,raddr=62
# 
# UVM_INFO monitor.sv(61) @ 1540: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1540,w_inc=0,r_inc=1,rdata=130,wfull=0,hfull=1,rempty=0,hempty=0,raddr=62
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1540: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 62
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1540: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 59, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1540: uvm_test_top.env.scb [While comparing read] transaction was passed actual=130, expected_data=130
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1540: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =99 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1548: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1548,w_inc=0,r_inc=1,data_out=198,full=0,empty=0,raddr=63
# 
# UVM_INFO monitor.sv(61) @ 1548: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1548,w_inc=0,r_inc=1,rdata=198,wfull=0,hfull=1,rempty=0,hempty=0,raddr=63
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1548: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 63
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1548: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 99, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1548: uvm_test_top.env.scb [While comparing read] transaction was passed actual=198, expected_data=198
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1548: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =191 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1556: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1556,w_inc=0,r_inc=1,data_out=186,full=0,empty=0,raddr=64
# 
# UVM_INFO monitor.sv(61) @ 1556: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1556,w_inc=0,r_inc=1,rdata=186,wfull=0,hfull=1,rempty=0,hempty=0,raddr=64
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1556: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 64
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1556: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=191, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1556: uvm_test_top.env.scb [While comparing read] transaction was passed actual=186, expected_data=186
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1556: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =214 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1564: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1564,w_inc=0,r_inc=1,data_out=147,full=0,empty=0,raddr=65
# 
# UVM_INFO monitor.sv(61) @ 1564: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1564,w_inc=0,r_inc=1,rdata=147,wfull=0,hfull=1,rempty=0,hempty=0,raddr=65
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1564: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 65
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1564: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=214, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1564: uvm_test_top.env.scb [While comparing read] transaction was passed actual=147, expected_data=147
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1564: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =75 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1572: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1572,w_inc=0,r_inc=1,data_out=236,full=0,empty=0,raddr=66
# 
# UVM_INFO monitor.sv(61) @ 1572: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1572,w_inc=0,r_inc=1,rdata=236,wfull=0,hfull=1,rempty=0,hempty=0,raddr=66
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1572: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 66
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1572: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 75, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1572: uvm_test_top.env.scb [While comparing read] transaction was passed actual=236, expected_data=236
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1572: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =211 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1580: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1580,w_inc=0,r_inc=1,data_out=65,full=0,empty=0,raddr=67
# 
# UVM_INFO monitor.sv(61) @ 1580: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1580,w_inc=0,r_inc=1,rdata=65,wfull=0,hfull=1,rempty=0,hempty=0,raddr=67
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1580: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 67
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1580: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=211, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1580: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 65, expected_data= 65
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1580: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =28 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1588: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1588,w_inc=0,r_inc=1,data_out=4,full=0,empty=0,raddr=68
# 
# UVM_INFO monitor.sv(61) @ 1588: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1588,w_inc=0,r_inc=1,rdata=4,wfull=0,hfull=1,rempty=0,hempty=0,raddr=68
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1588: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 68
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1588: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 28, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1588: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  4, expected_data=  4
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1588: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =92 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1596: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1596,w_inc=0,r_inc=1,data_out=41,full=0,empty=0,raddr=69
# 
# UVM_INFO monitor.sv(61) @ 1596: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1596,w_inc=0,r_inc=1,rdata=41,wfull=0,hfull=1,rempty=0,hempty=0,raddr=69
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1596: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 69
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1596: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 92, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1596: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 41, expected_data= 41
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1596: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =210 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1604: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1604,w_inc=0,r_inc=1,data_out=200,full=0,empty=0,raddr=70
# 
# UVM_INFO monitor.sv(61) @ 1604: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1604,w_inc=0,r_inc=1,rdata=200,wfull=0,hfull=1,rempty=0,hempty=0,raddr=70
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1604: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 70
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1604: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=210, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1604: uvm_test_top.env.scb [While comparing read] transaction was passed actual=200, expected_data=200
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1604: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =220 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1612: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1612,w_inc=0,r_inc=1,data_out=116,full=0,empty=0,raddr=71
# 
# UVM_INFO monitor.sv(61) @ 1612: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1612,w_inc=0,r_inc=1,rdata=116,wfull=0,hfull=1,rempty=0,hempty=0,raddr=71
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1612: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 71
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1612: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=220, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1612: uvm_test_top.env.scb [While comparing read] transaction was passed actual=116, expected_data=116
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1612: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =112 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1620: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1620,w_inc=0,r_inc=1,data_out=87,full=0,empty=0,raddr=72
# 
# UVM_INFO monitor.sv(61) @ 1620: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1620,w_inc=0,r_inc=1,rdata=87,wfull=0,hfull=1,rempty=0,hempty=0,raddr=72
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1620: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 72
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1620: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=112, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1620: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 87, expected_data= 87
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1620: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =159 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1628: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1628,w_inc=0,r_inc=1,data_out=100,full=0,empty=0,raddr=73
# 
# UVM_INFO monitor.sv(61) @ 1628: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1628,w_inc=0,r_inc=1,rdata=100,wfull=0,hfull=1,rempty=0,hempty=0,raddr=73
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1628: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 73
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1628: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=159, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1628: uvm_test_top.env.scb [While comparing read] transaction was passed actual=100, expected_data=100
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1628: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =240 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1636: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1636,w_inc=0,r_inc=1,data_out=96,full=0,empty=0,raddr=74
# 
# UVM_INFO monitor.sv(61) @ 1636: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1636,w_inc=0,r_inc=1,rdata=96,wfull=0,hfull=1,rempty=0,hempty=0,raddr=74
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1636: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 74
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1636: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=240, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1636: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 96, expected_data= 96
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1636: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =38 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1644: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1644,w_inc=0,r_inc=1,data_out=81,full=0,empty=0,raddr=75
# 
# UVM_INFO monitor.sv(61) @ 1644: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1644,w_inc=0,r_inc=1,rdata=81,wfull=0,hfull=1,rempty=0,hempty=0,raddr=75
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1644: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 75
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1644: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 38, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1644: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 81, expected_data= 81
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1644: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =230 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1652: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1652,w_inc=0,r_inc=1,data_out=118,full=0,empty=0,raddr=76
# 
# UVM_INFO monitor.sv(61) @ 1652: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1652,w_inc=0,r_inc=1,rdata=118,wfull=0,hfull=1,rempty=0,hempty=0,raddr=76
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1652: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 76
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1652: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=230, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1652: uvm_test_top.env.scb [While comparing read] transaction was passed actual=118, expected_data=118
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1652: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =96 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1660: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1660,w_inc=0,r_inc=1,data_out=13,full=0,empty=0,raddr=77
# 
# UVM_INFO monitor.sv(61) @ 1660: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1660,w_inc=0,r_inc=1,rdata=13,wfull=0,hfull=1,rempty=0,hempty=0,raddr=77
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1660: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 77
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1660: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 96, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1660: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 13, expected_data= 13
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1660: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =122 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1668: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1668,w_inc=0,r_inc=1,data_out=177,full=0,empty=0,raddr=78
# 
# UVM_INFO monitor.sv(61) @ 1668: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1668,w_inc=0,r_inc=1,rdata=177,wfull=0,hfull=1,rempty=0,hempty=0,raddr=78
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1668: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 78
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1668: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=122, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1668: uvm_test_top.env.scb [While comparing read] transaction was passed actual=177, expected_data=177
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1668: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =0 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1676: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1676,w_inc=0,r_inc=1,data_out=36,full=0,empty=0,raddr=79
# 
# UVM_INFO monitor.sv(61) @ 1676: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1676,w_inc=0,r_inc=1,rdata=36,wfull=0,hfull=1,rempty=0,hempty=0,raddr=79
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1676: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 79
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1676: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=  0, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1676: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 36, expected_data= 36
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1676: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =244 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1684: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1684,w_inc=0,r_inc=1,data_out=229,full=0,empty=0,raddr=80
# 
# UVM_INFO monitor.sv(61) @ 1684: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1684,w_inc=0,r_inc=1,rdata=229,wfull=0,hfull=1,rempty=0,hempty=0,raddr=80
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1684: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 80
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1684: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=244, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1684: uvm_test_top.env.scb [While comparing read] transaction was passed actual=229, expected_data=229
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1684: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =91 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1692: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1692,w_inc=0,r_inc=1,data_out=97,full=0,empty=0,raddr=81
# 
# UVM_INFO monitor.sv(61) @ 1692: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1692,w_inc=0,r_inc=1,rdata=97,wfull=0,hfull=1,rempty=0,hempty=0,raddr=81
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1692: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 81
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1692: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 91, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1692: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 97, expected_data= 97
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1692: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =196 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1700: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1700,w_inc=0,r_inc=1,data_out=190,full=0,empty=0,raddr=82
# 
# UVM_INFO monitor.sv(61) @ 1700: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1700,w_inc=0,r_inc=1,rdata=190,wfull=0,hfull=1,rempty=0,hempty=0,raddr=82
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1700: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 82
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1700: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=196, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1700: uvm_test_top.env.scb [While comparing read] transaction was passed actual=190, expected_data=190
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1700: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =206 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1708: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1708,w_inc=0,r_inc=1,data_out=98,full=0,empty=0,raddr=83
# 
# UVM_INFO monitor.sv(61) @ 1708: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1708,w_inc=0,r_inc=1,rdata=98,wfull=0,hfull=1,rempty=0,hempty=0,raddr=83
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1708: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 83
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1708: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=206, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1708: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 98, expected_data= 98
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1708: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =235 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1716: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1716,w_inc=0,r_inc=1,data_out=251,full=0,empty=0,raddr=84
# 
# UVM_INFO monitor.sv(61) @ 1716: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1716,w_inc=0,r_inc=1,rdata=251,wfull=0,hfull=1,rempty=0,hempty=0,raddr=84
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1716: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 84
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1716: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=235, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1716: uvm_test_top.env.scb [While comparing read] transaction was passed actual=251, expected_data=251
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1716: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =255 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1724: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1724,w_inc=0,r_inc=1,data_out=235,full=0,empty=0,raddr=85
# 
# UVM_INFO monitor.sv(61) @ 1724: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1724,w_inc=0,r_inc=1,rdata=235,wfull=0,hfull=1,rempty=0,hempty=0,raddr=85
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1724: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 85
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1724: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=255, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1724: uvm_test_top.env.scb [While comparing read] transaction was passed actual=235, expected_data=235
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1724: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =161 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1732: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1732,w_inc=0,r_inc=1,data_out=205,full=0,empty=0,raddr=86
# 
# UVM_INFO monitor.sv(61) @ 1732: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1732,w_inc=0,r_inc=1,rdata=205,wfull=0,hfull=1,rempty=0,hempty=0,raddr=86
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1732: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 86
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1732: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=161, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1732: uvm_test_top.env.scb [While comparing read] transaction was passed actual=205, expected_data=205
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1732: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =92 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1740: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1740,w_inc=0,r_inc=1,data_out=32,full=0,empty=0,raddr=87
# 
# UVM_INFO monitor.sv(61) @ 1740: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1740,w_inc=0,r_inc=1,rdata=32,wfull=0,hfull=1,rempty=0,hempty=0,raddr=87
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1740: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 87
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1740: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 92, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1740: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 32, expected_data= 32
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1740: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =157 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1748: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1748,w_inc=0,r_inc=1,data_out=114,full=0,empty=0,raddr=88
# 
# UVM_INFO monitor.sv(61) @ 1748: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1748,w_inc=0,r_inc=1,rdata=114,wfull=0,hfull=1,rempty=0,hempty=0,raddr=88
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1748: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 88
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1748: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=157, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1748: uvm_test_top.env.scb [While comparing read] transaction was passed actual=114, expected_data=114
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1748: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =172 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1756: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1756,w_inc=0,r_inc=1,data_out=24,full=0,empty=0,raddr=89
# 
# UVM_INFO monitor.sv(61) @ 1756: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1756,w_inc=0,r_inc=1,rdata=24,wfull=0,hfull=1,rempty=0,hempty=0,raddr=89
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1756: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 89
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1756: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=172, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1756: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 24, expected_data= 24
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1756: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =203 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1764: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1764,w_inc=0,r_inc=1,data_out=73,full=0,empty=0,raddr=90
# 
# UVM_INFO monitor.sv(61) @ 1764: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1764,w_inc=0,r_inc=1,rdata=73,wfull=0,hfull=1,rempty=0,hempty=0,raddr=90
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1764: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 90
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1764: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=203, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1764: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 73, expected_data= 73
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1764: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =141 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1772: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1772,w_inc=0,r_inc=1,data_out=45,full=0,empty=0,raddr=91
# 
# UVM_INFO monitor.sv(61) @ 1772: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1772,w_inc=0,r_inc=1,rdata=45,wfull=0,hfull=1,rempty=0,hempty=0,raddr=91
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1772: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 91
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1772: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=141, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1772: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 45, expected_data= 45
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1772: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =19 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1780: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1780,w_inc=0,r_inc=1,data_out=78,full=0,empty=0,raddr=92
# 
# UVM_INFO monitor.sv(61) @ 1780: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1780,w_inc=0,r_inc=1,rdata=78,wfull=0,hfull=1,rempty=0,hempty=0,raddr=92
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1780: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 92
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1780: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 19, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1780: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 78, expected_data= 78
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1780: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =186 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1788: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1788,w_inc=0,r_inc=1,data_out=205,full=0,empty=0,raddr=93
# 
# UVM_INFO monitor.sv(61) @ 1788: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1788,w_inc=0,r_inc=1,rdata=205,wfull=0,hfull=1,rempty=0,hempty=0,raddr=93
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1788: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 93
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1788: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=186, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1788: uvm_test_top.env.scb [While comparing read] transaction was passed actual=205, expected_data=205
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1788: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =202 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1796: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1796,w_inc=0,r_inc=1,data_out=14,full=0,empty=0,raddr=94
# 
# UVM_INFO monitor.sv(61) @ 1796: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1796,w_inc=0,r_inc=1,rdata=14,wfull=0,hfull=1,rempty=0,hempty=0,raddr=94
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1796: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 94
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1796: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=202, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1796: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 14, expected_data= 14
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1796: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =217 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1804: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1804,w_inc=0,r_inc=1,data_out=157,full=0,empty=0,raddr=95
# 
# UVM_INFO monitor.sv(61) @ 1804: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1804,w_inc=0,r_inc=1,rdata=157,wfull=0,hfull=1,rempty=0,hempty=0,raddr=95
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1804: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 95
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1804: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=217, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1804: uvm_test_top.env.scb [While comparing read] transaction was passed actual=157, expected_data=157
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1804: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =131 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1812: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1812,w_inc=0,r_inc=1,data_out=170,full=0,empty=0,raddr=96
# 
# UVM_INFO monitor.sv(61) @ 1812: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1812,w_inc=0,r_inc=1,rdata=170,wfull=0,hfull=1,rempty=0,hempty=0,raddr=96
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1812: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 96
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1812: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=131, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1812: uvm_test_top.env.scb [While comparing read] transaction was passed actual=170, expected_data=170
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1812: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =93 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1820: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1820,w_inc=0,r_inc=1,data_out=204,full=0,empty=0,raddr=97
# 
# UVM_INFO monitor.sv(61) @ 1820: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1820,w_inc=0,r_inc=1,rdata=204,wfull=0,hfull=1,rempty=0,hempty=0,raddr=97
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1820: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 97
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1820: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 93, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1820: uvm_test_top.env.scb [While comparing read] transaction was passed actual=204, expected_data=204
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1820: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =214 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1828: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1828,w_inc=0,r_inc=1,data_out=246,full=0,empty=0,raddr=98
# 
# UVM_INFO monitor.sv(61) @ 1828: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1828,w_inc=0,r_inc=1,rdata=246,wfull=0,hfull=1,rempty=0,hempty=0,raddr=98
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1828: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 98
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1828: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=214, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1828: uvm_test_top.env.scb [While comparing read] transaction was passed actual=246, expected_data=246
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1828: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =108 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1836: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1836,w_inc=0,r_inc=1,data_out=210,full=0,empty=0,raddr=99
# 
# UVM_INFO monitor.sv(61) @ 1836: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1836,w_inc=0,r_inc=1,rdata=210,wfull=0,hfull=1,rempty=0,hempty=0,raddr=99
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1836: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 99
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1836: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=108, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1836: uvm_test_top.env.scb [While comparing read] transaction was passed actual=210, expected_data=210
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1836: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =65 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1844: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1844,w_inc=0,r_inc=1,data_out=180,full=0,empty=0,raddr=100
# 
# UVM_INFO monitor.sv(61) @ 1844: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1844,w_inc=0,r_inc=1,rdata=180,wfull=0,hfull=1,rempty=0,hempty=0,raddr=100
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1844: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 100
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1844: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 65, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1844: uvm_test_top.env.scb [While comparing read] transaction was passed actual=180, expected_data=180
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1844: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =129 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1852: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1852,w_inc=0,r_inc=1,data_out=200,full=0,empty=0,raddr=101
# 
# UVM_INFO monitor.sv(61) @ 1852: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1852,w_inc=0,r_inc=1,rdata=200,wfull=0,hfull=1,rempty=0,hempty=0,raddr=101
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1852: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 101
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1852: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=129, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1852: uvm_test_top.env.scb [While comparing read] transaction was passed actual=200, expected_data=200
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1852: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =168 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1860: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1860,w_inc=0,r_inc=1,data_out=39,full=0,empty=0,raddr=102
# 
# UVM_INFO monitor.sv(61) @ 1860: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1860,w_inc=0,r_inc=1,rdata=39,wfull=0,hfull=1,rempty=0,hempty=0,raddr=102
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1860: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 102
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1860: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=168, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1860: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 39, expected_data= 39
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1860: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =41 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1868: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1868,w_inc=0,r_inc=1,data_out=217,full=0,empty=0,raddr=103
# 
# UVM_INFO monitor.sv(61) @ 1868: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1868,w_inc=0,r_inc=1,rdata=217,wfull=0,hfull=1,rempty=0,hempty=0,raddr=103
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1868: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 103
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1868: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 41, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1868: uvm_test_top.env.scb [While comparing read] transaction was passed actual=217, expected_data=217
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1868: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =63 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1876: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1876,w_inc=0,r_inc=1,data_out=116,full=0,empty=0,raddr=104
# 
# UVM_INFO monitor.sv(61) @ 1876: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1876,w_inc=0,r_inc=1,rdata=116,wfull=0,hfull=1,rempty=0,hempty=0,raddr=104
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1876: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 104
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1876: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 63, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1876: uvm_test_top.env.scb [While comparing read] transaction was passed actual=116, expected_data=116
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1876: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =203 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1884: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1884,w_inc=0,r_inc=1,data_out=152,full=0,empty=0,raddr=105
# 
# UVM_INFO monitor.sv(61) @ 1884: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1884,w_inc=0,r_inc=1,rdata=152,wfull=0,hfull=1,rempty=0,hempty=0,raddr=105
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1884: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 105
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1884: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=203, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1884: uvm_test_top.env.scb [While comparing read] transaction was passed actual=152, expected_data=152
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1884: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =62 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1892: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1892,w_inc=0,r_inc=1,data_out=37,full=0,empty=0,raddr=106
# 
# UVM_INFO monitor.sv(61) @ 1892: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1892,w_inc=0,r_inc=1,rdata=37,wfull=0,hfull=1,rempty=0,hempty=0,raddr=106
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1892: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 106
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1892: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 62, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1892: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 37, expected_data= 37
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1892: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =46 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1900: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1900,w_inc=0,r_inc=1,data_out=81,full=0,empty=0,raddr=107
# 
# UVM_INFO monitor.sv(61) @ 1900: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1900,w_inc=0,r_inc=1,rdata=81,wfull=0,hfull=1,rempty=0,hempty=0,raddr=107
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1900: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 107
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1900: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 46, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1900: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 81, expected_data= 81
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1900: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =196 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1908: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1908,w_inc=0,r_inc=1,data_out=159,full=0,empty=0,raddr=108
# 
# UVM_INFO monitor.sv(61) @ 1908: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1908,w_inc=0,r_inc=1,rdata=159,wfull=0,hfull=1,rempty=0,hempty=0,raddr=108
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1908: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 108
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1908: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=196, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1908: uvm_test_top.env.scb [While comparing read] transaction was passed actual=159, expected_data=159
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1908: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =239 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1916: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1916,w_inc=0,r_inc=1,data_out=153,full=0,empty=0,raddr=109
# 
# UVM_INFO monitor.sv(61) @ 1916: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1916,w_inc=0,r_inc=1,rdata=153,wfull=0,hfull=1,rempty=0,hempty=0,raddr=109
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1916: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 109
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1916: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=239, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1916: uvm_test_top.env.scb [While comparing read] transaction was passed actual=153, expected_data=153
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1916: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =125 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1924: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1924,w_inc=0,r_inc=1,data_out=66,full=0,empty=0,raddr=110
# 
# UVM_INFO monitor.sv(61) @ 1924: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1924,w_inc=0,r_inc=1,rdata=66,wfull=0,hfull=1,rempty=0,hempty=0,raddr=110
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1924: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 110
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1924: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=125, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1924: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 66, expected_data= 66
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1924: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =33 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1932: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1932,w_inc=0,r_inc=1,data_out=191,full=0,empty=0,raddr=111
# 
# UVM_INFO monitor.sv(61) @ 1932: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1932,w_inc=0,r_inc=1,rdata=191,wfull=0,hfull=1,rempty=0,hempty=0,raddr=111
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1932: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 111
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1932: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 33, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1932: uvm_test_top.env.scb [While comparing read] transaction was passed actual=191, expected_data=191
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1932: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =179 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1940: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1940,w_inc=0,r_inc=1,data_out=9,full=0,empty=0,raddr=112
# 
# UVM_INFO monitor.sv(61) @ 1940: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1940,w_inc=0,r_inc=1,rdata=9,wfull=0,hfull=1,rempty=0,hempty=0,raddr=112
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1940: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 112
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1940: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=179, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1940: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  9, expected_data=  9
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1940: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =1 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1948: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1948,w_inc=0,r_inc=1,data_out=103,full=0,empty=0,raddr=113
# 
# UVM_INFO monitor.sv(61) @ 1948: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1948,w_inc=0,r_inc=1,rdata=103,wfull=0,hfull=1,rempty=0,hempty=0,raddr=113
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1948: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 113
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1948: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=  1, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1948: uvm_test_top.env.scb [While comparing read] transaction was passed actual=103, expected_data=103
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1948: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =68 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1956: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1956,w_inc=0,r_inc=1,data_out=114,full=0,empty=0,raddr=114
# 
# UVM_INFO monitor.sv(61) @ 1956: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1956,w_inc=0,r_inc=1,rdata=114,wfull=0,hfull=1,rempty=0,hempty=0,raddr=114
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1956: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 114
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1956: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 68, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1956: uvm_test_top.env.scb [While comparing read] transaction was passed actual=114, expected_data=114
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1956: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =115 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1964: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1964,w_inc=0,r_inc=1,data_out=178,full=0,empty=0,raddr=115
# 
# UVM_INFO monitor.sv(61) @ 1964: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1964,w_inc=0,r_inc=1,rdata=178,wfull=0,hfull=1,rempty=0,hempty=0,raddr=115
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1964: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 115
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1964: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=115, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1964: uvm_test_top.env.scb [While comparing read] transaction was passed actual=178, expected_data=178
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1964: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =45 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1972: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1972,w_inc=0,r_inc=1,data_out=4,full=0,empty=0,raddr=116
# 
# UVM_INFO monitor.sv(61) @ 1972: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1972,w_inc=0,r_inc=1,rdata=4,wfull=0,hfull=1,rempty=0,hempty=0,raddr=116
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1972: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 116
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1972: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 45, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1972: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  4, expected_data=  4
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1972: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =111 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1980: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1980,w_inc=0,r_inc=1,data_out=242,full=0,empty=0,raddr=117
# 
# UVM_INFO monitor.sv(61) @ 1980: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1980,w_inc=0,r_inc=1,rdata=242,wfull=0,hfull=1,rempty=0,hempty=0,raddr=117
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1980: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 117
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1980: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=111, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1980: uvm_test_top.env.scb [While comparing read] transaction was passed actual=242, expected_data=242
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1980: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =211 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1988: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1988,w_inc=0,r_inc=1,data_out=195,full=0,empty=0,raddr=118
# 
# UVM_INFO monitor.sv(61) @ 1988: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1988,w_inc=0,r_inc=1,rdata=195,wfull=0,hfull=1,rempty=0,hempty=0,raddr=118
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1988: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 118
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1988: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=211, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1988: uvm_test_top.env.scb [While comparing read] transaction was passed actual=195, expected_data=195
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1988: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =12 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 1996: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=1996,w_inc=0,r_inc=1,data_out=209,full=0,empty=0,raddr=119
# 
# UVM_INFO monitor.sv(61) @ 1996: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=1996,w_inc=0,r_inc=1,rdata=209,wfull=0,hfull=1,rempty=0,hempty=0,raddr=119
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 1996: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 119
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 1996: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 12, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 1996: uvm_test_top.env.scb [While comparing read] transaction was passed actual=209, expected_data=209
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 1996: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =187 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2004: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2004,w_inc=0,r_inc=1,data_out=70,full=0,empty=0,raddr=120
# 
# UVM_INFO monitor.sv(61) @ 2004: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2004,w_inc=0,r_inc=1,rdata=70,wfull=0,hfull=1,rempty=0,hempty=0,raddr=120
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2004: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 120
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2004: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=187, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2004: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 70, expected_data= 70
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2004: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =147 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2012: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2012,w_inc=0,r_inc=1,data_out=148,full=0,empty=0,raddr=121
# 
# UVM_INFO monitor.sv(61) @ 2012: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2012,w_inc=0,r_inc=1,rdata=148,wfull=0,hfull=1,rempty=0,hempty=0,raddr=121
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2012: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 121
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2012: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=147, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2012: uvm_test_top.env.scb [While comparing read] transaction was passed actual=148, expected_data=148
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2012: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =211 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2020: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2020,w_inc=0,r_inc=1,data_out=237,full=0,empty=0,raddr=122
# 
# UVM_INFO monitor.sv(61) @ 2020: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2020,w_inc=0,r_inc=1,rdata=237,wfull=0,hfull=1,rempty=0,hempty=0,raddr=122
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2020: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 122
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2020: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=211, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2020: uvm_test_top.env.scb [While comparing read] transaction was passed actual=237, expected_data=237
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2020: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =45 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2028: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2028,w_inc=0,r_inc=1,data_out=46,full=0,empty=0,raddr=123
# 
# UVM_INFO monitor.sv(61) @ 2028: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2028,w_inc=0,r_inc=1,rdata=46,wfull=0,hfull=1,rempty=0,hempty=0,raddr=123
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2028: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 123
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2028: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 45, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2028: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 46, expected_data= 46
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2028: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =246 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2036: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2036,w_inc=0,r_inc=1,data_out=251,full=0,empty=0,raddr=124
# 
# UVM_INFO monitor.sv(61) @ 2036: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2036,w_inc=0,r_inc=1,rdata=251,wfull=0,hfull=1,rempty=0,hempty=0,raddr=124
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2036: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 124
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2036: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=246, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2036: uvm_test_top.env.scb [While comparing read] transaction was passed actual=251, expected_data=251
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2036: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =127 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2044: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2044,w_inc=0,r_inc=1,data_out=203,full=0,empty=0,raddr=125
# 
# UVM_INFO monitor.sv(61) @ 2044: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2044,w_inc=0,r_inc=1,rdata=203,wfull=0,hfull=1,rempty=0,hempty=0,raddr=125
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2044: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 125
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2044: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=127, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2044: uvm_test_top.env.scb [While comparing read] transaction was passed actual=203, expected_data=203
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2044: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =166 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2052: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2052,w_inc=0,r_inc=1,data_out=105,full=0,empty=0,raddr=126
# 
# UVM_INFO monitor.sv(61) @ 2052: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2052,w_inc=0,r_inc=1,rdata=105,wfull=0,hfull=1,rempty=0,hempty=0,raddr=126
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2052: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 126
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2052: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=166, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2052: uvm_test_top.env.scb [While comparing read] transaction was passed actual=105, expected_data=105
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2052: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =9 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2060: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2060,w_inc=0,r_inc=1,data_out=64,full=0,empty=0,raddr=127
# 
# UVM_INFO monitor.sv(61) @ 2060: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2060,w_inc=0,r_inc=1,rdata=64,wfull=0,hfull=1,rempty=0,hempty=0,raddr=127
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2060: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 127
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2060: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=  9, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2060: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 64, expected_data= 64
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2060: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =123 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2068: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2068,w_inc=0,r_inc=1,data_out=84,full=0,empty=0,raddr=128
# 
# UVM_INFO monitor.sv(61) @ 2068: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2068,w_inc=0,r_inc=1,rdata=84,wfull=0,hfull=1,rempty=0,hempty=0,raddr=128
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2068: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 128
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2068: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=123, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2068: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 84, expected_data= 84
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2068: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =18 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2076: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2076,w_inc=0,r_inc=1,data_out=207,full=0,empty=0,raddr=129
# 
# UVM_INFO monitor.sv(61) @ 2076: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2076,w_inc=0,r_inc=1,rdata=207,wfull=0,hfull=1,rempty=0,hempty=0,raddr=129
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2076: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 129
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2076: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 18, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2076: uvm_test_top.env.scb [While comparing read] transaction was passed actual=207, expected_data=207
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2076: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =179 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2084: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2084,w_inc=0,r_inc=1,data_out=40,full=0,empty=0,raddr=130
# 
# UVM_INFO monitor.sv(61) @ 2084: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2084,w_inc=0,r_inc=1,rdata=40,wfull=0,hfull=1,rempty=0,hempty=0,raddr=130
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2084: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 130
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2084: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=179, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2084: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 40, expected_data= 40
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2084: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =30 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2092: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2092,w_inc=0,r_inc=1,data_out=63,full=0,empty=0,raddr=131
# 
# UVM_INFO monitor.sv(61) @ 2092: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2092,w_inc=0,r_inc=1,rdata=63,wfull=0,hfull=1,rempty=0,hempty=0,raddr=131
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2092: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 131
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2092: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 30, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2092: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 63, expected_data= 63
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2092: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =232 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2100: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2100,w_inc=0,r_inc=1,data_out=144,full=0,empty=0,raddr=132
# 
# UVM_INFO monitor.sv(61) @ 2100: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2100,w_inc=0,r_inc=1,rdata=144,wfull=0,hfull=1,rempty=0,hempty=0,raddr=132
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2100: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 132
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2100: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=232, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2100: uvm_test_top.env.scb [While comparing read] transaction was passed actual=144, expected_data=144
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2100: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =153 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2108: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2108,w_inc=0,r_inc=1,data_out=96,full=0,empty=0,raddr=133
# 
# UVM_INFO monitor.sv(61) @ 2108: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2108,w_inc=0,r_inc=1,rdata=96,wfull=0,hfull=1,rempty=0,hempty=0,raddr=133
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2108: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 133
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2108: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=153, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2108: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 96, expected_data= 96
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2108: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =28 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2116: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2116,w_inc=0,r_inc=1,data_out=232,full=0,empty=0,raddr=134
# 
# UVM_INFO monitor.sv(61) @ 2116: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2116,w_inc=0,r_inc=1,rdata=232,wfull=0,hfull=1,rempty=0,hempty=0,raddr=134
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2116: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 134
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2116: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 28, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2116: uvm_test_top.env.scb [While comparing read] transaction was passed actual=232, expected_data=232
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2116: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =133 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2124: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2124,w_inc=0,r_inc=1,data_out=174,full=0,empty=0,raddr=135
# 
# UVM_INFO monitor.sv(61) @ 2124: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2124,w_inc=0,r_inc=1,rdata=174,wfull=0,hfull=1,rempty=0,hempty=0,raddr=135
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2124: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 135
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2124: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=133, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2124: uvm_test_top.env.scb [While comparing read] transaction was passed actual=174, expected_data=174
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2124: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =219 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2132: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2132,w_inc=0,r_inc=1,data_out=112,full=0,empty=0,raddr=136
# 
# UVM_INFO monitor.sv(61) @ 2132: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2132,w_inc=0,r_inc=1,rdata=112,wfull=0,hfull=1,rempty=0,hempty=0,raddr=136
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2132: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 136
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2132: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=219, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2132: uvm_test_top.env.scb [While comparing read] transaction was passed actual=112, expected_data=112
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2132: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =60 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2140: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2140,w_inc=0,r_inc=1,data_out=107,full=0,empty=0,raddr=137
# 
# UVM_INFO monitor.sv(61) @ 2140: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2140,w_inc=0,r_inc=1,rdata=107,wfull=0,hfull=1,rempty=0,hempty=0,raddr=137
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2140: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 137
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2140: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 60, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2140: uvm_test_top.env.scb [While comparing read] transaction was passed actual=107, expected_data=107
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2140: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =176 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2148: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2148,w_inc=0,r_inc=1,data_out=154,full=0,empty=0,raddr=138
# 
# UVM_INFO monitor.sv(61) @ 2148: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2148,w_inc=0,r_inc=1,rdata=154,wfull=0,hfull=1,rempty=0,hempty=0,raddr=138
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2148: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 138
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2148: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=176, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2148: uvm_test_top.env.scb [While comparing read] transaction was passed actual=154, expected_data=154
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2148: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =202 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2156: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2156,w_inc=0,r_inc=1,data_out=198,full=0,empty=0,raddr=139
# 
# UVM_INFO monitor.sv(61) @ 2156: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2156,w_inc=0,r_inc=1,rdata=198,wfull=0,hfull=1,rempty=0,hempty=0,raddr=139
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2156: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 139
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2156: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=202, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2156: uvm_test_top.env.scb [While comparing read] transaction was passed actual=198, expected_data=198
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2156: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =46 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2164: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2164,w_inc=0,r_inc=1,data_out=29,full=0,empty=0,raddr=140
# 
# UVM_INFO monitor.sv(61) @ 2164: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2164,w_inc=0,r_inc=1,rdata=29,wfull=0,hfull=1,rempty=0,hempty=0,raddr=140
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2164: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 140
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2164: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 46, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2164: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 29, expected_data= 29
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2164: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =144 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2172: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2172,w_inc=0,r_inc=1,data_out=67,full=0,empty=0,raddr=141
# 
# UVM_INFO monitor.sv(61) @ 2172: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2172,w_inc=0,r_inc=1,rdata=67,wfull=0,hfull=1,rempty=0,hempty=0,raddr=141
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2172: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 141
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2172: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=144, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2172: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 67, expected_data= 67
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2172: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =202 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2180: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2180,w_inc=0,r_inc=1,data_out=226,full=0,empty=0,raddr=142
# 
# UVM_INFO monitor.sv(61) @ 2180: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2180,w_inc=0,r_inc=1,rdata=226,wfull=0,hfull=1,rempty=0,hempty=0,raddr=142
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2180: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 142
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2180: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=202, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2180: uvm_test_top.env.scb [While comparing read] transaction was passed actual=226, expected_data=226
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2180: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =39 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2188: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2188,w_inc=0,r_inc=1,data_out=101,full=0,empty=0,raddr=143
# 
# UVM_INFO monitor.sv(61) @ 2188: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2188,w_inc=0,r_inc=1,rdata=101,wfull=0,hfull=1,rempty=0,hempty=0,raddr=143
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2188: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 143
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2188: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 39, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2188: uvm_test_top.env.scb [While comparing read] transaction was passed actual=101, expected_data=101
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2188: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =37 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2196: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2196,w_inc=0,r_inc=1,data_out=202,full=0,empty=0,raddr=144
# 
# UVM_INFO monitor.sv(61) @ 2196: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2196,w_inc=0,r_inc=1,rdata=202,wfull=0,hfull=1,rempty=0,hempty=0,raddr=144
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2196: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 144
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2196: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 37, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2196: uvm_test_top.env.scb [While comparing read] transaction was passed actual=202, expected_data=202
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2196: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =118 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2204: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2204,w_inc=0,r_inc=1,data_out=213,full=0,empty=0,raddr=145
# 
# UVM_INFO monitor.sv(61) @ 2204: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2204,w_inc=0,r_inc=1,rdata=213,wfull=0,hfull=1,rempty=0,hempty=0,raddr=145
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2204: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 145
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2204: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=118, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2204: uvm_test_top.env.scb [While comparing read] transaction was passed actual=213, expected_data=213
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2204: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =110 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2212: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2212,w_inc=0,r_inc=1,data_out=195,full=0,empty=0,raddr=146
# 
# UVM_INFO monitor.sv(61) @ 2212: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2212,w_inc=0,r_inc=1,rdata=195,wfull=0,hfull=1,rempty=0,hempty=0,raddr=146
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2212: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 146
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2212: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=110, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2212: uvm_test_top.env.scb [While comparing read] transaction was passed actual=195, expected_data=195
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2212: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =199 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2220: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2220,w_inc=0,r_inc=1,data_out=206,full=0,empty=0,raddr=147
# 
# UVM_INFO monitor.sv(61) @ 2220: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2220,w_inc=0,r_inc=1,rdata=206,wfull=0,hfull=1,rempty=0,hempty=0,raddr=147
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2220: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 147
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2220: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=199, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2220: uvm_test_top.env.scb [While comparing read] transaction was passed actual=206, expected_data=206
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2220: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =55 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2228: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2228,w_inc=0,r_inc=1,data_out=148,full=0,empty=0,raddr=148
# 
# UVM_INFO monitor.sv(61) @ 2228: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2228,w_inc=0,r_inc=1,rdata=148,wfull=0,hfull=1,rempty=0,hempty=0,raddr=148
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2228: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 148
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2228: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 55, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2228: uvm_test_top.env.scb [While comparing read] transaction was passed actual=148, expected_data=148
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2228: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =36 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2236: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2236,w_inc=0,r_inc=1,data_out=51,full=0,empty=0,raddr=149
# 
# UVM_INFO monitor.sv(61) @ 2236: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2236,w_inc=0,r_inc=1,rdata=51,wfull=0,hfull=1,rempty=0,hempty=0,raddr=149
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2236: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 149
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2236: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 36, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2236: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 51, expected_data= 51
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2236: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =82 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2244: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2244,w_inc=0,r_inc=1,data_out=217,full=0,empty=0,raddr=150
# 
# UVM_INFO monitor.sv(61) @ 2244: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2244,w_inc=0,r_inc=1,rdata=217,wfull=0,hfull=1,rempty=0,hempty=0,raddr=150
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2244: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 150
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2244: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 82, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2244: uvm_test_top.env.scb [While comparing read] transaction was passed actual=217, expected_data=217
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2244: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =13 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2252: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2252,w_inc=0,r_inc=1,data_out=135,full=0,empty=0,raddr=151
# 
# UVM_INFO monitor.sv(61) @ 2252: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2252,w_inc=0,r_inc=1,rdata=135,wfull=0,hfull=1,rempty=0,hempty=0,raddr=151
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2252: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 151
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2252: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 13, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2252: uvm_test_top.env.scb [While comparing read] transaction was passed actual=135, expected_data=135
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2252: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =21 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2260: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2260,w_inc=0,r_inc=1,data_out=235,full=0,empty=0,raddr=152
# 
# UVM_INFO monitor.sv(61) @ 2260: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2260,w_inc=0,r_inc=1,rdata=235,wfull=0,hfull=1,rempty=0,hempty=0,raddr=152
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2260: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 152
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2260: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 21, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2260: uvm_test_top.env.scb [While comparing read] transaction was passed actual=235, expected_data=235
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2260: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =170 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2268: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2268,w_inc=0,r_inc=1,data_out=222,full=0,empty=0,raddr=153
# 
# UVM_INFO monitor.sv(61) @ 2268: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2268,w_inc=0,r_inc=1,rdata=222,wfull=0,hfull=1,rempty=0,hempty=0,raddr=153
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2268: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 153
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2268: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=170, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2268: uvm_test_top.env.scb [While comparing read] transaction was passed actual=222, expected_data=222
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2268: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =79 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2276: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2276,w_inc=0,r_inc=1,data_out=29,full=0,empty=0,raddr=154
# 
# UVM_INFO monitor.sv(61) @ 2276: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2276,w_inc=0,r_inc=1,rdata=29,wfull=0,hfull=1,rempty=0,hempty=0,raddr=154
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2276: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 154
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2276: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 79, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2276: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 29, expected_data= 29
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2276: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =121 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2284: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2284,w_inc=0,r_inc=1,data_out=222,full=0,empty=0,raddr=155
# 
# UVM_INFO monitor.sv(61) @ 2284: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2284,w_inc=0,r_inc=1,rdata=222,wfull=0,hfull=1,rempty=0,hempty=0,raddr=155
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2284: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 155
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2284: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=121, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2284: uvm_test_top.env.scb [While comparing read] transaction was passed actual=222, expected_data=222
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2284: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =160 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2292: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2292,w_inc=0,r_inc=1,data_out=239,full=0,empty=0,raddr=156
# 
# UVM_INFO monitor.sv(61) @ 2292: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2292,w_inc=0,r_inc=1,rdata=239,wfull=0,hfull=1,rempty=0,hempty=0,raddr=156
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2292: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 156
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2292: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=160, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2292: uvm_test_top.env.scb [While comparing read] transaction was passed actual=239, expected_data=239
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2292: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =239 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2300: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2300,w_inc=0,r_inc=1,data_out=253,full=0,empty=0,raddr=157
# 
# UVM_INFO monitor.sv(61) @ 2300: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2300,w_inc=0,r_inc=1,rdata=253,wfull=0,hfull=1,rempty=0,hempty=0,raddr=157
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2300: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 157
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2300: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=239, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2300: uvm_test_top.env.scb [While comparing read] transaction was passed actual=253, expected_data=253
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2300: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =161 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2308: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2308,w_inc=0,r_inc=1,data_out=184,full=0,empty=0,raddr=158
# 
# UVM_INFO monitor.sv(61) @ 2308: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2308,w_inc=0,r_inc=1,rdata=184,wfull=0,hfull=1,rempty=0,hempty=0,raddr=158
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2308: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 158
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2308: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=161, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2308: uvm_test_top.env.scb [While comparing read] transaction was passed actual=184, expected_data=184
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2308: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =107 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2316: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2316,w_inc=0,r_inc=1,data_out=158,full=0,empty=0,raddr=159
# 
# UVM_INFO monitor.sv(61) @ 2316: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2316,w_inc=0,r_inc=1,rdata=158,wfull=0,hfull=1,rempty=0,hempty=0,raddr=159
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2316: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 159
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2316: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=107, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2316: uvm_test_top.env.scb [While comparing read] transaction was passed actual=158, expected_data=158
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2316: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =220 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2324: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2324,w_inc=0,r_inc=1,data_out=71,full=0,empty=0,raddr=160
# 
# UVM_INFO monitor.sv(61) @ 2324: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2324,w_inc=0,r_inc=1,rdata=71,wfull=0,hfull=1,rempty=0,hempty=0,raddr=160
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2324: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 160
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2324: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=220, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2324: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 71, expected_data= 71
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2324: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =51 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2332: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2332,w_inc=0,r_inc=1,data_out=33,full=0,empty=0,raddr=161
# 
# UVM_INFO monitor.sv(61) @ 2332: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2332,w_inc=0,r_inc=1,rdata=33,wfull=0,hfull=1,rempty=0,hempty=0,raddr=161
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2332: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 161
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2332: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 51, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2332: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 33, expected_data= 33
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2332: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =216 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2340: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2340,w_inc=0,r_inc=1,data_out=17,full=0,empty=0,raddr=162
# 
# UVM_INFO monitor.sv(61) @ 2340: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2340,w_inc=0,r_inc=1,rdata=17,wfull=0,hfull=1,rempty=0,hempty=0,raddr=162
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2340: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 162
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2340: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=216, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2340: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 17, expected_data= 17
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2340: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =53 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2348: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2348,w_inc=0,r_inc=1,data_out=252,full=0,empty=0,raddr=163
# 
# UVM_INFO monitor.sv(61) @ 2348: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2348,w_inc=0,r_inc=1,rdata=252,wfull=0,hfull=1,rempty=0,hempty=0,raddr=163
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2348: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 163
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2348: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 53, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2348: uvm_test_top.env.scb [While comparing read] transaction was passed actual=252, expected_data=252
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2348: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =95 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2356: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2356,w_inc=0,r_inc=1,data_out=73,full=0,empty=0,raddr=164
# 
# UVM_INFO monitor.sv(61) @ 2356: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2356,w_inc=0,r_inc=1,rdata=73,wfull=0,hfull=1,rempty=0,hempty=0,raddr=164
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2356: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 164
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2356: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 95, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2356: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 73, expected_data= 73
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2356: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =87 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2364: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2364,w_inc=0,r_inc=1,data_out=158,full=0,empty=0,raddr=165
# 
# UVM_INFO monitor.sv(61) @ 2364: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2364,w_inc=0,r_inc=1,rdata=158,wfull=0,hfull=1,rempty=0,hempty=0,raddr=165
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2364: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 165
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2364: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 87, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2364: uvm_test_top.env.scb [While comparing read] transaction was passed actual=158, expected_data=158
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2364: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =220 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2372: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2372,w_inc=0,r_inc=1,data_out=18,full=0,empty=0,raddr=166
# 
# UVM_INFO monitor.sv(61) @ 2372: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2372,w_inc=0,r_inc=1,rdata=18,wfull=0,hfull=1,rempty=0,hempty=0,raddr=166
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2372: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 166
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2372: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=220, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2372: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 18, expected_data= 18
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2372: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =231 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2380: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2380,w_inc=0,r_inc=1,data_out=21,full=0,empty=0,raddr=167
# 
# UVM_INFO monitor.sv(61) @ 2380: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2380,w_inc=0,r_inc=1,rdata=21,wfull=0,hfull=1,rempty=0,hempty=0,raddr=167
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2380: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 167
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2380: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=231, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2380: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 21, expected_data= 21
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2380: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =83 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2388: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2388,w_inc=0,r_inc=1,data_out=161,full=0,empty=0,raddr=168
# 
# UVM_INFO monitor.sv(61) @ 2388: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2388,w_inc=0,r_inc=1,rdata=161,wfull=0,hfull=1,rempty=0,hempty=0,raddr=168
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2388: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 168
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2388: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 83, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2388: uvm_test_top.env.scb [While comparing read] transaction was passed actual=161, expected_data=161
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2388: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =40 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2396: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2396,w_inc=0,r_inc=1,data_out=26,full=0,empty=0,raddr=169
# 
# UVM_INFO monitor.sv(61) @ 2396: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2396,w_inc=0,r_inc=1,rdata=26,wfull=0,hfull=1,rempty=0,hempty=0,raddr=169
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2396: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 169
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2396: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 40, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2396: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 26, expected_data= 26
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2396: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =233 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2404: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2404,w_inc=0,r_inc=1,data_out=197,full=0,empty=0,raddr=170
# 
# UVM_INFO monitor.sv(61) @ 2404: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2404,w_inc=0,r_inc=1,rdata=197,wfull=0,hfull=1,rempty=0,hempty=0,raddr=170
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2404: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 170
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2404: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=233, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2404: uvm_test_top.env.scb [While comparing read] transaction was passed actual=197, expected_data=197
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2404: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =232 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2412: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2412,w_inc=0,r_inc=1,data_out=62,full=0,empty=0,raddr=171
# 
# UVM_INFO monitor.sv(61) @ 2412: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2412,w_inc=0,r_inc=1,rdata=62,wfull=0,hfull=1,rempty=0,hempty=1,raddr=171
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2412: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 171
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2412: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=232, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2412: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 62, expected_data= 62
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2412: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =201 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2420: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2420,w_inc=0,r_inc=1,data_out=108,full=0,empty=0,raddr=172
# 
# UVM_INFO monitor.sv(61) @ 2420: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2420,w_inc=0,r_inc=1,rdata=108,wfull=0,hfull=1,rempty=0,hempty=1,raddr=172
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2420: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 172
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2420: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=201, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2420: uvm_test_top.env.scb [While comparing read] transaction was passed actual=108, expected_data=108
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2420: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =210 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2428: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2428,w_inc=0,r_inc=1,data_out=18,full=0,empty=0,raddr=173
# 
# UVM_INFO monitor.sv(61) @ 2428: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2428,w_inc=0,r_inc=1,rdata=18,wfull=0,hfull=1,rempty=0,hempty=1,raddr=173
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2428: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 173
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2428: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=210, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2428: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 18, expected_data= 18
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2428: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =214 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2436: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2436,w_inc=0,r_inc=1,data_out=106,full=0,empty=0,raddr=174
# 
# UVM_INFO monitor.sv(61) @ 2436: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2436,w_inc=0,r_inc=1,rdata=106,wfull=0,hfull=1,rempty=0,hempty=1,raddr=174
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2436: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 174
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2436: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=214, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2436: uvm_test_top.env.scb [While comparing read] transaction was passed actual=106, expected_data=106
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2436: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =60 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2444: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2444,w_inc=0,r_inc=1,data_out=252,full=0,empty=0,raddr=175
# 
# UVM_INFO monitor.sv(61) @ 2444: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2444,w_inc=0,r_inc=1,rdata=252,wfull=0,hfull=1,rempty=0,hempty=1,raddr=175
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2444: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 175
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2444: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 60, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2444: uvm_test_top.env.scb [While comparing read] transaction was passed actual=252, expected_data=252
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2444: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =220 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2452: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2452,w_inc=0,r_inc=1,data_out=18,full=0,empty=0,raddr=176
# 
# UVM_INFO monitor.sv(61) @ 2452: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2452,w_inc=0,r_inc=1,rdata=18,wfull=0,hfull=1,rempty=0,hempty=1,raddr=176
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2452: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 176
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2452: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=220, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2452: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 18, expected_data= 18
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2452: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =36 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2460: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2460,w_inc=0,r_inc=1,data_out=32,full=0,empty=0,raddr=177
# 
# UVM_INFO monitor.sv(61) @ 2460: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2460,w_inc=0,r_inc=1,rdata=32,wfull=0,hfull=1,rempty=0,hempty=1,raddr=177
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2460: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 177
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2460: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 36, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2460: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 32, expected_data= 32
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2460: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =240 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2468: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2468,w_inc=0,r_inc=1,data_out=152,full=0,empty=0,raddr=178
# 
# UVM_INFO monitor.sv(61) @ 2468: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2468,w_inc=0,r_inc=1,rdata=152,wfull=0,hfull=1,rempty=0,hempty=1,raddr=178
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2468: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 178
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2468: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=240, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2468: uvm_test_top.env.scb [While comparing read] transaction was passed actual=152, expected_data=152
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2468: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =107 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2476: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2476,w_inc=0,r_inc=1,data_out=44,full=0,empty=0,raddr=179
# 
# UVM_INFO monitor.sv(61) @ 2476: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2476,w_inc=0,r_inc=1,rdata=44,wfull=0,hfull=1,rempty=0,hempty=1,raddr=179
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2476: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 179
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2476: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=107, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2476: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 44, expected_data= 44
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2476: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =239 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2484: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2484,w_inc=0,r_inc=1,data_out=69,full=0,empty=0,raddr=180
# 
# UVM_INFO monitor.sv(61) @ 2484: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2484,w_inc=0,r_inc=1,rdata=69,wfull=0,hfull=1,rempty=0,hempty=1,raddr=180
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2484: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 180
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2484: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=239, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2484: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 69, expected_data= 69
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2484: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =151 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2492: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2492,w_inc=0,r_inc=1,data_out=22,full=0,empty=0,raddr=181
# 
# UVM_INFO monitor.sv(61) @ 2492: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2492,w_inc=0,r_inc=1,rdata=22,wfull=0,hfull=1,rempty=0,hempty=1,raddr=181
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2492: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 181
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2492: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=151, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2492: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 22, expected_data= 22
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2492: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =54 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2500: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2500,w_inc=0,r_inc=1,data_out=240,full=0,empty=0,raddr=182
# 
# UVM_INFO monitor.sv(61) @ 2500: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2500,w_inc=0,r_inc=1,rdata=240,wfull=0,hfull=1,rempty=0,hempty=1,raddr=182
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2500: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 182
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2500: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 54, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2500: uvm_test_top.env.scb [While comparing read] transaction was passed actual=240, expected_data=240
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2500: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =110 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2508: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2508,w_inc=0,r_inc=1,data_out=126,full=0,empty=0,raddr=183
# 
# UVM_INFO monitor.sv(61) @ 2508: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2508,w_inc=0,r_inc=1,rdata=126,wfull=0,hfull=1,rempty=0,hempty=1,raddr=183
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2508: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 183
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2508: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=110, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2508: uvm_test_top.env.scb [While comparing read] transaction was passed actual=126, expected_data=126
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2508: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =128 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2516: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2516,w_inc=0,r_inc=1,data_out=95,full=0,empty=0,raddr=184
# 
# UVM_INFO monitor.sv(61) @ 2516: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2516,w_inc=0,r_inc=1,rdata=95,wfull=0,hfull=1,rempty=0,hempty=1,raddr=184
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2516: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 184
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2516: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=128, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2516: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 95, expected_data= 95
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2516: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =236 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2524: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2524,w_inc=0,r_inc=1,data_out=164,full=0,empty=0,raddr=185
# 
# UVM_INFO monitor.sv(61) @ 2524: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2524,w_inc=0,r_inc=1,rdata=164,wfull=0,hfull=1,rempty=0,hempty=1,raddr=185
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2524: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 185
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2524: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=236, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2524: uvm_test_top.env.scb [While comparing read] transaction was passed actual=164, expected_data=164
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2524: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =62 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2532: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2532,w_inc=0,r_inc=1,data_out=135,full=0,empty=0,raddr=186
# 
# UVM_INFO monitor.sv(61) @ 2532: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2532,w_inc=0,r_inc=1,rdata=135,wfull=0,hfull=1,rempty=0,hempty=1,raddr=186
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2532: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 186
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2532: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 62, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2532: uvm_test_top.env.scb [While comparing read] transaction was passed actual=135, expected_data=135
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2532: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =248 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2540: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2540,w_inc=0,r_inc=1,data_out=248,full=0,empty=0,raddr=187
# 
# UVM_INFO monitor.sv(61) @ 2540: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2540,w_inc=0,r_inc=1,rdata=248,wfull=0,hfull=1,rempty=0,hempty=1,raddr=187
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2540: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 187
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2540: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=248, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2540: uvm_test_top.env.scb [While comparing read] transaction was passed actual=248, expected_data=248
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2540: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =93 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2548: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2548,w_inc=0,r_inc=1,data_out=72,full=0,empty=0,raddr=188
# 
# UVM_INFO monitor.sv(61) @ 2548: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2548,w_inc=0,r_inc=1,rdata=72,wfull=0,hfull=1,rempty=0,hempty=1,raddr=188
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2548: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 188
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2548: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 93, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2548: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 72, expected_data= 72
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2548: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =14 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2556: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2556,w_inc=0,r_inc=1,data_out=9,full=0,empty=0,raddr=189
# 
# UVM_INFO monitor.sv(61) @ 2556: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2556,w_inc=0,r_inc=1,rdata=9,wfull=0,hfull=1,rempty=0,hempty=1,raddr=189
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2556: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 189
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2556: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 14, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2556: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  9, expected_data=  9
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2556: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =69 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2564: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2564,w_inc=0,r_inc=1,data_out=135,full=0,empty=0,raddr=190
# 
# UVM_INFO monitor.sv(61) @ 2564: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2564,w_inc=0,r_inc=1,rdata=135,wfull=0,hfull=1,rempty=0,hempty=1,raddr=190
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2564: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 190
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2564: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 69, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2564: uvm_test_top.env.scb [While comparing read] transaction was passed actual=135, expected_data=135
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2564: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =23 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2572: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2572,w_inc=0,r_inc=1,data_out=147,full=0,empty=0,raddr=191
# 
# UVM_INFO monitor.sv(61) @ 2572: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2572,w_inc=0,r_inc=1,rdata=147,wfull=0,hfull=1,rempty=0,hempty=1,raddr=191
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2572: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 191
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2572: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 23, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2572: uvm_test_top.env.scb [While comparing read] transaction was passed actual=147, expected_data=147
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2572: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =224 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2580: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2580,w_inc=0,r_inc=1,data_out=203,full=0,empty=0,raddr=192
# 
# UVM_INFO monitor.sv(61) @ 2580: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2580,w_inc=0,r_inc=1,rdata=203,wfull=0,hfull=1,rempty=0,hempty=1,raddr=192
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2580: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 192
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2580: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=224, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2580: uvm_test_top.env.scb [While comparing read] transaction was passed actual=203, expected_data=203
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2580: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =114 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2588: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2588,w_inc=0,r_inc=1,data_out=177,full=0,empty=0,raddr=193
# 
# UVM_INFO monitor.sv(61) @ 2588: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2588,w_inc=0,r_inc=1,rdata=177,wfull=0,hfull=1,rempty=0,hempty=1,raddr=193
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2588: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 193
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2588: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=114, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2588: uvm_test_top.env.scb [While comparing read] transaction was passed actual=177, expected_data=177
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2588: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =97 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2596: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2596,w_inc=0,r_inc=1,data_out=254,full=0,empty=0,raddr=194
# 
# UVM_INFO monitor.sv(61) @ 2596: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2596,w_inc=0,r_inc=1,rdata=254,wfull=0,hfull=1,rempty=0,hempty=1,raddr=194
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2596: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 194
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2596: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 97, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2596: uvm_test_top.env.scb [While comparing read] transaction was passed actual=254, expected_data=254
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2596: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =22 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2604: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2604,w_inc=0,r_inc=1,data_out=81,full=0,empty=0,raddr=195
# 
# UVM_INFO monitor.sv(61) @ 2604: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2604,w_inc=0,r_inc=1,rdata=81,wfull=0,hfull=1,rempty=0,hempty=1,raddr=195
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2604: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 195
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2604: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 22, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2604: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 81, expected_data= 81
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2604: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =179 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2612: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2612,w_inc=0,r_inc=1,data_out=160,full=0,empty=0,raddr=196
# 
# UVM_INFO monitor.sv(61) @ 2612: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2612,w_inc=0,r_inc=1,rdata=160,wfull=0,hfull=1,rempty=0,hempty=1,raddr=196
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2612: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 196
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2612: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=179, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2612: uvm_test_top.env.scb [While comparing read] transaction was passed actual=160, expected_data=160
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2612: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =141 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2620: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2620,w_inc=0,r_inc=1,data_out=31,full=0,empty=0,raddr=197
# 
# UVM_INFO monitor.sv(61) @ 2620: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2620,w_inc=0,r_inc=1,rdata=31,wfull=0,hfull=1,rempty=0,hempty=1,raddr=197
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2620: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 197
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2620: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=141, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2620: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 31, expected_data= 31
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2620: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =132 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2628: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2628,w_inc=0,r_inc=1,data_out=198,full=0,empty=0,raddr=198
# 
# UVM_INFO monitor.sv(61) @ 2628: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2628,w_inc=0,r_inc=1,rdata=198,wfull=0,hfull=1,rempty=0,hempty=1,raddr=198
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2628: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 198
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2628: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=132, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2628: uvm_test_top.env.scb [While comparing read] transaction was passed actual=198, expected_data=198
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2628: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =145 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2636: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2636,w_inc=0,r_inc=1,data_out=46,full=0,empty=0,raddr=199
# 
# UVM_INFO monitor.sv(61) @ 2636: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2636,w_inc=0,r_inc=1,rdata=46,wfull=0,hfull=1,rempty=0,hempty=1,raddr=199
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2636: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 199
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2636: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=145, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2636: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 46, expected_data= 46
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2636: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =194 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2644: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2644,w_inc=0,r_inc=1,data_out=33,full=0,empty=0,raddr=200
# 
# UVM_INFO monitor.sv(61) @ 2644: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2644,w_inc=0,r_inc=1,rdata=33,wfull=0,hfull=1,rempty=0,hempty=1,raddr=200
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2644: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 200
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2644: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=194, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2644: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 33, expected_data= 33
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2644: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =22 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2652: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2652,w_inc=0,r_inc=1,data_out=193,full=0,empty=0,raddr=201
# 
# UVM_INFO monitor.sv(61) @ 2652: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2652,w_inc=0,r_inc=1,rdata=193,wfull=0,hfull=1,rempty=0,hempty=1,raddr=201
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2652: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 201
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2652: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 22, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2652: uvm_test_top.env.scb [While comparing read] transaction was passed actual=193, expected_data=193
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2652: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =224 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2660: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2660,w_inc=0,r_inc=1,data_out=171,full=0,empty=0,raddr=202
# 
# UVM_INFO monitor.sv(61) @ 2660: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2660,w_inc=0,r_inc=1,rdata=171,wfull=0,hfull=1,rempty=0,hempty=1,raddr=202
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2660: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 202
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2660: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=224, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2660: uvm_test_top.env.scb [While comparing read] transaction was passed actual=171, expected_data=171
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2660: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =123 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2668: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2668,w_inc=0,r_inc=1,data_out=224,full=0,empty=0,raddr=203
# 
# UVM_INFO monitor.sv(61) @ 2668: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2668,w_inc=0,r_inc=1,rdata=224,wfull=0,hfull=1,rempty=0,hempty=1,raddr=203
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2668: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 203
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2668: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=123, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2668: uvm_test_top.env.scb [While comparing read] transaction was passed actual=224, expected_data=224
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2668: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =192 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2676: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2676,w_inc=0,r_inc=1,data_out=20,full=0,empty=0,raddr=204
# 
# UVM_INFO monitor.sv(61) @ 2676: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2676,w_inc=0,r_inc=1,rdata=20,wfull=0,hfull=1,rempty=0,hempty=1,raddr=204
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2676: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 204
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2676: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=192, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2676: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 20, expected_data= 20
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2676: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =49 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2684: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2684,w_inc=0,r_inc=1,data_out=74,full=0,empty=0,raddr=205
# 
# UVM_INFO monitor.sv(61) @ 2684: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2684,w_inc=0,r_inc=1,rdata=74,wfull=0,hfull=1,rempty=0,hempty=1,raddr=205
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2684: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 205
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2684: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 49, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2684: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 74, expected_data= 74
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2684: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =110 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2692: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2692,w_inc=0,r_inc=1,data_out=231,full=0,empty=0,raddr=206
# 
# UVM_INFO monitor.sv(61) @ 2692: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2692,w_inc=0,r_inc=1,rdata=231,wfull=0,hfull=1,rempty=0,hempty=1,raddr=206
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2692: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 206
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2692: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=110, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2692: uvm_test_top.env.scb [While comparing read] transaction was passed actual=231, expected_data=231
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2692: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =191 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2700: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2700,w_inc=0,r_inc=1,data_out=153,full=0,empty=0,raddr=207
# 
# UVM_INFO monitor.sv(61) @ 2700: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2700,w_inc=0,r_inc=1,rdata=153,wfull=0,hfull=1,rempty=0,hempty=1,raddr=207
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2700: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 207
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2700: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=191, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2700: uvm_test_top.env.scb [While comparing read] transaction was passed actual=153, expected_data=153
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2700: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =194 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2708: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2708,w_inc=0,r_inc=1,data_out=156,full=0,empty=0,raddr=208
# 
# UVM_INFO monitor.sv(61) @ 2708: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2708,w_inc=0,r_inc=1,rdata=156,wfull=0,hfull=1,rempty=0,hempty=1,raddr=208
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2708: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 208
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2708: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=194, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2708: uvm_test_top.env.scb [While comparing read] transaction was passed actual=156, expected_data=156
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2708: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =118 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2716: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2716,w_inc=0,r_inc=1,data_out=60,full=0,empty=0,raddr=209
# 
# UVM_INFO monitor.sv(61) @ 2716: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2716,w_inc=0,r_inc=1,rdata=60,wfull=0,hfull=1,rempty=0,hempty=1,raddr=209
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2716: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 209
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2716: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=118, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2716: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 60, expected_data= 60
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2716: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =4 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2724: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2724,w_inc=0,r_inc=1,data_out=122,full=0,empty=0,raddr=210
# 
# UVM_INFO monitor.sv(61) @ 2724: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2724,w_inc=0,r_inc=1,rdata=122,wfull=0,hfull=1,rempty=0,hempty=1,raddr=210
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2724: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 210
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2724: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=  4, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2724: uvm_test_top.env.scb [While comparing read] transaction was passed actual=122, expected_data=122
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2724: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =197 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2732: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2732,w_inc=0,r_inc=1,data_out=143,full=0,empty=0,raddr=211
# 
# UVM_INFO monitor.sv(61) @ 2732: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2732,w_inc=0,r_inc=1,rdata=143,wfull=0,hfull=1,rempty=0,hempty=1,raddr=211
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2732: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 211
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2732: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=197, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2732: uvm_test_top.env.scb [While comparing read] transaction was passed actual=143, expected_data=143
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2732: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =73 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2740: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2740,w_inc=0,r_inc=1,data_out=150,full=0,empty=0,raddr=212
# 
# UVM_INFO monitor.sv(61) @ 2740: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2740,w_inc=0,r_inc=1,rdata=150,wfull=0,hfull=1,rempty=0,hempty=1,raddr=212
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2740: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 212
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2740: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 73, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2740: uvm_test_top.env.scb [While comparing read] transaction was passed actual=150, expected_data=150
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2740: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =147 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2748: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2748,w_inc=0,r_inc=1,data_out=183,full=0,empty=0,raddr=213
# 
# UVM_INFO monitor.sv(61) @ 2748: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2748,w_inc=0,r_inc=1,rdata=183,wfull=0,hfull=1,rempty=0,hempty=1,raddr=213
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2748: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 213
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2748: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=147, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2748: uvm_test_top.env.scb [While comparing read] transaction was passed actual=183, expected_data=183
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2748: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =55 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2756: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2756,w_inc=0,r_inc=1,data_out=54,full=0,empty=0,raddr=214
# 
# UVM_INFO monitor.sv(61) @ 2756: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2756,w_inc=0,r_inc=1,rdata=54,wfull=0,hfull=1,rempty=0,hempty=1,raddr=214
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2756: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 214
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2756: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 55, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2756: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 54, expected_data= 54
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2756: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =251 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2764: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2764,w_inc=0,r_inc=1,data_out=252,full=0,empty=0,raddr=215
# 
# UVM_INFO monitor.sv(61) @ 2764: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2764,w_inc=0,r_inc=1,rdata=252,wfull=0,hfull=1,rempty=0,hempty=1,raddr=215
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2764: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 215
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2764: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=251, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2764: uvm_test_top.env.scb [While comparing read] transaction was passed actual=252, expected_data=252
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2764: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =25 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2772: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2772,w_inc=0,r_inc=1,data_out=111,full=0,empty=0,raddr=216
# 
# UVM_INFO monitor.sv(61) @ 2772: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2772,w_inc=0,r_inc=1,rdata=111,wfull=0,hfull=1,rempty=0,hempty=1,raddr=216
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2772: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 216
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2772: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 25, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2772: uvm_test_top.env.scb [While comparing read] transaction was passed actual=111, expected_data=111
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2772: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =55 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2780: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2780,w_inc=0,r_inc=1,data_out=144,full=0,empty=0,raddr=217
# 
# UVM_INFO monitor.sv(61) @ 2780: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2780,w_inc=0,r_inc=1,rdata=144,wfull=0,hfull=1,rempty=0,hempty=1,raddr=217
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2780: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 217
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2780: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 55, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2780: uvm_test_top.env.scb [While comparing read] transaction was passed actual=144, expected_data=144
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2780: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =23 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2788: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2788,w_inc=0,r_inc=1,data_out=0,full=0,empty=0,raddr=218
# 
# UVM_INFO monitor.sv(61) @ 2788: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2788,w_inc=0,r_inc=1,rdata=0,wfull=0,hfull=1,rempty=0,hempty=1,raddr=218
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2788: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 218
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2788: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 23, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2788: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2788: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =38 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2796: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2796,w_inc=0,r_inc=1,data_out=57,full=0,empty=0,raddr=219
# 
# UVM_INFO monitor.sv(61) @ 2796: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2796,w_inc=0,r_inc=1,rdata=57,wfull=0,hfull=1,rempty=0,hempty=1,raddr=219
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2796: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 219
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2796: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 38, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2796: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 57, expected_data= 57
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2796: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =32 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2804: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2804,w_inc=0,r_inc=1,data_out=168,full=0,empty=0,raddr=220
# 
# UVM_INFO monitor.sv(61) @ 2804: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2804,w_inc=0,r_inc=1,rdata=168,wfull=0,hfull=1,rempty=0,hempty=1,raddr=220
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2804: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 220
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2804: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 32, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2804: uvm_test_top.env.scb [While comparing read] transaction was passed actual=168, expected_data=168
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2804: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =102 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2812: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2812,w_inc=0,r_inc=1,data_out=85,full=0,empty=0,raddr=221
# 
# UVM_INFO monitor.sv(61) @ 2812: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2812,w_inc=0,r_inc=1,rdata=85,wfull=0,hfull=1,rempty=0,hempty=1,raddr=221
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2812: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 221
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2812: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=102, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2812: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 85, expected_data= 85
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2812: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =61 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2820: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2820,w_inc=0,r_inc=1,data_out=134,full=0,empty=0,raddr=222
# 
# UVM_INFO monitor.sv(61) @ 2820: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2820,w_inc=0,r_inc=1,rdata=134,wfull=0,hfull=1,rempty=0,hempty=1,raddr=222
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2820: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 222
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2820: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 61, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2820: uvm_test_top.env.scb [While comparing read] transaction was passed actual=134, expected_data=134
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2820: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =152 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2828: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2828,w_inc=0,r_inc=1,data_out=139,full=0,empty=0,raddr=223
# 
# UVM_INFO monitor.sv(61) @ 2828: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2828,w_inc=0,r_inc=1,rdata=139,wfull=0,hfull=1,rempty=0,hempty=1,raddr=223
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2828: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 223
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2828: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=152, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2828: uvm_test_top.env.scb [While comparing read] transaction was passed actual=139, expected_data=139
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2828: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =94 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2836: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2836,w_inc=0,r_inc=1,data_out=50,full=0,empty=0,raddr=224
# 
# UVM_INFO monitor.sv(61) @ 2836: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2836,w_inc=0,r_inc=1,rdata=50,wfull=0,hfull=1,rempty=0,hempty=1,raddr=224
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2836: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 224
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2836: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 94, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2836: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 50, expected_data= 50
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2836: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =83 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2844: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2844,w_inc=0,r_inc=1,data_out=189,full=0,empty=0,raddr=225
# 
# UVM_INFO monitor.sv(61) @ 2844: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2844,w_inc=0,r_inc=1,rdata=189,wfull=0,hfull=1,rempty=0,hempty=1,raddr=225
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2844: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 225
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2844: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 83, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2844: uvm_test_top.env.scb [While comparing read] transaction was passed actual=189, expected_data=189
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2844: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =71 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2852: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2852,w_inc=0,r_inc=1,data_out=45,full=0,empty=0,raddr=226
# 
# UVM_INFO monitor.sv(61) @ 2852: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2852,w_inc=0,r_inc=1,rdata=45,wfull=0,hfull=1,rempty=0,hempty=1,raddr=226
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2852: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 226
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2852: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 71, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2852: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 45, expected_data= 45
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2852: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =10 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2860: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2860,w_inc=0,r_inc=1,data_out=77,full=0,empty=0,raddr=227
# 
# UVM_INFO monitor.sv(61) @ 2860: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2860,w_inc=0,r_inc=1,rdata=77,wfull=0,hfull=1,rempty=0,hempty=1,raddr=227
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2860: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 227
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2860: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 10, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2860: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 77, expected_data= 77
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2860: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =171 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2868: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2868,w_inc=0,r_inc=1,data_out=2,full=0,empty=0,raddr=228
# 
# UVM_INFO monitor.sv(61) @ 2868: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2868,w_inc=0,r_inc=1,rdata=2,wfull=0,hfull=1,rempty=0,hempty=1,raddr=228
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2868: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 228
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2868: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=171, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2868: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  2, expected_data=  2
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2868: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =93 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2876: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2876,w_inc=0,r_inc=1,data_out=232,full=0,empty=0,raddr=229
# 
# UVM_INFO monitor.sv(61) @ 2876: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2876,w_inc=0,r_inc=1,rdata=232,wfull=0,hfull=1,rempty=0,hempty=1,raddr=229
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2876: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 229
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2876: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 93, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2876: uvm_test_top.env.scb [While comparing read] transaction was passed actual=232, expected_data=232
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2876: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =21 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2884: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2884,w_inc=0,r_inc=1,data_out=252,full=0,empty=0,raddr=230
# 
# UVM_INFO monitor.sv(61) @ 2884: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2884,w_inc=0,r_inc=1,rdata=252,wfull=0,hfull=1,rempty=0,hempty=1,raddr=230
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2884: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 230
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2884: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 21, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2884: uvm_test_top.env.scb [While comparing read] transaction was passed actual=252, expected_data=252
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2884: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =37 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2892: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2892,w_inc=0,r_inc=1,data_out=184,full=0,empty=0,raddr=231
# 
# UVM_INFO monitor.sv(61) @ 2892: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2892,w_inc=0,r_inc=1,rdata=184,wfull=0,hfull=1,rempty=0,hempty=1,raddr=231
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2892: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 231
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2892: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 37, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2892: uvm_test_top.env.scb [While comparing read] transaction was passed actual=184, expected_data=184
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2892: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =173 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2900: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2900,w_inc=0,r_inc=1,data_out=170,full=0,empty=0,raddr=232
# 
# UVM_INFO monitor.sv(61) @ 2900: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2900,w_inc=0,r_inc=1,rdata=170,wfull=0,hfull=1,rempty=0,hempty=1,raddr=232
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2900: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 232
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2900: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=173, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2900: uvm_test_top.env.scb [While comparing read] transaction was passed actual=170, expected_data=170
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2900: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =134 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2908: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2908,w_inc=0,r_inc=1,data_out=73,full=0,empty=0,raddr=233
# 
# UVM_INFO monitor.sv(61) @ 2908: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2908,w_inc=0,r_inc=1,rdata=73,wfull=0,hfull=1,rempty=0,hempty=1,raddr=233
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2908: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 233
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2908: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=134, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2908: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 73, expected_data= 73
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2908: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =155 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2916: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2916,w_inc=0,r_inc=1,data_out=64,full=0,empty=0,raddr=234
# 
# UVM_INFO monitor.sv(61) @ 2916: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2916,w_inc=0,r_inc=1,rdata=64,wfull=0,hfull=1,rempty=0,hempty=1,raddr=234
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2916: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 234
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2916: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=155, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2916: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 64, expected_data= 64
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2916: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =112 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2924: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2924,w_inc=0,r_inc=1,data_out=77,full=0,empty=0,raddr=235
# 
# UVM_INFO monitor.sv(61) @ 2924: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2924,w_inc=0,r_inc=1,rdata=77,wfull=0,hfull=1,rempty=0,hempty=1,raddr=235
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2924: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 235
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2924: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=112, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2924: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 77, expected_data= 77
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2924: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =73 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2932: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2932,w_inc=0,r_inc=1,data_out=146,full=0,empty=0,raddr=236
# 
# UVM_INFO monitor.sv(61) @ 2932: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2932,w_inc=0,r_inc=1,rdata=146,wfull=0,hfull=1,rempty=0,hempty=1,raddr=236
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2932: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 236
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2932: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 73, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2932: uvm_test_top.env.scb [While comparing read] transaction was passed actual=146, expected_data=146
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2932: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =81 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2940: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2940,w_inc=0,r_inc=1,data_out=248,full=0,empty=0,raddr=237
# 
# UVM_INFO monitor.sv(61) @ 2940: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2940,w_inc=0,r_inc=1,rdata=248,wfull=0,hfull=1,rempty=0,hempty=1,raddr=237
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2940: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 237
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2940: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 81, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2940: uvm_test_top.env.scb [While comparing read] transaction was passed actual=248, expected_data=248
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2940: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =179 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2948: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2948,w_inc=0,r_inc=1,data_out=98,full=0,empty=0,raddr=238
# 
# UVM_INFO monitor.sv(61) @ 2948: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2948,w_inc=0,r_inc=1,rdata=98,wfull=0,hfull=1,rempty=0,hempty=1,raddr=238
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2948: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 238
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2948: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=179, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2948: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 98, expected_data= 98
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2948: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =25 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2956: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2956,w_inc=0,r_inc=1,data_out=67,full=0,empty=0,raddr=239
# 
# UVM_INFO monitor.sv(61) @ 2956: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2956,w_inc=0,r_inc=1,rdata=67,wfull=0,hfull=1,rempty=0,hempty=1,raddr=239
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2956: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 239
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2956: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 25, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2956: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 67, expected_data= 67
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2956: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =1 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2964: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2964,w_inc=0,r_inc=1,data_out=189,full=0,empty=0,raddr=240
# 
# UVM_INFO monitor.sv(61) @ 2964: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2964,w_inc=0,r_inc=1,rdata=189,wfull=0,hfull=1,rempty=0,hempty=1,raddr=240
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2964: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 240
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2964: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=  1, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2964: uvm_test_top.env.scb [While comparing read] transaction was passed actual=189, expected_data=189
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2964: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =101 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2972: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2972,w_inc=0,r_inc=1,data_out=210,full=0,empty=0,raddr=241
# 
# UVM_INFO monitor.sv(61) @ 2972: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2972,w_inc=0,r_inc=1,rdata=210,wfull=0,hfull=1,rempty=0,hempty=1,raddr=241
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2972: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 241
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2972: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=101, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2972: uvm_test_top.env.scb [While comparing read] transaction was passed actual=210, expected_data=210
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2972: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =137 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2980: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2980,w_inc=0,r_inc=1,data_out=77,full=0,empty=0,raddr=242
# 
# UVM_INFO monitor.sv(61) @ 2980: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2980,w_inc=0,r_inc=1,rdata=77,wfull=0,hfull=1,rempty=0,hempty=1,raddr=242
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2980: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 242
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2980: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=137, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2980: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 77, expected_data= 77
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2980: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =11 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2988: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2988,w_inc=0,r_inc=1,data_out=142,full=0,empty=0,raddr=243
# 
# UVM_INFO monitor.sv(61) @ 2988: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2988,w_inc=0,r_inc=1,rdata=142,wfull=0,hfull=1,rempty=0,hempty=1,raddr=243
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2988: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 243
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2988: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 11, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2988: uvm_test_top.env.scb [While comparing read] transaction was passed actual=142, expected_data=142
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2988: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =79 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 2996: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=2996,w_inc=0,r_inc=1,data_out=52,full=0,empty=0,raddr=244
# 
# UVM_INFO monitor.sv(61) @ 2996: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=2996,w_inc=0,r_inc=1,rdata=52,wfull=0,hfull=1,rempty=0,hempty=1,raddr=244
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 2996: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 244
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 2996: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 79, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 2996: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 52, expected_data= 52
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 2996: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =170 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 3004: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=3004,w_inc=0,r_inc=1,data_out=104,full=0,empty=0,raddr=245
# 
# UVM_INFO monitor.sv(61) @ 3004: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=3004,w_inc=0,r_inc=1,rdata=104,wfull=0,hfull=1,rempty=0,hempty=1,raddr=245
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 3004: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 245
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 3004: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=170, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 3004: uvm_test_top.env.scb [While comparing read] transaction was passed actual=104, expected_data=104
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 3004: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =148 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 3012: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=3012,w_inc=0,r_inc=1,data_out=85,full=0,empty=0,raddr=246
# 
# UVM_INFO monitor.sv(61) @ 3012: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=3012,w_inc=0,r_inc=1,rdata=85,wfull=0,hfull=1,rempty=0,hempty=1,raddr=246
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 3012: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 246
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 3012: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=148, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 3012: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 85, expected_data= 85
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 3012: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =104 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 3020: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=3020,w_inc=0,r_inc=1,data_out=228,full=0,empty=0,raddr=247
# 
# UVM_INFO monitor.sv(61) @ 3020: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=3020,w_inc=0,r_inc=1,rdata=228,wfull=0,hfull=1,rempty=0,hempty=1,raddr=247
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 3020: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 247
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 3020: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=104, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 3020: uvm_test_top.env.scb [While comparing read] transaction was passed actual=228, expected_data=228
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 3020: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =21 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 3028: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=3028,w_inc=0,r_inc=1,data_out=86,full=0,empty=0,raddr=248
# 
# UVM_INFO monitor.sv(61) @ 3028: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=3028,w_inc=0,r_inc=1,rdata=86,wfull=0,hfull=1,rempty=0,hempty=1,raddr=248
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 3028: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 248
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 3028: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 21, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 3028: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 86, expected_data= 86
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 3028: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =199 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 3036: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=3036,w_inc=0,r_inc=1,data_out=244,full=0,empty=0,raddr=249
# 
# UVM_INFO monitor.sv(61) @ 3036: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=3036,w_inc=0,r_inc=1,rdata=244,wfull=0,hfull=1,rempty=0,hempty=1,raddr=249
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 3036: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 249
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 3036: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=199, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 3036: uvm_test_top.env.scb [While comparing read] transaction was passed actual=244, expected_data=244
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 3036: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =163 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 3044: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=3044,w_inc=0,r_inc=1,data_out=6,full=0,empty=0,raddr=250
# 
# UVM_INFO monitor.sv(61) @ 3044: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=3044,w_inc=0,r_inc=1,rdata=6,wfull=0,hfull=1,rempty=0,hempty=1,raddr=250
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 3044: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 250
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 3044: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=163, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 3044: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  6, expected_data=  6
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 3044: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =75 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 3052: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=3052,w_inc=0,r_inc=1,data_out=57,full=0,empty=0,raddr=251
# 
# UVM_INFO monitor.sv(61) @ 3052: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=3052,w_inc=0,r_inc=1,rdata=57,wfull=0,hfull=1,rempty=0,hempty=1,raddr=251
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 3052: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 251
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 3052: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 75, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 3052: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 57, expected_data= 57
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 3052: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =178 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 3060: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=3060,w_inc=0,r_inc=1,data_out=62,full=0,empty=0,raddr=252
# 
# UVM_INFO monitor.sv(61) @ 3060: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=3060,w_inc=0,r_inc=1,rdata=62,wfull=0,hfull=1,rempty=0,hempty=1,raddr=252
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 3060: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 252
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 3060: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=178, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 3060: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 62, expected_data= 62
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 3060: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =61 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 3068: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=3068,w_inc=0,r_inc=1,data_out=14,full=0,empty=0,raddr=253
# 
# UVM_INFO monitor.sv(61) @ 3068: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=3068,w_inc=0,r_inc=1,rdata=14,wfull=0,hfull=1,rempty=0,hempty=1,raddr=253
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 3068: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 253
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 3068: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 61, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 3068: uvm_test_top.env.scb [While comparing read] transaction was passed actual= 14, expected_data= 14
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 3068: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =148 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 3076: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=3076,w_inc=0,r_inc=1,data_out=181,full=0,empty=0,raddr=254
# 
# UVM_INFO monitor.sv(61) @ 3076: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=3076,w_inc=0,r_inc=1,rdata=181,wfull=0,hfull=1,rempty=0,hempty=1,raddr=254
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 3076: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 254
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 3076: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata=148, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 3076: uvm_test_top.env.scb [While comparing read] transaction was passed actual=181, expected_data=181
# 
# UVM_INFO sequence_fifo_wr.sv(71) @ 3076: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item:w_inc =0, r_inc =1,data_in =81 
# 
#####################################################^^^^^^^^^^^^^^###################################################################
# UVM_INFO driver.sv(68) @ 3084: uvm_test_top.env.agnt.driv [Driver is doing read operation] Burst Details of FIFO:time=3084,w_inc=0,r_inc=1,data_out=5,full=0,empty=0,raddr=255
# 
# UVM_INFO monitor.sv(61) @ 3084: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=3084,w_inc=0,r_inc=1,rdata=5,wfull=0,hfull=1,rempty=0,hempty=0,raddr=255
# 
# UVM_INFO sequence_fifo_wr.sv(75) @ 3084: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generate new item: 255
# 
# UVM_INFO sequence_fifo_wr.sv(77) @ 3084: reporter@@sequence_fifo_rd [you are sequence_fifo_rd class] Generated items:         256
# 
# UVM_INFO fifo_scoreboard.sv(68) @ 3084: uvm_test_top.env.scb [Scoreboard getting read wdata] Burst Details of FIFO:r_inc=1, wdata= 81, wfull=0
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 3084: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  5, expected_data=  5
# 
# UVM_INFO monitor.sv(61) @ 3092: uvm_test_top.env.agnt.mon [Monitoring the Read operation] Burst Details of FIFO:time=3092,w_inc=0,r_inc=1,rdata=183,wfull=0,hfull=0,rempty=1,hempty=0,raddr=256
# 
# UVM_INFO fifo_scoreboard.sv(76) @ 3092: uvm_test_top.env.scb [While comparing read] transaction was passed actual=  0, expected_data=  0
# 
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 3094: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# UVM_INFO fifo_coverage.sv(145) @ 3094: uvm_test_top.env.cov [You are in Coverage class] score1_fifo=100.000000%
# 
# UVM_INFO fifo_coverage.sv(146) @ 3094: uvm_test_top.env.cov [You are in Coverage class] score2_fifo=91.666667%
# 
# UVM_INFO fifo_coverage.sv(147) @ 3094: uvm_test_top.env.cov [You are in Coverage class] score3_fifo=90.000000%
# 
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO : 3120
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [COVERAGE CLASS]     1
# [Driver is doing read operation]   256
# [Driver is doing write operation]   256
# [Monitoring the Read operation]   257
# [Monitoring the Write operation]   258
# [Questa UVM]     2
# [RNTST]     1
# [Scoreboard getting read wdata]   256
# [Scoreboard write wdata]   256
# [TEST_DONE]     1
# [UVMTOP]     1
# [While comparing read]   514
# [You are in Coverage class]     3
# [You are in Driver class]     4
# [You are in Monitor class]     4
# [You are in Sequencer Class]     3
# [You are in scoreboard class]     4
# [you are in agent class]     4
# [you are in fifo_env class]     4
# [you are in fifo_sequence class]     2
# [you are in fifo_sequence_wr class]   514
# [you are in uvm test class]     5
# [you are sequence_fifo_rd class]   514
# ** Note: $finish    : /pkgs/mentor/questa/2024.2/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 3094 ns  Iteration: 54  Instance: /fifo_uvm_tb_top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /pkgs/mentor/questa/2024.2/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# QuestaSim-64 vcover 2024.2 Coverage Utility 2024.05 May 20 2024
# Start time: 21:00:42 on Mar 04,2025
# vcover report -html uvm_fifo_coverage 
# ** Error: (vcover-7) Failed to open UCDB file "uvm_fifo_coverage" in read mode.
# End time: 21:00:42 on Mar 04,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# Coverage Report by instance with details
# 
# =================================================================================
# === Instance: /fifo_uvm_tb_top/t1/write_ptr_inst
# === Design Unit: work.writeptr_full
# =================================================================================
# 
# Assertion Coverage:
#     Assertions                       3         3         0   100.00%
# --------------------------------------------------------------------
# Name                 File(Line)                   Failure      Pass 
#                                                   Count        Count
# --------------------------------------------------------------------
# /fifo_uvm_tb_top/t1/write_ptr_inst/a_reset
#                      writeptr_full.sv(65)               0          1
# /fifo_uvm_tb_top/t1/write_ptr_inst/a_wfull
#                      writeptr_full.sv(74)               0          1
# /fifo_uvm_tb_top/t1/write_ptr_inst/a_full
#                      writeptr_full.sv(83)               0          1
# 
# =================================================================================
# === Instance: /fifo_uvm_tb_top/t1/read_ptr_inst
# === Design Unit: work.readptr_empty
# =================================================================================
# 
# Assertion Coverage:
#     Assertions                       3         1         2    33.33%
# --------------------------------------------------------------------
# Name                 File(Line)                   Failure      Pass 
#                                                   Count        Count
# --------------------------------------------------------------------
# /fifo_uvm_tb_top/t1/read_ptr_inst/a_rreset
#                      readptr_empty.sv(70)               0          0
# /fifo_uvm_tb_top/t1/read_ptr_inst/a_rempty
#                      readptr_empty.sv(79)               0          0
# /fifo_uvm_tb_top/t1/read_ptr_inst/a_empty
#                      readptr_empty.sv(88)               0          1
# 
# =================================================================================
# === Instance: /fifo_uvm_tb_top_sv_unit
# === Design Unit: work.fifo_uvm_tb_top_sv_unit
# =================================================================================
# 
# Assertion Coverage:
#     Assertions                       3         3         0   100.00%
# --------------------------------------------------------------------
# Name                 File(Line)                   Failure      Pass 
#                                                   Count        Count
# --------------------------------------------------------------------
# /fifo_uvm_tb_top_sv_unit/fifo_sequence/body/#ublk#143281300#12/immed__16
#                      sequence_fifo_wr.sv(16)            0          1
# /fifo_uvm_tb_top_sv_unit/fifo_sequence_wr/body/#anonblk#143281300#39#4#/#ublk#143281300#39/immed__42
#                      sequence_fifo_wr.sv(42)            0          1
# /fifo_uvm_tb_top_sv_unit/sequence_fifo_rd/body/#anonblk#143281300#67#4#/#ublk#143281300#67/immed__70
#                      sequence_fifo_wr.sv(70)            0          1
# 
# Covergroup Coverage:
#     Covergroups                      3        na        na    93.88%
#         Coverpoints/Crosses         13        na        na        na
#             Covergroup Bins        534       532         2    99.62%
# ----------------------------------------------------------------------------------------------------------
# Covergroup                                             Metric       Goal       Bins    Status               
#                                                                                                          
# ----------------------------------------------------------------------------------------------------------
#  TYPE /fifo_uvm_tb_top_sv_unit/fifo_coverage/grp_memory 
#                                                       100.00%        100          -    Covered              
#     covered/total bins:                                   514        514          -                      
#     missing/total bins:                                     0        514          -                      
#     % Hit:                                            100.00%        100          -                      
#     Coverpoint cvp_waddr                              100.00%        100          -    Covered              
#         covered/total bins:                               257        257          -                      
#         missing/total bins:                                 0        257          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin waddr[0]                                        1          1          -    Covered              
#         bin waddr[1]                                        1          1          -    Covered              
#         bin waddr[2]                                        1          1          -    Covered              
#         bin waddr[3]                                        1          1          -    Covered              
#         bin waddr[4]                                        1          1          -    Covered              
#         bin waddr[5]                                        1          1          -    Covered              
#         bin waddr[6]                                        1          1          -    Covered              
#         bin waddr[7]                                        1          1          -    Covered              
#         bin waddr[8]                                        1          1          -    Covered              
#         bin waddr[9]                                        1          1          -    Covered              
#         bin waddr[10]                                       1          1          -    Covered              
#         bin waddr[11]                                       1          1          -    Covered              
#         bin waddr[12]                                       1          1          -    Covered              
#         bin waddr[13]                                       1          1          -    Covered              
#         bin waddr[14]                                       1          1          -    Covered              
#         bin waddr[15]                                       1          1          -    Covered              
#         bin waddr[16]                                       1          1          -    Covered              
#         bin waddr[17]                                       1          1          -    Covered              
#         bin waddr[18]                                       1          1          -    Covered              
#         bin waddr[19]                                       1          1          -    Covered              
#         bin waddr[20]                                       1          1          -    Covered              
#         bin waddr[21]                                       1          1          -    Covered              
#         bin waddr[22]                                       1          1          -    Covered              
#         bin waddr[23]                                       1          1          -    Covered              
#         bin waddr[24]                                       1          1          -    Covered              
#         bin waddr[25]                                       1          1          -    Covered              
#         bin waddr[26]                                       1          1          -    Covered              
#         bin waddr[27]                                       1          1          -    Covered              
#         bin waddr[28]                                       1          1          -    Covered              
#         bin waddr[29]                                       1          1          -    Covered              
#         bin waddr[30]                                       1          1          -    Covered              
#         bin waddr[31]                                       1          1          -    Covered              
#         bin waddr[32]                                       1          1          -    Covered              
#         bin waddr[33]                                       1          1          -    Covered              
#         bin waddr[34]                                       1          1          -    Covered              
#         bin waddr[35]                                       1          1          -    Covered              
#         bin waddr[36]                                       1          1          -    Covered              
#         bin waddr[37]                                       1          1          -    Covered              
#         bin waddr[38]                                       1          1          -    Covered              
#         bin waddr[39]                                       1          1          -    Covered              
#         bin waddr[40]                                       1          1          -    Covered              
#         bin waddr[41]                                       1          1          -    Covered              
#         bin waddr[42]                                       1          1          -    Covered              
#         bin waddr[43]                                       1          1          -    Covered              
#         bin waddr[44]                                       1          1          -    Covered              
#         bin waddr[45]                                       1          1          -    Covered              
#         bin waddr[46]                                       1          1          -    Covered              
#         bin waddr[47]                                       1          1          -    Covered              
#         bin waddr[48]                                       1          1          -    Covered              
#         bin waddr[49]                                       1          1          -    Covered              
#         bin waddr[50]                                       1          1          -    Covered              
#         bin waddr[51]                                       1          1          -    Covered              
#         bin waddr[52]                                       1          1          -    Covered              
#         bin waddr[53]                                       1          1          -    Covered              
#         bin waddr[54]                                       1          1          -    Covered              
#         bin waddr[55]                                       1          1          -    Covered              
#         bin waddr[56]                                       1          1          -    Covered              
#         bin waddr[57]                                       1          1          -    Covered              
#         bin waddr[58]                                       1          1          -    Covered              
#         bin waddr[59]                                       1          1          -    Covered              
#         bin waddr[60]                                       1          1          -    Covered              
#         bin waddr[61]                                       1          1          -    Covered              
#         bin waddr[62]                                       1          1          -    Covered              
#         bin waddr[63]                                       1          1          -    Covered              
#         bin waddr[64]                                       1          1          -    Covered              
#         bin waddr[65]                                       1          1          -    Covered              
#         bin waddr[66]                                       1          1          -    Covered              
#         bin waddr[67]                                       1          1          -    Covered              
#         bin waddr[68]                                       1          1          -    Covered              
#         bin waddr[69]                                       1          1          -    Covered              
#         bin waddr[70]                                       1          1          -    Covered              
#         bin waddr[71]                                       1          1          -    Covered              
#         bin waddr[72]                                       1          1          -    Covered              
#         bin waddr[73]                                       1          1          -    Covered              
#         bin waddr[74]                                       1          1          -    Covered              
#         bin waddr[75]                                       1          1          -    Covered              
#         bin waddr[76]                                       1          1          -    Covered              
#         bin waddr[77]                                       1          1          -    Covered              
#         bin waddr[78]                                       1          1          -    Covered              
#         bin waddr[79]                                       1          1          -    Covered              
#         bin waddr[80]                                       1          1          -    Covered              
#         bin waddr[81]                                       1          1          -    Covered              
#         bin waddr[82]                                       1          1          -    Covered              
#         bin waddr[83]                                       1          1          -    Covered              
#         bin waddr[84]                                       1          1          -    Covered              
#         bin waddr[85]                                       1          1          -    Covered              
#         bin waddr[86]                                       1          1          -    Covered              
#         bin waddr[87]                                       1          1          -    Covered              
#         bin waddr[88]                                       1          1          -    Covered              
#         bin waddr[89]                                       1          1          -    Covered              
#         bin waddr[90]                                       1          1          -    Covered              
#         bin waddr[91]                                       1          1          -    Covered              
#         bin waddr[92]                                       1          1          -    Covered              
#         bin waddr[93]                                       1          1          -    Covered              
#         bin waddr[94]                                       1          1          -    Covered              
#         bin waddr[95]                                       1          1          -    Covered              
#         bin waddr[96]                                       1          1          -    Covered              
#         bin waddr[97]                                       1          1          -    Covered              
#         bin waddr[98]                                       1          1          -    Covered              
#         bin waddr[99]                                       1          1          -    Covered              
#         bin waddr[100]                                      1          1          -    Covered              
#         bin waddr[101]                                      1          1          -    Covered              
#         bin waddr[102]                                      1          1          -    Covered              
#         bin waddr[103]                                      1          1          -    Covered              
#         bin waddr[104]                                      1          1          -    Covered              
#         bin waddr[105]                                      1          1          -    Covered              
#         bin waddr[106]                                      1          1          -    Covered              
#         bin waddr[107]                                      1          1          -    Covered              
#         bin waddr[108]                                      1          1          -    Covered              
#         bin waddr[109]                                      1          1          -    Covered              
#         bin waddr[110]                                      1          1          -    Covered              
#         bin waddr[111]                                      1          1          -    Covered              
#         bin waddr[112]                                      1          1          -    Covered              
#         bin waddr[113]                                      1          1          -    Covered              
#         bin waddr[114]                                      1          1          -    Covered              
#         bin waddr[115]                                      1          1          -    Covered              
#         bin waddr[116]                                      1          1          -    Covered              
#         bin waddr[117]                                      1          1          -    Covered              
#         bin waddr[118]                                      1          1          -    Covered              
#         bin waddr[119]                                      1          1          -    Covered              
#         bin waddr[120]                                      1          1          -    Covered              
#         bin waddr[121]                                      1          1          -    Covered              
#         bin waddr[122]                                      1          1          -    Covered              
#         bin waddr[123]                                      1          1          -    Covered              
#         bin waddr[124]                                      1          1          -    Covered              
#         bin waddr[125]                                      1          1          -    Covered              
#         bin waddr[126]                                      1          1          -    Covered              
#         bin waddr[127]                                      1          1          -    Covered              
#         bin waddr[128]                                      1          1          -    Covered              
#         bin waddr[129]                                      1          1          -    Covered              
#         bin waddr[130]                                      1          1          -    Covered              
#         bin waddr[131]                                      1          1          -    Covered              
#         bin waddr[132]                                      1          1          -    Covered              
#         bin waddr[133]                                      1          1          -    Covered              
#         bin waddr[134]                                      1          1          -    Covered              
#         bin waddr[135]                                      1          1          -    Covered              
#         bin waddr[136]                                      1          1          -    Covered              
#         bin waddr[137]                                      1          1          -    Covered              
#         bin waddr[138]                                      1          1          -    Covered              
#         bin waddr[139]                                      1          1          -    Covered              
#         bin waddr[140]                                      1          1          -    Covered              
#         bin waddr[141]                                      1          1          -    Covered              
#         bin waddr[142]                                      1          1          -    Covered              
#         bin waddr[143]                                      1          1          -    Covered              
#         bin waddr[144]                                      1          1          -    Covered              
#         bin waddr[145]                                      1          1          -    Covered              
#         bin waddr[146]                                      1          1          -    Covered              
#         bin waddr[147]                                      1          1          -    Covered              
#         bin waddr[148]                                      1          1          -    Covered              
#         bin waddr[149]                                      1          1          -    Covered              
#         bin waddr[150]                                      1          1          -    Covered              
#         bin waddr[151]                                      1          1          -    Covered              
#         bin waddr[152]                                      1          1          -    Covered              
#         bin waddr[153]                                      1          1          -    Covered              
#         bin waddr[154]                                      1          1          -    Covered              
#         bin waddr[155]                                      1          1          -    Covered              
#         bin waddr[156]                                      1          1          -    Covered              
#         bin waddr[157]                                      1          1          -    Covered              
#         bin waddr[158]                                      1          1          -    Covered              
#         bin waddr[159]                                      1          1          -    Covered              
#         bin waddr[160]                                      1          1          -    Covered              
#         bin waddr[161]                                      1          1          -    Covered              
#         bin waddr[162]                                      1          1          -    Covered              
#         bin waddr[163]                                      1          1          -    Covered              
#         bin waddr[164]                                      1          1          -    Covered              
#         bin waddr[165]                                      1          1          -    Covered              
#         bin waddr[166]                                      1          1          -    Covered              
#         bin waddr[167]                                      1          1          -    Covered              
#         bin waddr[168]                                      1          1          -    Covered              
#         bin waddr[169]                                      1          1          -    Covered              
#         bin waddr[170]                                      1          1          -    Covered              
#         bin waddr[171]                                      1          1          -    Covered              
#         bin waddr[172]                                      1          1          -    Covered              
#         bin waddr[173]                                      1          1          -    Covered              
#         bin waddr[174]                                      1          1          -    Covered              
#         bin waddr[175]                                      1          1          -    Covered              
#         bin waddr[176]                                      1          1          -    Covered              
#         bin waddr[177]                                      1          1          -    Covered              
#         bin waddr[178]                                      1          1          -    Covered              
#         bin waddr[179]                                      1          1          -    Covered              
#         bin waddr[180]                                      1          1          -    Covered              
#         bin waddr[181]                                      1          1          -    Covered              
#         bin waddr[182]                                      1          1          -    Covered              
#         bin waddr[183]                                      1          1          -    Covered              
#         bin waddr[184]                                      1          1          -    Covered              
#         bin waddr[185]                                      1          1          -    Covered              
#         bin waddr[186]                                      1          1          -    Covered              
#         bin waddr[187]                                      1          1          -    Covered              
#         bin waddr[188]                                      1          1          -    Covered              
#         bin waddr[189]                                      1          1          -    Covered              
#         bin waddr[190]                                      1          1          -    Covered              
#         bin waddr[191]                                      1          1          -    Covered              
#         bin waddr[192]                                      1          1          -    Covered              
#         bin waddr[193]                                      1          1          -    Covered              
#         bin waddr[194]                                      1          1          -    Covered              
#         bin waddr[195]                                      1          1          -    Covered              
#         bin waddr[196]                                      1          1          -    Covered              
#         bin waddr[197]                                      1          1          -    Covered              
#         bin waddr[198]                                      1          1          -    Covered              
#         bin waddr[199]                                      1          1          -    Covered              
#         bin waddr[200]                                      1          1          -    Covered              
#         bin waddr[201]                                      1          1          -    Covered              
#         bin waddr[202]                                      1          1          -    Covered              
#         bin waddr[203]                                      1          1          -    Covered              
#         bin waddr[204]                                      1          1          -    Covered              
#         bin waddr[205]                                      1          1          -    Covered              
#         bin waddr[206]                                      1          1          -    Covered              
#         bin waddr[207]                                      1          1          -    Covered              
#         bin waddr[208]                                      1          1          -    Covered              
#         bin waddr[209]                                      1          1          -    Covered              
#         bin waddr[210]                                      1          1          -    Covered              
#         bin waddr[211]                                      1          1          -    Covered              
#         bin waddr[212]                                      1          1          -    Covered              
#         bin waddr[213]                                      1          1          -    Covered              
#         bin waddr[214]                                      1          1          -    Covered              
#         bin waddr[215]                                      1          1          -    Covered              
#         bin waddr[216]                                      1          1          -    Covered              
#         bin waddr[217]                                      1          1          -    Covered              
#         bin waddr[218]                                      1          1          -    Covered              
#         bin waddr[219]                                      1          1          -    Covered              
#         bin waddr[220]                                      1          1          -    Covered              
#         bin waddr[221]                                      1          1          -    Covered              
#         bin waddr[222]                                      1          1          -    Covered              
#         bin waddr[223]                                      1          1          -    Covered              
#         bin waddr[224]                                      1          1          -    Covered              
#         bin waddr[225]                                      1          1          -    Covered              
#         bin waddr[226]                                      1          1          -    Covered              
#         bin waddr[227]                                      1          1          -    Covered              
#         bin waddr[228]                                      1          1          -    Covered              
#         bin waddr[229]                                      1          1          -    Covered              
#         bin waddr[230]                                      1          1          -    Covered              
#         bin waddr[231]                                      1          1          -    Covered              
#         bin waddr[232]                                      1          1          -    Covered              
#         bin waddr[233]                                      1          1          -    Covered              
#         bin waddr[234]                                      1          1          -    Covered              
#         bin waddr[235]                                      1          1          -    Covered              
#         bin waddr[236]                                      1          1          -    Covered              
#         bin waddr[237]                                      1          1          -    Covered              
#         bin waddr[238]                                      1          1          -    Covered              
#         bin waddr[239]                                      1          1          -    Covered              
#         bin waddr[240]                                      1          1          -    Covered              
#         bin waddr[241]                                      1          1          -    Covered              
#         bin waddr[242]                                      1          1          -    Covered              
#         bin waddr[243]                                      1          1          -    Covered              
#         bin waddr[244]                                      1          1          -    Covered              
#         bin waddr[245]                                      1          1          -    Covered              
#         bin waddr[246]                                      1          1          -    Covered              
#         bin waddr[247]                                      1          1          -    Covered              
#         bin waddr[248]                                      1          1          -    Covered              
#         bin waddr[249]                                      1          1          -    Covered              
#         bin waddr[250]                                      1          1          -    Covered              
#         bin waddr[251]                                      1          1          -    Covered              
#         bin waddr[252]                                      1          1          -    Covered              
#         bin waddr[253]                                      1          1          -    Covered              
#         bin waddr[254]                                      1          1          -    Covered              
#         bin waddr[255]                                      1          1          -    Covered              
#         bin waddr[256]                                    258          1          -    Covered              
#     Coverpoint cvp_raddr                              100.00%        100          -    Covered              
#         covered/total bins:                               257        257          -                      
#         missing/total bins:                                 0        257          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin raddr[0]                                      258          1          -    Covered              
#         bin raddr[1]                                        1          1          -    Covered              
#         bin raddr[2]                                        1          1          -    Covered              
#         bin raddr[3]                                        1          1          -    Covered              
#         bin raddr[4]                                        1          1          -    Covered              
#         bin raddr[5]                                        1          1          -    Covered              
#         bin raddr[6]                                        1          1          -    Covered              
#         bin raddr[7]                                        1          1          -    Covered              
#         bin raddr[8]                                        1          1          -    Covered              
#         bin raddr[9]                                        1          1          -    Covered              
#         bin raddr[10]                                       1          1          -    Covered              
#         bin raddr[11]                                       1          1          -    Covered              
#         bin raddr[12]                                       1          1          -    Covered              
#         bin raddr[13]                                       1          1          -    Covered              
#         bin raddr[14]                                       1          1          -    Covered              
#         bin raddr[15]                                       1          1          -    Covered              
#         bin raddr[16]                                       1          1          -    Covered              
#         bin raddr[17]                                       1          1          -    Covered              
#         bin raddr[18]                                       1          1          -    Covered              
#         bin raddr[19]                                       1          1          -    Covered              
#         bin raddr[20]                                       1          1          -    Covered              
#         bin raddr[21]                                       1          1          -    Covered              
#         bin raddr[22]                                       1          1          -    Covered              
#         bin raddr[23]                                       1          1          -    Covered              
#         bin raddr[24]                                       1          1          -    Covered              
#         bin raddr[25]                                       1          1          -    Covered              
#         bin raddr[26]                                       1          1          -    Covered              
#         bin raddr[27]                                       1          1          -    Covered              
#         bin raddr[28]                                       1          1          -    Covered              
#         bin raddr[29]                                       1          1          -    Covered              
#         bin raddr[30]                                       1          1          -    Covered              
#         bin raddr[31]                                       1          1          -    Covered              
#         bin raddr[32]                                       1          1          -    Covered              
#         bin raddr[33]                                       1          1          -    Covered              
#         bin raddr[34]                                       1          1          -    Covered              
#         bin raddr[35]                                       1          1          -    Covered              
#         bin raddr[36]                                       1          1          -    Covered              
#         bin raddr[37]                                       1          1          -    Covered              
#         bin raddr[38]                                       1          1          -    Covered              
#         bin raddr[39]                                       1          1          -    Covered              
#         bin raddr[40]                                       1          1          -    Covered              
#         bin raddr[41]                                       1          1          -    Covered              
#         bin raddr[42]                                       1          1          -    Covered              
#         bin raddr[43]                                       1          1          -    Covered              
#         bin raddr[44]                                       1          1          -    Covered              
#         bin raddr[45]                                       1          1          -    Covered              
#         bin raddr[46]                                       1          1          -    Covered              
#         bin raddr[47]                                       1          1          -    Covered              
#         bin raddr[48]                                       1          1          -    Covered              
#         bin raddr[49]                                       1          1          -    Covered              
#         bin raddr[50]                                       1          1          -    Covered              
#         bin raddr[51]                                       1          1          -    Covered              
#         bin raddr[52]                                       1          1          -    Covered              
#         bin raddr[53]                                       1          1          -    Covered              
#         bin raddr[54]                                       1          1          -    Covered              
#         bin raddr[55]                                       1          1          -    Covered              
#         bin raddr[56]                                       1          1          -    Covered              
#         bin raddr[57]                                       1          1          -    Covered              
#         bin raddr[58]                                       1          1          -    Covered              
#         bin raddr[59]                                       1          1          -    Covered              
#         bin raddr[60]                                       1          1          -    Covered              
#         bin raddr[61]                                       1          1          -    Covered              
#         bin raddr[62]                                       1          1          -    Covered              
#         bin raddr[63]                                       1          1          -    Covered              
#         bin raddr[64]                                       1          1          -    Covered              
#         bin raddr[65]                                       1          1          -    Covered              
#         bin raddr[66]                                       1          1          -    Covered              
#         bin raddr[67]                                       1          1          -    Covered              
#         bin raddr[68]                                       1          1          -    Covered              
#         bin raddr[69]                                       1          1          -    Covered              
#         bin raddr[70]                                       1          1          -    Covered              
#         bin raddr[71]                                       1          1          -    Covered              
#         bin raddr[72]                                       1          1          -    Covered              
#         bin raddr[73]                                       1          1          -    Covered              
#         bin raddr[74]                                       1          1          -    Covered              
#         bin raddr[75]                                       1          1          -    Covered              
#         bin raddr[76]                                       1          1          -    Covered              
#         bin raddr[77]                                       1          1          -    Covered              
#         bin raddr[78]                                       1          1          -    Covered              
#         bin raddr[79]                                       1          1          -    Covered              
#         bin raddr[80]                                       1          1          -    Covered              
#         bin raddr[81]                                       1          1          -    Covered              
#         bin raddr[82]                                       1          1          -    Covered              
#         bin raddr[83]                                       1          1          -    Covered              
#         bin raddr[84]                                       1          1          -    Covered              
#         bin raddr[85]                                       1          1          -    Covered              
#         bin raddr[86]                                       1          1          -    Covered              
#         bin raddr[87]                                       1          1          -    Covered              
#         bin raddr[88]                                       1          1          -    Covered              
#         bin raddr[89]                                       1          1          -    Covered              
#         bin raddr[90]                                       1          1          -    Covered              
#         bin raddr[91]                                       1          1          -    Covered              
#         bin raddr[92]                                       1          1          -    Covered              
#         bin raddr[93]                                       1          1          -    Covered              
#         bin raddr[94]                                       1          1          -    Covered              
#         bin raddr[95]                                       1          1          -    Covered              
#         bin raddr[96]                                       1          1          -    Covered              
#         bin raddr[97]                                       1          1          -    Covered              
#         bin raddr[98]                                       1          1          -    Covered              
#         bin raddr[99]                                       1          1          -    Covered              
#         bin raddr[100]                                      1          1          -    Covered              
#         bin raddr[101]                                      1          1          -    Covered              
#         bin raddr[102]                                      1          1          -    Covered              
#         bin raddr[103]                                      1          1          -    Covered              
#         bin raddr[104]                                      1          1          -    Covered              
#         bin raddr[105]                                      1          1          -    Covered              
#         bin raddr[106]                                      1          1          -    Covered              
#         bin raddr[107]                                      1          1          -    Covered              
#         bin raddr[108]                                      1          1          -    Covered              
#         bin raddr[109]                                      1          1          -    Covered              
#         bin raddr[110]                                      1          1          -    Covered              
#         bin raddr[111]                                      1          1          -    Covered              
#         bin raddr[112]                                      1          1          -    Covered              
#         bin raddr[113]                                      1          1          -    Covered              
#         bin raddr[114]                                      1          1          -    Covered              
#         bin raddr[115]                                      1          1          -    Covered              
#         bin raddr[116]                                      1          1          -    Covered              
#         bin raddr[117]                                      1          1          -    Covered              
#         bin raddr[118]                                      1          1          -    Covered              
#         bin raddr[119]                                      1          1          -    Covered              
#         bin raddr[120]                                      1          1          -    Covered              
#         bin raddr[121]                                      1          1          -    Covered              
#         bin raddr[122]                                      1          1          -    Covered              
#         bin raddr[123]                                      1          1          -    Covered              
#         bin raddr[124]                                      1          1          -    Covered              
#         bin raddr[125]                                      1          1          -    Covered              
#         bin raddr[126]                                      1          1          -    Covered              
#         bin raddr[127]                                      1          1          -    Covered              
#         bin raddr[128]                                      1          1          -    Covered              
#         bin raddr[129]                                      1          1          -    Covered              
#         bin raddr[130]                                      1          1          -    Covered              
#         bin raddr[131]                                      1          1          -    Covered              
#         bin raddr[132]                                      1          1          -    Covered              
#         bin raddr[133]                                      1          1          -    Covered              
#         bin raddr[134]                                      1          1          -    Covered              
#         bin raddr[135]                                      1          1          -    Covered              
#         bin raddr[136]                                      1          1          -    Covered              
#         bin raddr[137]                                      1          1          -    Covered              
#         bin raddr[138]                                      1          1          -    Covered              
#         bin raddr[139]                                      1          1          -    Covered              
#         bin raddr[140]                                      1          1          -    Covered              
#         bin raddr[141]                                      1          1          -    Covered              
#         bin raddr[142]                                      1          1          -    Covered              
#         bin raddr[143]                                      1          1          -    Covered              
#         bin raddr[144]                                      1          1          -    Covered              
#         bin raddr[145]                                      1          1          -    Covered              
#         bin raddr[146]                                      1          1          -    Covered              
#         bin raddr[147]                                      1          1          -    Covered              
#         bin raddr[148]                                      1          1          -    Covered              
#         bin raddr[149]                                      1          1          -    Covered              
#         bin raddr[150]                                      1          1          -    Covered              
#         bin raddr[151]                                      1          1          -    Covered              
#         bin raddr[152]                                      1          1          -    Covered              
#         bin raddr[153]                                      1          1          -    Covered              
#         bin raddr[154]                                      1          1          -    Covered              
#         bin raddr[155]                                      1          1          -    Covered              
#         bin raddr[156]                                      1          1          -    Covered              
#         bin raddr[157]                                      1          1          -    Covered              
#         bin raddr[158]                                      1          1          -    Covered              
#         bin raddr[159]                                      1          1          -    Covered              
#         bin raddr[160]                                      1          1          -    Covered              
#         bin raddr[161]                                      1          1          -    Covered              
#         bin raddr[162]                                      1          1          -    Covered              
#         bin raddr[163]                                      1          1          -    Covered              
#         bin raddr[164]                                      1          1          -    Covered              
#         bin raddr[165]                                      1          1          -    Covered              
#         bin raddr[166]                                      1          1          -    Covered              
#         bin raddr[167]                                      1          1          -    Covered              
#         bin raddr[168]                                      1          1          -    Covered              
#         bin raddr[169]                                      1          1          -    Covered              
#         bin raddr[170]                                      1          1          -    Covered              
#         bin raddr[171]                                      1          1          -    Covered              
#         bin raddr[172]                                      1          1          -    Covered              
#         bin raddr[173]                                      1          1          -    Covered              
#         bin raddr[174]                                      1          1          -    Covered              
#         bin raddr[175]                                      1          1          -    Covered              
#         bin raddr[176]                                      1          1          -    Covered              
#         bin raddr[177]                                      1          1          -    Covered              
#         bin raddr[178]                                      1          1          -    Covered              
#         bin raddr[179]                                      1          1          -    Covered              
#         bin raddr[180]                                      1          1          -    Covered              
#         bin raddr[181]                                      1          1          -    Covered              
#         bin raddr[182]                                      1          1          -    Covered              
#         bin raddr[183]                                      1          1          -    Covered              
#         bin raddr[184]                                      1          1          -    Covered              
#         bin raddr[185]                                      1          1          -    Covered              
#         bin raddr[186]                                      1          1          -    Covered              
#         bin raddr[187]                                      1          1          -    Covered              
#         bin raddr[188]                                      1          1          -    Covered              
#         bin raddr[189]                                      1          1          -    Covered              
#         bin raddr[190]                                      1          1          -    Covered              
#         bin raddr[191]                                      1          1          -    Covered              
#         bin raddr[192]                                      1          1          -    Covered              
#         bin raddr[193]                                      1          1          -    Covered              
#         bin raddr[194]                                      1          1          -    Covered              
#         bin raddr[195]                                      1          1          -    Covered              
#         bin raddr[196]                                      1          1          -    Covered              
#         bin raddr[197]                                      1          1          -    Covered              
#         bin raddr[198]                                      1          1          -    Covered              
#         bin raddr[199]                                      1          1          -    Covered              
#         bin raddr[200]                                      1          1          -    Covered              
#         bin raddr[201]                                      1          1          -    Covered              
#         bin raddr[202]                                      1          1          -    Covered              
#         bin raddr[203]                                      1          1          -    Covered              
#         bin raddr[204]                                      1          1          -    Covered              
#         bin raddr[205]                                      1          1          -    Covered              
#         bin raddr[206]                                      1          1          -    Covered              
#         bin raddr[207]                                      1          1          -    Covered              
#         bin raddr[208]                                      1          1          -    Covered              
#         bin raddr[209]                                      1          1          -    Covered              
#         bin raddr[210]                                      1          1          -    Covered              
#         bin raddr[211]                                      1          1          -    Covered              
#         bin raddr[212]                                      1          1          -    Covered              
#         bin raddr[213]                                      1          1          -    Covered              
#         bin raddr[214]                                      1          1          -    Covered              
#         bin raddr[215]                                      1          1          -    Covered              
#         bin raddr[216]                                      1          1          -    Covered              
#         bin raddr[217]                                      1          1          -    Covered              
#         bin raddr[218]                                      1          1          -    Covered              
#         bin raddr[219]                                      1          1          -    Covered              
#         bin raddr[220]                                      1          1          -    Covered              
#         bin raddr[221]                                      1          1          -    Covered              
#         bin raddr[222]                                      1          1          -    Covered              
#         bin raddr[223]                                      1          1          -    Covered              
#         bin raddr[224]                                      1          1          -    Covered              
#         bin raddr[225]                                      1          1          -    Covered              
#         bin raddr[226]                                      1          1          -    Covered              
#         bin raddr[227]                                      1          1          -    Covered              
#         bin raddr[228]                                      1          1          -    Covered              
#         bin raddr[229]                                      1          1          -    Covered              
#         bin raddr[230]                                      1          1          -    Covered              
#         bin raddr[231]                                      1          1          -    Covered              
#         bin raddr[232]                                      1          1          -    Covered              
#         bin raddr[233]                                      1          1          -    Covered              
#         bin raddr[234]                                      1          1          -    Covered              
#         bin raddr[235]                                      1          1          -    Covered              
#         bin raddr[236]                                      1          1          -    Covered              
#         bin raddr[237]                                      1          1          -    Covered              
#         bin raddr[238]                                      1          1          -    Covered              
#         bin raddr[239]                                      1          1          -    Covered              
#         bin raddr[240]                                      1          1          -    Covered              
#         bin raddr[241]                                      1          1          -    Covered              
#         bin raddr[242]                                      1          1          -    Covered              
#         bin raddr[243]                                      1          1          -    Covered              
#         bin raddr[244]                                      1          1          -    Covered              
#         bin raddr[245]                                      1          1          -    Covered              
#         bin raddr[246]                                      1          1          -    Covered              
#         bin raddr[247]                                      1          1          -    Covered              
#         bin raddr[248]                                      1          1          -    Covered              
#         bin raddr[249]                                      1          1          -    Covered              
#         bin raddr[250]                                      1          1          -    Covered              
#         bin raddr[251]                                      1          1          -    Covered              
#         bin raddr[252]                                      1          1          -    Covered              
#         bin raddr[253]                                      1          1          -    Covered              
#         bin raddr[254]                                      1          1          -    Covered              
#         bin raddr[255]                                      1          1          -    Covered              
#         bin raddr[256]                                      1          1          -    Covered              
#  TYPE /fifo_uvm_tb_top_sv_unit/fifo_coverage/t_wr      91.66%        100          -    Uncovered            
#     covered/total bins:                                    10         11          -                      
#     missing/total bins:                                     1         11          -                      
#     % Hit:                                             90.90%        100          -                      
#     Coverpoint cvp_w_rst                               50.00%        100          -    Uncovered            
#         covered/total bins:                                 1          2          -                      
#         missing/total bins:                                 1          2          -                      
#         % Hit:                                         50.00%        100          -                      
#         bin RESET_1                                         0          1          -    ZERO                 
#         bin RESET_0                                       514          1          -    Covered              
#     Coverpoint cvp_rempty                             100.00%        100          -    Covered              
#         covered/total bins:                                 2          2          -                      
#         missing/total bins:                                 0          2          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin fifo_rempty_1                                   7          1          -    Covered              
#         bin fifo_rempty_0                                 507          1          -    Covered              
#     Coverpoint cvp_wfull                              100.00%        100          -    Covered              
#         covered/total bins:                                 2          2          -                      
#         missing/total bins:                                 0          2          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin fifo_wfull_1                                    3          1          -    Covered              
#         bin fifo_wfull_0                                  511          1          -    Covered              
#     Coverpoint cvp_w_inc                              100.00%        100          -    Covered              
#         covered/total bins:                                 2          2          -                      
#         missing/total bins:                                 0          2          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin write_1                                       257          1          -    Covered              
#         bin write_0                                       257          1          -    Covered              
#     Coverpoint cvp_wdata                              100.00%        100          -    Covered              
#         covered/total bins:                                 1          1          -                      
#         missing/total bins:                                 0          1          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin wr_data                                       514          1          -    Covered              
#     Coverpoint cvp_r_inc                              100.00%        100          -    Covered              
#         covered/total bins:                                 2          2          -                      
#         missing/total bins:                                 0          2          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin read_1                                        257          1          -    Covered              
#         bin read_0                                        257          1          -    Covered              
#  TYPE /fifo_uvm_tb_top_sv_unit/fifo_coverage/t_rd      90.00%        100          -    Uncovered            
#     covered/total bins:                                     8          9          -                      
#     missing/total bins:                                     1          9          -                      
#     % Hit:                                             88.88%        100          -                      
#     Coverpoint cvp_r_inc                              100.00%        100          -    Covered              
#         covered/total bins:                                 2          2          -                      
#         missing/total bins:                                 0          2          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin read_1                                        257          1          -    Covered              
#         bin read_0                                        257          1          -    Covered              
#     Coverpoint cvp_r_rst                               50.00%        100          -    Uncovered            
#         covered/total bins:                                 1          2          -                      
#         missing/total bins:                                 1          2          -                      
#         % Hit:                                         50.00%        100          -                      
#         bin r_rst_high                                      0          1          -    ZERO                 
#         bin r_rst_low                                     514          1          -    Covered              
#     Coverpoint cvp_rdata                              100.00%        100          -    Covered              
#         covered/total bins:                                 1          1          -                      
#         missing/total bins:                                 0          1          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin rd_data                                       514          1          -    Covered              
#     Coverpoint cvp_rempty                             100.00%        100          -    Covered              
#         covered/total bins:                                 2          2          -                      
#         missing/total bins:                                 0          2          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin fifo_rempty_1                                   7          1          -    Covered              
#         bin fifo_rempty_0                                 507          1          -    Covered              
#     Coverpoint cvp_wfull                              100.00%        100          -    Covered              
#         covered/total bins:                                 2          2          -                      
#         missing/total bins:                                 0          2          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin fifo_wfull_1                                    3          1          -    Covered              
#         bin fifo_wfull_0                                  511          1          -    Covered              
# 
# COVERGROUP COVERAGE:
# ----------------------------------------------------------------------------------------------------------
# Covergroup                                             Metric       Goal       Bins    Status               
#                                                                                                          
# ----------------------------------------------------------------------------------------------------------
#  TYPE /fifo_uvm_tb_top_sv_unit/fifo_coverage/grp_memory 
#                                                       100.00%        100          -    Covered              
#     covered/total bins:                                   514        514          -                      
#     missing/total bins:                                     0        514          -                      
#     % Hit:                                            100.00%        100          -                      
#     Coverpoint cvp_waddr                              100.00%        100          -    Covered              
#         covered/total bins:                               257        257          -                      
#         missing/total bins:                                 0        257          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin waddr[0]                                        1          1          -    Covered              
#         bin waddr[1]                                        1          1          -    Covered              
#         bin waddr[2]                                        1          1          -    Covered              
#         bin waddr[3]                                        1          1          -    Covered              
#         bin waddr[4]                                        1          1          -    Covered              
#         bin waddr[5]                                        1          1          -    Covered              
#         bin waddr[6]                                        1          1          -    Covered              
#         bin waddr[7]                                        1          1          -    Covered              
#         bin waddr[8]                                        1          1          -    Covered              
#         bin waddr[9]                                        1          1          -    Covered              
#         bin waddr[10]                                       1          1          -    Covered              
#         bin waddr[11]                                       1          1          -    Covered              
#         bin waddr[12]                                       1          1          -    Covered              
#         bin waddr[13]                                       1          1          -    Covered              
#         bin waddr[14]                                       1          1          -    Covered              
#         bin waddr[15]                                       1          1          -    Covered              
#         bin waddr[16]                                       1          1          -    Covered              
#         bin waddr[17]                                       1          1          -    Covered              
#         bin waddr[18]                                       1          1          -    Covered              
#         bin waddr[19]                                       1          1          -    Covered              
#         bin waddr[20]                                       1          1          -    Covered              
#         bin waddr[21]                                       1          1          -    Covered              
#         bin waddr[22]                                       1          1          -    Covered              
#         bin waddr[23]                                       1          1          -    Covered              
#         bin waddr[24]                                       1          1          -    Covered              
#         bin waddr[25]                                       1          1          -    Covered              
#         bin waddr[26]                                       1          1          -    Covered              
#         bin waddr[27]                                       1          1          -    Covered              
#         bin waddr[28]                                       1          1          -    Covered              
#         bin waddr[29]                                       1          1          -    Covered              
#         bin waddr[30]                                       1          1          -    Covered              
#         bin waddr[31]                                       1          1          -    Covered              
#         bin waddr[32]                                       1          1          -    Covered              
#         bin waddr[33]                                       1          1          -    Covered              
#         bin waddr[34]                                       1          1          -    Covered              
#         bin waddr[35]                                       1          1          -    Covered              
#         bin waddr[36]                                       1          1          -    Covered              
#         bin waddr[37]                                       1          1          -    Covered              
#         bin waddr[38]                                       1          1          -    Covered              
#         bin waddr[39]                                       1          1          -    Covered              
#         bin waddr[40]                                       1          1          -    Covered              
#         bin waddr[41]                                       1          1          -    Covered              
#         bin waddr[42]                                       1          1          -    Covered              
#         bin waddr[43]                                       1          1          -    Covered              
#         bin waddr[44]                                       1          1          -    Covered              
#         bin waddr[45]                                       1          1          -    Covered              
#         bin waddr[46]                                       1          1          -    Covered              
#         bin waddr[47]                                       1          1          -    Covered              
#         bin waddr[48]                                       1          1          -    Covered              
#         bin waddr[49]                                       1          1          -    Covered              
#         bin waddr[50]                                       1          1          -    Covered              
#         bin waddr[51]                                       1          1          -    Covered              
#         bin waddr[52]                                       1          1          -    Covered              
#         bin waddr[53]                                       1          1          -    Covered              
#         bin waddr[54]                                       1          1          -    Covered              
#         bin waddr[55]                                       1          1          -    Covered              
#         bin waddr[56]                                       1          1          -    Covered              
#         bin waddr[57]                                       1          1          -    Covered              
#         bin waddr[58]                                       1          1          -    Covered              
#         bin waddr[59]                                       1          1          -    Covered              
#         bin waddr[60]                                       1          1          -    Covered              
#         bin waddr[61]                                       1          1          -    Covered              
#         bin waddr[62]                                       1          1          -    Covered              
#         bin waddr[63]                                       1          1          -    Covered              
#         bin waddr[64]                                       1          1          -    Covered              
#         bin waddr[65]                                       1          1          -    Covered              
#         bin waddr[66]                                       1          1          -    Covered              
#         bin waddr[67]                                       1          1          -    Covered              
#         bin waddr[68]                                       1          1          -    Covered              
#         bin waddr[69]                                       1          1          -    Covered              
#         bin waddr[70]                                       1          1          -    Covered              
#         bin waddr[71]                                       1          1          -    Covered              
#         bin waddr[72]                                       1          1          -    Covered              
#         bin waddr[73]                                       1          1          -    Covered              
#         bin waddr[74]                                       1          1          -    Covered              
#         bin waddr[75]                                       1          1          -    Covered              
#         bin waddr[76]                                       1          1          -    Covered              
#         bin waddr[77]                                       1          1          -    Covered              
#         bin waddr[78]                                       1          1          -    Covered              
#         bin waddr[79]                                       1          1          -    Covered              
#         bin waddr[80]                                       1          1          -    Covered              
#         bin waddr[81]                                       1          1          -    Covered              
#         bin waddr[82]                                       1          1          -    Covered              
#         bin waddr[83]                                       1          1          -    Covered              
#         bin waddr[84]                                       1          1          -    Covered              
#         bin waddr[85]                                       1          1          -    Covered              
#         bin waddr[86]                                       1          1          -    Covered              
#         bin waddr[87]                                       1          1          -    Covered              
#         bin waddr[88]                                       1          1          -    Covered              
#         bin waddr[89]                                       1          1          -    Covered              
#         bin waddr[90]                                       1          1          -    Covered              
#         bin waddr[91]                                       1          1          -    Covered              
#         bin waddr[92]                                       1          1          -    Covered              
#         bin waddr[93]                                       1          1          -    Covered              
#         bin waddr[94]                                       1          1          -    Covered              
#         bin waddr[95]                                       1          1          -    Covered              
#         bin waddr[96]                                       1          1          -    Covered              
#         bin waddr[97]                                       1          1          -    Covered              
#         bin waddr[98]                                       1          1          -    Covered              
#         bin waddr[99]                                       1          1          -    Covered              
#         bin waddr[100]                                      1          1          -    Covered              
#         bin waddr[101]                                      1          1          -    Covered              
#         bin waddr[102]                                      1          1          -    Covered              
#         bin waddr[103]                                      1          1          -    Covered              
#         bin waddr[104]                                      1          1          -    Covered              
#         bin waddr[105]                                      1          1          -    Covered              
#         bin waddr[106]                                      1          1          -    Covered              
#         bin waddr[107]                                      1          1          -    Covered              
#         bin waddr[108]                                      1          1          -    Covered              
#         bin waddr[109]                                      1          1          -    Covered              
#         bin waddr[110]                                      1          1          -    Covered              
#         bin waddr[111]                                      1          1          -    Covered              
#         bin waddr[112]                                      1          1          -    Covered              
#         bin waddr[113]                                      1          1          -    Covered              
#         bin waddr[114]                                      1          1          -    Covered              
#         bin waddr[115]                                      1          1          -    Covered              
#         bin waddr[116]                                      1          1          -    Covered              
#         bin waddr[117]                                      1          1          -    Covered              
#         bin waddr[118]                                      1          1          -    Covered              
#         bin waddr[119]                                      1          1          -    Covered              
#         bin waddr[120]                                      1          1          -    Covered              
#         bin waddr[121]                                      1          1          -    Covered              
#         bin waddr[122]                                      1          1          -    Covered              
#         bin waddr[123]                                      1          1          -    Covered              
#         bin waddr[124]                                      1          1          -    Covered              
#         bin waddr[125]                                      1          1          -    Covered              
#         bin waddr[126]                                      1          1          -    Covered              
#         bin waddr[127]                                      1          1          -    Covered              
#         bin waddr[128]                                      1          1          -    Covered              
#         bin waddr[129]                                      1          1          -    Covered              
#         bin waddr[130]                                      1          1          -    Covered              
#         bin waddr[131]                                      1          1          -    Covered              
#         bin waddr[132]                                      1          1          -    Covered              
#         bin waddr[133]                                      1          1          -    Covered              
#         bin waddr[134]                                      1          1          -    Covered              
#         bin waddr[135]                                      1          1          -    Covered              
#         bin waddr[136]                                      1          1          -    Covered              
#         bin waddr[137]                                      1          1          -    Covered              
#         bin waddr[138]                                      1          1          -    Covered              
#         bin waddr[139]                                      1          1          -    Covered              
#         bin waddr[140]                                      1          1          -    Covered              
#         bin waddr[141]                                      1          1          -    Covered              
#         bin waddr[142]                                      1          1          -    Covered              
#         bin waddr[143]                                      1          1          -    Covered              
#         bin waddr[144]                                      1          1          -    Covered              
#         bin waddr[145]                                      1          1          -    Covered              
#         bin waddr[146]                                      1          1          -    Covered              
#         bin waddr[147]                                      1          1          -    Covered              
#         bin waddr[148]                                      1          1          -    Covered              
#         bin waddr[149]                                      1          1          -    Covered              
#         bin waddr[150]                                      1          1          -    Covered              
#         bin waddr[151]                                      1          1          -    Covered              
#         bin waddr[152]                                      1          1          -    Covered              
#         bin waddr[153]                                      1          1          -    Covered              
#         bin waddr[154]                                      1          1          -    Covered              
#         bin waddr[155]                                      1          1          -    Covered              
#         bin waddr[156]                                      1          1          -    Covered              
#         bin waddr[157]                                      1          1          -    Covered              
#         bin waddr[158]                                      1          1          -    Covered              
#         bin waddr[159]                                      1          1          -    Covered              
#         bin waddr[160]                                      1          1          -    Covered              
#         bin waddr[161]                                      1          1          -    Covered              
#         bin waddr[162]                                      1          1          -    Covered              
#         bin waddr[163]                                      1          1          -    Covered              
#         bin waddr[164]                                      1          1          -    Covered              
#         bin waddr[165]                                      1          1          -    Covered              
#         bin waddr[166]                                      1          1          -    Covered              
#         bin waddr[167]                                      1          1          -    Covered              
#         bin waddr[168]                                      1          1          -    Covered              
#         bin waddr[169]                                      1          1          -    Covered              
#         bin waddr[170]                                      1          1          -    Covered              
#         bin waddr[171]                                      1          1          -    Covered              
#         bin waddr[172]                                      1          1          -    Covered              
#         bin waddr[173]                                      1          1          -    Covered              
#         bin waddr[174]                                      1          1          -    Covered              
#         bin waddr[175]                                      1          1          -    Covered              
#         bin waddr[176]                                      1          1          -    Covered              
#         bin waddr[177]                                      1          1          -    Covered              
#         bin waddr[178]                                      1          1          -    Covered              
#         bin waddr[179]                                      1          1          -    Covered              
#         bin waddr[180]                                      1          1          -    Covered              
#         bin waddr[181]                                      1          1          -    Covered              
#         bin waddr[182]                                      1          1          -    Covered              
#         bin waddr[183]                                      1          1          -    Covered              
#         bin waddr[184]                                      1          1          -    Covered              
#         bin waddr[185]                                      1          1          -    Covered              
#         bin waddr[186]                                      1          1          -    Covered              
#         bin waddr[187]                                      1          1          -    Covered              
#         bin waddr[188]                                      1          1          -    Covered              
#         bin waddr[189]                                      1          1          -    Covered              
#         bin waddr[190]                                      1          1          -    Covered              
#         bin waddr[191]                                      1          1          -    Covered              
#         bin waddr[192]                                      1          1          -    Covered              
#         bin waddr[193]                                      1          1          -    Covered              
#         bin waddr[194]                                      1          1          -    Covered              
#         bin waddr[195]                                      1          1          -    Covered              
#         bin waddr[196]                                      1          1          -    Covered              
#         bin waddr[197]                                      1          1          -    Covered              
#         bin waddr[198]                                      1          1          -    Covered              
#         bin waddr[199]                                      1          1          -    Covered              
#         bin waddr[200]                                      1          1          -    Covered              
#         bin waddr[201]                                      1          1          -    Covered              
#         bin waddr[202]                                      1          1          -    Covered              
#         bin waddr[203]                                      1          1          -    Covered              
#         bin waddr[204]                                      1          1          -    Covered              
#         bin waddr[205]                                      1          1          -    Covered              
#         bin waddr[206]                                      1          1          -    Covered              
#         bin waddr[207]                                      1          1          -    Covered              
#         bin waddr[208]                                      1          1          -    Covered              
#         bin waddr[209]                                      1          1          -    Covered              
#         bin waddr[210]                                      1          1          -    Covered              
#         bin waddr[211]                                      1          1          -    Covered              
#         bin waddr[212]                                      1          1          -    Covered              
#         bin waddr[213]                                      1          1          -    Covered              
#         bin waddr[214]                                      1          1          -    Covered              
#         bin waddr[215]                                      1          1          -    Covered              
#         bin waddr[216]                                      1          1          -    Covered              
#         bin waddr[217]                                      1          1          -    Covered              
#         bin waddr[218]                                      1          1          -    Covered              
#         bin waddr[219]                                      1          1          -    Covered              
#         bin waddr[220]                                      1          1          -    Covered              
#         bin waddr[221]                                      1          1          -    Covered              
#         bin waddr[222]                                      1          1          -    Covered              
#         bin waddr[223]                                      1          1          -    Covered              
#         bin waddr[224]                                      1          1          -    Covered              
#         bin waddr[225]                                      1          1          -    Covered              
#         bin waddr[226]                                      1          1          -    Covered              
#         bin waddr[227]                                      1          1          -    Covered              
#         bin waddr[228]                                      1          1          -    Covered              
#         bin waddr[229]                                      1          1          -    Covered              
#         bin waddr[230]                                      1          1          -    Covered              
#         bin waddr[231]                                      1          1          -    Covered              
#         bin waddr[232]                                      1          1          -    Covered              
#         bin waddr[233]                                      1          1          -    Covered              
#         bin waddr[234]                                      1          1          -    Covered              
#         bin waddr[235]                                      1          1          -    Covered              
#         bin waddr[236]                                      1          1          -    Covered              
#         bin waddr[237]                                      1          1          -    Covered              
#         bin waddr[238]                                      1          1          -    Covered              
#         bin waddr[239]                                      1          1          -    Covered              
#         bin waddr[240]                                      1          1          -    Covered              
#         bin waddr[241]                                      1          1          -    Covered              
#         bin waddr[242]                                      1          1          -    Covered              
#         bin waddr[243]                                      1          1          -    Covered              
#         bin waddr[244]                                      1          1          -    Covered              
#         bin waddr[245]                                      1          1          -    Covered              
#         bin waddr[246]                                      1          1          -    Covered              
#         bin waddr[247]                                      1          1          -    Covered              
#         bin waddr[248]                                      1          1          -    Covered              
#         bin waddr[249]                                      1          1          -    Covered              
#         bin waddr[250]                                      1          1          -    Covered              
#         bin waddr[251]                                      1          1          -    Covered              
#         bin waddr[252]                                      1          1          -    Covered              
#         bin waddr[253]                                      1          1          -    Covered              
#         bin waddr[254]                                      1          1          -    Covered              
#         bin waddr[255]                                      1          1          -    Covered              
#         bin waddr[256]                                    258          1          -    Covered              
#     Coverpoint cvp_raddr                              100.00%        100          -    Covered              
#         covered/total bins:                               257        257          -                      
#         missing/total bins:                                 0        257          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin raddr[0]                                      258          1          -    Covered              
#         bin raddr[1]                                        1          1          -    Covered              
#         bin raddr[2]                                        1          1          -    Covered              
#         bin raddr[3]                                        1          1          -    Covered              
#         bin raddr[4]                                        1          1          -    Covered              
#         bin raddr[5]                                        1          1          -    Covered              
#         bin raddr[6]                                        1          1          -    Covered              
#         bin raddr[7]                                        1          1          -    Covered              
#         bin raddr[8]                                        1          1          -    Covered              
#         bin raddr[9]                                        1          1          -    Covered              
#         bin raddr[10]                                       1          1          -    Covered              
#         bin raddr[11]                                       1          1          -    Covered              
#         bin raddr[12]                                       1          1          -    Covered              
#         bin raddr[13]                                       1          1          -    Covered              
#         bin raddr[14]                                       1          1          -    Covered              
#         bin raddr[15]                                       1          1          -    Covered              
#         bin raddr[16]                                       1          1          -    Covered              
#         bin raddr[17]                                       1          1          -    Covered              
#         bin raddr[18]                                       1          1          -    Covered              
#         bin raddr[19]                                       1          1          -    Covered              
#         bin raddr[20]                                       1          1          -    Covered              
#         bin raddr[21]                                       1          1          -    Covered              
#         bin raddr[22]                                       1          1          -    Covered              
#         bin raddr[23]                                       1          1          -    Covered              
#         bin raddr[24]                                       1          1          -    Covered              
#         bin raddr[25]                                       1          1          -    Covered              
#         bin raddr[26]                                       1          1          -    Covered              
#         bin raddr[27]                                       1          1          -    Covered              
#         bin raddr[28]                                       1          1          -    Covered              
#         bin raddr[29]                                       1          1          -    Covered              
#         bin raddr[30]                                       1          1          -    Covered              
#         bin raddr[31]                                       1          1          -    Covered              
#         bin raddr[32]                                       1          1          -    Covered              
#         bin raddr[33]                                       1          1          -    Covered              
#         bin raddr[34]                                       1          1          -    Covered              
#         bin raddr[35]                                       1          1          -    Covered              
#         bin raddr[36]                                       1          1          -    Covered              
#         bin raddr[37]                                       1          1          -    Covered              
#         bin raddr[38]                                       1          1          -    Covered              
#         bin raddr[39]                                       1          1          -    Covered              
#         bin raddr[40]                                       1          1          -    Covered              
#         bin raddr[41]                                       1          1          -    Covered              
#         bin raddr[42]                                       1          1          -    Covered              
#         bin raddr[43]                                       1          1          -    Covered              
#         bin raddr[44]                                       1          1          -    Covered              
#         bin raddr[45]                                       1          1          -    Covered              
#         bin raddr[46]                                       1          1          -    Covered              
#         bin raddr[47]                                       1          1          -    Covered              
#         bin raddr[48]                                       1          1          -    Covered              
#         bin raddr[49]                                       1          1          -    Covered              
#         bin raddr[50]                                       1          1          -    Covered              
#         bin raddr[51]                                       1          1          -    Covered              
#         bin raddr[52]                                       1          1          -    Covered              
#         bin raddr[53]                                       1          1          -    Covered              
#         bin raddr[54]                                       1          1          -    Covered              
#         bin raddr[55]                                       1          1          -    Covered              
#         bin raddr[56]                                       1          1          -    Covered              
#         bin raddr[57]                                       1          1          -    Covered              
#         bin raddr[58]                                       1          1          -    Covered              
#         bin raddr[59]                                       1          1          -    Covered              
#         bin raddr[60]                                       1          1          -    Covered              
#         bin raddr[61]                                       1          1          -    Covered              
#         bin raddr[62]                                       1          1          -    Covered              
#         bin raddr[63]                                       1          1          -    Covered              
#         bin raddr[64]                                       1          1          -    Covered              
#         bin raddr[65]                                       1          1          -    Covered              
#         bin raddr[66]                                       1          1          -    Covered              
#         bin raddr[67]                                       1          1          -    Covered              
#         bin raddr[68]                                       1          1          -    Covered              
#         bin raddr[69]                                       1          1          -    Covered              
#         bin raddr[70]                                       1          1          -    Covered              
#         bin raddr[71]                                       1          1          -    Covered              
#         bin raddr[72]                                       1          1          -    Covered              
#         bin raddr[73]                                       1          1          -    Covered              
#         bin raddr[74]                                       1          1          -    Covered              
#         bin raddr[75]                                       1          1          -    Covered              
#         bin raddr[76]                                       1          1          -    Covered              
#         bin raddr[77]                                       1          1          -    Covered              
#         bin raddr[78]                                       1          1          -    Covered              
#         bin raddr[79]                                       1          1          -    Covered              
#         bin raddr[80]                                       1          1          -    Covered              
#         bin raddr[81]                                       1          1          -    Covered              
#         bin raddr[82]                                       1          1          -    Covered              
#         bin raddr[83]                                       1          1          -    Covered              
#         bin raddr[84]                                       1          1          -    Covered              
#         bin raddr[85]                                       1          1          -    Covered              
#         bin raddr[86]                                       1          1          -    Covered              
#         bin raddr[87]                                       1          1          -    Covered              
#         bin raddr[88]                                       1          1          -    Covered              
#         bin raddr[89]                                       1          1          -    Covered              
#         bin raddr[90]                                       1          1          -    Covered              
#         bin raddr[91]                                       1          1          -    Covered              
#         bin raddr[92]                                       1          1          -    Covered              
#         bin raddr[93]                                       1          1          -    Covered              
#         bin raddr[94]                                       1          1          -    Covered              
#         bin raddr[95]                                       1          1          -    Covered              
#         bin raddr[96]                                       1          1          -    Covered              
#         bin raddr[97]                                       1          1          -    Covered              
#         bin raddr[98]                                       1          1          -    Covered              
#         bin raddr[99]                                       1          1          -    Covered              
#         bin raddr[100]                                      1          1          -    Covered              
#         bin raddr[101]                                      1          1          -    Covered              
#         bin raddr[102]                                      1          1          -    Covered              
#         bin raddr[103]                                      1          1          -    Covered              
#         bin raddr[104]                                      1          1          -    Covered              
#         bin raddr[105]                                      1          1          -    Covered              
#         bin raddr[106]                                      1          1          -    Covered              
#         bin raddr[107]                                      1          1          -    Covered              
#         bin raddr[108]                                      1          1          -    Covered              
#         bin raddr[109]                                      1          1          -    Covered              
#         bin raddr[110]                                      1          1          -    Covered              
#         bin raddr[111]                                      1          1          -    Covered              
#         bin raddr[112]                                      1          1          -    Covered              
#         bin raddr[113]                                      1          1          -    Covered              
#         bin raddr[114]                                      1          1          -    Covered              
#         bin raddr[115]                                      1          1          -    Covered              
#         bin raddr[116]                                      1          1          -    Covered              
#         bin raddr[117]                                      1          1          -    Covered              
#         bin raddr[118]                                      1          1          -    Covered              
#         bin raddr[119]                                      1          1          -    Covered              
#         bin raddr[120]                                      1          1          -    Covered              
#         bin raddr[121]                                      1          1          -    Covered              
#         bin raddr[122]                                      1          1          -    Covered              
#         bin raddr[123]                                      1          1          -    Covered              
#         bin raddr[124]                                      1          1          -    Covered              
#         bin raddr[125]                                      1          1          -    Covered              
#         bin raddr[126]                                      1          1          -    Covered              
#         bin raddr[127]                                      1          1          -    Covered              
#         bin raddr[128]                                      1          1          -    Covered              
#         bin raddr[129]                                      1          1          -    Covered              
#         bin raddr[130]                                      1          1          -    Covered              
#         bin raddr[131]                                      1          1          -    Covered              
#         bin raddr[132]                                      1          1          -    Covered              
#         bin raddr[133]                                      1          1          -    Covered              
#         bin raddr[134]                                      1          1          -    Covered              
#         bin raddr[135]                                      1          1          -    Covered              
#         bin raddr[136]                                      1          1          -    Covered              
#         bin raddr[137]                                      1          1          -    Covered              
#         bin raddr[138]                                      1          1          -    Covered              
#         bin raddr[139]                                      1          1          -    Covered              
#         bin raddr[140]                                      1          1          -    Covered              
#         bin raddr[141]                                      1          1          -    Covered              
#         bin raddr[142]                                      1          1          -    Covered              
#         bin raddr[143]                                      1          1          -    Covered              
#         bin raddr[144]                                      1          1          -    Covered              
#         bin raddr[145]                                      1          1          -    Covered              
#         bin raddr[146]                                      1          1          -    Covered              
#         bin raddr[147]                                      1          1          -    Covered              
#         bin raddr[148]                                      1          1          -    Covered              
#         bin raddr[149]                                      1          1          -    Covered              
#         bin raddr[150]                                      1          1          -    Covered              
#         bin raddr[151]                                      1          1          -    Covered              
#         bin raddr[152]                                      1          1          -    Covered              
#         bin raddr[153]                                      1          1          -    Covered              
#         bin raddr[154]                                      1          1          -    Covered              
#         bin raddr[155]                                      1          1          -    Covered              
#         bin raddr[156]                                      1          1          -    Covered              
#         bin raddr[157]                                      1          1          -    Covered              
#         bin raddr[158]                                      1          1          -    Covered              
#         bin raddr[159]                                      1          1          -    Covered              
#         bin raddr[160]                                      1          1          -    Covered              
#         bin raddr[161]                                      1          1          -    Covered              
#         bin raddr[162]                                      1          1          -    Covered              
#         bin raddr[163]                                      1          1          -    Covered              
#         bin raddr[164]                                      1          1          -    Covered              
#         bin raddr[165]                                      1          1          -    Covered              
#         bin raddr[166]                                      1          1          -    Covered              
#         bin raddr[167]                                      1          1          -    Covered              
#         bin raddr[168]                                      1          1          -    Covered              
#         bin raddr[169]                                      1          1          -    Covered              
#         bin raddr[170]                                      1          1          -    Covered              
#         bin raddr[171]                                      1          1          -    Covered              
#         bin raddr[172]                                      1          1          -    Covered              
#         bin raddr[173]                                      1          1          -    Covered              
#         bin raddr[174]                                      1          1          -    Covered              
#         bin raddr[175]                                      1          1          -    Covered              
#         bin raddr[176]                                      1          1          -    Covered              
#         bin raddr[177]                                      1          1          -    Covered              
#         bin raddr[178]                                      1          1          -    Covered              
#         bin raddr[179]                                      1          1          -    Covered              
#         bin raddr[180]                                      1          1          -    Covered              
#         bin raddr[181]                                      1          1          -    Covered              
#         bin raddr[182]                                      1          1          -    Covered              
#         bin raddr[183]                                      1          1          -    Covered              
#         bin raddr[184]                                      1          1          -    Covered              
#         bin raddr[185]                                      1          1          -    Covered              
#         bin raddr[186]                                      1          1          -    Covered              
#         bin raddr[187]                                      1          1          -    Covered              
#         bin raddr[188]                                      1          1          -    Covered              
#         bin raddr[189]                                      1          1          -    Covered              
#         bin raddr[190]                                      1          1          -    Covered              
#         bin raddr[191]                                      1          1          -    Covered              
#         bin raddr[192]                                      1          1          -    Covered              
#         bin raddr[193]                                      1          1          -    Covered              
#         bin raddr[194]                                      1          1          -    Covered              
#         bin raddr[195]                                      1          1          -    Covered              
#         bin raddr[196]                                      1          1          -    Covered              
#         bin raddr[197]                                      1          1          -    Covered              
#         bin raddr[198]                                      1          1          -    Covered              
#         bin raddr[199]                                      1          1          -    Covered              
#         bin raddr[200]                                      1          1          -    Covered              
#         bin raddr[201]                                      1          1          -    Covered              
#         bin raddr[202]                                      1          1          -    Covered              
#         bin raddr[203]                                      1          1          -    Covered              
#         bin raddr[204]                                      1          1          -    Covered              
#         bin raddr[205]                                      1          1          -    Covered              
#         bin raddr[206]                                      1          1          -    Covered              
#         bin raddr[207]                                      1          1          -    Covered              
#         bin raddr[208]                                      1          1          -    Covered              
#         bin raddr[209]                                      1          1          -    Covered              
#         bin raddr[210]                                      1          1          -    Covered              
#         bin raddr[211]                                      1          1          -    Covered              
#         bin raddr[212]                                      1          1          -    Covered              
#         bin raddr[213]                                      1          1          -    Covered              
#         bin raddr[214]                                      1          1          -    Covered              
#         bin raddr[215]                                      1          1          -    Covered              
#         bin raddr[216]                                      1          1          -    Covered              
#         bin raddr[217]                                      1          1          -    Covered              
#         bin raddr[218]                                      1          1          -    Covered              
#         bin raddr[219]                                      1          1          -    Covered              
#         bin raddr[220]                                      1          1          -    Covered              
#         bin raddr[221]                                      1          1          -    Covered              
#         bin raddr[222]                                      1          1          -    Covered              
#         bin raddr[223]                                      1          1          -    Covered              
#         bin raddr[224]                                      1          1          -    Covered              
#         bin raddr[225]                                      1          1          -    Covered              
#         bin raddr[226]                                      1          1          -    Covered              
#         bin raddr[227]                                      1          1          -    Covered              
#         bin raddr[228]                                      1          1          -    Covered              
#         bin raddr[229]                                      1          1          -    Covered              
#         bin raddr[230]                                      1          1          -    Covered              
#         bin raddr[231]                                      1          1          -    Covered              
#         bin raddr[232]                                      1          1          -    Covered              
#         bin raddr[233]                                      1          1          -    Covered              
#         bin raddr[234]                                      1          1          -    Covered              
#         bin raddr[235]                                      1          1          -    Covered              
#         bin raddr[236]                                      1          1          -    Covered              
#         bin raddr[237]                                      1          1          -    Covered              
#         bin raddr[238]                                      1          1          -    Covered              
#         bin raddr[239]                                      1          1          -    Covered              
#         bin raddr[240]                                      1          1          -    Covered              
#         bin raddr[241]                                      1          1          -    Covered              
#         bin raddr[242]                                      1          1          -    Covered              
#         bin raddr[243]                                      1          1          -    Covered              
#         bin raddr[244]                                      1          1          -    Covered              
#         bin raddr[245]                                      1          1          -    Covered              
#         bin raddr[246]                                      1          1          -    Covered              
#         bin raddr[247]                                      1          1          -    Covered              
#         bin raddr[248]                                      1          1          -    Covered              
#         bin raddr[249]                                      1          1          -    Covered              
#         bin raddr[250]                                      1          1          -    Covered              
#         bin raddr[251]                                      1          1          -    Covered              
#         bin raddr[252]                                      1          1          -    Covered              
#         bin raddr[253]                                      1          1          -    Covered              
#         bin raddr[254]                                      1          1          -    Covered              
#         bin raddr[255]                                      1          1          -    Covered              
#         bin raddr[256]                                      1          1          -    Covered              
#  TYPE /fifo_uvm_tb_top_sv_unit/fifo_coverage/t_wr      91.66%        100          -    Uncovered            
#     covered/total bins:                                    10         11          -                      
#     missing/total bins:                                     1         11          -                      
#     % Hit:                                             90.90%        100          -                      
#     Coverpoint cvp_w_rst                               50.00%        100          -    Uncovered            
#         covered/total bins:                                 1          2          -                      
#         missing/total bins:                                 1          2          -                      
#         % Hit:                                         50.00%        100          -                      
#         bin RESET_1                                         0          1          -    ZERO                 
#         bin RESET_0                                       514          1          -    Covered              
#     Coverpoint cvp_rempty                             100.00%        100          -    Covered              
#         covered/total bins:                                 2          2          -                      
#         missing/total bins:                                 0          2          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin fifo_rempty_1                                   7          1          -    Covered              
#         bin fifo_rempty_0                                 507          1          -    Covered              
#     Coverpoint cvp_wfull                              100.00%        100          -    Covered              
#         covered/total bins:                                 2          2          -                      
#         missing/total bins:                                 0          2          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin fifo_wfull_1                                    3          1          -    Covered              
#         bin fifo_wfull_0                                  511          1          -    Covered              
#     Coverpoint cvp_w_inc                              100.00%        100          -    Covered              
#         covered/total bins:                                 2          2          -                      
#         missing/total bins:                                 0          2          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin write_1                                       257          1          -    Covered              
#         bin write_0                                       257          1          -    Covered              
#     Coverpoint cvp_wdata                              100.00%        100          -    Covered              
#         covered/total bins:                                 1          1          -                      
#         missing/total bins:                                 0          1          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin wr_data                                       514          1          -    Covered              
#     Coverpoint cvp_r_inc                              100.00%        100          -    Covered              
#         covered/total bins:                                 2          2          -                      
#         missing/total bins:                                 0          2          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin read_1                                        257          1          -    Covered              
#         bin read_0                                        257          1          -    Covered              
#  TYPE /fifo_uvm_tb_top_sv_unit/fifo_coverage/t_rd      90.00%        100          -    Uncovered            
#     covered/total bins:                                     8          9          -                      
#     missing/total bins:                                     1          9          -                      
#     % Hit:                                             88.88%        100          -                      
#     Coverpoint cvp_r_inc                              100.00%        100          -    Covered              
#         covered/total bins:                                 2          2          -                      
#         missing/total bins:                                 0          2          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin read_1                                        257          1          -    Covered              
#         bin read_0                                        257          1          -    Covered              
#     Coverpoint cvp_r_rst                               50.00%        100          -    Uncovered            
#         covered/total bins:                                 1          2          -                      
#         missing/total bins:                                 1          2          -                      
#         % Hit:                                         50.00%        100          -                      
#         bin r_rst_high                                      0          1          -    ZERO                 
#         bin r_rst_low                                     514          1          -    Covered              
#     Coverpoint cvp_rdata                              100.00%        100          -    Covered              
#         covered/total bins:                                 1          1          -                      
#         missing/total bins:                                 0          1          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin rd_data                                       514          1          -    Covered              
#     Coverpoint cvp_rempty                             100.00%        100          -    Covered              
#         covered/total bins:                                 2          2          -                      
#         missing/total bins:                                 0          2          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin fifo_rempty_1                                   7          1          -    Covered              
#         bin fifo_rempty_0                                 507          1          -    Covered              
#     Coverpoint cvp_wfull                              100.00%        100          -    Covered              
#         covered/total bins:                                 2          2          -                      
#         missing/total bins:                                 0          2          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin fifo_wfull_1                                    3          1          -    Covered              
#         bin fifo_wfull_0                                  511          1          -    Covered              
# 
# TOTAL COVERGROUP COVERAGE: 93.88%  COVERGROUP TYPES: 3
# 
# ASSERTION RESULTS:
# --------------------------------------------------------------------
# Name                 File(Line)                   Failure      Pass 
#                                                   Count        Count
# --------------------------------------------------------------------
# /fifo_uvm_tb_top/t1/write_ptr_inst/a_reset
#                      writeptr_full.sv(65)               0          1
# /fifo_uvm_tb_top/t1/write_ptr_inst/a_wfull
#                      writeptr_full.sv(74)               0          1
# /fifo_uvm_tb_top/t1/write_ptr_inst/a_full
#                      writeptr_full.sv(83)               0          1
# /fifo_uvm_tb_top/t1/read_ptr_inst/a_rreset
#                      readptr_empty.sv(70)               0          0
# /fifo_uvm_tb_top/t1/read_ptr_inst/a_rempty
#                      readptr_empty.sv(79)               0          0
# /fifo_uvm_tb_top/t1/read_ptr_inst/a_empty
#                      readptr_empty.sv(88)               0          1
# /fifo_uvm_tb_top_sv_unit/fifo_sequence/body/#ublk#143281300#12/immed__16
#                      sequence_fifo_wr.sv(16)            0          1
# /fifo_uvm_tb_top_sv_unit/fifo_sequence_wr/body/#anonblk#143281300#39#4#/#ublk#143281300#39/immed__42
#                      sequence_fifo_wr.sv(42)            0          1
# /fifo_uvm_tb_top_sv_unit/sequence_fifo_rd/body/#anonblk#143281300#67#4#/#ublk#143281300#67/immed__70
#                      sequence_fifo_wr.sv(70)            0          1
# 
# Total Coverage By Instance (filtered view): 85.83%
# 
# 
quit-sim
# invalid command name "quit-sim"
quit -sim
# End time: 21:01:35 on Mar 04,2025, Elapsed time: 0:01:14
# Errors: 0, Warnings: 1
