// Seed: 1022700110
module module_0;
  logic id_1;
  always_latch id_1 <= id_1 | 1;
  parameter id_2 = 1'h0;
  assign module_1.id_19 = 0;
endmodule
module module_1 (
    output uwire id_0,
    output tri0 id_1,
    output wand id_2,
    output wand id_3,
    input tri id_4,
    input tri0 id_5,
    output wire id_6,
    input supply1 id_7,
    output wand id_8,
    output wand id_9,
    input supply0 id_10,
    input tri1 id_11,
    input wire id_12,
    input wor id_13,
    output wire id_14,
    input tri0 id_15,
    output wire id_16,
    output wor id_17,
    output wor id_18,
    input tri1 id_19,
    input tri0 id_20
);
  module_0 modCall_1 ();
  logic id_22;
  assign id_6 = "" == -1 ? 1 - 1 & id_4 : -1 & id_10;
endmodule
