--GB5_reg[0] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_buffer|reg[0]
--operation mode is normal

GB5_reg[0]_lut_out = GB5_reg[1] & !KB1L3Q;
GB5_reg[0] = DFFEA(GB5_reg[0]_lut_out, KB1_tx_clk, rst_n, , KB1L2Q, , );


--KB1L4Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|pres_state~22
--operation mode is normal

KB1L4Q_lut_out = KB1L3Q # KB1L4Q & !KB1L1;
KB1L4Q = DFFEA(KB1L4Q_lut_out, KB1_tx_clk, rst_n, , , , );


--KB1L6 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|tx_o~1
--operation mode is normal

KB1L6 = GB5_reg[0] # !KB1L4Q;


--K11_reg_o[13] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[13]
--operation mode is normal

K11_reg_o[13]_lut_out = S1_q_b[13] & (H1L44 # S3_q_b[13] & H1L34) # !S1_q_b[13] & S3_q_b[13] & H1L34;
K11_reg_o[13] = DFFEA(K11_reg_o[13]_lut_out, RB1__clk1, rst_n, , , , );


--K11_reg_o[12] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[12]
--operation mode is normal

K11_reg_o[12]_lut_out = S1_q_b[12] & (H1L44 # S3_q_b[12] & H1L34) # !S1_q_b[12] & S3_q_b[12] & H1L34;
K11_reg_o[12] = DFFEA(K11_reg_o[12]_lut_out, RB1__clk1, rst_n, , , , );


--K11_reg_o[11] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[11]
--operation mode is normal

K11_reg_o[11]_lut_out = S1_q_b[11] & (H1L44 # S3_q_b[11] & H1L34) # !S1_q_b[11] & S3_q_b[11] & H1L34;
K11_reg_o[11] = DFFEA(K11_reg_o[11]_lut_out, RB1__clk1, rst_n, , , , );


--K11_reg_o[10] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[10]
--operation mode is normal

K11_reg_o[10]_lut_out = S1_q_b[10] & (H1L44 # S3_q_b[10] & H1L34) # !S1_q_b[10] & S3_q_b[10] & H1L34;
K11_reg_o[10] = DFFEA(K11_reg_o[10]_lut_out, RB1__clk1, rst_n, , , , );


--K11_reg_o[9] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[9]
--operation mode is normal

K11_reg_o[9]_lut_out = S1_q_b[9] & (H1L44 # S3_q_b[9] & H1L34) # !S1_q_b[9] & S3_q_b[9] & H1L34;
K11_reg_o[9] = DFFEA(K11_reg_o[9]_lut_out, RB1__clk1, rst_n, , , , );


--K11_reg_o[8] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[8]
--operation mode is normal

K11_reg_o[8]_lut_out = S1_q_b[8] & (H1L44 # S3_q_b[8] & H1L34) # !S1_q_b[8] & S3_q_b[8] & H1L34;
K11_reg_o[8] = DFFEA(K11_reg_o[8]_lut_out, RB1__clk1, rst_n, , , , );


--K11_reg_o[7] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[7]
--operation mode is normal

K11_reg_o[7]_lut_out = S1_q_b[7] & (H1L44 # S3_q_b[7] & H1L34) # !S1_q_b[7] & S3_q_b[7] & H1L34;
K11_reg_o[7] = DFFEA(K11_reg_o[7]_lut_out, RB1__clk1, rst_n, , , , );


--K11_reg_o[6] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[6]
--operation mode is normal

K11_reg_o[6]_lut_out = S1_q_b[6] & (H1L44 # S3_q_b[6] & H1L34) # !S1_q_b[6] & S3_q_b[6] & H1L34;
K11_reg_o[6] = DFFEA(K11_reg_o[6]_lut_out, RB1__clk1, rst_n, , , , );


--K11_reg_o[5] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[5]
--operation mode is normal

K11_reg_o[5]_lut_out = S1_q_b[5] & (H1L44 # S3_q_b[5] & H1L34) # !S1_q_b[5] & S3_q_b[5] & H1L34;
K11_reg_o[5] = DFFEA(K11_reg_o[5]_lut_out, RB1__clk1, rst_n, , , , );


--K11_reg_o[4] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[4]
--operation mode is normal

K11_reg_o[4]_lut_out = S1_q_b[4] & (H1L44 # S3_q_b[4] & H1L34) # !S1_q_b[4] & S3_q_b[4] & H1L34;
K11_reg_o[4] = DFFEA(K11_reg_o[4]_lut_out, RB1__clk1, rst_n, , , , );


--K11_reg_o[3] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[3]
--operation mode is normal

K11_reg_o[3]_lut_out = S1_q_b[3] & (H1L44 # S3_q_b[3] & H1L34) # !S1_q_b[3] & S3_q_b[3] & H1L34;
K11_reg_o[3] = DFFEA(K11_reg_o[3]_lut_out, RB1__clk1, rst_n, , , , );


--K11_reg_o[2] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[2]
--operation mode is normal

K11_reg_o[2]_lut_out = S1_q_b[2] & (H1L44 # S3_q_b[2] & H1L34) # !S1_q_b[2] & S3_q_b[2] & H1L34;
K11_reg_o[2] = DFFEA(K11_reg_o[2]_lut_out, RB1__clk1, rst_n, , , , );


--K11_reg_o[1] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[1]
--operation mode is normal

K11_reg_o[1]_lut_out = S1_q_b[1] & (H1L44 # S3_q_b[1] & H1L34) # !S1_q_b[1] & S3_q_b[1] & H1L34;
K11_reg_o[1] = DFFEA(K11_reg_o[1]_lut_out, RB1__clk1, rst_n, , , , );


--K11_reg_o[0] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[0]
--operation mode is normal

K11_reg_o[0]_lut_out = S1_q_b[0] & (H1L44 # S3_q_b[0] & H1L34) # !S1_q_b[0] & S3_q_b[0] & H1L34;
K11_reg_o[0] = DFFEA(K11_reg_o[0]_lut_out, RB1__clk1, rst_n, , , , );


--U1_q_a[0] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_a[0]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
U1_q_a[0]_PORT_A_data_in = CB1L14;
U1_q_a[0]_PORT_A_data_in_reg = DFFE(U1_q_a[0]_PORT_A_data_in, U1_q_a[0]_clock_0, , , );
U1_q_a[0]_PORT_B_data_in = V1_ram_rom_data_reg[0];
U1_q_a[0]_PORT_B_data_in_reg = DFFE(U1_q_a[0]_PORT_B_data_in, U1_q_a[0]_clock_1, , , );
U1_q_a[0]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
U1_q_a[0]_PORT_A_address_reg = DFFE(U1_q_a[0]_PORT_A_address, U1_q_a[0]_clock_0, , , );
U1_q_a[0]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_a[0]_PORT_B_address_reg = DFFE(U1_q_a[0]_PORT_B_address, U1_q_a[0]_clock_1, , , );
U1_q_a[0]_PORT_A_write_enable = J1L01;
U1_q_a[0]_PORT_A_write_enable_reg = DFFE(U1_q_a[0]_PORT_A_write_enable, U1_q_a[0]_clock_0, , , );
U1_q_a[0]_PORT_B_write_enable = V1L35;
U1_q_a[0]_PORT_B_write_enable_reg = DFFE(U1_q_a[0]_PORT_B_write_enable, U1_q_a[0]_clock_1, , , );
U1_q_a[0]_clock_0 = RB1__clk1;
U1_q_a[0]_clock_1 = !A1L5;
U1_q_a[0]_PORT_A_data_out = MEMORY(U1_q_a[0]_PORT_A_data_in_reg, U1_q_a[0]_PORT_B_data_in_reg, U1_q_a[0]_PORT_A_address_reg, U1_q_a[0]_PORT_B_address_reg, U1_q_a[0]_PORT_A_write_enable_reg, U1_q_a[0]_PORT_B_write_enable_reg, , , U1_q_a[0]_clock_0, U1_q_a[0]_clock_1, , , , );
U1_q_a[0] = U1_q_a[0]_PORT_A_data_out[0];

--U1_q_b[0] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_b[0]
U1_q_b[0]_PORT_A_data_in = CB1L14;
U1_q_b[0]_PORT_A_data_in_reg = DFFE(U1_q_b[0]_PORT_A_data_in, U1_q_b[0]_clock_0, , , );
U1_q_b[0]_PORT_B_data_in = V1_ram_rom_data_reg[0];
U1_q_b[0]_PORT_B_data_in_reg = DFFE(U1_q_b[0]_PORT_B_data_in, U1_q_b[0]_clock_1, , , );
U1_q_b[0]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
U1_q_b[0]_PORT_A_address_reg = DFFE(U1_q_b[0]_PORT_A_address, U1_q_b[0]_clock_0, , , );
U1_q_b[0]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_b[0]_PORT_B_address_reg = DFFE(U1_q_b[0]_PORT_B_address, U1_q_b[0]_clock_1, , , );
U1_q_b[0]_PORT_A_write_enable = J1L01;
U1_q_b[0]_PORT_A_write_enable_reg = DFFE(U1_q_b[0]_PORT_A_write_enable, U1_q_b[0]_clock_0, , , );
U1_q_b[0]_PORT_B_write_enable = V1L35;
U1_q_b[0]_PORT_B_write_enable_reg = DFFE(U1_q_b[0]_PORT_B_write_enable, U1_q_b[0]_clock_1, , , );
U1_q_b[0]_clock_0 = RB1__clk1;
U1_q_b[0]_clock_1 = !A1L5;
U1_q_b[0]_PORT_B_data_out = MEMORY(U1_q_b[0]_PORT_A_data_in_reg, U1_q_b[0]_PORT_B_data_in_reg, U1_q_b[0]_PORT_A_address_reg, U1_q_b[0]_PORT_B_address_reg, U1_q_b[0]_PORT_A_write_enable_reg, U1_q_b[0]_PORT_B_write_enable_reg, , , U1_q_b[0]_clock_0, U1_q_b[0]_clock_1, , , , );
U1_q_b[0] = U1_q_b[0]_PORT_B_data_out[0];


--U1_q_a[1] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_a[1]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
U1_q_a[1]_PORT_A_data_in = CB1L24;
U1_q_a[1]_PORT_A_data_in_reg = DFFE(U1_q_a[1]_PORT_A_data_in, U1_q_a[1]_clock_0, , , );
U1_q_a[1]_PORT_B_data_in = V1_ram_rom_data_reg[1];
U1_q_a[1]_PORT_B_data_in_reg = DFFE(U1_q_a[1]_PORT_B_data_in, U1_q_a[1]_clock_1, , , );
U1_q_a[1]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
U1_q_a[1]_PORT_A_address_reg = DFFE(U1_q_a[1]_PORT_A_address, U1_q_a[1]_clock_0, , , );
U1_q_a[1]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_a[1]_PORT_B_address_reg = DFFE(U1_q_a[1]_PORT_B_address, U1_q_a[1]_clock_1, , , );
U1_q_a[1]_PORT_A_write_enable = J1L01;
U1_q_a[1]_PORT_A_write_enable_reg = DFFE(U1_q_a[1]_PORT_A_write_enable, U1_q_a[1]_clock_0, , , );
U1_q_a[1]_PORT_B_write_enable = V1L35;
U1_q_a[1]_PORT_B_write_enable_reg = DFFE(U1_q_a[1]_PORT_B_write_enable, U1_q_a[1]_clock_1, , , );
U1_q_a[1]_clock_0 = RB1__clk1;
U1_q_a[1]_clock_1 = !A1L5;
U1_q_a[1]_PORT_A_data_out = MEMORY(U1_q_a[1]_PORT_A_data_in_reg, U1_q_a[1]_PORT_B_data_in_reg, U1_q_a[1]_PORT_A_address_reg, U1_q_a[1]_PORT_B_address_reg, U1_q_a[1]_PORT_A_write_enable_reg, U1_q_a[1]_PORT_B_write_enable_reg, , , U1_q_a[1]_clock_0, U1_q_a[1]_clock_1, , , , );
U1_q_a[1] = U1_q_a[1]_PORT_A_data_out[0];

--U1_q_b[1] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_b[1]
U1_q_b[1]_PORT_A_data_in = CB1L24;
U1_q_b[1]_PORT_A_data_in_reg = DFFE(U1_q_b[1]_PORT_A_data_in, U1_q_b[1]_clock_0, , , );
U1_q_b[1]_PORT_B_data_in = V1_ram_rom_data_reg[1];
U1_q_b[1]_PORT_B_data_in_reg = DFFE(U1_q_b[1]_PORT_B_data_in, U1_q_b[1]_clock_1, , , );
U1_q_b[1]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
U1_q_b[1]_PORT_A_address_reg = DFFE(U1_q_b[1]_PORT_A_address, U1_q_b[1]_clock_0, , , );
U1_q_b[1]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_b[1]_PORT_B_address_reg = DFFE(U1_q_b[1]_PORT_B_address, U1_q_b[1]_clock_1, , , );
U1_q_b[1]_PORT_A_write_enable = J1L01;
U1_q_b[1]_PORT_A_write_enable_reg = DFFE(U1_q_b[1]_PORT_A_write_enable, U1_q_b[1]_clock_0, , , );
U1_q_b[1]_PORT_B_write_enable = V1L35;
U1_q_b[1]_PORT_B_write_enable_reg = DFFE(U1_q_b[1]_PORT_B_write_enable, U1_q_b[1]_clock_1, , , );
U1_q_b[1]_clock_0 = RB1__clk1;
U1_q_b[1]_clock_1 = !A1L5;
U1_q_b[1]_PORT_B_data_out = MEMORY(U1_q_b[1]_PORT_A_data_in_reg, U1_q_b[1]_PORT_B_data_in_reg, U1_q_b[1]_PORT_A_address_reg, U1_q_b[1]_PORT_B_address_reg, U1_q_b[1]_PORT_A_write_enable_reg, U1_q_b[1]_PORT_B_write_enable_reg, , , U1_q_b[1]_clock_0, U1_q_b[1]_clock_1, , , , );
U1_q_b[1] = U1_q_b[1]_PORT_B_data_out[0];


--U1_q_a[2] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_a[2]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
U1_q_a[2]_PORT_A_data_in = CB1L34;
U1_q_a[2]_PORT_A_data_in_reg = DFFE(U1_q_a[2]_PORT_A_data_in, U1_q_a[2]_clock_0, , , );
U1_q_a[2]_PORT_B_data_in = V1_ram_rom_data_reg[2];
U1_q_a[2]_PORT_B_data_in_reg = DFFE(U1_q_a[2]_PORT_B_data_in, U1_q_a[2]_clock_1, , , );
U1_q_a[2]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
U1_q_a[2]_PORT_A_address_reg = DFFE(U1_q_a[2]_PORT_A_address, U1_q_a[2]_clock_0, , , );
U1_q_a[2]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_a[2]_PORT_B_address_reg = DFFE(U1_q_a[2]_PORT_B_address, U1_q_a[2]_clock_1, , , );
U1_q_a[2]_PORT_A_write_enable = J1L01;
U1_q_a[2]_PORT_A_write_enable_reg = DFFE(U1_q_a[2]_PORT_A_write_enable, U1_q_a[2]_clock_0, , , );
U1_q_a[2]_PORT_B_write_enable = V1L35;
U1_q_a[2]_PORT_B_write_enable_reg = DFFE(U1_q_a[2]_PORT_B_write_enable, U1_q_a[2]_clock_1, , , );
U1_q_a[2]_clock_0 = RB1__clk1;
U1_q_a[2]_clock_1 = !A1L5;
U1_q_a[2]_PORT_A_data_out = MEMORY(U1_q_a[2]_PORT_A_data_in_reg, U1_q_a[2]_PORT_B_data_in_reg, U1_q_a[2]_PORT_A_address_reg, U1_q_a[2]_PORT_B_address_reg, U1_q_a[2]_PORT_A_write_enable_reg, U1_q_a[2]_PORT_B_write_enable_reg, , , U1_q_a[2]_clock_0, U1_q_a[2]_clock_1, , , , );
U1_q_a[2] = U1_q_a[2]_PORT_A_data_out[0];

--U1_q_b[2] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_b[2]
U1_q_b[2]_PORT_A_data_in = CB1L34;
U1_q_b[2]_PORT_A_data_in_reg = DFFE(U1_q_b[2]_PORT_A_data_in, U1_q_b[2]_clock_0, , , );
U1_q_b[2]_PORT_B_data_in = V1_ram_rom_data_reg[2];
U1_q_b[2]_PORT_B_data_in_reg = DFFE(U1_q_b[2]_PORT_B_data_in, U1_q_b[2]_clock_1, , , );
U1_q_b[2]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
U1_q_b[2]_PORT_A_address_reg = DFFE(U1_q_b[2]_PORT_A_address, U1_q_b[2]_clock_0, , , );
U1_q_b[2]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_b[2]_PORT_B_address_reg = DFFE(U1_q_b[2]_PORT_B_address, U1_q_b[2]_clock_1, , , );
U1_q_b[2]_PORT_A_write_enable = J1L01;
U1_q_b[2]_PORT_A_write_enable_reg = DFFE(U1_q_b[2]_PORT_A_write_enable, U1_q_b[2]_clock_0, , , );
U1_q_b[2]_PORT_B_write_enable = V1L35;
U1_q_b[2]_PORT_B_write_enable_reg = DFFE(U1_q_b[2]_PORT_B_write_enable, U1_q_b[2]_clock_1, , , );
U1_q_b[2]_clock_0 = RB1__clk1;
U1_q_b[2]_clock_1 = !A1L5;
U1_q_b[2]_PORT_B_data_out = MEMORY(U1_q_b[2]_PORT_A_data_in_reg, U1_q_b[2]_PORT_B_data_in_reg, U1_q_b[2]_PORT_A_address_reg, U1_q_b[2]_PORT_B_address_reg, U1_q_b[2]_PORT_A_write_enable_reg, U1_q_b[2]_PORT_B_write_enable_reg, , , U1_q_b[2]_clock_0, U1_q_b[2]_clock_1, , , , );
U1_q_b[2] = U1_q_b[2]_PORT_B_data_out[0];


--U1_q_a[3] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_a[3]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
U1_q_a[3]_PORT_A_data_in = CB1L44;
U1_q_a[3]_PORT_A_data_in_reg = DFFE(U1_q_a[3]_PORT_A_data_in, U1_q_a[3]_clock_0, , , );
U1_q_a[3]_PORT_B_data_in = V1_ram_rom_data_reg[3];
U1_q_a[3]_PORT_B_data_in_reg = DFFE(U1_q_a[3]_PORT_B_data_in, U1_q_a[3]_clock_1, , , );
U1_q_a[3]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
U1_q_a[3]_PORT_A_address_reg = DFFE(U1_q_a[3]_PORT_A_address, U1_q_a[3]_clock_0, , , );
U1_q_a[3]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_a[3]_PORT_B_address_reg = DFFE(U1_q_a[3]_PORT_B_address, U1_q_a[3]_clock_1, , , );
U1_q_a[3]_PORT_A_write_enable = J1L01;
U1_q_a[3]_PORT_A_write_enable_reg = DFFE(U1_q_a[3]_PORT_A_write_enable, U1_q_a[3]_clock_0, , , );
U1_q_a[3]_PORT_B_write_enable = V1L35;
U1_q_a[3]_PORT_B_write_enable_reg = DFFE(U1_q_a[3]_PORT_B_write_enable, U1_q_a[3]_clock_1, , , );
U1_q_a[3]_clock_0 = RB1__clk1;
U1_q_a[3]_clock_1 = !A1L5;
U1_q_a[3]_PORT_A_data_out = MEMORY(U1_q_a[3]_PORT_A_data_in_reg, U1_q_a[3]_PORT_B_data_in_reg, U1_q_a[3]_PORT_A_address_reg, U1_q_a[3]_PORT_B_address_reg, U1_q_a[3]_PORT_A_write_enable_reg, U1_q_a[3]_PORT_B_write_enable_reg, , , U1_q_a[3]_clock_0, U1_q_a[3]_clock_1, , , , );
U1_q_a[3] = U1_q_a[3]_PORT_A_data_out[0];

--U1_q_b[3] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_b[3]
U1_q_b[3]_PORT_A_data_in = CB1L44;
U1_q_b[3]_PORT_A_data_in_reg = DFFE(U1_q_b[3]_PORT_A_data_in, U1_q_b[3]_clock_0, , , );
U1_q_b[3]_PORT_B_data_in = V1_ram_rom_data_reg[3];
U1_q_b[3]_PORT_B_data_in_reg = DFFE(U1_q_b[3]_PORT_B_data_in, U1_q_b[3]_clock_1, , , );
U1_q_b[3]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
U1_q_b[3]_PORT_A_address_reg = DFFE(U1_q_b[3]_PORT_A_address, U1_q_b[3]_clock_0, , , );
U1_q_b[3]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_b[3]_PORT_B_address_reg = DFFE(U1_q_b[3]_PORT_B_address, U1_q_b[3]_clock_1, , , );
U1_q_b[3]_PORT_A_write_enable = J1L01;
U1_q_b[3]_PORT_A_write_enable_reg = DFFE(U1_q_b[3]_PORT_A_write_enable, U1_q_b[3]_clock_0, , , );
U1_q_b[3]_PORT_B_write_enable = V1L35;
U1_q_b[3]_PORT_B_write_enable_reg = DFFE(U1_q_b[3]_PORT_B_write_enable, U1_q_b[3]_clock_1, , , );
U1_q_b[3]_clock_0 = RB1__clk1;
U1_q_b[3]_clock_1 = !A1L5;
U1_q_b[3]_PORT_B_data_out = MEMORY(U1_q_b[3]_PORT_A_data_in_reg, U1_q_b[3]_PORT_B_data_in_reg, U1_q_b[3]_PORT_A_address_reg, U1_q_b[3]_PORT_B_address_reg, U1_q_b[3]_PORT_A_write_enable_reg, U1_q_b[3]_PORT_B_write_enable_reg, , , U1_q_b[3]_clock_0, U1_q_b[3]_clock_1, , , , );
U1_q_b[3] = U1_q_b[3]_PORT_B_data_out[0];


--H1L35 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|Decoder~73
--operation mode is normal

H1L35 = !U1_q_a[0] & !U1_q_a[1] & !U1_q_a[2] & U1_q_a[3];


--H1L56Q is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|row_current_state~22
--operation mode is normal

H1L56Q_lut_out = H1L46Q & PB1L99;
H1L56Q = DFFEA(H1L56Q_lut_out, RB1__clk0, rst_n, , , , );


--H1L76Q is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|row_current_state~24
--operation mode is normal

H1L76Q_lut_out = H1L66Q & !PB1L99;
H1L76Q = DFFEA(H1L76Q_lut_out, RB1__clk0, rst_n, , , , );


--H1L14 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[40]~41
--operation mode is normal

H1L14 = H1L56Q # H1L76Q;


--U1_q_a[5] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_a[5]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
U1_q_a[5]_PORT_A_data_in = CB1L64;
U1_q_a[5]_PORT_A_data_in_reg = DFFE(U1_q_a[5]_PORT_A_data_in, U1_q_a[5]_clock_0, , , );
U1_q_a[5]_PORT_B_data_in = V1_ram_rom_data_reg[5];
U1_q_a[5]_PORT_B_data_in_reg = DFFE(U1_q_a[5]_PORT_B_data_in, U1_q_a[5]_clock_1, , , );
U1_q_a[5]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
U1_q_a[5]_PORT_A_address_reg = DFFE(U1_q_a[5]_PORT_A_address, U1_q_a[5]_clock_0, , , );
U1_q_a[5]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_a[5]_PORT_B_address_reg = DFFE(U1_q_a[5]_PORT_B_address, U1_q_a[5]_clock_1, , , );
U1_q_a[5]_PORT_A_write_enable = J1L01;
U1_q_a[5]_PORT_A_write_enable_reg = DFFE(U1_q_a[5]_PORT_A_write_enable, U1_q_a[5]_clock_0, , , );
U1_q_a[5]_PORT_B_write_enable = V1L35;
U1_q_a[5]_PORT_B_write_enable_reg = DFFE(U1_q_a[5]_PORT_B_write_enable, U1_q_a[5]_clock_1, , , );
U1_q_a[5]_clock_0 = RB1__clk1;
U1_q_a[5]_clock_1 = !A1L5;
U1_q_a[5]_PORT_A_data_out = MEMORY(U1_q_a[5]_PORT_A_data_in_reg, U1_q_a[5]_PORT_B_data_in_reg, U1_q_a[5]_PORT_A_address_reg, U1_q_a[5]_PORT_B_address_reg, U1_q_a[5]_PORT_A_write_enable_reg, U1_q_a[5]_PORT_B_write_enable_reg, , , U1_q_a[5]_clock_0, U1_q_a[5]_clock_1, , , , );
U1_q_a[5] = U1_q_a[5]_PORT_A_data_out[0];

--U1_q_b[5] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_b[5]
U1_q_b[5]_PORT_A_data_in = CB1L64;
U1_q_b[5]_PORT_A_data_in_reg = DFFE(U1_q_b[5]_PORT_A_data_in, U1_q_b[5]_clock_0, , , );
U1_q_b[5]_PORT_B_data_in = V1_ram_rom_data_reg[5];
U1_q_b[5]_PORT_B_data_in_reg = DFFE(U1_q_b[5]_PORT_B_data_in, U1_q_b[5]_clock_1, , , );
U1_q_b[5]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
U1_q_b[5]_PORT_A_address_reg = DFFE(U1_q_b[5]_PORT_A_address, U1_q_b[5]_clock_0, , , );
U1_q_b[5]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_b[5]_PORT_B_address_reg = DFFE(U1_q_b[5]_PORT_B_address, U1_q_b[5]_clock_1, , , );
U1_q_b[5]_PORT_A_write_enable = J1L01;
U1_q_b[5]_PORT_A_write_enable_reg = DFFE(U1_q_b[5]_PORT_A_write_enable, U1_q_b[5]_clock_0, , , );
U1_q_b[5]_PORT_B_write_enable = V1L35;
U1_q_b[5]_PORT_B_write_enable_reg = DFFE(U1_q_b[5]_PORT_B_write_enable, U1_q_b[5]_clock_1, , , );
U1_q_b[5]_clock_0 = RB1__clk1;
U1_q_b[5]_clock_1 = !A1L5;
U1_q_b[5]_PORT_B_data_out = MEMORY(U1_q_b[5]_PORT_A_data_in_reg, U1_q_b[5]_PORT_B_data_in_reg, U1_q_b[5]_PORT_A_address_reg, U1_q_b[5]_PORT_B_address_reg, U1_q_b[5]_PORT_A_write_enable_reg, U1_q_b[5]_PORT_B_write_enable_reg, , , U1_q_b[5]_clock_0, U1_q_b[5]_clock_1, , , , );
U1_q_b[5] = U1_q_b[5]_PORT_B_data_out[0];


--U1_q_a[4] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_a[4]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
U1_q_a[4]_PORT_A_data_in = CB1L54;
U1_q_a[4]_PORT_A_data_in_reg = DFFE(U1_q_a[4]_PORT_A_data_in, U1_q_a[4]_clock_0, , , );
U1_q_a[4]_PORT_B_data_in = V1_ram_rom_data_reg[4];
U1_q_a[4]_PORT_B_data_in_reg = DFFE(U1_q_a[4]_PORT_B_data_in, U1_q_a[4]_clock_1, , , );
U1_q_a[4]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
U1_q_a[4]_PORT_A_address_reg = DFFE(U1_q_a[4]_PORT_A_address, U1_q_a[4]_clock_0, , , );
U1_q_a[4]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_a[4]_PORT_B_address_reg = DFFE(U1_q_a[4]_PORT_B_address, U1_q_a[4]_clock_1, , , );
U1_q_a[4]_PORT_A_write_enable = J1L01;
U1_q_a[4]_PORT_A_write_enable_reg = DFFE(U1_q_a[4]_PORT_A_write_enable, U1_q_a[4]_clock_0, , , );
U1_q_a[4]_PORT_B_write_enable = V1L35;
U1_q_a[4]_PORT_B_write_enable_reg = DFFE(U1_q_a[4]_PORT_B_write_enable, U1_q_a[4]_clock_1, , , );
U1_q_a[4]_clock_0 = RB1__clk1;
U1_q_a[4]_clock_1 = !A1L5;
U1_q_a[4]_PORT_A_data_out = MEMORY(U1_q_a[4]_PORT_A_data_in_reg, U1_q_a[4]_PORT_B_data_in_reg, U1_q_a[4]_PORT_A_address_reg, U1_q_a[4]_PORT_B_address_reg, U1_q_a[4]_PORT_A_write_enable_reg, U1_q_a[4]_PORT_B_write_enable_reg, , , U1_q_a[4]_clock_0, U1_q_a[4]_clock_1, , , , );
U1_q_a[4] = U1_q_a[4]_PORT_A_data_out[0];

--U1_q_b[4] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_b[4]
U1_q_b[4]_PORT_A_data_in = CB1L54;
U1_q_b[4]_PORT_A_data_in_reg = DFFE(U1_q_b[4]_PORT_A_data_in, U1_q_b[4]_clock_0, , , );
U1_q_b[4]_PORT_B_data_in = V1_ram_rom_data_reg[4];
U1_q_b[4]_PORT_B_data_in_reg = DFFE(U1_q_b[4]_PORT_B_data_in, U1_q_b[4]_clock_1, , , );
U1_q_b[4]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
U1_q_b[4]_PORT_A_address_reg = DFFE(U1_q_b[4]_PORT_A_address, U1_q_b[4]_clock_0, , , );
U1_q_b[4]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_b[4]_PORT_B_address_reg = DFFE(U1_q_b[4]_PORT_B_address, U1_q_b[4]_clock_1, , , );
U1_q_b[4]_PORT_A_write_enable = J1L01;
U1_q_b[4]_PORT_A_write_enable_reg = DFFE(U1_q_b[4]_PORT_A_write_enable, U1_q_b[4]_clock_0, , , );
U1_q_b[4]_PORT_B_write_enable = V1L35;
U1_q_b[4]_PORT_B_write_enable_reg = DFFE(U1_q_b[4]_PORT_B_write_enable, U1_q_b[4]_clock_1, , , );
U1_q_b[4]_clock_0 = RB1__clk1;
U1_q_b[4]_clock_1 = !A1L5;
U1_q_b[4]_PORT_B_data_out = MEMORY(U1_q_b[4]_PORT_A_data_in_reg, U1_q_b[4]_PORT_B_data_in_reg, U1_q_b[4]_PORT_A_address_reg, U1_q_b[4]_PORT_B_address_reg, U1_q_b[4]_PORT_A_write_enable_reg, U1_q_b[4]_PORT_B_write_enable_reg, , , U1_q_b[4]_clock_0, U1_q_b[4]_clock_1, , , , );
U1_q_b[4] = U1_q_b[4]_PORT_B_data_out[0];


--H1L24 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[40]~164
--operation mode is normal

H1L24 = H1L35 & H1L14 & U1_q_a[5] & !U1_q_a[4];


--H1L25 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|Decoder~72
--operation mode is normal

H1L25 = U1_q_a[0] & U1_q_a[1] & U1_q_a[2] & !U1_q_a[3];


--H1L04 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[39]~165
--operation mode is normal

H1L04 = H1L14 & U1_q_a[5] & H1L25 & !U1_q_a[4];


--H1L15 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|Decoder~71
--operation mode is normal

H1L15 = !U1_q_a[0] & U1_q_a[1] & U1_q_a[2] & !U1_q_a[3];


--H1L93 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[38]~166
--operation mode is normal

H1L93 = H1L14 & U1_q_a[5] & H1L15 & !U1_q_a[4];


--H1L05 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|Decoder~70
--operation mode is normal

H1L05 = U1_q_a[0] & !U1_q_a[1] & U1_q_a[2] & !U1_q_a[3];


--H1L83 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[37]~167
--operation mode is normal

H1L83 = H1L14 & U1_q_a[5] & H1L05 & !U1_q_a[4];


--H1L94 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|Decoder~69
--operation mode is normal

H1L94 = !U1_q_a[0] & !U1_q_a[1] & U1_q_a[2] & !U1_q_a[3];


--H1L73 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[36]~168
--operation mode is normal

H1L73 = H1L14 & U1_q_a[5] & H1L94 & !U1_q_a[4];


--H1L84 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|Decoder~68
--operation mode is normal

H1L84 = U1_q_a[0] & U1_q_a[1] & !U1_q_a[2] & !U1_q_a[3];


--H1L63 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[35]~169
--operation mode is normal

H1L63 = H1L14 & U1_q_a[5] & H1L84 & !U1_q_a[4];


--H1L74 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|Decoder~67
--operation mode is normal

H1L74 = !U1_q_a[0] & U1_q_a[1] & !U1_q_a[2] & !U1_q_a[3];


--H1L53 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[34]~170
--operation mode is normal

H1L53 = H1L14 & U1_q_a[5] & H1L74 & !U1_q_a[4];


--H1L64 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|Decoder~66
--operation mode is normal

H1L64 = U1_q_a[0] & !U1_q_a[1] & !U1_q_a[2] & !U1_q_a[3];


--H1L43 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[33]~171
--operation mode is normal

H1L43 = H1L14 & U1_q_a[5] & H1L64 & !U1_q_a[4];


--H1L54 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|Decoder~65
--operation mode is normal

H1L54 = !U1_q_a[0] & !U1_q_a[1] & !U1_q_a[2] & !U1_q_a[3];


--H1L33 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[32]~172
--operation mode is normal

H1L33 = H1L14 & U1_q_a[5] & H1L54 & !U1_q_a[4];


--H1L06 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|Decoder~80
--operation mode is normal

H1L06 = U1_q_a[0] & U1_q_a[1] & U1_q_a[2] & U1_q_a[3];


--H1L23 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[31]~173
--operation mode is normal

H1L23 = H1L14 & U1_q_a[4] & H1L06 & !U1_q_a[5];


--H1L95 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|Decoder~79
--operation mode is normal

H1L95 = !U1_q_a[0] & U1_q_a[1] & U1_q_a[2] & U1_q_a[3];


--H1L13 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[30]~174
--operation mode is normal

H1L13 = H1L14 & U1_q_a[4] & H1L95 & !U1_q_a[5];


--H1L85 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|Decoder~78
--operation mode is normal

H1L85 = U1_q_a[0] & !U1_q_a[1] & U1_q_a[2] & U1_q_a[3];


--H1L03 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[29]~175
--operation mode is normal

H1L03 = H1L14 & U1_q_a[4] & H1L85 & !U1_q_a[5];


--H1L75 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|Decoder~77
--operation mode is normal

H1L75 = !U1_q_a[0] & !U1_q_a[1] & U1_q_a[2] & U1_q_a[3];


--H1L92 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[28]~176
--operation mode is normal

H1L92 = H1L14 & U1_q_a[4] & H1L75 & !U1_q_a[5];


--H1L65 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|Decoder~76
--operation mode is normal

H1L65 = U1_q_a[0] & U1_q_a[1] & !U1_q_a[2] & U1_q_a[3];


--H1L82 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[27]~177
--operation mode is normal

H1L82 = H1L14 & U1_q_a[4] & H1L65 & !U1_q_a[5];


--H1L55 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|Decoder~75
--operation mode is normal

H1L55 = !U1_q_a[0] & U1_q_a[1] & !U1_q_a[2] & U1_q_a[3];


--H1L72 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[26]~178
--operation mode is normal

H1L72 = H1L14 & U1_q_a[4] & H1L55 & !U1_q_a[5];


--H1L45 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|Decoder~74
--operation mode is normal

H1L45 = U1_q_a[0] & !U1_q_a[1] & !U1_q_a[2] & U1_q_a[3];


--H1L62 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[25]~179
--operation mode is normal

H1L62 = H1L14 & U1_q_a[4] & H1L45 & !U1_q_a[5];


--H1L52 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[24]~180
--operation mode is normal

H1L52 = H1L35 & H1L14 & U1_q_a[4] & !U1_q_a[5];


--H1L42 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[23]~181
--operation mode is normal

H1L42 = H1L14 & U1_q_a[4] & H1L25 & !U1_q_a[5];


--H1L32 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[22]~182
--operation mode is normal

H1L32 = H1L14 & U1_q_a[4] & H1L15 & !U1_q_a[5];


--H1L22 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[21]~183
--operation mode is normal

H1L22 = H1L14 & U1_q_a[4] & H1L05 & !U1_q_a[5];


--H1L12 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[20]~184
--operation mode is normal

H1L12 = H1L14 & U1_q_a[4] & H1L94 & !U1_q_a[5];


--H1L02 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[19]~185
--operation mode is normal

H1L02 = H1L14 & U1_q_a[4] & H1L84 & !U1_q_a[5];


--H1L91 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[18]~186
--operation mode is normal

H1L91 = H1L14 & U1_q_a[4] & H1L74 & !U1_q_a[5];


--H1L81 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[17]~187
--operation mode is normal

H1L81 = H1L14 & U1_q_a[4] & H1L64 & !U1_q_a[5];


--H1L71 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[16]~188
--operation mode is normal

H1L71 = H1L14 & U1_q_a[4] & H1L54 & !U1_q_a[5];


--H1L61 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[15]~189
--operation mode is normal

H1L61 = H1L14 & H1L06 & !U1_q_a[4] & !U1_q_a[5];


--H1L51 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[14]~190
--operation mode is normal

H1L51 = H1L14 & H1L95 & !U1_q_a[4] & !U1_q_a[5];


--H1L41 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[13]~191
--operation mode is normal

H1L41 = H1L14 & H1L85 & !U1_q_a[4] & !U1_q_a[5];


--H1L31 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[12]~192
--operation mode is normal

H1L31 = H1L14 & H1L75 & !U1_q_a[4] & !U1_q_a[5];


--H1L21 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[11]~193
--operation mode is normal

H1L21 = H1L14 & H1L65 & !U1_q_a[4] & !U1_q_a[5];


--H1L11 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[10]~194
--operation mode is normal

H1L11 = H1L14 & H1L55 & !U1_q_a[4] & !U1_q_a[5];


--H1L01 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[9]~195
--operation mode is normal

H1L01 = H1L14 & H1L45 & !U1_q_a[4] & !U1_q_a[5];


--H1L9 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[8]~196
--operation mode is normal

H1L9 = H1L35 & H1L14 & !U1_q_a[4] & !U1_q_a[5];


--H1L8 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[7]~197
--operation mode is normal

H1L8 = H1L14 & H1L25 & !U1_q_a[4] & !U1_q_a[5];


--H1L7 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[6]~198
--operation mode is normal

H1L7 = H1L14 & H1L15 & !U1_q_a[4] & !U1_q_a[5];


--H1L6 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[5]~199
--operation mode is normal

H1L6 = H1L14 & H1L05 & !U1_q_a[4] & !U1_q_a[5];


--H1L5 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[4]~200
--operation mode is normal

H1L5 = H1L14 & H1L94 & !U1_q_a[4] & !U1_q_a[5];


--H1L4 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[3]~201
--operation mode is normal

H1L4 = H1L14 & H1L84 & !U1_q_a[4] & !U1_q_a[5];


--H1L3 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[2]~202
--operation mode is normal

H1L3 = H1L14 & H1L74 & !U1_q_a[4] & !U1_q_a[5];


--H1L2 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[1]~203
--operation mode is normal

H1L2 = H1L14 & H1L64 & !U1_q_a[4] & !U1_q_a[5];


--H1L1 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[0]~204
--operation mode is normal

H1L1 = H1L14 & H1L54 & !U1_q_a[4] & !U1_q_a[5];


--E1_led_data[0] is leds:leds_slave|led_data[0]
--operation mode is normal

E1_led_data[0]_lut_out = !E1_led_data[0];
E1_led_data[0] = DFFEA(E1_led_data[0]_lut_out, RB1__clk0, rst_n, , E1L4, , );


--E1_led_data[1] is leds:leds_slave|led_data[1]
--operation mode is normal

E1_led_data[1]_lut_out = !E1_led_data[1];
E1_led_data[1] = DFFEA(E1_led_data[1]_lut_out, RB1__clk0, rst_n, , E1L6, , );


--E1_led_data[2] is leds:leds_slave|led_data[2]
--operation mode is normal

E1_led_data[2]_lut_out = !E1_led_data[2];
E1_led_data[2] = DFFEA(E1_led_data[2]_lut_out, RB1__clk0, rst_n, , E1L8, , );


--Y11_safe_q[5] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[5]
--operation mode is arithmetic

Y11_safe_q[5]_carry_eqn = Y11L11;
Y11_safe_q[5]_lut_out = Y11_safe_q[5] $ Y11_safe_q[5]_carry_eqn;
Y11_safe_q[5]_sload_eqn = (NB1L81 & NB1L52) # (!NB1L81 & Y11_safe_q[5]_lut_out);
Y11_safe_q[5] = DFFEA(Y11_safe_q[5]_sload_eqn, RB1__clk0, VCC, , , , );

--Y11L31 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

Y11L31 = CARRY(!Y11L11 # !Y11_safe_q[5]);


--Y11_safe_q[17] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[17]
--operation mode is arithmetic

Y11_safe_q[17]_carry_eqn = Y11L53;
Y11_safe_q[17]_lut_out = Y11_safe_q[17] $ Y11_safe_q[17]_carry_eqn;
Y11_safe_q[17]_sload_eqn = (NB1L81 & NB1L73) # (!NB1L81 & Y11_safe_q[17]_lut_out);
Y11_safe_q[17] = DFFEA(Y11_safe_q[17]_sload_eqn, RB1__clk0, VCC, , , , );

--Y11L73 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[17]~COUT
--operation mode is arithmetic

Y11L73 = CARRY(!Y11L53 # !Y11_safe_q[17]);


--Y11_safe_q[15] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[15]
--operation mode is arithmetic

Y11_safe_q[15]_carry_eqn = Y11L13;
Y11_safe_q[15]_lut_out = Y11_safe_q[15] $ Y11_safe_q[15]_carry_eqn;
Y11_safe_q[15]_sload_eqn = (NB1L81 & NB1L53) # (!NB1L81 & Y11_safe_q[15]_lut_out);
Y11_safe_q[15] = DFFEA(Y11_safe_q[15]_sload_eqn, RB1__clk0, VCC, , , , );

--Y11L33 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[15]~COUT
--operation mode is arithmetic

Y11L33 = CARRY(!Y11L13 # !Y11_safe_q[15]);


--Y11_safe_q[13] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[13]
--operation mode is arithmetic

Y11_safe_q[13]_carry_eqn = Y11L72;
Y11_safe_q[13]_lut_out = Y11_safe_q[13] $ Y11_safe_q[13]_carry_eqn;
Y11_safe_q[13]_sload_eqn = (NB1L81 & NB1L33) # (!NB1L81 & Y11_safe_q[13]_lut_out);
Y11_safe_q[13] = DFFEA(Y11_safe_q[13]_sload_eqn, RB1__clk0, VCC, , , , );

--Y11L92 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[13]~COUT
--operation mode is arithmetic

Y11L92 = CARRY(!Y11L72 # !Y11_safe_q[13]);


--Y11_safe_q[12] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[12]
--operation mode is arithmetic

Y11_safe_q[12]_carry_eqn = Y11L52;
Y11_safe_q[12]_lut_out = Y11_safe_q[12] $ !Y11_safe_q[12]_carry_eqn;
Y11_safe_q[12]_sload_eqn = (NB1L81 & NB1L23) # (!NB1L81 & Y11_safe_q[12]_lut_out);
Y11_safe_q[12] = DFFEA(Y11_safe_q[12]_sload_eqn, RB1__clk0, VCC, , , , );

--Y11L72 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[12]~COUT
--operation mode is arithmetic

Y11L72 = CARRY(Y11_safe_q[12] & !Y11L52);


--CB1L18 is dispatch:cmd0|dispatch_wishbone:wishbone|reduce_nor~78
--operation mode is normal

CB1L18 = Y11_safe_q[17] # Y11_safe_q[15] # Y11_safe_q[13] # Y11_safe_q[12];


--Y11_safe_q[11] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[11]
--operation mode is arithmetic

Y11_safe_q[11]_carry_eqn = Y11L32;
Y11_safe_q[11]_lut_out = Y11_safe_q[11] $ Y11_safe_q[11]_carry_eqn;
Y11_safe_q[11]_sload_eqn = (NB1L81 & NB1L13) # (!NB1L81 & Y11_safe_q[11]_lut_out);
Y11_safe_q[11] = DFFEA(Y11_safe_q[11]_sload_eqn, RB1__clk0, VCC, , , , );

--Y11L52 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[11]~COUT
--operation mode is arithmetic

Y11L52 = CARRY(!Y11L32 # !Y11_safe_q[11]);


--Y11_safe_q[10] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[10]
--operation mode is arithmetic

Y11_safe_q[10]_carry_eqn = Y11L12;
Y11_safe_q[10]_lut_out = Y11_safe_q[10] $ !Y11_safe_q[10]_carry_eqn;
Y11_safe_q[10]_sload_eqn = (NB1L81 & NB1L03) # (!NB1L81 & Y11_safe_q[10]_lut_out);
Y11_safe_q[10] = DFFEA(Y11_safe_q[10]_sload_eqn, RB1__clk0, VCC, , , , );

--Y11L32 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[10]~COUT
--operation mode is arithmetic

Y11L32 = CARRY(Y11_safe_q[10] & !Y11L12);


--Y11_safe_q[9] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[9]
--operation mode is arithmetic

Y11_safe_q[9]_carry_eqn = Y11L91;
Y11_safe_q[9]_lut_out = Y11_safe_q[9] $ Y11_safe_q[9]_carry_eqn;
Y11_safe_q[9]_sload_eqn = (NB1L81 & NB1L92) # (!NB1L81 & Y11_safe_q[9]_lut_out);
Y11_safe_q[9] = DFFEA(Y11_safe_q[9]_sload_eqn, RB1__clk0, VCC, , , , );

--Y11L12 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[9]~COUT
--operation mode is arithmetic

Y11L12 = CARRY(!Y11L91 # !Y11_safe_q[9]);


--Y11_safe_q[8] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[8]
--operation mode is arithmetic

Y11_safe_q[8]_carry_eqn = Y11L71;
Y11_safe_q[8]_lut_out = Y11_safe_q[8] $ !Y11_safe_q[8]_carry_eqn;
Y11_safe_q[8]_sload_eqn = (NB1L81 & NB1L82) # (!NB1L81 & Y11_safe_q[8]_lut_out);
Y11_safe_q[8] = DFFEA(Y11_safe_q[8]_sload_eqn, RB1__clk0, VCC, , , , );

--Y11L91 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[8]~COUT
--operation mode is arithmetic

Y11L91 = CARRY(Y11_safe_q[8] & !Y11L71);


--CB1L28 is dispatch:cmd0|dispatch_wishbone:wishbone|reduce_nor~79
--operation mode is normal

CB1L28 = Y11_safe_q[11] # Y11_safe_q[10] # Y11_safe_q[9] # Y11_safe_q[8];


--Y11_safe_q[29] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[29]
--operation mode is normal

Y11_safe_q[29]_carry_eqn = Y11L95;
Y11_safe_q[29]_lut_out = Y11_safe_q[29] $ Y11_safe_q[29]_carry_eqn;
Y11_safe_q[29]_sload_eqn = (NB1L81 & NB1L94) # (!NB1L81 & Y11_safe_q[29]_lut_out);
Y11_safe_q[29] = DFFEA(Y11_safe_q[29]_sload_eqn, RB1__clk0, VCC, , , , );


--Y11_safe_q[28] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[28]
--operation mode is arithmetic

Y11_safe_q[28]_carry_eqn = Y11L75;
Y11_safe_q[28]_lut_out = Y11_safe_q[28] $ !Y11_safe_q[28]_carry_eqn;
Y11_safe_q[28]_sload_eqn = (NB1L81 & NB1L84) # (!NB1L81 & Y11_safe_q[28]_lut_out);
Y11_safe_q[28] = DFFEA(Y11_safe_q[28]_sload_eqn, RB1__clk0, VCC, , , , );

--Y11L95 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[28]~COUT
--operation mode is arithmetic

Y11L95 = CARRY(Y11_safe_q[28] & !Y11L75);


--Y11_safe_q[27] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[27]
--operation mode is arithmetic

Y11_safe_q[27]_carry_eqn = Y11L55;
Y11_safe_q[27]_lut_out = Y11_safe_q[27] $ Y11_safe_q[27]_carry_eqn;
Y11_safe_q[27]_sload_eqn = (NB1L81 & NB1L74) # (!NB1L81 & Y11_safe_q[27]_lut_out);
Y11_safe_q[27] = DFFEA(Y11_safe_q[27]_sload_eqn, RB1__clk0, VCC, , , , );

--Y11L75 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[27]~COUT
--operation mode is arithmetic

Y11L75 = CARRY(!Y11L55 # !Y11_safe_q[27]);


--Y11_safe_q[26] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[26]
--operation mode is arithmetic

Y11_safe_q[26]_carry_eqn = Y11L35;
Y11_safe_q[26]_lut_out = Y11_safe_q[26] $ !Y11_safe_q[26]_carry_eqn;
Y11_safe_q[26]_sload_eqn = (NB1L81 & NB1L64) # (!NB1L81 & Y11_safe_q[26]_lut_out);
Y11_safe_q[26] = DFFEA(Y11_safe_q[26]_sload_eqn, RB1__clk0, VCC, , , , );

--Y11L55 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[26]~COUT
--operation mode is arithmetic

Y11L55 = CARRY(Y11_safe_q[26] & !Y11L35);


--Y11L36 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]~600
--operation mode is normal

Y11L36 = !Y11_safe_q[29] & !Y11_safe_q[28] & !Y11_safe_q[27] & !Y11_safe_q[26];


--Y11_safe_q[25] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[25]
--operation mode is arithmetic

Y11_safe_q[25]_carry_eqn = Y11L15;
Y11_safe_q[25]_lut_out = Y11_safe_q[25] $ Y11_safe_q[25]_carry_eqn;
Y11_safe_q[25]_sload_eqn = (NB1L81 & NB1L54) # (!NB1L81 & Y11_safe_q[25]_lut_out);
Y11_safe_q[25] = DFFEA(Y11_safe_q[25]_sload_eqn, RB1__clk0, VCC, , , , );

--Y11L35 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[25]~COUT
--operation mode is arithmetic

Y11L35 = CARRY(!Y11L15 # !Y11_safe_q[25]);


--Y11_safe_q[24] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[24]
--operation mode is arithmetic

Y11_safe_q[24]_carry_eqn = Y11L94;
Y11_safe_q[24]_lut_out = Y11_safe_q[24] $ !Y11_safe_q[24]_carry_eqn;
Y11_safe_q[24]_sload_eqn = (NB1L81 & NB1L44) # (!NB1L81 & Y11_safe_q[24]_lut_out);
Y11_safe_q[24] = DFFEA(Y11_safe_q[24]_sload_eqn, RB1__clk0, VCC, , , , );

--Y11L15 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[24]~COUT
--operation mode is arithmetic

Y11L15 = CARRY(Y11_safe_q[24] & !Y11L94);


--Y11_safe_q[23] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[23]
--operation mode is arithmetic

Y11_safe_q[23]_carry_eqn = Y11L74;
Y11_safe_q[23]_lut_out = Y11_safe_q[23] $ Y11_safe_q[23]_carry_eqn;
Y11_safe_q[23]_sload_eqn = (NB1L81 & NB1L34) # (!NB1L81 & Y11_safe_q[23]_lut_out);
Y11_safe_q[23] = DFFEA(Y11_safe_q[23]_sload_eqn, RB1__clk0, VCC, , , , );

--Y11L94 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[23]~COUT
--operation mode is arithmetic

Y11L94 = CARRY(!Y11L74 # !Y11_safe_q[23]);


--Y11_safe_q[22] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[22]
--operation mode is arithmetic

Y11_safe_q[22]_carry_eqn = Y11L54;
Y11_safe_q[22]_lut_out = Y11_safe_q[22] $ !Y11_safe_q[22]_carry_eqn;
Y11_safe_q[22]_sload_eqn = (NB1L81 & NB1L24) # (!NB1L81 & Y11_safe_q[22]_lut_out);
Y11_safe_q[22] = DFFEA(Y11_safe_q[22]_sload_eqn, RB1__clk0, VCC, , , , );

--Y11L74 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[22]~COUT
--operation mode is arithmetic

Y11L74 = CARRY(Y11_safe_q[22] & !Y11L54);


--Y11L46 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]~601
--operation mode is normal

Y11L46 = !Y11_safe_q[25] & !Y11_safe_q[24] & !Y11_safe_q[23] & !Y11_safe_q[22];


--Y11_safe_q[21] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[21]
--operation mode is arithmetic

Y11_safe_q[21]_carry_eqn = Y11L34;
Y11_safe_q[21]_lut_out = Y11_safe_q[21] $ Y11_safe_q[21]_carry_eqn;
Y11_safe_q[21]_sload_eqn = (NB1L81 & NB1L14) # (!NB1L81 & Y11_safe_q[21]_lut_out);
Y11_safe_q[21] = DFFEA(Y11_safe_q[21]_sload_eqn, RB1__clk0, VCC, , , , );

--Y11L54 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[21]~COUT
--operation mode is arithmetic

Y11L54 = CARRY(!Y11L34 # !Y11_safe_q[21]);


--Y11_safe_q[20] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[20]
--operation mode is arithmetic

Y11_safe_q[20]_carry_eqn = Y11L14;
Y11_safe_q[20]_lut_out = Y11_safe_q[20] $ !Y11_safe_q[20]_carry_eqn;
Y11_safe_q[20]_sload_eqn = (NB1L81 & NB1L04) # (!NB1L81 & Y11_safe_q[20]_lut_out);
Y11_safe_q[20] = DFFEA(Y11_safe_q[20]_sload_eqn, RB1__clk0, VCC, , , , );

--Y11L34 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[20]~COUT
--operation mode is arithmetic

Y11L34 = CARRY(Y11_safe_q[20] & !Y11L14);


--Y11_safe_q[19] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[19]
--operation mode is arithmetic

Y11_safe_q[19]_carry_eqn = Y11L93;
Y11_safe_q[19]_lut_out = Y11_safe_q[19] $ Y11_safe_q[19]_carry_eqn;
Y11_safe_q[19]_sload_eqn = (NB1L81 & NB1L93) # (!NB1L81 & Y11_safe_q[19]_lut_out);
Y11_safe_q[19] = DFFEA(Y11_safe_q[19]_sload_eqn, RB1__clk0, VCC, , , , );

--Y11L14 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[19]~COUT
--operation mode is arithmetic

Y11L14 = CARRY(!Y11L93 # !Y11_safe_q[19]);


--Y11_safe_q[18] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[18]
--operation mode is arithmetic

Y11_safe_q[18]_carry_eqn = Y11L73;
Y11_safe_q[18]_lut_out = Y11_safe_q[18] $ !Y11_safe_q[18]_carry_eqn;
Y11_safe_q[18]_sload_eqn = (NB1L81 & NB1L83) # (!NB1L81 & Y11_safe_q[18]_lut_out);
Y11_safe_q[18] = DFFEA(Y11_safe_q[18]_sload_eqn, RB1__clk0, VCC, , , , );

--Y11L93 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[18]~COUT
--operation mode is arithmetic

Y11L93 = CARRY(Y11_safe_q[18] & !Y11L73);


--Y11L56 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]~602
--operation mode is normal

Y11L56 = !Y11_safe_q[21] & !Y11_safe_q[20] & !Y11_safe_q[19] & !Y11_safe_q[18];


--Y11_safe_q[16] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[16]
--operation mode is arithmetic

Y11_safe_q[16]_carry_eqn = Y11L33;
Y11_safe_q[16]_lut_out = Y11_safe_q[16] $ !Y11_safe_q[16]_carry_eqn;
Y11_safe_q[16]_sload_eqn = (NB1L81 & NB1L63) # (!NB1L81 & Y11_safe_q[16]_lut_out);
Y11_safe_q[16] = DFFEA(Y11_safe_q[16]_sload_eqn, RB1__clk0, VCC, , , , );

--Y11L53 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[16]~COUT
--operation mode is arithmetic

Y11L53 = CARRY(Y11_safe_q[16] & !Y11L33);


--Y11_safe_q[14] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[14]
--operation mode is arithmetic

Y11_safe_q[14]_carry_eqn = Y11L92;
Y11_safe_q[14]_lut_out = Y11_safe_q[14] $ !Y11_safe_q[14]_carry_eqn;
Y11_safe_q[14]_sload_eqn = (NB1L81 & NB1L43) # (!NB1L81 & Y11_safe_q[14]_lut_out);
Y11_safe_q[14] = DFFEA(Y11_safe_q[14]_sload_eqn, RB1__clk0, VCC, , , , );

--Y11L13 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[14]~COUT
--operation mode is arithmetic

Y11L13 = CARRY(Y11_safe_q[14] & !Y11L92);


--Y11_safe_q[7] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[7]
--operation mode is arithmetic

Y11_safe_q[7]_carry_eqn = Y11L51;
Y11_safe_q[7]_lut_out = Y11_safe_q[7] $ Y11_safe_q[7]_carry_eqn;
Y11_safe_q[7]_sload_eqn = (NB1L81 & NB1L72) # (!NB1L81 & Y11_safe_q[7]_lut_out);
Y11_safe_q[7] = DFFEA(Y11_safe_q[7]_sload_eqn, RB1__clk0, VCC, , , , );

--Y11L71 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[7]~COUT
--operation mode is arithmetic

Y11L71 = CARRY(!Y11L51 # !Y11_safe_q[7]);


--Y11_safe_q[6] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[6]
--operation mode is arithmetic

Y11_safe_q[6]_carry_eqn = Y11L31;
Y11_safe_q[6]_lut_out = Y11_safe_q[6] $ !Y11_safe_q[6]_carry_eqn;
Y11_safe_q[6]_sload_eqn = (NB1L81 & NB1L62) # (!NB1L81 & Y11_safe_q[6]_lut_out);
Y11_safe_q[6] = DFFEA(Y11_safe_q[6]_sload_eqn, RB1__clk0, VCC, , , , );

--Y11L51 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

Y11L51 = CARRY(Y11_safe_q[6] & !Y11L31);


--Y11L66 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]~603
--operation mode is normal

Y11L66 = !Y11_safe_q[16] & !Y11_safe_q[14] & !Y11_safe_q[7] & !Y11_safe_q[6];


--Y11L76 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]~604
--operation mode is normal

Y11L76 = Y11L36 & Y11L46 & Y11L56 & Y11L66;


--Y11_safe_q[4] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[4]
--operation mode is arithmetic

Y11_safe_q[4]_carry_eqn = Y11L9;
Y11_safe_q[4]_lut_out = Y11_safe_q[4] $ !Y11_safe_q[4]_carry_eqn;
Y11_safe_q[4]_sload_eqn = (NB1L81 & NB1L42) # (!NB1L81 & Y11_safe_q[4]_lut_out);
Y11_safe_q[4] = DFFEA(Y11_safe_q[4]_sload_eqn, RB1__clk0, VCC, , , , );

--Y11L11 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

Y11L11 = CARRY(Y11_safe_q[4] & !Y11L9);


--Y11_safe_q[3] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[3]
--operation mode is arithmetic

Y11_safe_q[3]_carry_eqn = Y11L7;
Y11_safe_q[3]_lut_out = Y11_safe_q[3] $ Y11_safe_q[3]_carry_eqn;
Y11_safe_q[3]_sload_eqn = (NB1L81 & NB1L32) # (!NB1L81 & Y11_safe_q[3]_lut_out);
Y11_safe_q[3] = DFFEA(Y11_safe_q[3]_sload_eqn, RB1__clk0, VCC, , , , );

--Y11L9 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

Y11L9 = CARRY(!Y11L7 # !Y11_safe_q[3]);


--Y11_safe_q[2] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[2]
--operation mode is arithmetic

Y11_safe_q[2]_carry_eqn = Y11L5;
Y11_safe_q[2]_lut_out = Y11_safe_q[2] $ !Y11_safe_q[2]_carry_eqn;
Y11_safe_q[2]_sload_eqn = (NB1L81 & NB1L22) # (!NB1L81 & Y11_safe_q[2]_lut_out);
Y11_safe_q[2] = DFFEA(Y11_safe_q[2]_sload_eqn, RB1__clk0, VCC, , , , );

--Y11L7 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

Y11L7 = CARRY(Y11_safe_q[2] & !Y11L5);


--Y11_safe_q[1] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[1]
--operation mode is arithmetic

Y11_safe_q[1]_carry_eqn = Y11L3;
Y11_safe_q[1]_lut_out = Y11_safe_q[1] $ Y11_safe_q[1]_carry_eqn;
Y11_safe_q[1]_sload_eqn = (NB1L81 & NB1L12) # (!NB1L81 & Y11_safe_q[1]_lut_out);
Y11_safe_q[1] = DFFEA(Y11_safe_q[1]_sload_eqn, RB1__clk0, VCC, , , , );

--Y11L5 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

Y11L5 = CARRY(!Y11L3 # !Y11_safe_q[1]);


--Y11L86 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]~605
--operation mode is normal

Y11L86 = !Y11_safe_q[4] & !Y11_safe_q[3] & !Y11_safe_q[2] & !Y11_safe_q[1];


--Y11_safe_q[0] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]
--operation mode is arithmetic

Y11_safe_q[0]_lut_out = !Y11_safe_q[0];
Y11_safe_q[0]_sload_eqn = (NB1L81 & NB1L02) # (!NB1L81 & Y11_safe_q[0]_lut_out);
Y11_safe_q[0] = DFFEA(Y11_safe_q[0]_sload_eqn, RB1__clk0, VCC, , , , );

--Y11L3 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

Y11L3 = CARRY(Y11_safe_q[0]);


--Y11L96 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]~606
--operation mode is normal

Y11L96 = Y11L76 & Y11L86 & !Y11_safe_q[0];


--CB1L87 is dispatch:cmd0|dispatch_wishbone:wishbone|reduce_nor~1
--operation mode is normal

CB1L87 = Y11_safe_q[5] # CB1L18 # CB1L28 # !Y11L96;


--A1L6 is altera_internal_jtag~TDO
A1L6 = STRATIX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, altera_reserved_ntrst, , !G1L51Q);

--A1L7 is altera_internal_jtag~TMSUTAP
A1L7 = STRATIX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, altera_reserved_ntrst, , !G1L51Q);

--A1L5 is altera_internal_jtag~TCKUTAP
A1L5 = STRATIX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, altera_reserved_ntrst, , !G1L51Q);

--altera_internal_jtag is altera_internal_jtag
altera_internal_jtag = STRATIX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, altera_reserved_ntrst, , !G1L51Q);


--GB5_reg[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_buffer|reg[1]
--operation mode is normal

GB5_reg[1]_lut_out = KB1L3Q & LB1L86Q & GB5L31 # !KB1L3Q & GB5_reg[2];
GB5_reg[1] = DFFEA(GB5_reg[1]_lut_out, KB1_tx_clk, rst_n, , KB1L2Q, , );


--KB1L3Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|pres_state~21
--operation mode is normal

KB1L3Q_lut_out = JB1L5Q & !KB1L2Q;
KB1L3Q = DFFEA(KB1L3Q_lut_out, KB1_tx_clk, rst_n, , , , );


--KB1_tx_clk is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|tx_clk
--operation mode is normal

KB1_tx_clk_lut_out = L01_count[2] & L01_count[1] & L01_count[0];
KB1_tx_clk = DFFEA(KB1_tx_clk_lut_out, RB1__clk2, VCC, , , , );


--KB1L2Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|pres_state~20
--operation mode is normal

KB1L2Q_lut_out = KB1L4Q & !KB1L1 & (KB1L2Q # JB1L5Q) # !KB1L4Q & (KB1L2Q # JB1L5Q);
KB1L2Q = DFFEA(KB1L2Q_lut_out, KB1_tx_clk, rst_n, , , , );


--L11_count[3] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|counter:tx_counter|count[3]
--operation mode is normal

L11_count[3]_lut_out = KB1L4Q & (L11_count[3] # L11_count[2] & L11L1);
L11_count[3] = DFFEA(L11_count[3]_lut_out, KB1_tx_clk, rst_n, , , , );


--L11_count[0] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|counter:tx_counter|count[0]
--operation mode is normal

L11_count[0]_lut_out = !L11_count[0] & !L11L7 & KB1L4Q;
L11_count[0] = DFFEA(L11_count[0]_lut_out, KB1_tx_clk, rst_n, , , , );


--L11_count[2] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|counter:tx_counter|count[2]
--operation mode is normal

L11_count[2]_lut_out = KB1L4Q & !L11L7 & (L11_count[2] $ L11L1);
L11_count[2] = DFFEA(L11_count[2]_lut_out, KB1_tx_clk, rst_n, , , , );


--L11_count[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|counter:tx_counter|count[1]
--operation mode is normal

L11_count[1]_lut_out = KB1L4Q & (L11L7 # L11_count[1] $ L11_count[0]);
L11_count[1] = DFFEA(L11_count[1]_lut_out, KB1_tx_clk, rst_n, , , , );


--KB1L1 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|next_state.idle~17
--operation mode is normal

KB1L1 = L11_count[3] & L11_count[0] & !L11_count[2] & !L11_count[1];


--S1_q_b[13] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_b[13]_PORT_A_data_in = CB1L45;
S1_q_b[13]_PORT_A_data_in_reg = DFFE(S1_q_b[13]_PORT_A_data_in, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S1_q_b[13]_PORT_A_address_reg = DFFE(S1_q_b[13]_PORT_A_address, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_PORT_B_address = BUS(U1_q_a[0], U1_q_a[1], U1_q_a[2], U1_q_a[3], U1_q_a[4], U1_q_a[5]);
S1_q_b[13]_PORT_B_address_reg = DFFE(S1_q_b[13]_PORT_B_address, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_PORT_A_write_enable = J1L5;
S1_q_b[13]_PORT_A_write_enable_reg = DFFE(S1_q_b[13]_PORT_A_write_enable, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_PORT_B_read_enable = VCC;
S1_q_b[13]_PORT_B_read_enable_reg = DFFE(S1_q_b[13]_PORT_B_read_enable, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_clock_0 = RB1__clk1;
S1_q_b[13]_PORT_B_data_out = MEMORY(S1_q_b[13]_PORT_A_data_in_reg, , S1_q_b[13]_PORT_A_address_reg, S1_q_b[13]_PORT_B_address_reg, S1_q_b[13]_PORT_A_write_enable_reg, S1_q_b[13]_PORT_B_read_enable_reg, , , S1_q_b[13]_clock_0, , , , , );
S1_q_b[13] = S1_q_b[13]_PORT_B_data_out[0];


--S3_q_b[13] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S3_q_b[13]_PORT_A_data_in = CB1L45;
S3_q_b[13]_PORT_A_data_in_reg = DFFE(S3_q_b[13]_PORT_A_data_in, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S3_q_b[13]_PORT_A_address_reg = DFFE(S3_q_b[13]_PORT_A_address, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_PORT_B_address = BUS(U1_q_a[0], U1_q_a[1], U1_q_a[2], U1_q_a[3], U1_q_a[4], U1_q_a[5]);
S3_q_b[13]_PORT_B_address_reg = DFFE(S3_q_b[13]_PORT_B_address, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_PORT_A_write_enable = J1L6;
S3_q_b[13]_PORT_A_write_enable_reg = DFFE(S3_q_b[13]_PORT_A_write_enable, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_PORT_B_read_enable = VCC;
S3_q_b[13]_PORT_B_read_enable_reg = DFFE(S3_q_b[13]_PORT_B_read_enable, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_clock_0 = RB1__clk1;
S3_q_b[13]_PORT_B_data_out = MEMORY(S3_q_b[13]_PORT_A_data_in_reg, , S3_q_b[13]_PORT_A_address_reg, S3_q_b[13]_PORT_B_address_reg, S3_q_b[13]_PORT_A_write_enable_reg, S3_q_b[13]_PORT_B_read_enable_reg, , , S3_q_b[13]_clock_0, , , , , );
S3_q_b[13] = S3_q_b[13]_PORT_B_data_out[0];


--H1L46Q is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|row_current_state~21
--operation mode is normal

H1L46Q_lut_out = H1L07 # H1L76Q & (H1_mux_en # !H1_frame_aligned_reg);
H1L46Q = DFFEA(H1L46Q_lut_out, RB1__clk0, rst_n, , , , );


--H1L34 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_data~0
--operation mode is normal

H1L34 = H1L56Q # H1L46Q;


--H1L66Q is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|row_current_state~23
--operation mode is normal

H1L66Q_lut_out = H1L56Q # H1L66Q & PB1L99;
H1L66Q = DFFEA(H1L66Q_lut_out, RB1__clk0, rst_n, , , , );


--H1L44 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_data~1
--operation mode is normal

H1L44 = H1L76Q # H1L66Q;


--RB1__clk0 is ac_pll:pll0|altpll:altpll_component|_clk0
RB1__clk0 = PLL.CLK0(.FBIN(), .ENA(), .CLKSWITCH(), .ARESET(), .PFDENA(), .SCANCLK(), .SCANACLR(), .SCANDATA(), .COMPARATOR(), .INCLK(inclk), .INCLK(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(GND), .CLKENA(GND), .CLKENA(GND), .EXTCLKENA(GND), .EXTCLKENA(GND), .EXTCLKENA(GND), .EXTCLKENA(GND));

--RB1__clk1 is ac_pll:pll0|altpll:altpll_component|_clk1
RB1__clk1 = PLL.CLK1(.FBIN(), .ENA(), .CLKSWITCH(), .ARESET(), .PFDENA(), .SCANCLK(), .SCANACLR(), .SCANDATA(), .COMPARATOR(), .INCLK(inclk), .INCLK(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(GND), .CLKENA(GND), .CLKENA(GND), .EXTCLKENA(GND), .EXTCLKENA(GND), .EXTCLKENA(GND), .EXTCLKENA(GND));

--RB1__clk2 is ac_pll:pll0|altpll:altpll_component|_clk2
RB1__clk2 = PLL.CLK2(.FBIN(), .ENA(), .CLKSWITCH(), .ARESET(), .PFDENA(), .SCANCLK(), .SCANACLR(), .SCANDATA(), .COMPARATOR(), .INCLK(inclk), .INCLK(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(GND), .CLKENA(GND), .CLKENA(GND), .EXTCLKENA(GND), .EXTCLKENA(GND), .EXTCLKENA(GND), .EXTCLKENA(GND));


--S1_q_b[12] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_b[12]_PORT_A_data_in = CB1L35;
S1_q_b[12]_PORT_A_data_in_reg = DFFE(S1_q_b[12]_PORT_A_data_in, S1_q_b[12]_clock_0, , , );
S1_q_b[12]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S1_q_b[12]_PORT_A_address_reg = DFFE(S1_q_b[12]_PORT_A_address, S1_q_b[12]_clock_0, , , );
S1_q_b[12]_PORT_B_address = BUS(U1_q_a[0], U1_q_a[1], U1_q_a[2], U1_q_a[3], U1_q_a[4], U1_q_a[5]);
S1_q_b[12]_PORT_B_address_reg = DFFE(S1_q_b[12]_PORT_B_address, S1_q_b[12]_clock_0, , , );
S1_q_b[12]_PORT_A_write_enable = J1L5;
S1_q_b[12]_PORT_A_write_enable_reg = DFFE(S1_q_b[12]_PORT_A_write_enable, S1_q_b[12]_clock_0, , , );
S1_q_b[12]_PORT_B_read_enable = VCC;
S1_q_b[12]_PORT_B_read_enable_reg = DFFE(S1_q_b[12]_PORT_B_read_enable, S1_q_b[12]_clock_0, , , );
S1_q_b[12]_clock_0 = RB1__clk1;
S1_q_b[12]_PORT_B_data_out = MEMORY(S1_q_b[12]_PORT_A_data_in_reg, , S1_q_b[12]_PORT_A_address_reg, S1_q_b[12]_PORT_B_address_reg, S1_q_b[12]_PORT_A_write_enable_reg, S1_q_b[12]_PORT_B_read_enable_reg, , , S1_q_b[12]_clock_0, , , , , );
S1_q_b[12] = S1_q_b[12]_PORT_B_data_out[0];


--S3_q_b[12] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S3_q_b[12]_PORT_A_data_in = CB1L35;
S3_q_b[12]_PORT_A_data_in_reg = DFFE(S3_q_b[12]_PORT_A_data_in, S3_q_b[12]_clock_0, , , );
S3_q_b[12]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S3_q_b[12]_PORT_A_address_reg = DFFE(S3_q_b[12]_PORT_A_address, S3_q_b[12]_clock_0, , , );
S3_q_b[12]_PORT_B_address = BUS(U1_q_a[0], U1_q_a[1], U1_q_a[2], U1_q_a[3], U1_q_a[4], U1_q_a[5]);
S3_q_b[12]_PORT_B_address_reg = DFFE(S3_q_b[12]_PORT_B_address, S3_q_b[12]_clock_0, , , );
S3_q_b[12]_PORT_A_write_enable = J1L6;
S3_q_b[12]_PORT_A_write_enable_reg = DFFE(S3_q_b[12]_PORT_A_write_enable, S3_q_b[12]_clock_0, , , );
S3_q_b[12]_PORT_B_read_enable = VCC;
S3_q_b[12]_PORT_B_read_enable_reg = DFFE(S3_q_b[12]_PORT_B_read_enable, S3_q_b[12]_clock_0, , , );
S3_q_b[12]_clock_0 = RB1__clk1;
S3_q_b[12]_PORT_B_data_out = MEMORY(S3_q_b[12]_PORT_A_data_in_reg, , S3_q_b[12]_PORT_A_address_reg, S3_q_b[12]_PORT_B_address_reg, S3_q_b[12]_PORT_A_write_enable_reg, S3_q_b[12]_PORT_B_read_enable_reg, , , S3_q_b[12]_clock_0, , , , , );
S3_q_b[12] = S3_q_b[12]_PORT_B_data_out[0];


--S1_q_b[11] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_b[11]_PORT_A_data_in = CB1L25;
S1_q_b[11]_PORT_A_data_in_reg = DFFE(S1_q_b[11]_PORT_A_data_in, S1_q_b[11]_clock_0, , , );
S1_q_b[11]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S1_q_b[11]_PORT_A_address_reg = DFFE(S1_q_b[11]_PORT_A_address, S1_q_b[11]_clock_0, , , );
S1_q_b[11]_PORT_B_address = BUS(U1_q_a[0], U1_q_a[1], U1_q_a[2], U1_q_a[3], U1_q_a[4], U1_q_a[5]);
S1_q_b[11]_PORT_B_address_reg = DFFE(S1_q_b[11]_PORT_B_address, S1_q_b[11]_clock_0, , , );
S1_q_b[11]_PORT_A_write_enable = J1L5;
S1_q_b[11]_PORT_A_write_enable_reg = DFFE(S1_q_b[11]_PORT_A_write_enable, S1_q_b[11]_clock_0, , , );
S1_q_b[11]_PORT_B_read_enable = VCC;
S1_q_b[11]_PORT_B_read_enable_reg = DFFE(S1_q_b[11]_PORT_B_read_enable, S1_q_b[11]_clock_0, , , );
S1_q_b[11]_clock_0 = RB1__clk1;
S1_q_b[11]_PORT_B_data_out = MEMORY(S1_q_b[11]_PORT_A_data_in_reg, , S1_q_b[11]_PORT_A_address_reg, S1_q_b[11]_PORT_B_address_reg, S1_q_b[11]_PORT_A_write_enable_reg, S1_q_b[11]_PORT_B_read_enable_reg, , , S1_q_b[11]_clock_0, , , , , );
S1_q_b[11] = S1_q_b[11]_PORT_B_data_out[0];


--S3_q_b[11] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S3_q_b[11]_PORT_A_data_in = CB1L25;
S3_q_b[11]_PORT_A_data_in_reg = DFFE(S3_q_b[11]_PORT_A_data_in, S3_q_b[11]_clock_0, , , );
S3_q_b[11]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S3_q_b[11]_PORT_A_address_reg = DFFE(S3_q_b[11]_PORT_A_address, S3_q_b[11]_clock_0, , , );
S3_q_b[11]_PORT_B_address = BUS(U1_q_a[0], U1_q_a[1], U1_q_a[2], U1_q_a[3], U1_q_a[4], U1_q_a[5]);
S3_q_b[11]_PORT_B_address_reg = DFFE(S3_q_b[11]_PORT_B_address, S3_q_b[11]_clock_0, , , );
S3_q_b[11]_PORT_A_write_enable = J1L6;
S3_q_b[11]_PORT_A_write_enable_reg = DFFE(S3_q_b[11]_PORT_A_write_enable, S3_q_b[11]_clock_0, , , );
S3_q_b[11]_PORT_B_read_enable = VCC;
S3_q_b[11]_PORT_B_read_enable_reg = DFFE(S3_q_b[11]_PORT_B_read_enable, S3_q_b[11]_clock_0, , , );
S3_q_b[11]_clock_0 = RB1__clk1;
S3_q_b[11]_PORT_B_data_out = MEMORY(S3_q_b[11]_PORT_A_data_in_reg, , S3_q_b[11]_PORT_A_address_reg, S3_q_b[11]_PORT_B_address_reg, S3_q_b[11]_PORT_A_write_enable_reg, S3_q_b[11]_PORT_B_read_enable_reg, , , S3_q_b[11]_clock_0, , , , , );
S3_q_b[11] = S3_q_b[11]_PORT_B_data_out[0];


--S1_q_b[10] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_b[10]_PORT_A_data_in = CB1L15;
S1_q_b[10]_PORT_A_data_in_reg = DFFE(S1_q_b[10]_PORT_A_data_in, S1_q_b[10]_clock_0, , , );
S1_q_b[10]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S1_q_b[10]_PORT_A_address_reg = DFFE(S1_q_b[10]_PORT_A_address, S1_q_b[10]_clock_0, , , );
S1_q_b[10]_PORT_B_address = BUS(U1_q_a[0], U1_q_a[1], U1_q_a[2], U1_q_a[3], U1_q_a[4], U1_q_a[5]);
S1_q_b[10]_PORT_B_address_reg = DFFE(S1_q_b[10]_PORT_B_address, S1_q_b[10]_clock_0, , , );
S1_q_b[10]_PORT_A_write_enable = J1L5;
S1_q_b[10]_PORT_A_write_enable_reg = DFFE(S1_q_b[10]_PORT_A_write_enable, S1_q_b[10]_clock_0, , , );
S1_q_b[10]_PORT_B_read_enable = VCC;
S1_q_b[10]_PORT_B_read_enable_reg = DFFE(S1_q_b[10]_PORT_B_read_enable, S1_q_b[10]_clock_0, , , );
S1_q_b[10]_clock_0 = RB1__clk1;
S1_q_b[10]_PORT_B_data_out = MEMORY(S1_q_b[10]_PORT_A_data_in_reg, , S1_q_b[10]_PORT_A_address_reg, S1_q_b[10]_PORT_B_address_reg, S1_q_b[10]_PORT_A_write_enable_reg, S1_q_b[10]_PORT_B_read_enable_reg, , , S1_q_b[10]_clock_0, , , , , );
S1_q_b[10] = S1_q_b[10]_PORT_B_data_out[0];


--S3_q_b[10] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S3_q_b[10]_PORT_A_data_in = CB1L15;
S3_q_b[10]_PORT_A_data_in_reg = DFFE(S3_q_b[10]_PORT_A_data_in, S3_q_b[10]_clock_0, , , );
S3_q_b[10]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S3_q_b[10]_PORT_A_address_reg = DFFE(S3_q_b[10]_PORT_A_address, S3_q_b[10]_clock_0, , , );
S3_q_b[10]_PORT_B_address = BUS(U1_q_a[0], U1_q_a[1], U1_q_a[2], U1_q_a[3], U1_q_a[4], U1_q_a[5]);
S3_q_b[10]_PORT_B_address_reg = DFFE(S3_q_b[10]_PORT_B_address, S3_q_b[10]_clock_0, , , );
S3_q_b[10]_PORT_A_write_enable = J1L6;
S3_q_b[10]_PORT_A_write_enable_reg = DFFE(S3_q_b[10]_PORT_A_write_enable, S3_q_b[10]_clock_0, , , );
S3_q_b[10]_PORT_B_read_enable = VCC;
S3_q_b[10]_PORT_B_read_enable_reg = DFFE(S3_q_b[10]_PORT_B_read_enable, S3_q_b[10]_clock_0, , , );
S3_q_b[10]_clock_0 = RB1__clk1;
S3_q_b[10]_PORT_B_data_out = MEMORY(S3_q_b[10]_PORT_A_data_in_reg, , S3_q_b[10]_PORT_A_address_reg, S3_q_b[10]_PORT_B_address_reg, S3_q_b[10]_PORT_A_write_enable_reg, S3_q_b[10]_PORT_B_read_enable_reg, , , S3_q_b[10]_clock_0, , , , , );
S3_q_b[10] = S3_q_b[10]_PORT_B_data_out[0];


--S1_q_b[9] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_b[9]_PORT_A_data_in = CB1L05;
S1_q_b[9]_PORT_A_data_in_reg = DFFE(S1_q_b[9]_PORT_A_data_in, S1_q_b[9]_clock_0, , , );
S1_q_b[9]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S1_q_b[9]_PORT_A_address_reg = DFFE(S1_q_b[9]_PORT_A_address, S1_q_b[9]_clock_0, , , );
S1_q_b[9]_PORT_B_address = BUS(U1_q_a[0], U1_q_a[1], U1_q_a[2], U1_q_a[3], U1_q_a[4], U1_q_a[5]);
S1_q_b[9]_PORT_B_address_reg = DFFE(S1_q_b[9]_PORT_B_address, S1_q_b[9]_clock_0, , , );
S1_q_b[9]_PORT_A_write_enable = J1L5;
S1_q_b[9]_PORT_A_write_enable_reg = DFFE(S1_q_b[9]_PORT_A_write_enable, S1_q_b[9]_clock_0, , , );
S1_q_b[9]_PORT_B_read_enable = VCC;
S1_q_b[9]_PORT_B_read_enable_reg = DFFE(S1_q_b[9]_PORT_B_read_enable, S1_q_b[9]_clock_0, , , );
S1_q_b[9]_clock_0 = RB1__clk1;
S1_q_b[9]_PORT_B_data_out = MEMORY(S1_q_b[9]_PORT_A_data_in_reg, , S1_q_b[9]_PORT_A_address_reg, S1_q_b[9]_PORT_B_address_reg, S1_q_b[9]_PORT_A_write_enable_reg, S1_q_b[9]_PORT_B_read_enable_reg, , , S1_q_b[9]_clock_0, , , , , );
S1_q_b[9] = S1_q_b[9]_PORT_B_data_out[0];


--S3_q_b[9] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S3_q_b[9]_PORT_A_data_in = CB1L05;
S3_q_b[9]_PORT_A_data_in_reg = DFFE(S3_q_b[9]_PORT_A_data_in, S3_q_b[9]_clock_0, , , );
S3_q_b[9]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S3_q_b[9]_PORT_A_address_reg = DFFE(S3_q_b[9]_PORT_A_address, S3_q_b[9]_clock_0, , , );
S3_q_b[9]_PORT_B_address = BUS(U1_q_a[0], U1_q_a[1], U1_q_a[2], U1_q_a[3], U1_q_a[4], U1_q_a[5]);
S3_q_b[9]_PORT_B_address_reg = DFFE(S3_q_b[9]_PORT_B_address, S3_q_b[9]_clock_0, , , );
S3_q_b[9]_PORT_A_write_enable = J1L6;
S3_q_b[9]_PORT_A_write_enable_reg = DFFE(S3_q_b[9]_PORT_A_write_enable, S3_q_b[9]_clock_0, , , );
S3_q_b[9]_PORT_B_read_enable = VCC;
S3_q_b[9]_PORT_B_read_enable_reg = DFFE(S3_q_b[9]_PORT_B_read_enable, S3_q_b[9]_clock_0, , , );
S3_q_b[9]_clock_0 = RB1__clk1;
S3_q_b[9]_PORT_B_data_out = MEMORY(S3_q_b[9]_PORT_A_data_in_reg, , S3_q_b[9]_PORT_A_address_reg, S3_q_b[9]_PORT_B_address_reg, S3_q_b[9]_PORT_A_write_enable_reg, S3_q_b[9]_PORT_B_read_enable_reg, , , S3_q_b[9]_clock_0, , , , , );
S3_q_b[9] = S3_q_b[9]_PORT_B_data_out[0];


--S1_q_b[8] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_b[8]_PORT_A_data_in = CB1L94;
S1_q_b[8]_PORT_A_data_in_reg = DFFE(S1_q_b[8]_PORT_A_data_in, S1_q_b[8]_clock_0, , , );
S1_q_b[8]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S1_q_b[8]_PORT_A_address_reg = DFFE(S1_q_b[8]_PORT_A_address, S1_q_b[8]_clock_0, , , );
S1_q_b[8]_PORT_B_address = BUS(U1_q_a[0], U1_q_a[1], U1_q_a[2], U1_q_a[3], U1_q_a[4], U1_q_a[5]);
S1_q_b[8]_PORT_B_address_reg = DFFE(S1_q_b[8]_PORT_B_address, S1_q_b[8]_clock_0, , , );
S1_q_b[8]_PORT_A_write_enable = J1L5;
S1_q_b[8]_PORT_A_write_enable_reg = DFFE(S1_q_b[8]_PORT_A_write_enable, S1_q_b[8]_clock_0, , , );
S1_q_b[8]_PORT_B_read_enable = VCC;
S1_q_b[8]_PORT_B_read_enable_reg = DFFE(S1_q_b[8]_PORT_B_read_enable, S1_q_b[8]_clock_0, , , );
S1_q_b[8]_clock_0 = RB1__clk1;
S1_q_b[8]_PORT_B_data_out = MEMORY(S1_q_b[8]_PORT_A_data_in_reg, , S1_q_b[8]_PORT_A_address_reg, S1_q_b[8]_PORT_B_address_reg, S1_q_b[8]_PORT_A_write_enable_reg, S1_q_b[8]_PORT_B_read_enable_reg, , , S1_q_b[8]_clock_0, , , , , );
S1_q_b[8] = S1_q_b[8]_PORT_B_data_out[0];


--S3_q_b[8] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S3_q_b[8]_PORT_A_data_in = CB1L94;
S3_q_b[8]_PORT_A_data_in_reg = DFFE(S3_q_b[8]_PORT_A_data_in, S3_q_b[8]_clock_0, , , );
S3_q_b[8]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S3_q_b[8]_PORT_A_address_reg = DFFE(S3_q_b[8]_PORT_A_address, S3_q_b[8]_clock_0, , , );
S3_q_b[8]_PORT_B_address = BUS(U1_q_a[0], U1_q_a[1], U1_q_a[2], U1_q_a[3], U1_q_a[4], U1_q_a[5]);
S3_q_b[8]_PORT_B_address_reg = DFFE(S3_q_b[8]_PORT_B_address, S3_q_b[8]_clock_0, , , );
S3_q_b[8]_PORT_A_write_enable = J1L6;
S3_q_b[8]_PORT_A_write_enable_reg = DFFE(S3_q_b[8]_PORT_A_write_enable, S3_q_b[8]_clock_0, , , );
S3_q_b[8]_PORT_B_read_enable = VCC;
S3_q_b[8]_PORT_B_read_enable_reg = DFFE(S3_q_b[8]_PORT_B_read_enable, S3_q_b[8]_clock_0, , , );
S3_q_b[8]_clock_0 = RB1__clk1;
S3_q_b[8]_PORT_B_data_out = MEMORY(S3_q_b[8]_PORT_A_data_in_reg, , S3_q_b[8]_PORT_A_address_reg, S3_q_b[8]_PORT_B_address_reg, S3_q_b[8]_PORT_A_write_enable_reg, S3_q_b[8]_PORT_B_read_enable_reg, , , S3_q_b[8]_clock_0, , , , , );
S3_q_b[8] = S3_q_b[8]_PORT_B_data_out[0];


--S1_q_b[7] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_b[7]_PORT_A_data_in = CB1L84;
S1_q_b[7]_PORT_A_data_in_reg = DFFE(S1_q_b[7]_PORT_A_data_in, S1_q_b[7]_clock_0, , , );
S1_q_b[7]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S1_q_b[7]_PORT_A_address_reg = DFFE(S1_q_b[7]_PORT_A_address, S1_q_b[7]_clock_0, , , );
S1_q_b[7]_PORT_B_address = BUS(U1_q_a[0], U1_q_a[1], U1_q_a[2], U1_q_a[3], U1_q_a[4], U1_q_a[5]);
S1_q_b[7]_PORT_B_address_reg = DFFE(S1_q_b[7]_PORT_B_address, S1_q_b[7]_clock_0, , , );
S1_q_b[7]_PORT_A_write_enable = J1L5;
S1_q_b[7]_PORT_A_write_enable_reg = DFFE(S1_q_b[7]_PORT_A_write_enable, S1_q_b[7]_clock_0, , , );
S1_q_b[7]_PORT_B_read_enable = VCC;
S1_q_b[7]_PORT_B_read_enable_reg = DFFE(S1_q_b[7]_PORT_B_read_enable, S1_q_b[7]_clock_0, , , );
S1_q_b[7]_clock_0 = RB1__clk1;
S1_q_b[7]_PORT_B_data_out = MEMORY(S1_q_b[7]_PORT_A_data_in_reg, , S1_q_b[7]_PORT_A_address_reg, S1_q_b[7]_PORT_B_address_reg, S1_q_b[7]_PORT_A_write_enable_reg, S1_q_b[7]_PORT_B_read_enable_reg, , , S1_q_b[7]_clock_0, , , , , );
S1_q_b[7] = S1_q_b[7]_PORT_B_data_out[0];


--S3_q_b[7] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S3_q_b[7]_PORT_A_data_in = CB1L84;
S3_q_b[7]_PORT_A_data_in_reg = DFFE(S3_q_b[7]_PORT_A_data_in, S3_q_b[7]_clock_0, , , );
S3_q_b[7]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S3_q_b[7]_PORT_A_address_reg = DFFE(S3_q_b[7]_PORT_A_address, S3_q_b[7]_clock_0, , , );
S3_q_b[7]_PORT_B_address = BUS(U1_q_a[0], U1_q_a[1], U1_q_a[2], U1_q_a[3], U1_q_a[4], U1_q_a[5]);
S3_q_b[7]_PORT_B_address_reg = DFFE(S3_q_b[7]_PORT_B_address, S3_q_b[7]_clock_0, , , );
S3_q_b[7]_PORT_A_write_enable = J1L6;
S3_q_b[7]_PORT_A_write_enable_reg = DFFE(S3_q_b[7]_PORT_A_write_enable, S3_q_b[7]_clock_0, , , );
S3_q_b[7]_PORT_B_read_enable = VCC;
S3_q_b[7]_PORT_B_read_enable_reg = DFFE(S3_q_b[7]_PORT_B_read_enable, S3_q_b[7]_clock_0, , , );
S3_q_b[7]_clock_0 = RB1__clk1;
S3_q_b[7]_PORT_B_data_out = MEMORY(S3_q_b[7]_PORT_A_data_in_reg, , S3_q_b[7]_PORT_A_address_reg, S3_q_b[7]_PORT_B_address_reg, S3_q_b[7]_PORT_A_write_enable_reg, S3_q_b[7]_PORT_B_read_enable_reg, , , S3_q_b[7]_clock_0, , , , , );
S3_q_b[7] = S3_q_b[7]_PORT_B_data_out[0];


--S1_q_b[6] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_b[6]_PORT_A_data_in = CB1L74;
S1_q_b[6]_PORT_A_data_in_reg = DFFE(S1_q_b[6]_PORT_A_data_in, S1_q_b[6]_clock_0, , , );
S1_q_b[6]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S1_q_b[6]_PORT_A_address_reg = DFFE(S1_q_b[6]_PORT_A_address, S1_q_b[6]_clock_0, , , );
S1_q_b[6]_PORT_B_address = BUS(U1_q_a[0], U1_q_a[1], U1_q_a[2], U1_q_a[3], U1_q_a[4], U1_q_a[5]);
S1_q_b[6]_PORT_B_address_reg = DFFE(S1_q_b[6]_PORT_B_address, S1_q_b[6]_clock_0, , , );
S1_q_b[6]_PORT_A_write_enable = J1L5;
S1_q_b[6]_PORT_A_write_enable_reg = DFFE(S1_q_b[6]_PORT_A_write_enable, S1_q_b[6]_clock_0, , , );
S1_q_b[6]_PORT_B_read_enable = VCC;
S1_q_b[6]_PORT_B_read_enable_reg = DFFE(S1_q_b[6]_PORT_B_read_enable, S1_q_b[6]_clock_0, , , );
S1_q_b[6]_clock_0 = RB1__clk1;
S1_q_b[6]_PORT_B_data_out = MEMORY(S1_q_b[6]_PORT_A_data_in_reg, , S1_q_b[6]_PORT_A_address_reg, S1_q_b[6]_PORT_B_address_reg, S1_q_b[6]_PORT_A_write_enable_reg, S1_q_b[6]_PORT_B_read_enable_reg, , , S1_q_b[6]_clock_0, , , , , );
S1_q_b[6] = S1_q_b[6]_PORT_B_data_out[0];


--S3_q_b[6] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S3_q_b[6]_PORT_A_data_in = CB1L74;
S3_q_b[6]_PORT_A_data_in_reg = DFFE(S3_q_b[6]_PORT_A_data_in, S3_q_b[6]_clock_0, , , );
S3_q_b[6]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S3_q_b[6]_PORT_A_address_reg = DFFE(S3_q_b[6]_PORT_A_address, S3_q_b[6]_clock_0, , , );
S3_q_b[6]_PORT_B_address = BUS(U1_q_a[0], U1_q_a[1], U1_q_a[2], U1_q_a[3], U1_q_a[4], U1_q_a[5]);
S3_q_b[6]_PORT_B_address_reg = DFFE(S3_q_b[6]_PORT_B_address, S3_q_b[6]_clock_0, , , );
S3_q_b[6]_PORT_A_write_enable = J1L6;
S3_q_b[6]_PORT_A_write_enable_reg = DFFE(S3_q_b[6]_PORT_A_write_enable, S3_q_b[6]_clock_0, , , );
S3_q_b[6]_PORT_B_read_enable = VCC;
S3_q_b[6]_PORT_B_read_enable_reg = DFFE(S3_q_b[6]_PORT_B_read_enable, S3_q_b[6]_clock_0, , , );
S3_q_b[6]_clock_0 = RB1__clk1;
S3_q_b[6]_PORT_B_data_out = MEMORY(S3_q_b[6]_PORT_A_data_in_reg, , S3_q_b[6]_PORT_A_address_reg, S3_q_b[6]_PORT_B_address_reg, S3_q_b[6]_PORT_A_write_enable_reg, S3_q_b[6]_PORT_B_read_enable_reg, , , S3_q_b[6]_clock_0, , , , , );
S3_q_b[6] = S3_q_b[6]_PORT_B_data_out[0];


--S1_q_b[5] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_b[5]_PORT_A_data_in = CB1L64;
S1_q_b[5]_PORT_A_data_in_reg = DFFE(S1_q_b[5]_PORT_A_data_in, S1_q_b[5]_clock_0, , , );
S1_q_b[5]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S1_q_b[5]_PORT_A_address_reg = DFFE(S1_q_b[5]_PORT_A_address, S1_q_b[5]_clock_0, , , );
S1_q_b[5]_PORT_B_address = BUS(U1_q_a[0], U1_q_a[1], U1_q_a[2], U1_q_a[3], U1_q_a[4], U1_q_a[5]);
S1_q_b[5]_PORT_B_address_reg = DFFE(S1_q_b[5]_PORT_B_address, S1_q_b[5]_clock_0, , , );
S1_q_b[5]_PORT_A_write_enable = J1L5;
S1_q_b[5]_PORT_A_write_enable_reg = DFFE(S1_q_b[5]_PORT_A_write_enable, S1_q_b[5]_clock_0, , , );
S1_q_b[5]_PORT_B_read_enable = VCC;
S1_q_b[5]_PORT_B_read_enable_reg = DFFE(S1_q_b[5]_PORT_B_read_enable, S1_q_b[5]_clock_0, , , );
S1_q_b[5]_clock_0 = RB1__clk1;
S1_q_b[5]_PORT_B_data_out = MEMORY(S1_q_b[5]_PORT_A_data_in_reg, , S1_q_b[5]_PORT_A_address_reg, S1_q_b[5]_PORT_B_address_reg, S1_q_b[5]_PORT_A_write_enable_reg, S1_q_b[5]_PORT_B_read_enable_reg, , , S1_q_b[5]_clock_0, , , , , );
S1_q_b[5] = S1_q_b[5]_PORT_B_data_out[0];


--S3_q_b[5] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S3_q_b[5]_PORT_A_data_in = CB1L64;
S3_q_b[5]_PORT_A_data_in_reg = DFFE(S3_q_b[5]_PORT_A_data_in, S3_q_b[5]_clock_0, , , );
S3_q_b[5]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S3_q_b[5]_PORT_A_address_reg = DFFE(S3_q_b[5]_PORT_A_address, S3_q_b[5]_clock_0, , , );
S3_q_b[5]_PORT_B_address = BUS(U1_q_a[0], U1_q_a[1], U1_q_a[2], U1_q_a[3], U1_q_a[4], U1_q_a[5]);
S3_q_b[5]_PORT_B_address_reg = DFFE(S3_q_b[5]_PORT_B_address, S3_q_b[5]_clock_0, , , );
S3_q_b[5]_PORT_A_write_enable = J1L6;
S3_q_b[5]_PORT_A_write_enable_reg = DFFE(S3_q_b[5]_PORT_A_write_enable, S3_q_b[5]_clock_0, , , );
S3_q_b[5]_PORT_B_read_enable = VCC;
S3_q_b[5]_PORT_B_read_enable_reg = DFFE(S3_q_b[5]_PORT_B_read_enable, S3_q_b[5]_clock_0, , , );
S3_q_b[5]_clock_0 = RB1__clk1;
S3_q_b[5]_PORT_B_data_out = MEMORY(S3_q_b[5]_PORT_A_data_in_reg, , S3_q_b[5]_PORT_A_address_reg, S3_q_b[5]_PORT_B_address_reg, S3_q_b[5]_PORT_A_write_enable_reg, S3_q_b[5]_PORT_B_read_enable_reg, , , S3_q_b[5]_clock_0, , , , , );
S3_q_b[5] = S3_q_b[5]_PORT_B_data_out[0];


--S1_q_b[4] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_b[4]_PORT_A_data_in = CB1L54;
S1_q_b[4]_PORT_A_data_in_reg = DFFE(S1_q_b[4]_PORT_A_data_in, S1_q_b[4]_clock_0, , , );
S1_q_b[4]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S1_q_b[4]_PORT_A_address_reg = DFFE(S1_q_b[4]_PORT_A_address, S1_q_b[4]_clock_0, , , );
S1_q_b[4]_PORT_B_address = BUS(U1_q_a[0], U1_q_a[1], U1_q_a[2], U1_q_a[3], U1_q_a[4], U1_q_a[5]);
S1_q_b[4]_PORT_B_address_reg = DFFE(S1_q_b[4]_PORT_B_address, S1_q_b[4]_clock_0, , , );
S1_q_b[4]_PORT_A_write_enable = J1L5;
S1_q_b[4]_PORT_A_write_enable_reg = DFFE(S1_q_b[4]_PORT_A_write_enable, S1_q_b[4]_clock_0, , , );
S1_q_b[4]_PORT_B_read_enable = VCC;
S1_q_b[4]_PORT_B_read_enable_reg = DFFE(S1_q_b[4]_PORT_B_read_enable, S1_q_b[4]_clock_0, , , );
S1_q_b[4]_clock_0 = RB1__clk1;
S1_q_b[4]_PORT_B_data_out = MEMORY(S1_q_b[4]_PORT_A_data_in_reg, , S1_q_b[4]_PORT_A_address_reg, S1_q_b[4]_PORT_B_address_reg, S1_q_b[4]_PORT_A_write_enable_reg, S1_q_b[4]_PORT_B_read_enable_reg, , , S1_q_b[4]_clock_0, , , , , );
S1_q_b[4] = S1_q_b[4]_PORT_B_data_out[0];


--S3_q_b[4] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S3_q_b[4]_PORT_A_data_in = CB1L54;
S3_q_b[4]_PORT_A_data_in_reg = DFFE(S3_q_b[4]_PORT_A_data_in, S3_q_b[4]_clock_0, , , );
S3_q_b[4]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S3_q_b[4]_PORT_A_address_reg = DFFE(S3_q_b[4]_PORT_A_address, S3_q_b[4]_clock_0, , , );
S3_q_b[4]_PORT_B_address = BUS(U1_q_a[0], U1_q_a[1], U1_q_a[2], U1_q_a[3], U1_q_a[4], U1_q_a[5]);
S3_q_b[4]_PORT_B_address_reg = DFFE(S3_q_b[4]_PORT_B_address, S3_q_b[4]_clock_0, , , );
S3_q_b[4]_PORT_A_write_enable = J1L6;
S3_q_b[4]_PORT_A_write_enable_reg = DFFE(S3_q_b[4]_PORT_A_write_enable, S3_q_b[4]_clock_0, , , );
S3_q_b[4]_PORT_B_read_enable = VCC;
S3_q_b[4]_PORT_B_read_enable_reg = DFFE(S3_q_b[4]_PORT_B_read_enable, S3_q_b[4]_clock_0, , , );
S3_q_b[4]_clock_0 = RB1__clk1;
S3_q_b[4]_PORT_B_data_out = MEMORY(S3_q_b[4]_PORT_A_data_in_reg, , S3_q_b[4]_PORT_A_address_reg, S3_q_b[4]_PORT_B_address_reg, S3_q_b[4]_PORT_A_write_enable_reg, S3_q_b[4]_PORT_B_read_enable_reg, , , S3_q_b[4]_clock_0, , , , , );
S3_q_b[4] = S3_q_b[4]_PORT_B_data_out[0];


--S1_q_b[3] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_b[3]_PORT_A_data_in = CB1L44;
S1_q_b[3]_PORT_A_data_in_reg = DFFE(S1_q_b[3]_PORT_A_data_in, S1_q_b[3]_clock_0, , , );
S1_q_b[3]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S1_q_b[3]_PORT_A_address_reg = DFFE(S1_q_b[3]_PORT_A_address, S1_q_b[3]_clock_0, , , );
S1_q_b[3]_PORT_B_address = BUS(U1_q_a[0], U1_q_a[1], U1_q_a[2], U1_q_a[3], U1_q_a[4], U1_q_a[5]);
S1_q_b[3]_PORT_B_address_reg = DFFE(S1_q_b[3]_PORT_B_address, S1_q_b[3]_clock_0, , , );
S1_q_b[3]_PORT_A_write_enable = J1L5;
S1_q_b[3]_PORT_A_write_enable_reg = DFFE(S1_q_b[3]_PORT_A_write_enable, S1_q_b[3]_clock_0, , , );
S1_q_b[3]_PORT_B_read_enable = VCC;
S1_q_b[3]_PORT_B_read_enable_reg = DFFE(S1_q_b[3]_PORT_B_read_enable, S1_q_b[3]_clock_0, , , );
S1_q_b[3]_clock_0 = RB1__clk1;
S1_q_b[3]_PORT_B_data_out = MEMORY(S1_q_b[3]_PORT_A_data_in_reg, , S1_q_b[3]_PORT_A_address_reg, S1_q_b[3]_PORT_B_address_reg, S1_q_b[3]_PORT_A_write_enable_reg, S1_q_b[3]_PORT_B_read_enable_reg, , , S1_q_b[3]_clock_0, , , , , );
S1_q_b[3] = S1_q_b[3]_PORT_B_data_out[0];


--S3_q_b[3] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S3_q_b[3]_PORT_A_data_in = CB1L44;
S3_q_b[3]_PORT_A_data_in_reg = DFFE(S3_q_b[3]_PORT_A_data_in, S3_q_b[3]_clock_0, , , );
S3_q_b[3]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S3_q_b[3]_PORT_A_address_reg = DFFE(S3_q_b[3]_PORT_A_address, S3_q_b[3]_clock_0, , , );
S3_q_b[3]_PORT_B_address = BUS(U1_q_a[0], U1_q_a[1], U1_q_a[2], U1_q_a[3], U1_q_a[4], U1_q_a[5]);
S3_q_b[3]_PORT_B_address_reg = DFFE(S3_q_b[3]_PORT_B_address, S3_q_b[3]_clock_0, , , );
S3_q_b[3]_PORT_A_write_enable = J1L6;
S3_q_b[3]_PORT_A_write_enable_reg = DFFE(S3_q_b[3]_PORT_A_write_enable, S3_q_b[3]_clock_0, , , );
S3_q_b[3]_PORT_B_read_enable = VCC;
S3_q_b[3]_PORT_B_read_enable_reg = DFFE(S3_q_b[3]_PORT_B_read_enable, S3_q_b[3]_clock_0, , , );
S3_q_b[3]_clock_0 = RB1__clk1;
S3_q_b[3]_PORT_B_data_out = MEMORY(S3_q_b[3]_PORT_A_data_in_reg, , S3_q_b[3]_PORT_A_address_reg, S3_q_b[3]_PORT_B_address_reg, S3_q_b[3]_PORT_A_write_enable_reg, S3_q_b[3]_PORT_B_read_enable_reg, , , S3_q_b[3]_clock_0, , , , , );
S3_q_b[3] = S3_q_b[3]_PORT_B_data_out[0];


--S1_q_b[2] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_b[2]_PORT_A_data_in = CB1L34;
S1_q_b[2]_PORT_A_data_in_reg = DFFE(S1_q_b[2]_PORT_A_data_in, S1_q_b[2]_clock_0, , , );
S1_q_b[2]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S1_q_b[2]_PORT_A_address_reg = DFFE(S1_q_b[2]_PORT_A_address, S1_q_b[2]_clock_0, , , );
S1_q_b[2]_PORT_B_address = BUS(U1_q_a[0], U1_q_a[1], U1_q_a[2], U1_q_a[3], U1_q_a[4], U1_q_a[5]);
S1_q_b[2]_PORT_B_address_reg = DFFE(S1_q_b[2]_PORT_B_address, S1_q_b[2]_clock_0, , , );
S1_q_b[2]_PORT_A_write_enable = J1L5;
S1_q_b[2]_PORT_A_write_enable_reg = DFFE(S1_q_b[2]_PORT_A_write_enable, S1_q_b[2]_clock_0, , , );
S1_q_b[2]_PORT_B_read_enable = VCC;
S1_q_b[2]_PORT_B_read_enable_reg = DFFE(S1_q_b[2]_PORT_B_read_enable, S1_q_b[2]_clock_0, , , );
S1_q_b[2]_clock_0 = RB1__clk1;
S1_q_b[2]_PORT_B_data_out = MEMORY(S1_q_b[2]_PORT_A_data_in_reg, , S1_q_b[2]_PORT_A_address_reg, S1_q_b[2]_PORT_B_address_reg, S1_q_b[2]_PORT_A_write_enable_reg, S1_q_b[2]_PORT_B_read_enable_reg, , , S1_q_b[2]_clock_0, , , , , );
S1_q_b[2] = S1_q_b[2]_PORT_B_data_out[0];


--S3_q_b[2] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S3_q_b[2]_PORT_A_data_in = CB1L34;
S3_q_b[2]_PORT_A_data_in_reg = DFFE(S3_q_b[2]_PORT_A_data_in, S3_q_b[2]_clock_0, , , );
S3_q_b[2]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S3_q_b[2]_PORT_A_address_reg = DFFE(S3_q_b[2]_PORT_A_address, S3_q_b[2]_clock_0, , , );
S3_q_b[2]_PORT_B_address = BUS(U1_q_a[0], U1_q_a[1], U1_q_a[2], U1_q_a[3], U1_q_a[4], U1_q_a[5]);
S3_q_b[2]_PORT_B_address_reg = DFFE(S3_q_b[2]_PORT_B_address, S3_q_b[2]_clock_0, , , );
S3_q_b[2]_PORT_A_write_enable = J1L6;
S3_q_b[2]_PORT_A_write_enable_reg = DFFE(S3_q_b[2]_PORT_A_write_enable, S3_q_b[2]_clock_0, , , );
S3_q_b[2]_PORT_B_read_enable = VCC;
S3_q_b[2]_PORT_B_read_enable_reg = DFFE(S3_q_b[2]_PORT_B_read_enable, S3_q_b[2]_clock_0, , , );
S3_q_b[2]_clock_0 = RB1__clk1;
S3_q_b[2]_PORT_B_data_out = MEMORY(S3_q_b[2]_PORT_A_data_in_reg, , S3_q_b[2]_PORT_A_address_reg, S3_q_b[2]_PORT_B_address_reg, S3_q_b[2]_PORT_A_write_enable_reg, S3_q_b[2]_PORT_B_read_enable_reg, , , S3_q_b[2]_clock_0, , , , , );
S3_q_b[2] = S3_q_b[2]_PORT_B_data_out[0];


--S1_q_b[1] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_b[1]_PORT_A_data_in = CB1L24;
S1_q_b[1]_PORT_A_data_in_reg = DFFE(S1_q_b[1]_PORT_A_data_in, S1_q_b[1]_clock_0, , , );
S1_q_b[1]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S1_q_b[1]_PORT_A_address_reg = DFFE(S1_q_b[1]_PORT_A_address, S1_q_b[1]_clock_0, , , );
S1_q_b[1]_PORT_B_address = BUS(U1_q_a[0], U1_q_a[1], U1_q_a[2], U1_q_a[3], U1_q_a[4], U1_q_a[5]);
S1_q_b[1]_PORT_B_address_reg = DFFE(S1_q_b[1]_PORT_B_address, S1_q_b[1]_clock_0, , , );
S1_q_b[1]_PORT_A_write_enable = J1L5;
S1_q_b[1]_PORT_A_write_enable_reg = DFFE(S1_q_b[1]_PORT_A_write_enable, S1_q_b[1]_clock_0, , , );
S1_q_b[1]_PORT_B_read_enable = VCC;
S1_q_b[1]_PORT_B_read_enable_reg = DFFE(S1_q_b[1]_PORT_B_read_enable, S1_q_b[1]_clock_0, , , );
S1_q_b[1]_clock_0 = RB1__clk1;
S1_q_b[1]_PORT_B_data_out = MEMORY(S1_q_b[1]_PORT_A_data_in_reg, , S1_q_b[1]_PORT_A_address_reg, S1_q_b[1]_PORT_B_address_reg, S1_q_b[1]_PORT_A_write_enable_reg, S1_q_b[1]_PORT_B_read_enable_reg, , , S1_q_b[1]_clock_0, , , , , );
S1_q_b[1] = S1_q_b[1]_PORT_B_data_out[0];


--S3_q_b[1] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S3_q_b[1]_PORT_A_data_in = CB1L24;
S3_q_b[1]_PORT_A_data_in_reg = DFFE(S3_q_b[1]_PORT_A_data_in, S3_q_b[1]_clock_0, , , );
S3_q_b[1]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S3_q_b[1]_PORT_A_address_reg = DFFE(S3_q_b[1]_PORT_A_address, S3_q_b[1]_clock_0, , , );
S3_q_b[1]_PORT_B_address = BUS(U1_q_a[0], U1_q_a[1], U1_q_a[2], U1_q_a[3], U1_q_a[4], U1_q_a[5]);
S3_q_b[1]_PORT_B_address_reg = DFFE(S3_q_b[1]_PORT_B_address, S3_q_b[1]_clock_0, , , );
S3_q_b[1]_PORT_A_write_enable = J1L6;
S3_q_b[1]_PORT_A_write_enable_reg = DFFE(S3_q_b[1]_PORT_A_write_enable, S3_q_b[1]_clock_0, , , );
S3_q_b[1]_PORT_B_read_enable = VCC;
S3_q_b[1]_PORT_B_read_enable_reg = DFFE(S3_q_b[1]_PORT_B_read_enable, S3_q_b[1]_clock_0, , , );
S3_q_b[1]_clock_0 = RB1__clk1;
S3_q_b[1]_PORT_B_data_out = MEMORY(S3_q_b[1]_PORT_A_data_in_reg, , S3_q_b[1]_PORT_A_address_reg, S3_q_b[1]_PORT_B_address_reg, S3_q_b[1]_PORT_A_write_enable_reg, S3_q_b[1]_PORT_B_read_enable_reg, , , S3_q_b[1]_clock_0, , , , , );
S3_q_b[1] = S3_q_b[1]_PORT_B_data_out[0];


--S1_q_b[0] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_b[0]_PORT_A_data_in = CB1L14;
S1_q_b[0]_PORT_A_data_in_reg = DFFE(S1_q_b[0]_PORT_A_data_in, S1_q_b[0]_clock_0, , , );
S1_q_b[0]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S1_q_b[0]_PORT_A_address_reg = DFFE(S1_q_b[0]_PORT_A_address, S1_q_b[0]_clock_0, , , );
S1_q_b[0]_PORT_B_address = BUS(U1_q_a[0], U1_q_a[1], U1_q_a[2], U1_q_a[3], U1_q_a[4], U1_q_a[5]);
S1_q_b[0]_PORT_B_address_reg = DFFE(S1_q_b[0]_PORT_B_address, S1_q_b[0]_clock_0, , , );
S1_q_b[0]_PORT_A_write_enable = J1L5;
S1_q_b[0]_PORT_A_write_enable_reg = DFFE(S1_q_b[0]_PORT_A_write_enable, S1_q_b[0]_clock_0, , , );
S1_q_b[0]_PORT_B_read_enable = VCC;
S1_q_b[0]_PORT_B_read_enable_reg = DFFE(S1_q_b[0]_PORT_B_read_enable, S1_q_b[0]_clock_0, , , );
S1_q_b[0]_clock_0 = RB1__clk1;
S1_q_b[0]_PORT_B_data_out = MEMORY(S1_q_b[0]_PORT_A_data_in_reg, , S1_q_b[0]_PORT_A_address_reg, S1_q_b[0]_PORT_B_address_reg, S1_q_b[0]_PORT_A_write_enable_reg, S1_q_b[0]_PORT_B_read_enable_reg, , , S1_q_b[0]_clock_0, , , , , );
S1_q_b[0] = S1_q_b[0]_PORT_B_data_out[0];


--S3_q_b[0] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S3_q_b[0]_PORT_A_data_in = CB1L14;
S3_q_b[0]_PORT_A_data_in_reg = DFFE(S3_q_b[0]_PORT_A_data_in, S3_q_b[0]_clock_0, , , );
S3_q_b[0]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S3_q_b[0]_PORT_A_address_reg = DFFE(S3_q_b[0]_PORT_A_address, S3_q_b[0]_clock_0, , , );
S3_q_b[0]_PORT_B_address = BUS(U1_q_a[0], U1_q_a[1], U1_q_a[2], U1_q_a[3], U1_q_a[4], U1_q_a[5]);
S3_q_b[0]_PORT_B_address_reg = DFFE(S3_q_b[0]_PORT_B_address, S3_q_b[0]_clock_0, , , );
S3_q_b[0]_PORT_A_write_enable = J1L6;
S3_q_b[0]_PORT_A_write_enable_reg = DFFE(S3_q_b[0]_PORT_A_write_enable, S3_q_b[0]_clock_0, , , );
S3_q_b[0]_PORT_B_read_enable = VCC;
S3_q_b[0]_PORT_B_read_enable_reg = DFFE(S3_q_b[0]_PORT_B_read_enable, S3_q_b[0]_clock_0, , , );
S3_q_b[0]_clock_0 = RB1__clk1;
S3_q_b[0]_PORT_B_data_out = MEMORY(S3_q_b[0]_PORT_A_data_in_reg, , S3_q_b[0]_PORT_A_address_reg, S3_q_b[0]_PORT_B_address_reg, S3_q_b[0]_PORT_A_write_enable_reg, S3_q_b[0]_PORT_B_read_enable_reg, , , S3_q_b[0]_clock_0, , , , , );
S3_q_b[0] = S3_q_b[0]_PORT_B_data_out[0];


--J1L2Q is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|current_state~21
--operation mode is normal

J1L2Q_lut_out = J1L2Q & (CB1L57Q # J1L8 & J1L4) # !J1L2Q & J1L8 & J1L4;
J1L2Q = DFFEA(J1L2Q_lut_out, RB1__clk0, rst_n, , , , );


--CB1L57Q is dispatch:cmd0|dispatch_wishbone:wishbone|pres_state~21
--operation mode is normal

CB1L57Q_lut_out = CB1L37 & (C1L5Q & !CB1L47Q # !A1L492) # !CB1L37 & C1L5Q & !CB1L47Q;
CB1L57Q = DFFEA(CB1L57Q_lut_out, RB1__clk0, rst_n, , , , );


--K41_reg_o[16] is dispatch:cmd0|reg:cmd1|reg_o[16]
--operation mode is normal

K41_reg_o[16]_lut_out = AB1L741Q & K02_reg_o[16];
K41_reg_o[16] = DFFEA(K41_reg_o[16]_lut_out, RB1__clk0, rst_n, , !C1L3Q, , );


--K41_reg_o[18] is dispatch:cmd0|reg:cmd1|reg_o[18]
--operation mode is normal

K41_reg_o[18]_lut_out = AB1L741Q & K02_reg_o[18];
K41_reg_o[18] = DFFEA(K41_reg_o[18]_lut_out, RB1__clk0, rst_n, , !C1L3Q, , );


--A1L682 is reduce_nor~594
--operation mode is normal

A1L682 = CB1L57Q & K41_reg_o[16] & !K41_reg_o[18];


--K41_reg_o[22] is dispatch:cmd0|reg:cmd1|reg_o[22]
--operation mode is normal

K41_reg_o[22]_lut_out = AB1L741Q & K02_reg_o[22];
K41_reg_o[22] = DFFEA(K41_reg_o[22]_lut_out, RB1__clk0, rst_n, , !C1L3Q, , );


--K41_reg_o[19] is dispatch:cmd0|reg:cmd1|reg_o[19]
--operation mode is normal

K41_reg_o[19]_lut_out = AB1L741Q & K02_reg_o[19];
K41_reg_o[19] = DFFEA(K41_reg_o[19]_lut_out, RB1__clk0, rst_n, , !C1L3Q, , );


--K41_reg_o[23] is dispatch:cmd0|reg:cmd1|reg_o[23]
--operation mode is normal

K41_reg_o[23]_lut_out = AB1L741Q & K02_reg_o[23];
K41_reg_o[23] = DFFEA(K41_reg_o[23]_lut_out, RB1__clk0, rst_n, , !C1L3Q, , );


--A1L782 is reduce_nor~595
--operation mode is normal

A1L782 = !K41_reg_o[22] & !K41_reg_o[19] & !K41_reg_o[23] # !CB1L57Q;


--K41_reg_o[20] is dispatch:cmd0|reg:cmd1|reg_o[20]
--operation mode is normal

K41_reg_o[20]_lut_out = AB1L741Q & K02_reg_o[20];
K41_reg_o[20] = DFFEA(K41_reg_o[20]_lut_out, RB1__clk0, rst_n, , !C1L3Q, , );


--CB1L6 is dispatch:cmd0|dispatch_wishbone:wishbone|addr_o[4]~11
--operation mode is normal

CB1L6 = CB1L57Q & K41_reg_o[20];


--K41_reg_o[21] is dispatch:cmd0|reg:cmd1|reg_o[21]
--operation mode is normal

K41_reg_o[21]_lut_out = AB1L741Q & K02_reg_o[21];
K41_reg_o[21] = DFFEA(K41_reg_o[21]_lut_out, RB1__clk0, rst_n, , !C1L3Q, , );


--CB1L7 is dispatch:cmd0|dispatch_wishbone:wishbone|addr_o[5]~10
--operation mode is normal

CB1L7 = CB1L57Q & K41_reg_o[21];


--K41_reg_o[17] is dispatch:cmd0|reg:cmd1|reg_o[17]
--operation mode is normal

K41_reg_o[17]_lut_out = AB1L741Q & K02_reg_o[17];
K41_reg_o[17] = DFFEA(K41_reg_o[17]_lut_out, RB1__clk0, rst_n, , !C1L3Q, , );


--CB1L3 is dispatch:cmd0|dispatch_wishbone:wishbone|addr_o[1]~14
--operation mode is normal

CB1L3 = CB1L57Q & K41_reg_o[17];


--J1L01 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|row_order_wren~4
--operation mode is normal

J1L01 = J1L2Q & A1L682 & A1L082 & !CB1L3;


--V1_ram_rom_incr_write_addr_reg is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_write_addr_reg
--operation mode is normal

V1_ram_rom_incr_write_addr_reg = AMPP_FUNCTION(!A1L5, V1_ram_rom_load_read_data, VCC);


--SB1_Q[2] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[2]
--operation mode is normal

SB1_Q[2] = AMPP_FUNCTION(!A1L5, SB2_Q[2], SB6_Q[2], SB3_Q[0], !G1L2, G1L91);


--V1L35 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~1
--operation mode is normal

V1L35 = AMPP_FUNCTION(V1_ram_rom_incr_write_addr_reg, SB1_Q[2]);


--DB1_q_b[0] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB1_q_b[0]_PORT_A_data_in = AB1L16;
DB1_q_b[0]_PORT_A_data_in_reg = DFFE(DB1_q_b[0]_PORT_A_data_in, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_A_address = BUS(AB1L55, AB1L65, AB1L75, AB1L85, AB1L95, AB1L06);
DB1_q_b[0]_PORT_A_address_reg = DFFE(DB1_q_b[0]_PORT_A_address, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_B_address = BUS(CB1L53, CB1L63, CB1L73, CB1L83, CB1L93, CB1L04);
DB1_q_b[0]_PORT_B_address_reg = DFFE(DB1_q_b[0]_PORT_B_address, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_A_write_enable = AB1L541Q;
DB1_q_b[0]_PORT_A_write_enable_reg = DFFE(DB1_q_b[0]_PORT_A_write_enable, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_PORT_B_read_enable = VCC;
DB1_q_b[0]_PORT_B_read_enable_reg = DFFE(DB1_q_b[0]_PORT_B_read_enable, DB1_q_b[0]_clock_0, , , );
DB1_q_b[0]_clock_0 = RB1__clk1;
DB1_q_b[0]_PORT_B_data_out = MEMORY(DB1_q_b[0]_PORT_A_data_in_reg, , DB1_q_b[0]_PORT_A_address_reg, DB1_q_b[0]_PORT_B_address_reg, DB1_q_b[0]_PORT_A_write_enable_reg, DB1_q_b[0]_PORT_B_read_enable_reg, , , DB1_q_b[0]_clock_0, , , , , );
DB1_q_b[0] = DB1_q_b[0]_PORT_B_data_out[0];


--CB1L14 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[0]~34
--operation mode is normal

CB1L14 = DB1_q_b[0] & CB1L57Q;


--Y01_safe_q[0] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[0]
--operation mode is arithmetic

Y01_safe_q[0]_lut_out = !Y01_safe_q[0];
Y01_safe_q[0]_reg_input = !L21L1 & Y01_safe_q[0]_lut_out;
Y01_safe_q[0] = DFFEA(Y01_safe_q[0]_reg_input, RB1__clk0, rst_n, , CB1_addr_ena, , );

--Y01L3 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

Y01L3 = CARRY(Y01_safe_q[0]);


--CB1L991 is dispatch:cmd0|dispatch_wishbone:wishbone|tga_o[0]~32
--operation mode is normal

CB1L991 = Y01_safe_q[0] & CB1L57Q;


--Y01_safe_q[1] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[1]
--operation mode is arithmetic

Y01_safe_q[1]_carry_eqn = Y01L3;
Y01_safe_q[1]_lut_out = Y01_safe_q[1] $ Y01_safe_q[1]_carry_eqn;
Y01_safe_q[1]_reg_input = !L21L1 & Y01_safe_q[1]_lut_out;
Y01_safe_q[1] = DFFEA(Y01_safe_q[1]_reg_input, RB1__clk0, rst_n, , CB1_addr_ena, , );

--Y01L5 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

Y01L5 = CARRY(!Y01L3 # !Y01_safe_q[1]);


--CB1L002 is dispatch:cmd0|dispatch_wishbone:wishbone|tga_o[1]~33
--operation mode is normal

CB1L002 = Y01_safe_q[1] & CB1L57Q;


--Y01_safe_q[2] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[2]
--operation mode is arithmetic

Y01_safe_q[2]_carry_eqn = Y01L5;
Y01_safe_q[2]_lut_out = Y01_safe_q[2] $ !Y01_safe_q[2]_carry_eqn;
Y01_safe_q[2]_reg_input = !L21L1 & Y01_safe_q[2]_lut_out;
Y01_safe_q[2] = DFFEA(Y01_safe_q[2]_reg_input, RB1__clk0, rst_n, , CB1_addr_ena, , );

--Y01L7 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

Y01L7 = CARRY(Y01_safe_q[2] & !Y01L5);


--CB1L102 is dispatch:cmd0|dispatch_wishbone:wishbone|tga_o[2]~34
--operation mode is normal

CB1L102 = Y01_safe_q[2] & CB1L57Q;


--Y01_safe_q[3] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[3]
--operation mode is arithmetic

Y01_safe_q[3]_carry_eqn = Y01L7;
Y01_safe_q[3]_lut_out = Y01_safe_q[3] $ Y01_safe_q[3]_carry_eqn;
Y01_safe_q[3]_reg_input = !L21L1 & Y01_safe_q[3]_lut_out;
Y01_safe_q[3] = DFFEA(Y01_safe_q[3]_reg_input, RB1__clk0, rst_n, , CB1_addr_ena, , );

--Y01L9 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

Y01L9 = CARRY(!Y01L7 # !Y01_safe_q[3]);


--CB1L202 is dispatch:cmd0|dispatch_wishbone:wishbone|tga_o[3]~35
--operation mode is normal

CB1L202 = Y01_safe_q[3] & CB1L57Q;


--Y01_safe_q[4] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[4]
--operation mode is arithmetic

Y01_safe_q[4]_carry_eqn = Y01L9;
Y01_safe_q[4]_lut_out = Y01_safe_q[4] $ !Y01_safe_q[4]_carry_eqn;
Y01_safe_q[4]_reg_input = !L21L1 & Y01_safe_q[4]_lut_out;
Y01_safe_q[4] = DFFEA(Y01_safe_q[4]_reg_input, RB1__clk0, rst_n, , CB1_addr_ena, , );

--Y01L11 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

Y01L11 = CARRY(Y01_safe_q[4] & !Y01L9);


--CB1L302 is dispatch:cmd0|dispatch_wishbone:wishbone|tga_o[4]~36
--operation mode is normal

CB1L302 = Y01_safe_q[4] & CB1L57Q;


--Y01_safe_q[5] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[5]
--operation mode is arithmetic

Y01_safe_q[5]_carry_eqn = Y01L11;
Y01_safe_q[5]_lut_out = Y01_safe_q[5] $ Y01_safe_q[5]_carry_eqn;
Y01_safe_q[5]_reg_input = !L21L1 & Y01_safe_q[5]_lut_out;
Y01_safe_q[5] = DFFEA(Y01_safe_q[5]_reg_input, RB1__clk0, rst_n, , CB1_addr_ena, , );

--Y01L31 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

Y01L31 = CARRY(!Y01L11 # !Y01_safe_q[5]);


--CB1L402 is dispatch:cmd0|dispatch_wishbone:wishbone|tga_o[5]~37
--operation mode is normal

CB1L402 = Y01_safe_q[5] & CB1L57Q;


--V1_ram_rom_data_reg[0] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]
--operation mode is normal

V1_ram_rom_data_reg[0] = AMPP_FUNCTION(!A1L5, V1_ram_rom_data_reg[0], V1_ram_rom_data_reg[1], U1_q_b[0], V1L01, VCC, V1L9);


--Y1_safe_q[0] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_addr_reg_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]
--operation mode is arithmetic

Y1_safe_q[0] = AMPP_FUNCTION(!A1L5, Y1_safe_q[0], V1L31, !SB1_Q[0], V1_ram_rom_incr_addr);

--Y1L3 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_addr_reg_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

Y1L3 = AMPP_FUNCTION(Y1_safe_q[0]);


--Y1_safe_q[1] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_addr_reg_rtl_0|alt_counter_stratix:wysi_counter|safe_q[1]
--operation mode is arithmetic

Y1_safe_q[1] = AMPP_FUNCTION(!A1L5, Y1_safe_q[1], V1L41, !SB1_Q[0], V1_ram_rom_incr_addr, Y1L3);

--Y1L5 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_addr_reg_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

Y1L5 = AMPP_FUNCTION(Y1_safe_q[1], Y1L3);


--Y1_safe_q[2] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_addr_reg_rtl_0|alt_counter_stratix:wysi_counter|safe_q[2]
--operation mode is arithmetic

Y1_safe_q[2] = AMPP_FUNCTION(!A1L5, Y1_safe_q[2], V1L51, !SB1_Q[0], V1_ram_rom_incr_addr, Y1L5);

--Y1L7 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_addr_reg_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

Y1L7 = AMPP_FUNCTION(Y1_safe_q[2], Y1L5);


--Y1_safe_q[3] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_addr_reg_rtl_0|alt_counter_stratix:wysi_counter|safe_q[3]
--operation mode is arithmetic

Y1_safe_q[3] = AMPP_FUNCTION(!A1L5, Y1_safe_q[3], V1L61, !SB1_Q[0], V1_ram_rom_incr_addr, Y1L7);

--Y1L9 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_addr_reg_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

Y1L9 = AMPP_FUNCTION(Y1_safe_q[3], Y1L7);


--Y1_safe_q[4] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_addr_reg_rtl_0|alt_counter_stratix:wysi_counter|safe_q[4]
--operation mode is arithmetic

Y1_safe_q[4] = AMPP_FUNCTION(!A1L5, Y1_safe_q[4], V1L71, !SB1_Q[0], V1_ram_rom_incr_addr, Y1L9);

--Y1L11 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_addr_reg_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

Y1L11 = AMPP_FUNCTION(Y1_safe_q[4], Y1L9);


--Y1_safe_q[5] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_addr_reg_rtl_0|alt_counter_stratix:wysi_counter|safe_q[5]
--operation mode is normal

Y1_safe_q[5] = AMPP_FUNCTION(!A1L5, Y1_safe_q[5], V1L81, !SB1_Q[0], V1_ram_rom_incr_addr, Y1L11);


--DB1_q_b[1] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB1_q_b[1]_PORT_A_data_in = AB1L26;
DB1_q_b[1]_PORT_A_data_in_reg = DFFE(DB1_q_b[1]_PORT_A_data_in, DB1_q_b[1]_clock_0, , , );
DB1_q_b[1]_PORT_A_address = BUS(AB1L55, AB1L65, AB1L75, AB1L85, AB1L95, AB1L06);
DB1_q_b[1]_PORT_A_address_reg = DFFE(DB1_q_b[1]_PORT_A_address, DB1_q_b[1]_clock_0, , , );
DB1_q_b[1]_PORT_B_address = BUS(CB1L53, CB1L63, CB1L73, CB1L83, CB1L93, CB1L04);
DB1_q_b[1]_PORT_B_address_reg = DFFE(DB1_q_b[1]_PORT_B_address, DB1_q_b[1]_clock_0, , , );
DB1_q_b[1]_PORT_A_write_enable = AB1L541Q;
DB1_q_b[1]_PORT_A_write_enable_reg = DFFE(DB1_q_b[1]_PORT_A_write_enable, DB1_q_b[1]_clock_0, , , );
DB1_q_b[1]_PORT_B_read_enable = VCC;
DB1_q_b[1]_PORT_B_read_enable_reg = DFFE(DB1_q_b[1]_PORT_B_read_enable, DB1_q_b[1]_clock_0, , , );
DB1_q_b[1]_clock_0 = RB1__clk1;
DB1_q_b[1]_PORT_B_data_out = MEMORY(DB1_q_b[1]_PORT_A_data_in_reg, , DB1_q_b[1]_PORT_A_address_reg, DB1_q_b[1]_PORT_B_address_reg, DB1_q_b[1]_PORT_A_write_enable_reg, DB1_q_b[1]_PORT_B_read_enable_reg, , , DB1_q_b[1]_clock_0, , , , , );
DB1_q_b[1] = DB1_q_b[1]_PORT_B_data_out[0];


--CB1L24 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[1]~35
--operation mode is normal

CB1L24 = DB1_q_b[1] & CB1L57Q;


--V1_ram_rom_data_reg[1] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]
--operation mode is normal

V1_ram_rom_data_reg[1] = AMPP_FUNCTION(!A1L5, V1_ram_rom_data_reg[1], V1_ram_rom_data_reg[2], U1_q_b[1], V1L01, VCC, V1L9);


--DB1_q_b[2] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB1_q_b[2]_PORT_A_data_in = AB1L36;
DB1_q_b[2]_PORT_A_data_in_reg = DFFE(DB1_q_b[2]_PORT_A_data_in, DB1_q_b[2]_clock_0, , , );
DB1_q_b[2]_PORT_A_address = BUS(AB1L55, AB1L65, AB1L75, AB1L85, AB1L95, AB1L06);
DB1_q_b[2]_PORT_A_address_reg = DFFE(DB1_q_b[2]_PORT_A_address, DB1_q_b[2]_clock_0, , , );
DB1_q_b[2]_PORT_B_address = BUS(CB1L53, CB1L63, CB1L73, CB1L83, CB1L93, CB1L04);
DB1_q_b[2]_PORT_B_address_reg = DFFE(DB1_q_b[2]_PORT_B_address, DB1_q_b[2]_clock_0, , , );
DB1_q_b[2]_PORT_A_write_enable = AB1L541Q;
DB1_q_b[2]_PORT_A_write_enable_reg = DFFE(DB1_q_b[2]_PORT_A_write_enable, DB1_q_b[2]_clock_0, , , );
DB1_q_b[2]_PORT_B_read_enable = VCC;
DB1_q_b[2]_PORT_B_read_enable_reg = DFFE(DB1_q_b[2]_PORT_B_read_enable, DB1_q_b[2]_clock_0, , , );
DB1_q_b[2]_clock_0 = RB1__clk1;
DB1_q_b[2]_PORT_B_data_out = MEMORY(DB1_q_b[2]_PORT_A_data_in_reg, , DB1_q_b[2]_PORT_A_address_reg, DB1_q_b[2]_PORT_B_address_reg, DB1_q_b[2]_PORT_A_write_enable_reg, DB1_q_b[2]_PORT_B_read_enable_reg, , , DB1_q_b[2]_clock_0, , , , , );
DB1_q_b[2] = DB1_q_b[2]_PORT_B_data_out[0];


--CB1L34 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[2]~36
--operation mode is normal

CB1L34 = DB1_q_b[2] & CB1L57Q;


--V1_ram_rom_data_reg[2] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]
--operation mode is normal

V1_ram_rom_data_reg[2] = AMPP_FUNCTION(!A1L5, V1_ram_rom_data_reg[2], V1_ram_rom_data_reg[3], U1_q_b[2], V1L01, VCC, V1L9);


--DB1_q_b[3] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB1_q_b[3]_PORT_A_data_in = AB1L46;
DB1_q_b[3]_PORT_A_data_in_reg = DFFE(DB1_q_b[3]_PORT_A_data_in, DB1_q_b[3]_clock_0, , , );
DB1_q_b[3]_PORT_A_address = BUS(AB1L55, AB1L65, AB1L75, AB1L85, AB1L95, AB1L06);
DB1_q_b[3]_PORT_A_address_reg = DFFE(DB1_q_b[3]_PORT_A_address, DB1_q_b[3]_clock_0, , , );
DB1_q_b[3]_PORT_B_address = BUS(CB1L53, CB1L63, CB1L73, CB1L83, CB1L93, CB1L04);
DB1_q_b[3]_PORT_B_address_reg = DFFE(DB1_q_b[3]_PORT_B_address, DB1_q_b[3]_clock_0, , , );
DB1_q_b[3]_PORT_A_write_enable = AB1L541Q;
DB1_q_b[3]_PORT_A_write_enable_reg = DFFE(DB1_q_b[3]_PORT_A_write_enable, DB1_q_b[3]_clock_0, , , );
DB1_q_b[3]_PORT_B_read_enable = VCC;
DB1_q_b[3]_PORT_B_read_enable_reg = DFFE(DB1_q_b[3]_PORT_B_read_enable, DB1_q_b[3]_clock_0, , , );
DB1_q_b[3]_clock_0 = RB1__clk1;
DB1_q_b[3]_PORT_B_data_out = MEMORY(DB1_q_b[3]_PORT_A_data_in_reg, , DB1_q_b[3]_PORT_A_address_reg, DB1_q_b[3]_PORT_B_address_reg, DB1_q_b[3]_PORT_A_write_enable_reg, DB1_q_b[3]_PORT_B_read_enable_reg, , , DB1_q_b[3]_clock_0, , , , , );
DB1_q_b[3] = DB1_q_b[3]_PORT_B_data_out[0];


--CB1L44 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[3]~37
--operation mode is normal

CB1L44 = DB1_q_b[3] & CB1L57Q;


--V1_ram_rom_data_reg[3] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]
--operation mode is normal

V1_ram_rom_data_reg[3] = AMPP_FUNCTION(!A1L5, V1_ram_rom_data_reg[3], V1_ram_rom_data_reg[4], U1_q_b[3], V1L01, VCC, V1L9);


--PB1L96Q is frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state~20
--operation mode is normal

PB1L96Q_lut_out = PB1L96Q # lvds_sync;
PB1L96Q = DFFEA(PB1L96Q_lut_out, RB1__clk0, !QB1_resync_req_o, , , , );


--Y31_safe_q[1] is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:row_dwell_cntr|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[1]
--operation mode is arithmetic

Y31_safe_q[1]_carry_eqn = Y31L3;
Y31_safe_q[1]_lut_out = Y31_safe_q[1] $ Y31_safe_q[1]_carry_eqn;
Y31_safe_q[1]_reg_input = !PB1L28 & Y31_safe_q[1]_lut_out;
Y31_safe_q[1] = DFFEA(Y31_safe_q[1]_reg_input, RB1__clk0, !PB1L48, , , , );

--Y31L5 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:row_dwell_cntr|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

Y31L5 = CARRY(!Y31L3 # !Y31_safe_q[1]);


--Y31_safe_q[0] is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:row_dwell_cntr|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[0]
--operation mode is arithmetic

Y31_safe_q[0]_lut_out = !Y31_safe_q[0];
Y31_safe_q[0]_reg_input = !PB1L28 & Y31_safe_q[0]_lut_out;
Y31_safe_q[0] = DFFEA(Y31_safe_q[0]_reg_input, RB1__clk0, !PB1L48, , , , );

--Y31L3 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:row_dwell_cntr|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

Y31L3 = CARRY(Y31_safe_q[0]);


--Y31_safe_q[5] is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:row_dwell_cntr|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[5]
--operation mode is normal

Y31_safe_q[5]_carry_eqn = Y31L11;
Y31_safe_q[5]_lut_out = Y31_safe_q[5] $ Y31_safe_q[5]_carry_eqn;
Y31_safe_q[5]_reg_input = !PB1L28 & Y31_safe_q[5]_lut_out;
Y31_safe_q[5] = DFFEA(Y31_safe_q[5]_reg_input, RB1__clk0, !PB1L48, , , , );


--Y31_safe_q[4] is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:row_dwell_cntr|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[4]
--operation mode is arithmetic

Y31_safe_q[4]_carry_eqn = Y31L9;
Y31_safe_q[4]_lut_out = Y31_safe_q[4] $ !Y31_safe_q[4]_carry_eqn;
Y31_safe_q[4]_reg_input = !PB1L28 & Y31_safe_q[4]_lut_out;
Y31_safe_q[4] = DFFEA(Y31_safe_q[4]_reg_input, RB1__clk0, !PB1L48, , , , );

--Y31L11 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:row_dwell_cntr|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

Y31L11 = CARRY(Y31_safe_q[4] & !Y31L9);


--Y31_safe_q[3] is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:row_dwell_cntr|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[3]
--operation mode is arithmetic

Y31_safe_q[3]_carry_eqn = Y31L7;
Y31_safe_q[3]_lut_out = Y31_safe_q[3] $ Y31_safe_q[3]_carry_eqn;
Y31_safe_q[3]_reg_input = !PB1L28 & Y31_safe_q[3]_lut_out;
Y31_safe_q[3] = DFFEA(Y31_safe_q[3]_reg_input, RB1__clk0, !PB1L48, , , , );

--Y31L9 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:row_dwell_cntr|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

Y31L9 = CARRY(!Y31L7 # !Y31_safe_q[3]);


--Y31_safe_q[2] is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:row_dwell_cntr|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[2]
--operation mode is arithmetic

Y31_safe_q[2]_carry_eqn = Y31L5;
Y31_safe_q[2]_lut_out = Y31_safe_q[2] $ !Y31_safe_q[2]_carry_eqn;
Y31_safe_q[2]_reg_input = !PB1L28 & Y31_safe_q[2]_lut_out;
Y31_safe_q[2] = DFFEA(Y31_safe_q[2]_reg_input, RB1__clk0, !PB1L48, , , , );

--Y31L7 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:row_dwell_cntr|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

Y31L7 = CARRY(Y31_safe_q[2] & !Y31L5);


--PB1L18 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~294
--operation mode is normal

PB1L18 = Y31_safe_q[5] & Y31_safe_q[4] & Y31_safe_q[3] & Y31_safe_q[2];


--PB1L09 is frame_timing:frame_timing_slave|frame_timing_core:ftc|row_en_o~267
--operation mode is normal

PB1L09 = PB1L96Q & (!PB1L18 # !Y31_safe_q[0] # !Y31_safe_q[1]);


--PB1L36 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~35
--operation mode is normal

PB1L36_carry_eqn = PB1L26;
PB1L36 = K72_reg_o[31] $ !PB1L36_carry_eqn;


--PB1L08 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~248
--operation mode is normal

PB1L08_carry_eqn = PB1L87;
PB1L08 = Y31_safe_q[5] & PB1L11 & PB1L08_carry_eqn # !Y31_safe_q[5] & (PB1L11 # PB1L08_carry_eqn);


--PB1L31 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~10
--operation mode is arithmetic

PB1L31_carry_eqn = PB1L21;
PB1L31 = K72_reg_o[6] $ PB1L31_carry_eqn;

--PB1L41 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~10COUT
--operation mode is arithmetic

PB1L41 = CARRY(K72_reg_o[6] # !PB1L21);


--PB1L51 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~11
--operation mode is arithmetic

PB1L51_carry_eqn = PB1L41;
PB1L51 = K72_reg_o[7] $ !PB1L51_carry_eqn;

--PB1L61 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~11COUT
--operation mode is arithmetic

PB1L61 = CARRY(!K72_reg_o[7] & !PB1L41);


--PB1L71 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~12
--operation mode is arithmetic

PB1L71_carry_eqn = PB1L61;
PB1L71 = K72_reg_o[8] $ PB1L71_carry_eqn;

--PB1L81 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~12COUT
--operation mode is arithmetic

PB1L81 = CARRY(K72_reg_o[8] # !PB1L61);


--PB1L19 is frame_timing:frame_timing_slave|frame_timing_core:ftc|row_en_o~268
--operation mode is normal

PB1L19 = !PB1L08 & !PB1L31 & !PB1L51 & !PB1L71;


--PB1L91 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~13
--operation mode is arithmetic

PB1L91_carry_eqn = PB1L81;
PB1L91 = K72_reg_o[9] $ !PB1L91_carry_eqn;

--PB1L02 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~13COUT
--operation mode is arithmetic

PB1L02 = CARRY(!K72_reg_o[9] & !PB1L81);


--PB1L12 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~14
--operation mode is arithmetic

PB1L12_carry_eqn = PB1L02;
PB1L12 = K72_reg_o[10] $ PB1L12_carry_eqn;

--PB1L22 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~14COUT
--operation mode is arithmetic

PB1L22 = CARRY(K72_reg_o[10] # !PB1L02);


--PB1L32 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~15
--operation mode is arithmetic

PB1L32_carry_eqn = PB1L22;
PB1L32 = K72_reg_o[11] $ !PB1L32_carry_eqn;

--PB1L42 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~15COUT
--operation mode is arithmetic

PB1L42 = CARRY(!K72_reg_o[11] & !PB1L22);


--PB1L52 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~16
--operation mode is arithmetic

PB1L52_carry_eqn = PB1L42;
PB1L52 = K72_reg_o[12] $ PB1L52_carry_eqn;

--PB1L62 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~16COUT
--operation mode is arithmetic

PB1L62 = CARRY(K72_reg_o[12] # !PB1L42);


--PB1L29 is frame_timing:frame_timing_slave|frame_timing_core:ftc|row_en_o~269
--operation mode is normal

PB1L29 = !PB1L91 & !PB1L12 & !PB1L32 & !PB1L52;


--PB1L72 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~17
--operation mode is arithmetic

PB1L72_carry_eqn = PB1L62;
PB1L72 = K72_reg_o[13] $ !PB1L72_carry_eqn;

--PB1L82 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~17COUT
--operation mode is arithmetic

PB1L82 = CARRY(!K72_reg_o[13] & !PB1L62);


--PB1L92 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~18
--operation mode is arithmetic

PB1L92_carry_eqn = PB1L82;
PB1L92 = K72_reg_o[14] $ PB1L92_carry_eqn;

--PB1L03 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~18COUT
--operation mode is arithmetic

PB1L03 = CARRY(K72_reg_o[14] # !PB1L82);


--PB1L13 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~19
--operation mode is arithmetic

PB1L13_carry_eqn = PB1L03;
PB1L13 = K72_reg_o[15] $ !PB1L13_carry_eqn;

--PB1L23 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~19COUT
--operation mode is arithmetic

PB1L23 = CARRY(!K72_reg_o[15] & !PB1L03);


--PB1L33 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~20
--operation mode is arithmetic

PB1L33_carry_eqn = PB1L23;
PB1L33 = K72_reg_o[16] $ PB1L33_carry_eqn;

--PB1L43 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~20COUT
--operation mode is arithmetic

PB1L43 = CARRY(K72_reg_o[16] # !PB1L23);


--PB1L39 is frame_timing:frame_timing_slave|frame_timing_core:ftc|row_en_o~270
--operation mode is normal

PB1L39 = !PB1L72 & !PB1L92 & !PB1L13 & !PB1L33;


--PB1L53 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~21
--operation mode is arithmetic

PB1L53_carry_eqn = PB1L43;
PB1L53 = K72_reg_o[17] $ !PB1L53_carry_eqn;

--PB1L63 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~21COUT
--operation mode is arithmetic

PB1L63 = CARRY(!K72_reg_o[17] & !PB1L43);


--PB1L73 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~22
--operation mode is arithmetic

PB1L73_carry_eqn = PB1L63;
PB1L73 = K72_reg_o[18] $ PB1L73_carry_eqn;

--PB1L83 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~22COUT
--operation mode is arithmetic

PB1L83 = CARRY(K72_reg_o[18] # !PB1L63);


--PB1L93 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~23
--operation mode is arithmetic

PB1L93_carry_eqn = PB1L83;
PB1L93 = K72_reg_o[19] $ !PB1L93_carry_eqn;

--PB1L04 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~23COUT
--operation mode is arithmetic

PB1L04 = CARRY(!K72_reg_o[19] & !PB1L83);


--PB1L14 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~24
--operation mode is arithmetic

PB1L14_carry_eqn = PB1L04;
PB1L14 = K72_reg_o[20] $ PB1L14_carry_eqn;

--PB1L24 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~24COUT
--operation mode is arithmetic

PB1L24 = CARRY(K72_reg_o[20] # !PB1L04);


--PB1L49 is frame_timing:frame_timing_slave|frame_timing_core:ftc|row_en_o~271
--operation mode is normal

PB1L49 = !PB1L53 & !PB1L73 & !PB1L93 & !PB1L14;


--PB1L59 is frame_timing:frame_timing_slave|frame_timing_core:ftc|row_en_o~272
--operation mode is normal

PB1L59 = PB1L19 & PB1L29 & PB1L39 & PB1L49;


--PB1L34 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~25
--operation mode is arithmetic

PB1L34_carry_eqn = PB1L24;
PB1L34 = K72_reg_o[21] $ !PB1L34_carry_eqn;

--PB1L44 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~25COUT
--operation mode is arithmetic

PB1L44 = CARRY(!K72_reg_o[21] & !PB1L24);


--PB1L54 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~26
--operation mode is arithmetic

PB1L54_carry_eqn = PB1L44;
PB1L54 = K72_reg_o[22] $ PB1L54_carry_eqn;

--PB1L64 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~26COUT
--operation mode is arithmetic

PB1L64 = CARRY(K72_reg_o[22] # !PB1L44);


--PB1L74 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~27
--operation mode is arithmetic

PB1L74_carry_eqn = PB1L64;
PB1L74 = K72_reg_o[23] $ !PB1L74_carry_eqn;

--PB1L84 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~27COUT
--operation mode is arithmetic

PB1L84 = CARRY(!K72_reg_o[23] & !PB1L64);


--PB1L94 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~28
--operation mode is arithmetic

PB1L94_carry_eqn = PB1L84;
PB1L94 = K72_reg_o[24] $ PB1L94_carry_eqn;

--PB1L05 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~28COUT
--operation mode is arithmetic

PB1L05 = CARRY(K72_reg_o[24] # !PB1L84);


--PB1L69 is frame_timing:frame_timing_slave|frame_timing_core:ftc|row_en_o~273
--operation mode is normal

PB1L69 = !PB1L34 & !PB1L54 & !PB1L74 & !PB1L94;


--PB1L15 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~29
--operation mode is arithmetic

PB1L15_carry_eqn = PB1L05;
PB1L15 = K72_reg_o[25] $ !PB1L15_carry_eqn;

--PB1L25 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~29COUT
--operation mode is arithmetic

PB1L25 = CARRY(!K72_reg_o[25] & !PB1L05);


--PB1L35 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~30
--operation mode is arithmetic

PB1L35_carry_eqn = PB1L25;
PB1L35 = K72_reg_o[26] $ PB1L35_carry_eqn;

--PB1L45 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~30COUT
--operation mode is arithmetic

PB1L45 = CARRY(K72_reg_o[26] # !PB1L25);


--PB1L55 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~31
--operation mode is arithmetic

PB1L55_carry_eqn = PB1L45;
PB1L55 = K72_reg_o[27] $ !PB1L55_carry_eqn;

--PB1L65 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~31COUT
--operation mode is arithmetic

PB1L65 = CARRY(!K72_reg_o[27] & !PB1L45);


--PB1L75 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~32
--operation mode is arithmetic

PB1L75_carry_eqn = PB1L65;
PB1L75 = K72_reg_o[28] $ PB1L75_carry_eqn;

--PB1L85 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~32COUT
--operation mode is arithmetic

PB1L85 = CARRY(K72_reg_o[28] # !PB1L65);


--PB1L79 is frame_timing:frame_timing_slave|frame_timing_core:ftc|row_en_o~274
--operation mode is normal

PB1L79 = !PB1L15 & !PB1L35 & !PB1L55 & !PB1L75;


--PB1L95 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~33
--operation mode is arithmetic

PB1L95_carry_eqn = PB1L85;
PB1L95 = K72_reg_o[29] $ !PB1L95_carry_eqn;

--PB1L06 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~33COUT
--operation mode is arithmetic

PB1L06 = CARRY(!K72_reg_o[29] & !PB1L85);


--PB1L16 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~34
--operation mode is arithmetic

PB1L16_carry_eqn = PB1L06;
PB1L16 = K72_reg_o[30] $ PB1L16_carry_eqn;

--PB1L26 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~34COUT
--operation mode is arithmetic

PB1L26 = CARRY(K72_reg_o[30] # !PB1L06);


--PB1L89 is frame_timing:frame_timing_slave|frame_timing_core:ftc|row_en_o~275
--operation mode is normal

PB1L89 = PB1L69 & PB1L79 & !PB1L95 & !PB1L16;


--PB1L99 is frame_timing:frame_timing_slave|frame_timing_core:ftc|row_en_o~276
--operation mode is normal

PB1L99 = PB1L09 & (PB1L36 # PB1L59 & PB1L89);


--DB1_q_b[5] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB1_q_b[5]_PORT_A_data_in = AB1L66;
DB1_q_b[5]_PORT_A_data_in_reg = DFFE(DB1_q_b[5]_PORT_A_data_in, DB1_q_b[5]_clock_0, , , );
DB1_q_b[5]_PORT_A_address = BUS(AB1L55, AB1L65, AB1L75, AB1L85, AB1L95, AB1L06);
DB1_q_b[5]_PORT_A_address_reg = DFFE(DB1_q_b[5]_PORT_A_address, DB1_q_b[5]_clock_0, , , );
DB1_q_b[5]_PORT_B_address = BUS(CB1L53, CB1L63, CB1L73, CB1L83, CB1L93, CB1L04);
DB1_q_b[5]_PORT_B_address_reg = DFFE(DB1_q_b[5]_PORT_B_address, DB1_q_b[5]_clock_0, , , );
DB1_q_b[5]_PORT_A_write_enable = AB1L541Q;
DB1_q_b[5]_PORT_A_write_enable_reg = DFFE(DB1_q_b[5]_PORT_A_write_enable, DB1_q_b[5]_clock_0, , , );
DB1_q_b[5]_PORT_B_read_enable = VCC;
DB1_q_b[5]_PORT_B_read_enable_reg = DFFE(DB1_q_b[5]_PORT_B_read_enable, DB1_q_b[5]_clock_0, , , );
DB1_q_b[5]_clock_0 = RB1__clk1;
DB1_q_b[5]_PORT_B_data_out = MEMORY(DB1_q_b[5]_PORT_A_data_in_reg, , DB1_q_b[5]_PORT_A_address_reg, DB1_q_b[5]_PORT_B_address_reg, DB1_q_b[5]_PORT_A_write_enable_reg, DB1_q_b[5]_PORT_B_read_enable_reg, , , DB1_q_b[5]_clock_0, , , , , );
DB1_q_b[5] = DB1_q_b[5]_PORT_B_data_out[0];


--CB1L64 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[5]~33
--operation mode is normal

CB1L64 = DB1_q_b[5] & CB1L57Q;


--V1_ram_rom_data_reg[5] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]
--operation mode is normal

V1_ram_rom_data_reg[5] = AMPP_FUNCTION(!A1L5, V1_ram_rom_data_reg[5], V1_ram_rom_data_reg[6], U1_q_b[5], V1L01, VCC, V1L9);


--DB1_q_b[4] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB1_q_b[4]_PORT_A_data_in = AB1L56;
DB1_q_b[4]_PORT_A_data_in_reg = DFFE(DB1_q_b[4]_PORT_A_data_in, DB1_q_b[4]_clock_0, , , );
DB1_q_b[4]_PORT_A_address = BUS(AB1L55, AB1L65, AB1L75, AB1L85, AB1L95, AB1L06);
DB1_q_b[4]_PORT_A_address_reg = DFFE(DB1_q_b[4]_PORT_A_address, DB1_q_b[4]_clock_0, , , );
DB1_q_b[4]_PORT_B_address = BUS(CB1L53, CB1L63, CB1L73, CB1L83, CB1L93, CB1L04);
DB1_q_b[4]_PORT_B_address_reg = DFFE(DB1_q_b[4]_PORT_B_address, DB1_q_b[4]_clock_0, , , );
DB1_q_b[4]_PORT_A_write_enable = AB1L541Q;
DB1_q_b[4]_PORT_A_write_enable_reg = DFFE(DB1_q_b[4]_PORT_A_write_enable, DB1_q_b[4]_clock_0, , , );
DB1_q_b[4]_PORT_B_read_enable = VCC;
DB1_q_b[4]_PORT_B_read_enable_reg = DFFE(DB1_q_b[4]_PORT_B_read_enable, DB1_q_b[4]_clock_0, , , );
DB1_q_b[4]_clock_0 = RB1__clk1;
DB1_q_b[4]_PORT_B_data_out = MEMORY(DB1_q_b[4]_PORT_A_data_in_reg, , DB1_q_b[4]_PORT_A_address_reg, DB1_q_b[4]_PORT_B_address_reg, DB1_q_b[4]_PORT_A_write_enable_reg, DB1_q_b[4]_PORT_B_read_enable_reg, , , DB1_q_b[4]_clock_0, , , , , );
DB1_q_b[4] = DB1_q_b[4]_PORT_B_data_out[0];


--CB1L54 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[4]~32
--operation mode is normal

CB1L54 = DB1_q_b[4] & CB1L57Q;


--V1_ram_rom_data_reg[4] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]
--operation mode is normal

V1_ram_rom_data_reg[4] = AMPP_FUNCTION(!A1L5, V1_ram_rom_data_reg[4], V1_ram_rom_data_reg[5], U1_q_b[4], V1L01, VCC, V1L9);


--E1L01Q is leds:leds_slave|pres_state~21
--operation mode is normal

E1L01Q_lut_out = CB1L57Q & CB1L97 & E1L61 & !E1L9Q;
E1L01Q = DFFEA(E1L01Q_lut_out, RB1__clk0, rst_n, , , , );


--E1L4 is leds:leds_slave|led_data[0]~2
--operation mode is normal

E1L4 = DB1_q_b[0] & CB1L57Q & E1L01Q;


--E1L6 is leds:leds_slave|led_data[1]~1
--operation mode is normal

E1L6 = DB1_q_b[1] & CB1L57Q & E1L01Q;


--E1L8 is leds:leds_slave|led_data[2]~0
--operation mode is normal

E1L8 = DB1_q_b[2] & CB1L57Q & E1L01Q;


--CB1L67Q is dispatch:cmd0|dispatch_wishbone:wishbone|pres_state~22
--operation mode is normal

CB1L67Q_lut_out = CB1L57Q & A1L192 & CB1L591 & CB1L891;
CB1L67Q = DFFEA(CB1L67Q_lut_out, RB1__clk0, rst_n, , , , );


--Y11L07 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]~607
--operation mode is normal

Y11L07 = Y11_safe_q[17] & Y11_safe_q[15] & Y11_safe_q[13] & Y11_safe_q[12];


--Y11L17 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]~608
--operation mode is normal

Y11L17 = Y11_safe_q[11] & Y11_safe_q[10] & Y11_safe_q[9] & Y11_safe_q[8];


--Y11L27 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]~609
--operation mode is normal

Y11L27 = Y11_safe_q[5] & Y11L07 & Y11L17;


--CB1_timer_rst is dispatch:cmd0|dispatch_wishbone:wishbone|timer_rst
--operation mode is normal

CB1_timer_rst = CB1L57Q # CB1L67Q # Y11L96 & Y11L27;


--NB1L52 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~186
--operation mode is normal

NB1L52 = Y11_safe_q[5] & !CB1_timer_rst;


--NB1_\timer:clk_count[3] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|\timer:clk_count[3]
--operation mode is normal

NB1_\timer:clk_count[3]_lut_out = NB1L31;
NB1_\timer:clk_count[3] = DFFEA(NB1_\timer:clk_count[3]_lut_out, RB1__clk0, VCC, , , , );


--NB1_\timer:clk_count[5] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|\timer:clk_count[5]
--operation mode is normal

NB1_\timer:clk_count[5]_lut_out = NB1L71 & NB1L81;
NB1_\timer:clk_count[5] = DFFEA(NB1_\timer:clk_count[5]_lut_out, RB1__clk0, VCC, , , , );


--NB1_\timer:clk_count[4] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|\timer:clk_count[4]
--operation mode is normal

NB1_\timer:clk_count[4]_lut_out = NB1L51 & NB1L81;
NB1_\timer:clk_count[4] = DFFEA(NB1_\timer:clk_count[4]_lut_out, RB1__clk0, VCC, , , , );


--NB1_\timer:clk_count[0] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|\timer:clk_count[0]
--operation mode is normal

NB1_\timer:clk_count[0]_lut_out = NB1L7;
NB1_\timer:clk_count[0] = DFFEA(NB1_\timer:clk_count[0]_lut_out, RB1__clk0, VCC, , , , );


--NB1L91 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|reduce_nor~43
--operation mode is normal

NB1L91 = NB1_\timer:clk_count[3] # !NB1_\timer:clk_count[0] # !NB1_\timer:clk_count[4] # !NB1_\timer:clk_count[5];


--NB1_\timer:clk_count[2] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|\timer:clk_count[2]
--operation mode is normal

NB1_\timer:clk_count[2]_lut_out = NB1L11;
NB1_\timer:clk_count[2] = DFFEA(NB1_\timer:clk_count[2]_lut_out, RB1__clk0, VCC, , , , );


--NB1_\timer:clk_count[1] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|\timer:clk_count[1]
--operation mode is normal

NB1_\timer:clk_count[1]_lut_out = NB1L9 & NB1L81;
NB1_\timer:clk_count[1] = DFFEA(NB1_\timer:clk_count[1]_lut_out, RB1__clk0, VCC, , , , );


--NB1L81 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|reduce_nor~0
--operation mode is normal

NB1L81 = CB1_timer_rst # NB1L91 # NB1_\timer:clk_count[2] # NB1_\timer:clk_count[1];


--NB1L73 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~198
--operation mode is normal

NB1L73 = Y11_safe_q[17] & !CB1_timer_rst;


--NB1L53 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~196
--operation mode is normal

NB1L53 = Y11_safe_q[15] & !CB1_timer_rst;


--NB1L33 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~194
--operation mode is normal

NB1L33 = Y11_safe_q[13] & !CB1_timer_rst;


--NB1L23 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~193
--operation mode is normal

NB1L23 = Y11_safe_q[12] & !CB1_timer_rst;


--NB1L13 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~192
--operation mode is normal

NB1L13 = Y11_safe_q[11] & !CB1_timer_rst;


--NB1L03 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~191
--operation mode is normal

NB1L03 = Y11_safe_q[10] & !CB1_timer_rst;


--NB1L92 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~190
--operation mode is normal

NB1L92 = Y11_safe_q[9] & !CB1_timer_rst;


--NB1L82 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~189
--operation mode is normal

NB1L82 = Y11_safe_q[8] & !CB1_timer_rst;


--NB1L94 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~210
--operation mode is normal

NB1L94 = Y11_safe_q[29] & !CB1_timer_rst;


--NB1L84 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~209
--operation mode is normal

NB1L84 = Y11_safe_q[28] & !CB1_timer_rst;


--NB1L74 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~208
--operation mode is normal

NB1L74 = Y11_safe_q[27] & !CB1_timer_rst;


--NB1L64 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~207
--operation mode is normal

NB1L64 = Y11_safe_q[26] & !CB1_timer_rst;


--NB1L54 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~206
--operation mode is normal

NB1L54 = Y11_safe_q[25] & !CB1_timer_rst;


--NB1L44 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~205
--operation mode is normal

NB1L44 = Y11_safe_q[24] & !CB1_timer_rst;


--NB1L34 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~204
--operation mode is normal

NB1L34 = Y11_safe_q[23] & !CB1_timer_rst;


--NB1L24 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~203
--operation mode is normal

NB1L24 = Y11_safe_q[22] & !CB1_timer_rst;


--NB1L14 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~202
--operation mode is normal

NB1L14 = Y11_safe_q[21] & !CB1_timer_rst;


--NB1L04 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~201
--operation mode is normal

NB1L04 = Y11_safe_q[20] & !CB1_timer_rst;


--NB1L93 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~200
--operation mode is normal

NB1L93 = Y11_safe_q[19] & !CB1_timer_rst;


--NB1L83 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~199
--operation mode is normal

NB1L83 = Y11_safe_q[18] & !CB1_timer_rst;


--NB1L63 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~197
--operation mode is normal

NB1L63 = Y11_safe_q[16] & !CB1_timer_rst;


--NB1L43 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~195
--operation mode is normal

NB1L43 = Y11_safe_q[14] & !CB1_timer_rst;


--NB1L72 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~188
--operation mode is normal

NB1L72 = Y11_safe_q[7] & !CB1_timer_rst;


--NB1L62 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~187
--operation mode is normal

NB1L62 = Y11_safe_q[6] & !CB1_timer_rst;


--NB1L42 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~185
--operation mode is normal

NB1L42 = Y11_safe_q[4] & !CB1_timer_rst;


--NB1L32 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~184
--operation mode is normal

NB1L32 = Y11_safe_q[3] & !CB1_timer_rst;


--NB1L22 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~183
--operation mode is normal

NB1L22 = Y11_safe_q[2] & !CB1_timer_rst;


--NB1L12 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~182
--operation mode is normal

NB1L12 = Y11_safe_q[1] & !CB1_timer_rst;


--NB1L02 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~181
--operation mode is normal

NB1L02 = Y11_safe_q[0] & !CB1_timer_rst;


--G1L51Q is sld_hub:sld_hub_inst|HUB_TDO~reg0
--operation mode is normal

G1L51Q = AMPP_FUNCTION(A1L5, SB6_Q[0], G1L21, G1L41, G1_jtag_debug_mode_usr1, !VB1_state[8], G1L92);


--LB1L86Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|pres_state~23
--operation mode is normal

LB1L86Q_lut_out = LB1L96Q & !LB1L27 & (LB1L86Q # BB1L701) # !LB1L96Q & (LB1L86Q # BB1L701);
LB1L86Q = DFFEA(LB1L86Q_lut_out, RB1__clk0, rst_n, , , , );


--GB5_reg[2] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_buffer|reg[2]
--operation mode is normal

GB5_reg[2]_lut_out = KB1L3Q & LB1L86Q & GB5L51 # !KB1L3Q & GB5_reg[3];
GB5_reg[2] = DFFEA(GB5_reg[2]_lut_out, KB1_tx_clk, rst_n, , KB1L2Q, , );


--MB1_q_b[16] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|altsyncram:fifo_storage|altsyncram_o221:auto_generated|q_b[16]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 32, Port B Logical Depth: 16, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB1_q_b[16]_PORT_A_data_in = BB1L19;
MB1_q_b[16]_PORT_A_data_in_reg = DFFE(MB1_q_b[16]_PORT_A_data_in, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_A_address = BUS(Y8_safe_q[0], Y8_safe_q[1], Y8_safe_q[2], Y8_safe_q[3]);
MB1_q_b[16]_PORT_A_address_reg = DFFE(MB1_q_b[16]_PORT_A_address, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_B_address = BUS(Y7_safe_q[0], Y7_safe_q[1], Y7_safe_q[2], Y7_safe_q[3]);
MB1_q_b[16]_PORT_B_address_reg = DFFE(MB1_q_b[16]_PORT_B_address, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_A_write_enable = BB1L801;
MB1_q_b[16]_PORT_A_write_enable_reg = DFFE(MB1_q_b[16]_PORT_A_write_enable, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_PORT_B_read_enable = VCC;
MB1_q_b[16]_PORT_B_read_enable_reg = DFFE(MB1_q_b[16]_PORT_B_read_enable, MB1_q_b[16]_clock_0, , , );
MB1_q_b[16]_clock_0 = RB1__clk1;
MB1_q_b[16]_PORT_B_data_out = MEMORY(MB1_q_b[16]_PORT_A_data_in_reg, , MB1_q_b[16]_PORT_A_address_reg, MB1_q_b[16]_PORT_B_address_reg, MB1_q_b[16]_PORT_A_write_enable_reg, MB1_q_b[16]_PORT_B_read_enable_reg, , , MB1_q_b[16]_clock_0, , , , , );
MB1_q_b[16] = MB1_q_b[16]_PORT_B_data_out[0];


--MB1_q_b[24] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|altsyncram:fifo_storage|altsyncram_o221:auto_generated|q_b[24]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 32, Port B Logical Depth: 16, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB1_q_b[24]_PORT_A_data_in = BB1L99;
MB1_q_b[24]_PORT_A_data_in_reg = DFFE(MB1_q_b[24]_PORT_A_data_in, MB1_q_b[24]_clock_0, , , );
MB1_q_b[24]_PORT_A_address = BUS(Y8_safe_q[0], Y8_safe_q[1], Y8_safe_q[2], Y8_safe_q[3]);
MB1_q_b[24]_PORT_A_address_reg = DFFE(MB1_q_b[24]_PORT_A_address, MB1_q_b[24]_clock_0, , , );
MB1_q_b[24]_PORT_B_address = BUS(Y7_safe_q[0], Y7_safe_q[1], Y7_safe_q[2], Y7_safe_q[3]);
MB1_q_b[24]_PORT_B_address_reg = DFFE(MB1_q_b[24]_PORT_B_address, MB1_q_b[24]_clock_0, , , );
MB1_q_b[24]_PORT_A_write_enable = BB1L801;
MB1_q_b[24]_PORT_A_write_enable_reg = DFFE(MB1_q_b[24]_PORT_A_write_enable, MB1_q_b[24]_clock_0, , , );
MB1_q_b[24]_PORT_B_read_enable = VCC;
MB1_q_b[24]_PORT_B_read_enable_reg = DFFE(MB1_q_b[24]_PORT_B_read_enable, MB1_q_b[24]_clock_0, , , );
MB1_q_b[24]_clock_0 = RB1__clk1;
MB1_q_b[24]_PORT_B_data_out = MEMORY(MB1_q_b[24]_PORT_A_data_in_reg, , MB1_q_b[24]_PORT_A_address_reg, MB1_q_b[24]_PORT_B_address_reg, MB1_q_b[24]_PORT_A_write_enable_reg, MB1_q_b[24]_PORT_B_read_enable_reg, , , MB1_q_b[24]_clock_0, , , , , );
MB1_q_b[24] = MB1_q_b[24]_PORT_B_data_out[0];


--L9_count[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|counter:byte_counter|count[1]
--operation mode is normal

L9_count[1]_lut_out = !JB1L8Q & (L9_count[1] # L9_count[0]);
L9_count[1] = DFFEA(L9_count[1]_lut_out, RB1__clk0, rst_n, , JB1L1, , );


--MB1_q_b[8] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|altsyncram:fifo_storage|altsyncram_o221:auto_generated|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 32, Port B Logical Depth: 16, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB1_q_b[8]_PORT_A_data_in = BB1L38;
MB1_q_b[8]_PORT_A_data_in_reg = DFFE(MB1_q_b[8]_PORT_A_data_in, MB1_q_b[8]_clock_0, , , );
MB1_q_b[8]_PORT_A_address = BUS(Y8_safe_q[0], Y8_safe_q[1], Y8_safe_q[2], Y8_safe_q[3]);
MB1_q_b[8]_PORT_A_address_reg = DFFE(MB1_q_b[8]_PORT_A_address, MB1_q_b[8]_clock_0, , , );
MB1_q_b[8]_PORT_B_address = BUS(Y7_safe_q[0], Y7_safe_q[1], Y7_safe_q[2], Y7_safe_q[3]);
MB1_q_b[8]_PORT_B_address_reg = DFFE(MB1_q_b[8]_PORT_B_address, MB1_q_b[8]_clock_0, , , );
MB1_q_b[8]_PORT_A_write_enable = BB1L801;
MB1_q_b[8]_PORT_A_write_enable_reg = DFFE(MB1_q_b[8]_PORT_A_write_enable, MB1_q_b[8]_clock_0, , , );
MB1_q_b[8]_PORT_B_read_enable = VCC;
MB1_q_b[8]_PORT_B_read_enable_reg = DFFE(MB1_q_b[8]_PORT_B_read_enable, MB1_q_b[8]_clock_0, , , );
MB1_q_b[8]_clock_0 = RB1__clk1;
MB1_q_b[8]_PORT_B_data_out = MEMORY(MB1_q_b[8]_PORT_A_data_in_reg, , MB1_q_b[8]_PORT_A_address_reg, MB1_q_b[8]_PORT_B_address_reg, MB1_q_b[8]_PORT_A_write_enable_reg, MB1_q_b[8]_PORT_B_read_enable_reg, , , MB1_q_b[8]_clock_0, , , , , );
MB1_q_b[8] = MB1_q_b[8]_PORT_B_data_out[0];


--MB1_q_b[0] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|altsyncram:fifo_storage|altsyncram_o221:auto_generated|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 32, Port B Logical Depth: 16, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB1_q_b[0]_PORT_A_data_in = BB1L57;
MB1_q_b[0]_PORT_A_data_in_reg = DFFE(MB1_q_b[0]_PORT_A_data_in, MB1_q_b[0]_clock_0, , , );
MB1_q_b[0]_PORT_A_address = BUS(Y8_safe_q[0], Y8_safe_q[1], Y8_safe_q[2], Y8_safe_q[3]);
MB1_q_b[0]_PORT_A_address_reg = DFFE(MB1_q_b[0]_PORT_A_address, MB1_q_b[0]_clock_0, , , );
MB1_q_b[0]_PORT_B_address = BUS(Y7_safe_q[0], Y7_safe_q[1], Y7_safe_q[2], Y7_safe_q[3]);
MB1_q_b[0]_PORT_B_address_reg = DFFE(MB1_q_b[0]_PORT_B_address, MB1_q_b[0]_clock_0, , , );
MB1_q_b[0]_PORT_A_write_enable = BB1L801;
MB1_q_b[0]_PORT_A_write_enable_reg = DFFE(MB1_q_b[0]_PORT_A_write_enable, MB1_q_b[0]_clock_0, , , );
MB1_q_b[0]_PORT_B_read_enable = VCC;
MB1_q_b[0]_PORT_B_read_enable_reg = DFFE(MB1_q_b[0]_PORT_B_read_enable, MB1_q_b[0]_clock_0, , , );
MB1_q_b[0]_clock_0 = RB1__clk1;
MB1_q_b[0]_PORT_B_data_out = MEMORY(MB1_q_b[0]_PORT_A_data_in_reg, , MB1_q_b[0]_PORT_A_address_reg, MB1_q_b[0]_PORT_B_address_reg, MB1_q_b[0]_PORT_A_write_enable_reg, MB1_q_b[0]_PORT_B_read_enable_reg, , , MB1_q_b[0]_clock_0, , , , , );
MB1_q_b[0] = MB1_q_b[0]_PORT_B_data_out[0];


--L9_count[0] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|counter:byte_counter|count[0]
--operation mode is normal

L9_count[0]_lut_out = !JB1L8Q & (L9_count[1] # !L9_count[0]);
L9_count[0] = DFFEA(L9_count[0]_lut_out, RB1__clk0, rst_n, , JB1L1, , );


--GB5L21 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_buffer|reg~112
--operation mode is normal

GB5L21 = L9_count[0] & (MB1_q_b[8] # L9_count[1]) # !L9_count[0] & MB1_q_b[0] & !L9_count[1];


--GB5L31 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_buffer|reg~121
--operation mode is normal

GB5L31 = GB5L21 & (MB1_q_b[24] # !L9_count[1]) # !GB5L21 & MB1_q_b[16] & L9_count[1];


--JB1L5Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|pres_state~21
--operation mode is normal

JB1L5Q_lut_out = JB1L7Q # JB1L3 # JB1L5Q & !KB1L4Q;
JB1L5Q = DFFEA(JB1L5Q_lut_out, RB1__clk0, rst_n, , , , );


--L01_count[2] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|counter:clk_divide|count[2]
--operation mode is normal

L01_count[2]_lut_out = !L01_count[2];
L01_count[2] = DFFEA(L01_count[2]_lut_out, RB1__clk2, rst_n, , L01L1, , );


--L01_count[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|counter:clk_divide|count[1]
--operation mode is normal

L01_count[1]_lut_out = !L01_count[1];
L01_count[1] = DFFEA(L01_count[1]_lut_out, RB1__clk2, rst_n, , L01_count[0], , );


--L01_count[0] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|counter:clk_divide|count[0]
--operation mode is normal

L01_count[0]_lut_out = !L01_count[0];
L01_count[0] = DFFEA(L01_count[0]_lut_out, RB1__clk2, rst_n, , , , );


--L11L1 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|counter:tx_counter|add~62
--operation mode is normal

L11L1 = L11_count[1] & L11_count[0];


--L11L7 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|counter:tx_counter|LessThan~50
--operation mode is normal

L11L7 = L11_count[3] & (L11_count[2] # L11_count[1]);


--J1L5 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|off_val_wren~2
--operation mode is normal

J1L5 = J1L2Q & A1L682 & CB1L3 & A1L082;


--DB1_q_b[13] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB1_q_b[13]_PORT_A_data_in = AB1L47;
DB1_q_b[13]_PORT_A_data_in_reg = DFFE(DB1_q_b[13]_PORT_A_data_in, DB1_q_b[13]_clock_0, , , );
DB1_q_b[13]_PORT_A_address = BUS(AB1L55, AB1L65, AB1L75, AB1L85, AB1L95, AB1L06);
DB1_q_b[13]_PORT_A_address_reg = DFFE(DB1_q_b[13]_PORT_A_address, DB1_q_b[13]_clock_0, , , );
DB1_q_b[13]_PORT_B_address = BUS(CB1L53, CB1L63, CB1L73, CB1L83, CB1L93, CB1L04);
DB1_q_b[13]_PORT_B_address_reg = DFFE(DB1_q_b[13]_PORT_B_address, DB1_q_b[13]_clock_0, , , );
DB1_q_b[13]_PORT_A_write_enable = AB1L541Q;
DB1_q_b[13]_PORT_A_write_enable_reg = DFFE(DB1_q_b[13]_PORT_A_write_enable, DB1_q_b[13]_clock_0, , , );
DB1_q_b[13]_PORT_B_read_enable = VCC;
DB1_q_b[13]_PORT_B_read_enable_reg = DFFE(DB1_q_b[13]_PORT_B_read_enable, DB1_q_b[13]_clock_0, , , );
DB1_q_b[13]_clock_0 = RB1__clk1;
DB1_q_b[13]_PORT_B_data_out = MEMORY(DB1_q_b[13]_PORT_A_data_in_reg, , DB1_q_b[13]_PORT_A_address_reg, DB1_q_b[13]_PORT_B_address_reg, DB1_q_b[13]_PORT_A_write_enable_reg, DB1_q_b[13]_PORT_B_read_enable_reg, , , DB1_q_b[13]_clock_0, , , , , );
DB1_q_b[13] = DB1_q_b[13]_PORT_B_data_out[0];


--CB1L45 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[13]~45
--operation mode is normal

CB1L45 = DB1_q_b[13] & CB1L57Q;


--CB1L2 is dispatch:cmd0|dispatch_wishbone:wishbone|addr_o[0]~15
--operation mode is normal

CB1L2 = CB1L57Q & K41_reg_o[16];


--CB1L4 is dispatch:cmd0|dispatch_wishbone:wishbone|addr_o[2]~13
--operation mode is normal

CB1L4 = CB1L57Q & K41_reg_o[18];


--A1L272 is reduce_nor~29
--operation mode is normal

A1L272 = CB1L3 & A1L082 & !CB1L2 & !CB1L4;


--J1L6 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|on_val_wren~1
--operation mode is normal

J1L6 = J1L2Q & A1L272;


--H1_mux_en is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|mux_en
--operation mode is normal

H1_mux_en_lut_out = K21_reg_o[0];
H1_mux_en = DFFEA(H1_mux_en_lut_out, RB1__clk1, rst_n, , PB1L58, , );


--Y21_safe_q[10] is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[10]
--operation mode is arithmetic

Y21_safe_q[10]_carry_eqn = Y21L12;
Y21_safe_q[10]_lut_out = Y21_safe_q[10] $ !Y21_safe_q[10]_carry_eqn;
Y21_safe_q[10]_reg_input = !L31L3 & Y21_safe_q[10]_lut_out;
Y21_safe_q[10] = DFFEA(Y21_safe_q[10]_reg_input, RB1__clk0, !PB1L48, , , , );

--Y21L32 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|counter_cell[10]~COUT
--operation mode is arithmetic

Y21L32 = CARRY(Y21_safe_q[10] & !Y21L12);


--Y21_safe_q[11] is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[11]
--operation mode is normal

Y21_safe_q[11]_carry_eqn = Y21L32;
Y21_safe_q[11]_lut_out = Y21_safe_q[11] $ Y21_safe_q[11]_carry_eqn;
Y21_safe_q[11]_reg_input = !L31L3 & Y21_safe_q[11]_lut_out;
Y21_safe_q[11] = DFFEA(Y21_safe_q[11]_reg_input, RB1__clk0, !PB1L48, , , , );


--Y21_safe_q[9] is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[9]
--operation mode is arithmetic

Y21_safe_q[9]_carry_eqn = Y21L91;
Y21_safe_q[9]_lut_out = Y21_safe_q[9] $ Y21_safe_q[9]_carry_eqn;
Y21_safe_q[9]_reg_input = !L31L3 & Y21_safe_q[9]_lut_out;
Y21_safe_q[9] = DFFEA(Y21_safe_q[9]_reg_input, RB1__clk0, !PB1L48, , , , );

--Y21L12 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|counter_cell[9]~COUT
--operation mode is arithmetic

Y21L12 = CARRY(!Y21L91 # !Y21_safe_q[9]);


--Y21_safe_q[8] is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[8]
--operation mode is arithmetic

Y21_safe_q[8]_carry_eqn = Y21L71;
Y21_safe_q[8]_lut_out = Y21_safe_q[8] $ !Y21_safe_q[8]_carry_eqn;
Y21_safe_q[8]_reg_input = !L31L3 & Y21_safe_q[8]_lut_out;
Y21_safe_q[8] = DFFEA(Y21_safe_q[8]_reg_input, RB1__clk0, !PB1L48, , , , );

--Y21L91 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|counter_cell[8]~COUT
--operation mode is arithmetic

Y21L91 = CARRY(Y21_safe_q[8] & !Y21L71);


--Y21_safe_q[7] is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[7]
--operation mode is arithmetic

Y21_safe_q[7]_carry_eqn = Y21L51;
Y21_safe_q[7]_lut_out = Y21_safe_q[7] $ Y21_safe_q[7]_carry_eqn;
Y21_safe_q[7]_reg_input = !L31L3 & Y21_safe_q[7]_lut_out;
Y21_safe_q[7] = DFFEA(Y21_safe_q[7]_reg_input, RB1__clk0, !PB1L48, , , , );

--Y21L71 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|counter_cell[7]~COUT
--operation mode is arithmetic

Y21L71 = CARRY(!Y21L51 # !Y21_safe_q[7]);


--Y21_safe_q[6] is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[6]
--operation mode is arithmetic

Y21_safe_q[6]_carry_eqn = Y21L31;
Y21_safe_q[6]_lut_out = Y21_safe_q[6] $ !Y21_safe_q[6]_carry_eqn;
Y21_safe_q[6]_reg_input = !L31L3 & Y21_safe_q[6]_lut_out;
Y21_safe_q[6] = DFFEA(Y21_safe_q[6]_reg_input, RB1__clk0, !PB1L48, , , , );

--Y21L51 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

Y21L51 = CARRY(Y21_safe_q[6] & !Y21L31);


--L31L1 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|LessThan~75
--operation mode is normal

L31L1 = !Y21_safe_q[8] & !Y21_safe_q[7] & !Y21_safe_q[6];


--PB1L68 is frame_timing:frame_timing_slave|frame_timing_core:ftc|restart_frame_aligned~53
--operation mode is normal

PB1L68 = Y21_safe_q[10] # !L31L1 # !Y21_safe_q[9] # !Y21_safe_q[11];


--Y21_safe_q[1] is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[1]
--operation mode is arithmetic

Y21_safe_q[1]_carry_eqn = Y21L3;
Y21_safe_q[1]_lut_out = Y21_safe_q[1] $ Y21_safe_q[1]_carry_eqn;
Y21_safe_q[1]_reg_input = !L31L3 & Y21_safe_q[1]_lut_out;
Y21_safe_q[1] = DFFEA(Y21_safe_q[1]_reg_input, RB1__clk0, !PB1L48, , , , );

--Y21L5 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

Y21L5 = CARRY(!Y21L3 # !Y21_safe_q[1]);


--Y21_safe_q[0] is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[0]
--operation mode is arithmetic

Y21_safe_q[0]_lut_out = !Y21_safe_q[0];
Y21_safe_q[0]_reg_input = !L31L3 & Y21_safe_q[0]_lut_out;
Y21_safe_q[0] = DFFEA(Y21_safe_q[0]_reg_input, RB1__clk0, !PB1L48, , , , );

--Y21L3 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

Y21L3 = CARRY(Y21_safe_q[0]);


--Y21_safe_q[5] is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[5]
--operation mode is arithmetic

Y21_safe_q[5]_carry_eqn = Y21L11;
Y21_safe_q[5]_lut_out = Y21_safe_q[5] $ Y21_safe_q[5]_carry_eqn;
Y21_safe_q[5]_reg_input = !L31L3 & Y21_safe_q[5]_lut_out;
Y21_safe_q[5] = DFFEA(Y21_safe_q[5]_reg_input, RB1__clk0, !PB1L48, , , , );

--Y21L31 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

Y21L31 = CARRY(!Y21L11 # !Y21_safe_q[5]);


--Y21_safe_q[4] is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[4]
--operation mode is arithmetic

Y21_safe_q[4]_carry_eqn = Y21L9;
Y21_safe_q[4]_lut_out = Y21_safe_q[4] $ !Y21_safe_q[4]_carry_eqn;
Y21_safe_q[4]_reg_input = !L31L3 & Y21_safe_q[4]_lut_out;
Y21_safe_q[4] = DFFEA(Y21_safe_q[4]_reg_input, RB1__clk0, !PB1L48, , , , );

--Y21L11 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

Y21L11 = CARRY(Y21_safe_q[4] & !Y21L9);


--Y21_safe_q[3] is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[3]
--operation mode is arithmetic

Y21_safe_q[3]_carry_eqn = Y21L7;
Y21_safe_q[3]_lut_out = Y21_safe_q[3] $ Y21_safe_q[3]_carry_eqn;
Y21_safe_q[3]_reg_input = !L31L3 & Y21_safe_q[3]_lut_out;
Y21_safe_q[3] = DFFEA(Y21_safe_q[3]_reg_input, RB1__clk0, !PB1L48, , , , );

--Y21L9 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

Y21L9 = CARRY(!Y21L7 # !Y21_safe_q[3]);


--Y21_safe_q[2] is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[2]
--operation mode is arithmetic

Y21_safe_q[2]_carry_eqn = Y21L5;
Y21_safe_q[2]_lut_out = Y21_safe_q[2] $ !Y21_safe_q[2]_carry_eqn;
Y21_safe_q[2]_reg_input = !L31L3 & Y21_safe_q[2]_lut_out;
Y21_safe_q[2] = DFFEA(Y21_safe_q[2]_reg_input, RB1__clk0, !PB1L48, , , , );

--Y21L7 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

Y21L7 = CARRY(Y21_safe_q[2] & !Y21L5);


--PB1L78 is frame_timing:frame_timing_slave|frame_timing_core:ftc|restart_frame_aligned~54
--operation mode is normal

PB1L78 = Y21_safe_q[5] & Y21_safe_q[4] & Y21_safe_q[3] & Y21_safe_q[2];


--PB1L88 is frame_timing:frame_timing_slave|frame_timing_core:ftc|restart_frame_aligned~55
--operation mode is normal

PB1L88 = PB1L68 # !PB1L78 # !Y21_safe_q[0] # !Y21_safe_q[1];


--H1L96 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|row_next_state.load_on_val~86
--operation mode is normal

H1L96 = H1_mux_en & (PB1L96Q & !PB1L88 # !PB1L96Q & lvds_sync);


--H1L36Q is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|row_current_state~20
--operation mode is normal

H1L36Q_lut_out = H1L76Q & !H1L86 & (H1L36Q # H1L96) # !H1L76Q & (H1L36Q # H1L96);
H1L36Q = DFFEA(H1L36Q_lut_out, RB1__clk0, rst_n, , , , );


--H1L07 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|row_next_state.load_on_val~87
--operation mode is normal

H1L07 = H1L46Q & (H1L96 & !H1L36Q # !PB1L99) # !H1L46Q & H1L96 & !H1L36Q;


--H1_frame_aligned_reg is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|frame_aligned_reg
--operation mode is normal

H1_frame_aligned_reg_lut_out = PB1L58;
H1_frame_aligned_reg = DFFEA(H1_frame_aligned_reg_lut_out, RB1__clk1, rst_n, , PB1_row_switch_o, , );


--H1L86 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|row_next_state.idle~186
--operation mode is normal

H1L86 = H1_frame_aligned_reg & !H1_mux_en;


--DB1_q_b[12] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB1_q_b[12]_PORT_A_data_in = AB1L37;
DB1_q_b[12]_PORT_A_data_in_reg = DFFE(DB1_q_b[12]_PORT_A_data_in, DB1_q_b[12]_clock_0, , , );
DB1_q_b[12]_PORT_A_address = BUS(AB1L55, AB1L65, AB1L75, AB1L85, AB1L95, AB1L06);
DB1_q_b[12]_PORT_A_address_reg = DFFE(DB1_q_b[12]_PORT_A_address, DB1_q_b[12]_clock_0, , , );
DB1_q_b[12]_PORT_B_address = BUS(CB1L53, CB1L63, CB1L73, CB1L83, CB1L93, CB1L04);
DB1_q_b[12]_PORT_B_address_reg = DFFE(DB1_q_b[12]_PORT_B_address, DB1_q_b[12]_clock_0, , , );
DB1_q_b[12]_PORT_A_write_enable = AB1L541Q;
DB1_q_b[12]_PORT_A_write_enable_reg = DFFE(DB1_q_b[12]_PORT_A_write_enable, DB1_q_b[12]_clock_0, , , );
DB1_q_b[12]_PORT_B_read_enable = VCC;
DB1_q_b[12]_PORT_B_read_enable_reg = DFFE(DB1_q_b[12]_PORT_B_read_enable, DB1_q_b[12]_clock_0, , , );
DB1_q_b[12]_clock_0 = RB1__clk1;
DB1_q_b[12]_PORT_B_data_out = MEMORY(DB1_q_b[12]_PORT_A_data_in_reg, , DB1_q_b[12]_PORT_A_address_reg, DB1_q_b[12]_PORT_B_address_reg, DB1_q_b[12]_PORT_A_write_enable_reg, DB1_q_b[12]_PORT_B_read_enable_reg, , , DB1_q_b[12]_clock_0, , , , , );
DB1_q_b[12] = DB1_q_b[12]_PORT_B_data_out[0];


--CB1L35 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[12]~44
--operation mode is normal

CB1L35 = DB1_q_b[12] & CB1L57Q;


--DB1_q_b[11] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB1_q_b[11]_PORT_A_data_in = AB1L27;
DB1_q_b[11]_PORT_A_data_in_reg = DFFE(DB1_q_b[11]_PORT_A_data_in, DB1_q_b[11]_clock_0, , , );
DB1_q_b[11]_PORT_A_address = BUS(AB1L55, AB1L65, AB1L75, AB1L85, AB1L95, AB1L06);
DB1_q_b[11]_PORT_A_address_reg = DFFE(DB1_q_b[11]_PORT_A_address, DB1_q_b[11]_clock_0, , , );
DB1_q_b[11]_PORT_B_address = BUS(CB1L53, CB1L63, CB1L73, CB1L83, CB1L93, CB1L04);
DB1_q_b[11]_PORT_B_address_reg = DFFE(DB1_q_b[11]_PORT_B_address, DB1_q_b[11]_clock_0, , , );
DB1_q_b[11]_PORT_A_write_enable = AB1L541Q;
DB1_q_b[11]_PORT_A_write_enable_reg = DFFE(DB1_q_b[11]_PORT_A_write_enable, DB1_q_b[11]_clock_0, , , );
DB1_q_b[11]_PORT_B_read_enable = VCC;
DB1_q_b[11]_PORT_B_read_enable_reg = DFFE(DB1_q_b[11]_PORT_B_read_enable, DB1_q_b[11]_clock_0, , , );
DB1_q_b[11]_clock_0 = RB1__clk1;
DB1_q_b[11]_PORT_B_data_out = MEMORY(DB1_q_b[11]_PORT_A_data_in_reg, , DB1_q_b[11]_PORT_A_address_reg, DB1_q_b[11]_PORT_B_address_reg, DB1_q_b[11]_PORT_A_write_enable_reg, DB1_q_b[11]_PORT_B_read_enable_reg, , , DB1_q_b[11]_clock_0, , , , , );
DB1_q_b[11] = DB1_q_b[11]_PORT_B_data_out[0];


--CB1L25 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[11]~43
--operation mode is normal

CB1L25 = DB1_q_b[11] & CB1L57Q;


--DB1_q_b[10] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB1_q_b[10]_PORT_A_data_in = AB1L17;
DB1_q_b[10]_PORT_A_data_in_reg = DFFE(DB1_q_b[10]_PORT_A_data_in, DB1_q_b[10]_clock_0, , , );
DB1_q_b[10]_PORT_A_address = BUS(AB1L55, AB1L65, AB1L75, AB1L85, AB1L95, AB1L06);
DB1_q_b[10]_PORT_A_address_reg = DFFE(DB1_q_b[10]_PORT_A_address, DB1_q_b[10]_clock_0, , , );
DB1_q_b[10]_PORT_B_address = BUS(CB1L53, CB1L63, CB1L73, CB1L83, CB1L93, CB1L04);
DB1_q_b[10]_PORT_B_address_reg = DFFE(DB1_q_b[10]_PORT_B_address, DB1_q_b[10]_clock_0, , , );
DB1_q_b[10]_PORT_A_write_enable = AB1L541Q;
DB1_q_b[10]_PORT_A_write_enable_reg = DFFE(DB1_q_b[10]_PORT_A_write_enable, DB1_q_b[10]_clock_0, , , );
DB1_q_b[10]_PORT_B_read_enable = VCC;
DB1_q_b[10]_PORT_B_read_enable_reg = DFFE(DB1_q_b[10]_PORT_B_read_enable, DB1_q_b[10]_clock_0, , , );
DB1_q_b[10]_clock_0 = RB1__clk1;
DB1_q_b[10]_PORT_B_data_out = MEMORY(DB1_q_b[10]_PORT_A_data_in_reg, , DB1_q_b[10]_PORT_A_address_reg, DB1_q_b[10]_PORT_B_address_reg, DB1_q_b[10]_PORT_A_write_enable_reg, DB1_q_b[10]_PORT_B_read_enable_reg, , , DB1_q_b[10]_clock_0, , , , , );
DB1_q_b[10] = DB1_q_b[10]_PORT_B_data_out[0];


--CB1L15 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[10]~42
--operation mode is normal

CB1L15 = DB1_q_b[10] & CB1L57Q;


--DB1_q_b[9] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB1_q_b[9]_PORT_A_data_in = AB1L07;
DB1_q_b[9]_PORT_A_data_in_reg = DFFE(DB1_q_b[9]_PORT_A_data_in, DB1_q_b[9]_clock_0, , , );
DB1_q_b[9]_PORT_A_address = BUS(AB1L55, AB1L65, AB1L75, AB1L85, AB1L95, AB1L06);
DB1_q_b[9]_PORT_A_address_reg = DFFE(DB1_q_b[9]_PORT_A_address, DB1_q_b[9]_clock_0, , , );
DB1_q_b[9]_PORT_B_address = BUS(CB1L53, CB1L63, CB1L73, CB1L83, CB1L93, CB1L04);
DB1_q_b[9]_PORT_B_address_reg = DFFE(DB1_q_b[9]_PORT_B_address, DB1_q_b[9]_clock_0, , , );
DB1_q_b[9]_PORT_A_write_enable = AB1L541Q;
DB1_q_b[9]_PORT_A_write_enable_reg = DFFE(DB1_q_b[9]_PORT_A_write_enable, DB1_q_b[9]_clock_0, , , );
DB1_q_b[9]_PORT_B_read_enable = VCC;
DB1_q_b[9]_PORT_B_read_enable_reg = DFFE(DB1_q_b[9]_PORT_B_read_enable, DB1_q_b[9]_clock_0, , , );
DB1_q_b[9]_clock_0 = RB1__clk1;
DB1_q_b[9]_PORT_B_data_out = MEMORY(DB1_q_b[9]_PORT_A_data_in_reg, , DB1_q_b[9]_PORT_A_address_reg, DB1_q_b[9]_PORT_B_address_reg, DB1_q_b[9]_PORT_A_write_enable_reg, DB1_q_b[9]_PORT_B_read_enable_reg, , , DB1_q_b[9]_clock_0, , , , , );
DB1_q_b[9] = DB1_q_b[9]_PORT_B_data_out[0];


--CB1L05 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[9]~41
--operation mode is normal

CB1L05 = DB1_q_b[9] & CB1L57Q;


--DB1_q_b[8] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB1_q_b[8]_PORT_A_data_in = AB1L96;
DB1_q_b[8]_PORT_A_data_in_reg = DFFE(DB1_q_b[8]_PORT_A_data_in, DB1_q_b[8]_clock_0, , , );
DB1_q_b[8]_PORT_A_address = BUS(AB1L55, AB1L65, AB1L75, AB1L85, AB1L95, AB1L06);
DB1_q_b[8]_PORT_A_address_reg = DFFE(DB1_q_b[8]_PORT_A_address, DB1_q_b[8]_clock_0, , , );
DB1_q_b[8]_PORT_B_address = BUS(CB1L53, CB1L63, CB1L73, CB1L83, CB1L93, CB1L04);
DB1_q_b[8]_PORT_B_address_reg = DFFE(DB1_q_b[8]_PORT_B_address, DB1_q_b[8]_clock_0, , , );
DB1_q_b[8]_PORT_A_write_enable = AB1L541Q;
DB1_q_b[8]_PORT_A_write_enable_reg = DFFE(DB1_q_b[8]_PORT_A_write_enable, DB1_q_b[8]_clock_0, , , );
DB1_q_b[8]_PORT_B_read_enable = VCC;
DB1_q_b[8]_PORT_B_read_enable_reg = DFFE(DB1_q_b[8]_PORT_B_read_enable, DB1_q_b[8]_clock_0, , , );
DB1_q_b[8]_clock_0 = RB1__clk1;
DB1_q_b[8]_PORT_B_data_out = MEMORY(DB1_q_b[8]_PORT_A_data_in_reg, , DB1_q_b[8]_PORT_A_address_reg, DB1_q_b[8]_PORT_B_address_reg, DB1_q_b[8]_PORT_A_write_enable_reg, DB1_q_b[8]_PORT_B_read_enable_reg, , , DB1_q_b[8]_clock_0, , , , , );
DB1_q_b[8] = DB1_q_b[8]_PORT_B_data_out[0];


--CB1L94 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[8]~40
--operation mode is normal

CB1L94 = DB1_q_b[8] & CB1L57Q;


--DB1_q_b[7] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB1_q_b[7]_PORT_A_data_in = AB1L86;
DB1_q_b[7]_PORT_A_data_in_reg = DFFE(DB1_q_b[7]_PORT_A_data_in, DB1_q_b[7]_clock_0, , , );
DB1_q_b[7]_PORT_A_address = BUS(AB1L55, AB1L65, AB1L75, AB1L85, AB1L95, AB1L06);
DB1_q_b[7]_PORT_A_address_reg = DFFE(DB1_q_b[7]_PORT_A_address, DB1_q_b[7]_clock_0, , , );
DB1_q_b[7]_PORT_B_address = BUS(CB1L53, CB1L63, CB1L73, CB1L83, CB1L93, CB1L04);
DB1_q_b[7]_PORT_B_address_reg = DFFE(DB1_q_b[7]_PORT_B_address, DB1_q_b[7]_clock_0, , , );
DB1_q_b[7]_PORT_A_write_enable = AB1L541Q;
DB1_q_b[7]_PORT_A_write_enable_reg = DFFE(DB1_q_b[7]_PORT_A_write_enable, DB1_q_b[7]_clock_0, , , );
DB1_q_b[7]_PORT_B_read_enable = VCC;
DB1_q_b[7]_PORT_B_read_enable_reg = DFFE(DB1_q_b[7]_PORT_B_read_enable, DB1_q_b[7]_clock_0, , , );
DB1_q_b[7]_clock_0 = RB1__clk1;
DB1_q_b[7]_PORT_B_data_out = MEMORY(DB1_q_b[7]_PORT_A_data_in_reg, , DB1_q_b[7]_PORT_A_address_reg, DB1_q_b[7]_PORT_B_address_reg, DB1_q_b[7]_PORT_A_write_enable_reg, DB1_q_b[7]_PORT_B_read_enable_reg, , , DB1_q_b[7]_clock_0, , , , , );
DB1_q_b[7] = DB1_q_b[7]_PORT_B_data_out[0];


--CB1L84 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[7]~39
--operation mode is normal

CB1L84 = DB1_q_b[7] & CB1L57Q;


--DB1_q_b[6] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB1_q_b[6]_PORT_A_data_in = AB1L76;
DB1_q_b[6]_PORT_A_data_in_reg = DFFE(DB1_q_b[6]_PORT_A_data_in, DB1_q_b[6]_clock_0, , , );
DB1_q_b[6]_PORT_A_address = BUS(AB1L55, AB1L65, AB1L75, AB1L85, AB1L95, AB1L06);
DB1_q_b[6]_PORT_A_address_reg = DFFE(DB1_q_b[6]_PORT_A_address, DB1_q_b[6]_clock_0, , , );
DB1_q_b[6]_PORT_B_address = BUS(CB1L53, CB1L63, CB1L73, CB1L83, CB1L93, CB1L04);
DB1_q_b[6]_PORT_B_address_reg = DFFE(DB1_q_b[6]_PORT_B_address, DB1_q_b[6]_clock_0, , , );
DB1_q_b[6]_PORT_A_write_enable = AB1L541Q;
DB1_q_b[6]_PORT_A_write_enable_reg = DFFE(DB1_q_b[6]_PORT_A_write_enable, DB1_q_b[6]_clock_0, , , );
DB1_q_b[6]_PORT_B_read_enable = VCC;
DB1_q_b[6]_PORT_B_read_enable_reg = DFFE(DB1_q_b[6]_PORT_B_read_enable, DB1_q_b[6]_clock_0, , , );
DB1_q_b[6]_clock_0 = RB1__clk1;
DB1_q_b[6]_PORT_B_data_out = MEMORY(DB1_q_b[6]_PORT_A_data_in_reg, , DB1_q_b[6]_PORT_A_address_reg, DB1_q_b[6]_PORT_B_address_reg, DB1_q_b[6]_PORT_A_write_enable_reg, DB1_q_b[6]_PORT_B_read_enable_reg, , , DB1_q_b[6]_clock_0, , , , , );
DB1_q_b[6] = DB1_q_b[6]_PORT_B_data_out[0];


--CB1L74 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[6]~38
--operation mode is normal

CB1L74 = DB1_q_b[6] & CB1L57Q;


--K31_reg_o[15] is dispatch:cmd0|reg:cmd0|reg_o[15]
--operation mode is normal

K31_reg_o[15]_lut_out = AB1L741Q & K91_reg_o[15];
K31_reg_o[15] = DFFEA(K31_reg_o[15]_lut_out, RB1__clk0, rst_n, , !C1L3Q, , );


--K31_reg_o[14] is dispatch:cmd0|reg:cmd0|reg_o[14]
--operation mode is normal

K31_reg_o[14]_lut_out = AB1L741Q & K91_reg_o[14];
K31_reg_o[14] = DFFEA(K31_reg_o[14]_lut_out, RB1__clk0, rst_n, , !C1L3Q, , );


--K31_reg_o[13] is dispatch:cmd0|reg:cmd0|reg_o[13]
--operation mode is normal

K31_reg_o[13]_lut_out = AB1L741Q & K91_reg_o[13];
K31_reg_o[13] = DFFEA(K31_reg_o[13]_lut_out, RB1__clk0, rst_n, , !C1L3Q, , );


--CB1L97 is dispatch:cmd0|dispatch_wishbone:wishbone|reduce_nor~3
--operation mode is normal

CB1L97 = K31_reg_o[15] & !K31_reg_o[14] & !K31_reg_o[13];


--J1L1Q is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|current_state~20
--operation mode is normal

J1L1Q_lut_out = CB1L57Q & (J1L8 # J1L1Q);
J1L1Q = DFFEA(J1L1Q_lut_out, RB1__clk0, rst_n, , , , );


--J1L4 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|next_state.wr~54
--operation mode is normal

J1L4 = CB1L57Q & CB1L97 & !J1L1Q;


--QB1L2Q is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|current_state~20
--operation mode is normal

QB1L2Q_lut_out = CB1L57Q & (QB1L2Q # A1L182);
QB1L2Q = DFFEA(QB1L2Q_lut_out, RB1__clk0, rst_n, , , , );


--E1L31 is leds:leds_slave|write_cmd~44
--operation mode is normal

E1L31 = CB1L57Q & K41_reg_o[20] & !K41_reg_o[17];


--E1L41 is leds:leds_slave|write_cmd~45
--operation mode is normal

E1L41 = E1L31 & (!K41_reg_o[18] & !K41_reg_o[21] # !CB1L57Q);


--E1L51 is leds:leds_slave|write_cmd~46
--operation mode is normal

E1L51 = CB1L57Q & K41_reg_o[19] & !K41_reg_o[22];


--CB1L9 is dispatch:cmd0|dispatch_wishbone:wishbone|addr_o[7]~8
--operation mode is normal

CB1L9 = !K41_reg_o[23] # !CB1L57Q;


--E1L61 is leds:leds_slave|write_cmd~47
--operation mode is normal

E1L61 = CB1L2 & E1L41 & E1L51 & !CB1L9;


--E1L21Q is leds:leds_slave|pres_state~23
--operation mode is normal

E1L21Q_lut_out = !E1L1;
E1L21Q = DFFEA(E1L21Q_lut_out, RB1__clk0, rst_n, , , , );


--E1L9Q is leds:leds_slave|pres_state~20
--operation mode is normal

E1L9Q_lut_out = !E1L21Q & (E1L61 # E1L9Q);
E1L9Q = DFFEA(E1L9Q_lut_out, RB1__clk0, rst_n, , , , );


--E1L1 is leds:leds_slave|ack_o~0
--operation mode is normal

E1L1 = E1L21Q # !E1L9Q;


--A1L292 is slave_ack~77
--operation mode is normal

A1L292 = QB1L2Q & (A1L182 # E1L61 & !E1L1) # !QB1L2Q & E1L61 & !E1L1;


--A1L192 is slave_ack~1
--operation mode is normal

A1L192 = A1L292 # J1L8 & J1L1Q;


--CB1L42 is dispatch:cmd0|dispatch_wishbone:wishbone|add~9
--operation mode is arithmetic

CB1L42_carry_eqn = CB1L32;
CB1L42 = K31_reg_o[7] $ !CB1L42_carry_eqn;

--CB1L52 is dispatch:cmd0|dispatch_wishbone:wishbone|add~9COUT
--operation mode is arithmetic

CB1L52 = CARRY(!K31_reg_o[7] & !CB1L32);


--Y01_safe_q[7] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[7]
--operation mode is arithmetic

Y01_safe_q[7]_carry_eqn = Y01L51;
Y01_safe_q[7]_lut_out = Y01_safe_q[7] $ Y01_safe_q[7]_carry_eqn;
Y01_safe_q[7]_reg_input = !L21L1 & Y01_safe_q[7]_lut_out;
Y01_safe_q[7] = DFFEA(Y01_safe_q[7]_reg_input, RB1__clk0, rst_n, , CB1_addr_ena, , );

--Y01L71 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|counter_cell[7]~COUT
--operation mode is arithmetic

Y01L71 = CARRY(!Y01L51 # !Y01_safe_q[7]);


--CB1L41 is dispatch:cmd0|dispatch_wishbone:wishbone|add~4
--operation mode is arithmetic

CB1L41_carry_eqn = CB1L31;
CB1L41 = K31_reg_o[2] $ CB1L41_carry_eqn;

--CB1L51 is dispatch:cmd0|dispatch_wishbone:wishbone|add~4COUT
--operation mode is arithmetic

CB1L51 = CARRY(K31_reg_o[2] # !CB1L31);


--CB1L191 is dispatch:cmd0|dispatch_wishbone:wishbone|stateNS~95
--operation mode is normal

CB1L191 = Y01_safe_q[2] & CB1L41 & (CB1L42 $ !Y01_safe_q[7]) # !Y01_safe_q[2] & !CB1L41 & (CB1L42 $ !Y01_safe_q[7]);


--CB1L23 is dispatch:cmd0|dispatch_wishbone:wishbone|add~13
--operation mode is arithmetic

CB1L23_carry_eqn = CB1L13;
CB1L23 = K31_reg_o[11] $ !CB1L23_carry_eqn;

--CB1L33 is dispatch:cmd0|dispatch_wishbone:wishbone|add~13COUT
--operation mode is arithmetic

CB1L33 = CARRY(!K31_reg_o[11] & !CB1L13);


--Y01_safe_q[11] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[11]
--operation mode is arithmetic

Y01_safe_q[11]_carry_eqn = Y01L32;
Y01_safe_q[11]_lut_out = Y01_safe_q[11] $ Y01_safe_q[11]_carry_eqn;
Y01_safe_q[11]_reg_input = !L21L1 & Y01_safe_q[11]_lut_out;
Y01_safe_q[11] = DFFEA(Y01_safe_q[11]_reg_input, RB1__clk0, rst_n, , CB1_addr_ena, , );

--Y01L52 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|counter_cell[11]~COUT
--operation mode is arithmetic

Y01L52 = CARRY(!Y01L32 # !Y01_safe_q[11]);


--CB1L21 is dispatch:cmd0|dispatch_wishbone:wishbone|add~3
--operation mode is arithmetic

CB1L21_carry_eqn = CB1L11;
CB1L21 = K31_reg_o[1] $ !CB1L21_carry_eqn;

--CB1L31 is dispatch:cmd0|dispatch_wishbone:wishbone|add~3COUT
--operation mode is arithmetic

CB1L31 = CARRY(!K31_reg_o[1] & !CB1L11);


--CB1L291 is dispatch:cmd0|dispatch_wishbone:wishbone|stateNS~96
--operation mode is normal

CB1L291 = Y01_safe_q[1] & CB1L21 & (CB1L23 $ !Y01_safe_q[11]) # !Y01_safe_q[1] & !CB1L21 & (CB1L23 $ !Y01_safe_q[11]);


--CB1L62 is dispatch:cmd0|dispatch_wishbone:wishbone|add~10
--operation mode is arithmetic

CB1L62_carry_eqn = CB1L52;
CB1L62 = K31_reg_o[8] $ CB1L62_carry_eqn;

--CB1L72 is dispatch:cmd0|dispatch_wishbone:wishbone|add~10COUT
--operation mode is arithmetic

CB1L72 = CARRY(K31_reg_o[8] # !CB1L52);


--Y01_safe_q[8] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[8]
--operation mode is arithmetic

Y01_safe_q[8]_carry_eqn = Y01L71;
Y01_safe_q[8]_lut_out = Y01_safe_q[8] $ !Y01_safe_q[8]_carry_eqn;
Y01_safe_q[8]_reg_input = !L21L1 & Y01_safe_q[8]_lut_out;
Y01_safe_q[8] = DFFEA(Y01_safe_q[8]_reg_input, RB1__clk0, rst_n, , CB1_addr_ena, , );

--Y01L91 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|counter_cell[8]~COUT
--operation mode is arithmetic

Y01L91 = CARRY(Y01_safe_q[8] & !Y01L71);


--CB1L01 is dispatch:cmd0|dispatch_wishbone:wishbone|add~2
--operation mode is arithmetic

CB1L01 = !K31_reg_o[0];

--CB1L11 is dispatch:cmd0|dispatch_wishbone:wishbone|add~2COUT
--operation mode is arithmetic

CB1L11 = CARRY(K31_reg_o[0]);


--CB1L391 is dispatch:cmd0|dispatch_wishbone:wishbone|stateNS~97
--operation mode is normal

CB1L391 = Y01_safe_q[0] & CB1L01 & (CB1L62 $ !Y01_safe_q[8]) # !Y01_safe_q[0] & !CB1L01 & (CB1L62 $ !Y01_safe_q[8]);


--CB1L03 is dispatch:cmd0|dispatch_wishbone:wishbone|add~12
--operation mode is arithmetic

CB1L03_carry_eqn = CB1L92;
CB1L03 = K31_reg_o[10] $ CB1L03_carry_eqn;

--CB1L13 is dispatch:cmd0|dispatch_wishbone:wishbone|add~12COUT
--operation mode is arithmetic

CB1L13 = CARRY(K31_reg_o[10] # !CB1L92);


--Y01_safe_q[10] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[10]
--operation mode is arithmetic

Y01_safe_q[10]_carry_eqn = Y01L12;
Y01_safe_q[10]_lut_out = Y01_safe_q[10] $ !Y01_safe_q[10]_carry_eqn;
Y01_safe_q[10]_reg_input = !L21L1 & Y01_safe_q[10]_lut_out;
Y01_safe_q[10] = DFFEA(Y01_safe_q[10]_reg_input, RB1__clk0, rst_n, , CB1_addr_ena, , );

--Y01L32 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|counter_cell[10]~COUT
--operation mode is arithmetic

Y01L32 = CARRY(Y01_safe_q[10] & !Y01L12);


--CB1L81 is dispatch:cmd0|dispatch_wishbone:wishbone|add~6
--operation mode is arithmetic

CB1L81_carry_eqn = CB1L71;
CB1L81 = K31_reg_o[4] $ CB1L81_carry_eqn;

--CB1L91 is dispatch:cmd0|dispatch_wishbone:wishbone|add~6COUT
--operation mode is arithmetic

CB1L91 = CARRY(K31_reg_o[4] # !CB1L71);


--CB1L491 is dispatch:cmd0|dispatch_wishbone:wishbone|stateNS~98
--operation mode is normal

CB1L491 = Y01_safe_q[4] & CB1L81 & (CB1L03 $ !Y01_safe_q[10]) # !Y01_safe_q[4] & !CB1L81 & (CB1L03 $ !Y01_safe_q[10]);


--CB1L591 is dispatch:cmd0|dispatch_wishbone:wishbone|stateNS~99
--operation mode is normal

CB1L591 = CB1L191 & CB1L291 & CB1L391 & CB1L491;


--CB1L22 is dispatch:cmd0|dispatch_wishbone:wishbone|add~8
--operation mode is arithmetic

CB1L22_carry_eqn = CB1L12;
CB1L22 = K31_reg_o[6] $ CB1L22_carry_eqn;

--CB1L32 is dispatch:cmd0|dispatch_wishbone:wishbone|add~8COUT
--operation mode is arithmetic

CB1L32 = CARRY(K31_reg_o[6] # !CB1L12);


--CB1L43 is dispatch:cmd0|dispatch_wishbone:wishbone|add~14
--operation mode is normal

CB1L43_carry_eqn = CB1L33;
CB1L43 = K31_reg_o[12] $ CB1L43_carry_eqn;


--Y01_safe_q[12] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[12]
--operation mode is normal

Y01_safe_q[12]_carry_eqn = Y01L52;
Y01_safe_q[12]_lut_out = Y01_safe_q[12] $ !Y01_safe_q[12]_carry_eqn;
Y01_safe_q[12]_reg_input = !L21L1 & Y01_safe_q[12]_lut_out;
Y01_safe_q[12] = DFFEA(Y01_safe_q[12]_reg_input, RB1__clk0, rst_n, , CB1_addr_ena, , );


--Y01_safe_q[6] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[6]
--operation mode is arithmetic

Y01_safe_q[6]_carry_eqn = Y01L31;
Y01_safe_q[6]_lut_out = Y01_safe_q[6] $ !Y01_safe_q[6]_carry_eqn;
Y01_safe_q[6]_reg_input = !L21L1 & Y01_safe_q[6]_lut_out;
Y01_safe_q[6] = DFFEA(Y01_safe_q[6]_reg_input, RB1__clk0, rst_n, , CB1_addr_ena, , );

--Y01L51 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

Y01L51 = CARRY(Y01_safe_q[6] & !Y01L31);


--CB1L691 is dispatch:cmd0|dispatch_wishbone:wishbone|stateNS~100
--operation mode is normal

CB1L691 = CB1L22 & Y01_safe_q[6] & (CB1L43 $ !Y01_safe_q[12]) # !CB1L22 & !Y01_safe_q[6] & (CB1L43 $ !Y01_safe_q[12]);


--CB1L82 is dispatch:cmd0|dispatch_wishbone:wishbone|add~11
--operation mode is arithmetic

CB1L82_carry_eqn = CB1L72;
CB1L82 = K31_reg_o[9] $ !CB1L82_carry_eqn;

--CB1L92 is dispatch:cmd0|dispatch_wishbone:wishbone|add~11COUT
--operation mode is arithmetic

CB1L92 = CARRY(!K31_reg_o[9] & !CB1L72);


--Y01_safe_q[9] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[9]
--operation mode is arithmetic

Y01_safe_q[9]_carry_eqn = Y01L91;
Y01_safe_q[9]_lut_out = Y01_safe_q[9] $ Y01_safe_q[9]_carry_eqn;
Y01_safe_q[9]_reg_input = !L21L1 & Y01_safe_q[9]_lut_out;
Y01_safe_q[9] = DFFEA(Y01_safe_q[9]_reg_input, RB1__clk0, rst_n, , CB1_addr_ena, , );

--Y01L12 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|counter_cell[9]~COUT
--operation mode is arithmetic

Y01L12 = CARRY(!Y01L91 # !Y01_safe_q[9]);


--CB1L02 is dispatch:cmd0|dispatch_wishbone:wishbone|add~7
--operation mode is arithmetic

CB1L02_carry_eqn = CB1L91;
CB1L02 = K31_reg_o[5] $ !CB1L02_carry_eqn;

--CB1L12 is dispatch:cmd0|dispatch_wishbone:wishbone|add~7COUT
--operation mode is arithmetic

CB1L12 = CARRY(!K31_reg_o[5] & !CB1L91);


--CB1L791 is dispatch:cmd0|dispatch_wishbone:wishbone|stateNS~101
--operation mode is normal

CB1L791 = Y01_safe_q[5] & CB1L02 & (CB1L82 $ !Y01_safe_q[9]) # !Y01_safe_q[5] & !CB1L02 & (CB1L82 $ !Y01_safe_q[9]);


--CB1L61 is dispatch:cmd0|dispatch_wishbone:wishbone|add~5
--operation mode is arithmetic

CB1L61_carry_eqn = CB1L51;
CB1L61 = K31_reg_o[3] $ !CB1L61_carry_eqn;

--CB1L71 is dispatch:cmd0|dispatch_wishbone:wishbone|add~5COUT
--operation mode is arithmetic

CB1L71 = CARRY(!K31_reg_o[3] & !CB1L51);


--CB1L891 is dispatch:cmd0|dispatch_wishbone:wishbone|stateNS~102
--operation mode is normal

CB1L891 = CB1L691 & CB1L791 & (Y01_safe_q[3] $ !CB1L61);


--CB1L37 is dispatch:cmd0|dispatch_wishbone:wishbone|next_state.error~10
--operation mode is normal

CB1L37 = CB1L57Q & (!CB1L891 # !CB1L591 # !A1L192);


--C1L5Q is dispatch:cmd0|pres_state~22
--operation mode is normal

C1L5Q_lut_out = C1L5Q & (AB1L741Q & !C1L3Q # !C1L1) # !C1L5Q & AB1L741Q & !C1L3Q;
C1L5Q = DFFEA(C1L5Q_lut_out, RB1__clk0, rst_n, , , , );


--CB1L8 is dispatch:cmd0|dispatch_wishbone:wishbone|addr_o[6]~9
--operation mode is normal

CB1L8 = CB1L57Q & K41_reg_o[22];


--A1L392 is slave_err~332
--operation mode is normal

A1L392 = CB1L8 # CB1L7 & !CB1L6 # !CB1L7 & A1L692;


--CB1L5 is dispatch:cmd0|dispatch_wishbone:wishbone|addr_o[3]~12
--operation mode is normal

CB1L5 = CB1L57Q & K41_reg_o[19];


--A1L492 is slave_err~333
--operation mode is normal

A1L492 = A1L392 # CB1L9 & CB1L5 # !CB1L9 & !E1L41;


--CB1L47Q is dispatch:cmd0|dispatch_wishbone:wishbone|pres_state~20
--operation mode is normal

CB1L47Q_lut_out = !CB1L67Q & !CB1L77Q & (C1L5Q # CB1L47Q);
CB1L47Q = DFFEA(CB1L47Q_lut_out, RB1__clk0, rst_n, , , , );


--AB1L741Q is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~30
--operation mode is normal

AB1L741Q_lut_out = !FB1L35 & !FB1L85 & AB1L001Q & AB1L041Q;
AB1L741Q = DFFEA(AB1L741Q_lut_out, RB1__clk0, rst_n, , , , );


--K02_reg_o[16] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[16]
--operation mode is normal

K02_reg_o[16]_lut_out = GB1_reg[16];
K02_reg_o[16] = DFFEA(K02_reg_o[16]_lut_out, RB1__clk0, rst_n, , AB1L751, , );


--C1L3Q is dispatch:cmd0|pres_state~20
--operation mode is normal

C1L3Q_lut_out = !C1L4Q & (AB1L741Q # C1L3Q # AB1L841Q);
C1L3Q = DFFEA(C1L3Q_lut_out, RB1__clk0, rst_n, , , , );


--K02_reg_o[18] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[18]
--operation mode is normal

K02_reg_o[18]_lut_out = GB1_reg[18];
K02_reg_o[18] = DFFEA(K02_reg_o[18]_lut_out, RB1__clk0, rst_n, , AB1L751, , );


--K02_reg_o[22] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[22]
--operation mode is normal

K02_reg_o[22]_lut_out = GB1_reg[22];
K02_reg_o[22] = DFFEA(K02_reg_o[22]_lut_out, RB1__clk0, rst_n, , AB1L751, , );


--K02_reg_o[19] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[19]
--operation mode is normal

K02_reg_o[19]_lut_out = GB1_reg[19];
K02_reg_o[19] = DFFEA(K02_reg_o[19]_lut_out, RB1__clk0, rst_n, , AB1L751, , );


--K02_reg_o[23] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[23]
--operation mode is normal

K02_reg_o[23]_lut_out = GB1_reg[23];
K02_reg_o[23] = DFFEA(K02_reg_o[23]_lut_out, RB1__clk0, rst_n, , AB1L751, , );


--K02_reg_o[20] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[20]
--operation mode is normal

K02_reg_o[20]_lut_out = GB1_reg[20];
K02_reg_o[20] = DFFEA(K02_reg_o[20]_lut_out, RB1__clk0, rst_n, , AB1L751, , );


--K02_reg_o[21] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[21]
--operation mode is normal

K02_reg_o[21]_lut_out = GB1_reg[21];
K02_reg_o[21] = DFFEA(K02_reg_o[21]_lut_out, RB1__clk0, rst_n, , AB1L751, , );


--K02_reg_o[17] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[17]
--operation mode is normal

K02_reg_o[17]_lut_out = GB1_reg[17];
K02_reg_o[17] = DFFEA(K02_reg_o[17]_lut_out, RB1__clk0, rst_n, , AB1L751, , );


--Y2_safe_q[1] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_data_shift_cntr_reg_rtl_1|alt_counter_stratix:wysi_counter|safe_q[1]
--operation mode is arithmetic

Y2_safe_q[1] = AMPP_FUNCTION(!A1L5, Y2_safe_q[1], V1L01, !SB1_Q[3], V1_ram_rom_load_read_data, Y2L3);

--Y2L5 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_data_shift_cntr_reg_rtl_1|alt_counter_stratix:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

Y2L5 = AMPP_FUNCTION(Y2_safe_q[1], Y2L3);


--Y2_safe_q[0] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_data_shift_cntr_reg_rtl_1|alt_counter_stratix:wysi_counter|safe_q[0]
--operation mode is arithmetic

Y2_safe_q[0] = AMPP_FUNCTION(!A1L5, Y2_safe_q[0], V1L01, !SB1_Q[3], V1_ram_rom_load_read_data);

--Y2L3 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_data_shift_cntr_reg_rtl_1|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

Y2L3 = AMPP_FUNCTION(Y2_safe_q[0]);


--Y2_safe_q[3] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_data_shift_cntr_reg_rtl_1|alt_counter_stratix:wysi_counter|safe_q[3]
--operation mode is arithmetic

Y2_safe_q[3] = AMPP_FUNCTION(!A1L5, Y2_safe_q[3], V1L01, !SB1_Q[3], V1_ram_rom_load_read_data, Y2L7);

--Y2L9 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_data_shift_cntr_reg_rtl_1|alt_counter_stratix:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

Y2L9 = AMPP_FUNCTION(Y2_safe_q[3], Y2L7);


--Y2_safe_q[2] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_data_shift_cntr_reg_rtl_1|alt_counter_stratix:wysi_counter|safe_q[2]
--operation mode is arithmetic

Y2_safe_q[2] = AMPP_FUNCTION(!A1L5, Y2_safe_q[2], V1L01, !SB1_Q[3], V1_ram_rom_load_read_data, Y2L5);

--Y2L7 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_data_shift_cntr_reg_rtl_1|alt_counter_stratix:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

Y2L7 = AMPP_FUNCTION(Y2_safe_q[2], Y2L5);


--Y2_safe_q[4] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_data_shift_cntr_reg_rtl_1|alt_counter_stratix:wysi_counter|safe_q[4]
--operation mode is arithmetic

Y2_safe_q[4] = AMPP_FUNCTION(!A1L5, Y2_safe_q[4], V1L01, !SB1_Q[3], V1_ram_rom_load_read_data, Y2L9);

--Y2L11 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_data_shift_cntr_reg_rtl_1|alt_counter_stratix:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

Y2L11 = AMPP_FUNCTION(Y2_safe_q[4], Y2L9);


--Y2_safe_q[5] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_data_shift_cntr_reg_rtl_1|alt_counter_stratix:wysi_counter|safe_q[5]
--operation mode is normal

Y2_safe_q[5] = AMPP_FUNCTION(!A1L5, Y2_safe_q[5], V1L01, !SB1_Q[3], V1_ram_rom_load_read_data, Y2L11);


--V1L45 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~51
--operation mode is normal

V1L45 = AMPP_FUNCTION(Y2_safe_q[4], Y2_safe_q[5]);


--V1L55 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~52
--operation mode is normal

V1L55 = AMPP_FUNCTION(Y2_safe_q[0], Y2_safe_q[3], Y2_safe_q[2], V1L45);


--V1_ram_rom_load_read_data is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_load_read_data
--operation mode is normal

V1_ram_rom_load_read_data = AMPP_FUNCTION(Y2_safe_q[1], V1L55);


--SB2_Q[2] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[2]
--operation mode is normal

SB2_Q[2] = AMPP_FUNCTION(!A1L5, SB6_Q[2], !G1L2, G1L8);


--SB6_Q[2] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[2]
--operation mode is normal

SB6_Q[2] = AMPP_FUNCTION(!A1L5, SB6_Q[2], V1_ir_loaded_address_reg[1], SB6_Q[3], G1L61, !G1L2, VB1_state[4], G1_IRSR_ENA);


--SB3_Q[0] is sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0]
--operation mode is normal

SB3_Q[0] = AMPP_FUNCTION(!A1L5, WB1_dffe1a[1], !G1L2, G1L1);


--SB7_Q[0] is sld_hub:sld_hub_inst|sld_dffex:RESET|Q[0]
--operation mode is normal

SB7_Q[0] = AMPP_FUNCTION(!A1L5, WB1_dffe1a[7], G1_jtag_debug_mode_usr1, G1L3);


--VB1_state[1] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[1]
--operation mode is normal

VB1_state[1] = AMPP_FUNCTION(!A1L5, A1L7, VB1_state[0], VB1L81, VCC);


--G1L2 is sld_hub:sld_hub_inst|CLEAR_SIGNAL~0
--operation mode is normal

G1L2 = AMPP_FUNCTION(SB7_Q[0], VB1_state[1]);


--SB5_Q[0] is sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]
--operation mode is normal

SB5_Q[0] = AMPP_FUNCTION(!A1L5, altera_internal_jtag, VCC, G1L71);


--WB1_dffe1a[2] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_bje:auto_generated|dffe1a[2]
--operation mode is normal

WB1_dffe1a[2] = AMPP_FUNCTION(!A1L5, SB6_Q[2], G1L42, SB6_Q[3], SB6_Q[1], !G1L2, G1L7);


--SB4_Q[0] is sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]
--operation mode is normal

SB4_Q[0] = AMPP_FUNCTION(!A1L5, altera_internal_jtag, !G1L2, G1L71);


--G1L81 is sld_hub:sld_hub_inst|IRF_ENABLE[1]~76
--operation mode is normal

G1L81 = AMPP_FUNCTION(SB5_Q[0], WB1_dffe1a[2], SB4_Q[0], SB3_Q[0]);


--VB1_state[5] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[5]
--operation mode is normal

VB1_state[5] = AMPP_FUNCTION(!A1L5, VB1_state[4], VB1_state[3], A1L7, VCC);


--G1_OK_TO_UPDATE_IR_Q is sld_hub:sld_hub_inst|OK_TO_UPDATE_IR_Q
--operation mode is normal

G1_OK_TO_UPDATE_IR_Q = AMPP_FUNCTION(!A1L5, G1_jtag_debug_mode_usr1, VB1_state[8], VCC, G1L82);


--G1L91 is sld_hub:sld_hub_inst|IRF_ENABLE[1]~77
--operation mode is normal

G1L91 = AMPP_FUNCTION(G1L81, VB1_state[5], G1_OK_TO_UPDATE_IR_Q);


--AB1L541Q is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~27
--operation mode is normal

AB1L541Q_lut_out = AB1L001Q & AB1L931Q;
AB1L541Q = DFFEA(AB1L541Q_lut_out, RB1__clk0, rst_n, , , , );


--GB1_reg[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[0]
--operation mode is normal

GB1_reg[0]_lut_out = AB1L89Q & K12_reg_o[0] # !AB1L89Q & (AB1L301Q & K12_reg_o[0] # !AB1L301Q & GB1_reg[1]);
GB1_reg[0] = DFFEA(GB1_reg[0]_lut_out, RB1__clk0, rst_n, , AB1_data_shreg_ena, , );


--AB1L16 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[0]~34
--operation mode is normal

AB1L16 = AB1L541Q & GB1_reg[0];


--Y4_safe_q[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[0]
--operation mode is arithmetic

Y4_safe_q[0]_lut_out = !Y4_safe_q[0];
Y4_safe_q[0]_reg_input = !L3L1 & Y4_safe_q[0]_lut_out;
Y4_safe_q[0] = DFFEA(Y4_safe_q[0]_reg_input, RB1__clk0, rst_n, , AB1L501, , );

--Y4L3 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

Y4L3 = CARRY(Y4_safe_q[0]);


--AB1L55 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_addr_o[0]~6
--operation mode is normal

AB1L55 = Y4_safe_q[0] & AB1L541Q;


--Y4_safe_q[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[1]
--operation mode is arithmetic

Y4_safe_q[1]_carry_eqn = Y4L3;
Y4_safe_q[1]_lut_out = Y4_safe_q[1] $ Y4_safe_q[1]_carry_eqn;
Y4_safe_q[1]_reg_input = !L3L1 & Y4_safe_q[1]_lut_out;
Y4_safe_q[1] = DFFEA(Y4_safe_q[1]_reg_input, RB1__clk0, rst_n, , AB1L501, , );

--Y4L5 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

Y4L5 = CARRY(!Y4L3 # !Y4_safe_q[1]);


--AB1L65 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_addr_o[1]~7
--operation mode is normal

AB1L65 = Y4_safe_q[1] & AB1L541Q;


--Y4_safe_q[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[2]
--operation mode is arithmetic

Y4_safe_q[2]_carry_eqn = Y4L5;
Y4_safe_q[2]_lut_out = Y4_safe_q[2] $ !Y4_safe_q[2]_carry_eqn;
Y4_safe_q[2]_reg_input = !L3L1 & Y4_safe_q[2]_lut_out;
Y4_safe_q[2] = DFFEA(Y4_safe_q[2]_reg_input, RB1__clk0, rst_n, , AB1L501, , );

--Y4L7 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

Y4L7 = CARRY(Y4_safe_q[2] & !Y4L5);


--AB1L75 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_addr_o[2]~8
--operation mode is normal

AB1L75 = Y4_safe_q[2] & AB1L541Q;


--Y4_safe_q[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[3]
--operation mode is arithmetic

Y4_safe_q[3]_carry_eqn = Y4L7;
Y4_safe_q[3]_lut_out = Y4_safe_q[3] $ Y4_safe_q[3]_carry_eqn;
Y4_safe_q[3]_reg_input = !L3L1 & Y4_safe_q[3]_lut_out;
Y4_safe_q[3] = DFFEA(Y4_safe_q[3]_reg_input, RB1__clk0, rst_n, , AB1L501, , );

--Y4L9 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

Y4L9 = CARRY(!Y4L7 # !Y4_safe_q[3]);


--AB1L85 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_addr_o[3]~9
--operation mode is normal

AB1L85 = Y4_safe_q[3] & AB1L541Q;


--Y4_safe_q[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[4]
--operation mode is arithmetic

Y4_safe_q[4]_carry_eqn = Y4L9;
Y4_safe_q[4]_lut_out = Y4_safe_q[4] $ !Y4_safe_q[4]_carry_eqn;
Y4_safe_q[4]_reg_input = !L3L1 & Y4_safe_q[4]_lut_out;
Y4_safe_q[4] = DFFEA(Y4_safe_q[4]_reg_input, RB1__clk0, rst_n, , AB1L501, , );

--Y4L11 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

Y4L11 = CARRY(Y4_safe_q[4] & !Y4L9);


--AB1L95 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_addr_o[4]~10
--operation mode is normal

AB1L95 = Y4_safe_q[4] & AB1L541Q;


--Y4_safe_q[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[5]
--operation mode is arithmetic

Y4_safe_q[5]_carry_eqn = Y4L11;
Y4_safe_q[5]_lut_out = Y4_safe_q[5] $ Y4_safe_q[5]_carry_eqn;
Y4_safe_q[5]_reg_input = !L3L1 & Y4_safe_q[5]_lut_out;
Y4_safe_q[5] = DFFEA(Y4_safe_q[5]_reg_input, RB1__clk0, rst_n, , AB1L501, , );

--Y4L31 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

Y4L31 = CARRY(!Y4L11 # !Y4_safe_q[5]);


--AB1L06 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_addr_o[5]~11
--operation mode is normal

AB1L06 = Y4_safe_q[5] & AB1L541Q;


--CB1L53 is dispatch:cmd0|dispatch_wishbone:wishbone|cmd_buf_addr_o[0]~6
--operation mode is normal

CB1L53 = Y01_safe_q[0] & K31_reg_o[15] & !K31_reg_o[14] & !K31_reg_o[13];


--CB1L63 is dispatch:cmd0|dispatch_wishbone:wishbone|cmd_buf_addr_o[1]~7
--operation mode is normal

CB1L63 = Y01_safe_q[1] & K31_reg_o[15] & !K31_reg_o[14] & !K31_reg_o[13];


--CB1L73 is dispatch:cmd0|dispatch_wishbone:wishbone|cmd_buf_addr_o[2]~8
--operation mode is normal

CB1L73 = Y01_safe_q[2] & K31_reg_o[15] & !K31_reg_o[14] & !K31_reg_o[13];


--CB1L83 is dispatch:cmd0|dispatch_wishbone:wishbone|cmd_buf_addr_o[3]~9
--operation mode is normal

CB1L83 = Y01_safe_q[3] & K31_reg_o[15] & !K31_reg_o[14] & !K31_reg_o[13];


--CB1L93 is dispatch:cmd0|dispatch_wishbone:wishbone|cmd_buf_addr_o[4]~10
--operation mode is normal

CB1L93 = Y01_safe_q[4] & K31_reg_o[15] & !K31_reg_o[14] & !K31_reg_o[13];


--CB1L04 is dispatch:cmd0|dispatch_wishbone:wishbone|cmd_buf_addr_o[5]~11
--operation mode is normal

CB1L04 = Y01_safe_q[5] & K31_reg_o[15] & !K31_reg_o[14] & !K31_reg_o[13];


--L21L2 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|LessThan~135
--operation mode is normal

L21L2 = !Y01_safe_q[3] # !Y01_safe_q[2] # !Y01_safe_q[1] # !Y01_safe_q[0];


--L21L3 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|LessThan~136
--operation mode is normal

L21L3 = !Y01_safe_q[11] # !Y01_safe_q[7] # !Y01_safe_q[5] # !Y01_safe_q[4];


--L21L4 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|LessThan~137
--operation mode is normal

L21L4 = !Y01_safe_q[10] # !Y01_safe_q[8];


--L21L5 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|LessThan~138
--operation mode is normal

L21L5 = L21L4 # !Y01_safe_q[9] # !Y01_safe_q[12] # !Y01_safe_q[6];


--L21L1 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|count~13
--operation mode is normal

L21L1 = !L21L2 & !L21L3 & !L21L5 # !CB1L47Q;


--CB1_addr_ena is dispatch:cmd0|dispatch_wishbone:wishbone|addr_ena
--operation mode is normal

CB1_addr_ena = A1L292 # J1L8 & J1L1Q # !CB1L47Q;


--G1_jtag_debug_mode is sld_hub:sld_hub_inst|jtag_debug_mode
--operation mode is normal

G1_jtag_debug_mode = AMPP_FUNCTION(!A1L5, G1L42, G1_jtag_debug_mode, G1L52, VB1_state[15], VB1_state[0]);


--G1L62 is sld_hub:sld_hub_inst|NODE_ENA~1
--operation mode is normal

G1L62 = AMPP_FUNCTION(SB4_Q[0], G1_jtag_debug_mode, SB3_Q[0]);


--VB1_state[4] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[4]
--operation mode is normal

VB1_state[4] = AMPP_FUNCTION(!A1L5, A1L7, VB1_state[4], VB1_state[3], VB1_state[7], VCC);


--G1_jtag_debug_mode_usr1 is sld_hub:sld_hub_inst|jtag_debug_mode_usr1
--operation mode is normal

G1_jtag_debug_mode_usr1 = AMPP_FUNCTION(!A1L5, UB1_dffs[0], UB1_dffs[1], G1L03, G1L13, VB1_state[0], VB1_state[12]);


--SB1_Q[1] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[1]
--operation mode is normal

SB1_Q[1] = AMPP_FUNCTION(!A1L5, SB2_Q[1], SB6_Q[1], SB3_Q[0], !G1L2, G1L91);


--G1L11 is sld_hub:sld_hub_inst|HUB_TDO~516
--operation mode is normal

G1L11 = AMPP_FUNCTION(SB1_Q[2], SB1_Q[1]);


--V1L01 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|process1~55
--operation mode is normal

V1L01 = AMPP_FUNCTION(G1L62, VB1_state[4], G1_jtag_debug_mode_usr1, G1L11);


--SB1_Q[3] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[3]
--operation mode is normal

SB1_Q[3] = AMPP_FUNCTION(!A1L5, SB2_Q[3], SB6_Q[3], SB3_Q[0], !G1L2, G1L91);


--V1L9 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|process1~3
--operation mode is normal

V1L9 = AMPP_FUNCTION(SB1_Q[3], Y2_safe_q[1], V1L55, SB1_Q[1]);


--V1L11 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|process5~12
--operation mode is normal

V1L11 = AMPP_FUNCTION(G1L62, SB1_Q[3], G1_jtag_debug_mode_usr1);


--V1L31 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg~547
--operation mode is normal

V1L31 = AMPP_FUNCTION(Y1_safe_q[1], Y1_safe_q[0], VB1_state[4], V1L11);


--SB1_Q[0] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[0]
--operation mode is normal

SB1_Q[0] = AMPP_FUNCTION(!A1L5, SB2_Q[0], SB6_Q[0], SB3_Q[0], !G1L2, G1L91);


--V1_ram_rom_incr_addr is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr
--operation mode is normal

V1_ram_rom_incr_addr = AMPP_FUNCTION(V1L35, V1L55, SB1_Q[1], Y2_safe_q[1]);


--V1L41 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg~548
--operation mode is normal

V1L41 = AMPP_FUNCTION(Y1_safe_q[2], Y1_safe_q[1], VB1_state[4], V1L11);


--V1L51 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg~549
--operation mode is normal

V1L51 = AMPP_FUNCTION(Y1_safe_q[3], Y1_safe_q[2], VB1_state[4], V1L11);


--V1L61 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg~550
--operation mode is normal

V1L61 = AMPP_FUNCTION(Y1_safe_q[4], Y1_safe_q[3], VB1_state[4], V1L11);


--V1L71 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg~551
--operation mode is normal

V1L71 = AMPP_FUNCTION(Y1_safe_q[5], Y1_safe_q[4], VB1_state[4], V1L11);


--V1L81 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg~552
--operation mode is normal

V1L81 = AMPP_FUNCTION(Y1_safe_q[5], VB1_state[4], V1L11, altera_internal_jtag);


--GB1_reg[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[1]
--operation mode is normal

GB1_reg[1]_lut_out = AB1L89Q & K12_reg_o[1] # !AB1L89Q & (AB1L301Q & K12_reg_o[1] # !AB1L301Q & GB1_reg[2]);
GB1_reg[1] = DFFEA(GB1_reg[1]_lut_out, RB1__clk0, rst_n, , AB1_data_shreg_ena, , );


--AB1L26 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[1]~35
--operation mode is normal

AB1L26 = AB1L541Q & GB1_reg[1];


--GB1_reg[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[2]
--operation mode is normal

GB1_reg[2]_lut_out = AB1L89Q & K12_reg_o[2] # !AB1L89Q & (AB1L301Q & K12_reg_o[2] # !AB1L301Q & GB1_reg[3]);
GB1_reg[2] = DFFEA(GB1_reg[2]_lut_out, RB1__clk0, rst_n, , AB1_data_shreg_ena, , );


--AB1L36 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[2]~36
--operation mode is normal

AB1L36 = AB1L541Q & GB1_reg[2];


--GB1_reg[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[3]
--operation mode is normal

GB1_reg[3]_lut_out = AB1L89Q & K12_reg_o[3] # !AB1L89Q & (AB1L301Q & K12_reg_o[3] # !AB1L301Q & GB1_reg[4]);
GB1_reg[3] = DFFEA(GB1_reg[3]_lut_out, RB1__clk0, rst_n, , AB1_data_shreg_ena, , );


--AB1L46 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[3]~37
--operation mode is normal

AB1L46 = AB1L541Q & GB1_reg[3];


--K13_reg_o[30] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[30]
--operation mode is normal

K13_reg_o[30]_lut_out = CB1L17;
K13_reg_o[30] = DFFEA(K13_reg_o[30]_lut_out, RB1__clk1, rst_n, , QB1L191, , );


--K13_reg_o[29] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[29]
--operation mode is normal

K13_reg_o[29]_lut_out = CB1L07;
K13_reg_o[29] = DFFEA(K13_reg_o[29]_lut_out, RB1__clk1, rst_n, , QB1L191, , );


--K13_reg_o[28] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[28]
--operation mode is normal

K13_reg_o[28]_lut_out = CB1L96;
K13_reg_o[28] = DFFEA(K13_reg_o[28]_lut_out, RB1__clk1, rst_n, , QB1L191, , );


--K13_reg_o[27] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[27]
--operation mode is normal

K13_reg_o[27]_lut_out = CB1L86;
K13_reg_o[27] = DFFEA(K13_reg_o[27]_lut_out, RB1__clk1, rst_n, , QB1L191, , );


--QB1L181 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_o~279
--operation mode is normal

QB1L181 = K13_reg_o[30] # K13_reg_o[29] # K13_reg_o[28] # K13_reg_o[27];


--K13_reg_o[26] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[26]
--operation mode is normal

K13_reg_o[26]_lut_out = CB1L76;
K13_reg_o[26] = DFFEA(K13_reg_o[26]_lut_out, RB1__clk1, rst_n, , QB1L191, , );


--K13_reg_o[25] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[25]
--operation mode is normal

K13_reg_o[25]_lut_out = CB1L66;
K13_reg_o[25] = DFFEA(K13_reg_o[25]_lut_out, RB1__clk1, rst_n, , QB1L191, , );


--K13_reg_o[24] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[24]
--operation mode is normal

K13_reg_o[24]_lut_out = CB1L56;
K13_reg_o[24] = DFFEA(K13_reg_o[24]_lut_out, RB1__clk1, rst_n, , QB1L191, , );


--K13_reg_o[23] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[23]
--operation mode is normal

K13_reg_o[23]_lut_out = CB1L46;
K13_reg_o[23] = DFFEA(K13_reg_o[23]_lut_out, RB1__clk1, rst_n, , QB1L191, , );


--QB1L281 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_o~280
--operation mode is normal

QB1L281 = K13_reg_o[26] # K13_reg_o[25] # K13_reg_o[24] # K13_reg_o[23];


--K13_reg_o[22] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[22]
--operation mode is normal

K13_reg_o[22]_lut_out = CB1L36;
K13_reg_o[22] = DFFEA(K13_reg_o[22]_lut_out, RB1__clk1, rst_n, , QB1L191, , );


--K13_reg_o[21] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[21]
--operation mode is normal

K13_reg_o[21]_lut_out = CB1L26;
K13_reg_o[21] = DFFEA(K13_reg_o[21]_lut_out, RB1__clk1, rst_n, , QB1L191, , );


--K13_reg_o[20] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[20]
--operation mode is normal

K13_reg_o[20]_lut_out = CB1L16;
K13_reg_o[20] = DFFEA(K13_reg_o[20]_lut_out, RB1__clk1, rst_n, , QB1L191, , );


--K13_reg_o[19] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[19]
--operation mode is normal

K13_reg_o[19]_lut_out = CB1L06;
K13_reg_o[19] = DFFEA(K13_reg_o[19]_lut_out, RB1__clk1, rst_n, , QB1L191, , );


--QB1L381 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_o~281
--operation mode is normal

QB1L381 = K13_reg_o[22] # K13_reg_o[21] # K13_reg_o[20] # K13_reg_o[19];


--K13_reg_o[18] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[18]
--operation mode is normal

K13_reg_o[18]_lut_out = CB1L95;
K13_reg_o[18] = DFFEA(K13_reg_o[18]_lut_out, RB1__clk1, rst_n, , QB1L191, , );


--K13_reg_o[17] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[17]
--operation mode is normal

K13_reg_o[17]_lut_out = CB1L85;
K13_reg_o[17] = DFFEA(K13_reg_o[17]_lut_out, RB1__clk1, rst_n, , QB1L191, , );


--K13_reg_o[16] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[16]
--operation mode is normal

K13_reg_o[16]_lut_out = CB1L75;
K13_reg_o[16] = DFFEA(K13_reg_o[16]_lut_out, RB1__clk1, rst_n, , QB1L191, , );


--K13_reg_o[15] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[15]
--operation mode is normal

K13_reg_o[15]_lut_out = CB1L65;
K13_reg_o[15] = DFFEA(K13_reg_o[15]_lut_out, RB1__clk1, rst_n, , QB1L191, , );


--QB1L481 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_o~282
--operation mode is normal

QB1L481 = K13_reg_o[18] # K13_reg_o[17] # K13_reg_o[16] # K13_reg_o[15];


--QB1L581 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_o~283
--operation mode is normal

QB1L581 = QB1L181 # QB1L281 # QB1L381 # QB1L481;


--K13_reg_o[14] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[14]
--operation mode is normal

K13_reg_o[14]_lut_out = CB1L55;
K13_reg_o[14] = DFFEA(K13_reg_o[14]_lut_out, RB1__clk1, rst_n, , QB1L191, , );


--K13_reg_o[13] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[13]
--operation mode is normal

K13_reg_o[13]_lut_out = CB1L45;
K13_reg_o[13] = DFFEA(K13_reg_o[13]_lut_out, RB1__clk1, rst_n, , QB1L191, , );


--QB1L681 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_o~284
--operation mode is normal

QB1L681 = K13_reg_o[14] # K13_reg_o[13];


--K13_reg_o[12] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[12]
--operation mode is normal

K13_reg_o[12]_lut_out = CB1L35;
K13_reg_o[12] = DFFEA(K13_reg_o[12]_lut_out, RB1__clk1, rst_n, , QB1L191, , );


--K13_reg_o[11] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[11]
--operation mode is normal

K13_reg_o[11]_lut_out = CB1L25;
K13_reg_o[11] = DFFEA(K13_reg_o[11]_lut_out, RB1__clk1, rst_n, , QB1L191, , );


--K13_reg_o[10] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[10]
--operation mode is normal

K13_reg_o[10]_lut_out = CB1L15;
K13_reg_o[10] = DFFEA(K13_reg_o[10]_lut_out, RB1__clk1, rst_n, , QB1L191, , );


--K13_reg_o[9] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[9]
--operation mode is normal

K13_reg_o[9]_lut_out = CB1L05;
K13_reg_o[9] = DFFEA(K13_reg_o[9]_lut_out, RB1__clk1, rst_n, , QB1L191, , );


--K13_reg_o[8] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[8]
--operation mode is normal

K13_reg_o[8]_lut_out = CB1L94;
K13_reg_o[8] = DFFEA(K13_reg_o[8]_lut_out, RB1__clk1, rst_n, , QB1L191, , );


--K13_reg_o[7] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[7]
--operation mode is normal

K13_reg_o[7]_lut_out = CB1L84;
K13_reg_o[7] = DFFEA(K13_reg_o[7]_lut_out, RB1__clk1, rst_n, , QB1L191, , );


--QB1L781 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_o~285
--operation mode is normal

QB1L781 = K13_reg_o[10] # K13_reg_o[9] # K13_reg_o[8] # K13_reg_o[7];


--QB1L881 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_o~286
--operation mode is normal

QB1L881 = QB1L681 # K13_reg_o[12] # K13_reg_o[11] # QB1L781;


--K13_reg_o[6] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[6]
--operation mode is normal

K13_reg_o[6]_lut_out = CB1L74;
K13_reg_o[6] = DFFEA(K13_reg_o[6]_lut_out, RB1__clk1, rst_n, , QB1L191, , );


--K13_reg_o[5] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[5]
--operation mode is normal

K13_reg_o[5]_lut_out = CB1L64;
K13_reg_o[5] = DFFEA(K13_reg_o[5]_lut_out, RB1__clk1, rst_n, , QB1L191, , );


--K13_reg_o[4] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[4]
--operation mode is normal

K13_reg_o[4]_lut_out = CB1L54;
K13_reg_o[4] = DFFEA(K13_reg_o[4]_lut_out, RB1__clk1, rst_n, , QB1L191, , );


--K13_reg_o[3] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[3]
--operation mode is normal

K13_reg_o[3]_lut_out = CB1L44;
K13_reg_o[3] = DFFEA(K13_reg_o[3]_lut_out, RB1__clk1, rst_n, , QB1L191, , );


--QB1L981 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_o~287
--operation mode is normal

QB1L981 = K13_reg_o[6] # K13_reg_o[5] # K13_reg_o[4] # K13_reg_o[3];


--K13_reg_o[2] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[2]
--operation mode is normal

K13_reg_o[2]_lut_out = CB1L34;
K13_reg_o[2] = DFFEA(K13_reg_o[2]_lut_out, RB1__clk1, rst_n, , QB1L191, , );


--K13_reg_o[1] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[1]
--operation mode is normal

K13_reg_o[1]_lut_out = CB1L24;
K13_reg_o[1] = DFFEA(K13_reg_o[1]_lut_out, RB1__clk1, rst_n, , QB1L191, , );


--K13_reg_o[0] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[0]
--operation mode is normal

K13_reg_o[0]_lut_out = CB1L14;
K13_reg_o[0] = DFFEA(K13_reg_o[0]_lut_out, RB1__clk1, rst_n, , QB1L191, , );


--K13_reg_o[31] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[31]
--operation mode is normal

K13_reg_o[31]_lut_out = CB1L27;
K13_reg_o[31] = DFFEA(K13_reg_o[31]_lut_out, RB1__clk1, rst_n, , QB1L191, , );


--QB1L091 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_o~288
--operation mode is normal

QB1L091 = K13_reg_o[2] # K13_reg_o[1] # K13_reg_o[0] # K13_reg_o[31];


--QB1_resync_req_o is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_o
--operation mode is normal

QB1_resync_req_o = QB1L581 # QB1L881 # QB1L981 # QB1L091;


--PB1L48 is frame_timing:frame_timing_slave|frame_timing_core:ftc|restart_frame_aligned_o~8
--operation mode is normal

PB1L48 = lvds_sync & !PB1L96Q;


--PB1L28 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~295
--operation mode is normal

PB1L28 = Y31_safe_q[1] & Y31_safe_q[0] & PB1L18;


--K72_reg_o[31] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[31]
--operation mode is normal

K72_reg_o[31]_lut_out = CB1L27;
K72_reg_o[31] = DFFEA(K72_reg_o[31]_lut_out, RB1__clk1, rst_n, , QB1L1, , );


--PB1L11 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~9
--operation mode is arithmetic

PB1L11_carry_eqn = PB1L01;
PB1L11 = K72_reg_o[5] $ !PB1L11_carry_eqn;

--PB1L21 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~9COUT
--operation mode is arithmetic

PB1L21 = CARRY(!K72_reg_o[5] & !PB1L01);


--PB1L87 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~247
--operation mode is arithmetic

PB1L87 = CARRY(Y31_safe_q[4] & PB1L9 & !PB1L67 # !Y31_safe_q[4] & (PB1L9 # !PB1L67));


--K72_reg_o[6] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[6]
--operation mode is normal

K72_reg_o[6]_lut_out = CB1L74;
K72_reg_o[6] = DFFEA(K72_reg_o[6]_lut_out, RB1__clk1, rst_n, , QB1L1, , );


--K72_reg_o[7] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[7]
--operation mode is normal

K72_reg_o[7]_lut_out = CB1L84;
K72_reg_o[7] = DFFEA(K72_reg_o[7]_lut_out, RB1__clk1, rst_n, , QB1L1, , );


--K72_reg_o[8] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[8]
--operation mode is normal

K72_reg_o[8]_lut_out = CB1L94;
K72_reg_o[8] = DFFEA(K72_reg_o[8]_lut_out, RB1__clk1, rst_n, , QB1L1, , );


--K72_reg_o[9] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[9]
--operation mode is normal

K72_reg_o[9]_lut_out = CB1L05;
K72_reg_o[9] = DFFEA(K72_reg_o[9]_lut_out, RB1__clk1, rst_n, , QB1L1, , );


--K72_reg_o[10] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[10]
--operation mode is normal

K72_reg_o[10]_lut_out = CB1L15;
K72_reg_o[10] = DFFEA(K72_reg_o[10]_lut_out, RB1__clk1, rst_n, , QB1L1, , );


--K72_reg_o[11] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[11]
--operation mode is normal

K72_reg_o[11]_lut_out = CB1L25;
K72_reg_o[11] = DFFEA(K72_reg_o[11]_lut_out, RB1__clk1, rst_n, , QB1L1, , );


--K72_reg_o[12] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[12]
--operation mode is normal

K72_reg_o[12]_lut_out = CB1L35;
K72_reg_o[12] = DFFEA(K72_reg_o[12]_lut_out, RB1__clk1, rst_n, , QB1L1, , );


--K72_reg_o[13] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[13]
--operation mode is normal

K72_reg_o[13]_lut_out = CB1L45;
K72_reg_o[13] = DFFEA(K72_reg_o[13]_lut_out, RB1__clk1, rst_n, , QB1L1, , );


--K72_reg_o[14] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[14]
--operation mode is normal

K72_reg_o[14]_lut_out = CB1L55;
K72_reg_o[14] = DFFEA(K72_reg_o[14]_lut_out, RB1__clk1, rst_n, , QB1L1, , );


--K72_reg_o[15] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[15]
--operation mode is normal

K72_reg_o[15]_lut_out = CB1L65;
K72_reg_o[15] = DFFEA(K72_reg_o[15]_lut_out, RB1__clk1, rst_n, , QB1L1, , );


--K72_reg_o[16] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[16]
--operation mode is normal

K72_reg_o[16]_lut_out = CB1L75;
K72_reg_o[16] = DFFEA(K72_reg_o[16]_lut_out, RB1__clk1, rst_n, , QB1L1, , );


--K72_reg_o[17] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[17]
--operation mode is normal

K72_reg_o[17]_lut_out = CB1L85;
K72_reg_o[17] = DFFEA(K72_reg_o[17]_lut_out, RB1__clk1, rst_n, , QB1L1, , );


--K72_reg_o[18] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[18]
--operation mode is normal

K72_reg_o[18]_lut_out = CB1L95;
K72_reg_o[18] = DFFEA(K72_reg_o[18]_lut_out, RB1__clk1, rst_n, , QB1L1, , );


--K72_reg_o[19] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[19]
--operation mode is normal

K72_reg_o[19]_lut_out = CB1L06;
K72_reg_o[19] = DFFEA(K72_reg_o[19]_lut_out, RB1__clk1, rst_n, , QB1L1, , );


--K72_reg_o[20] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[20]
--operation mode is normal

K72_reg_o[20]_lut_out = CB1L16;
K72_reg_o[20] = DFFEA(K72_reg_o[20]_lut_out, RB1__clk1, rst_n, , QB1L1, , );


--K72_reg_o[21] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[21]
--operation mode is normal

K72_reg_o[21]_lut_out = CB1L26;
K72_reg_o[21] = DFFEA(K72_reg_o[21]_lut_out, RB1__clk1, rst_n, , QB1L1, , );


--K72_reg_o[22] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[22]
--operation mode is normal

K72_reg_o[22]_lut_out = CB1L36;
K72_reg_o[22] = DFFEA(K72_reg_o[22]_lut_out, RB1__clk1, rst_n, , QB1L1, , );


--K72_reg_o[23] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[23]
--operation mode is normal

K72_reg_o[23]_lut_out = CB1L46;
K72_reg_o[23] = DFFEA(K72_reg_o[23]_lut_out, RB1__clk1, rst_n, , QB1L1, , );


--K72_reg_o[24] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[24]
--operation mode is normal

K72_reg_o[24]_lut_out = CB1L56;
K72_reg_o[24] = DFFEA(K72_reg_o[24]_lut_out, RB1__clk1, rst_n, , QB1L1, , );


--K72_reg_o[25] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[25]
--operation mode is normal

K72_reg_o[25]_lut_out = CB1L66;
K72_reg_o[25] = DFFEA(K72_reg_o[25]_lut_out, RB1__clk1, rst_n, , QB1L1, , );


--K72_reg_o[26] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[26]
--operation mode is normal

K72_reg_o[26]_lut_out = CB1L76;
K72_reg_o[26] = DFFEA(K72_reg_o[26]_lut_out, RB1__clk1, rst_n, , QB1L1, , );


--K72_reg_o[27] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[27]
--operation mode is normal

K72_reg_o[27]_lut_out = CB1L86;
K72_reg_o[27] = DFFEA(K72_reg_o[27]_lut_out, RB1__clk1, rst_n, , QB1L1, , );


--K72_reg_o[28] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[28]
--operation mode is normal

K72_reg_o[28]_lut_out = CB1L96;
K72_reg_o[28] = DFFEA(K72_reg_o[28]_lut_out, RB1__clk1, rst_n, , QB1L1, , );


--K72_reg_o[29] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[29]
--operation mode is normal

K72_reg_o[29]_lut_out = CB1L07;
K72_reg_o[29] = DFFEA(K72_reg_o[29]_lut_out, RB1__clk1, rst_n, , QB1L1, , );


--K72_reg_o[30] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[30]
--operation mode is normal

K72_reg_o[30]_lut_out = CB1L17;
K72_reg_o[30] = DFFEA(K72_reg_o[30]_lut_out, RB1__clk1, rst_n, , QB1L1, , );


--GB1_reg[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[5]
--operation mode is normal

GB1_reg[5]_lut_out = AB1L89Q & K12_reg_o[5] # !AB1L89Q & (AB1L301Q & K12_reg_o[5] # !AB1L301Q & GB1_reg[6]);
GB1_reg[5] = DFFEA(GB1_reg[5]_lut_out, RB1__clk0, rst_n, , AB1_data_shreg_ena, , );


--AB1L66 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[5]~33
--operation mode is normal

AB1L66 = AB1L541Q & GB1_reg[5];


--V1_ram_rom_data_reg[6] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]
--operation mode is normal

V1_ram_rom_data_reg[6] = AMPP_FUNCTION(!A1L5, V1_ram_rom_data_reg[6], V1_ram_rom_data_reg[7], U1_q_b[6], V1L01, VCC, V1L9);


--GB1_reg[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[4]
--operation mode is normal

GB1_reg[4]_lut_out = AB1L89Q & K12_reg_o[4] # !AB1L89Q & (AB1L301Q & K12_reg_o[4] # !AB1L301Q & GB1_reg[5]);
GB1_reg[4] = DFFEA(GB1_reg[4]_lut_out, RB1__clk0, rst_n, , AB1_data_shreg_ena, , );


--AB1L56 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[4]~32
--operation mode is normal

AB1L56 = AB1L541Q & GB1_reg[4];


--NB1L31 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~5
--operation mode is arithmetic

NB1L31_carry_eqn = NB1L21;
NB1L31 = NB1L31_carry_eqn $ (!CB1_timer_rst & NB1_\timer:clk_count[3]);

--NB1L41 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~5COUT
--operation mode is arithmetic

NB1L41 = CARRY(CB1_timer_rst # !NB1L21 # !NB1_\timer:clk_count[3]);


--NB1L71 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~7
--operation mode is normal

NB1L71_carry_eqn = NB1L61;
NB1L71 = NB1L71_carry_eqn $ (NB1_\timer:clk_count[5] & !CB1_timer_rst);


--NB1L51 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~6
--operation mode is arithmetic

NB1L51_carry_eqn = NB1L41;
NB1L51 = NB1L51_carry_eqn $ (CB1_timer_rst # !NB1_\timer:clk_count[4]);

--NB1L61 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~6COUT
--operation mode is arithmetic

NB1L61 = CARRY(!CB1_timer_rst & NB1_\timer:clk_count[4] & !NB1L41);


--NB1L7 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~2
--operation mode is arithmetic

NB1L7 = CB1_timer_rst # !NB1_\timer:clk_count[0];

--NB1L8 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~2COUT
--operation mode is arithmetic

NB1L8 = CARRY(!CB1_timer_rst & NB1_\timer:clk_count[0]);


--NB1L11 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~4
--operation mode is arithmetic

NB1L11_carry_eqn = NB1L01;
NB1L11 = NB1L11_carry_eqn $ (CB1_timer_rst # !NB1_\timer:clk_count[2]);

--NB1L21 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~4COUT
--operation mode is arithmetic

NB1L21 = CARRY(!CB1_timer_rst & NB1_\timer:clk_count[2] & !NB1L01);


--NB1L9 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~3
--operation mode is arithmetic

NB1L9_carry_eqn = NB1L8;
NB1L9 = NB1L9_carry_eqn $ (!CB1_timer_rst & NB1_\timer:clk_count[1]);

--NB1L01 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~3COUT
--operation mode is arithmetic

NB1L01 = CARRY(CB1_timer_rst # !NB1L8 # !NB1_\timer:clk_count[1]);


--SB6_Q[0] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]
--operation mode is normal

SB6_Q[0] = AMPP_FUNCTION(!A1L5, SB6_Q[0], V1_is_in_use_reg, SB6_Q[1], G1L61, !G1L2, VB1_state[4], G1_IRSR_ENA);


--W2_WORD_SR[0] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0]
--operation mode is normal

W2_WORD_SR[0] = AMPP_FUNCTION(!A1L5, W2_WORD_SR[1], VB1_state[4], W2L11, W2_word_counter[4], !W1_clear_signal, G1L4);


--G1_HUB_BYPASS_REG is sld_hub:sld_hub_inst|HUB_BYPASS_REG
--operation mode is normal

G1_HUB_BYPASS_REG = AMPP_FUNCTION(!A1L5, G1L01, VCC);


--WB1_dffe1a[0] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_bje:auto_generated|dffe1a[0]
--operation mode is normal

WB1_dffe1a[0] = AMPP_FUNCTION(!A1L5, G1L42, SB6_Q[2], SB6_Q[3], SB6_Q[1], !G1L2, G1L7);


--G1L21 is sld_hub:sld_hub_inst|HUB_TDO~517
--operation mode is normal

G1L21 = AMPP_FUNCTION(SB5_Q[0], W2_WORD_SR[0], G1_HUB_BYPASS_REG, WB1_dffe1a[0]);


--W1_WORD_SR[0] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]
--operation mode is normal

W1_WORD_SR[0] = AMPP_FUNCTION(!A1L5, W1_WORD_SR[1], VB1_state[4], W1L62, W1_word_counter[2], !W1_clear_signal, V1L8);


--V1_bypass_reg_out is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out
--operation mode is normal

V1_bypass_reg_out = AMPP_FUNCTION(!A1L5, altera_internal_jtag, !G1L2, G1L62);


--G1L31 is sld_hub:sld_hub_inst|HUB_TDO~518
--operation mode is normal

G1L31 = AMPP_FUNCTION(V1_ram_rom_data_reg[0], V1_bypass_reg_out, SB1_Q[2], SB1_Q[1]);


--G1L41 is sld_hub:sld_hub_inst|HUB_TDO~519
--operation mode is normal

G1L41 = AMPP_FUNCTION(SB4_Q[0], W1_WORD_SR[0], G1L31, SB1_Q[0]);


--VB1_state[8] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[8]
--operation mode is normal

VB1_state[8] = AMPP_FUNCTION(!A1L5, VB1_state[5], VB1_state[7], A1L7, VCC);


--VB1_state[3] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3]
--operation mode is normal

VB1_state[3] = AMPP_FUNCTION(!A1L5, A1L7, VB1_state[2], VCC);


--G1L92 is sld_hub:sld_hub_inst|process12~0
--operation mode is normal

G1L92 = AMPP_FUNCTION(VB1_state[4], VB1_state[3]);


--LB1L96Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|pres_state~24
--operation mode is normal

LB1L96Q_lut_out = LB1L76 # LB1L96Q & !LB1L27 & !LB1L37;
LB1L96Q = DFFEA(LB1L96Q_lut_out, RB1__clk0, rst_n, , , , );


--Y6_safe_q[0] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[0]
--operation mode is arithmetic

Y6_safe_q[0]_lut_out = Y6_safe_q[0] $ LB1L56;
Y6_safe_q[0]_sload_eqn = (LB1L46 & LB1L1) # (!LB1L46 & Y6_safe_q[0]_lut_out);
Y6_safe_q[0] = DFFEA(Y6_safe_q[0]_sload_eqn, RB1__clk0, rst_n, , , , );

--Y6L3 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

Y6L3 = CARRY(Y6_safe_q[0]);


--Y6_safe_q[30] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[30]
--operation mode is arithmetic

Y6_safe_q[30]_carry_eqn = Y6L16;
Y6_safe_q[30]_lut_out = Y6_safe_q[30] $ (LB1L56 & !Y6_safe_q[30]_carry_eqn);
Y6_safe_q[30]_sload_eqn = (LB1L46 & LB1L16) # (!LB1L46 & Y6_safe_q[30]_lut_out);
Y6_safe_q[30] = DFFEA(Y6_safe_q[30]_sload_eqn, RB1__clk0, rst_n, , , , );

--Y6L36 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[30]~COUT
--operation mode is arithmetic

Y6L36 = CARRY(Y6_safe_q[30] & !Y6L16);


--Y6_safe_q[29] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[29]
--operation mode is arithmetic

Y6_safe_q[29]_carry_eqn = Y6L95;
Y6_safe_q[29]_lut_out = Y6_safe_q[29] $ (LB1L56 & Y6_safe_q[29]_carry_eqn);
Y6_safe_q[29]_sload_eqn = (LB1L46 & LB1L95) # (!LB1L46 & Y6_safe_q[29]_lut_out);
Y6_safe_q[29] = DFFEA(Y6_safe_q[29]_sload_eqn, RB1__clk0, rst_n, , , , );

--Y6L16 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[29]~COUT
--operation mode is arithmetic

Y6L16 = CARRY(!Y6L95 # !Y6_safe_q[29]);


--Y6_safe_q[28] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[28]
--operation mode is arithmetic

Y6_safe_q[28]_carry_eqn = Y6L75;
Y6_safe_q[28]_lut_out = Y6_safe_q[28] $ (LB1L56 & !Y6_safe_q[28]_carry_eqn);
Y6_safe_q[28]_sload_eqn = (LB1L46 & LB1L75) # (!LB1L46 & Y6_safe_q[28]_lut_out);
Y6_safe_q[28] = DFFEA(Y6_safe_q[28]_sload_eqn, RB1__clk0, rst_n, , , , );

--Y6L95 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[28]~COUT
--operation mode is arithmetic

Y6L95 = CARRY(Y6_safe_q[28] & !Y6L75);


--Y6_safe_q[27] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[27]
--operation mode is arithmetic

Y6_safe_q[27]_carry_eqn = Y6L55;
Y6_safe_q[27]_lut_out = Y6_safe_q[27] $ (LB1L56 & Y6_safe_q[27]_carry_eqn);
Y6_safe_q[27]_sload_eqn = (LB1L46 & LB1L55) # (!LB1L46 & Y6_safe_q[27]_lut_out);
Y6_safe_q[27] = DFFEA(Y6_safe_q[27]_sload_eqn, RB1__clk0, rst_n, , , , );

--Y6L75 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[27]~COUT
--operation mode is arithmetic

Y6L75 = CARRY(!Y6L55 # !Y6_safe_q[27]);


--LB1L47 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|state_NS~301
--operation mode is normal

LB1L47 = !Y6_safe_q[30] & !Y6_safe_q[29] & !Y6_safe_q[28] & !Y6_safe_q[27];


--Y6_safe_q[26] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[26]
--operation mode is arithmetic

Y6_safe_q[26]_carry_eqn = Y6L35;
Y6_safe_q[26]_lut_out = Y6_safe_q[26] $ (LB1L56 & !Y6_safe_q[26]_carry_eqn);
Y6_safe_q[26]_sload_eqn = (LB1L46 & LB1L35) # (!LB1L46 & Y6_safe_q[26]_lut_out);
Y6_safe_q[26] = DFFEA(Y6_safe_q[26]_sload_eqn, RB1__clk0, rst_n, , , , );

--Y6L55 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[26]~COUT
--operation mode is arithmetic

Y6L55 = CARRY(Y6_safe_q[26] & !Y6L35);


--Y6_safe_q[25] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[25]
--operation mode is arithmetic

Y6_safe_q[25]_carry_eqn = Y6L15;
Y6_safe_q[25]_lut_out = Y6_safe_q[25] $ (LB1L56 & Y6_safe_q[25]_carry_eqn);
Y6_safe_q[25]_sload_eqn = (LB1L46 & LB1L15) # (!LB1L46 & Y6_safe_q[25]_lut_out);
Y6_safe_q[25] = DFFEA(Y6_safe_q[25]_sload_eqn, RB1__clk0, rst_n, , , , );

--Y6L35 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[25]~COUT
--operation mode is arithmetic

Y6L35 = CARRY(!Y6L15 # !Y6_safe_q[25]);


--Y6_safe_q[24] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[24]
--operation mode is arithmetic

Y6_safe_q[24]_carry_eqn = Y6L94;
Y6_safe_q[24]_lut_out = Y6_safe_q[24] $ (LB1L56 & !Y6_safe_q[24]_carry_eqn);
Y6_safe_q[24]_sload_eqn = (LB1L46 & LB1L94) # (!LB1L46 & Y6_safe_q[24]_lut_out);
Y6_safe_q[24] = DFFEA(Y6_safe_q[24]_sload_eqn, RB1__clk0, rst_n, , , , );

--Y6L15 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[24]~COUT
--operation mode is arithmetic

Y6L15 = CARRY(Y6_safe_q[24] & !Y6L94);


--Y6_safe_q[23] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[23]
--operation mode is arithmetic

Y6_safe_q[23]_carry_eqn = Y6L74;
Y6_safe_q[23]_lut_out = Y6_safe_q[23] $ (LB1L56 & Y6_safe_q[23]_carry_eqn);
Y6_safe_q[23]_sload_eqn = (LB1L46 & LB1L74) # (!LB1L46 & Y6_safe_q[23]_lut_out);
Y6_safe_q[23] = DFFEA(Y6_safe_q[23]_sload_eqn, RB1__clk0, rst_n, , , , );

--Y6L94 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[23]~COUT
--operation mode is arithmetic

Y6L94 = CARRY(!Y6L74 # !Y6_safe_q[23]);


--LB1L57 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|state_NS~302
--operation mode is normal

LB1L57 = !Y6_safe_q[26] & !Y6_safe_q[25] & !Y6_safe_q[24] & !Y6_safe_q[23];


--Y6_safe_q[22] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[22]
--operation mode is arithmetic

Y6_safe_q[22]_carry_eqn = Y6L54;
Y6_safe_q[22]_lut_out = Y6_safe_q[22] $ (LB1L56 & !Y6_safe_q[22]_carry_eqn);
Y6_safe_q[22]_sload_eqn = (LB1L46 & LB1L54) # (!LB1L46 & Y6_safe_q[22]_lut_out);
Y6_safe_q[22] = DFFEA(Y6_safe_q[22]_sload_eqn, RB1__clk0, rst_n, , , , );

--Y6L74 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[22]~COUT
--operation mode is arithmetic

Y6L74 = CARRY(Y6_safe_q[22] & !Y6L54);


--Y6_safe_q[21] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[21]
--operation mode is arithmetic

Y6_safe_q[21]_carry_eqn = Y6L34;
Y6_safe_q[21]_lut_out = Y6_safe_q[21] $ (LB1L56 & Y6_safe_q[21]_carry_eqn);
Y6_safe_q[21]_sload_eqn = (LB1L46 & LB1L34) # (!LB1L46 & Y6_safe_q[21]_lut_out);
Y6_safe_q[21] = DFFEA(Y6_safe_q[21]_sload_eqn, RB1__clk0, rst_n, , , , );

--Y6L54 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[21]~COUT
--operation mode is arithmetic

Y6L54 = CARRY(!Y6L34 # !Y6_safe_q[21]);


--Y6_safe_q[20] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[20]
--operation mode is arithmetic

Y6_safe_q[20]_carry_eqn = Y6L14;
Y6_safe_q[20]_lut_out = Y6_safe_q[20] $ (LB1L56 & !Y6_safe_q[20]_carry_eqn);
Y6_safe_q[20]_sload_eqn = (LB1L46 & LB1L14) # (!LB1L46 & Y6_safe_q[20]_lut_out);
Y6_safe_q[20] = DFFEA(Y6_safe_q[20]_sload_eqn, RB1__clk0, rst_n, , , , );

--Y6L34 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[20]~COUT
--operation mode is arithmetic

Y6L34 = CARRY(Y6_safe_q[20] & !Y6L14);


--Y6_safe_q[19] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[19]
--operation mode is arithmetic

Y6_safe_q[19]_carry_eqn = Y6L93;
Y6_safe_q[19]_lut_out = Y6_safe_q[19] $ (LB1L56 & Y6_safe_q[19]_carry_eqn);
Y6_safe_q[19]_sload_eqn = (LB1L46 & LB1L93) # (!LB1L46 & Y6_safe_q[19]_lut_out);
Y6_safe_q[19] = DFFEA(Y6_safe_q[19]_sload_eqn, RB1__clk0, rst_n, , , , );

--Y6L14 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[19]~COUT
--operation mode is arithmetic

Y6L14 = CARRY(!Y6L93 # !Y6_safe_q[19]);


--LB1L67 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|state_NS~303
--operation mode is normal

LB1L67 = !Y6_safe_q[22] & !Y6_safe_q[21] & !Y6_safe_q[20] & !Y6_safe_q[19];


--Y6_safe_q[18] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[18]
--operation mode is arithmetic

Y6_safe_q[18]_carry_eqn = Y6L73;
Y6_safe_q[18]_lut_out = Y6_safe_q[18] $ (LB1L56 & !Y6_safe_q[18]_carry_eqn);
Y6_safe_q[18]_sload_eqn = (LB1L46 & LB1L73) # (!LB1L46 & Y6_safe_q[18]_lut_out);
Y6_safe_q[18] = DFFEA(Y6_safe_q[18]_sload_eqn, RB1__clk0, rst_n, , , , );

--Y6L93 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[18]~COUT
--operation mode is arithmetic

Y6L93 = CARRY(Y6_safe_q[18] & !Y6L73);


--Y6_safe_q[17] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[17]
--operation mode is arithmetic

Y6_safe_q[17]_carry_eqn = Y6L53;
Y6_safe_q[17]_lut_out = Y6_safe_q[17] $ (LB1L56 & Y6_safe_q[17]_carry_eqn);
Y6_safe_q[17]_sload_eqn = (LB1L46 & LB1L53) # (!LB1L46 & Y6_safe_q[17]_lut_out);
Y6_safe_q[17] = DFFEA(Y6_safe_q[17]_sload_eqn, RB1__clk0, rst_n, , , , );

--Y6L73 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[17]~COUT
--operation mode is arithmetic

Y6L73 = CARRY(!Y6L53 # !Y6_safe_q[17]);


--Y6_safe_q[16] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[16]
--operation mode is arithmetic

Y6_safe_q[16]_carry_eqn = Y6L33;
Y6_safe_q[16]_lut_out = Y6_safe_q[16] $ (LB1L56 & !Y6_safe_q[16]_carry_eqn);
Y6_safe_q[16]_sload_eqn = (LB1L46 & LB1L33) # (!LB1L46 & Y6_safe_q[16]_lut_out);
Y6_safe_q[16] = DFFEA(Y6_safe_q[16]_sload_eqn, RB1__clk0, rst_n, , , , );

--Y6L53 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[16]~COUT
--operation mode is arithmetic

Y6L53 = CARRY(Y6_safe_q[16] & !Y6L33);


--Y6_safe_q[15] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[15]
--operation mode is arithmetic

Y6_safe_q[15]_carry_eqn = Y6L13;
Y6_safe_q[15]_lut_out = Y6_safe_q[15] $ (LB1L56 & Y6_safe_q[15]_carry_eqn);
Y6_safe_q[15]_sload_eqn = (LB1L46 & LB1L13) # (!LB1L46 & Y6_safe_q[15]_lut_out);
Y6_safe_q[15] = DFFEA(Y6_safe_q[15]_sload_eqn, RB1__clk0, rst_n, , , , );

--Y6L33 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[15]~COUT
--operation mode is arithmetic

Y6L33 = CARRY(!Y6L13 # !Y6_safe_q[15]);


--LB1L77 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|state_NS~304
--operation mode is normal

LB1L77 = !Y6_safe_q[18] & !Y6_safe_q[17] & !Y6_safe_q[16] & !Y6_safe_q[15];


--LB1L87 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|state_NS~305
--operation mode is normal

LB1L87 = LB1L47 & LB1L57 & LB1L67 & LB1L77;


--Y6_safe_q[14] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[14]
--operation mode is arithmetic

Y6_safe_q[14]_carry_eqn = Y6L92;
Y6_safe_q[14]_lut_out = Y6_safe_q[14] $ (LB1L56 & !Y6_safe_q[14]_carry_eqn);
Y6_safe_q[14]_sload_eqn = (LB1L46 & LB1L92) # (!LB1L46 & Y6_safe_q[14]_lut_out);
Y6_safe_q[14] = DFFEA(Y6_safe_q[14]_sload_eqn, RB1__clk0, rst_n, , , , );

--Y6L13 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[14]~COUT
--operation mode is arithmetic

Y6L13 = CARRY(Y6_safe_q[14] & !Y6L92);


--Y6_safe_q[13] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[13]
--operation mode is arithmetic

Y6_safe_q[13]_carry_eqn = Y6L72;
Y6_safe_q[13]_lut_out = Y6_safe_q[13] $ (LB1L56 & Y6_safe_q[13]_carry_eqn);
Y6_safe_q[13]_sload_eqn = (LB1L46 & LB1L72) # (!LB1L46 & Y6_safe_q[13]_lut_out);
Y6_safe_q[13] = DFFEA(Y6_safe_q[13]_sload_eqn, RB1__clk0, rst_n, , , , );

--Y6L92 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[13]~COUT
--operation mode is arithmetic

Y6L92 = CARRY(!Y6L72 # !Y6_safe_q[13]);


--Y6_safe_q[12] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[12]
--operation mode is arithmetic

Y6_safe_q[12]_carry_eqn = Y6L52;
Y6_safe_q[12]_lut_out = Y6_safe_q[12] $ (LB1L56 & !Y6_safe_q[12]_carry_eqn);
Y6_safe_q[12]_sload_eqn = (LB1L46 & LB1L52) # (!LB1L46 & Y6_safe_q[12]_lut_out);
Y6_safe_q[12] = DFFEA(Y6_safe_q[12]_sload_eqn, RB1__clk0, rst_n, , , , );

--Y6L72 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[12]~COUT
--operation mode is arithmetic

Y6L72 = CARRY(Y6_safe_q[12] & !Y6L52);


--Y6_safe_q[11] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[11]
--operation mode is arithmetic

Y6_safe_q[11]_carry_eqn = Y6L32;
Y6_safe_q[11]_lut_out = Y6_safe_q[11] $ (LB1L56 & Y6_safe_q[11]_carry_eqn);
Y6_safe_q[11]_sload_eqn = (LB1L46 & LB1L32) # (!LB1L46 & Y6_safe_q[11]_lut_out);
Y6_safe_q[11] = DFFEA(Y6_safe_q[11]_sload_eqn, RB1__clk0, rst_n, , , , );

--Y6L52 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[11]~COUT
--operation mode is arithmetic

Y6L52 = CARRY(!Y6L32 # !Y6_safe_q[11]);


--LB1L97 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|state_NS~306
--operation mode is normal

LB1L97 = !Y6_safe_q[14] & !Y6_safe_q[13] & !Y6_safe_q[12] & !Y6_safe_q[11];


--Y6_safe_q[10] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[10]
--operation mode is arithmetic

Y6_safe_q[10]_carry_eqn = Y6L12;
Y6_safe_q[10]_lut_out = Y6_safe_q[10] $ (LB1L56 & !Y6_safe_q[10]_carry_eqn);
Y6_safe_q[10]_sload_eqn = (LB1L46 & LB1L12) # (!LB1L46 & Y6_safe_q[10]_lut_out);
Y6_safe_q[10] = DFFEA(Y6_safe_q[10]_sload_eqn, RB1__clk0, rst_n, , , , );

--Y6L32 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[10]~COUT
--operation mode is arithmetic

Y6L32 = CARRY(Y6_safe_q[10] & !Y6L12);


--Y6_safe_q[9] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[9]
--operation mode is arithmetic

Y6_safe_q[9]_carry_eqn = Y6L91;
Y6_safe_q[9]_lut_out = Y6_safe_q[9] $ (LB1L56 & Y6_safe_q[9]_carry_eqn);
Y6_safe_q[9]_sload_eqn = (LB1L46 & LB1L91) # (!LB1L46 & Y6_safe_q[9]_lut_out);
Y6_safe_q[9] = DFFEA(Y6_safe_q[9]_sload_eqn, RB1__clk0, rst_n, , , , );

--Y6L12 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[9]~COUT
--operation mode is arithmetic

Y6L12 = CARRY(!Y6L91 # !Y6_safe_q[9]);


--Y6_safe_q[8] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[8]
--operation mode is arithmetic

Y6_safe_q[8]_carry_eqn = Y6L71;
Y6_safe_q[8]_lut_out = Y6_safe_q[8] $ (LB1L56 & !Y6_safe_q[8]_carry_eqn);
Y6_safe_q[8]_sload_eqn = (LB1L46 & LB1L71) # (!LB1L46 & Y6_safe_q[8]_lut_out);
Y6_safe_q[8] = DFFEA(Y6_safe_q[8]_sload_eqn, RB1__clk0, rst_n, , , , );

--Y6L91 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[8]~COUT
--operation mode is arithmetic

Y6L91 = CARRY(Y6_safe_q[8] & !Y6L71);


--Y6_safe_q[7] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[7]
--operation mode is arithmetic

Y6_safe_q[7]_carry_eqn = Y6L51;
Y6_safe_q[7]_lut_out = Y6_safe_q[7] $ (LB1L56 & Y6_safe_q[7]_carry_eqn);
Y6_safe_q[7]_sload_eqn = (LB1L46 & LB1L51) # (!LB1L46 & Y6_safe_q[7]_lut_out);
Y6_safe_q[7] = DFFEA(Y6_safe_q[7]_sload_eqn, RB1__clk0, rst_n, , , , );

--Y6L71 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[7]~COUT
--operation mode is arithmetic

Y6L71 = CARRY(!Y6L51 # !Y6_safe_q[7]);


--LB1L08 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|state_NS~307
--operation mode is normal

LB1L08 = !Y6_safe_q[10] & !Y6_safe_q[9] & !Y6_safe_q[8] & !Y6_safe_q[7];


--Y6_safe_q[6] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[6]
--operation mode is arithmetic

Y6_safe_q[6]_carry_eqn = Y6L31;
Y6_safe_q[6]_lut_out = Y6_safe_q[6] $ (LB1L56 & !Y6_safe_q[6]_carry_eqn);
Y6_safe_q[6]_sload_eqn = (LB1L46 & LB1L31) # (!LB1L46 & Y6_safe_q[6]_lut_out);
Y6_safe_q[6] = DFFEA(Y6_safe_q[6]_sload_eqn, RB1__clk0, rst_n, , , , );

--Y6L51 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

Y6L51 = CARRY(Y6_safe_q[6] & !Y6L31);


--Y6_safe_q[5] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[5]
--operation mode is arithmetic

Y6_safe_q[5]_carry_eqn = Y6L11;
Y6_safe_q[5]_lut_out = Y6_safe_q[5] $ (LB1L56 & Y6_safe_q[5]_carry_eqn);
Y6_safe_q[5]_sload_eqn = (LB1L46 & LB1L11) # (!LB1L46 & Y6_safe_q[5]_lut_out);
Y6_safe_q[5] = DFFEA(Y6_safe_q[5]_sload_eqn, RB1__clk0, rst_n, , , , );

--Y6L31 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

Y6L31 = CARRY(!Y6L11 # !Y6_safe_q[5]);


--Y6_safe_q[4] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[4]
--operation mode is arithmetic

Y6_safe_q[4]_carry_eqn = Y6L9;
Y6_safe_q[4]_lut_out = Y6_safe_q[4] $ (LB1L56 & !Y6_safe_q[4]_carry_eqn);
Y6_safe_q[4]_sload_eqn = (LB1L46 & LB1L9) # (!LB1L46 & Y6_safe_q[4]_lut_out);
Y6_safe_q[4] = DFFEA(Y6_safe_q[4]_sload_eqn, RB1__clk0, rst_n, , , , );

--Y6L11 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

Y6L11 = CARRY(Y6_safe_q[4] & !Y6L9);


--LB1L18 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|state_NS~308
--operation mode is normal

LB1L18 = !Y6_safe_q[6] & !Y6_safe_q[5] & !Y6_safe_q[4];


--LB1L28 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|state_NS~309
--operation mode is normal

LB1L28 = LB1L87 & LB1L97 & LB1L08 & LB1L18;


--Y6_safe_q[3] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[3]
--operation mode is arithmetic

Y6_safe_q[3]_carry_eqn = Y6L7;
Y6_safe_q[3]_lut_out = Y6_safe_q[3] $ (LB1L56 & Y6_safe_q[3]_carry_eqn);
Y6_safe_q[3]_sload_eqn = (LB1L46 & LB1L7) # (!LB1L46 & Y6_safe_q[3]_lut_out);
Y6_safe_q[3] = DFFEA(Y6_safe_q[3]_sload_eqn, RB1__clk0, rst_n, , , , );

--Y6L9 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

Y6L9 = CARRY(!Y6L7 # !Y6_safe_q[3]);


--Y6_safe_q[2] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[2]
--operation mode is arithmetic

Y6_safe_q[2]_carry_eqn = Y6L5;
Y6_safe_q[2]_lut_out = Y6_safe_q[2] $ (LB1L56 & !Y6_safe_q[2]_carry_eqn);
Y6_safe_q[2]_sload_eqn = (LB1L46 & LB1L5) # (!LB1L46 & Y6_safe_q[2]_lut_out);
Y6_safe_q[2] = DFFEA(Y6_safe_q[2]_sload_eqn, RB1__clk0, rst_n, , , , );

--Y6L7 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

Y6L7 = CARRY(Y6_safe_q[2] & !Y6L5);


--Y6_safe_q[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[1]
--operation mode is arithmetic

Y6_safe_q[1]_carry_eqn = Y6L3;
Y6_safe_q[1]_lut_out = Y6_safe_q[1] $ (LB1L56 & Y6_safe_q[1]_carry_eqn);
Y6_safe_q[1]_sload_eqn = (LB1L46 & LB1L3) # (!LB1L46 & Y6_safe_q[1]_lut_out);
Y6_safe_q[1] = DFFEA(Y6_safe_q[1]_sload_eqn, RB1__clk0, rst_n, , , , );

--Y6L5 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

Y6L5 = CARRY(!Y6L3 # !Y6_safe_q[1]);


--LB1L38 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|state_NS~310
--operation mode is normal

LB1L38 = LB1L28 & !Y6_safe_q[3] & !Y6_safe_q[2] & !Y6_safe_q[1];


--JB1L8Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|pres_state~24
--operation mode is normal

JB1L8Q_lut_out = LB1L86Q & JB1L2;
JB1L8Q = DFFEA(JB1L8Q_lut_out, RB1__clk0, rst_n, , , , );


--Y6_safe_q[31] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter|safe_q[31]
--operation mode is normal

Y6_safe_q[31]_carry_eqn = Y6L36;
Y6_safe_q[31]_lut_out = Y6_safe_q[31] $ (LB1L56 & Y6_safe_q[31]_carry_eqn);
Y6_safe_q[31]_sload_eqn = (LB1L46 & LB1L36) # (!LB1L46 & Y6_safe_q[31]_lut_out);
Y6_safe_q[31] = DFFEA(Y6_safe_q[31]_sload_eqn, RB1__clk0, rst_n, , , , );


--LB1L27 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|state_NS~0
--operation mode is normal

LB1L27 = Y6_safe_q[0] & LB1L38 & JB1L8Q & !Y6_safe_q[31];


--BB1L521Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|tx_pres_state~22
--operation mode is normal

BB1L521Q_lut_out = LB1L07Q & (BB1L521Q # BB1L86Q & BB1L421Q) # !LB1L07Q & BB1L86Q & BB1L421Q;
BB1L521Q = DFFEA(BB1L521Q_lut_out, RB1__clk0, rst_n, , , , );


--BB1L621Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|tx_pres_state~23
--operation mode is normal

BB1L621Q_lut_out = LB1L07Q & BB1L621Q # !LB1L07Q & BB1L521Q & !BB1L011;
BB1L621Q = DFFEA(BB1L621Q_lut_out, RB1__clk0, rst_n, , , , );


--BB1L701 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_rdy~1
--operation mode is normal

BB1L701 = BB1L521Q # BB1L621Q;


--GB5_reg[3] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_buffer|reg[3]
--operation mode is normal

GB5_reg[3]_lut_out = KB1L3Q & LB1L86Q & GB5L71 # !KB1L3Q & GB5_reg[4];
GB5_reg[3] = DFFEA(GB5_reg[3]_lut_out, KB1_tx_clk, rst_n, , KB1L2Q, , );


--MB1_q_b[17] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|altsyncram:fifo_storage|altsyncram_o221:auto_generated|q_b[17]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 32, Port B Logical Depth: 16, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB1_q_b[17]_PORT_A_data_in = BB1L29;
MB1_q_b[17]_PORT_A_data_in_reg = DFFE(MB1_q_b[17]_PORT_A_data_in, MB1_q_b[17]_clock_0, , , );
MB1_q_b[17]_PORT_A_address = BUS(Y8_safe_q[0], Y8_safe_q[1], Y8_safe_q[2], Y8_safe_q[3]);
MB1_q_b[17]_PORT_A_address_reg = DFFE(MB1_q_b[17]_PORT_A_address, MB1_q_b[17]_clock_0, , , );
MB1_q_b[17]_PORT_B_address = BUS(Y7_safe_q[0], Y7_safe_q[1], Y7_safe_q[2], Y7_safe_q[3]);
MB1_q_b[17]_PORT_B_address_reg = DFFE(MB1_q_b[17]_PORT_B_address, MB1_q_b[17]_clock_0, , , );
MB1_q_b[17]_PORT_A_write_enable = BB1L801;
MB1_q_b[17]_PORT_A_write_enable_reg = DFFE(MB1_q_b[17]_PORT_A_write_enable, MB1_q_b[17]_clock_0, , , );
MB1_q_b[17]_PORT_B_read_enable = VCC;
MB1_q_b[17]_PORT_B_read_enable_reg = DFFE(MB1_q_b[17]_PORT_B_read_enable, MB1_q_b[17]_clock_0, , , );
MB1_q_b[17]_clock_0 = RB1__clk1;
MB1_q_b[17]_PORT_B_data_out = MEMORY(MB1_q_b[17]_PORT_A_data_in_reg, , MB1_q_b[17]_PORT_A_address_reg, MB1_q_b[17]_PORT_B_address_reg, MB1_q_b[17]_PORT_A_write_enable_reg, MB1_q_b[17]_PORT_B_read_enable_reg, , , MB1_q_b[17]_clock_0, , , , , );
MB1_q_b[17] = MB1_q_b[17]_PORT_B_data_out[0];


--MB1_q_b[25] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|altsyncram:fifo_storage|altsyncram_o221:auto_generated|q_b[25]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 32, Port B Logical Depth: 16, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB1_q_b[25]_PORT_A_data_in = BB1L001;
MB1_q_b[25]_PORT_A_data_in_reg = DFFE(MB1_q_b[25]_PORT_A_data_in, MB1_q_b[25]_clock_0, , , );
MB1_q_b[25]_PORT_A_address = BUS(Y8_safe_q[0], Y8_safe_q[1], Y8_safe_q[2], Y8_safe_q[3]);
MB1_q_b[25]_PORT_A_address_reg = DFFE(MB1_q_b[25]_PORT_A_address, MB1_q_b[25]_clock_0, , , );
MB1_q_b[25]_PORT_B_address = BUS(Y7_safe_q[0], Y7_safe_q[1], Y7_safe_q[2], Y7_safe_q[3]);
MB1_q_b[25]_PORT_B_address_reg = DFFE(MB1_q_b[25]_PORT_B_address, MB1_q_b[25]_clock_0, , , );
MB1_q_b[25]_PORT_A_write_enable = BB1L801;
MB1_q_b[25]_PORT_A_write_enable_reg = DFFE(MB1_q_b[25]_PORT_A_write_enable, MB1_q_b[25]_clock_0, , , );
MB1_q_b[25]_PORT_B_read_enable = VCC;
MB1_q_b[25]_PORT_B_read_enable_reg = DFFE(MB1_q_b[25]_PORT_B_read_enable, MB1_q_b[25]_clock_0, , , );
MB1_q_b[25]_clock_0 = RB1__clk1;
MB1_q_b[25]_PORT_B_data_out = MEMORY(MB1_q_b[25]_PORT_A_data_in_reg, , MB1_q_b[25]_PORT_A_address_reg, MB1_q_b[25]_PORT_B_address_reg, MB1_q_b[25]_PORT_A_write_enable_reg, MB1_q_b[25]_PORT_B_read_enable_reg, , , MB1_q_b[25]_clock_0, , , , , );
MB1_q_b[25] = MB1_q_b[25]_PORT_B_data_out[0];


--MB1_q_b[9] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|altsyncram:fifo_storage|altsyncram_o221:auto_generated|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 32, Port B Logical Depth: 16, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB1_q_b[9]_PORT_A_data_in = BB1L48;
MB1_q_b[9]_PORT_A_data_in_reg = DFFE(MB1_q_b[9]_PORT_A_data_in, MB1_q_b[9]_clock_0, , , );
MB1_q_b[9]_PORT_A_address = BUS(Y8_safe_q[0], Y8_safe_q[1], Y8_safe_q[2], Y8_safe_q[3]);
MB1_q_b[9]_PORT_A_address_reg = DFFE(MB1_q_b[9]_PORT_A_address, MB1_q_b[9]_clock_0, , , );
MB1_q_b[9]_PORT_B_address = BUS(Y7_safe_q[0], Y7_safe_q[1], Y7_safe_q[2], Y7_safe_q[3]);
MB1_q_b[9]_PORT_B_address_reg = DFFE(MB1_q_b[9]_PORT_B_address, MB1_q_b[9]_clock_0, , , );
MB1_q_b[9]_PORT_A_write_enable = BB1L801;
MB1_q_b[9]_PORT_A_write_enable_reg = DFFE(MB1_q_b[9]_PORT_A_write_enable, MB1_q_b[9]_clock_0, , , );
MB1_q_b[9]_PORT_B_read_enable = VCC;
MB1_q_b[9]_PORT_B_read_enable_reg = DFFE(MB1_q_b[9]_PORT_B_read_enable, MB1_q_b[9]_clock_0, , , );
MB1_q_b[9]_clock_0 = RB1__clk1;
MB1_q_b[9]_PORT_B_data_out = MEMORY(MB1_q_b[9]_PORT_A_data_in_reg, , MB1_q_b[9]_PORT_A_address_reg, MB1_q_b[9]_PORT_B_address_reg, MB1_q_b[9]_PORT_A_write_enable_reg, MB1_q_b[9]_PORT_B_read_enable_reg, , , MB1_q_b[9]_clock_0, , , , , );
MB1_q_b[9] = MB1_q_b[9]_PORT_B_data_out[0];


--MB1_q_b[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|altsyncram:fifo_storage|altsyncram_o221:auto_generated|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 32, Port B Logical Depth: 16, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB1_q_b[1]_PORT_A_data_in = BB1L67;
MB1_q_b[1]_PORT_A_data_in_reg = DFFE(MB1_q_b[1]_PORT_A_data_in, MB1_q_b[1]_clock_0, , , );
MB1_q_b[1]_PORT_A_address = BUS(Y8_safe_q[0], Y8_safe_q[1], Y8_safe_q[2], Y8_safe_q[3]);
MB1_q_b[1]_PORT_A_address_reg = DFFE(MB1_q_b[1]_PORT_A_address, MB1_q_b[1]_clock_0, , , );
MB1_q_b[1]_PORT_B_address = BUS(Y7_safe_q[0], Y7_safe_q[1], Y7_safe_q[2], Y7_safe_q[3]);
MB1_q_b[1]_PORT_B_address_reg = DFFE(MB1_q_b[1]_PORT_B_address, MB1_q_b[1]_clock_0, , , );
MB1_q_b[1]_PORT_A_write_enable = BB1L801;
MB1_q_b[1]_PORT_A_write_enable_reg = DFFE(MB1_q_b[1]_PORT_A_write_enable, MB1_q_b[1]_clock_0, , , );
MB1_q_b[1]_PORT_B_read_enable = VCC;
MB1_q_b[1]_PORT_B_read_enable_reg = DFFE(MB1_q_b[1]_PORT_B_read_enable, MB1_q_b[1]_clock_0, , , );
MB1_q_b[1]_clock_0 = RB1__clk1;
MB1_q_b[1]_PORT_B_data_out = MEMORY(MB1_q_b[1]_PORT_A_data_in_reg, , MB1_q_b[1]_PORT_A_address_reg, MB1_q_b[1]_PORT_B_address_reg, MB1_q_b[1]_PORT_A_write_enable_reg, MB1_q_b[1]_PORT_B_read_enable_reg, , , MB1_q_b[1]_clock_0, , , , , );
MB1_q_b[1] = MB1_q_b[1]_PORT_B_data_out[0];


--GB5L41 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_buffer|reg~123
--operation mode is normal

GB5L41 = L9_count[0] & (MB1_q_b[9] # L9_count[1]) # !L9_count[0] & MB1_q_b[1] & !L9_count[1];


--GB5L51 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_buffer|reg~124
--operation mode is normal

GB5L51 = GB5L41 & (MB1_q_b[25] # !L9_count[1]) # !GB5L41 & MB1_q_b[17] & L9_count[1];


--LB1L07Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|pres_state~25
--operation mode is normal

LB1L07Q_lut_out = LB1L07Q & (LB1L96Q & LB1L66 # !JB1L8Q) # !LB1L07Q & LB1L96Q & LB1L66;
LB1L07Q = DFFEA(LB1L07Q_lut_out, RB1__clk0, rst_n, , , , );


--BB1L801 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_rdy~4
--operation mode is normal

BB1L801 = !LB1L07Q & (BB1L521Q # BB1L621Q);


--GB4_reg[16] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[16]
--operation mode is normal

GB4_reg[16]_lut_out = GB4L63 # GB4L73 # K51_reg_o[16] & GB4L43;
GB4_reg[16] = DFFEA(GB4_reg[16]_lut_out, RB1__clk0, rst_n, , BB1L021, , );


--FB2_crc_reg[16] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[16]
--operation mode is normal

FB2_crc_reg[16]_lut_out = FB2_crc_reg[15] & !BB1L66Q;
FB2_crc_reg[16] = DFFEA(FB2_crc_reg[16]_lut_out, RB1__clk0, rst_n, , BB1_crc_ena, , );


--BB1L7 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~36
--operation mode is arithmetic

BB1L7 = !K52_reg_o[0];

--BB1L8 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~36COUT
--operation mode is arithmetic

BB1L8 = CARRY(K52_reg_o[0]);


--BB1L9 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~37
--operation mode is arithmetic

BB1L9_carry_eqn = BB1L8;
BB1L9 = K52_reg_o[1] $ !BB1L9_carry_eqn;

--BB1L01 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~37COUT
--operation mode is arithmetic

BB1L01 = CARRY(!K52_reg_o[1] & !BB1L8);


--Y5_safe_q[6] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[6]
--operation mode is arithmetic

Y5_safe_q[6]_carry_eqn = Y5L31;
Y5_safe_q[6]_lut_out = Y5_safe_q[6] $ !Y5_safe_q[6]_carry_eqn;
Y5_safe_q[6]_reg_input = !BB1L66Q & Y5_safe_q[6]_lut_out;
Y5_safe_q[6] = DFFEA(Y5_safe_q[6]_reg_input, RB1__clk0, rst_n, , BB1_crc_ena, , );

--Y5L51 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

Y5L51 = CARRY(Y5_safe_q[6] & !Y5L31);


--Y5_safe_q[5] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[5]
--operation mode is arithmetic

Y5_safe_q[5]_carry_eqn = Y5L11;
Y5_safe_q[5]_lut_out = Y5_safe_q[5] $ Y5_safe_q[5]_carry_eqn;
Y5_safe_q[5]_reg_input = !BB1L66Q & Y5_safe_q[5]_lut_out;
Y5_safe_q[5] = DFFEA(Y5_safe_q[5]_reg_input, RB1__clk0, rst_n, , BB1_crc_ena, , );

--Y5L31 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

Y5L31 = CARRY(!Y5L11 # !Y5_safe_q[5]);


--FB2L43 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~371
--operation mode is normal

FB2L43 = BB1L7 & Y5_safe_q[5] & (BB1L9 $ !Y5_safe_q[6]) # !BB1L7 & !Y5_safe_q[5] & (BB1L9 $ !Y5_safe_q[6]);


--BB1L11 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~38
--operation mode is arithmetic

BB1L11_carry_eqn = BB1L01;
BB1L11 = K52_reg_o[2] $ !BB1L11_carry_eqn;

--BB1L21 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~38COUT
--operation mode is arithmetic

BB1L21 = CARRY(K52_reg_o[2] & !BB1L01);


--BB1L12 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~43
--operation mode is arithmetic

BB1L12_carry_eqn = BB1L02;
BB1L12 = K52_reg_o[7] $ BB1L12_carry_eqn;

--BB1L22 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~43COUT
--operation mode is arithmetic

BB1L22 = CARRY(!BB1L02 # !K52_reg_o[7]);


--Y5_safe_q[12] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[12]
--operation mode is arithmetic

Y5_safe_q[12]_carry_eqn = Y5L52;
Y5_safe_q[12]_lut_out = Y5_safe_q[12] $ !Y5_safe_q[12]_carry_eqn;
Y5_safe_q[12]_reg_input = !BB1L66Q & Y5_safe_q[12]_lut_out;
Y5_safe_q[12] = DFFEA(Y5_safe_q[12]_reg_input, RB1__clk0, rst_n, , BB1_crc_ena, , );

--Y5L72 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[12]~COUT
--operation mode is arithmetic

Y5L72 = CARRY(Y5_safe_q[12] & !Y5L52);


--Y5_safe_q[7] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[7]
--operation mode is arithmetic

Y5_safe_q[7]_carry_eqn = Y5L51;
Y5_safe_q[7]_lut_out = Y5_safe_q[7] $ Y5_safe_q[7]_carry_eqn;
Y5_safe_q[7]_reg_input = !BB1L66Q & Y5_safe_q[7]_lut_out;
Y5_safe_q[7] = DFFEA(Y5_safe_q[7]_reg_input, RB1__clk0, rst_n, , BB1_crc_ena, , );

--Y5L71 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[7]~COUT
--operation mode is arithmetic

Y5L71 = CARRY(!Y5L51 # !Y5_safe_q[7]);


--FB2L53 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~372
--operation mode is normal

FB2L53 = BB1L11 & Y5_safe_q[7] & (BB1L12 $ !Y5_safe_q[12]) # !BB1L11 & !Y5_safe_q[7] & (BB1L12 $ !Y5_safe_q[12]);


--BB1L91 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~42
--operation mode is arithmetic

BB1L91_carry_eqn = BB1L81;
BB1L91 = K52_reg_o[6] $ !BB1L91_carry_eqn;

--BB1L02 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~42COUT
--operation mode is arithmetic

BB1L02 = CARRY(K52_reg_o[6] & !BB1L81);


--BB1L52 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~45
--operation mode is arithmetic

BB1L52_carry_eqn = BB1L42;
BB1L52 = K52_reg_o[9] $ BB1L52_carry_eqn;

--BB1L62 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~45COUT
--operation mode is arithmetic

BB1L62 = CARRY(!BB1L42 # !K52_reg_o[9]);


--Y5_safe_q[14] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[14]
--operation mode is arithmetic

Y5_safe_q[14]_carry_eqn = Y5L92;
Y5_safe_q[14]_lut_out = Y5_safe_q[14] $ !Y5_safe_q[14]_carry_eqn;
Y5_safe_q[14]_reg_input = !BB1L66Q & Y5_safe_q[14]_lut_out;
Y5_safe_q[14] = DFFEA(Y5_safe_q[14]_reg_input, RB1__clk0, rst_n, , BB1_crc_ena, , );

--Y5L13 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[14]~COUT
--operation mode is arithmetic

Y5L13 = CARRY(Y5_safe_q[14] & !Y5L92);


--Y5_safe_q[11] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[11]
--operation mode is arithmetic

Y5_safe_q[11]_carry_eqn = Y5L32;
Y5_safe_q[11]_lut_out = Y5_safe_q[11] $ Y5_safe_q[11]_carry_eqn;
Y5_safe_q[11]_reg_input = !BB1L66Q & Y5_safe_q[11]_lut_out;
Y5_safe_q[11] = DFFEA(Y5_safe_q[11]_reg_input, RB1__clk0, rst_n, , BB1_crc_ena, , );

--Y5L52 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[11]~COUT
--operation mode is arithmetic

Y5L52 = CARRY(!Y5L32 # !Y5_safe_q[11]);


--FB2L63 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~373
--operation mode is normal

FB2L63 = BB1L91 & Y5_safe_q[11] & (BB1L52 $ !Y5_safe_q[14]) # !BB1L91 & !Y5_safe_q[11] & (BB1L52 $ !Y5_safe_q[14]);


--BB1L51 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~40
--operation mode is arithmetic

BB1L51_carry_eqn = BB1L41;
BB1L51 = K52_reg_o[4] $ !BB1L51_carry_eqn;

--BB1L61 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~40COUT
--operation mode is arithmetic

BB1L61 = CARRY(K52_reg_o[4] & !BB1L41);


--BB1L31 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~39
--operation mode is arithmetic

BB1L31_carry_eqn = BB1L21;
BB1L31 = K52_reg_o[3] $ BB1L31_carry_eqn;

--BB1L41 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~39COUT
--operation mode is arithmetic

BB1L41 = CARRY(!BB1L21 # !K52_reg_o[3]);


--Y5_safe_q[8] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[8]
--operation mode is arithmetic

Y5_safe_q[8]_carry_eqn = Y5L71;
Y5_safe_q[8]_lut_out = Y5_safe_q[8] $ !Y5_safe_q[8]_carry_eqn;
Y5_safe_q[8]_reg_input = !BB1L66Q & Y5_safe_q[8]_lut_out;
Y5_safe_q[8] = DFFEA(Y5_safe_q[8]_reg_input, RB1__clk0, rst_n, , BB1_crc_ena, , );

--Y5L91 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[8]~COUT
--operation mode is arithmetic

Y5L91 = CARRY(Y5_safe_q[8] & !Y5L71);


--Y5_safe_q[9] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[9]
--operation mode is arithmetic

Y5_safe_q[9]_carry_eqn = Y5L91;
Y5_safe_q[9]_lut_out = Y5_safe_q[9] $ Y5_safe_q[9]_carry_eqn;
Y5_safe_q[9]_reg_input = !BB1L66Q & Y5_safe_q[9]_lut_out;
Y5_safe_q[9] = DFFEA(Y5_safe_q[9]_reg_input, RB1__clk0, rst_n, , BB1_crc_ena, , );

--Y5L12 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[9]~COUT
--operation mode is arithmetic

Y5L12 = CARRY(!Y5L91 # !Y5_safe_q[9]);


--FB2L73 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~374
--operation mode is normal

FB2L73 = BB1L51 & Y5_safe_q[9] & (BB1L31 $ !Y5_safe_q[8]) # !BB1L51 & !Y5_safe_q[9] & (BB1L31 $ !Y5_safe_q[8]);


--FB2L83 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~375
--operation mode is normal

FB2L83 = FB2L43 & FB2L53 & FB2L63 & FB2L73;


--BB1L13 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~48
--operation mode is normal

BB1L13_carry_eqn = BB1L03;
BB1L13 = K52_reg_o[12] $ !BB1L13_carry_eqn;


--BB1L71 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~41
--operation mode is arithmetic

BB1L71_carry_eqn = BB1L61;
BB1L71 = K52_reg_o[5] $ BB1L71_carry_eqn;

--BB1L81 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~41COUT
--operation mode is arithmetic

BB1L81 = CARRY(!BB1L61 # !K52_reg_o[5]);


--Y5_safe_q[10] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[10]
--operation mode is arithmetic

Y5_safe_q[10]_carry_eqn = Y5L12;
Y5_safe_q[10]_lut_out = Y5_safe_q[10] $ !Y5_safe_q[10]_carry_eqn;
Y5_safe_q[10]_reg_input = !BB1L66Q & Y5_safe_q[10]_lut_out;
Y5_safe_q[10] = DFFEA(Y5_safe_q[10]_reg_input, RB1__clk0, rst_n, , BB1_crc_ena, , );

--Y5L32 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[10]~COUT
--operation mode is arithmetic

Y5L32 = CARRY(Y5_safe_q[10] & !Y5L12);


--Y5_safe_q[17] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[17]
--operation mode is arithmetic

Y5_safe_q[17]_carry_eqn = Y5L53;
Y5_safe_q[17]_lut_out = Y5_safe_q[17] $ Y5_safe_q[17]_carry_eqn;
Y5_safe_q[17]_reg_input = !BB1L66Q & Y5_safe_q[17]_lut_out;
Y5_safe_q[17] = DFFEA(Y5_safe_q[17]_reg_input, RB1__clk0, rst_n, , BB1_crc_ena, , );

--Y5L73 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[17]~COUT
--operation mode is arithmetic

Y5L73 = CARRY(!Y5L53 # !Y5_safe_q[17]);


--FB2L93 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~376
--operation mode is normal

FB2L93 = BB1L13 & Y5_safe_q[17] & (BB1L71 $ !Y5_safe_q[10]) # !BB1L13 & !Y5_safe_q[17] & (BB1L71 $ !Y5_safe_q[10]);


--BB1L72 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~46
--operation mode is arithmetic

BB1L72_carry_eqn = BB1L62;
BB1L72 = K52_reg_o[10] $ !BB1L72_carry_eqn;

--BB1L82 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~46COUT
--operation mode is arithmetic

BB1L82 = CARRY(K52_reg_o[10] & !BB1L62);


--BB1L92 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~47
--operation mode is arithmetic

BB1L92_carry_eqn = BB1L82;
BB1L92 = K52_reg_o[11] $ BB1L92_carry_eqn;

--BB1L03 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~47COUT
--operation mode is arithmetic

BB1L03 = CARRY(!BB1L82 # !K52_reg_o[11]);


--Y5_safe_q[16] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[16]
--operation mode is arithmetic

Y5_safe_q[16]_carry_eqn = Y5L33;
Y5_safe_q[16]_lut_out = Y5_safe_q[16] $ !Y5_safe_q[16]_carry_eqn;
Y5_safe_q[16]_reg_input = !BB1L66Q & Y5_safe_q[16]_lut_out;
Y5_safe_q[16] = DFFEA(Y5_safe_q[16]_reg_input, RB1__clk0, rst_n, , BB1_crc_ena, , );

--Y5L53 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[16]~COUT
--operation mode is arithmetic

Y5L53 = CARRY(Y5_safe_q[16] & !Y5L33);


--Y5_safe_q[15] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[15]
--operation mode is arithmetic

Y5_safe_q[15]_carry_eqn = Y5L13;
Y5_safe_q[15]_lut_out = Y5_safe_q[15] $ Y5_safe_q[15]_carry_eqn;
Y5_safe_q[15]_reg_input = !BB1L66Q & Y5_safe_q[15]_lut_out;
Y5_safe_q[15] = DFFEA(Y5_safe_q[15]_reg_input, RB1__clk0, rst_n, , BB1_crc_ena, , );

--Y5L33 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[15]~COUT
--operation mode is arithmetic

Y5L33 = CARRY(!Y5L13 # !Y5_safe_q[15]);


--FB2L04 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~377
--operation mode is normal

FB2L04 = BB1L72 & Y5_safe_q[15] & (BB1L92 $ !Y5_safe_q[16]) # !BB1L72 & !Y5_safe_q[15] & (BB1L92 $ !Y5_safe_q[16]);


--BB1L32 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~44
--operation mode is arithmetic

BB1L32_carry_eqn = BB1L22;
BB1L32 = K52_reg_o[8] $ !BB1L32_carry_eqn;

--BB1L42 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~44COUT
--operation mode is arithmetic

BB1L42 = CARRY(K52_reg_o[8] & !BB1L22);


--Y5_safe_q[13] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[13]
--operation mode is arithmetic

Y5_safe_q[13]_carry_eqn = Y5L72;
Y5_safe_q[13]_lut_out = Y5_safe_q[13] $ Y5_safe_q[13]_carry_eqn;
Y5_safe_q[13]_reg_input = !BB1L66Q & Y5_safe_q[13]_lut_out;
Y5_safe_q[13] = DFFEA(Y5_safe_q[13]_reg_input, RB1__clk0, rst_n, , BB1_crc_ena, , );

--Y5L92 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[13]~COUT
--operation mode is arithmetic

Y5L92 = CARRY(!Y5L72 # !Y5_safe_q[13]);


--Y5_safe_q[31] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[31]
--operation mode is normal

Y5_safe_q[31]_carry_eqn = Y5L36;
Y5_safe_q[31]_lut_out = Y5_safe_q[31] $ Y5_safe_q[31]_carry_eqn;
Y5_safe_q[31]_reg_input = !BB1L66Q & Y5_safe_q[31]_lut_out;
Y5_safe_q[31] = DFFEA(Y5_safe_q[31]_reg_input, RB1__clk0, rst_n, , BB1_crc_ena, , );


--Y5_safe_q[30] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[30]
--operation mode is arithmetic

Y5_safe_q[30]_carry_eqn = Y5L16;
Y5_safe_q[30]_lut_out = Y5_safe_q[30] $ !Y5_safe_q[30]_carry_eqn;
Y5_safe_q[30]_reg_input = !BB1L66Q & Y5_safe_q[30]_lut_out;
Y5_safe_q[30] = DFFEA(Y5_safe_q[30]_reg_input, RB1__clk0, rst_n, , BB1_crc_ena, , );

--Y5L36 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[30]~COUT
--operation mode is arithmetic

Y5L36 = CARRY(Y5_safe_q[30] & !Y5L16);


--FB2L14 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~378
--operation mode is normal

FB2L14 = !Y5_safe_q[31] & !Y5_safe_q[30] & (BB1L32 $ !Y5_safe_q[13]);


--Y5_safe_q[29] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[29]
--operation mode is arithmetic

Y5_safe_q[29]_carry_eqn = Y5L95;
Y5_safe_q[29]_lut_out = Y5_safe_q[29] $ Y5_safe_q[29]_carry_eqn;
Y5_safe_q[29]_reg_input = !BB1L66Q & Y5_safe_q[29]_lut_out;
Y5_safe_q[29] = DFFEA(Y5_safe_q[29]_reg_input, RB1__clk0, rst_n, , BB1_crc_ena, , );

--Y5L16 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[29]~COUT
--operation mode is arithmetic

Y5L16 = CARRY(!Y5L95 # !Y5_safe_q[29]);


--Y5_safe_q[28] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[28]
--operation mode is arithmetic

Y5_safe_q[28]_carry_eqn = Y5L75;
Y5_safe_q[28]_lut_out = Y5_safe_q[28] $ !Y5_safe_q[28]_carry_eqn;
Y5_safe_q[28]_reg_input = !BB1L66Q & Y5_safe_q[28]_lut_out;
Y5_safe_q[28] = DFFEA(Y5_safe_q[28]_reg_input, RB1__clk0, rst_n, , BB1_crc_ena, , );

--Y5L95 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[28]~COUT
--operation mode is arithmetic

Y5L95 = CARRY(Y5_safe_q[28] & !Y5L75);


--Y5_safe_q[27] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[27]
--operation mode is arithmetic

Y5_safe_q[27]_carry_eqn = Y5L55;
Y5_safe_q[27]_lut_out = Y5_safe_q[27] $ Y5_safe_q[27]_carry_eqn;
Y5_safe_q[27]_reg_input = !BB1L66Q & Y5_safe_q[27]_lut_out;
Y5_safe_q[27] = DFFEA(Y5_safe_q[27]_reg_input, RB1__clk0, rst_n, , BB1_crc_ena, , );

--Y5L75 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[27]~COUT
--operation mode is arithmetic

Y5L75 = CARRY(!Y5L55 # !Y5_safe_q[27]);


--Y5_safe_q[26] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[26]
--operation mode is arithmetic

Y5_safe_q[26]_carry_eqn = Y5L35;
Y5_safe_q[26]_lut_out = Y5_safe_q[26] $ !Y5_safe_q[26]_carry_eqn;
Y5_safe_q[26]_reg_input = !BB1L66Q & Y5_safe_q[26]_lut_out;
Y5_safe_q[26] = DFFEA(Y5_safe_q[26]_reg_input, RB1__clk0, rst_n, , BB1_crc_ena, , );

--Y5L55 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[26]~COUT
--operation mode is arithmetic

Y5L55 = CARRY(Y5_safe_q[26] & !Y5L35);


--FB2L24 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~379
--operation mode is normal

FB2L24 = !Y5_safe_q[29] & !Y5_safe_q[28] & !Y5_safe_q[27] & !Y5_safe_q[26];


--FB2L34 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~380
--operation mode is normal

FB2L34 = FB2L93 & FB2L04 & FB2L14 & FB2L24;


--Y5_safe_q[25] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[25]
--operation mode is arithmetic

Y5_safe_q[25]_carry_eqn = Y5L15;
Y5_safe_q[25]_lut_out = Y5_safe_q[25] $ Y5_safe_q[25]_carry_eqn;
Y5_safe_q[25]_reg_input = !BB1L66Q & Y5_safe_q[25]_lut_out;
Y5_safe_q[25] = DFFEA(Y5_safe_q[25]_reg_input, RB1__clk0, rst_n, , BB1_crc_ena, , );

--Y5L35 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[25]~COUT
--operation mode is arithmetic

Y5L35 = CARRY(!Y5L15 # !Y5_safe_q[25]);


--Y5_safe_q[24] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[24]
--operation mode is arithmetic

Y5_safe_q[24]_carry_eqn = Y5L94;
Y5_safe_q[24]_lut_out = Y5_safe_q[24] $ !Y5_safe_q[24]_carry_eqn;
Y5_safe_q[24]_reg_input = !BB1L66Q & Y5_safe_q[24]_lut_out;
Y5_safe_q[24] = DFFEA(Y5_safe_q[24]_reg_input, RB1__clk0, rst_n, , BB1_crc_ena, , );

--Y5L15 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[24]~COUT
--operation mode is arithmetic

Y5L15 = CARRY(Y5_safe_q[24] & !Y5L94);


--Y5_safe_q[23] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[23]
--operation mode is arithmetic

Y5_safe_q[23]_carry_eqn = Y5L74;
Y5_safe_q[23]_lut_out = Y5_safe_q[23] $ Y5_safe_q[23]_carry_eqn;
Y5_safe_q[23]_reg_input = !BB1L66Q & Y5_safe_q[23]_lut_out;
Y5_safe_q[23] = DFFEA(Y5_safe_q[23]_reg_input, RB1__clk0, rst_n, , BB1_crc_ena, , );

--Y5L94 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[23]~COUT
--operation mode is arithmetic

Y5L94 = CARRY(!Y5L74 # !Y5_safe_q[23]);


--Y5_safe_q[22] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[22]
--operation mode is arithmetic

Y5_safe_q[22]_carry_eqn = Y5L54;
Y5_safe_q[22]_lut_out = Y5_safe_q[22] $ !Y5_safe_q[22]_carry_eqn;
Y5_safe_q[22]_reg_input = !BB1L66Q & Y5_safe_q[22]_lut_out;
Y5_safe_q[22] = DFFEA(Y5_safe_q[22]_reg_input, RB1__clk0, rst_n, , BB1_crc_ena, , );

--Y5L74 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[22]~COUT
--operation mode is arithmetic

Y5L74 = CARRY(Y5_safe_q[22] & !Y5L54);


--FB2L44 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~381
--operation mode is normal

FB2L44 = !Y5_safe_q[25] & !Y5_safe_q[24] & !Y5_safe_q[23] & !Y5_safe_q[22];


--Y5_safe_q[21] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[21]
--operation mode is arithmetic

Y5_safe_q[21]_carry_eqn = Y5L34;
Y5_safe_q[21]_lut_out = Y5_safe_q[21] $ Y5_safe_q[21]_carry_eqn;
Y5_safe_q[21]_reg_input = !BB1L66Q & Y5_safe_q[21]_lut_out;
Y5_safe_q[21] = DFFEA(Y5_safe_q[21]_reg_input, RB1__clk0, rst_n, , BB1_crc_ena, , );

--Y5L54 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[21]~COUT
--operation mode is arithmetic

Y5L54 = CARRY(!Y5L34 # !Y5_safe_q[21]);


--Y5_safe_q[20] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[20]
--operation mode is arithmetic

Y5_safe_q[20]_carry_eqn = Y5L14;
Y5_safe_q[20]_lut_out = Y5_safe_q[20] $ !Y5_safe_q[20]_carry_eqn;
Y5_safe_q[20]_reg_input = !BB1L66Q & Y5_safe_q[20]_lut_out;
Y5_safe_q[20] = DFFEA(Y5_safe_q[20]_reg_input, RB1__clk0, rst_n, , BB1_crc_ena, , );

--Y5L34 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[20]~COUT
--operation mode is arithmetic

Y5L34 = CARRY(Y5_safe_q[20] & !Y5L14);


--Y5_safe_q[19] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[19]
--operation mode is arithmetic

Y5_safe_q[19]_carry_eqn = Y5L93;
Y5_safe_q[19]_lut_out = Y5_safe_q[19] $ Y5_safe_q[19]_carry_eqn;
Y5_safe_q[19]_reg_input = !BB1L66Q & Y5_safe_q[19]_lut_out;
Y5_safe_q[19] = DFFEA(Y5_safe_q[19]_reg_input, RB1__clk0, rst_n, , BB1_crc_ena, , );

--Y5L14 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[19]~COUT
--operation mode is arithmetic

Y5L14 = CARRY(!Y5L93 # !Y5_safe_q[19]);


--Y5_safe_q[18] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[18]
--operation mode is arithmetic

Y5_safe_q[18]_carry_eqn = Y5L73;
Y5_safe_q[18]_lut_out = Y5_safe_q[18] $ !Y5_safe_q[18]_carry_eqn;
Y5_safe_q[18]_reg_input = !BB1L66Q & Y5_safe_q[18]_lut_out;
Y5_safe_q[18] = DFFEA(Y5_safe_q[18]_reg_input, RB1__clk0, rst_n, , BB1_crc_ena, , );

--Y5L93 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[18]~COUT
--operation mode is arithmetic

Y5L93 = CARRY(Y5_safe_q[18] & !Y5L73);


--FB2L54 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~382
--operation mode is normal

FB2L54 = !Y5_safe_q[21] & !Y5_safe_q[20] & !Y5_safe_q[19] & !Y5_safe_q[18];


--Y5_safe_q[4] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[4]
--operation mode is arithmetic

Y5_safe_q[4]_carry_eqn = Y5L9;
Y5_safe_q[4]_lut_out = Y5_safe_q[4] $ !Y5_safe_q[4]_carry_eqn;
Y5_safe_q[4]_reg_input = !BB1L66Q & Y5_safe_q[4]_lut_out;
Y5_safe_q[4] = DFFEA(Y5_safe_q[4]_reg_input, RB1__clk0, rst_n, , BB1_crc_ena, , );

--Y5L11 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

Y5L11 = CARRY(Y5_safe_q[4] & !Y5L9);


--Y5_safe_q[3] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[3]
--operation mode is arithmetic

Y5_safe_q[3]_carry_eqn = Y5L7;
Y5_safe_q[3]_lut_out = Y5_safe_q[3] $ Y5_safe_q[3]_carry_eqn;
Y5_safe_q[3]_reg_input = !BB1L66Q & Y5_safe_q[3]_lut_out;
Y5_safe_q[3] = DFFEA(Y5_safe_q[3]_reg_input, RB1__clk0, rst_n, , BB1_crc_ena, , );

--Y5L9 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

Y5L9 = CARRY(!Y5L7 # !Y5_safe_q[3]);


--Y5_safe_q[2] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[2]
--operation mode is arithmetic

Y5_safe_q[2]_carry_eqn = Y5L5;
Y5_safe_q[2]_lut_out = Y5_safe_q[2] $ !Y5_safe_q[2]_carry_eqn;
Y5_safe_q[2]_reg_input = !BB1L66Q & Y5_safe_q[2]_lut_out;
Y5_safe_q[2] = DFFEA(Y5_safe_q[2]_reg_input, RB1__clk0, rst_n, , BB1_crc_ena, , );

--Y5L7 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

Y5L7 = CARRY(Y5_safe_q[2] & !Y5L5);


--Y5_safe_q[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[1]
--operation mode is arithmetic

Y5_safe_q[1]_carry_eqn = Y5L3;
Y5_safe_q[1]_lut_out = Y5_safe_q[1] $ Y5_safe_q[1]_carry_eqn;
Y5_safe_q[1]_reg_input = !BB1L66Q & Y5_safe_q[1]_lut_out;
Y5_safe_q[1] = DFFEA(Y5_safe_q[1]_reg_input, RB1__clk0, rst_n, , BB1_crc_ena, , );

--Y5L5 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

Y5L5 = CARRY(!Y5L3 # !Y5_safe_q[1]);


--FB2L64 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~383
--operation mode is normal

FB2L64 = !Y5_safe_q[4] & !Y5_safe_q[3] & !Y5_safe_q[2] & !Y5_safe_q[1];


--Y5_safe_q[0] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[0]
--operation mode is arithmetic

Y5_safe_q[0]_lut_out = !Y5_safe_q[0];
Y5_safe_q[0]_reg_input = !BB1L66Q & Y5_safe_q[0]_lut_out;
Y5_safe_q[0] = DFFEA(Y5_safe_q[0]_reg_input, RB1__clk0, rst_n, , BB1_crc_ena, , );

--Y5L3 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

Y5L3 = CARRY(Y5_safe_q[0]);


--FB2L74 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~384
--operation mode is normal

FB2L74 = FB2L44 & FB2L54 & FB2L64 & !Y5_safe_q[0];


--FB2L84 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~385
--operation mode is normal

FB2L84 = FB2L83 & FB2L34 & FB2L74;


--BB1L221 is dispatch:cmd0|dispatch_reply_transmit:transmitter|tx_next_state.tx_done~0
--operation mode is normal

BB1L221 = LB1L07Q # !BB1L621Q;


--BB1L19 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[16]~673
--operation mode is normal

BB1L19 = BB1L221 & GB4_reg[16] # !BB1L221 & FB2_crc_reg[16] & FB2L84;


--Y8_safe_q[0] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:write_pointer|alt_counter_stratix:wysi_counter|safe_q[0]
--operation mode is arithmetic

Y8_safe_q[0]_lut_out = Y8_safe_q[0] $ BB1L801;
Y8_safe_q[0] = DFFEA(Y8_safe_q[0]_lut_out, RB1__clk0, rst_n, , , , );

--Y8L3 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:write_pointer|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

Y8L3 = CARRY(Y8_safe_q[0]);


--Y8_safe_q[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:write_pointer|alt_counter_stratix:wysi_counter|safe_q[1]
--operation mode is arithmetic

Y8_safe_q[1]_carry_eqn = Y8L3;
Y8_safe_q[1]_lut_out = Y8_safe_q[1] $ (BB1L801 & Y8_safe_q[1]_carry_eqn);
Y8_safe_q[1] = DFFEA(Y8_safe_q[1]_lut_out, RB1__clk0, rst_n, , , , );

--Y8L5 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:write_pointer|alt_counter_stratix:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

Y8L5 = CARRY(!Y8L3 # !Y8_safe_q[1]);


--Y8_safe_q[2] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:write_pointer|alt_counter_stratix:wysi_counter|safe_q[2]
--operation mode is arithmetic

Y8_safe_q[2]_carry_eqn = Y8L5;
Y8_safe_q[2]_lut_out = Y8_safe_q[2] $ (BB1L801 & !Y8_safe_q[2]_carry_eqn);
Y8_safe_q[2] = DFFEA(Y8_safe_q[2]_lut_out, RB1__clk0, rst_n, , , , );

--Y8L7 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:write_pointer|alt_counter_stratix:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

Y8L7 = CARRY(Y8_safe_q[2] & !Y8L5);


--Y8_safe_q[3] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:write_pointer|alt_counter_stratix:wysi_counter|safe_q[3]
--operation mode is normal

Y8_safe_q[3]_carry_eqn = Y8L7;
Y8_safe_q[3]_lut_out = Y8_safe_q[3] $ (BB1L801 & Y8_safe_q[3]_carry_eqn);
Y8_safe_q[3] = DFFEA(Y8_safe_q[3]_lut_out, RB1__clk0, rst_n, , , , );


--Y7_safe_q[0] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:read_pointer|alt_counter_stratix:wysi_counter|safe_q[0]
--operation mode is arithmetic

Y7_safe_q[0]_lut_out = Y7_safe_q[0] $ LB1L17;
Y7_safe_q[0] = DFFEA(Y7_safe_q[0]_lut_out, RB1__clk0, rst_n, , , , );

--Y7L3 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:read_pointer|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

Y7L3 = CARRY(Y7_safe_q[0]);


--Y7_safe_q[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:read_pointer|alt_counter_stratix:wysi_counter|safe_q[1]
--operation mode is arithmetic

Y7_safe_q[1]_carry_eqn = Y7L3;
Y7_safe_q[1]_lut_out = Y7_safe_q[1] $ (LB1L17 & Y7_safe_q[1]_carry_eqn);
Y7_safe_q[1] = DFFEA(Y7_safe_q[1]_lut_out, RB1__clk0, rst_n, , , , );

--Y7L5 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:read_pointer|alt_counter_stratix:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

Y7L5 = CARRY(!Y7L3 # !Y7_safe_q[1]);


--Y7_safe_q[2] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:read_pointer|alt_counter_stratix:wysi_counter|safe_q[2]
--operation mode is arithmetic

Y7_safe_q[2]_carry_eqn = Y7L5;
Y7_safe_q[2]_lut_out = Y7_safe_q[2] $ (LB1L17 & !Y7_safe_q[2]_carry_eqn);
Y7_safe_q[2] = DFFEA(Y7_safe_q[2]_lut_out, RB1__clk0, rst_n, , , , );

--Y7L7 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:read_pointer|alt_counter_stratix:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

Y7L7 = CARRY(Y7_safe_q[2] & !Y7L5);


--Y7_safe_q[3] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:read_pointer|alt_counter_stratix:wysi_counter|safe_q[3]
--operation mode is normal

Y7_safe_q[3]_carry_eqn = Y7L7;
Y7_safe_q[3]_lut_out = Y7_safe_q[3] $ (LB1L17 & Y7_safe_q[3]_carry_eqn);
Y7_safe_q[3] = DFFEA(Y7_safe_q[3]_lut_out, RB1__clk0, rst_n, , , , );


--GB4_reg[24] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[24]
--operation mode is normal

GB4_reg[24]_lut_out = GB4L83 # GB4L93 # GB4L43 & K51_reg_o[24];
GB4_reg[24] = DFFEA(GB4_reg[24]_lut_out, RB1__clk0, rst_n, , BB1L021, , );


--FB2_crc_reg[8] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[8]
--operation mode is normal

FB2_crc_reg[8]_lut_out = !BB1L66Q & (GB4_reg[0] $ FB2_crc_reg[32] $ FB2_crc_reg[7]);
FB2_crc_reg[8] = DFFEA(FB2_crc_reg[8]_lut_out, RB1__clk0, rst_n, , BB1_crc_ena, , );


--BB1L99 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[24]~674
--operation mode is normal

BB1L99 = BB1L221 & GB4_reg[24] # !BB1L221 & FB2L84 & FB2_crc_reg[8];


--JB1L6Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|pres_state~22
--operation mode is normal

JB1L6Q_lut_out = KB1L4Q & (JB1L5Q # JB1L6Q);
JB1L6Q = DFFEA(JB1L6Q_lut_out, RB1__clk0, rst_n, , , , );


--JB1L4Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|pres_state~20
--operation mode is normal

JB1L4Q_lut_out = !JB1L8Q & (LB1L86Q # !JB1L2 & JB1L4Q);
JB1L4Q = DFFEA(JB1L4Q_lut_out, RB1__clk0, rst_n, , , , );


--JB1L1 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|byte_count_ena~0
--operation mode is normal

JB1L1 = !JB1L5Q & !JB1L6Q & JB1L4Q;


--GB4_reg[8] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[8]
--operation mode is normal

GB4_reg[8]_lut_out = GB4L04 # GB4L14 # GB4L43 & K51_reg_o[8];
GB4_reg[8] = DFFEA(GB4_reg[8]_lut_out, RB1__clk0, rst_n, , BB1L021, , );


--FB2_crc_reg[24] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[24]
--operation mode is normal

FB2_crc_reg[24]_lut_out = !BB1L66Q & (GB4_reg[0] $ FB2_crc_reg[32] $ FB2_crc_reg[23]);
FB2_crc_reg[24] = DFFEA(FB2_crc_reg[24]_lut_out, RB1__clk0, rst_n, , BB1_crc_ena, , );


--BB1L38 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[8]~675
--operation mode is normal

BB1L38 = BB1L221 & GB4_reg[8] # !BB1L221 & FB2L84 & FB2_crc_reg[24];


--GB4_reg[0] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[0]
--operation mode is normal

GB4_reg[0]_lut_out = GB4L24 # GB4L34 # GB4L43 & K51_reg_o[0];
GB4_reg[0] = DFFEA(GB4_reg[0]_lut_out, RB1__clk0, rst_n, , BB1L021, , );


--FB2_crc_reg[32] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[32]
--operation mode is normal

FB2_crc_reg[32]_lut_out = FB2_crc_reg[31] & !BB1L66Q;
FB2_crc_reg[32] = DFFEA(FB2_crc_reg[32]_lut_out, RB1__clk0, rst_n, , BB1_crc_ena, , );


--BB1L57 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[0]~676
--operation mode is normal

BB1L57 = BB1L221 & GB4_reg[0] # !BB1L221 & FB2L84 & FB2_crc_reg[32];


--JB1L7Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|pres_state~23
--operation mode is normal

JB1L7Q_lut_out = JB1L6Q & !KB1L4Q & (!L9_count[0] # !L9_count[1]);
JB1L7Q = DFFEA(JB1L7Q_lut_out, RB1__clk0, rst_n, , , , );


--JB1L3 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|next_state.send~4
--operation mode is normal

JB1L3 = LB1L86Q & !JB1L4Q;


--L01L1 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|counter:clk_divide|add~24
--operation mode is normal

L01L1 = L01_count[1] & L01_count[0];


--GB1_reg[13] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[13]
--operation mode is normal

GB1_reg[13]_lut_out = AB1L89Q & K12_reg_o[13] # !AB1L89Q & (AB1L301Q & K12_reg_o[13] # !AB1L301Q & GB1_reg[14]);
GB1_reg[13] = DFFEA(GB1_reg[13]_lut_out, RB1__clk0, rst_n, , AB1_data_shreg_ena, , );


--AB1L47 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[13]~45
--operation mode is normal

AB1L47 = AB1L541Q & GB1_reg[13];


--K21_reg_o[0] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[0]
--operation mode is normal

K21_reg_o[0]_lut_out = CB1L14;
K21_reg_o[0] = DFFEA(K21_reg_o[0]_lut_out, RB1__clk1, rst_n, , J1L3, , );


--PB1L98 is frame_timing:frame_timing_slave|frame_timing_core:ftc|restart_frame_aligned~56
--operation mode is normal

PB1L98 = Y21_safe_q[1] & Y21_safe_q[0] & PB1L78;


--PB1L58 is frame_timing:frame_timing_slave|frame_timing_core:ftc|restart_frame_aligned_o~10
--operation mode is normal

PB1L58 = PB1L96Q & PB1L98 & !PB1L68 # !PB1L96Q & lvds_sync;


--L31L2 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|LessThan~76
--operation mode is normal

L31L2 = L31L1 & (!PB1L78 # !Y21_safe_q[0] # !Y21_safe_q[1]);


--L31L3 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|LessThan~77
--operation mode is normal

L31L3 = Y21_safe_q[11] & (Y21_safe_q[10] # !L31L2 & Y21_safe_q[9]);


--PB1_row_switch_o is frame_timing:frame_timing_slave|frame_timing_core:ftc|row_switch_o
--operation mode is normal

PB1_row_switch_o = Y31_safe_q[1] & Y31_safe_q[0] & PB1L96Q & PB1L18;


--GB1_reg[12] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[12]
--operation mode is normal

GB1_reg[12]_lut_out = AB1L89Q & K12_reg_o[12] # !AB1L89Q & (AB1L301Q & K12_reg_o[12] # !AB1L301Q & GB1_reg[13]);
GB1_reg[12] = DFFEA(GB1_reg[12]_lut_out, RB1__clk0, rst_n, , AB1_data_shreg_ena, , );


--AB1L37 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[12]~44
--operation mode is normal

AB1L37 = AB1L541Q & GB1_reg[12];


--GB1_reg[11] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[11]
--operation mode is normal

GB1_reg[11]_lut_out = AB1L89Q & K12_reg_o[11] # !AB1L89Q & (AB1L301Q & K12_reg_o[11] # !AB1L301Q & GB1_reg[12]);
GB1_reg[11] = DFFEA(GB1_reg[11]_lut_out, RB1__clk0, rst_n, , AB1_data_shreg_ena, , );


--AB1L27 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[11]~43
--operation mode is normal

AB1L27 = AB1L541Q & GB1_reg[11];


--GB1_reg[10] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[10]
--operation mode is normal

GB1_reg[10]_lut_out = AB1L89Q & K12_reg_o[10] # !AB1L89Q & (AB1L301Q & K12_reg_o[10] # !AB1L301Q & GB1_reg[11]);
GB1_reg[10] = DFFEA(GB1_reg[10]_lut_out, RB1__clk0, rst_n, , AB1_data_shreg_ena, , );


--AB1L17 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[10]~42
--operation mode is normal

AB1L17 = AB1L541Q & GB1_reg[10];


--GB1_reg[9] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[9]
--operation mode is normal

GB1_reg[9]_lut_out = AB1L89Q & K12_reg_o[9] # !AB1L89Q & (AB1L301Q & K12_reg_o[9] # !AB1L301Q & GB1_reg[10]);
GB1_reg[9] = DFFEA(GB1_reg[9]_lut_out, RB1__clk0, rst_n, , AB1_data_shreg_ena, , );


--AB1L07 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[9]~41
--operation mode is normal

AB1L07 = AB1L541Q & GB1_reg[9];


--GB1_reg[8] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[8]
--operation mode is normal

GB1_reg[8]_lut_out = AB1L89Q & K12_reg_o[8] # !AB1L89Q & (AB1L301Q & K12_reg_o[8] # !AB1L301Q & GB1_reg[9]);
GB1_reg[8] = DFFEA(GB1_reg[8]_lut_out, RB1__clk0, rst_n, , AB1_data_shreg_ena, , );


--AB1L96 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[8]~40
--operation mode is normal

AB1L96 = AB1L541Q & GB1_reg[8];


--GB1_reg[7] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[7]
--operation mode is normal

GB1_reg[7]_lut_out = AB1L89Q & K12_reg_o[7] # !AB1L89Q & (AB1L301Q & K12_reg_o[7] # !AB1L301Q & GB1_reg[8]);
GB1_reg[7] = DFFEA(GB1_reg[7]_lut_out, RB1__clk0, rst_n, , AB1_data_shreg_ena, , );


--AB1L86 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[7]~39
--operation mode is normal

AB1L86 = AB1L541Q & GB1_reg[7];


--GB1_reg[6] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[6]
--operation mode is normal

GB1_reg[6]_lut_out = AB1L89Q & K12_reg_o[6] # !AB1L89Q & (AB1L301Q & K12_reg_o[6] # !AB1L301Q & GB1_reg[7]);
GB1_reg[6] = DFFEA(GB1_reg[6]_lut_out, RB1__clk0, rst_n, , AB1_data_shreg_ena, , );


--AB1L76 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[6]~38
--operation mode is normal

AB1L76 = AB1L541Q & GB1_reg[6];


--K91_reg_o[15] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[15]
--operation mode is normal

K91_reg_o[15]_lut_out = GB1_reg[15];
K91_reg_o[15] = DFFEA(K91_reg_o[15]_lut_out, RB1__clk0, rst_n, , AB1L651, , );


--K91_reg_o[14] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[14]
--operation mode is normal

K91_reg_o[14]_lut_out = GB1_reg[14];
K91_reg_o[14] = DFFEA(K91_reg_o[14]_lut_out, RB1__clk0, rst_n, , AB1L651, , );


--K91_reg_o[13] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[13]
--operation mode is normal

K91_reg_o[13]_lut_out = GB1_reg[13];
K91_reg_o[13] = DFFEA(K91_reg_o[13]_lut_out, RB1__clk0, rst_n, , AB1L651, , );


--K31_reg_o[7] is dispatch:cmd0|reg:cmd0|reg_o[7]
--operation mode is normal

K31_reg_o[7]_lut_out = AB1L741Q & K91_reg_o[7];
K31_reg_o[7] = DFFEA(K31_reg_o[7]_lut_out, RB1__clk0, rst_n, , !C1L3Q, , );


--K31_reg_o[2] is dispatch:cmd0|reg:cmd0|reg_o[2]
--operation mode is normal

K31_reg_o[2]_lut_out = AB1L741Q & K91_reg_o[2];
K31_reg_o[2] = DFFEA(K31_reg_o[2]_lut_out, RB1__clk0, rst_n, , !C1L3Q, , );


--K31_reg_o[11] is dispatch:cmd0|reg:cmd0|reg_o[11]
--operation mode is normal

K31_reg_o[11]_lut_out = AB1L741Q & K91_reg_o[11];
K31_reg_o[11] = DFFEA(K31_reg_o[11]_lut_out, RB1__clk0, rst_n, , !C1L3Q, , );


--K31_reg_o[1] is dispatch:cmd0|reg:cmd0|reg_o[1]
--operation mode is normal

K31_reg_o[1]_lut_out = AB1L741Q & K91_reg_o[1];
K31_reg_o[1] = DFFEA(K31_reg_o[1]_lut_out, RB1__clk0, rst_n, , !C1L3Q, , );


--K31_reg_o[8] is dispatch:cmd0|reg:cmd0|reg_o[8]
--operation mode is normal

K31_reg_o[8]_lut_out = AB1L741Q & K91_reg_o[8];
K31_reg_o[8] = DFFEA(K31_reg_o[8]_lut_out, RB1__clk0, rst_n, , !C1L3Q, , );


--K31_reg_o[0] is dispatch:cmd0|reg:cmd0|reg_o[0]
--operation mode is normal

K31_reg_o[0]_lut_out = AB1L741Q & K91_reg_o[0];
K31_reg_o[0] = DFFEA(K31_reg_o[0]_lut_out, RB1__clk0, rst_n, , !C1L3Q, , );


--K31_reg_o[10] is dispatch:cmd0|reg:cmd0|reg_o[10]
--operation mode is normal

K31_reg_o[10]_lut_out = AB1L741Q & K91_reg_o[10];
K31_reg_o[10] = DFFEA(K31_reg_o[10]_lut_out, RB1__clk0, rst_n, , !C1L3Q, , );


--K31_reg_o[4] is dispatch:cmd0|reg:cmd0|reg_o[4]
--operation mode is normal

K31_reg_o[4]_lut_out = AB1L741Q & K91_reg_o[4];
K31_reg_o[4] = DFFEA(K31_reg_o[4]_lut_out, RB1__clk0, rst_n, , !C1L3Q, , );


--K31_reg_o[6] is dispatch:cmd0|reg:cmd0|reg_o[6]
--operation mode is normal

K31_reg_o[6]_lut_out = AB1L741Q & K91_reg_o[6];
K31_reg_o[6] = DFFEA(K31_reg_o[6]_lut_out, RB1__clk0, rst_n, , !C1L3Q, , );


--K31_reg_o[12] is dispatch:cmd0|reg:cmd0|reg_o[12]
--operation mode is normal

K31_reg_o[12]_lut_out = AB1L741Q & K91_reg_o[12];
K31_reg_o[12] = DFFEA(K31_reg_o[12]_lut_out, RB1__clk0, rst_n, , !C1L3Q, , );


--K31_reg_o[9] is dispatch:cmd0|reg:cmd0|reg_o[9]
--operation mode is normal

K31_reg_o[9]_lut_out = AB1L741Q & K91_reg_o[9];
K31_reg_o[9] = DFFEA(K31_reg_o[9]_lut_out, RB1__clk0, rst_n, , !C1L3Q, , );


--K31_reg_o[5] is dispatch:cmd0|reg:cmd0|reg_o[5]
--operation mode is normal

K31_reg_o[5]_lut_out = AB1L741Q & K91_reg_o[5];
K31_reg_o[5] = DFFEA(K31_reg_o[5]_lut_out, RB1__clk0, rst_n, , !C1L3Q, , );


--K31_reg_o[3] is dispatch:cmd0|reg:cmd0|reg_o[3]
--operation mode is normal

K31_reg_o[3]_lut_out = AB1L741Q & K91_reg_o[3];
K31_reg_o[3] = DFFEA(K31_reg_o[3]_lut_out, RB1__clk0, rst_n, , !C1L3Q, , );


--C1L1 is dispatch:cmd0|next_state.reply~17
--operation mode is normal

C1L1 = CB1L47Q & !CB1L57Q;


--CB1L77Q is dispatch:cmd0|dispatch_wishbone:wishbone|pres_state~23
--operation mode is normal

CB1L77Q_lut_out = A1L492 & CB1L37;
CB1L77Q = DFFEA(CB1L77Q_lut_out, RB1__clk0, rst_n, , , , );


--FB1_crc_reg[32] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[32]
--operation mode is normal

FB1_crc_reg[32]_lut_out = FB1_crc_reg[31] & !AB1L89Q;
FB1_crc_reg[32] = DFFEA(FB1_crc_reg[32]_lut_out, RB1__clk0, rst_n, , AB1_crc_ena, , );


--FB1_crc_reg[31] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[31]
--operation mode is normal

FB1_crc_reg[31]_lut_out = FB1_crc_reg[30] & !AB1L89Q;
FB1_crc_reg[31] = DFFEA(FB1_crc_reg[31]_lut_out, RB1__clk0, rst_n, , AB1_crc_ena, , );


--FB1_crc_reg[30] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[30]
--operation mode is normal

FB1_crc_reg[30]_lut_out = FB1_crc_reg[29] & !AB1L89Q;
FB1_crc_reg[30] = DFFEA(FB1_crc_reg[30]_lut_out, RB1__clk0, rst_n, , AB1_crc_ena, , );


--FB1_crc_reg[29] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[29]
--operation mode is normal

FB1_crc_reg[29]_lut_out = FB1_crc_reg[28] & !AB1L89Q;
FB1_crc_reg[29] = DFFEA(FB1_crc_reg[29]_lut_out, RB1__clk0, rst_n, , AB1_crc_ena, , );


--FB1L94 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|valid_o~287
--operation mode is normal

FB1L94 = FB1_crc_reg[32] # FB1_crc_reg[31] # FB1_crc_reg[30] # FB1_crc_reg[29];


--FB1_crc_reg[28] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[28]
--operation mode is normal

FB1_crc_reg[28]_lut_out = FB1_crc_reg[27] & !AB1L89Q;
FB1_crc_reg[28] = DFFEA(FB1_crc_reg[28]_lut_out, RB1__clk0, rst_n, , AB1_crc_ena, , );


--FB1_crc_reg[27] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[27]
--operation mode is normal

FB1_crc_reg[27]_lut_out = !AB1L89Q & (GB1_reg[0] $ FB1_crc_reg[32] $ FB1_crc_reg[26]);
FB1_crc_reg[27] = DFFEA(FB1_crc_reg[27]_lut_out, RB1__clk0, rst_n, , AB1_crc_ena, , );


--FB1_crc_reg[26] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[26]
--operation mode is normal

FB1_crc_reg[26]_lut_out = FB1_crc_reg[25] & !AB1L89Q;
FB1_crc_reg[26] = DFFEA(FB1_crc_reg[26]_lut_out, RB1__clk0, rst_n, , AB1_crc_ena, , );


--FB1_crc_reg[25] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[25]
--operation mode is normal

FB1_crc_reg[25]_lut_out = FB1_crc_reg[24] & !AB1L89Q;
FB1_crc_reg[25] = DFFEA(FB1_crc_reg[25]_lut_out, RB1__clk0, rst_n, , AB1_crc_ena, , );


--FB1L05 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|valid_o~288
--operation mode is normal

FB1L05 = FB1_crc_reg[28] # FB1_crc_reg[27] # FB1_crc_reg[26] # FB1_crc_reg[25];


--FB1_crc_reg[24] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[24]
--operation mode is normal

FB1_crc_reg[24]_lut_out = !AB1L89Q & (GB1_reg[0] $ FB1_crc_reg[32] $ FB1_crc_reg[23]);
FB1_crc_reg[24] = DFFEA(FB1_crc_reg[24]_lut_out, RB1__clk0, rst_n, , AB1_crc_ena, , );


--FB1_crc_reg[23] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[23]
--operation mode is normal

FB1_crc_reg[23]_lut_out = !AB1L89Q & (GB1_reg[0] $ FB1_crc_reg[32] $ FB1_crc_reg[22]);
FB1_crc_reg[23] = DFFEA(FB1_crc_reg[23]_lut_out, RB1__clk0, rst_n, , AB1_crc_ena, , );


--FB1_crc_reg[22] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[22]
--operation mode is normal

FB1_crc_reg[22]_lut_out = FB1_crc_reg[21] & !AB1L89Q;
FB1_crc_reg[22] = DFFEA(FB1_crc_reg[22]_lut_out, RB1__clk0, rst_n, , AB1_crc_ena, , );


--FB1_crc_reg[21] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[21]
--operation mode is normal

FB1_crc_reg[21]_lut_out = FB1_crc_reg[20] & !AB1L89Q;
FB1_crc_reg[21] = DFFEA(FB1_crc_reg[21]_lut_out, RB1__clk0, rst_n, , AB1_crc_ena, , );


--FB1L15 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|valid_o~289
--operation mode is normal

FB1L15 = FB1_crc_reg[24] # FB1_crc_reg[23] # FB1_crc_reg[22] # FB1_crc_reg[21];


--FB1_crc_reg[20] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[20]
--operation mode is normal

FB1_crc_reg[20]_lut_out = FB1_crc_reg[19] & !AB1L89Q;
FB1_crc_reg[20] = DFFEA(FB1_crc_reg[20]_lut_out, RB1__clk0, rst_n, , AB1_crc_ena, , );


--FB1_crc_reg[19] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[19]
--operation mode is normal

FB1_crc_reg[19]_lut_out = FB1_crc_reg[18] & !AB1L89Q;
FB1_crc_reg[19] = DFFEA(FB1_crc_reg[19]_lut_out, RB1__clk0, rst_n, , AB1_crc_ena, , );


--FB1_crc_reg[18] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[18]
--operation mode is normal

FB1_crc_reg[18]_lut_out = FB1_crc_reg[17] & !AB1L89Q;
FB1_crc_reg[18] = DFFEA(FB1_crc_reg[18]_lut_out, RB1__clk0, rst_n, , AB1_crc_ena, , );


--FB1_crc_reg[17] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[17]
--operation mode is normal

FB1_crc_reg[17]_lut_out = !AB1L89Q & (GB1_reg[0] $ FB1_crc_reg[32] $ FB1_crc_reg[16]);
FB1_crc_reg[17] = DFFEA(FB1_crc_reg[17]_lut_out, RB1__clk0, rst_n, , AB1_crc_ena, , );


--FB1L25 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|valid_o~290
--operation mode is normal

FB1L25 = FB1_crc_reg[20] # FB1_crc_reg[19] # FB1_crc_reg[18] # FB1_crc_reg[17];


--FB1L35 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|valid_o~291
--operation mode is normal

FB1L35 = FB1L94 # FB1L05 # FB1L15 # FB1L25;


--FB1_crc_reg[16] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[16]
--operation mode is normal

FB1_crc_reg[16]_lut_out = FB1_crc_reg[15] & !AB1L89Q;
FB1_crc_reg[16] = DFFEA(FB1_crc_reg[16]_lut_out, RB1__clk0, rst_n, , AB1_crc_ena, , );


--FB1_crc_reg[15] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[15]
--operation mode is normal

FB1_crc_reg[15]_lut_out = FB1_crc_reg[14] & !AB1L89Q;
FB1_crc_reg[15] = DFFEA(FB1_crc_reg[15]_lut_out, RB1__clk0, rst_n, , AB1_crc_ena, , );


--FB1_crc_reg[14] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[14]
--operation mode is normal

FB1_crc_reg[14]_lut_out = FB1_crc_reg[13] & !AB1L89Q;
FB1_crc_reg[14] = DFFEA(FB1_crc_reg[14]_lut_out, RB1__clk0, rst_n, , AB1_crc_ena, , );


--FB1_crc_reg[13] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[13]
--operation mode is normal

FB1_crc_reg[13]_lut_out = !AB1L89Q & (GB1_reg[0] $ FB1_crc_reg[32] $ FB1_crc_reg[12]);
FB1_crc_reg[13] = DFFEA(FB1_crc_reg[13]_lut_out, RB1__clk0, rst_n, , AB1_crc_ena, , );


--FB1L45 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|valid_o~292
--operation mode is normal

FB1L45 = FB1_crc_reg[16] # FB1_crc_reg[15] # FB1_crc_reg[14] # FB1_crc_reg[13];


--FB1_crc_reg[12] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[12]
--operation mode is normal

FB1_crc_reg[12]_lut_out = !AB1L89Q & (GB1_reg[0] $ FB1_crc_reg[32] $ FB1_crc_reg[11]);
FB1_crc_reg[12] = DFFEA(FB1_crc_reg[12]_lut_out, RB1__clk0, rst_n, , AB1_crc_ena, , );


--FB1_crc_reg[11] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[11]
--operation mode is normal

FB1_crc_reg[11]_lut_out = !AB1L89Q & (GB1_reg[0] $ FB1_crc_reg[32] $ FB1_crc_reg[10]);
FB1_crc_reg[11] = DFFEA(FB1_crc_reg[11]_lut_out, RB1__clk0, rst_n, , AB1_crc_ena, , );


--FB1_crc_reg[10] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[10]
--operation mode is normal

FB1_crc_reg[10]_lut_out = FB1_crc_reg[9] & !AB1L89Q;
FB1_crc_reg[10] = DFFEA(FB1_crc_reg[10]_lut_out, RB1__clk0, rst_n, , AB1_crc_ena, , );


--FB1_crc_reg[9] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[9]
--operation mode is normal

FB1_crc_reg[9]_lut_out = !AB1L89Q & (GB1_reg[0] $ FB1_crc_reg[32] $ FB1_crc_reg[8]);
FB1_crc_reg[9] = DFFEA(FB1_crc_reg[9]_lut_out, RB1__clk0, rst_n, , AB1_crc_ena, , );


--FB1L55 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|valid_o~293
--operation mode is normal

FB1L55 = FB1_crc_reg[12] # FB1_crc_reg[11] # FB1_crc_reg[10] # FB1_crc_reg[9];


--FB1_crc_reg[8] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[8]
--operation mode is normal

FB1_crc_reg[8]_lut_out = !AB1L89Q & (GB1_reg[0] $ FB1_crc_reg[32] $ FB1_crc_reg[7]);
FB1_crc_reg[8] = DFFEA(FB1_crc_reg[8]_lut_out, RB1__clk0, rst_n, , AB1_crc_ena, , );


--FB1_crc_reg[7] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[7]
--operation mode is normal

FB1_crc_reg[7]_lut_out = FB1_crc_reg[6] & !AB1L89Q;
FB1_crc_reg[7] = DFFEA(FB1_crc_reg[7]_lut_out, RB1__clk0, rst_n, , AB1_crc_ena, , );


--FB1_crc_reg[6] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[6]
--operation mode is normal

FB1_crc_reg[6]_lut_out = !AB1L89Q & (GB1_reg[0] $ FB1_crc_reg[32] $ FB1_crc_reg[5]);
FB1_crc_reg[6] = DFFEA(FB1_crc_reg[6]_lut_out, RB1__clk0, rst_n, , AB1_crc_ena, , );


--FB1_crc_reg[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[5]
--operation mode is normal

FB1_crc_reg[5]_lut_out = !AB1L89Q & (GB1_reg[0] $ FB1_crc_reg[32] $ FB1_crc_reg[4]);
FB1_crc_reg[5] = DFFEA(FB1_crc_reg[5]_lut_out, RB1__clk0, rst_n, , AB1_crc_ena, , );


--FB1L65 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|valid_o~294
--operation mode is normal

FB1L65 = FB1_crc_reg[8] # FB1_crc_reg[7] # FB1_crc_reg[6] # FB1_crc_reg[5];


--FB1_crc_reg[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[4]
--operation mode is normal

FB1_crc_reg[4]_lut_out = FB1_crc_reg[3] & !AB1L89Q;
FB1_crc_reg[4] = DFFEA(FB1_crc_reg[4]_lut_out, RB1__clk0, rst_n, , AB1_crc_ena, , );


--FB1_crc_reg[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[3]
--operation mode is normal

FB1_crc_reg[3]_lut_out = !AB1L89Q & (GB1_reg[0] $ FB1_crc_reg[32] $ FB1_crc_reg[2]);
FB1_crc_reg[3] = DFFEA(FB1_crc_reg[3]_lut_out, RB1__clk0, rst_n, , AB1_crc_ena, , );


--FB1_crc_reg[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[2]
--operation mode is normal

FB1_crc_reg[2]_lut_out = !AB1L89Q & (GB1_reg[0] $ FB1_crc_reg[32] $ FB1_crc_reg[1]);
FB1_crc_reg[2] = DFFEA(FB1_crc_reg[2]_lut_out, RB1__clk0, rst_n, , AB1_crc_ena, , );


--FB1_crc_reg[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[1]
--operation mode is normal

FB1_crc_reg[1]_lut_out = !AB1L89Q & (GB1_reg[0] $ FB1_crc_reg[32]);
FB1_crc_reg[1] = DFFEA(FB1_crc_reg[1]_lut_out, RB1__clk0, rst_n, , AB1_crc_ena, , );


--FB1L75 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|valid_o~295
--operation mode is normal

FB1L75 = FB1_crc_reg[4] # FB1_crc_reg[3] # FB1_crc_reg[2] # FB1_crc_reg[1];


--FB1L85 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|valid_o~296
--operation mode is normal

FB1L85 = FB1L45 # FB1L55 # FB1L65 # FB1L75;


--AB1L001Q is dispatch:cmd0|dispatch_cmd_receive:receiver|crc_pres_state~23
--operation mode is normal

AB1L001Q_lut_out = AB1L99Q & AB1L011 & L2_count[1] & L2_count[0];
AB1L001Q = DFFEA(AB1L001Q_lut_out, RB1__clk0, rst_n, , , , );


--AB1L041Q is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~22
--operation mode is normal

AB1L041Q_lut_out = AB1L131 # AB1L241Q & !AB1L801;
AB1L041Q = DFFEA(AB1L041Q_lut_out, RB1__clk0, rst_n, , , , );


--GB1_reg[16] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[16]
--operation mode is normal

GB1_reg[16]_lut_out = AB1L89Q & K12_reg_o[16] # !AB1L89Q & (AB1L301Q & K12_reg_o[16] # !AB1L301Q & GB1_reg[17]);
GB1_reg[16] = DFFEA(GB1_reg[16]_lut_out, RB1__clk0, rst_n, , AB1_data_shreg_ena, , );


--L4_count is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:header_counter|count
--operation mode is normal

L4_count_lut_out = !L4_count;
L4_count = DFFEA(L4_count_lut_out, RB1__clk0, rst_n, , AB1L141Q, , );


--AB1L831Q is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~20
--operation mode is normal

AB1L831Q_lut_out = !AB1L631 & !AB1L531 & (AB1L901 # !AB1L341Q);
AB1L831Q = DFFEA(AB1L831Q_lut_out, RB1__clk0, rst_n, , , , );


--AB1L751 is dispatch:cmd0|dispatch_cmd_receive:receiver|temp1_ld~0
--operation mode is normal

AB1L751 = L4_count & !AB1L831Q;


--C1L4Q is dispatch:cmd0|pres_state~21
--operation mode is normal

C1L4Q_lut_out = C1L6Q & BB1L721Q;
C1L4Q = DFFEA(C1L4Q_lut_out, RB1__clk0, rst_n, , , , );


--AB1L841Q is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~31
--operation mode is normal

AB1L841Q_lut_out = AB1L001Q & AB1L041Q & (FB1L35 # FB1L85);
AB1L841Q = DFFEA(AB1L841Q_lut_out, RB1__clk0, rst_n, , , , );


--GB1_reg[18] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[18]
--operation mode is normal

GB1_reg[18]_lut_out = AB1L89Q & K12_reg_o[18] # !AB1L89Q & (AB1L301Q & K12_reg_o[18] # !AB1L301Q & GB1_reg[19]);
GB1_reg[18] = DFFEA(GB1_reg[18]_lut_out, RB1__clk0, rst_n, , AB1_data_shreg_ena, , );


--GB1_reg[22] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[22]
--operation mode is normal

GB1_reg[22]_lut_out = AB1L89Q & K12_reg_o[22] # !AB1L89Q & (AB1L301Q & K12_reg_o[22] # !AB1L301Q & GB1_reg[23]);
GB1_reg[22] = DFFEA(GB1_reg[22]_lut_out, RB1__clk0, rst_n, , AB1_data_shreg_ena, , );


--GB1_reg[19] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[19]
--operation mode is normal

GB1_reg[19]_lut_out = AB1L89Q & K12_reg_o[19] # !AB1L89Q & (AB1L301Q & K12_reg_o[19] # !AB1L301Q & GB1_reg[20]);
GB1_reg[19] = DFFEA(GB1_reg[19]_lut_out, RB1__clk0, rst_n, , AB1_data_shreg_ena, , );


--GB1_reg[23] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[23]
--operation mode is normal

GB1_reg[23]_lut_out = AB1L89Q & K12_reg_o[23] # !AB1L89Q & (AB1L301Q & K12_reg_o[23] # !AB1L301Q & GB1_reg[24]);
GB1_reg[23] = DFFEA(GB1_reg[23]_lut_out, RB1__clk0, rst_n, , AB1_data_shreg_ena, , );


--GB1_reg[20] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[20]
--operation mode is normal

GB1_reg[20]_lut_out = AB1L89Q & K12_reg_o[20] # !AB1L89Q & (AB1L301Q & K12_reg_o[20] # !AB1L301Q & GB1_reg[21]);
GB1_reg[20] = DFFEA(GB1_reg[20]_lut_out, RB1__clk0, rst_n, , AB1_data_shreg_ena, , );


--GB1_reg[21] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[21]
--operation mode is normal

GB1_reg[21]_lut_out = AB1L89Q & K12_reg_o[21] # !AB1L89Q & (AB1L301Q & K12_reg_o[21] # !AB1L301Q & GB1_reg[22]);
GB1_reg[21] = DFFEA(GB1_reg[21]_lut_out, RB1__clk0, rst_n, , AB1_data_shreg_ena, , );


--GB1_reg[17] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[17]
--operation mode is normal

GB1_reg[17]_lut_out = AB1L89Q & K12_reg_o[17] # !AB1L89Q & (AB1L301Q & K12_reg_o[17] # !AB1L301Q & GB1_reg[18]);
GB1_reg[17] = DFFEA(GB1_reg[17]_lut_out, RB1__clk0, rst_n, , AB1_data_shreg_ena, , );


--G1L8 is sld_hub:sld_hub_inst|GEN_SHADOW_IRF~0
--operation mode is normal

G1L8 = AMPP_FUNCTION(SB4_Q[0], VB1_state[5], G1_OK_TO_UPDATE_IR_Q);


--V1_ir_loaded_address_reg[1] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]
--operation mode is normal

V1_ir_loaded_address_reg[1] = AMPP_FUNCTION(!A1L5, Y1_safe_q[1], !SB1_Q[0], V1L21);


--SB6_Q[3] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[3]
--operation mode is normal

SB6_Q[3] = AMPP_FUNCTION(!A1L5, SB6_Q[3], V1_ir_loaded_address_reg[2], SB6_Q[4], G1L61, !G1L2, VB1_state[4], G1_IRSR_ENA);


--SB6_Q[5] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]
--operation mode is normal

SB6_Q[5] = AMPP_FUNCTION(!A1L5, G1L01, !G1L2, G1_IRSR_ENA);


--WB1_dffe1a[3] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_bje:auto_generated|dffe1a[3]
--operation mode is normal

WB1_dffe1a[3] = AMPP_FUNCTION(!A1L5, SB6_Q[2], SB6_Q[1], G1L42, SB6_Q[3], !G1L2, G1L7);


--G1L61 is sld_hub:sld_hub_inst|IR_MUX_SEL~7
--operation mode is normal

G1L61 = AMPP_FUNCTION(SB6_Q[3], SB6_Q[5], WB1_dffe1a[3]);


--G1_IRSR_ENA is sld_hub:sld_hub_inst|IRSR_ENA
--operation mode is normal

G1_IRSR_ENA = AMPP_FUNCTION(G1_jtag_debug_mode_usr1, VB1_state[4], VB1_state[3]);


--WB1_dffe1a[1] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_bje:auto_generated|dffe1a[1]
--operation mode is normal

WB1_dffe1a[1] = AMPP_FUNCTION(!A1L5, SB6_Q[1], G1L42, SB6_Q[2], SB6_Q[3], !G1L2, G1L7);


--G1L5 is sld_hub:sld_hub_inst|comb~66
--operation mode is normal

G1L5 = AMPP_FUNCTION(G1_OK_TO_UPDATE_IR_Q, VB1_state[8]);


--G1L1 is sld_hub:sld_hub_inst|BROADCAST_ENA~27
--operation mode is normal

G1L1 = AMPP_FUNCTION(SB5_Q[0], G1L5, WB1_dffe1a[2], WB1_dffe1a[1]);


--WB1_dffe1a[7] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_bje:auto_generated|dffe1a[7]
--operation mode is normal

WB1_dffe1a[7] = AMPP_FUNCTION(!A1L5, SB6_Q[2], SB6_Q[3], SB6_Q[1], G1L42, !G1L2, G1L7);


--G1L3 is sld_hub:sld_hub_inst|comb~6
--operation mode is normal

G1L3 = AMPP_FUNCTION(G1_OK_TO_UPDATE_IR_Q, VB1_state[8], SB3_Q[0]);


--VB1_state[0] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0]
--operation mode is normal

VB1_state[0] = AMPP_FUNCTION(!A1L5, VB1_state[9], VB1L91, VB1_state[0], A1L7, VCC);


--VB1_state[15] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[15]
--operation mode is normal

VB1_state[15] = AMPP_FUNCTION(!A1L5, VB1_state[12], VB1_state[14], A1L7, VCC);


--VB1L81 is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~468
--operation mode is normal

VB1L81 = AMPP_FUNCTION(VB1_state[1], VB1_state[8], VB1_state[15]);


--G1L71 is sld_hub:sld_hub_inst|IRF_ENA_ENABLE~21
--operation mode is normal

G1L71 = AMPP_FUNCTION(G1_OK_TO_UPDATE_IR_Q, G1_jtag_debug_mode_usr1, VB1_state[4], A1L7);


--G1_jtag_debug_mode_usr0 is sld_hub:sld_hub_inst|jtag_debug_mode_usr0
--operation mode is normal

G1_jtag_debug_mode_usr0 = AMPP_FUNCTION(!A1L5, UB1_dffs[1], UB1_dffs[0], G1L03, G1L13, VB1_state[0], VB1_state[12]);


--G1L42 is sld_hub:sld_hub_inst|jtag_debug_mode~2
--operation mode is normal

G1L42 = AMPP_FUNCTION(G1_jtag_debug_mode_usr1, G1_jtag_debug_mode_usr0);


--SB6_Q[1] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[1]
--operation mode is normal

SB6_Q[1] = AMPP_FUNCTION(!A1L5, SB6_Q[1], V1_ir_loaded_address_reg[0], SB6_Q[2], G1L61, !G1L2, VB1_state[4], G1_IRSR_ENA);


--G1L6 is sld_hub:sld_hub_inst|comb~67
--operation mode is normal

G1L6 = AMPP_FUNCTION(G1_jtag_debug_mode_usr1, VB1_state[3], G1_jtag_debug_mode_usr0, VB1_state[4]);


--G1L7 is sld_hub:sld_hub_inst|comb~68
--operation mode is normal

G1L7 = AMPP_FUNCTION(altera_internal_jtag, G1L6, A1L7);


--G1L82 is sld_hub:sld_hub_inst|process2~0
--operation mode is normal

G1L82 = AMPP_FUNCTION(VB1_state[4], VB1_state[8]);


--AB1L931Q is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~21
--operation mode is normal

AB1L931Q_lut_out = AB1L431 # AB1L241Q & AB1L801;
AB1L931Q = DFFEA(AB1L931Q_lut_out, RB1__clk0, rst_n, , , , );


--K12_reg_o[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:rx_buffer|reg_o[0]
--operation mode is normal

K12_reg_o[0]_lut_out = K22_reg_o[0];
K12_reg_o[0] = DFFEA(K12_reg_o[0]_lut_out, RB1__clk0, rst_n, , EB1L2, , );


--AB1L89Q is dispatch:cmd0|dispatch_cmd_receive:receiver|crc_pres_state~21
--operation mode is normal

AB1L89Q_lut_out = EB1L01Q & !AB1L031 & (AB1L101Q # !AB1L79Q);
AB1L89Q = DFFEA(AB1L89Q_lut_out, RB1__clk0, rst_n, , , , );


--AB1L301Q is dispatch:cmd0|dispatch_cmd_receive:receiver|crc_pres_state~26
--operation mode is normal

AB1L301Q_lut_out = EB1L01Q & AB1L201Q & FB1L84;
AB1L301Q = DFFEA(AB1L301Q_lut_out, RB1__clk0, rst_n, , , , );


--AB1L99Q is dispatch:cmd0|dispatch_cmd_receive:receiver|crc_pres_state~22
--operation mode is normal

AB1L99Q_lut_out = AB1L89Q # AB1L301Q # AB1L99Q & !AB1L601;
AB1L99Q = DFFEA(AB1L99Q_lut_out, RB1__clk0, rst_n, , , , );


--AB1_data_shreg_ena is dispatch:cmd0|dispatch_cmd_receive:receiver|data_shreg_ena
--operation mode is normal

AB1_data_shreg_ena = AB1L89Q # AB1L301Q # AB1L99Q;


--L3L2 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|LessThan~135
--operation mode is normal

L3L2 = !Y4_safe_q[3] # !Y4_safe_q[2] # !Y4_safe_q[1] # !Y4_safe_q[0];


--Y4_safe_q[6] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[6]
--operation mode is arithmetic

Y4_safe_q[6]_carry_eqn = Y4L31;
Y4_safe_q[6]_lut_out = Y4_safe_q[6] $ !Y4_safe_q[6]_carry_eqn;
Y4_safe_q[6]_reg_input = !L3L1 & Y4_safe_q[6]_lut_out;
Y4_safe_q[6] = DFFEA(Y4_safe_q[6]_reg_input, RB1__clk0, rst_n, , AB1L501, , );

--Y4L51 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

Y4L51 = CARRY(Y4_safe_q[6] & !Y4L31);


--Y4_safe_q[7] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[7]
--operation mode is arithmetic

Y4_safe_q[7]_carry_eqn = Y4L51;
Y4_safe_q[7]_lut_out = Y4_safe_q[7] $ Y4_safe_q[7]_carry_eqn;
Y4_safe_q[7]_reg_input = !L3L1 & Y4_safe_q[7]_lut_out;
Y4_safe_q[7] = DFFEA(Y4_safe_q[7]_reg_input, RB1__clk0, rst_n, , AB1L501, , );

--Y4L71 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|counter_cell[7]~COUT
--operation mode is arithmetic

Y4L71 = CARRY(!Y4L51 # !Y4_safe_q[7]);


--L3L3 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|LessThan~136
--operation mode is normal

L3L3 = !Y4_safe_q[7] # !Y4_safe_q[6] # !Y4_safe_q[5] # !Y4_safe_q[4];


--Y4_safe_q[8] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[8]
--operation mode is arithmetic

Y4_safe_q[8]_carry_eqn = Y4L71;
Y4_safe_q[8]_lut_out = Y4_safe_q[8] $ !Y4_safe_q[8]_carry_eqn;
Y4_safe_q[8]_reg_input = !L3L1 & Y4_safe_q[8]_lut_out;
Y4_safe_q[8] = DFFEA(Y4_safe_q[8]_reg_input, RB1__clk0, rst_n, , AB1L501, , );

--Y4L91 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|counter_cell[8]~COUT
--operation mode is arithmetic

Y4L91 = CARRY(Y4_safe_q[8] & !Y4L71);


--Y4_safe_q[9] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[9]
--operation mode is arithmetic

Y4_safe_q[9]_carry_eqn = Y4L91;
Y4_safe_q[9]_lut_out = Y4_safe_q[9] $ Y4_safe_q[9]_carry_eqn;
Y4_safe_q[9]_reg_input = !L3L1 & Y4_safe_q[9]_lut_out;
Y4_safe_q[9] = DFFEA(Y4_safe_q[9]_reg_input, RB1__clk0, rst_n, , AB1L501, , );

--Y4L12 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|counter_cell[9]~COUT
--operation mode is arithmetic

Y4L12 = CARRY(!Y4L91 # !Y4_safe_q[9]);


--L3L4 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|LessThan~137
--operation mode is normal

L3L4 = !Y4_safe_q[9] # !Y4_safe_q[8];


--Y4_safe_q[12] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[12]
--operation mode is normal

Y4_safe_q[12]_carry_eqn = Y4L52;
Y4_safe_q[12]_lut_out = Y4_safe_q[12] $ !Y4_safe_q[12]_carry_eqn;
Y4_safe_q[12]_reg_input = !L3L1 & Y4_safe_q[12]_lut_out;
Y4_safe_q[12] = DFFEA(Y4_safe_q[12]_reg_input, RB1__clk0, rst_n, , AB1L501, , );


--Y4_safe_q[10] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[10]
--operation mode is arithmetic

Y4_safe_q[10]_carry_eqn = Y4L12;
Y4_safe_q[10]_lut_out = Y4_safe_q[10] $ !Y4_safe_q[10]_carry_eqn;
Y4_safe_q[10]_reg_input = !L3L1 & Y4_safe_q[10]_lut_out;
Y4_safe_q[10] = DFFEA(Y4_safe_q[10]_reg_input, RB1__clk0, rst_n, , AB1L501, , );

--Y4L32 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|counter_cell[10]~COUT
--operation mode is arithmetic

Y4L32 = CARRY(Y4_safe_q[10] & !Y4L12);


--Y4_safe_q[11] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[11]
--operation mode is arithmetic

Y4_safe_q[11]_carry_eqn = Y4L32;
Y4_safe_q[11]_lut_out = Y4_safe_q[11] $ Y4_safe_q[11]_carry_eqn;
Y4_safe_q[11]_reg_input = !L3L1 & Y4_safe_q[11]_lut_out;
Y4_safe_q[11] = DFFEA(Y4_safe_q[11]_reg_input, RB1__clk0, rst_n, , AB1L501, , );

--Y4L52 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|counter_cell[11]~COUT
--operation mode is arithmetic

Y4L52 = CARRY(!Y4L32 # !Y4_safe_q[11]);


--L3L5 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|LessThan~138
--operation mode is normal

L3L5 = L3L4 # !Y4_safe_q[11] # !Y4_safe_q[10] # !Y4_safe_q[12];


--AB1L441Q is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~26
--operation mode is normal

AB1L441Q_lut_out = L4_count & AB1L141Q;
AB1L441Q = DFFEA(AB1L441Q_lut_out, RB1__clk0, rst_n, , , , );


--L3L1 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|count~13
--operation mode is normal

L3L1 = AB1L441Q # !L3L2 & !L3L3 & !L3L5;


--AB1L241Q is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~24
--operation mode is normal

AB1L241Q_lut_out = AB1L541Q;
AB1L241Q = DFFEA(AB1L241Q_lut_out, RB1__clk0, rst_n, , , , );


--AB1L341Q is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~25
--operation mode is normal

AB1L341Q_lut_out = AB1L001Q & AB1L641Q;
AB1L341Q = DFFEA(AB1L341Q_lut_out, RB1__clk0, rst_n, , , , );


--AB1L501 is dispatch:cmd0|dispatch_cmd_receive:receiver|data_word_count_ena~13
--operation mode is normal

AB1L501 = AB1L441Q # AB1L241Q # AB1L341Q;


--VB1_state[12] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[12]
--operation mode is normal

VB1_state[12] = AMPP_FUNCTION(!A1L5, VB1_state[11], VB1_state[10], A1L7, VCC);


--VB1_state[2] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[2]
--operation mode is normal

VB1_state[2] = AMPP_FUNCTION(!A1L5, VB1_state[1], VB1_state[8], VB1_state[15], A1L7, VCC);


--G1L52 is sld_hub:sld_hub_inst|jtag_debug_mode~135
--operation mode is normal

G1L52 = AMPP_FUNCTION(A1L7, VB1_state[12], VB1_state[2]);


--VB1_state[7] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[7]
--operation mode is normal

VB1_state[7] = AMPP_FUNCTION(!A1L5, VB1_state[6], A1L7, VCC);


--UB1_dffs[0] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[0]
--operation mode is normal

UB1_dffs[0] = AMPP_FUNCTION(!A1L5, UB1_dffs[1], VB1_state[0], VB1_state[11]);


--UB1_dffs[1] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[1]
--operation mode is normal

UB1_dffs[1] = AMPP_FUNCTION(!A1L5, UB1_dffs[2], VB1_state[0], VB1_state[11]);


--UB1_dffs[9] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9]
--operation mode is normal

UB1_dffs[9] = AMPP_FUNCTION(!A1L5, altera_internal_jtag, VB1_state[0], VB1_state[11]);


--UB1_dffs[8] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[8]
--operation mode is normal

UB1_dffs[8] = AMPP_FUNCTION(!A1L5, UB1_dffs[9], VB1_state[0], VB1_state[11]);


--UB1_dffs[7] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[7]
--operation mode is normal

UB1_dffs[7] = AMPP_FUNCTION(!A1L5, UB1_dffs[8], VB1_state[0], VB1_state[11]);


--UB1_dffs[6] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[6]
--operation mode is normal

UB1_dffs[6] = AMPP_FUNCTION(!A1L5, UB1_dffs[7], VB1_state[0], VB1_state[11]);


--G1L03 is sld_hub:sld_hub_inst|reduce_nor~56
--operation mode is normal

G1L03 = AMPP_FUNCTION(UB1_dffs[9], UB1_dffs[8], UB1_dffs[7], UB1_dffs[6]);


--UB1_dffs[3] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[3]
--operation mode is normal

UB1_dffs[3] = AMPP_FUNCTION(!A1L5, UB1_dffs[4], VB1_state[0], VB1_state[11]);


--UB1_dffs[2] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[2]
--operation mode is normal

UB1_dffs[2] = AMPP_FUNCTION(!A1L5, UB1_dffs[3], VB1_state[0], VB1_state[11]);


--UB1_dffs[5] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[5]
--operation mode is normal

UB1_dffs[5] = AMPP_FUNCTION(!A1L5, UB1_dffs[6], VB1_state[0], VB1_state[11]);


--UB1_dffs[4] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[4]
--operation mode is normal

UB1_dffs[4] = AMPP_FUNCTION(!A1L5, UB1_dffs[5], VB1_state[0], VB1_state[11]);


--G1L13 is sld_hub:sld_hub_inst|reduce_nor~57
--operation mode is normal

G1L13 = AMPP_FUNCTION(UB1_dffs[3], UB1_dffs[2], UB1_dffs[5], UB1_dffs[4]);


--SB2_Q[1] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[1]
--operation mode is normal

SB2_Q[1] = AMPP_FUNCTION(!A1L5, SB6_Q[1], !G1L2, G1L8);


--SB2_Q[3] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[3]
--operation mode is normal

SB2_Q[3] = AMPP_FUNCTION(!A1L5, SB6_Q[3], !G1L2, G1L8);


--SB2_Q[0] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[0]
--operation mode is normal

SB2_Q[0] = AMPP_FUNCTION(!A1L5, SB6_Q[0], !G1L2, G1L8);


--K12_reg_o[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:rx_buffer|reg_o[1]
--operation mode is normal

K12_reg_o[1]_lut_out = K22_reg_o[1];
K12_reg_o[1] = DFFEA(K12_reg_o[1]_lut_out, RB1__clk0, rst_n, , EB1L2, , );


--K12_reg_o[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:rx_buffer|reg_o[2]
--operation mode is normal

K12_reg_o[2]_lut_out = K22_reg_o[2];
K12_reg_o[2] = DFFEA(K12_reg_o[2]_lut_out, RB1__clk0, rst_n, , EB1L2, , );


--K12_reg_o[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:rx_buffer|reg_o[3]
--operation mode is normal

K12_reg_o[3]_lut_out = K22_reg_o[3];
K12_reg_o[3] = DFFEA(K12_reg_o[3]_lut_out, RB1__clk0, rst_n, , EB1L2, , );


--DB1_q_b[30] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[30]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB1_q_b[30]_PORT_A_data_in = AB1L19;
DB1_q_b[30]_PORT_A_data_in_reg = DFFE(DB1_q_b[30]_PORT_A_data_in, DB1_q_b[30]_clock_0, , , );
DB1_q_b[30]_PORT_A_address = BUS(AB1L55, AB1L65, AB1L75, AB1L85, AB1L95, AB1L06);
DB1_q_b[30]_PORT_A_address_reg = DFFE(DB1_q_b[30]_PORT_A_address, DB1_q_b[30]_clock_0, , , );
DB1_q_b[30]_PORT_B_address = BUS(CB1L53, CB1L63, CB1L73, CB1L83, CB1L93, CB1L04);
DB1_q_b[30]_PORT_B_address_reg = DFFE(DB1_q_b[30]_PORT_B_address, DB1_q_b[30]_clock_0, , , );
DB1_q_b[30]_PORT_A_write_enable = AB1L541Q;
DB1_q_b[30]_PORT_A_write_enable_reg = DFFE(DB1_q_b[30]_PORT_A_write_enable, DB1_q_b[30]_clock_0, , , );
DB1_q_b[30]_PORT_B_read_enable = VCC;
DB1_q_b[30]_PORT_B_read_enable_reg = DFFE(DB1_q_b[30]_PORT_B_read_enable, DB1_q_b[30]_clock_0, , , );
DB1_q_b[30]_clock_0 = RB1__clk1;
DB1_q_b[30]_PORT_B_data_out = MEMORY(DB1_q_b[30]_PORT_A_data_in_reg, , DB1_q_b[30]_PORT_A_address_reg, DB1_q_b[30]_PORT_B_address_reg, DB1_q_b[30]_PORT_A_write_enable_reg, DB1_q_b[30]_PORT_B_read_enable_reg, , , DB1_q_b[30]_clock_0, , , , , );
DB1_q_b[30] = DB1_q_b[30]_PORT_B_data_out[0];


--CB1L17 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[30]~62
--operation mode is normal

CB1L17 = DB1_q_b[30] & CB1L57Q;


--QB1L3Q is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|current_state~21
--operation mode is normal

QB1L3Q_lut_out = CB1L57Q & (QB1L3Q # A1L182 & QB1L871);
QB1L3Q = DFFEA(QB1L3Q_lut_out, RB1__clk0, rst_n, , , , );


--A1L572 is reduce_nor~39
--operation mode is normal

A1L572 = CB1L4 & CB1L3 & A1L182 & !CB1L2;


--QB1L191 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_wren~7
--operation mode is normal

QB1L191 = QB1L3Q & A1L572;


--DB1_q_b[29] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[29]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB1_q_b[29]_PORT_A_data_in = AB1L09;
DB1_q_b[29]_PORT_A_data_in_reg = DFFE(DB1_q_b[29]_PORT_A_data_in, DB1_q_b[29]_clock_0, , , );
DB1_q_b[29]_PORT_A_address = BUS(AB1L55, AB1L65, AB1L75, AB1L85, AB1L95, AB1L06);
DB1_q_b[29]_PORT_A_address_reg = DFFE(DB1_q_b[29]_PORT_A_address, DB1_q_b[29]_clock_0, , , );
DB1_q_b[29]_PORT_B_address = BUS(CB1L53, CB1L63, CB1L73, CB1L83, CB1L93, CB1L04);
DB1_q_b[29]_PORT_B_address_reg = DFFE(DB1_q_b[29]_PORT_B_address, DB1_q_b[29]_clock_0, , , );
DB1_q_b[29]_PORT_A_write_enable = AB1L541Q;
DB1_q_b[29]_PORT_A_write_enable_reg = DFFE(DB1_q_b[29]_PORT_A_write_enable, DB1_q_b[29]_clock_0, , , );
DB1_q_b[29]_PORT_B_read_enable = VCC;
DB1_q_b[29]_PORT_B_read_enable_reg = DFFE(DB1_q_b[29]_PORT_B_read_enable, DB1_q_b[29]_clock_0, , , );
DB1_q_b[29]_clock_0 = RB1__clk1;
DB1_q_b[29]_PORT_B_data_out = MEMORY(DB1_q_b[29]_PORT_A_data_in_reg, , DB1_q_b[29]_PORT_A_address_reg, DB1_q_b[29]_PORT_B_address_reg, DB1_q_b[29]_PORT_A_write_enable_reg, DB1_q_b[29]_PORT_B_read_enable_reg, , , DB1_q_b[29]_clock_0, , , , , );
DB1_q_b[29] = DB1_q_b[29]_PORT_B_data_out[0];


--CB1L07 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[29]~61
--operation mode is normal

CB1L07 = DB1_q_b[29] & CB1L57Q;


--DB1_q_b[28] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[28]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB1_q_b[28]_PORT_A_data_in = AB1L98;
DB1_q_b[28]_PORT_A_data_in_reg = DFFE(DB1_q_b[28]_PORT_A_data_in, DB1_q_b[28]_clock_0, , , );
DB1_q_b[28]_PORT_A_address = BUS(AB1L55, AB1L65, AB1L75, AB1L85, AB1L95, AB1L06);
DB1_q_b[28]_PORT_A_address_reg = DFFE(DB1_q_b[28]_PORT_A_address, DB1_q_b[28]_clock_0, , , );
DB1_q_b[28]_PORT_B_address = BUS(CB1L53, CB1L63, CB1L73, CB1L83, CB1L93, CB1L04);
DB1_q_b[28]_PORT_B_address_reg = DFFE(DB1_q_b[28]_PORT_B_address, DB1_q_b[28]_clock_0, , , );
DB1_q_b[28]_PORT_A_write_enable = AB1L541Q;
DB1_q_b[28]_PORT_A_write_enable_reg = DFFE(DB1_q_b[28]_PORT_A_write_enable, DB1_q_b[28]_clock_0, , , );
DB1_q_b[28]_PORT_B_read_enable = VCC;
DB1_q_b[28]_PORT_B_read_enable_reg = DFFE(DB1_q_b[28]_PORT_B_read_enable, DB1_q_b[28]_clock_0, , , );
DB1_q_b[28]_clock_0 = RB1__clk1;
DB1_q_b[28]_PORT_B_data_out = MEMORY(DB1_q_b[28]_PORT_A_data_in_reg, , DB1_q_b[28]_PORT_A_address_reg, DB1_q_b[28]_PORT_B_address_reg, DB1_q_b[28]_PORT_A_write_enable_reg, DB1_q_b[28]_PORT_B_read_enable_reg, , , DB1_q_b[28]_clock_0, , , , , );
DB1_q_b[28] = DB1_q_b[28]_PORT_B_data_out[0];


--CB1L96 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[28]~60
--operation mode is normal

CB1L96 = DB1_q_b[28] & CB1L57Q;


--DB1_q_b[27] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[27]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB1_q_b[27]_PORT_A_data_in = AB1L88;
DB1_q_b[27]_PORT_A_data_in_reg = DFFE(DB1_q_b[27]_PORT_A_data_in, DB1_q_b[27]_clock_0, , , );
DB1_q_b[27]_PORT_A_address = BUS(AB1L55, AB1L65, AB1L75, AB1L85, AB1L95, AB1L06);
DB1_q_b[27]_PORT_A_address_reg = DFFE(DB1_q_b[27]_PORT_A_address, DB1_q_b[27]_clock_0, , , );
DB1_q_b[27]_PORT_B_address = BUS(CB1L53, CB1L63, CB1L73, CB1L83, CB1L93, CB1L04);
DB1_q_b[27]_PORT_B_address_reg = DFFE(DB1_q_b[27]_PORT_B_address, DB1_q_b[27]_clock_0, , , );
DB1_q_b[27]_PORT_A_write_enable = AB1L541Q;
DB1_q_b[27]_PORT_A_write_enable_reg = DFFE(DB1_q_b[27]_PORT_A_write_enable, DB1_q_b[27]_clock_0, , , );
DB1_q_b[27]_PORT_B_read_enable = VCC;
DB1_q_b[27]_PORT_B_read_enable_reg = DFFE(DB1_q_b[27]_PORT_B_read_enable, DB1_q_b[27]_clock_0, , , );
DB1_q_b[27]_clock_0 = RB1__clk1;
DB1_q_b[27]_PORT_B_data_out = MEMORY(DB1_q_b[27]_PORT_A_data_in_reg, , DB1_q_b[27]_PORT_A_address_reg, DB1_q_b[27]_PORT_B_address_reg, DB1_q_b[27]_PORT_A_write_enable_reg, DB1_q_b[27]_PORT_B_read_enable_reg, , , DB1_q_b[27]_clock_0, , , , , );
DB1_q_b[27] = DB1_q_b[27]_PORT_B_data_out[0];


--CB1L86 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[27]~59
--operation mode is normal

CB1L86 = DB1_q_b[27] & CB1L57Q;


--DB1_q_b[26] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[26]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB1_q_b[26]_PORT_A_data_in = AB1L78;
DB1_q_b[26]_PORT_A_data_in_reg = DFFE(DB1_q_b[26]_PORT_A_data_in, DB1_q_b[26]_clock_0, , , );
DB1_q_b[26]_PORT_A_address = BUS(AB1L55, AB1L65, AB1L75, AB1L85, AB1L95, AB1L06);
DB1_q_b[26]_PORT_A_address_reg = DFFE(DB1_q_b[26]_PORT_A_address, DB1_q_b[26]_clock_0, , , );
DB1_q_b[26]_PORT_B_address = BUS(CB1L53, CB1L63, CB1L73, CB1L83, CB1L93, CB1L04);
DB1_q_b[26]_PORT_B_address_reg = DFFE(DB1_q_b[26]_PORT_B_address, DB1_q_b[26]_clock_0, , , );
DB1_q_b[26]_PORT_A_write_enable = AB1L541Q;
DB1_q_b[26]_PORT_A_write_enable_reg = DFFE(DB1_q_b[26]_PORT_A_write_enable, DB1_q_b[26]_clock_0, , , );
DB1_q_b[26]_PORT_B_read_enable = VCC;
DB1_q_b[26]_PORT_B_read_enable_reg = DFFE(DB1_q_b[26]_PORT_B_read_enable, DB1_q_b[26]_clock_0, , , );
DB1_q_b[26]_clock_0 = RB1__clk1;
DB1_q_b[26]_PORT_B_data_out = MEMORY(DB1_q_b[26]_PORT_A_data_in_reg, , DB1_q_b[26]_PORT_A_address_reg, DB1_q_b[26]_PORT_B_address_reg, DB1_q_b[26]_PORT_A_write_enable_reg, DB1_q_b[26]_PORT_B_read_enable_reg, , , DB1_q_b[26]_clock_0, , , , , );
DB1_q_b[26] = DB1_q_b[26]_PORT_B_data_out[0];


--CB1L76 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[26]~58
--operation mode is normal

CB1L76 = DB1_q_b[26] & CB1L57Q;


--DB1_q_b[25] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[25]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB1_q_b[25]_PORT_A_data_in = AB1L68;
DB1_q_b[25]_PORT_A_data_in_reg = DFFE(DB1_q_b[25]_PORT_A_data_in, DB1_q_b[25]_clock_0, , , );
DB1_q_b[25]_PORT_A_address = BUS(AB1L55, AB1L65, AB1L75, AB1L85, AB1L95, AB1L06);
DB1_q_b[25]_PORT_A_address_reg = DFFE(DB1_q_b[25]_PORT_A_address, DB1_q_b[25]_clock_0, , , );
DB1_q_b[25]_PORT_B_address = BUS(CB1L53, CB1L63, CB1L73, CB1L83, CB1L93, CB1L04);
DB1_q_b[25]_PORT_B_address_reg = DFFE(DB1_q_b[25]_PORT_B_address, DB1_q_b[25]_clock_0, , , );
DB1_q_b[25]_PORT_A_write_enable = AB1L541Q;
DB1_q_b[25]_PORT_A_write_enable_reg = DFFE(DB1_q_b[25]_PORT_A_write_enable, DB1_q_b[25]_clock_0, , , );
DB1_q_b[25]_PORT_B_read_enable = VCC;
DB1_q_b[25]_PORT_B_read_enable_reg = DFFE(DB1_q_b[25]_PORT_B_read_enable, DB1_q_b[25]_clock_0, , , );
DB1_q_b[25]_clock_0 = RB1__clk1;
DB1_q_b[25]_PORT_B_data_out = MEMORY(DB1_q_b[25]_PORT_A_data_in_reg, , DB1_q_b[25]_PORT_A_address_reg, DB1_q_b[25]_PORT_B_address_reg, DB1_q_b[25]_PORT_A_write_enable_reg, DB1_q_b[25]_PORT_B_read_enable_reg, , , DB1_q_b[25]_clock_0, , , , , );
DB1_q_b[25] = DB1_q_b[25]_PORT_B_data_out[0];


--CB1L66 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[25]~57
--operation mode is normal

CB1L66 = DB1_q_b[25] & CB1L57Q;


--DB1_q_b[24] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[24]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB1_q_b[24]_PORT_A_data_in = AB1L58;
DB1_q_b[24]_PORT_A_data_in_reg = DFFE(DB1_q_b[24]_PORT_A_data_in, DB1_q_b[24]_clock_0, , , );
DB1_q_b[24]_PORT_A_address = BUS(AB1L55, AB1L65, AB1L75, AB1L85, AB1L95, AB1L06);
DB1_q_b[24]_PORT_A_address_reg = DFFE(DB1_q_b[24]_PORT_A_address, DB1_q_b[24]_clock_0, , , );
DB1_q_b[24]_PORT_B_address = BUS(CB1L53, CB1L63, CB1L73, CB1L83, CB1L93, CB1L04);
DB1_q_b[24]_PORT_B_address_reg = DFFE(DB1_q_b[24]_PORT_B_address, DB1_q_b[24]_clock_0, , , );
DB1_q_b[24]_PORT_A_write_enable = AB1L541Q;
DB1_q_b[24]_PORT_A_write_enable_reg = DFFE(DB1_q_b[24]_PORT_A_write_enable, DB1_q_b[24]_clock_0, , , );
DB1_q_b[24]_PORT_B_read_enable = VCC;
DB1_q_b[24]_PORT_B_read_enable_reg = DFFE(DB1_q_b[24]_PORT_B_read_enable, DB1_q_b[24]_clock_0, , , );
DB1_q_b[24]_clock_0 = RB1__clk1;
DB1_q_b[24]_PORT_B_data_out = MEMORY(DB1_q_b[24]_PORT_A_data_in_reg, , DB1_q_b[24]_PORT_A_address_reg, DB1_q_b[24]_PORT_B_address_reg, DB1_q_b[24]_PORT_A_write_enable_reg, DB1_q_b[24]_PORT_B_read_enable_reg, , , DB1_q_b[24]_clock_0, , , , , );
DB1_q_b[24] = DB1_q_b[24]_PORT_B_data_out[0];


--CB1L56 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[24]~56
--operation mode is normal

CB1L56 = DB1_q_b[24] & CB1L57Q;


--DB1_q_b[23] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[23]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB1_q_b[23]_PORT_A_data_in = AB1L48;
DB1_q_b[23]_PORT_A_data_in_reg = DFFE(DB1_q_b[23]_PORT_A_data_in, DB1_q_b[23]_clock_0, , , );
DB1_q_b[23]_PORT_A_address = BUS(AB1L55, AB1L65, AB1L75, AB1L85, AB1L95, AB1L06);
DB1_q_b[23]_PORT_A_address_reg = DFFE(DB1_q_b[23]_PORT_A_address, DB1_q_b[23]_clock_0, , , );
DB1_q_b[23]_PORT_B_address = BUS(CB1L53, CB1L63, CB1L73, CB1L83, CB1L93, CB1L04);
DB1_q_b[23]_PORT_B_address_reg = DFFE(DB1_q_b[23]_PORT_B_address, DB1_q_b[23]_clock_0, , , );
DB1_q_b[23]_PORT_A_write_enable = AB1L541Q;
DB1_q_b[23]_PORT_A_write_enable_reg = DFFE(DB1_q_b[23]_PORT_A_write_enable, DB1_q_b[23]_clock_0, , , );
DB1_q_b[23]_PORT_B_read_enable = VCC;
DB1_q_b[23]_PORT_B_read_enable_reg = DFFE(DB1_q_b[23]_PORT_B_read_enable, DB1_q_b[23]_clock_0, , , );
DB1_q_b[23]_clock_0 = RB1__clk1;
DB1_q_b[23]_PORT_B_data_out = MEMORY(DB1_q_b[23]_PORT_A_data_in_reg, , DB1_q_b[23]_PORT_A_address_reg, DB1_q_b[23]_PORT_B_address_reg, DB1_q_b[23]_PORT_A_write_enable_reg, DB1_q_b[23]_PORT_B_read_enable_reg, , , DB1_q_b[23]_clock_0, , , , , );
DB1_q_b[23] = DB1_q_b[23]_PORT_B_data_out[0];


--CB1L46 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[23]~55
--operation mode is normal

CB1L46 = DB1_q_b[23] & CB1L57Q;


--DB1_q_b[22] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[22]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB1_q_b[22]_PORT_A_data_in = AB1L38;
DB1_q_b[22]_PORT_A_data_in_reg = DFFE(DB1_q_b[22]_PORT_A_data_in, DB1_q_b[22]_clock_0, , , );
DB1_q_b[22]_PORT_A_address = BUS(AB1L55, AB1L65, AB1L75, AB1L85, AB1L95, AB1L06);
DB1_q_b[22]_PORT_A_address_reg = DFFE(DB1_q_b[22]_PORT_A_address, DB1_q_b[22]_clock_0, , , );
DB1_q_b[22]_PORT_B_address = BUS(CB1L53, CB1L63, CB1L73, CB1L83, CB1L93, CB1L04);
DB1_q_b[22]_PORT_B_address_reg = DFFE(DB1_q_b[22]_PORT_B_address, DB1_q_b[22]_clock_0, , , );
DB1_q_b[22]_PORT_A_write_enable = AB1L541Q;
DB1_q_b[22]_PORT_A_write_enable_reg = DFFE(DB1_q_b[22]_PORT_A_write_enable, DB1_q_b[22]_clock_0, , , );
DB1_q_b[22]_PORT_B_read_enable = VCC;
DB1_q_b[22]_PORT_B_read_enable_reg = DFFE(DB1_q_b[22]_PORT_B_read_enable, DB1_q_b[22]_clock_0, , , );
DB1_q_b[22]_clock_0 = RB1__clk1;
DB1_q_b[22]_PORT_B_data_out = MEMORY(DB1_q_b[22]_PORT_A_data_in_reg, , DB1_q_b[22]_PORT_A_address_reg, DB1_q_b[22]_PORT_B_address_reg, DB1_q_b[22]_PORT_A_write_enable_reg, DB1_q_b[22]_PORT_B_read_enable_reg, , , DB1_q_b[22]_clock_0, , , , , );
DB1_q_b[22] = DB1_q_b[22]_PORT_B_data_out[0];


--CB1L36 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[22]~54
--operation mode is normal

CB1L36 = DB1_q_b[22] & CB1L57Q;


--DB1_q_b[21] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[21]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB1_q_b[21]_PORT_A_data_in = AB1L28;
DB1_q_b[21]_PORT_A_data_in_reg = DFFE(DB1_q_b[21]_PORT_A_data_in, DB1_q_b[21]_clock_0, , , );
DB1_q_b[21]_PORT_A_address = BUS(AB1L55, AB1L65, AB1L75, AB1L85, AB1L95, AB1L06);
DB1_q_b[21]_PORT_A_address_reg = DFFE(DB1_q_b[21]_PORT_A_address, DB1_q_b[21]_clock_0, , , );
DB1_q_b[21]_PORT_B_address = BUS(CB1L53, CB1L63, CB1L73, CB1L83, CB1L93, CB1L04);
DB1_q_b[21]_PORT_B_address_reg = DFFE(DB1_q_b[21]_PORT_B_address, DB1_q_b[21]_clock_0, , , );
DB1_q_b[21]_PORT_A_write_enable = AB1L541Q;
DB1_q_b[21]_PORT_A_write_enable_reg = DFFE(DB1_q_b[21]_PORT_A_write_enable, DB1_q_b[21]_clock_0, , , );
DB1_q_b[21]_PORT_B_read_enable = VCC;
DB1_q_b[21]_PORT_B_read_enable_reg = DFFE(DB1_q_b[21]_PORT_B_read_enable, DB1_q_b[21]_clock_0, , , );
DB1_q_b[21]_clock_0 = RB1__clk1;
DB1_q_b[21]_PORT_B_data_out = MEMORY(DB1_q_b[21]_PORT_A_data_in_reg, , DB1_q_b[21]_PORT_A_address_reg, DB1_q_b[21]_PORT_B_address_reg, DB1_q_b[21]_PORT_A_write_enable_reg, DB1_q_b[21]_PORT_B_read_enable_reg, , , DB1_q_b[21]_clock_0, , , , , );
DB1_q_b[21] = DB1_q_b[21]_PORT_B_data_out[0];


--CB1L26 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[21]~53
--operation mode is normal

CB1L26 = DB1_q_b[21] & CB1L57Q;


--DB1_q_b[20] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[20]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB1_q_b[20]_PORT_A_data_in = AB1L18;
DB1_q_b[20]_PORT_A_data_in_reg = DFFE(DB1_q_b[20]_PORT_A_data_in, DB1_q_b[20]_clock_0, , , );
DB1_q_b[20]_PORT_A_address = BUS(AB1L55, AB1L65, AB1L75, AB1L85, AB1L95, AB1L06);
DB1_q_b[20]_PORT_A_address_reg = DFFE(DB1_q_b[20]_PORT_A_address, DB1_q_b[20]_clock_0, , , );
DB1_q_b[20]_PORT_B_address = BUS(CB1L53, CB1L63, CB1L73, CB1L83, CB1L93, CB1L04);
DB1_q_b[20]_PORT_B_address_reg = DFFE(DB1_q_b[20]_PORT_B_address, DB1_q_b[20]_clock_0, , , );
DB1_q_b[20]_PORT_A_write_enable = AB1L541Q;
DB1_q_b[20]_PORT_A_write_enable_reg = DFFE(DB1_q_b[20]_PORT_A_write_enable, DB1_q_b[20]_clock_0, , , );
DB1_q_b[20]_PORT_B_read_enable = VCC;
DB1_q_b[20]_PORT_B_read_enable_reg = DFFE(DB1_q_b[20]_PORT_B_read_enable, DB1_q_b[20]_clock_0, , , );
DB1_q_b[20]_clock_0 = RB1__clk1;
DB1_q_b[20]_PORT_B_data_out = MEMORY(DB1_q_b[20]_PORT_A_data_in_reg, , DB1_q_b[20]_PORT_A_address_reg, DB1_q_b[20]_PORT_B_address_reg, DB1_q_b[20]_PORT_A_write_enable_reg, DB1_q_b[20]_PORT_B_read_enable_reg, , , DB1_q_b[20]_clock_0, , , , , );
DB1_q_b[20] = DB1_q_b[20]_PORT_B_data_out[0];


--CB1L16 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[20]~52
--operation mode is normal

CB1L16 = DB1_q_b[20] & CB1L57Q;


--DB1_q_b[19] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[19]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB1_q_b[19]_PORT_A_data_in = AB1L08;
DB1_q_b[19]_PORT_A_data_in_reg = DFFE(DB1_q_b[19]_PORT_A_data_in, DB1_q_b[19]_clock_0, , , );
DB1_q_b[19]_PORT_A_address = BUS(AB1L55, AB1L65, AB1L75, AB1L85, AB1L95, AB1L06);
DB1_q_b[19]_PORT_A_address_reg = DFFE(DB1_q_b[19]_PORT_A_address, DB1_q_b[19]_clock_0, , , );
DB1_q_b[19]_PORT_B_address = BUS(CB1L53, CB1L63, CB1L73, CB1L83, CB1L93, CB1L04);
DB1_q_b[19]_PORT_B_address_reg = DFFE(DB1_q_b[19]_PORT_B_address, DB1_q_b[19]_clock_0, , , );
DB1_q_b[19]_PORT_A_write_enable = AB1L541Q;
DB1_q_b[19]_PORT_A_write_enable_reg = DFFE(DB1_q_b[19]_PORT_A_write_enable, DB1_q_b[19]_clock_0, , , );
DB1_q_b[19]_PORT_B_read_enable = VCC;
DB1_q_b[19]_PORT_B_read_enable_reg = DFFE(DB1_q_b[19]_PORT_B_read_enable, DB1_q_b[19]_clock_0, , , );
DB1_q_b[19]_clock_0 = RB1__clk1;
DB1_q_b[19]_PORT_B_data_out = MEMORY(DB1_q_b[19]_PORT_A_data_in_reg, , DB1_q_b[19]_PORT_A_address_reg, DB1_q_b[19]_PORT_B_address_reg, DB1_q_b[19]_PORT_A_write_enable_reg, DB1_q_b[19]_PORT_B_read_enable_reg, , , DB1_q_b[19]_clock_0, , , , , );
DB1_q_b[19] = DB1_q_b[19]_PORT_B_data_out[0];


--CB1L06 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[19]~51
--operation mode is normal

CB1L06 = DB1_q_b[19] & CB1L57Q;


--DB1_q_b[18] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[18]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB1_q_b[18]_PORT_A_data_in = AB1L97;
DB1_q_b[18]_PORT_A_data_in_reg = DFFE(DB1_q_b[18]_PORT_A_data_in, DB1_q_b[18]_clock_0, , , );
DB1_q_b[18]_PORT_A_address = BUS(AB1L55, AB1L65, AB1L75, AB1L85, AB1L95, AB1L06);
DB1_q_b[18]_PORT_A_address_reg = DFFE(DB1_q_b[18]_PORT_A_address, DB1_q_b[18]_clock_0, , , );
DB1_q_b[18]_PORT_B_address = BUS(CB1L53, CB1L63, CB1L73, CB1L83, CB1L93, CB1L04);
DB1_q_b[18]_PORT_B_address_reg = DFFE(DB1_q_b[18]_PORT_B_address, DB1_q_b[18]_clock_0, , , );
DB1_q_b[18]_PORT_A_write_enable = AB1L541Q;
DB1_q_b[18]_PORT_A_write_enable_reg = DFFE(DB1_q_b[18]_PORT_A_write_enable, DB1_q_b[18]_clock_0, , , );
DB1_q_b[18]_PORT_B_read_enable = VCC;
DB1_q_b[18]_PORT_B_read_enable_reg = DFFE(DB1_q_b[18]_PORT_B_read_enable, DB1_q_b[18]_clock_0, , , );
DB1_q_b[18]_clock_0 = RB1__clk1;
DB1_q_b[18]_PORT_B_data_out = MEMORY(DB1_q_b[18]_PORT_A_data_in_reg, , DB1_q_b[18]_PORT_A_address_reg, DB1_q_b[18]_PORT_B_address_reg, DB1_q_b[18]_PORT_A_write_enable_reg, DB1_q_b[18]_PORT_B_read_enable_reg, , , DB1_q_b[18]_clock_0, , , , , );
DB1_q_b[18] = DB1_q_b[18]_PORT_B_data_out[0];


--CB1L95 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[18]~50
--operation mode is normal

CB1L95 = DB1_q_b[18] & CB1L57Q;


--DB1_q_b[17] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[17]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB1_q_b[17]_PORT_A_data_in = AB1L87;
DB1_q_b[17]_PORT_A_data_in_reg = DFFE(DB1_q_b[17]_PORT_A_data_in, DB1_q_b[17]_clock_0, , , );
DB1_q_b[17]_PORT_A_address = BUS(AB1L55, AB1L65, AB1L75, AB1L85, AB1L95, AB1L06);
DB1_q_b[17]_PORT_A_address_reg = DFFE(DB1_q_b[17]_PORT_A_address, DB1_q_b[17]_clock_0, , , );
DB1_q_b[17]_PORT_B_address = BUS(CB1L53, CB1L63, CB1L73, CB1L83, CB1L93, CB1L04);
DB1_q_b[17]_PORT_B_address_reg = DFFE(DB1_q_b[17]_PORT_B_address, DB1_q_b[17]_clock_0, , , );
DB1_q_b[17]_PORT_A_write_enable = AB1L541Q;
DB1_q_b[17]_PORT_A_write_enable_reg = DFFE(DB1_q_b[17]_PORT_A_write_enable, DB1_q_b[17]_clock_0, , , );
DB1_q_b[17]_PORT_B_read_enable = VCC;
DB1_q_b[17]_PORT_B_read_enable_reg = DFFE(DB1_q_b[17]_PORT_B_read_enable, DB1_q_b[17]_clock_0, , , );
DB1_q_b[17]_clock_0 = RB1__clk1;
DB1_q_b[17]_PORT_B_data_out = MEMORY(DB1_q_b[17]_PORT_A_data_in_reg, , DB1_q_b[17]_PORT_A_address_reg, DB1_q_b[17]_PORT_B_address_reg, DB1_q_b[17]_PORT_A_write_enable_reg, DB1_q_b[17]_PORT_B_read_enable_reg, , , DB1_q_b[17]_clock_0, , , , , );
DB1_q_b[17] = DB1_q_b[17]_PORT_B_data_out[0];


--CB1L85 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[17]~49
--operation mode is normal

CB1L85 = DB1_q_b[17] & CB1L57Q;


--DB1_q_b[16] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[16]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB1_q_b[16]_PORT_A_data_in = AB1L77;
DB1_q_b[16]_PORT_A_data_in_reg = DFFE(DB1_q_b[16]_PORT_A_data_in, DB1_q_b[16]_clock_0, , , );
DB1_q_b[16]_PORT_A_address = BUS(AB1L55, AB1L65, AB1L75, AB1L85, AB1L95, AB1L06);
DB1_q_b[16]_PORT_A_address_reg = DFFE(DB1_q_b[16]_PORT_A_address, DB1_q_b[16]_clock_0, , , );
DB1_q_b[16]_PORT_B_address = BUS(CB1L53, CB1L63, CB1L73, CB1L83, CB1L93, CB1L04);
DB1_q_b[16]_PORT_B_address_reg = DFFE(DB1_q_b[16]_PORT_B_address, DB1_q_b[16]_clock_0, , , );
DB1_q_b[16]_PORT_A_write_enable = AB1L541Q;
DB1_q_b[16]_PORT_A_write_enable_reg = DFFE(DB1_q_b[16]_PORT_A_write_enable, DB1_q_b[16]_clock_0, , , );
DB1_q_b[16]_PORT_B_read_enable = VCC;
DB1_q_b[16]_PORT_B_read_enable_reg = DFFE(DB1_q_b[16]_PORT_B_read_enable, DB1_q_b[16]_clock_0, , , );
DB1_q_b[16]_clock_0 = RB1__clk1;
DB1_q_b[16]_PORT_B_data_out = MEMORY(DB1_q_b[16]_PORT_A_data_in_reg, , DB1_q_b[16]_PORT_A_address_reg, DB1_q_b[16]_PORT_B_address_reg, DB1_q_b[16]_PORT_A_write_enable_reg, DB1_q_b[16]_PORT_B_read_enable_reg, , , DB1_q_b[16]_clock_0, , , , , );
DB1_q_b[16] = DB1_q_b[16]_PORT_B_data_out[0];


--CB1L75 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[16]~48
--operation mode is normal

CB1L75 = DB1_q_b[16] & CB1L57Q;


--DB1_q_b[15] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB1_q_b[15]_PORT_A_data_in = AB1L67;
DB1_q_b[15]_PORT_A_data_in_reg = DFFE(DB1_q_b[15]_PORT_A_data_in, DB1_q_b[15]_clock_0, , , );
DB1_q_b[15]_PORT_A_address = BUS(AB1L55, AB1L65, AB1L75, AB1L85, AB1L95, AB1L06);
DB1_q_b[15]_PORT_A_address_reg = DFFE(DB1_q_b[15]_PORT_A_address, DB1_q_b[15]_clock_0, , , );
DB1_q_b[15]_PORT_B_address = BUS(CB1L53, CB1L63, CB1L73, CB1L83, CB1L93, CB1L04);
DB1_q_b[15]_PORT_B_address_reg = DFFE(DB1_q_b[15]_PORT_B_address, DB1_q_b[15]_clock_0, , , );
DB1_q_b[15]_PORT_A_write_enable = AB1L541Q;
DB1_q_b[15]_PORT_A_write_enable_reg = DFFE(DB1_q_b[15]_PORT_A_write_enable, DB1_q_b[15]_clock_0, , , );
DB1_q_b[15]_PORT_B_read_enable = VCC;
DB1_q_b[15]_PORT_B_read_enable_reg = DFFE(DB1_q_b[15]_PORT_B_read_enable, DB1_q_b[15]_clock_0, , , );
DB1_q_b[15]_clock_0 = RB1__clk1;
DB1_q_b[15]_PORT_B_data_out = MEMORY(DB1_q_b[15]_PORT_A_data_in_reg, , DB1_q_b[15]_PORT_A_address_reg, DB1_q_b[15]_PORT_B_address_reg, DB1_q_b[15]_PORT_A_write_enable_reg, DB1_q_b[15]_PORT_B_read_enable_reg, , , DB1_q_b[15]_clock_0, , , , , );
DB1_q_b[15] = DB1_q_b[15]_PORT_B_data_out[0];


--CB1L65 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[15]~47
--operation mode is normal

CB1L65 = DB1_q_b[15] & CB1L57Q;


--DB1_q_b[14] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB1_q_b[14]_PORT_A_data_in = AB1L57;
DB1_q_b[14]_PORT_A_data_in_reg = DFFE(DB1_q_b[14]_PORT_A_data_in, DB1_q_b[14]_clock_0, , , );
DB1_q_b[14]_PORT_A_address = BUS(AB1L55, AB1L65, AB1L75, AB1L85, AB1L95, AB1L06);
DB1_q_b[14]_PORT_A_address_reg = DFFE(DB1_q_b[14]_PORT_A_address, DB1_q_b[14]_clock_0, , , );
DB1_q_b[14]_PORT_B_address = BUS(CB1L53, CB1L63, CB1L73, CB1L83, CB1L93, CB1L04);
DB1_q_b[14]_PORT_B_address_reg = DFFE(DB1_q_b[14]_PORT_B_address, DB1_q_b[14]_clock_0, , , );
DB1_q_b[14]_PORT_A_write_enable = AB1L541Q;
DB1_q_b[14]_PORT_A_write_enable_reg = DFFE(DB1_q_b[14]_PORT_A_write_enable, DB1_q_b[14]_clock_0, , , );
DB1_q_b[14]_PORT_B_read_enable = VCC;
DB1_q_b[14]_PORT_B_read_enable_reg = DFFE(DB1_q_b[14]_PORT_B_read_enable, DB1_q_b[14]_clock_0, , , );
DB1_q_b[14]_clock_0 = RB1__clk1;
DB1_q_b[14]_PORT_B_data_out = MEMORY(DB1_q_b[14]_PORT_A_data_in_reg, , DB1_q_b[14]_PORT_A_address_reg, DB1_q_b[14]_PORT_B_address_reg, DB1_q_b[14]_PORT_A_write_enable_reg, DB1_q_b[14]_PORT_B_read_enable_reg, , , DB1_q_b[14]_clock_0, , , , , );
DB1_q_b[14] = DB1_q_b[14]_PORT_B_data_out[0];


--CB1L55 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[14]~46
--operation mode is normal

CB1L55 = DB1_q_b[14] & CB1L57Q;


--DB1_q_b[31] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[31]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB1_q_b[31]_PORT_A_data_in = AB1L29;
DB1_q_b[31]_PORT_A_data_in_reg = DFFE(DB1_q_b[31]_PORT_A_data_in, DB1_q_b[31]_clock_0, , , );
DB1_q_b[31]_PORT_A_address = BUS(AB1L55, AB1L65, AB1L75, AB1L85, AB1L95, AB1L06);
DB1_q_b[31]_PORT_A_address_reg = DFFE(DB1_q_b[31]_PORT_A_address, DB1_q_b[31]_clock_0, , , );
DB1_q_b[31]_PORT_B_address = BUS(CB1L53, CB1L63, CB1L73, CB1L83, CB1L93, CB1L04);
DB1_q_b[31]_PORT_B_address_reg = DFFE(DB1_q_b[31]_PORT_B_address, DB1_q_b[31]_clock_0, , , );
DB1_q_b[31]_PORT_A_write_enable = AB1L541Q;
DB1_q_b[31]_PORT_A_write_enable_reg = DFFE(DB1_q_b[31]_PORT_A_write_enable, DB1_q_b[31]_clock_0, , , );
DB1_q_b[31]_PORT_B_read_enable = VCC;
DB1_q_b[31]_PORT_B_read_enable_reg = DFFE(DB1_q_b[31]_PORT_B_read_enable, DB1_q_b[31]_clock_0, , , );
DB1_q_b[31]_clock_0 = RB1__clk1;
DB1_q_b[31]_PORT_B_data_out = MEMORY(DB1_q_b[31]_PORT_A_data_in_reg, , DB1_q_b[31]_PORT_A_address_reg, DB1_q_b[31]_PORT_B_address_reg, DB1_q_b[31]_PORT_A_write_enable_reg, DB1_q_b[31]_PORT_B_read_enable_reg, , , DB1_q_b[31]_clock_0, , , , , );
DB1_q_b[31] = DB1_q_b[31]_PORT_B_data_out[0];


--CB1L27 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[31]~63
--operation mode is normal

CB1L27 = DB1_q_b[31] & CB1L57Q;


--A1L472 is reduce_nor~38
--operation mode is normal

A1L472 = CB1L2 & CB1L4 & A1L182 & !CB1L3;


--QB1L1 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|address_on_delay_wren~6
--operation mode is normal

QB1L1 = QB1L3Q & A1L472;


--K72_reg_o[5] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[5]
--operation mode is normal

K72_reg_o[5]_lut_out = CB1L64;
K72_reg_o[5] = DFFEA(K72_reg_o[5]_lut_out, RB1__clk1, rst_n, , QB1L1, , );


--PB1L9 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~8
--operation mode is arithmetic

PB1L9_carry_eqn = PB1L8;
PB1L9 = K72_reg_o[4] $ PB1L9_carry_eqn;

--PB1L01 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~8COUT
--operation mode is arithmetic

PB1L01 = CARRY(K72_reg_o[4] # !PB1L8);


--PB1L67 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~246
--operation mode is arithmetic

PB1L67 = CARRY(Y31_safe_q[3] & (!PB1L47 # !PB1L7) # !Y31_safe_q[3] & !PB1L7 & !PB1L47);


--K12_reg_o[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:rx_buffer|reg_o[5]
--operation mode is normal

K12_reg_o[5]_lut_out = K22_reg_o[5];
K12_reg_o[5] = DFFEA(K12_reg_o[5]_lut_out, RB1__clk0, rst_n, , EB1L2, , );


--V1_ram_rom_data_reg[7] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]
--operation mode is normal

V1_ram_rom_data_reg[7] = AMPP_FUNCTION(!A1L5, V1_ram_rom_data_reg[7], V1_ram_rom_data_reg[8], U1_q_b[7], V1L01, VCC, V1L9);


--U1_q_b[6] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_b[6]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
U1_q_b[6]_PORT_A_data_in = CB1L74;
U1_q_b[6]_PORT_A_data_in_reg = DFFE(U1_q_b[6]_PORT_A_data_in, U1_q_b[6]_clock_0, , , );
U1_q_b[6]_PORT_B_data_in = V1_ram_rom_data_reg[6];
U1_q_b[6]_PORT_B_data_in_reg = DFFE(U1_q_b[6]_PORT_B_data_in, U1_q_b[6]_clock_1, , , );
U1_q_b[6]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
U1_q_b[6]_PORT_A_address_reg = DFFE(U1_q_b[6]_PORT_A_address, U1_q_b[6]_clock_0, , , );
U1_q_b[6]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_b[6]_PORT_B_address_reg = DFFE(U1_q_b[6]_PORT_B_address, U1_q_b[6]_clock_1, , , );
U1_q_b[6]_PORT_A_write_enable = J1L01;
U1_q_b[6]_PORT_A_write_enable_reg = DFFE(U1_q_b[6]_PORT_A_write_enable, U1_q_b[6]_clock_0, , , );
U1_q_b[6]_PORT_B_write_enable = V1L35;
U1_q_b[6]_PORT_B_write_enable_reg = DFFE(U1_q_b[6]_PORT_B_write_enable, U1_q_b[6]_clock_1, , , );
U1_q_b[6]_clock_0 = RB1__clk1;
U1_q_b[6]_clock_1 = !A1L5;
U1_q_b[6]_PORT_B_data_out = MEMORY(U1_q_b[6]_PORT_A_data_in_reg, U1_q_b[6]_PORT_B_data_in_reg, U1_q_b[6]_PORT_A_address_reg, U1_q_b[6]_PORT_B_address_reg, U1_q_b[6]_PORT_A_write_enable_reg, U1_q_b[6]_PORT_B_write_enable_reg, , , U1_q_b[6]_clock_0, U1_q_b[6]_clock_1, , , , );
U1_q_b[6] = U1_q_b[6]_PORT_B_data_out[0];


--K12_reg_o[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:rx_buffer|reg_o[4]
--operation mode is normal

K12_reg_o[4]_lut_out = K22_reg_o[4];
K12_reg_o[4] = DFFEA(K12_reg_o[4]_lut_out, RB1__clk0, rst_n, , EB1L2, , );


--V1_is_in_use_reg is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg
--operation mode is normal

V1_is_in_use_reg = AMPP_FUNCTION(!A1L5, SB1_Q[0], V1_is_in_use_reg, SB1_Q[4], !G1L2);


--W2_WORD_SR[1] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[1]
--operation mode is normal

W2_WORD_SR[1] = AMPP_FUNCTION(!A1L5, W2_WORD_SR[2], VB1_state[4], W2_word_counter[1], W2_word_counter[2], !W1_clear_signal, G1L4);


--W2_word_counter[0] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]
--operation mode is normal

W2_word_counter[0] = AMPP_FUNCTION(!A1L5, W2_word_counter[4], W2L31, W2L1, !W1_clear_signal, W2L02);


--W2_word_counter[1] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[1]
--operation mode is normal

W2_word_counter[1] = AMPP_FUNCTION(!A1L5, W2L3, !W1_clear_signal, W2L02);


--W2_word_counter[2] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[2]
--operation mode is normal

W2_word_counter[2] = AMPP_FUNCTION(!A1L5, W2L5, !W1_clear_signal, W2L02);


--W2_word_counter[3] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[3]
--operation mode is normal

W2_word_counter[3] = AMPP_FUNCTION(!A1L5, W2L7, !W1_clear_signal, W2L02);


--W2L11 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|Mux~515
--operation mode is normal

W2L11 = AMPP_FUNCTION(W2_word_counter[0], W2_word_counter[1], W2_word_counter[2], W2_word_counter[3]);


--W2_word_counter[4] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[4]
--operation mode is normal

W2_word_counter[4] = AMPP_FUNCTION(!A1L5, W2_word_counter[4], W2L31, W2L9, !W1_clear_signal, W2L02);


--W1_clear_signal is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal
--operation mode is normal

W1_clear_signal = AMPP_FUNCTION(G1_jtag_debug_mode_usr1, VB1_state[8]);


--G1L4 is sld_hub:sld_hub_inst|comb~8
--operation mode is normal

G1L4 = AMPP_FUNCTION(G1_jtag_debug_mode_usr0, VB1_state[4], VB1_state[3]);


--G1L01 is sld_hub:sld_hub_inst|HUB_BYPASS_REG~1
--operation mode is normal

G1L01 = AMPP_FUNCTION(altera_internal_jtag, VB1_state[4]);


--W1_WORD_SR[1] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]
--operation mode is normal

W1_WORD_SR[1] = AMPP_FUNCTION(!A1L5, W1_WORD_SR[2], VB1_state[4], W1L11, !W1_clear_signal, V1L8);


--W1_word_counter[4] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]
--operation mode is normal

W1_word_counter[4] = AMPP_FUNCTION(!A1L5, W1L9, W1L31, !W1_clear_signal, W1L02);


--W1_word_counter[1] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]
--operation mode is normal

W1_word_counter[1] = AMPP_FUNCTION(!A1L5, W1L3, !W1_clear_signal, W1L02);


--W1L62 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~55
--operation mode is normal

W1L62 = AMPP_FUNCTION(W1_word_counter[4], W1_word_counter[1]);


--W1_word_counter[2] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]
--operation mode is normal

W1_word_counter[2] = AMPP_FUNCTION(!A1L5, W1L5, W1L31, !W1_clear_signal, W1L02);


--V1L8 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|name_gen~2
--operation mode is normal

V1L8 = AMPP_FUNCTION(G1L62, VB1_state[4], VB1_state[3], G1_jtag_debug_mode_usr1);


--LB1L76 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|next_state.some~51
--operation mode is normal

LB1L76 = LB1L07Q & (JB1L8Q # BB1L701 & !LB1L86Q) # !LB1L07Q & BB1L701 & !LB1L86Q;


--LB1L48 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|state_NS~311
--operation mode is normal

LB1L48 = Y6_safe_q[3] & Y6_safe_q[2] & Y6_safe_q[0] & !Y6_safe_q[31];


--LB1L37 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|state_NS~1
--operation mode is normal

LB1L37 = Y6_safe_q[1] & BB1L801 & LB1L28 & LB1L48;


--LB1L56 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|item_counter~55
--operation mode is normal

LB1L56 = BB1L801 & (Y6_safe_q[31] # LB1L28);


--LB1L1 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~3
--operation mode is arithmetic

LB1L1 = !Y6_safe_q[0];

--LB1L2 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~3COUT
--operation mode is arithmetic

LB1L2 = CARRY(Y6_safe_q[0]);


--LB1L46 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|item_counter~0
--operation mode is normal

LB1L46 = JB1L8Q & !Y6_safe_q[31] & (Y6_safe_q[0] # !LB1L38);


--LB1L16 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~33
--operation mode is arithmetic

LB1L16_carry_eqn = LB1L06;
LB1L16 = Y6_safe_q[30] $ LB1L16_carry_eqn;

--LB1L26 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~33COUT
--operation mode is arithmetic

LB1L26 = CARRY(Y6_safe_q[30] # !LB1L06);


--LB1L95 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~32
--operation mode is arithmetic

LB1L95_carry_eqn = LB1L85;
LB1L95 = Y6_safe_q[29] $ !LB1L95_carry_eqn;

--LB1L06 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~32COUT
--operation mode is arithmetic

LB1L06 = CARRY(!Y6_safe_q[29] & !LB1L85);


--LB1L75 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~31
--operation mode is arithmetic

LB1L75_carry_eqn = LB1L65;
LB1L75 = Y6_safe_q[28] $ LB1L75_carry_eqn;

--LB1L85 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~31COUT
--operation mode is arithmetic

LB1L85 = CARRY(Y6_safe_q[28] # !LB1L65);


--LB1L55 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~30
--operation mode is arithmetic

LB1L55_carry_eqn = LB1L45;
LB1L55 = Y6_safe_q[27] $ !LB1L55_carry_eqn;

--LB1L65 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~30COUT
--operation mode is arithmetic

LB1L65 = CARRY(!Y6_safe_q[27] & !LB1L45);


--LB1L35 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~29
--operation mode is arithmetic

LB1L35_carry_eqn = LB1L25;
LB1L35 = Y6_safe_q[26] $ LB1L35_carry_eqn;

--LB1L45 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~29COUT
--operation mode is arithmetic

LB1L45 = CARRY(Y6_safe_q[26] # !LB1L25);


--LB1L15 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~28
--operation mode is arithmetic

LB1L15_carry_eqn = LB1L05;
LB1L15 = Y6_safe_q[25] $ !LB1L15_carry_eqn;

--LB1L25 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~28COUT
--operation mode is arithmetic

LB1L25 = CARRY(!Y6_safe_q[25] & !LB1L05);


--LB1L94 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~27
--operation mode is arithmetic

LB1L94_carry_eqn = LB1L84;
LB1L94 = Y6_safe_q[24] $ LB1L94_carry_eqn;

--LB1L05 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~27COUT
--operation mode is arithmetic

LB1L05 = CARRY(Y6_safe_q[24] # !LB1L84);


--LB1L74 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~26
--operation mode is arithmetic

LB1L74_carry_eqn = LB1L64;
LB1L74 = Y6_safe_q[23] $ !LB1L74_carry_eqn;

--LB1L84 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~26COUT
--operation mode is arithmetic

LB1L84 = CARRY(!Y6_safe_q[23] & !LB1L64);


--LB1L54 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~25
--operation mode is arithmetic

LB1L54_carry_eqn = LB1L44;
LB1L54 = Y6_safe_q[22] $ LB1L54_carry_eqn;

--LB1L64 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~25COUT
--operation mode is arithmetic

LB1L64 = CARRY(Y6_safe_q[22] # !LB1L44);


--LB1L34 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~24
--operation mode is arithmetic

LB1L34_carry_eqn = LB1L24;
LB1L34 = Y6_safe_q[21] $ !LB1L34_carry_eqn;

--LB1L44 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~24COUT
--operation mode is arithmetic

LB1L44 = CARRY(!Y6_safe_q[21] & !LB1L24);


--LB1L14 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~23
--operation mode is arithmetic

LB1L14_carry_eqn = LB1L04;
LB1L14 = Y6_safe_q[20] $ LB1L14_carry_eqn;

--LB1L24 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~23COUT
--operation mode is arithmetic

LB1L24 = CARRY(Y6_safe_q[20] # !LB1L04);


--LB1L93 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~22
--operation mode is arithmetic

LB1L93_carry_eqn = LB1L83;
LB1L93 = Y6_safe_q[19] $ !LB1L93_carry_eqn;

--LB1L04 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~22COUT
--operation mode is arithmetic

LB1L04 = CARRY(!Y6_safe_q[19] & !LB1L83);


--LB1L73 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~21
--operation mode is arithmetic

LB1L73_carry_eqn = LB1L63;
LB1L73 = Y6_safe_q[18] $ LB1L73_carry_eqn;

--LB1L83 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~21COUT
--operation mode is arithmetic

LB1L83 = CARRY(Y6_safe_q[18] # !LB1L63);


--LB1L53 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~20
--operation mode is arithmetic

LB1L53_carry_eqn = LB1L43;
LB1L53 = Y6_safe_q[17] $ !LB1L53_carry_eqn;

--LB1L63 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~20COUT
--operation mode is arithmetic

LB1L63 = CARRY(!Y6_safe_q[17] & !LB1L43);


--LB1L33 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~19
--operation mode is arithmetic

LB1L33_carry_eqn = LB1L23;
LB1L33 = Y6_safe_q[16] $ LB1L33_carry_eqn;

--LB1L43 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~19COUT
--operation mode is arithmetic

LB1L43 = CARRY(Y6_safe_q[16] # !LB1L23);


--LB1L13 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~18
--operation mode is arithmetic

LB1L13_carry_eqn = LB1L03;
LB1L13 = Y6_safe_q[15] $ !LB1L13_carry_eqn;

--LB1L23 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~18COUT
--operation mode is arithmetic

LB1L23 = CARRY(!Y6_safe_q[15] & !LB1L03);


--LB1L92 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~17
--operation mode is arithmetic

LB1L92_carry_eqn = LB1L82;
LB1L92 = Y6_safe_q[14] $ LB1L92_carry_eqn;

--LB1L03 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~17COUT
--operation mode is arithmetic

LB1L03 = CARRY(Y6_safe_q[14] # !LB1L82);


--LB1L72 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~16
--operation mode is arithmetic

LB1L72_carry_eqn = LB1L62;
LB1L72 = Y6_safe_q[13] $ !LB1L72_carry_eqn;

--LB1L82 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~16COUT
--operation mode is arithmetic

LB1L82 = CARRY(!Y6_safe_q[13] & !LB1L62);


--LB1L52 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~15
--operation mode is arithmetic

LB1L52_carry_eqn = LB1L42;
LB1L52 = Y6_safe_q[12] $ LB1L52_carry_eqn;

--LB1L62 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~15COUT
--operation mode is arithmetic

LB1L62 = CARRY(Y6_safe_q[12] # !LB1L42);


--LB1L32 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~14
--operation mode is arithmetic

LB1L32_carry_eqn = LB1L22;
LB1L32 = Y6_safe_q[11] $ !LB1L32_carry_eqn;

--LB1L42 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~14COUT
--operation mode is arithmetic

LB1L42 = CARRY(!Y6_safe_q[11] & !LB1L22);


--LB1L12 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~13
--operation mode is arithmetic

LB1L12_carry_eqn = LB1L02;
LB1L12 = Y6_safe_q[10] $ LB1L12_carry_eqn;

--LB1L22 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~13COUT
--operation mode is arithmetic

LB1L22 = CARRY(Y6_safe_q[10] # !LB1L02);


--LB1L91 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~12
--operation mode is arithmetic

LB1L91_carry_eqn = LB1L81;
LB1L91 = Y6_safe_q[9] $ !LB1L91_carry_eqn;

--LB1L02 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~12COUT
--operation mode is arithmetic

LB1L02 = CARRY(!Y6_safe_q[9] & !LB1L81);


--LB1L71 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~11
--operation mode is arithmetic

LB1L71_carry_eqn = LB1L61;
LB1L71 = Y6_safe_q[8] $ LB1L71_carry_eqn;

--LB1L81 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~11COUT
--operation mode is arithmetic

LB1L81 = CARRY(Y6_safe_q[8] # !LB1L61);


--LB1L51 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~10
--operation mode is arithmetic

LB1L51_carry_eqn = LB1L41;
LB1L51 = Y6_safe_q[7] $ !LB1L51_carry_eqn;

--LB1L61 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~10COUT
--operation mode is arithmetic

LB1L61 = CARRY(!Y6_safe_q[7] & !LB1L41);


--LB1L31 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~9
--operation mode is arithmetic

LB1L31_carry_eqn = LB1L21;
LB1L31 = Y6_safe_q[6] $ LB1L31_carry_eqn;

--LB1L41 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~9COUT
--operation mode is arithmetic

LB1L41 = CARRY(Y6_safe_q[6] # !LB1L21);


--LB1L11 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~8
--operation mode is arithmetic

LB1L11_carry_eqn = LB1L01;
LB1L11 = Y6_safe_q[5] $ !LB1L11_carry_eqn;

--LB1L21 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~8COUT
--operation mode is arithmetic

LB1L21 = CARRY(!Y6_safe_q[5] & !LB1L01);


--LB1L9 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~7
--operation mode is arithmetic

LB1L9_carry_eqn = LB1L8;
LB1L9 = Y6_safe_q[4] $ LB1L9_carry_eqn;

--LB1L01 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~7COUT
--operation mode is arithmetic

LB1L01 = CARRY(Y6_safe_q[4] # !LB1L8);


--LB1L7 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~6
--operation mode is arithmetic

LB1L7_carry_eqn = LB1L6;
LB1L7 = Y6_safe_q[3] $ !LB1L7_carry_eqn;

--LB1L8 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~6COUT
--operation mode is arithmetic

LB1L8 = CARRY(!Y6_safe_q[3] & !LB1L6);


--LB1L5 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~5
--operation mode is arithmetic

LB1L5_carry_eqn = LB1L4;
LB1L5 = Y6_safe_q[2] $ LB1L5_carry_eqn;

--LB1L6 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~5COUT
--operation mode is arithmetic

LB1L6 = CARRY(Y6_safe_q[2] # !LB1L4);


--LB1L3 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~4
--operation mode is arithmetic

LB1L3_carry_eqn = LB1L2;
LB1L3 = Y6_safe_q[1] $ !LB1L3_carry_eqn;

--LB1L4 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~4COUT
--operation mode is arithmetic

LB1L4 = CARRY(!Y6_safe_q[1] & !LB1L2);


--JB1L2 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|next_state.idle~15
--operation mode is normal

JB1L2 = L9_count[1] & L9_count[0] & JB1L6Q & !KB1L4Q;


--LB1L36 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|add~34
--operation mode is normal

LB1L36_carry_eqn = LB1L26;
LB1L36 = Y6_safe_q[31] $ !LB1L36_carry_eqn;


--BB1L86Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_pres_state~23
--operation mode is normal

BB1L86Q_lut_out = BB1L86Q & (BB1L76Q & !BB1L901 # !BB1L801) # !BB1L86Q & BB1L76Q & !BB1L901;
BB1L86Q = DFFEA(BB1L86Q_lut_out, RB1__clk0, rst_n, , , , );


--BB1L421Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|tx_pres_state~21
--operation mode is normal

BB1L421Q_lut_out = BB1L121 # BB1L521Q & BB1L011 & !LB1L07Q;
BB1L421Q = DFFEA(BB1L421Q_lut_out, RB1__clk0, rst_n, , , , );


--BB1L05 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~58
--operation mode is arithmetic

BB1L05_carry_eqn = BB1L94;
BB1L05 = BB1L52 $ !BB1L05_carry_eqn;

--BB1L15 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~58COUT
--operation mode is arithmetic

BB1L15 = CARRY(!BB1L52 & !BB1L94);


--Y9_safe_q[9] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[9]
--operation mode is arithmetic

Y9_safe_q[9]_carry_eqn = Y9L91;
Y9_safe_q[9]_lut_out = Y9_safe_q[9] $ Y9_safe_q[9]_carry_eqn;
Y9_safe_q[9]_reg_input = !L8L5 & Y9_safe_q[9]_lut_out;
Y9_safe_q[9] = DFFEA(Y9_safe_q[9]_reg_input, RB1__clk0, rst_n, , BB1L921, , );

--Y9L12 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[9]~COUT
--operation mode is arithmetic

Y9L12 = CARRY(!Y9L91 # !Y9_safe_q[9]);


--BB1L83 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~52
--operation mode is arithmetic

BB1L83_carry_eqn = BB1L73;
BB1L83 = BB1L31 $ !BB1L83_carry_eqn;

--BB1L93 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~52COUT
--operation mode is arithmetic

BB1L93 = CARRY(!BB1L31 & !BB1L73);


--Y9_safe_q[3] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[3]
--operation mode is arithmetic

Y9_safe_q[3]_carry_eqn = Y9L7;
Y9_safe_q[3]_lut_out = Y9_safe_q[3] $ Y9_safe_q[3]_carry_eqn;
Y9_safe_q[3]_reg_input = !L8L5 & Y9_safe_q[3]_lut_out;
Y9_safe_q[3] = DFFEA(Y9_safe_q[3]_reg_input, RB1__clk0, rst_n, , BB1L921, , );

--Y9L9 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

Y9L9 = CARRY(!Y9L7 # !Y9_safe_q[3]);


--BB1L111 is dispatch:cmd0|dispatch_reply_transmit:transmitter|reduce_nor~159
--operation mode is normal

BB1L111 = BB1L05 & (BB1L83 $ Y9_safe_q[3] # !Y9_safe_q[9]) # !BB1L05 & (Y9_safe_q[9] # BB1L83 $ Y9_safe_q[3]);


--BB1L84 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~57
--operation mode is arithmetic

BB1L84_carry_eqn = BB1L74;
BB1L84 = BB1L32 $ BB1L84_carry_eqn;

--BB1L94 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~57COUT
--operation mode is arithmetic

BB1L94 = CARRY(BB1L32 # !BB1L74);


--Y9_safe_q[8] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[8]
--operation mode is arithmetic

Y9_safe_q[8]_carry_eqn = Y9L71;
Y9_safe_q[8]_lut_out = Y9_safe_q[8] $ !Y9_safe_q[8]_carry_eqn;
Y9_safe_q[8]_reg_input = !L8L5 & Y9_safe_q[8]_lut_out;
Y9_safe_q[8] = DFFEA(Y9_safe_q[8]_reg_input, RB1__clk0, rst_n, , BB1L921, , );

--Y9L91 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[8]~COUT
--operation mode is arithmetic

Y9L91 = CARRY(Y9_safe_q[8] & !Y9L71);


--BB1L23 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~49
--operation mode is arithmetic

BB1L23 = !BB1L7;

--BB1L33 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~49COUT
--operation mode is arithmetic

BB1L33 = CARRY(BB1L7);


--Y9_safe_q[0] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[0]
--operation mode is arithmetic

Y9_safe_q[0]_lut_out = !Y9_safe_q[0];
Y9_safe_q[0]_reg_input = !L8L5 & Y9_safe_q[0]_lut_out;
Y9_safe_q[0] = DFFEA(Y9_safe_q[0]_reg_input, RB1__clk0, rst_n, , BB1L921, , );

--Y9L3 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

Y9L3 = CARRY(Y9_safe_q[0]);


--BB1L211 is dispatch:cmd0|dispatch_reply_transmit:transmitter|reduce_nor~160
--operation mode is normal

BB1L211 = BB1L84 & (BB1L23 $ Y9_safe_q[0] # !Y9_safe_q[8]) # !BB1L84 & (Y9_safe_q[8] # BB1L23 $ Y9_safe_q[0]);


--BB1L24 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~54
--operation mode is arithmetic

BB1L24_carry_eqn = BB1L14;
BB1L24 = BB1L71 $ !BB1L24_carry_eqn;

--BB1L34 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~54COUT
--operation mode is arithmetic

BB1L34 = CARRY(!BB1L71 & !BB1L14);


--Y9_safe_q[5] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[5]
--operation mode is arithmetic

Y9_safe_q[5]_carry_eqn = Y9L11;
Y9_safe_q[5]_lut_out = Y9_safe_q[5] $ Y9_safe_q[5]_carry_eqn;
Y9_safe_q[5]_reg_input = !L8L5 & Y9_safe_q[5]_lut_out;
Y9_safe_q[5] = DFFEA(Y9_safe_q[5]_reg_input, RB1__clk0, rst_n, , BB1L921, , );

--Y9L31 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

Y9L31 = CARRY(!Y9L11 # !Y9_safe_q[5]);


--BB1L65 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~61
--operation mode is arithmetic

BB1L65_carry_eqn = BB1L55;
BB1L65 = BB1L13 $ BB1L65_carry_eqn;

--BB1L75 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~61COUT
--operation mode is arithmetic

BB1L75 = CARRY(BB1L13 # !BB1L55);


--Y9_safe_q[12] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[12]
--operation mode is arithmetic

Y9_safe_q[12]_carry_eqn = Y9L52;
Y9_safe_q[12]_lut_out = Y9_safe_q[12] $ !Y9_safe_q[12]_carry_eqn;
Y9_safe_q[12]_reg_input = !L8L5 & Y9_safe_q[12]_lut_out;
Y9_safe_q[12] = DFFEA(Y9_safe_q[12]_reg_input, RB1__clk0, rst_n, , BB1L921, , );

--Y9L72 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[12]~COUT
--operation mode is arithmetic

Y9L72 = CARRY(Y9_safe_q[12] & !Y9L52);


--BB1L311 is dispatch:cmd0|dispatch_reply_transmit:transmitter|reduce_nor~161
--operation mode is normal

BB1L311 = BB1L24 & (BB1L65 $ Y9_safe_q[12] # !Y9_safe_q[5]) # !BB1L24 & (Y9_safe_q[5] # BB1L65 $ Y9_safe_q[12]);


--BB1L43 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~50
--operation mode is arithmetic

BB1L43_carry_eqn = BB1L33;
BB1L43 = BB1L9 $ !BB1L43_carry_eqn;

--BB1L53 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~50COUT
--operation mode is arithmetic

BB1L53 = CARRY(!BB1L9 & !BB1L33);


--Y9_safe_q[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[1]
--operation mode is arithmetic

Y9_safe_q[1]_carry_eqn = Y9L3;
Y9_safe_q[1]_lut_out = Y9_safe_q[1] $ Y9_safe_q[1]_carry_eqn;
Y9_safe_q[1]_reg_input = !L8L5 & Y9_safe_q[1]_lut_out;
Y9_safe_q[1] = DFFEA(Y9_safe_q[1]_reg_input, RB1__clk0, rst_n, , BB1L921, , );

--Y9L5 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

Y9L5 = CARRY(!Y9L3 # !Y9_safe_q[1]);


--BB1L45 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~60
--operation mode is arithmetic

BB1L45_carry_eqn = BB1L35;
BB1L45 = BB1L92 $ !BB1L45_carry_eqn;

--BB1L55 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~60COUT
--operation mode is arithmetic

BB1L55 = CARRY(!BB1L92 & !BB1L35);


--Y9_safe_q[11] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[11]
--operation mode is arithmetic

Y9_safe_q[11]_carry_eqn = Y9L32;
Y9_safe_q[11]_lut_out = Y9_safe_q[11] $ Y9_safe_q[11]_carry_eqn;
Y9_safe_q[11]_reg_input = !L8L5 & Y9_safe_q[11]_lut_out;
Y9_safe_q[11] = DFFEA(Y9_safe_q[11]_reg_input, RB1__clk0, rst_n, , BB1L921, , );

--Y9L52 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[11]~COUT
--operation mode is arithmetic

Y9L52 = CARRY(!Y9L32 # !Y9_safe_q[11]);


--BB1L411 is dispatch:cmd0|dispatch_reply_transmit:transmitter|reduce_nor~162
--operation mode is normal

BB1L411 = BB1L43 & (BB1L45 $ Y9_safe_q[11] # !Y9_safe_q[1]) # !BB1L43 & (Y9_safe_q[1] # BB1L45 $ Y9_safe_q[11]);


--BB1L511 is dispatch:cmd0|dispatch_reply_transmit:transmitter|reduce_nor~163
--operation mode is normal

BB1L511 = BB1L111 # BB1L211 # BB1L311 # BB1L411;


--BB1L25 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~59
--operation mode is arithmetic

BB1L25_carry_eqn = BB1L15;
BB1L25 = BB1L72 $ BB1L25_carry_eqn;

--BB1L35 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~59COUT
--operation mode is arithmetic

BB1L35 = CARRY(BB1L72 # !BB1L15);


--Y9_safe_q[10] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[10]
--operation mode is arithmetic

Y9_safe_q[10]_carry_eqn = Y9L12;
Y9_safe_q[10]_lut_out = Y9_safe_q[10] $ !Y9_safe_q[10]_carry_eqn;
Y9_safe_q[10]_reg_input = !L8L5 & Y9_safe_q[10]_lut_out;
Y9_safe_q[10] = DFFEA(Y9_safe_q[10]_reg_input, RB1__clk0, rst_n, , BB1L921, , );

--Y9L32 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[10]~COUT
--operation mode is arithmetic

Y9L32 = CARRY(Y9_safe_q[10] & !Y9L12);


--BB1L04 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~53
--operation mode is arithmetic

BB1L04_carry_eqn = BB1L93;
BB1L04 = BB1L51 $ BB1L04_carry_eqn;

--BB1L14 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~53COUT
--operation mode is arithmetic

BB1L14 = CARRY(BB1L51 # !BB1L93);


--Y9_safe_q[4] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[4]
--operation mode is arithmetic

Y9_safe_q[4]_carry_eqn = Y9L9;
Y9_safe_q[4]_lut_out = Y9_safe_q[4] $ !Y9_safe_q[4]_carry_eqn;
Y9_safe_q[4]_reg_input = !L8L5 & Y9_safe_q[4]_lut_out;
Y9_safe_q[4] = DFFEA(Y9_safe_q[4]_reg_input, RB1__clk0, rst_n, , BB1L921, , );

--Y9L11 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

Y9L11 = CARRY(Y9_safe_q[4] & !Y9L9);


--BB1L611 is dispatch:cmd0|dispatch_reply_transmit:transmitter|reduce_nor~164
--operation mode is normal

BB1L611 = BB1L25 & (BB1L04 $ Y9_safe_q[4] # !Y9_safe_q[10]) # !BB1L25 & (Y9_safe_q[10] # BB1L04 $ Y9_safe_q[4]);


--BB1L64 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~56
--operation mode is arithmetic

BB1L64_carry_eqn = BB1L54;
BB1L64 = BB1L12 $ !BB1L64_carry_eqn;

--BB1L74 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~56COUT
--operation mode is arithmetic

BB1L74 = CARRY(!BB1L12 & !BB1L54);


--Y9_safe_q[7] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[7]
--operation mode is arithmetic

Y9_safe_q[7]_carry_eqn = Y9L51;
Y9_safe_q[7]_lut_out = Y9_safe_q[7] $ Y9_safe_q[7]_carry_eqn;
Y9_safe_q[7]_reg_input = !L8L5 & Y9_safe_q[7]_lut_out;
Y9_safe_q[7] = DFFEA(Y9_safe_q[7]_reg_input, RB1__clk0, rst_n, , BB1L921, , );

--Y9L71 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[7]~COUT
--operation mode is arithmetic

Y9L71 = CARRY(!Y9L51 # !Y9_safe_q[7]);


--BB1L63 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~51
--operation mode is arithmetic

BB1L63_carry_eqn = BB1L53;
BB1L63 = BB1L11 $ BB1L63_carry_eqn;

--BB1L73 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~51COUT
--operation mode is arithmetic

BB1L73 = CARRY(BB1L11 # !BB1L53);


--Y9_safe_q[2] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[2]
--operation mode is arithmetic

Y9_safe_q[2]_carry_eqn = Y9L5;
Y9_safe_q[2]_lut_out = Y9_safe_q[2] $ !Y9_safe_q[2]_carry_eqn;
Y9_safe_q[2]_reg_input = !L8L5 & Y9_safe_q[2]_lut_out;
Y9_safe_q[2] = DFFEA(Y9_safe_q[2]_reg_input, RB1__clk0, rst_n, , BB1L921, , );

--Y9L7 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

Y9L7 = CARRY(Y9_safe_q[2] & !Y9L5);


--BB1L711 is dispatch:cmd0|dispatch_reply_transmit:transmitter|reduce_nor~165
--operation mode is normal

BB1L711 = BB1L64 & (BB1L63 $ Y9_safe_q[2] # !Y9_safe_q[7]) # !BB1L64 & (Y9_safe_q[7] # BB1L63 $ Y9_safe_q[2]);


--BB1L06 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~63
--operation mode is normal

BB1L06_carry_eqn = BB1L95;
BB1L06 = BB1L06_carry_eqn;


--BB1L44 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~55
--operation mode is arithmetic

BB1L44_carry_eqn = BB1L34;
BB1L44 = BB1L91 $ BB1L44_carry_eqn;

--BB1L54 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~55COUT
--operation mode is arithmetic

BB1L54 = CARRY(BB1L91 # !BB1L34);


--Y9_safe_q[6] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[6]
--operation mode is arithmetic

Y9_safe_q[6]_carry_eqn = Y9L31;
Y9_safe_q[6]_lut_out = Y9_safe_q[6] $ !Y9_safe_q[6]_carry_eqn;
Y9_safe_q[6]_reg_input = !L8L5 & Y9_safe_q[6]_lut_out;
Y9_safe_q[6] = DFFEA(Y9_safe_q[6]_reg_input, RB1__clk0, rst_n, , BB1L921, , );

--Y9L51 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

Y9L51 = CARRY(Y9_safe_q[6] & !Y9L31);


--BB1L821 is dispatch:cmd0|dispatch_reply_transmit:transmitter|tx_stateNS~6
--operation mode is normal

BB1L821 = BB1L44 $ Y9_safe_q[6];


--BB1L85 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~62
--operation mode is arithmetic

BB1L85_carry_eqn = BB1L75;
BB1L85 = !BB1L85_carry_eqn;

--BB1L95 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~62COUT
--operation mode is arithmetic

BB1L95 = CARRY(!BB1L75);


--Y9_safe_q[13] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[13]
--operation mode is normal

Y9_safe_q[13]_carry_eqn = Y9L72;
Y9_safe_q[13]_lut_out = Y9_safe_q[13] $ Y9_safe_q[13]_carry_eqn;
Y9_safe_q[13]_reg_input = !L8L5 & Y9_safe_q[13]_lut_out;
Y9_safe_q[13] = DFFEA(Y9_safe_q[13]_reg_input, RB1__clk0, rst_n, , BB1L921, , );


--BB1L811 is dispatch:cmd0|dispatch_reply_transmit:transmitter|reduce_nor~166
--operation mode is normal

BB1L811 = BB1L06 # BB1L821 # BB1L85 $ Y9_safe_q[13];


--BB1L011 is dispatch:cmd0|dispatch_reply_transmit:transmitter|reduce_nor~1
--operation mode is normal

BB1L011 = BB1L511 # BB1L611 # BB1L711 # BB1L811;


--GB5_reg[4] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_buffer|reg[4]
--operation mode is normal

GB5_reg[4]_lut_out = KB1L3Q & LB1L86Q & GB5L91 # !KB1L3Q & GB5_reg[5];
GB5_reg[4] = DFFEA(GB5_reg[4]_lut_out, KB1_tx_clk, rst_n, , KB1L2Q, , );


--MB1_q_b[10] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|altsyncram:fifo_storage|altsyncram_o221:auto_generated|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 32, Port B Logical Depth: 16, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB1_q_b[10]_PORT_A_data_in = BB1L58;
MB1_q_b[10]_PORT_A_data_in_reg = DFFE(MB1_q_b[10]_PORT_A_data_in, MB1_q_b[10]_clock_0, , , );
MB1_q_b[10]_PORT_A_address = BUS(Y8_safe_q[0], Y8_safe_q[1], Y8_safe_q[2], Y8_safe_q[3]);
MB1_q_b[10]_PORT_A_address_reg = DFFE(MB1_q_b[10]_PORT_A_address, MB1_q_b[10]_clock_0, , , );
MB1_q_b[10]_PORT_B_address = BUS(Y7_safe_q[0], Y7_safe_q[1], Y7_safe_q[2], Y7_safe_q[3]);
MB1_q_b[10]_PORT_B_address_reg = DFFE(MB1_q_b[10]_PORT_B_address, MB1_q_b[10]_clock_0, , , );
MB1_q_b[10]_PORT_A_write_enable = BB1L801;
MB1_q_b[10]_PORT_A_write_enable_reg = DFFE(MB1_q_b[10]_PORT_A_write_enable, MB1_q_b[10]_clock_0, , , );
MB1_q_b[10]_PORT_B_read_enable = VCC;
MB1_q_b[10]_PORT_B_read_enable_reg = DFFE(MB1_q_b[10]_PORT_B_read_enable, MB1_q_b[10]_clock_0, , , );
MB1_q_b[10]_clock_0 = RB1__clk1;
MB1_q_b[10]_PORT_B_data_out = MEMORY(MB1_q_b[10]_PORT_A_data_in_reg, , MB1_q_b[10]_PORT_A_address_reg, MB1_q_b[10]_PORT_B_address_reg, MB1_q_b[10]_PORT_A_write_enable_reg, MB1_q_b[10]_PORT_B_read_enable_reg, , , MB1_q_b[10]_clock_0, , , , , );
MB1_q_b[10] = MB1_q_b[10]_PORT_B_data_out[0];


--MB1_q_b[26] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|altsyncram:fifo_storage|altsyncram_o221:auto_generated|q_b[26]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 32, Port B Logical Depth: 16, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB1_q_b[26]_PORT_A_data_in = BB1L101;
MB1_q_b[26]_PORT_A_data_in_reg = DFFE(MB1_q_b[26]_PORT_A_data_in, MB1_q_b[26]_clock_0, , , );
MB1_q_b[26]_PORT_A_address = BUS(Y8_safe_q[0], Y8_safe_q[1], Y8_safe_q[2], Y8_safe_q[3]);
MB1_q_b[26]_PORT_A_address_reg = DFFE(MB1_q_b[26]_PORT_A_address, MB1_q_b[26]_clock_0, , , );
MB1_q_b[26]_PORT_B_address = BUS(Y7_safe_q[0], Y7_safe_q[1], Y7_safe_q[2], Y7_safe_q[3]);
MB1_q_b[26]_PORT_B_address_reg = DFFE(MB1_q_b[26]_PORT_B_address, MB1_q_b[26]_clock_0, , , );
MB1_q_b[26]_PORT_A_write_enable = BB1L801;
MB1_q_b[26]_PORT_A_write_enable_reg = DFFE(MB1_q_b[26]_PORT_A_write_enable, MB1_q_b[26]_clock_0, , , );
MB1_q_b[26]_PORT_B_read_enable = VCC;
MB1_q_b[26]_PORT_B_read_enable_reg = DFFE(MB1_q_b[26]_PORT_B_read_enable, MB1_q_b[26]_clock_0, , , );
MB1_q_b[26]_clock_0 = RB1__clk1;
MB1_q_b[26]_PORT_B_data_out = MEMORY(MB1_q_b[26]_PORT_A_data_in_reg, , MB1_q_b[26]_PORT_A_address_reg, MB1_q_b[26]_PORT_B_address_reg, MB1_q_b[26]_PORT_A_write_enable_reg, MB1_q_b[26]_PORT_B_read_enable_reg, , , MB1_q_b[26]_clock_0, , , , , );
MB1_q_b[26] = MB1_q_b[26]_PORT_B_data_out[0];


--MB1_q_b[18] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|altsyncram:fifo_storage|altsyncram_o221:auto_generated|q_b[18]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 32, Port B Logical Depth: 16, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB1_q_b[18]_PORT_A_data_in = BB1L39;
MB1_q_b[18]_PORT_A_data_in_reg = DFFE(MB1_q_b[18]_PORT_A_data_in, MB1_q_b[18]_clock_0, , , );
MB1_q_b[18]_PORT_A_address = BUS(Y8_safe_q[0], Y8_safe_q[1], Y8_safe_q[2], Y8_safe_q[3]);
MB1_q_b[18]_PORT_A_address_reg = DFFE(MB1_q_b[18]_PORT_A_address, MB1_q_b[18]_clock_0, , , );
MB1_q_b[18]_PORT_B_address = BUS(Y7_safe_q[0], Y7_safe_q[1], Y7_safe_q[2], Y7_safe_q[3]);
MB1_q_b[18]_PORT_B_address_reg = DFFE(MB1_q_b[18]_PORT_B_address, MB1_q_b[18]_clock_0, , , );
MB1_q_b[18]_PORT_A_write_enable = BB1L801;
MB1_q_b[18]_PORT_A_write_enable_reg = DFFE(MB1_q_b[18]_PORT_A_write_enable, MB1_q_b[18]_clock_0, , , );
MB1_q_b[18]_PORT_B_read_enable = VCC;
MB1_q_b[18]_PORT_B_read_enable_reg = DFFE(MB1_q_b[18]_PORT_B_read_enable, MB1_q_b[18]_clock_0, , , );
MB1_q_b[18]_clock_0 = RB1__clk1;
MB1_q_b[18]_PORT_B_data_out = MEMORY(MB1_q_b[18]_PORT_A_data_in_reg, , MB1_q_b[18]_PORT_A_address_reg, MB1_q_b[18]_PORT_B_address_reg, MB1_q_b[18]_PORT_A_write_enable_reg, MB1_q_b[18]_PORT_B_read_enable_reg, , , MB1_q_b[18]_clock_0, , , , , );
MB1_q_b[18] = MB1_q_b[18]_PORT_B_data_out[0];


--MB1_q_b[2] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|altsyncram:fifo_storage|altsyncram_o221:auto_generated|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 32, Port B Logical Depth: 16, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB1_q_b[2]_PORT_A_data_in = BB1L77;
MB1_q_b[2]_PORT_A_data_in_reg = DFFE(MB1_q_b[2]_PORT_A_data_in, MB1_q_b[2]_clock_0, , , );
MB1_q_b[2]_PORT_A_address = BUS(Y8_safe_q[0], Y8_safe_q[1], Y8_safe_q[2], Y8_safe_q[3]);
MB1_q_b[2]_PORT_A_address_reg = DFFE(MB1_q_b[2]_PORT_A_address, MB1_q_b[2]_clock_0, , , );
MB1_q_b[2]_PORT_B_address = BUS(Y7_safe_q[0], Y7_safe_q[1], Y7_safe_q[2], Y7_safe_q[3]);
MB1_q_b[2]_PORT_B_address_reg = DFFE(MB1_q_b[2]_PORT_B_address, MB1_q_b[2]_clock_0, , , );
MB1_q_b[2]_PORT_A_write_enable = BB1L801;
MB1_q_b[2]_PORT_A_write_enable_reg = DFFE(MB1_q_b[2]_PORT_A_write_enable, MB1_q_b[2]_clock_0, , , );
MB1_q_b[2]_PORT_B_read_enable = VCC;
MB1_q_b[2]_PORT_B_read_enable_reg = DFFE(MB1_q_b[2]_PORT_B_read_enable, MB1_q_b[2]_clock_0, , , );
MB1_q_b[2]_clock_0 = RB1__clk1;
MB1_q_b[2]_PORT_B_data_out = MEMORY(MB1_q_b[2]_PORT_A_data_in_reg, , MB1_q_b[2]_PORT_A_address_reg, MB1_q_b[2]_PORT_B_address_reg, MB1_q_b[2]_PORT_A_write_enable_reg, MB1_q_b[2]_PORT_B_read_enable_reg, , , MB1_q_b[2]_clock_0, , , , , );
MB1_q_b[2] = MB1_q_b[2]_PORT_B_data_out[0];


--GB5L61 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_buffer|reg~126
--operation mode is normal

GB5L61 = L9_count[1] & (MB1_q_b[18] # L9_count[0]) # !L9_count[1] & MB1_q_b[2] & !L9_count[0];


--GB5L71 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_buffer|reg~127
--operation mode is normal

GB5L71 = GB5L61 & (MB1_q_b[26] # !L9_count[0]) # !GB5L61 & MB1_q_b[10] & L9_count[0];


--GB4_reg[17] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[17]
--operation mode is normal

GB4_reg[17]_lut_out = GB4L44 # GB4L54 # GB4L43 & K51_reg_o[17];
GB4_reg[17] = DFFEA(GB4_reg[17]_lut_out, RB1__clk0, rst_n, , BB1L021, , );


--FB2_crc_reg[15] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[15]
--operation mode is normal

FB2_crc_reg[15]_lut_out = FB2_crc_reg[14] & !BB1L66Q;
FB2_crc_reg[15] = DFFEA(FB2_crc_reg[15]_lut_out, RB1__clk0, rst_n, , BB1_crc_ena, , );


--BB1L29 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[17]~677
--operation mode is normal

BB1L29 = BB1L221 & GB4_reg[17] # !BB1L221 & FB2L84 & FB2_crc_reg[15];


--GB4_reg[25] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[25]
--operation mode is normal

GB4_reg[25]_lut_out = GB4L64 # GB4L74 # GB4L43 & K51_reg_o[25];
GB4_reg[25] = DFFEA(GB4_reg[25]_lut_out, RB1__clk0, rst_n, , BB1L021, , );


--FB2_crc_reg[7] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[7]
--operation mode is normal

FB2_crc_reg[7]_lut_out = FB2_crc_reg[6] & !BB1L66Q;
FB2_crc_reg[7] = DFFEA(FB2_crc_reg[7]_lut_out, RB1__clk0, rst_n, , BB1_crc_ena, , );


--BB1L001 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[25]~678
--operation mode is normal

BB1L001 = BB1L221 & GB4_reg[25] # !BB1L221 & FB2L84 & FB2_crc_reg[7];


--GB4_reg[9] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[9]
--operation mode is normal

GB4_reg[9]_lut_out = GB4L84 # GB4L94 # GB4L43 & K51_reg_o[9];
GB4_reg[9] = DFFEA(GB4_reg[9]_lut_out, RB1__clk0, rst_n, , BB1L021, , );


--FB2_crc_reg[23] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[23]
--operation mode is normal

FB2_crc_reg[23]_lut_out = !BB1L66Q & (GB4_reg[0] $ FB2_crc_reg[32] $ FB2_crc_reg[22]);
FB2_crc_reg[23] = DFFEA(FB2_crc_reg[23]_lut_out, RB1__clk0, rst_n, , BB1_crc_ena, , );


--BB1L48 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[9]~679
--operation mode is normal

BB1L48 = BB1L221 & GB4_reg[9] # !BB1L221 & FB2L84 & FB2_crc_reg[23];


--GB4_reg[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[1]
--operation mode is normal

GB4_reg[1]_lut_out = GB4L05 # GB4L15 # GB4L43 & K51_reg_o[1];
GB4_reg[1] = DFFEA(GB4_reg[1]_lut_out, RB1__clk0, rst_n, , BB1L021, , );


--FB2_crc_reg[31] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[31]
--operation mode is normal

FB2_crc_reg[31]_lut_out = FB2_crc_reg[30] & !BB1L66Q;
FB2_crc_reg[31] = DFFEA(FB2_crc_reg[31]_lut_out, RB1__clk0, rst_n, , BB1_crc_ena, , );


--BB1L67 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[1]~680
--operation mode is normal

BB1L67 = BB1L221 & GB4_reg[1] # !BB1L221 & FB2L84 & FB2_crc_reg[31];


--LB1L66 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|next_state.full~45
--operation mode is normal

LB1L66 = Y6_safe_q[1] & LB1L28 & LB1L48 & BB1L701;


--BB1L66Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_pres_state~21
--operation mode is normal

BB1L66Q_lut_out = BB1L421Q & !BB1L56Q;
BB1L66Q = DFFEA(BB1L66Q_lut_out, RB1__clk0, rst_n, , , , );


--BB1L96Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_pres_state~24
--operation mode is normal

BB1L96Q_lut_out = !FB2L84 & BB1L801 & BB1L86Q;
BB1L96Q = DFFEA(BB1L96Q_lut_out, RB1__clk0, rst_n, , , , );


--BB1L46 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_next_state~2
--operation mode is normal

BB1L46 = BB1L66Q # BB1L96Q;


--L8L1 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|count~166
--operation mode is normal

L8L1 = !Y9_safe_q[9] & !Y9_safe_q[3] & !Y9_safe_q[8] & !Y9_safe_q[5];


--L8L2 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|count~167
--operation mode is normal

L8L2 = !Y9_safe_q[12] & !Y9_safe_q[11] & !Y9_safe_q[10] & !Y9_safe_q[4];


--L8L3 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|count~168
--operation mode is normal

L8L3 = !Y9_safe_q[2] & !Y9_safe_q[6];


--L8L4 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|count~169
--operation mode is normal

L8L4 = L8L1 & L8L2 & L8L3 & !Y9_safe_q[7];


--GB4L53 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6011
--operation mode is normal

GB4L53 = BB1L46 & (Y9_safe_q[0] # Y9_safe_q[13] # !L8L4);


--K61_reg_o[16] is dispatch:cmd0|reg:reply1|reg_o[16]
--operation mode is normal

K61_reg_o[16]_lut_out = K41_reg_o[16];
K61_reg_o[16] = DFFEA(K61_reg_o[16]_lut_out, RB1__clk0, rst_n, , , , );


--DB2_q_b[16] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[16]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB2_q_b[16]_PORT_A_data_in = CB1L441;
DB2_q_b[16]_PORT_A_data_in_reg = DFFE(DB2_q_b[16]_PORT_A_data_in, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_A_address = BUS(CB1L38, CB1L48, CB1L58, CB1L68, CB1L78, CB1L88);
DB2_q_b[16]_PORT_A_address_reg = DFFE(DB2_q_b[16]_PORT_A_address, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_B_address = BUS(Y9L13, BB1L1, BB1L2, BB1L4, BB1L5, BB1L6);
DB2_q_b[16]_PORT_B_address_reg = DFFE(DB2_q_b[16]_PORT_B_address, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_A_write_enable = CB1_reply_buf_wren_o;
DB2_q_b[16]_PORT_A_write_enable_reg = DFFE(DB2_q_b[16]_PORT_A_write_enable, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_PORT_B_read_enable = VCC;
DB2_q_b[16]_PORT_B_read_enable_reg = DFFE(DB2_q_b[16]_PORT_B_read_enable, DB2_q_b[16]_clock_0, , , );
DB2_q_b[16]_clock_0 = RB1__clk1;
DB2_q_b[16]_PORT_B_data_out = MEMORY(DB2_q_b[16]_PORT_A_data_in_reg, , DB2_q_b[16]_PORT_A_address_reg, DB2_q_b[16]_PORT_B_address_reg, DB2_q_b[16]_PORT_A_write_enable_reg, DB2_q_b[16]_PORT_B_read_enable_reg, , , DB2_q_b[16]_clock_0, , , , , );
DB2_q_b[16] = DB2_q_b[16]_PORT_B_data_out[0];


--BB1L26 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_input_sel~12
--operation mode is normal

BB1L26 = L8L4 & !Y9_safe_q[1] & !Y9_safe_q[13];


--GB4L63 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6012
--operation mode is normal

GB4L63 = GB4L53 & (BB1L26 & K61_reg_o[16] # !BB1L26 & DB2_q_b[16]);


--GB4L73 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6013
--operation mode is normal

GB4L73 = GB4_reg[17] & !BB1L66Q & !BB1L96Q;


--K51_reg_o[16] is dispatch:cmd0|reg:reply0|reg_o[16]
--operation mode is normal

K51_reg_o[16]_lut_out = K31_reg_o[16];
K51_reg_o[16] = DFFEA(K51_reg_o[16]_lut_out, RB1__clk0, rst_n, , , , );


--BB1L36 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_input_sel~13
--operation mode is normal

BB1L36 = L8L4 & !Y9_safe_q[0] & !Y9_safe_q[13];


--BB1L07Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_pres_state~25
--operation mode is normal

BB1L07Q_lut_out = BB1L801 & FB2L84 & BB1L86Q # !BB1L801 & BB1L07Q;
BB1L07Q = DFFEA(BB1L07Q_lut_out, RB1__clk0, rst_n, , , , );


--BB1L56Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_pres_state~20
--operation mode is normal

BB1L56Q_lut_out = BB1L801 & !BB1L07Q & (BB1L421Q # BB1L56Q) # !BB1L801 & (BB1L421Q # BB1L56Q);
BB1L56Q = DFFEA(BB1L56Q_lut_out, RB1__clk0, rst_n, , , , );


--BB1L021 is dispatch:cmd0|dispatch_reply_transmit:transmitter|reduce_or~22
--operation mode is normal

BB1L021 = !BB1L86Q & !BB1L07Q & BB1L56Q;


--BB1L76Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_pres_state~22
--operation mode is normal

BB1L76Q_lut_out = BB1L66Q # BB1L96Q # BB1L76Q & BB1L901;
BB1L76Q = DFFEA(BB1L76Q_lut_out, RB1__clk0, rst_n, , , , );


--BB1_crc_ena is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_ena
--operation mode is normal

BB1_crc_ena = BB1L66Q # BB1L76Q;


--K52_reg_o[0] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[0]
--operation mode is normal

K52_reg_o[0]_lut_out = K51_reg_o[0];
K52_reg_o[0] = DFFEA(K52_reg_o[0]_lut_out, RB1__clk0, rst_n, , !BB1L321Q, , );


--K52_reg_o[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[1]
--operation mode is normal

K52_reg_o[1]_lut_out = K51_reg_o[1];
K52_reg_o[1] = DFFEA(K52_reg_o[1]_lut_out, RB1__clk0, rst_n, , !BB1L321Q, , );


--K52_reg_o[2] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[2]
--operation mode is normal

K52_reg_o[2]_lut_out = K51_reg_o[2];
K52_reg_o[2] = DFFEA(K52_reg_o[2]_lut_out, RB1__clk0, rst_n, , !BB1L321Q, , );


--K52_reg_o[7] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[7]
--operation mode is normal

K52_reg_o[7]_lut_out = K51_reg_o[7];
K52_reg_o[7] = DFFEA(K52_reg_o[7]_lut_out, RB1__clk0, rst_n, , !BB1L321Q, , );


--K52_reg_o[6] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[6]
--operation mode is normal

K52_reg_o[6]_lut_out = K51_reg_o[6];
K52_reg_o[6] = DFFEA(K52_reg_o[6]_lut_out, RB1__clk0, rst_n, , !BB1L321Q, , );


--K52_reg_o[9] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[9]
--operation mode is normal

K52_reg_o[9]_lut_out = K51_reg_o[9];
K52_reg_o[9] = DFFEA(K52_reg_o[9]_lut_out, RB1__clk0, rst_n, , !BB1L321Q, , );


--K52_reg_o[4] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[4]
--operation mode is normal

K52_reg_o[4]_lut_out = K51_reg_o[4];
K52_reg_o[4] = DFFEA(K52_reg_o[4]_lut_out, RB1__clk0, rst_n, , !BB1L321Q, , );


--K52_reg_o[3] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[3]
--operation mode is normal

K52_reg_o[3]_lut_out = K51_reg_o[3];
K52_reg_o[3] = DFFEA(K52_reg_o[3]_lut_out, RB1__clk0, rst_n, , !BB1L321Q, , );


--K52_reg_o[12] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[12]
--operation mode is normal

K52_reg_o[12]_lut_out = K51_reg_o[12];
K52_reg_o[12] = DFFEA(K52_reg_o[12]_lut_out, RB1__clk0, rst_n, , !BB1L321Q, , );


--K52_reg_o[5] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[5]
--operation mode is normal

K52_reg_o[5]_lut_out = K51_reg_o[5];
K52_reg_o[5] = DFFEA(K52_reg_o[5]_lut_out, RB1__clk0, rst_n, , !BB1L321Q, , );


--K52_reg_o[10] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[10]
--operation mode is normal

K52_reg_o[10]_lut_out = K51_reg_o[10];
K52_reg_o[10] = DFFEA(K52_reg_o[10]_lut_out, RB1__clk0, rst_n, , !BB1L321Q, , );


--K52_reg_o[11] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[11]
--operation mode is normal

K52_reg_o[11]_lut_out = K51_reg_o[11];
K52_reg_o[11] = DFFEA(K52_reg_o[11]_lut_out, RB1__clk0, rst_n, , !BB1L321Q, , );


--K52_reg_o[8] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[8]
--operation mode is normal

K52_reg_o[8]_lut_out = K51_reg_o[8];
K52_reg_o[8] = DFFEA(K52_reg_o[8]_lut_out, RB1__clk0, rst_n, , !BB1L321Q, , );


--LB1L17 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|read_ena~0
--operation mode is normal

LB1L17 = LB1L86Q & JB1L8Q;


--K61_reg_o[24] is dispatch:cmd0|reg:reply1|reg_o[24]
--operation mode is normal

K61_reg_o[24]_lut_out = K41_reg_o[24];
K61_reg_o[24] = DFFEA(K61_reg_o[24]_lut_out, RB1__clk0, rst_n, , , , );


--DB2_q_b[24] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[24]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB2_q_b[24]_PORT_A_data_in = CB1L861;
DB2_q_b[24]_PORT_A_data_in_reg = DFFE(DB2_q_b[24]_PORT_A_data_in, DB2_q_b[24]_clock_0, , , );
DB2_q_b[24]_PORT_A_address = BUS(CB1L38, CB1L48, CB1L58, CB1L68, CB1L78, CB1L88);
DB2_q_b[24]_PORT_A_address_reg = DFFE(DB2_q_b[24]_PORT_A_address, DB2_q_b[24]_clock_0, , , );
DB2_q_b[24]_PORT_B_address = BUS(Y9L13, BB1L1, BB1L2, BB1L4, BB1L5, BB1L6);
DB2_q_b[24]_PORT_B_address_reg = DFFE(DB2_q_b[24]_PORT_B_address, DB2_q_b[24]_clock_0, , , );
DB2_q_b[24]_PORT_A_write_enable = CB1_reply_buf_wren_o;
DB2_q_b[24]_PORT_A_write_enable_reg = DFFE(DB2_q_b[24]_PORT_A_write_enable, DB2_q_b[24]_clock_0, , , );
DB2_q_b[24]_PORT_B_read_enable = VCC;
DB2_q_b[24]_PORT_B_read_enable_reg = DFFE(DB2_q_b[24]_PORT_B_read_enable, DB2_q_b[24]_clock_0, , , );
DB2_q_b[24]_clock_0 = RB1__clk1;
DB2_q_b[24]_PORT_B_data_out = MEMORY(DB2_q_b[24]_PORT_A_data_in_reg, , DB2_q_b[24]_PORT_A_address_reg, DB2_q_b[24]_PORT_B_address_reg, DB2_q_b[24]_PORT_A_write_enable_reg, DB2_q_b[24]_PORT_B_read_enable_reg, , , DB2_q_b[24]_clock_0, , , , , );
DB2_q_b[24] = DB2_q_b[24]_PORT_B_data_out[0];


--GB4L83 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6015
--operation mode is normal

GB4L83 = GB4L53 & (BB1L26 & K61_reg_o[24] # !BB1L26 & DB2_q_b[24]);


--GB4L93 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6016
--operation mode is normal

GB4L93 = GB4_reg[25] & !BB1L66Q & !BB1L96Q;


--K51_reg_o[24] is dispatch:cmd0|reg:reply0|reg_o[24]
--operation mode is normal

K51_reg_o[24]_lut_out = K31_reg_o[24];
K51_reg_o[24] = DFFEA(K51_reg_o[24]_lut_out, RB1__clk0, rst_n, , , , );


--K61_reg_o[8] is dispatch:cmd0|reg:reply1|reg_o[8]
--operation mode is normal

K61_reg_o[8]_lut_out = K41_reg_o[8];
K61_reg_o[8] = DFFEA(K61_reg_o[8]_lut_out, RB1__clk0, rst_n, , , , );


--DB2_q_b[8] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB2_q_b[8]_PORT_A_data_in = CB1L811;
DB2_q_b[8]_PORT_A_data_in_reg = DFFE(DB2_q_b[8]_PORT_A_data_in, DB2_q_b[8]_clock_0, , , );
DB2_q_b[8]_PORT_A_address = BUS(CB1L38, CB1L48, CB1L58, CB1L68, CB1L78, CB1L88);
DB2_q_b[8]_PORT_A_address_reg = DFFE(DB2_q_b[8]_PORT_A_address, DB2_q_b[8]_clock_0, , , );
DB2_q_b[8]_PORT_B_address = BUS(Y9L13, BB1L1, BB1L2, BB1L4, BB1L5, BB1L6);
DB2_q_b[8]_PORT_B_address_reg = DFFE(DB2_q_b[8]_PORT_B_address, DB2_q_b[8]_clock_0, , , );
DB2_q_b[8]_PORT_A_write_enable = CB1_reply_buf_wren_o;
DB2_q_b[8]_PORT_A_write_enable_reg = DFFE(DB2_q_b[8]_PORT_A_write_enable, DB2_q_b[8]_clock_0, , , );
DB2_q_b[8]_PORT_B_read_enable = VCC;
DB2_q_b[8]_PORT_B_read_enable_reg = DFFE(DB2_q_b[8]_PORT_B_read_enable, DB2_q_b[8]_clock_0, , , );
DB2_q_b[8]_clock_0 = RB1__clk1;
DB2_q_b[8]_PORT_B_data_out = MEMORY(DB2_q_b[8]_PORT_A_data_in_reg, , DB2_q_b[8]_PORT_A_address_reg, DB2_q_b[8]_PORT_B_address_reg, DB2_q_b[8]_PORT_A_write_enable_reg, DB2_q_b[8]_PORT_B_read_enable_reg, , , DB2_q_b[8]_clock_0, , , , , );
DB2_q_b[8] = DB2_q_b[8]_PORT_B_data_out[0];


--GB4L04 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6018
--operation mode is normal

GB4L04 = GB4L53 & (BB1L26 & K61_reg_o[8] # !BB1L26 & DB2_q_b[8]);


--GB4L14 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6019
--operation mode is normal

GB4L14 = GB4_reg[9] & !BB1L66Q & !BB1L96Q;


--K51_reg_o[8] is dispatch:cmd0|reg:reply0|reg_o[8]
--operation mode is normal

K51_reg_o[8]_lut_out = K31_reg_o[8] & (K31_reg_o[14] # K31_reg_o[13] # !K31_reg_o[15]);
K51_reg_o[8] = DFFEA(K51_reg_o[8]_lut_out, RB1__clk0, rst_n, , , , );


--K61_reg_o[0] is dispatch:cmd0|reg:reply1|reg_o[0]
--operation mode is normal

K61_reg_o[0]_lut_out = K41_reg_o[0];
K61_reg_o[0] = DFFEA(K61_reg_o[0]_lut_out, RB1__clk0, rst_n, , , , );


--DB2_q_b[0] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB2_q_b[0]_PORT_A_data_in = CB1L29;
DB2_q_b[0]_PORT_A_data_in_reg = DFFE(DB2_q_b[0]_PORT_A_data_in, DB2_q_b[0]_clock_0, , , );
DB2_q_b[0]_PORT_A_address = BUS(CB1L38, CB1L48, CB1L58, CB1L68, CB1L78, CB1L88);
DB2_q_b[0]_PORT_A_address_reg = DFFE(DB2_q_b[0]_PORT_A_address, DB2_q_b[0]_clock_0, , , );
DB2_q_b[0]_PORT_B_address = BUS(Y9L13, BB1L1, BB1L2, BB1L4, BB1L5, BB1L6);
DB2_q_b[0]_PORT_B_address_reg = DFFE(DB2_q_b[0]_PORT_B_address, DB2_q_b[0]_clock_0, , , );
DB2_q_b[0]_PORT_A_write_enable = CB1_reply_buf_wren_o;
DB2_q_b[0]_PORT_A_write_enable_reg = DFFE(DB2_q_b[0]_PORT_A_write_enable, DB2_q_b[0]_clock_0, , , );
DB2_q_b[0]_PORT_B_read_enable = VCC;
DB2_q_b[0]_PORT_B_read_enable_reg = DFFE(DB2_q_b[0]_PORT_B_read_enable, DB2_q_b[0]_clock_0, , , );
DB2_q_b[0]_clock_0 = RB1__clk1;
DB2_q_b[0]_PORT_B_data_out = MEMORY(DB2_q_b[0]_PORT_A_data_in_reg, , DB2_q_b[0]_PORT_A_address_reg, DB2_q_b[0]_PORT_B_address_reg, DB2_q_b[0]_PORT_A_write_enable_reg, DB2_q_b[0]_PORT_B_read_enable_reg, , , DB2_q_b[0]_clock_0, , , , , );
DB2_q_b[0] = DB2_q_b[0]_PORT_B_data_out[0];


--GB4L24 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6021
--operation mode is normal

GB4L24 = GB4L53 & (BB1L26 & K61_reg_o[0] # !BB1L26 & DB2_q_b[0]);


--GB4L34 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6022
--operation mode is normal

GB4L34 = GB4_reg[1] & !BB1L66Q & !BB1L96Q;


--K51_reg_o[0] is dispatch:cmd0|reg:reply0|reg_o[0]
--operation mode is normal

K51_reg_o[0]_lut_out = K31_reg_o[0] & (K31_reg_o[14] # K31_reg_o[13] # !K31_reg_o[15]);
K51_reg_o[0] = DFFEA(K51_reg_o[0]_lut_out, RB1__clk0, rst_n, , , , );


--K12_reg_o[13] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:rx_buffer|reg_o[13]
--operation mode is normal

K12_reg_o[13]_lut_out = K32_reg_o[5];
K12_reg_o[13] = DFFEA(K12_reg_o[13]_lut_out, RB1__clk0, rst_n, , EB1L2, , );


--GB1_reg[14] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[14]
--operation mode is normal

GB1_reg[14]_lut_out = AB1L89Q & K12_reg_o[14] # !AB1L89Q & (AB1L301Q & K12_reg_o[14] # !AB1L301Q & GB1_reg[15]);
GB1_reg[14] = DFFEA(GB1_reg[14]_lut_out, RB1__clk0, rst_n, , AB1_data_shreg_ena, , );


--J1L3 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|mux_en_wren~3
--operation mode is normal

J1L3 = J1L2Q & A1L382;


--K12_reg_o[12] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:rx_buffer|reg_o[12]
--operation mode is normal

K12_reg_o[12]_lut_out = K32_reg_o[4];
K12_reg_o[12] = DFFEA(K12_reg_o[12]_lut_out, RB1__clk0, rst_n, , EB1L2, , );


--K12_reg_o[11] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:rx_buffer|reg_o[11]
--operation mode is normal

K12_reg_o[11]_lut_out = K32_reg_o[3];
K12_reg_o[11] = DFFEA(K12_reg_o[11]_lut_out, RB1__clk0, rst_n, , EB1L2, , );


--K12_reg_o[10] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:rx_buffer|reg_o[10]
--operation mode is normal

K12_reg_o[10]_lut_out = K32_reg_o[2];
K12_reg_o[10] = DFFEA(K12_reg_o[10]_lut_out, RB1__clk0, rst_n, , EB1L2, , );


--K12_reg_o[9] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:rx_buffer|reg_o[9]
--operation mode is normal

K12_reg_o[9]_lut_out = K32_reg_o[1];
K12_reg_o[9] = DFFEA(K12_reg_o[9]_lut_out, RB1__clk0, rst_n, , EB1L2, , );


--K12_reg_o[8] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:rx_buffer|reg_o[8]
--operation mode is normal

K12_reg_o[8]_lut_out = K32_reg_o[0];
K12_reg_o[8] = DFFEA(K12_reg_o[8]_lut_out, RB1__clk0, rst_n, , EB1L2, , );


--K12_reg_o[7] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:rx_buffer|reg_o[7]
--operation mode is normal

K12_reg_o[7]_lut_out = K22_reg_o[7];
K12_reg_o[7] = DFFEA(K12_reg_o[7]_lut_out, RB1__clk0, rst_n, , EB1L2, , );


--K12_reg_o[6] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:rx_buffer|reg_o[6]
--operation mode is normal

K12_reg_o[6]_lut_out = K22_reg_o[6];
K12_reg_o[6] = DFFEA(K12_reg_o[6]_lut_out, RB1__clk0, rst_n, , EB1L2, , );


--GB1_reg[15] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[15]
--operation mode is normal

GB1_reg[15]_lut_out = AB1L89Q & K12_reg_o[15] # !AB1L89Q & (AB1L301Q & K12_reg_o[15] # !AB1L301Q & GB1_reg[16]);
GB1_reg[15] = DFFEA(GB1_reg[15]_lut_out, RB1__clk0, rst_n, , AB1_data_shreg_ena, , );


--AB1L651 is dispatch:cmd0|dispatch_cmd_receive:receiver|temp0_ld~0
--operation mode is normal

AB1L651 = !L4_count & !AB1L831Q;


--K91_reg_o[7] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[7]
--operation mode is normal

K91_reg_o[7]_lut_out = GB1_reg[7];
K91_reg_o[7] = DFFEA(K91_reg_o[7]_lut_out, RB1__clk0, rst_n, , AB1L651, , );


--K91_reg_o[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[2]
--operation mode is normal

K91_reg_o[2]_lut_out = GB1_reg[2];
K91_reg_o[2] = DFFEA(K91_reg_o[2]_lut_out, RB1__clk0, rst_n, , AB1L651, , );


--K91_reg_o[11] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[11]
--operation mode is normal

K91_reg_o[11]_lut_out = GB1_reg[11];
K91_reg_o[11] = DFFEA(K91_reg_o[11]_lut_out, RB1__clk0, rst_n, , AB1L651, , );


--K91_reg_o[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[1]
--operation mode is normal

K91_reg_o[1]_lut_out = GB1_reg[1];
K91_reg_o[1] = DFFEA(K91_reg_o[1]_lut_out, RB1__clk0, rst_n, , AB1L651, , );


--K91_reg_o[8] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[8]
--operation mode is normal

K91_reg_o[8]_lut_out = GB1_reg[8];
K91_reg_o[8] = DFFEA(K91_reg_o[8]_lut_out, RB1__clk0, rst_n, , AB1L651, , );


--K91_reg_o[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[0]
--operation mode is normal

K91_reg_o[0]_lut_out = GB1_reg[0];
K91_reg_o[0] = DFFEA(K91_reg_o[0]_lut_out, RB1__clk0, rst_n, , AB1L651, , );


--K91_reg_o[10] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[10]
--operation mode is normal

K91_reg_o[10]_lut_out = GB1_reg[10];
K91_reg_o[10] = DFFEA(K91_reg_o[10]_lut_out, RB1__clk0, rst_n, , AB1L651, , );


--K91_reg_o[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[4]
--operation mode is normal

K91_reg_o[4]_lut_out = GB1_reg[4];
K91_reg_o[4] = DFFEA(K91_reg_o[4]_lut_out, RB1__clk0, rst_n, , AB1L651, , );


--K91_reg_o[6] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[6]
--operation mode is normal

K91_reg_o[6]_lut_out = GB1_reg[6];
K91_reg_o[6] = DFFEA(K91_reg_o[6]_lut_out, RB1__clk0, rst_n, , AB1L651, , );


--K91_reg_o[12] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[12]
--operation mode is normal

K91_reg_o[12]_lut_out = GB1_reg[12];
K91_reg_o[12] = DFFEA(K91_reg_o[12]_lut_out, RB1__clk0, rst_n, , AB1L651, , );


--K91_reg_o[9] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[9]
--operation mode is normal

K91_reg_o[9]_lut_out = GB1_reg[9];
K91_reg_o[9] = DFFEA(K91_reg_o[9]_lut_out, RB1__clk0, rst_n, , AB1L651, , );


--K91_reg_o[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[5]
--operation mode is normal

K91_reg_o[5]_lut_out = GB1_reg[5];
K91_reg_o[5] = DFFEA(K91_reg_o[5]_lut_out, RB1__clk0, rst_n, , AB1L651, , );


--K91_reg_o[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[3]
--operation mode is normal

K91_reg_o[3]_lut_out = GB1_reg[3];
K91_reg_o[3] = DFFEA(K91_reg_o[3]_lut_out, RB1__clk0, rst_n, , AB1L651, , );


--AB1_crc_ena is dispatch:cmd0|dispatch_cmd_receive:receiver|crc_ena
--operation mode is normal

AB1_crc_ena = AB1L89Q # AB1L99Q;


--L2_count[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|count[4]
--operation mode is normal

L2_count[4]_lut_out = L2L9 & !AB1L89Q & !AB1L301Q & !L2_count[5];
L2_count[4] = DFFEA(L2_count[4]_lut_out, RB1__clk0, rst_n, , , , );


--L2_count[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|count[3]
--operation mode is normal

L2_count[3]_lut_out = L2L7 & !AB1L89Q & !AB1L301Q & !L2_count[5];
L2_count[3] = DFFEA(L2_count[3]_lut_out, RB1__clk0, rst_n, , , , );


--L2_count[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|count[2]
--operation mode is normal

L2_count[2]_lut_out = L2L5 & !AB1L89Q & !AB1L301Q & !L2_count[5];
L2_count[2] = DFFEA(L2_count[2]_lut_out, RB1__clk0, rst_n, , , , );


--L2_count[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|count[5]
--operation mode is normal

L2_count[5]_lut_out = !AB1L89Q & !AB1L301Q & (L2L11 # L2_count[5]);
L2_count[5] = DFFEA(L2_count[5]_lut_out, RB1__clk0, rst_n, , , , );


--AB1L011 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~361
--operation mode is normal

AB1L011 = L2_count[4] & L2_count[3] & L2_count[2] & !L2_count[5];


--L2_count[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|count[1]
--operation mode is normal

L2_count[1]_lut_out = L2L3 & !AB1L89Q & !AB1L301Q & !L2_count[5];
L2_count[1] = DFFEA(L2_count[1]_lut_out, RB1__clk0, rst_n, , , , );


--L2_count[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|count[0]
--operation mode is normal

L2_count[0]_lut_out = L2L1 & !AB1L89Q & !AB1L301Q & !L2_count[5];
L2_count[0] = DFFEA(L2_count[0]_lut_out, RB1__clk0, rst_n, , , , );


--K02_reg_o[26] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[26]
--operation mode is normal

K02_reg_o[26]_lut_out = GB1_reg[26];
K02_reg_o[26] = DFFEA(K02_reg_o[26]_lut_out, RB1__clk0, rst_n, , AB1L751, , );


--K02_reg_o[25] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[25]
--operation mode is normal

K02_reg_o[25]_lut_out = GB1_reg[25];
K02_reg_o[25] = DFFEA(K02_reg_o[25]_lut_out, RB1__clk0, rst_n, , AB1L751, , );


--K02_reg_o[24] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[24]
--operation mode is normal

K02_reg_o[24]_lut_out = GB1_reg[24];
K02_reg_o[24] = DFFEA(K02_reg_o[24]_lut_out, RB1__clk0, rst_n, , AB1L751, , );


--AB1L39 is dispatch:cmd0|dispatch_cmd_receive:receiver|cmd_valid~98
--operation mode is normal

AB1L39 = K02_reg_o[26] & (K02_reg_o[25] $ K02_reg_o[24]) # !K02_reg_o[26] & K02_reg_o[25] & !K02_reg_o[24];


--K02_reg_o[27] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[27]
--operation mode is normal

K02_reg_o[27]_lut_out = GB1_reg[27];
K02_reg_o[27] = DFFEA(K02_reg_o[27]_lut_out, RB1__clk0, rst_n, , AB1L751, , );


--K02_reg_o[30] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[30]
--operation mode is normal

K02_reg_o[30]_lut_out = GB1_reg[30];
K02_reg_o[30] = DFFEA(K02_reg_o[30]_lut_out, RB1__clk0, rst_n, , AB1L751, , );


--K02_reg_o[29] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[29]
--operation mode is normal

K02_reg_o[29]_lut_out = GB1_reg[29];
K02_reg_o[29] = DFFEA(K02_reg_o[29]_lut_out, RB1__clk0, rst_n, , AB1L751, , );


--K02_reg_o[28] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[28]
--operation mode is normal

K02_reg_o[28]_lut_out = GB1_reg[28];
K02_reg_o[28] = DFFEA(K02_reg_o[28]_lut_out, RB1__clk0, rst_n, , AB1L751, , );


--AB1L49 is dispatch:cmd0|dispatch_cmd_receive:receiver|cmd_valid~99
--operation mode is normal

AB1L49 = K02_reg_o[27] & !K02_reg_o[30] & !K02_reg_o[29] & !K02_reg_o[28];


--K02_reg_o[31] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[31]
--operation mode is normal

K02_reg_o[31]_lut_out = GB1_reg[31];
K02_reg_o[31] = DFFEA(K02_reg_o[31]_lut_out, RB1__clk0, rst_n, , AB1L751, , );


--AB1L231 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_next_state.rx_data~36
--operation mode is normal

AB1L231 = AB1L441Q & AB1L39 & AB1L49 & !K02_reg_o[31];


--AB1L331 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_next_state.rx_data~37
--operation mode is normal

AB1L331 = K91_reg_o[15] & !K91_reg_o[14] & !K91_reg_o[13];


--AB1L131 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_next_state.rx_crc~56
--operation mode is normal

AB1L131 = AB1L041Q & (AB1L231 & !AB1L331 # !AB1L001Q) # !AB1L041Q & AB1L231 & !AB1L331;


--AB1L03 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~18
--operation mode is arithmetic

AB1L03_carry_eqn = AB1L92;
AB1L03 = AB1L03_carry_eqn $ (AB1L701 & K91_reg_o[2]);

--AB1L13 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~18COUT
--operation mode is arithmetic

AB1L13 = CARRY(AB1L701 & K91_reg_o[2] # !AB1L92);


--AB1L24 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~24
--operation mode is arithmetic

AB1L24_carry_eqn = AB1L14;
AB1L24 = AB1L24_carry_eqn $ (AB1L701 & K91_reg_o[8]);

--AB1L34 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~24COUT
--operation mode is arithmetic

AB1L34 = CARRY(AB1L701 & K91_reg_o[8] # !AB1L14);


--AB1L111 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~362
--operation mode is normal

AB1L111 = Y4_safe_q[2] & (Y4_safe_q[8] $ AB1L24 # !AB1L03) # !Y4_safe_q[2] & (AB1L03 # Y4_safe_q[8] $ AB1L24);


--AB1L62 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~16
--operation mode is arithmetic

AB1L62 = !AB1L701 # !K91_reg_o[0];

--AB1L72 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~16COUT
--operation mode is arithmetic

AB1L72 = CARRY(K91_reg_o[0] & AB1L701);


--AB1L44 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~25
--operation mode is arithmetic

AB1L44_carry_eqn = AB1L34;
AB1L44 = AB1L44_carry_eqn $ (!K91_reg_o[9] # !AB1L701);

--AB1L54 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~25COUT
--operation mode is arithmetic

AB1L54 = CARRY(!AB1L34 & (!K91_reg_o[9] # !AB1L701));


--AB1L211 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~363
--operation mode is normal

AB1L211 = Y4_safe_q[0] & (Y4_safe_q[9] $ AB1L44 # !AB1L62) # !Y4_safe_q[0] & (AB1L62 # Y4_safe_q[9] $ AB1L44);


--AB1L82 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~17
--operation mode is arithmetic

AB1L82_carry_eqn = AB1L72;
AB1L82 = AB1L82_carry_eqn $ (!K91_reg_o[1] # !AB1L701);

--AB1L92 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~17COUT
--operation mode is arithmetic

AB1L92 = CARRY(!AB1L72 & (!K91_reg_o[1] # !AB1L701));


--AB1L63 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~21
--operation mode is arithmetic

AB1L63_carry_eqn = AB1L53;
AB1L63 = AB1L63_carry_eqn $ (!K91_reg_o[5] # !AB1L701);

--AB1L73 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~21COUT
--operation mode is arithmetic

AB1L73 = CARRY(!AB1L53 & (!K91_reg_o[5] # !AB1L701));


--AB1L311 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~364
--operation mode is normal

AB1L311 = Y4_safe_q[1] & (Y4_safe_q[5] $ AB1L63 # !AB1L82) # !Y4_safe_q[1] & (AB1L82 # Y4_safe_q[5] $ AB1L63);


--AB1L23 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~19
--operation mode is arithmetic

AB1L23_carry_eqn = AB1L13;
AB1L23 = AB1L23_carry_eqn $ (!K91_reg_o[3] # !AB1L701);

--AB1L33 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~19COUT
--operation mode is arithmetic

AB1L33 = CARRY(!AB1L13 & (!K91_reg_o[3] # !AB1L701));


--AB1L64 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~26
--operation mode is arithmetic

AB1L64_carry_eqn = AB1L54;
AB1L64 = AB1L64_carry_eqn $ (AB1L701 & K91_reg_o[10]);

--AB1L74 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~26COUT
--operation mode is arithmetic

AB1L74 = CARRY(AB1L701 & K91_reg_o[10] # !AB1L54);


--AB1L411 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~365
--operation mode is normal

AB1L411 = Y4_safe_q[3] & (Y4_safe_q[10] $ AB1L64 # !AB1L23) # !Y4_safe_q[3] & (AB1L23 # Y4_safe_q[10] $ AB1L64);


--AB1L511 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~366
--operation mode is normal

AB1L511 = AB1L111 # AB1L211 # AB1L311 # AB1L411;


--AB1L05 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~28
--operation mode is arithmetic

AB1L05_carry_eqn = AB1L94;
AB1L05 = AB1L05_carry_eqn $ (AB1L701 & K91_reg_o[12]);

--AB1L15 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~28COUT
--operation mode is arithmetic

AB1L15 = CARRY(AB1L701 & K91_reg_o[12] # !AB1L94);


--AB1L84 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~27
--operation mode is arithmetic

AB1L84_carry_eqn = AB1L74;
AB1L84 = AB1L84_carry_eqn $ (!K91_reg_o[11] # !AB1L701);

--AB1L94 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~27COUT
--operation mode is arithmetic

AB1L94 = CARRY(!AB1L74 & (!K91_reg_o[11] # !AB1L701));


--AB1L611 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~367
--operation mode is normal

AB1L611 = Y4_safe_q[12] & (Y4_safe_q[11] $ AB1L84 # !AB1L05) # !Y4_safe_q[12] & (AB1L05 # Y4_safe_q[11] $ AB1L84);


--AB1L43 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~20
--operation mode is arithmetic

AB1L43_carry_eqn = AB1L33;
AB1L43 = AB1L43_carry_eqn $ (AB1L701 & K91_reg_o[4]);

--AB1L53 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~20COUT
--operation mode is arithmetic

AB1L53 = CARRY(AB1L701 & K91_reg_o[4] # !AB1L33);


--AB1L04 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~23
--operation mode is arithmetic

AB1L04_carry_eqn = AB1L93;
AB1L04 = AB1L04_carry_eqn $ (!K91_reg_o[7] # !AB1L701);

--AB1L14 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~23COUT
--operation mode is arithmetic

AB1L14 = CARRY(!AB1L93 & (!K91_reg_o[7] # !AB1L701));


--AB1L711 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~368
--operation mode is normal

AB1L711 = Y4_safe_q[4] & (Y4_safe_q[7] $ AB1L04 # !AB1L43) # !Y4_safe_q[4] & (AB1L43 # Y4_safe_q[7] $ AB1L04);


--AB1L25 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~29
--operation mode is arithmetic

AB1L25_carry_eqn = AB1L15;
AB1L25 = !AB1L25_carry_eqn;

--AB1L35 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~29COUT
--operation mode is arithmetic

AB1L35 = CARRY(!AB1L15);


--AB1L45 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~30
--operation mode is normal

AB1L45_carry_eqn = AB1L35;
AB1L45 = AB1L45_carry_eqn;


--AB1L83 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~22
--operation mode is arithmetic

AB1L83_carry_eqn = AB1L73;
AB1L83 = AB1L83_carry_eqn $ (AB1L701 & K91_reg_o[6]);

--AB1L93 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~22COUT
--operation mode is arithmetic

AB1L93 = CARRY(AB1L701 & K91_reg_o[6] # !AB1L73);


--AB1L811 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~369
--operation mode is normal

AB1L811 = AB1L25 # AB1L45 # Y4_safe_q[6] $ AB1L83;


--AB1L801 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~8
--operation mode is normal

AB1L801 = AB1L511 # AB1L611 # AB1L711 # AB1L811;


--K12_reg_o[16] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:rx_buffer|reg_o[16]
--operation mode is normal

K12_reg_o[16]_lut_out = K42_reg_o[0];
K12_reg_o[16] = DFFEA(K12_reg_o[16]_lut_out, RB1__clk0, rst_n, , EB1L2, , );


--AB1L141Q is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~23
--operation mode is normal

AB1L141Q_lut_out = AB1L001Q & !AB1L831Q;
AB1L141Q = DFFEA(AB1L141Q_lut_out, RB1__clk0, rst_n, , , , );


--AB1L631 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_next_state.rx_hdr~18
--operation mode is normal

AB1L631 = AB1L741Q # AB1L841Q # !AB1L001Q & !AB1L831Q;


--AB1L531 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_next_state.rx_hdr~4
--operation mode is normal

AB1L531 = AB1L141Q & !L4_count;


--AB1L701 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~3
--operation mode is normal

AB1L701 = K91_reg_o[15] # K91_reg_o[14] # K91_reg_o[13];


--AB1L941 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_stateNS~17
--operation mode is normal

AB1L941 = Y4_safe_q[4] $ (K91_reg_o[4] & AB1L701);


--AB1L911 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~370
--operation mode is normal

AB1L911 = AB1L941 # Y4_safe_q[10] $ (K91_reg_o[10] & AB1L701);


--AB1L351 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_stateNS~22
--operation mode is normal

AB1L351 = Y4_safe_q[9] $ (K91_reg_o[9] & AB1L701);


--AB1L021 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~371
--operation mode is normal

AB1L021 = AB1L351 # Y4_safe_q[1] $ (K91_reg_o[1] & AB1L701);


--AB1L251 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_stateNS~21
--operation mode is normal

AB1L251 = Y4_safe_q[8] $ (K91_reg_o[8] & AB1L701);


--AB1L121 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~372
--operation mode is normal

AB1L121 = AB1L251 # Y4_safe_q[3] $ (K91_reg_o[3] & AB1L701);


--AB1L051 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_stateNS~18
--operation mode is normal

AB1L051 = Y4_safe_q[5] $ (K91_reg_o[5] & AB1L701);


--AB1L221 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~373
--operation mode is normal

AB1L221 = AB1L051 # Y4_safe_q[0] $ (K91_reg_o[0] & AB1L701);


--AB1L321 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~374
--operation mode is normal

AB1L321 = AB1L911 # AB1L021 # AB1L121 # AB1L221;


--AB1L151 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_stateNS~19
--operation mode is normal

AB1L151 = Y4_safe_q[6] $ (K91_reg_o[6] & AB1L701);


--AB1L421 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~375
--operation mode is normal

AB1L421 = AB1L151 # Y4_safe_q[7] $ (K91_reg_o[7] & AB1L701);


--AB1L451 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_stateNS~24
--operation mode is normal

AB1L451 = Y4_safe_q[11] $ (K91_reg_o[11] & AB1L701);


--AB1L521 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~376
--operation mode is normal

AB1L521 = AB1L451 # Y4_safe_q[2] $ (K91_reg_o[2] & AB1L701);


--AB1L551 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_stateNS~25
--operation mode is normal

AB1L551 = Y4_safe_q[12] $ (K91_reg_o[12] & AB1L701);


--AB1L901 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~9
--operation mode is normal

AB1L901 = AB1L321 # AB1L421 # AB1L521 # AB1L551;


--C1L6Q is dispatch:cmd0|pres_state~23
--operation mode is normal

C1L6Q_lut_out = C1L2 # CB1L47Q & !CB1L57Q & C1L5Q;
C1L6Q = DFFEA(C1L6Q_lut_out, RB1__clk0, rst_n, , , , );


--BB1L721Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|tx_pres_state~24
--operation mode is normal

BB1L721Q_lut_out = !BB1L221;
BB1L721Q = DFFEA(BB1L721Q_lut_out, RB1__clk0, rst_n, , , , );


--K12_reg_o[18] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:rx_buffer|reg_o[18]
--operation mode is normal

K12_reg_o[18]_lut_out = K42_reg_o[2];
K12_reg_o[18] = DFFEA(K12_reg_o[18]_lut_out, RB1__clk0, rst_n, , EB1L2, , );


--K12_reg_o[22] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:rx_buffer|reg_o[22]
--operation mode is normal

K12_reg_o[22]_lut_out = K42_reg_o[6];
K12_reg_o[22] = DFFEA(K12_reg_o[22]_lut_out, RB1__clk0, rst_n, , EB1L2, , );


--K12_reg_o[19] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:rx_buffer|reg_o[19]
--operation mode is normal

K12_reg_o[19]_lut_out = K42_reg_o[3];
K12_reg_o[19] = DFFEA(K12_reg_o[19]_lut_out, RB1__clk0, rst_n, , EB1L2, , );


--K12_reg_o[23] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:rx_buffer|reg_o[23]
--operation mode is normal

K12_reg_o[23]_lut_out = K42_reg_o[7];
K12_reg_o[23] = DFFEA(K12_reg_o[23]_lut_out, RB1__clk0, rst_n, , EB1L2, , );


--GB1_reg[24] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[24]
--operation mode is normal

GB1_reg[24]_lut_out = AB1L89Q & K12_reg_o[24] # !AB1L89Q & (AB1L301Q & K12_reg_o[24] # !AB1L301Q & GB1_reg[25]);
GB1_reg[24] = DFFEA(GB1_reg[24]_lut_out, RB1__clk0, rst_n, , AB1_data_shreg_ena, , );


--K12_reg_o[20] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:rx_buffer|reg_o[20]
--operation mode is normal

K12_reg_o[20]_lut_out = K42_reg_o[4];
K12_reg_o[20] = DFFEA(K12_reg_o[20]_lut_out, RB1__clk0, rst_n, , EB1L2, , );


--K12_reg_o[21] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:rx_buffer|reg_o[21]
--operation mode is normal

K12_reg_o[21]_lut_out = K42_reg_o[5];
K12_reg_o[21] = DFFEA(K12_reg_o[21]_lut_out, RB1__clk0, rst_n, , EB1L2, , );


--K12_reg_o[17] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:rx_buffer|reg_o[17]
--operation mode is normal

K12_reg_o[17]_lut_out = K42_reg_o[1];
K12_reg_o[17] = DFFEA(K12_reg_o[17]_lut_out, RB1__clk0, rst_n, , EB1L2, , );


--V1L21 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|process5~13
--operation mode is normal

V1L21 = AMPP_FUNCTION(VB1_state[5], G1L62, SB1_Q[3], G1_jtag_debug_mode_usr1);


--V1_ir_loaded_address_reg[2] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]
--operation mode is normal

V1_ir_loaded_address_reg[2] = AMPP_FUNCTION(!A1L5, Y1_safe_q[2], !SB1_Q[0], V1L21);


--SB6_Q[4] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]
--operation mode is normal

SB6_Q[4] = AMPP_FUNCTION(!A1L5, SB6_Q[4], V1_ir_loaded_address_reg[3], SB6_Q[5], G1L61, !G1L2, VB1_state[4], G1_IRSR_ENA);


--VB1_state[9] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[9]
--operation mode is normal

VB1_state[9] = AMPP_FUNCTION(!A1L5, VB1_state[2], A1L7, VCC);


--VB1_tms_cnt[2] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[2]
--operation mode is normal

VB1_tms_cnt[2] = AMPP_FUNCTION(!A1L5, VB1_tms_cnt[2], VB1_tms_cnt[1], VB1_tms_cnt[0], A1L7, VCC);


--VB1_tms_cnt[1] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1]
--operation mode is normal

VB1_tms_cnt[1] = AMPP_FUNCTION(!A1L5, VB1_tms_cnt[1], VB1_tms_cnt[0], A1L7, VCC);


--VB1_tms_cnt[0] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0]
--operation mode is normal

VB1_tms_cnt[0] = AMPP_FUNCTION(!A1L5, A1L7, VB1_tms_cnt[0], VCC);


--VB1L91 is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~472
--operation mode is normal

VB1L91 = AMPP_FUNCTION(VB1_tms_cnt[2], VB1_tms_cnt[1], VB1_tms_cnt[0]);


--VB1_state[14] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[14]
--operation mode is normal

VB1_state[14] = AMPP_FUNCTION(!A1L5, VB1_state[13], A1L7, VCC);


--V1_ir_loaded_address_reg[0] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]
--operation mode is normal

V1_ir_loaded_address_reg[0] = AMPP_FUNCTION(!A1L5, Y1_safe_q[0], !SB1_Q[0], V1L21);


--AB1L431 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_next_state.rx_data~38
--operation mode is normal

AB1L431 = AB1L331 & (AB1L231 # AB1L931Q & !AB1L001Q) # !AB1L331 & AB1L931Q & !AB1L001Q;


--K22_reg_o[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:temp_byte0|reg_o[0]
--operation mode is normal

K22_reg_o[0]_lut_out = HB1L1;
K22_reg_o[0] = DFFEA(K22_reg_o[0]_lut_out, RB1__clk0, rst_n, , EB1L21, , );


--EB1L8Q is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|pres_state~22
--operation mode is normal

EB1L8Q_lut_out = HB1L21Q & EB1L7Q;
EB1L8Q = DFFEA(EB1L8Q_lut_out, RB1__clk0, rst_n, , , , );


--L5_count[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:byte_counter|count[1]
--operation mode is normal

L5_count[1]_lut_out = EB1L6Q & (L5_count[1] # L5_count[0]);
L5_count[1] = DFFEA(L5_count[1]_lut_out, RB1__clk0, rst_n, , EB1_byte_count_ena, , );


--L5_count[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:byte_counter|count[0]
--operation mode is normal

L5_count[0]_lut_out = EB1L6Q & (L5_count[1] # !L5_count[0]);
L5_count[0] = DFFEA(L5_count[0]_lut_out, RB1__clk0, rst_n, , EB1_byte_count_ena, , );


--EB1L2 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|data_out_ld~0
--operation mode is normal

EB1L2 = EB1L8Q & L5_count[1] & L5_count[0];


--EB1L01Q is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|pres_state~24
--operation mode is normal

EB1L01Q_lut_out = EB1L3 & (EB1L9Q # EB1L01Q & EB1L4) # !EB1L3 & EB1L01Q & EB1L4;
EB1L01Q = DFFEA(EB1L01Q_lut_out, RB1__clk0, rst_n, , , , );


--AB1L101Q is dispatch:cmd0|dispatch_cmd_receive:receiver|crc_pres_state~24
--operation mode is normal

AB1L101Q_lut_out = AB1L101Q & (AB1L031 # !EB1L01Q) # !AB1L101Q & AB1L031 & EB1L01Q & !AB1L79Q;
AB1L101Q = DFFEA(AB1L101Q_lut_out, RB1__clk0, rst_n, , , , );


--AB1L79Q is dispatch:cmd0|dispatch_cmd_receive:receiver|crc_pres_state~20
--operation mode is normal

AB1L79Q_lut_out = AB1L201Q & FB1L84 & (AB1L79Q # EB1L01Q) # !AB1L201Q & (AB1L79Q # EB1L01Q);
AB1L79Q = DFFEA(AB1L79Q_lut_out, RB1__clk0, rst_n, , , , );


--AB1L621 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~377
--operation mode is normal

AB1L621 = K12_reg_o[16] # K12_reg_o[18] # K12_reg_o[22] # !K12_reg_o[17];


--AB1L721 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~378
--operation mode is normal

AB1L721 = K12_reg_o[20] # !K12_reg_o[21] # !K12_reg_o[23] # !K12_reg_o[19];


--K12_reg_o[30] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:rx_buffer|reg_o[30]
--operation mode is normal

K12_reg_o[30]_lut_out = HB1L7;
K12_reg_o[30] = DFFEA(K12_reg_o[30]_lut_out, RB1__clk0, rst_n, , EB1L2, , );


--K12_reg_o[28] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:rx_buffer|reg_o[28]
--operation mode is normal

K12_reg_o[28]_lut_out = HB1L5;
K12_reg_o[28] = DFFEA(K12_reg_o[28]_lut_out, RB1__clk0, rst_n, , EB1L2, , );


--K12_reg_o[29] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:rx_buffer|reg_o[29]
--operation mode is normal

K12_reg_o[29]_lut_out = HB1L6;
K12_reg_o[29] = DFFEA(K12_reg_o[29]_lut_out, RB1__clk0, rst_n, , EB1L2, , );


--K12_reg_o[27] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:rx_buffer|reg_o[27]
--operation mode is normal

K12_reg_o[27]_lut_out = HB1L4;
K12_reg_o[27] = DFFEA(K12_reg_o[27]_lut_out, RB1__clk0, rst_n, , EB1L2, , );


--AB1L821 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~379
--operation mode is normal

AB1L821 = K12_reg_o[30] # K12_reg_o[28] # !K12_reg_o[27] # !K12_reg_o[29];


--K12_reg_o[26] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:rx_buffer|reg_o[26]
--operation mode is normal

K12_reg_o[26]_lut_out = HB1L3;
K12_reg_o[26] = DFFEA(K12_reg_o[26]_lut_out, RB1__clk0, rst_n, , EB1L2, , );


--K12_reg_o[24] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:rx_buffer|reg_o[24]
--operation mode is normal

K12_reg_o[24]_lut_out = HB1L1;
K12_reg_o[24] = DFFEA(K12_reg_o[24]_lut_out, RB1__clk0, rst_n, , EB1L2, , );


--K12_reg_o[25] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:rx_buffer|reg_o[25]
--operation mode is normal

K12_reg_o[25]_lut_out = HB1L2;
K12_reg_o[25] = DFFEA(K12_reg_o[25]_lut_out, RB1__clk0, rst_n, , EB1L2, , );


--K12_reg_o[31] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:rx_buffer|reg_o[31]
--operation mode is normal

K12_reg_o[31]_lut_out = HB1L8;
K12_reg_o[31] = DFFEA(K12_reg_o[31]_lut_out, RB1__clk0, rst_n, , EB1L2, , );


--AB1L921 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~380
--operation mode is normal

AB1L921 = K12_reg_o[26] # K12_reg_o[24] # !K12_reg_o[31] # !K12_reg_o[25];


--AB1L031 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~381
--operation mode is normal

AB1L031 = AB1L621 # AB1L721 # AB1L821 # AB1L921;


--AB1L201Q is dispatch:cmd0|dispatch_cmd_receive:receiver|crc_pres_state~25
--operation mode is normal

AB1L201Q_lut_out = AB1L001Q # AB1L201Q & FB1L84 & !EB1L01Q;
AB1L201Q = DFFEA(AB1L201Q_lut_out, RB1__clk0, rst_n, , , , );


--AB1L1 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~3
--operation mode is arithmetic

AB1L1 = !K81_reg_o[0];

--AB1L2 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~3COUT
--operation mode is arithmetic

AB1L2 = CARRY(K81_reg_o[0]);


--Y3_safe_q[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[5]
--operation mode is arithmetic

Y3_safe_q[5]_carry_eqn = Y3L11;
Y3_safe_q[5]_lut_out = Y3_safe_q[5] $ Y3_safe_q[5]_carry_eqn;
Y3_safe_q[5]_reg_input = !AB1L89Q & Y3_safe_q[5]_lut_out;
Y3_safe_q[5] = DFFEA(Y3_safe_q[5]_reg_input, RB1__clk0, rst_n, , AB1_crc_ena, , );

--Y3L31 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

Y3L31 = CARRY(!Y3L11 # !Y3_safe_q[5]);


--AB1L3 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~4
--operation mode is arithmetic

AB1L3_carry_eqn = AB1L2;
AB1L3 = K81_reg_o[1] $ !AB1L3_carry_eqn;

--AB1L4 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~4COUT
--operation mode is arithmetic

AB1L4 = CARRY(!K81_reg_o[1] & !AB1L2);


--Y3_safe_q[6] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[6]
--operation mode is arithmetic

Y3_safe_q[6]_carry_eqn = Y3L31;
Y3_safe_q[6]_lut_out = Y3_safe_q[6] $ !Y3_safe_q[6]_carry_eqn;
Y3_safe_q[6]_reg_input = !AB1L89Q & Y3_safe_q[6]_lut_out;
Y3_safe_q[6] = DFFEA(Y3_safe_q[6]_reg_input, RB1__clk0, rst_n, , AB1_crc_ena, , );

--Y3L51 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

Y3L51 = CARRY(Y3_safe_q[6] & !Y3L31);


--FB1L43 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~357
--operation mode is normal

FB1L43 = AB1L1 & (AB1L3 $ Y3_safe_q[6] # !Y3_safe_q[5]) # !AB1L1 & (Y3_safe_q[5] # AB1L3 $ Y3_safe_q[6]);


--AB1L5 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~5
--operation mode is arithmetic

AB1L5_carry_eqn = AB1L4;
AB1L5 = K81_reg_o[2] $ !AB1L5_carry_eqn;

--AB1L6 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~5COUT
--operation mode is arithmetic

AB1L6 = CARRY(K81_reg_o[2] & !AB1L4);


--Y3_safe_q[7] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[7]
--operation mode is arithmetic

Y3_safe_q[7]_carry_eqn = Y3L51;
Y3_safe_q[7]_lut_out = Y3_safe_q[7] $ Y3_safe_q[7]_carry_eqn;
Y3_safe_q[7]_reg_input = !AB1L89Q & Y3_safe_q[7]_lut_out;
Y3_safe_q[7] = DFFEA(Y3_safe_q[7]_reg_input, RB1__clk0, rst_n, , AB1_crc_ena, , );

--Y3L71 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[7]~COUT
--operation mode is arithmetic

Y3L71 = CARRY(!Y3L51 # !Y3_safe_q[7]);


--AB1L51 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~10
--operation mode is arithmetic

AB1L51_carry_eqn = AB1L41;
AB1L51 = K81_reg_o[7] $ AB1L51_carry_eqn;

--AB1L61 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~10COUT
--operation mode is arithmetic

AB1L61 = CARRY(!AB1L41 # !K81_reg_o[7]);


--Y3_safe_q[12] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[12]
--operation mode is arithmetic

Y3_safe_q[12]_carry_eqn = Y3L52;
Y3_safe_q[12]_lut_out = Y3_safe_q[12] $ !Y3_safe_q[12]_carry_eqn;
Y3_safe_q[12]_reg_input = !AB1L89Q & Y3_safe_q[12]_lut_out;
Y3_safe_q[12] = DFFEA(Y3_safe_q[12]_reg_input, RB1__clk0, rst_n, , AB1_crc_ena, , );

--Y3L72 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[12]~COUT
--operation mode is arithmetic

Y3L72 = CARRY(Y3_safe_q[12] & !Y3L52);


--FB1L53 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~358
--operation mode is normal

FB1L53 = AB1L5 & (AB1L51 $ Y3_safe_q[12] # !Y3_safe_q[7]) # !AB1L5 & (Y3_safe_q[7] # AB1L51 $ Y3_safe_q[12]);


--AB1L31 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~9
--operation mode is arithmetic

AB1L31_carry_eqn = AB1L21;
AB1L31 = K81_reg_o[6] $ !AB1L31_carry_eqn;

--AB1L41 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~9COUT
--operation mode is arithmetic

AB1L41 = CARRY(K81_reg_o[6] & !AB1L21);


--Y3_safe_q[11] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[11]
--operation mode is arithmetic

Y3_safe_q[11]_carry_eqn = Y3L32;
Y3_safe_q[11]_lut_out = Y3_safe_q[11] $ Y3_safe_q[11]_carry_eqn;
Y3_safe_q[11]_reg_input = !AB1L89Q & Y3_safe_q[11]_lut_out;
Y3_safe_q[11] = DFFEA(Y3_safe_q[11]_reg_input, RB1__clk0, rst_n, , AB1_crc_ena, , );

--Y3L52 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[11]~COUT
--operation mode is arithmetic

Y3L52 = CARRY(!Y3L32 # !Y3_safe_q[11]);


--AB1L91 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~12
--operation mode is arithmetic

AB1L91_carry_eqn = AB1L81;
AB1L91 = K81_reg_o[9] $ AB1L91_carry_eqn;

--AB1L02 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~12COUT
--operation mode is arithmetic

AB1L02 = CARRY(!AB1L81 # !K81_reg_o[9]);


--Y3_safe_q[14] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[14]
--operation mode is arithmetic

Y3_safe_q[14]_carry_eqn = Y3L92;
Y3_safe_q[14]_lut_out = Y3_safe_q[14] $ !Y3_safe_q[14]_carry_eqn;
Y3_safe_q[14]_reg_input = !AB1L89Q & Y3_safe_q[14]_lut_out;
Y3_safe_q[14] = DFFEA(Y3_safe_q[14]_reg_input, RB1__clk0, rst_n, , AB1_crc_ena, , );

--Y3L13 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[14]~COUT
--operation mode is arithmetic

Y3L13 = CARRY(Y3_safe_q[14] & !Y3L92);


--FB1L63 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~359
--operation mode is normal

FB1L63 = AB1L31 & (AB1L91 $ Y3_safe_q[14] # !Y3_safe_q[11]) # !AB1L31 & (Y3_safe_q[11] # AB1L91 $ Y3_safe_q[14]);


--AB1L9 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~7
--operation mode is arithmetic

AB1L9_carry_eqn = AB1L8;
AB1L9 = K81_reg_o[4] $ !AB1L9_carry_eqn;

--AB1L01 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~7COUT
--operation mode is arithmetic

AB1L01 = CARRY(K81_reg_o[4] & !AB1L8);


--Y3_safe_q[9] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[9]
--operation mode is arithmetic

Y3_safe_q[9]_carry_eqn = Y3L91;
Y3_safe_q[9]_lut_out = Y3_safe_q[9] $ Y3_safe_q[9]_carry_eqn;
Y3_safe_q[9]_reg_input = !AB1L89Q & Y3_safe_q[9]_lut_out;
Y3_safe_q[9] = DFFEA(Y3_safe_q[9]_reg_input, RB1__clk0, rst_n, , AB1_crc_ena, , );

--Y3L12 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[9]~COUT
--operation mode is arithmetic

Y3L12 = CARRY(!Y3L91 # !Y3_safe_q[9]);


--AB1L7 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~6
--operation mode is arithmetic

AB1L7_carry_eqn = AB1L6;
AB1L7 = K81_reg_o[3] $ AB1L7_carry_eqn;

--AB1L8 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~6COUT
--operation mode is arithmetic

AB1L8 = CARRY(!AB1L6 # !K81_reg_o[3]);


--Y3_safe_q[8] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[8]
--operation mode is arithmetic

Y3_safe_q[8]_carry_eqn = Y3L71;
Y3_safe_q[8]_lut_out = Y3_safe_q[8] $ !Y3_safe_q[8]_carry_eqn;
Y3_safe_q[8]_reg_input = !AB1L89Q & Y3_safe_q[8]_lut_out;
Y3_safe_q[8] = DFFEA(Y3_safe_q[8]_reg_input, RB1__clk0, rst_n, , AB1_crc_ena, , );

--Y3L91 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[8]~COUT
--operation mode is arithmetic

Y3L91 = CARRY(Y3_safe_q[8] & !Y3L71);


--FB1L73 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~360
--operation mode is normal

FB1L73 = AB1L9 & (AB1L7 $ Y3_safe_q[8] # !Y3_safe_q[9]) # !AB1L9 & (Y3_safe_q[9] # AB1L7 $ Y3_safe_q[8]);


--FB1L83 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~361
--operation mode is normal

FB1L83 = FB1L43 # FB1L53 # FB1L63 # FB1L73;


--AB1L52 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~15
--operation mode is normal

AB1L52_carry_eqn = AB1L42;
AB1L52 = K81_reg_o[12] $ !AB1L52_carry_eqn;


--Y3_safe_q[17] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[17]
--operation mode is arithmetic

Y3_safe_q[17]_carry_eqn = Y3L53;
Y3_safe_q[17]_lut_out = Y3_safe_q[17] $ Y3_safe_q[17]_carry_eqn;
Y3_safe_q[17]_reg_input = !AB1L89Q & Y3_safe_q[17]_lut_out;
Y3_safe_q[17] = DFFEA(Y3_safe_q[17]_reg_input, RB1__clk0, rst_n, , AB1_crc_ena, , );

--Y3L73 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[17]~COUT
--operation mode is arithmetic

Y3L73 = CARRY(!Y3L53 # !Y3_safe_q[17]);


--AB1L11 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~8
--operation mode is arithmetic

AB1L11_carry_eqn = AB1L01;
AB1L11 = K81_reg_o[5] $ AB1L11_carry_eqn;

--AB1L21 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~8COUT
--operation mode is arithmetic

AB1L21 = CARRY(!AB1L01 # !K81_reg_o[5]);


--Y3_safe_q[10] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[10]
--operation mode is arithmetic

Y3_safe_q[10]_carry_eqn = Y3L12;
Y3_safe_q[10]_lut_out = Y3_safe_q[10] $ !Y3_safe_q[10]_carry_eqn;
Y3_safe_q[10]_reg_input = !AB1L89Q & Y3_safe_q[10]_lut_out;
Y3_safe_q[10] = DFFEA(Y3_safe_q[10]_reg_input, RB1__clk0, rst_n, , AB1_crc_ena, , );

--Y3L32 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[10]~COUT
--operation mode is arithmetic

Y3L32 = CARRY(Y3_safe_q[10] & !Y3L12);


--FB1L93 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~362
--operation mode is normal

FB1L93 = AB1L52 & (AB1L11 $ Y3_safe_q[10] # !Y3_safe_q[17]) # !AB1L52 & (Y3_safe_q[17] # AB1L11 $ Y3_safe_q[10]);


--AB1L12 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~13
--operation mode is arithmetic

AB1L12_carry_eqn = AB1L02;
AB1L12 = K81_reg_o[10] $ !AB1L12_carry_eqn;

--AB1L22 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~13COUT
--operation mode is arithmetic

AB1L22 = CARRY(K81_reg_o[10] & !AB1L02);


--Y3_safe_q[15] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[15]
--operation mode is arithmetic

Y3_safe_q[15]_carry_eqn = Y3L13;
Y3_safe_q[15]_lut_out = Y3_safe_q[15] $ Y3_safe_q[15]_carry_eqn;
Y3_safe_q[15]_reg_input = !AB1L89Q & Y3_safe_q[15]_lut_out;
Y3_safe_q[15] = DFFEA(Y3_safe_q[15]_reg_input, RB1__clk0, rst_n, , AB1_crc_ena, , );

--Y3L33 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[15]~COUT
--operation mode is arithmetic

Y3L33 = CARRY(!Y3L13 # !Y3_safe_q[15]);


--AB1L32 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~14
--operation mode is arithmetic

AB1L32_carry_eqn = AB1L22;
AB1L32 = K81_reg_o[11] $ AB1L32_carry_eqn;

--AB1L42 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~14COUT
--operation mode is arithmetic

AB1L42 = CARRY(!AB1L22 # !K81_reg_o[11]);


--Y3_safe_q[16] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[16]
--operation mode is arithmetic

Y3_safe_q[16]_carry_eqn = Y3L33;
Y3_safe_q[16]_lut_out = Y3_safe_q[16] $ !Y3_safe_q[16]_carry_eqn;
Y3_safe_q[16]_reg_input = !AB1L89Q & Y3_safe_q[16]_lut_out;
Y3_safe_q[16] = DFFEA(Y3_safe_q[16]_reg_input, RB1__clk0, rst_n, , AB1_crc_ena, , );

--Y3L53 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[16]~COUT
--operation mode is arithmetic

Y3L53 = CARRY(Y3_safe_q[16] & !Y3L33);


--FB1L04 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~363
--operation mode is normal

FB1L04 = AB1L12 & (AB1L32 $ Y3_safe_q[16] # !Y3_safe_q[15]) # !AB1L12 & (Y3_safe_q[15] # AB1L32 $ Y3_safe_q[16]);


--Y3_safe_q[31] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[31]
--operation mode is normal

Y3_safe_q[31]_carry_eqn = Y3L36;
Y3_safe_q[31]_lut_out = Y3_safe_q[31] $ Y3_safe_q[31]_carry_eqn;
Y3_safe_q[31]_reg_input = !AB1L89Q & Y3_safe_q[31]_lut_out;
Y3_safe_q[31] = DFFEA(Y3_safe_q[31]_reg_input, RB1__clk0, rst_n, , AB1_crc_ena, , );


--Y3_safe_q[30] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[30]
--operation mode is arithmetic

Y3_safe_q[30]_carry_eqn = Y3L16;
Y3_safe_q[30]_lut_out = Y3_safe_q[30] $ !Y3_safe_q[30]_carry_eqn;
Y3_safe_q[30]_reg_input = !AB1L89Q & Y3_safe_q[30]_lut_out;
Y3_safe_q[30] = DFFEA(Y3_safe_q[30]_reg_input, RB1__clk0, rst_n, , AB1_crc_ena, , );

--Y3L36 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[30]~COUT
--operation mode is arithmetic

Y3L36 = CARRY(Y3_safe_q[30] & !Y3L16);


--AB1L71 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~11
--operation mode is arithmetic

AB1L71_carry_eqn = AB1L61;
AB1L71 = K81_reg_o[8] $ !AB1L71_carry_eqn;

--AB1L81 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~11COUT
--operation mode is arithmetic

AB1L81 = CARRY(K81_reg_o[8] & !AB1L61);


--Y3_safe_q[13] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[13]
--operation mode is arithmetic

Y3_safe_q[13]_carry_eqn = Y3L72;
Y3_safe_q[13]_lut_out = Y3_safe_q[13] $ Y3_safe_q[13]_carry_eqn;
Y3_safe_q[13]_reg_input = !AB1L89Q & Y3_safe_q[13]_lut_out;
Y3_safe_q[13] = DFFEA(Y3_safe_q[13]_reg_input, RB1__clk0, rst_n, , AB1_crc_ena, , );

--Y3L92 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[13]~COUT
--operation mode is arithmetic

Y3L92 = CARRY(!Y3L72 # !Y3_safe_q[13]);


--FB1L14 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~364
--operation mode is normal

FB1L14 = Y3_safe_q[31] # Y3_safe_q[30] # AB1L71 $ Y3_safe_q[13];


--Y3_safe_q[29] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[29]
--operation mode is arithmetic

Y3_safe_q[29]_carry_eqn = Y3L95;
Y3_safe_q[29]_lut_out = Y3_safe_q[29] $ Y3_safe_q[29]_carry_eqn;
Y3_safe_q[29]_reg_input = !AB1L89Q & Y3_safe_q[29]_lut_out;
Y3_safe_q[29] = DFFEA(Y3_safe_q[29]_reg_input, RB1__clk0, rst_n, , AB1_crc_ena, , );

--Y3L16 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[29]~COUT
--operation mode is arithmetic

Y3L16 = CARRY(!Y3L95 # !Y3_safe_q[29]);


--Y3_safe_q[28] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[28]
--operation mode is arithmetic

Y3_safe_q[28]_carry_eqn = Y3L75;
Y3_safe_q[28]_lut_out = Y3_safe_q[28] $ !Y3_safe_q[28]_carry_eqn;
Y3_safe_q[28]_reg_input = !AB1L89Q & Y3_safe_q[28]_lut_out;
Y3_safe_q[28] = DFFEA(Y3_safe_q[28]_reg_input, RB1__clk0, rst_n, , AB1_crc_ena, , );

--Y3L95 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[28]~COUT
--operation mode is arithmetic

Y3L95 = CARRY(Y3_safe_q[28] & !Y3L75);


--Y3_safe_q[27] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[27]
--operation mode is arithmetic

Y3_safe_q[27]_carry_eqn = Y3L55;
Y3_safe_q[27]_lut_out = Y3_safe_q[27] $ Y3_safe_q[27]_carry_eqn;
Y3_safe_q[27]_reg_input = !AB1L89Q & Y3_safe_q[27]_lut_out;
Y3_safe_q[27] = DFFEA(Y3_safe_q[27]_reg_input, RB1__clk0, rst_n, , AB1_crc_ena, , );

--Y3L75 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[27]~COUT
--operation mode is arithmetic

Y3L75 = CARRY(!Y3L55 # !Y3_safe_q[27]);


--Y3_safe_q[26] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[26]
--operation mode is arithmetic

Y3_safe_q[26]_carry_eqn = Y3L35;
Y3_safe_q[26]_lut_out = Y3_safe_q[26] $ !Y3_safe_q[26]_carry_eqn;
Y3_safe_q[26]_reg_input = !AB1L89Q & Y3_safe_q[26]_lut_out;
Y3_safe_q[26] = DFFEA(Y3_safe_q[26]_reg_input, RB1__clk0, rst_n, , AB1_crc_ena, , );

--Y3L55 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[26]~COUT
--operation mode is arithmetic

Y3L55 = CARRY(Y3_safe_q[26] & !Y3L35);


--FB1L24 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~365
--operation mode is normal

FB1L24 = Y3_safe_q[29] # Y3_safe_q[28] # Y3_safe_q[27] # Y3_safe_q[26];


--FB1L34 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~366
--operation mode is normal

FB1L34 = FB1L93 # FB1L04 # FB1L14 # FB1L24;


--Y3_safe_q[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[0]
--operation mode is arithmetic

Y3_safe_q[0]_lut_out = !Y3_safe_q[0];
Y3_safe_q[0]_reg_input = !AB1L89Q & Y3_safe_q[0]_lut_out;
Y3_safe_q[0] = DFFEA(Y3_safe_q[0]_reg_input, RB1__clk0, rst_n, , AB1_crc_ena, , );

--Y3L3 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

Y3L3 = CARRY(Y3_safe_q[0]);


--Y3_safe_q[25] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[25]
--operation mode is arithmetic

Y3_safe_q[25]_carry_eqn = Y3L15;
Y3_safe_q[25]_lut_out = Y3_safe_q[25] $ Y3_safe_q[25]_carry_eqn;
Y3_safe_q[25]_reg_input = !AB1L89Q & Y3_safe_q[25]_lut_out;
Y3_safe_q[25] = DFFEA(Y3_safe_q[25]_reg_input, RB1__clk0, rst_n, , AB1_crc_ena, , );

--Y3L35 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[25]~COUT
--operation mode is arithmetic

Y3L35 = CARRY(!Y3L15 # !Y3_safe_q[25]);


--Y3_safe_q[24] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[24]
--operation mode is arithmetic

Y3_safe_q[24]_carry_eqn = Y3L94;
Y3_safe_q[24]_lut_out = Y3_safe_q[24] $ !Y3_safe_q[24]_carry_eqn;
Y3_safe_q[24]_reg_input = !AB1L89Q & Y3_safe_q[24]_lut_out;
Y3_safe_q[24] = DFFEA(Y3_safe_q[24]_reg_input, RB1__clk0, rst_n, , AB1_crc_ena, , );

--Y3L15 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[24]~COUT
--operation mode is arithmetic

Y3L15 = CARRY(Y3_safe_q[24] & !Y3L94);


--Y3_safe_q[23] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[23]
--operation mode is arithmetic

Y3_safe_q[23]_carry_eqn = Y3L74;
Y3_safe_q[23]_lut_out = Y3_safe_q[23] $ Y3_safe_q[23]_carry_eqn;
Y3_safe_q[23]_reg_input = !AB1L89Q & Y3_safe_q[23]_lut_out;
Y3_safe_q[23] = DFFEA(Y3_safe_q[23]_reg_input, RB1__clk0, rst_n, , AB1_crc_ena, , );

--Y3L94 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[23]~COUT
--operation mode is arithmetic

Y3L94 = CARRY(!Y3L74 # !Y3_safe_q[23]);


--Y3_safe_q[22] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[22]
--operation mode is arithmetic

Y3_safe_q[22]_carry_eqn = Y3L54;
Y3_safe_q[22]_lut_out = Y3_safe_q[22] $ !Y3_safe_q[22]_carry_eqn;
Y3_safe_q[22]_reg_input = !AB1L89Q & Y3_safe_q[22]_lut_out;
Y3_safe_q[22] = DFFEA(Y3_safe_q[22]_reg_input, RB1__clk0, rst_n, , AB1_crc_ena, , );

--Y3L74 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[22]~COUT
--operation mode is arithmetic

Y3L74 = CARRY(Y3_safe_q[22] & !Y3L54);


--FB1L44 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~367
--operation mode is normal

FB1L44 = Y3_safe_q[25] # Y3_safe_q[24] # Y3_safe_q[23] # Y3_safe_q[22];


--Y3_safe_q[21] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[21]
--operation mode is arithmetic

Y3_safe_q[21]_carry_eqn = Y3L34;
Y3_safe_q[21]_lut_out = Y3_safe_q[21] $ Y3_safe_q[21]_carry_eqn;
Y3_safe_q[21]_reg_input = !AB1L89Q & Y3_safe_q[21]_lut_out;
Y3_safe_q[21] = DFFEA(Y3_safe_q[21]_reg_input, RB1__clk0, rst_n, , AB1_crc_ena, , );

--Y3L54 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[21]~COUT
--operation mode is arithmetic

Y3L54 = CARRY(!Y3L34 # !Y3_safe_q[21]);


--Y3_safe_q[20] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[20]
--operation mode is arithmetic

Y3_safe_q[20]_carry_eqn = Y3L14;
Y3_safe_q[20]_lut_out = Y3_safe_q[20] $ !Y3_safe_q[20]_carry_eqn;
Y3_safe_q[20]_reg_input = !AB1L89Q & Y3_safe_q[20]_lut_out;
Y3_safe_q[20] = DFFEA(Y3_safe_q[20]_reg_input, RB1__clk0, rst_n, , AB1_crc_ena, , );

--Y3L34 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[20]~COUT
--operation mode is arithmetic

Y3L34 = CARRY(Y3_safe_q[20] & !Y3L14);


--Y3_safe_q[19] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[19]
--operation mode is arithmetic

Y3_safe_q[19]_carry_eqn = Y3L93;
Y3_safe_q[19]_lut_out = Y3_safe_q[19] $ Y3_safe_q[19]_carry_eqn;
Y3_safe_q[19]_reg_input = !AB1L89Q & Y3_safe_q[19]_lut_out;
Y3_safe_q[19] = DFFEA(Y3_safe_q[19]_reg_input, RB1__clk0, rst_n, , AB1_crc_ena, , );

--Y3L14 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[19]~COUT
--operation mode is arithmetic

Y3L14 = CARRY(!Y3L93 # !Y3_safe_q[19]);


--Y3_safe_q[18] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[18]
--operation mode is arithmetic

Y3_safe_q[18]_carry_eqn = Y3L73;
Y3_safe_q[18]_lut_out = Y3_safe_q[18] $ !Y3_safe_q[18]_carry_eqn;
Y3_safe_q[18]_reg_input = !AB1L89Q & Y3_safe_q[18]_lut_out;
Y3_safe_q[18] = DFFEA(Y3_safe_q[18]_reg_input, RB1__clk0, rst_n, , AB1_crc_ena, , );

--Y3L93 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[18]~COUT
--operation mode is arithmetic

Y3L93 = CARRY(Y3_safe_q[18] & !Y3L73);


--FB1L54 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~368
--operation mode is normal

FB1L54 = Y3_safe_q[21] # Y3_safe_q[20] # Y3_safe_q[19] # Y3_safe_q[18];


--Y3_safe_q[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[4]
--operation mode is arithmetic

Y3_safe_q[4]_carry_eqn = Y3L9;
Y3_safe_q[4]_lut_out = Y3_safe_q[4] $ !Y3_safe_q[4]_carry_eqn;
Y3_safe_q[4]_reg_input = !AB1L89Q & Y3_safe_q[4]_lut_out;
Y3_safe_q[4] = DFFEA(Y3_safe_q[4]_reg_input, RB1__clk0, rst_n, , AB1_crc_ena, , );

--Y3L11 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

Y3L11 = CARRY(Y3_safe_q[4] & !Y3L9);


--Y3_safe_q[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[3]
--operation mode is arithmetic

Y3_safe_q[3]_carry_eqn = Y3L7;
Y3_safe_q[3]_lut_out = Y3_safe_q[3] $ Y3_safe_q[3]_carry_eqn;
Y3_safe_q[3]_reg_input = !AB1L89Q & Y3_safe_q[3]_lut_out;
Y3_safe_q[3] = DFFEA(Y3_safe_q[3]_reg_input, RB1__clk0, rst_n, , AB1_crc_ena, , );

--Y3L9 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

Y3L9 = CARRY(!Y3L7 # !Y3_safe_q[3]);


--Y3_safe_q[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[2]
--operation mode is arithmetic

Y3_safe_q[2]_carry_eqn = Y3L5;
Y3_safe_q[2]_lut_out = Y3_safe_q[2] $ !Y3_safe_q[2]_carry_eqn;
Y3_safe_q[2]_reg_input = !AB1L89Q & Y3_safe_q[2]_lut_out;
Y3_safe_q[2] = DFFEA(Y3_safe_q[2]_reg_input, RB1__clk0, rst_n, , AB1_crc_ena, , );

--Y3L7 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

Y3L7 = CARRY(Y3_safe_q[2] & !Y3L5);


--Y3_safe_q[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[1]
--operation mode is arithmetic

Y3_safe_q[1]_carry_eqn = Y3L3;
Y3_safe_q[1]_lut_out = Y3_safe_q[1] $ Y3_safe_q[1]_carry_eqn;
Y3_safe_q[1]_reg_input = !AB1L89Q & Y3_safe_q[1]_lut_out;
Y3_safe_q[1] = DFFEA(Y3_safe_q[1]_reg_input, RB1__clk0, rst_n, , AB1_crc_ena, , );

--Y3L5 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

Y3L5 = CARRY(!Y3L3 # !Y3_safe_q[1]);


--FB1L64 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~369
--operation mode is normal

FB1L64 = Y3_safe_q[4] # Y3_safe_q[3] # Y3_safe_q[2] # Y3_safe_q[1];


--FB1L74 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~370
--operation mode is normal

FB1L74 = Y3_safe_q[0] # FB1L44 # FB1L54 # FB1L64;


--FB1L84 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~371
--operation mode is normal

FB1L84 = FB1L83 # FB1L34 # FB1L74;


--AB1L601 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~2
--operation mode is normal

AB1L601 = AB1L011 & L2_count[1] & L2_count[0];


--AB1L641Q is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~28
--operation mode is normal

AB1L641Q_lut_out = AB1L731 # AB1L341Q & AB1L901;
AB1L641Q = DFFEA(AB1L641Q_lut_out, RB1__clk0, rst_n, , , , );


--VB1_state[11] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[11]
--operation mode is normal

VB1_state[11] = AMPP_FUNCTION(!A1L5, A1L7, VB1_state[14], VB1_state[11], VB1_state[10], VCC);


--VB1_state[10] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[10]
--operation mode is normal

VB1_state[10] = AMPP_FUNCTION(!A1L5, A1L7, VB1_state[9], VCC);


--VB1_state[6] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[6]
--operation mode is normal

VB1_state[6] = AMPP_FUNCTION(!A1L5, A1L7, VB1_state[5], VB1_state[6], VCC);


--K22_reg_o[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:temp_byte0|reg_o[1]
--operation mode is normal

K22_reg_o[1]_lut_out = HB1L2;
K22_reg_o[1] = DFFEA(K22_reg_o[1]_lut_out, RB1__clk0, rst_n, , EB1L21, , );


--K22_reg_o[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:temp_byte0|reg_o[2]
--operation mode is normal

K22_reg_o[2]_lut_out = HB1L3;
K22_reg_o[2] = DFFEA(K22_reg_o[2]_lut_out, RB1__clk0, rst_n, , EB1L21, , );


--K22_reg_o[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:temp_byte0|reg_o[3]
--operation mode is normal

K22_reg_o[3]_lut_out = HB1L4;
K22_reg_o[3] = DFFEA(K22_reg_o[3]_lut_out, RB1__clk0, rst_n, , EB1L21, , );


--GB1_reg[30] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[30]
--operation mode is normal

GB1_reg[30]_lut_out = AB1L89Q & K12_reg_o[30] # !AB1L89Q & (AB1L301Q & K12_reg_o[30] # !AB1L301Q & GB1_reg[31]);
GB1_reg[30] = DFFEA(GB1_reg[30]_lut_out, RB1__clk0, rst_n, , AB1_data_shreg_ena, , );


--AB1L19 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[30]~62
--operation mode is normal

AB1L19 = AB1L541Q & GB1_reg[30];


--QB1L871 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|next_state.wr~40
--operation mode is normal

QB1L871 = K31_reg_o[15] & !K31_reg_o[14] & !K31_reg_o[13] & !QB1L2Q;


--GB1_reg[29] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[29]
--operation mode is normal

GB1_reg[29]_lut_out = AB1L89Q & K12_reg_o[29] # !AB1L89Q & (AB1L301Q & K12_reg_o[29] # !AB1L301Q & GB1_reg[30]);
GB1_reg[29] = DFFEA(GB1_reg[29]_lut_out, RB1__clk0, rst_n, , AB1_data_shreg_ena, , );


--AB1L09 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[29]~61
--operation mode is normal

AB1L09 = AB1L541Q & GB1_reg[29];


--GB1_reg[28] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[28]
--operation mode is normal

GB1_reg[28]_lut_out = AB1L89Q & K12_reg_o[28] # !AB1L89Q & (AB1L301Q & K12_reg_o[28] # !AB1L301Q & GB1_reg[29]);
GB1_reg[28] = DFFEA(GB1_reg[28]_lut_out, RB1__clk0, rst_n, , AB1_data_shreg_ena, , );


--AB1L98 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[28]~60
--operation mode is normal

AB1L98 = AB1L541Q & GB1_reg[28];


--GB1_reg[27] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[27]
--operation mode is normal

GB1_reg[27]_lut_out = AB1L89Q & K12_reg_o[27] # !AB1L89Q & (AB1L301Q & K12_reg_o[27] # !AB1L301Q & GB1_reg[28]);
GB1_reg[27] = DFFEA(GB1_reg[27]_lut_out, RB1__clk0, rst_n, , AB1_data_shreg_ena, , );


--AB1L88 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[27]~59
--operation mode is normal

AB1L88 = AB1L541Q & GB1_reg[27];


--GB1_reg[26] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[26]
--operation mode is normal

GB1_reg[26]_lut_out = AB1L89Q & K12_reg_o[26] # !AB1L89Q & (AB1L301Q & K12_reg_o[26] # !AB1L301Q & GB1_reg[27]);
GB1_reg[26] = DFFEA(GB1_reg[26]_lut_out, RB1__clk0, rst_n, , AB1_data_shreg_ena, , );


--AB1L78 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[26]~58
--operation mode is normal

AB1L78 = AB1L541Q & GB1_reg[26];


--GB1_reg[25] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[25]
--operation mode is normal

GB1_reg[25]_lut_out = AB1L89Q & K12_reg_o[25] # !AB1L89Q & (AB1L301Q & K12_reg_o[25] # !AB1L301Q & GB1_reg[26]);
GB1_reg[25] = DFFEA(GB1_reg[25]_lut_out, RB1__clk0, rst_n, , AB1_data_shreg_ena, , );


--AB1L68 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[25]~57
--operation mode is normal

AB1L68 = AB1L541Q & GB1_reg[25];


--AB1L58 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[24]~56
--operation mode is normal

AB1L58 = AB1L541Q & GB1_reg[24];


--AB1L48 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[23]~55
--operation mode is normal

AB1L48 = AB1L541Q & GB1_reg[23];


--AB1L38 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[22]~54
--operation mode is normal

AB1L38 = AB1L541Q & GB1_reg[22];


--AB1L28 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[21]~53
--operation mode is normal

AB1L28 = AB1L541Q & GB1_reg[21];


--AB1L18 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[20]~52
--operation mode is normal

AB1L18 = AB1L541Q & GB1_reg[20];


--AB1L08 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[19]~51
--operation mode is normal

AB1L08 = AB1L541Q & GB1_reg[19];


--AB1L97 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[18]~50
--operation mode is normal

AB1L97 = AB1L541Q & GB1_reg[18];


--AB1L87 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[17]~49
--operation mode is normal

AB1L87 = AB1L541Q & GB1_reg[17];


--AB1L77 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[16]~48
--operation mode is normal

AB1L77 = AB1L541Q & GB1_reg[16];


--AB1L67 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[15]~47
--operation mode is normal

AB1L67 = AB1L541Q & GB1_reg[15];


--AB1L57 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[14]~46
--operation mode is normal

AB1L57 = AB1L541Q & GB1_reg[14];


--GB1_reg[31] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[31]
--operation mode is normal

GB1_reg[31]_lut_out = AB1L89Q & K12_reg_o[31] # !AB1L89Q & (AB1L301Q & K12_reg_o[31] # !AB1L301Q & GB1_reg[0]);
GB1_reg[31] = DFFEA(GB1_reg[31]_lut_out, RB1__clk0, rst_n, , AB1_data_shreg_ena, , );


--AB1L29 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[31]~63
--operation mode is normal

AB1L29 = AB1L541Q & GB1_reg[31];


--K72_reg_o[4] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[4]
--operation mode is normal

K72_reg_o[4]_lut_out = CB1L54;
K72_reg_o[4] = DFFEA(K72_reg_o[4]_lut_out, RB1__clk1, rst_n, , QB1L1, , );


--PB1L7 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~7
--operation mode is arithmetic

PB1L7_carry_eqn = PB1L6;
PB1L7 = K72_reg_o[3] $ !PB1L7_carry_eqn;

--PB1L8 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~7COUT
--operation mode is arithmetic

PB1L8 = CARRY(!K72_reg_o[3] & !PB1L6);


--PB1L47 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~245
--operation mode is arithmetic

PB1L47 = CARRY(Y31_safe_q[2] & PB1L5 & !PB1L27 # !Y31_safe_q[2] & (PB1L5 # !PB1L27));


--K22_reg_o[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:temp_byte0|reg_o[5]
--operation mode is normal

K22_reg_o[5]_lut_out = HB1L6;
K22_reg_o[5] = DFFEA(K22_reg_o[5]_lut_out, RB1__clk0, rst_n, , EB1L21, , );


--V1_ram_rom_data_reg[8] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]
--operation mode is normal

V1_ram_rom_data_reg[8] = AMPP_FUNCTION(!A1L5, V1_ram_rom_data_reg[8], V1_ram_rom_data_reg[9], U1_q_b[8], V1L01, VCC, V1L9);


--U1_q_b[7] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_b[7]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
U1_q_b[7]_PORT_A_data_in = CB1L84;
U1_q_b[7]_PORT_A_data_in_reg = DFFE(U1_q_b[7]_PORT_A_data_in, U1_q_b[7]_clock_0, , , );
U1_q_b[7]_PORT_B_data_in = V1_ram_rom_data_reg[7];
U1_q_b[7]_PORT_B_data_in_reg = DFFE(U1_q_b[7]_PORT_B_data_in, U1_q_b[7]_clock_1, , , );
U1_q_b[7]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
U1_q_b[7]_PORT_A_address_reg = DFFE(U1_q_b[7]_PORT_A_address, U1_q_b[7]_clock_0, , , );
U1_q_b[7]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_b[7]_PORT_B_address_reg = DFFE(U1_q_b[7]_PORT_B_address, U1_q_b[7]_clock_1, , , );
U1_q_b[7]_PORT_A_write_enable = J1L01;
U1_q_b[7]_PORT_A_write_enable_reg = DFFE(U1_q_b[7]_PORT_A_write_enable, U1_q_b[7]_clock_0, , , );
U1_q_b[7]_PORT_B_write_enable = V1L35;
U1_q_b[7]_PORT_B_write_enable_reg = DFFE(U1_q_b[7]_PORT_B_write_enable, U1_q_b[7]_clock_1, , , );
U1_q_b[7]_clock_0 = RB1__clk1;
U1_q_b[7]_clock_1 = !A1L5;
U1_q_b[7]_PORT_B_data_out = MEMORY(U1_q_b[7]_PORT_A_data_in_reg, U1_q_b[7]_PORT_B_data_in_reg, U1_q_b[7]_PORT_A_address_reg, U1_q_b[7]_PORT_B_address_reg, U1_q_b[7]_PORT_A_write_enable_reg, U1_q_b[7]_PORT_B_write_enable_reg, , , U1_q_b[7]_clock_0, U1_q_b[7]_clock_1, , , , );
U1_q_b[7] = U1_q_b[7]_PORT_B_data_out[0];


--K22_reg_o[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:temp_byte0|reg_o[4]
--operation mode is normal

K22_reg_o[4]_lut_out = HB1L5;
K22_reg_o[4] = DFFEA(K22_reg_o[4]_lut_out, RB1__clk0, rst_n, , EB1L21, , );


--SB1_Q[4] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4]
--operation mode is normal

SB1_Q[4] = AMPP_FUNCTION(!A1L5, SB2_Q[4], SB6_Q[4], SB3_Q[0], !G1L2, G1L91);


--W2_WORD_SR[2] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[2]
--operation mode is normal

W2_WORD_SR[2] = AMPP_FUNCTION(!A1L5, W2_WORD_SR[3], VB1_state[4], W2_word_counter[4], W2L21, !W1_clear_signal, G1L4);


--W2L31 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|reduce_nor~23
--operation mode is normal

W2L31 = AMPP_FUNCTION(W2_word_counter[0], W2_word_counter[1], W2_word_counter[2], W2_word_counter[3]);


--W2L1 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~1
--operation mode is arithmetic

W2L1 = AMPP_FUNCTION(W2_word_counter[0]);

--W2L2 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~1COUT
--operation mode is arithmetic

W2L2 = AMPP_FUNCTION(W2_word_counter[0]);


--W2L02 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[4]~9
--operation mode is normal

W2L02 = AMPP_FUNCTION(VB1_state[3], G1_jtag_debug_mode_usr0, VB1_state[4]);


--W2L3 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~2
--operation mode is arithmetic

W2L3 = AMPP_FUNCTION(W2_word_counter[1], W2L2);

--W2L4 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~2COUT
--operation mode is arithmetic

W2L4 = AMPP_FUNCTION(W2_word_counter[1], W2L2);


--W2L5 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~3
--operation mode is arithmetic

W2L5 = AMPP_FUNCTION(W2_word_counter[2], W2L4);

--W2L6 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~3COUT
--operation mode is arithmetic

W2L6 = AMPP_FUNCTION(W2_word_counter[2], W2L4);


--W2L7 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~4
--operation mode is arithmetic

W2L7 = AMPP_FUNCTION(W2_word_counter[3], W2L6);

--W2L8 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~4COUT
--operation mode is arithmetic

W2L8 = AMPP_FUNCTION(W2_word_counter[3], W2L6);


--W2L9 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~5
--operation mode is normal

W2L9 = AMPP_FUNCTION(W2_word_counter[4], W2L8);


--W1_WORD_SR[2] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]
--operation mode is normal

W1_WORD_SR[2] = AMPP_FUNCTION(!A1L5, W1_WORD_SR[3], VB1_state[4], W1_word_counter[3], W1L21, !W1_clear_signal, V1L8);


--W1_word_counter[0] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]
--operation mode is normal

W1_word_counter[0] = AMPP_FUNCTION(!A1L5, W1L1, W1L31, !W1_clear_signal, W1L02);


--W1_word_counter[3] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]
--operation mode is normal

W1_word_counter[3] = AMPP_FUNCTION(!A1L5, W1L7, !W1_clear_signal, W1L02);


--W1L11 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|Mux~378
--operation mode is normal

W1L11 = AMPP_FUNCTION(W1_word_counter[0], W1_word_counter[2], W1_word_counter[3], W1_word_counter[4]);


--W1L9 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~5
--operation mode is normal

W1L9 = AMPP_FUNCTION(W1_word_counter[4], W1L8);


--W1L31 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|reduce_nor~0
--operation mode is normal

W1L31 = AMPP_FUNCTION(W1_word_counter[0], W1_word_counter[3], W1L62, W1_word_counter[2]);


--W1L02 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~9
--operation mode is normal

W1L02 = AMPP_FUNCTION(G1L62, VB1_state[3], G1_jtag_debug_mode_usr1, VB1_state[4]);


--W1L3 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~2
--operation mode is arithmetic

W1L3 = AMPP_FUNCTION(W1_word_counter[1], W1L2);

--W1L4 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~2COUT
--operation mode is arithmetic

W1L4 = AMPP_FUNCTION(W1_word_counter[1], W1L2);


--W1L5 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~3
--operation mode is arithmetic

W1L5 = AMPP_FUNCTION(W1_word_counter[2], W1L4);

--W1L6 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~3COUT
--operation mode is arithmetic

W1L6 = AMPP_FUNCTION(W1_word_counter[2], W1L4);


--L7_count[5] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|count[5]
--operation mode is normal

L7_count[5]_lut_out = !BB1L66Q & !BB1L96Q & (L7L11 # L7_count[5]);
L7_count[5] = DFFEA(L7_count[5]_lut_out, RB1__clk0, rst_n, , , , );


--L7_count[4] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|count[4]
--operation mode is normal

L7_count[4]_lut_out = L7L9 & !BB1L66Q & !BB1L96Q & !L7_count[5];
L7_count[4] = DFFEA(L7_count[4]_lut_out, RB1__clk0, rst_n, , , , );


--L7_count[3] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|count[3]
--operation mode is normal

L7_count[3]_lut_out = L7L7 & !BB1L66Q & !BB1L96Q & !L7_count[5];
L7_count[3] = DFFEA(L7_count[3]_lut_out, RB1__clk0, rst_n, , , , );


--L7_count[2] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|count[2]
--operation mode is normal

L7_count[2]_lut_out = L7L5 & !BB1L66Q & !BB1L96Q & !L7_count[5];
L7_count[2] = DFFEA(L7_count[2]_lut_out, RB1__clk0, rst_n, , , , );


--BB1L911 is dispatch:cmd0|dispatch_reply_transmit:transmitter|reduce_nor~167
--operation mode is normal

BB1L911 = L7_count[5] # !L7_count[2] # !L7_count[3] # !L7_count[4];


--L7_count[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|count[1]
--operation mode is normal

L7_count[1]_lut_out = L7L3 & !BB1L66Q & !BB1L96Q & !L7_count[5];
L7_count[1] = DFFEA(L7_count[1]_lut_out, RB1__clk0, rst_n, , , , );


--L7_count[0] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|count[0]
--operation mode is normal

L7_count[0]_lut_out = L7L1 & !BB1L66Q & !BB1L96Q & !L7_count[5];
L7_count[0] = DFFEA(L7_count[0]_lut_out, RB1__clk0, rst_n, , , , );


--BB1L901 is dispatch:cmd0|dispatch_reply_transmit:transmitter|reduce_nor~0
--operation mode is normal

BB1L901 = BB1L911 # !L7_count[0] # !L7_count[1];


--BB1L321Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|tx_pres_state~20
--operation mode is normal

BB1L321Q_lut_out = !BB1L721Q & (C1L6Q # BB1L321Q);
BB1L321Q = DFFEA(BB1L321Q_lut_out, RB1__clk0, rst_n, , , , );


--BB1L121 is dispatch:cmd0|dispatch_reply_transmit:transmitter|tx_next_state.calc_crc~10
--operation mode is normal

BB1L121 = BB1L421Q & (C1L6Q & !BB1L321Q # !BB1L86Q) # !BB1L421Q & C1L6Q & !BB1L321Q;


--L8L6 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|LessThan~6
--operation mode is normal

L8L6 = !Y9_safe_q[1] # !Y9_safe_q[0];


--L8L5 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|count~170
--operation mode is normal

L8L5 = Y9_safe_q[13] & (!L8L6 # !L8L4) # !BB1L321Q;


--BB1L921 is dispatch:cmd0|dispatch_reply_transmit:transmitter|word_count_ena~1
--operation mode is normal

BB1L921 = BB1L521Q & !LB1L07Q # !BB1L321Q;


--GB5_reg[5] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_buffer|reg[5]
--operation mode is normal

GB5_reg[5]_lut_out = KB1L3Q & LB1L86Q & GB5L12 # !KB1L3Q & GB5_reg[6];
GB5_reg[5] = DFFEA(GB5_reg[5]_lut_out, KB1_tx_clk, rst_n, , KB1L2Q, , );


--MB1_q_b[19] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|altsyncram:fifo_storage|altsyncram_o221:auto_generated|q_b[19]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 32, Port B Logical Depth: 16, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB1_q_b[19]_PORT_A_data_in = BB1L49;
MB1_q_b[19]_PORT_A_data_in_reg = DFFE(MB1_q_b[19]_PORT_A_data_in, MB1_q_b[19]_clock_0, , , );
MB1_q_b[19]_PORT_A_address = BUS(Y8_safe_q[0], Y8_safe_q[1], Y8_safe_q[2], Y8_safe_q[3]);
MB1_q_b[19]_PORT_A_address_reg = DFFE(MB1_q_b[19]_PORT_A_address, MB1_q_b[19]_clock_0, , , );
MB1_q_b[19]_PORT_B_address = BUS(Y7_safe_q[0], Y7_safe_q[1], Y7_safe_q[2], Y7_safe_q[3]);
MB1_q_b[19]_PORT_B_address_reg = DFFE(MB1_q_b[19]_PORT_B_address, MB1_q_b[19]_clock_0, , , );
MB1_q_b[19]_PORT_A_write_enable = BB1L801;
MB1_q_b[19]_PORT_A_write_enable_reg = DFFE(MB1_q_b[19]_PORT_A_write_enable, MB1_q_b[19]_clock_0, , , );
MB1_q_b[19]_PORT_B_read_enable = VCC;
MB1_q_b[19]_PORT_B_read_enable_reg = DFFE(MB1_q_b[19]_PORT_B_read_enable, MB1_q_b[19]_clock_0, , , );
MB1_q_b[19]_clock_0 = RB1__clk1;
MB1_q_b[19]_PORT_B_data_out = MEMORY(MB1_q_b[19]_PORT_A_data_in_reg, , MB1_q_b[19]_PORT_A_address_reg, MB1_q_b[19]_PORT_B_address_reg, MB1_q_b[19]_PORT_A_write_enable_reg, MB1_q_b[19]_PORT_B_read_enable_reg, , , MB1_q_b[19]_clock_0, , , , , );
MB1_q_b[19] = MB1_q_b[19]_PORT_B_data_out[0];


--MB1_q_b[27] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|altsyncram:fifo_storage|altsyncram_o221:auto_generated|q_b[27]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 32, Port B Logical Depth: 16, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB1_q_b[27]_PORT_A_data_in = BB1L201;
MB1_q_b[27]_PORT_A_data_in_reg = DFFE(MB1_q_b[27]_PORT_A_data_in, MB1_q_b[27]_clock_0, , , );
MB1_q_b[27]_PORT_A_address = BUS(Y8_safe_q[0], Y8_safe_q[1], Y8_safe_q[2], Y8_safe_q[3]);
MB1_q_b[27]_PORT_A_address_reg = DFFE(MB1_q_b[27]_PORT_A_address, MB1_q_b[27]_clock_0, , , );
MB1_q_b[27]_PORT_B_address = BUS(Y7_safe_q[0], Y7_safe_q[1], Y7_safe_q[2], Y7_safe_q[3]);
MB1_q_b[27]_PORT_B_address_reg = DFFE(MB1_q_b[27]_PORT_B_address, MB1_q_b[27]_clock_0, , , );
MB1_q_b[27]_PORT_A_write_enable = BB1L801;
MB1_q_b[27]_PORT_A_write_enable_reg = DFFE(MB1_q_b[27]_PORT_A_write_enable, MB1_q_b[27]_clock_0, , , );
MB1_q_b[27]_PORT_B_read_enable = VCC;
MB1_q_b[27]_PORT_B_read_enable_reg = DFFE(MB1_q_b[27]_PORT_B_read_enable, MB1_q_b[27]_clock_0, , , );
MB1_q_b[27]_clock_0 = RB1__clk1;
MB1_q_b[27]_PORT_B_data_out = MEMORY(MB1_q_b[27]_PORT_A_data_in_reg, , MB1_q_b[27]_PORT_A_address_reg, MB1_q_b[27]_PORT_B_address_reg, MB1_q_b[27]_PORT_A_write_enable_reg, MB1_q_b[27]_PORT_B_read_enable_reg, , , MB1_q_b[27]_clock_0, , , , , );
MB1_q_b[27] = MB1_q_b[27]_PORT_B_data_out[0];


--MB1_q_b[11] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|altsyncram:fifo_storage|altsyncram_o221:auto_generated|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 32, Port B Logical Depth: 16, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB1_q_b[11]_PORT_A_data_in = BB1L68;
MB1_q_b[11]_PORT_A_data_in_reg = DFFE(MB1_q_b[11]_PORT_A_data_in, MB1_q_b[11]_clock_0, , , );
MB1_q_b[11]_PORT_A_address = BUS(Y8_safe_q[0], Y8_safe_q[1], Y8_safe_q[2], Y8_safe_q[3]);
MB1_q_b[11]_PORT_A_address_reg = DFFE(MB1_q_b[11]_PORT_A_address, MB1_q_b[11]_clock_0, , , );
MB1_q_b[11]_PORT_B_address = BUS(Y7_safe_q[0], Y7_safe_q[1], Y7_safe_q[2], Y7_safe_q[3]);
MB1_q_b[11]_PORT_B_address_reg = DFFE(MB1_q_b[11]_PORT_B_address, MB1_q_b[11]_clock_0, , , );
MB1_q_b[11]_PORT_A_write_enable = BB1L801;
MB1_q_b[11]_PORT_A_write_enable_reg = DFFE(MB1_q_b[11]_PORT_A_write_enable, MB1_q_b[11]_clock_0, , , );
MB1_q_b[11]_PORT_B_read_enable = VCC;
MB1_q_b[11]_PORT_B_read_enable_reg = DFFE(MB1_q_b[11]_PORT_B_read_enable, MB1_q_b[11]_clock_0, , , );
MB1_q_b[11]_clock_0 = RB1__clk1;
MB1_q_b[11]_PORT_B_data_out = MEMORY(MB1_q_b[11]_PORT_A_data_in_reg, , MB1_q_b[11]_PORT_A_address_reg, MB1_q_b[11]_PORT_B_address_reg, MB1_q_b[11]_PORT_A_write_enable_reg, MB1_q_b[11]_PORT_B_read_enable_reg, , , MB1_q_b[11]_clock_0, , , , , );
MB1_q_b[11] = MB1_q_b[11]_PORT_B_data_out[0];


--MB1_q_b[3] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|altsyncram:fifo_storage|altsyncram_o221:auto_generated|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 32, Port B Logical Depth: 16, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB1_q_b[3]_PORT_A_data_in = BB1L87;
MB1_q_b[3]_PORT_A_data_in_reg = DFFE(MB1_q_b[3]_PORT_A_data_in, MB1_q_b[3]_clock_0, , , );
MB1_q_b[3]_PORT_A_address = BUS(Y8_safe_q[0], Y8_safe_q[1], Y8_safe_q[2], Y8_safe_q[3]);
MB1_q_b[3]_PORT_A_address_reg = DFFE(MB1_q_b[3]_PORT_A_address, MB1_q_b[3]_clock_0, , , );
MB1_q_b[3]_PORT_B_address = BUS(Y7_safe_q[0], Y7_safe_q[1], Y7_safe_q[2], Y7_safe_q[3]);
MB1_q_b[3]_PORT_B_address_reg = DFFE(MB1_q_b[3]_PORT_B_address, MB1_q_b[3]_clock_0, , , );
MB1_q_b[3]_PORT_A_write_enable = BB1L801;
MB1_q_b[3]_PORT_A_write_enable_reg = DFFE(MB1_q_b[3]_PORT_A_write_enable, MB1_q_b[3]_clock_0, , , );
MB1_q_b[3]_PORT_B_read_enable = VCC;
MB1_q_b[3]_PORT_B_read_enable_reg = DFFE(MB1_q_b[3]_PORT_B_read_enable, MB1_q_b[3]_clock_0, , , );
MB1_q_b[3]_clock_0 = RB1__clk1;
MB1_q_b[3]_PORT_B_data_out = MEMORY(MB1_q_b[3]_PORT_A_data_in_reg, , MB1_q_b[3]_PORT_A_address_reg, MB1_q_b[3]_PORT_B_address_reg, MB1_q_b[3]_PORT_A_write_enable_reg, MB1_q_b[3]_PORT_B_read_enable_reg, , , MB1_q_b[3]_clock_0, , , , , );
MB1_q_b[3] = MB1_q_b[3]_PORT_B_data_out[0];


--GB5L81 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_buffer|reg~129
--operation mode is normal

GB5L81 = L9_count[0] & (MB1_q_b[11] # L9_count[1]) # !L9_count[0] & MB1_q_b[3] & !L9_count[1];


--GB5L91 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_buffer|reg~130
--operation mode is normal

GB5L91 = GB5L81 & (MB1_q_b[27] # !L9_count[1]) # !GB5L81 & MB1_q_b[19] & L9_count[1];


--GB4_reg[10] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[10]
--operation mode is normal

GB4_reg[10]_lut_out = GB4L25 # GB4L35 # GB4L43 & K51_reg_o[10];
GB4_reg[10] = DFFEA(GB4_reg[10]_lut_out, RB1__clk0, rst_n, , BB1L021, , );


--FB2_crc_reg[22] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[22]
--operation mode is normal

FB2_crc_reg[22]_lut_out = FB2_crc_reg[21] & !BB1L66Q;
FB2_crc_reg[22] = DFFEA(FB2_crc_reg[22]_lut_out, RB1__clk0, rst_n, , BB1_crc_ena, , );


--BB1L58 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[10]~681
--operation mode is normal

BB1L58 = BB1L221 & GB4_reg[10] # !BB1L221 & FB2L84 & FB2_crc_reg[22];


--GB4_reg[26] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[26]
--operation mode is normal

GB4_reg[26]_lut_out = GB4L45 # GB4L55 # GB4L43 & K51_reg_o[26];
GB4_reg[26] = DFFEA(GB4_reg[26]_lut_out, RB1__clk0, rst_n, , BB1L021, , );


--FB2_crc_reg[6] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[6]
--operation mode is normal

FB2_crc_reg[6]_lut_out = !BB1L66Q & (GB4_reg[0] $ FB2_crc_reg[32] $ FB2_crc_reg[5]);
FB2_crc_reg[6] = DFFEA(FB2_crc_reg[6]_lut_out, RB1__clk0, rst_n, , BB1_crc_ena, , );


--BB1L101 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[26]~682
--operation mode is normal

BB1L101 = BB1L221 & GB4_reg[26] # !BB1L221 & FB2L84 & FB2_crc_reg[6];


--GB4_reg[18] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[18]
--operation mode is normal

GB4_reg[18]_lut_out = GB4L65 # GB4L75 # GB4L43 & K51_reg_o[18];
GB4_reg[18] = DFFEA(GB4_reg[18]_lut_out, RB1__clk0, rst_n, , BB1L021, , );


--FB2_crc_reg[14] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[14]
--operation mode is normal

FB2_crc_reg[14]_lut_out = FB2_crc_reg[13] & !BB1L66Q;
FB2_crc_reg[14] = DFFEA(FB2_crc_reg[14]_lut_out, RB1__clk0, rst_n, , BB1_crc_ena, , );


--BB1L39 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[18]~683
--operation mode is normal

BB1L39 = BB1L221 & GB4_reg[18] # !BB1L221 & FB2L84 & FB2_crc_reg[14];


--GB4_reg[2] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[2]
--operation mode is normal

GB4_reg[2]_lut_out = GB4L85 # GB4L95 # GB4L43 & K51_reg_o[2];
GB4_reg[2] = DFFEA(GB4_reg[2]_lut_out, RB1__clk0, rst_n, , BB1L021, , );


--FB2_crc_reg[30] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[30]
--operation mode is normal

FB2_crc_reg[30]_lut_out = FB2_crc_reg[29] & !BB1L66Q;
FB2_crc_reg[30] = DFFEA(FB2_crc_reg[30]_lut_out, RB1__clk0, rst_n, , BB1_crc_ena, , );


--BB1L77 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[2]~684
--operation mode is normal

BB1L77 = BB1L221 & GB4_reg[2] # !BB1L221 & FB2L84 & FB2_crc_reg[30];


--K61_reg_o[17] is dispatch:cmd0|reg:reply1|reg_o[17]
--operation mode is normal

K61_reg_o[17]_lut_out = K41_reg_o[17];
K61_reg_o[17] = DFFEA(K61_reg_o[17]_lut_out, RB1__clk0, rst_n, , , , );


--DB2_q_b[17] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[17]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB2_q_b[17]_PORT_A_data_in = CB1L741;
DB2_q_b[17]_PORT_A_data_in_reg = DFFE(DB2_q_b[17]_PORT_A_data_in, DB2_q_b[17]_clock_0, , , );
DB2_q_b[17]_PORT_A_address = BUS(CB1L38, CB1L48, CB1L58, CB1L68, CB1L78, CB1L88);
DB2_q_b[17]_PORT_A_address_reg = DFFE(DB2_q_b[17]_PORT_A_address, DB2_q_b[17]_clock_0, , , );
DB2_q_b[17]_PORT_B_address = BUS(Y9L13, BB1L1, BB1L2, BB1L4, BB1L5, BB1L6);
DB2_q_b[17]_PORT_B_address_reg = DFFE(DB2_q_b[17]_PORT_B_address, DB2_q_b[17]_clock_0, , , );
DB2_q_b[17]_PORT_A_write_enable = CB1_reply_buf_wren_o;
DB2_q_b[17]_PORT_A_write_enable_reg = DFFE(DB2_q_b[17]_PORT_A_write_enable, DB2_q_b[17]_clock_0, , , );
DB2_q_b[17]_PORT_B_read_enable = VCC;
DB2_q_b[17]_PORT_B_read_enable_reg = DFFE(DB2_q_b[17]_PORT_B_read_enable, DB2_q_b[17]_clock_0, , , );
DB2_q_b[17]_clock_0 = RB1__clk1;
DB2_q_b[17]_PORT_B_data_out = MEMORY(DB2_q_b[17]_PORT_A_data_in_reg, , DB2_q_b[17]_PORT_A_address_reg, DB2_q_b[17]_PORT_B_address_reg, DB2_q_b[17]_PORT_A_write_enable_reg, DB2_q_b[17]_PORT_B_read_enable_reg, , , DB2_q_b[17]_clock_0, , , , , );
DB2_q_b[17] = DB2_q_b[17]_PORT_B_data_out[0];


--GB4L44 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6024
--operation mode is normal

GB4L44 = GB4L53 & (BB1L26 & K61_reg_o[17] # !BB1L26 & DB2_q_b[17]);


--GB4L54 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6025
--operation mode is normal

GB4L54 = GB4_reg[18] & !BB1L66Q & !BB1L96Q;


--K51_reg_o[17] is dispatch:cmd0|reg:reply0|reg_o[17]
--operation mode is normal

K51_reg_o[17]_lut_out = K31_reg_o[17];
K51_reg_o[17] = DFFEA(K51_reg_o[17]_lut_out, RB1__clk0, rst_n, , , , );


--K61_reg_o[25] is dispatch:cmd0|reg:reply1|reg_o[25]
--operation mode is normal

K61_reg_o[25]_lut_out = K41_reg_o[25];
K61_reg_o[25] = DFFEA(K61_reg_o[25]_lut_out, RB1__clk0, rst_n, , , , );


--DB2_q_b[25] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[25]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB2_q_b[25]_PORT_A_data_in = CB1L171;
DB2_q_b[25]_PORT_A_data_in_reg = DFFE(DB2_q_b[25]_PORT_A_data_in, DB2_q_b[25]_clock_0, , , );
DB2_q_b[25]_PORT_A_address = BUS(CB1L38, CB1L48, CB1L58, CB1L68, CB1L78, CB1L88);
DB2_q_b[25]_PORT_A_address_reg = DFFE(DB2_q_b[25]_PORT_A_address, DB2_q_b[25]_clock_0, , , );
DB2_q_b[25]_PORT_B_address = BUS(Y9L13, BB1L1, BB1L2, BB1L4, BB1L5, BB1L6);
DB2_q_b[25]_PORT_B_address_reg = DFFE(DB2_q_b[25]_PORT_B_address, DB2_q_b[25]_clock_0, , , );
DB2_q_b[25]_PORT_A_write_enable = CB1_reply_buf_wren_o;
DB2_q_b[25]_PORT_A_write_enable_reg = DFFE(DB2_q_b[25]_PORT_A_write_enable, DB2_q_b[25]_clock_0, , , );
DB2_q_b[25]_PORT_B_read_enable = VCC;
DB2_q_b[25]_PORT_B_read_enable_reg = DFFE(DB2_q_b[25]_PORT_B_read_enable, DB2_q_b[25]_clock_0, , , );
DB2_q_b[25]_clock_0 = RB1__clk1;
DB2_q_b[25]_PORT_B_data_out = MEMORY(DB2_q_b[25]_PORT_A_data_in_reg, , DB2_q_b[25]_PORT_A_address_reg, DB2_q_b[25]_PORT_B_address_reg, DB2_q_b[25]_PORT_A_write_enable_reg, DB2_q_b[25]_PORT_B_read_enable_reg, , , DB2_q_b[25]_clock_0, , , , , );
DB2_q_b[25] = DB2_q_b[25]_PORT_B_data_out[0];


--GB4L64 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6027
--operation mode is normal

GB4L64 = GB4L53 & (BB1L26 & K61_reg_o[25] # !BB1L26 & DB2_q_b[25]);


--GB4L74 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6028
--operation mode is normal

GB4L74 = GB4_reg[26] & !BB1L66Q & !BB1L96Q;


--K51_reg_o[25] is dispatch:cmd0|reg:reply0|reg_o[25]
--operation mode is normal

K51_reg_o[25]_lut_out = K31_reg_o[25];
K51_reg_o[25] = DFFEA(K51_reg_o[25]_lut_out, RB1__clk0, rst_n, , , , );


--K61_reg_o[9] is dispatch:cmd0|reg:reply1|reg_o[9]
--operation mode is normal

K61_reg_o[9]_lut_out = K41_reg_o[9];
K61_reg_o[9] = DFFEA(K61_reg_o[9]_lut_out, RB1__clk0, rst_n, , , , );


--DB2_q_b[9] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB2_q_b[9]_PORT_A_data_in = CB1L121;
DB2_q_b[9]_PORT_A_data_in_reg = DFFE(DB2_q_b[9]_PORT_A_data_in, DB2_q_b[9]_clock_0, , , );
DB2_q_b[9]_PORT_A_address = BUS(CB1L38, CB1L48, CB1L58, CB1L68, CB1L78, CB1L88);
DB2_q_b[9]_PORT_A_address_reg = DFFE(DB2_q_b[9]_PORT_A_address, DB2_q_b[9]_clock_0, , , );
DB2_q_b[9]_PORT_B_address = BUS(Y9L13, BB1L1, BB1L2, BB1L4, BB1L5, BB1L6);
DB2_q_b[9]_PORT_B_address_reg = DFFE(DB2_q_b[9]_PORT_B_address, DB2_q_b[9]_clock_0, , , );
DB2_q_b[9]_PORT_A_write_enable = CB1_reply_buf_wren_o;
DB2_q_b[9]_PORT_A_write_enable_reg = DFFE(DB2_q_b[9]_PORT_A_write_enable, DB2_q_b[9]_clock_0, , , );
DB2_q_b[9]_PORT_B_read_enable = VCC;
DB2_q_b[9]_PORT_B_read_enable_reg = DFFE(DB2_q_b[9]_PORT_B_read_enable, DB2_q_b[9]_clock_0, , , );
DB2_q_b[9]_clock_0 = RB1__clk1;
DB2_q_b[9]_PORT_B_data_out = MEMORY(DB2_q_b[9]_PORT_A_data_in_reg, , DB2_q_b[9]_PORT_A_address_reg, DB2_q_b[9]_PORT_B_address_reg, DB2_q_b[9]_PORT_A_write_enable_reg, DB2_q_b[9]_PORT_B_read_enable_reg, , , DB2_q_b[9]_clock_0, , , , , );
DB2_q_b[9] = DB2_q_b[9]_PORT_B_data_out[0];


--GB4L84 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6030
--operation mode is normal

GB4L84 = GB4L53 & (BB1L26 & K61_reg_o[9] # !BB1L26 & DB2_q_b[9]);


--GB4L94 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6031
--operation mode is normal

GB4L94 = GB4_reg[10] & !BB1L66Q & !BB1L96Q;


--K51_reg_o[9] is dispatch:cmd0|reg:reply0|reg_o[9]
--operation mode is normal

K51_reg_o[9]_lut_out = K31_reg_o[9] & (K31_reg_o[14] # K31_reg_o[13] # !K31_reg_o[15]);
K51_reg_o[9] = DFFEA(K51_reg_o[9]_lut_out, RB1__clk0, rst_n, , , , );


--K61_reg_o[1] is dispatch:cmd0|reg:reply1|reg_o[1]
--operation mode is normal

K61_reg_o[1]_lut_out = K41_reg_o[1];
K61_reg_o[1] = DFFEA(K61_reg_o[1]_lut_out, RB1__clk0, rst_n, , , , );


--DB2_q_b[1] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB2_q_b[1]_PORT_A_data_in = CB1L69;
DB2_q_b[1]_PORT_A_data_in_reg = DFFE(DB2_q_b[1]_PORT_A_data_in, DB2_q_b[1]_clock_0, , , );
DB2_q_b[1]_PORT_A_address = BUS(CB1L38, CB1L48, CB1L58, CB1L68, CB1L78, CB1L88);
DB2_q_b[1]_PORT_A_address_reg = DFFE(DB2_q_b[1]_PORT_A_address, DB2_q_b[1]_clock_0, , , );
DB2_q_b[1]_PORT_B_address = BUS(Y9L13, BB1L1, BB1L2, BB1L4, BB1L5, BB1L6);
DB2_q_b[1]_PORT_B_address_reg = DFFE(DB2_q_b[1]_PORT_B_address, DB2_q_b[1]_clock_0, , , );
DB2_q_b[1]_PORT_A_write_enable = CB1_reply_buf_wren_o;
DB2_q_b[1]_PORT_A_write_enable_reg = DFFE(DB2_q_b[1]_PORT_A_write_enable, DB2_q_b[1]_clock_0, , , );
DB2_q_b[1]_PORT_B_read_enable = VCC;
DB2_q_b[1]_PORT_B_read_enable_reg = DFFE(DB2_q_b[1]_PORT_B_read_enable, DB2_q_b[1]_clock_0, , , );
DB2_q_b[1]_clock_0 = RB1__clk1;
DB2_q_b[1]_PORT_B_data_out = MEMORY(DB2_q_b[1]_PORT_A_data_in_reg, , DB2_q_b[1]_PORT_A_address_reg, DB2_q_b[1]_PORT_B_address_reg, DB2_q_b[1]_PORT_A_write_enable_reg, DB2_q_b[1]_PORT_B_read_enable_reg, , , DB2_q_b[1]_clock_0, , , , , );
DB2_q_b[1] = DB2_q_b[1]_PORT_B_data_out[0];


--GB4L05 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6033
--operation mode is normal

GB4L05 = GB4L53 & (BB1L26 & K61_reg_o[1] # !BB1L26 & DB2_q_b[1]);


--GB4L15 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6034
--operation mode is normal

GB4L15 = GB4_reg[2] & !BB1L66Q & !BB1L96Q;


--K51_reg_o[1] is dispatch:cmd0|reg:reply0|reg_o[1]
--operation mode is normal

K51_reg_o[1]_lut_out = K31_reg_o[1] & (K31_reg_o[14] # K31_reg_o[13] # !K31_reg_o[15]);
K51_reg_o[1] = DFFEA(K51_reg_o[1]_lut_out, RB1__clk0, rst_n, , , , );


--CB1_reply_buf_wren_o is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_wren_o
--operation mode is normal

CB1_reply_buf_wren_o = CB1L57Q & !K31_reg_o[15] & !K31_reg_o[14] & !K31_reg_o[13];


--K82_reg_o[16] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[16]
--operation mode is normal

K82_reg_o[16]_lut_out = CB1L75;
K82_reg_o[16] = DFFEA(K82_reg_o[16]_lut_out, RB1__clk1, rst_n, , QB1L461, , );


--K23_reg_o[16] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[16]
--operation mode is normal

K23_reg_o[16]_lut_out = CB1L75;
K23_reg_o[16] = DFFEA(K23_reg_o[16]_lut_out, RB1__clk1, rst_n, , QB1L291, , );


--QB1L48 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[16]~4675
--operation mode is normal

QB1L48 = A1L282 & (CB1L4 & K82_reg_o[16] # !CB1L4 & K23_reg_o[16]);


--QB1L58 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[16]~4676
--operation mode is normal

QB1L58 = K72_reg_o[16] & (A1L472 # K13_reg_o[16] & A1L572) # !K72_reg_o[16] & K13_reg_o[16] & A1L572;


--K33_reg_o[16] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[16]
--operation mode is normal

K33_reg_o[16]_lut_out = CB1L75;
K33_reg_o[16] = DFFEA(K33_reg_o[16]_lut_out, RB1__clk1, rst_n, , QB1L391, , );


--K92_reg_o[16] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[16]
--operation mode is normal

K92_reg_o[16]_lut_out = CB1L75;
K92_reg_o[16] = DFFEA(K92_reg_o[16]_lut_out, RB1__clk1, !QB1_init_window_rst, , QB1L671, , );


--A1L672 is reduce_nor~40
--operation mode is normal

A1L672 = CB1L2 & CB1L4 & CB1L3 & A1L182;


--A1L372 is reduce_nor~35
--operation mode is normal

A1L372 = CB1L3 & A1L182 & !CB1L2 & !CB1L4;


--QB1L68 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[16]~4677
--operation mode is normal

QB1L68 = K33_reg_o[16] & (A1L372 # K92_reg_o[16] & A1L672) # !K33_reg_o[16] & K92_reg_o[16] & A1L672;


--K03_reg_o[16] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[16]
--operation mode is normal

K03_reg_o[16]_lut_out = CB1L75;
K03_reg_o[16] = DFFEA(K03_reg_o[16]_lut_out, RB1__clk1, rst_n, , QB1L971, , );


--K43_reg_o[16] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[16]
--operation mode is normal

K43_reg_o[16]_lut_out = CB1L75;
K43_reg_o[16] = DFFEA(K43_reg_o[16]_lut_out, RB1__clk1, rst_n, , QB1L491, , );


--QB1L78 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[16]~4678
--operation mode is normal

QB1L78 = K03_reg_o[16] & (A1L872 # K43_reg_o[16] & A1L772) # !K03_reg_o[16] & K43_reg_o[16] & A1L772;


--QB1L88 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[16]~4679
--operation mode is normal

QB1L88 = QB1L48 # QB1L58 # QB1L68 # QB1L78;


--S4_q_b[16] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[16]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S4_q_b[16]_PORT_A_data_in = CB1L75;
S4_q_b[16]_PORT_A_data_in_reg = DFFE(S4_q_b[16]_PORT_A_data_in, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S4_q_b[16]_PORT_A_address_reg = DFFE(S4_q_b[16]_PORT_A_address, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_B_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S4_q_b[16]_PORT_B_address_reg = DFFE(S4_q_b[16]_PORT_B_address, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_A_write_enable = J1L6;
S4_q_b[16]_PORT_A_write_enable_reg = DFFE(S4_q_b[16]_PORT_A_write_enable, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_B_read_enable = VCC;
S4_q_b[16]_PORT_B_read_enable_reg = DFFE(S4_q_b[16]_PORT_B_read_enable, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_clock_0 = RB1__clk1;
S4_q_b[16]_PORT_B_data_out = MEMORY(S4_q_b[16]_PORT_A_data_in_reg, , S4_q_b[16]_PORT_A_address_reg, S4_q_b[16]_PORT_B_address_reg, S4_q_b[16]_PORT_A_write_enable_reg, S4_q_b[16]_PORT_B_read_enable_reg, , , S4_q_b[16]_clock_0, , , , , );
S4_q_b[16] = S4_q_b[16]_PORT_B_data_out[0];


--S2_q_b[16] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[16]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S2_q_b[16]_PORT_A_data_in = CB1L75;
S2_q_b[16]_PORT_A_data_in_reg = DFFE(S2_q_b[16]_PORT_A_data_in, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S2_q_b[16]_PORT_A_address_reg = DFFE(S2_q_b[16]_PORT_A_address, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_B_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S2_q_b[16]_PORT_B_address_reg = DFFE(S2_q_b[16]_PORT_B_address, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_A_write_enable = J1L5;
S2_q_b[16]_PORT_A_write_enable_reg = DFFE(S2_q_b[16]_PORT_A_write_enable, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_B_read_enable = VCC;
S2_q_b[16]_PORT_B_read_enable_reg = DFFE(S2_q_b[16]_PORT_B_read_enable, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_clock_0 = RB1__clk1;
S2_q_b[16]_PORT_B_data_out = MEMORY(S2_q_b[16]_PORT_A_data_in_reg, , S2_q_b[16]_PORT_A_address_reg, S2_q_b[16]_PORT_B_address_reg, S2_q_b[16]_PORT_A_write_enable_reg, S2_q_b[16]_PORT_B_read_enable_reg, , , S2_q_b[16]_clock_0, , , , , );
S2_q_b[16] = S2_q_b[16]_PORT_B_data_out[0];


--CB1L041 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[16]~10507
--operation mode is normal

CB1L041 = S4_q_b[16] & (A1L272 # S2_q_b[16] & A1L972) # !S4_q_b[16] & S2_q_b[16] & A1L972;


--K21_reg_o[16] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[16]
--operation mode is normal

K21_reg_o[16]_lut_out = CB1L75;
K21_reg_o[16] = DFFEA(K21_reg_o[16]_lut_out, RB1__clk1, rst_n, , J1L3, , );


--CB1L141 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[16]~10508
--operation mode is normal

CB1L141 = CB1L041 # A1L382 & K21_reg_o[16];


--CB1L241 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[16]~10509
--operation mode is normal

CB1L241 = J1L8 & !K31_reg_o[15] & !K31_reg_o[14] & !K31_reg_o[13];


--CB1L08 is dispatch:cmd0|dispatch_wishbone:wishbone|reduce_nor~4
--operation mode is normal

CB1L08 = K31_reg_o[15] # K31_reg_o[14] # K31_reg_o[13];


--CB1L341 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[16]~10510
--operation mode is normal

CB1L341 = A1L782 & CB1L6 & CB1L7 & !CB1L08;


--CB1L441 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[16]~10511
--operation mode is normal

CB1L441 = QB1L88 & (CB1L341 # CB1L141 & CB1L241) # !QB1L88 & CB1L141 & CB1L241;


--CB1L38 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_addr_o[0]~6
--operation mode is normal

CB1L38 = Y01_safe_q[0] & !K31_reg_o[15] & !K31_reg_o[14] & !K31_reg_o[13];


--CB1L48 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_addr_o[1]~7
--operation mode is normal

CB1L48 = Y01_safe_q[1] & !K31_reg_o[15] & !K31_reg_o[14] & !K31_reg_o[13];


--CB1L58 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_addr_o[2]~8
--operation mode is normal

CB1L58 = Y01_safe_q[2] & !K31_reg_o[15] & !K31_reg_o[14] & !K31_reg_o[13];


--CB1L68 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_addr_o[3]~9
--operation mode is normal

CB1L68 = Y01_safe_q[3] & !K31_reg_o[15] & !K31_reg_o[14] & !K31_reg_o[13];


--CB1L78 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_addr_o[4]~10
--operation mode is normal

CB1L78 = Y01_safe_q[4] & !K31_reg_o[15] & !K31_reg_o[14] & !K31_reg_o[13];


--CB1L88 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_addr_o[5]~11
--operation mode is normal

CB1L88 = Y01_safe_q[5] & !K31_reg_o[15] & !K31_reg_o[14] & !K31_reg_o[13];


--BB1L1 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~11
--operation mode is normal

BB1L1 = Y9_safe_q[0] $ Y9_safe_q[1];


--BB1L2 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~16
--operation mode is normal

BB1L2 = Y9_safe_q[2] $ (!Y9_safe_q[1] # !Y9_safe_q[0]);


--BB1L4 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~21
--operation mode is normal

BB1L4 = Y9_safe_q[3] $ (!Y9_safe_q[2] & (!Y9_safe_q[1] # !Y9_safe_q[0]));


--BB1L3 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~17
--operation mode is normal

BB1L3 = Y9_safe_q[2] # Y9_safe_q[0] & Y9_safe_q[1];


--BB1L5 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~26
--operation mode is normal

BB1L5 = Y9_safe_q[4] $ (!Y9_safe_q[3] & !BB1L3);


--BB1L6 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~31
--operation mode is normal

BB1L6 = Y9_safe_q[5] $ (!Y9_safe_q[3] & !Y9_safe_q[4] & !BB1L3);


--K31_reg_o[16] is dispatch:cmd0|reg:cmd0|reg_o[16]
--operation mode is normal

K31_reg_o[16]_lut_out = AB1L741Q & K91_reg_o[16];
K31_reg_o[16] = DFFEA(K31_reg_o[16]_lut_out, RB1__clk0, rst_n, , !C1L3Q, , );


--K51_reg_o[2] is dispatch:cmd0|reg:reply0|reg_o[2]
--operation mode is normal

K51_reg_o[2]_lut_out = K31_reg_o[2] & (K31_reg_o[14] # K31_reg_o[13] # !K31_reg_o[15]);
K51_reg_o[2] = DFFEA(K51_reg_o[2]_lut_out, RB1__clk0, rst_n, , , , );


--K51_reg_o[7] is dispatch:cmd0|reg:reply0|reg_o[7]
--operation mode is normal

K51_reg_o[7]_lut_out = K31_reg_o[7] & (K31_reg_o[14] # K31_reg_o[13] # !K31_reg_o[15]);
K51_reg_o[7] = DFFEA(K51_reg_o[7]_lut_out, RB1__clk0, rst_n, , , , );


--K51_reg_o[6] is dispatch:cmd0|reg:reply0|reg_o[6]
--operation mode is normal

K51_reg_o[6]_lut_out = K31_reg_o[6] & (K31_reg_o[14] # K31_reg_o[13] # !K31_reg_o[15]);
K51_reg_o[6] = DFFEA(K51_reg_o[6]_lut_out, RB1__clk0, rst_n, , , , );


--K51_reg_o[4] is dispatch:cmd0|reg:reply0|reg_o[4]
--operation mode is normal

K51_reg_o[4]_lut_out = K31_reg_o[4] & (K31_reg_o[14] # K31_reg_o[13] # !K31_reg_o[15]);
K51_reg_o[4] = DFFEA(K51_reg_o[4]_lut_out, RB1__clk0, rst_n, , , , );


--K51_reg_o[3] is dispatch:cmd0|reg:reply0|reg_o[3]
--operation mode is normal

K51_reg_o[3]_lut_out = K31_reg_o[3] & (K31_reg_o[14] # K31_reg_o[13] # !K31_reg_o[15]);
K51_reg_o[3] = DFFEA(K51_reg_o[3]_lut_out, RB1__clk0, rst_n, , , , );


--K51_reg_o[12] is dispatch:cmd0|reg:reply0|reg_o[12]
--operation mode is normal

K51_reg_o[12]_lut_out = K31_reg_o[12] & (K31_reg_o[14] # K31_reg_o[13] # !K31_reg_o[15]);
K51_reg_o[12] = DFFEA(K51_reg_o[12]_lut_out, RB1__clk0, rst_n, , , , );


--K51_reg_o[5] is dispatch:cmd0|reg:reply0|reg_o[5]
--operation mode is normal

K51_reg_o[5]_lut_out = K31_reg_o[5] & (K31_reg_o[14] # K31_reg_o[13] # !K31_reg_o[15]);
K51_reg_o[5] = DFFEA(K51_reg_o[5]_lut_out, RB1__clk0, rst_n, , , , );


--K51_reg_o[10] is dispatch:cmd0|reg:reply0|reg_o[10]
--operation mode is normal

K51_reg_o[10]_lut_out = K31_reg_o[10] & (K31_reg_o[14] # K31_reg_o[13] # !K31_reg_o[15]);
K51_reg_o[10] = DFFEA(K51_reg_o[10]_lut_out, RB1__clk0, rst_n, , , , );


--K51_reg_o[11] is dispatch:cmd0|reg:reply0|reg_o[11]
--operation mode is normal

K51_reg_o[11]_lut_out = K31_reg_o[11] & (K31_reg_o[14] # K31_reg_o[13] # !K31_reg_o[15]);
K51_reg_o[11] = DFFEA(K51_reg_o[11]_lut_out, RB1__clk0, rst_n, , , , );


--K41_reg_o[24] is dispatch:cmd0|reg:cmd1|reg_o[24]
--operation mode is normal

K41_reg_o[24]_lut_out = AB1L741Q & K02_reg_o[24];
K41_reg_o[24] = DFFEA(K41_reg_o[24]_lut_out, RB1__clk0, rst_n, , !C1L3Q, , );


--S4_q_b[24] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[24]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S4_q_b[24]_PORT_A_data_in = CB1L56;
S4_q_b[24]_PORT_A_data_in_reg = DFFE(S4_q_b[24]_PORT_A_data_in, S4_q_b[24]_clock_0, , , );
S4_q_b[24]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S4_q_b[24]_PORT_A_address_reg = DFFE(S4_q_b[24]_PORT_A_address, S4_q_b[24]_clock_0, , , );
S4_q_b[24]_PORT_B_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S4_q_b[24]_PORT_B_address_reg = DFFE(S4_q_b[24]_PORT_B_address, S4_q_b[24]_clock_0, , , );
S4_q_b[24]_PORT_A_write_enable = J1L6;
S4_q_b[24]_PORT_A_write_enable_reg = DFFE(S4_q_b[24]_PORT_A_write_enable, S4_q_b[24]_clock_0, , , );
S4_q_b[24]_PORT_B_read_enable = VCC;
S4_q_b[24]_PORT_B_read_enable_reg = DFFE(S4_q_b[24]_PORT_B_read_enable, S4_q_b[24]_clock_0, , , );
S4_q_b[24]_clock_0 = RB1__clk1;
S4_q_b[24]_PORT_B_data_out = MEMORY(S4_q_b[24]_PORT_A_data_in_reg, , S4_q_b[24]_PORT_A_address_reg, S4_q_b[24]_PORT_B_address_reg, S4_q_b[24]_PORT_A_write_enable_reg, S4_q_b[24]_PORT_B_read_enable_reg, , , S4_q_b[24]_clock_0, , , , , );
S4_q_b[24] = S4_q_b[24]_PORT_B_data_out[0];


--S2_q_b[24] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[24]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S2_q_b[24]_PORT_A_data_in = CB1L56;
S2_q_b[24]_PORT_A_data_in_reg = DFFE(S2_q_b[24]_PORT_A_data_in, S2_q_b[24]_clock_0, , , );
S2_q_b[24]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S2_q_b[24]_PORT_A_address_reg = DFFE(S2_q_b[24]_PORT_A_address, S2_q_b[24]_clock_0, , , );
S2_q_b[24]_PORT_B_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S2_q_b[24]_PORT_B_address_reg = DFFE(S2_q_b[24]_PORT_B_address, S2_q_b[24]_clock_0, , , );
S2_q_b[24]_PORT_A_write_enable = J1L5;
S2_q_b[24]_PORT_A_write_enable_reg = DFFE(S2_q_b[24]_PORT_A_write_enable, S2_q_b[24]_clock_0, , , );
S2_q_b[24]_PORT_B_read_enable = VCC;
S2_q_b[24]_PORT_B_read_enable_reg = DFFE(S2_q_b[24]_PORT_B_read_enable, S2_q_b[24]_clock_0, , , );
S2_q_b[24]_clock_0 = RB1__clk1;
S2_q_b[24]_PORT_B_data_out = MEMORY(S2_q_b[24]_PORT_A_data_in_reg, , S2_q_b[24]_PORT_A_address_reg, S2_q_b[24]_PORT_B_address_reg, S2_q_b[24]_PORT_A_write_enable_reg, S2_q_b[24]_PORT_B_read_enable_reg, , , S2_q_b[24]_clock_0, , , , , );
S2_q_b[24] = S2_q_b[24]_PORT_B_data_out[0];


--CB1L661 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[24]~10512
--operation mode is normal

CB1L661 = S4_q_b[24] & (A1L272 # S2_q_b[24] & A1L972) # !S4_q_b[24] & S2_q_b[24] & A1L972;


--K21_reg_o[24] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[24]
--operation mode is normal

K21_reg_o[24]_lut_out = CB1L56;
K21_reg_o[24] = DFFEA(K21_reg_o[24]_lut_out, RB1__clk1, rst_n, , J1L3, , );


--CB1L761 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[24]~10513
--operation mode is normal

CB1L761 = CB1L661 # A1L382 & K21_reg_o[24];


--K82_reg_o[24] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[24]
--operation mode is normal

K82_reg_o[24]_lut_out = CB1L56;
K82_reg_o[24] = DFFEA(K82_reg_o[24]_lut_out, RB1__clk1, rst_n, , QB1L461, , );


--K23_reg_o[24] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[24]
--operation mode is normal

K23_reg_o[24]_lut_out = CB1L56;
K23_reg_o[24] = DFFEA(K23_reg_o[24]_lut_out, RB1__clk1, rst_n, , QB1L291, , );


--QB1L421 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[24]~4680
--operation mode is normal

QB1L421 = A1L282 & (CB1L4 & K82_reg_o[24] # !CB1L4 & K23_reg_o[24]);


--QB1L521 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[24]~4681
--operation mode is normal

QB1L521 = K72_reg_o[24] & (A1L472 # K13_reg_o[24] & A1L572) # !K72_reg_o[24] & K13_reg_o[24] & A1L572;


--K92_reg_o[24] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[24]
--operation mode is normal

K92_reg_o[24]_lut_out = CB1L56;
K92_reg_o[24] = DFFEA(K92_reg_o[24]_lut_out, RB1__clk1, !QB1_init_window_rst, , QB1L671, , );


--K33_reg_o[24] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[24]
--operation mode is normal

K33_reg_o[24]_lut_out = CB1L56;
K33_reg_o[24] = DFFEA(K33_reg_o[24]_lut_out, RB1__clk1, rst_n, , QB1L391, , );


--QB1L621 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[24]~4682
--operation mode is normal

QB1L621 = A1L372 & (K33_reg_o[24] # A1L672 & K92_reg_o[24]) # !A1L372 & A1L672 & K92_reg_o[24];


--K43_reg_o[24] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[24]
--operation mode is normal

K43_reg_o[24]_lut_out = CB1L56;
K43_reg_o[24] = DFFEA(K43_reg_o[24]_lut_out, RB1__clk1, rst_n, , QB1L491, , );


--K03_reg_o[24] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[24]
--operation mode is normal

K03_reg_o[24]_lut_out = CB1L56;
K03_reg_o[24] = DFFEA(K03_reg_o[24]_lut_out, RB1__clk1, rst_n, , QB1L971, , );


--QB1L721 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[24]~4683
--operation mode is normal

QB1L721 = A1L872 & (K03_reg_o[24] # A1L772 & K43_reg_o[24]) # !A1L872 & A1L772 & K43_reg_o[24];


--QB1L821 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[24]~4684
--operation mode is normal

QB1L821 = QB1L421 # QB1L521 # QB1L621 # QB1L721;


--CB1L861 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[24]~10514
--operation mode is normal

CB1L861 = CB1L341 & (QB1L821 # CB1L241 & CB1L761) # !CB1L341 & CB1L241 & CB1L761;


--K31_reg_o[24] is dispatch:cmd0|reg:cmd0|reg_o[24]
--operation mode is normal

K31_reg_o[24]_lut_out = AB1L741Q & K91_reg_o[24];
K31_reg_o[24] = DFFEA(K31_reg_o[24]_lut_out, RB1__clk0, rst_n, , !C1L3Q, , );


--K41_reg_o[8] is dispatch:cmd0|reg:cmd1|reg_o[8]
--operation mode is normal

K41_reg_o[8]_lut_out = AB1L741Q & K02_reg_o[8];
K41_reg_o[8] = DFFEA(K41_reg_o[8]_lut_out, RB1__clk0, rst_n, , !C1L3Q, , );


--S4_q_b[8] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S4_q_b[8]_PORT_A_data_in = CB1L94;
S4_q_b[8]_PORT_A_data_in_reg = DFFE(S4_q_b[8]_PORT_A_data_in, S4_q_b[8]_clock_0, , , );
S4_q_b[8]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S4_q_b[8]_PORT_A_address_reg = DFFE(S4_q_b[8]_PORT_A_address, S4_q_b[8]_clock_0, , , );
S4_q_b[8]_PORT_B_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S4_q_b[8]_PORT_B_address_reg = DFFE(S4_q_b[8]_PORT_B_address, S4_q_b[8]_clock_0, , , );
S4_q_b[8]_PORT_A_write_enable = J1L6;
S4_q_b[8]_PORT_A_write_enable_reg = DFFE(S4_q_b[8]_PORT_A_write_enable, S4_q_b[8]_clock_0, , , );
S4_q_b[8]_PORT_B_read_enable = VCC;
S4_q_b[8]_PORT_B_read_enable_reg = DFFE(S4_q_b[8]_PORT_B_read_enable, S4_q_b[8]_clock_0, , , );
S4_q_b[8]_clock_0 = RB1__clk1;
S4_q_b[8]_PORT_B_data_out = MEMORY(S4_q_b[8]_PORT_A_data_in_reg, , S4_q_b[8]_PORT_A_address_reg, S4_q_b[8]_PORT_B_address_reg, S4_q_b[8]_PORT_A_write_enable_reg, S4_q_b[8]_PORT_B_read_enable_reg, , , S4_q_b[8]_clock_0, , , , , );
S4_q_b[8] = S4_q_b[8]_PORT_B_data_out[0];


--S2_q_b[8] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S2_q_b[8]_PORT_A_data_in = CB1L94;
S2_q_b[8]_PORT_A_data_in_reg = DFFE(S2_q_b[8]_PORT_A_data_in, S2_q_b[8]_clock_0, , , );
S2_q_b[8]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S2_q_b[8]_PORT_A_address_reg = DFFE(S2_q_b[8]_PORT_A_address, S2_q_b[8]_clock_0, , , );
S2_q_b[8]_PORT_B_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S2_q_b[8]_PORT_B_address_reg = DFFE(S2_q_b[8]_PORT_B_address, S2_q_b[8]_clock_0, , , );
S2_q_b[8]_PORT_A_write_enable = J1L5;
S2_q_b[8]_PORT_A_write_enable_reg = DFFE(S2_q_b[8]_PORT_A_write_enable, S2_q_b[8]_clock_0, , , );
S2_q_b[8]_PORT_B_read_enable = VCC;
S2_q_b[8]_PORT_B_read_enable_reg = DFFE(S2_q_b[8]_PORT_B_read_enable, S2_q_b[8]_clock_0, , , );
S2_q_b[8]_clock_0 = RB1__clk1;
S2_q_b[8]_PORT_B_data_out = MEMORY(S2_q_b[8]_PORT_A_data_in_reg, , S2_q_b[8]_PORT_A_address_reg, S2_q_b[8]_PORT_B_address_reg, S2_q_b[8]_PORT_A_write_enable_reg, S2_q_b[8]_PORT_B_read_enable_reg, , , S2_q_b[8]_clock_0, , , , , );
S2_q_b[8] = S2_q_b[8]_PORT_B_data_out[0];


--CB1L611 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[8]~10515
--operation mode is normal

CB1L611 = S4_q_b[8] & (A1L272 # S2_q_b[8] & A1L972) # !S4_q_b[8] & S2_q_b[8] & A1L972;


--K21_reg_o[8] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[8]
--operation mode is normal

K21_reg_o[8]_lut_out = CB1L94;
K21_reg_o[8] = DFFEA(K21_reg_o[8]_lut_out, RB1__clk1, rst_n, , J1L3, , );


--CB1L711 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[8]~10516
--operation mode is normal

CB1L711 = CB1L611 # A1L382 & K21_reg_o[8];


--K82_reg_o[8] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[8]
--operation mode is normal

K82_reg_o[8]_lut_out = CB1L94;
K82_reg_o[8] = DFFEA(K82_reg_o[8]_lut_out, RB1__clk1, rst_n, , QB1L461, , );


--K23_reg_o[8] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[8]
--operation mode is normal

K23_reg_o[8]_lut_out = CB1L94;
K23_reg_o[8] = DFFEA(K23_reg_o[8]_lut_out, RB1__clk1, rst_n, , QB1L291, , );


--QB1L44 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[8]~4685
--operation mode is normal

QB1L44 = A1L282 & (CB1L4 & K82_reg_o[8] # !CB1L4 & K23_reg_o[8]);


--QB1L54 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[8]~4686
--operation mode is normal

QB1L54 = K72_reg_o[8] & (A1L472 # K13_reg_o[8] & A1L572) # !K72_reg_o[8] & K13_reg_o[8] & A1L572;


--K92_reg_o[8] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[8]
--operation mode is normal

K92_reg_o[8]_lut_out = CB1L94;
K92_reg_o[8] = DFFEA(K92_reg_o[8]_lut_out, RB1__clk1, !QB1_init_window_rst, , QB1L671, , );


--K33_reg_o[8] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[8]
--operation mode is normal

K33_reg_o[8]_lut_out = CB1L94;
K33_reg_o[8] = DFFEA(K33_reg_o[8]_lut_out, RB1__clk1, rst_n, , QB1L391, , );


--QB1L64 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[8]~4687
--operation mode is normal

QB1L64 = A1L372 & (K33_reg_o[8] # A1L672 & K92_reg_o[8]) # !A1L372 & A1L672 & K92_reg_o[8];


--K43_reg_o[8] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[8]
--operation mode is normal

K43_reg_o[8]_lut_out = CB1L94;
K43_reg_o[8] = DFFEA(K43_reg_o[8]_lut_out, RB1__clk1, rst_n, , QB1L491, , );


--K03_reg_o[8] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[8]
--operation mode is normal

K03_reg_o[8]_lut_out = CB1L94;
K03_reg_o[8] = DFFEA(K03_reg_o[8]_lut_out, RB1__clk1, rst_n, , QB1L971, , );


--QB1L74 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[8]~4688
--operation mode is normal

QB1L74 = A1L872 & (K03_reg_o[8] # A1L772 & K43_reg_o[8]) # !A1L872 & A1L772 & K43_reg_o[8];


--QB1L84 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[8]~4689
--operation mode is normal

QB1L84 = QB1L44 # QB1L54 # QB1L64 # QB1L74;


--CB1L811 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[8]~10517
--operation mode is normal

CB1L811 = CB1L341 & (QB1L84 # CB1L241 & CB1L711) # !CB1L341 & CB1L241 & CB1L711;


--K41_reg_o[0] is dispatch:cmd0|reg:cmd1|reg_o[0]
--operation mode is normal

K41_reg_o[0]_lut_out = AB1L741Q & K02_reg_o[0];
K41_reg_o[0] = DFFEA(K41_reg_o[0]_lut_out, RB1__clk0, rst_n, , !C1L3Q, , );


--S4_q_b[0] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S4_q_b[0]_PORT_A_data_in = CB1L14;
S4_q_b[0]_PORT_A_data_in_reg = DFFE(S4_q_b[0]_PORT_A_data_in, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S4_q_b[0]_PORT_A_address_reg = DFFE(S4_q_b[0]_PORT_A_address, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_B_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S4_q_b[0]_PORT_B_address_reg = DFFE(S4_q_b[0]_PORT_B_address, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_A_write_enable = J1L6;
S4_q_b[0]_PORT_A_write_enable_reg = DFFE(S4_q_b[0]_PORT_A_write_enable, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_B_read_enable = VCC;
S4_q_b[0]_PORT_B_read_enable_reg = DFFE(S4_q_b[0]_PORT_B_read_enable, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_clock_0 = RB1__clk1;
S4_q_b[0]_PORT_B_data_out = MEMORY(S4_q_b[0]_PORT_A_data_in_reg, , S4_q_b[0]_PORT_A_address_reg, S4_q_b[0]_PORT_B_address_reg, S4_q_b[0]_PORT_A_write_enable_reg, S4_q_b[0]_PORT_B_read_enable_reg, , , S4_q_b[0]_clock_0, , , , , );
S4_q_b[0] = S4_q_b[0]_PORT_B_data_out[0];


--S2_q_b[0] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S2_q_b[0]_PORT_A_data_in = CB1L14;
S2_q_b[0]_PORT_A_data_in_reg = DFFE(S2_q_b[0]_PORT_A_data_in, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S2_q_b[0]_PORT_A_address_reg = DFFE(S2_q_b[0]_PORT_A_address, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_B_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S2_q_b[0]_PORT_B_address_reg = DFFE(S2_q_b[0]_PORT_B_address, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_A_write_enable = J1L5;
S2_q_b[0]_PORT_A_write_enable_reg = DFFE(S2_q_b[0]_PORT_A_write_enable, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_B_read_enable = VCC;
S2_q_b[0]_PORT_B_read_enable_reg = DFFE(S2_q_b[0]_PORT_B_read_enable, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_clock_0 = RB1__clk1;
S2_q_b[0]_PORT_B_data_out = MEMORY(S2_q_b[0]_PORT_A_data_in_reg, , S2_q_b[0]_PORT_A_address_reg, S2_q_b[0]_PORT_B_address_reg, S2_q_b[0]_PORT_A_write_enable_reg, S2_q_b[0]_PORT_B_read_enable_reg, , , S2_q_b[0]_clock_0, , , , , );
S2_q_b[0] = S2_q_b[0]_PORT_B_data_out[0];


--CB1L98 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[0]~10518
--operation mode is normal

CB1L98 = S4_q_b[0] & (A1L272 # S2_q_b[0] & A1L972) # !S4_q_b[0] & S2_q_b[0] & A1L972;


--CB1L09 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[0]~10519
--operation mode is normal

CB1L09 = CB1L241 & (CB1L98 # A1L382 & K21_reg_o[0]);


--E1L11Q is leds:leds_slave|pres_state~22
--operation mode is normal

E1L11Q_lut_out = E1L61 & !E1L9Q & (!CB1L97 # !CB1L57Q);
E1L11Q = DFFEA(E1L11Q_lut_out, RB1__clk0, rst_n, , , , );


--CB1L19 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[0]~10520
--operation mode is normal

CB1L19 = E1_led_data[0] & E1L61 & E1L11Q & !CB1L08;


--K82_reg_o[0] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[0]
--operation mode is normal

K82_reg_o[0]_lut_out = CB1L14;
K82_reg_o[0] = DFFEA(K82_reg_o[0]_lut_out, RB1__clk1, rst_n, , QB1L461, , );


--K23_reg_o[0] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[0]
--operation mode is normal

K23_reg_o[0]_lut_out = CB1L14;
K23_reg_o[0] = DFFEA(K23_reg_o[0]_lut_out, RB1__clk1, rst_n, , QB1L291, , );


--QB1L4 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[0]~4690
--operation mode is normal

QB1L4 = A1L282 & (CB1L4 & K82_reg_o[0] # !CB1L4 & K23_reg_o[0]);


--K72_reg_o[0] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[0]
--operation mode is normal

K72_reg_o[0]_lut_out = CB1L14;
K72_reg_o[0] = DFFEA(K72_reg_o[0]_lut_out, RB1__clk1, rst_n, , QB1L1, , );


--QB1L5 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[0]~4691
--operation mode is normal

QB1L5 = K13_reg_o[0] & (A1L572 # A1L472 & K72_reg_o[0]) # !K13_reg_o[0] & A1L472 & K72_reg_o[0];


--K92_reg_o[0] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[0]
--operation mode is normal

K92_reg_o[0]_lut_out = CB1L14;
K92_reg_o[0] = DFFEA(K92_reg_o[0]_lut_out, RB1__clk1, !QB1_init_window_rst, , QB1L671, , );


--K33_reg_o[0] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[0]
--operation mode is normal

K33_reg_o[0]_lut_out = CB1L14;
K33_reg_o[0] = DFFEA(K33_reg_o[0]_lut_out, RB1__clk1, rst_n, , QB1L391, , );


--QB1L6 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[0]~4692
--operation mode is normal

QB1L6 = A1L372 & (K33_reg_o[0] # A1L672 & K92_reg_o[0]) # !A1L372 & A1L672 & K92_reg_o[0];


--K43_reg_o[0] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[0]
--operation mode is normal

K43_reg_o[0]_lut_out = CB1L14;
K43_reg_o[0] = DFFEA(K43_reg_o[0]_lut_out, RB1__clk1, rst_n, , QB1L491, , );


--K03_reg_o[0] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[0]
--operation mode is normal

K03_reg_o[0]_lut_out = CB1L14;
K03_reg_o[0] = DFFEA(K03_reg_o[0]_lut_out, RB1__clk1, rst_n, , QB1L971, , );


--QB1L7 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[0]~4693
--operation mode is normal

QB1L7 = A1L872 & (K03_reg_o[0] # A1L772 & K43_reg_o[0]) # !A1L872 & A1L772 & K43_reg_o[0];


--QB1L8 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[0]~4694
--operation mode is normal

QB1L8 = QB1L4 # QB1L5 # QB1L6 # QB1L7;


--CB1L29 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[0]~10521
--operation mode is normal

CB1L29 = CB1L09 # CB1L19 # CB1L341 & QB1L8;


--K32_reg_o[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:temp_byte1|reg_o[5]
--operation mode is normal

K32_reg_o[5]_lut_out = HB1L6;
K32_reg_o[5] = DFFEA(K32_reg_o[5]_lut_out, RB1__clk0, rst_n, , EB1L31, , );


--K12_reg_o[14] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:rx_buffer|reg_o[14]
--operation mode is normal

K12_reg_o[14]_lut_out = K32_reg_o[6];
K12_reg_o[14] = DFFEA(K12_reg_o[14]_lut_out, RB1__clk0, rst_n, , EB1L2, , );


--K32_reg_o[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:temp_byte1|reg_o[4]
--operation mode is normal

K32_reg_o[4]_lut_out = HB1L5;
K32_reg_o[4] = DFFEA(K32_reg_o[4]_lut_out, RB1__clk0, rst_n, , EB1L31, , );


--K32_reg_o[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:temp_byte1|reg_o[3]
--operation mode is normal

K32_reg_o[3]_lut_out = HB1L4;
K32_reg_o[3] = DFFEA(K32_reg_o[3]_lut_out, RB1__clk0, rst_n, , EB1L31, , );


--K32_reg_o[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:temp_byte1|reg_o[2]
--operation mode is normal

K32_reg_o[2]_lut_out = HB1L3;
K32_reg_o[2] = DFFEA(K32_reg_o[2]_lut_out, RB1__clk0, rst_n, , EB1L31, , );


--K32_reg_o[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:temp_byte1|reg_o[1]
--operation mode is normal

K32_reg_o[1]_lut_out = HB1L2;
K32_reg_o[1] = DFFEA(K32_reg_o[1]_lut_out, RB1__clk0, rst_n, , EB1L31, , );


--K32_reg_o[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:temp_byte1|reg_o[0]
--operation mode is normal

K32_reg_o[0]_lut_out = HB1L1;
K32_reg_o[0] = DFFEA(K32_reg_o[0]_lut_out, RB1__clk0, rst_n, , EB1L31, , );


--K22_reg_o[7] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:temp_byte0|reg_o[7]
--operation mode is normal

K22_reg_o[7]_lut_out = HB1L8;
K22_reg_o[7] = DFFEA(K22_reg_o[7]_lut_out, RB1__clk0, rst_n, , EB1L21, , );


--K22_reg_o[6] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:temp_byte0|reg_o[6]
--operation mode is normal

K22_reg_o[6]_lut_out = HB1L7;
K22_reg_o[6] = DFFEA(K22_reg_o[6]_lut_out, RB1__clk0, rst_n, , EB1L21, , );


--K12_reg_o[15] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:rx_buffer|reg_o[15]
--operation mode is normal

K12_reg_o[15]_lut_out = K32_reg_o[7];
K12_reg_o[15] = DFFEA(K12_reg_o[15]_lut_out, RB1__clk0, rst_n, , EB1L2, , );


--L2L9 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~5
--operation mode is arithmetic

L2L9_carry_eqn = L2L8;
L2L9 = L2_count[4] $ !L2L9_carry_eqn;

--L2L01 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~5COUT
--operation mode is arithmetic

L2L01 = CARRY(L2_count[4] & !L2L8);


--L2L7 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~4
--operation mode is arithmetic

L2L7_carry_eqn = L2L6;
L2L7 = L2_count[3] $ L2L7_carry_eqn;

--L2L8 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~4COUT
--operation mode is arithmetic

L2L8 = CARRY(!L2L6 # !L2_count[3]);


--L2L5 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~3
--operation mode is arithmetic

L2L5_carry_eqn = L2L4;
L2L5 = L2_count[2] $ !L2L5_carry_eqn;

--L2L6 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~3COUT
--operation mode is arithmetic

L2L6 = CARRY(L2_count[2] & !L2L4);


--L2L11 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~6
--operation mode is normal

L2L11_carry_eqn = L2L01;
L2L11 = L2_count[5] $ L2L11_carry_eqn;


--L2L3 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~2
--operation mode is arithmetic

L2L3_carry_eqn = L2L2;
L2L3 = L2_count[1] $ L2L3_carry_eqn;

--L2L4 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~2COUT
--operation mode is arithmetic

L2L4 = CARRY(!L2L2 # !L2_count[1]);


--L2L1 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~1
--operation mode is arithmetic

L2L1 = !L2_count[0];

--L2L2 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~1COUT
--operation mode is arithmetic

L2L2 = CARRY(L2_count[0]);


--K42_reg_o[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:temp_byte2|reg_o[0]
--operation mode is normal

K42_reg_o[0]_lut_out = HB1L1;
K42_reg_o[0] = DFFEA(K42_reg_o[0]_lut_out, RB1__clk0, rst_n, , EB1L41, , );


--C1L2 is dispatch:cmd0|next_state.reply~18
--operation mode is normal

C1L2 = AB1L841Q & (C1L6Q & !BB1L721Q # !C1L3Q) # !AB1L841Q & C1L6Q & !BB1L721Q;


--K42_reg_o[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:temp_byte2|reg_o[2]
--operation mode is normal

K42_reg_o[2]_lut_out = HB1L3;
K42_reg_o[2] = DFFEA(K42_reg_o[2]_lut_out, RB1__clk0, rst_n, , EB1L41, , );


--K42_reg_o[6] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:temp_byte2|reg_o[6]
--operation mode is normal

K42_reg_o[6]_lut_out = HB1L7;
K42_reg_o[6] = DFFEA(K42_reg_o[6]_lut_out, RB1__clk0, rst_n, , EB1L41, , );


--K42_reg_o[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:temp_byte2|reg_o[3]
--operation mode is normal

K42_reg_o[3]_lut_out = HB1L4;
K42_reg_o[3] = DFFEA(K42_reg_o[3]_lut_out, RB1__clk0, rst_n, , EB1L41, , );


--K42_reg_o[7] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:temp_byte2|reg_o[7]
--operation mode is normal

K42_reg_o[7]_lut_out = HB1L8;
K42_reg_o[7] = DFFEA(K42_reg_o[7]_lut_out, RB1__clk0, rst_n, , EB1L41, , );


--K42_reg_o[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:temp_byte2|reg_o[4]
--operation mode is normal

K42_reg_o[4]_lut_out = HB1L5;
K42_reg_o[4] = DFFEA(K42_reg_o[4]_lut_out, RB1__clk0, rst_n, , EB1L41, , );


--K42_reg_o[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:temp_byte2|reg_o[5]
--operation mode is normal

K42_reg_o[5]_lut_out = HB1L6;
K42_reg_o[5] = DFFEA(K42_reg_o[5]_lut_out, RB1__clk0, rst_n, , EB1L41, , );


--K42_reg_o[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:temp_byte2|reg_o[1]
--operation mode is normal

K42_reg_o[1]_lut_out = HB1L2;
K42_reg_o[1] = DFFEA(K42_reg_o[1]_lut_out, RB1__clk0, rst_n, , EB1L41, , );


--V1_ir_loaded_address_reg[3] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]
--operation mode is normal

V1_ir_loaded_address_reg[3] = AMPP_FUNCTION(!A1L5, Y1_safe_q[3], !SB1_Q[0], V1L21);


--VB1_state[13] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[13]
--operation mode is normal

VB1_state[13] = AMPP_FUNCTION(!A1L5, A1L7, VB1_state[12], VB1_state[13], VCC);


--HB1L21Q is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|pres_state~22
--operation mode is normal

HB1L21Q_lut_out = HB1L21Q & (HB1L11Q & !HB1L31 # !EB1L9Q) # !HB1L21Q & HB1L11Q & !HB1L31;
HB1L21Q = DFFEA(HB1L21Q_lut_out, RB1__clk2, rst_n, , , , );


--GB2_reg[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|shift_reg:rx_buffer|reg[1]
--operation mode is normal

GB2_reg[1]_lut_out = GB2_reg[2] & HB1L01Q;
GB2_reg[1] = DFFEA(GB2_reg[1]_lut_out, RB1__clk2, rst_n, , HB1L9, , );


--HB1L1 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|dat_o[0]~14
--operation mode is normal

HB1L1 = HB1L21Q & GB2_reg[1];


--EB1L21 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|temp_byte0_ld~0
--operation mode is normal

EB1L21 = !L5_count[1] & !L5_count[0] & EB1L8Q;


--EB1L7Q is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|pres_state~21
--operation mode is normal

EB1L7Q_lut_out = EB1L5 # EB1L9Q & !EB1L3 # !EB1L6Q;
EB1L7Q = DFFEA(EB1L7Q_lut_out, RB1__clk0, rst_n, , , , );


--EB1L6Q is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|pres_state~20
--operation mode is normal

EB1L6Q_lut_out = HB1L21Q # !EB1L11Q;
EB1L6Q = DFFEA(EB1L6Q_lut_out, RB1__clk0, rst_n, , , , );


--EB1L9Q is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|pres_state~23
--operation mode is normal

EB1L9Q_lut_out = EB1L8Q;
EB1L9Q = DFFEA(EB1L9Q_lut_out, RB1__clk0, rst_n, , , , );


--EB1_byte_count_ena is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|byte_count_ena
--operation mode is normal

EB1_byte_count_ena = EB1L9Q # !EB1L6Q;


--EB1L3 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|data_out_ld~9
--operation mode is normal

EB1L3 = L5_count[1] & L5_count[0];


--EB1L4 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|next_state.ready~8
--operation mode is normal

EB1L4 = !AB1L89Q & !AB1L301Q & !AB1L101Q;


--GB2_reg[7] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|shift_reg:rx_buffer|reg[7]
--operation mode is normal

GB2_reg[7]_lut_out = GB2_reg[8] & HB1L01Q;
GB2_reg[7] = DFFEA(GB2_reg[7]_lut_out, RB1__clk2, rst_n, , HB1L9, , );


--HB1L7 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|dat_o[6]~8
--operation mode is normal

HB1L7 = HB1L21Q & GB2_reg[7];


--GB2_reg[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|shift_reg:rx_buffer|reg[5]
--operation mode is normal

GB2_reg[5]_lut_out = GB2_reg[6] & HB1L01Q;
GB2_reg[5] = DFFEA(GB2_reg[5]_lut_out, RB1__clk2, rst_n, , HB1L9, , );


--HB1L5 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|dat_o[4]~10
--operation mode is normal

HB1L5 = HB1L21Q & GB2_reg[5];


--GB2_reg[6] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|shift_reg:rx_buffer|reg[6]
--operation mode is normal

GB2_reg[6]_lut_out = GB2_reg[7] & HB1L01Q;
GB2_reg[6] = DFFEA(GB2_reg[6]_lut_out, RB1__clk2, rst_n, , HB1L9, , );


--HB1L6 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|dat_o[5]~9
--operation mode is normal

HB1L6 = HB1L21Q & GB2_reg[6];


--GB2_reg[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|shift_reg:rx_buffer|reg[4]
--operation mode is normal

GB2_reg[4]_lut_out = GB2_reg[5] & HB1L01Q;
GB2_reg[4] = DFFEA(GB2_reg[4]_lut_out, RB1__clk2, rst_n, , HB1L9, , );


--HB1L4 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|dat_o[3]~11
--operation mode is normal

HB1L4 = HB1L21Q & GB2_reg[4];


--GB2_reg[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|shift_reg:rx_buffer|reg[3]
--operation mode is normal

GB2_reg[3]_lut_out = GB2_reg[4] & HB1L01Q;
GB2_reg[3] = DFFEA(GB2_reg[3]_lut_out, RB1__clk2, rst_n, , HB1L9, , );


--HB1L3 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|dat_o[2]~12
--operation mode is normal

HB1L3 = HB1L21Q & GB2_reg[3];


--GB2_reg[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|shift_reg:rx_buffer|reg[2]
--operation mode is normal

GB2_reg[2]_lut_out = GB2_reg[3] & HB1L01Q;
GB2_reg[2] = DFFEA(GB2_reg[2]_lut_out, RB1__clk2, rst_n, , HB1L9, , );


--HB1L2 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|dat_o[1]~13
--operation mode is normal

HB1L2 = HB1L21Q & GB2_reg[2];


--GB2_reg[8] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|shift_reg:rx_buffer|reg[8]
--operation mode is normal

GB2_reg[8]_lut_out = HB1L01Q & GB2_reg[9];
GB2_reg[8] = DFFEA(GB2_reg[8]_lut_out, RB1__clk2, rst_n, , HB1L9, , );


--HB1L8 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|dat_o[7]~15
--operation mode is normal

HB1L8 = HB1L21Q & GB2_reg[8];


--K81_reg_o[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[0]
--operation mode is normal

K81_reg_o[0]_lut_out = K12_reg_o[0] & (K12_reg_o[13] # K12_reg_o[14] # K12_reg_o[15]);
K81_reg_o[0] = DFFEA(K81_reg_o[0]_lut_out, RB1__clk0, rst_n, , AB1L89Q, , );


--K81_reg_o[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[1]
--operation mode is normal

K81_reg_o[1]_lut_out = K12_reg_o[1] & (K12_reg_o[13] # K12_reg_o[14] # K12_reg_o[15]);
K81_reg_o[1] = DFFEA(K81_reg_o[1]_lut_out, RB1__clk0, rst_n, , AB1L89Q, , );


--K81_reg_o[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[2]
--operation mode is normal

K81_reg_o[2]_lut_out = K12_reg_o[2] & (K12_reg_o[13] # K12_reg_o[14] # K12_reg_o[15]);
K81_reg_o[2] = DFFEA(K81_reg_o[2]_lut_out, RB1__clk0, rst_n, , AB1L89Q, , );


--K81_reg_o[7] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[7]
--operation mode is normal

K81_reg_o[7]_lut_out = K12_reg_o[7] & (K12_reg_o[13] # K12_reg_o[14] # K12_reg_o[15]);
K81_reg_o[7] = DFFEA(K81_reg_o[7]_lut_out, RB1__clk0, rst_n, , AB1L89Q, , );


--K81_reg_o[6] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[6]
--operation mode is normal

K81_reg_o[6]_lut_out = K12_reg_o[6] & (K12_reg_o[13] # K12_reg_o[14] # K12_reg_o[15]);
K81_reg_o[6] = DFFEA(K81_reg_o[6]_lut_out, RB1__clk0, rst_n, , AB1L89Q, , );


--K81_reg_o[9] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[9]
--operation mode is normal

K81_reg_o[9]_lut_out = K12_reg_o[9] & (K12_reg_o[13] # K12_reg_o[14] # K12_reg_o[15]);
K81_reg_o[9] = DFFEA(K81_reg_o[9]_lut_out, RB1__clk0, rst_n, , AB1L89Q, , );


--K81_reg_o[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[4]
--operation mode is normal

K81_reg_o[4]_lut_out = K12_reg_o[4] & (K12_reg_o[13] # K12_reg_o[14] # K12_reg_o[15]);
K81_reg_o[4] = DFFEA(K81_reg_o[4]_lut_out, RB1__clk0, rst_n, , AB1L89Q, , );


--K81_reg_o[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[3]
--operation mode is normal

K81_reg_o[3]_lut_out = K12_reg_o[3] & (K12_reg_o[13] # K12_reg_o[14] # K12_reg_o[15]);
K81_reg_o[3] = DFFEA(K81_reg_o[3]_lut_out, RB1__clk0, rst_n, , AB1L89Q, , );


--K81_reg_o[12] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[12]
--operation mode is normal

K81_reg_o[12]_lut_out = K12_reg_o[12] & (K12_reg_o[13] # K12_reg_o[14] # K12_reg_o[15]);
K81_reg_o[12] = DFFEA(K81_reg_o[12]_lut_out, RB1__clk0, rst_n, , AB1L89Q, , );


--K81_reg_o[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[5]
--operation mode is normal

K81_reg_o[5]_lut_out = K12_reg_o[5] & (K12_reg_o[13] # K12_reg_o[14] # K12_reg_o[15]);
K81_reg_o[5] = DFFEA(K81_reg_o[5]_lut_out, RB1__clk0, rst_n, , AB1L89Q, , );


--K81_reg_o[10] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[10]
--operation mode is normal

K81_reg_o[10]_lut_out = K12_reg_o[10] & (K12_reg_o[13] # K12_reg_o[14] # K12_reg_o[15]);
K81_reg_o[10] = DFFEA(K81_reg_o[10]_lut_out, RB1__clk0, rst_n, , AB1L89Q, , );


--K81_reg_o[11] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[11]
--operation mode is normal

K81_reg_o[11]_lut_out = K12_reg_o[11] & (K12_reg_o[13] # K12_reg_o[14] # K12_reg_o[15]);
K81_reg_o[11] = DFFEA(K81_reg_o[11]_lut_out, RB1__clk0, rst_n, , AB1L89Q, , );


--K81_reg_o[8] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[8]
--operation mode is normal

K81_reg_o[8]_lut_out = K12_reg_o[8] & (K12_reg_o[13] # K12_reg_o[14] # K12_reg_o[15]);
K81_reg_o[8] = DFFEA(K81_reg_o[8]_lut_out, RB1__clk0, rst_n, , AB1L89Q, , );


--AB1L59 is dispatch:cmd0|dispatch_cmd_receive:receiver|cmd_valid~100
--operation mode is normal

AB1L59 = AB1L39 & AB1L49 & !K02_reg_o[31];


--AB1L731 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_next_state.skip_cmd~49
--operation mode is normal

AB1L731 = AB1L641Q & (AB1L441Q & !AB1L59 # !AB1L001Q) # !AB1L641Q & AB1L441Q & !AB1L59;


--K72_reg_o[3] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[3]
--operation mode is normal

K72_reg_o[3]_lut_out = CB1L44;
K72_reg_o[3] = DFFEA(K72_reg_o[3]_lut_out, RB1__clk1, rst_n, , QB1L1, , );


--PB1L5 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~6
--operation mode is arithmetic

PB1L5_carry_eqn = PB1L4;
PB1L5 = K72_reg_o[2] $ PB1L5_carry_eqn;

--PB1L6 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~6COUT
--operation mode is arithmetic

PB1L6 = CARRY(K72_reg_o[2] # !PB1L4);


--PB1L27 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~244
--operation mode is arithmetic

PB1L27 = CARRY(Y31_safe_q[1] & (!PB1L07 # !PB1L3) # !Y31_safe_q[1] & !PB1L3 & !PB1L07);


--V1_ram_rom_data_reg[9] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]
--operation mode is normal

V1_ram_rom_data_reg[9] = AMPP_FUNCTION(!A1L5, V1_ram_rom_data_reg[9], V1_ram_rom_data_reg[10], U1_q_b[9], V1L01, VCC, V1L9);


--U1_q_b[8] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_b[8]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
U1_q_b[8]_PORT_A_data_in = CB1L94;
U1_q_b[8]_PORT_A_data_in_reg = DFFE(U1_q_b[8]_PORT_A_data_in, U1_q_b[8]_clock_0, , , );
U1_q_b[8]_PORT_B_data_in = V1_ram_rom_data_reg[8];
U1_q_b[8]_PORT_B_data_in_reg = DFFE(U1_q_b[8]_PORT_B_data_in, U1_q_b[8]_clock_1, , , );
U1_q_b[8]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
U1_q_b[8]_PORT_A_address_reg = DFFE(U1_q_b[8]_PORT_A_address, U1_q_b[8]_clock_0, , , );
U1_q_b[8]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_b[8]_PORT_B_address_reg = DFFE(U1_q_b[8]_PORT_B_address, U1_q_b[8]_clock_1, , , );
U1_q_b[8]_PORT_A_write_enable = J1L01;
U1_q_b[8]_PORT_A_write_enable_reg = DFFE(U1_q_b[8]_PORT_A_write_enable, U1_q_b[8]_clock_0, , , );
U1_q_b[8]_PORT_B_write_enable = V1L35;
U1_q_b[8]_PORT_B_write_enable_reg = DFFE(U1_q_b[8]_PORT_B_write_enable, U1_q_b[8]_clock_1, , , );
U1_q_b[8]_clock_0 = RB1__clk1;
U1_q_b[8]_clock_1 = !A1L5;
U1_q_b[8]_PORT_B_data_out = MEMORY(U1_q_b[8]_PORT_A_data_in_reg, U1_q_b[8]_PORT_B_data_in_reg, U1_q_b[8]_PORT_A_address_reg, U1_q_b[8]_PORT_B_address_reg, U1_q_b[8]_PORT_A_write_enable_reg, U1_q_b[8]_PORT_B_write_enable_reg, , , U1_q_b[8]_clock_0, U1_q_b[8]_clock_1, , , , );
U1_q_b[8] = U1_q_b[8]_PORT_B_data_out[0];


--SB2_Q[4] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]
--operation mode is normal

SB2_Q[4] = AMPP_FUNCTION(!A1L5, SB6_Q[4], !G1L2, G1L8);


--W2_WORD_SR[3] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[3]
--operation mode is normal

W2_WORD_SR[3] = AMPP_FUNCTION(!A1L5, W2L01, VB1_state[4], altera_internal_jtag, !W1_clear_signal, G1L4);


--W2L21 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|Mux~517
--operation mode is normal

W2L21 = AMPP_FUNCTION(W2_word_counter[0], W2_word_counter[1], W2_word_counter[2], W2_word_counter[3]);


--W1_WORD_SR[3] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]
--operation mode is normal

W1_WORD_SR[3] = AMPP_FUNCTION(!A1L5, G1L01, !W1_clear_signal, V1L8);


--W1L21 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|Mux~384
--operation mode is normal

W1L21 = AMPP_FUNCTION(W1_word_counter[0], W1_word_counter[1], W1_word_counter[2], W1_word_counter[4]);


--W1L1 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~1
--operation mode is arithmetic

W1L1 = AMPP_FUNCTION(W1_word_counter[0]);

--W1L2 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~1COUT
--operation mode is arithmetic

W1L2 = AMPP_FUNCTION(W1_word_counter[0]);


--W1L7 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~4
--operation mode is arithmetic

W1L7 = AMPP_FUNCTION(W1_word_counter[3], W1L6);

--W1L8 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~4COUT
--operation mode is arithmetic

W1L8 = AMPP_FUNCTION(W1_word_counter[3], W1L6);


--L7L11 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~6
--operation mode is normal

L7L11_carry_eqn = L7L01;
L7L11 = L7_count[5] $ L7L11_carry_eqn;


--L7L9 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~5
--operation mode is arithmetic

L7L9_carry_eqn = L7L8;
L7L9 = L7_count[4] $ !L7L9_carry_eqn;

--L7L01 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~5COUT
--operation mode is arithmetic

L7L01 = CARRY(L7_count[4] & !L7L8);


--L7L7 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~4
--operation mode is arithmetic

L7L7_carry_eqn = L7L6;
L7L7 = L7_count[3] $ L7L7_carry_eqn;

--L7L8 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~4COUT
--operation mode is arithmetic

L7L8 = CARRY(!L7L6 # !L7_count[3]);


--L7L5 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~3
--operation mode is arithmetic

L7L5_carry_eqn = L7L4;
L7L5 = L7_count[2] $ !L7L5_carry_eqn;

--L7L6 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~3COUT
--operation mode is arithmetic

L7L6 = CARRY(L7_count[2] & !L7L4);


--L7L3 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~2
--operation mode is arithmetic

L7L3_carry_eqn = L7L2;
L7L3 = L7_count[1] $ L7L3_carry_eqn;

--L7L4 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~2COUT
--operation mode is arithmetic

L7L4 = CARRY(!L7L2 # !L7_count[1]);


--L7L1 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~1
--operation mode is arithmetic

L7L1 = !L7_count[0];

--L7L2 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~1COUT
--operation mode is arithmetic

L7L2 = CARRY(L7_count[0]);


--GB5_reg[6] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_buffer|reg[6]
--operation mode is normal

GB5_reg[6]_lut_out = KB1L3Q & LB1L86Q & GB5L32 # !KB1L3Q & GB5_reg[7];
GB5_reg[6] = DFFEA(GB5_reg[6]_lut_out, KB1_tx_clk, rst_n, , KB1L2Q, , );


--MB1_q_b[12] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|altsyncram:fifo_storage|altsyncram_o221:auto_generated|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 32, Port B Logical Depth: 16, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB1_q_b[12]_PORT_A_data_in = BB1L78;
MB1_q_b[12]_PORT_A_data_in_reg = DFFE(MB1_q_b[12]_PORT_A_data_in, MB1_q_b[12]_clock_0, , , );
MB1_q_b[12]_PORT_A_address = BUS(Y8_safe_q[0], Y8_safe_q[1], Y8_safe_q[2], Y8_safe_q[3]);
MB1_q_b[12]_PORT_A_address_reg = DFFE(MB1_q_b[12]_PORT_A_address, MB1_q_b[12]_clock_0, , , );
MB1_q_b[12]_PORT_B_address = BUS(Y7_safe_q[0], Y7_safe_q[1], Y7_safe_q[2], Y7_safe_q[3]);
MB1_q_b[12]_PORT_B_address_reg = DFFE(MB1_q_b[12]_PORT_B_address, MB1_q_b[12]_clock_0, , , );
MB1_q_b[12]_PORT_A_write_enable = BB1L801;
MB1_q_b[12]_PORT_A_write_enable_reg = DFFE(MB1_q_b[12]_PORT_A_write_enable, MB1_q_b[12]_clock_0, , , );
MB1_q_b[12]_PORT_B_read_enable = VCC;
MB1_q_b[12]_PORT_B_read_enable_reg = DFFE(MB1_q_b[12]_PORT_B_read_enable, MB1_q_b[12]_clock_0, , , );
MB1_q_b[12]_clock_0 = RB1__clk1;
MB1_q_b[12]_PORT_B_data_out = MEMORY(MB1_q_b[12]_PORT_A_data_in_reg, , MB1_q_b[12]_PORT_A_address_reg, MB1_q_b[12]_PORT_B_address_reg, MB1_q_b[12]_PORT_A_write_enable_reg, MB1_q_b[12]_PORT_B_read_enable_reg, , , MB1_q_b[12]_clock_0, , , , , );
MB1_q_b[12] = MB1_q_b[12]_PORT_B_data_out[0];


--MB1_q_b[28] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|altsyncram:fifo_storage|altsyncram_o221:auto_generated|q_b[28]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 32, Port B Logical Depth: 16, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB1_q_b[28]_PORT_A_data_in = BB1L301;
MB1_q_b[28]_PORT_A_data_in_reg = DFFE(MB1_q_b[28]_PORT_A_data_in, MB1_q_b[28]_clock_0, , , );
MB1_q_b[28]_PORT_A_address = BUS(Y8_safe_q[0], Y8_safe_q[1], Y8_safe_q[2], Y8_safe_q[3]);
MB1_q_b[28]_PORT_A_address_reg = DFFE(MB1_q_b[28]_PORT_A_address, MB1_q_b[28]_clock_0, , , );
MB1_q_b[28]_PORT_B_address = BUS(Y7_safe_q[0], Y7_safe_q[1], Y7_safe_q[2], Y7_safe_q[3]);
MB1_q_b[28]_PORT_B_address_reg = DFFE(MB1_q_b[28]_PORT_B_address, MB1_q_b[28]_clock_0, , , );
MB1_q_b[28]_PORT_A_write_enable = BB1L801;
MB1_q_b[28]_PORT_A_write_enable_reg = DFFE(MB1_q_b[28]_PORT_A_write_enable, MB1_q_b[28]_clock_0, , , );
MB1_q_b[28]_PORT_B_read_enable = VCC;
MB1_q_b[28]_PORT_B_read_enable_reg = DFFE(MB1_q_b[28]_PORT_B_read_enable, MB1_q_b[28]_clock_0, , , );
MB1_q_b[28]_clock_0 = RB1__clk1;
MB1_q_b[28]_PORT_B_data_out = MEMORY(MB1_q_b[28]_PORT_A_data_in_reg, , MB1_q_b[28]_PORT_A_address_reg, MB1_q_b[28]_PORT_B_address_reg, MB1_q_b[28]_PORT_A_write_enable_reg, MB1_q_b[28]_PORT_B_read_enable_reg, , , MB1_q_b[28]_clock_0, , , , , );
MB1_q_b[28] = MB1_q_b[28]_PORT_B_data_out[0];


--MB1_q_b[20] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|altsyncram:fifo_storage|altsyncram_o221:auto_generated|q_b[20]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 32, Port B Logical Depth: 16, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB1_q_b[20]_PORT_A_data_in = BB1L59;
MB1_q_b[20]_PORT_A_data_in_reg = DFFE(MB1_q_b[20]_PORT_A_data_in, MB1_q_b[20]_clock_0, , , );
MB1_q_b[20]_PORT_A_address = BUS(Y8_safe_q[0], Y8_safe_q[1], Y8_safe_q[2], Y8_safe_q[3]);
MB1_q_b[20]_PORT_A_address_reg = DFFE(MB1_q_b[20]_PORT_A_address, MB1_q_b[20]_clock_0, , , );
MB1_q_b[20]_PORT_B_address = BUS(Y7_safe_q[0], Y7_safe_q[1], Y7_safe_q[2], Y7_safe_q[3]);
MB1_q_b[20]_PORT_B_address_reg = DFFE(MB1_q_b[20]_PORT_B_address, MB1_q_b[20]_clock_0, , , );
MB1_q_b[20]_PORT_A_write_enable = BB1L801;
MB1_q_b[20]_PORT_A_write_enable_reg = DFFE(MB1_q_b[20]_PORT_A_write_enable, MB1_q_b[20]_clock_0, , , );
MB1_q_b[20]_PORT_B_read_enable = VCC;
MB1_q_b[20]_PORT_B_read_enable_reg = DFFE(MB1_q_b[20]_PORT_B_read_enable, MB1_q_b[20]_clock_0, , , );
MB1_q_b[20]_clock_0 = RB1__clk1;
MB1_q_b[20]_PORT_B_data_out = MEMORY(MB1_q_b[20]_PORT_A_data_in_reg, , MB1_q_b[20]_PORT_A_address_reg, MB1_q_b[20]_PORT_B_address_reg, MB1_q_b[20]_PORT_A_write_enable_reg, MB1_q_b[20]_PORT_B_read_enable_reg, , , MB1_q_b[20]_clock_0, , , , , );
MB1_q_b[20] = MB1_q_b[20]_PORT_B_data_out[0];


--MB1_q_b[4] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|altsyncram:fifo_storage|altsyncram_o221:auto_generated|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 32, Port B Logical Depth: 16, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB1_q_b[4]_PORT_A_data_in = BB1L97;
MB1_q_b[4]_PORT_A_data_in_reg = DFFE(MB1_q_b[4]_PORT_A_data_in, MB1_q_b[4]_clock_0, , , );
MB1_q_b[4]_PORT_A_address = BUS(Y8_safe_q[0], Y8_safe_q[1], Y8_safe_q[2], Y8_safe_q[3]);
MB1_q_b[4]_PORT_A_address_reg = DFFE(MB1_q_b[4]_PORT_A_address, MB1_q_b[4]_clock_0, , , );
MB1_q_b[4]_PORT_B_address = BUS(Y7_safe_q[0], Y7_safe_q[1], Y7_safe_q[2], Y7_safe_q[3]);
MB1_q_b[4]_PORT_B_address_reg = DFFE(MB1_q_b[4]_PORT_B_address, MB1_q_b[4]_clock_0, , , );
MB1_q_b[4]_PORT_A_write_enable = BB1L801;
MB1_q_b[4]_PORT_A_write_enable_reg = DFFE(MB1_q_b[4]_PORT_A_write_enable, MB1_q_b[4]_clock_0, , , );
MB1_q_b[4]_PORT_B_read_enable = VCC;
MB1_q_b[4]_PORT_B_read_enable_reg = DFFE(MB1_q_b[4]_PORT_B_read_enable, MB1_q_b[4]_clock_0, , , );
MB1_q_b[4]_clock_0 = RB1__clk1;
MB1_q_b[4]_PORT_B_data_out = MEMORY(MB1_q_b[4]_PORT_A_data_in_reg, , MB1_q_b[4]_PORT_A_address_reg, MB1_q_b[4]_PORT_B_address_reg, MB1_q_b[4]_PORT_A_write_enable_reg, MB1_q_b[4]_PORT_B_read_enable_reg, , , MB1_q_b[4]_clock_0, , , , , );
MB1_q_b[4] = MB1_q_b[4]_PORT_B_data_out[0];


--GB5L02 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_buffer|reg~132
--operation mode is normal

GB5L02 = L9_count[1] & (MB1_q_b[20] # L9_count[0]) # !L9_count[1] & MB1_q_b[4] & !L9_count[0];


--GB5L12 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_buffer|reg~133
--operation mode is normal

GB5L12 = GB5L02 & (MB1_q_b[28] # !L9_count[0]) # !GB5L02 & MB1_q_b[12] & L9_count[0];


--GB4_reg[19] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[19]
--operation mode is normal

GB4_reg[19]_lut_out = GB4L06 # GB4L16 # GB4L43 & K51_reg_o[19];
GB4_reg[19] = DFFEA(GB4_reg[19]_lut_out, RB1__clk0, rst_n, , BB1L021, , );


--FB2_crc_reg[13] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[13]
--operation mode is normal

FB2_crc_reg[13]_lut_out = !BB1L66Q & (GB4_reg[0] $ FB2_crc_reg[32] $ FB2_crc_reg[12]);
FB2_crc_reg[13] = DFFEA(FB2_crc_reg[13]_lut_out, RB1__clk0, rst_n, , BB1_crc_ena, , );


--BB1L49 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[19]~685
--operation mode is normal

BB1L49 = BB1L221 & GB4_reg[19] # !BB1L221 & FB2L84 & FB2_crc_reg[13];


--GB4_reg[27] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[27]
--operation mode is normal

GB4_reg[27]_lut_out = GB4L26 # GB4L36 # GB4L43 & K51_reg_o[27];
GB4_reg[27] = DFFEA(GB4_reg[27]_lut_out, RB1__clk0, rst_n, , BB1L021, , );


--FB2_crc_reg[5] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[5]
--operation mode is normal

FB2_crc_reg[5]_lut_out = !BB1L66Q & (GB4_reg[0] $ FB2_crc_reg[32] $ FB2_crc_reg[4]);
FB2_crc_reg[5] = DFFEA(FB2_crc_reg[5]_lut_out, RB1__clk0, rst_n, , BB1_crc_ena, , );


--BB1L201 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[27]~686
--operation mode is normal

BB1L201 = BB1L221 & GB4_reg[27] # !BB1L221 & FB2L84 & FB2_crc_reg[5];


--GB4_reg[11] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[11]
--operation mode is normal

GB4_reg[11]_lut_out = GB4L46 # GB4L56 # GB4L43 & K51_reg_o[11];
GB4_reg[11] = DFFEA(GB4_reg[11]_lut_out, RB1__clk0, rst_n, , BB1L021, , );


--FB2_crc_reg[21] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[21]
--operation mode is normal

FB2_crc_reg[21]_lut_out = FB2_crc_reg[20] & !BB1L66Q;
FB2_crc_reg[21] = DFFEA(FB2_crc_reg[21]_lut_out, RB1__clk0, rst_n, , BB1_crc_ena, , );


--BB1L68 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[11]~687
--operation mode is normal

BB1L68 = BB1L221 & GB4_reg[11] # !BB1L221 & FB2L84 & FB2_crc_reg[21];


--GB4_reg[3] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[3]
--operation mode is normal

GB4_reg[3]_lut_out = GB4L66 # GB4L76 # GB4L43 & K51_reg_o[3];
GB4_reg[3] = DFFEA(GB4_reg[3]_lut_out, RB1__clk0, rst_n, , BB1L021, , );


--FB2_crc_reg[29] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[29]
--operation mode is normal

FB2_crc_reg[29]_lut_out = FB2_crc_reg[28] & !BB1L66Q;
FB2_crc_reg[29] = DFFEA(FB2_crc_reg[29]_lut_out, RB1__clk0, rst_n, , BB1_crc_ena, , );


--BB1L87 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[3]~688
--operation mode is normal

BB1L87 = BB1L221 & GB4_reg[3] # !BB1L221 & FB2L84 & FB2_crc_reg[29];


--K61_reg_o[10] is dispatch:cmd0|reg:reply1|reg_o[10]
--operation mode is normal

K61_reg_o[10]_lut_out = K41_reg_o[10];
K61_reg_o[10] = DFFEA(K61_reg_o[10]_lut_out, RB1__clk0, rst_n, , , , );


--DB2_q_b[10] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB2_q_b[10]_PORT_A_data_in = CB1L421;
DB2_q_b[10]_PORT_A_data_in_reg = DFFE(DB2_q_b[10]_PORT_A_data_in, DB2_q_b[10]_clock_0, , , );
DB2_q_b[10]_PORT_A_address = BUS(CB1L38, CB1L48, CB1L58, CB1L68, CB1L78, CB1L88);
DB2_q_b[10]_PORT_A_address_reg = DFFE(DB2_q_b[10]_PORT_A_address, DB2_q_b[10]_clock_0, , , );
DB2_q_b[10]_PORT_B_address = BUS(Y9L13, BB1L1, BB1L2, BB1L4, BB1L5, BB1L6);
DB2_q_b[10]_PORT_B_address_reg = DFFE(DB2_q_b[10]_PORT_B_address, DB2_q_b[10]_clock_0, , , );
DB2_q_b[10]_PORT_A_write_enable = CB1_reply_buf_wren_o;
DB2_q_b[10]_PORT_A_write_enable_reg = DFFE(DB2_q_b[10]_PORT_A_write_enable, DB2_q_b[10]_clock_0, , , );
DB2_q_b[10]_PORT_B_read_enable = VCC;
DB2_q_b[10]_PORT_B_read_enable_reg = DFFE(DB2_q_b[10]_PORT_B_read_enable, DB2_q_b[10]_clock_0, , , );
DB2_q_b[10]_clock_0 = RB1__clk1;
DB2_q_b[10]_PORT_B_data_out = MEMORY(DB2_q_b[10]_PORT_A_data_in_reg, , DB2_q_b[10]_PORT_A_address_reg, DB2_q_b[10]_PORT_B_address_reg, DB2_q_b[10]_PORT_A_write_enable_reg, DB2_q_b[10]_PORT_B_read_enable_reg, , , DB2_q_b[10]_clock_0, , , , , );
DB2_q_b[10] = DB2_q_b[10]_PORT_B_data_out[0];


--GB4L25 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6036
--operation mode is normal

GB4L25 = GB4L53 & (BB1L26 & K61_reg_o[10] # !BB1L26 & DB2_q_b[10]);


--GB4L35 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6037
--operation mode is normal

GB4L35 = GB4_reg[11] & !BB1L66Q & !BB1L96Q;


--K61_reg_o[26] is dispatch:cmd0|reg:reply1|reg_o[26]
--operation mode is normal

K61_reg_o[26]_lut_out = K41_reg_o[26];
K61_reg_o[26] = DFFEA(K61_reg_o[26]_lut_out, RB1__clk0, rst_n, , , , );


--DB2_q_b[26] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[26]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB2_q_b[26]_PORT_A_data_in = CB1L471;
DB2_q_b[26]_PORT_A_data_in_reg = DFFE(DB2_q_b[26]_PORT_A_data_in, DB2_q_b[26]_clock_0, , , );
DB2_q_b[26]_PORT_A_address = BUS(CB1L38, CB1L48, CB1L58, CB1L68, CB1L78, CB1L88);
DB2_q_b[26]_PORT_A_address_reg = DFFE(DB2_q_b[26]_PORT_A_address, DB2_q_b[26]_clock_0, , , );
DB2_q_b[26]_PORT_B_address = BUS(Y9L13, BB1L1, BB1L2, BB1L4, BB1L5, BB1L6);
DB2_q_b[26]_PORT_B_address_reg = DFFE(DB2_q_b[26]_PORT_B_address, DB2_q_b[26]_clock_0, , , );
DB2_q_b[26]_PORT_A_write_enable = CB1_reply_buf_wren_o;
DB2_q_b[26]_PORT_A_write_enable_reg = DFFE(DB2_q_b[26]_PORT_A_write_enable, DB2_q_b[26]_clock_0, , , );
DB2_q_b[26]_PORT_B_read_enable = VCC;
DB2_q_b[26]_PORT_B_read_enable_reg = DFFE(DB2_q_b[26]_PORT_B_read_enable, DB2_q_b[26]_clock_0, , , );
DB2_q_b[26]_clock_0 = RB1__clk1;
DB2_q_b[26]_PORT_B_data_out = MEMORY(DB2_q_b[26]_PORT_A_data_in_reg, , DB2_q_b[26]_PORT_A_address_reg, DB2_q_b[26]_PORT_B_address_reg, DB2_q_b[26]_PORT_A_write_enable_reg, DB2_q_b[26]_PORT_B_read_enable_reg, , , DB2_q_b[26]_clock_0, , , , , );
DB2_q_b[26] = DB2_q_b[26]_PORT_B_data_out[0];


--GB4L45 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6039
--operation mode is normal

GB4L45 = GB4L53 & (BB1L26 & K61_reg_o[26] # !BB1L26 & DB2_q_b[26]);


--GB4L55 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6040
--operation mode is normal

GB4L55 = GB4_reg[27] & !BB1L66Q & !BB1L96Q;


--K51_reg_o[26] is dispatch:cmd0|reg:reply0|reg_o[26]
--operation mode is normal

K51_reg_o[26]_lut_out = K31_reg_o[26];
K51_reg_o[26] = DFFEA(K51_reg_o[26]_lut_out, RB1__clk0, rst_n, , , , );


--K61_reg_o[18] is dispatch:cmd0|reg:reply1|reg_o[18]
--operation mode is normal

K61_reg_o[18]_lut_out = K41_reg_o[18];
K61_reg_o[18] = DFFEA(K61_reg_o[18]_lut_out, RB1__clk0, rst_n, , , , );


--DB2_q_b[18] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[18]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB2_q_b[18]_PORT_A_data_in = CB1L051;
DB2_q_b[18]_PORT_A_data_in_reg = DFFE(DB2_q_b[18]_PORT_A_data_in, DB2_q_b[18]_clock_0, , , );
DB2_q_b[18]_PORT_A_address = BUS(CB1L38, CB1L48, CB1L58, CB1L68, CB1L78, CB1L88);
DB2_q_b[18]_PORT_A_address_reg = DFFE(DB2_q_b[18]_PORT_A_address, DB2_q_b[18]_clock_0, , , );
DB2_q_b[18]_PORT_B_address = BUS(Y9L13, BB1L1, BB1L2, BB1L4, BB1L5, BB1L6);
DB2_q_b[18]_PORT_B_address_reg = DFFE(DB2_q_b[18]_PORT_B_address, DB2_q_b[18]_clock_0, , , );
DB2_q_b[18]_PORT_A_write_enable = CB1_reply_buf_wren_o;
DB2_q_b[18]_PORT_A_write_enable_reg = DFFE(DB2_q_b[18]_PORT_A_write_enable, DB2_q_b[18]_clock_0, , , );
DB2_q_b[18]_PORT_B_read_enable = VCC;
DB2_q_b[18]_PORT_B_read_enable_reg = DFFE(DB2_q_b[18]_PORT_B_read_enable, DB2_q_b[18]_clock_0, , , );
DB2_q_b[18]_clock_0 = RB1__clk1;
DB2_q_b[18]_PORT_B_data_out = MEMORY(DB2_q_b[18]_PORT_A_data_in_reg, , DB2_q_b[18]_PORT_A_address_reg, DB2_q_b[18]_PORT_B_address_reg, DB2_q_b[18]_PORT_A_write_enable_reg, DB2_q_b[18]_PORT_B_read_enable_reg, , , DB2_q_b[18]_clock_0, , , , , );
DB2_q_b[18] = DB2_q_b[18]_PORT_B_data_out[0];


--GB4L65 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6042
--operation mode is normal

GB4L65 = GB4L53 & (BB1L26 & K61_reg_o[18] # !BB1L26 & DB2_q_b[18]);


--GB4L75 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6043
--operation mode is normal

GB4L75 = GB4_reg[19] & !BB1L66Q & !BB1L96Q;


--K51_reg_o[18] is dispatch:cmd0|reg:reply0|reg_o[18]
--operation mode is normal

K51_reg_o[18]_lut_out = K31_reg_o[18];
K51_reg_o[18] = DFFEA(K51_reg_o[18]_lut_out, RB1__clk0, rst_n, , , , );


--K61_reg_o[2] is dispatch:cmd0|reg:reply1|reg_o[2]
--operation mode is normal

K61_reg_o[2]_lut_out = K41_reg_o[2];
K61_reg_o[2] = DFFEA(K61_reg_o[2]_lut_out, RB1__clk0, rst_n, , , , );


--DB2_q_b[2] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB2_q_b[2]_PORT_A_data_in = CB1L001;
DB2_q_b[2]_PORT_A_data_in_reg = DFFE(DB2_q_b[2]_PORT_A_data_in, DB2_q_b[2]_clock_0, , , );
DB2_q_b[2]_PORT_A_address = BUS(CB1L38, CB1L48, CB1L58, CB1L68, CB1L78, CB1L88);
DB2_q_b[2]_PORT_A_address_reg = DFFE(DB2_q_b[2]_PORT_A_address, DB2_q_b[2]_clock_0, , , );
DB2_q_b[2]_PORT_B_address = BUS(Y9L13, BB1L1, BB1L2, BB1L4, BB1L5, BB1L6);
DB2_q_b[2]_PORT_B_address_reg = DFFE(DB2_q_b[2]_PORT_B_address, DB2_q_b[2]_clock_0, , , );
DB2_q_b[2]_PORT_A_write_enable = CB1_reply_buf_wren_o;
DB2_q_b[2]_PORT_A_write_enable_reg = DFFE(DB2_q_b[2]_PORT_A_write_enable, DB2_q_b[2]_clock_0, , , );
DB2_q_b[2]_PORT_B_read_enable = VCC;
DB2_q_b[2]_PORT_B_read_enable_reg = DFFE(DB2_q_b[2]_PORT_B_read_enable, DB2_q_b[2]_clock_0, , , );
DB2_q_b[2]_clock_0 = RB1__clk1;
DB2_q_b[2]_PORT_B_data_out = MEMORY(DB2_q_b[2]_PORT_A_data_in_reg, , DB2_q_b[2]_PORT_A_address_reg, DB2_q_b[2]_PORT_B_address_reg, DB2_q_b[2]_PORT_A_write_enable_reg, DB2_q_b[2]_PORT_B_read_enable_reg, , , DB2_q_b[2]_clock_0, , , , , );
DB2_q_b[2] = DB2_q_b[2]_PORT_B_data_out[0];


--GB4L85 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6045
--operation mode is normal

GB4L85 = GB4L53 & (BB1L26 & K61_reg_o[2] # !BB1L26 & DB2_q_b[2]);


--GB4L95 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6046
--operation mode is normal

GB4L95 = GB4_reg[3] & !BB1L66Q & !BB1L96Q;


--S4_q_b[17] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[17]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S4_q_b[17]_PORT_A_data_in = CB1L85;
S4_q_b[17]_PORT_A_data_in_reg = DFFE(S4_q_b[17]_PORT_A_data_in, S4_q_b[17]_clock_0, , , );
S4_q_b[17]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S4_q_b[17]_PORT_A_address_reg = DFFE(S4_q_b[17]_PORT_A_address, S4_q_b[17]_clock_0, , , );
S4_q_b[17]_PORT_B_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S4_q_b[17]_PORT_B_address_reg = DFFE(S4_q_b[17]_PORT_B_address, S4_q_b[17]_clock_0, , , );
S4_q_b[17]_PORT_A_write_enable = J1L6;
S4_q_b[17]_PORT_A_write_enable_reg = DFFE(S4_q_b[17]_PORT_A_write_enable, S4_q_b[17]_clock_0, , , );
S4_q_b[17]_PORT_B_read_enable = VCC;
S4_q_b[17]_PORT_B_read_enable_reg = DFFE(S4_q_b[17]_PORT_B_read_enable, S4_q_b[17]_clock_0, , , );
S4_q_b[17]_clock_0 = RB1__clk1;
S4_q_b[17]_PORT_B_data_out = MEMORY(S4_q_b[17]_PORT_A_data_in_reg, , S4_q_b[17]_PORT_A_address_reg, S4_q_b[17]_PORT_B_address_reg, S4_q_b[17]_PORT_A_write_enable_reg, S4_q_b[17]_PORT_B_read_enable_reg, , , S4_q_b[17]_clock_0, , , , , );
S4_q_b[17] = S4_q_b[17]_PORT_B_data_out[0];


--S2_q_b[17] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[17]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S2_q_b[17]_PORT_A_data_in = CB1L85;
S2_q_b[17]_PORT_A_data_in_reg = DFFE(S2_q_b[17]_PORT_A_data_in, S2_q_b[17]_clock_0, , , );
S2_q_b[17]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S2_q_b[17]_PORT_A_address_reg = DFFE(S2_q_b[17]_PORT_A_address, S2_q_b[17]_clock_0, , , );
S2_q_b[17]_PORT_B_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S2_q_b[17]_PORT_B_address_reg = DFFE(S2_q_b[17]_PORT_B_address, S2_q_b[17]_clock_0, , , );
S2_q_b[17]_PORT_A_write_enable = J1L5;
S2_q_b[17]_PORT_A_write_enable_reg = DFFE(S2_q_b[17]_PORT_A_write_enable, S2_q_b[17]_clock_0, , , );
S2_q_b[17]_PORT_B_read_enable = VCC;
S2_q_b[17]_PORT_B_read_enable_reg = DFFE(S2_q_b[17]_PORT_B_read_enable, S2_q_b[17]_clock_0, , , );
S2_q_b[17]_clock_0 = RB1__clk1;
S2_q_b[17]_PORT_B_data_out = MEMORY(S2_q_b[17]_PORT_A_data_in_reg, , S2_q_b[17]_PORT_A_address_reg, S2_q_b[17]_PORT_B_address_reg, S2_q_b[17]_PORT_A_write_enable_reg, S2_q_b[17]_PORT_B_read_enable_reg, , , S2_q_b[17]_clock_0, , , , , );
S2_q_b[17] = S2_q_b[17]_PORT_B_data_out[0];


--CB1L541 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[17]~10522
--operation mode is normal

CB1L541 = S4_q_b[17] & (A1L272 # S2_q_b[17] & A1L972) # !S4_q_b[17] & S2_q_b[17] & A1L972;


--K21_reg_o[17] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[17]
--operation mode is normal

K21_reg_o[17]_lut_out = CB1L85;
K21_reg_o[17] = DFFEA(K21_reg_o[17]_lut_out, RB1__clk1, rst_n, , J1L3, , );


--CB1L641 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[17]~10523
--operation mode is normal

CB1L641 = CB1L541 # A1L382 & K21_reg_o[17];


--K82_reg_o[17] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[17]
--operation mode is normal

K82_reg_o[17]_lut_out = CB1L85;
K82_reg_o[17] = DFFEA(K82_reg_o[17]_lut_out, RB1__clk1, rst_n, , QB1L461, , );


--K23_reg_o[17] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[17]
--operation mode is normal

K23_reg_o[17]_lut_out = CB1L85;
K23_reg_o[17] = DFFEA(K23_reg_o[17]_lut_out, RB1__clk1, rst_n, , QB1L291, , );


--QB1L98 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[17]~4695
--operation mode is normal

QB1L98 = A1L282 & (CB1L4 & K82_reg_o[17] # !CB1L4 & K23_reg_o[17]);


--QB1L09 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[17]~4696
--operation mode is normal

QB1L09 = K72_reg_o[17] & (A1L472 # K13_reg_o[17] & A1L572) # !K72_reg_o[17] & K13_reg_o[17] & A1L572;


--K92_reg_o[17] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[17]
--operation mode is normal

K92_reg_o[17]_lut_out = CB1L85;
K92_reg_o[17] = DFFEA(K92_reg_o[17]_lut_out, RB1__clk1, !QB1_init_window_rst, , QB1L671, , );


--K33_reg_o[17] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[17]
--operation mode is normal

K33_reg_o[17]_lut_out = CB1L85;
K33_reg_o[17] = DFFEA(K33_reg_o[17]_lut_out, RB1__clk1, rst_n, , QB1L391, , );


--QB1L19 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[17]~4697
--operation mode is normal

QB1L19 = A1L372 & (K33_reg_o[17] # A1L672 & K92_reg_o[17]) # !A1L372 & A1L672 & K92_reg_o[17];


--K43_reg_o[17] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[17]
--operation mode is normal

K43_reg_o[17]_lut_out = CB1L85;
K43_reg_o[17] = DFFEA(K43_reg_o[17]_lut_out, RB1__clk1, rst_n, , QB1L491, , );


--K03_reg_o[17] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[17]
--operation mode is normal

K03_reg_o[17]_lut_out = CB1L85;
K03_reg_o[17] = DFFEA(K03_reg_o[17]_lut_out, RB1__clk1, rst_n, , QB1L971, , );


--QB1L29 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[17]~4698
--operation mode is normal

QB1L29 = A1L872 & (K03_reg_o[17] # A1L772 & K43_reg_o[17]) # !A1L872 & A1L772 & K43_reg_o[17];


--QB1L39 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[17]~4699
--operation mode is normal

QB1L39 = QB1L98 # QB1L09 # QB1L19 # QB1L29;


--CB1L741 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[17]~10524
--operation mode is normal

CB1L741 = CB1L341 & (QB1L39 # CB1L241 & CB1L641) # !CB1L341 & CB1L241 & CB1L641;


--K31_reg_o[17] is dispatch:cmd0|reg:cmd0|reg_o[17]
--operation mode is normal

K31_reg_o[17]_lut_out = AB1L841Q # AB1L741Q & K91_reg_o[17];
K31_reg_o[17] = DFFEA(K31_reg_o[17]_lut_out, RB1__clk0, rst_n, , !C1L3Q, , );


--K41_reg_o[25] is dispatch:cmd0|reg:cmd1|reg_o[25]
--operation mode is normal

K41_reg_o[25]_lut_out = AB1L741Q & K02_reg_o[25];
K41_reg_o[25] = DFFEA(K41_reg_o[25]_lut_out, RB1__clk0, rst_n, , !C1L3Q, , );


--S4_q_b[25] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[25]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S4_q_b[25]_PORT_A_data_in = CB1L66;
S4_q_b[25]_PORT_A_data_in_reg = DFFE(S4_q_b[25]_PORT_A_data_in, S4_q_b[25]_clock_0, , , );
S4_q_b[25]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S4_q_b[25]_PORT_A_address_reg = DFFE(S4_q_b[25]_PORT_A_address, S4_q_b[25]_clock_0, , , );
S4_q_b[25]_PORT_B_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S4_q_b[25]_PORT_B_address_reg = DFFE(S4_q_b[25]_PORT_B_address, S4_q_b[25]_clock_0, , , );
S4_q_b[25]_PORT_A_write_enable = J1L6;
S4_q_b[25]_PORT_A_write_enable_reg = DFFE(S4_q_b[25]_PORT_A_write_enable, S4_q_b[25]_clock_0, , , );
S4_q_b[25]_PORT_B_read_enable = VCC;
S4_q_b[25]_PORT_B_read_enable_reg = DFFE(S4_q_b[25]_PORT_B_read_enable, S4_q_b[25]_clock_0, , , );
S4_q_b[25]_clock_0 = RB1__clk1;
S4_q_b[25]_PORT_B_data_out = MEMORY(S4_q_b[25]_PORT_A_data_in_reg, , S4_q_b[25]_PORT_A_address_reg, S4_q_b[25]_PORT_B_address_reg, S4_q_b[25]_PORT_A_write_enable_reg, S4_q_b[25]_PORT_B_read_enable_reg, , , S4_q_b[25]_clock_0, , , , , );
S4_q_b[25] = S4_q_b[25]_PORT_B_data_out[0];


--S2_q_b[25] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[25]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S2_q_b[25]_PORT_A_data_in = CB1L66;
S2_q_b[25]_PORT_A_data_in_reg = DFFE(S2_q_b[25]_PORT_A_data_in, S2_q_b[25]_clock_0, , , );
S2_q_b[25]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S2_q_b[25]_PORT_A_address_reg = DFFE(S2_q_b[25]_PORT_A_address, S2_q_b[25]_clock_0, , , );
S2_q_b[25]_PORT_B_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S2_q_b[25]_PORT_B_address_reg = DFFE(S2_q_b[25]_PORT_B_address, S2_q_b[25]_clock_0, , , );
S2_q_b[25]_PORT_A_write_enable = J1L5;
S2_q_b[25]_PORT_A_write_enable_reg = DFFE(S2_q_b[25]_PORT_A_write_enable, S2_q_b[25]_clock_0, , , );
S2_q_b[25]_PORT_B_read_enable = VCC;
S2_q_b[25]_PORT_B_read_enable_reg = DFFE(S2_q_b[25]_PORT_B_read_enable, S2_q_b[25]_clock_0, , , );
S2_q_b[25]_clock_0 = RB1__clk1;
S2_q_b[25]_PORT_B_data_out = MEMORY(S2_q_b[25]_PORT_A_data_in_reg, , S2_q_b[25]_PORT_A_address_reg, S2_q_b[25]_PORT_B_address_reg, S2_q_b[25]_PORT_A_write_enable_reg, S2_q_b[25]_PORT_B_read_enable_reg, , , S2_q_b[25]_clock_0, , , , , );
S2_q_b[25] = S2_q_b[25]_PORT_B_data_out[0];


--CB1L961 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[25]~10525
--operation mode is normal

CB1L961 = S4_q_b[25] & (A1L272 # S2_q_b[25] & A1L972) # !S4_q_b[25] & S2_q_b[25] & A1L972;


--K21_reg_o[25] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[25]
--operation mode is normal

K21_reg_o[25]_lut_out = CB1L66;
K21_reg_o[25] = DFFEA(K21_reg_o[25]_lut_out, RB1__clk1, rst_n, , J1L3, , );


--CB1L071 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[25]~10526
--operation mode is normal

CB1L071 = CB1L961 # A1L382 & K21_reg_o[25];


--K82_reg_o[25] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[25]
--operation mode is normal

K82_reg_o[25]_lut_out = CB1L66;
K82_reg_o[25] = DFFEA(K82_reg_o[25]_lut_out, RB1__clk1, rst_n, , QB1L461, , );


--K23_reg_o[25] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[25]
--operation mode is normal

K23_reg_o[25]_lut_out = CB1L66;
K23_reg_o[25] = DFFEA(K23_reg_o[25]_lut_out, RB1__clk1, rst_n, , QB1L291, , );


--QB1L921 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[25]~4700
--operation mode is normal

QB1L921 = A1L282 & (CB1L4 & K82_reg_o[25] # !CB1L4 & K23_reg_o[25]);


--QB1L031 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[25]~4701
--operation mode is normal

QB1L031 = K72_reg_o[25] & (A1L472 # K13_reg_o[25] & A1L572) # !K72_reg_o[25] & K13_reg_o[25] & A1L572;


--K92_reg_o[25] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[25]
--operation mode is normal

K92_reg_o[25]_lut_out = CB1L66;
K92_reg_o[25] = DFFEA(K92_reg_o[25]_lut_out, RB1__clk1, !QB1_init_window_rst, , QB1L671, , );


--K33_reg_o[25] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[25]
--operation mode is normal

K33_reg_o[25]_lut_out = CB1L66;
K33_reg_o[25] = DFFEA(K33_reg_o[25]_lut_out, RB1__clk1, rst_n, , QB1L391, , );


--QB1L131 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[25]~4702
--operation mode is normal

QB1L131 = A1L372 & (K33_reg_o[25] # A1L672 & K92_reg_o[25]) # !A1L372 & A1L672 & K92_reg_o[25];


--K43_reg_o[25] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[25]
--operation mode is normal

K43_reg_o[25]_lut_out = CB1L66;
K43_reg_o[25] = DFFEA(K43_reg_o[25]_lut_out, RB1__clk1, rst_n, , QB1L491, , );


--K03_reg_o[25] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[25]
--operation mode is normal

K03_reg_o[25]_lut_out = CB1L66;
K03_reg_o[25] = DFFEA(K03_reg_o[25]_lut_out, RB1__clk1, rst_n, , QB1L971, , );


--QB1L231 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[25]~4703
--operation mode is normal

QB1L231 = A1L872 & (K03_reg_o[25] # A1L772 & K43_reg_o[25]) # !A1L872 & A1L772 & K43_reg_o[25];


--QB1L331 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[25]~4704
--operation mode is normal

QB1L331 = QB1L921 # QB1L031 # QB1L131 # QB1L231;


--CB1L171 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[25]~10527
--operation mode is normal

CB1L171 = CB1L341 & (QB1L331 # CB1L241 & CB1L071) # !CB1L341 & CB1L241 & CB1L071;


--K31_reg_o[25] is dispatch:cmd0|reg:cmd0|reg_o[25]
--operation mode is normal

K31_reg_o[25]_lut_out = AB1L841Q # AB1L741Q & K91_reg_o[25];
K31_reg_o[25] = DFFEA(K31_reg_o[25]_lut_out, RB1__clk0, rst_n, , !C1L3Q, , );


--K41_reg_o[9] is dispatch:cmd0|reg:cmd1|reg_o[9]
--operation mode is normal

K41_reg_o[9]_lut_out = AB1L741Q & K02_reg_o[9];
K41_reg_o[9] = DFFEA(K41_reg_o[9]_lut_out, RB1__clk0, rst_n, , !C1L3Q, , );


--S4_q_b[9] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S4_q_b[9]_PORT_A_data_in = CB1L05;
S4_q_b[9]_PORT_A_data_in_reg = DFFE(S4_q_b[9]_PORT_A_data_in, S4_q_b[9]_clock_0, , , );
S4_q_b[9]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S4_q_b[9]_PORT_A_address_reg = DFFE(S4_q_b[9]_PORT_A_address, S4_q_b[9]_clock_0, , , );
S4_q_b[9]_PORT_B_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S4_q_b[9]_PORT_B_address_reg = DFFE(S4_q_b[9]_PORT_B_address, S4_q_b[9]_clock_0, , , );
S4_q_b[9]_PORT_A_write_enable = J1L6;
S4_q_b[9]_PORT_A_write_enable_reg = DFFE(S4_q_b[9]_PORT_A_write_enable, S4_q_b[9]_clock_0, , , );
S4_q_b[9]_PORT_B_read_enable = VCC;
S4_q_b[9]_PORT_B_read_enable_reg = DFFE(S4_q_b[9]_PORT_B_read_enable, S4_q_b[9]_clock_0, , , );
S4_q_b[9]_clock_0 = RB1__clk1;
S4_q_b[9]_PORT_B_data_out = MEMORY(S4_q_b[9]_PORT_A_data_in_reg, , S4_q_b[9]_PORT_A_address_reg, S4_q_b[9]_PORT_B_address_reg, S4_q_b[9]_PORT_A_write_enable_reg, S4_q_b[9]_PORT_B_read_enable_reg, , , S4_q_b[9]_clock_0, , , , , );
S4_q_b[9] = S4_q_b[9]_PORT_B_data_out[0];


--S2_q_b[9] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S2_q_b[9]_PORT_A_data_in = CB1L05;
S2_q_b[9]_PORT_A_data_in_reg = DFFE(S2_q_b[9]_PORT_A_data_in, S2_q_b[9]_clock_0, , , );
S2_q_b[9]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S2_q_b[9]_PORT_A_address_reg = DFFE(S2_q_b[9]_PORT_A_address, S2_q_b[9]_clock_0, , , );
S2_q_b[9]_PORT_B_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S2_q_b[9]_PORT_B_address_reg = DFFE(S2_q_b[9]_PORT_B_address, S2_q_b[9]_clock_0, , , );
S2_q_b[9]_PORT_A_write_enable = J1L5;
S2_q_b[9]_PORT_A_write_enable_reg = DFFE(S2_q_b[9]_PORT_A_write_enable, S2_q_b[9]_clock_0, , , );
S2_q_b[9]_PORT_B_read_enable = VCC;
S2_q_b[9]_PORT_B_read_enable_reg = DFFE(S2_q_b[9]_PORT_B_read_enable, S2_q_b[9]_clock_0, , , );
S2_q_b[9]_clock_0 = RB1__clk1;
S2_q_b[9]_PORT_B_data_out = MEMORY(S2_q_b[9]_PORT_A_data_in_reg, , S2_q_b[9]_PORT_A_address_reg, S2_q_b[9]_PORT_B_address_reg, S2_q_b[9]_PORT_A_write_enable_reg, S2_q_b[9]_PORT_B_read_enable_reg, , , S2_q_b[9]_clock_0, , , , , );
S2_q_b[9] = S2_q_b[9]_PORT_B_data_out[0];


--CB1L911 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[9]~10528
--operation mode is normal

CB1L911 = S4_q_b[9] & (A1L272 # S2_q_b[9] & A1L972) # !S4_q_b[9] & S2_q_b[9] & A1L972;


--K21_reg_o[9] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[9]
--operation mode is normal

K21_reg_o[9]_lut_out = CB1L05;
K21_reg_o[9] = DFFEA(K21_reg_o[9]_lut_out, RB1__clk1, rst_n, , J1L3, , );


--CB1L021 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[9]~10529
--operation mode is normal

CB1L021 = CB1L911 # A1L382 & K21_reg_o[9];


--K82_reg_o[9] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[9]
--operation mode is normal

K82_reg_o[9]_lut_out = CB1L05;
K82_reg_o[9] = DFFEA(K82_reg_o[9]_lut_out, RB1__clk1, rst_n, , QB1L461, , );


--K23_reg_o[9] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[9]
--operation mode is normal

K23_reg_o[9]_lut_out = CB1L05;
K23_reg_o[9] = DFFEA(K23_reg_o[9]_lut_out, RB1__clk1, rst_n, , QB1L291, , );


--QB1L94 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[9]~4705
--operation mode is normal

QB1L94 = A1L282 & (CB1L4 & K82_reg_o[9] # !CB1L4 & K23_reg_o[9]);


--QB1L05 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[9]~4706
--operation mode is normal

QB1L05 = K72_reg_o[9] & (A1L472 # K13_reg_o[9] & A1L572) # !K72_reg_o[9] & K13_reg_o[9] & A1L572;


--K92_reg_o[9] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[9]
--operation mode is normal

K92_reg_o[9]_lut_out = CB1L05;
K92_reg_o[9] = DFFEA(K92_reg_o[9]_lut_out, RB1__clk1, !QB1_init_window_rst, , QB1L671, , );


--K33_reg_o[9] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[9]
--operation mode is normal

K33_reg_o[9]_lut_out = CB1L05;
K33_reg_o[9] = DFFEA(K33_reg_o[9]_lut_out, RB1__clk1, rst_n, , QB1L391, , );


--QB1L15 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[9]~4707
--operation mode is normal

QB1L15 = A1L372 & (K33_reg_o[9] # A1L672 & K92_reg_o[9]) # !A1L372 & A1L672 & K92_reg_o[9];


--K43_reg_o[9] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[9]
--operation mode is normal

K43_reg_o[9]_lut_out = CB1L05;
K43_reg_o[9] = DFFEA(K43_reg_o[9]_lut_out, RB1__clk1, rst_n, , QB1L491, , );


--K03_reg_o[9] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[9]
--operation mode is normal

K03_reg_o[9]_lut_out = CB1L05;
K03_reg_o[9] = DFFEA(K03_reg_o[9]_lut_out, RB1__clk1, rst_n, , QB1L971, , );


--QB1L25 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[9]~4708
--operation mode is normal

QB1L25 = A1L872 & (K03_reg_o[9] # A1L772 & K43_reg_o[9]) # !A1L872 & A1L772 & K43_reg_o[9];


--QB1L35 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[9]~4709
--operation mode is normal

QB1L35 = QB1L94 # QB1L05 # QB1L15 # QB1L25;


--CB1L121 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[9]~10530
--operation mode is normal

CB1L121 = CB1L341 & (QB1L35 # CB1L241 & CB1L021) # !CB1L341 & CB1L241 & CB1L021;


--K41_reg_o[1] is dispatch:cmd0|reg:cmd1|reg_o[1]
--operation mode is normal

K41_reg_o[1]_lut_out = AB1L741Q & K02_reg_o[1];
K41_reg_o[1] = DFFEA(K41_reg_o[1]_lut_out, RB1__clk0, rst_n, , !C1L3Q, , );


--S4_q_b[1] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S4_q_b[1]_PORT_A_data_in = CB1L24;
S4_q_b[1]_PORT_A_data_in_reg = DFFE(S4_q_b[1]_PORT_A_data_in, S4_q_b[1]_clock_0, , , );
S4_q_b[1]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S4_q_b[1]_PORT_A_address_reg = DFFE(S4_q_b[1]_PORT_A_address, S4_q_b[1]_clock_0, , , );
S4_q_b[1]_PORT_B_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S4_q_b[1]_PORT_B_address_reg = DFFE(S4_q_b[1]_PORT_B_address, S4_q_b[1]_clock_0, , , );
S4_q_b[1]_PORT_A_write_enable = J1L6;
S4_q_b[1]_PORT_A_write_enable_reg = DFFE(S4_q_b[1]_PORT_A_write_enable, S4_q_b[1]_clock_0, , , );
S4_q_b[1]_PORT_B_read_enable = VCC;
S4_q_b[1]_PORT_B_read_enable_reg = DFFE(S4_q_b[1]_PORT_B_read_enable, S4_q_b[1]_clock_0, , , );
S4_q_b[1]_clock_0 = RB1__clk1;
S4_q_b[1]_PORT_B_data_out = MEMORY(S4_q_b[1]_PORT_A_data_in_reg, , S4_q_b[1]_PORT_A_address_reg, S4_q_b[1]_PORT_B_address_reg, S4_q_b[1]_PORT_A_write_enable_reg, S4_q_b[1]_PORT_B_read_enable_reg, , , S4_q_b[1]_clock_0, , , , , );
S4_q_b[1] = S4_q_b[1]_PORT_B_data_out[0];


--S2_q_b[1] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S2_q_b[1]_PORT_A_data_in = CB1L24;
S2_q_b[1]_PORT_A_data_in_reg = DFFE(S2_q_b[1]_PORT_A_data_in, S2_q_b[1]_clock_0, , , );
S2_q_b[1]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S2_q_b[1]_PORT_A_address_reg = DFFE(S2_q_b[1]_PORT_A_address, S2_q_b[1]_clock_0, , , );
S2_q_b[1]_PORT_B_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S2_q_b[1]_PORT_B_address_reg = DFFE(S2_q_b[1]_PORT_B_address, S2_q_b[1]_clock_0, , , );
S2_q_b[1]_PORT_A_write_enable = J1L5;
S2_q_b[1]_PORT_A_write_enable_reg = DFFE(S2_q_b[1]_PORT_A_write_enable, S2_q_b[1]_clock_0, , , );
S2_q_b[1]_PORT_B_read_enable = VCC;
S2_q_b[1]_PORT_B_read_enable_reg = DFFE(S2_q_b[1]_PORT_B_read_enable, S2_q_b[1]_clock_0, , , );
S2_q_b[1]_clock_0 = RB1__clk1;
S2_q_b[1]_PORT_B_data_out = MEMORY(S2_q_b[1]_PORT_A_data_in_reg, , S2_q_b[1]_PORT_A_address_reg, S2_q_b[1]_PORT_B_address_reg, S2_q_b[1]_PORT_A_write_enable_reg, S2_q_b[1]_PORT_B_read_enable_reg, , , S2_q_b[1]_clock_0, , , , , );
S2_q_b[1] = S2_q_b[1]_PORT_B_data_out[0];


--CB1L39 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[1]~10531
--operation mode is normal

CB1L39 = S4_q_b[1] & (A1L272 # S2_q_b[1] & A1L972) # !S4_q_b[1] & S2_q_b[1] & A1L972;


--K21_reg_o[1] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[1]
--operation mode is normal

K21_reg_o[1]_lut_out = CB1L24;
K21_reg_o[1] = DFFEA(K21_reg_o[1]_lut_out, RB1__clk1, rst_n, , J1L3, , );


--CB1L49 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[1]~10532
--operation mode is normal

CB1L49 = CB1L241 & (CB1L39 # A1L382 & K21_reg_o[1]);


--CB1L59 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[1]~10533
--operation mode is normal

CB1L59 = E1_led_data[1] & E1L61 & E1L11Q & !CB1L08;


--K82_reg_o[1] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[1]
--operation mode is normal

K82_reg_o[1]_lut_out = CB1L24;
K82_reg_o[1] = DFFEA(K82_reg_o[1]_lut_out, RB1__clk1, rst_n, , QB1L461, , );


--K23_reg_o[1] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[1]
--operation mode is normal

K23_reg_o[1]_lut_out = CB1L24;
K23_reg_o[1] = DFFEA(K23_reg_o[1]_lut_out, RB1__clk1, rst_n, , QB1L291, , );


--QB1L9 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[1]~4710
--operation mode is normal

QB1L9 = A1L282 & (CB1L4 & K82_reg_o[1] # !CB1L4 & K23_reg_o[1]);


--K72_reg_o[1] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[1]
--operation mode is normal

K72_reg_o[1]_lut_out = CB1L24;
K72_reg_o[1] = DFFEA(K72_reg_o[1]_lut_out, RB1__clk1, rst_n, , QB1L1, , );


--QB1L01 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[1]~4711
--operation mode is normal

QB1L01 = K13_reg_o[1] & (A1L572 # A1L472 & K72_reg_o[1]) # !K13_reg_o[1] & A1L472 & K72_reg_o[1];


--K92_reg_o[1] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[1]
--operation mode is normal

K92_reg_o[1]_lut_out = CB1L24;
K92_reg_o[1] = DFFEA(K92_reg_o[1]_lut_out, RB1__clk1, !QB1_init_window_rst, , QB1L671, , );


--K33_reg_o[1] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[1]
--operation mode is normal

K33_reg_o[1]_lut_out = CB1L24;
K33_reg_o[1] = DFFEA(K33_reg_o[1]_lut_out, RB1__clk1, rst_n, , QB1L391, , );


--QB1L11 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[1]~4712
--operation mode is normal

QB1L11 = A1L372 & (K33_reg_o[1] # A1L672 & K92_reg_o[1]) # !A1L372 & A1L672 & K92_reg_o[1];


--K43_reg_o[1] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[1]
--operation mode is normal

K43_reg_o[1]_lut_out = CB1L24;
K43_reg_o[1] = DFFEA(K43_reg_o[1]_lut_out, RB1__clk1, rst_n, , QB1L491, , );


--K03_reg_o[1] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[1]
--operation mode is normal

K03_reg_o[1]_lut_out = CB1L24;
K03_reg_o[1] = DFFEA(K03_reg_o[1]_lut_out, RB1__clk1, rst_n, , QB1L971, , );


--QB1L21 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[1]~4713
--operation mode is normal

QB1L21 = A1L872 & (K03_reg_o[1] # A1L772 & K43_reg_o[1]) # !A1L872 & A1L772 & K43_reg_o[1];


--QB1L31 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[1]~4714
--operation mode is normal

QB1L31 = QB1L9 # QB1L01 # QB1L11 # QB1L21;


--CB1L69 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[1]~10534
--operation mode is normal

CB1L69 = CB1L49 # CB1L59 # CB1L341 & QB1L31;


--QB1L391 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|sample_delay_wren~3
--operation mode is normal

QB1L391 = QB1L3Q & A1L372;


--PB1L56Q is frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state~21
--operation mode is normal

PB1L56Q_lut_out = PB1L98 & PB1L86Q & !PB1L68;
PB1L56Q = DFFEA(PB1L56Q_lut_out, RB1__clk0, rst_n, , , , );


--QB1L661 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_o~280
--operation mode is normal

QB1L661 = K92_reg_o[16] # K92_reg_o[8] # K92_reg_o[0] # K92_reg_o[24];


--QB1L761 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_o~281
--operation mode is normal

QB1L761 = K92_reg_o[17] # K92_reg_o[9] # K92_reg_o[1] # K92_reg_o[25];


--K92_reg_o[30] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[30]
--operation mode is normal

K92_reg_o[30]_lut_out = CB1L17;
K92_reg_o[30] = DFFEA(K92_reg_o[30]_lut_out, RB1__clk1, !QB1_init_window_rst, , QB1L671, , );


--K92_reg_o[29] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[29]
--operation mode is normal

K92_reg_o[29]_lut_out = CB1L07;
K92_reg_o[29] = DFFEA(K92_reg_o[29]_lut_out, RB1__clk1, !QB1_init_window_rst, , QB1L671, , );


--K92_reg_o[28] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[28]
--operation mode is normal

K92_reg_o[28]_lut_out = CB1L96;
K92_reg_o[28] = DFFEA(K92_reg_o[28]_lut_out, RB1__clk1, !QB1_init_window_rst, , QB1L671, , );


--K92_reg_o[27] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[27]
--operation mode is normal

K92_reg_o[27]_lut_out = CB1L86;
K92_reg_o[27] = DFFEA(K92_reg_o[27]_lut_out, RB1__clk1, !QB1_init_window_rst, , QB1L671, , );


--QB1L861 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_o~282
--operation mode is normal

QB1L861 = K92_reg_o[30] # K92_reg_o[29] # K92_reg_o[28] # K92_reg_o[27];


--K92_reg_o[26] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[26]
--operation mode is normal

K92_reg_o[26]_lut_out = CB1L76;
K92_reg_o[26] = DFFEA(K92_reg_o[26]_lut_out, RB1__clk1, !QB1_init_window_rst, , QB1L671, , );


--K92_reg_o[23] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[23]
--operation mode is normal

K92_reg_o[23]_lut_out = CB1L46;
K92_reg_o[23] = DFFEA(K92_reg_o[23]_lut_out, RB1__clk1, !QB1_init_window_rst, , QB1L671, , );


--K92_reg_o[22] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[22]
--operation mode is normal

K92_reg_o[22]_lut_out = CB1L36;
K92_reg_o[22] = DFFEA(K92_reg_o[22]_lut_out, RB1__clk1, !QB1_init_window_rst, , QB1L671, , );


--K92_reg_o[21] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[21]
--operation mode is normal

K92_reg_o[21]_lut_out = CB1L26;
K92_reg_o[21] = DFFEA(K92_reg_o[21]_lut_out, RB1__clk1, !QB1_init_window_rst, , QB1L671, , );


--QB1L961 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_o~283
--operation mode is normal

QB1L961 = K92_reg_o[26] # K92_reg_o[23] # K92_reg_o[22] # K92_reg_o[21];


--QB1L071 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_o~284
--operation mode is normal

QB1L071 = QB1L661 # QB1L761 # QB1L861 # QB1L961;


--K92_reg_o[20] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[20]
--operation mode is normal

K92_reg_o[20]_lut_out = CB1L16;
K92_reg_o[20] = DFFEA(K92_reg_o[20]_lut_out, RB1__clk1, !QB1_init_window_rst, , QB1L671, , );


--K92_reg_o[19] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[19]
--operation mode is normal

K92_reg_o[19]_lut_out = CB1L06;
K92_reg_o[19] = DFFEA(K92_reg_o[19]_lut_out, RB1__clk1, !QB1_init_window_rst, , QB1L671, , );


--QB1L171 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_o~285
--operation mode is normal

QB1L171 = K92_reg_o[20] # K92_reg_o[19];


--K92_reg_o[18] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[18]
--operation mode is normal

K92_reg_o[18]_lut_out = CB1L95;
K92_reg_o[18] = DFFEA(K92_reg_o[18]_lut_out, RB1__clk1, !QB1_init_window_rst, , QB1L671, , );


--K92_reg_o[15] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[15]
--operation mode is normal

K92_reg_o[15]_lut_out = CB1L65;
K92_reg_o[15] = DFFEA(K92_reg_o[15]_lut_out, RB1__clk1, !QB1_init_window_rst, , QB1L671, , );


--K92_reg_o[14] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[14]
--operation mode is normal

K92_reg_o[14]_lut_out = CB1L55;
K92_reg_o[14] = DFFEA(K92_reg_o[14]_lut_out, RB1__clk1, !QB1_init_window_rst, , QB1L671, , );


--K92_reg_o[13] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[13]
--operation mode is normal

K92_reg_o[13]_lut_out = CB1L45;
K92_reg_o[13] = DFFEA(K92_reg_o[13]_lut_out, RB1__clk1, !QB1_init_window_rst, , QB1L671, , );


--K92_reg_o[12] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[12]
--operation mode is normal

K92_reg_o[12]_lut_out = CB1L35;
K92_reg_o[12] = DFFEA(K92_reg_o[12]_lut_out, RB1__clk1, !QB1_init_window_rst, , QB1L671, , );


--K92_reg_o[11] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[11]
--operation mode is normal

K92_reg_o[11]_lut_out = CB1L25;
K92_reg_o[11] = DFFEA(K92_reg_o[11]_lut_out, RB1__clk1, !QB1_init_window_rst, , QB1L671, , );


--QB1L271 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_o~286
--operation mode is normal

QB1L271 = K92_reg_o[14] # K92_reg_o[13] # K92_reg_o[12] # K92_reg_o[11];


--QB1L371 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_o~287
--operation mode is normal

QB1L371 = QB1L171 # K92_reg_o[18] # K92_reg_o[15] # QB1L271;


--K92_reg_o[10] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[10]
--operation mode is normal

K92_reg_o[10]_lut_out = CB1L15;
K92_reg_o[10] = DFFEA(K92_reg_o[10]_lut_out, RB1__clk1, !QB1_init_window_rst, , QB1L671, , );


--K92_reg_o[7] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[7]
--operation mode is normal

K92_reg_o[7]_lut_out = CB1L84;
K92_reg_o[7] = DFFEA(K92_reg_o[7]_lut_out, RB1__clk1, !QB1_init_window_rst, , QB1L671, , );


--K92_reg_o[6] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[6]
--operation mode is normal

K92_reg_o[6]_lut_out = CB1L74;
K92_reg_o[6] = DFFEA(K92_reg_o[6]_lut_out, RB1__clk1, !QB1_init_window_rst, , QB1L671, , );


--K92_reg_o[5] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[5]
--operation mode is normal

K92_reg_o[5]_lut_out = CB1L64;
K92_reg_o[5] = DFFEA(K92_reg_o[5]_lut_out, RB1__clk1, !QB1_init_window_rst, , QB1L671, , );


--QB1L471 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_o~288
--operation mode is normal

QB1L471 = K92_reg_o[10] # K92_reg_o[7] # K92_reg_o[6] # K92_reg_o[5];


--K92_reg_o[4] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[4]
--operation mode is normal

K92_reg_o[4]_lut_out = CB1L54;
K92_reg_o[4] = DFFEA(K92_reg_o[4]_lut_out, RB1__clk1, !QB1_init_window_rst, , QB1L671, , );


--K92_reg_o[3] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[3]
--operation mode is normal

K92_reg_o[3]_lut_out = CB1L44;
K92_reg_o[3] = DFFEA(K92_reg_o[3]_lut_out, RB1__clk1, !QB1_init_window_rst, , QB1L671, , );


--K92_reg_o[2] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[2]
--operation mode is normal

K92_reg_o[2]_lut_out = CB1L34;
K92_reg_o[2] = DFFEA(K92_reg_o[2]_lut_out, RB1__clk1, !QB1_init_window_rst, , QB1L671, , );


--K92_reg_o[31] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[31]
--operation mode is normal

K92_reg_o[31]_lut_out = CB1L27;
K92_reg_o[31] = DFFEA(K92_reg_o[31]_lut_out, RB1__clk1, !QB1_init_window_rst, , QB1L671, , );


--QB1L571 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_o~289
--operation mode is normal

QB1L571 = K92_reg_o[4] # K92_reg_o[3] # K92_reg_o[2] # K92_reg_o[31];


--QB1_init_window_req_o is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_o
--operation mode is normal

QB1_init_window_req_o = QB1L071 # QB1L371 # QB1L471 # QB1L571;


--QB1_init_window_rst is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_rst
--operation mode is normal

QB1_init_window_rst = PB1L56Q & QB1_init_window_req_o # !rst_n;


--QB1L671 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_wren~8
--operation mode is normal

QB1L671 = QB1L3Q & A1L672;


--QB1L971 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_wren~2
--operation mode is normal

QB1L971 = A1L682 & A1L182 & QB1L3Q & !CB1L3;


--QB1L491 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|sample_num_wren~4
--operation mode is normal

QB1L491 = A1L682 & CB1L3 & A1L182 & QB1L3Q;


--K91_reg_o[16] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[16]
--operation mode is normal

K91_reg_o[16]_lut_out = GB1_reg[16];
K91_reg_o[16] = DFFEA(K91_reg_o[16]_lut_out, RB1__clk0, rst_n, , AB1L651, , );


--K91_reg_o[24] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[24]
--operation mode is normal

K91_reg_o[24]_lut_out = GB1_reg[24];
K91_reg_o[24] = DFFEA(K91_reg_o[24]_lut_out, RB1__clk0, rst_n, , AB1L651, , );


--K02_reg_o[8] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[8]
--operation mode is normal

K02_reg_o[8]_lut_out = GB1_reg[8];
K02_reg_o[8] = DFFEA(K02_reg_o[8]_lut_out, RB1__clk0, rst_n, , AB1L751, , );


--K02_reg_o[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[0]
--operation mode is normal

K02_reg_o[0]_lut_out = GB1_reg[0];
K02_reg_o[0] = DFFEA(K02_reg_o[0]_lut_out, RB1__clk0, rst_n, , AB1L751, , );


--EB1L31 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|temp_byte1_ld~0
--operation mode is normal

EB1L31 = EB1L8Q & L5_count[0] & !L5_count[1];


--K32_reg_o[6] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:temp_byte1|reg_o[6]
--operation mode is normal

K32_reg_o[6]_lut_out = HB1L7;
K32_reg_o[6] = DFFEA(K32_reg_o[6]_lut_out, RB1__clk0, rst_n, , EB1L31, , );


--K32_reg_o[7] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:temp_byte1|reg_o[7]
--operation mode is normal

K32_reg_o[7]_lut_out = HB1L8;
K32_reg_o[7] = DFFEA(K32_reg_o[7]_lut_out, RB1__clk0, rst_n, , EB1L31, , );


--EB1L41 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|temp_byte2_ld~0
--operation mode is normal

EB1L41 = EB1L8Q & L5_count[1] & !L5_count[0];


--HB1L11Q is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|pres_state~21
--operation mode is normal

HB1L11Q_lut_out = HB1L11Q & (HB1L31 # !HB1L01Q & !lvds_cmd) # !HB1L11Q & !HB1L01Q & !lvds_cmd;
HB1L11Q = DFFEA(HB1L11Q_lut_out, RB1__clk2, rst_n, , , , );


--L6_count[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|count[2]
--operation mode is normal

L6_count[2]_lut_out = L6L5 & HB1L01Q & L6L22;
L6_count[2] = DFFEA(L6_count[2]_lut_out, RB1__clk2, rst_n, , , , );


--L6_count[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|count[1]
--operation mode is normal

L6_count[1]_lut_out = L6L3 & HB1L01Q & L6L22;
L6_count[1] = DFFEA(L6_count[1]_lut_out, RB1__clk2, rst_n, , , , );


--L6_count[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|count[0]
--operation mode is normal

L6_count[0]_lut_out = L6L1 & HB1L01Q & L6L22;
L6_count[0] = DFFEA(L6_count[0]_lut_out, RB1__clk2, rst_n, , , , );


--L6_count[6] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|count[6]
--operation mode is normal

L6_count[6]_lut_out = HB1L01Q & (L6L31 # !L6L22);
L6_count[6] = DFFEA(L6_count[6]_lut_out, RB1__clk2, rst_n, , , , );


--HB1L41 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|reduce_nor~45
--operation mode is normal

HB1L41 = L6_count[2] # L6_count[1] # L6_count[0] # !L6_count[6];


--L6_count[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|count[5]
--operation mode is normal

L6_count[5]_lut_out = L6L11 & HB1L01Q & L6L22;
L6_count[5] = DFFEA(L6_count[5]_lut_out, RB1__clk2, rst_n, , , , );


--L6_count[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|count[3]
--operation mode is normal

L6_count[3]_lut_out = L6L7 & HB1L01Q & L6L22;
L6_count[3] = DFFEA(L6_count[3]_lut_out, RB1__clk2, rst_n, , , , );


--L6_count[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|count[4]
--operation mode is normal

L6_count[4]_lut_out = HB1L01Q & (L6L9 # !L6L22);
L6_count[4] = DFFEA(L6_count[4]_lut_out, RB1__clk2, rst_n, , , , );


--HB1L31 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|reduce_nor~10
--operation mode is normal

HB1L31 = HB1L41 # L6_count[5] # L6_count[3] # !L6_count[4];


--HB1L01Q is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|pres_state~20
--operation mode is normal

HB1L01Q_lut_out = HB1L21Q & !EB1L9Q & (HB1L01Q # !lvds_cmd) # !HB1L21Q & (HB1L01Q # !lvds_cmd);
HB1L01Q = DFFEA(HB1L01Q_lut_out, RB1__clk2, rst_n, , , , );


--L6L22 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|LessThan~26
--operation mode is normal

L6L22 = !L6_count[5] & !L6_count[4] # !L6_count[6];


--HB1L9 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|data_buf_ena~14
--operation mode is normal

HB1L9 = L6_count[2] & L6_count[0] & L6L22 & !L6_count[1];


--EB1L5 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|next_state.recv~3
--operation mode is normal

EB1L5 = EB1L7Q & !HB1L21Q;


--EB1L11Q is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|pres_state~25
--operation mode is normal

EB1L11Q_lut_out = HB1L21Q & (EB1L11Q # EB1L01Q & !EB1L4) # !HB1L21Q & EB1L01Q & !EB1L4;
EB1L11Q = DFFEA(EB1L11Q_lut_out, RB1__clk0, rst_n, , , , );


--GB2_reg[9] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|shift_reg:rx_buffer|reg[9]
--operation mode is normal

GB2_reg[9]_lut_out = HB1L01Q & (GB3_reg[2] & (GB3_reg[0] # GB3_reg[1]) # !GB3_reg[2] & GB3_reg[0] & GB3_reg[1]);
GB2_reg[9] = DFFEA(GB2_reg[9]_lut_out, RB1__clk2, rst_n, , HB1L9, , );


--K72_reg_o[2] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[2]
--operation mode is normal

K72_reg_o[2]_lut_out = CB1L34;
K72_reg_o[2] = DFFEA(K72_reg_o[2]_lut_out, RB1__clk1, rst_n, , QB1L1, , );


--PB1L3 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~5
--operation mode is arithmetic

PB1L3_carry_eqn = PB1L2;
PB1L3 = K72_reg_o[1] $ !PB1L3_carry_eqn;

--PB1L4 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~5COUT
--operation mode is arithmetic

PB1L4 = CARRY(!K72_reg_o[1] & !PB1L2);


--PB1L07 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~243
--operation mode is arithmetic

PB1L07 = CARRY(!Y31_safe_q[0] & PB1L1);


--V1_ram_rom_data_reg[10] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]
--operation mode is normal

V1_ram_rom_data_reg[10] = AMPP_FUNCTION(!A1L5, V1_ram_rom_data_reg[10], V1_ram_rom_data_reg[11], U1_q_b[10], V1L01, VCC, V1L9);


--U1_q_b[9] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_b[9]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
U1_q_b[9]_PORT_A_data_in = CB1L05;
U1_q_b[9]_PORT_A_data_in_reg = DFFE(U1_q_b[9]_PORT_A_data_in, U1_q_b[9]_clock_0, , , );
U1_q_b[9]_PORT_B_data_in = V1_ram_rom_data_reg[9];
U1_q_b[9]_PORT_B_data_in_reg = DFFE(U1_q_b[9]_PORT_B_data_in, U1_q_b[9]_clock_1, , , );
U1_q_b[9]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
U1_q_b[9]_PORT_A_address_reg = DFFE(U1_q_b[9]_PORT_A_address, U1_q_b[9]_clock_0, , , );
U1_q_b[9]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_b[9]_PORT_B_address_reg = DFFE(U1_q_b[9]_PORT_B_address, U1_q_b[9]_clock_1, , , );
U1_q_b[9]_PORT_A_write_enable = J1L01;
U1_q_b[9]_PORT_A_write_enable_reg = DFFE(U1_q_b[9]_PORT_A_write_enable, U1_q_b[9]_clock_0, , , );
U1_q_b[9]_PORT_B_write_enable = V1L35;
U1_q_b[9]_PORT_B_write_enable_reg = DFFE(U1_q_b[9]_PORT_B_write_enable, U1_q_b[9]_clock_1, , , );
U1_q_b[9]_clock_0 = RB1__clk1;
U1_q_b[9]_clock_1 = !A1L5;
U1_q_b[9]_PORT_B_data_out = MEMORY(U1_q_b[9]_PORT_A_data_in_reg, U1_q_b[9]_PORT_B_data_in_reg, U1_q_b[9]_PORT_A_address_reg, U1_q_b[9]_PORT_B_address_reg, U1_q_b[9]_PORT_A_write_enable_reg, U1_q_b[9]_PORT_B_write_enable_reg, , , U1_q_b[9]_clock_0, U1_q_b[9]_clock_1, , , , );
U1_q_b[9] = U1_q_b[9]_PORT_B_data_out[0];


--W2L01 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|Mux~506
--operation mode is normal

W2L01 = AMPP_FUNCTION(W2_word_counter[0], W2_word_counter[1], W2_word_counter[2], W2_word_counter[3]);


--GB5_reg[7] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_buffer|reg[7]
--operation mode is normal

GB5_reg[7]_lut_out = KB1L3Q & LB1L86Q & GB5L52 # !KB1L3Q & GB5_reg[8];
GB5_reg[7] = DFFEA(GB5_reg[7]_lut_out, KB1_tx_clk, rst_n, , KB1L2Q, , );


--MB1_q_b[21] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|altsyncram:fifo_storage|altsyncram_o221:auto_generated|q_b[21]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 32, Port B Logical Depth: 16, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB1_q_b[21]_PORT_A_data_in = BB1L69;
MB1_q_b[21]_PORT_A_data_in_reg = DFFE(MB1_q_b[21]_PORT_A_data_in, MB1_q_b[21]_clock_0, , , );
MB1_q_b[21]_PORT_A_address = BUS(Y8_safe_q[0], Y8_safe_q[1], Y8_safe_q[2], Y8_safe_q[3]);
MB1_q_b[21]_PORT_A_address_reg = DFFE(MB1_q_b[21]_PORT_A_address, MB1_q_b[21]_clock_0, , , );
MB1_q_b[21]_PORT_B_address = BUS(Y7_safe_q[0], Y7_safe_q[1], Y7_safe_q[2], Y7_safe_q[3]);
MB1_q_b[21]_PORT_B_address_reg = DFFE(MB1_q_b[21]_PORT_B_address, MB1_q_b[21]_clock_0, , , );
MB1_q_b[21]_PORT_A_write_enable = BB1L801;
MB1_q_b[21]_PORT_A_write_enable_reg = DFFE(MB1_q_b[21]_PORT_A_write_enable, MB1_q_b[21]_clock_0, , , );
MB1_q_b[21]_PORT_B_read_enable = VCC;
MB1_q_b[21]_PORT_B_read_enable_reg = DFFE(MB1_q_b[21]_PORT_B_read_enable, MB1_q_b[21]_clock_0, , , );
MB1_q_b[21]_clock_0 = RB1__clk1;
MB1_q_b[21]_PORT_B_data_out = MEMORY(MB1_q_b[21]_PORT_A_data_in_reg, , MB1_q_b[21]_PORT_A_address_reg, MB1_q_b[21]_PORT_B_address_reg, MB1_q_b[21]_PORT_A_write_enable_reg, MB1_q_b[21]_PORT_B_read_enable_reg, , , MB1_q_b[21]_clock_0, , , , , );
MB1_q_b[21] = MB1_q_b[21]_PORT_B_data_out[0];


--MB1_q_b[29] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|altsyncram:fifo_storage|altsyncram_o221:auto_generated|q_b[29]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 32, Port B Logical Depth: 16, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB1_q_b[29]_PORT_A_data_in = BB1L401;
MB1_q_b[29]_PORT_A_data_in_reg = DFFE(MB1_q_b[29]_PORT_A_data_in, MB1_q_b[29]_clock_0, , , );
MB1_q_b[29]_PORT_A_address = BUS(Y8_safe_q[0], Y8_safe_q[1], Y8_safe_q[2], Y8_safe_q[3]);
MB1_q_b[29]_PORT_A_address_reg = DFFE(MB1_q_b[29]_PORT_A_address, MB1_q_b[29]_clock_0, , , );
MB1_q_b[29]_PORT_B_address = BUS(Y7_safe_q[0], Y7_safe_q[1], Y7_safe_q[2], Y7_safe_q[3]);
MB1_q_b[29]_PORT_B_address_reg = DFFE(MB1_q_b[29]_PORT_B_address, MB1_q_b[29]_clock_0, , , );
MB1_q_b[29]_PORT_A_write_enable = BB1L801;
MB1_q_b[29]_PORT_A_write_enable_reg = DFFE(MB1_q_b[29]_PORT_A_write_enable, MB1_q_b[29]_clock_0, , , );
MB1_q_b[29]_PORT_B_read_enable = VCC;
MB1_q_b[29]_PORT_B_read_enable_reg = DFFE(MB1_q_b[29]_PORT_B_read_enable, MB1_q_b[29]_clock_0, , , );
MB1_q_b[29]_clock_0 = RB1__clk1;
MB1_q_b[29]_PORT_B_data_out = MEMORY(MB1_q_b[29]_PORT_A_data_in_reg, , MB1_q_b[29]_PORT_A_address_reg, MB1_q_b[29]_PORT_B_address_reg, MB1_q_b[29]_PORT_A_write_enable_reg, MB1_q_b[29]_PORT_B_read_enable_reg, , , MB1_q_b[29]_clock_0, , , , , );
MB1_q_b[29] = MB1_q_b[29]_PORT_B_data_out[0];


--MB1_q_b[13] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|altsyncram:fifo_storage|altsyncram_o221:auto_generated|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 32, Port B Logical Depth: 16, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB1_q_b[13]_PORT_A_data_in = BB1L88;
MB1_q_b[13]_PORT_A_data_in_reg = DFFE(MB1_q_b[13]_PORT_A_data_in, MB1_q_b[13]_clock_0, , , );
MB1_q_b[13]_PORT_A_address = BUS(Y8_safe_q[0], Y8_safe_q[1], Y8_safe_q[2], Y8_safe_q[3]);
MB1_q_b[13]_PORT_A_address_reg = DFFE(MB1_q_b[13]_PORT_A_address, MB1_q_b[13]_clock_0, , , );
MB1_q_b[13]_PORT_B_address = BUS(Y7_safe_q[0], Y7_safe_q[1], Y7_safe_q[2], Y7_safe_q[3]);
MB1_q_b[13]_PORT_B_address_reg = DFFE(MB1_q_b[13]_PORT_B_address, MB1_q_b[13]_clock_0, , , );
MB1_q_b[13]_PORT_A_write_enable = BB1L801;
MB1_q_b[13]_PORT_A_write_enable_reg = DFFE(MB1_q_b[13]_PORT_A_write_enable, MB1_q_b[13]_clock_0, , , );
MB1_q_b[13]_PORT_B_read_enable = VCC;
MB1_q_b[13]_PORT_B_read_enable_reg = DFFE(MB1_q_b[13]_PORT_B_read_enable, MB1_q_b[13]_clock_0, , , );
MB1_q_b[13]_clock_0 = RB1__clk1;
MB1_q_b[13]_PORT_B_data_out = MEMORY(MB1_q_b[13]_PORT_A_data_in_reg, , MB1_q_b[13]_PORT_A_address_reg, MB1_q_b[13]_PORT_B_address_reg, MB1_q_b[13]_PORT_A_write_enable_reg, MB1_q_b[13]_PORT_B_read_enable_reg, , , MB1_q_b[13]_clock_0, , , , , );
MB1_q_b[13] = MB1_q_b[13]_PORT_B_data_out[0];


--MB1_q_b[5] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|altsyncram:fifo_storage|altsyncram_o221:auto_generated|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 32, Port B Logical Depth: 16, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB1_q_b[5]_PORT_A_data_in = BB1L08;
MB1_q_b[5]_PORT_A_data_in_reg = DFFE(MB1_q_b[5]_PORT_A_data_in, MB1_q_b[5]_clock_0, , , );
MB1_q_b[5]_PORT_A_address = BUS(Y8_safe_q[0], Y8_safe_q[1], Y8_safe_q[2], Y8_safe_q[3]);
MB1_q_b[5]_PORT_A_address_reg = DFFE(MB1_q_b[5]_PORT_A_address, MB1_q_b[5]_clock_0, , , );
MB1_q_b[5]_PORT_B_address = BUS(Y7_safe_q[0], Y7_safe_q[1], Y7_safe_q[2], Y7_safe_q[3]);
MB1_q_b[5]_PORT_B_address_reg = DFFE(MB1_q_b[5]_PORT_B_address, MB1_q_b[5]_clock_0, , , );
MB1_q_b[5]_PORT_A_write_enable = BB1L801;
MB1_q_b[5]_PORT_A_write_enable_reg = DFFE(MB1_q_b[5]_PORT_A_write_enable, MB1_q_b[5]_clock_0, , , );
MB1_q_b[5]_PORT_B_read_enable = VCC;
MB1_q_b[5]_PORT_B_read_enable_reg = DFFE(MB1_q_b[5]_PORT_B_read_enable, MB1_q_b[5]_clock_0, , , );
MB1_q_b[5]_clock_0 = RB1__clk1;
MB1_q_b[5]_PORT_B_data_out = MEMORY(MB1_q_b[5]_PORT_A_data_in_reg, , MB1_q_b[5]_PORT_A_address_reg, MB1_q_b[5]_PORT_B_address_reg, MB1_q_b[5]_PORT_A_write_enable_reg, MB1_q_b[5]_PORT_B_read_enable_reg, , , MB1_q_b[5]_clock_0, , , , , );
MB1_q_b[5] = MB1_q_b[5]_PORT_B_data_out[0];


--GB5L22 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_buffer|reg~135
--operation mode is normal

GB5L22 = L9_count[0] & (MB1_q_b[13] # L9_count[1]) # !L9_count[0] & MB1_q_b[5] & !L9_count[1];


--GB5L32 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_buffer|reg~136
--operation mode is normal

GB5L32 = GB5L22 & (MB1_q_b[29] # !L9_count[1]) # !GB5L22 & MB1_q_b[21] & L9_count[1];


--GB4_reg[12] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[12]
--operation mode is normal

GB4_reg[12]_lut_out = GB4L86 # GB4L96 # GB4L43 & K51_reg_o[12];
GB4_reg[12] = DFFEA(GB4_reg[12]_lut_out, RB1__clk0, rst_n, , BB1L021, , );


--FB2_crc_reg[20] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[20]
--operation mode is normal

FB2_crc_reg[20]_lut_out = FB2_crc_reg[19] & !BB1L66Q;
FB2_crc_reg[20] = DFFEA(FB2_crc_reg[20]_lut_out, RB1__clk0, rst_n, , BB1_crc_ena, , );


--BB1L78 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[12]~689
--operation mode is normal

BB1L78 = BB1L221 & GB4_reg[12] # !BB1L221 & FB2L84 & FB2_crc_reg[20];


--GB4_reg[28] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[28]
--operation mode is normal

GB4_reg[28]_lut_out = GB4L07 # GB4L17 # GB4L43 & K51_reg_o[28];
GB4_reg[28] = DFFEA(GB4_reg[28]_lut_out, RB1__clk0, rst_n, , BB1L021, , );


--FB2_crc_reg[4] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[4]
--operation mode is normal

FB2_crc_reg[4]_lut_out = FB2_crc_reg[3] & !BB1L66Q;
FB2_crc_reg[4] = DFFEA(FB2_crc_reg[4]_lut_out, RB1__clk0, rst_n, , BB1_crc_ena, , );


--BB1L301 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[28]~690
--operation mode is normal

BB1L301 = BB1L221 & GB4_reg[28] # !BB1L221 & FB2L84 & FB2_crc_reg[4];


--GB4_reg[20] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[20]
--operation mode is normal

GB4_reg[20]_lut_out = GB4L27 # GB4L37 # GB4L43 & K51_reg_o[20];
GB4_reg[20] = DFFEA(GB4_reg[20]_lut_out, RB1__clk0, rst_n, , BB1L021, , );


--FB2_crc_reg[12] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[12]
--operation mode is normal

FB2_crc_reg[12]_lut_out = !BB1L66Q & (GB4_reg[0] $ FB2_crc_reg[32] $ FB2_crc_reg[11]);
FB2_crc_reg[12] = DFFEA(FB2_crc_reg[12]_lut_out, RB1__clk0, rst_n, , BB1_crc_ena, , );


--BB1L59 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[20]~691
--operation mode is normal

BB1L59 = BB1L221 & GB4_reg[20] # !BB1L221 & FB2L84 & FB2_crc_reg[12];


--GB4_reg[4] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[4]
--operation mode is normal

GB4_reg[4]_lut_out = GB4L47 # GB4L57 # GB4L43 & K51_reg_o[4];
GB4_reg[4] = DFFEA(GB4_reg[4]_lut_out, RB1__clk0, rst_n, , BB1L021, , );


--FB2_crc_reg[28] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[28]
--operation mode is normal

FB2_crc_reg[28]_lut_out = FB2_crc_reg[27] & !BB1L66Q;
FB2_crc_reg[28] = DFFEA(FB2_crc_reg[28]_lut_out, RB1__clk0, rst_n, , BB1_crc_ena, , );


--BB1L97 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[4]~692
--operation mode is normal

BB1L97 = BB1L221 & GB4_reg[4] # !BB1L221 & FB2L84 & FB2_crc_reg[28];


--K61_reg_o[19] is dispatch:cmd0|reg:reply1|reg_o[19]
--operation mode is normal

K61_reg_o[19]_lut_out = K41_reg_o[19];
K61_reg_o[19] = DFFEA(K61_reg_o[19]_lut_out, RB1__clk0, rst_n, , , , );


--DB2_q_b[19] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[19]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB2_q_b[19]_PORT_A_data_in = CB1L351;
DB2_q_b[19]_PORT_A_data_in_reg = DFFE(DB2_q_b[19]_PORT_A_data_in, DB2_q_b[19]_clock_0, , , );
DB2_q_b[19]_PORT_A_address = BUS(CB1L38, CB1L48, CB1L58, CB1L68, CB1L78, CB1L88);
DB2_q_b[19]_PORT_A_address_reg = DFFE(DB2_q_b[19]_PORT_A_address, DB2_q_b[19]_clock_0, , , );
DB2_q_b[19]_PORT_B_address = BUS(Y9L13, BB1L1, BB1L2, BB1L4, BB1L5, BB1L6);
DB2_q_b[19]_PORT_B_address_reg = DFFE(DB2_q_b[19]_PORT_B_address, DB2_q_b[19]_clock_0, , , );
DB2_q_b[19]_PORT_A_write_enable = CB1_reply_buf_wren_o;
DB2_q_b[19]_PORT_A_write_enable_reg = DFFE(DB2_q_b[19]_PORT_A_write_enable, DB2_q_b[19]_clock_0, , , );
DB2_q_b[19]_PORT_B_read_enable = VCC;
DB2_q_b[19]_PORT_B_read_enable_reg = DFFE(DB2_q_b[19]_PORT_B_read_enable, DB2_q_b[19]_clock_0, , , );
DB2_q_b[19]_clock_0 = RB1__clk1;
DB2_q_b[19]_PORT_B_data_out = MEMORY(DB2_q_b[19]_PORT_A_data_in_reg, , DB2_q_b[19]_PORT_A_address_reg, DB2_q_b[19]_PORT_B_address_reg, DB2_q_b[19]_PORT_A_write_enable_reg, DB2_q_b[19]_PORT_B_read_enable_reg, , , DB2_q_b[19]_clock_0, , , , , );
DB2_q_b[19] = DB2_q_b[19]_PORT_B_data_out[0];


--GB4L06 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6048
--operation mode is normal

GB4L06 = GB4L53 & (BB1L26 & K61_reg_o[19] # !BB1L26 & DB2_q_b[19]);


--GB4L16 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6049
--operation mode is normal

GB4L16 = GB4_reg[20] & !BB1L66Q & !BB1L96Q;


--K51_reg_o[19] is dispatch:cmd0|reg:reply0|reg_o[19]
--operation mode is normal

K51_reg_o[19]_lut_out = K31_reg_o[19];
K51_reg_o[19] = DFFEA(K51_reg_o[19]_lut_out, RB1__clk0, rst_n, , , , );


--K61_reg_o[27] is dispatch:cmd0|reg:reply1|reg_o[27]
--operation mode is normal

K61_reg_o[27]_lut_out = K41_reg_o[27];
K61_reg_o[27] = DFFEA(K61_reg_o[27]_lut_out, RB1__clk0, rst_n, , , , );


--DB2_q_b[27] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[27]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB2_q_b[27]_PORT_A_data_in = CB1L771;
DB2_q_b[27]_PORT_A_data_in_reg = DFFE(DB2_q_b[27]_PORT_A_data_in, DB2_q_b[27]_clock_0, , , );
DB2_q_b[27]_PORT_A_address = BUS(CB1L38, CB1L48, CB1L58, CB1L68, CB1L78, CB1L88);
DB2_q_b[27]_PORT_A_address_reg = DFFE(DB2_q_b[27]_PORT_A_address, DB2_q_b[27]_clock_0, , , );
DB2_q_b[27]_PORT_B_address = BUS(Y9L13, BB1L1, BB1L2, BB1L4, BB1L5, BB1L6);
DB2_q_b[27]_PORT_B_address_reg = DFFE(DB2_q_b[27]_PORT_B_address, DB2_q_b[27]_clock_0, , , );
DB2_q_b[27]_PORT_A_write_enable = CB1_reply_buf_wren_o;
DB2_q_b[27]_PORT_A_write_enable_reg = DFFE(DB2_q_b[27]_PORT_A_write_enable, DB2_q_b[27]_clock_0, , , );
DB2_q_b[27]_PORT_B_read_enable = VCC;
DB2_q_b[27]_PORT_B_read_enable_reg = DFFE(DB2_q_b[27]_PORT_B_read_enable, DB2_q_b[27]_clock_0, , , );
DB2_q_b[27]_clock_0 = RB1__clk1;
DB2_q_b[27]_PORT_B_data_out = MEMORY(DB2_q_b[27]_PORT_A_data_in_reg, , DB2_q_b[27]_PORT_A_address_reg, DB2_q_b[27]_PORT_B_address_reg, DB2_q_b[27]_PORT_A_write_enable_reg, DB2_q_b[27]_PORT_B_read_enable_reg, , , DB2_q_b[27]_clock_0, , , , , );
DB2_q_b[27] = DB2_q_b[27]_PORT_B_data_out[0];


--GB4L26 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6051
--operation mode is normal

GB4L26 = GB4L53 & (BB1L26 & K61_reg_o[27] # !BB1L26 & DB2_q_b[27]);


--GB4L36 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6052
--operation mode is normal

GB4L36 = GB4_reg[28] & !BB1L66Q & !BB1L96Q;


--K51_reg_o[27] is dispatch:cmd0|reg:reply0|reg_o[27]
--operation mode is normal

K51_reg_o[27]_lut_out = K31_reg_o[27];
K51_reg_o[27] = DFFEA(K51_reg_o[27]_lut_out, RB1__clk0, rst_n, , , , );


--K61_reg_o[11] is dispatch:cmd0|reg:reply1|reg_o[11]
--operation mode is normal

K61_reg_o[11]_lut_out = K41_reg_o[11];
K61_reg_o[11] = DFFEA(K61_reg_o[11]_lut_out, RB1__clk0, rst_n, , , , );


--DB2_q_b[11] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB2_q_b[11]_PORT_A_data_in = CB1L721;
DB2_q_b[11]_PORT_A_data_in_reg = DFFE(DB2_q_b[11]_PORT_A_data_in, DB2_q_b[11]_clock_0, , , );
DB2_q_b[11]_PORT_A_address = BUS(CB1L38, CB1L48, CB1L58, CB1L68, CB1L78, CB1L88);
DB2_q_b[11]_PORT_A_address_reg = DFFE(DB2_q_b[11]_PORT_A_address, DB2_q_b[11]_clock_0, , , );
DB2_q_b[11]_PORT_B_address = BUS(Y9L13, BB1L1, BB1L2, BB1L4, BB1L5, BB1L6);
DB2_q_b[11]_PORT_B_address_reg = DFFE(DB2_q_b[11]_PORT_B_address, DB2_q_b[11]_clock_0, , , );
DB2_q_b[11]_PORT_A_write_enable = CB1_reply_buf_wren_o;
DB2_q_b[11]_PORT_A_write_enable_reg = DFFE(DB2_q_b[11]_PORT_A_write_enable, DB2_q_b[11]_clock_0, , , );
DB2_q_b[11]_PORT_B_read_enable = VCC;
DB2_q_b[11]_PORT_B_read_enable_reg = DFFE(DB2_q_b[11]_PORT_B_read_enable, DB2_q_b[11]_clock_0, , , );
DB2_q_b[11]_clock_0 = RB1__clk1;
DB2_q_b[11]_PORT_B_data_out = MEMORY(DB2_q_b[11]_PORT_A_data_in_reg, , DB2_q_b[11]_PORT_A_address_reg, DB2_q_b[11]_PORT_B_address_reg, DB2_q_b[11]_PORT_A_write_enable_reg, DB2_q_b[11]_PORT_B_read_enable_reg, , , DB2_q_b[11]_clock_0, , , , , );
DB2_q_b[11] = DB2_q_b[11]_PORT_B_data_out[0];


--GB4L46 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6054
--operation mode is normal

GB4L46 = GB4L53 & (BB1L26 & K61_reg_o[11] # !BB1L26 & DB2_q_b[11]);


--GB4L56 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6055
--operation mode is normal

GB4L56 = GB4_reg[12] & !BB1L66Q & !BB1L96Q;


--K61_reg_o[3] is dispatch:cmd0|reg:reply1|reg_o[3]
--operation mode is normal

K61_reg_o[3]_lut_out = K41_reg_o[3];
K61_reg_o[3] = DFFEA(K61_reg_o[3]_lut_out, RB1__clk0, rst_n, , , , );


--DB2_q_b[3] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB2_q_b[3]_PORT_A_data_in = CB1L301;
DB2_q_b[3]_PORT_A_data_in_reg = DFFE(DB2_q_b[3]_PORT_A_data_in, DB2_q_b[3]_clock_0, , , );
DB2_q_b[3]_PORT_A_address = BUS(CB1L38, CB1L48, CB1L58, CB1L68, CB1L78, CB1L88);
DB2_q_b[3]_PORT_A_address_reg = DFFE(DB2_q_b[3]_PORT_A_address, DB2_q_b[3]_clock_0, , , );
DB2_q_b[3]_PORT_B_address = BUS(Y9L13, BB1L1, BB1L2, BB1L4, BB1L5, BB1L6);
DB2_q_b[3]_PORT_B_address_reg = DFFE(DB2_q_b[3]_PORT_B_address, DB2_q_b[3]_clock_0, , , );
DB2_q_b[3]_PORT_A_write_enable = CB1_reply_buf_wren_o;
DB2_q_b[3]_PORT_A_write_enable_reg = DFFE(DB2_q_b[3]_PORT_A_write_enable, DB2_q_b[3]_clock_0, , , );
DB2_q_b[3]_PORT_B_read_enable = VCC;
DB2_q_b[3]_PORT_B_read_enable_reg = DFFE(DB2_q_b[3]_PORT_B_read_enable, DB2_q_b[3]_clock_0, , , );
DB2_q_b[3]_clock_0 = RB1__clk1;
DB2_q_b[3]_PORT_B_data_out = MEMORY(DB2_q_b[3]_PORT_A_data_in_reg, , DB2_q_b[3]_PORT_A_address_reg, DB2_q_b[3]_PORT_B_address_reg, DB2_q_b[3]_PORT_A_write_enable_reg, DB2_q_b[3]_PORT_B_read_enable_reg, , , DB2_q_b[3]_clock_0, , , , , );
DB2_q_b[3] = DB2_q_b[3]_PORT_B_data_out[0];


--GB4L66 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6057
--operation mode is normal

GB4L66 = GB4L53 & (BB1L26 & K61_reg_o[3] # !BB1L26 & DB2_q_b[3]);


--GB4L76 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6058
--operation mode is normal

GB4L76 = GB4_reg[4] & !BB1L66Q & !BB1L96Q;


--K41_reg_o[10] is dispatch:cmd0|reg:cmd1|reg_o[10]
--operation mode is normal

K41_reg_o[10]_lut_out = AB1L741Q & K02_reg_o[10];
K41_reg_o[10] = DFFEA(K41_reg_o[10]_lut_out, RB1__clk0, rst_n, , !C1L3Q, , );


--S4_q_b[10] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S4_q_b[10]_PORT_A_data_in = CB1L15;
S4_q_b[10]_PORT_A_data_in_reg = DFFE(S4_q_b[10]_PORT_A_data_in, S4_q_b[10]_clock_0, , , );
S4_q_b[10]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S4_q_b[10]_PORT_A_address_reg = DFFE(S4_q_b[10]_PORT_A_address, S4_q_b[10]_clock_0, , , );
S4_q_b[10]_PORT_B_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S4_q_b[10]_PORT_B_address_reg = DFFE(S4_q_b[10]_PORT_B_address, S4_q_b[10]_clock_0, , , );
S4_q_b[10]_PORT_A_write_enable = J1L6;
S4_q_b[10]_PORT_A_write_enable_reg = DFFE(S4_q_b[10]_PORT_A_write_enable, S4_q_b[10]_clock_0, , , );
S4_q_b[10]_PORT_B_read_enable = VCC;
S4_q_b[10]_PORT_B_read_enable_reg = DFFE(S4_q_b[10]_PORT_B_read_enable, S4_q_b[10]_clock_0, , , );
S4_q_b[10]_clock_0 = RB1__clk1;
S4_q_b[10]_PORT_B_data_out = MEMORY(S4_q_b[10]_PORT_A_data_in_reg, , S4_q_b[10]_PORT_A_address_reg, S4_q_b[10]_PORT_B_address_reg, S4_q_b[10]_PORT_A_write_enable_reg, S4_q_b[10]_PORT_B_read_enable_reg, , , S4_q_b[10]_clock_0, , , , , );
S4_q_b[10] = S4_q_b[10]_PORT_B_data_out[0];


--S2_q_b[10] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S2_q_b[10]_PORT_A_data_in = CB1L15;
S2_q_b[10]_PORT_A_data_in_reg = DFFE(S2_q_b[10]_PORT_A_data_in, S2_q_b[10]_clock_0, , , );
S2_q_b[10]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S2_q_b[10]_PORT_A_address_reg = DFFE(S2_q_b[10]_PORT_A_address, S2_q_b[10]_clock_0, , , );
S2_q_b[10]_PORT_B_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S2_q_b[10]_PORT_B_address_reg = DFFE(S2_q_b[10]_PORT_B_address, S2_q_b[10]_clock_0, , , );
S2_q_b[10]_PORT_A_write_enable = J1L5;
S2_q_b[10]_PORT_A_write_enable_reg = DFFE(S2_q_b[10]_PORT_A_write_enable, S2_q_b[10]_clock_0, , , );
S2_q_b[10]_PORT_B_read_enable = VCC;
S2_q_b[10]_PORT_B_read_enable_reg = DFFE(S2_q_b[10]_PORT_B_read_enable, S2_q_b[10]_clock_0, , , );
S2_q_b[10]_clock_0 = RB1__clk1;
S2_q_b[10]_PORT_B_data_out = MEMORY(S2_q_b[10]_PORT_A_data_in_reg, , S2_q_b[10]_PORT_A_address_reg, S2_q_b[10]_PORT_B_address_reg, S2_q_b[10]_PORT_A_write_enable_reg, S2_q_b[10]_PORT_B_read_enable_reg, , , S2_q_b[10]_clock_0, , , , , );
S2_q_b[10] = S2_q_b[10]_PORT_B_data_out[0];


--CB1L221 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[10]~10535
--operation mode is normal

CB1L221 = S4_q_b[10] & (A1L272 # S2_q_b[10] & A1L972) # !S4_q_b[10] & S2_q_b[10] & A1L972;


--K21_reg_o[10] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[10]
--operation mode is normal

K21_reg_o[10]_lut_out = CB1L15;
K21_reg_o[10] = DFFEA(K21_reg_o[10]_lut_out, RB1__clk1, rst_n, , J1L3, , );


--CB1L321 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[10]~10536
--operation mode is normal

CB1L321 = CB1L221 # A1L382 & K21_reg_o[10];


--K82_reg_o[10] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[10]
--operation mode is normal

K82_reg_o[10]_lut_out = CB1L15;
K82_reg_o[10] = DFFEA(K82_reg_o[10]_lut_out, RB1__clk1, rst_n, , QB1L461, , );


--K23_reg_o[10] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[10]
--operation mode is normal

K23_reg_o[10]_lut_out = CB1L15;
K23_reg_o[10] = DFFEA(K23_reg_o[10]_lut_out, RB1__clk1, rst_n, , QB1L291, , );


--QB1L45 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[10]~4715
--operation mode is normal

QB1L45 = A1L282 & (CB1L4 & K82_reg_o[10] # !CB1L4 & K23_reg_o[10]);


--QB1L55 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[10]~4716
--operation mode is normal

QB1L55 = K72_reg_o[10] & (A1L472 # K13_reg_o[10] & A1L572) # !K72_reg_o[10] & K13_reg_o[10] & A1L572;


--K33_reg_o[10] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[10]
--operation mode is normal

K33_reg_o[10]_lut_out = CB1L15;
K33_reg_o[10] = DFFEA(K33_reg_o[10]_lut_out, RB1__clk1, rst_n, , QB1L391, , );


--QB1L65 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[10]~4717
--operation mode is normal

QB1L65 = A1L372 & (K33_reg_o[10] # A1L672 & K92_reg_o[10]) # !A1L372 & A1L672 & K92_reg_o[10];


--K43_reg_o[10] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[10]
--operation mode is normal

K43_reg_o[10]_lut_out = CB1L15;
K43_reg_o[10] = DFFEA(K43_reg_o[10]_lut_out, RB1__clk1, rst_n, , QB1L491, , );


--K03_reg_o[10] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[10]
--operation mode is normal

K03_reg_o[10]_lut_out = CB1L15;
K03_reg_o[10] = DFFEA(K03_reg_o[10]_lut_out, RB1__clk1, rst_n, , QB1L971, , );


--QB1L75 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[10]~4718
--operation mode is normal

QB1L75 = A1L872 & (K03_reg_o[10] # A1L772 & K43_reg_o[10]) # !A1L872 & A1L772 & K43_reg_o[10];


--QB1L85 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[10]~4719
--operation mode is normal

QB1L85 = QB1L45 # QB1L55 # QB1L65 # QB1L75;


--CB1L421 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[10]~10537
--operation mode is normal

CB1L421 = CB1L341 & (QB1L85 # CB1L241 & CB1L321) # !CB1L341 & CB1L241 & CB1L321;


--K41_reg_o[26] is dispatch:cmd0|reg:cmd1|reg_o[26]
--operation mode is normal

K41_reg_o[26]_lut_out = AB1L741Q & K02_reg_o[26];
K41_reg_o[26] = DFFEA(K41_reg_o[26]_lut_out, RB1__clk0, rst_n, , !C1L3Q, , );


--S4_q_b[26] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[26]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S4_q_b[26]_PORT_A_data_in = CB1L76;
S4_q_b[26]_PORT_A_data_in_reg = DFFE(S4_q_b[26]_PORT_A_data_in, S4_q_b[26]_clock_0, , , );
S4_q_b[26]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S4_q_b[26]_PORT_A_address_reg = DFFE(S4_q_b[26]_PORT_A_address, S4_q_b[26]_clock_0, , , );
S4_q_b[26]_PORT_B_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S4_q_b[26]_PORT_B_address_reg = DFFE(S4_q_b[26]_PORT_B_address, S4_q_b[26]_clock_0, , , );
S4_q_b[26]_PORT_A_write_enable = J1L6;
S4_q_b[26]_PORT_A_write_enable_reg = DFFE(S4_q_b[26]_PORT_A_write_enable, S4_q_b[26]_clock_0, , , );
S4_q_b[26]_PORT_B_read_enable = VCC;
S4_q_b[26]_PORT_B_read_enable_reg = DFFE(S4_q_b[26]_PORT_B_read_enable, S4_q_b[26]_clock_0, , , );
S4_q_b[26]_clock_0 = RB1__clk1;
S4_q_b[26]_PORT_B_data_out = MEMORY(S4_q_b[26]_PORT_A_data_in_reg, , S4_q_b[26]_PORT_A_address_reg, S4_q_b[26]_PORT_B_address_reg, S4_q_b[26]_PORT_A_write_enable_reg, S4_q_b[26]_PORT_B_read_enable_reg, , , S4_q_b[26]_clock_0, , , , , );
S4_q_b[26] = S4_q_b[26]_PORT_B_data_out[0];


--S2_q_b[26] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[26]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S2_q_b[26]_PORT_A_data_in = CB1L76;
S2_q_b[26]_PORT_A_data_in_reg = DFFE(S2_q_b[26]_PORT_A_data_in, S2_q_b[26]_clock_0, , , );
S2_q_b[26]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S2_q_b[26]_PORT_A_address_reg = DFFE(S2_q_b[26]_PORT_A_address, S2_q_b[26]_clock_0, , , );
S2_q_b[26]_PORT_B_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S2_q_b[26]_PORT_B_address_reg = DFFE(S2_q_b[26]_PORT_B_address, S2_q_b[26]_clock_0, , , );
S2_q_b[26]_PORT_A_write_enable = J1L5;
S2_q_b[26]_PORT_A_write_enable_reg = DFFE(S2_q_b[26]_PORT_A_write_enable, S2_q_b[26]_clock_0, , , );
S2_q_b[26]_PORT_B_read_enable = VCC;
S2_q_b[26]_PORT_B_read_enable_reg = DFFE(S2_q_b[26]_PORT_B_read_enable, S2_q_b[26]_clock_0, , , );
S2_q_b[26]_clock_0 = RB1__clk1;
S2_q_b[26]_PORT_B_data_out = MEMORY(S2_q_b[26]_PORT_A_data_in_reg, , S2_q_b[26]_PORT_A_address_reg, S2_q_b[26]_PORT_B_address_reg, S2_q_b[26]_PORT_A_write_enable_reg, S2_q_b[26]_PORT_B_read_enable_reg, , , S2_q_b[26]_clock_0, , , , , );
S2_q_b[26] = S2_q_b[26]_PORT_B_data_out[0];


--CB1L271 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[26]~10538
--operation mode is normal

CB1L271 = S4_q_b[26] & (A1L272 # S2_q_b[26] & A1L972) # !S4_q_b[26] & S2_q_b[26] & A1L972;


--K21_reg_o[26] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[26]
--operation mode is normal

K21_reg_o[26]_lut_out = CB1L76;
K21_reg_o[26] = DFFEA(K21_reg_o[26]_lut_out, RB1__clk1, rst_n, , J1L3, , );


--CB1L371 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[26]~10539
--operation mode is normal

CB1L371 = CB1L271 # A1L382 & K21_reg_o[26];


--K82_reg_o[26] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[26]
--operation mode is normal

K82_reg_o[26]_lut_out = CB1L76;
K82_reg_o[26] = DFFEA(K82_reg_o[26]_lut_out, RB1__clk1, rst_n, , QB1L461, , );


--K23_reg_o[26] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[26]
--operation mode is normal

K23_reg_o[26]_lut_out = CB1L76;
K23_reg_o[26] = DFFEA(K23_reg_o[26]_lut_out, RB1__clk1, rst_n, , QB1L291, , );


--QB1L431 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[26]~4720
--operation mode is normal

QB1L431 = A1L282 & (CB1L4 & K82_reg_o[26] # !CB1L4 & K23_reg_o[26]);


--QB1L531 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[26]~4721
--operation mode is normal

QB1L531 = K72_reg_o[26] & (A1L472 # K13_reg_o[26] & A1L572) # !K72_reg_o[26] & K13_reg_o[26] & A1L572;


--K33_reg_o[26] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[26]
--operation mode is normal

K33_reg_o[26]_lut_out = CB1L76;
K33_reg_o[26] = DFFEA(K33_reg_o[26]_lut_out, RB1__clk1, rst_n, , QB1L391, , );


--QB1L631 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[26]~4722
--operation mode is normal

QB1L631 = A1L372 & (K33_reg_o[26] # A1L672 & K92_reg_o[26]) # !A1L372 & A1L672 & K92_reg_o[26];


--K43_reg_o[26] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[26]
--operation mode is normal

K43_reg_o[26]_lut_out = CB1L76;
K43_reg_o[26] = DFFEA(K43_reg_o[26]_lut_out, RB1__clk1, rst_n, , QB1L491, , );


--K03_reg_o[26] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[26]
--operation mode is normal

K03_reg_o[26]_lut_out = CB1L76;
K03_reg_o[26] = DFFEA(K03_reg_o[26]_lut_out, RB1__clk1, rst_n, , QB1L971, , );


--QB1L731 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[26]~4723
--operation mode is normal

QB1L731 = A1L872 & (K03_reg_o[26] # A1L772 & K43_reg_o[26]) # !A1L872 & A1L772 & K43_reg_o[26];


--QB1L831 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[26]~4724
--operation mode is normal

QB1L831 = QB1L431 # QB1L531 # QB1L631 # QB1L731;


--CB1L471 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[26]~10540
--operation mode is normal

CB1L471 = CB1L341 & (QB1L831 # CB1L241 & CB1L371) # !CB1L341 & CB1L241 & CB1L371;


--K31_reg_o[26] is dispatch:cmd0|reg:cmd0|reg_o[26]
--operation mode is normal

K31_reg_o[26]_lut_out = AB1L741Q & K91_reg_o[26];
K31_reg_o[26] = DFFEA(K31_reg_o[26]_lut_out, RB1__clk0, rst_n, , !C1L3Q, , );


--S4_q_b[18] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[18]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S4_q_b[18]_PORT_A_data_in = CB1L95;
S4_q_b[18]_PORT_A_data_in_reg = DFFE(S4_q_b[18]_PORT_A_data_in, S4_q_b[18]_clock_0, , , );
S4_q_b[18]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S4_q_b[18]_PORT_A_address_reg = DFFE(S4_q_b[18]_PORT_A_address, S4_q_b[18]_clock_0, , , );
S4_q_b[18]_PORT_B_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S4_q_b[18]_PORT_B_address_reg = DFFE(S4_q_b[18]_PORT_B_address, S4_q_b[18]_clock_0, , , );
S4_q_b[18]_PORT_A_write_enable = J1L6;
S4_q_b[18]_PORT_A_write_enable_reg = DFFE(S4_q_b[18]_PORT_A_write_enable, S4_q_b[18]_clock_0, , , );
S4_q_b[18]_PORT_B_read_enable = VCC;
S4_q_b[18]_PORT_B_read_enable_reg = DFFE(S4_q_b[18]_PORT_B_read_enable, S4_q_b[18]_clock_0, , , );
S4_q_b[18]_clock_0 = RB1__clk1;
S4_q_b[18]_PORT_B_data_out = MEMORY(S4_q_b[18]_PORT_A_data_in_reg, , S4_q_b[18]_PORT_A_address_reg, S4_q_b[18]_PORT_B_address_reg, S4_q_b[18]_PORT_A_write_enable_reg, S4_q_b[18]_PORT_B_read_enable_reg, , , S4_q_b[18]_clock_0, , , , , );
S4_q_b[18] = S4_q_b[18]_PORT_B_data_out[0];


--S2_q_b[18] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[18]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S2_q_b[18]_PORT_A_data_in = CB1L95;
S2_q_b[18]_PORT_A_data_in_reg = DFFE(S2_q_b[18]_PORT_A_data_in, S2_q_b[18]_clock_0, , , );
S2_q_b[18]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S2_q_b[18]_PORT_A_address_reg = DFFE(S2_q_b[18]_PORT_A_address, S2_q_b[18]_clock_0, , , );
S2_q_b[18]_PORT_B_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S2_q_b[18]_PORT_B_address_reg = DFFE(S2_q_b[18]_PORT_B_address, S2_q_b[18]_clock_0, , , );
S2_q_b[18]_PORT_A_write_enable = J1L5;
S2_q_b[18]_PORT_A_write_enable_reg = DFFE(S2_q_b[18]_PORT_A_write_enable, S2_q_b[18]_clock_0, , , );
S2_q_b[18]_PORT_B_read_enable = VCC;
S2_q_b[18]_PORT_B_read_enable_reg = DFFE(S2_q_b[18]_PORT_B_read_enable, S2_q_b[18]_clock_0, , , );
S2_q_b[18]_clock_0 = RB1__clk1;
S2_q_b[18]_PORT_B_data_out = MEMORY(S2_q_b[18]_PORT_A_data_in_reg, , S2_q_b[18]_PORT_A_address_reg, S2_q_b[18]_PORT_B_address_reg, S2_q_b[18]_PORT_A_write_enable_reg, S2_q_b[18]_PORT_B_read_enable_reg, , , S2_q_b[18]_clock_0, , , , , );
S2_q_b[18] = S2_q_b[18]_PORT_B_data_out[0];


--CB1L841 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[18]~10541
--operation mode is normal

CB1L841 = S4_q_b[18] & (A1L272 # S2_q_b[18] & A1L972) # !S4_q_b[18] & S2_q_b[18] & A1L972;


--K21_reg_o[18] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[18]
--operation mode is normal

K21_reg_o[18]_lut_out = CB1L95;
K21_reg_o[18] = DFFEA(K21_reg_o[18]_lut_out, RB1__clk1, rst_n, , J1L3, , );


--CB1L941 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[18]~10542
--operation mode is normal

CB1L941 = CB1L841 # A1L382 & K21_reg_o[18];


--K82_reg_o[18] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[18]
--operation mode is normal

K82_reg_o[18]_lut_out = CB1L95;
K82_reg_o[18] = DFFEA(K82_reg_o[18]_lut_out, RB1__clk1, rst_n, , QB1L461, , );


--K23_reg_o[18] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[18]
--operation mode is normal

K23_reg_o[18]_lut_out = CB1L95;
K23_reg_o[18] = DFFEA(K23_reg_o[18]_lut_out, RB1__clk1, rst_n, , QB1L291, , );


--QB1L49 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[18]~4725
--operation mode is normal

QB1L49 = A1L282 & (CB1L4 & K82_reg_o[18] # !CB1L4 & K23_reg_o[18]);


--QB1L59 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[18]~4726
--operation mode is normal

QB1L59 = K72_reg_o[18] & (A1L472 # K13_reg_o[18] & A1L572) # !K72_reg_o[18] & K13_reg_o[18] & A1L572;


--K33_reg_o[18] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[18]
--operation mode is normal

K33_reg_o[18]_lut_out = CB1L95;
K33_reg_o[18] = DFFEA(K33_reg_o[18]_lut_out, RB1__clk1, rst_n, , QB1L391, , );


--QB1L69 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[18]~4727
--operation mode is normal

QB1L69 = A1L372 & (K33_reg_o[18] # A1L672 & K92_reg_o[18]) # !A1L372 & A1L672 & K92_reg_o[18];


--K43_reg_o[18] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[18]
--operation mode is normal

K43_reg_o[18]_lut_out = CB1L95;
K43_reg_o[18] = DFFEA(K43_reg_o[18]_lut_out, RB1__clk1, rst_n, , QB1L491, , );


--K03_reg_o[18] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[18]
--operation mode is normal

K03_reg_o[18]_lut_out = CB1L95;
K03_reg_o[18] = DFFEA(K03_reg_o[18]_lut_out, RB1__clk1, rst_n, , QB1L971, , );


--QB1L79 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[18]~4728
--operation mode is normal

QB1L79 = A1L872 & (K03_reg_o[18] # A1L772 & K43_reg_o[18]) # !A1L872 & A1L772 & K43_reg_o[18];


--QB1L89 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[18]~4729
--operation mode is normal

QB1L89 = QB1L49 # QB1L59 # QB1L69 # QB1L79;


--CB1L051 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[18]~10543
--operation mode is normal

CB1L051 = CB1L341 & (QB1L89 # CB1L241 & CB1L941) # !CB1L341 & CB1L241 & CB1L941;


--K31_reg_o[18] is dispatch:cmd0|reg:cmd0|reg_o[18]
--operation mode is normal

K31_reg_o[18]_lut_out = AB1L741Q & K91_reg_o[18];
K31_reg_o[18] = DFFEA(K31_reg_o[18]_lut_out, RB1__clk0, rst_n, , !C1L3Q, , );


--K41_reg_o[2] is dispatch:cmd0|reg:cmd1|reg_o[2]
--operation mode is normal

K41_reg_o[2]_lut_out = AB1L741Q & K02_reg_o[2];
K41_reg_o[2] = DFFEA(K41_reg_o[2]_lut_out, RB1__clk0, rst_n, , !C1L3Q, , );


--S4_q_b[2] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S4_q_b[2]_PORT_A_data_in = CB1L34;
S4_q_b[2]_PORT_A_data_in_reg = DFFE(S4_q_b[2]_PORT_A_data_in, S4_q_b[2]_clock_0, , , );
S4_q_b[2]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S4_q_b[2]_PORT_A_address_reg = DFFE(S4_q_b[2]_PORT_A_address, S4_q_b[2]_clock_0, , , );
S4_q_b[2]_PORT_B_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S4_q_b[2]_PORT_B_address_reg = DFFE(S4_q_b[2]_PORT_B_address, S4_q_b[2]_clock_0, , , );
S4_q_b[2]_PORT_A_write_enable = J1L6;
S4_q_b[2]_PORT_A_write_enable_reg = DFFE(S4_q_b[2]_PORT_A_write_enable, S4_q_b[2]_clock_0, , , );
S4_q_b[2]_PORT_B_read_enable = VCC;
S4_q_b[2]_PORT_B_read_enable_reg = DFFE(S4_q_b[2]_PORT_B_read_enable, S4_q_b[2]_clock_0, , , );
S4_q_b[2]_clock_0 = RB1__clk1;
S4_q_b[2]_PORT_B_data_out = MEMORY(S4_q_b[2]_PORT_A_data_in_reg, , S4_q_b[2]_PORT_A_address_reg, S4_q_b[2]_PORT_B_address_reg, S4_q_b[2]_PORT_A_write_enable_reg, S4_q_b[2]_PORT_B_read_enable_reg, , , S4_q_b[2]_clock_0, , , , , );
S4_q_b[2] = S4_q_b[2]_PORT_B_data_out[0];


--S2_q_b[2] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S2_q_b[2]_PORT_A_data_in = CB1L34;
S2_q_b[2]_PORT_A_data_in_reg = DFFE(S2_q_b[2]_PORT_A_data_in, S2_q_b[2]_clock_0, , , );
S2_q_b[2]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S2_q_b[2]_PORT_A_address_reg = DFFE(S2_q_b[2]_PORT_A_address, S2_q_b[2]_clock_0, , , );
S2_q_b[2]_PORT_B_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S2_q_b[2]_PORT_B_address_reg = DFFE(S2_q_b[2]_PORT_B_address, S2_q_b[2]_clock_0, , , );
S2_q_b[2]_PORT_A_write_enable = J1L5;
S2_q_b[2]_PORT_A_write_enable_reg = DFFE(S2_q_b[2]_PORT_A_write_enable, S2_q_b[2]_clock_0, , , );
S2_q_b[2]_PORT_B_read_enable = VCC;
S2_q_b[2]_PORT_B_read_enable_reg = DFFE(S2_q_b[2]_PORT_B_read_enable, S2_q_b[2]_clock_0, , , );
S2_q_b[2]_clock_0 = RB1__clk1;
S2_q_b[2]_PORT_B_data_out = MEMORY(S2_q_b[2]_PORT_A_data_in_reg, , S2_q_b[2]_PORT_A_address_reg, S2_q_b[2]_PORT_B_address_reg, S2_q_b[2]_PORT_A_write_enable_reg, S2_q_b[2]_PORT_B_read_enable_reg, , , S2_q_b[2]_clock_0, , , , , );
S2_q_b[2] = S2_q_b[2]_PORT_B_data_out[0];


--CB1L79 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[2]~10544
--operation mode is normal

CB1L79 = S4_q_b[2] & (A1L272 # S2_q_b[2] & A1L972) # !S4_q_b[2] & S2_q_b[2] & A1L972;


--K21_reg_o[2] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[2]
--operation mode is normal

K21_reg_o[2]_lut_out = CB1L34;
K21_reg_o[2] = DFFEA(K21_reg_o[2]_lut_out, RB1__clk1, rst_n, , J1L3, , );


--CB1L89 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[2]~10545
--operation mode is normal

CB1L89 = CB1L241 & (CB1L79 # A1L382 & K21_reg_o[2]);


--CB1L99 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[2]~10546
--operation mode is normal

CB1L99 = E1_led_data[2] & E1L61 & E1L11Q & !CB1L08;


--K82_reg_o[2] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[2]
--operation mode is normal

K82_reg_o[2]_lut_out = CB1L34;
K82_reg_o[2] = DFFEA(K82_reg_o[2]_lut_out, RB1__clk1, rst_n, , QB1L461, , );


--K23_reg_o[2] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[2]
--operation mode is normal

K23_reg_o[2]_lut_out = CB1L34;
K23_reg_o[2] = DFFEA(K23_reg_o[2]_lut_out, RB1__clk1, rst_n, , QB1L291, , );


--QB1L41 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[2]~4730
--operation mode is normal

QB1L41 = A1L282 & (CB1L4 & K82_reg_o[2] # !CB1L4 & K23_reg_o[2]);


--QB1L51 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[2]~4731
--operation mode is normal

QB1L51 = K13_reg_o[2] & (A1L572 # A1L472 & K72_reg_o[2]) # !K13_reg_o[2] & A1L472 & K72_reg_o[2];


--K33_reg_o[2] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[2]
--operation mode is normal

K33_reg_o[2]_lut_out = CB1L34;
K33_reg_o[2] = DFFEA(K33_reg_o[2]_lut_out, RB1__clk1, rst_n, , QB1L391, , );


--QB1L61 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[2]~4732
--operation mode is normal

QB1L61 = A1L372 & (K33_reg_o[2] # A1L672 & K92_reg_o[2]) # !A1L372 & A1L672 & K92_reg_o[2];


--K43_reg_o[2] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[2]
--operation mode is normal

K43_reg_o[2]_lut_out = CB1L34;
K43_reg_o[2] = DFFEA(K43_reg_o[2]_lut_out, RB1__clk1, rst_n, , QB1L491, , );


--K03_reg_o[2] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[2]
--operation mode is normal

K03_reg_o[2]_lut_out = CB1L34;
K03_reg_o[2] = DFFEA(K03_reg_o[2]_lut_out, RB1__clk1, rst_n, , QB1L971, , );


--QB1L71 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[2]~4733
--operation mode is normal

QB1L71 = A1L872 & (K03_reg_o[2] # A1L772 & K43_reg_o[2]) # !A1L872 & A1L772 & K43_reg_o[2];


--QB1L81 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[2]~4734
--operation mode is normal

QB1L81 = QB1L41 # QB1L51 # QB1L61 # QB1L71;


--CB1L001 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[2]~10547
--operation mode is normal

CB1L001 = CB1L89 # CB1L99 # CB1L341 & QB1L81;


--K91_reg_o[17] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[17]
--operation mode is normal

K91_reg_o[17]_lut_out = GB1_reg[17];
K91_reg_o[17] = DFFEA(K91_reg_o[17]_lut_out, RB1__clk0, rst_n, , AB1L651, , );


--K91_reg_o[25] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[25]
--operation mode is normal

K91_reg_o[25]_lut_out = GB1_reg[25];
K91_reg_o[25] = DFFEA(K91_reg_o[25]_lut_out, RB1__clk0, rst_n, , AB1L651, , );


--K02_reg_o[9] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[9]
--operation mode is normal

K02_reg_o[9]_lut_out = GB1_reg[9];
K02_reg_o[9] = DFFEA(K02_reg_o[9]_lut_out, RB1__clk0, rst_n, , AB1L751, , );


--K02_reg_o[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[1]
--operation mode is normal

K02_reg_o[1]_lut_out = GB1_reg[1];
K02_reg_o[1] = DFFEA(K02_reg_o[1]_lut_out, RB1__clk0, rst_n, , AB1L751, , );


--PB1L86Q is frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state~24
--operation mode is normal

PB1L86Q_lut_out = PB1L76Q # PB1L88 & (PB1L86Q # PB1L38);
PB1L86Q = DFFEA(PB1L86Q_lut_out, RB1__clk0, rst_n, , , , );


--L6L5 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|add~3
--operation mode is arithmetic

L6L5_carry_eqn = L6L4;
L6L5 = L6_count[2] $ !L6L5_carry_eqn;

--L6L6 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|add~3COUT
--operation mode is arithmetic

L6L6 = CARRY(L6_count[2] & !L6L4);


--L6L3 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|add~2
--operation mode is arithmetic

L6L3_carry_eqn = L6L2;
L6L3 = L6_count[1] $ L6L3_carry_eqn;

--L6L4 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|add~2COUT
--operation mode is arithmetic

L6L4 = CARRY(!L6L2 # !L6_count[1]);


--L6L1 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|add~1
--operation mode is arithmetic

L6L1 = !L6_count[0];

--L6L2 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|add~1COUT
--operation mode is arithmetic

L6L2 = CARRY(L6_count[0]);


--L6L31 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|add~7
--operation mode is normal

L6L31_carry_eqn = L6L21;
L6L31 = L6_count[6] $ !L6L31_carry_eqn;


--L6L11 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|add~6
--operation mode is arithmetic

L6L11_carry_eqn = L6L01;
L6L11 = L6_count[5] $ L6L11_carry_eqn;

--L6L21 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|add~6COUT
--operation mode is arithmetic

L6L21 = CARRY(!L6L01 # !L6_count[5]);


--L6L7 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|add~4
--operation mode is arithmetic

L6L7_carry_eqn = L6L6;
L6L7 = L6_count[3] $ L6L7_carry_eqn;

--L6L8 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|add~4COUT
--operation mode is arithmetic

L6L8 = CARRY(!L6L6 # !L6_count[3]);


--L6L9 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|add~5
--operation mode is arithmetic

L6L9_carry_eqn = L6L8;
L6L9 = L6_count[4] $ !L6L9_carry_eqn;

--L6L01 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|add~5COUT
--operation mode is arithmetic

L6L01 = CARRY(L6_count[4] & !L6L8);


--GB3_reg[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|shift_reg:rx_sample|reg[2]
--operation mode is normal

GB3_reg[2]_lut_out = HB1L01Q & lvds_cmd;
GB3_reg[2] = DFFEA(GB3_reg[2]_lut_out, RB1__clk2, rst_n, , !HB1L21Q, , );


--GB3_reg[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|shift_reg:rx_sample|reg[0]
--operation mode is normal

GB3_reg[0]_lut_out = HB1L01Q & GB3_reg[1];
GB3_reg[0] = DFFEA(GB3_reg[0]_lut_out, RB1__clk2, rst_n, , !HB1L21Q, , );


--GB3_reg[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|shift_reg:rx_sample|reg[1]
--operation mode is normal

GB3_reg[1]_lut_out = HB1L01Q & GB3_reg[2];
GB3_reg[1] = DFFEA(GB3_reg[1]_lut_out, RB1__clk2, rst_n, , !HB1L21Q, , );


--PB1L1 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~4
--operation mode is arithmetic

PB1L1 = !K72_reg_o[0];

--PB1L2 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~4COUT
--operation mode is arithmetic

PB1L2 = CARRY(K72_reg_o[0]);


--V1_ram_rom_data_reg[11] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]
--operation mode is normal

V1_ram_rom_data_reg[11] = AMPP_FUNCTION(!A1L5, V1_ram_rom_data_reg[11], V1_ram_rom_data_reg[12], U1_q_b[11], V1L01, VCC, V1L9);


--U1_q_b[10] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_b[10]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
U1_q_b[10]_PORT_A_data_in = CB1L15;
U1_q_b[10]_PORT_A_data_in_reg = DFFE(U1_q_b[10]_PORT_A_data_in, U1_q_b[10]_clock_0, , , );
U1_q_b[10]_PORT_B_data_in = V1_ram_rom_data_reg[10];
U1_q_b[10]_PORT_B_data_in_reg = DFFE(U1_q_b[10]_PORT_B_data_in, U1_q_b[10]_clock_1, , , );
U1_q_b[10]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
U1_q_b[10]_PORT_A_address_reg = DFFE(U1_q_b[10]_PORT_A_address, U1_q_b[10]_clock_0, , , );
U1_q_b[10]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_b[10]_PORT_B_address_reg = DFFE(U1_q_b[10]_PORT_B_address, U1_q_b[10]_clock_1, , , );
U1_q_b[10]_PORT_A_write_enable = J1L01;
U1_q_b[10]_PORT_A_write_enable_reg = DFFE(U1_q_b[10]_PORT_A_write_enable, U1_q_b[10]_clock_0, , , );
U1_q_b[10]_PORT_B_write_enable = V1L35;
U1_q_b[10]_PORT_B_write_enable_reg = DFFE(U1_q_b[10]_PORT_B_write_enable, U1_q_b[10]_clock_1, , , );
U1_q_b[10]_clock_0 = RB1__clk1;
U1_q_b[10]_clock_1 = !A1L5;
U1_q_b[10]_PORT_B_data_out = MEMORY(U1_q_b[10]_PORT_A_data_in_reg, U1_q_b[10]_PORT_B_data_in_reg, U1_q_b[10]_PORT_A_address_reg, U1_q_b[10]_PORT_B_address_reg, U1_q_b[10]_PORT_A_write_enable_reg, U1_q_b[10]_PORT_B_write_enable_reg, , , U1_q_b[10]_clock_0, U1_q_b[10]_clock_1, , , , );
U1_q_b[10] = U1_q_b[10]_PORT_B_data_out[0];


--GB5_reg[8] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_buffer|reg[8]
--operation mode is normal

GB5_reg[8]_lut_out = KB1L3Q & LB1L86Q & GB5L72 # !KB1L3Q & GB5_reg[9];
GB5_reg[8] = DFFEA(GB5_reg[8]_lut_out, KB1_tx_clk, rst_n, , KB1L2Q, , );


--MB1_q_b[14] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|altsyncram:fifo_storage|altsyncram_o221:auto_generated|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 32, Port B Logical Depth: 16, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB1_q_b[14]_PORT_A_data_in = BB1L98;
MB1_q_b[14]_PORT_A_data_in_reg = DFFE(MB1_q_b[14]_PORT_A_data_in, MB1_q_b[14]_clock_0, , , );
MB1_q_b[14]_PORT_A_address = BUS(Y8_safe_q[0], Y8_safe_q[1], Y8_safe_q[2], Y8_safe_q[3]);
MB1_q_b[14]_PORT_A_address_reg = DFFE(MB1_q_b[14]_PORT_A_address, MB1_q_b[14]_clock_0, , , );
MB1_q_b[14]_PORT_B_address = BUS(Y7_safe_q[0], Y7_safe_q[1], Y7_safe_q[2], Y7_safe_q[3]);
MB1_q_b[14]_PORT_B_address_reg = DFFE(MB1_q_b[14]_PORT_B_address, MB1_q_b[14]_clock_0, , , );
MB1_q_b[14]_PORT_A_write_enable = BB1L801;
MB1_q_b[14]_PORT_A_write_enable_reg = DFFE(MB1_q_b[14]_PORT_A_write_enable, MB1_q_b[14]_clock_0, , , );
MB1_q_b[14]_PORT_B_read_enable = VCC;
MB1_q_b[14]_PORT_B_read_enable_reg = DFFE(MB1_q_b[14]_PORT_B_read_enable, MB1_q_b[14]_clock_0, , , );
MB1_q_b[14]_clock_0 = RB1__clk1;
MB1_q_b[14]_PORT_B_data_out = MEMORY(MB1_q_b[14]_PORT_A_data_in_reg, , MB1_q_b[14]_PORT_A_address_reg, MB1_q_b[14]_PORT_B_address_reg, MB1_q_b[14]_PORT_A_write_enable_reg, MB1_q_b[14]_PORT_B_read_enable_reg, , , MB1_q_b[14]_clock_0, , , , , );
MB1_q_b[14] = MB1_q_b[14]_PORT_B_data_out[0];


--MB1_q_b[30] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|altsyncram:fifo_storage|altsyncram_o221:auto_generated|q_b[30]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 32, Port B Logical Depth: 16, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB1_q_b[30]_PORT_A_data_in = BB1L501;
MB1_q_b[30]_PORT_A_data_in_reg = DFFE(MB1_q_b[30]_PORT_A_data_in, MB1_q_b[30]_clock_0, , , );
MB1_q_b[30]_PORT_A_address = BUS(Y8_safe_q[0], Y8_safe_q[1], Y8_safe_q[2], Y8_safe_q[3]);
MB1_q_b[30]_PORT_A_address_reg = DFFE(MB1_q_b[30]_PORT_A_address, MB1_q_b[30]_clock_0, , , );
MB1_q_b[30]_PORT_B_address = BUS(Y7_safe_q[0], Y7_safe_q[1], Y7_safe_q[2], Y7_safe_q[3]);
MB1_q_b[30]_PORT_B_address_reg = DFFE(MB1_q_b[30]_PORT_B_address, MB1_q_b[30]_clock_0, , , );
MB1_q_b[30]_PORT_A_write_enable = BB1L801;
MB1_q_b[30]_PORT_A_write_enable_reg = DFFE(MB1_q_b[30]_PORT_A_write_enable, MB1_q_b[30]_clock_0, , , );
MB1_q_b[30]_PORT_B_read_enable = VCC;
MB1_q_b[30]_PORT_B_read_enable_reg = DFFE(MB1_q_b[30]_PORT_B_read_enable, MB1_q_b[30]_clock_0, , , );
MB1_q_b[30]_clock_0 = RB1__clk1;
MB1_q_b[30]_PORT_B_data_out = MEMORY(MB1_q_b[30]_PORT_A_data_in_reg, , MB1_q_b[30]_PORT_A_address_reg, MB1_q_b[30]_PORT_B_address_reg, MB1_q_b[30]_PORT_A_write_enable_reg, MB1_q_b[30]_PORT_B_read_enable_reg, , , MB1_q_b[30]_clock_0, , , , , );
MB1_q_b[30] = MB1_q_b[30]_PORT_B_data_out[0];


--MB1_q_b[22] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|altsyncram:fifo_storage|altsyncram_o221:auto_generated|q_b[22]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 32, Port B Logical Depth: 16, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB1_q_b[22]_PORT_A_data_in = BB1L79;
MB1_q_b[22]_PORT_A_data_in_reg = DFFE(MB1_q_b[22]_PORT_A_data_in, MB1_q_b[22]_clock_0, , , );
MB1_q_b[22]_PORT_A_address = BUS(Y8_safe_q[0], Y8_safe_q[1], Y8_safe_q[2], Y8_safe_q[3]);
MB1_q_b[22]_PORT_A_address_reg = DFFE(MB1_q_b[22]_PORT_A_address, MB1_q_b[22]_clock_0, , , );
MB1_q_b[22]_PORT_B_address = BUS(Y7_safe_q[0], Y7_safe_q[1], Y7_safe_q[2], Y7_safe_q[3]);
MB1_q_b[22]_PORT_B_address_reg = DFFE(MB1_q_b[22]_PORT_B_address, MB1_q_b[22]_clock_0, , , );
MB1_q_b[22]_PORT_A_write_enable = BB1L801;
MB1_q_b[22]_PORT_A_write_enable_reg = DFFE(MB1_q_b[22]_PORT_A_write_enable, MB1_q_b[22]_clock_0, , , );
MB1_q_b[22]_PORT_B_read_enable = VCC;
MB1_q_b[22]_PORT_B_read_enable_reg = DFFE(MB1_q_b[22]_PORT_B_read_enable, MB1_q_b[22]_clock_0, , , );
MB1_q_b[22]_clock_0 = RB1__clk1;
MB1_q_b[22]_PORT_B_data_out = MEMORY(MB1_q_b[22]_PORT_A_data_in_reg, , MB1_q_b[22]_PORT_A_address_reg, MB1_q_b[22]_PORT_B_address_reg, MB1_q_b[22]_PORT_A_write_enable_reg, MB1_q_b[22]_PORT_B_read_enable_reg, , , MB1_q_b[22]_clock_0, , , , , );
MB1_q_b[22] = MB1_q_b[22]_PORT_B_data_out[0];


--MB1_q_b[6] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|altsyncram:fifo_storage|altsyncram_o221:auto_generated|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 32, Port B Logical Depth: 16, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB1_q_b[6]_PORT_A_data_in = BB1L18;
MB1_q_b[6]_PORT_A_data_in_reg = DFFE(MB1_q_b[6]_PORT_A_data_in, MB1_q_b[6]_clock_0, , , );
MB1_q_b[6]_PORT_A_address = BUS(Y8_safe_q[0], Y8_safe_q[1], Y8_safe_q[2], Y8_safe_q[3]);
MB1_q_b[6]_PORT_A_address_reg = DFFE(MB1_q_b[6]_PORT_A_address, MB1_q_b[6]_clock_0, , , );
MB1_q_b[6]_PORT_B_address = BUS(Y7_safe_q[0], Y7_safe_q[1], Y7_safe_q[2], Y7_safe_q[3]);
MB1_q_b[6]_PORT_B_address_reg = DFFE(MB1_q_b[6]_PORT_B_address, MB1_q_b[6]_clock_0, , , );
MB1_q_b[6]_PORT_A_write_enable = BB1L801;
MB1_q_b[6]_PORT_A_write_enable_reg = DFFE(MB1_q_b[6]_PORT_A_write_enable, MB1_q_b[6]_clock_0, , , );
MB1_q_b[6]_PORT_B_read_enable = VCC;
MB1_q_b[6]_PORT_B_read_enable_reg = DFFE(MB1_q_b[6]_PORT_B_read_enable, MB1_q_b[6]_clock_0, , , );
MB1_q_b[6]_clock_0 = RB1__clk1;
MB1_q_b[6]_PORT_B_data_out = MEMORY(MB1_q_b[6]_PORT_A_data_in_reg, , MB1_q_b[6]_PORT_A_address_reg, MB1_q_b[6]_PORT_B_address_reg, MB1_q_b[6]_PORT_A_write_enable_reg, MB1_q_b[6]_PORT_B_read_enable_reg, , , MB1_q_b[6]_clock_0, , , , , );
MB1_q_b[6] = MB1_q_b[6]_PORT_B_data_out[0];


--GB5L42 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_buffer|reg~138
--operation mode is normal

GB5L42 = L9_count[1] & (MB1_q_b[22] # L9_count[0]) # !L9_count[1] & MB1_q_b[6] & !L9_count[0];


--GB5L52 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_buffer|reg~139
--operation mode is normal

GB5L52 = GB5L42 & (MB1_q_b[30] # !L9_count[0]) # !GB5L42 & MB1_q_b[14] & L9_count[0];


--GB4_reg[21] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[21]
--operation mode is normal

GB4_reg[21]_lut_out = GB4L67 # GB4L77 # GB4L43 & K51_reg_o[21];
GB4_reg[21] = DFFEA(GB4_reg[21]_lut_out, RB1__clk0, rst_n, , BB1L021, , );


--FB2_crc_reg[11] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[11]
--operation mode is normal

FB2_crc_reg[11]_lut_out = !BB1L66Q & (GB4_reg[0] $ FB2_crc_reg[32] $ FB2_crc_reg[10]);
FB2_crc_reg[11] = DFFEA(FB2_crc_reg[11]_lut_out, RB1__clk0, rst_n, , BB1_crc_ena, , );


--BB1L69 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[21]~693
--operation mode is normal

BB1L69 = BB1L221 & GB4_reg[21] # !BB1L221 & FB2L84 & FB2_crc_reg[11];


--GB4_reg[29] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[29]
--operation mode is normal

GB4_reg[29]_lut_out = GB4L87 # GB4L97 # GB4L43 & K51_reg_o[29];
GB4_reg[29] = DFFEA(GB4_reg[29]_lut_out, RB1__clk0, rst_n, , BB1L021, , );


--FB2_crc_reg[3] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[3]
--operation mode is normal

FB2_crc_reg[3]_lut_out = !BB1L66Q & (GB4_reg[0] $ FB2_crc_reg[32] $ FB2_crc_reg[2]);
FB2_crc_reg[3] = DFFEA(FB2_crc_reg[3]_lut_out, RB1__clk0, rst_n, , BB1_crc_ena, , );


--BB1L401 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[29]~694
--operation mode is normal

BB1L401 = BB1L221 & GB4_reg[29] # !BB1L221 & FB2L84 & FB2_crc_reg[3];


--GB4_reg[13] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[13]
--operation mode is normal

GB4_reg[13]_lut_out = GB4L08 # GB4L18 # GB4L43 & K51_reg_o[13];
GB4_reg[13] = DFFEA(GB4_reg[13]_lut_out, RB1__clk0, rst_n, , BB1L021, , );


--FB2_crc_reg[19] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[19]
--operation mode is normal

FB2_crc_reg[19]_lut_out = FB2_crc_reg[18] & !BB1L66Q;
FB2_crc_reg[19] = DFFEA(FB2_crc_reg[19]_lut_out, RB1__clk0, rst_n, , BB1_crc_ena, , );


--BB1L88 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[13]~695
--operation mode is normal

BB1L88 = BB1L221 & GB4_reg[13] # !BB1L221 & FB2L84 & FB2_crc_reg[19];


--GB4_reg[5] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[5]
--operation mode is normal

GB4_reg[5]_lut_out = GB4L28 # GB4L38 # GB4L43 & K51_reg_o[5];
GB4_reg[5] = DFFEA(GB4_reg[5]_lut_out, RB1__clk0, rst_n, , BB1L021, , );


--FB2_crc_reg[27] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[27]
--operation mode is normal

FB2_crc_reg[27]_lut_out = !BB1L66Q & (GB4_reg[0] $ FB2_crc_reg[32] $ FB2_crc_reg[26]);
FB2_crc_reg[27] = DFFEA(FB2_crc_reg[27]_lut_out, RB1__clk0, rst_n, , BB1_crc_ena, , );


--BB1L08 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[5]~696
--operation mode is normal

BB1L08 = BB1L221 & GB4_reg[5] # !BB1L221 & FB2L84 & FB2_crc_reg[27];


--K61_reg_o[12] is dispatch:cmd0|reg:reply1|reg_o[12]
--operation mode is normal

K61_reg_o[12]_lut_out = K41_reg_o[12];
K61_reg_o[12] = DFFEA(K61_reg_o[12]_lut_out, RB1__clk0, rst_n, , , , );


--DB2_q_b[12] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB2_q_b[12]_PORT_A_data_in = CB1L031;
DB2_q_b[12]_PORT_A_data_in_reg = DFFE(DB2_q_b[12]_PORT_A_data_in, DB2_q_b[12]_clock_0, , , );
DB2_q_b[12]_PORT_A_address = BUS(CB1L38, CB1L48, CB1L58, CB1L68, CB1L78, CB1L88);
DB2_q_b[12]_PORT_A_address_reg = DFFE(DB2_q_b[12]_PORT_A_address, DB2_q_b[12]_clock_0, , , );
DB2_q_b[12]_PORT_B_address = BUS(Y9L13, BB1L1, BB1L2, BB1L4, BB1L5, BB1L6);
DB2_q_b[12]_PORT_B_address_reg = DFFE(DB2_q_b[12]_PORT_B_address, DB2_q_b[12]_clock_0, , , );
DB2_q_b[12]_PORT_A_write_enable = CB1_reply_buf_wren_o;
DB2_q_b[12]_PORT_A_write_enable_reg = DFFE(DB2_q_b[12]_PORT_A_write_enable, DB2_q_b[12]_clock_0, , , );
DB2_q_b[12]_PORT_B_read_enable = VCC;
DB2_q_b[12]_PORT_B_read_enable_reg = DFFE(DB2_q_b[12]_PORT_B_read_enable, DB2_q_b[12]_clock_0, , , );
DB2_q_b[12]_clock_0 = RB1__clk1;
DB2_q_b[12]_PORT_B_data_out = MEMORY(DB2_q_b[12]_PORT_A_data_in_reg, , DB2_q_b[12]_PORT_A_address_reg, DB2_q_b[12]_PORT_B_address_reg, DB2_q_b[12]_PORT_A_write_enable_reg, DB2_q_b[12]_PORT_B_read_enable_reg, , , DB2_q_b[12]_clock_0, , , , , );
DB2_q_b[12] = DB2_q_b[12]_PORT_B_data_out[0];


--GB4L86 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6060
--operation mode is normal

GB4L86 = GB4L53 & (BB1L26 & K61_reg_o[12] # !BB1L26 & DB2_q_b[12]);


--GB4L96 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6061
--operation mode is normal

GB4L96 = GB4_reg[13] & !BB1L66Q & !BB1L96Q;


--K61_reg_o[28] is dispatch:cmd0|reg:reply1|reg_o[28]
--operation mode is normal

K61_reg_o[28]_lut_out = K41_reg_o[28];
K61_reg_o[28] = DFFEA(K61_reg_o[28]_lut_out, RB1__clk0, rst_n, , , , );


--DB2_q_b[28] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[28]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB2_q_b[28]_PORT_A_data_in = CB1L081;
DB2_q_b[28]_PORT_A_data_in_reg = DFFE(DB2_q_b[28]_PORT_A_data_in, DB2_q_b[28]_clock_0, , , );
DB2_q_b[28]_PORT_A_address = BUS(CB1L38, CB1L48, CB1L58, CB1L68, CB1L78, CB1L88);
DB2_q_b[28]_PORT_A_address_reg = DFFE(DB2_q_b[28]_PORT_A_address, DB2_q_b[28]_clock_0, , , );
DB2_q_b[28]_PORT_B_address = BUS(Y9L13, BB1L1, BB1L2, BB1L4, BB1L5, BB1L6);
DB2_q_b[28]_PORT_B_address_reg = DFFE(DB2_q_b[28]_PORT_B_address, DB2_q_b[28]_clock_0, , , );
DB2_q_b[28]_PORT_A_write_enable = CB1_reply_buf_wren_o;
DB2_q_b[28]_PORT_A_write_enable_reg = DFFE(DB2_q_b[28]_PORT_A_write_enable, DB2_q_b[28]_clock_0, , , );
DB2_q_b[28]_PORT_B_read_enable = VCC;
DB2_q_b[28]_PORT_B_read_enable_reg = DFFE(DB2_q_b[28]_PORT_B_read_enable, DB2_q_b[28]_clock_0, , , );
DB2_q_b[28]_clock_0 = RB1__clk1;
DB2_q_b[28]_PORT_B_data_out = MEMORY(DB2_q_b[28]_PORT_A_data_in_reg, , DB2_q_b[28]_PORT_A_address_reg, DB2_q_b[28]_PORT_B_address_reg, DB2_q_b[28]_PORT_A_write_enable_reg, DB2_q_b[28]_PORT_B_read_enable_reg, , , DB2_q_b[28]_clock_0, , , , , );
DB2_q_b[28] = DB2_q_b[28]_PORT_B_data_out[0];


--GB4L07 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6063
--operation mode is normal

GB4L07 = GB4L53 & (BB1L26 & K61_reg_o[28] # !BB1L26 & DB2_q_b[28]);


--GB4L17 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6064
--operation mode is normal

GB4L17 = GB4_reg[29] & !BB1L66Q & !BB1L96Q;


--K51_reg_o[28] is dispatch:cmd0|reg:reply0|reg_o[28]
--operation mode is normal

K51_reg_o[28]_lut_out = K31_reg_o[28];
K51_reg_o[28] = DFFEA(K51_reg_o[28]_lut_out, RB1__clk0, rst_n, , , , );


--K61_reg_o[20] is dispatch:cmd0|reg:reply1|reg_o[20]
--operation mode is normal

K61_reg_o[20]_lut_out = K41_reg_o[20];
K61_reg_o[20] = DFFEA(K61_reg_o[20]_lut_out, RB1__clk0, rst_n, , , , );


--DB2_q_b[20] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[20]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB2_q_b[20]_PORT_A_data_in = CB1L651;
DB2_q_b[20]_PORT_A_data_in_reg = DFFE(DB2_q_b[20]_PORT_A_data_in, DB2_q_b[20]_clock_0, , , );
DB2_q_b[20]_PORT_A_address = BUS(CB1L38, CB1L48, CB1L58, CB1L68, CB1L78, CB1L88);
DB2_q_b[20]_PORT_A_address_reg = DFFE(DB2_q_b[20]_PORT_A_address, DB2_q_b[20]_clock_0, , , );
DB2_q_b[20]_PORT_B_address = BUS(Y9L13, BB1L1, BB1L2, BB1L4, BB1L5, BB1L6);
DB2_q_b[20]_PORT_B_address_reg = DFFE(DB2_q_b[20]_PORT_B_address, DB2_q_b[20]_clock_0, , , );
DB2_q_b[20]_PORT_A_write_enable = CB1_reply_buf_wren_o;
DB2_q_b[20]_PORT_A_write_enable_reg = DFFE(DB2_q_b[20]_PORT_A_write_enable, DB2_q_b[20]_clock_0, , , );
DB2_q_b[20]_PORT_B_read_enable = VCC;
DB2_q_b[20]_PORT_B_read_enable_reg = DFFE(DB2_q_b[20]_PORT_B_read_enable, DB2_q_b[20]_clock_0, , , );
DB2_q_b[20]_clock_0 = RB1__clk1;
DB2_q_b[20]_PORT_B_data_out = MEMORY(DB2_q_b[20]_PORT_A_data_in_reg, , DB2_q_b[20]_PORT_A_address_reg, DB2_q_b[20]_PORT_B_address_reg, DB2_q_b[20]_PORT_A_write_enable_reg, DB2_q_b[20]_PORT_B_read_enable_reg, , , DB2_q_b[20]_clock_0, , , , , );
DB2_q_b[20] = DB2_q_b[20]_PORT_B_data_out[0];


--GB4L27 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6066
--operation mode is normal

GB4L27 = GB4L53 & (BB1L26 & K61_reg_o[20] # !BB1L26 & DB2_q_b[20]);


--GB4L37 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6067
--operation mode is normal

GB4L37 = GB4_reg[21] & !BB1L66Q & !BB1L96Q;


--K51_reg_o[20] is dispatch:cmd0|reg:reply0|reg_o[20]
--operation mode is normal

K51_reg_o[20]_lut_out = K31_reg_o[20];
K51_reg_o[20] = DFFEA(K51_reg_o[20]_lut_out, RB1__clk0, rst_n, , , , );


--K61_reg_o[4] is dispatch:cmd0|reg:reply1|reg_o[4]
--operation mode is normal

K61_reg_o[4]_lut_out = K41_reg_o[4];
K61_reg_o[4] = DFFEA(K61_reg_o[4]_lut_out, RB1__clk0, rst_n, , , , );


--DB2_q_b[4] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB2_q_b[4]_PORT_A_data_in = CB1L601;
DB2_q_b[4]_PORT_A_data_in_reg = DFFE(DB2_q_b[4]_PORT_A_data_in, DB2_q_b[4]_clock_0, , , );
DB2_q_b[4]_PORT_A_address = BUS(CB1L38, CB1L48, CB1L58, CB1L68, CB1L78, CB1L88);
DB2_q_b[4]_PORT_A_address_reg = DFFE(DB2_q_b[4]_PORT_A_address, DB2_q_b[4]_clock_0, , , );
DB2_q_b[4]_PORT_B_address = BUS(Y9L13, BB1L1, BB1L2, BB1L4, BB1L5, BB1L6);
DB2_q_b[4]_PORT_B_address_reg = DFFE(DB2_q_b[4]_PORT_B_address, DB2_q_b[4]_clock_0, , , );
DB2_q_b[4]_PORT_A_write_enable = CB1_reply_buf_wren_o;
DB2_q_b[4]_PORT_A_write_enable_reg = DFFE(DB2_q_b[4]_PORT_A_write_enable, DB2_q_b[4]_clock_0, , , );
DB2_q_b[4]_PORT_B_read_enable = VCC;
DB2_q_b[4]_PORT_B_read_enable_reg = DFFE(DB2_q_b[4]_PORT_B_read_enable, DB2_q_b[4]_clock_0, , , );
DB2_q_b[4]_clock_0 = RB1__clk1;
DB2_q_b[4]_PORT_B_data_out = MEMORY(DB2_q_b[4]_PORT_A_data_in_reg, , DB2_q_b[4]_PORT_A_address_reg, DB2_q_b[4]_PORT_B_address_reg, DB2_q_b[4]_PORT_A_write_enable_reg, DB2_q_b[4]_PORT_B_read_enable_reg, , , DB2_q_b[4]_clock_0, , , , , );
DB2_q_b[4] = DB2_q_b[4]_PORT_B_data_out[0];


--GB4L47 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6069
--operation mode is normal

GB4L47 = GB4L53 & (BB1L26 & K61_reg_o[4] # !BB1L26 & DB2_q_b[4]);


--GB4L57 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6070
--operation mode is normal

GB4L57 = GB4_reg[5] & !BB1L66Q & !BB1L96Q;


--S4_q_b[19] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[19]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S4_q_b[19]_PORT_A_data_in = CB1L06;
S4_q_b[19]_PORT_A_data_in_reg = DFFE(S4_q_b[19]_PORT_A_data_in, S4_q_b[19]_clock_0, , , );
S4_q_b[19]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S4_q_b[19]_PORT_A_address_reg = DFFE(S4_q_b[19]_PORT_A_address, S4_q_b[19]_clock_0, , , );
S4_q_b[19]_PORT_B_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S4_q_b[19]_PORT_B_address_reg = DFFE(S4_q_b[19]_PORT_B_address, S4_q_b[19]_clock_0, , , );
S4_q_b[19]_PORT_A_write_enable = J1L6;
S4_q_b[19]_PORT_A_write_enable_reg = DFFE(S4_q_b[19]_PORT_A_write_enable, S4_q_b[19]_clock_0, , , );
S4_q_b[19]_PORT_B_read_enable = VCC;
S4_q_b[19]_PORT_B_read_enable_reg = DFFE(S4_q_b[19]_PORT_B_read_enable, S4_q_b[19]_clock_0, , , );
S4_q_b[19]_clock_0 = RB1__clk1;
S4_q_b[19]_PORT_B_data_out = MEMORY(S4_q_b[19]_PORT_A_data_in_reg, , S4_q_b[19]_PORT_A_address_reg, S4_q_b[19]_PORT_B_address_reg, S4_q_b[19]_PORT_A_write_enable_reg, S4_q_b[19]_PORT_B_read_enable_reg, , , S4_q_b[19]_clock_0, , , , , );
S4_q_b[19] = S4_q_b[19]_PORT_B_data_out[0];


--S2_q_b[19] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[19]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S2_q_b[19]_PORT_A_data_in = CB1L06;
S2_q_b[19]_PORT_A_data_in_reg = DFFE(S2_q_b[19]_PORT_A_data_in, S2_q_b[19]_clock_0, , , );
S2_q_b[19]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S2_q_b[19]_PORT_A_address_reg = DFFE(S2_q_b[19]_PORT_A_address, S2_q_b[19]_clock_0, , , );
S2_q_b[19]_PORT_B_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S2_q_b[19]_PORT_B_address_reg = DFFE(S2_q_b[19]_PORT_B_address, S2_q_b[19]_clock_0, , , );
S2_q_b[19]_PORT_A_write_enable = J1L5;
S2_q_b[19]_PORT_A_write_enable_reg = DFFE(S2_q_b[19]_PORT_A_write_enable, S2_q_b[19]_clock_0, , , );
S2_q_b[19]_PORT_B_read_enable = VCC;
S2_q_b[19]_PORT_B_read_enable_reg = DFFE(S2_q_b[19]_PORT_B_read_enable, S2_q_b[19]_clock_0, , , );
S2_q_b[19]_clock_0 = RB1__clk1;
S2_q_b[19]_PORT_B_data_out = MEMORY(S2_q_b[19]_PORT_A_data_in_reg, , S2_q_b[19]_PORT_A_address_reg, S2_q_b[19]_PORT_B_address_reg, S2_q_b[19]_PORT_A_write_enable_reg, S2_q_b[19]_PORT_B_read_enable_reg, , , S2_q_b[19]_clock_0, , , , , );
S2_q_b[19] = S2_q_b[19]_PORT_B_data_out[0];


--CB1L151 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[19]~10548
--operation mode is normal

CB1L151 = S4_q_b[19] & (A1L272 # S2_q_b[19] & A1L972) # !S4_q_b[19] & S2_q_b[19] & A1L972;


--K21_reg_o[19] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[19]
--operation mode is normal

K21_reg_o[19]_lut_out = CB1L06;
K21_reg_o[19] = DFFEA(K21_reg_o[19]_lut_out, RB1__clk1, rst_n, , J1L3, , );


--CB1L251 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[19]~10549
--operation mode is normal

CB1L251 = CB1L151 # A1L382 & K21_reg_o[19];


--K82_reg_o[19] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[19]
--operation mode is normal

K82_reg_o[19]_lut_out = CB1L06;
K82_reg_o[19] = DFFEA(K82_reg_o[19]_lut_out, RB1__clk1, rst_n, , QB1L461, , );


--K23_reg_o[19] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[19]
--operation mode is normal

K23_reg_o[19]_lut_out = CB1L06;
K23_reg_o[19] = DFFEA(K23_reg_o[19]_lut_out, RB1__clk1, rst_n, , QB1L291, , );


--QB1L99 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[19]~4735
--operation mode is normal

QB1L99 = A1L282 & (CB1L4 & K82_reg_o[19] # !CB1L4 & K23_reg_o[19]);


--QB1L001 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[19]~4736
--operation mode is normal

QB1L001 = K72_reg_o[19] & (A1L472 # K13_reg_o[19] & A1L572) # !K72_reg_o[19] & K13_reg_o[19] & A1L572;


--K33_reg_o[19] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[19]
--operation mode is normal

K33_reg_o[19]_lut_out = CB1L06;
K33_reg_o[19] = DFFEA(K33_reg_o[19]_lut_out, RB1__clk1, rst_n, , QB1L391, , );


--QB1L101 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[19]~4737
--operation mode is normal

QB1L101 = A1L372 & (K33_reg_o[19] # A1L672 & K92_reg_o[19]) # !A1L372 & A1L672 & K92_reg_o[19];


--K43_reg_o[19] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[19]
--operation mode is normal

K43_reg_o[19]_lut_out = CB1L06;
K43_reg_o[19] = DFFEA(K43_reg_o[19]_lut_out, RB1__clk1, rst_n, , QB1L491, , );


--K03_reg_o[19] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[19]
--operation mode is normal

K03_reg_o[19]_lut_out = CB1L06;
K03_reg_o[19] = DFFEA(K03_reg_o[19]_lut_out, RB1__clk1, rst_n, , QB1L971, , );


--QB1L201 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[19]~4738
--operation mode is normal

QB1L201 = A1L872 & (K03_reg_o[19] # A1L772 & K43_reg_o[19]) # !A1L872 & A1L772 & K43_reg_o[19];


--QB1L301 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[19]~4739
--operation mode is normal

QB1L301 = QB1L99 # QB1L001 # QB1L101 # QB1L201;


--CB1L351 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[19]~10550
--operation mode is normal

CB1L351 = CB1L341 & (QB1L301 # CB1L241 & CB1L251) # !CB1L341 & CB1L241 & CB1L251;


--K31_reg_o[19] is dispatch:cmd0|reg:cmd0|reg_o[19]
--operation mode is normal

K31_reg_o[19]_lut_out = AB1L841Q # AB1L741Q & K91_reg_o[19];
K31_reg_o[19] = DFFEA(K31_reg_o[19]_lut_out, RB1__clk0, rst_n, , !C1L3Q, , );


--K41_reg_o[27] is dispatch:cmd0|reg:cmd1|reg_o[27]
--operation mode is normal

K41_reg_o[27]_lut_out = AB1L741Q & K02_reg_o[27];
K41_reg_o[27] = DFFEA(K41_reg_o[27]_lut_out, RB1__clk0, rst_n, , !C1L3Q, , );


--S4_q_b[27] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[27]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S4_q_b[27]_PORT_A_data_in = CB1L86;
S4_q_b[27]_PORT_A_data_in_reg = DFFE(S4_q_b[27]_PORT_A_data_in, S4_q_b[27]_clock_0, , , );
S4_q_b[27]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S4_q_b[27]_PORT_A_address_reg = DFFE(S4_q_b[27]_PORT_A_address, S4_q_b[27]_clock_0, , , );
S4_q_b[27]_PORT_B_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S4_q_b[27]_PORT_B_address_reg = DFFE(S4_q_b[27]_PORT_B_address, S4_q_b[27]_clock_0, , , );
S4_q_b[27]_PORT_A_write_enable = J1L6;
S4_q_b[27]_PORT_A_write_enable_reg = DFFE(S4_q_b[27]_PORT_A_write_enable, S4_q_b[27]_clock_0, , , );
S4_q_b[27]_PORT_B_read_enable = VCC;
S4_q_b[27]_PORT_B_read_enable_reg = DFFE(S4_q_b[27]_PORT_B_read_enable, S4_q_b[27]_clock_0, , , );
S4_q_b[27]_clock_0 = RB1__clk1;
S4_q_b[27]_PORT_B_data_out = MEMORY(S4_q_b[27]_PORT_A_data_in_reg, , S4_q_b[27]_PORT_A_address_reg, S4_q_b[27]_PORT_B_address_reg, S4_q_b[27]_PORT_A_write_enable_reg, S4_q_b[27]_PORT_B_read_enable_reg, , , S4_q_b[27]_clock_0, , , , , );
S4_q_b[27] = S4_q_b[27]_PORT_B_data_out[0];


--S2_q_b[27] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[27]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S2_q_b[27]_PORT_A_data_in = CB1L86;
S2_q_b[27]_PORT_A_data_in_reg = DFFE(S2_q_b[27]_PORT_A_data_in, S2_q_b[27]_clock_0, , , );
S2_q_b[27]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S2_q_b[27]_PORT_A_address_reg = DFFE(S2_q_b[27]_PORT_A_address, S2_q_b[27]_clock_0, , , );
S2_q_b[27]_PORT_B_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S2_q_b[27]_PORT_B_address_reg = DFFE(S2_q_b[27]_PORT_B_address, S2_q_b[27]_clock_0, , , );
S2_q_b[27]_PORT_A_write_enable = J1L5;
S2_q_b[27]_PORT_A_write_enable_reg = DFFE(S2_q_b[27]_PORT_A_write_enable, S2_q_b[27]_clock_0, , , );
S2_q_b[27]_PORT_B_read_enable = VCC;
S2_q_b[27]_PORT_B_read_enable_reg = DFFE(S2_q_b[27]_PORT_B_read_enable, S2_q_b[27]_clock_0, , , );
S2_q_b[27]_clock_0 = RB1__clk1;
S2_q_b[27]_PORT_B_data_out = MEMORY(S2_q_b[27]_PORT_A_data_in_reg, , S2_q_b[27]_PORT_A_address_reg, S2_q_b[27]_PORT_B_address_reg, S2_q_b[27]_PORT_A_write_enable_reg, S2_q_b[27]_PORT_B_read_enable_reg, , , S2_q_b[27]_clock_0, , , , , );
S2_q_b[27] = S2_q_b[27]_PORT_B_data_out[0];


--CB1L571 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[27]~10551
--operation mode is normal

CB1L571 = S4_q_b[27] & (A1L272 # S2_q_b[27] & A1L972) # !S4_q_b[27] & S2_q_b[27] & A1L972;


--K21_reg_o[27] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[27]
--operation mode is normal

K21_reg_o[27]_lut_out = CB1L86;
K21_reg_o[27] = DFFEA(K21_reg_o[27]_lut_out, RB1__clk1, rst_n, , J1L3, , );


--CB1L671 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[27]~10552
--operation mode is normal

CB1L671 = CB1L571 # A1L382 & K21_reg_o[27];


--K82_reg_o[27] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[27]
--operation mode is normal

K82_reg_o[27]_lut_out = CB1L86;
K82_reg_o[27] = DFFEA(K82_reg_o[27]_lut_out, RB1__clk1, rst_n, , QB1L461, , );


--K23_reg_o[27] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[27]
--operation mode is normal

K23_reg_o[27]_lut_out = CB1L86;
K23_reg_o[27] = DFFEA(K23_reg_o[27]_lut_out, RB1__clk1, rst_n, , QB1L291, , );


--QB1L931 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[27]~4740
--operation mode is normal

QB1L931 = A1L282 & (CB1L4 & K82_reg_o[27] # !CB1L4 & K23_reg_o[27]);


--QB1L041 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[27]~4741
--operation mode is normal

QB1L041 = K72_reg_o[27] & (A1L472 # K13_reg_o[27] & A1L572) # !K72_reg_o[27] & K13_reg_o[27] & A1L572;


--K33_reg_o[27] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[27]
--operation mode is normal

K33_reg_o[27]_lut_out = CB1L86;
K33_reg_o[27] = DFFEA(K33_reg_o[27]_lut_out, RB1__clk1, rst_n, , QB1L391, , );


--QB1L141 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[27]~4742
--operation mode is normal

QB1L141 = A1L372 & (K33_reg_o[27] # A1L672 & K92_reg_o[27]) # !A1L372 & A1L672 & K92_reg_o[27];


--K43_reg_o[27] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[27]
--operation mode is normal

K43_reg_o[27]_lut_out = CB1L86;
K43_reg_o[27] = DFFEA(K43_reg_o[27]_lut_out, RB1__clk1, rst_n, , QB1L491, , );


--K03_reg_o[27] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[27]
--operation mode is normal

K03_reg_o[27]_lut_out = CB1L86;
K03_reg_o[27] = DFFEA(K03_reg_o[27]_lut_out, RB1__clk1, rst_n, , QB1L971, , );


--QB1L241 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[27]~4743
--operation mode is normal

QB1L241 = A1L872 & (K03_reg_o[27] # A1L772 & K43_reg_o[27]) # !A1L872 & A1L772 & K43_reg_o[27];


--QB1L341 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[27]~4744
--operation mode is normal

QB1L341 = QB1L931 # QB1L041 # QB1L141 # QB1L241;


--CB1L771 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[27]~10553
--operation mode is normal

CB1L771 = CB1L341 & (QB1L341 # CB1L241 & CB1L671) # !CB1L341 & CB1L241 & CB1L671;


--K31_reg_o[27] is dispatch:cmd0|reg:cmd0|reg_o[27]
--operation mode is normal

K31_reg_o[27]_lut_out = AB1L841Q # AB1L741Q & K91_reg_o[27];
K31_reg_o[27] = DFFEA(K31_reg_o[27]_lut_out, RB1__clk0, rst_n, , !C1L3Q, , );


--K41_reg_o[11] is dispatch:cmd0|reg:cmd1|reg_o[11]
--operation mode is normal

K41_reg_o[11]_lut_out = AB1L741Q & K02_reg_o[11];
K41_reg_o[11] = DFFEA(K41_reg_o[11]_lut_out, RB1__clk0, rst_n, , !C1L3Q, , );


--S4_q_b[11] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S4_q_b[11]_PORT_A_data_in = CB1L25;
S4_q_b[11]_PORT_A_data_in_reg = DFFE(S4_q_b[11]_PORT_A_data_in, S4_q_b[11]_clock_0, , , );
S4_q_b[11]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S4_q_b[11]_PORT_A_address_reg = DFFE(S4_q_b[11]_PORT_A_address, S4_q_b[11]_clock_0, , , );
S4_q_b[11]_PORT_B_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S4_q_b[11]_PORT_B_address_reg = DFFE(S4_q_b[11]_PORT_B_address, S4_q_b[11]_clock_0, , , );
S4_q_b[11]_PORT_A_write_enable = J1L6;
S4_q_b[11]_PORT_A_write_enable_reg = DFFE(S4_q_b[11]_PORT_A_write_enable, S4_q_b[11]_clock_0, , , );
S4_q_b[11]_PORT_B_read_enable = VCC;
S4_q_b[11]_PORT_B_read_enable_reg = DFFE(S4_q_b[11]_PORT_B_read_enable, S4_q_b[11]_clock_0, , , );
S4_q_b[11]_clock_0 = RB1__clk1;
S4_q_b[11]_PORT_B_data_out = MEMORY(S4_q_b[11]_PORT_A_data_in_reg, , S4_q_b[11]_PORT_A_address_reg, S4_q_b[11]_PORT_B_address_reg, S4_q_b[11]_PORT_A_write_enable_reg, S4_q_b[11]_PORT_B_read_enable_reg, , , S4_q_b[11]_clock_0, , , , , );
S4_q_b[11] = S4_q_b[11]_PORT_B_data_out[0];


--S2_q_b[11] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S2_q_b[11]_PORT_A_data_in = CB1L25;
S2_q_b[11]_PORT_A_data_in_reg = DFFE(S2_q_b[11]_PORT_A_data_in, S2_q_b[11]_clock_0, , , );
S2_q_b[11]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S2_q_b[11]_PORT_A_address_reg = DFFE(S2_q_b[11]_PORT_A_address, S2_q_b[11]_clock_0, , , );
S2_q_b[11]_PORT_B_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S2_q_b[11]_PORT_B_address_reg = DFFE(S2_q_b[11]_PORT_B_address, S2_q_b[11]_clock_0, , , );
S2_q_b[11]_PORT_A_write_enable = J1L5;
S2_q_b[11]_PORT_A_write_enable_reg = DFFE(S2_q_b[11]_PORT_A_write_enable, S2_q_b[11]_clock_0, , , );
S2_q_b[11]_PORT_B_read_enable = VCC;
S2_q_b[11]_PORT_B_read_enable_reg = DFFE(S2_q_b[11]_PORT_B_read_enable, S2_q_b[11]_clock_0, , , );
S2_q_b[11]_clock_0 = RB1__clk1;
S2_q_b[11]_PORT_B_data_out = MEMORY(S2_q_b[11]_PORT_A_data_in_reg, , S2_q_b[11]_PORT_A_address_reg, S2_q_b[11]_PORT_B_address_reg, S2_q_b[11]_PORT_A_write_enable_reg, S2_q_b[11]_PORT_B_read_enable_reg, , , S2_q_b[11]_clock_0, , , , , );
S2_q_b[11] = S2_q_b[11]_PORT_B_data_out[0];


--CB1L521 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[11]~10554
--operation mode is normal

CB1L521 = S4_q_b[11] & (A1L272 # S2_q_b[11] & A1L972) # !S4_q_b[11] & S2_q_b[11] & A1L972;


--K21_reg_o[11] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[11]
--operation mode is normal

K21_reg_o[11]_lut_out = CB1L25;
K21_reg_o[11] = DFFEA(K21_reg_o[11]_lut_out, RB1__clk1, rst_n, , J1L3, , );


--CB1L621 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[11]~10555
--operation mode is normal

CB1L621 = CB1L521 # A1L382 & K21_reg_o[11];


--K82_reg_o[11] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[11]
--operation mode is normal

K82_reg_o[11]_lut_out = CB1L25;
K82_reg_o[11] = DFFEA(K82_reg_o[11]_lut_out, RB1__clk1, rst_n, , QB1L461, , );


--K23_reg_o[11] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[11]
--operation mode is normal

K23_reg_o[11]_lut_out = CB1L25;
K23_reg_o[11] = DFFEA(K23_reg_o[11]_lut_out, RB1__clk1, rst_n, , QB1L291, , );


--QB1L95 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[11]~4745
--operation mode is normal

QB1L95 = A1L282 & (CB1L4 & K82_reg_o[11] # !CB1L4 & K23_reg_o[11]);


--QB1L06 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[11]~4746
--operation mode is normal

QB1L06 = K72_reg_o[11] & (A1L472 # K13_reg_o[11] & A1L572) # !K72_reg_o[11] & K13_reg_o[11] & A1L572;


--K33_reg_o[11] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[11]
--operation mode is normal

K33_reg_o[11]_lut_out = CB1L25;
K33_reg_o[11] = DFFEA(K33_reg_o[11]_lut_out, RB1__clk1, rst_n, , QB1L391, , );


--QB1L16 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[11]~4747
--operation mode is normal

QB1L16 = A1L372 & (K33_reg_o[11] # A1L672 & K92_reg_o[11]) # !A1L372 & A1L672 & K92_reg_o[11];


--K43_reg_o[11] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[11]
--operation mode is normal

K43_reg_o[11]_lut_out = CB1L25;
K43_reg_o[11] = DFFEA(K43_reg_o[11]_lut_out, RB1__clk1, rst_n, , QB1L491, , );


--K03_reg_o[11] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[11]
--operation mode is normal

K03_reg_o[11]_lut_out = CB1L25;
K03_reg_o[11] = DFFEA(K03_reg_o[11]_lut_out, RB1__clk1, rst_n, , QB1L971, , );


--QB1L26 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[11]~4748
--operation mode is normal

QB1L26 = A1L872 & (K03_reg_o[11] # A1L772 & K43_reg_o[11]) # !A1L872 & A1L772 & K43_reg_o[11];


--QB1L36 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[11]~4749
--operation mode is normal

QB1L36 = QB1L95 # QB1L06 # QB1L16 # QB1L26;


--CB1L721 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[11]~10556
--operation mode is normal

CB1L721 = CB1L341 & (QB1L36 # CB1L241 & CB1L621) # !CB1L341 & CB1L241 & CB1L621;


--K41_reg_o[3] is dispatch:cmd0|reg:cmd1|reg_o[3]
--operation mode is normal

K41_reg_o[3]_lut_out = AB1L741Q & K02_reg_o[3];
K41_reg_o[3] = DFFEA(K41_reg_o[3]_lut_out, RB1__clk0, rst_n, , !C1L3Q, , );


--S4_q_b[3] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S4_q_b[3]_PORT_A_data_in = CB1L44;
S4_q_b[3]_PORT_A_data_in_reg = DFFE(S4_q_b[3]_PORT_A_data_in, S4_q_b[3]_clock_0, , , );
S4_q_b[3]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S4_q_b[3]_PORT_A_address_reg = DFFE(S4_q_b[3]_PORT_A_address, S4_q_b[3]_clock_0, , , );
S4_q_b[3]_PORT_B_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S4_q_b[3]_PORT_B_address_reg = DFFE(S4_q_b[3]_PORT_B_address, S4_q_b[3]_clock_0, , , );
S4_q_b[3]_PORT_A_write_enable = J1L6;
S4_q_b[3]_PORT_A_write_enable_reg = DFFE(S4_q_b[3]_PORT_A_write_enable, S4_q_b[3]_clock_0, , , );
S4_q_b[3]_PORT_B_read_enable = VCC;
S4_q_b[3]_PORT_B_read_enable_reg = DFFE(S4_q_b[3]_PORT_B_read_enable, S4_q_b[3]_clock_0, , , );
S4_q_b[3]_clock_0 = RB1__clk1;
S4_q_b[3]_PORT_B_data_out = MEMORY(S4_q_b[3]_PORT_A_data_in_reg, , S4_q_b[3]_PORT_A_address_reg, S4_q_b[3]_PORT_B_address_reg, S4_q_b[3]_PORT_A_write_enable_reg, S4_q_b[3]_PORT_B_read_enable_reg, , , S4_q_b[3]_clock_0, , , , , );
S4_q_b[3] = S4_q_b[3]_PORT_B_data_out[0];


--S2_q_b[3] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S2_q_b[3]_PORT_A_data_in = CB1L44;
S2_q_b[3]_PORT_A_data_in_reg = DFFE(S2_q_b[3]_PORT_A_data_in, S2_q_b[3]_clock_0, , , );
S2_q_b[3]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S2_q_b[3]_PORT_A_address_reg = DFFE(S2_q_b[3]_PORT_A_address, S2_q_b[3]_clock_0, , , );
S2_q_b[3]_PORT_B_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S2_q_b[3]_PORT_B_address_reg = DFFE(S2_q_b[3]_PORT_B_address, S2_q_b[3]_clock_0, , , );
S2_q_b[3]_PORT_A_write_enable = J1L5;
S2_q_b[3]_PORT_A_write_enable_reg = DFFE(S2_q_b[3]_PORT_A_write_enable, S2_q_b[3]_clock_0, , , );
S2_q_b[3]_PORT_B_read_enable = VCC;
S2_q_b[3]_PORT_B_read_enable_reg = DFFE(S2_q_b[3]_PORT_B_read_enable, S2_q_b[3]_clock_0, , , );
S2_q_b[3]_clock_0 = RB1__clk1;
S2_q_b[3]_PORT_B_data_out = MEMORY(S2_q_b[3]_PORT_A_data_in_reg, , S2_q_b[3]_PORT_A_address_reg, S2_q_b[3]_PORT_B_address_reg, S2_q_b[3]_PORT_A_write_enable_reg, S2_q_b[3]_PORT_B_read_enable_reg, , , S2_q_b[3]_clock_0, , , , , );
S2_q_b[3] = S2_q_b[3]_PORT_B_data_out[0];


--CB1L101 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[3]~10557
--operation mode is normal

CB1L101 = S4_q_b[3] & (A1L272 # S2_q_b[3] & A1L972) # !S4_q_b[3] & S2_q_b[3] & A1L972;


--K21_reg_o[3] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[3]
--operation mode is normal

K21_reg_o[3]_lut_out = CB1L44;
K21_reg_o[3] = DFFEA(K21_reg_o[3]_lut_out, RB1__clk1, rst_n, , J1L3, , );


--CB1L201 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[3]~10558
--operation mode is normal

CB1L201 = CB1L101 # A1L382 & K21_reg_o[3];


--K82_reg_o[3] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[3]
--operation mode is normal

K82_reg_o[3]_lut_out = CB1L44;
K82_reg_o[3] = DFFEA(K82_reg_o[3]_lut_out, RB1__clk1, rst_n, , QB1L461, , );


--K23_reg_o[3] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[3]
--operation mode is normal

K23_reg_o[3]_lut_out = CB1L44;
K23_reg_o[3] = DFFEA(K23_reg_o[3]_lut_out, RB1__clk1, rst_n, , QB1L291, , );


--QB1L91 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[3]~4750
--operation mode is normal

QB1L91 = A1L282 & (CB1L4 & K82_reg_o[3] # !CB1L4 & K23_reg_o[3]);


--QB1L02 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[3]~4751
--operation mode is normal

QB1L02 = K13_reg_o[3] & (A1L572 # A1L472 & K72_reg_o[3]) # !K13_reg_o[3] & A1L472 & K72_reg_o[3];


--K33_reg_o[3] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[3]
--operation mode is normal

K33_reg_o[3]_lut_out = CB1L44;
K33_reg_o[3] = DFFEA(K33_reg_o[3]_lut_out, RB1__clk1, rst_n, , QB1L391, , );


--QB1L12 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[3]~4752
--operation mode is normal

QB1L12 = A1L372 & (K33_reg_o[3] # A1L672 & K92_reg_o[3]) # !A1L372 & A1L672 & K92_reg_o[3];


--K43_reg_o[3] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[3]
--operation mode is normal

K43_reg_o[3]_lut_out = CB1L44;
K43_reg_o[3] = DFFEA(K43_reg_o[3]_lut_out, RB1__clk1, rst_n, , QB1L491, , );


--K03_reg_o[3] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[3]
--operation mode is normal

K03_reg_o[3]_lut_out = CB1L44;
K03_reg_o[3] = DFFEA(K03_reg_o[3]_lut_out, RB1__clk1, rst_n, , QB1L971, , );


--QB1L22 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[3]~4753
--operation mode is normal

QB1L22 = A1L872 & (K03_reg_o[3] # A1L772 & K43_reg_o[3]) # !A1L872 & A1L772 & K43_reg_o[3];


--QB1L32 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[3]~4754
--operation mode is normal

QB1L32 = QB1L91 # QB1L02 # QB1L12 # QB1L22;


--CB1L301 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[3]~10559
--operation mode is normal

CB1L301 = CB1L341 & (QB1L32 # CB1L241 & CB1L201) # !CB1L341 & CB1L241 & CB1L201;


--K02_reg_o[10] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[10]
--operation mode is normal

K02_reg_o[10]_lut_out = GB1_reg[10];
K02_reg_o[10] = DFFEA(K02_reg_o[10]_lut_out, RB1__clk0, rst_n, , AB1L751, , );


--K91_reg_o[26] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[26]
--operation mode is normal

K91_reg_o[26]_lut_out = GB1_reg[26];
K91_reg_o[26] = DFFEA(K91_reg_o[26]_lut_out, RB1__clk0, rst_n, , AB1L651, , );


--K91_reg_o[18] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[18]
--operation mode is normal

K91_reg_o[18]_lut_out = GB1_reg[18];
K91_reg_o[18] = DFFEA(K91_reg_o[18]_lut_out, RB1__clk0, rst_n, , AB1L651, , );


--K02_reg_o[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[2]
--operation mode is normal

K02_reg_o[2]_lut_out = GB1_reg[2];
K02_reg_o[2] = DFFEA(K02_reg_o[2]_lut_out, RB1__clk0, rst_n, , AB1L751, , );


--PB1L76Q is frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state~23
--operation mode is normal

PB1L76Q_lut_out = PB1L98 & QB1_init_window_req_o & !PB1L68 & !PB1L46Q;
PB1L76Q = DFFEA(PB1L76Q_lut_out, RB1__clk0, rst_n, , , , );


--PB1L46Q is frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state~20
--operation mode is normal

PB1L46Q_lut_out = PB1L66Q & PB1L88 & (QB1_init_window_req_o # PB1L46Q) # !PB1L66Q & (QB1_init_window_req_o # PB1L46Q);
PB1L46Q = DFFEA(PB1L46Q_lut_out, RB1__clk0, rst_n, , , , );


--PB1L38 is frame_timing:frame_timing_slave|frame_timing_core:ftc|next_init_win_state.set~12
--operation mode is normal

PB1L38 = QB1_init_window_req_o & !PB1L46Q;


--V1_ram_rom_data_reg[12] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]
--operation mode is normal

V1_ram_rom_data_reg[12] = AMPP_FUNCTION(!A1L5, V1_ram_rom_data_reg[12], V1_ram_rom_data_reg[13], U1_q_b[12], V1L01, VCC, V1L9);


--U1_q_b[11] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_b[11]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
U1_q_b[11]_PORT_A_data_in = CB1L25;
U1_q_b[11]_PORT_A_data_in_reg = DFFE(U1_q_b[11]_PORT_A_data_in, U1_q_b[11]_clock_0, , , );
U1_q_b[11]_PORT_B_data_in = V1_ram_rom_data_reg[11];
U1_q_b[11]_PORT_B_data_in_reg = DFFE(U1_q_b[11]_PORT_B_data_in, U1_q_b[11]_clock_1, , , );
U1_q_b[11]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
U1_q_b[11]_PORT_A_address_reg = DFFE(U1_q_b[11]_PORT_A_address, U1_q_b[11]_clock_0, , , );
U1_q_b[11]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_b[11]_PORT_B_address_reg = DFFE(U1_q_b[11]_PORT_B_address, U1_q_b[11]_clock_1, , , );
U1_q_b[11]_PORT_A_write_enable = J1L01;
U1_q_b[11]_PORT_A_write_enable_reg = DFFE(U1_q_b[11]_PORT_A_write_enable, U1_q_b[11]_clock_0, , , );
U1_q_b[11]_PORT_B_write_enable = V1L35;
U1_q_b[11]_PORT_B_write_enable_reg = DFFE(U1_q_b[11]_PORT_B_write_enable, U1_q_b[11]_clock_1, , , );
U1_q_b[11]_clock_0 = RB1__clk1;
U1_q_b[11]_clock_1 = !A1L5;
U1_q_b[11]_PORT_B_data_out = MEMORY(U1_q_b[11]_PORT_A_data_in_reg, U1_q_b[11]_PORT_B_data_in_reg, U1_q_b[11]_PORT_A_address_reg, U1_q_b[11]_PORT_B_address_reg, U1_q_b[11]_PORT_A_write_enable_reg, U1_q_b[11]_PORT_B_write_enable_reg, , , U1_q_b[11]_clock_0, U1_q_b[11]_clock_1, , , , );
U1_q_b[11] = U1_q_b[11]_PORT_B_data_out[0];


--GB5_reg[9] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_buffer|reg[9]
--operation mode is normal

GB5_reg[9]_lut_out = KB1L3Q;
GB5_reg[9] = DFFEA(GB5_reg[9]_lut_out, KB1_tx_clk, rst_n, , KB1L2Q, , );


--MB1_q_b[23] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|altsyncram:fifo_storage|altsyncram_o221:auto_generated|q_b[23]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 32, Port B Logical Depth: 16, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB1_q_b[23]_PORT_A_data_in = BB1L89;
MB1_q_b[23]_PORT_A_data_in_reg = DFFE(MB1_q_b[23]_PORT_A_data_in, MB1_q_b[23]_clock_0, , , );
MB1_q_b[23]_PORT_A_address = BUS(Y8_safe_q[0], Y8_safe_q[1], Y8_safe_q[2], Y8_safe_q[3]);
MB1_q_b[23]_PORT_A_address_reg = DFFE(MB1_q_b[23]_PORT_A_address, MB1_q_b[23]_clock_0, , , );
MB1_q_b[23]_PORT_B_address = BUS(Y7_safe_q[0], Y7_safe_q[1], Y7_safe_q[2], Y7_safe_q[3]);
MB1_q_b[23]_PORT_B_address_reg = DFFE(MB1_q_b[23]_PORT_B_address, MB1_q_b[23]_clock_0, , , );
MB1_q_b[23]_PORT_A_write_enable = BB1L801;
MB1_q_b[23]_PORT_A_write_enable_reg = DFFE(MB1_q_b[23]_PORT_A_write_enable, MB1_q_b[23]_clock_0, , , );
MB1_q_b[23]_PORT_B_read_enable = VCC;
MB1_q_b[23]_PORT_B_read_enable_reg = DFFE(MB1_q_b[23]_PORT_B_read_enable, MB1_q_b[23]_clock_0, , , );
MB1_q_b[23]_clock_0 = RB1__clk1;
MB1_q_b[23]_PORT_B_data_out = MEMORY(MB1_q_b[23]_PORT_A_data_in_reg, , MB1_q_b[23]_PORT_A_address_reg, MB1_q_b[23]_PORT_B_address_reg, MB1_q_b[23]_PORT_A_write_enable_reg, MB1_q_b[23]_PORT_B_read_enable_reg, , , MB1_q_b[23]_clock_0, , , , , );
MB1_q_b[23] = MB1_q_b[23]_PORT_B_data_out[0];


--MB1_q_b[31] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|altsyncram:fifo_storage|altsyncram_o221:auto_generated|q_b[31]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 32, Port B Logical Depth: 16, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB1_q_b[31]_PORT_A_data_in = BB1L601;
MB1_q_b[31]_PORT_A_data_in_reg = DFFE(MB1_q_b[31]_PORT_A_data_in, MB1_q_b[31]_clock_0, , , );
MB1_q_b[31]_PORT_A_address = BUS(Y8_safe_q[0], Y8_safe_q[1], Y8_safe_q[2], Y8_safe_q[3]);
MB1_q_b[31]_PORT_A_address_reg = DFFE(MB1_q_b[31]_PORT_A_address, MB1_q_b[31]_clock_0, , , );
MB1_q_b[31]_PORT_B_address = BUS(Y7_safe_q[0], Y7_safe_q[1], Y7_safe_q[2], Y7_safe_q[3]);
MB1_q_b[31]_PORT_B_address_reg = DFFE(MB1_q_b[31]_PORT_B_address, MB1_q_b[31]_clock_0, , , );
MB1_q_b[31]_PORT_A_write_enable = BB1L801;
MB1_q_b[31]_PORT_A_write_enable_reg = DFFE(MB1_q_b[31]_PORT_A_write_enable, MB1_q_b[31]_clock_0, , , );
MB1_q_b[31]_PORT_B_read_enable = VCC;
MB1_q_b[31]_PORT_B_read_enable_reg = DFFE(MB1_q_b[31]_PORT_B_read_enable, MB1_q_b[31]_clock_0, , , );
MB1_q_b[31]_clock_0 = RB1__clk1;
MB1_q_b[31]_PORT_B_data_out = MEMORY(MB1_q_b[31]_PORT_A_data_in_reg, , MB1_q_b[31]_PORT_A_address_reg, MB1_q_b[31]_PORT_B_address_reg, MB1_q_b[31]_PORT_A_write_enable_reg, MB1_q_b[31]_PORT_B_read_enable_reg, , , MB1_q_b[31]_clock_0, , , , , );
MB1_q_b[31] = MB1_q_b[31]_PORT_B_data_out[0];


--MB1_q_b[15] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|altsyncram:fifo_storage|altsyncram_o221:auto_generated|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 32, Port B Logical Depth: 16, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB1_q_b[15]_PORT_A_data_in = BB1L09;
MB1_q_b[15]_PORT_A_data_in_reg = DFFE(MB1_q_b[15]_PORT_A_data_in, MB1_q_b[15]_clock_0, , , );
MB1_q_b[15]_PORT_A_address = BUS(Y8_safe_q[0], Y8_safe_q[1], Y8_safe_q[2], Y8_safe_q[3]);
MB1_q_b[15]_PORT_A_address_reg = DFFE(MB1_q_b[15]_PORT_A_address, MB1_q_b[15]_clock_0, , , );
MB1_q_b[15]_PORT_B_address = BUS(Y7_safe_q[0], Y7_safe_q[1], Y7_safe_q[2], Y7_safe_q[3]);
MB1_q_b[15]_PORT_B_address_reg = DFFE(MB1_q_b[15]_PORT_B_address, MB1_q_b[15]_clock_0, , , );
MB1_q_b[15]_PORT_A_write_enable = BB1L801;
MB1_q_b[15]_PORT_A_write_enable_reg = DFFE(MB1_q_b[15]_PORT_A_write_enable, MB1_q_b[15]_clock_0, , , );
MB1_q_b[15]_PORT_B_read_enable = VCC;
MB1_q_b[15]_PORT_B_read_enable_reg = DFFE(MB1_q_b[15]_PORT_B_read_enable, MB1_q_b[15]_clock_0, , , );
MB1_q_b[15]_clock_0 = RB1__clk1;
MB1_q_b[15]_PORT_B_data_out = MEMORY(MB1_q_b[15]_PORT_A_data_in_reg, , MB1_q_b[15]_PORT_A_address_reg, MB1_q_b[15]_PORT_B_address_reg, MB1_q_b[15]_PORT_A_write_enable_reg, MB1_q_b[15]_PORT_B_read_enable_reg, , , MB1_q_b[15]_clock_0, , , , , );
MB1_q_b[15] = MB1_q_b[15]_PORT_B_data_out[0];


--MB1_q_b[7] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|altsyncram:fifo_storage|altsyncram_o221:auto_generated|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 32, Port B Logical Depth: 16, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB1_q_b[7]_PORT_A_data_in = BB1L28;
MB1_q_b[7]_PORT_A_data_in_reg = DFFE(MB1_q_b[7]_PORT_A_data_in, MB1_q_b[7]_clock_0, , , );
MB1_q_b[7]_PORT_A_address = BUS(Y8_safe_q[0], Y8_safe_q[1], Y8_safe_q[2], Y8_safe_q[3]);
MB1_q_b[7]_PORT_A_address_reg = DFFE(MB1_q_b[7]_PORT_A_address, MB1_q_b[7]_clock_0, , , );
MB1_q_b[7]_PORT_B_address = BUS(Y7_safe_q[0], Y7_safe_q[1], Y7_safe_q[2], Y7_safe_q[3]);
MB1_q_b[7]_PORT_B_address_reg = DFFE(MB1_q_b[7]_PORT_B_address, MB1_q_b[7]_clock_0, , , );
MB1_q_b[7]_PORT_A_write_enable = BB1L801;
MB1_q_b[7]_PORT_A_write_enable_reg = DFFE(MB1_q_b[7]_PORT_A_write_enable, MB1_q_b[7]_clock_0, , , );
MB1_q_b[7]_PORT_B_read_enable = VCC;
MB1_q_b[7]_PORT_B_read_enable_reg = DFFE(MB1_q_b[7]_PORT_B_read_enable, MB1_q_b[7]_clock_0, , , );
MB1_q_b[7]_clock_0 = RB1__clk1;
MB1_q_b[7]_PORT_B_data_out = MEMORY(MB1_q_b[7]_PORT_A_data_in_reg, , MB1_q_b[7]_PORT_A_address_reg, MB1_q_b[7]_PORT_B_address_reg, MB1_q_b[7]_PORT_A_write_enable_reg, MB1_q_b[7]_PORT_B_read_enable_reg, , , MB1_q_b[7]_clock_0, , , , , );
MB1_q_b[7] = MB1_q_b[7]_PORT_B_data_out[0];


--GB5L62 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_buffer|reg~141
--operation mode is normal

GB5L62 = L9_count[0] & (MB1_q_b[15] # L9_count[1]) # !L9_count[0] & MB1_q_b[7] & !L9_count[1];


--GB5L72 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_buffer|reg~142
--operation mode is normal

GB5L72 = GB5L62 & (MB1_q_b[31] # !L9_count[1]) # !GB5L62 & MB1_q_b[23] & L9_count[1];


--GB4_reg[14] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[14]
--operation mode is normal

GB4_reg[14]_lut_out = GB4L48 # GB4L58 # GB4L43 & K51_reg_o[14];
GB4_reg[14] = DFFEA(GB4_reg[14]_lut_out, RB1__clk0, rst_n, , BB1L021, , );


--FB2_crc_reg[18] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[18]
--operation mode is normal

FB2_crc_reg[18]_lut_out = FB2_crc_reg[17] & !BB1L66Q;
FB2_crc_reg[18] = DFFEA(FB2_crc_reg[18]_lut_out, RB1__clk0, rst_n, , BB1_crc_ena, , );


--BB1L98 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[14]~697
--operation mode is normal

BB1L98 = BB1L221 & GB4_reg[14] # !BB1L221 & FB2L84 & FB2_crc_reg[18];


--GB4_reg[30] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[30]
--operation mode is normal

GB4_reg[30]_lut_out = BB1L66Q & BB1L27 # !BB1L66Q & (BB1L96Q & BB1L27 # !BB1L96Q & GB4_reg[31]);
GB4_reg[30] = DFFEA(GB4_reg[30]_lut_out, RB1__clk0, rst_n, , BB1L021, , );


--FB2_crc_reg[2] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[2]
--operation mode is normal

FB2_crc_reg[2]_lut_out = !BB1L66Q & (GB4_reg[0] $ FB2_crc_reg[32] $ FB2_crc_reg[1]);
FB2_crc_reg[2] = DFFEA(FB2_crc_reg[2]_lut_out, RB1__clk0, rst_n, , BB1_crc_ena, , );


--BB1L501 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[30]~698
--operation mode is normal

BB1L501 = BB1L221 & GB4_reg[30] # !BB1L221 & FB2L84 & FB2_crc_reg[2];


--GB4_reg[22] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[22]
--operation mode is normal

GB4_reg[22]_lut_out = GB4L68 # GB4L78 # GB4L43 & K51_reg_o[22];
GB4_reg[22] = DFFEA(GB4_reg[22]_lut_out, RB1__clk0, rst_n, , BB1L021, , );


--FB2_crc_reg[10] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[10]
--operation mode is normal

FB2_crc_reg[10]_lut_out = FB2_crc_reg[9] & !BB1L66Q;
FB2_crc_reg[10] = DFFEA(FB2_crc_reg[10]_lut_out, RB1__clk0, rst_n, , BB1_crc_ena, , );


--BB1L79 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[22]~699
--operation mode is normal

BB1L79 = BB1L221 & GB4_reg[22] # !BB1L221 & FB2L84 & FB2_crc_reg[10];


--GB4_reg[6] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[6]
--operation mode is normal

GB4_reg[6]_lut_out = GB4L88 # GB4L98 # GB4L43 & K51_reg_o[6];
GB4_reg[6] = DFFEA(GB4_reg[6]_lut_out, RB1__clk0, rst_n, , BB1L021, , );


--FB2_crc_reg[26] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[26]
--operation mode is normal

FB2_crc_reg[26]_lut_out = FB2_crc_reg[25] & !BB1L66Q;
FB2_crc_reg[26] = DFFEA(FB2_crc_reg[26]_lut_out, RB1__clk0, rst_n, , BB1_crc_ena, , );


--BB1L18 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[6]~700
--operation mode is normal

BB1L18 = BB1L221 & GB4_reg[6] # !BB1L221 & FB2L84 & FB2_crc_reg[26];


--K61_reg_o[21] is dispatch:cmd0|reg:reply1|reg_o[21]
--operation mode is normal

K61_reg_o[21]_lut_out = K41_reg_o[21];
K61_reg_o[21] = DFFEA(K61_reg_o[21]_lut_out, RB1__clk0, rst_n, , , , );


--DB2_q_b[21] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[21]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB2_q_b[21]_PORT_A_data_in = CB1L951;
DB2_q_b[21]_PORT_A_data_in_reg = DFFE(DB2_q_b[21]_PORT_A_data_in, DB2_q_b[21]_clock_0, , , );
DB2_q_b[21]_PORT_A_address = BUS(CB1L38, CB1L48, CB1L58, CB1L68, CB1L78, CB1L88);
DB2_q_b[21]_PORT_A_address_reg = DFFE(DB2_q_b[21]_PORT_A_address, DB2_q_b[21]_clock_0, , , );
DB2_q_b[21]_PORT_B_address = BUS(Y9L13, BB1L1, BB1L2, BB1L4, BB1L5, BB1L6);
DB2_q_b[21]_PORT_B_address_reg = DFFE(DB2_q_b[21]_PORT_B_address, DB2_q_b[21]_clock_0, , , );
DB2_q_b[21]_PORT_A_write_enable = CB1_reply_buf_wren_o;
DB2_q_b[21]_PORT_A_write_enable_reg = DFFE(DB2_q_b[21]_PORT_A_write_enable, DB2_q_b[21]_clock_0, , , );
DB2_q_b[21]_PORT_B_read_enable = VCC;
DB2_q_b[21]_PORT_B_read_enable_reg = DFFE(DB2_q_b[21]_PORT_B_read_enable, DB2_q_b[21]_clock_0, , , );
DB2_q_b[21]_clock_0 = RB1__clk1;
DB2_q_b[21]_PORT_B_data_out = MEMORY(DB2_q_b[21]_PORT_A_data_in_reg, , DB2_q_b[21]_PORT_A_address_reg, DB2_q_b[21]_PORT_B_address_reg, DB2_q_b[21]_PORT_A_write_enable_reg, DB2_q_b[21]_PORT_B_read_enable_reg, , , DB2_q_b[21]_clock_0, , , , , );
DB2_q_b[21] = DB2_q_b[21]_PORT_B_data_out[0];


--GB4L67 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6072
--operation mode is normal

GB4L67 = GB4L53 & (BB1L26 & K61_reg_o[21] # !BB1L26 & DB2_q_b[21]);


--GB4L77 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6073
--operation mode is normal

GB4L77 = GB4_reg[22] & !BB1L66Q & !BB1L96Q;


--K51_reg_o[21] is dispatch:cmd0|reg:reply0|reg_o[21]
--operation mode is normal

K51_reg_o[21]_lut_out = K31_reg_o[21];
K51_reg_o[21] = DFFEA(K51_reg_o[21]_lut_out, RB1__clk0, rst_n, , , , );


--K61_reg_o[29] is dispatch:cmd0|reg:reply1|reg_o[29]
--operation mode is normal

K61_reg_o[29]_lut_out = K41_reg_o[29];
K61_reg_o[29] = DFFEA(K61_reg_o[29]_lut_out, RB1__clk0, rst_n, , , , );


--DB2_q_b[29] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[29]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB2_q_b[29]_PORT_A_data_in = CB1L381;
DB2_q_b[29]_PORT_A_data_in_reg = DFFE(DB2_q_b[29]_PORT_A_data_in, DB2_q_b[29]_clock_0, , , );
DB2_q_b[29]_PORT_A_address = BUS(CB1L38, CB1L48, CB1L58, CB1L68, CB1L78, CB1L88);
DB2_q_b[29]_PORT_A_address_reg = DFFE(DB2_q_b[29]_PORT_A_address, DB2_q_b[29]_clock_0, , , );
DB2_q_b[29]_PORT_B_address = BUS(Y9L13, BB1L1, BB1L2, BB1L4, BB1L5, BB1L6);
DB2_q_b[29]_PORT_B_address_reg = DFFE(DB2_q_b[29]_PORT_B_address, DB2_q_b[29]_clock_0, , , );
DB2_q_b[29]_PORT_A_write_enable = CB1_reply_buf_wren_o;
DB2_q_b[29]_PORT_A_write_enable_reg = DFFE(DB2_q_b[29]_PORT_A_write_enable, DB2_q_b[29]_clock_0, , , );
DB2_q_b[29]_PORT_B_read_enable = VCC;
DB2_q_b[29]_PORT_B_read_enable_reg = DFFE(DB2_q_b[29]_PORT_B_read_enable, DB2_q_b[29]_clock_0, , , );
DB2_q_b[29]_clock_0 = RB1__clk1;
DB2_q_b[29]_PORT_B_data_out = MEMORY(DB2_q_b[29]_PORT_A_data_in_reg, , DB2_q_b[29]_PORT_A_address_reg, DB2_q_b[29]_PORT_B_address_reg, DB2_q_b[29]_PORT_A_write_enable_reg, DB2_q_b[29]_PORT_B_read_enable_reg, , , DB2_q_b[29]_clock_0, , , , , );
DB2_q_b[29] = DB2_q_b[29]_PORT_B_data_out[0];


--GB4L87 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6075
--operation mode is normal

GB4L87 = GB4L53 & (BB1L26 & K61_reg_o[29] # !BB1L26 & DB2_q_b[29]);


--GB4L97 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6076
--operation mode is normal

GB4L97 = GB4_reg[30] & !BB1L66Q & !BB1L96Q;


--K51_reg_o[29] is dispatch:cmd0|reg:reply0|reg_o[29]
--operation mode is normal

K51_reg_o[29]_lut_out = K31_reg_o[29];
K51_reg_o[29] = DFFEA(K51_reg_o[29]_lut_out, RB1__clk0, rst_n, , , , );


--K61_reg_o[13] is dispatch:cmd0|reg:reply1|reg_o[13]
--operation mode is normal

K61_reg_o[13]_lut_out = K41_reg_o[13];
K61_reg_o[13] = DFFEA(K61_reg_o[13]_lut_out, RB1__clk0, rst_n, , , , );


--DB2_q_b[13] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB2_q_b[13]_PORT_A_data_in = CB1L331;
DB2_q_b[13]_PORT_A_data_in_reg = DFFE(DB2_q_b[13]_PORT_A_data_in, DB2_q_b[13]_clock_0, , , );
DB2_q_b[13]_PORT_A_address = BUS(CB1L38, CB1L48, CB1L58, CB1L68, CB1L78, CB1L88);
DB2_q_b[13]_PORT_A_address_reg = DFFE(DB2_q_b[13]_PORT_A_address, DB2_q_b[13]_clock_0, , , );
DB2_q_b[13]_PORT_B_address = BUS(Y9L13, BB1L1, BB1L2, BB1L4, BB1L5, BB1L6);
DB2_q_b[13]_PORT_B_address_reg = DFFE(DB2_q_b[13]_PORT_B_address, DB2_q_b[13]_clock_0, , , );
DB2_q_b[13]_PORT_A_write_enable = CB1_reply_buf_wren_o;
DB2_q_b[13]_PORT_A_write_enable_reg = DFFE(DB2_q_b[13]_PORT_A_write_enable, DB2_q_b[13]_clock_0, , , );
DB2_q_b[13]_PORT_B_read_enable = VCC;
DB2_q_b[13]_PORT_B_read_enable_reg = DFFE(DB2_q_b[13]_PORT_B_read_enable, DB2_q_b[13]_clock_0, , , );
DB2_q_b[13]_clock_0 = RB1__clk1;
DB2_q_b[13]_PORT_B_data_out = MEMORY(DB2_q_b[13]_PORT_A_data_in_reg, , DB2_q_b[13]_PORT_A_address_reg, DB2_q_b[13]_PORT_B_address_reg, DB2_q_b[13]_PORT_A_write_enable_reg, DB2_q_b[13]_PORT_B_read_enable_reg, , , DB2_q_b[13]_clock_0, , , , , );
DB2_q_b[13] = DB2_q_b[13]_PORT_B_data_out[0];


--GB4L08 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6078
--operation mode is normal

GB4L08 = GB4L53 & (BB1L26 & K61_reg_o[13] # !BB1L26 & DB2_q_b[13]);


--GB4L18 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6079
--operation mode is normal

GB4L18 = GB4_reg[14] & !BB1L66Q & !BB1L96Q;


--K51_reg_o[13] is dispatch:cmd0|reg:reply0|reg_o[13]
--operation mode is normal

K51_reg_o[13]_lut_out = K31_reg_o[13];
K51_reg_o[13] = DFFEA(K51_reg_o[13]_lut_out, RB1__clk0, rst_n, , , , );


--K61_reg_o[5] is dispatch:cmd0|reg:reply1|reg_o[5]
--operation mode is normal

K61_reg_o[5]_lut_out = K41_reg_o[5];
K61_reg_o[5] = DFFEA(K61_reg_o[5]_lut_out, RB1__clk0, rst_n, , , , );


--DB2_q_b[5] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB2_q_b[5]_PORT_A_data_in = CB1L901;
DB2_q_b[5]_PORT_A_data_in_reg = DFFE(DB2_q_b[5]_PORT_A_data_in, DB2_q_b[5]_clock_0, , , );
DB2_q_b[5]_PORT_A_address = BUS(CB1L38, CB1L48, CB1L58, CB1L68, CB1L78, CB1L88);
DB2_q_b[5]_PORT_A_address_reg = DFFE(DB2_q_b[5]_PORT_A_address, DB2_q_b[5]_clock_0, , , );
DB2_q_b[5]_PORT_B_address = BUS(Y9L13, BB1L1, BB1L2, BB1L4, BB1L5, BB1L6);
DB2_q_b[5]_PORT_B_address_reg = DFFE(DB2_q_b[5]_PORT_B_address, DB2_q_b[5]_clock_0, , , );
DB2_q_b[5]_PORT_A_write_enable = CB1_reply_buf_wren_o;
DB2_q_b[5]_PORT_A_write_enable_reg = DFFE(DB2_q_b[5]_PORT_A_write_enable, DB2_q_b[5]_clock_0, , , );
DB2_q_b[5]_PORT_B_read_enable = VCC;
DB2_q_b[5]_PORT_B_read_enable_reg = DFFE(DB2_q_b[5]_PORT_B_read_enable, DB2_q_b[5]_clock_0, , , );
DB2_q_b[5]_clock_0 = RB1__clk1;
DB2_q_b[5]_PORT_B_data_out = MEMORY(DB2_q_b[5]_PORT_A_data_in_reg, , DB2_q_b[5]_PORT_A_address_reg, DB2_q_b[5]_PORT_B_address_reg, DB2_q_b[5]_PORT_A_write_enable_reg, DB2_q_b[5]_PORT_B_read_enable_reg, , , DB2_q_b[5]_clock_0, , , , , );
DB2_q_b[5] = DB2_q_b[5]_PORT_B_data_out[0];


--GB4L28 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6081
--operation mode is normal

GB4L28 = GB4L53 & (BB1L26 & K61_reg_o[5] # !BB1L26 & DB2_q_b[5]);


--GB4L38 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6082
--operation mode is normal

GB4L38 = GB4_reg[6] & !BB1L66Q & !BB1L96Q;


--K41_reg_o[12] is dispatch:cmd0|reg:cmd1|reg_o[12]
--operation mode is normal

K41_reg_o[12]_lut_out = AB1L741Q & K02_reg_o[12];
K41_reg_o[12] = DFFEA(K41_reg_o[12]_lut_out, RB1__clk0, rst_n, , !C1L3Q, , );


--S4_q_b[12] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S4_q_b[12]_PORT_A_data_in = CB1L35;
S4_q_b[12]_PORT_A_data_in_reg = DFFE(S4_q_b[12]_PORT_A_data_in, S4_q_b[12]_clock_0, , , );
S4_q_b[12]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S4_q_b[12]_PORT_A_address_reg = DFFE(S4_q_b[12]_PORT_A_address, S4_q_b[12]_clock_0, , , );
S4_q_b[12]_PORT_B_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S4_q_b[12]_PORT_B_address_reg = DFFE(S4_q_b[12]_PORT_B_address, S4_q_b[12]_clock_0, , , );
S4_q_b[12]_PORT_A_write_enable = J1L6;
S4_q_b[12]_PORT_A_write_enable_reg = DFFE(S4_q_b[12]_PORT_A_write_enable, S4_q_b[12]_clock_0, , , );
S4_q_b[12]_PORT_B_read_enable = VCC;
S4_q_b[12]_PORT_B_read_enable_reg = DFFE(S4_q_b[12]_PORT_B_read_enable, S4_q_b[12]_clock_0, , , );
S4_q_b[12]_clock_0 = RB1__clk1;
S4_q_b[12]_PORT_B_data_out = MEMORY(S4_q_b[12]_PORT_A_data_in_reg, , S4_q_b[12]_PORT_A_address_reg, S4_q_b[12]_PORT_B_address_reg, S4_q_b[12]_PORT_A_write_enable_reg, S4_q_b[12]_PORT_B_read_enable_reg, , , S4_q_b[12]_clock_0, , , , , );
S4_q_b[12] = S4_q_b[12]_PORT_B_data_out[0];


--S2_q_b[12] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S2_q_b[12]_PORT_A_data_in = CB1L35;
S2_q_b[12]_PORT_A_data_in_reg = DFFE(S2_q_b[12]_PORT_A_data_in, S2_q_b[12]_clock_0, , , );
S2_q_b[12]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S2_q_b[12]_PORT_A_address_reg = DFFE(S2_q_b[12]_PORT_A_address, S2_q_b[12]_clock_0, , , );
S2_q_b[12]_PORT_B_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S2_q_b[12]_PORT_B_address_reg = DFFE(S2_q_b[12]_PORT_B_address, S2_q_b[12]_clock_0, , , );
S2_q_b[12]_PORT_A_write_enable = J1L5;
S2_q_b[12]_PORT_A_write_enable_reg = DFFE(S2_q_b[12]_PORT_A_write_enable, S2_q_b[12]_clock_0, , , );
S2_q_b[12]_PORT_B_read_enable = VCC;
S2_q_b[12]_PORT_B_read_enable_reg = DFFE(S2_q_b[12]_PORT_B_read_enable, S2_q_b[12]_clock_0, , , );
S2_q_b[12]_clock_0 = RB1__clk1;
S2_q_b[12]_PORT_B_data_out = MEMORY(S2_q_b[12]_PORT_A_data_in_reg, , S2_q_b[12]_PORT_A_address_reg, S2_q_b[12]_PORT_B_address_reg, S2_q_b[12]_PORT_A_write_enable_reg, S2_q_b[12]_PORT_B_read_enable_reg, , , S2_q_b[12]_clock_0, , , , , );
S2_q_b[12] = S2_q_b[12]_PORT_B_data_out[0];


--CB1L821 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[12]~10560
--operation mode is normal

CB1L821 = S4_q_b[12] & (A1L272 # S2_q_b[12] & A1L972) # !S4_q_b[12] & S2_q_b[12] & A1L972;


--K21_reg_o[12] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[12]
--operation mode is normal

K21_reg_o[12]_lut_out = CB1L35;
K21_reg_o[12] = DFFEA(K21_reg_o[12]_lut_out, RB1__clk1, rst_n, , J1L3, , );


--CB1L921 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[12]~10561
--operation mode is normal

CB1L921 = CB1L821 # A1L382 & K21_reg_o[12];


--K82_reg_o[12] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[12]
--operation mode is normal

K82_reg_o[12]_lut_out = CB1L35;
K82_reg_o[12] = DFFEA(K82_reg_o[12]_lut_out, RB1__clk1, rst_n, , QB1L461, , );


--K23_reg_o[12] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[12]
--operation mode is normal

K23_reg_o[12]_lut_out = CB1L35;
K23_reg_o[12] = DFFEA(K23_reg_o[12]_lut_out, RB1__clk1, rst_n, , QB1L291, , );


--QB1L46 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[12]~4755
--operation mode is normal

QB1L46 = A1L282 & (CB1L4 & K82_reg_o[12] # !CB1L4 & K23_reg_o[12]);


--QB1L56 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[12]~4756
--operation mode is normal

QB1L56 = K72_reg_o[12] & (A1L472 # K13_reg_o[12] & A1L572) # !K72_reg_o[12] & K13_reg_o[12] & A1L572;


--K33_reg_o[12] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[12]
--operation mode is normal

K33_reg_o[12]_lut_out = CB1L35;
K33_reg_o[12] = DFFEA(K33_reg_o[12]_lut_out, RB1__clk1, rst_n, , QB1L391, , );


--QB1L66 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[12]~4757
--operation mode is normal

QB1L66 = A1L372 & (K33_reg_o[12] # A1L672 & K92_reg_o[12]) # !A1L372 & A1L672 & K92_reg_o[12];


--K43_reg_o[12] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[12]
--operation mode is normal

K43_reg_o[12]_lut_out = CB1L35;
K43_reg_o[12] = DFFEA(K43_reg_o[12]_lut_out, RB1__clk1, rst_n, , QB1L491, , );


--K03_reg_o[12] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[12]
--operation mode is normal

K03_reg_o[12]_lut_out = CB1L35;
K03_reg_o[12] = DFFEA(K03_reg_o[12]_lut_out, RB1__clk1, rst_n, , QB1L971, , );


--QB1L76 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[12]~4758
--operation mode is normal

QB1L76 = A1L872 & (K03_reg_o[12] # A1L772 & K43_reg_o[12]) # !A1L872 & A1L772 & K43_reg_o[12];


--QB1L86 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[12]~4759
--operation mode is normal

QB1L86 = QB1L46 # QB1L56 # QB1L66 # QB1L76;


--CB1L031 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[12]~10562
--operation mode is normal

CB1L031 = CB1L341 & (QB1L86 # CB1L241 & CB1L921) # !CB1L341 & CB1L241 & CB1L921;


--K41_reg_o[28] is dispatch:cmd0|reg:cmd1|reg_o[28]
--operation mode is normal

K41_reg_o[28]_lut_out = AB1L741Q & K02_reg_o[28];
K41_reg_o[28] = DFFEA(K41_reg_o[28]_lut_out, RB1__clk0, rst_n, , !C1L3Q, , );


--S4_q_b[28] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[28]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S4_q_b[28]_PORT_A_data_in = CB1L96;
S4_q_b[28]_PORT_A_data_in_reg = DFFE(S4_q_b[28]_PORT_A_data_in, S4_q_b[28]_clock_0, , , );
S4_q_b[28]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S4_q_b[28]_PORT_A_address_reg = DFFE(S4_q_b[28]_PORT_A_address, S4_q_b[28]_clock_0, , , );
S4_q_b[28]_PORT_B_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S4_q_b[28]_PORT_B_address_reg = DFFE(S4_q_b[28]_PORT_B_address, S4_q_b[28]_clock_0, , , );
S4_q_b[28]_PORT_A_write_enable = J1L6;
S4_q_b[28]_PORT_A_write_enable_reg = DFFE(S4_q_b[28]_PORT_A_write_enable, S4_q_b[28]_clock_0, , , );
S4_q_b[28]_PORT_B_read_enable = VCC;
S4_q_b[28]_PORT_B_read_enable_reg = DFFE(S4_q_b[28]_PORT_B_read_enable, S4_q_b[28]_clock_0, , , );
S4_q_b[28]_clock_0 = RB1__clk1;
S4_q_b[28]_PORT_B_data_out = MEMORY(S4_q_b[28]_PORT_A_data_in_reg, , S4_q_b[28]_PORT_A_address_reg, S4_q_b[28]_PORT_B_address_reg, S4_q_b[28]_PORT_A_write_enable_reg, S4_q_b[28]_PORT_B_read_enable_reg, , , S4_q_b[28]_clock_0, , , , , );
S4_q_b[28] = S4_q_b[28]_PORT_B_data_out[0];


--S2_q_b[28] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[28]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S2_q_b[28]_PORT_A_data_in = CB1L96;
S2_q_b[28]_PORT_A_data_in_reg = DFFE(S2_q_b[28]_PORT_A_data_in, S2_q_b[28]_clock_0, , , );
S2_q_b[28]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S2_q_b[28]_PORT_A_address_reg = DFFE(S2_q_b[28]_PORT_A_address, S2_q_b[28]_clock_0, , , );
S2_q_b[28]_PORT_B_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S2_q_b[28]_PORT_B_address_reg = DFFE(S2_q_b[28]_PORT_B_address, S2_q_b[28]_clock_0, , , );
S2_q_b[28]_PORT_A_write_enable = J1L5;
S2_q_b[28]_PORT_A_write_enable_reg = DFFE(S2_q_b[28]_PORT_A_write_enable, S2_q_b[28]_clock_0, , , );
S2_q_b[28]_PORT_B_read_enable = VCC;
S2_q_b[28]_PORT_B_read_enable_reg = DFFE(S2_q_b[28]_PORT_B_read_enable, S2_q_b[28]_clock_0, , , );
S2_q_b[28]_clock_0 = RB1__clk1;
S2_q_b[28]_PORT_B_data_out = MEMORY(S2_q_b[28]_PORT_A_data_in_reg, , S2_q_b[28]_PORT_A_address_reg, S2_q_b[28]_PORT_B_address_reg, S2_q_b[28]_PORT_A_write_enable_reg, S2_q_b[28]_PORT_B_read_enable_reg, , , S2_q_b[28]_clock_0, , , , , );
S2_q_b[28] = S2_q_b[28]_PORT_B_data_out[0];


--CB1L871 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[28]~10563
--operation mode is normal

CB1L871 = S4_q_b[28] & (A1L272 # S2_q_b[28] & A1L972) # !S4_q_b[28] & S2_q_b[28] & A1L972;


--K21_reg_o[28] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[28]
--operation mode is normal

K21_reg_o[28]_lut_out = CB1L96;
K21_reg_o[28] = DFFEA(K21_reg_o[28]_lut_out, RB1__clk1, rst_n, , J1L3, , );


--CB1L971 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[28]~10564
--operation mode is normal

CB1L971 = CB1L871 # A1L382 & K21_reg_o[28];


--K82_reg_o[28] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[28]
--operation mode is normal

K82_reg_o[28]_lut_out = CB1L96;
K82_reg_o[28] = DFFEA(K82_reg_o[28]_lut_out, RB1__clk1, rst_n, , QB1L461, , );


--K23_reg_o[28] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[28]
--operation mode is normal

K23_reg_o[28]_lut_out = CB1L96;
K23_reg_o[28] = DFFEA(K23_reg_o[28]_lut_out, RB1__clk1, rst_n, , QB1L291, , );


--QB1L441 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[28]~4760
--operation mode is normal

QB1L441 = A1L282 & (CB1L4 & K82_reg_o[28] # !CB1L4 & K23_reg_o[28]);


--QB1L541 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[28]~4761
--operation mode is normal

QB1L541 = K72_reg_o[28] & (A1L472 # K13_reg_o[28] & A1L572) # !K72_reg_o[28] & K13_reg_o[28] & A1L572;


--K33_reg_o[28] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[28]
--operation mode is normal

K33_reg_o[28]_lut_out = CB1L96;
K33_reg_o[28] = DFFEA(K33_reg_o[28]_lut_out, RB1__clk1, rst_n, , QB1L391, , );


--QB1L641 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[28]~4762
--operation mode is normal

QB1L641 = A1L372 & (K33_reg_o[28] # A1L672 & K92_reg_o[28]) # !A1L372 & A1L672 & K92_reg_o[28];


--K43_reg_o[28] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[28]
--operation mode is normal

K43_reg_o[28]_lut_out = CB1L96;
K43_reg_o[28] = DFFEA(K43_reg_o[28]_lut_out, RB1__clk1, rst_n, , QB1L491, , );


--K03_reg_o[28] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[28]
--operation mode is normal

K03_reg_o[28]_lut_out = CB1L96;
K03_reg_o[28] = DFFEA(K03_reg_o[28]_lut_out, RB1__clk1, rst_n, , QB1L971, , );


--QB1L741 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[28]~4763
--operation mode is normal

QB1L741 = A1L872 & (K03_reg_o[28] # A1L772 & K43_reg_o[28]) # !A1L872 & A1L772 & K43_reg_o[28];


--QB1L841 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[28]~4764
--operation mode is normal

QB1L841 = QB1L441 # QB1L541 # QB1L641 # QB1L741;


--CB1L081 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[28]~10565
--operation mode is normal

CB1L081 = CB1L341 & (QB1L841 # CB1L241 & CB1L971) # !CB1L341 & CB1L241 & CB1L971;


--K31_reg_o[28] is dispatch:cmd0|reg:cmd0|reg_o[28]
--operation mode is normal

K31_reg_o[28]_lut_out = AB1L741Q & K91_reg_o[28];
K31_reg_o[28] = DFFEA(K31_reg_o[28]_lut_out, RB1__clk0, rst_n, , !C1L3Q, , );


--S4_q_b[20] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[20]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S4_q_b[20]_PORT_A_data_in = CB1L16;
S4_q_b[20]_PORT_A_data_in_reg = DFFE(S4_q_b[20]_PORT_A_data_in, S4_q_b[20]_clock_0, , , );
S4_q_b[20]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S4_q_b[20]_PORT_A_address_reg = DFFE(S4_q_b[20]_PORT_A_address, S4_q_b[20]_clock_0, , , );
S4_q_b[20]_PORT_B_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S4_q_b[20]_PORT_B_address_reg = DFFE(S4_q_b[20]_PORT_B_address, S4_q_b[20]_clock_0, , , );
S4_q_b[20]_PORT_A_write_enable = J1L6;
S4_q_b[20]_PORT_A_write_enable_reg = DFFE(S4_q_b[20]_PORT_A_write_enable, S4_q_b[20]_clock_0, , , );
S4_q_b[20]_PORT_B_read_enable = VCC;
S4_q_b[20]_PORT_B_read_enable_reg = DFFE(S4_q_b[20]_PORT_B_read_enable, S4_q_b[20]_clock_0, , , );
S4_q_b[20]_clock_0 = RB1__clk1;
S4_q_b[20]_PORT_B_data_out = MEMORY(S4_q_b[20]_PORT_A_data_in_reg, , S4_q_b[20]_PORT_A_address_reg, S4_q_b[20]_PORT_B_address_reg, S4_q_b[20]_PORT_A_write_enable_reg, S4_q_b[20]_PORT_B_read_enable_reg, , , S4_q_b[20]_clock_0, , , , , );
S4_q_b[20] = S4_q_b[20]_PORT_B_data_out[0];


--S2_q_b[20] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[20]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S2_q_b[20]_PORT_A_data_in = CB1L16;
S2_q_b[20]_PORT_A_data_in_reg = DFFE(S2_q_b[20]_PORT_A_data_in, S2_q_b[20]_clock_0, , , );
S2_q_b[20]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S2_q_b[20]_PORT_A_address_reg = DFFE(S2_q_b[20]_PORT_A_address, S2_q_b[20]_clock_0, , , );
S2_q_b[20]_PORT_B_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S2_q_b[20]_PORT_B_address_reg = DFFE(S2_q_b[20]_PORT_B_address, S2_q_b[20]_clock_0, , , );
S2_q_b[20]_PORT_A_write_enable = J1L5;
S2_q_b[20]_PORT_A_write_enable_reg = DFFE(S2_q_b[20]_PORT_A_write_enable, S2_q_b[20]_clock_0, , , );
S2_q_b[20]_PORT_B_read_enable = VCC;
S2_q_b[20]_PORT_B_read_enable_reg = DFFE(S2_q_b[20]_PORT_B_read_enable, S2_q_b[20]_clock_0, , , );
S2_q_b[20]_clock_0 = RB1__clk1;
S2_q_b[20]_PORT_B_data_out = MEMORY(S2_q_b[20]_PORT_A_data_in_reg, , S2_q_b[20]_PORT_A_address_reg, S2_q_b[20]_PORT_B_address_reg, S2_q_b[20]_PORT_A_write_enable_reg, S2_q_b[20]_PORT_B_read_enable_reg, , , S2_q_b[20]_clock_0, , , , , );
S2_q_b[20] = S2_q_b[20]_PORT_B_data_out[0];


--CB1L451 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[20]~10566
--operation mode is normal

CB1L451 = S4_q_b[20] & (A1L272 # S2_q_b[20] & A1L972) # !S4_q_b[20] & S2_q_b[20] & A1L972;


--K21_reg_o[20] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[20]
--operation mode is normal

K21_reg_o[20]_lut_out = CB1L16;
K21_reg_o[20] = DFFEA(K21_reg_o[20]_lut_out, RB1__clk1, rst_n, , J1L3, , );


--CB1L551 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[20]~10567
--operation mode is normal

CB1L551 = CB1L451 # A1L382 & K21_reg_o[20];


--K82_reg_o[20] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[20]
--operation mode is normal

K82_reg_o[20]_lut_out = CB1L16;
K82_reg_o[20] = DFFEA(K82_reg_o[20]_lut_out, RB1__clk1, rst_n, , QB1L461, , );


--K23_reg_o[20] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[20]
--operation mode is normal

K23_reg_o[20]_lut_out = CB1L16;
K23_reg_o[20] = DFFEA(K23_reg_o[20]_lut_out, RB1__clk1, rst_n, , QB1L291, , );


--QB1L401 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[20]~4765
--operation mode is normal

QB1L401 = A1L282 & (CB1L4 & K82_reg_o[20] # !CB1L4 & K23_reg_o[20]);


--QB1L501 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[20]~4766
--operation mode is normal

QB1L501 = K72_reg_o[20] & (A1L472 # K13_reg_o[20] & A1L572) # !K72_reg_o[20] & K13_reg_o[20] & A1L572;


--K33_reg_o[20] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[20]
--operation mode is normal

K33_reg_o[20]_lut_out = CB1L16;
K33_reg_o[20] = DFFEA(K33_reg_o[20]_lut_out, RB1__clk1, rst_n, , QB1L391, , );


--QB1L601 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[20]~4767
--operation mode is normal

QB1L601 = A1L372 & (K33_reg_o[20] # A1L672 & K92_reg_o[20]) # !A1L372 & A1L672 & K92_reg_o[20];


--K43_reg_o[20] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[20]
--operation mode is normal

K43_reg_o[20]_lut_out = CB1L16;
K43_reg_o[20] = DFFEA(K43_reg_o[20]_lut_out, RB1__clk1, rst_n, , QB1L491, , );


--K03_reg_o[20] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[20]
--operation mode is normal

K03_reg_o[20]_lut_out = CB1L16;
K03_reg_o[20] = DFFEA(K03_reg_o[20]_lut_out, RB1__clk1, rst_n, , QB1L971, , );


--QB1L701 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[20]~4768
--operation mode is normal

QB1L701 = A1L872 & (K03_reg_o[20] # A1L772 & K43_reg_o[20]) # !A1L872 & A1L772 & K43_reg_o[20];


--QB1L801 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[20]~4769
--operation mode is normal

QB1L801 = QB1L401 # QB1L501 # QB1L601 # QB1L701;


--CB1L651 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[20]~10568
--operation mode is normal

CB1L651 = CB1L341 & (QB1L801 # CB1L241 & CB1L551) # !CB1L341 & CB1L241 & CB1L551;


--K31_reg_o[20] is dispatch:cmd0|reg:cmd0|reg_o[20]
--operation mode is normal

K31_reg_o[20]_lut_out = AB1L741Q & K91_reg_o[20];
K31_reg_o[20] = DFFEA(K31_reg_o[20]_lut_out, RB1__clk0, rst_n, , !C1L3Q, , );


--K41_reg_o[4] is dispatch:cmd0|reg:cmd1|reg_o[4]
--operation mode is normal

K41_reg_o[4]_lut_out = AB1L741Q & K02_reg_o[4];
K41_reg_o[4] = DFFEA(K41_reg_o[4]_lut_out, RB1__clk0, rst_n, , !C1L3Q, , );


--S4_q_b[4] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S4_q_b[4]_PORT_A_data_in = CB1L54;
S4_q_b[4]_PORT_A_data_in_reg = DFFE(S4_q_b[4]_PORT_A_data_in, S4_q_b[4]_clock_0, , , );
S4_q_b[4]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S4_q_b[4]_PORT_A_address_reg = DFFE(S4_q_b[4]_PORT_A_address, S4_q_b[4]_clock_0, , , );
S4_q_b[4]_PORT_B_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S4_q_b[4]_PORT_B_address_reg = DFFE(S4_q_b[4]_PORT_B_address, S4_q_b[4]_clock_0, , , );
S4_q_b[4]_PORT_A_write_enable = J1L6;
S4_q_b[4]_PORT_A_write_enable_reg = DFFE(S4_q_b[4]_PORT_A_write_enable, S4_q_b[4]_clock_0, , , );
S4_q_b[4]_PORT_B_read_enable = VCC;
S4_q_b[4]_PORT_B_read_enable_reg = DFFE(S4_q_b[4]_PORT_B_read_enable, S4_q_b[4]_clock_0, , , );
S4_q_b[4]_clock_0 = RB1__clk1;
S4_q_b[4]_PORT_B_data_out = MEMORY(S4_q_b[4]_PORT_A_data_in_reg, , S4_q_b[4]_PORT_A_address_reg, S4_q_b[4]_PORT_B_address_reg, S4_q_b[4]_PORT_A_write_enable_reg, S4_q_b[4]_PORT_B_read_enable_reg, , , S4_q_b[4]_clock_0, , , , , );
S4_q_b[4] = S4_q_b[4]_PORT_B_data_out[0];


--S2_q_b[4] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S2_q_b[4]_PORT_A_data_in = CB1L54;
S2_q_b[4]_PORT_A_data_in_reg = DFFE(S2_q_b[4]_PORT_A_data_in, S2_q_b[4]_clock_0, , , );
S2_q_b[4]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S2_q_b[4]_PORT_A_address_reg = DFFE(S2_q_b[4]_PORT_A_address, S2_q_b[4]_clock_0, , , );
S2_q_b[4]_PORT_B_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S2_q_b[4]_PORT_B_address_reg = DFFE(S2_q_b[4]_PORT_B_address, S2_q_b[4]_clock_0, , , );
S2_q_b[4]_PORT_A_write_enable = J1L5;
S2_q_b[4]_PORT_A_write_enable_reg = DFFE(S2_q_b[4]_PORT_A_write_enable, S2_q_b[4]_clock_0, , , );
S2_q_b[4]_PORT_B_read_enable = VCC;
S2_q_b[4]_PORT_B_read_enable_reg = DFFE(S2_q_b[4]_PORT_B_read_enable, S2_q_b[4]_clock_0, , , );
S2_q_b[4]_clock_0 = RB1__clk1;
S2_q_b[4]_PORT_B_data_out = MEMORY(S2_q_b[4]_PORT_A_data_in_reg, , S2_q_b[4]_PORT_A_address_reg, S2_q_b[4]_PORT_B_address_reg, S2_q_b[4]_PORT_A_write_enable_reg, S2_q_b[4]_PORT_B_read_enable_reg, , , S2_q_b[4]_clock_0, , , , , );
S2_q_b[4] = S2_q_b[4]_PORT_B_data_out[0];


--CB1L401 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[4]~10569
--operation mode is normal

CB1L401 = S4_q_b[4] & (A1L272 # S2_q_b[4] & A1L972) # !S4_q_b[4] & S2_q_b[4] & A1L972;


--K21_reg_o[4] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[4]
--operation mode is normal

K21_reg_o[4]_lut_out = CB1L54;
K21_reg_o[4] = DFFEA(K21_reg_o[4]_lut_out, RB1__clk1, rst_n, , J1L3, , );


--CB1L501 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[4]~10570
--operation mode is normal

CB1L501 = CB1L401 # A1L382 & K21_reg_o[4];


--K82_reg_o[4] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[4]
--operation mode is normal

K82_reg_o[4]_lut_out = CB1L54;
K82_reg_o[4] = DFFEA(K82_reg_o[4]_lut_out, RB1__clk1, rst_n, , QB1L461, , );


--K23_reg_o[4] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[4]
--operation mode is normal

K23_reg_o[4]_lut_out = CB1L54;
K23_reg_o[4] = DFFEA(K23_reg_o[4]_lut_out, RB1__clk1, rst_n, , QB1L291, , );


--QB1L42 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[4]~4770
--operation mode is normal

QB1L42 = A1L282 & (CB1L4 & K82_reg_o[4] # !CB1L4 & K23_reg_o[4]);


--QB1L52 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[4]~4771
--operation mode is normal

QB1L52 = K13_reg_o[4] & (A1L572 # A1L472 & K72_reg_o[4]) # !K13_reg_o[4] & A1L472 & K72_reg_o[4];


--K33_reg_o[4] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[4]
--operation mode is normal

K33_reg_o[4]_lut_out = CB1L54;
K33_reg_o[4] = DFFEA(K33_reg_o[4]_lut_out, RB1__clk1, rst_n, , QB1L391, , );


--QB1L62 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[4]~4772
--operation mode is normal

QB1L62 = A1L372 & (K33_reg_o[4] # A1L672 & K92_reg_o[4]) # !A1L372 & A1L672 & K92_reg_o[4];


--K43_reg_o[4] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[4]
--operation mode is normal

K43_reg_o[4]_lut_out = CB1L54;
K43_reg_o[4] = DFFEA(K43_reg_o[4]_lut_out, RB1__clk1, rst_n, , QB1L491, , );


--K03_reg_o[4] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[4]
--operation mode is normal

K03_reg_o[4]_lut_out = CB1L54;
K03_reg_o[4] = DFFEA(K03_reg_o[4]_lut_out, RB1__clk1, rst_n, , QB1L971, , );


--QB1L72 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[4]~4773
--operation mode is normal

QB1L72 = A1L872 & (K03_reg_o[4] # A1L772 & K43_reg_o[4]) # !A1L872 & A1L772 & K43_reg_o[4];


--QB1L82 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[4]~4774
--operation mode is normal

QB1L82 = QB1L42 # QB1L52 # QB1L62 # QB1L72;


--CB1L601 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[4]~10571
--operation mode is normal

CB1L601 = CB1L341 & (QB1L82 # CB1L241 & CB1L501) # !CB1L341 & CB1L241 & CB1L501;


--K91_reg_o[19] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[19]
--operation mode is normal

K91_reg_o[19]_lut_out = GB1_reg[19];
K91_reg_o[19] = DFFEA(K91_reg_o[19]_lut_out, RB1__clk0, rst_n, , AB1L651, , );


--K91_reg_o[27] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[27]
--operation mode is normal

K91_reg_o[27]_lut_out = GB1_reg[27];
K91_reg_o[27] = DFFEA(K91_reg_o[27]_lut_out, RB1__clk0, rst_n, , AB1L651, , );


--K02_reg_o[11] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[11]
--operation mode is normal

K02_reg_o[11]_lut_out = GB1_reg[11];
K02_reg_o[11] = DFFEA(K02_reg_o[11]_lut_out, RB1__clk0, rst_n, , AB1L751, , );


--K02_reg_o[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[3]
--operation mode is normal

K02_reg_o[3]_lut_out = GB1_reg[3];
K02_reg_o[3] = DFFEA(K02_reg_o[3]_lut_out, RB1__clk0, rst_n, , AB1L751, , );


--PB1L66Q is frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state~22
--operation mode is normal

PB1L66Q_lut_out = PB1L56Q # PB1L66Q & (PB1L68 # !PB1L98);
PB1L66Q = DFFEA(PB1L66Q_lut_out, RB1__clk0, rst_n, , , , );


--V1_ram_rom_data_reg[13] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]
--operation mode is normal

V1_ram_rom_data_reg[13] = AMPP_FUNCTION(!A1L5, V1_ram_rom_data_reg[13], V1_ram_rom_data_reg[14], U1_q_b[13], V1L01, VCC, V1L9);


--U1_q_b[12] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_b[12]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
U1_q_b[12]_PORT_A_data_in = CB1L35;
U1_q_b[12]_PORT_A_data_in_reg = DFFE(U1_q_b[12]_PORT_A_data_in, U1_q_b[12]_clock_0, , , );
U1_q_b[12]_PORT_B_data_in = V1_ram_rom_data_reg[12];
U1_q_b[12]_PORT_B_data_in_reg = DFFE(U1_q_b[12]_PORT_B_data_in, U1_q_b[12]_clock_1, , , );
U1_q_b[12]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
U1_q_b[12]_PORT_A_address_reg = DFFE(U1_q_b[12]_PORT_A_address, U1_q_b[12]_clock_0, , , );
U1_q_b[12]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_b[12]_PORT_B_address_reg = DFFE(U1_q_b[12]_PORT_B_address, U1_q_b[12]_clock_1, , , );
U1_q_b[12]_PORT_A_write_enable = J1L01;
U1_q_b[12]_PORT_A_write_enable_reg = DFFE(U1_q_b[12]_PORT_A_write_enable, U1_q_b[12]_clock_0, , , );
U1_q_b[12]_PORT_B_write_enable = V1L35;
U1_q_b[12]_PORT_B_write_enable_reg = DFFE(U1_q_b[12]_PORT_B_write_enable, U1_q_b[12]_clock_1, , , );
U1_q_b[12]_clock_0 = RB1__clk1;
U1_q_b[12]_clock_1 = !A1L5;
U1_q_b[12]_PORT_B_data_out = MEMORY(U1_q_b[12]_PORT_A_data_in_reg, U1_q_b[12]_PORT_B_data_in_reg, U1_q_b[12]_PORT_A_address_reg, U1_q_b[12]_PORT_B_address_reg, U1_q_b[12]_PORT_A_write_enable_reg, U1_q_b[12]_PORT_B_write_enable_reg, , , U1_q_b[12]_clock_0, U1_q_b[12]_clock_1, , , , );
U1_q_b[12] = U1_q_b[12]_PORT_B_data_out[0];


--GB4_reg[23] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[23]
--operation mode is normal

GB4_reg[23]_lut_out = GB4L09 # GB4L19 # GB4L43 & K51_reg_o[23];
GB4_reg[23] = DFFEA(GB4_reg[23]_lut_out, RB1__clk0, rst_n, , BB1L021, , );


--FB2_crc_reg[9] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[9]
--operation mode is normal

FB2_crc_reg[9]_lut_out = !BB1L66Q & (GB4_reg[0] $ FB2_crc_reg[32] $ FB2_crc_reg[8]);
FB2_crc_reg[9] = DFFEA(FB2_crc_reg[9]_lut_out, RB1__clk0, rst_n, , BB1_crc_ena, , );


--BB1L89 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[23]~701
--operation mode is normal

BB1L89 = BB1L221 & GB4_reg[23] # !BB1L221 & FB2L84 & FB2_crc_reg[9];


--GB4_reg[31] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[31]
--operation mode is normal

GB4_reg[31]_lut_out = BB1L66Q & BB1L47 # !BB1L66Q & (BB1L96Q & BB1L47 # !BB1L96Q & GB4_reg[0]);
GB4_reg[31] = DFFEA(GB4_reg[31]_lut_out, RB1__clk0, rst_n, , BB1L021, , );


--FB2_crc_reg[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[1]
--operation mode is normal

FB2_crc_reg[1]_lut_out = !BB1L66Q & (GB4_reg[0] $ FB2_crc_reg[32]);
FB2_crc_reg[1] = DFFEA(FB2_crc_reg[1]_lut_out, RB1__clk0, rst_n, , BB1_crc_ena, , );


--BB1L601 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[31]~702
--operation mode is normal

BB1L601 = BB1L221 & GB4_reg[31] # !BB1L221 & FB2L84 & FB2_crc_reg[1];


--GB4_reg[15] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[15]
--operation mode is normal

GB4_reg[15]_lut_out = GB4L29 # GB4L39 # GB4L43 & K51_reg_o[15];
GB4_reg[15] = DFFEA(GB4_reg[15]_lut_out, RB1__clk0, rst_n, , BB1L021, , );


--FB2_crc_reg[17] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[17]
--operation mode is normal

FB2_crc_reg[17]_lut_out = !BB1L66Q & (FB2_crc_reg[16] $ GB4_reg[0] $ FB2_crc_reg[32]);
FB2_crc_reg[17] = DFFEA(FB2_crc_reg[17]_lut_out, RB1__clk0, rst_n, , BB1_crc_ena, , );


--BB1L09 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[15]~703
--operation mode is normal

BB1L09 = BB1L221 & GB4_reg[15] # !BB1L221 & FB2L84 & FB2_crc_reg[17];


--GB4_reg[7] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[7]
--operation mode is normal

GB4_reg[7]_lut_out = GB4L49 # GB4L59 # GB4L43 & K51_reg_o[7];
GB4_reg[7] = DFFEA(GB4_reg[7]_lut_out, RB1__clk0, rst_n, , BB1L021, , );


--FB2_crc_reg[25] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[25]
--operation mode is normal

FB2_crc_reg[25]_lut_out = FB2_crc_reg[24] & !BB1L66Q;
FB2_crc_reg[25] = DFFEA(FB2_crc_reg[25]_lut_out, RB1__clk0, rst_n, , BB1_crc_ena, , );


--BB1L28 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[7]~704
--operation mode is normal

BB1L28 = BB1L221 & GB4_reg[7] # !BB1L221 & FB2L84 & FB2_crc_reg[25];


--K61_reg_o[14] is dispatch:cmd0|reg:reply1|reg_o[14]
--operation mode is normal

K61_reg_o[14]_lut_out = K41_reg_o[14];
K61_reg_o[14] = DFFEA(K61_reg_o[14]_lut_out, RB1__clk0, rst_n, , , , );


--DB2_q_b[14] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB2_q_b[14]_PORT_A_data_in = CB1L631;
DB2_q_b[14]_PORT_A_data_in_reg = DFFE(DB2_q_b[14]_PORT_A_data_in, DB2_q_b[14]_clock_0, , , );
DB2_q_b[14]_PORT_A_address = BUS(CB1L38, CB1L48, CB1L58, CB1L68, CB1L78, CB1L88);
DB2_q_b[14]_PORT_A_address_reg = DFFE(DB2_q_b[14]_PORT_A_address, DB2_q_b[14]_clock_0, , , );
DB2_q_b[14]_PORT_B_address = BUS(Y9L13, BB1L1, BB1L2, BB1L4, BB1L5, BB1L6);
DB2_q_b[14]_PORT_B_address_reg = DFFE(DB2_q_b[14]_PORT_B_address, DB2_q_b[14]_clock_0, , , );
DB2_q_b[14]_PORT_A_write_enable = CB1_reply_buf_wren_o;
DB2_q_b[14]_PORT_A_write_enable_reg = DFFE(DB2_q_b[14]_PORT_A_write_enable, DB2_q_b[14]_clock_0, , , );
DB2_q_b[14]_PORT_B_read_enable = VCC;
DB2_q_b[14]_PORT_B_read_enable_reg = DFFE(DB2_q_b[14]_PORT_B_read_enable, DB2_q_b[14]_clock_0, , , );
DB2_q_b[14]_clock_0 = RB1__clk1;
DB2_q_b[14]_PORT_B_data_out = MEMORY(DB2_q_b[14]_PORT_A_data_in_reg, , DB2_q_b[14]_PORT_A_address_reg, DB2_q_b[14]_PORT_B_address_reg, DB2_q_b[14]_PORT_A_write_enable_reg, DB2_q_b[14]_PORT_B_read_enable_reg, , , DB2_q_b[14]_clock_0, , , , , );
DB2_q_b[14] = DB2_q_b[14]_PORT_B_data_out[0];


--GB4L48 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6084
--operation mode is normal

GB4L48 = GB4L53 & (BB1L26 & K61_reg_o[14] # !BB1L26 & DB2_q_b[14]);


--GB4L58 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6085
--operation mode is normal

GB4L58 = GB4_reg[15] & !BB1L66Q & !BB1L96Q;


--K51_reg_o[14] is dispatch:cmd0|reg:reply0|reg_o[14]
--operation mode is normal

K51_reg_o[14]_lut_out = K31_reg_o[14];
K51_reg_o[14] = DFFEA(K51_reg_o[14]_lut_out, RB1__clk0, rst_n, , , , );


--K61_reg_o[30] is dispatch:cmd0|reg:reply1|reg_o[30]
--operation mode is normal

K61_reg_o[30]_lut_out = K41_reg_o[30];
K61_reg_o[30] = DFFEA(K61_reg_o[30]_lut_out, RB1__clk0, rst_n, , , , );


--K71_reg_o[30] is dispatch:cmd0|reg:reply2|reg_o[30]
--operation mode is normal

K71_reg_o[30]_lut_out = C1_status_reg[0];
K71_reg_o[30] = DFFEA(K71_reg_o[30]_lut_out, RB1__clk0, rst_n, , , , );


--DB2_q_b[30] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[30]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB2_q_b[30]_PORT_A_data_in = CB1L681;
DB2_q_b[30]_PORT_A_data_in_reg = DFFE(DB2_q_b[30]_PORT_A_data_in, DB2_q_b[30]_clock_0, , , );
DB2_q_b[30]_PORT_A_address = BUS(CB1L38, CB1L48, CB1L58, CB1L68, CB1L78, CB1L88);
DB2_q_b[30]_PORT_A_address_reg = DFFE(DB2_q_b[30]_PORT_A_address, DB2_q_b[30]_clock_0, , , );
DB2_q_b[30]_PORT_B_address = BUS(Y9L13, BB1L1, BB1L2, BB1L4, BB1L5, BB1L6);
DB2_q_b[30]_PORT_B_address_reg = DFFE(DB2_q_b[30]_PORT_B_address, DB2_q_b[30]_clock_0, , , );
DB2_q_b[30]_PORT_A_write_enable = CB1_reply_buf_wren_o;
DB2_q_b[30]_PORT_A_write_enable_reg = DFFE(DB2_q_b[30]_PORT_A_write_enable, DB2_q_b[30]_clock_0, , , );
DB2_q_b[30]_PORT_B_read_enable = VCC;
DB2_q_b[30]_PORT_B_read_enable_reg = DFFE(DB2_q_b[30]_PORT_B_read_enable, DB2_q_b[30]_clock_0, , , );
DB2_q_b[30]_clock_0 = RB1__clk1;
DB2_q_b[30]_PORT_B_data_out = MEMORY(DB2_q_b[30]_PORT_A_data_in_reg, , DB2_q_b[30]_PORT_A_address_reg, DB2_q_b[30]_PORT_B_address_reg, DB2_q_b[30]_PORT_A_write_enable_reg, DB2_q_b[30]_PORT_B_read_enable_reg, , , DB2_q_b[30]_clock_0, , , , , );
DB2_q_b[30] = DB2_q_b[30]_PORT_B_data_out[0];


--BB1L17 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_word_in[30]~0
--operation mode is normal

BB1L17 = BB1L36 & (BB1L26 # K71_reg_o[30]) # !BB1L36 & !BB1L26 & DB2_q_b[30];


--K51_reg_o[30] is dispatch:cmd0|reg:reply0|reg_o[30]
--operation mode is normal

K51_reg_o[30]_lut_out = K31_reg_o[30];
K51_reg_o[30] = DFFEA(K51_reg_o[30]_lut_out, RB1__clk0, rst_n, , , , );


--BB1L27 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_word_in[30]~1
--operation mode is normal

BB1L27 = BB1L17 & (K51_reg_o[30] # !BB1L26) # !BB1L17 & K61_reg_o[30] & BB1L26;


--K61_reg_o[22] is dispatch:cmd0|reg:reply1|reg_o[22]
--operation mode is normal

K61_reg_o[22]_lut_out = K41_reg_o[22];
K61_reg_o[22] = DFFEA(K61_reg_o[22]_lut_out, RB1__clk0, rst_n, , , , );


--DB2_q_b[22] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[22]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB2_q_b[22]_PORT_A_data_in = CB1L261;
DB2_q_b[22]_PORT_A_data_in_reg = DFFE(DB2_q_b[22]_PORT_A_data_in, DB2_q_b[22]_clock_0, , , );
DB2_q_b[22]_PORT_A_address = BUS(CB1L38, CB1L48, CB1L58, CB1L68, CB1L78, CB1L88);
DB2_q_b[22]_PORT_A_address_reg = DFFE(DB2_q_b[22]_PORT_A_address, DB2_q_b[22]_clock_0, , , );
DB2_q_b[22]_PORT_B_address = BUS(Y9L13, BB1L1, BB1L2, BB1L4, BB1L5, BB1L6);
DB2_q_b[22]_PORT_B_address_reg = DFFE(DB2_q_b[22]_PORT_B_address, DB2_q_b[22]_clock_0, , , );
DB2_q_b[22]_PORT_A_write_enable = CB1_reply_buf_wren_o;
DB2_q_b[22]_PORT_A_write_enable_reg = DFFE(DB2_q_b[22]_PORT_A_write_enable, DB2_q_b[22]_clock_0, , , );
DB2_q_b[22]_PORT_B_read_enable = VCC;
DB2_q_b[22]_PORT_B_read_enable_reg = DFFE(DB2_q_b[22]_PORT_B_read_enable, DB2_q_b[22]_clock_0, , , );
DB2_q_b[22]_clock_0 = RB1__clk1;
DB2_q_b[22]_PORT_B_data_out = MEMORY(DB2_q_b[22]_PORT_A_data_in_reg, , DB2_q_b[22]_PORT_A_address_reg, DB2_q_b[22]_PORT_B_address_reg, DB2_q_b[22]_PORT_A_write_enable_reg, DB2_q_b[22]_PORT_B_read_enable_reg, , , DB2_q_b[22]_clock_0, , , , , );
DB2_q_b[22] = DB2_q_b[22]_PORT_B_data_out[0];


--GB4L68 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6088
--operation mode is normal

GB4L68 = GB4L53 & (BB1L26 & K61_reg_o[22] # !BB1L26 & DB2_q_b[22]);


--GB4L78 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6089
--operation mode is normal

GB4L78 = GB4_reg[23] & !BB1L66Q & !BB1L96Q;


--K51_reg_o[22] is dispatch:cmd0|reg:reply0|reg_o[22]
--operation mode is normal

K51_reg_o[22]_lut_out = K31_reg_o[22];
K51_reg_o[22] = DFFEA(K51_reg_o[22]_lut_out, RB1__clk0, rst_n, , , , );


--K61_reg_o[6] is dispatch:cmd0|reg:reply1|reg_o[6]
--operation mode is normal

K61_reg_o[6]_lut_out = K41_reg_o[6];
K61_reg_o[6] = DFFEA(K61_reg_o[6]_lut_out, RB1__clk0, rst_n, , , , );


--DB2_q_b[6] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB2_q_b[6]_PORT_A_data_in = CB1L211;
DB2_q_b[6]_PORT_A_data_in_reg = DFFE(DB2_q_b[6]_PORT_A_data_in, DB2_q_b[6]_clock_0, , , );
DB2_q_b[6]_PORT_A_address = BUS(CB1L38, CB1L48, CB1L58, CB1L68, CB1L78, CB1L88);
DB2_q_b[6]_PORT_A_address_reg = DFFE(DB2_q_b[6]_PORT_A_address, DB2_q_b[6]_clock_0, , , );
DB2_q_b[6]_PORT_B_address = BUS(Y9L13, BB1L1, BB1L2, BB1L4, BB1L5, BB1L6);
DB2_q_b[6]_PORT_B_address_reg = DFFE(DB2_q_b[6]_PORT_B_address, DB2_q_b[6]_clock_0, , , );
DB2_q_b[6]_PORT_A_write_enable = CB1_reply_buf_wren_o;
DB2_q_b[6]_PORT_A_write_enable_reg = DFFE(DB2_q_b[6]_PORT_A_write_enable, DB2_q_b[6]_clock_0, , , );
DB2_q_b[6]_PORT_B_read_enable = VCC;
DB2_q_b[6]_PORT_B_read_enable_reg = DFFE(DB2_q_b[6]_PORT_B_read_enable, DB2_q_b[6]_clock_0, , , );
DB2_q_b[6]_clock_0 = RB1__clk1;
DB2_q_b[6]_PORT_B_data_out = MEMORY(DB2_q_b[6]_PORT_A_data_in_reg, , DB2_q_b[6]_PORT_A_address_reg, DB2_q_b[6]_PORT_B_address_reg, DB2_q_b[6]_PORT_A_write_enable_reg, DB2_q_b[6]_PORT_B_read_enable_reg, , , DB2_q_b[6]_clock_0, , , , , );
DB2_q_b[6] = DB2_q_b[6]_PORT_B_data_out[0];


--GB4L88 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6091
--operation mode is normal

GB4L88 = GB4L53 & (BB1L26 & K61_reg_o[6] # !BB1L26 & DB2_q_b[6]);


--GB4L98 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6092
--operation mode is normal

GB4L98 = GB4_reg[7] & !BB1L66Q & !BB1L96Q;


--S4_q_b[21] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[21]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S4_q_b[21]_PORT_A_data_in = CB1L26;
S4_q_b[21]_PORT_A_data_in_reg = DFFE(S4_q_b[21]_PORT_A_data_in, S4_q_b[21]_clock_0, , , );
S4_q_b[21]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S4_q_b[21]_PORT_A_address_reg = DFFE(S4_q_b[21]_PORT_A_address, S4_q_b[21]_clock_0, , , );
S4_q_b[21]_PORT_B_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S4_q_b[21]_PORT_B_address_reg = DFFE(S4_q_b[21]_PORT_B_address, S4_q_b[21]_clock_0, , , );
S4_q_b[21]_PORT_A_write_enable = J1L6;
S4_q_b[21]_PORT_A_write_enable_reg = DFFE(S4_q_b[21]_PORT_A_write_enable, S4_q_b[21]_clock_0, , , );
S4_q_b[21]_PORT_B_read_enable = VCC;
S4_q_b[21]_PORT_B_read_enable_reg = DFFE(S4_q_b[21]_PORT_B_read_enable, S4_q_b[21]_clock_0, , , );
S4_q_b[21]_clock_0 = RB1__clk1;
S4_q_b[21]_PORT_B_data_out = MEMORY(S4_q_b[21]_PORT_A_data_in_reg, , S4_q_b[21]_PORT_A_address_reg, S4_q_b[21]_PORT_B_address_reg, S4_q_b[21]_PORT_A_write_enable_reg, S4_q_b[21]_PORT_B_read_enable_reg, , , S4_q_b[21]_clock_0, , , , , );
S4_q_b[21] = S4_q_b[21]_PORT_B_data_out[0];


--S2_q_b[21] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[21]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S2_q_b[21]_PORT_A_data_in = CB1L26;
S2_q_b[21]_PORT_A_data_in_reg = DFFE(S2_q_b[21]_PORT_A_data_in, S2_q_b[21]_clock_0, , , );
S2_q_b[21]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S2_q_b[21]_PORT_A_address_reg = DFFE(S2_q_b[21]_PORT_A_address, S2_q_b[21]_clock_0, , , );
S2_q_b[21]_PORT_B_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S2_q_b[21]_PORT_B_address_reg = DFFE(S2_q_b[21]_PORT_B_address, S2_q_b[21]_clock_0, , , );
S2_q_b[21]_PORT_A_write_enable = J1L5;
S2_q_b[21]_PORT_A_write_enable_reg = DFFE(S2_q_b[21]_PORT_A_write_enable, S2_q_b[21]_clock_0, , , );
S2_q_b[21]_PORT_B_read_enable = VCC;
S2_q_b[21]_PORT_B_read_enable_reg = DFFE(S2_q_b[21]_PORT_B_read_enable, S2_q_b[21]_clock_0, , , );
S2_q_b[21]_clock_0 = RB1__clk1;
S2_q_b[21]_PORT_B_data_out = MEMORY(S2_q_b[21]_PORT_A_data_in_reg, , S2_q_b[21]_PORT_A_address_reg, S2_q_b[21]_PORT_B_address_reg, S2_q_b[21]_PORT_A_write_enable_reg, S2_q_b[21]_PORT_B_read_enable_reg, , , S2_q_b[21]_clock_0, , , , , );
S2_q_b[21] = S2_q_b[21]_PORT_B_data_out[0];


--CB1L751 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[21]~10572
--operation mode is normal

CB1L751 = S4_q_b[21] & (A1L272 # S2_q_b[21] & A1L972) # !S4_q_b[21] & S2_q_b[21] & A1L972;


--K21_reg_o[21] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[21]
--operation mode is normal

K21_reg_o[21]_lut_out = CB1L26;
K21_reg_o[21] = DFFEA(K21_reg_o[21]_lut_out, RB1__clk1, rst_n, , J1L3, , );


--CB1L851 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[21]~10573
--operation mode is normal

CB1L851 = CB1L751 # A1L382 & K21_reg_o[21];


--K82_reg_o[21] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[21]
--operation mode is normal

K82_reg_o[21]_lut_out = CB1L26;
K82_reg_o[21] = DFFEA(K82_reg_o[21]_lut_out, RB1__clk1, rst_n, , QB1L461, , );


--K23_reg_o[21] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[21]
--operation mode is normal

K23_reg_o[21]_lut_out = CB1L26;
K23_reg_o[21] = DFFEA(K23_reg_o[21]_lut_out, RB1__clk1, rst_n, , QB1L291, , );


--QB1L901 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[21]~4775
--operation mode is normal

QB1L901 = A1L282 & (CB1L4 & K82_reg_o[21] # !CB1L4 & K23_reg_o[21]);


--QB1L011 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[21]~4776
--operation mode is normal

QB1L011 = K72_reg_o[21] & (A1L472 # K13_reg_o[21] & A1L572) # !K72_reg_o[21] & K13_reg_o[21] & A1L572;


--K33_reg_o[21] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[21]
--operation mode is normal

K33_reg_o[21]_lut_out = CB1L26;
K33_reg_o[21] = DFFEA(K33_reg_o[21]_lut_out, RB1__clk1, rst_n, , QB1L391, , );


--QB1L111 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[21]~4777
--operation mode is normal

QB1L111 = A1L372 & (K33_reg_o[21] # A1L672 & K92_reg_o[21]) # !A1L372 & A1L672 & K92_reg_o[21];


--K43_reg_o[21] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[21]
--operation mode is normal

K43_reg_o[21]_lut_out = CB1L26;
K43_reg_o[21] = DFFEA(K43_reg_o[21]_lut_out, RB1__clk1, rst_n, , QB1L491, , );


--K03_reg_o[21] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[21]
--operation mode is normal

K03_reg_o[21]_lut_out = CB1L26;
K03_reg_o[21] = DFFEA(K03_reg_o[21]_lut_out, RB1__clk1, rst_n, , QB1L971, , );


--QB1L211 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[21]~4778
--operation mode is normal

QB1L211 = A1L872 & (K03_reg_o[21] # A1L772 & K43_reg_o[21]) # !A1L872 & A1L772 & K43_reg_o[21];


--QB1L311 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[21]~4779
--operation mode is normal

QB1L311 = QB1L901 # QB1L011 # QB1L111 # QB1L211;


--CB1L951 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[21]~10574
--operation mode is normal

CB1L951 = CB1L341 & (QB1L311 # CB1L241 & CB1L851) # !CB1L341 & CB1L241 & CB1L851;


--K31_reg_o[21] is dispatch:cmd0|reg:cmd0|reg_o[21]
--operation mode is normal

K31_reg_o[21]_lut_out = AB1L841Q # AB1L741Q & K91_reg_o[21];
K31_reg_o[21] = DFFEA(K31_reg_o[21]_lut_out, RB1__clk0, rst_n, , !C1L3Q, , );


--K41_reg_o[29] is dispatch:cmd0|reg:cmd1|reg_o[29]
--operation mode is normal

K41_reg_o[29]_lut_out = AB1L741Q & K02_reg_o[29];
K41_reg_o[29] = DFFEA(K41_reg_o[29]_lut_out, RB1__clk0, rst_n, , !C1L3Q, , );


--S4_q_b[29] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[29]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S4_q_b[29]_PORT_A_data_in = CB1L07;
S4_q_b[29]_PORT_A_data_in_reg = DFFE(S4_q_b[29]_PORT_A_data_in, S4_q_b[29]_clock_0, , , );
S4_q_b[29]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S4_q_b[29]_PORT_A_address_reg = DFFE(S4_q_b[29]_PORT_A_address, S4_q_b[29]_clock_0, , , );
S4_q_b[29]_PORT_B_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S4_q_b[29]_PORT_B_address_reg = DFFE(S4_q_b[29]_PORT_B_address, S4_q_b[29]_clock_0, , , );
S4_q_b[29]_PORT_A_write_enable = J1L6;
S4_q_b[29]_PORT_A_write_enable_reg = DFFE(S4_q_b[29]_PORT_A_write_enable, S4_q_b[29]_clock_0, , , );
S4_q_b[29]_PORT_B_read_enable = VCC;
S4_q_b[29]_PORT_B_read_enable_reg = DFFE(S4_q_b[29]_PORT_B_read_enable, S4_q_b[29]_clock_0, , , );
S4_q_b[29]_clock_0 = RB1__clk1;
S4_q_b[29]_PORT_B_data_out = MEMORY(S4_q_b[29]_PORT_A_data_in_reg, , S4_q_b[29]_PORT_A_address_reg, S4_q_b[29]_PORT_B_address_reg, S4_q_b[29]_PORT_A_write_enable_reg, S4_q_b[29]_PORT_B_read_enable_reg, , , S4_q_b[29]_clock_0, , , , , );
S4_q_b[29] = S4_q_b[29]_PORT_B_data_out[0];


--S2_q_b[29] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[29]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S2_q_b[29]_PORT_A_data_in = CB1L07;
S2_q_b[29]_PORT_A_data_in_reg = DFFE(S2_q_b[29]_PORT_A_data_in, S2_q_b[29]_clock_0, , , );
S2_q_b[29]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S2_q_b[29]_PORT_A_address_reg = DFFE(S2_q_b[29]_PORT_A_address, S2_q_b[29]_clock_0, , , );
S2_q_b[29]_PORT_B_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S2_q_b[29]_PORT_B_address_reg = DFFE(S2_q_b[29]_PORT_B_address, S2_q_b[29]_clock_0, , , );
S2_q_b[29]_PORT_A_write_enable = J1L5;
S2_q_b[29]_PORT_A_write_enable_reg = DFFE(S2_q_b[29]_PORT_A_write_enable, S2_q_b[29]_clock_0, , , );
S2_q_b[29]_PORT_B_read_enable = VCC;
S2_q_b[29]_PORT_B_read_enable_reg = DFFE(S2_q_b[29]_PORT_B_read_enable, S2_q_b[29]_clock_0, , , );
S2_q_b[29]_clock_0 = RB1__clk1;
S2_q_b[29]_PORT_B_data_out = MEMORY(S2_q_b[29]_PORT_A_data_in_reg, , S2_q_b[29]_PORT_A_address_reg, S2_q_b[29]_PORT_B_address_reg, S2_q_b[29]_PORT_A_write_enable_reg, S2_q_b[29]_PORT_B_read_enable_reg, , , S2_q_b[29]_clock_0, , , , , );
S2_q_b[29] = S2_q_b[29]_PORT_B_data_out[0];


--CB1L181 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[29]~10575
--operation mode is normal

CB1L181 = S4_q_b[29] & (A1L272 # S2_q_b[29] & A1L972) # !S4_q_b[29] & S2_q_b[29] & A1L972;


--K21_reg_o[29] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[29]
--operation mode is normal

K21_reg_o[29]_lut_out = CB1L07;
K21_reg_o[29] = DFFEA(K21_reg_o[29]_lut_out, RB1__clk1, rst_n, , J1L3, , );


--CB1L281 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[29]~10576
--operation mode is normal

CB1L281 = CB1L181 # A1L382 & K21_reg_o[29];


--K82_reg_o[29] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[29]
--operation mode is normal

K82_reg_o[29]_lut_out = CB1L07;
K82_reg_o[29] = DFFEA(K82_reg_o[29]_lut_out, RB1__clk1, rst_n, , QB1L461, , );


--K23_reg_o[29] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[29]
--operation mode is normal

K23_reg_o[29]_lut_out = CB1L07;
K23_reg_o[29] = DFFEA(K23_reg_o[29]_lut_out, RB1__clk1, rst_n, , QB1L291, , );


--QB1L941 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[29]~4780
--operation mode is normal

QB1L941 = A1L282 & (CB1L4 & K82_reg_o[29] # !CB1L4 & K23_reg_o[29]);


--QB1L051 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[29]~4781
--operation mode is normal

QB1L051 = K72_reg_o[29] & (A1L472 # K13_reg_o[29] & A1L572) # !K72_reg_o[29] & K13_reg_o[29] & A1L572;


--K33_reg_o[29] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[29]
--operation mode is normal

K33_reg_o[29]_lut_out = CB1L07;
K33_reg_o[29] = DFFEA(K33_reg_o[29]_lut_out, RB1__clk1, rst_n, , QB1L391, , );


--QB1L151 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[29]~4782
--operation mode is normal

QB1L151 = A1L372 & (K33_reg_o[29] # A1L672 & K92_reg_o[29]) # !A1L372 & A1L672 & K92_reg_o[29];


--K43_reg_o[29] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[29]
--operation mode is normal

K43_reg_o[29]_lut_out = CB1L07;
K43_reg_o[29] = DFFEA(K43_reg_o[29]_lut_out, RB1__clk1, rst_n, , QB1L491, , );


--K03_reg_o[29] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[29]
--operation mode is normal

K03_reg_o[29]_lut_out = CB1L07;
K03_reg_o[29] = DFFEA(K03_reg_o[29]_lut_out, RB1__clk1, rst_n, , QB1L971, , );


--QB1L251 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[29]~4783
--operation mode is normal

QB1L251 = A1L872 & (K03_reg_o[29] # A1L772 & K43_reg_o[29]) # !A1L872 & A1L772 & K43_reg_o[29];


--QB1L351 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[29]~4784
--operation mode is normal

QB1L351 = QB1L941 # QB1L051 # QB1L151 # QB1L251;


--CB1L381 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[29]~10577
--operation mode is normal

CB1L381 = CB1L341 & (QB1L351 # CB1L241 & CB1L281) # !CB1L341 & CB1L241 & CB1L281;


--K31_reg_o[29] is dispatch:cmd0|reg:cmd0|reg_o[29]
--operation mode is normal

K31_reg_o[29]_lut_out = AB1L841Q # AB1L741Q & K91_reg_o[29];
K31_reg_o[29] = DFFEA(K31_reg_o[29]_lut_out, RB1__clk0, rst_n, , !C1L3Q, , );


--K41_reg_o[13] is dispatch:cmd0|reg:cmd1|reg_o[13]
--operation mode is normal

K41_reg_o[13]_lut_out = AB1L741Q & K02_reg_o[13];
K41_reg_o[13] = DFFEA(K41_reg_o[13]_lut_out, RB1__clk0, rst_n, , !C1L3Q, , );


--S4_q_b[13] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S4_q_b[13]_PORT_A_data_in = CB1L45;
S4_q_b[13]_PORT_A_data_in_reg = DFFE(S4_q_b[13]_PORT_A_data_in, S4_q_b[13]_clock_0, , , );
S4_q_b[13]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S4_q_b[13]_PORT_A_address_reg = DFFE(S4_q_b[13]_PORT_A_address, S4_q_b[13]_clock_0, , , );
S4_q_b[13]_PORT_B_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S4_q_b[13]_PORT_B_address_reg = DFFE(S4_q_b[13]_PORT_B_address, S4_q_b[13]_clock_0, , , );
S4_q_b[13]_PORT_A_write_enable = J1L6;
S4_q_b[13]_PORT_A_write_enable_reg = DFFE(S4_q_b[13]_PORT_A_write_enable, S4_q_b[13]_clock_0, , , );
S4_q_b[13]_PORT_B_read_enable = VCC;
S4_q_b[13]_PORT_B_read_enable_reg = DFFE(S4_q_b[13]_PORT_B_read_enable, S4_q_b[13]_clock_0, , , );
S4_q_b[13]_clock_0 = RB1__clk1;
S4_q_b[13]_PORT_B_data_out = MEMORY(S4_q_b[13]_PORT_A_data_in_reg, , S4_q_b[13]_PORT_A_address_reg, S4_q_b[13]_PORT_B_address_reg, S4_q_b[13]_PORT_A_write_enable_reg, S4_q_b[13]_PORT_B_read_enable_reg, , , S4_q_b[13]_clock_0, , , , , );
S4_q_b[13] = S4_q_b[13]_PORT_B_data_out[0];


--S2_q_b[13] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S2_q_b[13]_PORT_A_data_in = CB1L45;
S2_q_b[13]_PORT_A_data_in_reg = DFFE(S2_q_b[13]_PORT_A_data_in, S2_q_b[13]_clock_0, , , );
S2_q_b[13]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S2_q_b[13]_PORT_A_address_reg = DFFE(S2_q_b[13]_PORT_A_address, S2_q_b[13]_clock_0, , , );
S2_q_b[13]_PORT_B_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S2_q_b[13]_PORT_B_address_reg = DFFE(S2_q_b[13]_PORT_B_address, S2_q_b[13]_clock_0, , , );
S2_q_b[13]_PORT_A_write_enable = J1L5;
S2_q_b[13]_PORT_A_write_enable_reg = DFFE(S2_q_b[13]_PORT_A_write_enable, S2_q_b[13]_clock_0, , , );
S2_q_b[13]_PORT_B_read_enable = VCC;
S2_q_b[13]_PORT_B_read_enable_reg = DFFE(S2_q_b[13]_PORT_B_read_enable, S2_q_b[13]_clock_0, , , );
S2_q_b[13]_clock_0 = RB1__clk1;
S2_q_b[13]_PORT_B_data_out = MEMORY(S2_q_b[13]_PORT_A_data_in_reg, , S2_q_b[13]_PORT_A_address_reg, S2_q_b[13]_PORT_B_address_reg, S2_q_b[13]_PORT_A_write_enable_reg, S2_q_b[13]_PORT_B_read_enable_reg, , , S2_q_b[13]_clock_0, , , , , );
S2_q_b[13] = S2_q_b[13]_PORT_B_data_out[0];


--CB1L131 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[13]~10578
--operation mode is normal

CB1L131 = S4_q_b[13] & (A1L272 # S2_q_b[13] & A1L972) # !S4_q_b[13] & S2_q_b[13] & A1L972;


--K21_reg_o[13] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[13]
--operation mode is normal

K21_reg_o[13]_lut_out = CB1L45;
K21_reg_o[13] = DFFEA(K21_reg_o[13]_lut_out, RB1__clk1, rst_n, , J1L3, , );


--CB1L231 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[13]~10579
--operation mode is normal

CB1L231 = CB1L131 # A1L382 & K21_reg_o[13];


--K82_reg_o[13] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[13]
--operation mode is normal

K82_reg_o[13]_lut_out = CB1L45;
K82_reg_o[13] = DFFEA(K82_reg_o[13]_lut_out, RB1__clk1, rst_n, , QB1L461, , );


--K23_reg_o[13] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[13]
--operation mode is normal

K23_reg_o[13]_lut_out = CB1L45;
K23_reg_o[13] = DFFEA(K23_reg_o[13]_lut_out, RB1__clk1, rst_n, , QB1L291, , );


--QB1L96 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[13]~4785
--operation mode is normal

QB1L96 = A1L282 & (CB1L4 & K82_reg_o[13] # !CB1L4 & K23_reg_o[13]);


--QB1L07 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[13]~4786
--operation mode is normal

QB1L07 = K72_reg_o[13] & (A1L472 # K13_reg_o[13] & A1L572) # !K72_reg_o[13] & K13_reg_o[13] & A1L572;


--K33_reg_o[13] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[13]
--operation mode is normal

K33_reg_o[13]_lut_out = CB1L45;
K33_reg_o[13] = DFFEA(K33_reg_o[13]_lut_out, RB1__clk1, rst_n, , QB1L391, , );


--QB1L17 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[13]~4787
--operation mode is normal

QB1L17 = A1L372 & (K33_reg_o[13] # A1L672 & K92_reg_o[13]) # !A1L372 & A1L672 & K92_reg_o[13];


--K43_reg_o[13] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[13]
--operation mode is normal

K43_reg_o[13]_lut_out = CB1L45;
K43_reg_o[13] = DFFEA(K43_reg_o[13]_lut_out, RB1__clk1, rst_n, , QB1L491, , );


--K03_reg_o[13] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[13]
--operation mode is normal

K03_reg_o[13]_lut_out = CB1L45;
K03_reg_o[13] = DFFEA(K03_reg_o[13]_lut_out, RB1__clk1, rst_n, , QB1L971, , );


--QB1L27 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[13]~4788
--operation mode is normal

QB1L27 = A1L872 & (K03_reg_o[13] # A1L772 & K43_reg_o[13]) # !A1L872 & A1L772 & K43_reg_o[13];


--QB1L37 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[13]~4789
--operation mode is normal

QB1L37 = QB1L96 # QB1L07 # QB1L17 # QB1L27;


--CB1L331 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[13]~10580
--operation mode is normal

CB1L331 = CB1L341 & (QB1L37 # CB1L241 & CB1L231) # !CB1L341 & CB1L241 & CB1L231;


--K41_reg_o[5] is dispatch:cmd0|reg:cmd1|reg_o[5]
--operation mode is normal

K41_reg_o[5]_lut_out = AB1L741Q & K02_reg_o[5];
K41_reg_o[5] = DFFEA(K41_reg_o[5]_lut_out, RB1__clk0, rst_n, , !C1L3Q, , );


--S4_q_b[5] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S4_q_b[5]_PORT_A_data_in = CB1L64;
S4_q_b[5]_PORT_A_data_in_reg = DFFE(S4_q_b[5]_PORT_A_data_in, S4_q_b[5]_clock_0, , , );
S4_q_b[5]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S4_q_b[5]_PORT_A_address_reg = DFFE(S4_q_b[5]_PORT_A_address, S4_q_b[5]_clock_0, , , );
S4_q_b[5]_PORT_B_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S4_q_b[5]_PORT_B_address_reg = DFFE(S4_q_b[5]_PORT_B_address, S4_q_b[5]_clock_0, , , );
S4_q_b[5]_PORT_A_write_enable = J1L6;
S4_q_b[5]_PORT_A_write_enable_reg = DFFE(S4_q_b[5]_PORT_A_write_enable, S4_q_b[5]_clock_0, , , );
S4_q_b[5]_PORT_B_read_enable = VCC;
S4_q_b[5]_PORT_B_read_enable_reg = DFFE(S4_q_b[5]_PORT_B_read_enable, S4_q_b[5]_clock_0, , , );
S4_q_b[5]_clock_0 = RB1__clk1;
S4_q_b[5]_PORT_B_data_out = MEMORY(S4_q_b[5]_PORT_A_data_in_reg, , S4_q_b[5]_PORT_A_address_reg, S4_q_b[5]_PORT_B_address_reg, S4_q_b[5]_PORT_A_write_enable_reg, S4_q_b[5]_PORT_B_read_enable_reg, , , S4_q_b[5]_clock_0, , , , , );
S4_q_b[5] = S4_q_b[5]_PORT_B_data_out[0];


--S2_q_b[5] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S2_q_b[5]_PORT_A_data_in = CB1L64;
S2_q_b[5]_PORT_A_data_in_reg = DFFE(S2_q_b[5]_PORT_A_data_in, S2_q_b[5]_clock_0, , , );
S2_q_b[5]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S2_q_b[5]_PORT_A_address_reg = DFFE(S2_q_b[5]_PORT_A_address, S2_q_b[5]_clock_0, , , );
S2_q_b[5]_PORT_B_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S2_q_b[5]_PORT_B_address_reg = DFFE(S2_q_b[5]_PORT_B_address, S2_q_b[5]_clock_0, , , );
S2_q_b[5]_PORT_A_write_enable = J1L5;
S2_q_b[5]_PORT_A_write_enable_reg = DFFE(S2_q_b[5]_PORT_A_write_enable, S2_q_b[5]_clock_0, , , );
S2_q_b[5]_PORT_B_read_enable = VCC;
S2_q_b[5]_PORT_B_read_enable_reg = DFFE(S2_q_b[5]_PORT_B_read_enable, S2_q_b[5]_clock_0, , , );
S2_q_b[5]_clock_0 = RB1__clk1;
S2_q_b[5]_PORT_B_data_out = MEMORY(S2_q_b[5]_PORT_A_data_in_reg, , S2_q_b[5]_PORT_A_address_reg, S2_q_b[5]_PORT_B_address_reg, S2_q_b[5]_PORT_A_write_enable_reg, S2_q_b[5]_PORT_B_read_enable_reg, , , S2_q_b[5]_clock_0, , , , , );
S2_q_b[5] = S2_q_b[5]_PORT_B_data_out[0];


--CB1L701 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[5]~10581
--operation mode is normal

CB1L701 = S4_q_b[5] & (A1L272 # S2_q_b[5] & A1L972) # !S4_q_b[5] & S2_q_b[5] & A1L972;


--K21_reg_o[5] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[5]
--operation mode is normal

K21_reg_o[5]_lut_out = CB1L64;
K21_reg_o[5] = DFFEA(K21_reg_o[5]_lut_out, RB1__clk1, rst_n, , J1L3, , );


--CB1L801 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[5]~10582
--operation mode is normal

CB1L801 = CB1L701 # A1L382 & K21_reg_o[5];


--K82_reg_o[5] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[5]
--operation mode is normal

K82_reg_o[5]_lut_out = CB1L64;
K82_reg_o[5] = DFFEA(K82_reg_o[5]_lut_out, RB1__clk1, rst_n, , QB1L461, , );


--K23_reg_o[5] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[5]
--operation mode is normal

K23_reg_o[5]_lut_out = CB1L64;
K23_reg_o[5] = DFFEA(K23_reg_o[5]_lut_out, RB1__clk1, rst_n, , QB1L291, , );


--QB1L92 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[5]~4790
--operation mode is normal

QB1L92 = A1L282 & (CB1L4 & K82_reg_o[5] # !CB1L4 & K23_reg_o[5]);


--QB1L03 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[5]~4791
--operation mode is normal

QB1L03 = K13_reg_o[5] & (A1L572 # A1L472 & K72_reg_o[5]) # !K13_reg_o[5] & A1L472 & K72_reg_o[5];


--K33_reg_o[5] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[5]
--operation mode is normal

K33_reg_o[5]_lut_out = CB1L64;
K33_reg_o[5] = DFFEA(K33_reg_o[5]_lut_out, RB1__clk1, rst_n, , QB1L391, , );


--QB1L13 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[5]~4792
--operation mode is normal

QB1L13 = A1L372 & (K33_reg_o[5] # A1L672 & K92_reg_o[5]) # !A1L372 & A1L672 & K92_reg_o[5];


--K43_reg_o[5] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[5]
--operation mode is normal

K43_reg_o[5]_lut_out = CB1L64;
K43_reg_o[5] = DFFEA(K43_reg_o[5]_lut_out, RB1__clk1, rst_n, , QB1L491, , );


--K03_reg_o[5] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[5]
--operation mode is normal

K03_reg_o[5]_lut_out = CB1L64;
K03_reg_o[5] = DFFEA(K03_reg_o[5]_lut_out, RB1__clk1, rst_n, , QB1L971, , );


--QB1L23 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[5]~4793
--operation mode is normal

QB1L23 = A1L872 & (K03_reg_o[5] # A1L772 & K43_reg_o[5]) # !A1L872 & A1L772 & K43_reg_o[5];


--QB1L33 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[5]~4794
--operation mode is normal

QB1L33 = QB1L92 # QB1L03 # QB1L13 # QB1L23;


--CB1L901 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[5]~10583
--operation mode is normal

CB1L901 = CB1L341 & (QB1L33 # CB1L241 & CB1L801) # !CB1L341 & CB1L241 & CB1L801;


--K02_reg_o[12] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[12]
--operation mode is normal

K02_reg_o[12]_lut_out = GB1_reg[12];
K02_reg_o[12] = DFFEA(K02_reg_o[12]_lut_out, RB1__clk0, rst_n, , AB1L751, , );


--K91_reg_o[28] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[28]
--operation mode is normal

K91_reg_o[28]_lut_out = GB1_reg[28];
K91_reg_o[28] = DFFEA(K91_reg_o[28]_lut_out, RB1__clk0, rst_n, , AB1L651, , );


--K91_reg_o[20] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[20]
--operation mode is normal

K91_reg_o[20]_lut_out = GB1_reg[20];
K91_reg_o[20] = DFFEA(K91_reg_o[20]_lut_out, RB1__clk0, rst_n, , AB1L651, , );


--K02_reg_o[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[4]
--operation mode is normal

K02_reg_o[4]_lut_out = GB1_reg[4];
K02_reg_o[4] = DFFEA(K02_reg_o[4]_lut_out, RB1__clk0, rst_n, , AB1L751, , );


--V1_ram_rom_data_reg[14] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]
--operation mode is normal

V1_ram_rom_data_reg[14] = AMPP_FUNCTION(!A1L5, V1_ram_rom_data_reg[14], V1_ram_rom_data_reg[15], U1_q_b[14], V1L01, VCC, V1L9);


--U1_q_b[13] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_b[13]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
U1_q_b[13]_PORT_A_data_in = CB1L45;
U1_q_b[13]_PORT_A_data_in_reg = DFFE(U1_q_b[13]_PORT_A_data_in, U1_q_b[13]_clock_0, , , );
U1_q_b[13]_PORT_B_data_in = V1_ram_rom_data_reg[13];
U1_q_b[13]_PORT_B_data_in_reg = DFFE(U1_q_b[13]_PORT_B_data_in, U1_q_b[13]_clock_1, , , );
U1_q_b[13]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
U1_q_b[13]_PORT_A_address_reg = DFFE(U1_q_b[13]_PORT_A_address, U1_q_b[13]_clock_0, , , );
U1_q_b[13]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_b[13]_PORT_B_address_reg = DFFE(U1_q_b[13]_PORT_B_address, U1_q_b[13]_clock_1, , , );
U1_q_b[13]_PORT_A_write_enable = J1L01;
U1_q_b[13]_PORT_A_write_enable_reg = DFFE(U1_q_b[13]_PORT_A_write_enable, U1_q_b[13]_clock_0, , , );
U1_q_b[13]_PORT_B_write_enable = V1L35;
U1_q_b[13]_PORT_B_write_enable_reg = DFFE(U1_q_b[13]_PORT_B_write_enable, U1_q_b[13]_clock_1, , , );
U1_q_b[13]_clock_0 = RB1__clk1;
U1_q_b[13]_clock_1 = !A1L5;
U1_q_b[13]_PORT_B_data_out = MEMORY(U1_q_b[13]_PORT_A_data_in_reg, U1_q_b[13]_PORT_B_data_in_reg, U1_q_b[13]_PORT_A_address_reg, U1_q_b[13]_PORT_B_address_reg, U1_q_b[13]_PORT_A_write_enable_reg, U1_q_b[13]_PORT_B_write_enable_reg, , , U1_q_b[13]_clock_0, U1_q_b[13]_clock_1, , , , );
U1_q_b[13] = U1_q_b[13]_PORT_B_data_out[0];


--K61_reg_o[23] is dispatch:cmd0|reg:reply1|reg_o[23]
--operation mode is normal

K61_reg_o[23]_lut_out = K41_reg_o[23];
K61_reg_o[23] = DFFEA(K61_reg_o[23]_lut_out, RB1__clk0, rst_n, , , , );


--DB2_q_b[23] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[23]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB2_q_b[23]_PORT_A_data_in = CB1L561;
DB2_q_b[23]_PORT_A_data_in_reg = DFFE(DB2_q_b[23]_PORT_A_data_in, DB2_q_b[23]_clock_0, , , );
DB2_q_b[23]_PORT_A_address = BUS(CB1L38, CB1L48, CB1L58, CB1L68, CB1L78, CB1L88);
DB2_q_b[23]_PORT_A_address_reg = DFFE(DB2_q_b[23]_PORT_A_address, DB2_q_b[23]_clock_0, , , );
DB2_q_b[23]_PORT_B_address = BUS(Y9L13, BB1L1, BB1L2, BB1L4, BB1L5, BB1L6);
DB2_q_b[23]_PORT_B_address_reg = DFFE(DB2_q_b[23]_PORT_B_address, DB2_q_b[23]_clock_0, , , );
DB2_q_b[23]_PORT_A_write_enable = CB1_reply_buf_wren_o;
DB2_q_b[23]_PORT_A_write_enable_reg = DFFE(DB2_q_b[23]_PORT_A_write_enable, DB2_q_b[23]_clock_0, , , );
DB2_q_b[23]_PORT_B_read_enable = VCC;
DB2_q_b[23]_PORT_B_read_enable_reg = DFFE(DB2_q_b[23]_PORT_B_read_enable, DB2_q_b[23]_clock_0, , , );
DB2_q_b[23]_clock_0 = RB1__clk1;
DB2_q_b[23]_PORT_B_data_out = MEMORY(DB2_q_b[23]_PORT_A_data_in_reg, , DB2_q_b[23]_PORT_A_address_reg, DB2_q_b[23]_PORT_B_address_reg, DB2_q_b[23]_PORT_A_write_enable_reg, DB2_q_b[23]_PORT_B_read_enable_reg, , , DB2_q_b[23]_clock_0, , , , , );
DB2_q_b[23] = DB2_q_b[23]_PORT_B_data_out[0];


--GB4L09 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6094
--operation mode is normal

GB4L09 = GB4L53 & (BB1L26 & K61_reg_o[23] # !BB1L26 & DB2_q_b[23]);


--GB4L19 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6095
--operation mode is normal

GB4L19 = GB4_reg[24] & !BB1L66Q & !BB1L96Q;


--K51_reg_o[23] is dispatch:cmd0|reg:reply0|reg_o[23]
--operation mode is normal

K51_reg_o[23]_lut_out = K31_reg_o[23];
K51_reg_o[23] = DFFEA(K51_reg_o[23]_lut_out, RB1__clk0, rst_n, , , , );


--K71_reg_o[31] is dispatch:cmd0|reg:reply2|reg_o[31]
--operation mode is normal

K71_reg_o[31]_lut_out = C1_status_reg[1];
K71_reg_o[31] = DFFEA(K71_reg_o[31]_lut_out, RB1__clk0, rst_n, , , , );


--K61_reg_o[31] is dispatch:cmd0|reg:reply1|reg_o[31]
--operation mode is normal

K61_reg_o[31]_lut_out = K41_reg_o[31];
K61_reg_o[31] = DFFEA(K61_reg_o[31]_lut_out, RB1__clk0, rst_n, , , , );


--DB2_q_b[31] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[31]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB2_q_b[31]_PORT_A_data_in = CB1L981;
DB2_q_b[31]_PORT_A_data_in_reg = DFFE(DB2_q_b[31]_PORT_A_data_in, DB2_q_b[31]_clock_0, , , );
DB2_q_b[31]_PORT_A_address = BUS(CB1L38, CB1L48, CB1L58, CB1L68, CB1L78, CB1L88);
DB2_q_b[31]_PORT_A_address_reg = DFFE(DB2_q_b[31]_PORT_A_address, DB2_q_b[31]_clock_0, , , );
DB2_q_b[31]_PORT_B_address = BUS(Y9L13, BB1L1, BB1L2, BB1L4, BB1L5, BB1L6);
DB2_q_b[31]_PORT_B_address_reg = DFFE(DB2_q_b[31]_PORT_B_address, DB2_q_b[31]_clock_0, , , );
DB2_q_b[31]_PORT_A_write_enable = CB1_reply_buf_wren_o;
DB2_q_b[31]_PORT_A_write_enable_reg = DFFE(DB2_q_b[31]_PORT_A_write_enable, DB2_q_b[31]_clock_0, , , );
DB2_q_b[31]_PORT_B_read_enable = VCC;
DB2_q_b[31]_PORT_B_read_enable_reg = DFFE(DB2_q_b[31]_PORT_B_read_enable, DB2_q_b[31]_clock_0, , , );
DB2_q_b[31]_clock_0 = RB1__clk1;
DB2_q_b[31]_PORT_B_data_out = MEMORY(DB2_q_b[31]_PORT_A_data_in_reg, , DB2_q_b[31]_PORT_A_address_reg, DB2_q_b[31]_PORT_B_address_reg, DB2_q_b[31]_PORT_A_write_enable_reg, DB2_q_b[31]_PORT_B_read_enable_reg, , , DB2_q_b[31]_clock_0, , , , , );
DB2_q_b[31] = DB2_q_b[31]_PORT_B_data_out[0];


--BB1L37 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_word_in[31]~2
--operation mode is normal

BB1L37 = BB1L26 & (BB1L36 # K61_reg_o[31]) # !BB1L26 & !BB1L36 & DB2_q_b[31];


--K51_reg_o[31] is dispatch:cmd0|reg:reply0|reg_o[31]
--operation mode is normal

K51_reg_o[31]_lut_out = K31_reg_o[31];
K51_reg_o[31] = DFFEA(K51_reg_o[31]_lut_out, RB1__clk0, rst_n, , , , );


--BB1L47 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_word_in[31]~3
--operation mode is normal

BB1L47 = BB1L37 & (K51_reg_o[31] # !BB1L36) # !BB1L37 & K71_reg_o[31] & BB1L36;


--K61_reg_o[15] is dispatch:cmd0|reg:reply1|reg_o[15]
--operation mode is normal

K61_reg_o[15]_lut_out = K41_reg_o[15];
K61_reg_o[15] = DFFEA(K61_reg_o[15]_lut_out, RB1__clk0, rst_n, , , , );


--DB2_q_b[15] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB2_q_b[15]_PORT_A_data_in = CB1L931;
DB2_q_b[15]_PORT_A_data_in_reg = DFFE(DB2_q_b[15]_PORT_A_data_in, DB2_q_b[15]_clock_0, , , );
DB2_q_b[15]_PORT_A_address = BUS(CB1L38, CB1L48, CB1L58, CB1L68, CB1L78, CB1L88);
DB2_q_b[15]_PORT_A_address_reg = DFFE(DB2_q_b[15]_PORT_A_address, DB2_q_b[15]_clock_0, , , );
DB2_q_b[15]_PORT_B_address = BUS(Y9L13, BB1L1, BB1L2, BB1L4, BB1L5, BB1L6);
DB2_q_b[15]_PORT_B_address_reg = DFFE(DB2_q_b[15]_PORT_B_address, DB2_q_b[15]_clock_0, , , );
DB2_q_b[15]_PORT_A_write_enable = CB1_reply_buf_wren_o;
DB2_q_b[15]_PORT_A_write_enable_reg = DFFE(DB2_q_b[15]_PORT_A_write_enable, DB2_q_b[15]_clock_0, , , );
DB2_q_b[15]_PORT_B_read_enable = VCC;
DB2_q_b[15]_PORT_B_read_enable_reg = DFFE(DB2_q_b[15]_PORT_B_read_enable, DB2_q_b[15]_clock_0, , , );
DB2_q_b[15]_clock_0 = RB1__clk1;
DB2_q_b[15]_PORT_B_data_out = MEMORY(DB2_q_b[15]_PORT_A_data_in_reg, , DB2_q_b[15]_PORT_A_address_reg, DB2_q_b[15]_PORT_B_address_reg, DB2_q_b[15]_PORT_A_write_enable_reg, DB2_q_b[15]_PORT_B_read_enable_reg, , , DB2_q_b[15]_clock_0, , , , , );
DB2_q_b[15] = DB2_q_b[15]_PORT_B_data_out[0];


--GB4L29 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6098
--operation mode is normal

GB4L29 = GB4L53 & (BB1L26 & K61_reg_o[15] # !BB1L26 & DB2_q_b[15]);


--GB4L39 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6099
--operation mode is normal

GB4L39 = GB4_reg[16] & !BB1L66Q & !BB1L96Q;


--K51_reg_o[15] is dispatch:cmd0|reg:reply0|reg_o[15]
--operation mode is normal

K51_reg_o[15]_lut_out = K31_reg_o[15];
K51_reg_o[15] = DFFEA(K51_reg_o[15]_lut_out, RB1__clk0, rst_n, , , , );


--K61_reg_o[7] is dispatch:cmd0|reg:reply1|reg_o[7]
--operation mode is normal

K61_reg_o[7]_lut_out = K41_reg_o[7];
K61_reg_o[7] = DFFEA(K61_reg_o[7]_lut_out, RB1__clk0, rst_n, , , , );


--DB2_q_b[7] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
DB2_q_b[7]_PORT_A_data_in = CB1L511;
DB2_q_b[7]_PORT_A_data_in_reg = DFFE(DB2_q_b[7]_PORT_A_data_in, DB2_q_b[7]_clock_0, , , );
DB2_q_b[7]_PORT_A_address = BUS(CB1L38, CB1L48, CB1L58, CB1L68, CB1L78, CB1L88);
DB2_q_b[7]_PORT_A_address_reg = DFFE(DB2_q_b[7]_PORT_A_address, DB2_q_b[7]_clock_0, , , );
DB2_q_b[7]_PORT_B_address = BUS(Y9L13, BB1L1, BB1L2, BB1L4, BB1L5, BB1L6);
DB2_q_b[7]_PORT_B_address_reg = DFFE(DB2_q_b[7]_PORT_B_address, DB2_q_b[7]_clock_0, , , );
DB2_q_b[7]_PORT_A_write_enable = CB1_reply_buf_wren_o;
DB2_q_b[7]_PORT_A_write_enable_reg = DFFE(DB2_q_b[7]_PORT_A_write_enable, DB2_q_b[7]_clock_0, , , );
DB2_q_b[7]_PORT_B_read_enable = VCC;
DB2_q_b[7]_PORT_B_read_enable_reg = DFFE(DB2_q_b[7]_PORT_B_read_enable, DB2_q_b[7]_clock_0, , , );
DB2_q_b[7]_clock_0 = RB1__clk1;
DB2_q_b[7]_PORT_B_data_out = MEMORY(DB2_q_b[7]_PORT_A_data_in_reg, , DB2_q_b[7]_PORT_A_address_reg, DB2_q_b[7]_PORT_B_address_reg, DB2_q_b[7]_PORT_A_write_enable_reg, DB2_q_b[7]_PORT_B_read_enable_reg, , , DB2_q_b[7]_clock_0, , , , , );
DB2_q_b[7] = DB2_q_b[7]_PORT_B_data_out[0];


--GB4L49 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6101
--operation mode is normal

GB4L49 = GB4L53 & (BB1L26 & K61_reg_o[7] # !BB1L26 & DB2_q_b[7]);


--GB4L59 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6102
--operation mode is normal

GB4L59 = GB4_reg[8] & !BB1L66Q & !BB1L96Q;


--K41_reg_o[14] is dispatch:cmd0|reg:cmd1|reg_o[14]
--operation mode is normal

K41_reg_o[14]_lut_out = AB1L741Q & K02_reg_o[14];
K41_reg_o[14] = DFFEA(K41_reg_o[14]_lut_out, RB1__clk0, rst_n, , !C1L3Q, , );


--S4_q_b[14] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S4_q_b[14]_PORT_A_data_in = CB1L55;
S4_q_b[14]_PORT_A_data_in_reg = DFFE(S4_q_b[14]_PORT_A_data_in, S4_q_b[14]_clock_0, , , );
S4_q_b[14]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S4_q_b[14]_PORT_A_address_reg = DFFE(S4_q_b[14]_PORT_A_address, S4_q_b[14]_clock_0, , , );
S4_q_b[14]_PORT_B_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S4_q_b[14]_PORT_B_address_reg = DFFE(S4_q_b[14]_PORT_B_address, S4_q_b[14]_clock_0, , , );
S4_q_b[14]_PORT_A_write_enable = J1L6;
S4_q_b[14]_PORT_A_write_enable_reg = DFFE(S4_q_b[14]_PORT_A_write_enable, S4_q_b[14]_clock_0, , , );
S4_q_b[14]_PORT_B_read_enable = VCC;
S4_q_b[14]_PORT_B_read_enable_reg = DFFE(S4_q_b[14]_PORT_B_read_enable, S4_q_b[14]_clock_0, , , );
S4_q_b[14]_clock_0 = RB1__clk1;
S4_q_b[14]_PORT_B_data_out = MEMORY(S4_q_b[14]_PORT_A_data_in_reg, , S4_q_b[14]_PORT_A_address_reg, S4_q_b[14]_PORT_B_address_reg, S4_q_b[14]_PORT_A_write_enable_reg, S4_q_b[14]_PORT_B_read_enable_reg, , , S4_q_b[14]_clock_0, , , , , );
S4_q_b[14] = S4_q_b[14]_PORT_B_data_out[0];


--S2_q_b[14] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S2_q_b[14]_PORT_A_data_in = CB1L55;
S2_q_b[14]_PORT_A_data_in_reg = DFFE(S2_q_b[14]_PORT_A_data_in, S2_q_b[14]_clock_0, , , );
S2_q_b[14]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S2_q_b[14]_PORT_A_address_reg = DFFE(S2_q_b[14]_PORT_A_address, S2_q_b[14]_clock_0, , , );
S2_q_b[14]_PORT_B_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S2_q_b[14]_PORT_B_address_reg = DFFE(S2_q_b[14]_PORT_B_address, S2_q_b[14]_clock_0, , , );
S2_q_b[14]_PORT_A_write_enable = J1L5;
S2_q_b[14]_PORT_A_write_enable_reg = DFFE(S2_q_b[14]_PORT_A_write_enable, S2_q_b[14]_clock_0, , , );
S2_q_b[14]_PORT_B_read_enable = VCC;
S2_q_b[14]_PORT_B_read_enable_reg = DFFE(S2_q_b[14]_PORT_B_read_enable, S2_q_b[14]_clock_0, , , );
S2_q_b[14]_clock_0 = RB1__clk1;
S2_q_b[14]_PORT_B_data_out = MEMORY(S2_q_b[14]_PORT_A_data_in_reg, , S2_q_b[14]_PORT_A_address_reg, S2_q_b[14]_PORT_B_address_reg, S2_q_b[14]_PORT_A_write_enable_reg, S2_q_b[14]_PORT_B_read_enable_reg, , , S2_q_b[14]_clock_0, , , , , );
S2_q_b[14] = S2_q_b[14]_PORT_B_data_out[0];


--CB1L431 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[14]~10584
--operation mode is normal

CB1L431 = S4_q_b[14] & (A1L272 # S2_q_b[14] & A1L972) # !S4_q_b[14] & S2_q_b[14] & A1L972;


--K21_reg_o[14] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[14]
--operation mode is normal

K21_reg_o[14]_lut_out = CB1L55;
K21_reg_o[14] = DFFEA(K21_reg_o[14]_lut_out, RB1__clk1, rst_n, , J1L3, , );


--CB1L531 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[14]~10585
--operation mode is normal

CB1L531 = CB1L431 # A1L382 & K21_reg_o[14];


--K82_reg_o[14] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[14]
--operation mode is normal

K82_reg_o[14]_lut_out = CB1L55;
K82_reg_o[14] = DFFEA(K82_reg_o[14]_lut_out, RB1__clk1, rst_n, , QB1L461, , );


--K23_reg_o[14] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[14]
--operation mode is normal

K23_reg_o[14]_lut_out = CB1L55;
K23_reg_o[14] = DFFEA(K23_reg_o[14]_lut_out, RB1__clk1, rst_n, , QB1L291, , );


--QB1L47 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[14]~4795
--operation mode is normal

QB1L47 = A1L282 & (CB1L4 & K82_reg_o[14] # !CB1L4 & K23_reg_o[14]);


--QB1L57 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[14]~4796
--operation mode is normal

QB1L57 = K72_reg_o[14] & (A1L472 # K13_reg_o[14] & A1L572) # !K72_reg_o[14] & K13_reg_o[14] & A1L572;


--K33_reg_o[14] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[14]
--operation mode is normal

K33_reg_o[14]_lut_out = CB1L55;
K33_reg_o[14] = DFFEA(K33_reg_o[14]_lut_out, RB1__clk1, rst_n, , QB1L391, , );


--QB1L67 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[14]~4797
--operation mode is normal

QB1L67 = A1L372 & (K33_reg_o[14] # A1L672 & K92_reg_o[14]) # !A1L372 & A1L672 & K92_reg_o[14];


--K43_reg_o[14] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[14]
--operation mode is normal

K43_reg_o[14]_lut_out = CB1L55;
K43_reg_o[14] = DFFEA(K43_reg_o[14]_lut_out, RB1__clk1, rst_n, , QB1L491, , );


--K03_reg_o[14] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[14]
--operation mode is normal

K03_reg_o[14]_lut_out = CB1L55;
K03_reg_o[14] = DFFEA(K03_reg_o[14]_lut_out, RB1__clk1, rst_n, , QB1L971, , );


--QB1L77 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[14]~4798
--operation mode is normal

QB1L77 = A1L872 & (K03_reg_o[14] # A1L772 & K43_reg_o[14]) # !A1L872 & A1L772 & K43_reg_o[14];


--QB1L87 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[14]~4799
--operation mode is normal

QB1L87 = QB1L47 # QB1L57 # QB1L67 # QB1L77;


--CB1L631 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[14]~10586
--operation mode is normal

CB1L631 = CB1L341 & (QB1L87 # CB1L241 & CB1L531) # !CB1L341 & CB1L241 & CB1L531;


--K41_reg_o[30] is dispatch:cmd0|reg:cmd1|reg_o[30]
--operation mode is normal

K41_reg_o[30]_lut_out = AB1L741Q & K02_reg_o[30];
K41_reg_o[30] = DFFEA(K41_reg_o[30]_lut_out, RB1__clk0, rst_n, , !C1L3Q, , );


--C1_status_reg[0] is dispatch:cmd0|status_reg[0]
--operation mode is normal

C1_status_reg[0]_lut_out = !C1L4Q & (AB1L841Q # C1_status_reg[0]);
C1_status_reg[0] = DFFEA(C1_status_reg[0]_lut_out, RB1__clk0, rst_n, , , , );


--S4_q_b[30] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[30]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S4_q_b[30]_PORT_A_data_in = CB1L17;
S4_q_b[30]_PORT_A_data_in_reg = DFFE(S4_q_b[30]_PORT_A_data_in, S4_q_b[30]_clock_0, , , );
S4_q_b[30]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S4_q_b[30]_PORT_A_address_reg = DFFE(S4_q_b[30]_PORT_A_address, S4_q_b[30]_clock_0, , , );
S4_q_b[30]_PORT_B_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S4_q_b[30]_PORT_B_address_reg = DFFE(S4_q_b[30]_PORT_B_address, S4_q_b[30]_clock_0, , , );
S4_q_b[30]_PORT_A_write_enable = J1L6;
S4_q_b[30]_PORT_A_write_enable_reg = DFFE(S4_q_b[30]_PORT_A_write_enable, S4_q_b[30]_clock_0, , , );
S4_q_b[30]_PORT_B_read_enable = VCC;
S4_q_b[30]_PORT_B_read_enable_reg = DFFE(S4_q_b[30]_PORT_B_read_enable, S4_q_b[30]_clock_0, , , );
S4_q_b[30]_clock_0 = RB1__clk1;
S4_q_b[30]_PORT_B_data_out = MEMORY(S4_q_b[30]_PORT_A_data_in_reg, , S4_q_b[30]_PORT_A_address_reg, S4_q_b[30]_PORT_B_address_reg, S4_q_b[30]_PORT_A_write_enable_reg, S4_q_b[30]_PORT_B_read_enable_reg, , , S4_q_b[30]_clock_0, , , , , );
S4_q_b[30] = S4_q_b[30]_PORT_B_data_out[0];


--S2_q_b[30] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[30]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S2_q_b[30]_PORT_A_data_in = CB1L17;
S2_q_b[30]_PORT_A_data_in_reg = DFFE(S2_q_b[30]_PORT_A_data_in, S2_q_b[30]_clock_0, , , );
S2_q_b[30]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S2_q_b[30]_PORT_A_address_reg = DFFE(S2_q_b[30]_PORT_A_address, S2_q_b[30]_clock_0, , , );
S2_q_b[30]_PORT_B_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S2_q_b[30]_PORT_B_address_reg = DFFE(S2_q_b[30]_PORT_B_address, S2_q_b[30]_clock_0, , , );
S2_q_b[30]_PORT_A_write_enable = J1L5;
S2_q_b[30]_PORT_A_write_enable_reg = DFFE(S2_q_b[30]_PORT_A_write_enable, S2_q_b[30]_clock_0, , , );
S2_q_b[30]_PORT_B_read_enable = VCC;
S2_q_b[30]_PORT_B_read_enable_reg = DFFE(S2_q_b[30]_PORT_B_read_enable, S2_q_b[30]_clock_0, , , );
S2_q_b[30]_clock_0 = RB1__clk1;
S2_q_b[30]_PORT_B_data_out = MEMORY(S2_q_b[30]_PORT_A_data_in_reg, , S2_q_b[30]_PORT_A_address_reg, S2_q_b[30]_PORT_B_address_reg, S2_q_b[30]_PORT_A_write_enable_reg, S2_q_b[30]_PORT_B_read_enable_reg, , , S2_q_b[30]_clock_0, , , , , );
S2_q_b[30] = S2_q_b[30]_PORT_B_data_out[0];


--CB1L481 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[30]~10587
--operation mode is normal

CB1L481 = S4_q_b[30] & (A1L272 # S2_q_b[30] & A1L972) # !S4_q_b[30] & S2_q_b[30] & A1L972;


--K21_reg_o[30] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[30]
--operation mode is normal

K21_reg_o[30]_lut_out = CB1L17;
K21_reg_o[30] = DFFEA(K21_reg_o[30]_lut_out, RB1__clk1, rst_n, , J1L3, , );


--CB1L581 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[30]~10588
--operation mode is normal

CB1L581 = CB1L481 # A1L382 & K21_reg_o[30];


--K82_reg_o[30] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[30]
--operation mode is normal

K82_reg_o[30]_lut_out = CB1L17;
K82_reg_o[30] = DFFEA(K82_reg_o[30]_lut_out, RB1__clk1, rst_n, , QB1L461, , );


--K23_reg_o[30] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[30]
--operation mode is normal

K23_reg_o[30]_lut_out = CB1L17;
K23_reg_o[30] = DFFEA(K23_reg_o[30]_lut_out, RB1__clk1, rst_n, , QB1L291, , );


--QB1L451 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[30]~4800
--operation mode is normal

QB1L451 = A1L282 & (CB1L4 & K82_reg_o[30] # !CB1L4 & K23_reg_o[30]);


--QB1L551 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[30]~4801
--operation mode is normal

QB1L551 = K72_reg_o[30] & (A1L472 # K13_reg_o[30] & A1L572) # !K72_reg_o[30] & K13_reg_o[30] & A1L572;


--K33_reg_o[30] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[30]
--operation mode is normal

K33_reg_o[30]_lut_out = CB1L17;
K33_reg_o[30] = DFFEA(K33_reg_o[30]_lut_out, RB1__clk1, rst_n, , QB1L391, , );


--QB1L651 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[30]~4802
--operation mode is normal

QB1L651 = A1L372 & (K33_reg_o[30] # A1L672 & K92_reg_o[30]) # !A1L372 & A1L672 & K92_reg_o[30];


--K43_reg_o[30] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[30]
--operation mode is normal

K43_reg_o[30]_lut_out = CB1L17;
K43_reg_o[30] = DFFEA(K43_reg_o[30]_lut_out, RB1__clk1, rst_n, , QB1L491, , );


--K03_reg_o[30] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[30]
--operation mode is normal

K03_reg_o[30]_lut_out = CB1L17;
K03_reg_o[30] = DFFEA(K03_reg_o[30]_lut_out, RB1__clk1, rst_n, , QB1L971, , );


--QB1L751 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[30]~4803
--operation mode is normal

QB1L751 = A1L872 & (K03_reg_o[30] # A1L772 & K43_reg_o[30]) # !A1L872 & A1L772 & K43_reg_o[30];


--QB1L851 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[30]~4804
--operation mode is normal

QB1L851 = QB1L451 # QB1L551 # QB1L651 # QB1L751;


--CB1L681 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[30]~10589
--operation mode is normal

CB1L681 = CB1L341 & (QB1L851 # CB1L241 & CB1L581) # !CB1L341 & CB1L241 & CB1L581;


--K31_reg_o[30] is dispatch:cmd0|reg:cmd0|reg_o[30]
--operation mode is normal

K31_reg_o[30]_lut_out = AB1L741Q & K91_reg_o[30];
K31_reg_o[30] = DFFEA(K31_reg_o[30]_lut_out, RB1__clk0, rst_n, , !C1L3Q, , );


--S4_q_b[22] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[22]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S4_q_b[22]_PORT_A_data_in = CB1L36;
S4_q_b[22]_PORT_A_data_in_reg = DFFE(S4_q_b[22]_PORT_A_data_in, S4_q_b[22]_clock_0, , , );
S4_q_b[22]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S4_q_b[22]_PORT_A_address_reg = DFFE(S4_q_b[22]_PORT_A_address, S4_q_b[22]_clock_0, , , );
S4_q_b[22]_PORT_B_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S4_q_b[22]_PORT_B_address_reg = DFFE(S4_q_b[22]_PORT_B_address, S4_q_b[22]_clock_0, , , );
S4_q_b[22]_PORT_A_write_enable = J1L6;
S4_q_b[22]_PORT_A_write_enable_reg = DFFE(S4_q_b[22]_PORT_A_write_enable, S4_q_b[22]_clock_0, , , );
S4_q_b[22]_PORT_B_read_enable = VCC;
S4_q_b[22]_PORT_B_read_enable_reg = DFFE(S4_q_b[22]_PORT_B_read_enable, S4_q_b[22]_clock_0, , , );
S4_q_b[22]_clock_0 = RB1__clk1;
S4_q_b[22]_PORT_B_data_out = MEMORY(S4_q_b[22]_PORT_A_data_in_reg, , S4_q_b[22]_PORT_A_address_reg, S4_q_b[22]_PORT_B_address_reg, S4_q_b[22]_PORT_A_write_enable_reg, S4_q_b[22]_PORT_B_read_enable_reg, , , S4_q_b[22]_clock_0, , , , , );
S4_q_b[22] = S4_q_b[22]_PORT_B_data_out[0];


--S2_q_b[22] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[22]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S2_q_b[22]_PORT_A_data_in = CB1L36;
S2_q_b[22]_PORT_A_data_in_reg = DFFE(S2_q_b[22]_PORT_A_data_in, S2_q_b[22]_clock_0, , , );
S2_q_b[22]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S2_q_b[22]_PORT_A_address_reg = DFFE(S2_q_b[22]_PORT_A_address, S2_q_b[22]_clock_0, , , );
S2_q_b[22]_PORT_B_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S2_q_b[22]_PORT_B_address_reg = DFFE(S2_q_b[22]_PORT_B_address, S2_q_b[22]_clock_0, , , );
S2_q_b[22]_PORT_A_write_enable = J1L5;
S2_q_b[22]_PORT_A_write_enable_reg = DFFE(S2_q_b[22]_PORT_A_write_enable, S2_q_b[22]_clock_0, , , );
S2_q_b[22]_PORT_B_read_enable = VCC;
S2_q_b[22]_PORT_B_read_enable_reg = DFFE(S2_q_b[22]_PORT_B_read_enable, S2_q_b[22]_clock_0, , , );
S2_q_b[22]_clock_0 = RB1__clk1;
S2_q_b[22]_PORT_B_data_out = MEMORY(S2_q_b[22]_PORT_A_data_in_reg, , S2_q_b[22]_PORT_A_address_reg, S2_q_b[22]_PORT_B_address_reg, S2_q_b[22]_PORT_A_write_enable_reg, S2_q_b[22]_PORT_B_read_enable_reg, , , S2_q_b[22]_clock_0, , , , , );
S2_q_b[22] = S2_q_b[22]_PORT_B_data_out[0];


--CB1L061 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[22]~10590
--operation mode is normal

CB1L061 = S4_q_b[22] & (A1L272 # S2_q_b[22] & A1L972) # !S4_q_b[22] & S2_q_b[22] & A1L972;


--K21_reg_o[22] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[22]
--operation mode is normal

K21_reg_o[22]_lut_out = CB1L36;
K21_reg_o[22] = DFFEA(K21_reg_o[22]_lut_out, RB1__clk1, rst_n, , J1L3, , );


--CB1L161 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[22]~10591
--operation mode is normal

CB1L161 = CB1L061 # A1L382 & K21_reg_o[22];


--K82_reg_o[22] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[22]
--operation mode is normal

K82_reg_o[22]_lut_out = CB1L36;
K82_reg_o[22] = DFFEA(K82_reg_o[22]_lut_out, RB1__clk1, rst_n, , QB1L461, , );


--K23_reg_o[22] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[22]
--operation mode is normal

K23_reg_o[22]_lut_out = CB1L36;
K23_reg_o[22] = DFFEA(K23_reg_o[22]_lut_out, RB1__clk1, rst_n, , QB1L291, , );


--QB1L411 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[22]~4805
--operation mode is normal

QB1L411 = A1L282 & (CB1L4 & K82_reg_o[22] # !CB1L4 & K23_reg_o[22]);


--QB1L511 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[22]~4806
--operation mode is normal

QB1L511 = K72_reg_o[22] & (A1L472 # K13_reg_o[22] & A1L572) # !K72_reg_o[22] & K13_reg_o[22] & A1L572;


--K33_reg_o[22] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[22]
--operation mode is normal

K33_reg_o[22]_lut_out = CB1L36;
K33_reg_o[22] = DFFEA(K33_reg_o[22]_lut_out, RB1__clk1, rst_n, , QB1L391, , );


--QB1L611 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[22]~4807
--operation mode is normal

QB1L611 = A1L372 & (K33_reg_o[22] # A1L672 & K92_reg_o[22]) # !A1L372 & A1L672 & K92_reg_o[22];


--K43_reg_o[22] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[22]
--operation mode is normal

K43_reg_o[22]_lut_out = CB1L36;
K43_reg_o[22] = DFFEA(K43_reg_o[22]_lut_out, RB1__clk1, rst_n, , QB1L491, , );


--K03_reg_o[22] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[22]
--operation mode is normal

K03_reg_o[22]_lut_out = CB1L36;
K03_reg_o[22] = DFFEA(K03_reg_o[22]_lut_out, RB1__clk1, rst_n, , QB1L971, , );


--QB1L711 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[22]~4808
--operation mode is normal

QB1L711 = A1L872 & (K03_reg_o[22] # A1L772 & K43_reg_o[22]) # !A1L872 & A1L772 & K43_reg_o[22];


--QB1L811 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[22]~4809
--operation mode is normal

QB1L811 = QB1L411 # QB1L511 # QB1L611 # QB1L711;


--CB1L261 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[22]~10592
--operation mode is normal

CB1L261 = CB1L341 & (QB1L811 # CB1L241 & CB1L161) # !CB1L341 & CB1L241 & CB1L161;


--K31_reg_o[22] is dispatch:cmd0|reg:cmd0|reg_o[22]
--operation mode is normal

K31_reg_o[22]_lut_out = AB1L741Q & K91_reg_o[22];
K31_reg_o[22] = DFFEA(K31_reg_o[22]_lut_out, RB1__clk0, rst_n, , !C1L3Q, , );


--K41_reg_o[6] is dispatch:cmd0|reg:cmd1|reg_o[6]
--operation mode is normal

K41_reg_o[6]_lut_out = AB1L741Q & K02_reg_o[6];
K41_reg_o[6] = DFFEA(K41_reg_o[6]_lut_out, RB1__clk0, rst_n, , !C1L3Q, , );


--S4_q_b[6] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S4_q_b[6]_PORT_A_data_in = CB1L74;
S4_q_b[6]_PORT_A_data_in_reg = DFFE(S4_q_b[6]_PORT_A_data_in, S4_q_b[6]_clock_0, , , );
S4_q_b[6]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S4_q_b[6]_PORT_A_address_reg = DFFE(S4_q_b[6]_PORT_A_address, S4_q_b[6]_clock_0, , , );
S4_q_b[6]_PORT_B_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S4_q_b[6]_PORT_B_address_reg = DFFE(S4_q_b[6]_PORT_B_address, S4_q_b[6]_clock_0, , , );
S4_q_b[6]_PORT_A_write_enable = J1L6;
S4_q_b[6]_PORT_A_write_enable_reg = DFFE(S4_q_b[6]_PORT_A_write_enable, S4_q_b[6]_clock_0, , , );
S4_q_b[6]_PORT_B_read_enable = VCC;
S4_q_b[6]_PORT_B_read_enable_reg = DFFE(S4_q_b[6]_PORT_B_read_enable, S4_q_b[6]_clock_0, , , );
S4_q_b[6]_clock_0 = RB1__clk1;
S4_q_b[6]_PORT_B_data_out = MEMORY(S4_q_b[6]_PORT_A_data_in_reg, , S4_q_b[6]_PORT_A_address_reg, S4_q_b[6]_PORT_B_address_reg, S4_q_b[6]_PORT_A_write_enable_reg, S4_q_b[6]_PORT_B_read_enable_reg, , , S4_q_b[6]_clock_0, , , , , );
S4_q_b[6] = S4_q_b[6]_PORT_B_data_out[0];


--S2_q_b[6] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S2_q_b[6]_PORT_A_data_in = CB1L74;
S2_q_b[6]_PORT_A_data_in_reg = DFFE(S2_q_b[6]_PORT_A_data_in, S2_q_b[6]_clock_0, , , );
S2_q_b[6]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S2_q_b[6]_PORT_A_address_reg = DFFE(S2_q_b[6]_PORT_A_address, S2_q_b[6]_clock_0, , , );
S2_q_b[6]_PORT_B_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S2_q_b[6]_PORT_B_address_reg = DFFE(S2_q_b[6]_PORT_B_address, S2_q_b[6]_clock_0, , , );
S2_q_b[6]_PORT_A_write_enable = J1L5;
S2_q_b[6]_PORT_A_write_enable_reg = DFFE(S2_q_b[6]_PORT_A_write_enable, S2_q_b[6]_clock_0, , , );
S2_q_b[6]_PORT_B_read_enable = VCC;
S2_q_b[6]_PORT_B_read_enable_reg = DFFE(S2_q_b[6]_PORT_B_read_enable, S2_q_b[6]_clock_0, , , );
S2_q_b[6]_clock_0 = RB1__clk1;
S2_q_b[6]_PORT_B_data_out = MEMORY(S2_q_b[6]_PORT_A_data_in_reg, , S2_q_b[6]_PORT_A_address_reg, S2_q_b[6]_PORT_B_address_reg, S2_q_b[6]_PORT_A_write_enable_reg, S2_q_b[6]_PORT_B_read_enable_reg, , , S2_q_b[6]_clock_0, , , , , );
S2_q_b[6] = S2_q_b[6]_PORT_B_data_out[0];


--CB1L011 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[6]~10593
--operation mode is normal

CB1L011 = S4_q_b[6] & (A1L272 # S2_q_b[6] & A1L972) # !S4_q_b[6] & S2_q_b[6] & A1L972;


--K21_reg_o[6] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[6]
--operation mode is normal

K21_reg_o[6]_lut_out = CB1L74;
K21_reg_o[6] = DFFEA(K21_reg_o[6]_lut_out, RB1__clk1, rst_n, , J1L3, , );


--CB1L111 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[6]~10594
--operation mode is normal

CB1L111 = CB1L011 # A1L382 & K21_reg_o[6];


--K82_reg_o[6] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[6]
--operation mode is normal

K82_reg_o[6]_lut_out = CB1L74;
K82_reg_o[6] = DFFEA(K82_reg_o[6]_lut_out, RB1__clk1, rst_n, , QB1L461, , );


--K23_reg_o[6] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[6]
--operation mode is normal

K23_reg_o[6]_lut_out = CB1L74;
K23_reg_o[6] = DFFEA(K23_reg_o[6]_lut_out, RB1__clk1, rst_n, , QB1L291, , );


--QB1L43 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[6]~4810
--operation mode is normal

QB1L43 = A1L282 & (CB1L4 & K82_reg_o[6] # !CB1L4 & K23_reg_o[6]);


--QB1L53 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[6]~4811
--operation mode is normal

QB1L53 = K72_reg_o[6] & (A1L472 # K13_reg_o[6] & A1L572) # !K72_reg_o[6] & K13_reg_o[6] & A1L572;


--K33_reg_o[6] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[6]
--operation mode is normal

K33_reg_o[6]_lut_out = CB1L74;
K33_reg_o[6] = DFFEA(K33_reg_o[6]_lut_out, RB1__clk1, rst_n, , QB1L391, , );


--QB1L63 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[6]~4812
--operation mode is normal

QB1L63 = A1L372 & (K33_reg_o[6] # A1L672 & K92_reg_o[6]) # !A1L372 & A1L672 & K92_reg_o[6];


--K43_reg_o[6] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[6]
--operation mode is normal

K43_reg_o[6]_lut_out = CB1L74;
K43_reg_o[6] = DFFEA(K43_reg_o[6]_lut_out, RB1__clk1, rst_n, , QB1L491, , );


--K03_reg_o[6] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[6]
--operation mode is normal

K03_reg_o[6]_lut_out = CB1L74;
K03_reg_o[6] = DFFEA(K03_reg_o[6]_lut_out, RB1__clk1, rst_n, , QB1L971, , );


--QB1L73 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[6]~4813
--operation mode is normal

QB1L73 = A1L872 & (K03_reg_o[6] # A1L772 & K43_reg_o[6]) # !A1L872 & A1L772 & K43_reg_o[6];


--QB1L83 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[6]~4814
--operation mode is normal

QB1L83 = QB1L43 # QB1L53 # QB1L63 # QB1L73;


--CB1L211 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[6]~10595
--operation mode is normal

CB1L211 = CB1L341 & (QB1L83 # CB1L241 & CB1L111) # !CB1L341 & CB1L241 & CB1L111;


--K91_reg_o[21] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[21]
--operation mode is normal

K91_reg_o[21]_lut_out = GB1_reg[21];
K91_reg_o[21] = DFFEA(K91_reg_o[21]_lut_out, RB1__clk0, rst_n, , AB1L651, , );


--K91_reg_o[29] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[29]
--operation mode is normal

K91_reg_o[29]_lut_out = GB1_reg[29];
K91_reg_o[29] = DFFEA(K91_reg_o[29]_lut_out, RB1__clk0, rst_n, , AB1L651, , );


--K02_reg_o[13] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[13]
--operation mode is normal

K02_reg_o[13]_lut_out = GB1_reg[13];
K02_reg_o[13] = DFFEA(K02_reg_o[13]_lut_out, RB1__clk0, rst_n, , AB1L751, , );


--K02_reg_o[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[5]
--operation mode is normal

K02_reg_o[5]_lut_out = GB1_reg[5];
K02_reg_o[5] = DFFEA(K02_reg_o[5]_lut_out, RB1__clk0, rst_n, , AB1L751, , );


--V1_ram_rom_data_reg[15] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]
--operation mode is normal

V1_ram_rom_data_reg[15] = AMPP_FUNCTION(!A1L5, V1_ram_rom_data_reg[15], V1_ram_rom_data_reg[16], U1_q_b[15], V1L01, VCC, V1L9);


--U1_q_b[14] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_b[14]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
U1_q_b[14]_PORT_A_data_in = CB1L55;
U1_q_b[14]_PORT_A_data_in_reg = DFFE(U1_q_b[14]_PORT_A_data_in, U1_q_b[14]_clock_0, , , );
U1_q_b[14]_PORT_B_data_in = V1_ram_rom_data_reg[14];
U1_q_b[14]_PORT_B_data_in_reg = DFFE(U1_q_b[14]_PORT_B_data_in, U1_q_b[14]_clock_1, , , );
U1_q_b[14]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
U1_q_b[14]_PORT_A_address_reg = DFFE(U1_q_b[14]_PORT_A_address, U1_q_b[14]_clock_0, , , );
U1_q_b[14]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_b[14]_PORT_B_address_reg = DFFE(U1_q_b[14]_PORT_B_address, U1_q_b[14]_clock_1, , , );
U1_q_b[14]_PORT_A_write_enable = J1L01;
U1_q_b[14]_PORT_A_write_enable_reg = DFFE(U1_q_b[14]_PORT_A_write_enable, U1_q_b[14]_clock_0, , , );
U1_q_b[14]_PORT_B_write_enable = V1L35;
U1_q_b[14]_PORT_B_write_enable_reg = DFFE(U1_q_b[14]_PORT_B_write_enable, U1_q_b[14]_clock_1, , , );
U1_q_b[14]_clock_0 = RB1__clk1;
U1_q_b[14]_clock_1 = !A1L5;
U1_q_b[14]_PORT_B_data_out = MEMORY(U1_q_b[14]_PORT_A_data_in_reg, U1_q_b[14]_PORT_B_data_in_reg, U1_q_b[14]_PORT_A_address_reg, U1_q_b[14]_PORT_B_address_reg, U1_q_b[14]_PORT_A_write_enable_reg, U1_q_b[14]_PORT_B_write_enable_reg, , , U1_q_b[14]_clock_0, U1_q_b[14]_clock_1, , , , );
U1_q_b[14] = U1_q_b[14]_PORT_B_data_out[0];


--S4_q_b[23] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[23]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S4_q_b[23]_PORT_A_data_in = CB1L46;
S4_q_b[23]_PORT_A_data_in_reg = DFFE(S4_q_b[23]_PORT_A_data_in, S4_q_b[23]_clock_0, , , );
S4_q_b[23]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S4_q_b[23]_PORT_A_address_reg = DFFE(S4_q_b[23]_PORT_A_address, S4_q_b[23]_clock_0, , , );
S4_q_b[23]_PORT_B_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S4_q_b[23]_PORT_B_address_reg = DFFE(S4_q_b[23]_PORT_B_address, S4_q_b[23]_clock_0, , , );
S4_q_b[23]_PORT_A_write_enable = J1L6;
S4_q_b[23]_PORT_A_write_enable_reg = DFFE(S4_q_b[23]_PORT_A_write_enable, S4_q_b[23]_clock_0, , , );
S4_q_b[23]_PORT_B_read_enable = VCC;
S4_q_b[23]_PORT_B_read_enable_reg = DFFE(S4_q_b[23]_PORT_B_read_enable, S4_q_b[23]_clock_0, , , );
S4_q_b[23]_clock_0 = RB1__clk1;
S4_q_b[23]_PORT_B_data_out = MEMORY(S4_q_b[23]_PORT_A_data_in_reg, , S4_q_b[23]_PORT_A_address_reg, S4_q_b[23]_PORT_B_address_reg, S4_q_b[23]_PORT_A_write_enable_reg, S4_q_b[23]_PORT_B_read_enable_reg, , , S4_q_b[23]_clock_0, , , , , );
S4_q_b[23] = S4_q_b[23]_PORT_B_data_out[0];


--S2_q_b[23] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[23]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S2_q_b[23]_PORT_A_data_in = CB1L46;
S2_q_b[23]_PORT_A_data_in_reg = DFFE(S2_q_b[23]_PORT_A_data_in, S2_q_b[23]_clock_0, , , );
S2_q_b[23]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S2_q_b[23]_PORT_A_address_reg = DFFE(S2_q_b[23]_PORT_A_address, S2_q_b[23]_clock_0, , , );
S2_q_b[23]_PORT_B_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S2_q_b[23]_PORT_B_address_reg = DFFE(S2_q_b[23]_PORT_B_address, S2_q_b[23]_clock_0, , , );
S2_q_b[23]_PORT_A_write_enable = J1L5;
S2_q_b[23]_PORT_A_write_enable_reg = DFFE(S2_q_b[23]_PORT_A_write_enable, S2_q_b[23]_clock_0, , , );
S2_q_b[23]_PORT_B_read_enable = VCC;
S2_q_b[23]_PORT_B_read_enable_reg = DFFE(S2_q_b[23]_PORT_B_read_enable, S2_q_b[23]_clock_0, , , );
S2_q_b[23]_clock_0 = RB1__clk1;
S2_q_b[23]_PORT_B_data_out = MEMORY(S2_q_b[23]_PORT_A_data_in_reg, , S2_q_b[23]_PORT_A_address_reg, S2_q_b[23]_PORT_B_address_reg, S2_q_b[23]_PORT_A_write_enable_reg, S2_q_b[23]_PORT_B_read_enable_reg, , , S2_q_b[23]_clock_0, , , , , );
S2_q_b[23] = S2_q_b[23]_PORT_B_data_out[0];


--CB1L361 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[23]~10596
--operation mode is normal

CB1L361 = S4_q_b[23] & (A1L272 # S2_q_b[23] & A1L972) # !S4_q_b[23] & S2_q_b[23] & A1L972;


--K21_reg_o[23] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[23]
--operation mode is normal

K21_reg_o[23]_lut_out = CB1L46;
K21_reg_o[23] = DFFEA(K21_reg_o[23]_lut_out, RB1__clk1, rst_n, , J1L3, , );


--CB1L461 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[23]~10597
--operation mode is normal

CB1L461 = CB1L361 # A1L382 & K21_reg_o[23];


--K82_reg_o[23] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[23]
--operation mode is normal

K82_reg_o[23]_lut_out = CB1L46;
K82_reg_o[23] = DFFEA(K82_reg_o[23]_lut_out, RB1__clk1, rst_n, , QB1L461, , );


--K23_reg_o[23] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[23]
--operation mode is normal

K23_reg_o[23]_lut_out = CB1L46;
K23_reg_o[23] = DFFEA(K23_reg_o[23]_lut_out, RB1__clk1, rst_n, , QB1L291, , );


--QB1L911 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[23]~4815
--operation mode is normal

QB1L911 = A1L282 & (CB1L4 & K82_reg_o[23] # !CB1L4 & K23_reg_o[23]);


--QB1L021 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[23]~4816
--operation mode is normal

QB1L021 = K72_reg_o[23] & (A1L472 # K13_reg_o[23] & A1L572) # !K72_reg_o[23] & K13_reg_o[23] & A1L572;


--K33_reg_o[23] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[23]
--operation mode is normal

K33_reg_o[23]_lut_out = CB1L46;
K33_reg_o[23] = DFFEA(K33_reg_o[23]_lut_out, RB1__clk1, rst_n, , QB1L391, , );


--QB1L121 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[23]~4817
--operation mode is normal

QB1L121 = A1L372 & (K33_reg_o[23] # A1L672 & K92_reg_o[23]) # !A1L372 & A1L672 & K92_reg_o[23];


--K43_reg_o[23] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[23]
--operation mode is normal

K43_reg_o[23]_lut_out = CB1L46;
K43_reg_o[23] = DFFEA(K43_reg_o[23]_lut_out, RB1__clk1, rst_n, , QB1L491, , );


--K03_reg_o[23] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[23]
--operation mode is normal

K03_reg_o[23]_lut_out = CB1L46;
K03_reg_o[23] = DFFEA(K03_reg_o[23]_lut_out, RB1__clk1, rst_n, , QB1L971, , );


--QB1L221 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[23]~4818
--operation mode is normal

QB1L221 = A1L872 & (K03_reg_o[23] # A1L772 & K43_reg_o[23]) # !A1L872 & A1L772 & K43_reg_o[23];


--QB1L321 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[23]~4819
--operation mode is normal

QB1L321 = QB1L911 # QB1L021 # QB1L121 # QB1L221;


--CB1L561 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[23]~10598
--operation mode is normal

CB1L561 = CB1L341 & (QB1L321 # CB1L241 & CB1L461) # !CB1L341 & CB1L241 & CB1L461;


--K31_reg_o[23] is dispatch:cmd0|reg:cmd0|reg_o[23]
--operation mode is normal

K31_reg_o[23]_lut_out = AB1L841Q # AB1L741Q & K91_reg_o[23];
K31_reg_o[23] = DFFEA(K31_reg_o[23]_lut_out, RB1__clk0, rst_n, , !C1L3Q, , );


--C1_status_reg[1] is dispatch:cmd0|status_reg[1]
--operation mode is normal

C1_status_reg[1]_lut_out = !C1L4Q & (C1_status_reg[1] # CB1L77Q & !AB1L841Q);
C1_status_reg[1] = DFFEA(C1_status_reg[1]_lut_out, RB1__clk0, rst_n, , , , );


--K41_reg_o[31] is dispatch:cmd0|reg:cmd1|reg_o[31]
--operation mode is normal

K41_reg_o[31]_lut_out = AB1L741Q & K02_reg_o[31];
K41_reg_o[31] = DFFEA(K41_reg_o[31]_lut_out, RB1__clk0, rst_n, , !C1L3Q, , );


--S4_q_b[31] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[31]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S4_q_b[31]_PORT_A_data_in = CB1L27;
S4_q_b[31]_PORT_A_data_in_reg = DFFE(S4_q_b[31]_PORT_A_data_in, S4_q_b[31]_clock_0, , , );
S4_q_b[31]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S4_q_b[31]_PORT_A_address_reg = DFFE(S4_q_b[31]_PORT_A_address, S4_q_b[31]_clock_0, , , );
S4_q_b[31]_PORT_B_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S4_q_b[31]_PORT_B_address_reg = DFFE(S4_q_b[31]_PORT_B_address, S4_q_b[31]_clock_0, , , );
S4_q_b[31]_PORT_A_write_enable = J1L6;
S4_q_b[31]_PORT_A_write_enable_reg = DFFE(S4_q_b[31]_PORT_A_write_enable, S4_q_b[31]_clock_0, , , );
S4_q_b[31]_PORT_B_read_enable = VCC;
S4_q_b[31]_PORT_B_read_enable_reg = DFFE(S4_q_b[31]_PORT_B_read_enable, S4_q_b[31]_clock_0, , , );
S4_q_b[31]_clock_0 = RB1__clk1;
S4_q_b[31]_PORT_B_data_out = MEMORY(S4_q_b[31]_PORT_A_data_in_reg, , S4_q_b[31]_PORT_A_address_reg, S4_q_b[31]_PORT_B_address_reg, S4_q_b[31]_PORT_A_write_enable_reg, S4_q_b[31]_PORT_B_read_enable_reg, , , S4_q_b[31]_clock_0, , , , , );
S4_q_b[31] = S4_q_b[31]_PORT_B_data_out[0];


--S2_q_b[31] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[31]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S2_q_b[31]_PORT_A_data_in = CB1L27;
S2_q_b[31]_PORT_A_data_in_reg = DFFE(S2_q_b[31]_PORT_A_data_in, S2_q_b[31]_clock_0, , , );
S2_q_b[31]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S2_q_b[31]_PORT_A_address_reg = DFFE(S2_q_b[31]_PORT_A_address, S2_q_b[31]_clock_0, , , );
S2_q_b[31]_PORT_B_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S2_q_b[31]_PORT_B_address_reg = DFFE(S2_q_b[31]_PORT_B_address, S2_q_b[31]_clock_0, , , );
S2_q_b[31]_PORT_A_write_enable = J1L5;
S2_q_b[31]_PORT_A_write_enable_reg = DFFE(S2_q_b[31]_PORT_A_write_enable, S2_q_b[31]_clock_0, , , );
S2_q_b[31]_PORT_B_read_enable = VCC;
S2_q_b[31]_PORT_B_read_enable_reg = DFFE(S2_q_b[31]_PORT_B_read_enable, S2_q_b[31]_clock_0, , , );
S2_q_b[31]_clock_0 = RB1__clk1;
S2_q_b[31]_PORT_B_data_out = MEMORY(S2_q_b[31]_PORT_A_data_in_reg, , S2_q_b[31]_PORT_A_address_reg, S2_q_b[31]_PORT_B_address_reg, S2_q_b[31]_PORT_A_write_enable_reg, S2_q_b[31]_PORT_B_read_enable_reg, , , S2_q_b[31]_clock_0, , , , , );
S2_q_b[31] = S2_q_b[31]_PORT_B_data_out[0];


--CB1L781 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[31]~10599
--operation mode is normal

CB1L781 = S4_q_b[31] & (A1L272 # S2_q_b[31] & A1L972) # !S4_q_b[31] & S2_q_b[31] & A1L972;


--K21_reg_o[31] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[31]
--operation mode is normal

K21_reg_o[31]_lut_out = CB1L27;
K21_reg_o[31] = DFFEA(K21_reg_o[31]_lut_out, RB1__clk1, rst_n, , J1L3, , );


--CB1L881 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[31]~10600
--operation mode is normal

CB1L881 = CB1L781 # A1L382 & K21_reg_o[31];


--K82_reg_o[31] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[31]
--operation mode is normal

K82_reg_o[31]_lut_out = CB1L27;
K82_reg_o[31] = DFFEA(K82_reg_o[31]_lut_out, RB1__clk1, rst_n, , QB1L461, , );


--K23_reg_o[31] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[31]
--operation mode is normal

K23_reg_o[31]_lut_out = CB1L27;
K23_reg_o[31] = DFFEA(K23_reg_o[31]_lut_out, RB1__clk1, rst_n, , QB1L291, , );


--QB1L951 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[31]~4820
--operation mode is normal

QB1L951 = A1L282 & (CB1L4 & K82_reg_o[31] # !CB1L4 & K23_reg_o[31]);


--QB1L061 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[31]~4821
--operation mode is normal

QB1L061 = K72_reg_o[31] & (A1L472 # K13_reg_o[31] & A1L572) # !K72_reg_o[31] & K13_reg_o[31] & A1L572;


--K33_reg_o[31] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[31]
--operation mode is normal

K33_reg_o[31]_lut_out = CB1L27;
K33_reg_o[31] = DFFEA(K33_reg_o[31]_lut_out, RB1__clk1, rst_n, , QB1L391, , );


--QB1L161 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[31]~4822
--operation mode is normal

QB1L161 = A1L372 & (K33_reg_o[31] # A1L672 & K92_reg_o[31]) # !A1L372 & A1L672 & K92_reg_o[31];


--K43_reg_o[31] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[31]
--operation mode is normal

K43_reg_o[31]_lut_out = CB1L27;
K43_reg_o[31] = DFFEA(K43_reg_o[31]_lut_out, RB1__clk1, rst_n, , QB1L491, , );


--K03_reg_o[31] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[31]
--operation mode is normal

K03_reg_o[31]_lut_out = CB1L27;
K03_reg_o[31] = DFFEA(K03_reg_o[31]_lut_out, RB1__clk1, rst_n, , QB1L971, , );


--QB1L261 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[31]~4823
--operation mode is normal

QB1L261 = A1L872 & (K03_reg_o[31] # A1L772 & K43_reg_o[31]) # !A1L872 & A1L772 & K43_reg_o[31];


--QB1L361 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[31]~4824
--operation mode is normal

QB1L361 = QB1L951 # QB1L061 # QB1L161 # QB1L261;


--CB1L981 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[31]~10601
--operation mode is normal

CB1L981 = CB1L341 & (QB1L361 # CB1L241 & CB1L881) # !CB1L341 & CB1L241 & CB1L881;


--K31_reg_o[31] is dispatch:cmd0|reg:cmd0|reg_o[31]
--operation mode is normal

K31_reg_o[31]_lut_out = AB1L841Q # AB1L741Q & K91_reg_o[31];
K31_reg_o[31] = DFFEA(K31_reg_o[31]_lut_out, RB1__clk0, rst_n, , !C1L3Q, , );


--K41_reg_o[15] is dispatch:cmd0|reg:cmd1|reg_o[15]
--operation mode is normal

K41_reg_o[15]_lut_out = AB1L741Q & K02_reg_o[15];
K41_reg_o[15] = DFFEA(K41_reg_o[15]_lut_out, RB1__clk0, rst_n, , !C1L3Q, , );


--S4_q_b[15] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S4_q_b[15]_PORT_A_data_in = CB1L65;
S4_q_b[15]_PORT_A_data_in_reg = DFFE(S4_q_b[15]_PORT_A_data_in, S4_q_b[15]_clock_0, , , );
S4_q_b[15]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S4_q_b[15]_PORT_A_address_reg = DFFE(S4_q_b[15]_PORT_A_address, S4_q_b[15]_clock_0, , , );
S4_q_b[15]_PORT_B_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S4_q_b[15]_PORT_B_address_reg = DFFE(S4_q_b[15]_PORT_B_address, S4_q_b[15]_clock_0, , , );
S4_q_b[15]_PORT_A_write_enable = J1L6;
S4_q_b[15]_PORT_A_write_enable_reg = DFFE(S4_q_b[15]_PORT_A_write_enable, S4_q_b[15]_clock_0, , , );
S4_q_b[15]_PORT_B_read_enable = VCC;
S4_q_b[15]_PORT_B_read_enable_reg = DFFE(S4_q_b[15]_PORT_B_read_enable, S4_q_b[15]_clock_0, , , );
S4_q_b[15]_clock_0 = RB1__clk1;
S4_q_b[15]_PORT_B_data_out = MEMORY(S4_q_b[15]_PORT_A_data_in_reg, , S4_q_b[15]_PORT_A_address_reg, S4_q_b[15]_PORT_B_address_reg, S4_q_b[15]_PORT_A_write_enable_reg, S4_q_b[15]_PORT_B_read_enable_reg, , , S4_q_b[15]_clock_0, , , , , );
S4_q_b[15] = S4_q_b[15]_PORT_B_data_out[0];


--S2_q_b[15] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S2_q_b[15]_PORT_A_data_in = CB1L65;
S2_q_b[15]_PORT_A_data_in_reg = DFFE(S2_q_b[15]_PORT_A_data_in, S2_q_b[15]_clock_0, , , );
S2_q_b[15]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S2_q_b[15]_PORT_A_address_reg = DFFE(S2_q_b[15]_PORT_A_address, S2_q_b[15]_clock_0, , , );
S2_q_b[15]_PORT_B_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S2_q_b[15]_PORT_B_address_reg = DFFE(S2_q_b[15]_PORT_B_address, S2_q_b[15]_clock_0, , , );
S2_q_b[15]_PORT_A_write_enable = J1L5;
S2_q_b[15]_PORT_A_write_enable_reg = DFFE(S2_q_b[15]_PORT_A_write_enable, S2_q_b[15]_clock_0, , , );
S2_q_b[15]_PORT_B_read_enable = VCC;
S2_q_b[15]_PORT_B_read_enable_reg = DFFE(S2_q_b[15]_PORT_B_read_enable, S2_q_b[15]_clock_0, , , );
S2_q_b[15]_clock_0 = RB1__clk1;
S2_q_b[15]_PORT_B_data_out = MEMORY(S2_q_b[15]_PORT_A_data_in_reg, , S2_q_b[15]_PORT_A_address_reg, S2_q_b[15]_PORT_B_address_reg, S2_q_b[15]_PORT_A_write_enable_reg, S2_q_b[15]_PORT_B_read_enable_reg, , , S2_q_b[15]_clock_0, , , , , );
S2_q_b[15] = S2_q_b[15]_PORT_B_data_out[0];


--CB1L731 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[15]~10602
--operation mode is normal

CB1L731 = S4_q_b[15] & (A1L272 # S2_q_b[15] & A1L972) # !S4_q_b[15] & S2_q_b[15] & A1L972;


--K21_reg_o[15] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[15]
--operation mode is normal

K21_reg_o[15]_lut_out = CB1L65;
K21_reg_o[15] = DFFEA(K21_reg_o[15]_lut_out, RB1__clk1, rst_n, , J1L3, , );


--CB1L831 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[15]~10603
--operation mode is normal

CB1L831 = CB1L731 # A1L382 & K21_reg_o[15];


--K82_reg_o[15] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[15]
--operation mode is normal

K82_reg_o[15]_lut_out = CB1L65;
K82_reg_o[15] = DFFEA(K82_reg_o[15]_lut_out, RB1__clk1, rst_n, , QB1L461, , );


--K23_reg_o[15] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[15]
--operation mode is normal

K23_reg_o[15]_lut_out = CB1L65;
K23_reg_o[15] = DFFEA(K23_reg_o[15]_lut_out, RB1__clk1, rst_n, , QB1L291, , );


--QB1L97 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[15]~4825
--operation mode is normal

QB1L97 = A1L282 & (CB1L4 & K82_reg_o[15] # !CB1L4 & K23_reg_o[15]);


--QB1L08 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[15]~4826
--operation mode is normal

QB1L08 = K72_reg_o[15] & (A1L472 # K13_reg_o[15] & A1L572) # !K72_reg_o[15] & K13_reg_o[15] & A1L572;


--K33_reg_o[15] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[15]
--operation mode is normal

K33_reg_o[15]_lut_out = CB1L65;
K33_reg_o[15] = DFFEA(K33_reg_o[15]_lut_out, RB1__clk1, rst_n, , QB1L391, , );


--QB1L18 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[15]~4827
--operation mode is normal

QB1L18 = A1L372 & (K33_reg_o[15] # A1L672 & K92_reg_o[15]) # !A1L372 & A1L672 & K92_reg_o[15];


--K43_reg_o[15] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[15]
--operation mode is normal

K43_reg_o[15]_lut_out = CB1L65;
K43_reg_o[15] = DFFEA(K43_reg_o[15]_lut_out, RB1__clk1, rst_n, , QB1L491, , );


--K03_reg_o[15] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[15]
--operation mode is normal

K03_reg_o[15]_lut_out = CB1L65;
K03_reg_o[15] = DFFEA(K03_reg_o[15]_lut_out, RB1__clk1, rst_n, , QB1L971, , );


--QB1L28 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[15]~4828
--operation mode is normal

QB1L28 = A1L872 & (K03_reg_o[15] # A1L772 & K43_reg_o[15]) # !A1L872 & A1L772 & K43_reg_o[15];


--QB1L38 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[15]~4829
--operation mode is normal

QB1L38 = QB1L97 # QB1L08 # QB1L18 # QB1L28;


--CB1L931 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[15]~10604
--operation mode is normal

CB1L931 = CB1L341 & (QB1L38 # CB1L241 & CB1L831) # !CB1L341 & CB1L241 & CB1L831;


--K41_reg_o[7] is dispatch:cmd0|reg:cmd1|reg_o[7]
--operation mode is normal

K41_reg_o[7]_lut_out = AB1L741Q & K02_reg_o[7];
K41_reg_o[7] = DFFEA(K41_reg_o[7]_lut_out, RB1__clk0, rst_n, , !C1L3Q, , );


--S4_q_b[7] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S4_q_b[7]_PORT_A_data_in = CB1L84;
S4_q_b[7]_PORT_A_data_in_reg = DFFE(S4_q_b[7]_PORT_A_data_in, S4_q_b[7]_clock_0, , , );
S4_q_b[7]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S4_q_b[7]_PORT_A_address_reg = DFFE(S4_q_b[7]_PORT_A_address, S4_q_b[7]_clock_0, , , );
S4_q_b[7]_PORT_B_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S4_q_b[7]_PORT_B_address_reg = DFFE(S4_q_b[7]_PORT_B_address, S4_q_b[7]_clock_0, , , );
S4_q_b[7]_PORT_A_write_enable = J1L6;
S4_q_b[7]_PORT_A_write_enable_reg = DFFE(S4_q_b[7]_PORT_A_write_enable, S4_q_b[7]_clock_0, , , );
S4_q_b[7]_PORT_B_read_enable = VCC;
S4_q_b[7]_PORT_B_read_enable_reg = DFFE(S4_q_b[7]_PORT_B_read_enable, S4_q_b[7]_clock_0, , , );
S4_q_b[7]_clock_0 = RB1__clk1;
S4_q_b[7]_PORT_B_data_out = MEMORY(S4_q_b[7]_PORT_A_data_in_reg, , S4_q_b[7]_PORT_A_address_reg, S4_q_b[7]_PORT_B_address_reg, S4_q_b[7]_PORT_A_write_enable_reg, S4_q_b[7]_PORT_B_read_enable_reg, , , S4_q_b[7]_clock_0, , , , , );
S4_q_b[7] = S4_q_b[7]_PORT_B_data_out[0];


--S2_q_b[7] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S2_q_b[7]_PORT_A_data_in = CB1L84;
S2_q_b[7]_PORT_A_data_in_reg = DFFE(S2_q_b[7]_PORT_A_data_in, S2_q_b[7]_clock_0, , , );
S2_q_b[7]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S2_q_b[7]_PORT_A_address_reg = DFFE(S2_q_b[7]_PORT_A_address, S2_q_b[7]_clock_0, , , );
S2_q_b[7]_PORT_B_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
S2_q_b[7]_PORT_B_address_reg = DFFE(S2_q_b[7]_PORT_B_address, S2_q_b[7]_clock_0, , , );
S2_q_b[7]_PORT_A_write_enable = J1L5;
S2_q_b[7]_PORT_A_write_enable_reg = DFFE(S2_q_b[7]_PORT_A_write_enable, S2_q_b[7]_clock_0, , , );
S2_q_b[7]_PORT_B_read_enable = VCC;
S2_q_b[7]_PORT_B_read_enable_reg = DFFE(S2_q_b[7]_PORT_B_read_enable, S2_q_b[7]_clock_0, , , );
S2_q_b[7]_clock_0 = RB1__clk1;
S2_q_b[7]_PORT_B_data_out = MEMORY(S2_q_b[7]_PORT_A_data_in_reg, , S2_q_b[7]_PORT_A_address_reg, S2_q_b[7]_PORT_B_address_reg, S2_q_b[7]_PORT_A_write_enable_reg, S2_q_b[7]_PORT_B_read_enable_reg, , , S2_q_b[7]_clock_0, , , , , );
S2_q_b[7] = S2_q_b[7]_PORT_B_data_out[0];


--CB1L311 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[7]~10605
--operation mode is normal

CB1L311 = S4_q_b[7] & (A1L272 # S2_q_b[7] & A1L972) # !S4_q_b[7] & S2_q_b[7] & A1L972;


--K21_reg_o[7] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[7]
--operation mode is normal

K21_reg_o[7]_lut_out = CB1L84;
K21_reg_o[7] = DFFEA(K21_reg_o[7]_lut_out, RB1__clk1, rst_n, , J1L3, , );


--CB1L411 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[7]~10606
--operation mode is normal

CB1L411 = CB1L311 # A1L382 & K21_reg_o[7];


--K82_reg_o[7] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[7]
--operation mode is normal

K82_reg_o[7]_lut_out = CB1L84;
K82_reg_o[7] = DFFEA(K82_reg_o[7]_lut_out, RB1__clk1, rst_n, , QB1L461, , );


--K23_reg_o[7] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[7]
--operation mode is normal

K23_reg_o[7]_lut_out = CB1L84;
K23_reg_o[7] = DFFEA(K23_reg_o[7]_lut_out, RB1__clk1, rst_n, , QB1L291, , );


--QB1L93 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[7]~4830
--operation mode is normal

QB1L93 = A1L282 & (CB1L4 & K82_reg_o[7] # !CB1L4 & K23_reg_o[7]);


--QB1L04 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[7]~4831
--operation mode is normal

QB1L04 = K72_reg_o[7] & (A1L472 # K13_reg_o[7] & A1L572) # !K72_reg_o[7] & K13_reg_o[7] & A1L572;


--K33_reg_o[7] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[7]
--operation mode is normal

K33_reg_o[7]_lut_out = CB1L84;
K33_reg_o[7] = DFFEA(K33_reg_o[7]_lut_out, RB1__clk1, rst_n, , QB1L391, , );


--QB1L14 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[7]~4832
--operation mode is normal

QB1L14 = A1L372 & (K33_reg_o[7] # A1L672 & K92_reg_o[7]) # !A1L372 & A1L672 & K92_reg_o[7];


--K43_reg_o[7] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[7]
--operation mode is normal

K43_reg_o[7]_lut_out = CB1L84;
K43_reg_o[7] = DFFEA(K43_reg_o[7]_lut_out, RB1__clk1, rst_n, , QB1L491, , );


--K03_reg_o[7] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[7]
--operation mode is normal

K03_reg_o[7]_lut_out = CB1L84;
K03_reg_o[7] = DFFEA(K03_reg_o[7]_lut_out, RB1__clk1, rst_n, , QB1L971, , );


--QB1L24 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[7]~4833
--operation mode is normal

QB1L24 = A1L872 & (K03_reg_o[7] # A1L772 & K43_reg_o[7]) # !A1L872 & A1L772 & K43_reg_o[7];


--QB1L34 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[7]~4834
--operation mode is normal

QB1L34 = QB1L93 # QB1L04 # QB1L14 # QB1L24;


--CB1L511 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[7]~10607
--operation mode is normal

CB1L511 = CB1L341 & (QB1L34 # CB1L241 & CB1L411) # !CB1L341 & CB1L241 & CB1L411;


--K02_reg_o[14] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[14]
--operation mode is normal

K02_reg_o[14]_lut_out = GB1_reg[14];
K02_reg_o[14] = DFFEA(K02_reg_o[14]_lut_out, RB1__clk0, rst_n, , AB1L751, , );


--K91_reg_o[30] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[30]
--operation mode is normal

K91_reg_o[30]_lut_out = GB1_reg[30];
K91_reg_o[30] = DFFEA(K91_reg_o[30]_lut_out, RB1__clk0, rst_n, , AB1L651, , );


--K91_reg_o[22] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[22]
--operation mode is normal

K91_reg_o[22]_lut_out = GB1_reg[22];
K91_reg_o[22] = DFFEA(K91_reg_o[22]_lut_out, RB1__clk0, rst_n, , AB1L651, , );


--K02_reg_o[6] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[6]
--operation mode is normal

K02_reg_o[6]_lut_out = GB1_reg[6];
K02_reg_o[6] = DFFEA(K02_reg_o[6]_lut_out, RB1__clk0, rst_n, , AB1L751, , );


--V1_ram_rom_data_reg[16] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]
--operation mode is normal

V1_ram_rom_data_reg[16] = AMPP_FUNCTION(!A1L5, V1_ram_rom_data_reg[16], V1_ram_rom_data_reg[17], U1_q_b[16], V1L01, VCC, V1L9);


--U1_q_b[15] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_b[15]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
U1_q_b[15]_PORT_A_data_in = CB1L65;
U1_q_b[15]_PORT_A_data_in_reg = DFFE(U1_q_b[15]_PORT_A_data_in, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_PORT_B_data_in = V1_ram_rom_data_reg[15];
U1_q_b[15]_PORT_B_data_in_reg = DFFE(U1_q_b[15]_PORT_B_data_in, U1_q_b[15]_clock_1, , , );
U1_q_b[15]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
U1_q_b[15]_PORT_A_address_reg = DFFE(U1_q_b[15]_PORT_A_address, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_b[15]_PORT_B_address_reg = DFFE(U1_q_b[15]_PORT_B_address, U1_q_b[15]_clock_1, , , );
U1_q_b[15]_PORT_A_write_enable = J1L01;
U1_q_b[15]_PORT_A_write_enable_reg = DFFE(U1_q_b[15]_PORT_A_write_enable, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_PORT_B_write_enable = V1L35;
U1_q_b[15]_PORT_B_write_enable_reg = DFFE(U1_q_b[15]_PORT_B_write_enable, U1_q_b[15]_clock_1, , , );
U1_q_b[15]_clock_0 = RB1__clk1;
U1_q_b[15]_clock_1 = !A1L5;
U1_q_b[15]_PORT_B_data_out = MEMORY(U1_q_b[15]_PORT_A_data_in_reg, U1_q_b[15]_PORT_B_data_in_reg, U1_q_b[15]_PORT_A_address_reg, U1_q_b[15]_PORT_B_address_reg, U1_q_b[15]_PORT_A_write_enable_reg, U1_q_b[15]_PORT_B_write_enable_reg, , , U1_q_b[15]_clock_0, U1_q_b[15]_clock_1, , , , );
U1_q_b[15] = U1_q_b[15]_PORT_B_data_out[0];


--K91_reg_o[23] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[23]
--operation mode is normal

K91_reg_o[23]_lut_out = GB1_reg[23];
K91_reg_o[23] = DFFEA(K91_reg_o[23]_lut_out, RB1__clk0, rst_n, , AB1L651, , );


--K91_reg_o[31] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[31]
--operation mode is normal

K91_reg_o[31]_lut_out = GB1_reg[31];
K91_reg_o[31] = DFFEA(K91_reg_o[31]_lut_out, RB1__clk0, rst_n, , AB1L651, , );


--K02_reg_o[15] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[15]
--operation mode is normal

K02_reg_o[15]_lut_out = GB1_reg[15];
K02_reg_o[15] = DFFEA(K02_reg_o[15]_lut_out, RB1__clk0, rst_n, , AB1L751, , );


--K02_reg_o[7] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[7]
--operation mode is normal

K02_reg_o[7]_lut_out = GB1_reg[7];
K02_reg_o[7] = DFFEA(K02_reg_o[7]_lut_out, RB1__clk0, rst_n, , AB1L751, , );


--V1_ram_rom_data_reg[17] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]
--operation mode is normal

V1_ram_rom_data_reg[17] = AMPP_FUNCTION(!A1L5, V1_ram_rom_data_reg[17], V1_ram_rom_data_reg[18], U1_q_b[17], V1L01, VCC, V1L9);


--U1_q_b[16] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_b[16]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
U1_q_b[16]_PORT_A_data_in = CB1L75;
U1_q_b[16]_PORT_A_data_in_reg = DFFE(U1_q_b[16]_PORT_A_data_in, U1_q_b[16]_clock_0, , , );
U1_q_b[16]_PORT_B_data_in = V1_ram_rom_data_reg[16];
U1_q_b[16]_PORT_B_data_in_reg = DFFE(U1_q_b[16]_PORT_B_data_in, U1_q_b[16]_clock_1, , , );
U1_q_b[16]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
U1_q_b[16]_PORT_A_address_reg = DFFE(U1_q_b[16]_PORT_A_address, U1_q_b[16]_clock_0, , , );
U1_q_b[16]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_b[16]_PORT_B_address_reg = DFFE(U1_q_b[16]_PORT_B_address, U1_q_b[16]_clock_1, , , );
U1_q_b[16]_PORT_A_write_enable = J1L01;
U1_q_b[16]_PORT_A_write_enable_reg = DFFE(U1_q_b[16]_PORT_A_write_enable, U1_q_b[16]_clock_0, , , );
U1_q_b[16]_PORT_B_write_enable = V1L35;
U1_q_b[16]_PORT_B_write_enable_reg = DFFE(U1_q_b[16]_PORT_B_write_enable, U1_q_b[16]_clock_1, , , );
U1_q_b[16]_clock_0 = RB1__clk1;
U1_q_b[16]_clock_1 = !A1L5;
U1_q_b[16]_PORT_B_data_out = MEMORY(U1_q_b[16]_PORT_A_data_in_reg, U1_q_b[16]_PORT_B_data_in_reg, U1_q_b[16]_PORT_A_address_reg, U1_q_b[16]_PORT_B_address_reg, U1_q_b[16]_PORT_A_write_enable_reg, U1_q_b[16]_PORT_B_write_enable_reg, , , U1_q_b[16]_clock_0, U1_q_b[16]_clock_1, , , , );
U1_q_b[16] = U1_q_b[16]_PORT_B_data_out[0];


--V1_ram_rom_data_reg[18] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]
--operation mode is normal

V1_ram_rom_data_reg[18] = AMPP_FUNCTION(!A1L5, V1_ram_rom_data_reg[18], V1_ram_rom_data_reg[19], U1_q_b[18], V1L01, VCC, V1L9);


--U1_q_b[17] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_b[17]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
U1_q_b[17]_PORT_A_data_in = CB1L85;
U1_q_b[17]_PORT_A_data_in_reg = DFFE(U1_q_b[17]_PORT_A_data_in, U1_q_b[17]_clock_0, , , );
U1_q_b[17]_PORT_B_data_in = V1_ram_rom_data_reg[17];
U1_q_b[17]_PORT_B_data_in_reg = DFFE(U1_q_b[17]_PORT_B_data_in, U1_q_b[17]_clock_1, , , );
U1_q_b[17]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
U1_q_b[17]_PORT_A_address_reg = DFFE(U1_q_b[17]_PORT_A_address, U1_q_b[17]_clock_0, , , );
U1_q_b[17]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_b[17]_PORT_B_address_reg = DFFE(U1_q_b[17]_PORT_B_address, U1_q_b[17]_clock_1, , , );
U1_q_b[17]_PORT_A_write_enable = J1L01;
U1_q_b[17]_PORT_A_write_enable_reg = DFFE(U1_q_b[17]_PORT_A_write_enable, U1_q_b[17]_clock_0, , , );
U1_q_b[17]_PORT_B_write_enable = V1L35;
U1_q_b[17]_PORT_B_write_enable_reg = DFFE(U1_q_b[17]_PORT_B_write_enable, U1_q_b[17]_clock_1, , , );
U1_q_b[17]_clock_0 = RB1__clk1;
U1_q_b[17]_clock_1 = !A1L5;
U1_q_b[17]_PORT_B_data_out = MEMORY(U1_q_b[17]_PORT_A_data_in_reg, U1_q_b[17]_PORT_B_data_in_reg, U1_q_b[17]_PORT_A_address_reg, U1_q_b[17]_PORT_B_address_reg, U1_q_b[17]_PORT_A_write_enable_reg, U1_q_b[17]_PORT_B_write_enable_reg, , , U1_q_b[17]_clock_0, U1_q_b[17]_clock_1, , , , );
U1_q_b[17] = U1_q_b[17]_PORT_B_data_out[0];


--V1_ram_rom_data_reg[19] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]
--operation mode is normal

V1_ram_rom_data_reg[19] = AMPP_FUNCTION(!A1L5, V1_ram_rom_data_reg[19], V1_ram_rom_data_reg[20], U1_q_b[19], V1L01, VCC, V1L9);


--U1_q_b[18] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_b[18]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
U1_q_b[18]_PORT_A_data_in = CB1L95;
U1_q_b[18]_PORT_A_data_in_reg = DFFE(U1_q_b[18]_PORT_A_data_in, U1_q_b[18]_clock_0, , , );
U1_q_b[18]_PORT_B_data_in = V1_ram_rom_data_reg[18];
U1_q_b[18]_PORT_B_data_in_reg = DFFE(U1_q_b[18]_PORT_B_data_in, U1_q_b[18]_clock_1, , , );
U1_q_b[18]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
U1_q_b[18]_PORT_A_address_reg = DFFE(U1_q_b[18]_PORT_A_address, U1_q_b[18]_clock_0, , , );
U1_q_b[18]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_b[18]_PORT_B_address_reg = DFFE(U1_q_b[18]_PORT_B_address, U1_q_b[18]_clock_1, , , );
U1_q_b[18]_PORT_A_write_enable = J1L01;
U1_q_b[18]_PORT_A_write_enable_reg = DFFE(U1_q_b[18]_PORT_A_write_enable, U1_q_b[18]_clock_0, , , );
U1_q_b[18]_PORT_B_write_enable = V1L35;
U1_q_b[18]_PORT_B_write_enable_reg = DFFE(U1_q_b[18]_PORT_B_write_enable, U1_q_b[18]_clock_1, , , );
U1_q_b[18]_clock_0 = RB1__clk1;
U1_q_b[18]_clock_1 = !A1L5;
U1_q_b[18]_PORT_B_data_out = MEMORY(U1_q_b[18]_PORT_A_data_in_reg, U1_q_b[18]_PORT_B_data_in_reg, U1_q_b[18]_PORT_A_address_reg, U1_q_b[18]_PORT_B_address_reg, U1_q_b[18]_PORT_A_write_enable_reg, U1_q_b[18]_PORT_B_write_enable_reg, , , U1_q_b[18]_clock_0, U1_q_b[18]_clock_1, , , , );
U1_q_b[18] = U1_q_b[18]_PORT_B_data_out[0];


--V1_ram_rom_data_reg[20] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]
--operation mode is normal

V1_ram_rom_data_reg[20] = AMPP_FUNCTION(!A1L5, V1_ram_rom_data_reg[20], V1_ram_rom_data_reg[21], U1_q_b[20], V1L01, VCC, V1L9);


--U1_q_b[19] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_b[19]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
U1_q_b[19]_PORT_A_data_in = CB1L06;
U1_q_b[19]_PORT_A_data_in_reg = DFFE(U1_q_b[19]_PORT_A_data_in, U1_q_b[19]_clock_0, , , );
U1_q_b[19]_PORT_B_data_in = V1_ram_rom_data_reg[19];
U1_q_b[19]_PORT_B_data_in_reg = DFFE(U1_q_b[19]_PORT_B_data_in, U1_q_b[19]_clock_1, , , );
U1_q_b[19]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
U1_q_b[19]_PORT_A_address_reg = DFFE(U1_q_b[19]_PORT_A_address, U1_q_b[19]_clock_0, , , );
U1_q_b[19]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_b[19]_PORT_B_address_reg = DFFE(U1_q_b[19]_PORT_B_address, U1_q_b[19]_clock_1, , , );
U1_q_b[19]_PORT_A_write_enable = J1L01;
U1_q_b[19]_PORT_A_write_enable_reg = DFFE(U1_q_b[19]_PORT_A_write_enable, U1_q_b[19]_clock_0, , , );
U1_q_b[19]_PORT_B_write_enable = V1L35;
U1_q_b[19]_PORT_B_write_enable_reg = DFFE(U1_q_b[19]_PORT_B_write_enable, U1_q_b[19]_clock_1, , , );
U1_q_b[19]_clock_0 = RB1__clk1;
U1_q_b[19]_clock_1 = !A1L5;
U1_q_b[19]_PORT_B_data_out = MEMORY(U1_q_b[19]_PORT_A_data_in_reg, U1_q_b[19]_PORT_B_data_in_reg, U1_q_b[19]_PORT_A_address_reg, U1_q_b[19]_PORT_B_address_reg, U1_q_b[19]_PORT_A_write_enable_reg, U1_q_b[19]_PORT_B_write_enable_reg, , , U1_q_b[19]_clock_0, U1_q_b[19]_clock_1, , , , );
U1_q_b[19] = U1_q_b[19]_PORT_B_data_out[0];


--V1_ram_rom_data_reg[21] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]
--operation mode is normal

V1_ram_rom_data_reg[21] = AMPP_FUNCTION(!A1L5, V1_ram_rom_data_reg[21], V1_ram_rom_data_reg[22], U1_q_b[21], V1L01, VCC, V1L9);


--U1_q_b[20] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_b[20]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
U1_q_b[20]_PORT_A_data_in = CB1L16;
U1_q_b[20]_PORT_A_data_in_reg = DFFE(U1_q_b[20]_PORT_A_data_in, U1_q_b[20]_clock_0, , , );
U1_q_b[20]_PORT_B_data_in = V1_ram_rom_data_reg[20];
U1_q_b[20]_PORT_B_data_in_reg = DFFE(U1_q_b[20]_PORT_B_data_in, U1_q_b[20]_clock_1, , , );
U1_q_b[20]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
U1_q_b[20]_PORT_A_address_reg = DFFE(U1_q_b[20]_PORT_A_address, U1_q_b[20]_clock_0, , , );
U1_q_b[20]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_b[20]_PORT_B_address_reg = DFFE(U1_q_b[20]_PORT_B_address, U1_q_b[20]_clock_1, , , );
U1_q_b[20]_PORT_A_write_enable = J1L01;
U1_q_b[20]_PORT_A_write_enable_reg = DFFE(U1_q_b[20]_PORT_A_write_enable, U1_q_b[20]_clock_0, , , );
U1_q_b[20]_PORT_B_write_enable = V1L35;
U1_q_b[20]_PORT_B_write_enable_reg = DFFE(U1_q_b[20]_PORT_B_write_enable, U1_q_b[20]_clock_1, , , );
U1_q_b[20]_clock_0 = RB1__clk1;
U1_q_b[20]_clock_1 = !A1L5;
U1_q_b[20]_PORT_B_data_out = MEMORY(U1_q_b[20]_PORT_A_data_in_reg, U1_q_b[20]_PORT_B_data_in_reg, U1_q_b[20]_PORT_A_address_reg, U1_q_b[20]_PORT_B_address_reg, U1_q_b[20]_PORT_A_write_enable_reg, U1_q_b[20]_PORT_B_write_enable_reg, , , U1_q_b[20]_clock_0, U1_q_b[20]_clock_1, , , , );
U1_q_b[20] = U1_q_b[20]_PORT_B_data_out[0];


--V1_ram_rom_data_reg[22] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]
--operation mode is normal

V1_ram_rom_data_reg[22] = AMPP_FUNCTION(!A1L5, V1_ram_rom_data_reg[22], V1_ram_rom_data_reg[23], U1_q_b[22], V1L01, VCC, V1L9);


--U1_q_b[21] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_b[21]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
U1_q_b[21]_PORT_A_data_in = CB1L26;
U1_q_b[21]_PORT_A_data_in_reg = DFFE(U1_q_b[21]_PORT_A_data_in, U1_q_b[21]_clock_0, , , );
U1_q_b[21]_PORT_B_data_in = V1_ram_rom_data_reg[21];
U1_q_b[21]_PORT_B_data_in_reg = DFFE(U1_q_b[21]_PORT_B_data_in, U1_q_b[21]_clock_1, , , );
U1_q_b[21]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
U1_q_b[21]_PORT_A_address_reg = DFFE(U1_q_b[21]_PORT_A_address, U1_q_b[21]_clock_0, , , );
U1_q_b[21]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_b[21]_PORT_B_address_reg = DFFE(U1_q_b[21]_PORT_B_address, U1_q_b[21]_clock_1, , , );
U1_q_b[21]_PORT_A_write_enable = J1L01;
U1_q_b[21]_PORT_A_write_enable_reg = DFFE(U1_q_b[21]_PORT_A_write_enable, U1_q_b[21]_clock_0, , , );
U1_q_b[21]_PORT_B_write_enable = V1L35;
U1_q_b[21]_PORT_B_write_enable_reg = DFFE(U1_q_b[21]_PORT_B_write_enable, U1_q_b[21]_clock_1, , , );
U1_q_b[21]_clock_0 = RB1__clk1;
U1_q_b[21]_clock_1 = !A1L5;
U1_q_b[21]_PORT_B_data_out = MEMORY(U1_q_b[21]_PORT_A_data_in_reg, U1_q_b[21]_PORT_B_data_in_reg, U1_q_b[21]_PORT_A_address_reg, U1_q_b[21]_PORT_B_address_reg, U1_q_b[21]_PORT_A_write_enable_reg, U1_q_b[21]_PORT_B_write_enable_reg, , , U1_q_b[21]_clock_0, U1_q_b[21]_clock_1, , , , );
U1_q_b[21] = U1_q_b[21]_PORT_B_data_out[0];


--V1_ram_rom_data_reg[23] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]
--operation mode is normal

V1_ram_rom_data_reg[23] = AMPP_FUNCTION(!A1L5, V1_ram_rom_data_reg[23], V1_ram_rom_data_reg[24], U1_q_b[23], V1L01, VCC, V1L9);


--U1_q_b[22] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_b[22]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
U1_q_b[22]_PORT_A_data_in = CB1L36;
U1_q_b[22]_PORT_A_data_in_reg = DFFE(U1_q_b[22]_PORT_A_data_in, U1_q_b[22]_clock_0, , , );
U1_q_b[22]_PORT_B_data_in = V1_ram_rom_data_reg[22];
U1_q_b[22]_PORT_B_data_in_reg = DFFE(U1_q_b[22]_PORT_B_data_in, U1_q_b[22]_clock_1, , , );
U1_q_b[22]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
U1_q_b[22]_PORT_A_address_reg = DFFE(U1_q_b[22]_PORT_A_address, U1_q_b[22]_clock_0, , , );
U1_q_b[22]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_b[22]_PORT_B_address_reg = DFFE(U1_q_b[22]_PORT_B_address, U1_q_b[22]_clock_1, , , );
U1_q_b[22]_PORT_A_write_enable = J1L01;
U1_q_b[22]_PORT_A_write_enable_reg = DFFE(U1_q_b[22]_PORT_A_write_enable, U1_q_b[22]_clock_0, , , );
U1_q_b[22]_PORT_B_write_enable = V1L35;
U1_q_b[22]_PORT_B_write_enable_reg = DFFE(U1_q_b[22]_PORT_B_write_enable, U1_q_b[22]_clock_1, , , );
U1_q_b[22]_clock_0 = RB1__clk1;
U1_q_b[22]_clock_1 = !A1L5;
U1_q_b[22]_PORT_B_data_out = MEMORY(U1_q_b[22]_PORT_A_data_in_reg, U1_q_b[22]_PORT_B_data_in_reg, U1_q_b[22]_PORT_A_address_reg, U1_q_b[22]_PORT_B_address_reg, U1_q_b[22]_PORT_A_write_enable_reg, U1_q_b[22]_PORT_B_write_enable_reg, , , U1_q_b[22]_clock_0, U1_q_b[22]_clock_1, , , , );
U1_q_b[22] = U1_q_b[22]_PORT_B_data_out[0];


--V1_ram_rom_data_reg[24] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]
--operation mode is normal

V1_ram_rom_data_reg[24] = AMPP_FUNCTION(!A1L5, V1_ram_rom_data_reg[24], V1_ram_rom_data_reg[25], U1_q_b[24], V1L01, VCC, V1L9);


--U1_q_b[23] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_b[23]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
U1_q_b[23]_PORT_A_data_in = CB1L46;
U1_q_b[23]_PORT_A_data_in_reg = DFFE(U1_q_b[23]_PORT_A_data_in, U1_q_b[23]_clock_0, , , );
U1_q_b[23]_PORT_B_data_in = V1_ram_rom_data_reg[23];
U1_q_b[23]_PORT_B_data_in_reg = DFFE(U1_q_b[23]_PORT_B_data_in, U1_q_b[23]_clock_1, , , );
U1_q_b[23]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
U1_q_b[23]_PORT_A_address_reg = DFFE(U1_q_b[23]_PORT_A_address, U1_q_b[23]_clock_0, , , );
U1_q_b[23]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_b[23]_PORT_B_address_reg = DFFE(U1_q_b[23]_PORT_B_address, U1_q_b[23]_clock_1, , , );
U1_q_b[23]_PORT_A_write_enable = J1L01;
U1_q_b[23]_PORT_A_write_enable_reg = DFFE(U1_q_b[23]_PORT_A_write_enable, U1_q_b[23]_clock_0, , , );
U1_q_b[23]_PORT_B_write_enable = V1L35;
U1_q_b[23]_PORT_B_write_enable_reg = DFFE(U1_q_b[23]_PORT_B_write_enable, U1_q_b[23]_clock_1, , , );
U1_q_b[23]_clock_0 = RB1__clk1;
U1_q_b[23]_clock_1 = !A1L5;
U1_q_b[23]_PORT_B_data_out = MEMORY(U1_q_b[23]_PORT_A_data_in_reg, U1_q_b[23]_PORT_B_data_in_reg, U1_q_b[23]_PORT_A_address_reg, U1_q_b[23]_PORT_B_address_reg, U1_q_b[23]_PORT_A_write_enable_reg, U1_q_b[23]_PORT_B_write_enable_reg, , , U1_q_b[23]_clock_0, U1_q_b[23]_clock_1, , , , );
U1_q_b[23] = U1_q_b[23]_PORT_B_data_out[0];


--V1_ram_rom_data_reg[25] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]
--operation mode is normal

V1_ram_rom_data_reg[25] = AMPP_FUNCTION(!A1L5, V1_ram_rom_data_reg[25], V1_ram_rom_data_reg[26], U1_q_b[25], V1L01, VCC, V1L9);


--U1_q_b[24] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_b[24]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
U1_q_b[24]_PORT_A_data_in = CB1L56;
U1_q_b[24]_PORT_A_data_in_reg = DFFE(U1_q_b[24]_PORT_A_data_in, U1_q_b[24]_clock_0, , , );
U1_q_b[24]_PORT_B_data_in = V1_ram_rom_data_reg[24];
U1_q_b[24]_PORT_B_data_in_reg = DFFE(U1_q_b[24]_PORT_B_data_in, U1_q_b[24]_clock_1, , , );
U1_q_b[24]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
U1_q_b[24]_PORT_A_address_reg = DFFE(U1_q_b[24]_PORT_A_address, U1_q_b[24]_clock_0, , , );
U1_q_b[24]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_b[24]_PORT_B_address_reg = DFFE(U1_q_b[24]_PORT_B_address, U1_q_b[24]_clock_1, , , );
U1_q_b[24]_PORT_A_write_enable = J1L01;
U1_q_b[24]_PORT_A_write_enable_reg = DFFE(U1_q_b[24]_PORT_A_write_enable, U1_q_b[24]_clock_0, , , );
U1_q_b[24]_PORT_B_write_enable = V1L35;
U1_q_b[24]_PORT_B_write_enable_reg = DFFE(U1_q_b[24]_PORT_B_write_enable, U1_q_b[24]_clock_1, , , );
U1_q_b[24]_clock_0 = RB1__clk1;
U1_q_b[24]_clock_1 = !A1L5;
U1_q_b[24]_PORT_B_data_out = MEMORY(U1_q_b[24]_PORT_A_data_in_reg, U1_q_b[24]_PORT_B_data_in_reg, U1_q_b[24]_PORT_A_address_reg, U1_q_b[24]_PORT_B_address_reg, U1_q_b[24]_PORT_A_write_enable_reg, U1_q_b[24]_PORT_B_write_enable_reg, , , U1_q_b[24]_clock_0, U1_q_b[24]_clock_1, , , , );
U1_q_b[24] = U1_q_b[24]_PORT_B_data_out[0];


--V1_ram_rom_data_reg[26] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]
--operation mode is normal

V1_ram_rom_data_reg[26] = AMPP_FUNCTION(!A1L5, V1_ram_rom_data_reg[26], V1_ram_rom_data_reg[27], U1_q_b[26], V1L01, VCC, V1L9);


--U1_q_b[25] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_b[25]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
U1_q_b[25]_PORT_A_data_in = CB1L66;
U1_q_b[25]_PORT_A_data_in_reg = DFFE(U1_q_b[25]_PORT_A_data_in, U1_q_b[25]_clock_0, , , );
U1_q_b[25]_PORT_B_data_in = V1_ram_rom_data_reg[25];
U1_q_b[25]_PORT_B_data_in_reg = DFFE(U1_q_b[25]_PORT_B_data_in, U1_q_b[25]_clock_1, , , );
U1_q_b[25]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
U1_q_b[25]_PORT_A_address_reg = DFFE(U1_q_b[25]_PORT_A_address, U1_q_b[25]_clock_0, , , );
U1_q_b[25]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_b[25]_PORT_B_address_reg = DFFE(U1_q_b[25]_PORT_B_address, U1_q_b[25]_clock_1, , , );
U1_q_b[25]_PORT_A_write_enable = J1L01;
U1_q_b[25]_PORT_A_write_enable_reg = DFFE(U1_q_b[25]_PORT_A_write_enable, U1_q_b[25]_clock_0, , , );
U1_q_b[25]_PORT_B_write_enable = V1L35;
U1_q_b[25]_PORT_B_write_enable_reg = DFFE(U1_q_b[25]_PORT_B_write_enable, U1_q_b[25]_clock_1, , , );
U1_q_b[25]_clock_0 = RB1__clk1;
U1_q_b[25]_clock_1 = !A1L5;
U1_q_b[25]_PORT_B_data_out = MEMORY(U1_q_b[25]_PORT_A_data_in_reg, U1_q_b[25]_PORT_B_data_in_reg, U1_q_b[25]_PORT_A_address_reg, U1_q_b[25]_PORT_B_address_reg, U1_q_b[25]_PORT_A_write_enable_reg, U1_q_b[25]_PORT_B_write_enable_reg, , , U1_q_b[25]_clock_0, U1_q_b[25]_clock_1, , , , );
U1_q_b[25] = U1_q_b[25]_PORT_B_data_out[0];


--V1_ram_rom_data_reg[27] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]
--operation mode is normal

V1_ram_rom_data_reg[27] = AMPP_FUNCTION(!A1L5, V1_ram_rom_data_reg[27], V1_ram_rom_data_reg[28], U1_q_b[27], V1L01, VCC, V1L9);


--U1_q_b[26] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_b[26]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
U1_q_b[26]_PORT_A_data_in = CB1L76;
U1_q_b[26]_PORT_A_data_in_reg = DFFE(U1_q_b[26]_PORT_A_data_in, U1_q_b[26]_clock_0, , , );
U1_q_b[26]_PORT_B_data_in = V1_ram_rom_data_reg[26];
U1_q_b[26]_PORT_B_data_in_reg = DFFE(U1_q_b[26]_PORT_B_data_in, U1_q_b[26]_clock_1, , , );
U1_q_b[26]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
U1_q_b[26]_PORT_A_address_reg = DFFE(U1_q_b[26]_PORT_A_address, U1_q_b[26]_clock_0, , , );
U1_q_b[26]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_b[26]_PORT_B_address_reg = DFFE(U1_q_b[26]_PORT_B_address, U1_q_b[26]_clock_1, , , );
U1_q_b[26]_PORT_A_write_enable = J1L01;
U1_q_b[26]_PORT_A_write_enable_reg = DFFE(U1_q_b[26]_PORT_A_write_enable, U1_q_b[26]_clock_0, , , );
U1_q_b[26]_PORT_B_write_enable = V1L35;
U1_q_b[26]_PORT_B_write_enable_reg = DFFE(U1_q_b[26]_PORT_B_write_enable, U1_q_b[26]_clock_1, , , );
U1_q_b[26]_clock_0 = RB1__clk1;
U1_q_b[26]_clock_1 = !A1L5;
U1_q_b[26]_PORT_B_data_out = MEMORY(U1_q_b[26]_PORT_A_data_in_reg, U1_q_b[26]_PORT_B_data_in_reg, U1_q_b[26]_PORT_A_address_reg, U1_q_b[26]_PORT_B_address_reg, U1_q_b[26]_PORT_A_write_enable_reg, U1_q_b[26]_PORT_B_write_enable_reg, , , U1_q_b[26]_clock_0, U1_q_b[26]_clock_1, , , , );
U1_q_b[26] = U1_q_b[26]_PORT_B_data_out[0];


--V1_ram_rom_data_reg[28] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]
--operation mode is normal

V1_ram_rom_data_reg[28] = AMPP_FUNCTION(!A1L5, V1_ram_rom_data_reg[28], V1_ram_rom_data_reg[29], U1_q_b[28], V1L01, VCC, V1L9);


--U1_q_b[27] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_b[27]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
U1_q_b[27]_PORT_A_data_in = CB1L86;
U1_q_b[27]_PORT_A_data_in_reg = DFFE(U1_q_b[27]_PORT_A_data_in, U1_q_b[27]_clock_0, , , );
U1_q_b[27]_PORT_B_data_in = V1_ram_rom_data_reg[27];
U1_q_b[27]_PORT_B_data_in_reg = DFFE(U1_q_b[27]_PORT_B_data_in, U1_q_b[27]_clock_1, , , );
U1_q_b[27]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
U1_q_b[27]_PORT_A_address_reg = DFFE(U1_q_b[27]_PORT_A_address, U1_q_b[27]_clock_0, , , );
U1_q_b[27]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_b[27]_PORT_B_address_reg = DFFE(U1_q_b[27]_PORT_B_address, U1_q_b[27]_clock_1, , , );
U1_q_b[27]_PORT_A_write_enable = J1L01;
U1_q_b[27]_PORT_A_write_enable_reg = DFFE(U1_q_b[27]_PORT_A_write_enable, U1_q_b[27]_clock_0, , , );
U1_q_b[27]_PORT_B_write_enable = V1L35;
U1_q_b[27]_PORT_B_write_enable_reg = DFFE(U1_q_b[27]_PORT_B_write_enable, U1_q_b[27]_clock_1, , , );
U1_q_b[27]_clock_0 = RB1__clk1;
U1_q_b[27]_clock_1 = !A1L5;
U1_q_b[27]_PORT_B_data_out = MEMORY(U1_q_b[27]_PORT_A_data_in_reg, U1_q_b[27]_PORT_B_data_in_reg, U1_q_b[27]_PORT_A_address_reg, U1_q_b[27]_PORT_B_address_reg, U1_q_b[27]_PORT_A_write_enable_reg, U1_q_b[27]_PORT_B_write_enable_reg, , , U1_q_b[27]_clock_0, U1_q_b[27]_clock_1, , , , );
U1_q_b[27] = U1_q_b[27]_PORT_B_data_out[0];


--V1_ram_rom_data_reg[29] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]
--operation mode is normal

V1_ram_rom_data_reg[29] = AMPP_FUNCTION(!A1L5, V1_ram_rom_data_reg[29], V1_ram_rom_data_reg[30], U1_q_b[29], V1L01, VCC, V1L9);


--U1_q_b[28] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_b[28]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
U1_q_b[28]_PORT_A_data_in = CB1L96;
U1_q_b[28]_PORT_A_data_in_reg = DFFE(U1_q_b[28]_PORT_A_data_in, U1_q_b[28]_clock_0, , , );
U1_q_b[28]_PORT_B_data_in = V1_ram_rom_data_reg[28];
U1_q_b[28]_PORT_B_data_in_reg = DFFE(U1_q_b[28]_PORT_B_data_in, U1_q_b[28]_clock_1, , , );
U1_q_b[28]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
U1_q_b[28]_PORT_A_address_reg = DFFE(U1_q_b[28]_PORT_A_address, U1_q_b[28]_clock_0, , , );
U1_q_b[28]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_b[28]_PORT_B_address_reg = DFFE(U1_q_b[28]_PORT_B_address, U1_q_b[28]_clock_1, , , );
U1_q_b[28]_PORT_A_write_enable = J1L01;
U1_q_b[28]_PORT_A_write_enable_reg = DFFE(U1_q_b[28]_PORT_A_write_enable, U1_q_b[28]_clock_0, , , );
U1_q_b[28]_PORT_B_write_enable = V1L35;
U1_q_b[28]_PORT_B_write_enable_reg = DFFE(U1_q_b[28]_PORT_B_write_enable, U1_q_b[28]_clock_1, , , );
U1_q_b[28]_clock_0 = RB1__clk1;
U1_q_b[28]_clock_1 = !A1L5;
U1_q_b[28]_PORT_B_data_out = MEMORY(U1_q_b[28]_PORT_A_data_in_reg, U1_q_b[28]_PORT_B_data_in_reg, U1_q_b[28]_PORT_A_address_reg, U1_q_b[28]_PORT_B_address_reg, U1_q_b[28]_PORT_A_write_enable_reg, U1_q_b[28]_PORT_B_write_enable_reg, , , U1_q_b[28]_clock_0, U1_q_b[28]_clock_1, , , , );
U1_q_b[28] = U1_q_b[28]_PORT_B_data_out[0];


--V1_ram_rom_data_reg[30] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]
--operation mode is normal

V1_ram_rom_data_reg[30] = AMPP_FUNCTION(!A1L5, V1_ram_rom_data_reg[30], V1_ram_rom_data_reg[31], U1_q_b[30], V1L01, VCC, V1L9);


--U1_q_b[29] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_b[29]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
U1_q_b[29]_PORT_A_data_in = CB1L07;
U1_q_b[29]_PORT_A_data_in_reg = DFFE(U1_q_b[29]_PORT_A_data_in, U1_q_b[29]_clock_0, , , );
U1_q_b[29]_PORT_B_data_in = V1_ram_rom_data_reg[29];
U1_q_b[29]_PORT_B_data_in_reg = DFFE(U1_q_b[29]_PORT_B_data_in, U1_q_b[29]_clock_1, , , );
U1_q_b[29]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
U1_q_b[29]_PORT_A_address_reg = DFFE(U1_q_b[29]_PORT_A_address, U1_q_b[29]_clock_0, , , );
U1_q_b[29]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_b[29]_PORT_B_address_reg = DFFE(U1_q_b[29]_PORT_B_address, U1_q_b[29]_clock_1, , , );
U1_q_b[29]_PORT_A_write_enable = J1L01;
U1_q_b[29]_PORT_A_write_enable_reg = DFFE(U1_q_b[29]_PORT_A_write_enable, U1_q_b[29]_clock_0, , , );
U1_q_b[29]_PORT_B_write_enable = V1L35;
U1_q_b[29]_PORT_B_write_enable_reg = DFFE(U1_q_b[29]_PORT_B_write_enable, U1_q_b[29]_clock_1, , , );
U1_q_b[29]_clock_0 = RB1__clk1;
U1_q_b[29]_clock_1 = !A1L5;
U1_q_b[29]_PORT_B_data_out = MEMORY(U1_q_b[29]_PORT_A_data_in_reg, U1_q_b[29]_PORT_B_data_in_reg, U1_q_b[29]_PORT_A_address_reg, U1_q_b[29]_PORT_B_address_reg, U1_q_b[29]_PORT_A_write_enable_reg, U1_q_b[29]_PORT_B_write_enable_reg, , , U1_q_b[29]_clock_0, U1_q_b[29]_clock_1, , , , );
U1_q_b[29] = U1_q_b[29]_PORT_B_data_out[0];


--V1_ram_rom_data_reg[31] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]
--operation mode is normal

V1_ram_rom_data_reg[31] = AMPP_FUNCTION(!A1L5, V1_ram_rom_data_reg[31], altera_internal_jtag, U1_q_b[31], V1L01, VCC, V1L9);


--U1_q_b[30] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_b[30]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
U1_q_b[30]_PORT_A_data_in = CB1L17;
U1_q_b[30]_PORT_A_data_in_reg = DFFE(U1_q_b[30]_PORT_A_data_in, U1_q_b[30]_clock_0, , , );
U1_q_b[30]_PORT_B_data_in = V1_ram_rom_data_reg[30];
U1_q_b[30]_PORT_B_data_in_reg = DFFE(U1_q_b[30]_PORT_B_data_in, U1_q_b[30]_clock_1, , , );
U1_q_b[30]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
U1_q_b[30]_PORT_A_address_reg = DFFE(U1_q_b[30]_PORT_A_address, U1_q_b[30]_clock_0, , , );
U1_q_b[30]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_b[30]_PORT_B_address_reg = DFFE(U1_q_b[30]_PORT_B_address, U1_q_b[30]_clock_1, , , );
U1_q_b[30]_PORT_A_write_enable = J1L01;
U1_q_b[30]_PORT_A_write_enable_reg = DFFE(U1_q_b[30]_PORT_A_write_enable, U1_q_b[30]_clock_0, , , );
U1_q_b[30]_PORT_B_write_enable = V1L35;
U1_q_b[30]_PORT_B_write_enable_reg = DFFE(U1_q_b[30]_PORT_B_write_enable, U1_q_b[30]_clock_1, , , );
U1_q_b[30]_clock_0 = RB1__clk1;
U1_q_b[30]_clock_1 = !A1L5;
U1_q_b[30]_PORT_B_data_out = MEMORY(U1_q_b[30]_PORT_A_data_in_reg, U1_q_b[30]_PORT_B_data_in_reg, U1_q_b[30]_PORT_A_address_reg, U1_q_b[30]_PORT_B_address_reg, U1_q_b[30]_PORT_A_write_enable_reg, U1_q_b[30]_PORT_B_write_enable_reg, , , U1_q_b[30]_clock_0, U1_q_b[30]_clock_1, , , , );
U1_q_b[30] = U1_q_b[30]_PORT_B_data_out[0];


--U1_q_b[31] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|q_b[31]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
U1_q_b[31]_PORT_A_data_in = CB1L27;
U1_q_b[31]_PORT_A_data_in_reg = DFFE(U1_q_b[31]_PORT_A_data_in, U1_q_b[31]_clock_0, , , );
U1_q_b[31]_PORT_B_data_in = V1_ram_rom_data_reg[31];
U1_q_b[31]_PORT_B_data_in_reg = DFFE(U1_q_b[31]_PORT_B_data_in, U1_q_b[31]_clock_1, , , );
U1_q_b[31]_PORT_A_address = BUS(CB1L991, CB1L002, CB1L102, CB1L202, CB1L302, CB1L402);
U1_q_b[31]_PORT_A_address_reg = DFFE(U1_q_b[31]_PORT_A_address, U1_q_b[31]_clock_0, , , );
U1_q_b[31]_PORT_B_address = BUS(Y1_safe_q[0], Y1_safe_q[1], Y1_safe_q[2], Y1_safe_q[3], Y1_safe_q[4], Y1_safe_q[5]);
U1_q_b[31]_PORT_B_address_reg = DFFE(U1_q_b[31]_PORT_B_address, U1_q_b[31]_clock_1, , , );
U1_q_b[31]_PORT_A_write_enable = J1L01;
U1_q_b[31]_PORT_A_write_enable_reg = DFFE(U1_q_b[31]_PORT_A_write_enable, U1_q_b[31]_clock_0, , , );
U1_q_b[31]_PORT_B_write_enable = V1L35;
U1_q_b[31]_PORT_B_write_enable_reg = DFFE(U1_q_b[31]_PORT_B_write_enable, U1_q_b[31]_clock_1, , , );
U1_q_b[31]_clock_0 = RB1__clk1;
U1_q_b[31]_clock_1 = !A1L5;
U1_q_b[31]_PORT_B_data_out = MEMORY(U1_q_b[31]_PORT_A_data_in_reg, U1_q_b[31]_PORT_B_data_in_reg, U1_q_b[31]_PORT_A_address_reg, U1_q_b[31]_PORT_B_address_reg, U1_q_b[31]_PORT_A_write_enable_reg, U1_q_b[31]_PORT_B_write_enable_reg, , , U1_q_b[31]_clock_0, U1_q_b[31]_clock_1, , , , );
U1_q_b[31] = U1_q_b[31]_PORT_B_data_out[0];


--GB4L43 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6010
--operation mode is normal

GB4L43 = BB1L26 & BB1L36 & (BB1L66Q # BB1L96Q);


--A1L772 is reduce_nor~261
--operation mode is normal

A1L772 = CB1L57Q & K41_reg_o[17] & A1L682 & A1L182;


--A1L872 is reduce_nor~263
--operation mode is normal

A1L872 = A1L682 & A1L182 & (!K41_reg_o[17] # !CB1L57Q);


--A1L972 is reduce_nor~265
--operation mode is normal

A1L972 = CB1L57Q & K41_reg_o[17] & A1L682 & A1L082;


--QB1L461 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|feedback_delay_wren~16
--operation mode is normal

QB1L461 = CB1L57Q & K41_reg_o[18] & QB1L3Q & A1L282;


--QB1L291 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_wren~12
--operation mode is normal

QB1L291 = QB1L3Q & A1L282 & (!K41_reg_o[18] # !CB1L57Q);


--A1L082 is reduce_nor~267
--operation mode is normal

A1L082 = A1L782 & (!K41_reg_o[21] & !K41_reg_o[20] # !CB1L57Q);


--A1L182 is reduce_nor~271
--operation mode is normal

A1L182 = CB1L57Q & K41_reg_o[21] & K41_reg_o[20] & A1L782;


--A1L282 is reduce_nor~275
--operation mode is normal

A1L282 = A1L182 & (!K41_reg_o[17] & !K41_reg_o[16] # !CB1L57Q);


--J1L7 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|rd_cmd~46
--operation mode is normal

J1L7 = K41_reg_o[16] & (!K41_reg_o[18] # !K41_reg_o[17]) # !K41_reg_o[16] & K41_reg_o[17] & !K41_reg_o[18];


--J1L8 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|rd_cmd~50
--operation mode is normal

J1L8 = J1L9 & !K41_reg_o[20] & !K41_reg_o[21] & CB1L57Q;


--J1L9 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|rd_cmd~54
--operation mode is normal

J1L9 = J1L7 & !K41_reg_o[23] & !K41_reg_o[19] & !K41_reg_o[22];


--A1L382 is reduce_nor~587
--operation mode is normal

A1L382 = A1L482 & K41_reg_o[18] & K41_reg_o[16] & CB1L57Q;


--A1L482 is reduce_nor~591
--operation mode is normal

A1L482 = A1L582 & !K41_reg_o[22] & !K41_reg_o[20] & !K41_reg_o[21];


--A1L582 is reduce_nor~593
--operation mode is normal

A1L582 = !K41_reg_o[17] & !K41_reg_o[23] & !K41_reg_o[19];


--A1L592 is slave_err~334
--operation mode is normal

A1L592 = K41_reg_o[17] & !K41_reg_o[19] & K41_reg_o[20] # !K41_reg_o[17] & (!K41_reg_o[19] & K41_reg_o[20] # !K41_reg_o[16]);


--A1L692 is slave_err~335
--operation mode is normal

A1L692 = A1L592 # K41_reg_o[17] & K41_reg_o[18] # !CB1L57Q;


--lvds_spare is lvds_spare
--operation mode is input

lvds_spare = INPUT();


--ttl_nrx[3] is ttl_nrx[3]
--operation mode is input

ttl_nrx[3] = INPUT();


--ttl_nrx[2] is ttl_nrx[2]
--operation mode is input

ttl_nrx[2] = INPUT();


--ttl_nrx[1] is ttl_nrx[1]
--operation mode is input

ttl_nrx[1] = INPUT();


--eeprom_si is eeprom_si
--operation mode is input

eeprom_si = INPUT();


--dip_sw3 is dip_sw3
--operation mode is input

dip_sw3 = INPUT();


--dip_sw4 is dip_sw4
--operation mode is input

dip_sw4 = INPUT();


--slot_id[3] is slot_id[3]
--operation mode is input

slot_id[3] = INPUT();


--slot_id[2] is slot_id[2]
--operation mode is input

slot_id[2] = INPUT();


--slot_id[1] is slot_id[1]
--operation mode is input

slot_id[1] = INPUT();


--slot_id[0] is slot_id[0]
--operation mode is input

slot_id[0] = INPUT();


--rs232_rx is rs232_rx
--operation mode is input

rs232_rx = INPUT();


--rst_n is rst_n
--operation mode is input

rst_n = INPUT();






--lvds_sync is lvds_sync
--operation mode is input

lvds_sync = INPUT();


--inclk is inclk
--operation mode is input

inclk = INPUT();


--lvds_cmd is lvds_cmd
--operation mode is input

lvds_cmd = INPUT();


--lvds_txa is lvds_txa
--operation mode is output

lvds_txa = OUTPUT(KB1L6);


--lvds_txb is lvds_txb
--operation mode is output

lvds_txb = OUTPUT(GND);


--ttl_tx[3] is ttl_tx[3]
--operation mode is output

ttl_tx[3] = OUTPUT(GND);


--ttl_tx[2] is ttl_tx[2]
--operation mode is output

ttl_tx[2] = OUTPUT(GND);


--ttl_tx[1] is ttl_tx[1]
--operation mode is output

ttl_tx[1] = OUTPUT(GND);


--ttl_txena[3] is ttl_txena[3]
--operation mode is output

ttl_txena[3] = OUTPUT(GND);


--ttl_txena[2] is ttl_txena[2]
--operation mode is output

ttl_txena[2] = OUTPUT(GND);


--ttl_txena[1] is ttl_txena[1]
--operation mode is output

ttl_txena[1] = OUTPUT(GND);


--eeprom_so is eeprom_so
--operation mode is output

eeprom_so = OUTPUT(GND);


--eeprom_sck is eeprom_sck
--operation mode is output

eeprom_sck = OUTPUT(GND);


--eeprom_cs is eeprom_cs
--operation mode is output

eeprom_cs = OUTPUT(GND);


--dac_data0[13] is dac_data0[13]
--operation mode is output

dac_data0[13] = OUTPUT(K11_reg_o[13]);


--dac_data0[12] is dac_data0[12]
--operation mode is output

dac_data0[12] = OUTPUT(K11_reg_o[12]);


--dac_data0[11] is dac_data0[11]
--operation mode is output

dac_data0[11] = OUTPUT(K11_reg_o[11]);


--dac_data0[10] is dac_data0[10]
--operation mode is output

dac_data0[10] = OUTPUT(K11_reg_o[10]);


--dac_data0[9] is dac_data0[9]
--operation mode is output

dac_data0[9] = OUTPUT(K11_reg_o[9]);


--dac_data0[8] is dac_data0[8]
--operation mode is output

dac_data0[8] = OUTPUT(K11_reg_o[8]);


--dac_data0[7] is dac_data0[7]
--operation mode is output

dac_data0[7] = OUTPUT(K11_reg_o[7]);


--dac_data0[6] is dac_data0[6]
--operation mode is output

dac_data0[6] = OUTPUT(K11_reg_o[6]);


--dac_data0[5] is dac_data0[5]
--operation mode is output

dac_data0[5] = OUTPUT(K11_reg_o[5]);


--dac_data0[4] is dac_data0[4]
--operation mode is output

dac_data0[4] = OUTPUT(K11_reg_o[4]);


--dac_data0[3] is dac_data0[3]
--operation mode is output

dac_data0[3] = OUTPUT(K11_reg_o[3]);


--dac_data0[2] is dac_data0[2]
--operation mode is output

dac_data0[2] = OUTPUT(K11_reg_o[2]);


--dac_data0[1] is dac_data0[1]
--operation mode is output

dac_data0[1] = OUTPUT(K11_reg_o[1]);


--dac_data0[0] is dac_data0[0]
--operation mode is output

dac_data0[0] = OUTPUT(K11_reg_o[0]);


--dac_data1[13] is dac_data1[13]
--operation mode is output

dac_data1[13] = OUTPUT(K11_reg_o[13]);


--dac_data1[12] is dac_data1[12]
--operation mode is output

dac_data1[12] = OUTPUT(K11_reg_o[12]);


--dac_data1[11] is dac_data1[11]
--operation mode is output

dac_data1[11] = OUTPUT(K11_reg_o[11]);


--dac_data1[10] is dac_data1[10]
--operation mode is output

dac_data1[10] = OUTPUT(K11_reg_o[10]);


--dac_data1[9] is dac_data1[9]
--operation mode is output

dac_data1[9] = OUTPUT(K11_reg_o[9]);


--dac_data1[8] is dac_data1[8]
--operation mode is output

dac_data1[8] = OUTPUT(K11_reg_o[8]);


--dac_data1[7] is dac_data1[7]
--operation mode is output

dac_data1[7] = OUTPUT(K11_reg_o[7]);


--dac_data1[6] is dac_data1[6]
--operation mode is output

dac_data1[6] = OUTPUT(K11_reg_o[6]);


--dac_data1[5] is dac_data1[5]
--operation mode is output

dac_data1[5] = OUTPUT(K11_reg_o[5]);


--dac_data1[4] is dac_data1[4]
--operation mode is output

dac_data1[4] = OUTPUT(K11_reg_o[4]);


--dac_data1[3] is dac_data1[3]
--operation mode is output

dac_data1[3] = OUTPUT(K11_reg_o[3]);


--dac_data1[2] is dac_data1[2]
--operation mode is output

dac_data1[2] = OUTPUT(K11_reg_o[2]);


--dac_data1[1] is dac_data1[1]
--operation mode is output

dac_data1[1] = OUTPUT(K11_reg_o[1]);


--dac_data1[0] is dac_data1[0]
--operation mode is output

dac_data1[0] = OUTPUT(K11_reg_o[0]);


--dac_data2[13] is dac_data2[13]
--operation mode is output

dac_data2[13] = OUTPUT(K11_reg_o[13]);


--dac_data2[12] is dac_data2[12]
--operation mode is output

dac_data2[12] = OUTPUT(K11_reg_o[12]);


--dac_data2[11] is dac_data2[11]
--operation mode is output

dac_data2[11] = OUTPUT(K11_reg_o[11]);


--dac_data2[10] is dac_data2[10]
--operation mode is output

dac_data2[10] = OUTPUT(K11_reg_o[10]);


--dac_data2[9] is dac_data2[9]
--operation mode is output

dac_data2[9] = OUTPUT(K11_reg_o[9]);


--dac_data2[8] is dac_data2[8]
--operation mode is output

dac_data2[8] = OUTPUT(K11_reg_o[8]);


--dac_data2[7] is dac_data2[7]
--operation mode is output

dac_data2[7] = OUTPUT(K11_reg_o[7]);


--dac_data2[6] is dac_data2[6]
--operation mode is output

dac_data2[6] = OUTPUT(K11_reg_o[6]);


--dac_data2[5] is dac_data2[5]
--operation mode is output

dac_data2[5] = OUTPUT(K11_reg_o[5]);


--dac_data2[4] is dac_data2[4]
--operation mode is output

dac_data2[4] = OUTPUT(K11_reg_o[4]);


--dac_data2[3] is dac_data2[3]
--operation mode is output

dac_data2[3] = OUTPUT(K11_reg_o[3]);


--dac_data2[2] is dac_data2[2]
--operation mode is output

dac_data2[2] = OUTPUT(K11_reg_o[2]);


--dac_data2[1] is dac_data2[1]
--operation mode is output

dac_data2[1] = OUTPUT(K11_reg_o[1]);


--dac_data2[0] is dac_data2[0]
--operation mode is output

dac_data2[0] = OUTPUT(K11_reg_o[0]);


--dac_data3[13] is dac_data3[13]
--operation mode is output

dac_data3[13] = OUTPUT(K11_reg_o[13]);


--dac_data3[12] is dac_data3[12]
--operation mode is output

dac_data3[12] = OUTPUT(K11_reg_o[12]);


--dac_data3[11] is dac_data3[11]
--operation mode is output

dac_data3[11] = OUTPUT(K11_reg_o[11]);


--dac_data3[10] is dac_data3[10]
--operation mode is output

dac_data3[10] = OUTPUT(K11_reg_o[10]);


--dac_data3[9] is dac_data3[9]
--operation mode is output

dac_data3[9] = OUTPUT(K11_reg_o[9]);


--dac_data3[8] is dac_data3[8]
--operation mode is output

dac_data3[8] = OUTPUT(K11_reg_o[8]);


--dac_data3[7] is dac_data3[7]
--operation mode is output

dac_data3[7] = OUTPUT(K11_reg_o[7]);


--dac_data3[6] is dac_data3[6]
--operation mode is output

dac_data3[6] = OUTPUT(K11_reg_o[6]);


--dac_data3[5] is dac_data3[5]
--operation mode is output

dac_data3[5] = OUTPUT(K11_reg_o[5]);


--dac_data3[4] is dac_data3[4]
--operation mode is output

dac_data3[4] = OUTPUT(K11_reg_o[4]);


--dac_data3[3] is dac_data3[3]
--operation mode is output

dac_data3[3] = OUTPUT(K11_reg_o[3]);


--dac_data3[2] is dac_data3[2]
--operation mode is output

dac_data3[2] = OUTPUT(K11_reg_o[2]);


--dac_data3[1] is dac_data3[1]
--operation mode is output

dac_data3[1] = OUTPUT(K11_reg_o[1]);


--dac_data3[0] is dac_data3[0]
--operation mode is output

dac_data3[0] = OUTPUT(K11_reg_o[0]);


--dac_data4[13] is dac_data4[13]
--operation mode is output

dac_data4[13] = OUTPUT(K11_reg_o[13]);


--dac_data4[12] is dac_data4[12]
--operation mode is output

dac_data4[12] = OUTPUT(K11_reg_o[12]);


--dac_data4[11] is dac_data4[11]
--operation mode is output

dac_data4[11] = OUTPUT(K11_reg_o[11]);


--dac_data4[10] is dac_data4[10]
--operation mode is output

dac_data4[10] = OUTPUT(K11_reg_o[10]);


--dac_data4[9] is dac_data4[9]
--operation mode is output

dac_data4[9] = OUTPUT(K11_reg_o[9]);


--dac_data4[8] is dac_data4[8]
--operation mode is output

dac_data4[8] = OUTPUT(K11_reg_o[8]);


--dac_data4[7] is dac_data4[7]
--operation mode is output

dac_data4[7] = OUTPUT(K11_reg_o[7]);


--dac_data4[6] is dac_data4[6]
--operation mode is output

dac_data4[6] = OUTPUT(K11_reg_o[6]);


--dac_data4[5] is dac_data4[5]
--operation mode is output

dac_data4[5] = OUTPUT(K11_reg_o[5]);


--dac_data4[4] is dac_data4[4]
--operation mode is output

dac_data4[4] = OUTPUT(K11_reg_o[4]);


--dac_data4[3] is dac_data4[3]
--operation mode is output

dac_data4[3] = OUTPUT(K11_reg_o[3]);


--dac_data4[2] is dac_data4[2]
--operation mode is output

dac_data4[2] = OUTPUT(K11_reg_o[2]);


--dac_data4[1] is dac_data4[1]
--operation mode is output

dac_data4[1] = OUTPUT(K11_reg_o[1]);


--dac_data4[0] is dac_data4[0]
--operation mode is output

dac_data4[0] = OUTPUT(K11_reg_o[0]);


--dac_data5[13] is dac_data5[13]
--operation mode is output

dac_data5[13] = OUTPUT(K11_reg_o[13]);


--dac_data5[12] is dac_data5[12]
--operation mode is output

dac_data5[12] = OUTPUT(K11_reg_o[12]);


--dac_data5[11] is dac_data5[11]
--operation mode is output

dac_data5[11] = OUTPUT(K11_reg_o[11]);


--dac_data5[10] is dac_data5[10]
--operation mode is output

dac_data5[10] = OUTPUT(K11_reg_o[10]);


--dac_data5[9] is dac_data5[9]
--operation mode is output

dac_data5[9] = OUTPUT(K11_reg_o[9]);


--dac_data5[8] is dac_data5[8]
--operation mode is output

dac_data5[8] = OUTPUT(K11_reg_o[8]);


--dac_data5[7] is dac_data5[7]
--operation mode is output

dac_data5[7] = OUTPUT(K11_reg_o[7]);


--dac_data5[6] is dac_data5[6]
--operation mode is output

dac_data5[6] = OUTPUT(K11_reg_o[6]);


--dac_data5[5] is dac_data5[5]
--operation mode is output

dac_data5[5] = OUTPUT(K11_reg_o[5]);


--dac_data5[4] is dac_data5[4]
--operation mode is output

dac_data5[4] = OUTPUT(K11_reg_o[4]);


--dac_data5[3] is dac_data5[3]
--operation mode is output

dac_data5[3] = OUTPUT(K11_reg_o[3]);


--dac_data5[2] is dac_data5[2]
--operation mode is output

dac_data5[2] = OUTPUT(K11_reg_o[2]);


--dac_data5[1] is dac_data5[1]
--operation mode is output

dac_data5[1] = OUTPUT(K11_reg_o[1]);


--dac_data5[0] is dac_data5[0]
--operation mode is output

dac_data5[0] = OUTPUT(K11_reg_o[0]);


--dac_data6[13] is dac_data6[13]
--operation mode is output

dac_data6[13] = OUTPUT(K11_reg_o[13]);


--dac_data6[12] is dac_data6[12]
--operation mode is output

dac_data6[12] = OUTPUT(K11_reg_o[12]);


--dac_data6[11] is dac_data6[11]
--operation mode is output

dac_data6[11] = OUTPUT(K11_reg_o[11]);


--dac_data6[10] is dac_data6[10]
--operation mode is output

dac_data6[10] = OUTPUT(K11_reg_o[10]);


--dac_data6[9] is dac_data6[9]
--operation mode is output

dac_data6[9] = OUTPUT(K11_reg_o[9]);


--dac_data6[8] is dac_data6[8]
--operation mode is output

dac_data6[8] = OUTPUT(K11_reg_o[8]);


--dac_data6[7] is dac_data6[7]
--operation mode is output

dac_data6[7] = OUTPUT(K11_reg_o[7]);


--dac_data6[6] is dac_data6[6]
--operation mode is output

dac_data6[6] = OUTPUT(K11_reg_o[6]);


--dac_data6[5] is dac_data6[5]
--operation mode is output

dac_data6[5] = OUTPUT(K11_reg_o[5]);


--dac_data6[4] is dac_data6[4]
--operation mode is output

dac_data6[4] = OUTPUT(K11_reg_o[4]);


--dac_data6[3] is dac_data6[3]
--operation mode is output

dac_data6[3] = OUTPUT(K11_reg_o[3]);


--dac_data6[2] is dac_data6[2]
--operation mode is output

dac_data6[2] = OUTPUT(K11_reg_o[2]);


--dac_data6[1] is dac_data6[1]
--operation mode is output

dac_data6[1] = OUTPUT(K11_reg_o[1]);


--dac_data6[0] is dac_data6[0]
--operation mode is output

dac_data6[0] = OUTPUT(K11_reg_o[0]);


--dac_data7[13] is dac_data7[13]
--operation mode is output

dac_data7[13] = OUTPUT(K11_reg_o[13]);


--dac_data7[12] is dac_data7[12]
--operation mode is output

dac_data7[12] = OUTPUT(K11_reg_o[12]);


--dac_data7[11] is dac_data7[11]
--operation mode is output

dac_data7[11] = OUTPUT(K11_reg_o[11]);


--dac_data7[10] is dac_data7[10]
--operation mode is output

dac_data7[10] = OUTPUT(K11_reg_o[10]);


--dac_data7[9] is dac_data7[9]
--operation mode is output

dac_data7[9] = OUTPUT(K11_reg_o[9]);


--dac_data7[8] is dac_data7[8]
--operation mode is output

dac_data7[8] = OUTPUT(K11_reg_o[8]);


--dac_data7[7] is dac_data7[7]
--operation mode is output

dac_data7[7] = OUTPUT(K11_reg_o[7]);


--dac_data7[6] is dac_data7[6]
--operation mode is output

dac_data7[6] = OUTPUT(K11_reg_o[6]);


--dac_data7[5] is dac_data7[5]
--operation mode is output

dac_data7[5] = OUTPUT(K11_reg_o[5]);


--dac_data7[4] is dac_data7[4]
--operation mode is output

dac_data7[4] = OUTPUT(K11_reg_o[4]);


--dac_data7[3] is dac_data7[3]
--operation mode is output

dac_data7[3] = OUTPUT(K11_reg_o[3]);


--dac_data7[2] is dac_data7[2]
--operation mode is output

dac_data7[2] = OUTPUT(K11_reg_o[2]);


--dac_data7[1] is dac_data7[1]
--operation mode is output

dac_data7[1] = OUTPUT(K11_reg_o[1]);


--dac_data7[0] is dac_data7[0]
--operation mode is output

dac_data7[0] = OUTPUT(K11_reg_o[0]);


--dac_data8[13] is dac_data8[13]
--operation mode is output

dac_data8[13] = OUTPUT(K11_reg_o[13]);


--dac_data8[12] is dac_data8[12]
--operation mode is output

dac_data8[12] = OUTPUT(K11_reg_o[12]);


--dac_data8[11] is dac_data8[11]
--operation mode is output

dac_data8[11] = OUTPUT(K11_reg_o[11]);


--dac_data8[10] is dac_data8[10]
--operation mode is output

dac_data8[10] = OUTPUT(K11_reg_o[10]);


--dac_data8[9] is dac_data8[9]
--operation mode is output

dac_data8[9] = OUTPUT(K11_reg_o[9]);


--dac_data8[8] is dac_data8[8]
--operation mode is output

dac_data8[8] = OUTPUT(K11_reg_o[8]);


--dac_data8[7] is dac_data8[7]
--operation mode is output

dac_data8[7] = OUTPUT(K11_reg_o[7]);


--dac_data8[6] is dac_data8[6]
--operation mode is output

dac_data8[6] = OUTPUT(K11_reg_o[6]);


--dac_data8[5] is dac_data8[5]
--operation mode is output

dac_data8[5] = OUTPUT(K11_reg_o[5]);


--dac_data8[4] is dac_data8[4]
--operation mode is output

dac_data8[4] = OUTPUT(K11_reg_o[4]);


--dac_data8[3] is dac_data8[3]
--operation mode is output

dac_data8[3] = OUTPUT(K11_reg_o[3]);


--dac_data8[2] is dac_data8[2]
--operation mode is output

dac_data8[2] = OUTPUT(K11_reg_o[2]);


--dac_data8[1] is dac_data8[1]
--operation mode is output

dac_data8[1] = OUTPUT(K11_reg_o[1]);


--dac_data8[0] is dac_data8[0]
--operation mode is output

dac_data8[0] = OUTPUT(K11_reg_o[0]);


--dac_data9[13] is dac_data9[13]
--operation mode is output

dac_data9[13] = OUTPUT(K11_reg_o[13]);


--dac_data9[12] is dac_data9[12]
--operation mode is output

dac_data9[12] = OUTPUT(K11_reg_o[12]);


--dac_data9[11] is dac_data9[11]
--operation mode is output

dac_data9[11] = OUTPUT(K11_reg_o[11]);


--dac_data9[10] is dac_data9[10]
--operation mode is output

dac_data9[10] = OUTPUT(K11_reg_o[10]);


--dac_data9[9] is dac_data9[9]
--operation mode is output

dac_data9[9] = OUTPUT(K11_reg_o[9]);


--dac_data9[8] is dac_data9[8]
--operation mode is output

dac_data9[8] = OUTPUT(K11_reg_o[8]);


--dac_data9[7] is dac_data9[7]
--operation mode is output

dac_data9[7] = OUTPUT(K11_reg_o[7]);


--dac_data9[6] is dac_data9[6]
--operation mode is output

dac_data9[6] = OUTPUT(K11_reg_o[6]);


--dac_data9[5] is dac_data9[5]
--operation mode is output

dac_data9[5] = OUTPUT(K11_reg_o[5]);


--dac_data9[4] is dac_data9[4]
--operation mode is output

dac_data9[4] = OUTPUT(K11_reg_o[4]);


--dac_data9[3] is dac_data9[3]
--operation mode is output

dac_data9[3] = OUTPUT(K11_reg_o[3]);


--dac_data9[2] is dac_data9[2]
--operation mode is output

dac_data9[2] = OUTPUT(K11_reg_o[2]);


--dac_data9[1] is dac_data9[1]
--operation mode is output

dac_data9[1] = OUTPUT(K11_reg_o[1]);


--dac_data9[0] is dac_data9[0]
--operation mode is output

dac_data9[0] = OUTPUT(K11_reg_o[0]);


--dac_data10[13] is dac_data10[13]
--operation mode is output

dac_data10[13] = OUTPUT(K11_reg_o[13]);


--dac_data10[12] is dac_data10[12]
--operation mode is output

dac_data10[12] = OUTPUT(K11_reg_o[12]);


--dac_data10[11] is dac_data10[11]
--operation mode is output

dac_data10[11] = OUTPUT(K11_reg_o[11]);


--dac_data10[10] is dac_data10[10]
--operation mode is output

dac_data10[10] = OUTPUT(K11_reg_o[10]);


--dac_data10[9] is dac_data10[9]
--operation mode is output

dac_data10[9] = OUTPUT(K11_reg_o[9]);


--dac_data10[8] is dac_data10[8]
--operation mode is output

dac_data10[8] = OUTPUT(K11_reg_o[8]);


--dac_data10[7] is dac_data10[7]
--operation mode is output

dac_data10[7] = OUTPUT(K11_reg_o[7]);


--dac_data10[6] is dac_data10[6]
--operation mode is output

dac_data10[6] = OUTPUT(K11_reg_o[6]);


--dac_data10[5] is dac_data10[5]
--operation mode is output

dac_data10[5] = OUTPUT(K11_reg_o[5]);


--dac_data10[4] is dac_data10[4]
--operation mode is output

dac_data10[4] = OUTPUT(K11_reg_o[4]);


--dac_data10[3] is dac_data10[3]
--operation mode is output

dac_data10[3] = OUTPUT(K11_reg_o[3]);


--dac_data10[2] is dac_data10[2]
--operation mode is output

dac_data10[2] = OUTPUT(K11_reg_o[2]);


--dac_data10[1] is dac_data10[1]
--operation mode is output

dac_data10[1] = OUTPUT(K11_reg_o[1]);


--dac_data10[0] is dac_data10[0]
--operation mode is output

dac_data10[0] = OUTPUT(K11_reg_o[0]);


--dac_clk[40] is dac_clk[40]
--operation mode is output

dac_clk[40] = OUTPUT(H1L24);


--dac_clk[39] is dac_clk[39]
--operation mode is output

dac_clk[39] = OUTPUT(H1L04);


--dac_clk[38] is dac_clk[38]
--operation mode is output

dac_clk[38] = OUTPUT(H1L93);


--dac_clk[37] is dac_clk[37]
--operation mode is output

dac_clk[37] = OUTPUT(H1L83);


--dac_clk[36] is dac_clk[36]
--operation mode is output

dac_clk[36] = OUTPUT(H1L73);


--dac_clk[35] is dac_clk[35]
--operation mode is output

dac_clk[35] = OUTPUT(H1L63);


--dac_clk[34] is dac_clk[34]
--operation mode is output

dac_clk[34] = OUTPUT(H1L53);


--dac_clk[33] is dac_clk[33]
--operation mode is output

dac_clk[33] = OUTPUT(H1L43);


--dac_clk[32] is dac_clk[32]
--operation mode is output

dac_clk[32] = OUTPUT(H1L33);


--dac_clk[31] is dac_clk[31]
--operation mode is output

dac_clk[31] = OUTPUT(H1L23);


--dac_clk[30] is dac_clk[30]
--operation mode is output

dac_clk[30] = OUTPUT(H1L13);


--dac_clk[29] is dac_clk[29]
--operation mode is output

dac_clk[29] = OUTPUT(H1L03);


--dac_clk[28] is dac_clk[28]
--operation mode is output

dac_clk[28] = OUTPUT(H1L92);


--dac_clk[27] is dac_clk[27]
--operation mode is output

dac_clk[27] = OUTPUT(H1L82);


--dac_clk[26] is dac_clk[26]
--operation mode is output

dac_clk[26] = OUTPUT(H1L72);


--dac_clk[25] is dac_clk[25]
--operation mode is output

dac_clk[25] = OUTPUT(H1L62);


--dac_clk[24] is dac_clk[24]
--operation mode is output

dac_clk[24] = OUTPUT(H1L52);


--dac_clk[23] is dac_clk[23]
--operation mode is output

dac_clk[23] = OUTPUT(H1L42);


--dac_clk[22] is dac_clk[22]
--operation mode is output

dac_clk[22] = OUTPUT(H1L32);


--dac_clk[21] is dac_clk[21]
--operation mode is output

dac_clk[21] = OUTPUT(H1L22);


--dac_clk[20] is dac_clk[20]
--operation mode is output

dac_clk[20] = OUTPUT(H1L12);


--dac_clk[19] is dac_clk[19]
--operation mode is output

dac_clk[19] = OUTPUT(H1L02);


--dac_clk[18] is dac_clk[18]
--operation mode is output

dac_clk[18] = OUTPUT(H1L91);


--dac_clk[17] is dac_clk[17]
--operation mode is output

dac_clk[17] = OUTPUT(H1L81);


--dac_clk[16] is dac_clk[16]
--operation mode is output

dac_clk[16] = OUTPUT(H1L71);


--dac_clk[15] is dac_clk[15]
--operation mode is output

dac_clk[15] = OUTPUT(H1L61);


--dac_clk[14] is dac_clk[14]
--operation mode is output

dac_clk[14] = OUTPUT(H1L51);


--dac_clk[13] is dac_clk[13]
--operation mode is output

dac_clk[13] = OUTPUT(H1L41);


--dac_clk[12] is dac_clk[12]
--operation mode is output

dac_clk[12] = OUTPUT(H1L31);


--dac_clk[11] is dac_clk[11]
--operation mode is output

dac_clk[11] = OUTPUT(H1L21);


--dac_clk[10] is dac_clk[10]
--operation mode is output

dac_clk[10] = OUTPUT(H1L11);


--dac_clk[9] is dac_clk[9]
--operation mode is output

dac_clk[9] = OUTPUT(H1L01);


--dac_clk[8] is dac_clk[8]
--operation mode is output

dac_clk[8] = OUTPUT(H1L9);


--dac_clk[7] is dac_clk[7]
--operation mode is output

dac_clk[7] = OUTPUT(H1L8);


--dac_clk[6] is dac_clk[6]
--operation mode is output

dac_clk[6] = OUTPUT(H1L7);


--dac_clk[5] is dac_clk[5]
--operation mode is output

dac_clk[5] = OUTPUT(H1L6);


--dac_clk[4] is dac_clk[4]
--operation mode is output

dac_clk[4] = OUTPUT(H1L5);


--dac_clk[3] is dac_clk[3]
--operation mode is output

dac_clk[3] = OUTPUT(H1L4);


--dac_clk[2] is dac_clk[2]
--operation mode is output

dac_clk[2] = OUTPUT(H1L3);


--dac_clk[1] is dac_clk[1]
--operation mode is output

dac_clk[1] = OUTPUT(H1L2);


--dac_clk[0] is dac_clk[0]
--operation mode is output

dac_clk[0] = OUTPUT(H1L1);


--red_led is red_led
--operation mode is output

red_led = OUTPUT(E1_led_data[0]);


--ylw_led is ylw_led
--operation mode is output

ylw_led = OUTPUT(E1_led_data[1]);


--grn_led is grn_led
--operation mode is output

grn_led = OUTPUT(E1_led_data[2]);


--wdog is wdog
--operation mode is output

wdog = OUTPUT(!CB1L87);


--mictor[32] is mictor[32]
--operation mode is output

mictor[32] = OUTPUT(GND);


--mictor[31] is mictor[31]
--operation mode is output

mictor[31] = OUTPUT(GND);


--mictor[30] is mictor[30]
--operation mode is output

mictor[30] = OUTPUT(GND);


--mictor[29] is mictor[29]
--operation mode is output

mictor[29] = OUTPUT(GND);


--mictor[28] is mictor[28]
--operation mode is output

mictor[28] = OUTPUT(GND);


--mictor[27] is mictor[27]
--operation mode is output

mictor[27] = OUTPUT(GND);


--mictor[26] is mictor[26]
--operation mode is output

mictor[26] = OUTPUT(GND);


--mictor[25] is mictor[25]
--operation mode is output

mictor[25] = OUTPUT(GND);


--mictor[24] is mictor[24]
--operation mode is output

mictor[24] = OUTPUT(GND);


--mictor[23] is mictor[23]
--operation mode is output

mictor[23] = OUTPUT(GND);


--mictor[22] is mictor[22]
--operation mode is output

mictor[22] = OUTPUT(GND);


--mictor[21] is mictor[21]
--operation mode is output

mictor[21] = OUTPUT(GND);


--mictor[20] is mictor[20]
--operation mode is output

mictor[20] = OUTPUT(GND);


--mictor[19] is mictor[19]
--operation mode is output

mictor[19] = OUTPUT(GND);


--mictor[18] is mictor[18]
--operation mode is output

mictor[18] = OUTPUT(GND);


--mictor[17] is mictor[17]
--operation mode is output

mictor[17] = OUTPUT(GND);


--mictor[16] is mictor[16]
--operation mode is output

mictor[16] = OUTPUT(GND);


--mictor[15] is mictor[15]
--operation mode is output

mictor[15] = OUTPUT(GND);


--mictor[14] is mictor[14]
--operation mode is output

mictor[14] = OUTPUT(GND);


--mictor[13] is mictor[13]
--operation mode is output

mictor[13] = OUTPUT(GND);


--mictor[12] is mictor[12]
--operation mode is output

mictor[12] = OUTPUT(GND);


--mictor[11] is mictor[11]
--operation mode is output

mictor[11] = OUTPUT(GND);


--mictor[10] is mictor[10]
--operation mode is output

mictor[10] = OUTPUT(GND);


--mictor[9] is mictor[9]
--operation mode is output

mictor[9] = OUTPUT(GND);


--mictor[8] is mictor[8]
--operation mode is output

mictor[8] = OUTPUT(GND);


--mictor[7] is mictor[7]
--operation mode is output

mictor[7] = OUTPUT(GND);


--mictor[6] is mictor[6]
--operation mode is output

mictor[6] = OUTPUT(GND);


--mictor[5] is mictor[5]
--operation mode is output

mictor[5] = OUTPUT(GND);


--mictor[4] is mictor[4]
--operation mode is output

mictor[4] = OUTPUT(GND);


--mictor[3] is mictor[3]
--operation mode is output

mictor[3] = OUTPUT(GND);


--mictor[2] is mictor[2]
--operation mode is output

mictor[2] = OUTPUT(GND);


--mictor[1] is mictor[1]
--operation mode is output

mictor[1] = OUTPUT(GND);


--mictorclk[2] is mictorclk[2]
--operation mode is output

mictorclk[2] = OUTPUT(GND);


--mictorclk[1] is mictorclk[1]
--operation mode is output

mictorclk[1] = OUTPUT(GND);


--rs232_tx is rs232_tx
--operation mode is output

rs232_tx = OUTPUT(GND);



--test[16] is test[16]
--operation mode is bidir

test[16]_tri_out = TRI(GND, GND);
test[16] = BIDIR(test[16]_tri_out);


--test[15] is test[15]
--operation mode is bidir

test[15]_tri_out = TRI(GND, GND);
test[15] = BIDIR(test[15]_tri_out);


--test[14] is test[14]
--operation mode is bidir

test[14]_tri_out = TRI(GND, GND);
test[14] = BIDIR(test[14]_tri_out);


--test[13] is test[13]
--operation mode is bidir

test[13]_tri_out = TRI(GND, GND);
test[13] = BIDIR(test[13]_tri_out);


--test[12] is test[12]
--operation mode is bidir

test[12]_tri_out = TRI(GND, GND);
test[12] = BIDIR(test[12]_tri_out);


--test[11] is test[11]
--operation mode is bidir

test[11]_tri_out = TRI(GND, GND);
test[11] = BIDIR(test[11]_tri_out);


--test[10] is test[10]
--operation mode is bidir

test[10]_tri_out = TRI(GND, GND);
test[10] = BIDIR(test[10]_tri_out);


--test[9] is test[9]
--operation mode is bidir

test[9]_tri_out = TRI(GND, GND);
test[9] = BIDIR(test[9]_tri_out);


--test[8] is test[8]
--operation mode is bidir

test[8]_tri_out = TRI(GND, GND);
test[8] = BIDIR(test[8]_tri_out);


--test[7] is test[7]
--operation mode is bidir

test[7]_tri_out = TRI(GND, GND);
test[7] = BIDIR(test[7]_tri_out);


--test[6] is test[6]
--operation mode is bidir

test[6]_tri_out = TRI(GND, GND);
test[6] = BIDIR(test[6]_tri_out);


--test[5] is test[5]
--operation mode is bidir

test[5]_tri_out = TRI(GND, GND);
test[5] = BIDIR(test[5]_tri_out);


--test[4] is test[4]
--operation mode is bidir

test[4]_tri_out = TRI(GND, GND);
test[4] = BIDIR(test[4]_tri_out);


--test[3] is test[3]
--operation mode is bidir

test[3]_tri_out = TRI(GND, GND);
test[3] = BIDIR(test[3]_tri_out);


--Y9L13 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[0]~304
--operation mode is normal

Y9L13 = !Y9_safe_q[0];


