INFO: [HLS 200-10] Running '/data/Xilinx/Vitis_HLS/2023.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'brenton' on host 'isc01.fnal.gov' (Linux_x86_64 version 5.14.0-162.22.2.el9_1.x86_64) on Thu Jul 27 11:05:19 EDT 2023
INFO: [HLS 200-10] In directory '/home/brenton/kernel/processAPA'
Sourcing Tcl script '/home/brenton/kernel/processAPA/processapa/solution1/csynth.tcl'
INFO: [HLS 200-1510] Running: source /home/brenton/kernel/processAPA/processapa/solution1/csynth.tcl
INFO: [HLS 200-1510] Running: open_project processapa 
INFO: [HLS 200-10] Opening project '/home/brenton/kernel/processAPA/processapa'.
INFO: [HLS 200-1510] Running: set_top process_data 
INFO: [HLS 200-1510] Running: add_files FDHDChannelMapSP.cxx 
INFO: [HLS 200-10] Adding design file 'FDHDChannelMapSP.cxx' to the project
INFO: [HLS 200-1510] Running: add_files kernel.cpp 
INFO: [HLS 200-10] Adding design file 'kernel.cpp' to the project
INFO: [HLS 200-1510] Running: add_files myproject.cpp 
INFO: [HLS 200-10] Adding design file 'myproject.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb FDHDChannelMap_v1_visiblewires.txt 
INFO: [HLS 200-10] Adding test bench file 'FDHDChannelMap_v1_visiblewires.txt' to the project
INFO: [HLS 200-1510] Running: add_files -tb FDHDChannelMap_v1_wireends.txt 
INFO: [HLS 200-10] Adding test bench file 'FDHDChannelMap_v1_wireends.txt' to the project
INFO: [HLS 200-1510] Running: add_files -tb FDHD_CrateMap_v1.txt 
INFO: [HLS 200-10] Adding test bench file 'FDHD_CrateMap_v1.txt' to the project
INFO: [HLS 200-1510] Running: add_files -tb ../../workspace/datfiles/TriggerRecord00001_0000TPCAPA000.dat 
INFO: [HLS 200-10] Adding test bench file '../../workspace/datfiles/TriggerRecord00001_0000TPCAPA000.dat' to the project
INFO: [HLS 200-1510] Running: add_files -tb ../../workspace/datfiles/TriggerRecord00001_0000TPCAPA001.dat 
INFO: [HLS 200-10] Adding test bench file '../../workspace/datfiles/TriggerRecord00001_0000TPCAPA001.dat' to the project
INFO: [HLS 200-1510] Running: add_files -tb ../../workspace/datfiles/TriggerRecord00001_0000TPCAPA002.dat 
INFO: [HLS 200-10] Adding test bench file '../../workspace/datfiles/TriggerRecord00001_0000TPCAPA002.dat' to the project
INFO: [HLS 200-1510] Running: add_files -tb ../../workspace/datfiles/TriggerRecord00001_0000TPCAPA003.dat 
INFO: [HLS 200-10] Adding test bench file '../../workspace/datfiles/TriggerRecord00001_0000TPCAPA003.dat' to the project
INFO: [HLS 200-1510] Running: add_files -tb processAPA.cxx 
INFO: [HLS 200-10] Adding test bench file 'processAPA.cxx' to the project
INFO: [HLS 200-1510] Running: add_files -tb ../../workspace/processAPA/weights 
INFO: [HLS 200-10] Adding test bench file '../../workspace/processAPA/weights' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vitis 
INFO: [HLS 200-10] Opening solution '/home/brenton/kernel/processAPA/processapa/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./processapa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Analyzing design file 'FDHDChannelMapSP.cxx' ... 
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'myproject.cpp' ... 
WARNING: [HLS 207-5532] 'region' in '#pragma HLS Inline' is deprecated, use 'Inline Pragma' instead (./nnet_utils/nnet_conv2d.h:47:26)
WARNING: [HLS 207-5532] 'region' in '#pragma HLS Inline' is deprecated, use 'Inline Pragma' instead (./nnet_utils/nnet_conv2d.h:63:26)
WARNING: [HLS 207-5559] unexpected pragma argument 'pool_op', expects function/operation (./nnet_utils/nnet_pooling.h:332:34)
WARNING: [HLS 207-5564] Only for/while/do loop or function body support the pipeline pragma (./nnet_utils/nnet_conv2d_stream.h:84:9)
WARNING: [HLS 207-5564] Only for/while/do loop or function body support the pipeline pragma (./nnet_utils/nnet_conv2d_stream.h:57:9)
WARNING: [HLS 207-5564] Only for/while/do loop or function body support the pipeline pragma (./nnet_utils/nnet_pooling_stream.h:154:9)
WARNING: [HLS 207-5564] Only for/while/do loop or function body support the pipeline pragma (./nnet_utils/nnet_dense_stream.h:38:9)
WARNING: [HLS 207-5564] Only for/while/do loop or function body support the pipeline pragma (./nnet_utils/nnet_dense_stream.h:53:9)
WARNING: [HLS 207-5564] Only for/while/do loop or function body support the pipeline pragma (./nnet_utils/nnet_dense_stream.h:18:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (myproject.cpp:47:72)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (myproject.cpp:47:76)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (myproject.cpp:55:72)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (myproject.cpp:55:76)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (myproject.cpp:63:72)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (myproject.cpp:63:76)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (myproject.cpp:71:77)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (myproject.cpp:71:82)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (myproject.cpp:80:72)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (myproject.cpp:80:77)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (myproject.cpp:84:72)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (myproject.cpp:84:77)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 200-471] Dataflow form checks found 12 issue(s) in file myproject.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-471.html
WARNING: [HLS 207-5292] unused parameter 'keep' (./nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (./nnet_utils/nnet_code_gen.h:11:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (./nnet_utils/nnet_code_gen.h:12:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (./nnet_utils/nnet_code_gen.h:13:44)
WARNING: [HLS 207-5292] unused parameter 'data' (./nnet_utils/nnet_code_gen.h:21:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (./nnet_utils/nnet_code_gen.h:22:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (./nnet_utils/nnet_code_gen.h:23:32)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 29.31 seconds. CPU system time: 2.24 seconds. Elapsed time: 31.72 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 19,860 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/brenton/kernel/processAPA/processapa/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 108,726 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/brenton/kernel/processAPA/processapa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 39,503 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/brenton/kernel/processAPA/processapa/solution1/syn/report/csynth_design_size.rpt
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 106.84 seconds. CPU system time: 12.8 seconds. Elapsed time: 122.39 seconds; current allocated memory: 10.898 MB.
Pre-synthesis failed.
    while executing
"source /home/brenton/kernel/processAPA/processapa/solution1/csynth.tcl"
    invoked from within
"hls::main /home/brenton/kernel/processAPA/processapa/solution1/csynth.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 hls::main {*}$newargs"
    (procedure "hls_proc" line 16)
    invoked from within
"hls_proc [info nameofexecutable] $argv"
INFO: [HLS 200-112] Total CPU user time: 109.09 seconds. Total CPU system time: 13.16 seconds. Total elapsed time: 124.87 seconds; peak allocated memory: 1.079 GB.
