INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab04_solved/project_4.ip_user_files/bd/design_1/ip/design_1_arbiter_0_1/sim/design_1_arbiter_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_arbiter_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab04_solved/project_4.ip_user_files/bd/design_1/ip/design_1_bus_0_0/sim/design_1_bus_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_bus_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab04_solved/project_4.ip_user_files/bd/design_1/ip/design_1_dsp_0_0/sim/design_1_dsp_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_dsp_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab04_solved/project_4.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab04_solved/project_4.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab04_solved/project_4.srcs/sim_1/new/sim_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_test
