<stg><name>mq_NTT</name>


<trans_list>

<trans id="118" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln515" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln515" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="5" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="16" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="11" op_0_bw="32">
<![CDATA[
entry:0 %t = alloca i32 1

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="11" op_0_bw="32">
<![CDATA[
entry:1 %m = alloca i32 1

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:2 %store_ln511 = store i11 1, i11 %m

]]></Node>
<StgValue><ssdm name="store_ln511"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:3 %store_ln511 = store i11 1024, i11 %t

]]></Node>
<StgValue><ssdm name="store_ln511"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
entry:4 %br_ln511 = br void %for.cond

]]></Node>
<StgValue><ssdm name="br_ln511"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.cond:0 %m_7 = load i11 %m

]]></Node>
<StgValue><ssdm name="m_7"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
for.cond:1 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %m_7, i32 10

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.cond:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond:3 %br_ln511 = br i1 %tmp, void %VITIS_LOOP_515_2, void %for.end26

]]></Node>
<StgValue><ssdm name="br_ln511"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
VITIS_LOOP_515_2:0 %t_load_2 = load i11 %t

]]></Node>
<StgValue><ssdm name="t_load_2"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_515_2:1 %specloopname_ln514 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20

]]></Node>
<StgValue><ssdm name="specloopname_ln514"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="10" op_0_bw="10" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_515_2:2 %ht = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %t_load_2, i32 1, i32 10

]]></Node>
<StgValue><ssdm name="ht"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_515_2:3 %zext_ln514 = zext i10 %ht

]]></Node>
<StgValue><ssdm name="zext_ln514"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="20" op_0_bw="10">
<![CDATA[
VITIS_LOOP_515_2:4 %zext_ln512 = zext i10 %ht

]]></Node>
<StgValue><ssdm name="zext_ln512"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_515_2:5 %br_ln515 = br void %VITIS_LOOP_521_3

]]></Node>
<StgValue><ssdm name="br_ln515"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0">
<![CDATA[
for.end26:0 %ret_ln532 = ret

]]></Node>
<StgValue><ssdm name="ret_ln532"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="20" op_0_bw="20" op_1_bw="0" op_2_bw="20" op_3_bw="0">
<![CDATA[
VITIS_LOOP_521_3:0 %indvars_iv = phi i20 %add_ln515, void %for.inc20.loopexit, i20 %zext_ln512, void %VITIS_LOOP_515_2

]]></Node>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="20" op_0_bw="20" op_1_bw="0" op_2_bw="20" op_3_bw="0">
<![CDATA[
VITIS_LOOP_521_3:1 %j1_4 = phi i20 %j1, void %for.inc20.loopexit, i20 0, void %VITIS_LOOP_515_2

]]></Node>
<StgValue><ssdm name="j1_4"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
VITIS_LOOP_521_3:2 %i_04 = phi i10 %i, void %for.inc20.loopexit, i10 0, void %VITIS_LOOP_515_2

]]></Node>
<StgValue><ssdm name="i_04"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_521_3:3 %zext_ln515 = zext i10 %i_04

]]></Node>
<StgValue><ssdm name="zext_ln515"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_521_3:4 %icmp_ln515 = icmp_eq  i11 %zext_ln515, i11 %m_7

]]></Node>
<StgValue><ssdm name="icmp_ln515"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_521_3:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1023, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_521_3:6 %i = add i10 %i_04, i10 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_521_3:7 %br_ln515 = br i1 %icmp_ln515, void %VITIS_LOOP_521_3.split, void %for.inc24.loopexit

]]></Node>
<StgValue><ssdm name="br_ln515"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="11">
<![CDATA[
VITIS_LOOP_521_3.split:1 %trunc_ln507 = trunc i11 %m_7

]]></Node>
<StgValue><ssdm name="trunc_ln507"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_521_3.split:2 %add_ln519 = add i10 %i_04, i10 %trunc_ln507

]]></Node>
<StgValue><ssdm name="add_ln519"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_521_3.split:3 %zext_ln519 = zext i10 %add_ln519

]]></Node>
<StgValue><ssdm name="zext_ln519"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_521_3.split:4 %GMb_addr = getelementptr i14 %GMb, i64 0, i64 %zext_ln519

]]></Node>
<StgValue><ssdm name="GMb_addr"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="14" op_0_bw="10">
<![CDATA[
VITIS_LOOP_521_3.split:5 %s = load i10 %GMb_addr

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln515" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc24.loopexit:0 %m_8 = shl i11 %m_7, i11 1

]]></Node>
<StgValue><ssdm name="m_8"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln515" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc24.loopexit:1 %store_ln511 = store i11 %m_8, i11 %m

]]></Node>
<StgValue><ssdm name="store_ln511"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln515" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc24.loopexit:2 %store_ln511 = store i11 %zext_ln514, i11 %t

]]></Node>
<StgValue><ssdm name="store_ln511"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln515" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
for.inc24.loopexit:3 %br_ln511 = br void %for.cond

]]></Node>
<StgValue><ssdm name="br_ln511"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_521_3.split:0 %specloopname_ln512 = specloopname void @_ssdm_op_SpecLoopName, void @empty_38

]]></Node>
<StgValue><ssdm name="specloopname_ln512"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="14" op_0_bw="10">
<![CDATA[
VITIS_LOOP_521_3.split:5 %s = load i10 %GMb_addr

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="30" op_0_bw="14">
<![CDATA[
VITIS_LOOP_521_3.split:6 %zext_ln517 = zext i14 %s

]]></Node>
<StgValue><ssdm name="zext_ln517"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_521_3.split:7 %br_ln521 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln521"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="20" op_0_bw="20" op_1_bw="0" op_2_bw="20" op_3_bw="0">
<![CDATA[
for.inc:0 %j_02 = phi i20 %j1_4, void %VITIS_LOOP_521_3.split, i20 %j_9, void %for.inc.split

]]></Node>
<StgValue><ssdm name="j_02"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="20">
<![CDATA[
for.inc:1 %zext_ln521 = zext i20 %j_02

]]></Node>
<StgValue><ssdm name="zext_ln521"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.inc:2 %icmp_ln521 = icmp_ult  i20 %j_02, i20 %indvars_iv

]]></Node>
<StgValue><ssdm name="icmp_ln521"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln521 = br i1 %icmp_ln521, void %for.inc20.loopexit, void %for.inc.split

]]></Node>
<StgValue><ssdm name="br_ln521"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:1 %a_addr = getelementptr i16 %a, i64 0, i64 %zext_ln521

]]></Node>
<StgValue><ssdm name="a_addr"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="10" op_0_bw="20">
<![CDATA[
for.inc.split:5 %trunc_ln521 = trunc i20 %j_02

]]></Node>
<StgValue><ssdm name="trunc_ln521"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.split:6 %add_ln525 = add i10 %trunc_ln521, i10 %ht

]]></Node>
<StgValue><ssdm name="add_ln525"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:7 %zext_ln525 = zext i10 %add_ln525

]]></Node>
<StgValue><ssdm name="zext_ln525"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:8 %a_addr_1 = getelementptr i16 %a, i64 0, i64 %zext_ln525

]]></Node>
<StgValue><ssdm name="a_addr_1"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="10">
<![CDATA[
for.inc.split:9 %a_load = load i10 %a_addr_1

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.inc.split:42 %j_9 = add i20 %j_02, i20 1

]]></Node>
<StgValue><ssdm name="j_9"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc20.loopexit:0 %t_load = load i11 %t

]]></Node>
<StgValue><ssdm name="t_load"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="20" op_0_bw="11">
<![CDATA[
for.inc20.loopexit:1 %zext_ln507 = zext i11 %t_load

]]></Node>
<StgValue><ssdm name="zext_ln507"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.inc20.loopexit:2 %j1 = add i20 %zext_ln507, i20 %j1_4

]]></Node>
<StgValue><ssdm name="j1"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.inc20.loopexit:3 %add_ln515 = add i20 %zext_ln507, i20 %indvars_iv

]]></Node>
<StgValue><ssdm name="add_ln515"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
for.inc20.loopexit:4 %br_ln515 = br void %VITIS_LOOP_521_3

]]></Node>
<StgValue><ssdm name="br_ln515"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="70" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="10">
<![CDATA[
for.inc.split:9 %a_load = load i10 %a_addr_1

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="30" op_0_bw="16">
<![CDATA[
for.inc.split:10 %zext_ln394 = zext i16 %a_load

]]></Node>
<StgValue><ssdm name="zext_ln394"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
for.inc.split:11 %z = mul i30 %zext_ln394, i30 %zext_ln517

]]></Node>
<StgValue><ssdm name="z"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="73" st_id="7" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
for.inc.split:11 %z = mul i30 %zext_ln394, i30 %zext_ln517

]]></Node>
<StgValue><ssdm name="z"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="74" st_id="8" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
for.inc.split:11 %z = mul i30 %zext_ln394, i30 %zext_ln517

]]></Node>
<StgValue><ssdm name="z"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="75" st_id="9" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
for.inc.split:11 %z = mul i30 %zext_ln394, i30 %zext_ln517

]]></Node>
<StgValue><ssdm name="z"/></StgValue>
</operation>

<operation id="76" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="30">
<![CDATA[
for.inc.split:12 %trunc_ln406 = trunc i30 %z

]]></Node>
<StgValue><ssdm name="trunc_ln406"/></StgValue>
</operation>

<operation id="77" st_id="9" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:14 %mul_ln406 = mul i16 %trunc_ln406, i16 12287

]]></Node>
<StgValue><ssdm name="mul_ln406"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="78" st_id="10" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:14 %mul_ln406 = mul i16 %trunc_ln406, i16 12287

]]></Node>
<StgValue><ssdm name="mul_ln406"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="79" st_id="11" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:14 %mul_ln406 = mul i16 %trunc_ln406, i16 12287

]]></Node>
<StgValue><ssdm name="mul_ln406"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="80" st_id="12" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:14 %mul_ln406 = mul i16 %trunc_ln406, i16 12287

]]></Node>
<StgValue><ssdm name="mul_ln406"/></StgValue>
</operation>

<operation id="81" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="30" op_0_bw="16">
<![CDATA[
for.inc.split:15 %zext_ln406 = zext i16 %mul_ln406

]]></Node>
<StgValue><ssdm name="zext_ln406"/></StgValue>
</operation>

<operation id="82" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
for.inc.split:16 %w = mul i30 %zext_ln406, i30 12289

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="83" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
for.inc.split:16 %w = mul i30 %zext_ln406, i30 12289

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="84" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="10">
<![CDATA[
for.inc.split:2 %u = load i10 %a_addr

]]></Node>
<StgValue><ssdm name="u"/></StgValue>
</operation>

<operation id="85" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="31" op_0_bw="30">
<![CDATA[
for.inc.split:13 %zext_ln396 = zext i30 %z

]]></Node>
<StgValue><ssdm name="zext_ln396"/></StgValue>
</operation>

<operation id="86" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
for.inc.split:16 %w = mul i30 %zext_ln406, i30 12289

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="87" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="31" op_0_bw="30">
<![CDATA[
for.inc.split:17 %zext_ln396_3 = zext i30 %w

]]></Node>
<StgValue><ssdm name="zext_ln396_3"/></StgValue>
</operation>

<operation id="88" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc.split:18 %add_ln414 = add i31 %zext_ln396_3, i31 %zext_ln396

]]></Node>
<StgValue><ssdm name="add_ln414"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="89" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="10">
<![CDATA[
for.inc.split:2 %u = load i10 %a_addr

]]></Node>
<StgValue><ssdm name="u"/></StgValue>
</operation>

<operation id="90" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="18" op_0_bw="16">
<![CDATA[
for.inc.split:3 %zext_ln522 = zext i16 %u

]]></Node>
<StgValue><ssdm name="zext_ln522"/></StgValue>
</operation>

<operation id="91" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="17" op_0_bw="16">
<![CDATA[
for.inc.split:4 %zext_ln522_2 = zext i16 %u

]]></Node>
<StgValue><ssdm name="zext_ln522_2"/></StgValue>
</operation>

<operation id="92" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc.split:18 %add_ln414 = add i31 %zext_ln396_3, i31 %zext_ln396

]]></Node>
<StgValue><ssdm name="add_ln414"/></StgValue>
</operation>

<operation id="93" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="15" op_0_bw="15" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:19 %trunc_ln = partselect i15 @_ssdm_op_PartSelect.i15.i31.i32.i32, i31 %add_ln414, i32 16, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="94" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="15">
<![CDATA[
for.inc.split:20 %zext_ln421 = zext i15 %trunc_ln

]]></Node>
<StgValue><ssdm name="zext_ln421"/></StgValue>
</operation>

<operation id="95" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.split:21 %z_90 = add i15 %trunc_ln, i15 20479

]]></Node>
<StgValue><ssdm name="z_90"/></StgValue>
</operation>

<operation id="96" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="15">
<![CDATA[
for.inc.split:22 %sext_ln396 = sext i15 %z_90

]]></Node>
<StgValue><ssdm name="sext_ln396"/></StgValue>
</operation>

<operation id="97" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
for.inc.split:23 %tmp_186 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %z_90, i32 14

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="98" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split:24 %select_ln422 = select i1 %tmp_186, i16 12289, i16 0

]]></Node>
<StgValue><ssdm name="select_ln422"/></StgValue>
</operation>

<operation id="99" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:25 %z_92 = add i16 %select_ln422, i16 %sext_ln396

]]></Node>
<StgValue><ssdm name="z_92"/></StgValue>
</operation>

<operation id="100" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="18" op_0_bw="16">
<![CDATA[
for.inc.split:26 %sext_ln396_2 = sext i16 %z_92

]]></Node>
<StgValue><ssdm name="sext_ln396_2"/></StgValue>
</operation>

<operation id="101" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc.split:27 %add_ln356 = add i17 %zext_ln522_2, i17 118783

]]></Node>
<StgValue><ssdm name="add_ln356"/></StgValue>
</operation>

<operation id="102" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="18" op_0_bw="17">
<![CDATA[
for.inc.split:28 %sext_ln356 = sext i17 %add_ln356

]]></Node>
<StgValue><ssdm name="sext_ln356"/></StgValue>
</operation>

<operation id="103" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.split:29 %d = add i18 %sext_ln356, i18 %sext_ln396_2

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="104" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
for.inc.split:30 %tmp_187 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %d, i32 17

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="105" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:31 %add_ln526_3 = add i16 %zext_ln421, i16 %select_ln422

]]></Node>
<StgValue><ssdm name="add_ln526_3"/></StgValue>
</operation>

<operation id="106" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:32 %add_ln526_4 = add i16 %add_ln526_3, i16 %u

]]></Node>
<StgValue><ssdm name="add_ln526_4"/></StgValue>
</operation>

<operation id="107" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split:33 %select_ln526 = select i1 %tmp_187, i16 53247, i16 40958

]]></Node>
<StgValue><ssdm name="select_ln526"/></StgValue>
</operation>

<operation id="108" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:34 %add_ln526 = add i16 %select_ln526, i16 %add_ln526_4

]]></Node>
<StgValue><ssdm name="add_ln526"/></StgValue>
</operation>

<operation id="109" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:35 %store_ln526 = store i16 %add_ln526, i10 %a_addr

]]></Node>
<StgValue><ssdm name="store_ln526"/></StgValue>
</operation>

<operation id="110" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.split:36 %d_5 = sub i18 %zext_ln522, i18 %sext_ln396_2

]]></Node>
<StgValue><ssdm name="d_5"/></StgValue>
</operation>

<operation id="111" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
for.inc.split:37 %tmp_188 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %d_5, i32 17

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="112" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="18">
<![CDATA[
for.inc.split:38 %trunc_ln374 = trunc i18 %d_5

]]></Node>
<StgValue><ssdm name="trunc_ln374"/></StgValue>
</operation>

<operation id="113" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split:39 %select_ln527 = select i1 %tmp_188, i16 12289, i16 0

]]></Node>
<StgValue><ssdm name="select_ln527"/></StgValue>
</operation>

<operation id="114" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:40 %add_ln527 = add i16 %select_ln527, i16 %trunc_ln374

]]></Node>
<StgValue><ssdm name="add_ln527"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="115" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:0 %specloopname_ln516 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln516"/></StgValue>
</operation>

<operation id="116" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.inc.split:41 %store_ln527 = store i16 %add_ln527, i10 %a_addr_1

]]></Node>
<StgValue><ssdm name="store_ln527"/></StgValue>
</operation>

<operation id="117" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:43 %br_ln521 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln521"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
