
f407_remote_control.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e780  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000010f4  0800e910  0800e910  0000f910  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fa04  0800fa04  000111d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800fa04  0800fa04  00010a04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fa0c  0800fa0c  000111d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800fa0c  0800fa0c  00010a0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800fa10  0800fa10  00010a10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800fa14  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000111d8  2**0
                  CONTENTS
 10 .bss          00001240  200001d8  200001d8  000111d8  2**2
                  ALLOC
 11 ._user_heap_stack 00000c00  20001418  20001418  000111d8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000111d8  2**0
                  CONTENTS, READONLY
 13 .debug_info   00016e3e  00000000  00000000  00011208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000371d  00000000  00000000  00028046  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000015f8  00000000  00000000  0002b768  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001173  00000000  00000000  0002cd60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000050de  00000000  00000000  0002ded3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001ccb9  00000000  00000000  00032fb1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dfb0d  00000000  00000000  0004fc6a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0012f777  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000070e4  00000000  00000000  0012f7bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000069  00000000  00000000  001368a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d8 	.word	0x200001d8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800e8f8 	.word	0x0800e8f8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001dc 	.word	0x200001dc
 80001cc:	0800e8f8 	.word	0x0800e8f8

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_frsub>:
 8000bc8:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000bcc:	e002      	b.n	8000bd4 <__addsf3>
 8000bce:	bf00      	nop

08000bd0 <__aeabi_fsub>:
 8000bd0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000bd4 <__addsf3>:
 8000bd4:	0042      	lsls	r2, r0, #1
 8000bd6:	bf1f      	itttt	ne
 8000bd8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000bdc:	ea92 0f03 	teqne	r2, r3
 8000be0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000be4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000be8:	d06a      	beq.n	8000cc0 <__addsf3+0xec>
 8000bea:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000bee:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000bf2:	bfc1      	itttt	gt
 8000bf4:	18d2      	addgt	r2, r2, r3
 8000bf6:	4041      	eorgt	r1, r0
 8000bf8:	4048      	eorgt	r0, r1
 8000bfa:	4041      	eorgt	r1, r0
 8000bfc:	bfb8      	it	lt
 8000bfe:	425b      	neglt	r3, r3
 8000c00:	2b19      	cmp	r3, #25
 8000c02:	bf88      	it	hi
 8000c04:	4770      	bxhi	lr
 8000c06:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000c0a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c0e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000c12:	bf18      	it	ne
 8000c14:	4240      	negne	r0, r0
 8000c16:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000c1a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000c1e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000c22:	bf18      	it	ne
 8000c24:	4249      	negne	r1, r1
 8000c26:	ea92 0f03 	teq	r2, r3
 8000c2a:	d03f      	beq.n	8000cac <__addsf3+0xd8>
 8000c2c:	f1a2 0201 	sub.w	r2, r2, #1
 8000c30:	fa41 fc03 	asr.w	ip, r1, r3
 8000c34:	eb10 000c 	adds.w	r0, r0, ip
 8000c38:	f1c3 0320 	rsb	r3, r3, #32
 8000c3c:	fa01 f103 	lsl.w	r1, r1, r3
 8000c40:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c44:	d502      	bpl.n	8000c4c <__addsf3+0x78>
 8000c46:	4249      	negs	r1, r1
 8000c48:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c4c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000c50:	d313      	bcc.n	8000c7a <__addsf3+0xa6>
 8000c52:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000c56:	d306      	bcc.n	8000c66 <__addsf3+0x92>
 8000c58:	0840      	lsrs	r0, r0, #1
 8000c5a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c5e:	f102 0201 	add.w	r2, r2, #1
 8000c62:	2afe      	cmp	r2, #254	@ 0xfe
 8000c64:	d251      	bcs.n	8000d0a <__addsf3+0x136>
 8000c66:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c6a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c6e:	bf08      	it	eq
 8000c70:	f020 0001 	biceq.w	r0, r0, #1
 8000c74:	ea40 0003 	orr.w	r0, r0, r3
 8000c78:	4770      	bx	lr
 8000c7a:	0049      	lsls	r1, r1, #1
 8000c7c:	eb40 0000 	adc.w	r0, r0, r0
 8000c80:	3a01      	subs	r2, #1
 8000c82:	bf28      	it	cs
 8000c84:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c88:	d2ed      	bcs.n	8000c66 <__addsf3+0x92>
 8000c8a:	fab0 fc80 	clz	ip, r0
 8000c8e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c92:	ebb2 020c 	subs.w	r2, r2, ip
 8000c96:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c9a:	bfaa      	itet	ge
 8000c9c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000ca0:	4252      	neglt	r2, r2
 8000ca2:	4318      	orrge	r0, r3
 8000ca4:	bfbc      	itt	lt
 8000ca6:	40d0      	lsrlt	r0, r2
 8000ca8:	4318      	orrlt	r0, r3
 8000caa:	4770      	bx	lr
 8000cac:	f092 0f00 	teq	r2, #0
 8000cb0:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000cb4:	bf06      	itte	eq
 8000cb6:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000cba:	3201      	addeq	r2, #1
 8000cbc:	3b01      	subne	r3, #1
 8000cbe:	e7b5      	b.n	8000c2c <__addsf3+0x58>
 8000cc0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000cc4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000cc8:	bf18      	it	ne
 8000cca:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cce:	d021      	beq.n	8000d14 <__addsf3+0x140>
 8000cd0:	ea92 0f03 	teq	r2, r3
 8000cd4:	d004      	beq.n	8000ce0 <__addsf3+0x10c>
 8000cd6:	f092 0f00 	teq	r2, #0
 8000cda:	bf08      	it	eq
 8000cdc:	4608      	moveq	r0, r1
 8000cde:	4770      	bx	lr
 8000ce0:	ea90 0f01 	teq	r0, r1
 8000ce4:	bf1c      	itt	ne
 8000ce6:	2000      	movne	r0, #0
 8000ce8:	4770      	bxne	lr
 8000cea:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000cee:	d104      	bne.n	8000cfa <__addsf3+0x126>
 8000cf0:	0040      	lsls	r0, r0, #1
 8000cf2:	bf28      	it	cs
 8000cf4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000cf8:	4770      	bx	lr
 8000cfa:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000cfe:	bf3c      	itt	cc
 8000d00:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000d04:	4770      	bxcc	lr
 8000d06:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d0a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000d0e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d12:	4770      	bx	lr
 8000d14:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d18:	bf16      	itet	ne
 8000d1a:	4608      	movne	r0, r1
 8000d1c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d20:	4601      	movne	r1, r0
 8000d22:	0242      	lsls	r2, r0, #9
 8000d24:	bf06      	itte	eq
 8000d26:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d2a:	ea90 0f01 	teqeq	r0, r1
 8000d2e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000d32:	4770      	bx	lr

08000d34 <__aeabi_ui2f>:
 8000d34:	f04f 0300 	mov.w	r3, #0
 8000d38:	e004      	b.n	8000d44 <__aeabi_i2f+0x8>
 8000d3a:	bf00      	nop

08000d3c <__aeabi_i2f>:
 8000d3c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000d40:	bf48      	it	mi
 8000d42:	4240      	negmi	r0, r0
 8000d44:	ea5f 0c00 	movs.w	ip, r0
 8000d48:	bf08      	it	eq
 8000d4a:	4770      	bxeq	lr
 8000d4c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000d50:	4601      	mov	r1, r0
 8000d52:	f04f 0000 	mov.w	r0, #0
 8000d56:	e01c      	b.n	8000d92 <__aeabi_l2f+0x2a>

08000d58 <__aeabi_ul2f>:
 8000d58:	ea50 0201 	orrs.w	r2, r0, r1
 8000d5c:	bf08      	it	eq
 8000d5e:	4770      	bxeq	lr
 8000d60:	f04f 0300 	mov.w	r3, #0
 8000d64:	e00a      	b.n	8000d7c <__aeabi_l2f+0x14>
 8000d66:	bf00      	nop

08000d68 <__aeabi_l2f>:
 8000d68:	ea50 0201 	orrs.w	r2, r0, r1
 8000d6c:	bf08      	it	eq
 8000d6e:	4770      	bxeq	lr
 8000d70:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d74:	d502      	bpl.n	8000d7c <__aeabi_l2f+0x14>
 8000d76:	4240      	negs	r0, r0
 8000d78:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d7c:	ea5f 0c01 	movs.w	ip, r1
 8000d80:	bf02      	ittt	eq
 8000d82:	4684      	moveq	ip, r0
 8000d84:	4601      	moveq	r1, r0
 8000d86:	2000      	moveq	r0, #0
 8000d88:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d8c:	bf08      	it	eq
 8000d8e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d92:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d96:	fabc f28c 	clz	r2, ip
 8000d9a:	3a08      	subs	r2, #8
 8000d9c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000da0:	db10      	blt.n	8000dc4 <__aeabi_l2f+0x5c>
 8000da2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000da6:	4463      	add	r3, ip
 8000da8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000dac:	f1c2 0220 	rsb	r2, r2, #32
 8000db0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000db4:	fa20 f202 	lsr.w	r2, r0, r2
 8000db8:	eb43 0002 	adc.w	r0, r3, r2
 8000dbc:	bf08      	it	eq
 8000dbe:	f020 0001 	biceq.w	r0, r0, #1
 8000dc2:	4770      	bx	lr
 8000dc4:	f102 0220 	add.w	r2, r2, #32
 8000dc8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000dcc:	f1c2 0220 	rsb	r2, r2, #32
 8000dd0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000dd4:	fa21 f202 	lsr.w	r2, r1, r2
 8000dd8:	eb43 0002 	adc.w	r0, r3, r2
 8000ddc:	bf08      	it	eq
 8000dde:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000de2:	4770      	bx	lr

08000de4 <__aeabi_ldivmod>:
 8000de4:	b97b      	cbnz	r3, 8000e06 <__aeabi_ldivmod+0x22>
 8000de6:	b972      	cbnz	r2, 8000e06 <__aeabi_ldivmod+0x22>
 8000de8:	2900      	cmp	r1, #0
 8000dea:	bfbe      	ittt	lt
 8000dec:	2000      	movlt	r0, #0
 8000dee:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000df2:	e006      	blt.n	8000e02 <__aeabi_ldivmod+0x1e>
 8000df4:	bf08      	it	eq
 8000df6:	2800      	cmpeq	r0, #0
 8000df8:	bf1c      	itt	ne
 8000dfa:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000dfe:	f04f 30ff 	movne.w	r0, #4294967295
 8000e02:	f000 b9b5 	b.w	8001170 <__aeabi_idiv0>
 8000e06:	f1ad 0c08 	sub.w	ip, sp, #8
 8000e0a:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000e0e:	2900      	cmp	r1, #0
 8000e10:	db09      	blt.n	8000e26 <__aeabi_ldivmod+0x42>
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	db1a      	blt.n	8000e4c <__aeabi_ldivmod+0x68>
 8000e16:	f000 f84d 	bl	8000eb4 <__udivmoddi4>
 8000e1a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e1e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e22:	b004      	add	sp, #16
 8000e24:	4770      	bx	lr
 8000e26:	4240      	negs	r0, r0
 8000e28:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	db1b      	blt.n	8000e68 <__aeabi_ldivmod+0x84>
 8000e30:	f000 f840 	bl	8000eb4 <__udivmoddi4>
 8000e34:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e38:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e3c:	b004      	add	sp, #16
 8000e3e:	4240      	negs	r0, r0
 8000e40:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e44:	4252      	negs	r2, r2
 8000e46:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000e4a:	4770      	bx	lr
 8000e4c:	4252      	negs	r2, r2
 8000e4e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000e52:	f000 f82f 	bl	8000eb4 <__udivmoddi4>
 8000e56:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e5a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e5e:	b004      	add	sp, #16
 8000e60:	4240      	negs	r0, r0
 8000e62:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e66:	4770      	bx	lr
 8000e68:	4252      	negs	r2, r2
 8000e6a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000e6e:	f000 f821 	bl	8000eb4 <__udivmoddi4>
 8000e72:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e76:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e7a:	b004      	add	sp, #16
 8000e7c:	4252      	negs	r2, r2
 8000e7e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000e82:	4770      	bx	lr

08000e84 <__aeabi_uldivmod>:
 8000e84:	b953      	cbnz	r3, 8000e9c <__aeabi_uldivmod+0x18>
 8000e86:	b94a      	cbnz	r2, 8000e9c <__aeabi_uldivmod+0x18>
 8000e88:	2900      	cmp	r1, #0
 8000e8a:	bf08      	it	eq
 8000e8c:	2800      	cmpeq	r0, #0
 8000e8e:	bf1c      	itt	ne
 8000e90:	f04f 31ff 	movne.w	r1, #4294967295
 8000e94:	f04f 30ff 	movne.w	r0, #4294967295
 8000e98:	f000 b96a 	b.w	8001170 <__aeabi_idiv0>
 8000e9c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ea0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ea4:	f000 f806 	bl	8000eb4 <__udivmoddi4>
 8000ea8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000eac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000eb0:	b004      	add	sp, #16
 8000eb2:	4770      	bx	lr

08000eb4 <__udivmoddi4>:
 8000eb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000eb8:	9d08      	ldr	r5, [sp, #32]
 8000eba:	460c      	mov	r4, r1
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d14e      	bne.n	8000f5e <__udivmoddi4+0xaa>
 8000ec0:	4694      	mov	ip, r2
 8000ec2:	458c      	cmp	ip, r1
 8000ec4:	4686      	mov	lr, r0
 8000ec6:	fab2 f282 	clz	r2, r2
 8000eca:	d962      	bls.n	8000f92 <__udivmoddi4+0xde>
 8000ecc:	b14a      	cbz	r2, 8000ee2 <__udivmoddi4+0x2e>
 8000ece:	f1c2 0320 	rsb	r3, r2, #32
 8000ed2:	4091      	lsls	r1, r2
 8000ed4:	fa20 f303 	lsr.w	r3, r0, r3
 8000ed8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000edc:	4319      	orrs	r1, r3
 8000ede:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ee2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ee6:	fa1f f68c 	uxth.w	r6, ip
 8000eea:	fbb1 f4f7 	udiv	r4, r1, r7
 8000eee:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000ef2:	fb07 1114 	mls	r1, r7, r4, r1
 8000ef6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000efa:	fb04 f106 	mul.w	r1, r4, r6
 8000efe:	4299      	cmp	r1, r3
 8000f00:	d90a      	bls.n	8000f18 <__udivmoddi4+0x64>
 8000f02:	eb1c 0303 	adds.w	r3, ip, r3
 8000f06:	f104 30ff 	add.w	r0, r4, #4294967295
 8000f0a:	f080 8112 	bcs.w	8001132 <__udivmoddi4+0x27e>
 8000f0e:	4299      	cmp	r1, r3
 8000f10:	f240 810f 	bls.w	8001132 <__udivmoddi4+0x27e>
 8000f14:	3c02      	subs	r4, #2
 8000f16:	4463      	add	r3, ip
 8000f18:	1a59      	subs	r1, r3, r1
 8000f1a:	fa1f f38e 	uxth.w	r3, lr
 8000f1e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f22:	fb07 1110 	mls	r1, r7, r0, r1
 8000f26:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f2a:	fb00 f606 	mul.w	r6, r0, r6
 8000f2e:	429e      	cmp	r6, r3
 8000f30:	d90a      	bls.n	8000f48 <__udivmoddi4+0x94>
 8000f32:	eb1c 0303 	adds.w	r3, ip, r3
 8000f36:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f3a:	f080 80fc 	bcs.w	8001136 <__udivmoddi4+0x282>
 8000f3e:	429e      	cmp	r6, r3
 8000f40:	f240 80f9 	bls.w	8001136 <__udivmoddi4+0x282>
 8000f44:	4463      	add	r3, ip
 8000f46:	3802      	subs	r0, #2
 8000f48:	1b9b      	subs	r3, r3, r6
 8000f4a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000f4e:	2100      	movs	r1, #0
 8000f50:	b11d      	cbz	r5, 8000f5a <__udivmoddi4+0xa6>
 8000f52:	40d3      	lsrs	r3, r2
 8000f54:	2200      	movs	r2, #0
 8000f56:	e9c5 3200 	strd	r3, r2, [r5]
 8000f5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f5e:	428b      	cmp	r3, r1
 8000f60:	d905      	bls.n	8000f6e <__udivmoddi4+0xba>
 8000f62:	b10d      	cbz	r5, 8000f68 <__udivmoddi4+0xb4>
 8000f64:	e9c5 0100 	strd	r0, r1, [r5]
 8000f68:	2100      	movs	r1, #0
 8000f6a:	4608      	mov	r0, r1
 8000f6c:	e7f5      	b.n	8000f5a <__udivmoddi4+0xa6>
 8000f6e:	fab3 f183 	clz	r1, r3
 8000f72:	2900      	cmp	r1, #0
 8000f74:	d146      	bne.n	8001004 <__udivmoddi4+0x150>
 8000f76:	42a3      	cmp	r3, r4
 8000f78:	d302      	bcc.n	8000f80 <__udivmoddi4+0xcc>
 8000f7a:	4290      	cmp	r0, r2
 8000f7c:	f0c0 80f0 	bcc.w	8001160 <__udivmoddi4+0x2ac>
 8000f80:	1a86      	subs	r6, r0, r2
 8000f82:	eb64 0303 	sbc.w	r3, r4, r3
 8000f86:	2001      	movs	r0, #1
 8000f88:	2d00      	cmp	r5, #0
 8000f8a:	d0e6      	beq.n	8000f5a <__udivmoddi4+0xa6>
 8000f8c:	e9c5 6300 	strd	r6, r3, [r5]
 8000f90:	e7e3      	b.n	8000f5a <__udivmoddi4+0xa6>
 8000f92:	2a00      	cmp	r2, #0
 8000f94:	f040 8090 	bne.w	80010b8 <__udivmoddi4+0x204>
 8000f98:	eba1 040c 	sub.w	r4, r1, ip
 8000f9c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000fa0:	fa1f f78c 	uxth.w	r7, ip
 8000fa4:	2101      	movs	r1, #1
 8000fa6:	fbb4 f6f8 	udiv	r6, r4, r8
 8000faa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000fae:	fb08 4416 	mls	r4, r8, r6, r4
 8000fb2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000fb6:	fb07 f006 	mul.w	r0, r7, r6
 8000fba:	4298      	cmp	r0, r3
 8000fbc:	d908      	bls.n	8000fd0 <__udivmoddi4+0x11c>
 8000fbe:	eb1c 0303 	adds.w	r3, ip, r3
 8000fc2:	f106 34ff 	add.w	r4, r6, #4294967295
 8000fc6:	d202      	bcs.n	8000fce <__udivmoddi4+0x11a>
 8000fc8:	4298      	cmp	r0, r3
 8000fca:	f200 80cd 	bhi.w	8001168 <__udivmoddi4+0x2b4>
 8000fce:	4626      	mov	r6, r4
 8000fd0:	1a1c      	subs	r4, r3, r0
 8000fd2:	fa1f f38e 	uxth.w	r3, lr
 8000fd6:	fbb4 f0f8 	udiv	r0, r4, r8
 8000fda:	fb08 4410 	mls	r4, r8, r0, r4
 8000fde:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000fe2:	fb00 f707 	mul.w	r7, r0, r7
 8000fe6:	429f      	cmp	r7, r3
 8000fe8:	d908      	bls.n	8000ffc <__udivmoddi4+0x148>
 8000fea:	eb1c 0303 	adds.w	r3, ip, r3
 8000fee:	f100 34ff 	add.w	r4, r0, #4294967295
 8000ff2:	d202      	bcs.n	8000ffa <__udivmoddi4+0x146>
 8000ff4:	429f      	cmp	r7, r3
 8000ff6:	f200 80b0 	bhi.w	800115a <__udivmoddi4+0x2a6>
 8000ffa:	4620      	mov	r0, r4
 8000ffc:	1bdb      	subs	r3, r3, r7
 8000ffe:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8001002:	e7a5      	b.n	8000f50 <__udivmoddi4+0x9c>
 8001004:	f1c1 0620 	rsb	r6, r1, #32
 8001008:	408b      	lsls	r3, r1
 800100a:	fa22 f706 	lsr.w	r7, r2, r6
 800100e:	431f      	orrs	r7, r3
 8001010:	fa20 fc06 	lsr.w	ip, r0, r6
 8001014:	fa04 f301 	lsl.w	r3, r4, r1
 8001018:	ea43 030c 	orr.w	r3, r3, ip
 800101c:	40f4      	lsrs	r4, r6
 800101e:	fa00 f801 	lsl.w	r8, r0, r1
 8001022:	0c38      	lsrs	r0, r7, #16
 8001024:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8001028:	fbb4 fef0 	udiv	lr, r4, r0
 800102c:	fa1f fc87 	uxth.w	ip, r7
 8001030:	fb00 441e 	mls	r4, r0, lr, r4
 8001034:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8001038:	fb0e f90c 	mul.w	r9, lr, ip
 800103c:	45a1      	cmp	r9, r4
 800103e:	fa02 f201 	lsl.w	r2, r2, r1
 8001042:	d90a      	bls.n	800105a <__udivmoddi4+0x1a6>
 8001044:	193c      	adds	r4, r7, r4
 8001046:	f10e 3aff 	add.w	sl, lr, #4294967295
 800104a:	f080 8084 	bcs.w	8001156 <__udivmoddi4+0x2a2>
 800104e:	45a1      	cmp	r9, r4
 8001050:	f240 8081 	bls.w	8001156 <__udivmoddi4+0x2a2>
 8001054:	f1ae 0e02 	sub.w	lr, lr, #2
 8001058:	443c      	add	r4, r7
 800105a:	eba4 0409 	sub.w	r4, r4, r9
 800105e:	fa1f f983 	uxth.w	r9, r3
 8001062:	fbb4 f3f0 	udiv	r3, r4, r0
 8001066:	fb00 4413 	mls	r4, r0, r3, r4
 800106a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800106e:	fb03 fc0c 	mul.w	ip, r3, ip
 8001072:	45a4      	cmp	ip, r4
 8001074:	d907      	bls.n	8001086 <__udivmoddi4+0x1d2>
 8001076:	193c      	adds	r4, r7, r4
 8001078:	f103 30ff 	add.w	r0, r3, #4294967295
 800107c:	d267      	bcs.n	800114e <__udivmoddi4+0x29a>
 800107e:	45a4      	cmp	ip, r4
 8001080:	d965      	bls.n	800114e <__udivmoddi4+0x29a>
 8001082:	3b02      	subs	r3, #2
 8001084:	443c      	add	r4, r7
 8001086:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800108a:	fba0 9302 	umull	r9, r3, r0, r2
 800108e:	eba4 040c 	sub.w	r4, r4, ip
 8001092:	429c      	cmp	r4, r3
 8001094:	46ce      	mov	lr, r9
 8001096:	469c      	mov	ip, r3
 8001098:	d351      	bcc.n	800113e <__udivmoddi4+0x28a>
 800109a:	d04e      	beq.n	800113a <__udivmoddi4+0x286>
 800109c:	b155      	cbz	r5, 80010b4 <__udivmoddi4+0x200>
 800109e:	ebb8 030e 	subs.w	r3, r8, lr
 80010a2:	eb64 040c 	sbc.w	r4, r4, ip
 80010a6:	fa04 f606 	lsl.w	r6, r4, r6
 80010aa:	40cb      	lsrs	r3, r1
 80010ac:	431e      	orrs	r6, r3
 80010ae:	40cc      	lsrs	r4, r1
 80010b0:	e9c5 6400 	strd	r6, r4, [r5]
 80010b4:	2100      	movs	r1, #0
 80010b6:	e750      	b.n	8000f5a <__udivmoddi4+0xa6>
 80010b8:	f1c2 0320 	rsb	r3, r2, #32
 80010bc:	fa20 f103 	lsr.w	r1, r0, r3
 80010c0:	fa0c fc02 	lsl.w	ip, ip, r2
 80010c4:	fa24 f303 	lsr.w	r3, r4, r3
 80010c8:	4094      	lsls	r4, r2
 80010ca:	430c      	orrs	r4, r1
 80010cc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80010d0:	fa00 fe02 	lsl.w	lr, r0, r2
 80010d4:	fa1f f78c 	uxth.w	r7, ip
 80010d8:	fbb3 f0f8 	udiv	r0, r3, r8
 80010dc:	fb08 3110 	mls	r1, r8, r0, r3
 80010e0:	0c23      	lsrs	r3, r4, #16
 80010e2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80010e6:	fb00 f107 	mul.w	r1, r0, r7
 80010ea:	4299      	cmp	r1, r3
 80010ec:	d908      	bls.n	8001100 <__udivmoddi4+0x24c>
 80010ee:	eb1c 0303 	adds.w	r3, ip, r3
 80010f2:	f100 36ff 	add.w	r6, r0, #4294967295
 80010f6:	d22c      	bcs.n	8001152 <__udivmoddi4+0x29e>
 80010f8:	4299      	cmp	r1, r3
 80010fa:	d92a      	bls.n	8001152 <__udivmoddi4+0x29e>
 80010fc:	3802      	subs	r0, #2
 80010fe:	4463      	add	r3, ip
 8001100:	1a5b      	subs	r3, r3, r1
 8001102:	b2a4      	uxth	r4, r4
 8001104:	fbb3 f1f8 	udiv	r1, r3, r8
 8001108:	fb08 3311 	mls	r3, r8, r1, r3
 800110c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8001110:	fb01 f307 	mul.w	r3, r1, r7
 8001114:	42a3      	cmp	r3, r4
 8001116:	d908      	bls.n	800112a <__udivmoddi4+0x276>
 8001118:	eb1c 0404 	adds.w	r4, ip, r4
 800111c:	f101 36ff 	add.w	r6, r1, #4294967295
 8001120:	d213      	bcs.n	800114a <__udivmoddi4+0x296>
 8001122:	42a3      	cmp	r3, r4
 8001124:	d911      	bls.n	800114a <__udivmoddi4+0x296>
 8001126:	3902      	subs	r1, #2
 8001128:	4464      	add	r4, ip
 800112a:	1ae4      	subs	r4, r4, r3
 800112c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8001130:	e739      	b.n	8000fa6 <__udivmoddi4+0xf2>
 8001132:	4604      	mov	r4, r0
 8001134:	e6f0      	b.n	8000f18 <__udivmoddi4+0x64>
 8001136:	4608      	mov	r0, r1
 8001138:	e706      	b.n	8000f48 <__udivmoddi4+0x94>
 800113a:	45c8      	cmp	r8, r9
 800113c:	d2ae      	bcs.n	800109c <__udivmoddi4+0x1e8>
 800113e:	ebb9 0e02 	subs.w	lr, r9, r2
 8001142:	eb63 0c07 	sbc.w	ip, r3, r7
 8001146:	3801      	subs	r0, #1
 8001148:	e7a8      	b.n	800109c <__udivmoddi4+0x1e8>
 800114a:	4631      	mov	r1, r6
 800114c:	e7ed      	b.n	800112a <__udivmoddi4+0x276>
 800114e:	4603      	mov	r3, r0
 8001150:	e799      	b.n	8001086 <__udivmoddi4+0x1d2>
 8001152:	4630      	mov	r0, r6
 8001154:	e7d4      	b.n	8001100 <__udivmoddi4+0x24c>
 8001156:	46d6      	mov	lr, sl
 8001158:	e77f      	b.n	800105a <__udivmoddi4+0x1a6>
 800115a:	4463      	add	r3, ip
 800115c:	3802      	subs	r0, #2
 800115e:	e74d      	b.n	8000ffc <__udivmoddi4+0x148>
 8001160:	4606      	mov	r6, r0
 8001162:	4623      	mov	r3, r4
 8001164:	4608      	mov	r0, r1
 8001166:	e70f      	b.n	8000f88 <__udivmoddi4+0xd4>
 8001168:	3e02      	subs	r6, #2
 800116a:	4463      	add	r3, ip
 800116c:	e730      	b.n	8000fd0 <__udivmoddi4+0x11c>
 800116e:	bf00      	nop

08001170 <__aeabi_idiv0>:
 8001170:	4770      	bx	lr
 8001172:	bf00      	nop

08001174 <_delay_ms>:
#define _WAIT 0
uint16_t ColorBack;
uint16_t ColorInk;

//   
void _delay_ms(uint16_t t){
 8001174:	b580      	push	{r7, lr}
 8001176:	b082      	sub	sp, #8
 8001178:	af00      	add	r7, sp, #0
 800117a:	4603      	mov	r3, r0
 800117c:	80fb      	strh	r3, [r7, #6]
	HAL_Delay(t);
 800117e:	88fb      	ldrh	r3, [r7, #6]
 8001180:	4618      	mov	r0, r3
 8001182:	f004 fc7f 	bl	8005a84 <HAL_Delay>
}
 8001186:	bf00      	nop
 8001188:	3708      	adds	r7, #8
 800118a:	46bd      	mov	sp, r7
 800118c:	bd80      	pop	{r7, pc}

0800118e <_delay_us>:

//    N 
void _delay_us(uint16_t n) {
 800118e:	b480      	push	{r7}
 8001190:	b083      	sub	sp, #12
 8001192:	af00      	add	r7, sp, #0
 8001194:	4603      	mov	r3, r0
 8001196:	80fb      	strh	r3, [r7, #6]
	while (n--) {
 8001198:	e009      	b.n	80011ae <_delay_us+0x20>
		__NOP();
 800119a:	bf00      	nop
		__NOP();
 800119c:	bf00      	nop
		__NOP();
 800119e:	bf00      	nop
		__NOP();
 80011a0:	bf00      	nop
		__NOP();
 80011a2:	bf00      	nop
		__NOP();
 80011a4:	bf00      	nop
		__NOP();
 80011a6:	bf00      	nop
		__NOP();
 80011a8:	bf00      	nop
		__NOP();
 80011aa:	bf00      	nop
		__NOP();
 80011ac:	bf00      	nop
	while (n--) {
 80011ae:	88fb      	ldrh	r3, [r7, #6]
 80011b0:	1e5a      	subs	r2, r3, #1
 80011b2:	80fa      	strh	r2, [r7, #6]
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d1f0      	bne.n	800119a <_delay_us+0xc>
	}
}
 80011b8:	bf00      	nop
 80011ba:	bf00      	nop
 80011bc:	370c      	adds	r7, #12
 80011be:	46bd      	mov	sp, r7
 80011c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c4:	4770      	bx	lr

080011c6 <pgm_read_byte>:

char pgm_read_byte(const char* ptr) {
 80011c6:	b480      	push	{r7}
 80011c8:	b083      	sub	sp, #12
 80011ca:	af00      	add	r7, sp, #0
 80011cc:	6078      	str	r0, [r7, #4]
	return *ptr;
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	781b      	ldrb	r3, [r3, #0]
}
 80011d2:	4618      	mov	r0, r3
 80011d4:	370c      	adds	r7, #12
 80011d6:	46bd      	mov	sp, r7
 80011d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011dc:	4770      	bx	lr
	...

080011e0 <Lcd_test>:

//     .
// ,  , ,    
void Lcd_test() {
 80011e0:	b5b0      	push	{r4, r5, r7, lr}
 80011e2:	b09a      	sub	sp, #104	@ 0x68
 80011e4:	af02      	add	r7, sp, #8
	InitLCD();
 80011e6:	f000 fb6f 	bl	80018c8 <InitLCD>
	//test_lcd();
	clear_lcd(BLACK);
 80011ea:	2000      	movs	r0, #0
 80011ec:	f000 fd60 	bl	8001cb0 <clear_lcd>
	_delay_ms(1000);
 80011f0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80011f4:	f7ff ffbe 	bl	8001174 <_delay_ms>
	clear_lcd(WHITE);
 80011f8:	20ff      	movs	r0, #255	@ 0xff
 80011fa:	f000 fd59 	bl	8001cb0 <clear_lcd>
	_delay_ms(1000);
 80011fe:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001202:	f7ff ffb7 	bl	8001174 <_delay_ms>
	clear_lcd(RED);
 8001206:	20e0      	movs	r0, #224	@ 0xe0
 8001208:	f000 fd52 	bl	8001cb0 <clear_lcd>
	_delay_ms(1000);
 800120c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001210:	f7ff ffb0 	bl	8001174 <_delay_ms>
	clear_lcd(GREEN);
 8001214:	201c      	movs	r0, #28
 8001216:	f000 fd4b 	bl	8001cb0 <clear_lcd>
	_delay_ms(1000);
 800121a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800121e:	f7ff ffa9 	bl	8001174 <_delay_ms>
	clear_lcd(BLUE);
 8001222:	2003      	movs	r0, #3
 8001224:	f000 fd44 	bl	8001cb0 <clear_lcd>
	_delay_ms(1000);
 8001228:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800122c:	f7ff ffa2 	bl	8001174 <_delay_ms>
	clear_lcd(0xfff-1);
 8001230:	f640 70fe 	movw	r0, #4094	@ 0xffe
 8001234:	f000 fd3c 	bl	8001cb0 <clear_lcd>
	_delay_ms(1000);
 8001238:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800123c:	f7ff ff9a 	bl	8001174 <_delay_ms>
	clear_lcd(1);
 8001240:	2001      	movs	r0, #1
 8001242:	f000 fd35 	bl	8001cb0 <clear_lcd>
	_delay_ms(1000);
 8001246:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800124a:	f7ff ff93 	bl	8001174 <_delay_ms>

	clear_lcd(BROWN);
 800124e:	20f1      	movs	r0, #241	@ 0xf1
 8001250:	f000 fd2e 	bl	8001cb0 <clear_lcd>
	ColorInk=WHITE;
 8001254:	4ba4      	ldr	r3, [pc, #656]	@ (80014e8 <Lcd_test+0x308>)
 8001256:	22ff      	movs	r2, #255	@ 0xff
 8001258:	801a      	strh	r2, [r3, #0]
	char str1[] = " LCD Test!  TEXT _test1234567890-=+)";
 800125a:	4ba4      	ldr	r3, [pc, #656]	@ (80014ec <Lcd_test+0x30c>)
 800125c:	f107 041c 	add.w	r4, r7, #28
 8001260:	461d      	mov	r5, r3
 8001262:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001264:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001266:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001268:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800126a:	e895 0003 	ldmia.w	r5, {r0, r1}
 800126e:	6020      	str	r0, [r4, #0]
 8001270:	3404      	adds	r4, #4
 8001272:	7021      	strb	r1, [r4, #0]
	printstr_lcd(str1, 0, 0, 1, 0);
 8001274:	f107 001c 	add.w	r0, r7, #28
 8001278:	2300      	movs	r3, #0
 800127a:	9300      	str	r3, [sp, #0]
 800127c:	2301      	movs	r3, #1
 800127e:	2200      	movs	r2, #0
 8001280:	2100      	movs	r1, #0
 8001282:	f001 f865 	bl	8002350 <printstr_lcd>

	_delay_ms(4000);
 8001286:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 800128a:	f7ff ff73 	bl	8001174 <_delay_ms>

	clear_lcd(WHITE);
 800128e:	20ff      	movs	r0, #255	@ 0xff
 8001290:	f000 fd0e 	bl	8001cb0 <clear_lcd>
	ColorInk=BLACK;
 8001294:	4b94      	ldr	r3, [pc, #592]	@ (80014e8 <Lcd_test+0x308>)
 8001296:	2200      	movs	r2, #0
 8001298:	801a      	strh	r2, [r3, #0]
	line_lcd(10, 10, 90, 10);
 800129a:	230a      	movs	r3, #10
 800129c:	225a      	movs	r2, #90	@ 0x5a
 800129e:	210a      	movs	r1, #10
 80012a0:	200a      	movs	r0, #10
 80012a2:	f000 fd69 	bl	8001d78 <line_lcd>
	ColorInk=BLUE;
 80012a6:	4b90      	ldr	r3, [pc, #576]	@ (80014e8 <Lcd_test+0x308>)
 80012a8:	2203      	movs	r2, #3
 80012aa:	801a      	strh	r2, [r3, #0]
	line_lcd(10, 14, 90, 14);
 80012ac:	230e      	movs	r3, #14
 80012ae:	225a      	movs	r2, #90	@ 0x5a
 80012b0:	210e      	movs	r1, #14
 80012b2:	200a      	movs	r0, #10
 80012b4:	f000 fd60 	bl	8001d78 <line_lcd>
	ColorInk=GREEN;
 80012b8:	4b8b      	ldr	r3, [pc, #556]	@ (80014e8 <Lcd_test+0x308>)
 80012ba:	221c      	movs	r2, #28
 80012bc:	801a      	strh	r2, [r3, #0]
	line_lcd(5, 5, 90, 40);
 80012be:	2328      	movs	r3, #40	@ 0x28
 80012c0:	225a      	movs	r2, #90	@ 0x5a
 80012c2:	2105      	movs	r1, #5
 80012c4:	2005      	movs	r0, #5
 80012c6:	f000 fd57 	bl	8001d78 <line_lcd>
	ColorInk=RED;
 80012ca:	4b87      	ldr	r3, [pc, #540]	@ (80014e8 <Lcd_test+0x308>)
 80012cc:	22e0      	movs	r2, #224	@ 0xe0
 80012ce:	801a      	strh	r2, [r3, #0]
	line_lcd(5, 15, 70, 60);
 80012d0:	233c      	movs	r3, #60	@ 0x3c
 80012d2:	2246      	movs	r2, #70	@ 0x46
 80012d4:	210f      	movs	r1, #15
 80012d6:	2005      	movs	r0, #5
 80012d8:	f000 fd4e 	bl	8001d78 <line_lcd>
	line_lcd(0, 30, 100, 30);
 80012dc:	231e      	movs	r3, #30
 80012de:	2264      	movs	r2, #100	@ 0x64
 80012e0:	211e      	movs	r1, #30
 80012e2:	2000      	movs	r0, #0
 80012e4:	f000 fd48 	bl	8001d78 <line_lcd>
	line_lcd(30, 0, 30, 79);
 80012e8:	234f      	movs	r3, #79	@ 0x4f
 80012ea:	221e      	movs	r2, #30
 80012ec:	2100      	movs	r1, #0
 80012ee:	201e      	movs	r0, #30
 80012f0:	f000 fd42 	bl	8001d78 <line_lcd>
	_delay_ms(4000);
 80012f4:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 80012f8:	f7ff ff3c 	bl	8001174 <_delay_ms>

	Rectangle_lcd(5, 15, 20, 60, 3);
 80012fc:	2303      	movs	r3, #3
 80012fe:	9300      	str	r3, [sp, #0]
 8001300:	233c      	movs	r3, #60	@ 0x3c
 8001302:	2214      	movs	r2, #20
 8001304:	210f      	movs	r1, #15
 8001306:	2005      	movs	r0, #5
 8001308:	f000 fdc4 	bl	8001e94 <Rectangle_lcd>
	ColorInk=GREEN;
 800130c:	4b76      	ldr	r3, [pc, #472]	@ (80014e8 <Lcd_test+0x308>)
 800130e:	221c      	movs	r2, #28
 8001310:	801a      	strh	r2, [r3, #0]
	Rectangle_lcd(25, 15, 35, 40, 0);
 8001312:	2300      	movs	r3, #0
 8001314:	9300      	str	r3, [sp, #0]
 8001316:	2328      	movs	r3, #40	@ 0x28
 8001318:	2223      	movs	r2, #35	@ 0x23
 800131a:	210f      	movs	r1, #15
 800131c:	2019      	movs	r0, #25
 800131e:	f000 fdb9 	bl	8001e94 <Rectangle_lcd>
	ColorInk=BLUE;
 8001322:	4b71      	ldr	r3, [pc, #452]	@ (80014e8 <Lcd_test+0x308>)
 8001324:	2203      	movs	r2, #3
 8001326:	801a      	strh	r2, [r3, #0]
	Rectangle_lcd(42, 1, 50, 70, 1);
 8001328:	2301      	movs	r3, #1
 800132a:	9300      	str	r3, [sp, #0]
 800132c:	2346      	movs	r3, #70	@ 0x46
 800132e:	2232      	movs	r2, #50	@ 0x32
 8001330:	2101      	movs	r1, #1
 8001332:	202a      	movs	r0, #42	@ 0x2a
 8001334:	f000 fdae 	bl	8001e94 <Rectangle_lcd>
	Rectangle_lcd(0, 0, 100, 79, 1);
 8001338:	2301      	movs	r3, #1
 800133a:	9300      	str	r3, [sp, #0]
 800133c:	234f      	movs	r3, #79	@ 0x4f
 800133e:	2264      	movs	r2, #100	@ 0x64
 8001340:	2100      	movs	r1, #0
 8001342:	2000      	movs	r0, #0
 8001344:	f000 fda6 	bl	8001e94 <Rectangle_lcd>
	_delay_ms(4000);
 8001348:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 800134c:	f7ff ff12 	bl	8001174 <_delay_ms>
	ColorInk=RED;
 8001350:	4b65      	ldr	r3, [pc, #404]	@ (80014e8 <Lcd_test+0x308>)
 8001352:	22e0      	movs	r2, #224	@ 0xe0
 8001354:	801a      	strh	r2, [r3, #0]
	Circle_lcd(60, 28, 20);
 8001356:	2214      	movs	r2, #20
 8001358:	211c      	movs	r1, #28
 800135a:	203c      	movs	r0, #60	@ 0x3c
 800135c:	f000 fdef 	bl	8001f3e <Circle_lcd>
	Circle_lcd(20, 50, 30);
 8001360:	221e      	movs	r2, #30
 8001362:	2132      	movs	r1, #50	@ 0x32
 8001364:	2014      	movs	r0, #20
 8001366:	f000 fdea 	bl	8001f3e <Circle_lcd>

	ColorInk = BROWN;
 800136a:	4b5f      	ldr	r3, [pc, #380]	@ (80014e8 <Lcd_test+0x308>)
 800136c:	22f1      	movs	r2, #241	@ 0xf1
 800136e:	801a      	strh	r2, [r3, #0]
	uint8_t x2 = 97;
 8001370:	2361      	movs	r3, #97	@ 0x61
 8001372:	f887 3041 	strb.w	r3, [r7, #65]	@ 0x41
	uint8_t y2 =  0;
 8001376:	2300      	movs	r3, #0
 8001378:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	while (y2 < 79)
 800137c:	e00c      	b.n	8001398 <Lcd_test+0x1b8>
	{
		line_lcd(6, 60, x2, y2);
 800137e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8001382:	f897 2041 	ldrb.w	r2, [r7, #65]	@ 0x41
 8001386:	213c      	movs	r1, #60	@ 0x3c
 8001388:	2006      	movs	r0, #6
 800138a:	f000 fcf5 	bl	8001d78 <line_lcd>
		y2 += 3;
 800138e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8001392:	3303      	adds	r3, #3
 8001394:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	while (y2 < 79)
 8001398:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800139c:	2b4e      	cmp	r3, #78	@ 0x4e
 800139e:	d9ee      	bls.n	800137e <Lcd_test+0x19e>
		//uint8_t x = 10;
		//uint8_t y = 15;
		//};
	//uint8_t * p = st6->x;

	_delay_ms(2000);
 80013a0:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80013a4:	f7ff fee6 	bl	8001174 <_delay_ms>
	//printstr_p(PSTR(" str_lcd ! (LCD Test)\n"));

	ColorInk=BLACK;
 80013a8:	4b4f      	ldr	r3, [pc, #316]	@ (80014e8 <Lcd_test+0x308>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	801a      	strh	r2, [r3, #0]
	char str[] = " LCD Test! )";
 80013ae:	4b50      	ldr	r3, [pc, #320]	@ (80014f0 <Lcd_test+0x310>)
 80013b0:	f107 040c 	add.w	r4, r7, #12
 80013b4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80013b6:	c407      	stmia	r4!, {r0, r1, r2}
 80013b8:	7023      	strb	r3, [r4, #0]
	printstr_lcd(str, 1, 1, 1, 0);
 80013ba:	f107 000c 	add.w	r0, r7, #12
 80013be:	2300      	movs	r3, #0
 80013c0:	9300      	str	r3, [sp, #0]
 80013c2:	2301      	movs	r3, #1
 80013c4:	2201      	movs	r2, #1
 80013c6:	2101      	movs	r1, #1
 80013c8:	f000 ffc2 	bl	8002350 <printstr_lcd>

	char *text_buf[3] = { "string 1 ",
 80013cc:	4a49      	ldr	r2, [pc, #292]	@ (80014f4 <Lcd_test+0x314>)
 80013ce:	463b      	mov	r3, r7
 80013d0:	ca07      	ldmia	r2, {r0, r1, r2}
 80013d2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
					" TEXT _test1234567890-=+({//|\\})!qwertyuiop[]asdfghjkl;'zxcvbnm,./?",
					"AbcE23_asdfghjkl;qwerty" };
	_delay_ms(2000);
 80013d6:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80013da:	f7ff fecb 	bl	8001174 <_delay_ms>

	ColorInk=WHITE;
 80013de:	4b42      	ldr	r3, [pc, #264]	@ (80014e8 <Lcd_test+0x308>)
 80013e0:	22ff      	movs	r2, #255	@ 0xff
 80013e2:	801a      	strh	r2, [r3, #0]
	Rectangle_lcd(0,0,100,40,0);
 80013e4:	2300      	movs	r3, #0
 80013e6:	9300      	str	r3, [sp, #0]
 80013e8:	2328      	movs	r3, #40	@ 0x28
 80013ea:	2264      	movs	r2, #100	@ 0x64
 80013ec:	2100      	movs	r1, #0
 80013ee:	2000      	movs	r0, #0
 80013f0:	f000 fd50 	bl	8001e94 <Rectangle_lcd>

	ColorInk=BLACK;
 80013f4:	4b3c      	ldr	r3, [pc, #240]	@ (80014e8 <Lcd_test+0x308>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	801a      	strh	r2, [r3, #0]
	ColorBack=YELLOW;
 80013fa:	4b3f      	ldr	r3, [pc, #252]	@ (80014f8 <Lcd_test+0x318>)
 80013fc:	22fc      	movs	r2, #252	@ 0xfc
 80013fe:	801a      	strh	r2, [r3, #0]
	printchr_lcd('2', 0, 0, 1, 1);
 8001400:	2301      	movs	r3, #1
 8001402:	9300      	str	r3, [sp, #0]
 8001404:	2301      	movs	r3, #1
 8001406:	2200      	movs	r2, #0
 8001408:	2100      	movs	r1, #0
 800140a:	2032      	movs	r0, #50	@ 0x32
 800140c:	f000 fe34 	bl	8002078 <printchr_lcd>
	ColorBack=0b00010000; //RRRGGGBB
 8001410:	4b39      	ldr	r3, [pc, #228]	@ (80014f8 <Lcd_test+0x318>)
 8001412:	2210      	movs	r2, #16
 8001414:	801a      	strh	r2, [r3, #0]
	printstr_lcd(text_buf[0], 1, 0, 1, 1);
 8001416:	6838      	ldr	r0, [r7, #0]
 8001418:	2301      	movs	r3, #1
 800141a:	9300      	str	r3, [sp, #0]
 800141c:	2301      	movs	r3, #1
 800141e:	2200      	movs	r2, #0
 8001420:	2101      	movs	r1, #1
 8001422:	f000 ff95 	bl	8002350 <printstr_lcd>
	printstr_lcd(text_buf[1], 0, 1, 1, 0);
 8001426:	6878      	ldr	r0, [r7, #4]
 8001428:	2300      	movs	r3, #0
 800142a:	9300      	str	r3, [sp, #0]
 800142c:	2301      	movs	r3, #1
 800142e:	2201      	movs	r2, #1
 8001430:	2100      	movs	r1, #0
 8001432:	f000 ff8d 	bl	8002350 <printstr_lcd>
	_delay_ms(2000);
 8001436:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800143a:	f7ff fe9b 	bl	8001174 <_delay_ms>

	ColorBack=YELLOW;
 800143e:	4b2e      	ldr	r3, [pc, #184]	@ (80014f8 <Lcd_test+0x318>)
 8001440:	22fc      	movs	r2, #252	@ 0xfc
 8001442:	801a      	strh	r2, [r3, #0]
	printstr_lcd(text_buf[2], 1, 3, 2, 1); // 2,  4 , 8 
 8001444:	68b8      	ldr	r0, [r7, #8]
 8001446:	2301      	movs	r3, #1
 8001448:	9300      	str	r3, [sp, #0]
 800144a:	2302      	movs	r3, #2
 800144c:	2203      	movs	r2, #3
 800144e:	2101      	movs	r1, #1
 8001450:	f000 ff7e 	bl	8002350 <printstr_lcd>
	_delay_ms(2000);
 8001454:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001458:	f7ff fe8c 	bl	8001174 <_delay_ms>


	//DrawManyPixels
	for (int i = 0; i < 101; i++)
 800145c:	2300      	movs	r3, #0
 800145e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001460:	e01c      	b.n	800149c <Lcd_test+0x2bc>
		for (int j = 0; j < 80; j++) {
 8001462:	2300      	movs	r3, #0
 8001464:	657b      	str	r3, [r7, #84]	@ 0x54
 8001466:	e013      	b.n	8001490 <Lcd_test+0x2b0>
			DrawPixel_col(i, j, (i << 4) + (j << 4)); }
 8001468:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800146a:	b2d8      	uxtb	r0, r3
 800146c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800146e:	b2d9      	uxtb	r1, r3
 8001470:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001472:	b29b      	uxth	r3, r3
 8001474:	011b      	lsls	r3, r3, #4
 8001476:	b29a      	uxth	r2, r3
 8001478:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800147a:	b29b      	uxth	r3, r3
 800147c:	011b      	lsls	r3, r3, #4
 800147e:	b29b      	uxth	r3, r3
 8001480:	4413      	add	r3, r2
 8001482:	b29b      	uxth	r3, r3
 8001484:	461a      	mov	r2, r3
 8001486:	f000 fbc9 	bl	8001c1c <DrawPixel_col>
		for (int j = 0; j < 80; j++) {
 800148a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800148c:	3301      	adds	r3, #1
 800148e:	657b      	str	r3, [r7, #84]	@ 0x54
 8001490:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001492:	2b4f      	cmp	r3, #79	@ 0x4f
 8001494:	dde8      	ble.n	8001468 <Lcd_test+0x288>
	for (int i = 0; i < 101; i++)
 8001496:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001498:	3301      	adds	r3, #1
 800149a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800149c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800149e:	2b64      	cmp	r3, #100	@ 0x64
 80014a0:	dddf      	ble.n	8001462 <Lcd_test+0x282>
		_delay_ms(40);
	}
#endif


	DrawPixel_col(0, 3, RED);
 80014a2:	22e0      	movs	r2, #224	@ 0xe0
 80014a4:	2103      	movs	r1, #3
 80014a6:	2000      	movs	r0, #0
 80014a8:	f000 fbb8 	bl	8001c1c <DrawPixel_col>
	DrawPixel_col(1, 4, BLACK);
 80014ac:	2200      	movs	r2, #0
 80014ae:	2104      	movs	r1, #4
 80014b0:	2001      	movs	r0, #1
 80014b2:	f000 fbb3 	bl	8001c1c <DrawPixel_col>
	DrawPixel_col(2, 5, WHITE);
 80014b6:	22ff      	movs	r2, #255	@ 0xff
 80014b8:	2105      	movs	r1, #5
 80014ba:	2002      	movs	r0, #2
 80014bc:	f000 fbae 	bl	8001c1c <DrawPixel_col>
	DrawPixel_col(3, 6, YELLOW);
 80014c0:	22fc      	movs	r2, #252	@ 0xfc
 80014c2:	2106      	movs	r1, #6
 80014c4:	2003      	movs	r0, #3
 80014c6:	f000 fba9 	bl	8001c1c <DrawPixel_col>
	DrawPixel_col(4, 7, RED);
 80014ca:	22e0      	movs	r2, #224	@ 0xe0
 80014cc:	2107      	movs	r1, #7
 80014ce:	2004      	movs	r0, #4
 80014d0:	f000 fba4 	bl	8001c1c <DrawPixel_col>
	DrawPixel_col(5, 8, BLUE);
 80014d4:	2203      	movs	r2, #3
 80014d6:	2108      	movs	r1, #8
 80014d8:	2005      	movs	r0, #5
 80014da:	f000 fb9f 	bl	8001c1c <DrawPixel_col>

	for (uint8_t i=0; i<80; i++){
 80014de:	2300      	movs	r3, #0
 80014e0:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 80014e4:	e01b      	b.n	800151e <Lcd_test+0x33e>
 80014e6:	bf00      	nop
 80014e8:	200001f6 	.word	0x200001f6
 80014ec:	0800e910 	.word	0x0800e910
 80014f0:	0800e938 	.word	0x0800e938
 80014f4:	0800e9b0 	.word	0x0800e9b0
 80014f8:	200001f4 	.word	0x200001f4
		DrawPixel_col(i, i, ((uint16_t)i)<<5);
 80014fc:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8001500:	b29b      	uxth	r3, r3
 8001502:	015b      	lsls	r3, r3, #5
 8001504:	b29a      	uxth	r2, r3
 8001506:	f897 1053 	ldrb.w	r1, [r7, #83]	@ 0x53
 800150a:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800150e:	4618      	mov	r0, r3
 8001510:	f000 fb84 	bl	8001c1c <DrawPixel_col>
	for (uint8_t i=0; i<80; i++){
 8001514:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8001518:	3301      	adds	r3, #1
 800151a:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 800151e:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8001522:	2b4f      	cmp	r3, #79	@ 0x4f
 8001524:	d9ea      	bls.n	80014fc <Lcd_test+0x31c>
	}

	_delay_ms(3000);
 8001526:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 800152a:	f7ff fe23 	bl	8001174 <_delay_ms>
	clear_lcd(WHITE);
 800152e:	20ff      	movs	r0, #255	@ 0xff
 8001530:	f000 fbbe 	bl	8001cb0 <clear_lcd>

	window_lcd(0, 0, 100, 79);
 8001534:	234f      	movs	r3, #79	@ 0x4f
 8001536:	2264      	movs	r2, #100	@ 0x64
 8001538:	2100      	movs	r1, #0
 800153a:	2000      	movs	r0, #0
 800153c:	f000 fbdd 	bl	8001cfa <window_lcd>
	uint8_t i = 80;
 8001540:	2350      	movs	r3, #80	@ 0x50
 8001542:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
	do
	{
		DrawPixel_col(i+10, 10, YELLOW);
 8001546:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 800154a:	330a      	adds	r3, #10
 800154c:	b2db      	uxtb	r3, r3
 800154e:	22fc      	movs	r2, #252	@ 0xfc
 8001550:	210a      	movs	r1, #10
 8001552:	4618      	mov	r0, r3
 8001554:	f000 fb62 	bl	8001c1c <DrawPixel_col>
		DrawPixel_col(i+10, 69, BLUE);
 8001558:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 800155c:	330a      	adds	r3, #10
 800155e:	b2db      	uxtb	r3, r3
 8001560:	2203      	movs	r2, #3
 8001562:	2145      	movs	r1, #69	@ 0x45
 8001564:	4618      	mov	r0, r3
 8001566:	f000 fb59 	bl	8001c1c <DrawPixel_col>
		DrawPixel_col(30, i, RED);
 800156a:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 800156e:	22e0      	movs	r2, #224	@ 0xe0
 8001570:	4619      	mov	r1, r3
 8001572:	201e      	movs	r0, #30
 8001574:	f000 fb52 	bl	8001c1c <DrawPixel_col>
		DrawPixel_col(90, i, GREEN);
 8001578:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 800157c:	221c      	movs	r2, #28
 800157e:	4619      	mov	r1, r3
 8001580:	205a      	movs	r0, #90	@ 0x5a
 8001582:	f000 fb4b 	bl	8001c1c <DrawPixel_col>
	} while (--i);
 8001586:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 800158a:	3b01      	subs	r3, #1
 800158c:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
 8001590:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 8001594:	2b00      	cmp	r3, #0
 8001596:	d1d6      	bne.n	8001546 <Lcd_test+0x366>
	_delay_ms(3000);
 8001598:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 800159c:	f7ff fdea 	bl	8001174 <_delay_ms>

	uint8_t y = 0;
 80015a0:	2300      	movs	r3, #0
 80015a2:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
	for (uint16_t i=0; i<16; i++){
 80015a6:	2300      	movs	r3, #0
 80015a8:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 80015ac:	e012      	b.n	80015d4 <Lcd_test+0x3f4>
		ColorInk=i;
 80015ae:	4a8e      	ldr	r2, [pc, #568]	@ (80017e8 <Lcd_test+0x608>)
 80015b0:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80015b4:	8013      	strh	r3, [r2, #0]
		DrawLineX(y);
 80015b6:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 80015ba:	4618      	mov	r0, r3
 80015bc:	f000 fb61 	bl	8001c82 <DrawLineX>
		y++;
 80015c0:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 80015c4:	3301      	adds	r3, #1
 80015c6:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
	for (uint16_t i=0; i<16; i++){
 80015ca:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80015ce:	3301      	adds	r3, #1
 80015d0:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 80015d4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80015d8:	2b0f      	cmp	r3, #15
 80015da:	d9e8      	bls.n	80015ae <Lcd_test+0x3ce>
	}
	for (uint16_t i=0; i<16; i++){
 80015dc:	2300      	movs	r3, #0
 80015de:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 80015e2:	e014      	b.n	800160e <Lcd_test+0x42e>
		ColorInk= i<<4;
 80015e4:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 80015e8:	011b      	lsls	r3, r3, #4
 80015ea:	b29a      	uxth	r2, r3
 80015ec:	4b7e      	ldr	r3, [pc, #504]	@ (80017e8 <Lcd_test+0x608>)
 80015ee:	801a      	strh	r2, [r3, #0]
		DrawLineX(y);
 80015f0:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 80015f4:	4618      	mov	r0, r3
 80015f6:	f000 fb44 	bl	8001c82 <DrawLineX>
		y++;
 80015fa:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 80015fe:	3301      	adds	r3, #1
 8001600:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
	for (uint16_t i=0; i<16; i++){
 8001604:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8001608:	3301      	adds	r3, #1
 800160a:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 800160e:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8001612:	2b0f      	cmp	r3, #15
 8001614:	d9e6      	bls.n	80015e4 <Lcd_test+0x404>
	}
	for (uint16_t i=0; i<16; i++){
 8001616:	2300      	movs	r3, #0
 8001618:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 800161c:	e014      	b.n	8001648 <Lcd_test+0x468>
		ColorInk=i<<8;
 800161e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8001622:	021b      	lsls	r3, r3, #8
 8001624:	b29a      	uxth	r2, r3
 8001626:	4b70      	ldr	r3, [pc, #448]	@ (80017e8 <Lcd_test+0x608>)
 8001628:	801a      	strh	r2, [r3, #0]
		DrawLineX(y);
 800162a:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800162e:	4618      	mov	r0, r3
 8001630:	f000 fb27 	bl	8001c82 <DrawLineX>
		y++;
 8001634:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 8001638:	3301      	adds	r3, #1
 800163a:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
	for (uint16_t i=0; i<16; i++){
 800163e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8001642:	3301      	adds	r3, #1
 8001644:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 8001648:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800164c:	2b0f      	cmp	r3, #15
 800164e:	d9e6      	bls.n	800161e <Lcd_test+0x43e>
	}
	for (uint16_t i=0; i<16; i++){
 8001650:	2300      	movs	r3, #0
 8001652:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8001656:	e01e      	b.n	8001696 <Lcd_test+0x4b6>
		ColorInk=i+(i<<4)+(i<<8);
 8001658:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 800165c:	011b      	lsls	r3, r3, #4
 800165e:	b29a      	uxth	r2, r3
 8001660:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8001664:	4413      	add	r3, r2
 8001666:	b29a      	uxth	r2, r3
 8001668:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 800166c:	021b      	lsls	r3, r3, #8
 800166e:	b29b      	uxth	r3, r3
 8001670:	4413      	add	r3, r2
 8001672:	b29a      	uxth	r2, r3
 8001674:	4b5c      	ldr	r3, [pc, #368]	@ (80017e8 <Lcd_test+0x608>)
 8001676:	801a      	strh	r2, [r3, #0]
		DrawLineX(y);
 8001678:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800167c:	4618      	mov	r0, r3
 800167e:	f000 fb00 	bl	8001c82 <DrawLineX>
		y++;
 8001682:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 8001686:	3301      	adds	r3, #1
 8001688:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
	for (uint16_t i=0; i<16; i++){
 800168c:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8001690:	3301      	adds	r3, #1
 8001692:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8001696:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 800169a:	2b0f      	cmp	r3, #15
 800169c:	d9dc      	bls.n	8001658 <Lcd_test+0x478>
	}
	for (uint16_t i=0; i<16; i++){
 800169e:	2300      	movs	r3, #0
 80016a0:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 80016a4:	e01b      	b.n	80016de <Lcd_test+0x4fe>
		ColorInk=i+(i<<4)+0xf00;
 80016a6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80016aa:	011b      	lsls	r3, r3, #4
 80016ac:	b29a      	uxth	r2, r3
 80016ae:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80016b2:	4413      	add	r3, r2
 80016b4:	b29b      	uxth	r3, r3
 80016b6:	f503 6370 	add.w	r3, r3, #3840	@ 0xf00
 80016ba:	b29a      	uxth	r2, r3
 80016bc:	4b4a      	ldr	r3, [pc, #296]	@ (80017e8 <Lcd_test+0x608>)
 80016be:	801a      	strh	r2, [r3, #0]
		DrawLineX(y);
 80016c0:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 80016c4:	4618      	mov	r0, r3
 80016c6:	f000 fadc 	bl	8001c82 <DrawLineX>
		y++;
 80016ca:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 80016ce:	3301      	adds	r3, #1
 80016d0:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
	for (uint16_t i=0; i<16; i++){
 80016d4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80016d8:	3301      	adds	r3, #1
 80016da:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 80016de:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80016e2:	2b0f      	cmp	r3, #15
 80016e4:	d9df      	bls.n	80016a6 <Lcd_test+0x4c6>
	}
	_delay_ms(3000);
 80016e6:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80016ea:	f7ff fd43 	bl	8001174 <_delay_ms>

	//printstr_p(PSTR("\n Mode test 2 LCD...\n"));

	WriteToLCD( CMD, 0x21);    //Inversion ON
 80016ee:	2121      	movs	r1, #33	@ 0x21
 80016f0:	2000      	movs	r0, #0
 80016f2:	f000 f87d 	bl	80017f0 <WriteToLCD>
	_delay_ms(1000);
 80016f6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80016fa:	f7ff fd3b 	bl	8001174 <_delay_ms>
	WriteToLCD( CMD, 0x20);    //Inversion OFF
 80016fe:	2120      	movs	r1, #32
 8001700:	2000      	movs	r0, #0
 8001702:	f000 f875 	bl	80017f0 <WriteToLCD>
	_delay_ms(1000);
 8001706:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800170a:	f7ff fd33 	bl	8001174 <_delay_ms>
	WriteToLCD( CMD, 0x22);    //All pixels OFF / restore-cmd Normal display ON
 800170e:	2122      	movs	r1, #34	@ 0x22
 8001710:	2000      	movs	r0, #0
 8001712:	f000 f86d 	bl	80017f0 <WriteToLCD>
	_delay_ms(1000);
 8001716:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800171a:	f7ff fd2b 	bl	8001174 <_delay_ms>
	WriteToLCD( CMD, 0x23);    //All pixels ON  / restore-cmd Normal display ON
 800171e:	2123      	movs	r1, #35	@ 0x23
 8001720:	2000      	movs	r0, #0
 8001722:	f000 f865 	bl	80017f0 <WriteToLCD>
	_delay_ms(1000);
 8001726:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800172a:	f7ff fd23 	bl	8001174 <_delay_ms>
	WriteToLCD( CMD, 0x13);    //Normal display ON
 800172e:	2113      	movs	r1, #19
 8001730:	2000      	movs	r0, #0
 8001732:	f000 f85d 	bl	80017f0 <WriteToLCD>


	window_lcd(0, 0, 100, 79);
 8001736:	234f      	movs	r3, #79	@ 0x4f
 8001738:	2264      	movs	r2, #100	@ 0x64
 800173a:	2100      	movs	r1, #0
 800173c:	2000      	movs	r0, #0
 800173e:	f000 fadc 	bl	8001cfa <window_lcd>

	for (uint16_t i=0; i<80; i++){
 8001742:	2300      	movs	r3, #0
 8001744:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8001748:	e014      	b.n	8001774 <Lcd_test+0x594>
		ColorInk = (i<<1)+i;
 800174a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800174e:	005b      	lsls	r3, r3, #1
 8001750:	b29a      	uxth	r2, r3
 8001752:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8001756:	4413      	add	r3, r2
 8001758:	b29a      	uxth	r2, r3
 800175a:	4b23      	ldr	r3, [pc, #140]	@ (80017e8 <Lcd_test+0x608>)
 800175c:	801a      	strh	r2, [r3, #0]
		DrawLineX(i);
 800175e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8001762:	b2db      	uxtb	r3, r3
 8001764:	4618      	mov	r0, r3
 8001766:	f000 fa8c 	bl	8001c82 <DrawLineX>
	for (uint16_t i=0; i<80; i++){
 800176a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800176e:	3301      	adds	r3, #1
 8001770:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8001774:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8001778:	2b4f      	cmp	r3, #79	@ 0x4f
 800177a:	d9e6      	bls.n	800174a <Lcd_test+0x56a>
	}
	_delay_ms(4000);
 800177c:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 8001780:	f7ff fcf8 	bl	8001174 <_delay_ms>

	clear_lcd(WHITE);
 8001784:	20ff      	movs	r0, #255	@ 0xff
 8001786:	f000 fa93 	bl	8001cb0 <clear_lcd>
	for (uint16_t i=0; i<80; i++){
 800178a:	2300      	movs	r3, #0
 800178c:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8001790:	e018      	b.n	80017c4 <Lcd_test+0x5e4>
		ColorInk = (i<<1)+i;
 8001792:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8001796:	005b      	lsls	r3, r3, #1
 8001798:	b29a      	uxth	r2, r3
 800179a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800179e:	4413      	add	r3, r2
 80017a0:	b29a      	uxth	r2, r3
 80017a2:	4b11      	ldr	r3, [pc, #68]	@ (80017e8 <Lcd_test+0x608>)
 80017a4:	801a      	strh	r2, [r3, #0]
		line_lcd(3, i, 95, i);
 80017a6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80017aa:	b2d9      	uxtb	r1, r3
 80017ac:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80017b0:	b2db      	uxtb	r3, r3
 80017b2:	225f      	movs	r2, #95	@ 0x5f
 80017b4:	2003      	movs	r0, #3
 80017b6:	f000 fadf 	bl	8001d78 <line_lcd>
	for (uint16_t i=0; i<80; i++){
 80017ba:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80017be:	3301      	adds	r3, #1
 80017c0:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 80017c4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80017c8:	2b4f      	cmp	r3, #79	@ 0x4f
 80017ca:	d9e2      	bls.n	8001792 <Lcd_test+0x5b2>
	}

	////  
	//ColorBack = BLUE;
	//printstr_lcd("123456789",0,0,BIG,1);
	clear_lcd(BLACK);
 80017cc:	2000      	movs	r0, #0
 80017ce:	f000 fa6f 	bl	8001cb0 <clear_lcd>
	ColorBack = BLACK;
 80017d2:	4b06      	ldr	r3, [pc, #24]	@ (80017ec <Lcd_test+0x60c>)
 80017d4:	2200      	movs	r2, #0
 80017d6:	801a      	strh	r2, [r3, #0]
	ColorInk = WHITE;
 80017d8:	4b03      	ldr	r3, [pc, #12]	@ (80017e8 <Lcd_test+0x608>)
 80017da:	22ff      	movs	r2, #255	@ 0xff
 80017dc:	801a      	strh	r2, [r3, #0]
	//-------------------------
}
 80017de:	bf00      	nop
 80017e0:	3760      	adds	r7, #96	@ 0x60
 80017e2:	46bd      	mov	sp, r7
 80017e4:	bdb0      	pop	{r4, r5, r7, pc}
 80017e6:	bf00      	nop
 80017e8:	200001f6 	.word	0x200001f6
 80017ec:	200001f4 	.word	0x200001f4

080017f0 <WriteToLCD>:
	printstr_lcd(str, 0, 0, 1, 1);
}

//w = TRUE -  , FALSE - . datt =   
//     
void WriteToLCD(uint8_t w, uint8_t datt) {
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b084      	sub	sp, #16
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	4603      	mov	r3, r0
 80017f8:	460a      	mov	r2, r1
 80017fa:	71fb      	strb	r3, [r7, #7]
 80017fc:	4613      	mov	r3, r2
 80017fe:	71bb      	strb	r3, [r7, #6]
	_delay_us(_WAIT);
 8001800:	2000      	movs	r0, #0
 8001802:	f7ff fcc4 	bl	800118e <_delay_us>
	sbi(LCD_Port, PIN_CS); //LCD_PORT |= LCD_CS;		// "CS" <- "1"
 8001806:	2201      	movs	r2, #1
 8001808:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800180c:	482d      	ldr	r0, [pc, #180]	@ (80018c4 <WriteToLCD+0xd4>)
 800180e:	f005 fee9 	bl	80075e4 <HAL_GPIO_WritePin>
	_delay_us(_WAIT);
 8001812:	2000      	movs	r0, #0
 8001814:	f7ff fcbb 	bl	800118e <_delay_us>
	//     ,  RS->0
	//w ? (LCD_PORT |= LCD_RS) : (LCD_PORT &= ~LCD_RS);
	//HAL_GPIO_WritePin(LCD_Port, PIN_RS, w ? GPIO_PIN_SET : GPIO_PIN_RESET);
	if (w != 0) {
 8001818:	79fb      	ldrb	r3, [r7, #7]
 800181a:	2b00      	cmp	r3, #0
 800181c:	d006      	beq.n	800182c <WriteToLCD+0x3c>
		sbi(LCD_Port, PIN_RS);
 800181e:	2201      	movs	r2, #1
 8001820:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001824:	4827      	ldr	r0, [pc, #156]	@ (80018c4 <WriteToLCD+0xd4>)
 8001826:	f005 fedd 	bl	80075e4 <HAL_GPIO_WritePin>
 800182a:	e005      	b.n	8001838 <WriteToLCD+0x48>
	} else {
		cbi(LCD_Port, PIN_RS);
 800182c:	2200      	movs	r2, #0
 800182e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001832:	4824      	ldr	r0, [pc, #144]	@ (80018c4 <WriteToLCD+0xd4>)
 8001834:	f005 fed6 	bl	80075e4 <HAL_GPIO_WritePin>
	}
	_delay_us(_WAIT);
 8001838:	2000      	movs	r0, #0
 800183a:	f7ff fca8 	bl	800118e <_delay_us>
	cbi(LCD_Port, PIN_CS); // LCD_PORT &= ~LCD_CS;
 800183e:	2200      	movs	r2, #0
 8001840:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001844:	481f      	ldr	r0, [pc, #124]	@ (80018c4 <WriteToLCD+0xd4>)
 8001846:	f005 fecd 	bl	80075e4 <HAL_GPIO_WritePin>
	_delay_us(_WAIT);
 800184a:	2000      	movs	r0, #0
 800184c:	f7ff fc9f 	bl	800118e <_delay_us>
#ifdef SOFTWARE_SPI
	for (uint8_t i = 0; i < 8; i++) {
 8001850:	2300      	movs	r3, #0
 8001852:	73fb      	strb	r3, [r7, #15]
 8001854:	e028      	b.n	80018a8 <WriteToLCD+0xb8>
		cbi(LCD_Port, PIN_CLK);
 8001856:	2200      	movs	r2, #0
 8001858:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800185c:	4819      	ldr	r0, [pc, #100]	@ (80018c4 <WriteToLCD+0xd4>)
 800185e:	f005 fec1 	bl	80075e4 <HAL_GPIO_WritePin>
		//HAL_GPIO_WritePin(LCD_Port, PIN_RS, ( datt & 0x80 ) ? GPIO_PIN_SET : GPIO_PIN_RESET);
		if ((datt & 0x80) != 0) {
 8001862:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001866:	2b00      	cmp	r3, #0
 8001868:	da06      	bge.n	8001878 <WriteToLCD+0x88>
			sbi(LCD_Port, PIN_DAT);
 800186a:	2201      	movs	r2, #1
 800186c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001870:	4814      	ldr	r0, [pc, #80]	@ (80018c4 <WriteToLCD+0xd4>)
 8001872:	f005 feb7 	bl	80075e4 <HAL_GPIO_WritePin>
 8001876:	e005      	b.n	8001884 <WriteToLCD+0x94>
		} else {
			cbi(LCD_Port, PIN_DAT);
 8001878:	2200      	movs	r2, #0
 800187a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800187e:	4811      	ldr	r0, [pc, #68]	@ (80018c4 <WriteToLCD+0xd4>)
 8001880:	f005 feb0 	bl	80075e4 <HAL_GPIO_WritePin>
		}
		_delay_us(_WAIT);
 8001884:	2000      	movs	r0, #0
 8001886:	f7ff fc82 	bl	800118e <_delay_us>
		sbi(LCD_Port, PIN_CLK);
 800188a:	2201      	movs	r2, #1
 800188c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001890:	480c      	ldr	r0, [pc, #48]	@ (80018c4 <WriteToLCD+0xd4>)
 8001892:	f005 fea7 	bl	80075e4 <HAL_GPIO_WritePin>
		_delay_us(_WAIT);
 8001896:	2000      	movs	r0, #0
 8001898:	f7ff fc79 	bl	800118e <_delay_us>
		datt = datt << 1;
 800189c:	79bb      	ldrb	r3, [r7, #6]
 800189e:	005b      	lsls	r3, r3, #1
 80018a0:	71bb      	strb	r3, [r7, #6]
	for (uint8_t i = 0; i < 8; i++) {
 80018a2:	7bfb      	ldrb	r3, [r7, #15]
 80018a4:	3301      	adds	r3, #1
 80018a6:	73fb      	strb	r3, [r7, #15]
 80018a8:	7bfb      	ldrb	r3, [r7, #15]
 80018aa:	2b07      	cmp	r3, #7
 80018ac:	d9d3      	bls.n	8001856 <WriteToLCD+0x66>
	}
#else
	//SPDR = datt;
	//while(!(SPSR & (1<<SPIF)));
#endif
	sbi(LCD_Port, PIN_CS); //LCD_PORT |= LCD_CS;
 80018ae:	2201      	movs	r2, #1
 80018b0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80018b4:	4803      	ldr	r0, [pc, #12]	@ (80018c4 <WriteToLCD+0xd4>)
 80018b6:	f005 fe95 	bl	80075e4 <HAL_GPIO_WritePin>
}
 80018ba:	bf00      	nop
 80018bc:	3710      	adds	r7, #16
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}
 80018c2:	bf00      	nop
 80018c4:	40021000 	.word	0x40021000

080018c8 <InitLCD>:

//  LCD   
//     
// ,  ,   
void InitLCD(void)	//siemens m55 lph8731-3C (contr 104x82 -> m55 101x80)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	af00      	add	r7, sp, #0
	//SPCR = 0;
*/
#endif

	//        LCD,     
	_delay_ms(1000);
 80018cc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80018d0:	f7ff fc50 	bl	8001174 <_delay_ms>

	//LCD_PORT |= LCD_POWER;	//LCD POWER ON "_--"
	//_delay_ms(5);

	//LCD_PORT |= LCD_RESET;	//LCD RESET OFF "_--"
	sbi(LCD_Port, PIN_RES);
 80018d4:	2201      	movs	r2, #1
 80018d6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80018da:	48b2      	ldr	r0, [pc, #712]	@ (8001ba4 <InitLCD+0x2dc>)
 80018dc:	f005 fe82 	bl	80075e4 <HAL_GPIO_WritePin>
	_delay_ms(5);
 80018e0:	2005      	movs	r0, #5
 80018e2:	f7ff fc47 	bl	8001174 <_delay_ms>

   WriteToLCD(CMD,0x01);	//Software Reset
 80018e6:	2101      	movs	r1, #1
 80018e8:	2000      	movs	r0, #0
 80018ea:	f7ff ff81 	bl	80017f0 <WriteToLCD>
   _delay_ms(5);
 80018ee:	2005      	movs	r0, #5
 80018f0:	f7ff fc40 	bl	8001174 <_delay_ms>

   WriteToLCD(CMD,0xc6);	//INIESC - Initialize the Settings inside the IC
 80018f4:	21c6      	movs	r1, #198	@ 0xc6
 80018f6:	2000      	movs	r0, #0
 80018f8:	f7ff ff7a 	bl	80017f0 <WriteToLCD>
   _delay_ms(40);			//     !
 80018fc:	2028      	movs	r0, #40	@ 0x28
 80018fe:	f7ff fc39 	bl	8001174 <_delay_ms>

   WriteToLCD(CMD,0xb9);	//Refresh set
 8001902:	21b9      	movs	r1, #185	@ 0xb9
 8001904:	2000      	movs	r0, #0
 8001906:	f7ff ff73 	bl	80017f0 <WriteToLCD>
   WriteToLCD(DAT,0x00);
 800190a:	2100      	movs	r1, #0
 800190c:	20ff      	movs	r0, #255	@ 0xff
 800190e:	f7ff ff6f 	bl	80017f0 <WriteToLCD>
   WriteToLCD(CMD,0xb6);	//Display control
 8001912:	21b6      	movs	r1, #182	@ 0xb6
 8001914:	2000      	movs	r0, #0
 8001916:	f7ff ff6b 	bl	80017f0 <WriteToLCD>
   WriteToLCD(DAT,0x90); //80
 800191a:	2190      	movs	r1, #144	@ 0x90
 800191c:	20ff      	movs	r0, #255	@ 0xff
 800191e:	f7ff ff67 	bl	80017f0 <WriteToLCD>
   WriteToLCD(DAT,0x80); //04
 8001922:	2180      	movs	r1, #128	@ 0x80
 8001924:	20ff      	movs	r0, #255	@ 0xff
 8001926:	f7ff ff63 	bl	80017f0 <WriteToLCD>
   WriteToLCD(DAT,0x8a); //
 800192a:	218a      	movs	r1, #138	@ 0x8a
 800192c:	20ff      	movs	r0, #255	@ 0xff
 800192e:	f7ff ff5f 	bl	80017f0 <WriteToLCD>
   WriteToLCD(DAT,0x54); //
 8001932:	2154      	movs	r1, #84	@ 0x54
 8001934:	20ff      	movs	r0, #255	@ 0xff
 8001936:	f7ff ff5b 	bl	80017f0 <WriteToLCD>
   WriteToLCD(DAT,0x45); //
 800193a:	2145      	movs	r1, #69	@ 0x45
 800193c:	20ff      	movs	r0, #255	@ 0xff
 800193e:	f7ff ff57 	bl	80017f0 <WriteToLCD>
   WriteToLCD(DAT,0x52); //
 8001942:	2152      	movs	r1, #82	@ 0x52
 8001944:	20ff      	movs	r0, #255	@ 0xff
 8001946:	f7ff ff53 	bl	80017f0 <WriteToLCD>
   WriteToLCD(DAT,0x43); //
 800194a:	2143      	movs	r1, #67	@ 0x43
 800194c:	20ff      	movs	r0, #255	@ 0xff
 800194e:	f7ff ff4f 	bl	80017f0 <WriteToLCD>

   WriteToLCD(CMD,0xb3); //Gray scale position set 0
 8001952:	21b3      	movs	r1, #179	@ 0xb3
 8001954:	2000      	movs	r0, #0
 8001956:	f7ff ff4b 	bl	80017f0 <WriteToLCD>
   WriteToLCD(DAT,0x02); //
 800195a:	2102      	movs	r1, #2
 800195c:	20ff      	movs	r0, #255	@ 0xff
 800195e:	f7ff ff47 	bl	80017f0 <WriteToLCD>
   WriteToLCD(DAT,0x0a); //
 8001962:	210a      	movs	r1, #10
 8001964:	20ff      	movs	r0, #255	@ 0xff
 8001966:	f7ff ff43 	bl	80017f0 <WriteToLCD>
   WriteToLCD(DAT,0x15); //
 800196a:	2115      	movs	r1, #21
 800196c:	20ff      	movs	r0, #255	@ 0xff
 800196e:	f7ff ff3f 	bl	80017f0 <WriteToLCD>
   WriteToLCD(DAT,0x1f); //
 8001972:	211f      	movs	r1, #31
 8001974:	20ff      	movs	r0, #255	@ 0xff
 8001976:	f7ff ff3b 	bl	80017f0 <WriteToLCD>
   WriteToLCD(DAT,0x28); //
 800197a:	2128      	movs	r1, #40	@ 0x28
 800197c:	20ff      	movs	r0, #255	@ 0xff
 800197e:	f7ff ff37 	bl	80017f0 <WriteToLCD>
   WriteToLCD(DAT,0x30); //
 8001982:	2130      	movs	r1, #48	@ 0x30
 8001984:	20ff      	movs	r0, #255	@ 0xff
 8001986:	f7ff ff33 	bl	80017f0 <WriteToLCD>
   WriteToLCD(DAT,0x37); //
 800198a:	2137      	movs	r1, #55	@ 0x37
 800198c:	20ff      	movs	r0, #255	@ 0xff
 800198e:	f7ff ff2f 	bl	80017f0 <WriteToLCD>
   WriteToLCD(DAT,0x3f); //
 8001992:	213f      	movs	r1, #63	@ 0x3f
 8001994:	20ff      	movs	r0, #255	@ 0xff
 8001996:	f7ff ff2b 	bl	80017f0 <WriteToLCD>
   WriteToLCD(DAT,0x47); //
 800199a:	2147      	movs	r1, #71	@ 0x47
 800199c:	20ff      	movs	r0, #255	@ 0xff
 800199e:	f7ff ff27 	bl	80017f0 <WriteToLCD>
   WriteToLCD(DAT,0x4c); //
 80019a2:	214c      	movs	r1, #76	@ 0x4c
 80019a4:	20ff      	movs	r0, #255	@ 0xff
 80019a6:	f7ff ff23 	bl	80017f0 <WriteToLCD>
   WriteToLCD(DAT,0x54); //
 80019aa:	2154      	movs	r1, #84	@ 0x54
 80019ac:	20ff      	movs	r0, #255	@ 0xff
 80019ae:	f7ff ff1f 	bl	80017f0 <WriteToLCD>
   WriteToLCD(DAT,0x65); //
 80019b2:	2165      	movs	r1, #101	@ 0x65
 80019b4:	20ff      	movs	r0, #255	@ 0xff
 80019b6:	f7ff ff1b 	bl	80017f0 <WriteToLCD>
   WriteToLCD(DAT,0x75); //
 80019ba:	2175      	movs	r1, #117	@ 0x75
 80019bc:	20ff      	movs	r0, #255	@ 0xff
 80019be:	f7ff ff17 	bl	80017f0 <WriteToLCD>
   WriteToLCD(DAT,0x80); //
 80019c2:	2180      	movs	r1, #128	@ 0x80
 80019c4:	20ff      	movs	r0, #255	@ 0xff
 80019c6:	f7ff ff13 	bl	80017f0 <WriteToLCD>
   WriteToLCD(DAT,0x85); //
 80019ca:	2185      	movs	r1, #133	@ 0x85
 80019cc:	20ff      	movs	r0, #255	@ 0xff
 80019ce:	f7ff ff0f 	bl	80017f0 <WriteToLCD>
   WriteToLCD(CMD,0xb5); //Gamma curve
 80019d2:	21b5      	movs	r1, #181	@ 0xb5
 80019d4:	2000      	movs	r0, #0
 80019d6:	f7ff ff0b 	bl	80017f0 <WriteToLCD>
   WriteToLCD(DAT,0x01); //
 80019da:	2101      	movs	r1, #1
 80019dc:	20ff      	movs	r0, #255	@ 0xff
 80019de:	f7ff ff07 	bl	80017f0 <WriteToLCD>
   WriteToLCD(CMD,0xb7); //Temperature gradient
 80019e2:	21b7      	movs	r1, #183	@ 0xb7
 80019e4:	2000      	movs	r0, #0
 80019e6:	f7ff ff03 	bl	80017f0 <WriteToLCD>
   WriteToLCD(DAT,0x03); //
 80019ea:	2103      	movs	r1, #3
 80019ec:	20ff      	movs	r0, #255	@ 0xff
 80019ee:	f7ff feff 	bl	80017f0 <WriteToLCD>
   WriteToLCD(DAT,0x00); //
 80019f2:	2100      	movs	r1, #0
 80019f4:	20ff      	movs	r0, #255	@ 0xff
 80019f6:	f7ff fefb 	bl	80017f0 <WriteToLCD>
   WriteToLCD(DAT,0x00); //
 80019fa:	2100      	movs	r1, #0
 80019fc:	20ff      	movs	r0, #255	@ 0xff
 80019fe:	f7ff fef7 	bl	80017f0 <WriteToLCD>
   WriteToLCD(DAT,0x00); //
 8001a02:	2100      	movs	r1, #0
 8001a04:	20ff      	movs	r0, #255	@ 0xff
 8001a06:	f7ff fef3 	bl	80017f0 <WriteToLCD>
   WriteToLCD(DAT,0x00); //
 8001a0a:	2100      	movs	r1, #0
 8001a0c:	20ff      	movs	r0, #255	@ 0xff
 8001a0e:	f7ff feef 	bl	80017f0 <WriteToLCD>
   WriteToLCD(DAT,0x00); //
 8001a12:	2100      	movs	r1, #0
 8001a14:	20ff      	movs	r0, #255	@ 0xff
 8001a16:	f7ff feeb 	bl	80017f0 <WriteToLCD>
   WriteToLCD(DAT,0x00); //
 8001a1a:	2100      	movs	r1, #0
 8001a1c:	20ff      	movs	r0, #255	@ 0xff
 8001a1e:	f7ff fee7 	bl	80017f0 <WriteToLCD>
   WriteToLCD(DAT,0x00); //
 8001a22:	2100      	movs	r1, #0
 8001a24:	20ff      	movs	r0, #255	@ 0xff
 8001a26:	f7ff fee3 	bl	80017f0 <WriteToLCD>
   WriteToLCD(DAT,0x00); //
 8001a2a:	2100      	movs	r1, #0
 8001a2c:	20ff      	movs	r0, #255	@ 0xff
 8001a2e:	f7ff fedf 	bl	80017f0 <WriteToLCD>
   WriteToLCD(DAT,0x00); //
 8001a32:	2100      	movs	r1, #0
 8001a34:	20ff      	movs	r0, #255	@ 0xff
 8001a36:	f7ff fedb 	bl	80017f0 <WriteToLCD>
   WriteToLCD(DAT,0x00); //
 8001a3a:	2100      	movs	r1, #0
 8001a3c:	20ff      	movs	r0, #255	@ 0xff
 8001a3e:	f7ff fed7 	bl	80017f0 <WriteToLCD>
   WriteToLCD(DAT,0x00); //
 8001a42:	2100      	movs	r1, #0
 8001a44:	20ff      	movs	r0, #255	@ 0xff
 8001a46:	f7ff fed3 	bl	80017f0 <WriteToLCD>
   WriteToLCD(DAT,0x00); //
 8001a4a:	2100      	movs	r1, #0
 8001a4c:	20ff      	movs	r0, #255	@ 0xff
 8001a4e:	f7ff fecf 	bl	80017f0 <WriteToLCD>
   WriteToLCD(DAT,0x00); //
 8001a52:	2100      	movs	r1, #0
 8001a54:	20ff      	movs	r0, #255	@ 0xff
 8001a56:	f7ff fecb 	bl	80017f0 <WriteToLCD>
   WriteToLCD(CMD,0xbd); //Common driver output select
 8001a5a:	21bd      	movs	r1, #189	@ 0xbd
 8001a5c:	2000      	movs	r0, #0
 8001a5e:	f7ff fec7 	bl	80017f0 <WriteToLCD>
   WriteToLCD(DAT,0x00); //
 8001a62:	2100      	movs	r1, #0
 8001a64:	20ff      	movs	r0, #255	@ 0xff
 8001a66:	f7ff fec3 	bl	80017f0 <WriteToLCD>
   WriteToLCD(CMD,0x36); //Memory access control
 8001a6a:	2136      	movs	r1, #54	@ 0x36
 8001a6c:	2000      	movs	r0, #0
 8001a6e:	f7ff febf 	bl	80017f0 <WriteToLCD>
   WriteToLCD(DAT,0x48); //
 8001a72:	2148      	movs	r1, #72	@ 0x48
 8001a74:	20ff      	movs	r0, #255	@ 0xff
 8001a76:	f7ff febb 	bl	80017f0 <WriteToLCD>
   WriteToLCD(CMD,0x2d); //Colour set
 8001a7a:	212d      	movs	r1, #45	@ 0x2d
 8001a7c:	2000      	movs	r0, #0
 8001a7e:	f7ff feb7 	bl	80017f0 <WriteToLCD>
   WriteToLCD(DAT,0x00); //
 8001a82:	2100      	movs	r1, #0
 8001a84:	20ff      	movs	r0, #255	@ 0xff
 8001a86:	f7ff feb3 	bl	80017f0 <WriteToLCD>
   WriteToLCD(DAT,0x03); //
 8001a8a:	2103      	movs	r1, #3
 8001a8c:	20ff      	movs	r0, #255	@ 0xff
 8001a8e:	f7ff feaf 	bl	80017f0 <WriteToLCD>
   WriteToLCD(DAT,0x05); //
 8001a92:	2105      	movs	r1, #5
 8001a94:	20ff      	movs	r0, #255	@ 0xff
 8001a96:	f7ff feab 	bl	80017f0 <WriteToLCD>
   WriteToLCD(DAT,0x07); //
 8001a9a:	2107      	movs	r1, #7
 8001a9c:	20ff      	movs	r0, #255	@ 0xff
 8001a9e:	f7ff fea7 	bl	80017f0 <WriteToLCD>
   WriteToLCD(DAT,0x09); //
 8001aa2:	2109      	movs	r1, #9
 8001aa4:	20ff      	movs	r0, #255	@ 0xff
 8001aa6:	f7ff fea3 	bl	80017f0 <WriteToLCD>
   WriteToLCD(DAT,0x0b); //
 8001aaa:	210b      	movs	r1, #11
 8001aac:	20ff      	movs	r0, #255	@ 0xff
 8001aae:	f7ff fe9f 	bl	80017f0 <WriteToLCD>
   WriteToLCD(DAT,0x0d); //
 8001ab2:	210d      	movs	r1, #13
 8001ab4:	20ff      	movs	r0, #255	@ 0xff
 8001ab6:	f7ff fe9b 	bl	80017f0 <WriteToLCD>
   WriteToLCD(DAT,0x0f); //
 8001aba:	210f      	movs	r1, #15
 8001abc:	20ff      	movs	r0, #255	@ 0xff
 8001abe:	f7ff fe97 	bl	80017f0 <WriteToLCD>
   WriteToLCD(DAT,0x00); //
 8001ac2:	2100      	movs	r1, #0
 8001ac4:	20ff      	movs	r0, #255	@ 0xff
 8001ac6:	f7ff fe93 	bl	80017f0 <WriteToLCD>
   WriteToLCD(DAT,0x03); //
 8001aca:	2103      	movs	r1, #3
 8001acc:	20ff      	movs	r0, #255	@ 0xff
 8001ace:	f7ff fe8f 	bl	80017f0 <WriteToLCD>
   WriteToLCD(DAT,0x05); //
 8001ad2:	2105      	movs	r1, #5
 8001ad4:	20ff      	movs	r0, #255	@ 0xff
 8001ad6:	f7ff fe8b 	bl	80017f0 <WriteToLCD>
   WriteToLCD(DAT,0x07); //
 8001ada:	2107      	movs	r1, #7
 8001adc:	20ff      	movs	r0, #255	@ 0xff
 8001ade:	f7ff fe87 	bl	80017f0 <WriteToLCD>
   WriteToLCD(DAT,0x09); //
 8001ae2:	2109      	movs	r1, #9
 8001ae4:	20ff      	movs	r0, #255	@ 0xff
 8001ae6:	f7ff fe83 	bl	80017f0 <WriteToLCD>
   WriteToLCD(DAT,0x0b); //
 8001aea:	210b      	movs	r1, #11
 8001aec:	20ff      	movs	r0, #255	@ 0xff
 8001aee:	f7ff fe7f 	bl	80017f0 <WriteToLCD>
   WriteToLCD(DAT,0x0d); //
 8001af2:	210d      	movs	r1, #13
 8001af4:	20ff      	movs	r0, #255	@ 0xff
 8001af6:	f7ff fe7b 	bl	80017f0 <WriteToLCD>
   WriteToLCD(DAT,0x0f); //
 8001afa:	210f      	movs	r1, #15
 8001afc:	20ff      	movs	r0, #255	@ 0xff
 8001afe:	f7ff fe77 	bl	80017f0 <WriteToLCD>
   WriteToLCD(DAT,0x00); //
 8001b02:	2100      	movs	r1, #0
 8001b04:	20ff      	movs	r0, #255	@ 0xff
 8001b06:	f7ff fe73 	bl	80017f0 <WriteToLCD>
   WriteToLCD(DAT,0x05); //
 8001b0a:	2105      	movs	r1, #5
 8001b0c:	20ff      	movs	r0, #255	@ 0xff
 8001b0e:	f7ff fe6f 	bl	80017f0 <WriteToLCD>
   WriteToLCD(DAT,0x0b); //
 8001b12:	210b      	movs	r1, #11
 8001b14:	20ff      	movs	r0, #255	@ 0xff
 8001b16:	f7ff fe6b 	bl	80017f0 <WriteToLCD>
   WriteToLCD(DAT,0x0f); //
 8001b1a:	210f      	movs	r1, #15
 8001b1c:	20ff      	movs	r0, #255	@ 0xff
 8001b1e:	f7ff fe67 	bl	80017f0 <WriteToLCD>
   WriteToLCD(CMD,0xba); //Voltage control
 8001b22:	21ba      	movs	r1, #186	@ 0xba
 8001b24:	2000      	movs	r0, #0
 8001b26:	f7ff fe63 	bl	80017f0 <WriteToLCD>
   WriteToLCD(DAT,0x2f); //
 8001b2a:	212f      	movs	r1, #47	@ 0x2f
 8001b2c:	20ff      	movs	r0, #255	@ 0xff
 8001b2e:	f7ff fe5f 	bl	80017f0 <WriteToLCD>
   WriteToLCD(DAT,0x03); //
 8001b32:	2103      	movs	r1, #3
 8001b34:	20ff      	movs	r0, #255	@ 0xff
 8001b36:	f7ff fe5b 	bl	80017f0 <WriteToLCD>
   WriteToLCD(CMD,0x25); //Write contrast
 8001b3a:	2125      	movs	r1, #37	@ 0x25
 8001b3c:	2000      	movs	r0, #0
 8001b3e:	f7ff fe57 	bl	80017f0 <WriteToLCD>
   WriteToLCD(DAT,0x64); //      (0x57...0x6d).     !
 8001b42:	2164      	movs	r1, #100	@ 0x64
 8001b44:	20ff      	movs	r0, #255	@ 0xff
 8001b46:	f7ff fe53 	bl	80017f0 <WriteToLCD>
   WriteToLCD(CMD,0xbe); //Power control
 8001b4a:	21be      	movs	r1, #190	@ 0xbe
 8001b4c:	2000      	movs	r0, #0
 8001b4e:	f7ff fe4f 	bl	80017f0 <WriteToLCD>
   WriteToLCD(DAT,0x59); //
 8001b52:	2159      	movs	r1, #89	@ 0x59
 8001b54:	20ff      	movs	r0, #255	@ 0xff
 8001b56:	f7ff fe4b 	bl	80017f0 <WriteToLCD>
   WriteToLCD(CMD,0x3a); //interfase pixel format /   0bXXXXXABC
 8001b5a:	213a      	movs	r1, #58	@ 0x3a
 8001b5c:	2000      	movs	r0, #0
 8001b5e:	f7ff fe47 	bl	80017f0 <WriteToLCD>
#ifdef COLOR_8
	WriteToLCD(DAT,0x02); // 2 = 8bit/pixel, 3 = 12 bit/pixel,   .   8     Colour set
 8001b62:	2102      	movs	r1, #2
 8001b64:	20ff      	movs	r0, #255	@ 0xff
 8001b66:	f7ff fe43 	bl	80017f0 <WriteToLCD>
#else
	WriteToLCD(DAT,0x03);
#endif
   //   
   WriteToLCD(CMD,0x03); //Booster voltage ON
 8001b6a:	2103      	movs	r1, #3
 8001b6c:	2000      	movs	r0, #0
 8001b6e:	f7ff fe3f 	bl	80017f0 <WriteToLCD>
   _delay_ms(40);
 8001b72:	2028      	movs	r0, #40	@ 0x28
 8001b74:	f7ff fafe 	bl	8001174 <_delay_ms>
   WriteToLCD(CMD,0x11); //sleep out
 8001b78:	2111      	movs	r1, #17
 8001b7a:	2000      	movs	r0, #0
 8001b7c:	f7ff fe38 	bl	80017f0 <WriteToLCD>
   _delay_ms(40);
 8001b80:	2028      	movs	r0, #40	@ 0x28
 8001b82:	f7ff faf7 	bl	8001174 <_delay_ms>


	ColorBack = BLACK;
 8001b86:	4b08      	ldr	r3, [pc, #32]	@ (8001ba8 <InitLCD+0x2e0>)
 8001b88:	2200      	movs	r2, #0
 8001b8a:	801a      	strh	r2, [r3, #0]
	ColorInk = WHITE;
 8001b8c:	4b07      	ldr	r3, [pc, #28]	@ (8001bac <InitLCD+0x2e4>)
 8001b8e:	22ff      	movs	r2, #255	@ 0xff
 8001b90:	801a      	strh	r2, [r3, #0]
	clear_lcd(WHITE); //        
 8001b92:	20ff      	movs	r0, #255	@ 0xff
 8001b94:	f000 f88c 	bl	8001cb0 <clear_lcd>

   WriteToLCD(CMD,0x29); //Display ON
 8001b98:	2129      	movs	r1, #41	@ 0x29
 8001b9a:	2000      	movs	r0, #0
 8001b9c:	f7ff fe28 	bl	80017f0 <WriteToLCD>
}
 8001ba0:	bf00      	nop
 8001ba2:	bd80      	pop	{r7, pc}
 8001ba4:	40021000 	.word	0x40021000
 8001ba8:	200001f4 	.word	0x200001f4
 8001bac:	200001f6 	.word	0x200001f6

08001bb0 <DrawPixel>:
   WriteToLCD(DAT,vol & 0x7f); //def 0x2f
   WriteToLCD(DAT,0x03); //
}
//    XPos, YPos.     ColorInk
void DrawPixel(uint8_t XPos, uint8_t YPos)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b082      	sub	sp, #8
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	460a      	mov	r2, r1
 8001bba:	71fb      	strb	r3, [r7, #7]
 8001bbc:	4613      	mov	r3, r2
 8001bbe:	71bb      	strb	r3, [r7, #6]
	//104x82 -> m55 101 x 80
	WriteToLCD( CMD, 0x2A );	//x-
 8001bc0:	212a      	movs	r1, #42	@ 0x2a
 8001bc2:	2000      	movs	r0, #0
 8001bc4:	f7ff fe14 	bl	80017f0 <WriteToLCD>
	WriteToLCD( DAT, XPos );
 8001bc8:	79fb      	ldrb	r3, [r7, #7]
 8001bca:	4619      	mov	r1, r3
 8001bcc:	20ff      	movs	r0, #255	@ 0xff
 8001bce:	f7ff fe0f 	bl	80017f0 <WriteToLCD>
	WriteToLCD( DAT, 100 );	//=0x64  len=101 /max=103
 8001bd2:	2164      	movs	r1, #100	@ 0x64
 8001bd4:	20ff      	movs	r0, #255	@ 0xff
 8001bd6:	f7ff fe0b 	bl	80017f0 <WriteToLCD>

	WriteToLCD( CMD, 0x2B );	//Y-
 8001bda:	212b      	movs	r1, #43	@ 0x2b
 8001bdc:	2000      	movs	r0, #0
 8001bde:	f7ff fe07 	bl	80017f0 <WriteToLCD>
	WriteToLCD( DAT, YPos+1 );
 8001be2:	79bb      	ldrb	r3, [r7, #6]
 8001be4:	3301      	adds	r3, #1
 8001be6:	b2db      	uxtb	r3, r3
 8001be8:	4619      	mov	r1, r3
 8001bea:	20ff      	movs	r0, #255	@ 0xff
 8001bec:	f7ff fe00 	bl	80017f0 <WriteToLCD>
	WriteToLCD( DAT, 80 );	//=0x50  len=80 /max=83
 8001bf0:	2150      	movs	r1, #80	@ 0x50
 8001bf2:	20ff      	movs	r0, #255	@ 0xff
 8001bf4:	f7ff fdfc 	bl	80017f0 <WriteToLCD>

	WriteToLCD( CMD, 0x2C );	// WR_MEM
 8001bf8:	212c      	movs	r1, #44	@ 0x2c
 8001bfa:	2000      	movs	r0, #0
 8001bfc:	f7ff fdf8 	bl	80017f0 <WriteToLCD>
#ifdef COLOR_8
	WriteToLCD(DAT, (uint8_t)ColorInk);
 8001c00:	4b05      	ldr	r3, [pc, #20]	@ (8001c18 <DrawPixel+0x68>)
 8001c02:	881b      	ldrh	r3, [r3, #0]
 8001c04:	b2db      	uxtb	r3, r3
 8001c06:	4619      	mov	r1, r3
 8001c08:	20ff      	movs	r0, #255	@ 0xff
 8001c0a:	f7ff fdf1 	bl	80017f0 <WriteToLCD>
#else
	WriteToLCD(DAT, ColorInk >> 4);   // RRRRGGGGBBBBxxxx / red=0x0f00 -> f0.00
	WriteToLCD(DAT, (uint8_t)ColorInk << 4);
	WriteToLCD( CMD, 0x2C );	//    
#endif
}
 8001c0e:	bf00      	nop
 8001c10:	3708      	adds	r7, #8
 8001c12:	46bd      	mov	sp, r7
 8001c14:	bd80      	pop	{r7, pc}
 8001c16:	bf00      	nop
 8001c18:	200001f6 	.word	0x200001f6

08001c1c <DrawPixel_col>:
//    XPos, YPos  Color.
void DrawPixel_col(uint8_t XPos, uint8_t YPos, uint16_t Color)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b082      	sub	sp, #8
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	4603      	mov	r3, r0
 8001c24:	71fb      	strb	r3, [r7, #7]
 8001c26:	460b      	mov	r3, r1
 8001c28:	71bb      	strb	r3, [r7, #6]
 8001c2a:	4613      	mov	r3, r2
 8001c2c:	80bb      	strh	r3, [r7, #4]
	//104x82 -> m55 101 x 80
	WriteToLCD( CMD, 0x2A );	//x-
 8001c2e:	212a      	movs	r1, #42	@ 0x2a
 8001c30:	2000      	movs	r0, #0
 8001c32:	f7ff fddd 	bl	80017f0 <WriteToLCD>
	WriteToLCD( DAT, XPos );
 8001c36:	79fb      	ldrb	r3, [r7, #7]
 8001c38:	4619      	mov	r1, r3
 8001c3a:	20ff      	movs	r0, #255	@ 0xff
 8001c3c:	f7ff fdd8 	bl	80017f0 <WriteToLCD>
	WriteToLCD( DAT, 100 );	//=0x64  len=101 /max=103
 8001c40:	2164      	movs	r1, #100	@ 0x64
 8001c42:	20ff      	movs	r0, #255	@ 0xff
 8001c44:	f7ff fdd4 	bl	80017f0 <WriteToLCD>

	WriteToLCD( CMD, 0x2B );	//Y-
 8001c48:	212b      	movs	r1, #43	@ 0x2b
 8001c4a:	2000      	movs	r0, #0
 8001c4c:	f7ff fdd0 	bl	80017f0 <WriteToLCD>
	WriteToLCD( DAT, YPos+1 );
 8001c50:	79bb      	ldrb	r3, [r7, #6]
 8001c52:	3301      	adds	r3, #1
 8001c54:	b2db      	uxtb	r3, r3
 8001c56:	4619      	mov	r1, r3
 8001c58:	20ff      	movs	r0, #255	@ 0xff
 8001c5a:	f7ff fdc9 	bl	80017f0 <WriteToLCD>
	WriteToLCD( DAT, 80 );	//=0x50  len=80 /max=83
 8001c5e:	2150      	movs	r1, #80	@ 0x50
 8001c60:	20ff      	movs	r0, #255	@ 0xff
 8001c62:	f7ff fdc5 	bl	80017f0 <WriteToLCD>

	WriteToLCD( CMD, 0x2C );	// WR_MEM
 8001c66:	212c      	movs	r1, #44	@ 0x2c
 8001c68:	2000      	movs	r0, #0
 8001c6a:	f7ff fdc1 	bl	80017f0 <WriteToLCD>
	#ifdef COLOR_8
	WriteToLCD(DAT, (uint8_t)Color);
 8001c6e:	88bb      	ldrh	r3, [r7, #4]
 8001c70:	b2db      	uxtb	r3, r3
 8001c72:	4619      	mov	r1, r3
 8001c74:	20ff      	movs	r0, #255	@ 0xff
 8001c76:	f7ff fdbb 	bl	80017f0 <WriteToLCD>
	#else
	WriteToLCD(DAT, ColorInk >> 4);   // RRRRGGGGBBBBxxxx / red=0x0f00 -> f0.00
	WriteToLCD(DAT, (uint8_t)Color << 4);
	WriteToLCD( CMD, 0x2C );	//    
	#endif
}
 8001c7a:	bf00      	nop
 8001c7c:	3708      	adds	r7, #8
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bd80      	pop	{r7, pc}

08001c82 <DrawLineX>:

void DrawLineX(uint8_t y)
{
 8001c82:	b580      	push	{r7, lr}
 8001c84:	b084      	sub	sp, #16
 8001c86:	af00      	add	r7, sp, #0
 8001c88:	4603      	mov	r3, r0
 8001c8a:	71fb      	strb	r3, [r7, #7]
	uint8_t i = 100;
 8001c8c:	2364      	movs	r3, #100	@ 0x64
 8001c8e:	73fb      	strb	r3, [r7, #15]
	do
	{
		DrawPixel(i, y);
 8001c90:	79fa      	ldrb	r2, [r7, #7]
 8001c92:	7bfb      	ldrb	r3, [r7, #15]
 8001c94:	4611      	mov	r1, r2
 8001c96:	4618      	mov	r0, r3
 8001c98:	f7ff ff8a 	bl	8001bb0 <DrawPixel>
	} while (i--);
 8001c9c:	7bfb      	ldrb	r3, [r7, #15]
 8001c9e:	1e5a      	subs	r2, r3, #1
 8001ca0:	73fa      	strb	r2, [r7, #15]
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d1f4      	bne.n	8001c90 <DrawLineX+0xe>
}
 8001ca6:	bf00      	nop
 8001ca8:	bf00      	nop
 8001caa:	3710      	adds	r7, #16
 8001cac:	46bd      	mov	sp, r7
 8001cae:	bd80      	pop	{r7, pc}

08001cb0 <clear_lcd>:


void clear_lcd( uint16_t Color )
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b084      	sub	sp, #16
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	80fb      	strh	r3, [r7, #6]
	window_lcd(0, 0, 100, 79);
 8001cba:	234f      	movs	r3, #79	@ 0x4f
 8001cbc:	2264      	movs	r2, #100	@ 0x64
 8001cbe:	2100      	movs	r1, #0
 8001cc0:	2000      	movs	r0, #0
 8001cc2:	f000 f81a 	bl	8001cfa <window_lcd>
	WriteToLCD( CMD, 0x2C );	// WR_MEM
 8001cc6:	212c      	movs	r1, #44	@ 0x2c
 8001cc8:	2000      	movs	r0, #0
 8001cca:	f7ff fd91 	bl	80017f0 <WriteToLCD>

#ifdef COLOR_8
	for(uint16_t i = 0; i < 8080; i++)	// 101x80
 8001cce:	2300      	movs	r3, #0
 8001cd0:	81fb      	strh	r3, [r7, #14]
 8001cd2:	e008      	b.n	8001ce6 <clear_lcd+0x36>
	{
		WriteToLCD(DAT, (uint8_t)Color);
 8001cd4:	88fb      	ldrh	r3, [r7, #6]
 8001cd6:	b2db      	uxtb	r3, r3
 8001cd8:	4619      	mov	r1, r3
 8001cda:	20ff      	movs	r0, #255	@ 0xff
 8001cdc:	f7ff fd88 	bl	80017f0 <WriteToLCD>
	for(uint16_t i = 0; i < 8080; i++)	// 101x80
 8001ce0:	89fb      	ldrh	r3, [r7, #14]
 8001ce2:	3301      	adds	r3, #1
 8001ce4:	81fb      	strh	r3, [r7, #14]
 8001ce6:	89fb      	ldrh	r3, [r7, #14]
 8001ce8:	f641 728f 	movw	r2, #8079	@ 0x1f8f
 8001cec:	4293      	cmp	r3, r2
 8001cee:	d9f1      	bls.n	8001cd4 <clear_lcd+0x24>
		c = (uint8_t)Color << 4;
		WriteToLCD(DAT, c|(uint8_t)(Color >> 8));
		WriteToLCD(DAT, (uint8_t)Color);
	}
#endif
}
 8001cf0:	bf00      	nop
 8001cf2:	bf00      	nop
 8001cf4:	3710      	adds	r7, #16
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd80      	pop	{r7, pc}

08001cfa <window_lcd>:


void window_lcd(unsigned char xstart, unsigned char ystart, unsigned char xend, unsigned char yend)
{
 8001cfa:	b590      	push	{r4, r7, lr}
 8001cfc:	b083      	sub	sp, #12
 8001cfe:	af00      	add	r7, sp, #0
 8001d00:	4604      	mov	r4, r0
 8001d02:	4608      	mov	r0, r1
 8001d04:	4611      	mov	r1, r2
 8001d06:	461a      	mov	r2, r3
 8001d08:	4623      	mov	r3, r4
 8001d0a:	71fb      	strb	r3, [r7, #7]
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	71bb      	strb	r3, [r7, #6]
 8001d10:	460b      	mov	r3, r1
 8001d12:	717b      	strb	r3, [r7, #5]
 8001d14:	4613      	mov	r3, r2
 8001d16:	713b      	strb	r3, [r7, #4]
	WriteToLCD( CMD, 0x2A );	//x-
 8001d18:	212a      	movs	r1, #42	@ 0x2a
 8001d1a:	2000      	movs	r0, #0
 8001d1c:	f7ff fd68 	bl	80017f0 <WriteToLCD>
	WriteToLCD( DAT, xstart );
 8001d20:	79fb      	ldrb	r3, [r7, #7]
 8001d22:	4619      	mov	r1, r3
 8001d24:	20ff      	movs	r0, #255	@ 0xff
 8001d26:	f7ff fd63 	bl	80017f0 <WriteToLCD>
	WriteToLCD( DAT, (xend>100)?100:xend );		//max=103
 8001d2a:	797b      	ldrb	r3, [r7, #5]
 8001d2c:	2b64      	cmp	r3, #100	@ 0x64
 8001d2e:	bf28      	it	cs
 8001d30:	2364      	movcs	r3, #100	@ 0x64
 8001d32:	b2db      	uxtb	r3, r3
 8001d34:	4619      	mov	r1, r3
 8001d36:	20ff      	movs	r0, #255	@ 0xff
 8001d38:	f7ff fd5a 	bl	80017f0 <WriteToLCD>

	WriteToLCD( CMD, 0x2B );	//Y-
 8001d3c:	212b      	movs	r1, #43	@ 0x2b
 8001d3e:	2000      	movs	r0, #0
 8001d40:	f7ff fd56 	bl	80017f0 <WriteToLCD>
	WriteToLCD( DAT, ystart+1 );
 8001d44:	79bb      	ldrb	r3, [r7, #6]
 8001d46:	3301      	adds	r3, #1
 8001d48:	b2db      	uxtb	r3, r3
 8001d4a:	4619      	mov	r1, r3
 8001d4c:	20ff      	movs	r0, #255	@ 0xff
 8001d4e:	f7ff fd4f 	bl	80017f0 <WriteToLCD>
	WriteToLCD( DAT, (yend+1>80)?80:yend+1);		//max=83
 8001d52:	793b      	ldrb	r3, [r7, #4]
 8001d54:	2b4f      	cmp	r3, #79	@ 0x4f
 8001d56:	bf28      	it	cs
 8001d58:	234f      	movcs	r3, #79	@ 0x4f
 8001d5a:	b2db      	uxtb	r3, r3
 8001d5c:	3301      	adds	r3, #1
 8001d5e:	b2db      	uxtb	r3, r3
 8001d60:	4619      	mov	r1, r3
 8001d62:	20ff      	movs	r0, #255	@ 0xff
 8001d64:	f7ff fd44 	bl	80017f0 <WriteToLCD>
	WriteToLCD( CMD, 0x2C );	// WR_MEM
 8001d68:	212c      	movs	r1, #44	@ 0x2c
 8001d6a:	2000      	movs	r0, #0
 8001d6c:	f7ff fd40 	bl	80017f0 <WriteToLCD>
}
 8001d70:	bf00      	nop
 8001d72:	370c      	adds	r7, #12
 8001d74:	46bd      	mov	sp, r7
 8001d76:	bd90      	pop	{r4, r7, pc}

08001d78 <line_lcd>:
{
	window_lcd(row,col, 100, 79);
}

void line_lcd(unsigned char x1,unsigned char y1, unsigned char x2, unsigned char y2)
{
 8001d78:	b590      	push	{r4, r7, lr}
 8001d7a:	b089      	sub	sp, #36	@ 0x24
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	4604      	mov	r4, r0
 8001d80:	4608      	mov	r0, r1
 8001d82:	4611      	mov	r1, r2
 8001d84:	461a      	mov	r2, r3
 8001d86:	4623      	mov	r3, r4
 8001d88:	71fb      	strb	r3, [r7, #7]
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	71bb      	strb	r3, [r7, #6]
 8001d8e:	460b      	mov	r3, r1
 8001d90:	717b      	strb	r3, [r7, #5]
 8001d92:	4613      	mov	r3, r2
 8001d94:	713b      	strb	r3, [r7, #4]
	int dx, dy, stepx, stepy, fraction;
	dy = y2 - y1;
 8001d96:	793a      	ldrb	r2, [r7, #4]
 8001d98:	79bb      	ldrb	r3, [r7, #6]
 8001d9a:	1ad3      	subs	r3, r2, r3
 8001d9c:	61bb      	str	r3, [r7, #24]
	dx = x2 - x1;
 8001d9e:	797a      	ldrb	r2, [r7, #5]
 8001da0:	79fb      	ldrb	r3, [r7, #7]
 8001da2:	1ad3      	subs	r3, r2, r3
 8001da4:	61fb      	str	r3, [r7, #28]

	if ( dy < 0 )
 8001da6:	69bb      	ldr	r3, [r7, #24]
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	da06      	bge.n	8001dba <line_lcd+0x42>
	{
		dy    = -dy;
 8001dac:	69bb      	ldr	r3, [r7, #24]
 8001dae:	425b      	negs	r3, r3
 8001db0:	61bb      	str	r3, [r7, #24]
		stepy = -1;
 8001db2:	f04f 33ff 	mov.w	r3, #4294967295
 8001db6:	613b      	str	r3, [r7, #16]
 8001db8:	e001      	b.n	8001dbe <line_lcd+0x46>
	}
	else
	{
		stepy = 1;
 8001dba:	2301      	movs	r3, #1
 8001dbc:	613b      	str	r3, [r7, #16]
	}

	if ( dx < 0 )
 8001dbe:	69fb      	ldr	r3, [r7, #28]
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	da06      	bge.n	8001dd2 <line_lcd+0x5a>
	{
		dx    = -dx;
 8001dc4:	69fb      	ldr	r3, [r7, #28]
 8001dc6:	425b      	negs	r3, r3
 8001dc8:	61fb      	str	r3, [r7, #28]
		stepx = -1;
 8001dca:	f04f 33ff 	mov.w	r3, #4294967295
 8001dce:	617b      	str	r3, [r7, #20]
 8001dd0:	e001      	b.n	8001dd6 <line_lcd+0x5e>
	}
	else
	{
		stepx = 1;
 8001dd2:	2301      	movs	r3, #1
 8001dd4:	617b      	str	r3, [r7, #20]
	}

	dx <<= 1;
 8001dd6:	69fb      	ldr	r3, [r7, #28]
 8001dd8:	005b      	lsls	r3, r3, #1
 8001dda:	61fb      	str	r3, [r7, #28]
	dy <<= 1;
 8001ddc:	69bb      	ldr	r3, [r7, #24]
 8001dde:	005b      	lsls	r3, r3, #1
 8001de0:	61bb      	str	r3, [r7, #24]

	DrawPixel( x1, y1);
 8001de2:	79ba      	ldrb	r2, [r7, #6]
 8001de4:	79fb      	ldrb	r3, [r7, #7]
 8001de6:	4611      	mov	r1, r2
 8001de8:	4618      	mov	r0, r3
 8001dea:	f7ff fee1 	bl	8001bb0 <DrawPixel>

	if ( dx > dy )
 8001dee:	69fa      	ldr	r2, [r7, #28]
 8001df0:	69bb      	ldr	r3, [r7, #24]
 8001df2:	429a      	cmp	r2, r3
 8001df4:	dd25      	ble.n	8001e42 <line_lcd+0xca>
	{
		fraction = dy - ( dx >> 1);
 8001df6:	69fb      	ldr	r3, [r7, #28]
 8001df8:	105b      	asrs	r3, r3, #1
 8001dfa:	69ba      	ldr	r2, [r7, #24]
 8001dfc:	1ad3      	subs	r3, r2, r3
 8001dfe:	60fb      	str	r3, [r7, #12]
		while ( x1 != x2 )
 8001e00:	e01a      	b.n	8001e38 <line_lcd+0xc0>
		{
			if ( fraction >= 0 )
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	db08      	blt.n	8001e1a <line_lcd+0xa2>
			{
				y1 += stepy;
 8001e08:	693b      	ldr	r3, [r7, #16]
 8001e0a:	b2da      	uxtb	r2, r3
 8001e0c:	79bb      	ldrb	r3, [r7, #6]
 8001e0e:	4413      	add	r3, r2
 8001e10:	71bb      	strb	r3, [r7, #6]
				fraction -= dx;
 8001e12:	68fa      	ldr	r2, [r7, #12]
 8001e14:	69fb      	ldr	r3, [r7, #28]
 8001e16:	1ad3      	subs	r3, r2, r3
 8001e18:	60fb      	str	r3, [r7, #12]
			}
			x1 += stepx;
 8001e1a:	697b      	ldr	r3, [r7, #20]
 8001e1c:	b2da      	uxtb	r2, r3
 8001e1e:	79fb      	ldrb	r3, [r7, #7]
 8001e20:	4413      	add	r3, r2
 8001e22:	71fb      	strb	r3, [r7, #7]
			fraction += dy;
 8001e24:	68fa      	ldr	r2, [r7, #12]
 8001e26:	69bb      	ldr	r3, [r7, #24]
 8001e28:	4413      	add	r3, r2
 8001e2a:	60fb      	str	r3, [r7, #12]

			DrawPixel( x1, y1);
 8001e2c:	79ba      	ldrb	r2, [r7, #6]
 8001e2e:	79fb      	ldrb	r3, [r7, #7]
 8001e30:	4611      	mov	r1, r2
 8001e32:	4618      	mov	r0, r3
 8001e34:	f7ff febc 	bl	8001bb0 <DrawPixel>
		while ( x1 != x2 )
 8001e38:	79fa      	ldrb	r2, [r7, #7]
 8001e3a:	797b      	ldrb	r3, [r7, #5]
 8001e3c:	429a      	cmp	r2, r3
 8001e3e:	d1e0      	bne.n	8001e02 <line_lcd+0x8a>
			fraction += dx;

			DrawPixel( x1, y1);
		}
	}
}
 8001e40:	e024      	b.n	8001e8c <line_lcd+0x114>
		fraction = dx - ( dy >> 1);
 8001e42:	69bb      	ldr	r3, [r7, #24]
 8001e44:	105b      	asrs	r3, r3, #1
 8001e46:	69fa      	ldr	r2, [r7, #28]
 8001e48:	1ad3      	subs	r3, r2, r3
 8001e4a:	60fb      	str	r3, [r7, #12]
		while ( y1 != y2 )
 8001e4c:	e01a      	b.n	8001e84 <line_lcd+0x10c>
			if ( fraction >= 0 )
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	db08      	blt.n	8001e66 <line_lcd+0xee>
				x1 += stepx;
 8001e54:	697b      	ldr	r3, [r7, #20]
 8001e56:	b2da      	uxtb	r2, r3
 8001e58:	79fb      	ldrb	r3, [r7, #7]
 8001e5a:	4413      	add	r3, r2
 8001e5c:	71fb      	strb	r3, [r7, #7]
				fraction -= dy;
 8001e5e:	68fa      	ldr	r2, [r7, #12]
 8001e60:	69bb      	ldr	r3, [r7, #24]
 8001e62:	1ad3      	subs	r3, r2, r3
 8001e64:	60fb      	str	r3, [r7, #12]
			y1 += stepy;
 8001e66:	693b      	ldr	r3, [r7, #16]
 8001e68:	b2da      	uxtb	r2, r3
 8001e6a:	79bb      	ldrb	r3, [r7, #6]
 8001e6c:	4413      	add	r3, r2
 8001e6e:	71bb      	strb	r3, [r7, #6]
			fraction += dx;
 8001e70:	68fa      	ldr	r2, [r7, #12]
 8001e72:	69fb      	ldr	r3, [r7, #28]
 8001e74:	4413      	add	r3, r2
 8001e76:	60fb      	str	r3, [r7, #12]
			DrawPixel( x1, y1);
 8001e78:	79ba      	ldrb	r2, [r7, #6]
 8001e7a:	79fb      	ldrb	r3, [r7, #7]
 8001e7c:	4611      	mov	r1, r2
 8001e7e:	4618      	mov	r0, r3
 8001e80:	f7ff fe96 	bl	8001bb0 <DrawPixel>
		while ( y1 != y2 )
 8001e84:	79ba      	ldrb	r2, [r7, #6]
 8001e86:	793b      	ldrb	r3, [r7, #4]
 8001e88:	429a      	cmp	r2, r3
 8001e8a:	d1e0      	bne.n	8001e4e <line_lcd+0xd6>
}
 8001e8c:	bf00      	nop
 8001e8e:	3724      	adds	r7, #36	@ 0x24
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bd90      	pop	{r4, r7, pc}

08001e94 <Rectangle_lcd>:

//.  size=0 
void Rectangle_lcd( unsigned char x,unsigned char y, unsigned char x2, unsigned char y2, unsigned char size )
{
 8001e94:	b590      	push	{r4, r7, lr}
 8001e96:	b085      	sub	sp, #20
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	4604      	mov	r4, r0
 8001e9c:	4608      	mov	r0, r1
 8001e9e:	4611      	mov	r1, r2
 8001ea0:	461a      	mov	r2, r3
 8001ea2:	4623      	mov	r3, r4
 8001ea4:	71fb      	strb	r3, [r7, #7]
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	71bb      	strb	r3, [r7, #6]
 8001eaa:	460b      	mov	r3, r1
 8001eac:	717b      	strb	r3, [r7, #5]
 8001eae:	4613      	mov	r3, r2
 8001eb0:	713b      	strb	r3, [r7, #4]
	if (size==0)
 8001eb2:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d10e      	bne.n	8001ed8 <Rectangle_lcd+0x44>
	{
		for (; y<y2; y++)
 8001eba:	e008      	b.n	8001ece <Rectangle_lcd+0x3a>
		{
			line_lcd(x, y, x2, y);
 8001ebc:	79bb      	ldrb	r3, [r7, #6]
 8001ebe:	797a      	ldrb	r2, [r7, #5]
 8001ec0:	79b9      	ldrb	r1, [r7, #6]
 8001ec2:	79f8      	ldrb	r0, [r7, #7]
 8001ec4:	f7ff ff58 	bl	8001d78 <line_lcd>
		for (; y<y2; y++)
 8001ec8:	79bb      	ldrb	r3, [r7, #6]
 8001eca:	3301      	adds	r3, #1
 8001ecc:	71bb      	strb	r3, [r7, #6]
 8001ece:	79ba      	ldrb	r2, [r7, #6]
 8001ed0:	793b      	ldrb	r3, [r7, #4]
 8001ed2:	429a      	cmp	r2, r3
 8001ed4:	d3f2      	bcc.n	8001ebc <Rectangle_lcd+0x28>
			y++;
			x2--;
			y2--;
		}
	}
}
 8001ed6:	e02e      	b.n	8001f36 <Rectangle_lcd+0xa2>
		for(unsigned int i=1; i<=size; i++)
 8001ed8:	2301      	movs	r3, #1
 8001eda:	60fb      	str	r3, [r7, #12]
 8001edc:	e026      	b.n	8001f2c <Rectangle_lcd+0x98>
			line_lcd(x, y, x, y2);
 8001ede:	793b      	ldrb	r3, [r7, #4]
 8001ee0:	79fa      	ldrb	r2, [r7, #7]
 8001ee2:	79b9      	ldrb	r1, [r7, #6]
 8001ee4:	79f8      	ldrb	r0, [r7, #7]
 8001ee6:	f7ff ff47 	bl	8001d78 <line_lcd>
			line_lcd(x2, y, x2, y2);
 8001eea:	793b      	ldrb	r3, [r7, #4]
 8001eec:	797a      	ldrb	r2, [r7, #5]
 8001eee:	79b9      	ldrb	r1, [r7, #6]
 8001ef0:	7978      	ldrb	r0, [r7, #5]
 8001ef2:	f7ff ff41 	bl	8001d78 <line_lcd>
			line_lcd(x, y, x2, y);
 8001ef6:	79bb      	ldrb	r3, [r7, #6]
 8001ef8:	797a      	ldrb	r2, [r7, #5]
 8001efa:	79b9      	ldrb	r1, [r7, #6]
 8001efc:	79f8      	ldrb	r0, [r7, #7]
 8001efe:	f7ff ff3b 	bl	8001d78 <line_lcd>
			line_lcd(x, y2, x2, y2);
 8001f02:	793b      	ldrb	r3, [r7, #4]
 8001f04:	797a      	ldrb	r2, [r7, #5]
 8001f06:	7939      	ldrb	r1, [r7, #4]
 8001f08:	79f8      	ldrb	r0, [r7, #7]
 8001f0a:	f7ff ff35 	bl	8001d78 <line_lcd>
			x++;
 8001f0e:	79fb      	ldrb	r3, [r7, #7]
 8001f10:	3301      	adds	r3, #1
 8001f12:	71fb      	strb	r3, [r7, #7]
			y++;
 8001f14:	79bb      	ldrb	r3, [r7, #6]
 8001f16:	3301      	adds	r3, #1
 8001f18:	71bb      	strb	r3, [r7, #6]
			x2--;
 8001f1a:	797b      	ldrb	r3, [r7, #5]
 8001f1c:	3b01      	subs	r3, #1
 8001f1e:	717b      	strb	r3, [r7, #5]
			y2--;
 8001f20:	793b      	ldrb	r3, [r7, #4]
 8001f22:	3b01      	subs	r3, #1
 8001f24:	713b      	strb	r3, [r7, #4]
		for(unsigned int i=1; i<=size; i++)
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	3301      	adds	r3, #1
 8001f2a:	60fb      	str	r3, [r7, #12]
 8001f2c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001f30:	68fa      	ldr	r2, [r7, #12]
 8001f32:	429a      	cmp	r2, r3
 8001f34:	d9d3      	bls.n	8001ede <Rectangle_lcd+0x4a>
}
 8001f36:	bf00      	nop
 8001f38:	3714      	adds	r7, #20
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bd90      	pop	{r4, r7, pc}

08001f3e <Circle_lcd>:
/*      Parameters                                                          */
/*          Input   :   ,                        */
/*          Output  :  Nothing                                              */
/****************************************************************************/
void Circle_lcd(unsigned char xc,unsigned char yc,unsigned char r)
{
 8001f3e:	b580      	push	{r7, lr}
 8001f40:	b086      	sub	sp, #24
 8001f42:	af00      	add	r7, sp, #0
 8001f44:	4603      	mov	r3, r0
 8001f46:	71fb      	strb	r3, [r7, #7]
 8001f48:	460b      	mov	r3, r1
 8001f4a:	71bb      	strb	r3, [r7, #6]
 8001f4c:	4613      	mov	r3, r2
 8001f4e:	717b      	strb	r3, [r7, #5]
	int  x,y,d;
	y = r;
 8001f50:	797b      	ldrb	r3, [r7, #5]
 8001f52:	613b      	str	r3, [r7, #16]
	d = 3-2*r;
 8001f54:	797b      	ldrb	r3, [r7, #5]
 8001f56:	005b      	lsls	r3, r3, #1
 8001f58:	f1c3 0303 	rsb	r3, r3, #3
 8001f5c:	60fb      	str	r3, [r7, #12]
	x = 0;
 8001f5e:	2300      	movs	r3, #0
 8001f60:	617b      	str	r3, [r7, #20]

	while(x <= y)
 8001f62:	e07f      	b.n	8002064 <Circle_lcd+0x126>
	{
		DrawPixel(x+xc,y+yc);
 8001f64:	697b      	ldr	r3, [r7, #20]
 8001f66:	b2da      	uxtb	r2, r3
 8001f68:	79fb      	ldrb	r3, [r7, #7]
 8001f6a:	4413      	add	r3, r2
 8001f6c:	b2d8      	uxtb	r0, r3
 8001f6e:	693b      	ldr	r3, [r7, #16]
 8001f70:	b2da      	uxtb	r2, r3
 8001f72:	79bb      	ldrb	r3, [r7, #6]
 8001f74:	4413      	add	r3, r2
 8001f76:	b2db      	uxtb	r3, r3
 8001f78:	4619      	mov	r1, r3
 8001f7a:	f7ff fe19 	bl	8001bb0 <DrawPixel>
		DrawPixel(x+xc,-y+yc);
 8001f7e:	697b      	ldr	r3, [r7, #20]
 8001f80:	b2da      	uxtb	r2, r3
 8001f82:	79fb      	ldrb	r3, [r7, #7]
 8001f84:	4413      	add	r3, r2
 8001f86:	b2d8      	uxtb	r0, r3
 8001f88:	693b      	ldr	r3, [r7, #16]
 8001f8a:	b2db      	uxtb	r3, r3
 8001f8c:	79ba      	ldrb	r2, [r7, #6]
 8001f8e:	1ad3      	subs	r3, r2, r3
 8001f90:	b2db      	uxtb	r3, r3
 8001f92:	4619      	mov	r1, r3
 8001f94:	f7ff fe0c 	bl	8001bb0 <DrawPixel>
		DrawPixel(-x+xc,-y+yc);
 8001f98:	697b      	ldr	r3, [r7, #20]
 8001f9a:	b2db      	uxtb	r3, r3
 8001f9c:	79fa      	ldrb	r2, [r7, #7]
 8001f9e:	1ad3      	subs	r3, r2, r3
 8001fa0:	b2d8      	uxtb	r0, r3
 8001fa2:	693b      	ldr	r3, [r7, #16]
 8001fa4:	b2db      	uxtb	r3, r3
 8001fa6:	79ba      	ldrb	r2, [r7, #6]
 8001fa8:	1ad3      	subs	r3, r2, r3
 8001faa:	b2db      	uxtb	r3, r3
 8001fac:	4619      	mov	r1, r3
 8001fae:	f7ff fdff 	bl	8001bb0 <DrawPixel>
		DrawPixel(-x+xc,y+yc);
 8001fb2:	697b      	ldr	r3, [r7, #20]
 8001fb4:	b2db      	uxtb	r3, r3
 8001fb6:	79fa      	ldrb	r2, [r7, #7]
 8001fb8:	1ad3      	subs	r3, r2, r3
 8001fba:	b2d8      	uxtb	r0, r3
 8001fbc:	693b      	ldr	r3, [r7, #16]
 8001fbe:	b2da      	uxtb	r2, r3
 8001fc0:	79bb      	ldrb	r3, [r7, #6]
 8001fc2:	4413      	add	r3, r2
 8001fc4:	b2db      	uxtb	r3, r3
 8001fc6:	4619      	mov	r1, r3
 8001fc8:	f7ff fdf2 	bl	8001bb0 <DrawPixel>
		DrawPixel(y+xc,x+yc);
 8001fcc:	693b      	ldr	r3, [r7, #16]
 8001fce:	b2da      	uxtb	r2, r3
 8001fd0:	79fb      	ldrb	r3, [r7, #7]
 8001fd2:	4413      	add	r3, r2
 8001fd4:	b2d8      	uxtb	r0, r3
 8001fd6:	697b      	ldr	r3, [r7, #20]
 8001fd8:	b2da      	uxtb	r2, r3
 8001fda:	79bb      	ldrb	r3, [r7, #6]
 8001fdc:	4413      	add	r3, r2
 8001fde:	b2db      	uxtb	r3, r3
 8001fe0:	4619      	mov	r1, r3
 8001fe2:	f7ff fde5 	bl	8001bb0 <DrawPixel>
		DrawPixel(y+xc,-x+yc);
 8001fe6:	693b      	ldr	r3, [r7, #16]
 8001fe8:	b2da      	uxtb	r2, r3
 8001fea:	79fb      	ldrb	r3, [r7, #7]
 8001fec:	4413      	add	r3, r2
 8001fee:	b2d8      	uxtb	r0, r3
 8001ff0:	697b      	ldr	r3, [r7, #20]
 8001ff2:	b2db      	uxtb	r3, r3
 8001ff4:	79ba      	ldrb	r2, [r7, #6]
 8001ff6:	1ad3      	subs	r3, r2, r3
 8001ff8:	b2db      	uxtb	r3, r3
 8001ffa:	4619      	mov	r1, r3
 8001ffc:	f7ff fdd8 	bl	8001bb0 <DrawPixel>
		DrawPixel(-y+xc,-x+yc);
 8002000:	693b      	ldr	r3, [r7, #16]
 8002002:	b2db      	uxtb	r3, r3
 8002004:	79fa      	ldrb	r2, [r7, #7]
 8002006:	1ad3      	subs	r3, r2, r3
 8002008:	b2d8      	uxtb	r0, r3
 800200a:	697b      	ldr	r3, [r7, #20]
 800200c:	b2db      	uxtb	r3, r3
 800200e:	79ba      	ldrb	r2, [r7, #6]
 8002010:	1ad3      	subs	r3, r2, r3
 8002012:	b2db      	uxtb	r3, r3
 8002014:	4619      	mov	r1, r3
 8002016:	f7ff fdcb 	bl	8001bb0 <DrawPixel>
		DrawPixel(-y+xc,x+yc);
 800201a:	693b      	ldr	r3, [r7, #16]
 800201c:	b2db      	uxtb	r3, r3
 800201e:	79fa      	ldrb	r2, [r7, #7]
 8002020:	1ad3      	subs	r3, r2, r3
 8002022:	b2d8      	uxtb	r0, r3
 8002024:	697b      	ldr	r3, [r7, #20]
 8002026:	b2da      	uxtb	r2, r3
 8002028:	79bb      	ldrb	r3, [r7, #6]
 800202a:	4413      	add	r3, r2
 800202c:	b2db      	uxtb	r3, r3
 800202e:	4619      	mov	r1, r3
 8002030:	f7ff fdbe 	bl	8001bb0 <DrawPixel>
		if (d<0) {
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	2b00      	cmp	r3, #0
 8002038:	da06      	bge.n	8002048 <Circle_lcd+0x10a>
			d = d+4*x+6;
 800203a:	697b      	ldr	r3, [r7, #20]
 800203c:	009a      	lsls	r2, r3, #2
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	4413      	add	r3, r2
 8002042:	3306      	adds	r3, #6
 8002044:	60fb      	str	r3, [r7, #12]
 8002046:	e00a      	b.n	800205e <Circle_lcd+0x120>
		} else {
			d = d+4*(x-y)+10;
 8002048:	697a      	ldr	r2, [r7, #20]
 800204a:	693b      	ldr	r3, [r7, #16]
 800204c:	1ad3      	subs	r3, r2, r3
 800204e:	009a      	lsls	r2, r3, #2
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	4413      	add	r3, r2
 8002054:	330a      	adds	r3, #10
 8002056:	60fb      	str	r3, [r7, #12]
			y--;
 8002058:	693b      	ldr	r3, [r7, #16]
 800205a:	3b01      	subs	r3, #1
 800205c:	613b      	str	r3, [r7, #16]
		}
		x++;
 800205e:	697b      	ldr	r3, [r7, #20]
 8002060:	3301      	adds	r3, #1
 8002062:	617b      	str	r3, [r7, #20]
	while(x <= y)
 8002064:	697a      	ldr	r2, [r7, #20]
 8002066:	693b      	ldr	r3, [r7, #16]
 8002068:	429a      	cmp	r2, r3
 800206a:	f77f af7b 	ble.w	8001f64 <Circle_lcd+0x26>
	};
}
 800206e:	bf00      	nop
 8002070:	bf00      	nop
 8002072:	3718      	adds	r7, #24
 8002074:	46bd      	mov	sp, r7
 8002076:	bd80      	pop	{r7, pc}

08002078 <printchr_lcd>:
};

//Argumenty: Znak, pozycja x, y, rozmiar 1 lub 2, kolor tekstu, koolor ta tekstu (jeli "-1" to pisze sam czcionk bez ta tekstu)
//  57 (    ) + 1     
void printchr_lcd( char chr, uint8_t column, uint8_t row, size_print size, uint8_t fill )
{
 8002078:	b590      	push	{r4, r7, lr}
 800207a:	b08b      	sub	sp, #44	@ 0x2c
 800207c:	af00      	add	r7, sp, #0
 800207e:	4604      	mov	r4, r0
 8002080:	4608      	mov	r0, r1
 8002082:	4611      	mov	r1, r2
 8002084:	461a      	mov	r2, r3
 8002086:	4623      	mov	r3, r4
 8002088:	71fb      	strb	r3, [r7, #7]
 800208a:	4603      	mov	r3, r0
 800208c:	71bb      	strb	r3, [r7, #6]
 800208e:	460b      	mov	r3, r1
 8002090:	717b      	strb	r3, [r7, #5]
 8002092:	4613      	mov	r3, r2
 8002094:	713b      	strb	r3, [r7, #4]
	char buf;
	//uint8_t l, k;
	unsigned int xpoz, ypoz;
	xpoz = column * 6;
 8002096:	79ba      	ldrb	r2, [r7, #6]
 8002098:	4613      	mov	r3, r2
 800209a:	005b      	lsls	r3, r3, #1
 800209c:	4413      	add	r3, r2
 800209e:	005b      	lsls	r3, r3, #1
 80020a0:	623b      	str	r3, [r7, #32]
	ypoz = row * 8;
 80020a2:	797b      	ldrb	r3, [r7, #5]
 80020a4:	00db      	lsls	r3, r3, #3
 80020a6:	61fb      	str	r3, [r7, #28]
	if (size == BIG)
 80020a8:	793b      	ldrb	r3, [r7, #4]
 80020aa:	2b02      	cmp	r3, #2
 80020ac:	d105      	bne.n	80020ba <printchr_lcd+0x42>
	{
		xpoz *= 2;
 80020ae:	6a3b      	ldr	r3, [r7, #32]
 80020b0:	005b      	lsls	r3, r3, #1
 80020b2:	623b      	str	r3, [r7, #32]
		ypoz *= 2;
 80020b4:	69fb      	ldr	r3, [r7, #28]
 80020b6:	005b      	lsls	r3, r3, #1
 80020b8:	61fb      	str	r3, [r7, #28]
	}
	const uint8_t* p_chr = &(font5x7[chr - 32][0]);
 80020ba:	79fb      	ldrb	r3, [r7, #7]
 80020bc:	f1a3 0220 	sub.w	r2, r3, #32
 80020c0:	4613      	mov	r3, r2
 80020c2:	009b      	lsls	r3, r3, #2
 80020c4:	4413      	add	r3, r2
 80020c6:	4a9f      	ldr	r2, [pc, #636]	@ (8002344 <printchr_lcd+0x2cc>)
 80020c8:	4413      	add	r3, r2
 80020ca:	61bb      	str	r3, [r7, #24]
	if (size == SMALL)
 80020cc:	793b      	ldrb	r3, [r7, #4]
 80020ce:	2b01      	cmp	r3, #1
 80020d0:	d14e      	bne.n	8002170 <printchr_lcd+0xf8>
	{
		for(uint8_t i = 0; i < 6; i++) //dla 5 elementw tablicy znakowej
 80020d2:	2300      	movs	r3, #0
 80020d4:	75fb      	strb	r3, [r7, #23]
 80020d6:	e047      	b.n	8002168 <printchr_lcd+0xf0>
		{
			//buf=font5x7[chr - 32][i];
			//buf=pgm_read_byte(&(font5x7[chr - 32][i]));//przypisania buf jednego z 5 elementw
			buf = (i==5) ? 0 : pgm_read_byte((const char*)p_chr++); //6-    ,   
 80020d8:	7dfb      	ldrb	r3, [r7, #23]
 80020da:	2b05      	cmp	r3, #5
 80020dc:	d007      	beq.n	80020ee <printchr_lcd+0x76>
 80020de:	69bb      	ldr	r3, [r7, #24]
 80020e0:	1c5a      	adds	r2, r3, #1
 80020e2:	61ba      	str	r2, [r7, #24]
 80020e4:	4618      	mov	r0, r3
 80020e6:	f7ff f86e 	bl	80011c6 <pgm_read_byte>
 80020ea:	4603      	mov	r3, r0
 80020ec:	e000      	b.n	80020f0 <printchr_lcd+0x78>
 80020ee:	2300      	movs	r3, #0
 80020f0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			for (uint8_t j=0; j < 8; j++)
 80020f4:	2300      	movs	r3, #0
 80020f6:	75bb      	strb	r3, [r7, #22]
 80020f8:	e030      	b.n	800215c <printchr_lcd+0xe4>
			{
				if (buf & 1)
 80020fa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80020fe:	f003 0301 	and.w	r3, r3, #1
 8002102:	2b00      	cmp	r3, #0
 8002104:	d00f      	beq.n	8002126 <printchr_lcd+0xae>
				{
					DrawPixel_col(xpoz+i,ypoz+j, ColorInk);
 8002106:	6a3b      	ldr	r3, [r7, #32]
 8002108:	b2da      	uxtb	r2, r3
 800210a:	7dfb      	ldrb	r3, [r7, #23]
 800210c:	4413      	add	r3, r2
 800210e:	b2d8      	uxtb	r0, r3
 8002110:	69fb      	ldr	r3, [r7, #28]
 8002112:	b2da      	uxtb	r2, r3
 8002114:	7dbb      	ldrb	r3, [r7, #22]
 8002116:	4413      	add	r3, r2
 8002118:	b2db      	uxtb	r3, r3
 800211a:	4a8b      	ldr	r2, [pc, #556]	@ (8002348 <printchr_lcd+0x2d0>)
 800211c:	8812      	ldrh	r2, [r2, #0]
 800211e:	4619      	mov	r1, r3
 8002120:	f7ff fd7c 	bl	8001c1c <DrawPixel_col>
 8002124:	e012      	b.n	800214c <printchr_lcd+0xd4>
				}
				else if (fill)
 8002126:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 800212a:	2b00      	cmp	r3, #0
 800212c:	d00e      	beq.n	800214c <printchr_lcd+0xd4>
				{
					DrawPixel_col(xpoz+i,ypoz+j, ColorBack);
 800212e:	6a3b      	ldr	r3, [r7, #32]
 8002130:	b2da      	uxtb	r2, r3
 8002132:	7dfb      	ldrb	r3, [r7, #23]
 8002134:	4413      	add	r3, r2
 8002136:	b2d8      	uxtb	r0, r3
 8002138:	69fb      	ldr	r3, [r7, #28]
 800213a:	b2da      	uxtb	r2, r3
 800213c:	7dbb      	ldrb	r3, [r7, #22]
 800213e:	4413      	add	r3, r2
 8002140:	b2db      	uxtb	r3, r3
 8002142:	4a82      	ldr	r2, [pc, #520]	@ (800234c <printchr_lcd+0x2d4>)
 8002144:	8812      	ldrh	r2, [r2, #0]
 8002146:	4619      	mov	r1, r3
 8002148:	f7ff fd68 	bl	8001c1c <DrawPixel_col>
				}
				buf >>= 1;
 800214c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002150:	085b      	lsrs	r3, r3, #1
 8002152:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			for (uint8_t j=0; j < 8; j++)
 8002156:	7dbb      	ldrb	r3, [r7, #22]
 8002158:	3301      	adds	r3, #1
 800215a:	75bb      	strb	r3, [r7, #22]
 800215c:	7dbb      	ldrb	r3, [r7, #22]
 800215e:	2b07      	cmp	r3, #7
 8002160:	d9cb      	bls.n	80020fa <printchr_lcd+0x82>
		for(uint8_t i = 0; i < 6; i++) //dla 5 elementw tablicy znakowej
 8002162:	7dfb      	ldrb	r3, [r7, #23]
 8002164:	3301      	adds	r3, #1
 8002166:	75fb      	strb	r3, [r7, #23]
 8002168:	7dfb      	ldrb	r3, [r7, #23]
 800216a:	2b05      	cmp	r3, #5
 800216c:	d9b4      	bls.n	80020d8 <printchr_lcd+0x60>
				//}
			//}
			//l += 2;
		//}
	}
}
 800216e:	e0e5      	b.n	800233c <printchr_lcd+0x2c4>
	else if (size == BIG)
 8002170:	793b      	ldrb	r3, [r7, #4]
 8002172:	2b02      	cmp	r3, #2
 8002174:	f040 80e2 	bne.w	800233c <printchr_lcd+0x2c4>
		for (int i = 0; i < 6; i++ )
 8002178:	2300      	movs	r3, #0
 800217a:	613b      	str	r3, [r7, #16]
 800217c:	e0da      	b.n	8002334 <printchr_lcd+0x2bc>
			buf = (i==5) ? 0 : pgm_read_byte((const char*)p_chr++);//przypisania buf jednego z 5 elementw
 800217e:	693b      	ldr	r3, [r7, #16]
 8002180:	2b05      	cmp	r3, #5
 8002182:	d007      	beq.n	8002194 <printchr_lcd+0x11c>
 8002184:	69bb      	ldr	r3, [r7, #24]
 8002186:	1c5a      	adds	r2, r3, #1
 8002188:	61ba      	str	r2, [r7, #24]
 800218a:	4618      	mov	r0, r3
 800218c:	f7ff f81b 	bl	80011c6 <pgm_read_byte>
 8002190:	4603      	mov	r3, r0
 8002192:	e000      	b.n	8002196 <printchr_lcd+0x11e>
 8002194:	2300      	movs	r3, #0
 8002196:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			for (uint8_t j=0; j < 8; j++, buf >>= 1)
 800219a:	2300      	movs	r3, #0
 800219c:	73fb      	strb	r3, [r7, #15]
 800219e:	e0c2      	b.n	8002326 <printchr_lcd+0x2ae>
				if (buf & 1)
 80021a0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80021a4:	f003 0301 	and.w	r3, r3, #1
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d058      	beq.n	800225e <printchr_lcd+0x1e6>
					DrawPixel_col(xpoz + i*2,		ypoz + j*2,		ColorInk);
 80021ac:	693b      	ldr	r3, [r7, #16]
 80021ae:	b2db      	uxtb	r3, r3
 80021b0:	005b      	lsls	r3, r3, #1
 80021b2:	b2da      	uxtb	r2, r3
 80021b4:	6a3b      	ldr	r3, [r7, #32]
 80021b6:	b2db      	uxtb	r3, r3
 80021b8:	4413      	add	r3, r2
 80021ba:	b2d8      	uxtb	r0, r3
 80021bc:	7bfb      	ldrb	r3, [r7, #15]
 80021be:	005b      	lsls	r3, r3, #1
 80021c0:	b2da      	uxtb	r2, r3
 80021c2:	69fb      	ldr	r3, [r7, #28]
 80021c4:	b2db      	uxtb	r3, r3
 80021c6:	4413      	add	r3, r2
 80021c8:	b2db      	uxtb	r3, r3
 80021ca:	4a5f      	ldr	r2, [pc, #380]	@ (8002348 <printchr_lcd+0x2d0>)
 80021cc:	8812      	ldrh	r2, [r2, #0]
 80021ce:	4619      	mov	r1, r3
 80021d0:	f7ff fd24 	bl	8001c1c <DrawPixel_col>
					DrawPixel_col(xpoz + i*2,		ypoz + j*2 + 1,	ColorInk);
 80021d4:	693b      	ldr	r3, [r7, #16]
 80021d6:	b2db      	uxtb	r3, r3
 80021d8:	005b      	lsls	r3, r3, #1
 80021da:	b2da      	uxtb	r2, r3
 80021dc:	6a3b      	ldr	r3, [r7, #32]
 80021de:	b2db      	uxtb	r3, r3
 80021e0:	4413      	add	r3, r2
 80021e2:	b2d8      	uxtb	r0, r3
 80021e4:	7bfb      	ldrb	r3, [r7, #15]
 80021e6:	005b      	lsls	r3, r3, #1
 80021e8:	b2da      	uxtb	r2, r3
 80021ea:	69fb      	ldr	r3, [r7, #28]
 80021ec:	b2db      	uxtb	r3, r3
 80021ee:	4413      	add	r3, r2
 80021f0:	b2db      	uxtb	r3, r3
 80021f2:	3301      	adds	r3, #1
 80021f4:	b2db      	uxtb	r3, r3
 80021f6:	4a54      	ldr	r2, [pc, #336]	@ (8002348 <printchr_lcd+0x2d0>)
 80021f8:	8812      	ldrh	r2, [r2, #0]
 80021fa:	4619      	mov	r1, r3
 80021fc:	f7ff fd0e 	bl	8001c1c <DrawPixel_col>
					DrawPixel_col(xpoz + i*2 + 1,	ypoz + j*2,		ColorInk);
 8002200:	693b      	ldr	r3, [r7, #16]
 8002202:	b2db      	uxtb	r3, r3
 8002204:	005b      	lsls	r3, r3, #1
 8002206:	b2da      	uxtb	r2, r3
 8002208:	6a3b      	ldr	r3, [r7, #32]
 800220a:	b2db      	uxtb	r3, r3
 800220c:	4413      	add	r3, r2
 800220e:	b2db      	uxtb	r3, r3
 8002210:	3301      	adds	r3, #1
 8002212:	b2d8      	uxtb	r0, r3
 8002214:	7bfb      	ldrb	r3, [r7, #15]
 8002216:	005b      	lsls	r3, r3, #1
 8002218:	b2da      	uxtb	r2, r3
 800221a:	69fb      	ldr	r3, [r7, #28]
 800221c:	b2db      	uxtb	r3, r3
 800221e:	4413      	add	r3, r2
 8002220:	b2db      	uxtb	r3, r3
 8002222:	4a49      	ldr	r2, [pc, #292]	@ (8002348 <printchr_lcd+0x2d0>)
 8002224:	8812      	ldrh	r2, [r2, #0]
 8002226:	4619      	mov	r1, r3
 8002228:	f7ff fcf8 	bl	8001c1c <DrawPixel_col>
					DrawPixel_col(xpoz + i*2 + 1,	ypoz + j*2 + 1,	ColorInk);
 800222c:	693b      	ldr	r3, [r7, #16]
 800222e:	b2db      	uxtb	r3, r3
 8002230:	005b      	lsls	r3, r3, #1
 8002232:	b2da      	uxtb	r2, r3
 8002234:	6a3b      	ldr	r3, [r7, #32]
 8002236:	b2db      	uxtb	r3, r3
 8002238:	4413      	add	r3, r2
 800223a:	b2db      	uxtb	r3, r3
 800223c:	3301      	adds	r3, #1
 800223e:	b2d8      	uxtb	r0, r3
 8002240:	7bfb      	ldrb	r3, [r7, #15]
 8002242:	005b      	lsls	r3, r3, #1
 8002244:	b2da      	uxtb	r2, r3
 8002246:	69fb      	ldr	r3, [r7, #28]
 8002248:	b2db      	uxtb	r3, r3
 800224a:	4413      	add	r3, r2
 800224c:	b2db      	uxtb	r3, r3
 800224e:	3301      	adds	r3, #1
 8002250:	b2db      	uxtb	r3, r3
 8002252:	4a3d      	ldr	r2, [pc, #244]	@ (8002348 <printchr_lcd+0x2d0>)
 8002254:	8812      	ldrh	r2, [r2, #0]
 8002256:	4619      	mov	r1, r3
 8002258:	f7ff fce0 	bl	8001c1c <DrawPixel_col>
 800225c:	e05b      	b.n	8002316 <printchr_lcd+0x29e>
				else if (fill)
 800225e:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8002262:	2b00      	cmp	r3, #0
 8002264:	d057      	beq.n	8002316 <printchr_lcd+0x29e>
					DrawPixel_col(xpoz + i*2,		ypoz + j*2,		ColorBack);
 8002266:	693b      	ldr	r3, [r7, #16]
 8002268:	b2db      	uxtb	r3, r3
 800226a:	005b      	lsls	r3, r3, #1
 800226c:	b2da      	uxtb	r2, r3
 800226e:	6a3b      	ldr	r3, [r7, #32]
 8002270:	b2db      	uxtb	r3, r3
 8002272:	4413      	add	r3, r2
 8002274:	b2d8      	uxtb	r0, r3
 8002276:	7bfb      	ldrb	r3, [r7, #15]
 8002278:	005b      	lsls	r3, r3, #1
 800227a:	b2da      	uxtb	r2, r3
 800227c:	69fb      	ldr	r3, [r7, #28]
 800227e:	b2db      	uxtb	r3, r3
 8002280:	4413      	add	r3, r2
 8002282:	b2db      	uxtb	r3, r3
 8002284:	4a31      	ldr	r2, [pc, #196]	@ (800234c <printchr_lcd+0x2d4>)
 8002286:	8812      	ldrh	r2, [r2, #0]
 8002288:	4619      	mov	r1, r3
 800228a:	f7ff fcc7 	bl	8001c1c <DrawPixel_col>
					DrawPixel_col(xpoz + i*2,		ypoz + j*2 + 1,	ColorBack);
 800228e:	693b      	ldr	r3, [r7, #16]
 8002290:	b2db      	uxtb	r3, r3
 8002292:	005b      	lsls	r3, r3, #1
 8002294:	b2da      	uxtb	r2, r3
 8002296:	6a3b      	ldr	r3, [r7, #32]
 8002298:	b2db      	uxtb	r3, r3
 800229a:	4413      	add	r3, r2
 800229c:	b2d8      	uxtb	r0, r3
 800229e:	7bfb      	ldrb	r3, [r7, #15]
 80022a0:	005b      	lsls	r3, r3, #1
 80022a2:	b2da      	uxtb	r2, r3
 80022a4:	69fb      	ldr	r3, [r7, #28]
 80022a6:	b2db      	uxtb	r3, r3
 80022a8:	4413      	add	r3, r2
 80022aa:	b2db      	uxtb	r3, r3
 80022ac:	3301      	adds	r3, #1
 80022ae:	b2db      	uxtb	r3, r3
 80022b0:	4a26      	ldr	r2, [pc, #152]	@ (800234c <printchr_lcd+0x2d4>)
 80022b2:	8812      	ldrh	r2, [r2, #0]
 80022b4:	4619      	mov	r1, r3
 80022b6:	f7ff fcb1 	bl	8001c1c <DrawPixel_col>
					DrawPixel_col(xpoz + i*2 + 1,	ypoz + j*2,		ColorBack);
 80022ba:	693b      	ldr	r3, [r7, #16]
 80022bc:	b2db      	uxtb	r3, r3
 80022be:	005b      	lsls	r3, r3, #1
 80022c0:	b2da      	uxtb	r2, r3
 80022c2:	6a3b      	ldr	r3, [r7, #32]
 80022c4:	b2db      	uxtb	r3, r3
 80022c6:	4413      	add	r3, r2
 80022c8:	b2db      	uxtb	r3, r3
 80022ca:	3301      	adds	r3, #1
 80022cc:	b2d8      	uxtb	r0, r3
 80022ce:	7bfb      	ldrb	r3, [r7, #15]
 80022d0:	005b      	lsls	r3, r3, #1
 80022d2:	b2da      	uxtb	r2, r3
 80022d4:	69fb      	ldr	r3, [r7, #28]
 80022d6:	b2db      	uxtb	r3, r3
 80022d8:	4413      	add	r3, r2
 80022da:	b2db      	uxtb	r3, r3
 80022dc:	4a1b      	ldr	r2, [pc, #108]	@ (800234c <printchr_lcd+0x2d4>)
 80022de:	8812      	ldrh	r2, [r2, #0]
 80022e0:	4619      	mov	r1, r3
 80022e2:	f7ff fc9b 	bl	8001c1c <DrawPixel_col>
					DrawPixel_col(xpoz + i*2 + 1,	ypoz + j*2 + 1,	ColorBack);
 80022e6:	693b      	ldr	r3, [r7, #16]
 80022e8:	b2db      	uxtb	r3, r3
 80022ea:	005b      	lsls	r3, r3, #1
 80022ec:	b2da      	uxtb	r2, r3
 80022ee:	6a3b      	ldr	r3, [r7, #32]
 80022f0:	b2db      	uxtb	r3, r3
 80022f2:	4413      	add	r3, r2
 80022f4:	b2db      	uxtb	r3, r3
 80022f6:	3301      	adds	r3, #1
 80022f8:	b2d8      	uxtb	r0, r3
 80022fa:	7bfb      	ldrb	r3, [r7, #15]
 80022fc:	005b      	lsls	r3, r3, #1
 80022fe:	b2da      	uxtb	r2, r3
 8002300:	69fb      	ldr	r3, [r7, #28]
 8002302:	b2db      	uxtb	r3, r3
 8002304:	4413      	add	r3, r2
 8002306:	b2db      	uxtb	r3, r3
 8002308:	3301      	adds	r3, #1
 800230a:	b2db      	uxtb	r3, r3
 800230c:	4a0f      	ldr	r2, [pc, #60]	@ (800234c <printchr_lcd+0x2d4>)
 800230e:	8812      	ldrh	r2, [r2, #0]
 8002310:	4619      	mov	r1, r3
 8002312:	f7ff fc83 	bl	8001c1c <DrawPixel_col>
			for (uint8_t j=0; j < 8; j++, buf >>= 1)
 8002316:	7bfb      	ldrb	r3, [r7, #15]
 8002318:	3301      	adds	r3, #1
 800231a:	73fb      	strb	r3, [r7, #15]
 800231c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002320:	085b      	lsrs	r3, r3, #1
 8002322:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8002326:	7bfb      	ldrb	r3, [r7, #15]
 8002328:	2b07      	cmp	r3, #7
 800232a:	f67f af39 	bls.w	80021a0 <printchr_lcd+0x128>
		for (int i = 0; i < 6; i++ )
 800232e:	693b      	ldr	r3, [r7, #16]
 8002330:	3301      	adds	r3, #1
 8002332:	613b      	str	r3, [r7, #16]
 8002334:	693b      	ldr	r3, [r7, #16]
 8002336:	2b05      	cmp	r3, #5
 8002338:	f77f af21 	ble.w	800217e <printchr_lcd+0x106>
}
 800233c:	bf00      	nop
 800233e:	372c      	adds	r7, #44	@ 0x2c
 8002340:	46bd      	mov	sp, r7
 8002342:	bd90      	pop	{r4, r7, pc}
 8002344:	0800f3f0 	.word	0x0800f3f0
 8002348:	200001f6 	.word	0x200001f6
 800234c:	200001f4 	.word	0x200001f4

08002350 <printstr_lcd>:

void printstr_lcd(char *str, uint8_t column, uint8_t row, size_print size, uint8_t fill) {
 8002350:	b590      	push	{r4, r7, lr}
 8002352:	b085      	sub	sp, #20
 8002354:	af02      	add	r7, sp, #8
 8002356:	6078      	str	r0, [r7, #4]
 8002358:	4608      	mov	r0, r1
 800235a:	4611      	mov	r1, r2
 800235c:	461a      	mov	r2, r3
 800235e:	4603      	mov	r3, r0
 8002360:	70fb      	strb	r3, [r7, #3]
 8002362:	460b      	mov	r3, r1
 8002364:	70bb      	strb	r3, [r7, #2]
 8002366:	4613      	mov	r3, r2
 8002368:	707b      	strb	r3, [r7, #1]
	// Argumenty: tekst w "", pozycja x, y, rozmiar 1 lub 2, kolor tekstu, koolor ta tekstu (jeli "-1" to pisze sam czcionk bez ta tekstu)
	//  x y    ,      !!!
	// while((*str != 0) && (*str != 10)) -    . / 10-"line feed"
	while (*str) {
 800236a:	e035      	b.n	80023d8 <printstr_lcd+0x88>
		if (*str == '\n') {
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	781b      	ldrb	r3, [r3, #0]
 8002370:	2b0a      	cmp	r3, #10
 8002372:	d108      	bne.n	8002386 <printstr_lcd+0x36>
			row++;
 8002374:	78bb      	ldrb	r3, [r7, #2]
 8002376:	3301      	adds	r3, #1
 8002378:	70bb      	strb	r3, [r7, #2]
			column = 0;
 800237a:	2300      	movs	r3, #0
 800237c:	70fb      	strb	r3, [r7, #3]
			str++;
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	3301      	adds	r3, #1
 8002382:	607b      	str	r3, [r7, #4]
 8002384:	e028      	b.n	80023d8 <printstr_lcd+0x88>
		} else if (*str >= ' ') {
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	781b      	ldrb	r3, [r3, #0]
 800238a:	2b1f      	cmp	r3, #31
 800238c:	d924      	bls.n	80023d8 <printstr_lcd+0x88>
			printchr_lcd(*str++, column++, row, size, fill);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	1c5a      	adds	r2, r3, #1
 8002392:	607a      	str	r2, [r7, #4]
 8002394:	7818      	ldrb	r0, [r3, #0]
 8002396:	78f9      	ldrb	r1, [r7, #3]
 8002398:	1c4b      	adds	r3, r1, #1
 800239a:	70fb      	strb	r3, [r7, #3]
 800239c:	787c      	ldrb	r4, [r7, #1]
 800239e:	78ba      	ldrb	r2, [r7, #2]
 80023a0:	7e3b      	ldrb	r3, [r7, #24]
 80023a2:	9300      	str	r3, [sp, #0]
 80023a4:	4623      	mov	r3, r4
 80023a6:	f7ff fe67 	bl	8002078 <printchr_lcd>
			if (size == SMALL && column > 16) {
 80023aa:	787b      	ldrb	r3, [r7, #1]
 80023ac:	2b01      	cmp	r3, #1
 80023ae:	d108      	bne.n	80023c2 <printstr_lcd+0x72>
 80023b0:	78fb      	ldrb	r3, [r7, #3]
 80023b2:	2b10      	cmp	r3, #16
 80023b4:	d905      	bls.n	80023c2 <printstr_lcd+0x72>
				row++;
 80023b6:	78bb      	ldrb	r3, [r7, #2]
 80023b8:	3301      	adds	r3, #1
 80023ba:	70bb      	strb	r3, [r7, #2]
				column = 0;
 80023bc:	2300      	movs	r3, #0
 80023be:	70fb      	strb	r3, [r7, #3]
 80023c0:	e00a      	b.n	80023d8 <printstr_lcd+0x88>
			} else if (size == BIG && column > 7) {
 80023c2:	787b      	ldrb	r3, [r7, #1]
 80023c4:	2b02      	cmp	r3, #2
 80023c6:	d107      	bne.n	80023d8 <printstr_lcd+0x88>
 80023c8:	78fb      	ldrb	r3, [r7, #3]
 80023ca:	2b07      	cmp	r3, #7
 80023cc:	d904      	bls.n	80023d8 <printstr_lcd+0x88>
				row++;
 80023ce:	78bb      	ldrb	r3, [r7, #2]
 80023d0:	3301      	adds	r3, #1
 80023d2:	70bb      	strb	r3, [r7, #2]
				column = 0;
 80023d4:	2300      	movs	r3, #0
 80023d6:	70fb      	strb	r3, [r7, #3]
	while (*str) {
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	781b      	ldrb	r3, [r3, #0]
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d1c5      	bne.n	800236c <printstr_lcd+0x1c>
			}
		}
	}
}
 80023e0:	bf00      	nop
 80023e2:	bf00      	nop
 80023e4:	370c      	adds	r7, #12
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd90      	pop	{r4, r7, pc}
	...

080023ec <Keyboard_read>:

/*
 *     ,    
 * if (Keyboard_read() & KB_LEFT)  { printf(" KB_LEFT");}
 */
uint16_t Keyboard_read(){
 80023ec:	b480      	push	{r7}
 80023ee:	b083      	sub	sp, #12
 80023f0:	af00      	add	r7, sp, #0

	uint32_t gpioIDR = KB_GPIO_Port->IDR & (PIN_DOWN|PIN_UP|PIN_LEFT|PIN_RIGHT|PIN_SET|PIN_MID);
 80023f2:	4b34      	ldr	r3, [pc, #208]	@ (80024c4 <Keyboard_read+0xd8>)
 80023f4:	691b      	ldr	r3, [r3, #16]
 80023f6:	f403 437c 	and.w	r3, r3, #64512	@ 0xfc00
 80023fa:	603b      	str	r3, [r7, #0]
	if (gpioIDR == GPIO_lastState)
 80023fc:	4b32      	ldr	r3, [pc, #200]	@ (80024c8 <Keyboard_read+0xdc>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	683a      	ldr	r2, [r7, #0]
 8002402:	429a      	cmp	r2, r3
 8002404:	d101      	bne.n	800240a <Keyboard_read+0x1e>
		return KB_NULL;
 8002406:	2300      	movs	r3, #0
 8002408:	e056      	b.n	80024b8 <Keyboard_read+0xcc>

	uint16_t out = KB_NULL;
 800240a:	2300      	movs	r3, #0
 800240c:	80fb      	strh	r3, [r7, #6]
	if ((gpioIDR & PIN_LEFT)  < (GPIO_lastState & PIN_LEFT))  out |= KB_LEFT;
 800240e:	683b      	ldr	r3, [r7, #0]
 8002410:	f403 4200 	and.w	r2, r3, #32768	@ 0x8000
 8002414:	4b2c      	ldr	r3, [pc, #176]	@ (80024c8 <Keyboard_read+0xdc>)
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800241c:	429a      	cmp	r2, r3
 800241e:	d203      	bcs.n	8002428 <Keyboard_read+0x3c>
 8002420:	88fb      	ldrh	r3, [r7, #6]
 8002422:	f043 0301 	orr.w	r3, r3, #1
 8002426:	80fb      	strh	r3, [r7, #6]
	if ((gpioIDR & PIN_RIGHT) < (GPIO_lastState & PIN_RIGHT)) out |= KB_RIGHT;
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800242e:	4b26      	ldr	r3, [pc, #152]	@ (80024c8 <Keyboard_read+0xdc>)
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002436:	429a      	cmp	r2, r3
 8002438:	d203      	bcs.n	8002442 <Keyboard_read+0x56>
 800243a:	88fb      	ldrh	r3, [r7, #6]
 800243c:	f043 0302 	orr.w	r3, r3, #2
 8002440:	80fb      	strh	r3, [r7, #6]
	if ((gpioIDR & PIN_UP)    < (GPIO_lastState & PIN_UP))    out |= KB_UP;
 8002442:	683b      	ldr	r3, [r7, #0]
 8002444:	f403 6280 	and.w	r2, r3, #1024	@ 0x400
 8002448:	4b1f      	ldr	r3, [pc, #124]	@ (80024c8 <Keyboard_read+0xdc>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002450:	429a      	cmp	r2, r3
 8002452:	d203      	bcs.n	800245c <Keyboard_read+0x70>
 8002454:	88fb      	ldrh	r3, [r7, #6]
 8002456:	f043 0304 	orr.w	r3, r3, #4
 800245a:	80fb      	strh	r3, [r7, #6]
	if ((gpioIDR & PIN_DOWN)  < (GPIO_lastState & PIN_DOWN))  out |= KB_DOWN;
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8002462:	4b19      	ldr	r3, [pc, #100]	@ (80024c8 <Keyboard_read+0xdc>)
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800246a:	429a      	cmp	r2, r3
 800246c:	d203      	bcs.n	8002476 <Keyboard_read+0x8a>
 800246e:	88fb      	ldrh	r3, [r7, #6]
 8002470:	f043 0308 	orr.w	r3, r3, #8
 8002474:	80fb      	strh	r3, [r7, #6]
	if ((gpioIDR & PIN_MID)   < (GPIO_lastState & PIN_MID))   out |= KB_MID;
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	f403 4280 	and.w	r2, r3, #16384	@ 0x4000
 800247c:	4b12      	ldr	r3, [pc, #72]	@ (80024c8 <Keyboard_read+0xdc>)
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002484:	429a      	cmp	r2, r3
 8002486:	d203      	bcs.n	8002490 <Keyboard_read+0xa4>
 8002488:	88fb      	ldrh	r3, [r7, #6]
 800248a:	f043 0310 	orr.w	r3, r3, #16
 800248e:	80fb      	strh	r3, [r7, #6]
	if ((gpioIDR & PIN_SET)   < (GPIO_lastState & PIN_SET))   out |= KB_SET;
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	f403 6200 	and.w	r2, r3, #2048	@ 0x800
 8002496:	4b0c      	ldr	r3, [pc, #48]	@ (80024c8 <Keyboard_read+0xdc>)
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800249e:	429a      	cmp	r2, r3
 80024a0:	d203      	bcs.n	80024aa <Keyboard_read+0xbe>
 80024a2:	88fb      	ldrh	r3, [r7, #6]
 80024a4:	f043 0320 	orr.w	r3, r3, #32
 80024a8:	80fb      	strh	r3, [r7, #6]
	//if ((gpioIDR & PIN_RESET) < (GPIO_lastState & PIN_RESET)) out |= KB_RESET;

	// out |= ((gpioIDR & PIN_LEFT) < (GPIO_lastState & PIN_LEFT)) ? KB_LEFT : 0;

	GPIO_lastState = gpioIDR;
 80024aa:	4a07      	ldr	r2, [pc, #28]	@ (80024c8 <Keyboard_read+0xdc>)
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	6013      	str	r3, [r2, #0]
	KB_last = out;
 80024b0:	4a06      	ldr	r2, [pc, #24]	@ (80024cc <Keyboard_read+0xe0>)
 80024b2:	88fb      	ldrh	r3, [r7, #6]
 80024b4:	8013      	strh	r3, [r2, #0]
	return out;
 80024b6:	88fb      	ldrh	r3, [r7, #6]
}
 80024b8:	4618      	mov	r0, r3
 80024ba:	370c      	adds	r7, #12
 80024bc:	46bd      	mov	sp, r7
 80024be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c2:	4770      	bx	lr
 80024c4:	40020c00 	.word	0x40020c00
 80024c8:	200001f8 	.word	0x200001f8
 80024cc:	200001fc 	.word	0x200001fc

080024d0 <Keyboard_test>:

/*        */
void Keyboard_test(uint16_t kb) {
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b082      	sub	sp, #8
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	4603      	mov	r3, r0
 80024d8:	80fb      	strh	r3, [r7, #6]
	if (kb == KB_NULL)  { return;} //    ,    
 80024da:	88fb      	ldrh	r3, [r7, #6]
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d040      	beq.n	8002562 <Keyboard_test+0x92>
	if (kb & KB_LEFT)  { printf(" KB_LEFT");}
 80024e0:	88fb      	ldrh	r3, [r7, #6]
 80024e2:	f003 0301 	and.w	r3, r3, #1
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d002      	beq.n	80024f0 <Keyboard_test+0x20>
 80024ea:	4820      	ldr	r0, [pc, #128]	@ (800256c <Keyboard_test+0x9c>)
 80024ec:	f00a f80c 	bl	800c508 <iprintf>
	if (kb & KB_RIGHT) { printf(" KB_RIGHT");}
 80024f0:	88fb      	ldrh	r3, [r7, #6]
 80024f2:	f003 0302 	and.w	r3, r3, #2
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d002      	beq.n	8002500 <Keyboard_test+0x30>
 80024fa:	481d      	ldr	r0, [pc, #116]	@ (8002570 <Keyboard_test+0xa0>)
 80024fc:	f00a f804 	bl	800c508 <iprintf>
	if (kb & KB_UP)    { printf(" KB_UP");}
 8002500:	88fb      	ldrh	r3, [r7, #6]
 8002502:	f003 0304 	and.w	r3, r3, #4
 8002506:	2b00      	cmp	r3, #0
 8002508:	d002      	beq.n	8002510 <Keyboard_test+0x40>
 800250a:	481a      	ldr	r0, [pc, #104]	@ (8002574 <Keyboard_test+0xa4>)
 800250c:	f009 fffc 	bl	800c508 <iprintf>
	if (kb & KB_DOWN)  { printf(" KB_DOWN");}
 8002510:	88fb      	ldrh	r3, [r7, #6]
 8002512:	f003 0308 	and.w	r3, r3, #8
 8002516:	2b00      	cmp	r3, #0
 8002518:	d002      	beq.n	8002520 <Keyboard_test+0x50>
 800251a:	4817      	ldr	r0, [pc, #92]	@ (8002578 <Keyboard_test+0xa8>)
 800251c:	f009 fff4 	bl	800c508 <iprintf>
	if (kb & KB_MID)   { printf(" KB_MID");}
 8002520:	88fb      	ldrh	r3, [r7, #6]
 8002522:	f003 0310 	and.w	r3, r3, #16
 8002526:	2b00      	cmp	r3, #0
 8002528:	d002      	beq.n	8002530 <Keyboard_test+0x60>
 800252a:	4814      	ldr	r0, [pc, #80]	@ (800257c <Keyboard_test+0xac>)
 800252c:	f009 ffec 	bl	800c508 <iprintf>
	if (kb & KB_SET)   { printf(" KB_SET");}
 8002530:	88fb      	ldrh	r3, [r7, #6]
 8002532:	f003 0320 	and.w	r3, r3, #32
 8002536:	2b00      	cmp	r3, #0
 8002538:	d002      	beq.n	8002540 <Keyboard_test+0x70>
 800253a:	4811      	ldr	r0, [pc, #68]	@ (8002580 <Keyboard_test+0xb0>)
 800253c:	f009 ffe4 	bl	800c508 <iprintf>
	if (kb & KB_RESET) { printf(" KB_RESET");}
 8002540:	88fb      	ldrh	r3, [r7, #6]
 8002542:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002546:	2b00      	cmp	r3, #0
 8002548:	d002      	beq.n	8002550 <Keyboard_test+0x80>
 800254a:	480e      	ldr	r0, [pc, #56]	@ (8002584 <Keyboard_test+0xb4>)
 800254c:	f009 ffdc 	bl	800c508 <iprintf>
	if (kb != 0)       { printf(", %x\r\n", kb);} //   
 8002550:	88fb      	ldrh	r3, [r7, #6]
 8002552:	2b00      	cmp	r3, #0
 8002554:	d006      	beq.n	8002564 <Keyboard_test+0x94>
 8002556:	88fb      	ldrh	r3, [r7, #6]
 8002558:	4619      	mov	r1, r3
 800255a:	480b      	ldr	r0, [pc, #44]	@ (8002588 <Keyboard_test+0xb8>)
 800255c:	f009 ffd4 	bl	800c508 <iprintf>
 8002560:	e000      	b.n	8002564 <Keyboard_test+0x94>
	if (kb == KB_NULL)  { return;} //    ,    
 8002562:	bf00      	nop
}
 8002564:	3708      	adds	r7, #8
 8002566:	46bd      	mov	sp, r7
 8002568:	bd80      	pop	{r7, pc}
 800256a:	bf00      	nop
 800256c:	0800e9bc 	.word	0x0800e9bc
 8002570:	0800e9c8 	.word	0x0800e9c8
 8002574:	0800e9d4 	.word	0x0800e9d4
 8002578:	0800e9dc 	.word	0x0800e9dc
 800257c:	0800e9e8 	.word	0x0800e9e8
 8002580:	0800e9f0 	.word	0x0800e9f0
 8002584:	0800e9f8 	.word	0x0800e9f8
 8002588:	0800ea04 	.word	0x0800ea04

0800258c <print_mem_8>:
	printf("%02X ", val);
}

//     Serial   hex-
//void print_mem(uint8_t* ptr, size_t len, char* name = "") {
void print_mem_8(uint8_t* ptr, size_t len) {
 800258c:	b580      	push	{r7, lr}
 800258e:	b084      	sub	sp, #16
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
 8002594:	6039      	str	r1, [r7, #0]
	//Serial << "\n memory for '" << name << "':\t len: " << len << ", *ptr: " << (uint32_t)ptr << endl;
	for(int i=0; i<len; i++){
 8002596:	2300      	movs	r3, #0
 8002598:	60fb      	str	r3, [r7, #12]
 800259a:	e015      	b.n	80025c8 <print_mem_8+0x3c>
		//prnBuff_8(i, ptr[i]);
		if ((i & (uint32_t)0x0F) == 0) { //   if((memaddr % 16 == 0))
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	f003 030f 	and.w	r3, r3, #15
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d105      	bne.n	80025b2 <print_mem_8+0x26>
			printf("\r\n%04X:  ", (uint16_t)i);
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	b29b      	uxth	r3, r3
 80025aa:	4619      	mov	r1, r3
 80025ac:	480c      	ldr	r0, [pc, #48]	@ (80025e0 <print_mem_8+0x54>)
 80025ae:	f009 ffab 	bl	800c508 <iprintf>
		}
		printf("%02X ", ptr[i]);
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	687a      	ldr	r2, [r7, #4]
 80025b6:	4413      	add	r3, r2
 80025b8:	781b      	ldrb	r3, [r3, #0]
 80025ba:	4619      	mov	r1, r3
 80025bc:	4809      	ldr	r0, [pc, #36]	@ (80025e4 <print_mem_8+0x58>)
 80025be:	f009 ffa3 	bl	800c508 <iprintf>
	for(int i=0; i<len; i++){
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	3301      	adds	r3, #1
 80025c6:	60fb      	str	r3, [r7, #12]
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	683a      	ldr	r2, [r7, #0]
 80025cc:	429a      	cmp	r2, r3
 80025ce:	d8e5      	bhi.n	800259c <print_mem_8+0x10>
	}
	printf("\r\n\r\n");
 80025d0:	4805      	ldr	r0, [pc, #20]	@ (80025e8 <print_mem_8+0x5c>)
 80025d2:	f00a f801 	bl	800c5d8 <puts>
}
 80025d6:	bf00      	nop
 80025d8:	3710      	adds	r7, #16
 80025da:	46bd      	mov	sp, r7
 80025dc:	bd80      	pop	{r7, pc}
 80025de:	bf00      	nop
 80025e0:	0800ea0c 	.word	0x0800ea0c
 80025e4:	0800ea18 	.word	0x0800ea18
 80025e8:	0800ea20 	.word	0x0800ea20

080025ec <hex2byte>:

/*    [0..F]   int
 * Serial.readBytes(buf, 8);
 * k = (hex2int(buf[0]) << 4) | hex2int(buf[1]);
 */
uint8_t hex2byte(char c) {
 80025ec:	b480      	push	{r7}
 80025ee:	b083      	sub	sp, #12
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	4603      	mov	r3, r0
 80025f4:	71fb      	strb	r3, [r7, #7]
	if (c >= '0' && c <= '9')
 80025f6:	79fb      	ldrb	r3, [r7, #7]
 80025f8:	2b2f      	cmp	r3, #47	@ 0x2f
 80025fa:	d906      	bls.n	800260a <hex2byte+0x1e>
 80025fc:	79fb      	ldrb	r3, [r7, #7]
 80025fe:	2b39      	cmp	r3, #57	@ 0x39
 8002600:	d803      	bhi.n	800260a <hex2byte+0x1e>
		return c - '0';
 8002602:	79fb      	ldrb	r3, [r7, #7]
 8002604:	3b30      	subs	r3, #48	@ 0x30
 8002606:	b2db      	uxtb	r3, r3
 8002608:	e014      	b.n	8002634 <hex2byte+0x48>
	else if (c >= 'a' && c <= 'f')
 800260a:	79fb      	ldrb	r3, [r7, #7]
 800260c:	2b60      	cmp	r3, #96	@ 0x60
 800260e:	d906      	bls.n	800261e <hex2byte+0x32>
 8002610:	79fb      	ldrb	r3, [r7, #7]
 8002612:	2b66      	cmp	r3, #102	@ 0x66
 8002614:	d803      	bhi.n	800261e <hex2byte+0x32>
		return 10 + c - 'a';
 8002616:	79fb      	ldrb	r3, [r7, #7]
 8002618:	3b57      	subs	r3, #87	@ 0x57
 800261a:	b2db      	uxtb	r3, r3
 800261c:	e00a      	b.n	8002634 <hex2byte+0x48>
	else if (c >= 'A' && c <= 'F')
 800261e:	79fb      	ldrb	r3, [r7, #7]
 8002620:	2b40      	cmp	r3, #64	@ 0x40
 8002622:	d906      	bls.n	8002632 <hex2byte+0x46>
 8002624:	79fb      	ldrb	r3, [r7, #7]
 8002626:	2b46      	cmp	r3, #70	@ 0x46
 8002628:	d803      	bhi.n	8002632 <hex2byte+0x46>
		return 10 + c - 'A';
 800262a:	79fb      	ldrb	r3, [r7, #7]
 800262c:	3b37      	subs	r3, #55	@ 0x37
 800262e:	b2db      	uxtb	r3, r3
 8002630:	e000      	b.n	8002634 <hex2byte+0x48>
	return 0;
 8002632:	2300      	movs	r3, #0
}
 8002634:	4618      	mov	r0, r3
 8002636:	370c      	adds	r7, #12
 8002638:	46bd      	mov	sp, r7
 800263a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263e:	4770      	bx	lr

08002640 <hex2ul>:
}

/*     (n <= 8)   [0..F]   uint32_t
 * uint32_t n = hex2ul("0A1B2CAA", 8);
 */
uint32_t hex2ul(char *s, uint8_t n) {
 8002640:	b580      	push	{r7, lr}
 8002642:	b084      	sub	sp, #16
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
 8002648:	460b      	mov	r3, r1
 800264a:	70fb      	strb	r3, [r7, #3]
	//printf("hex2ul str: \'%s\'\r\n", s);
	uint32_t out = 0;
 800264c:	2300      	movs	r3, #0
 800264e:	60fb      	str	r3, [r7, #12]
	if (n > 8)
 8002650:	78fb      	ldrb	r3, [r7, #3]
 8002652:	2b08      	cmp	r3, #8
 8002654:	d901      	bls.n	800265a <hex2ul+0x1a>
		n = 8;
 8002656:	2308      	movs	r3, #8
 8002658:	70fb      	strb	r3, [r7, #3]
	for (uint8_t i = 0; i < n; ++i) {
 800265a:	2300      	movs	r3, #0
 800265c:	72fb      	strb	r3, [r7, #11]
 800265e:	e01e      	b.n	800269e <hex2ul+0x5e>
		char c = s[i];
 8002660:	7afb      	ldrb	r3, [r7, #11]
 8002662:	687a      	ldr	r2, [r7, #4]
 8002664:	4413      	add	r3, r2
 8002666:	781b      	ldrb	r3, [r3, #0]
 8002668:	72bb      	strb	r3, [r7, #10]
		//if ((c >= '0' && c <= '9') || (c >= 'a' && c <= 'f') || (c >= 'A' && c <= 'F'))
		if (!isxdigit(c)) {
 800266a:	7abb      	ldrb	r3, [r7, #10]
 800266c:	3301      	adds	r3, #1
 800266e:	4a11      	ldr	r2, [pc, #68]	@ (80026b4 <hex2ul+0x74>)
 8002670:	4413      	add	r3, r2
 8002672:	781b      	ldrb	r3, [r3, #0]
 8002674:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 8002678:	2b00      	cmp	r3, #0
 800267a:	d015      	beq.n	80026a8 <hex2ul+0x68>
			//printf("hex2ul: break, i:%d, \'%c\'\r\n", i, c);
			break; // ,   c  
		}
		out = out << 4;
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	011b      	lsls	r3, r3, #4
 8002680:	60fb      	str	r3, [r7, #12]
		out |= hex2byte(c) & 0x0F;
 8002682:	7abb      	ldrb	r3, [r7, #10]
 8002684:	4618      	mov	r0, r3
 8002686:	f7ff ffb1 	bl	80025ec <hex2byte>
 800268a:	4603      	mov	r3, r0
 800268c:	f003 030f 	and.w	r3, r3, #15
 8002690:	461a      	mov	r2, r3
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	4313      	orrs	r3, r2
 8002696:	60fb      	str	r3, [r7, #12]
	for (uint8_t i = 0; i < n; ++i) {
 8002698:	7afb      	ldrb	r3, [r7, #11]
 800269a:	3301      	adds	r3, #1
 800269c:	72fb      	strb	r3, [r7, #11]
 800269e:	7afa      	ldrb	r2, [r7, #11]
 80026a0:	78fb      	ldrb	r3, [r7, #3]
 80026a2:	429a      	cmp	r2, r3
 80026a4:	d3dc      	bcc.n	8002660 <hex2ul+0x20>
 80026a6:	e000      	b.n	80026aa <hex2ul+0x6a>
			break; // ,   c  
 80026a8:	bf00      	nop
		//printf("hex2ul: %d, %c, 0x%04x\r\n", i, c, (int)out);
	}
	return out;
 80026aa:	68fb      	ldr	r3, [r7, #12]
}
 80026ac:	4618      	mov	r0, r3
 80026ae:	3710      	adds	r7, #16
 80026b0:	46bd      	mov	sp, r7
 80026b2:	bd80      	pop	{r7, pc}
 80026b4:	0800f634 	.word	0x0800f634

080026b8 <scanI2C>:
//I2C_ADDR_BMP280   0x76
//BH1750_DEFAULT_I2CADDR = 0x23,                //device I2C address if address pin LOW
//BH1750_SECOND_I2CADDR  = 0x5C                 //device I2C address if address pin HIGH
//I2C_ADDR_MT6701    0x06   // MT6701 -    
//I2C_ADDR_24C02    0x52  // 24C02 (A0 & A2 = GND, A1 = Vcc) adress: b1010010 = 0x52 = dec:82
void scanI2C() {
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b082      	sub	sp, #8
 80026bc:	af00      	add	r7, sp, #0
	printf("Scanning I2C buses 1...\r\n");
 80026be:	4820      	ldr	r0, [pc, #128]	@ (8002740 <scanI2C+0x88>)
 80026c0:	f009 ff8a 	bl	800c5d8 <puts>
	for(uint8_t address = 1; address < 128; address++)
 80026c4:	2301      	movs	r3, #1
 80026c6:	71fb      	strb	r3, [r7, #7]
 80026c8:	e013      	b.n	80026f2 <scanI2C+0x3a>
	{
		if(HAL_I2C_IsDeviceReady(&hi2c1, address << 1, 1, 10) == HAL_OK)
 80026ca:	79fb      	ldrb	r3, [r7, #7]
 80026cc:	b29b      	uxth	r3, r3
 80026ce:	005b      	lsls	r3, r3, #1
 80026d0:	b299      	uxth	r1, r3
 80026d2:	230a      	movs	r3, #10
 80026d4:	2201      	movs	r2, #1
 80026d6:	481b      	ldr	r0, [pc, #108]	@ (8002744 <scanI2C+0x8c>)
 80026d8:	f005 ff58 	bl	800858c <HAL_I2C_IsDeviceReady>
 80026dc:	4603      	mov	r3, r0
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d104      	bne.n	80026ec <scanI2C+0x34>
		{
			printf("Device found at address: 0x%02X on bus i2c: 1\r\n", address);
 80026e2:	79fb      	ldrb	r3, [r7, #7]
 80026e4:	4619      	mov	r1, r3
 80026e6:	4818      	ldr	r0, [pc, #96]	@ (8002748 <scanI2C+0x90>)
 80026e8:	f009 ff0e 	bl	800c508 <iprintf>
	for(uint8_t address = 1; address < 128; address++)
 80026ec:	79fb      	ldrb	r3, [r7, #7]
 80026ee:	3301      	adds	r3, #1
 80026f0:	71fb      	strb	r3, [r7, #7]
 80026f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	dae7      	bge.n	80026ca <scanI2C+0x12>
			//_out(sprintfBuffer);
		}
	}

	printf("Scanning I2C buses 2...\r\n");
 80026fa:	4814      	ldr	r0, [pc, #80]	@ (800274c <scanI2C+0x94>)
 80026fc:	f009 ff6c 	bl	800c5d8 <puts>
	for(uint8_t address = 1; address < 128; address++)
 8002700:	2301      	movs	r3, #1
 8002702:	71bb      	strb	r3, [r7, #6]
 8002704:	e013      	b.n	800272e <scanI2C+0x76>
	{
		if(HAL_I2C_IsDeviceReady(&hi2c2, address << 1, 1, 10) == HAL_OK)
 8002706:	79bb      	ldrb	r3, [r7, #6]
 8002708:	b29b      	uxth	r3, r3
 800270a:	005b      	lsls	r3, r3, #1
 800270c:	b299      	uxth	r1, r3
 800270e:	230a      	movs	r3, #10
 8002710:	2201      	movs	r2, #1
 8002712:	480f      	ldr	r0, [pc, #60]	@ (8002750 <scanI2C+0x98>)
 8002714:	f005 ff3a 	bl	800858c <HAL_I2C_IsDeviceReady>
 8002718:	4603      	mov	r3, r0
 800271a:	2b00      	cmp	r3, #0
 800271c:	d104      	bne.n	8002728 <scanI2C+0x70>
		{
			printf("Device found at address: 0x%02X on bus i2c: 2\r\n", address);
 800271e:	79bb      	ldrb	r3, [r7, #6]
 8002720:	4619      	mov	r1, r3
 8002722:	480c      	ldr	r0, [pc, #48]	@ (8002754 <scanI2C+0x9c>)
 8002724:	f009 fef0 	bl	800c508 <iprintf>
	for(uint8_t address = 1; address < 128; address++)
 8002728:	79bb      	ldrb	r3, [r7, #6]
 800272a:	3301      	adds	r3, #1
 800272c:	71bb      	strb	r3, [r7, #6]
 800272e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002732:	2b00      	cmp	r3, #0
 8002734:	dae7      	bge.n	8002706 <scanI2C+0x4e>
		}
	}
}
 8002736:	bf00      	nop
 8002738:	bf00      	nop
 800273a:	3708      	adds	r7, #8
 800273c:	46bd      	mov	sp, r7
 800273e:	bd80      	pop	{r7, pc}
 8002740:	0800ea24 	.word	0x0800ea24
 8002744:	200007f4 	.word	0x200007f4
 8002748:	0800ea40 	.word	0x0800ea40
 800274c:	0800ea70 	.word	0x0800ea70
 8002750:	20000848 	.word	0x20000848
 8002754:	0800ea8c 	.word	0x0800ea8c

08002758 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8002758:	b480      	push	{r7}
 800275a:	b083      	sub	sp, #12
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8002760:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8002764:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8002768:	f003 0301 	and.w	r3, r3, #1
 800276c:	2b00      	cmp	r3, #0
 800276e:	d013      	beq.n	8002798 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8002770:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8002774:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8002778:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800277c:	2b00      	cmp	r3, #0
 800277e:	d00b      	beq.n	8002798 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8002780:	e000      	b.n	8002784 <ITM_SendChar+0x2c>
    {
      __NOP();
 8002782:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8002784:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	2b00      	cmp	r3, #0
 800278c:	d0f9      	beq.n	8002782 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800278e:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8002792:	687a      	ldr	r2, [r7, #4]
 8002794:	b2d2      	uxtb	r2, r2
 8002796:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8002798:	687b      	ldr	r3, [r7, #4]
}
 800279a:	4618      	mov	r0, r3
 800279c:	370c      	adds	r7, #12
 800279e:	46bd      	mov	sp, r7
 80027a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a4:	4770      	bx	lr
	...

080027a8 <crc32stream>:
//	return crc;
//}

//unsigned long crc = ~0L; // crc Init  : 0xFFFFFFFF
//crc32stream(data, &crc);
void crc32stream(uint8_t data, unsigned long *_crc) {
 80027a8:	b480      	push	{r7}
 80027aa:	b085      	sub	sp, #20
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	4603      	mov	r3, r0
 80027b0:	6039      	str	r1, [r7, #0]
 80027b2:	71fb      	strb	r3, [r7, #7]
	//unsigned long crc = ~0L;
	unsigned long crc = *_crc;
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	60fb      	str	r3, [r7, #12]
	crc = crc_table[(crc ^ (unsigned long) data) & 0x0f] ^ (crc >> 4);
 80027ba:	79fa      	ldrb	r2, [r7, #7]
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	4053      	eors	r3, r2
 80027c0:	f003 030f 	and.w	r3, r3, #15
 80027c4:	4a10      	ldr	r2, [pc, #64]	@ (8002808 <crc32stream+0x60>)
 80027c6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	091b      	lsrs	r3, r3, #4
 80027ce:	4053      	eors	r3, r2
 80027d0:	60fb      	str	r3, [r7, #12]
	crc = crc_table[(crc ^ (unsigned long) (data >> 4)) & 0x0f] ^ (crc >> 4);
 80027d2:	79fb      	ldrb	r3, [r7, #7]
 80027d4:	091b      	lsrs	r3, r3, #4
 80027d6:	b2db      	uxtb	r3, r3
 80027d8:	461a      	mov	r2, r3
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	4053      	eors	r3, r2
 80027de:	f003 030f 	and.w	r3, r3, #15
 80027e2:	4a09      	ldr	r2, [pc, #36]	@ (8002808 <crc32stream+0x60>)
 80027e4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	091b      	lsrs	r3, r3, #4
 80027ec:	4053      	eors	r3, r2
 80027ee:	60fb      	str	r3, [r7, #12]
	crc = ~crc;
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	43db      	mvns	r3, r3
 80027f4:	60fb      	str	r3, [r7, #12]
	*_crc = crc;
 80027f6:	683b      	ldr	r3, [r7, #0]
 80027f8:	68fa      	ldr	r2, [r7, #12]
 80027fa:	601a      	str	r2, [r3, #0]
}
 80027fc:	bf00      	nop
 80027fe:	3714      	adds	r7, #20
 8002800:	46bd      	mov	sp, r7
 8002802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002806:	4770      	bx	lr
 8002808:	0800f5d0 	.word	0x0800f5d0

0800280c <crc32buf>:
//	*crc = crc_table[(*crc ^ (unsigned long) data) & 0x0f] ^ (*crc >> 4);
//	*crc = crc_table[(*crc ^ (unsigned long) (data >> 4)) & 0x0f] ^ (*crc >> 4);
//	*crc = ~(*crc);
//}

unsigned long crc32buf(uint8_t *pData, size_t len) {
 800280c:	b480      	push	{r7}
 800280e:	b085      	sub	sp, #20
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
 8002814:	6039      	str	r1, [r7, #0]
	unsigned long crc = ~0L;
 8002816:	f04f 33ff 	mov.w	r3, #4294967295
 800281a:	60fb      	str	r3, [r7, #12]
	for (int index = 0; index < len; ++index) {
 800281c:	2300      	movs	r3, #0
 800281e:	60bb      	str	r3, [r7, #8]
 8002820:	e027      	b.n	8002872 <crc32buf+0x66>
		crc = crc_table[(crc ^ pData[index]) & 0x0f] ^ (crc >> 4);
 8002822:	68bb      	ldr	r3, [r7, #8]
 8002824:	687a      	ldr	r2, [r7, #4]
 8002826:	4413      	add	r3, r2
 8002828:	781b      	ldrb	r3, [r3, #0]
 800282a:	461a      	mov	r2, r3
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	4053      	eors	r3, r2
 8002830:	f003 030f 	and.w	r3, r3, #15
 8002834:	4a14      	ldr	r2, [pc, #80]	@ (8002888 <crc32buf+0x7c>)
 8002836:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	091b      	lsrs	r3, r3, #4
 800283e:	4053      	eors	r3, r2
 8002840:	60fb      	str	r3, [r7, #12]
		crc = crc_table[(crc ^ (pData[index] >> 4)) & 0x0f] ^ (crc >> 4);
 8002842:	68bb      	ldr	r3, [r7, #8]
 8002844:	687a      	ldr	r2, [r7, #4]
 8002846:	4413      	add	r3, r2
 8002848:	781b      	ldrb	r3, [r3, #0]
 800284a:	091b      	lsrs	r3, r3, #4
 800284c:	b2db      	uxtb	r3, r3
 800284e:	461a      	mov	r2, r3
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	4053      	eors	r3, r2
 8002854:	f003 030f 	and.w	r3, r3, #15
 8002858:	4a0b      	ldr	r2, [pc, #44]	@ (8002888 <crc32buf+0x7c>)
 800285a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	091b      	lsrs	r3, r3, #4
 8002862:	4053      	eors	r3, r2
 8002864:	60fb      	str	r3, [r7, #12]
		crc = ~crc;
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	43db      	mvns	r3, r3
 800286a:	60fb      	str	r3, [r7, #12]
	for (int index = 0; index < len; ++index) {
 800286c:	68bb      	ldr	r3, [r7, #8]
 800286e:	3301      	adds	r3, #1
 8002870:	60bb      	str	r3, [r7, #8]
 8002872:	68bb      	ldr	r3, [r7, #8]
 8002874:	683a      	ldr	r2, [r7, #0]
 8002876:	429a      	cmp	r2, r3
 8002878:	d8d3      	bhi.n	8002822 <crc32buf+0x16>
	}
	return crc;
 800287a:	68fb      	ldr	r3, [r7, #12]
}
 800287c:	4618      	mov	r0, r3
 800287e:	3714      	adds	r7, #20
 8002880:	46bd      	mov	sp, r7
 8002882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002886:	4770      	bx	lr
 8002888:	0800f5d0 	.word	0x0800f5d0

0800288c <Crc8>:
  XorOut: 0x00
  Check : 0xF7 ("123456789")
  MaxLen: 15 (127 ) - 
    , ,     
*/
unsigned char Crc8(unsigned char *pcBlock, unsigned int len) {
 800288c:	b480      	push	{r7}
 800288e:	b085      	sub	sp, #20
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
 8002894:	6039      	str	r1, [r7, #0]
    unsigned char crc = 0xFF;
 8002896:	23ff      	movs	r3, #255	@ 0xff
 8002898:	73fb      	strb	r3, [r7, #15]
    unsigned int i;

    while (len--)
 800289a:	e01f      	b.n	80028dc <Crc8+0x50>
    {
      crc ^= *pcBlock++;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	1c5a      	adds	r2, r3, #1
 80028a0:	607a      	str	r2, [r7, #4]
 80028a2:	781a      	ldrb	r2, [r3, #0]
 80028a4:	7bfb      	ldrb	r3, [r7, #15]
 80028a6:	4053      	eors	r3, r2
 80028a8:	73fb      	strb	r3, [r7, #15]
      for (i = 0; i < 8; i++)
 80028aa:	2300      	movs	r3, #0
 80028ac:	60bb      	str	r3, [r7, #8]
 80028ae:	e012      	b.n	80028d6 <Crc8+0x4a>
        crc = crc & 0x80 ? (crc << 1) ^ 0x31 : crc << 1;
 80028b0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	da07      	bge.n	80028c8 <Crc8+0x3c>
 80028b8:	7bfb      	ldrb	r3, [r7, #15]
 80028ba:	005b      	lsls	r3, r3, #1
 80028bc:	b25b      	sxtb	r3, r3
 80028be:	f083 0331 	eor.w	r3, r3, #49	@ 0x31
 80028c2:	b25b      	sxtb	r3, r3
 80028c4:	b2db      	uxtb	r3, r3
 80028c6:	e002      	b.n	80028ce <Crc8+0x42>
 80028c8:	7bfb      	ldrb	r3, [r7, #15]
 80028ca:	005b      	lsls	r3, r3, #1
 80028cc:	b2db      	uxtb	r3, r3
 80028ce:	73fb      	strb	r3, [r7, #15]
      for (i = 0; i < 8; i++)
 80028d0:	68bb      	ldr	r3, [r7, #8]
 80028d2:	3301      	adds	r3, #1
 80028d4:	60bb      	str	r3, [r7, #8]
 80028d6:	68bb      	ldr	r3, [r7, #8]
 80028d8:	2b07      	cmp	r3, #7
 80028da:	d9e9      	bls.n	80028b0 <Crc8+0x24>
    while (len--)
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	1e5a      	subs	r2, r3, #1
 80028e0:	603a      	str	r2, [r7, #0]
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d1da      	bne.n	800289c <Crc8+0x10>
    }
    return crc;
 80028e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80028e8:	4618      	mov	r0, r3
 80028ea:	3714      	adds	r7, #20
 80028ec:	46bd      	mov	sp, r7
 80028ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f2:	4770      	bx	lr

080028f4 <initSensorConfig>:
// status    0xF3 (read only)  = measuring[0] [bit 3] | im_update[0] [bit 0]
// ctrl_meas 0xF4 = osrs_t[2:0] | osrs_p[2:0] | mode[1:0]          |
// config    0xF5 = t_sb[2:0]   | filter[2:0] | [0r] | spi3w_en[0] |

//   
void initSensorConfig(SensorConfig *config, uint8_t osrs_t, uint8_t osrs_p, uint8_t mode, uint8_t t_sb, uint8_t filter) {
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b082      	sub	sp, #8
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
 80028fc:	4608      	mov	r0, r1
 80028fe:	4611      	mov	r1, r2
 8002900:	461a      	mov	r2, r3
 8002902:	4603      	mov	r3, r0
 8002904:	70fb      	strb	r3, [r7, #3]
 8002906:	460b      	mov	r3, r1
 8002908:	70bb      	strb	r3, [r7, #2]
 800290a:	4613      	mov	r3, r2
 800290c:	707b      	strb	r3, [r7, #1]
    config->osrs_t = osrs_t;
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	78fa      	ldrb	r2, [r7, #3]
 8002912:	701a      	strb	r2, [r3, #0]
    config->osrs_p = osrs_p;
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	78ba      	ldrb	r2, [r7, #2]
 8002918:	705a      	strb	r2, [r3, #1]
    config->mode = mode;
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	787a      	ldrb	r2, [r7, #1]
 800291e:	709a      	strb	r2, [r3, #2]
    config->t_sb = t_sb;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	7c3a      	ldrb	r2, [r7, #16]
 8002924:	70da      	strb	r2, [r3, #3]
    config->filter = filter;
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	7d3a      	ldrb	r2, [r7, #20]
 800292a:	711a      	strb	r2, [r3, #4]

    //  
	// 0xF4 = 0x57 (t2 p16)
	BMP280_Write(BMP280_CTRL_MEAS, osrs_t << 5 | osrs_p << 2 | mode); // 0b00100111 = 0x27 : ,   
 800292c:	78fb      	ldrb	r3, [r7, #3]
 800292e:	015b      	lsls	r3, r3, #5
 8002930:	b25a      	sxtb	r2, r3
 8002932:	78bb      	ldrb	r3, [r7, #2]
 8002934:	009b      	lsls	r3, r3, #2
 8002936:	b25b      	sxtb	r3, r3
 8002938:	4313      	orrs	r3, r2
 800293a:	b25a      	sxtb	r2, r3
 800293c:	f997 3001 	ldrsb.w	r3, [r7, #1]
 8002940:	4313      	orrs	r3, r2
 8002942:	b25b      	sxtb	r3, r3
 8002944:	b2db      	uxtb	r3, r3
 8002946:	4619      	mov	r1, r3
 8002948:	20f4      	movs	r0, #244	@ 0xf4
 800294a:	f000 f87d 	bl	8002a48 <BMP280_Write>
    BMP280_Write(BMP280_CTRL_CONF, t_sb << 5 | filter << 2); //0x28
 800294e:	7c3b      	ldrb	r3, [r7, #16]
 8002950:	015b      	lsls	r3, r3, #5
 8002952:	b25a      	sxtb	r2, r3
 8002954:	7d3b      	ldrb	r3, [r7, #20]
 8002956:	009b      	lsls	r3, r3, #2
 8002958:	b25b      	sxtb	r3, r3
 800295a:	4313      	orrs	r3, r2
 800295c:	b25b      	sxtb	r3, r3
 800295e:	b2db      	uxtb	r3, r3
 8002960:	4619      	mov	r1, r3
 8002962:	20f5      	movs	r0, #245	@ 0xf5
 8002964:	f000 f870 	bl	8002a48 <BMP280_Write>
}
 8002968:	bf00      	nop
 800296a:	3708      	adds	r7, #8
 800296c:	46bd      	mov	sp, r7
 800296e:	bd80      	pop	{r7, pc}

08002970 <readSensorConfig>:

//     
// SensorConfig<LF>osrs_t: 2<LF>osrs_p: 4<LF>mode: 3<LF>t_sb: 1<LF>filter: 4<LF>T: 26.92; P1: 101324.45; P2: 759.9958;
void readSensorConfig(const SensorConfig *config) {
 8002970:	b580      	push	{r7, lr}
 8002972:	b082      	sub	sp, #8
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
	printf("SensorConfig:\r\n");
 8002978:	481e      	ldr	r0, [pc, #120]	@ (80029f4 <readSensorConfig+0x84>)
 800297a:	f009 fe2d 	bl	800c5d8 <puts>
	printf("osrs_t: %d\r\n", config->osrs_t);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	781b      	ldrb	r3, [r3, #0]
 8002982:	4619      	mov	r1, r3
 8002984:	481c      	ldr	r0, [pc, #112]	@ (80029f8 <readSensorConfig+0x88>)
 8002986:	f009 fdbf 	bl	800c508 <iprintf>
    printf("osrs_p: %d\r\n", config->osrs_p);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	785b      	ldrb	r3, [r3, #1]
 800298e:	4619      	mov	r1, r3
 8002990:	481a      	ldr	r0, [pc, #104]	@ (80029fc <readSensorConfig+0x8c>)
 8002992:	f009 fdb9 	bl	800c508 <iprintf>
    printf("mode:   %d\r\n", config->mode);
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	789b      	ldrb	r3, [r3, #2]
 800299a:	4619      	mov	r1, r3
 800299c:	4818      	ldr	r0, [pc, #96]	@ (8002a00 <readSensorConfig+0x90>)
 800299e:	f009 fdb3 	bl	800c508 <iprintf>
    printf("t_sb:   %d\r\n", config->t_sb);
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	78db      	ldrb	r3, [r3, #3]
 80029a6:	4619      	mov	r1, r3
 80029a8:	4816      	ldr	r0, [pc, #88]	@ (8002a04 <readSensorConfig+0x94>)
 80029aa:	f009 fdad 	bl	800c508 <iprintf>
    printf("filter: %d\r\n", config->filter);
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	791b      	ldrb	r3, [r3, #4]
 80029b2:	4619      	mov	r1, r3
 80029b4:	4814      	ldr	r0, [pc, #80]	@ (8002a08 <readSensorConfig+0x98>)
 80029b6:	f009 fda7 	bl	800c508 <iprintf>
    printf("BMP280_CTRL_MEAS 0xF4: 0x%02x\r\n", config->osrs_t << 5 | config->osrs_p << 2 | config->mode);
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	781b      	ldrb	r3, [r3, #0]
 80029be:	015a      	lsls	r2, r3, #5
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	785b      	ldrb	r3, [r3, #1]
 80029c4:	009b      	lsls	r3, r3, #2
 80029c6:	4313      	orrs	r3, r2
 80029c8:	687a      	ldr	r2, [r7, #4]
 80029ca:	7892      	ldrb	r2, [r2, #2]
 80029cc:	4313      	orrs	r3, r2
 80029ce:	4619      	mov	r1, r3
 80029d0:	480e      	ldr	r0, [pc, #56]	@ (8002a0c <readSensorConfig+0x9c>)
 80029d2:	f009 fd99 	bl	800c508 <iprintf>
    printf("BMP280_CTRL_CONF 0xF5: 0x%02x\r\n", config->t_sb << 5 | config->filter << 2);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	78db      	ldrb	r3, [r3, #3]
 80029da:	015a      	lsls	r2, r3, #5
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	791b      	ldrb	r3, [r3, #4]
 80029e0:	009b      	lsls	r3, r3, #2
 80029e2:	4313      	orrs	r3, r2
 80029e4:	4619      	mov	r1, r3
 80029e6:	480a      	ldr	r0, [pc, #40]	@ (8002a10 <readSensorConfig+0xa0>)
 80029e8:	f009 fd8e 	bl	800c508 <iprintf>
}
 80029ec:	bf00      	nop
 80029ee:	3708      	adds	r7, #8
 80029f0:	46bd      	mov	sp, r7
 80029f2:	bd80      	pop	{r7, pc}
 80029f4:	0800eabc 	.word	0x0800eabc
 80029f8:	0800eacc 	.word	0x0800eacc
 80029fc:	0800eadc 	.word	0x0800eadc
 8002a00:	0800eaec 	.word	0x0800eaec
 8002a04:	0800eafc 	.word	0x0800eafc
 8002a08:	0800eb0c 	.word	0x0800eb0c
 8002a0c:	0800eb1c 	.word	0x0800eb1c
 8002a10:	0800eb3c 	.word	0x0800eb3c

08002a14 <bmp280_init>:

void bmp280_init() {
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b082      	sub	sp, #8
 8002a18:	af02      	add	r7, sp, #8
    //  
    initSensorConfig(&sensorConfig, 0b010, 0b100, 0b11, 0b001, 0b100);
 8002a1a:	2304      	movs	r3, #4
 8002a1c:	9301      	str	r3, [sp, #4]
 8002a1e:	2301      	movs	r3, #1
 8002a20:	9300      	str	r3, [sp, #0]
 8002a22:	2303      	movs	r3, #3
 8002a24:	2204      	movs	r2, #4
 8002a26:	2102      	movs	r1, #2
 8002a28:	4806      	ldr	r0, [pc, #24]	@ (8002a44 <bmp280_init+0x30>)
 8002a2a:	f7ff ff63 	bl	80028f4 <initSensorConfig>
    // 0b010, 0b100, 0b11, 0b001, 0b100 = | t 2 | p x8 | Normal mode | tstandby 62.5 ms | Filter x16? |
    //  
    readSensorConfig(&sensorConfig);
 8002a2e:	4805      	ldr	r0, [pc, #20]	@ (8002a44 <bmp280_init+0x30>)
 8002a30:	f7ff ff9e 	bl	8002970 <readSensorConfig>
	// 0xF4 = 0x57 (t2 p16)
	//BMP280_Write(BMP280_CTRL_MEAS, 0b00100111); // 0b00100111 = 0x27 : ,   
    //BMP280_Write(BMP280_CTRL_CONF, 0x28);

    //   
    HAL_Delay(100); //    
 8002a34:	2064      	movs	r0, #100	@ 0x64
 8002a36:	f003 f825 	bl	8005a84 <HAL_Delay>

	//   
	BMP280_Read_Calibration_Data();
 8002a3a:	f000 fbe5 	bl	8003208 <BMP280_Read_Calibration_Data>
}
 8002a3e:	bf00      	nop
 8002a40:	46bd      	mov	sp, r7
 8002a42:	bd80      	pop	{r7, pc}
 8002a44:	20000320 	.word	0x20000320

08002a48 <BMP280_Write>:
than 0xB6 has no effect. The readout value is always 0x00.  */
void bmp280_softReset() {
	BMP280_Write(BMP280_CTRL_RESET, 0xb6);
}

void BMP280_Write(uint8_t reg, uint8_t data) {
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b086      	sub	sp, #24
 8002a4c:	af04      	add	r7, sp, #16
 8002a4e:	4603      	mov	r3, r0
 8002a50:	460a      	mov	r2, r1
 8002a52:	71fb      	strb	r3, [r7, #7]
 8002a54:	4613      	mov	r3, r2
 8002a56:	71bb      	strb	r3, [r7, #6]
	HAL_I2C_Mem_Write(H_I2C, I2C_ADDR_BMP280 << 1, reg, I2C_MEMADD_SIZE_8BIT, &data, 1, 100);
 8002a58:	79fb      	ldrb	r3, [r7, #7]
 8002a5a:	b29a      	uxth	r2, r3
 8002a5c:	2364      	movs	r3, #100	@ 0x64
 8002a5e:	9302      	str	r3, [sp, #8]
 8002a60:	2301      	movs	r3, #1
 8002a62:	9301      	str	r3, [sp, #4]
 8002a64:	1dbb      	adds	r3, r7, #6
 8002a66:	9300      	str	r3, [sp, #0]
 8002a68:	2301      	movs	r3, #1
 8002a6a:	21ec      	movs	r1, #236	@ 0xec
 8002a6c:	4803      	ldr	r0, [pc, #12]	@ (8002a7c <BMP280_Write+0x34>)
 8002a6e:	f005 fa61 	bl	8007f34 <HAL_I2C_Mem_Write>
}
 8002a72:	bf00      	nop
 8002a74:	3708      	adds	r7, #8
 8002a76:	46bd      	mov	sp, r7
 8002a78:	bd80      	pop	{r7, pc}
 8002a7a:	bf00      	nop
 8002a7c:	20000848 	.word	0x20000848

08002a80 <BMP280_Read_Data>:
    HAL_I2C_Master_Transmit(H_I2C, I2C_ADDR_BMP280 << 1, data, 2, HAL_MAX_DELAY);
}

//      
//        
void BMP280_Read_Data(float* temperature, float* pressure) {
 8002a80:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002a84:	b0d8      	sub	sp, #352	@ 0x160
 8002a86:	af04      	add	r7, sp, #16
 8002a88:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
 8002a8c:	f8c7 1108 	str.w	r1, [r7, #264]	@ 0x108
	//BMP280_Write(BMP280_CTRL_MEAS, 0b00100111);
	//HAL_Delay(100);

	// if mode settings = Forced mode
	if (sensorConfig.mode == 1 || sensorConfig.mode == 2) {
 8002a90:	4b22      	ldr	r3, [pc, #136]	@ (8002b1c <BMP280_Read_Data+0x9c>)
 8002a92:	789b      	ldrb	r3, [r3, #2]
 8002a94:	2b01      	cmp	r3, #1
 8002a96:	d003      	beq.n	8002aa0 <BMP280_Read_Data+0x20>
 8002a98:	4b20      	ldr	r3, [pc, #128]	@ (8002b1c <BMP280_Read_Data+0x9c>)
 8002a9a:	789b      	ldrb	r3, [r3, #2]
 8002a9c:	2b02      	cmp	r3, #2
 8002a9e:	d121      	bne.n	8002ae4 <BMP280_Read_Data+0x64>
		uint8_t _stat = 0;
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	f887 314b 	strb.w	r3, [r7, #331]	@ 0x14b
		int n = 50;
 8002aa6:	2332      	movs	r3, #50	@ 0x32
 8002aa8:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
		while (n--) {
 8002aac:	e011      	b.n	8002ad2 <BMP280_Read_Data+0x52>
			_stat = BMP280_Read(BMP280_CTRL_STAT);
 8002aae:	20f3      	movs	r0, #243	@ 0xf3
 8002ab0:	f000 fb8a 	bl	80031c8 <BMP280_Read>
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	f887 314b 	strb.w	r3, [r7, #331]	@ 0x14b
			if ((_stat & 0b1001) == 0) {
 8002aba:	f897 314b 	ldrb.w	r3, [r7, #331]	@ 0x14b
 8002abe:	f003 0309 	and.w	r3, r3, #9
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d00d      	beq.n	8002ae2 <BMP280_Read_Data+0x62>
				break;
			}
			printf("w\r\n");
 8002ac6:	4816      	ldr	r0, [pc, #88]	@ (8002b20 <BMP280_Read_Data+0xa0>)
 8002ac8:	f009 fd86 	bl	800c5d8 <puts>
			HAL_Delay(20);
 8002acc:	2014      	movs	r0, #20
 8002ace:	f002 ffd9 	bl	8005a84 <HAL_Delay>
		while (n--) {
 8002ad2:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 8002ad6:	1e53      	subs	r3, r2, #1
 8002ad8:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8002adc:	2a00      	cmp	r2, #0
 8002ade:	d1e6      	bne.n	8002aae <BMP280_Read_Data+0x2e>
 8002ae0:	e000      	b.n	8002ae4 <BMP280_Read_Data+0x64>
				break;
 8002ae2:	bf00      	nop
		}
	}

    //  
    uint8_t data[6];
    HAL_StatusTypeDef st = HAL_I2C_Mem_Read(H_I2C, I2C_ADDR_BMP280 << 1, 0xF7, I2C_MEMADD_SIZE_8BIT, data, 6, HAL_MAX_DELAY);
 8002ae4:	f04f 33ff 	mov.w	r3, #4294967295
 8002ae8:	9302      	str	r3, [sp, #8]
 8002aea:	2306      	movs	r3, #6
 8002aec:	9301      	str	r3, [sp, #4]
 8002aee:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002af2:	9300      	str	r3, [sp, #0]
 8002af4:	2301      	movs	r3, #1
 8002af6:	22f7      	movs	r2, #247	@ 0xf7
 8002af8:	21ec      	movs	r1, #236	@ 0xec
 8002afa:	480a      	ldr	r0, [pc, #40]	@ (8002b24 <BMP280_Read_Data+0xa4>)
 8002afc:	f005 fb14 	bl	8008128 <HAL_I2C_Mem_Read>
 8002b00:	4603      	mov	r3, r0
 8002b02:	f887 314a 	strb.w	r3, [r7, #330]	@ 0x14a
	if (st != HAL_OK) {
 8002b06:	f897 314a 	ldrb.w	r3, [r7, #330]	@ 0x14a
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d00e      	beq.n	8002b2c <BMP280_Read_Data+0xac>
		printf("Error: HAL status I2C_Mem_Read = %d", st);
 8002b0e:	f897 314a 	ldrb.w	r3, [r7, #330]	@ 0x14a
 8002b12:	4619      	mov	r1, r3
 8002b14:	4804      	ldr	r0, [pc, #16]	@ (8002b28 <BMP280_Read_Data+0xa8>)
 8002b16:	f009 fcf7 	bl	800c508 <iprintf>
		return;
 8002b1a:	e327      	b.n	800316c <BMP280_Read_Data+0x6ec>
 8002b1c:	20000320 	.word	0x20000320
 8002b20:	0800eb5c 	.word	0x0800eb5c
 8002b24:	20000848 	.word	0x20000848
 8002b28:	0800eb60 	.word	0x0800eb60
	}

    //     
    int32_t adc_P = (data[0] << 12) | (data[1] << 4) | (data[2] >> 4);
 8002b2c:	f897 3110 	ldrb.w	r3, [r7, #272]	@ 0x110
 8002b30:	031a      	lsls	r2, r3, #12
 8002b32:	f897 3111 	ldrb.w	r3, [r7, #273]	@ 0x111
 8002b36:	011b      	lsls	r3, r3, #4
 8002b38:	431a      	orrs	r2, r3
 8002b3a:	f897 3112 	ldrb.w	r3, [r7, #274]	@ 0x112
 8002b3e:	091b      	lsrs	r3, r3, #4
 8002b40:	b2db      	uxtb	r3, r3
 8002b42:	4313      	orrs	r3, r2
 8002b44:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
    int32_t adc_T = (data[3] << 12) | (data[4] << 4) | (data[5] >> 4);
 8002b48:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 8002b4c:	031a      	lsls	r2, r3, #12
 8002b4e:	f897 3114 	ldrb.w	r3, [r7, #276]	@ 0x114
 8002b52:	011b      	lsls	r3, r3, #4
 8002b54:	431a      	orrs	r2, r3
 8002b56:	f897 3115 	ldrb.w	r3, [r7, #277]	@ 0x115
 8002b5a:	091b      	lsrs	r3, r3, #4
 8002b5c:	b2db      	uxtb	r3, r3
 8002b5e:	4313      	orrs	r3, r2
 8002b60:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
    //printf("adc_T: %f, adc_P: %f\r\n", (float)adc_T, (float)adc_P);

    //  
    int32_t var1_T, var2_T, t;
	var1_T = (((adc_T >> 3) - ((int32_t) dig_T1 << 1)) * (int32_t)dig_T2) >> 11;
 8002b64:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8002b68:	10da      	asrs	r2, r3, #3
 8002b6a:	4bcb      	ldr	r3, [pc, #812]	@ (8002e98 <BMP280_Read_Data+0x418>)
 8002b6c:	881b      	ldrh	r3, [r3, #0]
 8002b6e:	005b      	lsls	r3, r3, #1
 8002b70:	1ad2      	subs	r2, r2, r3
 8002b72:	4bca      	ldr	r3, [pc, #808]	@ (8002e9c <BMP280_Read_Data+0x41c>)
 8002b74:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b78:	fb02 f303 	mul.w	r3, r2, r3
 8002b7c:	12db      	asrs	r3, r3, #11
 8002b7e:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
	var2_T = (((((adc_T >> 4) - (int32_t) dig_T1) * ((adc_T >> 4) - (int32_t) dig_T1)) >> 12) * (int32_t) dig_T3) >> 14;
 8002b82:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8002b86:	111a      	asrs	r2, r3, #4
 8002b88:	4bc3      	ldr	r3, [pc, #780]	@ (8002e98 <BMP280_Read_Data+0x418>)
 8002b8a:	881b      	ldrh	r3, [r3, #0]
 8002b8c:	1ad1      	subs	r1, r2, r3
 8002b8e:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8002b92:	111a      	asrs	r2, r3, #4
 8002b94:	4bc0      	ldr	r3, [pc, #768]	@ (8002e98 <BMP280_Read_Data+0x418>)
 8002b96:	881b      	ldrh	r3, [r3, #0]
 8002b98:	1ad3      	subs	r3, r2, r3
 8002b9a:	fb01 f303 	mul.w	r3, r1, r3
 8002b9e:	131a      	asrs	r2, r3, #12
 8002ba0:	4bbf      	ldr	r3, [pc, #764]	@ (8002ea0 <BMP280_Read_Data+0x420>)
 8002ba2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002ba6:	fb02 f303 	mul.w	r3, r2, r3
 8002baa:	139b      	asrs	r3, r3, #14
 8002bac:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138

    t = var1_T + var2_T;
 8002bb0:	f8d7 213c 	ldr.w	r2, [r7, #316]	@ 0x13c
 8002bb4:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002bb8:	4413      	add	r3, r2
 8002bba:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
    *temperature = (float)((t * 5 + 128) >> 8) / 100.0; //int32_t,    C
 8002bbe:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 8002bc2:	4613      	mov	r3, r2
 8002bc4:	009b      	lsls	r3, r3, #2
 8002bc6:	4413      	add	r3, r2
 8002bc8:	3380      	adds	r3, #128	@ 0x80
 8002bca:	121b      	asrs	r3, r3, #8
 8002bcc:	ee07 3a90 	vmov	s15, r3
 8002bd0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002bd4:	eddf 6ab3 	vldr	s13, [pc, #716]	@ 8002ea4 <BMP280_Read_Data+0x424>
 8002bd8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002bdc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002be0:	edc3 7a00 	vstr	s15, [r3]
    //  
    // Returns pressure in Pa as unsigned 32 bit integer in Q24.8 format (24 integer bits and 8 fractional bits).
    // Output value of 24674867 represents 24674867/256 = 96386.2 Pa = 963.862 hPa
    //int64_t p;
    int64_t var1, var2, p;
    var1 = ((int64_t)t) - 128000;
 8002be4:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002be8:	17da      	asrs	r2, r3, #31
 8002bea:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002bee:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 8002bf2:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8002bf6:	460b      	mov	r3, r1
 8002bf8:	f5b3 33fa 	subs.w	r3, r3, #128000	@ 0x1f400
 8002bfc:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002bfe:	4613      	mov	r3, r2
 8002c00:	f143 33ff 	adc.w	r3, r3, #4294967295
 8002c04:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002c06:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002c0a:	e9c7 234a 	strd	r2, r3, [r7, #296]	@ 0x128
    var2 = var1 * var1 * (int64_t)dig_P6;
 8002c0e:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 8002c12:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8002c16:	fb03 f102 	mul.w	r1, r3, r2
 8002c1a:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 8002c1e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8002c22:	fb02 f303 	mul.w	r3, r2, r3
 8002c26:	18ca      	adds	r2, r1, r3
 8002c28:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8002c2c:	fba3 4503 	umull	r4, r5, r3, r3
 8002c30:	1953      	adds	r3, r2, r5
 8002c32:	461d      	mov	r5, r3
 8002c34:	4b9c      	ldr	r3, [pc, #624]	@ (8002ea8 <BMP280_Read_Data+0x428>)
 8002c36:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c3a:	b21b      	sxth	r3, r3
 8002c3c:	17da      	asrs	r2, r3, #31
 8002c3e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002c42:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002c46:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	@ 0xc0
 8002c4a:	4603      	mov	r3, r0
 8002c4c:	fb03 f205 	mul.w	r2, r3, r5
 8002c50:	460b      	mov	r3, r1
 8002c52:	fb04 f303 	mul.w	r3, r4, r3
 8002c56:	4413      	add	r3, r2
 8002c58:	4602      	mov	r2, r0
 8002c5a:	fba4 1202 	umull	r1, r2, r4, r2
 8002c5e:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002c62:	460a      	mov	r2, r1
 8002c64:	f8c7 20d0 	str.w	r2, [r7, #208]	@ 0xd0
 8002c68:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8002c6c:	4413      	add	r3, r2
 8002c6e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8002c72:	e9d7 3434 	ldrd	r3, r4, [r7, #208]	@ 0xd0
 8002c76:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
 8002c7a:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
    var2 = var2 + ((var1 * (int64_t)dig_P5) << 17);
 8002c7e:	4b8b      	ldr	r3, [pc, #556]	@ (8002eac <BMP280_Read_Data+0x42c>)
 8002c80:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c84:	b21b      	sxth	r3, r3
 8002c86:	17da      	asrs	r2, r3, #31
 8002c88:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002c8c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002c90:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8002c94:	e9d7 452e 	ldrd	r4, r5, [r7, #184]	@ 0xb8
 8002c98:	462a      	mov	r2, r5
 8002c9a:	fb02 f203 	mul.w	r2, r2, r3
 8002c9e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002ca2:	4621      	mov	r1, r4
 8002ca4:	fb01 f303 	mul.w	r3, r1, r3
 8002ca8:	441a      	add	r2, r3
 8002caa:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8002cae:	4621      	mov	r1, r4
 8002cb0:	fba3 ab01 	umull	sl, fp, r3, r1
 8002cb4:	eb02 030b 	add.w	r3, r2, fp
 8002cb8:	469b      	mov	fp, r3
 8002cba:	f04f 0000 	mov.w	r0, #0
 8002cbe:	f04f 0100 	mov.w	r1, #0
 8002cc2:	ea4f 414b 	mov.w	r1, fp, lsl #17
 8002cc6:	ea41 31da 	orr.w	r1, r1, sl, lsr #15
 8002cca:	ea4f 404a 	mov.w	r0, sl, lsl #17
 8002cce:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8002cd2:	1814      	adds	r4, r2, r0
 8002cd4:	643c      	str	r4, [r7, #64]	@ 0x40
 8002cd6:	414b      	adcs	r3, r1
 8002cd8:	647b      	str	r3, [r7, #68]	@ 0x44
 8002cda:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 8002cde:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
    var2 = var2 + (((int64_t)dig_P4) << 35);
 8002ce2:	4b73      	ldr	r3, [pc, #460]	@ (8002eb0 <BMP280_Read_Data+0x430>)
 8002ce4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002ce8:	b21b      	sxth	r3, r3
 8002cea:	17da      	asrs	r2, r3, #31
 8002cec:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002cf0:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 8002cf4:	f04f 0000 	mov.w	r0, #0
 8002cf8:	f04f 0100 	mov.w	r1, #0
 8002cfc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002d00:	00d9      	lsls	r1, r3, #3
 8002d02:	2000      	movs	r0, #0
 8002d04:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8002d08:	1814      	adds	r4, r2, r0
 8002d0a:	63bc      	str	r4, [r7, #56]	@ 0x38
 8002d0c:	414b      	adcs	r3, r1
 8002d0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002d10:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 8002d14:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
    var1 = ((var1 * var1 * (int64_t)dig_P3) >> 8) + ((var1 * (int64_t)dig_P2) << 12);
 8002d18:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 8002d1c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8002d20:	fb03 f102 	mul.w	r1, r3, r2
 8002d24:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 8002d28:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8002d2c:	fb02 f303 	mul.w	r3, r2, r3
 8002d30:	18ca      	adds	r2, r1, r3
 8002d32:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8002d36:	fba3 8903 	umull	r8, r9, r3, r3
 8002d3a:	eb02 0309 	add.w	r3, r2, r9
 8002d3e:	4699      	mov	r9, r3
 8002d40:	4b5c      	ldr	r3, [pc, #368]	@ (8002eb4 <BMP280_Read_Data+0x434>)
 8002d42:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002d46:	b21b      	sxth	r3, r3
 8002d48:	17da      	asrs	r2, r3, #31
 8002d4a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002d4e:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002d52:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	@ 0xa8
 8002d56:	4603      	mov	r3, r0
 8002d58:	fb03 f209 	mul.w	r2, r3, r9
 8002d5c:	460b      	mov	r3, r1
 8002d5e:	fb08 f303 	mul.w	r3, r8, r3
 8002d62:	4413      	add	r3, r2
 8002d64:	4602      	mov	r2, r0
 8002d66:	fba8 1202 	umull	r1, r2, r8, r2
 8002d6a:	f8c7 2104 	str.w	r2, [r7, #260]	@ 0x104
 8002d6e:	460a      	mov	r2, r1
 8002d70:	f8c7 2100 	str.w	r2, [r7, #256]	@ 0x100
 8002d74:	f8d7 2104 	ldr.w	r2, [r7, #260]	@ 0x104
 8002d78:	4413      	add	r3, r2
 8002d7a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8002d7e:	f04f 0000 	mov.w	r0, #0
 8002d82:	f04f 0100 	mov.w	r1, #0
 8002d86:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	@ 0x100
 8002d8a:	4623      	mov	r3, r4
 8002d8c:	0a18      	lsrs	r0, r3, #8
 8002d8e:	462b      	mov	r3, r5
 8002d90:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8002d94:	462b      	mov	r3, r5
 8002d96:	1219      	asrs	r1, r3, #8
 8002d98:	4b47      	ldr	r3, [pc, #284]	@ (8002eb8 <BMP280_Read_Data+0x438>)
 8002d9a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002d9e:	b21b      	sxth	r3, r3
 8002da0:	17da      	asrs	r2, r3, #31
 8002da2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002da6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8002daa:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8002dae:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002db2:	464a      	mov	r2, r9
 8002db4:	fb02 f203 	mul.w	r2, r2, r3
 8002db8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002dbc:	4644      	mov	r4, r8
 8002dbe:	fb04 f303 	mul.w	r3, r4, r3
 8002dc2:	441a      	add	r2, r3
 8002dc4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8002dc8:	4644      	mov	r4, r8
 8002dca:	fba3 4304 	umull	r4, r3, r3, r4
 8002dce:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8002dd2:	4623      	mov	r3, r4
 8002dd4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8002dd8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002ddc:	18d3      	adds	r3, r2, r3
 8002dde:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8002de2:	f04f 0200 	mov.w	r2, #0
 8002de6:	f04f 0300 	mov.w	r3, #0
 8002dea:	e9d7 893e 	ldrd	r8, r9, [r7, #248]	@ 0xf8
 8002dee:	464c      	mov	r4, r9
 8002df0:	0323      	lsls	r3, r4, #12
 8002df2:	4644      	mov	r4, r8
 8002df4:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 8002df8:	4644      	mov	r4, r8
 8002dfa:	0322      	lsls	r2, r4, #12
 8002dfc:	1884      	adds	r4, r0, r2
 8002dfe:	633c      	str	r4, [r7, #48]	@ 0x30
 8002e00:	eb41 0303 	adc.w	r3, r1, r3
 8002e04:	637b      	str	r3, [r7, #52]	@ 0x34
 8002e06:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 8002e0a:	e9c7 344a 	strd	r3, r4, [r7, #296]	@ 0x128
    var1 = ((((int64_t)1) << 47) + var1) * ((int64_t)dig_P1) >> 33;
 8002e0e:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 8002e12:	f503 4100 	add.w	r1, r3, #32768	@ 0x8000
 8002e16:	f8c7 109c 	str.w	r1, [r7, #156]	@ 0x9c
 8002e1a:	f8c7 2098 	str.w	r2, [r7, #152]	@ 0x98
 8002e1e:	4b27      	ldr	r3, [pc, #156]	@ (8002ebc <BMP280_Read_Data+0x43c>)
 8002e20:	881b      	ldrh	r3, [r3, #0]
 8002e22:	b29b      	uxth	r3, r3
 8002e24:	2200      	movs	r2, #0
 8002e26:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002e2a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002e2e:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	@ 0x98
 8002e32:	462b      	mov	r3, r5
 8002e34:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	@ 0x90
 8002e38:	4642      	mov	r2, r8
 8002e3a:	fb02 f203 	mul.w	r2, r2, r3
 8002e3e:	464b      	mov	r3, r9
 8002e40:	4621      	mov	r1, r4
 8002e42:	fb01 f303 	mul.w	r3, r1, r3
 8002e46:	4413      	add	r3, r2
 8002e48:	4622      	mov	r2, r4
 8002e4a:	4641      	mov	r1, r8
 8002e4c:	fba2 1201 	umull	r1, r2, r2, r1
 8002e50:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 8002e54:	460a      	mov	r2, r1
 8002e56:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
 8002e5a:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 8002e5e:	4413      	add	r3, r2
 8002e60:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8002e64:	f04f 0200 	mov.w	r2, #0
 8002e68:	f04f 0300 	mov.w	r3, #0
 8002e6c:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	@ 0xf0
 8002e70:	4629      	mov	r1, r5
 8002e72:	104a      	asrs	r2, r1, #1
 8002e74:	4629      	mov	r1, r5
 8002e76:	17cb      	asrs	r3, r1, #31
 8002e78:	e9c7 234a 	strd	r2, r3, [r7, #296]	@ 0x128

    if (var1 == 0) {
 8002e7c:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 8002e80:	4313      	orrs	r3, r2
 8002e82:	d11f      	bne.n	8002ec4 <BMP280_Read_Data+0x444>
    	*pressure = 0;
 8002e84:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8002e88:	f04f 0200 	mov.w	r2, #0
 8002e8c:	601a      	str	r2, [r3, #0]
    	printf("Error: divide by zero");
 8002e8e:	480c      	ldr	r0, [pc, #48]	@ (8002ec0 <BMP280_Read_Data+0x440>)
 8002e90:	f009 fb3a 	bl	800c508 <iprintf>
        return; //     
 8002e94:	e16a      	b.n	800316c <BMP280_Read_Data+0x6ec>
 8002e96:	bf00      	nop
 8002e98:	20000308 	.word	0x20000308
 8002e9c:	2000030c 	.word	0x2000030c
 8002ea0:	2000030e 	.word	0x2000030e
 8002ea4:	42c80000 	.word	0x42c80000
 8002ea8:	20000318 	.word	0x20000318
 8002eac:	20000316 	.word	0x20000316
 8002eb0:	20000314 	.word	0x20000314
 8002eb4:	20000312 	.word	0x20000312
 8002eb8:	20000310 	.word	0x20000310
 8002ebc:	2000030a 	.word	0x2000030a
 8002ec0:	0800eb84 	.word	0x0800eb84
    }

    p = 1048576 - adc_P;
 8002ec4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8002ec8:	f5c3 1380 	rsb	r3, r3, #1048576	@ 0x100000
 8002ecc:	17da      	asrs	r2, r3, #31
 8002ece:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002ed0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002ed2:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 8002ed6:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
    p = (((p << 31) - var2) * 3125) / var1;
 8002eda:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8002ede:	105b      	asrs	r3, r3, #1
 8002ee0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8002ee4:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8002ee8:	07db      	lsls	r3, r3, #31
 8002eea:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002eee:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8002ef2:	e9d7 4522 	ldrd	r4, r5, [r7, #136]	@ 0x88
 8002ef6:	4621      	mov	r1, r4
 8002ef8:	1a89      	subs	r1, r1, r2
 8002efa:	f8c7 1080 	str.w	r1, [r7, #128]	@ 0x80
 8002efe:	4629      	mov	r1, r5
 8002f00:	eb61 0303 	sbc.w	r3, r1, r3
 8002f04:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002f08:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	@ 0x80
 8002f0c:	4622      	mov	r2, r4
 8002f0e:	462b      	mov	r3, r5
 8002f10:	1891      	adds	r1, r2, r2
 8002f12:	6239      	str	r1, [r7, #32]
 8002f14:	415b      	adcs	r3, r3
 8002f16:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f18:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002f1c:	4621      	mov	r1, r4
 8002f1e:	1851      	adds	r1, r2, r1
 8002f20:	61b9      	str	r1, [r7, #24]
 8002f22:	4629      	mov	r1, r5
 8002f24:	414b      	adcs	r3, r1
 8002f26:	61fb      	str	r3, [r7, #28]
 8002f28:	f04f 0200 	mov.w	r2, #0
 8002f2c:	f04f 0300 	mov.w	r3, #0
 8002f30:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8002f34:	4649      	mov	r1, r9
 8002f36:	018b      	lsls	r3, r1, #6
 8002f38:	4641      	mov	r1, r8
 8002f3a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002f3e:	4641      	mov	r1, r8
 8002f40:	018a      	lsls	r2, r1, #6
 8002f42:	4641      	mov	r1, r8
 8002f44:	1889      	adds	r1, r1, r2
 8002f46:	6139      	str	r1, [r7, #16]
 8002f48:	4649      	mov	r1, r9
 8002f4a:	eb43 0101 	adc.w	r1, r3, r1
 8002f4e:	6179      	str	r1, [r7, #20]
 8002f50:	f04f 0200 	mov.w	r2, #0
 8002f54:	f04f 0300 	mov.w	r3, #0
 8002f58:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8002f5c:	4649      	mov	r1, r9
 8002f5e:	008b      	lsls	r3, r1, #2
 8002f60:	4641      	mov	r1, r8
 8002f62:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002f66:	4641      	mov	r1, r8
 8002f68:	008a      	lsls	r2, r1, #2
 8002f6a:	4610      	mov	r0, r2
 8002f6c:	4619      	mov	r1, r3
 8002f6e:	4603      	mov	r3, r0
 8002f70:	4622      	mov	r2, r4
 8002f72:	189b      	adds	r3, r3, r2
 8002f74:	60bb      	str	r3, [r7, #8]
 8002f76:	460b      	mov	r3, r1
 8002f78:	462a      	mov	r2, r5
 8002f7a:	eb42 0303 	adc.w	r3, r2, r3
 8002f7e:	60fb      	str	r3, [r7, #12]
 8002f80:	f04f 0200 	mov.w	r2, #0
 8002f84:	f04f 0300 	mov.w	r3, #0
 8002f88:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 8002f8c:	4649      	mov	r1, r9
 8002f8e:	008b      	lsls	r3, r1, #2
 8002f90:	4641      	mov	r1, r8
 8002f92:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002f96:	4641      	mov	r1, r8
 8002f98:	008a      	lsls	r2, r1, #2
 8002f9a:	4610      	mov	r0, r2
 8002f9c:	4619      	mov	r1, r3
 8002f9e:	4603      	mov	r3, r0
 8002fa0:	4622      	mov	r2, r4
 8002fa2:	189b      	adds	r3, r3, r2
 8002fa4:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002fa6:	462b      	mov	r3, r5
 8002fa8:	460a      	mov	r2, r1
 8002faa:	eb42 0303 	adc.w	r3, r2, r3
 8002fae:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002fb0:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 8002fb4:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8002fb8:	f7fd ff14 	bl	8000de4 <__aeabi_ldivmod>
 8002fbc:	4602      	mov	r2, r0
 8002fbe:	460b      	mov	r3, r1
 8002fc0:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118
    var1 = (((int64_t)dig_P9) * (p >> 13) * (p >> 13)) >> 25;
 8002fc4:	4b6c      	ldr	r3, [pc, #432]	@ (8003178 <BMP280_Read_Data+0x6f8>)
 8002fc6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002fca:	b21b      	sxth	r3, r3
 8002fcc:	17da      	asrs	r2, r3, #31
 8002fce:	673b      	str	r3, [r7, #112]	@ 0x70
 8002fd0:	677a      	str	r2, [r7, #116]	@ 0x74
 8002fd2:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8002fd6:	f04f 0000 	mov.w	r0, #0
 8002fda:	f04f 0100 	mov.w	r1, #0
 8002fde:	0b50      	lsrs	r0, r2, #13
 8002fe0:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8002fe4:	1359      	asrs	r1, r3, #13
 8002fe6:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	@ 0x70
 8002fea:	462b      	mov	r3, r5
 8002fec:	fb00 f203 	mul.w	r2, r0, r3
 8002ff0:	4623      	mov	r3, r4
 8002ff2:	fb03 f301 	mul.w	r3, r3, r1
 8002ff6:	4413      	add	r3, r2
 8002ff8:	4622      	mov	r2, r4
 8002ffa:	fba2 1200 	umull	r1, r2, r2, r0
 8002ffe:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003002:	460a      	mov	r2, r1
 8003004:	f8c7 20e8 	str.w	r2, [r7, #232]	@ 0xe8
 8003008:	f8d7 20ec 	ldr.w	r2, [r7, #236]	@ 0xec
 800300c:	4413      	add	r3, r2
 800300e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8003012:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8003016:	f04f 0000 	mov.w	r0, #0
 800301a:	f04f 0100 	mov.w	r1, #0
 800301e:	0b50      	lsrs	r0, r2, #13
 8003020:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8003024:	1359      	asrs	r1, r3, #13
 8003026:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800302a:	462b      	mov	r3, r5
 800302c:	fb00 f203 	mul.w	r2, r0, r3
 8003030:	4623      	mov	r3, r4
 8003032:	fb03 f301 	mul.w	r3, r3, r1
 8003036:	4413      	add	r3, r2
 8003038:	4622      	mov	r2, r4
 800303a:	fba2 1200 	umull	r1, r2, r2, r0
 800303e:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 8003042:	460a      	mov	r2, r1
 8003044:	f8c7 20e0 	str.w	r2, [r7, #224]	@ 0xe0
 8003048:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800304c:	4413      	add	r3, r2
 800304e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003052:	f04f 0200 	mov.w	r2, #0
 8003056:	f04f 0300 	mov.w	r3, #0
 800305a:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 800305e:	4621      	mov	r1, r4
 8003060:	0e4a      	lsrs	r2, r1, #25
 8003062:	4629      	mov	r1, r5
 8003064:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 8003068:	4629      	mov	r1, r5
 800306a:	164b      	asrs	r3, r1, #25
 800306c:	e9c7 234a 	strd	r2, r3, [r7, #296]	@ 0x128
    var2 = (((int64_t)dig_P8) * p) >> 19;
 8003070:	4b42      	ldr	r3, [pc, #264]	@ (800317c <BMP280_Read_Data+0x6fc>)
 8003072:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003076:	b21b      	sxth	r3, r3
 8003078:	17da      	asrs	r2, r3, #31
 800307a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800307c:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800307e:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8003082:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	@ 0x68
 8003086:	462a      	mov	r2, r5
 8003088:	fb02 f203 	mul.w	r2, r2, r3
 800308c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003090:	4621      	mov	r1, r4
 8003092:	fb01 f303 	mul.w	r3, r1, r3
 8003096:	4413      	add	r3, r2
 8003098:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 800309c:	4621      	mov	r1, r4
 800309e:	fba2 1201 	umull	r1, r2, r2, r1
 80030a2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80030a6:	460a      	mov	r2, r1
 80030a8:	f8c7 20d8 	str.w	r2, [r7, #216]	@ 0xd8
 80030ac:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80030b0:	4413      	add	r3, r2
 80030b2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80030b6:	f04f 0200 	mov.w	r2, #0
 80030ba:	f04f 0300 	mov.w	r3, #0
 80030be:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 80030c2:	4621      	mov	r1, r4
 80030c4:	0cca      	lsrs	r2, r1, #19
 80030c6:	4629      	mov	r1, r5
 80030c8:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 80030cc:	4629      	mov	r1, r5
 80030ce:	14cb      	asrs	r3, r1, #19
 80030d0:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120

    p = ((p + var1 + var2) >> 8) + (((int64_t)dig_P7) << 4); // p - unsigned 32 bit integer in Q24.8 format (24 integer bits and 8 fractional bits)
 80030d4:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	@ 0x118
 80030d8:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 80030dc:	1884      	adds	r4, r0, r2
 80030de:	663c      	str	r4, [r7, #96]	@ 0x60
 80030e0:	eb41 0303 	adc.w	r3, r1, r3
 80030e4:	667b      	str	r3, [r7, #100]	@ 0x64
 80030e6:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 80030ea:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80030ee:	4621      	mov	r1, r4
 80030f0:	1889      	adds	r1, r1, r2
 80030f2:	65b9      	str	r1, [r7, #88]	@ 0x58
 80030f4:	4629      	mov	r1, r5
 80030f6:	eb43 0101 	adc.w	r1, r3, r1
 80030fa:	65f9      	str	r1, [r7, #92]	@ 0x5c
 80030fc:	f04f 0000 	mov.w	r0, #0
 8003100:	f04f 0100 	mov.w	r1, #0
 8003104:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 8003108:	4623      	mov	r3, r4
 800310a:	0a18      	lsrs	r0, r3, #8
 800310c:	462b      	mov	r3, r5
 800310e:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8003112:	462b      	mov	r3, r5
 8003114:	1219      	asrs	r1, r3, #8
 8003116:	4b1a      	ldr	r3, [pc, #104]	@ (8003180 <BMP280_Read_Data+0x700>)
 8003118:	f9b3 3000 	ldrsh.w	r3, [r3]
 800311c:	b21b      	sxth	r3, r3
 800311e:	17da      	asrs	r2, r3, #31
 8003120:	653b      	str	r3, [r7, #80]	@ 0x50
 8003122:	657a      	str	r2, [r7, #84]	@ 0x54
 8003124:	f04f 0200 	mov.w	r2, #0
 8003128:	f04f 0300 	mov.w	r3, #0
 800312c:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8003130:	464c      	mov	r4, r9
 8003132:	0123      	lsls	r3, r4, #4
 8003134:	4644      	mov	r4, r8
 8003136:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 800313a:	4644      	mov	r4, r8
 800313c:	0122      	lsls	r2, r4, #4
 800313e:	1884      	adds	r4, r0, r2
 8003140:	603c      	str	r4, [r7, #0]
 8003142:	eb41 0303 	adc.w	r3, r1, r3
 8003146:	607b      	str	r3, [r7, #4]
 8003148:	e9d7 3400 	ldrd	r3, r4, [r7]
 800314c:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
    *pressure = (float)p / 256.0; //   Pa
 8003150:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	@ 0x118
 8003154:	f7fd fe08 	bl	8000d68 <__aeabi_l2f>
 8003158:	ee06 0a90 	vmov	s13, r0
 800315c:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8003184 <BMP280_Read_Data+0x704>
 8003160:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003164:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8003168:	edc3 7a00 	vstr	s15, [r3]
}
 800316c:	f507 77a8 	add.w	r7, r7, #336	@ 0x150
 8003170:	46bd      	mov	sp, r7
 8003172:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003176:	bf00      	nop
 8003178:	2000031e 	.word	0x2000031e
 800317c:	2000031c 	.word	0x2000031c
 8003180:	2000031a 	.word	0x2000031a
 8003184:	43800000 	.word	0x43800000

08003188 <BMP280_Read_All>:

// '_i2c 76 r 1 0000 0100 '
void BMP280_Read_All() {
 8003188:	b580      	push	{r7, lr}
 800318a:	b084      	sub	sp, #16
 800318c:	af04      	add	r7, sp, #16
	HAL_I2C_Mem_Read(H_I2C, I2C_ADDR_BMP280 << 1, 0, I2C_MEMADD_SIZE_8BIT,	bmp280Buf, BMP280_BUF_SIZE, 100);
 800318e:	2364      	movs	r3, #100	@ 0x64
 8003190:	9302      	str	r3, [sp, #8]
 8003192:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003196:	9301      	str	r3, [sp, #4]
 8003198:	4b09      	ldr	r3, [pc, #36]	@ (80031c0 <BMP280_Read_All+0x38>)
 800319a:	9300      	str	r3, [sp, #0]
 800319c:	2301      	movs	r3, #1
 800319e:	2200      	movs	r2, #0
 80031a0:	21ec      	movs	r1, #236	@ 0xec
 80031a2:	4808      	ldr	r0, [pc, #32]	@ (80031c4 <BMP280_Read_All+0x3c>)
 80031a4:	f004 ffc0 	bl	8008128 <HAL_I2C_Mem_Read>

	print_mem_8(bmp280Buf, BMP280_BUF_SIZE);
 80031a8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80031ac:	4804      	ldr	r0, [pc, #16]	@ (80031c0 <BMP280_Read_All+0x38>)
 80031ae:	f7ff f9ed 	bl	800258c <print_mem_8>
	//uint32_t p = ((bmp280Buf[BMP280_REG_PRESS] << 16) | (bmp280Buf[BMP280_REG_PRESS+1] << 8) | bmp280Buf[BMP280_REG_PRESS+2]) >> 4;
	//uint32_t t = ((bmp280Buf[BMP280_REG_TEMP] << 16)  | (bmp280Buf[BMP280_REG_TEMP+1] << 8)  | bmp280Buf[BMP280_REG_TEMP+2]) >> 4;
	//printf("T: %f, P: %f\r\n", (float)t, (float)p);

	//     
	BMP280_Read_PT();
 80031b2:	f000 f925 	bl	8003400 <BMP280_Read_PT>

	BMP280_Print_Calibration_Data();
 80031b6:	f000 f8c3 	bl	8003340 <BMP280_Print_Calibration_Data>
}
 80031ba:	bf00      	nop
 80031bc:	46bd      	mov	sp, r7
 80031be:	bd80      	pop	{r7, pc}
 80031c0:	20000200 	.word	0x20000200
 80031c4:	20000848 	.word	0x20000848

080031c8 <BMP280_Read>:

//     
// dig_T1 = (BMP280_Read(0x88) | (BMP280_Read(0x89) << 8));
uint8_t BMP280_Read(uint8_t reg) {
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b086      	sub	sp, #24
 80031cc:	af02      	add	r7, sp, #8
 80031ce:	4603      	mov	r3, r0
 80031d0:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    HAL_I2C_Master_Transmit(H_I2C, I2C_ADDR_BMP280 << 1, &reg, 1, HAL_MAX_DELAY);
 80031d2:	1dfa      	adds	r2, r7, #7
 80031d4:	f04f 33ff 	mov.w	r3, #4294967295
 80031d8:	9300      	str	r3, [sp, #0]
 80031da:	2301      	movs	r3, #1
 80031dc:	21ec      	movs	r1, #236	@ 0xec
 80031de:	4809      	ldr	r0, [pc, #36]	@ (8003204 <BMP280_Read+0x3c>)
 80031e0:	f004 fb78 	bl	80078d4 <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Receive (H_I2C, I2C_ADDR_BMP280 << 1, &value, 1, HAL_MAX_DELAY);
 80031e4:	f107 020f 	add.w	r2, r7, #15
 80031e8:	f04f 33ff 	mov.w	r3, #4294967295
 80031ec:	9300      	str	r3, [sp, #0]
 80031ee:	2301      	movs	r3, #1
 80031f0:	21ec      	movs	r1, #236	@ 0xec
 80031f2:	4804      	ldr	r0, [pc, #16]	@ (8003204 <BMP280_Read+0x3c>)
 80031f4:	f004 fc6c 	bl	8007ad0 <HAL_I2C_Master_Receive>
    return value;
 80031f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80031fa:	4618      	mov	r0, r3
 80031fc:	3710      	adds	r7, #16
 80031fe:	46bd      	mov	sp, r7
 8003200:	bd80      	pop	{r7, pc}
 8003202:	bf00      	nop
 8003204:	20000848 	.word	0x20000848

08003208 <BMP280_Read_Calibration_Data>:

//     
void BMP280_Read_Calibration_Data(void) {
 8003208:	b580      	push	{r7, lr}
 800320a:	b08a      	sub	sp, #40	@ 0x28
 800320c:	af04      	add	r7, sp, #16
    //  
    uint8_t calData[24];
    HAL_I2C_Mem_Read(H_I2C, I2C_ADDR_BMP280 << 1, BMP280_CTRL_CALIB, I2C_MEMADD_SIZE_8BIT, calData, 24, 100);
 800320e:	2364      	movs	r3, #100	@ 0x64
 8003210:	9302      	str	r3, [sp, #8]
 8003212:	2318      	movs	r3, #24
 8003214:	9301      	str	r3, [sp, #4]
 8003216:	463b      	mov	r3, r7
 8003218:	9300      	str	r3, [sp, #0]
 800321a:	2301      	movs	r3, #1
 800321c:	2288      	movs	r2, #136	@ 0x88
 800321e:	21ec      	movs	r1, #236	@ 0xec
 8003220:	483a      	ldr	r0, [pc, #232]	@ (800330c <BMP280_Read_Calibration_Data+0x104>)
 8003222:	f004 ff81 	bl	8008128 <HAL_I2C_Mem_Read>

    //   ,    
    dig_T1 = (calData[0] | (calData[1] << 8));
 8003226:	783b      	ldrb	r3, [r7, #0]
 8003228:	b21a      	sxth	r2, r3
 800322a:	787b      	ldrb	r3, [r7, #1]
 800322c:	021b      	lsls	r3, r3, #8
 800322e:	b21b      	sxth	r3, r3
 8003230:	4313      	orrs	r3, r2
 8003232:	b21b      	sxth	r3, r3
 8003234:	b29a      	uxth	r2, r3
 8003236:	4b36      	ldr	r3, [pc, #216]	@ (8003310 <BMP280_Read_Calibration_Data+0x108>)
 8003238:	801a      	strh	r2, [r3, #0]
    dig_T2 = (calData[2] | (calData[3] << 8));
 800323a:	78bb      	ldrb	r3, [r7, #2]
 800323c:	b21a      	sxth	r2, r3
 800323e:	78fb      	ldrb	r3, [r7, #3]
 8003240:	021b      	lsls	r3, r3, #8
 8003242:	b21b      	sxth	r3, r3
 8003244:	4313      	orrs	r3, r2
 8003246:	b21a      	sxth	r2, r3
 8003248:	4b32      	ldr	r3, [pc, #200]	@ (8003314 <BMP280_Read_Calibration_Data+0x10c>)
 800324a:	801a      	strh	r2, [r3, #0]
    dig_T3 = (calData[4] | (calData[5] << 8));
 800324c:	793b      	ldrb	r3, [r7, #4]
 800324e:	b21a      	sxth	r2, r3
 8003250:	797b      	ldrb	r3, [r7, #5]
 8003252:	021b      	lsls	r3, r3, #8
 8003254:	b21b      	sxth	r3, r3
 8003256:	4313      	orrs	r3, r2
 8003258:	b21a      	sxth	r2, r3
 800325a:	4b2f      	ldr	r3, [pc, #188]	@ (8003318 <BMP280_Read_Calibration_Data+0x110>)
 800325c:	801a      	strh	r2, [r3, #0]
    dig_P1 = (calData[6] | (calData[7] << 8));
 800325e:	79bb      	ldrb	r3, [r7, #6]
 8003260:	b21a      	sxth	r2, r3
 8003262:	79fb      	ldrb	r3, [r7, #7]
 8003264:	021b      	lsls	r3, r3, #8
 8003266:	b21b      	sxth	r3, r3
 8003268:	4313      	orrs	r3, r2
 800326a:	b21b      	sxth	r3, r3
 800326c:	b29a      	uxth	r2, r3
 800326e:	4b2b      	ldr	r3, [pc, #172]	@ (800331c <BMP280_Read_Calibration_Data+0x114>)
 8003270:	801a      	strh	r2, [r3, #0]
    dig_P2 = (calData[8] | (calData[9] << 8));
 8003272:	7a3b      	ldrb	r3, [r7, #8]
 8003274:	b21a      	sxth	r2, r3
 8003276:	7a7b      	ldrb	r3, [r7, #9]
 8003278:	021b      	lsls	r3, r3, #8
 800327a:	b21b      	sxth	r3, r3
 800327c:	4313      	orrs	r3, r2
 800327e:	b21a      	sxth	r2, r3
 8003280:	4b27      	ldr	r3, [pc, #156]	@ (8003320 <BMP280_Read_Calibration_Data+0x118>)
 8003282:	801a      	strh	r2, [r3, #0]
    dig_P3 = (calData[10] | (calData[11] << 8));
 8003284:	7abb      	ldrb	r3, [r7, #10]
 8003286:	b21a      	sxth	r2, r3
 8003288:	7afb      	ldrb	r3, [r7, #11]
 800328a:	021b      	lsls	r3, r3, #8
 800328c:	b21b      	sxth	r3, r3
 800328e:	4313      	orrs	r3, r2
 8003290:	b21a      	sxth	r2, r3
 8003292:	4b24      	ldr	r3, [pc, #144]	@ (8003324 <BMP280_Read_Calibration_Data+0x11c>)
 8003294:	801a      	strh	r2, [r3, #0]
    dig_P4 = (calData[12] | (calData[13] << 8));
 8003296:	7b3b      	ldrb	r3, [r7, #12]
 8003298:	b21a      	sxth	r2, r3
 800329a:	7b7b      	ldrb	r3, [r7, #13]
 800329c:	021b      	lsls	r3, r3, #8
 800329e:	b21b      	sxth	r3, r3
 80032a0:	4313      	orrs	r3, r2
 80032a2:	b21a      	sxth	r2, r3
 80032a4:	4b20      	ldr	r3, [pc, #128]	@ (8003328 <BMP280_Read_Calibration_Data+0x120>)
 80032a6:	801a      	strh	r2, [r3, #0]
    dig_P5 = (calData[14] | (calData[15] << 8));
 80032a8:	7bbb      	ldrb	r3, [r7, #14]
 80032aa:	b21a      	sxth	r2, r3
 80032ac:	7bfb      	ldrb	r3, [r7, #15]
 80032ae:	021b      	lsls	r3, r3, #8
 80032b0:	b21b      	sxth	r3, r3
 80032b2:	4313      	orrs	r3, r2
 80032b4:	b21a      	sxth	r2, r3
 80032b6:	4b1d      	ldr	r3, [pc, #116]	@ (800332c <BMP280_Read_Calibration_Data+0x124>)
 80032b8:	801a      	strh	r2, [r3, #0]
    dig_P6 = (calData[16] | (calData[17] << 8));
 80032ba:	7c3b      	ldrb	r3, [r7, #16]
 80032bc:	b21a      	sxth	r2, r3
 80032be:	7c7b      	ldrb	r3, [r7, #17]
 80032c0:	021b      	lsls	r3, r3, #8
 80032c2:	b21b      	sxth	r3, r3
 80032c4:	4313      	orrs	r3, r2
 80032c6:	b21a      	sxth	r2, r3
 80032c8:	4b19      	ldr	r3, [pc, #100]	@ (8003330 <BMP280_Read_Calibration_Data+0x128>)
 80032ca:	801a      	strh	r2, [r3, #0]
    dig_P7 = (calData[18] | (calData[19] << 8));
 80032cc:	7cbb      	ldrb	r3, [r7, #18]
 80032ce:	b21a      	sxth	r2, r3
 80032d0:	7cfb      	ldrb	r3, [r7, #19]
 80032d2:	021b      	lsls	r3, r3, #8
 80032d4:	b21b      	sxth	r3, r3
 80032d6:	4313      	orrs	r3, r2
 80032d8:	b21a      	sxth	r2, r3
 80032da:	4b16      	ldr	r3, [pc, #88]	@ (8003334 <BMP280_Read_Calibration_Data+0x12c>)
 80032dc:	801a      	strh	r2, [r3, #0]
    dig_P8 = (calData[20] | (calData[21] << 8));
 80032de:	7d3b      	ldrb	r3, [r7, #20]
 80032e0:	b21a      	sxth	r2, r3
 80032e2:	7d7b      	ldrb	r3, [r7, #21]
 80032e4:	021b      	lsls	r3, r3, #8
 80032e6:	b21b      	sxth	r3, r3
 80032e8:	4313      	orrs	r3, r2
 80032ea:	b21a      	sxth	r2, r3
 80032ec:	4b12      	ldr	r3, [pc, #72]	@ (8003338 <BMP280_Read_Calibration_Data+0x130>)
 80032ee:	801a      	strh	r2, [r3, #0]
    dig_P9 = (calData[22] | (calData[23] << 8));
 80032f0:	7dbb      	ldrb	r3, [r7, #22]
 80032f2:	b21a      	sxth	r2, r3
 80032f4:	7dfb      	ldrb	r3, [r7, #23]
 80032f6:	021b      	lsls	r3, r3, #8
 80032f8:	b21b      	sxth	r3, r3
 80032fa:	4313      	orrs	r3, r2
 80032fc:	b21a      	sxth	r2, r3
 80032fe:	4b0f      	ldr	r3, [pc, #60]	@ (800333c <BMP280_Read_Calibration_Data+0x134>)
 8003300:	801a      	strh	r2, [r3, #0]
//    dig_P6 = (BMP280_Read(0x98) | (BMP280_Read(0x99) << 8));
//    dig_P7 = (BMP280_Read(0x9A) | (BMP280_Read(0x9B) << 8));
//    dig_P8 = (BMP280_Read(0x9C) | (BMP280_Read(0x9D) << 8));
//    dig_P9 = (BMP280_Read(0x9E) | (BMP280_Read(0x9F) << 8));
    //reserved = (BMP280_Read(0xA0) | (BMP280_Read(0xA1) << 8)); // reserved
}
 8003302:	bf00      	nop
 8003304:	3718      	adds	r7, #24
 8003306:	46bd      	mov	sp, r7
 8003308:	bd80      	pop	{r7, pc}
 800330a:	bf00      	nop
 800330c:	20000848 	.word	0x20000848
 8003310:	20000308 	.word	0x20000308
 8003314:	2000030c 	.word	0x2000030c
 8003318:	2000030e 	.word	0x2000030e
 800331c:	2000030a 	.word	0x2000030a
 8003320:	20000310 	.word	0x20000310
 8003324:	20000312 	.word	0x20000312
 8003328:	20000314 	.word	0x20000314
 800332c:	20000316 	.word	0x20000316
 8003330:	20000318 	.word	0x20000318
 8003334:	2000031a 	.word	0x2000031a
 8003338:	2000031c 	.word	0x2000031c
 800333c:	2000031e 	.word	0x2000031e

08003340 <BMP280_Print_Calibration_Data>:

void BMP280_Print_Calibration_Data(void) {
 8003340:	b580      	push	{r7, lr}
 8003342:	af00      	add	r7, sp, #0
	printf("Calibration_Data\r\n");
 8003344:	481d      	ldr	r0, [pc, #116]	@ (80033bc <BMP280_Print_Calibration_Data+0x7c>)
 8003346:	f009 f947 	bl	800c5d8 <puts>
	printf(" T1: %d\r\n T2: %d\r\n T3: %d\r\n", dig_T1, dig_T2, dig_T3);
 800334a:	4b1d      	ldr	r3, [pc, #116]	@ (80033c0 <BMP280_Print_Calibration_Data+0x80>)
 800334c:	881b      	ldrh	r3, [r3, #0]
 800334e:	4619      	mov	r1, r3
 8003350:	4b1c      	ldr	r3, [pc, #112]	@ (80033c4 <BMP280_Print_Calibration_Data+0x84>)
 8003352:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003356:	461a      	mov	r2, r3
 8003358:	4b1b      	ldr	r3, [pc, #108]	@ (80033c8 <BMP280_Print_Calibration_Data+0x88>)
 800335a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800335e:	481b      	ldr	r0, [pc, #108]	@ (80033cc <BMP280_Print_Calibration_Data+0x8c>)
 8003360:	f009 f8d2 	bl	800c508 <iprintf>
	printf(" P1: %d\r\n P2: %d\r\n P3: %d\r\n", dig_P1, dig_P2, dig_P3);
 8003364:	4b1a      	ldr	r3, [pc, #104]	@ (80033d0 <BMP280_Print_Calibration_Data+0x90>)
 8003366:	881b      	ldrh	r3, [r3, #0]
 8003368:	4619      	mov	r1, r3
 800336a:	4b1a      	ldr	r3, [pc, #104]	@ (80033d4 <BMP280_Print_Calibration_Data+0x94>)
 800336c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003370:	461a      	mov	r2, r3
 8003372:	4b19      	ldr	r3, [pc, #100]	@ (80033d8 <BMP280_Print_Calibration_Data+0x98>)
 8003374:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003378:	4818      	ldr	r0, [pc, #96]	@ (80033dc <BMP280_Print_Calibration_Data+0x9c>)
 800337a:	f009 f8c5 	bl	800c508 <iprintf>
	printf(" P4: %d\r\n P5: %d\r\n P6: %d\r\n", dig_P4, dig_P5, dig_P6);
 800337e:	4b18      	ldr	r3, [pc, #96]	@ (80033e0 <BMP280_Print_Calibration_Data+0xa0>)
 8003380:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003384:	4619      	mov	r1, r3
 8003386:	4b17      	ldr	r3, [pc, #92]	@ (80033e4 <BMP280_Print_Calibration_Data+0xa4>)
 8003388:	f9b3 3000 	ldrsh.w	r3, [r3]
 800338c:	461a      	mov	r2, r3
 800338e:	4b16      	ldr	r3, [pc, #88]	@ (80033e8 <BMP280_Print_Calibration_Data+0xa8>)
 8003390:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003394:	4815      	ldr	r0, [pc, #84]	@ (80033ec <BMP280_Print_Calibration_Data+0xac>)
 8003396:	f009 f8b7 	bl	800c508 <iprintf>
	printf(" P7: %d\r\n P8: %d\r\n P9: %d\r\n", dig_P7, dig_P8, dig_P9);
 800339a:	4b15      	ldr	r3, [pc, #84]	@ (80033f0 <BMP280_Print_Calibration_Data+0xb0>)
 800339c:	f9b3 3000 	ldrsh.w	r3, [r3]
 80033a0:	4619      	mov	r1, r3
 80033a2:	4b14      	ldr	r3, [pc, #80]	@ (80033f4 <BMP280_Print_Calibration_Data+0xb4>)
 80033a4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80033a8:	461a      	mov	r2, r3
 80033aa:	4b13      	ldr	r3, [pc, #76]	@ (80033f8 <BMP280_Print_Calibration_Data+0xb8>)
 80033ac:	f9b3 3000 	ldrsh.w	r3, [r3]
 80033b0:	4812      	ldr	r0, [pc, #72]	@ (80033fc <BMP280_Print_Calibration_Data+0xbc>)
 80033b2:	f009 f8a9 	bl	800c508 <iprintf>
}
 80033b6:	bf00      	nop
 80033b8:	bd80      	pop	{r7, pc}
 80033ba:	bf00      	nop
 80033bc:	0800eb9c 	.word	0x0800eb9c
 80033c0:	20000308 	.word	0x20000308
 80033c4:	2000030c 	.word	0x2000030c
 80033c8:	2000030e 	.word	0x2000030e
 80033cc:	0800ebb0 	.word	0x0800ebb0
 80033d0:	2000030a 	.word	0x2000030a
 80033d4:	20000310 	.word	0x20000310
 80033d8:	20000312 	.word	0x20000312
 80033dc:	0800ebcc 	.word	0x0800ebcc
 80033e0:	20000314 	.word	0x20000314
 80033e4:	20000316 	.word	0x20000316
 80033e8:	20000318 	.word	0x20000318
 80033ec:	0800ebe8 	.word	0x0800ebe8
 80033f0:	2000031a 	.word	0x2000031a
 80033f4:	2000031c 	.word	0x2000031c
 80033f8:	2000031e 	.word	0x2000031e
 80033fc:	0800ec04 	.word	0x0800ec04

08003400 <BMP280_Read_PT>:

//     
void BMP280_Read_PT() {
 8003400:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003404:	b084      	sub	sp, #16
 8003406:	af04      	add	r7, sp, #16
	BMP280_Read_Data(&temperature, &pressure);
 8003408:	4915      	ldr	r1, [pc, #84]	@ (8003460 <BMP280_Read_PT+0x60>)
 800340a:	4816      	ldr	r0, [pc, #88]	@ (8003464 <BMP280_Read_PT+0x64>)
 800340c:	f7ff fb38 	bl	8002a80 <BMP280_Read_Data>
	printf("T2: %f, P2: %f, P2( . .): %f\r\n", temperature, pressure, pressure/mmHg);
 8003410:	4b14      	ldr	r3, [pc, #80]	@ (8003464 <BMP280_Read_PT+0x64>)
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	4618      	mov	r0, r3
 8003416:	f7fd f8a7 	bl	8000568 <__aeabi_f2d>
 800341a:	4680      	mov	r8, r0
 800341c:	4689      	mov	r9, r1
 800341e:	4b10      	ldr	r3, [pc, #64]	@ (8003460 <BMP280_Read_PT+0x60>)
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	4618      	mov	r0, r3
 8003424:	f7fd f8a0 	bl	8000568 <__aeabi_f2d>
 8003428:	4604      	mov	r4, r0
 800342a:	460d      	mov	r5, r1
 800342c:	4b0c      	ldr	r3, [pc, #48]	@ (8003460 <BMP280_Read_PT+0x60>)
 800342e:	edd3 7a00 	vldr	s15, [r3]
 8003432:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8003468 <BMP280_Read_PT+0x68>
 8003436:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800343a:	ee16 0a90 	vmov	r0, s13
 800343e:	f7fd f893 	bl	8000568 <__aeabi_f2d>
 8003442:	4602      	mov	r2, r0
 8003444:	460b      	mov	r3, r1
 8003446:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800344a:	e9cd 4500 	strd	r4, r5, [sp]
 800344e:	4642      	mov	r2, r8
 8003450:	464b      	mov	r3, r9
 8003452:	4806      	ldr	r0, [pc, #24]	@ (800346c <BMP280_Read_PT+0x6c>)
 8003454:	f009 f858 	bl	800c508 <iprintf>
}
 8003458:	bf00      	nop
 800345a:	46bd      	mov	sp, r7
 800345c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003460:	20000304 	.word	0x20000304
 8003464:	20000300 	.word	0x20000300
 8003468:	43055287 	.word	0x43055287
 800346c:	0800ec20 	.word	0x0800ec20

08003470 <ATH25_start_conversion>:
void ATH25_init();
void ATH25_test();
//***********************************************//

//  start conversion Command {0xAC, 0x33, 0x00}   80ms
void ATH25_start_conversion() {
 8003470:	b580      	push	{r7, lr}
 8003472:	b082      	sub	sp, #8
 8003474:	af02      	add	r7, sp, #8
	HAL_I2C_Master_Transmit(H_I2C, I2C_ADDR_ATH25 << 1, (uint8_t*)startConversionBytes, 3, 100); // start conversion
 8003476:	2364      	movs	r3, #100	@ 0x64
 8003478:	9300      	str	r3, [sp, #0]
 800347a:	2303      	movs	r3, #3
 800347c:	4a05      	ldr	r2, [pc, #20]	@ (8003494 <ATH25_start_conversion+0x24>)
 800347e:	2170      	movs	r1, #112	@ 0x70
 8003480:	4805      	ldr	r0, [pc, #20]	@ (8003498 <ATH25_start_conversion+0x28>)
 8003482:	f004 fa27 	bl	80078d4 <HAL_I2C_Master_Transmit>
	HAL_Delay(80); // wait > 80ms
 8003486:	2050      	movs	r0, #80	@ 0x50
 8003488:	f002 fafc 	bl	8005a84 <HAL_Delay>
}
 800348c:	bf00      	nop
 800348e:	46bd      	mov	sp, r7
 8003490:	bd80      	pop	{r7, pc}
 8003492:	bf00      	nop
 8003494:	0800f610 	.word	0x0800f610
 8003498:	20000848 	.word	0x20000848

0800349c <ATH25_init>:
 After power-on, wait no less than 100ms. Before reading the temperature and ATH25_humidity value,
 get a byte of status word by sending 0x71. If the status word and 0x18 are not equal to 0x18,
 initialize the 0x1B, 0x1C, 0x1E registers, details Please refer to our official website routine for
 the initialization process; if they are equal, proceed to the next step.
 */
void ATH25_init() {
 800349c:	b580      	push	{r7, lr}
 800349e:	b086      	sub	sp, #24
 80034a0:	af04      	add	r7, sp, #16
	HAL_Delay(100); //       100
 80034a2:	2064      	movs	r0, #100	@ 0x64
 80034a4:	f002 faee 	bl	8005a84 <HAL_Delay>

	// Initialization Command 0x71
	uint8_t val = 0;
 80034a8:	2300      	movs	r3, #0
 80034aa:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef st = HAL_I2C_Mem_Read(H_I2C, I2C_ADDR_ATH25 << 1, 0x71,
 80034ac:	2364      	movs	r3, #100	@ 0x64
 80034ae:	9302      	str	r3, [sp, #8]
 80034b0:	2301      	movs	r3, #1
 80034b2:	9301      	str	r3, [sp, #4]
 80034b4:	1dbb      	adds	r3, r7, #6
 80034b6:	9300      	str	r3, [sp, #0]
 80034b8:	2301      	movs	r3, #1
 80034ba:	2271      	movs	r2, #113	@ 0x71
 80034bc:	2170      	movs	r1, #112	@ 0x70
 80034be:	480b      	ldr	r0, [pc, #44]	@ (80034ec <ATH25_init+0x50>)
 80034c0:	f004 fe32 	bl	8008128 <HAL_I2C_Mem_Read>
 80034c4:	4603      	mov	r3, r0
 80034c6:	71fb      	strb	r3, [r7, #7]
			I2C_MEMADD_SIZE_8BIT, &val, 1, 100);
	if (val == 0x18) {
 80034c8:	79bb      	ldrb	r3, [r7, #6]
 80034ca:	2b18      	cmp	r3, #24
 80034cc:	d103      	bne.n	80034d6 <ATH25_init+0x3a>
		printf("ATH25 init\r\n");
 80034ce:	4808      	ldr	r0, [pc, #32]	@ (80034f0 <ATH25_init+0x54>)
 80034d0:	f009 f882 	bl	800c5d8 <puts>
	} else {
		printf("Error init ATH25, HAL stat:%d, answer status 0x%02x\r\n", st, val);
	}
}
 80034d4:	e005      	b.n	80034e2 <ATH25_init+0x46>
		printf("Error init ATH25, HAL stat:%d, answer status 0x%02x\r\n", st, val);
 80034d6:	79fb      	ldrb	r3, [r7, #7]
 80034d8:	79ba      	ldrb	r2, [r7, #6]
 80034da:	4619      	mov	r1, r3
 80034dc:	4805      	ldr	r0, [pc, #20]	@ (80034f4 <ATH25_init+0x58>)
 80034de:	f009 f813 	bl	800c508 <iprintf>
}
 80034e2:	bf00      	nop
 80034e4:	3708      	adds	r7, #8
 80034e6:	46bd      	mov	sp, r7
 80034e8:	bd80      	pop	{r7, pc}
 80034ea:	bf00      	nop
 80034ec:	20000848 	.word	0x20000848
 80034f0:	0800ec4c 	.word	0x0800ec4c
 80034f4:	0800ec58 	.word	0x0800ec58

080034f8 <ATH25_Read_Data>:

//      
HAL_StatusTypeDef ATH25_Read_Data(float* temperature, float* humidity) {
 80034f8:	b580      	push	{r7, lr}
 80034fa:	b088      	sub	sp, #32
 80034fc:	af02      	add	r7, sp, #8
 80034fe:	6078      	str	r0, [r7, #4]
 8003500:	6039      	str	r1, [r7, #0]
	ATH25_start_conversion();
 8003502:	f7ff ffb5 	bl	8003470 <ATH25_start_conversion>
	//uint8_t data[7] = { 0 };
	uint8_t i = 50; // 100 * 10 = 0.5 
 8003506:	2332      	movs	r3, #50	@ 0x32
 8003508:	75fb      	strb	r3, [r7, #23]
	do {
		//printf("ATH25 read data\r\n");
		HAL_Delay(10);
 800350a:	200a      	movs	r0, #10
 800350c:	f002 faba 	bl	8005a84 <HAL_Delay>
		HAL_StatusTypeDef st = HAL_I2C_Master_Receive(H_I2C, I2C_ADDR_ATH25 << 1, data, 7, 100);
 8003510:	2364      	movs	r3, #100	@ 0x64
 8003512:	9300      	str	r3, [sp, #0]
 8003514:	2307      	movs	r3, #7
 8003516:	4a3b      	ldr	r2, [pc, #236]	@ (8003604 <ATH25_Read_Data+0x10c>)
 8003518:	2170      	movs	r1, #112	@ 0x70
 800351a:	483b      	ldr	r0, [pc, #236]	@ (8003608 <ATH25_Read_Data+0x110>)
 800351c:	f004 fad8 	bl	8007ad0 <HAL_I2C_Master_Receive>
 8003520:	4603      	mov	r3, r0
 8003522:	75bb      	strb	r3, [r7, #22]
		if (st != HAL_OK) {
 8003524:	7dbb      	ldrb	r3, [r7, #22]
 8003526:	2b00      	cmp	r3, #0
 8003528:	d007      	beq.n	800353a <ATH25_Read_Data+0x42>
			printf("Error: HAL status I2C_Mem_Read = %d, i2c=0x%02x\r\n", st, I2C_ADDR_ATH25);
 800352a:	7dbb      	ldrb	r3, [r7, #22]
 800352c:	2238      	movs	r2, #56	@ 0x38
 800352e:	4619      	mov	r1, r3
 8003530:	4836      	ldr	r0, [pc, #216]	@ (800360c <ATH25_Read_Data+0x114>)
 8003532:	f008 ffe9 	bl	800c508 <iprintf>
			return HAL_ERROR;
 8003536:	2301      	movs	r3, #1
 8003538:	e060      	b.n	80035fc <ATH25_Read_Data+0x104>
		}
	} while (data[0] & (1 << 7) && --i);
 800353a:	4b32      	ldr	r3, [pc, #200]	@ (8003604 <ATH25_Read_Data+0x10c>)
 800353c:	781b      	ldrb	r3, [r3, #0]
 800353e:	b25b      	sxtb	r3, r3
 8003540:	2b00      	cmp	r3, #0
 8003542:	da05      	bge.n	8003550 <ATH25_Read_Data+0x58>
 8003544:	7dfb      	ldrb	r3, [r7, #23]
 8003546:	3b01      	subs	r3, #1
 8003548:	75fb      	strb	r3, [r7, #23]
 800354a:	7dfb      	ldrb	r3, [r7, #23]
 800354c:	2b00      	cmp	r3, #0
 800354e:	d1dc      	bne.n	800350a <ATH25_Read_Data+0x12>

	// timeout ?
	if (data[0] & (1 << 7)) {
 8003550:	4b2c      	ldr	r3, [pc, #176]	@ (8003604 <ATH25_Read_Data+0x10c>)
 8003552:	781b      	ldrb	r3, [r3, #0]
 8003554:	b25b      	sxtb	r3, r3
 8003556:	2b00      	cmp	r3, #0
 8003558:	da04      	bge.n	8003564 <ATH25_Read_Data+0x6c>
		printf("Error: ATH25 conversion timeout\r\n");
 800355a:	482d      	ldr	r0, [pc, #180]	@ (8003610 <ATH25_Read_Data+0x118>)
 800355c:	f009 f83c 	bl	800c5d8 <puts>
		return HAL_ERROR;
 8003560:	2301      	movs	r3, #1
 8003562:	e04b      	b.n	80035fc <ATH25_Read_Data+0x104>
	}

	// CRC8
	uint8_t crc_read = data[6];
 8003564:	4b27      	ldr	r3, [pc, #156]	@ (8003604 <ATH25_Read_Data+0x10c>)
 8003566:	799b      	ldrb	r3, [r3, #6]
 8003568:	757b      	strb	r3, [r7, #21]
	uint8_t crc_calc = Crc8(data, 6);
 800356a:	2106      	movs	r1, #6
 800356c:	4825      	ldr	r0, [pc, #148]	@ (8003604 <ATH25_Read_Data+0x10c>)
 800356e:	f7ff f98d 	bl	800288c <Crc8>
 8003572:	4603      	mov	r3, r0
 8003574:	753b      	strb	r3, [r7, #20]
	if (crc_read != crc_calc){
 8003576:	7d7a      	ldrb	r2, [r7, #21]
 8003578:	7d3b      	ldrb	r3, [r7, #20]
 800357a:	429a      	cmp	r2, r3
 800357c:	d007      	beq.n	800358e <ATH25_Read_Data+0x96>
		printf("Error: ATH25 crc: 0x%02x != 0x%02x\r\n", crc_read, crc_calc);
 800357e:	7d7b      	ldrb	r3, [r7, #21]
 8003580:	7d3a      	ldrb	r2, [r7, #20]
 8003582:	4619      	mov	r1, r3
 8003584:	4823      	ldr	r0, [pc, #140]	@ (8003614 <ATH25_Read_Data+0x11c>)
 8003586:	f008 ffbf 	bl	800c508 <iprintf>
		return HAL_ERROR;
 800358a:	2301      	movs	r3, #1
 800358c:	e036      	b.n	80035fc <ATH25_Read_Data+0x104>
	}
	uint32_t hum_raw = data[1] << 12 | data[2] << 4 | data[3] >> 4;
 800358e:	4b1d      	ldr	r3, [pc, #116]	@ (8003604 <ATH25_Read_Data+0x10c>)
 8003590:	785b      	ldrb	r3, [r3, #1]
 8003592:	031a      	lsls	r2, r3, #12
 8003594:	4b1b      	ldr	r3, [pc, #108]	@ (8003604 <ATH25_Read_Data+0x10c>)
 8003596:	789b      	ldrb	r3, [r3, #2]
 8003598:	011b      	lsls	r3, r3, #4
 800359a:	4313      	orrs	r3, r2
 800359c:	4a19      	ldr	r2, [pc, #100]	@ (8003604 <ATH25_Read_Data+0x10c>)
 800359e:	78d2      	ldrb	r2, [r2, #3]
 80035a0:	0912      	lsrs	r2, r2, #4
 80035a2:	b2d2      	uxtb	r2, r2
 80035a4:	4313      	orrs	r3, r2
 80035a6:	613b      	str	r3, [r7, #16]
	uint32_t temp_raw = (data[3] & 0x0f) << 16 | data[4] << 8 | data[5];
 80035a8:	4b16      	ldr	r3, [pc, #88]	@ (8003604 <ATH25_Read_Data+0x10c>)
 80035aa:	78db      	ldrb	r3, [r3, #3]
 80035ac:	041b      	lsls	r3, r3, #16
 80035ae:	f403 2270 	and.w	r2, r3, #983040	@ 0xf0000
 80035b2:	4b14      	ldr	r3, [pc, #80]	@ (8003604 <ATH25_Read_Data+0x10c>)
 80035b4:	791b      	ldrb	r3, [r3, #4]
 80035b6:	021b      	lsls	r3, r3, #8
 80035b8:	4313      	orrs	r3, r2
 80035ba:	4a12      	ldr	r2, [pc, #72]	@ (8003604 <ATH25_Read_Data+0x10c>)
 80035bc:	7952      	ldrb	r2, [r2, #5]
 80035be:	4313      	orrs	r3, r2
 80035c0:	60fb      	str	r3, [r7, #12]
	 * 2^20 = 1048576;
	 * 200/1048576 = 5242.88;
	 * T = raw/2^20 * 200 - 50 = raw/5242.88f - 50
	 * H = raw/2^20 * 100 = raw/10485.76f
	 */
	*humidity = hum_raw / 10485.76f;
 80035c2:	693b      	ldr	r3, [r7, #16]
 80035c4:	ee07 3a90 	vmov	s15, r3
 80035c8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80035cc:	eddf 6a12 	vldr	s13, [pc, #72]	@ 8003618 <ATH25_Read_Data+0x120>
 80035d0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80035d4:	683b      	ldr	r3, [r7, #0]
 80035d6:	edc3 7a00 	vstr	s15, [r3]
	*temperature = temp_raw / 5242.88f - 50; //  (float)temp_raw  
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	ee07 3a90 	vmov	s15, r3
 80035e0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80035e4:	eddf 6a0d 	vldr	s13, [pc, #52]	@ 800361c <ATH25_Read_Data+0x124>
 80035e8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80035ec:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8003620 <ATH25_Read_Data+0x128>
 80035f0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	edc3 7a00 	vstr	s15, [r3]
	return HAL_OK;
 80035fa:	2300      	movs	r3, #0
}
 80035fc:	4618      	mov	r0, r3
 80035fe:	3718      	adds	r7, #24
 8003600:	46bd      	mov	sp, r7
 8003602:	bd80      	pop	{r7, pc}
 8003604:	20000328 	.word	0x20000328
 8003608:	20000848 	.word	0x20000848
 800360c:	0800ec90 	.word	0x0800ec90
 8003610:	0800ecc4 	.word	0x0800ecc4
 8003614:	0800ece8 	.word	0x0800ece8
 8003618:	4623d70a 	.word	0x4623d70a
 800361c:	45a3d70a 	.word	0x45a3d70a
 8003620:	42480000 	.word	0x42480000

08003624 <ATH25_test>:

void ATH25_test() {
 8003624:	b5b0      	push	{r4, r5, r7, lr}
 8003626:	b084      	sub	sp, #16
 8003628:	af02      	add	r7, sp, #8
	//ATH25_init();
	float ATH25_temperature, ATH25_humidity;
	if (HAL_OK == ATH25_Read_Data(&ATH25_temperature, &ATH25_humidity)) {
 800362a:	463a      	mov	r2, r7
 800362c:	1d3b      	adds	r3, r7, #4
 800362e:	4611      	mov	r1, r2
 8003630:	4618      	mov	r0, r3
 8003632:	f7ff ff61 	bl	80034f8 <ATH25_Read_Data>
 8003636:	4603      	mov	r3, r0
 8003638:	2b00      	cmp	r3, #0
 800363a:	d112      	bne.n	8003662 <ATH25_test+0x3e>
		printf("ATH25 temperature: %.2f, humidity: %.2f\r\n",
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	4618      	mov	r0, r3
 8003640:	f7fc ff92 	bl	8000568 <__aeabi_f2d>
 8003644:	4604      	mov	r4, r0
 8003646:	460d      	mov	r5, r1
 8003648:	683b      	ldr	r3, [r7, #0]
 800364a:	4618      	mov	r0, r3
 800364c:	f7fc ff8c 	bl	8000568 <__aeabi_f2d>
 8003650:	4602      	mov	r2, r0
 8003652:	460b      	mov	r3, r1
 8003654:	e9cd 2300 	strd	r2, r3, [sp]
 8003658:	4622      	mov	r2, r4
 800365a:	462b      	mov	r3, r5
 800365c:	4803      	ldr	r0, [pc, #12]	@ (800366c <ATH25_test+0x48>)
 800365e:	f008 ff53 	bl	800c508 <iprintf>
				ATH25_temperature, ATH25_humidity);
	}
}
 8003662:	bf00      	nop
 8003664:	3708      	adds	r7, #8
 8003666:	46bd      	mov	sp, r7
 8003668:	bdb0      	pop	{r4, r5, r7, pc}
 800366a:	bf00      	nop
 800366c:	0800ed10 	.word	0x0800ed10

08003670 <testspeedcopy>:
 STM32F407ve  (168 )
 DMA    uint32 to uint32,  .
 memcpy()          N 2000, len  512,  31 (ms), 33.0322572.2 MHz
 DMA memtomem      N 2000, len  512,  11 (ms), 93.0909122.2 MHz
 */
void testspeedcopy() {
 8003670:	b590      	push	{r4, r7, lr}
 8003672:	b089      	sub	sp, #36	@ 0x24
 8003674:	af02      	add	r7, sp, #8
	uint32_t timestart = 0;
 8003676:	2300      	movs	r3, #0
 8003678:	607b      	str	r3, [r7, #4]
	uint32_t timeend = 0;
 800367a:	2300      	movs	r3, #0
 800367c:	603b      	str	r3, [r7, #0]
	printf("test1 ");
 800367e:	4866      	ldr	r0, [pc, #408]	@ (8003818 <testspeedcopy+0x1a8>)
 8003680:	f008 ff42 	bl	800c508 <iprintf>
	HAL_Delay(100);
 8003684:	2064      	movs	r0, #100	@ 0x64
 8003686:	f002 f9fd 	bl	8005a84 <HAL_Delay>
    //     
    for (int i = 0; i < TEST_BUF_SIZE; i++) {
 800368a:	2300      	movs	r3, #0
 800368c:	617b      	str	r3, [r7, #20]
 800368e:	e009      	b.n	80036a4 <testspeedcopy+0x34>
    	bufTest1[i] = (uint8_t)i;
 8003690:	697b      	ldr	r3, [r7, #20]
 8003692:	b2d9      	uxtb	r1, r3
 8003694:	4a61      	ldr	r2, [pc, #388]	@ (800381c <testspeedcopy+0x1ac>)
 8003696:	697b      	ldr	r3, [r7, #20]
 8003698:	4413      	add	r3, r2
 800369a:	460a      	mov	r2, r1
 800369c:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < TEST_BUF_SIZE; i++) {
 800369e:	697b      	ldr	r3, [r7, #20]
 80036a0:	3301      	adds	r3, #1
 80036a2:	617b      	str	r3, [r7, #20]
 80036a4:	697b      	ldr	r3, [r7, #20]
 80036a6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80036aa:	dbf1      	blt.n	8003690 <testspeedcopy+0x20>
    }
	timestart = HAL_GetTick();
 80036ac:	f002 f9de 	bl	8005a6c <HAL_GetTick>
 80036b0:	6078      	str	r0, [r7, #4]
	for (int i = 0; i < TEST_N; i++) {
 80036b2:	2300      	movs	r3, #0
 80036b4:	613b      	str	r3, [r7, #16]
 80036b6:	e00b      	b.n	80036d0 <testspeedcopy+0x60>
		memcpy(bufTest2, bufTest1, TEST_BUF_SIZE);
 80036b8:	4a59      	ldr	r2, [pc, #356]	@ (8003820 <testspeedcopy+0x1b0>)
 80036ba:	4b58      	ldr	r3, [pc, #352]	@ (800381c <testspeedcopy+0x1ac>)
 80036bc:	4610      	mov	r0, r2
 80036be:	4619      	mov	r1, r3
 80036c0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80036c4:	461a      	mov	r2, r3
 80036c6:	f009 f962 	bl	800c98e <memcpy>
	for (int i = 0; i < TEST_N; i++) {
 80036ca:	693b      	ldr	r3, [r7, #16]
 80036cc:	3301      	adds	r3, #1
 80036ce:	613b      	str	r3, [r7, #16]
 80036d0:	693b      	ldr	r3, [r7, #16]
 80036d2:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80036d6:	dbef      	blt.n	80036b8 <testspeedcopy+0x48>
	}
	timeend = HAL_GetTick();
 80036d8:	f002 f9c8 	bl	8005a6c <HAL_GetTick>
 80036dc:	6038      	str	r0, [r7, #0]
	printf("test memcpy() N %4d, len %4d, %3d (ms), %f2.2 MHz\r\n", TEST_N,
			TEST_BUF_SIZE, (int) (timeend - timestart),
 80036de:	683a      	ldr	r2, [r7, #0]
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	1ad3      	subs	r3, r2, r3
	printf("test memcpy() N %4d, len %4d, %3d (ms), %f2.2 MHz\r\n", TEST_N,
 80036e4:	461c      	mov	r4, r3
			(float) (1/ (float) ((float) (timeend - timestart) * 1000/ (float) (TEST_N * TEST_BUF_SIZE))));
 80036e6:	683a      	ldr	r2, [r7, #0]
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	1ad3      	subs	r3, r2, r3
 80036ec:	ee07 3a90 	vmov	s15, r3
 80036f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80036f4:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 8003824 <testspeedcopy+0x1b4>
 80036f8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80036fc:	eddf 6a4a 	vldr	s13, [pc, #296]	@ 8003828 <testspeedcopy+0x1b8>
 8003700:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003704:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003708:	eec7 6a27 	vdiv.f32	s13, s14, s15
	printf("test memcpy() N %4d, len %4d, %3d (ms), %f2.2 MHz\r\n", TEST_N,
 800370c:	ee16 0a90 	vmov	r0, s13
 8003710:	f7fc ff2a 	bl	8000568 <__aeabi_f2d>
 8003714:	4602      	mov	r2, r0
 8003716:	460b      	mov	r3, r1
 8003718:	e9cd 2300 	strd	r2, r3, [sp]
 800371c:	4623      	mov	r3, r4
 800371e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003722:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8003726:	4841      	ldr	r0, [pc, #260]	@ (800382c <testspeedcopy+0x1bc>)
 8003728:	f008 feee 	bl	800c508 <iprintf>
	HAL_Delay(200);
 800372c:	20c8      	movs	r0, #200	@ 0xc8
 800372e:	f002 f9a9 	bl	8005a84 <HAL_Delay>
	//hdma_memtomem_dma1_channel2

	//           
	printf("test2 ");
 8003732:	483f      	ldr	r0, [pc, #252]	@ (8003830 <testspeedcopy+0x1c0>)
 8003734:	f008 fee8 	bl	800c508 <iprintf>
	HAL_Delay(100);
 8003738:	2064      	movs	r0, #100	@ 0x64
 800373a:	f002 f9a3 	bl	8005a84 <HAL_Delay>
    for (int i = 0; i < TEST_BUF_SIZE; i++) {
 800373e:	2300      	movs	r3, #0
 8003740:	60fb      	str	r3, [r7, #12]
 8003742:	e00e      	b.n	8003762 <testspeedcopy+0xf2>
    	bufTest1[i] = (uint8_t)i;
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	b2d9      	uxtb	r1, r3
 8003748:	4a34      	ldr	r2, [pc, #208]	@ (800381c <testspeedcopy+0x1ac>)
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	4413      	add	r3, r2
 800374e:	460a      	mov	r2, r1
 8003750:	701a      	strb	r2, [r3, #0]
    	bufTest2[i] = 0;
 8003752:	4a33      	ldr	r2, [pc, #204]	@ (8003820 <testspeedcopy+0x1b0>)
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	4413      	add	r3, r2
 8003758:	2200      	movs	r2, #0
 800375a:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < TEST_BUF_SIZE; i++) {
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	3301      	adds	r3, #1
 8003760:	60fb      	str	r3, [r7, #12]
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003768:	dbec      	blt.n	8003744 <testspeedcopy+0xd4>
    }

	timestart = HAL_GetTick();
 800376a:	f002 f97f 	bl	8005a6c <HAL_GetTick>
 800376e:	6078      	str	r0, [r7, #4]
	for (int i = 0; i < TEST_N; i++) {
 8003770:	2300      	movs	r3, #0
 8003772:	60bb      	str	r3, [r7, #8]
 8003774:	e00e      	b.n	8003794 <testspeedcopy+0x124>
		HAL_DMA_Start(HDMA_MEM2MEM, (uint32_t) bufTest1, (uint32_t) bufTest2, TEST_BUF_SIZE/4);
 8003776:	4929      	ldr	r1, [pc, #164]	@ (800381c <testspeedcopy+0x1ac>)
 8003778:	4a29      	ldr	r2, [pc, #164]	@ (8003820 <testspeedcopy+0x1b0>)
 800377a:	2380      	movs	r3, #128	@ 0x80
 800377c:	482d      	ldr	r0, [pc, #180]	@ (8003834 <testspeedcopy+0x1c4>)
 800377e:	f003 f927 	bl	80069d0 <HAL_DMA_Start>
		HAL_DMA_PollForTransfer(HDMA_MEM2MEM, HAL_DMA_FULL_TRANSFER, HAL_MAX_DELAY);
 8003782:	f04f 32ff 	mov.w	r2, #4294967295
 8003786:	2100      	movs	r1, #0
 8003788:	482a      	ldr	r0, [pc, #168]	@ (8003834 <testspeedcopy+0x1c4>)
 800378a:	f003 fa46 	bl	8006c1a <HAL_DMA_PollForTransfer>
	for (int i = 0; i < TEST_N; i++) {
 800378e:	68bb      	ldr	r3, [r7, #8]
 8003790:	3301      	adds	r3, #1
 8003792:	60bb      	str	r3, [r7, #8]
 8003794:	68bb      	ldr	r3, [r7, #8]
 8003796:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800379a:	dbec      	blt.n	8003776 <testspeedcopy+0x106>
	}
	timeend = HAL_GetTick();
 800379c:	f002 f966 	bl	8005a6c <HAL_GetTick>
 80037a0:	6038      	str	r0, [r7, #0]
	printf("test DMA memtomem N %4d, len %4d, %3d (ms), %f2.2 MHz\r\n", TEST_N,
			TEST_BUF_SIZE, (int) (timeend - timestart),
 80037a2:	683a      	ldr	r2, [r7, #0]
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	1ad3      	subs	r3, r2, r3
	printf("test DMA memtomem N %4d, len %4d, %3d (ms), %f2.2 MHz\r\n", TEST_N,
 80037a8:	461c      	mov	r4, r3
			(float) (1/ (float) ((float) (timeend - timestart) * 1000/ (float) (TEST_N * TEST_BUF_SIZE))));
 80037aa:	683a      	ldr	r2, [r7, #0]
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	1ad3      	subs	r3, r2, r3
 80037b0:	ee07 3a90 	vmov	s15, r3
 80037b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80037b8:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8003824 <testspeedcopy+0x1b4>
 80037bc:	ee27 7a87 	vmul.f32	s14, s15, s14
 80037c0:	eddf 6a19 	vldr	s13, [pc, #100]	@ 8003828 <testspeedcopy+0x1b8>
 80037c4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80037c8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80037cc:	eec7 6a27 	vdiv.f32	s13, s14, s15
	printf("test DMA memtomem N %4d, len %4d, %3d (ms), %f2.2 MHz\r\n", TEST_N,
 80037d0:	ee16 0a90 	vmov	r0, s13
 80037d4:	f7fc fec8 	bl	8000568 <__aeabi_f2d>
 80037d8:	4602      	mov	r2, r0
 80037da:	460b      	mov	r3, r1
 80037dc:	e9cd 2300 	strd	r2, r3, [sp]
 80037e0:	4623      	mov	r3, r4
 80037e2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80037e6:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 80037ea:	4813      	ldr	r0, [pc, #76]	@ (8003838 <testspeedcopy+0x1c8>)
 80037ec:	f008 fe8c 	bl	800c508 <iprintf>
	print_mem_8(bufTest1, TEST_BUF_SIZE);
 80037f0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80037f4:	4809      	ldr	r0, [pc, #36]	@ (800381c <testspeedcopy+0x1ac>)
 80037f6:	f7fe fec9 	bl	800258c <print_mem_8>
	printf("\r\n\r\n");
 80037fa:	4810      	ldr	r0, [pc, #64]	@ (800383c <testspeedcopy+0x1cc>)
 80037fc:	f008 feec 	bl	800c5d8 <puts>
	print_mem_8(bufTest2, TEST_BUF_SIZE);
 8003800:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003804:	4806      	ldr	r0, [pc, #24]	@ (8003820 <testspeedcopy+0x1b0>)
 8003806:	f7fe fec1 	bl	800258c <print_mem_8>
	printf("\r\n\r\n");
 800380a:	480c      	ldr	r0, [pc, #48]	@ (800383c <testspeedcopy+0x1cc>)
 800380c:	f008 fee4 	bl	800c5d8 <puts>
}
 8003810:	bf00      	nop
 8003812:	371c      	adds	r7, #28
 8003814:	46bd      	mov	sp, r7
 8003816:	bd90      	pop	{r4, r7, pc}
 8003818:	0800ed3c 	.word	0x0800ed3c
 800381c:	20000330 	.word	0x20000330
 8003820:	20000530 	.word	0x20000530
 8003824:	447a0000 	.word	0x447a0000
 8003828:	497a0000 	.word	0x497a0000
 800382c:	0800ed44 	.word	0x0800ed44
 8003830:	0800ed78 	.word	0x0800ed78
 8003834:	2000093c 	.word	0x2000093c
 8003838:	0800ed80 	.word	0x0800ed80
 800383c:	0800edb8 	.word	0x0800edb8

08003840 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
//int fputc(int ch, FILE *f){
int __io_putchar(int ch){
 8003840:	b580      	push	{r7, lr}
 8003842:	b082      	sub	sp, #8
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
	ITM_SendChar((uint32_t) ch); //   
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	4618      	mov	r0, r3
 800384c:	f7fe ff84 	bl	8002758 <ITM_SendChar>
	while (HAL_UART_Transmit(&huart2, (unsigned char*) &ch, 1, 10) == HAL_BUSY); //   HAL_ERROR, HAL_BUSY
 8003850:	bf00      	nop
 8003852:	1d39      	adds	r1, r7, #4
 8003854:	230a      	movs	r3, #10
 8003856:	2201      	movs	r2, #1
 8003858:	4805      	ldr	r0, [pc, #20]	@ (8003870 <__io_putchar+0x30>)
 800385a:	f007 f877 	bl	800a94c <HAL_UART_Transmit>
 800385e:	4603      	mov	r3, r0
 8003860:	2b02      	cmp	r3, #2
 8003862:	d0f6      	beq.n	8003852 <__io_putchar+0x12>
	//while( CDC_Transmit_FS((uint8_t *)&ch, 1) == USBD_BUSY ); // USBD_FAIL , USBD_BUSY
	return ch;
 8003864:	687b      	ldr	r3, [r7, #4]
}
 8003866:	4618      	mov	r0, r3
 8003868:	3708      	adds	r7, #8
 800386a:	46bd      	mov	sp, r7
 800386c:	bd80      	pop	{r7, pc}
 800386e:	bf00      	nop
 8003870:	200008f4 	.word	0x200008f4

08003874 <USART2_putch>:

//   
void USART2_putch(char c) {
 8003874:	b480      	push	{r7}
 8003876:	b083      	sub	sp, #12
 8003878:	af00      	add	r7, sp, #0
 800387a:	4603      	mov	r3, r0
 800387c:	71fb      	strb	r3, [r7, #7]
	// 
	while (!(USART2->SR & USART_SR_TXE));
 800387e:	bf00      	nop
 8003880:	4b07      	ldr	r3, [pc, #28]	@ (80038a0 <USART2_putch+0x2c>)
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003888:	2b00      	cmp	r3, #0
 800388a:	d0f9      	beq.n	8003880 <USART2_putch+0xc>
	USART2->DR = c;
 800388c:	4a04      	ldr	r2, [pc, #16]	@ (80038a0 <USART2_putch+0x2c>)
 800388e:	79fb      	ldrb	r3, [r7, #7]
 8003890:	6053      	str	r3, [r2, #4]
}
 8003892:	bf00      	nop
 8003894:	370c      	adds	r7, #12
 8003896:	46bd      	mov	sp, r7
 8003898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389c:	4770      	bx	lr
 800389e:	bf00      	nop
 80038a0:	40004400 	.word	0x40004400

080038a4 <USART2_sendstr>:
void USART2_sendstr(const char *s) {
 80038a4:	b580      	push	{r7, lr}
 80038a6:	b082      	sub	sp, #8
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	6078      	str	r0, [r7, #4]
	while (*s)
 80038ac:	e006      	b.n	80038bc <USART2_sendstr+0x18>
		USART2_putch(*s++);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	1c5a      	adds	r2, r3, #1
 80038b2:	607a      	str	r2, [r7, #4]
 80038b4:	781b      	ldrb	r3, [r3, #0]
 80038b6:	4618      	mov	r0, r3
 80038b8:	f7ff ffdc 	bl	8003874 <USART2_putch>
	while (*s)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	781b      	ldrb	r3, [r3, #0]
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d1f4      	bne.n	80038ae <USART2_sendstr+0xa>
}
 80038c4:	bf00      	nop
 80038c6:	bf00      	nop
 80038c8:	3708      	adds	r7, #8
 80038ca:	46bd      	mov	sp, r7
 80038cc:	bd80      	pop	{r7, pc}
	...

080038d0 <HAL_ADC_ConvCpltCallback>:
uint16_t adc[4] = {0};

char bufLCDstr[100] = { 0 };

/* callback    ADC */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 80038d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80038d4:	b088      	sub	sp, #32
 80038d6:	af04      	add	r7, sp, #16
 80038d8:	6078      	str	r0, [r7, #4]
	if (hadc->Instance == ADC1) {
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	4a26      	ldr	r2, [pc, #152]	@ (8003978 <HAL_ADC_ConvCpltCallback+0xa8>)
 80038e0:	4293      	cmp	r3, r2
 80038e2:	d143      	bne.n	800396c <HAL_ADC_ConvCpltCallback+0x9c>
		//HAL_ADC_Stop_DMA(hadc);
		float vdd = (1 * 1.2f * 4096) / adc[3]; //     1.2
 80038e4:	4b25      	ldr	r3, [pc, #148]	@ (800397c <HAL_ADC_ConvCpltCallback+0xac>)
 80038e6:	88db      	ldrh	r3, [r3, #6]
 80038e8:	ee07 3a90 	vmov	s15, r3
 80038ec:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80038f0:	eddf 6a23 	vldr	s13, [pc, #140]	@ 8003980 <HAL_ADC_ConvCpltCallback+0xb0>
 80038f4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80038f8:	edc7 7a03 	vstr	s15, [r7, #12]
		//printf("callback ADC: %4d, Tout= %4d (%.1f C), vdd= %4d (%.3f V), Tint= %4d\r\n", adc[0], adc[1], TMP36convertToTemperature(adc[1]), adc[2], vdd, adc[3]);
		printf("callback ADC: A0:%4d, A1:%4d, Tint=%4d, vdd=%4d (%.3f V)\r\n", adc[0], adc[1], adc[2], adc[3], vdd);
 80038fc:	4b1f      	ldr	r3, [pc, #124]	@ (800397c <HAL_ADC_ConvCpltCallback+0xac>)
 80038fe:	881b      	ldrh	r3, [r3, #0]
 8003900:	461d      	mov	r5, r3
 8003902:	4b1e      	ldr	r3, [pc, #120]	@ (800397c <HAL_ADC_ConvCpltCallback+0xac>)
 8003904:	885b      	ldrh	r3, [r3, #2]
 8003906:	461e      	mov	r6, r3
 8003908:	4b1c      	ldr	r3, [pc, #112]	@ (800397c <HAL_ADC_ConvCpltCallback+0xac>)
 800390a:	889b      	ldrh	r3, [r3, #4]
 800390c:	4698      	mov	r8, r3
 800390e:	4b1b      	ldr	r3, [pc, #108]	@ (800397c <HAL_ADC_ConvCpltCallback+0xac>)
 8003910:	88db      	ldrh	r3, [r3, #6]
 8003912:	461c      	mov	r4, r3
 8003914:	68f8      	ldr	r0, [r7, #12]
 8003916:	f7fc fe27 	bl	8000568 <__aeabi_f2d>
 800391a:	4602      	mov	r2, r0
 800391c:	460b      	mov	r3, r1
 800391e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003922:	9400      	str	r4, [sp, #0]
 8003924:	4643      	mov	r3, r8
 8003926:	4632      	mov	r2, r6
 8003928:	4629      	mov	r1, r5
 800392a:	4816      	ldr	r0, [pc, #88]	@ (8003984 <HAL_ADC_ConvCpltCallback+0xb4>)
 800392c:	f008 fdec 	bl	800c508 <iprintf>
		//HAL_Delay(1);
		//HAL_ADC_Start_DMA(hadc, (uint32_t*)adcDMA, 4); //           

		// LCD print
		ColorInk=BLACK;
 8003930:	4b15      	ldr	r3, [pc, #84]	@ (8003988 <HAL_ADC_ConvCpltCallback+0xb8>)
 8003932:	2200      	movs	r2, #0
 8003934:	801a      	strh	r2, [r3, #0]
		ColorBack=WHITE;
 8003936:	4b15      	ldr	r3, [pc, #84]	@ (800398c <HAL_ADC_ConvCpltCallback+0xbc>)
 8003938:	22ff      	movs	r2, #255	@ 0xff
 800393a:	801a      	strh	r2, [r3, #0]
		//memset(bufLCDstr, 0, 100);
		sprintf(bufLCDstr, " Vdd:  %.3f V\n ADC1: %4d\n ADC2: %4d", vdd, adc[0], adc[1]);
 800393c:	68f8      	ldr	r0, [r7, #12]
 800393e:	f7fc fe13 	bl	8000568 <__aeabi_f2d>
 8003942:	4602      	mov	r2, r0
 8003944:	460b      	mov	r3, r1
 8003946:	490d      	ldr	r1, [pc, #52]	@ (800397c <HAL_ADC_ConvCpltCallback+0xac>)
 8003948:	8809      	ldrh	r1, [r1, #0]
 800394a:	4608      	mov	r0, r1
 800394c:	490b      	ldr	r1, [pc, #44]	@ (800397c <HAL_ADC_ConvCpltCallback+0xac>)
 800394e:	8849      	ldrh	r1, [r1, #2]
 8003950:	9101      	str	r1, [sp, #4]
 8003952:	9000      	str	r0, [sp, #0]
 8003954:	490e      	ldr	r1, [pc, #56]	@ (8003990 <HAL_ADC_ConvCpltCallback+0xc0>)
 8003956:	480f      	ldr	r0, [pc, #60]	@ (8003994 <HAL_ADC_ConvCpltCallback+0xc4>)
 8003958:	f008 fe46 	bl	800c5e8 <siprintf>
		printstr_lcd(bufLCDstr, 0, 0, 1, 1);
 800395c:	2301      	movs	r3, #1
 800395e:	9300      	str	r3, [sp, #0]
 8003960:	2301      	movs	r3, #1
 8003962:	2200      	movs	r2, #0
 8003964:	2100      	movs	r1, #0
 8003966:	480b      	ldr	r0, [pc, #44]	@ (8003994 <HAL_ADC_ConvCpltCallback+0xc4>)
 8003968:	f7fe fcf2 	bl	8002350 <printstr_lcd>
		//printstr_lcd(bufLCDstr, 0, 4, 1, 1);

		//printchr_lcd('*', 0, 0, 1, 1);
		//lcd_prn(bufLCDstr);
	}
}
 800396c:	bf00      	nop
 800396e:	3710      	adds	r7, #16
 8003970:	46bd      	mov	sp, r7
 8003972:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003976:	bf00      	nop
 8003978:	40012000 	.word	0x40012000
 800397c:	2000099c 	.word	0x2000099c
 8003980:	4599999a 	.word	0x4599999a
 8003984:	0800edbc 	.word	0x0800edbc
 8003988:	200001f6 	.word	0x200001f6
 800398c:	200001f4 	.word	0x200001f4
 8003990:	0800edf8 	.word	0x0800edf8
 8003994:	200009a4 	.word	0x200009a4

08003998 <HAL_UART_RxCpltCallback>:
/*      ,        .
 * f103 memcpy maxlen bytes 108 - 112 , 104 ,  DMA  - 512 ,   
 * f407ve memcpy 524  , 520 , DMA- 1856 , 1860 
 * */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8003998:	b580      	push	{r7, lr}
 800399a:	b082      	sub	sp, #8
 800399c:	af00      	add	r7, sp, #0
 800399e:	6078      	str	r0, [r7, #4]
	//while (HAL_UART_Transmit(&huart1, (unsigned char*) bufRx, strlen(bufRx), 30) == HAL_BUSY); //  
	UARTtimeout = HAL_GetTick(); //       
 80039a0:	f002 f864 	bl	8005a6c <HAL_GetTick>
 80039a4:	4603      	mov	r3, r0
 80039a6:	4a36      	ldr	r2, [pc, #216]	@ (8003a80 <HAL_UART_RxCpltCallback+0xe8>)
 80039a8:	6013      	str	r3, [r2, #0]
	//              
	if (maxlen > RX_BUF_LEN)
 80039aa:	4b36      	ldr	r3, [pc, #216]	@ (8003a84 <HAL_UART_RxCpltCallback+0xec>)
 80039ac:	881b      	ldrh	r3, [r3, #0]
 80039ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80039b2:	d903      	bls.n	80039bc <HAL_UART_RxCpltCallback+0x24>
		maxlen = RX_BUF_LEN;
 80039b4:	4b33      	ldr	r3, [pc, #204]	@ (8003a84 <HAL_UART_RxCpltCallback+0xec>)
 80039b6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80039ba:	801a      	strh	r2, [r3, #0]
	if (idx < maxlen - 1)
 80039bc:	4b32      	ldr	r3, [pc, #200]	@ (8003a88 <HAL_UART_RxCpltCallback+0xf0>)
 80039be:	881b      	ldrh	r3, [r3, #0]
 80039c0:	b29b      	uxth	r3, r3
 80039c2:	461a      	mov	r2, r3
 80039c4:	4b2f      	ldr	r3, [pc, #188]	@ (8003a84 <HAL_UART_RxCpltCallback+0xec>)
 80039c6:	881b      	ldrh	r3, [r3, #0]
 80039c8:	3b01      	subs	r3, #1
 80039ca:	429a      	cmp	r2, r3
 80039cc:	da0b      	bge.n	80039e6 <HAL_UART_RxCpltCallback+0x4e>
		bufRx1[idx++] = chRx;
 80039ce:	4b2e      	ldr	r3, [pc, #184]	@ (8003a88 <HAL_UART_RxCpltCallback+0xf0>)
 80039d0:	881b      	ldrh	r3, [r3, #0]
 80039d2:	b29b      	uxth	r3, r3
 80039d4:	1c5a      	adds	r2, r3, #1
 80039d6:	b291      	uxth	r1, r2
 80039d8:	4a2b      	ldr	r2, [pc, #172]	@ (8003a88 <HAL_UART_RxCpltCallback+0xf0>)
 80039da:	8011      	strh	r1, [r2, #0]
 80039dc:	461a      	mov	r2, r3
 80039de:	4b2b      	ldr	r3, [pc, #172]	@ (8003a8c <HAL_UART_RxCpltCallback+0xf4>)
 80039e0:	7819      	ldrb	r1, [r3, #0]
 80039e2:	4b2b      	ldr	r3, [pc, #172]	@ (8003a90 <HAL_UART_RxCpltCallback+0xf8>)
 80039e4:	5499      	strb	r1, [r3, r2]

	// TO DO:    :
	//         ,           
	//      /r /n.
	if (chRx == '\n' && bufRx1[0] != '*') {
 80039e6:	4b29      	ldr	r3, [pc, #164]	@ (8003a8c <HAL_UART_RxCpltCallback+0xf4>)
 80039e8:	781b      	ldrb	r3, [r3, #0]
 80039ea:	2b0a      	cmp	r3, #10
 80039ec:	d106      	bne.n	80039fc <HAL_UART_RxCpltCallback+0x64>
 80039ee:	4b28      	ldr	r3, [pc, #160]	@ (8003a90 <HAL_UART_RxCpltCallback+0xf8>)
 80039f0:	781b      	ldrb	r3, [r3, #0]
 80039f2:	2b2a      	cmp	r3, #42	@ 0x2a
 80039f4:	d002      	beq.n	80039fc <HAL_UART_RxCpltCallback+0x64>
		isReciveCmplete = 1; //       task4_uartRx()   
 80039f6:	4b27      	ldr	r3, [pc, #156]	@ (8003a94 <HAL_UART_RxCpltCallback+0xfc>)
 80039f8:	2201      	movs	r2, #1
 80039fa:	701a      	strb	r2, [r3, #0]
	 *           .
	 * memcpy     100  120       1 
	 *     11. volatile  ,   .
	 *      DMA,    ,
	 *          . */
	if ((isFull == 0) && (idx >= maxlen - 1)) {	//if ((chRx[0] == '\n') || (idx >= RX_BUF_LEN - 1 - 0)) {
 80039fc:	4b26      	ldr	r3, [pc, #152]	@ (8003a98 <HAL_UART_RxCpltCallback+0x100>)
 80039fe:	781b      	ldrb	r3, [r3, #0]
 8003a00:	b2db      	uxtb	r3, r3
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d133      	bne.n	8003a6e <HAL_UART_RxCpltCallback+0xd6>
 8003a06:	4b20      	ldr	r3, [pc, #128]	@ (8003a88 <HAL_UART_RxCpltCallback+0xf0>)
 8003a08:	881b      	ldrh	r3, [r3, #0]
 8003a0a:	b29b      	uxth	r3, r3
 8003a0c:	461a      	mov	r2, r3
 8003a0e:	4b1d      	ldr	r3, [pc, #116]	@ (8003a84 <HAL_UART_RxCpltCallback+0xec>)
 8003a10:	881b      	ldrh	r3, [r3, #0]
 8003a12:	3b01      	subs	r3, #1
 8003a14:	429a      	cmp	r2, r3
 8003a16:	db2a      	blt.n	8003a6e <HAL_UART_RxCpltCallback+0xd6>
		bufRx1[maxlen - 1] = 0; // '\0' ,      string
 8003a18:	4b1a      	ldr	r3, [pc, #104]	@ (8003a84 <HAL_UART_RxCpltCallback+0xec>)
 8003a1a:	881b      	ldrh	r3, [r3, #0]
 8003a1c:	3b01      	subs	r3, #1
 8003a1e:	4a1c      	ldr	r2, [pc, #112]	@ (8003a90 <HAL_UART_RxCpltCallback+0xf8>)
 8003a20:	2100      	movs	r1, #0
 8003a22:	54d1      	strb	r1, [r2, r3]
		if (isDMA == 0) {
 8003a24:	4b1d      	ldr	r3, [pc, #116]	@ (8003a9c <HAL_UART_RxCpltCallback+0x104>)
 8003a26:	781b      	ldrb	r3, [r3, #0]
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d107      	bne.n	8003a3c <HAL_UART_RxCpltCallback+0xa4>
			memcpy(bufRx2, bufRx1, maxlen); // strcpy       
 8003a2c:	4b15      	ldr	r3, [pc, #84]	@ (8003a84 <HAL_UART_RxCpltCallback+0xec>)
 8003a2e:	881b      	ldrh	r3, [r3, #0]
 8003a30:	461a      	mov	r2, r3
 8003a32:	4917      	ldr	r1, [pc, #92]	@ (8003a90 <HAL_UART_RxCpltCallback+0xf8>)
 8003a34:	481a      	ldr	r0, [pc, #104]	@ (8003aa0 <HAL_UART_RxCpltCallback+0x108>)
 8003a36:	f008 ffaa 	bl	800c98e <memcpy>
 8003a3a:	e00e      	b.n	8003a5a <HAL_UART_RxCpltCallback+0xc2>
		} else {
			HAL_DMA_Start(HDMA_MEM2MEM, (uint32_t) bufRx1, (uint32_t) bufRx2, maxlen / 4);
 8003a3c:	4914      	ldr	r1, [pc, #80]	@ (8003a90 <HAL_UART_RxCpltCallback+0xf8>)
 8003a3e:	4a18      	ldr	r2, [pc, #96]	@ (8003aa0 <HAL_UART_RxCpltCallback+0x108>)
 8003a40:	4b10      	ldr	r3, [pc, #64]	@ (8003a84 <HAL_UART_RxCpltCallback+0xec>)
 8003a42:	881b      	ldrh	r3, [r3, #0]
 8003a44:	089b      	lsrs	r3, r3, #2
 8003a46:	b29b      	uxth	r3, r3
 8003a48:	4816      	ldr	r0, [pc, #88]	@ (8003aa4 <HAL_UART_RxCpltCallback+0x10c>)
 8003a4a:	f002 ffc1 	bl	80069d0 <HAL_DMA_Start>
			HAL_DMA_PollForTransfer(HDMA_MEM2MEM, HAL_DMA_FULL_TRANSFER, HAL_MAX_DELAY);
 8003a4e:	f04f 32ff 	mov.w	r2, #4294967295
 8003a52:	2100      	movs	r1, #0
 8003a54:	4813      	ldr	r0, [pc, #76]	@ (8003aa4 <HAL_UART_RxCpltCallback+0x10c>)
 8003a56:	f003 f8e0 	bl	8006c1a <HAL_DMA_PollForTransfer>
		}
		idx = 0;
 8003a5a:	4b0b      	ldr	r3, [pc, #44]	@ (8003a88 <HAL_UART_RxCpltCallback+0xf0>)
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	801a      	strh	r2, [r3, #0]
		lenRxData = maxlen;
 8003a60:	4b08      	ldr	r3, [pc, #32]	@ (8003a84 <HAL_UART_RxCpltCallback+0xec>)
 8003a62:	881a      	ldrh	r2, [r3, #0]
 8003a64:	4b10      	ldr	r3, [pc, #64]	@ (8003aa8 <HAL_UART_RxCpltCallback+0x110>)
 8003a66:	801a      	strh	r2, [r3, #0]
		isFull = 1;
 8003a68:	4b0b      	ldr	r3, [pc, #44]	@ (8003a98 <HAL_UART_RxCpltCallback+0x100>)
 8003a6a:	2201      	movs	r2, #1
 8003a6c:	701a      	strb	r2, [r3, #0]
		//_PRNFAST("_ENDF_\r\n");
	}
	//        
	HAL_UART_Receive_IT(UART, &chRx, 1);
 8003a6e:	2201      	movs	r2, #1
 8003a70:	4906      	ldr	r1, [pc, #24]	@ (8003a8c <HAL_UART_RxCpltCallback+0xf4>)
 8003a72:	480e      	ldr	r0, [pc, #56]	@ (8003aac <HAL_UART_RxCpltCallback+0x114>)
 8003a74:	f007 f82b 	bl	800aace <HAL_UART_Receive_IT>
}
 8003a78:	bf00      	nop
 8003a7a:	3708      	adds	r7, #8
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	bd80      	pop	{r7, pc}
 8003a80:	20001218 	.word	0x20001218
 8003a84:	20000000 	.word	0x20000000
 8003a88:	20001210 	.word	0x20001210
 8003a8c:	20000a0c 	.word	0x20000a0c
 8003a90:	20000a10 	.word	0x20000a10
 8003a94:	20001215 	.word	0x20001215
 8003a98:	20001214 	.word	0x20001214
 8003a9c:	2000121c 	.word	0x2000121c
 8003aa0:	20000e10 	.word	0x20000e10
 8003aa4:	2000093c 	.word	0x2000093c
 8003aa8:	20001212 	.word	0x20001212
 8003aac:	200008f4 	.word	0x200008f4

08003ab0 <task4_uartRx>:
 *       .
 * TO DO:       ,     ,
 *         \r  \n.
 *    ,   ,      .
 */
void task4_uartRx() {
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	af00      	add	r7, sp, #0
	//    ,     bufRx2
	//  ,         
	//  ,       .
	if (isFull != 0) {
 8003ab4:	4b39      	ldr	r3, [pc, #228]	@ (8003b9c <task4_uartRx+0xec>)
 8003ab6:	781b      	ldrb	r3, [r3, #0]
 8003ab8:	b2db      	uxtb	r3, r3
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d00a      	beq.n	8003ad4 <task4_uartRx+0x24>
		_PRNFAST("_FULL_BUF_\r\n");
 8003abe:	220c      	movs	r2, #12
 8003ac0:	4937      	ldr	r1, [pc, #220]	@ (8003ba0 <task4_uartRx+0xf0>)
 8003ac2:	4838      	ldr	r0, [pc, #224]	@ (8003ba4 <task4_uartRx+0xf4>)
 8003ac4:	f006 ffcd 	bl	800aa62 <HAL_UART_Transmit_IT>
 8003ac8:	2001      	movs	r0, #1
 8003aca:	f001 ffdb 	bl	8005a84 <HAL_Delay>
			_PRNFAST("*");
		}
		_PRNFAST("_ENDF_\r\n");
#endif
		//       
		isFull = 0; //         
 8003ace:	4b33      	ldr	r3, [pc, #204]	@ (8003b9c <task4_uartRx+0xec>)
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	701a      	strb	r2, [r3, #0]
	}
	//   bufRx1,  TICK_WAIT_RX 
	if (idx > 0) {
 8003ad4:	4b34      	ldr	r3, [pc, #208]	@ (8003ba8 <task4_uartRx+0xf8>)
 8003ad6:	881b      	ldrh	r3, [r3, #0]
 8003ad8:	b29b      	uxth	r3, r3
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d05b      	beq.n	8003b96 <task4_uartRx+0xe6>
		if (isReciveCmplete || (HAL_GetTick() > UARTtimeout + TICK_WAIT_RX)) {
 8003ade:	4b33      	ldr	r3, [pc, #204]	@ (8003bac <task4_uartRx+0xfc>)
 8003ae0:	781b      	ldrb	r3, [r3, #0]
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d107      	bne.n	8003af6 <task4_uartRx+0x46>
 8003ae6:	f001 ffc1 	bl	8005a6c <HAL_GetTick>
 8003aea:	4602      	mov	r2, r0
 8003aec:	4b30      	ldr	r3, [pc, #192]	@ (8003bb0 <task4_uartRx+0x100>)
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	3332      	adds	r3, #50	@ 0x32
 8003af2:	429a      	cmp	r2, r3
 8003af4:	d94f      	bls.n	8003b96 <task4_uartRx+0xe6>
			/*uint16_t n = idx;
			idx = 0; //       
			memcpy(bufRx2, bufRx1, n);*/

			memcpy(bufRx2, bufRx1, idx);
 8003af6:	4b2c      	ldr	r3, [pc, #176]	@ (8003ba8 <task4_uartRx+0xf8>)
 8003af8:	881b      	ldrh	r3, [r3, #0]
 8003afa:	b29b      	uxth	r3, r3
 8003afc:	461a      	mov	r2, r3
 8003afe:	492d      	ldr	r1, [pc, #180]	@ (8003bb4 <task4_uartRx+0x104>)
 8003b00:	482d      	ldr	r0, [pc, #180]	@ (8003bb8 <task4_uartRx+0x108>)
 8003b02:	f008 ff44 	bl	800c98e <memcpy>
			bufRx2[idx] = 0; //  
 8003b06:	4b28      	ldr	r3, [pc, #160]	@ (8003ba8 <task4_uartRx+0xf8>)
 8003b08:	881b      	ldrh	r3, [r3, #0]
 8003b0a:	b29b      	uxth	r3, r3
 8003b0c:	461a      	mov	r2, r3
 8003b0e:	4b2a      	ldr	r3, [pc, #168]	@ (8003bb8 <task4_uartRx+0x108>)
 8003b10:	2100      	movs	r1, #0
 8003b12:	5499      	strb	r1, [r3, r2]
			if (stat != HAL_OK) {
				_PRNFAST("!");
			}
			_PRNFAST("_END_T_\r\n");
#endif
			lenRxData = idx;
 8003b14:	4b24      	ldr	r3, [pc, #144]	@ (8003ba8 <task4_uartRx+0xf8>)
 8003b16:	881b      	ldrh	r3, [r3, #0]
 8003b18:	b29a      	uxth	r2, r3
 8003b1a:	4b28      	ldr	r3, [pc, #160]	@ (8003bbc <task4_uartRx+0x10c>)
 8003b1c:	801a      	strh	r2, [r3, #0]
			idx = 0;
 8003b1e:	4b22      	ldr	r3, [pc, #136]	@ (8003ba8 <task4_uartRx+0xf8>)
 8003b20:	2200      	movs	r2, #0
 8003b22:	801a      	strh	r2, [r3, #0]
			isFull = 0;
 8003b24:	4b1d      	ldr	r3, [pc, #116]	@ (8003b9c <task4_uartRx+0xec>)
 8003b26:	2200      	movs	r2, #0
 8003b28:	701a      	strb	r2, [r3, #0]
			isReciveCmplete = 0;
 8003b2a:	4b20      	ldr	r3, [pc, #128]	@ (8003bac <task4_uartRx+0xfc>)
 8003b2c:	2200      	movs	r2, #0
 8003b2e:	701a      	strb	r2, [r3, #0]
			//UARTtimeout = HAL_GetTick();
			//char tmpbuf[20];
			//itoa((UARTtimeout - HAL_GetTick()), tmpbuf);
			printf("timeout: %d\r\n", (int) (HAL_GetTick() - UARTtimeout));
 8003b30:	f001 ff9c 	bl	8005a6c <HAL_GetTick>
 8003b34:	4602      	mov	r2, r0
 8003b36:	4b1e      	ldr	r3, [pc, #120]	@ (8003bb0 <task4_uartRx+0x100>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	1ad3      	subs	r3, r2, r3
 8003b3c:	4619      	mov	r1, r3
 8003b3e:	4820      	ldr	r0, [pc, #128]	@ (8003bc0 <task4_uartRx+0x110>)
 8003b40:	f008 fce2 	bl	800c508 <iprintf>

			/* TO DO:  ,      bufRx1  bufRx2
			 *       		 */

			//   (  '_'),  (  '*')   
			if (bufRx2[0] == '*') { //  '*'    
 8003b44:	4b1c      	ldr	r3, [pc, #112]	@ (8003bb8 <task4_uartRx+0x108>)
 8003b46:	781b      	ldrb	r3, [r3, #0]
 8003b48:	2b2a      	cmp	r3, #42	@ 0x2a
 8003b4a:	d103      	bne.n	8003b54 <task4_uartRx+0xa4>
				command_bin(bufRx2);
 8003b4c:	481a      	ldr	r0, [pc, #104]	@ (8003bb8 <task4_uartRx+0x108>)
 8003b4e:	f000 f839 	bl	8003bc4 <command_bin>
			} else {
				command_ch(*bufRx2);
			} */
		}
	}
}
 8003b52:	e020      	b.n	8003b96 <task4_uartRx+0xe6>
			} else if (bufRx2[0] != 0 && bufRx2[0] != '\r' && bufRx2[0] != '\n') { //     
 8003b54:	4b18      	ldr	r3, [pc, #96]	@ (8003bb8 <task4_uartRx+0x108>)
 8003b56:	781b      	ldrb	r3, [r3, #0]
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d01c      	beq.n	8003b96 <task4_uartRx+0xe6>
 8003b5c:	4b16      	ldr	r3, [pc, #88]	@ (8003bb8 <task4_uartRx+0x108>)
 8003b5e:	781b      	ldrb	r3, [r3, #0]
 8003b60:	2b0d      	cmp	r3, #13
 8003b62:	d018      	beq.n	8003b96 <task4_uartRx+0xe6>
 8003b64:	4b14      	ldr	r3, [pc, #80]	@ (8003bb8 <task4_uartRx+0x108>)
 8003b66:	781b      	ldrb	r3, [r3, #0]
 8003b68:	2b0a      	cmp	r3, #10
 8003b6a:	d014      	beq.n	8003b96 <task4_uartRx+0xe6>
				if (bufRx2[1] == 0 || bufRx2[1] == '\r' || bufRx2[1] == '\n') {    //   -  
 8003b6c:	4b12      	ldr	r3, [pc, #72]	@ (8003bb8 <task4_uartRx+0x108>)
 8003b6e:	785b      	ldrb	r3, [r3, #1]
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d007      	beq.n	8003b84 <task4_uartRx+0xd4>
 8003b74:	4b10      	ldr	r3, [pc, #64]	@ (8003bb8 <task4_uartRx+0x108>)
 8003b76:	785b      	ldrb	r3, [r3, #1]
 8003b78:	2b0d      	cmp	r3, #13
 8003b7a:	d003      	beq.n	8003b84 <task4_uartRx+0xd4>
 8003b7c:	4b0e      	ldr	r3, [pc, #56]	@ (8003bb8 <task4_uartRx+0x108>)
 8003b7e:	785b      	ldrb	r3, [r3, #1]
 8003b80:	2b0a      	cmp	r3, #10
 8003b82:	d105      	bne.n	8003b90 <task4_uartRx+0xe0>
					command_ch(*bufRx2);  //    
 8003b84:	4b0c      	ldr	r3, [pc, #48]	@ (8003bb8 <task4_uartRx+0x108>)
 8003b86:	781b      	ldrb	r3, [r3, #0]
 8003b88:	4618      	mov	r0, r3
 8003b8a:	f000 fc6f 	bl	800446c <command_ch>
}
 8003b8e:	e002      	b.n	8003b96 <task4_uartRx+0xe6>
					command_str(bufRx2);  //    
 8003b90:	4809      	ldr	r0, [pc, #36]	@ (8003bb8 <task4_uartRx+0x108>)
 8003b92:	f000 f883 	bl	8003c9c <command_str>
}
 8003b96:	bf00      	nop
 8003b98:	bd80      	pop	{r7, pc}
 8003b9a:	bf00      	nop
 8003b9c:	20001214 	.word	0x20001214
 8003ba0:	0800ee34 	.word	0x0800ee34
 8003ba4:	200008f4 	.word	0x200008f4
 8003ba8:	20001210 	.word	0x20001210
 8003bac:	20001215 	.word	0x20001215
 8003bb0:	20001218 	.word	0x20001218
 8003bb4:	20000a10 	.word	0x20000a10
 8003bb8:	20000e10 	.word	0x20000e10
 8003bbc:	20001212 	.word	0x20001212
 8003bc0:	0800ee44 	.word	0x0800ee44

08003bc4 <command_bin>:

/*   
 *       \n     
 * message format: ['*'][idx_led (1 byte)][size data (2 bytes)][data r,g,b (3*n bytes)]
 */
void command_bin(char *str) {
 8003bc4:	b580      	push	{r7, lr}
 8003bc6:	b082      	sub	sp, #8
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	6078      	str	r0, [r7, #4]
	USART2_sendstr("Recive bin\r\n");
 8003bcc:	4803      	ldr	r0, [pc, #12]	@ (8003bdc <command_bin+0x18>)
 8003bce:	f7ff fe69 	bl	80038a4 <USART2_sendstr>
		// count += Serial.readBytes(cmdStr, 3);
		if (n <= strip.numPixels()) //NUM_LEDS  strip.numPixels() ->uint16_t
			strip.setPixelColor(n++, str[i++], str[i++], str[i++]); //(uint16_t n, uint8_t r, uint8_t g, uint8_t b);
	}
	*/
}
 8003bd2:	bf00      	nop
 8003bd4:	3708      	adds	r7, #8
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	bd80      	pop	{r7, pc}
 8003bda:	bf00      	nop
 8003bdc:	0800ee54 	.word	0x0800ee54

08003be0 <nextArg>:
*/
static inline bool compCmd(char* str, const char* cmd){
  return strncmp(str, cmd, strlen(cmd)) == 0;
}

bool nextArg(char **token, uint8_t len, uint8_t isHex) {
 8003be0:	b580      	push	{r7, lr}
 8003be2:	b084      	sub	sp, #16
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
 8003be8:	460b      	mov	r3, r1
 8003bea:	70fb      	strb	r3, [r7, #3]
 8003bec:	4613      	mov	r3, r2
 8003bee:	70bb      	strb	r3, [r7, #2]
	*token = strtok(NULL, " ");
 8003bf0:	4925      	ldr	r1, [pc, #148]	@ (8003c88 <nextArg+0xa8>)
 8003bf2:	2000      	movs	r0, #0
 8003bf4:	f008 fdf8 	bl	800c7e8 <strtok>
 8003bf8:	4602      	mov	r2, r0
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	601a      	str	r2, [r3, #0]
	//printf("nextArg: %s\r\n", *token);
	if (*token == NULL) {
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d104      	bne.n	8003c10 <nextArg+0x30>
		printf("arg is NULL\r\n");
 8003c06:	4821      	ldr	r0, [pc, #132]	@ (8003c8c <nextArg+0xac>)
 8003c08:	f008 fce6 	bl	800c5d8 <puts>
		return false;
 8003c0c:	2300      	movs	r3, #0
 8003c0e:	e036      	b.n	8003c7e <nextArg+0x9e>
	} else if (strlen(*token) != len) {
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	4618      	mov	r0, r3
 8003c16:	f7fc fb3b 	bl	8000290 <strlen>
 8003c1a:	4602      	mov	r2, r0
 8003c1c:	78fb      	ldrb	r3, [r7, #3]
 8003c1e:	429a      	cmp	r2, r3
 8003c20:	d008      	beq.n	8003c34 <nextArg+0x54>
		printf("arg len != %d, token: \'%s\'\r\n", len, *token);
 8003c22:	78f9      	ldrb	r1, [r7, #3]
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	461a      	mov	r2, r3
 8003c2a:	4819      	ldr	r0, [pc, #100]	@ (8003c90 <nextArg+0xb0>)
 8003c2c:	f008 fc6c 	bl	800c508 <iprintf>
		return false;
 8003c30:	2300      	movs	r3, #0
 8003c32:	e024      	b.n	8003c7e <nextArg+0x9e>
	} else if (isHex == 1) {
 8003c34:	78bb      	ldrb	r3, [r7, #2]
 8003c36:	2b01      	cmp	r3, #1
 8003c38:	d120      	bne.n	8003c7c <nextArg+0x9c>
		for (uint8_t i = 0; i < len; ++i) {
 8003c3a:	2300      	movs	r3, #0
 8003c3c:	73fb      	strb	r3, [r7, #15]
 8003c3e:	e019      	b.n	8003c74 <nextArg+0x94>
			char ch = (*token)[i];
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681a      	ldr	r2, [r3, #0]
 8003c44:	7bfb      	ldrb	r3, [r7, #15]
 8003c46:	4413      	add	r3, r2
 8003c48:	781b      	ldrb	r3, [r3, #0]
 8003c4a:	73bb      	strb	r3, [r7, #14]
			if (!isxdigit(ch)) { // ,   c  
 8003c4c:	7bbb      	ldrb	r3, [r7, #14]
 8003c4e:	3301      	adds	r3, #1
 8003c50:	4a10      	ldr	r2, [pc, #64]	@ (8003c94 <nextArg+0xb4>)
 8003c52:	4413      	add	r3, r2
 8003c54:	781b      	ldrb	r3, [r3, #0]
 8003c56:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d107      	bne.n	8003c6e <nextArg+0x8e>
				printf("arg not hex: \'%s\'\r\n", *token);
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	4619      	mov	r1, r3
 8003c64:	480c      	ldr	r0, [pc, #48]	@ (8003c98 <nextArg+0xb8>)
 8003c66:	f008 fc4f 	bl	800c508 <iprintf>
				return false;
 8003c6a:	2300      	movs	r3, #0
 8003c6c:	e007      	b.n	8003c7e <nextArg+0x9e>
		for (uint8_t i = 0; i < len; ++i) {
 8003c6e:	7bfb      	ldrb	r3, [r7, #15]
 8003c70:	3301      	adds	r3, #1
 8003c72:	73fb      	strb	r3, [r7, #15]
 8003c74:	7bfa      	ldrb	r2, [r7, #15]
 8003c76:	78fb      	ldrb	r3, [r7, #3]
 8003c78:	429a      	cmp	r2, r3
 8003c7a:	d3e1      	bcc.n	8003c40 <nextArg+0x60>
			}
		}
	}
	return true;
 8003c7c:	2301      	movs	r3, #1
}
 8003c7e:	4618      	mov	r0, r3
 8003c80:	3710      	adds	r7, #16
 8003c82:	46bd      	mov	sp, r7
 8003c84:	bd80      	pop	{r7, pc}
 8003c86:	bf00      	nop
 8003c88:	0800ee64 	.word	0x0800ee64
 8003c8c:	0800ee68 	.word	0x0800ee68
 8003c90:	0800ee78 	.word	0x0800ee78
 8003c94:	0800f634 	.word	0x0800f634
 8003c98:	0800ee98 	.word	0x0800ee98

08003c9c <command_str>:
#define I2C_ADDR_24C32  0x57  // AT24C32,I2C address 0x57, bin: 01010111, dec: 87  (4096 x 8) page 32 bytes
#define I2C_ADDR_INA226 0x40  // INA226, I2C address 0x40, bin: 01000000
#define I2C_ADDR_OLED   0x3C  // OLED,   I2C address 0x3C, bin: 00111100, dec: 60
#define I2C_ADDR_DS3231 0x68  // RTC_DS3231, address 0x68, bin: 01101000, dec: 104
*/
void command_str(char *str) {
 8003c9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ca0:	b09d      	sub	sp, #116	@ 0x74
 8003ca2:	af04      	add	r7, sp, #16
 8003ca4:	60f8      	str	r0, [r7, #12]
	//str++; //    '_'
	USART2_sendstr("Recive: \'");
 8003ca6:	4857      	ldr	r0, [pc, #348]	@ (8003e04 <command_str+0x168>)
 8003ca8:	f7ff fdfc 	bl	80038a4 <USART2_sendstr>
	USART2_sendstr(str); // echo
 8003cac:	68f8      	ldr	r0, [r7, #12]
 8003cae:	f7ff fdf9 	bl	80038a4 <USART2_sendstr>
	USART2_sendstr("\'\r\n");
 8003cb2:	4855      	ldr	r0, [pc, #340]	@ (8003e08 <command_str+0x16c>)
 8003cb4:	f7ff fdf6 	bl	80038a4 <USART2_sendstr>
	char *token; //     str.  str   strtok!!!
	token = strtok(str, " "); // get command
 8003cb8:	4954      	ldr	r1, [pc, #336]	@ (8003e0c <command_str+0x170>)
 8003cba:	68f8      	ldr	r0, [r7, #12]
 8003cbc:	f008 fd94 	bl	800c7e8 <strtok>
 8003cc0:	4603      	mov	r3, r0
 8003cc2:	61bb      	str	r3, [r7, #24]
	// TO DO:         

	if (token == NULL) {
 8003cc4:	69bb      	ldr	r3, [r7, #24]
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d104      	bne.n	8003cd4 <command_str+0x38>
		printf("cmd token is NULL. str=%s\r\n", str);
 8003cca:	68f9      	ldr	r1, [r7, #12]
 8003ccc:	4850      	ldr	r0, [pc, #320]	@ (8003e10 <command_str+0x174>)
 8003cce:	f008 fc1b 	bl	800c508 <iprintf>
		return;
 8003cd2:	e3a5      	b.n	8004420 <command_str+0x784>
	} else {
		printf("cmd token: \'%s\'\r\n", token);
 8003cd4:	69bb      	ldr	r3, [r7, #24]
 8003cd6:	4619      	mov	r1, r3
 8003cd8:	484e      	ldr	r0, [pc, #312]	@ (8003e14 <command_str+0x178>)
 8003cda:	f008 fc15 	bl	800c508 <iprintf>
	}

	if (strcmp(token, "test") == 0) {
 8003cde:	69bb      	ldr	r3, [r7, #24]
 8003ce0:	494d      	ldr	r1, [pc, #308]	@ (8003e18 <command_str+0x17c>)
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	f7fc fa74 	bl	80001d0 <strcmp>
 8003ce8:	4603      	mov	r3, r0
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d10c      	bne.n	8003d08 <command_str+0x6c>
		uint32_t startTime = HAL_GetTick();
 8003cee:	f001 febd 	bl	8005a6c <HAL_GetTick>
 8003cf2:	61f8      	str	r0, [r7, #28]
		printf("cmd: test\r\ntime(ms): %d\r\n", (int) (HAL_GetTick() - startTime)); //uint32_t endTime = HAL_GetTick();
 8003cf4:	f001 feba 	bl	8005a6c <HAL_GetTick>
 8003cf8:	4602      	mov	r2, r0
 8003cfa:	69fb      	ldr	r3, [r7, #28]
 8003cfc:	1ad3      	subs	r3, r2, r3
 8003cfe:	4619      	mov	r1, r3
 8003d00:	4846      	ldr	r0, [pc, #280]	@ (8003e1c <command_str+0x180>)
 8003d02:	f008 fc01 	bl	800c508 <iprintf>
 8003d06:	e38b      	b.n	8004420 <command_str+0x784>
	} else if (strcmp(token, "task") == 0) {
 8003d08:	69bb      	ldr	r3, [r7, #24]
 8003d0a:	4945      	ldr	r1, [pc, #276]	@ (8003e20 <command_str+0x184>)
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	f7fc fa5f 	bl	80001d0 <strcmp>
 8003d12:	4603      	mov	r3, r0
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	f040 8093 	bne.w	8003e40 <command_str+0x1a4>
		token = strtok(NULL, " ");
 8003d1a:	493c      	ldr	r1, [pc, #240]	@ (8003e0c <command_str+0x170>)
 8003d1c:	2000      	movs	r0, #0
 8003d1e:	f008 fd63 	bl	800c7e8 <strtok>
 8003d22:	4603      	mov	r3, r0
 8003d24:	61bb      	str	r3, [r7, #24]
		if (token == NULL) {
 8003d26:	69bb      	ldr	r3, [r7, #24]
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d103      	bne.n	8003d34 <command_str+0x98>
			printf("task arg is NULL\r\n");
 8003d2c:	483d      	ldr	r0, [pc, #244]	@ (8003e24 <command_str+0x188>)
 8003d2e:	f008 fc53 	bl	800c5d8 <puts>
			return;
 8003d32:	e375      	b.n	8004420 <command_str+0x784>
		}
		if (!strcmp(token, "bmp280")) {
 8003d34:	69bb      	ldr	r3, [r7, #24]
 8003d36:	493c      	ldr	r1, [pc, #240]	@ (8003e28 <command_str+0x18c>)
 8003d38:	4618      	mov	r0, r3
 8003d3a:	f7fc fa49 	bl	80001d0 <strcmp>
 8003d3e:	4603      	mov	r3, r0
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d15b      	bne.n	8003dfc <command_str+0x160>
			if (!nextArg(&token, 1, 0))
 8003d44:	f107 0318 	add.w	r3, r7, #24
 8003d48:	2200      	movs	r2, #0
 8003d4a:	2101      	movs	r1, #1
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	f7ff ff47 	bl	8003be0 <nextArg>
 8003d52:	4603      	mov	r3, r0
 8003d54:	f083 0301 	eor.w	r3, r3, #1
 8003d58:	b2db      	uxtb	r3, r3
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	f040 8353 	bne.w	8004406 <command_str+0x76a>
				return;
			char cmd = *token;
 8003d60:	69bb      	ldr	r3, [r7, #24]
 8003d62:	781b      	ldrb	r3, [r3, #0]
 8003d64:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			printf("cmd arg: \'%c\'\r\n", cmd);
 8003d68:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003d6c:	4619      	mov	r1, r3
 8003d6e:	482f      	ldr	r0, [pc, #188]	@ (8003e2c <command_str+0x190>)
 8003d70:	f008 fbca 	bl	800c508 <iprintf>
			//printf("cmd not exist. token: \'%s\'\r\n", token);

			switch (cmd) {
 8003d74:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003d78:	2b70      	cmp	r3, #112	@ 0x70
 8003d7a:	d002      	beq.n	8003d82 <command_str+0xe6>
 8003d7c:	2b74      	cmp	r3, #116	@ 0x74
 8003d7e:	d01d      	beq.n	8003dbc <command_str+0x120>
				if (t_BMP280 != NULL && t_BMP280->task != NULL && period > 0) {
					t_BMP280->period = period;
				}
				break;
			default:
				break;
 8003d80:	e34e      	b.n	8004420 <command_str+0x784>
				printf("cmd pause task change\r\n");
 8003d82:	482b      	ldr	r0, [pc, #172]	@ (8003e30 <command_str+0x194>)
 8003d84:	f008 fc28 	bl	800c5d8 <puts>
				printf("Task BMP280 Run/Stop\r\n");
 8003d88:	482a      	ldr	r0, [pc, #168]	@ (8003e34 <command_str+0x198>)
 8003d8a:	f008 fc25 	bl	800c5d8 <puts>
				if (t_BMP280 != NULL && t_BMP280->task != NULL) {
 8003d8e:	4b2a      	ldr	r3, [pc, #168]	@ (8003e38 <command_str+0x19c>)
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	f000 8339 	beq.w	800440a <command_str+0x76e>
 8003d98:	4b27      	ldr	r3, [pc, #156]	@ (8003e38 <command_str+0x19c>)
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	f000 8333 	beq.w	800440a <command_str+0x76e>
					t_BMP280->pause = (t_BMP280->pause) ? 0 : 1;
 8003da4:	4b24      	ldr	r3, [pc, #144]	@ (8003e38 <command_str+0x19c>)
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	7b1b      	ldrb	r3, [r3, #12]
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	bf0c      	ite	eq
 8003dae:	2301      	moveq	r3, #1
 8003db0:	2300      	movne	r3, #0
 8003db2:	b2da      	uxtb	r2, r3
 8003db4:	4b20      	ldr	r3, [pc, #128]	@ (8003e38 <command_str+0x19c>)
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	731a      	strb	r2, [r3, #12]
				break;
 8003dba:	e326      	b.n	800440a <command_str+0x76e>
				token = strtok(NULL, " ");
 8003dbc:	4913      	ldr	r1, [pc, #76]	@ (8003e0c <command_str+0x170>)
 8003dbe:	2000      	movs	r0, #0
 8003dc0:	f008 fd12 	bl	800c7e8 <strtok>
 8003dc4:	4603      	mov	r3, r0
 8003dc6:	61bb      	str	r3, [r7, #24]
				uint32_t period = (uint32_t) atoi(token);
 8003dc8:	69bb      	ldr	r3, [r7, #24]
 8003dca:	4618      	mov	r0, r3
 8003dcc:	f007 fdfa 	bl	800b9c4 <atoi>
 8003dd0:	4603      	mov	r3, r0
 8003dd2:	623b      	str	r3, [r7, #32]
				if (t_BMP280 != NULL && t_BMP280->task != NULL && period > 0) {
 8003dd4:	4b18      	ldr	r3, [pc, #96]	@ (8003e38 <command_str+0x19c>)
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	f000 8318 	beq.w	800440e <command_str+0x772>
 8003dde:	4b16      	ldr	r3, [pc, #88]	@ (8003e38 <command_str+0x19c>)
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	f000 8312 	beq.w	800440e <command_str+0x772>
 8003dea:	6a3b      	ldr	r3, [r7, #32]
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	f000 830e 	beq.w	800440e <command_str+0x772>
					t_BMP280->period = period;
 8003df2:	4b11      	ldr	r3, [pc, #68]	@ (8003e38 <command_str+0x19c>)
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	6a3a      	ldr	r2, [r7, #32]
 8003df8:	605a      	str	r2, [r3, #4]
				break;
 8003dfa:	e308      	b.n	800440e <command_str+0x772>
			}
		} else {
			printf("task name not exist\r\n");
 8003dfc:	480f      	ldr	r0, [pc, #60]	@ (8003e3c <command_str+0x1a0>)
 8003dfe:	f008 fbeb 	bl	800c5d8 <puts>
			return;
 8003e02:	e30d      	b.n	8004420 <command_str+0x784>
 8003e04:	0800eeac 	.word	0x0800eeac
 8003e08:	0800eeb8 	.word	0x0800eeb8
 8003e0c:	0800ee64 	.word	0x0800ee64
 8003e10:	0800eebc 	.word	0x0800eebc
 8003e14:	0800eed8 	.word	0x0800eed8
 8003e18:	0800eeec 	.word	0x0800eeec
 8003e1c:	0800eef4 	.word	0x0800eef4
 8003e20:	0800ef10 	.word	0x0800ef10
 8003e24:	0800ef18 	.word	0x0800ef18
 8003e28:	0800ef2c 	.word	0x0800ef2c
 8003e2c:	0800ef34 	.word	0x0800ef34
 8003e30:	0800ef44 	.word	0x0800ef44
 8003e34:	0800ef5c 	.word	0x0800ef5c
 8003e38:	20000a08 	.word	0x20000a08
 8003e3c:	0800ef74 	.word	0x0800ef74
		}
	} else if (strcmp(token, "i2c") == 0) {
 8003e40:	69bb      	ldr	r3, [r7, #24]
 8003e42:	49b0      	ldr	r1, [pc, #704]	@ (8004104 <command_str+0x468>)
 8003e44:	4618      	mov	r0, r3
 8003e46:	f7fc f9c3 	bl	80001d0 <strcmp>
 8003e4a:	4603      	mov	r3, r0
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	f040 82c8 	bne.w	80043e2 <command_str+0x746>
		uint32_t startTime = HAL_GetTick(); // micros(); //millis();
 8003e52:	f001 fe0b 	bl	8005a6c <HAL_GetTick>
 8003e56:	6578      	str	r0, [r7, #84]	@ 0x54

		if(!nextArg(&token, 2, 1)) return;
 8003e58:	f107 0318 	add.w	r3, r7, #24
 8003e5c:	2201      	movs	r2, #1
 8003e5e:	2102      	movs	r1, #2
 8003e60:	4618      	mov	r0, r3
 8003e62:	f7ff febd 	bl	8003be0 <nextArg>
 8003e66:	4603      	mov	r3, r0
 8003e68:	f083 0301 	eor.w	r3, r3, #1
 8003e6c:	b2db      	uxtb	r3, r3
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	f040 82cf 	bne.w	8004412 <command_str+0x776>
		uint8_t busaddr = (hex2byte(token[0]) << 4) | hex2byte(token[1]); //  
 8003e74:	69bb      	ldr	r3, [r7, #24]
 8003e76:	781b      	ldrb	r3, [r3, #0]
 8003e78:	4618      	mov	r0, r3
 8003e7a:	f7fe fbb7 	bl	80025ec <hex2byte>
 8003e7e:	4603      	mov	r3, r0
 8003e80:	011b      	lsls	r3, r3, #4
 8003e82:	b25e      	sxtb	r6, r3
 8003e84:	69bb      	ldr	r3, [r7, #24]
 8003e86:	3301      	adds	r3, #1
 8003e88:	781b      	ldrb	r3, [r3, #0]
 8003e8a:	4618      	mov	r0, r3
 8003e8c:	f7fe fbae 	bl	80025ec <hex2byte>
 8003e90:	4603      	mov	r3, r0
 8003e92:	b25b      	sxtb	r3, r3
 8003e94:	4333      	orrs	r3, r6
 8003e96:	b25b      	sxtb	r3, r3
 8003e98:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
		printf("arg1 bus_addr: %d, 0x%02x\r\n", busaddr, busaddr);
 8003e9c:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8003ea0:	f897 2053 	ldrb.w	r2, [r7, #83]	@ 0x53
 8003ea4:	4619      	mov	r1, r3
 8003ea6:	4898      	ldr	r0, [pc, #608]	@ (8004108 <command_str+0x46c>)
 8003ea8:	f008 fb2e 	bl	800c508 <iprintf>

		if(!nextArg(&token, 1, 0)) return;
 8003eac:	f107 0318 	add.w	r3, r7, #24
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	2101      	movs	r1, #1
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	f7ff fe93 	bl	8003be0 <nextArg>
 8003eba:	4603      	mov	r3, r0
 8003ebc:	f083 0301 	eor.w	r3, r3, #1
 8003ec0:	b2db      	uxtb	r3, r3
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	f040 82a7 	bne.w	8004416 <command_str+0x77a>
		char wr = *token;
 8003ec8:	69bb      	ldr	r3, [r7, #24]
 8003eca:	781b      	ldrb	r3, [r3, #0]
 8003ecc:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
		printf("arg2 wr: \'%c\'\r\n", wr);
 8003ed0:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 8003ed4:	4619      	mov	r1, r3
 8003ed6:	488d      	ldr	r0, [pc, #564]	@ (800410c <command_str+0x470>)
 8003ed8:	f008 fb16 	bl	800c508 <iprintf>

		if(!nextArg(&token, 1, 0)) return;
 8003edc:	f107 0318 	add.w	r3, r7, #24
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	2101      	movs	r1, #1
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	f7ff fe7b 	bl	8003be0 <nextArg>
 8003eea:	4603      	mov	r3, r0
 8003eec:	f083 0301 	eor.w	r3, r3, #1
 8003ef0:	b2db      	uxtb	r3, r3
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	f040 8291 	bne.w	800441a <command_str+0x77e>
		uint8_t memaddrsize = (uint8_t) atoi(token); //memaddrsize=0,1,2
 8003ef8:	69bb      	ldr	r3, [r7, #24]
 8003efa:	4618      	mov	r0, r3
 8003efc:	f007 fd62 	bl	800b9c4 <atoi>
 8003f00:	4603      	mov	r3, r0
 8003f02:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
		printf("arg3 mem addr size: %d\r\n", memaddrsize);
 8003f06:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 8003f0a:	4619      	mov	r1, r3
 8003f0c:	4880      	ldr	r0, [pc, #512]	@ (8004110 <command_str+0x474>)
 8003f0e:	f008 fafb 	bl	800c508 <iprintf>

		if(!nextArg(&token, 4, 1)) return; //  
 8003f12:	f107 0318 	add.w	r3, r7, #24
 8003f16:	2201      	movs	r2, #1
 8003f18:	2104      	movs	r1, #4
 8003f1a:	4618      	mov	r0, r3
 8003f1c:	f7ff fe60 	bl	8003be0 <nextArg>
 8003f20:	4603      	mov	r3, r0
 8003f22:	f083 0301 	eor.w	r3, r3, #1
 8003f26:	b2db      	uxtb	r3, r3
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	f040 8278 	bne.w	800441e <command_str+0x782>
		//uint16_t memaddr = hex2ul(token, 4);
		uint16_t memaddr = (hex2byte(token[0]) << 12) | (hex2byte(token[1]) << 8)
 8003f2e:	69bb      	ldr	r3, [r7, #24]
 8003f30:	781b      	ldrb	r3, [r3, #0]
 8003f32:	4618      	mov	r0, r3
 8003f34:	f7fe fb5a 	bl	80025ec <hex2byte>
 8003f38:	4603      	mov	r3, r0
 8003f3a:	031b      	lsls	r3, r3, #12
 8003f3c:	b21e      	sxth	r6, r3
 8003f3e:	69bb      	ldr	r3, [r7, #24]
 8003f40:	3301      	adds	r3, #1
 8003f42:	781b      	ldrb	r3, [r3, #0]
 8003f44:	4618      	mov	r0, r3
 8003f46:	f7fe fb51 	bl	80025ec <hex2byte>
 8003f4a:	4603      	mov	r3, r0
 8003f4c:	021b      	lsls	r3, r3, #8
 8003f4e:	b21b      	sxth	r3, r3
 8003f50:	4333      	orrs	r3, r6
 8003f52:	b21e      	sxth	r6, r3
				| (hex2byte(token[2]) << 4) | hex2byte(token[3]);
 8003f54:	69bb      	ldr	r3, [r7, #24]
 8003f56:	3302      	adds	r3, #2
 8003f58:	781b      	ldrb	r3, [r3, #0]
 8003f5a:	4618      	mov	r0, r3
 8003f5c:	f7fe fb46 	bl	80025ec <hex2byte>
 8003f60:	4603      	mov	r3, r0
 8003f62:	011b      	lsls	r3, r3, #4
 8003f64:	b21b      	sxth	r3, r3
 8003f66:	4333      	orrs	r3, r6
 8003f68:	b21e      	sxth	r6, r3
 8003f6a:	69bb      	ldr	r3, [r7, #24]
 8003f6c:	3303      	adds	r3, #3
 8003f6e:	781b      	ldrb	r3, [r3, #0]
 8003f70:	4618      	mov	r0, r3
 8003f72:	f7fe fb3b 	bl	80025ec <hex2byte>
 8003f76:	4603      	mov	r3, r0
 8003f78:	b21b      	sxth	r3, r3
 8003f7a:	4333      	orrs	r3, r6
 8003f7c:	b21b      	sxth	r3, r3
		uint16_t memaddr = (hex2byte(token[0]) << 12) | (hex2byte(token[1]) << 8)
 8003f7e:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
		printf("arg4 addr reg: %d, 0x%04x\r\n", memaddr, memaddr);
 8003f82:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8003f86:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8003f8a:	4619      	mov	r1, r3
 8003f8c:	4861      	ldr	r0, [pc, #388]	@ (8004114 <command_str+0x478>)
 8003f8e:	f008 fabb 	bl	800c508 <iprintf>

		//if(!nextArg(&token, 4, 1)) return; //  ,      \0
		token = strtok(NULL, " ");
 8003f92:	4961      	ldr	r1, [pc, #388]	@ (8004118 <command_str+0x47c>)
 8003f94:	2000      	movs	r0, #0
 8003f96:	f008 fc27 	bl	800c7e8 <strtok>
 8003f9a:	4603      	mov	r3, r0
 8003f9c:	61bb      	str	r3, [r7, #24]
		uint16_t len_data = hex2ul(token, 4);
 8003f9e:	69bb      	ldr	r3, [r7, #24]
 8003fa0:	2104      	movs	r1, #4
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	f7fe fb4c 	bl	8002640 <hex2ul>
 8003fa8:	4603      	mov	r3, r0
 8003faa:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
		printf("arg5 len_data: %d, 0x%04x\r\n", len_data, len_data);
 8003fae:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8003fb2:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 8003fb6:	4619      	mov	r1, r3
 8003fb8:	4858      	ldr	r0, [pc, #352]	@ (800411c <command_str+0x480>)
 8003fba:	f008 faa5 	bl	800c508 <iprintf>

		/* write */
		if ((wr == 'w') || (wr == 'W')) {
 8003fbe:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 8003fc2:	2b77      	cmp	r3, #119	@ 0x77
 8003fc4:	d004      	beq.n	8003fd0 <command_str+0x334>
 8003fc6:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 8003fca:	2b57      	cmp	r3, #87	@ 0x57
 8003fcc:	f040 813d 	bne.w	800424a <command_str+0x5ae>
 8003fd0:	466b      	mov	r3, sp
 8003fd2:	461d      	mov	r5, r3
			token += 5; //      len_data
 8003fd4:	69bb      	ldr	r3, [r7, #24]
 8003fd6:	3305      	adds	r3, #5
 8003fd8:	61bb      	str	r3, [r7, #24]
			uint8_t buffW[len_data];
 8003fda:	f8b7 104c 	ldrh.w	r1, [r7, #76]	@ 0x4c
 8003fde:	460b      	mov	r3, r1
 8003fe0:	3b01      	subs	r3, #1
 8003fe2:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003fe4:	b28b      	uxth	r3, r1
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	603b      	str	r3, [r7, #0]
 8003fea:	607a      	str	r2, [r7, #4]
 8003fec:	f04f 0200 	mov.w	r2, #0
 8003ff0:	f04f 0300 	mov.w	r3, #0
 8003ff4:	e9d7 8900 	ldrd	r8, r9, [r7]
 8003ff8:	4648      	mov	r0, r9
 8003ffa:	00c3      	lsls	r3, r0, #3
 8003ffc:	4640      	mov	r0, r8
 8003ffe:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8004002:	4640      	mov	r0, r8
 8004004:	00c2      	lsls	r2, r0, #3
 8004006:	b28b      	uxth	r3, r1
 8004008:	2200      	movs	r2, #0
 800400a:	469a      	mov	sl, r3
 800400c:	4693      	mov	fp, r2
 800400e:	f04f 0200 	mov.w	r2, #0
 8004012:	f04f 0300 	mov.w	r3, #0
 8004016:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800401a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800401e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004022:	460b      	mov	r3, r1
 8004024:	3307      	adds	r3, #7
 8004026:	08db      	lsrs	r3, r3, #3
 8004028:	00db      	lsls	r3, r3, #3
 800402a:	ebad 0d03 	sub.w	sp, sp, r3
 800402e:	ab04      	add	r3, sp, #16
 8004030:	3300      	adds	r3, #0
 8004032:	637b      	str	r3, [r7, #52]	@ 0x34
			for (int i = 0; i < len_data; ++i) {
 8004034:	2300      	movs	r3, #0
 8004036:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004038:	e055      	b.n	80040e6 <command_str+0x44a>
				char chH = *token++;
 800403a:	69bb      	ldr	r3, [r7, #24]
 800403c:	1c5a      	adds	r2, r3, #1
 800403e:	61ba      	str	r2, [r7, #24]
 8004040:	781b      	ldrb	r3, [r3, #0]
 8004042:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				 *   ('\f'),  ('\t')   ('\v') 
				 *
				 * isxdigit(c) - ,   c  
				 * if ((chH == '\0') || (chH == '\r') || (chH == '\n') || (chH == ' '))
				 * */
				if (!isxdigit(chH)) {
 8004046:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800404a:	3301      	adds	r3, #1
 800404c:	4a34      	ldr	r2, [pc, #208]	@ (8004120 <command_str+0x484>)
 800404e:	4413      	add	r3, r2
 8004050:	781b      	ldrb	r3, [r3, #0]
 8004052:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 8004056:	2b00      	cmp	r3, #0
 8004058:	d10d      	bne.n	8004076 <command_str+0x3da>
					printf("Error:    . len_data: %d, i: %d\r\n",
 800405a:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800405e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004060:	4619      	mov	r1, r3
 8004062:	4830      	ldr	r0, [pc, #192]	@ (8004124 <command_str+0x488>)
 8004064:	f008 fa50 	bl	800c508 <iprintf>
							len_data, i);
					print_mem_8(buffW, len_data);
 8004068:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800406c:	4619      	mov	r1, r3
 800406e:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8004070:	f7fe fa8c 	bl	800258c <print_mem_8>
					return;
 8004074:	e0e7      	b.n	8004246 <command_str+0x5aa>
				}
				char chL = *token++;
 8004076:	69bb      	ldr	r3, [r7, #24]
 8004078:	1c5a      	adds	r2, r3, #1
 800407a:	61ba      	str	r2, [r7, #24]
 800407c:	781b      	ldrb	r3, [r3, #0]
 800407e:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
				if (!isxdigit(chL)) {
 8004082:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004086:	3301      	adds	r3, #1
 8004088:	4a25      	ldr	r2, [pc, #148]	@ (8004120 <command_str+0x484>)
 800408a:	4413      	add	r3, r2
 800408c:	781b      	ldrb	r3, [r3, #0]
 800408e:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 8004092:	2b00      	cmp	r3, #0
 8004094:	d10d      	bne.n	80040b2 <command_str+0x416>
					printf("Error:    . len_data: %d, i: %d\r\n",
 8004096:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800409a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800409c:	4619      	mov	r1, r3
 800409e:	4821      	ldr	r0, [pc, #132]	@ (8004124 <command_str+0x488>)
 80040a0:	f008 fa32 	bl	800c508 <iprintf>
							len_data, i);
					print_mem_8(buffW, len_data);
 80040a4:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 80040a8:	4619      	mov	r1, r3
 80040aa:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80040ac:	f7fe fa6e 	bl	800258c <print_mem_8>
					return;
 80040b0:	e0c9      	b.n	8004246 <command_str+0x5aa>
				}
				buffW[i] = (hex2byte(chH) << 4) | hex2byte(chL);
 80040b2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80040b6:	4618      	mov	r0, r3
 80040b8:	f7fe fa98 	bl	80025ec <hex2byte>
 80040bc:	4603      	mov	r3, r0
 80040be:	011b      	lsls	r3, r3, #4
 80040c0:	b25c      	sxtb	r4, r3
 80040c2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80040c6:	4618      	mov	r0, r3
 80040c8:	f7fe fa90 	bl	80025ec <hex2byte>
 80040cc:	4603      	mov	r3, r0
 80040ce:	b25b      	sxtb	r3, r3
 80040d0:	4323      	orrs	r3, r4
 80040d2:	b25b      	sxtb	r3, r3
 80040d4:	b2d9      	uxtb	r1, r3
 80040d6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80040d8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80040da:	4413      	add	r3, r2
 80040dc:	460a      	mov	r2, r1
 80040de:	701a      	strb	r2, [r3, #0]
			for (int i = 0; i < len_data; ++i) {
 80040e0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80040e2:	3301      	adds	r3, #1
 80040e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80040e6:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 80040ea:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80040ec:	429a      	cmp	r2, r3
 80040ee:	dba4      	blt.n	800403a <command_str+0x39e>
//			if (!nextArg(&token, 2)) return;
//			uint8_t data = (hex2int(token[0]) << 4) | hex2int(token[1]);
//			printf("arg data: %d, 0x%02x\r\n", data, data);

			//    STM32 (unsigned int) aka (uint32_t) aka (unsigned long)
			uint32_t crc = ~0L; // crc Init  : 0xFFFFFFFF
 80040f0:	f04f 33ff 	mov.w	r3, #4294967295
 80040f4:	617b      	str	r3, [r7, #20]
			printf("data1: [");
 80040f6:	480c      	ldr	r0, [pc, #48]	@ (8004128 <command_str+0x48c>)
 80040f8:	f008 fa06 	bl	800c508 <iprintf>
			for (int i = 0; i < len_data; i++) {
 80040fc:	2300      	movs	r3, #0
 80040fe:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004100:	e029      	b.n	8004156 <command_str+0x4ba>
 8004102:	bf00      	nop
 8004104:	0800ef8c 	.word	0x0800ef8c
 8004108:	0800ef90 	.word	0x0800ef90
 800410c:	0800efac 	.word	0x0800efac
 8004110:	0800efbc 	.word	0x0800efbc
 8004114:	0800efd8 	.word	0x0800efd8
 8004118:	0800ee64 	.word	0x0800ee64
 800411c:	0800eff4 	.word	0x0800eff4
 8004120:	0800f634 	.word	0x0800f634
 8004124:	0800f010 	.word	0x0800f010
 8004128:	0800f04c 	.word	0x0800f04c
				printf("%02X ", buffW[i]);
 800412c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800412e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004130:	4413      	add	r3, r2
 8004132:	781b      	ldrb	r3, [r3, #0]
 8004134:	4619      	mov	r1, r3
 8004136:	48bc      	ldr	r0, [pc, #752]	@ (8004428 <command_str+0x78c>)
 8004138:	f008 f9e6 	bl	800c508 <iprintf>
				crc32stream(buffW[i], &crc);
 800413c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800413e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004140:	4413      	add	r3, r2
 8004142:	781b      	ldrb	r3, [r3, #0]
 8004144:	f107 0214 	add.w	r2, r7, #20
 8004148:	4611      	mov	r1, r2
 800414a:	4618      	mov	r0, r3
 800414c:	f7fe fb2c 	bl	80027a8 <crc32stream>
			for (int i = 0; i < len_data; i++) {
 8004150:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004152:	3301      	adds	r3, #1
 8004154:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004156:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800415a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800415c:	429a      	cmp	r2, r3
 800415e:	dbe5      	blt.n	800412c <command_str+0x490>
			}
			printf("]\r\nCRC START\r\n%x\r\nCRC END\r\n", (unsigned int)crc);
 8004160:	697b      	ldr	r3, [r7, #20]
 8004162:	4619      	mov	r1, r3
 8004164:	48b1      	ldr	r0, [pc, #708]	@ (800442c <command_str+0x790>)
 8004166:	f008 f9cf 	bl	800c508 <iprintf>

			printf("\r\ndata2: [");
 800416a:	48b1      	ldr	r0, [pc, #708]	@ (8004430 <command_str+0x794>)
 800416c:	f008 f9cc 	bl	800c508 <iprintf>
			print_mem_8(buffW, len_data);
 8004170:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8004174:	4619      	mov	r1, r3
 8004176:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8004178:	f7fe fa08 	bl	800258c <print_mem_8>
			uint32_t crc32 = crc32buf(buffW, len_data);
 800417c:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8004180:	4619      	mov	r1, r3
 8004182:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8004184:	f7fe fb42 	bl	800280c <crc32buf>
 8004188:	6338      	str	r0, [r7, #48]	@ 0x30
			printf("]\r\nCRC START\r\n%x\r\nCRC END\r\n", (unsigned int)crc32);
 800418a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800418c:	48a7      	ldr	r0, [pc, #668]	@ (800442c <command_str+0x790>)
 800418e:	f008 f9bb 	bl	800c508 <iprintf>

			if (len_data == 1)
 8004192:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8004196:	2b01      	cmp	r3, #1
 8004198:	d109      	bne.n	80041ae <command_str+0x512>
				printf("\r\nWrite to I2C: [dev] 0x%02x -> [mem] 0x%02x = [data] 0x%02x\r\n",
 800419a:	f897 1053 	ldrb.w	r1, [r7, #83]	@ 0x53
 800419e:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
						busaddr, memaddr, buffW[0]);
 80041a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041a4:	781b      	ldrb	r3, [r3, #0]
				printf("\r\nWrite to I2C: [dev] 0x%02x -> [mem] 0x%02x = [data] 0x%02x\r\n",
 80041a6:	48a3      	ldr	r0, [pc, #652]	@ (8004434 <command_str+0x798>)
 80041a8:	f008 f9ae 	bl	800c508 <iprintf>
 80041ac:	e00c      	b.n	80041c8 <command_str+0x52c>
			else
				printf("\r\nWrite to I2C: [dev] 0x%02x -> [mem] 0x%02x..0x%02x\r\n",
 80041ae:	f897 1053 	ldrb.w	r1, [r7, #83]	@ 0x53
 80041b2:	f8b7 004e 	ldrh.w	r0, [r7, #78]	@ 0x4e
 80041b6:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 80041ba:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 80041be:	4413      	add	r3, r2
 80041c0:	4602      	mov	r2, r0
 80041c2:	489d      	ldr	r0, [pc, #628]	@ (8004438 <command_str+0x79c>)
 80041c4:	f008 f9a0 	bl	800c508 <iprintf>
						busaddr, memaddr, memaddr + len_data);

			if (memaddrsize == 1) {
 80041c8:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 80041cc:	2b01      	cmp	r3, #1
 80041ce:	d112      	bne.n	80041f6 <command_str+0x55a>
				HAL_I2C_Mem_Write(H_I2C, busaddr << 1, memaddr, I2C_MEMADD_SIZE_8BIT,  buffW, len_data, 100);
 80041d0:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 80041d4:	b29b      	uxth	r3, r3
 80041d6:	005b      	lsls	r3, r3, #1
 80041d8:	b299      	uxth	r1, r3
 80041da:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 80041de:	2364      	movs	r3, #100	@ 0x64
 80041e0:	9302      	str	r3, [sp, #8]
 80041e2:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 80041e6:	9301      	str	r3, [sp, #4]
 80041e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041ea:	9300      	str	r3, [sp, #0]
 80041ec:	2301      	movs	r3, #1
 80041ee:	4893      	ldr	r0, [pc, #588]	@ (800443c <command_str+0x7a0>)
 80041f0:	f003 fea0 	bl	8007f34 <HAL_I2C_Mem_Write>
 80041f4:	e01c      	b.n	8004230 <command_str+0x594>
			} else if (memaddrsize == 2) {
 80041f6:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 80041fa:	2b02      	cmp	r3, #2
 80041fc:	d112      	bne.n	8004224 <command_str+0x588>
				HAL_I2C_Mem_Write(H_I2C, busaddr << 1, memaddr, I2C_MEMADD_SIZE_16BIT, buffW, len_data, 100);
 80041fe:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8004202:	b29b      	uxth	r3, r3
 8004204:	005b      	lsls	r3, r3, #1
 8004206:	b299      	uxth	r1, r3
 8004208:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 800420c:	2364      	movs	r3, #100	@ 0x64
 800420e:	9302      	str	r3, [sp, #8]
 8004210:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8004214:	9301      	str	r3, [sp, #4]
 8004216:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004218:	9300      	str	r3, [sp, #0]
 800421a:	2310      	movs	r3, #16
 800421c:	4887      	ldr	r0, [pc, #540]	@ (800443c <command_str+0x7a0>)
 800421e:	f003 fe89 	bl	8007f34 <HAL_I2C_Mem_Write>
 8004222:	e005      	b.n	8004230 <command_str+0x594>
			} else {
				printf("Error: memaddrsize not 1,2: %d", memaddrsize);
 8004224:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 8004228:	4619      	mov	r1, r3
 800422a:	4885      	ldr	r0, [pc, #532]	@ (8004440 <command_str+0x7a4>)
 800422c:	f008 f96c 	bl	800c508 <iprintf>
			}

			// TO DO:    BMP280
			if (busaddr == 0x76) {
 8004230:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8004234:	2b76      	cmp	r3, #118	@ 0x76
 8004236:	d104      	bne.n	8004242 <command_str+0x5a6>
				//bmp280_write(memaddr, data);
				HAL_Delay(100);
 8004238:	2064      	movs	r0, #100	@ 0x64
 800423a:	f001 fc23 	bl	8005a84 <HAL_Delay>
				BMP280_Read_All();
 800423e:	f7fe ffa3 	bl	8003188 <BMP280_Read_All>
 8004242:	46ad      	mov	sp, r5
		if ((wr == 'w') || (wr == 'W')) {
 8004244:	e0c2      	b.n	80043cc <command_str+0x730>
					return;
 8004246:	46ad      	mov	sp, r5
 8004248:	e0ea      	b.n	8004420 <command_str+0x784>
			}
		}
		/* read */	// i2c 76 r 1 0000 0100    i2c 76 r 1 00f5 0001
		else if ((wr == 'r') || (wr == 'R')) {
 800424a:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 800424e:	2b72      	cmp	r3, #114	@ 0x72
 8004250:	d004      	beq.n	800425c <command_str+0x5c0>
 8004252:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 8004256:	2b52      	cmp	r3, #82	@ 0x52
 8004258:	f040 80b8 	bne.w	80043cc <command_str+0x730>
 800425c:	466b      	mov	r3, sp
 800425e:	461e      	mov	r6, r3
			if (len_data == 0) {
 8004260:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8004264:	2b00      	cmp	r3, #0
 8004266:	d103      	bne.n	8004270 <command_str+0x5d4>
				printf("Error: len_data = 0\r\n");
 8004268:	4876      	ldr	r0, [pc, #472]	@ (8004444 <command_str+0x7a8>)
 800426a:	f008 f9b5 	bl	800c5d8 <puts>
				return;
 800426e:	e0ab      	b.n	80043c8 <command_str+0x72c>
			}
			uint8_t readbuf[len_data];
 8004270:	f8b7 104c 	ldrh.w	r1, [r7, #76]	@ 0x4c
 8004274:	460b      	mov	r3, r1
 8004276:	3b01      	subs	r3, #1
 8004278:	64bb      	str	r3, [r7, #72]	@ 0x48
 800427a:	b28b      	uxth	r3, r1
 800427c:	2200      	movs	r2, #0
 800427e:	4698      	mov	r8, r3
 8004280:	4691      	mov	r9, r2
 8004282:	f04f 0200 	mov.w	r2, #0
 8004286:	f04f 0300 	mov.w	r3, #0
 800428a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800428e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004292:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004296:	b28b      	uxth	r3, r1
 8004298:	2200      	movs	r2, #0
 800429a:	461c      	mov	r4, r3
 800429c:	4615      	mov	r5, r2
 800429e:	f04f 0200 	mov.w	r2, #0
 80042a2:	f04f 0300 	mov.w	r3, #0
 80042a6:	00eb      	lsls	r3, r5, #3
 80042a8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80042ac:	00e2      	lsls	r2, r4, #3
 80042ae:	460b      	mov	r3, r1
 80042b0:	3307      	adds	r3, #7
 80042b2:	08db      	lsrs	r3, r3, #3
 80042b4:	00db      	lsls	r3, r3, #3
 80042b6:	ebad 0d03 	sub.w	sp, sp, r3
 80042ba:	ab04      	add	r3, sp, #16
 80042bc:	3300      	adds	r3, #0
 80042be:	647b      	str	r3, [r7, #68]	@ 0x44

			if (memaddrsize == 0) { //   i2c    ,        
 80042c0:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d11a      	bne.n	80042fe <command_str+0x662>
				HAL_StatusTypeDef st = HAL_I2C_Master_Receive(H_I2C, busaddr << 1, readbuf, len_data, 200); // HAL_MAX_DELAY
 80042c8:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 80042cc:	b29b      	uxth	r3, r3
 80042ce:	005b      	lsls	r3, r3, #1
 80042d0:	b299      	uxth	r1, r3
 80042d2:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 80042d6:	22c8      	movs	r2, #200	@ 0xc8
 80042d8:	9200      	str	r2, [sp, #0]
 80042da:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80042dc:	4857      	ldr	r0, [pc, #348]	@ (800443c <command_str+0x7a0>)
 80042de:	f003 fbf7 	bl	8007ad0 <HAL_I2C_Master_Receive>
 80042e2:	4603      	mov	r3, r0
 80042e4:	f887 3041 	strb.w	r3, [r7, #65]	@ 0x41
				if (st != HAL_OK) {
 80042e8:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d055      	beq.n	800439c <command_str+0x700>
					printf("Error: HAL status HAL_I2C_Master_Receive = %d", st);
 80042f0:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 80042f4:	4619      	mov	r1, r3
 80042f6:	4854      	ldr	r0, [pc, #336]	@ (8004448 <command_str+0x7ac>)
 80042f8:	f008 f906 	bl	800c508 <iprintf>
					return;
 80042fc:	e064      	b.n	80043c8 <command_str+0x72c>
				}
			} else if (memaddrsize == 1) {
 80042fe:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 8004302:	2b01      	cmp	r3, #1
 8004304:	d11f      	bne.n	8004346 <command_str+0x6aa>
				//HAL_I2C_Mem_Write(H_I2C, busaddr << 1, memaddr, I2C_MEMADD_SIZE_8BIT,  buffW, len_data, 100);
				HAL_StatusTypeDef st = HAL_I2C_Mem_Read(H_I2C, busaddr << 1, memaddr, I2C_MEMADD_SIZE_8BIT, readbuf, len_data, 200);
 8004306:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800430a:	b29b      	uxth	r3, r3
 800430c:	005b      	lsls	r3, r3, #1
 800430e:	b299      	uxth	r1, r3
 8004310:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8004314:	23c8      	movs	r3, #200	@ 0xc8
 8004316:	9302      	str	r3, [sp, #8]
 8004318:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800431c:	9301      	str	r3, [sp, #4]
 800431e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004320:	9300      	str	r3, [sp, #0]
 8004322:	2301      	movs	r3, #1
 8004324:	4845      	ldr	r0, [pc, #276]	@ (800443c <command_str+0x7a0>)
 8004326:	f003 feff 	bl	8008128 <HAL_I2C_Mem_Read>
 800432a:	4603      	mov	r3, r0
 800432c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
				if (st != HAL_OK) {
 8004330:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8004334:	2b00      	cmp	r3, #0
 8004336:	d031      	beq.n	800439c <command_str+0x700>
					printf("Error: HAL status I2C_Mem_Read = %d", st);
 8004338:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 800433c:	4619      	mov	r1, r3
 800433e:	4843      	ldr	r0, [pc, #268]	@ (800444c <command_str+0x7b0>)
 8004340:	f008 f8e2 	bl	800c508 <iprintf>
					return;
 8004344:	e040      	b.n	80043c8 <command_str+0x72c>
				}
			} else if (memaddrsize == 2) {
 8004346:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800434a:	2b02      	cmp	r3, #2
 800434c:	d11f      	bne.n	800438e <command_str+0x6f2>
				HAL_StatusTypeDef st = HAL_I2C_Mem_Read(H_I2C, busaddr << 1, memaddr, I2C_MEMADD_SIZE_16BIT, readbuf, len_data, 200);
 800434e:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8004352:	b29b      	uxth	r3, r3
 8004354:	005b      	lsls	r3, r3, #1
 8004356:	b299      	uxth	r1, r3
 8004358:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 800435c:	23c8      	movs	r3, #200	@ 0xc8
 800435e:	9302      	str	r3, [sp, #8]
 8004360:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8004364:	9301      	str	r3, [sp, #4]
 8004366:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004368:	9300      	str	r3, [sp, #0]
 800436a:	2310      	movs	r3, #16
 800436c:	4833      	ldr	r0, [pc, #204]	@ (800443c <command_str+0x7a0>)
 800436e:	f003 fedb 	bl	8008128 <HAL_I2C_Mem_Read>
 8004372:	4603      	mov	r3, r0
 8004374:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
				if (st != HAL_OK) {
 8004378:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800437c:	2b00      	cmp	r3, #0
 800437e:	d00d      	beq.n	800439c <command_str+0x700>
					printf("Error: HAL status I2C_Mem_Read = %d", st);
 8004380:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8004384:	4619      	mov	r1, r3
 8004386:	4831      	ldr	r0, [pc, #196]	@ (800444c <command_str+0x7b0>)
 8004388:	f008 f8be 	bl	800c508 <iprintf>
					return;
 800438c:	e01c      	b.n	80043c8 <command_str+0x72c>
				}
			} else {
				printf("Error: memaddrsize not 0,1,2: = %d", memaddrsize);
 800438e:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 8004392:	4619      	mov	r1, r3
 8004394:	482e      	ldr	r0, [pc, #184]	@ (8004450 <command_str+0x7b4>)
 8004396:	f008 f8b7 	bl	800c508 <iprintf>
				return;
 800439a:	e015      	b.n	80043c8 <command_str+0x72c>
			}

			unsigned long crc = crc32buf(readbuf, len_data);
 800439c:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 80043a0:	4619      	mov	r1, r3
 80043a2:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 80043a4:	f7fe fa32 	bl	800280c <crc32buf>
 80043a8:	63f8      	str	r0, [r7, #60]	@ 0x3c
			printf("DATA START");
 80043aa:	482a      	ldr	r0, [pc, #168]	@ (8004454 <command_str+0x7b8>)
 80043ac:	f008 f8ac 	bl	800c508 <iprintf>
			print_mem_8(readbuf, len_data);
 80043b0:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 80043b4:	4619      	mov	r1, r3
 80043b6:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 80043b8:	f7fe f8e8 	bl	800258c <print_mem_8>
	        printf("DATA END\r\nCRC START\r\n%x\r\nCRC END\r\n", (unsigned int)crc);
 80043bc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80043be:	4826      	ldr	r0, [pc, #152]	@ (8004458 <command_str+0x7bc>)
 80043c0:	f008 f8a2 	bl	800c508 <iprintf>
 80043c4:	46b5      	mov	sp, r6
 80043c6:	e001      	b.n	80043cc <command_str+0x730>
				return;
 80043c8:	46b5      	mov	sp, r6
 80043ca:	e029      	b.n	8004420 <command_str+0x784>
		}

		uint32_t endTime = HAL_GetTick();
 80043cc:	f001 fb4e 	bl	8005a6c <HAL_GetTick>
 80043d0:	62b8      	str	r0, [r7, #40]	@ 0x28
		//printf("\r\nWrite time(ms): %d\r\n", (int)(endTime - startTime));
		printf("Time(ms): %d\r\n\r\n", (int)(endTime - startTime));
 80043d2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80043d4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80043d6:	1ad3      	subs	r3, r2, r3
 80043d8:	4619      	mov	r1, r3
 80043da:	4820      	ldr	r0, [pc, #128]	@ (800445c <command_str+0x7c0>)
 80043dc:	f008 f894 	bl	800c508 <iprintf>
 80043e0:	e01e      	b.n	8004420 <command_str+0x784>
	} else if (strcmp(token, "i2c2") == 0) {
 80043e2:	69bb      	ldr	r3, [r7, #24]
 80043e4:	491e      	ldr	r1, [pc, #120]	@ (8004460 <command_str+0x7c4>)
 80043e6:	4618      	mov	r0, r3
 80043e8:	f7fb fef2 	bl	80001d0 <strcmp>
 80043ec:	4603      	mov	r3, r0
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d103      	bne.n	80043fa <command_str+0x75e>
		printf("cmd: i2c2\r\n");
 80043f2:	481c      	ldr	r0, [pc, #112]	@ (8004464 <command_str+0x7c8>)
 80043f4:	f008 f8f0 	bl	800c5d8 <puts>
 80043f8:	e012      	b.n	8004420 <command_str+0x784>
	} else {
		printf("cmd not exist. token: \'%s\'\r\n", token);
 80043fa:	69bb      	ldr	r3, [r7, #24]
 80043fc:	4619      	mov	r1, r3
 80043fe:	481a      	ldr	r0, [pc, #104]	@ (8004468 <command_str+0x7cc>)
 8004400:	f008 f882 	bl	800c508 <iprintf>
		return;
 8004404:	e00c      	b.n	8004420 <command_str+0x784>
				return;
 8004406:	bf00      	nop
 8004408:	e00a      	b.n	8004420 <command_str+0x784>
				break;
 800440a:	bf00      	nop
 800440c:	e008      	b.n	8004420 <command_str+0x784>
				break;
 800440e:	bf00      	nop
 8004410:	e006      	b.n	8004420 <command_str+0x784>
		if(!nextArg(&token, 2, 1)) return;
 8004412:	bf00      	nop
 8004414:	e004      	b.n	8004420 <command_str+0x784>
		if(!nextArg(&token, 1, 0)) return;
 8004416:	bf00      	nop
 8004418:	e002      	b.n	8004420 <command_str+0x784>
		if(!nextArg(&token, 1, 0)) return;
 800441a:	bf00      	nop
 800441c:	e000      	b.n	8004420 <command_str+0x784>
		if(!nextArg(&token, 4, 1)) return; //  
 800441e:	bf00      	nop
				Serial << "digitalWrite '" << value << "'" << endl;
				digitalWrite(pin, (uint8) value);
			}
		}
	} */
}
 8004420:	3764      	adds	r7, #100	@ 0x64
 8004422:	46bd      	mov	sp, r7
 8004424:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004428:	0800f058 	.word	0x0800f058
 800442c:	0800f060 	.word	0x0800f060
 8004430:	0800f07c 	.word	0x0800f07c
 8004434:	0800f088 	.word	0x0800f088
 8004438:	0800f0c8 	.word	0x0800f0c8
 800443c:	20000848 	.word	0x20000848
 8004440:	0800f100 	.word	0x0800f100
 8004444:	0800f120 	.word	0x0800f120
 8004448:	0800f138 	.word	0x0800f138
 800444c:	0800eb60 	.word	0x0800eb60
 8004450:	0800f168 	.word	0x0800f168
 8004454:	0800f18c 	.word	0x0800f18c
 8004458:	0800f198 	.word	0x0800f198
 800445c:	0800f1bc 	.word	0x0800f1bc
 8004460:	0800f1d0 	.word	0x0800f1d0
 8004464:	0800f1d8 	.word	0x0800f1d8
 8004468:	0800f1e4 	.word	0x0800f1e4

0800446c <command_ch>:

//   
void command_ch(char c) {
 800446c:	b580      	push	{r7, lr}
 800446e:	b082      	sub	sp, #8
 8004470:	af00      	add	r7, sp, #0
 8004472:	4603      	mov	r3, r0
 8004474:	71fb      	strb	r3, [r7, #7]
	/*if (c == 't') testspeedcopy(); */
	switch (c) {
 8004476:	79fb      	ldrb	r3, [r7, #7]
 8004478:	3b31      	subs	r3, #49	@ 0x31
 800447a:	2b48      	cmp	r3, #72	@ 0x48
 800447c:	f200 815e 	bhi.w	800473c <command_ch+0x2d0>
 8004480:	a201      	add	r2, pc, #4	@ (adr r2, 8004488 <command_ch+0x1c>)
 8004482:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004486:	bf00      	nop
 8004488:	0800471b 	.word	0x0800471b
 800448c:	08004723 	.word	0x08004723
 8004490:	0800472b 	.word	0x0800472b
 8004494:	0800473d 	.word	0x0800473d
 8004498:	0800473d 	.word	0x0800473d
 800449c:	0800473d 	.word	0x0800473d
 80044a0:	0800473d 	.word	0x0800473d
 80044a4:	0800473d 	.word	0x0800473d
 80044a8:	0800473d 	.word	0x0800473d
 80044ac:	0800473d 	.word	0x0800473d
 80044b0:	0800473d 	.word	0x0800473d
 80044b4:	0800473d 	.word	0x0800473d
 80044b8:	0800473d 	.word	0x0800473d
 80044bc:	0800473d 	.word	0x0800473d
 80044c0:	0800473d 	.word	0x0800473d
 80044c4:	0800473d 	.word	0x0800473d
 80044c8:	0800473d 	.word	0x0800473d
 80044cc:	0800473d 	.word	0x0800473d
 80044d0:	0800473d 	.word	0x0800473d
 80044d4:	0800473d 	.word	0x0800473d
 80044d8:	0800473d 	.word	0x0800473d
 80044dc:	0800473d 	.word	0x0800473d
 80044e0:	0800473d 	.word	0x0800473d
 80044e4:	0800473d 	.word	0x0800473d
 80044e8:	0800473d 	.word	0x0800473d
 80044ec:	0800473d 	.word	0x0800473d
 80044f0:	0800473d 	.word	0x0800473d
 80044f4:	0800473d 	.word	0x0800473d
 80044f8:	0800473d 	.word	0x0800473d
 80044fc:	0800473d 	.word	0x0800473d
 8004500:	0800473d 	.word	0x0800473d
 8004504:	0800473d 	.word	0x0800473d
 8004508:	08004605 	.word	0x08004605
 800450c:	080045c5 	.word	0x080045c5
 8004510:	0800473d 	.word	0x0800473d
 8004514:	0800473d 	.word	0x0800473d
 8004518:	080046c5 	.word	0x080046c5
 800451c:	0800473d 	.word	0x0800473d
 8004520:	0800473d 	.word	0x0800473d
 8004524:	0800473d 	.word	0x0800473d
 8004528:	080046f1 	.word	0x080046f1
 800452c:	0800473d 	.word	0x0800473d
 8004530:	0800473d 	.word	0x0800473d
 8004534:	0800473d 	.word	0x0800473d
 8004538:	0800473d 	.word	0x0800473d
 800453c:	0800473d 	.word	0x0800473d
 8004540:	0800473d 	.word	0x0800473d
 8004544:	0800473d 	.word	0x0800473d
 8004548:	0800473d 	.word	0x0800473d
 800454c:	0800473d 	.word	0x0800473d
 8004550:	080045ad 	.word	0x080045ad
 8004554:	08004639 	.word	0x08004639
 8004558:	08004713 	.word	0x08004713
 800455c:	0800473d 	.word	0x0800473d
 8004560:	0800473d 	.word	0x0800473d
 8004564:	080045dd 	.word	0x080045dd
 8004568:	0800473d 	.word	0x0800473d
 800456c:	0800473d 	.word	0x0800473d
 8004570:	0800473d 	.word	0x0800473d
 8004574:	0800473d 	.word	0x0800473d
 8004578:	0800473d 	.word	0x0800473d
 800457c:	0800473d 	.word	0x0800473d
 8004580:	0800473d 	.word	0x0800473d
 8004584:	0800473d 	.word	0x0800473d
 8004588:	080045f5 	.word	0x080045f5
 800458c:	080045b9 	.word	0x080045b9
 8004590:	080045e9 	.word	0x080045e9
 8004594:	080045d1 	.word	0x080045d1
 8004598:	08004677 	.word	0x08004677
 800459c:	0800473d 	.word	0x0800473d
 80045a0:	0800473d 	.word	0x0800473d
 80045a4:	0800473d 	.word	0x0800473d
 80045a8:	080046a3 	.word	0x080046a3
	case 'c':
		printf("Test LCD LPH8731\r\n");
 80045ac:	4867      	ldr	r0, [pc, #412]	@ (800474c <command_ch+0x2e0>)
 80045ae:	f008 f813 	bl	800c5d8 <puts>
		Lcd_test();
 80045b2:	f7fc fe15 	bl	80011e0 <Lcd_test>
		break;
 80045b6:	e0c4      	b.n	8004742 <command_ch+0x2d6>
#ifdef INC_MT6701_H_
		printf("mt6701 read\r\n");
		mt6701_read_test();
#endif
#ifdef INC_BMP280_H_
		printf("BMP280 read\r\n");
 80045b8:	4865      	ldr	r0, [pc, #404]	@ (8004750 <command_ch+0x2e4>)
 80045ba:	f008 f80d 	bl	800c5d8 <puts>
		BMP280_Read_All();
 80045be:	f7fe fde3 	bl	8003188 <BMP280_Read_All>
#endif
		break;
 80045c2:	e0be      	b.n	8004742 <command_ch+0x2d6>
	case 'R':
#ifdef INC_BMP280_H_
		printf("BMP280 read press, temper\r\n");
 80045c4:	4863      	ldr	r0, [pc, #396]	@ (8004754 <command_ch+0x2e8>)
 80045c6:	f008 f807 	bl	800c5d8 <puts>
		BMP280_Read_PT();
 80045ca:	f7fe ff19 	bl	8003400 <BMP280_Read_PT>
#endif
		break;
 80045ce:	e0b8      	b.n	8004742 <command_ch+0x2d6>
	case 't':
		printf("Test speed data copy\r\n");
 80045d0:	4861      	ldr	r0, [pc, #388]	@ (8004758 <command_ch+0x2ec>)
 80045d2:	f008 f801 	bl	800c5d8 <puts>
#ifdef INC_TESTSPEEDCOPY_H_
		testspeedcopy();
 80045d6:	f7ff f84b 	bl	8003670 <testspeedcopy>
#endif
		break;
 80045da:	e0b2      	b.n	8004742 <command_ch+0x2d6>
	case 'h':
		printf("ATH25 Test\r\n");
 80045dc:	485f      	ldr	r0, [pc, #380]	@ (800475c <command_ch+0x2f0>)
 80045de:	f007 fffb 	bl	800c5d8 <puts>
#ifdef INC_ATH25_H_
		ATH25_test();
 80045e2:	f7ff f81f 	bl	8003624 <ATH25_test>
#endif
		break;
 80045e6:	e0ac      	b.n	8004742 <command_ch+0x2d6>
	case 's':
		printf("scan I2C\r\n");
 80045e8:	485d      	ldr	r0, [pc, #372]	@ (8004760 <command_ch+0x2f4>)
 80045ea:	f007 fff5 	bl	800c5d8 <puts>
		scanI2C();
 80045ee:	f7fe f863 	bl	80026b8 <scanI2C>
		break;
 80045f2:	e0a6      	b.n	8004742 <command_ch+0x2d6>
	case 'q':
		printf("TIM_OC_Stop\r\n");
 80045f4:	485b      	ldr	r0, [pc, #364]	@ (8004764 <command_ch+0x2f8>)
 80045f6:	f007 ffef 	bl	800c5d8 <puts>
		//HAL_TIM_OC_Start(&htim4, TIM_CHANNEL_4); //  
		HAL_TIM_OC_Stop(&htim4, TIM_CHANNEL_4);
 80045fa:	210c      	movs	r1, #12
 80045fc:	485a      	ldr	r0, [pc, #360]	@ (8004768 <command_ch+0x2fc>)
 80045fe:	f005 fc29 	bl	8009e54 <HAL_TIM_OC_Stop>
		break;
 8004602:	e09e      	b.n	8004742 <command_ch+0x2d6>
	case 'Q':
		printf("Task BMP280 Run/Stop\r\n");
 8004604:	4859      	ldr	r0, [pc, #356]	@ (800476c <command_ch+0x300>)
 8004606:	f007 ffe7 	bl	800c5d8 <puts>
		if (t_BMP280 != NULL && t_BMP280->task != NULL) {
 800460a:	4b59      	ldr	r3, [pc, #356]	@ (8004770 <command_ch+0x304>)
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	2b00      	cmp	r3, #0
 8004610:	f000 8096 	beq.w	8004740 <command_ch+0x2d4>
 8004614:	4b56      	ldr	r3, [pc, #344]	@ (8004770 <command_ch+0x304>)
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	2b00      	cmp	r3, #0
 800461c:	f000 8090 	beq.w	8004740 <command_ch+0x2d4>
			t_BMP280->pause = (t_BMP280->pause) ? 0 : 1;
 8004620:	4b53      	ldr	r3, [pc, #332]	@ (8004770 <command_ch+0x304>)
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	7b1b      	ldrb	r3, [r3, #12]
 8004626:	2b00      	cmp	r3, #0
 8004628:	bf0c      	ite	eq
 800462a:	2301      	moveq	r3, #1
 800462c:	2300      	movne	r3, #0
 800462e:	b2da      	uxtb	r2, r3
 8004630:	4b4f      	ldr	r3, [pc, #316]	@ (8004770 <command_ch+0x304>)
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	731a      	strb	r2, [r3, #12]
		}
		break;
 8004636:	e083      	b.n	8004740 <command_ch+0x2d4>
	case 'd':
		isDMA = !isDMA;
 8004638:	4b4e      	ldr	r3, [pc, #312]	@ (8004774 <command_ch+0x308>)
 800463a:	781b      	ldrb	r3, [r3, #0]
 800463c:	2b00      	cmp	r3, #0
 800463e:	bf0c      	ite	eq
 8004640:	2301      	moveq	r3, #1
 8004642:	2300      	movne	r3, #0
 8004644:	b2db      	uxtb	r3, r3
 8004646:	461a      	mov	r2, r3
 8004648:	4b4a      	ldr	r3, [pc, #296]	@ (8004774 <command_ch+0x308>)
 800464a:	701a      	strb	r2, [r3, #0]
#if defined(STM32F407xx)
		maxlen = (isDMA == 0) ? 520 : 1856;
 800464c:	4b49      	ldr	r3, [pc, #292]	@ (8004774 <command_ch+0x308>)
 800464e:	781b      	ldrb	r3, [r3, #0]
 8004650:	2b00      	cmp	r3, #0
 8004652:	d102      	bne.n	800465a <command_ch+0x1ee>
 8004654:	f44f 7202 	mov.w	r2, #520	@ 0x208
 8004658:	e001      	b.n	800465e <command_ch+0x1f2>
 800465a:	f44f 62e8 	mov.w	r2, #1856	@ 0x740
 800465e:	4b46      	ldr	r3, [pc, #280]	@ (8004778 <command_ch+0x30c>)
 8004660:	801a      	strh	r2, [r3, #0]
#else
		maxlen = (isDMA == 0) ? 100 : 512;
#endif
		printf("Set isDMA %d, maxlen %d\r\n", isDMA, maxlen);
 8004662:	4b44      	ldr	r3, [pc, #272]	@ (8004774 <command_ch+0x308>)
 8004664:	781b      	ldrb	r3, [r3, #0]
 8004666:	4619      	mov	r1, r3
 8004668:	4b43      	ldr	r3, [pc, #268]	@ (8004778 <command_ch+0x30c>)
 800466a:	881b      	ldrh	r3, [r3, #0]
 800466c:	461a      	mov	r2, r3
 800466e:	4843      	ldr	r0, [pc, #268]	@ (800477c <command_ch+0x310>)
 8004670:	f007 ff4a 	bl	800c508 <iprintf>
		break;
 8004674:	e065      	b.n	8004742 <command_ch+0x2d6>
	case 'u':
		maxlen += 4;
 8004676:	4b40      	ldr	r3, [pc, #256]	@ (8004778 <command_ch+0x30c>)
 8004678:	881b      	ldrh	r3, [r3, #0]
 800467a:	3304      	adds	r3, #4
 800467c:	b29a      	uxth	r2, r3
 800467e:	4b3e      	ldr	r3, [pc, #248]	@ (8004778 <command_ch+0x30c>)
 8004680:	801a      	strh	r2, [r3, #0]
		if (maxlen > RX_BUF_LEN)
 8004682:	4b3d      	ldr	r3, [pc, #244]	@ (8004778 <command_ch+0x30c>)
 8004684:	881b      	ldrh	r3, [r3, #0]
 8004686:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800468a:	d903      	bls.n	8004694 <command_ch+0x228>
			maxlen = RX_BUF_LEN;
 800468c:	4b3a      	ldr	r3, [pc, #232]	@ (8004778 <command_ch+0x30c>)
 800468e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004692:	801a      	strh	r2, [r3, #0]
		printf("maxlen up %d\r\n", maxlen);
 8004694:	4b38      	ldr	r3, [pc, #224]	@ (8004778 <command_ch+0x30c>)
 8004696:	881b      	ldrh	r3, [r3, #0]
 8004698:	4619      	mov	r1, r3
 800469a:	4839      	ldr	r0, [pc, #228]	@ (8004780 <command_ch+0x314>)
 800469c:	f007 ff34 	bl	800c508 <iprintf>
		break;
 80046a0:	e04f      	b.n	8004742 <command_ch+0x2d6>
	case 'y':
		if (maxlen >= 4)
 80046a2:	4b35      	ldr	r3, [pc, #212]	@ (8004778 <command_ch+0x30c>)
 80046a4:	881b      	ldrh	r3, [r3, #0]
 80046a6:	2b03      	cmp	r3, #3
 80046a8:	d905      	bls.n	80046b6 <command_ch+0x24a>
			maxlen -= 4;
 80046aa:	4b33      	ldr	r3, [pc, #204]	@ (8004778 <command_ch+0x30c>)
 80046ac:	881b      	ldrh	r3, [r3, #0]
 80046ae:	3b04      	subs	r3, #4
 80046b0:	b29a      	uxth	r2, r3
 80046b2:	4b31      	ldr	r3, [pc, #196]	@ (8004778 <command_ch+0x30c>)
 80046b4:	801a      	strh	r2, [r3, #0]
		printf("maxlen dw %d\r\n", maxlen);
 80046b6:	4b30      	ldr	r3, [pc, #192]	@ (8004778 <command_ch+0x30c>)
 80046b8:	881b      	ldrh	r3, [r3, #0]
 80046ba:	4619      	mov	r1, r3
 80046bc:	4831      	ldr	r0, [pc, #196]	@ (8004784 <command_ch+0x318>)
 80046be:	f007 ff23 	bl	800c508 <iprintf>
		break;
 80046c2:	e03e      	b.n	8004742 <command_ch+0x2d6>
	case 'U':
		maxlen += 4*10;
 80046c4:	4b2c      	ldr	r3, [pc, #176]	@ (8004778 <command_ch+0x30c>)
 80046c6:	881b      	ldrh	r3, [r3, #0]
 80046c8:	3328      	adds	r3, #40	@ 0x28
 80046ca:	b29a      	uxth	r2, r3
 80046cc:	4b2a      	ldr	r3, [pc, #168]	@ (8004778 <command_ch+0x30c>)
 80046ce:	801a      	strh	r2, [r3, #0]
		if (maxlen > RX_BUF_LEN)
 80046d0:	4b29      	ldr	r3, [pc, #164]	@ (8004778 <command_ch+0x30c>)
 80046d2:	881b      	ldrh	r3, [r3, #0]
 80046d4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046d8:	d903      	bls.n	80046e2 <command_ch+0x276>
			maxlen = RX_BUF_LEN;
 80046da:	4b27      	ldr	r3, [pc, #156]	@ (8004778 <command_ch+0x30c>)
 80046dc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80046e0:	801a      	strh	r2, [r3, #0]
		printf("maxlen up %d\r\n", maxlen);
 80046e2:	4b25      	ldr	r3, [pc, #148]	@ (8004778 <command_ch+0x30c>)
 80046e4:	881b      	ldrh	r3, [r3, #0]
 80046e6:	4619      	mov	r1, r3
 80046e8:	4825      	ldr	r0, [pc, #148]	@ (8004780 <command_ch+0x314>)
 80046ea:	f007 ff0d 	bl	800c508 <iprintf>
		break;
 80046ee:	e028      	b.n	8004742 <command_ch+0x2d6>
	case 'Y':
		if (maxlen >= 4*10)
 80046f0:	4b21      	ldr	r3, [pc, #132]	@ (8004778 <command_ch+0x30c>)
 80046f2:	881b      	ldrh	r3, [r3, #0]
 80046f4:	2b27      	cmp	r3, #39	@ 0x27
 80046f6:	d905      	bls.n	8004704 <command_ch+0x298>
			maxlen -= 4*10;
 80046f8:	4b1f      	ldr	r3, [pc, #124]	@ (8004778 <command_ch+0x30c>)
 80046fa:	881b      	ldrh	r3, [r3, #0]
 80046fc:	3b28      	subs	r3, #40	@ 0x28
 80046fe:	b29a      	uxth	r2, r3
 8004700:	4b1d      	ldr	r3, [pc, #116]	@ (8004778 <command_ch+0x30c>)
 8004702:	801a      	strh	r2, [r3, #0]
		printf("maxlen dw %d\r\n", maxlen);
 8004704:	4b1c      	ldr	r3, [pc, #112]	@ (8004778 <command_ch+0x30c>)
 8004706:	881b      	ldrh	r3, [r3, #0]
 8004708:	4619      	mov	r1, r3
 800470a:	481e      	ldr	r0, [pc, #120]	@ (8004784 <command_ch+0x318>)
 800470c:	f007 fefc 	bl	800c508 <iprintf>
		break;
 8004710:	e017      	b.n	8004742 <command_ch+0x2d6>
	case 'e':
		printf("Read EEPROM 24C02\r\n");
 8004712:	481d      	ldr	r0, [pc, #116]	@ (8004788 <command_ch+0x31c>)
 8004714:	f007 ff60 	bl	800c5d8 <puts>
		//eeprom_readall();
		break;
 8004718:	e013      	b.n	8004742 <command_ch+0x2d6>
	case '1':
		printf("Command 1\r\n");
 800471a:	481c      	ldr	r0, [pc, #112]	@ (800478c <command_ch+0x320>)
 800471c:	f007 ff5c 	bl	800c5d8 <puts>
		break;
 8004720:	e00f      	b.n	8004742 <command_ch+0x2d6>
	case '2':
		printf("Command 2\r\n");
 8004722:	481b      	ldr	r0, [pc, #108]	@ (8004790 <command_ch+0x324>)
 8004724:	f007 ff58 	bl	800c5d8 <puts>
		break;
 8004728:	e00b      	b.n	8004742 <command_ch+0x2d6>
	case '3':
		_PRNFAST("Command 3\r\n");
 800472a:	220b      	movs	r2, #11
 800472c:	4919      	ldr	r1, [pc, #100]	@ (8004794 <command_ch+0x328>)
 800472e:	481a      	ldr	r0, [pc, #104]	@ (8004798 <command_ch+0x32c>)
 8004730:	f006 f997 	bl	800aa62 <HAL_UART_Transmit_IT>
 8004734:	2001      	movs	r0, #1
 8004736:	f001 f9a5 	bl	8005a84 <HAL_Delay>
		break;
 800473a:	e002      	b.n	8004742 <command_ch+0x2d6>
	default:
		break;
 800473c:	bf00      	nop
 800473e:	e000      	b.n	8004742 <command_ch+0x2d6>
		break;
 8004740:	bf00      	nop
	}
}
 8004742:	bf00      	nop
 8004744:	3708      	adds	r7, #8
 8004746:	46bd      	mov	sp, r7
 8004748:	bd80      	pop	{r7, pc}
 800474a:	bf00      	nop
 800474c:	0800f204 	.word	0x0800f204
 8004750:	0800f218 	.word	0x0800f218
 8004754:	0800f228 	.word	0x0800f228
 8004758:	0800f244 	.word	0x0800f244
 800475c:	0800f25c 	.word	0x0800f25c
 8004760:	0800f268 	.word	0x0800f268
 8004764:	0800f274 	.word	0x0800f274
 8004768:	200008ac 	.word	0x200008ac
 800476c:	0800ef5c 	.word	0x0800ef5c
 8004770:	20000a08 	.word	0x20000a08
 8004774:	2000121c 	.word	0x2000121c
 8004778:	20000000 	.word	0x20000000
 800477c:	0800f284 	.word	0x0800f284
 8004780:	0800f2a0 	.word	0x0800f2a0
 8004784:	0800f2b0 	.word	0x0800f2b0
 8004788:	0800f2c0 	.word	0x0800f2c0
 800478c:	0800f2d4 	.word	0x0800f2d4
 8004790:	0800f2e0 	.word	0x0800f2e0
 8004794:	0800f2ec 	.word	0x0800f2ec
 8004798:	200008f4 	.word	0x200008f4

0800479c <task2_led>:
/*----------------------------------------------------------------------------*/
void task1() {
	printf("_Worked: %.3f sec\r\n", HAL_GetTick()/1000.0f);
}

void task2_led() {
 800479c:	b580      	push	{r7, lr}
 800479e:	af00      	add	r7, sp, #0
	LED_Toggle
 80047a0:	2101      	movs	r1, #1
 80047a2:	4802      	ldr	r0, [pc, #8]	@ (80047ac <task2_led+0x10>)
 80047a4:	f002 ff37 	bl	8007616 <HAL_GPIO_TogglePin>
	//ADC_read_DMA_mode();
}
 80047a8:	bf00      	nop
 80047aa:	bd80      	pop	{r7, pc}
 80047ac:	40021000 	.word	0x40021000

080047b0 <task3_KB>:

void task3_KB() {
 80047b0:	b580      	push	{r7, lr}
 80047b2:	b082      	sub	sp, #8
 80047b4:	af00      	add	r7, sp, #0
//	Keyboard_test(Keyboard_read());
	uint16_t kb = Keyboard_read();
 80047b6:	f7fd fe19 	bl	80023ec <Keyboard_read>
 80047ba:	4603      	mov	r3, r0
 80047bc:	80fb      	strh	r3, [r7, #6]
	Keyboard_test(kb);
 80047be:	88fb      	ldrh	r3, [r7, #6]
 80047c0:	4618      	mov	r0, r3
 80047c2:	f7fd fe85 	bl	80024d0 <Keyboard_test>
	if (kb & KB_LEFT)  {
 80047c6:	88fb      	ldrh	r3, [r7, #6]
 80047c8:	f003 0301 	and.w	r3, r3, #1
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d009      	beq.n	80047e4 <task3_KB+0x34>
		printf("Scanning I2C buses\r\n");
 80047d0:	4834      	ldr	r0, [pc, #208]	@ (80048a4 <task3_KB+0xf4>)
 80047d2:	f007 ff01 	bl	800c5d8 <puts>
		scanI2C();
 80047d6:	f7fd ff6f 	bl	80026b8 <scanI2C>

		printf("Lcd test\r\n");
 80047da:	4833      	ldr	r0, [pc, #204]	@ (80048a8 <task3_KB+0xf8>)
 80047dc:	f007 fefc 	bl	800c5d8 <puts>
		Lcd_test();
 80047e0:	f7fc fcfe 	bl	80011e0 <Lcd_test>

		/*TIM4->ARR = 300;
		TIM4->EGR = TIM_EGR_UG;
		printf("Set TIM4 period 500 ms\r\n");*/
	}
	if (kb & KB_SET)  {
 80047e4:	88fb      	ldrh	r3, [r7, #6]
 80047e6:	f003 0320 	and.w	r3, r3, #32
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d01d      	beq.n	800482a <task3_KB+0x7a>
		isDMA = !isDMA;
 80047ee:	4b2f      	ldr	r3, [pc, #188]	@ (80048ac <task3_KB+0xfc>)
 80047f0:	781b      	ldrb	r3, [r3, #0]
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	bf0c      	ite	eq
 80047f6:	2301      	moveq	r3, #1
 80047f8:	2300      	movne	r3, #0
 80047fa:	b2db      	uxtb	r3, r3
 80047fc:	461a      	mov	r2, r3
 80047fe:	4b2b      	ldr	r3, [pc, #172]	@ (80048ac <task3_KB+0xfc>)
 8004800:	701a      	strb	r2, [r3, #0]
#if defined(STM32F407xx)
		maxlen = (isDMA == 0) ? 520 : 1856;
 8004802:	4b2a      	ldr	r3, [pc, #168]	@ (80048ac <task3_KB+0xfc>)
 8004804:	781b      	ldrb	r3, [r3, #0]
 8004806:	2b00      	cmp	r3, #0
 8004808:	d102      	bne.n	8004810 <task3_KB+0x60>
 800480a:	f44f 7202 	mov.w	r2, #520	@ 0x208
 800480e:	e001      	b.n	8004814 <task3_KB+0x64>
 8004810:	f44f 62e8 	mov.w	r2, #1856	@ 0x740
 8004814:	4b26      	ldr	r3, [pc, #152]	@ (80048b0 <task3_KB+0x100>)
 8004816:	801a      	strh	r2, [r3, #0]
#else
		maxlen = (isDMA == 0) ? 100 : 512;
#endif
		printf("Set isDMA %d, maxlen %d\r\n", isDMA, maxlen);
 8004818:	4b24      	ldr	r3, [pc, #144]	@ (80048ac <task3_KB+0xfc>)
 800481a:	781b      	ldrb	r3, [r3, #0]
 800481c:	4619      	mov	r1, r3
 800481e:	4b24      	ldr	r3, [pc, #144]	@ (80048b0 <task3_KB+0x100>)
 8004820:	881b      	ldrh	r3, [r3, #0]
 8004822:	461a      	mov	r2, r3
 8004824:	4823      	ldr	r0, [pc, #140]	@ (80048b4 <task3_KB+0x104>)
 8004826:	f007 fe6f 	bl	800c508 <iprintf>
	}
	if (kb & KB_UP) {
 800482a:	88fb      	ldrh	r3, [r7, #6]
 800482c:	f003 0304 	and.w	r3, r3, #4
 8004830:	2b00      	cmp	r3, #0
 8004832:	d014      	beq.n	800485e <task3_KB+0xae>
		maxlen += 4;
 8004834:	4b1e      	ldr	r3, [pc, #120]	@ (80048b0 <task3_KB+0x100>)
 8004836:	881b      	ldrh	r3, [r3, #0]
 8004838:	3304      	adds	r3, #4
 800483a:	b29a      	uxth	r2, r3
 800483c:	4b1c      	ldr	r3, [pc, #112]	@ (80048b0 <task3_KB+0x100>)
 800483e:	801a      	strh	r2, [r3, #0]
		if (maxlen > RX_BUF_LEN)
 8004840:	4b1b      	ldr	r3, [pc, #108]	@ (80048b0 <task3_KB+0x100>)
 8004842:	881b      	ldrh	r3, [r3, #0]
 8004844:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004848:	d903      	bls.n	8004852 <task3_KB+0xa2>
			maxlen = RX_BUF_LEN;
 800484a:	4b19      	ldr	r3, [pc, #100]	@ (80048b0 <task3_KB+0x100>)
 800484c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004850:	801a      	strh	r2, [r3, #0]
		printf("maxlen up %d\r\n", maxlen);
 8004852:	4b17      	ldr	r3, [pc, #92]	@ (80048b0 <task3_KB+0x100>)
 8004854:	881b      	ldrh	r3, [r3, #0]
 8004856:	4619      	mov	r1, r3
 8004858:	4817      	ldr	r0, [pc, #92]	@ (80048b8 <task3_KB+0x108>)
 800485a:	f007 fe55 	bl	800c508 <iprintf>
	}
	if (kb & KB_DOWN) {
 800485e:	88fb      	ldrh	r3, [r7, #6]
 8004860:	f003 0308 	and.w	r3, r3, #8
 8004864:	2b00      	cmp	r3, #0
 8004866:	d00f      	beq.n	8004888 <task3_KB+0xd8>
		if (maxlen >= 4)
 8004868:	4b11      	ldr	r3, [pc, #68]	@ (80048b0 <task3_KB+0x100>)
 800486a:	881b      	ldrh	r3, [r3, #0]
 800486c:	2b03      	cmp	r3, #3
 800486e:	d905      	bls.n	800487c <task3_KB+0xcc>
			maxlen -= 4;
 8004870:	4b0f      	ldr	r3, [pc, #60]	@ (80048b0 <task3_KB+0x100>)
 8004872:	881b      	ldrh	r3, [r3, #0]
 8004874:	3b04      	subs	r3, #4
 8004876:	b29a      	uxth	r2, r3
 8004878:	4b0d      	ldr	r3, [pc, #52]	@ (80048b0 <task3_KB+0x100>)
 800487a:	801a      	strh	r2, [r3, #0]
		printf("maxlen dw %d\r\n", maxlen);
 800487c:	4b0c      	ldr	r3, [pc, #48]	@ (80048b0 <task3_KB+0x100>)
 800487e:	881b      	ldrh	r3, [r3, #0]
 8004880:	4619      	mov	r1, r3
 8004882:	480e      	ldr	r0, [pc, #56]	@ (80048bc <task3_KB+0x10c>)
 8004884:	f007 fe40 	bl	800c508 <iprintf>
	}
	if (kb & KB_MID) {
 8004888:	88fb      	ldrh	r3, [r7, #6]
 800488a:	f003 0310 	and.w	r3, r3, #16
 800488e:	2b00      	cmp	r3, #0
 8004890:	d004      	beq.n	800489c <task3_KB+0xec>
#ifdef INC_BMP280_H_
		printf("BMP280 read\r\n");
 8004892:	480b      	ldr	r0, [pc, #44]	@ (80048c0 <task3_KB+0x110>)
 8004894:	f007 fea0 	bl	800c5d8 <puts>
		BMP280_Read_All();
 8004898:	f7fe fc76 	bl	8003188 <BMP280_Read_All>
#endif
	}
}
 800489c:	bf00      	nop
 800489e:	3708      	adds	r7, #8
 80048a0:	46bd      	mov	sp, r7
 80048a2:	bd80      	pop	{r7, pc}
 80048a4:	0800f30c 	.word	0x0800f30c
 80048a8:	0800f320 	.word	0x0800f320
 80048ac:	2000121c 	.word	0x2000121c
 80048b0:	20000000 	.word	0x20000000
 80048b4:	0800f284 	.word	0x0800f284
 80048b8:	0800f2a0 	.word	0x0800f2a0
 80048bc:	0800f2b0 	.word	0x0800f2b0
 80048c0:	0800f218 	.word	0x0800f218

080048c4 <task6_BMP280>:
	printstr_lcd(bufLCDstr, 0, 4, 1, 1);
#endif
}

// BMP280
void task6_BMP280() {
 80048c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80048c8:	b091      	sub	sp, #68	@ 0x44
 80048ca:	af08      	add	r7, sp, #32
#ifdef INC_BMP280_H_
	float temperature, pressure;
	//BMP280_Read_PT();
	BMP280_Read_Data(&temperature, &pressure);
 80048cc:	f107 0214 	add.w	r2, r7, #20
 80048d0:	f107 0318 	add.w	r3, r7, #24
 80048d4:	4611      	mov	r1, r2
 80048d6:	4618      	mov	r0, r3
 80048d8:	f7fe f8d2 	bl	8002a80 <BMP280_Read_Data>

#ifdef INC_ATH25_H_
	//ATH25_init();
	float ATH25_temperature, ATH25_humidity;
	if (HAL_OK == ATH25_Read_Data(&ATH25_temperature, &ATH25_humidity)) {
 80048dc:	f107 020c 	add.w	r2, r7, #12
 80048e0:	f107 0310 	add.w	r3, r7, #16
 80048e4:	4611      	mov	r1, r2
 80048e6:	4618      	mov	r0, r3
 80048e8:	f7fe fe06 	bl	80034f8 <ATH25_Read_Data>
 80048ec:	4603      	mov	r3, r0
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d131      	bne.n	8004956 <task6_BMP280+0x92>
		printf("T: %.2f; P1: %.2f; P2: %.4f; H: %.2f; T2: %.2f\r\n",
 80048f2:	69bb      	ldr	r3, [r7, #24]
 80048f4:	4618      	mov	r0, r3
 80048f6:	f7fb fe37 	bl	8000568 <__aeabi_f2d>
 80048fa:	e9c7 0100 	strd	r0, r1, [r7]
 80048fe:	697b      	ldr	r3, [r7, #20]
 8004900:	4618      	mov	r0, r3
 8004902:	f7fb fe31 	bl	8000568 <__aeabi_f2d>
 8004906:	4604      	mov	r4, r0
 8004908:	460d      	mov	r5, r1
				temperature, pressure, pressure/mmHg, ATH25_humidity, ATH25_temperature);
 800490a:	edd7 7a05 	vldr	s15, [r7, #20]
 800490e:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8004a34 <task6_BMP280+0x170>
 8004912:	eec7 6a87 	vdiv.f32	s13, s15, s14
		printf("T: %.2f; P1: %.2f; P2: %.4f; H: %.2f; T2: %.2f\r\n",
 8004916:	ee16 0a90 	vmov	r0, s13
 800491a:	f7fb fe25 	bl	8000568 <__aeabi_f2d>
 800491e:	4680      	mov	r8, r0
 8004920:	4689      	mov	r9, r1
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	4618      	mov	r0, r3
 8004926:	f7fb fe1f 	bl	8000568 <__aeabi_f2d>
 800492a:	4682      	mov	sl, r0
 800492c:	468b      	mov	fp, r1
 800492e:	693b      	ldr	r3, [r7, #16]
 8004930:	4618      	mov	r0, r3
 8004932:	f7fb fe19 	bl	8000568 <__aeabi_f2d>
 8004936:	4602      	mov	r2, r0
 8004938:	460b      	mov	r3, r1
 800493a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800493e:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8004942:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8004946:	e9cd 4500 	strd	r4, r5, [sp]
 800494a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800494e:	483a      	ldr	r0, [pc, #232]	@ (8004a38 <task6_BMP280+0x174>)
 8004950:	f007 fdda 	bl	800c508 <iprintf>
 8004954:	e020      	b.n	8004998 <task6_BMP280+0xd4>
	} else {
		printf("T: %.2f; P1: %.2f; P2: %.4f;\r\n",
 8004956:	69bb      	ldr	r3, [r7, #24]
 8004958:	4618      	mov	r0, r3
 800495a:	f7fb fe05 	bl	8000568 <__aeabi_f2d>
 800495e:	4680      	mov	r8, r0
 8004960:	4689      	mov	r9, r1
 8004962:	697b      	ldr	r3, [r7, #20]
 8004964:	4618      	mov	r0, r3
 8004966:	f7fb fdff 	bl	8000568 <__aeabi_f2d>
 800496a:	4604      	mov	r4, r0
 800496c:	460d      	mov	r5, r1
				temperature, pressure, pressure / mmHg);
 800496e:	edd7 7a05 	vldr	s15, [r7, #20]
 8004972:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8004a34 <task6_BMP280+0x170>
 8004976:	eec7 6a87 	vdiv.f32	s13, s15, s14
		printf("T: %.2f; P1: %.2f; P2: %.4f;\r\n",
 800497a:	ee16 0a90 	vmov	r0, s13
 800497e:	f7fb fdf3 	bl	8000568 <__aeabi_f2d>
 8004982:	4602      	mov	r2, r0
 8004984:	460b      	mov	r3, r1
 8004986:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800498a:	e9cd 4500 	strd	r4, r5, [sp]
 800498e:	4642      	mov	r2, r8
 8004990:	464b      	mov	r3, r9
 8004992:	482a      	ldr	r0, [pc, #168]	@ (8004a3c <task6_BMP280+0x178>)
 8004994:	f007 fdb8 	bl	800c508 <iprintf>
	//float deg = rez_raw * (360.0f / 16384.0f);
	//printf("MT6701 = raw: %4d, deg: %.3f", rez_raw, deg);

	// LCD print
	//uint16_t lastInc = ColorInk;
	uint16_t lastBack = ColorBack;
 8004998:	4b29      	ldr	r3, [pc, #164]	@ (8004a40 <task6_BMP280+0x17c>)
 800499a:	881b      	ldrh	r3, [r3, #0]
 800499c:	83fb      	strh	r3, [r7, #30]
	ColorInk=RED;
 800499e:	4b29      	ldr	r3, [pc, #164]	@ (8004a44 <task6_BMP280+0x180>)
 80049a0:	22e0      	movs	r2, #224	@ 0xe0
 80049a2:	801a      	strh	r2, [r3, #0]
	ColorBack=WHITE;
 80049a4:	4b26      	ldr	r3, [pc, #152]	@ (8004a40 <task6_BMP280+0x17c>)
 80049a6:	22ff      	movs	r2, #255	@ 0xff
 80049a8:	801a      	strh	r2, [r3, #0]
	//memset(bufLCDstr, 0, 100);
#ifdef INC_ATH25_H_
	sprintf(bufLCDstr, "T: %.2f %d \nP: %.3f mmhg\nH: %.2f T2:%.2f", temperature, (int)pressure, pressure/mmHg, ATH25_humidity, ATH25_temperature);
 80049aa:	69bb      	ldr	r3, [r7, #24]
 80049ac:	4618      	mov	r0, r3
 80049ae:	f7fb fddb 	bl	8000568 <__aeabi_f2d>
 80049b2:	4682      	mov	sl, r0
 80049b4:	468b      	mov	fp, r1
 80049b6:	edd7 7a05 	vldr	s15, [r7, #20]
 80049ba:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80049be:	ee17 6a90 	vmov	r6, s15
 80049c2:	edd7 7a05 	vldr	s15, [r7, #20]
 80049c6:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8004a34 <task6_BMP280+0x170>
 80049ca:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80049ce:	ee16 0a90 	vmov	r0, s13
 80049d2:	f7fb fdc9 	bl	8000568 <__aeabi_f2d>
 80049d6:	4604      	mov	r4, r0
 80049d8:	460d      	mov	r5, r1
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	4618      	mov	r0, r3
 80049de:	f7fb fdc3 	bl	8000568 <__aeabi_f2d>
 80049e2:	4680      	mov	r8, r0
 80049e4:	4689      	mov	r9, r1
 80049e6:	693b      	ldr	r3, [r7, #16]
 80049e8:	4618      	mov	r0, r3
 80049ea:	f7fb fdbd 	bl	8000568 <__aeabi_f2d>
 80049ee:	4602      	mov	r2, r0
 80049f0:	460b      	mov	r3, r1
 80049f2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80049f6:	e9cd 8904 	strd	r8, r9, [sp, #16]
 80049fa:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80049fe:	9600      	str	r6, [sp, #0]
 8004a00:	4652      	mov	r2, sl
 8004a02:	465b      	mov	r3, fp
 8004a04:	4910      	ldr	r1, [pc, #64]	@ (8004a48 <task6_BMP280+0x184>)
 8004a06:	4811      	ldr	r0, [pc, #68]	@ (8004a4c <task6_BMP280+0x188>)
 8004a08:	f007 fdee 	bl	800c5e8 <siprintf>
#else
	sprintf(bufLCDstr, "T: %.2f %d \nP: %.3f mmhg", temperature, (int)pressure, pressure/mmHg);
#endif
	printstr_lcd(bufLCDstr, 0, 4, 1, 1);
 8004a0c:	2301      	movs	r3, #1
 8004a0e:	9300      	str	r3, [sp, #0]
 8004a10:	2301      	movs	r3, #1
 8004a12:	2204      	movs	r2, #4
 8004a14:	2100      	movs	r1, #0
 8004a16:	480d      	ldr	r0, [pc, #52]	@ (8004a4c <task6_BMP280+0x188>)
 8004a18:	f7fd fc9a 	bl	8002350 <printstr_lcd>
	//ColorInk=lastInc;
	ColorBack=lastBack;
 8004a1c:	4a08      	ldr	r2, [pc, #32]	@ (8004a40 <task6_BMP280+0x17c>)
 8004a1e:	8bfb      	ldrh	r3, [r7, #30]
 8004a20:	8013      	strh	r3, [r2, #0]
	ColorInk=BLACK;
 8004a22:	4b08      	ldr	r3, [pc, #32]	@ (8004a44 <task6_BMP280+0x180>)
 8004a24:	2200      	movs	r2, #0
 8004a26:	801a      	strh	r2, [r3, #0]
#endif
}
 8004a28:	bf00      	nop
 8004a2a:	3724      	adds	r7, #36	@ 0x24
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a32:	bf00      	nop
 8004a34:	43055287 	.word	0x43055287
 8004a38:	0800f32c 	.word	0x0800f32c
 8004a3c:	0800f360 	.word	0x0800f360
 8004a40:	200001f4 	.word	0x200001f4
 8004a44:	200001f6 	.word	0x200001f6
 8004a48:	0800f380 	.word	0x0800f380
 8004a4c:	200009a4 	.word	0x200009a4

08004a50 <OS_init>:
//#ifdef INC_ATH25_H_
//	ATH25_test();
//#endif
//}

void OS_init() {
 8004a50:	b580      	push	{r7, lr}
 8004a52:	af00      	add	r7, sp, #0
#if defined(STM32F103xB)
	printf("Run on controller 'STM32F103xB'\r\n");
#elif defined(STM32F407xx)
	printf("Run on controller 'STM32F407xx'\r\n");
 8004a54:	481f      	ldr	r0, [pc, #124]	@ (8004ad4 <OS_init+0x84>)
 8004a56:	f007 fdbf 	bl	800c5d8 <puts>
#else
	printf("Run on controller 'uncnown'\r\n");
#endif

	// Init LCD
	InitLCD();
 8004a5a:	f7fc ff35 	bl	80018c8 <InitLCD>

	//HAL_ADCEx_Calibration_Start(&hadc1);

	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adc, _SIZE_ARRAY(adc));
 8004a5e:	2204      	movs	r2, #4
 8004a60:	491d      	ldr	r1, [pc, #116]	@ (8004ad8 <OS_init+0x88>)
 8004a62:	481e      	ldr	r0, [pc, #120]	@ (8004adc <OS_init+0x8c>)
 8004a64:	f001 f986 	bl	8005d74 <HAL_ADC_Start_DMA>
	/*     TIM4 */
	htim4.Init.Prescaler = 42000 - 1; // 36 MHz -> 1 KHz
 8004a68:	4b1d      	ldr	r3, [pc, #116]	@ (8004ae0 <OS_init+0x90>)
 8004a6a:	f24a 420f 	movw	r2, #41999	@ 0xa40f
 8004a6e:	605a      	str	r2, [r3, #4]
	htim4.Init.Period = 5000; // msec
 8004a70:	4b1b      	ldr	r3, [pc, #108]	@ (8004ae0 <OS_init+0x90>)
 8004a72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a76:	60da      	str	r2, [r3, #12]
	TIM_Base_SetConfig(htim4.Instance, &htim4.Init); /* Set the Time Base configuration */
 8004a78:	4b19      	ldr	r3, [pc, #100]	@ (8004ae0 <OS_init+0x90>)
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	4919      	ldr	r1, [pc, #100]	@ (8004ae4 <OS_init+0x94>)
 8004a7e:	4618      	mov	r0, r3
 8004a80:	f005 fb7c 	bl	800a17c <TIM_Base_SetConfig>
	HAL_TIM_OC_Start(&htim4, TIM_CHANNEL_4); //  
 8004a84:	210c      	movs	r1, #12
 8004a86:	4816      	ldr	r0, [pc, #88]	@ (8004ae0 <OS_init+0x90>)
 8004a88:	f005 f91c 	bl	8009cc4 <HAL_TIM_OC_Start>
	//TIM4->PSC = (&htim4)->Instance->PSC = htim4.Instance->PSChtim4.Instance->PSC
	//TIM4->PSC = 36000u;  /* Set the Prescaler value */
	//TIM4->ARR = 2000u;     /* Set the Autoreload value */
	//TIM4->EGR = TIM_EGR_UG; /* Generate an update event to reload the Prescaler and the repetition counter value immediately (only for advanced timer) */
	//__HAL_TIM_ENABLE_IT(&htim4, ADC_read_onechannelmode); // ????
	HAL_UART_Receive_IT(UART, &chRx, 1);
 8004a8c:	2201      	movs	r2, #1
 8004a8e:	4916      	ldr	r1, [pc, #88]	@ (8004ae8 <OS_init+0x98>)
 8004a90:	4816      	ldr	r0, [pc, #88]	@ (8004aec <OS_init+0x9c>)
 8004a92:	f006 f81c 	bl	800aace <HAL_UART_Receive_IT>

#ifdef INC_BMP280_H_
	printf("BMP280 init\r\n");
 8004a96:	4816      	ldr	r0, [pc, #88]	@ (8004af0 <OS_init+0xa0>)
 8004a98:	f007 fd9e 	bl	800c5d8 <puts>
	bmp280_init();
 8004a9c:	f7fd ffba 	bl	8002a14 <bmp280_init>
#endif
#ifdef INC_ATH25_H_
	ATH25_init();
 8004aa0:	f7fe fcfc 	bl	800349c <ATH25_init>
#endif

	//taskAdd(&task1, 30000);    // messeg: _Worked
	taskAdd(&task2_led, 500);    // LED_Toggle
 8004aa4:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8004aa8:	4812      	ldr	r0, [pc, #72]	@ (8004af4 <OS_init+0xa4>)
 8004aaa:	f000 fb93 	bl	80051d4 <taskAdd>
	taskAdd(&task3_KB, 20);      // Keyboard_read
 8004aae:	2114      	movs	r1, #20
 8004ab0:	4811      	ldr	r0, [pc, #68]	@ (8004af8 <OS_init+0xa8>)
 8004ab2:	f000 fb8f 	bl	80051d4 <taskAdd>
	taskAdd(&task4_uartRx, 5);   //     UART
 8004ab6:	2105      	movs	r1, #5
 8004ab8:	4810      	ldr	r0, [pc, #64]	@ (8004afc <OS_init+0xac>)
 8004aba:	f000 fb8b 	bl	80051d4 <taskAdd>
#ifdef INC_MT6701_H_
	taskAdd(&task5_MT6701, 200); //    MT6701
#endif
#ifdef INC_BMP280_H_
	t_BMP280 = taskAdd(&task6_BMP280, 3000); //    MT6701
 8004abe:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 8004ac2:	480f      	ldr	r0, [pc, #60]	@ (8004b00 <OS_init+0xb0>)
 8004ac4:	f000 fb86 	bl	80051d4 <taskAdd>
 8004ac8:	4603      	mov	r3, r0
 8004aca:	4a0e      	ldr	r2, [pc, #56]	@ (8004b04 <OS_init+0xb4>)
 8004acc:	6013      	str	r3, [r2, #0]
//#ifdef INC_ATH25_H_
//	taskAdd(&task7_ATH25, 3000);
//#endif

	//Lcd_test();
}
 8004ace:	bf00      	nop
 8004ad0:	bd80      	pop	{r7, pc}
 8004ad2:	bf00      	nop
 8004ad4:	0800f3ac 	.word	0x0800f3ac
 8004ad8:	2000099c 	.word	0x2000099c
 8004adc:	20000730 	.word	0x20000730
 8004ae0:	200008ac 	.word	0x200008ac
 8004ae4:	200008b0 	.word	0x200008b0
 8004ae8:	20000a0c 	.word	0x20000a0c
 8004aec:	200008f4 	.word	0x200008f4
 8004af0:	0800f3d0 	.word	0x0800f3d0
 8004af4:	0800479d 	.word	0x0800479d
 8004af8:	080047b1 	.word	0x080047b1
 8004afc:	08003ab1 	.word	0x08003ab1
 8004b00:	080048c5 	.word	0x080048c5
 8004b04:	20000a08 	.word	0x20000a08

08004b08 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004b08:	b580      	push	{r7, lr}
 8004b0a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004b0c:	f000 ff48 	bl	80059a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004b10:	f000 f81a 	bl	8004b48 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004b14:	f000 faa2 	bl	800505c <MX_GPIO_Init>
  MX_DMA_Init();
 8004b18:	f000 fa4a 	bl	8004fb0 <MX_DMA_Init>
  MX_ADC1_Init();
 8004b1c:	f000 f87e 	bl	8004c1c <MX_ADC1_Init>
  MX_CRC_Init();
 8004b20:	f000 f8f8 	bl	8004d14 <MX_CRC_Init>
  MX_DAC_Init();
 8004b24:	f000 f90a 	bl	8004d3c <MX_DAC_Init>
  MX_I2C1_Init();
 8004b28:	f000 f932 	bl	8004d90 <MX_I2C1_Init>
  MX_I2C2_Init();
 8004b2c:	f000 f95e 	bl	8004dec <MX_I2C2_Init>
  MX_RNG_Init();
 8004b30:	f000 f98a 	bl	8004e48 <MX_RNG_Init>
  MX_TIM4_Init();
 8004b34:	f000 f99c 	bl	8004e70 <MX_TIM4_Init>
  MX_USART2_UART_Init();
 8004b38:	f000 fa10 	bl	8004f5c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  OS_init(); // init tasks
 8004b3c:	f7ff ff88 	bl	8004a50 <OS_init>

  OS_loop(); //   
 8004b40:	f000 fb82 	bl	8005248 <OS_loop>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1) {
 8004b44:	bf00      	nop
 8004b46:	e7fd      	b.n	8004b44 <main+0x3c>

08004b48 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	b094      	sub	sp, #80	@ 0x50
 8004b4c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004b4e:	f107 0320 	add.w	r3, r7, #32
 8004b52:	2230      	movs	r2, #48	@ 0x30
 8004b54:	2100      	movs	r1, #0
 8004b56:	4618      	mov	r0, r3
 8004b58:	f007 fe3e 	bl	800c7d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004b5c:	f107 030c 	add.w	r3, r7, #12
 8004b60:	2200      	movs	r2, #0
 8004b62:	601a      	str	r2, [r3, #0]
 8004b64:	605a      	str	r2, [r3, #4]
 8004b66:	609a      	str	r2, [r3, #8]
 8004b68:	60da      	str	r2, [r3, #12]
 8004b6a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8004b6c:	2300      	movs	r3, #0
 8004b6e:	60bb      	str	r3, [r7, #8]
 8004b70:	4b28      	ldr	r3, [pc, #160]	@ (8004c14 <SystemClock_Config+0xcc>)
 8004b72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b74:	4a27      	ldr	r2, [pc, #156]	@ (8004c14 <SystemClock_Config+0xcc>)
 8004b76:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004b7a:	6413      	str	r3, [r2, #64]	@ 0x40
 8004b7c:	4b25      	ldr	r3, [pc, #148]	@ (8004c14 <SystemClock_Config+0xcc>)
 8004b7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b80:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b84:	60bb      	str	r3, [r7, #8]
 8004b86:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004b88:	2300      	movs	r3, #0
 8004b8a:	607b      	str	r3, [r7, #4]
 8004b8c:	4b22      	ldr	r3, [pc, #136]	@ (8004c18 <SystemClock_Config+0xd0>)
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	4a21      	ldr	r2, [pc, #132]	@ (8004c18 <SystemClock_Config+0xd0>)
 8004b92:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004b96:	6013      	str	r3, [r2, #0]
 8004b98:	4b1f      	ldr	r3, [pc, #124]	@ (8004c18 <SystemClock_Config+0xd0>)
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004ba0:	607b      	str	r3, [r7, #4]
 8004ba2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004ba4:	2301      	movs	r3, #1
 8004ba6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004ba8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004bac:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004bae:	2302      	movs	r3, #2
 8004bb0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004bb2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8004bb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8004bb8:	2304      	movs	r3, #4
 8004bba:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8004bbc:	23a8      	movs	r3, #168	@ 0xa8
 8004bbe:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004bc0:	2302      	movs	r3, #2
 8004bc2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8004bc4:	2307      	movs	r3, #7
 8004bc6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004bc8:	f107 0320 	add.w	r3, r7, #32
 8004bcc:	4618      	mov	r0, r3
 8004bce:	f004 fb0f 	bl	80091f0 <HAL_RCC_OscConfig>
 8004bd2:	4603      	mov	r3, r0
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d001      	beq.n	8004bdc <SystemClock_Config+0x94>
  {
    Error_Handler();
 8004bd8:	f000 faf6 	bl	80051c8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004bdc:	230f      	movs	r3, #15
 8004bde:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004be0:	2302      	movs	r3, #2
 8004be2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004be4:	2300      	movs	r3, #0
 8004be6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8004be8:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8004bec:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8004bee:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004bf2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8004bf4:	f107 030c 	add.w	r3, r7, #12
 8004bf8:	2105      	movs	r1, #5
 8004bfa:	4618      	mov	r0, r3
 8004bfc:	f004 fd70 	bl	80096e0 <HAL_RCC_ClockConfig>
 8004c00:	4603      	mov	r3, r0
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d001      	beq.n	8004c0a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8004c06:	f000 fadf 	bl	80051c8 <Error_Handler>
  }
}
 8004c0a:	bf00      	nop
 8004c0c:	3750      	adds	r7, #80	@ 0x50
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	bd80      	pop	{r7, pc}
 8004c12:	bf00      	nop
 8004c14:	40023800 	.word	0x40023800
 8004c18:	40007000 	.word	0x40007000

08004c1c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	b084      	sub	sp, #16
 8004c20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8004c22:	463b      	mov	r3, r7
 8004c24:	2200      	movs	r2, #0
 8004c26:	601a      	str	r2, [r3, #0]
 8004c28:	605a      	str	r2, [r3, #4]
 8004c2a:	609a      	str	r2, [r3, #8]
 8004c2c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8004c2e:	4b37      	ldr	r3, [pc, #220]	@ (8004d0c <MX_ADC1_Init+0xf0>)
 8004c30:	4a37      	ldr	r2, [pc, #220]	@ (8004d10 <MX_ADC1_Init+0xf4>)
 8004c32:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8004c34:	4b35      	ldr	r3, [pc, #212]	@ (8004d0c <MX_ADC1_Init+0xf0>)
 8004c36:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8004c3a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8004c3c:	4b33      	ldr	r3, [pc, #204]	@ (8004d0c <MX_ADC1_Init+0xf0>)
 8004c3e:	2200      	movs	r2, #0
 8004c40:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8004c42:	4b32      	ldr	r3, [pc, #200]	@ (8004d0c <MX_ADC1_Init+0xf0>)
 8004c44:	2201      	movs	r2, #1
 8004c46:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8004c48:	4b30      	ldr	r3, [pc, #192]	@ (8004d0c <MX_ADC1_Init+0xf0>)
 8004c4a:	2200      	movs	r2, #0
 8004c4c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8004c4e:	4b2f      	ldr	r3, [pc, #188]	@ (8004d0c <MX_ADC1_Init+0xf0>)
 8004c50:	2200      	movs	r2, #0
 8004c52:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8004c56:	4b2d      	ldr	r3, [pc, #180]	@ (8004d0c <MX_ADC1_Init+0xf0>)
 8004c58:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004c5c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T4_CC4;
 8004c5e:	4b2b      	ldr	r3, [pc, #172]	@ (8004d0c <MX_ADC1_Init+0xf0>)
 8004c60:	f04f 6210 	mov.w	r2, #150994944	@ 0x9000000
 8004c64:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004c66:	4b29      	ldr	r3, [pc, #164]	@ (8004d0c <MX_ADC1_Init+0xf0>)
 8004c68:	2200      	movs	r2, #0
 8004c6a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 4;
 8004c6c:	4b27      	ldr	r3, [pc, #156]	@ (8004d0c <MX_ADC1_Init+0xf0>)
 8004c6e:	2204      	movs	r2, #4
 8004c70:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8004c72:	4b26      	ldr	r3, [pc, #152]	@ (8004d0c <MX_ADC1_Init+0xf0>)
 8004c74:	2201      	movs	r2, #1
 8004c76:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004c7a:	4b24      	ldr	r3, [pc, #144]	@ (8004d0c <MX_ADC1_Init+0xf0>)
 8004c7c:	2201      	movs	r2, #1
 8004c7e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8004c80:	4822      	ldr	r0, [pc, #136]	@ (8004d0c <MX_ADC1_Init+0xf0>)
 8004c82:	f000 ff23 	bl	8005acc <HAL_ADC_Init>
 8004c86:	4603      	mov	r3, r0
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d001      	beq.n	8004c90 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 8004c8c:	f000 fa9c 	bl	80051c8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8004c90:	2300      	movs	r3, #0
 8004c92:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8004c94:	2301      	movs	r3, #1
 8004c96:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 8004c98:	2306      	movs	r3, #6
 8004c9a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004c9c:	463b      	mov	r3, r7
 8004c9e:	4619      	mov	r1, r3
 8004ca0:	481a      	ldr	r0, [pc, #104]	@ (8004d0c <MX_ADC1_Init+0xf0>)
 8004ca2:	f001 f995 	bl	8005fd0 <HAL_ADC_ConfigChannel>
 8004ca6:	4603      	mov	r3, r0
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d001      	beq.n	8004cb0 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8004cac:	f000 fa8c 	bl	80051c8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8004cb0:	2301      	movs	r3, #1
 8004cb2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8004cb4:	2302      	movs	r3, #2
 8004cb6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004cb8:	463b      	mov	r3, r7
 8004cba:	4619      	mov	r1, r3
 8004cbc:	4813      	ldr	r0, [pc, #76]	@ (8004d0c <MX_ADC1_Init+0xf0>)
 8004cbe:	f001 f987 	bl	8005fd0 <HAL_ADC_ConfigChannel>
 8004cc2:	4603      	mov	r3, r0
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d001      	beq.n	8004ccc <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 8004cc8:	f000 fa7e 	bl	80051c8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8004ccc:	2310      	movs	r3, #16
 8004cce:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8004cd0:	2303      	movs	r3, #3
 8004cd2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004cd4:	463b      	mov	r3, r7
 8004cd6:	4619      	mov	r1, r3
 8004cd8:	480c      	ldr	r0, [pc, #48]	@ (8004d0c <MX_ADC1_Init+0xf0>)
 8004cda:	f001 f979 	bl	8005fd0 <HAL_ADC_ConfigChannel>
 8004cde:	4603      	mov	r3, r0
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d001      	beq.n	8004ce8 <MX_ADC1_Init+0xcc>
  {
    Error_Handler();
 8004ce4:	f000 fa70 	bl	80051c8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8004ce8:	2311      	movs	r3, #17
 8004cea:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8004cec:	2304      	movs	r3, #4
 8004cee:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004cf0:	463b      	mov	r3, r7
 8004cf2:	4619      	mov	r1, r3
 8004cf4:	4805      	ldr	r0, [pc, #20]	@ (8004d0c <MX_ADC1_Init+0xf0>)
 8004cf6:	f001 f96b 	bl	8005fd0 <HAL_ADC_ConfigChannel>
 8004cfa:	4603      	mov	r3, r0
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d001      	beq.n	8004d04 <MX_ADC1_Init+0xe8>
  {
    Error_Handler();
 8004d00:	f000 fa62 	bl	80051c8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8004d04:	bf00      	nop
 8004d06:	3710      	adds	r7, #16
 8004d08:	46bd      	mov	sp, r7
 8004d0a:	bd80      	pop	{r7, pc}
 8004d0c:	20000730 	.word	0x20000730
 8004d10:	40012000 	.word	0x40012000

08004d14 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8004d14:	b580      	push	{r7, lr}
 8004d16:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8004d18:	4b06      	ldr	r3, [pc, #24]	@ (8004d34 <MX_CRC_Init+0x20>)
 8004d1a:	4a07      	ldr	r2, [pc, #28]	@ (8004d38 <MX_CRC_Init+0x24>)
 8004d1c:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8004d1e:	4805      	ldr	r0, [pc, #20]	@ (8004d34 <MX_CRC_Init+0x20>)
 8004d20:	f001 fd11 	bl	8006746 <HAL_CRC_Init>
 8004d24:	4603      	mov	r3, r0
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d001      	beq.n	8004d2e <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8004d2a:	f000 fa4d 	bl	80051c8 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8004d2e:	bf00      	nop
 8004d30:	bd80      	pop	{r7, pc}
 8004d32:	bf00      	nop
 8004d34:	200007d8 	.word	0x200007d8
 8004d38:	40023000 	.word	0x40023000

08004d3c <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8004d3c:	b580      	push	{r7, lr}
 8004d3e:	b082      	sub	sp, #8
 8004d40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8004d42:	463b      	mov	r3, r7
 8004d44:	2200      	movs	r2, #0
 8004d46:	601a      	str	r2, [r3, #0]
 8004d48:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8004d4a:	4b0f      	ldr	r3, [pc, #60]	@ (8004d88 <MX_DAC_Init+0x4c>)
 8004d4c:	4a0f      	ldr	r2, [pc, #60]	@ (8004d8c <MX_DAC_Init+0x50>)
 8004d4e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8004d50:	480d      	ldr	r0, [pc, #52]	@ (8004d88 <MX_DAC_Init+0x4c>)
 8004d52:	f001 fd14 	bl	800677e <HAL_DAC_Init>
 8004d56:	4603      	mov	r3, r0
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d001      	beq.n	8004d60 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8004d5c:	f000 fa34 	bl	80051c8 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8004d60:	2300      	movs	r3, #0
 8004d62:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8004d64:	2300      	movs	r3, #0
 8004d66:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8004d68:	463b      	mov	r3, r7
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	4619      	mov	r1, r3
 8004d6e:	4806      	ldr	r0, [pc, #24]	@ (8004d88 <MX_DAC_Init+0x4c>)
 8004d70:	f001 fd27 	bl	80067c2 <HAL_DAC_ConfigChannel>
 8004d74:	4603      	mov	r3, r0
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d001      	beq.n	8004d7e <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8004d7a:	f000 fa25 	bl	80051c8 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8004d7e:	bf00      	nop
 8004d80:	3708      	adds	r7, #8
 8004d82:	46bd      	mov	sp, r7
 8004d84:	bd80      	pop	{r7, pc}
 8004d86:	bf00      	nop
 8004d88:	200007e0 	.word	0x200007e0
 8004d8c:	40007400 	.word	0x40007400

08004d90 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8004d90:	b580      	push	{r7, lr}
 8004d92:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8004d94:	4b12      	ldr	r3, [pc, #72]	@ (8004de0 <MX_I2C1_Init+0x50>)
 8004d96:	4a13      	ldr	r2, [pc, #76]	@ (8004de4 <MX_I2C1_Init+0x54>)
 8004d98:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8004d9a:	4b11      	ldr	r3, [pc, #68]	@ (8004de0 <MX_I2C1_Init+0x50>)
 8004d9c:	4a12      	ldr	r2, [pc, #72]	@ (8004de8 <MX_I2C1_Init+0x58>)
 8004d9e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8004da0:	4b0f      	ldr	r3, [pc, #60]	@ (8004de0 <MX_I2C1_Init+0x50>)
 8004da2:	2200      	movs	r2, #0
 8004da4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8004da6:	4b0e      	ldr	r3, [pc, #56]	@ (8004de0 <MX_I2C1_Init+0x50>)
 8004da8:	2200      	movs	r2, #0
 8004daa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004dac:	4b0c      	ldr	r3, [pc, #48]	@ (8004de0 <MX_I2C1_Init+0x50>)
 8004dae:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8004db2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004db4:	4b0a      	ldr	r3, [pc, #40]	@ (8004de0 <MX_I2C1_Init+0x50>)
 8004db6:	2200      	movs	r2, #0
 8004db8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8004dba:	4b09      	ldr	r3, [pc, #36]	@ (8004de0 <MX_I2C1_Init+0x50>)
 8004dbc:	2200      	movs	r2, #0
 8004dbe:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004dc0:	4b07      	ldr	r3, [pc, #28]	@ (8004de0 <MX_I2C1_Init+0x50>)
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004dc6:	4b06      	ldr	r3, [pc, #24]	@ (8004de0 <MX_I2C1_Init+0x50>)
 8004dc8:	2200      	movs	r2, #0
 8004dca:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004dcc:	4804      	ldr	r0, [pc, #16]	@ (8004de0 <MX_I2C1_Init+0x50>)
 8004dce:	f002 fc3d 	bl	800764c <HAL_I2C_Init>
 8004dd2:	4603      	mov	r3, r0
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d001      	beq.n	8004ddc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8004dd8:	f000 f9f6 	bl	80051c8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8004ddc:	bf00      	nop
 8004dde:	bd80      	pop	{r7, pc}
 8004de0:	200007f4 	.word	0x200007f4
 8004de4:	40005400 	.word	0x40005400
 8004de8:	000186a0 	.word	0x000186a0

08004dec <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8004dec:	b580      	push	{r7, lr}
 8004dee:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8004df0:	4b12      	ldr	r3, [pc, #72]	@ (8004e3c <MX_I2C2_Init+0x50>)
 8004df2:	4a13      	ldr	r2, [pc, #76]	@ (8004e40 <MX_I2C2_Init+0x54>)
 8004df4:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 8004df6:	4b11      	ldr	r3, [pc, #68]	@ (8004e3c <MX_I2C2_Init+0x50>)
 8004df8:	4a12      	ldr	r2, [pc, #72]	@ (8004e44 <MX_I2C2_Init+0x58>)
 8004dfa:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8004dfc:	4b0f      	ldr	r3, [pc, #60]	@ (8004e3c <MX_I2C2_Init+0x50>)
 8004dfe:	2200      	movs	r2, #0
 8004e00:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8004e02:	4b0e      	ldr	r3, [pc, #56]	@ (8004e3c <MX_I2C2_Init+0x50>)
 8004e04:	2200      	movs	r2, #0
 8004e06:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004e08:	4b0c      	ldr	r3, [pc, #48]	@ (8004e3c <MX_I2C2_Init+0x50>)
 8004e0a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8004e0e:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004e10:	4b0a      	ldr	r3, [pc, #40]	@ (8004e3c <MX_I2C2_Init+0x50>)
 8004e12:	2200      	movs	r2, #0
 8004e14:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8004e16:	4b09      	ldr	r3, [pc, #36]	@ (8004e3c <MX_I2C2_Init+0x50>)
 8004e18:	2200      	movs	r2, #0
 8004e1a:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004e1c:	4b07      	ldr	r3, [pc, #28]	@ (8004e3c <MX_I2C2_Init+0x50>)
 8004e1e:	2200      	movs	r2, #0
 8004e20:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004e22:	4b06      	ldr	r3, [pc, #24]	@ (8004e3c <MX_I2C2_Init+0x50>)
 8004e24:	2200      	movs	r2, #0
 8004e26:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8004e28:	4804      	ldr	r0, [pc, #16]	@ (8004e3c <MX_I2C2_Init+0x50>)
 8004e2a:	f002 fc0f 	bl	800764c <HAL_I2C_Init>
 8004e2e:	4603      	mov	r3, r0
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d001      	beq.n	8004e38 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8004e34:	f000 f9c8 	bl	80051c8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8004e38:	bf00      	nop
 8004e3a:	bd80      	pop	{r7, pc}
 8004e3c:	20000848 	.word	0x20000848
 8004e40:	40005800 	.word	0x40005800
 8004e44:	00061a80 	.word	0x00061a80

08004e48 <MX_RNG_Init>:
  * @brief RNG Initialization Function
  * @param None
  * @retval None
  */
static void MX_RNG_Init(void)
{
 8004e48:	b580      	push	{r7, lr}
 8004e4a:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 8004e4c:	4b06      	ldr	r3, [pc, #24]	@ (8004e68 <MX_RNG_Init+0x20>)
 8004e4e:	4a07      	ldr	r2, [pc, #28]	@ (8004e6c <MX_RNG_Init+0x24>)
 8004e50:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8004e52:	4805      	ldr	r0, [pc, #20]	@ (8004e68 <MX_RNG_Init+0x20>)
 8004e54:	f004 fe64 	bl	8009b20 <HAL_RNG_Init>
 8004e58:	4603      	mov	r3, r0
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d001      	beq.n	8004e62 <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 8004e5e:	f000 f9b3 	bl	80051c8 <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 8004e62:	bf00      	nop
 8004e64:	bd80      	pop	{r7, pc}
 8004e66:	bf00      	nop
 8004e68:	2000089c 	.word	0x2000089c
 8004e6c:	50060800 	.word	0x50060800

08004e70 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8004e70:	b580      	push	{r7, lr}
 8004e72:	b08e      	sub	sp, #56	@ 0x38
 8004e74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004e76:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004e7a:	2200      	movs	r2, #0
 8004e7c:	601a      	str	r2, [r3, #0]
 8004e7e:	605a      	str	r2, [r3, #4]
 8004e80:	609a      	str	r2, [r3, #8]
 8004e82:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004e84:	f107 0320 	add.w	r3, r7, #32
 8004e88:	2200      	movs	r2, #0
 8004e8a:	601a      	str	r2, [r3, #0]
 8004e8c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004e8e:	1d3b      	adds	r3, r7, #4
 8004e90:	2200      	movs	r2, #0
 8004e92:	601a      	str	r2, [r3, #0]
 8004e94:	605a      	str	r2, [r3, #4]
 8004e96:	609a      	str	r2, [r3, #8]
 8004e98:	60da      	str	r2, [r3, #12]
 8004e9a:	611a      	str	r2, [r3, #16]
 8004e9c:	615a      	str	r2, [r3, #20]
 8004e9e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8004ea0:	4b2c      	ldr	r3, [pc, #176]	@ (8004f54 <MX_TIM4_Init+0xe4>)
 8004ea2:	4a2d      	ldr	r2, [pc, #180]	@ (8004f58 <MX_TIM4_Init+0xe8>)
 8004ea4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 41999;
 8004ea6:	4b2b      	ldr	r3, [pc, #172]	@ (8004f54 <MX_TIM4_Init+0xe4>)
 8004ea8:	f24a 420f 	movw	r2, #41999	@ 0xa40f
 8004eac:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004eae:	4b29      	ldr	r3, [pc, #164]	@ (8004f54 <MX_TIM4_Init+0xe4>)
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 500;
 8004eb4:	4b27      	ldr	r3, [pc, #156]	@ (8004f54 <MX_TIM4_Init+0xe4>)
 8004eb6:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8004eba:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 8004ebc:	4b25      	ldr	r3, [pc, #148]	@ (8004f54 <MX_TIM4_Init+0xe4>)
 8004ebe:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004ec2:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004ec4:	4b23      	ldr	r3, [pc, #140]	@ (8004f54 <MX_TIM4_Init+0xe4>)
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8004eca:	4822      	ldr	r0, [pc, #136]	@ (8004f54 <MX_TIM4_Init+0xe4>)
 8004ecc:	f004 fe52 	bl	8009b74 <HAL_TIM_Base_Init>
 8004ed0:	4603      	mov	r3, r0
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d001      	beq.n	8004eda <MX_TIM4_Init+0x6a>
  {
    Error_Handler();
 8004ed6:	f000 f977 	bl	80051c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004eda:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004ede:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8004ee0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004ee4:	4619      	mov	r1, r3
 8004ee6:	481b      	ldr	r0, [pc, #108]	@ (8004f54 <MX_TIM4_Init+0xe4>)
 8004ee8:	f005 f880 	bl	8009fec <HAL_TIM_ConfigClockSource>
 8004eec:	4603      	mov	r3, r0
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d001      	beq.n	8004ef6 <MX_TIM4_Init+0x86>
  {
    Error_Handler();
 8004ef2:	f000 f969 	bl	80051c8 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim4) != HAL_OK)
 8004ef6:	4817      	ldr	r0, [pc, #92]	@ (8004f54 <MX_TIM4_Init+0xe4>)
 8004ef8:	f004 fe8b 	bl	8009c12 <HAL_TIM_OC_Init>
 8004efc:	4603      	mov	r3, r0
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d001      	beq.n	8004f06 <MX_TIM4_Init+0x96>
  {
    Error_Handler();
 8004f02:	f000 f961 	bl	80051c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004f06:	2300      	movs	r3, #0
 8004f08:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004f0a:	2300      	movs	r3, #0
 8004f0c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8004f0e:	f107 0320 	add.w	r3, r7, #32
 8004f12:	4619      	mov	r1, r3
 8004f14:	480f      	ldr	r0, [pc, #60]	@ (8004f54 <MX_TIM4_Init+0xe4>)
 8004f16:	f005 fc4d 	bl	800a7b4 <HAL_TIMEx_MasterConfigSynchronization>
 8004f1a:	4603      	mov	r3, r0
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d001      	beq.n	8004f24 <MX_TIM4_Init+0xb4>
  {
    Error_Handler();
 8004f20:	f000 f952 	bl	80051c8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8004f24:	2330      	movs	r3, #48	@ 0x30
 8004f26:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8004f28:	2300      	movs	r3, #0
 8004f2a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004f2c:	2300      	movs	r3, #0
 8004f2e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004f30:	2300      	movs	r3, #0
 8004f32:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8004f34:	1d3b      	adds	r3, r7, #4
 8004f36:	220c      	movs	r2, #12
 8004f38:	4619      	mov	r1, r3
 8004f3a:	4806      	ldr	r0, [pc, #24]	@ (8004f54 <MX_TIM4_Init+0xe4>)
 8004f3c:	f004 fffa 	bl	8009f34 <HAL_TIM_OC_ConfigChannel>
 8004f40:	4603      	mov	r3, r0
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d001      	beq.n	8004f4a <MX_TIM4_Init+0xda>
  {
    Error_Handler();
 8004f46:	f000 f93f 	bl	80051c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8004f4a:	bf00      	nop
 8004f4c:	3738      	adds	r7, #56	@ 0x38
 8004f4e:	46bd      	mov	sp, r7
 8004f50:	bd80      	pop	{r7, pc}
 8004f52:	bf00      	nop
 8004f54:	200008ac 	.word	0x200008ac
 8004f58:	40000800 	.word	0x40000800

08004f5c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8004f5c:	b580      	push	{r7, lr}
 8004f5e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8004f60:	4b10      	ldr	r3, [pc, #64]	@ (8004fa4 <MX_USART2_UART_Init+0x48>)
 8004f62:	4a11      	ldr	r2, [pc, #68]	@ (8004fa8 <MX_USART2_UART_Init+0x4c>)
 8004f64:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 1000000;
 8004f66:	4b0f      	ldr	r3, [pc, #60]	@ (8004fa4 <MX_USART2_UART_Init+0x48>)
 8004f68:	4a10      	ldr	r2, [pc, #64]	@ (8004fac <MX_USART2_UART_Init+0x50>)
 8004f6a:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004f6c:	4b0d      	ldr	r3, [pc, #52]	@ (8004fa4 <MX_USART2_UART_Init+0x48>)
 8004f6e:	2200      	movs	r2, #0
 8004f70:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004f72:	4b0c      	ldr	r3, [pc, #48]	@ (8004fa4 <MX_USART2_UART_Init+0x48>)
 8004f74:	2200      	movs	r2, #0
 8004f76:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8004f78:	4b0a      	ldr	r3, [pc, #40]	@ (8004fa4 <MX_USART2_UART_Init+0x48>)
 8004f7a:	2200      	movs	r2, #0
 8004f7c:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004f7e:	4b09      	ldr	r3, [pc, #36]	@ (8004fa4 <MX_USART2_UART_Init+0x48>)
 8004f80:	220c      	movs	r2, #12
 8004f82:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004f84:	4b07      	ldr	r3, [pc, #28]	@ (8004fa4 <MX_USART2_UART_Init+0x48>)
 8004f86:	2200      	movs	r2, #0
 8004f88:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004f8a:	4b06      	ldr	r3, [pc, #24]	@ (8004fa4 <MX_USART2_UART_Init+0x48>)
 8004f8c:	2200      	movs	r2, #0
 8004f8e:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004f90:	4804      	ldr	r0, [pc, #16]	@ (8004fa4 <MX_USART2_UART_Init+0x48>)
 8004f92:	f005 fc8b 	bl	800a8ac <HAL_UART_Init>
 8004f96:	4603      	mov	r3, r0
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d001      	beq.n	8004fa0 <MX_USART2_UART_Init+0x44>
  {
    Error_Handler();
 8004f9c:	f000 f914 	bl	80051c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8004fa0:	bf00      	nop
 8004fa2:	bd80      	pop	{r7, pc}
 8004fa4:	200008f4 	.word	0x200008f4
 8004fa8:	40004400 	.word	0x40004400
 8004fac:	000f4240 	.word	0x000f4240

08004fb0 <MX_DMA_Init>:
  * Enable DMA controller clock
  * Configure DMA for memory to memory transfers
  *   hdma_memtomem_dma2_stream1
  */
static void MX_DMA_Init(void)
{
 8004fb0:	b580      	push	{r7, lr}
 8004fb2:	b082      	sub	sp, #8
 8004fb4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8004fb6:	2300      	movs	r3, #0
 8004fb8:	607b      	str	r3, [r7, #4]
 8004fba:	4b25      	ldr	r3, [pc, #148]	@ (8005050 <MX_DMA_Init+0xa0>)
 8004fbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fbe:	4a24      	ldr	r2, [pc, #144]	@ (8005050 <MX_DMA_Init+0xa0>)
 8004fc0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004fc4:	6313      	str	r3, [r2, #48]	@ 0x30
 8004fc6:	4b22      	ldr	r3, [pc, #136]	@ (8005050 <MX_DMA_Init+0xa0>)
 8004fc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004fce:	607b      	str	r3, [r7, #4]
 8004fd0:	687b      	ldr	r3, [r7, #4]

  /* Configure DMA request hdma_memtomem_dma2_stream1 on DMA2_Stream1 */
  hdma_memtomem_dma2_stream1.Instance = DMA2_Stream1;
 8004fd2:	4b20      	ldr	r3, [pc, #128]	@ (8005054 <MX_DMA_Init+0xa4>)
 8004fd4:	4a20      	ldr	r2, [pc, #128]	@ (8005058 <MX_DMA_Init+0xa8>)
 8004fd6:	601a      	str	r2, [r3, #0]
  hdma_memtomem_dma2_stream1.Init.Channel = DMA_CHANNEL_0;
 8004fd8:	4b1e      	ldr	r3, [pc, #120]	@ (8005054 <MX_DMA_Init+0xa4>)
 8004fda:	2200      	movs	r2, #0
 8004fdc:	605a      	str	r2, [r3, #4]
  hdma_memtomem_dma2_stream1.Init.Direction = DMA_MEMORY_TO_MEMORY;
 8004fde:	4b1d      	ldr	r3, [pc, #116]	@ (8005054 <MX_DMA_Init+0xa4>)
 8004fe0:	2280      	movs	r2, #128	@ 0x80
 8004fe2:	609a      	str	r2, [r3, #8]
  hdma_memtomem_dma2_stream1.Init.PeriphInc = DMA_PINC_ENABLE;
 8004fe4:	4b1b      	ldr	r3, [pc, #108]	@ (8005054 <MX_DMA_Init+0xa4>)
 8004fe6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004fea:	60da      	str	r2, [r3, #12]
  hdma_memtomem_dma2_stream1.Init.MemInc = DMA_MINC_ENABLE;
 8004fec:	4b19      	ldr	r3, [pc, #100]	@ (8005054 <MX_DMA_Init+0xa4>)
 8004fee:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004ff2:	611a      	str	r2, [r3, #16]
  hdma_memtomem_dma2_stream1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8004ff4:	4b17      	ldr	r3, [pc, #92]	@ (8005054 <MX_DMA_Init+0xa4>)
 8004ff6:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004ffa:	615a      	str	r2, [r3, #20]
  hdma_memtomem_dma2_stream1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8004ffc:	4b15      	ldr	r3, [pc, #84]	@ (8005054 <MX_DMA_Init+0xa4>)
 8004ffe:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8005002:	619a      	str	r2, [r3, #24]
  hdma_memtomem_dma2_stream1.Init.Mode = DMA_NORMAL;
 8005004:	4b13      	ldr	r3, [pc, #76]	@ (8005054 <MX_DMA_Init+0xa4>)
 8005006:	2200      	movs	r2, #0
 8005008:	61da      	str	r2, [r3, #28]
  hdma_memtomem_dma2_stream1.Init.Priority = DMA_PRIORITY_LOW;
 800500a:	4b12      	ldr	r3, [pc, #72]	@ (8005054 <MX_DMA_Init+0xa4>)
 800500c:	2200      	movs	r2, #0
 800500e:	621a      	str	r2, [r3, #32]
  hdma_memtomem_dma2_stream1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8005010:	4b10      	ldr	r3, [pc, #64]	@ (8005054 <MX_DMA_Init+0xa4>)
 8005012:	2204      	movs	r2, #4
 8005014:	625a      	str	r2, [r3, #36]	@ 0x24
  hdma_memtomem_dma2_stream1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8005016:	4b0f      	ldr	r3, [pc, #60]	@ (8005054 <MX_DMA_Init+0xa4>)
 8005018:	2203      	movs	r2, #3
 800501a:	629a      	str	r2, [r3, #40]	@ 0x28
  hdma_memtomem_dma2_stream1.Init.MemBurst = DMA_MBURST_SINGLE;
 800501c:	4b0d      	ldr	r3, [pc, #52]	@ (8005054 <MX_DMA_Init+0xa4>)
 800501e:	2200      	movs	r2, #0
 8005020:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma_memtomem_dma2_stream1.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8005022:	4b0c      	ldr	r3, [pc, #48]	@ (8005054 <MX_DMA_Init+0xa4>)
 8005024:	2200      	movs	r2, #0
 8005026:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DMA_Init(&hdma_memtomem_dma2_stream1) != HAL_OK)
 8005028:	480a      	ldr	r0, [pc, #40]	@ (8005054 <MX_DMA_Init+0xa4>)
 800502a:	f001 fc23 	bl	8006874 <HAL_DMA_Init>
 800502e:	4603      	mov	r3, r0
 8005030:	2b00      	cmp	r3, #0
 8005032:	d001      	beq.n	8005038 <MX_DMA_Init+0x88>
  {
    Error_Handler( );
 8005034:	f000 f8c8 	bl	80051c8 <Error_Handler>
  }

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8005038:	2200      	movs	r2, #0
 800503a:	2100      	movs	r1, #0
 800503c:	2038      	movs	r0, #56	@ 0x38
 800503e:	f001 fb4c 	bl	80066da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8005042:	2038      	movs	r0, #56	@ 0x38
 8005044:	f001 fb65 	bl	8006712 <HAL_NVIC_EnableIRQ>

}
 8005048:	bf00      	nop
 800504a:	3708      	adds	r7, #8
 800504c:	46bd      	mov	sp, r7
 800504e:	bd80      	pop	{r7, pc}
 8005050:	40023800 	.word	0x40023800
 8005054:	2000093c 	.word	0x2000093c
 8005058:	40026428 	.word	0x40026428

0800505c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800505c:	b580      	push	{r7, lr}
 800505e:	b08a      	sub	sp, #40	@ 0x28
 8005060:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005062:	f107 0314 	add.w	r3, r7, #20
 8005066:	2200      	movs	r2, #0
 8005068:	601a      	str	r2, [r3, #0]
 800506a:	605a      	str	r2, [r3, #4]
 800506c:	609a      	str	r2, [r3, #8]
 800506e:	60da      	str	r2, [r3, #12]
 8005070:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8005072:	2300      	movs	r3, #0
 8005074:	613b      	str	r3, [r7, #16]
 8005076:	4b51      	ldr	r3, [pc, #324]	@ (80051bc <MX_GPIO_Init+0x160>)
 8005078:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800507a:	4a50      	ldr	r2, [pc, #320]	@ (80051bc <MX_GPIO_Init+0x160>)
 800507c:	f043 0310 	orr.w	r3, r3, #16
 8005080:	6313      	str	r3, [r2, #48]	@ 0x30
 8005082:	4b4e      	ldr	r3, [pc, #312]	@ (80051bc <MX_GPIO_Init+0x160>)
 8005084:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005086:	f003 0310 	and.w	r3, r3, #16
 800508a:	613b      	str	r3, [r7, #16]
 800508c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800508e:	2300      	movs	r3, #0
 8005090:	60fb      	str	r3, [r7, #12]
 8005092:	4b4a      	ldr	r3, [pc, #296]	@ (80051bc <MX_GPIO_Init+0x160>)
 8005094:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005096:	4a49      	ldr	r2, [pc, #292]	@ (80051bc <MX_GPIO_Init+0x160>)
 8005098:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800509c:	6313      	str	r3, [r2, #48]	@ 0x30
 800509e:	4b47      	ldr	r3, [pc, #284]	@ (80051bc <MX_GPIO_Init+0x160>)
 80050a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80050a6:	60fb      	str	r3, [r7, #12]
 80050a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80050aa:	2300      	movs	r3, #0
 80050ac:	60bb      	str	r3, [r7, #8]
 80050ae:	4b43      	ldr	r3, [pc, #268]	@ (80051bc <MX_GPIO_Init+0x160>)
 80050b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050b2:	4a42      	ldr	r2, [pc, #264]	@ (80051bc <MX_GPIO_Init+0x160>)
 80050b4:	f043 0301 	orr.w	r3, r3, #1
 80050b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80050ba:	4b40      	ldr	r3, [pc, #256]	@ (80051bc <MX_GPIO_Init+0x160>)
 80050bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050be:	f003 0301 	and.w	r3, r3, #1
 80050c2:	60bb      	str	r3, [r7, #8]
 80050c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80050c6:	2300      	movs	r3, #0
 80050c8:	607b      	str	r3, [r7, #4]
 80050ca:	4b3c      	ldr	r3, [pc, #240]	@ (80051bc <MX_GPIO_Init+0x160>)
 80050cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050ce:	4a3b      	ldr	r2, [pc, #236]	@ (80051bc <MX_GPIO_Init+0x160>)
 80050d0:	f043 0302 	orr.w	r3, r3, #2
 80050d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80050d6:	4b39      	ldr	r3, [pc, #228]	@ (80051bc <MX_GPIO_Init+0x160>)
 80050d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050da:	f003 0302 	and.w	r3, r3, #2
 80050de:	607b      	str	r3, [r7, #4]
 80050e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80050e2:	2300      	movs	r3, #0
 80050e4:	603b      	str	r3, [r7, #0]
 80050e6:	4b35      	ldr	r3, [pc, #212]	@ (80051bc <MX_GPIO_Init+0x160>)
 80050e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050ea:	4a34      	ldr	r2, [pc, #208]	@ (80051bc <MX_GPIO_Init+0x160>)
 80050ec:	f043 0308 	orr.w	r3, r3, #8
 80050f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80050f2:	4b32      	ldr	r3, [pc, #200]	@ (80051bc <MX_GPIO_Init+0x160>)
 80050f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050f6:	f003 0308 	and.w	r3, r3, #8
 80050fa:	603b      	str	r3, [r7, #0]
 80050fc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LCD_CS_Pin|LCD_RES_Pin|LCD_RS_Pin|LCD_CLK_Pin
 80050fe:	2200      	movs	r2, #0
 8005100:	f64f 0101 	movw	r1, #63489	@ 0xf801
 8005104:	482e      	ldr	r0, [pc, #184]	@ (80051c0 <MX_GPIO_Init+0x164>)
 8005106:	f002 fa6d 	bl	80075e4 <HAL_GPIO_WritePin>
                          |LCD_DAT_Pin|LED1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PE2 PE3 PE4 PE5
                           PE6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 800510a:	237c      	movs	r3, #124	@ 0x7c
 800510c:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_6;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800510e:	2300      	movs	r3, #0
 8005110:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005112:	2300      	movs	r3, #0
 8005114:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005116:	f107 0314 	add.w	r3, r7, #20
 800511a:	4619      	mov	r1, r3
 800511c:	4828      	ldr	r0, [pc, #160]	@ (80051c0 <MX_GPIO_Init+0x164>)
 800511e:	f002 f8c5 	bl	80072ac <HAL_GPIO_Init>

  /*Configure GPIO pins : PE8 PE10 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 8005122:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 8005126:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8005128:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800512c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800512e:	2301      	movs	r3, #1
 8005130:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005132:	f107 0314 	add.w	r3, r7, #20
 8005136:	4619      	mov	r1, r3
 8005138:	4821      	ldr	r0, [pc, #132]	@ (80051c0 <MX_GPIO_Init+0x164>)
 800513a:	f002 f8b7 	bl	80072ac <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_CS_Pin LCD_RS_Pin */
  GPIO_InitStruct.Pin = LCD_CS_Pin|LCD_RS_Pin;
 800513e:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8005142:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005144:	2301      	movs	r3, #1
 8005146:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005148:	2300      	movs	r3, #0
 800514a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800514c:	2302      	movs	r3, #2
 800514e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005150:	f107 0314 	add.w	r3, r7, #20
 8005154:	4619      	mov	r1, r3
 8005156:	481a      	ldr	r0, [pc, #104]	@ (80051c0 <MX_GPIO_Init+0x164>)
 8005158:	f002 f8a8 	bl	80072ac <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_RES_Pin LED1_Pin */
  GPIO_InitStruct.Pin = LCD_RES_Pin|LED1_Pin;
 800515c:	f241 0301 	movw	r3, #4097	@ 0x1001
 8005160:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005162:	2301      	movs	r3, #1
 8005164:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005166:	2300      	movs	r3, #0
 8005168:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800516a:	2300      	movs	r3, #0
 800516c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800516e:	f107 0314 	add.w	r3, r7, #20
 8005172:	4619      	mov	r1, r3
 8005174:	4812      	ldr	r0, [pc, #72]	@ (80051c0 <MX_GPIO_Init+0x164>)
 8005176:	f002 f899 	bl	80072ac <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_CLK_Pin LCD_DAT_Pin */
  GPIO_InitStruct.Pin = LCD_CLK_Pin|LCD_DAT_Pin;
 800517a:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800517e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005180:	2301      	movs	r3, #1
 8005182:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005184:	2300      	movs	r3, #0
 8005186:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005188:	2303      	movs	r3, #3
 800518a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800518c:	f107 0314 	add.w	r3, r7, #20
 8005190:	4619      	mov	r1, r3
 8005192:	480b      	ldr	r0, [pc, #44]	@ (80051c0 <MX_GPIO_Init+0x164>)
 8005194:	f002 f88a 	bl	80072ac <HAL_GPIO_Init>

  /*Configure GPIO pins : BT_U_Pin BT_SET_Pin BT_D_Pin BT_R_Pin
                           BT_M_Pin BT_L_Pin */
  GPIO_InitStruct.Pin = BT_U_Pin|BT_SET_Pin|BT_D_Pin|BT_R_Pin
 8005198:	f44f 437c 	mov.w	r3, #64512	@ 0xfc00
 800519c:	617b      	str	r3, [r7, #20]
                          |BT_M_Pin|BT_L_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800519e:	2300      	movs	r3, #0
 80051a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80051a2:	2301      	movs	r3, #1
 80051a4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80051a6:	f107 0314 	add.w	r3, r7, #20
 80051aa:	4619      	mov	r1, r3
 80051ac:	4805      	ldr	r0, [pc, #20]	@ (80051c4 <MX_GPIO_Init+0x168>)
 80051ae:	f002 f87d 	bl	80072ac <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80051b2:	bf00      	nop
 80051b4:	3728      	adds	r7, #40	@ 0x28
 80051b6:	46bd      	mov	sp, r7
 80051b8:	bd80      	pop	{r7, pc}
 80051ba:	bf00      	nop
 80051bc:	40023800 	.word	0x40023800
 80051c0:	40021000 	.word	0x40021000
 80051c4:	40020c00 	.word	0x40020c00

080051c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80051c8:	b480      	push	{r7}
 80051ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80051cc:	b672      	cpsid	i
}
 80051ce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80051d0:	bf00      	nop
 80051d2:	e7fd      	b.n	80051d0 <Error_Handler+0x8>

080051d4 <taskAdd>:
	OS_init(); // init tasks

	OS_loop(); //   
}*/

TaskInitTypeDef* taskAdd(pTaskTypeDef pTask, uint32_t period) {
 80051d4:	b580      	push	{r7, lr}
 80051d6:	b084      	sub	sp, #16
 80051d8:	af00      	add	r7, sp, #0
 80051da:	6078      	str	r0, [r7, #4]
 80051dc:	6039      	str	r1, [r7, #0]
	if ((pTask == NULL) || (cntTasks >= _TASKS_MAX_N)) {
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d003      	beq.n	80051ec <taskAdd+0x18>
 80051e4:	4b15      	ldr	r3, [pc, #84]	@ (800523c <taskAdd+0x68>)
 80051e6:	781b      	ldrb	r3, [r3, #0]
 80051e8:	2b09      	cmp	r3, #9
 80051ea:	d906      	bls.n	80051fa <taskAdd+0x26>
		printf("Err add task\r\n");
 80051ec:	4814      	ldr	r0, [pc, #80]	@ (8005240 <taskAdd+0x6c>)
 80051ee:	f007 f9f3 	bl	800c5d8 <puts>
		Error_Handler();
 80051f2:	f7ff ffe9 	bl	80051c8 <Error_Handler>
		return NULL; }
 80051f6:	2300      	movs	r3, #0
 80051f8:	e01c      	b.n	8005234 <taskAdd+0x60>
	TaskInitTypeDef *tsk = &tasks[cntTasks];
 80051fa:	4b10      	ldr	r3, [pc, #64]	@ (800523c <taskAdd+0x68>)
 80051fc:	781b      	ldrb	r3, [r3, #0]
 80051fe:	011b      	lsls	r3, r3, #4
 8005200:	4a10      	ldr	r2, [pc, #64]	@ (8005244 <taskAdd+0x70>)
 8005202:	4413      	add	r3, r2
 8005204:	60fb      	str	r3, [r7, #12]
	//TaskInitTypeDef tsk = {0};
	tsk->task = pTask;
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	687a      	ldr	r2, [r7, #4]
 800520a:	601a      	str	r2, [r3, #0]
	tsk->n = cntTasks;
 800520c:	4b0b      	ldr	r3, [pc, #44]	@ (800523c <taskAdd+0x68>)
 800520e:	781a      	ldrb	r2, [r3, #0]
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	735a      	strb	r2, [r3, #13]
	tsk->period = period;
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	683a      	ldr	r2, [r7, #0]
 8005218:	605a      	str	r2, [r3, #4]
	tsk->eventstimer = period; //     
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	683a      	ldr	r2, [r7, #0]
 800521e:	609a      	str	r2, [r3, #8]
	tsk->pause = 0;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	2200      	movs	r2, #0
 8005224:	731a      	strb	r2, [r3, #12]
	//tasks[cntTasks++] = tsk;
	cntTasks++;
 8005226:	4b05      	ldr	r3, [pc, #20]	@ (800523c <taskAdd+0x68>)
 8005228:	781b      	ldrb	r3, [r3, #0]
 800522a:	3301      	adds	r3, #1
 800522c:	b2da      	uxtb	r2, r3
 800522e:	4b03      	ldr	r3, [pc, #12]	@ (800523c <taskAdd+0x68>)
 8005230:	701a      	strb	r2, [r3, #0]
	return tsk;
 8005232:	68fb      	ldr	r3, [r7, #12]
}
 8005234:	4618      	mov	r0, r3
 8005236:	3710      	adds	r7, #16
 8005238:	46bd      	mov	sp, r7
 800523a:	bd80      	pop	{r7, pc}
 800523c:	200012c0 	.word	0x200012c0
 8005240:	0800f3e0 	.word	0x0800f3e0
 8005244:	20001220 	.word	0x20001220

08005248 <OS_loop>:
//    .
// TO DO:  ,   ,    ,
//   ,       
//        ,      ,
//            *    (_TASKS_MAX_N).
void OS_loop() {
 8005248:	b580      	push	{r7, lr}
 800524a:	b082      	sub	sp, #8
 800524c:	af00      	add	r7, sp, #0

	//OS_init(); // init tasks

	// loop tasks
	while (1) {
		uint32_t ticks = HAL_GetTick();
 800524e:	f000 fc0d 	bl	8005a6c <HAL_GetTick>
 8005252:	6038      	str	r0, [r7, #0]
		for (uint8_t i = 0; i < cntTasks; i++) {
 8005254:	2300      	movs	r3, #0
 8005256:	71fb      	strb	r3, [r7, #7]
 8005258:	e029      	b.n	80052ae <OS_loop+0x66>
			if (ticks > tasks[i].eventstimer) { //   
 800525a:	79fb      	ldrb	r3, [r7, #7]
 800525c:	4a17      	ldr	r2, [pc, #92]	@ (80052bc <OS_loop+0x74>)
 800525e:	011b      	lsls	r3, r3, #4
 8005260:	4413      	add	r3, r2
 8005262:	3308      	adds	r3, #8
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	683a      	ldr	r2, [r7, #0]
 8005268:	429a      	cmp	r2, r3
 800526a:	d91d      	bls.n	80052a8 <OS_loop+0x60>
				tasks[i].eventstimer = tasks[i].period + ticks; //   
 800526c:	79fb      	ldrb	r3, [r7, #7]
 800526e:	4a13      	ldr	r2, [pc, #76]	@ (80052bc <OS_loop+0x74>)
 8005270:	011b      	lsls	r3, r3, #4
 8005272:	4413      	add	r3, r2
 8005274:	3304      	adds	r3, #4
 8005276:	6819      	ldr	r1, [r3, #0]
 8005278:	79fb      	ldrb	r3, [r7, #7]
 800527a:	683a      	ldr	r2, [r7, #0]
 800527c:	440a      	add	r2, r1
 800527e:	490f      	ldr	r1, [pc, #60]	@ (80052bc <OS_loop+0x74>)
 8005280:	011b      	lsls	r3, r3, #4
 8005282:	440b      	add	r3, r1
 8005284:	3308      	adds	r3, #8
 8005286:	601a      	str	r2, [r3, #0]
				if (tasks[i].pause){
 8005288:	79fb      	ldrb	r3, [r7, #7]
 800528a:	4a0c      	ldr	r2, [pc, #48]	@ (80052bc <OS_loop+0x74>)
 800528c:	011b      	lsls	r3, r3, #4
 800528e:	4413      	add	r3, r2
 8005290:	330c      	adds	r3, #12
 8005292:	781b      	ldrb	r3, [r3, #0]
 8005294:	2b00      	cmp	r3, #0
 8005296:	d106      	bne.n	80052a6 <OS_loop+0x5e>
					continue;
				}
				tasks[i].task(); //  
 8005298:	79fb      	ldrb	r3, [r7, #7]
 800529a:	4a08      	ldr	r2, [pc, #32]	@ (80052bc <OS_loop+0x74>)
 800529c:	011b      	lsls	r3, r3, #4
 800529e:	4413      	add	r3, r2
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	4798      	blx	r3
 80052a4:	e000      	b.n	80052a8 <OS_loop+0x60>
					continue;
 80052a6:	bf00      	nop
		for (uint8_t i = 0; i < cntTasks; i++) {
 80052a8:	79fb      	ldrb	r3, [r7, #7]
 80052aa:	3301      	adds	r3, #1
 80052ac:	71fb      	strb	r3, [r7, #7]
 80052ae:	4b04      	ldr	r3, [pc, #16]	@ (80052c0 <OS_loop+0x78>)
 80052b0:	781b      	ldrb	r3, [r3, #0]
 80052b2:	79fa      	ldrb	r2, [r7, #7]
 80052b4:	429a      	cmp	r2, r3
 80052b6:	d3d0      	bcc.n	800525a <OS_loop+0x12>
	while (1) {
 80052b8:	e7c9      	b.n	800524e <OS_loop+0x6>
 80052ba:	bf00      	nop
 80052bc:	20001220 	.word	0x20001220
 80052c0:	200012c0 	.word	0x200012c0

080052c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80052c4:	b480      	push	{r7}
 80052c6:	b083      	sub	sp, #12
 80052c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80052ca:	2300      	movs	r3, #0
 80052cc:	607b      	str	r3, [r7, #4]
 80052ce:	4b10      	ldr	r3, [pc, #64]	@ (8005310 <HAL_MspInit+0x4c>)
 80052d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052d2:	4a0f      	ldr	r2, [pc, #60]	@ (8005310 <HAL_MspInit+0x4c>)
 80052d4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80052d8:	6453      	str	r3, [r2, #68]	@ 0x44
 80052da:	4b0d      	ldr	r3, [pc, #52]	@ (8005310 <HAL_MspInit+0x4c>)
 80052dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80052e2:	607b      	str	r3, [r7, #4]
 80052e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80052e6:	2300      	movs	r3, #0
 80052e8:	603b      	str	r3, [r7, #0]
 80052ea:	4b09      	ldr	r3, [pc, #36]	@ (8005310 <HAL_MspInit+0x4c>)
 80052ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052ee:	4a08      	ldr	r2, [pc, #32]	@ (8005310 <HAL_MspInit+0x4c>)
 80052f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80052f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80052f6:	4b06      	ldr	r3, [pc, #24]	@ (8005310 <HAL_MspInit+0x4c>)
 80052f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80052fe:	603b      	str	r3, [r7, #0]
 8005300:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005302:	bf00      	nop
 8005304:	370c      	adds	r7, #12
 8005306:	46bd      	mov	sp, r7
 8005308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800530c:	4770      	bx	lr
 800530e:	bf00      	nop
 8005310:	40023800 	.word	0x40023800

08005314 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8005314:	b580      	push	{r7, lr}
 8005316:	b08a      	sub	sp, #40	@ 0x28
 8005318:	af00      	add	r7, sp, #0
 800531a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800531c:	f107 0314 	add.w	r3, r7, #20
 8005320:	2200      	movs	r2, #0
 8005322:	601a      	str	r2, [r3, #0]
 8005324:	605a      	str	r2, [r3, #4]
 8005326:	609a      	str	r2, [r3, #8]
 8005328:	60da      	str	r2, [r3, #12]
 800532a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	4a33      	ldr	r2, [pc, #204]	@ (8005400 <HAL_ADC_MspInit+0xec>)
 8005332:	4293      	cmp	r3, r2
 8005334:	d15f      	bne.n	80053f6 <HAL_ADC_MspInit+0xe2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8005336:	2300      	movs	r3, #0
 8005338:	613b      	str	r3, [r7, #16]
 800533a:	4b32      	ldr	r3, [pc, #200]	@ (8005404 <HAL_ADC_MspInit+0xf0>)
 800533c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800533e:	4a31      	ldr	r2, [pc, #196]	@ (8005404 <HAL_ADC_MspInit+0xf0>)
 8005340:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005344:	6453      	str	r3, [r2, #68]	@ 0x44
 8005346:	4b2f      	ldr	r3, [pc, #188]	@ (8005404 <HAL_ADC_MspInit+0xf0>)
 8005348:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800534a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800534e:	613b      	str	r3, [r7, #16]
 8005350:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005352:	2300      	movs	r3, #0
 8005354:	60fb      	str	r3, [r7, #12]
 8005356:	4b2b      	ldr	r3, [pc, #172]	@ (8005404 <HAL_ADC_MspInit+0xf0>)
 8005358:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800535a:	4a2a      	ldr	r2, [pc, #168]	@ (8005404 <HAL_ADC_MspInit+0xf0>)
 800535c:	f043 0301 	orr.w	r3, r3, #1
 8005360:	6313      	str	r3, [r2, #48]	@ 0x30
 8005362:	4b28      	ldr	r3, [pc, #160]	@ (8005404 <HAL_ADC_MspInit+0xf0>)
 8005364:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005366:	f003 0301 	and.w	r3, r3, #1
 800536a:	60fb      	str	r3, [r7, #12]
 800536c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800536e:	2303      	movs	r3, #3
 8005370:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005372:	2303      	movs	r3, #3
 8005374:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005376:	2300      	movs	r3, #0
 8005378:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800537a:	f107 0314 	add.w	r3, r7, #20
 800537e:	4619      	mov	r1, r3
 8005380:	4821      	ldr	r0, [pc, #132]	@ (8005408 <HAL_ADC_MspInit+0xf4>)
 8005382:	f001 ff93 	bl	80072ac <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8005386:	4b21      	ldr	r3, [pc, #132]	@ (800540c <HAL_ADC_MspInit+0xf8>)
 8005388:	4a21      	ldr	r2, [pc, #132]	@ (8005410 <HAL_ADC_MspInit+0xfc>)
 800538a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800538c:	4b1f      	ldr	r3, [pc, #124]	@ (800540c <HAL_ADC_MspInit+0xf8>)
 800538e:	2200      	movs	r2, #0
 8005390:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005392:	4b1e      	ldr	r3, [pc, #120]	@ (800540c <HAL_ADC_MspInit+0xf8>)
 8005394:	2200      	movs	r2, #0
 8005396:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8005398:	4b1c      	ldr	r3, [pc, #112]	@ (800540c <HAL_ADC_MspInit+0xf8>)
 800539a:	2200      	movs	r2, #0
 800539c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800539e:	4b1b      	ldr	r3, [pc, #108]	@ (800540c <HAL_ADC_MspInit+0xf8>)
 80053a0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80053a4:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80053a6:	4b19      	ldr	r3, [pc, #100]	@ (800540c <HAL_ADC_MspInit+0xf8>)
 80053a8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80053ac:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80053ae:	4b17      	ldr	r3, [pc, #92]	@ (800540c <HAL_ADC_MspInit+0xf8>)
 80053b0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80053b4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80053b6:	4b15      	ldr	r3, [pc, #84]	@ (800540c <HAL_ADC_MspInit+0xf8>)
 80053b8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80053bc:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80053be:	4b13      	ldr	r3, [pc, #76]	@ (800540c <HAL_ADC_MspInit+0xf8>)
 80053c0:	2200      	movs	r2, #0
 80053c2:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80053c4:	4b11      	ldr	r3, [pc, #68]	@ (800540c <HAL_ADC_MspInit+0xf8>)
 80053c6:	2200      	movs	r2, #0
 80053c8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80053ca:	4810      	ldr	r0, [pc, #64]	@ (800540c <HAL_ADC_MspInit+0xf8>)
 80053cc:	f001 fa52 	bl	8006874 <HAL_DMA_Init>
 80053d0:	4603      	mov	r3, r0
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d001      	beq.n	80053da <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 80053d6:	f7ff fef7 	bl	80051c8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	4a0b      	ldr	r2, [pc, #44]	@ (800540c <HAL_ADC_MspInit+0xf8>)
 80053de:	639a      	str	r2, [r3, #56]	@ 0x38
 80053e0:	4a0a      	ldr	r2, [pc, #40]	@ (800540c <HAL_ADC_MspInit+0xf8>)
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80053e6:	2200      	movs	r2, #0
 80053e8:	2100      	movs	r1, #0
 80053ea:	2012      	movs	r0, #18
 80053ec:	f001 f975 	bl	80066da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80053f0:	2012      	movs	r0, #18
 80053f2:	f001 f98e 	bl	8006712 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80053f6:	bf00      	nop
 80053f8:	3728      	adds	r7, #40	@ 0x28
 80053fa:	46bd      	mov	sp, r7
 80053fc:	bd80      	pop	{r7, pc}
 80053fe:	bf00      	nop
 8005400:	40012000 	.word	0x40012000
 8005404:	40023800 	.word	0x40023800
 8005408:	40020000 	.word	0x40020000
 800540c:	20000778 	.word	0x20000778
 8005410:	40026410 	.word	0x40026410

08005414 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8005414:	b480      	push	{r7}
 8005416:	b085      	sub	sp, #20
 8005418:	af00      	add	r7, sp, #0
 800541a:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	4a0b      	ldr	r2, [pc, #44]	@ (8005450 <HAL_CRC_MspInit+0x3c>)
 8005422:	4293      	cmp	r3, r2
 8005424:	d10d      	bne.n	8005442 <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8005426:	2300      	movs	r3, #0
 8005428:	60fb      	str	r3, [r7, #12]
 800542a:	4b0a      	ldr	r3, [pc, #40]	@ (8005454 <HAL_CRC_MspInit+0x40>)
 800542c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800542e:	4a09      	ldr	r2, [pc, #36]	@ (8005454 <HAL_CRC_MspInit+0x40>)
 8005430:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005434:	6313      	str	r3, [r2, #48]	@ 0x30
 8005436:	4b07      	ldr	r3, [pc, #28]	@ (8005454 <HAL_CRC_MspInit+0x40>)
 8005438:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800543a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800543e:	60fb      	str	r3, [r7, #12]
 8005440:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8005442:	bf00      	nop
 8005444:	3714      	adds	r7, #20
 8005446:	46bd      	mov	sp, r7
 8005448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800544c:	4770      	bx	lr
 800544e:	bf00      	nop
 8005450:	40023000 	.word	0x40023000
 8005454:	40023800 	.word	0x40023800

08005458 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8005458:	b580      	push	{r7, lr}
 800545a:	b08a      	sub	sp, #40	@ 0x28
 800545c:	af00      	add	r7, sp, #0
 800545e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005460:	f107 0314 	add.w	r3, r7, #20
 8005464:	2200      	movs	r2, #0
 8005466:	601a      	str	r2, [r3, #0]
 8005468:	605a      	str	r2, [r3, #4]
 800546a:	609a      	str	r2, [r3, #8]
 800546c:	60da      	str	r2, [r3, #12]
 800546e:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	4a17      	ldr	r2, [pc, #92]	@ (80054d4 <HAL_DAC_MspInit+0x7c>)
 8005476:	4293      	cmp	r3, r2
 8005478:	d127      	bne.n	80054ca <HAL_DAC_MspInit+0x72>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 800547a:	2300      	movs	r3, #0
 800547c:	613b      	str	r3, [r7, #16]
 800547e:	4b16      	ldr	r3, [pc, #88]	@ (80054d8 <HAL_DAC_MspInit+0x80>)
 8005480:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005482:	4a15      	ldr	r2, [pc, #84]	@ (80054d8 <HAL_DAC_MspInit+0x80>)
 8005484:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005488:	6413      	str	r3, [r2, #64]	@ 0x40
 800548a:	4b13      	ldr	r3, [pc, #76]	@ (80054d8 <HAL_DAC_MspInit+0x80>)
 800548c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800548e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005492:	613b      	str	r3, [r7, #16]
 8005494:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005496:	2300      	movs	r3, #0
 8005498:	60fb      	str	r3, [r7, #12]
 800549a:	4b0f      	ldr	r3, [pc, #60]	@ (80054d8 <HAL_DAC_MspInit+0x80>)
 800549c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800549e:	4a0e      	ldr	r2, [pc, #56]	@ (80054d8 <HAL_DAC_MspInit+0x80>)
 80054a0:	f043 0301 	orr.w	r3, r3, #1
 80054a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80054a6:	4b0c      	ldr	r3, [pc, #48]	@ (80054d8 <HAL_DAC_MspInit+0x80>)
 80054a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054aa:	f003 0301 	and.w	r3, r3, #1
 80054ae:	60fb      	str	r3, [r7, #12]
 80054b0:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80054b2:	2310      	movs	r3, #16
 80054b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80054b6:	2303      	movs	r3, #3
 80054b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80054ba:	2300      	movs	r3, #0
 80054bc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80054be:	f107 0314 	add.w	r3, r7, #20
 80054c2:	4619      	mov	r1, r3
 80054c4:	4805      	ldr	r0, [pc, #20]	@ (80054dc <HAL_DAC_MspInit+0x84>)
 80054c6:	f001 fef1 	bl	80072ac <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 80054ca:	bf00      	nop
 80054cc:	3728      	adds	r7, #40	@ 0x28
 80054ce:	46bd      	mov	sp, r7
 80054d0:	bd80      	pop	{r7, pc}
 80054d2:	bf00      	nop
 80054d4:	40007400 	.word	0x40007400
 80054d8:	40023800 	.word	0x40023800
 80054dc:	40020000 	.word	0x40020000

080054e0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80054e0:	b580      	push	{r7, lr}
 80054e2:	b08c      	sub	sp, #48	@ 0x30
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80054e8:	f107 031c 	add.w	r3, r7, #28
 80054ec:	2200      	movs	r2, #0
 80054ee:	601a      	str	r2, [r3, #0]
 80054f0:	605a      	str	r2, [r3, #4]
 80054f2:	609a      	str	r2, [r3, #8]
 80054f4:	60da      	str	r2, [r3, #12]
 80054f6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	4a32      	ldr	r2, [pc, #200]	@ (80055c8 <HAL_I2C_MspInit+0xe8>)
 80054fe:	4293      	cmp	r3, r2
 8005500:	d12c      	bne.n	800555c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005502:	2300      	movs	r3, #0
 8005504:	61bb      	str	r3, [r7, #24]
 8005506:	4b31      	ldr	r3, [pc, #196]	@ (80055cc <HAL_I2C_MspInit+0xec>)
 8005508:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800550a:	4a30      	ldr	r2, [pc, #192]	@ (80055cc <HAL_I2C_MspInit+0xec>)
 800550c:	f043 0302 	orr.w	r3, r3, #2
 8005510:	6313      	str	r3, [r2, #48]	@ 0x30
 8005512:	4b2e      	ldr	r3, [pc, #184]	@ (80055cc <HAL_I2C_MspInit+0xec>)
 8005514:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005516:	f003 0302 	and.w	r3, r3, #2
 800551a:	61bb      	str	r3, [r7, #24]
 800551c:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800551e:	23c0      	movs	r3, #192	@ 0xc0
 8005520:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005522:	2312      	movs	r3, #18
 8005524:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005526:	2300      	movs	r3, #0
 8005528:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800552a:	2303      	movs	r3, #3
 800552c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800552e:	2304      	movs	r3, #4
 8005530:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005532:	f107 031c 	add.w	r3, r7, #28
 8005536:	4619      	mov	r1, r3
 8005538:	4825      	ldr	r0, [pc, #148]	@ (80055d0 <HAL_I2C_MspInit+0xf0>)
 800553a:	f001 feb7 	bl	80072ac <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800553e:	2300      	movs	r3, #0
 8005540:	617b      	str	r3, [r7, #20]
 8005542:	4b22      	ldr	r3, [pc, #136]	@ (80055cc <HAL_I2C_MspInit+0xec>)
 8005544:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005546:	4a21      	ldr	r2, [pc, #132]	@ (80055cc <HAL_I2C_MspInit+0xec>)
 8005548:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800554c:	6413      	str	r3, [r2, #64]	@ 0x40
 800554e:	4b1f      	ldr	r3, [pc, #124]	@ (80055cc <HAL_I2C_MspInit+0xec>)
 8005550:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005552:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005556:	617b      	str	r3, [r7, #20]
 8005558:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 800555a:	e031      	b.n	80055c0 <HAL_I2C_MspInit+0xe0>
  else if(hi2c->Instance==I2C2)
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	4a1c      	ldr	r2, [pc, #112]	@ (80055d4 <HAL_I2C_MspInit+0xf4>)
 8005562:	4293      	cmp	r3, r2
 8005564:	d12c      	bne.n	80055c0 <HAL_I2C_MspInit+0xe0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005566:	2300      	movs	r3, #0
 8005568:	613b      	str	r3, [r7, #16]
 800556a:	4b18      	ldr	r3, [pc, #96]	@ (80055cc <HAL_I2C_MspInit+0xec>)
 800556c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800556e:	4a17      	ldr	r2, [pc, #92]	@ (80055cc <HAL_I2C_MspInit+0xec>)
 8005570:	f043 0302 	orr.w	r3, r3, #2
 8005574:	6313      	str	r3, [r2, #48]	@ 0x30
 8005576:	4b15      	ldr	r3, [pc, #84]	@ (80055cc <HAL_I2C_MspInit+0xec>)
 8005578:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800557a:	f003 0302 	and.w	r3, r3, #2
 800557e:	613b      	str	r3, [r7, #16]
 8005580:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8005582:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8005586:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005588:	2312      	movs	r3, #18
 800558a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800558c:	2300      	movs	r3, #0
 800558e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005590:	2303      	movs	r3, #3
 8005592:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8005594:	2304      	movs	r3, #4
 8005596:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005598:	f107 031c 	add.w	r3, r7, #28
 800559c:	4619      	mov	r1, r3
 800559e:	480c      	ldr	r0, [pc, #48]	@ (80055d0 <HAL_I2C_MspInit+0xf0>)
 80055a0:	f001 fe84 	bl	80072ac <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80055a4:	2300      	movs	r3, #0
 80055a6:	60fb      	str	r3, [r7, #12]
 80055a8:	4b08      	ldr	r3, [pc, #32]	@ (80055cc <HAL_I2C_MspInit+0xec>)
 80055aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055ac:	4a07      	ldr	r2, [pc, #28]	@ (80055cc <HAL_I2C_MspInit+0xec>)
 80055ae:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80055b2:	6413      	str	r3, [r2, #64]	@ 0x40
 80055b4:	4b05      	ldr	r3, [pc, #20]	@ (80055cc <HAL_I2C_MspInit+0xec>)
 80055b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055b8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80055bc:	60fb      	str	r3, [r7, #12]
 80055be:	68fb      	ldr	r3, [r7, #12]
}
 80055c0:	bf00      	nop
 80055c2:	3730      	adds	r7, #48	@ 0x30
 80055c4:	46bd      	mov	sp, r7
 80055c6:	bd80      	pop	{r7, pc}
 80055c8:	40005400 	.word	0x40005400
 80055cc:	40023800 	.word	0x40023800
 80055d0:	40020400 	.word	0x40020400
 80055d4:	40005800 	.word	0x40005800

080055d8 <HAL_RNG_MspInit>:
* This function configures the hardware resources used in this example
* @param hrng: RNG handle pointer
* @retval None
*/
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 80055d8:	b480      	push	{r7}
 80055da:	b085      	sub	sp, #20
 80055dc:	af00      	add	r7, sp, #0
 80055de:	6078      	str	r0, [r7, #4]
  if(hrng->Instance==RNG)
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	4a0b      	ldr	r2, [pc, #44]	@ (8005614 <HAL_RNG_MspInit+0x3c>)
 80055e6:	4293      	cmp	r3, r2
 80055e8:	d10d      	bne.n	8005606 <HAL_RNG_MspInit+0x2e>
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 80055ea:	2300      	movs	r3, #0
 80055ec:	60fb      	str	r3, [r7, #12]
 80055ee:	4b0a      	ldr	r3, [pc, #40]	@ (8005618 <HAL_RNG_MspInit+0x40>)
 80055f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80055f2:	4a09      	ldr	r2, [pc, #36]	@ (8005618 <HAL_RNG_MspInit+0x40>)
 80055f4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80055f8:	6353      	str	r3, [r2, #52]	@ 0x34
 80055fa:	4b07      	ldr	r3, [pc, #28]	@ (8005618 <HAL_RNG_MspInit+0x40>)
 80055fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80055fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005602:	60fb      	str	r3, [r7, #12]
 8005604:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }

}
 8005606:	bf00      	nop
 8005608:	3714      	adds	r7, #20
 800560a:	46bd      	mov	sp, r7
 800560c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005610:	4770      	bx	lr
 8005612:	bf00      	nop
 8005614:	50060800 	.word	0x50060800
 8005618:	40023800 	.word	0x40023800

0800561c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800561c:	b480      	push	{r7}
 800561e:	b085      	sub	sp, #20
 8005620:	af00      	add	r7, sp, #0
 8005622:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	4a0b      	ldr	r2, [pc, #44]	@ (8005658 <HAL_TIM_Base_MspInit+0x3c>)
 800562a:	4293      	cmp	r3, r2
 800562c:	d10d      	bne.n	800564a <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800562e:	2300      	movs	r3, #0
 8005630:	60fb      	str	r3, [r7, #12]
 8005632:	4b0a      	ldr	r3, [pc, #40]	@ (800565c <HAL_TIM_Base_MspInit+0x40>)
 8005634:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005636:	4a09      	ldr	r2, [pc, #36]	@ (800565c <HAL_TIM_Base_MspInit+0x40>)
 8005638:	f043 0304 	orr.w	r3, r3, #4
 800563c:	6413      	str	r3, [r2, #64]	@ 0x40
 800563e:	4b07      	ldr	r3, [pc, #28]	@ (800565c <HAL_TIM_Base_MspInit+0x40>)
 8005640:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005642:	f003 0304 	and.w	r3, r3, #4
 8005646:	60fb      	str	r3, [r7, #12]
 8005648:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800564a:	bf00      	nop
 800564c:	3714      	adds	r7, #20
 800564e:	46bd      	mov	sp, r7
 8005650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005654:	4770      	bx	lr
 8005656:	bf00      	nop
 8005658:	40000800 	.word	0x40000800
 800565c:	40023800 	.word	0x40023800

08005660 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005660:	b580      	push	{r7, lr}
 8005662:	b08a      	sub	sp, #40	@ 0x28
 8005664:	af00      	add	r7, sp, #0
 8005666:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005668:	f107 0314 	add.w	r3, r7, #20
 800566c:	2200      	movs	r2, #0
 800566e:	601a      	str	r2, [r3, #0]
 8005670:	605a      	str	r2, [r3, #4]
 8005672:	609a      	str	r2, [r3, #8]
 8005674:	60da      	str	r2, [r3, #12]
 8005676:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	4a1d      	ldr	r2, [pc, #116]	@ (80056f4 <HAL_UART_MspInit+0x94>)
 800567e:	4293      	cmp	r3, r2
 8005680:	d133      	bne.n	80056ea <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8005682:	2300      	movs	r3, #0
 8005684:	613b      	str	r3, [r7, #16]
 8005686:	4b1c      	ldr	r3, [pc, #112]	@ (80056f8 <HAL_UART_MspInit+0x98>)
 8005688:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800568a:	4a1b      	ldr	r2, [pc, #108]	@ (80056f8 <HAL_UART_MspInit+0x98>)
 800568c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005690:	6413      	str	r3, [r2, #64]	@ 0x40
 8005692:	4b19      	ldr	r3, [pc, #100]	@ (80056f8 <HAL_UART_MspInit+0x98>)
 8005694:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005696:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800569a:	613b      	str	r3, [r7, #16]
 800569c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800569e:	2300      	movs	r3, #0
 80056a0:	60fb      	str	r3, [r7, #12]
 80056a2:	4b15      	ldr	r3, [pc, #84]	@ (80056f8 <HAL_UART_MspInit+0x98>)
 80056a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056a6:	4a14      	ldr	r2, [pc, #80]	@ (80056f8 <HAL_UART_MspInit+0x98>)
 80056a8:	f043 0301 	orr.w	r3, r3, #1
 80056ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80056ae:	4b12      	ldr	r3, [pc, #72]	@ (80056f8 <HAL_UART_MspInit+0x98>)
 80056b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056b2:	f003 0301 	and.w	r3, r3, #1
 80056b6:	60fb      	str	r3, [r7, #12]
 80056b8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80056ba:	230c      	movs	r3, #12
 80056bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80056be:	2302      	movs	r3, #2
 80056c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056c2:	2300      	movs	r3, #0
 80056c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80056c6:	2303      	movs	r3, #3
 80056c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80056ca:	2307      	movs	r3, #7
 80056cc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80056ce:	f107 0314 	add.w	r3, r7, #20
 80056d2:	4619      	mov	r1, r3
 80056d4:	4809      	ldr	r0, [pc, #36]	@ (80056fc <HAL_UART_MspInit+0x9c>)
 80056d6:	f001 fde9 	bl	80072ac <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80056da:	2200      	movs	r2, #0
 80056dc:	2100      	movs	r1, #0
 80056de:	2026      	movs	r0, #38	@ 0x26
 80056e0:	f000 fffb 	bl	80066da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80056e4:	2026      	movs	r0, #38	@ 0x26
 80056e6:	f001 f814 	bl	8006712 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80056ea:	bf00      	nop
 80056ec:	3728      	adds	r7, #40	@ 0x28
 80056ee:	46bd      	mov	sp, r7
 80056f0:	bd80      	pop	{r7, pc}
 80056f2:	bf00      	nop
 80056f4:	40004400 	.word	0x40004400
 80056f8:	40023800 	.word	0x40023800
 80056fc:	40020000 	.word	0x40020000

08005700 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005700:	b480      	push	{r7}
 8005702:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8005704:	bf00      	nop
 8005706:	e7fd      	b.n	8005704 <NMI_Handler+0x4>

08005708 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005708:	b480      	push	{r7}
 800570a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800570c:	bf00      	nop
 800570e:	e7fd      	b.n	800570c <HardFault_Handler+0x4>

08005710 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005710:	b480      	push	{r7}
 8005712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005714:	bf00      	nop
 8005716:	e7fd      	b.n	8005714 <MemManage_Handler+0x4>

08005718 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005718:	b480      	push	{r7}
 800571a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800571c:	bf00      	nop
 800571e:	e7fd      	b.n	800571c <BusFault_Handler+0x4>

08005720 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005720:	b480      	push	{r7}
 8005722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005724:	bf00      	nop
 8005726:	e7fd      	b.n	8005724 <UsageFault_Handler+0x4>

08005728 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005728:	b480      	push	{r7}
 800572a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800572c:	bf00      	nop
 800572e:	46bd      	mov	sp, r7
 8005730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005734:	4770      	bx	lr

08005736 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005736:	b480      	push	{r7}
 8005738:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800573a:	bf00      	nop
 800573c:	46bd      	mov	sp, r7
 800573e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005742:	4770      	bx	lr

08005744 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005744:	b480      	push	{r7}
 8005746:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005748:	bf00      	nop
 800574a:	46bd      	mov	sp, r7
 800574c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005750:	4770      	bx	lr

08005752 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005752:	b580      	push	{r7, lr}
 8005754:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005756:	f000 f975 	bl	8005a44 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800575a:	bf00      	nop
 800575c:	bd80      	pop	{r7, pc}
	...

08005760 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8005760:	b580      	push	{r7, lr}
 8005762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8005764:	4802      	ldr	r0, [pc, #8]	@ (8005770 <ADC_IRQHandler+0x10>)
 8005766:	f000 f9f4 	bl	8005b52 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 800576a:	bf00      	nop
 800576c:	bd80      	pop	{r7, pc}
 800576e:	bf00      	nop
 8005770:	20000730 	.word	0x20000730

08005774 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8005774:	b580      	push	{r7, lr}
 8005776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8005778:	4802      	ldr	r0, [pc, #8]	@ (8005784 <USART2_IRQHandler+0x10>)
 800577a:	f005 f9cd 	bl	800ab18 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800577e:	bf00      	nop
 8005780:	bd80      	pop	{r7, pc}
 8005782:	bf00      	nop
 8005784:	200008f4 	.word	0x200008f4

08005788 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8005788:	b580      	push	{r7, lr}
 800578a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800578c:	4802      	ldr	r0, [pc, #8]	@ (8005798 <DMA2_Stream0_IRQHandler+0x10>)
 800578e:	f001 fb23 	bl	8006dd8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8005792:	bf00      	nop
 8005794:	bd80      	pop	{r7, pc}
 8005796:	bf00      	nop
 8005798:	20000778 	.word	0x20000778

0800579c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800579c:	b480      	push	{r7}
 800579e:	af00      	add	r7, sp, #0
  return 1;
 80057a0:	2301      	movs	r3, #1
}
 80057a2:	4618      	mov	r0, r3
 80057a4:	46bd      	mov	sp, r7
 80057a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057aa:	4770      	bx	lr

080057ac <_kill>:

int _kill(int pid, int sig)
{
 80057ac:	b580      	push	{r7, lr}
 80057ae:	b082      	sub	sp, #8
 80057b0:	af00      	add	r7, sp, #0
 80057b2:	6078      	str	r0, [r7, #4]
 80057b4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80057b6:	f007 f8bd 	bl	800c934 <__errno>
 80057ba:	4603      	mov	r3, r0
 80057bc:	2216      	movs	r2, #22
 80057be:	601a      	str	r2, [r3, #0]
  return -1;
 80057c0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80057c4:	4618      	mov	r0, r3
 80057c6:	3708      	adds	r7, #8
 80057c8:	46bd      	mov	sp, r7
 80057ca:	bd80      	pop	{r7, pc}

080057cc <_exit>:

void _exit (int status)
{
 80057cc:	b580      	push	{r7, lr}
 80057ce:	b082      	sub	sp, #8
 80057d0:	af00      	add	r7, sp, #0
 80057d2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80057d4:	f04f 31ff 	mov.w	r1, #4294967295
 80057d8:	6878      	ldr	r0, [r7, #4]
 80057da:	f7ff ffe7 	bl	80057ac <_kill>
  while (1) {}    /* Make sure we hang here */
 80057de:	bf00      	nop
 80057e0:	e7fd      	b.n	80057de <_exit+0x12>

080057e2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80057e2:	b580      	push	{r7, lr}
 80057e4:	b086      	sub	sp, #24
 80057e6:	af00      	add	r7, sp, #0
 80057e8:	60f8      	str	r0, [r7, #12]
 80057ea:	60b9      	str	r1, [r7, #8]
 80057ec:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80057ee:	2300      	movs	r3, #0
 80057f0:	617b      	str	r3, [r7, #20]
 80057f2:	e00a      	b.n	800580a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80057f4:	f3af 8000 	nop.w
 80057f8:	4601      	mov	r1, r0
 80057fa:	68bb      	ldr	r3, [r7, #8]
 80057fc:	1c5a      	adds	r2, r3, #1
 80057fe:	60ba      	str	r2, [r7, #8]
 8005800:	b2ca      	uxtb	r2, r1
 8005802:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005804:	697b      	ldr	r3, [r7, #20]
 8005806:	3301      	adds	r3, #1
 8005808:	617b      	str	r3, [r7, #20]
 800580a:	697a      	ldr	r2, [r7, #20]
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	429a      	cmp	r2, r3
 8005810:	dbf0      	blt.n	80057f4 <_read+0x12>
  }

  return len;
 8005812:	687b      	ldr	r3, [r7, #4]
}
 8005814:	4618      	mov	r0, r3
 8005816:	3718      	adds	r7, #24
 8005818:	46bd      	mov	sp, r7
 800581a:	bd80      	pop	{r7, pc}

0800581c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800581c:	b580      	push	{r7, lr}
 800581e:	b086      	sub	sp, #24
 8005820:	af00      	add	r7, sp, #0
 8005822:	60f8      	str	r0, [r7, #12]
 8005824:	60b9      	str	r1, [r7, #8]
 8005826:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005828:	2300      	movs	r3, #0
 800582a:	617b      	str	r3, [r7, #20]
 800582c:	e009      	b.n	8005842 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800582e:	68bb      	ldr	r3, [r7, #8]
 8005830:	1c5a      	adds	r2, r3, #1
 8005832:	60ba      	str	r2, [r7, #8]
 8005834:	781b      	ldrb	r3, [r3, #0]
 8005836:	4618      	mov	r0, r3
 8005838:	f7fe f802 	bl	8003840 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800583c:	697b      	ldr	r3, [r7, #20]
 800583e:	3301      	adds	r3, #1
 8005840:	617b      	str	r3, [r7, #20]
 8005842:	697a      	ldr	r2, [r7, #20]
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	429a      	cmp	r2, r3
 8005848:	dbf1      	blt.n	800582e <_write+0x12>
  }
  return len;
 800584a:	687b      	ldr	r3, [r7, #4]
}
 800584c:	4618      	mov	r0, r3
 800584e:	3718      	adds	r7, #24
 8005850:	46bd      	mov	sp, r7
 8005852:	bd80      	pop	{r7, pc}

08005854 <_close>:

int _close(int file)
{
 8005854:	b480      	push	{r7}
 8005856:	b083      	sub	sp, #12
 8005858:	af00      	add	r7, sp, #0
 800585a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800585c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005860:	4618      	mov	r0, r3
 8005862:	370c      	adds	r7, #12
 8005864:	46bd      	mov	sp, r7
 8005866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586a:	4770      	bx	lr

0800586c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800586c:	b480      	push	{r7}
 800586e:	b083      	sub	sp, #12
 8005870:	af00      	add	r7, sp, #0
 8005872:	6078      	str	r0, [r7, #4]
 8005874:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8005876:	683b      	ldr	r3, [r7, #0]
 8005878:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800587c:	605a      	str	r2, [r3, #4]
  return 0;
 800587e:	2300      	movs	r3, #0
}
 8005880:	4618      	mov	r0, r3
 8005882:	370c      	adds	r7, #12
 8005884:	46bd      	mov	sp, r7
 8005886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588a:	4770      	bx	lr

0800588c <_isatty>:

int _isatty(int file)
{
 800588c:	b480      	push	{r7}
 800588e:	b083      	sub	sp, #12
 8005890:	af00      	add	r7, sp, #0
 8005892:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8005894:	2301      	movs	r3, #1
}
 8005896:	4618      	mov	r0, r3
 8005898:	370c      	adds	r7, #12
 800589a:	46bd      	mov	sp, r7
 800589c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a0:	4770      	bx	lr

080058a2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80058a2:	b480      	push	{r7}
 80058a4:	b085      	sub	sp, #20
 80058a6:	af00      	add	r7, sp, #0
 80058a8:	60f8      	str	r0, [r7, #12]
 80058aa:	60b9      	str	r1, [r7, #8]
 80058ac:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80058ae:	2300      	movs	r3, #0
}
 80058b0:	4618      	mov	r0, r3
 80058b2:	3714      	adds	r7, #20
 80058b4:	46bd      	mov	sp, r7
 80058b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ba:	4770      	bx	lr

080058bc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80058bc:	b580      	push	{r7, lr}
 80058be:	b086      	sub	sp, #24
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80058c4:	4a14      	ldr	r2, [pc, #80]	@ (8005918 <_sbrk+0x5c>)
 80058c6:	4b15      	ldr	r3, [pc, #84]	@ (800591c <_sbrk+0x60>)
 80058c8:	1ad3      	subs	r3, r2, r3
 80058ca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80058cc:	697b      	ldr	r3, [r7, #20]
 80058ce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80058d0:	4b13      	ldr	r3, [pc, #76]	@ (8005920 <_sbrk+0x64>)
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d102      	bne.n	80058de <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80058d8:	4b11      	ldr	r3, [pc, #68]	@ (8005920 <_sbrk+0x64>)
 80058da:	4a12      	ldr	r2, [pc, #72]	@ (8005924 <_sbrk+0x68>)
 80058dc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80058de:	4b10      	ldr	r3, [pc, #64]	@ (8005920 <_sbrk+0x64>)
 80058e0:	681a      	ldr	r2, [r3, #0]
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	4413      	add	r3, r2
 80058e6:	693a      	ldr	r2, [r7, #16]
 80058e8:	429a      	cmp	r2, r3
 80058ea:	d207      	bcs.n	80058fc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80058ec:	f007 f822 	bl	800c934 <__errno>
 80058f0:	4603      	mov	r3, r0
 80058f2:	220c      	movs	r2, #12
 80058f4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80058f6:	f04f 33ff 	mov.w	r3, #4294967295
 80058fa:	e009      	b.n	8005910 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80058fc:	4b08      	ldr	r3, [pc, #32]	@ (8005920 <_sbrk+0x64>)
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005902:	4b07      	ldr	r3, [pc, #28]	@ (8005920 <_sbrk+0x64>)
 8005904:	681a      	ldr	r2, [r3, #0]
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	4413      	add	r3, r2
 800590a:	4a05      	ldr	r2, [pc, #20]	@ (8005920 <_sbrk+0x64>)
 800590c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800590e:	68fb      	ldr	r3, [r7, #12]
}
 8005910:	4618      	mov	r0, r3
 8005912:	3718      	adds	r7, #24
 8005914:	46bd      	mov	sp, r7
 8005916:	bd80      	pop	{r7, pc}
 8005918:	20020000 	.word	0x20020000
 800591c:	00000800 	.word	0x00000800
 8005920:	200012c4 	.word	0x200012c4
 8005924:	20001418 	.word	0x20001418

08005928 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005928:	b480      	push	{r7}
 800592a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800592c:	4b06      	ldr	r3, [pc, #24]	@ (8005948 <SystemInit+0x20>)
 800592e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005932:	4a05      	ldr	r2, [pc, #20]	@ (8005948 <SystemInit+0x20>)
 8005934:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005938:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800593c:	bf00      	nop
 800593e:	46bd      	mov	sp, r7
 8005940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005944:	4770      	bx	lr
 8005946:	bf00      	nop
 8005948:	e000ed00 	.word	0xe000ed00

0800594c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800594c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8005984 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8005950:	f7ff ffea 	bl	8005928 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8005954:	480c      	ldr	r0, [pc, #48]	@ (8005988 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8005956:	490d      	ldr	r1, [pc, #52]	@ (800598c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8005958:	4a0d      	ldr	r2, [pc, #52]	@ (8005990 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800595a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800595c:	e002      	b.n	8005964 <LoopCopyDataInit>

0800595e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800595e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005960:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005962:	3304      	adds	r3, #4

08005964 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005964:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005966:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005968:	d3f9      	bcc.n	800595e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800596a:	4a0a      	ldr	r2, [pc, #40]	@ (8005994 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800596c:	4c0a      	ldr	r4, [pc, #40]	@ (8005998 <LoopFillZerobss+0x22>)
  movs r3, #0
 800596e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005970:	e001      	b.n	8005976 <LoopFillZerobss>

08005972 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005972:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005974:	3204      	adds	r2, #4

08005976 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005976:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005978:	d3fb      	bcc.n	8005972 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800597a:	f006 ffe1 	bl	800c940 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800597e:	f7ff f8c3 	bl	8004b08 <main>
  bx  lr    
 8005982:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8005984:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8005988:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800598c:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8005990:	0800fa14 	.word	0x0800fa14
  ldr r2, =_sbss
 8005994:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8005998:	20001418 	.word	0x20001418

0800599c <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800599c:	e7fe      	b.n	800599c <CAN1_RX0_IRQHandler>
	...

080059a0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80059a0:	b580      	push	{r7, lr}
 80059a2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80059a4:	4b0e      	ldr	r3, [pc, #56]	@ (80059e0 <HAL_Init+0x40>)
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	4a0d      	ldr	r2, [pc, #52]	@ (80059e0 <HAL_Init+0x40>)
 80059aa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80059ae:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80059b0:	4b0b      	ldr	r3, [pc, #44]	@ (80059e0 <HAL_Init+0x40>)
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	4a0a      	ldr	r2, [pc, #40]	@ (80059e0 <HAL_Init+0x40>)
 80059b6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80059ba:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80059bc:	4b08      	ldr	r3, [pc, #32]	@ (80059e0 <HAL_Init+0x40>)
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	4a07      	ldr	r2, [pc, #28]	@ (80059e0 <HAL_Init+0x40>)
 80059c2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80059c6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80059c8:	2003      	movs	r0, #3
 80059ca:	f000 fe7b 	bl	80066c4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80059ce:	200f      	movs	r0, #15
 80059d0:	f000 f808 	bl	80059e4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80059d4:	f7ff fc76 	bl	80052c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80059d8:	2300      	movs	r3, #0
}
 80059da:	4618      	mov	r0, r3
 80059dc:	bd80      	pop	{r7, pc}
 80059de:	bf00      	nop
 80059e0:	40023c00 	.word	0x40023c00

080059e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80059e4:	b580      	push	{r7, lr}
 80059e6:	b082      	sub	sp, #8
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80059ec:	4b12      	ldr	r3, [pc, #72]	@ (8005a38 <HAL_InitTick+0x54>)
 80059ee:	681a      	ldr	r2, [r3, #0]
 80059f0:	4b12      	ldr	r3, [pc, #72]	@ (8005a3c <HAL_InitTick+0x58>)
 80059f2:	781b      	ldrb	r3, [r3, #0]
 80059f4:	4619      	mov	r1, r3
 80059f6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80059fa:	fbb3 f3f1 	udiv	r3, r3, r1
 80059fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a02:	4618      	mov	r0, r3
 8005a04:	f000 fe93 	bl	800672e <HAL_SYSTICK_Config>
 8005a08:	4603      	mov	r3, r0
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d001      	beq.n	8005a12 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005a0e:	2301      	movs	r3, #1
 8005a10:	e00e      	b.n	8005a30 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	2b0f      	cmp	r3, #15
 8005a16:	d80a      	bhi.n	8005a2e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005a18:	2200      	movs	r2, #0
 8005a1a:	6879      	ldr	r1, [r7, #4]
 8005a1c:	f04f 30ff 	mov.w	r0, #4294967295
 8005a20:	f000 fe5b 	bl	80066da <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005a24:	4a06      	ldr	r2, [pc, #24]	@ (8005a40 <HAL_InitTick+0x5c>)
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005a2a:	2300      	movs	r3, #0
 8005a2c:	e000      	b.n	8005a30 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005a2e:	2301      	movs	r3, #1
}
 8005a30:	4618      	mov	r0, r3
 8005a32:	3708      	adds	r7, #8
 8005a34:	46bd      	mov	sp, r7
 8005a36:	bd80      	pop	{r7, pc}
 8005a38:	20000004 	.word	0x20000004
 8005a3c:	2000000c 	.word	0x2000000c
 8005a40:	20000008 	.word	0x20000008

08005a44 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005a44:	b480      	push	{r7}
 8005a46:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005a48:	4b06      	ldr	r3, [pc, #24]	@ (8005a64 <HAL_IncTick+0x20>)
 8005a4a:	781b      	ldrb	r3, [r3, #0]
 8005a4c:	461a      	mov	r2, r3
 8005a4e:	4b06      	ldr	r3, [pc, #24]	@ (8005a68 <HAL_IncTick+0x24>)
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	4413      	add	r3, r2
 8005a54:	4a04      	ldr	r2, [pc, #16]	@ (8005a68 <HAL_IncTick+0x24>)
 8005a56:	6013      	str	r3, [r2, #0]
}
 8005a58:	bf00      	nop
 8005a5a:	46bd      	mov	sp, r7
 8005a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a60:	4770      	bx	lr
 8005a62:	bf00      	nop
 8005a64:	2000000c 	.word	0x2000000c
 8005a68:	200012c8 	.word	0x200012c8

08005a6c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005a6c:	b480      	push	{r7}
 8005a6e:	af00      	add	r7, sp, #0
  return uwTick;
 8005a70:	4b03      	ldr	r3, [pc, #12]	@ (8005a80 <HAL_GetTick+0x14>)
 8005a72:	681b      	ldr	r3, [r3, #0]
}
 8005a74:	4618      	mov	r0, r3
 8005a76:	46bd      	mov	sp, r7
 8005a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a7c:	4770      	bx	lr
 8005a7e:	bf00      	nop
 8005a80:	200012c8 	.word	0x200012c8

08005a84 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005a84:	b580      	push	{r7, lr}
 8005a86:	b084      	sub	sp, #16
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005a8c:	f7ff ffee 	bl	8005a6c <HAL_GetTick>
 8005a90:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a9c:	d005      	beq.n	8005aaa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005a9e:	4b0a      	ldr	r3, [pc, #40]	@ (8005ac8 <HAL_Delay+0x44>)
 8005aa0:	781b      	ldrb	r3, [r3, #0]
 8005aa2:	461a      	mov	r2, r3
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	4413      	add	r3, r2
 8005aa8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8005aaa:	bf00      	nop
 8005aac:	f7ff ffde 	bl	8005a6c <HAL_GetTick>
 8005ab0:	4602      	mov	r2, r0
 8005ab2:	68bb      	ldr	r3, [r7, #8]
 8005ab4:	1ad3      	subs	r3, r2, r3
 8005ab6:	68fa      	ldr	r2, [r7, #12]
 8005ab8:	429a      	cmp	r2, r3
 8005aba:	d8f7      	bhi.n	8005aac <HAL_Delay+0x28>
  {
  }
}
 8005abc:	bf00      	nop
 8005abe:	bf00      	nop
 8005ac0:	3710      	adds	r7, #16
 8005ac2:	46bd      	mov	sp, r7
 8005ac4:	bd80      	pop	{r7, pc}
 8005ac6:	bf00      	nop
 8005ac8:	2000000c 	.word	0x2000000c

08005acc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005acc:	b580      	push	{r7, lr}
 8005ace:	b084      	sub	sp, #16
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005ad4:	2300      	movs	r3, #0
 8005ad6:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d101      	bne.n	8005ae2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8005ade:	2301      	movs	r3, #1
 8005ae0:	e033      	b.n	8005b4a <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d109      	bne.n	8005afe <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005aea:	6878      	ldr	r0, [r7, #4]
 8005aec:	f7ff fc12 	bl	8005314 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	2200      	movs	r2, #0
 8005af4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	2200      	movs	r2, #0
 8005afa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b02:	f003 0310 	and.w	r3, r3, #16
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d118      	bne.n	8005b3c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b0e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8005b12:	f023 0302 	bic.w	r3, r3, #2
 8005b16:	f043 0202 	orr.w	r2, r3, #2
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8005b1e:	6878      	ldr	r0, [r7, #4]
 8005b20:	f000 fb78 	bl	8006214 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	2200      	movs	r2, #0
 8005b28:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b2e:	f023 0303 	bic.w	r3, r3, #3
 8005b32:	f043 0201 	orr.w	r2, r3, #1
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	641a      	str	r2, [r3, #64]	@ 0x40
 8005b3a:	e001      	b.n	8005b40 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8005b3c:	2301      	movs	r3, #1
 8005b3e:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	2200      	movs	r2, #0
 8005b44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8005b48:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b4a:	4618      	mov	r0, r3
 8005b4c:	3710      	adds	r7, #16
 8005b4e:	46bd      	mov	sp, r7
 8005b50:	bd80      	pop	{r7, pc}

08005b52 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8005b52:	b580      	push	{r7, lr}
 8005b54:	b086      	sub	sp, #24
 8005b56:	af00      	add	r7, sp, #0
 8005b58:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8005b5a:	2300      	movs	r3, #0
 8005b5c:	617b      	str	r3, [r7, #20]
 8005b5e:	2300      	movs	r3, #0
 8005b60:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	685b      	ldr	r3, [r3, #4]
 8005b70:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	f003 0302 	and.w	r3, r3, #2
 8005b78:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8005b7a:	68bb      	ldr	r3, [r7, #8]
 8005b7c:	f003 0320 	and.w	r3, r3, #32
 8005b80:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 8005b82:	697b      	ldr	r3, [r7, #20]
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d049      	beq.n	8005c1c <HAL_ADC_IRQHandler+0xca>
 8005b88:	693b      	ldr	r3, [r7, #16]
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d046      	beq.n	8005c1c <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b92:	f003 0310 	and.w	r3, r3, #16
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d105      	bne.n	8005ba6 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b9e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	689b      	ldr	r3, [r3, #8]
 8005bac:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d12b      	bne.n	8005c0c <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d127      	bne.n	8005c0c <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bc2:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d006      	beq.n	8005bd8 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	689b      	ldr	r3, [r3, #8]
 8005bd0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d119      	bne.n	8005c0c <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	685a      	ldr	r2, [r3, #4]
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	f022 0220 	bic.w	r2, r2, #32
 8005be6:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bec:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bf8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d105      	bne.n	8005c0c <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c04:	f043 0201 	orr.w	r2, r3, #1
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005c0c:	6878      	ldr	r0, [r7, #4]
 8005c0e:	f7fd fe5f 	bl	80038d0 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	f06f 0212 	mvn.w	r2, #18
 8005c1a:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	f003 0304 	and.w	r3, r3, #4
 8005c22:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8005c24:	68bb      	ldr	r3, [r7, #8]
 8005c26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c2a:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 8005c2c:	697b      	ldr	r3, [r7, #20]
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d057      	beq.n	8005ce2 <HAL_ADC_IRQHandler+0x190>
 8005c32:	693b      	ldr	r3, [r7, #16]
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d054      	beq.n	8005ce2 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c3c:	f003 0310 	and.w	r3, r3, #16
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d105      	bne.n	8005c50 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c48:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	689b      	ldr	r3, [r3, #8]
 8005c56:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d139      	bne.n	8005cd2 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c64:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d006      	beq.n	8005c7a <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	689b      	ldr	r3, [r3, #8]
 8005c72:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d12b      	bne.n	8005cd2 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	685b      	ldr	r3, [r3, #4]
 8005c80:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d124      	bne.n	8005cd2 <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	689b      	ldr	r3, [r3, #8]
 8005c8e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d11d      	bne.n	8005cd2 <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d119      	bne.n	8005cd2 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	685a      	ldr	r2, [r3, #4]
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005cac:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cb2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cbe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d105      	bne.n	8005cd2 <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cca:	f043 0201 	orr.w	r2, r3, #1
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8005cd2:	6878      	ldr	r0, [r7, #4]
 8005cd4:	f000 fc1c 	bl	8006510 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	f06f 020c 	mvn.w	r2, #12
 8005ce0:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	f003 0301 	and.w	r3, r3, #1
 8005ce8:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8005cea:	68bb      	ldr	r3, [r7, #8]
 8005cec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005cf0:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 8005cf2:	697b      	ldr	r3, [r7, #20]
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d017      	beq.n	8005d28 <HAL_ADC_IRQHandler+0x1d6>
 8005cf8:	693b      	ldr	r3, [r7, #16]
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d014      	beq.n	8005d28 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	f003 0301 	and.w	r3, r3, #1
 8005d08:	2b01      	cmp	r3, #1
 8005d0a:	d10d      	bne.n	8005d28 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d10:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8005d18:	6878      	ldr	r0, [r7, #4]
 8005d1a:	f000 f945 	bl	8005fa8 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f06f 0201 	mvn.w	r2, #1
 8005d26:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	f003 0320 	and.w	r3, r3, #32
 8005d2e:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8005d30:	68bb      	ldr	r3, [r7, #8]
 8005d32:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005d36:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 8005d38:	697b      	ldr	r3, [r7, #20]
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d015      	beq.n	8005d6a <HAL_ADC_IRQHandler+0x218>
 8005d3e:	693b      	ldr	r3, [r7, #16]
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d012      	beq.n	8005d6a <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d48:	f043 0202 	orr.w	r2, r3, #2
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	f06f 0220 	mvn.w	r2, #32
 8005d58:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 8005d5a:	6878      	ldr	r0, [r7, #4]
 8005d5c:	f000 f92e 	bl	8005fbc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	f06f 0220 	mvn.w	r2, #32
 8005d68:	601a      	str	r2, [r3, #0]
  }
}
 8005d6a:	bf00      	nop
 8005d6c:	3718      	adds	r7, #24
 8005d6e:	46bd      	mov	sp, r7
 8005d70:	bd80      	pop	{r7, pc}
	...

08005d74 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8005d74:	b580      	push	{r7, lr}
 8005d76:	b086      	sub	sp, #24
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	60f8      	str	r0, [r7, #12]
 8005d7c:	60b9      	str	r1, [r7, #8]
 8005d7e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8005d80:	2300      	movs	r3, #0
 8005d82:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005d8a:	2b01      	cmp	r3, #1
 8005d8c:	d101      	bne.n	8005d92 <HAL_ADC_Start_DMA+0x1e>
 8005d8e:	2302      	movs	r3, #2
 8005d90:	e0e9      	b.n	8005f66 <HAL_ADC_Start_DMA+0x1f2>
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	2201      	movs	r2, #1
 8005d96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	689b      	ldr	r3, [r3, #8]
 8005da0:	f003 0301 	and.w	r3, r3, #1
 8005da4:	2b01      	cmp	r3, #1
 8005da6:	d018      	beq.n	8005dda <HAL_ADC_Start_DMA+0x66>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	689a      	ldr	r2, [r3, #8]
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	f042 0201 	orr.w	r2, r2, #1
 8005db6:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8005db8:	4b6d      	ldr	r3, [pc, #436]	@ (8005f70 <HAL_ADC_Start_DMA+0x1fc>)
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	4a6d      	ldr	r2, [pc, #436]	@ (8005f74 <HAL_ADC_Start_DMA+0x200>)
 8005dbe:	fba2 2303 	umull	r2, r3, r2, r3
 8005dc2:	0c9a      	lsrs	r2, r3, #18
 8005dc4:	4613      	mov	r3, r2
 8005dc6:	005b      	lsls	r3, r3, #1
 8005dc8:	4413      	add	r3, r2
 8005dca:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8005dcc:	e002      	b.n	8005dd4 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8005dce:	693b      	ldr	r3, [r7, #16]
 8005dd0:	3b01      	subs	r3, #1
 8005dd2:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8005dd4:	693b      	ldr	r3, [r7, #16]
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d1f9      	bne.n	8005dce <HAL_ADC_Start_DMA+0x5a>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	689b      	ldr	r3, [r3, #8]
 8005de0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005de4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005de8:	d107      	bne.n	8005dfa <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	689a      	ldr	r2, [r3, #8]
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005df8:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	689b      	ldr	r3, [r3, #8]
 8005e00:	f003 0301 	and.w	r3, r3, #1
 8005e04:	2b01      	cmp	r3, #1
 8005e06:	f040 80a1 	bne.w	8005f4c <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e0e:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8005e12:	f023 0301 	bic.w	r3, r3, #1
 8005e16:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	685b      	ldr	r3, [r3, #4]
 8005e24:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d007      	beq.n	8005e3c <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e30:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8005e34:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e40:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005e44:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e48:	d106      	bne.n	8005e58 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e4e:	f023 0206 	bic.w	r2, r3, #6
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	645a      	str	r2, [r3, #68]	@ 0x44
 8005e56:	e002      	b.n	8005e5e <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	2200      	movs	r2, #0
 8005e5c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	2200      	movs	r2, #0
 8005e62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005e66:	4b44      	ldr	r3, [pc, #272]	@ (8005f78 <HAL_ADC_Start_DMA+0x204>)
 8005e68:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e6e:	4a43      	ldr	r2, [pc, #268]	@ (8005f7c <HAL_ADC_Start_DMA+0x208>)
 8005e70:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e76:	4a42      	ldr	r2, [pc, #264]	@ (8005f80 <HAL_ADC_Start_DMA+0x20c>)
 8005e78:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e7e:	4a41      	ldr	r2, [pc, #260]	@ (8005f84 <HAL_ADC_Start_DMA+0x210>)
 8005e80:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8005e8a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	685a      	ldr	r2, [r3, #4]
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8005e9a:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	689a      	ldr	r2, [r3, #8]
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005eaa:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	334c      	adds	r3, #76	@ 0x4c
 8005eb6:	4619      	mov	r1, r3
 8005eb8:	68ba      	ldr	r2, [r7, #8]
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	f000 fdc3 	bl	8006a46 <HAL_DMA_Start_IT>

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8005ec0:	697b      	ldr	r3, [r7, #20]
 8005ec2:	685b      	ldr	r3, [r3, #4]
 8005ec4:	f003 031f 	and.w	r3, r3, #31
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d12a      	bne.n	8005f22 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	4a2d      	ldr	r2, [pc, #180]	@ (8005f88 <HAL_ADC_Start_DMA+0x214>)
 8005ed2:	4293      	cmp	r3, r2
 8005ed4:	d015      	beq.n	8005f02 <HAL_ADC_Start_DMA+0x18e>
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	4a2c      	ldr	r2, [pc, #176]	@ (8005f8c <HAL_ADC_Start_DMA+0x218>)
 8005edc:	4293      	cmp	r3, r2
 8005ede:	d105      	bne.n	8005eec <HAL_ADC_Start_DMA+0x178>
 8005ee0:	4b25      	ldr	r3, [pc, #148]	@ (8005f78 <HAL_ADC_Start_DMA+0x204>)
 8005ee2:	685b      	ldr	r3, [r3, #4]
 8005ee4:	f003 031f 	and.w	r3, r3, #31
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d00a      	beq.n	8005f02 <HAL_ADC_Start_DMA+0x18e>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	4a27      	ldr	r2, [pc, #156]	@ (8005f90 <HAL_ADC_Start_DMA+0x21c>)
 8005ef2:	4293      	cmp	r3, r2
 8005ef4:	d136      	bne.n	8005f64 <HAL_ADC_Start_DMA+0x1f0>
 8005ef6:	4b20      	ldr	r3, [pc, #128]	@ (8005f78 <HAL_ADC_Start_DMA+0x204>)
 8005ef8:	685b      	ldr	r3, [r3, #4]
 8005efa:	f003 0310 	and.w	r3, r3, #16
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d130      	bne.n	8005f64 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	689b      	ldr	r3, [r3, #8]
 8005f08:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d129      	bne.n	8005f64 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	689a      	ldr	r2, [r3, #8]
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8005f1e:	609a      	str	r2, [r3, #8]
 8005f20:	e020      	b.n	8005f64 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	4a18      	ldr	r2, [pc, #96]	@ (8005f88 <HAL_ADC_Start_DMA+0x214>)
 8005f28:	4293      	cmp	r3, r2
 8005f2a:	d11b      	bne.n	8005f64 <HAL_ADC_Start_DMA+0x1f0>
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	689b      	ldr	r3, [r3, #8]
 8005f32:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d114      	bne.n	8005f64 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	689a      	ldr	r2, [r3, #8]
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8005f48:	609a      	str	r2, [r3, #8]
 8005f4a:	e00b      	b.n	8005f64 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f50:	f043 0210 	orr.w	r2, r3, #16
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f5c:	f043 0201 	orr.w	r2, r3, #1
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8005f64:	2300      	movs	r3, #0
}
 8005f66:	4618      	mov	r0, r3
 8005f68:	3718      	adds	r7, #24
 8005f6a:	46bd      	mov	sp, r7
 8005f6c:	bd80      	pop	{r7, pc}
 8005f6e:	bf00      	nop
 8005f70:	20000004 	.word	0x20000004
 8005f74:	431bde83 	.word	0x431bde83
 8005f78:	40012300 	.word	0x40012300
 8005f7c:	0800640d 	.word	0x0800640d
 8005f80:	080064c7 	.word	0x080064c7
 8005f84:	080064e3 	.word	0x080064e3
 8005f88:	40012000 	.word	0x40012000
 8005f8c:	40012100 	.word	0x40012100
 8005f90:	40012200 	.word	0x40012200

08005f94 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8005f94:	b480      	push	{r7}
 8005f96:	b083      	sub	sp, #12
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8005f9c:	bf00      	nop
 8005f9e:	370c      	adds	r7, #12
 8005fa0:	46bd      	mov	sp, r7
 8005fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa6:	4770      	bx	lr

08005fa8 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8005fa8:	b480      	push	{r7}
 8005faa:	b083      	sub	sp, #12
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8005fb0:	bf00      	nop
 8005fb2:	370c      	adds	r7, #12
 8005fb4:	46bd      	mov	sp, r7
 8005fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fba:	4770      	bx	lr

08005fbc <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8005fbc:	b480      	push	{r7}
 8005fbe:	b083      	sub	sp, #12
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8005fc4:	bf00      	nop
 8005fc6:	370c      	adds	r7, #12
 8005fc8:	46bd      	mov	sp, r7
 8005fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fce:	4770      	bx	lr

08005fd0 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8005fd0:	b480      	push	{r7}
 8005fd2:	b085      	sub	sp, #20
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	6078      	str	r0, [r7, #4]
 8005fd8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8005fda:	2300      	movs	r3, #0
 8005fdc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005fe4:	2b01      	cmp	r3, #1
 8005fe6:	d101      	bne.n	8005fec <HAL_ADC_ConfigChannel+0x1c>
 8005fe8:	2302      	movs	r3, #2
 8005fea:	e105      	b.n	80061f8 <HAL_ADC_ConfigChannel+0x228>
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	2201      	movs	r2, #1
 8005ff0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8005ff4:	683b      	ldr	r3, [r7, #0]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	2b09      	cmp	r3, #9
 8005ffa:	d925      	bls.n	8006048 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	68d9      	ldr	r1, [r3, #12]
 8006002:	683b      	ldr	r3, [r7, #0]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	b29b      	uxth	r3, r3
 8006008:	461a      	mov	r2, r3
 800600a:	4613      	mov	r3, r2
 800600c:	005b      	lsls	r3, r3, #1
 800600e:	4413      	add	r3, r2
 8006010:	3b1e      	subs	r3, #30
 8006012:	2207      	movs	r2, #7
 8006014:	fa02 f303 	lsl.w	r3, r2, r3
 8006018:	43da      	mvns	r2, r3
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	400a      	ands	r2, r1
 8006020:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	68d9      	ldr	r1, [r3, #12]
 8006028:	683b      	ldr	r3, [r7, #0]
 800602a:	689a      	ldr	r2, [r3, #8]
 800602c:	683b      	ldr	r3, [r7, #0]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	b29b      	uxth	r3, r3
 8006032:	4618      	mov	r0, r3
 8006034:	4603      	mov	r3, r0
 8006036:	005b      	lsls	r3, r3, #1
 8006038:	4403      	add	r3, r0
 800603a:	3b1e      	subs	r3, #30
 800603c:	409a      	lsls	r2, r3
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	430a      	orrs	r2, r1
 8006044:	60da      	str	r2, [r3, #12]
 8006046:	e022      	b.n	800608e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	6919      	ldr	r1, [r3, #16]
 800604e:	683b      	ldr	r3, [r7, #0]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	b29b      	uxth	r3, r3
 8006054:	461a      	mov	r2, r3
 8006056:	4613      	mov	r3, r2
 8006058:	005b      	lsls	r3, r3, #1
 800605a:	4413      	add	r3, r2
 800605c:	2207      	movs	r2, #7
 800605e:	fa02 f303 	lsl.w	r3, r2, r3
 8006062:	43da      	mvns	r2, r3
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	400a      	ands	r2, r1
 800606a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	6919      	ldr	r1, [r3, #16]
 8006072:	683b      	ldr	r3, [r7, #0]
 8006074:	689a      	ldr	r2, [r3, #8]
 8006076:	683b      	ldr	r3, [r7, #0]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	b29b      	uxth	r3, r3
 800607c:	4618      	mov	r0, r3
 800607e:	4603      	mov	r3, r0
 8006080:	005b      	lsls	r3, r3, #1
 8006082:	4403      	add	r3, r0
 8006084:	409a      	lsls	r2, r3
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	430a      	orrs	r2, r1
 800608c:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800608e:	683b      	ldr	r3, [r7, #0]
 8006090:	685b      	ldr	r3, [r3, #4]
 8006092:	2b06      	cmp	r3, #6
 8006094:	d824      	bhi.n	80060e0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800609c:	683b      	ldr	r3, [r7, #0]
 800609e:	685a      	ldr	r2, [r3, #4]
 80060a0:	4613      	mov	r3, r2
 80060a2:	009b      	lsls	r3, r3, #2
 80060a4:	4413      	add	r3, r2
 80060a6:	3b05      	subs	r3, #5
 80060a8:	221f      	movs	r2, #31
 80060aa:	fa02 f303 	lsl.w	r3, r2, r3
 80060ae:	43da      	mvns	r2, r3
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	400a      	ands	r2, r1
 80060b6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80060be:	683b      	ldr	r3, [r7, #0]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	b29b      	uxth	r3, r3
 80060c4:	4618      	mov	r0, r3
 80060c6:	683b      	ldr	r3, [r7, #0]
 80060c8:	685a      	ldr	r2, [r3, #4]
 80060ca:	4613      	mov	r3, r2
 80060cc:	009b      	lsls	r3, r3, #2
 80060ce:	4413      	add	r3, r2
 80060d0:	3b05      	subs	r3, #5
 80060d2:	fa00 f203 	lsl.w	r2, r0, r3
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	430a      	orrs	r2, r1
 80060dc:	635a      	str	r2, [r3, #52]	@ 0x34
 80060de:	e04c      	b.n	800617a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80060e0:	683b      	ldr	r3, [r7, #0]
 80060e2:	685b      	ldr	r3, [r3, #4]
 80060e4:	2b0c      	cmp	r3, #12
 80060e6:	d824      	bhi.n	8006132 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80060ee:	683b      	ldr	r3, [r7, #0]
 80060f0:	685a      	ldr	r2, [r3, #4]
 80060f2:	4613      	mov	r3, r2
 80060f4:	009b      	lsls	r3, r3, #2
 80060f6:	4413      	add	r3, r2
 80060f8:	3b23      	subs	r3, #35	@ 0x23
 80060fa:	221f      	movs	r2, #31
 80060fc:	fa02 f303 	lsl.w	r3, r2, r3
 8006100:	43da      	mvns	r2, r3
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	400a      	ands	r2, r1
 8006108:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8006110:	683b      	ldr	r3, [r7, #0]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	b29b      	uxth	r3, r3
 8006116:	4618      	mov	r0, r3
 8006118:	683b      	ldr	r3, [r7, #0]
 800611a:	685a      	ldr	r2, [r3, #4]
 800611c:	4613      	mov	r3, r2
 800611e:	009b      	lsls	r3, r3, #2
 8006120:	4413      	add	r3, r2
 8006122:	3b23      	subs	r3, #35	@ 0x23
 8006124:	fa00 f203 	lsl.w	r2, r0, r3
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	430a      	orrs	r2, r1
 800612e:	631a      	str	r2, [r3, #48]	@ 0x30
 8006130:	e023      	b.n	800617a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006138:	683b      	ldr	r3, [r7, #0]
 800613a:	685a      	ldr	r2, [r3, #4]
 800613c:	4613      	mov	r3, r2
 800613e:	009b      	lsls	r3, r3, #2
 8006140:	4413      	add	r3, r2
 8006142:	3b41      	subs	r3, #65	@ 0x41
 8006144:	221f      	movs	r2, #31
 8006146:	fa02 f303 	lsl.w	r3, r2, r3
 800614a:	43da      	mvns	r2, r3
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	400a      	ands	r2, r1
 8006152:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800615a:	683b      	ldr	r3, [r7, #0]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	b29b      	uxth	r3, r3
 8006160:	4618      	mov	r0, r3
 8006162:	683b      	ldr	r3, [r7, #0]
 8006164:	685a      	ldr	r2, [r3, #4]
 8006166:	4613      	mov	r3, r2
 8006168:	009b      	lsls	r3, r3, #2
 800616a:	4413      	add	r3, r2
 800616c:	3b41      	subs	r3, #65	@ 0x41
 800616e:	fa00 f203 	lsl.w	r2, r0, r3
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	430a      	orrs	r2, r1
 8006178:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800617a:	4b22      	ldr	r3, [pc, #136]	@ (8006204 <HAL_ADC_ConfigChannel+0x234>)
 800617c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	4a21      	ldr	r2, [pc, #132]	@ (8006208 <HAL_ADC_ConfigChannel+0x238>)
 8006184:	4293      	cmp	r3, r2
 8006186:	d109      	bne.n	800619c <HAL_ADC_ConfigChannel+0x1cc>
 8006188:	683b      	ldr	r3, [r7, #0]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	2b12      	cmp	r3, #18
 800618e:	d105      	bne.n	800619c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	685b      	ldr	r3, [r3, #4]
 8006194:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	4a19      	ldr	r2, [pc, #100]	@ (8006208 <HAL_ADC_ConfigChannel+0x238>)
 80061a2:	4293      	cmp	r3, r2
 80061a4:	d123      	bne.n	80061ee <HAL_ADC_ConfigChannel+0x21e>
 80061a6:	683b      	ldr	r3, [r7, #0]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	2b10      	cmp	r3, #16
 80061ac:	d003      	beq.n	80061b6 <HAL_ADC_ConfigChannel+0x1e6>
 80061ae:	683b      	ldr	r3, [r7, #0]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	2b11      	cmp	r3, #17
 80061b4:	d11b      	bne.n	80061ee <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	685b      	ldr	r3, [r3, #4]
 80061ba:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80061c2:	683b      	ldr	r3, [r7, #0]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	2b10      	cmp	r3, #16
 80061c8:	d111      	bne.n	80061ee <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80061ca:	4b10      	ldr	r3, [pc, #64]	@ (800620c <HAL_ADC_ConfigChannel+0x23c>)
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	4a10      	ldr	r2, [pc, #64]	@ (8006210 <HAL_ADC_ConfigChannel+0x240>)
 80061d0:	fba2 2303 	umull	r2, r3, r2, r3
 80061d4:	0c9a      	lsrs	r2, r3, #18
 80061d6:	4613      	mov	r3, r2
 80061d8:	009b      	lsls	r3, r3, #2
 80061da:	4413      	add	r3, r2
 80061dc:	005b      	lsls	r3, r3, #1
 80061de:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80061e0:	e002      	b.n	80061e8 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80061e2:	68bb      	ldr	r3, [r7, #8]
 80061e4:	3b01      	subs	r3, #1
 80061e6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80061e8:	68bb      	ldr	r3, [r7, #8]
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d1f9      	bne.n	80061e2 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	2200      	movs	r2, #0
 80061f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80061f6:	2300      	movs	r3, #0
}
 80061f8:	4618      	mov	r0, r3
 80061fa:	3714      	adds	r7, #20
 80061fc:	46bd      	mov	sp, r7
 80061fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006202:	4770      	bx	lr
 8006204:	40012300 	.word	0x40012300
 8006208:	40012000 	.word	0x40012000
 800620c:	20000004 	.word	0x20000004
 8006210:	431bde83 	.word	0x431bde83

08006214 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8006214:	b480      	push	{r7}
 8006216:	b085      	sub	sp, #20
 8006218:	af00      	add	r7, sp, #0
 800621a:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800621c:	4b79      	ldr	r3, [pc, #484]	@ (8006404 <ADC_Init+0x1f0>)
 800621e:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	685b      	ldr	r3, [r3, #4]
 8006224:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	685a      	ldr	r2, [r3, #4]
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	685b      	ldr	r3, [r3, #4]
 8006234:	431a      	orrs	r2, r3
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	685a      	ldr	r2, [r3, #4]
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006248:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	6859      	ldr	r1, [r3, #4]
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	691b      	ldr	r3, [r3, #16]
 8006254:	021a      	lsls	r2, r3, #8
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	430a      	orrs	r2, r1
 800625c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	685a      	ldr	r2, [r3, #4]
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 800626c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	6859      	ldr	r1, [r3, #4]
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	689a      	ldr	r2, [r3, #8]
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	430a      	orrs	r2, r1
 800627e:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	689a      	ldr	r2, [r3, #8]
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800628e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	6899      	ldr	r1, [r3, #8]
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	68da      	ldr	r2, [r3, #12]
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	430a      	orrs	r2, r1
 80062a0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062a6:	4a58      	ldr	r2, [pc, #352]	@ (8006408 <ADC_Init+0x1f4>)
 80062a8:	4293      	cmp	r3, r2
 80062aa:	d022      	beq.n	80062f2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	689a      	ldr	r2, [r3, #8]
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80062ba:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	6899      	ldr	r1, [r3, #8]
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	430a      	orrs	r2, r1
 80062cc:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	689a      	ldr	r2, [r3, #8]
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80062dc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	6899      	ldr	r1, [r3, #8]
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	430a      	orrs	r2, r1
 80062ee:	609a      	str	r2, [r3, #8]
 80062f0:	e00f      	b.n	8006312 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	689a      	ldr	r2, [r3, #8]
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006300:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	689a      	ldr	r2, [r3, #8]
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8006310:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	689a      	ldr	r2, [r3, #8]
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	f022 0202 	bic.w	r2, r2, #2
 8006320:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	6899      	ldr	r1, [r3, #8]
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	7e1b      	ldrb	r3, [r3, #24]
 800632c:	005a      	lsls	r2, r3, #1
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	430a      	orrs	r2, r1
 8006334:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	f893 3020 	ldrb.w	r3, [r3, #32]
 800633c:	2b00      	cmp	r3, #0
 800633e:	d01b      	beq.n	8006378 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	685a      	ldr	r2, [r3, #4]
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800634e:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	685a      	ldr	r2, [r3, #4]
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800635e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	6859      	ldr	r1, [r3, #4]
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800636a:	3b01      	subs	r3, #1
 800636c:	035a      	lsls	r2, r3, #13
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	430a      	orrs	r2, r1
 8006374:	605a      	str	r2, [r3, #4]
 8006376:	e007      	b.n	8006388 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	685a      	ldr	r2, [r3, #4]
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006386:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8006396:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	69db      	ldr	r3, [r3, #28]
 80063a2:	3b01      	subs	r3, #1
 80063a4:	051a      	lsls	r2, r3, #20
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	430a      	orrs	r2, r1
 80063ac:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	689a      	ldr	r2, [r3, #8]
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80063bc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	6899      	ldr	r1, [r3, #8]
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80063ca:	025a      	lsls	r2, r3, #9
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	430a      	orrs	r2, r1
 80063d2:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	689a      	ldr	r2, [r3, #8]
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80063e2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	6899      	ldr	r1, [r3, #8]
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	695b      	ldr	r3, [r3, #20]
 80063ee:	029a      	lsls	r2, r3, #10
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	430a      	orrs	r2, r1
 80063f6:	609a      	str	r2, [r3, #8]
}
 80063f8:	bf00      	nop
 80063fa:	3714      	adds	r7, #20
 80063fc:	46bd      	mov	sp, r7
 80063fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006402:	4770      	bx	lr
 8006404:	40012300 	.word	0x40012300
 8006408:	0f000001 	.word	0x0f000001

0800640c <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800640c:	b580      	push	{r7, lr}
 800640e:	b084      	sub	sp, #16
 8006410:	af00      	add	r7, sp, #0
 8006412:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006418:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800641e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006422:	2b00      	cmp	r3, #0
 8006424:	d13c      	bne.n	80064a0 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800642a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	689b      	ldr	r3, [r3, #8]
 8006438:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800643c:	2b00      	cmp	r3, #0
 800643e:	d12b      	bne.n	8006498 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8006444:	2b00      	cmp	r3, #0
 8006446:	d127      	bne.n	8006498 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800644e:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8006452:	2b00      	cmp	r3, #0
 8006454:	d006      	beq.n	8006464 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	689b      	ldr	r3, [r3, #8]
 800645c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8006460:	2b00      	cmp	r3, #0
 8006462:	d119      	bne.n	8006498 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	685a      	ldr	r2, [r3, #4]
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f022 0220 	bic.w	r2, r2, #32
 8006472:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006478:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006484:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006488:	2b00      	cmp	r3, #0
 800648a:	d105      	bne.n	8006498 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006490:	f043 0201 	orr.w	r2, r3, #1
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8006498:	68f8      	ldr	r0, [r7, #12]
 800649a:	f7fd fa19 	bl	80038d0 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800649e:	e00e      	b.n	80064be <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064a4:	f003 0310 	and.w	r3, r3, #16
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d003      	beq.n	80064b4 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80064ac:	68f8      	ldr	r0, [r7, #12]
 80064ae:	f7ff fd85 	bl	8005fbc <HAL_ADC_ErrorCallback>
}
 80064b2:	e004      	b.n	80064be <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80064ba:	6878      	ldr	r0, [r7, #4]
 80064bc:	4798      	blx	r3
}
 80064be:	bf00      	nop
 80064c0:	3710      	adds	r7, #16
 80064c2:	46bd      	mov	sp, r7
 80064c4:	bd80      	pop	{r7, pc}

080064c6 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80064c6:	b580      	push	{r7, lr}
 80064c8:	b084      	sub	sp, #16
 80064ca:	af00      	add	r7, sp, #0
 80064cc:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064d2:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80064d4:	68f8      	ldr	r0, [r7, #12]
 80064d6:	f7ff fd5d 	bl	8005f94 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80064da:	bf00      	nop
 80064dc:	3710      	adds	r7, #16
 80064de:	46bd      	mov	sp, r7
 80064e0:	bd80      	pop	{r7, pc}

080064e2 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80064e2:	b580      	push	{r7, lr}
 80064e4:	b084      	sub	sp, #16
 80064e6:	af00      	add	r7, sp, #0
 80064e8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064ee:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	2240      	movs	r2, #64	@ 0x40
 80064f4:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064fa:	f043 0204 	orr.w	r2, r3, #4
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8006502:	68f8      	ldr	r0, [r7, #12]
 8006504:	f7ff fd5a 	bl	8005fbc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006508:	bf00      	nop
 800650a:	3710      	adds	r7, #16
 800650c:	46bd      	mov	sp, r7
 800650e:	bd80      	pop	{r7, pc}

08006510 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8006510:	b480      	push	{r7}
 8006512:	b083      	sub	sp, #12
 8006514:	af00      	add	r7, sp, #0
 8006516:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8006518:	bf00      	nop
 800651a:	370c      	adds	r7, #12
 800651c:	46bd      	mov	sp, r7
 800651e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006522:	4770      	bx	lr

08006524 <__NVIC_SetPriorityGrouping>:
{
 8006524:	b480      	push	{r7}
 8006526:	b085      	sub	sp, #20
 8006528:	af00      	add	r7, sp, #0
 800652a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	f003 0307 	and.w	r3, r3, #7
 8006532:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006534:	4b0c      	ldr	r3, [pc, #48]	@ (8006568 <__NVIC_SetPriorityGrouping+0x44>)
 8006536:	68db      	ldr	r3, [r3, #12]
 8006538:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800653a:	68ba      	ldr	r2, [r7, #8]
 800653c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006540:	4013      	ands	r3, r2
 8006542:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006548:	68bb      	ldr	r3, [r7, #8]
 800654a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800654c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8006550:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006554:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006556:	4a04      	ldr	r2, [pc, #16]	@ (8006568 <__NVIC_SetPriorityGrouping+0x44>)
 8006558:	68bb      	ldr	r3, [r7, #8]
 800655a:	60d3      	str	r3, [r2, #12]
}
 800655c:	bf00      	nop
 800655e:	3714      	adds	r7, #20
 8006560:	46bd      	mov	sp, r7
 8006562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006566:	4770      	bx	lr
 8006568:	e000ed00 	.word	0xe000ed00

0800656c <__NVIC_GetPriorityGrouping>:
{
 800656c:	b480      	push	{r7}
 800656e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006570:	4b04      	ldr	r3, [pc, #16]	@ (8006584 <__NVIC_GetPriorityGrouping+0x18>)
 8006572:	68db      	ldr	r3, [r3, #12]
 8006574:	0a1b      	lsrs	r3, r3, #8
 8006576:	f003 0307 	and.w	r3, r3, #7
}
 800657a:	4618      	mov	r0, r3
 800657c:	46bd      	mov	sp, r7
 800657e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006582:	4770      	bx	lr
 8006584:	e000ed00 	.word	0xe000ed00

08006588 <__NVIC_EnableIRQ>:
{
 8006588:	b480      	push	{r7}
 800658a:	b083      	sub	sp, #12
 800658c:	af00      	add	r7, sp, #0
 800658e:	4603      	mov	r3, r0
 8006590:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006592:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006596:	2b00      	cmp	r3, #0
 8006598:	db0b      	blt.n	80065b2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800659a:	79fb      	ldrb	r3, [r7, #7]
 800659c:	f003 021f 	and.w	r2, r3, #31
 80065a0:	4907      	ldr	r1, [pc, #28]	@ (80065c0 <__NVIC_EnableIRQ+0x38>)
 80065a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80065a6:	095b      	lsrs	r3, r3, #5
 80065a8:	2001      	movs	r0, #1
 80065aa:	fa00 f202 	lsl.w	r2, r0, r2
 80065ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80065b2:	bf00      	nop
 80065b4:	370c      	adds	r7, #12
 80065b6:	46bd      	mov	sp, r7
 80065b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065bc:	4770      	bx	lr
 80065be:	bf00      	nop
 80065c0:	e000e100 	.word	0xe000e100

080065c4 <__NVIC_SetPriority>:
{
 80065c4:	b480      	push	{r7}
 80065c6:	b083      	sub	sp, #12
 80065c8:	af00      	add	r7, sp, #0
 80065ca:	4603      	mov	r3, r0
 80065cc:	6039      	str	r1, [r7, #0]
 80065ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80065d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	db0a      	blt.n	80065ee <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80065d8:	683b      	ldr	r3, [r7, #0]
 80065da:	b2da      	uxtb	r2, r3
 80065dc:	490c      	ldr	r1, [pc, #48]	@ (8006610 <__NVIC_SetPriority+0x4c>)
 80065de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80065e2:	0112      	lsls	r2, r2, #4
 80065e4:	b2d2      	uxtb	r2, r2
 80065e6:	440b      	add	r3, r1
 80065e8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80065ec:	e00a      	b.n	8006604 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80065ee:	683b      	ldr	r3, [r7, #0]
 80065f0:	b2da      	uxtb	r2, r3
 80065f2:	4908      	ldr	r1, [pc, #32]	@ (8006614 <__NVIC_SetPriority+0x50>)
 80065f4:	79fb      	ldrb	r3, [r7, #7]
 80065f6:	f003 030f 	and.w	r3, r3, #15
 80065fa:	3b04      	subs	r3, #4
 80065fc:	0112      	lsls	r2, r2, #4
 80065fe:	b2d2      	uxtb	r2, r2
 8006600:	440b      	add	r3, r1
 8006602:	761a      	strb	r2, [r3, #24]
}
 8006604:	bf00      	nop
 8006606:	370c      	adds	r7, #12
 8006608:	46bd      	mov	sp, r7
 800660a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800660e:	4770      	bx	lr
 8006610:	e000e100 	.word	0xe000e100
 8006614:	e000ed00 	.word	0xe000ed00

08006618 <NVIC_EncodePriority>:
{
 8006618:	b480      	push	{r7}
 800661a:	b089      	sub	sp, #36	@ 0x24
 800661c:	af00      	add	r7, sp, #0
 800661e:	60f8      	str	r0, [r7, #12]
 8006620:	60b9      	str	r1, [r7, #8]
 8006622:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	f003 0307 	and.w	r3, r3, #7
 800662a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800662c:	69fb      	ldr	r3, [r7, #28]
 800662e:	f1c3 0307 	rsb	r3, r3, #7
 8006632:	2b04      	cmp	r3, #4
 8006634:	bf28      	it	cs
 8006636:	2304      	movcs	r3, #4
 8006638:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800663a:	69fb      	ldr	r3, [r7, #28]
 800663c:	3304      	adds	r3, #4
 800663e:	2b06      	cmp	r3, #6
 8006640:	d902      	bls.n	8006648 <NVIC_EncodePriority+0x30>
 8006642:	69fb      	ldr	r3, [r7, #28]
 8006644:	3b03      	subs	r3, #3
 8006646:	e000      	b.n	800664a <NVIC_EncodePriority+0x32>
 8006648:	2300      	movs	r3, #0
 800664a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800664c:	f04f 32ff 	mov.w	r2, #4294967295
 8006650:	69bb      	ldr	r3, [r7, #24]
 8006652:	fa02 f303 	lsl.w	r3, r2, r3
 8006656:	43da      	mvns	r2, r3
 8006658:	68bb      	ldr	r3, [r7, #8]
 800665a:	401a      	ands	r2, r3
 800665c:	697b      	ldr	r3, [r7, #20]
 800665e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006660:	f04f 31ff 	mov.w	r1, #4294967295
 8006664:	697b      	ldr	r3, [r7, #20]
 8006666:	fa01 f303 	lsl.w	r3, r1, r3
 800666a:	43d9      	mvns	r1, r3
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006670:	4313      	orrs	r3, r2
}
 8006672:	4618      	mov	r0, r3
 8006674:	3724      	adds	r7, #36	@ 0x24
 8006676:	46bd      	mov	sp, r7
 8006678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667c:	4770      	bx	lr
	...

08006680 <SysTick_Config>:
{
 8006680:	b580      	push	{r7, lr}
 8006682:	b082      	sub	sp, #8
 8006684:	af00      	add	r7, sp, #0
 8006686:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	3b01      	subs	r3, #1
 800668c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006690:	d301      	bcc.n	8006696 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8006692:	2301      	movs	r3, #1
 8006694:	e00f      	b.n	80066b6 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006696:	4a0a      	ldr	r2, [pc, #40]	@ (80066c0 <SysTick_Config+0x40>)
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	3b01      	subs	r3, #1
 800669c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800669e:	210f      	movs	r1, #15
 80066a0:	f04f 30ff 	mov.w	r0, #4294967295
 80066a4:	f7ff ff8e 	bl	80065c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80066a8:	4b05      	ldr	r3, [pc, #20]	@ (80066c0 <SysTick_Config+0x40>)
 80066aa:	2200      	movs	r2, #0
 80066ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80066ae:	4b04      	ldr	r3, [pc, #16]	@ (80066c0 <SysTick_Config+0x40>)
 80066b0:	2207      	movs	r2, #7
 80066b2:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 80066b4:	2300      	movs	r3, #0
}
 80066b6:	4618      	mov	r0, r3
 80066b8:	3708      	adds	r7, #8
 80066ba:	46bd      	mov	sp, r7
 80066bc:	bd80      	pop	{r7, pc}
 80066be:	bf00      	nop
 80066c0:	e000e010 	.word	0xe000e010

080066c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80066c4:	b580      	push	{r7, lr}
 80066c6:	b082      	sub	sp, #8
 80066c8:	af00      	add	r7, sp, #0
 80066ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80066cc:	6878      	ldr	r0, [r7, #4]
 80066ce:	f7ff ff29 	bl	8006524 <__NVIC_SetPriorityGrouping>
}
 80066d2:	bf00      	nop
 80066d4:	3708      	adds	r7, #8
 80066d6:	46bd      	mov	sp, r7
 80066d8:	bd80      	pop	{r7, pc}

080066da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80066da:	b580      	push	{r7, lr}
 80066dc:	b086      	sub	sp, #24
 80066de:	af00      	add	r7, sp, #0
 80066e0:	4603      	mov	r3, r0
 80066e2:	60b9      	str	r1, [r7, #8]
 80066e4:	607a      	str	r2, [r7, #4]
 80066e6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80066e8:	2300      	movs	r3, #0
 80066ea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80066ec:	f7ff ff3e 	bl	800656c <__NVIC_GetPriorityGrouping>
 80066f0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80066f2:	687a      	ldr	r2, [r7, #4]
 80066f4:	68b9      	ldr	r1, [r7, #8]
 80066f6:	6978      	ldr	r0, [r7, #20]
 80066f8:	f7ff ff8e 	bl	8006618 <NVIC_EncodePriority>
 80066fc:	4602      	mov	r2, r0
 80066fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006702:	4611      	mov	r1, r2
 8006704:	4618      	mov	r0, r3
 8006706:	f7ff ff5d 	bl	80065c4 <__NVIC_SetPriority>
}
 800670a:	bf00      	nop
 800670c:	3718      	adds	r7, #24
 800670e:	46bd      	mov	sp, r7
 8006710:	bd80      	pop	{r7, pc}

08006712 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006712:	b580      	push	{r7, lr}
 8006714:	b082      	sub	sp, #8
 8006716:	af00      	add	r7, sp, #0
 8006718:	4603      	mov	r3, r0
 800671a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800671c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006720:	4618      	mov	r0, r3
 8006722:	f7ff ff31 	bl	8006588 <__NVIC_EnableIRQ>
}
 8006726:	bf00      	nop
 8006728:	3708      	adds	r7, #8
 800672a:	46bd      	mov	sp, r7
 800672c:	bd80      	pop	{r7, pc}

0800672e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800672e:	b580      	push	{r7, lr}
 8006730:	b082      	sub	sp, #8
 8006732:	af00      	add	r7, sp, #0
 8006734:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006736:	6878      	ldr	r0, [r7, #4]
 8006738:	f7ff ffa2 	bl	8006680 <SysTick_Config>
 800673c:	4603      	mov	r3, r0
}
 800673e:	4618      	mov	r0, r3
 8006740:	3708      	adds	r7, #8
 8006742:	46bd      	mov	sp, r7
 8006744:	bd80      	pop	{r7, pc}

08006746 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8006746:	b580      	push	{r7, lr}
 8006748:	b082      	sub	sp, #8
 800674a:	af00      	add	r7, sp, #0
 800674c:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	2b00      	cmp	r3, #0
 8006752:	d101      	bne.n	8006758 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8006754:	2301      	movs	r3, #1
 8006756:	e00e      	b.n	8006776 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	795b      	ldrb	r3, [r3, #5]
 800675c:	b2db      	uxtb	r3, r3
 800675e:	2b00      	cmp	r3, #0
 8006760:	d105      	bne.n	800676e <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	2200      	movs	r2, #0
 8006766:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8006768:	6878      	ldr	r0, [r7, #4]
 800676a:	f7fe fe53 	bl	8005414 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	2201      	movs	r2, #1
 8006772:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8006774:	2300      	movs	r3, #0
}
 8006776:	4618      	mov	r0, r3
 8006778:	3708      	adds	r7, #8
 800677a:	46bd      	mov	sp, r7
 800677c:	bd80      	pop	{r7, pc}

0800677e <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800677e:	b580      	push	{r7, lr}
 8006780:	b082      	sub	sp, #8
 8006782:	af00      	add	r7, sp, #0
 8006784:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	2b00      	cmp	r3, #0
 800678a:	d101      	bne.n	8006790 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 800678c:	2301      	movs	r3, #1
 800678e:	e014      	b.n	80067ba <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	791b      	ldrb	r3, [r3, #4]
 8006794:	b2db      	uxtb	r3, r3
 8006796:	2b00      	cmp	r3, #0
 8006798:	d105      	bne.n	80067a6 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	2200      	movs	r2, #0
 800679e:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80067a0:	6878      	ldr	r0, [r7, #4]
 80067a2:	f7fe fe59 	bl	8005458 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	2202      	movs	r2, #2
 80067aa:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	2200      	movs	r2, #0
 80067b0:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	2201      	movs	r2, #1
 80067b6:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80067b8:	2300      	movs	r3, #0
}
 80067ba:	4618      	mov	r0, r3
 80067bc:	3708      	adds	r7, #8
 80067be:	46bd      	mov	sp, r7
 80067c0:	bd80      	pop	{r7, pc}

080067c2 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80067c2:	b480      	push	{r7}
 80067c4:	b089      	sub	sp, #36	@ 0x24
 80067c6:	af00      	add	r7, sp, #0
 80067c8:	60f8      	str	r0, [r7, #12]
 80067ca:	60b9      	str	r1, [r7, #8]
 80067cc:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80067ce:	2300      	movs	r3, #0
 80067d0:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpreg1;
  uint32_t tmpreg2;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d002      	beq.n	80067de <HAL_DAC_ConfigChannel+0x1c>
 80067d8:	68bb      	ldr	r3, [r7, #8]
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d101      	bne.n	80067e2 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 80067de:	2301      	movs	r3, #1
 80067e0:	e042      	b.n	8006868 <HAL_DAC_ConfigChannel+0xa6>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	795b      	ldrb	r3, [r3, #5]
 80067e6:	2b01      	cmp	r3, #1
 80067e8:	d101      	bne.n	80067ee <HAL_DAC_ConfigChannel+0x2c>
 80067ea:	2302      	movs	r3, #2
 80067ec:	e03c      	b.n	8006868 <HAL_DAC_ConfigChannel+0xa6>
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	2201      	movs	r2, #1
 80067f2:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	2202      	movs	r2, #2
 80067f8:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	61bb      	str	r3, [r7, #24]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
               << (Channel & 0x10UL));
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	f003 0310 	and.w	r3, r3, #16
 8006808:	f640 72fe 	movw	r2, #4094	@ 0xffe
 800680c:	fa02 f303 	lsl.w	r3, r2, r3
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
 8006810:	43db      	mvns	r3, r3
 8006812:	69ba      	ldr	r2, [r7, #24]
 8006814:	4013      	ands	r3, r2
 8006816:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8006818:	68bb      	ldr	r3, [r7, #8]
 800681a:	681a      	ldr	r2, [r3, #0]
 800681c:	68bb      	ldr	r3, [r7, #8]
 800681e:	685b      	ldr	r3, [r3, #4]
 8006820:	4313      	orrs	r3, r2
 8006822:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	f003 0310 	and.w	r3, r3, #16
 800682a:	697a      	ldr	r2, [r7, #20]
 800682c:	fa02 f303 	lsl.w	r3, r2, r3
 8006830:	69ba      	ldr	r2, [r7, #24]
 8006832:	4313      	orrs	r3, r2
 8006834:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	69ba      	ldr	r2, [r7, #24]
 800683c:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	6819      	ldr	r1, [r3, #0]
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	f003 0310 	and.w	r3, r3, #16
 800684a:	22c0      	movs	r2, #192	@ 0xc0
 800684c:	fa02 f303 	lsl.w	r3, r2, r3
 8006850:	43da      	mvns	r2, r3
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	400a      	ands	r2, r1
 8006858:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	2201      	movs	r2, #1
 800685e:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	2200      	movs	r2, #0
 8006864:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8006866:	7ffb      	ldrb	r3, [r7, #31]
}
 8006868:	4618      	mov	r0, r3
 800686a:	3724      	adds	r7, #36	@ 0x24
 800686c:	46bd      	mov	sp, r7
 800686e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006872:	4770      	bx	lr

08006874 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006874:	b580      	push	{r7, lr}
 8006876:	b086      	sub	sp, #24
 8006878:	af00      	add	r7, sp, #0
 800687a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800687c:	2300      	movs	r3, #0
 800687e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8006880:	f7ff f8f4 	bl	8005a6c <HAL_GetTick>
 8006884:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	2b00      	cmp	r3, #0
 800688a:	d101      	bne.n	8006890 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800688c:	2301      	movs	r3, #1
 800688e:	e099      	b.n	80069c4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	2202      	movs	r2, #2
 8006894:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	2200      	movs	r2, #0
 800689c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	681a      	ldr	r2, [r3, #0]
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	f022 0201 	bic.w	r2, r2, #1
 80068ae:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80068b0:	e00f      	b.n	80068d2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80068b2:	f7ff f8db 	bl	8005a6c <HAL_GetTick>
 80068b6:	4602      	mov	r2, r0
 80068b8:	693b      	ldr	r3, [r7, #16]
 80068ba:	1ad3      	subs	r3, r2, r3
 80068bc:	2b05      	cmp	r3, #5
 80068be:	d908      	bls.n	80068d2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	2220      	movs	r2, #32
 80068c4:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	2203      	movs	r2, #3
 80068ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80068ce:	2303      	movs	r3, #3
 80068d0:	e078      	b.n	80069c4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	f003 0301 	and.w	r3, r3, #1
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d1e8      	bne.n	80068b2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80068e8:	697a      	ldr	r2, [r7, #20]
 80068ea:	4b38      	ldr	r3, [pc, #224]	@ (80069cc <HAL_DMA_Init+0x158>)
 80068ec:	4013      	ands	r3, r2
 80068ee:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	685a      	ldr	r2, [r3, #4]
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	689b      	ldr	r3, [r3, #8]
 80068f8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80068fe:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	691b      	ldr	r3, [r3, #16]
 8006904:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800690a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	699b      	ldr	r3, [r3, #24]
 8006910:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006916:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	6a1b      	ldr	r3, [r3, #32]
 800691c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800691e:	697a      	ldr	r2, [r7, #20]
 8006920:	4313      	orrs	r3, r2
 8006922:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006928:	2b04      	cmp	r3, #4
 800692a:	d107      	bne.n	800693c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006934:	4313      	orrs	r3, r2
 8006936:	697a      	ldr	r2, [r7, #20]
 8006938:	4313      	orrs	r3, r2
 800693a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	697a      	ldr	r2, [r7, #20]
 8006942:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	695b      	ldr	r3, [r3, #20]
 800694a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800694c:	697b      	ldr	r3, [r7, #20]
 800694e:	f023 0307 	bic.w	r3, r3, #7
 8006952:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006958:	697a      	ldr	r2, [r7, #20]
 800695a:	4313      	orrs	r3, r2
 800695c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006962:	2b04      	cmp	r3, #4
 8006964:	d117      	bne.n	8006996 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800696a:	697a      	ldr	r2, [r7, #20]
 800696c:	4313      	orrs	r3, r2
 800696e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006974:	2b00      	cmp	r3, #0
 8006976:	d00e      	beq.n	8006996 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8006978:	6878      	ldr	r0, [r7, #4]
 800697a:	f000 fc1b 	bl	80071b4 <DMA_CheckFifoParam>
 800697e:	4603      	mov	r3, r0
 8006980:	2b00      	cmp	r3, #0
 8006982:	d008      	beq.n	8006996 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	2240      	movs	r2, #64	@ 0x40
 8006988:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	2201      	movs	r2, #1
 800698e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8006992:	2301      	movs	r3, #1
 8006994:	e016      	b.n	80069c4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	697a      	ldr	r2, [r7, #20]
 800699c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800699e:	6878      	ldr	r0, [r7, #4]
 80069a0:	f000 fbd2 	bl	8007148 <DMA_CalcBaseAndBitshift>
 80069a4:	4603      	mov	r3, r0
 80069a6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80069ac:	223f      	movs	r2, #63	@ 0x3f
 80069ae:	409a      	lsls	r2, r3
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	2200      	movs	r2, #0
 80069b8:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	2201      	movs	r2, #1
 80069be:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80069c2:	2300      	movs	r3, #0
}
 80069c4:	4618      	mov	r0, r3
 80069c6:	3718      	adds	r7, #24
 80069c8:	46bd      	mov	sp, r7
 80069ca:	bd80      	pop	{r7, pc}
 80069cc:	f010803f 	.word	0xf010803f

080069d0 <HAL_DMA_Start>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80069d0:	b580      	push	{r7, lr}
 80069d2:	b086      	sub	sp, #24
 80069d4:	af00      	add	r7, sp, #0
 80069d6:	60f8      	str	r0, [r7, #12]
 80069d8:	60b9      	str	r1, [r7, #8]
 80069da:	607a      	str	r2, [r7, #4]
 80069dc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80069de:	2300      	movs	r3, #0
 80069e0:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80069e8:	2b01      	cmp	r3, #1
 80069ea:	d101      	bne.n	80069f0 <HAL_DMA_Start+0x20>
 80069ec:	2302      	movs	r3, #2
 80069ee:	e026      	b.n	8006a3e <HAL_DMA_Start+0x6e>
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	2201      	movs	r2, #1
 80069f4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80069fe:	b2db      	uxtb	r3, r3
 8006a00:	2b01      	cmp	r3, #1
 8006a02:	d115      	bne.n	8006a30 <HAL_DMA_Start+0x60>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	2202      	movs	r2, #2
 8006a08:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	2200      	movs	r2, #0
 8006a10:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006a12:	683b      	ldr	r3, [r7, #0]
 8006a14:	687a      	ldr	r2, [r7, #4]
 8006a16:	68b9      	ldr	r1, [r7, #8]
 8006a18:	68f8      	ldr	r0, [r7, #12]
 8006a1a:	f000 fb67 	bl	80070ec <DMA_SetConfig>

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	681a      	ldr	r2, [r3, #0]
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	f042 0201 	orr.w	r2, r2, #1
 8006a2c:	601a      	str	r2, [r3, #0]
 8006a2e:	e005      	b.n	8006a3c <HAL_DMA_Start+0x6c>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	2200      	movs	r2, #0
 8006a34:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8006a38:	2302      	movs	r3, #2
 8006a3a:	75fb      	strb	r3, [r7, #23]
  } 
  return status; 
 8006a3c:	7dfb      	ldrb	r3, [r7, #23]
}
 8006a3e:	4618      	mov	r0, r3
 8006a40:	3718      	adds	r7, #24
 8006a42:	46bd      	mov	sp, r7
 8006a44:	bd80      	pop	{r7, pc}

08006a46 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006a46:	b580      	push	{r7, lr}
 8006a48:	b086      	sub	sp, #24
 8006a4a:	af00      	add	r7, sp, #0
 8006a4c:	60f8      	str	r0, [r7, #12]
 8006a4e:	60b9      	str	r1, [r7, #8]
 8006a50:	607a      	str	r2, [r7, #4]
 8006a52:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006a54:	2300      	movs	r3, #0
 8006a56:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a5c:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006a64:	2b01      	cmp	r3, #1
 8006a66:	d101      	bne.n	8006a6c <HAL_DMA_Start_IT+0x26>
 8006a68:	2302      	movs	r3, #2
 8006a6a:	e040      	b.n	8006aee <HAL_DMA_Start_IT+0xa8>
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	2201      	movs	r2, #1
 8006a70:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006a7a:	b2db      	uxtb	r3, r3
 8006a7c:	2b01      	cmp	r3, #1
 8006a7e:	d12f      	bne.n	8006ae0 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	2202      	movs	r2, #2
 8006a84:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	2200      	movs	r2, #0
 8006a8c:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006a8e:	683b      	ldr	r3, [r7, #0]
 8006a90:	687a      	ldr	r2, [r7, #4]
 8006a92:	68b9      	ldr	r1, [r7, #8]
 8006a94:	68f8      	ldr	r0, [r7, #12]
 8006a96:	f000 fb29 	bl	80070ec <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006a9e:	223f      	movs	r2, #63	@ 0x3f
 8006aa0:	409a      	lsls	r2, r3
 8006aa2:	693b      	ldr	r3, [r7, #16]
 8006aa4:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	681a      	ldr	r2, [r3, #0]
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	f042 0216 	orr.w	r2, r2, #22
 8006ab4:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d007      	beq.n	8006ace <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	681a      	ldr	r2, [r3, #0]
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	f042 0208 	orr.w	r2, r2, #8
 8006acc:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	681a      	ldr	r2, [r3, #0]
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	f042 0201 	orr.w	r2, r2, #1
 8006adc:	601a      	str	r2, [r3, #0]
 8006ade:	e005      	b.n	8006aec <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	2200      	movs	r2, #0
 8006ae4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8006ae8:	2302      	movs	r3, #2
 8006aea:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8006aec:	7dfb      	ldrb	r3, [r7, #23]
}
 8006aee:	4618      	mov	r0, r3
 8006af0:	3718      	adds	r7, #24
 8006af2:	46bd      	mov	sp, r7
 8006af4:	bd80      	pop	{r7, pc}

08006af6 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006af6:	b580      	push	{r7, lr}
 8006af8:	b084      	sub	sp, #16
 8006afa:	af00      	add	r7, sp, #0
 8006afc:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b02:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8006b04:	f7fe ffb2 	bl	8005a6c <HAL_GetTick>
 8006b08:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006b10:	b2db      	uxtb	r3, r3
 8006b12:	2b02      	cmp	r3, #2
 8006b14:	d008      	beq.n	8006b28 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	2280      	movs	r2, #128	@ 0x80
 8006b1a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	2200      	movs	r2, #0
 8006b20:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8006b24:	2301      	movs	r3, #1
 8006b26:	e052      	b.n	8006bce <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	681a      	ldr	r2, [r3, #0]
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	f022 0216 	bic.w	r2, r2, #22
 8006b36:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	695a      	ldr	r2, [r3, #20]
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006b46:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d103      	bne.n	8006b58 <HAL_DMA_Abort+0x62>
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d007      	beq.n	8006b68 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	681a      	ldr	r2, [r3, #0]
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	f022 0208 	bic.w	r2, r2, #8
 8006b66:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	681a      	ldr	r2, [r3, #0]
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	f022 0201 	bic.w	r2, r2, #1
 8006b76:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006b78:	e013      	b.n	8006ba2 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006b7a:	f7fe ff77 	bl	8005a6c <HAL_GetTick>
 8006b7e:	4602      	mov	r2, r0
 8006b80:	68bb      	ldr	r3, [r7, #8]
 8006b82:	1ad3      	subs	r3, r2, r3
 8006b84:	2b05      	cmp	r3, #5
 8006b86:	d90c      	bls.n	8006ba2 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	2220      	movs	r2, #32
 8006b8c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	2203      	movs	r2, #3
 8006b92:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	2200      	movs	r2, #0
 8006b9a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8006b9e:	2303      	movs	r3, #3
 8006ba0:	e015      	b.n	8006bce <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	f003 0301 	and.w	r3, r3, #1
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d1e4      	bne.n	8006b7a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006bb4:	223f      	movs	r2, #63	@ 0x3f
 8006bb6:	409a      	lsls	r2, r3
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	2201      	movs	r2, #1
 8006bc0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	2200      	movs	r2, #0
 8006bc8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8006bcc:	2300      	movs	r3, #0
}
 8006bce:	4618      	mov	r0, r3
 8006bd0:	3710      	adds	r7, #16
 8006bd2:	46bd      	mov	sp, r7
 8006bd4:	bd80      	pop	{r7, pc}

08006bd6 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006bd6:	b480      	push	{r7}
 8006bd8:	b083      	sub	sp, #12
 8006bda:	af00      	add	r7, sp, #0
 8006bdc:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006be4:	b2db      	uxtb	r3, r3
 8006be6:	2b02      	cmp	r3, #2
 8006be8:	d004      	beq.n	8006bf4 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	2280      	movs	r2, #128	@ 0x80
 8006bee:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8006bf0:	2301      	movs	r3, #1
 8006bf2:	e00c      	b.n	8006c0e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	2205      	movs	r2, #5
 8006bf8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	681a      	ldr	r2, [r3, #0]
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	f022 0201 	bic.w	r2, r2, #1
 8006c0a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8006c0c:	2300      	movs	r3, #0
}
 8006c0e:	4618      	mov	r0, r3
 8006c10:	370c      	adds	r7, #12
 8006c12:	46bd      	mov	sp, r7
 8006c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c18:	4770      	bx	lr

08006c1a <HAL_DMA_PollForTransfer>:
  * @note   The HAL_DMA_PollForTransfer API cannot be used in circular and double buffering mode (automatic circular mode). 
  * @param  Timeout       Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_PollForTransfer(DMA_HandleTypeDef *hdma, HAL_DMA_LevelCompleteTypeDef CompleteLevel, uint32_t Timeout)
{
 8006c1a:	b580      	push	{r7, lr}
 8006c1c:	b08a      	sub	sp, #40	@ 0x28
 8006c1e:	af00      	add	r7, sp, #0
 8006c20:	60f8      	str	r0, [r7, #12]
 8006c22:	460b      	mov	r3, r1
 8006c24:	607a      	str	r2, [r7, #4]
 8006c26:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK; 
 8006c28:	2300      	movs	r3, #0
 8006c2a:	77fb      	strb	r3, [r7, #31]
  uint32_t mask_cpltlevel;
  uint32_t tickstart = HAL_GetTick(); 
 8006c2c:	f7fe ff1e 	bl	8005a6c <HAL_GetTick>
 8006c30:	61b8      	str	r0, [r7, #24]
  uint32_t tmpisr;
  
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs;

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006c38:	b2db      	uxtb	r3, r3
 8006c3a:	2b02      	cmp	r3, #2
 8006c3c:	d008      	beq.n	8006c50 <HAL_DMA_PollForTransfer+0x36>
  {
    /* No transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	2280      	movs	r2, #128	@ 0x80
 8006c42:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hdma);
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	2200      	movs	r2, #0
 8006c48:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8006c4c:	2301      	movs	r3, #1
 8006c4e:	e0bf      	b.n	8006dd0 <HAL_DMA_PollForTransfer+0x1b6>
  }

  /* Polling mode not supported in circular mode and double buffering mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != RESET)
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d005      	beq.n	8006c6a <HAL_DMA_PollForTransfer+0x50>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006c64:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8006c66:	2301      	movs	r3, #1
 8006c68:	e0b2      	b.n	8006dd0 <HAL_DMA_PollForTransfer+0x1b6>
  }
  
  /* Get the level transfer complete flag */
  if(CompleteLevel == HAL_DMA_FULL_TRANSFER)
 8006c6a:	7afb      	ldrb	r3, [r7, #11]
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d106      	bne.n	8006c7e <HAL_DMA_PollForTransfer+0x64>
  {
    /* Transfer Complete flag */
    mask_cpltlevel = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c74:	2220      	movs	r2, #32
 8006c76:	fa02 f303 	lsl.w	r3, r2, r3
 8006c7a:	627b      	str	r3, [r7, #36]	@ 0x24
 8006c7c:	e005      	b.n	8006c8a <HAL_DMA_PollForTransfer+0x70>
  }
  else
  {
    /* Half Transfer Complete flag */
    mask_cpltlevel = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c82:	2210      	movs	r2, #16
 8006c84:	fa02 f303 	lsl.w	r3, r2, r3
 8006c88:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  
  regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c8e:	617b      	str	r3, [r7, #20]
  tmpisr = regs->ISR;
 8006c90:	697b      	ldr	r3, [r7, #20]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	623b      	str	r3, [r7, #32]
  
  while(((tmpisr & mask_cpltlevel) == RESET) && ((hdma->ErrorCode & HAL_DMA_ERROR_TE) == RESET))
 8006c96:	e05a      	b.n	8006d4e <HAL_DMA_PollForTransfer+0x134>
  {
    /* Check for the Timeout (Not applicable in circular mode)*/
    if(Timeout != HAL_MAX_DELAY)
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c9e:	d017      	beq.n	8006cd0 <HAL_DMA_PollForTransfer+0xb6>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d007      	beq.n	8006cb6 <HAL_DMA_PollForTransfer+0x9c>
 8006ca6:	f7fe fee1 	bl	8005a6c <HAL_GetTick>
 8006caa:	4602      	mov	r2, r0
 8006cac:	69bb      	ldr	r3, [r7, #24]
 8006cae:	1ad3      	subs	r3, r2, r3
 8006cb0:	687a      	ldr	r2, [r7, #4]
 8006cb2:	429a      	cmp	r2, r3
 8006cb4:	d20c      	bcs.n	8006cd0 <HAL_DMA_PollForTransfer+0xb6>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	2220      	movs	r2, #32
 8006cba:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	2201      	movs	r2, #1
 8006cc0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	2200      	movs	r2, #0
 8006cc8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8006ccc:	2303      	movs	r3, #3
 8006cce:	e07f      	b.n	8006dd0 <HAL_DMA_PollForTransfer+0x1b6>
      }
    }

    /* Get the ISR register value */
    tmpisr = regs->ISR;
 8006cd0:	697b      	ldr	r3, [r7, #20]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	623b      	str	r3, [r7, #32]

    if((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006cda:	2208      	movs	r2, #8
 8006cdc:	409a      	lsls	r2, r3
 8006cde:	6a3b      	ldr	r3, [r7, #32]
 8006ce0:	4013      	ands	r3, r2
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d00b      	beq.n	8006cfe <HAL_DMA_PollForTransfer+0xe4>
    {
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006cea:	f043 0201 	orr.w	r2, r3, #1
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006cf6:	2208      	movs	r2, #8
 8006cf8:	409a      	lsls	r2, r3
 8006cfa:	697b      	ldr	r3, [r7, #20]
 8006cfc:	609a      	str	r2, [r3, #8]
    }
    
    if((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006d02:	2201      	movs	r2, #1
 8006d04:	409a      	lsls	r2, r3
 8006d06:	6a3b      	ldr	r3, [r7, #32]
 8006d08:	4013      	ands	r3, r2
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d00b      	beq.n	8006d26 <HAL_DMA_PollForTransfer+0x10c>
    {
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d12:	f043 0202 	orr.w	r2, r3, #2
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006d1e:	2201      	movs	r2, #1
 8006d20:	409a      	lsls	r2, r3
 8006d22:	697b      	ldr	r3, [r7, #20]
 8006d24:	609a      	str	r2, [r3, #8]
    }
    
    if((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006d2a:	2204      	movs	r2, #4
 8006d2c:	409a      	lsls	r2, r3
 8006d2e:	6a3b      	ldr	r3, [r7, #32]
 8006d30:	4013      	ands	r3, r2
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d00b      	beq.n	8006d4e <HAL_DMA_PollForTransfer+0x134>
    {
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d3a:	f043 0204 	orr.w	r2, r3, #4
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Clear the Direct Mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006d46:	2204      	movs	r2, #4
 8006d48:	409a      	lsls	r2, r3
 8006d4a:	697b      	ldr	r3, [r7, #20]
 8006d4c:	609a      	str	r2, [r3, #8]
  while(((tmpisr & mask_cpltlevel) == RESET) && ((hdma->ErrorCode & HAL_DMA_ERROR_TE) == RESET))
 8006d4e:	6a3a      	ldr	r2, [r7, #32]
 8006d50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d52:	4013      	ands	r3, r2
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d105      	bne.n	8006d64 <HAL_DMA_PollForTransfer+0x14a>
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d5c:	f003 0301 	and.w	r3, r3, #1
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d099      	beq.n	8006c98 <HAL_DMA_PollForTransfer+0x7e>
    }
  }
  
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d018      	beq.n	8006d9e <HAL_DMA_PollForTransfer+0x184>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d70:	f003 0301 	and.w	r3, r3, #1
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d012      	beq.n	8006d9e <HAL_DMA_PollForTransfer+0x184>
    {
      HAL_DMA_Abort(hdma);
 8006d78:	68f8      	ldr	r0, [r7, #12]
 8006d7a:	f7ff febc 	bl	8006af6 <HAL_DMA_Abort>
    
      /* Clear the half transfer and transfer complete flags */
      regs->IFCR = (DMA_FLAG_HTIF0_4 | DMA_FLAG_TCIF0_4) << hdma->StreamIndex;
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006d82:	2230      	movs	r2, #48	@ 0x30
 8006d84:	409a      	lsls	r2, r3
 8006d86:	697b      	ldr	r3, [r7, #20]
 8006d88:	609a      	str	r2, [r3, #8]
    
      /* Change the DMA state */
      hdma->State= HAL_DMA_STATE_READY;
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	2201      	movs	r2, #1
 8006d8e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	2200      	movs	r2, #0
 8006d96:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      return HAL_ERROR;
 8006d9a:	2301      	movs	r3, #1
 8006d9c:	e018      	b.n	8006dd0 <HAL_DMA_PollForTransfer+0x1b6>
   }
  }
  
  /* Get the level transfer complete flag */
  if(CompleteLevel == HAL_DMA_FULL_TRANSFER)
 8006d9e:	7afb      	ldrb	r3, [r7, #11]
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d10e      	bne.n	8006dc2 <HAL_DMA_PollForTransfer+0x1a8>
  {
    /* Clear the half transfer and transfer complete flags */
    regs->IFCR = (DMA_FLAG_HTIF0_4 | DMA_FLAG_TCIF0_4) << hdma->StreamIndex;
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006da8:	2230      	movs	r2, #48	@ 0x30
 8006daa:	409a      	lsls	r2, r3
 8006dac:	697b      	ldr	r3, [r7, #20]
 8006dae:	609a      	str	r2, [r3, #8]
    
    hdma->State = HAL_DMA_STATE_READY;
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	2201      	movs	r2, #1
 8006db4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	2200      	movs	r2, #0
 8006dbc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
 8006dc0:	e005      	b.n	8006dce <HAL_DMA_PollForTransfer+0x1b4>
  }
  else
  {
    /* Clear the half transfer and transfer complete flags */
    regs->IFCR = (DMA_FLAG_HTIF0_4) << hdma->StreamIndex;
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006dc6:	2210      	movs	r2, #16
 8006dc8:	409a      	lsls	r2, r3
 8006dca:	697b      	ldr	r3, [r7, #20]
 8006dcc:	609a      	str	r2, [r3, #8]
  }
  
  return status;
 8006dce:	7ffb      	ldrb	r3, [r7, #31]
}
 8006dd0:	4618      	mov	r0, r3
 8006dd2:	3728      	adds	r7, #40	@ 0x28
 8006dd4:	46bd      	mov	sp, r7
 8006dd6:	bd80      	pop	{r7, pc}

08006dd8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006dd8:	b580      	push	{r7, lr}
 8006dda:	b086      	sub	sp, #24
 8006ddc:	af00      	add	r7, sp, #0
 8006dde:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8006de0:	2300      	movs	r3, #0
 8006de2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8006de4:	4b8e      	ldr	r3, [pc, #568]	@ (8007020 <HAL_DMA_IRQHandler+0x248>)
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	4a8e      	ldr	r2, [pc, #568]	@ (8007024 <HAL_DMA_IRQHandler+0x24c>)
 8006dea:	fba2 2303 	umull	r2, r3, r2, r3
 8006dee:	0a9b      	lsrs	r3, r3, #10
 8006df0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006df6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8006df8:	693b      	ldr	r3, [r7, #16]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006e02:	2208      	movs	r2, #8
 8006e04:	409a      	lsls	r2, r3
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	4013      	ands	r3, r2
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d01a      	beq.n	8006e44 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	f003 0304 	and.w	r3, r3, #4
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d013      	beq.n	8006e44 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	681a      	ldr	r2, [r3, #0]
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	f022 0204 	bic.w	r2, r2, #4
 8006e2a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006e30:	2208      	movs	r2, #8
 8006e32:	409a      	lsls	r2, r3
 8006e34:	693b      	ldr	r3, [r7, #16]
 8006e36:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e3c:	f043 0201 	orr.w	r2, r3, #1
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006e48:	2201      	movs	r2, #1
 8006e4a:	409a      	lsls	r2, r3
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	4013      	ands	r3, r2
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d012      	beq.n	8006e7a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	695b      	ldr	r3, [r3, #20]
 8006e5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d00b      	beq.n	8006e7a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006e66:	2201      	movs	r2, #1
 8006e68:	409a      	lsls	r2, r3
 8006e6a:	693b      	ldr	r3, [r7, #16]
 8006e6c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e72:	f043 0202 	orr.w	r2, r3, #2
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006e7e:	2204      	movs	r2, #4
 8006e80:	409a      	lsls	r2, r3
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	4013      	ands	r3, r2
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d012      	beq.n	8006eb0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	f003 0302 	and.w	r3, r3, #2
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d00b      	beq.n	8006eb0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006e9c:	2204      	movs	r2, #4
 8006e9e:	409a      	lsls	r2, r3
 8006ea0:	693b      	ldr	r3, [r7, #16]
 8006ea2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ea8:	f043 0204 	orr.w	r2, r3, #4
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006eb4:	2210      	movs	r2, #16
 8006eb6:	409a      	lsls	r2, r3
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	4013      	ands	r3, r2
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d043      	beq.n	8006f48 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	f003 0308 	and.w	r3, r3, #8
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d03c      	beq.n	8006f48 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006ed2:	2210      	movs	r2, #16
 8006ed4:	409a      	lsls	r2, r3
 8006ed6:	693b      	ldr	r3, [r7, #16]
 8006ed8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d018      	beq.n	8006f1a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d108      	bne.n	8006f08 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d024      	beq.n	8006f48 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f02:	6878      	ldr	r0, [r7, #4]
 8006f04:	4798      	blx	r3
 8006f06:	e01f      	b.n	8006f48 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d01b      	beq.n	8006f48 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006f14:	6878      	ldr	r0, [r7, #4]
 8006f16:	4798      	blx	r3
 8006f18:	e016      	b.n	8006f48 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d107      	bne.n	8006f38 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	681a      	ldr	r2, [r3, #0]
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	f022 0208 	bic.w	r2, r2, #8
 8006f36:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d003      	beq.n	8006f48 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f44:	6878      	ldr	r0, [r7, #4]
 8006f46:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f4c:	2220      	movs	r2, #32
 8006f4e:	409a      	lsls	r2, r3
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	4013      	ands	r3, r2
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	f000 808f 	beq.w	8007078 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	f003 0310 	and.w	r3, r3, #16
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	f000 8087 	beq.w	8007078 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f6e:	2220      	movs	r2, #32
 8006f70:	409a      	lsls	r2, r3
 8006f72:	693b      	ldr	r3, [r7, #16]
 8006f74:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006f7c:	b2db      	uxtb	r3, r3
 8006f7e:	2b05      	cmp	r3, #5
 8006f80:	d136      	bne.n	8006ff0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	681a      	ldr	r2, [r3, #0]
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	f022 0216 	bic.w	r2, r2, #22
 8006f90:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	695a      	ldr	r2, [r3, #20]
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006fa0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d103      	bne.n	8006fb2 <HAL_DMA_IRQHandler+0x1da>
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d007      	beq.n	8006fc2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	681a      	ldr	r2, [r3, #0]
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	f022 0208 	bic.w	r2, r2, #8
 8006fc0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006fc6:	223f      	movs	r2, #63	@ 0x3f
 8006fc8:	409a      	lsls	r2, r3
 8006fca:	693b      	ldr	r3, [r7, #16]
 8006fcc:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	2201      	movs	r2, #1
 8006fd2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	2200      	movs	r2, #0
 8006fda:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d07e      	beq.n	80070e4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006fea:	6878      	ldr	r0, [r7, #4]
 8006fec:	4798      	blx	r3
        }
        return;
 8006fee:	e079      	b.n	80070e4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d01d      	beq.n	800703a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007008:	2b00      	cmp	r3, #0
 800700a:	d10d      	bne.n	8007028 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007010:	2b00      	cmp	r3, #0
 8007012:	d031      	beq.n	8007078 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007018:	6878      	ldr	r0, [r7, #4]
 800701a:	4798      	blx	r3
 800701c:	e02c      	b.n	8007078 <HAL_DMA_IRQHandler+0x2a0>
 800701e:	bf00      	nop
 8007020:	20000004 	.word	0x20000004
 8007024:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800702c:	2b00      	cmp	r3, #0
 800702e:	d023      	beq.n	8007078 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007034:	6878      	ldr	r0, [r7, #4]
 8007036:	4798      	blx	r3
 8007038:	e01e      	b.n	8007078 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007044:	2b00      	cmp	r3, #0
 8007046:	d10f      	bne.n	8007068 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	681a      	ldr	r2, [r3, #0]
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	f022 0210 	bic.w	r2, r2, #16
 8007056:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	2201      	movs	r2, #1
 800705c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	2200      	movs	r2, #0
 8007064:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800706c:	2b00      	cmp	r3, #0
 800706e:	d003      	beq.n	8007078 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007074:	6878      	ldr	r0, [r7, #4]
 8007076:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800707c:	2b00      	cmp	r3, #0
 800707e:	d032      	beq.n	80070e6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007084:	f003 0301 	and.w	r3, r3, #1
 8007088:	2b00      	cmp	r3, #0
 800708a:	d022      	beq.n	80070d2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	2205      	movs	r2, #5
 8007090:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	681a      	ldr	r2, [r3, #0]
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	f022 0201 	bic.w	r2, r2, #1
 80070a2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80070a4:	68bb      	ldr	r3, [r7, #8]
 80070a6:	3301      	adds	r3, #1
 80070a8:	60bb      	str	r3, [r7, #8]
 80070aa:	697a      	ldr	r2, [r7, #20]
 80070ac:	429a      	cmp	r2, r3
 80070ae:	d307      	bcc.n	80070c0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	f003 0301 	and.w	r3, r3, #1
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d1f2      	bne.n	80070a4 <HAL_DMA_IRQHandler+0x2cc>
 80070be:	e000      	b.n	80070c2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80070c0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	2201      	movs	r2, #1
 80070c6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	2200      	movs	r2, #0
 80070ce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d005      	beq.n	80070e6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80070de:	6878      	ldr	r0, [r7, #4]
 80070e0:	4798      	blx	r3
 80070e2:	e000      	b.n	80070e6 <HAL_DMA_IRQHandler+0x30e>
        return;
 80070e4:	bf00      	nop
    }
  }
}
 80070e6:	3718      	adds	r7, #24
 80070e8:	46bd      	mov	sp, r7
 80070ea:	bd80      	pop	{r7, pc}

080070ec <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80070ec:	b480      	push	{r7}
 80070ee:	b085      	sub	sp, #20
 80070f0:	af00      	add	r7, sp, #0
 80070f2:	60f8      	str	r0, [r7, #12]
 80070f4:	60b9      	str	r1, [r7, #8]
 80070f6:	607a      	str	r2, [r7, #4]
 80070f8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	681a      	ldr	r2, [r3, #0]
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8007108:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	683a      	ldr	r2, [r7, #0]
 8007110:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	689b      	ldr	r3, [r3, #8]
 8007116:	2b40      	cmp	r3, #64	@ 0x40
 8007118:	d108      	bne.n	800712c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	687a      	ldr	r2, [r7, #4]
 8007120:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	68ba      	ldr	r2, [r7, #8]
 8007128:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800712a:	e007      	b.n	800713c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	68ba      	ldr	r2, [r7, #8]
 8007132:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	687a      	ldr	r2, [r7, #4]
 800713a:	60da      	str	r2, [r3, #12]
}
 800713c:	bf00      	nop
 800713e:	3714      	adds	r7, #20
 8007140:	46bd      	mov	sp, r7
 8007142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007146:	4770      	bx	lr

08007148 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8007148:	b480      	push	{r7}
 800714a:	b085      	sub	sp, #20
 800714c:	af00      	add	r7, sp, #0
 800714e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	b2db      	uxtb	r3, r3
 8007156:	3b10      	subs	r3, #16
 8007158:	4a14      	ldr	r2, [pc, #80]	@ (80071ac <DMA_CalcBaseAndBitshift+0x64>)
 800715a:	fba2 2303 	umull	r2, r3, r2, r3
 800715e:	091b      	lsrs	r3, r3, #4
 8007160:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8007162:	4a13      	ldr	r2, [pc, #76]	@ (80071b0 <DMA_CalcBaseAndBitshift+0x68>)
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	4413      	add	r3, r2
 8007168:	781b      	ldrb	r3, [r3, #0]
 800716a:	461a      	mov	r2, r3
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	2b03      	cmp	r3, #3
 8007174:	d909      	bls.n	800718a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800717e:	f023 0303 	bic.w	r3, r3, #3
 8007182:	1d1a      	adds	r2, r3, #4
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	659a      	str	r2, [r3, #88]	@ 0x58
 8007188:	e007      	b.n	800719a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8007192:	f023 0303 	bic.w	r3, r3, #3
 8007196:	687a      	ldr	r2, [r7, #4]
 8007198:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800719e:	4618      	mov	r0, r3
 80071a0:	3714      	adds	r7, #20
 80071a2:	46bd      	mov	sp, r7
 80071a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071a8:	4770      	bx	lr
 80071aa:	bf00      	nop
 80071ac:	aaaaaaab 	.word	0xaaaaaaab
 80071b0:	0800f62c 	.word	0x0800f62c

080071b4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80071b4:	b480      	push	{r7}
 80071b6:	b085      	sub	sp, #20
 80071b8:	af00      	add	r7, sp, #0
 80071ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80071bc:	2300      	movs	r3, #0
 80071be:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071c4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	699b      	ldr	r3, [r3, #24]
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d11f      	bne.n	800720e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80071ce:	68bb      	ldr	r3, [r7, #8]
 80071d0:	2b03      	cmp	r3, #3
 80071d2:	d856      	bhi.n	8007282 <DMA_CheckFifoParam+0xce>
 80071d4:	a201      	add	r2, pc, #4	@ (adr r2, 80071dc <DMA_CheckFifoParam+0x28>)
 80071d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071da:	bf00      	nop
 80071dc:	080071ed 	.word	0x080071ed
 80071e0:	080071ff 	.word	0x080071ff
 80071e4:	080071ed 	.word	0x080071ed
 80071e8:	08007283 	.word	0x08007283
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071f0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d046      	beq.n	8007286 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80071f8:	2301      	movs	r3, #1
 80071fa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80071fc:	e043      	b.n	8007286 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007202:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8007206:	d140      	bne.n	800728a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8007208:	2301      	movs	r3, #1
 800720a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800720c:	e03d      	b.n	800728a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	699b      	ldr	r3, [r3, #24]
 8007212:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007216:	d121      	bne.n	800725c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8007218:	68bb      	ldr	r3, [r7, #8]
 800721a:	2b03      	cmp	r3, #3
 800721c:	d837      	bhi.n	800728e <DMA_CheckFifoParam+0xda>
 800721e:	a201      	add	r2, pc, #4	@ (adr r2, 8007224 <DMA_CheckFifoParam+0x70>)
 8007220:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007224:	08007235 	.word	0x08007235
 8007228:	0800723b 	.word	0x0800723b
 800722c:	08007235 	.word	0x08007235
 8007230:	0800724d 	.word	0x0800724d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8007234:	2301      	movs	r3, #1
 8007236:	73fb      	strb	r3, [r7, #15]
      break;
 8007238:	e030      	b.n	800729c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800723e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007242:	2b00      	cmp	r3, #0
 8007244:	d025      	beq.n	8007292 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8007246:	2301      	movs	r3, #1
 8007248:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800724a:	e022      	b.n	8007292 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007250:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8007254:	d11f      	bne.n	8007296 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8007256:	2301      	movs	r3, #1
 8007258:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800725a:	e01c      	b.n	8007296 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800725c:	68bb      	ldr	r3, [r7, #8]
 800725e:	2b02      	cmp	r3, #2
 8007260:	d903      	bls.n	800726a <DMA_CheckFifoParam+0xb6>
 8007262:	68bb      	ldr	r3, [r7, #8]
 8007264:	2b03      	cmp	r3, #3
 8007266:	d003      	beq.n	8007270 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8007268:	e018      	b.n	800729c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800726a:	2301      	movs	r3, #1
 800726c:	73fb      	strb	r3, [r7, #15]
      break;
 800726e:	e015      	b.n	800729c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007274:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007278:	2b00      	cmp	r3, #0
 800727a:	d00e      	beq.n	800729a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800727c:	2301      	movs	r3, #1
 800727e:	73fb      	strb	r3, [r7, #15]
      break;
 8007280:	e00b      	b.n	800729a <DMA_CheckFifoParam+0xe6>
      break;
 8007282:	bf00      	nop
 8007284:	e00a      	b.n	800729c <DMA_CheckFifoParam+0xe8>
      break;
 8007286:	bf00      	nop
 8007288:	e008      	b.n	800729c <DMA_CheckFifoParam+0xe8>
      break;
 800728a:	bf00      	nop
 800728c:	e006      	b.n	800729c <DMA_CheckFifoParam+0xe8>
      break;
 800728e:	bf00      	nop
 8007290:	e004      	b.n	800729c <DMA_CheckFifoParam+0xe8>
      break;
 8007292:	bf00      	nop
 8007294:	e002      	b.n	800729c <DMA_CheckFifoParam+0xe8>
      break;   
 8007296:	bf00      	nop
 8007298:	e000      	b.n	800729c <DMA_CheckFifoParam+0xe8>
      break;
 800729a:	bf00      	nop
    }
  } 
  
  return status; 
 800729c:	7bfb      	ldrb	r3, [r7, #15]
}
 800729e:	4618      	mov	r0, r3
 80072a0:	3714      	adds	r7, #20
 80072a2:	46bd      	mov	sp, r7
 80072a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a8:	4770      	bx	lr
 80072aa:	bf00      	nop

080072ac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80072ac:	b480      	push	{r7}
 80072ae:	b089      	sub	sp, #36	@ 0x24
 80072b0:	af00      	add	r7, sp, #0
 80072b2:	6078      	str	r0, [r7, #4]
 80072b4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80072b6:	2300      	movs	r3, #0
 80072b8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80072ba:	2300      	movs	r3, #0
 80072bc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80072be:	2300      	movs	r3, #0
 80072c0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80072c2:	2300      	movs	r3, #0
 80072c4:	61fb      	str	r3, [r7, #28]
 80072c6:	e16b      	b.n	80075a0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80072c8:	2201      	movs	r2, #1
 80072ca:	69fb      	ldr	r3, [r7, #28]
 80072cc:	fa02 f303 	lsl.w	r3, r2, r3
 80072d0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80072d2:	683b      	ldr	r3, [r7, #0]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	697a      	ldr	r2, [r7, #20]
 80072d8:	4013      	ands	r3, r2
 80072da:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80072dc:	693a      	ldr	r2, [r7, #16]
 80072de:	697b      	ldr	r3, [r7, #20]
 80072e0:	429a      	cmp	r2, r3
 80072e2:	f040 815a 	bne.w	800759a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80072e6:	683b      	ldr	r3, [r7, #0]
 80072e8:	685b      	ldr	r3, [r3, #4]
 80072ea:	f003 0303 	and.w	r3, r3, #3
 80072ee:	2b01      	cmp	r3, #1
 80072f0:	d005      	beq.n	80072fe <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80072f2:	683b      	ldr	r3, [r7, #0]
 80072f4:	685b      	ldr	r3, [r3, #4]
 80072f6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80072fa:	2b02      	cmp	r3, #2
 80072fc:	d130      	bne.n	8007360 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	689b      	ldr	r3, [r3, #8]
 8007302:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8007304:	69fb      	ldr	r3, [r7, #28]
 8007306:	005b      	lsls	r3, r3, #1
 8007308:	2203      	movs	r2, #3
 800730a:	fa02 f303 	lsl.w	r3, r2, r3
 800730e:	43db      	mvns	r3, r3
 8007310:	69ba      	ldr	r2, [r7, #24]
 8007312:	4013      	ands	r3, r2
 8007314:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007316:	683b      	ldr	r3, [r7, #0]
 8007318:	68da      	ldr	r2, [r3, #12]
 800731a:	69fb      	ldr	r3, [r7, #28]
 800731c:	005b      	lsls	r3, r3, #1
 800731e:	fa02 f303 	lsl.w	r3, r2, r3
 8007322:	69ba      	ldr	r2, [r7, #24]
 8007324:	4313      	orrs	r3, r2
 8007326:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	69ba      	ldr	r2, [r7, #24]
 800732c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	685b      	ldr	r3, [r3, #4]
 8007332:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007334:	2201      	movs	r2, #1
 8007336:	69fb      	ldr	r3, [r7, #28]
 8007338:	fa02 f303 	lsl.w	r3, r2, r3
 800733c:	43db      	mvns	r3, r3
 800733e:	69ba      	ldr	r2, [r7, #24]
 8007340:	4013      	ands	r3, r2
 8007342:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007344:	683b      	ldr	r3, [r7, #0]
 8007346:	685b      	ldr	r3, [r3, #4]
 8007348:	091b      	lsrs	r3, r3, #4
 800734a:	f003 0201 	and.w	r2, r3, #1
 800734e:	69fb      	ldr	r3, [r7, #28]
 8007350:	fa02 f303 	lsl.w	r3, r2, r3
 8007354:	69ba      	ldr	r2, [r7, #24]
 8007356:	4313      	orrs	r3, r2
 8007358:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	69ba      	ldr	r2, [r7, #24]
 800735e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007360:	683b      	ldr	r3, [r7, #0]
 8007362:	685b      	ldr	r3, [r3, #4]
 8007364:	f003 0303 	and.w	r3, r3, #3
 8007368:	2b03      	cmp	r3, #3
 800736a:	d017      	beq.n	800739c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	68db      	ldr	r3, [r3, #12]
 8007370:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8007372:	69fb      	ldr	r3, [r7, #28]
 8007374:	005b      	lsls	r3, r3, #1
 8007376:	2203      	movs	r2, #3
 8007378:	fa02 f303 	lsl.w	r3, r2, r3
 800737c:	43db      	mvns	r3, r3
 800737e:	69ba      	ldr	r2, [r7, #24]
 8007380:	4013      	ands	r3, r2
 8007382:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007384:	683b      	ldr	r3, [r7, #0]
 8007386:	689a      	ldr	r2, [r3, #8]
 8007388:	69fb      	ldr	r3, [r7, #28]
 800738a:	005b      	lsls	r3, r3, #1
 800738c:	fa02 f303 	lsl.w	r3, r2, r3
 8007390:	69ba      	ldr	r2, [r7, #24]
 8007392:	4313      	orrs	r3, r2
 8007394:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	69ba      	ldr	r2, [r7, #24]
 800739a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800739c:	683b      	ldr	r3, [r7, #0]
 800739e:	685b      	ldr	r3, [r3, #4]
 80073a0:	f003 0303 	and.w	r3, r3, #3
 80073a4:	2b02      	cmp	r3, #2
 80073a6:	d123      	bne.n	80073f0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80073a8:	69fb      	ldr	r3, [r7, #28]
 80073aa:	08da      	lsrs	r2, r3, #3
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	3208      	adds	r2, #8
 80073b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80073b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80073b6:	69fb      	ldr	r3, [r7, #28]
 80073b8:	f003 0307 	and.w	r3, r3, #7
 80073bc:	009b      	lsls	r3, r3, #2
 80073be:	220f      	movs	r2, #15
 80073c0:	fa02 f303 	lsl.w	r3, r2, r3
 80073c4:	43db      	mvns	r3, r3
 80073c6:	69ba      	ldr	r2, [r7, #24]
 80073c8:	4013      	ands	r3, r2
 80073ca:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80073cc:	683b      	ldr	r3, [r7, #0]
 80073ce:	691a      	ldr	r2, [r3, #16]
 80073d0:	69fb      	ldr	r3, [r7, #28]
 80073d2:	f003 0307 	and.w	r3, r3, #7
 80073d6:	009b      	lsls	r3, r3, #2
 80073d8:	fa02 f303 	lsl.w	r3, r2, r3
 80073dc:	69ba      	ldr	r2, [r7, #24]
 80073de:	4313      	orrs	r3, r2
 80073e0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80073e2:	69fb      	ldr	r3, [r7, #28]
 80073e4:	08da      	lsrs	r2, r3, #3
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	3208      	adds	r2, #8
 80073ea:	69b9      	ldr	r1, [r7, #24]
 80073ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80073f6:	69fb      	ldr	r3, [r7, #28]
 80073f8:	005b      	lsls	r3, r3, #1
 80073fa:	2203      	movs	r2, #3
 80073fc:	fa02 f303 	lsl.w	r3, r2, r3
 8007400:	43db      	mvns	r3, r3
 8007402:	69ba      	ldr	r2, [r7, #24]
 8007404:	4013      	ands	r3, r2
 8007406:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007408:	683b      	ldr	r3, [r7, #0]
 800740a:	685b      	ldr	r3, [r3, #4]
 800740c:	f003 0203 	and.w	r2, r3, #3
 8007410:	69fb      	ldr	r3, [r7, #28]
 8007412:	005b      	lsls	r3, r3, #1
 8007414:	fa02 f303 	lsl.w	r3, r2, r3
 8007418:	69ba      	ldr	r2, [r7, #24]
 800741a:	4313      	orrs	r3, r2
 800741c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	69ba      	ldr	r2, [r7, #24]
 8007422:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8007424:	683b      	ldr	r3, [r7, #0]
 8007426:	685b      	ldr	r3, [r3, #4]
 8007428:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800742c:	2b00      	cmp	r3, #0
 800742e:	f000 80b4 	beq.w	800759a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007432:	2300      	movs	r3, #0
 8007434:	60fb      	str	r3, [r7, #12]
 8007436:	4b60      	ldr	r3, [pc, #384]	@ (80075b8 <HAL_GPIO_Init+0x30c>)
 8007438:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800743a:	4a5f      	ldr	r2, [pc, #380]	@ (80075b8 <HAL_GPIO_Init+0x30c>)
 800743c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007440:	6453      	str	r3, [r2, #68]	@ 0x44
 8007442:	4b5d      	ldr	r3, [pc, #372]	@ (80075b8 <HAL_GPIO_Init+0x30c>)
 8007444:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007446:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800744a:	60fb      	str	r3, [r7, #12]
 800744c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800744e:	4a5b      	ldr	r2, [pc, #364]	@ (80075bc <HAL_GPIO_Init+0x310>)
 8007450:	69fb      	ldr	r3, [r7, #28]
 8007452:	089b      	lsrs	r3, r3, #2
 8007454:	3302      	adds	r3, #2
 8007456:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800745a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800745c:	69fb      	ldr	r3, [r7, #28]
 800745e:	f003 0303 	and.w	r3, r3, #3
 8007462:	009b      	lsls	r3, r3, #2
 8007464:	220f      	movs	r2, #15
 8007466:	fa02 f303 	lsl.w	r3, r2, r3
 800746a:	43db      	mvns	r3, r3
 800746c:	69ba      	ldr	r2, [r7, #24]
 800746e:	4013      	ands	r3, r2
 8007470:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	4a52      	ldr	r2, [pc, #328]	@ (80075c0 <HAL_GPIO_Init+0x314>)
 8007476:	4293      	cmp	r3, r2
 8007478:	d02b      	beq.n	80074d2 <HAL_GPIO_Init+0x226>
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	4a51      	ldr	r2, [pc, #324]	@ (80075c4 <HAL_GPIO_Init+0x318>)
 800747e:	4293      	cmp	r3, r2
 8007480:	d025      	beq.n	80074ce <HAL_GPIO_Init+0x222>
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	4a50      	ldr	r2, [pc, #320]	@ (80075c8 <HAL_GPIO_Init+0x31c>)
 8007486:	4293      	cmp	r3, r2
 8007488:	d01f      	beq.n	80074ca <HAL_GPIO_Init+0x21e>
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	4a4f      	ldr	r2, [pc, #316]	@ (80075cc <HAL_GPIO_Init+0x320>)
 800748e:	4293      	cmp	r3, r2
 8007490:	d019      	beq.n	80074c6 <HAL_GPIO_Init+0x21a>
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	4a4e      	ldr	r2, [pc, #312]	@ (80075d0 <HAL_GPIO_Init+0x324>)
 8007496:	4293      	cmp	r3, r2
 8007498:	d013      	beq.n	80074c2 <HAL_GPIO_Init+0x216>
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	4a4d      	ldr	r2, [pc, #308]	@ (80075d4 <HAL_GPIO_Init+0x328>)
 800749e:	4293      	cmp	r3, r2
 80074a0:	d00d      	beq.n	80074be <HAL_GPIO_Init+0x212>
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	4a4c      	ldr	r2, [pc, #304]	@ (80075d8 <HAL_GPIO_Init+0x32c>)
 80074a6:	4293      	cmp	r3, r2
 80074a8:	d007      	beq.n	80074ba <HAL_GPIO_Init+0x20e>
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	4a4b      	ldr	r2, [pc, #300]	@ (80075dc <HAL_GPIO_Init+0x330>)
 80074ae:	4293      	cmp	r3, r2
 80074b0:	d101      	bne.n	80074b6 <HAL_GPIO_Init+0x20a>
 80074b2:	2307      	movs	r3, #7
 80074b4:	e00e      	b.n	80074d4 <HAL_GPIO_Init+0x228>
 80074b6:	2308      	movs	r3, #8
 80074b8:	e00c      	b.n	80074d4 <HAL_GPIO_Init+0x228>
 80074ba:	2306      	movs	r3, #6
 80074bc:	e00a      	b.n	80074d4 <HAL_GPIO_Init+0x228>
 80074be:	2305      	movs	r3, #5
 80074c0:	e008      	b.n	80074d4 <HAL_GPIO_Init+0x228>
 80074c2:	2304      	movs	r3, #4
 80074c4:	e006      	b.n	80074d4 <HAL_GPIO_Init+0x228>
 80074c6:	2303      	movs	r3, #3
 80074c8:	e004      	b.n	80074d4 <HAL_GPIO_Init+0x228>
 80074ca:	2302      	movs	r3, #2
 80074cc:	e002      	b.n	80074d4 <HAL_GPIO_Init+0x228>
 80074ce:	2301      	movs	r3, #1
 80074d0:	e000      	b.n	80074d4 <HAL_GPIO_Init+0x228>
 80074d2:	2300      	movs	r3, #0
 80074d4:	69fa      	ldr	r2, [r7, #28]
 80074d6:	f002 0203 	and.w	r2, r2, #3
 80074da:	0092      	lsls	r2, r2, #2
 80074dc:	4093      	lsls	r3, r2
 80074de:	69ba      	ldr	r2, [r7, #24]
 80074e0:	4313      	orrs	r3, r2
 80074e2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80074e4:	4935      	ldr	r1, [pc, #212]	@ (80075bc <HAL_GPIO_Init+0x310>)
 80074e6:	69fb      	ldr	r3, [r7, #28]
 80074e8:	089b      	lsrs	r3, r3, #2
 80074ea:	3302      	adds	r3, #2
 80074ec:	69ba      	ldr	r2, [r7, #24]
 80074ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80074f2:	4b3b      	ldr	r3, [pc, #236]	@ (80075e0 <HAL_GPIO_Init+0x334>)
 80074f4:	689b      	ldr	r3, [r3, #8]
 80074f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80074f8:	693b      	ldr	r3, [r7, #16]
 80074fa:	43db      	mvns	r3, r3
 80074fc:	69ba      	ldr	r2, [r7, #24]
 80074fe:	4013      	ands	r3, r2
 8007500:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007502:	683b      	ldr	r3, [r7, #0]
 8007504:	685b      	ldr	r3, [r3, #4]
 8007506:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800750a:	2b00      	cmp	r3, #0
 800750c:	d003      	beq.n	8007516 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800750e:	69ba      	ldr	r2, [r7, #24]
 8007510:	693b      	ldr	r3, [r7, #16]
 8007512:	4313      	orrs	r3, r2
 8007514:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8007516:	4a32      	ldr	r2, [pc, #200]	@ (80075e0 <HAL_GPIO_Init+0x334>)
 8007518:	69bb      	ldr	r3, [r7, #24]
 800751a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800751c:	4b30      	ldr	r3, [pc, #192]	@ (80075e0 <HAL_GPIO_Init+0x334>)
 800751e:	68db      	ldr	r3, [r3, #12]
 8007520:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007522:	693b      	ldr	r3, [r7, #16]
 8007524:	43db      	mvns	r3, r3
 8007526:	69ba      	ldr	r2, [r7, #24]
 8007528:	4013      	ands	r3, r2
 800752a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800752c:	683b      	ldr	r3, [r7, #0]
 800752e:	685b      	ldr	r3, [r3, #4]
 8007530:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007534:	2b00      	cmp	r3, #0
 8007536:	d003      	beq.n	8007540 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8007538:	69ba      	ldr	r2, [r7, #24]
 800753a:	693b      	ldr	r3, [r7, #16]
 800753c:	4313      	orrs	r3, r2
 800753e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8007540:	4a27      	ldr	r2, [pc, #156]	@ (80075e0 <HAL_GPIO_Init+0x334>)
 8007542:	69bb      	ldr	r3, [r7, #24]
 8007544:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8007546:	4b26      	ldr	r3, [pc, #152]	@ (80075e0 <HAL_GPIO_Init+0x334>)
 8007548:	685b      	ldr	r3, [r3, #4]
 800754a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800754c:	693b      	ldr	r3, [r7, #16]
 800754e:	43db      	mvns	r3, r3
 8007550:	69ba      	ldr	r2, [r7, #24]
 8007552:	4013      	ands	r3, r2
 8007554:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007556:	683b      	ldr	r3, [r7, #0]
 8007558:	685b      	ldr	r3, [r3, #4]
 800755a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800755e:	2b00      	cmp	r3, #0
 8007560:	d003      	beq.n	800756a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8007562:	69ba      	ldr	r2, [r7, #24]
 8007564:	693b      	ldr	r3, [r7, #16]
 8007566:	4313      	orrs	r3, r2
 8007568:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800756a:	4a1d      	ldr	r2, [pc, #116]	@ (80075e0 <HAL_GPIO_Init+0x334>)
 800756c:	69bb      	ldr	r3, [r7, #24]
 800756e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8007570:	4b1b      	ldr	r3, [pc, #108]	@ (80075e0 <HAL_GPIO_Init+0x334>)
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007576:	693b      	ldr	r3, [r7, #16]
 8007578:	43db      	mvns	r3, r3
 800757a:	69ba      	ldr	r2, [r7, #24]
 800757c:	4013      	ands	r3, r2
 800757e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007580:	683b      	ldr	r3, [r7, #0]
 8007582:	685b      	ldr	r3, [r3, #4]
 8007584:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007588:	2b00      	cmp	r3, #0
 800758a:	d003      	beq.n	8007594 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800758c:	69ba      	ldr	r2, [r7, #24]
 800758e:	693b      	ldr	r3, [r7, #16]
 8007590:	4313      	orrs	r3, r2
 8007592:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8007594:	4a12      	ldr	r2, [pc, #72]	@ (80075e0 <HAL_GPIO_Init+0x334>)
 8007596:	69bb      	ldr	r3, [r7, #24]
 8007598:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800759a:	69fb      	ldr	r3, [r7, #28]
 800759c:	3301      	adds	r3, #1
 800759e:	61fb      	str	r3, [r7, #28]
 80075a0:	69fb      	ldr	r3, [r7, #28]
 80075a2:	2b0f      	cmp	r3, #15
 80075a4:	f67f ae90 	bls.w	80072c8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80075a8:	bf00      	nop
 80075aa:	bf00      	nop
 80075ac:	3724      	adds	r7, #36	@ 0x24
 80075ae:	46bd      	mov	sp, r7
 80075b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075b4:	4770      	bx	lr
 80075b6:	bf00      	nop
 80075b8:	40023800 	.word	0x40023800
 80075bc:	40013800 	.word	0x40013800
 80075c0:	40020000 	.word	0x40020000
 80075c4:	40020400 	.word	0x40020400
 80075c8:	40020800 	.word	0x40020800
 80075cc:	40020c00 	.word	0x40020c00
 80075d0:	40021000 	.word	0x40021000
 80075d4:	40021400 	.word	0x40021400
 80075d8:	40021800 	.word	0x40021800
 80075dc:	40021c00 	.word	0x40021c00
 80075e0:	40013c00 	.word	0x40013c00

080075e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80075e4:	b480      	push	{r7}
 80075e6:	b083      	sub	sp, #12
 80075e8:	af00      	add	r7, sp, #0
 80075ea:	6078      	str	r0, [r7, #4]
 80075ec:	460b      	mov	r3, r1
 80075ee:	807b      	strh	r3, [r7, #2]
 80075f0:	4613      	mov	r3, r2
 80075f2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80075f4:	787b      	ldrb	r3, [r7, #1]
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d003      	beq.n	8007602 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80075fa:	887a      	ldrh	r2, [r7, #2]
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8007600:	e003      	b.n	800760a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8007602:	887b      	ldrh	r3, [r7, #2]
 8007604:	041a      	lsls	r2, r3, #16
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	619a      	str	r2, [r3, #24]
}
 800760a:	bf00      	nop
 800760c:	370c      	adds	r7, #12
 800760e:	46bd      	mov	sp, r7
 8007610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007614:	4770      	bx	lr

08007616 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8007616:	b480      	push	{r7}
 8007618:	b085      	sub	sp, #20
 800761a:	af00      	add	r7, sp, #0
 800761c:	6078      	str	r0, [r7, #4]
 800761e:	460b      	mov	r3, r1
 8007620:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	695b      	ldr	r3, [r3, #20]
 8007626:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8007628:	887a      	ldrh	r2, [r7, #2]
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	4013      	ands	r3, r2
 800762e:	041a      	lsls	r2, r3, #16
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	43d9      	mvns	r1, r3
 8007634:	887b      	ldrh	r3, [r7, #2]
 8007636:	400b      	ands	r3, r1
 8007638:	431a      	orrs	r2, r3
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	619a      	str	r2, [r3, #24]
}
 800763e:	bf00      	nop
 8007640:	3714      	adds	r7, #20
 8007642:	46bd      	mov	sp, r7
 8007644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007648:	4770      	bx	lr
	...

0800764c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800764c:	b580      	push	{r7, lr}
 800764e:	b084      	sub	sp, #16
 8007650:	af00      	add	r7, sp, #0
 8007652:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	2b00      	cmp	r3, #0
 8007658:	d101      	bne.n	800765e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800765a:	2301      	movs	r3, #1
 800765c:	e12b      	b.n	80078b6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007664:	b2db      	uxtb	r3, r3
 8007666:	2b00      	cmp	r3, #0
 8007668:	d106      	bne.n	8007678 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	2200      	movs	r2, #0
 800766e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8007672:	6878      	ldr	r0, [r7, #4]
 8007674:	f7fd ff34 	bl	80054e0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	2224      	movs	r2, #36	@ 0x24
 800767c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	681a      	ldr	r2, [r3, #0]
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	f022 0201 	bic.w	r2, r2, #1
 800768e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	681a      	ldr	r2, [r3, #0]
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800769e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	681a      	ldr	r2, [r3, #0]
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80076ae:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80076b0:	f002 fa0e 	bl	8009ad0 <HAL_RCC_GetPCLK1Freq>
 80076b4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	685b      	ldr	r3, [r3, #4]
 80076ba:	4a81      	ldr	r2, [pc, #516]	@ (80078c0 <HAL_I2C_Init+0x274>)
 80076bc:	4293      	cmp	r3, r2
 80076be:	d807      	bhi.n	80076d0 <HAL_I2C_Init+0x84>
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	4a80      	ldr	r2, [pc, #512]	@ (80078c4 <HAL_I2C_Init+0x278>)
 80076c4:	4293      	cmp	r3, r2
 80076c6:	bf94      	ite	ls
 80076c8:	2301      	movls	r3, #1
 80076ca:	2300      	movhi	r3, #0
 80076cc:	b2db      	uxtb	r3, r3
 80076ce:	e006      	b.n	80076de <HAL_I2C_Init+0x92>
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	4a7d      	ldr	r2, [pc, #500]	@ (80078c8 <HAL_I2C_Init+0x27c>)
 80076d4:	4293      	cmp	r3, r2
 80076d6:	bf94      	ite	ls
 80076d8:	2301      	movls	r3, #1
 80076da:	2300      	movhi	r3, #0
 80076dc:	b2db      	uxtb	r3, r3
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d001      	beq.n	80076e6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80076e2:	2301      	movs	r3, #1
 80076e4:	e0e7      	b.n	80078b6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	4a78      	ldr	r2, [pc, #480]	@ (80078cc <HAL_I2C_Init+0x280>)
 80076ea:	fba2 2303 	umull	r2, r3, r2, r3
 80076ee:	0c9b      	lsrs	r3, r3, #18
 80076f0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	685b      	ldr	r3, [r3, #4]
 80076f8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	68ba      	ldr	r2, [r7, #8]
 8007702:	430a      	orrs	r2, r1
 8007704:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	6a1b      	ldr	r3, [r3, #32]
 800770c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	685b      	ldr	r3, [r3, #4]
 8007714:	4a6a      	ldr	r2, [pc, #424]	@ (80078c0 <HAL_I2C_Init+0x274>)
 8007716:	4293      	cmp	r3, r2
 8007718:	d802      	bhi.n	8007720 <HAL_I2C_Init+0xd4>
 800771a:	68bb      	ldr	r3, [r7, #8]
 800771c:	3301      	adds	r3, #1
 800771e:	e009      	b.n	8007734 <HAL_I2C_Init+0xe8>
 8007720:	68bb      	ldr	r3, [r7, #8]
 8007722:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8007726:	fb02 f303 	mul.w	r3, r2, r3
 800772a:	4a69      	ldr	r2, [pc, #420]	@ (80078d0 <HAL_I2C_Init+0x284>)
 800772c:	fba2 2303 	umull	r2, r3, r2, r3
 8007730:	099b      	lsrs	r3, r3, #6
 8007732:	3301      	adds	r3, #1
 8007734:	687a      	ldr	r2, [r7, #4]
 8007736:	6812      	ldr	r2, [r2, #0]
 8007738:	430b      	orrs	r3, r1
 800773a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	69db      	ldr	r3, [r3, #28]
 8007742:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8007746:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	685b      	ldr	r3, [r3, #4]
 800774e:	495c      	ldr	r1, [pc, #368]	@ (80078c0 <HAL_I2C_Init+0x274>)
 8007750:	428b      	cmp	r3, r1
 8007752:	d819      	bhi.n	8007788 <HAL_I2C_Init+0x13c>
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	1e59      	subs	r1, r3, #1
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	685b      	ldr	r3, [r3, #4]
 800775c:	005b      	lsls	r3, r3, #1
 800775e:	fbb1 f3f3 	udiv	r3, r1, r3
 8007762:	1c59      	adds	r1, r3, #1
 8007764:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8007768:	400b      	ands	r3, r1
 800776a:	2b00      	cmp	r3, #0
 800776c:	d00a      	beq.n	8007784 <HAL_I2C_Init+0x138>
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	1e59      	subs	r1, r3, #1
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	685b      	ldr	r3, [r3, #4]
 8007776:	005b      	lsls	r3, r3, #1
 8007778:	fbb1 f3f3 	udiv	r3, r1, r3
 800777c:	3301      	adds	r3, #1
 800777e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007782:	e051      	b.n	8007828 <HAL_I2C_Init+0x1dc>
 8007784:	2304      	movs	r3, #4
 8007786:	e04f      	b.n	8007828 <HAL_I2C_Init+0x1dc>
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	689b      	ldr	r3, [r3, #8]
 800778c:	2b00      	cmp	r3, #0
 800778e:	d111      	bne.n	80077b4 <HAL_I2C_Init+0x168>
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	1e58      	subs	r0, r3, #1
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	6859      	ldr	r1, [r3, #4]
 8007798:	460b      	mov	r3, r1
 800779a:	005b      	lsls	r3, r3, #1
 800779c:	440b      	add	r3, r1
 800779e:	fbb0 f3f3 	udiv	r3, r0, r3
 80077a2:	3301      	adds	r3, #1
 80077a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	bf0c      	ite	eq
 80077ac:	2301      	moveq	r3, #1
 80077ae:	2300      	movne	r3, #0
 80077b0:	b2db      	uxtb	r3, r3
 80077b2:	e012      	b.n	80077da <HAL_I2C_Init+0x18e>
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	1e58      	subs	r0, r3, #1
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	6859      	ldr	r1, [r3, #4]
 80077bc:	460b      	mov	r3, r1
 80077be:	009b      	lsls	r3, r3, #2
 80077c0:	440b      	add	r3, r1
 80077c2:	0099      	lsls	r1, r3, #2
 80077c4:	440b      	add	r3, r1
 80077c6:	fbb0 f3f3 	udiv	r3, r0, r3
 80077ca:	3301      	adds	r3, #1
 80077cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	bf0c      	ite	eq
 80077d4:	2301      	moveq	r3, #1
 80077d6:	2300      	movne	r3, #0
 80077d8:	b2db      	uxtb	r3, r3
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d001      	beq.n	80077e2 <HAL_I2C_Init+0x196>
 80077de:	2301      	movs	r3, #1
 80077e0:	e022      	b.n	8007828 <HAL_I2C_Init+0x1dc>
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	689b      	ldr	r3, [r3, #8]
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d10e      	bne.n	8007808 <HAL_I2C_Init+0x1bc>
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	1e58      	subs	r0, r3, #1
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	6859      	ldr	r1, [r3, #4]
 80077f2:	460b      	mov	r3, r1
 80077f4:	005b      	lsls	r3, r3, #1
 80077f6:	440b      	add	r3, r1
 80077f8:	fbb0 f3f3 	udiv	r3, r0, r3
 80077fc:	3301      	adds	r3, #1
 80077fe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007802:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007806:	e00f      	b.n	8007828 <HAL_I2C_Init+0x1dc>
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	1e58      	subs	r0, r3, #1
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	6859      	ldr	r1, [r3, #4]
 8007810:	460b      	mov	r3, r1
 8007812:	009b      	lsls	r3, r3, #2
 8007814:	440b      	add	r3, r1
 8007816:	0099      	lsls	r1, r3, #2
 8007818:	440b      	add	r3, r1
 800781a:	fbb0 f3f3 	udiv	r3, r0, r3
 800781e:	3301      	adds	r3, #1
 8007820:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007824:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007828:	6879      	ldr	r1, [r7, #4]
 800782a:	6809      	ldr	r1, [r1, #0]
 800782c:	4313      	orrs	r3, r2
 800782e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	69da      	ldr	r2, [r3, #28]
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	6a1b      	ldr	r3, [r3, #32]
 8007842:	431a      	orrs	r2, r3
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	430a      	orrs	r2, r1
 800784a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	689b      	ldr	r3, [r3, #8]
 8007852:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8007856:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800785a:	687a      	ldr	r2, [r7, #4]
 800785c:	6911      	ldr	r1, [r2, #16]
 800785e:	687a      	ldr	r2, [r7, #4]
 8007860:	68d2      	ldr	r2, [r2, #12]
 8007862:	4311      	orrs	r1, r2
 8007864:	687a      	ldr	r2, [r7, #4]
 8007866:	6812      	ldr	r2, [r2, #0]
 8007868:	430b      	orrs	r3, r1
 800786a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	68db      	ldr	r3, [r3, #12]
 8007872:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	695a      	ldr	r2, [r3, #20]
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	699b      	ldr	r3, [r3, #24]
 800787e:	431a      	orrs	r2, r3
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	430a      	orrs	r2, r1
 8007886:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	681a      	ldr	r2, [r3, #0]
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	f042 0201 	orr.w	r2, r2, #1
 8007896:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	2200      	movs	r2, #0
 800789c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	2220      	movs	r2, #32
 80078a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	2200      	movs	r2, #0
 80078aa:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	2200      	movs	r2, #0
 80078b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80078b4:	2300      	movs	r3, #0
}
 80078b6:	4618      	mov	r0, r3
 80078b8:	3710      	adds	r7, #16
 80078ba:	46bd      	mov	sp, r7
 80078bc:	bd80      	pop	{r7, pc}
 80078be:	bf00      	nop
 80078c0:	000186a0 	.word	0x000186a0
 80078c4:	001e847f 	.word	0x001e847f
 80078c8:	003d08ff 	.word	0x003d08ff
 80078cc:	431bde83 	.word	0x431bde83
 80078d0:	10624dd3 	.word	0x10624dd3

080078d4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80078d4:	b580      	push	{r7, lr}
 80078d6:	b088      	sub	sp, #32
 80078d8:	af02      	add	r7, sp, #8
 80078da:	60f8      	str	r0, [r7, #12]
 80078dc:	607a      	str	r2, [r7, #4]
 80078de:	461a      	mov	r2, r3
 80078e0:	460b      	mov	r3, r1
 80078e2:	817b      	strh	r3, [r7, #10]
 80078e4:	4613      	mov	r3, r2
 80078e6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80078e8:	f7fe f8c0 	bl	8005a6c <HAL_GetTick>
 80078ec:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80078f4:	b2db      	uxtb	r3, r3
 80078f6:	2b20      	cmp	r3, #32
 80078f8:	f040 80e0 	bne.w	8007abc <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80078fc:	697b      	ldr	r3, [r7, #20]
 80078fe:	9300      	str	r3, [sp, #0]
 8007900:	2319      	movs	r3, #25
 8007902:	2201      	movs	r2, #1
 8007904:	4970      	ldr	r1, [pc, #448]	@ (8007ac8 <HAL_I2C_Master_Transmit+0x1f4>)
 8007906:	68f8      	ldr	r0, [r7, #12]
 8007908:	f001 fa3c 	bl	8008d84 <I2C_WaitOnFlagUntilTimeout>
 800790c:	4603      	mov	r3, r0
 800790e:	2b00      	cmp	r3, #0
 8007910:	d001      	beq.n	8007916 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8007912:	2302      	movs	r3, #2
 8007914:	e0d3      	b.n	8007abe <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800791c:	2b01      	cmp	r3, #1
 800791e:	d101      	bne.n	8007924 <HAL_I2C_Master_Transmit+0x50>
 8007920:	2302      	movs	r3, #2
 8007922:	e0cc      	b.n	8007abe <HAL_I2C_Master_Transmit+0x1ea>
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	2201      	movs	r2, #1
 8007928:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	f003 0301 	and.w	r3, r3, #1
 8007936:	2b01      	cmp	r3, #1
 8007938:	d007      	beq.n	800794a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	681a      	ldr	r2, [r3, #0]
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	f042 0201 	orr.w	r2, r2, #1
 8007948:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	681a      	ldr	r2, [r3, #0]
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007958:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	2221      	movs	r2, #33	@ 0x21
 800795e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	2210      	movs	r2, #16
 8007966:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	2200      	movs	r2, #0
 800796e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	687a      	ldr	r2, [r7, #4]
 8007974:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	893a      	ldrh	r2, [r7, #8]
 800797a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007980:	b29a      	uxth	r2, r3
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	4a50      	ldr	r2, [pc, #320]	@ (8007acc <HAL_I2C_Master_Transmit+0x1f8>)
 800798a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800798c:	8979      	ldrh	r1, [r7, #10]
 800798e:	697b      	ldr	r3, [r7, #20]
 8007990:	6a3a      	ldr	r2, [r7, #32]
 8007992:	68f8      	ldr	r0, [r7, #12]
 8007994:	f000 ff28 	bl	80087e8 <I2C_MasterRequestWrite>
 8007998:	4603      	mov	r3, r0
 800799a:	2b00      	cmp	r3, #0
 800799c:	d001      	beq.n	80079a2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800799e:	2301      	movs	r3, #1
 80079a0:	e08d      	b.n	8007abe <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80079a2:	2300      	movs	r3, #0
 80079a4:	613b      	str	r3, [r7, #16]
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	695b      	ldr	r3, [r3, #20]
 80079ac:	613b      	str	r3, [r7, #16]
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	699b      	ldr	r3, [r3, #24]
 80079b4:	613b      	str	r3, [r7, #16]
 80079b6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80079b8:	e066      	b.n	8007a88 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80079ba:	697a      	ldr	r2, [r7, #20]
 80079bc:	6a39      	ldr	r1, [r7, #32]
 80079be:	68f8      	ldr	r0, [r7, #12]
 80079c0:	f001 fafa 	bl	8008fb8 <I2C_WaitOnTXEFlagUntilTimeout>
 80079c4:	4603      	mov	r3, r0
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d00d      	beq.n	80079e6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079ce:	2b04      	cmp	r3, #4
 80079d0:	d107      	bne.n	80079e2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	681a      	ldr	r2, [r3, #0]
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80079e0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80079e2:	2301      	movs	r3, #1
 80079e4:	e06b      	b.n	8007abe <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079ea:	781a      	ldrb	r2, [r3, #0]
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079f6:	1c5a      	adds	r2, r3, #1
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007a00:	b29b      	uxth	r3, r3
 8007a02:	3b01      	subs	r3, #1
 8007a04:	b29a      	uxth	r2, r3
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007a0e:	3b01      	subs	r3, #1
 8007a10:	b29a      	uxth	r2, r3
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	695b      	ldr	r3, [r3, #20]
 8007a1c:	f003 0304 	and.w	r3, r3, #4
 8007a20:	2b04      	cmp	r3, #4
 8007a22:	d11b      	bne.n	8007a5c <HAL_I2C_Master_Transmit+0x188>
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d017      	beq.n	8007a5c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a30:	781a      	ldrb	r2, [r3, #0]
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a3c:	1c5a      	adds	r2, r3, #1
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007a46:	b29b      	uxth	r3, r3
 8007a48:	3b01      	subs	r3, #1
 8007a4a:	b29a      	uxth	r2, r3
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007a54:	3b01      	subs	r3, #1
 8007a56:	b29a      	uxth	r2, r3
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007a5c:	697a      	ldr	r2, [r7, #20]
 8007a5e:	6a39      	ldr	r1, [r7, #32]
 8007a60:	68f8      	ldr	r0, [r7, #12]
 8007a62:	f001 faf1 	bl	8009048 <I2C_WaitOnBTFFlagUntilTimeout>
 8007a66:	4603      	mov	r3, r0
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d00d      	beq.n	8007a88 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a70:	2b04      	cmp	r3, #4
 8007a72:	d107      	bne.n	8007a84 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	681a      	ldr	r2, [r3, #0]
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007a82:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8007a84:	2301      	movs	r3, #1
 8007a86:	e01a      	b.n	8007abe <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d194      	bne.n	80079ba <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	681a      	ldr	r2, [r3, #0]
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007a9e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	2220      	movs	r2, #32
 8007aa4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	2200      	movs	r2, #0
 8007aac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	2200      	movs	r2, #0
 8007ab4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8007ab8:	2300      	movs	r3, #0
 8007aba:	e000      	b.n	8007abe <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8007abc:	2302      	movs	r3, #2
  }
}
 8007abe:	4618      	mov	r0, r3
 8007ac0:	3718      	adds	r7, #24
 8007ac2:	46bd      	mov	sp, r7
 8007ac4:	bd80      	pop	{r7, pc}
 8007ac6:	bf00      	nop
 8007ac8:	00100002 	.word	0x00100002
 8007acc:	ffff0000 	.word	0xffff0000

08007ad0 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007ad0:	b580      	push	{r7, lr}
 8007ad2:	b08c      	sub	sp, #48	@ 0x30
 8007ad4:	af02      	add	r7, sp, #8
 8007ad6:	60f8      	str	r0, [r7, #12]
 8007ad8:	607a      	str	r2, [r7, #4]
 8007ada:	461a      	mov	r2, r3
 8007adc:	460b      	mov	r3, r1
 8007ade:	817b      	strh	r3, [r7, #10]
 8007ae0:	4613      	mov	r3, r2
 8007ae2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007ae4:	f7fd ffc2 	bl	8005a6c <HAL_GetTick>
 8007ae8:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007af0:	b2db      	uxtb	r3, r3
 8007af2:	2b20      	cmp	r3, #32
 8007af4:	f040 8217 	bne.w	8007f26 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007af8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007afa:	9300      	str	r3, [sp, #0]
 8007afc:	2319      	movs	r3, #25
 8007afe:	2201      	movs	r2, #1
 8007b00:	497c      	ldr	r1, [pc, #496]	@ (8007cf4 <HAL_I2C_Master_Receive+0x224>)
 8007b02:	68f8      	ldr	r0, [r7, #12]
 8007b04:	f001 f93e 	bl	8008d84 <I2C_WaitOnFlagUntilTimeout>
 8007b08:	4603      	mov	r3, r0
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d001      	beq.n	8007b12 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8007b0e:	2302      	movs	r3, #2
 8007b10:	e20a      	b.n	8007f28 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007b18:	2b01      	cmp	r3, #1
 8007b1a:	d101      	bne.n	8007b20 <HAL_I2C_Master_Receive+0x50>
 8007b1c:	2302      	movs	r3, #2
 8007b1e:	e203      	b.n	8007f28 <HAL_I2C_Master_Receive+0x458>
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	2201      	movs	r2, #1
 8007b24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	f003 0301 	and.w	r3, r3, #1
 8007b32:	2b01      	cmp	r3, #1
 8007b34:	d007      	beq.n	8007b46 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	681a      	ldr	r2, [r3, #0]
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	f042 0201 	orr.w	r2, r2, #1
 8007b44:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	681a      	ldr	r2, [r3, #0]
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007b54:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	2222      	movs	r2, #34	@ 0x22
 8007b5a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	2210      	movs	r2, #16
 8007b62:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	2200      	movs	r2, #0
 8007b6a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	687a      	ldr	r2, [r7, #4]
 8007b70:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	893a      	ldrh	r2, [r7, #8]
 8007b76:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007b7c:	b29a      	uxth	r2, r3
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	4a5c      	ldr	r2, [pc, #368]	@ (8007cf8 <HAL_I2C_Master_Receive+0x228>)
 8007b86:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8007b88:	8979      	ldrh	r1, [r7, #10]
 8007b8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b8c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007b8e:	68f8      	ldr	r0, [r7, #12]
 8007b90:	f000 feac 	bl	80088ec <I2C_MasterRequestRead>
 8007b94:	4603      	mov	r3, r0
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d001      	beq.n	8007b9e <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8007b9a:	2301      	movs	r3, #1
 8007b9c:	e1c4      	b.n	8007f28 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d113      	bne.n	8007bce <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007ba6:	2300      	movs	r3, #0
 8007ba8:	623b      	str	r3, [r7, #32]
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	695b      	ldr	r3, [r3, #20]
 8007bb0:	623b      	str	r3, [r7, #32]
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	699b      	ldr	r3, [r3, #24]
 8007bb8:	623b      	str	r3, [r7, #32]
 8007bba:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	681a      	ldr	r2, [r3, #0]
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007bca:	601a      	str	r2, [r3, #0]
 8007bcc:	e198      	b.n	8007f00 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007bd2:	2b01      	cmp	r3, #1
 8007bd4:	d11b      	bne.n	8007c0e <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	681a      	ldr	r2, [r3, #0]
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007be4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007be6:	2300      	movs	r3, #0
 8007be8:	61fb      	str	r3, [r7, #28]
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	695b      	ldr	r3, [r3, #20]
 8007bf0:	61fb      	str	r3, [r7, #28]
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	699b      	ldr	r3, [r3, #24]
 8007bf8:	61fb      	str	r3, [r7, #28]
 8007bfa:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	681a      	ldr	r2, [r3, #0]
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007c0a:	601a      	str	r2, [r3, #0]
 8007c0c:	e178      	b.n	8007f00 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007c12:	2b02      	cmp	r3, #2
 8007c14:	d11b      	bne.n	8007c4e <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	681a      	ldr	r2, [r3, #0]
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007c24:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	681a      	ldr	r2, [r3, #0]
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007c34:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007c36:	2300      	movs	r3, #0
 8007c38:	61bb      	str	r3, [r7, #24]
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	695b      	ldr	r3, [r3, #20]
 8007c40:	61bb      	str	r3, [r7, #24]
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	699b      	ldr	r3, [r3, #24]
 8007c48:	61bb      	str	r3, [r7, #24]
 8007c4a:	69bb      	ldr	r3, [r7, #24]
 8007c4c:	e158      	b.n	8007f00 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	681a      	ldr	r2, [r3, #0]
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007c5c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007c5e:	2300      	movs	r3, #0
 8007c60:	617b      	str	r3, [r7, #20]
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	695b      	ldr	r3, [r3, #20]
 8007c68:	617b      	str	r3, [r7, #20]
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	699b      	ldr	r3, [r3, #24]
 8007c70:	617b      	str	r3, [r7, #20]
 8007c72:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8007c74:	e144      	b.n	8007f00 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007c7a:	2b03      	cmp	r3, #3
 8007c7c:	f200 80f1 	bhi.w	8007e62 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007c84:	2b01      	cmp	r3, #1
 8007c86:	d123      	bne.n	8007cd0 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007c88:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007c8a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007c8c:	68f8      	ldr	r0, [r7, #12]
 8007c8e:	f001 fa23 	bl	80090d8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007c92:	4603      	mov	r3, r0
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d001      	beq.n	8007c9c <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8007c98:	2301      	movs	r3, #1
 8007c9a:	e145      	b.n	8007f28 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	691a      	ldr	r2, [r3, #16]
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ca6:	b2d2      	uxtb	r2, r2
 8007ca8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cae:	1c5a      	adds	r2, r3, #1
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007cb8:	3b01      	subs	r3, #1
 8007cba:	b29a      	uxth	r2, r3
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007cc4:	b29b      	uxth	r3, r3
 8007cc6:	3b01      	subs	r3, #1
 8007cc8:	b29a      	uxth	r2, r3
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8007cce:	e117      	b.n	8007f00 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007cd4:	2b02      	cmp	r3, #2
 8007cd6:	d14e      	bne.n	8007d76 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007cd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cda:	9300      	str	r3, [sp, #0]
 8007cdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cde:	2200      	movs	r2, #0
 8007ce0:	4906      	ldr	r1, [pc, #24]	@ (8007cfc <HAL_I2C_Master_Receive+0x22c>)
 8007ce2:	68f8      	ldr	r0, [r7, #12]
 8007ce4:	f001 f84e 	bl	8008d84 <I2C_WaitOnFlagUntilTimeout>
 8007ce8:	4603      	mov	r3, r0
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d008      	beq.n	8007d00 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8007cee:	2301      	movs	r3, #1
 8007cf0:	e11a      	b.n	8007f28 <HAL_I2C_Master_Receive+0x458>
 8007cf2:	bf00      	nop
 8007cf4:	00100002 	.word	0x00100002
 8007cf8:	ffff0000 	.word	0xffff0000
 8007cfc:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	681a      	ldr	r2, [r3, #0]
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007d0e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	691a      	ldr	r2, [r3, #16]
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d1a:	b2d2      	uxtb	r2, r2
 8007d1c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d22:	1c5a      	adds	r2, r3, #1
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007d2c:	3b01      	subs	r3, #1
 8007d2e:	b29a      	uxth	r2, r3
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007d38:	b29b      	uxth	r3, r3
 8007d3a:	3b01      	subs	r3, #1
 8007d3c:	b29a      	uxth	r2, r3
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	691a      	ldr	r2, [r3, #16]
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d4c:	b2d2      	uxtb	r2, r2
 8007d4e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d54:	1c5a      	adds	r2, r3, #1
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007d5e:	3b01      	subs	r3, #1
 8007d60:	b29a      	uxth	r2, r3
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007d6a:	b29b      	uxth	r3, r3
 8007d6c:	3b01      	subs	r3, #1
 8007d6e:	b29a      	uxth	r2, r3
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8007d74:	e0c4      	b.n	8007f00 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007d76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d78:	9300      	str	r3, [sp, #0]
 8007d7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d7c:	2200      	movs	r2, #0
 8007d7e:	496c      	ldr	r1, [pc, #432]	@ (8007f30 <HAL_I2C_Master_Receive+0x460>)
 8007d80:	68f8      	ldr	r0, [r7, #12]
 8007d82:	f000 ffff 	bl	8008d84 <I2C_WaitOnFlagUntilTimeout>
 8007d86:	4603      	mov	r3, r0
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d001      	beq.n	8007d90 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8007d8c:	2301      	movs	r3, #1
 8007d8e:	e0cb      	b.n	8007f28 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	681a      	ldr	r2, [r3, #0]
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007d9e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	691a      	ldr	r2, [r3, #16]
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007daa:	b2d2      	uxtb	r2, r2
 8007dac:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007db2:	1c5a      	adds	r2, r3, #1
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007dbc:	3b01      	subs	r3, #1
 8007dbe:	b29a      	uxth	r2, r3
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007dc8:	b29b      	uxth	r3, r3
 8007dca:	3b01      	subs	r3, #1
 8007dcc:	b29a      	uxth	r2, r3
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007dd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dd4:	9300      	str	r3, [sp, #0]
 8007dd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dd8:	2200      	movs	r2, #0
 8007dda:	4955      	ldr	r1, [pc, #340]	@ (8007f30 <HAL_I2C_Master_Receive+0x460>)
 8007ddc:	68f8      	ldr	r0, [r7, #12]
 8007dde:	f000 ffd1 	bl	8008d84 <I2C_WaitOnFlagUntilTimeout>
 8007de2:	4603      	mov	r3, r0
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d001      	beq.n	8007dec <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8007de8:	2301      	movs	r3, #1
 8007dea:	e09d      	b.n	8007f28 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	681a      	ldr	r2, [r3, #0]
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007dfa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	691a      	ldr	r2, [r3, #16]
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e06:	b2d2      	uxtb	r2, r2
 8007e08:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e0e:	1c5a      	adds	r2, r3, #1
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007e18:	3b01      	subs	r3, #1
 8007e1a:	b29a      	uxth	r2, r3
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007e24:	b29b      	uxth	r3, r3
 8007e26:	3b01      	subs	r3, #1
 8007e28:	b29a      	uxth	r2, r3
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	691a      	ldr	r2, [r3, #16]
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e38:	b2d2      	uxtb	r2, r2
 8007e3a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e40:	1c5a      	adds	r2, r3, #1
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007e4a:	3b01      	subs	r3, #1
 8007e4c:	b29a      	uxth	r2, r3
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007e56:	b29b      	uxth	r3, r3
 8007e58:	3b01      	subs	r3, #1
 8007e5a:	b29a      	uxth	r2, r3
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8007e60:	e04e      	b.n	8007f00 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007e62:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007e64:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007e66:	68f8      	ldr	r0, [r7, #12]
 8007e68:	f001 f936 	bl	80090d8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007e6c:	4603      	mov	r3, r0
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d001      	beq.n	8007e76 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8007e72:	2301      	movs	r3, #1
 8007e74:	e058      	b.n	8007f28 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	691a      	ldr	r2, [r3, #16]
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e80:	b2d2      	uxtb	r2, r2
 8007e82:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e88:	1c5a      	adds	r2, r3, #1
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007e92:	3b01      	subs	r3, #1
 8007e94:	b29a      	uxth	r2, r3
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007e9e:	b29b      	uxth	r3, r3
 8007ea0:	3b01      	subs	r3, #1
 8007ea2:	b29a      	uxth	r2, r3
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	695b      	ldr	r3, [r3, #20]
 8007eae:	f003 0304 	and.w	r3, r3, #4
 8007eb2:	2b04      	cmp	r3, #4
 8007eb4:	d124      	bne.n	8007f00 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007eba:	2b03      	cmp	r3, #3
 8007ebc:	d107      	bne.n	8007ece <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	681a      	ldr	r2, [r3, #0]
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007ecc:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	691a      	ldr	r2, [r3, #16]
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ed8:	b2d2      	uxtb	r2, r2
 8007eda:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ee0:	1c5a      	adds	r2, r3, #1
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007eea:	3b01      	subs	r3, #1
 8007eec:	b29a      	uxth	r2, r3
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007ef6:	b29b      	uxth	r3, r3
 8007ef8:	3b01      	subs	r3, #1
 8007efa:	b29a      	uxth	r2, r3
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	f47f aeb6 	bne.w	8007c76 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	2220      	movs	r2, #32
 8007f0e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	2200      	movs	r2, #0
 8007f16:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	2200      	movs	r2, #0
 8007f1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8007f22:	2300      	movs	r3, #0
 8007f24:	e000      	b.n	8007f28 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8007f26:	2302      	movs	r3, #2
  }
}
 8007f28:	4618      	mov	r0, r3
 8007f2a:	3728      	adds	r7, #40	@ 0x28
 8007f2c:	46bd      	mov	sp, r7
 8007f2e:	bd80      	pop	{r7, pc}
 8007f30:	00010004 	.word	0x00010004

08007f34 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007f34:	b580      	push	{r7, lr}
 8007f36:	b088      	sub	sp, #32
 8007f38:	af02      	add	r7, sp, #8
 8007f3a:	60f8      	str	r0, [r7, #12]
 8007f3c:	4608      	mov	r0, r1
 8007f3e:	4611      	mov	r1, r2
 8007f40:	461a      	mov	r2, r3
 8007f42:	4603      	mov	r3, r0
 8007f44:	817b      	strh	r3, [r7, #10]
 8007f46:	460b      	mov	r3, r1
 8007f48:	813b      	strh	r3, [r7, #8]
 8007f4a:	4613      	mov	r3, r2
 8007f4c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007f4e:	f7fd fd8d 	bl	8005a6c <HAL_GetTick>
 8007f52:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007f5a:	b2db      	uxtb	r3, r3
 8007f5c:	2b20      	cmp	r3, #32
 8007f5e:	f040 80d9 	bne.w	8008114 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007f62:	697b      	ldr	r3, [r7, #20]
 8007f64:	9300      	str	r3, [sp, #0]
 8007f66:	2319      	movs	r3, #25
 8007f68:	2201      	movs	r2, #1
 8007f6a:	496d      	ldr	r1, [pc, #436]	@ (8008120 <HAL_I2C_Mem_Write+0x1ec>)
 8007f6c:	68f8      	ldr	r0, [r7, #12]
 8007f6e:	f000 ff09 	bl	8008d84 <I2C_WaitOnFlagUntilTimeout>
 8007f72:	4603      	mov	r3, r0
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d001      	beq.n	8007f7c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8007f78:	2302      	movs	r3, #2
 8007f7a:	e0cc      	b.n	8008116 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007f82:	2b01      	cmp	r3, #1
 8007f84:	d101      	bne.n	8007f8a <HAL_I2C_Mem_Write+0x56>
 8007f86:	2302      	movs	r3, #2
 8007f88:	e0c5      	b.n	8008116 <HAL_I2C_Mem_Write+0x1e2>
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	2201      	movs	r2, #1
 8007f8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	f003 0301 	and.w	r3, r3, #1
 8007f9c:	2b01      	cmp	r3, #1
 8007f9e:	d007      	beq.n	8007fb0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	681a      	ldr	r2, [r3, #0]
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	f042 0201 	orr.w	r2, r2, #1
 8007fae:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	681a      	ldr	r2, [r3, #0]
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007fbe:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	2221      	movs	r2, #33	@ 0x21
 8007fc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	2240      	movs	r2, #64	@ 0x40
 8007fcc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	2200      	movs	r2, #0
 8007fd4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	6a3a      	ldr	r2, [r7, #32]
 8007fda:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007fe0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007fe6:	b29a      	uxth	r2, r3
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	4a4d      	ldr	r2, [pc, #308]	@ (8008124 <HAL_I2C_Mem_Write+0x1f0>)
 8007ff0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007ff2:	88f8      	ldrh	r0, [r7, #6]
 8007ff4:	893a      	ldrh	r2, [r7, #8]
 8007ff6:	8979      	ldrh	r1, [r7, #10]
 8007ff8:	697b      	ldr	r3, [r7, #20]
 8007ffa:	9301      	str	r3, [sp, #4]
 8007ffc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ffe:	9300      	str	r3, [sp, #0]
 8008000:	4603      	mov	r3, r0
 8008002:	68f8      	ldr	r0, [r7, #12]
 8008004:	f000 fd40 	bl	8008a88 <I2C_RequestMemoryWrite>
 8008008:	4603      	mov	r3, r0
 800800a:	2b00      	cmp	r3, #0
 800800c:	d052      	beq.n	80080b4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800800e:	2301      	movs	r3, #1
 8008010:	e081      	b.n	8008116 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008012:	697a      	ldr	r2, [r7, #20]
 8008014:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008016:	68f8      	ldr	r0, [r7, #12]
 8008018:	f000 ffce 	bl	8008fb8 <I2C_WaitOnTXEFlagUntilTimeout>
 800801c:	4603      	mov	r3, r0
 800801e:	2b00      	cmp	r3, #0
 8008020:	d00d      	beq.n	800803e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008026:	2b04      	cmp	r3, #4
 8008028:	d107      	bne.n	800803a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	681a      	ldr	r2, [r3, #0]
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008038:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800803a:	2301      	movs	r3, #1
 800803c:	e06b      	b.n	8008116 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008042:	781a      	ldrb	r2, [r3, #0]
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800804e:	1c5a      	adds	r2, r3, #1
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008058:	3b01      	subs	r3, #1
 800805a:	b29a      	uxth	r2, r3
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008064:	b29b      	uxth	r3, r3
 8008066:	3b01      	subs	r3, #1
 8008068:	b29a      	uxth	r2, r3
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	695b      	ldr	r3, [r3, #20]
 8008074:	f003 0304 	and.w	r3, r3, #4
 8008078:	2b04      	cmp	r3, #4
 800807a:	d11b      	bne.n	80080b4 <HAL_I2C_Mem_Write+0x180>
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008080:	2b00      	cmp	r3, #0
 8008082:	d017      	beq.n	80080b4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008088:	781a      	ldrb	r2, [r3, #0]
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008094:	1c5a      	adds	r2, r3, #1
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800809e:	3b01      	subs	r3, #1
 80080a0:	b29a      	uxth	r2, r3
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80080aa:	b29b      	uxth	r3, r3
 80080ac:	3b01      	subs	r3, #1
 80080ae:	b29a      	uxth	r2, r3
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	d1aa      	bne.n	8008012 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80080bc:	697a      	ldr	r2, [r7, #20]
 80080be:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80080c0:	68f8      	ldr	r0, [r7, #12]
 80080c2:	f000 ffc1 	bl	8009048 <I2C_WaitOnBTFFlagUntilTimeout>
 80080c6:	4603      	mov	r3, r0
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d00d      	beq.n	80080e8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080d0:	2b04      	cmp	r3, #4
 80080d2:	d107      	bne.n	80080e4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	681a      	ldr	r2, [r3, #0]
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80080e2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80080e4:	2301      	movs	r3, #1
 80080e6:	e016      	b.n	8008116 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	681a      	ldr	r2, [r3, #0]
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80080f6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	2220      	movs	r2, #32
 80080fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	2200      	movs	r2, #0
 8008104:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	2200      	movs	r2, #0
 800810c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8008110:	2300      	movs	r3, #0
 8008112:	e000      	b.n	8008116 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8008114:	2302      	movs	r3, #2
  }
}
 8008116:	4618      	mov	r0, r3
 8008118:	3718      	adds	r7, #24
 800811a:	46bd      	mov	sp, r7
 800811c:	bd80      	pop	{r7, pc}
 800811e:	bf00      	nop
 8008120:	00100002 	.word	0x00100002
 8008124:	ffff0000 	.word	0xffff0000

08008128 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008128:	b580      	push	{r7, lr}
 800812a:	b08c      	sub	sp, #48	@ 0x30
 800812c:	af02      	add	r7, sp, #8
 800812e:	60f8      	str	r0, [r7, #12]
 8008130:	4608      	mov	r0, r1
 8008132:	4611      	mov	r1, r2
 8008134:	461a      	mov	r2, r3
 8008136:	4603      	mov	r3, r0
 8008138:	817b      	strh	r3, [r7, #10]
 800813a:	460b      	mov	r3, r1
 800813c:	813b      	strh	r3, [r7, #8]
 800813e:	4613      	mov	r3, r2
 8008140:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8008142:	f7fd fc93 	bl	8005a6c <HAL_GetTick>
 8008146:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800814e:	b2db      	uxtb	r3, r3
 8008150:	2b20      	cmp	r3, #32
 8008152:	f040 8214 	bne.w	800857e <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8008156:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008158:	9300      	str	r3, [sp, #0]
 800815a:	2319      	movs	r3, #25
 800815c:	2201      	movs	r2, #1
 800815e:	497b      	ldr	r1, [pc, #492]	@ (800834c <HAL_I2C_Mem_Read+0x224>)
 8008160:	68f8      	ldr	r0, [r7, #12]
 8008162:	f000 fe0f 	bl	8008d84 <I2C_WaitOnFlagUntilTimeout>
 8008166:	4603      	mov	r3, r0
 8008168:	2b00      	cmp	r3, #0
 800816a:	d001      	beq.n	8008170 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 800816c:	2302      	movs	r3, #2
 800816e:	e207      	b.n	8008580 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008176:	2b01      	cmp	r3, #1
 8008178:	d101      	bne.n	800817e <HAL_I2C_Mem_Read+0x56>
 800817a:	2302      	movs	r3, #2
 800817c:	e200      	b.n	8008580 <HAL_I2C_Mem_Read+0x458>
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	2201      	movs	r2, #1
 8008182:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	f003 0301 	and.w	r3, r3, #1
 8008190:	2b01      	cmp	r3, #1
 8008192:	d007      	beq.n	80081a4 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	681a      	ldr	r2, [r3, #0]
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	f042 0201 	orr.w	r2, r2, #1
 80081a2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	681a      	ldr	r2, [r3, #0]
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80081b2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	2222      	movs	r2, #34	@ 0x22
 80081b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	2240      	movs	r2, #64	@ 0x40
 80081c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	2200      	movs	r2, #0
 80081c8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80081ce:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80081d4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80081da:	b29a      	uxth	r2, r3
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	4a5b      	ldr	r2, [pc, #364]	@ (8008350 <HAL_I2C_Mem_Read+0x228>)
 80081e4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80081e6:	88f8      	ldrh	r0, [r7, #6]
 80081e8:	893a      	ldrh	r2, [r7, #8]
 80081ea:	8979      	ldrh	r1, [r7, #10]
 80081ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081ee:	9301      	str	r3, [sp, #4]
 80081f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081f2:	9300      	str	r3, [sp, #0]
 80081f4:	4603      	mov	r3, r0
 80081f6:	68f8      	ldr	r0, [r7, #12]
 80081f8:	f000 fcdc 	bl	8008bb4 <I2C_RequestMemoryRead>
 80081fc:	4603      	mov	r3, r0
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d001      	beq.n	8008206 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8008202:	2301      	movs	r3, #1
 8008204:	e1bc      	b.n	8008580 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800820a:	2b00      	cmp	r3, #0
 800820c:	d113      	bne.n	8008236 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800820e:	2300      	movs	r3, #0
 8008210:	623b      	str	r3, [r7, #32]
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	695b      	ldr	r3, [r3, #20]
 8008218:	623b      	str	r3, [r7, #32]
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	699b      	ldr	r3, [r3, #24]
 8008220:	623b      	str	r3, [r7, #32]
 8008222:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	681a      	ldr	r2, [r3, #0]
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008232:	601a      	str	r2, [r3, #0]
 8008234:	e190      	b.n	8008558 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800823a:	2b01      	cmp	r3, #1
 800823c:	d11b      	bne.n	8008276 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	681a      	ldr	r2, [r3, #0]
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800824c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800824e:	2300      	movs	r3, #0
 8008250:	61fb      	str	r3, [r7, #28]
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	695b      	ldr	r3, [r3, #20]
 8008258:	61fb      	str	r3, [r7, #28]
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	699b      	ldr	r3, [r3, #24]
 8008260:	61fb      	str	r3, [r7, #28]
 8008262:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	681a      	ldr	r2, [r3, #0]
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008272:	601a      	str	r2, [r3, #0]
 8008274:	e170      	b.n	8008558 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800827a:	2b02      	cmp	r3, #2
 800827c:	d11b      	bne.n	80082b6 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	681a      	ldr	r2, [r3, #0]
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800828c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	681a      	ldr	r2, [r3, #0]
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800829c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800829e:	2300      	movs	r3, #0
 80082a0:	61bb      	str	r3, [r7, #24]
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	695b      	ldr	r3, [r3, #20]
 80082a8:	61bb      	str	r3, [r7, #24]
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	699b      	ldr	r3, [r3, #24]
 80082b0:	61bb      	str	r3, [r7, #24]
 80082b2:	69bb      	ldr	r3, [r7, #24]
 80082b4:	e150      	b.n	8008558 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80082b6:	2300      	movs	r3, #0
 80082b8:	617b      	str	r3, [r7, #20]
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	695b      	ldr	r3, [r3, #20]
 80082c0:	617b      	str	r3, [r7, #20]
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	699b      	ldr	r3, [r3, #24]
 80082c8:	617b      	str	r3, [r7, #20]
 80082ca:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80082cc:	e144      	b.n	8008558 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80082d2:	2b03      	cmp	r3, #3
 80082d4:	f200 80f1 	bhi.w	80084ba <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80082dc:	2b01      	cmp	r3, #1
 80082de:	d123      	bne.n	8008328 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80082e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80082e2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80082e4:	68f8      	ldr	r0, [r7, #12]
 80082e6:	f000 fef7 	bl	80090d8 <I2C_WaitOnRXNEFlagUntilTimeout>
 80082ea:	4603      	mov	r3, r0
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d001      	beq.n	80082f4 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80082f0:	2301      	movs	r3, #1
 80082f2:	e145      	b.n	8008580 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	691a      	ldr	r2, [r3, #16]
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082fe:	b2d2      	uxtb	r2, r2
 8008300:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008306:	1c5a      	adds	r2, r3, #1
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008310:	3b01      	subs	r3, #1
 8008312:	b29a      	uxth	r2, r3
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800831c:	b29b      	uxth	r3, r3
 800831e:	3b01      	subs	r3, #1
 8008320:	b29a      	uxth	r2, r3
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8008326:	e117      	b.n	8008558 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800832c:	2b02      	cmp	r3, #2
 800832e:	d14e      	bne.n	80083ce <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8008330:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008332:	9300      	str	r3, [sp, #0]
 8008334:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008336:	2200      	movs	r2, #0
 8008338:	4906      	ldr	r1, [pc, #24]	@ (8008354 <HAL_I2C_Mem_Read+0x22c>)
 800833a:	68f8      	ldr	r0, [r7, #12]
 800833c:	f000 fd22 	bl	8008d84 <I2C_WaitOnFlagUntilTimeout>
 8008340:	4603      	mov	r3, r0
 8008342:	2b00      	cmp	r3, #0
 8008344:	d008      	beq.n	8008358 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8008346:	2301      	movs	r3, #1
 8008348:	e11a      	b.n	8008580 <HAL_I2C_Mem_Read+0x458>
 800834a:	bf00      	nop
 800834c:	00100002 	.word	0x00100002
 8008350:	ffff0000 	.word	0xffff0000
 8008354:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	681a      	ldr	r2, [r3, #0]
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008366:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	691a      	ldr	r2, [r3, #16]
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008372:	b2d2      	uxtb	r2, r2
 8008374:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800837a:	1c5a      	adds	r2, r3, #1
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008384:	3b01      	subs	r3, #1
 8008386:	b29a      	uxth	r2, r3
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008390:	b29b      	uxth	r3, r3
 8008392:	3b01      	subs	r3, #1
 8008394:	b29a      	uxth	r2, r3
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	691a      	ldr	r2, [r3, #16]
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083a4:	b2d2      	uxtb	r2, r2
 80083a6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083ac:	1c5a      	adds	r2, r3, #1
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80083b6:	3b01      	subs	r3, #1
 80083b8:	b29a      	uxth	r2, r3
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80083c2:	b29b      	uxth	r3, r3
 80083c4:	3b01      	subs	r3, #1
 80083c6:	b29a      	uxth	r2, r3
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80083cc:	e0c4      	b.n	8008558 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80083ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083d0:	9300      	str	r3, [sp, #0]
 80083d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083d4:	2200      	movs	r2, #0
 80083d6:	496c      	ldr	r1, [pc, #432]	@ (8008588 <HAL_I2C_Mem_Read+0x460>)
 80083d8:	68f8      	ldr	r0, [r7, #12]
 80083da:	f000 fcd3 	bl	8008d84 <I2C_WaitOnFlagUntilTimeout>
 80083de:	4603      	mov	r3, r0
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d001      	beq.n	80083e8 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80083e4:	2301      	movs	r3, #1
 80083e6:	e0cb      	b.n	8008580 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	681a      	ldr	r2, [r3, #0]
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80083f6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	691a      	ldr	r2, [r3, #16]
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008402:	b2d2      	uxtb	r2, r2
 8008404:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800840a:	1c5a      	adds	r2, r3, #1
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008414:	3b01      	subs	r3, #1
 8008416:	b29a      	uxth	r2, r3
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008420:	b29b      	uxth	r3, r3
 8008422:	3b01      	subs	r3, #1
 8008424:	b29a      	uxth	r2, r3
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800842a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800842c:	9300      	str	r3, [sp, #0]
 800842e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008430:	2200      	movs	r2, #0
 8008432:	4955      	ldr	r1, [pc, #340]	@ (8008588 <HAL_I2C_Mem_Read+0x460>)
 8008434:	68f8      	ldr	r0, [r7, #12]
 8008436:	f000 fca5 	bl	8008d84 <I2C_WaitOnFlagUntilTimeout>
 800843a:	4603      	mov	r3, r0
 800843c:	2b00      	cmp	r3, #0
 800843e:	d001      	beq.n	8008444 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8008440:	2301      	movs	r3, #1
 8008442:	e09d      	b.n	8008580 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	681a      	ldr	r2, [r3, #0]
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008452:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	691a      	ldr	r2, [r3, #16]
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800845e:	b2d2      	uxtb	r2, r2
 8008460:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008466:	1c5a      	adds	r2, r3, #1
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008470:	3b01      	subs	r3, #1
 8008472:	b29a      	uxth	r2, r3
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800847c:	b29b      	uxth	r3, r3
 800847e:	3b01      	subs	r3, #1
 8008480:	b29a      	uxth	r2, r3
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	691a      	ldr	r2, [r3, #16]
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008490:	b2d2      	uxtb	r2, r2
 8008492:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008498:	1c5a      	adds	r2, r3, #1
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80084a2:	3b01      	subs	r3, #1
 80084a4:	b29a      	uxth	r2, r3
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80084ae:	b29b      	uxth	r3, r3
 80084b0:	3b01      	subs	r3, #1
 80084b2:	b29a      	uxth	r2, r3
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80084b8:	e04e      	b.n	8008558 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80084ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80084bc:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80084be:	68f8      	ldr	r0, [r7, #12]
 80084c0:	f000 fe0a 	bl	80090d8 <I2C_WaitOnRXNEFlagUntilTimeout>
 80084c4:	4603      	mov	r3, r0
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d001      	beq.n	80084ce <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80084ca:	2301      	movs	r3, #1
 80084cc:	e058      	b.n	8008580 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	691a      	ldr	r2, [r3, #16]
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084d8:	b2d2      	uxtb	r2, r2
 80084da:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084e0:	1c5a      	adds	r2, r3, #1
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80084ea:	3b01      	subs	r3, #1
 80084ec:	b29a      	uxth	r2, r3
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80084f6:	b29b      	uxth	r3, r3
 80084f8:	3b01      	subs	r3, #1
 80084fa:	b29a      	uxth	r2, r3
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	695b      	ldr	r3, [r3, #20]
 8008506:	f003 0304 	and.w	r3, r3, #4
 800850a:	2b04      	cmp	r3, #4
 800850c:	d124      	bne.n	8008558 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008512:	2b03      	cmp	r3, #3
 8008514:	d107      	bne.n	8008526 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	681a      	ldr	r2, [r3, #0]
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008524:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	691a      	ldr	r2, [r3, #16]
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008530:	b2d2      	uxtb	r2, r2
 8008532:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008538:	1c5a      	adds	r2, r3, #1
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008542:	3b01      	subs	r3, #1
 8008544:	b29a      	uxth	r2, r3
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800854e:	b29b      	uxth	r3, r3
 8008550:	3b01      	subs	r3, #1
 8008552:	b29a      	uxth	r2, r3
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800855c:	2b00      	cmp	r3, #0
 800855e:	f47f aeb6 	bne.w	80082ce <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	2220      	movs	r2, #32
 8008566:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	2200      	movs	r2, #0
 800856e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	2200      	movs	r2, #0
 8008576:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800857a:	2300      	movs	r3, #0
 800857c:	e000      	b.n	8008580 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 800857e:	2302      	movs	r3, #2
  }
}
 8008580:	4618      	mov	r0, r3
 8008582:	3728      	adds	r7, #40	@ 0x28
 8008584:	46bd      	mov	sp, r7
 8008586:	bd80      	pop	{r7, pc}
 8008588:	00010004 	.word	0x00010004

0800858c <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 800858c:	b580      	push	{r7, lr}
 800858e:	b08a      	sub	sp, #40	@ 0x28
 8008590:	af02      	add	r7, sp, #8
 8008592:	60f8      	str	r0, [r7, #12]
 8008594:	607a      	str	r2, [r7, #4]
 8008596:	603b      	str	r3, [r7, #0]
 8008598:	460b      	mov	r3, r1
 800859a:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 800859c:	f7fd fa66 	bl	8005a6c <HAL_GetTick>
 80085a0:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 80085a2:	2300      	movs	r3, #0
 80085a4:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80085ac:	b2db      	uxtb	r3, r3
 80085ae:	2b20      	cmp	r3, #32
 80085b0:	f040 8111 	bne.w	80087d6 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80085b4:	69fb      	ldr	r3, [r7, #28]
 80085b6:	9300      	str	r3, [sp, #0]
 80085b8:	2319      	movs	r3, #25
 80085ba:	2201      	movs	r2, #1
 80085bc:	4988      	ldr	r1, [pc, #544]	@ (80087e0 <HAL_I2C_IsDeviceReady+0x254>)
 80085be:	68f8      	ldr	r0, [r7, #12]
 80085c0:	f000 fbe0 	bl	8008d84 <I2C_WaitOnFlagUntilTimeout>
 80085c4:	4603      	mov	r3, r0
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d001      	beq.n	80085ce <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80085ca:	2302      	movs	r3, #2
 80085cc:	e104      	b.n	80087d8 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80085d4:	2b01      	cmp	r3, #1
 80085d6:	d101      	bne.n	80085dc <HAL_I2C_IsDeviceReady+0x50>
 80085d8:	2302      	movs	r3, #2
 80085da:	e0fd      	b.n	80087d8 <HAL_I2C_IsDeviceReady+0x24c>
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	2201      	movs	r2, #1
 80085e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	f003 0301 	and.w	r3, r3, #1
 80085ee:	2b01      	cmp	r3, #1
 80085f0:	d007      	beq.n	8008602 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	681a      	ldr	r2, [r3, #0]
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	f042 0201 	orr.w	r2, r2, #1
 8008600:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	681a      	ldr	r2, [r3, #0]
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008610:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	2224      	movs	r2, #36	@ 0x24
 8008616:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	2200      	movs	r2, #0
 800861e:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	4a70      	ldr	r2, [pc, #448]	@ (80087e4 <HAL_I2C_IsDeviceReady+0x258>)
 8008624:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	681a      	ldr	r2, [r3, #0]
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008634:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8008636:	69fb      	ldr	r3, [r7, #28]
 8008638:	9300      	str	r3, [sp, #0]
 800863a:	683b      	ldr	r3, [r7, #0]
 800863c:	2200      	movs	r2, #0
 800863e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8008642:	68f8      	ldr	r0, [r7, #12]
 8008644:	f000 fb9e 	bl	8008d84 <I2C_WaitOnFlagUntilTimeout>
 8008648:	4603      	mov	r3, r0
 800864a:	2b00      	cmp	r3, #0
 800864c:	d00d      	beq.n	800866a <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008658:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800865c:	d103      	bne.n	8008666 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008664:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8008666:	2303      	movs	r3, #3
 8008668:	e0b6      	b.n	80087d8 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800866a:	897b      	ldrh	r3, [r7, #10]
 800866c:	b2db      	uxtb	r3, r3
 800866e:	461a      	mov	r2, r3
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8008678:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800867a:	f7fd f9f7 	bl	8005a6c <HAL_GetTick>
 800867e:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	695b      	ldr	r3, [r3, #20]
 8008686:	f003 0302 	and.w	r3, r3, #2
 800868a:	2b02      	cmp	r3, #2
 800868c:	bf0c      	ite	eq
 800868e:	2301      	moveq	r3, #1
 8008690:	2300      	movne	r3, #0
 8008692:	b2db      	uxtb	r3, r3
 8008694:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	695b      	ldr	r3, [r3, #20]
 800869c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80086a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80086a4:	bf0c      	ite	eq
 80086a6:	2301      	moveq	r3, #1
 80086a8:	2300      	movne	r3, #0
 80086aa:	b2db      	uxtb	r3, r3
 80086ac:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80086ae:	e025      	b.n	80086fc <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80086b0:	f7fd f9dc 	bl	8005a6c <HAL_GetTick>
 80086b4:	4602      	mov	r2, r0
 80086b6:	69fb      	ldr	r3, [r7, #28]
 80086b8:	1ad3      	subs	r3, r2, r3
 80086ba:	683a      	ldr	r2, [r7, #0]
 80086bc:	429a      	cmp	r2, r3
 80086be:	d302      	bcc.n	80086c6 <HAL_I2C_IsDeviceReady+0x13a>
 80086c0:	683b      	ldr	r3, [r7, #0]
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d103      	bne.n	80086ce <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	22a0      	movs	r2, #160	@ 0xa0
 80086ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	695b      	ldr	r3, [r3, #20]
 80086d4:	f003 0302 	and.w	r3, r3, #2
 80086d8:	2b02      	cmp	r3, #2
 80086da:	bf0c      	ite	eq
 80086dc:	2301      	moveq	r3, #1
 80086de:	2300      	movne	r3, #0
 80086e0:	b2db      	uxtb	r3, r3
 80086e2:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	695b      	ldr	r3, [r3, #20]
 80086ea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80086ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80086f2:	bf0c      	ite	eq
 80086f4:	2301      	moveq	r3, #1
 80086f6:	2300      	movne	r3, #0
 80086f8:	b2db      	uxtb	r3, r3
 80086fa:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008702:	b2db      	uxtb	r3, r3
 8008704:	2ba0      	cmp	r3, #160	@ 0xa0
 8008706:	d005      	beq.n	8008714 <HAL_I2C_IsDeviceReady+0x188>
 8008708:	7dfb      	ldrb	r3, [r7, #23]
 800870a:	2b00      	cmp	r3, #0
 800870c:	d102      	bne.n	8008714 <HAL_I2C_IsDeviceReady+0x188>
 800870e:	7dbb      	ldrb	r3, [r7, #22]
 8008710:	2b00      	cmp	r3, #0
 8008712:	d0cd      	beq.n	80086b0 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	2220      	movs	r2, #32
 8008718:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	695b      	ldr	r3, [r3, #20]
 8008722:	f003 0302 	and.w	r3, r3, #2
 8008726:	2b02      	cmp	r3, #2
 8008728:	d129      	bne.n	800877e <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	681a      	ldr	r2, [r3, #0]
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008738:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800873a:	2300      	movs	r3, #0
 800873c:	613b      	str	r3, [r7, #16]
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	695b      	ldr	r3, [r3, #20]
 8008744:	613b      	str	r3, [r7, #16]
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	699b      	ldr	r3, [r3, #24]
 800874c:	613b      	str	r3, [r7, #16]
 800874e:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8008750:	69fb      	ldr	r3, [r7, #28]
 8008752:	9300      	str	r3, [sp, #0]
 8008754:	2319      	movs	r3, #25
 8008756:	2201      	movs	r2, #1
 8008758:	4921      	ldr	r1, [pc, #132]	@ (80087e0 <HAL_I2C_IsDeviceReady+0x254>)
 800875a:	68f8      	ldr	r0, [r7, #12]
 800875c:	f000 fb12 	bl	8008d84 <I2C_WaitOnFlagUntilTimeout>
 8008760:	4603      	mov	r3, r0
 8008762:	2b00      	cmp	r3, #0
 8008764:	d001      	beq.n	800876a <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8008766:	2301      	movs	r3, #1
 8008768:	e036      	b.n	80087d8 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	2220      	movs	r2, #32
 800876e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	2200      	movs	r2, #0
 8008776:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 800877a:	2300      	movs	r3, #0
 800877c:	e02c      	b.n	80087d8 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	681a      	ldr	r2, [r3, #0]
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800878c:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8008796:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8008798:	69fb      	ldr	r3, [r7, #28]
 800879a:	9300      	str	r3, [sp, #0]
 800879c:	2319      	movs	r3, #25
 800879e:	2201      	movs	r2, #1
 80087a0:	490f      	ldr	r1, [pc, #60]	@ (80087e0 <HAL_I2C_IsDeviceReady+0x254>)
 80087a2:	68f8      	ldr	r0, [r7, #12]
 80087a4:	f000 faee 	bl	8008d84 <I2C_WaitOnFlagUntilTimeout>
 80087a8:	4603      	mov	r3, r0
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d001      	beq.n	80087b2 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80087ae:	2301      	movs	r3, #1
 80087b0:	e012      	b.n	80087d8 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80087b2:	69bb      	ldr	r3, [r7, #24]
 80087b4:	3301      	adds	r3, #1
 80087b6:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80087b8:	69ba      	ldr	r2, [r7, #24]
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	429a      	cmp	r2, r3
 80087be:	f4ff af32 	bcc.w	8008626 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	2220      	movs	r2, #32
 80087c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	2200      	movs	r2, #0
 80087ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80087d2:	2301      	movs	r3, #1
 80087d4:	e000      	b.n	80087d8 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80087d6:	2302      	movs	r3, #2
  }
}
 80087d8:	4618      	mov	r0, r3
 80087da:	3720      	adds	r7, #32
 80087dc:	46bd      	mov	sp, r7
 80087de:	bd80      	pop	{r7, pc}
 80087e0:	00100002 	.word	0x00100002
 80087e4:	ffff0000 	.word	0xffff0000

080087e8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80087e8:	b580      	push	{r7, lr}
 80087ea:	b088      	sub	sp, #32
 80087ec:	af02      	add	r7, sp, #8
 80087ee:	60f8      	str	r0, [r7, #12]
 80087f0:	607a      	str	r2, [r7, #4]
 80087f2:	603b      	str	r3, [r7, #0]
 80087f4:	460b      	mov	r3, r1
 80087f6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087fc:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80087fe:	697b      	ldr	r3, [r7, #20]
 8008800:	2b08      	cmp	r3, #8
 8008802:	d006      	beq.n	8008812 <I2C_MasterRequestWrite+0x2a>
 8008804:	697b      	ldr	r3, [r7, #20]
 8008806:	2b01      	cmp	r3, #1
 8008808:	d003      	beq.n	8008812 <I2C_MasterRequestWrite+0x2a>
 800880a:	697b      	ldr	r3, [r7, #20]
 800880c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8008810:	d108      	bne.n	8008824 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	681a      	ldr	r2, [r3, #0]
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008820:	601a      	str	r2, [r3, #0]
 8008822:	e00b      	b.n	800883c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008828:	2b12      	cmp	r3, #18
 800882a:	d107      	bne.n	800883c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	681a      	ldr	r2, [r3, #0]
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800883a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800883c:	683b      	ldr	r3, [r7, #0]
 800883e:	9300      	str	r3, [sp, #0]
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	2200      	movs	r2, #0
 8008844:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8008848:	68f8      	ldr	r0, [r7, #12]
 800884a:	f000 fa9b 	bl	8008d84 <I2C_WaitOnFlagUntilTimeout>
 800884e:	4603      	mov	r3, r0
 8008850:	2b00      	cmp	r3, #0
 8008852:	d00d      	beq.n	8008870 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800885e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008862:	d103      	bne.n	800886c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800886a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800886c:	2303      	movs	r3, #3
 800886e:	e035      	b.n	80088dc <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	691b      	ldr	r3, [r3, #16]
 8008874:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008878:	d108      	bne.n	800888c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800887a:	897b      	ldrh	r3, [r7, #10]
 800887c:	b2db      	uxtb	r3, r3
 800887e:	461a      	mov	r2, r3
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8008888:	611a      	str	r2, [r3, #16]
 800888a:	e01b      	b.n	80088c4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800888c:	897b      	ldrh	r3, [r7, #10]
 800888e:	11db      	asrs	r3, r3, #7
 8008890:	b2db      	uxtb	r3, r3
 8008892:	f003 0306 	and.w	r3, r3, #6
 8008896:	b2db      	uxtb	r3, r3
 8008898:	f063 030f 	orn	r3, r3, #15
 800889c:	b2da      	uxtb	r2, r3
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80088a4:	683b      	ldr	r3, [r7, #0]
 80088a6:	687a      	ldr	r2, [r7, #4]
 80088a8:	490e      	ldr	r1, [pc, #56]	@ (80088e4 <I2C_MasterRequestWrite+0xfc>)
 80088aa:	68f8      	ldr	r0, [r7, #12]
 80088ac:	f000 fae4 	bl	8008e78 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80088b0:	4603      	mov	r3, r0
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d001      	beq.n	80088ba <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80088b6:	2301      	movs	r3, #1
 80088b8:	e010      	b.n	80088dc <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80088ba:	897b      	ldrh	r3, [r7, #10]
 80088bc:	b2da      	uxtb	r2, r3
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80088c4:	683b      	ldr	r3, [r7, #0]
 80088c6:	687a      	ldr	r2, [r7, #4]
 80088c8:	4907      	ldr	r1, [pc, #28]	@ (80088e8 <I2C_MasterRequestWrite+0x100>)
 80088ca:	68f8      	ldr	r0, [r7, #12]
 80088cc:	f000 fad4 	bl	8008e78 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80088d0:	4603      	mov	r3, r0
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	d001      	beq.n	80088da <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80088d6:	2301      	movs	r3, #1
 80088d8:	e000      	b.n	80088dc <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80088da:	2300      	movs	r3, #0
}
 80088dc:	4618      	mov	r0, r3
 80088de:	3718      	adds	r7, #24
 80088e0:	46bd      	mov	sp, r7
 80088e2:	bd80      	pop	{r7, pc}
 80088e4:	00010008 	.word	0x00010008
 80088e8:	00010002 	.word	0x00010002

080088ec <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80088ec:	b580      	push	{r7, lr}
 80088ee:	b088      	sub	sp, #32
 80088f0:	af02      	add	r7, sp, #8
 80088f2:	60f8      	str	r0, [r7, #12]
 80088f4:	607a      	str	r2, [r7, #4]
 80088f6:	603b      	str	r3, [r7, #0]
 80088f8:	460b      	mov	r3, r1
 80088fa:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008900:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	681a      	ldr	r2, [r3, #0]
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8008910:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8008912:	697b      	ldr	r3, [r7, #20]
 8008914:	2b08      	cmp	r3, #8
 8008916:	d006      	beq.n	8008926 <I2C_MasterRequestRead+0x3a>
 8008918:	697b      	ldr	r3, [r7, #20]
 800891a:	2b01      	cmp	r3, #1
 800891c:	d003      	beq.n	8008926 <I2C_MasterRequestRead+0x3a>
 800891e:	697b      	ldr	r3, [r7, #20]
 8008920:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8008924:	d108      	bne.n	8008938 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	681a      	ldr	r2, [r3, #0]
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008934:	601a      	str	r2, [r3, #0]
 8008936:	e00b      	b.n	8008950 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800893c:	2b11      	cmp	r3, #17
 800893e:	d107      	bne.n	8008950 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	681a      	ldr	r2, [r3, #0]
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800894e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008950:	683b      	ldr	r3, [r7, #0]
 8008952:	9300      	str	r3, [sp, #0]
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	2200      	movs	r2, #0
 8008958:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800895c:	68f8      	ldr	r0, [r7, #12]
 800895e:	f000 fa11 	bl	8008d84 <I2C_WaitOnFlagUntilTimeout>
 8008962:	4603      	mov	r3, r0
 8008964:	2b00      	cmp	r3, #0
 8008966:	d00d      	beq.n	8008984 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008972:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008976:	d103      	bne.n	8008980 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800897e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8008980:	2303      	movs	r3, #3
 8008982:	e079      	b.n	8008a78 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	691b      	ldr	r3, [r3, #16]
 8008988:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800898c:	d108      	bne.n	80089a0 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800898e:	897b      	ldrh	r3, [r7, #10]
 8008990:	b2db      	uxtb	r3, r3
 8008992:	f043 0301 	orr.w	r3, r3, #1
 8008996:	b2da      	uxtb	r2, r3
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	611a      	str	r2, [r3, #16]
 800899e:	e05f      	b.n	8008a60 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80089a0:	897b      	ldrh	r3, [r7, #10]
 80089a2:	11db      	asrs	r3, r3, #7
 80089a4:	b2db      	uxtb	r3, r3
 80089a6:	f003 0306 	and.w	r3, r3, #6
 80089aa:	b2db      	uxtb	r3, r3
 80089ac:	f063 030f 	orn	r3, r3, #15
 80089b0:	b2da      	uxtb	r2, r3
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80089b8:	683b      	ldr	r3, [r7, #0]
 80089ba:	687a      	ldr	r2, [r7, #4]
 80089bc:	4930      	ldr	r1, [pc, #192]	@ (8008a80 <I2C_MasterRequestRead+0x194>)
 80089be:	68f8      	ldr	r0, [r7, #12]
 80089c0:	f000 fa5a 	bl	8008e78 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80089c4:	4603      	mov	r3, r0
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d001      	beq.n	80089ce <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80089ca:	2301      	movs	r3, #1
 80089cc:	e054      	b.n	8008a78 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80089ce:	897b      	ldrh	r3, [r7, #10]
 80089d0:	b2da      	uxtb	r2, r3
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80089d8:	683b      	ldr	r3, [r7, #0]
 80089da:	687a      	ldr	r2, [r7, #4]
 80089dc:	4929      	ldr	r1, [pc, #164]	@ (8008a84 <I2C_MasterRequestRead+0x198>)
 80089de:	68f8      	ldr	r0, [r7, #12]
 80089e0:	f000 fa4a 	bl	8008e78 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80089e4:	4603      	mov	r3, r0
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d001      	beq.n	80089ee <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80089ea:	2301      	movs	r3, #1
 80089ec:	e044      	b.n	8008a78 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80089ee:	2300      	movs	r3, #0
 80089f0:	613b      	str	r3, [r7, #16]
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	695b      	ldr	r3, [r3, #20]
 80089f8:	613b      	str	r3, [r7, #16]
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	699b      	ldr	r3, [r3, #24]
 8008a00:	613b      	str	r3, [r7, #16]
 8008a02:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	681a      	ldr	r2, [r3, #0]
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008a12:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008a14:	683b      	ldr	r3, [r7, #0]
 8008a16:	9300      	str	r3, [sp, #0]
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	2200      	movs	r2, #0
 8008a1c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8008a20:	68f8      	ldr	r0, [r7, #12]
 8008a22:	f000 f9af 	bl	8008d84 <I2C_WaitOnFlagUntilTimeout>
 8008a26:	4603      	mov	r3, r0
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d00d      	beq.n	8008a48 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008a36:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008a3a:	d103      	bne.n	8008a44 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008a42:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8008a44:	2303      	movs	r3, #3
 8008a46:	e017      	b.n	8008a78 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8008a48:	897b      	ldrh	r3, [r7, #10]
 8008a4a:	11db      	asrs	r3, r3, #7
 8008a4c:	b2db      	uxtb	r3, r3
 8008a4e:	f003 0306 	and.w	r3, r3, #6
 8008a52:	b2db      	uxtb	r3, r3
 8008a54:	f063 030e 	orn	r3, r3, #14
 8008a58:	b2da      	uxtb	r2, r3
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008a60:	683b      	ldr	r3, [r7, #0]
 8008a62:	687a      	ldr	r2, [r7, #4]
 8008a64:	4907      	ldr	r1, [pc, #28]	@ (8008a84 <I2C_MasterRequestRead+0x198>)
 8008a66:	68f8      	ldr	r0, [r7, #12]
 8008a68:	f000 fa06 	bl	8008e78 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008a6c:	4603      	mov	r3, r0
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d001      	beq.n	8008a76 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8008a72:	2301      	movs	r3, #1
 8008a74:	e000      	b.n	8008a78 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8008a76:	2300      	movs	r3, #0
}
 8008a78:	4618      	mov	r0, r3
 8008a7a:	3718      	adds	r7, #24
 8008a7c:	46bd      	mov	sp, r7
 8008a7e:	bd80      	pop	{r7, pc}
 8008a80:	00010008 	.word	0x00010008
 8008a84:	00010002 	.word	0x00010002

08008a88 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8008a88:	b580      	push	{r7, lr}
 8008a8a:	b088      	sub	sp, #32
 8008a8c:	af02      	add	r7, sp, #8
 8008a8e:	60f8      	str	r0, [r7, #12]
 8008a90:	4608      	mov	r0, r1
 8008a92:	4611      	mov	r1, r2
 8008a94:	461a      	mov	r2, r3
 8008a96:	4603      	mov	r3, r0
 8008a98:	817b      	strh	r3, [r7, #10]
 8008a9a:	460b      	mov	r3, r1
 8008a9c:	813b      	strh	r3, [r7, #8]
 8008a9e:	4613      	mov	r3, r2
 8008aa0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	681a      	ldr	r2, [r3, #0]
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008ab0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008ab2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ab4:	9300      	str	r3, [sp, #0]
 8008ab6:	6a3b      	ldr	r3, [r7, #32]
 8008ab8:	2200      	movs	r2, #0
 8008aba:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8008abe:	68f8      	ldr	r0, [r7, #12]
 8008ac0:	f000 f960 	bl	8008d84 <I2C_WaitOnFlagUntilTimeout>
 8008ac4:	4603      	mov	r3, r0
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d00d      	beq.n	8008ae6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008ad4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008ad8:	d103      	bne.n	8008ae2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008ae0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8008ae2:	2303      	movs	r3, #3
 8008ae4:	e05f      	b.n	8008ba6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8008ae6:	897b      	ldrh	r3, [r7, #10]
 8008ae8:	b2db      	uxtb	r3, r3
 8008aea:	461a      	mov	r2, r3
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8008af4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008af6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008af8:	6a3a      	ldr	r2, [r7, #32]
 8008afa:	492d      	ldr	r1, [pc, #180]	@ (8008bb0 <I2C_RequestMemoryWrite+0x128>)
 8008afc:	68f8      	ldr	r0, [r7, #12]
 8008afe:	f000 f9bb 	bl	8008e78 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008b02:	4603      	mov	r3, r0
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	d001      	beq.n	8008b0c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8008b08:	2301      	movs	r3, #1
 8008b0a:	e04c      	b.n	8008ba6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008b0c:	2300      	movs	r3, #0
 8008b0e:	617b      	str	r3, [r7, #20]
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	695b      	ldr	r3, [r3, #20]
 8008b16:	617b      	str	r3, [r7, #20]
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	699b      	ldr	r3, [r3, #24]
 8008b1e:	617b      	str	r3, [r7, #20]
 8008b20:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008b22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008b24:	6a39      	ldr	r1, [r7, #32]
 8008b26:	68f8      	ldr	r0, [r7, #12]
 8008b28:	f000 fa46 	bl	8008fb8 <I2C_WaitOnTXEFlagUntilTimeout>
 8008b2c:	4603      	mov	r3, r0
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d00d      	beq.n	8008b4e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b36:	2b04      	cmp	r3, #4
 8008b38:	d107      	bne.n	8008b4a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	681a      	ldr	r2, [r3, #0]
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008b48:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8008b4a:	2301      	movs	r3, #1
 8008b4c:	e02b      	b.n	8008ba6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008b4e:	88fb      	ldrh	r3, [r7, #6]
 8008b50:	2b01      	cmp	r3, #1
 8008b52:	d105      	bne.n	8008b60 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008b54:	893b      	ldrh	r3, [r7, #8]
 8008b56:	b2da      	uxtb	r2, r3
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	611a      	str	r2, [r3, #16]
 8008b5e:	e021      	b.n	8008ba4 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8008b60:	893b      	ldrh	r3, [r7, #8]
 8008b62:	0a1b      	lsrs	r3, r3, #8
 8008b64:	b29b      	uxth	r3, r3
 8008b66:	b2da      	uxtb	r2, r3
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008b6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008b70:	6a39      	ldr	r1, [r7, #32]
 8008b72:	68f8      	ldr	r0, [r7, #12]
 8008b74:	f000 fa20 	bl	8008fb8 <I2C_WaitOnTXEFlagUntilTimeout>
 8008b78:	4603      	mov	r3, r0
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d00d      	beq.n	8008b9a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b82:	2b04      	cmp	r3, #4
 8008b84:	d107      	bne.n	8008b96 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	681a      	ldr	r2, [r3, #0]
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008b94:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8008b96:	2301      	movs	r3, #1
 8008b98:	e005      	b.n	8008ba6 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008b9a:	893b      	ldrh	r3, [r7, #8]
 8008b9c:	b2da      	uxtb	r2, r3
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8008ba4:	2300      	movs	r3, #0
}
 8008ba6:	4618      	mov	r0, r3
 8008ba8:	3718      	adds	r7, #24
 8008baa:	46bd      	mov	sp, r7
 8008bac:	bd80      	pop	{r7, pc}
 8008bae:	bf00      	nop
 8008bb0:	00010002 	.word	0x00010002

08008bb4 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8008bb4:	b580      	push	{r7, lr}
 8008bb6:	b088      	sub	sp, #32
 8008bb8:	af02      	add	r7, sp, #8
 8008bba:	60f8      	str	r0, [r7, #12]
 8008bbc:	4608      	mov	r0, r1
 8008bbe:	4611      	mov	r1, r2
 8008bc0:	461a      	mov	r2, r3
 8008bc2:	4603      	mov	r3, r0
 8008bc4:	817b      	strh	r3, [r7, #10]
 8008bc6:	460b      	mov	r3, r1
 8008bc8:	813b      	strh	r3, [r7, #8]
 8008bca:	4613      	mov	r3, r2
 8008bcc:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	681a      	ldr	r2, [r3, #0]
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8008bdc:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	681a      	ldr	r2, [r3, #0]
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008bec:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008bee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bf0:	9300      	str	r3, [sp, #0]
 8008bf2:	6a3b      	ldr	r3, [r7, #32]
 8008bf4:	2200      	movs	r2, #0
 8008bf6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8008bfa:	68f8      	ldr	r0, [r7, #12]
 8008bfc:	f000 f8c2 	bl	8008d84 <I2C_WaitOnFlagUntilTimeout>
 8008c00:	4603      	mov	r3, r0
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d00d      	beq.n	8008c22 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008c10:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008c14:	d103      	bne.n	8008c1e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008c1c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8008c1e:	2303      	movs	r3, #3
 8008c20:	e0aa      	b.n	8008d78 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8008c22:	897b      	ldrh	r3, [r7, #10]
 8008c24:	b2db      	uxtb	r3, r3
 8008c26:	461a      	mov	r2, r3
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8008c30:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008c32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c34:	6a3a      	ldr	r2, [r7, #32]
 8008c36:	4952      	ldr	r1, [pc, #328]	@ (8008d80 <I2C_RequestMemoryRead+0x1cc>)
 8008c38:	68f8      	ldr	r0, [r7, #12]
 8008c3a:	f000 f91d 	bl	8008e78 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008c3e:	4603      	mov	r3, r0
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d001      	beq.n	8008c48 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8008c44:	2301      	movs	r3, #1
 8008c46:	e097      	b.n	8008d78 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008c48:	2300      	movs	r3, #0
 8008c4a:	617b      	str	r3, [r7, #20]
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	695b      	ldr	r3, [r3, #20]
 8008c52:	617b      	str	r3, [r7, #20]
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	699b      	ldr	r3, [r3, #24]
 8008c5a:	617b      	str	r3, [r7, #20]
 8008c5c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008c5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008c60:	6a39      	ldr	r1, [r7, #32]
 8008c62:	68f8      	ldr	r0, [r7, #12]
 8008c64:	f000 f9a8 	bl	8008fb8 <I2C_WaitOnTXEFlagUntilTimeout>
 8008c68:	4603      	mov	r3, r0
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d00d      	beq.n	8008c8a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c72:	2b04      	cmp	r3, #4
 8008c74:	d107      	bne.n	8008c86 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	681a      	ldr	r2, [r3, #0]
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008c84:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8008c86:	2301      	movs	r3, #1
 8008c88:	e076      	b.n	8008d78 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008c8a:	88fb      	ldrh	r3, [r7, #6]
 8008c8c:	2b01      	cmp	r3, #1
 8008c8e:	d105      	bne.n	8008c9c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008c90:	893b      	ldrh	r3, [r7, #8]
 8008c92:	b2da      	uxtb	r2, r3
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	611a      	str	r2, [r3, #16]
 8008c9a:	e021      	b.n	8008ce0 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8008c9c:	893b      	ldrh	r3, [r7, #8]
 8008c9e:	0a1b      	lsrs	r3, r3, #8
 8008ca0:	b29b      	uxth	r3, r3
 8008ca2:	b2da      	uxtb	r2, r3
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008caa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008cac:	6a39      	ldr	r1, [r7, #32]
 8008cae:	68f8      	ldr	r0, [r7, #12]
 8008cb0:	f000 f982 	bl	8008fb8 <I2C_WaitOnTXEFlagUntilTimeout>
 8008cb4:	4603      	mov	r3, r0
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d00d      	beq.n	8008cd6 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008cbe:	2b04      	cmp	r3, #4
 8008cc0:	d107      	bne.n	8008cd2 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	681a      	ldr	r2, [r3, #0]
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008cd0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8008cd2:	2301      	movs	r3, #1
 8008cd4:	e050      	b.n	8008d78 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008cd6:	893b      	ldrh	r3, [r7, #8]
 8008cd8:	b2da      	uxtb	r2, r3
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008ce0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008ce2:	6a39      	ldr	r1, [r7, #32]
 8008ce4:	68f8      	ldr	r0, [r7, #12]
 8008ce6:	f000 f967 	bl	8008fb8 <I2C_WaitOnTXEFlagUntilTimeout>
 8008cea:	4603      	mov	r3, r0
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	d00d      	beq.n	8008d0c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008cf4:	2b04      	cmp	r3, #4
 8008cf6:	d107      	bne.n	8008d08 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	681a      	ldr	r2, [r3, #0]
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008d06:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8008d08:	2301      	movs	r3, #1
 8008d0a:	e035      	b.n	8008d78 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	681a      	ldr	r2, [r3, #0]
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008d1a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008d1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d1e:	9300      	str	r3, [sp, #0]
 8008d20:	6a3b      	ldr	r3, [r7, #32]
 8008d22:	2200      	movs	r2, #0
 8008d24:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8008d28:	68f8      	ldr	r0, [r7, #12]
 8008d2a:	f000 f82b 	bl	8008d84 <I2C_WaitOnFlagUntilTimeout>
 8008d2e:	4603      	mov	r3, r0
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d00d      	beq.n	8008d50 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008d3e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008d42:	d103      	bne.n	8008d4c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008d4a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8008d4c:	2303      	movs	r3, #3
 8008d4e:	e013      	b.n	8008d78 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8008d50:	897b      	ldrh	r3, [r7, #10]
 8008d52:	b2db      	uxtb	r3, r3
 8008d54:	f043 0301 	orr.w	r3, r3, #1
 8008d58:	b2da      	uxtb	r2, r3
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008d60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d62:	6a3a      	ldr	r2, [r7, #32]
 8008d64:	4906      	ldr	r1, [pc, #24]	@ (8008d80 <I2C_RequestMemoryRead+0x1cc>)
 8008d66:	68f8      	ldr	r0, [r7, #12]
 8008d68:	f000 f886 	bl	8008e78 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008d6c:	4603      	mov	r3, r0
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d001      	beq.n	8008d76 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8008d72:	2301      	movs	r3, #1
 8008d74:	e000      	b.n	8008d78 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8008d76:	2300      	movs	r3, #0
}
 8008d78:	4618      	mov	r0, r3
 8008d7a:	3718      	adds	r7, #24
 8008d7c:	46bd      	mov	sp, r7
 8008d7e:	bd80      	pop	{r7, pc}
 8008d80:	00010002 	.word	0x00010002

08008d84 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8008d84:	b580      	push	{r7, lr}
 8008d86:	b084      	sub	sp, #16
 8008d88:	af00      	add	r7, sp, #0
 8008d8a:	60f8      	str	r0, [r7, #12]
 8008d8c:	60b9      	str	r1, [r7, #8]
 8008d8e:	603b      	str	r3, [r7, #0]
 8008d90:	4613      	mov	r3, r2
 8008d92:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008d94:	e048      	b.n	8008e28 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008d96:	683b      	ldr	r3, [r7, #0]
 8008d98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d9c:	d044      	beq.n	8008e28 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008d9e:	f7fc fe65 	bl	8005a6c <HAL_GetTick>
 8008da2:	4602      	mov	r2, r0
 8008da4:	69bb      	ldr	r3, [r7, #24]
 8008da6:	1ad3      	subs	r3, r2, r3
 8008da8:	683a      	ldr	r2, [r7, #0]
 8008daa:	429a      	cmp	r2, r3
 8008dac:	d302      	bcc.n	8008db4 <I2C_WaitOnFlagUntilTimeout+0x30>
 8008dae:	683b      	ldr	r3, [r7, #0]
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	d139      	bne.n	8008e28 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8008db4:	68bb      	ldr	r3, [r7, #8]
 8008db6:	0c1b      	lsrs	r3, r3, #16
 8008db8:	b2db      	uxtb	r3, r3
 8008dba:	2b01      	cmp	r3, #1
 8008dbc:	d10d      	bne.n	8008dda <I2C_WaitOnFlagUntilTimeout+0x56>
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	695b      	ldr	r3, [r3, #20]
 8008dc4:	43da      	mvns	r2, r3
 8008dc6:	68bb      	ldr	r3, [r7, #8]
 8008dc8:	4013      	ands	r3, r2
 8008dca:	b29b      	uxth	r3, r3
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	bf0c      	ite	eq
 8008dd0:	2301      	moveq	r3, #1
 8008dd2:	2300      	movne	r3, #0
 8008dd4:	b2db      	uxtb	r3, r3
 8008dd6:	461a      	mov	r2, r3
 8008dd8:	e00c      	b.n	8008df4 <I2C_WaitOnFlagUntilTimeout+0x70>
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	699b      	ldr	r3, [r3, #24]
 8008de0:	43da      	mvns	r2, r3
 8008de2:	68bb      	ldr	r3, [r7, #8]
 8008de4:	4013      	ands	r3, r2
 8008de6:	b29b      	uxth	r3, r3
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	bf0c      	ite	eq
 8008dec:	2301      	moveq	r3, #1
 8008dee:	2300      	movne	r3, #0
 8008df0:	b2db      	uxtb	r3, r3
 8008df2:	461a      	mov	r2, r3
 8008df4:	79fb      	ldrb	r3, [r7, #7]
 8008df6:	429a      	cmp	r2, r3
 8008df8:	d116      	bne.n	8008e28 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8008dfa:	68fb      	ldr	r3, [r7, #12]
 8008dfc:	2200      	movs	r2, #0
 8008dfe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	2220      	movs	r2, #32
 8008e04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	2200      	movs	r2, #0
 8008e0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e14:	f043 0220 	orr.w	r2, r3, #32
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	2200      	movs	r2, #0
 8008e20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8008e24:	2301      	movs	r3, #1
 8008e26:	e023      	b.n	8008e70 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008e28:	68bb      	ldr	r3, [r7, #8]
 8008e2a:	0c1b      	lsrs	r3, r3, #16
 8008e2c:	b2db      	uxtb	r3, r3
 8008e2e:	2b01      	cmp	r3, #1
 8008e30:	d10d      	bne.n	8008e4e <I2C_WaitOnFlagUntilTimeout+0xca>
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	695b      	ldr	r3, [r3, #20]
 8008e38:	43da      	mvns	r2, r3
 8008e3a:	68bb      	ldr	r3, [r7, #8]
 8008e3c:	4013      	ands	r3, r2
 8008e3e:	b29b      	uxth	r3, r3
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	bf0c      	ite	eq
 8008e44:	2301      	moveq	r3, #1
 8008e46:	2300      	movne	r3, #0
 8008e48:	b2db      	uxtb	r3, r3
 8008e4a:	461a      	mov	r2, r3
 8008e4c:	e00c      	b.n	8008e68 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	699b      	ldr	r3, [r3, #24]
 8008e54:	43da      	mvns	r2, r3
 8008e56:	68bb      	ldr	r3, [r7, #8]
 8008e58:	4013      	ands	r3, r2
 8008e5a:	b29b      	uxth	r3, r3
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	bf0c      	ite	eq
 8008e60:	2301      	moveq	r3, #1
 8008e62:	2300      	movne	r3, #0
 8008e64:	b2db      	uxtb	r3, r3
 8008e66:	461a      	mov	r2, r3
 8008e68:	79fb      	ldrb	r3, [r7, #7]
 8008e6a:	429a      	cmp	r2, r3
 8008e6c:	d093      	beq.n	8008d96 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008e6e:	2300      	movs	r3, #0
}
 8008e70:	4618      	mov	r0, r3
 8008e72:	3710      	adds	r7, #16
 8008e74:	46bd      	mov	sp, r7
 8008e76:	bd80      	pop	{r7, pc}

08008e78 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8008e78:	b580      	push	{r7, lr}
 8008e7a:	b084      	sub	sp, #16
 8008e7c:	af00      	add	r7, sp, #0
 8008e7e:	60f8      	str	r0, [r7, #12]
 8008e80:	60b9      	str	r1, [r7, #8]
 8008e82:	607a      	str	r2, [r7, #4]
 8008e84:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008e86:	e071      	b.n	8008f6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	695b      	ldr	r3, [r3, #20]
 8008e8e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008e92:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008e96:	d123      	bne.n	8008ee0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	681a      	ldr	r2, [r3, #0]
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008ea6:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8008eb0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	2200      	movs	r2, #0
 8008eb6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	2220      	movs	r2, #32
 8008ebc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	2200      	movs	r2, #0
 8008ec4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ecc:	f043 0204 	orr.w	r2, r3, #4
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	2200      	movs	r2, #0
 8008ed8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8008edc:	2301      	movs	r3, #1
 8008ede:	e067      	b.n	8008fb0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ee6:	d041      	beq.n	8008f6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008ee8:	f7fc fdc0 	bl	8005a6c <HAL_GetTick>
 8008eec:	4602      	mov	r2, r0
 8008eee:	683b      	ldr	r3, [r7, #0]
 8008ef0:	1ad3      	subs	r3, r2, r3
 8008ef2:	687a      	ldr	r2, [r7, #4]
 8008ef4:	429a      	cmp	r2, r3
 8008ef6:	d302      	bcc.n	8008efe <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d136      	bne.n	8008f6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8008efe:	68bb      	ldr	r3, [r7, #8]
 8008f00:	0c1b      	lsrs	r3, r3, #16
 8008f02:	b2db      	uxtb	r3, r3
 8008f04:	2b01      	cmp	r3, #1
 8008f06:	d10c      	bne.n	8008f22 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	695b      	ldr	r3, [r3, #20]
 8008f0e:	43da      	mvns	r2, r3
 8008f10:	68bb      	ldr	r3, [r7, #8]
 8008f12:	4013      	ands	r3, r2
 8008f14:	b29b      	uxth	r3, r3
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	bf14      	ite	ne
 8008f1a:	2301      	movne	r3, #1
 8008f1c:	2300      	moveq	r3, #0
 8008f1e:	b2db      	uxtb	r3, r3
 8008f20:	e00b      	b.n	8008f3a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	699b      	ldr	r3, [r3, #24]
 8008f28:	43da      	mvns	r2, r3
 8008f2a:	68bb      	ldr	r3, [r7, #8]
 8008f2c:	4013      	ands	r3, r2
 8008f2e:	b29b      	uxth	r3, r3
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	bf14      	ite	ne
 8008f34:	2301      	movne	r3, #1
 8008f36:	2300      	moveq	r3, #0
 8008f38:	b2db      	uxtb	r3, r3
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d016      	beq.n	8008f6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	2200      	movs	r2, #0
 8008f42:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	2220      	movs	r2, #32
 8008f48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	2200      	movs	r2, #0
 8008f50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f58:	f043 0220 	orr.w	r2, r3, #32
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	2200      	movs	r2, #0
 8008f64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8008f68:	2301      	movs	r3, #1
 8008f6a:	e021      	b.n	8008fb0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008f6c:	68bb      	ldr	r3, [r7, #8]
 8008f6e:	0c1b      	lsrs	r3, r3, #16
 8008f70:	b2db      	uxtb	r3, r3
 8008f72:	2b01      	cmp	r3, #1
 8008f74:	d10c      	bne.n	8008f90 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	695b      	ldr	r3, [r3, #20]
 8008f7c:	43da      	mvns	r2, r3
 8008f7e:	68bb      	ldr	r3, [r7, #8]
 8008f80:	4013      	ands	r3, r2
 8008f82:	b29b      	uxth	r3, r3
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	bf14      	ite	ne
 8008f88:	2301      	movne	r3, #1
 8008f8a:	2300      	moveq	r3, #0
 8008f8c:	b2db      	uxtb	r3, r3
 8008f8e:	e00b      	b.n	8008fa8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	699b      	ldr	r3, [r3, #24]
 8008f96:	43da      	mvns	r2, r3
 8008f98:	68bb      	ldr	r3, [r7, #8]
 8008f9a:	4013      	ands	r3, r2
 8008f9c:	b29b      	uxth	r3, r3
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	bf14      	ite	ne
 8008fa2:	2301      	movne	r3, #1
 8008fa4:	2300      	moveq	r3, #0
 8008fa6:	b2db      	uxtb	r3, r3
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	f47f af6d 	bne.w	8008e88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8008fae:	2300      	movs	r3, #0
}
 8008fb0:	4618      	mov	r0, r3
 8008fb2:	3710      	adds	r7, #16
 8008fb4:	46bd      	mov	sp, r7
 8008fb6:	bd80      	pop	{r7, pc}

08008fb8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008fb8:	b580      	push	{r7, lr}
 8008fba:	b084      	sub	sp, #16
 8008fbc:	af00      	add	r7, sp, #0
 8008fbe:	60f8      	str	r0, [r7, #12]
 8008fc0:	60b9      	str	r1, [r7, #8]
 8008fc2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008fc4:	e034      	b.n	8009030 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008fc6:	68f8      	ldr	r0, [r7, #12]
 8008fc8:	f000 f8e3 	bl	8009192 <I2C_IsAcknowledgeFailed>
 8008fcc:	4603      	mov	r3, r0
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d001      	beq.n	8008fd6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008fd2:	2301      	movs	r3, #1
 8008fd4:	e034      	b.n	8009040 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008fd6:	68bb      	ldr	r3, [r7, #8]
 8008fd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008fdc:	d028      	beq.n	8009030 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008fde:	f7fc fd45 	bl	8005a6c <HAL_GetTick>
 8008fe2:	4602      	mov	r2, r0
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	1ad3      	subs	r3, r2, r3
 8008fe8:	68ba      	ldr	r2, [r7, #8]
 8008fea:	429a      	cmp	r2, r3
 8008fec:	d302      	bcc.n	8008ff4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8008fee:	68bb      	ldr	r3, [r7, #8]
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	d11d      	bne.n	8009030 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	695b      	ldr	r3, [r3, #20]
 8008ffa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008ffe:	2b80      	cmp	r3, #128	@ 0x80
 8009000:	d016      	beq.n	8009030 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	2200      	movs	r2, #0
 8009006:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	2220      	movs	r2, #32
 800900c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	2200      	movs	r2, #0
 8009014:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800901c:	f043 0220 	orr.w	r2, r3, #32
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	2200      	movs	r2, #0
 8009028:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800902c:	2301      	movs	r3, #1
 800902e:	e007      	b.n	8009040 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009030:	68fb      	ldr	r3, [r7, #12]
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	695b      	ldr	r3, [r3, #20]
 8009036:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800903a:	2b80      	cmp	r3, #128	@ 0x80
 800903c:	d1c3      	bne.n	8008fc6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800903e:	2300      	movs	r3, #0
}
 8009040:	4618      	mov	r0, r3
 8009042:	3710      	adds	r7, #16
 8009044:	46bd      	mov	sp, r7
 8009046:	bd80      	pop	{r7, pc}

08009048 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009048:	b580      	push	{r7, lr}
 800904a:	b084      	sub	sp, #16
 800904c:	af00      	add	r7, sp, #0
 800904e:	60f8      	str	r0, [r7, #12]
 8009050:	60b9      	str	r1, [r7, #8]
 8009052:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8009054:	e034      	b.n	80090c0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8009056:	68f8      	ldr	r0, [r7, #12]
 8009058:	f000 f89b 	bl	8009192 <I2C_IsAcknowledgeFailed>
 800905c:	4603      	mov	r3, r0
 800905e:	2b00      	cmp	r3, #0
 8009060:	d001      	beq.n	8009066 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8009062:	2301      	movs	r3, #1
 8009064:	e034      	b.n	80090d0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009066:	68bb      	ldr	r3, [r7, #8]
 8009068:	f1b3 3fff 	cmp.w	r3, #4294967295
 800906c:	d028      	beq.n	80090c0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800906e:	f7fc fcfd 	bl	8005a6c <HAL_GetTick>
 8009072:	4602      	mov	r2, r0
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	1ad3      	subs	r3, r2, r3
 8009078:	68ba      	ldr	r2, [r7, #8]
 800907a:	429a      	cmp	r2, r3
 800907c:	d302      	bcc.n	8009084 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800907e:	68bb      	ldr	r3, [r7, #8]
 8009080:	2b00      	cmp	r3, #0
 8009082:	d11d      	bne.n	80090c0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	695b      	ldr	r3, [r3, #20]
 800908a:	f003 0304 	and.w	r3, r3, #4
 800908e:	2b04      	cmp	r3, #4
 8009090:	d016      	beq.n	80090c0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	2200      	movs	r2, #0
 8009096:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	2220      	movs	r2, #32
 800909c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	2200      	movs	r2, #0
 80090a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80090ac:	f043 0220 	orr.w	r2, r3, #32
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	2200      	movs	r2, #0
 80090b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80090bc:	2301      	movs	r3, #1
 80090be:	e007      	b.n	80090d0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	695b      	ldr	r3, [r3, #20]
 80090c6:	f003 0304 	and.w	r3, r3, #4
 80090ca:	2b04      	cmp	r3, #4
 80090cc:	d1c3      	bne.n	8009056 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80090ce:	2300      	movs	r3, #0
}
 80090d0:	4618      	mov	r0, r3
 80090d2:	3710      	adds	r7, #16
 80090d4:	46bd      	mov	sp, r7
 80090d6:	bd80      	pop	{r7, pc}

080090d8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80090d8:	b580      	push	{r7, lr}
 80090da:	b084      	sub	sp, #16
 80090dc:	af00      	add	r7, sp, #0
 80090de:	60f8      	str	r0, [r7, #12]
 80090e0:	60b9      	str	r1, [r7, #8]
 80090e2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80090e4:	e049      	b.n	800917a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	695b      	ldr	r3, [r3, #20]
 80090ec:	f003 0310 	and.w	r3, r3, #16
 80090f0:	2b10      	cmp	r3, #16
 80090f2:	d119      	bne.n	8009128 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	f06f 0210 	mvn.w	r2, #16
 80090fc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	2200      	movs	r2, #0
 8009102:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	2220      	movs	r2, #32
 8009108:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	2200      	movs	r2, #0
 8009110:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	2200      	movs	r2, #0
 8009120:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8009124:	2301      	movs	r3, #1
 8009126:	e030      	b.n	800918a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009128:	f7fc fca0 	bl	8005a6c <HAL_GetTick>
 800912c:	4602      	mov	r2, r0
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	1ad3      	subs	r3, r2, r3
 8009132:	68ba      	ldr	r2, [r7, #8]
 8009134:	429a      	cmp	r2, r3
 8009136:	d302      	bcc.n	800913e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8009138:	68bb      	ldr	r3, [r7, #8]
 800913a:	2b00      	cmp	r3, #0
 800913c:	d11d      	bne.n	800917a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	695b      	ldr	r3, [r3, #20]
 8009144:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009148:	2b40      	cmp	r3, #64	@ 0x40
 800914a:	d016      	beq.n	800917a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	2200      	movs	r2, #0
 8009150:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	2220      	movs	r2, #32
 8009156:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	2200      	movs	r2, #0
 800915e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009166:	f043 0220 	orr.w	r2, r3, #32
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	2200      	movs	r2, #0
 8009172:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8009176:	2301      	movs	r3, #1
 8009178:	e007      	b.n	800918a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	695b      	ldr	r3, [r3, #20]
 8009180:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009184:	2b40      	cmp	r3, #64	@ 0x40
 8009186:	d1ae      	bne.n	80090e6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009188:	2300      	movs	r3, #0
}
 800918a:	4618      	mov	r0, r3
 800918c:	3710      	adds	r7, #16
 800918e:	46bd      	mov	sp, r7
 8009190:	bd80      	pop	{r7, pc}

08009192 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8009192:	b480      	push	{r7}
 8009194:	b083      	sub	sp, #12
 8009196:	af00      	add	r7, sp, #0
 8009198:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	695b      	ldr	r3, [r3, #20]
 80091a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80091a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80091a8:	d11b      	bne.n	80091e2 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80091b2:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	2200      	movs	r2, #0
 80091b8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	2220      	movs	r2, #32
 80091be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	2200      	movs	r2, #0
 80091c6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091ce:	f043 0204 	orr.w	r2, r3, #4
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	2200      	movs	r2, #0
 80091da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80091de:	2301      	movs	r3, #1
 80091e0:	e000      	b.n	80091e4 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80091e2:	2300      	movs	r3, #0
}
 80091e4:	4618      	mov	r0, r3
 80091e6:	370c      	adds	r7, #12
 80091e8:	46bd      	mov	sp, r7
 80091ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ee:	4770      	bx	lr

080091f0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80091f0:	b580      	push	{r7, lr}
 80091f2:	b086      	sub	sp, #24
 80091f4:	af00      	add	r7, sp, #0
 80091f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	d101      	bne.n	8009202 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80091fe:	2301      	movs	r3, #1
 8009200:	e267      	b.n	80096d2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	f003 0301 	and.w	r3, r3, #1
 800920a:	2b00      	cmp	r3, #0
 800920c:	d075      	beq.n	80092fa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800920e:	4b88      	ldr	r3, [pc, #544]	@ (8009430 <HAL_RCC_OscConfig+0x240>)
 8009210:	689b      	ldr	r3, [r3, #8]
 8009212:	f003 030c 	and.w	r3, r3, #12
 8009216:	2b04      	cmp	r3, #4
 8009218:	d00c      	beq.n	8009234 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800921a:	4b85      	ldr	r3, [pc, #532]	@ (8009430 <HAL_RCC_OscConfig+0x240>)
 800921c:	689b      	ldr	r3, [r3, #8]
 800921e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8009222:	2b08      	cmp	r3, #8
 8009224:	d112      	bne.n	800924c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009226:	4b82      	ldr	r3, [pc, #520]	@ (8009430 <HAL_RCC_OscConfig+0x240>)
 8009228:	685b      	ldr	r3, [r3, #4]
 800922a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800922e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009232:	d10b      	bne.n	800924c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009234:	4b7e      	ldr	r3, [pc, #504]	@ (8009430 <HAL_RCC_OscConfig+0x240>)
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800923c:	2b00      	cmp	r3, #0
 800923e:	d05b      	beq.n	80092f8 <HAL_RCC_OscConfig+0x108>
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	685b      	ldr	r3, [r3, #4]
 8009244:	2b00      	cmp	r3, #0
 8009246:	d157      	bne.n	80092f8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8009248:	2301      	movs	r3, #1
 800924a:	e242      	b.n	80096d2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	685b      	ldr	r3, [r3, #4]
 8009250:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009254:	d106      	bne.n	8009264 <HAL_RCC_OscConfig+0x74>
 8009256:	4b76      	ldr	r3, [pc, #472]	@ (8009430 <HAL_RCC_OscConfig+0x240>)
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	4a75      	ldr	r2, [pc, #468]	@ (8009430 <HAL_RCC_OscConfig+0x240>)
 800925c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009260:	6013      	str	r3, [r2, #0]
 8009262:	e01d      	b.n	80092a0 <HAL_RCC_OscConfig+0xb0>
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	685b      	ldr	r3, [r3, #4]
 8009268:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800926c:	d10c      	bne.n	8009288 <HAL_RCC_OscConfig+0x98>
 800926e:	4b70      	ldr	r3, [pc, #448]	@ (8009430 <HAL_RCC_OscConfig+0x240>)
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	4a6f      	ldr	r2, [pc, #444]	@ (8009430 <HAL_RCC_OscConfig+0x240>)
 8009274:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8009278:	6013      	str	r3, [r2, #0]
 800927a:	4b6d      	ldr	r3, [pc, #436]	@ (8009430 <HAL_RCC_OscConfig+0x240>)
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	4a6c      	ldr	r2, [pc, #432]	@ (8009430 <HAL_RCC_OscConfig+0x240>)
 8009280:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009284:	6013      	str	r3, [r2, #0]
 8009286:	e00b      	b.n	80092a0 <HAL_RCC_OscConfig+0xb0>
 8009288:	4b69      	ldr	r3, [pc, #420]	@ (8009430 <HAL_RCC_OscConfig+0x240>)
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	4a68      	ldr	r2, [pc, #416]	@ (8009430 <HAL_RCC_OscConfig+0x240>)
 800928e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009292:	6013      	str	r3, [r2, #0]
 8009294:	4b66      	ldr	r3, [pc, #408]	@ (8009430 <HAL_RCC_OscConfig+0x240>)
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	4a65      	ldr	r2, [pc, #404]	@ (8009430 <HAL_RCC_OscConfig+0x240>)
 800929a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800929e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	685b      	ldr	r3, [r3, #4]
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	d013      	beq.n	80092d0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80092a8:	f7fc fbe0 	bl	8005a6c <HAL_GetTick>
 80092ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80092ae:	e008      	b.n	80092c2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80092b0:	f7fc fbdc 	bl	8005a6c <HAL_GetTick>
 80092b4:	4602      	mov	r2, r0
 80092b6:	693b      	ldr	r3, [r7, #16]
 80092b8:	1ad3      	subs	r3, r2, r3
 80092ba:	2b64      	cmp	r3, #100	@ 0x64
 80092bc:	d901      	bls.n	80092c2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80092be:	2303      	movs	r3, #3
 80092c0:	e207      	b.n	80096d2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80092c2:	4b5b      	ldr	r3, [pc, #364]	@ (8009430 <HAL_RCC_OscConfig+0x240>)
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	d0f0      	beq.n	80092b0 <HAL_RCC_OscConfig+0xc0>
 80092ce:	e014      	b.n	80092fa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80092d0:	f7fc fbcc 	bl	8005a6c <HAL_GetTick>
 80092d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80092d6:	e008      	b.n	80092ea <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80092d8:	f7fc fbc8 	bl	8005a6c <HAL_GetTick>
 80092dc:	4602      	mov	r2, r0
 80092de:	693b      	ldr	r3, [r7, #16]
 80092e0:	1ad3      	subs	r3, r2, r3
 80092e2:	2b64      	cmp	r3, #100	@ 0x64
 80092e4:	d901      	bls.n	80092ea <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80092e6:	2303      	movs	r3, #3
 80092e8:	e1f3      	b.n	80096d2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80092ea:	4b51      	ldr	r3, [pc, #324]	@ (8009430 <HAL_RCC_OscConfig+0x240>)
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	d1f0      	bne.n	80092d8 <HAL_RCC_OscConfig+0xe8>
 80092f6:	e000      	b.n	80092fa <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80092f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	f003 0302 	and.w	r3, r3, #2
 8009302:	2b00      	cmp	r3, #0
 8009304:	d063      	beq.n	80093ce <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8009306:	4b4a      	ldr	r3, [pc, #296]	@ (8009430 <HAL_RCC_OscConfig+0x240>)
 8009308:	689b      	ldr	r3, [r3, #8]
 800930a:	f003 030c 	and.w	r3, r3, #12
 800930e:	2b00      	cmp	r3, #0
 8009310:	d00b      	beq.n	800932a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009312:	4b47      	ldr	r3, [pc, #284]	@ (8009430 <HAL_RCC_OscConfig+0x240>)
 8009314:	689b      	ldr	r3, [r3, #8]
 8009316:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800931a:	2b08      	cmp	r3, #8
 800931c:	d11c      	bne.n	8009358 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800931e:	4b44      	ldr	r3, [pc, #272]	@ (8009430 <HAL_RCC_OscConfig+0x240>)
 8009320:	685b      	ldr	r3, [r3, #4]
 8009322:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009326:	2b00      	cmp	r3, #0
 8009328:	d116      	bne.n	8009358 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800932a:	4b41      	ldr	r3, [pc, #260]	@ (8009430 <HAL_RCC_OscConfig+0x240>)
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	f003 0302 	and.w	r3, r3, #2
 8009332:	2b00      	cmp	r3, #0
 8009334:	d005      	beq.n	8009342 <HAL_RCC_OscConfig+0x152>
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	68db      	ldr	r3, [r3, #12]
 800933a:	2b01      	cmp	r3, #1
 800933c:	d001      	beq.n	8009342 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800933e:	2301      	movs	r3, #1
 8009340:	e1c7      	b.n	80096d2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009342:	4b3b      	ldr	r3, [pc, #236]	@ (8009430 <HAL_RCC_OscConfig+0x240>)
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	691b      	ldr	r3, [r3, #16]
 800934e:	00db      	lsls	r3, r3, #3
 8009350:	4937      	ldr	r1, [pc, #220]	@ (8009430 <HAL_RCC_OscConfig+0x240>)
 8009352:	4313      	orrs	r3, r2
 8009354:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009356:	e03a      	b.n	80093ce <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	68db      	ldr	r3, [r3, #12]
 800935c:	2b00      	cmp	r3, #0
 800935e:	d020      	beq.n	80093a2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009360:	4b34      	ldr	r3, [pc, #208]	@ (8009434 <HAL_RCC_OscConfig+0x244>)
 8009362:	2201      	movs	r2, #1
 8009364:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009366:	f7fc fb81 	bl	8005a6c <HAL_GetTick>
 800936a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800936c:	e008      	b.n	8009380 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800936e:	f7fc fb7d 	bl	8005a6c <HAL_GetTick>
 8009372:	4602      	mov	r2, r0
 8009374:	693b      	ldr	r3, [r7, #16]
 8009376:	1ad3      	subs	r3, r2, r3
 8009378:	2b02      	cmp	r3, #2
 800937a:	d901      	bls.n	8009380 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800937c:	2303      	movs	r3, #3
 800937e:	e1a8      	b.n	80096d2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009380:	4b2b      	ldr	r3, [pc, #172]	@ (8009430 <HAL_RCC_OscConfig+0x240>)
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	f003 0302 	and.w	r3, r3, #2
 8009388:	2b00      	cmp	r3, #0
 800938a:	d0f0      	beq.n	800936e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800938c:	4b28      	ldr	r3, [pc, #160]	@ (8009430 <HAL_RCC_OscConfig+0x240>)
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	691b      	ldr	r3, [r3, #16]
 8009398:	00db      	lsls	r3, r3, #3
 800939a:	4925      	ldr	r1, [pc, #148]	@ (8009430 <HAL_RCC_OscConfig+0x240>)
 800939c:	4313      	orrs	r3, r2
 800939e:	600b      	str	r3, [r1, #0]
 80093a0:	e015      	b.n	80093ce <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80093a2:	4b24      	ldr	r3, [pc, #144]	@ (8009434 <HAL_RCC_OscConfig+0x244>)
 80093a4:	2200      	movs	r2, #0
 80093a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80093a8:	f7fc fb60 	bl	8005a6c <HAL_GetTick>
 80093ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80093ae:	e008      	b.n	80093c2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80093b0:	f7fc fb5c 	bl	8005a6c <HAL_GetTick>
 80093b4:	4602      	mov	r2, r0
 80093b6:	693b      	ldr	r3, [r7, #16]
 80093b8:	1ad3      	subs	r3, r2, r3
 80093ba:	2b02      	cmp	r3, #2
 80093bc:	d901      	bls.n	80093c2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80093be:	2303      	movs	r3, #3
 80093c0:	e187      	b.n	80096d2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80093c2:	4b1b      	ldr	r3, [pc, #108]	@ (8009430 <HAL_RCC_OscConfig+0x240>)
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	f003 0302 	and.w	r3, r3, #2
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d1f0      	bne.n	80093b0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	f003 0308 	and.w	r3, r3, #8
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	d036      	beq.n	8009448 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	695b      	ldr	r3, [r3, #20]
 80093de:	2b00      	cmp	r3, #0
 80093e0:	d016      	beq.n	8009410 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80093e2:	4b15      	ldr	r3, [pc, #84]	@ (8009438 <HAL_RCC_OscConfig+0x248>)
 80093e4:	2201      	movs	r2, #1
 80093e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80093e8:	f7fc fb40 	bl	8005a6c <HAL_GetTick>
 80093ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80093ee:	e008      	b.n	8009402 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80093f0:	f7fc fb3c 	bl	8005a6c <HAL_GetTick>
 80093f4:	4602      	mov	r2, r0
 80093f6:	693b      	ldr	r3, [r7, #16]
 80093f8:	1ad3      	subs	r3, r2, r3
 80093fa:	2b02      	cmp	r3, #2
 80093fc:	d901      	bls.n	8009402 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80093fe:	2303      	movs	r3, #3
 8009400:	e167      	b.n	80096d2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009402:	4b0b      	ldr	r3, [pc, #44]	@ (8009430 <HAL_RCC_OscConfig+0x240>)
 8009404:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009406:	f003 0302 	and.w	r3, r3, #2
 800940a:	2b00      	cmp	r3, #0
 800940c:	d0f0      	beq.n	80093f0 <HAL_RCC_OscConfig+0x200>
 800940e:	e01b      	b.n	8009448 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009410:	4b09      	ldr	r3, [pc, #36]	@ (8009438 <HAL_RCC_OscConfig+0x248>)
 8009412:	2200      	movs	r2, #0
 8009414:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009416:	f7fc fb29 	bl	8005a6c <HAL_GetTick>
 800941a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800941c:	e00e      	b.n	800943c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800941e:	f7fc fb25 	bl	8005a6c <HAL_GetTick>
 8009422:	4602      	mov	r2, r0
 8009424:	693b      	ldr	r3, [r7, #16]
 8009426:	1ad3      	subs	r3, r2, r3
 8009428:	2b02      	cmp	r3, #2
 800942a:	d907      	bls.n	800943c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800942c:	2303      	movs	r3, #3
 800942e:	e150      	b.n	80096d2 <HAL_RCC_OscConfig+0x4e2>
 8009430:	40023800 	.word	0x40023800
 8009434:	42470000 	.word	0x42470000
 8009438:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800943c:	4b88      	ldr	r3, [pc, #544]	@ (8009660 <HAL_RCC_OscConfig+0x470>)
 800943e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009440:	f003 0302 	and.w	r3, r3, #2
 8009444:	2b00      	cmp	r3, #0
 8009446:	d1ea      	bne.n	800941e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	f003 0304 	and.w	r3, r3, #4
 8009450:	2b00      	cmp	r3, #0
 8009452:	f000 8097 	beq.w	8009584 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009456:	2300      	movs	r3, #0
 8009458:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800945a:	4b81      	ldr	r3, [pc, #516]	@ (8009660 <HAL_RCC_OscConfig+0x470>)
 800945c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800945e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009462:	2b00      	cmp	r3, #0
 8009464:	d10f      	bne.n	8009486 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009466:	2300      	movs	r3, #0
 8009468:	60bb      	str	r3, [r7, #8]
 800946a:	4b7d      	ldr	r3, [pc, #500]	@ (8009660 <HAL_RCC_OscConfig+0x470>)
 800946c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800946e:	4a7c      	ldr	r2, [pc, #496]	@ (8009660 <HAL_RCC_OscConfig+0x470>)
 8009470:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009474:	6413      	str	r3, [r2, #64]	@ 0x40
 8009476:	4b7a      	ldr	r3, [pc, #488]	@ (8009660 <HAL_RCC_OscConfig+0x470>)
 8009478:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800947a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800947e:	60bb      	str	r3, [r7, #8]
 8009480:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009482:	2301      	movs	r3, #1
 8009484:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009486:	4b77      	ldr	r3, [pc, #476]	@ (8009664 <HAL_RCC_OscConfig+0x474>)
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800948e:	2b00      	cmp	r3, #0
 8009490:	d118      	bne.n	80094c4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8009492:	4b74      	ldr	r3, [pc, #464]	@ (8009664 <HAL_RCC_OscConfig+0x474>)
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	4a73      	ldr	r2, [pc, #460]	@ (8009664 <HAL_RCC_OscConfig+0x474>)
 8009498:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800949c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800949e:	f7fc fae5 	bl	8005a6c <HAL_GetTick>
 80094a2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80094a4:	e008      	b.n	80094b8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80094a6:	f7fc fae1 	bl	8005a6c <HAL_GetTick>
 80094aa:	4602      	mov	r2, r0
 80094ac:	693b      	ldr	r3, [r7, #16]
 80094ae:	1ad3      	subs	r3, r2, r3
 80094b0:	2b02      	cmp	r3, #2
 80094b2:	d901      	bls.n	80094b8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80094b4:	2303      	movs	r3, #3
 80094b6:	e10c      	b.n	80096d2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80094b8:	4b6a      	ldr	r3, [pc, #424]	@ (8009664 <HAL_RCC_OscConfig+0x474>)
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80094c0:	2b00      	cmp	r3, #0
 80094c2:	d0f0      	beq.n	80094a6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	689b      	ldr	r3, [r3, #8]
 80094c8:	2b01      	cmp	r3, #1
 80094ca:	d106      	bne.n	80094da <HAL_RCC_OscConfig+0x2ea>
 80094cc:	4b64      	ldr	r3, [pc, #400]	@ (8009660 <HAL_RCC_OscConfig+0x470>)
 80094ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80094d0:	4a63      	ldr	r2, [pc, #396]	@ (8009660 <HAL_RCC_OscConfig+0x470>)
 80094d2:	f043 0301 	orr.w	r3, r3, #1
 80094d6:	6713      	str	r3, [r2, #112]	@ 0x70
 80094d8:	e01c      	b.n	8009514 <HAL_RCC_OscConfig+0x324>
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	689b      	ldr	r3, [r3, #8]
 80094de:	2b05      	cmp	r3, #5
 80094e0:	d10c      	bne.n	80094fc <HAL_RCC_OscConfig+0x30c>
 80094e2:	4b5f      	ldr	r3, [pc, #380]	@ (8009660 <HAL_RCC_OscConfig+0x470>)
 80094e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80094e6:	4a5e      	ldr	r2, [pc, #376]	@ (8009660 <HAL_RCC_OscConfig+0x470>)
 80094e8:	f043 0304 	orr.w	r3, r3, #4
 80094ec:	6713      	str	r3, [r2, #112]	@ 0x70
 80094ee:	4b5c      	ldr	r3, [pc, #368]	@ (8009660 <HAL_RCC_OscConfig+0x470>)
 80094f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80094f2:	4a5b      	ldr	r2, [pc, #364]	@ (8009660 <HAL_RCC_OscConfig+0x470>)
 80094f4:	f043 0301 	orr.w	r3, r3, #1
 80094f8:	6713      	str	r3, [r2, #112]	@ 0x70
 80094fa:	e00b      	b.n	8009514 <HAL_RCC_OscConfig+0x324>
 80094fc:	4b58      	ldr	r3, [pc, #352]	@ (8009660 <HAL_RCC_OscConfig+0x470>)
 80094fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009500:	4a57      	ldr	r2, [pc, #348]	@ (8009660 <HAL_RCC_OscConfig+0x470>)
 8009502:	f023 0301 	bic.w	r3, r3, #1
 8009506:	6713      	str	r3, [r2, #112]	@ 0x70
 8009508:	4b55      	ldr	r3, [pc, #340]	@ (8009660 <HAL_RCC_OscConfig+0x470>)
 800950a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800950c:	4a54      	ldr	r2, [pc, #336]	@ (8009660 <HAL_RCC_OscConfig+0x470>)
 800950e:	f023 0304 	bic.w	r3, r3, #4
 8009512:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	689b      	ldr	r3, [r3, #8]
 8009518:	2b00      	cmp	r3, #0
 800951a:	d015      	beq.n	8009548 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800951c:	f7fc faa6 	bl	8005a6c <HAL_GetTick>
 8009520:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009522:	e00a      	b.n	800953a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009524:	f7fc faa2 	bl	8005a6c <HAL_GetTick>
 8009528:	4602      	mov	r2, r0
 800952a:	693b      	ldr	r3, [r7, #16]
 800952c:	1ad3      	subs	r3, r2, r3
 800952e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009532:	4293      	cmp	r3, r2
 8009534:	d901      	bls.n	800953a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8009536:	2303      	movs	r3, #3
 8009538:	e0cb      	b.n	80096d2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800953a:	4b49      	ldr	r3, [pc, #292]	@ (8009660 <HAL_RCC_OscConfig+0x470>)
 800953c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800953e:	f003 0302 	and.w	r3, r3, #2
 8009542:	2b00      	cmp	r3, #0
 8009544:	d0ee      	beq.n	8009524 <HAL_RCC_OscConfig+0x334>
 8009546:	e014      	b.n	8009572 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009548:	f7fc fa90 	bl	8005a6c <HAL_GetTick>
 800954c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800954e:	e00a      	b.n	8009566 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009550:	f7fc fa8c 	bl	8005a6c <HAL_GetTick>
 8009554:	4602      	mov	r2, r0
 8009556:	693b      	ldr	r3, [r7, #16]
 8009558:	1ad3      	subs	r3, r2, r3
 800955a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800955e:	4293      	cmp	r3, r2
 8009560:	d901      	bls.n	8009566 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8009562:	2303      	movs	r3, #3
 8009564:	e0b5      	b.n	80096d2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009566:	4b3e      	ldr	r3, [pc, #248]	@ (8009660 <HAL_RCC_OscConfig+0x470>)
 8009568:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800956a:	f003 0302 	and.w	r3, r3, #2
 800956e:	2b00      	cmp	r3, #0
 8009570:	d1ee      	bne.n	8009550 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009572:	7dfb      	ldrb	r3, [r7, #23]
 8009574:	2b01      	cmp	r3, #1
 8009576:	d105      	bne.n	8009584 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009578:	4b39      	ldr	r3, [pc, #228]	@ (8009660 <HAL_RCC_OscConfig+0x470>)
 800957a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800957c:	4a38      	ldr	r2, [pc, #224]	@ (8009660 <HAL_RCC_OscConfig+0x470>)
 800957e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009582:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	699b      	ldr	r3, [r3, #24]
 8009588:	2b00      	cmp	r3, #0
 800958a:	f000 80a1 	beq.w	80096d0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800958e:	4b34      	ldr	r3, [pc, #208]	@ (8009660 <HAL_RCC_OscConfig+0x470>)
 8009590:	689b      	ldr	r3, [r3, #8]
 8009592:	f003 030c 	and.w	r3, r3, #12
 8009596:	2b08      	cmp	r3, #8
 8009598:	d05c      	beq.n	8009654 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	699b      	ldr	r3, [r3, #24]
 800959e:	2b02      	cmp	r3, #2
 80095a0:	d141      	bne.n	8009626 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80095a2:	4b31      	ldr	r3, [pc, #196]	@ (8009668 <HAL_RCC_OscConfig+0x478>)
 80095a4:	2200      	movs	r2, #0
 80095a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80095a8:	f7fc fa60 	bl	8005a6c <HAL_GetTick>
 80095ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80095ae:	e008      	b.n	80095c2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80095b0:	f7fc fa5c 	bl	8005a6c <HAL_GetTick>
 80095b4:	4602      	mov	r2, r0
 80095b6:	693b      	ldr	r3, [r7, #16]
 80095b8:	1ad3      	subs	r3, r2, r3
 80095ba:	2b02      	cmp	r3, #2
 80095bc:	d901      	bls.n	80095c2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80095be:	2303      	movs	r3, #3
 80095c0:	e087      	b.n	80096d2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80095c2:	4b27      	ldr	r3, [pc, #156]	@ (8009660 <HAL_RCC_OscConfig+0x470>)
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d1f0      	bne.n	80095b0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	69da      	ldr	r2, [r3, #28]
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	6a1b      	ldr	r3, [r3, #32]
 80095d6:	431a      	orrs	r2, r3
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80095dc:	019b      	lsls	r3, r3, #6
 80095de:	431a      	orrs	r2, r3
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80095e4:	085b      	lsrs	r3, r3, #1
 80095e6:	3b01      	subs	r3, #1
 80095e8:	041b      	lsls	r3, r3, #16
 80095ea:	431a      	orrs	r2, r3
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095f0:	061b      	lsls	r3, r3, #24
 80095f2:	491b      	ldr	r1, [pc, #108]	@ (8009660 <HAL_RCC_OscConfig+0x470>)
 80095f4:	4313      	orrs	r3, r2
 80095f6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80095f8:	4b1b      	ldr	r3, [pc, #108]	@ (8009668 <HAL_RCC_OscConfig+0x478>)
 80095fa:	2201      	movs	r2, #1
 80095fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80095fe:	f7fc fa35 	bl	8005a6c <HAL_GetTick>
 8009602:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009604:	e008      	b.n	8009618 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009606:	f7fc fa31 	bl	8005a6c <HAL_GetTick>
 800960a:	4602      	mov	r2, r0
 800960c:	693b      	ldr	r3, [r7, #16]
 800960e:	1ad3      	subs	r3, r2, r3
 8009610:	2b02      	cmp	r3, #2
 8009612:	d901      	bls.n	8009618 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8009614:	2303      	movs	r3, #3
 8009616:	e05c      	b.n	80096d2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009618:	4b11      	ldr	r3, [pc, #68]	@ (8009660 <HAL_RCC_OscConfig+0x470>)
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009620:	2b00      	cmp	r3, #0
 8009622:	d0f0      	beq.n	8009606 <HAL_RCC_OscConfig+0x416>
 8009624:	e054      	b.n	80096d0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009626:	4b10      	ldr	r3, [pc, #64]	@ (8009668 <HAL_RCC_OscConfig+0x478>)
 8009628:	2200      	movs	r2, #0
 800962a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800962c:	f7fc fa1e 	bl	8005a6c <HAL_GetTick>
 8009630:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009632:	e008      	b.n	8009646 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009634:	f7fc fa1a 	bl	8005a6c <HAL_GetTick>
 8009638:	4602      	mov	r2, r0
 800963a:	693b      	ldr	r3, [r7, #16]
 800963c:	1ad3      	subs	r3, r2, r3
 800963e:	2b02      	cmp	r3, #2
 8009640:	d901      	bls.n	8009646 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8009642:	2303      	movs	r3, #3
 8009644:	e045      	b.n	80096d2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009646:	4b06      	ldr	r3, [pc, #24]	@ (8009660 <HAL_RCC_OscConfig+0x470>)
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800964e:	2b00      	cmp	r3, #0
 8009650:	d1f0      	bne.n	8009634 <HAL_RCC_OscConfig+0x444>
 8009652:	e03d      	b.n	80096d0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	699b      	ldr	r3, [r3, #24]
 8009658:	2b01      	cmp	r3, #1
 800965a:	d107      	bne.n	800966c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800965c:	2301      	movs	r3, #1
 800965e:	e038      	b.n	80096d2 <HAL_RCC_OscConfig+0x4e2>
 8009660:	40023800 	.word	0x40023800
 8009664:	40007000 	.word	0x40007000
 8009668:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800966c:	4b1b      	ldr	r3, [pc, #108]	@ (80096dc <HAL_RCC_OscConfig+0x4ec>)
 800966e:	685b      	ldr	r3, [r3, #4]
 8009670:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	699b      	ldr	r3, [r3, #24]
 8009676:	2b01      	cmp	r3, #1
 8009678:	d028      	beq.n	80096cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800967a:	68fb      	ldr	r3, [r7, #12]
 800967c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009684:	429a      	cmp	r2, r3
 8009686:	d121      	bne.n	80096cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009692:	429a      	cmp	r2, r3
 8009694:	d11a      	bne.n	80096cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8009696:	68fa      	ldr	r2, [r7, #12]
 8009698:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800969c:	4013      	ands	r3, r2
 800969e:	687a      	ldr	r2, [r7, #4]
 80096a0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80096a2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80096a4:	4293      	cmp	r3, r2
 80096a6:	d111      	bne.n	80096cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80096b2:	085b      	lsrs	r3, r3, #1
 80096b4:	3b01      	subs	r3, #1
 80096b6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80096b8:	429a      	cmp	r2, r3
 80096ba:	d107      	bne.n	80096cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096c6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80096c8:	429a      	cmp	r2, r3
 80096ca:	d001      	beq.n	80096d0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80096cc:	2301      	movs	r3, #1
 80096ce:	e000      	b.n	80096d2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80096d0:	2300      	movs	r3, #0
}
 80096d2:	4618      	mov	r0, r3
 80096d4:	3718      	adds	r7, #24
 80096d6:	46bd      	mov	sp, r7
 80096d8:	bd80      	pop	{r7, pc}
 80096da:	bf00      	nop
 80096dc:	40023800 	.word	0x40023800

080096e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80096e0:	b580      	push	{r7, lr}
 80096e2:	b084      	sub	sp, #16
 80096e4:	af00      	add	r7, sp, #0
 80096e6:	6078      	str	r0, [r7, #4]
 80096e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d101      	bne.n	80096f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80096f0:	2301      	movs	r3, #1
 80096f2:	e0cc      	b.n	800988e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80096f4:	4b68      	ldr	r3, [pc, #416]	@ (8009898 <HAL_RCC_ClockConfig+0x1b8>)
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	f003 0307 	and.w	r3, r3, #7
 80096fc:	683a      	ldr	r2, [r7, #0]
 80096fe:	429a      	cmp	r2, r3
 8009700:	d90c      	bls.n	800971c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009702:	4b65      	ldr	r3, [pc, #404]	@ (8009898 <HAL_RCC_ClockConfig+0x1b8>)
 8009704:	683a      	ldr	r2, [r7, #0]
 8009706:	b2d2      	uxtb	r2, r2
 8009708:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800970a:	4b63      	ldr	r3, [pc, #396]	@ (8009898 <HAL_RCC_ClockConfig+0x1b8>)
 800970c:	681b      	ldr	r3, [r3, #0]
 800970e:	f003 0307 	and.w	r3, r3, #7
 8009712:	683a      	ldr	r2, [r7, #0]
 8009714:	429a      	cmp	r2, r3
 8009716:	d001      	beq.n	800971c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8009718:	2301      	movs	r3, #1
 800971a:	e0b8      	b.n	800988e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	f003 0302 	and.w	r3, r3, #2
 8009724:	2b00      	cmp	r3, #0
 8009726:	d020      	beq.n	800976a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	f003 0304 	and.w	r3, r3, #4
 8009730:	2b00      	cmp	r3, #0
 8009732:	d005      	beq.n	8009740 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009734:	4b59      	ldr	r3, [pc, #356]	@ (800989c <HAL_RCC_ClockConfig+0x1bc>)
 8009736:	689b      	ldr	r3, [r3, #8]
 8009738:	4a58      	ldr	r2, [pc, #352]	@ (800989c <HAL_RCC_ClockConfig+0x1bc>)
 800973a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800973e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	f003 0308 	and.w	r3, r3, #8
 8009748:	2b00      	cmp	r3, #0
 800974a:	d005      	beq.n	8009758 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800974c:	4b53      	ldr	r3, [pc, #332]	@ (800989c <HAL_RCC_ClockConfig+0x1bc>)
 800974e:	689b      	ldr	r3, [r3, #8]
 8009750:	4a52      	ldr	r2, [pc, #328]	@ (800989c <HAL_RCC_ClockConfig+0x1bc>)
 8009752:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8009756:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009758:	4b50      	ldr	r3, [pc, #320]	@ (800989c <HAL_RCC_ClockConfig+0x1bc>)
 800975a:	689b      	ldr	r3, [r3, #8]
 800975c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	689b      	ldr	r3, [r3, #8]
 8009764:	494d      	ldr	r1, [pc, #308]	@ (800989c <HAL_RCC_ClockConfig+0x1bc>)
 8009766:	4313      	orrs	r3, r2
 8009768:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	681b      	ldr	r3, [r3, #0]
 800976e:	f003 0301 	and.w	r3, r3, #1
 8009772:	2b00      	cmp	r3, #0
 8009774:	d044      	beq.n	8009800 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	685b      	ldr	r3, [r3, #4]
 800977a:	2b01      	cmp	r3, #1
 800977c:	d107      	bne.n	800978e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800977e:	4b47      	ldr	r3, [pc, #284]	@ (800989c <HAL_RCC_ClockConfig+0x1bc>)
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009786:	2b00      	cmp	r3, #0
 8009788:	d119      	bne.n	80097be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800978a:	2301      	movs	r3, #1
 800978c:	e07f      	b.n	800988e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	685b      	ldr	r3, [r3, #4]
 8009792:	2b02      	cmp	r3, #2
 8009794:	d003      	beq.n	800979e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800979a:	2b03      	cmp	r3, #3
 800979c:	d107      	bne.n	80097ae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800979e:	4b3f      	ldr	r3, [pc, #252]	@ (800989c <HAL_RCC_ClockConfig+0x1bc>)
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	d109      	bne.n	80097be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80097aa:	2301      	movs	r3, #1
 80097ac:	e06f      	b.n	800988e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80097ae:	4b3b      	ldr	r3, [pc, #236]	@ (800989c <HAL_RCC_ClockConfig+0x1bc>)
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	f003 0302 	and.w	r3, r3, #2
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d101      	bne.n	80097be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80097ba:	2301      	movs	r3, #1
 80097bc:	e067      	b.n	800988e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80097be:	4b37      	ldr	r3, [pc, #220]	@ (800989c <HAL_RCC_ClockConfig+0x1bc>)
 80097c0:	689b      	ldr	r3, [r3, #8]
 80097c2:	f023 0203 	bic.w	r2, r3, #3
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	685b      	ldr	r3, [r3, #4]
 80097ca:	4934      	ldr	r1, [pc, #208]	@ (800989c <HAL_RCC_ClockConfig+0x1bc>)
 80097cc:	4313      	orrs	r3, r2
 80097ce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80097d0:	f7fc f94c 	bl	8005a6c <HAL_GetTick>
 80097d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80097d6:	e00a      	b.n	80097ee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80097d8:	f7fc f948 	bl	8005a6c <HAL_GetTick>
 80097dc:	4602      	mov	r2, r0
 80097de:	68fb      	ldr	r3, [r7, #12]
 80097e0:	1ad3      	subs	r3, r2, r3
 80097e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80097e6:	4293      	cmp	r3, r2
 80097e8:	d901      	bls.n	80097ee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80097ea:	2303      	movs	r3, #3
 80097ec:	e04f      	b.n	800988e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80097ee:	4b2b      	ldr	r3, [pc, #172]	@ (800989c <HAL_RCC_ClockConfig+0x1bc>)
 80097f0:	689b      	ldr	r3, [r3, #8]
 80097f2:	f003 020c 	and.w	r2, r3, #12
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	685b      	ldr	r3, [r3, #4]
 80097fa:	009b      	lsls	r3, r3, #2
 80097fc:	429a      	cmp	r2, r3
 80097fe:	d1eb      	bne.n	80097d8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8009800:	4b25      	ldr	r3, [pc, #148]	@ (8009898 <HAL_RCC_ClockConfig+0x1b8>)
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	f003 0307 	and.w	r3, r3, #7
 8009808:	683a      	ldr	r2, [r7, #0]
 800980a:	429a      	cmp	r2, r3
 800980c:	d20c      	bcs.n	8009828 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800980e:	4b22      	ldr	r3, [pc, #136]	@ (8009898 <HAL_RCC_ClockConfig+0x1b8>)
 8009810:	683a      	ldr	r2, [r7, #0]
 8009812:	b2d2      	uxtb	r2, r2
 8009814:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009816:	4b20      	ldr	r3, [pc, #128]	@ (8009898 <HAL_RCC_ClockConfig+0x1b8>)
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	f003 0307 	and.w	r3, r3, #7
 800981e:	683a      	ldr	r2, [r7, #0]
 8009820:	429a      	cmp	r2, r3
 8009822:	d001      	beq.n	8009828 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8009824:	2301      	movs	r3, #1
 8009826:	e032      	b.n	800988e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	f003 0304 	and.w	r3, r3, #4
 8009830:	2b00      	cmp	r3, #0
 8009832:	d008      	beq.n	8009846 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009834:	4b19      	ldr	r3, [pc, #100]	@ (800989c <HAL_RCC_ClockConfig+0x1bc>)
 8009836:	689b      	ldr	r3, [r3, #8]
 8009838:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	68db      	ldr	r3, [r3, #12]
 8009840:	4916      	ldr	r1, [pc, #88]	@ (800989c <HAL_RCC_ClockConfig+0x1bc>)
 8009842:	4313      	orrs	r3, r2
 8009844:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	f003 0308 	and.w	r3, r3, #8
 800984e:	2b00      	cmp	r3, #0
 8009850:	d009      	beq.n	8009866 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009852:	4b12      	ldr	r3, [pc, #72]	@ (800989c <HAL_RCC_ClockConfig+0x1bc>)
 8009854:	689b      	ldr	r3, [r3, #8]
 8009856:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	691b      	ldr	r3, [r3, #16]
 800985e:	00db      	lsls	r3, r3, #3
 8009860:	490e      	ldr	r1, [pc, #56]	@ (800989c <HAL_RCC_ClockConfig+0x1bc>)
 8009862:	4313      	orrs	r3, r2
 8009864:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8009866:	f000 f821 	bl	80098ac <HAL_RCC_GetSysClockFreq>
 800986a:	4602      	mov	r2, r0
 800986c:	4b0b      	ldr	r3, [pc, #44]	@ (800989c <HAL_RCC_ClockConfig+0x1bc>)
 800986e:	689b      	ldr	r3, [r3, #8]
 8009870:	091b      	lsrs	r3, r3, #4
 8009872:	f003 030f 	and.w	r3, r3, #15
 8009876:	490a      	ldr	r1, [pc, #40]	@ (80098a0 <HAL_RCC_ClockConfig+0x1c0>)
 8009878:	5ccb      	ldrb	r3, [r1, r3]
 800987a:	fa22 f303 	lsr.w	r3, r2, r3
 800987e:	4a09      	ldr	r2, [pc, #36]	@ (80098a4 <HAL_RCC_ClockConfig+0x1c4>)
 8009880:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8009882:	4b09      	ldr	r3, [pc, #36]	@ (80098a8 <HAL_RCC_ClockConfig+0x1c8>)
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	4618      	mov	r0, r3
 8009888:	f7fc f8ac 	bl	80059e4 <HAL_InitTick>

  return HAL_OK;
 800988c:	2300      	movs	r3, #0
}
 800988e:	4618      	mov	r0, r3
 8009890:	3710      	adds	r7, #16
 8009892:	46bd      	mov	sp, r7
 8009894:	bd80      	pop	{r7, pc}
 8009896:	bf00      	nop
 8009898:	40023c00 	.word	0x40023c00
 800989c:	40023800 	.word	0x40023800
 80098a0:	0800f614 	.word	0x0800f614
 80098a4:	20000004 	.word	0x20000004
 80098a8:	20000008 	.word	0x20000008

080098ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80098ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80098b0:	b094      	sub	sp, #80	@ 0x50
 80098b2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80098b4:	2300      	movs	r3, #0
 80098b6:	647b      	str	r3, [r7, #68]	@ 0x44
 80098b8:	2300      	movs	r3, #0
 80098ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80098bc:	2300      	movs	r3, #0
 80098be:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80098c0:	2300      	movs	r3, #0
 80098c2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80098c4:	4b79      	ldr	r3, [pc, #484]	@ (8009aac <HAL_RCC_GetSysClockFreq+0x200>)
 80098c6:	689b      	ldr	r3, [r3, #8]
 80098c8:	f003 030c 	and.w	r3, r3, #12
 80098cc:	2b08      	cmp	r3, #8
 80098ce:	d00d      	beq.n	80098ec <HAL_RCC_GetSysClockFreq+0x40>
 80098d0:	2b08      	cmp	r3, #8
 80098d2:	f200 80e1 	bhi.w	8009a98 <HAL_RCC_GetSysClockFreq+0x1ec>
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	d002      	beq.n	80098e0 <HAL_RCC_GetSysClockFreq+0x34>
 80098da:	2b04      	cmp	r3, #4
 80098dc:	d003      	beq.n	80098e6 <HAL_RCC_GetSysClockFreq+0x3a>
 80098de:	e0db      	b.n	8009a98 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80098e0:	4b73      	ldr	r3, [pc, #460]	@ (8009ab0 <HAL_RCC_GetSysClockFreq+0x204>)
 80098e2:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 80098e4:	e0db      	b.n	8009a9e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80098e6:	4b73      	ldr	r3, [pc, #460]	@ (8009ab4 <HAL_RCC_GetSysClockFreq+0x208>)
 80098e8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80098ea:	e0d8      	b.n	8009a9e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80098ec:	4b6f      	ldr	r3, [pc, #444]	@ (8009aac <HAL_RCC_GetSysClockFreq+0x200>)
 80098ee:	685b      	ldr	r3, [r3, #4]
 80098f0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80098f4:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80098f6:	4b6d      	ldr	r3, [pc, #436]	@ (8009aac <HAL_RCC_GetSysClockFreq+0x200>)
 80098f8:	685b      	ldr	r3, [r3, #4]
 80098fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80098fe:	2b00      	cmp	r3, #0
 8009900:	d063      	beq.n	80099ca <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009902:	4b6a      	ldr	r3, [pc, #424]	@ (8009aac <HAL_RCC_GetSysClockFreq+0x200>)
 8009904:	685b      	ldr	r3, [r3, #4]
 8009906:	099b      	lsrs	r3, r3, #6
 8009908:	2200      	movs	r2, #0
 800990a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800990c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800990e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009910:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009914:	633b      	str	r3, [r7, #48]	@ 0x30
 8009916:	2300      	movs	r3, #0
 8009918:	637b      	str	r3, [r7, #52]	@ 0x34
 800991a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800991e:	4622      	mov	r2, r4
 8009920:	462b      	mov	r3, r5
 8009922:	f04f 0000 	mov.w	r0, #0
 8009926:	f04f 0100 	mov.w	r1, #0
 800992a:	0159      	lsls	r1, r3, #5
 800992c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8009930:	0150      	lsls	r0, r2, #5
 8009932:	4602      	mov	r2, r0
 8009934:	460b      	mov	r3, r1
 8009936:	4621      	mov	r1, r4
 8009938:	1a51      	subs	r1, r2, r1
 800993a:	6139      	str	r1, [r7, #16]
 800993c:	4629      	mov	r1, r5
 800993e:	eb63 0301 	sbc.w	r3, r3, r1
 8009942:	617b      	str	r3, [r7, #20]
 8009944:	f04f 0200 	mov.w	r2, #0
 8009948:	f04f 0300 	mov.w	r3, #0
 800994c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009950:	4659      	mov	r1, fp
 8009952:	018b      	lsls	r3, r1, #6
 8009954:	4651      	mov	r1, sl
 8009956:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800995a:	4651      	mov	r1, sl
 800995c:	018a      	lsls	r2, r1, #6
 800995e:	4651      	mov	r1, sl
 8009960:	ebb2 0801 	subs.w	r8, r2, r1
 8009964:	4659      	mov	r1, fp
 8009966:	eb63 0901 	sbc.w	r9, r3, r1
 800996a:	f04f 0200 	mov.w	r2, #0
 800996e:	f04f 0300 	mov.w	r3, #0
 8009972:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009976:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800997a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800997e:	4690      	mov	r8, r2
 8009980:	4699      	mov	r9, r3
 8009982:	4623      	mov	r3, r4
 8009984:	eb18 0303 	adds.w	r3, r8, r3
 8009988:	60bb      	str	r3, [r7, #8]
 800998a:	462b      	mov	r3, r5
 800998c:	eb49 0303 	adc.w	r3, r9, r3
 8009990:	60fb      	str	r3, [r7, #12]
 8009992:	f04f 0200 	mov.w	r2, #0
 8009996:	f04f 0300 	mov.w	r3, #0
 800999a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800999e:	4629      	mov	r1, r5
 80099a0:	024b      	lsls	r3, r1, #9
 80099a2:	4621      	mov	r1, r4
 80099a4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80099a8:	4621      	mov	r1, r4
 80099aa:	024a      	lsls	r2, r1, #9
 80099ac:	4610      	mov	r0, r2
 80099ae:	4619      	mov	r1, r3
 80099b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80099b2:	2200      	movs	r2, #0
 80099b4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80099b6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80099b8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80099bc:	f7f7 fa62 	bl	8000e84 <__aeabi_uldivmod>
 80099c0:	4602      	mov	r2, r0
 80099c2:	460b      	mov	r3, r1
 80099c4:	4613      	mov	r3, r2
 80099c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80099c8:	e058      	b.n	8009a7c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80099ca:	4b38      	ldr	r3, [pc, #224]	@ (8009aac <HAL_RCC_GetSysClockFreq+0x200>)
 80099cc:	685b      	ldr	r3, [r3, #4]
 80099ce:	099b      	lsrs	r3, r3, #6
 80099d0:	2200      	movs	r2, #0
 80099d2:	4618      	mov	r0, r3
 80099d4:	4611      	mov	r1, r2
 80099d6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80099da:	623b      	str	r3, [r7, #32]
 80099dc:	2300      	movs	r3, #0
 80099de:	627b      	str	r3, [r7, #36]	@ 0x24
 80099e0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80099e4:	4642      	mov	r2, r8
 80099e6:	464b      	mov	r3, r9
 80099e8:	f04f 0000 	mov.w	r0, #0
 80099ec:	f04f 0100 	mov.w	r1, #0
 80099f0:	0159      	lsls	r1, r3, #5
 80099f2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80099f6:	0150      	lsls	r0, r2, #5
 80099f8:	4602      	mov	r2, r0
 80099fa:	460b      	mov	r3, r1
 80099fc:	4641      	mov	r1, r8
 80099fe:	ebb2 0a01 	subs.w	sl, r2, r1
 8009a02:	4649      	mov	r1, r9
 8009a04:	eb63 0b01 	sbc.w	fp, r3, r1
 8009a08:	f04f 0200 	mov.w	r2, #0
 8009a0c:	f04f 0300 	mov.w	r3, #0
 8009a10:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8009a14:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8009a18:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8009a1c:	ebb2 040a 	subs.w	r4, r2, sl
 8009a20:	eb63 050b 	sbc.w	r5, r3, fp
 8009a24:	f04f 0200 	mov.w	r2, #0
 8009a28:	f04f 0300 	mov.w	r3, #0
 8009a2c:	00eb      	lsls	r3, r5, #3
 8009a2e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009a32:	00e2      	lsls	r2, r4, #3
 8009a34:	4614      	mov	r4, r2
 8009a36:	461d      	mov	r5, r3
 8009a38:	4643      	mov	r3, r8
 8009a3a:	18e3      	adds	r3, r4, r3
 8009a3c:	603b      	str	r3, [r7, #0]
 8009a3e:	464b      	mov	r3, r9
 8009a40:	eb45 0303 	adc.w	r3, r5, r3
 8009a44:	607b      	str	r3, [r7, #4]
 8009a46:	f04f 0200 	mov.w	r2, #0
 8009a4a:	f04f 0300 	mov.w	r3, #0
 8009a4e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8009a52:	4629      	mov	r1, r5
 8009a54:	028b      	lsls	r3, r1, #10
 8009a56:	4621      	mov	r1, r4
 8009a58:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8009a5c:	4621      	mov	r1, r4
 8009a5e:	028a      	lsls	r2, r1, #10
 8009a60:	4610      	mov	r0, r2
 8009a62:	4619      	mov	r1, r3
 8009a64:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009a66:	2200      	movs	r2, #0
 8009a68:	61bb      	str	r3, [r7, #24]
 8009a6a:	61fa      	str	r2, [r7, #28]
 8009a6c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009a70:	f7f7 fa08 	bl	8000e84 <__aeabi_uldivmod>
 8009a74:	4602      	mov	r2, r0
 8009a76:	460b      	mov	r3, r1
 8009a78:	4613      	mov	r3, r2
 8009a7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8009a7c:	4b0b      	ldr	r3, [pc, #44]	@ (8009aac <HAL_RCC_GetSysClockFreq+0x200>)
 8009a7e:	685b      	ldr	r3, [r3, #4]
 8009a80:	0c1b      	lsrs	r3, r3, #16
 8009a82:	f003 0303 	and.w	r3, r3, #3
 8009a86:	3301      	adds	r3, #1
 8009a88:	005b      	lsls	r3, r3, #1
 8009a8a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8009a8c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009a8e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009a90:	fbb2 f3f3 	udiv	r3, r2, r3
 8009a94:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8009a96:	e002      	b.n	8009a9e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8009a98:	4b05      	ldr	r3, [pc, #20]	@ (8009ab0 <HAL_RCC_GetSysClockFreq+0x204>)
 8009a9a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8009a9c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8009a9e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8009aa0:	4618      	mov	r0, r3
 8009aa2:	3750      	adds	r7, #80	@ 0x50
 8009aa4:	46bd      	mov	sp, r7
 8009aa6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009aaa:	bf00      	nop
 8009aac:	40023800 	.word	0x40023800
 8009ab0:	00f42400 	.word	0x00f42400
 8009ab4:	007a1200 	.word	0x007a1200

08009ab8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009ab8:	b480      	push	{r7}
 8009aba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009abc:	4b03      	ldr	r3, [pc, #12]	@ (8009acc <HAL_RCC_GetHCLKFreq+0x14>)
 8009abe:	681b      	ldr	r3, [r3, #0]
}
 8009ac0:	4618      	mov	r0, r3
 8009ac2:	46bd      	mov	sp, r7
 8009ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ac8:	4770      	bx	lr
 8009aca:	bf00      	nop
 8009acc:	20000004 	.word	0x20000004

08009ad0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009ad0:	b580      	push	{r7, lr}
 8009ad2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8009ad4:	f7ff fff0 	bl	8009ab8 <HAL_RCC_GetHCLKFreq>
 8009ad8:	4602      	mov	r2, r0
 8009ada:	4b05      	ldr	r3, [pc, #20]	@ (8009af0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8009adc:	689b      	ldr	r3, [r3, #8]
 8009ade:	0a9b      	lsrs	r3, r3, #10
 8009ae0:	f003 0307 	and.w	r3, r3, #7
 8009ae4:	4903      	ldr	r1, [pc, #12]	@ (8009af4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8009ae6:	5ccb      	ldrb	r3, [r1, r3]
 8009ae8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009aec:	4618      	mov	r0, r3
 8009aee:	bd80      	pop	{r7, pc}
 8009af0:	40023800 	.word	0x40023800
 8009af4:	0800f624 	.word	0x0800f624

08009af8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009af8:	b580      	push	{r7, lr}
 8009afa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8009afc:	f7ff ffdc 	bl	8009ab8 <HAL_RCC_GetHCLKFreq>
 8009b00:	4602      	mov	r2, r0
 8009b02:	4b05      	ldr	r3, [pc, #20]	@ (8009b18 <HAL_RCC_GetPCLK2Freq+0x20>)
 8009b04:	689b      	ldr	r3, [r3, #8]
 8009b06:	0b5b      	lsrs	r3, r3, #13
 8009b08:	f003 0307 	and.w	r3, r3, #7
 8009b0c:	4903      	ldr	r1, [pc, #12]	@ (8009b1c <HAL_RCC_GetPCLK2Freq+0x24>)
 8009b0e:	5ccb      	ldrb	r3, [r1, r3]
 8009b10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009b14:	4618      	mov	r0, r3
 8009b16:	bd80      	pop	{r7, pc}
 8009b18:	40023800 	.word	0x40023800
 8009b1c:	0800f624 	.word	0x0800f624

08009b20 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8009b20:	b580      	push	{r7, lr}
 8009b22:	b082      	sub	sp, #8
 8009b24:	af00      	add	r7, sp, #0
 8009b26:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	2b00      	cmp	r3, #0
 8009b2c:	d101      	bne.n	8009b32 <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 8009b2e:	2301      	movs	r3, #1
 8009b30:	e01c      	b.n	8009b6c <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	795b      	ldrb	r3, [r3, #5]
 8009b36:	b2db      	uxtb	r3, r3
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	d105      	bne.n	8009b48 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	2200      	movs	r2, #0
 8009b40:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 8009b42:	6878      	ldr	r0, [r7, #4]
 8009b44:	f7fb fd48 	bl	80055d8 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	2202      	movs	r2, #2
 8009b4c:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	681a      	ldr	r2, [r3, #0]
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	f042 0204 	orr.w	r2, r2, #4
 8009b5c:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	2201      	movs	r2, #1
 8009b62:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	2200      	movs	r2, #0
 8009b68:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 8009b6a:	2300      	movs	r3, #0
}
 8009b6c:	4618      	mov	r0, r3
 8009b6e:	3708      	adds	r7, #8
 8009b70:	46bd      	mov	sp, r7
 8009b72:	bd80      	pop	{r7, pc}

08009b74 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009b74:	b580      	push	{r7, lr}
 8009b76:	b082      	sub	sp, #8
 8009b78:	af00      	add	r7, sp, #0
 8009b7a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d101      	bne.n	8009b86 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009b82:	2301      	movs	r3, #1
 8009b84:	e041      	b.n	8009c0a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009b8c:	b2db      	uxtb	r3, r3
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	d106      	bne.n	8009ba0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	2200      	movs	r2, #0
 8009b96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009b9a:	6878      	ldr	r0, [r7, #4]
 8009b9c:	f7fb fd3e 	bl	800561c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	2202      	movs	r2, #2
 8009ba4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	681a      	ldr	r2, [r3, #0]
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	3304      	adds	r3, #4
 8009bb0:	4619      	mov	r1, r3
 8009bb2:	4610      	mov	r0, r2
 8009bb4:	f000 fae2 	bl	800a17c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	2201      	movs	r2, #1
 8009bbc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	2201      	movs	r2, #1
 8009bc4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	2201      	movs	r2, #1
 8009bcc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	2201      	movs	r2, #1
 8009bd4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	2201      	movs	r2, #1
 8009bdc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	2201      	movs	r2, #1
 8009be4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	2201      	movs	r2, #1
 8009bec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	2201      	movs	r2, #1
 8009bf4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	2201      	movs	r2, #1
 8009bfc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	2201      	movs	r2, #1
 8009c04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009c08:	2300      	movs	r3, #0
}
 8009c0a:	4618      	mov	r0, r3
 8009c0c:	3708      	adds	r7, #8
 8009c0e:	46bd      	mov	sp, r7
 8009c10:	bd80      	pop	{r7, pc}

08009c12 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8009c12:	b580      	push	{r7, lr}
 8009c14:	b082      	sub	sp, #8
 8009c16:	af00      	add	r7, sp, #0
 8009c18:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	d101      	bne.n	8009c24 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8009c20:	2301      	movs	r3, #1
 8009c22:	e041      	b.n	8009ca8 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009c2a:	b2db      	uxtb	r3, r3
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d106      	bne.n	8009c3e <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	2200      	movs	r2, #0
 8009c34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8009c38:	6878      	ldr	r0, [r7, #4]
 8009c3a:	f000 f839 	bl	8009cb0 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	2202      	movs	r2, #2
 8009c42:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	681a      	ldr	r2, [r3, #0]
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	3304      	adds	r3, #4
 8009c4e:	4619      	mov	r1, r3
 8009c50:	4610      	mov	r0, r2
 8009c52:	f000 fa93 	bl	800a17c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	2201      	movs	r2, #1
 8009c5a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	2201      	movs	r2, #1
 8009c62:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	2201      	movs	r2, #1
 8009c6a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	2201      	movs	r2, #1
 8009c72:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	2201      	movs	r2, #1
 8009c7a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	2201      	movs	r2, #1
 8009c82:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	2201      	movs	r2, #1
 8009c8a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	2201      	movs	r2, #1
 8009c92:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	2201      	movs	r2, #1
 8009c9a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	2201      	movs	r2, #1
 8009ca2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009ca6:	2300      	movs	r3, #0
}
 8009ca8:	4618      	mov	r0, r3
 8009caa:	3708      	adds	r7, #8
 8009cac:	46bd      	mov	sp, r7
 8009cae:	bd80      	pop	{r7, pc}

08009cb0 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8009cb0:	b480      	push	{r7}
 8009cb2:	b083      	sub	sp, #12
 8009cb4:	af00      	add	r7, sp, #0
 8009cb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8009cb8:	bf00      	nop
 8009cba:	370c      	adds	r7, #12
 8009cbc:	46bd      	mov	sp, r7
 8009cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cc2:	4770      	bx	lr

08009cc4 <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009cc4:	b580      	push	{r7, lr}
 8009cc6:	b084      	sub	sp, #16
 8009cc8:	af00      	add	r7, sp, #0
 8009cca:	6078      	str	r0, [r7, #4]
 8009ccc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009cce:	683b      	ldr	r3, [r7, #0]
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	d109      	bne.n	8009ce8 <HAL_TIM_OC_Start+0x24>
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009cda:	b2db      	uxtb	r3, r3
 8009cdc:	2b01      	cmp	r3, #1
 8009cde:	bf14      	ite	ne
 8009ce0:	2301      	movne	r3, #1
 8009ce2:	2300      	moveq	r3, #0
 8009ce4:	b2db      	uxtb	r3, r3
 8009ce6:	e022      	b.n	8009d2e <HAL_TIM_OC_Start+0x6a>
 8009ce8:	683b      	ldr	r3, [r7, #0]
 8009cea:	2b04      	cmp	r3, #4
 8009cec:	d109      	bne.n	8009d02 <HAL_TIM_OC_Start+0x3e>
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8009cf4:	b2db      	uxtb	r3, r3
 8009cf6:	2b01      	cmp	r3, #1
 8009cf8:	bf14      	ite	ne
 8009cfa:	2301      	movne	r3, #1
 8009cfc:	2300      	moveq	r3, #0
 8009cfe:	b2db      	uxtb	r3, r3
 8009d00:	e015      	b.n	8009d2e <HAL_TIM_OC_Start+0x6a>
 8009d02:	683b      	ldr	r3, [r7, #0]
 8009d04:	2b08      	cmp	r3, #8
 8009d06:	d109      	bne.n	8009d1c <HAL_TIM_OC_Start+0x58>
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009d0e:	b2db      	uxtb	r3, r3
 8009d10:	2b01      	cmp	r3, #1
 8009d12:	bf14      	ite	ne
 8009d14:	2301      	movne	r3, #1
 8009d16:	2300      	moveq	r3, #0
 8009d18:	b2db      	uxtb	r3, r3
 8009d1a:	e008      	b.n	8009d2e <HAL_TIM_OC_Start+0x6a>
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009d22:	b2db      	uxtb	r3, r3
 8009d24:	2b01      	cmp	r3, #1
 8009d26:	bf14      	ite	ne
 8009d28:	2301      	movne	r3, #1
 8009d2a:	2300      	moveq	r3, #0
 8009d2c:	b2db      	uxtb	r3, r3
 8009d2e:	2b00      	cmp	r3, #0
 8009d30:	d001      	beq.n	8009d36 <HAL_TIM_OC_Start+0x72>
  {
    return HAL_ERROR;
 8009d32:	2301      	movs	r3, #1
 8009d34:	e07c      	b.n	8009e30 <HAL_TIM_OC_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009d36:	683b      	ldr	r3, [r7, #0]
 8009d38:	2b00      	cmp	r3, #0
 8009d3a:	d104      	bne.n	8009d46 <HAL_TIM_OC_Start+0x82>
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	2202      	movs	r2, #2
 8009d40:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009d44:	e013      	b.n	8009d6e <HAL_TIM_OC_Start+0xaa>
 8009d46:	683b      	ldr	r3, [r7, #0]
 8009d48:	2b04      	cmp	r3, #4
 8009d4a:	d104      	bne.n	8009d56 <HAL_TIM_OC_Start+0x92>
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	2202      	movs	r2, #2
 8009d50:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009d54:	e00b      	b.n	8009d6e <HAL_TIM_OC_Start+0xaa>
 8009d56:	683b      	ldr	r3, [r7, #0]
 8009d58:	2b08      	cmp	r3, #8
 8009d5a:	d104      	bne.n	8009d66 <HAL_TIM_OC_Start+0xa2>
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	2202      	movs	r2, #2
 8009d60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009d64:	e003      	b.n	8009d6e <HAL_TIM_OC_Start+0xaa>
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	2202      	movs	r2, #2
 8009d6a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	2201      	movs	r2, #1
 8009d74:	6839      	ldr	r1, [r7, #0]
 8009d76:	4618      	mov	r0, r3
 8009d78:	f000 fcf6 	bl	800a768 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	4a2d      	ldr	r2, [pc, #180]	@ (8009e38 <HAL_TIM_OC_Start+0x174>)
 8009d82:	4293      	cmp	r3, r2
 8009d84:	d004      	beq.n	8009d90 <HAL_TIM_OC_Start+0xcc>
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	4a2c      	ldr	r2, [pc, #176]	@ (8009e3c <HAL_TIM_OC_Start+0x178>)
 8009d8c:	4293      	cmp	r3, r2
 8009d8e:	d101      	bne.n	8009d94 <HAL_TIM_OC_Start+0xd0>
 8009d90:	2301      	movs	r3, #1
 8009d92:	e000      	b.n	8009d96 <HAL_TIM_OC_Start+0xd2>
 8009d94:	2300      	movs	r3, #0
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d007      	beq.n	8009daa <HAL_TIM_OC_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009da8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	681b      	ldr	r3, [r3, #0]
 8009dae:	4a22      	ldr	r2, [pc, #136]	@ (8009e38 <HAL_TIM_OC_Start+0x174>)
 8009db0:	4293      	cmp	r3, r2
 8009db2:	d022      	beq.n	8009dfa <HAL_TIM_OC_Start+0x136>
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009dbc:	d01d      	beq.n	8009dfa <HAL_TIM_OC_Start+0x136>
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	4a1f      	ldr	r2, [pc, #124]	@ (8009e40 <HAL_TIM_OC_Start+0x17c>)
 8009dc4:	4293      	cmp	r3, r2
 8009dc6:	d018      	beq.n	8009dfa <HAL_TIM_OC_Start+0x136>
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	4a1d      	ldr	r2, [pc, #116]	@ (8009e44 <HAL_TIM_OC_Start+0x180>)
 8009dce:	4293      	cmp	r3, r2
 8009dd0:	d013      	beq.n	8009dfa <HAL_TIM_OC_Start+0x136>
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	4a1c      	ldr	r2, [pc, #112]	@ (8009e48 <HAL_TIM_OC_Start+0x184>)
 8009dd8:	4293      	cmp	r3, r2
 8009dda:	d00e      	beq.n	8009dfa <HAL_TIM_OC_Start+0x136>
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	681b      	ldr	r3, [r3, #0]
 8009de0:	4a16      	ldr	r2, [pc, #88]	@ (8009e3c <HAL_TIM_OC_Start+0x178>)
 8009de2:	4293      	cmp	r3, r2
 8009de4:	d009      	beq.n	8009dfa <HAL_TIM_OC_Start+0x136>
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	4a18      	ldr	r2, [pc, #96]	@ (8009e4c <HAL_TIM_OC_Start+0x188>)
 8009dec:	4293      	cmp	r3, r2
 8009dee:	d004      	beq.n	8009dfa <HAL_TIM_OC_Start+0x136>
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	4a16      	ldr	r2, [pc, #88]	@ (8009e50 <HAL_TIM_OC_Start+0x18c>)
 8009df6:	4293      	cmp	r3, r2
 8009df8:	d111      	bne.n	8009e1e <HAL_TIM_OC_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	681b      	ldr	r3, [r3, #0]
 8009dfe:	689b      	ldr	r3, [r3, #8]
 8009e00:	f003 0307 	and.w	r3, r3, #7
 8009e04:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	2b06      	cmp	r3, #6
 8009e0a:	d010      	beq.n	8009e2e <HAL_TIM_OC_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	681a      	ldr	r2, [r3, #0]
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	f042 0201 	orr.w	r2, r2, #1
 8009e1a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009e1c:	e007      	b.n	8009e2e <HAL_TIM_OC_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	681b      	ldr	r3, [r3, #0]
 8009e22:	681a      	ldr	r2, [r3, #0]
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	f042 0201 	orr.w	r2, r2, #1
 8009e2c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009e2e:	2300      	movs	r3, #0
}
 8009e30:	4618      	mov	r0, r3
 8009e32:	3710      	adds	r7, #16
 8009e34:	46bd      	mov	sp, r7
 8009e36:	bd80      	pop	{r7, pc}
 8009e38:	40010000 	.word	0x40010000
 8009e3c:	40010400 	.word	0x40010400
 8009e40:	40000400 	.word	0x40000400
 8009e44:	40000800 	.word	0x40000800
 8009e48:	40000c00 	.word	0x40000c00
 8009e4c:	40014000 	.word	0x40014000
 8009e50:	40001800 	.word	0x40001800

08009e54 <HAL_TIM_OC_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009e54:	b580      	push	{r7, lr}
 8009e56:	b082      	sub	sp, #8
 8009e58:	af00      	add	r7, sp, #0
 8009e5a:	6078      	str	r0, [r7, #4]
 8009e5c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	2200      	movs	r2, #0
 8009e64:	6839      	ldr	r1, [r7, #0]
 8009e66:	4618      	mov	r0, r3
 8009e68:	f000 fc7e 	bl	800a768 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	4a2e      	ldr	r2, [pc, #184]	@ (8009f2c <HAL_TIM_OC_Stop+0xd8>)
 8009e72:	4293      	cmp	r3, r2
 8009e74:	d004      	beq.n	8009e80 <HAL_TIM_OC_Stop+0x2c>
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	4a2d      	ldr	r2, [pc, #180]	@ (8009f30 <HAL_TIM_OC_Stop+0xdc>)
 8009e7c:	4293      	cmp	r3, r2
 8009e7e:	d101      	bne.n	8009e84 <HAL_TIM_OC_Stop+0x30>
 8009e80:	2301      	movs	r3, #1
 8009e82:	e000      	b.n	8009e86 <HAL_TIM_OC_Stop+0x32>
 8009e84:	2300      	movs	r3, #0
 8009e86:	2b00      	cmp	r3, #0
 8009e88:	d017      	beq.n	8009eba <HAL_TIM_OC_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	6a1a      	ldr	r2, [r3, #32]
 8009e90:	f241 1311 	movw	r3, #4369	@ 0x1111
 8009e94:	4013      	ands	r3, r2
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d10f      	bne.n	8009eba <HAL_TIM_OC_Stop+0x66>
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	6a1a      	ldr	r2, [r3, #32]
 8009ea0:	f240 4344 	movw	r3, #1092	@ 0x444
 8009ea4:	4013      	ands	r3, r2
 8009ea6:	2b00      	cmp	r3, #0
 8009ea8:	d107      	bne.n	8009eba <HAL_TIM_OC_Stop+0x66>
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009eb8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	6a1a      	ldr	r2, [r3, #32]
 8009ec0:	f241 1311 	movw	r3, #4369	@ 0x1111
 8009ec4:	4013      	ands	r3, r2
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d10f      	bne.n	8009eea <HAL_TIM_OC_Stop+0x96>
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	6a1a      	ldr	r2, [r3, #32]
 8009ed0:	f240 4344 	movw	r3, #1092	@ 0x444
 8009ed4:	4013      	ands	r3, r2
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d107      	bne.n	8009eea <HAL_TIM_OC_Stop+0x96>
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	681a      	ldr	r2, [r3, #0]
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	f022 0201 	bic.w	r2, r2, #1
 8009ee8:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8009eea:	683b      	ldr	r3, [r7, #0]
 8009eec:	2b00      	cmp	r3, #0
 8009eee:	d104      	bne.n	8009efa <HAL_TIM_OC_Stop+0xa6>
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	2201      	movs	r2, #1
 8009ef4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009ef8:	e013      	b.n	8009f22 <HAL_TIM_OC_Stop+0xce>
 8009efa:	683b      	ldr	r3, [r7, #0]
 8009efc:	2b04      	cmp	r3, #4
 8009efe:	d104      	bne.n	8009f0a <HAL_TIM_OC_Stop+0xb6>
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	2201      	movs	r2, #1
 8009f04:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009f08:	e00b      	b.n	8009f22 <HAL_TIM_OC_Stop+0xce>
 8009f0a:	683b      	ldr	r3, [r7, #0]
 8009f0c:	2b08      	cmp	r3, #8
 8009f0e:	d104      	bne.n	8009f1a <HAL_TIM_OC_Stop+0xc6>
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	2201      	movs	r2, #1
 8009f14:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009f18:	e003      	b.n	8009f22 <HAL_TIM_OC_Stop+0xce>
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	2201      	movs	r2, #1
 8009f1e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 8009f22:	2300      	movs	r3, #0
}
 8009f24:	4618      	mov	r0, r3
 8009f26:	3708      	adds	r7, #8
 8009f28:	46bd      	mov	sp, r7
 8009f2a:	bd80      	pop	{r7, pc}
 8009f2c:	40010000 	.word	0x40010000
 8009f30:	40010400 	.word	0x40010400

08009f34 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8009f34:	b580      	push	{r7, lr}
 8009f36:	b086      	sub	sp, #24
 8009f38:	af00      	add	r7, sp, #0
 8009f3a:	60f8      	str	r0, [r7, #12]
 8009f3c:	60b9      	str	r1, [r7, #8]
 8009f3e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009f40:	2300      	movs	r3, #0
 8009f42:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009f44:	68fb      	ldr	r3, [r7, #12]
 8009f46:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009f4a:	2b01      	cmp	r3, #1
 8009f4c:	d101      	bne.n	8009f52 <HAL_TIM_OC_ConfigChannel+0x1e>
 8009f4e:	2302      	movs	r3, #2
 8009f50:	e048      	b.n	8009fe4 <HAL_TIM_OC_ConfigChannel+0xb0>
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	2201      	movs	r2, #1
 8009f56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	2b0c      	cmp	r3, #12
 8009f5e:	d839      	bhi.n	8009fd4 <HAL_TIM_OC_ConfigChannel+0xa0>
 8009f60:	a201      	add	r2, pc, #4	@ (adr r2, 8009f68 <HAL_TIM_OC_ConfigChannel+0x34>)
 8009f62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f66:	bf00      	nop
 8009f68:	08009f9d 	.word	0x08009f9d
 8009f6c:	08009fd5 	.word	0x08009fd5
 8009f70:	08009fd5 	.word	0x08009fd5
 8009f74:	08009fd5 	.word	0x08009fd5
 8009f78:	08009fab 	.word	0x08009fab
 8009f7c:	08009fd5 	.word	0x08009fd5
 8009f80:	08009fd5 	.word	0x08009fd5
 8009f84:	08009fd5 	.word	0x08009fd5
 8009f88:	08009fb9 	.word	0x08009fb9
 8009f8c:	08009fd5 	.word	0x08009fd5
 8009f90:	08009fd5 	.word	0x08009fd5
 8009f94:	08009fd5 	.word	0x08009fd5
 8009f98:	08009fc7 	.word	0x08009fc7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009f9c:	68fb      	ldr	r3, [r7, #12]
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	68b9      	ldr	r1, [r7, #8]
 8009fa2:	4618      	mov	r0, r3
 8009fa4:	f000 f996 	bl	800a2d4 <TIM_OC1_SetConfig>
      break;
 8009fa8:	e017      	b.n	8009fda <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009faa:	68fb      	ldr	r3, [r7, #12]
 8009fac:	681b      	ldr	r3, [r3, #0]
 8009fae:	68b9      	ldr	r1, [r7, #8]
 8009fb0:	4618      	mov	r0, r3
 8009fb2:	f000 f9ff 	bl	800a3b4 <TIM_OC2_SetConfig>
      break;
 8009fb6:	e010      	b.n	8009fda <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	68b9      	ldr	r1, [r7, #8]
 8009fbe:	4618      	mov	r0, r3
 8009fc0:	f000 fa6e 	bl	800a4a0 <TIM_OC3_SetConfig>
      break;
 8009fc4:	e009      	b.n	8009fda <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009fc6:	68fb      	ldr	r3, [r7, #12]
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	68b9      	ldr	r1, [r7, #8]
 8009fcc:	4618      	mov	r0, r3
 8009fce:	f000 fadb 	bl	800a588 <TIM_OC4_SetConfig>
      break;
 8009fd2:	e002      	b.n	8009fda <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8009fd4:	2301      	movs	r3, #1
 8009fd6:	75fb      	strb	r3, [r7, #23]
      break;
 8009fd8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009fda:	68fb      	ldr	r3, [r7, #12]
 8009fdc:	2200      	movs	r2, #0
 8009fde:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009fe2:	7dfb      	ldrb	r3, [r7, #23]
}
 8009fe4:	4618      	mov	r0, r3
 8009fe6:	3718      	adds	r7, #24
 8009fe8:	46bd      	mov	sp, r7
 8009fea:	bd80      	pop	{r7, pc}

08009fec <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009fec:	b580      	push	{r7, lr}
 8009fee:	b084      	sub	sp, #16
 8009ff0:	af00      	add	r7, sp, #0
 8009ff2:	6078      	str	r0, [r7, #4]
 8009ff4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009ff6:	2300      	movs	r3, #0
 8009ff8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a000:	2b01      	cmp	r3, #1
 800a002:	d101      	bne.n	800a008 <HAL_TIM_ConfigClockSource+0x1c>
 800a004:	2302      	movs	r3, #2
 800a006:	e0b4      	b.n	800a172 <HAL_TIM_ConfigClockSource+0x186>
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	2201      	movs	r2, #1
 800a00c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	2202      	movs	r2, #2
 800a014:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	689b      	ldr	r3, [r3, #8]
 800a01e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a020:	68bb      	ldr	r3, [r7, #8]
 800a022:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800a026:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a028:	68bb      	ldr	r3, [r7, #8]
 800a02a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a02e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	68ba      	ldr	r2, [r7, #8]
 800a036:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a038:	683b      	ldr	r3, [r7, #0]
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a040:	d03e      	beq.n	800a0c0 <HAL_TIM_ConfigClockSource+0xd4>
 800a042:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a046:	f200 8087 	bhi.w	800a158 <HAL_TIM_ConfigClockSource+0x16c>
 800a04a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a04e:	f000 8086 	beq.w	800a15e <HAL_TIM_ConfigClockSource+0x172>
 800a052:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a056:	d87f      	bhi.n	800a158 <HAL_TIM_ConfigClockSource+0x16c>
 800a058:	2b70      	cmp	r3, #112	@ 0x70
 800a05a:	d01a      	beq.n	800a092 <HAL_TIM_ConfigClockSource+0xa6>
 800a05c:	2b70      	cmp	r3, #112	@ 0x70
 800a05e:	d87b      	bhi.n	800a158 <HAL_TIM_ConfigClockSource+0x16c>
 800a060:	2b60      	cmp	r3, #96	@ 0x60
 800a062:	d050      	beq.n	800a106 <HAL_TIM_ConfigClockSource+0x11a>
 800a064:	2b60      	cmp	r3, #96	@ 0x60
 800a066:	d877      	bhi.n	800a158 <HAL_TIM_ConfigClockSource+0x16c>
 800a068:	2b50      	cmp	r3, #80	@ 0x50
 800a06a:	d03c      	beq.n	800a0e6 <HAL_TIM_ConfigClockSource+0xfa>
 800a06c:	2b50      	cmp	r3, #80	@ 0x50
 800a06e:	d873      	bhi.n	800a158 <HAL_TIM_ConfigClockSource+0x16c>
 800a070:	2b40      	cmp	r3, #64	@ 0x40
 800a072:	d058      	beq.n	800a126 <HAL_TIM_ConfigClockSource+0x13a>
 800a074:	2b40      	cmp	r3, #64	@ 0x40
 800a076:	d86f      	bhi.n	800a158 <HAL_TIM_ConfigClockSource+0x16c>
 800a078:	2b30      	cmp	r3, #48	@ 0x30
 800a07a:	d064      	beq.n	800a146 <HAL_TIM_ConfigClockSource+0x15a>
 800a07c:	2b30      	cmp	r3, #48	@ 0x30
 800a07e:	d86b      	bhi.n	800a158 <HAL_TIM_ConfigClockSource+0x16c>
 800a080:	2b20      	cmp	r3, #32
 800a082:	d060      	beq.n	800a146 <HAL_TIM_ConfigClockSource+0x15a>
 800a084:	2b20      	cmp	r3, #32
 800a086:	d867      	bhi.n	800a158 <HAL_TIM_ConfigClockSource+0x16c>
 800a088:	2b00      	cmp	r3, #0
 800a08a:	d05c      	beq.n	800a146 <HAL_TIM_ConfigClockSource+0x15a>
 800a08c:	2b10      	cmp	r3, #16
 800a08e:	d05a      	beq.n	800a146 <HAL_TIM_ConfigClockSource+0x15a>
 800a090:	e062      	b.n	800a158 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800a096:	683b      	ldr	r3, [r7, #0]
 800a098:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800a09a:	683b      	ldr	r3, [r7, #0]
 800a09c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800a09e:	683b      	ldr	r3, [r7, #0]
 800a0a0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800a0a2:	f000 fb41 	bl	800a728 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	681b      	ldr	r3, [r3, #0]
 800a0aa:	689b      	ldr	r3, [r3, #8]
 800a0ac:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a0ae:	68bb      	ldr	r3, [r7, #8]
 800a0b0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800a0b4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	68ba      	ldr	r2, [r7, #8]
 800a0bc:	609a      	str	r2, [r3, #8]
      break;
 800a0be:	e04f      	b.n	800a160 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800a0c4:	683b      	ldr	r3, [r7, #0]
 800a0c6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800a0c8:	683b      	ldr	r3, [r7, #0]
 800a0ca:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800a0cc:	683b      	ldr	r3, [r7, #0]
 800a0ce:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800a0d0:	f000 fb2a 	bl	800a728 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	689a      	ldr	r2, [r3, #8]
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a0e2:	609a      	str	r2, [r3, #8]
      break;
 800a0e4:	e03c      	b.n	800a160 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a0ea:	683b      	ldr	r3, [r7, #0]
 800a0ec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a0ee:	683b      	ldr	r3, [r7, #0]
 800a0f0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a0f2:	461a      	mov	r2, r3
 800a0f4:	f000 fa9e 	bl	800a634 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	681b      	ldr	r3, [r3, #0]
 800a0fc:	2150      	movs	r1, #80	@ 0x50
 800a0fe:	4618      	mov	r0, r3
 800a100:	f000 faf7 	bl	800a6f2 <TIM_ITRx_SetConfig>
      break;
 800a104:	e02c      	b.n	800a160 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a10a:	683b      	ldr	r3, [r7, #0]
 800a10c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a10e:	683b      	ldr	r3, [r7, #0]
 800a110:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a112:	461a      	mov	r2, r3
 800a114:	f000 fabd 	bl	800a692 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	2160      	movs	r1, #96	@ 0x60
 800a11e:	4618      	mov	r0, r3
 800a120:	f000 fae7 	bl	800a6f2 <TIM_ITRx_SetConfig>
      break;
 800a124:	e01c      	b.n	800a160 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a12a:	683b      	ldr	r3, [r7, #0]
 800a12c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a12e:	683b      	ldr	r3, [r7, #0]
 800a130:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a132:	461a      	mov	r2, r3
 800a134:	f000 fa7e 	bl	800a634 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	2140      	movs	r1, #64	@ 0x40
 800a13e:	4618      	mov	r0, r3
 800a140:	f000 fad7 	bl	800a6f2 <TIM_ITRx_SetConfig>
      break;
 800a144:	e00c      	b.n	800a160 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	681a      	ldr	r2, [r3, #0]
 800a14a:	683b      	ldr	r3, [r7, #0]
 800a14c:	681b      	ldr	r3, [r3, #0]
 800a14e:	4619      	mov	r1, r3
 800a150:	4610      	mov	r0, r2
 800a152:	f000 face 	bl	800a6f2 <TIM_ITRx_SetConfig>
      break;
 800a156:	e003      	b.n	800a160 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800a158:	2301      	movs	r3, #1
 800a15a:	73fb      	strb	r3, [r7, #15]
      break;
 800a15c:	e000      	b.n	800a160 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800a15e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	2201      	movs	r2, #1
 800a164:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	2200      	movs	r2, #0
 800a16c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a170:	7bfb      	ldrb	r3, [r7, #15]
}
 800a172:	4618      	mov	r0, r3
 800a174:	3710      	adds	r7, #16
 800a176:	46bd      	mov	sp, r7
 800a178:	bd80      	pop	{r7, pc}
	...

0800a17c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800a17c:	b480      	push	{r7}
 800a17e:	b085      	sub	sp, #20
 800a180:	af00      	add	r7, sp, #0
 800a182:	6078      	str	r0, [r7, #4]
 800a184:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	4a46      	ldr	r2, [pc, #280]	@ (800a2a8 <TIM_Base_SetConfig+0x12c>)
 800a190:	4293      	cmp	r3, r2
 800a192:	d013      	beq.n	800a1bc <TIM_Base_SetConfig+0x40>
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a19a:	d00f      	beq.n	800a1bc <TIM_Base_SetConfig+0x40>
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	4a43      	ldr	r2, [pc, #268]	@ (800a2ac <TIM_Base_SetConfig+0x130>)
 800a1a0:	4293      	cmp	r3, r2
 800a1a2:	d00b      	beq.n	800a1bc <TIM_Base_SetConfig+0x40>
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	4a42      	ldr	r2, [pc, #264]	@ (800a2b0 <TIM_Base_SetConfig+0x134>)
 800a1a8:	4293      	cmp	r3, r2
 800a1aa:	d007      	beq.n	800a1bc <TIM_Base_SetConfig+0x40>
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	4a41      	ldr	r2, [pc, #260]	@ (800a2b4 <TIM_Base_SetConfig+0x138>)
 800a1b0:	4293      	cmp	r3, r2
 800a1b2:	d003      	beq.n	800a1bc <TIM_Base_SetConfig+0x40>
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	4a40      	ldr	r2, [pc, #256]	@ (800a2b8 <TIM_Base_SetConfig+0x13c>)
 800a1b8:	4293      	cmp	r3, r2
 800a1ba:	d108      	bne.n	800a1ce <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a1bc:	68fb      	ldr	r3, [r7, #12]
 800a1be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a1c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a1c4:	683b      	ldr	r3, [r7, #0]
 800a1c6:	685b      	ldr	r3, [r3, #4]
 800a1c8:	68fa      	ldr	r2, [r7, #12]
 800a1ca:	4313      	orrs	r3, r2
 800a1cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	4a35      	ldr	r2, [pc, #212]	@ (800a2a8 <TIM_Base_SetConfig+0x12c>)
 800a1d2:	4293      	cmp	r3, r2
 800a1d4:	d02b      	beq.n	800a22e <TIM_Base_SetConfig+0xb2>
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a1dc:	d027      	beq.n	800a22e <TIM_Base_SetConfig+0xb2>
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	4a32      	ldr	r2, [pc, #200]	@ (800a2ac <TIM_Base_SetConfig+0x130>)
 800a1e2:	4293      	cmp	r3, r2
 800a1e4:	d023      	beq.n	800a22e <TIM_Base_SetConfig+0xb2>
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	4a31      	ldr	r2, [pc, #196]	@ (800a2b0 <TIM_Base_SetConfig+0x134>)
 800a1ea:	4293      	cmp	r3, r2
 800a1ec:	d01f      	beq.n	800a22e <TIM_Base_SetConfig+0xb2>
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	4a30      	ldr	r2, [pc, #192]	@ (800a2b4 <TIM_Base_SetConfig+0x138>)
 800a1f2:	4293      	cmp	r3, r2
 800a1f4:	d01b      	beq.n	800a22e <TIM_Base_SetConfig+0xb2>
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	4a2f      	ldr	r2, [pc, #188]	@ (800a2b8 <TIM_Base_SetConfig+0x13c>)
 800a1fa:	4293      	cmp	r3, r2
 800a1fc:	d017      	beq.n	800a22e <TIM_Base_SetConfig+0xb2>
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	4a2e      	ldr	r2, [pc, #184]	@ (800a2bc <TIM_Base_SetConfig+0x140>)
 800a202:	4293      	cmp	r3, r2
 800a204:	d013      	beq.n	800a22e <TIM_Base_SetConfig+0xb2>
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	4a2d      	ldr	r2, [pc, #180]	@ (800a2c0 <TIM_Base_SetConfig+0x144>)
 800a20a:	4293      	cmp	r3, r2
 800a20c:	d00f      	beq.n	800a22e <TIM_Base_SetConfig+0xb2>
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	4a2c      	ldr	r2, [pc, #176]	@ (800a2c4 <TIM_Base_SetConfig+0x148>)
 800a212:	4293      	cmp	r3, r2
 800a214:	d00b      	beq.n	800a22e <TIM_Base_SetConfig+0xb2>
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	4a2b      	ldr	r2, [pc, #172]	@ (800a2c8 <TIM_Base_SetConfig+0x14c>)
 800a21a:	4293      	cmp	r3, r2
 800a21c:	d007      	beq.n	800a22e <TIM_Base_SetConfig+0xb2>
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	4a2a      	ldr	r2, [pc, #168]	@ (800a2cc <TIM_Base_SetConfig+0x150>)
 800a222:	4293      	cmp	r3, r2
 800a224:	d003      	beq.n	800a22e <TIM_Base_SetConfig+0xb2>
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	4a29      	ldr	r2, [pc, #164]	@ (800a2d0 <TIM_Base_SetConfig+0x154>)
 800a22a:	4293      	cmp	r3, r2
 800a22c:	d108      	bne.n	800a240 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a22e:	68fb      	ldr	r3, [r7, #12]
 800a230:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a234:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a236:	683b      	ldr	r3, [r7, #0]
 800a238:	68db      	ldr	r3, [r3, #12]
 800a23a:	68fa      	ldr	r2, [r7, #12]
 800a23c:	4313      	orrs	r3, r2
 800a23e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a240:	68fb      	ldr	r3, [r7, #12]
 800a242:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800a246:	683b      	ldr	r3, [r7, #0]
 800a248:	695b      	ldr	r3, [r3, #20]
 800a24a:	4313      	orrs	r3, r2
 800a24c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	68fa      	ldr	r2, [r7, #12]
 800a252:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a254:	683b      	ldr	r3, [r7, #0]
 800a256:	689a      	ldr	r2, [r3, #8]
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a25c:	683b      	ldr	r3, [r7, #0]
 800a25e:	681a      	ldr	r2, [r3, #0]
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	4a10      	ldr	r2, [pc, #64]	@ (800a2a8 <TIM_Base_SetConfig+0x12c>)
 800a268:	4293      	cmp	r3, r2
 800a26a:	d003      	beq.n	800a274 <TIM_Base_SetConfig+0xf8>
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	4a12      	ldr	r2, [pc, #72]	@ (800a2b8 <TIM_Base_SetConfig+0x13c>)
 800a270:	4293      	cmp	r3, r2
 800a272:	d103      	bne.n	800a27c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a274:	683b      	ldr	r3, [r7, #0]
 800a276:	691a      	ldr	r2, [r3, #16]
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	2201      	movs	r2, #1
 800a280:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	691b      	ldr	r3, [r3, #16]
 800a286:	f003 0301 	and.w	r3, r3, #1
 800a28a:	2b01      	cmp	r3, #1
 800a28c:	d105      	bne.n	800a29a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	691b      	ldr	r3, [r3, #16]
 800a292:	f023 0201 	bic.w	r2, r3, #1
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	611a      	str	r2, [r3, #16]
  }
}
 800a29a:	bf00      	nop
 800a29c:	3714      	adds	r7, #20
 800a29e:	46bd      	mov	sp, r7
 800a2a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2a4:	4770      	bx	lr
 800a2a6:	bf00      	nop
 800a2a8:	40010000 	.word	0x40010000
 800a2ac:	40000400 	.word	0x40000400
 800a2b0:	40000800 	.word	0x40000800
 800a2b4:	40000c00 	.word	0x40000c00
 800a2b8:	40010400 	.word	0x40010400
 800a2bc:	40014000 	.word	0x40014000
 800a2c0:	40014400 	.word	0x40014400
 800a2c4:	40014800 	.word	0x40014800
 800a2c8:	40001800 	.word	0x40001800
 800a2cc:	40001c00 	.word	0x40001c00
 800a2d0:	40002000 	.word	0x40002000

0800a2d4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a2d4:	b480      	push	{r7}
 800a2d6:	b087      	sub	sp, #28
 800a2d8:	af00      	add	r7, sp, #0
 800a2da:	6078      	str	r0, [r7, #4]
 800a2dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	6a1b      	ldr	r3, [r3, #32]
 800a2e2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	6a1b      	ldr	r3, [r3, #32]
 800a2e8:	f023 0201 	bic.w	r2, r3, #1
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	685b      	ldr	r3, [r3, #4]
 800a2f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	699b      	ldr	r3, [r3, #24]
 800a2fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a2fc:	68fb      	ldr	r3, [r7, #12]
 800a2fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a302:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a304:	68fb      	ldr	r3, [r7, #12]
 800a306:	f023 0303 	bic.w	r3, r3, #3
 800a30a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a30c:	683b      	ldr	r3, [r7, #0]
 800a30e:	681b      	ldr	r3, [r3, #0]
 800a310:	68fa      	ldr	r2, [r7, #12]
 800a312:	4313      	orrs	r3, r2
 800a314:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a316:	697b      	ldr	r3, [r7, #20]
 800a318:	f023 0302 	bic.w	r3, r3, #2
 800a31c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a31e:	683b      	ldr	r3, [r7, #0]
 800a320:	689b      	ldr	r3, [r3, #8]
 800a322:	697a      	ldr	r2, [r7, #20]
 800a324:	4313      	orrs	r3, r2
 800a326:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	4a20      	ldr	r2, [pc, #128]	@ (800a3ac <TIM_OC1_SetConfig+0xd8>)
 800a32c:	4293      	cmp	r3, r2
 800a32e:	d003      	beq.n	800a338 <TIM_OC1_SetConfig+0x64>
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	4a1f      	ldr	r2, [pc, #124]	@ (800a3b0 <TIM_OC1_SetConfig+0xdc>)
 800a334:	4293      	cmp	r3, r2
 800a336:	d10c      	bne.n	800a352 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a338:	697b      	ldr	r3, [r7, #20]
 800a33a:	f023 0308 	bic.w	r3, r3, #8
 800a33e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a340:	683b      	ldr	r3, [r7, #0]
 800a342:	68db      	ldr	r3, [r3, #12]
 800a344:	697a      	ldr	r2, [r7, #20]
 800a346:	4313      	orrs	r3, r2
 800a348:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a34a:	697b      	ldr	r3, [r7, #20]
 800a34c:	f023 0304 	bic.w	r3, r3, #4
 800a350:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	4a15      	ldr	r2, [pc, #84]	@ (800a3ac <TIM_OC1_SetConfig+0xd8>)
 800a356:	4293      	cmp	r3, r2
 800a358:	d003      	beq.n	800a362 <TIM_OC1_SetConfig+0x8e>
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	4a14      	ldr	r2, [pc, #80]	@ (800a3b0 <TIM_OC1_SetConfig+0xdc>)
 800a35e:	4293      	cmp	r3, r2
 800a360:	d111      	bne.n	800a386 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a362:	693b      	ldr	r3, [r7, #16]
 800a364:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a368:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a36a:	693b      	ldr	r3, [r7, #16]
 800a36c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a370:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a372:	683b      	ldr	r3, [r7, #0]
 800a374:	695b      	ldr	r3, [r3, #20]
 800a376:	693a      	ldr	r2, [r7, #16]
 800a378:	4313      	orrs	r3, r2
 800a37a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a37c:	683b      	ldr	r3, [r7, #0]
 800a37e:	699b      	ldr	r3, [r3, #24]
 800a380:	693a      	ldr	r2, [r7, #16]
 800a382:	4313      	orrs	r3, r2
 800a384:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	693a      	ldr	r2, [r7, #16]
 800a38a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	68fa      	ldr	r2, [r7, #12]
 800a390:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a392:	683b      	ldr	r3, [r7, #0]
 800a394:	685a      	ldr	r2, [r3, #4]
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	697a      	ldr	r2, [r7, #20]
 800a39e:	621a      	str	r2, [r3, #32]
}
 800a3a0:	bf00      	nop
 800a3a2:	371c      	adds	r7, #28
 800a3a4:	46bd      	mov	sp, r7
 800a3a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3aa:	4770      	bx	lr
 800a3ac:	40010000 	.word	0x40010000
 800a3b0:	40010400 	.word	0x40010400

0800a3b4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a3b4:	b480      	push	{r7}
 800a3b6:	b087      	sub	sp, #28
 800a3b8:	af00      	add	r7, sp, #0
 800a3ba:	6078      	str	r0, [r7, #4]
 800a3bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	6a1b      	ldr	r3, [r3, #32]
 800a3c2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	6a1b      	ldr	r3, [r3, #32]
 800a3c8:	f023 0210 	bic.w	r2, r3, #16
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	685b      	ldr	r3, [r3, #4]
 800a3d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	699b      	ldr	r3, [r3, #24]
 800a3da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a3e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a3e4:	68fb      	ldr	r3, [r7, #12]
 800a3e6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a3ea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a3ec:	683b      	ldr	r3, [r7, #0]
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	021b      	lsls	r3, r3, #8
 800a3f2:	68fa      	ldr	r2, [r7, #12]
 800a3f4:	4313      	orrs	r3, r2
 800a3f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a3f8:	697b      	ldr	r3, [r7, #20]
 800a3fa:	f023 0320 	bic.w	r3, r3, #32
 800a3fe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a400:	683b      	ldr	r3, [r7, #0]
 800a402:	689b      	ldr	r3, [r3, #8]
 800a404:	011b      	lsls	r3, r3, #4
 800a406:	697a      	ldr	r2, [r7, #20]
 800a408:	4313      	orrs	r3, r2
 800a40a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	4a22      	ldr	r2, [pc, #136]	@ (800a498 <TIM_OC2_SetConfig+0xe4>)
 800a410:	4293      	cmp	r3, r2
 800a412:	d003      	beq.n	800a41c <TIM_OC2_SetConfig+0x68>
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	4a21      	ldr	r2, [pc, #132]	@ (800a49c <TIM_OC2_SetConfig+0xe8>)
 800a418:	4293      	cmp	r3, r2
 800a41a:	d10d      	bne.n	800a438 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a41c:	697b      	ldr	r3, [r7, #20]
 800a41e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a422:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a424:	683b      	ldr	r3, [r7, #0]
 800a426:	68db      	ldr	r3, [r3, #12]
 800a428:	011b      	lsls	r3, r3, #4
 800a42a:	697a      	ldr	r2, [r7, #20]
 800a42c:	4313      	orrs	r3, r2
 800a42e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a430:	697b      	ldr	r3, [r7, #20]
 800a432:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a436:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	4a17      	ldr	r2, [pc, #92]	@ (800a498 <TIM_OC2_SetConfig+0xe4>)
 800a43c:	4293      	cmp	r3, r2
 800a43e:	d003      	beq.n	800a448 <TIM_OC2_SetConfig+0x94>
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	4a16      	ldr	r2, [pc, #88]	@ (800a49c <TIM_OC2_SetConfig+0xe8>)
 800a444:	4293      	cmp	r3, r2
 800a446:	d113      	bne.n	800a470 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a448:	693b      	ldr	r3, [r7, #16]
 800a44a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a44e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a450:	693b      	ldr	r3, [r7, #16]
 800a452:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a456:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a458:	683b      	ldr	r3, [r7, #0]
 800a45a:	695b      	ldr	r3, [r3, #20]
 800a45c:	009b      	lsls	r3, r3, #2
 800a45e:	693a      	ldr	r2, [r7, #16]
 800a460:	4313      	orrs	r3, r2
 800a462:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a464:	683b      	ldr	r3, [r7, #0]
 800a466:	699b      	ldr	r3, [r3, #24]
 800a468:	009b      	lsls	r3, r3, #2
 800a46a:	693a      	ldr	r2, [r7, #16]
 800a46c:	4313      	orrs	r3, r2
 800a46e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	693a      	ldr	r2, [r7, #16]
 800a474:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	68fa      	ldr	r2, [r7, #12]
 800a47a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a47c:	683b      	ldr	r3, [r7, #0]
 800a47e:	685a      	ldr	r2, [r3, #4]
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	697a      	ldr	r2, [r7, #20]
 800a488:	621a      	str	r2, [r3, #32]
}
 800a48a:	bf00      	nop
 800a48c:	371c      	adds	r7, #28
 800a48e:	46bd      	mov	sp, r7
 800a490:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a494:	4770      	bx	lr
 800a496:	bf00      	nop
 800a498:	40010000 	.word	0x40010000
 800a49c:	40010400 	.word	0x40010400

0800a4a0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a4a0:	b480      	push	{r7}
 800a4a2:	b087      	sub	sp, #28
 800a4a4:	af00      	add	r7, sp, #0
 800a4a6:	6078      	str	r0, [r7, #4]
 800a4a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	6a1b      	ldr	r3, [r3, #32]
 800a4ae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	6a1b      	ldr	r3, [r3, #32]
 800a4b4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	685b      	ldr	r3, [r3, #4]
 800a4c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	69db      	ldr	r3, [r3, #28]
 800a4c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a4c8:	68fb      	ldr	r3, [r7, #12]
 800a4ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a4ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a4d0:	68fb      	ldr	r3, [r7, #12]
 800a4d2:	f023 0303 	bic.w	r3, r3, #3
 800a4d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a4d8:	683b      	ldr	r3, [r7, #0]
 800a4da:	681b      	ldr	r3, [r3, #0]
 800a4dc:	68fa      	ldr	r2, [r7, #12]
 800a4de:	4313      	orrs	r3, r2
 800a4e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a4e2:	697b      	ldr	r3, [r7, #20]
 800a4e4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a4e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a4ea:	683b      	ldr	r3, [r7, #0]
 800a4ec:	689b      	ldr	r3, [r3, #8]
 800a4ee:	021b      	lsls	r3, r3, #8
 800a4f0:	697a      	ldr	r2, [r7, #20]
 800a4f2:	4313      	orrs	r3, r2
 800a4f4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	4a21      	ldr	r2, [pc, #132]	@ (800a580 <TIM_OC3_SetConfig+0xe0>)
 800a4fa:	4293      	cmp	r3, r2
 800a4fc:	d003      	beq.n	800a506 <TIM_OC3_SetConfig+0x66>
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	4a20      	ldr	r2, [pc, #128]	@ (800a584 <TIM_OC3_SetConfig+0xe4>)
 800a502:	4293      	cmp	r3, r2
 800a504:	d10d      	bne.n	800a522 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a506:	697b      	ldr	r3, [r7, #20]
 800a508:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a50c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a50e:	683b      	ldr	r3, [r7, #0]
 800a510:	68db      	ldr	r3, [r3, #12]
 800a512:	021b      	lsls	r3, r3, #8
 800a514:	697a      	ldr	r2, [r7, #20]
 800a516:	4313      	orrs	r3, r2
 800a518:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a51a:	697b      	ldr	r3, [r7, #20]
 800a51c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a520:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	4a16      	ldr	r2, [pc, #88]	@ (800a580 <TIM_OC3_SetConfig+0xe0>)
 800a526:	4293      	cmp	r3, r2
 800a528:	d003      	beq.n	800a532 <TIM_OC3_SetConfig+0x92>
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	4a15      	ldr	r2, [pc, #84]	@ (800a584 <TIM_OC3_SetConfig+0xe4>)
 800a52e:	4293      	cmp	r3, r2
 800a530:	d113      	bne.n	800a55a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a532:	693b      	ldr	r3, [r7, #16]
 800a534:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a538:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a53a:	693b      	ldr	r3, [r7, #16]
 800a53c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a540:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a542:	683b      	ldr	r3, [r7, #0]
 800a544:	695b      	ldr	r3, [r3, #20]
 800a546:	011b      	lsls	r3, r3, #4
 800a548:	693a      	ldr	r2, [r7, #16]
 800a54a:	4313      	orrs	r3, r2
 800a54c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a54e:	683b      	ldr	r3, [r7, #0]
 800a550:	699b      	ldr	r3, [r3, #24]
 800a552:	011b      	lsls	r3, r3, #4
 800a554:	693a      	ldr	r2, [r7, #16]
 800a556:	4313      	orrs	r3, r2
 800a558:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	693a      	ldr	r2, [r7, #16]
 800a55e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	68fa      	ldr	r2, [r7, #12]
 800a564:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a566:	683b      	ldr	r3, [r7, #0]
 800a568:	685a      	ldr	r2, [r3, #4]
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	697a      	ldr	r2, [r7, #20]
 800a572:	621a      	str	r2, [r3, #32]
}
 800a574:	bf00      	nop
 800a576:	371c      	adds	r7, #28
 800a578:	46bd      	mov	sp, r7
 800a57a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a57e:	4770      	bx	lr
 800a580:	40010000 	.word	0x40010000
 800a584:	40010400 	.word	0x40010400

0800a588 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a588:	b480      	push	{r7}
 800a58a:	b087      	sub	sp, #28
 800a58c:	af00      	add	r7, sp, #0
 800a58e:	6078      	str	r0, [r7, #4]
 800a590:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	6a1b      	ldr	r3, [r3, #32]
 800a596:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	6a1b      	ldr	r3, [r3, #32]
 800a59c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	685b      	ldr	r3, [r3, #4]
 800a5a8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	69db      	ldr	r3, [r3, #28]
 800a5ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a5b0:	68fb      	ldr	r3, [r7, #12]
 800a5b2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a5b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a5b8:	68fb      	ldr	r3, [r7, #12]
 800a5ba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a5be:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a5c0:	683b      	ldr	r3, [r7, #0]
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	021b      	lsls	r3, r3, #8
 800a5c6:	68fa      	ldr	r2, [r7, #12]
 800a5c8:	4313      	orrs	r3, r2
 800a5ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a5cc:	693b      	ldr	r3, [r7, #16]
 800a5ce:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a5d2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a5d4:	683b      	ldr	r3, [r7, #0]
 800a5d6:	689b      	ldr	r3, [r3, #8]
 800a5d8:	031b      	lsls	r3, r3, #12
 800a5da:	693a      	ldr	r2, [r7, #16]
 800a5dc:	4313      	orrs	r3, r2
 800a5de:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	4a12      	ldr	r2, [pc, #72]	@ (800a62c <TIM_OC4_SetConfig+0xa4>)
 800a5e4:	4293      	cmp	r3, r2
 800a5e6:	d003      	beq.n	800a5f0 <TIM_OC4_SetConfig+0x68>
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	4a11      	ldr	r2, [pc, #68]	@ (800a630 <TIM_OC4_SetConfig+0xa8>)
 800a5ec:	4293      	cmp	r3, r2
 800a5ee:	d109      	bne.n	800a604 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a5f0:	697b      	ldr	r3, [r7, #20]
 800a5f2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a5f6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a5f8:	683b      	ldr	r3, [r7, #0]
 800a5fa:	695b      	ldr	r3, [r3, #20]
 800a5fc:	019b      	lsls	r3, r3, #6
 800a5fe:	697a      	ldr	r2, [r7, #20]
 800a600:	4313      	orrs	r3, r2
 800a602:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	697a      	ldr	r2, [r7, #20]
 800a608:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	68fa      	ldr	r2, [r7, #12]
 800a60e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a610:	683b      	ldr	r3, [r7, #0]
 800a612:	685a      	ldr	r2, [r3, #4]
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	693a      	ldr	r2, [r7, #16]
 800a61c:	621a      	str	r2, [r3, #32]
}
 800a61e:	bf00      	nop
 800a620:	371c      	adds	r7, #28
 800a622:	46bd      	mov	sp, r7
 800a624:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a628:	4770      	bx	lr
 800a62a:	bf00      	nop
 800a62c:	40010000 	.word	0x40010000
 800a630:	40010400 	.word	0x40010400

0800a634 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a634:	b480      	push	{r7}
 800a636:	b087      	sub	sp, #28
 800a638:	af00      	add	r7, sp, #0
 800a63a:	60f8      	str	r0, [r7, #12]
 800a63c:	60b9      	str	r1, [r7, #8]
 800a63e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a640:	68fb      	ldr	r3, [r7, #12]
 800a642:	6a1b      	ldr	r3, [r3, #32]
 800a644:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a646:	68fb      	ldr	r3, [r7, #12]
 800a648:	6a1b      	ldr	r3, [r3, #32]
 800a64a:	f023 0201 	bic.w	r2, r3, #1
 800a64e:	68fb      	ldr	r3, [r7, #12]
 800a650:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a652:	68fb      	ldr	r3, [r7, #12]
 800a654:	699b      	ldr	r3, [r3, #24]
 800a656:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a658:	693b      	ldr	r3, [r7, #16]
 800a65a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a65e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	011b      	lsls	r3, r3, #4
 800a664:	693a      	ldr	r2, [r7, #16]
 800a666:	4313      	orrs	r3, r2
 800a668:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a66a:	697b      	ldr	r3, [r7, #20]
 800a66c:	f023 030a 	bic.w	r3, r3, #10
 800a670:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a672:	697a      	ldr	r2, [r7, #20]
 800a674:	68bb      	ldr	r3, [r7, #8]
 800a676:	4313      	orrs	r3, r2
 800a678:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a67a:	68fb      	ldr	r3, [r7, #12]
 800a67c:	693a      	ldr	r2, [r7, #16]
 800a67e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a680:	68fb      	ldr	r3, [r7, #12]
 800a682:	697a      	ldr	r2, [r7, #20]
 800a684:	621a      	str	r2, [r3, #32]
}
 800a686:	bf00      	nop
 800a688:	371c      	adds	r7, #28
 800a68a:	46bd      	mov	sp, r7
 800a68c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a690:	4770      	bx	lr

0800a692 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a692:	b480      	push	{r7}
 800a694:	b087      	sub	sp, #28
 800a696:	af00      	add	r7, sp, #0
 800a698:	60f8      	str	r0, [r7, #12]
 800a69a:	60b9      	str	r1, [r7, #8]
 800a69c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800a69e:	68fb      	ldr	r3, [r7, #12]
 800a6a0:	6a1b      	ldr	r3, [r3, #32]
 800a6a2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a6a4:	68fb      	ldr	r3, [r7, #12]
 800a6a6:	6a1b      	ldr	r3, [r3, #32]
 800a6a8:	f023 0210 	bic.w	r2, r3, #16
 800a6ac:	68fb      	ldr	r3, [r7, #12]
 800a6ae:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a6b0:	68fb      	ldr	r3, [r7, #12]
 800a6b2:	699b      	ldr	r3, [r3, #24]
 800a6b4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a6b6:	693b      	ldr	r3, [r7, #16]
 800a6b8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800a6bc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	031b      	lsls	r3, r3, #12
 800a6c2:	693a      	ldr	r2, [r7, #16]
 800a6c4:	4313      	orrs	r3, r2
 800a6c6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a6c8:	697b      	ldr	r3, [r7, #20]
 800a6ca:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800a6ce:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a6d0:	68bb      	ldr	r3, [r7, #8]
 800a6d2:	011b      	lsls	r3, r3, #4
 800a6d4:	697a      	ldr	r2, [r7, #20]
 800a6d6:	4313      	orrs	r3, r2
 800a6d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a6da:	68fb      	ldr	r3, [r7, #12]
 800a6dc:	693a      	ldr	r2, [r7, #16]
 800a6de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a6e0:	68fb      	ldr	r3, [r7, #12]
 800a6e2:	697a      	ldr	r2, [r7, #20]
 800a6e4:	621a      	str	r2, [r3, #32]
}
 800a6e6:	bf00      	nop
 800a6e8:	371c      	adds	r7, #28
 800a6ea:	46bd      	mov	sp, r7
 800a6ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6f0:	4770      	bx	lr

0800a6f2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a6f2:	b480      	push	{r7}
 800a6f4:	b085      	sub	sp, #20
 800a6f6:	af00      	add	r7, sp, #0
 800a6f8:	6078      	str	r0, [r7, #4]
 800a6fa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	689b      	ldr	r3, [r3, #8]
 800a700:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a702:	68fb      	ldr	r3, [r7, #12]
 800a704:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a708:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a70a:	683a      	ldr	r2, [r7, #0]
 800a70c:	68fb      	ldr	r3, [r7, #12]
 800a70e:	4313      	orrs	r3, r2
 800a710:	f043 0307 	orr.w	r3, r3, #7
 800a714:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	68fa      	ldr	r2, [r7, #12]
 800a71a:	609a      	str	r2, [r3, #8]
}
 800a71c:	bf00      	nop
 800a71e:	3714      	adds	r7, #20
 800a720:	46bd      	mov	sp, r7
 800a722:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a726:	4770      	bx	lr

0800a728 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a728:	b480      	push	{r7}
 800a72a:	b087      	sub	sp, #28
 800a72c:	af00      	add	r7, sp, #0
 800a72e:	60f8      	str	r0, [r7, #12]
 800a730:	60b9      	str	r1, [r7, #8]
 800a732:	607a      	str	r2, [r7, #4]
 800a734:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a736:	68fb      	ldr	r3, [r7, #12]
 800a738:	689b      	ldr	r3, [r3, #8]
 800a73a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a73c:	697b      	ldr	r3, [r7, #20]
 800a73e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a742:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a744:	683b      	ldr	r3, [r7, #0]
 800a746:	021a      	lsls	r2, r3, #8
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	431a      	orrs	r2, r3
 800a74c:	68bb      	ldr	r3, [r7, #8]
 800a74e:	4313      	orrs	r3, r2
 800a750:	697a      	ldr	r2, [r7, #20]
 800a752:	4313      	orrs	r3, r2
 800a754:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a756:	68fb      	ldr	r3, [r7, #12]
 800a758:	697a      	ldr	r2, [r7, #20]
 800a75a:	609a      	str	r2, [r3, #8]
}
 800a75c:	bf00      	nop
 800a75e:	371c      	adds	r7, #28
 800a760:	46bd      	mov	sp, r7
 800a762:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a766:	4770      	bx	lr

0800a768 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a768:	b480      	push	{r7}
 800a76a:	b087      	sub	sp, #28
 800a76c:	af00      	add	r7, sp, #0
 800a76e:	60f8      	str	r0, [r7, #12]
 800a770:	60b9      	str	r1, [r7, #8]
 800a772:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a774:	68bb      	ldr	r3, [r7, #8]
 800a776:	f003 031f 	and.w	r3, r3, #31
 800a77a:	2201      	movs	r2, #1
 800a77c:	fa02 f303 	lsl.w	r3, r2, r3
 800a780:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a782:	68fb      	ldr	r3, [r7, #12]
 800a784:	6a1a      	ldr	r2, [r3, #32]
 800a786:	697b      	ldr	r3, [r7, #20]
 800a788:	43db      	mvns	r3, r3
 800a78a:	401a      	ands	r2, r3
 800a78c:	68fb      	ldr	r3, [r7, #12]
 800a78e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a790:	68fb      	ldr	r3, [r7, #12]
 800a792:	6a1a      	ldr	r2, [r3, #32]
 800a794:	68bb      	ldr	r3, [r7, #8]
 800a796:	f003 031f 	and.w	r3, r3, #31
 800a79a:	6879      	ldr	r1, [r7, #4]
 800a79c:	fa01 f303 	lsl.w	r3, r1, r3
 800a7a0:	431a      	orrs	r2, r3
 800a7a2:	68fb      	ldr	r3, [r7, #12]
 800a7a4:	621a      	str	r2, [r3, #32]
}
 800a7a6:	bf00      	nop
 800a7a8:	371c      	adds	r7, #28
 800a7aa:	46bd      	mov	sp, r7
 800a7ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7b0:	4770      	bx	lr
	...

0800a7b4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a7b4:	b480      	push	{r7}
 800a7b6:	b085      	sub	sp, #20
 800a7b8:	af00      	add	r7, sp, #0
 800a7ba:	6078      	str	r0, [r7, #4]
 800a7bc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a7c4:	2b01      	cmp	r3, #1
 800a7c6:	d101      	bne.n	800a7cc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a7c8:	2302      	movs	r3, #2
 800a7ca:	e05a      	b.n	800a882 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	2201      	movs	r2, #1
 800a7d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	2202      	movs	r2, #2
 800a7d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	681b      	ldr	r3, [r3, #0]
 800a7e0:	685b      	ldr	r3, [r3, #4]
 800a7e2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	681b      	ldr	r3, [r3, #0]
 800a7e8:	689b      	ldr	r3, [r3, #8]
 800a7ea:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a7ec:	68fb      	ldr	r3, [r7, #12]
 800a7ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a7f2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a7f4:	683b      	ldr	r3, [r7, #0]
 800a7f6:	681b      	ldr	r3, [r3, #0]
 800a7f8:	68fa      	ldr	r2, [r7, #12]
 800a7fa:	4313      	orrs	r3, r2
 800a7fc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	681b      	ldr	r3, [r3, #0]
 800a802:	68fa      	ldr	r2, [r7, #12]
 800a804:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	4a21      	ldr	r2, [pc, #132]	@ (800a890 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800a80c:	4293      	cmp	r3, r2
 800a80e:	d022      	beq.n	800a856 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a818:	d01d      	beq.n	800a856 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	681b      	ldr	r3, [r3, #0]
 800a81e:	4a1d      	ldr	r2, [pc, #116]	@ (800a894 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800a820:	4293      	cmp	r3, r2
 800a822:	d018      	beq.n	800a856 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	681b      	ldr	r3, [r3, #0]
 800a828:	4a1b      	ldr	r2, [pc, #108]	@ (800a898 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800a82a:	4293      	cmp	r3, r2
 800a82c:	d013      	beq.n	800a856 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	4a1a      	ldr	r2, [pc, #104]	@ (800a89c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800a834:	4293      	cmp	r3, r2
 800a836:	d00e      	beq.n	800a856 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	681b      	ldr	r3, [r3, #0]
 800a83c:	4a18      	ldr	r2, [pc, #96]	@ (800a8a0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800a83e:	4293      	cmp	r3, r2
 800a840:	d009      	beq.n	800a856 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	681b      	ldr	r3, [r3, #0]
 800a846:	4a17      	ldr	r2, [pc, #92]	@ (800a8a4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800a848:	4293      	cmp	r3, r2
 800a84a:	d004      	beq.n	800a856 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	4a15      	ldr	r2, [pc, #84]	@ (800a8a8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800a852:	4293      	cmp	r3, r2
 800a854:	d10c      	bne.n	800a870 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a856:	68bb      	ldr	r3, [r7, #8]
 800a858:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a85c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a85e:	683b      	ldr	r3, [r7, #0]
 800a860:	685b      	ldr	r3, [r3, #4]
 800a862:	68ba      	ldr	r2, [r7, #8]
 800a864:	4313      	orrs	r3, r2
 800a866:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	68ba      	ldr	r2, [r7, #8]
 800a86e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	2201      	movs	r2, #1
 800a874:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	2200      	movs	r2, #0
 800a87c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a880:	2300      	movs	r3, #0
}
 800a882:	4618      	mov	r0, r3
 800a884:	3714      	adds	r7, #20
 800a886:	46bd      	mov	sp, r7
 800a888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a88c:	4770      	bx	lr
 800a88e:	bf00      	nop
 800a890:	40010000 	.word	0x40010000
 800a894:	40000400 	.word	0x40000400
 800a898:	40000800 	.word	0x40000800
 800a89c:	40000c00 	.word	0x40000c00
 800a8a0:	40010400 	.word	0x40010400
 800a8a4:	40014000 	.word	0x40014000
 800a8a8:	40001800 	.word	0x40001800

0800a8ac <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a8ac:	b580      	push	{r7, lr}
 800a8ae:	b082      	sub	sp, #8
 800a8b0:	af00      	add	r7, sp, #0
 800a8b2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	2b00      	cmp	r3, #0
 800a8b8:	d101      	bne.n	800a8be <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a8ba:	2301      	movs	r3, #1
 800a8bc:	e042      	b.n	800a944 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a8c4:	b2db      	uxtb	r3, r3
 800a8c6:	2b00      	cmp	r3, #0
 800a8c8:	d106      	bne.n	800a8d8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	2200      	movs	r2, #0
 800a8ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a8d2:	6878      	ldr	r0, [r7, #4]
 800a8d4:	f7fa fec4 	bl	8005660 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	2224      	movs	r2, #36	@ 0x24
 800a8dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	681b      	ldr	r3, [r3, #0]
 800a8e4:	68da      	ldr	r2, [r3, #12]
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800a8ee:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800a8f0:	6878      	ldr	r0, [r7, #4]
 800a8f2:	f000 fdf3 	bl	800b4dc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	681b      	ldr	r3, [r3, #0]
 800a8fa:	691a      	ldr	r2, [r3, #16]
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	681b      	ldr	r3, [r3, #0]
 800a900:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a904:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	681b      	ldr	r3, [r3, #0]
 800a90a:	695a      	ldr	r2, [r3, #20]
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	681b      	ldr	r3, [r3, #0]
 800a910:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a914:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	681b      	ldr	r3, [r3, #0]
 800a91a:	68da      	ldr	r2, [r3, #12]
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800a924:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	2200      	movs	r2, #0
 800a92a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	2220      	movs	r2, #32
 800a930:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	2220      	movs	r2, #32
 800a938:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	2200      	movs	r2, #0
 800a940:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800a942:	2300      	movs	r3, #0
}
 800a944:	4618      	mov	r0, r3
 800a946:	3708      	adds	r7, #8
 800a948:	46bd      	mov	sp, r7
 800a94a:	bd80      	pop	{r7, pc}

0800a94c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a94c:	b580      	push	{r7, lr}
 800a94e:	b08a      	sub	sp, #40	@ 0x28
 800a950:	af02      	add	r7, sp, #8
 800a952:	60f8      	str	r0, [r7, #12]
 800a954:	60b9      	str	r1, [r7, #8]
 800a956:	603b      	str	r3, [r7, #0]
 800a958:	4613      	mov	r3, r2
 800a95a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800a95c:	2300      	movs	r3, #0
 800a95e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a960:	68fb      	ldr	r3, [r7, #12]
 800a962:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a966:	b2db      	uxtb	r3, r3
 800a968:	2b20      	cmp	r3, #32
 800a96a:	d175      	bne.n	800aa58 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800a96c:	68bb      	ldr	r3, [r7, #8]
 800a96e:	2b00      	cmp	r3, #0
 800a970:	d002      	beq.n	800a978 <HAL_UART_Transmit+0x2c>
 800a972:	88fb      	ldrh	r3, [r7, #6]
 800a974:	2b00      	cmp	r3, #0
 800a976:	d101      	bne.n	800a97c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800a978:	2301      	movs	r3, #1
 800a97a:	e06e      	b.n	800aa5a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a97c:	68fb      	ldr	r3, [r7, #12]
 800a97e:	2200      	movs	r2, #0
 800a980:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a982:	68fb      	ldr	r3, [r7, #12]
 800a984:	2221      	movs	r2, #33	@ 0x21
 800a986:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a98a:	f7fb f86f 	bl	8005a6c <HAL_GetTick>
 800a98e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800a990:	68fb      	ldr	r3, [r7, #12]
 800a992:	88fa      	ldrh	r2, [r7, #6]
 800a994:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800a996:	68fb      	ldr	r3, [r7, #12]
 800a998:	88fa      	ldrh	r2, [r7, #6]
 800a99a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a99c:	68fb      	ldr	r3, [r7, #12]
 800a99e:	689b      	ldr	r3, [r3, #8]
 800a9a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a9a4:	d108      	bne.n	800a9b8 <HAL_UART_Transmit+0x6c>
 800a9a6:	68fb      	ldr	r3, [r7, #12]
 800a9a8:	691b      	ldr	r3, [r3, #16]
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	d104      	bne.n	800a9b8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800a9ae:	2300      	movs	r3, #0
 800a9b0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800a9b2:	68bb      	ldr	r3, [r7, #8]
 800a9b4:	61bb      	str	r3, [r7, #24]
 800a9b6:	e003      	b.n	800a9c0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800a9b8:	68bb      	ldr	r3, [r7, #8]
 800a9ba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a9bc:	2300      	movs	r3, #0
 800a9be:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800a9c0:	e02e      	b.n	800aa20 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a9c2:	683b      	ldr	r3, [r7, #0]
 800a9c4:	9300      	str	r3, [sp, #0]
 800a9c6:	697b      	ldr	r3, [r7, #20]
 800a9c8:	2200      	movs	r2, #0
 800a9ca:	2180      	movs	r1, #128	@ 0x80
 800a9cc:	68f8      	ldr	r0, [r7, #12]
 800a9ce:	f000 fb55 	bl	800b07c <UART_WaitOnFlagUntilTimeout>
 800a9d2:	4603      	mov	r3, r0
 800a9d4:	2b00      	cmp	r3, #0
 800a9d6:	d005      	beq.n	800a9e4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800a9d8:	68fb      	ldr	r3, [r7, #12]
 800a9da:	2220      	movs	r2, #32
 800a9dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800a9e0:	2303      	movs	r3, #3
 800a9e2:	e03a      	b.n	800aa5a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800a9e4:	69fb      	ldr	r3, [r7, #28]
 800a9e6:	2b00      	cmp	r3, #0
 800a9e8:	d10b      	bne.n	800aa02 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a9ea:	69bb      	ldr	r3, [r7, #24]
 800a9ec:	881b      	ldrh	r3, [r3, #0]
 800a9ee:	461a      	mov	r2, r3
 800a9f0:	68fb      	ldr	r3, [r7, #12]
 800a9f2:	681b      	ldr	r3, [r3, #0]
 800a9f4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a9f8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800a9fa:	69bb      	ldr	r3, [r7, #24]
 800a9fc:	3302      	adds	r3, #2
 800a9fe:	61bb      	str	r3, [r7, #24]
 800aa00:	e007      	b.n	800aa12 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800aa02:	69fb      	ldr	r3, [r7, #28]
 800aa04:	781a      	ldrb	r2, [r3, #0]
 800aa06:	68fb      	ldr	r3, [r7, #12]
 800aa08:	681b      	ldr	r3, [r3, #0]
 800aa0a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800aa0c:	69fb      	ldr	r3, [r7, #28]
 800aa0e:	3301      	adds	r3, #1
 800aa10:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800aa12:	68fb      	ldr	r3, [r7, #12]
 800aa14:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800aa16:	b29b      	uxth	r3, r3
 800aa18:	3b01      	subs	r3, #1
 800aa1a:	b29a      	uxth	r2, r3
 800aa1c:	68fb      	ldr	r3, [r7, #12]
 800aa1e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800aa20:	68fb      	ldr	r3, [r7, #12]
 800aa22:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800aa24:	b29b      	uxth	r3, r3
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	d1cb      	bne.n	800a9c2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800aa2a:	683b      	ldr	r3, [r7, #0]
 800aa2c:	9300      	str	r3, [sp, #0]
 800aa2e:	697b      	ldr	r3, [r7, #20]
 800aa30:	2200      	movs	r2, #0
 800aa32:	2140      	movs	r1, #64	@ 0x40
 800aa34:	68f8      	ldr	r0, [r7, #12]
 800aa36:	f000 fb21 	bl	800b07c <UART_WaitOnFlagUntilTimeout>
 800aa3a:	4603      	mov	r3, r0
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	d005      	beq.n	800aa4c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800aa40:	68fb      	ldr	r3, [r7, #12]
 800aa42:	2220      	movs	r2, #32
 800aa44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800aa48:	2303      	movs	r3, #3
 800aa4a:	e006      	b.n	800aa5a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800aa4c:	68fb      	ldr	r3, [r7, #12]
 800aa4e:	2220      	movs	r2, #32
 800aa50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800aa54:	2300      	movs	r3, #0
 800aa56:	e000      	b.n	800aa5a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800aa58:	2302      	movs	r3, #2
  }
}
 800aa5a:	4618      	mov	r0, r3
 800aa5c:	3720      	adds	r7, #32
 800aa5e:	46bd      	mov	sp, r7
 800aa60:	bd80      	pop	{r7, pc}

0800aa62 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800aa62:	b480      	push	{r7}
 800aa64:	b085      	sub	sp, #20
 800aa66:	af00      	add	r7, sp, #0
 800aa68:	60f8      	str	r0, [r7, #12]
 800aa6a:	60b9      	str	r1, [r7, #8]
 800aa6c:	4613      	mov	r3, r2
 800aa6e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800aa70:	68fb      	ldr	r3, [r7, #12]
 800aa72:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800aa76:	b2db      	uxtb	r3, r3
 800aa78:	2b20      	cmp	r3, #32
 800aa7a:	d121      	bne.n	800aac0 <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 800aa7c:	68bb      	ldr	r3, [r7, #8]
 800aa7e:	2b00      	cmp	r3, #0
 800aa80:	d002      	beq.n	800aa88 <HAL_UART_Transmit_IT+0x26>
 800aa82:	88fb      	ldrh	r3, [r7, #6]
 800aa84:	2b00      	cmp	r3, #0
 800aa86:	d101      	bne.n	800aa8c <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 800aa88:	2301      	movs	r3, #1
 800aa8a:	e01a      	b.n	800aac2 <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 800aa8c:	68fb      	ldr	r3, [r7, #12]
 800aa8e:	68ba      	ldr	r2, [r7, #8]
 800aa90:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800aa92:	68fb      	ldr	r3, [r7, #12]
 800aa94:	88fa      	ldrh	r2, [r7, #6]
 800aa96:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800aa98:	68fb      	ldr	r3, [r7, #12]
 800aa9a:	88fa      	ldrh	r2, [r7, #6]
 800aa9c:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aa9e:	68fb      	ldr	r3, [r7, #12]
 800aaa0:	2200      	movs	r2, #0
 800aaa2:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800aaa4:	68fb      	ldr	r3, [r7, #12]
 800aaa6:	2221      	movs	r2, #33	@ 0x21
 800aaa8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800aaac:	68fb      	ldr	r3, [r7, #12]
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	68da      	ldr	r2, [r3, #12]
 800aab2:	68fb      	ldr	r3, [r7, #12]
 800aab4:	681b      	ldr	r3, [r3, #0]
 800aab6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800aaba:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800aabc:	2300      	movs	r3, #0
 800aabe:	e000      	b.n	800aac2 <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 800aac0:	2302      	movs	r3, #2
  }
}
 800aac2:	4618      	mov	r0, r3
 800aac4:	3714      	adds	r7, #20
 800aac6:	46bd      	mov	sp, r7
 800aac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aacc:	4770      	bx	lr

0800aace <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800aace:	b580      	push	{r7, lr}
 800aad0:	b084      	sub	sp, #16
 800aad2:	af00      	add	r7, sp, #0
 800aad4:	60f8      	str	r0, [r7, #12]
 800aad6:	60b9      	str	r1, [r7, #8]
 800aad8:	4613      	mov	r3, r2
 800aada:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800aadc:	68fb      	ldr	r3, [r7, #12]
 800aade:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800aae2:	b2db      	uxtb	r3, r3
 800aae4:	2b20      	cmp	r3, #32
 800aae6:	d112      	bne.n	800ab0e <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800aae8:	68bb      	ldr	r3, [r7, #8]
 800aaea:	2b00      	cmp	r3, #0
 800aaec:	d002      	beq.n	800aaf4 <HAL_UART_Receive_IT+0x26>
 800aaee:	88fb      	ldrh	r3, [r7, #6]
 800aaf0:	2b00      	cmp	r3, #0
 800aaf2:	d101      	bne.n	800aaf8 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800aaf4:	2301      	movs	r3, #1
 800aaf6:	e00b      	b.n	800ab10 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aaf8:	68fb      	ldr	r3, [r7, #12]
 800aafa:	2200      	movs	r2, #0
 800aafc:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800aafe:	88fb      	ldrh	r3, [r7, #6]
 800ab00:	461a      	mov	r2, r3
 800ab02:	68b9      	ldr	r1, [r7, #8]
 800ab04:	68f8      	ldr	r0, [r7, #12]
 800ab06:	f000 fb12 	bl	800b12e <UART_Start_Receive_IT>
 800ab0a:	4603      	mov	r3, r0
 800ab0c:	e000      	b.n	800ab10 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800ab0e:	2302      	movs	r3, #2
  }
}
 800ab10:	4618      	mov	r0, r3
 800ab12:	3710      	adds	r7, #16
 800ab14:	46bd      	mov	sp, r7
 800ab16:	bd80      	pop	{r7, pc}

0800ab18 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800ab18:	b580      	push	{r7, lr}
 800ab1a:	b0ba      	sub	sp, #232	@ 0xe8
 800ab1c:	af00      	add	r7, sp, #0
 800ab1e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	681b      	ldr	r3, [r3, #0]
 800ab24:	681b      	ldr	r3, [r3, #0]
 800ab26:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	681b      	ldr	r3, [r3, #0]
 800ab2e:	68db      	ldr	r3, [r3, #12]
 800ab30:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	681b      	ldr	r3, [r3, #0]
 800ab38:	695b      	ldr	r3, [r3, #20]
 800ab3a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800ab3e:	2300      	movs	r3, #0
 800ab40:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800ab44:	2300      	movs	r3, #0
 800ab46:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800ab4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ab4e:	f003 030f 	and.w	r3, r3, #15
 800ab52:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800ab56:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	d10f      	bne.n	800ab7e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800ab5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ab62:	f003 0320 	and.w	r3, r3, #32
 800ab66:	2b00      	cmp	r3, #0
 800ab68:	d009      	beq.n	800ab7e <HAL_UART_IRQHandler+0x66>
 800ab6a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ab6e:	f003 0320 	and.w	r3, r3, #32
 800ab72:	2b00      	cmp	r3, #0
 800ab74:	d003      	beq.n	800ab7e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800ab76:	6878      	ldr	r0, [r7, #4]
 800ab78:	f000 fbf2 	bl	800b360 <UART_Receive_IT>
      return;
 800ab7c:	e25b      	b.n	800b036 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800ab7e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800ab82:	2b00      	cmp	r3, #0
 800ab84:	f000 80de 	beq.w	800ad44 <HAL_UART_IRQHandler+0x22c>
 800ab88:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ab8c:	f003 0301 	and.w	r3, r3, #1
 800ab90:	2b00      	cmp	r3, #0
 800ab92:	d106      	bne.n	800aba2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800ab94:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ab98:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800ab9c:	2b00      	cmp	r3, #0
 800ab9e:	f000 80d1 	beq.w	800ad44 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800aba2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800aba6:	f003 0301 	and.w	r3, r3, #1
 800abaa:	2b00      	cmp	r3, #0
 800abac:	d00b      	beq.n	800abc6 <HAL_UART_IRQHandler+0xae>
 800abae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800abb2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800abb6:	2b00      	cmp	r3, #0
 800abb8:	d005      	beq.n	800abc6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800abbe:	f043 0201 	orr.w	r2, r3, #1
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800abc6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800abca:	f003 0304 	and.w	r3, r3, #4
 800abce:	2b00      	cmp	r3, #0
 800abd0:	d00b      	beq.n	800abea <HAL_UART_IRQHandler+0xd2>
 800abd2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800abd6:	f003 0301 	and.w	r3, r3, #1
 800abda:	2b00      	cmp	r3, #0
 800abdc:	d005      	beq.n	800abea <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800abe2:	f043 0202 	orr.w	r2, r3, #2
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800abea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800abee:	f003 0302 	and.w	r3, r3, #2
 800abf2:	2b00      	cmp	r3, #0
 800abf4:	d00b      	beq.n	800ac0e <HAL_UART_IRQHandler+0xf6>
 800abf6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800abfa:	f003 0301 	and.w	r3, r3, #1
 800abfe:	2b00      	cmp	r3, #0
 800ac00:	d005      	beq.n	800ac0e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ac06:	f043 0204 	orr.w	r2, r3, #4
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800ac0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ac12:	f003 0308 	and.w	r3, r3, #8
 800ac16:	2b00      	cmp	r3, #0
 800ac18:	d011      	beq.n	800ac3e <HAL_UART_IRQHandler+0x126>
 800ac1a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ac1e:	f003 0320 	and.w	r3, r3, #32
 800ac22:	2b00      	cmp	r3, #0
 800ac24:	d105      	bne.n	800ac32 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800ac26:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ac2a:	f003 0301 	and.w	r3, r3, #1
 800ac2e:	2b00      	cmp	r3, #0
 800ac30:	d005      	beq.n	800ac3e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ac36:	f043 0208 	orr.w	r2, r3, #8
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ac42:	2b00      	cmp	r3, #0
 800ac44:	f000 81f2 	beq.w	800b02c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800ac48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ac4c:	f003 0320 	and.w	r3, r3, #32
 800ac50:	2b00      	cmp	r3, #0
 800ac52:	d008      	beq.n	800ac66 <HAL_UART_IRQHandler+0x14e>
 800ac54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ac58:	f003 0320 	and.w	r3, r3, #32
 800ac5c:	2b00      	cmp	r3, #0
 800ac5e:	d002      	beq.n	800ac66 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800ac60:	6878      	ldr	r0, [r7, #4]
 800ac62:	f000 fb7d 	bl	800b360 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	681b      	ldr	r3, [r3, #0]
 800ac6a:	695b      	ldr	r3, [r3, #20]
 800ac6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ac70:	2b40      	cmp	r3, #64	@ 0x40
 800ac72:	bf0c      	ite	eq
 800ac74:	2301      	moveq	r3, #1
 800ac76:	2300      	movne	r3, #0
 800ac78:	b2db      	uxtb	r3, r3
 800ac7a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ac82:	f003 0308 	and.w	r3, r3, #8
 800ac86:	2b00      	cmp	r3, #0
 800ac88:	d103      	bne.n	800ac92 <HAL_UART_IRQHandler+0x17a>
 800ac8a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800ac8e:	2b00      	cmp	r3, #0
 800ac90:	d04f      	beq.n	800ad32 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800ac92:	6878      	ldr	r0, [r7, #4]
 800ac94:	f000 fa85 	bl	800b1a2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	681b      	ldr	r3, [r3, #0]
 800ac9c:	695b      	ldr	r3, [r3, #20]
 800ac9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aca2:	2b40      	cmp	r3, #64	@ 0x40
 800aca4:	d141      	bne.n	800ad2a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	681b      	ldr	r3, [r3, #0]
 800acaa:	3314      	adds	r3, #20
 800acac:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800acb0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800acb4:	e853 3f00 	ldrex	r3, [r3]
 800acb8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800acbc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800acc0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800acc4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	681b      	ldr	r3, [r3, #0]
 800accc:	3314      	adds	r3, #20
 800acce:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800acd2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800acd6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800acda:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800acde:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800ace2:	e841 2300 	strex	r3, r2, [r1]
 800ace6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800acea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800acee:	2b00      	cmp	r3, #0
 800acf0:	d1d9      	bne.n	800aca6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800acf6:	2b00      	cmp	r3, #0
 800acf8:	d013      	beq.n	800ad22 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800acfe:	4a7e      	ldr	r2, [pc, #504]	@ (800aef8 <HAL_UART_IRQHandler+0x3e0>)
 800ad00:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ad06:	4618      	mov	r0, r3
 800ad08:	f7fb ff65 	bl	8006bd6 <HAL_DMA_Abort_IT>
 800ad0c:	4603      	mov	r3, r0
 800ad0e:	2b00      	cmp	r3, #0
 800ad10:	d016      	beq.n	800ad40 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ad16:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ad18:	687a      	ldr	r2, [r7, #4]
 800ad1a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800ad1c:	4610      	mov	r0, r2
 800ad1e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ad20:	e00e      	b.n	800ad40 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800ad22:	6878      	ldr	r0, [r7, #4]
 800ad24:	f000 f994 	bl	800b050 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ad28:	e00a      	b.n	800ad40 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ad2a:	6878      	ldr	r0, [r7, #4]
 800ad2c:	f000 f990 	bl	800b050 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ad30:	e006      	b.n	800ad40 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800ad32:	6878      	ldr	r0, [r7, #4]
 800ad34:	f000 f98c 	bl	800b050 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	2200      	movs	r2, #0
 800ad3c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800ad3e:	e175      	b.n	800b02c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ad40:	bf00      	nop
    return;
 800ad42:	e173      	b.n	800b02c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ad48:	2b01      	cmp	r3, #1
 800ad4a:	f040 814f 	bne.w	800afec <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800ad4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ad52:	f003 0310 	and.w	r3, r3, #16
 800ad56:	2b00      	cmp	r3, #0
 800ad58:	f000 8148 	beq.w	800afec <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800ad5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ad60:	f003 0310 	and.w	r3, r3, #16
 800ad64:	2b00      	cmp	r3, #0
 800ad66:	f000 8141 	beq.w	800afec <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800ad6a:	2300      	movs	r3, #0
 800ad6c:	60bb      	str	r3, [r7, #8]
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	681b      	ldr	r3, [r3, #0]
 800ad72:	681b      	ldr	r3, [r3, #0]
 800ad74:	60bb      	str	r3, [r7, #8]
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	681b      	ldr	r3, [r3, #0]
 800ad7a:	685b      	ldr	r3, [r3, #4]
 800ad7c:	60bb      	str	r3, [r7, #8]
 800ad7e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	681b      	ldr	r3, [r3, #0]
 800ad84:	695b      	ldr	r3, [r3, #20]
 800ad86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ad8a:	2b40      	cmp	r3, #64	@ 0x40
 800ad8c:	f040 80b6 	bne.w	800aefc <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ad94:	681b      	ldr	r3, [r3, #0]
 800ad96:	685b      	ldr	r3, [r3, #4]
 800ad98:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800ad9c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	f000 8145 	beq.w	800b030 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800adaa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800adae:	429a      	cmp	r2, r3
 800adb0:	f080 813e 	bcs.w	800b030 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800adba:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800adc0:	69db      	ldr	r3, [r3, #28]
 800adc2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800adc6:	f000 8088 	beq.w	800aeda <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	681b      	ldr	r3, [r3, #0]
 800adce:	330c      	adds	r3, #12
 800add0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800add4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800add8:	e853 3f00 	ldrex	r3, [r3]
 800addc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800ade0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800ade4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ade8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	681b      	ldr	r3, [r3, #0]
 800adf0:	330c      	adds	r3, #12
 800adf2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800adf6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800adfa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800adfe:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800ae02:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800ae06:	e841 2300 	strex	r3, r2, [r1]
 800ae0a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800ae0e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	d1d9      	bne.n	800adca <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	681b      	ldr	r3, [r3, #0]
 800ae1a:	3314      	adds	r3, #20
 800ae1c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae1e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ae20:	e853 3f00 	ldrex	r3, [r3]
 800ae24:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800ae26:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ae28:	f023 0301 	bic.w	r3, r3, #1
 800ae2c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	681b      	ldr	r3, [r3, #0]
 800ae34:	3314      	adds	r3, #20
 800ae36:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800ae3a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800ae3e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae40:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800ae42:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800ae46:	e841 2300 	strex	r3, r2, [r1]
 800ae4a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800ae4c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ae4e:	2b00      	cmp	r3, #0
 800ae50:	d1e1      	bne.n	800ae16 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	681b      	ldr	r3, [r3, #0]
 800ae56:	3314      	adds	r3, #20
 800ae58:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae5a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ae5c:	e853 3f00 	ldrex	r3, [r3]
 800ae60:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800ae62:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ae64:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ae68:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	681b      	ldr	r3, [r3, #0]
 800ae70:	3314      	adds	r3, #20
 800ae72:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800ae76:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800ae78:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae7a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800ae7c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800ae7e:	e841 2300 	strex	r3, r2, [r1]
 800ae82:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800ae84:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ae86:	2b00      	cmp	r3, #0
 800ae88:	d1e3      	bne.n	800ae52 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	2220      	movs	r2, #32
 800ae8e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	2200      	movs	r2, #0
 800ae96:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	681b      	ldr	r3, [r3, #0]
 800ae9c:	330c      	adds	r3, #12
 800ae9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aea0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aea2:	e853 3f00 	ldrex	r3, [r3]
 800aea6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800aea8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800aeaa:	f023 0310 	bic.w	r3, r3, #16
 800aeae:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	681b      	ldr	r3, [r3, #0]
 800aeb6:	330c      	adds	r3, #12
 800aeb8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800aebc:	65ba      	str	r2, [r7, #88]	@ 0x58
 800aebe:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aec0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800aec2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800aec4:	e841 2300 	strex	r3, r2, [r1]
 800aec8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800aeca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800aecc:	2b00      	cmp	r3, #0
 800aece:	d1e3      	bne.n	800ae98 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aed4:	4618      	mov	r0, r3
 800aed6:	f7fb fe0e 	bl	8006af6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	2202      	movs	r2, #2
 800aede:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800aee4:	687b      	ldr	r3, [r7, #4]
 800aee6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800aee8:	b29b      	uxth	r3, r3
 800aeea:	1ad3      	subs	r3, r2, r3
 800aeec:	b29b      	uxth	r3, r3
 800aeee:	4619      	mov	r1, r3
 800aef0:	6878      	ldr	r0, [r7, #4]
 800aef2:	f000 f8b7 	bl	800b064 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800aef6:	e09b      	b.n	800b030 <HAL_UART_IRQHandler+0x518>
 800aef8:	0800b269 	.word	0x0800b269
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800af04:	b29b      	uxth	r3, r3
 800af06:	1ad3      	subs	r3, r2, r3
 800af08:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800af10:	b29b      	uxth	r3, r3
 800af12:	2b00      	cmp	r3, #0
 800af14:	f000 808e 	beq.w	800b034 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800af18:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800af1c:	2b00      	cmp	r3, #0
 800af1e:	f000 8089 	beq.w	800b034 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	681b      	ldr	r3, [r3, #0]
 800af26:	330c      	adds	r3, #12
 800af28:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af2c:	e853 3f00 	ldrex	r3, [r3]
 800af30:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800af32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800af34:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800af38:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	681b      	ldr	r3, [r3, #0]
 800af40:	330c      	adds	r3, #12
 800af42:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800af46:	647a      	str	r2, [r7, #68]	@ 0x44
 800af48:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af4a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800af4c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800af4e:	e841 2300 	strex	r3, r2, [r1]
 800af52:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800af54:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800af56:	2b00      	cmp	r3, #0
 800af58:	d1e3      	bne.n	800af22 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	681b      	ldr	r3, [r3, #0]
 800af5e:	3314      	adds	r3, #20
 800af60:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af64:	e853 3f00 	ldrex	r3, [r3]
 800af68:	623b      	str	r3, [r7, #32]
   return(result);
 800af6a:	6a3b      	ldr	r3, [r7, #32]
 800af6c:	f023 0301 	bic.w	r3, r3, #1
 800af70:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	681b      	ldr	r3, [r3, #0]
 800af78:	3314      	adds	r3, #20
 800af7a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800af7e:	633a      	str	r2, [r7, #48]	@ 0x30
 800af80:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af82:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800af84:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800af86:	e841 2300 	strex	r3, r2, [r1]
 800af8a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800af8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af8e:	2b00      	cmp	r3, #0
 800af90:	d1e3      	bne.n	800af5a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	2220      	movs	r2, #32
 800af96:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	2200      	movs	r2, #0
 800af9e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	681b      	ldr	r3, [r3, #0]
 800afa4:	330c      	adds	r3, #12
 800afa6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afa8:	693b      	ldr	r3, [r7, #16]
 800afaa:	e853 3f00 	ldrex	r3, [r3]
 800afae:	60fb      	str	r3, [r7, #12]
   return(result);
 800afb0:	68fb      	ldr	r3, [r7, #12]
 800afb2:	f023 0310 	bic.w	r3, r3, #16
 800afb6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	681b      	ldr	r3, [r3, #0]
 800afbe:	330c      	adds	r3, #12
 800afc0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800afc4:	61fa      	str	r2, [r7, #28]
 800afc6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afc8:	69b9      	ldr	r1, [r7, #24]
 800afca:	69fa      	ldr	r2, [r7, #28]
 800afcc:	e841 2300 	strex	r3, r2, [r1]
 800afd0:	617b      	str	r3, [r7, #20]
   return(result);
 800afd2:	697b      	ldr	r3, [r7, #20]
 800afd4:	2b00      	cmp	r3, #0
 800afd6:	d1e3      	bne.n	800afa0 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	2202      	movs	r2, #2
 800afdc:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800afde:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800afe2:	4619      	mov	r1, r3
 800afe4:	6878      	ldr	r0, [r7, #4]
 800afe6:	f000 f83d 	bl	800b064 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800afea:	e023      	b.n	800b034 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800afec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800aff0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aff4:	2b00      	cmp	r3, #0
 800aff6:	d009      	beq.n	800b00c <HAL_UART_IRQHandler+0x4f4>
 800aff8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800affc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b000:	2b00      	cmp	r3, #0
 800b002:	d003      	beq.n	800b00c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800b004:	6878      	ldr	r0, [r7, #4]
 800b006:	f000 f943 	bl	800b290 <UART_Transmit_IT>
    return;
 800b00a:	e014      	b.n	800b036 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800b00c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b010:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b014:	2b00      	cmp	r3, #0
 800b016:	d00e      	beq.n	800b036 <HAL_UART_IRQHandler+0x51e>
 800b018:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b01c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b020:	2b00      	cmp	r3, #0
 800b022:	d008      	beq.n	800b036 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800b024:	6878      	ldr	r0, [r7, #4]
 800b026:	f000 f983 	bl	800b330 <UART_EndTransmit_IT>
    return;
 800b02a:	e004      	b.n	800b036 <HAL_UART_IRQHandler+0x51e>
    return;
 800b02c:	bf00      	nop
 800b02e:	e002      	b.n	800b036 <HAL_UART_IRQHandler+0x51e>
      return;
 800b030:	bf00      	nop
 800b032:	e000      	b.n	800b036 <HAL_UART_IRQHandler+0x51e>
      return;
 800b034:	bf00      	nop
  }
}
 800b036:	37e8      	adds	r7, #232	@ 0xe8
 800b038:	46bd      	mov	sp, r7
 800b03a:	bd80      	pop	{r7, pc}

0800b03c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800b03c:	b480      	push	{r7}
 800b03e:	b083      	sub	sp, #12
 800b040:	af00      	add	r7, sp, #0
 800b042:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800b044:	bf00      	nop
 800b046:	370c      	adds	r7, #12
 800b048:	46bd      	mov	sp, r7
 800b04a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b04e:	4770      	bx	lr

0800b050 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b050:	b480      	push	{r7}
 800b052:	b083      	sub	sp, #12
 800b054:	af00      	add	r7, sp, #0
 800b056:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800b058:	bf00      	nop
 800b05a:	370c      	adds	r7, #12
 800b05c:	46bd      	mov	sp, r7
 800b05e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b062:	4770      	bx	lr

0800b064 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800b064:	b480      	push	{r7}
 800b066:	b083      	sub	sp, #12
 800b068:	af00      	add	r7, sp, #0
 800b06a:	6078      	str	r0, [r7, #4]
 800b06c:	460b      	mov	r3, r1
 800b06e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800b070:	bf00      	nop
 800b072:	370c      	adds	r7, #12
 800b074:	46bd      	mov	sp, r7
 800b076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b07a:	4770      	bx	lr

0800b07c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800b07c:	b580      	push	{r7, lr}
 800b07e:	b086      	sub	sp, #24
 800b080:	af00      	add	r7, sp, #0
 800b082:	60f8      	str	r0, [r7, #12]
 800b084:	60b9      	str	r1, [r7, #8]
 800b086:	603b      	str	r3, [r7, #0]
 800b088:	4613      	mov	r3, r2
 800b08a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b08c:	e03b      	b.n	800b106 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b08e:	6a3b      	ldr	r3, [r7, #32]
 800b090:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b094:	d037      	beq.n	800b106 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b096:	f7fa fce9 	bl	8005a6c <HAL_GetTick>
 800b09a:	4602      	mov	r2, r0
 800b09c:	683b      	ldr	r3, [r7, #0]
 800b09e:	1ad3      	subs	r3, r2, r3
 800b0a0:	6a3a      	ldr	r2, [r7, #32]
 800b0a2:	429a      	cmp	r2, r3
 800b0a4:	d302      	bcc.n	800b0ac <UART_WaitOnFlagUntilTimeout+0x30>
 800b0a6:	6a3b      	ldr	r3, [r7, #32]
 800b0a8:	2b00      	cmp	r3, #0
 800b0aa:	d101      	bne.n	800b0b0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800b0ac:	2303      	movs	r3, #3
 800b0ae:	e03a      	b.n	800b126 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800b0b0:	68fb      	ldr	r3, [r7, #12]
 800b0b2:	681b      	ldr	r3, [r3, #0]
 800b0b4:	68db      	ldr	r3, [r3, #12]
 800b0b6:	f003 0304 	and.w	r3, r3, #4
 800b0ba:	2b00      	cmp	r3, #0
 800b0bc:	d023      	beq.n	800b106 <UART_WaitOnFlagUntilTimeout+0x8a>
 800b0be:	68bb      	ldr	r3, [r7, #8]
 800b0c0:	2b80      	cmp	r3, #128	@ 0x80
 800b0c2:	d020      	beq.n	800b106 <UART_WaitOnFlagUntilTimeout+0x8a>
 800b0c4:	68bb      	ldr	r3, [r7, #8]
 800b0c6:	2b40      	cmp	r3, #64	@ 0x40
 800b0c8:	d01d      	beq.n	800b106 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800b0ca:	68fb      	ldr	r3, [r7, #12]
 800b0cc:	681b      	ldr	r3, [r3, #0]
 800b0ce:	681b      	ldr	r3, [r3, #0]
 800b0d0:	f003 0308 	and.w	r3, r3, #8
 800b0d4:	2b08      	cmp	r3, #8
 800b0d6:	d116      	bne.n	800b106 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800b0d8:	2300      	movs	r3, #0
 800b0da:	617b      	str	r3, [r7, #20]
 800b0dc:	68fb      	ldr	r3, [r7, #12]
 800b0de:	681b      	ldr	r3, [r3, #0]
 800b0e0:	681b      	ldr	r3, [r3, #0]
 800b0e2:	617b      	str	r3, [r7, #20]
 800b0e4:	68fb      	ldr	r3, [r7, #12]
 800b0e6:	681b      	ldr	r3, [r3, #0]
 800b0e8:	685b      	ldr	r3, [r3, #4]
 800b0ea:	617b      	str	r3, [r7, #20]
 800b0ec:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b0ee:	68f8      	ldr	r0, [r7, #12]
 800b0f0:	f000 f857 	bl	800b1a2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800b0f4:	68fb      	ldr	r3, [r7, #12]
 800b0f6:	2208      	movs	r2, #8
 800b0f8:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b0fa:	68fb      	ldr	r3, [r7, #12]
 800b0fc:	2200      	movs	r2, #0
 800b0fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800b102:	2301      	movs	r3, #1
 800b104:	e00f      	b.n	800b126 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b106:	68fb      	ldr	r3, [r7, #12]
 800b108:	681b      	ldr	r3, [r3, #0]
 800b10a:	681a      	ldr	r2, [r3, #0]
 800b10c:	68bb      	ldr	r3, [r7, #8]
 800b10e:	4013      	ands	r3, r2
 800b110:	68ba      	ldr	r2, [r7, #8]
 800b112:	429a      	cmp	r2, r3
 800b114:	bf0c      	ite	eq
 800b116:	2301      	moveq	r3, #1
 800b118:	2300      	movne	r3, #0
 800b11a:	b2db      	uxtb	r3, r3
 800b11c:	461a      	mov	r2, r3
 800b11e:	79fb      	ldrb	r3, [r7, #7]
 800b120:	429a      	cmp	r2, r3
 800b122:	d0b4      	beq.n	800b08e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b124:	2300      	movs	r3, #0
}
 800b126:	4618      	mov	r0, r3
 800b128:	3718      	adds	r7, #24
 800b12a:	46bd      	mov	sp, r7
 800b12c:	bd80      	pop	{r7, pc}

0800b12e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b12e:	b480      	push	{r7}
 800b130:	b085      	sub	sp, #20
 800b132:	af00      	add	r7, sp, #0
 800b134:	60f8      	str	r0, [r7, #12]
 800b136:	60b9      	str	r1, [r7, #8]
 800b138:	4613      	mov	r3, r2
 800b13a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800b13c:	68fb      	ldr	r3, [r7, #12]
 800b13e:	68ba      	ldr	r2, [r7, #8]
 800b140:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800b142:	68fb      	ldr	r3, [r7, #12]
 800b144:	88fa      	ldrh	r2, [r7, #6]
 800b146:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800b148:	68fb      	ldr	r3, [r7, #12]
 800b14a:	88fa      	ldrh	r2, [r7, #6]
 800b14c:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b14e:	68fb      	ldr	r3, [r7, #12]
 800b150:	2200      	movs	r2, #0
 800b152:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b154:	68fb      	ldr	r3, [r7, #12]
 800b156:	2222      	movs	r2, #34	@ 0x22
 800b158:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800b15c:	68fb      	ldr	r3, [r7, #12]
 800b15e:	691b      	ldr	r3, [r3, #16]
 800b160:	2b00      	cmp	r3, #0
 800b162:	d007      	beq.n	800b174 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800b164:	68fb      	ldr	r3, [r7, #12]
 800b166:	681b      	ldr	r3, [r3, #0]
 800b168:	68da      	ldr	r2, [r3, #12]
 800b16a:	68fb      	ldr	r3, [r7, #12]
 800b16c:	681b      	ldr	r3, [r3, #0]
 800b16e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800b172:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800b174:	68fb      	ldr	r3, [r7, #12]
 800b176:	681b      	ldr	r3, [r3, #0]
 800b178:	695a      	ldr	r2, [r3, #20]
 800b17a:	68fb      	ldr	r3, [r7, #12]
 800b17c:	681b      	ldr	r3, [r3, #0]
 800b17e:	f042 0201 	orr.w	r2, r2, #1
 800b182:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800b184:	68fb      	ldr	r3, [r7, #12]
 800b186:	681b      	ldr	r3, [r3, #0]
 800b188:	68da      	ldr	r2, [r3, #12]
 800b18a:	68fb      	ldr	r3, [r7, #12]
 800b18c:	681b      	ldr	r3, [r3, #0]
 800b18e:	f042 0220 	orr.w	r2, r2, #32
 800b192:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800b194:	2300      	movs	r3, #0
}
 800b196:	4618      	mov	r0, r3
 800b198:	3714      	adds	r7, #20
 800b19a:	46bd      	mov	sp, r7
 800b19c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1a0:	4770      	bx	lr

0800b1a2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b1a2:	b480      	push	{r7}
 800b1a4:	b095      	sub	sp, #84	@ 0x54
 800b1a6:	af00      	add	r7, sp, #0
 800b1a8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	681b      	ldr	r3, [r3, #0]
 800b1ae:	330c      	adds	r3, #12
 800b1b0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b1b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b1b4:	e853 3f00 	ldrex	r3, [r3]
 800b1b8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b1ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1bc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b1c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	681b      	ldr	r3, [r3, #0]
 800b1c6:	330c      	adds	r3, #12
 800b1c8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b1ca:	643a      	str	r2, [r7, #64]	@ 0x40
 800b1cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b1ce:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b1d0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b1d2:	e841 2300 	strex	r3, r2, [r1]
 800b1d6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b1d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1da:	2b00      	cmp	r3, #0
 800b1dc:	d1e5      	bne.n	800b1aa <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	681b      	ldr	r3, [r3, #0]
 800b1e2:	3314      	adds	r3, #20
 800b1e4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b1e6:	6a3b      	ldr	r3, [r7, #32]
 800b1e8:	e853 3f00 	ldrex	r3, [r3]
 800b1ec:	61fb      	str	r3, [r7, #28]
   return(result);
 800b1ee:	69fb      	ldr	r3, [r7, #28]
 800b1f0:	f023 0301 	bic.w	r3, r3, #1
 800b1f4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	681b      	ldr	r3, [r3, #0]
 800b1fa:	3314      	adds	r3, #20
 800b1fc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b1fe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b200:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b202:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b204:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b206:	e841 2300 	strex	r3, r2, [r1]
 800b20a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b20c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b20e:	2b00      	cmp	r3, #0
 800b210:	d1e5      	bne.n	800b1de <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b216:	2b01      	cmp	r3, #1
 800b218:	d119      	bne.n	800b24e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	681b      	ldr	r3, [r3, #0]
 800b21e:	330c      	adds	r3, #12
 800b220:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b222:	68fb      	ldr	r3, [r7, #12]
 800b224:	e853 3f00 	ldrex	r3, [r3]
 800b228:	60bb      	str	r3, [r7, #8]
   return(result);
 800b22a:	68bb      	ldr	r3, [r7, #8]
 800b22c:	f023 0310 	bic.w	r3, r3, #16
 800b230:	647b      	str	r3, [r7, #68]	@ 0x44
 800b232:	687b      	ldr	r3, [r7, #4]
 800b234:	681b      	ldr	r3, [r3, #0]
 800b236:	330c      	adds	r3, #12
 800b238:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b23a:	61ba      	str	r2, [r7, #24]
 800b23c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b23e:	6979      	ldr	r1, [r7, #20]
 800b240:	69ba      	ldr	r2, [r7, #24]
 800b242:	e841 2300 	strex	r3, r2, [r1]
 800b246:	613b      	str	r3, [r7, #16]
   return(result);
 800b248:	693b      	ldr	r3, [r7, #16]
 800b24a:	2b00      	cmp	r3, #0
 800b24c:	d1e5      	bne.n	800b21a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b24e:	687b      	ldr	r3, [r7, #4]
 800b250:	2220      	movs	r2, #32
 800b252:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	2200      	movs	r2, #0
 800b25a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800b25c:	bf00      	nop
 800b25e:	3754      	adds	r7, #84	@ 0x54
 800b260:	46bd      	mov	sp, r7
 800b262:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b266:	4770      	bx	lr

0800b268 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b268:	b580      	push	{r7, lr}
 800b26a:	b084      	sub	sp, #16
 800b26c:	af00      	add	r7, sp, #0
 800b26e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b274:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800b276:	68fb      	ldr	r3, [r7, #12]
 800b278:	2200      	movs	r2, #0
 800b27a:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800b27c:	68fb      	ldr	r3, [r7, #12]
 800b27e:	2200      	movs	r2, #0
 800b280:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b282:	68f8      	ldr	r0, [r7, #12]
 800b284:	f7ff fee4 	bl	800b050 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b288:	bf00      	nop
 800b28a:	3710      	adds	r7, #16
 800b28c:	46bd      	mov	sp, r7
 800b28e:	bd80      	pop	{r7, pc}

0800b290 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800b290:	b480      	push	{r7}
 800b292:	b085      	sub	sp, #20
 800b294:	af00      	add	r7, sp, #0
 800b296:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b29e:	b2db      	uxtb	r3, r3
 800b2a0:	2b21      	cmp	r3, #33	@ 0x21
 800b2a2:	d13e      	bne.n	800b322 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	689b      	ldr	r3, [r3, #8]
 800b2a8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b2ac:	d114      	bne.n	800b2d8 <UART_Transmit_IT+0x48>
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	691b      	ldr	r3, [r3, #16]
 800b2b2:	2b00      	cmp	r3, #0
 800b2b4:	d110      	bne.n	800b2d8 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	6a1b      	ldr	r3, [r3, #32]
 800b2ba:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800b2bc:	68fb      	ldr	r3, [r7, #12]
 800b2be:	881b      	ldrh	r3, [r3, #0]
 800b2c0:	461a      	mov	r2, r3
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	681b      	ldr	r3, [r3, #0]
 800b2c6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b2ca:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	6a1b      	ldr	r3, [r3, #32]
 800b2d0:	1c9a      	adds	r2, r3, #2
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	621a      	str	r2, [r3, #32]
 800b2d6:	e008      	b.n	800b2ea <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	6a1b      	ldr	r3, [r3, #32]
 800b2dc:	1c59      	adds	r1, r3, #1
 800b2de:	687a      	ldr	r2, [r7, #4]
 800b2e0:	6211      	str	r1, [r2, #32]
 800b2e2:	781a      	ldrb	r2, [r3, #0]
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	681b      	ldr	r3, [r3, #0]
 800b2e8:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800b2ee:	b29b      	uxth	r3, r3
 800b2f0:	3b01      	subs	r3, #1
 800b2f2:	b29b      	uxth	r3, r3
 800b2f4:	687a      	ldr	r2, [r7, #4]
 800b2f6:	4619      	mov	r1, r3
 800b2f8:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800b2fa:	2b00      	cmp	r3, #0
 800b2fc:	d10f      	bne.n	800b31e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	681b      	ldr	r3, [r3, #0]
 800b302:	68da      	ldr	r2, [r3, #12]
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	681b      	ldr	r3, [r3, #0]
 800b308:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800b30c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	681b      	ldr	r3, [r3, #0]
 800b312:	68da      	ldr	r2, [r3, #12]
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	681b      	ldr	r3, [r3, #0]
 800b318:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b31c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800b31e:	2300      	movs	r3, #0
 800b320:	e000      	b.n	800b324 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800b322:	2302      	movs	r3, #2
  }
}
 800b324:	4618      	mov	r0, r3
 800b326:	3714      	adds	r7, #20
 800b328:	46bd      	mov	sp, r7
 800b32a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b32e:	4770      	bx	lr

0800b330 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b330:	b580      	push	{r7, lr}
 800b332:	b082      	sub	sp, #8
 800b334:	af00      	add	r7, sp, #0
 800b336:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	681b      	ldr	r3, [r3, #0]
 800b33c:	68da      	ldr	r2, [r3, #12]
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	681b      	ldr	r3, [r3, #0]
 800b342:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b346:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	2220      	movs	r2, #32
 800b34c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b350:	6878      	ldr	r0, [r7, #4]
 800b352:	f7ff fe73 	bl	800b03c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800b356:	2300      	movs	r3, #0
}
 800b358:	4618      	mov	r0, r3
 800b35a:	3708      	adds	r7, #8
 800b35c:	46bd      	mov	sp, r7
 800b35e:	bd80      	pop	{r7, pc}

0800b360 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800b360:	b580      	push	{r7, lr}
 800b362:	b08c      	sub	sp, #48	@ 0x30
 800b364:	af00      	add	r7, sp, #0
 800b366:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800b36e:	b2db      	uxtb	r3, r3
 800b370:	2b22      	cmp	r3, #34	@ 0x22
 800b372:	f040 80ae 	bne.w	800b4d2 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	689b      	ldr	r3, [r3, #8]
 800b37a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b37e:	d117      	bne.n	800b3b0 <UART_Receive_IT+0x50>
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	691b      	ldr	r3, [r3, #16]
 800b384:	2b00      	cmp	r3, #0
 800b386:	d113      	bne.n	800b3b0 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800b388:	2300      	movs	r3, #0
 800b38a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b390:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	681b      	ldr	r3, [r3, #0]
 800b396:	685b      	ldr	r3, [r3, #4]
 800b398:	b29b      	uxth	r3, r3
 800b39a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b39e:	b29a      	uxth	r2, r3
 800b3a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b3a2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b3a8:	1c9a      	adds	r2, r3, #2
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	629a      	str	r2, [r3, #40]	@ 0x28
 800b3ae:	e026      	b.n	800b3fe <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b3b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800b3b6:	2300      	movs	r3, #0
 800b3b8:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	689b      	ldr	r3, [r3, #8]
 800b3be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b3c2:	d007      	beq.n	800b3d4 <UART_Receive_IT+0x74>
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	689b      	ldr	r3, [r3, #8]
 800b3c8:	2b00      	cmp	r3, #0
 800b3ca:	d10a      	bne.n	800b3e2 <UART_Receive_IT+0x82>
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	691b      	ldr	r3, [r3, #16]
 800b3d0:	2b00      	cmp	r3, #0
 800b3d2:	d106      	bne.n	800b3e2 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	681b      	ldr	r3, [r3, #0]
 800b3d8:	685b      	ldr	r3, [r3, #4]
 800b3da:	b2da      	uxtb	r2, r3
 800b3dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b3de:	701a      	strb	r2, [r3, #0]
 800b3e0:	e008      	b.n	800b3f4 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	681b      	ldr	r3, [r3, #0]
 800b3e6:	685b      	ldr	r3, [r3, #4]
 800b3e8:	b2db      	uxtb	r3, r3
 800b3ea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b3ee:	b2da      	uxtb	r2, r3
 800b3f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b3f2:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b3f8:	1c5a      	adds	r2, r3, #1
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800b402:	b29b      	uxth	r3, r3
 800b404:	3b01      	subs	r3, #1
 800b406:	b29b      	uxth	r3, r3
 800b408:	687a      	ldr	r2, [r7, #4]
 800b40a:	4619      	mov	r1, r3
 800b40c:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800b40e:	2b00      	cmp	r3, #0
 800b410:	d15d      	bne.n	800b4ce <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	681b      	ldr	r3, [r3, #0]
 800b416:	68da      	ldr	r2, [r3, #12]
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	681b      	ldr	r3, [r3, #0]
 800b41c:	f022 0220 	bic.w	r2, r2, #32
 800b420:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	681b      	ldr	r3, [r3, #0]
 800b426:	68da      	ldr	r2, [r3, #12]
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	681b      	ldr	r3, [r3, #0]
 800b42c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800b430:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	681b      	ldr	r3, [r3, #0]
 800b436:	695a      	ldr	r2, [r3, #20]
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	681b      	ldr	r3, [r3, #0]
 800b43c:	f022 0201 	bic.w	r2, r2, #1
 800b440:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	2220      	movs	r2, #32
 800b446:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	2200      	movs	r2, #0
 800b44e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b454:	2b01      	cmp	r3, #1
 800b456:	d135      	bne.n	800b4c4 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	2200      	movs	r2, #0
 800b45c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	681b      	ldr	r3, [r3, #0]
 800b462:	330c      	adds	r3, #12
 800b464:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b466:	697b      	ldr	r3, [r7, #20]
 800b468:	e853 3f00 	ldrex	r3, [r3]
 800b46c:	613b      	str	r3, [r7, #16]
   return(result);
 800b46e:	693b      	ldr	r3, [r7, #16]
 800b470:	f023 0310 	bic.w	r3, r3, #16
 800b474:	627b      	str	r3, [r7, #36]	@ 0x24
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	681b      	ldr	r3, [r3, #0]
 800b47a:	330c      	adds	r3, #12
 800b47c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b47e:	623a      	str	r2, [r7, #32]
 800b480:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b482:	69f9      	ldr	r1, [r7, #28]
 800b484:	6a3a      	ldr	r2, [r7, #32]
 800b486:	e841 2300 	strex	r3, r2, [r1]
 800b48a:	61bb      	str	r3, [r7, #24]
   return(result);
 800b48c:	69bb      	ldr	r3, [r7, #24]
 800b48e:	2b00      	cmp	r3, #0
 800b490:	d1e5      	bne.n	800b45e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	681b      	ldr	r3, [r3, #0]
 800b496:	681b      	ldr	r3, [r3, #0]
 800b498:	f003 0310 	and.w	r3, r3, #16
 800b49c:	2b10      	cmp	r3, #16
 800b49e:	d10a      	bne.n	800b4b6 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800b4a0:	2300      	movs	r3, #0
 800b4a2:	60fb      	str	r3, [r7, #12]
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	681b      	ldr	r3, [r3, #0]
 800b4a8:	681b      	ldr	r3, [r3, #0]
 800b4aa:	60fb      	str	r3, [r7, #12]
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	681b      	ldr	r3, [r3, #0]
 800b4b0:	685b      	ldr	r3, [r3, #4]
 800b4b2:	60fb      	str	r3, [r7, #12]
 800b4b4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800b4ba:	4619      	mov	r1, r3
 800b4bc:	6878      	ldr	r0, [r7, #4]
 800b4be:	f7ff fdd1 	bl	800b064 <HAL_UARTEx_RxEventCallback>
 800b4c2:	e002      	b.n	800b4ca <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800b4c4:	6878      	ldr	r0, [r7, #4]
 800b4c6:	f7f8 fa67 	bl	8003998 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800b4ca:	2300      	movs	r3, #0
 800b4cc:	e002      	b.n	800b4d4 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800b4ce:	2300      	movs	r3, #0
 800b4d0:	e000      	b.n	800b4d4 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800b4d2:	2302      	movs	r3, #2
  }
}
 800b4d4:	4618      	mov	r0, r3
 800b4d6:	3730      	adds	r7, #48	@ 0x30
 800b4d8:	46bd      	mov	sp, r7
 800b4da:	bd80      	pop	{r7, pc}

0800b4dc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b4dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b4e0:	b0c0      	sub	sp, #256	@ 0x100
 800b4e2:	af00      	add	r7, sp, #0
 800b4e4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b4e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b4ec:	681b      	ldr	r3, [r3, #0]
 800b4ee:	691b      	ldr	r3, [r3, #16]
 800b4f0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800b4f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b4f8:	68d9      	ldr	r1, [r3, #12]
 800b4fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b4fe:	681a      	ldr	r2, [r3, #0]
 800b500:	ea40 0301 	orr.w	r3, r0, r1
 800b504:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800b506:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b50a:	689a      	ldr	r2, [r3, #8]
 800b50c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b510:	691b      	ldr	r3, [r3, #16]
 800b512:	431a      	orrs	r2, r3
 800b514:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b518:	695b      	ldr	r3, [r3, #20]
 800b51a:	431a      	orrs	r2, r3
 800b51c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b520:	69db      	ldr	r3, [r3, #28]
 800b522:	4313      	orrs	r3, r2
 800b524:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800b528:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b52c:	681b      	ldr	r3, [r3, #0]
 800b52e:	68db      	ldr	r3, [r3, #12]
 800b530:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800b534:	f021 010c 	bic.w	r1, r1, #12
 800b538:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b53c:	681a      	ldr	r2, [r3, #0]
 800b53e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800b542:	430b      	orrs	r3, r1
 800b544:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800b546:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b54a:	681b      	ldr	r3, [r3, #0]
 800b54c:	695b      	ldr	r3, [r3, #20]
 800b54e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800b552:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b556:	6999      	ldr	r1, [r3, #24]
 800b558:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b55c:	681a      	ldr	r2, [r3, #0]
 800b55e:	ea40 0301 	orr.w	r3, r0, r1
 800b562:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800b564:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b568:	681a      	ldr	r2, [r3, #0]
 800b56a:	4b8f      	ldr	r3, [pc, #572]	@ (800b7a8 <UART_SetConfig+0x2cc>)
 800b56c:	429a      	cmp	r2, r3
 800b56e:	d005      	beq.n	800b57c <UART_SetConfig+0xa0>
 800b570:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b574:	681a      	ldr	r2, [r3, #0]
 800b576:	4b8d      	ldr	r3, [pc, #564]	@ (800b7ac <UART_SetConfig+0x2d0>)
 800b578:	429a      	cmp	r2, r3
 800b57a:	d104      	bne.n	800b586 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800b57c:	f7fe fabc 	bl	8009af8 <HAL_RCC_GetPCLK2Freq>
 800b580:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800b584:	e003      	b.n	800b58e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800b586:	f7fe faa3 	bl	8009ad0 <HAL_RCC_GetPCLK1Freq>
 800b58a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b58e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b592:	69db      	ldr	r3, [r3, #28]
 800b594:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b598:	f040 810c 	bne.w	800b7b4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800b59c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b5a0:	2200      	movs	r2, #0
 800b5a2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800b5a6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800b5aa:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800b5ae:	4622      	mov	r2, r4
 800b5b0:	462b      	mov	r3, r5
 800b5b2:	1891      	adds	r1, r2, r2
 800b5b4:	65b9      	str	r1, [r7, #88]	@ 0x58
 800b5b6:	415b      	adcs	r3, r3
 800b5b8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b5ba:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800b5be:	4621      	mov	r1, r4
 800b5c0:	eb12 0801 	adds.w	r8, r2, r1
 800b5c4:	4629      	mov	r1, r5
 800b5c6:	eb43 0901 	adc.w	r9, r3, r1
 800b5ca:	f04f 0200 	mov.w	r2, #0
 800b5ce:	f04f 0300 	mov.w	r3, #0
 800b5d2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800b5d6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800b5da:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800b5de:	4690      	mov	r8, r2
 800b5e0:	4699      	mov	r9, r3
 800b5e2:	4623      	mov	r3, r4
 800b5e4:	eb18 0303 	adds.w	r3, r8, r3
 800b5e8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800b5ec:	462b      	mov	r3, r5
 800b5ee:	eb49 0303 	adc.w	r3, r9, r3
 800b5f2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800b5f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b5fa:	685b      	ldr	r3, [r3, #4]
 800b5fc:	2200      	movs	r2, #0
 800b5fe:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800b602:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800b606:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800b60a:	460b      	mov	r3, r1
 800b60c:	18db      	adds	r3, r3, r3
 800b60e:	653b      	str	r3, [r7, #80]	@ 0x50
 800b610:	4613      	mov	r3, r2
 800b612:	eb42 0303 	adc.w	r3, r2, r3
 800b616:	657b      	str	r3, [r7, #84]	@ 0x54
 800b618:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800b61c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800b620:	f7f5 fc30 	bl	8000e84 <__aeabi_uldivmod>
 800b624:	4602      	mov	r2, r0
 800b626:	460b      	mov	r3, r1
 800b628:	4b61      	ldr	r3, [pc, #388]	@ (800b7b0 <UART_SetConfig+0x2d4>)
 800b62a:	fba3 2302 	umull	r2, r3, r3, r2
 800b62e:	095b      	lsrs	r3, r3, #5
 800b630:	011c      	lsls	r4, r3, #4
 800b632:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b636:	2200      	movs	r2, #0
 800b638:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800b63c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800b640:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800b644:	4642      	mov	r2, r8
 800b646:	464b      	mov	r3, r9
 800b648:	1891      	adds	r1, r2, r2
 800b64a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800b64c:	415b      	adcs	r3, r3
 800b64e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b650:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800b654:	4641      	mov	r1, r8
 800b656:	eb12 0a01 	adds.w	sl, r2, r1
 800b65a:	4649      	mov	r1, r9
 800b65c:	eb43 0b01 	adc.w	fp, r3, r1
 800b660:	f04f 0200 	mov.w	r2, #0
 800b664:	f04f 0300 	mov.w	r3, #0
 800b668:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800b66c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800b670:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b674:	4692      	mov	sl, r2
 800b676:	469b      	mov	fp, r3
 800b678:	4643      	mov	r3, r8
 800b67a:	eb1a 0303 	adds.w	r3, sl, r3
 800b67e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800b682:	464b      	mov	r3, r9
 800b684:	eb4b 0303 	adc.w	r3, fp, r3
 800b688:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800b68c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b690:	685b      	ldr	r3, [r3, #4]
 800b692:	2200      	movs	r2, #0
 800b694:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800b698:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800b69c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800b6a0:	460b      	mov	r3, r1
 800b6a2:	18db      	adds	r3, r3, r3
 800b6a4:	643b      	str	r3, [r7, #64]	@ 0x40
 800b6a6:	4613      	mov	r3, r2
 800b6a8:	eb42 0303 	adc.w	r3, r2, r3
 800b6ac:	647b      	str	r3, [r7, #68]	@ 0x44
 800b6ae:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800b6b2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800b6b6:	f7f5 fbe5 	bl	8000e84 <__aeabi_uldivmod>
 800b6ba:	4602      	mov	r2, r0
 800b6bc:	460b      	mov	r3, r1
 800b6be:	4611      	mov	r1, r2
 800b6c0:	4b3b      	ldr	r3, [pc, #236]	@ (800b7b0 <UART_SetConfig+0x2d4>)
 800b6c2:	fba3 2301 	umull	r2, r3, r3, r1
 800b6c6:	095b      	lsrs	r3, r3, #5
 800b6c8:	2264      	movs	r2, #100	@ 0x64
 800b6ca:	fb02 f303 	mul.w	r3, r2, r3
 800b6ce:	1acb      	subs	r3, r1, r3
 800b6d0:	00db      	lsls	r3, r3, #3
 800b6d2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800b6d6:	4b36      	ldr	r3, [pc, #216]	@ (800b7b0 <UART_SetConfig+0x2d4>)
 800b6d8:	fba3 2302 	umull	r2, r3, r3, r2
 800b6dc:	095b      	lsrs	r3, r3, #5
 800b6de:	005b      	lsls	r3, r3, #1
 800b6e0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800b6e4:	441c      	add	r4, r3
 800b6e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b6ea:	2200      	movs	r2, #0
 800b6ec:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800b6f0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800b6f4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800b6f8:	4642      	mov	r2, r8
 800b6fa:	464b      	mov	r3, r9
 800b6fc:	1891      	adds	r1, r2, r2
 800b6fe:	63b9      	str	r1, [r7, #56]	@ 0x38
 800b700:	415b      	adcs	r3, r3
 800b702:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b704:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800b708:	4641      	mov	r1, r8
 800b70a:	1851      	adds	r1, r2, r1
 800b70c:	6339      	str	r1, [r7, #48]	@ 0x30
 800b70e:	4649      	mov	r1, r9
 800b710:	414b      	adcs	r3, r1
 800b712:	637b      	str	r3, [r7, #52]	@ 0x34
 800b714:	f04f 0200 	mov.w	r2, #0
 800b718:	f04f 0300 	mov.w	r3, #0
 800b71c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800b720:	4659      	mov	r1, fp
 800b722:	00cb      	lsls	r3, r1, #3
 800b724:	4651      	mov	r1, sl
 800b726:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b72a:	4651      	mov	r1, sl
 800b72c:	00ca      	lsls	r2, r1, #3
 800b72e:	4610      	mov	r0, r2
 800b730:	4619      	mov	r1, r3
 800b732:	4603      	mov	r3, r0
 800b734:	4642      	mov	r2, r8
 800b736:	189b      	adds	r3, r3, r2
 800b738:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800b73c:	464b      	mov	r3, r9
 800b73e:	460a      	mov	r2, r1
 800b740:	eb42 0303 	adc.w	r3, r2, r3
 800b744:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800b748:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b74c:	685b      	ldr	r3, [r3, #4]
 800b74e:	2200      	movs	r2, #0
 800b750:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800b754:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800b758:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800b75c:	460b      	mov	r3, r1
 800b75e:	18db      	adds	r3, r3, r3
 800b760:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b762:	4613      	mov	r3, r2
 800b764:	eb42 0303 	adc.w	r3, r2, r3
 800b768:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b76a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800b76e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800b772:	f7f5 fb87 	bl	8000e84 <__aeabi_uldivmod>
 800b776:	4602      	mov	r2, r0
 800b778:	460b      	mov	r3, r1
 800b77a:	4b0d      	ldr	r3, [pc, #52]	@ (800b7b0 <UART_SetConfig+0x2d4>)
 800b77c:	fba3 1302 	umull	r1, r3, r3, r2
 800b780:	095b      	lsrs	r3, r3, #5
 800b782:	2164      	movs	r1, #100	@ 0x64
 800b784:	fb01 f303 	mul.w	r3, r1, r3
 800b788:	1ad3      	subs	r3, r2, r3
 800b78a:	00db      	lsls	r3, r3, #3
 800b78c:	3332      	adds	r3, #50	@ 0x32
 800b78e:	4a08      	ldr	r2, [pc, #32]	@ (800b7b0 <UART_SetConfig+0x2d4>)
 800b790:	fba2 2303 	umull	r2, r3, r2, r3
 800b794:	095b      	lsrs	r3, r3, #5
 800b796:	f003 0207 	and.w	r2, r3, #7
 800b79a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b79e:	681b      	ldr	r3, [r3, #0]
 800b7a0:	4422      	add	r2, r4
 800b7a2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800b7a4:	e106      	b.n	800b9b4 <UART_SetConfig+0x4d8>
 800b7a6:	bf00      	nop
 800b7a8:	40011000 	.word	0x40011000
 800b7ac:	40011400 	.word	0x40011400
 800b7b0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b7b4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b7b8:	2200      	movs	r2, #0
 800b7ba:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800b7be:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800b7c2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800b7c6:	4642      	mov	r2, r8
 800b7c8:	464b      	mov	r3, r9
 800b7ca:	1891      	adds	r1, r2, r2
 800b7cc:	6239      	str	r1, [r7, #32]
 800b7ce:	415b      	adcs	r3, r3
 800b7d0:	627b      	str	r3, [r7, #36]	@ 0x24
 800b7d2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800b7d6:	4641      	mov	r1, r8
 800b7d8:	1854      	adds	r4, r2, r1
 800b7da:	4649      	mov	r1, r9
 800b7dc:	eb43 0501 	adc.w	r5, r3, r1
 800b7e0:	f04f 0200 	mov.w	r2, #0
 800b7e4:	f04f 0300 	mov.w	r3, #0
 800b7e8:	00eb      	lsls	r3, r5, #3
 800b7ea:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800b7ee:	00e2      	lsls	r2, r4, #3
 800b7f0:	4614      	mov	r4, r2
 800b7f2:	461d      	mov	r5, r3
 800b7f4:	4643      	mov	r3, r8
 800b7f6:	18e3      	adds	r3, r4, r3
 800b7f8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800b7fc:	464b      	mov	r3, r9
 800b7fe:	eb45 0303 	adc.w	r3, r5, r3
 800b802:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b806:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b80a:	685b      	ldr	r3, [r3, #4]
 800b80c:	2200      	movs	r2, #0
 800b80e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800b812:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800b816:	f04f 0200 	mov.w	r2, #0
 800b81a:	f04f 0300 	mov.w	r3, #0
 800b81e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800b822:	4629      	mov	r1, r5
 800b824:	008b      	lsls	r3, r1, #2
 800b826:	4621      	mov	r1, r4
 800b828:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b82c:	4621      	mov	r1, r4
 800b82e:	008a      	lsls	r2, r1, #2
 800b830:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800b834:	f7f5 fb26 	bl	8000e84 <__aeabi_uldivmod>
 800b838:	4602      	mov	r2, r0
 800b83a:	460b      	mov	r3, r1
 800b83c:	4b60      	ldr	r3, [pc, #384]	@ (800b9c0 <UART_SetConfig+0x4e4>)
 800b83e:	fba3 2302 	umull	r2, r3, r3, r2
 800b842:	095b      	lsrs	r3, r3, #5
 800b844:	011c      	lsls	r4, r3, #4
 800b846:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b84a:	2200      	movs	r2, #0
 800b84c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800b850:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800b854:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800b858:	4642      	mov	r2, r8
 800b85a:	464b      	mov	r3, r9
 800b85c:	1891      	adds	r1, r2, r2
 800b85e:	61b9      	str	r1, [r7, #24]
 800b860:	415b      	adcs	r3, r3
 800b862:	61fb      	str	r3, [r7, #28]
 800b864:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b868:	4641      	mov	r1, r8
 800b86a:	1851      	adds	r1, r2, r1
 800b86c:	6139      	str	r1, [r7, #16]
 800b86e:	4649      	mov	r1, r9
 800b870:	414b      	adcs	r3, r1
 800b872:	617b      	str	r3, [r7, #20]
 800b874:	f04f 0200 	mov.w	r2, #0
 800b878:	f04f 0300 	mov.w	r3, #0
 800b87c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800b880:	4659      	mov	r1, fp
 800b882:	00cb      	lsls	r3, r1, #3
 800b884:	4651      	mov	r1, sl
 800b886:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b88a:	4651      	mov	r1, sl
 800b88c:	00ca      	lsls	r2, r1, #3
 800b88e:	4610      	mov	r0, r2
 800b890:	4619      	mov	r1, r3
 800b892:	4603      	mov	r3, r0
 800b894:	4642      	mov	r2, r8
 800b896:	189b      	adds	r3, r3, r2
 800b898:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800b89c:	464b      	mov	r3, r9
 800b89e:	460a      	mov	r2, r1
 800b8a0:	eb42 0303 	adc.w	r3, r2, r3
 800b8a4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b8a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b8ac:	685b      	ldr	r3, [r3, #4]
 800b8ae:	2200      	movs	r2, #0
 800b8b0:	67bb      	str	r3, [r7, #120]	@ 0x78
 800b8b2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800b8b4:	f04f 0200 	mov.w	r2, #0
 800b8b8:	f04f 0300 	mov.w	r3, #0
 800b8bc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800b8c0:	4649      	mov	r1, r9
 800b8c2:	008b      	lsls	r3, r1, #2
 800b8c4:	4641      	mov	r1, r8
 800b8c6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b8ca:	4641      	mov	r1, r8
 800b8cc:	008a      	lsls	r2, r1, #2
 800b8ce:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800b8d2:	f7f5 fad7 	bl	8000e84 <__aeabi_uldivmod>
 800b8d6:	4602      	mov	r2, r0
 800b8d8:	460b      	mov	r3, r1
 800b8da:	4611      	mov	r1, r2
 800b8dc:	4b38      	ldr	r3, [pc, #224]	@ (800b9c0 <UART_SetConfig+0x4e4>)
 800b8de:	fba3 2301 	umull	r2, r3, r3, r1
 800b8e2:	095b      	lsrs	r3, r3, #5
 800b8e4:	2264      	movs	r2, #100	@ 0x64
 800b8e6:	fb02 f303 	mul.w	r3, r2, r3
 800b8ea:	1acb      	subs	r3, r1, r3
 800b8ec:	011b      	lsls	r3, r3, #4
 800b8ee:	3332      	adds	r3, #50	@ 0x32
 800b8f0:	4a33      	ldr	r2, [pc, #204]	@ (800b9c0 <UART_SetConfig+0x4e4>)
 800b8f2:	fba2 2303 	umull	r2, r3, r2, r3
 800b8f6:	095b      	lsrs	r3, r3, #5
 800b8f8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800b8fc:	441c      	add	r4, r3
 800b8fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b902:	2200      	movs	r2, #0
 800b904:	673b      	str	r3, [r7, #112]	@ 0x70
 800b906:	677a      	str	r2, [r7, #116]	@ 0x74
 800b908:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800b90c:	4642      	mov	r2, r8
 800b90e:	464b      	mov	r3, r9
 800b910:	1891      	adds	r1, r2, r2
 800b912:	60b9      	str	r1, [r7, #8]
 800b914:	415b      	adcs	r3, r3
 800b916:	60fb      	str	r3, [r7, #12]
 800b918:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800b91c:	4641      	mov	r1, r8
 800b91e:	1851      	adds	r1, r2, r1
 800b920:	6039      	str	r1, [r7, #0]
 800b922:	4649      	mov	r1, r9
 800b924:	414b      	adcs	r3, r1
 800b926:	607b      	str	r3, [r7, #4]
 800b928:	f04f 0200 	mov.w	r2, #0
 800b92c:	f04f 0300 	mov.w	r3, #0
 800b930:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800b934:	4659      	mov	r1, fp
 800b936:	00cb      	lsls	r3, r1, #3
 800b938:	4651      	mov	r1, sl
 800b93a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b93e:	4651      	mov	r1, sl
 800b940:	00ca      	lsls	r2, r1, #3
 800b942:	4610      	mov	r0, r2
 800b944:	4619      	mov	r1, r3
 800b946:	4603      	mov	r3, r0
 800b948:	4642      	mov	r2, r8
 800b94a:	189b      	adds	r3, r3, r2
 800b94c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b94e:	464b      	mov	r3, r9
 800b950:	460a      	mov	r2, r1
 800b952:	eb42 0303 	adc.w	r3, r2, r3
 800b956:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800b958:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b95c:	685b      	ldr	r3, [r3, #4]
 800b95e:	2200      	movs	r2, #0
 800b960:	663b      	str	r3, [r7, #96]	@ 0x60
 800b962:	667a      	str	r2, [r7, #100]	@ 0x64
 800b964:	f04f 0200 	mov.w	r2, #0
 800b968:	f04f 0300 	mov.w	r3, #0
 800b96c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800b970:	4649      	mov	r1, r9
 800b972:	008b      	lsls	r3, r1, #2
 800b974:	4641      	mov	r1, r8
 800b976:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b97a:	4641      	mov	r1, r8
 800b97c:	008a      	lsls	r2, r1, #2
 800b97e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800b982:	f7f5 fa7f 	bl	8000e84 <__aeabi_uldivmod>
 800b986:	4602      	mov	r2, r0
 800b988:	460b      	mov	r3, r1
 800b98a:	4b0d      	ldr	r3, [pc, #52]	@ (800b9c0 <UART_SetConfig+0x4e4>)
 800b98c:	fba3 1302 	umull	r1, r3, r3, r2
 800b990:	095b      	lsrs	r3, r3, #5
 800b992:	2164      	movs	r1, #100	@ 0x64
 800b994:	fb01 f303 	mul.w	r3, r1, r3
 800b998:	1ad3      	subs	r3, r2, r3
 800b99a:	011b      	lsls	r3, r3, #4
 800b99c:	3332      	adds	r3, #50	@ 0x32
 800b99e:	4a08      	ldr	r2, [pc, #32]	@ (800b9c0 <UART_SetConfig+0x4e4>)
 800b9a0:	fba2 2303 	umull	r2, r3, r2, r3
 800b9a4:	095b      	lsrs	r3, r3, #5
 800b9a6:	f003 020f 	and.w	r2, r3, #15
 800b9aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b9ae:	681b      	ldr	r3, [r3, #0]
 800b9b0:	4422      	add	r2, r4
 800b9b2:	609a      	str	r2, [r3, #8]
}
 800b9b4:	bf00      	nop
 800b9b6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800b9ba:	46bd      	mov	sp, r7
 800b9bc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b9c0:	51eb851f 	.word	0x51eb851f

0800b9c4 <atoi>:
 800b9c4:	220a      	movs	r2, #10
 800b9c6:	2100      	movs	r1, #0
 800b9c8:	f000 b87a 	b.w	800bac0 <strtol>

0800b9cc <_strtol_l.constprop.0>:
 800b9cc:	2b24      	cmp	r3, #36	@ 0x24
 800b9ce:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b9d2:	4686      	mov	lr, r0
 800b9d4:	4690      	mov	r8, r2
 800b9d6:	d801      	bhi.n	800b9dc <_strtol_l.constprop.0+0x10>
 800b9d8:	2b01      	cmp	r3, #1
 800b9da:	d106      	bne.n	800b9ea <_strtol_l.constprop.0+0x1e>
 800b9dc:	f000 ffaa 	bl	800c934 <__errno>
 800b9e0:	2316      	movs	r3, #22
 800b9e2:	6003      	str	r3, [r0, #0]
 800b9e4:	2000      	movs	r0, #0
 800b9e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b9ea:	4834      	ldr	r0, [pc, #208]	@ (800babc <_strtol_l.constprop.0+0xf0>)
 800b9ec:	460d      	mov	r5, r1
 800b9ee:	462a      	mov	r2, r5
 800b9f0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b9f4:	5d06      	ldrb	r6, [r0, r4]
 800b9f6:	f016 0608 	ands.w	r6, r6, #8
 800b9fa:	d1f8      	bne.n	800b9ee <_strtol_l.constprop.0+0x22>
 800b9fc:	2c2d      	cmp	r4, #45	@ 0x2d
 800b9fe:	d12d      	bne.n	800ba5c <_strtol_l.constprop.0+0x90>
 800ba00:	782c      	ldrb	r4, [r5, #0]
 800ba02:	2601      	movs	r6, #1
 800ba04:	1c95      	adds	r5, r2, #2
 800ba06:	f033 0210 	bics.w	r2, r3, #16
 800ba0a:	d109      	bne.n	800ba20 <_strtol_l.constprop.0+0x54>
 800ba0c:	2c30      	cmp	r4, #48	@ 0x30
 800ba0e:	d12a      	bne.n	800ba66 <_strtol_l.constprop.0+0x9a>
 800ba10:	782a      	ldrb	r2, [r5, #0]
 800ba12:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800ba16:	2a58      	cmp	r2, #88	@ 0x58
 800ba18:	d125      	bne.n	800ba66 <_strtol_l.constprop.0+0x9a>
 800ba1a:	786c      	ldrb	r4, [r5, #1]
 800ba1c:	2310      	movs	r3, #16
 800ba1e:	3502      	adds	r5, #2
 800ba20:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800ba24:	f10c 3cff 	add.w	ip, ip, #4294967295
 800ba28:	2200      	movs	r2, #0
 800ba2a:	fbbc f9f3 	udiv	r9, ip, r3
 800ba2e:	4610      	mov	r0, r2
 800ba30:	fb03 ca19 	mls	sl, r3, r9, ip
 800ba34:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800ba38:	2f09      	cmp	r7, #9
 800ba3a:	d81b      	bhi.n	800ba74 <_strtol_l.constprop.0+0xa8>
 800ba3c:	463c      	mov	r4, r7
 800ba3e:	42a3      	cmp	r3, r4
 800ba40:	dd27      	ble.n	800ba92 <_strtol_l.constprop.0+0xc6>
 800ba42:	1c57      	adds	r7, r2, #1
 800ba44:	d007      	beq.n	800ba56 <_strtol_l.constprop.0+0x8a>
 800ba46:	4581      	cmp	r9, r0
 800ba48:	d320      	bcc.n	800ba8c <_strtol_l.constprop.0+0xc0>
 800ba4a:	d101      	bne.n	800ba50 <_strtol_l.constprop.0+0x84>
 800ba4c:	45a2      	cmp	sl, r4
 800ba4e:	db1d      	blt.n	800ba8c <_strtol_l.constprop.0+0xc0>
 800ba50:	fb00 4003 	mla	r0, r0, r3, r4
 800ba54:	2201      	movs	r2, #1
 800ba56:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ba5a:	e7eb      	b.n	800ba34 <_strtol_l.constprop.0+0x68>
 800ba5c:	2c2b      	cmp	r4, #43	@ 0x2b
 800ba5e:	bf04      	itt	eq
 800ba60:	782c      	ldrbeq	r4, [r5, #0]
 800ba62:	1c95      	addeq	r5, r2, #2
 800ba64:	e7cf      	b.n	800ba06 <_strtol_l.constprop.0+0x3a>
 800ba66:	2b00      	cmp	r3, #0
 800ba68:	d1da      	bne.n	800ba20 <_strtol_l.constprop.0+0x54>
 800ba6a:	2c30      	cmp	r4, #48	@ 0x30
 800ba6c:	bf0c      	ite	eq
 800ba6e:	2308      	moveq	r3, #8
 800ba70:	230a      	movne	r3, #10
 800ba72:	e7d5      	b.n	800ba20 <_strtol_l.constprop.0+0x54>
 800ba74:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800ba78:	2f19      	cmp	r7, #25
 800ba7a:	d801      	bhi.n	800ba80 <_strtol_l.constprop.0+0xb4>
 800ba7c:	3c37      	subs	r4, #55	@ 0x37
 800ba7e:	e7de      	b.n	800ba3e <_strtol_l.constprop.0+0x72>
 800ba80:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800ba84:	2f19      	cmp	r7, #25
 800ba86:	d804      	bhi.n	800ba92 <_strtol_l.constprop.0+0xc6>
 800ba88:	3c57      	subs	r4, #87	@ 0x57
 800ba8a:	e7d8      	b.n	800ba3e <_strtol_l.constprop.0+0x72>
 800ba8c:	f04f 32ff 	mov.w	r2, #4294967295
 800ba90:	e7e1      	b.n	800ba56 <_strtol_l.constprop.0+0x8a>
 800ba92:	1c53      	adds	r3, r2, #1
 800ba94:	d108      	bne.n	800baa8 <_strtol_l.constprop.0+0xdc>
 800ba96:	2322      	movs	r3, #34	@ 0x22
 800ba98:	f8ce 3000 	str.w	r3, [lr]
 800ba9c:	4660      	mov	r0, ip
 800ba9e:	f1b8 0f00 	cmp.w	r8, #0
 800baa2:	d0a0      	beq.n	800b9e6 <_strtol_l.constprop.0+0x1a>
 800baa4:	1e69      	subs	r1, r5, #1
 800baa6:	e006      	b.n	800bab6 <_strtol_l.constprop.0+0xea>
 800baa8:	b106      	cbz	r6, 800baac <_strtol_l.constprop.0+0xe0>
 800baaa:	4240      	negs	r0, r0
 800baac:	f1b8 0f00 	cmp.w	r8, #0
 800bab0:	d099      	beq.n	800b9e6 <_strtol_l.constprop.0+0x1a>
 800bab2:	2a00      	cmp	r2, #0
 800bab4:	d1f6      	bne.n	800baa4 <_strtol_l.constprop.0+0xd8>
 800bab6:	f8c8 1000 	str.w	r1, [r8]
 800baba:	e794      	b.n	800b9e6 <_strtol_l.constprop.0+0x1a>
 800babc:	0800f635 	.word	0x0800f635

0800bac0 <strtol>:
 800bac0:	4613      	mov	r3, r2
 800bac2:	460a      	mov	r2, r1
 800bac4:	4601      	mov	r1, r0
 800bac6:	4802      	ldr	r0, [pc, #8]	@ (800bad0 <strtol+0x10>)
 800bac8:	6800      	ldr	r0, [r0, #0]
 800baca:	f7ff bf7f 	b.w	800b9cc <_strtol_l.constprop.0>
 800bace:	bf00      	nop
 800bad0:	2000001c 	.word	0x2000001c

0800bad4 <__cvt>:
 800bad4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bad8:	ec57 6b10 	vmov	r6, r7, d0
 800badc:	2f00      	cmp	r7, #0
 800bade:	460c      	mov	r4, r1
 800bae0:	4619      	mov	r1, r3
 800bae2:	463b      	mov	r3, r7
 800bae4:	bfbb      	ittet	lt
 800bae6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800baea:	461f      	movlt	r7, r3
 800baec:	2300      	movge	r3, #0
 800baee:	232d      	movlt	r3, #45	@ 0x2d
 800baf0:	700b      	strb	r3, [r1, #0]
 800baf2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800baf4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800baf8:	4691      	mov	r9, r2
 800bafa:	f023 0820 	bic.w	r8, r3, #32
 800bafe:	bfbc      	itt	lt
 800bb00:	4632      	movlt	r2, r6
 800bb02:	4616      	movlt	r6, r2
 800bb04:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800bb08:	d005      	beq.n	800bb16 <__cvt+0x42>
 800bb0a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800bb0e:	d100      	bne.n	800bb12 <__cvt+0x3e>
 800bb10:	3401      	adds	r4, #1
 800bb12:	2102      	movs	r1, #2
 800bb14:	e000      	b.n	800bb18 <__cvt+0x44>
 800bb16:	2103      	movs	r1, #3
 800bb18:	ab03      	add	r3, sp, #12
 800bb1a:	9301      	str	r3, [sp, #4]
 800bb1c:	ab02      	add	r3, sp, #8
 800bb1e:	9300      	str	r3, [sp, #0]
 800bb20:	ec47 6b10 	vmov	d0, r6, r7
 800bb24:	4653      	mov	r3, sl
 800bb26:	4622      	mov	r2, r4
 800bb28:	f000 ffe6 	bl	800caf8 <_dtoa_r>
 800bb2c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800bb30:	4605      	mov	r5, r0
 800bb32:	d119      	bne.n	800bb68 <__cvt+0x94>
 800bb34:	f019 0f01 	tst.w	r9, #1
 800bb38:	d00e      	beq.n	800bb58 <__cvt+0x84>
 800bb3a:	eb00 0904 	add.w	r9, r0, r4
 800bb3e:	2200      	movs	r2, #0
 800bb40:	2300      	movs	r3, #0
 800bb42:	4630      	mov	r0, r6
 800bb44:	4639      	mov	r1, r7
 800bb46:	f7f4 ffcf 	bl	8000ae8 <__aeabi_dcmpeq>
 800bb4a:	b108      	cbz	r0, 800bb50 <__cvt+0x7c>
 800bb4c:	f8cd 900c 	str.w	r9, [sp, #12]
 800bb50:	2230      	movs	r2, #48	@ 0x30
 800bb52:	9b03      	ldr	r3, [sp, #12]
 800bb54:	454b      	cmp	r3, r9
 800bb56:	d31e      	bcc.n	800bb96 <__cvt+0xc2>
 800bb58:	9b03      	ldr	r3, [sp, #12]
 800bb5a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bb5c:	1b5b      	subs	r3, r3, r5
 800bb5e:	4628      	mov	r0, r5
 800bb60:	6013      	str	r3, [r2, #0]
 800bb62:	b004      	add	sp, #16
 800bb64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bb68:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800bb6c:	eb00 0904 	add.w	r9, r0, r4
 800bb70:	d1e5      	bne.n	800bb3e <__cvt+0x6a>
 800bb72:	7803      	ldrb	r3, [r0, #0]
 800bb74:	2b30      	cmp	r3, #48	@ 0x30
 800bb76:	d10a      	bne.n	800bb8e <__cvt+0xba>
 800bb78:	2200      	movs	r2, #0
 800bb7a:	2300      	movs	r3, #0
 800bb7c:	4630      	mov	r0, r6
 800bb7e:	4639      	mov	r1, r7
 800bb80:	f7f4 ffb2 	bl	8000ae8 <__aeabi_dcmpeq>
 800bb84:	b918      	cbnz	r0, 800bb8e <__cvt+0xba>
 800bb86:	f1c4 0401 	rsb	r4, r4, #1
 800bb8a:	f8ca 4000 	str.w	r4, [sl]
 800bb8e:	f8da 3000 	ldr.w	r3, [sl]
 800bb92:	4499      	add	r9, r3
 800bb94:	e7d3      	b.n	800bb3e <__cvt+0x6a>
 800bb96:	1c59      	adds	r1, r3, #1
 800bb98:	9103      	str	r1, [sp, #12]
 800bb9a:	701a      	strb	r2, [r3, #0]
 800bb9c:	e7d9      	b.n	800bb52 <__cvt+0x7e>

0800bb9e <__exponent>:
 800bb9e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bba0:	2900      	cmp	r1, #0
 800bba2:	bfba      	itte	lt
 800bba4:	4249      	neglt	r1, r1
 800bba6:	232d      	movlt	r3, #45	@ 0x2d
 800bba8:	232b      	movge	r3, #43	@ 0x2b
 800bbaa:	2909      	cmp	r1, #9
 800bbac:	7002      	strb	r2, [r0, #0]
 800bbae:	7043      	strb	r3, [r0, #1]
 800bbb0:	dd29      	ble.n	800bc06 <__exponent+0x68>
 800bbb2:	f10d 0307 	add.w	r3, sp, #7
 800bbb6:	461d      	mov	r5, r3
 800bbb8:	270a      	movs	r7, #10
 800bbba:	461a      	mov	r2, r3
 800bbbc:	fbb1 f6f7 	udiv	r6, r1, r7
 800bbc0:	fb07 1416 	mls	r4, r7, r6, r1
 800bbc4:	3430      	adds	r4, #48	@ 0x30
 800bbc6:	f802 4c01 	strb.w	r4, [r2, #-1]
 800bbca:	460c      	mov	r4, r1
 800bbcc:	2c63      	cmp	r4, #99	@ 0x63
 800bbce:	f103 33ff 	add.w	r3, r3, #4294967295
 800bbd2:	4631      	mov	r1, r6
 800bbd4:	dcf1      	bgt.n	800bbba <__exponent+0x1c>
 800bbd6:	3130      	adds	r1, #48	@ 0x30
 800bbd8:	1e94      	subs	r4, r2, #2
 800bbda:	f803 1c01 	strb.w	r1, [r3, #-1]
 800bbde:	1c41      	adds	r1, r0, #1
 800bbe0:	4623      	mov	r3, r4
 800bbe2:	42ab      	cmp	r3, r5
 800bbe4:	d30a      	bcc.n	800bbfc <__exponent+0x5e>
 800bbe6:	f10d 0309 	add.w	r3, sp, #9
 800bbea:	1a9b      	subs	r3, r3, r2
 800bbec:	42ac      	cmp	r4, r5
 800bbee:	bf88      	it	hi
 800bbf0:	2300      	movhi	r3, #0
 800bbf2:	3302      	adds	r3, #2
 800bbf4:	4403      	add	r3, r0
 800bbf6:	1a18      	subs	r0, r3, r0
 800bbf8:	b003      	add	sp, #12
 800bbfa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bbfc:	f813 6b01 	ldrb.w	r6, [r3], #1
 800bc00:	f801 6f01 	strb.w	r6, [r1, #1]!
 800bc04:	e7ed      	b.n	800bbe2 <__exponent+0x44>
 800bc06:	2330      	movs	r3, #48	@ 0x30
 800bc08:	3130      	adds	r1, #48	@ 0x30
 800bc0a:	7083      	strb	r3, [r0, #2]
 800bc0c:	70c1      	strb	r1, [r0, #3]
 800bc0e:	1d03      	adds	r3, r0, #4
 800bc10:	e7f1      	b.n	800bbf6 <__exponent+0x58>
	...

0800bc14 <_printf_float>:
 800bc14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc18:	b08d      	sub	sp, #52	@ 0x34
 800bc1a:	460c      	mov	r4, r1
 800bc1c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800bc20:	4616      	mov	r6, r2
 800bc22:	461f      	mov	r7, r3
 800bc24:	4605      	mov	r5, r0
 800bc26:	f000 fe3b 	bl	800c8a0 <_localeconv_r>
 800bc2a:	6803      	ldr	r3, [r0, #0]
 800bc2c:	9304      	str	r3, [sp, #16]
 800bc2e:	4618      	mov	r0, r3
 800bc30:	f7f4 fb2e 	bl	8000290 <strlen>
 800bc34:	2300      	movs	r3, #0
 800bc36:	930a      	str	r3, [sp, #40]	@ 0x28
 800bc38:	f8d8 3000 	ldr.w	r3, [r8]
 800bc3c:	9005      	str	r0, [sp, #20]
 800bc3e:	3307      	adds	r3, #7
 800bc40:	f023 0307 	bic.w	r3, r3, #7
 800bc44:	f103 0208 	add.w	r2, r3, #8
 800bc48:	f894 a018 	ldrb.w	sl, [r4, #24]
 800bc4c:	f8d4 b000 	ldr.w	fp, [r4]
 800bc50:	f8c8 2000 	str.w	r2, [r8]
 800bc54:	e9d3 8900 	ldrd	r8, r9, [r3]
 800bc58:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800bc5c:	9307      	str	r3, [sp, #28]
 800bc5e:	f8cd 8018 	str.w	r8, [sp, #24]
 800bc62:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800bc66:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bc6a:	4b9c      	ldr	r3, [pc, #624]	@ (800bedc <_printf_float+0x2c8>)
 800bc6c:	f04f 32ff 	mov.w	r2, #4294967295
 800bc70:	f7f4 ff6c 	bl	8000b4c <__aeabi_dcmpun>
 800bc74:	bb70      	cbnz	r0, 800bcd4 <_printf_float+0xc0>
 800bc76:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bc7a:	4b98      	ldr	r3, [pc, #608]	@ (800bedc <_printf_float+0x2c8>)
 800bc7c:	f04f 32ff 	mov.w	r2, #4294967295
 800bc80:	f7f4 ff46 	bl	8000b10 <__aeabi_dcmple>
 800bc84:	bb30      	cbnz	r0, 800bcd4 <_printf_float+0xc0>
 800bc86:	2200      	movs	r2, #0
 800bc88:	2300      	movs	r3, #0
 800bc8a:	4640      	mov	r0, r8
 800bc8c:	4649      	mov	r1, r9
 800bc8e:	f7f4 ff35 	bl	8000afc <__aeabi_dcmplt>
 800bc92:	b110      	cbz	r0, 800bc9a <_printf_float+0x86>
 800bc94:	232d      	movs	r3, #45	@ 0x2d
 800bc96:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bc9a:	4a91      	ldr	r2, [pc, #580]	@ (800bee0 <_printf_float+0x2cc>)
 800bc9c:	4b91      	ldr	r3, [pc, #580]	@ (800bee4 <_printf_float+0x2d0>)
 800bc9e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800bca2:	bf94      	ite	ls
 800bca4:	4690      	movls	r8, r2
 800bca6:	4698      	movhi	r8, r3
 800bca8:	2303      	movs	r3, #3
 800bcaa:	6123      	str	r3, [r4, #16]
 800bcac:	f02b 0304 	bic.w	r3, fp, #4
 800bcb0:	6023      	str	r3, [r4, #0]
 800bcb2:	f04f 0900 	mov.w	r9, #0
 800bcb6:	9700      	str	r7, [sp, #0]
 800bcb8:	4633      	mov	r3, r6
 800bcba:	aa0b      	add	r2, sp, #44	@ 0x2c
 800bcbc:	4621      	mov	r1, r4
 800bcbe:	4628      	mov	r0, r5
 800bcc0:	f000 f9d2 	bl	800c068 <_printf_common>
 800bcc4:	3001      	adds	r0, #1
 800bcc6:	f040 808d 	bne.w	800bde4 <_printf_float+0x1d0>
 800bcca:	f04f 30ff 	mov.w	r0, #4294967295
 800bcce:	b00d      	add	sp, #52	@ 0x34
 800bcd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bcd4:	4642      	mov	r2, r8
 800bcd6:	464b      	mov	r3, r9
 800bcd8:	4640      	mov	r0, r8
 800bcda:	4649      	mov	r1, r9
 800bcdc:	f7f4 ff36 	bl	8000b4c <__aeabi_dcmpun>
 800bce0:	b140      	cbz	r0, 800bcf4 <_printf_float+0xe0>
 800bce2:	464b      	mov	r3, r9
 800bce4:	2b00      	cmp	r3, #0
 800bce6:	bfbc      	itt	lt
 800bce8:	232d      	movlt	r3, #45	@ 0x2d
 800bcea:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800bcee:	4a7e      	ldr	r2, [pc, #504]	@ (800bee8 <_printf_float+0x2d4>)
 800bcf0:	4b7e      	ldr	r3, [pc, #504]	@ (800beec <_printf_float+0x2d8>)
 800bcf2:	e7d4      	b.n	800bc9e <_printf_float+0x8a>
 800bcf4:	6863      	ldr	r3, [r4, #4]
 800bcf6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800bcfa:	9206      	str	r2, [sp, #24]
 800bcfc:	1c5a      	adds	r2, r3, #1
 800bcfe:	d13b      	bne.n	800bd78 <_printf_float+0x164>
 800bd00:	2306      	movs	r3, #6
 800bd02:	6063      	str	r3, [r4, #4]
 800bd04:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800bd08:	2300      	movs	r3, #0
 800bd0a:	6022      	str	r2, [r4, #0]
 800bd0c:	9303      	str	r3, [sp, #12]
 800bd0e:	ab0a      	add	r3, sp, #40	@ 0x28
 800bd10:	e9cd a301 	strd	sl, r3, [sp, #4]
 800bd14:	ab09      	add	r3, sp, #36	@ 0x24
 800bd16:	9300      	str	r3, [sp, #0]
 800bd18:	6861      	ldr	r1, [r4, #4]
 800bd1a:	ec49 8b10 	vmov	d0, r8, r9
 800bd1e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800bd22:	4628      	mov	r0, r5
 800bd24:	f7ff fed6 	bl	800bad4 <__cvt>
 800bd28:	9b06      	ldr	r3, [sp, #24]
 800bd2a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800bd2c:	2b47      	cmp	r3, #71	@ 0x47
 800bd2e:	4680      	mov	r8, r0
 800bd30:	d129      	bne.n	800bd86 <_printf_float+0x172>
 800bd32:	1cc8      	adds	r0, r1, #3
 800bd34:	db02      	blt.n	800bd3c <_printf_float+0x128>
 800bd36:	6863      	ldr	r3, [r4, #4]
 800bd38:	4299      	cmp	r1, r3
 800bd3a:	dd41      	ble.n	800bdc0 <_printf_float+0x1ac>
 800bd3c:	f1aa 0a02 	sub.w	sl, sl, #2
 800bd40:	fa5f fa8a 	uxtb.w	sl, sl
 800bd44:	3901      	subs	r1, #1
 800bd46:	4652      	mov	r2, sl
 800bd48:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800bd4c:	9109      	str	r1, [sp, #36]	@ 0x24
 800bd4e:	f7ff ff26 	bl	800bb9e <__exponent>
 800bd52:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800bd54:	1813      	adds	r3, r2, r0
 800bd56:	2a01      	cmp	r2, #1
 800bd58:	4681      	mov	r9, r0
 800bd5a:	6123      	str	r3, [r4, #16]
 800bd5c:	dc02      	bgt.n	800bd64 <_printf_float+0x150>
 800bd5e:	6822      	ldr	r2, [r4, #0]
 800bd60:	07d2      	lsls	r2, r2, #31
 800bd62:	d501      	bpl.n	800bd68 <_printf_float+0x154>
 800bd64:	3301      	adds	r3, #1
 800bd66:	6123      	str	r3, [r4, #16]
 800bd68:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800bd6c:	2b00      	cmp	r3, #0
 800bd6e:	d0a2      	beq.n	800bcb6 <_printf_float+0xa2>
 800bd70:	232d      	movs	r3, #45	@ 0x2d
 800bd72:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bd76:	e79e      	b.n	800bcb6 <_printf_float+0xa2>
 800bd78:	9a06      	ldr	r2, [sp, #24]
 800bd7a:	2a47      	cmp	r2, #71	@ 0x47
 800bd7c:	d1c2      	bne.n	800bd04 <_printf_float+0xf0>
 800bd7e:	2b00      	cmp	r3, #0
 800bd80:	d1c0      	bne.n	800bd04 <_printf_float+0xf0>
 800bd82:	2301      	movs	r3, #1
 800bd84:	e7bd      	b.n	800bd02 <_printf_float+0xee>
 800bd86:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800bd8a:	d9db      	bls.n	800bd44 <_printf_float+0x130>
 800bd8c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800bd90:	d118      	bne.n	800bdc4 <_printf_float+0x1b0>
 800bd92:	2900      	cmp	r1, #0
 800bd94:	6863      	ldr	r3, [r4, #4]
 800bd96:	dd0b      	ble.n	800bdb0 <_printf_float+0x19c>
 800bd98:	6121      	str	r1, [r4, #16]
 800bd9a:	b913      	cbnz	r3, 800bda2 <_printf_float+0x18e>
 800bd9c:	6822      	ldr	r2, [r4, #0]
 800bd9e:	07d0      	lsls	r0, r2, #31
 800bda0:	d502      	bpl.n	800bda8 <_printf_float+0x194>
 800bda2:	3301      	adds	r3, #1
 800bda4:	440b      	add	r3, r1
 800bda6:	6123      	str	r3, [r4, #16]
 800bda8:	65a1      	str	r1, [r4, #88]	@ 0x58
 800bdaa:	f04f 0900 	mov.w	r9, #0
 800bdae:	e7db      	b.n	800bd68 <_printf_float+0x154>
 800bdb0:	b913      	cbnz	r3, 800bdb8 <_printf_float+0x1a4>
 800bdb2:	6822      	ldr	r2, [r4, #0]
 800bdb4:	07d2      	lsls	r2, r2, #31
 800bdb6:	d501      	bpl.n	800bdbc <_printf_float+0x1a8>
 800bdb8:	3302      	adds	r3, #2
 800bdba:	e7f4      	b.n	800bda6 <_printf_float+0x192>
 800bdbc:	2301      	movs	r3, #1
 800bdbe:	e7f2      	b.n	800bda6 <_printf_float+0x192>
 800bdc0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800bdc4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bdc6:	4299      	cmp	r1, r3
 800bdc8:	db05      	blt.n	800bdd6 <_printf_float+0x1c2>
 800bdca:	6823      	ldr	r3, [r4, #0]
 800bdcc:	6121      	str	r1, [r4, #16]
 800bdce:	07d8      	lsls	r0, r3, #31
 800bdd0:	d5ea      	bpl.n	800bda8 <_printf_float+0x194>
 800bdd2:	1c4b      	adds	r3, r1, #1
 800bdd4:	e7e7      	b.n	800bda6 <_printf_float+0x192>
 800bdd6:	2900      	cmp	r1, #0
 800bdd8:	bfd4      	ite	le
 800bdda:	f1c1 0202 	rsble	r2, r1, #2
 800bdde:	2201      	movgt	r2, #1
 800bde0:	4413      	add	r3, r2
 800bde2:	e7e0      	b.n	800bda6 <_printf_float+0x192>
 800bde4:	6823      	ldr	r3, [r4, #0]
 800bde6:	055a      	lsls	r2, r3, #21
 800bde8:	d407      	bmi.n	800bdfa <_printf_float+0x1e6>
 800bdea:	6923      	ldr	r3, [r4, #16]
 800bdec:	4642      	mov	r2, r8
 800bdee:	4631      	mov	r1, r6
 800bdf0:	4628      	mov	r0, r5
 800bdf2:	47b8      	blx	r7
 800bdf4:	3001      	adds	r0, #1
 800bdf6:	d12b      	bne.n	800be50 <_printf_float+0x23c>
 800bdf8:	e767      	b.n	800bcca <_printf_float+0xb6>
 800bdfa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800bdfe:	f240 80dd 	bls.w	800bfbc <_printf_float+0x3a8>
 800be02:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800be06:	2200      	movs	r2, #0
 800be08:	2300      	movs	r3, #0
 800be0a:	f7f4 fe6d 	bl	8000ae8 <__aeabi_dcmpeq>
 800be0e:	2800      	cmp	r0, #0
 800be10:	d033      	beq.n	800be7a <_printf_float+0x266>
 800be12:	4a37      	ldr	r2, [pc, #220]	@ (800bef0 <_printf_float+0x2dc>)
 800be14:	2301      	movs	r3, #1
 800be16:	4631      	mov	r1, r6
 800be18:	4628      	mov	r0, r5
 800be1a:	47b8      	blx	r7
 800be1c:	3001      	adds	r0, #1
 800be1e:	f43f af54 	beq.w	800bcca <_printf_float+0xb6>
 800be22:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800be26:	4543      	cmp	r3, r8
 800be28:	db02      	blt.n	800be30 <_printf_float+0x21c>
 800be2a:	6823      	ldr	r3, [r4, #0]
 800be2c:	07d8      	lsls	r0, r3, #31
 800be2e:	d50f      	bpl.n	800be50 <_printf_float+0x23c>
 800be30:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800be34:	4631      	mov	r1, r6
 800be36:	4628      	mov	r0, r5
 800be38:	47b8      	blx	r7
 800be3a:	3001      	adds	r0, #1
 800be3c:	f43f af45 	beq.w	800bcca <_printf_float+0xb6>
 800be40:	f04f 0900 	mov.w	r9, #0
 800be44:	f108 38ff 	add.w	r8, r8, #4294967295
 800be48:	f104 0a1a 	add.w	sl, r4, #26
 800be4c:	45c8      	cmp	r8, r9
 800be4e:	dc09      	bgt.n	800be64 <_printf_float+0x250>
 800be50:	6823      	ldr	r3, [r4, #0]
 800be52:	079b      	lsls	r3, r3, #30
 800be54:	f100 8103 	bmi.w	800c05e <_printf_float+0x44a>
 800be58:	68e0      	ldr	r0, [r4, #12]
 800be5a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800be5c:	4298      	cmp	r0, r3
 800be5e:	bfb8      	it	lt
 800be60:	4618      	movlt	r0, r3
 800be62:	e734      	b.n	800bcce <_printf_float+0xba>
 800be64:	2301      	movs	r3, #1
 800be66:	4652      	mov	r2, sl
 800be68:	4631      	mov	r1, r6
 800be6a:	4628      	mov	r0, r5
 800be6c:	47b8      	blx	r7
 800be6e:	3001      	adds	r0, #1
 800be70:	f43f af2b 	beq.w	800bcca <_printf_float+0xb6>
 800be74:	f109 0901 	add.w	r9, r9, #1
 800be78:	e7e8      	b.n	800be4c <_printf_float+0x238>
 800be7a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800be7c:	2b00      	cmp	r3, #0
 800be7e:	dc39      	bgt.n	800bef4 <_printf_float+0x2e0>
 800be80:	4a1b      	ldr	r2, [pc, #108]	@ (800bef0 <_printf_float+0x2dc>)
 800be82:	2301      	movs	r3, #1
 800be84:	4631      	mov	r1, r6
 800be86:	4628      	mov	r0, r5
 800be88:	47b8      	blx	r7
 800be8a:	3001      	adds	r0, #1
 800be8c:	f43f af1d 	beq.w	800bcca <_printf_float+0xb6>
 800be90:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800be94:	ea59 0303 	orrs.w	r3, r9, r3
 800be98:	d102      	bne.n	800bea0 <_printf_float+0x28c>
 800be9a:	6823      	ldr	r3, [r4, #0]
 800be9c:	07d9      	lsls	r1, r3, #31
 800be9e:	d5d7      	bpl.n	800be50 <_printf_float+0x23c>
 800bea0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bea4:	4631      	mov	r1, r6
 800bea6:	4628      	mov	r0, r5
 800bea8:	47b8      	blx	r7
 800beaa:	3001      	adds	r0, #1
 800beac:	f43f af0d 	beq.w	800bcca <_printf_float+0xb6>
 800beb0:	f04f 0a00 	mov.w	sl, #0
 800beb4:	f104 0b1a 	add.w	fp, r4, #26
 800beb8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800beba:	425b      	negs	r3, r3
 800bebc:	4553      	cmp	r3, sl
 800bebe:	dc01      	bgt.n	800bec4 <_printf_float+0x2b0>
 800bec0:	464b      	mov	r3, r9
 800bec2:	e793      	b.n	800bdec <_printf_float+0x1d8>
 800bec4:	2301      	movs	r3, #1
 800bec6:	465a      	mov	r2, fp
 800bec8:	4631      	mov	r1, r6
 800beca:	4628      	mov	r0, r5
 800becc:	47b8      	blx	r7
 800bece:	3001      	adds	r0, #1
 800bed0:	f43f aefb 	beq.w	800bcca <_printf_float+0xb6>
 800bed4:	f10a 0a01 	add.w	sl, sl, #1
 800bed8:	e7ee      	b.n	800beb8 <_printf_float+0x2a4>
 800beda:	bf00      	nop
 800bedc:	7fefffff 	.word	0x7fefffff
 800bee0:	0800f735 	.word	0x0800f735
 800bee4:	0800f739 	.word	0x0800f739
 800bee8:	0800f73d 	.word	0x0800f73d
 800beec:	0800f741 	.word	0x0800f741
 800bef0:	0800f745 	.word	0x0800f745
 800bef4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800bef6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800befa:	4553      	cmp	r3, sl
 800befc:	bfa8      	it	ge
 800befe:	4653      	movge	r3, sl
 800bf00:	2b00      	cmp	r3, #0
 800bf02:	4699      	mov	r9, r3
 800bf04:	dc36      	bgt.n	800bf74 <_printf_float+0x360>
 800bf06:	f04f 0b00 	mov.w	fp, #0
 800bf0a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bf0e:	f104 021a 	add.w	r2, r4, #26
 800bf12:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800bf14:	9306      	str	r3, [sp, #24]
 800bf16:	eba3 0309 	sub.w	r3, r3, r9
 800bf1a:	455b      	cmp	r3, fp
 800bf1c:	dc31      	bgt.n	800bf82 <_printf_float+0x36e>
 800bf1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bf20:	459a      	cmp	sl, r3
 800bf22:	dc3a      	bgt.n	800bf9a <_printf_float+0x386>
 800bf24:	6823      	ldr	r3, [r4, #0]
 800bf26:	07da      	lsls	r2, r3, #31
 800bf28:	d437      	bmi.n	800bf9a <_printf_float+0x386>
 800bf2a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bf2c:	ebaa 0903 	sub.w	r9, sl, r3
 800bf30:	9b06      	ldr	r3, [sp, #24]
 800bf32:	ebaa 0303 	sub.w	r3, sl, r3
 800bf36:	4599      	cmp	r9, r3
 800bf38:	bfa8      	it	ge
 800bf3a:	4699      	movge	r9, r3
 800bf3c:	f1b9 0f00 	cmp.w	r9, #0
 800bf40:	dc33      	bgt.n	800bfaa <_printf_float+0x396>
 800bf42:	f04f 0800 	mov.w	r8, #0
 800bf46:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bf4a:	f104 0b1a 	add.w	fp, r4, #26
 800bf4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bf50:	ebaa 0303 	sub.w	r3, sl, r3
 800bf54:	eba3 0309 	sub.w	r3, r3, r9
 800bf58:	4543      	cmp	r3, r8
 800bf5a:	f77f af79 	ble.w	800be50 <_printf_float+0x23c>
 800bf5e:	2301      	movs	r3, #1
 800bf60:	465a      	mov	r2, fp
 800bf62:	4631      	mov	r1, r6
 800bf64:	4628      	mov	r0, r5
 800bf66:	47b8      	blx	r7
 800bf68:	3001      	adds	r0, #1
 800bf6a:	f43f aeae 	beq.w	800bcca <_printf_float+0xb6>
 800bf6e:	f108 0801 	add.w	r8, r8, #1
 800bf72:	e7ec      	b.n	800bf4e <_printf_float+0x33a>
 800bf74:	4642      	mov	r2, r8
 800bf76:	4631      	mov	r1, r6
 800bf78:	4628      	mov	r0, r5
 800bf7a:	47b8      	blx	r7
 800bf7c:	3001      	adds	r0, #1
 800bf7e:	d1c2      	bne.n	800bf06 <_printf_float+0x2f2>
 800bf80:	e6a3      	b.n	800bcca <_printf_float+0xb6>
 800bf82:	2301      	movs	r3, #1
 800bf84:	4631      	mov	r1, r6
 800bf86:	4628      	mov	r0, r5
 800bf88:	9206      	str	r2, [sp, #24]
 800bf8a:	47b8      	blx	r7
 800bf8c:	3001      	adds	r0, #1
 800bf8e:	f43f ae9c 	beq.w	800bcca <_printf_float+0xb6>
 800bf92:	9a06      	ldr	r2, [sp, #24]
 800bf94:	f10b 0b01 	add.w	fp, fp, #1
 800bf98:	e7bb      	b.n	800bf12 <_printf_float+0x2fe>
 800bf9a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bf9e:	4631      	mov	r1, r6
 800bfa0:	4628      	mov	r0, r5
 800bfa2:	47b8      	blx	r7
 800bfa4:	3001      	adds	r0, #1
 800bfa6:	d1c0      	bne.n	800bf2a <_printf_float+0x316>
 800bfa8:	e68f      	b.n	800bcca <_printf_float+0xb6>
 800bfaa:	9a06      	ldr	r2, [sp, #24]
 800bfac:	464b      	mov	r3, r9
 800bfae:	4442      	add	r2, r8
 800bfb0:	4631      	mov	r1, r6
 800bfb2:	4628      	mov	r0, r5
 800bfb4:	47b8      	blx	r7
 800bfb6:	3001      	adds	r0, #1
 800bfb8:	d1c3      	bne.n	800bf42 <_printf_float+0x32e>
 800bfba:	e686      	b.n	800bcca <_printf_float+0xb6>
 800bfbc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800bfc0:	f1ba 0f01 	cmp.w	sl, #1
 800bfc4:	dc01      	bgt.n	800bfca <_printf_float+0x3b6>
 800bfc6:	07db      	lsls	r3, r3, #31
 800bfc8:	d536      	bpl.n	800c038 <_printf_float+0x424>
 800bfca:	2301      	movs	r3, #1
 800bfcc:	4642      	mov	r2, r8
 800bfce:	4631      	mov	r1, r6
 800bfd0:	4628      	mov	r0, r5
 800bfd2:	47b8      	blx	r7
 800bfd4:	3001      	adds	r0, #1
 800bfd6:	f43f ae78 	beq.w	800bcca <_printf_float+0xb6>
 800bfda:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bfde:	4631      	mov	r1, r6
 800bfe0:	4628      	mov	r0, r5
 800bfe2:	47b8      	blx	r7
 800bfe4:	3001      	adds	r0, #1
 800bfe6:	f43f ae70 	beq.w	800bcca <_printf_float+0xb6>
 800bfea:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800bfee:	2200      	movs	r2, #0
 800bff0:	2300      	movs	r3, #0
 800bff2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bff6:	f7f4 fd77 	bl	8000ae8 <__aeabi_dcmpeq>
 800bffa:	b9c0      	cbnz	r0, 800c02e <_printf_float+0x41a>
 800bffc:	4653      	mov	r3, sl
 800bffe:	f108 0201 	add.w	r2, r8, #1
 800c002:	4631      	mov	r1, r6
 800c004:	4628      	mov	r0, r5
 800c006:	47b8      	blx	r7
 800c008:	3001      	adds	r0, #1
 800c00a:	d10c      	bne.n	800c026 <_printf_float+0x412>
 800c00c:	e65d      	b.n	800bcca <_printf_float+0xb6>
 800c00e:	2301      	movs	r3, #1
 800c010:	465a      	mov	r2, fp
 800c012:	4631      	mov	r1, r6
 800c014:	4628      	mov	r0, r5
 800c016:	47b8      	blx	r7
 800c018:	3001      	adds	r0, #1
 800c01a:	f43f ae56 	beq.w	800bcca <_printf_float+0xb6>
 800c01e:	f108 0801 	add.w	r8, r8, #1
 800c022:	45d0      	cmp	r8, sl
 800c024:	dbf3      	blt.n	800c00e <_printf_float+0x3fa>
 800c026:	464b      	mov	r3, r9
 800c028:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800c02c:	e6df      	b.n	800bdee <_printf_float+0x1da>
 800c02e:	f04f 0800 	mov.w	r8, #0
 800c032:	f104 0b1a 	add.w	fp, r4, #26
 800c036:	e7f4      	b.n	800c022 <_printf_float+0x40e>
 800c038:	2301      	movs	r3, #1
 800c03a:	4642      	mov	r2, r8
 800c03c:	e7e1      	b.n	800c002 <_printf_float+0x3ee>
 800c03e:	2301      	movs	r3, #1
 800c040:	464a      	mov	r2, r9
 800c042:	4631      	mov	r1, r6
 800c044:	4628      	mov	r0, r5
 800c046:	47b8      	blx	r7
 800c048:	3001      	adds	r0, #1
 800c04a:	f43f ae3e 	beq.w	800bcca <_printf_float+0xb6>
 800c04e:	f108 0801 	add.w	r8, r8, #1
 800c052:	68e3      	ldr	r3, [r4, #12]
 800c054:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c056:	1a5b      	subs	r3, r3, r1
 800c058:	4543      	cmp	r3, r8
 800c05a:	dcf0      	bgt.n	800c03e <_printf_float+0x42a>
 800c05c:	e6fc      	b.n	800be58 <_printf_float+0x244>
 800c05e:	f04f 0800 	mov.w	r8, #0
 800c062:	f104 0919 	add.w	r9, r4, #25
 800c066:	e7f4      	b.n	800c052 <_printf_float+0x43e>

0800c068 <_printf_common>:
 800c068:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c06c:	4616      	mov	r6, r2
 800c06e:	4698      	mov	r8, r3
 800c070:	688a      	ldr	r2, [r1, #8]
 800c072:	690b      	ldr	r3, [r1, #16]
 800c074:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c078:	4293      	cmp	r3, r2
 800c07a:	bfb8      	it	lt
 800c07c:	4613      	movlt	r3, r2
 800c07e:	6033      	str	r3, [r6, #0]
 800c080:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c084:	4607      	mov	r7, r0
 800c086:	460c      	mov	r4, r1
 800c088:	b10a      	cbz	r2, 800c08e <_printf_common+0x26>
 800c08a:	3301      	adds	r3, #1
 800c08c:	6033      	str	r3, [r6, #0]
 800c08e:	6823      	ldr	r3, [r4, #0]
 800c090:	0699      	lsls	r1, r3, #26
 800c092:	bf42      	ittt	mi
 800c094:	6833      	ldrmi	r3, [r6, #0]
 800c096:	3302      	addmi	r3, #2
 800c098:	6033      	strmi	r3, [r6, #0]
 800c09a:	6825      	ldr	r5, [r4, #0]
 800c09c:	f015 0506 	ands.w	r5, r5, #6
 800c0a0:	d106      	bne.n	800c0b0 <_printf_common+0x48>
 800c0a2:	f104 0a19 	add.w	sl, r4, #25
 800c0a6:	68e3      	ldr	r3, [r4, #12]
 800c0a8:	6832      	ldr	r2, [r6, #0]
 800c0aa:	1a9b      	subs	r3, r3, r2
 800c0ac:	42ab      	cmp	r3, r5
 800c0ae:	dc26      	bgt.n	800c0fe <_printf_common+0x96>
 800c0b0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c0b4:	6822      	ldr	r2, [r4, #0]
 800c0b6:	3b00      	subs	r3, #0
 800c0b8:	bf18      	it	ne
 800c0ba:	2301      	movne	r3, #1
 800c0bc:	0692      	lsls	r2, r2, #26
 800c0be:	d42b      	bmi.n	800c118 <_printf_common+0xb0>
 800c0c0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800c0c4:	4641      	mov	r1, r8
 800c0c6:	4638      	mov	r0, r7
 800c0c8:	47c8      	blx	r9
 800c0ca:	3001      	adds	r0, #1
 800c0cc:	d01e      	beq.n	800c10c <_printf_common+0xa4>
 800c0ce:	6823      	ldr	r3, [r4, #0]
 800c0d0:	6922      	ldr	r2, [r4, #16]
 800c0d2:	f003 0306 	and.w	r3, r3, #6
 800c0d6:	2b04      	cmp	r3, #4
 800c0d8:	bf02      	ittt	eq
 800c0da:	68e5      	ldreq	r5, [r4, #12]
 800c0dc:	6833      	ldreq	r3, [r6, #0]
 800c0de:	1aed      	subeq	r5, r5, r3
 800c0e0:	68a3      	ldr	r3, [r4, #8]
 800c0e2:	bf0c      	ite	eq
 800c0e4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c0e8:	2500      	movne	r5, #0
 800c0ea:	4293      	cmp	r3, r2
 800c0ec:	bfc4      	itt	gt
 800c0ee:	1a9b      	subgt	r3, r3, r2
 800c0f0:	18ed      	addgt	r5, r5, r3
 800c0f2:	2600      	movs	r6, #0
 800c0f4:	341a      	adds	r4, #26
 800c0f6:	42b5      	cmp	r5, r6
 800c0f8:	d11a      	bne.n	800c130 <_printf_common+0xc8>
 800c0fa:	2000      	movs	r0, #0
 800c0fc:	e008      	b.n	800c110 <_printf_common+0xa8>
 800c0fe:	2301      	movs	r3, #1
 800c100:	4652      	mov	r2, sl
 800c102:	4641      	mov	r1, r8
 800c104:	4638      	mov	r0, r7
 800c106:	47c8      	blx	r9
 800c108:	3001      	adds	r0, #1
 800c10a:	d103      	bne.n	800c114 <_printf_common+0xac>
 800c10c:	f04f 30ff 	mov.w	r0, #4294967295
 800c110:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c114:	3501      	adds	r5, #1
 800c116:	e7c6      	b.n	800c0a6 <_printf_common+0x3e>
 800c118:	18e1      	adds	r1, r4, r3
 800c11a:	1c5a      	adds	r2, r3, #1
 800c11c:	2030      	movs	r0, #48	@ 0x30
 800c11e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c122:	4422      	add	r2, r4
 800c124:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c128:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c12c:	3302      	adds	r3, #2
 800c12e:	e7c7      	b.n	800c0c0 <_printf_common+0x58>
 800c130:	2301      	movs	r3, #1
 800c132:	4622      	mov	r2, r4
 800c134:	4641      	mov	r1, r8
 800c136:	4638      	mov	r0, r7
 800c138:	47c8      	blx	r9
 800c13a:	3001      	adds	r0, #1
 800c13c:	d0e6      	beq.n	800c10c <_printf_common+0xa4>
 800c13e:	3601      	adds	r6, #1
 800c140:	e7d9      	b.n	800c0f6 <_printf_common+0x8e>
	...

0800c144 <_printf_i>:
 800c144:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c148:	7e0f      	ldrb	r7, [r1, #24]
 800c14a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c14c:	2f78      	cmp	r7, #120	@ 0x78
 800c14e:	4691      	mov	r9, r2
 800c150:	4680      	mov	r8, r0
 800c152:	460c      	mov	r4, r1
 800c154:	469a      	mov	sl, r3
 800c156:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c15a:	d807      	bhi.n	800c16c <_printf_i+0x28>
 800c15c:	2f62      	cmp	r7, #98	@ 0x62
 800c15e:	d80a      	bhi.n	800c176 <_printf_i+0x32>
 800c160:	2f00      	cmp	r7, #0
 800c162:	f000 80d2 	beq.w	800c30a <_printf_i+0x1c6>
 800c166:	2f58      	cmp	r7, #88	@ 0x58
 800c168:	f000 80b9 	beq.w	800c2de <_printf_i+0x19a>
 800c16c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c170:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c174:	e03a      	b.n	800c1ec <_printf_i+0xa8>
 800c176:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c17a:	2b15      	cmp	r3, #21
 800c17c:	d8f6      	bhi.n	800c16c <_printf_i+0x28>
 800c17e:	a101      	add	r1, pc, #4	@ (adr r1, 800c184 <_printf_i+0x40>)
 800c180:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c184:	0800c1dd 	.word	0x0800c1dd
 800c188:	0800c1f1 	.word	0x0800c1f1
 800c18c:	0800c16d 	.word	0x0800c16d
 800c190:	0800c16d 	.word	0x0800c16d
 800c194:	0800c16d 	.word	0x0800c16d
 800c198:	0800c16d 	.word	0x0800c16d
 800c19c:	0800c1f1 	.word	0x0800c1f1
 800c1a0:	0800c16d 	.word	0x0800c16d
 800c1a4:	0800c16d 	.word	0x0800c16d
 800c1a8:	0800c16d 	.word	0x0800c16d
 800c1ac:	0800c16d 	.word	0x0800c16d
 800c1b0:	0800c2f1 	.word	0x0800c2f1
 800c1b4:	0800c21b 	.word	0x0800c21b
 800c1b8:	0800c2ab 	.word	0x0800c2ab
 800c1bc:	0800c16d 	.word	0x0800c16d
 800c1c0:	0800c16d 	.word	0x0800c16d
 800c1c4:	0800c313 	.word	0x0800c313
 800c1c8:	0800c16d 	.word	0x0800c16d
 800c1cc:	0800c21b 	.word	0x0800c21b
 800c1d0:	0800c16d 	.word	0x0800c16d
 800c1d4:	0800c16d 	.word	0x0800c16d
 800c1d8:	0800c2b3 	.word	0x0800c2b3
 800c1dc:	6833      	ldr	r3, [r6, #0]
 800c1de:	1d1a      	adds	r2, r3, #4
 800c1e0:	681b      	ldr	r3, [r3, #0]
 800c1e2:	6032      	str	r2, [r6, #0]
 800c1e4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c1e8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c1ec:	2301      	movs	r3, #1
 800c1ee:	e09d      	b.n	800c32c <_printf_i+0x1e8>
 800c1f0:	6833      	ldr	r3, [r6, #0]
 800c1f2:	6820      	ldr	r0, [r4, #0]
 800c1f4:	1d19      	adds	r1, r3, #4
 800c1f6:	6031      	str	r1, [r6, #0]
 800c1f8:	0606      	lsls	r6, r0, #24
 800c1fa:	d501      	bpl.n	800c200 <_printf_i+0xbc>
 800c1fc:	681d      	ldr	r5, [r3, #0]
 800c1fe:	e003      	b.n	800c208 <_printf_i+0xc4>
 800c200:	0645      	lsls	r5, r0, #25
 800c202:	d5fb      	bpl.n	800c1fc <_printf_i+0xb8>
 800c204:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c208:	2d00      	cmp	r5, #0
 800c20a:	da03      	bge.n	800c214 <_printf_i+0xd0>
 800c20c:	232d      	movs	r3, #45	@ 0x2d
 800c20e:	426d      	negs	r5, r5
 800c210:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c214:	4859      	ldr	r0, [pc, #356]	@ (800c37c <_printf_i+0x238>)
 800c216:	230a      	movs	r3, #10
 800c218:	e011      	b.n	800c23e <_printf_i+0xfa>
 800c21a:	6821      	ldr	r1, [r4, #0]
 800c21c:	6833      	ldr	r3, [r6, #0]
 800c21e:	0608      	lsls	r0, r1, #24
 800c220:	f853 5b04 	ldr.w	r5, [r3], #4
 800c224:	d402      	bmi.n	800c22c <_printf_i+0xe8>
 800c226:	0649      	lsls	r1, r1, #25
 800c228:	bf48      	it	mi
 800c22a:	b2ad      	uxthmi	r5, r5
 800c22c:	2f6f      	cmp	r7, #111	@ 0x6f
 800c22e:	4853      	ldr	r0, [pc, #332]	@ (800c37c <_printf_i+0x238>)
 800c230:	6033      	str	r3, [r6, #0]
 800c232:	bf14      	ite	ne
 800c234:	230a      	movne	r3, #10
 800c236:	2308      	moveq	r3, #8
 800c238:	2100      	movs	r1, #0
 800c23a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c23e:	6866      	ldr	r6, [r4, #4]
 800c240:	60a6      	str	r6, [r4, #8]
 800c242:	2e00      	cmp	r6, #0
 800c244:	bfa2      	ittt	ge
 800c246:	6821      	ldrge	r1, [r4, #0]
 800c248:	f021 0104 	bicge.w	r1, r1, #4
 800c24c:	6021      	strge	r1, [r4, #0]
 800c24e:	b90d      	cbnz	r5, 800c254 <_printf_i+0x110>
 800c250:	2e00      	cmp	r6, #0
 800c252:	d04b      	beq.n	800c2ec <_printf_i+0x1a8>
 800c254:	4616      	mov	r6, r2
 800c256:	fbb5 f1f3 	udiv	r1, r5, r3
 800c25a:	fb03 5711 	mls	r7, r3, r1, r5
 800c25e:	5dc7      	ldrb	r7, [r0, r7]
 800c260:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c264:	462f      	mov	r7, r5
 800c266:	42bb      	cmp	r3, r7
 800c268:	460d      	mov	r5, r1
 800c26a:	d9f4      	bls.n	800c256 <_printf_i+0x112>
 800c26c:	2b08      	cmp	r3, #8
 800c26e:	d10b      	bne.n	800c288 <_printf_i+0x144>
 800c270:	6823      	ldr	r3, [r4, #0]
 800c272:	07df      	lsls	r7, r3, #31
 800c274:	d508      	bpl.n	800c288 <_printf_i+0x144>
 800c276:	6923      	ldr	r3, [r4, #16]
 800c278:	6861      	ldr	r1, [r4, #4]
 800c27a:	4299      	cmp	r1, r3
 800c27c:	bfde      	ittt	le
 800c27e:	2330      	movle	r3, #48	@ 0x30
 800c280:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c284:	f106 36ff 	addle.w	r6, r6, #4294967295
 800c288:	1b92      	subs	r2, r2, r6
 800c28a:	6122      	str	r2, [r4, #16]
 800c28c:	f8cd a000 	str.w	sl, [sp]
 800c290:	464b      	mov	r3, r9
 800c292:	aa03      	add	r2, sp, #12
 800c294:	4621      	mov	r1, r4
 800c296:	4640      	mov	r0, r8
 800c298:	f7ff fee6 	bl	800c068 <_printf_common>
 800c29c:	3001      	adds	r0, #1
 800c29e:	d14a      	bne.n	800c336 <_printf_i+0x1f2>
 800c2a0:	f04f 30ff 	mov.w	r0, #4294967295
 800c2a4:	b004      	add	sp, #16
 800c2a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c2aa:	6823      	ldr	r3, [r4, #0]
 800c2ac:	f043 0320 	orr.w	r3, r3, #32
 800c2b0:	6023      	str	r3, [r4, #0]
 800c2b2:	4833      	ldr	r0, [pc, #204]	@ (800c380 <_printf_i+0x23c>)
 800c2b4:	2778      	movs	r7, #120	@ 0x78
 800c2b6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c2ba:	6823      	ldr	r3, [r4, #0]
 800c2bc:	6831      	ldr	r1, [r6, #0]
 800c2be:	061f      	lsls	r7, r3, #24
 800c2c0:	f851 5b04 	ldr.w	r5, [r1], #4
 800c2c4:	d402      	bmi.n	800c2cc <_printf_i+0x188>
 800c2c6:	065f      	lsls	r7, r3, #25
 800c2c8:	bf48      	it	mi
 800c2ca:	b2ad      	uxthmi	r5, r5
 800c2cc:	6031      	str	r1, [r6, #0]
 800c2ce:	07d9      	lsls	r1, r3, #31
 800c2d0:	bf44      	itt	mi
 800c2d2:	f043 0320 	orrmi.w	r3, r3, #32
 800c2d6:	6023      	strmi	r3, [r4, #0]
 800c2d8:	b11d      	cbz	r5, 800c2e2 <_printf_i+0x19e>
 800c2da:	2310      	movs	r3, #16
 800c2dc:	e7ac      	b.n	800c238 <_printf_i+0xf4>
 800c2de:	4827      	ldr	r0, [pc, #156]	@ (800c37c <_printf_i+0x238>)
 800c2e0:	e7e9      	b.n	800c2b6 <_printf_i+0x172>
 800c2e2:	6823      	ldr	r3, [r4, #0]
 800c2e4:	f023 0320 	bic.w	r3, r3, #32
 800c2e8:	6023      	str	r3, [r4, #0]
 800c2ea:	e7f6      	b.n	800c2da <_printf_i+0x196>
 800c2ec:	4616      	mov	r6, r2
 800c2ee:	e7bd      	b.n	800c26c <_printf_i+0x128>
 800c2f0:	6833      	ldr	r3, [r6, #0]
 800c2f2:	6825      	ldr	r5, [r4, #0]
 800c2f4:	6961      	ldr	r1, [r4, #20]
 800c2f6:	1d18      	adds	r0, r3, #4
 800c2f8:	6030      	str	r0, [r6, #0]
 800c2fa:	062e      	lsls	r6, r5, #24
 800c2fc:	681b      	ldr	r3, [r3, #0]
 800c2fe:	d501      	bpl.n	800c304 <_printf_i+0x1c0>
 800c300:	6019      	str	r1, [r3, #0]
 800c302:	e002      	b.n	800c30a <_printf_i+0x1c6>
 800c304:	0668      	lsls	r0, r5, #25
 800c306:	d5fb      	bpl.n	800c300 <_printf_i+0x1bc>
 800c308:	8019      	strh	r1, [r3, #0]
 800c30a:	2300      	movs	r3, #0
 800c30c:	6123      	str	r3, [r4, #16]
 800c30e:	4616      	mov	r6, r2
 800c310:	e7bc      	b.n	800c28c <_printf_i+0x148>
 800c312:	6833      	ldr	r3, [r6, #0]
 800c314:	1d1a      	adds	r2, r3, #4
 800c316:	6032      	str	r2, [r6, #0]
 800c318:	681e      	ldr	r6, [r3, #0]
 800c31a:	6862      	ldr	r2, [r4, #4]
 800c31c:	2100      	movs	r1, #0
 800c31e:	4630      	mov	r0, r6
 800c320:	f7f3 ff66 	bl	80001f0 <memchr>
 800c324:	b108      	cbz	r0, 800c32a <_printf_i+0x1e6>
 800c326:	1b80      	subs	r0, r0, r6
 800c328:	6060      	str	r0, [r4, #4]
 800c32a:	6863      	ldr	r3, [r4, #4]
 800c32c:	6123      	str	r3, [r4, #16]
 800c32e:	2300      	movs	r3, #0
 800c330:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c334:	e7aa      	b.n	800c28c <_printf_i+0x148>
 800c336:	6923      	ldr	r3, [r4, #16]
 800c338:	4632      	mov	r2, r6
 800c33a:	4649      	mov	r1, r9
 800c33c:	4640      	mov	r0, r8
 800c33e:	47d0      	blx	sl
 800c340:	3001      	adds	r0, #1
 800c342:	d0ad      	beq.n	800c2a0 <_printf_i+0x15c>
 800c344:	6823      	ldr	r3, [r4, #0]
 800c346:	079b      	lsls	r3, r3, #30
 800c348:	d413      	bmi.n	800c372 <_printf_i+0x22e>
 800c34a:	68e0      	ldr	r0, [r4, #12]
 800c34c:	9b03      	ldr	r3, [sp, #12]
 800c34e:	4298      	cmp	r0, r3
 800c350:	bfb8      	it	lt
 800c352:	4618      	movlt	r0, r3
 800c354:	e7a6      	b.n	800c2a4 <_printf_i+0x160>
 800c356:	2301      	movs	r3, #1
 800c358:	4632      	mov	r2, r6
 800c35a:	4649      	mov	r1, r9
 800c35c:	4640      	mov	r0, r8
 800c35e:	47d0      	blx	sl
 800c360:	3001      	adds	r0, #1
 800c362:	d09d      	beq.n	800c2a0 <_printf_i+0x15c>
 800c364:	3501      	adds	r5, #1
 800c366:	68e3      	ldr	r3, [r4, #12]
 800c368:	9903      	ldr	r1, [sp, #12]
 800c36a:	1a5b      	subs	r3, r3, r1
 800c36c:	42ab      	cmp	r3, r5
 800c36e:	dcf2      	bgt.n	800c356 <_printf_i+0x212>
 800c370:	e7eb      	b.n	800c34a <_printf_i+0x206>
 800c372:	2500      	movs	r5, #0
 800c374:	f104 0619 	add.w	r6, r4, #25
 800c378:	e7f5      	b.n	800c366 <_printf_i+0x222>
 800c37a:	bf00      	nop
 800c37c:	0800f747 	.word	0x0800f747
 800c380:	0800f758 	.word	0x0800f758

0800c384 <std>:
 800c384:	2300      	movs	r3, #0
 800c386:	b510      	push	{r4, lr}
 800c388:	4604      	mov	r4, r0
 800c38a:	e9c0 3300 	strd	r3, r3, [r0]
 800c38e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c392:	6083      	str	r3, [r0, #8]
 800c394:	8181      	strh	r1, [r0, #12]
 800c396:	6643      	str	r3, [r0, #100]	@ 0x64
 800c398:	81c2      	strh	r2, [r0, #14]
 800c39a:	6183      	str	r3, [r0, #24]
 800c39c:	4619      	mov	r1, r3
 800c39e:	2208      	movs	r2, #8
 800c3a0:	305c      	adds	r0, #92	@ 0x5c
 800c3a2:	f000 fa19 	bl	800c7d8 <memset>
 800c3a6:	4b0d      	ldr	r3, [pc, #52]	@ (800c3dc <std+0x58>)
 800c3a8:	6263      	str	r3, [r4, #36]	@ 0x24
 800c3aa:	4b0d      	ldr	r3, [pc, #52]	@ (800c3e0 <std+0x5c>)
 800c3ac:	62a3      	str	r3, [r4, #40]	@ 0x28
 800c3ae:	4b0d      	ldr	r3, [pc, #52]	@ (800c3e4 <std+0x60>)
 800c3b0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800c3b2:	4b0d      	ldr	r3, [pc, #52]	@ (800c3e8 <std+0x64>)
 800c3b4:	6323      	str	r3, [r4, #48]	@ 0x30
 800c3b6:	4b0d      	ldr	r3, [pc, #52]	@ (800c3ec <std+0x68>)
 800c3b8:	6224      	str	r4, [r4, #32]
 800c3ba:	429c      	cmp	r4, r3
 800c3bc:	d006      	beq.n	800c3cc <std+0x48>
 800c3be:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800c3c2:	4294      	cmp	r4, r2
 800c3c4:	d002      	beq.n	800c3cc <std+0x48>
 800c3c6:	33d0      	adds	r3, #208	@ 0xd0
 800c3c8:	429c      	cmp	r4, r3
 800c3ca:	d105      	bne.n	800c3d8 <std+0x54>
 800c3cc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800c3d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c3d4:	f000 bad8 	b.w	800c988 <__retarget_lock_init_recursive>
 800c3d8:	bd10      	pop	{r4, pc}
 800c3da:	bf00      	nop
 800c3dc:	0800c629 	.word	0x0800c629
 800c3e0:	0800c64b 	.word	0x0800c64b
 800c3e4:	0800c683 	.word	0x0800c683
 800c3e8:	0800c6a7 	.word	0x0800c6a7
 800c3ec:	200012cc 	.word	0x200012cc

0800c3f0 <stdio_exit_handler>:
 800c3f0:	4a02      	ldr	r2, [pc, #8]	@ (800c3fc <stdio_exit_handler+0xc>)
 800c3f2:	4903      	ldr	r1, [pc, #12]	@ (800c400 <stdio_exit_handler+0x10>)
 800c3f4:	4803      	ldr	r0, [pc, #12]	@ (800c404 <stdio_exit_handler+0x14>)
 800c3f6:	f000 b869 	b.w	800c4cc <_fwalk_sglue>
 800c3fa:	bf00      	nop
 800c3fc:	20000010 	.word	0x20000010
 800c400:	0800e5c1 	.word	0x0800e5c1
 800c404:	20000020 	.word	0x20000020

0800c408 <cleanup_stdio>:
 800c408:	6841      	ldr	r1, [r0, #4]
 800c40a:	4b0c      	ldr	r3, [pc, #48]	@ (800c43c <cleanup_stdio+0x34>)
 800c40c:	4299      	cmp	r1, r3
 800c40e:	b510      	push	{r4, lr}
 800c410:	4604      	mov	r4, r0
 800c412:	d001      	beq.n	800c418 <cleanup_stdio+0x10>
 800c414:	f002 f8d4 	bl	800e5c0 <_fflush_r>
 800c418:	68a1      	ldr	r1, [r4, #8]
 800c41a:	4b09      	ldr	r3, [pc, #36]	@ (800c440 <cleanup_stdio+0x38>)
 800c41c:	4299      	cmp	r1, r3
 800c41e:	d002      	beq.n	800c426 <cleanup_stdio+0x1e>
 800c420:	4620      	mov	r0, r4
 800c422:	f002 f8cd 	bl	800e5c0 <_fflush_r>
 800c426:	68e1      	ldr	r1, [r4, #12]
 800c428:	4b06      	ldr	r3, [pc, #24]	@ (800c444 <cleanup_stdio+0x3c>)
 800c42a:	4299      	cmp	r1, r3
 800c42c:	d004      	beq.n	800c438 <cleanup_stdio+0x30>
 800c42e:	4620      	mov	r0, r4
 800c430:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c434:	f002 b8c4 	b.w	800e5c0 <_fflush_r>
 800c438:	bd10      	pop	{r4, pc}
 800c43a:	bf00      	nop
 800c43c:	200012cc 	.word	0x200012cc
 800c440:	20001334 	.word	0x20001334
 800c444:	2000139c 	.word	0x2000139c

0800c448 <global_stdio_init.part.0>:
 800c448:	b510      	push	{r4, lr}
 800c44a:	4b0b      	ldr	r3, [pc, #44]	@ (800c478 <global_stdio_init.part.0+0x30>)
 800c44c:	4c0b      	ldr	r4, [pc, #44]	@ (800c47c <global_stdio_init.part.0+0x34>)
 800c44e:	4a0c      	ldr	r2, [pc, #48]	@ (800c480 <global_stdio_init.part.0+0x38>)
 800c450:	601a      	str	r2, [r3, #0]
 800c452:	4620      	mov	r0, r4
 800c454:	2200      	movs	r2, #0
 800c456:	2104      	movs	r1, #4
 800c458:	f7ff ff94 	bl	800c384 <std>
 800c45c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800c460:	2201      	movs	r2, #1
 800c462:	2109      	movs	r1, #9
 800c464:	f7ff ff8e 	bl	800c384 <std>
 800c468:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800c46c:	2202      	movs	r2, #2
 800c46e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c472:	2112      	movs	r1, #18
 800c474:	f7ff bf86 	b.w	800c384 <std>
 800c478:	20001404 	.word	0x20001404
 800c47c:	200012cc 	.word	0x200012cc
 800c480:	0800c3f1 	.word	0x0800c3f1

0800c484 <__sfp_lock_acquire>:
 800c484:	4801      	ldr	r0, [pc, #4]	@ (800c48c <__sfp_lock_acquire+0x8>)
 800c486:	f000 ba80 	b.w	800c98a <__retarget_lock_acquire_recursive>
 800c48a:	bf00      	nop
 800c48c:	2000140d 	.word	0x2000140d

0800c490 <__sfp_lock_release>:
 800c490:	4801      	ldr	r0, [pc, #4]	@ (800c498 <__sfp_lock_release+0x8>)
 800c492:	f000 ba7b 	b.w	800c98c <__retarget_lock_release_recursive>
 800c496:	bf00      	nop
 800c498:	2000140d 	.word	0x2000140d

0800c49c <__sinit>:
 800c49c:	b510      	push	{r4, lr}
 800c49e:	4604      	mov	r4, r0
 800c4a0:	f7ff fff0 	bl	800c484 <__sfp_lock_acquire>
 800c4a4:	6a23      	ldr	r3, [r4, #32]
 800c4a6:	b11b      	cbz	r3, 800c4b0 <__sinit+0x14>
 800c4a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c4ac:	f7ff bff0 	b.w	800c490 <__sfp_lock_release>
 800c4b0:	4b04      	ldr	r3, [pc, #16]	@ (800c4c4 <__sinit+0x28>)
 800c4b2:	6223      	str	r3, [r4, #32]
 800c4b4:	4b04      	ldr	r3, [pc, #16]	@ (800c4c8 <__sinit+0x2c>)
 800c4b6:	681b      	ldr	r3, [r3, #0]
 800c4b8:	2b00      	cmp	r3, #0
 800c4ba:	d1f5      	bne.n	800c4a8 <__sinit+0xc>
 800c4bc:	f7ff ffc4 	bl	800c448 <global_stdio_init.part.0>
 800c4c0:	e7f2      	b.n	800c4a8 <__sinit+0xc>
 800c4c2:	bf00      	nop
 800c4c4:	0800c409 	.word	0x0800c409
 800c4c8:	20001404 	.word	0x20001404

0800c4cc <_fwalk_sglue>:
 800c4cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c4d0:	4607      	mov	r7, r0
 800c4d2:	4688      	mov	r8, r1
 800c4d4:	4614      	mov	r4, r2
 800c4d6:	2600      	movs	r6, #0
 800c4d8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c4dc:	f1b9 0901 	subs.w	r9, r9, #1
 800c4e0:	d505      	bpl.n	800c4ee <_fwalk_sglue+0x22>
 800c4e2:	6824      	ldr	r4, [r4, #0]
 800c4e4:	2c00      	cmp	r4, #0
 800c4e6:	d1f7      	bne.n	800c4d8 <_fwalk_sglue+0xc>
 800c4e8:	4630      	mov	r0, r6
 800c4ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c4ee:	89ab      	ldrh	r3, [r5, #12]
 800c4f0:	2b01      	cmp	r3, #1
 800c4f2:	d907      	bls.n	800c504 <_fwalk_sglue+0x38>
 800c4f4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c4f8:	3301      	adds	r3, #1
 800c4fa:	d003      	beq.n	800c504 <_fwalk_sglue+0x38>
 800c4fc:	4629      	mov	r1, r5
 800c4fe:	4638      	mov	r0, r7
 800c500:	47c0      	blx	r8
 800c502:	4306      	orrs	r6, r0
 800c504:	3568      	adds	r5, #104	@ 0x68
 800c506:	e7e9      	b.n	800c4dc <_fwalk_sglue+0x10>

0800c508 <iprintf>:
 800c508:	b40f      	push	{r0, r1, r2, r3}
 800c50a:	b507      	push	{r0, r1, r2, lr}
 800c50c:	4906      	ldr	r1, [pc, #24]	@ (800c528 <iprintf+0x20>)
 800c50e:	ab04      	add	r3, sp, #16
 800c510:	6808      	ldr	r0, [r1, #0]
 800c512:	f853 2b04 	ldr.w	r2, [r3], #4
 800c516:	6881      	ldr	r1, [r0, #8]
 800c518:	9301      	str	r3, [sp, #4]
 800c51a:	f001 feb5 	bl	800e288 <_vfiprintf_r>
 800c51e:	b003      	add	sp, #12
 800c520:	f85d eb04 	ldr.w	lr, [sp], #4
 800c524:	b004      	add	sp, #16
 800c526:	4770      	bx	lr
 800c528:	2000001c 	.word	0x2000001c

0800c52c <_puts_r>:
 800c52c:	6a03      	ldr	r3, [r0, #32]
 800c52e:	b570      	push	{r4, r5, r6, lr}
 800c530:	6884      	ldr	r4, [r0, #8]
 800c532:	4605      	mov	r5, r0
 800c534:	460e      	mov	r6, r1
 800c536:	b90b      	cbnz	r3, 800c53c <_puts_r+0x10>
 800c538:	f7ff ffb0 	bl	800c49c <__sinit>
 800c53c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c53e:	07db      	lsls	r3, r3, #31
 800c540:	d405      	bmi.n	800c54e <_puts_r+0x22>
 800c542:	89a3      	ldrh	r3, [r4, #12]
 800c544:	0598      	lsls	r0, r3, #22
 800c546:	d402      	bmi.n	800c54e <_puts_r+0x22>
 800c548:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c54a:	f000 fa1e 	bl	800c98a <__retarget_lock_acquire_recursive>
 800c54e:	89a3      	ldrh	r3, [r4, #12]
 800c550:	0719      	lsls	r1, r3, #28
 800c552:	d502      	bpl.n	800c55a <_puts_r+0x2e>
 800c554:	6923      	ldr	r3, [r4, #16]
 800c556:	2b00      	cmp	r3, #0
 800c558:	d135      	bne.n	800c5c6 <_puts_r+0x9a>
 800c55a:	4621      	mov	r1, r4
 800c55c:	4628      	mov	r0, r5
 800c55e:	f000 f8e5 	bl	800c72c <__swsetup_r>
 800c562:	b380      	cbz	r0, 800c5c6 <_puts_r+0x9a>
 800c564:	f04f 35ff 	mov.w	r5, #4294967295
 800c568:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c56a:	07da      	lsls	r2, r3, #31
 800c56c:	d405      	bmi.n	800c57a <_puts_r+0x4e>
 800c56e:	89a3      	ldrh	r3, [r4, #12]
 800c570:	059b      	lsls	r3, r3, #22
 800c572:	d402      	bmi.n	800c57a <_puts_r+0x4e>
 800c574:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c576:	f000 fa09 	bl	800c98c <__retarget_lock_release_recursive>
 800c57a:	4628      	mov	r0, r5
 800c57c:	bd70      	pop	{r4, r5, r6, pc}
 800c57e:	2b00      	cmp	r3, #0
 800c580:	da04      	bge.n	800c58c <_puts_r+0x60>
 800c582:	69a2      	ldr	r2, [r4, #24]
 800c584:	429a      	cmp	r2, r3
 800c586:	dc17      	bgt.n	800c5b8 <_puts_r+0x8c>
 800c588:	290a      	cmp	r1, #10
 800c58a:	d015      	beq.n	800c5b8 <_puts_r+0x8c>
 800c58c:	6823      	ldr	r3, [r4, #0]
 800c58e:	1c5a      	adds	r2, r3, #1
 800c590:	6022      	str	r2, [r4, #0]
 800c592:	7019      	strb	r1, [r3, #0]
 800c594:	68a3      	ldr	r3, [r4, #8]
 800c596:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800c59a:	3b01      	subs	r3, #1
 800c59c:	60a3      	str	r3, [r4, #8]
 800c59e:	2900      	cmp	r1, #0
 800c5a0:	d1ed      	bne.n	800c57e <_puts_r+0x52>
 800c5a2:	2b00      	cmp	r3, #0
 800c5a4:	da11      	bge.n	800c5ca <_puts_r+0x9e>
 800c5a6:	4622      	mov	r2, r4
 800c5a8:	210a      	movs	r1, #10
 800c5aa:	4628      	mov	r0, r5
 800c5ac:	f000 f87f 	bl	800c6ae <__swbuf_r>
 800c5b0:	3001      	adds	r0, #1
 800c5b2:	d0d7      	beq.n	800c564 <_puts_r+0x38>
 800c5b4:	250a      	movs	r5, #10
 800c5b6:	e7d7      	b.n	800c568 <_puts_r+0x3c>
 800c5b8:	4622      	mov	r2, r4
 800c5ba:	4628      	mov	r0, r5
 800c5bc:	f000 f877 	bl	800c6ae <__swbuf_r>
 800c5c0:	3001      	adds	r0, #1
 800c5c2:	d1e7      	bne.n	800c594 <_puts_r+0x68>
 800c5c4:	e7ce      	b.n	800c564 <_puts_r+0x38>
 800c5c6:	3e01      	subs	r6, #1
 800c5c8:	e7e4      	b.n	800c594 <_puts_r+0x68>
 800c5ca:	6823      	ldr	r3, [r4, #0]
 800c5cc:	1c5a      	adds	r2, r3, #1
 800c5ce:	6022      	str	r2, [r4, #0]
 800c5d0:	220a      	movs	r2, #10
 800c5d2:	701a      	strb	r2, [r3, #0]
 800c5d4:	e7ee      	b.n	800c5b4 <_puts_r+0x88>
	...

0800c5d8 <puts>:
 800c5d8:	4b02      	ldr	r3, [pc, #8]	@ (800c5e4 <puts+0xc>)
 800c5da:	4601      	mov	r1, r0
 800c5dc:	6818      	ldr	r0, [r3, #0]
 800c5de:	f7ff bfa5 	b.w	800c52c <_puts_r>
 800c5e2:	bf00      	nop
 800c5e4:	2000001c 	.word	0x2000001c

0800c5e8 <siprintf>:
 800c5e8:	b40e      	push	{r1, r2, r3}
 800c5ea:	b500      	push	{lr}
 800c5ec:	b09c      	sub	sp, #112	@ 0x70
 800c5ee:	ab1d      	add	r3, sp, #116	@ 0x74
 800c5f0:	9002      	str	r0, [sp, #8]
 800c5f2:	9006      	str	r0, [sp, #24]
 800c5f4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800c5f8:	4809      	ldr	r0, [pc, #36]	@ (800c620 <siprintf+0x38>)
 800c5fa:	9107      	str	r1, [sp, #28]
 800c5fc:	9104      	str	r1, [sp, #16]
 800c5fe:	4909      	ldr	r1, [pc, #36]	@ (800c624 <siprintf+0x3c>)
 800c600:	f853 2b04 	ldr.w	r2, [r3], #4
 800c604:	9105      	str	r1, [sp, #20]
 800c606:	6800      	ldr	r0, [r0, #0]
 800c608:	9301      	str	r3, [sp, #4]
 800c60a:	a902      	add	r1, sp, #8
 800c60c:	f001 fd16 	bl	800e03c <_svfiprintf_r>
 800c610:	9b02      	ldr	r3, [sp, #8]
 800c612:	2200      	movs	r2, #0
 800c614:	701a      	strb	r2, [r3, #0]
 800c616:	b01c      	add	sp, #112	@ 0x70
 800c618:	f85d eb04 	ldr.w	lr, [sp], #4
 800c61c:	b003      	add	sp, #12
 800c61e:	4770      	bx	lr
 800c620:	2000001c 	.word	0x2000001c
 800c624:	ffff0208 	.word	0xffff0208

0800c628 <__sread>:
 800c628:	b510      	push	{r4, lr}
 800c62a:	460c      	mov	r4, r1
 800c62c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c630:	f000 f95c 	bl	800c8ec <_read_r>
 800c634:	2800      	cmp	r0, #0
 800c636:	bfab      	itete	ge
 800c638:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800c63a:	89a3      	ldrhlt	r3, [r4, #12]
 800c63c:	181b      	addge	r3, r3, r0
 800c63e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800c642:	bfac      	ite	ge
 800c644:	6563      	strge	r3, [r4, #84]	@ 0x54
 800c646:	81a3      	strhlt	r3, [r4, #12]
 800c648:	bd10      	pop	{r4, pc}

0800c64a <__swrite>:
 800c64a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c64e:	461f      	mov	r7, r3
 800c650:	898b      	ldrh	r3, [r1, #12]
 800c652:	05db      	lsls	r3, r3, #23
 800c654:	4605      	mov	r5, r0
 800c656:	460c      	mov	r4, r1
 800c658:	4616      	mov	r6, r2
 800c65a:	d505      	bpl.n	800c668 <__swrite+0x1e>
 800c65c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c660:	2302      	movs	r3, #2
 800c662:	2200      	movs	r2, #0
 800c664:	f000 f930 	bl	800c8c8 <_lseek_r>
 800c668:	89a3      	ldrh	r3, [r4, #12]
 800c66a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c66e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c672:	81a3      	strh	r3, [r4, #12]
 800c674:	4632      	mov	r2, r6
 800c676:	463b      	mov	r3, r7
 800c678:	4628      	mov	r0, r5
 800c67a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c67e:	f000 b947 	b.w	800c910 <_write_r>

0800c682 <__sseek>:
 800c682:	b510      	push	{r4, lr}
 800c684:	460c      	mov	r4, r1
 800c686:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c68a:	f000 f91d 	bl	800c8c8 <_lseek_r>
 800c68e:	1c43      	adds	r3, r0, #1
 800c690:	89a3      	ldrh	r3, [r4, #12]
 800c692:	bf15      	itete	ne
 800c694:	6560      	strne	r0, [r4, #84]	@ 0x54
 800c696:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800c69a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800c69e:	81a3      	strheq	r3, [r4, #12]
 800c6a0:	bf18      	it	ne
 800c6a2:	81a3      	strhne	r3, [r4, #12]
 800c6a4:	bd10      	pop	{r4, pc}

0800c6a6 <__sclose>:
 800c6a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c6aa:	f000 b8fd 	b.w	800c8a8 <_close_r>

0800c6ae <__swbuf_r>:
 800c6ae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c6b0:	460e      	mov	r6, r1
 800c6b2:	4614      	mov	r4, r2
 800c6b4:	4605      	mov	r5, r0
 800c6b6:	b118      	cbz	r0, 800c6c0 <__swbuf_r+0x12>
 800c6b8:	6a03      	ldr	r3, [r0, #32]
 800c6ba:	b90b      	cbnz	r3, 800c6c0 <__swbuf_r+0x12>
 800c6bc:	f7ff feee 	bl	800c49c <__sinit>
 800c6c0:	69a3      	ldr	r3, [r4, #24]
 800c6c2:	60a3      	str	r3, [r4, #8]
 800c6c4:	89a3      	ldrh	r3, [r4, #12]
 800c6c6:	071a      	lsls	r2, r3, #28
 800c6c8:	d501      	bpl.n	800c6ce <__swbuf_r+0x20>
 800c6ca:	6923      	ldr	r3, [r4, #16]
 800c6cc:	b943      	cbnz	r3, 800c6e0 <__swbuf_r+0x32>
 800c6ce:	4621      	mov	r1, r4
 800c6d0:	4628      	mov	r0, r5
 800c6d2:	f000 f82b 	bl	800c72c <__swsetup_r>
 800c6d6:	b118      	cbz	r0, 800c6e0 <__swbuf_r+0x32>
 800c6d8:	f04f 37ff 	mov.w	r7, #4294967295
 800c6dc:	4638      	mov	r0, r7
 800c6de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c6e0:	6823      	ldr	r3, [r4, #0]
 800c6e2:	6922      	ldr	r2, [r4, #16]
 800c6e4:	1a98      	subs	r0, r3, r2
 800c6e6:	6963      	ldr	r3, [r4, #20]
 800c6e8:	b2f6      	uxtb	r6, r6
 800c6ea:	4283      	cmp	r3, r0
 800c6ec:	4637      	mov	r7, r6
 800c6ee:	dc05      	bgt.n	800c6fc <__swbuf_r+0x4e>
 800c6f0:	4621      	mov	r1, r4
 800c6f2:	4628      	mov	r0, r5
 800c6f4:	f001 ff64 	bl	800e5c0 <_fflush_r>
 800c6f8:	2800      	cmp	r0, #0
 800c6fa:	d1ed      	bne.n	800c6d8 <__swbuf_r+0x2a>
 800c6fc:	68a3      	ldr	r3, [r4, #8]
 800c6fe:	3b01      	subs	r3, #1
 800c700:	60a3      	str	r3, [r4, #8]
 800c702:	6823      	ldr	r3, [r4, #0]
 800c704:	1c5a      	adds	r2, r3, #1
 800c706:	6022      	str	r2, [r4, #0]
 800c708:	701e      	strb	r6, [r3, #0]
 800c70a:	6962      	ldr	r2, [r4, #20]
 800c70c:	1c43      	adds	r3, r0, #1
 800c70e:	429a      	cmp	r2, r3
 800c710:	d004      	beq.n	800c71c <__swbuf_r+0x6e>
 800c712:	89a3      	ldrh	r3, [r4, #12]
 800c714:	07db      	lsls	r3, r3, #31
 800c716:	d5e1      	bpl.n	800c6dc <__swbuf_r+0x2e>
 800c718:	2e0a      	cmp	r6, #10
 800c71a:	d1df      	bne.n	800c6dc <__swbuf_r+0x2e>
 800c71c:	4621      	mov	r1, r4
 800c71e:	4628      	mov	r0, r5
 800c720:	f001 ff4e 	bl	800e5c0 <_fflush_r>
 800c724:	2800      	cmp	r0, #0
 800c726:	d0d9      	beq.n	800c6dc <__swbuf_r+0x2e>
 800c728:	e7d6      	b.n	800c6d8 <__swbuf_r+0x2a>
	...

0800c72c <__swsetup_r>:
 800c72c:	b538      	push	{r3, r4, r5, lr}
 800c72e:	4b29      	ldr	r3, [pc, #164]	@ (800c7d4 <__swsetup_r+0xa8>)
 800c730:	4605      	mov	r5, r0
 800c732:	6818      	ldr	r0, [r3, #0]
 800c734:	460c      	mov	r4, r1
 800c736:	b118      	cbz	r0, 800c740 <__swsetup_r+0x14>
 800c738:	6a03      	ldr	r3, [r0, #32]
 800c73a:	b90b      	cbnz	r3, 800c740 <__swsetup_r+0x14>
 800c73c:	f7ff feae 	bl	800c49c <__sinit>
 800c740:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c744:	0719      	lsls	r1, r3, #28
 800c746:	d422      	bmi.n	800c78e <__swsetup_r+0x62>
 800c748:	06da      	lsls	r2, r3, #27
 800c74a:	d407      	bmi.n	800c75c <__swsetup_r+0x30>
 800c74c:	2209      	movs	r2, #9
 800c74e:	602a      	str	r2, [r5, #0]
 800c750:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c754:	81a3      	strh	r3, [r4, #12]
 800c756:	f04f 30ff 	mov.w	r0, #4294967295
 800c75a:	e033      	b.n	800c7c4 <__swsetup_r+0x98>
 800c75c:	0758      	lsls	r0, r3, #29
 800c75e:	d512      	bpl.n	800c786 <__swsetup_r+0x5a>
 800c760:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c762:	b141      	cbz	r1, 800c776 <__swsetup_r+0x4a>
 800c764:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c768:	4299      	cmp	r1, r3
 800c76a:	d002      	beq.n	800c772 <__swsetup_r+0x46>
 800c76c:	4628      	mov	r0, r5
 800c76e:	f000 ff87 	bl	800d680 <_free_r>
 800c772:	2300      	movs	r3, #0
 800c774:	6363      	str	r3, [r4, #52]	@ 0x34
 800c776:	89a3      	ldrh	r3, [r4, #12]
 800c778:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c77c:	81a3      	strh	r3, [r4, #12]
 800c77e:	2300      	movs	r3, #0
 800c780:	6063      	str	r3, [r4, #4]
 800c782:	6923      	ldr	r3, [r4, #16]
 800c784:	6023      	str	r3, [r4, #0]
 800c786:	89a3      	ldrh	r3, [r4, #12]
 800c788:	f043 0308 	orr.w	r3, r3, #8
 800c78c:	81a3      	strh	r3, [r4, #12]
 800c78e:	6923      	ldr	r3, [r4, #16]
 800c790:	b94b      	cbnz	r3, 800c7a6 <__swsetup_r+0x7a>
 800c792:	89a3      	ldrh	r3, [r4, #12]
 800c794:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c798:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c79c:	d003      	beq.n	800c7a6 <__swsetup_r+0x7a>
 800c79e:	4621      	mov	r1, r4
 800c7a0:	4628      	mov	r0, r5
 800c7a2:	f001 ff6d 	bl	800e680 <__smakebuf_r>
 800c7a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c7aa:	f013 0201 	ands.w	r2, r3, #1
 800c7ae:	d00a      	beq.n	800c7c6 <__swsetup_r+0x9a>
 800c7b0:	2200      	movs	r2, #0
 800c7b2:	60a2      	str	r2, [r4, #8]
 800c7b4:	6962      	ldr	r2, [r4, #20]
 800c7b6:	4252      	negs	r2, r2
 800c7b8:	61a2      	str	r2, [r4, #24]
 800c7ba:	6922      	ldr	r2, [r4, #16]
 800c7bc:	b942      	cbnz	r2, 800c7d0 <__swsetup_r+0xa4>
 800c7be:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c7c2:	d1c5      	bne.n	800c750 <__swsetup_r+0x24>
 800c7c4:	bd38      	pop	{r3, r4, r5, pc}
 800c7c6:	0799      	lsls	r1, r3, #30
 800c7c8:	bf58      	it	pl
 800c7ca:	6962      	ldrpl	r2, [r4, #20]
 800c7cc:	60a2      	str	r2, [r4, #8]
 800c7ce:	e7f4      	b.n	800c7ba <__swsetup_r+0x8e>
 800c7d0:	2000      	movs	r0, #0
 800c7d2:	e7f7      	b.n	800c7c4 <__swsetup_r+0x98>
 800c7d4:	2000001c 	.word	0x2000001c

0800c7d8 <memset>:
 800c7d8:	4402      	add	r2, r0
 800c7da:	4603      	mov	r3, r0
 800c7dc:	4293      	cmp	r3, r2
 800c7de:	d100      	bne.n	800c7e2 <memset+0xa>
 800c7e0:	4770      	bx	lr
 800c7e2:	f803 1b01 	strb.w	r1, [r3], #1
 800c7e6:	e7f9      	b.n	800c7dc <memset+0x4>

0800c7e8 <strtok>:
 800c7e8:	4b16      	ldr	r3, [pc, #88]	@ (800c844 <strtok+0x5c>)
 800c7ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c7ee:	681f      	ldr	r7, [r3, #0]
 800c7f0:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 800c7f2:	4605      	mov	r5, r0
 800c7f4:	460e      	mov	r6, r1
 800c7f6:	b9ec      	cbnz	r4, 800c834 <strtok+0x4c>
 800c7f8:	2050      	movs	r0, #80	@ 0x50
 800c7fa:	f000 ff8b 	bl	800d714 <malloc>
 800c7fe:	4602      	mov	r2, r0
 800c800:	6478      	str	r0, [r7, #68]	@ 0x44
 800c802:	b920      	cbnz	r0, 800c80e <strtok+0x26>
 800c804:	4b10      	ldr	r3, [pc, #64]	@ (800c848 <strtok+0x60>)
 800c806:	4811      	ldr	r0, [pc, #68]	@ (800c84c <strtok+0x64>)
 800c808:	215b      	movs	r1, #91	@ 0x5b
 800c80a:	f000 f8cf 	bl	800c9ac <__assert_func>
 800c80e:	e9c0 4400 	strd	r4, r4, [r0]
 800c812:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800c816:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800c81a:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 800c81e:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 800c822:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 800c826:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 800c82a:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 800c82e:	6184      	str	r4, [r0, #24]
 800c830:	7704      	strb	r4, [r0, #28]
 800c832:	6244      	str	r4, [r0, #36]	@ 0x24
 800c834:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c836:	4631      	mov	r1, r6
 800c838:	4628      	mov	r0, r5
 800c83a:	2301      	movs	r3, #1
 800c83c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c840:	f000 b806 	b.w	800c850 <__strtok_r>
 800c844:	2000001c 	.word	0x2000001c
 800c848:	0800f769 	.word	0x0800f769
 800c84c:	0800f780 	.word	0x0800f780

0800c850 <__strtok_r>:
 800c850:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c852:	4604      	mov	r4, r0
 800c854:	b908      	cbnz	r0, 800c85a <__strtok_r+0xa>
 800c856:	6814      	ldr	r4, [r2, #0]
 800c858:	b144      	cbz	r4, 800c86c <__strtok_r+0x1c>
 800c85a:	4620      	mov	r0, r4
 800c85c:	f814 5b01 	ldrb.w	r5, [r4], #1
 800c860:	460f      	mov	r7, r1
 800c862:	f817 6b01 	ldrb.w	r6, [r7], #1
 800c866:	b91e      	cbnz	r6, 800c870 <__strtok_r+0x20>
 800c868:	b965      	cbnz	r5, 800c884 <__strtok_r+0x34>
 800c86a:	6015      	str	r5, [r2, #0]
 800c86c:	2000      	movs	r0, #0
 800c86e:	e005      	b.n	800c87c <__strtok_r+0x2c>
 800c870:	42b5      	cmp	r5, r6
 800c872:	d1f6      	bne.n	800c862 <__strtok_r+0x12>
 800c874:	2b00      	cmp	r3, #0
 800c876:	d1f0      	bne.n	800c85a <__strtok_r+0xa>
 800c878:	6014      	str	r4, [r2, #0]
 800c87a:	7003      	strb	r3, [r0, #0]
 800c87c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c87e:	461c      	mov	r4, r3
 800c880:	e00c      	b.n	800c89c <__strtok_r+0x4c>
 800c882:	b915      	cbnz	r5, 800c88a <__strtok_r+0x3a>
 800c884:	f814 3b01 	ldrb.w	r3, [r4], #1
 800c888:	460e      	mov	r6, r1
 800c88a:	f816 5b01 	ldrb.w	r5, [r6], #1
 800c88e:	42ab      	cmp	r3, r5
 800c890:	d1f7      	bne.n	800c882 <__strtok_r+0x32>
 800c892:	2b00      	cmp	r3, #0
 800c894:	d0f3      	beq.n	800c87e <__strtok_r+0x2e>
 800c896:	2300      	movs	r3, #0
 800c898:	f804 3c01 	strb.w	r3, [r4, #-1]
 800c89c:	6014      	str	r4, [r2, #0]
 800c89e:	e7ed      	b.n	800c87c <__strtok_r+0x2c>

0800c8a0 <_localeconv_r>:
 800c8a0:	4800      	ldr	r0, [pc, #0]	@ (800c8a4 <_localeconv_r+0x4>)
 800c8a2:	4770      	bx	lr
 800c8a4:	2000015c 	.word	0x2000015c

0800c8a8 <_close_r>:
 800c8a8:	b538      	push	{r3, r4, r5, lr}
 800c8aa:	4d06      	ldr	r5, [pc, #24]	@ (800c8c4 <_close_r+0x1c>)
 800c8ac:	2300      	movs	r3, #0
 800c8ae:	4604      	mov	r4, r0
 800c8b0:	4608      	mov	r0, r1
 800c8b2:	602b      	str	r3, [r5, #0]
 800c8b4:	f7f8 ffce 	bl	8005854 <_close>
 800c8b8:	1c43      	adds	r3, r0, #1
 800c8ba:	d102      	bne.n	800c8c2 <_close_r+0x1a>
 800c8bc:	682b      	ldr	r3, [r5, #0]
 800c8be:	b103      	cbz	r3, 800c8c2 <_close_r+0x1a>
 800c8c0:	6023      	str	r3, [r4, #0]
 800c8c2:	bd38      	pop	{r3, r4, r5, pc}
 800c8c4:	20001408 	.word	0x20001408

0800c8c8 <_lseek_r>:
 800c8c8:	b538      	push	{r3, r4, r5, lr}
 800c8ca:	4d07      	ldr	r5, [pc, #28]	@ (800c8e8 <_lseek_r+0x20>)
 800c8cc:	4604      	mov	r4, r0
 800c8ce:	4608      	mov	r0, r1
 800c8d0:	4611      	mov	r1, r2
 800c8d2:	2200      	movs	r2, #0
 800c8d4:	602a      	str	r2, [r5, #0]
 800c8d6:	461a      	mov	r2, r3
 800c8d8:	f7f8 ffe3 	bl	80058a2 <_lseek>
 800c8dc:	1c43      	adds	r3, r0, #1
 800c8de:	d102      	bne.n	800c8e6 <_lseek_r+0x1e>
 800c8e0:	682b      	ldr	r3, [r5, #0]
 800c8e2:	b103      	cbz	r3, 800c8e6 <_lseek_r+0x1e>
 800c8e4:	6023      	str	r3, [r4, #0]
 800c8e6:	bd38      	pop	{r3, r4, r5, pc}
 800c8e8:	20001408 	.word	0x20001408

0800c8ec <_read_r>:
 800c8ec:	b538      	push	{r3, r4, r5, lr}
 800c8ee:	4d07      	ldr	r5, [pc, #28]	@ (800c90c <_read_r+0x20>)
 800c8f0:	4604      	mov	r4, r0
 800c8f2:	4608      	mov	r0, r1
 800c8f4:	4611      	mov	r1, r2
 800c8f6:	2200      	movs	r2, #0
 800c8f8:	602a      	str	r2, [r5, #0]
 800c8fa:	461a      	mov	r2, r3
 800c8fc:	f7f8 ff71 	bl	80057e2 <_read>
 800c900:	1c43      	adds	r3, r0, #1
 800c902:	d102      	bne.n	800c90a <_read_r+0x1e>
 800c904:	682b      	ldr	r3, [r5, #0]
 800c906:	b103      	cbz	r3, 800c90a <_read_r+0x1e>
 800c908:	6023      	str	r3, [r4, #0]
 800c90a:	bd38      	pop	{r3, r4, r5, pc}
 800c90c:	20001408 	.word	0x20001408

0800c910 <_write_r>:
 800c910:	b538      	push	{r3, r4, r5, lr}
 800c912:	4d07      	ldr	r5, [pc, #28]	@ (800c930 <_write_r+0x20>)
 800c914:	4604      	mov	r4, r0
 800c916:	4608      	mov	r0, r1
 800c918:	4611      	mov	r1, r2
 800c91a:	2200      	movs	r2, #0
 800c91c:	602a      	str	r2, [r5, #0]
 800c91e:	461a      	mov	r2, r3
 800c920:	f7f8 ff7c 	bl	800581c <_write>
 800c924:	1c43      	adds	r3, r0, #1
 800c926:	d102      	bne.n	800c92e <_write_r+0x1e>
 800c928:	682b      	ldr	r3, [r5, #0]
 800c92a:	b103      	cbz	r3, 800c92e <_write_r+0x1e>
 800c92c:	6023      	str	r3, [r4, #0]
 800c92e:	bd38      	pop	{r3, r4, r5, pc}
 800c930:	20001408 	.word	0x20001408

0800c934 <__errno>:
 800c934:	4b01      	ldr	r3, [pc, #4]	@ (800c93c <__errno+0x8>)
 800c936:	6818      	ldr	r0, [r3, #0]
 800c938:	4770      	bx	lr
 800c93a:	bf00      	nop
 800c93c:	2000001c 	.word	0x2000001c

0800c940 <__libc_init_array>:
 800c940:	b570      	push	{r4, r5, r6, lr}
 800c942:	4d0d      	ldr	r5, [pc, #52]	@ (800c978 <__libc_init_array+0x38>)
 800c944:	4c0d      	ldr	r4, [pc, #52]	@ (800c97c <__libc_init_array+0x3c>)
 800c946:	1b64      	subs	r4, r4, r5
 800c948:	10a4      	asrs	r4, r4, #2
 800c94a:	2600      	movs	r6, #0
 800c94c:	42a6      	cmp	r6, r4
 800c94e:	d109      	bne.n	800c964 <__libc_init_array+0x24>
 800c950:	4d0b      	ldr	r5, [pc, #44]	@ (800c980 <__libc_init_array+0x40>)
 800c952:	4c0c      	ldr	r4, [pc, #48]	@ (800c984 <__libc_init_array+0x44>)
 800c954:	f001 ffd0 	bl	800e8f8 <_init>
 800c958:	1b64      	subs	r4, r4, r5
 800c95a:	10a4      	asrs	r4, r4, #2
 800c95c:	2600      	movs	r6, #0
 800c95e:	42a6      	cmp	r6, r4
 800c960:	d105      	bne.n	800c96e <__libc_init_array+0x2e>
 800c962:	bd70      	pop	{r4, r5, r6, pc}
 800c964:	f855 3b04 	ldr.w	r3, [r5], #4
 800c968:	4798      	blx	r3
 800c96a:	3601      	adds	r6, #1
 800c96c:	e7ee      	b.n	800c94c <__libc_init_array+0xc>
 800c96e:	f855 3b04 	ldr.w	r3, [r5], #4
 800c972:	4798      	blx	r3
 800c974:	3601      	adds	r6, #1
 800c976:	e7f2      	b.n	800c95e <__libc_init_array+0x1e>
 800c978:	0800fa0c 	.word	0x0800fa0c
 800c97c:	0800fa0c 	.word	0x0800fa0c
 800c980:	0800fa0c 	.word	0x0800fa0c
 800c984:	0800fa10 	.word	0x0800fa10

0800c988 <__retarget_lock_init_recursive>:
 800c988:	4770      	bx	lr

0800c98a <__retarget_lock_acquire_recursive>:
 800c98a:	4770      	bx	lr

0800c98c <__retarget_lock_release_recursive>:
 800c98c:	4770      	bx	lr

0800c98e <memcpy>:
 800c98e:	440a      	add	r2, r1
 800c990:	4291      	cmp	r1, r2
 800c992:	f100 33ff 	add.w	r3, r0, #4294967295
 800c996:	d100      	bne.n	800c99a <memcpy+0xc>
 800c998:	4770      	bx	lr
 800c99a:	b510      	push	{r4, lr}
 800c99c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c9a0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c9a4:	4291      	cmp	r1, r2
 800c9a6:	d1f9      	bne.n	800c99c <memcpy+0xe>
 800c9a8:	bd10      	pop	{r4, pc}
	...

0800c9ac <__assert_func>:
 800c9ac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c9ae:	4614      	mov	r4, r2
 800c9b0:	461a      	mov	r2, r3
 800c9b2:	4b09      	ldr	r3, [pc, #36]	@ (800c9d8 <__assert_func+0x2c>)
 800c9b4:	681b      	ldr	r3, [r3, #0]
 800c9b6:	4605      	mov	r5, r0
 800c9b8:	68d8      	ldr	r0, [r3, #12]
 800c9ba:	b954      	cbnz	r4, 800c9d2 <__assert_func+0x26>
 800c9bc:	4b07      	ldr	r3, [pc, #28]	@ (800c9dc <__assert_func+0x30>)
 800c9be:	461c      	mov	r4, r3
 800c9c0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c9c4:	9100      	str	r1, [sp, #0]
 800c9c6:	462b      	mov	r3, r5
 800c9c8:	4905      	ldr	r1, [pc, #20]	@ (800c9e0 <__assert_func+0x34>)
 800c9ca:	f001 fe21 	bl	800e610 <fiprintf>
 800c9ce:	f001 fedf 	bl	800e790 <abort>
 800c9d2:	4b04      	ldr	r3, [pc, #16]	@ (800c9e4 <__assert_func+0x38>)
 800c9d4:	e7f4      	b.n	800c9c0 <__assert_func+0x14>
 800c9d6:	bf00      	nop
 800c9d8:	2000001c 	.word	0x2000001c
 800c9dc:	0800f815 	.word	0x0800f815
 800c9e0:	0800f7e7 	.word	0x0800f7e7
 800c9e4:	0800f7da 	.word	0x0800f7da

0800c9e8 <quorem>:
 800c9e8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c9ec:	6903      	ldr	r3, [r0, #16]
 800c9ee:	690c      	ldr	r4, [r1, #16]
 800c9f0:	42a3      	cmp	r3, r4
 800c9f2:	4607      	mov	r7, r0
 800c9f4:	db7e      	blt.n	800caf4 <quorem+0x10c>
 800c9f6:	3c01      	subs	r4, #1
 800c9f8:	f101 0814 	add.w	r8, r1, #20
 800c9fc:	00a3      	lsls	r3, r4, #2
 800c9fe:	f100 0514 	add.w	r5, r0, #20
 800ca02:	9300      	str	r3, [sp, #0]
 800ca04:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ca08:	9301      	str	r3, [sp, #4]
 800ca0a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800ca0e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ca12:	3301      	adds	r3, #1
 800ca14:	429a      	cmp	r2, r3
 800ca16:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ca1a:	fbb2 f6f3 	udiv	r6, r2, r3
 800ca1e:	d32e      	bcc.n	800ca7e <quorem+0x96>
 800ca20:	f04f 0a00 	mov.w	sl, #0
 800ca24:	46c4      	mov	ip, r8
 800ca26:	46ae      	mov	lr, r5
 800ca28:	46d3      	mov	fp, sl
 800ca2a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800ca2e:	b298      	uxth	r0, r3
 800ca30:	fb06 a000 	mla	r0, r6, r0, sl
 800ca34:	0c02      	lsrs	r2, r0, #16
 800ca36:	0c1b      	lsrs	r3, r3, #16
 800ca38:	fb06 2303 	mla	r3, r6, r3, r2
 800ca3c:	f8de 2000 	ldr.w	r2, [lr]
 800ca40:	b280      	uxth	r0, r0
 800ca42:	b292      	uxth	r2, r2
 800ca44:	1a12      	subs	r2, r2, r0
 800ca46:	445a      	add	r2, fp
 800ca48:	f8de 0000 	ldr.w	r0, [lr]
 800ca4c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ca50:	b29b      	uxth	r3, r3
 800ca52:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800ca56:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800ca5a:	b292      	uxth	r2, r2
 800ca5c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800ca60:	45e1      	cmp	r9, ip
 800ca62:	f84e 2b04 	str.w	r2, [lr], #4
 800ca66:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800ca6a:	d2de      	bcs.n	800ca2a <quorem+0x42>
 800ca6c:	9b00      	ldr	r3, [sp, #0]
 800ca6e:	58eb      	ldr	r3, [r5, r3]
 800ca70:	b92b      	cbnz	r3, 800ca7e <quorem+0x96>
 800ca72:	9b01      	ldr	r3, [sp, #4]
 800ca74:	3b04      	subs	r3, #4
 800ca76:	429d      	cmp	r5, r3
 800ca78:	461a      	mov	r2, r3
 800ca7a:	d32f      	bcc.n	800cadc <quorem+0xf4>
 800ca7c:	613c      	str	r4, [r7, #16]
 800ca7e:	4638      	mov	r0, r7
 800ca80:	f001 f978 	bl	800dd74 <__mcmp>
 800ca84:	2800      	cmp	r0, #0
 800ca86:	db25      	blt.n	800cad4 <quorem+0xec>
 800ca88:	4629      	mov	r1, r5
 800ca8a:	2000      	movs	r0, #0
 800ca8c:	f858 2b04 	ldr.w	r2, [r8], #4
 800ca90:	f8d1 c000 	ldr.w	ip, [r1]
 800ca94:	fa1f fe82 	uxth.w	lr, r2
 800ca98:	fa1f f38c 	uxth.w	r3, ip
 800ca9c:	eba3 030e 	sub.w	r3, r3, lr
 800caa0:	4403      	add	r3, r0
 800caa2:	0c12      	lsrs	r2, r2, #16
 800caa4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800caa8:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800caac:	b29b      	uxth	r3, r3
 800caae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cab2:	45c1      	cmp	r9, r8
 800cab4:	f841 3b04 	str.w	r3, [r1], #4
 800cab8:	ea4f 4022 	mov.w	r0, r2, asr #16
 800cabc:	d2e6      	bcs.n	800ca8c <quorem+0xa4>
 800cabe:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800cac2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800cac6:	b922      	cbnz	r2, 800cad2 <quorem+0xea>
 800cac8:	3b04      	subs	r3, #4
 800caca:	429d      	cmp	r5, r3
 800cacc:	461a      	mov	r2, r3
 800cace:	d30b      	bcc.n	800cae8 <quorem+0x100>
 800cad0:	613c      	str	r4, [r7, #16]
 800cad2:	3601      	adds	r6, #1
 800cad4:	4630      	mov	r0, r6
 800cad6:	b003      	add	sp, #12
 800cad8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cadc:	6812      	ldr	r2, [r2, #0]
 800cade:	3b04      	subs	r3, #4
 800cae0:	2a00      	cmp	r2, #0
 800cae2:	d1cb      	bne.n	800ca7c <quorem+0x94>
 800cae4:	3c01      	subs	r4, #1
 800cae6:	e7c6      	b.n	800ca76 <quorem+0x8e>
 800cae8:	6812      	ldr	r2, [r2, #0]
 800caea:	3b04      	subs	r3, #4
 800caec:	2a00      	cmp	r2, #0
 800caee:	d1ef      	bne.n	800cad0 <quorem+0xe8>
 800caf0:	3c01      	subs	r4, #1
 800caf2:	e7ea      	b.n	800caca <quorem+0xe2>
 800caf4:	2000      	movs	r0, #0
 800caf6:	e7ee      	b.n	800cad6 <quorem+0xee>

0800caf8 <_dtoa_r>:
 800caf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cafc:	69c7      	ldr	r7, [r0, #28]
 800cafe:	b099      	sub	sp, #100	@ 0x64
 800cb00:	ed8d 0b02 	vstr	d0, [sp, #8]
 800cb04:	ec55 4b10 	vmov	r4, r5, d0
 800cb08:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800cb0a:	9109      	str	r1, [sp, #36]	@ 0x24
 800cb0c:	4683      	mov	fp, r0
 800cb0e:	920e      	str	r2, [sp, #56]	@ 0x38
 800cb10:	9313      	str	r3, [sp, #76]	@ 0x4c
 800cb12:	b97f      	cbnz	r7, 800cb34 <_dtoa_r+0x3c>
 800cb14:	2010      	movs	r0, #16
 800cb16:	f000 fdfd 	bl	800d714 <malloc>
 800cb1a:	4602      	mov	r2, r0
 800cb1c:	f8cb 001c 	str.w	r0, [fp, #28]
 800cb20:	b920      	cbnz	r0, 800cb2c <_dtoa_r+0x34>
 800cb22:	4ba7      	ldr	r3, [pc, #668]	@ (800cdc0 <_dtoa_r+0x2c8>)
 800cb24:	21ef      	movs	r1, #239	@ 0xef
 800cb26:	48a7      	ldr	r0, [pc, #668]	@ (800cdc4 <_dtoa_r+0x2cc>)
 800cb28:	f7ff ff40 	bl	800c9ac <__assert_func>
 800cb2c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800cb30:	6007      	str	r7, [r0, #0]
 800cb32:	60c7      	str	r7, [r0, #12]
 800cb34:	f8db 301c 	ldr.w	r3, [fp, #28]
 800cb38:	6819      	ldr	r1, [r3, #0]
 800cb3a:	b159      	cbz	r1, 800cb54 <_dtoa_r+0x5c>
 800cb3c:	685a      	ldr	r2, [r3, #4]
 800cb3e:	604a      	str	r2, [r1, #4]
 800cb40:	2301      	movs	r3, #1
 800cb42:	4093      	lsls	r3, r2
 800cb44:	608b      	str	r3, [r1, #8]
 800cb46:	4658      	mov	r0, fp
 800cb48:	f000 feda 	bl	800d900 <_Bfree>
 800cb4c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800cb50:	2200      	movs	r2, #0
 800cb52:	601a      	str	r2, [r3, #0]
 800cb54:	1e2b      	subs	r3, r5, #0
 800cb56:	bfb9      	ittee	lt
 800cb58:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800cb5c:	9303      	strlt	r3, [sp, #12]
 800cb5e:	2300      	movge	r3, #0
 800cb60:	6033      	strge	r3, [r6, #0]
 800cb62:	9f03      	ldr	r7, [sp, #12]
 800cb64:	4b98      	ldr	r3, [pc, #608]	@ (800cdc8 <_dtoa_r+0x2d0>)
 800cb66:	bfbc      	itt	lt
 800cb68:	2201      	movlt	r2, #1
 800cb6a:	6032      	strlt	r2, [r6, #0]
 800cb6c:	43bb      	bics	r3, r7
 800cb6e:	d112      	bne.n	800cb96 <_dtoa_r+0x9e>
 800cb70:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800cb72:	f242 730f 	movw	r3, #9999	@ 0x270f
 800cb76:	6013      	str	r3, [r2, #0]
 800cb78:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800cb7c:	4323      	orrs	r3, r4
 800cb7e:	f000 854d 	beq.w	800d61c <_dtoa_r+0xb24>
 800cb82:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800cb84:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800cddc <_dtoa_r+0x2e4>
 800cb88:	2b00      	cmp	r3, #0
 800cb8a:	f000 854f 	beq.w	800d62c <_dtoa_r+0xb34>
 800cb8e:	f10a 0303 	add.w	r3, sl, #3
 800cb92:	f000 bd49 	b.w	800d628 <_dtoa_r+0xb30>
 800cb96:	ed9d 7b02 	vldr	d7, [sp, #8]
 800cb9a:	2200      	movs	r2, #0
 800cb9c:	ec51 0b17 	vmov	r0, r1, d7
 800cba0:	2300      	movs	r3, #0
 800cba2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800cba6:	f7f3 ff9f 	bl	8000ae8 <__aeabi_dcmpeq>
 800cbaa:	4680      	mov	r8, r0
 800cbac:	b158      	cbz	r0, 800cbc6 <_dtoa_r+0xce>
 800cbae:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800cbb0:	2301      	movs	r3, #1
 800cbb2:	6013      	str	r3, [r2, #0]
 800cbb4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800cbb6:	b113      	cbz	r3, 800cbbe <_dtoa_r+0xc6>
 800cbb8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800cbba:	4b84      	ldr	r3, [pc, #528]	@ (800cdcc <_dtoa_r+0x2d4>)
 800cbbc:	6013      	str	r3, [r2, #0]
 800cbbe:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800cde0 <_dtoa_r+0x2e8>
 800cbc2:	f000 bd33 	b.w	800d62c <_dtoa_r+0xb34>
 800cbc6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800cbca:	aa16      	add	r2, sp, #88	@ 0x58
 800cbcc:	a917      	add	r1, sp, #92	@ 0x5c
 800cbce:	4658      	mov	r0, fp
 800cbd0:	f001 f980 	bl	800ded4 <__d2b>
 800cbd4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800cbd8:	4681      	mov	r9, r0
 800cbda:	2e00      	cmp	r6, #0
 800cbdc:	d077      	beq.n	800ccce <_dtoa_r+0x1d6>
 800cbde:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cbe0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800cbe4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cbe8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cbec:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800cbf0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800cbf4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800cbf8:	4619      	mov	r1, r3
 800cbfa:	2200      	movs	r2, #0
 800cbfc:	4b74      	ldr	r3, [pc, #464]	@ (800cdd0 <_dtoa_r+0x2d8>)
 800cbfe:	f7f3 fb53 	bl	80002a8 <__aeabi_dsub>
 800cc02:	a369      	add	r3, pc, #420	@ (adr r3, 800cda8 <_dtoa_r+0x2b0>)
 800cc04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc08:	f7f3 fd06 	bl	8000618 <__aeabi_dmul>
 800cc0c:	a368      	add	r3, pc, #416	@ (adr r3, 800cdb0 <_dtoa_r+0x2b8>)
 800cc0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc12:	f7f3 fb4b 	bl	80002ac <__adddf3>
 800cc16:	4604      	mov	r4, r0
 800cc18:	4630      	mov	r0, r6
 800cc1a:	460d      	mov	r5, r1
 800cc1c:	f7f3 fc92 	bl	8000544 <__aeabi_i2d>
 800cc20:	a365      	add	r3, pc, #404	@ (adr r3, 800cdb8 <_dtoa_r+0x2c0>)
 800cc22:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc26:	f7f3 fcf7 	bl	8000618 <__aeabi_dmul>
 800cc2a:	4602      	mov	r2, r0
 800cc2c:	460b      	mov	r3, r1
 800cc2e:	4620      	mov	r0, r4
 800cc30:	4629      	mov	r1, r5
 800cc32:	f7f3 fb3b 	bl	80002ac <__adddf3>
 800cc36:	4604      	mov	r4, r0
 800cc38:	460d      	mov	r5, r1
 800cc3a:	f7f3 ff9d 	bl	8000b78 <__aeabi_d2iz>
 800cc3e:	2200      	movs	r2, #0
 800cc40:	4607      	mov	r7, r0
 800cc42:	2300      	movs	r3, #0
 800cc44:	4620      	mov	r0, r4
 800cc46:	4629      	mov	r1, r5
 800cc48:	f7f3 ff58 	bl	8000afc <__aeabi_dcmplt>
 800cc4c:	b140      	cbz	r0, 800cc60 <_dtoa_r+0x168>
 800cc4e:	4638      	mov	r0, r7
 800cc50:	f7f3 fc78 	bl	8000544 <__aeabi_i2d>
 800cc54:	4622      	mov	r2, r4
 800cc56:	462b      	mov	r3, r5
 800cc58:	f7f3 ff46 	bl	8000ae8 <__aeabi_dcmpeq>
 800cc5c:	b900      	cbnz	r0, 800cc60 <_dtoa_r+0x168>
 800cc5e:	3f01      	subs	r7, #1
 800cc60:	2f16      	cmp	r7, #22
 800cc62:	d851      	bhi.n	800cd08 <_dtoa_r+0x210>
 800cc64:	4b5b      	ldr	r3, [pc, #364]	@ (800cdd4 <_dtoa_r+0x2dc>)
 800cc66:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800cc6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc6e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cc72:	f7f3 ff43 	bl	8000afc <__aeabi_dcmplt>
 800cc76:	2800      	cmp	r0, #0
 800cc78:	d048      	beq.n	800cd0c <_dtoa_r+0x214>
 800cc7a:	3f01      	subs	r7, #1
 800cc7c:	2300      	movs	r3, #0
 800cc7e:	9312      	str	r3, [sp, #72]	@ 0x48
 800cc80:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800cc82:	1b9b      	subs	r3, r3, r6
 800cc84:	1e5a      	subs	r2, r3, #1
 800cc86:	bf44      	itt	mi
 800cc88:	f1c3 0801 	rsbmi	r8, r3, #1
 800cc8c:	2300      	movmi	r3, #0
 800cc8e:	9208      	str	r2, [sp, #32]
 800cc90:	bf54      	ite	pl
 800cc92:	f04f 0800 	movpl.w	r8, #0
 800cc96:	9308      	strmi	r3, [sp, #32]
 800cc98:	2f00      	cmp	r7, #0
 800cc9a:	db39      	blt.n	800cd10 <_dtoa_r+0x218>
 800cc9c:	9b08      	ldr	r3, [sp, #32]
 800cc9e:	970f      	str	r7, [sp, #60]	@ 0x3c
 800cca0:	443b      	add	r3, r7
 800cca2:	9308      	str	r3, [sp, #32]
 800cca4:	2300      	movs	r3, #0
 800cca6:	930a      	str	r3, [sp, #40]	@ 0x28
 800cca8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ccaa:	2b09      	cmp	r3, #9
 800ccac:	d864      	bhi.n	800cd78 <_dtoa_r+0x280>
 800ccae:	2b05      	cmp	r3, #5
 800ccb0:	bfc4      	itt	gt
 800ccb2:	3b04      	subgt	r3, #4
 800ccb4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800ccb6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ccb8:	f1a3 0302 	sub.w	r3, r3, #2
 800ccbc:	bfcc      	ite	gt
 800ccbe:	2400      	movgt	r4, #0
 800ccc0:	2401      	movle	r4, #1
 800ccc2:	2b03      	cmp	r3, #3
 800ccc4:	d863      	bhi.n	800cd8e <_dtoa_r+0x296>
 800ccc6:	e8df f003 	tbb	[pc, r3]
 800ccca:	372a      	.short	0x372a
 800cccc:	5535      	.short	0x5535
 800ccce:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800ccd2:	441e      	add	r6, r3
 800ccd4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800ccd8:	2b20      	cmp	r3, #32
 800ccda:	bfc1      	itttt	gt
 800ccdc:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800cce0:	409f      	lslgt	r7, r3
 800cce2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800cce6:	fa24 f303 	lsrgt.w	r3, r4, r3
 800ccea:	bfd6      	itet	le
 800ccec:	f1c3 0320 	rsble	r3, r3, #32
 800ccf0:	ea47 0003 	orrgt.w	r0, r7, r3
 800ccf4:	fa04 f003 	lslle.w	r0, r4, r3
 800ccf8:	f7f3 fc14 	bl	8000524 <__aeabi_ui2d>
 800ccfc:	2201      	movs	r2, #1
 800ccfe:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800cd02:	3e01      	subs	r6, #1
 800cd04:	9214      	str	r2, [sp, #80]	@ 0x50
 800cd06:	e777      	b.n	800cbf8 <_dtoa_r+0x100>
 800cd08:	2301      	movs	r3, #1
 800cd0a:	e7b8      	b.n	800cc7e <_dtoa_r+0x186>
 800cd0c:	9012      	str	r0, [sp, #72]	@ 0x48
 800cd0e:	e7b7      	b.n	800cc80 <_dtoa_r+0x188>
 800cd10:	427b      	negs	r3, r7
 800cd12:	930a      	str	r3, [sp, #40]	@ 0x28
 800cd14:	2300      	movs	r3, #0
 800cd16:	eba8 0807 	sub.w	r8, r8, r7
 800cd1a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800cd1c:	e7c4      	b.n	800cca8 <_dtoa_r+0x1b0>
 800cd1e:	2300      	movs	r3, #0
 800cd20:	930b      	str	r3, [sp, #44]	@ 0x2c
 800cd22:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cd24:	2b00      	cmp	r3, #0
 800cd26:	dc35      	bgt.n	800cd94 <_dtoa_r+0x29c>
 800cd28:	2301      	movs	r3, #1
 800cd2a:	9300      	str	r3, [sp, #0]
 800cd2c:	9307      	str	r3, [sp, #28]
 800cd2e:	461a      	mov	r2, r3
 800cd30:	920e      	str	r2, [sp, #56]	@ 0x38
 800cd32:	e00b      	b.n	800cd4c <_dtoa_r+0x254>
 800cd34:	2301      	movs	r3, #1
 800cd36:	e7f3      	b.n	800cd20 <_dtoa_r+0x228>
 800cd38:	2300      	movs	r3, #0
 800cd3a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800cd3c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cd3e:	18fb      	adds	r3, r7, r3
 800cd40:	9300      	str	r3, [sp, #0]
 800cd42:	3301      	adds	r3, #1
 800cd44:	2b01      	cmp	r3, #1
 800cd46:	9307      	str	r3, [sp, #28]
 800cd48:	bfb8      	it	lt
 800cd4a:	2301      	movlt	r3, #1
 800cd4c:	f8db 001c 	ldr.w	r0, [fp, #28]
 800cd50:	2100      	movs	r1, #0
 800cd52:	2204      	movs	r2, #4
 800cd54:	f102 0514 	add.w	r5, r2, #20
 800cd58:	429d      	cmp	r5, r3
 800cd5a:	d91f      	bls.n	800cd9c <_dtoa_r+0x2a4>
 800cd5c:	6041      	str	r1, [r0, #4]
 800cd5e:	4658      	mov	r0, fp
 800cd60:	f000 fd8e 	bl	800d880 <_Balloc>
 800cd64:	4682      	mov	sl, r0
 800cd66:	2800      	cmp	r0, #0
 800cd68:	d13c      	bne.n	800cde4 <_dtoa_r+0x2ec>
 800cd6a:	4b1b      	ldr	r3, [pc, #108]	@ (800cdd8 <_dtoa_r+0x2e0>)
 800cd6c:	4602      	mov	r2, r0
 800cd6e:	f240 11af 	movw	r1, #431	@ 0x1af
 800cd72:	e6d8      	b.n	800cb26 <_dtoa_r+0x2e>
 800cd74:	2301      	movs	r3, #1
 800cd76:	e7e0      	b.n	800cd3a <_dtoa_r+0x242>
 800cd78:	2401      	movs	r4, #1
 800cd7a:	2300      	movs	r3, #0
 800cd7c:	9309      	str	r3, [sp, #36]	@ 0x24
 800cd7e:	940b      	str	r4, [sp, #44]	@ 0x2c
 800cd80:	f04f 33ff 	mov.w	r3, #4294967295
 800cd84:	9300      	str	r3, [sp, #0]
 800cd86:	9307      	str	r3, [sp, #28]
 800cd88:	2200      	movs	r2, #0
 800cd8a:	2312      	movs	r3, #18
 800cd8c:	e7d0      	b.n	800cd30 <_dtoa_r+0x238>
 800cd8e:	2301      	movs	r3, #1
 800cd90:	930b      	str	r3, [sp, #44]	@ 0x2c
 800cd92:	e7f5      	b.n	800cd80 <_dtoa_r+0x288>
 800cd94:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cd96:	9300      	str	r3, [sp, #0]
 800cd98:	9307      	str	r3, [sp, #28]
 800cd9a:	e7d7      	b.n	800cd4c <_dtoa_r+0x254>
 800cd9c:	3101      	adds	r1, #1
 800cd9e:	0052      	lsls	r2, r2, #1
 800cda0:	e7d8      	b.n	800cd54 <_dtoa_r+0x25c>
 800cda2:	bf00      	nop
 800cda4:	f3af 8000 	nop.w
 800cda8:	636f4361 	.word	0x636f4361
 800cdac:	3fd287a7 	.word	0x3fd287a7
 800cdb0:	8b60c8b3 	.word	0x8b60c8b3
 800cdb4:	3fc68a28 	.word	0x3fc68a28
 800cdb8:	509f79fb 	.word	0x509f79fb
 800cdbc:	3fd34413 	.word	0x3fd34413
 800cdc0:	0800f769 	.word	0x0800f769
 800cdc4:	0800f823 	.word	0x0800f823
 800cdc8:	7ff00000 	.word	0x7ff00000
 800cdcc:	0800f746 	.word	0x0800f746
 800cdd0:	3ff80000 	.word	0x3ff80000
 800cdd4:	0800f920 	.word	0x0800f920
 800cdd8:	0800f87b 	.word	0x0800f87b
 800cddc:	0800f81f 	.word	0x0800f81f
 800cde0:	0800f745 	.word	0x0800f745
 800cde4:	f8db 301c 	ldr.w	r3, [fp, #28]
 800cde8:	6018      	str	r0, [r3, #0]
 800cdea:	9b07      	ldr	r3, [sp, #28]
 800cdec:	2b0e      	cmp	r3, #14
 800cdee:	f200 80a4 	bhi.w	800cf3a <_dtoa_r+0x442>
 800cdf2:	2c00      	cmp	r4, #0
 800cdf4:	f000 80a1 	beq.w	800cf3a <_dtoa_r+0x442>
 800cdf8:	2f00      	cmp	r7, #0
 800cdfa:	dd33      	ble.n	800ce64 <_dtoa_r+0x36c>
 800cdfc:	4bad      	ldr	r3, [pc, #692]	@ (800d0b4 <_dtoa_r+0x5bc>)
 800cdfe:	f007 020f 	and.w	r2, r7, #15
 800ce02:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ce06:	ed93 7b00 	vldr	d7, [r3]
 800ce0a:	05f8      	lsls	r0, r7, #23
 800ce0c:	ed8d 7b04 	vstr	d7, [sp, #16]
 800ce10:	ea4f 1427 	mov.w	r4, r7, asr #4
 800ce14:	d516      	bpl.n	800ce44 <_dtoa_r+0x34c>
 800ce16:	4ba8      	ldr	r3, [pc, #672]	@ (800d0b8 <_dtoa_r+0x5c0>)
 800ce18:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ce1c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ce20:	f7f3 fd24 	bl	800086c <__aeabi_ddiv>
 800ce24:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ce28:	f004 040f 	and.w	r4, r4, #15
 800ce2c:	2603      	movs	r6, #3
 800ce2e:	4da2      	ldr	r5, [pc, #648]	@ (800d0b8 <_dtoa_r+0x5c0>)
 800ce30:	b954      	cbnz	r4, 800ce48 <_dtoa_r+0x350>
 800ce32:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ce36:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ce3a:	f7f3 fd17 	bl	800086c <__aeabi_ddiv>
 800ce3e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ce42:	e028      	b.n	800ce96 <_dtoa_r+0x39e>
 800ce44:	2602      	movs	r6, #2
 800ce46:	e7f2      	b.n	800ce2e <_dtoa_r+0x336>
 800ce48:	07e1      	lsls	r1, r4, #31
 800ce4a:	d508      	bpl.n	800ce5e <_dtoa_r+0x366>
 800ce4c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ce50:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ce54:	f7f3 fbe0 	bl	8000618 <__aeabi_dmul>
 800ce58:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ce5c:	3601      	adds	r6, #1
 800ce5e:	1064      	asrs	r4, r4, #1
 800ce60:	3508      	adds	r5, #8
 800ce62:	e7e5      	b.n	800ce30 <_dtoa_r+0x338>
 800ce64:	f000 80d2 	beq.w	800d00c <_dtoa_r+0x514>
 800ce68:	427c      	negs	r4, r7
 800ce6a:	4b92      	ldr	r3, [pc, #584]	@ (800d0b4 <_dtoa_r+0x5bc>)
 800ce6c:	4d92      	ldr	r5, [pc, #584]	@ (800d0b8 <_dtoa_r+0x5c0>)
 800ce6e:	f004 020f 	and.w	r2, r4, #15
 800ce72:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ce76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce7a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ce7e:	f7f3 fbcb 	bl	8000618 <__aeabi_dmul>
 800ce82:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ce86:	1124      	asrs	r4, r4, #4
 800ce88:	2300      	movs	r3, #0
 800ce8a:	2602      	movs	r6, #2
 800ce8c:	2c00      	cmp	r4, #0
 800ce8e:	f040 80b2 	bne.w	800cff6 <_dtoa_r+0x4fe>
 800ce92:	2b00      	cmp	r3, #0
 800ce94:	d1d3      	bne.n	800ce3e <_dtoa_r+0x346>
 800ce96:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800ce98:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800ce9c:	2b00      	cmp	r3, #0
 800ce9e:	f000 80b7 	beq.w	800d010 <_dtoa_r+0x518>
 800cea2:	4b86      	ldr	r3, [pc, #536]	@ (800d0bc <_dtoa_r+0x5c4>)
 800cea4:	2200      	movs	r2, #0
 800cea6:	4620      	mov	r0, r4
 800cea8:	4629      	mov	r1, r5
 800ceaa:	f7f3 fe27 	bl	8000afc <__aeabi_dcmplt>
 800ceae:	2800      	cmp	r0, #0
 800ceb0:	f000 80ae 	beq.w	800d010 <_dtoa_r+0x518>
 800ceb4:	9b07      	ldr	r3, [sp, #28]
 800ceb6:	2b00      	cmp	r3, #0
 800ceb8:	f000 80aa 	beq.w	800d010 <_dtoa_r+0x518>
 800cebc:	9b00      	ldr	r3, [sp, #0]
 800cebe:	2b00      	cmp	r3, #0
 800cec0:	dd37      	ble.n	800cf32 <_dtoa_r+0x43a>
 800cec2:	1e7b      	subs	r3, r7, #1
 800cec4:	9304      	str	r3, [sp, #16]
 800cec6:	4620      	mov	r0, r4
 800cec8:	4b7d      	ldr	r3, [pc, #500]	@ (800d0c0 <_dtoa_r+0x5c8>)
 800ceca:	2200      	movs	r2, #0
 800cecc:	4629      	mov	r1, r5
 800cece:	f7f3 fba3 	bl	8000618 <__aeabi_dmul>
 800ced2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ced6:	9c00      	ldr	r4, [sp, #0]
 800ced8:	3601      	adds	r6, #1
 800ceda:	4630      	mov	r0, r6
 800cedc:	f7f3 fb32 	bl	8000544 <__aeabi_i2d>
 800cee0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cee4:	f7f3 fb98 	bl	8000618 <__aeabi_dmul>
 800cee8:	4b76      	ldr	r3, [pc, #472]	@ (800d0c4 <_dtoa_r+0x5cc>)
 800ceea:	2200      	movs	r2, #0
 800ceec:	f7f3 f9de 	bl	80002ac <__adddf3>
 800cef0:	4605      	mov	r5, r0
 800cef2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800cef6:	2c00      	cmp	r4, #0
 800cef8:	f040 808d 	bne.w	800d016 <_dtoa_r+0x51e>
 800cefc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cf00:	4b71      	ldr	r3, [pc, #452]	@ (800d0c8 <_dtoa_r+0x5d0>)
 800cf02:	2200      	movs	r2, #0
 800cf04:	f7f3 f9d0 	bl	80002a8 <__aeabi_dsub>
 800cf08:	4602      	mov	r2, r0
 800cf0a:	460b      	mov	r3, r1
 800cf0c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800cf10:	462a      	mov	r2, r5
 800cf12:	4633      	mov	r3, r6
 800cf14:	f7f3 fe10 	bl	8000b38 <__aeabi_dcmpgt>
 800cf18:	2800      	cmp	r0, #0
 800cf1a:	f040 828b 	bne.w	800d434 <_dtoa_r+0x93c>
 800cf1e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cf22:	462a      	mov	r2, r5
 800cf24:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800cf28:	f7f3 fde8 	bl	8000afc <__aeabi_dcmplt>
 800cf2c:	2800      	cmp	r0, #0
 800cf2e:	f040 8128 	bne.w	800d182 <_dtoa_r+0x68a>
 800cf32:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800cf36:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800cf3a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800cf3c:	2b00      	cmp	r3, #0
 800cf3e:	f2c0 815a 	blt.w	800d1f6 <_dtoa_r+0x6fe>
 800cf42:	2f0e      	cmp	r7, #14
 800cf44:	f300 8157 	bgt.w	800d1f6 <_dtoa_r+0x6fe>
 800cf48:	4b5a      	ldr	r3, [pc, #360]	@ (800d0b4 <_dtoa_r+0x5bc>)
 800cf4a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800cf4e:	ed93 7b00 	vldr	d7, [r3]
 800cf52:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cf54:	2b00      	cmp	r3, #0
 800cf56:	ed8d 7b00 	vstr	d7, [sp]
 800cf5a:	da03      	bge.n	800cf64 <_dtoa_r+0x46c>
 800cf5c:	9b07      	ldr	r3, [sp, #28]
 800cf5e:	2b00      	cmp	r3, #0
 800cf60:	f340 8101 	ble.w	800d166 <_dtoa_r+0x66e>
 800cf64:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800cf68:	4656      	mov	r6, sl
 800cf6a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cf6e:	4620      	mov	r0, r4
 800cf70:	4629      	mov	r1, r5
 800cf72:	f7f3 fc7b 	bl	800086c <__aeabi_ddiv>
 800cf76:	f7f3 fdff 	bl	8000b78 <__aeabi_d2iz>
 800cf7a:	4680      	mov	r8, r0
 800cf7c:	f7f3 fae2 	bl	8000544 <__aeabi_i2d>
 800cf80:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cf84:	f7f3 fb48 	bl	8000618 <__aeabi_dmul>
 800cf88:	4602      	mov	r2, r0
 800cf8a:	460b      	mov	r3, r1
 800cf8c:	4620      	mov	r0, r4
 800cf8e:	4629      	mov	r1, r5
 800cf90:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800cf94:	f7f3 f988 	bl	80002a8 <__aeabi_dsub>
 800cf98:	f806 4b01 	strb.w	r4, [r6], #1
 800cf9c:	9d07      	ldr	r5, [sp, #28]
 800cf9e:	eba6 040a 	sub.w	r4, r6, sl
 800cfa2:	42a5      	cmp	r5, r4
 800cfa4:	4602      	mov	r2, r0
 800cfa6:	460b      	mov	r3, r1
 800cfa8:	f040 8117 	bne.w	800d1da <_dtoa_r+0x6e2>
 800cfac:	f7f3 f97e 	bl	80002ac <__adddf3>
 800cfb0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cfb4:	4604      	mov	r4, r0
 800cfb6:	460d      	mov	r5, r1
 800cfb8:	f7f3 fdbe 	bl	8000b38 <__aeabi_dcmpgt>
 800cfbc:	2800      	cmp	r0, #0
 800cfbe:	f040 80f9 	bne.w	800d1b4 <_dtoa_r+0x6bc>
 800cfc2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cfc6:	4620      	mov	r0, r4
 800cfc8:	4629      	mov	r1, r5
 800cfca:	f7f3 fd8d 	bl	8000ae8 <__aeabi_dcmpeq>
 800cfce:	b118      	cbz	r0, 800cfd8 <_dtoa_r+0x4e0>
 800cfd0:	f018 0f01 	tst.w	r8, #1
 800cfd4:	f040 80ee 	bne.w	800d1b4 <_dtoa_r+0x6bc>
 800cfd8:	4649      	mov	r1, r9
 800cfda:	4658      	mov	r0, fp
 800cfdc:	f000 fc90 	bl	800d900 <_Bfree>
 800cfe0:	2300      	movs	r3, #0
 800cfe2:	7033      	strb	r3, [r6, #0]
 800cfe4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800cfe6:	3701      	adds	r7, #1
 800cfe8:	601f      	str	r7, [r3, #0]
 800cfea:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800cfec:	2b00      	cmp	r3, #0
 800cfee:	f000 831d 	beq.w	800d62c <_dtoa_r+0xb34>
 800cff2:	601e      	str	r6, [r3, #0]
 800cff4:	e31a      	b.n	800d62c <_dtoa_r+0xb34>
 800cff6:	07e2      	lsls	r2, r4, #31
 800cff8:	d505      	bpl.n	800d006 <_dtoa_r+0x50e>
 800cffa:	e9d5 2300 	ldrd	r2, r3, [r5]
 800cffe:	f7f3 fb0b 	bl	8000618 <__aeabi_dmul>
 800d002:	3601      	adds	r6, #1
 800d004:	2301      	movs	r3, #1
 800d006:	1064      	asrs	r4, r4, #1
 800d008:	3508      	adds	r5, #8
 800d00a:	e73f      	b.n	800ce8c <_dtoa_r+0x394>
 800d00c:	2602      	movs	r6, #2
 800d00e:	e742      	b.n	800ce96 <_dtoa_r+0x39e>
 800d010:	9c07      	ldr	r4, [sp, #28]
 800d012:	9704      	str	r7, [sp, #16]
 800d014:	e761      	b.n	800ceda <_dtoa_r+0x3e2>
 800d016:	4b27      	ldr	r3, [pc, #156]	@ (800d0b4 <_dtoa_r+0x5bc>)
 800d018:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d01a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d01e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d022:	4454      	add	r4, sl
 800d024:	2900      	cmp	r1, #0
 800d026:	d053      	beq.n	800d0d0 <_dtoa_r+0x5d8>
 800d028:	4928      	ldr	r1, [pc, #160]	@ (800d0cc <_dtoa_r+0x5d4>)
 800d02a:	2000      	movs	r0, #0
 800d02c:	f7f3 fc1e 	bl	800086c <__aeabi_ddiv>
 800d030:	4633      	mov	r3, r6
 800d032:	462a      	mov	r2, r5
 800d034:	f7f3 f938 	bl	80002a8 <__aeabi_dsub>
 800d038:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800d03c:	4656      	mov	r6, sl
 800d03e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d042:	f7f3 fd99 	bl	8000b78 <__aeabi_d2iz>
 800d046:	4605      	mov	r5, r0
 800d048:	f7f3 fa7c 	bl	8000544 <__aeabi_i2d>
 800d04c:	4602      	mov	r2, r0
 800d04e:	460b      	mov	r3, r1
 800d050:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d054:	f7f3 f928 	bl	80002a8 <__aeabi_dsub>
 800d058:	3530      	adds	r5, #48	@ 0x30
 800d05a:	4602      	mov	r2, r0
 800d05c:	460b      	mov	r3, r1
 800d05e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800d062:	f806 5b01 	strb.w	r5, [r6], #1
 800d066:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800d06a:	f7f3 fd47 	bl	8000afc <__aeabi_dcmplt>
 800d06e:	2800      	cmp	r0, #0
 800d070:	d171      	bne.n	800d156 <_dtoa_r+0x65e>
 800d072:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d076:	4911      	ldr	r1, [pc, #68]	@ (800d0bc <_dtoa_r+0x5c4>)
 800d078:	2000      	movs	r0, #0
 800d07a:	f7f3 f915 	bl	80002a8 <__aeabi_dsub>
 800d07e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800d082:	f7f3 fd3b 	bl	8000afc <__aeabi_dcmplt>
 800d086:	2800      	cmp	r0, #0
 800d088:	f040 8095 	bne.w	800d1b6 <_dtoa_r+0x6be>
 800d08c:	42a6      	cmp	r6, r4
 800d08e:	f43f af50 	beq.w	800cf32 <_dtoa_r+0x43a>
 800d092:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800d096:	4b0a      	ldr	r3, [pc, #40]	@ (800d0c0 <_dtoa_r+0x5c8>)
 800d098:	2200      	movs	r2, #0
 800d09a:	f7f3 fabd 	bl	8000618 <__aeabi_dmul>
 800d09e:	4b08      	ldr	r3, [pc, #32]	@ (800d0c0 <_dtoa_r+0x5c8>)
 800d0a0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800d0a4:	2200      	movs	r2, #0
 800d0a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d0aa:	f7f3 fab5 	bl	8000618 <__aeabi_dmul>
 800d0ae:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d0b2:	e7c4      	b.n	800d03e <_dtoa_r+0x546>
 800d0b4:	0800f920 	.word	0x0800f920
 800d0b8:	0800f8f8 	.word	0x0800f8f8
 800d0bc:	3ff00000 	.word	0x3ff00000
 800d0c0:	40240000 	.word	0x40240000
 800d0c4:	401c0000 	.word	0x401c0000
 800d0c8:	40140000 	.word	0x40140000
 800d0cc:	3fe00000 	.word	0x3fe00000
 800d0d0:	4631      	mov	r1, r6
 800d0d2:	4628      	mov	r0, r5
 800d0d4:	f7f3 faa0 	bl	8000618 <__aeabi_dmul>
 800d0d8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800d0dc:	9415      	str	r4, [sp, #84]	@ 0x54
 800d0de:	4656      	mov	r6, sl
 800d0e0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d0e4:	f7f3 fd48 	bl	8000b78 <__aeabi_d2iz>
 800d0e8:	4605      	mov	r5, r0
 800d0ea:	f7f3 fa2b 	bl	8000544 <__aeabi_i2d>
 800d0ee:	4602      	mov	r2, r0
 800d0f0:	460b      	mov	r3, r1
 800d0f2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d0f6:	f7f3 f8d7 	bl	80002a8 <__aeabi_dsub>
 800d0fa:	3530      	adds	r5, #48	@ 0x30
 800d0fc:	f806 5b01 	strb.w	r5, [r6], #1
 800d100:	4602      	mov	r2, r0
 800d102:	460b      	mov	r3, r1
 800d104:	42a6      	cmp	r6, r4
 800d106:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800d10a:	f04f 0200 	mov.w	r2, #0
 800d10e:	d124      	bne.n	800d15a <_dtoa_r+0x662>
 800d110:	4bac      	ldr	r3, [pc, #688]	@ (800d3c4 <_dtoa_r+0x8cc>)
 800d112:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800d116:	f7f3 f8c9 	bl	80002ac <__adddf3>
 800d11a:	4602      	mov	r2, r0
 800d11c:	460b      	mov	r3, r1
 800d11e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d122:	f7f3 fd09 	bl	8000b38 <__aeabi_dcmpgt>
 800d126:	2800      	cmp	r0, #0
 800d128:	d145      	bne.n	800d1b6 <_dtoa_r+0x6be>
 800d12a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800d12e:	49a5      	ldr	r1, [pc, #660]	@ (800d3c4 <_dtoa_r+0x8cc>)
 800d130:	2000      	movs	r0, #0
 800d132:	f7f3 f8b9 	bl	80002a8 <__aeabi_dsub>
 800d136:	4602      	mov	r2, r0
 800d138:	460b      	mov	r3, r1
 800d13a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d13e:	f7f3 fcdd 	bl	8000afc <__aeabi_dcmplt>
 800d142:	2800      	cmp	r0, #0
 800d144:	f43f aef5 	beq.w	800cf32 <_dtoa_r+0x43a>
 800d148:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800d14a:	1e73      	subs	r3, r6, #1
 800d14c:	9315      	str	r3, [sp, #84]	@ 0x54
 800d14e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800d152:	2b30      	cmp	r3, #48	@ 0x30
 800d154:	d0f8      	beq.n	800d148 <_dtoa_r+0x650>
 800d156:	9f04      	ldr	r7, [sp, #16]
 800d158:	e73e      	b.n	800cfd8 <_dtoa_r+0x4e0>
 800d15a:	4b9b      	ldr	r3, [pc, #620]	@ (800d3c8 <_dtoa_r+0x8d0>)
 800d15c:	f7f3 fa5c 	bl	8000618 <__aeabi_dmul>
 800d160:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d164:	e7bc      	b.n	800d0e0 <_dtoa_r+0x5e8>
 800d166:	d10c      	bne.n	800d182 <_dtoa_r+0x68a>
 800d168:	4b98      	ldr	r3, [pc, #608]	@ (800d3cc <_dtoa_r+0x8d4>)
 800d16a:	2200      	movs	r2, #0
 800d16c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d170:	f7f3 fa52 	bl	8000618 <__aeabi_dmul>
 800d174:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d178:	f7f3 fcd4 	bl	8000b24 <__aeabi_dcmpge>
 800d17c:	2800      	cmp	r0, #0
 800d17e:	f000 8157 	beq.w	800d430 <_dtoa_r+0x938>
 800d182:	2400      	movs	r4, #0
 800d184:	4625      	mov	r5, r4
 800d186:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d188:	43db      	mvns	r3, r3
 800d18a:	9304      	str	r3, [sp, #16]
 800d18c:	4656      	mov	r6, sl
 800d18e:	2700      	movs	r7, #0
 800d190:	4621      	mov	r1, r4
 800d192:	4658      	mov	r0, fp
 800d194:	f000 fbb4 	bl	800d900 <_Bfree>
 800d198:	2d00      	cmp	r5, #0
 800d19a:	d0dc      	beq.n	800d156 <_dtoa_r+0x65e>
 800d19c:	b12f      	cbz	r7, 800d1aa <_dtoa_r+0x6b2>
 800d19e:	42af      	cmp	r7, r5
 800d1a0:	d003      	beq.n	800d1aa <_dtoa_r+0x6b2>
 800d1a2:	4639      	mov	r1, r7
 800d1a4:	4658      	mov	r0, fp
 800d1a6:	f000 fbab 	bl	800d900 <_Bfree>
 800d1aa:	4629      	mov	r1, r5
 800d1ac:	4658      	mov	r0, fp
 800d1ae:	f000 fba7 	bl	800d900 <_Bfree>
 800d1b2:	e7d0      	b.n	800d156 <_dtoa_r+0x65e>
 800d1b4:	9704      	str	r7, [sp, #16]
 800d1b6:	4633      	mov	r3, r6
 800d1b8:	461e      	mov	r6, r3
 800d1ba:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d1be:	2a39      	cmp	r2, #57	@ 0x39
 800d1c0:	d107      	bne.n	800d1d2 <_dtoa_r+0x6da>
 800d1c2:	459a      	cmp	sl, r3
 800d1c4:	d1f8      	bne.n	800d1b8 <_dtoa_r+0x6c0>
 800d1c6:	9a04      	ldr	r2, [sp, #16]
 800d1c8:	3201      	adds	r2, #1
 800d1ca:	9204      	str	r2, [sp, #16]
 800d1cc:	2230      	movs	r2, #48	@ 0x30
 800d1ce:	f88a 2000 	strb.w	r2, [sl]
 800d1d2:	781a      	ldrb	r2, [r3, #0]
 800d1d4:	3201      	adds	r2, #1
 800d1d6:	701a      	strb	r2, [r3, #0]
 800d1d8:	e7bd      	b.n	800d156 <_dtoa_r+0x65e>
 800d1da:	4b7b      	ldr	r3, [pc, #492]	@ (800d3c8 <_dtoa_r+0x8d0>)
 800d1dc:	2200      	movs	r2, #0
 800d1de:	f7f3 fa1b 	bl	8000618 <__aeabi_dmul>
 800d1e2:	2200      	movs	r2, #0
 800d1e4:	2300      	movs	r3, #0
 800d1e6:	4604      	mov	r4, r0
 800d1e8:	460d      	mov	r5, r1
 800d1ea:	f7f3 fc7d 	bl	8000ae8 <__aeabi_dcmpeq>
 800d1ee:	2800      	cmp	r0, #0
 800d1f0:	f43f aebb 	beq.w	800cf6a <_dtoa_r+0x472>
 800d1f4:	e6f0      	b.n	800cfd8 <_dtoa_r+0x4e0>
 800d1f6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800d1f8:	2a00      	cmp	r2, #0
 800d1fa:	f000 80db 	beq.w	800d3b4 <_dtoa_r+0x8bc>
 800d1fe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d200:	2a01      	cmp	r2, #1
 800d202:	f300 80bf 	bgt.w	800d384 <_dtoa_r+0x88c>
 800d206:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800d208:	2a00      	cmp	r2, #0
 800d20a:	f000 80b7 	beq.w	800d37c <_dtoa_r+0x884>
 800d20e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800d212:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800d214:	4646      	mov	r6, r8
 800d216:	9a08      	ldr	r2, [sp, #32]
 800d218:	2101      	movs	r1, #1
 800d21a:	441a      	add	r2, r3
 800d21c:	4658      	mov	r0, fp
 800d21e:	4498      	add	r8, r3
 800d220:	9208      	str	r2, [sp, #32]
 800d222:	f000 fc21 	bl	800da68 <__i2b>
 800d226:	4605      	mov	r5, r0
 800d228:	b15e      	cbz	r6, 800d242 <_dtoa_r+0x74a>
 800d22a:	9b08      	ldr	r3, [sp, #32]
 800d22c:	2b00      	cmp	r3, #0
 800d22e:	dd08      	ble.n	800d242 <_dtoa_r+0x74a>
 800d230:	42b3      	cmp	r3, r6
 800d232:	9a08      	ldr	r2, [sp, #32]
 800d234:	bfa8      	it	ge
 800d236:	4633      	movge	r3, r6
 800d238:	eba8 0803 	sub.w	r8, r8, r3
 800d23c:	1af6      	subs	r6, r6, r3
 800d23e:	1ad3      	subs	r3, r2, r3
 800d240:	9308      	str	r3, [sp, #32]
 800d242:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d244:	b1f3      	cbz	r3, 800d284 <_dtoa_r+0x78c>
 800d246:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d248:	2b00      	cmp	r3, #0
 800d24a:	f000 80b7 	beq.w	800d3bc <_dtoa_r+0x8c4>
 800d24e:	b18c      	cbz	r4, 800d274 <_dtoa_r+0x77c>
 800d250:	4629      	mov	r1, r5
 800d252:	4622      	mov	r2, r4
 800d254:	4658      	mov	r0, fp
 800d256:	f000 fcc7 	bl	800dbe8 <__pow5mult>
 800d25a:	464a      	mov	r2, r9
 800d25c:	4601      	mov	r1, r0
 800d25e:	4605      	mov	r5, r0
 800d260:	4658      	mov	r0, fp
 800d262:	f000 fc17 	bl	800da94 <__multiply>
 800d266:	4649      	mov	r1, r9
 800d268:	9004      	str	r0, [sp, #16]
 800d26a:	4658      	mov	r0, fp
 800d26c:	f000 fb48 	bl	800d900 <_Bfree>
 800d270:	9b04      	ldr	r3, [sp, #16]
 800d272:	4699      	mov	r9, r3
 800d274:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d276:	1b1a      	subs	r2, r3, r4
 800d278:	d004      	beq.n	800d284 <_dtoa_r+0x78c>
 800d27a:	4649      	mov	r1, r9
 800d27c:	4658      	mov	r0, fp
 800d27e:	f000 fcb3 	bl	800dbe8 <__pow5mult>
 800d282:	4681      	mov	r9, r0
 800d284:	2101      	movs	r1, #1
 800d286:	4658      	mov	r0, fp
 800d288:	f000 fbee 	bl	800da68 <__i2b>
 800d28c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d28e:	4604      	mov	r4, r0
 800d290:	2b00      	cmp	r3, #0
 800d292:	f000 81cf 	beq.w	800d634 <_dtoa_r+0xb3c>
 800d296:	461a      	mov	r2, r3
 800d298:	4601      	mov	r1, r0
 800d29a:	4658      	mov	r0, fp
 800d29c:	f000 fca4 	bl	800dbe8 <__pow5mult>
 800d2a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d2a2:	2b01      	cmp	r3, #1
 800d2a4:	4604      	mov	r4, r0
 800d2a6:	f300 8095 	bgt.w	800d3d4 <_dtoa_r+0x8dc>
 800d2aa:	9b02      	ldr	r3, [sp, #8]
 800d2ac:	2b00      	cmp	r3, #0
 800d2ae:	f040 8087 	bne.w	800d3c0 <_dtoa_r+0x8c8>
 800d2b2:	9b03      	ldr	r3, [sp, #12]
 800d2b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d2b8:	2b00      	cmp	r3, #0
 800d2ba:	f040 8089 	bne.w	800d3d0 <_dtoa_r+0x8d8>
 800d2be:	9b03      	ldr	r3, [sp, #12]
 800d2c0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d2c4:	0d1b      	lsrs	r3, r3, #20
 800d2c6:	051b      	lsls	r3, r3, #20
 800d2c8:	b12b      	cbz	r3, 800d2d6 <_dtoa_r+0x7de>
 800d2ca:	9b08      	ldr	r3, [sp, #32]
 800d2cc:	3301      	adds	r3, #1
 800d2ce:	9308      	str	r3, [sp, #32]
 800d2d0:	f108 0801 	add.w	r8, r8, #1
 800d2d4:	2301      	movs	r3, #1
 800d2d6:	930a      	str	r3, [sp, #40]	@ 0x28
 800d2d8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d2da:	2b00      	cmp	r3, #0
 800d2dc:	f000 81b0 	beq.w	800d640 <_dtoa_r+0xb48>
 800d2e0:	6923      	ldr	r3, [r4, #16]
 800d2e2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800d2e6:	6918      	ldr	r0, [r3, #16]
 800d2e8:	f000 fb72 	bl	800d9d0 <__hi0bits>
 800d2ec:	f1c0 0020 	rsb	r0, r0, #32
 800d2f0:	9b08      	ldr	r3, [sp, #32]
 800d2f2:	4418      	add	r0, r3
 800d2f4:	f010 001f 	ands.w	r0, r0, #31
 800d2f8:	d077      	beq.n	800d3ea <_dtoa_r+0x8f2>
 800d2fa:	f1c0 0320 	rsb	r3, r0, #32
 800d2fe:	2b04      	cmp	r3, #4
 800d300:	dd6b      	ble.n	800d3da <_dtoa_r+0x8e2>
 800d302:	9b08      	ldr	r3, [sp, #32]
 800d304:	f1c0 001c 	rsb	r0, r0, #28
 800d308:	4403      	add	r3, r0
 800d30a:	4480      	add	r8, r0
 800d30c:	4406      	add	r6, r0
 800d30e:	9308      	str	r3, [sp, #32]
 800d310:	f1b8 0f00 	cmp.w	r8, #0
 800d314:	dd05      	ble.n	800d322 <_dtoa_r+0x82a>
 800d316:	4649      	mov	r1, r9
 800d318:	4642      	mov	r2, r8
 800d31a:	4658      	mov	r0, fp
 800d31c:	f000 fcbe 	bl	800dc9c <__lshift>
 800d320:	4681      	mov	r9, r0
 800d322:	9b08      	ldr	r3, [sp, #32]
 800d324:	2b00      	cmp	r3, #0
 800d326:	dd05      	ble.n	800d334 <_dtoa_r+0x83c>
 800d328:	4621      	mov	r1, r4
 800d32a:	461a      	mov	r2, r3
 800d32c:	4658      	mov	r0, fp
 800d32e:	f000 fcb5 	bl	800dc9c <__lshift>
 800d332:	4604      	mov	r4, r0
 800d334:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800d336:	2b00      	cmp	r3, #0
 800d338:	d059      	beq.n	800d3ee <_dtoa_r+0x8f6>
 800d33a:	4621      	mov	r1, r4
 800d33c:	4648      	mov	r0, r9
 800d33e:	f000 fd19 	bl	800dd74 <__mcmp>
 800d342:	2800      	cmp	r0, #0
 800d344:	da53      	bge.n	800d3ee <_dtoa_r+0x8f6>
 800d346:	1e7b      	subs	r3, r7, #1
 800d348:	9304      	str	r3, [sp, #16]
 800d34a:	4649      	mov	r1, r9
 800d34c:	2300      	movs	r3, #0
 800d34e:	220a      	movs	r2, #10
 800d350:	4658      	mov	r0, fp
 800d352:	f000 faf7 	bl	800d944 <__multadd>
 800d356:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d358:	4681      	mov	r9, r0
 800d35a:	2b00      	cmp	r3, #0
 800d35c:	f000 8172 	beq.w	800d644 <_dtoa_r+0xb4c>
 800d360:	2300      	movs	r3, #0
 800d362:	4629      	mov	r1, r5
 800d364:	220a      	movs	r2, #10
 800d366:	4658      	mov	r0, fp
 800d368:	f000 faec 	bl	800d944 <__multadd>
 800d36c:	9b00      	ldr	r3, [sp, #0]
 800d36e:	2b00      	cmp	r3, #0
 800d370:	4605      	mov	r5, r0
 800d372:	dc67      	bgt.n	800d444 <_dtoa_r+0x94c>
 800d374:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d376:	2b02      	cmp	r3, #2
 800d378:	dc41      	bgt.n	800d3fe <_dtoa_r+0x906>
 800d37a:	e063      	b.n	800d444 <_dtoa_r+0x94c>
 800d37c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800d37e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800d382:	e746      	b.n	800d212 <_dtoa_r+0x71a>
 800d384:	9b07      	ldr	r3, [sp, #28]
 800d386:	1e5c      	subs	r4, r3, #1
 800d388:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d38a:	42a3      	cmp	r3, r4
 800d38c:	bfbf      	itttt	lt
 800d38e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800d390:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800d392:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800d394:	1ae3      	sublt	r3, r4, r3
 800d396:	bfb4      	ite	lt
 800d398:	18d2      	addlt	r2, r2, r3
 800d39a:	1b1c      	subge	r4, r3, r4
 800d39c:	9b07      	ldr	r3, [sp, #28]
 800d39e:	bfbc      	itt	lt
 800d3a0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800d3a2:	2400      	movlt	r4, #0
 800d3a4:	2b00      	cmp	r3, #0
 800d3a6:	bfb5      	itete	lt
 800d3a8:	eba8 0603 	sublt.w	r6, r8, r3
 800d3ac:	9b07      	ldrge	r3, [sp, #28]
 800d3ae:	2300      	movlt	r3, #0
 800d3b0:	4646      	movge	r6, r8
 800d3b2:	e730      	b.n	800d216 <_dtoa_r+0x71e>
 800d3b4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800d3b6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800d3b8:	4646      	mov	r6, r8
 800d3ba:	e735      	b.n	800d228 <_dtoa_r+0x730>
 800d3bc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d3be:	e75c      	b.n	800d27a <_dtoa_r+0x782>
 800d3c0:	2300      	movs	r3, #0
 800d3c2:	e788      	b.n	800d2d6 <_dtoa_r+0x7de>
 800d3c4:	3fe00000 	.word	0x3fe00000
 800d3c8:	40240000 	.word	0x40240000
 800d3cc:	40140000 	.word	0x40140000
 800d3d0:	9b02      	ldr	r3, [sp, #8]
 800d3d2:	e780      	b.n	800d2d6 <_dtoa_r+0x7de>
 800d3d4:	2300      	movs	r3, #0
 800d3d6:	930a      	str	r3, [sp, #40]	@ 0x28
 800d3d8:	e782      	b.n	800d2e0 <_dtoa_r+0x7e8>
 800d3da:	d099      	beq.n	800d310 <_dtoa_r+0x818>
 800d3dc:	9a08      	ldr	r2, [sp, #32]
 800d3de:	331c      	adds	r3, #28
 800d3e0:	441a      	add	r2, r3
 800d3e2:	4498      	add	r8, r3
 800d3e4:	441e      	add	r6, r3
 800d3e6:	9208      	str	r2, [sp, #32]
 800d3e8:	e792      	b.n	800d310 <_dtoa_r+0x818>
 800d3ea:	4603      	mov	r3, r0
 800d3ec:	e7f6      	b.n	800d3dc <_dtoa_r+0x8e4>
 800d3ee:	9b07      	ldr	r3, [sp, #28]
 800d3f0:	9704      	str	r7, [sp, #16]
 800d3f2:	2b00      	cmp	r3, #0
 800d3f4:	dc20      	bgt.n	800d438 <_dtoa_r+0x940>
 800d3f6:	9300      	str	r3, [sp, #0]
 800d3f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d3fa:	2b02      	cmp	r3, #2
 800d3fc:	dd1e      	ble.n	800d43c <_dtoa_r+0x944>
 800d3fe:	9b00      	ldr	r3, [sp, #0]
 800d400:	2b00      	cmp	r3, #0
 800d402:	f47f aec0 	bne.w	800d186 <_dtoa_r+0x68e>
 800d406:	4621      	mov	r1, r4
 800d408:	2205      	movs	r2, #5
 800d40a:	4658      	mov	r0, fp
 800d40c:	f000 fa9a 	bl	800d944 <__multadd>
 800d410:	4601      	mov	r1, r0
 800d412:	4604      	mov	r4, r0
 800d414:	4648      	mov	r0, r9
 800d416:	f000 fcad 	bl	800dd74 <__mcmp>
 800d41a:	2800      	cmp	r0, #0
 800d41c:	f77f aeb3 	ble.w	800d186 <_dtoa_r+0x68e>
 800d420:	4656      	mov	r6, sl
 800d422:	2331      	movs	r3, #49	@ 0x31
 800d424:	f806 3b01 	strb.w	r3, [r6], #1
 800d428:	9b04      	ldr	r3, [sp, #16]
 800d42a:	3301      	adds	r3, #1
 800d42c:	9304      	str	r3, [sp, #16]
 800d42e:	e6ae      	b.n	800d18e <_dtoa_r+0x696>
 800d430:	9c07      	ldr	r4, [sp, #28]
 800d432:	9704      	str	r7, [sp, #16]
 800d434:	4625      	mov	r5, r4
 800d436:	e7f3      	b.n	800d420 <_dtoa_r+0x928>
 800d438:	9b07      	ldr	r3, [sp, #28]
 800d43a:	9300      	str	r3, [sp, #0]
 800d43c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d43e:	2b00      	cmp	r3, #0
 800d440:	f000 8104 	beq.w	800d64c <_dtoa_r+0xb54>
 800d444:	2e00      	cmp	r6, #0
 800d446:	dd05      	ble.n	800d454 <_dtoa_r+0x95c>
 800d448:	4629      	mov	r1, r5
 800d44a:	4632      	mov	r2, r6
 800d44c:	4658      	mov	r0, fp
 800d44e:	f000 fc25 	bl	800dc9c <__lshift>
 800d452:	4605      	mov	r5, r0
 800d454:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d456:	2b00      	cmp	r3, #0
 800d458:	d05a      	beq.n	800d510 <_dtoa_r+0xa18>
 800d45a:	6869      	ldr	r1, [r5, #4]
 800d45c:	4658      	mov	r0, fp
 800d45e:	f000 fa0f 	bl	800d880 <_Balloc>
 800d462:	4606      	mov	r6, r0
 800d464:	b928      	cbnz	r0, 800d472 <_dtoa_r+0x97a>
 800d466:	4b84      	ldr	r3, [pc, #528]	@ (800d678 <_dtoa_r+0xb80>)
 800d468:	4602      	mov	r2, r0
 800d46a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800d46e:	f7ff bb5a 	b.w	800cb26 <_dtoa_r+0x2e>
 800d472:	692a      	ldr	r2, [r5, #16]
 800d474:	3202      	adds	r2, #2
 800d476:	0092      	lsls	r2, r2, #2
 800d478:	f105 010c 	add.w	r1, r5, #12
 800d47c:	300c      	adds	r0, #12
 800d47e:	f7ff fa86 	bl	800c98e <memcpy>
 800d482:	2201      	movs	r2, #1
 800d484:	4631      	mov	r1, r6
 800d486:	4658      	mov	r0, fp
 800d488:	f000 fc08 	bl	800dc9c <__lshift>
 800d48c:	f10a 0301 	add.w	r3, sl, #1
 800d490:	9307      	str	r3, [sp, #28]
 800d492:	9b00      	ldr	r3, [sp, #0]
 800d494:	4453      	add	r3, sl
 800d496:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d498:	9b02      	ldr	r3, [sp, #8]
 800d49a:	f003 0301 	and.w	r3, r3, #1
 800d49e:	462f      	mov	r7, r5
 800d4a0:	930a      	str	r3, [sp, #40]	@ 0x28
 800d4a2:	4605      	mov	r5, r0
 800d4a4:	9b07      	ldr	r3, [sp, #28]
 800d4a6:	4621      	mov	r1, r4
 800d4a8:	3b01      	subs	r3, #1
 800d4aa:	4648      	mov	r0, r9
 800d4ac:	9300      	str	r3, [sp, #0]
 800d4ae:	f7ff fa9b 	bl	800c9e8 <quorem>
 800d4b2:	4639      	mov	r1, r7
 800d4b4:	9002      	str	r0, [sp, #8]
 800d4b6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800d4ba:	4648      	mov	r0, r9
 800d4bc:	f000 fc5a 	bl	800dd74 <__mcmp>
 800d4c0:	462a      	mov	r2, r5
 800d4c2:	9008      	str	r0, [sp, #32]
 800d4c4:	4621      	mov	r1, r4
 800d4c6:	4658      	mov	r0, fp
 800d4c8:	f000 fc70 	bl	800ddac <__mdiff>
 800d4cc:	68c2      	ldr	r2, [r0, #12]
 800d4ce:	4606      	mov	r6, r0
 800d4d0:	bb02      	cbnz	r2, 800d514 <_dtoa_r+0xa1c>
 800d4d2:	4601      	mov	r1, r0
 800d4d4:	4648      	mov	r0, r9
 800d4d6:	f000 fc4d 	bl	800dd74 <__mcmp>
 800d4da:	4602      	mov	r2, r0
 800d4dc:	4631      	mov	r1, r6
 800d4de:	4658      	mov	r0, fp
 800d4e0:	920e      	str	r2, [sp, #56]	@ 0x38
 800d4e2:	f000 fa0d 	bl	800d900 <_Bfree>
 800d4e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d4e8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d4ea:	9e07      	ldr	r6, [sp, #28]
 800d4ec:	ea43 0102 	orr.w	r1, r3, r2
 800d4f0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d4f2:	4319      	orrs	r1, r3
 800d4f4:	d110      	bne.n	800d518 <_dtoa_r+0xa20>
 800d4f6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800d4fa:	d029      	beq.n	800d550 <_dtoa_r+0xa58>
 800d4fc:	9b08      	ldr	r3, [sp, #32]
 800d4fe:	2b00      	cmp	r3, #0
 800d500:	dd02      	ble.n	800d508 <_dtoa_r+0xa10>
 800d502:	9b02      	ldr	r3, [sp, #8]
 800d504:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800d508:	9b00      	ldr	r3, [sp, #0]
 800d50a:	f883 8000 	strb.w	r8, [r3]
 800d50e:	e63f      	b.n	800d190 <_dtoa_r+0x698>
 800d510:	4628      	mov	r0, r5
 800d512:	e7bb      	b.n	800d48c <_dtoa_r+0x994>
 800d514:	2201      	movs	r2, #1
 800d516:	e7e1      	b.n	800d4dc <_dtoa_r+0x9e4>
 800d518:	9b08      	ldr	r3, [sp, #32]
 800d51a:	2b00      	cmp	r3, #0
 800d51c:	db04      	blt.n	800d528 <_dtoa_r+0xa30>
 800d51e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d520:	430b      	orrs	r3, r1
 800d522:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d524:	430b      	orrs	r3, r1
 800d526:	d120      	bne.n	800d56a <_dtoa_r+0xa72>
 800d528:	2a00      	cmp	r2, #0
 800d52a:	dded      	ble.n	800d508 <_dtoa_r+0xa10>
 800d52c:	4649      	mov	r1, r9
 800d52e:	2201      	movs	r2, #1
 800d530:	4658      	mov	r0, fp
 800d532:	f000 fbb3 	bl	800dc9c <__lshift>
 800d536:	4621      	mov	r1, r4
 800d538:	4681      	mov	r9, r0
 800d53a:	f000 fc1b 	bl	800dd74 <__mcmp>
 800d53e:	2800      	cmp	r0, #0
 800d540:	dc03      	bgt.n	800d54a <_dtoa_r+0xa52>
 800d542:	d1e1      	bne.n	800d508 <_dtoa_r+0xa10>
 800d544:	f018 0f01 	tst.w	r8, #1
 800d548:	d0de      	beq.n	800d508 <_dtoa_r+0xa10>
 800d54a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800d54e:	d1d8      	bne.n	800d502 <_dtoa_r+0xa0a>
 800d550:	9a00      	ldr	r2, [sp, #0]
 800d552:	2339      	movs	r3, #57	@ 0x39
 800d554:	7013      	strb	r3, [r2, #0]
 800d556:	4633      	mov	r3, r6
 800d558:	461e      	mov	r6, r3
 800d55a:	3b01      	subs	r3, #1
 800d55c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800d560:	2a39      	cmp	r2, #57	@ 0x39
 800d562:	d052      	beq.n	800d60a <_dtoa_r+0xb12>
 800d564:	3201      	adds	r2, #1
 800d566:	701a      	strb	r2, [r3, #0]
 800d568:	e612      	b.n	800d190 <_dtoa_r+0x698>
 800d56a:	2a00      	cmp	r2, #0
 800d56c:	dd07      	ble.n	800d57e <_dtoa_r+0xa86>
 800d56e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800d572:	d0ed      	beq.n	800d550 <_dtoa_r+0xa58>
 800d574:	9a00      	ldr	r2, [sp, #0]
 800d576:	f108 0301 	add.w	r3, r8, #1
 800d57a:	7013      	strb	r3, [r2, #0]
 800d57c:	e608      	b.n	800d190 <_dtoa_r+0x698>
 800d57e:	9b07      	ldr	r3, [sp, #28]
 800d580:	9a07      	ldr	r2, [sp, #28]
 800d582:	f803 8c01 	strb.w	r8, [r3, #-1]
 800d586:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d588:	4293      	cmp	r3, r2
 800d58a:	d028      	beq.n	800d5de <_dtoa_r+0xae6>
 800d58c:	4649      	mov	r1, r9
 800d58e:	2300      	movs	r3, #0
 800d590:	220a      	movs	r2, #10
 800d592:	4658      	mov	r0, fp
 800d594:	f000 f9d6 	bl	800d944 <__multadd>
 800d598:	42af      	cmp	r7, r5
 800d59a:	4681      	mov	r9, r0
 800d59c:	f04f 0300 	mov.w	r3, #0
 800d5a0:	f04f 020a 	mov.w	r2, #10
 800d5a4:	4639      	mov	r1, r7
 800d5a6:	4658      	mov	r0, fp
 800d5a8:	d107      	bne.n	800d5ba <_dtoa_r+0xac2>
 800d5aa:	f000 f9cb 	bl	800d944 <__multadd>
 800d5ae:	4607      	mov	r7, r0
 800d5b0:	4605      	mov	r5, r0
 800d5b2:	9b07      	ldr	r3, [sp, #28]
 800d5b4:	3301      	adds	r3, #1
 800d5b6:	9307      	str	r3, [sp, #28]
 800d5b8:	e774      	b.n	800d4a4 <_dtoa_r+0x9ac>
 800d5ba:	f000 f9c3 	bl	800d944 <__multadd>
 800d5be:	4629      	mov	r1, r5
 800d5c0:	4607      	mov	r7, r0
 800d5c2:	2300      	movs	r3, #0
 800d5c4:	220a      	movs	r2, #10
 800d5c6:	4658      	mov	r0, fp
 800d5c8:	f000 f9bc 	bl	800d944 <__multadd>
 800d5cc:	4605      	mov	r5, r0
 800d5ce:	e7f0      	b.n	800d5b2 <_dtoa_r+0xaba>
 800d5d0:	9b00      	ldr	r3, [sp, #0]
 800d5d2:	2b00      	cmp	r3, #0
 800d5d4:	bfcc      	ite	gt
 800d5d6:	461e      	movgt	r6, r3
 800d5d8:	2601      	movle	r6, #1
 800d5da:	4456      	add	r6, sl
 800d5dc:	2700      	movs	r7, #0
 800d5de:	4649      	mov	r1, r9
 800d5e0:	2201      	movs	r2, #1
 800d5e2:	4658      	mov	r0, fp
 800d5e4:	f000 fb5a 	bl	800dc9c <__lshift>
 800d5e8:	4621      	mov	r1, r4
 800d5ea:	4681      	mov	r9, r0
 800d5ec:	f000 fbc2 	bl	800dd74 <__mcmp>
 800d5f0:	2800      	cmp	r0, #0
 800d5f2:	dcb0      	bgt.n	800d556 <_dtoa_r+0xa5e>
 800d5f4:	d102      	bne.n	800d5fc <_dtoa_r+0xb04>
 800d5f6:	f018 0f01 	tst.w	r8, #1
 800d5fa:	d1ac      	bne.n	800d556 <_dtoa_r+0xa5e>
 800d5fc:	4633      	mov	r3, r6
 800d5fe:	461e      	mov	r6, r3
 800d600:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d604:	2a30      	cmp	r2, #48	@ 0x30
 800d606:	d0fa      	beq.n	800d5fe <_dtoa_r+0xb06>
 800d608:	e5c2      	b.n	800d190 <_dtoa_r+0x698>
 800d60a:	459a      	cmp	sl, r3
 800d60c:	d1a4      	bne.n	800d558 <_dtoa_r+0xa60>
 800d60e:	9b04      	ldr	r3, [sp, #16]
 800d610:	3301      	adds	r3, #1
 800d612:	9304      	str	r3, [sp, #16]
 800d614:	2331      	movs	r3, #49	@ 0x31
 800d616:	f88a 3000 	strb.w	r3, [sl]
 800d61a:	e5b9      	b.n	800d190 <_dtoa_r+0x698>
 800d61c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800d61e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800d67c <_dtoa_r+0xb84>
 800d622:	b11b      	cbz	r3, 800d62c <_dtoa_r+0xb34>
 800d624:	f10a 0308 	add.w	r3, sl, #8
 800d628:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800d62a:	6013      	str	r3, [r2, #0]
 800d62c:	4650      	mov	r0, sl
 800d62e:	b019      	add	sp, #100	@ 0x64
 800d630:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d634:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d636:	2b01      	cmp	r3, #1
 800d638:	f77f ae37 	ble.w	800d2aa <_dtoa_r+0x7b2>
 800d63c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d63e:	930a      	str	r3, [sp, #40]	@ 0x28
 800d640:	2001      	movs	r0, #1
 800d642:	e655      	b.n	800d2f0 <_dtoa_r+0x7f8>
 800d644:	9b00      	ldr	r3, [sp, #0]
 800d646:	2b00      	cmp	r3, #0
 800d648:	f77f aed6 	ble.w	800d3f8 <_dtoa_r+0x900>
 800d64c:	4656      	mov	r6, sl
 800d64e:	4621      	mov	r1, r4
 800d650:	4648      	mov	r0, r9
 800d652:	f7ff f9c9 	bl	800c9e8 <quorem>
 800d656:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800d65a:	f806 8b01 	strb.w	r8, [r6], #1
 800d65e:	9b00      	ldr	r3, [sp, #0]
 800d660:	eba6 020a 	sub.w	r2, r6, sl
 800d664:	4293      	cmp	r3, r2
 800d666:	ddb3      	ble.n	800d5d0 <_dtoa_r+0xad8>
 800d668:	4649      	mov	r1, r9
 800d66a:	2300      	movs	r3, #0
 800d66c:	220a      	movs	r2, #10
 800d66e:	4658      	mov	r0, fp
 800d670:	f000 f968 	bl	800d944 <__multadd>
 800d674:	4681      	mov	r9, r0
 800d676:	e7ea      	b.n	800d64e <_dtoa_r+0xb56>
 800d678:	0800f87b 	.word	0x0800f87b
 800d67c:	0800f816 	.word	0x0800f816

0800d680 <_free_r>:
 800d680:	b538      	push	{r3, r4, r5, lr}
 800d682:	4605      	mov	r5, r0
 800d684:	2900      	cmp	r1, #0
 800d686:	d041      	beq.n	800d70c <_free_r+0x8c>
 800d688:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d68c:	1f0c      	subs	r4, r1, #4
 800d68e:	2b00      	cmp	r3, #0
 800d690:	bfb8      	it	lt
 800d692:	18e4      	addlt	r4, r4, r3
 800d694:	f000 f8e8 	bl	800d868 <__malloc_lock>
 800d698:	4a1d      	ldr	r2, [pc, #116]	@ (800d710 <_free_r+0x90>)
 800d69a:	6813      	ldr	r3, [r2, #0]
 800d69c:	b933      	cbnz	r3, 800d6ac <_free_r+0x2c>
 800d69e:	6063      	str	r3, [r4, #4]
 800d6a0:	6014      	str	r4, [r2, #0]
 800d6a2:	4628      	mov	r0, r5
 800d6a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d6a8:	f000 b8e4 	b.w	800d874 <__malloc_unlock>
 800d6ac:	42a3      	cmp	r3, r4
 800d6ae:	d908      	bls.n	800d6c2 <_free_r+0x42>
 800d6b0:	6820      	ldr	r0, [r4, #0]
 800d6b2:	1821      	adds	r1, r4, r0
 800d6b4:	428b      	cmp	r3, r1
 800d6b6:	bf01      	itttt	eq
 800d6b8:	6819      	ldreq	r1, [r3, #0]
 800d6ba:	685b      	ldreq	r3, [r3, #4]
 800d6bc:	1809      	addeq	r1, r1, r0
 800d6be:	6021      	streq	r1, [r4, #0]
 800d6c0:	e7ed      	b.n	800d69e <_free_r+0x1e>
 800d6c2:	461a      	mov	r2, r3
 800d6c4:	685b      	ldr	r3, [r3, #4]
 800d6c6:	b10b      	cbz	r3, 800d6cc <_free_r+0x4c>
 800d6c8:	42a3      	cmp	r3, r4
 800d6ca:	d9fa      	bls.n	800d6c2 <_free_r+0x42>
 800d6cc:	6811      	ldr	r1, [r2, #0]
 800d6ce:	1850      	adds	r0, r2, r1
 800d6d0:	42a0      	cmp	r0, r4
 800d6d2:	d10b      	bne.n	800d6ec <_free_r+0x6c>
 800d6d4:	6820      	ldr	r0, [r4, #0]
 800d6d6:	4401      	add	r1, r0
 800d6d8:	1850      	adds	r0, r2, r1
 800d6da:	4283      	cmp	r3, r0
 800d6dc:	6011      	str	r1, [r2, #0]
 800d6de:	d1e0      	bne.n	800d6a2 <_free_r+0x22>
 800d6e0:	6818      	ldr	r0, [r3, #0]
 800d6e2:	685b      	ldr	r3, [r3, #4]
 800d6e4:	6053      	str	r3, [r2, #4]
 800d6e6:	4408      	add	r0, r1
 800d6e8:	6010      	str	r0, [r2, #0]
 800d6ea:	e7da      	b.n	800d6a2 <_free_r+0x22>
 800d6ec:	d902      	bls.n	800d6f4 <_free_r+0x74>
 800d6ee:	230c      	movs	r3, #12
 800d6f0:	602b      	str	r3, [r5, #0]
 800d6f2:	e7d6      	b.n	800d6a2 <_free_r+0x22>
 800d6f4:	6820      	ldr	r0, [r4, #0]
 800d6f6:	1821      	adds	r1, r4, r0
 800d6f8:	428b      	cmp	r3, r1
 800d6fa:	bf04      	itt	eq
 800d6fc:	6819      	ldreq	r1, [r3, #0]
 800d6fe:	685b      	ldreq	r3, [r3, #4]
 800d700:	6063      	str	r3, [r4, #4]
 800d702:	bf04      	itt	eq
 800d704:	1809      	addeq	r1, r1, r0
 800d706:	6021      	streq	r1, [r4, #0]
 800d708:	6054      	str	r4, [r2, #4]
 800d70a:	e7ca      	b.n	800d6a2 <_free_r+0x22>
 800d70c:	bd38      	pop	{r3, r4, r5, pc}
 800d70e:	bf00      	nop
 800d710:	20001414 	.word	0x20001414

0800d714 <malloc>:
 800d714:	4b02      	ldr	r3, [pc, #8]	@ (800d720 <malloc+0xc>)
 800d716:	4601      	mov	r1, r0
 800d718:	6818      	ldr	r0, [r3, #0]
 800d71a:	f000 b825 	b.w	800d768 <_malloc_r>
 800d71e:	bf00      	nop
 800d720:	2000001c 	.word	0x2000001c

0800d724 <sbrk_aligned>:
 800d724:	b570      	push	{r4, r5, r6, lr}
 800d726:	4e0f      	ldr	r6, [pc, #60]	@ (800d764 <sbrk_aligned+0x40>)
 800d728:	460c      	mov	r4, r1
 800d72a:	6831      	ldr	r1, [r6, #0]
 800d72c:	4605      	mov	r5, r0
 800d72e:	b911      	cbnz	r1, 800d736 <sbrk_aligned+0x12>
 800d730:	f001 f81e 	bl	800e770 <_sbrk_r>
 800d734:	6030      	str	r0, [r6, #0]
 800d736:	4621      	mov	r1, r4
 800d738:	4628      	mov	r0, r5
 800d73a:	f001 f819 	bl	800e770 <_sbrk_r>
 800d73e:	1c43      	adds	r3, r0, #1
 800d740:	d103      	bne.n	800d74a <sbrk_aligned+0x26>
 800d742:	f04f 34ff 	mov.w	r4, #4294967295
 800d746:	4620      	mov	r0, r4
 800d748:	bd70      	pop	{r4, r5, r6, pc}
 800d74a:	1cc4      	adds	r4, r0, #3
 800d74c:	f024 0403 	bic.w	r4, r4, #3
 800d750:	42a0      	cmp	r0, r4
 800d752:	d0f8      	beq.n	800d746 <sbrk_aligned+0x22>
 800d754:	1a21      	subs	r1, r4, r0
 800d756:	4628      	mov	r0, r5
 800d758:	f001 f80a 	bl	800e770 <_sbrk_r>
 800d75c:	3001      	adds	r0, #1
 800d75e:	d1f2      	bne.n	800d746 <sbrk_aligned+0x22>
 800d760:	e7ef      	b.n	800d742 <sbrk_aligned+0x1e>
 800d762:	bf00      	nop
 800d764:	20001410 	.word	0x20001410

0800d768 <_malloc_r>:
 800d768:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d76c:	1ccd      	adds	r5, r1, #3
 800d76e:	f025 0503 	bic.w	r5, r5, #3
 800d772:	3508      	adds	r5, #8
 800d774:	2d0c      	cmp	r5, #12
 800d776:	bf38      	it	cc
 800d778:	250c      	movcc	r5, #12
 800d77a:	2d00      	cmp	r5, #0
 800d77c:	4606      	mov	r6, r0
 800d77e:	db01      	blt.n	800d784 <_malloc_r+0x1c>
 800d780:	42a9      	cmp	r1, r5
 800d782:	d904      	bls.n	800d78e <_malloc_r+0x26>
 800d784:	230c      	movs	r3, #12
 800d786:	6033      	str	r3, [r6, #0]
 800d788:	2000      	movs	r0, #0
 800d78a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d78e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800d864 <_malloc_r+0xfc>
 800d792:	f000 f869 	bl	800d868 <__malloc_lock>
 800d796:	f8d8 3000 	ldr.w	r3, [r8]
 800d79a:	461c      	mov	r4, r3
 800d79c:	bb44      	cbnz	r4, 800d7f0 <_malloc_r+0x88>
 800d79e:	4629      	mov	r1, r5
 800d7a0:	4630      	mov	r0, r6
 800d7a2:	f7ff ffbf 	bl	800d724 <sbrk_aligned>
 800d7a6:	1c43      	adds	r3, r0, #1
 800d7a8:	4604      	mov	r4, r0
 800d7aa:	d158      	bne.n	800d85e <_malloc_r+0xf6>
 800d7ac:	f8d8 4000 	ldr.w	r4, [r8]
 800d7b0:	4627      	mov	r7, r4
 800d7b2:	2f00      	cmp	r7, #0
 800d7b4:	d143      	bne.n	800d83e <_malloc_r+0xd6>
 800d7b6:	2c00      	cmp	r4, #0
 800d7b8:	d04b      	beq.n	800d852 <_malloc_r+0xea>
 800d7ba:	6823      	ldr	r3, [r4, #0]
 800d7bc:	4639      	mov	r1, r7
 800d7be:	4630      	mov	r0, r6
 800d7c0:	eb04 0903 	add.w	r9, r4, r3
 800d7c4:	f000 ffd4 	bl	800e770 <_sbrk_r>
 800d7c8:	4581      	cmp	r9, r0
 800d7ca:	d142      	bne.n	800d852 <_malloc_r+0xea>
 800d7cc:	6821      	ldr	r1, [r4, #0]
 800d7ce:	1a6d      	subs	r5, r5, r1
 800d7d0:	4629      	mov	r1, r5
 800d7d2:	4630      	mov	r0, r6
 800d7d4:	f7ff ffa6 	bl	800d724 <sbrk_aligned>
 800d7d8:	3001      	adds	r0, #1
 800d7da:	d03a      	beq.n	800d852 <_malloc_r+0xea>
 800d7dc:	6823      	ldr	r3, [r4, #0]
 800d7de:	442b      	add	r3, r5
 800d7e0:	6023      	str	r3, [r4, #0]
 800d7e2:	f8d8 3000 	ldr.w	r3, [r8]
 800d7e6:	685a      	ldr	r2, [r3, #4]
 800d7e8:	bb62      	cbnz	r2, 800d844 <_malloc_r+0xdc>
 800d7ea:	f8c8 7000 	str.w	r7, [r8]
 800d7ee:	e00f      	b.n	800d810 <_malloc_r+0xa8>
 800d7f0:	6822      	ldr	r2, [r4, #0]
 800d7f2:	1b52      	subs	r2, r2, r5
 800d7f4:	d420      	bmi.n	800d838 <_malloc_r+0xd0>
 800d7f6:	2a0b      	cmp	r2, #11
 800d7f8:	d917      	bls.n	800d82a <_malloc_r+0xc2>
 800d7fa:	1961      	adds	r1, r4, r5
 800d7fc:	42a3      	cmp	r3, r4
 800d7fe:	6025      	str	r5, [r4, #0]
 800d800:	bf18      	it	ne
 800d802:	6059      	strne	r1, [r3, #4]
 800d804:	6863      	ldr	r3, [r4, #4]
 800d806:	bf08      	it	eq
 800d808:	f8c8 1000 	streq.w	r1, [r8]
 800d80c:	5162      	str	r2, [r4, r5]
 800d80e:	604b      	str	r3, [r1, #4]
 800d810:	4630      	mov	r0, r6
 800d812:	f000 f82f 	bl	800d874 <__malloc_unlock>
 800d816:	f104 000b 	add.w	r0, r4, #11
 800d81a:	1d23      	adds	r3, r4, #4
 800d81c:	f020 0007 	bic.w	r0, r0, #7
 800d820:	1ac2      	subs	r2, r0, r3
 800d822:	bf1c      	itt	ne
 800d824:	1a1b      	subne	r3, r3, r0
 800d826:	50a3      	strne	r3, [r4, r2]
 800d828:	e7af      	b.n	800d78a <_malloc_r+0x22>
 800d82a:	6862      	ldr	r2, [r4, #4]
 800d82c:	42a3      	cmp	r3, r4
 800d82e:	bf0c      	ite	eq
 800d830:	f8c8 2000 	streq.w	r2, [r8]
 800d834:	605a      	strne	r2, [r3, #4]
 800d836:	e7eb      	b.n	800d810 <_malloc_r+0xa8>
 800d838:	4623      	mov	r3, r4
 800d83a:	6864      	ldr	r4, [r4, #4]
 800d83c:	e7ae      	b.n	800d79c <_malloc_r+0x34>
 800d83e:	463c      	mov	r4, r7
 800d840:	687f      	ldr	r7, [r7, #4]
 800d842:	e7b6      	b.n	800d7b2 <_malloc_r+0x4a>
 800d844:	461a      	mov	r2, r3
 800d846:	685b      	ldr	r3, [r3, #4]
 800d848:	42a3      	cmp	r3, r4
 800d84a:	d1fb      	bne.n	800d844 <_malloc_r+0xdc>
 800d84c:	2300      	movs	r3, #0
 800d84e:	6053      	str	r3, [r2, #4]
 800d850:	e7de      	b.n	800d810 <_malloc_r+0xa8>
 800d852:	230c      	movs	r3, #12
 800d854:	6033      	str	r3, [r6, #0]
 800d856:	4630      	mov	r0, r6
 800d858:	f000 f80c 	bl	800d874 <__malloc_unlock>
 800d85c:	e794      	b.n	800d788 <_malloc_r+0x20>
 800d85e:	6005      	str	r5, [r0, #0]
 800d860:	e7d6      	b.n	800d810 <_malloc_r+0xa8>
 800d862:	bf00      	nop
 800d864:	20001414 	.word	0x20001414

0800d868 <__malloc_lock>:
 800d868:	4801      	ldr	r0, [pc, #4]	@ (800d870 <__malloc_lock+0x8>)
 800d86a:	f7ff b88e 	b.w	800c98a <__retarget_lock_acquire_recursive>
 800d86e:	bf00      	nop
 800d870:	2000140c 	.word	0x2000140c

0800d874 <__malloc_unlock>:
 800d874:	4801      	ldr	r0, [pc, #4]	@ (800d87c <__malloc_unlock+0x8>)
 800d876:	f7ff b889 	b.w	800c98c <__retarget_lock_release_recursive>
 800d87a:	bf00      	nop
 800d87c:	2000140c 	.word	0x2000140c

0800d880 <_Balloc>:
 800d880:	b570      	push	{r4, r5, r6, lr}
 800d882:	69c6      	ldr	r6, [r0, #28]
 800d884:	4604      	mov	r4, r0
 800d886:	460d      	mov	r5, r1
 800d888:	b976      	cbnz	r6, 800d8a8 <_Balloc+0x28>
 800d88a:	2010      	movs	r0, #16
 800d88c:	f7ff ff42 	bl	800d714 <malloc>
 800d890:	4602      	mov	r2, r0
 800d892:	61e0      	str	r0, [r4, #28]
 800d894:	b920      	cbnz	r0, 800d8a0 <_Balloc+0x20>
 800d896:	4b18      	ldr	r3, [pc, #96]	@ (800d8f8 <_Balloc+0x78>)
 800d898:	4818      	ldr	r0, [pc, #96]	@ (800d8fc <_Balloc+0x7c>)
 800d89a:	216b      	movs	r1, #107	@ 0x6b
 800d89c:	f7ff f886 	bl	800c9ac <__assert_func>
 800d8a0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d8a4:	6006      	str	r6, [r0, #0]
 800d8a6:	60c6      	str	r6, [r0, #12]
 800d8a8:	69e6      	ldr	r6, [r4, #28]
 800d8aa:	68f3      	ldr	r3, [r6, #12]
 800d8ac:	b183      	cbz	r3, 800d8d0 <_Balloc+0x50>
 800d8ae:	69e3      	ldr	r3, [r4, #28]
 800d8b0:	68db      	ldr	r3, [r3, #12]
 800d8b2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d8b6:	b9b8      	cbnz	r0, 800d8e8 <_Balloc+0x68>
 800d8b8:	2101      	movs	r1, #1
 800d8ba:	fa01 f605 	lsl.w	r6, r1, r5
 800d8be:	1d72      	adds	r2, r6, #5
 800d8c0:	0092      	lsls	r2, r2, #2
 800d8c2:	4620      	mov	r0, r4
 800d8c4:	f000 ff6b 	bl	800e79e <_calloc_r>
 800d8c8:	b160      	cbz	r0, 800d8e4 <_Balloc+0x64>
 800d8ca:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d8ce:	e00e      	b.n	800d8ee <_Balloc+0x6e>
 800d8d0:	2221      	movs	r2, #33	@ 0x21
 800d8d2:	2104      	movs	r1, #4
 800d8d4:	4620      	mov	r0, r4
 800d8d6:	f000 ff62 	bl	800e79e <_calloc_r>
 800d8da:	69e3      	ldr	r3, [r4, #28]
 800d8dc:	60f0      	str	r0, [r6, #12]
 800d8de:	68db      	ldr	r3, [r3, #12]
 800d8e0:	2b00      	cmp	r3, #0
 800d8e2:	d1e4      	bne.n	800d8ae <_Balloc+0x2e>
 800d8e4:	2000      	movs	r0, #0
 800d8e6:	bd70      	pop	{r4, r5, r6, pc}
 800d8e8:	6802      	ldr	r2, [r0, #0]
 800d8ea:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d8ee:	2300      	movs	r3, #0
 800d8f0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d8f4:	e7f7      	b.n	800d8e6 <_Balloc+0x66>
 800d8f6:	bf00      	nop
 800d8f8:	0800f769 	.word	0x0800f769
 800d8fc:	0800f88c 	.word	0x0800f88c

0800d900 <_Bfree>:
 800d900:	b570      	push	{r4, r5, r6, lr}
 800d902:	69c6      	ldr	r6, [r0, #28]
 800d904:	4605      	mov	r5, r0
 800d906:	460c      	mov	r4, r1
 800d908:	b976      	cbnz	r6, 800d928 <_Bfree+0x28>
 800d90a:	2010      	movs	r0, #16
 800d90c:	f7ff ff02 	bl	800d714 <malloc>
 800d910:	4602      	mov	r2, r0
 800d912:	61e8      	str	r0, [r5, #28]
 800d914:	b920      	cbnz	r0, 800d920 <_Bfree+0x20>
 800d916:	4b09      	ldr	r3, [pc, #36]	@ (800d93c <_Bfree+0x3c>)
 800d918:	4809      	ldr	r0, [pc, #36]	@ (800d940 <_Bfree+0x40>)
 800d91a:	218f      	movs	r1, #143	@ 0x8f
 800d91c:	f7ff f846 	bl	800c9ac <__assert_func>
 800d920:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d924:	6006      	str	r6, [r0, #0]
 800d926:	60c6      	str	r6, [r0, #12]
 800d928:	b13c      	cbz	r4, 800d93a <_Bfree+0x3a>
 800d92a:	69eb      	ldr	r3, [r5, #28]
 800d92c:	6862      	ldr	r2, [r4, #4]
 800d92e:	68db      	ldr	r3, [r3, #12]
 800d930:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d934:	6021      	str	r1, [r4, #0]
 800d936:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d93a:	bd70      	pop	{r4, r5, r6, pc}
 800d93c:	0800f769 	.word	0x0800f769
 800d940:	0800f88c 	.word	0x0800f88c

0800d944 <__multadd>:
 800d944:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d948:	690d      	ldr	r5, [r1, #16]
 800d94a:	4607      	mov	r7, r0
 800d94c:	460c      	mov	r4, r1
 800d94e:	461e      	mov	r6, r3
 800d950:	f101 0c14 	add.w	ip, r1, #20
 800d954:	2000      	movs	r0, #0
 800d956:	f8dc 3000 	ldr.w	r3, [ip]
 800d95a:	b299      	uxth	r1, r3
 800d95c:	fb02 6101 	mla	r1, r2, r1, r6
 800d960:	0c1e      	lsrs	r6, r3, #16
 800d962:	0c0b      	lsrs	r3, r1, #16
 800d964:	fb02 3306 	mla	r3, r2, r6, r3
 800d968:	b289      	uxth	r1, r1
 800d96a:	3001      	adds	r0, #1
 800d96c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d970:	4285      	cmp	r5, r0
 800d972:	f84c 1b04 	str.w	r1, [ip], #4
 800d976:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d97a:	dcec      	bgt.n	800d956 <__multadd+0x12>
 800d97c:	b30e      	cbz	r6, 800d9c2 <__multadd+0x7e>
 800d97e:	68a3      	ldr	r3, [r4, #8]
 800d980:	42ab      	cmp	r3, r5
 800d982:	dc19      	bgt.n	800d9b8 <__multadd+0x74>
 800d984:	6861      	ldr	r1, [r4, #4]
 800d986:	4638      	mov	r0, r7
 800d988:	3101      	adds	r1, #1
 800d98a:	f7ff ff79 	bl	800d880 <_Balloc>
 800d98e:	4680      	mov	r8, r0
 800d990:	b928      	cbnz	r0, 800d99e <__multadd+0x5a>
 800d992:	4602      	mov	r2, r0
 800d994:	4b0c      	ldr	r3, [pc, #48]	@ (800d9c8 <__multadd+0x84>)
 800d996:	480d      	ldr	r0, [pc, #52]	@ (800d9cc <__multadd+0x88>)
 800d998:	21ba      	movs	r1, #186	@ 0xba
 800d99a:	f7ff f807 	bl	800c9ac <__assert_func>
 800d99e:	6922      	ldr	r2, [r4, #16]
 800d9a0:	3202      	adds	r2, #2
 800d9a2:	f104 010c 	add.w	r1, r4, #12
 800d9a6:	0092      	lsls	r2, r2, #2
 800d9a8:	300c      	adds	r0, #12
 800d9aa:	f7fe fff0 	bl	800c98e <memcpy>
 800d9ae:	4621      	mov	r1, r4
 800d9b0:	4638      	mov	r0, r7
 800d9b2:	f7ff ffa5 	bl	800d900 <_Bfree>
 800d9b6:	4644      	mov	r4, r8
 800d9b8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d9bc:	3501      	adds	r5, #1
 800d9be:	615e      	str	r6, [r3, #20]
 800d9c0:	6125      	str	r5, [r4, #16]
 800d9c2:	4620      	mov	r0, r4
 800d9c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d9c8:	0800f87b 	.word	0x0800f87b
 800d9cc:	0800f88c 	.word	0x0800f88c

0800d9d0 <__hi0bits>:
 800d9d0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800d9d4:	4603      	mov	r3, r0
 800d9d6:	bf36      	itet	cc
 800d9d8:	0403      	lslcc	r3, r0, #16
 800d9da:	2000      	movcs	r0, #0
 800d9dc:	2010      	movcc	r0, #16
 800d9de:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d9e2:	bf3c      	itt	cc
 800d9e4:	021b      	lslcc	r3, r3, #8
 800d9e6:	3008      	addcc	r0, #8
 800d9e8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d9ec:	bf3c      	itt	cc
 800d9ee:	011b      	lslcc	r3, r3, #4
 800d9f0:	3004      	addcc	r0, #4
 800d9f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d9f6:	bf3c      	itt	cc
 800d9f8:	009b      	lslcc	r3, r3, #2
 800d9fa:	3002      	addcc	r0, #2
 800d9fc:	2b00      	cmp	r3, #0
 800d9fe:	db05      	blt.n	800da0c <__hi0bits+0x3c>
 800da00:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800da04:	f100 0001 	add.w	r0, r0, #1
 800da08:	bf08      	it	eq
 800da0a:	2020      	moveq	r0, #32
 800da0c:	4770      	bx	lr

0800da0e <__lo0bits>:
 800da0e:	6803      	ldr	r3, [r0, #0]
 800da10:	4602      	mov	r2, r0
 800da12:	f013 0007 	ands.w	r0, r3, #7
 800da16:	d00b      	beq.n	800da30 <__lo0bits+0x22>
 800da18:	07d9      	lsls	r1, r3, #31
 800da1a:	d421      	bmi.n	800da60 <__lo0bits+0x52>
 800da1c:	0798      	lsls	r0, r3, #30
 800da1e:	bf49      	itett	mi
 800da20:	085b      	lsrmi	r3, r3, #1
 800da22:	089b      	lsrpl	r3, r3, #2
 800da24:	2001      	movmi	r0, #1
 800da26:	6013      	strmi	r3, [r2, #0]
 800da28:	bf5c      	itt	pl
 800da2a:	6013      	strpl	r3, [r2, #0]
 800da2c:	2002      	movpl	r0, #2
 800da2e:	4770      	bx	lr
 800da30:	b299      	uxth	r1, r3
 800da32:	b909      	cbnz	r1, 800da38 <__lo0bits+0x2a>
 800da34:	0c1b      	lsrs	r3, r3, #16
 800da36:	2010      	movs	r0, #16
 800da38:	b2d9      	uxtb	r1, r3
 800da3a:	b909      	cbnz	r1, 800da40 <__lo0bits+0x32>
 800da3c:	3008      	adds	r0, #8
 800da3e:	0a1b      	lsrs	r3, r3, #8
 800da40:	0719      	lsls	r1, r3, #28
 800da42:	bf04      	itt	eq
 800da44:	091b      	lsreq	r3, r3, #4
 800da46:	3004      	addeq	r0, #4
 800da48:	0799      	lsls	r1, r3, #30
 800da4a:	bf04      	itt	eq
 800da4c:	089b      	lsreq	r3, r3, #2
 800da4e:	3002      	addeq	r0, #2
 800da50:	07d9      	lsls	r1, r3, #31
 800da52:	d403      	bmi.n	800da5c <__lo0bits+0x4e>
 800da54:	085b      	lsrs	r3, r3, #1
 800da56:	f100 0001 	add.w	r0, r0, #1
 800da5a:	d003      	beq.n	800da64 <__lo0bits+0x56>
 800da5c:	6013      	str	r3, [r2, #0]
 800da5e:	4770      	bx	lr
 800da60:	2000      	movs	r0, #0
 800da62:	4770      	bx	lr
 800da64:	2020      	movs	r0, #32
 800da66:	4770      	bx	lr

0800da68 <__i2b>:
 800da68:	b510      	push	{r4, lr}
 800da6a:	460c      	mov	r4, r1
 800da6c:	2101      	movs	r1, #1
 800da6e:	f7ff ff07 	bl	800d880 <_Balloc>
 800da72:	4602      	mov	r2, r0
 800da74:	b928      	cbnz	r0, 800da82 <__i2b+0x1a>
 800da76:	4b05      	ldr	r3, [pc, #20]	@ (800da8c <__i2b+0x24>)
 800da78:	4805      	ldr	r0, [pc, #20]	@ (800da90 <__i2b+0x28>)
 800da7a:	f240 1145 	movw	r1, #325	@ 0x145
 800da7e:	f7fe ff95 	bl	800c9ac <__assert_func>
 800da82:	2301      	movs	r3, #1
 800da84:	6144      	str	r4, [r0, #20]
 800da86:	6103      	str	r3, [r0, #16]
 800da88:	bd10      	pop	{r4, pc}
 800da8a:	bf00      	nop
 800da8c:	0800f87b 	.word	0x0800f87b
 800da90:	0800f88c 	.word	0x0800f88c

0800da94 <__multiply>:
 800da94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da98:	4614      	mov	r4, r2
 800da9a:	690a      	ldr	r2, [r1, #16]
 800da9c:	6923      	ldr	r3, [r4, #16]
 800da9e:	429a      	cmp	r2, r3
 800daa0:	bfa8      	it	ge
 800daa2:	4623      	movge	r3, r4
 800daa4:	460f      	mov	r7, r1
 800daa6:	bfa4      	itt	ge
 800daa8:	460c      	movge	r4, r1
 800daaa:	461f      	movge	r7, r3
 800daac:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800dab0:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800dab4:	68a3      	ldr	r3, [r4, #8]
 800dab6:	6861      	ldr	r1, [r4, #4]
 800dab8:	eb0a 0609 	add.w	r6, sl, r9
 800dabc:	42b3      	cmp	r3, r6
 800dabe:	b085      	sub	sp, #20
 800dac0:	bfb8      	it	lt
 800dac2:	3101      	addlt	r1, #1
 800dac4:	f7ff fedc 	bl	800d880 <_Balloc>
 800dac8:	b930      	cbnz	r0, 800dad8 <__multiply+0x44>
 800daca:	4602      	mov	r2, r0
 800dacc:	4b44      	ldr	r3, [pc, #272]	@ (800dbe0 <__multiply+0x14c>)
 800dace:	4845      	ldr	r0, [pc, #276]	@ (800dbe4 <__multiply+0x150>)
 800dad0:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800dad4:	f7fe ff6a 	bl	800c9ac <__assert_func>
 800dad8:	f100 0514 	add.w	r5, r0, #20
 800dadc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800dae0:	462b      	mov	r3, r5
 800dae2:	2200      	movs	r2, #0
 800dae4:	4543      	cmp	r3, r8
 800dae6:	d321      	bcc.n	800db2c <__multiply+0x98>
 800dae8:	f107 0114 	add.w	r1, r7, #20
 800daec:	f104 0214 	add.w	r2, r4, #20
 800daf0:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800daf4:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800daf8:	9302      	str	r3, [sp, #8]
 800dafa:	1b13      	subs	r3, r2, r4
 800dafc:	3b15      	subs	r3, #21
 800dafe:	f023 0303 	bic.w	r3, r3, #3
 800db02:	3304      	adds	r3, #4
 800db04:	f104 0715 	add.w	r7, r4, #21
 800db08:	42ba      	cmp	r2, r7
 800db0a:	bf38      	it	cc
 800db0c:	2304      	movcc	r3, #4
 800db0e:	9301      	str	r3, [sp, #4]
 800db10:	9b02      	ldr	r3, [sp, #8]
 800db12:	9103      	str	r1, [sp, #12]
 800db14:	428b      	cmp	r3, r1
 800db16:	d80c      	bhi.n	800db32 <__multiply+0x9e>
 800db18:	2e00      	cmp	r6, #0
 800db1a:	dd03      	ble.n	800db24 <__multiply+0x90>
 800db1c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800db20:	2b00      	cmp	r3, #0
 800db22:	d05b      	beq.n	800dbdc <__multiply+0x148>
 800db24:	6106      	str	r6, [r0, #16]
 800db26:	b005      	add	sp, #20
 800db28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db2c:	f843 2b04 	str.w	r2, [r3], #4
 800db30:	e7d8      	b.n	800dae4 <__multiply+0x50>
 800db32:	f8b1 a000 	ldrh.w	sl, [r1]
 800db36:	f1ba 0f00 	cmp.w	sl, #0
 800db3a:	d024      	beq.n	800db86 <__multiply+0xf2>
 800db3c:	f104 0e14 	add.w	lr, r4, #20
 800db40:	46a9      	mov	r9, r5
 800db42:	f04f 0c00 	mov.w	ip, #0
 800db46:	f85e 7b04 	ldr.w	r7, [lr], #4
 800db4a:	f8d9 3000 	ldr.w	r3, [r9]
 800db4e:	fa1f fb87 	uxth.w	fp, r7
 800db52:	b29b      	uxth	r3, r3
 800db54:	fb0a 330b 	mla	r3, sl, fp, r3
 800db58:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800db5c:	f8d9 7000 	ldr.w	r7, [r9]
 800db60:	4463      	add	r3, ip
 800db62:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800db66:	fb0a c70b 	mla	r7, sl, fp, ip
 800db6a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800db6e:	b29b      	uxth	r3, r3
 800db70:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800db74:	4572      	cmp	r2, lr
 800db76:	f849 3b04 	str.w	r3, [r9], #4
 800db7a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800db7e:	d8e2      	bhi.n	800db46 <__multiply+0xb2>
 800db80:	9b01      	ldr	r3, [sp, #4]
 800db82:	f845 c003 	str.w	ip, [r5, r3]
 800db86:	9b03      	ldr	r3, [sp, #12]
 800db88:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800db8c:	3104      	adds	r1, #4
 800db8e:	f1b9 0f00 	cmp.w	r9, #0
 800db92:	d021      	beq.n	800dbd8 <__multiply+0x144>
 800db94:	682b      	ldr	r3, [r5, #0]
 800db96:	f104 0c14 	add.w	ip, r4, #20
 800db9a:	46ae      	mov	lr, r5
 800db9c:	f04f 0a00 	mov.w	sl, #0
 800dba0:	f8bc b000 	ldrh.w	fp, [ip]
 800dba4:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800dba8:	fb09 770b 	mla	r7, r9, fp, r7
 800dbac:	4457      	add	r7, sl
 800dbae:	b29b      	uxth	r3, r3
 800dbb0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800dbb4:	f84e 3b04 	str.w	r3, [lr], #4
 800dbb8:	f85c 3b04 	ldr.w	r3, [ip], #4
 800dbbc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800dbc0:	f8be 3000 	ldrh.w	r3, [lr]
 800dbc4:	fb09 330a 	mla	r3, r9, sl, r3
 800dbc8:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800dbcc:	4562      	cmp	r2, ip
 800dbce:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800dbd2:	d8e5      	bhi.n	800dba0 <__multiply+0x10c>
 800dbd4:	9f01      	ldr	r7, [sp, #4]
 800dbd6:	51eb      	str	r3, [r5, r7]
 800dbd8:	3504      	adds	r5, #4
 800dbda:	e799      	b.n	800db10 <__multiply+0x7c>
 800dbdc:	3e01      	subs	r6, #1
 800dbde:	e79b      	b.n	800db18 <__multiply+0x84>
 800dbe0:	0800f87b 	.word	0x0800f87b
 800dbe4:	0800f88c 	.word	0x0800f88c

0800dbe8 <__pow5mult>:
 800dbe8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dbec:	4615      	mov	r5, r2
 800dbee:	f012 0203 	ands.w	r2, r2, #3
 800dbf2:	4607      	mov	r7, r0
 800dbf4:	460e      	mov	r6, r1
 800dbf6:	d007      	beq.n	800dc08 <__pow5mult+0x20>
 800dbf8:	4c25      	ldr	r4, [pc, #148]	@ (800dc90 <__pow5mult+0xa8>)
 800dbfa:	3a01      	subs	r2, #1
 800dbfc:	2300      	movs	r3, #0
 800dbfe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800dc02:	f7ff fe9f 	bl	800d944 <__multadd>
 800dc06:	4606      	mov	r6, r0
 800dc08:	10ad      	asrs	r5, r5, #2
 800dc0a:	d03d      	beq.n	800dc88 <__pow5mult+0xa0>
 800dc0c:	69fc      	ldr	r4, [r7, #28]
 800dc0e:	b97c      	cbnz	r4, 800dc30 <__pow5mult+0x48>
 800dc10:	2010      	movs	r0, #16
 800dc12:	f7ff fd7f 	bl	800d714 <malloc>
 800dc16:	4602      	mov	r2, r0
 800dc18:	61f8      	str	r0, [r7, #28]
 800dc1a:	b928      	cbnz	r0, 800dc28 <__pow5mult+0x40>
 800dc1c:	4b1d      	ldr	r3, [pc, #116]	@ (800dc94 <__pow5mult+0xac>)
 800dc1e:	481e      	ldr	r0, [pc, #120]	@ (800dc98 <__pow5mult+0xb0>)
 800dc20:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800dc24:	f7fe fec2 	bl	800c9ac <__assert_func>
 800dc28:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800dc2c:	6004      	str	r4, [r0, #0]
 800dc2e:	60c4      	str	r4, [r0, #12]
 800dc30:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800dc34:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800dc38:	b94c      	cbnz	r4, 800dc4e <__pow5mult+0x66>
 800dc3a:	f240 2171 	movw	r1, #625	@ 0x271
 800dc3e:	4638      	mov	r0, r7
 800dc40:	f7ff ff12 	bl	800da68 <__i2b>
 800dc44:	2300      	movs	r3, #0
 800dc46:	f8c8 0008 	str.w	r0, [r8, #8]
 800dc4a:	4604      	mov	r4, r0
 800dc4c:	6003      	str	r3, [r0, #0]
 800dc4e:	f04f 0900 	mov.w	r9, #0
 800dc52:	07eb      	lsls	r3, r5, #31
 800dc54:	d50a      	bpl.n	800dc6c <__pow5mult+0x84>
 800dc56:	4631      	mov	r1, r6
 800dc58:	4622      	mov	r2, r4
 800dc5a:	4638      	mov	r0, r7
 800dc5c:	f7ff ff1a 	bl	800da94 <__multiply>
 800dc60:	4631      	mov	r1, r6
 800dc62:	4680      	mov	r8, r0
 800dc64:	4638      	mov	r0, r7
 800dc66:	f7ff fe4b 	bl	800d900 <_Bfree>
 800dc6a:	4646      	mov	r6, r8
 800dc6c:	106d      	asrs	r5, r5, #1
 800dc6e:	d00b      	beq.n	800dc88 <__pow5mult+0xa0>
 800dc70:	6820      	ldr	r0, [r4, #0]
 800dc72:	b938      	cbnz	r0, 800dc84 <__pow5mult+0x9c>
 800dc74:	4622      	mov	r2, r4
 800dc76:	4621      	mov	r1, r4
 800dc78:	4638      	mov	r0, r7
 800dc7a:	f7ff ff0b 	bl	800da94 <__multiply>
 800dc7e:	6020      	str	r0, [r4, #0]
 800dc80:	f8c0 9000 	str.w	r9, [r0]
 800dc84:	4604      	mov	r4, r0
 800dc86:	e7e4      	b.n	800dc52 <__pow5mult+0x6a>
 800dc88:	4630      	mov	r0, r6
 800dc8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dc8e:	bf00      	nop
 800dc90:	0800f8e8 	.word	0x0800f8e8
 800dc94:	0800f769 	.word	0x0800f769
 800dc98:	0800f88c 	.word	0x0800f88c

0800dc9c <__lshift>:
 800dc9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dca0:	460c      	mov	r4, r1
 800dca2:	6849      	ldr	r1, [r1, #4]
 800dca4:	6923      	ldr	r3, [r4, #16]
 800dca6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800dcaa:	68a3      	ldr	r3, [r4, #8]
 800dcac:	4607      	mov	r7, r0
 800dcae:	4691      	mov	r9, r2
 800dcb0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800dcb4:	f108 0601 	add.w	r6, r8, #1
 800dcb8:	42b3      	cmp	r3, r6
 800dcba:	db0b      	blt.n	800dcd4 <__lshift+0x38>
 800dcbc:	4638      	mov	r0, r7
 800dcbe:	f7ff fddf 	bl	800d880 <_Balloc>
 800dcc2:	4605      	mov	r5, r0
 800dcc4:	b948      	cbnz	r0, 800dcda <__lshift+0x3e>
 800dcc6:	4602      	mov	r2, r0
 800dcc8:	4b28      	ldr	r3, [pc, #160]	@ (800dd6c <__lshift+0xd0>)
 800dcca:	4829      	ldr	r0, [pc, #164]	@ (800dd70 <__lshift+0xd4>)
 800dccc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800dcd0:	f7fe fe6c 	bl	800c9ac <__assert_func>
 800dcd4:	3101      	adds	r1, #1
 800dcd6:	005b      	lsls	r3, r3, #1
 800dcd8:	e7ee      	b.n	800dcb8 <__lshift+0x1c>
 800dcda:	2300      	movs	r3, #0
 800dcdc:	f100 0114 	add.w	r1, r0, #20
 800dce0:	f100 0210 	add.w	r2, r0, #16
 800dce4:	4618      	mov	r0, r3
 800dce6:	4553      	cmp	r3, sl
 800dce8:	db33      	blt.n	800dd52 <__lshift+0xb6>
 800dcea:	6920      	ldr	r0, [r4, #16]
 800dcec:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800dcf0:	f104 0314 	add.w	r3, r4, #20
 800dcf4:	f019 091f 	ands.w	r9, r9, #31
 800dcf8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800dcfc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800dd00:	d02b      	beq.n	800dd5a <__lshift+0xbe>
 800dd02:	f1c9 0e20 	rsb	lr, r9, #32
 800dd06:	468a      	mov	sl, r1
 800dd08:	2200      	movs	r2, #0
 800dd0a:	6818      	ldr	r0, [r3, #0]
 800dd0c:	fa00 f009 	lsl.w	r0, r0, r9
 800dd10:	4310      	orrs	r0, r2
 800dd12:	f84a 0b04 	str.w	r0, [sl], #4
 800dd16:	f853 2b04 	ldr.w	r2, [r3], #4
 800dd1a:	459c      	cmp	ip, r3
 800dd1c:	fa22 f20e 	lsr.w	r2, r2, lr
 800dd20:	d8f3      	bhi.n	800dd0a <__lshift+0x6e>
 800dd22:	ebac 0304 	sub.w	r3, ip, r4
 800dd26:	3b15      	subs	r3, #21
 800dd28:	f023 0303 	bic.w	r3, r3, #3
 800dd2c:	3304      	adds	r3, #4
 800dd2e:	f104 0015 	add.w	r0, r4, #21
 800dd32:	4584      	cmp	ip, r0
 800dd34:	bf38      	it	cc
 800dd36:	2304      	movcc	r3, #4
 800dd38:	50ca      	str	r2, [r1, r3]
 800dd3a:	b10a      	cbz	r2, 800dd40 <__lshift+0xa4>
 800dd3c:	f108 0602 	add.w	r6, r8, #2
 800dd40:	3e01      	subs	r6, #1
 800dd42:	4638      	mov	r0, r7
 800dd44:	612e      	str	r6, [r5, #16]
 800dd46:	4621      	mov	r1, r4
 800dd48:	f7ff fdda 	bl	800d900 <_Bfree>
 800dd4c:	4628      	mov	r0, r5
 800dd4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dd52:	f842 0f04 	str.w	r0, [r2, #4]!
 800dd56:	3301      	adds	r3, #1
 800dd58:	e7c5      	b.n	800dce6 <__lshift+0x4a>
 800dd5a:	3904      	subs	r1, #4
 800dd5c:	f853 2b04 	ldr.w	r2, [r3], #4
 800dd60:	f841 2f04 	str.w	r2, [r1, #4]!
 800dd64:	459c      	cmp	ip, r3
 800dd66:	d8f9      	bhi.n	800dd5c <__lshift+0xc0>
 800dd68:	e7ea      	b.n	800dd40 <__lshift+0xa4>
 800dd6a:	bf00      	nop
 800dd6c:	0800f87b 	.word	0x0800f87b
 800dd70:	0800f88c 	.word	0x0800f88c

0800dd74 <__mcmp>:
 800dd74:	690a      	ldr	r2, [r1, #16]
 800dd76:	4603      	mov	r3, r0
 800dd78:	6900      	ldr	r0, [r0, #16]
 800dd7a:	1a80      	subs	r0, r0, r2
 800dd7c:	b530      	push	{r4, r5, lr}
 800dd7e:	d10e      	bne.n	800dd9e <__mcmp+0x2a>
 800dd80:	3314      	adds	r3, #20
 800dd82:	3114      	adds	r1, #20
 800dd84:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800dd88:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800dd8c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800dd90:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800dd94:	4295      	cmp	r5, r2
 800dd96:	d003      	beq.n	800dda0 <__mcmp+0x2c>
 800dd98:	d205      	bcs.n	800dda6 <__mcmp+0x32>
 800dd9a:	f04f 30ff 	mov.w	r0, #4294967295
 800dd9e:	bd30      	pop	{r4, r5, pc}
 800dda0:	42a3      	cmp	r3, r4
 800dda2:	d3f3      	bcc.n	800dd8c <__mcmp+0x18>
 800dda4:	e7fb      	b.n	800dd9e <__mcmp+0x2a>
 800dda6:	2001      	movs	r0, #1
 800dda8:	e7f9      	b.n	800dd9e <__mcmp+0x2a>
	...

0800ddac <__mdiff>:
 800ddac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ddb0:	4689      	mov	r9, r1
 800ddb2:	4606      	mov	r6, r0
 800ddb4:	4611      	mov	r1, r2
 800ddb6:	4648      	mov	r0, r9
 800ddb8:	4614      	mov	r4, r2
 800ddba:	f7ff ffdb 	bl	800dd74 <__mcmp>
 800ddbe:	1e05      	subs	r5, r0, #0
 800ddc0:	d112      	bne.n	800dde8 <__mdiff+0x3c>
 800ddc2:	4629      	mov	r1, r5
 800ddc4:	4630      	mov	r0, r6
 800ddc6:	f7ff fd5b 	bl	800d880 <_Balloc>
 800ddca:	4602      	mov	r2, r0
 800ddcc:	b928      	cbnz	r0, 800ddda <__mdiff+0x2e>
 800ddce:	4b3f      	ldr	r3, [pc, #252]	@ (800decc <__mdiff+0x120>)
 800ddd0:	f240 2137 	movw	r1, #567	@ 0x237
 800ddd4:	483e      	ldr	r0, [pc, #248]	@ (800ded0 <__mdiff+0x124>)
 800ddd6:	f7fe fde9 	bl	800c9ac <__assert_func>
 800ddda:	2301      	movs	r3, #1
 800dddc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800dde0:	4610      	mov	r0, r2
 800dde2:	b003      	add	sp, #12
 800dde4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dde8:	bfbc      	itt	lt
 800ddea:	464b      	movlt	r3, r9
 800ddec:	46a1      	movlt	r9, r4
 800ddee:	4630      	mov	r0, r6
 800ddf0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800ddf4:	bfba      	itte	lt
 800ddf6:	461c      	movlt	r4, r3
 800ddf8:	2501      	movlt	r5, #1
 800ddfa:	2500      	movge	r5, #0
 800ddfc:	f7ff fd40 	bl	800d880 <_Balloc>
 800de00:	4602      	mov	r2, r0
 800de02:	b918      	cbnz	r0, 800de0c <__mdiff+0x60>
 800de04:	4b31      	ldr	r3, [pc, #196]	@ (800decc <__mdiff+0x120>)
 800de06:	f240 2145 	movw	r1, #581	@ 0x245
 800de0a:	e7e3      	b.n	800ddd4 <__mdiff+0x28>
 800de0c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800de10:	6926      	ldr	r6, [r4, #16]
 800de12:	60c5      	str	r5, [r0, #12]
 800de14:	f109 0310 	add.w	r3, r9, #16
 800de18:	f109 0514 	add.w	r5, r9, #20
 800de1c:	f104 0e14 	add.w	lr, r4, #20
 800de20:	f100 0b14 	add.w	fp, r0, #20
 800de24:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800de28:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800de2c:	9301      	str	r3, [sp, #4]
 800de2e:	46d9      	mov	r9, fp
 800de30:	f04f 0c00 	mov.w	ip, #0
 800de34:	9b01      	ldr	r3, [sp, #4]
 800de36:	f85e 0b04 	ldr.w	r0, [lr], #4
 800de3a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800de3e:	9301      	str	r3, [sp, #4]
 800de40:	fa1f f38a 	uxth.w	r3, sl
 800de44:	4619      	mov	r1, r3
 800de46:	b283      	uxth	r3, r0
 800de48:	1acb      	subs	r3, r1, r3
 800de4a:	0c00      	lsrs	r0, r0, #16
 800de4c:	4463      	add	r3, ip
 800de4e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800de52:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800de56:	b29b      	uxth	r3, r3
 800de58:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800de5c:	4576      	cmp	r6, lr
 800de5e:	f849 3b04 	str.w	r3, [r9], #4
 800de62:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800de66:	d8e5      	bhi.n	800de34 <__mdiff+0x88>
 800de68:	1b33      	subs	r3, r6, r4
 800de6a:	3b15      	subs	r3, #21
 800de6c:	f023 0303 	bic.w	r3, r3, #3
 800de70:	3415      	adds	r4, #21
 800de72:	3304      	adds	r3, #4
 800de74:	42a6      	cmp	r6, r4
 800de76:	bf38      	it	cc
 800de78:	2304      	movcc	r3, #4
 800de7a:	441d      	add	r5, r3
 800de7c:	445b      	add	r3, fp
 800de7e:	461e      	mov	r6, r3
 800de80:	462c      	mov	r4, r5
 800de82:	4544      	cmp	r4, r8
 800de84:	d30e      	bcc.n	800dea4 <__mdiff+0xf8>
 800de86:	f108 0103 	add.w	r1, r8, #3
 800de8a:	1b49      	subs	r1, r1, r5
 800de8c:	f021 0103 	bic.w	r1, r1, #3
 800de90:	3d03      	subs	r5, #3
 800de92:	45a8      	cmp	r8, r5
 800de94:	bf38      	it	cc
 800de96:	2100      	movcc	r1, #0
 800de98:	440b      	add	r3, r1
 800de9a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800de9e:	b191      	cbz	r1, 800dec6 <__mdiff+0x11a>
 800dea0:	6117      	str	r7, [r2, #16]
 800dea2:	e79d      	b.n	800dde0 <__mdiff+0x34>
 800dea4:	f854 1b04 	ldr.w	r1, [r4], #4
 800dea8:	46e6      	mov	lr, ip
 800deaa:	0c08      	lsrs	r0, r1, #16
 800deac:	fa1c fc81 	uxtah	ip, ip, r1
 800deb0:	4471      	add	r1, lr
 800deb2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800deb6:	b289      	uxth	r1, r1
 800deb8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800debc:	f846 1b04 	str.w	r1, [r6], #4
 800dec0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800dec4:	e7dd      	b.n	800de82 <__mdiff+0xd6>
 800dec6:	3f01      	subs	r7, #1
 800dec8:	e7e7      	b.n	800de9a <__mdiff+0xee>
 800deca:	bf00      	nop
 800decc:	0800f87b 	.word	0x0800f87b
 800ded0:	0800f88c 	.word	0x0800f88c

0800ded4 <__d2b>:
 800ded4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ded8:	460f      	mov	r7, r1
 800deda:	2101      	movs	r1, #1
 800dedc:	ec59 8b10 	vmov	r8, r9, d0
 800dee0:	4616      	mov	r6, r2
 800dee2:	f7ff fccd 	bl	800d880 <_Balloc>
 800dee6:	4604      	mov	r4, r0
 800dee8:	b930      	cbnz	r0, 800def8 <__d2b+0x24>
 800deea:	4602      	mov	r2, r0
 800deec:	4b23      	ldr	r3, [pc, #140]	@ (800df7c <__d2b+0xa8>)
 800deee:	4824      	ldr	r0, [pc, #144]	@ (800df80 <__d2b+0xac>)
 800def0:	f240 310f 	movw	r1, #783	@ 0x30f
 800def4:	f7fe fd5a 	bl	800c9ac <__assert_func>
 800def8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800defc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800df00:	b10d      	cbz	r5, 800df06 <__d2b+0x32>
 800df02:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800df06:	9301      	str	r3, [sp, #4]
 800df08:	f1b8 0300 	subs.w	r3, r8, #0
 800df0c:	d023      	beq.n	800df56 <__d2b+0x82>
 800df0e:	4668      	mov	r0, sp
 800df10:	9300      	str	r3, [sp, #0]
 800df12:	f7ff fd7c 	bl	800da0e <__lo0bits>
 800df16:	e9dd 1200 	ldrd	r1, r2, [sp]
 800df1a:	b1d0      	cbz	r0, 800df52 <__d2b+0x7e>
 800df1c:	f1c0 0320 	rsb	r3, r0, #32
 800df20:	fa02 f303 	lsl.w	r3, r2, r3
 800df24:	430b      	orrs	r3, r1
 800df26:	40c2      	lsrs	r2, r0
 800df28:	6163      	str	r3, [r4, #20]
 800df2a:	9201      	str	r2, [sp, #4]
 800df2c:	9b01      	ldr	r3, [sp, #4]
 800df2e:	61a3      	str	r3, [r4, #24]
 800df30:	2b00      	cmp	r3, #0
 800df32:	bf0c      	ite	eq
 800df34:	2201      	moveq	r2, #1
 800df36:	2202      	movne	r2, #2
 800df38:	6122      	str	r2, [r4, #16]
 800df3a:	b1a5      	cbz	r5, 800df66 <__d2b+0x92>
 800df3c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800df40:	4405      	add	r5, r0
 800df42:	603d      	str	r5, [r7, #0]
 800df44:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800df48:	6030      	str	r0, [r6, #0]
 800df4a:	4620      	mov	r0, r4
 800df4c:	b003      	add	sp, #12
 800df4e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800df52:	6161      	str	r1, [r4, #20]
 800df54:	e7ea      	b.n	800df2c <__d2b+0x58>
 800df56:	a801      	add	r0, sp, #4
 800df58:	f7ff fd59 	bl	800da0e <__lo0bits>
 800df5c:	9b01      	ldr	r3, [sp, #4]
 800df5e:	6163      	str	r3, [r4, #20]
 800df60:	3020      	adds	r0, #32
 800df62:	2201      	movs	r2, #1
 800df64:	e7e8      	b.n	800df38 <__d2b+0x64>
 800df66:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800df6a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800df6e:	6038      	str	r0, [r7, #0]
 800df70:	6918      	ldr	r0, [r3, #16]
 800df72:	f7ff fd2d 	bl	800d9d0 <__hi0bits>
 800df76:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800df7a:	e7e5      	b.n	800df48 <__d2b+0x74>
 800df7c:	0800f87b 	.word	0x0800f87b
 800df80:	0800f88c 	.word	0x0800f88c

0800df84 <__ssputs_r>:
 800df84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800df88:	688e      	ldr	r6, [r1, #8]
 800df8a:	461f      	mov	r7, r3
 800df8c:	42be      	cmp	r6, r7
 800df8e:	680b      	ldr	r3, [r1, #0]
 800df90:	4682      	mov	sl, r0
 800df92:	460c      	mov	r4, r1
 800df94:	4690      	mov	r8, r2
 800df96:	d82d      	bhi.n	800dff4 <__ssputs_r+0x70>
 800df98:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800df9c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800dfa0:	d026      	beq.n	800dff0 <__ssputs_r+0x6c>
 800dfa2:	6965      	ldr	r5, [r4, #20]
 800dfa4:	6909      	ldr	r1, [r1, #16]
 800dfa6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800dfaa:	eba3 0901 	sub.w	r9, r3, r1
 800dfae:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800dfb2:	1c7b      	adds	r3, r7, #1
 800dfb4:	444b      	add	r3, r9
 800dfb6:	106d      	asrs	r5, r5, #1
 800dfb8:	429d      	cmp	r5, r3
 800dfba:	bf38      	it	cc
 800dfbc:	461d      	movcc	r5, r3
 800dfbe:	0553      	lsls	r3, r2, #21
 800dfc0:	d527      	bpl.n	800e012 <__ssputs_r+0x8e>
 800dfc2:	4629      	mov	r1, r5
 800dfc4:	f7ff fbd0 	bl	800d768 <_malloc_r>
 800dfc8:	4606      	mov	r6, r0
 800dfca:	b360      	cbz	r0, 800e026 <__ssputs_r+0xa2>
 800dfcc:	6921      	ldr	r1, [r4, #16]
 800dfce:	464a      	mov	r2, r9
 800dfd0:	f7fe fcdd 	bl	800c98e <memcpy>
 800dfd4:	89a3      	ldrh	r3, [r4, #12]
 800dfd6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800dfda:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dfde:	81a3      	strh	r3, [r4, #12]
 800dfe0:	6126      	str	r6, [r4, #16]
 800dfe2:	6165      	str	r5, [r4, #20]
 800dfe4:	444e      	add	r6, r9
 800dfe6:	eba5 0509 	sub.w	r5, r5, r9
 800dfea:	6026      	str	r6, [r4, #0]
 800dfec:	60a5      	str	r5, [r4, #8]
 800dfee:	463e      	mov	r6, r7
 800dff0:	42be      	cmp	r6, r7
 800dff2:	d900      	bls.n	800dff6 <__ssputs_r+0x72>
 800dff4:	463e      	mov	r6, r7
 800dff6:	6820      	ldr	r0, [r4, #0]
 800dff8:	4632      	mov	r2, r6
 800dffa:	4641      	mov	r1, r8
 800dffc:	f000 fb7c 	bl	800e6f8 <memmove>
 800e000:	68a3      	ldr	r3, [r4, #8]
 800e002:	1b9b      	subs	r3, r3, r6
 800e004:	60a3      	str	r3, [r4, #8]
 800e006:	6823      	ldr	r3, [r4, #0]
 800e008:	4433      	add	r3, r6
 800e00a:	6023      	str	r3, [r4, #0]
 800e00c:	2000      	movs	r0, #0
 800e00e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e012:	462a      	mov	r2, r5
 800e014:	f000 fbe9 	bl	800e7ea <_realloc_r>
 800e018:	4606      	mov	r6, r0
 800e01a:	2800      	cmp	r0, #0
 800e01c:	d1e0      	bne.n	800dfe0 <__ssputs_r+0x5c>
 800e01e:	6921      	ldr	r1, [r4, #16]
 800e020:	4650      	mov	r0, sl
 800e022:	f7ff fb2d 	bl	800d680 <_free_r>
 800e026:	230c      	movs	r3, #12
 800e028:	f8ca 3000 	str.w	r3, [sl]
 800e02c:	89a3      	ldrh	r3, [r4, #12]
 800e02e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e032:	81a3      	strh	r3, [r4, #12]
 800e034:	f04f 30ff 	mov.w	r0, #4294967295
 800e038:	e7e9      	b.n	800e00e <__ssputs_r+0x8a>
	...

0800e03c <_svfiprintf_r>:
 800e03c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e040:	4698      	mov	r8, r3
 800e042:	898b      	ldrh	r3, [r1, #12]
 800e044:	061b      	lsls	r3, r3, #24
 800e046:	b09d      	sub	sp, #116	@ 0x74
 800e048:	4607      	mov	r7, r0
 800e04a:	460d      	mov	r5, r1
 800e04c:	4614      	mov	r4, r2
 800e04e:	d510      	bpl.n	800e072 <_svfiprintf_r+0x36>
 800e050:	690b      	ldr	r3, [r1, #16]
 800e052:	b973      	cbnz	r3, 800e072 <_svfiprintf_r+0x36>
 800e054:	2140      	movs	r1, #64	@ 0x40
 800e056:	f7ff fb87 	bl	800d768 <_malloc_r>
 800e05a:	6028      	str	r0, [r5, #0]
 800e05c:	6128      	str	r0, [r5, #16]
 800e05e:	b930      	cbnz	r0, 800e06e <_svfiprintf_r+0x32>
 800e060:	230c      	movs	r3, #12
 800e062:	603b      	str	r3, [r7, #0]
 800e064:	f04f 30ff 	mov.w	r0, #4294967295
 800e068:	b01d      	add	sp, #116	@ 0x74
 800e06a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e06e:	2340      	movs	r3, #64	@ 0x40
 800e070:	616b      	str	r3, [r5, #20]
 800e072:	2300      	movs	r3, #0
 800e074:	9309      	str	r3, [sp, #36]	@ 0x24
 800e076:	2320      	movs	r3, #32
 800e078:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e07c:	f8cd 800c 	str.w	r8, [sp, #12]
 800e080:	2330      	movs	r3, #48	@ 0x30
 800e082:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800e220 <_svfiprintf_r+0x1e4>
 800e086:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e08a:	f04f 0901 	mov.w	r9, #1
 800e08e:	4623      	mov	r3, r4
 800e090:	469a      	mov	sl, r3
 800e092:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e096:	b10a      	cbz	r2, 800e09c <_svfiprintf_r+0x60>
 800e098:	2a25      	cmp	r2, #37	@ 0x25
 800e09a:	d1f9      	bne.n	800e090 <_svfiprintf_r+0x54>
 800e09c:	ebba 0b04 	subs.w	fp, sl, r4
 800e0a0:	d00b      	beq.n	800e0ba <_svfiprintf_r+0x7e>
 800e0a2:	465b      	mov	r3, fp
 800e0a4:	4622      	mov	r2, r4
 800e0a6:	4629      	mov	r1, r5
 800e0a8:	4638      	mov	r0, r7
 800e0aa:	f7ff ff6b 	bl	800df84 <__ssputs_r>
 800e0ae:	3001      	adds	r0, #1
 800e0b0:	f000 80a7 	beq.w	800e202 <_svfiprintf_r+0x1c6>
 800e0b4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e0b6:	445a      	add	r2, fp
 800e0b8:	9209      	str	r2, [sp, #36]	@ 0x24
 800e0ba:	f89a 3000 	ldrb.w	r3, [sl]
 800e0be:	2b00      	cmp	r3, #0
 800e0c0:	f000 809f 	beq.w	800e202 <_svfiprintf_r+0x1c6>
 800e0c4:	2300      	movs	r3, #0
 800e0c6:	f04f 32ff 	mov.w	r2, #4294967295
 800e0ca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e0ce:	f10a 0a01 	add.w	sl, sl, #1
 800e0d2:	9304      	str	r3, [sp, #16]
 800e0d4:	9307      	str	r3, [sp, #28]
 800e0d6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e0da:	931a      	str	r3, [sp, #104]	@ 0x68
 800e0dc:	4654      	mov	r4, sl
 800e0de:	2205      	movs	r2, #5
 800e0e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e0e4:	484e      	ldr	r0, [pc, #312]	@ (800e220 <_svfiprintf_r+0x1e4>)
 800e0e6:	f7f2 f883 	bl	80001f0 <memchr>
 800e0ea:	9a04      	ldr	r2, [sp, #16]
 800e0ec:	b9d8      	cbnz	r0, 800e126 <_svfiprintf_r+0xea>
 800e0ee:	06d0      	lsls	r0, r2, #27
 800e0f0:	bf44      	itt	mi
 800e0f2:	2320      	movmi	r3, #32
 800e0f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e0f8:	0711      	lsls	r1, r2, #28
 800e0fa:	bf44      	itt	mi
 800e0fc:	232b      	movmi	r3, #43	@ 0x2b
 800e0fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e102:	f89a 3000 	ldrb.w	r3, [sl]
 800e106:	2b2a      	cmp	r3, #42	@ 0x2a
 800e108:	d015      	beq.n	800e136 <_svfiprintf_r+0xfa>
 800e10a:	9a07      	ldr	r2, [sp, #28]
 800e10c:	4654      	mov	r4, sl
 800e10e:	2000      	movs	r0, #0
 800e110:	f04f 0c0a 	mov.w	ip, #10
 800e114:	4621      	mov	r1, r4
 800e116:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e11a:	3b30      	subs	r3, #48	@ 0x30
 800e11c:	2b09      	cmp	r3, #9
 800e11e:	d94b      	bls.n	800e1b8 <_svfiprintf_r+0x17c>
 800e120:	b1b0      	cbz	r0, 800e150 <_svfiprintf_r+0x114>
 800e122:	9207      	str	r2, [sp, #28]
 800e124:	e014      	b.n	800e150 <_svfiprintf_r+0x114>
 800e126:	eba0 0308 	sub.w	r3, r0, r8
 800e12a:	fa09 f303 	lsl.w	r3, r9, r3
 800e12e:	4313      	orrs	r3, r2
 800e130:	9304      	str	r3, [sp, #16]
 800e132:	46a2      	mov	sl, r4
 800e134:	e7d2      	b.n	800e0dc <_svfiprintf_r+0xa0>
 800e136:	9b03      	ldr	r3, [sp, #12]
 800e138:	1d19      	adds	r1, r3, #4
 800e13a:	681b      	ldr	r3, [r3, #0]
 800e13c:	9103      	str	r1, [sp, #12]
 800e13e:	2b00      	cmp	r3, #0
 800e140:	bfbb      	ittet	lt
 800e142:	425b      	neglt	r3, r3
 800e144:	f042 0202 	orrlt.w	r2, r2, #2
 800e148:	9307      	strge	r3, [sp, #28]
 800e14a:	9307      	strlt	r3, [sp, #28]
 800e14c:	bfb8      	it	lt
 800e14e:	9204      	strlt	r2, [sp, #16]
 800e150:	7823      	ldrb	r3, [r4, #0]
 800e152:	2b2e      	cmp	r3, #46	@ 0x2e
 800e154:	d10a      	bne.n	800e16c <_svfiprintf_r+0x130>
 800e156:	7863      	ldrb	r3, [r4, #1]
 800e158:	2b2a      	cmp	r3, #42	@ 0x2a
 800e15a:	d132      	bne.n	800e1c2 <_svfiprintf_r+0x186>
 800e15c:	9b03      	ldr	r3, [sp, #12]
 800e15e:	1d1a      	adds	r2, r3, #4
 800e160:	681b      	ldr	r3, [r3, #0]
 800e162:	9203      	str	r2, [sp, #12]
 800e164:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e168:	3402      	adds	r4, #2
 800e16a:	9305      	str	r3, [sp, #20]
 800e16c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800e230 <_svfiprintf_r+0x1f4>
 800e170:	7821      	ldrb	r1, [r4, #0]
 800e172:	2203      	movs	r2, #3
 800e174:	4650      	mov	r0, sl
 800e176:	f7f2 f83b 	bl	80001f0 <memchr>
 800e17a:	b138      	cbz	r0, 800e18c <_svfiprintf_r+0x150>
 800e17c:	9b04      	ldr	r3, [sp, #16]
 800e17e:	eba0 000a 	sub.w	r0, r0, sl
 800e182:	2240      	movs	r2, #64	@ 0x40
 800e184:	4082      	lsls	r2, r0
 800e186:	4313      	orrs	r3, r2
 800e188:	3401      	adds	r4, #1
 800e18a:	9304      	str	r3, [sp, #16]
 800e18c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e190:	4824      	ldr	r0, [pc, #144]	@ (800e224 <_svfiprintf_r+0x1e8>)
 800e192:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e196:	2206      	movs	r2, #6
 800e198:	f7f2 f82a 	bl	80001f0 <memchr>
 800e19c:	2800      	cmp	r0, #0
 800e19e:	d036      	beq.n	800e20e <_svfiprintf_r+0x1d2>
 800e1a0:	4b21      	ldr	r3, [pc, #132]	@ (800e228 <_svfiprintf_r+0x1ec>)
 800e1a2:	bb1b      	cbnz	r3, 800e1ec <_svfiprintf_r+0x1b0>
 800e1a4:	9b03      	ldr	r3, [sp, #12]
 800e1a6:	3307      	adds	r3, #7
 800e1a8:	f023 0307 	bic.w	r3, r3, #7
 800e1ac:	3308      	adds	r3, #8
 800e1ae:	9303      	str	r3, [sp, #12]
 800e1b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e1b2:	4433      	add	r3, r6
 800e1b4:	9309      	str	r3, [sp, #36]	@ 0x24
 800e1b6:	e76a      	b.n	800e08e <_svfiprintf_r+0x52>
 800e1b8:	fb0c 3202 	mla	r2, ip, r2, r3
 800e1bc:	460c      	mov	r4, r1
 800e1be:	2001      	movs	r0, #1
 800e1c0:	e7a8      	b.n	800e114 <_svfiprintf_r+0xd8>
 800e1c2:	2300      	movs	r3, #0
 800e1c4:	3401      	adds	r4, #1
 800e1c6:	9305      	str	r3, [sp, #20]
 800e1c8:	4619      	mov	r1, r3
 800e1ca:	f04f 0c0a 	mov.w	ip, #10
 800e1ce:	4620      	mov	r0, r4
 800e1d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e1d4:	3a30      	subs	r2, #48	@ 0x30
 800e1d6:	2a09      	cmp	r2, #9
 800e1d8:	d903      	bls.n	800e1e2 <_svfiprintf_r+0x1a6>
 800e1da:	2b00      	cmp	r3, #0
 800e1dc:	d0c6      	beq.n	800e16c <_svfiprintf_r+0x130>
 800e1de:	9105      	str	r1, [sp, #20]
 800e1e0:	e7c4      	b.n	800e16c <_svfiprintf_r+0x130>
 800e1e2:	fb0c 2101 	mla	r1, ip, r1, r2
 800e1e6:	4604      	mov	r4, r0
 800e1e8:	2301      	movs	r3, #1
 800e1ea:	e7f0      	b.n	800e1ce <_svfiprintf_r+0x192>
 800e1ec:	ab03      	add	r3, sp, #12
 800e1ee:	9300      	str	r3, [sp, #0]
 800e1f0:	462a      	mov	r2, r5
 800e1f2:	4b0e      	ldr	r3, [pc, #56]	@ (800e22c <_svfiprintf_r+0x1f0>)
 800e1f4:	a904      	add	r1, sp, #16
 800e1f6:	4638      	mov	r0, r7
 800e1f8:	f7fd fd0c 	bl	800bc14 <_printf_float>
 800e1fc:	1c42      	adds	r2, r0, #1
 800e1fe:	4606      	mov	r6, r0
 800e200:	d1d6      	bne.n	800e1b0 <_svfiprintf_r+0x174>
 800e202:	89ab      	ldrh	r3, [r5, #12]
 800e204:	065b      	lsls	r3, r3, #25
 800e206:	f53f af2d 	bmi.w	800e064 <_svfiprintf_r+0x28>
 800e20a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e20c:	e72c      	b.n	800e068 <_svfiprintf_r+0x2c>
 800e20e:	ab03      	add	r3, sp, #12
 800e210:	9300      	str	r3, [sp, #0]
 800e212:	462a      	mov	r2, r5
 800e214:	4b05      	ldr	r3, [pc, #20]	@ (800e22c <_svfiprintf_r+0x1f0>)
 800e216:	a904      	add	r1, sp, #16
 800e218:	4638      	mov	r0, r7
 800e21a:	f7fd ff93 	bl	800c144 <_printf_i>
 800e21e:	e7ed      	b.n	800e1fc <_svfiprintf_r+0x1c0>
 800e220:	0800f9e8 	.word	0x0800f9e8
 800e224:	0800f9f2 	.word	0x0800f9f2
 800e228:	0800bc15 	.word	0x0800bc15
 800e22c:	0800df85 	.word	0x0800df85
 800e230:	0800f9ee 	.word	0x0800f9ee

0800e234 <__sfputc_r>:
 800e234:	6893      	ldr	r3, [r2, #8]
 800e236:	3b01      	subs	r3, #1
 800e238:	2b00      	cmp	r3, #0
 800e23a:	b410      	push	{r4}
 800e23c:	6093      	str	r3, [r2, #8]
 800e23e:	da08      	bge.n	800e252 <__sfputc_r+0x1e>
 800e240:	6994      	ldr	r4, [r2, #24]
 800e242:	42a3      	cmp	r3, r4
 800e244:	db01      	blt.n	800e24a <__sfputc_r+0x16>
 800e246:	290a      	cmp	r1, #10
 800e248:	d103      	bne.n	800e252 <__sfputc_r+0x1e>
 800e24a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e24e:	f7fe ba2e 	b.w	800c6ae <__swbuf_r>
 800e252:	6813      	ldr	r3, [r2, #0]
 800e254:	1c58      	adds	r0, r3, #1
 800e256:	6010      	str	r0, [r2, #0]
 800e258:	7019      	strb	r1, [r3, #0]
 800e25a:	4608      	mov	r0, r1
 800e25c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e260:	4770      	bx	lr

0800e262 <__sfputs_r>:
 800e262:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e264:	4606      	mov	r6, r0
 800e266:	460f      	mov	r7, r1
 800e268:	4614      	mov	r4, r2
 800e26a:	18d5      	adds	r5, r2, r3
 800e26c:	42ac      	cmp	r4, r5
 800e26e:	d101      	bne.n	800e274 <__sfputs_r+0x12>
 800e270:	2000      	movs	r0, #0
 800e272:	e007      	b.n	800e284 <__sfputs_r+0x22>
 800e274:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e278:	463a      	mov	r2, r7
 800e27a:	4630      	mov	r0, r6
 800e27c:	f7ff ffda 	bl	800e234 <__sfputc_r>
 800e280:	1c43      	adds	r3, r0, #1
 800e282:	d1f3      	bne.n	800e26c <__sfputs_r+0xa>
 800e284:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e288 <_vfiprintf_r>:
 800e288:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e28c:	460d      	mov	r5, r1
 800e28e:	b09d      	sub	sp, #116	@ 0x74
 800e290:	4614      	mov	r4, r2
 800e292:	4698      	mov	r8, r3
 800e294:	4606      	mov	r6, r0
 800e296:	b118      	cbz	r0, 800e2a0 <_vfiprintf_r+0x18>
 800e298:	6a03      	ldr	r3, [r0, #32]
 800e29a:	b90b      	cbnz	r3, 800e2a0 <_vfiprintf_r+0x18>
 800e29c:	f7fe f8fe 	bl	800c49c <__sinit>
 800e2a0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e2a2:	07d9      	lsls	r1, r3, #31
 800e2a4:	d405      	bmi.n	800e2b2 <_vfiprintf_r+0x2a>
 800e2a6:	89ab      	ldrh	r3, [r5, #12]
 800e2a8:	059a      	lsls	r2, r3, #22
 800e2aa:	d402      	bmi.n	800e2b2 <_vfiprintf_r+0x2a>
 800e2ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e2ae:	f7fe fb6c 	bl	800c98a <__retarget_lock_acquire_recursive>
 800e2b2:	89ab      	ldrh	r3, [r5, #12]
 800e2b4:	071b      	lsls	r3, r3, #28
 800e2b6:	d501      	bpl.n	800e2bc <_vfiprintf_r+0x34>
 800e2b8:	692b      	ldr	r3, [r5, #16]
 800e2ba:	b99b      	cbnz	r3, 800e2e4 <_vfiprintf_r+0x5c>
 800e2bc:	4629      	mov	r1, r5
 800e2be:	4630      	mov	r0, r6
 800e2c0:	f7fe fa34 	bl	800c72c <__swsetup_r>
 800e2c4:	b170      	cbz	r0, 800e2e4 <_vfiprintf_r+0x5c>
 800e2c6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e2c8:	07dc      	lsls	r4, r3, #31
 800e2ca:	d504      	bpl.n	800e2d6 <_vfiprintf_r+0x4e>
 800e2cc:	f04f 30ff 	mov.w	r0, #4294967295
 800e2d0:	b01d      	add	sp, #116	@ 0x74
 800e2d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e2d6:	89ab      	ldrh	r3, [r5, #12]
 800e2d8:	0598      	lsls	r0, r3, #22
 800e2da:	d4f7      	bmi.n	800e2cc <_vfiprintf_r+0x44>
 800e2dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e2de:	f7fe fb55 	bl	800c98c <__retarget_lock_release_recursive>
 800e2e2:	e7f3      	b.n	800e2cc <_vfiprintf_r+0x44>
 800e2e4:	2300      	movs	r3, #0
 800e2e6:	9309      	str	r3, [sp, #36]	@ 0x24
 800e2e8:	2320      	movs	r3, #32
 800e2ea:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e2ee:	f8cd 800c 	str.w	r8, [sp, #12]
 800e2f2:	2330      	movs	r3, #48	@ 0x30
 800e2f4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800e4a4 <_vfiprintf_r+0x21c>
 800e2f8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e2fc:	f04f 0901 	mov.w	r9, #1
 800e300:	4623      	mov	r3, r4
 800e302:	469a      	mov	sl, r3
 800e304:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e308:	b10a      	cbz	r2, 800e30e <_vfiprintf_r+0x86>
 800e30a:	2a25      	cmp	r2, #37	@ 0x25
 800e30c:	d1f9      	bne.n	800e302 <_vfiprintf_r+0x7a>
 800e30e:	ebba 0b04 	subs.w	fp, sl, r4
 800e312:	d00b      	beq.n	800e32c <_vfiprintf_r+0xa4>
 800e314:	465b      	mov	r3, fp
 800e316:	4622      	mov	r2, r4
 800e318:	4629      	mov	r1, r5
 800e31a:	4630      	mov	r0, r6
 800e31c:	f7ff ffa1 	bl	800e262 <__sfputs_r>
 800e320:	3001      	adds	r0, #1
 800e322:	f000 80a7 	beq.w	800e474 <_vfiprintf_r+0x1ec>
 800e326:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e328:	445a      	add	r2, fp
 800e32a:	9209      	str	r2, [sp, #36]	@ 0x24
 800e32c:	f89a 3000 	ldrb.w	r3, [sl]
 800e330:	2b00      	cmp	r3, #0
 800e332:	f000 809f 	beq.w	800e474 <_vfiprintf_r+0x1ec>
 800e336:	2300      	movs	r3, #0
 800e338:	f04f 32ff 	mov.w	r2, #4294967295
 800e33c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e340:	f10a 0a01 	add.w	sl, sl, #1
 800e344:	9304      	str	r3, [sp, #16]
 800e346:	9307      	str	r3, [sp, #28]
 800e348:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e34c:	931a      	str	r3, [sp, #104]	@ 0x68
 800e34e:	4654      	mov	r4, sl
 800e350:	2205      	movs	r2, #5
 800e352:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e356:	4853      	ldr	r0, [pc, #332]	@ (800e4a4 <_vfiprintf_r+0x21c>)
 800e358:	f7f1 ff4a 	bl	80001f0 <memchr>
 800e35c:	9a04      	ldr	r2, [sp, #16]
 800e35e:	b9d8      	cbnz	r0, 800e398 <_vfiprintf_r+0x110>
 800e360:	06d1      	lsls	r1, r2, #27
 800e362:	bf44      	itt	mi
 800e364:	2320      	movmi	r3, #32
 800e366:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e36a:	0713      	lsls	r3, r2, #28
 800e36c:	bf44      	itt	mi
 800e36e:	232b      	movmi	r3, #43	@ 0x2b
 800e370:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e374:	f89a 3000 	ldrb.w	r3, [sl]
 800e378:	2b2a      	cmp	r3, #42	@ 0x2a
 800e37a:	d015      	beq.n	800e3a8 <_vfiprintf_r+0x120>
 800e37c:	9a07      	ldr	r2, [sp, #28]
 800e37e:	4654      	mov	r4, sl
 800e380:	2000      	movs	r0, #0
 800e382:	f04f 0c0a 	mov.w	ip, #10
 800e386:	4621      	mov	r1, r4
 800e388:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e38c:	3b30      	subs	r3, #48	@ 0x30
 800e38e:	2b09      	cmp	r3, #9
 800e390:	d94b      	bls.n	800e42a <_vfiprintf_r+0x1a2>
 800e392:	b1b0      	cbz	r0, 800e3c2 <_vfiprintf_r+0x13a>
 800e394:	9207      	str	r2, [sp, #28]
 800e396:	e014      	b.n	800e3c2 <_vfiprintf_r+0x13a>
 800e398:	eba0 0308 	sub.w	r3, r0, r8
 800e39c:	fa09 f303 	lsl.w	r3, r9, r3
 800e3a0:	4313      	orrs	r3, r2
 800e3a2:	9304      	str	r3, [sp, #16]
 800e3a4:	46a2      	mov	sl, r4
 800e3a6:	e7d2      	b.n	800e34e <_vfiprintf_r+0xc6>
 800e3a8:	9b03      	ldr	r3, [sp, #12]
 800e3aa:	1d19      	adds	r1, r3, #4
 800e3ac:	681b      	ldr	r3, [r3, #0]
 800e3ae:	9103      	str	r1, [sp, #12]
 800e3b0:	2b00      	cmp	r3, #0
 800e3b2:	bfbb      	ittet	lt
 800e3b4:	425b      	neglt	r3, r3
 800e3b6:	f042 0202 	orrlt.w	r2, r2, #2
 800e3ba:	9307      	strge	r3, [sp, #28]
 800e3bc:	9307      	strlt	r3, [sp, #28]
 800e3be:	bfb8      	it	lt
 800e3c0:	9204      	strlt	r2, [sp, #16]
 800e3c2:	7823      	ldrb	r3, [r4, #0]
 800e3c4:	2b2e      	cmp	r3, #46	@ 0x2e
 800e3c6:	d10a      	bne.n	800e3de <_vfiprintf_r+0x156>
 800e3c8:	7863      	ldrb	r3, [r4, #1]
 800e3ca:	2b2a      	cmp	r3, #42	@ 0x2a
 800e3cc:	d132      	bne.n	800e434 <_vfiprintf_r+0x1ac>
 800e3ce:	9b03      	ldr	r3, [sp, #12]
 800e3d0:	1d1a      	adds	r2, r3, #4
 800e3d2:	681b      	ldr	r3, [r3, #0]
 800e3d4:	9203      	str	r2, [sp, #12]
 800e3d6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e3da:	3402      	adds	r4, #2
 800e3dc:	9305      	str	r3, [sp, #20]
 800e3de:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800e4b4 <_vfiprintf_r+0x22c>
 800e3e2:	7821      	ldrb	r1, [r4, #0]
 800e3e4:	2203      	movs	r2, #3
 800e3e6:	4650      	mov	r0, sl
 800e3e8:	f7f1 ff02 	bl	80001f0 <memchr>
 800e3ec:	b138      	cbz	r0, 800e3fe <_vfiprintf_r+0x176>
 800e3ee:	9b04      	ldr	r3, [sp, #16]
 800e3f0:	eba0 000a 	sub.w	r0, r0, sl
 800e3f4:	2240      	movs	r2, #64	@ 0x40
 800e3f6:	4082      	lsls	r2, r0
 800e3f8:	4313      	orrs	r3, r2
 800e3fa:	3401      	adds	r4, #1
 800e3fc:	9304      	str	r3, [sp, #16]
 800e3fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e402:	4829      	ldr	r0, [pc, #164]	@ (800e4a8 <_vfiprintf_r+0x220>)
 800e404:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e408:	2206      	movs	r2, #6
 800e40a:	f7f1 fef1 	bl	80001f0 <memchr>
 800e40e:	2800      	cmp	r0, #0
 800e410:	d03f      	beq.n	800e492 <_vfiprintf_r+0x20a>
 800e412:	4b26      	ldr	r3, [pc, #152]	@ (800e4ac <_vfiprintf_r+0x224>)
 800e414:	bb1b      	cbnz	r3, 800e45e <_vfiprintf_r+0x1d6>
 800e416:	9b03      	ldr	r3, [sp, #12]
 800e418:	3307      	adds	r3, #7
 800e41a:	f023 0307 	bic.w	r3, r3, #7
 800e41e:	3308      	adds	r3, #8
 800e420:	9303      	str	r3, [sp, #12]
 800e422:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e424:	443b      	add	r3, r7
 800e426:	9309      	str	r3, [sp, #36]	@ 0x24
 800e428:	e76a      	b.n	800e300 <_vfiprintf_r+0x78>
 800e42a:	fb0c 3202 	mla	r2, ip, r2, r3
 800e42e:	460c      	mov	r4, r1
 800e430:	2001      	movs	r0, #1
 800e432:	e7a8      	b.n	800e386 <_vfiprintf_r+0xfe>
 800e434:	2300      	movs	r3, #0
 800e436:	3401      	adds	r4, #1
 800e438:	9305      	str	r3, [sp, #20]
 800e43a:	4619      	mov	r1, r3
 800e43c:	f04f 0c0a 	mov.w	ip, #10
 800e440:	4620      	mov	r0, r4
 800e442:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e446:	3a30      	subs	r2, #48	@ 0x30
 800e448:	2a09      	cmp	r2, #9
 800e44a:	d903      	bls.n	800e454 <_vfiprintf_r+0x1cc>
 800e44c:	2b00      	cmp	r3, #0
 800e44e:	d0c6      	beq.n	800e3de <_vfiprintf_r+0x156>
 800e450:	9105      	str	r1, [sp, #20]
 800e452:	e7c4      	b.n	800e3de <_vfiprintf_r+0x156>
 800e454:	fb0c 2101 	mla	r1, ip, r1, r2
 800e458:	4604      	mov	r4, r0
 800e45a:	2301      	movs	r3, #1
 800e45c:	e7f0      	b.n	800e440 <_vfiprintf_r+0x1b8>
 800e45e:	ab03      	add	r3, sp, #12
 800e460:	9300      	str	r3, [sp, #0]
 800e462:	462a      	mov	r2, r5
 800e464:	4b12      	ldr	r3, [pc, #72]	@ (800e4b0 <_vfiprintf_r+0x228>)
 800e466:	a904      	add	r1, sp, #16
 800e468:	4630      	mov	r0, r6
 800e46a:	f7fd fbd3 	bl	800bc14 <_printf_float>
 800e46e:	4607      	mov	r7, r0
 800e470:	1c78      	adds	r0, r7, #1
 800e472:	d1d6      	bne.n	800e422 <_vfiprintf_r+0x19a>
 800e474:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e476:	07d9      	lsls	r1, r3, #31
 800e478:	d405      	bmi.n	800e486 <_vfiprintf_r+0x1fe>
 800e47a:	89ab      	ldrh	r3, [r5, #12]
 800e47c:	059a      	lsls	r2, r3, #22
 800e47e:	d402      	bmi.n	800e486 <_vfiprintf_r+0x1fe>
 800e480:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e482:	f7fe fa83 	bl	800c98c <__retarget_lock_release_recursive>
 800e486:	89ab      	ldrh	r3, [r5, #12]
 800e488:	065b      	lsls	r3, r3, #25
 800e48a:	f53f af1f 	bmi.w	800e2cc <_vfiprintf_r+0x44>
 800e48e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e490:	e71e      	b.n	800e2d0 <_vfiprintf_r+0x48>
 800e492:	ab03      	add	r3, sp, #12
 800e494:	9300      	str	r3, [sp, #0]
 800e496:	462a      	mov	r2, r5
 800e498:	4b05      	ldr	r3, [pc, #20]	@ (800e4b0 <_vfiprintf_r+0x228>)
 800e49a:	a904      	add	r1, sp, #16
 800e49c:	4630      	mov	r0, r6
 800e49e:	f7fd fe51 	bl	800c144 <_printf_i>
 800e4a2:	e7e4      	b.n	800e46e <_vfiprintf_r+0x1e6>
 800e4a4:	0800f9e8 	.word	0x0800f9e8
 800e4a8:	0800f9f2 	.word	0x0800f9f2
 800e4ac:	0800bc15 	.word	0x0800bc15
 800e4b0:	0800e263 	.word	0x0800e263
 800e4b4:	0800f9ee 	.word	0x0800f9ee

0800e4b8 <__sflush_r>:
 800e4b8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e4bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e4c0:	0716      	lsls	r6, r2, #28
 800e4c2:	4605      	mov	r5, r0
 800e4c4:	460c      	mov	r4, r1
 800e4c6:	d454      	bmi.n	800e572 <__sflush_r+0xba>
 800e4c8:	684b      	ldr	r3, [r1, #4]
 800e4ca:	2b00      	cmp	r3, #0
 800e4cc:	dc02      	bgt.n	800e4d4 <__sflush_r+0x1c>
 800e4ce:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800e4d0:	2b00      	cmp	r3, #0
 800e4d2:	dd48      	ble.n	800e566 <__sflush_r+0xae>
 800e4d4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e4d6:	2e00      	cmp	r6, #0
 800e4d8:	d045      	beq.n	800e566 <__sflush_r+0xae>
 800e4da:	2300      	movs	r3, #0
 800e4dc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800e4e0:	682f      	ldr	r7, [r5, #0]
 800e4e2:	6a21      	ldr	r1, [r4, #32]
 800e4e4:	602b      	str	r3, [r5, #0]
 800e4e6:	d030      	beq.n	800e54a <__sflush_r+0x92>
 800e4e8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800e4ea:	89a3      	ldrh	r3, [r4, #12]
 800e4ec:	0759      	lsls	r1, r3, #29
 800e4ee:	d505      	bpl.n	800e4fc <__sflush_r+0x44>
 800e4f0:	6863      	ldr	r3, [r4, #4]
 800e4f2:	1ad2      	subs	r2, r2, r3
 800e4f4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800e4f6:	b10b      	cbz	r3, 800e4fc <__sflush_r+0x44>
 800e4f8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800e4fa:	1ad2      	subs	r2, r2, r3
 800e4fc:	2300      	movs	r3, #0
 800e4fe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e500:	6a21      	ldr	r1, [r4, #32]
 800e502:	4628      	mov	r0, r5
 800e504:	47b0      	blx	r6
 800e506:	1c43      	adds	r3, r0, #1
 800e508:	89a3      	ldrh	r3, [r4, #12]
 800e50a:	d106      	bne.n	800e51a <__sflush_r+0x62>
 800e50c:	6829      	ldr	r1, [r5, #0]
 800e50e:	291d      	cmp	r1, #29
 800e510:	d82b      	bhi.n	800e56a <__sflush_r+0xb2>
 800e512:	4a2a      	ldr	r2, [pc, #168]	@ (800e5bc <__sflush_r+0x104>)
 800e514:	410a      	asrs	r2, r1
 800e516:	07d6      	lsls	r6, r2, #31
 800e518:	d427      	bmi.n	800e56a <__sflush_r+0xb2>
 800e51a:	2200      	movs	r2, #0
 800e51c:	6062      	str	r2, [r4, #4]
 800e51e:	04d9      	lsls	r1, r3, #19
 800e520:	6922      	ldr	r2, [r4, #16]
 800e522:	6022      	str	r2, [r4, #0]
 800e524:	d504      	bpl.n	800e530 <__sflush_r+0x78>
 800e526:	1c42      	adds	r2, r0, #1
 800e528:	d101      	bne.n	800e52e <__sflush_r+0x76>
 800e52a:	682b      	ldr	r3, [r5, #0]
 800e52c:	b903      	cbnz	r3, 800e530 <__sflush_r+0x78>
 800e52e:	6560      	str	r0, [r4, #84]	@ 0x54
 800e530:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e532:	602f      	str	r7, [r5, #0]
 800e534:	b1b9      	cbz	r1, 800e566 <__sflush_r+0xae>
 800e536:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e53a:	4299      	cmp	r1, r3
 800e53c:	d002      	beq.n	800e544 <__sflush_r+0x8c>
 800e53e:	4628      	mov	r0, r5
 800e540:	f7ff f89e 	bl	800d680 <_free_r>
 800e544:	2300      	movs	r3, #0
 800e546:	6363      	str	r3, [r4, #52]	@ 0x34
 800e548:	e00d      	b.n	800e566 <__sflush_r+0xae>
 800e54a:	2301      	movs	r3, #1
 800e54c:	4628      	mov	r0, r5
 800e54e:	47b0      	blx	r6
 800e550:	4602      	mov	r2, r0
 800e552:	1c50      	adds	r0, r2, #1
 800e554:	d1c9      	bne.n	800e4ea <__sflush_r+0x32>
 800e556:	682b      	ldr	r3, [r5, #0]
 800e558:	2b00      	cmp	r3, #0
 800e55a:	d0c6      	beq.n	800e4ea <__sflush_r+0x32>
 800e55c:	2b1d      	cmp	r3, #29
 800e55e:	d001      	beq.n	800e564 <__sflush_r+0xac>
 800e560:	2b16      	cmp	r3, #22
 800e562:	d11e      	bne.n	800e5a2 <__sflush_r+0xea>
 800e564:	602f      	str	r7, [r5, #0]
 800e566:	2000      	movs	r0, #0
 800e568:	e022      	b.n	800e5b0 <__sflush_r+0xf8>
 800e56a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e56e:	b21b      	sxth	r3, r3
 800e570:	e01b      	b.n	800e5aa <__sflush_r+0xf2>
 800e572:	690f      	ldr	r7, [r1, #16]
 800e574:	2f00      	cmp	r7, #0
 800e576:	d0f6      	beq.n	800e566 <__sflush_r+0xae>
 800e578:	0793      	lsls	r3, r2, #30
 800e57a:	680e      	ldr	r6, [r1, #0]
 800e57c:	bf08      	it	eq
 800e57e:	694b      	ldreq	r3, [r1, #20]
 800e580:	600f      	str	r7, [r1, #0]
 800e582:	bf18      	it	ne
 800e584:	2300      	movne	r3, #0
 800e586:	eba6 0807 	sub.w	r8, r6, r7
 800e58a:	608b      	str	r3, [r1, #8]
 800e58c:	f1b8 0f00 	cmp.w	r8, #0
 800e590:	dde9      	ble.n	800e566 <__sflush_r+0xae>
 800e592:	6a21      	ldr	r1, [r4, #32]
 800e594:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800e596:	4643      	mov	r3, r8
 800e598:	463a      	mov	r2, r7
 800e59a:	4628      	mov	r0, r5
 800e59c:	47b0      	blx	r6
 800e59e:	2800      	cmp	r0, #0
 800e5a0:	dc08      	bgt.n	800e5b4 <__sflush_r+0xfc>
 800e5a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e5a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e5aa:	81a3      	strh	r3, [r4, #12]
 800e5ac:	f04f 30ff 	mov.w	r0, #4294967295
 800e5b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e5b4:	4407      	add	r7, r0
 800e5b6:	eba8 0800 	sub.w	r8, r8, r0
 800e5ba:	e7e7      	b.n	800e58c <__sflush_r+0xd4>
 800e5bc:	dfbffffe 	.word	0xdfbffffe

0800e5c0 <_fflush_r>:
 800e5c0:	b538      	push	{r3, r4, r5, lr}
 800e5c2:	690b      	ldr	r3, [r1, #16]
 800e5c4:	4605      	mov	r5, r0
 800e5c6:	460c      	mov	r4, r1
 800e5c8:	b913      	cbnz	r3, 800e5d0 <_fflush_r+0x10>
 800e5ca:	2500      	movs	r5, #0
 800e5cc:	4628      	mov	r0, r5
 800e5ce:	bd38      	pop	{r3, r4, r5, pc}
 800e5d0:	b118      	cbz	r0, 800e5da <_fflush_r+0x1a>
 800e5d2:	6a03      	ldr	r3, [r0, #32]
 800e5d4:	b90b      	cbnz	r3, 800e5da <_fflush_r+0x1a>
 800e5d6:	f7fd ff61 	bl	800c49c <__sinit>
 800e5da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e5de:	2b00      	cmp	r3, #0
 800e5e0:	d0f3      	beq.n	800e5ca <_fflush_r+0xa>
 800e5e2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800e5e4:	07d0      	lsls	r0, r2, #31
 800e5e6:	d404      	bmi.n	800e5f2 <_fflush_r+0x32>
 800e5e8:	0599      	lsls	r1, r3, #22
 800e5ea:	d402      	bmi.n	800e5f2 <_fflush_r+0x32>
 800e5ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e5ee:	f7fe f9cc 	bl	800c98a <__retarget_lock_acquire_recursive>
 800e5f2:	4628      	mov	r0, r5
 800e5f4:	4621      	mov	r1, r4
 800e5f6:	f7ff ff5f 	bl	800e4b8 <__sflush_r>
 800e5fa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e5fc:	07da      	lsls	r2, r3, #31
 800e5fe:	4605      	mov	r5, r0
 800e600:	d4e4      	bmi.n	800e5cc <_fflush_r+0xc>
 800e602:	89a3      	ldrh	r3, [r4, #12]
 800e604:	059b      	lsls	r3, r3, #22
 800e606:	d4e1      	bmi.n	800e5cc <_fflush_r+0xc>
 800e608:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e60a:	f7fe f9bf 	bl	800c98c <__retarget_lock_release_recursive>
 800e60e:	e7dd      	b.n	800e5cc <_fflush_r+0xc>

0800e610 <fiprintf>:
 800e610:	b40e      	push	{r1, r2, r3}
 800e612:	b503      	push	{r0, r1, lr}
 800e614:	4601      	mov	r1, r0
 800e616:	ab03      	add	r3, sp, #12
 800e618:	4805      	ldr	r0, [pc, #20]	@ (800e630 <fiprintf+0x20>)
 800e61a:	f853 2b04 	ldr.w	r2, [r3], #4
 800e61e:	6800      	ldr	r0, [r0, #0]
 800e620:	9301      	str	r3, [sp, #4]
 800e622:	f7ff fe31 	bl	800e288 <_vfiprintf_r>
 800e626:	b002      	add	sp, #8
 800e628:	f85d eb04 	ldr.w	lr, [sp], #4
 800e62c:	b003      	add	sp, #12
 800e62e:	4770      	bx	lr
 800e630:	2000001c 	.word	0x2000001c

0800e634 <__swhatbuf_r>:
 800e634:	b570      	push	{r4, r5, r6, lr}
 800e636:	460c      	mov	r4, r1
 800e638:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e63c:	2900      	cmp	r1, #0
 800e63e:	b096      	sub	sp, #88	@ 0x58
 800e640:	4615      	mov	r5, r2
 800e642:	461e      	mov	r6, r3
 800e644:	da0d      	bge.n	800e662 <__swhatbuf_r+0x2e>
 800e646:	89a3      	ldrh	r3, [r4, #12]
 800e648:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800e64c:	f04f 0100 	mov.w	r1, #0
 800e650:	bf14      	ite	ne
 800e652:	2340      	movne	r3, #64	@ 0x40
 800e654:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800e658:	2000      	movs	r0, #0
 800e65a:	6031      	str	r1, [r6, #0]
 800e65c:	602b      	str	r3, [r5, #0]
 800e65e:	b016      	add	sp, #88	@ 0x58
 800e660:	bd70      	pop	{r4, r5, r6, pc}
 800e662:	466a      	mov	r2, sp
 800e664:	f000 f862 	bl	800e72c <_fstat_r>
 800e668:	2800      	cmp	r0, #0
 800e66a:	dbec      	blt.n	800e646 <__swhatbuf_r+0x12>
 800e66c:	9901      	ldr	r1, [sp, #4]
 800e66e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800e672:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800e676:	4259      	negs	r1, r3
 800e678:	4159      	adcs	r1, r3
 800e67a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e67e:	e7eb      	b.n	800e658 <__swhatbuf_r+0x24>

0800e680 <__smakebuf_r>:
 800e680:	898b      	ldrh	r3, [r1, #12]
 800e682:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e684:	079d      	lsls	r5, r3, #30
 800e686:	4606      	mov	r6, r0
 800e688:	460c      	mov	r4, r1
 800e68a:	d507      	bpl.n	800e69c <__smakebuf_r+0x1c>
 800e68c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800e690:	6023      	str	r3, [r4, #0]
 800e692:	6123      	str	r3, [r4, #16]
 800e694:	2301      	movs	r3, #1
 800e696:	6163      	str	r3, [r4, #20]
 800e698:	b003      	add	sp, #12
 800e69a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e69c:	ab01      	add	r3, sp, #4
 800e69e:	466a      	mov	r2, sp
 800e6a0:	f7ff ffc8 	bl	800e634 <__swhatbuf_r>
 800e6a4:	9f00      	ldr	r7, [sp, #0]
 800e6a6:	4605      	mov	r5, r0
 800e6a8:	4639      	mov	r1, r7
 800e6aa:	4630      	mov	r0, r6
 800e6ac:	f7ff f85c 	bl	800d768 <_malloc_r>
 800e6b0:	b948      	cbnz	r0, 800e6c6 <__smakebuf_r+0x46>
 800e6b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e6b6:	059a      	lsls	r2, r3, #22
 800e6b8:	d4ee      	bmi.n	800e698 <__smakebuf_r+0x18>
 800e6ba:	f023 0303 	bic.w	r3, r3, #3
 800e6be:	f043 0302 	orr.w	r3, r3, #2
 800e6c2:	81a3      	strh	r3, [r4, #12]
 800e6c4:	e7e2      	b.n	800e68c <__smakebuf_r+0xc>
 800e6c6:	89a3      	ldrh	r3, [r4, #12]
 800e6c8:	6020      	str	r0, [r4, #0]
 800e6ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e6ce:	81a3      	strh	r3, [r4, #12]
 800e6d0:	9b01      	ldr	r3, [sp, #4]
 800e6d2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800e6d6:	b15b      	cbz	r3, 800e6f0 <__smakebuf_r+0x70>
 800e6d8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e6dc:	4630      	mov	r0, r6
 800e6de:	f000 f837 	bl	800e750 <_isatty_r>
 800e6e2:	b128      	cbz	r0, 800e6f0 <__smakebuf_r+0x70>
 800e6e4:	89a3      	ldrh	r3, [r4, #12]
 800e6e6:	f023 0303 	bic.w	r3, r3, #3
 800e6ea:	f043 0301 	orr.w	r3, r3, #1
 800e6ee:	81a3      	strh	r3, [r4, #12]
 800e6f0:	89a3      	ldrh	r3, [r4, #12]
 800e6f2:	431d      	orrs	r5, r3
 800e6f4:	81a5      	strh	r5, [r4, #12]
 800e6f6:	e7cf      	b.n	800e698 <__smakebuf_r+0x18>

0800e6f8 <memmove>:
 800e6f8:	4288      	cmp	r0, r1
 800e6fa:	b510      	push	{r4, lr}
 800e6fc:	eb01 0402 	add.w	r4, r1, r2
 800e700:	d902      	bls.n	800e708 <memmove+0x10>
 800e702:	4284      	cmp	r4, r0
 800e704:	4623      	mov	r3, r4
 800e706:	d807      	bhi.n	800e718 <memmove+0x20>
 800e708:	1e43      	subs	r3, r0, #1
 800e70a:	42a1      	cmp	r1, r4
 800e70c:	d008      	beq.n	800e720 <memmove+0x28>
 800e70e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e712:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e716:	e7f8      	b.n	800e70a <memmove+0x12>
 800e718:	4402      	add	r2, r0
 800e71a:	4601      	mov	r1, r0
 800e71c:	428a      	cmp	r2, r1
 800e71e:	d100      	bne.n	800e722 <memmove+0x2a>
 800e720:	bd10      	pop	{r4, pc}
 800e722:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e726:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e72a:	e7f7      	b.n	800e71c <memmove+0x24>

0800e72c <_fstat_r>:
 800e72c:	b538      	push	{r3, r4, r5, lr}
 800e72e:	4d07      	ldr	r5, [pc, #28]	@ (800e74c <_fstat_r+0x20>)
 800e730:	2300      	movs	r3, #0
 800e732:	4604      	mov	r4, r0
 800e734:	4608      	mov	r0, r1
 800e736:	4611      	mov	r1, r2
 800e738:	602b      	str	r3, [r5, #0]
 800e73a:	f7f7 f897 	bl	800586c <_fstat>
 800e73e:	1c43      	adds	r3, r0, #1
 800e740:	d102      	bne.n	800e748 <_fstat_r+0x1c>
 800e742:	682b      	ldr	r3, [r5, #0]
 800e744:	b103      	cbz	r3, 800e748 <_fstat_r+0x1c>
 800e746:	6023      	str	r3, [r4, #0]
 800e748:	bd38      	pop	{r3, r4, r5, pc}
 800e74a:	bf00      	nop
 800e74c:	20001408 	.word	0x20001408

0800e750 <_isatty_r>:
 800e750:	b538      	push	{r3, r4, r5, lr}
 800e752:	4d06      	ldr	r5, [pc, #24]	@ (800e76c <_isatty_r+0x1c>)
 800e754:	2300      	movs	r3, #0
 800e756:	4604      	mov	r4, r0
 800e758:	4608      	mov	r0, r1
 800e75a:	602b      	str	r3, [r5, #0]
 800e75c:	f7f7 f896 	bl	800588c <_isatty>
 800e760:	1c43      	adds	r3, r0, #1
 800e762:	d102      	bne.n	800e76a <_isatty_r+0x1a>
 800e764:	682b      	ldr	r3, [r5, #0]
 800e766:	b103      	cbz	r3, 800e76a <_isatty_r+0x1a>
 800e768:	6023      	str	r3, [r4, #0]
 800e76a:	bd38      	pop	{r3, r4, r5, pc}
 800e76c:	20001408 	.word	0x20001408

0800e770 <_sbrk_r>:
 800e770:	b538      	push	{r3, r4, r5, lr}
 800e772:	4d06      	ldr	r5, [pc, #24]	@ (800e78c <_sbrk_r+0x1c>)
 800e774:	2300      	movs	r3, #0
 800e776:	4604      	mov	r4, r0
 800e778:	4608      	mov	r0, r1
 800e77a:	602b      	str	r3, [r5, #0]
 800e77c:	f7f7 f89e 	bl	80058bc <_sbrk>
 800e780:	1c43      	adds	r3, r0, #1
 800e782:	d102      	bne.n	800e78a <_sbrk_r+0x1a>
 800e784:	682b      	ldr	r3, [r5, #0]
 800e786:	b103      	cbz	r3, 800e78a <_sbrk_r+0x1a>
 800e788:	6023      	str	r3, [r4, #0]
 800e78a:	bd38      	pop	{r3, r4, r5, pc}
 800e78c:	20001408 	.word	0x20001408

0800e790 <abort>:
 800e790:	b508      	push	{r3, lr}
 800e792:	2006      	movs	r0, #6
 800e794:	f000 f88c 	bl	800e8b0 <raise>
 800e798:	2001      	movs	r0, #1
 800e79a:	f7f7 f817 	bl	80057cc <_exit>

0800e79e <_calloc_r>:
 800e79e:	b570      	push	{r4, r5, r6, lr}
 800e7a0:	fba1 5402 	umull	r5, r4, r1, r2
 800e7a4:	b93c      	cbnz	r4, 800e7b6 <_calloc_r+0x18>
 800e7a6:	4629      	mov	r1, r5
 800e7a8:	f7fe ffde 	bl	800d768 <_malloc_r>
 800e7ac:	4606      	mov	r6, r0
 800e7ae:	b928      	cbnz	r0, 800e7bc <_calloc_r+0x1e>
 800e7b0:	2600      	movs	r6, #0
 800e7b2:	4630      	mov	r0, r6
 800e7b4:	bd70      	pop	{r4, r5, r6, pc}
 800e7b6:	220c      	movs	r2, #12
 800e7b8:	6002      	str	r2, [r0, #0]
 800e7ba:	e7f9      	b.n	800e7b0 <_calloc_r+0x12>
 800e7bc:	462a      	mov	r2, r5
 800e7be:	4621      	mov	r1, r4
 800e7c0:	f7fe f80a 	bl	800c7d8 <memset>
 800e7c4:	e7f5      	b.n	800e7b2 <_calloc_r+0x14>

0800e7c6 <__ascii_mbtowc>:
 800e7c6:	b082      	sub	sp, #8
 800e7c8:	b901      	cbnz	r1, 800e7cc <__ascii_mbtowc+0x6>
 800e7ca:	a901      	add	r1, sp, #4
 800e7cc:	b142      	cbz	r2, 800e7e0 <__ascii_mbtowc+0x1a>
 800e7ce:	b14b      	cbz	r3, 800e7e4 <__ascii_mbtowc+0x1e>
 800e7d0:	7813      	ldrb	r3, [r2, #0]
 800e7d2:	600b      	str	r3, [r1, #0]
 800e7d4:	7812      	ldrb	r2, [r2, #0]
 800e7d6:	1e10      	subs	r0, r2, #0
 800e7d8:	bf18      	it	ne
 800e7da:	2001      	movne	r0, #1
 800e7dc:	b002      	add	sp, #8
 800e7de:	4770      	bx	lr
 800e7e0:	4610      	mov	r0, r2
 800e7e2:	e7fb      	b.n	800e7dc <__ascii_mbtowc+0x16>
 800e7e4:	f06f 0001 	mvn.w	r0, #1
 800e7e8:	e7f8      	b.n	800e7dc <__ascii_mbtowc+0x16>

0800e7ea <_realloc_r>:
 800e7ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e7ee:	4680      	mov	r8, r0
 800e7f0:	4615      	mov	r5, r2
 800e7f2:	460c      	mov	r4, r1
 800e7f4:	b921      	cbnz	r1, 800e800 <_realloc_r+0x16>
 800e7f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e7fa:	4611      	mov	r1, r2
 800e7fc:	f7fe bfb4 	b.w	800d768 <_malloc_r>
 800e800:	b92a      	cbnz	r2, 800e80e <_realloc_r+0x24>
 800e802:	f7fe ff3d 	bl	800d680 <_free_r>
 800e806:	2400      	movs	r4, #0
 800e808:	4620      	mov	r0, r4
 800e80a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e80e:	f000 f86b 	bl	800e8e8 <_malloc_usable_size_r>
 800e812:	4285      	cmp	r5, r0
 800e814:	4606      	mov	r6, r0
 800e816:	d802      	bhi.n	800e81e <_realloc_r+0x34>
 800e818:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800e81c:	d8f4      	bhi.n	800e808 <_realloc_r+0x1e>
 800e81e:	4629      	mov	r1, r5
 800e820:	4640      	mov	r0, r8
 800e822:	f7fe ffa1 	bl	800d768 <_malloc_r>
 800e826:	4607      	mov	r7, r0
 800e828:	2800      	cmp	r0, #0
 800e82a:	d0ec      	beq.n	800e806 <_realloc_r+0x1c>
 800e82c:	42b5      	cmp	r5, r6
 800e82e:	462a      	mov	r2, r5
 800e830:	4621      	mov	r1, r4
 800e832:	bf28      	it	cs
 800e834:	4632      	movcs	r2, r6
 800e836:	f7fe f8aa 	bl	800c98e <memcpy>
 800e83a:	4621      	mov	r1, r4
 800e83c:	4640      	mov	r0, r8
 800e83e:	f7fe ff1f 	bl	800d680 <_free_r>
 800e842:	463c      	mov	r4, r7
 800e844:	e7e0      	b.n	800e808 <_realloc_r+0x1e>

0800e846 <__ascii_wctomb>:
 800e846:	4603      	mov	r3, r0
 800e848:	4608      	mov	r0, r1
 800e84a:	b141      	cbz	r1, 800e85e <__ascii_wctomb+0x18>
 800e84c:	2aff      	cmp	r2, #255	@ 0xff
 800e84e:	d904      	bls.n	800e85a <__ascii_wctomb+0x14>
 800e850:	228a      	movs	r2, #138	@ 0x8a
 800e852:	601a      	str	r2, [r3, #0]
 800e854:	f04f 30ff 	mov.w	r0, #4294967295
 800e858:	4770      	bx	lr
 800e85a:	700a      	strb	r2, [r1, #0]
 800e85c:	2001      	movs	r0, #1
 800e85e:	4770      	bx	lr

0800e860 <_raise_r>:
 800e860:	291f      	cmp	r1, #31
 800e862:	b538      	push	{r3, r4, r5, lr}
 800e864:	4605      	mov	r5, r0
 800e866:	460c      	mov	r4, r1
 800e868:	d904      	bls.n	800e874 <_raise_r+0x14>
 800e86a:	2316      	movs	r3, #22
 800e86c:	6003      	str	r3, [r0, #0]
 800e86e:	f04f 30ff 	mov.w	r0, #4294967295
 800e872:	bd38      	pop	{r3, r4, r5, pc}
 800e874:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e876:	b112      	cbz	r2, 800e87e <_raise_r+0x1e>
 800e878:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e87c:	b94b      	cbnz	r3, 800e892 <_raise_r+0x32>
 800e87e:	4628      	mov	r0, r5
 800e880:	f000 f830 	bl	800e8e4 <_getpid_r>
 800e884:	4622      	mov	r2, r4
 800e886:	4601      	mov	r1, r0
 800e888:	4628      	mov	r0, r5
 800e88a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e88e:	f000 b817 	b.w	800e8c0 <_kill_r>
 800e892:	2b01      	cmp	r3, #1
 800e894:	d00a      	beq.n	800e8ac <_raise_r+0x4c>
 800e896:	1c59      	adds	r1, r3, #1
 800e898:	d103      	bne.n	800e8a2 <_raise_r+0x42>
 800e89a:	2316      	movs	r3, #22
 800e89c:	6003      	str	r3, [r0, #0]
 800e89e:	2001      	movs	r0, #1
 800e8a0:	e7e7      	b.n	800e872 <_raise_r+0x12>
 800e8a2:	2100      	movs	r1, #0
 800e8a4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800e8a8:	4620      	mov	r0, r4
 800e8aa:	4798      	blx	r3
 800e8ac:	2000      	movs	r0, #0
 800e8ae:	e7e0      	b.n	800e872 <_raise_r+0x12>

0800e8b0 <raise>:
 800e8b0:	4b02      	ldr	r3, [pc, #8]	@ (800e8bc <raise+0xc>)
 800e8b2:	4601      	mov	r1, r0
 800e8b4:	6818      	ldr	r0, [r3, #0]
 800e8b6:	f7ff bfd3 	b.w	800e860 <_raise_r>
 800e8ba:	bf00      	nop
 800e8bc:	2000001c 	.word	0x2000001c

0800e8c0 <_kill_r>:
 800e8c0:	b538      	push	{r3, r4, r5, lr}
 800e8c2:	4d07      	ldr	r5, [pc, #28]	@ (800e8e0 <_kill_r+0x20>)
 800e8c4:	2300      	movs	r3, #0
 800e8c6:	4604      	mov	r4, r0
 800e8c8:	4608      	mov	r0, r1
 800e8ca:	4611      	mov	r1, r2
 800e8cc:	602b      	str	r3, [r5, #0]
 800e8ce:	f7f6 ff6d 	bl	80057ac <_kill>
 800e8d2:	1c43      	adds	r3, r0, #1
 800e8d4:	d102      	bne.n	800e8dc <_kill_r+0x1c>
 800e8d6:	682b      	ldr	r3, [r5, #0]
 800e8d8:	b103      	cbz	r3, 800e8dc <_kill_r+0x1c>
 800e8da:	6023      	str	r3, [r4, #0]
 800e8dc:	bd38      	pop	{r3, r4, r5, pc}
 800e8de:	bf00      	nop
 800e8e0:	20001408 	.word	0x20001408

0800e8e4 <_getpid_r>:
 800e8e4:	f7f6 bf5a 	b.w	800579c <_getpid>

0800e8e8 <_malloc_usable_size_r>:
 800e8e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e8ec:	1f18      	subs	r0, r3, #4
 800e8ee:	2b00      	cmp	r3, #0
 800e8f0:	bfbc      	itt	lt
 800e8f2:	580b      	ldrlt	r3, [r1, r0]
 800e8f4:	18c0      	addlt	r0, r0, r3
 800e8f6:	4770      	bx	lr

0800e8f8 <_init>:
 800e8f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e8fa:	bf00      	nop
 800e8fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e8fe:	bc08      	pop	{r3}
 800e900:	469e      	mov	lr, r3
 800e902:	4770      	bx	lr

0800e904 <_fini>:
 800e904:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e906:	bf00      	nop
 800e908:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e90a:	bc08      	pop	{r3}
 800e90c:	469e      	mov	lr, r3
 800e90e:	4770      	bx	lr
