// Copyright 2018 The Fuchsia Authors. All rights reserved.
// Use of this source code is governed by a BSD-style license that can be
// found in the LICENSE file.

#ifndef SRC_DEVICES_LIB_AMLOGIC_INCLUDE_SOC_AML_COMMON_AML_AUDIO_REGS_H_
#define SRC_DEVICES_LIB_AMLOGIC_INCLUDE_SOC_AML_COMMON_AML_AUDIO_REGS_H_

__BEGIN_CDECLS

// clang-format off

//PDM control registers
#define PDM_CTRL                    (0x00 << 2)
#define PDM_HCIC_CTRL1              (0x01 << 2)
#define PDM_HCIC_CTRL2              (0x02 << 2)
#define PDM_F1_CTRL                 (0x03 << 2)
#define PDM_F2_CTRL                 (0x04 << 2)
#define PDM_F3_CTRL                 (0x05 << 2)
#define PDM_HPF_CTRL                (0x06 << 2)
#define PDM_CHAN_CTRL               (0x07 << 2)
#define PDM_CHAN_CTRL1              (0x08 << 2)
#define PDM_COEFF_ADDR              (0x09 << 2)
#define PDM_COEFF_DATA              (0x0a << 2)
#define PDM_CLKG_CTRL               (0x0b << 2)
#define PDM_STS                     (0x0c << 2)
#define PDM_MASK_NUM                (0x0e << 2)


//Clock control registers
#define EE_AUDIO_MCLK_ENA            (1 << 31)

#define EE_AUDIO_CLK_GATE_EN        0x0000

// For version baseline (works with for S905D2G and T931G).
#define EE_AUDIO_MCLK_A_CTRL        0x0004
#define EE_AUDIO_MCLK_B_CTRL        0x0008
#define EE_AUDIO_MCLK_C_CTRL        0x000C
#define EE_AUDIO_MCLK_D_CTRL        0x0010
#define EE_AUDIO_MCLK_E_CTRL        0x0014
#define EE_AUDIO_MCLK_F_CTRL        0x0018
#define EE_AUDIO_MST_PAD_CTRL0      0x001C
#define EE_AUDIO_MST_PAD_CTRL1      0x0020

// For version S905D3G.
#define EE_AUDIO_CLK_GATE_EN1_D3G       0x0004
#define EE_AUDIO_MCLK_A_CTRL_D3G        0x0008
#define EE_AUDIO_MCLK_B_CTRL_D3G        0x000c
#define EE_AUDIO_MCLK_C_CTRL_D3G        0x0010
#define EE_AUDIO_MCLK_D_CTRL_D3G        0x0014
#define EE_AUDIO_MCLK_E_CTRL_D3G        0x0018
#define EE_AUDIO_MCLK_F_CTRL_D3G        0x001c
#define EE_AUDIO_MST_PAD_CTRL0_D3G      0x0020
#define EE_AUDIO_MST_PAD_CTRL1_D3G      0x0024
#define EE_AUDIO_SW_RESET0_D3G          0x0028
#define EE_AUDIO_SW_RESET1_D3G          0x002c

// For version A5 - src/devices/lib/amlogic/include/soc/aml-a5/a5-hw.h
// REG_BASE: A5_EE_AUDIO_BASE = 0xfe330000, offset = 0x4;
#define EE_AUDIO_CLK_GATE_EN0_A5      0x0000
#define EE_AUDIO_CLK_GATE_EN1_A5      0x0004
#define EE_AUDIO_MCLK_A_CTRL_A5       0x0008
#define EE_AUDIO_DAT_PAD_CTRL0_A5     0x0e40 // TDMIN_A dat_in bit3~0 - TDM_D31 ~ TDM_D0
#define EE_AUDIO_DAT_PAD_CTRL1_A5     0x0e44 // TDMIN_A dat_in bit7~4 - TDM_D31 ~ TDM_D0
#define EE_AUDIO_DAT_PAD_CTRL2_A5     0x0e48 // TDMIN_B dat_in bit3~0 - TDM_D31 ~ TDM_D0
#define EE_AUDIO_DAT_PAD_CTRL3_A5     0x0e4c // TDMIN_B dat_in bit7~4 - TDM_D31 ~ TDM_D0
#define EE_AUDIO_DAT_PAD_CTRL4_A5     0x0e50 // TDMIN_C dat_in bit3~0 - TDM_D31 ~ TDM_D0
#define EE_AUDIO_DAT_PAD_CTRL5_A5     0x0e54 // TDMIN_C dat_in bit7~4 - TDM_D31 ~ TDM_D0
#define EE_AUDIO_DAT_PAD_CTRL6_A5     0x0e58 // TDM_D3  ~ TDM_D0  - out src sel
#define EE_AUDIO_DAT_PAD_CTRL7_A5     0x0e5c // TDM_D7  ~ TDM_D4  - out src sel
#define EE_AUDIO_DAT_PAD_CTRL8_A5     0x0e60 // TDM_D11 ~ TDM_D8  - out src sel
#define EE_AUDIO_DAT_PAD_CTRL9_A5     0x0e64 // TDM_D15 ~ TDM_D12 - out src sel
#define EE_AUDIO_DAT_PAD_CTRLF_A5     0x0e7c // TDM_Dxx oen: 0 - output; 1 - input

#define EE_AUDIO_MCLK_PAD_CTRL0_A5    0x0e80
#define EE_AUDIO_MCLK_PAD_CTRL1_A5    0x0e84
#define EE_AUDIO_SCLK_PAD_CTRL0_A5    0x0e88
#define EE_AUDIO_LRCLK_PAD_CTRL0_A5   0x0e8c

#define EE_AUDIO_MST_A_SCLK_CTRL0     0x0040
#define EE_AUDIO_MST_A_SCLK_CTRL1     0x0044
#define EE_AUDIO_MST_B_SCLK_CTRL0     0x0048
#define EE_AUDIO_MST_B_SCLK_CTRL1     0x004C
#define EE_AUDIO_MST_C_SCLK_CTRL0     0x0050
#define EE_AUDIO_MST_C_SCLK_CTRL1     0x0054
#define EE_AUDIO_MST_D_SCLK_CTRL0     0x0058
#define EE_AUDIO_MST_D_SCLK_CTRL1     0x005C
#define EE_AUDIO_MST_E_SCLK_CTRL0     0x0060
#define EE_AUDIO_MST_E_SCLK_CTRL1     0x0064
#define EE_AUDIO_MST_F_SCLK_CTRL0     0x0068
#define EE_AUDIO_MST_F_SCLK_CTRL1     0x006c

#define EE_AUDIO_CLK_TDMOUT_A_CTL     (0x0024 << 2)
#define EE_AUDIO_CLK_TDMOUT_B_CTL     (0x0025 << 2)
#define EE_AUDIO_CLK_TDMOUT_C_CTL     (0x0026 << 2)

#define EE_AUDIO_CLK_TDMIN_A_CTL      (0x0020 << 2)
#define EE_AUDIO_CLK_TDMIN_B_CTL      (0x0021 << 2)
#define EE_AUDIO_CLK_TDMIN_C_CTL      (0x0022 << 2)
#define EE_AUDIO_CLK_TDMIN_LB_CTL     (0x0023 << 2)

#define EE_AUDIO_CLK_PDMIN_CTRL0      0x00ac
#define EE_AUDIO_CLK_PDMIN_CTRL1      0x00b0

//TODDR control reg blocks and offsets
#define TODDR_CTRL0_OFFS        (0x00 << 2)
#define TODDR_CTRL1_OFFS        (0x01 << 2)
#define TODDR_START_ADDR_OFFS   (0x02 << 2)
#define TODDR_FINISH_ADDR_OFFS  (0x03 << 2)
#define TODDR_INT_ADDR_OFFS     (0x04 << 2)
#define TODDR_STATUS1_OFFS      (0x05 << 2)
#define TODDR_STATUS2_OFFS      (0x06 << 2)
#define TODDR_START_ADDRB_OFFS  (0x07 << 2)
#define TODDR_FINISH_ADDRB_OFFS (0x08 << 2)
#define TODDR_INIT_ADDR_OFFS    (0x09 << 2)
// For version S905D3G.
#define TODDR_CTRL2_OFFS_D3G    (0x0a << 2)

//FRDDR control reg blocks and offsets
#define FRDDR_CTRL0_OFFS        (0x00 << 2)
#define FRDDR_CTRL1_OFFS        (0x01 << 2)
#define FRDDR_START_ADDR_OFFS   (0x02 << 2)
#define FRDDR_FINISH_ADDR_OFFS  (0x03 << 2)
#define FRDDR_INT_ADDR_OFFS     (0x04 << 2)
#define FRDDR_STATUS1_OFFS      (0x05 << 2)
#define FRDDR_STATUS2_OFFS      (0x06 << 2)
#define FRDDR_CTRL2_OFFS_D3G    (0x0a << 2)
#define FRDDR_CTRL2_OFFS_A5     (0x0a << 2)

#define EE_AUDIO_TODDR_A_CTRL0       (0x40 << 2)
#define EE_AUDIO_TODDR_B_CTRL0       (0x50 << 2)
#define EE_AUDIO_TODDR_C_CTRL0       (0x60 << 2)
#define EE_AUDIO_FRDDR_A_CTRL0       (0x70 << 2)
#define EE_AUDIO_FRDDR_B_CTRL0       (0x80 << 2)
#define EE_AUDIO_FRDDR_C_CTRL0       (0x90 << 2)

#define EE_AUDIO_ARB_CTRL             (0xa0 << 2)

//TDMOUT control regs (common to three separate units)
#define TDMOUT_CTRL0_OFFS     (0x00 << 2)
#define TDMOUT_CTRL1_OFFS     (0x01 << 2)
#define TDMOUT_SWAP_OFFS      (0x02 << 2)
#define TDMOUT_MASK0_OFFS     (0x03 << 2)
#define TDMOUT_MASK1_OFFS     (0x04 << 2)
#define TDMOUT_MASK2_OFFS     (0x05 << 2)
#define TDMOUT_MASK3_OFFS     (0x06 << 2)
#define TDMOUT_STAT_OFFS      (0x07 << 2)
#define TDMOUT_GAIN0_OFFS     (0x08 << 2)
#define TDMOUT_GAIN1_OFFS     (0x09 << 2)
#define TDMOUT_MUTE_VAL_OFFS  (0x0a << 2)
#define TDMOUT_MUTE0_OFFS     (0x0b << 2)
#define TDMOUT_MUTE1_OFFS     (0x0c << 2)
#define TDMOUT_MUTE2_OFFS     (0x0d << 2)
#define TDMOUT_MUTE3_OFFS     (0x0e << 2)
#define TDMOUT_MASK_VAL_OFFS  (0x0f << 2)
#define TDMOUT_CTRL2_OFFS_D3G (0x160 << 2)
#define TDMOUT_CTRL2_OFFS_A5  (0x2a0 << 2)

#define EE_AUDIO_TDMOUT_A_CTRL0         (0x140 << 2)
#define EE_AUDIO_TDMOUT_B_CTRL0         (0x150 << 2)
#define EE_AUDIO_TDMOUT_C_CTRL0         (0x160 << 2)


//LOOPBACK Control regs
#define LB_A_CTRL0_OFFS      (0x00 << 2)
#define LB_A_CTRL1_OFFS      (0x01 << 2)
#define LB_A_CTRL2_OFFS      (0x02 << 2)
#define LB_A_CTRL3_OFFS      (0x03 << 2)

#define EE_AUDIO_LB_A_CTRL0            (0x00b0 << 2)

//TDMIN control regs (common to three separate units)
#define TDMIN_CTRL_OFFS      (0x00 << 2)
#define TDMIN_SWAP_OFFS      (0x01 << 2)
#define TDMIN_MASK0_OFFS     (0x02 << 2)
#define TDMIN_MASK1_OFFS     (0x03 << 2)
#define TDMIN_MASK2_OFFS     (0x04 << 2)
#define TDMIN_MASK3_OFFS     (0x05 << 2)
#define TDMIN_STAT_OFFS      (0x06 << 2)
#define TDMIN_MUTE_VAL_OFFS  (0x07 << 2)
#define TDMIN_MUTE0_OFFS     (0x08 << 2)
#define TDMIN_MUTE1_OFFS     (0x09 << 2)
#define TDMIN_MUTE2_OFFS     (0x0a << 2)
#define TDMIN_MUTE3_OFFS     (0x0b << 2)

#define EE_AUDIO_TDMIN_A_CTRL0         (0xc0 << 2)
#define EE_AUDIO_TDMIN_B_CTRL0         (0xd0 << 2)
#define EE_AUDIO_TDMIN_C_CTRL0         (0xe0 << 2)
#define EE_AUDIO_TDMIN_LB_CTRL0        (0xf0 << 2)


//Audio clock gating masks
#define EE_AUDIO_CLK_GATE_ARB        (1 << 0)
#define EE_AUDIO_CLK_GATE_PDM        (1 << 1)
#define EE_AUDIO_CLK_GATE_TDMINA     (1 << 2)
#define EE_AUDIO_CLK_GATE_TDMINB     (1 << 3)
#define EE_AUDIO_CLK_GATE_TDMINC     (1 << 4)
#define EE_AUDIO_CLK_GATE_TDMINLB    (1 << 5)
#define EE_AUDIO_CLK_GATE_TDMOUTA    (1 << 6)
#define EE_AUDIO_CLK_GATE_TDMOUTB    (1 << 7)
#define EE_AUDIO_CLK_GATE_TDMOUTC    (1 << 8)
#define EE_AUDIO_CLK_GATE_FRDDRA     (1 << 9)
#define EE_AUDIO_CLK_GATE_FRDDRB     (1 << 10)
#define EE_AUDIO_CLK_GATE_FRDDRC     (1 << 11)
#define EE_AUDIO_CLK_GATE_TODDRA     (1 << 12)
#define EE_AUDIO_CLK_GATE_TODDRB     (1 << 13)
#define EE_AUDIO_CLK_GATE_TODDRC     (1 << 14)
#define EE_AUDIO_CLK_GATE_LOOPBACK   (1 << 15)


//Audio TOP control reg offsets
#define EE_AUDIO2_CLK_GATE_EN0_A5     (0x0003  << 2)
#define EE_AUDIO2_CLK_PDMIN_CTRL0     (0x0016  << 2)
#define EE_AUDIO2_CLK_PDMIN_CTRL1     (0x0017  << 2)

// |ee_audio_mclk_src_t| type is only used to
// identify the mclk source and is no longer used
// to directly set the value of the register.
typedef enum {
    MP0_PLL = 0,
    MP1_PLL = 1,
    MP2_PLL = 2,
    MP3_PLL = 3,
    HIFI_PLL = 4,
    FCLK_DIV3 = 5,
    FCLK_DIV4 = 6,
    GP0_PLL = 7
} ee_audio_mclk_src_t;

typedef enum {
    MCLK_A = 0,
    MCLK_B,
    MCLK_C,
    MCLK_D,
    MCLK_E,
    MCLK_F
} aml_tdm_mclk_t;

typedef enum {
    MCLK_PAD_0 = 0,
    MCLK_PAD_1,
    MCLK_PAD_2
} aml_tdm_mclk_pad_t;

typedef enum {
    SCLK_PAD_0 = 0,
    SCLK_PAD_1,
    SCLK_PAD_2
} aml_tdm_sclk_pad_t;

typedef enum {
    LANE_0 = 0,
    LANE_1,
    LANE_2,
    LANE_3,
    LANE_4,
    LANE_5,
    LANE_6,
    LANE_7
} aml_tdm_dat_lane_t;

typedef enum {
    TDM_D4 = 4,
    TDM_D5 = 5,
    TDM_D8 = 8,
    TDM_D9 = 9,
    TDM_D10 = 10,
    TDM_D11 = 11
} aml_tdm_dat_pad_t;

typedef enum {
    TDM_OUT_A = 0,
    TDM_OUT_B,
    TDM_OUT_C
} aml_tdm_out_t;

typedef enum {
    TDM_IN_A = 0,
    TDM_IN_B,
    TDM_IN_C,
    TDM_IN_LB
} aml_tdm_in_t;

typedef enum {
    FRDDR_A = 0,
    FRDDR_B,
    FRDDR_C
} aml_frddr_t;

typedef enum {
    TODDR_A = 0,
    TODDR_B,
    TODDR_C
} aml_toddr_t;

uint8_t ToS905D2AudioClkSrcSel(ee_audio_mclk_src_t clk_src);
uint8_t ToS905D3GAudioClkSrcSel(ee_audio_mclk_src_t clk_src);
uint8_t ToA5AudioClkSrcSel(ee_audio_mclk_src_t clk_src);

// clang-format on
__END_CDECLS

#endif  // SRC_DEVICES_LIB_AMLOGIC_INCLUDE_SOC_AML_COMMON_AML_AUDIO_REGS_H_
