Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sat Nov 16 05:24:19 2024
| Host         : debwing running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -max_paths 10 -file Basys3_timing_summary_routed.rpt -pb Basys3_timing_summary_routed.pb -rpx Basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : Basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1116 register/latch pins with no clock driven by root clock pin: basys3_Clock_Divider/internal_clock_reg/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: basys3_Programmer/inst_UART/rx_state_reg[enable]/Q (HIGH)

 There are 78 register/latch pins with no clock driven by root clock pin: basys3_rtx2060/instance_clock_halfener/clk_div_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 10816 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 41 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.844        0.000                      0                 1894        0.125        0.000                      0                 1894        3.750        0.000                       0                  1687  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.844        0.000                      0                 1894        0.125        0.000                      0                 1894        3.750        0.000                       0                  1687  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.844ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.844ns  (required time - arrival time)
  Source:                 basys3_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basys3_LUT_ROM/memory_reg_2560_2815_20_20/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.457ns  (logic 0.580ns (8.982%)  route 5.877ns (91.018%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1686, routed)        1.568     5.089    basys3_Programmer/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  basys3_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  basys3_Programmer/ready_reg/Q
                         net (fo=16, routed)          0.972     6.518    basys3_Programmer/write_rom
    SLICE_X44Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.642 r  basys3_Programmer/memory_reg_2560_2815_0_0_i_1/O
                         net (fo=92, routed)          4.905    11.547    basys3_LUT_ROM/memory_reg_2560_2815_20_20/WE
    SLICE_X30Y26         RAMS64E                                      r  basys3_LUT_ROM/memory_reg_2560_2815_20_20/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1686, routed)        1.430    14.771    basys3_LUT_ROM/memory_reg_2560_2815_20_20/WCLK
    SLICE_X30Y26         RAMS64E                                      r  basys3_LUT_ROM/memory_reg_2560_2815_20_20/RAMS64E_A/CLK
                         clock pessimism              0.188    14.959    
                         clock uncertainty           -0.035    14.924    
    SLICE_X30Y26         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.391    basys3_LUT_ROM/memory_reg_2560_2815_20_20/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.391    
                         arrival time                         -11.547    
  -------------------------------------------------------------------
                         slack                                  2.844    

Slack (MET) :             2.844ns  (required time - arrival time)
  Source:                 basys3_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basys3_LUT_ROM/memory_reg_2560_2815_20_20/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.457ns  (logic 0.580ns (8.982%)  route 5.877ns (91.018%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1686, routed)        1.568     5.089    basys3_Programmer/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  basys3_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  basys3_Programmer/ready_reg/Q
                         net (fo=16, routed)          0.972     6.518    basys3_Programmer/write_rom
    SLICE_X44Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.642 r  basys3_Programmer/memory_reg_2560_2815_0_0_i_1/O
                         net (fo=92, routed)          4.905    11.547    basys3_LUT_ROM/memory_reg_2560_2815_20_20/WE
    SLICE_X30Y26         RAMS64E                                      r  basys3_LUT_ROM/memory_reg_2560_2815_20_20/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1686, routed)        1.430    14.771    basys3_LUT_ROM/memory_reg_2560_2815_20_20/WCLK
    SLICE_X30Y26         RAMS64E                                      r  basys3_LUT_ROM/memory_reg_2560_2815_20_20/RAMS64E_B/CLK
                         clock pessimism              0.188    14.959    
                         clock uncertainty           -0.035    14.924    
    SLICE_X30Y26         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.391    basys3_LUT_ROM/memory_reg_2560_2815_20_20/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         14.391    
                         arrival time                         -11.547    
  -------------------------------------------------------------------
                         slack                                  2.844    

Slack (MET) :             2.844ns  (required time - arrival time)
  Source:                 basys3_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basys3_LUT_ROM/memory_reg_2560_2815_20_20/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.457ns  (logic 0.580ns (8.982%)  route 5.877ns (91.018%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1686, routed)        1.568     5.089    basys3_Programmer/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  basys3_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  basys3_Programmer/ready_reg/Q
                         net (fo=16, routed)          0.972     6.518    basys3_Programmer/write_rom
    SLICE_X44Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.642 r  basys3_Programmer/memory_reg_2560_2815_0_0_i_1/O
                         net (fo=92, routed)          4.905    11.547    basys3_LUT_ROM/memory_reg_2560_2815_20_20/WE
    SLICE_X30Y26         RAMS64E                                      r  basys3_LUT_ROM/memory_reg_2560_2815_20_20/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1686, routed)        1.430    14.771    basys3_LUT_ROM/memory_reg_2560_2815_20_20/WCLK
    SLICE_X30Y26         RAMS64E                                      r  basys3_LUT_ROM/memory_reg_2560_2815_20_20/RAMS64E_C/CLK
                         clock pessimism              0.188    14.959    
                         clock uncertainty           -0.035    14.924    
    SLICE_X30Y26         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.391    basys3_LUT_ROM/memory_reg_2560_2815_20_20/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         14.391    
                         arrival time                         -11.547    
  -------------------------------------------------------------------
                         slack                                  2.844    

Slack (MET) :             2.844ns  (required time - arrival time)
  Source:                 basys3_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basys3_LUT_ROM/memory_reg_2560_2815_20_20/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.457ns  (logic 0.580ns (8.982%)  route 5.877ns (91.018%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1686, routed)        1.568     5.089    basys3_Programmer/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  basys3_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  basys3_Programmer/ready_reg/Q
                         net (fo=16, routed)          0.972     6.518    basys3_Programmer/write_rom
    SLICE_X44Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.642 r  basys3_Programmer/memory_reg_2560_2815_0_0_i_1/O
                         net (fo=92, routed)          4.905    11.547    basys3_LUT_ROM/memory_reg_2560_2815_20_20/WE
    SLICE_X30Y26         RAMS64E                                      r  basys3_LUT_ROM/memory_reg_2560_2815_20_20/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1686, routed)        1.430    14.771    basys3_LUT_ROM/memory_reg_2560_2815_20_20/WCLK
    SLICE_X30Y26         RAMS64E                                      r  basys3_LUT_ROM/memory_reg_2560_2815_20_20/RAMS64E_D/CLK
                         clock pessimism              0.188    14.959    
                         clock uncertainty           -0.035    14.924    
    SLICE_X30Y26         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.391    basys3_LUT_ROM/memory_reg_2560_2815_20_20/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         14.391    
                         arrival time                         -11.547    
  -------------------------------------------------------------------
                         slack                                  2.844    

Slack (MET) :             2.986ns  (required time - arrival time)
  Source:                 basys3_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basys3_LUT_ROM/memory_reg_2560_2815_21_21/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.316ns  (logic 0.580ns (9.182%)  route 5.736ns (90.818%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1686, routed)        1.568     5.089    basys3_Programmer/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  basys3_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  basys3_Programmer/ready_reg/Q
                         net (fo=16, routed)          0.972     6.518    basys3_Programmer/write_rom
    SLICE_X44Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.642 r  basys3_Programmer/memory_reg_2560_2815_0_0_i_1/O
                         net (fo=92, routed)          4.764    11.406    basys3_LUT_ROM/memory_reg_2560_2815_21_21/WE
    SLICE_X30Y27         RAMS64E                                      r  basys3_LUT_ROM/memory_reg_2560_2815_21_21/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1686, routed)        1.431    14.772    basys3_LUT_ROM/memory_reg_2560_2815_21_21/WCLK
    SLICE_X30Y27         RAMS64E                                      r  basys3_LUT_ROM/memory_reg_2560_2815_21_21/RAMS64E_A/CLK
                         clock pessimism              0.188    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X30Y27         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.392    basys3_LUT_ROM/memory_reg_2560_2815_21_21/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.392    
                         arrival time                         -11.406    
  -------------------------------------------------------------------
                         slack                                  2.986    

Slack (MET) :             2.986ns  (required time - arrival time)
  Source:                 basys3_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basys3_LUT_ROM/memory_reg_2560_2815_21_21/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.316ns  (logic 0.580ns (9.182%)  route 5.736ns (90.818%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1686, routed)        1.568     5.089    basys3_Programmer/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  basys3_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  basys3_Programmer/ready_reg/Q
                         net (fo=16, routed)          0.972     6.518    basys3_Programmer/write_rom
    SLICE_X44Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.642 r  basys3_Programmer/memory_reg_2560_2815_0_0_i_1/O
                         net (fo=92, routed)          4.764    11.406    basys3_LUT_ROM/memory_reg_2560_2815_21_21/WE
    SLICE_X30Y27         RAMS64E                                      r  basys3_LUT_ROM/memory_reg_2560_2815_21_21/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1686, routed)        1.431    14.772    basys3_LUT_ROM/memory_reg_2560_2815_21_21/WCLK
    SLICE_X30Y27         RAMS64E                                      r  basys3_LUT_ROM/memory_reg_2560_2815_21_21/RAMS64E_B/CLK
                         clock pessimism              0.188    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X30Y27         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.392    basys3_LUT_ROM/memory_reg_2560_2815_21_21/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         14.392    
                         arrival time                         -11.406    
  -------------------------------------------------------------------
                         slack                                  2.986    

Slack (MET) :             2.986ns  (required time - arrival time)
  Source:                 basys3_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basys3_LUT_ROM/memory_reg_2560_2815_21_21/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.316ns  (logic 0.580ns (9.182%)  route 5.736ns (90.818%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1686, routed)        1.568     5.089    basys3_Programmer/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  basys3_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  basys3_Programmer/ready_reg/Q
                         net (fo=16, routed)          0.972     6.518    basys3_Programmer/write_rom
    SLICE_X44Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.642 r  basys3_Programmer/memory_reg_2560_2815_0_0_i_1/O
                         net (fo=92, routed)          4.764    11.406    basys3_LUT_ROM/memory_reg_2560_2815_21_21/WE
    SLICE_X30Y27         RAMS64E                                      r  basys3_LUT_ROM/memory_reg_2560_2815_21_21/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1686, routed)        1.431    14.772    basys3_LUT_ROM/memory_reg_2560_2815_21_21/WCLK
    SLICE_X30Y27         RAMS64E                                      r  basys3_LUT_ROM/memory_reg_2560_2815_21_21/RAMS64E_C/CLK
                         clock pessimism              0.188    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X30Y27         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.392    basys3_LUT_ROM/memory_reg_2560_2815_21_21/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         14.392    
                         arrival time                         -11.406    
  -------------------------------------------------------------------
                         slack                                  2.986    

Slack (MET) :             2.986ns  (required time - arrival time)
  Source:                 basys3_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basys3_LUT_ROM/memory_reg_2560_2815_21_21/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.316ns  (logic 0.580ns (9.182%)  route 5.736ns (90.818%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1686, routed)        1.568     5.089    basys3_Programmer/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  basys3_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  basys3_Programmer/ready_reg/Q
                         net (fo=16, routed)          0.972     6.518    basys3_Programmer/write_rom
    SLICE_X44Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.642 r  basys3_Programmer/memory_reg_2560_2815_0_0_i_1/O
                         net (fo=92, routed)          4.764    11.406    basys3_LUT_ROM/memory_reg_2560_2815_21_21/WE
    SLICE_X30Y27         RAMS64E                                      r  basys3_LUT_ROM/memory_reg_2560_2815_21_21/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1686, routed)        1.431    14.772    basys3_LUT_ROM/memory_reg_2560_2815_21_21/WCLK
    SLICE_X30Y27         RAMS64E                                      r  basys3_LUT_ROM/memory_reg_2560_2815_21_21/RAMS64E_D/CLK
                         clock pessimism              0.188    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X30Y27         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.392    basys3_LUT_ROM/memory_reg_2560_2815_21_21/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         14.392    
                         arrival time                         -11.406    
  -------------------------------------------------------------------
                         slack                                  2.986    

Slack (MET) :             3.060ns  (required time - arrival time)
  Source:                 basys3_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basys3_LUT_ROM/memory_reg_512_767_21_21/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.043ns  (logic 0.608ns (10.062%)  route 5.435ns (89.938%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1686, routed)        1.568     5.089    basys3_Programmer/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  basys3_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  basys3_Programmer/ready_reg/Q
                         net (fo=16, routed)          0.972     6.518    basys3_Programmer/write_rom
    SLICE_X44Y50         LUT5 (Prop_lut5_I0_O)        0.152     6.670 r  basys3_Programmer/memory_reg_512_767_0_0_i_1/O
                         net (fo=92, routed)          4.463    11.132    basys3_LUT_ROM/memory_reg_512_767_21_21/WE
    SLICE_X34Y30         RAMS64E                                      r  basys3_LUT_ROM/memory_reg_512_767_21_21/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1686, routed)        1.433    14.774    basys3_LUT_ROM/memory_reg_512_767_21_21/WCLK
    SLICE_X34Y30         RAMS64E                                      r  basys3_LUT_ROM/memory_reg_512_767_21_21/RAMS64E_A/CLK
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X34Y30         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.735    14.192    basys3_LUT_ROM/memory_reg_512_767_21_21/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.192    
                         arrival time                         -11.132    
  -------------------------------------------------------------------
                         slack                                  3.060    

Slack (MET) :             3.060ns  (required time - arrival time)
  Source:                 basys3_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basys3_LUT_ROM/memory_reg_512_767_21_21/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.043ns  (logic 0.608ns (10.062%)  route 5.435ns (89.938%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1686, routed)        1.568     5.089    basys3_Programmer/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  basys3_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  basys3_Programmer/ready_reg/Q
                         net (fo=16, routed)          0.972     6.518    basys3_Programmer/write_rom
    SLICE_X44Y50         LUT5 (Prop_lut5_I0_O)        0.152     6.670 r  basys3_Programmer/memory_reg_512_767_0_0_i_1/O
                         net (fo=92, routed)          4.463    11.132    basys3_LUT_ROM/memory_reg_512_767_21_21/WE
    SLICE_X34Y30         RAMS64E                                      r  basys3_LUT_ROM/memory_reg_512_767_21_21/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1686, routed)        1.433    14.774    basys3_LUT_ROM/memory_reg_512_767_21_21/WCLK
    SLICE_X34Y30         RAMS64E                                      r  basys3_LUT_ROM/memory_reg_512_767_21_21/RAMS64E_B/CLK
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X34Y30         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.735    14.192    basys3_LUT_ROM/memory_reg_512_767_21_21/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         14.192    
                         arrival time                         -11.132    
  -------------------------------------------------------------------
                         slack                                  3.060    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 basys3_Programmer/inst_UART/rx_state_reg[bits][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basys3_Programmer/inst_UART/rx_state_reg[bits][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.188%)  route 0.326ns (69.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1686, routed)        0.562     1.445    basys3_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  basys3_Programmer/inst_UART/rx_state_reg[bits][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  basys3_Programmer/inst_UART/rx_state_reg[bits][7]/Q
                         net (fo=6, routed)           0.326     1.912    basys3_Programmer/inst_UART/rx_data[7]
    SLICE_X40Y47         FDRE                                         r  basys3_Programmer/inst_UART/rx_state_reg[bits][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1686, routed)        0.834     1.961    basys3_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X40Y47         FDRE                                         r  basys3_Programmer/inst_UART/rx_state_reg[bits][6]/C
                         clock pessimism             -0.244     1.717    
    SLICE_X40Y47         FDRE (Hold_fdre_C_D)         0.070     1.787    basys3_Programmer/inst_UART/rx_state_reg[bits][6]
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 basys3_basicIO/inst_Display_Controller/clock_divide_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basys3_basicIO/inst_Display_Controller/display_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.186ns (75.052%)  route 0.062ns (24.948%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1686, routed)        0.554     1.437    basys3_basicIO/inst_Display_Controller/clk_IBUF_BUFG
    SLICE_X32Y29         FDRE                                         r  basys3_basicIO/inst_Display_Controller/clock_divide_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  basys3_basicIO/inst_Display_Controller/clock_divide_counter_reg[13]/Q
                         net (fo=4, routed)           0.062     1.640    basys3_basicIO/inst_Display_Controller/clock_divide_counter_reg[13]
    SLICE_X33Y29         LUT6 (Prop_lut6_I0_O)        0.045     1.685 r  basys3_basicIO/inst_Display_Controller/display[1]_i_1/O
                         net (fo=1, routed)           0.000     1.685    basys3_basicIO/inst_Display_Controller/display[1]_i_1_n_0
    SLICE_X33Y29         FDRE                                         r  basys3_basicIO/inst_Display_Controller/display_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1686, routed)        0.821     1.948    basys3_basicIO/inst_Display_Controller/clk_IBUF_BUFG
    SLICE_X33Y29         FDRE                                         r  basys3_basicIO/inst_Display_Controller/display_reg[1]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X33Y29         FDRE (Hold_fdre_C_D)         0.092     1.542    basys3_basicIO/inst_Display_Controller/display_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 basys3_basicIO/inst_Display_Controller/clock_divide_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basys3_basicIO/inst_Display_Controller/display_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.367%)  route 0.086ns (31.633%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1686, routed)        0.554     1.437    basys3_basicIO/inst_Display_Controller/clk_IBUF_BUFG
    SLICE_X32Y29         FDRE                                         r  basys3_basicIO/inst_Display_Controller/clock_divide_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  basys3_basicIO/inst_Display_Controller/clock_divide_counter_reg[14]/Q
                         net (fo=4, routed)           0.086     1.664    basys3_basicIO/inst_Display_Controller/clock_divide_counter_reg[14]
    SLICE_X33Y29         LUT5 (Prop_lut5_I2_O)        0.045     1.709 r  basys3_basicIO/inst_Display_Controller/display[0]_i_1/O
                         net (fo=1, routed)           0.000     1.709    basys3_basicIO/inst_Display_Controller/display[0]_i_1_n_0
    SLICE_X33Y29         FDRE                                         r  basys3_basicIO/inst_Display_Controller/display_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1686, routed)        0.821     1.948    basys3_basicIO/inst_Display_Controller/clk_IBUF_BUFG
    SLICE_X33Y29         FDRE                                         r  basys3_basicIO/inst_Display_Controller/display_reg[0]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X33Y29         FDRE (Hold_fdre_C_D)         0.092     1.542    basys3_basicIO/inst_Display_Controller/display_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 basys3_Programmer/inst_UART/sample_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basys3_Programmer/inst_UART/sample_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.148%)  route 0.120ns (38.852%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1686, routed)        0.561     1.444    basys3_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X28Y54         FDRE                                         r  basys3_Programmer/inst_UART/sample_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  basys3_Programmer/inst_UART/sample_counter_reg[1]/Q
                         net (fo=6, routed)           0.120     1.705    basys3_Programmer/inst_UART/sample_counter_reg[1]
    SLICE_X29Y54         LUT5 (Prop_lut5_I2_O)        0.048     1.753 r  basys3_Programmer/inst_UART/sample_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.753    basys3_Programmer/inst_UART/plusOp__0__0[4]
    SLICE_X29Y54         FDRE                                         r  basys3_Programmer/inst_UART/sample_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1686, routed)        0.831     1.958    basys3_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X29Y54         FDRE                                         r  basys3_Programmer/inst_UART/sample_counter_reg[4]/C
                         clock pessimism             -0.501     1.457    
    SLICE_X29Y54         FDRE (Hold_fdre_C_D)         0.107     1.564    basys3_Programmer/inst_UART/sample_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 basys3_Programmer/inst_UART/sample_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basys3_Programmer/inst_UART/sample_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.767%)  route 0.120ns (39.233%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1686, routed)        0.561     1.444    basys3_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X28Y54         FDRE                                         r  basys3_Programmer/inst_UART/sample_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  basys3_Programmer/inst_UART/sample_counter_reg[1]/Q
                         net (fo=6, routed)           0.120     1.705    basys3_Programmer/inst_UART/sample_counter_reg[1]
    SLICE_X29Y54         LUT4 (Prop_lut4_I0_O)        0.045     1.750 r  basys3_Programmer/inst_UART/sample_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.750    basys3_Programmer/inst_UART/plusOp__0__0[3]
    SLICE_X29Y54         FDRE                                         r  basys3_Programmer/inst_UART/sample_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1686, routed)        0.831     1.958    basys3_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X29Y54         FDRE                                         r  basys3_Programmer/inst_UART/sample_counter_reg[3]/C
                         clock pessimism             -0.501     1.457    
    SLICE_X29Y54         FDRE (Hold_fdre_C_D)         0.091     1.548    basys3_Programmer/inst_UART/sample_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 basys3_Programmer/inst_UART/sample_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basys3_Programmer/inst_UART/sample_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.569%)  route 0.121ns (39.431%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1686, routed)        0.561     1.444    basys3_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X28Y54         FDRE                                         r  basys3_Programmer/inst_UART/sample_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  basys3_Programmer/inst_UART/sample_counter_reg[1]/Q
                         net (fo=6, routed)           0.121     1.706    basys3_Programmer/inst_UART/sample_counter_reg[1]
    SLICE_X29Y54         LUT6 (Prop_lut6_I1_O)        0.045     1.751 r  basys3_Programmer/inst_UART/sample_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.751    basys3_Programmer/inst_UART/plusOp__0__0[5]
    SLICE_X29Y54         FDRE                                         r  basys3_Programmer/inst_UART/sample_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1686, routed)        0.831     1.958    basys3_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X29Y54         FDRE                                         r  basys3_Programmer/inst_UART/sample_counter_reg[5]/C
                         clock pessimism             -0.501     1.457    
    SLICE_X29Y54         FDRE (Hold_fdre_C_D)         0.092     1.549    basys3_Programmer/inst_UART/sample_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 basys3_Programmer/inst_UART/rx_state_reg[fsm_state]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basys3_Programmer/inst_UART/rx_state_reg[enable]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.131%)  route 0.134ns (41.869%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1686, routed)        0.561     1.444    basys3_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X31Y53         FDRE                                         r  basys3_Programmer/inst_UART/rx_state_reg[fsm_state]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  basys3_Programmer/inst_UART/rx_state_reg[fsm_state]/Q
                         net (fo=4, routed)           0.134     1.719    basys3_Programmer/inst_UART/rx_state_reg[fsm_state_n_0_]
    SLICE_X31Y53         LUT6 (Prop_lut6_I3_O)        0.045     1.764 r  basys3_Programmer/inst_UART/rx_state[enable]_i_1/O
                         net (fo=1, routed)           0.000     1.764    basys3_Programmer/inst_UART/rx_state[enable]_i_1_n_0
    SLICE_X31Y53         FDRE                                         r  basys3_Programmer/inst_UART/rx_state_reg[enable]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1686, routed)        0.829     1.957    basys3_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X31Y53         FDRE                                         r  basys3_Programmer/inst_UART/rx_state_reg[enable]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X31Y53         FDRE (Hold_fdre_C_D)         0.091     1.535    basys3_Programmer/inst_UART/rx_state_reg[enable]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 basys3_basicIO/btn_top/result_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basys3_basicIO/btn_top/result_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.260%)  route 0.145ns (43.740%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1686, routed)        0.559     1.442    basys3_basicIO/btn_top/clk_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  basys3_basicIO/btn_top/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  basys3_basicIO/btn_top/result_reg/Q
                         net (fo=3, routed)           0.145     1.728    basys3_basicIO/btn_top/result_reg_0
    SLICE_X28Y15         LUT2 (Prop_lut2_I1_O)        0.045     1.773 r  basys3_basicIO/btn_top/result_i_1__0/O
                         net (fo=1, routed)           0.000     1.773    basys3_basicIO/btn_top/result_i_1__0_n_0
    SLICE_X28Y15         FDRE                                         r  basys3_basicIO/btn_top/result_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1686, routed)        0.827     1.954    basys3_basicIO/btn_top/clk_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  basys3_basicIO/btn_top/result_reg/C
                         clock pessimism             -0.512     1.442    
    SLICE_X28Y15         FDRE (Hold_fdre_C_D)         0.092     1.534    basys3_basicIO/btn_top/result_reg
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 basys3_Programmer/inst_UART/rx_state_reg[bits][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basys3_Programmer/inst_UART/rx_state_reg[bits][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.563%)  route 0.198ns (58.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1686, routed)        0.564     1.447    basys3_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X40Y47         FDRE                                         r  basys3_Programmer/inst_UART/rx_state_reg[bits][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  basys3_Programmer/inst_UART/rx_state_reg[bits][4]/Q
                         net (fo=8, routed)           0.198     1.786    basys3_Programmer/inst_UART/rx_data[4]
    SLICE_X41Y47         FDRE                                         r  basys3_Programmer/inst_UART/rx_state_reg[bits][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1686, routed)        0.834     1.961    basys3_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X41Y47         FDRE                                         r  basys3_Programmer/inst_UART/rx_state_reg[bits][3]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X41Y47         FDRE (Hold_fdre_C_D)         0.072     1.532    basys3_Programmer/inst_UART/rx_state_reg[bits][3]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 basys3_basicIO/btn_top/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basys3_basicIO/btn_top/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1686, routed)        0.554     1.437    basys3_basicIO/btn_top/clk_IBUF_BUFG
    SLICE_X29Y20         FDRE                                         r  basys3_basicIO/btn_top/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  basys3_basicIO/btn_top/counter_reg[15]/Q
                         net (fo=2, routed)           0.117     1.695    basys3_basicIO/btn_top/counter_reg[15]
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  basys3_basicIO/btn_top/counter_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.803    basys3_basicIO/btn_top/counter_reg[12]_i_1__0_n_4
    SLICE_X29Y20         FDRE                                         r  basys3_basicIO/btn_top/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1686, routed)        0.822     1.949    basys3_basicIO/btn_top/clk_IBUF_BUFG
    SLICE_X29Y20         FDRE                                         r  basys3_basicIO/btn_top/counter_reg[15]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X29Y20         FDRE (Hold_fdre_C_D)         0.105     1.542    basys3_basicIO/btn_top/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y27   basys3_basicIO/inst_Display_Controller/clock_divide_counter_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y27   basys3_basicIO/inst_Display_Controller/clock_divide_counter_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y27   basys3_basicIO/inst_Display_Controller/clock_divide_counter_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y28   basys3_basicIO/inst_Display_Controller/clock_divide_counter_reg[8]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y28   basys3_basicIO/inst_Display_Controller/clock_divide_counter_reg[9]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y29   basys3_basicIO/inst_Display_Controller/display_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y29   basys3_basicIO/inst_Display_Controller/display_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X32Y3    basys3_basicIO/inst_timer/counter_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X32Y3    basys3_basicIO/inst_timer/counter_reg[1]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y41   basys3_LUT_ROM/memory_reg_1536_1791_6_6/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y41   basys3_LUT_ROM/memory_reg_1536_1791_6_6/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y41   basys3_LUT_ROM/memory_reg_1536_1791_6_6/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y41   basys3_LUT_ROM/memory_reg_1536_1791_6_6/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y36   basys3_LUT_ROM/memory_reg_2048_2303_5_5/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y41   basys3_LUT_ROM/memory_reg_2816_3071_6_6/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y41   basys3_LUT_ROM/memory_reg_2816_3071_6_6/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y43   basys3_LUT_ROM/memory_reg_3328_3583_6_6/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y36   basys3_LUT_ROM/memory_reg_2304_2559_1_1/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y36   basys3_LUT_ROM/memory_reg_2304_2559_1_1/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y36   basys3_LUT_ROM/memory_reg_1024_1279_6_6/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y38   basys3_LUT_ROM/memory_reg_2048_2303_6_6/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y38   basys3_LUT_ROM/memory_reg_2048_2303_6_6/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y38   basys3_LUT_ROM/memory_reg_2048_2303_6_6/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y38   basys3_LUT_ROM/memory_reg_2048_2303_6_6/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y39   basys3_LUT_ROM/memory_reg_2560_2815_6_6/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y39   basys3_LUT_ROM/memory_reg_2560_2815_6_6/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y39   basys3_LUT_ROM/memory_reg_2560_2815_6_6/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y33   basys3_LUT_ROM/memory_reg_3584_3839_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y33   basys3_LUT_ROM/memory_reg_3584_3839_0_0/RAMS64E_B/CLK



