# do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 20:08:28 on Sep 24,2020
# vcom -reportprogress 300 -work work exe_17.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity exe_17
# -- Compiling architecture exe_17 of exe_17
# End time: 20:08:28 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 20:08:28 on Sep 24,2020
# vcom -reportprogress 300 -work work testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity testbench
# -- Compiling architecture testbench of testbench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity exe_17
# End time: 20:08:28 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# //  ModelSim PE Student Edition 10.4a Apr  7 2015 
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# // NOT FOR CORPORATE OR PRODUCTION USE.
# // THE ModelSim PE Student Edition IS NOT A SUPPORTED PRODUCT.
# // FOR HIGHER EDUCATION PURPOSES ONLY
# //
# vsim -do "sim.do" 
# Start time: 20:08:28 on Sep 24,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.testbench(testbench)
# Loading work.exe_17(exe_17)
# ** Error: (vish-4014) No objects found matching '/testbench/tb_in1'.
# Executing ONERROR command at macro ./wave.do line 5
# ** Error: (vish-4014) No objects found matching '/testbench/first_clock/in1_high'.
# Executing ONERROR command at macro ./wave.do line 6
# ** Error: (vish-4014) No objects found matching '/testbench/first_clock/in1_low'.
# Executing ONERROR command at macro ./wave.do line 7
# ** Error: (vish-4014) No objects found matching '/testbench/first_clock/test_equal'.
# Executing ONERROR command at macro ./wave.do line 8
# ** Error (suppressible): (vish-4008) Object 'sim:/testbench/tb_in1' not found.
# Error in macro ./sim.do line 12
# ** Error (suppressible): (vish-4008) Object 'sim:/testbench/tb_in1' not found.
# 
#     while executing
# "force -freeze sim:/testbench/tb_in1 5 0"
add wave -position end  sim:/testbench/first_clock/clock
add wave -position end  sim:/testbench/first_clock/reset
add wave -position end  sim:/testbench/first_clock/zero
add wave -position end  sim:/testbench/first_clock/um
add wave -position end  sim:/testbench/first_clock/dois
add wave -position end  sim:/testbench/first_clock/tres
add wave -position end  sim:/testbench/first_clock/quatro
add wave -position end  sim:/testbench/first_clock/cinco
add wave -position end  sim:/testbench/first_clock/seis
add wave -position end  sim:/testbench/first_clock/sete
add wave -position end  sim:/testbench/first_clock/oito
add wave -position end  sim:/testbench/first_clock/nove
add wave -position end  sim:/testbench/first_clock/display
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Marcelo/Desktop/PROJETOS_GIT/VHDL_course/Exercicio_17-aula7/wave.do
force -freeze sim:/testbench/first_clock/cinco 1 0
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Marcelo/Desktop/PROJETOS_GIT/VHDL_course/Exercicio_17-aula7/wave.do
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Marcelo/Desktop/PROJETOS_GIT/VHDL_course/Exercicio_17-aula7/wave.do
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 20:10:45 on Sep 24,2020
# vcom -reportprogress 300 -work work exe_17.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity exe_17
# -- Compiling architecture exe_17 of exe_17
# End time: 20:10:45 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 20:10:45 on Sep 24,2020
# vcom -reportprogress 300 -work work testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity testbench
# -- Compiling architecture testbench of testbench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity exe_17
# End time: 20:10:45 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 20:10:46 on Sep 24,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.testbench(testbench)
# Loading work.exe_17(exe_17)
# ** Error (suppressible): (vish-4008) Object 'sim:/testbench/tb_in1' not found.
# Error in macro ./sim.do line 12
# ** Error (suppressible): (vish-4008) Object 'sim:/testbench/tb_in1' not found.
# 
#     while executing
# "force -freeze sim:/testbench/tb_in1 5 0"
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Marcelo/Desktop/PROJETOS_GIT/VHDL_course/Exercicio_17-aula7/wave.do
run
run
force -freeze sim:/testbench/first_clock/cinco 1 0
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 20:11:31 on Sep 24,2020
# vcom -reportprogress 300 -work work exe_17.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity exe_17
# -- Compiling architecture exe_17 of exe_17
# End time: 20:11:31 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 20:11:32 on Sep 24,2020
# vcom -reportprogress 300 -work work testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity testbench
# -- Compiling architecture testbench of testbench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity exe_17
# End time: 20:11:32 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 20:11:32 on Sep 24,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.testbench(testbench)
# Loading work.exe_17(exe_17)
run
run
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 20:14:41 on Sep 24,2020
# vcom -reportprogress 300 -work work exe_17.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity exe_17
# -- Compiling architecture exe_17 of exe_17
# End time: 20:14:41 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 20:14:41 on Sep 24,2020
# vcom -reportprogress 300 -work work testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity testbench
# -- Compiling architecture testbench of testbench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity exe_17
# End time: 20:14:41 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 20:14:42 on Sep 24,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.testbench(testbench)
# Loading work.exe_17(exe_17)
run
run
run
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 20:15:42 on Sep 24,2020
# vcom -reportprogress 300 -work work exe_17.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity exe_17
# -- Compiling architecture exe_17 of exe_17
# End time: 20:15:42 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 20:15:42 on Sep 24,2020
# vcom -reportprogress 300 -work work testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity testbench
# -- Compiling architecture testbench of testbench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity exe_17
# End time: 20:15:42 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 20:15:43 on Sep 24,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.testbench(testbench)
# Loading work.exe_17(exe_17)
run
run
run
run
run
run
run
run
run
run
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 20:20:31 on Sep 24,2020
# vcom -reportprogress 300 -work work exe_17.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity exe_17
# -- Compiling architecture exe_17 of exe_17
# End time: 20:20:31 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 20:20:31 on Sep 24,2020
# vcom -reportprogress 300 -work work testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity testbench
# -- Compiling architecture testbench of testbench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity exe_17
# End time: 20:20:31 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 20:20:31 on Sep 24,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.testbench(testbench)
# Loading work.exe_17(exe_17)
run
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Marcelo/Desktop/PROJETOS_GIT/VHDL_course/Exercicio_17-aula7/wave.do
run
run
run
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 20:29:55 on Sep 24,2020
# vcom -reportprogress 300 -work work exe_17.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity exe_17
# -- Compiling architecture exe_17 of exe_17
# ** Error: exe_17.vhd(30): near "display2": (vcom-1576) expecting BEGIN.
# 
# End time: 20:29:55 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/Modeltech_pe_edu_10.4a/win32pe_edu/vcom failed.
# Error in macro ./sim.do line 4
# C:/Modeltech_pe_edu_10.4a/win32pe_edu/vcom failed.
#     while executing
# "vcom -work work exe_17.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 20:30:25 on Sep 24,2020
# vcom -reportprogress 300 -work work exe_17.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity exe_17
# -- Compiling architecture exe_17 of exe_17
# ** Error: exe_17.vhd(30): near "display2": (vcom-1576) expecting BEGIN.
# 
# End time: 20:30:25 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/Modeltech_pe_edu_10.4a/win32pe_edu/vcom failed.
# Error in macro ./sim.do line 4
# C:/Modeltech_pe_edu_10.4a/win32pe_edu/vcom failed.
#     while executing
# "vcom -work work exe_17.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 20:30:53 on Sep 24,2020
# vcom -reportprogress 300 -work work exe_17.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity exe_17
# -- Compiling architecture exe_17 of exe_17
# End time: 20:30:53 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 20:30:53 on Sep 24,2020
# vcom -reportprogress 300 -work work testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity testbench
# -- Compiling architecture testbench of testbench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity exe_17
# End time: 20:30:53 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 20:30:54 on Sep 24,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.testbench(testbench)
# Loading work.exe_17(exe_17)
add wave -position end  sim:/testbench/first_clock/display2
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Marcelo/Desktop/PROJETOS_GIT/VHDL_course/Exercicio_17-aula7/wave.do
run
run
run
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 20:34:16 on Sep 24,2020
# vcom -reportprogress 300 -work work exe_17.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity exe_17
# -- Compiling architecture exe_17 of exe_17
# ** Error: exe_17.vhd(45): near "process": (vcom-1576) expecting ';'.
# 
# End time: 20:34:16 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/Modeltech_pe_edu_10.4a/win32pe_edu/vcom failed.
# Error in macro ./sim.do line 4
# C:/Modeltech_pe_edu_10.4a/win32pe_edu/vcom failed.
#     while executing
# "vcom -work work exe_17.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 20:34:31 on Sep 24,2020
# vcom -reportprogress 300 -work work exe_17.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity exe_17
# -- Compiling architecture exe_17 of exe_17
# End time: 20:34:31 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 20:34:31 on Sep 24,2020
# vcom -reportprogress 300 -work work testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity testbench
# -- Compiling architecture testbench of testbench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity exe_17
# End time: 20:34:31 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 20:34:32 on Sep 24,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.testbench(testbench)
# Loading work.exe_17(exe_17)
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Marcelo/Desktop/PROJETOS_GIT/VHDL_course/Exercicio_17-aula7/wave.do
run
run
run
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 20:38:30 on Sep 24,2020
# vcom -reportprogress 300 -work work exe_17.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity exe_17
# -- Compiling architecture exe_17 of exe_17
# End time: 20:38:30 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 20:38:30 on Sep 24,2020
# vcom -reportprogress 300 -work work testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity testbench
# -- Compiling architecture testbench of testbench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity exe_17
# End time: 20:38:30 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 20:38:31 on Sep 24,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.testbench(testbench)
# Loading work.exe_17(exe_17)
# ** Error: (vish-4014) No objects found matching '/testbench/first_clock/display2'.
# Executing ONERROR command at macro ./wave.do line 16
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Marcelo/Desktop/PROJETOS_GIT/VHDL_course/Exercicio_17-aula7/wave.do
# End time: 21:17:34 on Sep 24,2020, Elapsed time: 0:39:03
# Errors: 3, Warnings: 0
