{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646498286820 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646498286837 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 05 22:08:06 2022 " "Processing started: Sat Mar 05 22:08:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646498286837 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646498286837 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SM_2300_Task6 -c SM_2300_Task6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SM_2300_Task6 -c SM_2300_Task6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646498286837 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1646498287941 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1646498287942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm_2300_task6_final_bdf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sm_2300_task6_final_bdf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SM_2300_Task6_final_bdf " "Found entity 1: SM_2300_Task6_final_bdf" {  } { { "SM_2300_Task6_final_bdf.bdf" "" { Schematic "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_final_bdf.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646498298092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646498298092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm_2300_task6_final_final1.v 1 1 " "Found 1 design units, including 1 entities, in source file sm_2300_task6_final_final1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SM_2300_Task6_final_final1 " "Found entity 1: SM_2300_Task6_final_final1" {  } { { "SM_2300_Task6_final_final1.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_final_final1.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646498298092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646498298092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm_2300_task6_color_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file sm_2300_task6_color_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 SM_2300_Task6_color_detection " "Found entity 1: SM_2300_Task6_color_detection" {  } { { "SM_2300_Task6_color_detection.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_color_detection.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646498298092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646498298092 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SM_2300_Task6_adc_control.v(2488) " "Verilog HDL information at SM_2300_Task6_adc_control.v(2488): always construct contains both blocking and non-blocking assignments" {  } { { "SM_2300_Task6_adc_control.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_adc_control.v" 2488 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1646498298107 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "s S SM_2300_Task6_adc_control.v(77) " "Verilog HDL Declaration information at SM_2300_Task6_adc_control.v(77): object \"s\" differs only in case from object \"S\" in the same scope" {  } { { "SM_2300_Task6_adc_control.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_adc_control.v" 77 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1646498298109 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "N n SM_2300_Task6_adc_control.v(1139) " "Verilog HDL Declaration information at SM_2300_Task6_adc_control.v(1139): object \"N\" differs only in case from object \"n\" in the same scope" {  } { { "SM_2300_Task6_adc_control.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_adc_control.v" 1139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1646498298109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm_2300_task6_adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file sm_2300_task6_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 SM_2300_Task6_adc_control " "Found entity 1: SM_2300_Task6_adc_control" {  } { { "SM_2300_Task6_adc_control.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_adc_control.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646498298109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646498298109 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SM_2300_Task6_uart.v(208) " "Verilog HDL information at SM_2300_Task6_uart.v(208): always construct contains both blocking and non-blocking assignments" {  } { { "SM_2300_Task6_uart.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_uart.v" 208 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1646498298109 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dS DS SM_2300_Task6_uart.v(193) " "Verilog HDL Declaration information at SM_2300_Task6_uart.v(193): object \"dS\" differs only in case from object \"DS\" in the same scope" {  } { { "SM_2300_Task6_uart.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_uart.v" 193 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1646498298109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm_2300_task6_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file sm_2300_task6_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 SM_2300_Task6_uart " "Found entity 1: SM_2300_Task6_uart" {  } { { "SM_2300_Task6_uart.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646498298114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646498298114 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SM_2300_Task6_final_final1 " "Elaborating entity \"SM_2300_Task6_final_final1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1646498298236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SM_2300_Task6_color_detection SM_2300_Task6_color_detection:b2v_inst2 " "Elaborating entity \"SM_2300_Task6_color_detection\" for hierarchy \"SM_2300_Task6_color_detection:b2v_inst2\"" {  } { { "SM_2300_Task6_final_final1.v" "b2v_inst2" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_final_final1.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646498298236 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SM_2300_Task6_color_detection.v(82) " "Verilog HDL assignment warning at SM_2300_Task6_color_detection.v(82): truncated value with size 32 to match size of target (5)" {  } { { "SM_2300_Task6_color_detection.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_color_detection.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646498298253 "|SM_2300_Task6_final_final1|SM_2300_Task6_color_detection:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 SM_2300_Task6_color_detection.v(102) " "Verilog HDL assignment warning at SM_2300_Task6_color_detection.v(102): truncated value with size 32 to match size of target (21)" {  } { { "SM_2300_Task6_color_detection.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_color_detection.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646498298253 "|SM_2300_Task6_final_final1|SM_2300_Task6_color_detection:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 SM_2300_Task6_color_detection.v(111) " "Verilog HDL assignment warning at SM_2300_Task6_color_detection.v(111): truncated value with size 32 to match size of target (2)" {  } { { "SM_2300_Task6_color_detection.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_color_detection.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646498298253 "|SM_2300_Task6_final_final1|SM_2300_Task6_color_detection:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 SM_2300_Task6_color_detection.v(117) " "Verilog HDL assignment warning at SM_2300_Task6_color_detection.v(117): truncated value with size 32 to match size of target (21)" {  } { { "SM_2300_Task6_color_detection.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_color_detection.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646498298253 "|SM_2300_Task6_final_final1|SM_2300_Task6_color_detection:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 SM_2300_Task6_color_detection.v(131) " "Verilog HDL assignment warning at SM_2300_Task6_color_detection.v(131): truncated value with size 32 to match size of target (21)" {  } { { "SM_2300_Task6_color_detection.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_color_detection.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646498298253 "|SM_2300_Task6_final_final1|SM_2300_Task6_color_detection:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 SM_2300_Task6_color_detection.v(144) " "Verilog HDL assignment warning at SM_2300_Task6_color_detection.v(144): truncated value with size 32 to match size of target (21)" {  } { { "SM_2300_Task6_color_detection.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_color_detection.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646498298256 "|SM_2300_Task6_final_final1|SM_2300_Task6_color_detection:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 SM_2300_Task6_color_detection.v(157) " "Verilog HDL assignment warning at SM_2300_Task6_color_detection.v(157): truncated value with size 32 to match size of target (21)" {  } { { "SM_2300_Task6_color_detection.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_color_detection.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646498298256 "|SM_2300_Task6_final_final1|SM_2300_Task6_color_detection:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 SM_2300_Task6_color_detection.v(233) " "Verilog HDL assignment warning at SM_2300_Task6_color_detection.v(233): truncated value with size 32 to match size of target (16)" {  } { { "SM_2300_Task6_color_detection.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_color_detection.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646498298256 "|SM_2300_Task6_final_final1|SM_2300_Task6_color_detection:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 SM_2300_Task6_color_detection.v(244) " "Verilog HDL assignment warning at SM_2300_Task6_color_detection.v(244): truncated value with size 32 to match size of target (16)" {  } { { "SM_2300_Task6_color_detection.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_color_detection.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646498298256 "|SM_2300_Task6_final_final1|SM_2300_Task6_color_detection:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 SM_2300_Task6_color_detection.v(253) " "Verilog HDL assignment warning at SM_2300_Task6_color_detection.v(253): truncated value with size 32 to match size of target (16)" {  } { { "SM_2300_Task6_color_detection.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_color_detection.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646498298256 "|SM_2300_Task6_final_final1|SM_2300_Task6_color_detection:b2v_inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SM_2300_Task6_adc_control SM_2300_Task6_adc_control:b2v_inst3 " "Elaborating entity \"SM_2300_Task6_adc_control\" for hierarchy \"SM_2300_Task6_adc_control:b2v_inst3\"" {  } { { "SM_2300_Task6_final_final1.v" "b2v_inst3" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_final_final1.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646498298257 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_frame SM_2300_Task6_adc_control.v(54) " "Verilog HDL or VHDL warning at SM_2300_Task6_adc_control.v(54): object \"data_frame\" assigned a value but never read" {  } { { "SM_2300_Task6_adc_control.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_adc_control.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646498298263 "|SM_2300_Task6_final_final1|SM_2300_Task6_adc_control:b2v_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "done_path SM_2300_Task6_adc_control.v(57) " "Verilog HDL or VHDL warning at SM_2300_Task6_adc_control.v(57): object \"done_path\" assigned a value but never read" {  } { { "SM_2300_Task6_adc_control.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_adc_control.v" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646498298263 "|SM_2300_Task6_final_final1|SM_2300_Task6_adc_control:b2v_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pwm_temp SM_2300_Task6_adc_control.v(115) " "Verilog HDL or VHDL warning at SM_2300_Task6_adc_control.v(115): object \"pwm_temp\" assigned a value but never read" {  } { { "SM_2300_Task6_adc_control.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_adc_control.v" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646498298266 "|SM_2300_Task6_final_final1|SM_2300_Task6_adc_control:b2v_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parent_1 SM_2300_Task6_adc_control.v(828) " "Verilog HDL or VHDL warning at SM_2300_Task6_adc_control.v(828): object \"parent_1\" assigned a value but never read" {  } { { "SM_2300_Task6_adc_control.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_adc_control.v" 828 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646498298278 "|SM_2300_Task6_final_final1|SM_2300_Task6_adc_control:b2v_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 SM_2300_Task6_adc_control.v(127) " "Verilog HDL assignment warning at SM_2300_Task6_adc_control.v(127): truncated value with size 32 to match size of target (7)" {  } { { "SM_2300_Task6_adc_control.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_adc_control.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646498298282 "|SM_2300_Task6_final_final1|SM_2300_Task6_adc_control:b2v_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_2300_Task6_adc_control.v(134) " "Verilog HDL assignment warning at SM_2300_Task6_adc_control.v(134): truncated value with size 32 to match size of target (1)" {  } { { "SM_2300_Task6_adc_control.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_adc_control.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646498298282 "|SM_2300_Task6_final_final1|SM_2300_Task6_adc_control:b2v_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 SM_2300_Task6_adc_control.v(143) " "Verilog HDL assignment warning at SM_2300_Task6_adc_control.v(143): truncated value with size 32 to match size of target (2)" {  } { { "SM_2300_Task6_adc_control.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_adc_control.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646498298285 "|SM_2300_Task6_final_final1|SM_2300_Task6_adc_control:b2v_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 SM_2300_Task6_adc_control.v(150) " "Verilog HDL assignment warning at SM_2300_Task6_adc_control.v(150): truncated value with size 32 to match size of target (7)" {  } { { "SM_2300_Task6_adc_control.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_adc_control.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646498298285 "|SM_2300_Task6_final_final1|SM_2300_Task6_adc_control:b2v_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 SM_2300_Task6_adc_control.v(285) " "Verilog HDL assignment warning at SM_2300_Task6_adc_control.v(285): truncated value with size 32 to match size of target (16)" {  } { { "SM_2300_Task6_adc_control.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_adc_control.v" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646498298290 "|SM_2300_Task6_final_final1|SM_2300_Task6_adc_control:b2v_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 SM_2300_Task6_adc_control.v(300) " "Verilog HDL assignment warning at SM_2300_Task6_adc_control.v(300): truncated value with size 32 to match size of target (16)" {  } { { "SM_2300_Task6_adc_control.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_adc_control.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646498298291 "|SM_2300_Task6_final_final1|SM_2300_Task6_adc_control:b2v_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_2300_Task6_adc_control.v(319) " "Verilog HDL assignment warning at SM_2300_Task6_adc_control.v(319): truncated value with size 32 to match size of target (1)" {  } { { "SM_2300_Task6_adc_control.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_adc_control.v" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646498298291 "|SM_2300_Task6_final_final1|SM_2300_Task6_adc_control:b2v_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_2300_Task6_adc_control.v(320) " "Verilog HDL assignment warning at SM_2300_Task6_adc_control.v(320): truncated value with size 32 to match size of target (1)" {  } { { "SM_2300_Task6_adc_control.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_adc_control.v" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646498298292 "|SM_2300_Task6_final_final1|SM_2300_Task6_adc_control:b2v_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_2300_Task6_adc_control.v(321) " "Verilog HDL assignment warning at SM_2300_Task6_adc_control.v(321): truncated value with size 32 to match size of target (1)" {  } { { "SM_2300_Task6_adc_control.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_adc_control.v" 321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646498298292 "|SM_2300_Task6_final_final1|SM_2300_Task6_adc_control:b2v_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 SM_2300_Task6_adc_control.v(333) " "Verilog HDL assignment warning at SM_2300_Task6_adc_control.v(333): truncated value with size 32 to match size of target (24)" {  } { { "SM_2300_Task6_adc_control.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_adc_control.v" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646498298292 "|SM_2300_Task6_final_final1|SM_2300_Task6_adc_control:b2v_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 SM_2300_Task6_adc_control.v(908) " "Verilog HDL assignment warning at SM_2300_Task6_adc_control.v(908): truncated value with size 32 to match size of target (7)" {  } { { "SM_2300_Task6_adc_control.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_adc_control.v" 908 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646498298292 "|SM_2300_Task6_final_final1|SM_2300_Task6_adc_control:b2v_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 SM_2300_Task6_adc_control.v(1768) " "Verilog HDL assignment warning at SM_2300_Task6_adc_control.v(1768): truncated value with size 32 to match size of target (7)" {  } { { "SM_2300_Task6_adc_control.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_adc_control.v" 1768 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646498298298 "|SM_2300_Task6_final_final1|SM_2300_Task6_adc_control:b2v_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 SM_2300_Task6_adc_control.v(1770) " "Verilog HDL assignment warning at SM_2300_Task6_adc_control.v(1770): truncated value with size 32 to match size of target (7)" {  } { { "SM_2300_Task6_adc_control.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_adc_control.v" 1770 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646498298308 "|SM_2300_Task6_final_final1|SM_2300_Task6_adc_control:b2v_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 SM_2300_Task6_adc_control.v(628) " "Verilog HDL assignment warning at SM_2300_Task6_adc_control.v(628): truncated value with size 32 to match size of target (7)" {  } { { "SM_2300_Task6_adc_control.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_adc_control.v" 628 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646498298309 "|SM_2300_Task6_final_final1|SM_2300_Task6_adc_control:b2v_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 SM_2300_Task6_adc_control.v(635) " "Verilog HDL assignment warning at SM_2300_Task6_adc_control.v(635): truncated value with size 32 to match size of target (7)" {  } { { "SM_2300_Task6_adc_control.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_adc_control.v" 635 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646498298309 "|SM_2300_Task6_final_final1|SM_2300_Task6_adc_control:b2v_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 SM_2300_Task6_adc_control.v(634) " "Verilog HDL assignment warning at SM_2300_Task6_adc_control.v(634): truncated value with size 32 to match size of target (7)" {  } { { "SM_2300_Task6_adc_control.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_adc_control.v" 634 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646498298374 "|SM_2300_Task6_final_final1|SM_2300_Task6_adc_control:b2v_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 SM_2300_Task6_adc_control.v(769) " "Verilog HDL assignment warning at SM_2300_Task6_adc_control.v(769): truncated value with size 7 to match size of target (6)" {  } { { "SM_2300_Task6_adc_control.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_adc_control.v" 769 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646498300707 "|SM_2300_Task6_final_final1|SM_2300_Task6_adc_control:b2v_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 SM_2300_Task6_adc_control.v(556) " "Verilog HDL assignment warning at SM_2300_Task6_adc_control.v(556): truncated value with size 7 to match size of target (6)" {  } { { "SM_2300_Task6_adc_control.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_adc_control.v" 556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646498300707 "|SM_2300_Task6_final_final1|SM_2300_Task6_adc_control:b2v_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 SM_2300_Task6_adc_control.v(551) " "Verilog HDL assignment warning at SM_2300_Task6_adc_control.v(551): truncated value with size 32 to match size of target (7)" {  } { { "SM_2300_Task6_adc_control.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_adc_control.v" 551 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646498300711 "|SM_2300_Task6_final_final1|SM_2300_Task6_adc_control:b2v_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 SM_2300_Task6_adc_control.v(581) " "Verilog HDL assignment warning at SM_2300_Task6_adc_control.v(581): truncated value with size 32 to match size of target (7)" {  } { { "SM_2300_Task6_adc_control.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_adc_control.v" 581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646498300728 "|SM_2300_Task6_final_final1|SM_2300_Task6_adc_control:b2v_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 SM_2300_Task6_adc_control.v(805) " "Verilog HDL assignment warning at SM_2300_Task6_adc_control.v(805): truncated value with size 32 to match size of target (7)" {  } { { "SM_2300_Task6_adc_control.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_adc_control.v" 805 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646498300792 "|SM_2300_Task6_final_final1|SM_2300_Task6_adc_control:b2v_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 SM_2300_Task6_adc_control.v(1004) " "Verilog HDL assignment warning at SM_2300_Task6_adc_control.v(1004): truncated value with size 32 to match size of target (21)" {  } { { "SM_2300_Task6_adc_control.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_adc_control.v" 1004 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646498300873 "|SM_2300_Task6_final_final1|SM_2300_Task6_adc_control:b2v_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 SM_2300_Task6_adc_control.v(1552) " "Verilog HDL assignment warning at SM_2300_Task6_adc_control.v(1552): truncated value with size 32 to match size of target (7)" {  } { { "SM_2300_Task6_adc_control.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_adc_control.v" 1552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646498300990 "|SM_2300_Task6_final_final1|SM_2300_Task6_adc_control:b2v_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 SM_2300_Task6_adc_control.v(1572) " "Verilog HDL assignment warning at SM_2300_Task6_adc_control.v(1572): truncated value with size 32 to match size of target (7)" {  } { { "SM_2300_Task6_adc_control.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_adc_control.v" 1572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646498300990 "|SM_2300_Task6_final_final1|SM_2300_Task6_adc_control:b2v_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SM_2300_Task6_adc_control.v(1779) " "Verilog HDL assignment warning at SM_2300_Task6_adc_control.v(1779): truncated value with size 32 to match size of target (5)" {  } { { "SM_2300_Task6_adc_control.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_adc_control.v" 1779 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646498301122 "|SM_2300_Task6_final_final1|SM_2300_Task6_adc_control:b2v_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SM_2300_Task6_adc_control.v(1780) " "Verilog HDL assignment warning at SM_2300_Task6_adc_control.v(1780): truncated value with size 32 to match size of target (5)" {  } { { "SM_2300_Task6_adc_control.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_adc_control.v" 1780 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646498301122 "|SM_2300_Task6_final_final1|SM_2300_Task6_adc_control:b2v_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SM_2300_Task6_adc_control.v(1781) " "Verilog HDL assignment warning at SM_2300_Task6_adc_control.v(1781): truncated value with size 32 to match size of target (5)" {  } { { "SM_2300_Task6_adc_control.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_adc_control.v" 1781 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646498301125 "|SM_2300_Task6_final_final1|SM_2300_Task6_adc_control:b2v_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SM_2300_Task6_adc_control.v(1782) " "Verilog HDL assignment warning at SM_2300_Task6_adc_control.v(1782): truncated value with size 32 to match size of target (5)" {  } { { "SM_2300_Task6_adc_control.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_adc_control.v" 1782 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646498301125 "|SM_2300_Task6_final_final1|SM_2300_Task6_adc_control:b2v_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 SM_2300_Task6_adc_control.v(930) " "Verilog HDL assignment warning at SM_2300_Task6_adc_control.v(930): truncated value with size 7 to match size of target (6)" {  } { { "SM_2300_Task6_adc_control.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_adc_control.v" 930 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646498301126 "|SM_2300_Task6_final_final1|SM_2300_Task6_adc_control:b2v_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 SM_2300_Task6_adc_control.v(856) " "Verilog HDL assignment warning at SM_2300_Task6_adc_control.v(856): truncated value with size 7 to match size of target (6)" {  } { { "SM_2300_Task6_adc_control.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_adc_control.v" 856 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646498301127 "|SM_2300_Task6_final_final1|SM_2300_Task6_adc_control:b2v_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 SM_2300_Task6_adc_control.v(851) " "Verilog HDL assignment warning at SM_2300_Task6_adc_control.v(851): truncated value with size 32 to match size of target (7)" {  } { { "SM_2300_Task6_adc_control.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_adc_control.v" 851 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646498301127 "|SM_2300_Task6_final_final1|SM_2300_Task6_adc_control:b2v_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 SM_2300_Task6_adc_control.v(869) " "Verilog HDL assignment warning at SM_2300_Task6_adc_control.v(869): truncated value with size 32 to match size of target (7)" {  } { { "SM_2300_Task6_adc_control.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_adc_control.v" 869 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646498301145 "|SM_2300_Task6_final_final1|SM_2300_Task6_adc_control:b2v_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 SM_2300_Task6_adc_control.v(965) " "Verilog HDL assignment warning at SM_2300_Task6_adc_control.v(965): truncated value with size 32 to match size of target (7)" {  } { { "SM_2300_Task6_adc_control.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_adc_control.v" 965 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646498301213 "|SM_2300_Task6_final_final1|SM_2300_Task6_adc_control:b2v_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SM_2300_Task6_adc_control.v(2040) " "Verilog HDL assignment warning at SM_2300_Task6_adc_control.v(2040): truncated value with size 32 to match size of target (3)" {  } { { "SM_2300_Task6_adc_control.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_adc_control.v" 2040 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646498301512 "|SM_2300_Task6_final_final1|SM_2300_Task6_adc_control:b2v_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 SM_2300_Task6_adc_control.v(2104) " "Verilog HDL assignment warning at SM_2300_Task6_adc_control.v(2104): truncated value with size 8 to match size of target (7)" {  } { { "SM_2300_Task6_adc_control.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_adc_control.v" 2104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646498301513 "|SM_2300_Task6_final_final1|SM_2300_Task6_adc_control:b2v_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 SM_2300_Task6_adc_control.v(2107) " "Verilog HDL assignment warning at SM_2300_Task6_adc_control.v(2107): truncated value with size 8 to match size of target (7)" {  } { { "SM_2300_Task6_adc_control.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_adc_control.v" 2107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646498301513 "|SM_2300_Task6_final_final1|SM_2300_Task6_adc_control:b2v_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 SM_2300_Task6_adc_control.v(2112) " "Verilog HDL assignment warning at SM_2300_Task6_adc_control.v(2112): truncated value with size 8 to match size of target (7)" {  } { { "SM_2300_Task6_adc_control.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_adc_control.v" 2112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646498301515 "|SM_2300_Task6_final_final1|SM_2300_Task6_adc_control:b2v_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 SM_2300_Task6_adc_control.v(2115) " "Verilog HDL assignment warning at SM_2300_Task6_adc_control.v(2115): truncated value with size 8 to match size of target (7)" {  } { { "SM_2300_Task6_adc_control.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_adc_control.v" 2115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646498301515 "|SM_2300_Task6_final_final1|SM_2300_Task6_adc_control:b2v_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 SM_2300_Task6_adc_control.v(2121) " "Verilog HDL assignment warning at SM_2300_Task6_adc_control.v(2121): truncated value with size 8 to match size of target (7)" {  } { { "SM_2300_Task6_adc_control.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_adc_control.v" 2121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646498301515 "|SM_2300_Task6_final_final1|SM_2300_Task6_adc_control:b2v_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 SM_2300_Task6_adc_control.v(2124) " "Verilog HDL assignment warning at SM_2300_Task6_adc_control.v(2124): truncated value with size 8 to match size of target (7)" {  } { { "SM_2300_Task6_adc_control.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_adc_control.v" 2124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646498301515 "|SM_2300_Task6_final_final1|SM_2300_Task6_adc_control:b2v_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SM_2300_Task6_adc_control.v(2101) " "Verilog HDL assignment warning at SM_2300_Task6_adc_control.v(2101): truncated value with size 32 to match size of target (5)" {  } { { "SM_2300_Task6_adc_control.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_adc_control.v" 2101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646498301515 "|SM_2300_Task6_final_final1|SM_2300_Task6_adc_control:b2v_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 SM_2300_Task6_adc_control.v(2437) " "Verilog HDL assignment warning at SM_2300_Task6_adc_control.v(2437): truncated value with size 32 to match size of target (21)" {  } { { "SM_2300_Task6_adc_control.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_adc_control.v" 2437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646498301524 "|SM_2300_Task6_final_final1|SM_2300_Task6_adc_control:b2v_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 SM_2300_Task6_adc_control.v(2483) " "Verilog HDL assignment warning at SM_2300_Task6_adc_control.v(2483): truncated value with size 32 to match size of target (21)" {  } { { "SM_2300_Task6_adc_control.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_adc_control.v" 2483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646498301525 "|SM_2300_Task6_final_final1|SM_2300_Task6_adc_control:b2v_inst3"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "s " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"s\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1646498308277 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "cost " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"cost\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1646498308277 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "dir " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"dir\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1646498308277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SM_2300_Task6_uart SM_2300_Task6_uart:b2v_inst4 " "Elaborating entity \"SM_2300_Task6_uart\" for hierarchy \"SM_2300_Task6_uart:b2v_inst4\"" {  } { { "SM_2300_Task6_final_final1.v" "b2v_inst4" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_final_final1.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646498309320 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pick_edge SM_2300_Task6_uart.v(130) " "Verilog HDL or VHDL warning at SM_2300_Task6_uart.v(130): object \"pick_edge\" assigned a value but never read" {  } { { "SM_2300_Task6_uart.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_uart.v" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646498309337 "|SM_2300_Task6_final_final1|SM_2300_Task6_uart:b2v_inst4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "depo_edge SM_2300_Task6_uart.v(140) " "Verilog HDL or VHDL warning at SM_2300_Task6_uart.v(140): object \"depo_edge\" assigned a value but never read" {  } { { "SM_2300_Task6_uart.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_uart.v" 140 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646498309337 "|SM_2300_Task6_final_final1|SM_2300_Task6_uart:b2v_inst4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blink_clock SM_2300_Task6_uart.v(1302) " "Verilog HDL or VHDL warning at SM_2300_Task6_uart.v(1302): object \"blink_clock\" assigned a value but never read" {  } { { "SM_2300_Task6_uart.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_uart.v" 1302 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646498309337 "|SM_2300_Task6_final_final1|SM_2300_Task6_uart:b2v_inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SM_2300_Task6_uart.v(70) " "Verilog HDL assignment warning at SM_2300_Task6_uart.v(70): truncated value with size 32 to match size of target (9)" {  } { { "SM_2300_Task6_uart.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_uart.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646498309337 "|SM_2300_Task6_final_final1|SM_2300_Task6_uart:b2v_inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SM_2300_Task6_uart.v(87) " "Verilog HDL assignment warning at SM_2300_Task6_uart.v(87): truncated value with size 32 to match size of target (5)" {  } { { "SM_2300_Task6_uart.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_uart.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646498309337 "|SM_2300_Task6_final_final1|SM_2300_Task6_uart:b2v_inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SM_2300_Task6_uart.v(91) " "Verilog HDL assignment warning at SM_2300_Task6_uart.v(91): truncated value with size 32 to match size of target (4)" {  } { { "SM_2300_Task6_uart.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_uart.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646498309338 "|SM_2300_Task6_final_final1|SM_2300_Task6_uart:b2v_inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 SM_2300_Task6_uart.v(1321) " "Verilog HDL assignment warning at SM_2300_Task6_uart.v(1321): truncated value with size 32 to match size of target (24)" {  } { { "SM_2300_Task6_uart.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_uart.v" 1321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646498309338 "|SM_2300_Task6_final_final1|SM_2300_Task6_uart:b2v_inst4"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "SM_2300_Task6_adc_control:b2v_inst3\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SM_2300_Task6_adc_control:b2v_inst3\|Mult1\"" {  } { { "SM_2300_Task6_adc_control.v" "Mult1" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_adc_control.v" 303 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646498365259 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SM_2300_Task6_adc_control:b2v_inst3\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SM_2300_Task6_adc_control:b2v_inst3\|Div1\"" {  } { { "SM_2300_Task6_adc_control.v" "Div1" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_adc_control.v" 303 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646498365259 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1646498365259 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SM_2300_Task6_adc_control:b2v_inst3\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"SM_2300_Task6_adc_control:b2v_inst3\|lpm_mult:Mult1\"" {  } { { "SM_2300_Task6_adc_control.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_adc_control.v" 303 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646498365329 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SM_2300_Task6_adc_control:b2v_inst3\|lpm_mult:Mult1 " "Instantiated megafunction \"SM_2300_Task6_adc_control:b2v_inst3\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646498365329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646498365329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646498365329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646498365329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646498365329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646498365329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646498365329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646498365329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646498365329 ""}  } { { "SM_2300_Task6_adc_control.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_adc_control.v" 303 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646498365329 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SM_2300_Task6_adc_control:b2v_inst3\|lpm_mult:Mult1\|multcore:mult_core SM_2300_Task6_adc_control:b2v_inst3\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"SM_2300_Task6_adc_control:b2v_inst3\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"SM_2300_Task6_adc_control:b2v_inst3\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "SM_2300_Task6_adc_control.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_adc_control.v" 303 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646498365362 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SM_2300_Task6_adc_control:b2v_inst3\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder SM_2300_Task6_adc_control:b2v_inst3\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"SM_2300_Task6_adc_control:b2v_inst3\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"SM_2300_Task6_adc_control:b2v_inst3\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "SM_2300_Task6_adc_control.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_adc_control.v" 303 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646498365396 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SM_2300_Task6_adc_control:b2v_inst3\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] SM_2300_Task6_adc_control:b2v_inst3\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"SM_2300_Task6_adc_control:b2v_inst3\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"SM_2300_Task6_adc_control:b2v_inst3\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "SM_2300_Task6_adc_control.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_adc_control.v" 303 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646498365440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kgh " "Found entity 1: add_sub_kgh" {  } { { "db/add_sub_kgh.tdf" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/db/add_sub_kgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646498365495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646498365495 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SM_2300_Task6_adc_control:b2v_inst3\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add SM_2300_Task6_adc_control:b2v_inst3\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"SM_2300_Task6_adc_control:b2v_inst3\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"SM_2300_Task6_adc_control:b2v_inst3\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "SM_2300_Task6_adc_control.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_adc_control.v" 303 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646498365495 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SM_2300_Task6_adc_control:b2v_inst3\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] SM_2300_Task6_adc_control:b2v_inst3\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"SM_2300_Task6_adc_control:b2v_inst3\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"SM_2300_Task6_adc_control:b2v_inst3\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "SM_2300_Task6_adc_control.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_adc_control.v" 303 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646498365511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ogh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ogh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ogh " "Found entity 1: add_sub_ogh" {  } { { "db/add_sub_ogh.tdf" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/db/add_sub_ogh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646498365562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646498365562 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SM_2300_Task6_adc_control:b2v_inst3\|lpm_mult:Mult1\|altshift:external_latency_ffs SM_2300_Task6_adc_control:b2v_inst3\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"SM_2300_Task6_adc_control:b2v_inst3\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"SM_2300_Task6_adc_control:b2v_inst3\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "SM_2300_Task6_adc_control.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_adc_control.v" 303 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646498365580 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SM_2300_Task6_adc_control:b2v_inst3\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"SM_2300_Task6_adc_control:b2v_inst3\|lpm_divide:Div1\"" {  } { { "SM_2300_Task6_adc_control.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_adc_control.v" 303 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646498365619 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SM_2300_Task6_adc_control:b2v_inst3\|lpm_divide:Div1 " "Instantiated megafunction \"SM_2300_Task6_adc_control:b2v_inst3\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 23 " "Parameter \"LPM_WIDTHN\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646498365619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 15 " "Parameter \"LPM_WIDTHD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646498365619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646498365619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646498365619 ""}  } { { "SM_2300_Task6_adc_control.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_adc_control.v" 303 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646498365619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ikm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ikm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ikm " "Found entity 1: lpm_divide_ikm" {  } { { "db/lpm_divide_ikm.tdf" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/db/lpm_divide_ikm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646498365677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646498365677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/db/sign_div_unsign_anh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646498365694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646498365694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8af " "Found entity 1: alt_u_div_8af" {  } { { "db/alt_u_div_8af.tdf" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/db/alt_u_div_8af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646498365735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646498365735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646498365812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646498365812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646498365861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646498365861 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1646498368813 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "temp_S1 GND " "Pin \"temp_S1\" is stuck at GND" {  } { { "SM_2300_Task6_final_final1.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_final_final1.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646498388737 "|SM_2300_Task6_final_final1|temp_S1"} { "Warning" "WMLS_MLS_STUCK_PIN" "EA2 GND " "Pin \"EA2\" is stuck at GND" {  } { { "SM_2300_Task6_final_final1.v" "" { Text "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/SM_2300_Task6_final_final1.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646498388737 "|SM_2300_Task6_final_final1|EA2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1646498388737 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1646498389397 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "23 " "23 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646498417387 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/output_files/SM_2300_Task6.map.smsg " "Generated suppressed messages file D:/2300#0_SM_2300_Task6/SM_2300_Task6_Bonus/output_files/SM_2300_Task6.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646498418004 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1646498418954 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646498418954 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18577 " "Implemented 18577 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1646498420341 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1646498420341 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18551 " "Implemented 18551 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1646498420341 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1646498420341 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 69 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4985 " "Peak virtual memory: 4985 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646498420422 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 05 22:10:20 2022 " "Processing ended: Sat Mar 05 22:10:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646498420422 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:14 " "Elapsed time: 00:02:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646498420422 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:25 " "Total CPU time (on all processors): 00:02:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646498420422 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646498420422 ""}
