// Seed: 1376495115
module module_0 (
    input wor id_0,
    input wire id_1,
    output wire id_2,
    output tri id_3,
    input supply1 id_4,
    output wand id_5,
    output tri0 id_6,
    input tri1 id_7,
    output supply0 id_8
);
  wire id_10;
  assign id_8 = id_7 ^ id_4 - id_1;
  assign module_1.id_3 = 0;
  wire id_11;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    output tri id_2,
    input supply0 id_3,
    output tri id_4,
    input wand id_5,
    input wand id_6
    , id_23,
    input uwire id_7,
    input uwire id_8,
    input wand id_9,
    output tri0 id_10,
    input wor id_11
    , id_24,
    input supply1 id_12,
    input tri0 id_13,
    input wor id_14,
    output wand id_15,
    input uwire id_16,
    input supply1 id_17,
    output supply0 id_18,
    output wand id_19,
    output wand id_20,
    input wand id_21
);
  if (1) begin : LABEL_0
    wire id_25;
    assign id_19 = id_24 > id_24;
    wire id_26;
    wire id_27;
    wire id_28;
  end
  wire id_29, id_30, id_31;
  module_0 modCall_1 (
      id_6,
      id_1,
      id_20,
      id_15,
      id_13,
      id_2,
      id_10,
      id_21,
      id_4
  );
  assign id_10 = 1;
endmodule
