{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623720265150 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623720265150 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 14 19:24:25 2021 " "Processing started: Mon Jun 14 19:24:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623720265150 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623720265150 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proyecto_cpu -c Proyecto_cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off Proyecto_cpu -c Proyecto_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623720265151 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1623720266108 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1623720266108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/text-module/font_romv.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/text-module/font_romv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Font_Romv " "Found entity 1: Font_Romv" {  } { { "VGA/text-module/Font_Romv.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/text-module/Font_Romv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623720281494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623720281494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/text-module/pixels.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/text-module/pixels.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pixels " "Found entity 1: Pixels" {  } { { "VGA/text-module/Pixels.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/text-module/Pixels.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623720281496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623720281496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623720281499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623720281499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/sincronizadorv.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/sincronizadorv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sincronizadorV " "Found entity 1: sincronizadorV" {  } { { "VGA/sincronizadorV.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/sincronizadorV.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623720281502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623720281502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/sincronizadorh.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/sincronizadorh.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sincronizadorH " "Found entity 1: sincronizadorH" {  } { { "VGA/sincronizadorH.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/sincronizadorH.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623720281505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623720281505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/controlador_color.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/controlador_color.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlador_color " "Found entity 1: controlador_color" {  } { { "VGA/controlador_color.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/controlador_color.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623720281508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623720281508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/clk_mitad_mhz.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/clk_mitad_mhz.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk_mitad_MHz " "Found entity 1: clk_mitad_MHz" {  } { { "VGA/clk_mitad_MHz.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/clk_mitad_MHz.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623720281511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623720281511 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Decoder.sv(28) " "Verilog HDL warning at Decoder.sv(28): extended using \"x\" or \"z\"" {  } { { "Decoder.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/Decoder.sv" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1623720281514 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Decoder.sv(45) " "Verilog HDL warning at Decoder.sv(45): extended using \"x\" or \"z\"" {  } { { "Decoder.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/Decoder.sv" 45 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1623720281515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/Decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623720281515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623720281515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "Register_File.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/Register_File.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623720281517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623720281517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Memory " "Found entity 1: Instruction_Memory" {  } { { "Instruction_Memory.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/Instruction_Memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623720281520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623720281520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control_Unit.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/Control_Unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623720281523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623720281523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condition_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file condition_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Condition_Logic " "Found entity 1: Condition_Logic" {  } { { "Condition_Logic.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/Condition_Logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623720281526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623720281526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/sumador_nb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/sumador_nb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador_nb " "Found entity 1: sumador_nb" {  } { { "ALU/sumador_nb.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/sumador_nb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623720281528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623720281528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/sumador_1b.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/sumador_1b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador_1b " "Found entity 1: sumador_1b" {  } { { "ALU/sumador_1b.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/sumador_1b.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623720281530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623720281530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/shiftr.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/shiftr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftR " "Found entity 1: shiftR" {  } { { "ALU/shiftR.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/shiftR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623720281533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623720281533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/shiftl.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/shiftl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftL " "Found entity 1: shiftL" {  } { { "ALU/shiftL.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/shiftL.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623720281536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623720281536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/restador_nb_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/restador_nb_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restador_nb_test " "Found entity 1: restador_nb_test" {  } { { "ALU/restador_nb_test.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/restador_nb_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623720281540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623720281540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/restador_nb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/restador_nb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restador_nb " "Found entity 1: restador_nb" {  } { { "ALU/restador_nb.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/restador_nb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623720281543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623720281543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/negador_nb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/negador_nb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 negador_nb " "Found entity 1: negador_nb" {  } { { "ALU/negador_nb.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/negador_nb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623720281545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623720281545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/negador_1b.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/negador_1b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 negador_1b " "Found entity 1: negador_1b" {  } { { "ALU/negador_1b.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/negador_1b.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623720281548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623720281548 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux ALU/Mux.sv " "Entity \"Mux\" obtained from \"ALU/Mux.sv\" instead of from Quartus Prime megafunction library" {  } { { "ALU/Mux.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/Mux.sv" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1623720281550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "ALU/Mux.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/Mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623720281550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623720281550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/multiplicador.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/multiplicador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicador " "Found entity 1: multiplicador" {  } { { "ALU/multiplicador.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/multiplicador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623720281553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623720281553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/modulo_nb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/modulo_nb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_nb " "Found entity 1: modulo_nb" {  } { { "ALU/modulo_nb.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/modulo_nb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623720281555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623720281555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/flag_overflow.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/flag_overflow.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_overflow " "Found entity 1: flag_overflow" {  } { { "ALU/flag_overflow.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/flag_overflow.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623720281558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623720281558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/flag_negativo.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/flag_negativo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_negativo " "Found entity 1: flag_negativo" {  } { { "ALU/flag_negativo.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/flag_negativo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623720281562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623720281562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/flag_cero.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/flag_cero.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_cero " "Found entity 1: flag_cero" {  } { { "ALU/flag_cero.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/flag_cero.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623720281565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623720281565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/flag_carry.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/flag_carry.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_carry " "Found entity 1: flag_carry" {  } { { "ALU/flag_carry.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/flag_carry.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623720281567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623720281567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/divisor_nb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/divisor_nb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_nb " "Found entity 1: divisor_nb" {  } { { "ALU/divisor_nb.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/divisor_nb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623720281570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623720281570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/decoc_1b_display_bin.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/decoc_1b_display_bin.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoc_1b_display_bin " "Found entity 1: decoc_1b_display_bin" {  } { { "ALU/decoc_1b_display_bin.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/decoc_1b_display_bin.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623720281573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623720281573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/c_xor.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/c_xor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 c_xor " "Found entity 1: c_xor" {  } { { "ALU/c_xor.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/c_xor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623720281576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623720281576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/c_or.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/c_or.sv" { { "Info" "ISGN_ENTITY_NAME" "1 c_or " "Found entity 1: c_or" {  } { { "ALU/c_or.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/c_or.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623720281578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623720281578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/c_and.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/c_and.sv" { { "Info" "ISGN_ENTITY_NAME" "1 c_and " "Found entity 1: c_and" {  } { { "ALU/c_and.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/c_and.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623720281581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623720281581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_test " "Found entity 1: ALU_test" {  } { { "ALU/ALU_test.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/ALU_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623720281584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623720281584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu_4b_display.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu_4b_display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Alu_4b_display " "Found entity 1: Alu_4b_display" {  } { { "ALU/Alu_4b_display.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/Alu_4b_display.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623720281590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623720281590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU/ALU.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ALU/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623720281593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623720281593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_management.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_management.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Memory_Management " "Found entity 1: Memory_Management" {  } { { "Memory_Management.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/Memory_Management.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623720281596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623720281596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623720281598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623720281598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/RAM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623720281601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623720281601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2_1 " "Found entity 1: Mux2_1" {  } { { "Mux2_1.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/Mux2_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623720281604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623720281604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/PC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623720281609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623720281609 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Extender.sv(12) " "Verilog HDL warning at Extender.sv(12): extended using \"x\" or \"z\"" {  } { { "Extender.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/Extender.sv" 12 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1623720281614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender.sv 1 1 " "Found 1 design units, including 1 entities, in source file extender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Extender " "Found entity 1: Extender" {  } { { "Extender.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/Extender.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623720281616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623720281616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/memory_management_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file test/memory_management_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Memory_Management_test " "Found entity 1: Memory_Management_test" {  } { { "test/Memory_Management_test.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/test/Memory_Management_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623720281619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623720281619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/extender_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file test/extender_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Extender_test " "Found entity 1: Extender_test" {  } { { "test/Extender_test.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/test/Extender_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623720281623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623720281623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_enable.sv 1 1 " "Found 1 design units, including 1 entities, in source file ff_enable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ff_enable " "Found entity 1: ff_enable" {  } { { "ff_enable.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/ff_enable.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623720281626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623720281626 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc CPU.sv(5) " "Verilog HDL Declaration information at CPU.sv(5): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "CPU.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/CPU.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623720281628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/CPU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623720281629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623720281629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condition_check.sv 1 1 " "Found 1 design units, including 1 entities, in source file condition_check.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condition_check " "Found entity 1: condition_check" {  } { { "condition_check.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/condition_check.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623720281632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623720281632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/text-module/wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/text-module/wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wrapper-Behavioral " "Found design unit 1: wrapper-Behavioral" {  } { { "VGA/text-module/wrapper.vhd" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/text-module/wrapper.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623720282266 ""} { "Info" "ISGN_ENTITY_NAME" "1 wrapper " "Found entity 1: wrapper" {  } { { "VGA/text-module/wrapper.vhd" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/text-module/wrapper.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623720282266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623720282266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/text-module/pixel_on_text2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/text-module/pixel_on_text2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pixel_On_Text2-Behavioral " "Found design unit 1: Pixel_On_Text2-Behavioral" {  } { { "VGA/text-module/Pixel_On_Text2.vhd" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/text-module/Pixel_On_Text2.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623720282269 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pixel_On_Text2 " "Found entity 1: Pixel_On_Text2" {  } { { "VGA/text-module/Pixel_On_Text2.vhd" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/text-module/Pixel_On_Text2.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623720282269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623720282269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/text-module/pixel_on_text.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/text-module/pixel_on_text.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pixel_On_Text-Behavioral " "Found design unit 1: Pixel_On_Text-Behavioral" {  } { { "VGA/text-module/Pixel_On_Text.vhd" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/text-module/Pixel_On_Text.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623720282273 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pixel_On_Text " "Found entity 1: Pixel_On_Text" {  } { { "VGA/text-module/Pixel_On_Text.vhd" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/text-module/Pixel_On_Text.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623720282273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623720282273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/text-module/font_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/text-module/font_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Font_Rom-Behavioral " "Found design unit 1: Font_Rom-Behavioral" {  } { { "VGA/text-module/Font_Rom.vhd" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/text-module/Font_Rom.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623720282278 ""} { "Info" "ISGN_ENTITY_NAME" "1 Font_Rom " "Found entity 1: Font_Rom" {  } { { "VGA/text-module/Font_Rom.vhd" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/text-module/Font_Rom.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623720282278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623720282278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/text-module/commonpak.vhd 2 0 " "Found 2 design units, including 0 entities, in source file vga/text-module/commonpak.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 commonPak " "Found design unit 1: commonPak" {  } { { "VGA/text-module/commonPak.vhd" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/text-module/commonPak.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623720282281 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 commonPak-body " "Found design unit 2: commonPak-body" {  } { { "VGA/text-module/commonPak.vhd" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/text-module/commonPak.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623720282281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623720282281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_VGA " "Found entity 1: CPU_VGA" {  } { { "CPU_VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/CPU_VGA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623720282284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623720282284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxmov.sv 1 1 " "Found 1 design units, including 1 entities, in source file muxmov.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MuxMOV " "Found entity 1: MuxMOV" {  } { { "MuxMOV.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/MuxMOV.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623720282287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623720282287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imm_rotation.sv 1 1 " "Found 1 design units, including 1 entities, in source file imm_rotation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Imm_Rotation " "Found entity 1: Imm_Rotation" {  } { { "Imm_Rotation.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/Imm_Rotation.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623720282293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623720282293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/cpu_vga_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file test/cpu_vga_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_VGA_test " "Found entity 1: CPU_VGA_test" {  } { { "test/CPU_VGA_test.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/test/CPU_VGA_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623720282296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623720282296 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "asciiwriter.sv(28) " "Verilog HDL information at asciiwriter.sv(28): always construct contains both blocking and non-blocking assignments" {  } { { "asciiwriter.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/asciiwriter.sv" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1623720282298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asciiwriter.sv 1 1 " "Found 1 design units, including 1 entities, in source file asciiwriter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 asciiwriter " "Found entity 1: asciiwriter" {  } { { "asciiwriter.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/asciiwriter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623720282299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623720282299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_rom_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_rom_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_ROM_Test " "Found entity 1: VGA_ROM_Test" {  } { { "VGA_ROM_Test.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA_ROM_Test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623720282302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623720282302 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA " "Elaborating entity \"VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1623720282527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_mitad_MHz clk_mitad_MHz:cmh " "Elaborating entity \"clk_mitad_MHz\" for hierarchy \"clk_mitad_MHz:cmh\"" {  } { { "VGA/VGA.sv" "cmh" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623720282584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sincronizadorV sincronizadorV:sv " "Elaborating entity \"sincronizadorV\" for hierarchy \"sincronizadorV:sv\"" {  } { { "VGA/VGA.sv" "sv" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623720282586 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sincpulsos sincronizadorV.sv(8) " "Verilog HDL or VHDL warning at sincronizadorV.sv(8): object \"sincpulsos\" assigned a value but never read" {  } { { "VGA/sincronizadorV.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/sincronizadorV.sv" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623720282590 "|CPU_VGA|VGA:vga|sincronizadorV:sv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sincronizadorH sincronizadorH:sh " "Elaborating entity \"sincronizadorH\" for hierarchy \"sincronizadorH:sh\"" {  } { { "VGA/VGA.sv" "sh" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623720282592 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sincpulsos sincronizadorH.sv(8) " "Verilog HDL or VHDL warning at sincronizadorH.sv(8): object \"sincpulsos\" assigned a value but never read" {  } { { "VGA/sincronizadorH.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/sincronizadorH.sv" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623720282592 "|CPU_VGA|VGA:vga|sincronizadorH:sh"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pixels Pixels:p " "Elaborating entity \"Pixels\" for hierarchy \"Pixels:p\"" {  } { { "VGA/VGA.sv" "p" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623720282594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Font_Rom Pixels:p\|Font_Rom:rom " "Elaborating entity \"Font_Rom\" for hierarchy \"Pixels:p\|Font_Rom:rom\"" {  } { { "VGA/text-module/Pixels.sv" "rom" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/text-module/Pixels.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623720282602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador_color controlador_color:cc " "Elaborating entity \"controlador_color\" for hierarchy \"controlador_color:cc\"" {  } { { "VGA/VGA.sv" "cc" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623720282605 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Pixels:p\|Font_Rom:rom\|ROM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Pixels:p\|Font_Rom:rom\|ROM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623720283383 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623720283383 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623720283383 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623720283383 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623720283383 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623720283383 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623720283383 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623720283383 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623720283383 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Proyecto_cpu.ram0_Font_Rom_d6022abf.hdl.mif " "Parameter INIT_FILE set to db/Proyecto_cpu.ram0_Font_Rom_d6022abf.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623720283383 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1623720283383 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1623720283383 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pixels:p\|Font_Rom:rom\|altsyncram:ROM_rtl_0 " "Elaborated megafunction instantiation \"Pixels:p\|Font_Rom:rom\|altsyncram:ROM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623720283502 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pixels:p\|Font_Rom:rom\|altsyncram:ROM_rtl_0 " "Instantiated megafunction \"Pixels:p\|Font_Rom:rom\|altsyncram:ROM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623720283502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623720283502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623720283502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623720283502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623720283502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623720283502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623720283502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623720283502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623720283502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Proyecto_cpu.ram0_Font_Rom_d6022abf.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Proyecto_cpu.ram0_Font_Rom_d6022abf.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623720283502 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623720283502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8ud1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8ud1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8ud1 " "Found entity 1: altsyncram_8ud1" {  } { { "db/altsyncram_8ud1.tdf" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/db/altsyncram_8ud1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623720283586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623720283586 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sync GND " "Pin \"sync\" is stuck at GND" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623720284086 "|VGA|sync"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1623720284086 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1623720284252 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/output_files/Proyecto_cpu.map.smsg " "Generated suppressed messages file C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/output_files/Proyecto_cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623720284726 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1623720285183 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623720285183 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1152 " "Design contains 1152 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[0\]\[7\] " "No output dependent on input pin \"char_data\[0\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[0][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[1\]\[7\] " "No output dependent on input pin \"char_data\[1\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[1][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[2\]\[7\] " "No output dependent on input pin \"char_data\[2\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[2][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[3\]\[7\] " "No output dependent on input pin \"char_data\[3\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[3][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[4\]\[7\] " "No output dependent on input pin \"char_data\[4\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[4][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[5\]\[7\] " "No output dependent on input pin \"char_data\[5\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[5][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[6\]\[7\] " "No output dependent on input pin \"char_data\[6\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[6][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[7\]\[7\] " "No output dependent on input pin \"char_data\[7\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[7][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[8\]\[7\] " "No output dependent on input pin \"char_data\[8\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[8][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[9\]\[7\] " "No output dependent on input pin \"char_data\[9\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[9][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[10\]\[7\] " "No output dependent on input pin \"char_data\[10\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[10][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[11\]\[7\] " "No output dependent on input pin \"char_data\[11\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[11][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[12\]\[7\] " "No output dependent on input pin \"char_data\[12\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[12][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[13\]\[7\] " "No output dependent on input pin \"char_data\[13\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[13][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[14\]\[7\] " "No output dependent on input pin \"char_data\[14\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[14][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[15\]\[7\] " "No output dependent on input pin \"char_data\[15\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[15][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[16\]\[7\] " "No output dependent on input pin \"char_data\[16\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[16][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[17\]\[7\] " "No output dependent on input pin \"char_data\[17\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[17][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[18\]\[7\] " "No output dependent on input pin \"char_data\[18\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[18][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[19\]\[7\] " "No output dependent on input pin \"char_data\[19\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[19][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[20\]\[7\] " "No output dependent on input pin \"char_data\[20\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[20][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[21\]\[7\] " "No output dependent on input pin \"char_data\[21\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[21][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[22\]\[7\] " "No output dependent on input pin \"char_data\[22\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[22][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[23\]\[7\] " "No output dependent on input pin \"char_data\[23\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[23][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[24\]\[7\] " "No output dependent on input pin \"char_data\[24\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[24][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[25\]\[7\] " "No output dependent on input pin \"char_data\[25\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[25][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[26\]\[7\] " "No output dependent on input pin \"char_data\[26\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[26][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[27\]\[7\] " "No output dependent on input pin \"char_data\[27\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[27][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[28\]\[7\] " "No output dependent on input pin \"char_data\[28\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[28][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[29\]\[7\] " "No output dependent on input pin \"char_data\[29\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[29][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[30\]\[7\] " "No output dependent on input pin \"char_data\[30\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[30][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[31\]\[7\] " "No output dependent on input pin \"char_data\[31\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[31][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[32\]\[7\] " "No output dependent on input pin \"char_data\[32\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[32][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[33\]\[7\] " "No output dependent on input pin \"char_data\[33\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[33][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[34\]\[7\] " "No output dependent on input pin \"char_data\[34\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[34][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[35\]\[7\] " "No output dependent on input pin \"char_data\[35\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[35][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[36\]\[7\] " "No output dependent on input pin \"char_data\[36\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[36][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[37\]\[7\] " "No output dependent on input pin \"char_data\[37\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[37][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[38\]\[7\] " "No output dependent on input pin \"char_data\[38\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[38][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[39\]\[7\] " "No output dependent on input pin \"char_data\[39\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[39][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[40\]\[7\] " "No output dependent on input pin \"char_data\[40\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[40][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[41\]\[7\] " "No output dependent on input pin \"char_data\[41\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[41][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[42\]\[7\] " "No output dependent on input pin \"char_data\[42\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[42][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[43\]\[7\] " "No output dependent on input pin \"char_data\[43\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[43][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[44\]\[7\] " "No output dependent on input pin \"char_data\[44\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[44][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[45\]\[7\] " "No output dependent on input pin \"char_data\[45\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[45][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[46\]\[7\] " "No output dependent on input pin \"char_data\[46\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[46][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[47\]\[7\] " "No output dependent on input pin \"char_data\[47\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[47][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[48\]\[7\] " "No output dependent on input pin \"char_data\[48\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[48][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[49\]\[7\] " "No output dependent on input pin \"char_data\[49\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[49][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[50\]\[7\] " "No output dependent on input pin \"char_data\[50\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[50][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[51\]\[7\] " "No output dependent on input pin \"char_data\[51\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[51][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[52\]\[7\] " "No output dependent on input pin \"char_data\[52\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[52][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[53\]\[7\] " "No output dependent on input pin \"char_data\[53\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[53][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[54\]\[7\] " "No output dependent on input pin \"char_data\[54\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[54][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[55\]\[7\] " "No output dependent on input pin \"char_data\[55\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[55][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[56\]\[7\] " "No output dependent on input pin \"char_data\[56\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[56][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[57\]\[7\] " "No output dependent on input pin \"char_data\[57\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[57][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[58\]\[7\] " "No output dependent on input pin \"char_data\[58\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[58][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[59\]\[7\] " "No output dependent on input pin \"char_data\[59\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[59][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[60\]\[7\] " "No output dependent on input pin \"char_data\[60\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[60][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[61\]\[7\] " "No output dependent on input pin \"char_data\[61\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[61][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[62\]\[7\] " "No output dependent on input pin \"char_data\[62\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[62][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[63\]\[7\] " "No output dependent on input pin \"char_data\[63\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[63][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[64\]\[7\] " "No output dependent on input pin \"char_data\[64\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[64][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[65\]\[7\] " "No output dependent on input pin \"char_data\[65\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[65][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[66\]\[7\] " "No output dependent on input pin \"char_data\[66\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[66][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[67\]\[7\] " "No output dependent on input pin \"char_data\[67\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[67][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[68\]\[7\] " "No output dependent on input pin \"char_data\[68\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[68][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[69\]\[7\] " "No output dependent on input pin \"char_data\[69\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[69][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[70\]\[7\] " "No output dependent on input pin \"char_data\[70\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[70][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[71\]\[7\] " "No output dependent on input pin \"char_data\[71\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[71][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[72\]\[7\] " "No output dependent on input pin \"char_data\[72\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[72][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[73\]\[7\] " "No output dependent on input pin \"char_data\[73\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[73][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[74\]\[7\] " "No output dependent on input pin \"char_data\[74\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[74][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[75\]\[7\] " "No output dependent on input pin \"char_data\[75\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[75][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[76\]\[7\] " "No output dependent on input pin \"char_data\[76\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[76][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[77\]\[7\] " "No output dependent on input pin \"char_data\[77\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[77][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[78\]\[7\] " "No output dependent on input pin \"char_data\[78\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[78][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[79\]\[7\] " "No output dependent on input pin \"char_data\[79\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[79][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[80\]\[7\] " "No output dependent on input pin \"char_data\[80\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[80][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[81\]\[7\] " "No output dependent on input pin \"char_data\[81\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[81][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[82\]\[7\] " "No output dependent on input pin \"char_data\[82\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[82][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[83\]\[7\] " "No output dependent on input pin \"char_data\[83\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[83][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[84\]\[7\] " "No output dependent on input pin \"char_data\[84\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[84][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[85\]\[7\] " "No output dependent on input pin \"char_data\[85\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[85][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[86\]\[7\] " "No output dependent on input pin \"char_data\[86\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[86][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[87\]\[7\] " "No output dependent on input pin \"char_data\[87\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[87][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[88\]\[7\] " "No output dependent on input pin \"char_data\[88\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[88][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[89\]\[7\] " "No output dependent on input pin \"char_data\[89\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[89][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[90\]\[7\] " "No output dependent on input pin \"char_data\[90\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[90][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[91\]\[7\] " "No output dependent on input pin \"char_data\[91\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[91][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[92\]\[7\] " "No output dependent on input pin \"char_data\[92\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[92][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[93\]\[7\] " "No output dependent on input pin \"char_data\[93\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[93][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[94\]\[7\] " "No output dependent on input pin \"char_data\[94\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[94][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[95\]\[7\] " "No output dependent on input pin \"char_data\[95\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[95][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[96\]\[7\] " "No output dependent on input pin \"char_data\[96\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[96][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[97\]\[7\] " "No output dependent on input pin \"char_data\[97\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[97][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[98\]\[7\] " "No output dependent on input pin \"char_data\[98\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[98][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[99\]\[7\] " "No output dependent on input pin \"char_data\[99\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[99][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[100\]\[7\] " "No output dependent on input pin \"char_data\[100\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[100][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[101\]\[7\] " "No output dependent on input pin \"char_data\[101\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[101][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[102\]\[7\] " "No output dependent on input pin \"char_data\[102\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[102][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[103\]\[7\] " "No output dependent on input pin \"char_data\[103\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[103][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[104\]\[7\] " "No output dependent on input pin \"char_data\[104\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[104][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[105\]\[7\] " "No output dependent on input pin \"char_data\[105\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[105][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[106\]\[7\] " "No output dependent on input pin \"char_data\[106\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[106][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[107\]\[7\] " "No output dependent on input pin \"char_data\[107\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[107][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[108\]\[7\] " "No output dependent on input pin \"char_data\[108\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[108][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[109\]\[7\] " "No output dependent on input pin \"char_data\[109\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[109][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[110\]\[7\] " "No output dependent on input pin \"char_data\[110\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[110][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[111\]\[7\] " "No output dependent on input pin \"char_data\[111\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[111][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[112\]\[7\] " "No output dependent on input pin \"char_data\[112\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[112][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[113\]\[7\] " "No output dependent on input pin \"char_data\[113\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[113][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[114\]\[7\] " "No output dependent on input pin \"char_data\[114\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[114][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[115\]\[7\] " "No output dependent on input pin \"char_data\[115\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[115][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[116\]\[7\] " "No output dependent on input pin \"char_data\[116\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[116][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[117\]\[7\] " "No output dependent on input pin \"char_data\[117\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[117][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[118\]\[7\] " "No output dependent on input pin \"char_data\[118\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[118][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[119\]\[7\] " "No output dependent on input pin \"char_data\[119\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[119][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[120\]\[7\] " "No output dependent on input pin \"char_data\[120\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[120][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[121\]\[7\] " "No output dependent on input pin \"char_data\[121\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[121][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[122\]\[7\] " "No output dependent on input pin \"char_data\[122\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[122][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[123\]\[7\] " "No output dependent on input pin \"char_data\[123\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[123][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[124\]\[7\] " "No output dependent on input pin \"char_data\[124\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[124][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[125\]\[7\] " "No output dependent on input pin \"char_data\[125\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[125][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[126\]\[7\] " "No output dependent on input pin \"char_data\[126\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[126][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[127\]\[7\] " "No output dependent on input pin \"char_data\[127\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[127][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[128\]\[0\] " "No output dependent on input pin \"char_data\[128\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[128][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[128\]\[1\] " "No output dependent on input pin \"char_data\[128\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[128][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[128\]\[2\] " "No output dependent on input pin \"char_data\[128\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[128][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[128\]\[3\] " "No output dependent on input pin \"char_data\[128\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[128][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[128\]\[4\] " "No output dependent on input pin \"char_data\[128\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[128][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[128\]\[5\] " "No output dependent on input pin \"char_data\[128\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[128][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[128\]\[6\] " "No output dependent on input pin \"char_data\[128\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[128][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[128\]\[7\] " "No output dependent on input pin \"char_data\[128\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[128][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[129\]\[0\] " "No output dependent on input pin \"char_data\[129\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[129][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[129\]\[1\] " "No output dependent on input pin \"char_data\[129\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[129][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[129\]\[2\] " "No output dependent on input pin \"char_data\[129\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[129][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[129\]\[3\] " "No output dependent on input pin \"char_data\[129\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[129][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[129\]\[4\] " "No output dependent on input pin \"char_data\[129\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[129][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[129\]\[5\] " "No output dependent on input pin \"char_data\[129\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[129][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[129\]\[6\] " "No output dependent on input pin \"char_data\[129\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[129][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[129\]\[7\] " "No output dependent on input pin \"char_data\[129\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[129][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[130\]\[0\] " "No output dependent on input pin \"char_data\[130\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[130][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[130\]\[1\] " "No output dependent on input pin \"char_data\[130\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[130][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[130\]\[2\] " "No output dependent on input pin \"char_data\[130\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[130][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[130\]\[3\] " "No output dependent on input pin \"char_data\[130\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[130][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[130\]\[4\] " "No output dependent on input pin \"char_data\[130\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[130][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[130\]\[5\] " "No output dependent on input pin \"char_data\[130\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[130][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[130\]\[6\] " "No output dependent on input pin \"char_data\[130\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[130][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[130\]\[7\] " "No output dependent on input pin \"char_data\[130\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[130][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[131\]\[0\] " "No output dependent on input pin \"char_data\[131\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[131][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[131\]\[1\] " "No output dependent on input pin \"char_data\[131\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[131][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[131\]\[2\] " "No output dependent on input pin \"char_data\[131\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[131][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[131\]\[3\] " "No output dependent on input pin \"char_data\[131\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[131][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[131\]\[4\] " "No output dependent on input pin \"char_data\[131\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[131][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[131\]\[5\] " "No output dependent on input pin \"char_data\[131\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[131][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[131\]\[6\] " "No output dependent on input pin \"char_data\[131\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[131][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[131\]\[7\] " "No output dependent on input pin \"char_data\[131\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[131][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[132\]\[0\] " "No output dependent on input pin \"char_data\[132\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[132][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[132\]\[1\] " "No output dependent on input pin \"char_data\[132\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[132][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[132\]\[2\] " "No output dependent on input pin \"char_data\[132\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[132][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[132\]\[3\] " "No output dependent on input pin \"char_data\[132\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[132][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[132\]\[4\] " "No output dependent on input pin \"char_data\[132\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[132][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[132\]\[5\] " "No output dependent on input pin \"char_data\[132\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[132][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[132\]\[6\] " "No output dependent on input pin \"char_data\[132\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[132][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[132\]\[7\] " "No output dependent on input pin \"char_data\[132\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[132][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[133\]\[0\] " "No output dependent on input pin \"char_data\[133\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[133][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[133\]\[1\] " "No output dependent on input pin \"char_data\[133\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[133][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[133\]\[2\] " "No output dependent on input pin \"char_data\[133\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[133][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[133\]\[3\] " "No output dependent on input pin \"char_data\[133\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[133][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[133\]\[4\] " "No output dependent on input pin \"char_data\[133\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[133][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[133\]\[5\] " "No output dependent on input pin \"char_data\[133\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[133][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[133\]\[6\] " "No output dependent on input pin \"char_data\[133\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[133][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[133\]\[7\] " "No output dependent on input pin \"char_data\[133\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[133][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[134\]\[0\] " "No output dependent on input pin \"char_data\[134\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[134][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[134\]\[1\] " "No output dependent on input pin \"char_data\[134\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[134][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[134\]\[2\] " "No output dependent on input pin \"char_data\[134\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[134][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[134\]\[3\] " "No output dependent on input pin \"char_data\[134\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[134][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[134\]\[4\] " "No output dependent on input pin \"char_data\[134\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[134][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[134\]\[5\] " "No output dependent on input pin \"char_data\[134\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[134][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[134\]\[6\] " "No output dependent on input pin \"char_data\[134\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[134][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[134\]\[7\] " "No output dependent on input pin \"char_data\[134\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[134][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[135\]\[0\] " "No output dependent on input pin \"char_data\[135\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[135][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[135\]\[1\] " "No output dependent on input pin \"char_data\[135\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[135][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[135\]\[2\] " "No output dependent on input pin \"char_data\[135\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[135][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[135\]\[3\] " "No output dependent on input pin \"char_data\[135\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[135][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[135\]\[4\] " "No output dependent on input pin \"char_data\[135\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[135][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[135\]\[5\] " "No output dependent on input pin \"char_data\[135\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[135][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[135\]\[6\] " "No output dependent on input pin \"char_data\[135\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[135][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[135\]\[7\] " "No output dependent on input pin \"char_data\[135\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[135][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[136\]\[0\] " "No output dependent on input pin \"char_data\[136\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[136][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[136\]\[1\] " "No output dependent on input pin \"char_data\[136\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[136][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[136\]\[2\] " "No output dependent on input pin \"char_data\[136\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[136][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[136\]\[3\] " "No output dependent on input pin \"char_data\[136\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[136][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[136\]\[4\] " "No output dependent on input pin \"char_data\[136\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[136][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[136\]\[5\] " "No output dependent on input pin \"char_data\[136\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[136][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[136\]\[6\] " "No output dependent on input pin \"char_data\[136\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[136][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[136\]\[7\] " "No output dependent on input pin \"char_data\[136\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[136][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[137\]\[0\] " "No output dependent on input pin \"char_data\[137\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[137][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[137\]\[1\] " "No output dependent on input pin \"char_data\[137\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[137][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[137\]\[2\] " "No output dependent on input pin \"char_data\[137\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[137][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[137\]\[3\] " "No output dependent on input pin \"char_data\[137\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[137][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[137\]\[4\] " "No output dependent on input pin \"char_data\[137\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[137][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[137\]\[5\] " "No output dependent on input pin \"char_data\[137\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[137][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[137\]\[6\] " "No output dependent on input pin \"char_data\[137\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[137][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[137\]\[7\] " "No output dependent on input pin \"char_data\[137\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[137][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[138\]\[0\] " "No output dependent on input pin \"char_data\[138\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[138][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[138\]\[1\] " "No output dependent on input pin \"char_data\[138\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[138][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[138\]\[2\] " "No output dependent on input pin \"char_data\[138\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[138][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[138\]\[3\] " "No output dependent on input pin \"char_data\[138\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[138][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[138\]\[4\] " "No output dependent on input pin \"char_data\[138\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[138][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[138\]\[5\] " "No output dependent on input pin \"char_data\[138\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[138][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[138\]\[6\] " "No output dependent on input pin \"char_data\[138\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[138][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[138\]\[7\] " "No output dependent on input pin \"char_data\[138\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[138][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[139\]\[0\] " "No output dependent on input pin \"char_data\[139\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[139][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[139\]\[1\] " "No output dependent on input pin \"char_data\[139\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[139][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[139\]\[2\] " "No output dependent on input pin \"char_data\[139\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[139][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[139\]\[3\] " "No output dependent on input pin \"char_data\[139\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[139][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[139\]\[4\] " "No output dependent on input pin \"char_data\[139\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[139][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[139\]\[5\] " "No output dependent on input pin \"char_data\[139\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[139][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[139\]\[6\] " "No output dependent on input pin \"char_data\[139\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[139][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[139\]\[7\] " "No output dependent on input pin \"char_data\[139\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[139][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[140\]\[0\] " "No output dependent on input pin \"char_data\[140\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[140][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[140\]\[1\] " "No output dependent on input pin \"char_data\[140\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[140][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[140\]\[2\] " "No output dependent on input pin \"char_data\[140\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[140][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[140\]\[3\] " "No output dependent on input pin \"char_data\[140\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[140][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[140\]\[4\] " "No output dependent on input pin \"char_data\[140\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[140][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[140\]\[5\] " "No output dependent on input pin \"char_data\[140\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[140][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[140\]\[6\] " "No output dependent on input pin \"char_data\[140\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[140][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[140\]\[7\] " "No output dependent on input pin \"char_data\[140\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[140][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[141\]\[0\] " "No output dependent on input pin \"char_data\[141\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[141][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[141\]\[1\] " "No output dependent on input pin \"char_data\[141\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[141][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[141\]\[2\] " "No output dependent on input pin \"char_data\[141\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[141][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[141\]\[3\] " "No output dependent on input pin \"char_data\[141\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[141][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[141\]\[4\] " "No output dependent on input pin \"char_data\[141\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[141][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[141\]\[5\] " "No output dependent on input pin \"char_data\[141\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[141][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[141\]\[6\] " "No output dependent on input pin \"char_data\[141\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[141][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[141\]\[7\] " "No output dependent on input pin \"char_data\[141\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[141][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[142\]\[0\] " "No output dependent on input pin \"char_data\[142\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[142][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[142\]\[1\] " "No output dependent on input pin \"char_data\[142\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[142][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[142\]\[2\] " "No output dependent on input pin \"char_data\[142\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[142][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[142\]\[3\] " "No output dependent on input pin \"char_data\[142\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[142][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[142\]\[4\] " "No output dependent on input pin \"char_data\[142\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[142][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[142\]\[5\] " "No output dependent on input pin \"char_data\[142\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[142][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[142\]\[6\] " "No output dependent on input pin \"char_data\[142\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[142][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[142\]\[7\] " "No output dependent on input pin \"char_data\[142\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[142][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[143\]\[0\] " "No output dependent on input pin \"char_data\[143\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[143][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[143\]\[1\] " "No output dependent on input pin \"char_data\[143\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[143][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[143\]\[2\] " "No output dependent on input pin \"char_data\[143\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[143][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[143\]\[3\] " "No output dependent on input pin \"char_data\[143\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[143][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[143\]\[4\] " "No output dependent on input pin \"char_data\[143\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[143][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[143\]\[5\] " "No output dependent on input pin \"char_data\[143\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[143][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[143\]\[6\] " "No output dependent on input pin \"char_data\[143\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[143][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[143\]\[7\] " "No output dependent on input pin \"char_data\[143\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[143][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[144\]\[0\] " "No output dependent on input pin \"char_data\[144\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[144][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[144\]\[1\] " "No output dependent on input pin \"char_data\[144\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[144][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[144\]\[2\] " "No output dependent on input pin \"char_data\[144\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[144][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[144\]\[3\] " "No output dependent on input pin \"char_data\[144\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[144][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[144\]\[4\] " "No output dependent on input pin \"char_data\[144\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[144][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[144\]\[5\] " "No output dependent on input pin \"char_data\[144\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[144][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[144\]\[6\] " "No output dependent on input pin \"char_data\[144\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[144][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[144\]\[7\] " "No output dependent on input pin \"char_data\[144\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[144][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[145\]\[0\] " "No output dependent on input pin \"char_data\[145\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[145][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[145\]\[1\] " "No output dependent on input pin \"char_data\[145\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[145][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[145\]\[2\] " "No output dependent on input pin \"char_data\[145\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[145][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[145\]\[3\] " "No output dependent on input pin \"char_data\[145\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[145][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[145\]\[4\] " "No output dependent on input pin \"char_data\[145\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[145][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[145\]\[5\] " "No output dependent on input pin \"char_data\[145\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[145][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[145\]\[6\] " "No output dependent on input pin \"char_data\[145\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[145][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[145\]\[7\] " "No output dependent on input pin \"char_data\[145\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[145][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[146\]\[0\] " "No output dependent on input pin \"char_data\[146\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[146][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[146\]\[1\] " "No output dependent on input pin \"char_data\[146\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[146][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[146\]\[2\] " "No output dependent on input pin \"char_data\[146\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[146][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[146\]\[3\] " "No output dependent on input pin \"char_data\[146\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[146][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[146\]\[4\] " "No output dependent on input pin \"char_data\[146\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[146][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[146\]\[5\] " "No output dependent on input pin \"char_data\[146\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[146][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[146\]\[6\] " "No output dependent on input pin \"char_data\[146\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[146][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[146\]\[7\] " "No output dependent on input pin \"char_data\[146\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[146][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[147\]\[0\] " "No output dependent on input pin \"char_data\[147\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[147][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[147\]\[1\] " "No output dependent on input pin \"char_data\[147\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[147][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[147\]\[2\] " "No output dependent on input pin \"char_data\[147\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[147][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[147\]\[3\] " "No output dependent on input pin \"char_data\[147\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[147][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[147\]\[4\] " "No output dependent on input pin \"char_data\[147\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[147][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[147\]\[5\] " "No output dependent on input pin \"char_data\[147\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[147][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[147\]\[6\] " "No output dependent on input pin \"char_data\[147\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[147][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[147\]\[7\] " "No output dependent on input pin \"char_data\[147\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[147][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[148\]\[0\] " "No output dependent on input pin \"char_data\[148\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[148][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[148\]\[1\] " "No output dependent on input pin \"char_data\[148\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[148][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[148\]\[2\] " "No output dependent on input pin \"char_data\[148\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[148][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[148\]\[3\] " "No output dependent on input pin \"char_data\[148\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[148][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[148\]\[4\] " "No output dependent on input pin \"char_data\[148\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[148][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[148\]\[5\] " "No output dependent on input pin \"char_data\[148\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[148][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[148\]\[6\] " "No output dependent on input pin \"char_data\[148\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[148][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[148\]\[7\] " "No output dependent on input pin \"char_data\[148\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[148][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[149\]\[0\] " "No output dependent on input pin \"char_data\[149\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[149][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[149\]\[1\] " "No output dependent on input pin \"char_data\[149\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[149][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[149\]\[2\] " "No output dependent on input pin \"char_data\[149\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[149][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[149\]\[3\] " "No output dependent on input pin \"char_data\[149\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[149][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[149\]\[4\] " "No output dependent on input pin \"char_data\[149\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[149][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[149\]\[5\] " "No output dependent on input pin \"char_data\[149\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[149][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[149\]\[6\] " "No output dependent on input pin \"char_data\[149\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[149][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[149\]\[7\] " "No output dependent on input pin \"char_data\[149\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[149][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[150\]\[0\] " "No output dependent on input pin \"char_data\[150\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[150][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[150\]\[1\] " "No output dependent on input pin \"char_data\[150\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[150][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[150\]\[2\] " "No output dependent on input pin \"char_data\[150\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[150][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[150\]\[3\] " "No output dependent on input pin \"char_data\[150\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[150][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[150\]\[4\] " "No output dependent on input pin \"char_data\[150\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[150][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[150\]\[5\] " "No output dependent on input pin \"char_data\[150\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[150][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[150\]\[6\] " "No output dependent on input pin \"char_data\[150\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[150][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[150\]\[7\] " "No output dependent on input pin \"char_data\[150\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[150][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[151\]\[0\] " "No output dependent on input pin \"char_data\[151\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[151][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[151\]\[1\] " "No output dependent on input pin \"char_data\[151\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[151][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[151\]\[2\] " "No output dependent on input pin \"char_data\[151\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[151][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[151\]\[3\] " "No output dependent on input pin \"char_data\[151\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[151][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[151\]\[4\] " "No output dependent on input pin \"char_data\[151\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[151][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[151\]\[5\] " "No output dependent on input pin \"char_data\[151\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[151][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[151\]\[6\] " "No output dependent on input pin \"char_data\[151\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[151][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[151\]\[7\] " "No output dependent on input pin \"char_data\[151\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[151][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[152\]\[0\] " "No output dependent on input pin \"char_data\[152\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[152][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[152\]\[1\] " "No output dependent on input pin \"char_data\[152\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[152][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[152\]\[2\] " "No output dependent on input pin \"char_data\[152\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[152][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[152\]\[3\] " "No output dependent on input pin \"char_data\[152\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[152][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[152\]\[4\] " "No output dependent on input pin \"char_data\[152\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[152][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[152\]\[5\] " "No output dependent on input pin \"char_data\[152\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[152][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[152\]\[6\] " "No output dependent on input pin \"char_data\[152\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[152][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[152\]\[7\] " "No output dependent on input pin \"char_data\[152\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[152][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[153\]\[0\] " "No output dependent on input pin \"char_data\[153\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[153][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[153\]\[1\] " "No output dependent on input pin \"char_data\[153\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[153][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[153\]\[2\] " "No output dependent on input pin \"char_data\[153\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[153][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[153\]\[3\] " "No output dependent on input pin \"char_data\[153\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[153][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[153\]\[4\] " "No output dependent on input pin \"char_data\[153\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[153][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[153\]\[5\] " "No output dependent on input pin \"char_data\[153\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[153][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[153\]\[6\] " "No output dependent on input pin \"char_data\[153\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[153][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[153\]\[7\] " "No output dependent on input pin \"char_data\[153\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[153][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[154\]\[0\] " "No output dependent on input pin \"char_data\[154\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[154][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[154\]\[1\] " "No output dependent on input pin \"char_data\[154\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[154][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[154\]\[2\] " "No output dependent on input pin \"char_data\[154\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[154][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[154\]\[3\] " "No output dependent on input pin \"char_data\[154\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[154][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[154\]\[4\] " "No output dependent on input pin \"char_data\[154\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[154][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[154\]\[5\] " "No output dependent on input pin \"char_data\[154\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[154][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[154\]\[6\] " "No output dependent on input pin \"char_data\[154\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[154][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[154\]\[7\] " "No output dependent on input pin \"char_data\[154\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[154][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[155\]\[0\] " "No output dependent on input pin \"char_data\[155\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[155][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[155\]\[1\] " "No output dependent on input pin \"char_data\[155\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[155][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[155\]\[2\] " "No output dependent on input pin \"char_data\[155\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[155][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[155\]\[3\] " "No output dependent on input pin \"char_data\[155\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[155][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[155\]\[4\] " "No output dependent on input pin \"char_data\[155\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[155][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[155\]\[5\] " "No output dependent on input pin \"char_data\[155\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[155][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[155\]\[6\] " "No output dependent on input pin \"char_data\[155\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[155][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[155\]\[7\] " "No output dependent on input pin \"char_data\[155\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[155][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[156\]\[0\] " "No output dependent on input pin \"char_data\[156\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[156][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[156\]\[1\] " "No output dependent on input pin \"char_data\[156\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[156][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[156\]\[2\] " "No output dependent on input pin \"char_data\[156\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[156][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[156\]\[3\] " "No output dependent on input pin \"char_data\[156\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[156][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[156\]\[4\] " "No output dependent on input pin \"char_data\[156\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[156][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[156\]\[5\] " "No output dependent on input pin \"char_data\[156\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[156][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[156\]\[6\] " "No output dependent on input pin \"char_data\[156\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[156][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[156\]\[7\] " "No output dependent on input pin \"char_data\[156\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[156][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[157\]\[0\] " "No output dependent on input pin \"char_data\[157\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[157][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[157\]\[1\] " "No output dependent on input pin \"char_data\[157\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[157][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[157\]\[2\] " "No output dependent on input pin \"char_data\[157\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[157][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[157\]\[3\] " "No output dependent on input pin \"char_data\[157\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[157][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[157\]\[4\] " "No output dependent on input pin \"char_data\[157\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[157][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[157\]\[5\] " "No output dependent on input pin \"char_data\[157\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[157][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[157\]\[6\] " "No output dependent on input pin \"char_data\[157\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[157][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[157\]\[7\] " "No output dependent on input pin \"char_data\[157\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[157][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[158\]\[0\] " "No output dependent on input pin \"char_data\[158\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[158][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[158\]\[1\] " "No output dependent on input pin \"char_data\[158\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[158][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[158\]\[2\] " "No output dependent on input pin \"char_data\[158\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[158][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[158\]\[3\] " "No output dependent on input pin \"char_data\[158\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[158][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[158\]\[4\] " "No output dependent on input pin \"char_data\[158\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[158][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[158\]\[5\] " "No output dependent on input pin \"char_data\[158\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[158][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[158\]\[6\] " "No output dependent on input pin \"char_data\[158\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[158][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[158\]\[7\] " "No output dependent on input pin \"char_data\[158\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[158][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[159\]\[0\] " "No output dependent on input pin \"char_data\[159\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[159][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[159\]\[1\] " "No output dependent on input pin \"char_data\[159\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[159][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[159\]\[2\] " "No output dependent on input pin \"char_data\[159\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[159][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[159\]\[3\] " "No output dependent on input pin \"char_data\[159\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[159][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[159\]\[4\] " "No output dependent on input pin \"char_data\[159\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[159][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[159\]\[5\] " "No output dependent on input pin \"char_data\[159\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[159][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[159\]\[6\] " "No output dependent on input pin \"char_data\[159\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[159][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[159\]\[7\] " "No output dependent on input pin \"char_data\[159\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[159][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[160\]\[0\] " "No output dependent on input pin \"char_data\[160\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[160][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[160\]\[1\] " "No output dependent on input pin \"char_data\[160\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[160][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[160\]\[2\] " "No output dependent on input pin \"char_data\[160\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[160][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[160\]\[3\] " "No output dependent on input pin \"char_data\[160\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[160][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[160\]\[4\] " "No output dependent on input pin \"char_data\[160\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[160][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[160\]\[5\] " "No output dependent on input pin \"char_data\[160\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[160][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[160\]\[6\] " "No output dependent on input pin \"char_data\[160\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[160][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[160\]\[7\] " "No output dependent on input pin \"char_data\[160\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[160][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[161\]\[0\] " "No output dependent on input pin \"char_data\[161\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[161][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[161\]\[1\] " "No output dependent on input pin \"char_data\[161\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[161][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[161\]\[2\] " "No output dependent on input pin \"char_data\[161\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[161][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[161\]\[3\] " "No output dependent on input pin \"char_data\[161\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[161][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[161\]\[4\] " "No output dependent on input pin \"char_data\[161\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[161][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[161\]\[5\] " "No output dependent on input pin \"char_data\[161\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[161][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[161\]\[6\] " "No output dependent on input pin \"char_data\[161\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[161][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[161\]\[7\] " "No output dependent on input pin \"char_data\[161\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[161][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[162\]\[0\] " "No output dependent on input pin \"char_data\[162\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[162][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[162\]\[1\] " "No output dependent on input pin \"char_data\[162\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[162][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[162\]\[2\] " "No output dependent on input pin \"char_data\[162\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[162][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[162\]\[3\] " "No output dependent on input pin \"char_data\[162\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[162][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[162\]\[4\] " "No output dependent on input pin \"char_data\[162\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[162][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[162\]\[5\] " "No output dependent on input pin \"char_data\[162\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[162][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[162\]\[6\] " "No output dependent on input pin \"char_data\[162\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[162][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[162\]\[7\] " "No output dependent on input pin \"char_data\[162\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[162][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[163\]\[0\] " "No output dependent on input pin \"char_data\[163\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[163][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[163\]\[1\] " "No output dependent on input pin \"char_data\[163\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[163][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[163\]\[2\] " "No output dependent on input pin \"char_data\[163\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[163][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[163\]\[3\] " "No output dependent on input pin \"char_data\[163\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[163][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[163\]\[4\] " "No output dependent on input pin \"char_data\[163\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[163][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[163\]\[5\] " "No output dependent on input pin \"char_data\[163\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[163][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[163\]\[6\] " "No output dependent on input pin \"char_data\[163\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[163][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[163\]\[7\] " "No output dependent on input pin \"char_data\[163\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[163][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[164\]\[0\] " "No output dependent on input pin \"char_data\[164\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[164][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[164\]\[1\] " "No output dependent on input pin \"char_data\[164\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[164][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[164\]\[2\] " "No output dependent on input pin \"char_data\[164\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[164][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[164\]\[3\] " "No output dependent on input pin \"char_data\[164\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[164][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[164\]\[4\] " "No output dependent on input pin \"char_data\[164\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[164][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[164\]\[5\] " "No output dependent on input pin \"char_data\[164\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[164][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[164\]\[6\] " "No output dependent on input pin \"char_data\[164\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[164][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[164\]\[7\] " "No output dependent on input pin \"char_data\[164\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[164][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[165\]\[0\] " "No output dependent on input pin \"char_data\[165\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[165][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[165\]\[1\] " "No output dependent on input pin \"char_data\[165\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[165][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[165\]\[2\] " "No output dependent on input pin \"char_data\[165\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[165][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[165\]\[3\] " "No output dependent on input pin \"char_data\[165\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[165][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[165\]\[4\] " "No output dependent on input pin \"char_data\[165\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[165][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[165\]\[5\] " "No output dependent on input pin \"char_data\[165\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[165][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[165\]\[6\] " "No output dependent on input pin \"char_data\[165\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[165][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[165\]\[7\] " "No output dependent on input pin \"char_data\[165\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[165][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[166\]\[0\] " "No output dependent on input pin \"char_data\[166\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[166][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[166\]\[1\] " "No output dependent on input pin \"char_data\[166\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[166][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[166\]\[2\] " "No output dependent on input pin \"char_data\[166\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[166][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[166\]\[3\] " "No output dependent on input pin \"char_data\[166\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[166][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[166\]\[4\] " "No output dependent on input pin \"char_data\[166\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[166][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[166\]\[5\] " "No output dependent on input pin \"char_data\[166\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[166][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[166\]\[6\] " "No output dependent on input pin \"char_data\[166\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[166][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[166\]\[7\] " "No output dependent on input pin \"char_data\[166\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[166][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[167\]\[0\] " "No output dependent on input pin \"char_data\[167\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[167][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[167\]\[1\] " "No output dependent on input pin \"char_data\[167\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[167][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[167\]\[2\] " "No output dependent on input pin \"char_data\[167\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[167][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[167\]\[3\] " "No output dependent on input pin \"char_data\[167\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[167][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[167\]\[4\] " "No output dependent on input pin \"char_data\[167\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[167][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[167\]\[5\] " "No output dependent on input pin \"char_data\[167\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[167][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[167\]\[6\] " "No output dependent on input pin \"char_data\[167\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[167][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[167\]\[7\] " "No output dependent on input pin \"char_data\[167\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[167][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[168\]\[0\] " "No output dependent on input pin \"char_data\[168\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[168][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[168\]\[1\] " "No output dependent on input pin \"char_data\[168\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[168][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[168\]\[2\] " "No output dependent on input pin \"char_data\[168\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[168][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[168\]\[3\] " "No output dependent on input pin \"char_data\[168\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[168][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[168\]\[4\] " "No output dependent on input pin \"char_data\[168\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[168][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[168\]\[5\] " "No output dependent on input pin \"char_data\[168\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[168][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[168\]\[6\] " "No output dependent on input pin \"char_data\[168\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[168][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[168\]\[7\] " "No output dependent on input pin \"char_data\[168\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[168][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[169\]\[0\] " "No output dependent on input pin \"char_data\[169\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[169][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[169\]\[1\] " "No output dependent on input pin \"char_data\[169\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[169][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[169\]\[2\] " "No output dependent on input pin \"char_data\[169\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[169][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[169\]\[3\] " "No output dependent on input pin \"char_data\[169\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[169][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[169\]\[4\] " "No output dependent on input pin \"char_data\[169\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[169][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[169\]\[5\] " "No output dependent on input pin \"char_data\[169\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[169][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[169\]\[6\] " "No output dependent on input pin \"char_data\[169\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[169][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[169\]\[7\] " "No output dependent on input pin \"char_data\[169\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[169][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[170\]\[0\] " "No output dependent on input pin \"char_data\[170\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[170][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[170\]\[1\] " "No output dependent on input pin \"char_data\[170\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[170][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[170\]\[2\] " "No output dependent on input pin \"char_data\[170\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[170][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[170\]\[3\] " "No output dependent on input pin \"char_data\[170\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[170][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[170\]\[4\] " "No output dependent on input pin \"char_data\[170\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[170][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[170\]\[5\] " "No output dependent on input pin \"char_data\[170\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[170][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[170\]\[6\] " "No output dependent on input pin \"char_data\[170\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[170][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[170\]\[7\] " "No output dependent on input pin \"char_data\[170\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[170][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[171\]\[0\] " "No output dependent on input pin \"char_data\[171\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[171][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[171\]\[1\] " "No output dependent on input pin \"char_data\[171\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[171][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[171\]\[2\] " "No output dependent on input pin \"char_data\[171\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[171][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[171\]\[3\] " "No output dependent on input pin \"char_data\[171\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[171][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[171\]\[4\] " "No output dependent on input pin \"char_data\[171\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[171][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[171\]\[5\] " "No output dependent on input pin \"char_data\[171\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[171][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[171\]\[6\] " "No output dependent on input pin \"char_data\[171\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[171][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[171\]\[7\] " "No output dependent on input pin \"char_data\[171\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[171][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[172\]\[0\] " "No output dependent on input pin \"char_data\[172\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[172][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[172\]\[1\] " "No output dependent on input pin \"char_data\[172\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[172][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[172\]\[2\] " "No output dependent on input pin \"char_data\[172\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[172][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[172\]\[3\] " "No output dependent on input pin \"char_data\[172\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[172][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[172\]\[4\] " "No output dependent on input pin \"char_data\[172\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[172][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[172\]\[5\] " "No output dependent on input pin \"char_data\[172\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[172][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[172\]\[6\] " "No output dependent on input pin \"char_data\[172\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[172][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[172\]\[7\] " "No output dependent on input pin \"char_data\[172\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[172][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[173\]\[0\] " "No output dependent on input pin \"char_data\[173\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[173][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[173\]\[1\] " "No output dependent on input pin \"char_data\[173\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[173][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[173\]\[2\] " "No output dependent on input pin \"char_data\[173\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[173][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[173\]\[3\] " "No output dependent on input pin \"char_data\[173\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[173][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[173\]\[4\] " "No output dependent on input pin \"char_data\[173\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[173][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[173\]\[5\] " "No output dependent on input pin \"char_data\[173\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[173][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[173\]\[6\] " "No output dependent on input pin \"char_data\[173\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[173][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[173\]\[7\] " "No output dependent on input pin \"char_data\[173\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[173][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[174\]\[0\] " "No output dependent on input pin \"char_data\[174\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[174][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[174\]\[1\] " "No output dependent on input pin \"char_data\[174\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[174][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[174\]\[2\] " "No output dependent on input pin \"char_data\[174\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[174][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[174\]\[3\] " "No output dependent on input pin \"char_data\[174\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[174][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[174\]\[4\] " "No output dependent on input pin \"char_data\[174\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[174][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[174\]\[5\] " "No output dependent on input pin \"char_data\[174\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[174][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[174\]\[6\] " "No output dependent on input pin \"char_data\[174\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[174][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[174\]\[7\] " "No output dependent on input pin \"char_data\[174\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[174][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[175\]\[0\] " "No output dependent on input pin \"char_data\[175\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[175][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[175\]\[1\] " "No output dependent on input pin \"char_data\[175\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[175][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[175\]\[2\] " "No output dependent on input pin \"char_data\[175\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[175][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[175\]\[3\] " "No output dependent on input pin \"char_data\[175\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[175][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[175\]\[4\] " "No output dependent on input pin \"char_data\[175\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[175][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[175\]\[5\] " "No output dependent on input pin \"char_data\[175\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[175][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[175\]\[6\] " "No output dependent on input pin \"char_data\[175\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[175][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[175\]\[7\] " "No output dependent on input pin \"char_data\[175\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[175][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[176\]\[0\] " "No output dependent on input pin \"char_data\[176\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[176][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[176\]\[1\] " "No output dependent on input pin \"char_data\[176\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[176][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[176\]\[2\] " "No output dependent on input pin \"char_data\[176\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[176][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[176\]\[3\] " "No output dependent on input pin \"char_data\[176\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[176][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[176\]\[4\] " "No output dependent on input pin \"char_data\[176\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[176][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[176\]\[5\] " "No output dependent on input pin \"char_data\[176\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[176][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[176\]\[6\] " "No output dependent on input pin \"char_data\[176\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[176][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[176\]\[7\] " "No output dependent on input pin \"char_data\[176\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[176][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[177\]\[0\] " "No output dependent on input pin \"char_data\[177\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[177][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[177\]\[1\] " "No output dependent on input pin \"char_data\[177\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[177][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[177\]\[2\] " "No output dependent on input pin \"char_data\[177\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[177][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[177\]\[3\] " "No output dependent on input pin \"char_data\[177\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[177][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[177\]\[4\] " "No output dependent on input pin \"char_data\[177\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[177][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[177\]\[5\] " "No output dependent on input pin \"char_data\[177\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[177][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[177\]\[6\] " "No output dependent on input pin \"char_data\[177\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[177][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[177\]\[7\] " "No output dependent on input pin \"char_data\[177\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[177][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[178\]\[0\] " "No output dependent on input pin \"char_data\[178\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[178][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[178\]\[1\] " "No output dependent on input pin \"char_data\[178\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[178][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[178\]\[2\] " "No output dependent on input pin \"char_data\[178\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[178][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[178\]\[3\] " "No output dependent on input pin \"char_data\[178\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[178][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[178\]\[4\] " "No output dependent on input pin \"char_data\[178\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[178][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[178\]\[5\] " "No output dependent on input pin \"char_data\[178\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[178][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[178\]\[6\] " "No output dependent on input pin \"char_data\[178\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[178][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[178\]\[7\] " "No output dependent on input pin \"char_data\[178\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[178][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[179\]\[0\] " "No output dependent on input pin \"char_data\[179\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[179][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[179\]\[1\] " "No output dependent on input pin \"char_data\[179\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[179][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[179\]\[2\] " "No output dependent on input pin \"char_data\[179\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[179][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[179\]\[3\] " "No output dependent on input pin \"char_data\[179\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[179][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[179\]\[4\] " "No output dependent on input pin \"char_data\[179\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[179][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[179\]\[5\] " "No output dependent on input pin \"char_data\[179\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[179][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[179\]\[6\] " "No output dependent on input pin \"char_data\[179\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[179][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[179\]\[7\] " "No output dependent on input pin \"char_data\[179\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[179][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[180\]\[0\] " "No output dependent on input pin \"char_data\[180\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[180][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[180\]\[1\] " "No output dependent on input pin \"char_data\[180\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[180][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[180\]\[2\] " "No output dependent on input pin \"char_data\[180\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[180][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[180\]\[3\] " "No output dependent on input pin \"char_data\[180\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[180][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[180\]\[4\] " "No output dependent on input pin \"char_data\[180\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[180][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[180\]\[5\] " "No output dependent on input pin \"char_data\[180\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[180][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[180\]\[6\] " "No output dependent on input pin \"char_data\[180\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[180][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[180\]\[7\] " "No output dependent on input pin \"char_data\[180\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[180][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[181\]\[0\] " "No output dependent on input pin \"char_data\[181\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[181][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[181\]\[1\] " "No output dependent on input pin \"char_data\[181\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[181][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[181\]\[2\] " "No output dependent on input pin \"char_data\[181\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[181][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[181\]\[3\] " "No output dependent on input pin \"char_data\[181\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[181][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[181\]\[4\] " "No output dependent on input pin \"char_data\[181\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[181][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[181\]\[5\] " "No output dependent on input pin \"char_data\[181\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[181][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[181\]\[6\] " "No output dependent on input pin \"char_data\[181\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[181][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[181\]\[7\] " "No output dependent on input pin \"char_data\[181\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[181][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[182\]\[0\] " "No output dependent on input pin \"char_data\[182\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[182][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[182\]\[1\] " "No output dependent on input pin \"char_data\[182\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[182][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[182\]\[2\] " "No output dependent on input pin \"char_data\[182\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[182][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[182\]\[3\] " "No output dependent on input pin \"char_data\[182\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[182][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[182\]\[4\] " "No output dependent on input pin \"char_data\[182\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[182][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[182\]\[5\] " "No output dependent on input pin \"char_data\[182\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[182][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[182\]\[6\] " "No output dependent on input pin \"char_data\[182\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[182][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[182\]\[7\] " "No output dependent on input pin \"char_data\[182\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[182][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[183\]\[0\] " "No output dependent on input pin \"char_data\[183\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[183][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[183\]\[1\] " "No output dependent on input pin \"char_data\[183\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[183][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[183\]\[2\] " "No output dependent on input pin \"char_data\[183\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[183][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[183\]\[3\] " "No output dependent on input pin \"char_data\[183\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[183][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[183\]\[4\] " "No output dependent on input pin \"char_data\[183\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[183][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[183\]\[5\] " "No output dependent on input pin \"char_data\[183\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[183][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[183\]\[6\] " "No output dependent on input pin \"char_data\[183\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[183][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[183\]\[7\] " "No output dependent on input pin \"char_data\[183\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[183][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[184\]\[0\] " "No output dependent on input pin \"char_data\[184\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[184][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[184\]\[1\] " "No output dependent on input pin \"char_data\[184\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[184][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[184\]\[2\] " "No output dependent on input pin \"char_data\[184\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[184][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[184\]\[3\] " "No output dependent on input pin \"char_data\[184\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[184][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[184\]\[4\] " "No output dependent on input pin \"char_data\[184\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[184][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[184\]\[5\] " "No output dependent on input pin \"char_data\[184\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[184][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[184\]\[6\] " "No output dependent on input pin \"char_data\[184\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[184][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[184\]\[7\] " "No output dependent on input pin \"char_data\[184\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[184][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[185\]\[0\] " "No output dependent on input pin \"char_data\[185\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[185][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[185\]\[1\] " "No output dependent on input pin \"char_data\[185\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[185][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[185\]\[2\] " "No output dependent on input pin \"char_data\[185\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[185][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[185\]\[3\] " "No output dependent on input pin \"char_data\[185\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[185][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[185\]\[4\] " "No output dependent on input pin \"char_data\[185\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[185][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[185\]\[5\] " "No output dependent on input pin \"char_data\[185\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[185][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[185\]\[6\] " "No output dependent on input pin \"char_data\[185\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[185][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[185\]\[7\] " "No output dependent on input pin \"char_data\[185\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[185][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[186\]\[0\] " "No output dependent on input pin \"char_data\[186\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[186][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[186\]\[1\] " "No output dependent on input pin \"char_data\[186\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[186][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[186\]\[2\] " "No output dependent on input pin \"char_data\[186\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[186][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[186\]\[3\] " "No output dependent on input pin \"char_data\[186\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[186][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[186\]\[4\] " "No output dependent on input pin \"char_data\[186\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[186][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[186\]\[5\] " "No output dependent on input pin \"char_data\[186\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[186][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[186\]\[6\] " "No output dependent on input pin \"char_data\[186\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[186][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[186\]\[7\] " "No output dependent on input pin \"char_data\[186\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[186][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[187\]\[0\] " "No output dependent on input pin \"char_data\[187\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[187][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[187\]\[1\] " "No output dependent on input pin \"char_data\[187\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[187][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[187\]\[2\] " "No output dependent on input pin \"char_data\[187\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[187][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[187\]\[3\] " "No output dependent on input pin \"char_data\[187\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[187][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[187\]\[4\] " "No output dependent on input pin \"char_data\[187\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[187][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[187\]\[5\] " "No output dependent on input pin \"char_data\[187\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[187][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[187\]\[6\] " "No output dependent on input pin \"char_data\[187\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[187][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[187\]\[7\] " "No output dependent on input pin \"char_data\[187\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[187][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[188\]\[0\] " "No output dependent on input pin \"char_data\[188\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[188][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[188\]\[1\] " "No output dependent on input pin \"char_data\[188\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[188][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[188\]\[2\] " "No output dependent on input pin \"char_data\[188\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[188][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[188\]\[3\] " "No output dependent on input pin \"char_data\[188\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[188][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[188\]\[4\] " "No output dependent on input pin \"char_data\[188\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[188][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[188\]\[5\] " "No output dependent on input pin \"char_data\[188\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[188][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[188\]\[6\] " "No output dependent on input pin \"char_data\[188\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[188][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[188\]\[7\] " "No output dependent on input pin \"char_data\[188\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[188][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[189\]\[0\] " "No output dependent on input pin \"char_data\[189\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[189][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[189\]\[1\] " "No output dependent on input pin \"char_data\[189\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[189][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[189\]\[2\] " "No output dependent on input pin \"char_data\[189\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[189][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[189\]\[3\] " "No output dependent on input pin \"char_data\[189\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[189][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[189\]\[4\] " "No output dependent on input pin \"char_data\[189\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[189][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[189\]\[5\] " "No output dependent on input pin \"char_data\[189\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[189][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[189\]\[6\] " "No output dependent on input pin \"char_data\[189\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[189][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[189\]\[7\] " "No output dependent on input pin \"char_data\[189\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[189][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[190\]\[0\] " "No output dependent on input pin \"char_data\[190\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[190][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[190\]\[1\] " "No output dependent on input pin \"char_data\[190\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[190][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[190\]\[2\] " "No output dependent on input pin \"char_data\[190\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[190][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[190\]\[3\] " "No output dependent on input pin \"char_data\[190\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[190][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[190\]\[4\] " "No output dependent on input pin \"char_data\[190\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[190][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[190\]\[5\] " "No output dependent on input pin \"char_data\[190\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[190][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[190\]\[6\] " "No output dependent on input pin \"char_data\[190\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[190][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[190\]\[7\] " "No output dependent on input pin \"char_data\[190\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[190][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[191\]\[0\] " "No output dependent on input pin \"char_data\[191\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[191][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[191\]\[1\] " "No output dependent on input pin \"char_data\[191\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[191][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[191\]\[2\] " "No output dependent on input pin \"char_data\[191\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[191][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[191\]\[3\] " "No output dependent on input pin \"char_data\[191\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[191][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[191\]\[4\] " "No output dependent on input pin \"char_data\[191\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[191][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[191\]\[5\] " "No output dependent on input pin \"char_data\[191\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[191][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[191\]\[6\] " "No output dependent on input pin \"char_data\[191\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[191][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[191\]\[7\] " "No output dependent on input pin \"char_data\[191\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[191][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[192\]\[0\] " "No output dependent on input pin \"char_data\[192\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[192][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[192\]\[1\] " "No output dependent on input pin \"char_data\[192\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[192][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[192\]\[2\] " "No output dependent on input pin \"char_data\[192\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[192][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[192\]\[3\] " "No output dependent on input pin \"char_data\[192\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[192][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[192\]\[4\] " "No output dependent on input pin \"char_data\[192\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[192][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[192\]\[5\] " "No output dependent on input pin \"char_data\[192\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[192][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[192\]\[6\] " "No output dependent on input pin \"char_data\[192\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[192][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[192\]\[7\] " "No output dependent on input pin \"char_data\[192\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[192][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[193\]\[0\] " "No output dependent on input pin \"char_data\[193\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[193][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[193\]\[1\] " "No output dependent on input pin \"char_data\[193\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[193][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[193\]\[2\] " "No output dependent on input pin \"char_data\[193\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[193][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[193\]\[3\] " "No output dependent on input pin \"char_data\[193\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[193][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[193\]\[4\] " "No output dependent on input pin \"char_data\[193\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[193][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[193\]\[5\] " "No output dependent on input pin \"char_data\[193\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[193][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[193\]\[6\] " "No output dependent on input pin \"char_data\[193\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[193][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[193\]\[7\] " "No output dependent on input pin \"char_data\[193\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[193][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[194\]\[0\] " "No output dependent on input pin \"char_data\[194\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[194][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[194\]\[1\] " "No output dependent on input pin \"char_data\[194\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[194][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[194\]\[2\] " "No output dependent on input pin \"char_data\[194\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[194][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[194\]\[3\] " "No output dependent on input pin \"char_data\[194\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[194][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[194\]\[4\] " "No output dependent on input pin \"char_data\[194\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[194][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[194\]\[5\] " "No output dependent on input pin \"char_data\[194\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[194][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[194\]\[6\] " "No output dependent on input pin \"char_data\[194\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[194][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[194\]\[7\] " "No output dependent on input pin \"char_data\[194\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[194][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[195\]\[0\] " "No output dependent on input pin \"char_data\[195\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[195][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[195\]\[1\] " "No output dependent on input pin \"char_data\[195\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[195][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[195\]\[2\] " "No output dependent on input pin \"char_data\[195\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[195][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[195\]\[3\] " "No output dependent on input pin \"char_data\[195\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[195][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[195\]\[4\] " "No output dependent on input pin \"char_data\[195\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[195][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[195\]\[5\] " "No output dependent on input pin \"char_data\[195\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[195][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[195\]\[6\] " "No output dependent on input pin \"char_data\[195\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[195][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[195\]\[7\] " "No output dependent on input pin \"char_data\[195\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[195][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[196\]\[0\] " "No output dependent on input pin \"char_data\[196\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[196][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[196\]\[1\] " "No output dependent on input pin \"char_data\[196\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[196][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[196\]\[2\] " "No output dependent on input pin \"char_data\[196\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[196][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[196\]\[3\] " "No output dependent on input pin \"char_data\[196\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[196][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[196\]\[4\] " "No output dependent on input pin \"char_data\[196\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[196][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[196\]\[5\] " "No output dependent on input pin \"char_data\[196\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[196][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[196\]\[6\] " "No output dependent on input pin \"char_data\[196\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[196][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[196\]\[7\] " "No output dependent on input pin \"char_data\[196\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[196][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[197\]\[0\] " "No output dependent on input pin \"char_data\[197\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[197][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[197\]\[1\] " "No output dependent on input pin \"char_data\[197\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[197][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[197\]\[2\] " "No output dependent on input pin \"char_data\[197\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[197][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[197\]\[3\] " "No output dependent on input pin \"char_data\[197\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[197][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[197\]\[4\] " "No output dependent on input pin \"char_data\[197\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[197][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[197\]\[5\] " "No output dependent on input pin \"char_data\[197\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[197][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[197\]\[6\] " "No output dependent on input pin \"char_data\[197\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[197][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[197\]\[7\] " "No output dependent on input pin \"char_data\[197\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[197][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[198\]\[0\] " "No output dependent on input pin \"char_data\[198\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[198][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[198\]\[1\] " "No output dependent on input pin \"char_data\[198\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[198][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[198\]\[2\] " "No output dependent on input pin \"char_data\[198\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[198][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[198\]\[3\] " "No output dependent on input pin \"char_data\[198\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[198][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[198\]\[4\] " "No output dependent on input pin \"char_data\[198\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[198][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[198\]\[5\] " "No output dependent on input pin \"char_data\[198\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[198][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[198\]\[6\] " "No output dependent on input pin \"char_data\[198\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[198][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[198\]\[7\] " "No output dependent on input pin \"char_data\[198\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[198][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[199\]\[0\] " "No output dependent on input pin \"char_data\[199\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[199][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[199\]\[1\] " "No output dependent on input pin \"char_data\[199\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[199][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[199\]\[2\] " "No output dependent on input pin \"char_data\[199\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[199][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[199\]\[3\] " "No output dependent on input pin \"char_data\[199\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[199][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[199\]\[4\] " "No output dependent on input pin \"char_data\[199\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[199][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[199\]\[5\] " "No output dependent on input pin \"char_data\[199\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[199][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[199\]\[6\] " "No output dependent on input pin \"char_data\[199\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[199][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[199\]\[7\] " "No output dependent on input pin \"char_data\[199\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[199][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[200\]\[0\] " "No output dependent on input pin \"char_data\[200\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[200][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[200\]\[1\] " "No output dependent on input pin \"char_data\[200\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[200][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[200\]\[2\] " "No output dependent on input pin \"char_data\[200\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[200][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[200\]\[3\] " "No output dependent on input pin \"char_data\[200\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[200][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[200\]\[4\] " "No output dependent on input pin \"char_data\[200\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[200][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[200\]\[5\] " "No output dependent on input pin \"char_data\[200\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[200][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[200\]\[6\] " "No output dependent on input pin \"char_data\[200\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[200][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[200\]\[7\] " "No output dependent on input pin \"char_data\[200\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[200][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[201\]\[0\] " "No output dependent on input pin \"char_data\[201\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[201][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[201\]\[1\] " "No output dependent on input pin \"char_data\[201\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[201][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[201\]\[2\] " "No output dependent on input pin \"char_data\[201\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[201][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[201\]\[3\] " "No output dependent on input pin \"char_data\[201\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[201][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[201\]\[4\] " "No output dependent on input pin \"char_data\[201\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[201][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[201\]\[5\] " "No output dependent on input pin \"char_data\[201\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[201][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[201\]\[6\] " "No output dependent on input pin \"char_data\[201\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[201][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[201\]\[7\] " "No output dependent on input pin \"char_data\[201\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[201][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[202\]\[0\] " "No output dependent on input pin \"char_data\[202\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[202][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[202\]\[1\] " "No output dependent on input pin \"char_data\[202\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[202][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[202\]\[2\] " "No output dependent on input pin \"char_data\[202\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[202][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[202\]\[3\] " "No output dependent on input pin \"char_data\[202\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[202][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[202\]\[4\] " "No output dependent on input pin \"char_data\[202\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[202][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[202\]\[5\] " "No output dependent on input pin \"char_data\[202\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[202][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[202\]\[6\] " "No output dependent on input pin \"char_data\[202\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[202][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[202\]\[7\] " "No output dependent on input pin \"char_data\[202\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[202][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[203\]\[0\] " "No output dependent on input pin \"char_data\[203\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[203][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[203\]\[1\] " "No output dependent on input pin \"char_data\[203\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[203][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[203\]\[2\] " "No output dependent on input pin \"char_data\[203\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[203][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[203\]\[3\] " "No output dependent on input pin \"char_data\[203\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[203][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[203\]\[4\] " "No output dependent on input pin \"char_data\[203\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[203][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[203\]\[5\] " "No output dependent on input pin \"char_data\[203\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[203][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[203\]\[6\] " "No output dependent on input pin \"char_data\[203\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[203][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[203\]\[7\] " "No output dependent on input pin \"char_data\[203\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[203][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[204\]\[0\] " "No output dependent on input pin \"char_data\[204\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[204][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[204\]\[1\] " "No output dependent on input pin \"char_data\[204\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[204][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[204\]\[2\] " "No output dependent on input pin \"char_data\[204\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[204][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[204\]\[3\] " "No output dependent on input pin \"char_data\[204\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[204][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[204\]\[4\] " "No output dependent on input pin \"char_data\[204\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[204][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[204\]\[5\] " "No output dependent on input pin \"char_data\[204\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[204][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[204\]\[6\] " "No output dependent on input pin \"char_data\[204\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[204][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[204\]\[7\] " "No output dependent on input pin \"char_data\[204\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[204][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[205\]\[0\] " "No output dependent on input pin \"char_data\[205\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[205][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[205\]\[1\] " "No output dependent on input pin \"char_data\[205\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[205][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[205\]\[2\] " "No output dependent on input pin \"char_data\[205\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[205][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[205\]\[3\] " "No output dependent on input pin \"char_data\[205\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[205][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[205\]\[4\] " "No output dependent on input pin \"char_data\[205\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[205][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[205\]\[5\] " "No output dependent on input pin \"char_data\[205\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[205][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[205\]\[6\] " "No output dependent on input pin \"char_data\[205\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[205][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[205\]\[7\] " "No output dependent on input pin \"char_data\[205\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[205][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[206\]\[0\] " "No output dependent on input pin \"char_data\[206\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[206][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[206\]\[1\] " "No output dependent on input pin \"char_data\[206\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[206][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[206\]\[2\] " "No output dependent on input pin \"char_data\[206\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[206][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[206\]\[3\] " "No output dependent on input pin \"char_data\[206\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[206][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[206\]\[4\] " "No output dependent on input pin \"char_data\[206\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[206][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[206\]\[5\] " "No output dependent on input pin \"char_data\[206\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[206][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[206\]\[6\] " "No output dependent on input pin \"char_data\[206\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[206][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[206\]\[7\] " "No output dependent on input pin \"char_data\[206\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[206][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[207\]\[0\] " "No output dependent on input pin \"char_data\[207\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[207][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[207\]\[1\] " "No output dependent on input pin \"char_data\[207\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[207][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[207\]\[2\] " "No output dependent on input pin \"char_data\[207\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[207][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[207\]\[3\] " "No output dependent on input pin \"char_data\[207\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[207][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[207\]\[4\] " "No output dependent on input pin \"char_data\[207\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[207][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[207\]\[5\] " "No output dependent on input pin \"char_data\[207\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[207][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[207\]\[6\] " "No output dependent on input pin \"char_data\[207\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[207][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[207\]\[7\] " "No output dependent on input pin \"char_data\[207\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[207][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[208\]\[0\] " "No output dependent on input pin \"char_data\[208\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[208][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[208\]\[1\] " "No output dependent on input pin \"char_data\[208\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[208][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[208\]\[2\] " "No output dependent on input pin \"char_data\[208\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[208][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[208\]\[3\] " "No output dependent on input pin \"char_data\[208\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[208][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[208\]\[4\] " "No output dependent on input pin \"char_data\[208\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[208][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[208\]\[5\] " "No output dependent on input pin \"char_data\[208\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[208][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[208\]\[6\] " "No output dependent on input pin \"char_data\[208\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[208][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[208\]\[7\] " "No output dependent on input pin \"char_data\[208\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[208][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[209\]\[0\] " "No output dependent on input pin \"char_data\[209\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[209][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[209\]\[1\] " "No output dependent on input pin \"char_data\[209\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[209][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[209\]\[2\] " "No output dependent on input pin \"char_data\[209\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[209][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[209\]\[3\] " "No output dependent on input pin \"char_data\[209\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[209][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[209\]\[4\] " "No output dependent on input pin \"char_data\[209\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[209][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[209\]\[5\] " "No output dependent on input pin \"char_data\[209\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[209][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[209\]\[6\] " "No output dependent on input pin \"char_data\[209\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[209][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[209\]\[7\] " "No output dependent on input pin \"char_data\[209\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[209][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[210\]\[0\] " "No output dependent on input pin \"char_data\[210\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[210][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[210\]\[1\] " "No output dependent on input pin \"char_data\[210\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[210][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[210\]\[2\] " "No output dependent on input pin \"char_data\[210\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[210][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[210\]\[3\] " "No output dependent on input pin \"char_data\[210\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[210][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[210\]\[4\] " "No output dependent on input pin \"char_data\[210\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[210][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[210\]\[5\] " "No output dependent on input pin \"char_data\[210\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[210][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[210\]\[6\] " "No output dependent on input pin \"char_data\[210\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[210][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[210\]\[7\] " "No output dependent on input pin \"char_data\[210\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[210][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[211\]\[0\] " "No output dependent on input pin \"char_data\[211\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[211][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[211\]\[1\] " "No output dependent on input pin \"char_data\[211\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[211][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[211\]\[2\] " "No output dependent on input pin \"char_data\[211\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[211][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[211\]\[3\] " "No output dependent on input pin \"char_data\[211\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[211][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[211\]\[4\] " "No output dependent on input pin \"char_data\[211\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[211][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[211\]\[5\] " "No output dependent on input pin \"char_data\[211\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[211][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[211\]\[6\] " "No output dependent on input pin \"char_data\[211\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[211][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[211\]\[7\] " "No output dependent on input pin \"char_data\[211\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[211][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[212\]\[0\] " "No output dependent on input pin \"char_data\[212\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[212][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[212\]\[1\] " "No output dependent on input pin \"char_data\[212\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[212][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[212\]\[2\] " "No output dependent on input pin \"char_data\[212\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[212][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[212\]\[3\] " "No output dependent on input pin \"char_data\[212\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[212][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[212\]\[4\] " "No output dependent on input pin \"char_data\[212\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[212][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[212\]\[5\] " "No output dependent on input pin \"char_data\[212\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[212][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[212\]\[6\] " "No output dependent on input pin \"char_data\[212\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[212][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[212\]\[7\] " "No output dependent on input pin \"char_data\[212\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[212][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[213\]\[0\] " "No output dependent on input pin \"char_data\[213\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[213][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[213\]\[1\] " "No output dependent on input pin \"char_data\[213\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[213][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[213\]\[2\] " "No output dependent on input pin \"char_data\[213\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[213][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[213\]\[3\] " "No output dependent on input pin \"char_data\[213\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[213][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[213\]\[4\] " "No output dependent on input pin \"char_data\[213\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[213][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[213\]\[5\] " "No output dependent on input pin \"char_data\[213\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[213][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[213\]\[6\] " "No output dependent on input pin \"char_data\[213\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[213][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[213\]\[7\] " "No output dependent on input pin \"char_data\[213\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[213][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[214\]\[0\] " "No output dependent on input pin \"char_data\[214\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[214][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[214\]\[1\] " "No output dependent on input pin \"char_data\[214\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[214][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[214\]\[2\] " "No output dependent on input pin \"char_data\[214\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[214][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[214\]\[3\] " "No output dependent on input pin \"char_data\[214\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[214][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[214\]\[4\] " "No output dependent on input pin \"char_data\[214\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[214][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[214\]\[5\] " "No output dependent on input pin \"char_data\[214\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[214][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[214\]\[6\] " "No output dependent on input pin \"char_data\[214\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[214][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[214\]\[7\] " "No output dependent on input pin \"char_data\[214\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[214][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[215\]\[0\] " "No output dependent on input pin \"char_data\[215\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[215][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[215\]\[1\] " "No output dependent on input pin \"char_data\[215\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[215][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[215\]\[2\] " "No output dependent on input pin \"char_data\[215\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[215][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[215\]\[3\] " "No output dependent on input pin \"char_data\[215\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[215][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[215\]\[4\] " "No output dependent on input pin \"char_data\[215\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[215][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[215\]\[5\] " "No output dependent on input pin \"char_data\[215\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[215][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[215\]\[6\] " "No output dependent on input pin \"char_data\[215\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[215][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[215\]\[7\] " "No output dependent on input pin \"char_data\[215\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[215][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[216\]\[0\] " "No output dependent on input pin \"char_data\[216\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[216][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[216\]\[1\] " "No output dependent on input pin \"char_data\[216\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[216][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[216\]\[2\] " "No output dependent on input pin \"char_data\[216\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[216][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[216\]\[3\] " "No output dependent on input pin \"char_data\[216\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[216][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[216\]\[4\] " "No output dependent on input pin \"char_data\[216\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[216][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[216\]\[5\] " "No output dependent on input pin \"char_data\[216\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[216][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[216\]\[6\] " "No output dependent on input pin \"char_data\[216\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[216][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[216\]\[7\] " "No output dependent on input pin \"char_data\[216\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[216][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[217\]\[0\] " "No output dependent on input pin \"char_data\[217\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[217][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[217\]\[1\] " "No output dependent on input pin \"char_data\[217\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[217][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[217\]\[2\] " "No output dependent on input pin \"char_data\[217\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[217][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[217\]\[3\] " "No output dependent on input pin \"char_data\[217\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[217][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[217\]\[4\] " "No output dependent on input pin \"char_data\[217\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[217][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[217\]\[5\] " "No output dependent on input pin \"char_data\[217\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[217][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[217\]\[6\] " "No output dependent on input pin \"char_data\[217\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[217][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[217\]\[7\] " "No output dependent on input pin \"char_data\[217\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[217][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[218\]\[0\] " "No output dependent on input pin \"char_data\[218\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[218][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[218\]\[1\] " "No output dependent on input pin \"char_data\[218\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[218][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[218\]\[2\] " "No output dependent on input pin \"char_data\[218\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[218][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[218\]\[3\] " "No output dependent on input pin \"char_data\[218\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[218][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[218\]\[4\] " "No output dependent on input pin \"char_data\[218\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[218][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[218\]\[5\] " "No output dependent on input pin \"char_data\[218\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[218][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[218\]\[6\] " "No output dependent on input pin \"char_data\[218\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[218][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[218\]\[7\] " "No output dependent on input pin \"char_data\[218\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[218][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[219\]\[0\] " "No output dependent on input pin \"char_data\[219\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[219][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[219\]\[1\] " "No output dependent on input pin \"char_data\[219\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[219][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[219\]\[2\] " "No output dependent on input pin \"char_data\[219\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[219][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[219\]\[3\] " "No output dependent on input pin \"char_data\[219\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[219][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[219\]\[4\] " "No output dependent on input pin \"char_data\[219\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[219][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[219\]\[5\] " "No output dependent on input pin \"char_data\[219\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[219][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[219\]\[6\] " "No output dependent on input pin \"char_data\[219\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[219][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[219\]\[7\] " "No output dependent on input pin \"char_data\[219\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[219][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[220\]\[0\] " "No output dependent on input pin \"char_data\[220\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[220][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[220\]\[1\] " "No output dependent on input pin \"char_data\[220\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[220][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[220\]\[2\] " "No output dependent on input pin \"char_data\[220\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[220][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[220\]\[3\] " "No output dependent on input pin \"char_data\[220\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[220][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[220\]\[4\] " "No output dependent on input pin \"char_data\[220\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[220][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[220\]\[5\] " "No output dependent on input pin \"char_data\[220\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[220][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[220\]\[6\] " "No output dependent on input pin \"char_data\[220\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[220][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[220\]\[7\] " "No output dependent on input pin \"char_data\[220\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[220][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[221\]\[0\] " "No output dependent on input pin \"char_data\[221\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[221][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[221\]\[1\] " "No output dependent on input pin \"char_data\[221\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[221][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[221\]\[2\] " "No output dependent on input pin \"char_data\[221\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[221][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[221\]\[3\] " "No output dependent on input pin \"char_data\[221\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[221][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[221\]\[4\] " "No output dependent on input pin \"char_data\[221\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[221][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[221\]\[5\] " "No output dependent on input pin \"char_data\[221\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[221][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[221\]\[6\] " "No output dependent on input pin \"char_data\[221\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[221][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[221\]\[7\] " "No output dependent on input pin \"char_data\[221\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[221][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[222\]\[0\] " "No output dependent on input pin \"char_data\[222\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[222][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[222\]\[1\] " "No output dependent on input pin \"char_data\[222\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[222][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[222\]\[2\] " "No output dependent on input pin \"char_data\[222\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[222][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[222\]\[3\] " "No output dependent on input pin \"char_data\[222\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[222][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[222\]\[4\] " "No output dependent on input pin \"char_data\[222\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[222][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[222\]\[5\] " "No output dependent on input pin \"char_data\[222\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[222][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[222\]\[6\] " "No output dependent on input pin \"char_data\[222\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[222][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[222\]\[7\] " "No output dependent on input pin \"char_data\[222\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[222][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[223\]\[0\] " "No output dependent on input pin \"char_data\[223\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[223][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[223\]\[1\] " "No output dependent on input pin \"char_data\[223\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[223][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[223\]\[2\] " "No output dependent on input pin \"char_data\[223\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[223][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[223\]\[3\] " "No output dependent on input pin \"char_data\[223\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[223][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[223\]\[4\] " "No output dependent on input pin \"char_data\[223\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[223][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[223\]\[5\] " "No output dependent on input pin \"char_data\[223\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[223][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[223\]\[6\] " "No output dependent on input pin \"char_data\[223\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[223][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[223\]\[7\] " "No output dependent on input pin \"char_data\[223\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[223][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[224\]\[0\] " "No output dependent on input pin \"char_data\[224\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[224][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[224\]\[1\] " "No output dependent on input pin \"char_data\[224\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[224][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[224\]\[2\] " "No output dependent on input pin \"char_data\[224\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[224][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[224\]\[3\] " "No output dependent on input pin \"char_data\[224\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[224][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[224\]\[4\] " "No output dependent on input pin \"char_data\[224\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[224][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[224\]\[5\] " "No output dependent on input pin \"char_data\[224\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[224][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[224\]\[6\] " "No output dependent on input pin \"char_data\[224\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[224][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[224\]\[7\] " "No output dependent on input pin \"char_data\[224\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[224][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[225\]\[0\] " "No output dependent on input pin \"char_data\[225\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[225][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[225\]\[1\] " "No output dependent on input pin \"char_data\[225\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[225][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[225\]\[2\] " "No output dependent on input pin \"char_data\[225\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[225][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[225\]\[3\] " "No output dependent on input pin \"char_data\[225\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[225][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[225\]\[4\] " "No output dependent on input pin \"char_data\[225\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[225][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[225\]\[5\] " "No output dependent on input pin \"char_data\[225\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[225][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[225\]\[6\] " "No output dependent on input pin \"char_data\[225\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[225][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[225\]\[7\] " "No output dependent on input pin \"char_data\[225\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[225][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[226\]\[0\] " "No output dependent on input pin \"char_data\[226\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[226][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[226\]\[1\] " "No output dependent on input pin \"char_data\[226\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[226][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[226\]\[2\] " "No output dependent on input pin \"char_data\[226\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[226][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[226\]\[3\] " "No output dependent on input pin \"char_data\[226\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[226][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[226\]\[4\] " "No output dependent on input pin \"char_data\[226\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[226][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[226\]\[5\] " "No output dependent on input pin \"char_data\[226\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[226][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[226\]\[6\] " "No output dependent on input pin \"char_data\[226\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[226][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[226\]\[7\] " "No output dependent on input pin \"char_data\[226\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[226][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[227\]\[0\] " "No output dependent on input pin \"char_data\[227\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[227][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[227\]\[1\] " "No output dependent on input pin \"char_data\[227\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[227][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[227\]\[2\] " "No output dependent on input pin \"char_data\[227\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[227][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[227\]\[3\] " "No output dependent on input pin \"char_data\[227\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[227][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[227\]\[4\] " "No output dependent on input pin \"char_data\[227\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[227][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[227\]\[5\] " "No output dependent on input pin \"char_data\[227\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[227][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[227\]\[6\] " "No output dependent on input pin \"char_data\[227\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[227][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[227\]\[7\] " "No output dependent on input pin \"char_data\[227\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[227][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[228\]\[0\] " "No output dependent on input pin \"char_data\[228\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[228][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[228\]\[1\] " "No output dependent on input pin \"char_data\[228\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[228][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[228\]\[2\] " "No output dependent on input pin \"char_data\[228\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[228][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[228\]\[3\] " "No output dependent on input pin \"char_data\[228\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[228][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[228\]\[4\] " "No output dependent on input pin \"char_data\[228\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[228][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[228\]\[5\] " "No output dependent on input pin \"char_data\[228\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[228][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[228\]\[6\] " "No output dependent on input pin \"char_data\[228\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[228][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[228\]\[7\] " "No output dependent on input pin \"char_data\[228\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[228][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[229\]\[0\] " "No output dependent on input pin \"char_data\[229\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[229][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[229\]\[1\] " "No output dependent on input pin \"char_data\[229\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[229][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[229\]\[2\] " "No output dependent on input pin \"char_data\[229\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[229][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[229\]\[3\] " "No output dependent on input pin \"char_data\[229\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[229][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[229\]\[4\] " "No output dependent on input pin \"char_data\[229\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[229][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[229\]\[5\] " "No output dependent on input pin \"char_data\[229\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[229][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[229\]\[6\] " "No output dependent on input pin \"char_data\[229\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[229][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[229\]\[7\] " "No output dependent on input pin \"char_data\[229\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[229][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[230\]\[0\] " "No output dependent on input pin \"char_data\[230\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[230][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[230\]\[1\] " "No output dependent on input pin \"char_data\[230\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[230][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[230\]\[2\] " "No output dependent on input pin \"char_data\[230\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[230][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[230\]\[3\] " "No output dependent on input pin \"char_data\[230\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[230][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[230\]\[4\] " "No output dependent on input pin \"char_data\[230\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[230][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[230\]\[5\] " "No output dependent on input pin \"char_data\[230\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[230][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[230\]\[6\] " "No output dependent on input pin \"char_data\[230\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[230][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[230\]\[7\] " "No output dependent on input pin \"char_data\[230\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[230][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[231\]\[0\] " "No output dependent on input pin \"char_data\[231\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[231][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[231\]\[1\] " "No output dependent on input pin \"char_data\[231\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[231][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[231\]\[2\] " "No output dependent on input pin \"char_data\[231\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[231][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[231\]\[3\] " "No output dependent on input pin \"char_data\[231\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[231][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[231\]\[4\] " "No output dependent on input pin \"char_data\[231\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[231][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[231\]\[5\] " "No output dependent on input pin \"char_data\[231\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[231][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[231\]\[6\] " "No output dependent on input pin \"char_data\[231\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[231][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[231\]\[7\] " "No output dependent on input pin \"char_data\[231\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[231][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[232\]\[0\] " "No output dependent on input pin \"char_data\[232\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[232][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[232\]\[1\] " "No output dependent on input pin \"char_data\[232\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[232][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[232\]\[2\] " "No output dependent on input pin \"char_data\[232\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[232][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[232\]\[3\] " "No output dependent on input pin \"char_data\[232\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[232][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[232\]\[4\] " "No output dependent on input pin \"char_data\[232\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[232][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[232\]\[5\] " "No output dependent on input pin \"char_data\[232\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[232][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[232\]\[6\] " "No output dependent on input pin \"char_data\[232\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[232][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[232\]\[7\] " "No output dependent on input pin \"char_data\[232\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[232][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[233\]\[0\] " "No output dependent on input pin \"char_data\[233\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[233][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[233\]\[1\] " "No output dependent on input pin \"char_data\[233\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[233][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[233\]\[2\] " "No output dependent on input pin \"char_data\[233\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[233][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[233\]\[3\] " "No output dependent on input pin \"char_data\[233\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[233][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[233\]\[4\] " "No output dependent on input pin \"char_data\[233\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[233][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[233\]\[5\] " "No output dependent on input pin \"char_data\[233\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[233][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[233\]\[6\] " "No output dependent on input pin \"char_data\[233\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[233][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[233\]\[7\] " "No output dependent on input pin \"char_data\[233\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[233][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[234\]\[0\] " "No output dependent on input pin \"char_data\[234\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[234][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[234\]\[1\] " "No output dependent on input pin \"char_data\[234\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[234][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[234\]\[2\] " "No output dependent on input pin \"char_data\[234\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[234][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[234\]\[3\] " "No output dependent on input pin \"char_data\[234\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[234][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[234\]\[4\] " "No output dependent on input pin \"char_data\[234\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[234][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[234\]\[5\] " "No output dependent on input pin \"char_data\[234\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[234][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[234\]\[6\] " "No output dependent on input pin \"char_data\[234\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[234][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[234\]\[7\] " "No output dependent on input pin \"char_data\[234\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[234][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[235\]\[0\] " "No output dependent on input pin \"char_data\[235\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[235][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[235\]\[1\] " "No output dependent on input pin \"char_data\[235\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[235][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[235\]\[2\] " "No output dependent on input pin \"char_data\[235\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[235][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[235\]\[3\] " "No output dependent on input pin \"char_data\[235\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[235][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[235\]\[4\] " "No output dependent on input pin \"char_data\[235\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[235][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[235\]\[5\] " "No output dependent on input pin \"char_data\[235\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[235][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[235\]\[6\] " "No output dependent on input pin \"char_data\[235\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[235][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[235\]\[7\] " "No output dependent on input pin \"char_data\[235\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[235][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[236\]\[0\] " "No output dependent on input pin \"char_data\[236\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[236][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[236\]\[1\] " "No output dependent on input pin \"char_data\[236\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[236][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[236\]\[2\] " "No output dependent on input pin \"char_data\[236\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[236][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[236\]\[3\] " "No output dependent on input pin \"char_data\[236\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[236][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[236\]\[4\] " "No output dependent on input pin \"char_data\[236\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[236][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[236\]\[5\] " "No output dependent on input pin \"char_data\[236\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[236][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[236\]\[6\] " "No output dependent on input pin \"char_data\[236\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[236][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[236\]\[7\] " "No output dependent on input pin \"char_data\[236\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[236][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[237\]\[0\] " "No output dependent on input pin \"char_data\[237\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[237][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[237\]\[1\] " "No output dependent on input pin \"char_data\[237\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[237][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[237\]\[2\] " "No output dependent on input pin \"char_data\[237\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[237][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[237\]\[3\] " "No output dependent on input pin \"char_data\[237\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[237][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[237\]\[4\] " "No output dependent on input pin \"char_data\[237\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[237][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[237\]\[5\] " "No output dependent on input pin \"char_data\[237\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[237][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[237\]\[6\] " "No output dependent on input pin \"char_data\[237\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[237][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[237\]\[7\] " "No output dependent on input pin \"char_data\[237\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[237][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[238\]\[0\] " "No output dependent on input pin \"char_data\[238\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[238][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[238\]\[1\] " "No output dependent on input pin \"char_data\[238\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[238][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[238\]\[2\] " "No output dependent on input pin \"char_data\[238\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[238][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[238\]\[3\] " "No output dependent on input pin \"char_data\[238\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[238][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[238\]\[4\] " "No output dependent on input pin \"char_data\[238\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[238][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[238\]\[5\] " "No output dependent on input pin \"char_data\[238\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[238][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[238\]\[6\] " "No output dependent on input pin \"char_data\[238\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[238][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[238\]\[7\] " "No output dependent on input pin \"char_data\[238\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[238][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[239\]\[0\] " "No output dependent on input pin \"char_data\[239\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[239][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[239\]\[1\] " "No output dependent on input pin \"char_data\[239\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[239][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[239\]\[2\] " "No output dependent on input pin \"char_data\[239\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[239][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[239\]\[3\] " "No output dependent on input pin \"char_data\[239\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[239][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[239\]\[4\] " "No output dependent on input pin \"char_data\[239\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[239][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[239\]\[5\] " "No output dependent on input pin \"char_data\[239\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[239][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[239\]\[6\] " "No output dependent on input pin \"char_data\[239\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[239][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[239\]\[7\] " "No output dependent on input pin \"char_data\[239\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[239][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[240\]\[0\] " "No output dependent on input pin \"char_data\[240\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[240][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[240\]\[1\] " "No output dependent on input pin \"char_data\[240\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[240][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[240\]\[2\] " "No output dependent on input pin \"char_data\[240\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[240][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[240\]\[3\] " "No output dependent on input pin \"char_data\[240\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[240][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[240\]\[4\] " "No output dependent on input pin \"char_data\[240\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[240][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[240\]\[5\] " "No output dependent on input pin \"char_data\[240\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[240][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[240\]\[6\] " "No output dependent on input pin \"char_data\[240\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[240][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[240\]\[7\] " "No output dependent on input pin \"char_data\[240\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[240][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[241\]\[0\] " "No output dependent on input pin \"char_data\[241\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[241][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[241\]\[1\] " "No output dependent on input pin \"char_data\[241\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[241][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[241\]\[2\] " "No output dependent on input pin \"char_data\[241\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[241][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[241\]\[3\] " "No output dependent on input pin \"char_data\[241\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[241][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[241\]\[4\] " "No output dependent on input pin \"char_data\[241\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[241][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[241\]\[5\] " "No output dependent on input pin \"char_data\[241\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[241][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[241\]\[6\] " "No output dependent on input pin \"char_data\[241\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[241][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[241\]\[7\] " "No output dependent on input pin \"char_data\[241\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[241][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[242\]\[0\] " "No output dependent on input pin \"char_data\[242\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[242][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[242\]\[1\] " "No output dependent on input pin \"char_data\[242\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[242][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[242\]\[2\] " "No output dependent on input pin \"char_data\[242\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[242][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[242\]\[3\] " "No output dependent on input pin \"char_data\[242\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[242][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[242\]\[4\] " "No output dependent on input pin \"char_data\[242\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[242][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[242\]\[5\] " "No output dependent on input pin \"char_data\[242\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[242][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[242\]\[6\] " "No output dependent on input pin \"char_data\[242\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[242][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[242\]\[7\] " "No output dependent on input pin \"char_data\[242\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[242][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[243\]\[0\] " "No output dependent on input pin \"char_data\[243\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[243][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[243\]\[1\] " "No output dependent on input pin \"char_data\[243\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[243][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[243\]\[2\] " "No output dependent on input pin \"char_data\[243\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[243][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[243\]\[3\] " "No output dependent on input pin \"char_data\[243\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[243][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[243\]\[4\] " "No output dependent on input pin \"char_data\[243\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[243][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[243\]\[5\] " "No output dependent on input pin \"char_data\[243\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[243][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[243\]\[6\] " "No output dependent on input pin \"char_data\[243\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[243][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[243\]\[7\] " "No output dependent on input pin \"char_data\[243\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[243][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[244\]\[0\] " "No output dependent on input pin \"char_data\[244\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[244][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[244\]\[1\] " "No output dependent on input pin \"char_data\[244\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[244][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[244\]\[2\] " "No output dependent on input pin \"char_data\[244\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[244][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[244\]\[3\] " "No output dependent on input pin \"char_data\[244\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[244][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[244\]\[4\] " "No output dependent on input pin \"char_data\[244\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[244][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[244\]\[5\] " "No output dependent on input pin \"char_data\[244\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[244][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[244\]\[6\] " "No output dependent on input pin \"char_data\[244\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[244][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[244\]\[7\] " "No output dependent on input pin \"char_data\[244\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[244][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[245\]\[0\] " "No output dependent on input pin \"char_data\[245\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[245][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[245\]\[1\] " "No output dependent on input pin \"char_data\[245\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[245][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[245\]\[2\] " "No output dependent on input pin \"char_data\[245\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[245][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[245\]\[3\] " "No output dependent on input pin \"char_data\[245\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[245][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[245\]\[4\] " "No output dependent on input pin \"char_data\[245\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[245][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[245\]\[5\] " "No output dependent on input pin \"char_data\[245\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[245][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[245\]\[6\] " "No output dependent on input pin \"char_data\[245\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[245][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[245\]\[7\] " "No output dependent on input pin \"char_data\[245\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[245][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[246\]\[0\] " "No output dependent on input pin \"char_data\[246\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[246][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[246\]\[1\] " "No output dependent on input pin \"char_data\[246\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[246][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[246\]\[2\] " "No output dependent on input pin \"char_data\[246\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[246][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[246\]\[3\] " "No output dependent on input pin \"char_data\[246\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[246][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[246\]\[4\] " "No output dependent on input pin \"char_data\[246\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[246][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[246\]\[5\] " "No output dependent on input pin \"char_data\[246\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[246][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[246\]\[6\] " "No output dependent on input pin \"char_data\[246\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[246][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[246\]\[7\] " "No output dependent on input pin \"char_data\[246\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[246][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[247\]\[0\] " "No output dependent on input pin \"char_data\[247\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[247][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[247\]\[1\] " "No output dependent on input pin \"char_data\[247\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[247][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[247\]\[2\] " "No output dependent on input pin \"char_data\[247\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[247][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[247\]\[3\] " "No output dependent on input pin \"char_data\[247\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[247][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[247\]\[4\] " "No output dependent on input pin \"char_data\[247\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[247][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[247\]\[5\] " "No output dependent on input pin \"char_data\[247\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[247][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[247\]\[6\] " "No output dependent on input pin \"char_data\[247\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[247][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[247\]\[7\] " "No output dependent on input pin \"char_data\[247\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[247][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[248\]\[0\] " "No output dependent on input pin \"char_data\[248\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[248][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[248\]\[1\] " "No output dependent on input pin \"char_data\[248\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[248][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[248\]\[2\] " "No output dependent on input pin \"char_data\[248\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[248][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[248\]\[3\] " "No output dependent on input pin \"char_data\[248\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[248][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[248\]\[4\] " "No output dependent on input pin \"char_data\[248\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[248][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[248\]\[5\] " "No output dependent on input pin \"char_data\[248\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[248][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[248\]\[6\] " "No output dependent on input pin \"char_data\[248\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[248][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[248\]\[7\] " "No output dependent on input pin \"char_data\[248\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[248][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[249\]\[0\] " "No output dependent on input pin \"char_data\[249\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[249][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[249\]\[1\] " "No output dependent on input pin \"char_data\[249\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[249][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[249\]\[2\] " "No output dependent on input pin \"char_data\[249\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[249][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[249\]\[3\] " "No output dependent on input pin \"char_data\[249\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[249][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[249\]\[4\] " "No output dependent on input pin \"char_data\[249\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[249][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[249\]\[5\] " "No output dependent on input pin \"char_data\[249\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[249][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[249\]\[6\] " "No output dependent on input pin \"char_data\[249\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[249][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[249\]\[7\] " "No output dependent on input pin \"char_data\[249\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[249][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[250\]\[0\] " "No output dependent on input pin \"char_data\[250\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[250][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[250\]\[1\] " "No output dependent on input pin \"char_data\[250\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[250][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[250\]\[2\] " "No output dependent on input pin \"char_data\[250\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[250][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[250\]\[3\] " "No output dependent on input pin \"char_data\[250\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[250][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[250\]\[4\] " "No output dependent on input pin \"char_data\[250\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[250][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[250\]\[5\] " "No output dependent on input pin \"char_data\[250\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[250][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[250\]\[6\] " "No output dependent on input pin \"char_data\[250\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[250][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[250\]\[7\] " "No output dependent on input pin \"char_data\[250\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[250][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[251\]\[0\] " "No output dependent on input pin \"char_data\[251\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[251][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[251\]\[1\] " "No output dependent on input pin \"char_data\[251\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[251][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[251\]\[2\] " "No output dependent on input pin \"char_data\[251\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[251][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[251\]\[3\] " "No output dependent on input pin \"char_data\[251\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[251][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[251\]\[4\] " "No output dependent on input pin \"char_data\[251\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[251][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[251\]\[5\] " "No output dependent on input pin \"char_data\[251\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[251][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[251\]\[6\] " "No output dependent on input pin \"char_data\[251\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[251][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[251\]\[7\] " "No output dependent on input pin \"char_data\[251\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[251][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[252\]\[0\] " "No output dependent on input pin \"char_data\[252\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[252][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[252\]\[1\] " "No output dependent on input pin \"char_data\[252\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[252][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[252\]\[2\] " "No output dependent on input pin \"char_data\[252\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[252][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[252\]\[3\] " "No output dependent on input pin \"char_data\[252\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[252][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[252\]\[4\] " "No output dependent on input pin \"char_data\[252\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[252][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[252\]\[5\] " "No output dependent on input pin \"char_data\[252\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[252][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[252\]\[6\] " "No output dependent on input pin \"char_data\[252\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[252][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[252\]\[7\] " "No output dependent on input pin \"char_data\[252\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[252][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[253\]\[0\] " "No output dependent on input pin \"char_data\[253\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[253][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[253\]\[1\] " "No output dependent on input pin \"char_data\[253\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[253][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[253\]\[2\] " "No output dependent on input pin \"char_data\[253\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[253][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[253\]\[3\] " "No output dependent on input pin \"char_data\[253\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[253][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[253\]\[4\] " "No output dependent on input pin \"char_data\[253\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[253][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[253\]\[5\] " "No output dependent on input pin \"char_data\[253\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[253][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[253\]\[6\] " "No output dependent on input pin \"char_data\[253\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[253][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[253\]\[7\] " "No output dependent on input pin \"char_data\[253\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[253][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[254\]\[0\] " "No output dependent on input pin \"char_data\[254\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[254][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[254\]\[1\] " "No output dependent on input pin \"char_data\[254\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[254][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[254\]\[2\] " "No output dependent on input pin \"char_data\[254\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[254][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[254\]\[3\] " "No output dependent on input pin \"char_data\[254\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[254][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[254\]\[4\] " "No output dependent on input pin \"char_data\[254\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[254][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[254\]\[5\] " "No output dependent on input pin \"char_data\[254\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[254][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[254\]\[6\] " "No output dependent on input pin \"char_data\[254\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[254][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[254\]\[7\] " "No output dependent on input pin \"char_data\[254\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[254][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[255\]\[0\] " "No output dependent on input pin \"char_data\[255\]\[0\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[255][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[255\]\[1\] " "No output dependent on input pin \"char_data\[255\]\[1\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[255][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[255\]\[2\] " "No output dependent on input pin \"char_data\[255\]\[2\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[255][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[255\]\[3\] " "No output dependent on input pin \"char_data\[255\]\[3\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[255][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[255\]\[4\] " "No output dependent on input pin \"char_data\[255\]\[4\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[255][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[255\]\[5\] " "No output dependent on input pin \"char_data\[255\]\[5\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[255][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[255\]\[6\] " "No output dependent on input pin \"char_data\[255\]\[6\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[255][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "char_data\[255\]\[7\] " "No output dependent on input pin \"char_data\[255\]\[7\]\"" {  } { { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623720285514 "|VGA|char_data[255][7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1623720285514 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2445 " "Implemented 2445 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2050 " "Implemented 2050 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1623720285569 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1623720285569 ""} { "Info" "ICUT_CUT_TM_LCELLS" "358 " "Implemented 358 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1623720285569 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1623720285569 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1623720285569 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1159 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1159 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4874 " "Peak virtual memory: 4874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623720285635 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 14 19:24:45 2021 " "Processing ended: Mon Jun 14 19:24:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623720285635 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623720285635 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623720285635 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623720285635 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1623720287534 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623720287535 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 14 19:24:46 2021 " "Processing started: Mon Jun 14 19:24:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623720287535 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1623720287535 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Proyecto_cpu -c Proyecto_cpu " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Proyecto_cpu -c Proyecto_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1623720287535 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1623720287746 ""}
{ "Info" "0" "" "Project  = Proyecto_cpu" {  } {  } 0 0 "Project  = Proyecto_cpu" 0 0 "Fitter" 0 0 1623720287747 ""}
{ "Info" "0" "" "Revision = Proyecto_cpu" {  } {  } 0 0 "Revision = Proyecto_cpu" 0 0 "Fitter" 0 0 1623720287747 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1623720287983 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1623720287983 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Proyecto_cpu 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"Proyecto_cpu\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1623720288012 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1623720288087 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1623720288087 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1623720288794 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1623720288833 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1623720289213 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1623720289243 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2048 2079 " "No exact pin location assignment(s) for 2048 pins of 2079 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1623720290219 ""}
{ "Error" "EFIOMGR_NOT_ENOUGH_IO_INPUT_PAD_LOCATIONS" "2050 458 " "There are 2050 IO input pads in the design, but only 458 IO input pad locations available on the device." {  } {  } 0 169281 "There are %1!d! IO input pads in the design, but only %2!d! IO input pad locations available on the device." 0 0 "Fitter" 0 -1 1623720290243 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1623720290245 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1623720292018 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "sync GND " "Pin sync has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sync } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sync" } } } } { "VGA/VGA.sv" "" { Text "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/" { { 0 { 0 ""} 0 2347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1623720292207 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1623720292207 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1623720292208 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 6 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5102 " "Peak virtual memory: 5102 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623720292769 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 14 19:24:52 2021 " "Processing ended: Mon Jun 14 19:24:52 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623720292769 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623720292769 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623720292769 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1623720292769 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1165 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1165 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1623720293609 ""}
