# Single-Core-RISC-in-SystemVerilog
This is the single-core cacheless version of the senior project processor.  This only has integer instructions for the moment.  Processor employs the Harvard memory architecture, that is there are seperate data and instruction memories.
