Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jan 13 22:45:42 2022
| Host         : TACO-SUGO-KAWAII running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              30 |           17 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              12 |            6 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              10 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+-------------------+-------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |   Enable Signal   |        Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+-------------------+-------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                                  |                   |                               |                1 |              2 |         2.00 |
|  clk_wiz_0_inst/out_BUFG[0]                     |                   | rst_IBUF                      |                2 |              2 |         1.00 |
|  clk_wiz_0_inst/out_BUFG[0]                     |                   | vga_inst/pixel_cnt[9]_i_1_n_0 |                4 |             10 |         2.50 |
|  clk_wiz_0_inst/out_BUFG[0]                     | vga_inst/line_cnt | vga_inst/line_cnt[9]_i_1_n_0  |                3 |             10 |         3.33 |
|  clk_wiz_0_inst/out_BUFG[0]                     |                   |                               |                6 |             11 |         1.83 |
|  mem_addr_gen_inst_0/pixel_addr_reg[16]_i_2_n_0 |                   |                               |               10 |             17 |         1.70 |
+-------------------------------------------------+-------------------+-------------------------------+------------------+----------------+--------------+


