$date
	Wed Oct 18 13:19:03 2023
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module mux4_tb $end
$var wire 1 ! test_out $end
$var reg 1 " test_a $end
$var reg 1 # test_b $end
$var reg 1 $ test_c $end
$var reg 1 % test_d $end
$var reg 2 & test_s [1:0] $end
$scope module mux4_1 $end
$var wire 2 ' S [1:0] $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b0 &
0%
0$
0#
0"
0!
$end
#2000
1!
1"
#4000
0!
b1 &
b1 '
1#
0"
#6000
1"
#8000
b10 &
b10 '
1$
0#
0"
#10000
1"
#12000
b11 &
b11 '
1#
0"
#14000
1"
#16000
b0 &
b0 '
1%
0$
0#
0"
#18000
1!
1"
#20000
0!
b1 &
b1 '
1#
0"
#22000
1"
#24000
b10 &
b10 '
1$
0#
0"
#26000
1"
#28000
b11 &
b11 '
0%
1#
0"
#30000
1!
1%
1"
#32000
