// Seed: 4117701253
module module_0;
  wire id_1;
endmodule
module module_1 #(
    parameter id_10 = 32'd70
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10
);
  inout wire _id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  module_0 modCall_1 ();
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire [-1 : id_10] id_11;
endmodule
module module_2 #(
    parameter id_1 = 32'd76
) (
    _id_1,
    id_2,
    id_3,
    id_4
);
  output logic [7:0] id_4;
  input wire id_3;
  input wire id_2;
  input wire _id_1;
  tri1 id_5 = id_3 && 1;
  module_0 modCall_1 ();
  assign id_4[!-1] = -1'd0 - id_1;
  logic [id_1 : -1] id_6;
  ;
  localparam id_7 = -1'b0;
  assign id_6 = -1;
endmodule
