
<style>
  table {
    width:70%;
    margin-left: auto;
    margin-right: auto
  }
  svg {
    display:block;  
    width:60%;
    height:40%;
    margin-left: auto;
    margin-right: auto
  }
  h1, h2, h3 {
    margin-left:1.5%;
    width:98%;
    font-weight:bold
  }
  code {
    color:#545253;
  }
  p {
    width: 98%;
    color:black;
    margin-top:5px;
    margin-bottom:5px 
  }
  * {
    color:black;
    line-height: 1.6;
  }
  li{
    margin: 20px 0;
  }
  #function_return{
    font-weight: bold;
    color:green;
  }
  #teroshdl_description, li {
    width: 98%;
    margin-left:2%;
    margin-right:2%;
  }
  #function_arguments{
    color:blue;
  }
  div.templateTerosHDL {
    background-color: white;
    position:absolute;
  }
  td, th {
    padding:7px; 
    border: 1px solid grey;
  }
  th {
    background-color: #ffd78c;
  }
  tr:hover {
    background-color: #ddd;
  }
  tr:nth-child(even){
    background-color: #f2f2f2;
  }
</style>
<div id="teroshdl" class='templateTerosHDL'>
<a id=neorv32_cpu_decompressor><h1 id="entity-neorv32_cpu_decompressor">Entity: neorv32_cpu_decompressor</h1></a><h2 id="diagram">Diagram</h2><p><svg xmlns="http://www.w3.org/2000/svg" version="1.1" xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:svgjs="http://svgjs.com/svgjs" viewBox="0 0 1025 70"><svg id="SvgjsSvg1002" width="2" height="0" focusable="false" style="overflow:hidden;top:-100%;left:-100%;position:absolute;opacity:0"><polyline id="SvgjsPolyline1003" points="345,0 360,0"></polyline><path id="SvgjsPath1004" d="M0 0 "></path></svg><rect id="SvgjsRect1006" width="320" height="50" fill="black" x="360" y="15"></rect><rect id="SvgjsRect1007" width="316" height="45" fill="#fdfd96" x="362" y="17"></rect><text id="SvgjsText1008" font-family="Helvetica" x="340" y="9.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1009" dy="26" x="340" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(15 downto 0) </tspan></text><text id="SvgjsText1010" font-family="Helvetica" x="375" y="9.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1011" dy="26" x="375" svgjs:data="{&quot;newLined&quot;:true}">   ci_instr16_i </tspan></text><line id="SvgjsLine1012" x1="345" y1="30" x2="360" y2="30" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1013" font-family="Helvetica" x="700" y="9.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1014" dy="26" x="700" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1015" font-family="Helvetica" x="665" y="9.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1016" dy="26" x="665" svgjs:data="{&quot;newLined&quot;:true}">   ci_illegal_o </tspan></text><line id="SvgjsLine1017" x1="680" y1="30" x2="695" y2="30" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1018" font-family="Helvetica" x="700" y="29.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1019" dy="26" x="700" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(31 downto 0) </tspan></text><text id="SvgjsText1020" font-family="Helvetica" x="665" y="29.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1021" dy="26" x="665" svgjs:data="{&quot;newLined&quot;:true}">   ci_instr32_o </tspan></text><line id="SvgjsLine1022" x1="680" y1="50" x2="695" y2="50" stroke-linecap="rec" stroke="black" stroke-width="5"></line></svg></p><h2 id="description">Description</h2><div id="teroshdl_description"><p>################################################################################################# # << NEORV32 - CPU: Compressed Instructions Decoder (RISC-V "C" Extension) >&gt;                   # # <strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong></em>* # # BSD 3-Clause License                                                                          # #                                                                                               # # Copyright (c) 2021, Stephan Nolting. All rights reserved.                                     # #                                                                                               # # Redistribution and use in source and binary forms, with or without modification, are          # # permitted provided that the following conditions are met:                                     # #                                                                                               # # 1. Redistributions of source code must retain the above copyright notice, this list of        # #    conditions and the following disclaimer.                                                   # #                                                                                               # # 2. Redistributions in binary form must reproduce the above copyright notice, this list of     # #    conditions and the following disclaimer in the documentation and/or other materials        # #    provided with the distribution.                                                            # #                                                                                               # # 3. Neither the name of the copyright holder nor the names of its contributors may be used to  # #    endorse or promote products derived from this software without specific prior written      # #    permission.                                                                                # #                                                                                               # # THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS   # # OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF               # # MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE    # # COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,     # # EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE # # GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED    # # AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING     # # NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED  # # OF THE POSSIBILITY OF SUCH DAMAGE.                                                            # # <strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong></em>* # # The NEORV32 Processor - <a href="https://github.com/stnolting/neorv32">https://github.com/stnolting/neorv32</a>              (c) Stephan Nolting # #################################################################################################</p></div><h2 id="ports">Ports</h2>
<table>
<thead>
<tr>
<th id="port_name">Port name</th>
<th id="direction">Direction</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ci_instr16_i</td>
<td>in</td>
<td>std_ulogic_vector(15 downto 0)</td>
<td>compressed instruction input</td>
</tr>
<tr>
<td>ci_illegal_o</td>
<td>out</td>
<td>std_ulogic</td>
<td>is an illegal compressed instruction</td>
</tr>
<tr>
<td>ci_instr32_o</td>
<td>out</td>
<td>std_ulogic_vector(31 downto 0)</td>
<td>32-bit decompressed instruction</td>
</tr>
</tbody>
</table><h2 id="constants">Constants</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="value">Value</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ci_opcode_lsb_c</td>
<td>natural</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>ci_opcode_msb_c</td>
<td>natural</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>ci_rd_3_lsb_c</td>
<td>natural</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>ci_rd_3_msb_c</td>
<td>natural</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>ci_rd_5_lsb_c</td>
<td>natural</td>
<td>7</td>
<td></td>
</tr>
<tr>
<td>ci_rd_5_msb_c</td>
<td>natural</td>
<td>11</td>
<td></td>
</tr>
<tr>
<td>ci_rs1_3_lsb_c</td>
<td>natural</td>
<td>7</td>
<td></td>
</tr>
<tr>
<td>ci_rs1_3_msb_c</td>
<td>natural</td>
<td>9</td>
<td></td>
</tr>
<tr>
<td>ci_rs1_5_lsb_c</td>
<td>natural</td>
<td>7</td>
<td></td>
</tr>
<tr>
<td>ci_rs1_5_msb_c</td>
<td>natural</td>
<td>11</td>
<td></td>
</tr>
<tr>
<td>ci_rs2_3_lsb_c</td>
<td>natural</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>ci_rs2_3_msb_c</td>
<td>natural</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>ci_rs2_5_lsb_c</td>
<td>natural</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>ci_rs2_5_msb_c</td>
<td>natural</td>
<td>6</td>
<td></td>
</tr>
<tr>
<td>ci_funct3_lsb_c</td>
<td>natural</td>
<td>13</td>
<td></td>
</tr>
<tr>
<td>ci_funct3_msb_c</td>
<td>natural</td>
<td>15</td>
<td></td>
</tr>
</tbody>
</table><h2 id="processes">Processes</h2>
<ul>
<li>decompressor: <em>( ci_instr16_i )</em></li>
</ul><br><br><br><br><br><br>