[INFO]: Run Directory: /openlane/designs/hdp_rv151/runs/full_guide
[INFO]: Preparing LEF files for the nom corner...
[INFO]: Preparing LEF files for the min corner...
[INFO]: Preparing LEF files for the max corner...
[INFO]: Running Synthesis (log: designs/hdp_rv151/runs/full_guide/logs/synthesis/1-synthesis.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/hdp_rv151/runs/full_guide/logs/synthesis/2-sta.log)...
[INFO]: Running Initial Floorplanning (log: designs/hdp_rv151/runs/full_guide/logs/floorplan/3-initial_fp.log)...
[INFO]: Floorplanned with width 2438.92 and height 2026.4.
[INFO]: Running IO Placement (log: designs/hdp_rv151/runs/full_guide/logs/floorplan/4-place_io.log)...
[INFO]: Performing Manual Macro Placement (log: designs/hdp_rv151/runs/full_guide/logs/placement/5-macro_placement.log)...
[INFO]: Running Tap/Decap Insertion (log: designs/hdp_rv151/runs/full_guide/logs/floorplan/6-tap.log)...
[INFO]: Power planning with power {vccd1} and ground {vssd1}...
[INFO]: Generating PDN (log: designs/hdp_rv151/runs/full_guide/logs/floorplan/7-pdn.log)...
[INFO]: Running Global Placement (log: designs/hdp_rv151/runs/full_guide/logs/placement/8-global.log)...
[INFO]: Running Placement Resizer Design Optimizations (log: designs/hdp_rv151/runs/full_guide/logs/placement/9-resizer.log)...
[INFO]: Running Detailed Placement (log: designs/hdp_rv151/runs/full_guide/logs/placement/10-detailed.log)...
[INFO]: Running Clock Tree Synthesis (log: designs/hdp_rv151/runs/full_guide/logs/cts/11-cts.log)...
[INFO]: Running Placement Resizer Timing Optimizations (log: designs/hdp_rv151/runs/full_guide/logs/cts/12-resizer.log)...
[INFO]: Running Global Routing Resizer Timing Optimizations (log: designs/hdp_rv151/runs/full_guide/logs/routing/13-resizer.log)...
[INFO]: Running Detailed Placement (log: designs/hdp_rv151/runs/full_guide/logs/routing/14-diode_legalization.log)...
[INFO]: Running Global Routing (log: designs/hdp_rv151/runs/full_guide/logs/routing/15-global.log)...
[INFO]: Starting OpenROAD Antenna Repair Iterations...
[INFO]: Starting antenna repair iteration 1 with 28 violations...
[INFO]: [Iteration 1] Failed to reduce antenna violations (28 -> 28), stopping iterations...
[INFO]: Writing Verilog (log: designs/hdp_rv151/runs/full_guide/logs/routing/15-global_write_netlist.log)...
[INFO]: Running Fill Insertion (log: designs/hdp_rv151/runs/full_guide/logs/routing/17-fill.log)...
[INFO]: Running Detailed Routing (log: designs/hdp_rv151/runs/full_guide/logs/routing/18-detailed.log)...
[INFO]: No DRC violations after detailed routing.
[INFO]: Checking Wire Lengths (log: designs/hdp_rv151/runs/full_guide/logs/routing/19-wire_lengths.log)...
[INFO]: Running SPEF Extraction at the min process corner (log: designs/hdp_rv151/runs/full_guide/logs/signoff/20-parasitics_extraction.min.log)...
[INFO]: Running Multi-Corner Static Timing Analysis at the min process corner (log: designs/hdp_rv151/runs/full_guide/logs/signoff/21-rcx_mcsta.min.log)...
[INFO]: Running SPEF Extraction at the max process corner (log: designs/hdp_rv151/runs/full_guide/logs/signoff/22-parasitics_extraction.max.log)...
[INFO]: Running Multi-Corner Static Timing Analysis at the max process corner (log: designs/hdp_rv151/runs/full_guide/logs/signoff/23-rcx_mcsta.max.log)...
[INFO]: Running SPEF Extraction at the nom process corner (log: designs/hdp_rv151/runs/full_guide/logs/signoff/24-parasitics_extraction.nom.log)...
[INFO]: Running Multi-Corner Static Timing Analysis at the nom process corner (log: designs/hdp_rv151/runs/full_guide/logs/signoff/25-rcx_mcsta.nom.log)...
[INFO]: Running Single-Corner Static Timing Analysis at the nom process corner (log: designs/hdp_rv151/runs/full_guide/logs/signoff/26-rcx_sta.log)...
[INFO]: Creating IR Drop Report (log: designs/hdp_rv151/runs/full_guide/logs/signoff/27-irdrop.log)...
[INFO]: Running Magic to generate various views...
[INFO]: Streaming out GDSII with Magic (log: designs/hdp_rv151/runs/full_guide/logs/signoff/28-gdsii.log)...
[INFO]: Generating MAGLEF views...
[INFO]: Streaming out GDSII with KLayout (log: designs/hdp_rv151/runs/full_guide/logs/signoff/29-gdsii-klayout.log)...
[INFO]: Running Magic Spice Export from LEF (log: designs/hdp_rv151/runs/full_guide/logs/signoff/30-spice.log)...
[INFO]: Writing Powered Verilog (logs: designs/hdp_rv151/runs/full_guide/logs/signoff/31-write_powered_def.log, designs/hdp_rv151/runs/full_guide/logs/signoff/31-write_powered_verilog.log)...
[INFO]: Writing Verilog (log: designs/hdp_rv151/runs/full_guide/logs/signoff/31-write_powered_verilog.log)...
[INFO]: Running LVS (log: designs/hdp_rv151/runs/full_guide/logs/signoff/33-lvs.lef.log)...
[INFO]: Running Magic DRC (log: designs/hdp_rv151/runs/full_guide/logs/signoff/34-drc.log)...
[INFO]: Converting Magic DRC database to various tool-readable formats...
[INFO]: Running OpenROAD Antenna Rule Checker (log: designs/hdp_rv151/runs/full_guide/logs/signoff/35-antenna.log)...
[INFO]: Your design contains macros, which is not supported by the current integration of the Circuit Validity Checker. So CVC won't run, however CVC is just a check so it's not critical to your design.
[INFO]: Saving current set of views in 'designs/hdp_rv151/runs/full_guide/results/final'...
[INFO]: Saving runtime environment...
[INFO]: Generating final set of reports...
[INFO]: Created manufacturability report at 'designs/hdp_rv151/runs/full_guide/reports/manufacturability.rpt'.
[INFO]: Created metrics report at 'designs/hdp_rv151/runs/full_guide/reports/metrics.csv'.
[WARNING]: There are max slew violations in the design at the typical corner. Please refer to 'designs/hdp_rv151/runs/full_guide/reports/signoff/26-rcx_sta.slew.rpt'.
[WARNING]: There are max capacitance violations in the design at the typical corner. Please refer to 'designs/hdp_rv151/runs/full_guide/reports/signoff/26-rcx_sta.slew.rpt'.
[INFO]: There are no hold violations in the design at the typical corner.
[INFO]: There are no setup violations in the design at the typical corner.
[SUCCESS]: Flow complete.
[INFO]: Note that the following warnings have been generated:
