// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module pointwise_conv_1d_latency_cl_0_0 (
        ap_clk,
        ap_rst,
        data_0_V_read,
        data_1_V_read,
        data_2_V_read,
        data_3_V_read,
        data_4_V_read,
        data_5_V_read,
        data_6_V_read,
        data_7_V_read,
        data_8_V_read,
        data_9_V_read,
        data_10_V_read,
        data_11_V_read,
        data_12_V_read,
        data_13_V_read,
        data_14_V_read,
        data_15_V_read,
        data_16_V_read,
        data_17_V_read,
        data_18_V_read,
        data_19_V_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [15:0] data_0_V_read;
input  [15:0] data_1_V_read;
input  [15:0] data_2_V_read;
input  [15:0] data_3_V_read;
input  [15:0] data_4_V_read;
input  [15:0] data_5_V_read;
input  [15:0] data_6_V_read;
input  [15:0] data_7_V_read;
input  [15:0] data_8_V_read;
input  [15:0] data_9_V_read;
input  [15:0] data_10_V_read;
input  [15:0] data_11_V_read;
input  [15:0] data_12_V_read;
input  [15:0] data_13_V_read;
input  [15:0] data_14_V_read;
input  [15:0] data_15_V_read;
input  [15:0] data_16_V_read;
input  [15:0] data_17_V_read;
input  [15:0] data_18_V_read;
input  [15:0] data_19_V_read;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;
input   ap_ce;

reg[15:0] ap_return_0;
reg[15:0] ap_return_1;
reg[15:0] ap_return_2;
reg[15:0] ap_return_3;
reg[15:0] ap_return_4;

reg  signed [15:0] data_17_V_read_1_reg_2069;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_pp0_stage0_11001;
reg  signed [15:0] data_13_V_read_1_reg_2074;
reg  signed [15:0] data_9_V_read_1_reg_2079;
reg  signed [15:0] data_5_V_read_2_reg_2084;
reg  signed [15:0] data_1_V_read_3_reg_2089;
reg   [14:0] trunc_ln_reg_2169;
reg   [14:0] trunc_ln_reg_2169_pp0_iter2_reg;
reg   [15:0] trunc_ln708_2_reg_2179;
reg   [15:0] trunc_ln708_3_reg_2184;
reg   [14:0] trunc_ln708_4_reg_2189;
reg   [14:0] trunc_ln708_4_reg_2189_pp0_iter2_reg;
reg   [15:0] trunc_ln708_6_reg_2199;
reg   [15:0] trunc_ln708_7_reg_2204;
reg   [14:0] trunc_ln708_8_reg_2209;
reg   [14:0] trunc_ln708_8_reg_2209_pp0_iter2_reg;
reg   [15:0] trunc_ln708_s_reg_2219;
reg   [15:0] trunc_ln708_10_reg_2224;
reg   [14:0] trunc_ln708_11_reg_2229;
reg   [14:0] trunc_ln708_11_reg_2229_pp0_iter2_reg;
reg   [15:0] trunc_ln708_13_reg_2239;
reg   [15:0] trunc_ln708_14_reg_2244;
reg   [14:0] trunc_ln708_15_reg_2249;
reg   [14:0] trunc_ln708_15_reg_2249_pp0_iter2_reg;
reg   [15:0] trunc_ln708_17_reg_2259;
reg   [15:0] trunc_ln708_18_reg_2264;
reg   [15:0] trunc_ln708_1_reg_2269;
reg   [15:0] trunc_ln708_5_reg_2274;
reg   [15:0] trunc_ln708_9_reg_2279;
reg   [15:0] trunc_ln708_12_reg_2284;
reg   [15:0] trunc_ln708_16_reg_2289;
wire   [15:0] add_ln703_1_fu_1954_p2;
reg   [15:0] add_ln703_1_reg_2294;
wire   [15:0] add_ln703_4_fu_1958_p2;
reg   [15:0] add_ln703_4_reg_2299;
wire   [15:0] add_ln703_7_fu_1962_p2;
reg   [15:0] add_ln703_7_reg_2304;
wire   [15:0] add_ln703_10_fu_1966_p2;
reg   [15:0] add_ln703_10_reg_2309;
wire   [15:0] add_ln703_13_fu_1970_p2;
reg   [15:0] add_ln703_13_reg_2314;
wire   [8:0] grp_fu_198_p1;
wire    ap_block_pp0_stage0;
wire   [10:0] grp_fu_199_p1;
wire   [8:0] grp_fu_200_p1;
wire   [10:0] grp_fu_201_p1;
wire  signed [10:0] grp_fu_202_p1;
wire   [10:0] grp_fu_203_p1;
wire  signed [10:0] grp_fu_204_p1;
wire   [10:0] grp_fu_205_p1;
wire   [10:0] grp_fu_206_p1;
wire   [10:0] grp_fu_207_p1;
wire   [8:0] grp_fu_208_p1;
wire  signed [10:0] grp_fu_209_p1;
wire  signed [10:0] grp_fu_210_p1;
wire   [8:0] grp_fu_211_p1;
wire   [10:0] grp_fu_212_p1;
wire   [10:0] grp_fu_213_p1;
wire   [10:0] grp_fu_214_p1;
wire  signed [10:0] grp_fu_215_p1;
wire   [8:0] grp_fu_216_p1;
wire   [10:0] grp_fu_217_p1;
wire   [24:0] grp_fu_198_p2;
wire   [25:0] grp_fu_201_p2;
wire   [25:0] grp_fu_217_p2;
wire   [24:0] grp_fu_216_p2;
wire   [25:0] grp_fu_212_p2;
wire   [25:0] grp_fu_205_p2;
wire   [24:0] grp_fu_200_p2;
wire   [25:0] grp_fu_207_p2;
wire   [25:0] grp_fu_206_p2;
wire   [24:0] grp_fu_208_p2;
wire   [25:0] grp_fu_213_p2;
wire   [25:0] grp_fu_203_p2;
wire   [24:0] grp_fu_211_p2;
wire   [25:0] grp_fu_214_p2;
wire   [25:0] grp_fu_199_p2;
wire   [25:0] grp_fu_204_p2;
wire   [25:0] grp_fu_215_p2;
wire   [25:0] grp_fu_210_p2;
wire   [25:0] grp_fu_209_p2;
wire   [25:0] grp_fu_202_p2;
wire  signed [15:0] sext_ln708_fu_1974_p1;
wire   [15:0] add_ln703_fu_1989_p2;
wire  signed [15:0] sext_ln708_1_fu_1977_p1;
wire   [15:0] add_ln703_3_fu_1999_p2;
wire  signed [15:0] sext_ln708_2_fu_1980_p1;
wire   [15:0] add_ln703_6_fu_2009_p2;
wire  signed [15:0] sext_ln708_3_fu_1983_p1;
wire   [15:0] add_ln703_9_fu_2019_p2;
wire  signed [15:0] sext_ln708_4_fu_1986_p1;
wire   [15:0] add_ln703_12_fu_2029_p2;
wire   [15:0] add_ln703_2_fu_1994_p2;
wire   [15:0] add_ln703_5_fu_2004_p2;
wire   [15:0] add_ln703_8_fu_2014_p2;
wire   [15:0] add_ln703_11_fu_2024_p2;
wire   [15:0] add_ln703_14_fu_2034_p2;
reg    grp_fu_198_ce;
reg    grp_fu_199_ce;
reg    grp_fu_200_ce;
reg    grp_fu_201_ce;
reg    grp_fu_202_ce;
reg    grp_fu_203_ce;
reg    grp_fu_204_ce;
reg    grp_fu_205_ce;
reg    grp_fu_206_ce;
reg    grp_fu_207_ce;
reg    grp_fu_208_ce;
reg    grp_fu_209_ce;
reg    grp_fu_210_ce;
reg    grp_fu_211_ce;
reg    grp_fu_212_ce;
reg    grp_fu_213_ce;
reg    grp_fu_214_ce;
reg    grp_fu_215_ce;
reg    grp_fu_216_ce;
reg    grp_fu_217_ce;
reg    ap_ce_reg;
reg  signed [15:0] data_0_V_read_int_reg;
reg   [15:0] data_1_V_read_int_reg;
reg  signed [15:0] data_2_V_read_int_reg;
reg  signed [15:0] data_3_V_read_int_reg;
reg  signed [15:0] data_4_V_read_int_reg;
reg   [15:0] data_5_V_read_int_reg;
reg  signed [15:0] data_6_V_read_int_reg;
reg  signed [15:0] data_7_V_read_int_reg;
reg  signed [15:0] data_8_V_read_int_reg;
reg   [15:0] data_9_V_read_int_reg;
reg  signed [15:0] data_10_V_read_int_reg;
reg  signed [15:0] data_11_V_read_int_reg;
reg  signed [15:0] data_12_V_read_int_reg;
reg   [15:0] data_13_V_read_int_reg;
reg  signed [15:0] data_14_V_read_int_reg;
reg  signed [15:0] data_15_V_read_int_reg;
reg  signed [15:0] data_16_V_read_int_reg;
reg   [15:0] data_17_V_read_int_reg;
reg  signed [15:0] data_18_V_read_int_reg;
reg  signed [15:0] data_19_V_read_int_reg;
reg   [15:0] ap_return_0_int_reg;
reg   [15:0] ap_return_1_int_reg;
reg   [15:0] ap_return_2_int_reg;
reg   [15:0] ap_return_3_int_reg;
reg   [15:0] ap_return_4_int_reg;

myproject_mul_16s_9ns_25_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
myproject_mul_16s_9ns_25_2_0_U210(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_0_V_read_int_reg),
    .din1(grp_fu_198_p1),
    .ce(grp_fu_198_ce),
    .dout(grp_fu_198_p2)
);

myproject_mul_16s_11ns_26_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
myproject_mul_16s_11ns_26_2_0_U211(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_19_V_read_int_reg),
    .din1(grp_fu_199_p1),
    .ce(grp_fu_199_ce),
    .dout(grp_fu_199_p2)
);

myproject_mul_16s_9ns_25_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
myproject_mul_16s_9ns_25_2_0_U212(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_8_V_read_int_reg),
    .din1(grp_fu_200_p1),
    .ce(grp_fu_200_ce),
    .dout(grp_fu_200_p2)
);

myproject_mul_16s_11ns_26_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
myproject_mul_16s_11ns_26_2_0_U213(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_2_V_read_int_reg),
    .din1(grp_fu_201_p1),
    .ce(grp_fu_201_ce),
    .dout(grp_fu_201_p2)
);

myproject_mul_16s_11s_26_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
myproject_mul_16s_11s_26_2_0_U214(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_17_V_read_1_reg_2069),
    .din1(grp_fu_202_p1),
    .ce(grp_fu_202_ce),
    .dout(grp_fu_202_p2)
);

myproject_mul_16s_11ns_26_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
myproject_mul_16s_11ns_26_2_0_U215(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_15_V_read_int_reg),
    .din1(grp_fu_203_p1),
    .ce(grp_fu_203_ce),
    .dout(grp_fu_203_p2)
);

myproject_mul_16s_11s_26_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
myproject_mul_16s_11s_26_2_0_U216(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_1_V_read_3_reg_2089),
    .din1(grp_fu_204_p1),
    .ce(grp_fu_204_ce),
    .dout(grp_fu_204_p2)
);

myproject_mul_16s_11ns_26_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
myproject_mul_16s_11ns_26_2_0_U217(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_7_V_read_int_reg),
    .din1(grp_fu_205_p1),
    .ce(grp_fu_205_ce),
    .dout(grp_fu_205_p2)
);

myproject_mul_16s_11ns_26_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
myproject_mul_16s_11ns_26_2_0_U218(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_11_V_read_int_reg),
    .din1(grp_fu_206_p1),
    .ce(grp_fu_206_ce),
    .dout(grp_fu_206_p2)
);

myproject_mul_16s_11ns_26_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
myproject_mul_16s_11ns_26_2_0_U219(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_10_V_read_int_reg),
    .din1(grp_fu_207_p1),
    .ce(grp_fu_207_ce),
    .dout(grp_fu_207_p2)
);

myproject_mul_16s_9ns_25_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
myproject_mul_16s_9ns_25_2_0_U220(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_12_V_read_int_reg),
    .din1(grp_fu_208_p1),
    .ce(grp_fu_208_ce),
    .dout(grp_fu_208_p2)
);

myproject_mul_16s_11s_26_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
myproject_mul_16s_11s_26_2_0_U221(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_13_V_read_1_reg_2074),
    .din1(grp_fu_209_p1),
    .ce(grp_fu_209_ce),
    .dout(grp_fu_209_p2)
);

myproject_mul_16s_11s_26_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
myproject_mul_16s_11s_26_2_0_U222(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_9_V_read_1_reg_2079),
    .din1(grp_fu_210_p1),
    .ce(grp_fu_210_ce),
    .dout(grp_fu_210_p2)
);

myproject_mul_16s_9ns_25_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
myproject_mul_16s_9ns_25_2_0_U223(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_16_V_read_int_reg),
    .din1(grp_fu_211_p1),
    .ce(grp_fu_211_ce),
    .dout(grp_fu_211_p2)
);

myproject_mul_16s_11ns_26_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
myproject_mul_16s_11ns_26_2_0_U224(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_6_V_read_int_reg),
    .din1(grp_fu_212_p1),
    .ce(grp_fu_212_ce),
    .dout(grp_fu_212_p2)
);

myproject_mul_16s_11ns_26_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
myproject_mul_16s_11ns_26_2_0_U225(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_14_V_read_int_reg),
    .din1(grp_fu_213_p1),
    .ce(grp_fu_213_ce),
    .dout(grp_fu_213_p2)
);

myproject_mul_16s_11ns_26_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
myproject_mul_16s_11ns_26_2_0_U226(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_18_V_read_int_reg),
    .din1(grp_fu_214_p1),
    .ce(grp_fu_214_ce),
    .dout(grp_fu_214_p2)
);

myproject_mul_16s_11s_26_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
myproject_mul_16s_11s_26_2_0_U227(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_5_V_read_2_reg_2084),
    .din1(grp_fu_215_p1),
    .ce(grp_fu_215_ce),
    .dout(grp_fu_215_p2)
);

myproject_mul_16s_9ns_25_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
myproject_mul_16s_9ns_25_2_0_U228(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_4_V_read_int_reg),
    .din1(grp_fu_216_p1),
    .ce(grp_fu_216_ce),
    .dout(grp_fu_216_p2)
);

myproject_mul_16s_11ns_26_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
myproject_mul_16s_11ns_26_2_0_U229(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_3_V_read_int_reg),
    .din1(grp_fu_217_p1),
    .ce(grp_fu_217_ce),
    .dout(grp_fu_217_p2)
);

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln703_10_reg_2309 <= add_ln703_10_fu_1966_p2;
        add_ln703_13_reg_2314 <= add_ln703_13_fu_1970_p2;
        add_ln703_1_reg_2294 <= add_ln703_1_fu_1954_p2;
        add_ln703_4_reg_2299 <= add_ln703_4_fu_1958_p2;
        add_ln703_7_reg_2304 <= add_ln703_7_fu_1962_p2;
        data_13_V_read_1_reg_2074 <= data_13_V_read_int_reg;
        data_17_V_read_1_reg_2069 <= data_17_V_read_int_reg;
        data_1_V_read_3_reg_2089 <= data_1_V_read_int_reg;
        data_5_V_read_2_reg_2084 <= data_5_V_read_int_reg;
        data_9_V_read_1_reg_2079 <= data_9_V_read_int_reg;
        trunc_ln708_10_reg_2224 <= {{grp_fu_206_p2[25:10]}};
        trunc_ln708_11_reg_2229 <= {{grp_fu_208_p2[24:10]}};
        trunc_ln708_11_reg_2229_pp0_iter2_reg <= trunc_ln708_11_reg_2229;
        trunc_ln708_12_reg_2284 <= {{grp_fu_209_p2[25:10]}};
        trunc_ln708_13_reg_2239 <= {{grp_fu_213_p2[25:10]}};
        trunc_ln708_14_reg_2244 <= {{grp_fu_203_p2[25:10]}};
        trunc_ln708_15_reg_2249 <= {{grp_fu_211_p2[24:10]}};
        trunc_ln708_15_reg_2249_pp0_iter2_reg <= trunc_ln708_15_reg_2249;
        trunc_ln708_16_reg_2289 <= {{grp_fu_202_p2[25:10]}};
        trunc_ln708_17_reg_2259 <= {{grp_fu_214_p2[25:10]}};
        trunc_ln708_18_reg_2264 <= {{grp_fu_199_p2[25:10]}};
        trunc_ln708_1_reg_2269 <= {{grp_fu_204_p2[25:10]}};
        trunc_ln708_2_reg_2179 <= {{grp_fu_201_p2[25:10]}};
        trunc_ln708_3_reg_2184 <= {{grp_fu_217_p2[25:10]}};
        trunc_ln708_4_reg_2189 <= {{grp_fu_216_p2[24:10]}};
        trunc_ln708_4_reg_2189_pp0_iter2_reg <= trunc_ln708_4_reg_2189;
        trunc_ln708_5_reg_2274 <= {{grp_fu_215_p2[25:10]}};
        trunc_ln708_6_reg_2199 <= {{grp_fu_212_p2[25:10]}};
        trunc_ln708_7_reg_2204 <= {{grp_fu_205_p2[25:10]}};
        trunc_ln708_8_reg_2209 <= {{grp_fu_200_p2[24:10]}};
        trunc_ln708_8_reg_2209_pp0_iter2_reg <= trunc_ln708_8_reg_2209;
        trunc_ln708_9_reg_2279 <= {{grp_fu_210_p2[25:10]}};
        trunc_ln708_s_reg_2219 <= {{grp_fu_207_p2[25:10]}};
        trunc_ln_reg_2169 <= {{grp_fu_198_p2[24:10]}};
        trunc_ln_reg_2169_pp0_iter2_reg <= trunc_ln_reg_2169;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_0_int_reg <= add_ln703_2_fu_1994_p2;
        ap_return_1_int_reg <= add_ln703_5_fu_2004_p2;
        ap_return_2_int_reg <= add_ln703_8_fu_2014_p2;
        ap_return_3_int_reg <= add_ln703_11_fu_2024_p2;
        ap_return_4_int_reg <= add_ln703_14_fu_2034_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        data_0_V_read_int_reg <= data_0_V_read;
        data_10_V_read_int_reg <= data_10_V_read;
        data_11_V_read_int_reg <= data_11_V_read;
        data_12_V_read_int_reg <= data_12_V_read;
        data_13_V_read_int_reg <= data_13_V_read;
        data_14_V_read_int_reg <= data_14_V_read;
        data_15_V_read_int_reg <= data_15_V_read;
        data_16_V_read_int_reg <= data_16_V_read;
        data_17_V_read_int_reg <= data_17_V_read;
        data_18_V_read_int_reg <= data_18_V_read;
        data_19_V_read_int_reg <= data_19_V_read;
        data_1_V_read_int_reg <= data_1_V_read;
        data_2_V_read_int_reg <= data_2_V_read;
        data_3_V_read_int_reg <= data_3_V_read;
        data_4_V_read_int_reg <= data_4_V_read;
        data_5_V_read_int_reg <= data_5_V_read;
        data_6_V_read_int_reg <= data_6_V_read;
        data_7_V_read_int_reg <= data_7_V_read;
        data_8_V_read_int_reg <= data_8_V_read;
        data_9_V_read_int_reg <= data_9_V_read;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_0 = ap_return_0_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_0 = add_ln703_2_fu_1994_p2;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_1 = ap_return_1_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_1 = add_ln703_5_fu_2004_p2;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_2 = ap_return_2_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_2 = add_ln703_8_fu_2014_p2;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_3 = ap_return_3_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_3 = add_ln703_11_fu_2024_p2;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_4 = ap_return_4_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_4 = add_ln703_14_fu_2034_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_198_ce = 1'b1;
    end else begin
        grp_fu_198_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_199_ce = 1'b1;
    end else begin
        grp_fu_199_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_200_ce = 1'b1;
    end else begin
        grp_fu_200_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_201_ce = 1'b1;
    end else begin
        grp_fu_201_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_202_ce = 1'b1;
    end else begin
        grp_fu_202_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_203_ce = 1'b1;
    end else begin
        grp_fu_203_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_204_ce = 1'b1;
    end else begin
        grp_fu_204_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_205_ce = 1'b1;
    end else begin
        grp_fu_205_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_206_ce = 1'b1;
    end else begin
        grp_fu_206_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_207_ce = 1'b1;
    end else begin
        grp_fu_207_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_208_ce = 1'b1;
    end else begin
        grp_fu_208_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_209_ce = 1'b1;
    end else begin
        grp_fu_209_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_210_ce = 1'b1;
    end else begin
        grp_fu_210_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_211_ce = 1'b1;
    end else begin
        grp_fu_211_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_212_ce = 1'b1;
    end else begin
        grp_fu_212_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_213_ce = 1'b1;
    end else begin
        grp_fu_213_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_214_ce = 1'b1;
    end else begin
        grp_fu_214_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_215_ce = 1'b1;
    end else begin
        grp_fu_215_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_216_ce = 1'b1;
    end else begin
        grp_fu_216_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_217_ce = 1'b1;
    end else begin
        grp_fu_217_ce = 1'b0;
    end
end

assign add_ln703_10_fu_1966_p2 = (trunc_ln708_13_reg_2239 + trunc_ln708_14_reg_2244);

assign add_ln703_11_fu_2024_p2 = (add_ln703_10_reg_2309 + add_ln703_9_fu_2019_p2);

assign add_ln703_12_fu_2029_p2 = ($signed(sext_ln708_4_fu_1986_p1) + $signed(trunc_ln708_16_reg_2289));

assign add_ln703_13_fu_1970_p2 = (trunc_ln708_17_reg_2259 + trunc_ln708_18_reg_2264);

assign add_ln703_14_fu_2034_p2 = (add_ln703_13_reg_2314 + add_ln703_12_fu_2029_p2);

assign add_ln703_1_fu_1954_p2 = (trunc_ln708_2_reg_2179 + trunc_ln708_3_reg_2184);

assign add_ln703_2_fu_1994_p2 = (add_ln703_1_reg_2294 + add_ln703_fu_1989_p2);

assign add_ln703_3_fu_1999_p2 = ($signed(sext_ln708_1_fu_1977_p1) + $signed(trunc_ln708_5_reg_2274));

assign add_ln703_4_fu_1958_p2 = (trunc_ln708_6_reg_2199 + trunc_ln708_7_reg_2204);

assign add_ln703_5_fu_2004_p2 = (add_ln703_4_reg_2299 + add_ln703_3_fu_1999_p2);

assign add_ln703_6_fu_2009_p2 = ($signed(sext_ln708_2_fu_1980_p1) + $signed(trunc_ln708_9_reg_2279));

assign add_ln703_7_fu_1962_p2 = (trunc_ln708_s_reg_2219 + trunc_ln708_10_reg_2224);

assign add_ln703_8_fu_2014_p2 = (add_ln703_7_reg_2304 + add_ln703_6_fu_2009_p2);

assign add_ln703_9_fu_2019_p2 = ($signed(sext_ln708_3_fu_1983_p1) + $signed(trunc_ln708_12_reg_2284));

assign add_ln703_fu_1989_p2 = ($signed(sext_ln708_fu_1974_p1) + $signed(trunc_ln708_1_reg_2269));

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign grp_fu_198_p1 = 25'd235;

assign grp_fu_199_p1 = 26'd522;

assign grp_fu_200_p1 = 25'd235;

assign grp_fu_201_p1 = 26'd563;

assign grp_fu_202_p1 = 26'd67108314;

assign grp_fu_203_p1 = 26'd522;

assign grp_fu_204_p1 = 26'd67108314;

assign grp_fu_205_p1 = 26'd522;

assign grp_fu_206_p1 = 26'd522;

assign grp_fu_207_p1 = 26'd563;

assign grp_fu_208_p1 = 25'd235;

assign grp_fu_209_p1 = 26'd67108314;

assign grp_fu_210_p1 = 26'd67108314;

assign grp_fu_211_p1 = 25'd235;

assign grp_fu_212_p1 = 26'd563;

assign grp_fu_213_p1 = 26'd563;

assign grp_fu_214_p1 = 26'd563;

assign grp_fu_215_p1 = 26'd67108314;

assign grp_fu_216_p1 = 25'd235;

assign grp_fu_217_p1 = 26'd522;

assign sext_ln708_1_fu_1977_p1 = $signed(trunc_ln708_4_reg_2189_pp0_iter2_reg);

assign sext_ln708_2_fu_1980_p1 = $signed(trunc_ln708_8_reg_2209_pp0_iter2_reg);

assign sext_ln708_3_fu_1983_p1 = $signed(trunc_ln708_11_reg_2229_pp0_iter2_reg);

assign sext_ln708_4_fu_1986_p1 = $signed(trunc_ln708_15_reg_2249_pp0_iter2_reg);

assign sext_ln708_fu_1974_p1 = $signed(trunc_ln_reg_2169_pp0_iter2_reg);

endmodule //pointwise_conv_1d_latency_cl_0_0
