module dec2_4_tb;
reg a,b,en;
wire[3:0]y;
integer i;

dec2_4 DUT(a,b,en,y);

initial
begin
for(i=0;i<8;i=i+1)
begin
{a,b,en} = i;
#10;
end
end

initial
$monitor("a = %b b = %b en=%b y = %b",a,b,en,y);
endmodule 