{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701741704618 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701741704619 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  4 21:01:44 2023 " "Processing started: Mon Dec  4 21:01:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701741704619 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701741704619 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off seven_seg_driver -c seven_seg_driver " "Command: quartus_map --read_settings_files=on --write_settings_files=off seven_seg_driver -c seven_seg_driver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701741704619 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1701741705183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven_seg_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg_driver-syn " "Found design unit 1: seven_seg_driver-syn" {  } { { "seven_seg_driver.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701741715987 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_driver " "Found entity 1: seven_seg_driver" {  } { { "seven_seg_driver.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701741715987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701741715987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_driver_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file seven_seg_driver_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg_driver_pkg (seven_seg_driver) " "Found design unit 1: seven_seg_driver_pkg (seven_seg_driver)" {  } { { "seven_seg_driver_pkg.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701741715990 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 seven_seg_driver_pkg-body " "Found design unit 2: seven_seg_driver_pkg-body" {  } { { "seven_seg_driver_pkg.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701741715990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701741715990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_driver_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven_seg_driver_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg_driver_tb-behavior " "Found design unit 1: seven_seg_driver_tb-behavior" {  } { { "seven_seg_driver_tb.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701741715992 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_driver_tb " "Found entity 1: seven_seg_driver_tb" {  } { { "seven_seg_driver_tb.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701741715992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701741715992 ""}
{ "Error" "EVRFX_VHDL_INT_TYPE_MISMATCH" "std_logic seven_seg_driver_tb.vhd(40) " "VHDL type mismatch error at seven_seg_driver_tb.vhd(40): std_logic type does not match integer literal" {  } { { "seven_seg_driver_tb.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd" 40 0 0 } }  } 0 10517 "VHDL type mismatch error at %2!s!: %1!s! type does not match integer literal" 0 0 "Analysis & Synthesis" 0 -1 1701741715993 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701741716163 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec  4 21:01:56 2023 " "Processing ended: Mon Dec  4 21:01:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701741716163 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701741716163 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701741716163 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701741716163 ""}
