set_min_delay 10 -from [get_ports clk*] -to clk1 -ignore_clock_latency -reset_path
