/*
 * Autogenerated by xlsx-amap2cpp
 * Generated by xlsx-amap2cpp 2023-06-30
 * ../amapgen/amapgen.py --sheetname Sheet1 --baseaddr-decimal --basename-column B --baseaddr-column K --size-column L --start-row 8 --end-row 787 --prefixname MM_NPI_ --baseaddr-offset 0xF6000000 --csv /proj/xhdsswstaff/saipava/fortest/everest_addr_map_npi_xrdb.csv
 *
 * Permission is hereby granted, free of charge, to any person obtaining a copy
 * of this software and associated documentation files (the "Software"), to deal
 * in the Software without restriction, including without limitation the rights
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 * copies of the Software, and to permit persons to whom the Software is
 * furnished to do so, subject to the following conditions:

 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
 * THE SOFTWARE.
 */
#define MM_NPI_NPI_NIR_0	0xf6000000
#define MM_NPI_NPI_NIR_0_SIZE	0x10000
#define MM_NPI_NOC2_NSU_0	0xf6010000
#define MM_NPI_NOC2_NSU_0_SIZE	0x2000
#define MM_NPI_NOC2_NSU_1	0xf6012000
#define MM_NPI_NOC2_NSU_1_SIZE	0x2000
#define MM_NPI_NOC2_NMU_0	0xf6014000
#define MM_NPI_NOC2_NMU_0_SIZE	0x2000
#define MM_NPI_NOC2_NMU_1	0xf6016000
#define MM_NPI_NOC2_NMU_1_SIZE	0x2000
#define MM_NPI_NOC2_NMU_2	0xf6018000
#define MM_NPI_NOC2_NMU_2_SIZE	0x2000
#define MM_NPI_NOC2_NMU_3	0xf601a000
#define MM_NPI_NOC2_NMU_3_SIZE	0x6000
#define MM_NPI_NOC2_NPS_0	0xf6020000
#define MM_NPI_NOC2_NPS_0_SIZE	0x2000
#define MM_NPI_NOC2_NPS_1	0xf6022000
#define MM_NPI_NOC2_NPS_1_SIZE	0x2000
#define MM_NPI_NOC2_NPS_2	0xf6024000
#define MM_NPI_NOC2_NPS_2_SIZE	0xc000
#define MM_NPI_CLK_REBUF_BUFGS_HSR_CORE_0	0xf6030000
#define MM_NPI_CLK_REBUF_BUFGS_HSR_CORE_0_SIZE	0x10000
#define MM_NPI_CMPHY_OCTAD_CFG_0	0xf6040000
#define MM_NPI_CMPHY_OCTAD_CFG_0_SIZE	0x800
#define MM_NPI_CMPHY_OCTAD_CFG_1	0xf6040800
#define MM_NPI_CMPHY_OCTAD_CFG_1_SIZE	0x800
#define MM_NPI_CMPHY_OCTAD_CFG_2	0xf6041000
#define MM_NPI_CMPHY_OCTAD_CFG_2_SIZE	0x800
#define MM_NPI_CMPHY_OCTAD_CFG_3	0xf6041800
#define MM_NPI_CMPHY_OCTAD_CFG_3_SIZE	0x1800
#define MM_NPI_XCVR_X2_CFG_0	0xf6043000
#define MM_NPI_XCVR_X2_CFG_0_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_1	0xf6043200
#define MM_NPI_XCVR_X2_CFG_1_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_2	0xf6043400
#define MM_NPI_XCVR_X2_CFG_2_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_3	0xf6043600
#define MM_NPI_XCVR_X2_CFG_3_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_4	0xf6043800
#define MM_NPI_XCVR_X2_CFG_4_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_5	0xf6043a00
#define MM_NPI_XCVR_X2_CFG_5_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_6	0xf6043c00
#define MM_NPI_XCVR_X2_CFG_6_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_7	0xf6043e00
#define MM_NPI_XCVR_X2_CFG_7_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_8	0xf6044000
#define MM_NPI_XCVR_X2_CFG_8_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_9	0xf6044200
#define MM_NPI_XCVR_X2_CFG_9_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_10	0xf6044400
#define MM_NPI_XCVR_X2_CFG_10_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_11	0xf6044600
#define MM_NPI_XCVR_X2_CFG_11_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_12	0xf6044800
#define MM_NPI_XCVR_X2_CFG_12_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_13	0xf6044a00
#define MM_NPI_XCVR_X2_CFG_13_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_14	0xf6044c00
#define MM_NPI_XCVR_X2_CFG_14_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_15	0xf6044e00
#define MM_NPI_XCVR_X2_CFG_15_SIZE	0x1200
#define MM_NPI_CMT_XPLL_0	0xf6046000
#define MM_NPI_CMT_XPLL_0_SIZE	0x800
#define MM_NPI_CMPHY_CMU_X32_CFG_0	0xf6046800
#define MM_NPI_CMPHY_CMU_X32_CFG_0_SIZE	0x800
#define MM_NPI_X5PHIO_CMU_X32_CFG_0	0xf6047000
#define MM_NPI_X5PHIO_CMU_X32_CFG_0_SIZE	0x200
#define MM_NPI_X5PHIOBANK_CLKTREE_X32_CFG_0	0xf6047200
#define MM_NPI_X5PHIOBANK_CLKTREE_X32_CFG_0_SIZE	0xe00
#define MM_NPI_CMPHY_OCTAD_CFG_4	0xf6048000
#define MM_NPI_CMPHY_OCTAD_CFG_4_SIZE	0x800
#define MM_NPI_CMPHY_OCTAD_CFG_5	0xf6048800
#define MM_NPI_CMPHY_OCTAD_CFG_5_SIZE	0x800
#define MM_NPI_CMPHY_OCTAD_CFG_6	0xf6049000
#define MM_NPI_CMPHY_OCTAD_CFG_6_SIZE	0x800
#define MM_NPI_CMPHY_OCTAD_CFG_7	0xf6049800
#define MM_NPI_CMPHY_OCTAD_CFG_7_SIZE	0x1800
#define MM_NPI_XCVR_X2_CFG_16	0xf604b000
#define MM_NPI_XCVR_X2_CFG_16_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_17	0xf604b200
#define MM_NPI_XCVR_X2_CFG_17_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_18	0xf604b400
#define MM_NPI_XCVR_X2_CFG_18_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_19	0xf604b600
#define MM_NPI_XCVR_X2_CFG_19_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_20	0xf604b800
#define MM_NPI_XCVR_X2_CFG_20_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_21	0xf604ba00
#define MM_NPI_XCVR_X2_CFG_21_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_22	0xf604bc00
#define MM_NPI_XCVR_X2_CFG_22_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_23	0xf604be00
#define MM_NPI_XCVR_X2_CFG_23_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_24	0xf604c000
#define MM_NPI_XCVR_X2_CFG_24_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_25	0xf604c200
#define MM_NPI_XCVR_X2_CFG_25_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_26	0xf604c400
#define MM_NPI_XCVR_X2_CFG_26_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_27	0xf604c600
#define MM_NPI_XCVR_X2_CFG_27_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_28	0xf604c800
#define MM_NPI_XCVR_X2_CFG_28_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_29	0xf604ca00
#define MM_NPI_XCVR_X2_CFG_29_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_30	0xf604cc00
#define MM_NPI_XCVR_X2_CFG_30_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_31	0xf604ce00
#define MM_NPI_XCVR_X2_CFG_31_SIZE	0x1200
#define MM_NPI_CMT_XPLL_1	0xf604e000
#define MM_NPI_CMT_XPLL_1_SIZE	0x800
#define MM_NPI_CMPHY_CMU_X32_CFG_1	0xf604e800
#define MM_NPI_CMPHY_CMU_X32_CFG_1_SIZE	0x800
#define MM_NPI_X5PHIO_CMU_X32_CFG_1	0xf604f000
#define MM_NPI_X5PHIO_CMU_X32_CFG_1_SIZE	0x200
#define MM_NPI_X5PHIOBANK_CLKTREE_X32_CFG_1	0xf604f200
#define MM_NPI_X5PHIOBANK_CLKTREE_X32_CFG_1_SIZE	0x30e00
#define MM_NPI_NOC2_NPS_3	0xf6080000
#define MM_NPI_NOC2_NPS_3_SIZE	0x2000
#define MM_NPI_NOC2_NPS_4	0xf6082000
#define MM_NPI_NOC2_NPS_4_SIZE	0x2000
#define MM_NPI_NOC2_NPS_5	0xf6084000
#define MM_NPI_NOC2_NPS_5_SIZE	0x2000
#define MM_NPI_NOC2_NPS_6	0xf6086000
#define MM_NPI_NOC2_NPS_6_SIZE	0xa000
#define MM_NPI_NOC2_NMU_4	0xf6090000
#define MM_NPI_NOC2_NMU_4_SIZE	0x2000
#define MM_NPI_NOC2_NMU_5	0xf6092000
#define MM_NPI_NOC2_NMU_5_SIZE	0x2000
#define MM_NPI_NOC2_XBR4X2_0	0xf6094000
#define MM_NPI_NOC2_XBR4X2_0_SIZE	0xc000
#define MM_NPI_CMT_DPLL_0	0xf60a0000
#define MM_NPI_CMT_DPLL_0_SIZE	0x4000
#define MM_NPI_CMT_MMCM_0	0xf60a4000
#define MM_NPI_CMT_MMCM_0_SIZE	0xc000
#define MM_NPI_CLK_REBUF_BUFGS_HSR_CORE_1	0xf60b0000
#define MM_NPI_CLK_REBUF_BUFGS_HSR_CORE_1_SIZE	0x10000
#define MM_NPI_AMS_SAT_0	0xf60c0000
#define MM_NPI_AMS_SAT_0_SIZE	0x10000
#define MM_NPI_DDRMC5C_MAIN_0	0xf60d0000
#define MM_NPI_DDRMC5C_MAIN_0_SIZE	0x10000
#define MM_NPI_DDRMC5C_NOC_0	0xf60e0000
#define MM_NPI_DDRMC5C_NOC_0_SIZE	0x20000
#define MM_NPI_DDRMC5C_UB_0	0xf6100000
#define MM_NPI_DDRMC5C_UB_0_SIZE	0x40000
#define MM_NPI_DDRMC5C_CRYPTO_MAIN_0	0xf6140000
#define MM_NPI_DDRMC5C_CRYPTO_MAIN_0_SIZE	0x10000
#define MM_NPI_NOC2_NPS_7	0xf6150000
#define MM_NPI_NOC2_NPS_7_SIZE	0x2000
#define MM_NPI_NOC2_NPS_8	0xf6152000
#define MM_NPI_NOC2_NPS_8_SIZE	0x2000
#define MM_NPI_NOC2_NPS_9	0xf6154000
#define MM_NPI_NOC2_NPS_9_SIZE	0x2000
#define MM_NPI_NOC2_NPS_10	0xf6156000
#define MM_NPI_NOC2_NPS_10_SIZE	0x2000
#define MM_NPI_NOC2_XBR4X2_1	0xf6158000
#define MM_NPI_NOC2_XBR4X2_1_SIZE	0x8000
#define MM_NPI_NOC2_NPS_11	0xf6160000
#define MM_NPI_NOC2_NPS_11_SIZE	0x2000
#define MM_NPI_NOC2_NPS_12	0xf6162000
#define MM_NPI_NOC2_NPS_12_SIZE	0x2000
#define MM_NPI_NOC2_NPS_13	0xf6164000
#define MM_NPI_NOC2_NPS_13_SIZE	0x2000
#define MM_NPI_NOC2_NPS_14	0xf6166000
#define MM_NPI_NOC2_NPS_14_SIZE	0xa000
#define MM_NPI_NOC2_NMU_6	0xf6170000
#define MM_NPI_NOC2_NMU_6_SIZE	0x2000
#define MM_NPI_NOC2_NMU_7	0xf6172000
#define MM_NPI_NOC2_NMU_7_SIZE	0x2000
#define MM_NPI_NOC2_NMU_8	0xf6174000
#define MM_NPI_NOC2_NMU_8_SIZE	0x2000
#define MM_NPI_NOC2_NMU_9	0xf6176000
#define MM_NPI_NOC2_NMU_9_SIZE	0x2000
#define MM_NPI_NOC2_NSU_2	0xf6178000
#define MM_NPI_NOC2_NSU_2_SIZE	0x2000
#define MM_NPI_NOC2_NSU_3	0xf617a000
#define MM_NPI_NOC2_NSU_3_SIZE	0x2000
#define MM_NPI_NOC2_NSU_4	0xf617c000
#define MM_NPI_NOC2_NSU_4_SIZE	0x2000
#define MM_NPI_NOC2_NSU_5	0xf617e000
#define MM_NPI_NOC2_NSU_5_SIZE	0x2000
#define MM_NPI_CMPHY_OCTAD_CFG_8	0xf6180000
#define MM_NPI_CMPHY_OCTAD_CFG_8_SIZE	0x800
#define MM_NPI_CMPHY_OCTAD_CFG_9	0xf6180800
#define MM_NPI_CMPHY_OCTAD_CFG_9_SIZE	0x800
#define MM_NPI_CMPHY_OCTAD_CFG_10	0xf6181000
#define MM_NPI_CMPHY_OCTAD_CFG_10_SIZE	0x800
#define MM_NPI_CMPHY_OCTAD_CFG_11	0xf6181800
#define MM_NPI_CMPHY_OCTAD_CFG_11_SIZE	0x1800
#define MM_NPI_XCVR_X2_CFG_32	0xf6183000
#define MM_NPI_XCVR_X2_CFG_32_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_33	0xf6183200
#define MM_NPI_XCVR_X2_CFG_33_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_34	0xf6183400
#define MM_NPI_XCVR_X2_CFG_34_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_35	0xf6183600
#define MM_NPI_XCVR_X2_CFG_35_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_36	0xf6183800
#define MM_NPI_XCVR_X2_CFG_36_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_37	0xf6183a00
#define MM_NPI_XCVR_X2_CFG_37_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_38	0xf6183c00
#define MM_NPI_XCVR_X2_CFG_38_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_39	0xf6183e00
#define MM_NPI_XCVR_X2_CFG_39_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_40	0xf6184000
#define MM_NPI_XCVR_X2_CFG_40_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_41	0xf6184200
#define MM_NPI_XCVR_X2_CFG_41_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_42	0xf6184400
#define MM_NPI_XCVR_X2_CFG_42_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_43	0xf6184600
#define MM_NPI_XCVR_X2_CFG_43_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_44	0xf6184800
#define MM_NPI_XCVR_X2_CFG_44_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_45	0xf6184a00
#define MM_NPI_XCVR_X2_CFG_45_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_46	0xf6184c00
#define MM_NPI_XCVR_X2_CFG_46_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_47	0xf6184e00
#define MM_NPI_XCVR_X2_CFG_47_SIZE	0x1200
#define MM_NPI_CMT_XPLL_2	0xf6186000
#define MM_NPI_CMT_XPLL_2_SIZE	0x800
#define MM_NPI_CMPHY_CMU_X32_CFG_2	0xf6186800
#define MM_NPI_CMPHY_CMU_X32_CFG_2_SIZE	0x800
#define MM_NPI_X5PHIO_CMU_X32_CFG_2	0xf6187000
#define MM_NPI_X5PHIO_CMU_X32_CFG_2_SIZE	0x200
#define MM_NPI_X5PHIOBANK_CLKTREE_X32_CFG_2	0xf6187200
#define MM_NPI_X5PHIOBANK_CLKTREE_X32_CFG_2_SIZE	0xe00
#define MM_NPI_CMPHY_OCTAD_CFG_12	0xf6188000
#define MM_NPI_CMPHY_OCTAD_CFG_12_SIZE	0x800
#define MM_NPI_CMPHY_OCTAD_CFG_13	0xf6188800
#define MM_NPI_CMPHY_OCTAD_CFG_13_SIZE	0x800
#define MM_NPI_CMPHY_OCTAD_CFG_14	0xf6189000
#define MM_NPI_CMPHY_OCTAD_CFG_14_SIZE	0x800
#define MM_NPI_CMPHY_OCTAD_CFG_15	0xf6189800
#define MM_NPI_CMPHY_OCTAD_CFG_15_SIZE	0x1800
#define MM_NPI_XCVR_X2_CFG_48	0xf618b000
#define MM_NPI_XCVR_X2_CFG_48_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_49	0xf618b200
#define MM_NPI_XCVR_X2_CFG_49_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_50	0xf618b400
#define MM_NPI_XCVR_X2_CFG_50_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_51	0xf618b600
#define MM_NPI_XCVR_X2_CFG_51_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_52	0xf618b800
#define MM_NPI_XCVR_X2_CFG_52_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_53	0xf618ba00
#define MM_NPI_XCVR_X2_CFG_53_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_54	0xf618bc00
#define MM_NPI_XCVR_X2_CFG_54_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_55	0xf618be00
#define MM_NPI_XCVR_X2_CFG_55_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_56	0xf618c000
#define MM_NPI_XCVR_X2_CFG_56_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_57	0xf618c200
#define MM_NPI_XCVR_X2_CFG_57_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_58	0xf618c400
#define MM_NPI_XCVR_X2_CFG_58_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_59	0xf618c600
#define MM_NPI_XCVR_X2_CFG_59_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_60	0xf618c800
#define MM_NPI_XCVR_X2_CFG_60_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_61	0xf618ca00
#define MM_NPI_XCVR_X2_CFG_61_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_62	0xf618cc00
#define MM_NPI_XCVR_X2_CFG_62_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_63	0xf618ce00
#define MM_NPI_XCVR_X2_CFG_63_SIZE	0x1200
#define MM_NPI_CMT_XPLL_3	0xf618e000
#define MM_NPI_CMT_XPLL_3_SIZE	0x800
#define MM_NPI_CMPHY_CMU_X32_CFG_3	0xf618e800
#define MM_NPI_CMPHY_CMU_X32_CFG_3_SIZE	0x800
#define MM_NPI_X5PHIO_CMU_X32_CFG_3	0xf618f000
#define MM_NPI_X5PHIO_CMU_X32_CFG_3_SIZE	0x200
#define MM_NPI_X5PHIOBANK_CLKTREE_X32_CFG_3	0xf618f200
#define MM_NPI_X5PHIOBANK_CLKTREE_X32_CFG_3_SIZE	0x30e00
#define MM_NPI_CLK_REBUF_BUFGS_HSR_CORE_2	0xf61c0000
#define MM_NPI_CLK_REBUF_BUFGS_HSR_CORE_2_SIZE	0x10000
#define MM_NPI_CMT_DPLL_1	0xf61d0000
#define MM_NPI_CMT_DPLL_1_SIZE	0x4000
#define MM_NPI_CMT_MMCM_1	0xf61d4000
#define MM_NPI_CMT_MMCM_1_SIZE	0xc000
#define MM_NPI_DDRMC5C_MAIN_1	0xf61e0000
#define MM_NPI_DDRMC5C_MAIN_1_SIZE	0x10000
#define MM_NPI_DDRMC5C_NOC_1	0xf61f0000
#define MM_NPI_DDRMC5C_NOC_1_SIZE	0x20000
#define MM_NPI_DDRMC5C_UB_1	0xf6210000
#define MM_NPI_DDRMC5C_UB_1_SIZE	0x40000
#define MM_NPI_DDRMC5C_CRYPTO_MAIN_1	0xf6250000
#define MM_NPI_DDRMC5C_CRYPTO_MAIN_1_SIZE	0x10000
#define MM_NPI_NOC2_NPS_15	0xf6260000
#define MM_NPI_NOC2_NPS_15_SIZE	0x2000
#define MM_NPI_NOC2_NPS_16	0xf6262000
#define MM_NPI_NOC2_NPS_16_SIZE	0x2000
#define MM_NPI_NOC2_NPS_17	0xf6264000
#define MM_NPI_NOC2_NPS_17_SIZE	0x2000
#define MM_NPI_NOC2_NPS_18	0xf6266000
#define MM_NPI_NOC2_NPS_18_SIZE	0xa000
#define MM_NPI_CMPHY_OCTAD_CFG_16	0xf6270000
#define MM_NPI_CMPHY_OCTAD_CFG_16_SIZE	0x800
#define MM_NPI_CMPHY_OCTAD_CFG_17	0xf6270800
#define MM_NPI_CMPHY_OCTAD_CFG_17_SIZE	0x800
#define MM_NPI_CMPHY_OCTAD_CFG_18	0xf6271000
#define MM_NPI_CMPHY_OCTAD_CFG_18_SIZE	0x800
#define MM_NPI_CMPHY_OCTAD_CFG_19	0xf6271800
#define MM_NPI_CMPHY_OCTAD_CFG_19_SIZE	0x1800
#define MM_NPI_XCVR_X2_CFG_64	0xf6273000
#define MM_NPI_XCVR_X2_CFG_64_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_65	0xf6273200
#define MM_NPI_XCVR_X2_CFG_65_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_66	0xf6273400
#define MM_NPI_XCVR_X2_CFG_66_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_67	0xf6273600
#define MM_NPI_XCVR_X2_CFG_67_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_68	0xf6273800
#define MM_NPI_XCVR_X2_CFG_68_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_69	0xf6273a00
#define MM_NPI_XCVR_X2_CFG_69_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_70	0xf6273c00
#define MM_NPI_XCVR_X2_CFG_70_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_71	0xf6273e00
#define MM_NPI_XCVR_X2_CFG_71_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_72	0xf6274000
#define MM_NPI_XCVR_X2_CFG_72_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_73	0xf6274200
#define MM_NPI_XCVR_X2_CFG_73_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_74	0xf6274400
#define MM_NPI_XCVR_X2_CFG_74_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_75	0xf6274600
#define MM_NPI_XCVR_X2_CFG_75_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_76	0xf6274800
#define MM_NPI_XCVR_X2_CFG_76_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_77	0xf6274a00
#define MM_NPI_XCVR_X2_CFG_77_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_78	0xf6274c00
#define MM_NPI_XCVR_X2_CFG_78_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_79	0xf6274e00
#define MM_NPI_XCVR_X2_CFG_79_SIZE	0x1200
#define MM_NPI_CMT_XPLL_4	0xf6276000
#define MM_NPI_CMT_XPLL_4_SIZE	0x800
#define MM_NPI_CMPHY_CMU_X32_CFG_4	0xf6276800
#define MM_NPI_CMPHY_CMU_X32_CFG_4_SIZE	0x800
#define MM_NPI_X5PHIO_CMU_X32_CFG_4	0xf6277000
#define MM_NPI_X5PHIO_CMU_X32_CFG_4_SIZE	0x200
#define MM_NPI_X5PHIOBANK_CLKTREE_X32_CFG_4	0xf6277200
#define MM_NPI_X5PHIOBANK_CLKTREE_X32_CFG_4_SIZE	0xe00
#define MM_NPI_CMPHY_OCTAD_CFG_20	0xf6278000
#define MM_NPI_CMPHY_OCTAD_CFG_20_SIZE	0x800
#define MM_NPI_CMPHY_OCTAD_CFG_21	0xf6278800
#define MM_NPI_CMPHY_OCTAD_CFG_21_SIZE	0x800
#define MM_NPI_CMPHY_OCTAD_CFG_22	0xf6279000
#define MM_NPI_CMPHY_OCTAD_CFG_22_SIZE	0x800
#define MM_NPI_CMPHY_OCTAD_CFG_23	0xf6279800
#define MM_NPI_CMPHY_OCTAD_CFG_23_SIZE	0x1800
#define MM_NPI_XCVR_X2_CFG_80	0xf627b000
#define MM_NPI_XCVR_X2_CFG_80_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_81	0xf627b200
#define MM_NPI_XCVR_X2_CFG_81_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_82	0xf627b400
#define MM_NPI_XCVR_X2_CFG_82_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_83	0xf627b600
#define MM_NPI_XCVR_X2_CFG_83_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_84	0xf627b800
#define MM_NPI_XCVR_X2_CFG_84_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_85	0xf627ba00
#define MM_NPI_XCVR_X2_CFG_85_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_86	0xf627bc00
#define MM_NPI_XCVR_X2_CFG_86_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_87	0xf627be00
#define MM_NPI_XCVR_X2_CFG_87_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_88	0xf627c000
#define MM_NPI_XCVR_X2_CFG_88_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_89	0xf627c200
#define MM_NPI_XCVR_X2_CFG_89_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_90	0xf627c400
#define MM_NPI_XCVR_X2_CFG_90_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_91	0xf627c600
#define MM_NPI_XCVR_X2_CFG_91_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_92	0xf627c800
#define MM_NPI_XCVR_X2_CFG_92_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_93	0xf627ca00
#define MM_NPI_XCVR_X2_CFG_93_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_94	0xf627cc00
#define MM_NPI_XCVR_X2_CFG_94_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_95	0xf627ce00
#define MM_NPI_XCVR_X2_CFG_95_SIZE	0x1200
#define MM_NPI_CMT_XPLL_5	0xf627e000
#define MM_NPI_CMT_XPLL_5_SIZE	0x800
#define MM_NPI_CMPHY_CMU_X32_CFG_5	0xf627e800
#define MM_NPI_CMPHY_CMU_X32_CFG_5_SIZE	0x800
#define MM_NPI_X5PHIO_CMU_X32_CFG_5	0xf627f000
#define MM_NPI_X5PHIO_CMU_X32_CFG_5_SIZE	0x200
#define MM_NPI_X5PHIOBANK_CLKTREE_X32_CFG_5	0xf627f200
#define MM_NPI_X5PHIOBANK_CLKTREE_X32_CFG_5_SIZE	0x30e00
#define MM_NPI_CMT_DPLL_2	0xf62b0000
#define MM_NPI_CMT_DPLL_2_SIZE	0x4000
#define MM_NPI_CMT_MMCM_2	0xf62b4000
#define MM_NPI_CMT_MMCM_2_SIZE	0xc000
#define MM_NPI_NOC2_NPS_19	0xf62c0000
#define MM_NPI_NOC2_NPS_19_SIZE	0x2000
#define MM_NPI_NOC2_NPS_20	0xf62c2000
#define MM_NPI_NOC2_NPS_20_SIZE	0x2000
#define MM_NPI_NOC2_NPS_21	0xf62c4000
#define MM_NPI_NOC2_NPS_21_SIZE	0x2000
#define MM_NPI_NOC2_NPS_22	0xf62c6000
#define MM_NPI_NOC2_NPS_22_SIZE	0xa000
#define MM_NPI_CMPHY_OCTAD_CFG_24	0xf62d0000
#define MM_NPI_CMPHY_OCTAD_CFG_24_SIZE	0x800
#define MM_NPI_CMPHY_OCTAD_CFG_25	0xf62d0800
#define MM_NPI_CMPHY_OCTAD_CFG_25_SIZE	0x800
#define MM_NPI_CMPHY_OCTAD_CFG_26	0xf62d1000
#define MM_NPI_CMPHY_OCTAD_CFG_26_SIZE	0x800
#define MM_NPI_CMPHY_OCTAD_CFG_27	0xf62d1800
#define MM_NPI_CMPHY_OCTAD_CFG_27_SIZE	0x1800
#define MM_NPI_XCVR_X2_CFG_96	0xf62d3000
#define MM_NPI_XCVR_X2_CFG_96_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_97	0xf62d3200
#define MM_NPI_XCVR_X2_CFG_97_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_98	0xf62d3400
#define MM_NPI_XCVR_X2_CFG_98_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_99	0xf62d3600
#define MM_NPI_XCVR_X2_CFG_99_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_100	0xf62d3800
#define MM_NPI_XCVR_X2_CFG_100_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_101	0xf62d3a00
#define MM_NPI_XCVR_X2_CFG_101_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_102	0xf62d3c00
#define MM_NPI_XCVR_X2_CFG_102_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_103	0xf62d3e00
#define MM_NPI_XCVR_X2_CFG_103_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_104	0xf62d4000
#define MM_NPI_XCVR_X2_CFG_104_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_105	0xf62d4200
#define MM_NPI_XCVR_X2_CFG_105_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_106	0xf62d4400
#define MM_NPI_XCVR_X2_CFG_106_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_107	0xf62d4600
#define MM_NPI_XCVR_X2_CFG_107_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_108	0xf62d4800
#define MM_NPI_XCVR_X2_CFG_108_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_109	0xf62d4a00
#define MM_NPI_XCVR_X2_CFG_109_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_110	0xf62d4c00
#define MM_NPI_XCVR_X2_CFG_110_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_111	0xf62d4e00
#define MM_NPI_XCVR_X2_CFG_111_SIZE	0x1200
#define MM_NPI_CMT_XPLL_6	0xf62d6000
#define MM_NPI_CMT_XPLL_6_SIZE	0x800
#define MM_NPI_CMPHY_CMU_X32_CFG_6	0xf62d6800
#define MM_NPI_CMPHY_CMU_X32_CFG_6_SIZE	0x800
#define MM_NPI_X5PHIO_CMU_X32_CFG_6	0xf62d7000
#define MM_NPI_X5PHIO_CMU_X32_CFG_6_SIZE	0x200
#define MM_NPI_X5PHIOBANK_CLKTREE_X32_CFG_6	0xf62d7200
#define MM_NPI_X5PHIOBANK_CLKTREE_X32_CFG_6_SIZE	0xe00
#define MM_NPI_CMPHY_OCTAD_CFG_28	0xf62d8000
#define MM_NPI_CMPHY_OCTAD_CFG_28_SIZE	0x800
#define MM_NPI_CMPHY_OCTAD_CFG_29	0xf62d8800
#define MM_NPI_CMPHY_OCTAD_CFG_29_SIZE	0x800
#define MM_NPI_CMPHY_OCTAD_CFG_30	0xf62d9000
#define MM_NPI_CMPHY_OCTAD_CFG_30_SIZE	0x800
#define MM_NPI_CMPHY_OCTAD_CFG_31	0xf62d9800
#define MM_NPI_CMPHY_OCTAD_CFG_31_SIZE	0x1800
#define MM_NPI_XCVR_X2_CFG_112	0xf62db000
#define MM_NPI_XCVR_X2_CFG_112_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_113	0xf62db200
#define MM_NPI_XCVR_X2_CFG_113_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_114	0xf62db400
#define MM_NPI_XCVR_X2_CFG_114_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_115	0xf62db600
#define MM_NPI_XCVR_X2_CFG_115_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_116	0xf62db800
#define MM_NPI_XCVR_X2_CFG_116_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_117	0xf62dba00
#define MM_NPI_XCVR_X2_CFG_117_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_118	0xf62dbc00
#define MM_NPI_XCVR_X2_CFG_118_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_119	0xf62dbe00
#define MM_NPI_XCVR_X2_CFG_119_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_120	0xf62dc000
#define MM_NPI_XCVR_X2_CFG_120_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_121	0xf62dc200
#define MM_NPI_XCVR_X2_CFG_121_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_122	0xf62dc400
#define MM_NPI_XCVR_X2_CFG_122_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_123	0xf62dc600
#define MM_NPI_XCVR_X2_CFG_123_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_124	0xf62dc800
#define MM_NPI_XCVR_X2_CFG_124_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_125	0xf62dca00
#define MM_NPI_XCVR_X2_CFG_125_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_126	0xf62dcc00
#define MM_NPI_XCVR_X2_CFG_126_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_127	0xf62dce00
#define MM_NPI_XCVR_X2_CFG_127_SIZE	0x1200
#define MM_NPI_CMT_XPLL_7	0xf62de000
#define MM_NPI_CMT_XPLL_7_SIZE	0x800
#define MM_NPI_CMPHY_CMU_X32_CFG_7	0xf62de800
#define MM_NPI_CMPHY_CMU_X32_CFG_7_SIZE	0x800
#define MM_NPI_X5PHIO_CMU_X32_CFG_7	0xf62df000
#define MM_NPI_X5PHIO_CMU_X32_CFG_7_SIZE	0x200
#define MM_NPI_X5PHIOBANK_CLKTREE_X32_CFG_7	0xf62df200
#define MM_NPI_X5PHIOBANK_CLKTREE_X32_CFG_7_SIZE	0x30e00
#define MM_NPI_CLK_REBUF_BUFGS_HSR_CORE_3	0xf6310000
#define MM_NPI_CLK_REBUF_BUFGS_HSR_CORE_3_SIZE	0x10000
#define MM_NPI_NOC2_NPS_23	0xf6320000
#define MM_NPI_NOC2_NPS_23_SIZE	0x2000
#define MM_NPI_NOC2_NPS_24	0xf6322000
#define MM_NPI_NOC2_NPS_24_SIZE	0x2000
#define MM_NPI_NOC2_NPS_25	0xf6324000
#define MM_NPI_NOC2_NPS_25_SIZE	0x2000
#define MM_NPI_NOC2_NPS_26	0xf6326000
#define MM_NPI_NOC2_NPS_26_SIZE	0x2000
#define MM_NPI_NOC2_XBR4X2_2	0xf6328000
#define MM_NPI_NOC2_XBR4X2_2_SIZE	0x8000
#define MM_NPI_NOC2_NPS_27	0xf6330000
#define MM_NPI_NOC2_NPS_27_SIZE	0x2000
#define MM_NPI_NOC2_NPS_28	0xf6332000
#define MM_NPI_NOC2_NPS_28_SIZE	0x2000
#define MM_NPI_NOC2_NPS_29	0xf6334000
#define MM_NPI_NOC2_NPS_29_SIZE	0x2000
#define MM_NPI_NOC2_NPS_30	0xf6336000
#define MM_NPI_NOC2_NPS_30_SIZE	0x2000
#define MM_NPI_NOC2_XBR4X2_3	0xf6338000
#define MM_NPI_NOC2_XBR4X2_3_SIZE	0x8000
#define MM_NPI_NOC2_NPS_31	0xf6340000
#define MM_NPI_NOC2_NPS_31_SIZE	0x2000
#define MM_NPI_NOC2_NPS_32	0xf6342000
#define MM_NPI_NOC2_NPS_32_SIZE	0x2000
#define MM_NPI_NOC2_NPS_33	0xf6344000
#define MM_NPI_NOC2_NPS_33_SIZE	0x2000
#define MM_NPI_NOC2_NPS_34	0xf6346000
#define MM_NPI_NOC2_NPS_34_SIZE	0xa000
#define MM_NPI_CMPHY_OCTAD_CFG_32	0xf6350000
#define MM_NPI_CMPHY_OCTAD_CFG_32_SIZE	0x800
#define MM_NPI_CMPHY_OCTAD_CFG_33	0xf6350800
#define MM_NPI_CMPHY_OCTAD_CFG_33_SIZE	0x800
#define MM_NPI_CMPHY_OCTAD_CFG_34	0xf6351000
#define MM_NPI_CMPHY_OCTAD_CFG_34_SIZE	0x800
#define MM_NPI_CMPHY_OCTAD_CFG_35	0xf6351800
#define MM_NPI_CMPHY_OCTAD_CFG_35_SIZE	0x1800
#define MM_NPI_XCVR_X2_CFG_128	0xf6353000
#define MM_NPI_XCVR_X2_CFG_128_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_129	0xf6353200
#define MM_NPI_XCVR_X2_CFG_129_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_130	0xf6353400
#define MM_NPI_XCVR_X2_CFG_130_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_131	0xf6353600
#define MM_NPI_XCVR_X2_CFG_131_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_132	0xf6353800
#define MM_NPI_XCVR_X2_CFG_132_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_133	0xf6353a00
#define MM_NPI_XCVR_X2_CFG_133_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_134	0xf6353c00
#define MM_NPI_XCVR_X2_CFG_134_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_135	0xf6353e00
#define MM_NPI_XCVR_X2_CFG_135_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_136	0xf6354000
#define MM_NPI_XCVR_X2_CFG_136_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_137	0xf6354200
#define MM_NPI_XCVR_X2_CFG_137_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_138	0xf6354400
#define MM_NPI_XCVR_X2_CFG_138_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_139	0xf6354600
#define MM_NPI_XCVR_X2_CFG_139_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_140	0xf6354800
#define MM_NPI_XCVR_X2_CFG_140_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_141	0xf6354a00
#define MM_NPI_XCVR_X2_CFG_141_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_142	0xf6354c00
#define MM_NPI_XCVR_X2_CFG_142_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_143	0xf6354e00
#define MM_NPI_XCVR_X2_CFG_143_SIZE	0x1200
#define MM_NPI_CMT_XPLL_8	0xf6356000
#define MM_NPI_CMT_XPLL_8_SIZE	0x800
#define MM_NPI_CMPHY_CMU_X32_CFG_8	0xf6356800
#define MM_NPI_CMPHY_CMU_X32_CFG_8_SIZE	0x800
#define MM_NPI_X5PHIO_CMU_X32_CFG_8	0xf6357000
#define MM_NPI_X5PHIO_CMU_X32_CFG_8_SIZE	0x200
#define MM_NPI_X5PHIOBANK_CLKTREE_X32_CFG_8	0xf6357200
#define MM_NPI_X5PHIOBANK_CLKTREE_X32_CFG_8_SIZE	0xe00
#define MM_NPI_CMPHY_OCTAD_CFG_36	0xf6358000
#define MM_NPI_CMPHY_OCTAD_CFG_36_SIZE	0x800
#define MM_NPI_CMPHY_OCTAD_CFG_37	0xf6358800
#define MM_NPI_CMPHY_OCTAD_CFG_37_SIZE	0x800
#define MM_NPI_CMPHY_OCTAD_CFG_38	0xf6359000
#define MM_NPI_CMPHY_OCTAD_CFG_38_SIZE	0x800
#define MM_NPI_CMPHY_OCTAD_CFG_39	0xf6359800
#define MM_NPI_CMPHY_OCTAD_CFG_39_SIZE	0x1800
#define MM_NPI_XCVR_X2_CFG_144	0xf635b000
#define MM_NPI_XCVR_X2_CFG_144_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_145	0xf635b200
#define MM_NPI_XCVR_X2_CFG_145_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_146	0xf635b400
#define MM_NPI_XCVR_X2_CFG_146_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_147	0xf635b600
#define MM_NPI_XCVR_X2_CFG_147_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_148	0xf635b800
#define MM_NPI_XCVR_X2_CFG_148_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_149	0xf635ba00
#define MM_NPI_XCVR_X2_CFG_149_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_150	0xf635bc00
#define MM_NPI_XCVR_X2_CFG_150_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_151	0xf635be00
#define MM_NPI_XCVR_X2_CFG_151_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_152	0xf635c000
#define MM_NPI_XCVR_X2_CFG_152_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_153	0xf635c200
#define MM_NPI_XCVR_X2_CFG_153_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_154	0xf635c400
#define MM_NPI_XCVR_X2_CFG_154_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_155	0xf635c600
#define MM_NPI_XCVR_X2_CFG_155_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_156	0xf635c800
#define MM_NPI_XCVR_X2_CFG_156_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_157	0xf635ca00
#define MM_NPI_XCVR_X2_CFG_157_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_158	0xf635cc00
#define MM_NPI_XCVR_X2_CFG_158_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_159	0xf635ce00
#define MM_NPI_XCVR_X2_CFG_159_SIZE	0x1200
#define MM_NPI_CMT_XPLL_9	0xf635e000
#define MM_NPI_CMT_XPLL_9_SIZE	0x800
#define MM_NPI_CMPHY_CMU_X32_CFG_9	0xf635e800
#define MM_NPI_CMPHY_CMU_X32_CFG_9_SIZE	0x800
#define MM_NPI_X5PHIO_CMU_X32_CFG_9	0xf635f000
#define MM_NPI_X5PHIO_CMU_X32_CFG_9_SIZE	0x200
#define MM_NPI_X5PHIOBANK_CLKTREE_X32_CFG_9	0xf635f200
#define MM_NPI_X5PHIOBANK_CLKTREE_X32_CFG_9_SIZE	0x30e00
#define MM_NPI_CMT_DPLL_3	0xf6390000
#define MM_NPI_CMT_DPLL_3_SIZE	0x4000
#define MM_NPI_CMT_MMCM_3	0xf6394000
#define MM_NPI_CMT_MMCM_3_SIZE	0xc000
#define MM_NPI_NOC2_NMU_10	0xf63a0000
#define MM_NPI_NOC2_NMU_10_SIZE	0x2000
#define MM_NPI_NOC2_NSU_6	0xf63a2000
#define MM_NPI_NOC2_NSU_6_SIZE	0x2000
#define MM_NPI_NOC2_NPS_35	0xf63a4000
#define MM_NPI_NOC2_NPS_35_SIZE	0x2000
#define MM_NPI_NOC2_NPS_36	0xf63a6000
#define MM_NPI_NOC2_NPS_36_SIZE	0xa000
#define MM_NPI_AMS_SAT_1	0xf63b0000
#define MM_NPI_AMS_SAT_1_SIZE	0x10000
#define MM_NPI_CLK_VERT_TO_HSR_CORE_0	0xf63c0000
#define MM_NPI_CLK_VERT_TO_HSR_CORE_0_SIZE	0x10000
#define MM_NPI_NOC2_NMU_11	0xf63d0000
#define MM_NPI_NOC2_NMU_11_SIZE	0x2000
#define MM_NPI_NOC2_NSU_7	0xf63d2000
#define MM_NPI_NOC2_NSU_7_SIZE	0x2000
#define MM_NPI_NOC2_NPS_37	0xf63d4000
#define MM_NPI_NOC2_NPS_37_SIZE	0x2000
#define MM_NPI_NOC2_NPS_38	0xf63d6000
#define MM_NPI_NOC2_NPS_38_SIZE	0xa000
#define MM_NPI_CLK_REBUF_VERT_CORE_0	0xf63e0000
#define MM_NPI_CLK_REBUF_VERT_CORE_0_SIZE	0x10000
#define MM_NPI_CLK_VNOC_CORE_0	0xf63f0000
#define MM_NPI_CLK_VNOC_CORE_0_SIZE	0x10000
#define MM_NPI_NOC2_NMU_12	0xf6400000
#define MM_NPI_NOC2_NMU_12_SIZE	0x2000
#define MM_NPI_NOC2_NSU_8	0xf6402000
#define MM_NPI_NOC2_NSU_8_SIZE	0x2000
#define MM_NPI_NOC2_NPS_39	0xf6404000
#define MM_NPI_NOC2_NPS_39_SIZE	0x2000
#define MM_NPI_NOC2_NPS_40	0xf6406000
#define MM_NPI_NOC2_NPS_40_SIZE	0xa000
#define MM_NPI_AMS_SAT_2	0xf6410000
#define MM_NPI_AMS_SAT_2_SIZE	0x10000
#define MM_NPI_NOC2_NMU_13	0xf6420000
#define MM_NPI_NOC2_NMU_13_SIZE	0x2000
#define MM_NPI_NOC2_NSU_9	0xf6422000
#define MM_NPI_NOC2_NSU_9_SIZE	0x2000
#define MM_NPI_NOC2_NPS_41	0xf6424000
#define MM_NPI_NOC2_NPS_41_SIZE	0x2000
#define MM_NPI_NOC2_NPS_42	0xf6426000
#define MM_NPI_NOC2_NPS_42_SIZE	0xa000
#define MM_NPI_CLK_REBUF_VERT_CORE_1	0xf6430000
#define MM_NPI_CLK_REBUF_VERT_CORE_1_SIZE	0x10000
#define MM_NPI_CLK_VNOC_CORE_1	0xf6440000
#define MM_NPI_CLK_VNOC_CORE_1_SIZE	0x10000
#define MM_NPI_NOC2_NMU_14	0xf6450000
#define MM_NPI_NOC2_NMU_14_SIZE	0x2000
#define MM_NPI_NOC2_NSU_10	0xf6452000
#define MM_NPI_NOC2_NSU_10_SIZE	0x2000
#define MM_NPI_NOC2_NPS_43	0xf6454000
#define MM_NPI_NOC2_NPS_43_SIZE	0x2000
#define MM_NPI_NOC2_NPS_44	0xf6456000
#define MM_NPI_NOC2_NPS_44_SIZE	0xa000
#define MM_NPI_AMS_SAT_3	0xf6460000
#define MM_NPI_AMS_SAT_3_SIZE	0x10000
#define MM_NPI_NOC2_NMU_15	0xf6470000
#define MM_NPI_NOC2_NMU_15_SIZE	0x2000
#define MM_NPI_NOC2_NSU_11	0xf6472000
#define MM_NPI_NOC2_NSU_11_SIZE	0x2000
#define MM_NPI_NOC2_NPS_45	0xf6474000
#define MM_NPI_NOC2_NPS_45_SIZE	0x2000
#define MM_NPI_NOC2_NPS_46	0xf6476000
#define MM_NPI_NOC2_NPS_46_SIZE	0xa000
#define MM_NPI_CLK_REBUF_VERT_CORE_2	0xf6480000
#define MM_NPI_CLK_REBUF_VERT_CORE_2_SIZE	0x10000
#define MM_NPI_CLK_VNOC_CORE_2	0xf6490000
#define MM_NPI_CLK_VNOC_CORE_2_SIZE	0x10000
#define MM_NPI_NOC2_NMU_16	0xf64a0000
#define MM_NPI_NOC2_NMU_16_SIZE	0x2000
#define MM_NPI_NOC2_NMU_17	0xf64a2000
#define MM_NPI_NOC2_NMU_17_SIZE	0xe000
#define MM_NPI_CLK_REBUF_BUFGS_HSR_CORE_4	0xf64b0000
#define MM_NPI_CLK_REBUF_BUFGS_HSR_CORE_4_SIZE	0x10000
#define MM_NPI_AMS_SAT_4	0xf64c0000
#define MM_NPI_AMS_SAT_4_SIZE	0x10000
#define MM_NPI_CMT_DPLL_4	0xf64d0000
#define MM_NPI_CMT_DPLL_4_SIZE	0x4000
#define MM_NPI_CMT_MMCM_4	0xf64d4000
#define MM_NPI_CMT_MMCM_4_SIZE	0xc000
#define MM_NPI_DDRMC5C_MAIN_2	0xf64e0000
#define MM_NPI_DDRMC5C_MAIN_2_SIZE	0x10000
#define MM_NPI_DDRMC5C_NOC_2	0xf64f0000
#define MM_NPI_DDRMC5C_NOC_2_SIZE	0x20000
#define MM_NPI_DDRMC5C_UB_2	0xf6510000
#define MM_NPI_DDRMC5C_UB_2_SIZE	0x40000
#define MM_NPI_DDRMC5C_CRYPTO_MAIN_2	0xf6550000
#define MM_NPI_DDRMC5C_CRYPTO_MAIN_2_SIZE	0x10000
#define MM_NPI_NOC2_NMU_18	0xf6560000
#define MM_NPI_NOC2_NMU_18_SIZE	0x2000
#define MM_NPI_NOC2_NMU_19	0xf6562000
#define MM_NPI_NOC2_NMU_19_SIZE	0xe000
#define MM_NPI_CMT_DPLL_5	0xf6570000
#define MM_NPI_CMT_DPLL_5_SIZE	0x4000
#define MM_NPI_CMT_MMCM_5	0xf6574000
#define MM_NPI_CMT_MMCM_5_SIZE	0xc000
#define MM_NPI_CMPHY_OCTAD_CFG_40	0xf6580000
#define MM_NPI_CMPHY_OCTAD_CFG_40_SIZE	0x800
#define MM_NPI_CMPHY_OCTAD_CFG_41	0xf6580800
#define MM_NPI_CMPHY_OCTAD_CFG_41_SIZE	0x800
#define MM_NPI_CMPHY_OCTAD_CFG_42	0xf6581000
#define MM_NPI_CMPHY_OCTAD_CFG_42_SIZE	0x800
#define MM_NPI_CMPHY_OCTAD_CFG_43	0xf6581800
#define MM_NPI_CMPHY_OCTAD_CFG_43_SIZE	0x1800
#define MM_NPI_XCVR_X2_CFG_160	0xf6583000
#define MM_NPI_XCVR_X2_CFG_160_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_161	0xf6583200
#define MM_NPI_XCVR_X2_CFG_161_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_162	0xf6583400
#define MM_NPI_XCVR_X2_CFG_162_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_163	0xf6583600
#define MM_NPI_XCVR_X2_CFG_163_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_164	0xf6583800
#define MM_NPI_XCVR_X2_CFG_164_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_165	0xf6583a00
#define MM_NPI_XCVR_X2_CFG_165_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_166	0xf6583c00
#define MM_NPI_XCVR_X2_CFG_166_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_167	0xf6583e00
#define MM_NPI_XCVR_X2_CFG_167_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_168	0xf6584000
#define MM_NPI_XCVR_X2_CFG_168_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_169	0xf6584200
#define MM_NPI_XCVR_X2_CFG_169_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_170	0xf6584400
#define MM_NPI_XCVR_X2_CFG_170_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_171	0xf6584600
#define MM_NPI_XCVR_X2_CFG_171_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_172	0xf6584800
#define MM_NPI_XCVR_X2_CFG_172_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_173	0xf6584a00
#define MM_NPI_XCVR_X2_CFG_173_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_174	0xf6584c00
#define MM_NPI_XCVR_X2_CFG_174_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_175	0xf6584e00
#define MM_NPI_XCVR_X2_CFG_175_SIZE	0x1200
#define MM_NPI_CMT_XPLL_10	0xf6586000
#define MM_NPI_CMT_XPLL_10_SIZE	0x800
#define MM_NPI_CMPHY_CMU_X32_CFG_10	0xf6586800
#define MM_NPI_CMPHY_CMU_X32_CFG_10_SIZE	0x800
#define MM_NPI_X5PHIO_CMU_X32_CFG_10	0xf6587000
#define MM_NPI_X5PHIO_CMU_X32_CFG_10_SIZE	0x200
#define MM_NPI_X5PHIOBANK_CLKTREE_X32_CFG_10	0xf6587200
#define MM_NPI_X5PHIOBANK_CLKTREE_X32_CFG_10_SIZE	0xe00
#define MM_NPI_CMPHY_OCTAD_CFG_44	0xf6588000
#define MM_NPI_CMPHY_OCTAD_CFG_44_SIZE	0x800
#define MM_NPI_CMPHY_OCTAD_CFG_45	0xf6588800
#define MM_NPI_CMPHY_OCTAD_CFG_45_SIZE	0x800
#define MM_NPI_CMPHY_OCTAD_CFG_46	0xf6589000
#define MM_NPI_CMPHY_OCTAD_CFG_46_SIZE	0x800
#define MM_NPI_CMPHY_OCTAD_CFG_47	0xf6589800
#define MM_NPI_CMPHY_OCTAD_CFG_47_SIZE	0x1800
#define MM_NPI_XCVR_X2_CFG_176	0xf658b000
#define MM_NPI_XCVR_X2_CFG_176_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_177	0xf658b200
#define MM_NPI_XCVR_X2_CFG_177_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_178	0xf658b400
#define MM_NPI_XCVR_X2_CFG_178_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_179	0xf658b600
#define MM_NPI_XCVR_X2_CFG_179_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_180	0xf658b800
#define MM_NPI_XCVR_X2_CFG_180_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_181	0xf658ba00
#define MM_NPI_XCVR_X2_CFG_181_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_182	0xf658bc00
#define MM_NPI_XCVR_X2_CFG_182_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_183	0xf658be00
#define MM_NPI_XCVR_X2_CFG_183_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_184	0xf658c000
#define MM_NPI_XCVR_X2_CFG_184_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_185	0xf658c200
#define MM_NPI_XCVR_X2_CFG_185_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_186	0xf658c400
#define MM_NPI_XCVR_X2_CFG_186_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_187	0xf658c600
#define MM_NPI_XCVR_X2_CFG_187_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_188	0xf658c800
#define MM_NPI_XCVR_X2_CFG_188_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_189	0xf658ca00
#define MM_NPI_XCVR_X2_CFG_189_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_190	0xf658cc00
#define MM_NPI_XCVR_X2_CFG_190_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_191	0xf658ce00
#define MM_NPI_XCVR_X2_CFG_191_SIZE	0x1200
#define MM_NPI_CMT_XPLL_11	0xf658e000
#define MM_NPI_CMT_XPLL_11_SIZE	0x800
#define MM_NPI_CMPHY_CMU_X32_CFG_11	0xf658e800
#define MM_NPI_CMPHY_CMU_X32_CFG_11_SIZE	0x800
#define MM_NPI_X5PHIO_CMU_X32_CFG_11	0xf658f000
#define MM_NPI_X5PHIO_CMU_X32_CFG_11_SIZE	0x200
#define MM_NPI_X5PHIOBANK_CLKTREE_X32_CFG_11	0xf658f200
#define MM_NPI_X5PHIOBANK_CLKTREE_X32_CFG_11_SIZE	0x30e00
#define MM_NPI_CLK_REBUF_BUFGS_HSR_CORE_5	0xf65c0000
#define MM_NPI_CLK_REBUF_BUFGS_HSR_CORE_5_SIZE	0x10000
#define MM_NPI_DDRMC5C_MAIN_3	0xf65d0000
#define MM_NPI_DDRMC5C_MAIN_3_SIZE	0x10000
#define MM_NPI_DDRMC5C_NOC_3	0xf65e0000
#define MM_NPI_DDRMC5C_NOC_3_SIZE	0x20000
#define MM_NPI_DDRMC5C_UB_3	0xf6600000
#define MM_NPI_DDRMC5C_UB_3_SIZE	0x40000
#define MM_NPI_DDRMC5C_CRYPTO_MAIN_3	0xf6640000
#define MM_NPI_DDRMC5C_CRYPTO_MAIN_3_SIZE	0x10000
#define MM_NPI_NOC2_NMU_20	0xf6650000
#define MM_NPI_NOC2_NMU_20_SIZE	0x2000
#define MM_NPI_NOC2_NSU_12	0xf6652000
#define MM_NPI_NOC2_NSU_12_SIZE	0x2000
#define MM_NPI_NOC2_NPS_47	0xf6654000
#define MM_NPI_NOC2_NPS_47_SIZE	0x2000
#define MM_NPI_NOC2_NPS_48	0xf6656000
#define MM_NPI_NOC2_NPS_48_SIZE	0xa000
#define MM_NPI_AMS_SAT_5	0xf6660000
#define MM_NPI_AMS_SAT_5_SIZE	0x10000
#define MM_NPI_CLK_VERT_TO_HSR_CORE_1	0xf6670000
#define MM_NPI_CLK_VERT_TO_HSR_CORE_1_SIZE	0x10000
#define MM_NPI_NOC2_NMU_21	0xf6680000
#define MM_NPI_NOC2_NMU_21_SIZE	0x2000
#define MM_NPI_NOC2_NSU_13	0xf6682000
#define MM_NPI_NOC2_NSU_13_SIZE	0x2000
#define MM_NPI_NOC2_NPS_49	0xf6684000
#define MM_NPI_NOC2_NPS_49_SIZE	0x2000
#define MM_NPI_NOC2_NPS_50	0xf6686000
#define MM_NPI_NOC2_NPS_50_SIZE	0xa000
#define MM_NPI_CLK_REBUF_VERT_CORE_3	0xf6690000
#define MM_NPI_CLK_REBUF_VERT_CORE_3_SIZE	0x10000
#define MM_NPI_CLK_VNOC_PS_CORE_0	0xf66a0000
#define MM_NPI_CLK_VNOC_PS_CORE_0_SIZE	0x10000
#define MM_NPI_NOC2_NMU_22	0xf66b0000
#define MM_NPI_NOC2_NMU_22_SIZE	0x2000
#define MM_NPI_NOC2_NSU_14	0xf66b2000
#define MM_NPI_NOC2_NSU_14_SIZE	0x2000
#define MM_NPI_NOC2_NPS_51	0xf66b4000
#define MM_NPI_NOC2_NPS_51_SIZE	0x2000
#define MM_NPI_NOC2_NPS_52	0xf66b6000
#define MM_NPI_NOC2_NPS_52_SIZE	0xa000
#define MM_NPI_AMS_SAT_6	0xf66c0000
#define MM_NPI_AMS_SAT_6_SIZE	0x10000
#define MM_NPI_NOC2_NMU_23	0xf66d0000
#define MM_NPI_NOC2_NMU_23_SIZE	0x2000
#define MM_NPI_NOC2_NSU_15	0xf66d2000
#define MM_NPI_NOC2_NSU_15_SIZE	0x2000
#define MM_NPI_NOC2_NPS_53	0xf66d4000
#define MM_NPI_NOC2_NPS_53_SIZE	0x2000
#define MM_NPI_NOC2_NPS_54	0xf66d6000
#define MM_NPI_NOC2_NPS_54_SIZE	0xa000
#define MM_NPI_CLK_REBUF_VERT_CORE_4	0xf66e0000
#define MM_NPI_CLK_REBUF_VERT_CORE_4_SIZE	0x10000
#define MM_NPI_CLK_VNOC_CORE_3	0xf66f0000
#define MM_NPI_CLK_VNOC_CORE_3_SIZE	0x10000
#define MM_NPI_NOC2_NMU_24	0xf6700000
#define MM_NPI_NOC2_NMU_24_SIZE	0x2000
#define MM_NPI_NOC2_NSU_16	0xf6702000
#define MM_NPI_NOC2_NSU_16_SIZE	0x2000
#define MM_NPI_NOC2_NPS_55	0xf6704000
#define MM_NPI_NOC2_NPS_55_SIZE	0x2000
#define MM_NPI_NOC2_NPS_56	0xf6706000
#define MM_NPI_NOC2_NPS_56_SIZE	0xa000
#define MM_NPI_AMS_SAT_7	0xf6710000
#define MM_NPI_AMS_SAT_7_SIZE	0x10000
#define MM_NPI_NOC2_NMU_25	0xf6720000
#define MM_NPI_NOC2_NMU_25_SIZE	0x2000
#define MM_NPI_NOC2_NSU_17	0xf6722000
#define MM_NPI_NOC2_NSU_17_SIZE	0x2000
#define MM_NPI_NOC2_NPS_57	0xf6724000
#define MM_NPI_NOC2_NPS_57_SIZE	0x2000
#define MM_NPI_NOC2_NPS_58	0xf6726000
#define MM_NPI_NOC2_NPS_58_SIZE	0xa000
#define MM_NPI_CLK_REBUF_VERT_CORE_5	0xf6730000
#define MM_NPI_CLK_REBUF_VERT_CORE_5_SIZE	0x10000
#define MM_NPI_CLK_VNOC_CORE_4	0xf6740000
#define MM_NPI_CLK_VNOC_CORE_4_SIZE	0x10000
#define MM_NPI_AMS_SAT_8	0xf6750000
#define MM_NPI_AMS_SAT_8_SIZE	0x10000
#define MM_NPI_CLK_GT_CORE_0	0xf6760000
#define MM_NPI_CLK_GT_CORE_0_SIZE	0x10000
#define MM_NPI_GTM_NPI_SLAVE_0	0xf6770000
#define MM_NPI_GTM_NPI_SLAVE_0_SIZE	0x20000
#define MM_NPI_CLK_REBUF_VERT_GT_CORE_0	0xf6790000
#define MM_NPI_CLK_REBUF_VERT_GT_CORE_0_SIZE	0x10000
#define MM_NPI_CMT_DPLL_6	0xf67a0000
#define MM_NPI_CMT_DPLL_6_SIZE	0x10000
#define MM_NPI_AMS_SAT_9	0xf67b0000
#define MM_NPI_AMS_SAT_9_SIZE	0x10000
#define MM_NPI_GTM_NPI_SLAVE_1	0xf67c0000
#define MM_NPI_GTM_NPI_SLAVE_1_SIZE	0x20000
#define MM_NPI_CMT_DPLL_7	0xf67e0000
#define MM_NPI_CMT_DPLL_7_SIZE	0x10000
#define MM_NPI_AMS_SAT_10	0xf67f0000
#define MM_NPI_AMS_SAT_10_SIZE	0x10000
#define MM_NPI_CLK_GT_CORE_1	0xf6800000
#define MM_NPI_CLK_GT_CORE_1_SIZE	0x10000
#define MM_NPI_GTYP_NPI_SLAVE_0	0xf6810000
#define MM_NPI_GTYP_NPI_SLAVE_0_SIZE	0x20000
#define MM_NPI_CLK_REBUF_VERT_GT_CORE_1	0xf6830000
#define MM_NPI_CLK_REBUF_VERT_GT_CORE_1_SIZE	0x10000
#define MM_NPI_CMT_DPLL_8	0xf6840000
#define MM_NPI_CMT_DPLL_8_SIZE	0x10000
#define MM_NPI_AMS_SAT_11	0xf6850000
#define MM_NPI_AMS_SAT_11_SIZE	0x10000
#define MM_NPI_GTYP_NPI_SLAVE_1	0xf6860000
#define MM_NPI_GTYP_NPI_SLAVE_1_SIZE	0x20000
#define MM_NPI_CMT_DPLL_9	0xf6880000
#define MM_NPI_CMT_DPLL_9_SIZE	0xffff
