{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
<<<<<<< HEAD
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 31 00:43:51 2018 " "Info: Processing started: Wed Oct 31 00:43:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjetoSD -c ProjetoSD " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ProjetoSD -c ProjetoSD" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparadormaiorqvetor.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file comparadormaiorqvetor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ComparadorMaiorQVetor " "Info: Found entity 1: ComparadorMaiorQVetor" {  } { { "ComparadorMaiorQVetor.bdf" "" { Schematic "E:/Graduacao/ProjetoSD/ComparadorMaiorQVetor.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparadormenorqvetor.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file comparadormenorqvetor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ComparadorMenorQVetor " "Info: Found entity 1: ComparadorMenorQVetor" {  } { { "ComparadorMenorQVetor.bdf" "" { Schematic "E:/Graduacao/ProjetoSD/ComparadorMenorQVetor.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "igualdade1bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file igualdade1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Igualdade1Bit " "Info: Found entity 1: Igualdade1Bit" {  } { { "Igualdade1Bit.bdf" "" { Schematic "E:/Graduacao/ProjetoSD/Igualdade1Bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "igualdade4bits.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file igualdade4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Igualdade4Bits " "Info: Found entity 1: Igualdade4Bits" {  } { { "Igualdade4Bits.bdf" "" { Schematic "E:/Graduacao/ProjetoSD/Igualdade4Bits.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maiorq1bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file maiorq1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MaiorQ1bit " "Info: Found entity 1: MaiorQ1bit" {  } { { "MaiorQ1bit.bdf" "" { Schematic "E:/Graduacao/ProjetoSD/MaiorQ1bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maiorqsignificativo.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file maiorqsignificativo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MaiorQSignificativo " "Info: Found entity 1: MaiorQSignificativo" {  } { { "MaiorQSignificativo.bdf" "" { Schematic "E:/Graduacao/ProjetoSD/MaiorQSignificativo.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparadorand.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file comparadorand.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ComparadorAnd " "Info: Found entity 1: ComparadorAnd" {  } { { "ComparadorAnd.bdf" "" { Schematic "E:/Graduacao/ProjetoSD/ComparadorAnd.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparadorxor.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file comparadorxor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ComparadorXor " "Info: Found entity 1: ComparadorXor" {  } { { "ComparadorXor.bdf" "" { Schematic "E:/Graduacao/ProjetoSD/ComparadorXor.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complemento.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file complemento.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Complemento " "Info: Found entity 1: Complemento" {  } { { "Complemento.bdf" "" { Schematic "E:/Graduacao/ProjetoSD/Complemento.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "TesteBlock.bdf " "Warning: Can't analyze file -- file TesteBlock.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file fulladder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Info: Found entity 1: FullAdder" {  } { { "FullAdder.bdf" "" { Schematic "E:/Graduacao/ProjetoSD/FullAdder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file somador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Somador " "Info: Found entity 1: Somador" {  } { { "Somador.bdf" "" { Schematic "E:/Graduacao/ProjetoSD/Somador.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtrador.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file subtrador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Subtrador " "Info: Found entity 1: Subtrador" {  } { { "Subtrador.bdf" "" { Schematic "E:/Graduacao/ProjetoSD/Subtrador.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux E:/Graduacao/ProjetoSD/Mux.bdf " "Warning: Entity \"Mux\" obtained from \"E:/Graduacao/ProjetoSD/Mux.bdf\" instead of from Quartus II megafunction library" {  } {  } 0 0 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Info: Found entity 1: Mux" {  } { { "Mux.bdf" "" { Schematic "E:/Graduacao/ProjetoSD/Mux.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4 " "Info: Found entity 1: Mux4" {  } { { "Mux4.bdf" "" { Schematic "E:/Graduacao/ProjetoSD/Mux4.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mux4 " "Info: Elaborating entity \"Mux4\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "ProjetoSD " "Warning: Ignored assignments for entity \"ProjetoSD\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity ProjetoSD -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity ProjetoSD -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity ProjetoSD -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity ProjetoSD -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "57 " "Info: Implemented 57 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Info: Implemented 35 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Info: Implemented 4 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Info: Implemented 18 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "245 " "Info: Peak virtual memory: 245 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 31 00:43:52 2018 " "Info: Processing ended: Wed Oct 31 00:43:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 31 00:43:53 2018 " "Info: Processing started: Wed Oct 31 00:43:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ProjetoSD -c ProjetoSD " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ProjetoSD -c ProjetoSD" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "ProjetoSD EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design ProjetoSD" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduacao/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 78 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "39 39 " "Critical Warning: No exact pin location assignment(s) for 39 pins of 39 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[3\] " "Info: Pin S\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { S[3] } } } { "Mux4.bdf" "" { Schematic "E:/Graduacao/ProjetoSD/Mux4.bdf" { { 408 600 776 424 "S\[3..0\]" "" } } } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduacao/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 14 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[2\] " "Info: Pin S\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { S[2] } } } { "Mux4.bdf" "" { Schematic "E:/Graduacao/ProjetoSD/Mux4.bdf" { { 408 600 776 424 "S\[3..0\]" "" } } } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduacao/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 15 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[1\] " "Info: Pin S\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { S[1] } } } { "Mux4.bdf" "" { Schematic "E:/Graduacao/ProjetoSD/Mux4.bdf" { { 408 600 776 424 "S\[3..0\]" "" } } } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduacao/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 16 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[0\] " "Info: Pin S\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { S[0] } } } { "Mux4.bdf" "" { Schematic "E:/Graduacao/ProjetoSD/Mux4.bdf" { { 408 600 776 424 "S\[3..0\]" "" } } } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduacao/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 17 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[2\] " "Info: Pin C\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { C[2] } } } { "Mux4.bdf" "" { Schematic "E:/Graduacao/ProjetoSD/Mux4.bdf" { { 832 -288 -120 848 "C\[0..2\]" "" } { 806 0 16 840 "C\[1\]" "" } { 804 -64 -48 840 "C\[0\]" "" } { 804 72 88 840 "C\[2\]" "" } } } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { C[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduacao/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 24 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN2\[0\] " "Info: Pin IN2\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { IN2[0] } } } { "Mux4.bdf" "" { Schematic "E:/Graduacao/ProjetoSD/Mux4.bdf" { { 640 -272 -104 656 "IN2\[0..3\]" "" } } } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduacao/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 49 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN1\[0\] " "Info: Pin IN1\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { IN1[0] } } } { "Mux4.bdf" "" { Schematic "E:/Graduacao/ProjetoSD/Mux4.bdf" { { 728 -272 -104 744 "IN1\[0..3\]" "" } } } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduacao/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 53 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[0\] " "Info: Pin C\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { C[0] } } } { "Mux4.bdf" "" { Schematic "E:/Graduacao/ProjetoSD/Mux4.bdf" { { 832 -288 -120 848 "C\[0..2\]" "" } { 806 0 16 840 "C\[1\]" "" } { 804 -64 -48 840 "C\[0\]" "" } { 804 72 88 840 "C\[2\]" "" } } } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { C[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduacao/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 22 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[1\] " "Info: Pin C\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { C[1] } } } { "Mux4.bdf" "" { Schematic "E:/Graduacao/ProjetoSD/Mux4.bdf" { { 832 -288 -120 848 "C\[0..2\]" "" } { 806 0 16 840 "C\[1\]" "" } { 804 -64 -48 840 "C\[0\]" "" } { 804 72 88 840 "C\[2\]" "" } } } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { C[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduacao/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 23 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN3\[0\] " "Info: Pin IN3\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { IN3[0] } } } { "Mux4.bdf" "" { Schematic "E:/Graduacao/ProjetoSD/Mux4.bdf" { { 552 -272 -104 568 "IN3\[0..3\]" "" } } } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduacao/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 41 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN4\[0\] " "Info: Pin IN4\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { IN4[0] } } } { "Mux4.bdf" "" { Schematic "E:/Graduacao/ProjetoSD/Mux4.bdf" { { 464 -272 -104 480 "IN4\[0..3\]" "" } } } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduacao/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 45 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN8\[0\] " "Info: Pin IN8\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { IN8[0] } } } { "Mux4.bdf" "" { Schematic "E:/Graduacao/ProjetoSD/Mux4.bdf" { { 112 -280 -112 128 "IN8\[0..3\]" "" } } } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN8[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduacao/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 25 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN7\[0\] " "Info: Pin IN7\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { IN7[0] } } } { "Mux4.bdf" "" { Schematic "E:/Graduacao/ProjetoSD/Mux4.bdf" { { 200 -280 -112 216 "IN7\[0..3\]" "" } } } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN7[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduacao/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 33 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN6\[0\] " "Info: Pin IN6\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { IN6[0] } } } { "Mux4.bdf" "" { Schematic "E:/Graduacao/ProjetoSD/Mux4.bdf" { { 288 -280 -112 304 "IN6\[0..3\]" "" } } } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN6[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduacao/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 29 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN5\[0\] " "Info: Pin IN5\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { IN5[0] } } } { "Mux4.bdf" "" { Schematic "E:/Graduacao/ProjetoSD/Mux4.bdf" { { 376 -272 -104 392 "IN5\[0..3\]" "" } } } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduacao/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 37 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN2\[1\] " "Info: Pin IN2\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { IN2[1] } } } { "Mux4.bdf" "" { Schematic "E:/Graduacao/ProjetoSD/Mux4.bdf" { { 640 -272 -104 656 "IN2\[0..3\]" "" } } } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduacao/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 50 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN1\[1\] " "Info: Pin IN1\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { IN1[1] } } } { "Mux4.bdf" "" { Schematic "E:/Graduacao/ProjetoSD/Mux4.bdf" { { 728 -272 -104 744 "IN1\[0..3\]" "" } } } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduacao/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 54 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN3\[1\] " "Info: Pin IN3\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { IN3[1] } } } { "Mux4.bdf" "" { Schematic "E:/Graduacao/ProjetoSD/Mux4.bdf" { { 552 -272 -104 568 "IN3\[0..3\]" "" } } } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduacao/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 42 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN4\[1\] " "Info: Pin IN4\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { IN4[1] } } } { "Mux4.bdf" "" { Schematic "E:/Graduacao/ProjetoSD/Mux4.bdf" { { 464 -272 -104 480 "IN4\[0..3\]" "" } } } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduacao/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 46 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN8\[1\] " "Info: Pin IN8\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { IN8[1] } } } { "Mux4.bdf" "" { Schematic "E:/Graduacao/ProjetoSD/Mux4.bdf" { { 112 -280 -112 128 "IN8\[0..3\]" "" } } } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN8[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduacao/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 26 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN7\[1\] " "Info: Pin IN7\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { IN7[1] } } } { "Mux4.bdf" "" { Schematic "E:/Graduacao/ProjetoSD/Mux4.bdf" { { 200 -280 -112 216 "IN7\[0..3\]" "" } } } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN7[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduacao/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 34 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN6\[1\] " "Info: Pin IN6\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { IN6[1] } } } { "Mux4.bdf" "" { Schematic "E:/Graduacao/ProjetoSD/Mux4.bdf" { { 288 -280 -112 304 "IN6\[0..3\]" "" } } } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN6[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduacao/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 30 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN5\[1\] " "Info: Pin IN5\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { IN5[1] } } } { "Mux4.bdf" "" { Schematic "E:/Graduacao/ProjetoSD/Mux4.bdf" { { 376 -272 -104 392 "IN5\[0..3\]" "" } } } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduacao/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 38 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN2\[2\] " "Info: Pin IN2\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { IN2[2] } } } { "Mux4.bdf" "" { Schematic "E:/Graduacao/ProjetoSD/Mux4.bdf" { { 640 -272 -104 656 "IN2\[0..3\]" "" } } } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduacao/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 51 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN1\[2\] " "Info: Pin IN1\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { IN1[2] } } } { "Mux4.bdf" "" { Schematic "E:/Graduacao/ProjetoSD/Mux4.bdf" { { 728 -272 -104 744 "IN1\[0..3\]" "" } } } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduacao/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 55 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN3\[2\] " "Info: Pin IN3\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { IN3[2] } } } { "Mux4.bdf" "" { Schematic "E:/Graduacao/ProjetoSD/Mux4.bdf" { { 552 -272 -104 568 "IN3\[0..3\]" "" } } } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduacao/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 43 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN4\[2\] " "Info: Pin IN4\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { IN4[2] } } } { "Mux4.bdf" "" { Schematic "E:/Graduacao/ProjetoSD/Mux4.bdf" { { 464 -272 -104 480 "IN4\[0..3\]" "" } } } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduacao/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 47 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN8\[2\] " "Info: Pin IN8\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { IN8[2] } } } { "Mux4.bdf" "" { Schematic "E:/Graduacao/ProjetoSD/Mux4.bdf" { { 112 -280 -112 128 "IN8\[0..3\]" "" } } } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN8[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduacao/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 27 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN7\[2\] " "Info: Pin IN7\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { IN7[2] } } } { "Mux4.bdf" "" { Schematic "E:/Graduacao/ProjetoSD/Mux4.bdf" { { 200 -280 -112 216 "IN7\[0..3\]" "" } } } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN7[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduacao/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 35 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN6\[2\] " "Info: Pin IN6\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { IN6[2] } } } { "Mux4.bdf" "" { Schematic "E:/Graduacao/ProjetoSD/Mux4.bdf" { { 288 -280 -112 304 "IN6\[0..3\]" "" } } } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN6[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduacao/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 31 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN5\[2\] " "Info: Pin IN5\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { IN5[2] } } } { "Mux4.bdf" "" { Schematic "E:/Graduacao/ProjetoSD/Mux4.bdf" { { 376 -272 -104 392 "IN5\[0..3\]" "" } } } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduacao/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 39 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN2\[3\] " "Info: Pin IN2\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { IN2[3] } } } { "Mux4.bdf" "" { Schematic "E:/Graduacao/ProjetoSD/Mux4.bdf" { { 640 -272 -104 656 "IN2\[0..3\]" "" } } } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduacao/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 52 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN1\[3\] " "Info: Pin IN1\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { IN1[3] } } } { "Mux4.bdf" "" { Schematic "E:/Graduacao/ProjetoSD/Mux4.bdf" { { 728 -272 -104 744 "IN1\[0..3\]" "" } } } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduacao/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 56 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN3\[3\] " "Info: Pin IN3\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { IN3[3] } } } { "Mux4.bdf" "" { Schematic "E:/Graduacao/ProjetoSD/Mux4.bdf" { { 552 -272 -104 568 "IN3\[0..3\]" "" } } } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduacao/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 44 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN4\[3\] " "Info: Pin IN4\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { IN4[3] } } } { "Mux4.bdf" "" { Schematic "E:/Graduacao/ProjetoSD/Mux4.bdf" { { 464 -272 -104 480 "IN4\[0..3\]" "" } } } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduacao/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 48 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN8\[3\] " "Info: Pin IN8\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { IN8[3] } } } { "Mux4.bdf" "" { Schematic "E:/Graduacao/ProjetoSD/Mux4.bdf" { { 112 -280 -112 128 "IN8\[0..3\]" "" } } } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN8[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduacao/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 28 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN7\[3\] " "Info: Pin IN7\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { IN7[3] } } } { "Mux4.bdf" "" { Schematic "E:/Graduacao/ProjetoSD/Mux4.bdf" { { 200 -280 -112 216 "IN7\[0..3\]" "" } } } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN7[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduacao/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 36 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN6\[3\] " "Info: Pin IN6\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { IN6[3] } } } { "Mux4.bdf" "" { Schematic "E:/Graduacao/ProjetoSD/Mux4.bdf" { { 288 -280 -112 304 "IN6\[0..3\]" "" } } } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN6[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduacao/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 32 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN5\[3\] " "Info: Pin IN5\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { IN5[3] } } } { "Mux4.bdf" "" { Schematic "E:/Graduacao/ProjetoSD/Mux4.bdf" { { 376 -272 -104 392 "IN5\[0..3\]" "" } } } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduacao/ProjetoSD/" 0 { } { { 0 { 0 ""} 0 40 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "39 unused 3.3V 35 4 0 " "Info: Number of I/O pins in group: 39 (unused VREF, 3.3V VCCIO, 35 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 40 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X13_Y14 X26_Y27 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X13_Y14 to location X26_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "4 " "Warning: Found 4 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[3\] 0 " "Info: Pin \"S\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[2\] 0 " "Info: Pin \"S\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[1\] 0 " "Info: Pin \"S\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[0\] 0 " "Info: Pin \"S\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "312 " "Info: Peak virtual memory: 312 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 31 00:43:56 2018 " "Info: Processing ended: Wed Oct 31 00:43:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 31 00:43:57 2018 " "Info: Processing started: Wed Oct 31 00:43:57 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ProjetoSD -c ProjetoSD " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off ProjetoSD -c ProjetoSD" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "267 " "Info: Peak virtual memory: 267 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 31 00:43:59 2018 " "Info: Processing ended: Wed Oct 31 00:43:59 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 31 00:44:00 2018 " "Info: Processing started: Wed Oct 31 00:44:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ProjetoSD -c ProjetoSD --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProjetoSD -c ProjetoSD --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "C\[1\] S\[0\] 10.709 ns Longest " "Info: Longest tpd from source pin \"C\[1\]\" to destination pin \"S\[0\]\" is 10.709 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns C\[1\] 1 PIN PIN_T9 15 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_T9; Fanout = 15; PIN Node = 'C\[1\]'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { C[1] } "NODE_NAME" } } { "Mux4.bdf" "" { Schematic "E:/Graduacao/ProjetoSD/Mux4.bdf" { { 832 -288 -120 848 "C\[0..2\]" "" } { 806 0 16 840 "C\[1\]" "" } { 804 -64 -48 840 "C\[0\]" "" } { 804 72 88 840 "C\[2\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.354 ns) + CELL(0.366 ns) 6.537 ns inst22\[0\]~11 2 COMB LCCOMB_X15_Y26_N24 1 " "Info: 2: + IC(5.354 ns) + CELL(0.366 ns) = 6.537 ns; Loc. = LCCOMB_X15_Y26_N24; Fanout = 1; COMB Node = 'inst22\[0\]~11'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.720 ns" { C[1] inst22[0]~11 } "NODE_NAME" } } { "Mux4.bdf" "" { Schematic "E:/Graduacao/ProjetoSD/Mux4.bdf" { { 344 488 552 488 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.113 ns) + CELL(0.154 ns) 7.804 ns inst22\[0\]~15 3 COMB LCCOMB_X31_Y26_N10 1 " "Info: 3: + IC(1.113 ns) + CELL(0.154 ns) = 7.804 ns; Loc. = LCCOMB_X31_Y26_N10; Fanout = 1; COMB Node = 'inst22\[0\]~15'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { inst22[0]~11 inst22[0]~15 } "NODE_NAME" } } { "Mux4.bdf" "" { Schematic "E:/Graduacao/ProjetoSD/Mux4.bdf" { { 344 488 552 488 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.761 ns) + CELL(2.144 ns) 10.709 ns S\[0\] 4 PIN PIN_E3 0 " "Info: 4: + IC(0.761 ns) + CELL(2.144 ns) = 10.709 ns; Loc. = PIN_E3; Fanout = 0; PIN Node = 'S\[0\]'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.905 ns" { inst22[0]~15 S[0] } "NODE_NAME" } } { "Mux4.bdf" "" { Schematic "E:/Graduacao/ProjetoSD/Mux4.bdf" { { 408 600 776 424 "S\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.481 ns ( 32.51 % ) " "Info: Total cell delay = 3.481 ns ( 32.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.228 ns ( 67.49 % ) " "Info: Total interconnect delay = 7.228 ns ( 67.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.709 ns" { C[1] inst22[0]~11 inst22[0]~15 S[0] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.709 ns" { C[1] {} C[1]~combout {} inst22[0]~11 {} inst22[0]~15 {} S[0] {} } { 0.000ns 0.000ns 5.354ns 1.113ns 0.761ns } { 0.000ns 0.817ns 0.366ns 0.154ns 2.144ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "212 " "Info: Peak virtual memory: 212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 31 00:44:00 2018 " "Info: Processing ended: Wed Oct 31 00:44:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 31 00:44:01 2018 " "Info: Processing started: Wed Oct 31 00:44:01 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ProjetoSD -c ProjetoSD " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off ProjetoSD -c ProjetoSD" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQNETO_BSDL_UNSUPPORTED_FAMILY" "" "Warning: Device family does not support board-level Boundary-Scan Description Language file generation" {  } {  } 0 0 "Device family does not support board-level Boundary-Scan Description Language file generation" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "221 " "Info: Peak virtual memory: 221 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 31 00:44:01 2018 " "Info: Processing ended: Wed Oct 31 00:44:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 11 s " "Info: Quartus II Full Compilation was successful. 0 errors, 11 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
=======
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 25 19:32:54 2018 " "Info: Processing started: Thu Oct 25 19:32:54 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjetoSD -c ProjetoSD --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ProjetoSD -c ProjetoSD --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparadormaiorqvetor.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file comparadormaiorqvetor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ComparadorMaiorQVetor " "Info: Found entity 1: ComparadorMaiorQVetor" {  } { { "ComparadorMaiorQVetor.bdf" "" { Schematic "C:/Users/nicol/Desktop/ProjetoSD/ComparadorMaiorQVetor.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparadormenorqvetor.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file comparadormenorqvetor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ComparadorMenorQVetor " "Info: Found entity 1: ComparadorMenorQVetor" {  } { { "ComparadorMenorQVetor.bdf" "" { Schematic "C:/Users/nicol/Desktop/ProjetoSD/ComparadorMenorQVetor.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "igualdade1bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file igualdade1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Igualdade1Bit " "Info: Found entity 1: Igualdade1Bit" {  } { { "Igualdade1Bit.bdf" "" { Schematic "C:/Users/nicol/Desktop/ProjetoSD/Igualdade1Bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "igualdade4bits.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file igualdade4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Igualdade4Bits " "Info: Found entity 1: Igualdade4Bits" {  } { { "Igualdade4Bits.bdf" "" { Schematic "C:/Users/nicol/Desktop/ProjetoSD/Igualdade4Bits.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maiorq1bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file maiorq1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MaiorQ1bit " "Info: Found entity 1: MaiorQ1bit" {  } { { "MaiorQ1bit.bdf" "" { Schematic "C:/Users/nicol/Desktop/ProjetoSD/MaiorQ1bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maiorqsignificativo.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file maiorqsignificativo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MaiorQSignificativo " "Info: Found entity 1: MaiorQSignificativo" {  } { { "MaiorQSignificativo.bdf" "" { Schematic "C:/Users/nicol/Desktop/ProjetoSD/MaiorQSignificativo.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparadorand.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file comparadorand.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ComparadorAnd " "Info: Found entity 1: ComparadorAnd" {  } { { "ComparadorAnd.bdf" "" { Schematic "C:/Users/nicol/Desktop/ProjetoSD/ComparadorAnd.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparadorxor.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file comparadorxor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ComparadorXor " "Info: Found entity 1: ComparadorXor" {  } { { "ComparadorXor.bdf" "" { Schematic "C:/Users/nicol/Desktop/ProjetoSD/ComparadorXor.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complemento.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file complemento.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Complemento " "Info: Found entity 1: Complemento" {  } { { "Complemento.bdf" "" { Schematic "C:/Users/nicol/Desktop/ProjetoSD/Complemento.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "TesteBlock.bdf " "Warning: Can't analyze file -- file TesteBlock.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file fulladder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Info: Found entity 1: FullAdder" {  } { { "FullAdder.bdf" "" { Schematic "C:/Users/nicol/Desktop/ProjetoSD/FullAdder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file somador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Somador " "Info: Found entity 1: Somador" {  } { { "Somador.bdf" "" { Schematic "C:/Users/nicol/Desktop/ProjetoSD/Somador.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtrador.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file subtrador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Subtrador " "Info: Found entity 1: Subtrador" {  } { { "Subtrador.bdf" "" { Schematic "C:/Users/nicol/Desktop/ProjetoSD/Subtrador.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux C:/Users/nicol/Desktop/ProjetoSD/Mux.bdf " "Warning: Entity \"Mux\" obtained from \"C:/Users/nicol/Desktop/ProjetoSD/Mux.bdf\" instead of from Quartus II megafunction library" {  } {  } 0 0 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Info: Found entity 1: Mux" {  } { { "Mux.bdf" "" { Schematic "C:/Users/nicol/Desktop/ProjetoSD/Mux.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorbcd.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file somadorbcd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SomadorBCD " "Info: Found entity 1: SomadorBCD" {  } { { "SomadorBCD.bdf" "" { Schematic "C:/Users/nicol/Desktop/ProjetoSD/SomadorBCD.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display0a9.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file display0a9.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Display0a9 " "Info: Found entity 1: Display0a9" {  } { { "Display0a9.bdf" "" { Schematic "C:/Users/nicol/Desktop/ProjetoSD/Display0a9.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display-8a7.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file display-8a7.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Display-8a7 " "Info: Found entity 1: Display-8a7" {  } { { "Display-8a7.bdf" "" { Schematic "C:/Users/nicol/Desktop/ProjetoSD/Display-8a7.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display0a1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file display0a1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Display0a1 " "Info: Found entity 1: Display0a1" {  } { { "Display0a1.bdf" "" { Schematic "C:/Users/nicol/Desktop/ProjetoSD/Display0a1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaysinal.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file displaysinal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DisplaySinal " "Info: Found entity 1: DisplaySinal" {  } { { "DisplaySinal.bdf" "" { Schematic "C:/Users/nicol/Desktop/ProjetoSD/DisplaySinal.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "SomadorBCD " "Info: Elaborating entity \"SomadorBCD\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder FullAdder:inst " "Info: Elaborating entity \"FullAdder\" for hierarchy \"FullAdder:inst\"" {  } { { "SomadorBCD.bdf" "inst" { Schematic "C:/Users/nicol/Desktop/ProjetoSD/SomadorBCD.bdf" { { 112 384 480 264 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 2 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "242 " "Info: Peak virtual memory: 242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 25 19:32:56 2018 " "Info: Processing ended: Thu Oct 25 19:32:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
>>>>>>> 5cc65a66bc1170fa7a870fdcdf91f9ec44708082
