
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.032887                       # Number of seconds simulated
sim_ticks                                 32887257525                       # Number of ticks simulated
final_tick                               604390180644                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 333065                       # Simulator instruction rate (inst/s)
host_op_rate                                   426628                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2362991                       # Simulator tick rate (ticks/s)
host_mem_usage                               16918036                       # Number of bytes of host memory used
host_seconds                                 13917.64                       # Real time elapsed on the host
sim_insts                                  4635478922                       # Number of instructions simulated
sim_ops                                    5937649883                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2431488                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1462656                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2432                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1103488                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1922304                       # Number of bytes read from this memory
system.physmem.bytes_read::total              6927744                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2432                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7808                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2738048                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2738048                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        18996                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        11427                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           19                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         8621                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        15018                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 54123                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           21391                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                21391                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        58381                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     73934046                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        54489                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     44474855                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        73950                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     33553664                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        50597                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     58451332                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               210651314                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        58381                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        54489                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        73950                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        50597                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             237417                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          83255589                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               83255589                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          83255589                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        58381                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     73934046                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        54489                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     44474855                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        73950                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     33553664                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        50597                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     58451332                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              293906903                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                78866326                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28428084                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24857627                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1800017                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14256166                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13684412                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2042730                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56692                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33522481                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158149459                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28428084                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15727142                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32566460                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8842926                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4059391                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16524934                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       713533                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     77181003                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.358680                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.168922                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44614543     57.81%     57.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1616227      2.09%     59.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2961908      3.84%     63.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2765408      3.58%     67.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4559694      5.91%     73.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4745017      6.15%     79.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1126185      1.46%     80.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          848135      1.10%     81.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13943886     18.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     77181003                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.360459                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.005285                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34586694                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3923018                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31519004                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       124815                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7027462                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3092888                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5202                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     176935287                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1387                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7027462                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36042540                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1457710                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       434316                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30178296                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2040670                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172288459                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           35                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        689101                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       840216                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228722281                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784187656                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784187656                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79825996                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20340                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9943                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5424061                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26514174                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5759358                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        95697                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1829747                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163087740                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19865                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137687724                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       182489                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48878051                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134184662                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     77181003                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.783959                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840433                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26789942     34.71%     34.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14439711     18.71%     53.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12494928     16.19%     69.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7667226      9.93%     79.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8037018     10.41%     89.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4727417      6.13%     96.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2085465      2.70%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       555836      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       383460      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     77181003                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         540454     66.17%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        175165     21.45%     87.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       101163     12.39%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107986854     78.43%     78.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085328      0.79%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23705365     17.22%     96.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4900256      3.56%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137687724                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.745837                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             816782                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005932                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353555720                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    211986070                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133196505                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138504506                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       338458                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7584100                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          784                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          414                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1406000                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7027462                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         826254                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        63703                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163107608                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       187342                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26514174                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5759358                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9943                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30926                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          234                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          414                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       957970                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1060765                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2018735                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135116993                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22784468                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2570729                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27564349                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20420978                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4779881                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.713241                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133345437                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133196505                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81830087                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199687121                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.688889                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409792                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49496657                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1804776                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     70153541                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.619470                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.318247                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32344846     46.11%     46.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14845318     21.16%     67.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8307775     11.84%     79.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2817573      4.02%     83.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2694262      3.84%     86.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1118202      1.59%     88.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      2999720      4.28%     92.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       875136      1.25%     94.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4150709      5.92%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     70153541                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4150709                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           229111078                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333249639                       # The number of ROB writes
system.switch_cpus0.timesIdled                  34293                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1685323                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.788663                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.788663                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.267968                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.267968                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       625030690                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174570665                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182398039                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                78866326                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        28825068                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     23500732                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1925078                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12148205                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11254792                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3109815                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        85363                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     28844198                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             158345441                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           28825068                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     14364607                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35164721                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10230678                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5233088                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         14238616                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       933611                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     77523957                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.531185                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.291284                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        42359236     54.64%     54.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2329093      3.00%     57.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4333325      5.59%     63.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4335085      5.59%     68.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2681283      3.46%     72.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2151112      2.77%     75.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1338534      1.73%     76.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1255754      1.62%     78.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16740535     21.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     77523957                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.365493                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.007770                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        30073878                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5179832                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33781684                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       206970                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8281592                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4875960                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          316                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     189982843                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1585                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8281592                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        32255594                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         926934                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1269638                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         31765036                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3025159                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     183192441                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           12                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1257397                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       925912                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    257303994                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    854583954                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    854583954                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    159046937                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        98256984                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        32653                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        15660                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8424696                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16947037                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8644195                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       108020                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3181128                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         172700336                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        31320                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        137547278                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       271145                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     58427194                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    178709888                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     77523957                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.774255                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.895492                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     26723066     34.47%     34.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16743213     21.60%     56.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11207201     14.46%     70.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7258490      9.36%     79.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7638730      9.85%     89.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3683892      4.75%     94.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2925460      3.77%     98.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       664187      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       679718      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     77523957                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         857651     72.61%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        162402     13.75%     86.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       161117     13.64%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    115060823     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1847532      1.34%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15660      0.01%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13311582      9.68%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7311681      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     137547278                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.744056                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1181170                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008587                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    354070827                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    231159165                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    134399440                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     138728448                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       428250                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6578731                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1847                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          318                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2075946                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8281592                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         484903                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        82891                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    172731663                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       345294                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16947037                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8644195                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        15660                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         65099                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          318                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1205425                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1066974                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2272399                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    135727239                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12697887                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1820038                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19841151                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19242433                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7143264                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.720978                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             134442075                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            134399440                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85656024                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        245835582                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.704142                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348428                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     92629221                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    114053856                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     58678221                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1948271                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     69242365                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.647169                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.146494                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     26433536     38.18%     38.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     19322914     27.91%     66.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8026804     11.59%     77.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4001440      5.78%     83.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4000628      5.78%     89.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1620628      2.34%     91.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1627873      2.35%     93.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       868212      1.25%     95.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3340330      4.82%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     69242365                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     92629221                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     114053856                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16936549                       # Number of memory references committed
system.switch_cpus1.commit.loads             10368303                       # Number of loads committed
system.switch_cpus1.commit.membars              15660                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16462589                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        102753657                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2352425                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3340330                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           238634112                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          353751213                       # The number of ROB writes
system.switch_cpus1.timesIdled                  31845                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1342369                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           92629221                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            114053856                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     92629221                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.851420                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.851420                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.174509                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.174509                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       609704828                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      186733936                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      174509664                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31320                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                78866326                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        29501741                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24076389                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1969734                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12464402                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11648581                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3053104                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        86731                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     30575768                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             160323824                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           29501741                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     14701685                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             34765805                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10268924                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4901993                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         14885123                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       759044                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     78526429                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.524516                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.334091                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        43760624     55.73%     55.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2840203      3.62%     59.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4284189      5.46%     64.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2958240      3.77%     68.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2083051      2.65%     71.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2037017      2.59%     73.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1222405      1.56%     75.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2619403      3.34%     78.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        16721297     21.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     78526429                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.374073                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.032855                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        31442473                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5118577                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         33196235                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       486711                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8282420                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4965626                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          521                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     192002817                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2422                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8282420                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        33197667                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         477155                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2110528                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         31891896                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2566752                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     186285791                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1075205                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       872736                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    261173542                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    867134671                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    867134671                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    160938064                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       100235371                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        33599                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        16031                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7634824                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     17109466                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8747885                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       109894                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2629130                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         173661898                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        31994                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        138763069                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       276234                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     57851033                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    177014269                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           62                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     78526429                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.767087                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.917026                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28306236     36.05%     36.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     15631995     19.91%     55.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11302081     14.39%     70.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7495341      9.54%     79.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7566328      9.64%     89.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3652249      4.65%     94.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3226190      4.11%     98.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       610880      0.78%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       735129      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     78526429                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         754325     70.98%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             5      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        150327     14.14%     85.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       158139     14.88%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    116047287     83.63%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1756615      1.27%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15966      0.01%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13650645      9.84%     94.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7292556      5.26%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     138763069                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.759472                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1062796                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007659                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    357391594                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    231545366                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    134925379                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     139825865                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       436118                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6636140                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         5729                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          446                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2093690                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8282420                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         252597                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        46794                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    173693894                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       622122                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     17109466                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8747885                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        16028                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         39566                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          446                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1198495                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1072557                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2271052                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    136214592                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12759350                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2548474                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19875148                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19357004                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7115798                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.727158                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             134984390                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            134925379                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         87409899                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        248265278                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.710811                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.352083                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     93600596                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    115372531                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     58321482                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31932                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1985342                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     70244009                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.642454                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.174028                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     27088366     38.56%     38.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20005640     28.48%     67.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      7565640     10.77%     77.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4238460      6.03%     83.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3579575      5.10%     88.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1604538      2.28%     91.23% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1532852      2.18%     93.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1049375      1.49%     94.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3579563      5.10%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     70244009                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     93600596                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     115372531                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17127511                       # Number of memory references committed
system.switch_cpus2.commit.loads             10473320                       # Number of loads committed
system.switch_cpus2.commit.membars              15966                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16733224                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        103865478                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2383802                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3579563                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           240358459                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          355675894                       # The number of ROB writes
system.switch_cpus2.timesIdled                  17142                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 339897                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           93600596                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            115372531                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     93600596                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.842584                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.842584                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.186826                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.186826                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       611816821                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      187602796                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      176521065                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31932                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                78866326                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        28464884                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     23158541                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1902247                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     12080730                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        11222628                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2925922                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        83765                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     31482087                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             155484808                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           28464884                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     14148550                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             32662615                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        9763449                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5237492                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         15382110                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       753341                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     77211253                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.480632                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.296507                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        44548638     57.70%     57.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1755321      2.27%     59.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2287038      2.96%     62.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3460394      4.48%     67.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3362066      4.35%     71.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2559270      3.31%     75.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1523412      1.97%     77.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2283883      2.96%     80.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        15431231     19.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     77211253                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.360926                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.971498                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        32528430                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5130367                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         31477055                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       246569                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       7828830                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      4824384                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          246                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     185996103                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1273                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       7828830                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        34242526                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         978398                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1640201                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         29969309                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2551987                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     180593947                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          970                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1106344                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       798811                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          292                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    251600275                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    841048564                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    841048564                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    156468618                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        95131588                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38139                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        21453                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          7211021                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     16737724                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      8873301                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       172378                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      2786275                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         167861663                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        36276                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        135234087                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       252188                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     54586934                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    165916171                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         5724                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     77211253                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.751482                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.897690                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     27015067     34.99%     34.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     16908534     21.90%     56.89% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     10884258     14.10%     70.98% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      7453657      9.65%     80.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      6986727      9.05%     89.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3718594      4.82%     94.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2739460      3.55%     98.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       820220      1.06%     99.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       684736      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     77211253                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         664451     69.13%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             1      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        136337     14.18%     83.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       160428     16.69%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    112525399     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1911662      1.41%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        15275      0.01%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     13347192      9.87%     94.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7434559      5.50%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     135234087                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.714725                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             961217                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007108                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    348892831                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    222485634                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    131432153                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     136195304                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       458116                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      6412426                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2023                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          795                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2255607                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          115                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       7828830                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         584438                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        90717                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    167897939                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1099942                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     16737724                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      8873301                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        21000                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         68478                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          795                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1164373                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1070276                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2234649                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    132636070                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12563330                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2598016                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19827945                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18576975                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7264615                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.681783                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             131466745                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            131432153                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         84437450                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        237125558                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.666518                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356088                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     91637848                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    112626408                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     55271774                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        30552                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1933482                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     69382423                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.623270                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.151890                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     26915129     38.79%     38.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     19854446     28.62%     67.41% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      7320390     10.55%     77.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4189178      6.04%     84.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3494349      5.04%     89.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1704410      2.46%     91.49% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1719637      2.48%     93.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       732692      1.06%     95.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3452192      4.98%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     69382423                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     91637848                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     112626408                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              16942989                       # Number of memory references committed
system.switch_cpus3.commit.loads             10325295                       # Number of loads committed
system.switch_cpus3.commit.membars              15276                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          16153952                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        101516707                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2298095                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3452192                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           233828413                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          343629423                       # The number of ROB writes
system.switch_cpus3.timesIdled                  32961                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1655073                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           91637848                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            112626408                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     91637848                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.860630                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.860630                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.161939                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.161939                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       596879555                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      181515006                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      171810673                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         30552                       # number of misc regfile writes
system.l2.replacements                          54146                       # number of replacements
system.l2.tagsinuse                       8191.898804                       # Cycle average of tags in use
system.l2.total_refs                           506642                       # Total number of references to valid blocks.
system.l2.sampled_refs                          62338                       # Sample count of references to valid blocks.
system.l2.avg_refs                           8.127338                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            61.225384                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      1.746295                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2121.355059                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      1.279092                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1367.638950                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      1.959951                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1029.424453                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      1.416259                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   1820.793496                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            421.679647                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            433.048986                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            389.118599                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            541.212631                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.007474                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000213                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.258954                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000156                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.166948                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000239                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.125662                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000173                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.222265                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.051475                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.052862                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.047500                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.066066                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999988                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        30565                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        24599                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        22425                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        32700                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  110289                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            39847                       # number of Writeback hits
system.l2.Writeback_hits::total                 39847                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        30565                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        24599                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        22425                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        32700                       # number of demand (read+write) hits
system.l2.demand_hits::total                   110289                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        30565                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        24599                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        22425                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        32700                       # number of overall hits
system.l2.overall_hits::total                  110289                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        18996                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        11427                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         8602                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        15018                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 54104                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus2.data           19                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  19                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        18996                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        11427                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         8621                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        15018                       # number of demand (read+write) misses
system.l2.demand_misses::total                  54123                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        18996                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        11427                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         8621                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        15018                       # number of overall misses
system.l2.overall_misses::total                 54123                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       988066                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1170129746                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       708731                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    736814712                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1036201                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    539384368                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       803417                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    919766887                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      3369632128                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data       992900                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        992900                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       988066                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1170129746                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       708731                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    736814712                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1036201                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    540377268                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       803417                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    919766887                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3370625028                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       988066                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1170129746                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       708731                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    736814712                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1036201                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    540377268                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       803417                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    919766887                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3370625028                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        49561                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        36026                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           19                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        31027                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        47718                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              164393                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        39847                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             39847                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           19                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                19                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        49561                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        36026                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           19                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        31046                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        47718                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               164412                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        49561                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        36026                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           19                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        31046                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        47718                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              164412                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.383285                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.317188                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.277242                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.314724                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.329114                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.383285                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.317188                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.277685                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.314724                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.329191                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.383285                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.317188                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.277685                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.314724                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.329191                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 65871.066667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61598.744262                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 50623.642857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 64480.153321                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 54536.894737                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 62704.530109                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 61801.307692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 61244.299307                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 62280.647050                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 52257.894737                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52257.894737                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 65871.066667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61598.744262                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 50623.642857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 64480.153321                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 54536.894737                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 62681.506554                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 61801.307692                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 61244.299307                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 62277.128541                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 65871.066667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61598.744262                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 50623.642857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 64480.153321                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 54536.894737                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 62681.506554                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 61801.307692                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 61244.299307                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 62277.128541                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                21391                       # number of writebacks
system.l2.writebacks::total                     21391                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        18996                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        11427                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           19                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         8602                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        15018                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            54104                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data           19                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             19                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        18996                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        11427                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           19                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         8621                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        15018                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             54123                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        18996                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        11427                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           19                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         8621                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        15018                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            54123                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       902272                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1060129035                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       628072                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    670740910                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       927941                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    489669373                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       727885                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    832449797                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3056175285                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data       883132                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       883132                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       902272                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1060129035                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       628072                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    670740910                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       927941                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    490552505                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       727885                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    832449797                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3057058417                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       902272                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1060129035                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       628072                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    670740910                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       927941                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    490552505                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       727885                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    832449797                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3057058417                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.383285                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.317188                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.277242                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.314724                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.329114                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.383285                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.317188                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.277685                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.314724                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.329191                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.383285                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.317188                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.277685                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.314724                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.329191                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 60151.466667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 55808.014056                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 44862.285714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 58697.900586                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst        48839                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 56925.060800                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 55991.153846                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 55430.136969                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 56487.048739                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 46480.631579                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 46480.631579                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 60151.466667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 55808.014056                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 44862.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 58697.900586                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst        48839                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 56902.042106                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 55991.153846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 55430.136969                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 56483.535964                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 60151.466667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 55808.014056                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 44862.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 58697.900586                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst        48839                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 56902.042106                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 55991.153846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 55430.136969                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 56483.535964                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.991398                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016557029                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1875566.474170                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.991398                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024025                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868576                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16524915                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16524915                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16524915                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16524915                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16524915                       # number of overall hits
system.cpu0.icache.overall_hits::total       16524915                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1190871                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1190871                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1190871                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1190871                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1190871                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1190871                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16524934                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16524934                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16524934                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16524934                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16524934                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16524934                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 62677.421053                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 62677.421053                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 62677.421053                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 62677.421053                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 62677.421053                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 62677.421053                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1005934                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1005934                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1005934                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1005934                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1005934                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1005934                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 67062.266667                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 67062.266667                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 67062.266667                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 67062.266667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 67062.266667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 67062.266667                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49561                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246454155                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49817                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4947.189815                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.039096                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.960904                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.824371                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.175629                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20671378                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20671378                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9947                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9947                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25004870                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25004870                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25004870                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25004870                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       170890                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       170890                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       170890                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        170890                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       170890                       # number of overall misses
system.cpu0.dcache.overall_misses::total       170890                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   8562980577                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8562980577                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   8562980577                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   8562980577                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   8562980577                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   8562980577                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20842268                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20842268                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9947                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9947                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25175760                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25175760                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25175760                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25175760                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008199                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008199                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006788                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006788                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006788                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006788                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 50108.143115                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 50108.143115                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 50108.143115                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 50108.143115                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 50108.143115                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 50108.143115                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7244                       # number of writebacks
system.cpu0.dcache.writebacks::total             7244                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       121329                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       121329                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       121329                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       121329                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       121329                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       121329                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49561                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49561                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49561                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49561                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49561                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49561                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1444775309                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1444775309                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1444775309                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1444775309                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1444775309                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1444775309                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002378                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002378                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001969                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001969                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001969                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001969                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 29151.455963                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 29151.455963                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 29151.455963                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 29151.455963                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 29151.455963                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 29151.455963                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.995803                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1098878284                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2373387.222462                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.995803                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022429                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741980                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     14238600                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14238600                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     14238600                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14238600                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     14238600                       # number of overall hits
system.cpu1.icache.overall_hits::total       14238600                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       889037                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       889037                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       889037                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       889037                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       889037                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       889037                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     14238616                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14238616                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     14238616                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14238616                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     14238616                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14238616                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 55564.812500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 55564.812500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 55564.812500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 55564.812500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 55564.812500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 55564.812500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       726388                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       726388                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       726388                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       726388                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       726388                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       726388                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 51884.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 51884.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 51884.857143                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 51884.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 51884.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 51884.857143                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 36026                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180815156                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 36282                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4983.604983                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.416538                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.583462                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.907877                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.092123                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9689961                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9689961                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6537433                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6537433                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        15660                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        15660                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15660                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15660                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16227394                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16227394                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16227394                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16227394                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        94447                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        94447                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        94447                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         94447                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        94447                       # number of overall misses
system.cpu1.dcache.overall_misses::total        94447                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4023122406                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4023122406                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4023122406                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4023122406                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4023122406                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4023122406                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9784408                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9784408                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6537433                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6537433                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        15660                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        15660                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15660                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15660                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16321841                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16321841                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16321841                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16321841                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009653                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009653                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005787                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005787                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005787                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005787                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 42596.614038                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 42596.614038                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 42596.614038                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 42596.614038                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 42596.614038                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 42596.614038                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7729                       # number of writebacks
system.cpu1.dcache.writebacks::total             7729                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        58421                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        58421                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        58421                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        58421                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        58421                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        58421                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        36026                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        36026                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        36026                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        36026                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        36026                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        36026                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    930993287                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    930993287                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    930993287                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    930993287                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    930993287                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    930993287                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003682                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003682                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002207                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002207                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002207                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002207                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 25842.260784                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 25842.260784                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 25842.260784                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 25842.260784                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 25842.260784                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 25842.260784                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               463.424376                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1102826387                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   465                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2371669.649462                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    17.424376                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.027924                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.742667                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     14885100                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14885100                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     14885100                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14885100                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     14885100                       # number of overall hits
system.cpu2.icache.overall_hits::total       14885100                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           23                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           23                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           23                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            23                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           23                       # number of overall misses
system.cpu2.icache.overall_misses::total           23                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1359373                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1359373                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1359373                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1359373                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1359373                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1359373                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     14885123                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14885123                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     14885123                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14885123                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     14885123                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14885123                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 59103.173913                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 59103.173913                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 59103.173913                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 59103.173913                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 59103.173913                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 59103.173913                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           19                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           19                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           19                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           19                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           19                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           19                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1062730                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1062730                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1062730                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1062730                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1062730                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1062730                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 55933.157895                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 55933.157895                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 55933.157895                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 55933.157895                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 55933.157895                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 55933.157895                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 31046                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               175955414                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 31302                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               5621.219539                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.891901                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.108099                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901921                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098079                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9715920                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9715920                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6621853                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6621853                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16006                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16006                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15966                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15966                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16337773                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16337773                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16337773                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16337773                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        63759                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        63759                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          136                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          136                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        63895                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         63895                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        63895                       # number of overall misses
system.cpu2.dcache.overall_misses::total        63895                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2178603662                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2178603662                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      8999805                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      8999805                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2187603467                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2187603467                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2187603467                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2187603467                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9779679                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9779679                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6621989                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6621989                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16006                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16006                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15966                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15966                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16401668                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16401668                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16401668                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16401668                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006520                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006520                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000021                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000021                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003896                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003896                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003896                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003896                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 34169.351182                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 34169.351182                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 66175.036765                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 66175.036765                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 34237.475029                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 34237.475029                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 34237.475029                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 34237.475029                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         6926                       # number of writebacks
system.cpu2.dcache.writebacks::total             6926                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        32732                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        32732                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          117                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          117                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        32849                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        32849                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        32849                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        32849                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        31027                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        31027                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           19                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           19                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        31046                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        31046                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        31046                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        31046                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    737559051                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    737559051                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1042898                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1042898                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    738601949                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    738601949                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    738601949                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    738601949                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003173                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003173                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001893                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001893                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001893                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001893                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 23771.523222                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 23771.523222                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 54889.368421                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 54889.368421                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 23790.567191                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 23790.567191                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 23790.567191                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 23790.567191                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.997015                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1100435285                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2218619.526210                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.997015                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020829                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     15382090                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       15382090                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     15382090                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        15382090                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     15382090                       # number of overall hits
system.cpu3.icache.overall_hits::total       15382090                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           20                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           20                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           20                       # number of overall misses
system.cpu3.icache.overall_misses::total           20                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      1220678                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      1220678                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      1220678                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      1220678                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      1220678                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      1220678                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     15382110                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     15382110                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     15382110                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     15382110                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     15382110                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     15382110                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 61033.900000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 61033.900000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 61033.900000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 61033.900000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 61033.900000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 61033.900000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            7                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            7                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       817757                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       817757                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       817757                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       817757                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       817757                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       817757                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 62904.384615                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 62904.384615                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 62904.384615                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 62904.384615                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 62904.384615                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 62904.384615                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 47718                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               185255121                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 47974                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3861.573373                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.546698                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.453302                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.912292                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.087708                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9558710                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9558710                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6583794                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6583794                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        16162                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        16162                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        15276                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        15276                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16142504                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16142504                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16142504                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16142504                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       121589                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       121589                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2470                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2470                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       124059                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        124059                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       124059                       # number of overall misses
system.cpu3.dcache.overall_misses::total       124059                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   5303412267                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   5303412267                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    159045608                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    159045608                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   5462457875                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   5462457875                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   5462457875                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   5462457875                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9680299                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9680299                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6586264                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6586264                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        16162                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        16162                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        15276                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        15276                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16266563                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16266563                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16266563                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16266563                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012560                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012560                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000375                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000375                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007627                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007627                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007627                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007627                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 43617.533387                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 43617.533387                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 64390.934413                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 64390.934413                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 44031.129342                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 44031.129342                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 44031.129342                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 44031.129342                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       446818                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             12                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 37234.833333                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        17948                       # number of writebacks
system.cpu3.dcache.writebacks::total            17948                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        73871                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        73871                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         2470                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2470                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        76341                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        76341                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        76341                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        76341                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        47718                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        47718                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        47718                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        47718                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        47718                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        47718                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   1232477598                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1232477598                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1232477598                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1232477598                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1232477598                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1232477598                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004929                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004929                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002934                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002934                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002934                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002934                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 25828.358230                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 25828.358230                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 25828.358230                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 25828.358230                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 25828.358230                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 25828.358230                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
