#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x5dbad817be10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5dbad817bfa0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x5dbad8191bc0 .functor NOT 1, L_0x5dbad81b9ab0, C4<0>, C4<0>, C4<0>;
L_0x5dbad81b9810 .functor XOR 1, L_0x5dbad81b96b0, L_0x5dbad81b9770, C4<0>, C4<0>;
L_0x5dbad81b99a0 .functor XOR 1, L_0x5dbad81b9810, L_0x5dbad81b98d0, C4<0>, C4<0>;
v0x5dbad81b4c00_0 .net *"_ivl_10", 0 0, L_0x5dbad81b98d0;  1 drivers
v0x5dbad81b4d00_0 .net *"_ivl_12", 0 0, L_0x5dbad81b99a0;  1 drivers
v0x5dbad81b4de0_0 .net *"_ivl_2", 0 0, L_0x5dbad81b69d0;  1 drivers
v0x5dbad81b4ea0_0 .net *"_ivl_4", 0 0, L_0x5dbad81b96b0;  1 drivers
v0x5dbad81b4f80_0 .net *"_ivl_6", 0 0, L_0x5dbad81b9770;  1 drivers
v0x5dbad81b50b0_0 .net *"_ivl_8", 0 0, L_0x5dbad81b9810;  1 drivers
v0x5dbad81b5190_0 .net "a", 0 0, v0x5dbad81b1230_0;  1 drivers
v0x5dbad81b5230_0 .net "b", 0 0, v0x5dbad81b12d0_0;  1 drivers
v0x5dbad81b52d0_0 .net "c", 0 0, v0x5dbad81b1370_0;  1 drivers
v0x5dbad81b5370_0 .var "clk", 0 0;
v0x5dbad81b5410_0 .net "d", 0 0, v0x5dbad81b14b0_0;  1 drivers
v0x5dbad81b54b0_0 .net "q_dut", 0 0, L_0x5dbad81b93c0;  1 drivers
v0x5dbad81b5550_0 .net "q_ref", 0 0, L_0x5dbad816ab60;  1 drivers
v0x5dbad81b55f0_0 .var/2u "stats1", 159 0;
v0x5dbad81b5690_0 .var/2u "strobe", 0 0;
v0x5dbad81b5730_0 .net "tb_match", 0 0, L_0x5dbad81b9ab0;  1 drivers
v0x5dbad81b57f0_0 .net "tb_mismatch", 0 0, L_0x5dbad8191bc0;  1 drivers
v0x5dbad81b58b0_0 .net "wavedrom_enable", 0 0, v0x5dbad81b15a0_0;  1 drivers
v0x5dbad81b5950_0 .net "wavedrom_title", 511 0, v0x5dbad81b1640_0;  1 drivers
L_0x5dbad81b69d0 .concat [ 1 0 0 0], L_0x5dbad816ab60;
L_0x5dbad81b96b0 .concat [ 1 0 0 0], L_0x5dbad816ab60;
L_0x5dbad81b9770 .concat [ 1 0 0 0], L_0x5dbad81b93c0;
L_0x5dbad81b98d0 .concat [ 1 0 0 0], L_0x5dbad816ab60;
L_0x5dbad81b9ab0 .cmp/eeq 1, L_0x5dbad81b69d0, L_0x5dbad81b99a0;
S_0x5dbad81808d0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x5dbad817bfa0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x5dbad816ab60 .functor OR 1, v0x5dbad81b1370_0, v0x5dbad81b12d0_0, C4<0>, C4<0>;
v0x5dbad8191d60_0 .net "a", 0 0, v0x5dbad81b1230_0;  alias, 1 drivers
v0x5dbad8191e00_0 .net "b", 0 0, v0x5dbad81b12d0_0;  alias, 1 drivers
v0x5dbad816acc0_0 .net "c", 0 0, v0x5dbad81b1370_0;  alias, 1 drivers
v0x5dbad816ad60_0 .net "d", 0 0, v0x5dbad81b14b0_0;  alias, 1 drivers
v0x5dbad81b0870_0 .net "q", 0 0, L_0x5dbad816ab60;  alias, 1 drivers
S_0x5dbad81b0a20 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x5dbad817bfa0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x5dbad81b1230_0 .var "a", 0 0;
v0x5dbad81b12d0_0 .var "b", 0 0;
v0x5dbad81b1370_0 .var "c", 0 0;
v0x5dbad81b1410_0 .net "clk", 0 0, v0x5dbad81b5370_0;  1 drivers
v0x5dbad81b14b0_0 .var "d", 0 0;
v0x5dbad81b15a0_0 .var "wavedrom_enable", 0 0;
v0x5dbad81b1640_0 .var "wavedrom_title", 511 0;
E_0x5dbad817b8c0/0 .event negedge, v0x5dbad81b1410_0;
E_0x5dbad817b8c0/1 .event posedge, v0x5dbad81b1410_0;
E_0x5dbad817b8c0 .event/or E_0x5dbad817b8c0/0, E_0x5dbad817b8c0/1;
E_0x5dbad817bb10 .event posedge, v0x5dbad81b1410_0;
E_0x5dbad8163820 .event negedge, v0x5dbad81b1410_0;
S_0x5dbad81b0d30 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x5dbad81b0a20;
 .timescale -12 -12;
v0x5dbad81b0f30_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x5dbad81b1030 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x5dbad81b0a20;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x5dbad81b17a0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x5dbad817bfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x5dbad8181300 .functor NOT 1, v0x5dbad81b1230_0, C4<0>, C4<0>, C4<0>;
L_0x5dbad81b5bb0 .functor NOT 1, v0x5dbad81b12d0_0, C4<0>, C4<0>, C4<0>;
L_0x5dbad81b5c70 .functor AND 1, L_0x5dbad8181300, L_0x5dbad81b5bb0, C4<1>, C4<1>;
L_0x5dbad81b5d10 .functor NOT 1, v0x5dbad81b1370_0, C4<0>, C4<0>, C4<0>;
L_0x5dbad81b5db0 .functor AND 1, L_0x5dbad81b5c70, L_0x5dbad81b5d10, C4<1>, C4<1>;
L_0x5dbad81b5e70 .functor NOT 1, v0x5dbad81b14b0_0, C4<0>, C4<0>, C4<0>;
L_0x5dbad81b5fb0 .functor AND 1, L_0x5dbad81b5db0, L_0x5dbad81b5e70, C4<1>, C4<1>;
L_0x5dbad81b6070 .functor NOT 1, v0x5dbad81b1230_0, C4<0>, C4<0>, C4<0>;
L_0x5dbad81b6130 .functor NOT 1, v0x5dbad81b12d0_0, C4<0>, C4<0>, C4<0>;
L_0x5dbad81b61a0 .functor AND 1, L_0x5dbad81b6070, L_0x5dbad81b6130, C4<1>, C4<1>;
L_0x5dbad81b6310 .functor AND 1, L_0x5dbad81b61a0, v0x5dbad81b1370_0, C4<1>, C4<1>;
L_0x5dbad81b6380 .functor NOT 1, v0x5dbad81b14b0_0, C4<0>, C4<0>, C4<0>;
L_0x5dbad81b6460 .functor AND 1, L_0x5dbad81b6310, L_0x5dbad81b6380, C4<1>, C4<1>;
L_0x5dbad81b6570 .functor OR 1, L_0x5dbad81b5fb0, L_0x5dbad81b6460, C4<0>, C4<0>;
L_0x5dbad81b63f0 .functor NOT 1, v0x5dbad81b1230_0, C4<0>, C4<0>, C4<0>;
L_0x5dbad81b6700 .functor AND 1, L_0x5dbad81b63f0, v0x5dbad81b12d0_0, C4<1>, C4<1>;
L_0x5dbad81b6850 .functor NOT 1, v0x5dbad81b1370_0, C4<0>, C4<0>, C4<0>;
L_0x5dbad81b68c0 .functor AND 1, L_0x5dbad81b6700, L_0x5dbad81b6850, C4<1>, C4<1>;
L_0x5dbad81b6a70 .functor NOT 1, v0x5dbad81b14b0_0, C4<0>, C4<0>, C4<0>;
L_0x5dbad81b6ae0 .functor AND 1, L_0x5dbad81b68c0, L_0x5dbad81b6a70, C4<1>, C4<1>;
L_0x5dbad81b6ca0 .functor OR 1, L_0x5dbad81b6570, L_0x5dbad81b6ae0, C4<0>, C4<0>;
L_0x5dbad81b6db0 .functor NOT 1, v0x5dbad81b1230_0, C4<0>, C4<0>, C4<0>;
L_0x5dbad81b6ee0 .functor AND 1, L_0x5dbad81b6db0, v0x5dbad81b12d0_0, C4<1>, C4<1>;
L_0x5dbad81b70b0 .functor AND 1, L_0x5dbad81b6ee0, v0x5dbad81b1370_0, C4<1>, C4<1>;
L_0x5dbad81b7350 .functor NOT 1, v0x5dbad81b14b0_0, C4<0>, C4<0>, C4<0>;
L_0x5dbad81b73c0 .functor AND 1, L_0x5dbad81b70b0, L_0x5dbad81b7350, C4<1>, C4<1>;
L_0x5dbad81b75b0 .functor OR 1, L_0x5dbad81b6ca0, L_0x5dbad81b73c0, C4<0>, C4<0>;
L_0x5dbad81b76c0 .functor NOT 1, v0x5dbad81b12d0_0, C4<0>, C4<0>, C4<0>;
L_0x5dbad81b7820 .functor AND 1, v0x5dbad81b1230_0, L_0x5dbad81b76c0, C4<1>, C4<1>;
L_0x5dbad81b79f0 .functor NOT 1, v0x5dbad81b1370_0, C4<0>, C4<0>, C4<0>;
L_0x5dbad81b7b60 .functor AND 1, L_0x5dbad81b7820, L_0x5dbad81b79f0, C4<1>, C4<1>;
L_0x5dbad81b7c70 .functor AND 1, L_0x5dbad81b7b60, v0x5dbad81b14b0_0, C4<1>, C4<1>;
L_0x5dbad81b7f50 .functor OR 1, L_0x5dbad81b75b0, L_0x5dbad81b7c70, C4<0>, C4<0>;
L_0x5dbad81b8060 .functor NOT 1, v0x5dbad81b12d0_0, C4<0>, C4<0>, C4<0>;
L_0x5dbad81b81f0 .functor AND 1, v0x5dbad81b1230_0, L_0x5dbad81b8060, C4<1>, C4<1>;
L_0x5dbad81b82b0 .functor AND 1, L_0x5dbad81b81f0, v0x5dbad81b1370_0, C4<1>, C4<1>;
L_0x5dbad81b84a0 .functor NOT 1, v0x5dbad81b14b0_0, C4<0>, C4<0>, C4<0>;
L_0x5dbad81b8510 .functor AND 1, L_0x5dbad81b82b0, L_0x5dbad81b84a0, C4<1>, C4<1>;
L_0x5dbad81b8760 .functor OR 1, L_0x5dbad81b7f50, L_0x5dbad81b8510, C4<0>, C4<0>;
L_0x5dbad81b8870 .functor AND 1, v0x5dbad81b1230_0, v0x5dbad81b12d0_0, C4<1>, C4<1>;
L_0x5dbad81b8a30 .functor NOT 1, v0x5dbad81b1370_0, C4<0>, C4<0>, C4<0>;
L_0x5dbad81b8aa0 .functor AND 1, L_0x5dbad81b8870, L_0x5dbad81b8a30, C4<1>, C4<1>;
L_0x5dbad81b8d10 .functor AND 1, L_0x5dbad81b8aa0, v0x5dbad81b14b0_0, C4<1>, C4<1>;
L_0x5dbad81b8dd0 .functor OR 1, L_0x5dbad81b8760, L_0x5dbad81b8d10, C4<0>, C4<0>;
L_0x5dbad81b9050 .functor AND 1, v0x5dbad81b1230_0, v0x5dbad81b12d0_0, C4<1>, C4<1>;
L_0x5dbad81b90c0 .functor AND 1, L_0x5dbad81b9050, v0x5dbad81b1370_0, C4<1>, C4<1>;
L_0x5dbad81b9300 .functor AND 1, L_0x5dbad81b90c0, v0x5dbad81b14b0_0, C4<1>, C4<1>;
L_0x5dbad81b93c0 .functor OR 1, L_0x5dbad81b8dd0, L_0x5dbad81b9300, C4<0>, C4<0>;
v0x5dbad81b1980_0 .net *"_ivl_0", 0 0, L_0x5dbad8181300;  1 drivers
v0x5dbad81b1a60_0 .net *"_ivl_10", 0 0, L_0x5dbad81b5e70;  1 drivers
v0x5dbad81b1b40_0 .net *"_ivl_12", 0 0, L_0x5dbad81b5fb0;  1 drivers
v0x5dbad81b1c30_0 .net *"_ivl_14", 0 0, L_0x5dbad81b6070;  1 drivers
v0x5dbad81b1d10_0 .net *"_ivl_16", 0 0, L_0x5dbad81b6130;  1 drivers
v0x5dbad81b1e40_0 .net *"_ivl_18", 0 0, L_0x5dbad81b61a0;  1 drivers
v0x5dbad81b1f20_0 .net *"_ivl_2", 0 0, L_0x5dbad81b5bb0;  1 drivers
v0x5dbad81b2000_0 .net *"_ivl_20", 0 0, L_0x5dbad81b6310;  1 drivers
v0x5dbad81b20e0_0 .net *"_ivl_22", 0 0, L_0x5dbad81b6380;  1 drivers
v0x5dbad81b21c0_0 .net *"_ivl_24", 0 0, L_0x5dbad81b6460;  1 drivers
v0x5dbad81b22a0_0 .net *"_ivl_26", 0 0, L_0x5dbad81b6570;  1 drivers
v0x5dbad81b2380_0 .net *"_ivl_28", 0 0, L_0x5dbad81b63f0;  1 drivers
v0x5dbad81b2460_0 .net *"_ivl_30", 0 0, L_0x5dbad81b6700;  1 drivers
v0x5dbad81b2540_0 .net *"_ivl_32", 0 0, L_0x5dbad81b6850;  1 drivers
v0x5dbad81b2620_0 .net *"_ivl_34", 0 0, L_0x5dbad81b68c0;  1 drivers
v0x5dbad81b2700_0 .net *"_ivl_36", 0 0, L_0x5dbad81b6a70;  1 drivers
v0x5dbad81b27e0_0 .net *"_ivl_38", 0 0, L_0x5dbad81b6ae0;  1 drivers
v0x5dbad81b28c0_0 .net *"_ivl_4", 0 0, L_0x5dbad81b5c70;  1 drivers
v0x5dbad81b29a0_0 .net *"_ivl_40", 0 0, L_0x5dbad81b6ca0;  1 drivers
v0x5dbad81b2a80_0 .net *"_ivl_42", 0 0, L_0x5dbad81b6db0;  1 drivers
v0x5dbad81b2b60_0 .net *"_ivl_44", 0 0, L_0x5dbad81b6ee0;  1 drivers
v0x5dbad81b2c40_0 .net *"_ivl_46", 0 0, L_0x5dbad81b70b0;  1 drivers
v0x5dbad81b2d20_0 .net *"_ivl_48", 0 0, L_0x5dbad81b7350;  1 drivers
v0x5dbad81b2e00_0 .net *"_ivl_50", 0 0, L_0x5dbad81b73c0;  1 drivers
v0x5dbad81b2ee0_0 .net *"_ivl_52", 0 0, L_0x5dbad81b75b0;  1 drivers
v0x5dbad81b2fc0_0 .net *"_ivl_54", 0 0, L_0x5dbad81b76c0;  1 drivers
v0x5dbad81b30a0_0 .net *"_ivl_56", 0 0, L_0x5dbad81b7820;  1 drivers
v0x5dbad81b3180_0 .net *"_ivl_58", 0 0, L_0x5dbad81b79f0;  1 drivers
v0x5dbad81b3260_0 .net *"_ivl_6", 0 0, L_0x5dbad81b5d10;  1 drivers
v0x5dbad81b3340_0 .net *"_ivl_60", 0 0, L_0x5dbad81b7b60;  1 drivers
v0x5dbad81b3420_0 .net *"_ivl_62", 0 0, L_0x5dbad81b7c70;  1 drivers
v0x5dbad81b3500_0 .net *"_ivl_64", 0 0, L_0x5dbad81b7f50;  1 drivers
v0x5dbad81b35e0_0 .net *"_ivl_66", 0 0, L_0x5dbad81b8060;  1 drivers
v0x5dbad81b38d0_0 .net *"_ivl_68", 0 0, L_0x5dbad81b81f0;  1 drivers
v0x5dbad81b39b0_0 .net *"_ivl_70", 0 0, L_0x5dbad81b82b0;  1 drivers
v0x5dbad81b3a90_0 .net *"_ivl_72", 0 0, L_0x5dbad81b84a0;  1 drivers
v0x5dbad81b3b70_0 .net *"_ivl_74", 0 0, L_0x5dbad81b8510;  1 drivers
v0x5dbad81b3c50_0 .net *"_ivl_76", 0 0, L_0x5dbad81b8760;  1 drivers
v0x5dbad81b3d30_0 .net *"_ivl_78", 0 0, L_0x5dbad81b8870;  1 drivers
v0x5dbad81b3e10_0 .net *"_ivl_8", 0 0, L_0x5dbad81b5db0;  1 drivers
v0x5dbad81b3ef0_0 .net *"_ivl_80", 0 0, L_0x5dbad81b8a30;  1 drivers
v0x5dbad81b3fd0_0 .net *"_ivl_82", 0 0, L_0x5dbad81b8aa0;  1 drivers
v0x5dbad81b40b0_0 .net *"_ivl_84", 0 0, L_0x5dbad81b8d10;  1 drivers
v0x5dbad81b4190_0 .net *"_ivl_86", 0 0, L_0x5dbad81b8dd0;  1 drivers
v0x5dbad81b4270_0 .net *"_ivl_88", 0 0, L_0x5dbad81b9050;  1 drivers
v0x5dbad81b4350_0 .net *"_ivl_90", 0 0, L_0x5dbad81b90c0;  1 drivers
v0x5dbad81b4430_0 .net *"_ivl_92", 0 0, L_0x5dbad81b9300;  1 drivers
v0x5dbad81b4510_0 .net "a", 0 0, v0x5dbad81b1230_0;  alias, 1 drivers
v0x5dbad81b45b0_0 .net "b", 0 0, v0x5dbad81b12d0_0;  alias, 1 drivers
v0x5dbad81b46a0_0 .net "c", 0 0, v0x5dbad81b1370_0;  alias, 1 drivers
v0x5dbad81b4790_0 .net "d", 0 0, v0x5dbad81b14b0_0;  alias, 1 drivers
v0x5dbad81b4880_0 .net "q", 0 0, L_0x5dbad81b93c0;  alias, 1 drivers
S_0x5dbad81b49e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x5dbad817bfa0;
 .timescale -12 -12;
E_0x5dbad817b660 .event anyedge, v0x5dbad81b5690_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x5dbad81b5690_0;
    %nor/r;
    %assign/vec4 v0x5dbad81b5690_0, 0;
    %wait E_0x5dbad817b660;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5dbad81b0a20;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5dbad81b14b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5dbad81b1370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5dbad81b12d0_0, 0;
    %assign/vec4 v0x5dbad81b1230_0, 0;
    %wait E_0x5dbad8163820;
    %wait E_0x5dbad817bb10;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5dbad81b14b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5dbad81b1370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5dbad81b12d0_0, 0;
    %assign/vec4 v0x5dbad81b1230_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5dbad817b8c0;
    %load/vec4 v0x5dbad81b1230_0;
    %load/vec4 v0x5dbad81b12d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5dbad81b1370_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5dbad81b14b0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5dbad81b14b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5dbad81b1370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5dbad81b12d0_0, 0;
    %assign/vec4 v0x5dbad81b1230_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x5dbad81b1030;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5dbad817b8c0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x5dbad81b14b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5dbad81b1370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5dbad81b12d0_0, 0;
    %assign/vec4 v0x5dbad81b1230_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x5dbad817bfa0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dbad81b5370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dbad81b5690_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x5dbad817bfa0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x5dbad81b5370_0;
    %inv;
    %store/vec4 v0x5dbad81b5370_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x5dbad817bfa0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x5dbad81b1410_0, v0x5dbad81b57f0_0, v0x5dbad81b5190_0, v0x5dbad81b5230_0, v0x5dbad81b52d0_0, v0x5dbad81b5410_0, v0x5dbad81b5550_0, v0x5dbad81b54b0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x5dbad817bfa0;
T_7 ;
    %load/vec4 v0x5dbad81b55f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x5dbad81b55f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x5dbad81b55f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x5dbad81b55f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x5dbad81b55f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x5dbad81b55f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x5dbad81b55f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x5dbad817bfa0;
T_8 ;
    %wait E_0x5dbad817b8c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5dbad81b55f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dbad81b55f0_0, 4, 32;
    %load/vec4 v0x5dbad81b5730_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5dbad81b55f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dbad81b55f0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5dbad81b55f0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dbad81b55f0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x5dbad81b5550_0;
    %load/vec4 v0x5dbad81b5550_0;
    %load/vec4 v0x5dbad81b54b0_0;
    %xor;
    %load/vec4 v0x5dbad81b5550_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x5dbad81b55f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dbad81b55f0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x5dbad81b55f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dbad81b55f0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/../verilogeval_prompts_tbs/validation_set/circuit4/circuit4_tb.sv";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/outputs/parameter_sweep/candidates10_depth3/circuit4/iter1/response3/top_module.sv";
