C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-1/LUT/lut_module_tb.sv {1 {vlog -work work -sv -stats=none C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/hdl/part-1/LUT/lut_module_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module lut_module_tb

Top level modules:
	lut_module_tb

} {} {}}
