// Seed: 1457948590
module module_0;
  wire id_1;
endmodule
module module_1 (
    input uwire id_0,
    output wire id_1,
    output supply1 id_2,
    input wor id_3,
    output wor id_4,
    input tri0 id_5
);
  assign #(1) id_1 = 1;
  tri0 id_7 = 1;
  assign id_2 = id_3;
  module_0();
endmodule
module module_2 (
    output supply1 id_0,
    input supply0 id_1,
    input supply1 id_2,
    input tri id_3,
    input tri1 id_4,
    output supply1 id_5,
    output wand id_6,
    input tri id_7,
    input wire id_8,
    input supply1 id_9,
    output wire id_10
);
  wire id_12, id_13;
  module_0();
endmodule
