TRACE: gcc.trace
SIMULATION CONFIGURATION
L1 Instruction Cache:  (C=15, B=6, S=3)
L1 Data Cache:         (C=15, B=6, S=3)
L2 Unified Cache:      (C=21, B=6, S=3)
Replacement Policy:    LRU
Write Policy:          WBWA
L1 Inst Cache: 
Number of sets: 64
Number of ways: 3
L1 Data Cache: 
Number of sets: 64
Number of ways: 3
L2 Cache: 
Number of sets: 4096
Number of ways: 3
L1 Inst Tag: 36 bits, Index: 6 bits, Offset: 6 bits
L1 Data Tag: 36 bits, Index: 6 bits, Offset: 6 bits
L2 Tag: 30 bits, Index: 12 bits, Offset: 6 bits
-------------------------

SIMULATION OUTPUT
L1 Instruction Accesses             20000000
L1 Instruction Misses               490805
L1 Instruction Evictions            490613
L1 Instruction Hit Time             4.00000000
L1 Instruction Miss Penalty         0.00000000
L1 Instruction Miss Rate            0.00000000
L1 Instruction Avg Access Time      0.00000000
L1 Data Accesses                    8036776
L1 Data Load Accesses               5010294
L1 Data Store Accesses              3026482
L1 Data Misses                      247553
L1 Data Load Misses                 177508
L1 Data Store Misses                70045
L1 Data Evictions                   247361
L1 Data Hit Time                    4.00000000
L1 Data Miss Penalty                0.00000000
L1 Data Miss Rate                   0.00000000
L1 Data Avg Access Time             0.00000000
L2 Accesses                         738358
L2 Instruction Accesses             490805
L2 Load Accesses                    177508
L2 Store Accesses                   70045
L2 Misses                           461476
L2 Instruction Misses               266891
L2 Load Misses                      131335
L2 Store Misses                     63250
L2 Evictions                        398034
L2 Write Backs                      2904
L2 Bytes Transferred                4482880
L2 Hit Time                         15.00000000
L2 Miss Penalty                     0.00000000
L2 Miss Rate                        0.00000000
L2 Avg Access Time                  0.00000000
Instruction Avg Access Time         0.00000000
Data (Load/Store) Avg Access Time   0.00000000
Overall Average Access Time         0.00000000



TRACE: mcf.trace
SIMULATION CONFIGURATION
L1 Instruction Cache:  (C=15, B=6, S=3)
L1 Data Cache:         (C=15, B=6, S=3)
L2 Unified Cache:      (C=21, B=6, S=3)
Replacement Policy:    LRU
Write Policy:          WBWA
L1 Inst Cache: 
Number of sets: 64
Number of ways: 3
L1 Data Cache: 
Number of sets: 64
Number of ways: 3
L2 Cache: 
Number of sets: 4096
Number of ways: 3
L1 Inst Tag: 36 bits, Index: 6 bits, Offset: 6 bits
L1 Data Tag: 36 bits, Index: 6 bits, Offset: 6 bits
L2 Tag: 30 bits, Index: 12 bits, Offset: 6 bits
-------------------------

SIMULATION OUTPUT
L1 Instruction Accesses             20000000
L1 Instruction Misses               331903
L1 Instruction Evictions            331711
L1 Instruction Hit Time             4.00000000
L1 Instruction Miss Penalty         0.00000000
L1 Instruction Miss Rate            0.00000000
L1 Instruction Avg Access Time      0.00000000
L1 Data Accesses                    7212524
L1 Data Load Accesses               4142028
L1 Data Store Accesses              3070496
L1 Data Misses                      107616
L1 Data Load Misses                 20079
L1 Data Store Misses                87537
L1 Data Evictions                   107424
L1 Data Hit Time                    4.00000000
L1 Data Miss Penalty                0.00000000
L1 Data Miss Rate                   0.00000000
L1 Data Avg Access Time             0.00000000
L2 Accesses                         439519
L2 Instruction Accesses             331903
L2 Load Accesses                    20079
L2 Store Accesses                   87537
L2 Misses                           118200
L2 Instruction Misses               46452
L2 Load Misses                      6041
L2 Store Misses                     65707
L2 Evictions                        52301
L2 Write Backs                      1327
L2 Bytes Transferred                5602368
L2 Hit Time                         15.00000000
L2 Miss Penalty                     0.00000000
L2 Miss Rate                        0.00000000
L2 Avg Access Time                  0.00000000
Instruction Avg Access Time         0.00000000
Data (Load/Store) Avg Access Time   0.00000000
Overall Average Access Time         0.00000000



TRACE: perlbench.trace
SIMULATION CONFIGURATION
L1 Instruction Cache:  (C=15, B=6, S=3)
L1 Data Cache:         (C=15, B=6, S=3)
L2 Unified Cache:      (C=21, B=6, S=3)
Replacement Policy:    LRU
Write Policy:          WBWA
L1 Inst Cache: 
Number of sets: 64
Number of ways: 3
L1 Data Cache: 
Number of sets: 64
Number of ways: 3
L2 Cache: 
Number of sets: 4096
Number of ways: 3
L1 Inst Tag: 36 bits, Index: 6 bits, Offset: 6 bits
L1 Data Tag: 36 bits, Index: 6 bits, Offset: 6 bits
L2 Tag: 30 bits, Index: 12 bits, Offset: 6 bits
-------------------------

SIMULATION OUTPUT
L1 Instruction Accesses             20000000
L1 Instruction Misses               878373
L1 Instruction Evictions            878181
L1 Instruction Hit Time             4.00000000
L1 Instruction Miss Penalty         0.00000000
L1 Instruction Miss Rate            0.00000000
L1 Instruction Avg Access Time      0.00000000
L1 Data Accesses                    7522875
L1 Data Load Accesses               4772977
L1 Data Store Accesses              2749898
L1 Data Misses                      391911
L1 Data Load Misses                 320272
L1 Data Store Misses                71639
L1 Data Evictions                   391719
L1 Data Hit Time                    4.00000000
L1 Data Miss Penalty                0.00000000
L1 Data Miss Rate                   0.00000000
L1 Data Avg Access Time             0.00000000
L2 Accesses                         1270284
L2 Instruction Accesses             878373
L2 Load Accesses                    320272
L2 Store Accesses                   71639
L2 Misses                           744351
L2 Instruction Misses               454425
L2 Load Misses                      230978
L2 Store Misses                     58948
L2 Evictions                        685211
L2 Write Backs                      6871
L2 Bytes Transferred                4584896
L2 Hit Time                         15.00000000
L2 Miss Penalty                     0.00000000
L2 Miss Rate                        0.00000000
L2 Avg Access Time                  0.00000000
Instruction Avg Access Time         0.00000000
Data (Load/Store) Avg Access Time   0.00000000
Overall Average Access Time         0.00000000



TRACE: test.trace
SIMULATION CONFIGURATION
L1 Instruction Cache:  (C=15, B=6, S=3)
L1 Data Cache:         (C=15, B=6, S=3)
L2 Unified Cache:      (C=21, B=6, S=3)
Replacement Policy:    LRU
Write Policy:          WBWA
L1 Inst Cache: 
Number of sets: 64
Number of ways: 3
L1 Data Cache: 
Number of sets: 64
Number of ways: 3
L2 Cache: 
Number of sets: 4096
Number of ways: 3
L1 Inst Tag: 36 bits, Index: 6 bits, Offset: 6 bits
L1 Data Tag: 36 bits, Index: 6 bits, Offset: 6 bits
L2 Tag: 30 bits, Index: 12 bits, Offset: 6 bits
-------------------------

SIMULATION OUTPUT
L1 Instruction Accesses             9
L1 Instruction Misses               2
L1 Instruction Evictions            0
L1 Instruction Hit Time             4.00000000
L1 Instruction Miss Penalty         0.00000000
L1 Instruction Miss Rate            0.00000000
L1 Instruction Avg Access Time      0.00000000
L1 Data Accesses                    6
L1 Data Load Accesses               0
L1 Data Store Accesses              6
L1 Data Misses                      2
L1 Data Load Misses                 0
L1 Data Store Misses                2
L1 Data Evictions                   0
L1 Data Hit Time                    4.00000000
L1 Data Miss Penalty                0.00000000
L1 Data Miss Rate                   0.00000000
L1 Data Avg Access Time             0.00000000
L2 Accesses                         4
L2 Instruction Accesses             2
L2 Load Accesses                    0
L2 Store Accesses                   2
L2 Misses                           4
L2 Instruction Misses               2
L2 Load Misses                      0
L2 Store Misses                     2
L2 Evictions                        0
L2 Write Backs                      0
L2 Bytes Transferred                128
L2 Hit Time                         15.00000000
L2 Miss Penalty                     0.00000000
L2 Miss Rate                        0.00000000
L2 Avg Access Time                  0.00000000
Instruction Avg Access Time         0.00000000
Data (Load/Store) Avg Access Time   0.00000000
Overall Average Access Time         0.00000000



TRACE: xz.trace
SIMULATION CONFIGURATION
L1 Instruction Cache:  (C=15, B=6, S=3)
L1 Data Cache:         (C=15, B=6, S=3)
L2 Unified Cache:      (C=21, B=6, S=3)
Replacement Policy:    LRU
Write Policy:          WBWA
L1 Inst Cache: 
Number of sets: 64
Number of ways: 3
L1 Data Cache: 
Number of sets: 64
Number of ways: 3
L2 Cache: 
Number of sets: 4096
Number of ways: 3
L1 Inst Tag: 36 bits, Index: 6 bits, Offset: 6 bits
L1 Data Tag: 36 bits, Index: 6 bits, Offset: 6 bits
L2 Tag: 30 bits, Index: 12 bits, Offset: 6 bits
-------------------------

SIMULATION OUTPUT
L1 Instruction Accesses             20000000
L1 Instruction Misses               1986
L1 Instruction Evictions            1794
L1 Instruction Hit Time             4.00000000
L1 Instruction Miss Penalty         0.00000000
L1 Instruction Miss Rate            0.00000000
L1 Instruction Avg Access Time      0.00000000
L1 Data Accesses                    7972568
L1 Data Load Accesses               4016700
L1 Data Store Accesses              3955868
L1 Data Misses                      3939366
L1 Data Load Misses                 5188
L1 Data Store Misses                3934178
L1 Data Evictions                   3939174
L1 Data Hit Time                    4.00000000
L1 Data Miss Penalty                0.00000000
L1 Data Miss Rate                   0.00000000
L1 Data Avg Access Time             0.00000000
L2 Accesses                         3941352
L2 Instruction Accesses             1986
L2 Load Accesses                    5188
L2 Store Accesses                   3934178
L2 Misses                           3937389
L2 Instruction Misses               946
L2 Load Misses                      2410
L2 Store Misses                     3934033
L2 Evictions                        3164
L2 Write Backs                      78
L2 Bytes Transferred                251787392
L2 Hit Time                         15.00000000
L2 Miss Penalty                     0.00000000
L2 Miss Rate                        0.00000000
L2 Avg Access Time                  0.00000000
Instruction Avg Access Time         0.00000000
Data (Load/Store) Avg Access Time   0.00000000
Overall Average Access Time         0.00000000



