Info (10281): Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/sizhe/Desktop/385fp/ECE385-FINAL-2DMC/2DMC/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/sizhe/Desktop/385fp/ECE385-FINAL-2DMC/2DMC/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/sizhe/Desktop/385fp/ECE385-FINAL-2DMC/2DMC/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/sizhe/Desktop/385fp/ECE385-FINAL-2DMC/2DMC/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv Line: 49
Warning (10268): Verilog HDL information at keyboard.sv(106): always construct contains both blocking and non-blocking assignments File: C:/Users/sizhe/Desktop/385fp/ECE385-FINAL-2DMC/2DMC/keyboard.sv Line: 106
Warning (10273): Verilog HDL warning at HexDriver.sv(23): extended using "x" or "z" File: C:/Users/sizhe/Desktop/385fp/ECE385-FINAL-2DMC/2DMC/HexDriver.sv Line: 23
