
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000691                       # Number of seconds simulated
sim_ticks                                   691185000                       # Number of ticks simulated
final_tick                                  691185000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 162654                       # Simulator instruction rate (inst/s)
host_op_rate                                   315767                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               47850648                       # Simulator tick rate (ticks/s)
host_mem_usage                                 450904                       # Number of bytes of host memory used
host_seconds                                    14.44                       # Real time elapsed on the host
sim_insts                                     2349472                       # Number of instructions simulated
sim_ops                                       4561137                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    691185000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         100864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         220608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             321472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       100864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        100864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1576                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3447                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5023                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            3                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  3                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         145929093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         319173593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             465102686                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    145929093                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        145929093                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         277784                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               277784                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         277784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        145929093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        319173593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            465380470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1040.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1501.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3447.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000527952000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           62                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           62                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10835                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                954                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5024                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1064                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5024                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1064                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 316672                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4864                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   64896                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  321536                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                68096                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     76                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    24                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                91                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                41                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                60                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                79                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                87                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                62                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                63                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               99                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               48                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               62                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               42                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     691183000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5024                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1064                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1215                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     431                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1021                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    371.839373                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   225.159390                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   353.968900                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          288     28.21%     28.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          272     26.64%     54.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           91      8.91%     63.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           66      6.46%     70.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           42      4.11%     74.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           54      5.29%     79.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           19      1.86%     81.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           27      2.64%     84.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          162     15.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1021                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           62                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      79.612903                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.843365                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    176.832453                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             43     69.35%     69.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63             9     14.52%     83.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             3      4.84%     88.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      1.61%     90.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            2      3.23%     93.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      1.61%     95.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      1.61%     96.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            1      1.61%     98.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            1      1.61%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            62                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           62                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.354839                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.327863                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.009736                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               53     85.48%     85.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      1.61%     87.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                6      9.68%     96.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      1.61%     98.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      1.61%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            62                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        96064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       220608                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        64896                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 138984497.638114243746                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 319173593.176935255527                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 93890926.452396973968                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1577                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3447                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1064                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     61468250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    113893250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  16937190750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     38977.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33041.27                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15918412.36                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                     82586500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               175361500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   24740000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16690.89                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35440.89                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       458.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        93.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    465.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     98.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.73                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.35                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.60                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4171                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     756                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                72.69                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     113532.03                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  4633860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2436390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                21569940                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                2818800                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         34419840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             47486130                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1318080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       133749360                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        16319040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         62235300                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              326986740                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            473.081360                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            583426000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1729000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      14560000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    247810000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     42499750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      91255500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    293330750                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2756040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1438305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                13751640                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2474280                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         29502720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             39523800                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1883520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       102452370                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        25398720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         77974380                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              297155775                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            429.922199                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            599601250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3240000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      12480000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    308785500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     66145250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      75863750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    224670500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    691185000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  240094                       # Number of BP lookups
system.cpu.branchPred.condPredicted            240094                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             10991                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                95801                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   30424                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                300                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           95801                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              90733                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             5068                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1505                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    691185000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      890592                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      167505                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1830                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           129                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    691185000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    691185000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      269578                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           282                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       691185000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1382371                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             309380                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2680148                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      240094                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             121157                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        972871                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   22246                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  206                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1491                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          109                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          667                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    269404                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3157                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1295847                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.989901                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.658377                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   525333     40.54%     40.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     5626      0.43%     40.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    52548      4.06%     45.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    51236      3.95%     48.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    20357      1.57%     50.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    74804      5.77%     56.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    17972      1.39%     57.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    41177      3.18%     60.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   506794     39.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1295847                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.173683                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.938805                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   286680                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                257311                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    724068                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 16665                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  11123                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                5069000                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  11123                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   297148                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  136263                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5218                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    728311                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                117784                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                5019672                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2778                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  11654                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  15884                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  87149                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5717111                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              11104433                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          4828103                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           3762941                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               5176993                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   540118                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                172                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            132                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     67724                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               890493                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              175021                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             53576                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            13350                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4927410                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 286                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4812624                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              3778                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          366558                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       532033                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            222                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1295847                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.713883                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.793566                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              303230     23.40%     23.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               64505      4.98%     28.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              115027      8.88%     37.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              109701      8.47%     45.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              157202     12.13%     57.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              145577     11.23%     69.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              134791     10.40%     79.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              102989      7.95%     87.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              162825     12.57%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1295847                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   18510     10.60%     10.60% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     10.60% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     10.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   110      0.06%     10.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     10.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     10.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     10.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     10.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     10.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     10.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     10.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     10.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     10.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     14      0.01%     10.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     10.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     10      0.01%     10.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    17      0.01%     10.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     10.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     10.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    4      0.00%     10.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     10.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     10.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             78823     45.14%     55.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            66177     37.90%     93.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     93.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     93.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     93.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     93.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     93.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     93.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     93.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     93.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     93.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     93.73% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1698      0.97%     94.71% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   831      0.48%     95.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              8368      4.79%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               44      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             10846      0.23%      0.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2146051     44.59%     44.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                12599      0.26%     45.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1607      0.03%     45.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              566597     11.77%     56.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     56.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     56.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     56.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     56.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     56.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     56.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     56.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  729      0.02%     56.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     56.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                26702      0.55%     57.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     57.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1981      0.04%     57.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              390425      8.11%     65.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     65.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     65.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                960      0.02%     65.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          327404      6.80%     72.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            9980      0.21%     72.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     72.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         266240      5.53%     78.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.17% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               311745      6.48%     84.65% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              127782      2.66%     87.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          569861     11.84%     99.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          41051      0.85%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4812624                       # Type of FU issued
system.cpu.iq.rate                           3.481427                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      174606                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.036281                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            5481650                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2542831                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      2045322                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             5617829                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2751486                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2723544                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                2088409                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2887975                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           138131                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        53813                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           59                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           67                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        14603                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2571                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           401                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  11123                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   92759                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  5009                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4927696                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1861                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                890493                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               175021                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                177                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    630                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  3989                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             67                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2149                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        12402                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                14551                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4788813                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                875077                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             23811                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1042573                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   186656                       # Number of branches executed
system.cpu.iew.exec_stores                     167496                       # Number of stores executed
system.cpu.iew.exec_rate                     3.464202                       # Inst execution rate
system.cpu.iew.wb_sent                        4775838                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4768866                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   3158327                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4975138                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.449773                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.634822                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          366591                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             11073                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1239092                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.681032                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.152297                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       314961     25.42%     25.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       134693     10.87%     36.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       119324      9.63%     45.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        62848      5.07%     50.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       120821      9.75%     60.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        60529      4.88%     65.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        64988      5.24%     70.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        64029      5.17%     76.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       296899     23.96%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1239092                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2349472                       # Number of instructions committed
system.cpu.commit.committedOps                4561137                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         997098                       # Number of memory references committed
system.cpu.commit.loads                        836680                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     170323                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2716442                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2444623                       # Number of committed integer instructions.
system.cpu.commit.function_calls                30764                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         5033      0.11%      0.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1960499     42.98%     43.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           12569      0.28%     43.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.03%     43.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         563354     12.35%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     55.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     55.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           25785      0.57%     56.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     56.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.02%     56.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         389844      8.55%     64.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     64.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     64.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           294      0.01%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       327400      7.18%     72.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         9960      0.22%     72.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     72.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       266240      5.84%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          273082      5.99%     84.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         119536      2.62%     86.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       563598     12.36%     99.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        40882      0.90%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4561137                       # Class of committed instruction
system.cpu.commit.bw_lim_events                296899                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      5869921                       # The number of ROB reads
system.cpu.rob.rob_writes                     9913274                       # The number of ROB writes
system.cpu.timesIdled                             786                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           86524                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2349472                       # Number of Instructions Simulated
system.cpu.committedOps                       4561137                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.588375                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.588375                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.699596                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.699596                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  4436745                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1744019                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3740176                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2682337                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    786343                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   986916                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1427167                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    691185000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2367.558416                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                  95                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                17                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              5.588235                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2367.558416                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.289009                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.289009                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         3430                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         3421                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.418701                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1819783                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1819783                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    691185000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       733531                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          733531                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       159273                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         159273                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       892804                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           892804                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       892804                       # number of overall hits
system.cpu.dcache.overall_hits::total          892804                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        14216                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14216                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1148                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1148                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        15364                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          15364                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        15364                       # number of overall misses
system.cpu.dcache.overall_misses::total         15364                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    764738500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    764738500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     74821500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     74821500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    839560000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    839560000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    839560000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    839560000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       747747                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       747747                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       160421                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       160421                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       908168                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       908168                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       908168                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       908168                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.019012                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019012                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007156                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007156                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.016918                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016918                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.016918                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016918                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 53794.210748                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53794.210748                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 65175.522648                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65175.522648                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 54644.623796                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54644.623796                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 54644.623796                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54644.623796                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        12074                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               163                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    74.073620                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            3                       # number of writebacks
system.cpu.dcache.writebacks::total                 3                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        11912                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11912                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        11917                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11917                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11917                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11917                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2304                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2304                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1143                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1143                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         3447                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3447                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3447                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3447                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    149676000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    149676000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     73152500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     73152500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    222828500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    222828500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    222828500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    222828500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003081                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003081                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007125                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007125                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003796                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003796                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003796                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003796                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64963.541667                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64963.541667                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64000.437445                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64000.437445                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64644.183348                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64644.183348                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64644.183348                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64644.183348                       # average overall mshr miss latency
system.cpu.dcache.replacements                     17                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    691185000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           494.147810                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               71243                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1064                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             66.957707                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   494.147810                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.965132                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.965132                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          386                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            540380                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           540380                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    691185000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       267128                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          267128                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       267128                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           267128                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       267128                       # number of overall hits
system.cpu.icache.overall_hits::total          267128                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2274                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2274                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2274                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2274                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2274                       # number of overall misses
system.cpu.icache.overall_misses::total          2274                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    144709996                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    144709996                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    144709996                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    144709996                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    144709996                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    144709996                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       269402                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       269402                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       269402                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       269402                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       269402                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       269402                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008441                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008441                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008441                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008441                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008441                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008441                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 63636.761653                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 63636.761653                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 63636.761653                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 63636.761653                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 63636.761653                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 63636.761653                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2836                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                37                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    76.648649                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets            5                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1064                       # number of writebacks
system.cpu.icache.writebacks::total              1064                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          697                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          697                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          697                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          697                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          697                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          697                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1577                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1577                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1577                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1577                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1577                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1577                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    111760996                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    111760996                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    111760996                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    111760996                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    111760996                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    111760996                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005854                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005854                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005854                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005854                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005854                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005854                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70869.369689                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70869.369689                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70869.369689                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70869.369689                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70869.369689                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70869.369689                       # average overall mshr miss latency
system.cpu.icache.replacements                   1064                       # number of replacements
system.membus.snoop_filter.tot_requests          6105                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         1086                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    691185000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3880                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            3                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1064                       # Transaction distribution
system.membus.trans_dist::CleanEvict               14                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1143                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1143                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1577                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2304                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         4217                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4217                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         6911                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         6911                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  11128                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       168960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       168960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       220800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       220800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  389760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5024                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001592                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.039877                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5016     99.84%     99.84% # Request fanout histogram
system.membus.snoop_fanout::1                       8      0.16%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                5024                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11240500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8330498                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy           18179500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
