verilog xil_defaultlib --include "../../../../bram_test.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../bram_test.srcs/sources_1/bd/system/ipshared/8c62/hdl" --include "../../../../bram_test.srcs/sources_1/bd/system/ip/system_processing_system7_0_0" \
"../../../bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0_sim_netlist.v" \
"../../../bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_sim_netlist.v" \
"../../../bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0_sim_netlist.v" \
"../../../bd/system/ip/system_axi_gpio_2_0/system_axi_gpio_2_0_sim_netlist.v" \
"../../../bd/system/ip/system_xbar_0/system_xbar_0_sim_netlist.v" \
"../../../bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_sim_netlist.v" \
"../../../bd/system/sim/system.v" \
"d:/self_learning/PYNQ_Z2/prjs/bram_test/bram_test.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_0_0/system_axi_bram_ctrl_0_0_sim_netlist.v" \
"../../../bd/system/ip/system_axi_bram_ctrl_0_bram_0/sim/system_axi_bram_ctrl_0_bram_0.v" \
"d:/self_learning/PYNQ_Z2/prjs/bram_test/bram_test.srcs/sources_1/bd/system/ip/system_auto_pc_3/system_auto_pc_3_sim_netlist.v" \
"d:/self_learning/PYNQ_Z2/prjs/bram_test/bram_test.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v" \
"d:/self_learning/PYNQ_Z2/prjs/bram_test/bram_test.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_sim_netlist.v" \
"d:/self_learning/PYNQ_Z2/prjs/bram_test/bram_test.srcs/sources_1/bd/system/ip/system_auto_pc_2/system_auto_pc_2_sim_netlist.v" \

verilog xil_defaultlib "glbl.v"

nosort
