$date
	Fri Jun 26 16:00:22 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module counter_mod2_tb $end
$scope module DUT $end
$var wire 1 ! i_clk $end
$var wire 8 " i_data [7:0] $end
$var wire 1 # i_en $end
$var wire 1 $ i_ld $end
$var wire 1 % i_rst $end
$var wire 1 & i_up $end
$var wire 8 ' o_data [7:0] $end
$var reg 8 ( next [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
bx '
0&
0%
0$
1#
b11111110 "
0!
$end
#10
1!
#20
0!
#30
1!
#40
0!
#50
b11111110 '
b11111110 (
1!
1$
#60
0!
#70
1!
#80
0!
#90
1!
#100
0!
#110
b11111101 '
b11111101 (
1!
0$
#120
0!
#130
b11111110 '
b11111110 (
1!
1&
#140
0!
#150
b11111111 '
b11111111 (
1!
#160
0!
#170
b0 '
b0 (
1!
#180
0!
#190
b1 '
b1 (
1!
#200
0!
#210
b10 '
b10 (
1!
#220
0!
#230
b11 '
b11 (
1!
#240
0!
#250
b100 '
b100 (
1!
#260
0!
#270
b101 '
b101 (
1!
#280
0!
#290
b110 '
b110 (
1!
#295
0#
#300
0!
#310
1!
#320
0!
#330
1!
1%
#340
0!
#350
1!
#360
0!
#370
1!
#380
0!
#390
1!
#400
