module demux(in,sel,out);
input in;
input [2:0]sel;
output reg [7:0] out;
always@(*)
begin
out=0;
case(sel)
3'd0: out[0]=in;
3'd1: out[1]=in;
3'd2: out[2]=in;
3'd3: out[3]=in;
3'd4: out[4]=in;
3'd5: out[5]=in;
3'd6: out[6]=in;
3'd7: out[7]=in;
endcase
end
endmodule

--------------------------------------------------------------------------------------------------------------------------------------------------------------
TESTBENCH
--------------------------------------------------------------------------------------------------------------------------------------------------------------

module demux_tb();
reg in;
reg [2:0]sel;
wire [7:0]out;
demux dut(in,sel,out);
initial
begin
#5 in=1'b1;sel=3'b000;
#5 in=1'b0;sel=3'b001;
#5 in=1'b1;sel=3'b010;
#5 in=1'b0;sel=3'b011;
#5 in=1'b1;sel=3'b111;
$finish;
end
endmodule
