<!DOCTYPE html>
<html lang="en">

<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Verilog HDL: Ternary Adder Tree</title>

    <link rel="stylesheet" href="/css/dk_ipus_improve_network_latency_in_microservices_based_applications.css">
    <link rel="stylesheet" href="/css/rushita_automotive.css">

    <!-- header footer -->
    <link rel="stylesheet" href='/css/yatri.css'>

    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/css/bootstrap.min.css" rel="stylesheet"
        integrity="sha384-EVSTQN3/azprG1Anm3QDgpJLIm9Nao0Yz1ztcQTwFspd3yD65VohhpuuCOmLASjC" crossorigin="anonymous">
    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/js/bootstrap.bundle.min.js"
        integrity="sha384-MrcW6ZMFYlzcLA8Nl+NtUVF0sA7MsXsP1UyJoMp4YLEuNSfAP+JcXn/tWtIaxVXM"
        crossorigin="anonymous"></script>
    <link href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.6.0/css/all.min.css" rel="stylesheet">
</head>
<style>
    nav{
        position: relative !important;
    }
    .mv_pre {
        padding-left: 0rem !important;
    }
    .mv_pre {
    padding-top: 0.5625rem !important;
    }
    .dk_caption{
        padding: 20px 15px;
        background-color: #4C4C4C;
        color: #fff;
    }
</style> 

<body>

    <!-- header -->
    <div id="navbar"></div>

<!-- --------------------------------------------------------------------- -->
    <!-- <section>
        <nav class="mb_sub_nv">
            <div class="mv_breadcrumb">
                <ol class="mv_spark_breadcrumb_items">
                    <li><a href="">Altera® FPGAs and Programmable Devices</a></li>
                    <li><a href="">FPGA Product Support</a></li>
                    <li><a href="">FPGA Design Examples</a></li>
                    <li><a href="">FPGA Design Examples</a></li>
                </ol>
            </div>
        </nav>
    </section> -->

    <section class="m_ai_tdrop">
        <div>
            <button class="btn dropdown-toggle" type="button" data-bs-toggle="dropdown" aria-expanded="false">
                Altera® FPGAs and Programmable Devices
            </button>
            <ul class="dropdown-menu">
                <li><a class="dropdown-item m_dropActive" href="#">FPGA Products</a></li>
                <li><a class="dropdown-item m_dropActive" href="/Product/B8_FPGA_CPLD.html">FPGA Devices</a></li>
                <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_product/quartus_development_software_tools_quartus_prime_design_software_overview.html">FPGA Software</a></li>
                <li><a class="dropdown-item m_dropActive" href="/Product/B11_intel_intellectual.html">FPGA IP</a></li>
                <li><a class="dropdown-item m_dropActive" href="/Product/B12_intel_fpga_develop.html">FPGA DEVKITs</a></li>
                <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_developer_learn/developer_get_help_FPGA_support.html">FPGA Product Support</a></li>
            </ul>
        </div>


        <div class="m_ai_shlash">/</div>
        <div>
            <button class="btn dropdown-toggle" type="button" data-bs-toggle="dropdown" aria-expanded="false">
                FPGA Product Support
            </button>
            <ul class="dropdown-menu">
                <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_developer_learn/developer_get_help_FPGA_support_FPGA_developer_center.html">FPGA Developer Center</a></li>
                <li><a class="dropdown-item m_dropActive" href="#">FPGA Documentation</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/device_and_product_support_collections.html">Devices and Product collections</a></li>
                <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_product/FPGAs_programmable_devices_support_training.html">FPGA Technical Training</a></li>
                <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_product/design_examples.html">FPGA Design Examples</a></li>
                <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_product/quartus_development_software_tools_licensing.html">FPGA Licensing Center</a></li>
                <li><a class="dropdown-item m_dropActive" href="#">FPGA Downloads</a></li>
                <li><a class="dropdown-item m_dropActive" href="#">FPGA Knowledge Base</a></li>
                <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_developer_learn/developer_get_help_FPGA_support.html">FPGA Support Resources</a></li>
            </ul>
        </div>

        <div class="m_ai_shlash">/</div>

        <div>
            <button class="btn dropdown-toggle" type="button" data-bs-toggle="dropdown" aria-expanded="false">
                FPGA Design Examples
            </button>
            <ul class="dropdown-menu">
                <li><a class="dropdown-item m_dropActive" href="">FPGA Design Store</a></li>
                <li><a class="dropdown-item m_dropActive" href="">FPGA Design Examples</a></li>
                <li><a class="dropdown-item m_dropActive" href="">RocketBoards.org</a></li>
            </ul>
        </div>

        <div class="m_ai_shlash">/</div>

        <div>
            <button class="btn dropdown-toggle" type="button" data-bs-toggle="dropdown" aria-expanded="false">
                FPGA Design Examples
            </button>
            <ul class="dropdown-menu">
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Video_and_Image_Processing.html">Video and Image Processing</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Drive_on_a_Chip_Multi_Axis_Motor_Control.html">Drive-on-a-Chip Multi-Axis Motor Control</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/FPGA_Design_Security_Solution_Using_a_Secure_Memory_Device.html">FPGA Design Security Solution</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Timing_Analyzer_Clock_Analysis.html">Timing Analyzer Clock Analysis</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Quartus__Tcl_Example_Elaborate_Nodes_in_Timegroups.html">Quartus II Tcl Example: Elaborate Timegroups Nodes</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Quartus_Tcl_Example_Version_Number_in_a_VHDL_Register_Bank.html">Quartus® II Tcl Example: Ver. No. VHDL Reg. Bank</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Quartus_Tcl_Example_Automatic_Version_Number.html">Quartus® II Tcl Example: Automatic Version Number</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Quartus_II_Tcl_Example_Version_Number_in_a_VHDL_Register_Bank.html">Quartus® II Tcl Version Number in Verilog Register Bank</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Quartus_Tcl_Get_Subversion_Revision_Number.html">Quartus® II Tcl Get Subversion Revision Number</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Top_Level_Instance_Names_Matching_Wildcard_Pattern.html">Top-Level Instance Names Matching Wildcard Pattern</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Quartus_Tcl_Example_Increment_Version_Number_in_File.html">Quartus II Tcl Example: Increment Ver. No. in File</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Quartus_Tcl_Example_Date_Time_Stamp.html">Quartus® II Tcl Example: Date Time Stamp</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Quartus_II_Tcl_Design_Examples.html">Quartus® II Tcl Design Examples</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Quartus_II_Tcl_Export_Report_Data_to_CSV_File.html">Quartus® II Tcl Export Report Data to CSV File</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Quartus_II_Tcl_Example_Arbitrary_Paths_Timing_Reporting.html">Quartus® II Tcl - Arbitrary Paths Timing Reporting</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Platform_Designer_Formerly%20Qsys_Design_Examples.html">Platform Designer (Formerly Qsys) Design Examples</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Quartus_II_Tcl_Example_Opening_Projects.html">Quartus® II Tcl Example: Opening Projects</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Quartus_II_Tcl_Example_Non_Default_Global_Assignments.html">Quartus® II Tcl Example: Non-Default Global Assign</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Quartus_II_Tcl_Example_Find_a_Timing_Node.html">Quartus® II Tcl Example: Find a Timing Node</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Timing_Analyzer_Example_Multicycle_Exceptions.html">Timing Analyzer Example: Multicycle Exceptions</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Simplify_Design_Reuse_with_Dynamic_SDC_Constraints.html">Simplify Design Reuse with Dynamic SDC Constraints</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Timing_Analyzer_Report_Multiple_Operating_Conditions.html">Timing Analyzer Report Multi Operating Conditions</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/MicroC_OS_II_RTOS_with the_Nios_II_Processor.html">MicroC/OS-II RTOS with the Nios® II Processor</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Timing_Analyzer_Example_Constraining_Generated_Clocks.html">Timing Analyzer: Constraining Generated Clocks</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Timing_Analyzer_Example_Failing_Clocks_Summary_Report.html">Timing Analyzer: Failing Clocks Summary Report</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Timing_Analyzer_Instance_and_Entity_in_Scripts.html">Timing Analyzer Instance and Entity in Scripts</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Constraining_an_Edge_Aligned_Source_Synchronous_Output.html">Constrain Edge-Aligned Source-Synchronous Output</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Constraining_an_Edge_Aligned_Source_Synchronous_Input.html">Constrain Edge-Aligned Source-Synchronous Input</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Get_Clocks_Feeding_a_Pin.html">Get Clocks Feeding a Pin</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Timing_Analyzer_Clock_Multiplexer_Examples.html">Timing Analyzer Clock Multiplexer Examples</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Constrain_Center_Aligned_Source_Synchronous_Output.html">Constrain Center-Aligned Source-Synchronous Output</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Constraining_a_Center_Aligned_Source_Synchronous_Input.html">Constraining a Center-Aligned Source-Synchronous Input</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Platform_Designer_Tutorial_Design_Example.html">Platform Designer Tutorial Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Quartus_II_Tcl_Example_Report_Levels_of_Logic.html">Quartus® II Tcl Example: Report Levels of Logic</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/BFM_Simulation_HPS_AXI_Bridge_Interface_to_FPGA_Core.html">BFM Simulation HPS AXI* Bridge Interface</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Demo_AXI_Memory_Design_Example.html">Demo AXI Memory Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Alternative_Nios_II_Boot_Methods.html">Alternative Nios® II Boot Methods</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Report_Levels_of_Logic.html">Report Levels of Logic</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Quartus_II_Tcl_Example_Date_&_Time_Formatting.html">Quartus® II Tcl Example: Date and Time Formatting</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Quartus_II_Tcl_Example_Custom_Report_Panels.html">Quartus® II Tcl Example: Custom Report Panels</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Quartus_II_Tcl_Automatically_Archiving_Projects.html">Quartus® II Tcl Automatically Archiving Projects</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Quartus_II_Tcl_Example_Make_All_Pins_Virtual..html">Quartus® II Tcl Example: Make All Pins Virtual</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/VHDL_Tri_State_Buses.html">VHDL: Tri-State Buses</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/video_downscaling_design_example.html">Video Downscaling Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/VHDL_Creating_a_Hierarchical_Design.html">VHDL: Creating a Hierarchical Design</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/VHDL_Converting_a_Hexadecimal_Value_to_a_Standard_Logic_Vector.html">VHDL: Converting a Hexadecimal Value</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/VHDL_Unsigned_Multiply_Adder.html">VHDL: Unsigned Multiply-Adder</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/VHDL_Unsigned_Multiplier_with_Registered.html">VHDL: Unsigned Multiplier with Registered I/O</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/VHDL_True_Dual_Port_RAM_with_a_Single_Clock.html">VHDL: True Dual-Port RAM with a Single Clock</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/VHDL_Templates_for_State_Machines.html">VHDL Templates for State Machines</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/VHDL_Single_Port_ROM.html">VHDL: Single-Port ROM</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/VHDL_Single_Port_RAM.html">VHDL: Single-Port RAM</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Verilog_HDL_Dual_Clock_Synchronous_RAM.html">VHDL: Single Clock Synchronous RAM</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Verilog_HDL_Signed_Multiplier_Adder.html">VHDL: Signed Multiplier-Accumulator</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/VHDL_Signed_Multiplier.html">VHDL: Signed Multiplier</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/VHDL_Implementing_Functions.html">VHDL Implementing Functions</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Verilog_HDL_Template_for_Inferring_DSP_Blocks_in_Stratix_III_and_IV_FPGAs.html">VHDL Template for Inferring DSP Blocks</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/VHDL_Gray_Counter.html">VHDL: Gray Counter</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/VHDL_Dual_Port_ROM.html">VHDL: Dual-Port ROM</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/VHDL_Dual_Clock_Synchronous_RAM.html">VHDL: Dual Clock Synchronous RAM</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/VHDL_Counter_with_Synchronous_Reset.html">VHDL: Counter with Synchronous Reset</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/VHDL_Binary_Adder_Tree.html">VHDL: Binary Adder Tree</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/VHDL_Adder_Subtractor.html">VHDL: Adder/Subtractor</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Verilog_HDL_8x64_Shift_Register_with_Taps.html">VHDL: 8 x 64 Shift Register with Taps</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/VHDL_1x64_Shift_Register.html">VHDL: 1x64 Shift Register</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Verilog_HDL_Unsigned_Multiplier_Accumulator.html">Verilog HDL: Unsigned Multiplier-Accumulator</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Verilog_HDL_Unsigned_Multiplier.html">Verilog HDL: Unsigned Multiplier</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Verilog_HDL_True_Dual_Port_RAM_with_Single_Clock.html">Verilog HDL True Dual-Port RAM with Single Clock</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Verilog_HDL_Tri_State_Instantiation.html">Verilog HDL: Tri-State Instantiation</a></li>
                <li><a class="dropdown-item m_dropActive" href="#">Verilog HDL: Ternary Adder Tree</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Verilog_HDL_Templates_for_State_Machines.html">Verilog HDL Templates for State Machines</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Verilog_HDL_Synchronous_State_Machine.html">Verilog HDL: Synchronous State Machine</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Verilog_HDL_Single_Port_RAM.html">Verilog HDL: Single-Port RAM</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Verilog_HDL_Single_Clock_Synchronous_RAM.html">Verilog HDL: Single Clock Synchronous RAM</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Verilog_HDL_Signed_Multiplier_Adder.html">Verilog HDL: Signed Multiplier-Adder</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Verilog_HDL_Signed_Multiplier_with_Registered.html">Verilog HDL: Signed Multiplier with Registered I/O</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Verilog_HDL_Parameter_RAM_with_Separate_Input_&_Output_Ports.html">Verilog HDL Parameter RAM with Separate Input & Output Ports</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Verilog_Design_Examples.html">Verilog Design Examples</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Verilog_HDL_High_Speed_Differential_Capability.html">Verilog HDL High-Speed Differential I/O Capability</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Verilog_HDL_Creating_a_Hierarchical_Design.html">Verilog HDL: Creating a Hierarchical Design</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Verilog_HDL_Template_for_Inferring_DSP_Blocks_in_Stratix_III_and_IV_FPGAs.html">VHDL Template for Inferring DSP Blocks</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/VHDL_Gray_Counter.html">Verilog HDL: Gray Counter</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Verilog_FFT_with_32K_Point_Transform_Length.html">Verilog: FFT with 32K-Point Transform Length</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/POS_PHY_Level_4_SPI_4.2_External_PLL_Sharing.html">POS-PHY Level 4 (SPI-4.2) External PLL Sharing</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/VHDL_Dual_Clock_Synchronous_RAM.html">Verilog HDL: Dual Clock Synchronous RAM</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Verilog_HDL_Counter_with_Asynchronous_Reset.html">Verilog HDL: Counter with Asynchronous Reset</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Verilog_HDL_Parameterized_Counter.html">Verilog HDL: Parameterized Counter</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Verilog_HDL_Binary_Adder_Tree.html">Verilog HDL: Binary Adder Tree</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Verilog_HDL_Bidirectional_Pin.html">Verilog HDL: Bidirectional Pin</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Verilog_HDL_Behavioral_Counter.html">Verilog HDL: Behavioral Counter</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Verilog_HDL_Adder_Subtractor.html">Verilog HDL: Adder/Subtractor</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Verilog_HDL_8x64_Shift_Register_with_Taps.html">Verilog HDL: 8x64 Shift Register with Taps</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Verilog_HDL_Customized_4_Port_Crosspoint_Switch.html">Verilog HDL: Customized 4-Port Crosspoint Switch</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Verilog_HDL_1x64_Shift_Register.html">Verilog HDL: 1x64 Shift Register</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Verilog_HDL_16x16_Crosspoint_Switch.html">Verilog HDL: 16x16 Crosspoint Switch</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/OpenCL_Vector_Addition_Design_Example.html">OpenCL™ Vector Addition Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/VHDL_Counter.html">VHDL: Counter</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/VHDL_Bidirectional_Bus.html">VHDL: Bidirectional Bus</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/time_domain_finite_impulse_response_fir_filter.html">Time-Domain Finite Impulse Response (FIR) Filter</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Sobel_Filter_Design_Example.html">Sobel Filter Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/SignalTap_State_Based_Triggering_Flow.html">SignalTap* II State-Based Triggering Flow</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Shared_Memory_Partition_Design_Example.html">Shared Memory Partition Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Single_Port_Triple_Speed_Ethernet_On_Board_PHY_Chip_Reference_Design.html">Single-Port Triple-Speed Ethernet On-Board PHY Chip Reference Design</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/PCI_Express_Avalon_MM_High_Performance_DMA.html">PCI* Express Avalon®-MM High-Performance DMA</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/10_Gbps_Ethernet_Hardware_Demonstration.html">10-Gbps Ethernet Hardware Demonstration</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/optical_flow_design_example.html">Optical Flow Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/OPRA_FAST_Parser_Design_Example.html">OPRA FAST Parser Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/On_Chip_Debugging_Design_Examples.html">On-Chip Debugging Design Examples</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/MAX_Design_Examples.html">MAX® II Design Examples</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Multithread_Vector_Operation_Design_Example.html">Multithread Vector Operation Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Multifunction_Printer_Error_Diffusion.html">Multifunction Printer Error Diffusion</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/matrix_multiplication_design_example.html">Matrix Multiplication Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/OpenCL_Library.html">OpenCL™ Library</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/JPEG_Decoder_for_OpenCL.html">JPEG Decoder for OpenCL™</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/DSP_Design_Examples.html">DSP Design Examples</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Hello_World_Design_Example.html">Hello World Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Gzip_Compression_OpenCL_Design_Example.html">Gzip Compression OpenCL™ Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/FPGA_to_HPS_Bridges_Design_Example.html">FPGA-to-HPS Bridges Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/OpenCL_Mandelbrot_Fractal_Algorithm.html">OpenCL™ Mandelbrot Fractal Algorithm</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/OpenCL_Host_Pipe_Design_Example.html">OpenCL™ Host Pipe Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/OpenCL_2D_Fast_Fourier_Transform_Design_Example.html">OpenCL™ 2D Fast Fourier Transform Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="OpenCL_Fast_Fourier_Transform_FFT_1D_Off_Chip.html">OpenCL™ Fast Fourier Transform FFT (1D) Off-Chip</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/OpenCL_Fast_Fourier_Transform_FFT_1D.html">OpenCL™ Fast Fourier Transform FFT (1D)</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Finite_Difference_Computation_3D_Design_Example.html">Finite Difference Computation (3D) Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Using_NicheStack_TCP_IP_Stack_Nios_Edition.html">Using NicheStack TCP/IP Stack – Nios® II Edition</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Triple_Speed_Ethernet_Design_Example.html">Triple Speed Ethernet Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Constrain_RGMII_Interface_of_Triple_Speed_Ethernet.html">Constrain RGMII Interface of Triple Speed Ethernet</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Nios_Processor_with_Tightly_Coupled_Memory.html">Nios® II Processor with Tightly Coupled Memory</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/SPI_Agent_to_Avalon_Host_Bridge.html">SPI Agent to Avalon® Host Bridge</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Nios_Ethernet_Standard_Design_Example.html">Nios® II Ethernet Standard Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Nios_Processor_with_Memory_Management_Unit.html">Nios® II Processor with Memory Management Unit</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Web_Server_Design_Example.html">Web Server Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/MicroC_OS_Mutex_Example.html">MicroC/OS-II Mutex Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/MAX_and_MAX_CPLD_Design_Examples.html">MAX® II and MAX CPLD Design Examples</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Serial_Design_Examples.html">Serial Design Examples</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Ethernet_Design_Examples.html">Ethernet Design Examples</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Embedded_Processors_Design_Examples.html">Embedded Processors Design Examples</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/TSE_nstantiate_TSE_with_External_ALTGX_ALTLVDS.html">TSE: Instantiate TSE with External ALTGX / ALTLVDS</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Map_HPS_IP_Peripheral_Signals_to_FPGA_Interface.html">Map HPS IP Peripheral Signals to FPGA Interface</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/HiSPi_Imager_Connectivity_Design_Example.html">HiSPi Imager Connectivity Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Network_Time_Protocol_Client_Design_Example.html">Network Time Protocol Client Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Fast_Nios_Hardware_Design_Example.html">Fast Nios® II Hardware Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Nios_Ethernet_Acceleration_Design_Example.html">Nios® II Ethernet Acceleration Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Designing_Digital_down_Conversion_Systems_Using_CIC_and_FIR_Filters.html">Designing Digital down Conversion Systems Using CIC and FIR Filters</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Application_Selector_Example.html">Application Selector Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Debugging_with_System_Console_Over_TCP_IP.html">Debugging with System Console Over TCP/IP</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Avalon_Component_Interfaces_Supported_in_the_Component_Editor.html">Avalon® Component Interfaces Supported in the Component Editor Version 7.2 and Later</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Examples_of_Changes_to_Typical_Avalon_Interfaces_for_the_Component_Editor_Version.html">Examples of Changes to Typical Avalon® Interfaces for the Component Editor Version 7.2 and Later</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Document_Filtering_Design_Example.html">Document Filtering Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Channelizer_Design_Example.html">Channelizer Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/OpenCL_Implement_Asian_Options_Pricing_Algorithm.html">OpenCL™ Implement Asian Options Pricing Algorithm</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Design_Entry_Tool_Examples.html">Design Entry Tool Examples</a></li>
            </ul>
        </div>

        <div class="m_ai_shlash">/</div>
        <div class="m_ai_httl">Verilog HDL: Ternary Adder Tree</div>

    </section>
<!-- --------------------------------------------------------------------- -->

    <!-- Optimize Fine-Tuning and Deployment of LLMs on an AI PC -->
    <section>
        <div class="mv_intel_amx_bg_color" style="padding: 3rem 0rem; background-color: #548FAD;">
            <div class="container">
                <div class="row mv_intel_amx_content">
                    <div class="col-md-9 mv_intel_amx_item">
                        <div class="mv_intel_amx">
                            <h3 style="font-weight: 300;">Verilog HDL: Ternary Adder Tree</h3>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>

    <section class="container py-5">
        <div class="row">
            <div class="d-flex justify-content-end col-xl-10 py-3 d-md-none">
                <i class="fa-solid fa-print fs-4 px-2 " style="color:#0068B5"></i>
                <i class="fa-regular fa-envelope fs-4 px-2" style="color:#0068B5"></i>
            </div>
            <div class="col-lg-3 col-md-4">
                <!-- nav -->
                <!-- <div class="VK_client_app_navigation VK_ai_navigation">
                    <div class="justify-content-center align-items-center overflow-hidden flex-nowrap mb-4">
                        <ul class="VK_ai_nav_bar list-unstyled m-0">
                            <li>
                                <a href="#dk_table1_true" class="text-dark text-decoration-none d-block">
                                    Table 1. True Dual-Port RAM with a Single Clock Port Listing
                                 </a>
                            </li>
                            <li>
                                <a href="#dk_related_links" class="text-dark text-decoration-none d-block VK_ai_nav_link">
                                    Related Links
                                </a>
                            </li>
                        </ul>   
                    </div>
                </div>   -->
                <div class="dk_things_code_main">
                    
                </div>
                <div class="dk_things_code_main">
                    <div class="dk_things_code" style="padding: 1.25rem 1rem .5rem 1rem !important;">
                        
                    </div>
                </div>
            </div>
            <div class="col-lg-9 col-md-8">
                <div class="d-md-flex justify-content-end col-xl-10 py-3 d-none">
                    <!-- <i class="fa-regular fa-file-lines fs-4 px-2" style="color:#0068B5"></i> -->
                    <i class="fa-solid fa-print fs-4 px-2 " style="color:#0068B5"></i>
                    <i class="fa-regular fa-envelope fs-4 px-2" style="color:#0068B5"></i>
                </div>
                <div class="col-xl-10">
                    <p>&nbsp;</p>
                    <section>
                        <div style="font-size: 1.25rem;">
                            <p>This example describes a parameterized ternary adder tree in Verilog HDL. For devices which contain large lookup tables as combinational logic structures in logic element (LE) such as Stratix® II, structuring adder trees as ternary adder trees can give significant performance improvement.</p>
                        </div>
                        <div style="padding: 3rem 0rem;">
                            <img class="w-100" src="/img/darshit_image/ternary-adder-tree-vlog1-1_1920-1080.webp" alt="">
                            <div class="dk_caption"> <p class="mb-0">Figure 1. Ternary adder tree top-level diagram.</p>
                            </div>
                        </div>
                          <section>
                            <p>&nbsp;</p>
                            <div style="font-size: 1.25rem;">
                                <p class="mb-0">Download the files used in this example:</p>
                                <ul>
                                    <li><a class="b_special_a1" href="">Download ternary_adder_tree.zip</a></li>
                                    <li><a class="b_special_a1" href="">Download ternary adder tree README file</a></li>
                                </ul>
                                <p>The use of this design is governed by, and subject to, the terms and conditions of the <a class="b_special_a1" href="">Intel® Design Example License Agreement</a>.</p>
                                <section id="dk_table1_true">
                                    <div style="padding: 2rem 0rem;">
                                        <h3 style="font-weight: 350;">Table 1. Ternary Adder Tree Port Listing</h3>
                                    </div>
                                    <table class="mv_product_table w-100 mb-4">
                                        <thead>
                                            <tr>
                                                <th><b>Port Name</b></th>
                                                <th><b>Type</b></th>
                                                <th><b>Description</b></th>
                                            </tr>
                                        </thead>
                                        <tbody>
                                            <tr class="data" data-category-id="">
                                                <td><b>A, B, C, D, E</b></td>
                                                <td>Input</td>
                                                <td>Parameterized inputs to adder tree</td>
                                            </tr>
                                            <tr class="data" data-category-id="">
                                                <td><b>CLK</b></td>
                                                <td>Input</td>
                                                <td>Clock</td>
                                            </tr>
                                            <tr class="data" data-category-id="">
                                                <td><b>OUT</b></td>
                                                <td>Output</td>
                                                <td>Parameterized output of adder tree</td>
                                            </tr>
                                        </tbody>
                                    </table>
                                </section>
                               
                                <section id="dk_related_links">
                                    <div style="padding: 3rem 0rem 1rem;">
                                        <h3 style="font-weight: 350;">Related Links</h3>
                                        <ul>
                                            <li><a class="b_special_a1" href="">Recommended HDL coding styles chapter of the Quartus® II handbook › </a></li>
                                            <li><a class="b_special_a1" href="">How to use Verilog HDL examples ›</a></li>
                                        </ul>
                                    </div>
                                </section>
                            </div>
                        </section>

                    </section>
                </div>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-- footer -->
    <div id="footer"></div>

    <!-- script header and footer -->
    <script>
        // navbar include  
        fetch('/y_index/y_navbar.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('navbar').innerHTML = data;
            });
        // footer include 
        fetch('/y_index/y_footer.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('footer').innerHTML = data;
            });
    </script>

    <!-- nav script -->
    <script>
        document.addEventListener('DOMContentLoaded', function () {
            const nav = document.querySelector('.VK_client_app_navigation');
            const navLinks = document.querySelectorAll('.VK_ai_nav_bar a');
            const sections = document.querySelectorAll('section[id]');
            let navOffset = nav.offsetTop;

            // Add smooth scrolling to all links
            navLinks.forEach(link => {
                link.addEventListener('click', function (e) {
                    e.preventDefault();
                    document.querySelector(this.getAttribute('href')).scrollIntoView({
                        behavior: 'smooth'
                    });
                });
            });

            // Sticky Navigation
            window.addEventListener('scroll', () => {
                if (window.pageYOffset >= navOffset) {
                    nav.classList.add('VK_sticky_nav_bar');
                } else {
                    nav.classList.remove('VK_sticky_nav_bar');
                }
                // Section highlighting
                sections.forEach(section => {
                    const sectionTop = section.offsetTop - nav.clientHeight;
                    const sectionHeight = section.clientHeight;
                    console.log(sectionTop);
                    console.log(sectionHeight);
                    if (window.pageYOffset >= sectionTop && window.pageYOffset <= sectionTop + sectionHeight) {
                        navLinks.forEach(link => {
                            link.classList.remove('active');
                            if (link.getAttribute('href') === `#${section.id}`) {
                                link.classList.add('active');

                                // Ensure the active link is visible in the nav bar
                                const navBar = document.querySelector('.VK_ai_nav_bar');
                                const activeLink = document.querySelector('.VK_ai_nav_bar a.active');
                                const linkRect = activeLink.getBoundingClientRect();
                                const navBarRect = navBar.getBoundingClientRect();

                                if (linkRect.left < navBarRect.left || linkRect.right > navBarRect.right) {
                                    activeLink.scrollIntoView({ inline: 'center', behavior: 'smooth' });
                                }
                            }
                        });
                    }
                });
            });
        });
    </script>

    <!-- copy script -->
    <script>
        document.addEventListener("DOMContentLoaded", () => {
            document.querySelectorAll(".mv_copy_icon").forEach((icon) => {
                icon.addEventListener("click", async function () {
                    try {
                        const toolbar = this.closest(".mv_code_toolbar");
                        const codeBlock = toolbar.querySelector(".code-content");
                        const codeContent = codeBlock.innerText;

                        // Use Clipboard API to copy text
                        await navigator.clipboard.writeText(codeContent);

                        // Hide the copy icon and show the "Copied!" message
                        const message = toolbar.querySelector(".mv_copy_message");
                        this.classList.add("hidden"); // Hide the copy icon
                        message.classList.remove("hidden"); // Show the "Copied!" message

                        // Hide the message and show the icon again after 2 seconds
                        setTimeout(() => {
                            message.classList.add("hidden");
                            this.classList.remove("hidden");
                        }, 2000); // Adjust delay as needed

                    } catch (err) {
                        console.error('Failed to copy text: ', err);
                    }
                });
            });
        });
    </script>

</body>

</html>


