$date
	Mon Nov 03 08:38:10 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module demux_1x8_tb $end
$var wire 8 ! out [7:0] $end
$var reg 3 " addr [2:0] $end
$var reg 1 # in $end
$var reg 1 $ sel $end
$scope module uut $end
$var wire 3 % addr [2:0] $end
$var wire 1 # in $end
$var wire 1 $ sel $end
$var reg 8 & out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
b0 %
0$
1#
b0 "
b0 !
$end
#10000
b1 !
b1 &
1$
#20000
b100000 !
b100000 &
b101 "
b101 %
#30000
b10000000 !
b10000000 &
b111 "
b111 %
#40000
b0 !
b0 &
0#
b10 "
b10 %
#50000
