module AG (clk, reset, sel, addr);
input clk,reset,sel;
output reg [7:0] addr;
reg [6:0] count;

always @ (posedge clk posedge reset)
begin
 if (reset == 1'd1)
	 count <= 0;
  else 
    count <= (count>=7'd127) ? 7'd0 : count + 1;
 end
 
always @ (posedge clk)
	addr <= {sel,count};
	
endmodule
 
