
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//column_clang_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402200 <.init>:
  402200:	stp	x29, x30, [sp, #-16]!
  402204:	mov	x29, sp
  402208:	bl	4028f0 <scols_reset_iter@plt+0x60>
  40220c:	ldp	x29, x30, [sp], #16
  402210:	ret

Disassembly of section .plt:

0000000000402220 <mbrtowc@plt-0x20>:
  402220:	stp	x16, x30, [sp, #-16]!
  402224:	adrp	x16, 41b000 <scols_reset_iter@plt+0x18770>
  402228:	ldr	x17, [x16, #4088]
  40222c:	add	x16, x16, #0xff8
  402230:	br	x17
  402234:	nop
  402238:	nop
  40223c:	nop

0000000000402240 <mbrtowc@plt>:
  402240:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  402244:	ldr	x17, [x16]
  402248:	add	x16, x16, #0x0
  40224c:	br	x17

0000000000402250 <memcpy@plt>:
  402250:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  402254:	ldr	x17, [x16, #8]
  402258:	add	x16, x16, #0x8
  40225c:	br	x17

0000000000402260 <_exit@plt>:
  402260:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  402264:	ldr	x17, [x16, #16]
  402268:	add	x16, x16, #0x10
  40226c:	br	x17

0000000000402270 <strtoul@plt>:
  402270:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  402274:	ldr	x17, [x16, #24]
  402278:	add	x16, x16, #0x18
  40227c:	br	x17

0000000000402280 <strlen@plt>:
  402280:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  402284:	ldr	x17, [x16, #32]
  402288:	add	x16, x16, #0x20
  40228c:	br	x17

0000000000402290 <fputs@plt>:
  402290:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  402294:	ldr	x17, [x16, #40]
  402298:	add	x16, x16, #0x28
  40229c:	br	x17

00000000004022a0 <mbstowcs@plt>:
  4022a0:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  4022a4:	ldr	x17, [x16, #48]
  4022a8:	add	x16, x16, #0x30
  4022ac:	br	x17

00000000004022b0 <exit@plt>:
  4022b0:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  4022b4:	ldr	x17, [x16, #56]
  4022b8:	add	x16, x16, #0x38
  4022bc:	br	x17

00000000004022c0 <dup@plt>:
  4022c0:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  4022c4:	ldr	x17, [x16, #64]
  4022c8:	add	x16, x16, #0x40
  4022cc:	br	x17

00000000004022d0 <scols_line_refer_data@plt>:
  4022d0:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  4022d4:	ldr	x17, [x16, #72]
  4022d8:	add	x16, x16, #0x48
  4022dc:	br	x17

00000000004022e0 <strtoimax@plt>:
  4022e0:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  4022e4:	ldr	x17, [x16, #80]
  4022e8:	add	x16, x16, #0x50
  4022ec:	br	x17

00000000004022f0 <scols_line_get_column_cell@plt>:
  4022f0:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  4022f4:	ldr	x17, [x16, #88]
  4022f8:	add	x16, x16, #0x58
  4022fc:	br	x17

0000000000402300 <scols_table_set_name@plt>:
  402300:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  402304:	ldr	x17, [x16, #96]
  402308:	add	x16, x16, #0x60
  40230c:	br	x17

0000000000402310 <strtod@plt>:
  402310:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  402314:	ldr	x17, [x16, #104]
  402318:	add	x16, x16, #0x68
  40231c:	br	x17

0000000000402320 <scols_table_enable_noheadings@plt>:
  402320:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  402324:	ldr	x17, [x16, #112]
  402328:	add	x16, x16, #0x70
  40232c:	br	x17

0000000000402330 <scols_column_get_header@plt>:
  402330:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  402334:	ldr	x17, [x16, #120]
  402338:	add	x16, x16, #0x78
  40233c:	br	x17

0000000000402340 <scols_table_new_column@plt>:
  402340:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  402344:	ldr	x17, [x16, #128]
  402348:	add	x16, x16, #0x80
  40234c:	br	x17

0000000000402350 <scols_free_iter@plt>:
  402350:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  402354:	ldr	x17, [x16, #136]
  402358:	add	x16, x16, #0x88
  40235c:	br	x17

0000000000402360 <ttyname@plt>:
  402360:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  402364:	ldr	x17, [x16, #144]
  402368:	add	x16, x16, #0x90
  40236c:	br	x17

0000000000402370 <sprintf@plt>:
  402370:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  402374:	ldr	x17, [x16, #152]
  402378:	add	x16, x16, #0x98
  40237c:	br	x17

0000000000402380 <__cxa_atexit@plt>:
  402380:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  402384:	ldr	x17, [x16, #160]
  402388:	add	x16, x16, #0xa0
  40238c:	br	x17

0000000000402390 <fputc@plt>:
  402390:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  402394:	ldr	x17, [x16, #168]
  402398:	add	x16, x16, #0xa8
  40239c:	br	x17

00000000004023a0 <putwchar@plt>:
  4023a0:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  4023a4:	ldr	x17, [x16, #176]
  4023a8:	add	x16, x16, #0xb0
  4023ac:	br	x17

00000000004023b0 <scols_table_set_column_separator@plt>:
  4023b0:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  4023b4:	ldr	x17, [x16, #184]
  4023b8:	add	x16, x16, #0xb8
  4023bc:	br	x17

00000000004023c0 <snprintf@plt>:
  4023c0:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  4023c4:	ldr	x17, [x16, #192]
  4023c8:	add	x16, x16, #0xc0
  4023cc:	br	x17

00000000004023d0 <localeconv@plt>:
  4023d0:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  4023d4:	ldr	x17, [x16, #200]
  4023d8:	add	x16, x16, #0xc8
  4023dc:	br	x17

00000000004023e0 <stpcpy@plt>:
  4023e0:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  4023e4:	ldr	x17, [x16, #208]
  4023e8:	add	x16, x16, #0xd0
  4023ec:	br	x17

00000000004023f0 <fileno@plt>:
  4023f0:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  4023f4:	ldr	x17, [x16, #216]
  4023f8:	add	x16, x16, #0xd8
  4023fc:	br	x17

0000000000402400 <wcspbrk@plt>:
  402400:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  402404:	ldr	x17, [x16, #224]
  402408:	add	x16, x16, #0xe0
  40240c:	br	x17

0000000000402410 <fclose@plt>:
  402410:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  402414:	ldr	x17, [x16, #232]
  402418:	add	x16, x16, #0xe8
  40241c:	br	x17

0000000000402420 <fopen@plt>:
  402420:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  402424:	ldr	x17, [x16, #240]
  402428:	add	x16, x16, #0xf0
  40242c:	br	x17

0000000000402430 <malloc@plt>:
  402430:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  402434:	ldr	x17, [x16, #248]
  402438:	add	x16, x16, #0xf8
  40243c:	br	x17

0000000000402440 <wcwidth@plt>:
  402440:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  402444:	ldr	x17, [x16, #256]
  402448:	add	x16, x16, #0x100
  40244c:	br	x17

0000000000402450 <scols_column_get_flags@plt>:
  402450:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  402454:	ldr	x17, [x16, #264]
  402458:	add	x16, x16, #0x108
  40245c:	br	x17

0000000000402460 <strncmp@plt>:
  402460:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  402464:	ldr	x17, [x16, #272]
  402468:	add	x16, x16, #0x110
  40246c:	br	x17

0000000000402470 <bindtextdomain@plt>:
  402470:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  402474:	ldr	x17, [x16, #280]
  402478:	add	x16, x16, #0x118
  40247c:	br	x17

0000000000402480 <__libc_start_main@plt>:
  402480:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  402484:	ldr	x17, [x16, #288]
  402488:	add	x16, x16, #0x120
  40248c:	br	x17

0000000000402490 <fgetc@plt>:
  402490:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  402494:	ldr	x17, [x16, #296]
  402498:	add	x16, x16, #0x128
  40249c:	br	x17

00000000004024a0 <scols_table_get_column@plt>:
  4024a0:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  4024a4:	ldr	x17, [x16, #304]
  4024a8:	add	x16, x16, #0x130
  4024ac:	br	x17

00000000004024b0 <memset@plt>:
  4024b0:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  4024b4:	ldr	x17, [x16, #312]
  4024b8:	add	x16, x16, #0x138
  4024bc:	br	x17

00000000004024c0 <scols_new_table@plt>:
  4024c0:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  4024c4:	ldr	x17, [x16, #320]
  4024c8:	add	x16, x16, #0x140
  4024cc:	br	x17

00000000004024d0 <scols_column_set_flags@plt>:
  4024d0:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  4024d4:	ldr	x17, [x16, #328]
  4024d8:	add	x16, x16, #0x148
  4024dc:	br	x17

00000000004024e0 <calloc@plt>:
  4024e0:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  4024e4:	ldr	x17, [x16, #336]
  4024e8:	add	x16, x16, #0x150
  4024ec:	br	x17

00000000004024f0 <strcasecmp@plt>:
  4024f0:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  4024f4:	ldr	x17, [x16, #344]
  4024f8:	add	x16, x16, #0x158
  4024fc:	br	x17

0000000000402500 <realloc@plt>:
  402500:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  402504:	ldr	x17, [x16, #352]
  402508:	add	x16, x16, #0x160
  40250c:	br	x17

0000000000402510 <strdup@plt>:
  402510:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  402514:	ldr	x17, [x16, #360]
  402518:	add	x16, x16, #0x168
  40251c:	br	x17

0000000000402520 <scols_table_new_line@plt>:
  402520:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  402524:	ldr	x17, [x16, #368]
  402528:	add	x16, x16, #0x170
  40252c:	br	x17

0000000000402530 <wcstok@plt>:
  402530:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  402534:	ldr	x17, [x16, #376]
  402538:	add	x16, x16, #0x178
  40253c:	br	x17

0000000000402540 <close@plt>:
  402540:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  402544:	ldr	x17, [x16, #384]
  402548:	add	x16, x16, #0x180
  40254c:	br	x17

0000000000402550 <scols_table_is_json@plt>:
  402550:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  402554:	ldr	x17, [x16, #392]
  402558:	add	x16, x16, #0x188
  40255c:	br	x17

0000000000402560 <__gmon_start__@plt>:
  402560:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  402564:	ldr	x17, [x16, #400]
  402568:	add	x16, x16, #0x190
  40256c:	br	x17

0000000000402570 <strtoumax@plt>:
  402570:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  402574:	ldr	x17, [x16, #408]
  402578:	add	x16, x16, #0x198
  40257c:	br	x17

0000000000402580 <abort@plt>:
  402580:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  402584:	ldr	x17, [x16, #416]
  402588:	add	x16, x16, #0x1a0
  40258c:	br	x17

0000000000402590 <scols_table_set_termforce@plt>:
  402590:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  402594:	ldr	x17, [x16, #424]
  402598:	add	x16, x16, #0x1a8
  40259c:	br	x17

00000000004025a0 <scols_table_get_ncols@plt>:
  4025a0:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  4025a4:	ldr	x17, [x16, #432]
  4025a8:	add	x16, x16, #0x1b0
  4025ac:	br	x17

00000000004025b0 <scols_table_enable_header_repeat@plt>:
  4025b0:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  4025b4:	ldr	x17, [x16, #440]
  4025b8:	add	x16, x16, #0x1b8
  4025bc:	br	x17

00000000004025c0 <scols_table_next_line@plt>:
  4025c0:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  4025c4:	ldr	x17, [x16, #448]
  4025c8:	add	x16, x16, #0x1c0
  4025cc:	br	x17

00000000004025d0 <feof@plt>:
  4025d0:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  4025d4:	ldr	x17, [x16, #456]
  4025d8:	add	x16, x16, #0x1c8
  4025dc:	br	x17

00000000004025e0 <textdomain@plt>:
  4025e0:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  4025e4:	ldr	x17, [x16, #464]
  4025e8:	add	x16, x16, #0x1d0
  4025ec:	br	x17

00000000004025f0 <getopt_long@plt>:
  4025f0:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  4025f4:	ldr	x17, [x16, #472]
  4025f8:	add	x16, x16, #0x1d8
  4025fc:	br	x17

0000000000402600 <strcmp@plt>:
  402600:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  402604:	ldr	x17, [x16, #480]
  402608:	add	x16, x16, #0x1e0
  40260c:	br	x17

0000000000402610 <warn@plt>:
  402610:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  402614:	ldr	x17, [x16, #488]
  402618:	add	x16, x16, #0x1e8
  40261c:	br	x17

0000000000402620 <__ctype_b_loc@plt>:
  402620:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  402624:	ldr	x17, [x16, #496]
  402628:	add	x16, x16, #0x1f0
  40262c:	br	x17

0000000000402630 <strtol@plt>:
  402630:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  402634:	ldr	x17, [x16, #504]
  402638:	add	x16, x16, #0x1f8
  40263c:	br	x17

0000000000402640 <scols_table_next_column@plt>:
  402640:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  402644:	ldr	x17, [x16, #512]
  402648:	add	x16, x16, #0x200
  40264c:	br	x17

0000000000402650 <getline@plt>:
  402650:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  402654:	ldr	x17, [x16, #520]
  402658:	add	x16, x16, #0x208
  40265c:	br	x17

0000000000402660 <scols_cell_get_data@plt>:
  402660:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  402664:	ldr	x17, [x16, #528]
  402668:	add	x16, x16, #0x210
  40266c:	br	x17

0000000000402670 <free@plt>:
  402670:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  402674:	ldr	x17, [x16, #536]
  402678:	add	x16, x16, #0x218
  40267c:	br	x17

0000000000402680 <scols_line_is_ancestor@plt>:
  402680:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  402684:	ldr	x17, [x16, #544]
  402688:	add	x16, x16, #0x220
  40268c:	br	x17

0000000000402690 <__ctype_get_mb_cur_max@plt>:
  402690:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  402694:	ldr	x17, [x16, #552]
  402698:	add	x16, x16, #0x228
  40269c:	br	x17

00000000004026a0 <scols_table_get_nlines@plt>:
  4026a0:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  4026a4:	ldr	x17, [x16, #560]
  4026a8:	add	x16, x16, #0x230
  4026ac:	br	x17

00000000004026b0 <scols_table_enable_json@plt>:
  4026b0:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  4026b4:	ldr	x17, [x16, #568]
  4026b8:	add	x16, x16, #0x238
  4026bc:	br	x17

00000000004026c0 <vasprintf@plt>:
  4026c0:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  4026c4:	ldr	x17, [x16, #576]
  4026c8:	add	x16, x16, #0x240
  4026cc:	br	x17

00000000004026d0 <scols_table_move_column@plt>:
  4026d0:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  4026d4:	ldr	x17, [x16, #584]
  4026d8:	add	x16, x16, #0x248
  4026dc:	br	x17

00000000004026e0 <scols_table_set_termwidth@plt>:
  4026e0:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  4026e4:	ldr	x17, [x16, #592]
  4026e8:	add	x16, x16, #0x250
  4026ec:	br	x17

00000000004026f0 <strndup@plt>:
  4026f0:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  4026f4:	ldr	x17, [x16, #600]
  4026f8:	add	x16, x16, #0x258
  4026fc:	br	x17

0000000000402700 <strspn@plt>:
  402700:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  402704:	ldr	x17, [x16, #608]
  402708:	add	x16, x16, #0x260
  40270c:	br	x17

0000000000402710 <strchr@plt>:
  402710:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  402714:	ldr	x17, [x16, #616]
  402718:	add	x16, x16, #0x268
  40271c:	br	x17

0000000000402720 <fflush@plt>:
  402720:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  402724:	ldr	x17, [x16, #624]
  402728:	add	x16, x16, #0x270
  40272c:	br	x17

0000000000402730 <scols_print_table@plt>:
  402730:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  402734:	ldr	x17, [x16, #632]
  402738:	add	x16, x16, #0x278
  40273c:	br	x17

0000000000402740 <warnx@plt>:
  402740:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  402744:	ldr	x17, [x16, #640]
  402748:	add	x16, x16, #0x280
  40274c:	br	x17

0000000000402750 <isatty@plt>:
  402750:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  402754:	ldr	x17, [x16, #648]
  402758:	add	x16, x16, #0x288
  40275c:	br	x17

0000000000402760 <wcstombs@plt>:
  402760:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  402764:	ldr	x17, [x16, #656]
  402768:	add	x16, x16, #0x290
  40276c:	br	x17

0000000000402770 <fputws@plt>:
  402770:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  402774:	ldr	x17, [x16, #664]
  402778:	add	x16, x16, #0x298
  40277c:	br	x17

0000000000402780 <scols_new_iter@plt>:
  402780:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  402784:	ldr	x17, [x16, #672]
  402788:	add	x16, x16, #0x2a0
  40278c:	br	x17

0000000000402790 <scols_line_add_child@plt>:
  402790:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  402794:	ldr	x17, [x16, #680]
  402798:	add	x16, x16, #0x2a8
  40279c:	br	x17

00000000004027a0 <errx@plt>:
  4027a0:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  4027a4:	ldr	x17, [x16, #688]
  4027a8:	add	x16, x16, #0x2b0
  4027ac:	br	x17

00000000004027b0 <iswprint@plt>:
  4027b0:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  4027b4:	ldr	x17, [x16, #696]
  4027b8:	add	x16, x16, #0x2b8
  4027bc:	br	x17

00000000004027c0 <strcspn@plt>:
  4027c0:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  4027c4:	ldr	x17, [x16, #704]
  4027c8:	add	x16, x16, #0x2c0
  4027cc:	br	x17

00000000004027d0 <printf@plt>:
  4027d0:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  4027d4:	ldr	x17, [x16, #712]
  4027d8:	add	x16, x16, #0x2c8
  4027dc:	br	x17

00000000004027e0 <__assert_fail@plt>:
  4027e0:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  4027e4:	ldr	x17, [x16, #720]
  4027e8:	add	x16, x16, #0x2d0
  4027ec:	br	x17

00000000004027f0 <__errno_location@plt>:
  4027f0:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  4027f4:	ldr	x17, [x16, #728]
  4027f8:	add	x16, x16, #0x2d8
  4027fc:	br	x17

0000000000402800 <getenv@plt>:
  402800:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  402804:	ldr	x17, [x16, #736]
  402808:	add	x16, x16, #0x2e0
  40280c:	br	x17

0000000000402810 <scols_table_enable_noencoding@plt>:
  402810:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  402814:	ldr	x17, [x16, #744]
  402818:	add	x16, x16, #0x2e8
  40281c:	br	x17

0000000000402820 <gettext@plt>:
  402820:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  402824:	ldr	x17, [x16, #752]
  402828:	add	x16, x16, #0x2f0
  40282c:	br	x17

0000000000402830 <fprintf@plt>:
  402830:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  402834:	ldr	x17, [x16, #760]
  402838:	add	x16, x16, #0x2f8
  40283c:	br	x17

0000000000402840 <scols_init_debug@plt>:
  402840:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  402844:	ldr	x17, [x16, #768]
  402848:	add	x16, x16, #0x300
  40284c:	br	x17

0000000000402850 <err@plt>:
  402850:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  402854:	ldr	x17, [x16, #776]
  402858:	add	x16, x16, #0x308
  40285c:	br	x17

0000000000402860 <ioctl@plt>:
  402860:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  402864:	ldr	x17, [x16, #784]
  402868:	add	x16, x16, #0x310
  40286c:	br	x17

0000000000402870 <setlocale@plt>:
  402870:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  402874:	ldr	x17, [x16, #792]
  402878:	add	x16, x16, #0x318
  40287c:	br	x17

0000000000402880 <ferror@plt>:
  402880:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  402884:	ldr	x17, [x16, #800]
  402888:	add	x16, x16, #0x320
  40288c:	br	x17

0000000000402890 <scols_reset_iter@plt>:
  402890:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19770>
  402894:	ldr	x17, [x16, #808]
  402898:	add	x16, x16, #0x328
  40289c:	br	x17

Disassembly of section .text:

00000000004028a0 <.text>:
  4028a0:	mov	x29, #0x0                   	// #0
  4028a4:	mov	x30, #0x0                   	// #0
  4028a8:	mov	x5, x0
  4028ac:	ldr	x1, [sp]
  4028b0:	add	x2, sp, #0x8
  4028b4:	mov	x6, sp
  4028b8:	movz	x0, #0x0, lsl #48
  4028bc:	movk	x0, #0x0, lsl #32
  4028c0:	movk	x0, #0x40, lsl #16
  4028c4:	movk	x0, #0x29ac
  4028c8:	movz	x3, #0x0, lsl #48
  4028cc:	movk	x3, #0x0, lsl #32
  4028d0:	movk	x3, #0x40, lsl #16
  4028d4:	movk	x3, #0xa318
  4028d8:	movz	x4, #0x0, lsl #48
  4028dc:	movk	x4, #0x0, lsl #32
  4028e0:	movk	x4, #0x40, lsl #16
  4028e4:	movk	x4, #0xa398
  4028e8:	bl	402480 <__libc_start_main@plt>
  4028ec:	bl	402580 <abort@plt>
  4028f0:	adrp	x0, 41b000 <scols_reset_iter@plt+0x18770>
  4028f4:	ldr	x0, [x0, #4064]
  4028f8:	cbz	x0, 402900 <scols_reset_iter@plt+0x70>
  4028fc:	b	402560 <__gmon_start__@plt>
  402900:	ret
  402904:	nop
  402908:	adrp	x0, 41c000 <scols_reset_iter@plt+0x19770>
  40290c:	add	x0, x0, #0x358
  402910:	adrp	x1, 41c000 <scols_reset_iter@plt+0x19770>
  402914:	add	x1, x1, #0x358
  402918:	cmp	x1, x0
  40291c:	b.eq	402934 <scols_reset_iter@plt+0xa4>  // b.none
  402920:	adrp	x1, 40a000 <scols_reset_iter@plt+0x7770>
  402924:	ldr	x1, [x1, #968]
  402928:	cbz	x1, 402934 <scols_reset_iter@plt+0xa4>
  40292c:	mov	x16, x1
  402930:	br	x16
  402934:	ret
  402938:	adrp	x0, 41c000 <scols_reset_iter@plt+0x19770>
  40293c:	add	x0, x0, #0x358
  402940:	adrp	x1, 41c000 <scols_reset_iter@plt+0x19770>
  402944:	add	x1, x1, #0x358
  402948:	sub	x1, x1, x0
  40294c:	lsr	x2, x1, #63
  402950:	add	x1, x2, x1, asr #3
  402954:	cmp	xzr, x1, asr #1
  402958:	asr	x1, x1, #1
  40295c:	b.eq	402974 <scols_reset_iter@plt+0xe4>  // b.none
  402960:	adrp	x2, 40a000 <scols_reset_iter@plt+0x7770>
  402964:	ldr	x2, [x2, #976]
  402968:	cbz	x2, 402974 <scols_reset_iter@plt+0xe4>
  40296c:	mov	x16, x2
  402970:	br	x16
  402974:	ret
  402978:	stp	x29, x30, [sp, #-32]!
  40297c:	mov	x29, sp
  402980:	str	x19, [sp, #16]
  402984:	adrp	x19, 41c000 <scols_reset_iter@plt+0x19770>
  402988:	ldrb	w0, [x19, #904]
  40298c:	cbnz	w0, 40299c <scols_reset_iter@plt+0x10c>
  402990:	bl	402908 <scols_reset_iter@plt+0x78>
  402994:	mov	w0, #0x1                   	// #1
  402998:	strb	w0, [x19, #904]
  40299c:	ldr	x19, [sp, #16]
  4029a0:	ldp	x29, x30, [sp], #32
  4029a4:	ret
  4029a8:	b	402938 <scols_reset_iter@plt+0xa8>
  4029ac:	sub	sp, sp, #0x1a0
  4029b0:	stp	x29, x30, [sp, #384]
  4029b4:	str	x28, [sp, #400]
  4029b8:	add	x29, sp, #0x180
  4029bc:	mov	w8, wzr
  4029c0:	mov	x2, #0xa0                  	// #160
  4029c4:	mov	x9, #0xffffffffffffffff    	// #-1
  4029c8:	mov	w10, #0x1                   	// #1
  4029cc:	mov	w11, #0x6                   	// #6
  4029d0:	adrp	x12, 40b000 <scols_reset_iter@plt+0x8770>
  4029d4:	add	x12, x12, #0xcf
  4029d8:	adrp	x13, 40a000 <scols_reset_iter@plt+0x7770>
  4029dc:	add	x13, x13, #0x955
  4029e0:	adrp	x14, 40a000 <scols_reset_iter@plt+0x7770>
  4029e4:	add	x14, x14, #0x960
  4029e8:	adrp	x15, 40a000 <scols_reset_iter@plt+0x7770>
  4029ec:	add	x15, x15, #0x972
  4029f0:	adrp	x16, 40a000 <scols_reset_iter@plt+0x7770>
  4029f4:	add	x16, x16, #0x975
  4029f8:	adrp	x17, 41c000 <scols_reset_iter@plt+0x19770>
  4029fc:	add	x17, x17, #0x360
  402a00:	sub	x18, x29, #0xb0
  402a04:	stur	wzr, [x29, #-4]
  402a08:	stur	w0, [x29, #-8]
  402a0c:	stur	x1, [x29, #-16]
  402a10:	mov	x0, x18
  402a14:	mov	w1, w8
  402a18:	str	x9, [sp, #168]
  402a1c:	str	w10, [sp, #164]
  402a20:	str	w11, [sp, #160]
  402a24:	str	x12, [sp, #152]
  402a28:	str	x13, [sp, #144]
  402a2c:	str	x14, [sp, #136]
  402a30:	str	x15, [sp, #128]
  402a34:	str	x16, [sp, #120]
  402a38:	str	x17, [sp, #112]
  402a3c:	str	x18, [sp, #104]
  402a40:	bl	4024b0 <memset@plt>
  402a44:	ldr	x9, [sp, #168]
  402a48:	stur	x9, [x29, #-168]
  402a4c:	ldr	w8, [sp, #164]
  402a50:	ldr	x12, [sp, #104]
  402a54:	strb	w8, [x12, #152]
  402a58:	stur	wzr, [x29, #-184]
  402a5c:	str	xzr, [sp, #184]
  402a60:	str	wzr, [sp, #192]
  402a64:	ldr	w0, [sp, #160]
  402a68:	ldr	x1, [sp, #152]
  402a6c:	bl	402870 <setlocale@plt>
  402a70:	ldr	x9, [sp, #144]
  402a74:	mov	x0, x9
  402a78:	ldr	x1, [sp, #136]
  402a7c:	bl	402470 <bindtextdomain@plt>
  402a80:	ldr	x9, [sp, #144]
  402a84:	mov	x0, x9
  402a88:	bl	4025e0 <textdomain@plt>
  402a8c:	bl	4030d0 <scols_reset_iter@plt+0x840>
  402a90:	ldr	x9, [sp, #128]
  402a94:	ldr	x12, [sp, #104]
  402a98:	str	x9, [x12, #120]
  402a9c:	ldr	x13, [sp, #120]
  402aa0:	mov	x0, x13
  402aa4:	bl	4030ec <scols_reset_iter@plt+0x85c>
  402aa8:	ldr	x9, [sp, #104]
  402aac:	str	x0, [x9, #112]
  402ab0:	ldur	w0, [x29, #-8]
  402ab4:	ldur	x1, [x29, #-16]
  402ab8:	adrp	x2, 40a000 <scols_reset_iter@plt+0x7770>
  402abc:	add	x2, x2, #0x978
  402ac0:	adrp	x3, 40a000 <scols_reset_iter@plt+0x7770>
  402ac4:	add	x3, x3, #0x4b8
  402ac8:	mov	x8, xzr
  402acc:	mov	x4, x8
  402ad0:	bl	4025f0 <getopt_long@plt>
  402ad4:	stur	w0, [x29, #-180]
  402ad8:	mov	w9, #0xffffffff            	// #-1
  402adc:	cmp	w0, w9
  402ae0:	b.eq	402dc4 <scols_reset_iter@plt+0x534>  // b.none
  402ae4:	ldur	w0, [x29, #-180]
  402ae8:	adrp	x1, 40a000 <scols_reset_iter@plt+0x7770>
  402aec:	add	x1, x1, #0x4b8
  402af0:	adrp	x2, 40a000 <scols_reset_iter@plt+0x7770>
  402af4:	add	x2, x2, #0x7b8
  402af8:	add	x3, sp, #0xb8
  402afc:	bl	4031a8 <scols_reset_iter@plt+0x918>
  402b00:	ldur	w8, [x29, #-180]
  402b04:	subs	w8, w8, #0x45
  402b08:	mov	w9, w8
  402b0c:	ubfx	x9, x9, #0, #32
  402b10:	cmp	x9, #0x33
  402b14:	str	x9, [sp, #96]
  402b18:	b.hi	402d74 <scols_reset_iter@plt+0x4e4>  // b.pmore
  402b1c:	adrp	x8, 40a000 <scols_reset_iter@plt+0x7770>
  402b20:	add	x8, x8, #0x3e8
  402b24:	ldr	x11, [sp, #96]
  402b28:	ldrsw	x10, [x8, x11, lsl #2]
  402b2c:	add	x9, x8, x10
  402b30:	br	x9
  402b34:	ldr	x8, [sp, #112]
  402b38:	ldr	x0, [x8]
  402b3c:	adrp	x9, 40a000 <scols_reset_iter@plt+0x7770>
  402b40:	add	x9, x9, #0x99d
  402b44:	str	x0, [sp, #88]
  402b48:	mov	x0, x9
  402b4c:	bl	402820 <gettext@plt>
  402b50:	ldr	x8, [sp, #88]
  402b54:	str	x0, [sp, #80]
  402b58:	mov	x0, x8
  402b5c:	ldr	x1, [sp, #80]
  402b60:	bl	4070cc <scols_reset_iter@plt+0x483c>
  402b64:	mov	w8, w0
  402b68:	ubfx	x8, x8, #0, #32
  402b6c:	stur	x8, [x29, #-168]
  402b70:	b	402dc0 <scols_reset_iter@plt+0x530>
  402b74:	sub	x8, x29, #0xb0
  402b78:	ldrb	w9, [x8, #152]
  402b7c:	and	w9, w9, #0xffffffef
  402b80:	orr	w9, w9, #0x10
  402b84:	strb	w9, [x8, #152]
  402b88:	b	402dc0 <scols_reset_iter@plt+0x530>
  402b8c:	ldr	x8, [sp, #112]
  402b90:	ldr	x9, [x8]
  402b94:	sub	x10, x29, #0xb0
  402b98:	str	x9, [x10, #64]
  402b9c:	b	402dc0 <scols_reset_iter@plt+0x530>
  402ba0:	sub	x8, x29, #0xb0
  402ba4:	ldrb	w9, [x8, #152]
  402ba8:	and	w9, w9, #0xfffffffb
  402bac:	orr	w9, w9, #0x4
  402bb0:	strb	w9, [x8, #152]
  402bb4:	b	402dc0 <scols_reset_iter@plt+0x530>
  402bb8:	ldr	x8, [sp, #112]
  402bbc:	ldr	x9, [x8]
  402bc0:	sub	x10, x29, #0xb0
  402bc4:	str	x9, [x10, #80]
  402bc8:	b	402dc0 <scols_reset_iter@plt+0x530>
  402bcc:	ldr	x8, [sp, #112]
  402bd0:	ldr	x9, [x8]
  402bd4:	sub	x10, x29, #0xb0
  402bd8:	str	x9, [x10, #96]
  402bdc:	b	402dc0 <scols_reset_iter@plt+0x530>
  402be0:	sub	x8, x29, #0xb0
  402be4:	ldrb	w9, [x8, #152]
  402be8:	and	w9, w9, #0xfffffffd
  402bec:	orr	w9, w9, #0x2
  402bf0:	strb	w9, [x8, #152]
  402bf4:	mov	w9, #0x2                   	// #2
  402bf8:	stur	w9, [x29, #-176]
  402bfc:	b	402dc0 <scols_reset_iter@plt+0x530>
  402c00:	sub	x8, x29, #0xb0
  402c04:	ldrb	w9, [x8, #152]
  402c08:	and	w9, w9, #0xfffffff7
  402c0c:	orr	w9, w9, #0x8
  402c10:	strb	w9, [x8, #152]
  402c14:	b	402dc0 <scols_reset_iter@plt+0x530>
  402c18:	ldr	x8, [sp, #112]
  402c1c:	ldr	x0, [x8]
  402c20:	adrp	x9, 40a000 <scols_reset_iter@plt+0x7770>
  402c24:	add	x9, x9, #0x9b6
  402c28:	str	x0, [sp, #72]
  402c2c:	mov	x0, x9
  402c30:	bl	402820 <gettext@plt>
  402c34:	ldr	x8, [sp, #72]
  402c38:	str	x0, [sp, #64]
  402c3c:	mov	x0, x8
  402c40:	ldr	x1, [sp, #64]
  402c44:	bl	403424 <scols_reset_iter@plt+0xb94>
  402c48:	sub	x8, x29, #0xb0
  402c4c:	str	x0, [x8, #24]
  402c50:	b	402dc0 <scols_reset_iter@plt+0x530>
  402c54:	ldr	x8, [sp, #112]
  402c58:	ldr	x9, [x8]
  402c5c:	sub	x10, x29, #0xb0
  402c60:	str	x9, [x10, #32]
  402c64:	b	402dc0 <scols_reset_iter@plt+0x530>
  402c68:	ldr	x8, [sp, #112]
  402c6c:	ldr	x9, [x8]
  402c70:	sub	x10, x29, #0xb0
  402c74:	str	x9, [x10, #40]
  402c78:	b	402dc0 <scols_reset_iter@plt+0x530>
  402c7c:	ldr	x8, [sp, #112]
  402c80:	ldr	x9, [x8]
  402c84:	sub	x10, x29, #0xb0
  402c88:	str	x9, [x10, #120]
  402c8c:	b	402dc0 <scols_reset_iter@plt+0x530>
  402c90:	ldr	x8, [sp, #112]
  402c94:	ldr	x9, [x8]
  402c98:	sub	x10, x29, #0xb0
  402c9c:	str	x9, [x10, #104]
  402ca0:	b	402dc0 <scols_reset_iter@plt+0x530>
  402ca4:	ldr	x8, [sp, #112]
  402ca8:	ldr	x9, [x8]
  402cac:	sub	x10, x29, #0xb0
  402cb0:	str	x9, [x10, #48]
  402cb4:	b	402dc0 <scols_reset_iter@plt+0x530>
  402cb8:	ldr	x8, [sp, #112]
  402cbc:	ldr	x9, [x8]
  402cc0:	sub	x10, x29, #0xb0
  402cc4:	str	x9, [x10, #88]
  402cc8:	b	402dc0 <scols_reset_iter@plt+0x530>
  402ccc:	sub	x8, x29, #0xb0
  402cd0:	ldr	x0, [x8, #112]
  402cd4:	str	x8, [sp, #56]
  402cd8:	bl	402670 <free@plt>
  402cdc:	ldr	x8, [sp, #112]
  402ce0:	ldr	x0, [x8]
  402ce4:	bl	4030ec <scols_reset_iter@plt+0x85c>
  402ce8:	ldr	x8, [sp, #56]
  402cec:	str	x0, [x8, #112]
  402cf0:	ldrb	w9, [x8, #152]
  402cf4:	and	w9, w9, #0xfffffffe
  402cf8:	strb	w9, [x8, #152]
  402cfc:	b	402dc0 <scols_reset_iter@plt+0x530>
  402d00:	ldr	x8, [sp, #112]
  402d04:	ldr	x9, [x8]
  402d08:	sub	x10, x29, #0xb0
  402d0c:	str	x9, [x10, #56]
  402d10:	b	402dc0 <scols_reset_iter@plt+0x530>
  402d14:	mov	w8, #0x2                   	// #2
  402d18:	stur	w8, [x29, #-176]
  402d1c:	b	402dc0 <scols_reset_iter@plt+0x530>
  402d20:	ldr	x8, [sp, #112]
  402d24:	ldr	x9, [x8]
  402d28:	sub	x10, x29, #0xb0
  402d2c:	str	x9, [x10, #72]
  402d30:	b	402dc0 <scols_reset_iter@plt+0x530>
  402d34:	mov	w8, #0x1                   	// #1
  402d38:	stur	w8, [x29, #-176]
  402d3c:	b	402dc0 <scols_reset_iter@plt+0x530>
  402d40:	bl	4034a0 <scols_reset_iter@plt+0xc10>
  402d44:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7770>
  402d48:	add	x0, x0, #0x9d3
  402d4c:	bl	402820 <gettext@plt>
  402d50:	adrp	x8, 41c000 <scols_reset_iter@plt+0x19770>
  402d54:	add	x8, x8, #0x380
  402d58:	ldr	x1, [x8]
  402d5c:	adrp	x2, 40a000 <scols_reset_iter@plt+0x7770>
  402d60:	add	x2, x2, #0x9df
  402d64:	bl	4027d0 <printf@plt>
  402d68:	mov	w9, wzr
  402d6c:	mov	w0, w9
  402d70:	bl	4022b0 <exit@plt>
  402d74:	adrp	x8, 41c000 <scols_reset_iter@plt+0x19770>
  402d78:	add	x8, x8, #0x358
  402d7c:	ldr	x0, [x8]
  402d80:	adrp	x8, 40a000 <scols_reset_iter@plt+0x7770>
  402d84:	add	x8, x8, #0x9f1
  402d88:	str	x0, [sp, #48]
  402d8c:	mov	x0, x8
  402d90:	bl	402820 <gettext@plt>
  402d94:	adrp	x8, 41c000 <scols_reset_iter@plt+0x19770>
  402d98:	add	x8, x8, #0x380
  402d9c:	ldr	x2, [x8]
  402da0:	ldr	x8, [sp, #48]
  402da4:	str	x0, [sp, #40]
  402da8:	mov	x0, x8
  402dac:	ldr	x1, [sp, #40]
  402db0:	bl	402830 <fprintf@plt>
  402db4:	mov	w9, #0x1                   	// #1
  402db8:	mov	w0, w9
  402dbc:	bl	4022b0 <exit@plt>
  402dc0:	b	402ab0 <scols_reset_iter@plt+0x220>
  402dc4:	adrp	x8, 41c000 <scols_reset_iter@plt+0x19770>
  402dc8:	add	x8, x8, #0x368
  402dcc:	ldr	w9, [x8]
  402dd0:	ldur	w10, [x29, #-8]
  402dd4:	subs	w9, w10, w9
  402dd8:	stur	w9, [x29, #-8]
  402ddc:	ldrsw	x8, [x8]
  402de0:	ldur	x11, [x29, #-16]
  402de4:	mov	x12, #0x8                   	// #8
  402de8:	mul	x8, x12, x8
  402dec:	add	x8, x11, x8
  402df0:	stur	x8, [x29, #-16]
  402df4:	ldur	x8, [x29, #-168]
  402df8:	mov	x11, #0xffffffffffffffff    	// #-1
  402dfc:	cmp	x8, x11
  402e00:	b.ne	402e18 <scols_reset_iter@plt+0x588>  // b.any
  402e04:	mov	w0, #0x50                  	// #80
  402e08:	bl	40900c <scols_reset_iter@plt+0x677c>
  402e0c:	mov	w1, w0
  402e10:	sxtw	x8, w1
  402e14:	stur	x8, [x29, #-168]
  402e18:	sub	x8, x29, #0xb0
  402e1c:	ldr	x8, [x8, #88]
  402e20:	cbz	x8, 402e64 <scols_reset_iter@plt+0x5d4>
  402e24:	sub	x8, x29, #0xb0
  402e28:	mov	w9, #0x2                   	// #2
  402e2c:	stur	w9, [x29, #-176]
  402e30:	ldr	x8, [x8, #104]
  402e34:	cbz	x8, 402e44 <scols_reset_iter@plt+0x5b4>
  402e38:	sub	x8, x29, #0xb0
  402e3c:	ldr	x8, [x8, #96]
  402e40:	cbnz	x8, 402e64 <scols_reset_iter@plt+0x5d4>
  402e44:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7770>
  402e48:	add	x0, x0, #0xa18
  402e4c:	bl	402820 <gettext@plt>
  402e50:	mov	w8, #0x1                   	// #1
  402e54:	str	x0, [sp, #32]
  402e58:	mov	w0, w8
  402e5c:	ldr	x1, [sp, #32]
  402e60:	bl	4027a0 <errx@plt>
  402e64:	ldur	w8, [x29, #-176]
  402e68:	cmp	w8, #0x2
  402e6c:	b.eq	402ef0 <scols_reset_iter@plt+0x660>  // b.none
  402e70:	sub	x8, x29, #0xb0
  402e74:	ldr	x8, [x8, #40]
  402e78:	cbnz	x8, 402ed0 <scols_reset_iter@plt+0x640>
  402e7c:	sub	x8, x29, #0xb0
  402e80:	ldr	x8, [x8, #32]
  402e84:	cbnz	x8, 402ed0 <scols_reset_iter@plt+0x640>
  402e88:	sub	x8, x29, #0xb0
  402e8c:	ldr	x8, [x8, #72]
  402e90:	cbnz	x8, 402ed0 <scols_reset_iter@plt+0x640>
  402e94:	sub	x8, x29, #0xb0
  402e98:	ldr	x8, [x8, #80]
  402e9c:	cbnz	x8, 402ed0 <scols_reset_iter@plt+0x640>
  402ea0:	sub	x8, x29, #0xb0
  402ea4:	ldr	x8, [x8, #56]
  402ea8:	cbnz	x8, 402ed0 <scols_reset_iter@plt+0x640>
  402eac:	sub	x8, x29, #0xb0
  402eb0:	ldr	x8, [x8, #64]
  402eb4:	cbnz	x8, 402ed0 <scols_reset_iter@plt+0x640>
  402eb8:	sub	x8, x29, #0xb0
  402ebc:	ldr	x8, [x8, #48]
  402ec0:	cbnz	x8, 402ed0 <scols_reset_iter@plt+0x640>
  402ec4:	sub	x8, x29, #0xb0
  402ec8:	ldr	x8, [x8, #24]
  402ecc:	cbz	x8, 402ef0 <scols_reset_iter@plt+0x660>
  402ed0:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7770>
  402ed4:	add	x0, x0, #0xa5d
  402ed8:	bl	402820 <gettext@plt>
  402edc:	mov	w8, #0x1                   	// #1
  402ee0:	str	x0, [sp, #24]
  402ee4:	mov	w0, w8
  402ee8:	ldr	x1, [sp, #24]
  402eec:	bl	4027a0 <errx@plt>
  402ef0:	sub	x8, x29, #0xb0
  402ef4:	ldr	x8, [x8, #24]
  402ef8:	cbnz	x8, 402f38 <scols_reset_iter@plt+0x6a8>
  402efc:	sub	x8, x29, #0xb0
  402f00:	ldrb	w9, [x8, #152]
  402f04:	mov	w10, #0x1                   	// #1
  402f08:	lsr	w9, w9, w10
  402f0c:	and	w9, w9, w10
  402f10:	and	w9, w9, #0xff
  402f14:	cbz	w9, 402f38 <scols_reset_iter@plt+0x6a8>
  402f18:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7770>
  402f1c:	add	x0, x0, #0xa87
  402f20:	bl	402820 <gettext@plt>
  402f24:	mov	w8, #0x1                   	// #1
  402f28:	str	x0, [sp, #16]
  402f2c:	mov	w0, w8
  402f30:	ldr	x1, [sp, #16]
  402f34:	bl	4027a0 <errx@plt>
  402f38:	ldur	x8, [x29, #-16]
  402f3c:	ldr	x8, [x8]
  402f40:	cbnz	x8, 402f68 <scols_reset_iter@plt+0x6d8>
  402f44:	adrp	x8, 41c000 <scols_reset_iter@plt+0x19770>
  402f48:	add	x8, x8, #0x378
  402f4c:	ldr	x1, [x8]
  402f50:	sub	x0, x29, #0xb0
  402f54:	bl	403904 <scols_reset_iter@plt+0x1074>
  402f58:	ldur	w9, [x29, #-184]
  402f5c:	add	w9, w9, w0
  402f60:	stur	w9, [x29, #-184]
  402f64:	b	402fe4 <scols_reset_iter@plt+0x754>
  402f68:	ldur	x8, [x29, #-16]
  402f6c:	ldr	x8, [x8]
  402f70:	cbz	x8, 402fe4 <scols_reset_iter@plt+0x754>
  402f74:	ldur	x8, [x29, #-16]
  402f78:	ldr	x0, [x8]
  402f7c:	adrp	x1, 40a000 <scols_reset_iter@plt+0x7770>
  402f80:	add	x1, x1, #0x8ee
  402f84:	bl	402420 <fopen@plt>
  402f88:	str	x0, [sp, #176]
  402f8c:	cbz	x0, 402fb4 <scols_reset_iter@plt+0x724>
  402f90:	ldr	x1, [sp, #176]
  402f94:	sub	x0, x29, #0xb0
  402f98:	bl	403904 <scols_reset_iter@plt+0x1074>
  402f9c:	ldur	w8, [x29, #-184]
  402fa0:	add	w8, w8, w0
  402fa4:	stur	w8, [x29, #-184]
  402fa8:	ldr	x0, [sp, #176]
  402fac:	bl	402410 <fclose@plt>
  402fb0:	b	402fd4 <scols_reset_iter@plt+0x744>
  402fb4:	ldur	x8, [x29, #-16]
  402fb8:	ldr	x1, [x8]
  402fbc:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7770>
  402fc0:	add	x0, x0, #0xafd
  402fc4:	bl	402610 <warn@plt>
  402fc8:	ldur	w9, [x29, #-184]
  402fcc:	add	w9, w9, #0x1
  402fd0:	stur	w9, [x29, #-184]
  402fd4:	ldur	x8, [x29, #-16]
  402fd8:	add	x8, x8, #0x8
  402fdc:	stur	x8, [x29, #-16]
  402fe0:	b	402f68 <scols_reset_iter@plt+0x6d8>
  402fe4:	ldur	w8, [x29, #-176]
  402fe8:	cmp	w8, #0x2
  402fec:	b.eq	403018 <scols_reset_iter@plt+0x788>  // b.none
  402ff0:	ldur	x8, [x29, #-40]
  402ff4:	cbnz	x8, 403000 <scols_reset_iter@plt+0x770>
  402ff8:	ldur	w0, [x29, #-184]
  402ffc:	bl	4022b0 <exit@plt>
  403000:	ldur	x8, [x29, #-32]
  403004:	ldur	x9, [x29, #-168]
  403008:	cmp	x8, x9
  40300c:	b.cc	403018 <scols_reset_iter@plt+0x788>  // b.lo, b.ul, b.last
  403010:	mov	w8, #0x3                   	// #3
  403014:	stur	w8, [x29, #-176]
  403018:	ldur	w8, [x29, #-176]
  40301c:	subs	w8, w8, #0x0
  403020:	mov	w9, w8
  403024:	ubfx	x9, x9, #0, #32
  403028:	cmp	x9, #0x3
  40302c:	str	x9, [sp, #8]
  403030:	b.hi	4030ac <scols_reset_iter@plt+0x81c>  // b.pmore
  403034:	adrp	x8, 40a000 <scols_reset_iter@plt+0x7770>
  403038:	add	x8, x8, #0x3d8
  40303c:	ldr	x11, [sp, #8]
  403040:	ldrsw	x10, [x8, x11, lsl #2]
  403044:	add	x9, x8, x10
  403048:	br	x9
  40304c:	sub	x8, x29, #0xb0
  403050:	ldr	x8, [x8, #16]
  403054:	cbz	x8, 403088 <scols_reset_iter@plt+0x7f8>
  403058:	sub	x8, x29, #0xb0
  40305c:	ldr	x0, [x8, #16]
  403060:	bl	4026a0 <scols_table_get_nlines@plt>
  403064:	cbz	x0, 403088 <scols_reset_iter@plt+0x7f8>
  403068:	sub	x8, x29, #0xb0
  40306c:	mov	x0, x8
  403070:	str	x8, [sp]
  403074:	bl	403b94 <scols_reset_iter@plt+0x1304>
  403078:	ldr	x8, [sp]
  40307c:	ldr	x0, [x8, #16]
  403080:	bl	402730 <scols_print_table@plt>
  403084:	stur	w0, [x29, #-184]
  403088:	b	4030ac <scols_reset_iter@plt+0x81c>
  40308c:	sub	x0, x29, #0xb0
  403090:	bl	403db4 <scols_reset_iter@plt+0x1524>
  403094:	b	4030ac <scols_reset_iter@plt+0x81c>
  403098:	sub	x0, x29, #0xb0
  40309c:	bl	403f7c <scols_reset_iter@plt+0x16ec>
  4030a0:	b	4030ac <scols_reset_iter@plt+0x81c>
  4030a4:	sub	x0, x29, #0xb0
  4030a8:	bl	4040d0 <scols_reset_iter@plt+0x1840>
  4030ac:	ldur	w8, [x29, #-184]
  4030b0:	mov	w9, wzr
  4030b4:	mov	w10, #0x1                   	// #1
  4030b8:	cmp	w8, #0x0
  4030bc:	csel	w0, w9, w10, eq  // eq = none
  4030c0:	ldr	x28, [sp, #400]
  4030c4:	ldp	x29, x30, [sp, #384]
  4030c8:	add	sp, sp, #0x1a0
  4030cc:	ret
  4030d0:	stp	x29, x30, [sp, #-16]!
  4030d4:	mov	x29, sp
  4030d8:	adrp	x0, 404000 <scols_reset_iter@plt+0x1770>
  4030dc:	add	x0, x0, #0x148
  4030e0:	bl	40a3a0 <scols_reset_iter@plt+0x7b10>
  4030e4:	ldp	x29, x30, [sp], #16
  4030e8:	ret
  4030ec:	sub	sp, sp, #0x30
  4030f0:	stp	x29, x30, [sp, #32]
  4030f4:	add	x29, sp, #0x20
  4030f8:	mov	x8, xzr
  4030fc:	mov	x1, x8
  403100:	str	x0, [sp, #16]
  403104:	ldr	x9, [sp, #16]
  403108:	mov	x0, x1
  40310c:	mov	x1, x9
  403110:	mov	x2, x8
  403114:	bl	4022a0 <mbstowcs@plt>
  403118:	str	x0, [sp, #8]
  40311c:	ldr	x8, [sp, #8]
  403120:	cmp	x8, #0x0
  403124:	cset	w10, ge  // ge = tcont
  403128:	tbnz	w10, #0, 403138 <scols_reset_iter@plt+0x8a8>
  40312c:	mov	x8, xzr
  403130:	stur	x8, [x29, #-8]
  403134:	b	403198 <scols_reset_iter@plt+0x908>
  403138:	ldr	x8, [sp, #8]
  40313c:	mov	x1, #0x1                   	// #1
  403140:	add	x8, x8, #0x1
  403144:	mov	x9, #0x4                   	// #4
  403148:	mul	x0, x8, x9
  40314c:	bl	404278 <scols_reset_iter@plt+0x19e8>
  403150:	str	x0, [sp]
  403154:	ldr	x0, [sp]
  403158:	ldr	x1, [sp, #16]
  40315c:	ldr	x8, [sp, #8]
  403160:	add	x2, x8, #0x1
  403164:	bl	4022a0 <mbstowcs@plt>
  403168:	str	x0, [sp, #8]
  40316c:	ldr	x8, [sp, #8]
  403170:	cmp	x8, #0x0
  403174:	cset	w10, ge  // ge = tcont
  403178:	tbnz	w10, #0, 403190 <scols_reset_iter@plt+0x900>
  40317c:	ldr	x0, [sp]
  403180:	bl	402670 <free@plt>
  403184:	mov	x8, xzr
  403188:	stur	x8, [x29, #-8]
  40318c:	b	403198 <scols_reset_iter@plt+0x908>
  403190:	ldr	x8, [sp]
  403194:	stur	x8, [x29, #-8]
  403198:	ldur	x0, [x29, #-8]
  40319c:	ldp	x29, x30, [sp, #32]
  4031a0:	add	sp, sp, #0x30
  4031a4:	ret
  4031a8:	sub	sp, sp, #0x80
  4031ac:	stp	x29, x30, [sp, #112]
  4031b0:	add	x29, sp, #0x70
  4031b4:	adrp	x8, 41c000 <scols_reset_iter@plt+0x19770>
  4031b8:	add	x8, x8, #0x358
  4031bc:	stur	w0, [x29, #-4]
  4031c0:	stur	x1, [x29, #-16]
  4031c4:	stur	x2, [x29, #-24]
  4031c8:	stur	x3, [x29, #-32]
  4031cc:	stur	wzr, [x29, #-36]
  4031d0:	str	x8, [sp, #40]
  4031d4:	ldur	x8, [x29, #-24]
  4031d8:	ldursw	x9, [x29, #-36]
  4031dc:	mov	x10, #0x40                  	// #64
  4031e0:	mul	x9, x10, x9
  4031e4:	ldr	w11, [x8, x9]
  4031e8:	mov	w12, #0x0                   	// #0
  4031ec:	str	w12, [sp, #36]
  4031f0:	cbz	w11, 403218 <scols_reset_iter@plt+0x988>
  4031f4:	ldur	x8, [x29, #-24]
  4031f8:	ldursw	x9, [x29, #-36]
  4031fc:	mov	x10, #0x40                  	// #64
  403200:	mul	x9, x10, x9
  403204:	ldr	w11, [x8, x9]
  403208:	ldur	w12, [x29, #-4]
  40320c:	cmp	w11, w12
  403210:	cset	w11, le
  403214:	str	w11, [sp, #36]
  403218:	ldr	w8, [sp, #36]
  40321c:	tbnz	w8, #0, 403224 <scols_reset_iter@plt+0x994>
  403220:	b	403418 <scols_reset_iter@plt+0xb88>
  403224:	ldur	x8, [x29, #-24]
  403228:	ldursw	x9, [x29, #-36]
  40322c:	mov	x10, #0x40                  	// #64
  403230:	mul	x9, x10, x9
  403234:	add	x8, x8, x9
  403238:	stur	x8, [x29, #-48]
  40323c:	ldur	x8, [x29, #-48]
  403240:	ldr	w9, [x8]
  403244:	mov	w10, #0x0                   	// #0
  403248:	str	w10, [sp, #32]
  40324c:	cbz	w9, 403268 <scols_reset_iter@plt+0x9d8>
  403250:	ldur	x8, [x29, #-48]
  403254:	ldr	w9, [x8]
  403258:	ldur	w10, [x29, #-4]
  40325c:	cmp	w9, w10
  403260:	cset	w9, le
  403264:	str	w9, [sp, #32]
  403268:	ldr	w8, [sp, #32]
  40326c:	tbnz	w8, #0, 403274 <scols_reset_iter@plt+0x9e4>
  403270:	b	403408 <scols_reset_iter@plt+0xb78>
  403274:	ldur	x8, [x29, #-48]
  403278:	ldr	w9, [x8]
  40327c:	ldur	w10, [x29, #-4]
  403280:	cmp	w9, w10
  403284:	b.eq	40328c <scols_reset_iter@plt+0x9fc>  // b.none
  403288:	b	4033f8 <scols_reset_iter@plt+0xb68>
  40328c:	ldur	x8, [x29, #-32]
  403290:	ldursw	x9, [x29, #-36]
  403294:	ldr	w10, [x8, x9, lsl #2]
  403298:	cbnz	w10, 4032b0 <scols_reset_iter@plt+0xa20>
  40329c:	ldur	w8, [x29, #-4]
  4032a0:	ldur	x9, [x29, #-32]
  4032a4:	ldursw	x10, [x29, #-36]
  4032a8:	str	w8, [x9, x10, lsl #2]
  4032ac:	b	4033f4 <scols_reset_iter@plt+0xb64>
  4032b0:	ldur	x8, [x29, #-32]
  4032b4:	ldursw	x9, [x29, #-36]
  4032b8:	ldr	w10, [x8, x9, lsl #2]
  4032bc:	ldur	w11, [x29, #-4]
  4032c0:	cmp	w10, w11
  4032c4:	b.eq	4033f4 <scols_reset_iter@plt+0xb64>  // b.none
  4032c8:	str	xzr, [sp, #56]
  4032cc:	ldr	x8, [sp, #40]
  4032d0:	ldr	x0, [x8]
  4032d4:	adrp	x9, 40a000 <scols_reset_iter@plt+0x7770>
  4032d8:	add	x9, x9, #0xad8
  4032dc:	str	x0, [sp, #24]
  4032e0:	mov	x0, x9
  4032e4:	bl	402820 <gettext@plt>
  4032e8:	adrp	x8, 41c000 <scols_reset_iter@plt+0x19770>
  4032ec:	add	x8, x8, #0x380
  4032f0:	ldr	x2, [x8]
  4032f4:	ldr	x8, [sp, #24]
  4032f8:	str	x0, [sp, #16]
  4032fc:	mov	x0, x8
  403300:	ldr	x1, [sp, #16]
  403304:	bl	402830 <fprintf@plt>
  403308:	ldur	x8, [x29, #-24]
  40330c:	ldursw	x9, [x29, #-36]
  403310:	mov	x10, #0x40                  	// #64
  403314:	mul	x9, x10, x9
  403318:	add	x8, x8, x9
  40331c:	stur	x8, [x29, #-48]
  403320:	ldr	x8, [sp, #56]
  403324:	add	x8, x8, #0x1
  403328:	mov	w9, #0x0                   	// #0
  40332c:	cmp	x8, #0x10
  403330:	str	w9, [sp, #12]
  403334:	b.cs	40334c <scols_reset_iter@plt+0xabc>  // b.hs, b.nlast
  403338:	ldur	x8, [x29, #-48]
  40333c:	ldr	w9, [x8]
  403340:	cmp	w9, #0x0
  403344:	cset	w9, ne  // ne = any
  403348:	str	w9, [sp, #12]
  40334c:	ldr	w8, [sp, #12]
  403350:	tbnz	w8, #0, 403358 <scols_reset_iter@plt+0xac8>
  403354:	b	4033d8 <scols_reset_iter@plt+0xb48>
  403358:	ldur	x8, [x29, #-48]
  40335c:	ldr	w0, [x8]
  403360:	ldur	x1, [x29, #-16]
  403364:	bl	4042d8 <scols_reset_iter@plt+0x1a48>
  403368:	str	x0, [sp, #48]
  40336c:	ldr	x8, [sp, #48]
  403370:	cbz	x8, 403390 <scols_reset_iter@plt+0xb00>
  403374:	ldr	x8, [sp, #40]
  403378:	ldr	x0, [x8]
  40337c:	ldr	x2, [sp, #48]
  403380:	adrp	x1, 40a000 <scols_reset_iter@plt+0x7770>
  403384:	add	x1, x1, #0xafa
  403388:	bl	402830 <fprintf@plt>
  40338c:	b	4033bc <scols_reset_iter@plt+0xb2c>
  403390:	ldur	x8, [x29, #-48]
  403394:	ldr	w0, [x8]
  403398:	bl	404378 <scols_reset_iter@plt+0x1ae8>
  40339c:	cbz	w0, 4033bc <scols_reset_iter@plt+0xb2c>
  4033a0:	ldr	x8, [sp, #40]
  4033a4:	ldr	x0, [x8]
  4033a8:	ldur	x9, [x29, #-48]
  4033ac:	ldr	w2, [x9]
  4033b0:	adrp	x1, 40a000 <scols_reset_iter@plt+0x7770>
  4033b4:	add	x1, x1, #0xb00
  4033b8:	bl	402830 <fprintf@plt>
  4033bc:	ldur	x8, [x29, #-48]
  4033c0:	add	x8, x8, #0x4
  4033c4:	stur	x8, [x29, #-48]
  4033c8:	ldr	x8, [sp, #56]
  4033cc:	add	x8, x8, #0x1
  4033d0:	str	x8, [sp, #56]
  4033d4:	b	403320 <scols_reset_iter@plt+0xa90>
  4033d8:	ldr	x8, [sp, #40]
  4033dc:	ldr	x1, [x8]
  4033e0:	mov	w0, #0xa                   	// #10
  4033e4:	bl	402390 <fputc@plt>
  4033e8:	mov	w9, #0x1                   	// #1
  4033ec:	mov	w0, w9
  4033f0:	bl	4022b0 <exit@plt>
  4033f4:	b	403408 <scols_reset_iter@plt+0xb78>
  4033f8:	ldur	x8, [x29, #-48]
  4033fc:	add	x8, x8, #0x4
  403400:	stur	x8, [x29, #-48]
  403404:	b	40323c <scols_reset_iter@plt+0x9ac>
  403408:	ldur	w8, [x29, #-36]
  40340c:	add	w8, w8, #0x1
  403410:	stur	w8, [x29, #-36]
  403414:	b	4031d4 <scols_reset_iter@plt+0x944>
  403418:	ldp	x29, x30, [sp, #112]
  40341c:	add	sp, sp, #0x80
  403420:	ret
  403424:	sub	sp, sp, #0x30
  403428:	stp	x29, x30, [sp, #32]
  40342c:	add	x29, sp, #0x20
  403430:	adrp	x8, 40a000 <scols_reset_iter@plt+0x7770>
  403434:	add	x8, x8, #0xb64
  403438:	stur	x0, [x29, #-8]
  40343c:	str	x1, [sp, #16]
  403440:	ldur	x0, [x29, #-8]
  403444:	mov	x1, x8
  403448:	bl	409ab4 <scols_reset_iter@plt+0x7224>
  40344c:	str	x0, [sp, #8]
  403450:	ldr	x8, [sp, #8]
  403454:	cbnz	x8, 403490 <scols_reset_iter@plt+0xc00>
  403458:	bl	4027f0 <__errno_location@plt>
  40345c:	ldr	w8, [x0]
  403460:	cmp	w8, #0xc
  403464:	b.ne	403478 <scols_reset_iter@plt+0xbe8>  // b.any
  403468:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7770>
  40346c:	add	x0, x0, #0xb66
  403470:	mov	w1, #0xc5                  	// #197
  403474:	bl	4043bc <scols_reset_iter@plt+0x1b2c>
  403478:	ldr	x2, [sp, #16]
  40347c:	ldur	x3, [x29, #-8]
  403480:	mov	w0, #0x1                   	// #1
  403484:	adrp	x1, 40a000 <scols_reset_iter@plt+0x7770>
  403488:	add	x1, x1, #0xb7a
  40348c:	bl	4027a0 <errx@plt>
  403490:	ldr	x0, [sp, #8]
  403494:	ldp	x29, x30, [sp, #32]
  403498:	add	sp, sp, #0x30
  40349c:	ret
  4034a0:	sub	sp, sp, #0x1b0
  4034a4:	stp	x29, x30, [sp, #336]
  4034a8:	stp	x28, x27, [sp, #352]
  4034ac:	stp	x26, x25, [sp, #368]
  4034b0:	stp	x24, x23, [sp, #384]
  4034b4:	stp	x22, x21, [sp, #400]
  4034b8:	stp	x20, x19, [sp, #416]
  4034bc:	add	x29, sp, #0x150
  4034c0:	adrp	x8, 41c000 <scols_reset_iter@plt+0x19770>
  4034c4:	add	x8, x8, #0x370
  4034c8:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7770>
  4034cc:	add	x0, x0, #0xba2
  4034d0:	adrp	x9, 40a000 <scols_reset_iter@plt+0x7770>
  4034d4:	add	x9, x9, #0xbab
  4034d8:	adrp	x10, 41c000 <scols_reset_iter@plt+0x19770>
  4034dc:	add	x10, x10, #0x380
  4034e0:	adrp	x11, 40b000 <scols_reset_iter@plt+0x8770>
  4034e4:	add	x11, x11, #0xce
  4034e8:	adrp	x12, 40a000 <scols_reset_iter@plt+0x7770>
  4034ec:	add	x12, x12, #0xbc6
  4034f0:	adrp	x13, 40a000 <scols_reset_iter@plt+0x7770>
  4034f4:	add	x13, x13, #0xbd8
  4034f8:	adrp	x14, 40a000 <scols_reset_iter@plt+0x7770>
  4034fc:	add	x14, x14, #0xbe3
  403500:	adrp	x15, 40a000 <scols_reset_iter@plt+0x7770>
  403504:	add	x15, x15, #0xc15
  403508:	adrp	x16, 40a000 <scols_reset_iter@plt+0x7770>
  40350c:	add	x16, x16, #0xc53
  403510:	adrp	x17, 40a000 <scols_reset_iter@plt+0x7770>
  403514:	add	x17, x17, #0xc96
  403518:	adrp	x18, 40a000 <scols_reset_iter@plt+0x7770>
  40351c:	add	x18, x18, #0xcd7
  403520:	adrp	x1, 40a000 <scols_reset_iter@plt+0x7770>
  403524:	add	x1, x1, #0xd31
  403528:	adrp	x2, 40a000 <scols_reset_iter@plt+0x7770>
  40352c:	add	x2, x2, #0xd67
  403530:	adrp	x3, 40a000 <scols_reset_iter@plt+0x7770>
  403534:	add	x3, x3, #0xda6
  403538:	adrp	x4, 40a000 <scols_reset_iter@plt+0x7770>
  40353c:	add	x4, x4, #0xde1
  403540:	adrp	x5, 40a000 <scols_reset_iter@plt+0x7770>
  403544:	add	x5, x5, #0xe26
  403548:	adrp	x6, 40a000 <scols_reset_iter@plt+0x7770>
  40354c:	add	x6, x6, #0xe75
  403550:	adrp	x7, 40a000 <scols_reset_iter@plt+0x7770>
  403554:	add	x7, x7, #0xec0
  403558:	adrp	x19, 40a000 <scols_reset_iter@plt+0x7770>
  40355c:	add	x19, x19, #0xefc
  403560:	adrp	x20, 40a000 <scols_reset_iter@plt+0x7770>
  403564:	add	x20, x20, #0xf40
  403568:	adrp	x21, 40a000 <scols_reset_iter@plt+0x7770>
  40356c:	add	x21, x21, #0xf90
  403570:	adrp	x22, 40a000 <scols_reset_iter@plt+0x7770>
  403574:	add	x22, x22, #0xfdc
  403578:	adrp	x23, 40b000 <scols_reset_iter@plt+0x8770>
  40357c:	add	x23, x23, #0x27
  403580:	adrp	x24, 40b000 <scols_reset_iter@plt+0x8770>
  403584:	add	x24, x24, #0x72
  403588:	adrp	x25, 40b000 <scols_reset_iter@plt+0x8770>
  40358c:	add	x25, x25, #0xd0
  403590:	adrp	x26, 40b000 <scols_reset_iter@plt+0x8770>
  403594:	add	x26, x26, #0x10d
  403598:	adrp	x27, 40b000 <scols_reset_iter@plt+0x8770>
  40359c:	add	x27, x27, #0x166
  4035a0:	adrp	x28, 40b000 <scols_reset_iter@plt+0x8770>
  4035a4:	add	x28, x28, #0x187
  4035a8:	adrp	x30, 40b000 <scols_reset_iter@plt+0x8770>
  4035ac:	add	x30, x30, #0x149
  4035b0:	stur	x1, [x29, #-24]
  4035b4:	adrp	x1, 40b000 <scols_reset_iter@plt+0x8770>
  4035b8:	add	x1, x1, #0x15a
  4035bc:	stur	x3, [x29, #-32]
  4035c0:	adrp	x3, 40b000 <scols_reset_iter@plt+0x8770>
  4035c4:	add	x3, x3, #0x178
  4035c8:	stur	x0, [x29, #-40]
  4035cc:	adrp	x0, 40b000 <scols_reset_iter@plt+0x8770>
  4035d0:	add	x0, x0, #0x197
  4035d4:	stur	x1, [x29, #-48]
  4035d8:	adrp	x1, 40b000 <scols_reset_iter@plt+0x8770>
  4035dc:	add	x1, x1, #0x1b2
  4035e0:	stur	x8, [x29, #-56]
  4035e4:	mov	w8, wzr
  4035e8:	stur	w8, [x29, #-60]
  4035ec:	ldur	x8, [x29, #-56]
  4035f0:	ldr	x8, [x8]
  4035f4:	stur	x8, [x29, #-16]
  4035f8:	ldur	x8, [x29, #-40]
  4035fc:	stur	x0, [x29, #-72]
  403600:	mov	x0, x8
  403604:	stur	x9, [x29, #-80]
  403608:	stur	x10, [x29, #-88]
  40360c:	stur	x11, [x29, #-96]
  403610:	stur	x12, [x29, #-104]
  403614:	stur	x13, [x29, #-112]
  403618:	stur	x14, [x29, #-120]
  40361c:	stur	x15, [x29, #-128]
  403620:	stur	x16, [x29, #-136]
  403624:	stur	x17, [x29, #-144]
  403628:	stur	x18, [x29, #-152]
  40362c:	stur	x2, [x29, #-160]
  403630:	str	x4, [sp, #168]
  403634:	str	x5, [sp, #160]
  403638:	str	x6, [sp, #152]
  40363c:	str	x7, [sp, #144]
  403640:	str	x19, [sp, #136]
  403644:	str	x20, [sp, #128]
  403648:	str	x21, [sp, #120]
  40364c:	str	x22, [sp, #112]
  403650:	str	x23, [sp, #104]
  403654:	str	x24, [sp, #96]
  403658:	str	x25, [sp, #88]
  40365c:	str	x26, [sp, #80]
  403660:	str	x27, [sp, #72]
  403664:	str	x28, [sp, #64]
  403668:	str	x30, [sp, #56]
  40366c:	str	x3, [sp, #48]
  403670:	str	x1, [sp, #40]
  403674:	bl	402820 <gettext@plt>
  403678:	ldur	x1, [x29, #-16]
  40367c:	bl	402290 <fputs@plt>
  403680:	ldur	x8, [x29, #-16]
  403684:	ldur	x9, [x29, #-80]
  403688:	mov	x0, x9
  40368c:	str	x8, [sp, #32]
  403690:	bl	402820 <gettext@plt>
  403694:	ldur	x8, [x29, #-88]
  403698:	ldr	x2, [x8]
  40369c:	ldr	x9, [sp, #32]
  4036a0:	str	x0, [sp, #24]
  4036a4:	mov	x0, x9
  4036a8:	ldr	x1, [sp, #24]
  4036ac:	bl	402830 <fprintf@plt>
  4036b0:	ldur	x1, [x29, #-16]
  4036b4:	ldur	x8, [x29, #-96]
  4036b8:	mov	x0, x8
  4036bc:	bl	402290 <fputs@plt>
  4036c0:	ldur	x8, [x29, #-104]
  4036c4:	mov	x0, x8
  4036c8:	bl	402820 <gettext@plt>
  4036cc:	ldur	x1, [x29, #-16]
  4036d0:	bl	402290 <fputs@plt>
  4036d4:	ldur	x8, [x29, #-112]
  4036d8:	mov	x0, x8
  4036dc:	bl	402820 <gettext@plt>
  4036e0:	ldur	x1, [x29, #-16]
  4036e4:	bl	402290 <fputs@plt>
  4036e8:	ldur	x8, [x29, #-120]
  4036ec:	mov	x0, x8
  4036f0:	bl	402820 <gettext@plt>
  4036f4:	ldur	x1, [x29, #-16]
  4036f8:	bl	402290 <fputs@plt>
  4036fc:	ldur	x8, [x29, #-128]
  403700:	mov	x0, x8
  403704:	bl	402820 <gettext@plt>
  403708:	ldur	x1, [x29, #-16]
  40370c:	bl	402290 <fputs@plt>
  403710:	ldur	x8, [x29, #-136]
  403714:	mov	x0, x8
  403718:	bl	402820 <gettext@plt>
  40371c:	ldur	x1, [x29, #-16]
  403720:	bl	402290 <fputs@plt>
  403724:	ldur	x8, [x29, #-144]
  403728:	mov	x0, x8
  40372c:	bl	402820 <gettext@plt>
  403730:	ldur	x1, [x29, #-16]
  403734:	bl	402290 <fputs@plt>
  403738:	ldur	x8, [x29, #-152]
  40373c:	mov	x0, x8
  403740:	bl	402820 <gettext@plt>
  403744:	ldur	x1, [x29, #-16]
  403748:	bl	402290 <fputs@plt>
  40374c:	ldur	x8, [x29, #-24]
  403750:	mov	x0, x8
  403754:	bl	402820 <gettext@plt>
  403758:	ldur	x1, [x29, #-16]
  40375c:	bl	402290 <fputs@plt>
  403760:	ldur	x8, [x29, #-160]
  403764:	mov	x0, x8
  403768:	bl	402820 <gettext@plt>
  40376c:	ldur	x1, [x29, #-16]
  403770:	bl	402290 <fputs@plt>
  403774:	ldur	x8, [x29, #-32]
  403778:	mov	x0, x8
  40377c:	bl	402820 <gettext@plt>
  403780:	ldur	x1, [x29, #-16]
  403784:	bl	402290 <fputs@plt>
  403788:	ldr	x8, [sp, #168]
  40378c:	mov	x0, x8
  403790:	bl	402820 <gettext@plt>
  403794:	ldur	x1, [x29, #-16]
  403798:	bl	402290 <fputs@plt>
  40379c:	ldr	x8, [sp, #160]
  4037a0:	mov	x0, x8
  4037a4:	bl	402820 <gettext@plt>
  4037a8:	ldur	x1, [x29, #-16]
  4037ac:	bl	402290 <fputs@plt>
  4037b0:	ldr	x8, [sp, #152]
  4037b4:	mov	x0, x8
  4037b8:	bl	402820 <gettext@plt>
  4037bc:	ldur	x1, [x29, #-16]
  4037c0:	bl	402290 <fputs@plt>
  4037c4:	ldr	x8, [sp, #144]
  4037c8:	mov	x0, x8
  4037cc:	bl	402820 <gettext@plt>
  4037d0:	ldur	x1, [x29, #-16]
  4037d4:	bl	402290 <fputs@plt>
  4037d8:	ldr	x8, [sp, #136]
  4037dc:	mov	x0, x8
  4037e0:	bl	402820 <gettext@plt>
  4037e4:	ldur	x1, [x29, #-16]
  4037e8:	bl	402290 <fputs@plt>
  4037ec:	ldur	x1, [x29, #-16]
  4037f0:	ldur	x8, [x29, #-96]
  4037f4:	mov	x0, x8
  4037f8:	bl	402290 <fputs@plt>
  4037fc:	ldr	x8, [sp, #128]
  403800:	mov	x0, x8
  403804:	bl	402820 <gettext@plt>
  403808:	ldur	x1, [x29, #-16]
  40380c:	bl	402290 <fputs@plt>
  403810:	ldr	x8, [sp, #120]
  403814:	mov	x0, x8
  403818:	bl	402820 <gettext@plt>
  40381c:	ldur	x1, [x29, #-16]
  403820:	bl	402290 <fputs@plt>
  403824:	ldr	x8, [sp, #112]
  403828:	mov	x0, x8
  40382c:	bl	402820 <gettext@plt>
  403830:	ldur	x1, [x29, #-16]
  403834:	bl	402290 <fputs@plt>
  403838:	ldur	x1, [x29, #-16]
  40383c:	ldur	x8, [x29, #-96]
  403840:	mov	x0, x8
  403844:	bl	402290 <fputs@plt>
  403848:	ldr	x8, [sp, #104]
  40384c:	mov	x0, x8
  403850:	bl	402820 <gettext@plt>
  403854:	ldur	x1, [x29, #-16]
  403858:	bl	402290 <fputs@plt>
  40385c:	ldr	x8, [sp, #96]
  403860:	mov	x0, x8
  403864:	bl	402820 <gettext@plt>
  403868:	ldur	x1, [x29, #-16]
  40386c:	bl	402290 <fputs@plt>
  403870:	ldr	x8, [sp, #88]
  403874:	mov	x0, x8
  403878:	bl	402820 <gettext@plt>
  40387c:	ldur	x1, [x29, #-16]
  403880:	bl	402290 <fputs@plt>
  403884:	ldr	x8, [sp, #80]
  403888:	mov	x0, x8
  40388c:	bl	402820 <gettext@plt>
  403890:	ldur	x1, [x29, #-16]
  403894:	bl	402290 <fputs@plt>
  403898:	ldur	x1, [x29, #-16]
  40389c:	ldur	x8, [x29, #-96]
  4038a0:	mov	x0, x8
  4038a4:	bl	402290 <fputs@plt>
  4038a8:	ldr	x8, [sp, #72]
  4038ac:	mov	x0, x8
  4038b0:	bl	402820 <gettext@plt>
  4038b4:	ldr	x8, [sp, #64]
  4038b8:	str	x0, [sp, #16]
  4038bc:	mov	x0, x8
  4038c0:	bl	402820 <gettext@plt>
  4038c4:	ldr	x8, [sp, #56]
  4038c8:	str	x0, [sp, #8]
  4038cc:	mov	x0, x8
  4038d0:	ldur	x1, [x29, #-48]
  4038d4:	ldr	x2, [sp, #16]
  4038d8:	ldr	x3, [sp, #48]
  4038dc:	ldr	x4, [sp, #8]
  4038e0:	bl	4027d0 <printf@plt>
  4038e4:	ldur	x8, [x29, #-72]
  4038e8:	mov	x0, x8
  4038ec:	bl	402820 <gettext@plt>
  4038f0:	ldr	x1, [sp, #40]
  4038f4:	bl	4027d0 <printf@plt>
  4038f8:	ldur	w8, [x29, #-60]
  4038fc:	mov	w0, w8
  403900:	bl	4022b0 <exit@plt>
  403904:	sub	sp, sp, #0x90
  403908:	stp	x29, x30, [sp, #128]
  40390c:	add	x29, sp, #0x80
  403910:	mov	x8, xzr
  403914:	stur	x0, [x29, #-8]
  403918:	stur	x1, [x29, #-16]
  40391c:	stur	x8, [x29, #-24]
  403920:	stur	xzr, [x29, #-32]
  403924:	stur	xzr, [x29, #-40]
  403928:	stur	wzr, [x29, #-44]
  40392c:	mov	x8, xzr
  403930:	str	x8, [sp, #56]
  403934:	ldur	x2, [x29, #-16]
  403938:	sub	x0, x29, #0x18
  40393c:	sub	x1, x29, #0x20
  403940:	bl	402650 <getline@plt>
  403944:	cmp	x0, #0x0
  403948:	cset	w9, ge  // ge = tcont
  40394c:	tbnz	w9, #0, 403980 <scols_reset_iter@plt+0x10f0>
  403950:	ldur	x0, [x29, #-16]
  403954:	bl	4025d0 <feof@plt>
  403958:	cbz	w0, 403960 <scols_reset_iter@plt+0x10d0>
  40395c:	b	403b84 <scols_reset_iter@plt+0x12f4>
  403960:	adrp	x0, 40b000 <scols_reset_iter@plt+0x8770>
  403964:	add	x0, x0, #0x1bc
  403968:	bl	402820 <gettext@plt>
  40396c:	mov	w8, #0x1                   	// #1
  403970:	str	x0, [sp, #24]
  403974:	mov	w0, w8
  403978:	ldr	x1, [sp, #24]
  40397c:	bl	402850 <err@plt>
  403980:	ldur	x0, [x29, #-24]
  403984:	bl	4043f0 <scols_reset_iter@plt+0x1b60>
  403988:	stur	x0, [x29, #-56]
  40398c:	ldur	x8, [x29, #-56]
  403990:	cbz	x8, 4039b8 <scols_reset_iter@plt+0x1128>
  403994:	ldur	x0, [x29, #-56]
  403998:	mov	w1, #0xa                   	// #10
  40399c:	bl	402710 <strchr@plt>
  4039a0:	str	x0, [sp, #64]
  4039a4:	ldr	x8, [sp, #64]
  4039a8:	cbz	x8, 4039b8 <scols_reset_iter@plt+0x1128>
  4039ac:	ldr	x8, [sp, #64]
  4039b0:	mov	w9, #0x0                   	// #0
  4039b4:	strb	w9, [x8]
  4039b8:	ldur	x8, [x29, #-56]
  4039bc:	cbz	x8, 4039cc <scols_reset_iter@plt+0x113c>
  4039c0:	ldur	x8, [x29, #-56]
  4039c4:	ldrb	w9, [x8]
  4039c8:	cbnz	w9, 403a04 <scols_reset_iter@plt+0x1174>
  4039cc:	ldur	x8, [x29, #-8]
  4039d0:	ldr	w9, [x8]
  4039d4:	cmp	w9, #0x2
  4039d8:	b.ne	403a00 <scols_reset_iter@plt+0x1170>  // b.any
  4039dc:	ldur	x8, [x29, #-8]
  4039e0:	ldrb	w9, [x8, #152]
  4039e4:	mov	w10, #0x3                   	// #3
  4039e8:	lsr	w9, w9, w10
  4039ec:	and	w9, w9, #0x1
  4039f0:	and	w9, w9, #0xff
  4039f4:	cbz	w9, 403a00 <scols_reset_iter@plt+0x1170>
  4039f8:	ldur	x0, [x29, #-8]
  4039fc:	bl	40443c <scols_reset_iter@plt+0x1bac>
  403a00:	b	403b7c <scols_reset_iter@plt+0x12ec>
  403a04:	ldur	x0, [x29, #-24]
  403a08:	bl	4030ec <scols_reset_iter@plt+0x85c>
  403a0c:	str	x0, [sp, #56]
  403a10:	ldr	x8, [sp, #56]
  403a14:	cbnz	x8, 403a68 <scols_reset_iter@plt+0x11d8>
  403a18:	add	x1, sp, #0x28
  403a1c:	str	xzr, [sp, #40]
  403a20:	ldur	x0, [x29, #-24]
  403a24:	bl	405a84 <scols_reset_iter@plt+0x31f4>
  403a28:	str	x0, [sp, #32]
  403a2c:	ldr	x8, [sp, #32]
  403a30:	cbnz	x8, 403a54 <scols_reset_iter@plt+0x11c4>
  403a34:	adrp	x0, 40b000 <scols_reset_iter@plt+0x8770>
  403a38:	add	x0, x0, #0x1bc
  403a3c:	bl	402820 <gettext@plt>
  403a40:	mov	w8, #0x1                   	// #1
  403a44:	str	x0, [sp, #16]
  403a48:	mov	w0, w8
  403a4c:	ldr	x1, [sp, #16]
  403a50:	bl	402850 <err@plt>
  403a54:	ldr	x0, [sp, #32]
  403a58:	bl	4030ec <scols_reset_iter@plt+0x85c>
  403a5c:	str	x0, [sp, #56]
  403a60:	ldr	x0, [sp, #32]
  403a64:	bl	402670 <free@plt>
  403a68:	ldur	x8, [x29, #-8]
  403a6c:	ldr	w9, [x8]
  403a70:	subs	w10, w9, #0x0
  403a74:	cmp	w10, #0x1
  403a78:	str	w9, [sp, #12]
  403a7c:	b.ls	403ab8 <scols_reset_iter@plt+0x1228>  // b.plast
  403a80:	b	403a84 <scols_reset_iter@plt+0x11f4>
  403a84:	ldr	w8, [sp, #12]
  403a88:	cmp	w8, #0x2
  403a8c:	cset	w9, eq  // eq = none
  403a90:	eor	w9, w9, #0x1
  403a94:	tbnz	w9, #0, 403b74 <scols_reset_iter@plt+0x12e4>
  403a98:	b	403a9c <scols_reset_iter@plt+0x120c>
  403a9c:	ldur	x0, [x29, #-8]
  403aa0:	ldr	x1, [sp, #56]
  403aa4:	bl	4044ac <scols_reset_iter@plt+0x1c1c>
  403aa8:	stur	w0, [x29, #-44]
  403aac:	ldr	x0, [sp, #56]
  403ab0:	bl	402670 <free@plt>
  403ab4:	b	403b7c <scols_reset_iter@plt+0x12ec>
  403ab8:	ldur	x8, [x29, #-8]
  403abc:	ldr	x8, [x8, #136]
  403ac0:	ldur	x9, [x29, #-40]
  403ac4:	cmp	x8, x9
  403ac8:	b.hi	403af8 <scols_reset_iter@plt+0x1268>  // b.pmore
  403acc:	ldur	x8, [x29, #-40]
  403ad0:	add	x8, x8, #0x3e8
  403ad4:	stur	x8, [x29, #-40]
  403ad8:	ldur	x8, [x29, #-8]
  403adc:	ldr	x0, [x8, #128]
  403ae0:	ldur	x8, [x29, #-40]
  403ae4:	mov	x9, #0x8                   	// #8
  403ae8:	mul	x1, x8, x9
  403aec:	bl	40465c <scols_reset_iter@plt+0x1dcc>
  403af0:	ldur	x8, [x29, #-8]
  403af4:	str	x0, [x8, #128]
  403af8:	ldr	x8, [sp, #56]
  403afc:	ldur	x9, [x29, #-8]
  403b00:	ldr	x9, [x9, #128]
  403b04:	ldur	x10, [x29, #-8]
  403b08:	ldr	x10, [x10, #136]
  403b0c:	mov	x11, #0x8                   	// #8
  403b10:	mul	x10, x11, x10
  403b14:	add	x9, x9, x10
  403b18:	str	x8, [x9]
  403b1c:	ldur	x8, [x29, #-8]
  403b20:	ldr	x8, [x8, #128]
  403b24:	ldur	x9, [x29, #-8]
  403b28:	ldr	x9, [x9, #136]
  403b2c:	mul	x9, x11, x9
  403b30:	add	x8, x8, x9
  403b34:	ldr	x0, [x8]
  403b38:	bl	4046b4 <scols_reset_iter@plt+0x1e24>
  403b3c:	str	x0, [sp, #48]
  403b40:	ldur	x8, [x29, #-8]
  403b44:	ldr	x8, [x8, #144]
  403b48:	ldr	x9, [sp, #48]
  403b4c:	cmp	x8, x9
  403b50:	b.cs	403b60 <scols_reset_iter@plt+0x12d0>  // b.hs, b.nlast
  403b54:	ldr	x8, [sp, #48]
  403b58:	ldur	x9, [x29, #-8]
  403b5c:	str	x8, [x9, #144]
  403b60:	ldur	x8, [x29, #-8]
  403b64:	ldr	x9, [x8, #136]
  403b68:	add	x9, x9, #0x1
  403b6c:	str	x9, [x8, #136]
  403b70:	b	403b7c <scols_reset_iter@plt+0x12ec>
  403b74:	ldr	x0, [sp, #56]
  403b78:	bl	402670 <free@plt>
  403b7c:	ldur	w8, [x29, #-44]
  403b80:	cbz	w8, 40392c <scols_reset_iter@plt+0x109c>
  403b84:	ldur	w0, [x29, #-44]
  403b88:	ldp	x29, x30, [sp, #128]
  403b8c:	add	sp, sp, #0x90
  403b90:	ret
  403b94:	sub	sp, sp, #0xa0
  403b98:	stp	x29, x30, [sp, #144]
  403b9c:	add	x29, sp, #0x90
  403ba0:	mov	w1, #0x2                   	// #2
  403ba4:	stur	x0, [x29, #-8]
  403ba8:	ldur	x8, [x29, #-8]
  403bac:	ldr	x0, [x8, #16]
  403bb0:	ldur	x8, [x29, #-8]
  403bb4:	ldr	x8, [x8, #8]
  403bb8:	stur	w1, [x29, #-20]
  403bbc:	mov	x1, x8
  403bc0:	bl	4026e0 <scols_table_set_termwidth@plt>
  403bc4:	ldur	x8, [x29, #-8]
  403bc8:	ldr	x8, [x8, #16]
  403bcc:	mov	x0, x8
  403bd0:	ldur	w1, [x29, #-20]
  403bd4:	bl	402590 <scols_table_set_termforce@plt>
  403bd8:	ldur	x8, [x29, #-8]
  403bdc:	ldr	x8, [x8, #48]
  403be0:	cbz	x8, 403c24 <scols_reset_iter@plt+0x1394>
  403be4:	ldur	x0, [x29, #-8]
  403be8:	ldur	x8, [x29, #-8]
  403bec:	ldr	x1, [x8, #48]
  403bf0:	adrp	x8, 40b000 <scols_reset_iter@plt+0x8770>
  403bf4:	add	x8, x8, #0x27a
  403bf8:	stur	x0, [x29, #-32]
  403bfc:	mov	x0, x8
  403c00:	stur	x1, [x29, #-40]
  403c04:	bl	402820 <gettext@plt>
  403c08:	ldur	x8, [x29, #-32]
  403c0c:	stur	x0, [x29, #-48]
  403c10:	mov	x0, x8
  403c14:	ldur	x1, [x29, #-40]
  403c18:	mov	w2, #0x4                   	// #4
  403c1c:	ldur	x3, [x29, #-48]
  403c20:	bl	404a9c <scols_reset_iter@plt+0x220c>
  403c24:	ldur	x8, [x29, #-8]
  403c28:	ldr	x8, [x8, #56]
  403c2c:	cbz	x8, 403c70 <scols_reset_iter@plt+0x13e0>
  403c30:	ldur	x0, [x29, #-8]
  403c34:	ldur	x8, [x29, #-8]
  403c38:	ldr	x1, [x8, #56]
  403c3c:	adrp	x8, 40b000 <scols_reset_iter@plt+0x8770>
  403c40:	add	x8, x8, #0x29d
  403c44:	stur	x0, [x29, #-56]
  403c48:	mov	x0, x8
  403c4c:	stur	x1, [x29, #-64]
  403c50:	bl	402820 <gettext@plt>
  403c54:	ldur	x8, [x29, #-56]
  403c58:	str	x0, [sp, #72]
  403c5c:	mov	x0, x8
  403c60:	ldur	x1, [x29, #-64]
  403c64:	mov	w2, #0x1                   	// #1
  403c68:	ldr	x3, [sp, #72]
  403c6c:	bl	404a9c <scols_reset_iter@plt+0x220c>
  403c70:	ldur	x8, [x29, #-8]
  403c74:	ldr	x8, [x8, #64]
  403c78:	cbz	x8, 403cbc <scols_reset_iter@plt+0x142c>
  403c7c:	ldur	x0, [x29, #-8]
  403c80:	ldur	x8, [x29, #-8]
  403c84:	ldr	x1, [x8, #64]
  403c88:	adrp	x8, 40b000 <scols_reset_iter@plt+0x8770>
  403c8c:	add	x8, x8, #0x2c0
  403c90:	str	x0, [sp, #64]
  403c94:	mov	x0, x8
  403c98:	str	x1, [sp, #56]
  403c9c:	bl	402820 <gettext@plt>
  403ca0:	ldr	x8, [sp, #64]
  403ca4:	str	x0, [sp, #48]
  403ca8:	mov	x0, x8
  403cac:	ldr	x1, [sp, #56]
  403cb0:	mov	w2, #0x10                  	// #16
  403cb4:	ldr	x3, [sp, #48]
  403cb8:	bl	404a9c <scols_reset_iter@plt+0x220c>
  403cbc:	ldur	x8, [x29, #-8]
  403cc0:	ldr	x8, [x8, #72]
  403cc4:	cbz	x8, 403d08 <scols_reset_iter@plt+0x1478>
  403cc8:	ldur	x0, [x29, #-8]
  403ccc:	ldur	x8, [x29, #-8]
  403cd0:	ldr	x1, [x8, #72]
  403cd4:	adrp	x8, 40b000 <scols_reset_iter@plt+0x8770>
  403cd8:	add	x8, x8, #0x2e7
  403cdc:	str	x0, [sp, #40]
  403ce0:	mov	x0, x8
  403ce4:	str	x1, [sp, #32]
  403ce8:	bl	402820 <gettext@plt>
  403cec:	ldr	x8, [sp, #40]
  403cf0:	str	x0, [sp, #24]
  403cf4:	mov	x0, x8
  403cf8:	ldr	x1, [sp, #32]
  403cfc:	mov	w2, #0x40                  	// #64
  403d00:	ldr	x3, [sp, #24]
  403d04:	bl	404a9c <scols_reset_iter@plt+0x220c>
  403d08:	ldur	x8, [x29, #-8]
  403d0c:	ldr	x8, [x8, #80]
  403d10:	cbz	x8, 403d54 <scols_reset_iter@plt+0x14c4>
  403d14:	ldur	x0, [x29, #-8]
  403d18:	ldur	x8, [x29, #-8]
  403d1c:	ldr	x1, [x8, #80]
  403d20:	adrp	x8, 40b000 <scols_reset_iter@plt+0x8770>
  403d24:	add	x8, x8, #0x309
  403d28:	str	x0, [sp, #16]
  403d2c:	mov	x0, x8
  403d30:	str	x1, [sp, #8]
  403d34:	bl	402820 <gettext@plt>
  403d38:	ldr	x8, [sp, #16]
  403d3c:	str	x0, [sp]
  403d40:	mov	x0, x8
  403d44:	ldr	x1, [sp, #8]
  403d48:	mov	w2, #0x20                  	// #32
  403d4c:	ldr	x3, [sp]
  403d50:	bl	404a9c <scols_reset_iter@plt+0x220c>
  403d54:	ldur	x8, [x29, #-8]
  403d58:	ldr	x8, [x8, #64]
  403d5c:	cbnz	x8, 403d80 <scols_reset_iter@plt+0x14f0>
  403d60:	ldur	x0, [x29, #-8]
  403d64:	bl	404c00 <scols_reset_iter@plt+0x2370>
  403d68:	stur	x0, [x29, #-16]
  403d6c:	ldur	x8, [x29, #-16]
  403d70:	cbz	x8, 403d80 <scols_reset_iter@plt+0x14f0>
  403d74:	ldur	x0, [x29, #-16]
  403d78:	mov	w1, #0x10                  	// #16
  403d7c:	bl	404c90 <scols_reset_iter@plt+0x2400>
  403d80:	ldur	x8, [x29, #-8]
  403d84:	ldr	x8, [x8, #88]
  403d88:	cbz	x8, 403d94 <scols_reset_iter@plt+0x1504>
  403d8c:	ldur	x0, [x29, #-8]
  403d90:	bl	404cd0 <scols_reset_iter@plt+0x2440>
  403d94:	ldur	x8, [x29, #-8]
  403d98:	ldr	x8, [x8, #40]
  403d9c:	cbz	x8, 403da8 <scols_reset_iter@plt+0x1518>
  403da0:	ldur	x0, [x29, #-8]
  403da4:	bl	404ea4 <scols_reset_iter@plt+0x2614>
  403da8:	ldp	x29, x30, [sp, #144]
  403dac:	add	sp, sp, #0xa0
  403db0:	ret
  403db4:	sub	sp, sp, #0x60
  403db8:	stp	x29, x30, [sp, #80]
  403dbc:	add	x29, sp, #0x50
  403dc0:	stur	x0, [x29, #-8]
  403dc4:	ldur	x8, [x29, #-8]
  403dc8:	ldr	x8, [x8, #144]
  403dcc:	add	x8, x8, #0x8
  403dd0:	and	x8, x8, #0xfffffffffffffff8
  403dd4:	ldur	x9, [x29, #-8]
  403dd8:	str	x8, [x9, #144]
  403ddc:	ldur	x8, [x29, #-8]
  403de0:	ldr	x8, [x8, #8]
  403de4:	ldur	x9, [x29, #-8]
  403de8:	ldr	x9, [x9, #144]
  403dec:	udiv	x8, x8, x9
  403df0:	str	x8, [sp, #24]
  403df4:	ldr	x8, [sp, #24]
  403df8:	cbnz	x8, 403e04 <scols_reset_iter@plt+0x1574>
  403dfc:	mov	x8, #0x1                   	// #1
  403e00:	str	x8, [sp, #24]
  403e04:	ldur	x8, [x29, #-8]
  403e08:	ldr	x8, [x8, #136]
  403e0c:	ldr	x9, [sp, #24]
  403e10:	udiv	x8, x8, x9
  403e14:	str	x8, [sp, #16]
  403e18:	ldur	x8, [x29, #-8]
  403e1c:	ldr	x8, [x8, #136]
  403e20:	ldr	x9, [sp, #24]
  403e24:	udiv	x10, x8, x9
  403e28:	mul	x9, x10, x9
  403e2c:	subs	x8, x8, x9
  403e30:	cbz	x8, 403e40 <scols_reset_iter@plt+0x15b0>
  403e34:	ldr	x8, [sp, #16]
  403e38:	add	x8, x8, #0x1
  403e3c:	str	x8, [sp, #16]
  403e40:	str	xzr, [sp, #8]
  403e44:	ldr	x8, [sp, #8]
  403e48:	ldr	x9, [sp, #16]
  403e4c:	cmp	x8, x9
  403e50:	b.cs	403f70 <scols_reset_iter@plt+0x16e0>  // b.hs, b.nlast
  403e54:	ldur	x8, [x29, #-8]
  403e58:	ldr	x8, [x8, #144]
  403e5c:	str	x8, [sp, #32]
  403e60:	ldr	x8, [sp, #8]
  403e64:	stur	x8, [x29, #-16]
  403e68:	str	xzr, [sp, #40]
  403e6c:	stur	xzr, [x29, #-24]
  403e70:	ldr	x8, [sp, #40]
  403e74:	ldr	x9, [sp, #24]
  403e78:	cmp	x8, x9
  403e7c:	b.cs	403f58 <scols_reset_iter@plt+0x16c8>  // b.hs, b.nlast
  403e80:	ldur	x8, [x29, #-8]
  403e84:	ldr	x8, [x8, #128]
  403e88:	ldur	x9, [x29, #-16]
  403e8c:	mov	x10, #0x8                   	// #8
  403e90:	mul	x9, x10, x9
  403e94:	add	x8, x8, x9
  403e98:	ldr	x0, [x8]
  403e9c:	adrp	x8, 41c000 <scols_reset_iter@plt+0x19770>
  403ea0:	add	x8, x8, #0x370
  403ea4:	ldr	x1, [x8]
  403ea8:	str	x10, [sp]
  403eac:	bl	402770 <fputws@plt>
  403eb0:	ldur	x8, [x29, #-8]
  403eb4:	ldr	x8, [x8, #128]
  403eb8:	ldur	x9, [x29, #-16]
  403ebc:	ldr	x10, [sp]
  403ec0:	mul	x9, x10, x9
  403ec4:	add	x8, x8, x9
  403ec8:	ldr	x8, [x8]
  403ecc:	mov	x0, x8
  403ed0:	bl	4046b4 <scols_reset_iter@plt+0x1e24>
  403ed4:	ldur	x8, [x29, #-24]
  403ed8:	add	x8, x8, x0
  403edc:	stur	x8, [x29, #-24]
  403ee0:	ldr	x8, [sp, #16]
  403ee4:	ldur	x9, [x29, #-16]
  403ee8:	add	x8, x9, x8
  403eec:	stur	x8, [x29, #-16]
  403ef0:	ldur	x9, [x29, #-8]
  403ef4:	ldr	x9, [x9, #136]
  403ef8:	cmp	x8, x9
  403efc:	b.cc	403f04 <scols_reset_iter@plt+0x1674>  // b.lo, b.ul, b.last
  403f00:	b	403f58 <scols_reset_iter@plt+0x16c8>
  403f04:	ldur	x8, [x29, #-24]
  403f08:	add	x8, x8, #0x8
  403f0c:	and	x8, x8, #0xfffffffffffffff8
  403f10:	stur	x8, [x29, #-32]
  403f14:	ldr	x9, [sp, #32]
  403f18:	cmp	x8, x9
  403f1c:	b.hi	403f34 <scols_reset_iter@plt+0x16a4>  // b.pmore
  403f20:	mov	w0, #0x9                   	// #9
  403f24:	bl	4023a0 <putwchar@plt>
  403f28:	ldur	x8, [x29, #-32]
  403f2c:	stur	x8, [x29, #-24]
  403f30:	b	403f04 <scols_reset_iter@plt+0x1674>
  403f34:	ldur	x8, [x29, #-8]
  403f38:	ldr	x8, [x8, #144]
  403f3c:	ldr	x9, [sp, #32]
  403f40:	add	x8, x9, x8
  403f44:	str	x8, [sp, #32]
  403f48:	ldr	x8, [sp, #40]
  403f4c:	add	x8, x8, #0x1
  403f50:	str	x8, [sp, #40]
  403f54:	b	403e70 <scols_reset_iter@plt+0x15e0>
  403f58:	mov	w0, #0xa                   	// #10
  403f5c:	bl	4023a0 <putwchar@plt>
  403f60:	ldr	x8, [sp, #8]
  403f64:	add	x8, x8, #0x1
  403f68:	str	x8, [sp, #8]
  403f6c:	b	403e44 <scols_reset_iter@plt+0x15b4>
  403f70:	ldp	x29, x30, [sp, #80]
  403f74:	add	sp, sp, #0x60
  403f78:	ret
  403f7c:	sub	sp, sp, #0x50
  403f80:	stp	x29, x30, [sp, #64]
  403f84:	add	x29, sp, #0x40
  403f88:	stur	x0, [x29, #-8]
  403f8c:	ldur	x8, [x29, #-8]
  403f90:	ldr	x8, [x8, #144]
  403f94:	add	x8, x8, #0x8
  403f98:	and	x8, x8, #0xfffffffffffffff8
  403f9c:	ldur	x9, [x29, #-8]
  403fa0:	str	x8, [x9, #144]
  403fa4:	ldur	x8, [x29, #-8]
  403fa8:	ldr	x8, [x8, #8]
  403fac:	ldur	x9, [x29, #-8]
  403fb0:	ldr	x9, [x9, #144]
  403fb4:	udiv	x8, x8, x9
  403fb8:	str	x8, [sp, #16]
  403fbc:	ldur	x8, [x29, #-8]
  403fc0:	ldr	x8, [x8, #144]
  403fc4:	str	x8, [sp, #24]
  403fc8:	stur	xzr, [x29, #-24]
  403fcc:	stur	xzr, [x29, #-16]
  403fd0:	ldur	x8, [x29, #-8]
  403fd4:	ldr	x8, [x8, #128]
  403fd8:	str	x8, [sp, #8]
  403fdc:	ldr	x8, [sp, #8]
  403fe0:	ldr	x0, [x8]
  403fe4:	adrp	x8, 41c000 <scols_reset_iter@plt+0x19770>
  403fe8:	add	x8, x8, #0x370
  403fec:	ldr	x1, [x8]
  403ff0:	bl	402770 <fputws@plt>
  403ff4:	ldr	x8, [sp, #8]
  403ff8:	ldr	x8, [x8]
  403ffc:	mov	x0, x8
  404000:	bl	4046b4 <scols_reset_iter@plt+0x1e24>
  404004:	ldur	x8, [x29, #-16]
  404008:	add	x8, x8, x0
  40400c:	stur	x8, [x29, #-16]
  404010:	ldur	x8, [x29, #-8]
  404014:	ldr	x9, [x8, #136]
  404018:	subs	x9, x9, #0x1
  40401c:	str	x9, [x8, #136]
  404020:	cbnz	x9, 404028 <scols_reset_iter@plt+0x1798>
  404024:	b	4040b4 <scols_reset_iter@plt+0x1824>
  404028:	ldur	x8, [x29, #-24]
  40402c:	add	x8, x8, #0x1
  404030:	stur	x8, [x29, #-24]
  404034:	ldr	x9, [sp, #16]
  404038:	cmp	x8, x9
  40403c:	b.ne	404060 <scols_reset_iter@plt+0x17d0>  // b.any
  404040:	stur	xzr, [x29, #-24]
  404044:	stur	xzr, [x29, #-16]
  404048:	ldur	x8, [x29, #-8]
  40404c:	ldr	x8, [x8, #144]
  404050:	str	x8, [sp, #24]
  404054:	mov	w0, #0xa                   	// #10
  404058:	bl	4023a0 <putwchar@plt>
  40405c:	b	4040a4 <scols_reset_iter@plt+0x1814>
  404060:	ldur	x8, [x29, #-16]
  404064:	add	x8, x8, #0x8
  404068:	and	x8, x8, #0xfffffffffffffff8
  40406c:	str	x8, [sp, #32]
  404070:	ldr	x9, [sp, #24]
  404074:	cmp	x8, x9
  404078:	b.hi	404090 <scols_reset_iter@plt+0x1800>  // b.pmore
  40407c:	mov	w0, #0x9                   	// #9
  404080:	bl	4023a0 <putwchar@plt>
  404084:	ldr	x8, [sp, #32]
  404088:	stur	x8, [x29, #-16]
  40408c:	b	404060 <scols_reset_iter@plt+0x17d0>
  404090:	ldur	x8, [x29, #-8]
  404094:	ldr	x8, [x8, #144]
  404098:	ldr	x9, [sp, #24]
  40409c:	add	x8, x9, x8
  4040a0:	str	x8, [sp, #24]
  4040a4:	ldr	x8, [sp, #8]
  4040a8:	add	x8, x8, #0x8
  4040ac:	str	x8, [sp, #8]
  4040b0:	b	403fdc <scols_reset_iter@plt+0x174c>
  4040b4:	ldur	x8, [x29, #-16]
  4040b8:	cbz	x8, 4040c4 <scols_reset_iter@plt+0x1834>
  4040bc:	mov	w0, #0xa                   	// #10
  4040c0:	bl	4023a0 <putwchar@plt>
  4040c4:	ldp	x29, x30, [sp, #64]
  4040c8:	add	sp, sp, #0x50
  4040cc:	ret
  4040d0:	sub	sp, sp, #0x30
  4040d4:	stp	x29, x30, [sp, #32]
  4040d8:	add	x29, sp, #0x20
  4040dc:	stur	x0, [x29, #-8]
  4040e0:	ldur	x8, [x29, #-8]
  4040e4:	ldr	x8, [x8, #136]
  4040e8:	stur	w8, [x29, #-12]
  4040ec:	ldur	x9, [x29, #-8]
  4040f0:	ldr	x9, [x9, #128]
  4040f4:	str	x9, [sp, #8]
  4040f8:	ldur	w8, [x29, #-12]
  4040fc:	subs	w9, w8, #0x1
  404100:	stur	w9, [x29, #-12]
  404104:	cbz	w8, 40413c <scols_reset_iter@plt+0x18ac>
  404108:	ldr	x8, [sp, #8]
  40410c:	ldr	x0, [x8]
  404110:	adrp	x8, 41c000 <scols_reset_iter@plt+0x19770>
  404114:	add	x8, x8, #0x370
  404118:	ldr	x1, [x8]
  40411c:	bl	402770 <fputws@plt>
  404120:	mov	w9, #0xa                   	// #10
  404124:	mov	w0, w9
  404128:	bl	4023a0 <putwchar@plt>
  40412c:	ldr	x8, [sp, #8]
  404130:	add	x8, x8, #0x8
  404134:	str	x8, [sp, #8]
  404138:	b	4040f8 <scols_reset_iter@plt+0x1868>
  40413c:	ldp	x29, x30, [sp, #32]
  404140:	add	sp, sp, #0x30
  404144:	ret
  404148:	stp	x29, x30, [sp, #-16]!
  40414c:	mov	x29, sp
  404150:	adrp	x8, 41c000 <scols_reset_iter@plt+0x19770>
  404154:	add	x8, x8, #0x370
  404158:	ldr	x0, [x8]
  40415c:	bl	4041d0 <scols_reset_iter@plt+0x1940>
  404160:	cbz	w0, 4041ac <scols_reset_iter@plt+0x191c>
  404164:	bl	4027f0 <__errno_location@plt>
  404168:	ldr	w8, [x0]
  40416c:	cmp	w8, #0x20
  404170:	b.eq	4041ac <scols_reset_iter@plt+0x191c>  // b.none
  404174:	bl	4027f0 <__errno_location@plt>
  404178:	ldr	w8, [x0]
  40417c:	cbz	w8, 404194 <scols_reset_iter@plt+0x1904>
  404180:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7770>
  404184:	add	x0, x0, #0xab2
  404188:	bl	402820 <gettext@plt>
  40418c:	bl	402610 <warn@plt>
  404190:	b	4041a4 <scols_reset_iter@plt+0x1914>
  404194:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7770>
  404198:	add	x0, x0, #0xab2
  40419c:	bl	402820 <gettext@plt>
  4041a0:	bl	402740 <warnx@plt>
  4041a4:	mov	w0, #0x1                   	// #1
  4041a8:	bl	402260 <_exit@plt>
  4041ac:	adrp	x8, 41c000 <scols_reset_iter@plt+0x19770>
  4041b0:	add	x8, x8, #0x358
  4041b4:	ldr	x0, [x8]
  4041b8:	bl	4041d0 <scols_reset_iter@plt+0x1940>
  4041bc:	cbz	w0, 4041c8 <scols_reset_iter@plt+0x1938>
  4041c0:	mov	w0, #0x1                   	// #1
  4041c4:	bl	402260 <_exit@plt>
  4041c8:	ldp	x29, x30, [sp], #16
  4041cc:	ret
  4041d0:	sub	sp, sp, #0x30
  4041d4:	stp	x29, x30, [sp, #32]
  4041d8:	add	x29, sp, #0x20
  4041dc:	str	x0, [sp, #16]
  4041e0:	bl	4027f0 <__errno_location@plt>
  4041e4:	str	wzr, [x0]
  4041e8:	ldr	x0, [sp, #16]
  4041ec:	bl	402880 <ferror@plt>
  4041f0:	cbnz	w0, 404200 <scols_reset_iter@plt+0x1970>
  4041f4:	ldr	x0, [sp, #16]
  4041f8:	bl	402720 <fflush@plt>
  4041fc:	cbz	w0, 404204 <scols_reset_iter@plt+0x1974>
  404200:	b	40424c <scols_reset_iter@plt+0x19bc>
  404204:	ldr	x0, [sp, #16]
  404208:	bl	4023f0 <fileno@plt>
  40420c:	str	w0, [sp, #12]
  404210:	cmp	w0, #0x0
  404214:	cset	w8, lt  // lt = tstop
  404218:	tbnz	w8, #0, 404240 <scols_reset_iter@plt+0x19b0>
  40421c:	ldr	w0, [sp, #12]
  404220:	bl	4022c0 <dup@plt>
  404224:	str	w0, [sp, #12]
  404228:	cmp	w0, #0x0
  40422c:	cset	w8, lt  // lt = tstop
  404230:	tbnz	w8, #0, 404240 <scols_reset_iter@plt+0x19b0>
  404234:	ldr	w0, [sp, #12]
  404238:	bl	402540 <close@plt>
  40423c:	cbz	w0, 404244 <scols_reset_iter@plt+0x19b4>
  404240:	b	40424c <scols_reset_iter@plt+0x19bc>
  404244:	stur	wzr, [x29, #-4]
  404248:	b	404268 <scols_reset_iter@plt+0x19d8>
  40424c:	bl	4027f0 <__errno_location@plt>
  404250:	ldr	w8, [x0]
  404254:	mov	w9, #0xffffffff            	// #-1
  404258:	mov	w10, wzr
  40425c:	cmp	w8, #0x9
  404260:	csel	w8, w10, w9, eq  // eq = none
  404264:	stur	w8, [x29, #-4]
  404268:	ldur	w0, [x29, #-4]
  40426c:	ldp	x29, x30, [sp, #32]
  404270:	add	sp, sp, #0x30
  404274:	ret
  404278:	sub	sp, sp, #0x30
  40427c:	stp	x29, x30, [sp, #32]
  404280:	add	x29, sp, #0x20
  404284:	stur	x0, [x29, #-8]
  404288:	str	x1, [sp, #16]
  40428c:	ldur	x0, [x29, #-8]
  404290:	ldr	x1, [sp, #16]
  404294:	bl	4024e0 <calloc@plt>
  404298:	str	x0, [sp, #8]
  40429c:	ldr	x8, [sp, #8]
  4042a0:	cbnz	x8, 4042c8 <scols_reset_iter@plt+0x1a38>
  4042a4:	ldr	x8, [sp, #16]
  4042a8:	cbz	x8, 4042c8 <scols_reset_iter@plt+0x1a38>
  4042ac:	ldur	x8, [x29, #-8]
  4042b0:	cbz	x8, 4042c8 <scols_reset_iter@plt+0x1a38>
  4042b4:	ldr	x2, [sp, #16]
  4042b8:	mov	w0, #0x1                   	// #1
  4042bc:	adrp	x1, 40a000 <scols_reset_iter@plt+0x7770>
  4042c0:	add	x1, x1, #0xabe
  4042c4:	bl	402850 <err@plt>
  4042c8:	ldr	x0, [sp, #8]
  4042cc:	ldp	x29, x30, [sp, #32]
  4042d0:	add	sp, sp, #0x30
  4042d4:	ret
  4042d8:	sub	sp, sp, #0x30
  4042dc:	stp	x29, x30, [sp, #32]
  4042e0:	add	x29, sp, #0x20
  4042e4:	stur	w0, [x29, #-12]
  4042e8:	str	x1, [sp, #8]
  4042ec:	ldr	x8, [sp, #8]
  4042f0:	cbz	x8, 4042f8 <scols_reset_iter@plt+0x1a68>
  4042f4:	b	404318 <scols_reset_iter@plt+0x1a88>
  4042f8:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7770>
  4042fc:	add	x0, x0, #0xb05
  404300:	adrp	x1, 40a000 <scols_reset_iter@plt+0x7770>
  404304:	add	x1, x1, #0xb15
  404308:	mov	w2, #0xe                   	// #14
  40430c:	adrp	x3, 40a000 <scols_reset_iter@plt+0x7770>
  404310:	add	x3, x3, #0xb2a
  404314:	bl	4027e0 <__assert_fail@plt>
  404318:	ldr	x8, [sp, #8]
  40431c:	str	x8, [sp]
  404320:	ldr	x8, [sp]
  404324:	ldr	x8, [x8]
  404328:	cbz	x8, 404360 <scols_reset_iter@plt+0x1ad0>
  40432c:	ldr	x8, [sp]
  404330:	ldr	w9, [x8, #24]
  404334:	ldur	w10, [x29, #-12]
  404338:	cmp	w9, w10
  40433c:	b.ne	404350 <scols_reset_iter@plt+0x1ac0>  // b.any
  404340:	ldr	x8, [sp]
  404344:	ldr	x8, [x8]
  404348:	stur	x8, [x29, #-8]
  40434c:	b	404368 <scols_reset_iter@plt+0x1ad8>
  404350:	ldr	x8, [sp]
  404354:	add	x8, x8, #0x20
  404358:	str	x8, [sp]
  40435c:	b	404320 <scols_reset_iter@plt+0x1a90>
  404360:	mov	x8, xzr
  404364:	stur	x8, [x29, #-8]
  404368:	ldur	x0, [x29, #-8]
  40436c:	ldp	x29, x30, [sp, #32]
  404370:	add	sp, sp, #0x30
  404374:	ret
  404378:	sub	sp, sp, #0x10
  40437c:	mov	w8, #0x1                   	// #1
  404380:	str	w0, [sp, #8]
  404384:	ldr	w9, [sp, #8]
  404388:	subs	w9, w9, #0x21
  40438c:	cmp	w9, #0x5d
  404390:	cset	w9, ls  // ls = plast
  404394:	eor	w8, w9, w8
  404398:	tbnz	w8, #0, 4043ac <scols_reset_iter@plt+0x1b1c>
  40439c:	b	4043a0 <scols_reset_iter@plt+0x1b10>
  4043a0:	mov	w8, #0x1                   	// #1
  4043a4:	str	w8, [sp, #12]
  4043a8:	b	4043b0 <scols_reset_iter@plt+0x1b20>
  4043ac:	str	wzr, [sp, #12]
  4043b0:	ldr	w0, [sp, #12]
  4043b4:	add	sp, sp, #0x10
  4043b8:	ret
  4043bc:	sub	sp, sp, #0x20
  4043c0:	stp	x29, x30, [sp, #16]
  4043c4:	add	x29, sp, #0x10
  4043c8:	mov	w8, #0x1                   	// #1
  4043cc:	adrp	x9, 40a000 <scols_reset_iter@plt+0x7770>
  4043d0:	add	x9, x9, #0xb83
  4043d4:	str	x0, [sp, #8]
  4043d8:	str	w1, [sp, #4]
  4043dc:	ldr	x2, [sp, #8]
  4043e0:	ldr	w3, [sp, #4]
  4043e4:	mov	w0, w8
  4043e8:	mov	x1, x9
  4043ec:	bl	402850 <err@plt>
  4043f0:	sub	sp, sp, #0x20
  4043f4:	stp	x29, x30, [sp, #16]
  4043f8:	add	x29, sp, #0x10
  4043fc:	str	x0, [sp, #8]
  404400:	bl	402620 <__ctype_b_loc@plt>
  404404:	ldr	x8, [x0]
  404408:	ldr	x9, [sp, #8]
  40440c:	ldrsb	x9, [x9]
  404410:	ldrh	w10, [x8, x9, lsl #1]
  404414:	and	w10, w10, #0x2000
  404418:	cbz	w10, 40442c <scols_reset_iter@plt+0x1b9c>
  40441c:	ldr	x8, [sp, #8]
  404420:	add	x8, x8, #0x1
  404424:	str	x8, [sp, #8]
  404428:	b	404400 <scols_reset_iter@plt+0x1b70>
  40442c:	ldr	x0, [sp, #8]
  404430:	ldp	x29, x30, [sp, #16]
  404434:	add	sp, sp, #0x20
  404438:	ret
  40443c:	sub	sp, sp, #0x20
  404440:	stp	x29, x30, [sp, #16]
  404444:	add	x29, sp, #0x10
  404448:	str	x0, [sp, #8]
  40444c:	ldr	x8, [sp, #8]
  404450:	ldr	x8, [x8, #16]
  404454:	cbnz	x8, 404460 <scols_reset_iter@plt+0x1bd0>
  404458:	ldr	x0, [sp, #8]
  40445c:	bl	404724 <scols_reset_iter@plt+0x1e94>
  404460:	ldr	x8, [sp, #8]
  404464:	ldr	x0, [x8, #16]
  404468:	mov	x8, xzr
  40446c:	mov	x1, x8
  404470:	bl	402520 <scols_table_new_line@plt>
  404474:	cbnz	x0, 404498 <scols_reset_iter@plt+0x1c08>
  404478:	adrp	x0, 40b000 <scols_reset_iter@plt+0x8770>
  40447c:	add	x0, x0, #0x1c8
  404480:	bl	402820 <gettext@plt>
  404484:	mov	w8, #0x1                   	// #1
  404488:	str	x0, [sp]
  40448c:	mov	w0, w8
  404490:	ldr	x1, [sp]
  404494:	bl	402850 <err@plt>
  404498:	mov	w8, wzr
  40449c:	mov	w0, w8
  4044a0:	ldp	x29, x30, [sp, #16]
  4044a4:	add	sp, sp, #0x20
  4044a8:	ret
  4044ac:	sub	sp, sp, #0x70
  4044b0:	stp	x29, x30, [sp, #96]
  4044b4:	add	x29, sp, #0x60
  4044b8:	mov	x8, xzr
  4044bc:	stur	x0, [x29, #-8]
  4044c0:	stur	x1, [x29, #-16]
  4044c4:	stur	x8, [x29, #-32]
  4044c8:	stur	xzr, [x29, #-40]
  4044cc:	str	x8, [sp, #48]
  4044d0:	ldur	x8, [x29, #-8]
  4044d4:	ldr	x8, [x8, #16]
  4044d8:	cbnz	x8, 4044e4 <scols_reset_iter@plt+0x1c54>
  4044dc:	ldur	x0, [x29, #-8]
  4044e0:	bl	404724 <scols_reset_iter@plt+0x1e94>
  4044e4:	ldur	x0, [x29, #-8]
  4044e8:	ldur	x1, [x29, #-16]
  4044ec:	sub	x2, x29, #0x20
  4044f0:	bl	40490c <scols_reset_iter@plt+0x207c>
  4044f4:	stur	x0, [x29, #-24]
  4044f8:	cbz	x0, 404648 <scols_reset_iter@plt+0x1db8>
  4044fc:	ldur	x8, [x29, #-8]
  404500:	ldr	x0, [x8, #16]
  404504:	bl	4025a0 <scols_table_get_ncols@plt>
  404508:	ldur	x8, [x29, #-40]
  40450c:	add	x8, x8, #0x1
  404510:	cmp	x0, x8
  404514:	b.cs	404580 <scols_reset_iter@plt+0x1cf0>  // b.hs, b.nlast
  404518:	ldur	x8, [x29, #-8]
  40451c:	ldr	x0, [x8, #16]
  404520:	bl	402550 <scols_table_is_json@plt>
  404524:	cbz	w0, 404560 <scols_reset_iter@plt+0x1cd0>
  404528:	adrp	x0, 40b000 <scols_reset_iter@plt+0x8770>
  40452c:	add	x0, x0, #0x207
  404530:	bl	402820 <gettext@plt>
  404534:	ldur	x8, [x29, #-8]
  404538:	ldr	x8, [x8, #16]
  40453c:	str	x0, [sp, #32]
  404540:	mov	x0, x8
  404544:	bl	4026a0 <scols_table_get_nlines@plt>
  404548:	add	x2, x0, #0x1
  40454c:	ldur	x8, [x29, #-40]
  404550:	add	x3, x8, #0x1
  404554:	mov	w0, #0x1                   	// #1
  404558:	ldr	x1, [sp, #32]
  40455c:	bl	4027a0 <errx@plt>
  404560:	ldur	x8, [x29, #-8]
  404564:	ldr	x0, [x8, #16]
  404568:	mov	x8, xzr
  40456c:	mov	x1, x8
  404570:	fmov	d0, xzr
  404574:	mov	w9, wzr
  404578:	mov	w2, w9
  40457c:	bl	402340 <scols_table_new_column@plt>
  404580:	ldr	x8, [sp, #48]
  404584:	cbnz	x8, 4045c8 <scols_reset_iter@plt+0x1d38>
  404588:	ldur	x8, [x29, #-8]
  40458c:	ldr	x0, [x8, #16]
  404590:	mov	x8, xzr
  404594:	mov	x1, x8
  404598:	bl	402520 <scols_table_new_line@plt>
  40459c:	str	x0, [sp, #48]
  4045a0:	ldr	x8, [sp, #48]
  4045a4:	cbnz	x8, 4045c8 <scols_reset_iter@plt+0x1d38>
  4045a8:	adrp	x0, 40b000 <scols_reset_iter@plt+0x8770>
  4045ac:	add	x0, x0, #0x1c8
  4045b0:	bl	402820 <gettext@plt>
  4045b4:	mov	w8, #0x1                   	// #1
  4045b8:	str	x0, [sp, #24]
  4045bc:	mov	w0, w8
  4045c0:	ldr	x1, [sp, #24]
  4045c4:	bl	402850 <err@plt>
  4045c8:	ldur	x0, [x29, #-24]
  4045cc:	bl	4049ec <scols_reset_iter@plt+0x215c>
  4045d0:	str	x0, [sp, #40]
  4045d4:	ldr	x8, [sp, #40]
  4045d8:	cbnz	x8, 4045fc <scols_reset_iter@plt+0x1d6c>
  4045dc:	adrp	x0, 40b000 <scols_reset_iter@plt+0x8770>
  4045e0:	add	x0, x0, #0x241
  4045e4:	bl	402820 <gettext@plt>
  4045e8:	mov	w8, #0x1                   	// #1
  4045ec:	str	x0, [sp, #16]
  4045f0:	mov	w0, w8
  4045f4:	ldr	x1, [sp, #16]
  4045f8:	bl	402850 <err@plt>
  4045fc:	ldr	x0, [sp, #48]
  404600:	ldur	x1, [x29, #-40]
  404604:	ldr	x2, [sp, #40]
  404608:	bl	4022d0 <scols_line_refer_data@plt>
  40460c:	cbz	w0, 404630 <scols_reset_iter@plt+0x1da0>
  404610:	adrp	x0, 40b000 <scols_reset_iter@plt+0x8770>
  404614:	add	x0, x0, #0x260
  404618:	bl	402820 <gettext@plt>
  40461c:	mov	w8, #0x1                   	// #1
  404620:	str	x0, [sp, #8]
  404624:	mov	w0, w8
  404628:	ldr	x1, [sp, #8]
  40462c:	bl	402850 <err@plt>
  404630:	ldur	x8, [x29, #-40]
  404634:	add	x8, x8, #0x1
  404638:	stur	x8, [x29, #-40]
  40463c:	mov	x8, xzr
  404640:	stur	x8, [x29, #-16]
  404644:	b	4044e4 <scols_reset_iter@plt+0x1c54>
  404648:	mov	w8, wzr
  40464c:	mov	w0, w8
  404650:	ldp	x29, x30, [sp, #96]
  404654:	add	sp, sp, #0x70
  404658:	ret
  40465c:	sub	sp, sp, #0x30
  404660:	stp	x29, x30, [sp, #32]
  404664:	add	x29, sp, #0x20
  404668:	stur	x0, [x29, #-8]
  40466c:	str	x1, [sp, #16]
  404670:	ldur	x0, [x29, #-8]
  404674:	ldr	x1, [sp, #16]
  404678:	bl	402500 <realloc@plt>
  40467c:	str	x0, [sp, #8]
  404680:	ldr	x8, [sp, #8]
  404684:	cbnz	x8, 4046a4 <scols_reset_iter@plt+0x1e14>
  404688:	ldr	x8, [sp, #16]
  40468c:	cbz	x8, 4046a4 <scols_reset_iter@plt+0x1e14>
  404690:	ldr	x2, [sp, #16]
  404694:	mov	w0, #0x1                   	// #1
  404698:	adrp	x1, 40a000 <scols_reset_iter@plt+0x7770>
  40469c:	add	x1, x1, #0xabe
  4046a0:	bl	402850 <err@plt>
  4046a4:	ldr	x0, [sp, #8]
  4046a8:	ldp	x29, x30, [sp, #32]
  4046ac:	add	sp, sp, #0x30
  4046b0:	ret
  4046b4:	sub	sp, sp, #0x30
  4046b8:	stp	x29, x30, [sp, #32]
  4046bc:	add	x29, sp, #0x20
  4046c0:	stur	x0, [x29, #-8]
  4046c4:	str	xzr, [sp, #16]
  4046c8:	ldur	x8, [x29, #-8]
  4046cc:	ldr	w9, [x8]
  4046d0:	cbz	w9, 404714 <scols_reset_iter@plt+0x1e84>
  4046d4:	ldur	x8, [x29, #-8]
  4046d8:	ldr	w0, [x8]
  4046dc:	bl	402440 <wcwidth@plt>
  4046e0:	str	w0, [sp, #12]
  4046e4:	ldr	w9, [sp, #12]
  4046e8:	cmp	w9, #0x0
  4046ec:	cset	w9, le
  4046f0:	tbnz	w9, #0, 404704 <scols_reset_iter@plt+0x1e74>
  4046f4:	ldrsw	x8, [sp, #12]
  4046f8:	ldr	x9, [sp, #16]
  4046fc:	add	x8, x9, x8
  404700:	str	x8, [sp, #16]
  404704:	ldur	x8, [x29, #-8]
  404708:	add	x8, x8, #0x4
  40470c:	stur	x8, [x29, #-8]
  404710:	b	4046c8 <scols_reset_iter@plt+0x1e38>
  404714:	ldr	x0, [sp, #16]
  404718:	ldp	x29, x30, [sp, #32]
  40471c:	add	sp, sp, #0x30
  404720:	ret
  404724:	sub	sp, sp, #0x50
  404728:	stp	x29, x30, [sp, #64]
  40472c:	add	x29, sp, #0x40
  404730:	mov	w8, wzr
  404734:	stur	x0, [x29, #-8]
  404738:	mov	w0, w8
  40473c:	bl	402840 <scols_init_debug@plt>
  404740:	bl	4024c0 <scols_new_table@plt>
  404744:	ldur	x9, [x29, #-8]
  404748:	str	x0, [x9, #16]
  40474c:	ldur	x9, [x29, #-8]
  404750:	ldr	x9, [x9, #16]
  404754:	cbnz	x9, 404778 <scols_reset_iter@plt+0x1ee8>
  404758:	adrp	x0, 40b000 <scols_reset_iter@plt+0x8770>
  40475c:	add	x0, x0, #0x1e7
  404760:	bl	402820 <gettext@plt>
  404764:	mov	w8, #0x1                   	// #1
  404768:	stur	x0, [x29, #-24]
  40476c:	mov	w0, w8
  404770:	ldur	x1, [x29, #-24]
  404774:	bl	402850 <err@plt>
  404778:	ldur	x8, [x29, #-8]
  40477c:	ldr	x0, [x8, #16]
  404780:	ldur	x8, [x29, #-8]
  404784:	ldr	x1, [x8, #120]
  404788:	bl	4023b0 <scols_table_set_column_separator@plt>
  40478c:	ldur	x8, [x29, #-8]
  404790:	ldrb	w9, [x8, #152]
  404794:	mov	w10, #0x1                   	// #1
  404798:	lsr	w9, w9, w10
  40479c:	and	w9, w9, w10
  4047a0:	and	w9, w9, #0xff
  4047a4:	cbz	w9, 404800 <scols_reset_iter@plt+0x1f70>
  4047a8:	ldur	x8, [x29, #-8]
  4047ac:	ldr	x0, [x8, #16]
  4047b0:	mov	w1, #0x1                   	// #1
  4047b4:	bl	4026b0 <scols_table_enable_json@plt>
  4047b8:	ldur	x8, [x29, #-8]
  4047bc:	ldr	x8, [x8, #16]
  4047c0:	ldur	x9, [x29, #-8]
  4047c4:	ldr	x9, [x9, #32]
  4047c8:	str	x8, [sp, #32]
  4047cc:	str	x9, [sp, #24]
  4047d0:	cbz	x9, 4047e0 <scols_reset_iter@plt+0x1f50>
  4047d4:	ldr	x8, [sp, #24]
  4047d8:	str	x8, [sp, #16]
  4047dc:	b	4047ec <scols_reset_iter@plt+0x1f5c>
  4047e0:	adrp	x8, 40b000 <scols_reset_iter@plt+0x8770>
  4047e4:	add	x8, x8, #0x201
  4047e8:	str	x8, [sp, #16]
  4047ec:	ldr	x8, [sp, #16]
  4047f0:	ldr	x0, [sp, #32]
  4047f4:	mov	x1, x8
  4047f8:	bl	402300 <scols_table_set_name@plt>
  4047fc:	b	404810 <scols_reset_iter@plt+0x1f80>
  404800:	ldur	x8, [x29, #-8]
  404804:	ldr	x0, [x8, #16]
  404808:	mov	w1, #0x1                   	// #1
  40480c:	bl	402810 <scols_table_enable_noencoding@plt>
  404810:	ldur	x8, [x29, #-8]
  404814:	ldr	x8, [x8, #24]
  404818:	cbz	x8, 4048f0 <scols_reset_iter@plt+0x2060>
  40481c:	ldur	x8, [x29, #-8]
  404820:	ldr	x8, [x8, #24]
  404824:	stur	x8, [x29, #-16]
  404828:	ldur	x8, [x29, #-16]
  40482c:	mov	w9, #0x0                   	// #0
  404830:	str	w9, [sp, #12]
  404834:	cbz	x8, 40484c <scols_reset_iter@plt+0x1fbc>
  404838:	ldur	x8, [x29, #-16]
  40483c:	ldr	x8, [x8]
  404840:	cmp	x8, #0x0
  404844:	cset	w9, ne  // ne = any
  404848:	str	w9, [sp, #12]
  40484c:	ldr	w8, [sp, #12]
  404850:	tbnz	w8, #0, 404858 <scols_reset_iter@plt+0x1fc8>
  404854:	b	404888 <scols_reset_iter@plt+0x1ff8>
  404858:	ldur	x8, [x29, #-8]
  40485c:	ldr	x0, [x8, #16]
  404860:	ldur	x8, [x29, #-16]
  404864:	ldr	x1, [x8]
  404868:	fmov	d0, xzr
  40486c:	mov	w9, wzr
  404870:	mov	w2, w9
  404874:	bl	402340 <scols_table_new_column@plt>
  404878:	ldur	x8, [x29, #-16]
  40487c:	add	x8, x8, #0x8
  404880:	stur	x8, [x29, #-16]
  404884:	b	404828 <scols_reset_iter@plt+0x1f98>
  404888:	ldur	x8, [x29, #-8]
  40488c:	ldrb	w9, [x8, #152]
  404890:	mov	w10, #0x2                   	// #2
  404894:	lsr	w9, w9, w10
  404898:	and	w9, w9, #0x1
  40489c:	and	w9, w9, #0xff
  4048a0:	cbz	w9, 4048b4 <scols_reset_iter@plt+0x2024>
  4048a4:	ldur	x8, [x29, #-8]
  4048a8:	ldr	x0, [x8, #16]
  4048ac:	mov	w1, #0x1                   	// #1
  4048b0:	bl	4025b0 <scols_table_enable_header_repeat@plt>
  4048b4:	ldur	x8, [x29, #-8]
  4048b8:	ldr	x0, [x8, #16]
  4048bc:	ldur	x8, [x29, #-8]
  4048c0:	ldrb	w9, [x8, #152]
  4048c4:	mov	w10, #0x4                   	// #4
  4048c8:	lsr	w9, w9, w10
  4048cc:	mov	w10, #0x1                   	// #1
  4048d0:	and	w9, w9, #0x1
  4048d4:	tst	w9, #0xff
  4048d8:	cset	w9, ne  // ne = any
  4048dc:	eor	w9, w9, w10
  4048e0:	eor	w9, w9, w10
  4048e4:	and	w1, w9, #0x1
  4048e8:	bl	402320 <scols_table_enable_noheadings@plt>
  4048ec:	b	404900 <scols_reset_iter@plt+0x2070>
  4048f0:	ldur	x8, [x29, #-8]
  4048f4:	ldr	x0, [x8, #16]
  4048f8:	mov	w1, #0x1                   	// #1
  4048fc:	bl	402320 <scols_table_enable_noheadings@plt>
  404900:	ldp	x29, x30, [sp, #64]
  404904:	add	sp, sp, #0x50
  404908:	ret
  40490c:	sub	sp, sp, #0x40
  404910:	stp	x29, x30, [sp, #48]
  404914:	add	x29, sp, #0x30
  404918:	mov	x8, xzr
  40491c:	stur	x0, [x29, #-16]
  404920:	str	x1, [sp, #24]
  404924:	str	x2, [sp, #16]
  404928:	str	x8, [sp, #8]
  40492c:	ldur	x8, [x29, #-16]
  404930:	ldrb	w9, [x8, #152]
  404934:	and	w9, w9, #0x1
  404938:	and	w9, w9, #0xff
  40493c:	cbz	w9, 40495c <scols_reset_iter@plt+0x20cc>
  404940:	ldr	x0, [sp, #24]
  404944:	ldur	x8, [x29, #-16]
  404948:	ldr	x1, [x8, #112]
  40494c:	ldr	x2, [sp, #16]
  404950:	bl	402530 <wcstok@plt>
  404954:	stur	x0, [x29, #-8]
  404958:	b	4049dc <scols_reset_iter@plt+0x214c>
  40495c:	ldr	x8, [sp, #24]
  404960:	cbnz	x8, 404988 <scols_reset_iter@plt+0x20f8>
  404964:	ldr	x8, [sp, #16]
  404968:	ldr	x8, [x8]
  40496c:	cbnz	x8, 40497c <scols_reset_iter@plt+0x20ec>
  404970:	mov	x8, xzr
  404974:	stur	x8, [x29, #-8]
  404978:	b	4049dc <scols_reset_iter@plt+0x214c>
  40497c:	ldr	x8, [sp, #16]
  404980:	ldr	x8, [x8]
  404984:	str	x8, [sp, #24]
  404988:	ldr	x8, [sp, #24]
  40498c:	str	x8, [sp, #8]
  404990:	ldr	x0, [sp, #8]
  404994:	ldur	x8, [x29, #-16]
  404998:	ldr	x1, [x8, #112]
  40499c:	bl	402400 <wcspbrk@plt>
  4049a0:	str	x0, [sp, #24]
  4049a4:	ldr	x8, [sp, #24]
  4049a8:	cbnz	x8, 4049bc <scols_reset_iter@plt+0x212c>
  4049ac:	ldr	x8, [sp, #16]
  4049b0:	mov	x9, xzr
  4049b4:	str	x9, [x8]
  4049b8:	b	4049d4 <scols_reset_iter@plt+0x2144>
  4049bc:	ldr	x8, [sp, #24]
  4049c0:	str	wzr, [x8]
  4049c4:	ldr	x8, [sp, #24]
  4049c8:	add	x8, x8, #0x4
  4049cc:	ldr	x9, [sp, #16]
  4049d0:	str	x8, [x9]
  4049d4:	ldr	x8, [sp, #8]
  4049d8:	stur	x8, [x29, #-8]
  4049dc:	ldur	x0, [x29, #-8]
  4049e0:	ldp	x29, x30, [sp, #48]
  4049e4:	add	sp, sp, #0x40
  4049e8:	ret
  4049ec:	sub	sp, sp, #0x40
  4049f0:	stp	x29, x30, [sp, #48]
  4049f4:	add	x29, sp, #0x30
  4049f8:	mov	x8, xzr
  4049fc:	mov	x1, x8
  404a00:	mov	x9, #0xffffffffffffffff    	// #-1
  404a04:	stur	x0, [x29, #-16]
  404a08:	ldur	x10, [x29, #-16]
  404a0c:	mov	x0, x1
  404a10:	mov	x1, x10
  404a14:	mov	x2, x8
  404a18:	str	x9, [sp, #8]
  404a1c:	bl	402760 <wcstombs@plt>
  404a20:	str	x0, [sp, #24]
  404a24:	ldr	x8, [sp, #24]
  404a28:	ldr	x9, [sp, #8]
  404a2c:	cmp	x8, x9
  404a30:	b.ne	404a40 <scols_reset_iter@plt+0x21b0>  // b.any
  404a34:	mov	x8, xzr
  404a38:	stur	x8, [x29, #-8]
  404a3c:	b	404a8c <scols_reset_iter@plt+0x21fc>
  404a40:	ldr	x8, [sp, #24]
  404a44:	mov	x1, #0x1                   	// #1
  404a48:	add	x0, x8, #0x1
  404a4c:	bl	404278 <scols_reset_iter@plt+0x19e8>
  404a50:	str	x0, [sp, #16]
  404a54:	ldr	x0, [sp, #16]
  404a58:	ldur	x1, [x29, #-16]
  404a5c:	ldr	x2, [sp, #24]
  404a60:	bl	402760 <wcstombs@plt>
  404a64:	mov	x8, #0xffffffffffffffff    	// #-1
  404a68:	cmp	x0, x8
  404a6c:	b.ne	404a84 <scols_reset_iter@plt+0x21f4>  // b.any
  404a70:	ldr	x0, [sp, #16]
  404a74:	bl	402670 <free@plt>
  404a78:	mov	x8, xzr
  404a7c:	stur	x8, [x29, #-8]
  404a80:	b	404a8c <scols_reset_iter@plt+0x21fc>
  404a84:	ldr	x8, [sp, #16]
  404a88:	stur	x8, [x29, #-8]
  404a8c:	ldur	x0, [x29, #-8]
  404a90:	ldp	x29, x30, [sp, #48]
  404a94:	add	sp, sp, #0x40
  404a98:	ret
  404a9c:	sub	sp, sp, #0x70
  404aa0:	stp	x29, x30, [sp, #96]
  404aa4:	add	x29, sp, #0x60
  404aa8:	stur	x0, [x29, #-8]
  404aac:	stur	x1, [x29, #-16]
  404ab0:	stur	w2, [x29, #-20]
  404ab4:	stur	x3, [x29, #-32]
  404ab8:	ldur	x0, [x29, #-16]
  404abc:	ldur	x1, [x29, #-32]
  404ac0:	bl	403424 <scols_reset_iter@plt+0xb94>
  404ac4:	stur	x0, [x29, #-40]
  404ac8:	str	wzr, [sp, #44]
  404acc:	ldur	x8, [x29, #-40]
  404ad0:	str	x8, [sp, #48]
  404ad4:	ldr	x8, [sp, #48]
  404ad8:	mov	w9, #0x0                   	// #0
  404adc:	str	w9, [sp, #4]
  404ae0:	cbz	x8, 404af8 <scols_reset_iter@plt+0x2268>
  404ae4:	ldr	x8, [sp, #48]
  404ae8:	ldr	x8, [x8]
  404aec:	cmp	x8, #0x0
  404af0:	cset	w9, ne  // ne = any
  404af4:	str	w9, [sp, #4]
  404af8:	ldr	w8, [sp, #4]
  404afc:	tbnz	w8, #0, 404b04 <scols_reset_iter@plt+0x2274>
  404b00:	b	404b6c <scols_reset_iter@plt+0x22dc>
  404b04:	ldur	w8, [x29, #-20]
  404b08:	cmp	w8, #0x20
  404b0c:	b.ne	404b34 <scols_reset_iter@plt+0x22a4>  // b.any
  404b10:	ldr	x8, [sp, #48]
  404b14:	ldr	x0, [x8]
  404b18:	adrp	x1, 40b000 <scols_reset_iter@plt+0x8770>
  404b1c:	add	x1, x1, #0x32b
  404b20:	bl	402600 <strcmp@plt>
  404b24:	cbnz	w0, 404b34 <scols_reset_iter@plt+0x22a4>
  404b28:	mov	w8, #0x1                   	// #1
  404b2c:	str	w8, [sp, #44]
  404b30:	b	404b5c <scols_reset_iter@plt+0x22cc>
  404b34:	ldur	x0, [x29, #-8]
  404b38:	ldr	x8, [sp, #48]
  404b3c:	ldr	x1, [x8]
  404b40:	bl	405034 <scols_reset_iter@plt+0x27a4>
  404b44:	str	x0, [sp, #32]
  404b48:	ldr	x8, [sp, #32]
  404b4c:	cbz	x8, 404b5c <scols_reset_iter@plt+0x22cc>
  404b50:	ldr	x0, [sp, #32]
  404b54:	ldur	w1, [x29, #-20]
  404b58:	bl	404c90 <scols_reset_iter@plt+0x2400>
  404b5c:	ldr	x8, [sp, #48]
  404b60:	add	x8, x8, #0x8
  404b64:	str	x8, [sp, #48]
  404b68:	b	404ad4 <scols_reset_iter@plt+0x2244>
  404b6c:	ldur	x0, [x29, #-40]
  404b70:	bl	409328 <scols_reset_iter@plt+0x6a98>
  404b74:	ldr	w8, [sp, #44]
  404b78:	cbz	w8, 404bf4 <scols_reset_iter@plt+0x2364>
  404b7c:	mov	w8, wzr
  404b80:	mov	w0, w8
  404b84:	bl	402780 <scols_new_iter@plt>
  404b88:	str	x0, [sp, #24]
  404b8c:	ldr	x9, [sp, #24]
  404b90:	cbnz	x9, 404ba4 <scols_reset_iter@plt+0x2314>
  404b94:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7770>
  404b98:	add	x0, x0, #0xb66
  404b9c:	mov	w1, #0x130                 	// #304
  404ba0:	bl	4043bc <scols_reset_iter@plt+0x1b2c>
  404ba4:	ldur	x8, [x29, #-8]
  404ba8:	ldr	x0, [x8, #16]
  404bac:	ldr	x1, [sp, #24]
  404bb0:	add	x2, sp, #0x10
  404bb4:	bl	402640 <scols_table_next_column@plt>
  404bb8:	cbnz	w0, 404bec <scols_reset_iter@plt+0x235c>
  404bbc:	ldr	x0, [sp, #16]
  404bc0:	bl	402330 <scols_column_get_header@plt>
  404bc4:	str	x0, [sp, #8]
  404bc8:	ldr	x8, [sp, #8]
  404bcc:	cbz	x8, 404bdc <scols_reset_iter@plt+0x234c>
  404bd0:	ldr	x0, [sp, #8]
  404bd4:	bl	402660 <scols_cell_get_data@plt>
  404bd8:	cbnz	x0, 404be8 <scols_reset_iter@plt+0x2358>
  404bdc:	ldr	x0, [sp, #16]
  404be0:	ldur	w1, [x29, #-20]
  404be4:	bl	404c90 <scols_reset_iter@plt+0x2400>
  404be8:	b	404ba4 <scols_reset_iter@plt+0x2314>
  404bec:	ldr	x0, [sp, #24]
  404bf0:	bl	402350 <scols_free_iter@plt>
  404bf4:	ldp	x29, x30, [sp, #96]
  404bf8:	add	sp, sp, #0x70
  404bfc:	ret
  404c00:	sub	sp, sp, #0x30
  404c04:	stp	x29, x30, [sp, #32]
  404c08:	add	x29, sp, #0x20
  404c0c:	mov	x8, xzr
  404c10:	mov	w9, wzr
  404c14:	stur	x0, [x29, #-8]
  404c18:	str	x8, [sp]
  404c1c:	mov	w0, w9
  404c20:	bl	402780 <scols_new_iter@plt>
  404c24:	str	x0, [sp, #16]
  404c28:	ldr	x8, [sp, #16]
  404c2c:	cbnz	x8, 404c40 <scols_reset_iter@plt+0x23b0>
  404c30:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7770>
  404c34:	add	x0, x0, #0xb66
  404c38:	mov	w1, #0x102                 	// #258
  404c3c:	bl	4043bc <scols_reset_iter@plt+0x1b2c>
  404c40:	ldur	x8, [x29, #-8]
  404c44:	ldr	x0, [x8, #16]
  404c48:	ldr	x1, [sp, #16]
  404c4c:	add	x2, sp, #0x8
  404c50:	bl	402640 <scols_table_next_column@plt>
  404c54:	cbnz	w0, 404c78 <scols_reset_iter@plt+0x23e8>
  404c58:	ldr	x0, [sp, #8]
  404c5c:	bl	402450 <scols_column_get_flags@plt>
  404c60:	and	w8, w0, #0x20
  404c64:	cbz	w8, 404c6c <scols_reset_iter@plt+0x23dc>
  404c68:	b	404c40 <scols_reset_iter@plt+0x23b0>
  404c6c:	ldr	x8, [sp, #8]
  404c70:	str	x8, [sp]
  404c74:	b	404c40 <scols_reset_iter@plt+0x23b0>
  404c78:	ldr	x0, [sp, #16]
  404c7c:	bl	402350 <scols_free_iter@plt>
  404c80:	ldr	x0, [sp]
  404c84:	ldp	x29, x30, [sp, #32]
  404c88:	add	sp, sp, #0x30
  404c8c:	ret
  404c90:	sub	sp, sp, #0x20
  404c94:	stp	x29, x30, [sp, #16]
  404c98:	add	x29, sp, #0x10
  404c9c:	str	x0, [sp, #8]
  404ca0:	str	w1, [sp, #4]
  404ca4:	ldr	x0, [sp, #8]
  404ca8:	bl	402450 <scols_column_get_flags@plt>
  404cac:	str	w0, [sp]
  404cb0:	ldr	x0, [sp, #8]
  404cb4:	ldr	w8, [sp]
  404cb8:	ldr	w9, [sp, #4]
  404cbc:	orr	w1, w8, w9
  404cc0:	bl	4024d0 <scols_column_set_flags@plt>
  404cc4:	ldp	x29, x30, [sp, #16]
  404cc8:	add	sp, sp, #0x20
  404ccc:	ret
  404cd0:	sub	sp, sp, #0x80
  404cd4:	stp	x29, x30, [sp, #112]
  404cd8:	add	x29, sp, #0x70
  404cdc:	stur	x0, [x29, #-8]
  404ce0:	ldur	x0, [x29, #-8]
  404ce4:	ldur	x8, [x29, #-8]
  404ce8:	ldr	x1, [x8, #88]
  404cec:	bl	405034 <scols_reset_iter@plt+0x27a4>
  404cf0:	stur	x0, [x29, #-16]
  404cf4:	ldur	x0, [x29, #-8]
  404cf8:	ldur	x8, [x29, #-8]
  404cfc:	ldr	x1, [x8, #104]
  404d00:	bl	405034 <scols_reset_iter@plt+0x27a4>
  404d04:	stur	x0, [x29, #-24]
  404d08:	ldur	x0, [x29, #-8]
  404d0c:	ldur	x8, [x29, #-8]
  404d10:	ldr	x1, [x8, #96]
  404d14:	bl	405034 <scols_reset_iter@plt+0x27a4>
  404d18:	stur	x0, [x29, #-32]
  404d1c:	ldur	x8, [x29, #-24]
  404d20:	cbz	x8, 404d34 <scols_reset_iter@plt+0x24a4>
  404d24:	ldur	x8, [x29, #-32]
  404d28:	cbz	x8, 404d34 <scols_reset_iter@plt+0x24a4>
  404d2c:	ldur	x8, [x29, #-16]
  404d30:	cbnz	x8, 404d38 <scols_reset_iter@plt+0x24a8>
  404d34:	b	404e98 <scols_reset_iter@plt+0x2608>
  404d38:	ldur	x0, [x29, #-16]
  404d3c:	mov	w1, #0x2                   	// #2
  404d40:	bl	404c90 <scols_reset_iter@plt+0x2400>
  404d44:	mov	w8, wzr
  404d48:	mov	w0, w8
  404d4c:	str	w8, [sp, #20]
  404d50:	bl	402780 <scols_new_iter@plt>
  404d54:	stur	x0, [x29, #-40]
  404d58:	ldr	w0, [sp, #20]
  404d5c:	bl	402780 <scols_new_iter@plt>
  404d60:	stur	x0, [x29, #-48]
  404d64:	ldur	x9, [x29, #-40]
  404d68:	cbz	x9, 404d74 <scols_reset_iter@plt+0x24e4>
  404d6c:	ldur	x8, [x29, #-48]
  404d70:	cbnz	x8, 404d84 <scols_reset_iter@plt+0x24f4>
  404d74:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7770>
  404d78:	add	x0, x0, #0xb66
  404d7c:	mov	w1, #0x165                 	// #357
  404d80:	bl	4043bc <scols_reset_iter@plt+0x1b2c>
  404d84:	ldur	x8, [x29, #-8]
  404d88:	ldr	x0, [x8, #16]
  404d8c:	ldur	x1, [x29, #-48]
  404d90:	add	x2, sp, #0x38
  404d94:	bl	4025c0 <scols_table_next_line@plt>
  404d98:	cbnz	w0, 404e88 <scols_reset_iter@plt+0x25f8>
  404d9c:	ldr	x0, [sp, #56]
  404da0:	ldur	x1, [x29, #-32]
  404da4:	bl	4022f0 <scols_line_get_column_cell@plt>
  404da8:	str	x0, [sp, #40]
  404dac:	ldr	x8, [sp, #40]
  404db0:	cbz	x8, 404dc4 <scols_reset_iter@plt+0x2534>
  404db4:	ldr	x0, [sp, #40]
  404db8:	bl	402660 <scols_cell_get_data@plt>
  404dbc:	str	x0, [sp, #8]
  404dc0:	b	404dcc <scols_reset_iter@plt+0x253c>
  404dc4:	mov	x8, xzr
  404dc8:	str	x8, [sp, #8]
  404dcc:	ldr	x8, [sp, #8]
  404dd0:	str	x8, [sp, #32]
  404dd4:	ldr	x8, [sp, #32]
  404dd8:	cbnz	x8, 404de0 <scols_reset_iter@plt+0x2550>
  404ddc:	b	404d84 <scols_reset_iter@plt+0x24f4>
  404de0:	ldur	x0, [x29, #-40]
  404de4:	mov	w8, wzr
  404de8:	mov	w1, w8
  404dec:	bl	402890 <scols_reset_iter@plt>
  404df0:	ldur	x8, [x29, #-8]
  404df4:	ldr	x0, [x8, #16]
  404df8:	ldur	x1, [x29, #-40]
  404dfc:	add	x2, sp, #0x30
  404e00:	bl	4025c0 <scols_table_next_line@plt>
  404e04:	cbnz	w0, 404e84 <scols_reset_iter@plt+0x25f4>
  404e08:	ldr	x0, [sp, #48]
  404e0c:	ldur	x1, [x29, #-24]
  404e10:	bl	4022f0 <scols_line_get_column_cell@plt>
  404e14:	str	x0, [sp, #40]
  404e18:	ldr	x8, [sp, #40]
  404e1c:	cbz	x8, 404e30 <scols_reset_iter@plt+0x25a0>
  404e20:	ldr	x0, [sp, #40]
  404e24:	bl	402660 <scols_cell_get_data@plt>
  404e28:	str	x0, [sp]
  404e2c:	b	404e38 <scols_reset_iter@plt+0x25a8>
  404e30:	mov	x8, xzr
  404e34:	str	x8, [sp]
  404e38:	ldr	x8, [sp]
  404e3c:	str	x8, [sp, #24]
  404e40:	ldr	x8, [sp, #24]
  404e44:	cbnz	x8, 404e4c <scols_reset_iter@plt+0x25bc>
  404e48:	b	404df0 <scols_reset_iter@plt+0x2560>
  404e4c:	ldr	x0, [sp, #32]
  404e50:	ldr	x1, [sp, #24]
  404e54:	bl	402600 <strcmp@plt>
  404e58:	cbz	w0, 404e60 <scols_reset_iter@plt+0x25d0>
  404e5c:	b	404df0 <scols_reset_iter@plt+0x2560>
  404e60:	ldr	x0, [sp, #48]
  404e64:	ldr	x1, [sp, #56]
  404e68:	bl	402680 <scols_line_is_ancestor@plt>
  404e6c:	cbz	w0, 404e74 <scols_reset_iter@plt+0x25e4>
  404e70:	b	404df0 <scols_reset_iter@plt+0x2560>
  404e74:	ldr	x0, [sp, #56]
  404e78:	ldr	x1, [sp, #48]
  404e7c:	bl	402790 <scols_line_add_child@plt>
  404e80:	b	404df0 <scols_reset_iter@plt+0x2560>
  404e84:	b	404d84 <scols_reset_iter@plt+0x24f4>
  404e88:	ldur	x0, [x29, #-40]
  404e8c:	bl	402350 <scols_free_iter@plt>
  404e90:	ldur	x0, [x29, #-48]
  404e94:	bl	402350 <scols_free_iter@plt>
  404e98:	ldp	x29, x30, [sp, #112]
  404e9c:	add	sp, sp, #0x80
  404ea0:	ret
  404ea4:	sub	sp, sp, #0x90
  404ea8:	stp	x29, x30, [sp, #128]
  404eac:	add	x29, sp, #0x80
  404eb0:	mov	x8, xzr
  404eb4:	adrp	x9, 40b000 <scols_reset_iter@plt+0x8770>
  404eb8:	add	x9, x9, #0x35f
  404ebc:	mov	x1, #0x8                   	// #8
  404ec0:	stur	x0, [x29, #-8]
  404ec4:	stur	x8, [x29, #-24]
  404ec8:	stur	xzr, [x29, #-40]
  404ecc:	ldur	x8, [x29, #-8]
  404ed0:	ldr	x0, [x8, #16]
  404ed4:	str	x9, [sp, #48]
  404ed8:	str	x1, [sp, #40]
  404edc:	bl	4025a0 <scols_table_get_ncols@plt>
  404ee0:	stur	x0, [x29, #-48]
  404ee4:	ldur	x8, [x29, #-8]
  404ee8:	ldr	x0, [x8, #40]
  404eec:	ldr	x8, [sp, #48]
  404ef0:	str	x0, [sp, #32]
  404ef4:	mov	x0, x8
  404ef8:	bl	402820 <gettext@plt>
  404efc:	ldr	x8, [sp, #32]
  404f00:	str	x0, [sp, #24]
  404f04:	mov	x0, x8
  404f08:	ldr	x1, [sp, #24]
  404f0c:	bl	403424 <scols_reset_iter@plt+0xb94>
  404f10:	stur	x0, [x29, #-56]
  404f14:	ldur	x0, [x29, #-48]
  404f18:	ldr	x1, [sp, #40]
  404f1c:	bl	404278 <scols_reset_iter@plt+0x19e8>
  404f20:	stur	x0, [x29, #-16]
  404f24:	ldur	x8, [x29, #-56]
  404f28:	str	x8, [sp, #64]
  404f2c:	ldr	x8, [sp, #64]
  404f30:	mov	w9, #0x0                   	// #0
  404f34:	str	w9, [sp, #20]
  404f38:	cbz	x8, 404f50 <scols_reset_iter@plt+0x26c0>
  404f3c:	ldr	x8, [sp, #64]
  404f40:	ldr	x8, [x8]
  404f44:	cmp	x8, #0x0
  404f48:	cset	w9, ne  // ne = any
  404f4c:	str	w9, [sp, #20]
  404f50:	ldr	w8, [sp, #20]
  404f54:	tbnz	w8, #0, 404f5c <scols_reset_iter@plt+0x26cc>
  404f58:	b	404fac <scols_reset_iter@plt+0x271c>
  404f5c:	ldur	x0, [x29, #-8]
  404f60:	ldr	x8, [sp, #64]
  404f64:	ldr	x1, [x8]
  404f68:	bl	405034 <scols_reset_iter@plt+0x27a4>
  404f6c:	str	x0, [sp, #56]
  404f70:	ldr	x8, [sp, #56]
  404f74:	cbz	x8, 404f9c <scols_reset_iter@plt+0x270c>
  404f78:	ldr	x8, [sp, #56]
  404f7c:	ldur	x9, [x29, #-16]
  404f80:	ldur	x10, [x29, #-40]
  404f84:	add	x11, x10, #0x1
  404f88:	stur	x11, [x29, #-40]
  404f8c:	mov	x11, #0x8                   	// #8
  404f90:	mul	x10, x11, x10
  404f94:	add	x9, x9, x10
  404f98:	str	x8, [x9]
  404f9c:	ldr	x8, [sp, #64]
  404fa0:	add	x8, x8, #0x8
  404fa4:	str	x8, [sp, #64]
  404fa8:	b	404f2c <scols_reset_iter@plt+0x269c>
  404fac:	stur	xzr, [x29, #-32]
  404fb0:	ldur	x8, [x29, #-32]
  404fb4:	ldur	x9, [x29, #-40]
  404fb8:	cmp	x8, x9
  404fbc:	b.cs	405018 <scols_reset_iter@plt+0x2788>  // b.hs, b.nlast
  404fc0:	ldur	x8, [x29, #-8]
  404fc4:	ldr	x0, [x8, #16]
  404fc8:	ldur	x1, [x29, #-24]
  404fcc:	ldur	x8, [x29, #-16]
  404fd0:	ldur	x9, [x29, #-32]
  404fd4:	mov	x10, #0x8                   	// #8
  404fd8:	mul	x9, x10, x9
  404fdc:	add	x8, x8, x9
  404fe0:	ldr	x2, [x8]
  404fe4:	str	x10, [sp, #8]
  404fe8:	bl	4026d0 <scols_table_move_column@plt>
  404fec:	ldur	x8, [x29, #-16]
  404ff0:	ldur	x9, [x29, #-32]
  404ff4:	ldr	x10, [sp, #8]
  404ff8:	mul	x9, x10, x9
  404ffc:	add	x8, x8, x9
  405000:	ldr	x8, [x8]
  405004:	stur	x8, [x29, #-24]
  405008:	ldur	x8, [x29, #-32]
  40500c:	add	x8, x8, #0x1
  405010:	stur	x8, [x29, #-32]
  405014:	b	404fb0 <scols_reset_iter@plt+0x2720>
  405018:	ldur	x0, [x29, #-16]
  40501c:	bl	402670 <free@plt>
  405020:	ldur	x0, [x29, #-56]
  405024:	bl	409328 <scols_reset_iter@plt+0x6a98>
  405028:	ldp	x29, x30, [sp, #128]
  40502c:	add	sp, sp, #0x90
  405030:	ret
  405034:	sub	sp, sp, #0x50
  405038:	stp	x29, x30, [sp, #64]
  40503c:	add	x29, sp, #0x40
  405040:	mov	x8, xzr
  405044:	stur	x0, [x29, #-8]
  405048:	stur	x1, [x29, #-16]
  40504c:	stur	wzr, [x29, #-20]
  405050:	ldur	x0, [x29, #-16]
  405054:	mov	x1, x8
  405058:	bl	406988 <scols_reset_iter@plt+0x40f8>
  40505c:	cbz	w0, 405098 <scols_reset_iter@plt+0x2808>
  405060:	ldur	x0, [x29, #-16]
  405064:	adrp	x8, 40b000 <scols_reset_iter@plt+0x8770>
  405068:	add	x8, x8, #0x32d
  40506c:	str	x0, [sp, #24]
  405070:	mov	x0, x8
  405074:	bl	402820 <gettext@plt>
  405078:	ldr	x8, [sp, #24]
  40507c:	str	x0, [sp, #16]
  405080:	mov	x0, x8
  405084:	ldr	x1, [sp, #16]
  405088:	bl	4070cc <scols_reset_iter@plt+0x483c>
  40508c:	subs	w9, w0, #0x1
  405090:	stur	w9, [x29, #-20]
  405094:	b	405140 <scols_reset_iter@plt+0x28b0>
  405098:	ldur	x8, [x29, #-8]
  40509c:	ldr	x8, [x8, #24]
  4050a0:	str	x8, [sp, #32]
  4050a4:	ldr	x8, [sp, #32]
  4050a8:	mov	w9, #0x0                   	// #0
  4050ac:	str	w9, [sp, #12]
  4050b0:	cbz	x8, 4050c8 <scols_reset_iter@plt+0x2838>
  4050b4:	ldr	x8, [sp, #32]
  4050b8:	ldr	x8, [x8]
  4050bc:	cmp	x8, #0x0
  4050c0:	cset	w9, ne  // ne = any
  4050c4:	str	w9, [sp, #12]
  4050c8:	ldr	w8, [sp, #12]
  4050cc:	tbnz	w8, #0, 4050d4 <scols_reset_iter@plt+0x2844>
  4050d0:	b	405108 <scols_reset_iter@plt+0x2878>
  4050d4:	ldr	x8, [sp, #32]
  4050d8:	ldr	x0, [x8]
  4050dc:	ldur	x1, [x29, #-16]
  4050e0:	bl	4024f0 <strcasecmp@plt>
  4050e4:	cbnz	w0, 4050ec <scols_reset_iter@plt+0x285c>
  4050e8:	b	405108 <scols_reset_iter@plt+0x2878>
  4050ec:	ldur	w8, [x29, #-20]
  4050f0:	add	w8, w8, #0x1
  4050f4:	stur	w8, [x29, #-20]
  4050f8:	ldr	x8, [sp, #32]
  4050fc:	add	x8, x8, #0x8
  405100:	str	x8, [sp, #32]
  405104:	b	4050a4 <scols_reset_iter@plt+0x2814>
  405108:	ldr	x8, [sp, #32]
  40510c:	cbz	x8, 40511c <scols_reset_iter@plt+0x288c>
  405110:	ldr	x8, [sp, #32]
  405114:	ldr	x8, [x8]
  405118:	cbnz	x8, 405140 <scols_reset_iter@plt+0x28b0>
  40511c:	adrp	x0, 40b000 <scols_reset_iter@plt+0x8770>
  405120:	add	x0, x0, #0x344
  405124:	bl	402820 <gettext@plt>
  405128:	ldur	x2, [x29, #-16]
  40512c:	mov	w8, #0x1                   	// #1
  405130:	str	x0, [sp]
  405134:	mov	w0, w8
  405138:	ldr	x1, [sp]
  40513c:	bl	4027a0 <errx@plt>
  405140:	ldur	x8, [x29, #-8]
  405144:	ldr	x0, [x8, #16]
  405148:	ldur	w9, [x29, #-20]
  40514c:	mov	w1, w9
  405150:	bl	4024a0 <scols_table_get_column@plt>
  405154:	ldp	x29, x30, [sp, #64]
  405158:	add	sp, sp, #0x50
  40515c:	ret
  405160:	sub	sp, sp, #0x80
  405164:	stp	x29, x30, [sp, #112]
  405168:	add	x29, sp, #0x70
  40516c:	stur	x0, [x29, #-8]
  405170:	stur	x1, [x29, #-16]
  405174:	stur	x2, [x29, #-24]
  405178:	ldur	x8, [x29, #-8]
  40517c:	stur	x8, [x29, #-32]
  405180:	ldur	x8, [x29, #-8]
  405184:	stur	x8, [x29, #-40]
  405188:	stur	xzr, [x29, #-48]
  40518c:	str	xzr, [sp, #56]
  405190:	str	xzr, [sp, #48]
  405194:	ldur	x8, [x29, #-32]
  405198:	cbz	x8, 4051c4 <scols_reset_iter@plt+0x2934>
  40519c:	ldur	x8, [x29, #-32]
  4051a0:	ldrsb	w9, [x8]
  4051a4:	cbz	w9, 4051c4 <scols_reset_iter@plt+0x2934>
  4051a8:	ldur	x8, [x29, #-16]
  4051ac:	cbz	x8, 4051c4 <scols_reset_iter@plt+0x2934>
  4051b0:	ldur	x8, [x29, #-32]
  4051b4:	ldur	x9, [x29, #-16]
  4051b8:	subs	x9, x9, #0x1
  4051bc:	add	x8, x8, x9
  4051c0:	stur	x8, [x29, #-40]
  4051c4:	ldur	x8, [x29, #-32]
  4051c8:	mov	w9, #0x0                   	// #0
  4051cc:	str	w9, [sp, #28]
  4051d0:	cbz	x8, 4051fc <scols_reset_iter@plt+0x296c>
  4051d4:	ldur	x8, [x29, #-32]
  4051d8:	ldrsb	w9, [x8]
  4051dc:	mov	w10, #0x0                   	// #0
  4051e0:	str	w10, [sp, #28]
  4051e4:	cbz	w9, 4051fc <scols_reset_iter@plt+0x296c>
  4051e8:	ldur	x8, [x29, #-32]
  4051ec:	ldur	x9, [x29, #-40]
  4051f0:	cmp	x8, x9
  4051f4:	cset	w10, ls  // ls = plast
  4051f8:	str	w10, [sp, #28]
  4051fc:	ldr	w8, [sp, #28]
  405200:	tbnz	w8, #0, 405208 <scols_reset_iter@plt+0x2978>
  405204:	b	4053a4 <scols_reset_iter@plt+0x2b14>
  405208:	ldur	x8, [x29, #-32]
  40520c:	ldur	x9, [x29, #-40]
  405210:	cmp	x8, x9
  405214:	b.cs	405238 <scols_reset_iter@plt+0x29a8>  // b.hs, b.nlast
  405218:	ldur	x8, [x29, #-32]
  40521c:	ldrsb	w9, [x8]
  405220:	cmp	w9, #0x5c
  405224:	b.ne	405238 <scols_reset_iter@plt+0x29a8>  // b.any
  405228:	ldur	x8, [x29, #-32]
  40522c:	ldrsb	w9, [x8, #1]
  405230:	cmp	w9, #0x78
  405234:	b.eq	405254 <scols_reset_iter@plt+0x29c4>  // b.none
  405238:	bl	402620 <__ctype_b_loc@plt>
  40523c:	ldr	x8, [x0]
  405240:	ldur	x9, [x29, #-32]
  405244:	ldrb	w10, [x9]
  405248:	ldrh	w10, [x8, w10, sxtw #1]
  40524c:	and	w10, w10, #0x2
  405250:	cbz	w10, 40527c <scols_reset_iter@plt+0x29ec>
  405254:	ldur	x8, [x29, #-48]
  405258:	add	x8, x8, #0x4
  40525c:	stur	x8, [x29, #-48]
  405260:	ldr	x8, [sp, #56]
  405264:	add	x8, x8, #0x4
  405268:	str	x8, [sp, #56]
  40526c:	ldur	x8, [x29, #-32]
  405270:	add	x8, x8, #0x1
  405274:	stur	x8, [x29, #-32]
  405278:	b	4053a0 <scols_reset_iter@plt+0x2b10>
  40527c:	ldur	x1, [x29, #-32]
  405280:	str	x1, [sp, #16]
  405284:	bl	402690 <__ctype_get_mb_cur_max@plt>
  405288:	add	x8, sp, #0x2c
  40528c:	str	x0, [sp, #8]
  405290:	mov	x0, x8
  405294:	ldr	x1, [sp, #16]
  405298:	ldr	x2, [sp, #8]
  40529c:	add	x3, sp, #0x30
  4052a0:	bl	402240 <mbrtowc@plt>
  4052a4:	str	x0, [sp, #32]
  4052a8:	ldr	x8, [sp, #32]
  4052ac:	cbnz	x8, 4052b4 <scols_reset_iter@plt+0x2a24>
  4052b0:	b	4053a4 <scols_reset_iter@plt+0x2b14>
  4052b4:	ldr	x8, [sp, #32]
  4052b8:	mov	x9, #0xffffffffffffffff    	// #-1
  4052bc:	cmp	x8, x9
  4052c0:	b.eq	4052d4 <scols_reset_iter@plt+0x2a44>  // b.none
  4052c4:	ldr	x8, [sp, #32]
  4052c8:	mov	x9, #0xfffffffffffffffe    	// #-2
  4052cc:	cmp	x8, x9
  4052d0:	b.ne	405330 <scols_reset_iter@plt+0x2aa0>  // b.any
  4052d4:	mov	x8, #0x1                   	// #1
  4052d8:	str	x8, [sp, #32]
  4052dc:	bl	402620 <__ctype_b_loc@plt>
  4052e0:	ldr	x8, [x0]
  4052e4:	ldur	x9, [x29, #-32]
  4052e8:	ldrb	w10, [x9]
  4052ec:	ldrh	w10, [x8, w10, sxtw #1]
  4052f0:	and	w10, w10, #0x4000
  4052f4:	cbz	w10, 405314 <scols_reset_iter@plt+0x2a84>
  4052f8:	ldur	x8, [x29, #-48]
  4052fc:	add	x8, x8, #0x1
  405300:	stur	x8, [x29, #-48]
  405304:	ldr	x8, [sp, #56]
  405308:	add	x8, x8, #0x1
  40530c:	str	x8, [sp, #56]
  405310:	b	40532c <scols_reset_iter@plt+0x2a9c>
  405314:	ldur	x8, [x29, #-48]
  405318:	add	x8, x8, #0x4
  40531c:	stur	x8, [x29, #-48]
  405320:	ldr	x8, [sp, #56]
  405324:	add	x8, x8, #0x4
  405328:	str	x8, [sp, #56]
  40532c:	b	405390 <scols_reset_iter@plt+0x2b00>
  405330:	ldr	w0, [sp, #44]
  405334:	bl	4027b0 <iswprint@plt>
  405338:	cbnz	w0, 40536c <scols_reset_iter@plt+0x2adc>
  40533c:	ldr	x8, [sp, #32]
  405340:	mov	x9, #0x4                   	// #4
  405344:	mul	x8, x8, x9
  405348:	ldur	x10, [x29, #-48]
  40534c:	add	x8, x10, x8
  405350:	stur	x8, [x29, #-48]
  405354:	ldr	x8, [sp, #32]
  405358:	mul	x8, x8, x9
  40535c:	ldr	x9, [sp, #56]
  405360:	add	x8, x9, x8
  405364:	str	x8, [sp, #56]
  405368:	b	405390 <scols_reset_iter@plt+0x2b00>
  40536c:	ldr	w0, [sp, #44]
  405370:	bl	402440 <wcwidth@plt>
  405374:	ldur	x8, [x29, #-48]
  405378:	add	x8, x8, w0, sxtw
  40537c:	stur	x8, [x29, #-48]
  405380:	ldr	x8, [sp, #32]
  405384:	ldr	x9, [sp, #56]
  405388:	add	x8, x9, x8
  40538c:	str	x8, [sp, #56]
  405390:	ldr	x8, [sp, #32]
  405394:	ldur	x9, [x29, #-32]
  405398:	add	x8, x9, x8
  40539c:	stur	x8, [x29, #-32]
  4053a0:	b	4051c4 <scols_reset_iter@plt+0x2934>
  4053a4:	ldur	x8, [x29, #-24]
  4053a8:	cbz	x8, 4053b8 <scols_reset_iter@plt+0x2b28>
  4053ac:	ldr	x8, [sp, #56]
  4053b0:	ldur	x9, [x29, #-24]
  4053b4:	str	x8, [x9]
  4053b8:	ldur	x0, [x29, #-48]
  4053bc:	ldp	x29, x30, [sp, #112]
  4053c0:	add	sp, sp, #0x80
  4053c4:	ret
  4053c8:	sub	sp, sp, #0x30
  4053cc:	stp	x29, x30, [sp, #32]
  4053d0:	add	x29, sp, #0x20
  4053d4:	str	x0, [sp, #16]
  4053d8:	ldr	x8, [sp, #16]
  4053dc:	cbz	x8, 4053ec <scols_reset_iter@plt+0x2b5c>
  4053e0:	ldr	x8, [sp, #16]
  4053e4:	ldrb	w9, [x8]
  4053e8:	cbnz	w9, 4053f4 <scols_reset_iter@plt+0x2b64>
  4053ec:	stur	xzr, [x29, #-8]
  4053f0:	b	405428 <scols_reset_iter@plt+0x2b98>
  4053f4:	ldr	x0, [sp, #16]
  4053f8:	ldr	x8, [sp, #16]
  4053fc:	str	x0, [sp, #8]
  405400:	mov	x0, x8
  405404:	bl	402280 <strlen@plt>
  405408:	ldr	x8, [sp, #8]
  40540c:	str	x0, [sp]
  405410:	mov	x0, x8
  405414:	ldr	x1, [sp]
  405418:	mov	x9, xzr
  40541c:	mov	x2, x9
  405420:	bl	405160 <scols_reset_iter@plt+0x28d0>
  405424:	stur	x0, [x29, #-8]
  405428:	ldur	x0, [x29, #-8]
  40542c:	ldp	x29, x30, [sp, #32]
  405430:	add	sp, sp, #0x30
  405434:	ret
  405438:	sub	sp, sp, #0xa0
  40543c:	stp	x29, x30, [sp, #144]
  405440:	add	x29, sp, #0x90
  405444:	adrp	x8, 40b000 <scols_reset_iter@plt+0x8770>
  405448:	add	x8, x8, #0x382
  40544c:	stur	x0, [x29, #-16]
  405450:	stur	x1, [x29, #-24]
  405454:	stur	x2, [x29, #-32]
  405458:	stur	x3, [x29, #-40]
  40545c:	ldur	x9, [x29, #-16]
  405460:	stur	x9, [x29, #-48]
  405464:	ldur	x9, [x29, #-16]
  405468:	str	x8, [sp, #40]
  40546c:	cbz	x9, 405480 <scols_reset_iter@plt+0x2bf0>
  405470:	ldur	x0, [x29, #-16]
  405474:	bl	402280 <strlen@plt>
  405478:	str	x0, [sp, #32]
  40547c:	b	405488 <scols_reset_iter@plt+0x2bf8>
  405480:	mov	x8, xzr
  405484:	str	x8, [sp, #32]
  405488:	ldr	x8, [sp, #32]
  40548c:	stur	x8, [x29, #-64]
  405490:	str	xzr, [sp, #72]
  405494:	ldur	x8, [x29, #-64]
  405498:	cbz	x8, 4054a4 <scols_reset_iter@plt+0x2c14>
  40549c:	ldur	x8, [x29, #-32]
  4054a0:	cbnz	x8, 4054b0 <scols_reset_iter@plt+0x2c20>
  4054a4:	mov	x8, xzr
  4054a8:	stur	x8, [x29, #-8]
  4054ac:	b	405750 <scols_reset_iter@plt+0x2ec0>
  4054b0:	ldur	x8, [x29, #-32]
  4054b4:	stur	x8, [x29, #-56]
  4054b8:	ldur	x8, [x29, #-24]
  4054bc:	str	xzr, [x8]
  4054c0:	ldur	x8, [x29, #-48]
  4054c4:	mov	w9, #0x0                   	// #0
  4054c8:	str	w9, [sp, #28]
  4054cc:	cbz	x8, 4054e4 <scols_reset_iter@plt+0x2c54>
  4054d0:	ldur	x8, [x29, #-48]
  4054d4:	ldrsb	w9, [x8]
  4054d8:	cmp	w9, #0x0
  4054dc:	cset	w9, ne  // ne = any
  4054e0:	str	w9, [sp, #28]
  4054e4:	ldr	w8, [sp, #28]
  4054e8:	tbnz	w8, #0, 4054f0 <scols_reset_iter@plt+0x2c60>
  4054ec:	b	40573c <scols_reset_iter@plt+0x2eac>
  4054f0:	ldur	x8, [x29, #-40]
  4054f4:	cbz	x8, 405530 <scols_reset_iter@plt+0x2ca0>
  4054f8:	ldur	x0, [x29, #-40]
  4054fc:	ldur	x8, [x29, #-48]
  405500:	ldrsb	w1, [x8]
  405504:	bl	402710 <strchr@plt>
  405508:	cbz	x0, 405530 <scols_reset_iter@plt+0x2ca0>
  40550c:	ldur	x8, [x29, #-48]
  405510:	add	x9, x8, #0x1
  405514:	stur	x9, [x29, #-48]
  405518:	ldrb	w10, [x8]
  40551c:	ldur	x8, [x29, #-56]
  405520:	add	x9, x8, #0x1
  405524:	stur	x9, [x29, #-56]
  405528:	strb	w10, [x8]
  40552c:	b	4054c0 <scols_reset_iter@plt+0x2c30>
  405530:	ldur	x8, [x29, #-48]
  405534:	ldrsb	w9, [x8]
  405538:	cmp	w9, #0x5c
  40553c:	b.ne	405550 <scols_reset_iter@plt+0x2cc0>  // b.any
  405540:	ldur	x8, [x29, #-48]
  405544:	ldrsb	w9, [x8, #1]
  405548:	cmp	w9, #0x78
  40554c:	b.eq	40556c <scols_reset_iter@plt+0x2cdc>  // b.none
  405550:	bl	402620 <__ctype_b_loc@plt>
  405554:	ldr	x8, [x0]
  405558:	ldur	x9, [x29, #-48]
  40555c:	ldrb	w10, [x9]
  405560:	ldrh	w10, [x8, w10, sxtw #1]
  405564:	and	w10, w10, #0x2
  405568:	cbz	w10, 4055ac <scols_reset_iter@plt+0x2d1c>
  40556c:	ldur	x0, [x29, #-56]
  405570:	ldur	x8, [x29, #-48]
  405574:	ldrb	w2, [x8]
  405578:	ldr	x1, [sp, #40]
  40557c:	bl	402370 <sprintf@plt>
  405580:	ldur	x8, [x29, #-56]
  405584:	add	x8, x8, #0x4
  405588:	stur	x8, [x29, #-56]
  40558c:	ldur	x8, [x29, #-24]
  405590:	ldr	x9, [x8]
  405594:	add	x9, x9, #0x4
  405598:	str	x9, [x8]
  40559c:	ldur	x8, [x29, #-48]
  4055a0:	add	x8, x8, #0x1
  4055a4:	stur	x8, [x29, #-48]
  4055a8:	b	405738 <scols_reset_iter@plt+0x2ea8>
  4055ac:	ldur	x1, [x29, #-48]
  4055b0:	str	x1, [sp, #16]
  4055b4:	bl	402690 <__ctype_get_mb_cur_max@plt>
  4055b8:	add	x8, sp, #0x44
  4055bc:	str	x0, [sp, #8]
  4055c0:	mov	x0, x8
  4055c4:	ldr	x1, [sp, #16]
  4055c8:	ldr	x2, [sp, #8]
  4055cc:	add	x3, sp, #0x48
  4055d0:	bl	402240 <mbrtowc@plt>
  4055d4:	str	x0, [sp, #56]
  4055d8:	ldr	x8, [sp, #56]
  4055dc:	cbnz	x8, 4055e4 <scols_reset_iter@plt+0x2d54>
  4055e0:	b	40573c <scols_reset_iter@plt+0x2eac>
  4055e4:	ldr	x8, [sp, #56]
  4055e8:	mov	x9, #0xffffffffffffffff    	// #-1
  4055ec:	cmp	x8, x9
  4055f0:	b.eq	405604 <scols_reset_iter@plt+0x2d74>  // b.none
  4055f4:	ldr	x8, [sp, #56]
  4055f8:	mov	x9, #0xfffffffffffffffe    	// #-2
  4055fc:	cmp	x8, x9
  405600:	b.ne	405688 <scols_reset_iter@plt+0x2df8>  // b.any
  405604:	mov	x8, #0x1                   	// #1
  405608:	str	x8, [sp, #56]
  40560c:	bl	402620 <__ctype_b_loc@plt>
  405610:	ldr	x8, [x0]
  405614:	ldur	x9, [x29, #-48]
  405618:	ldrb	w10, [x9]
  40561c:	ldrh	w10, [x8, w10, sxtw #1]
  405620:	and	w10, w10, #0x4000
  405624:	cbnz	w10, 40565c <scols_reset_iter@plt+0x2dcc>
  405628:	ldur	x0, [x29, #-56]
  40562c:	ldur	x8, [x29, #-48]
  405630:	ldrb	w2, [x8]
  405634:	ldr	x1, [sp, #40]
  405638:	bl	402370 <sprintf@plt>
  40563c:	ldur	x8, [x29, #-56]
  405640:	add	x8, x8, #0x4
  405644:	stur	x8, [x29, #-56]
  405648:	ldur	x8, [x29, #-24]
  40564c:	ldr	x9, [x8]
  405650:	add	x9, x9, #0x4
  405654:	str	x9, [x8]
  405658:	b	405684 <scols_reset_iter@plt+0x2df4>
  40565c:	ldur	x8, [x29, #-24]
  405660:	ldr	x9, [x8]
  405664:	add	x9, x9, #0x1
  405668:	str	x9, [x8]
  40566c:	ldur	x8, [x29, #-48]
  405670:	ldrb	w10, [x8]
  405674:	ldur	x8, [x29, #-56]
  405678:	add	x9, x8, #0x1
  40567c:	stur	x9, [x29, #-56]
  405680:	strb	w10, [x8]
  405684:	b	405728 <scols_reset_iter@plt+0x2e98>
  405688:	ldr	w0, [sp, #68]
  40568c:	bl	4027b0 <iswprint@plt>
  405690:	cbnz	w0, 4056f0 <scols_reset_iter@plt+0x2e60>
  405694:	str	xzr, [sp, #48]
  405698:	ldr	x8, [sp, #48]
  40569c:	ldr	x9, [sp, #56]
  4056a0:	cmp	x8, x9
  4056a4:	b.cs	4056ec <scols_reset_iter@plt+0x2e5c>  // b.hs, b.nlast
  4056a8:	ldur	x0, [x29, #-56]
  4056ac:	ldur	x8, [x29, #-48]
  4056b0:	ldr	x9, [sp, #48]
  4056b4:	ldrb	w2, [x8, x9]
  4056b8:	ldr	x1, [sp, #40]
  4056bc:	bl	402370 <sprintf@plt>
  4056c0:	ldur	x8, [x29, #-56]
  4056c4:	add	x8, x8, #0x4
  4056c8:	stur	x8, [x29, #-56]
  4056cc:	ldur	x8, [x29, #-24]
  4056d0:	ldr	x9, [x8]
  4056d4:	add	x9, x9, #0x4
  4056d8:	str	x9, [x8]
  4056dc:	ldr	x8, [sp, #48]
  4056e0:	add	x8, x8, #0x1
  4056e4:	str	x8, [sp, #48]
  4056e8:	b	405698 <scols_reset_iter@plt+0x2e08>
  4056ec:	b	405728 <scols_reset_iter@plt+0x2e98>
  4056f0:	ldur	x0, [x29, #-56]
  4056f4:	ldur	x1, [x29, #-48]
  4056f8:	ldr	x2, [sp, #56]
  4056fc:	bl	402250 <memcpy@plt>
  405700:	ldr	x8, [sp, #56]
  405704:	ldur	x9, [x29, #-56]
  405708:	add	x8, x9, x8
  40570c:	stur	x8, [x29, #-56]
  405710:	ldr	w0, [sp, #68]
  405714:	bl	402440 <wcwidth@plt>
  405718:	ldur	x8, [x29, #-24]
  40571c:	ldr	x9, [x8]
  405720:	add	x9, x9, w0, sxtw
  405724:	str	x9, [x8]
  405728:	ldr	x8, [sp, #56]
  40572c:	ldur	x9, [x29, #-48]
  405730:	add	x8, x9, x8
  405734:	stur	x8, [x29, #-48]
  405738:	b	4054c0 <scols_reset_iter@plt+0x2c30>
  40573c:	ldur	x8, [x29, #-56]
  405740:	mov	w9, #0x0                   	// #0
  405744:	strb	w9, [x8]
  405748:	ldur	x8, [x29, #-32]
  40574c:	stur	x8, [x29, #-8]
  405750:	ldur	x0, [x29, #-8]
  405754:	ldp	x29, x30, [sp, #144]
  405758:	add	sp, sp, #0xa0
  40575c:	ret
  405760:	sub	sp, sp, #0x80
  405764:	stp	x29, x30, [sp, #112]
  405768:	add	x29, sp, #0x70
  40576c:	stur	x0, [x29, #-16]
  405770:	stur	x1, [x29, #-24]
  405774:	stur	x2, [x29, #-32]
  405778:	ldur	x8, [x29, #-16]
  40577c:	stur	x8, [x29, #-40]
  405780:	ldur	x8, [x29, #-16]
  405784:	cbz	x8, 405798 <scols_reset_iter@plt+0x2f08>
  405788:	ldur	x0, [x29, #-16]
  40578c:	bl	402280 <strlen@plt>
  405790:	str	x0, [sp, #24]
  405794:	b	4057a0 <scols_reset_iter@plt+0x2f10>
  405798:	mov	x8, xzr
  40579c:	str	x8, [sp, #24]
  4057a0:	ldr	x8, [sp, #24]
  4057a4:	str	x8, [sp, #56]
  4057a8:	str	xzr, [sp, #48]
  4057ac:	ldr	x8, [sp, #56]
  4057b0:	cbz	x8, 4057bc <scols_reset_iter@plt+0x2f2c>
  4057b4:	ldur	x8, [x29, #-32]
  4057b8:	cbnz	x8, 4057c8 <scols_reset_iter@plt+0x2f38>
  4057bc:	mov	x8, xzr
  4057c0:	stur	x8, [x29, #-8]
  4057c4:	b	4059a0 <scols_reset_iter@plt+0x3110>
  4057c8:	ldur	x8, [x29, #-32]
  4057cc:	stur	x8, [x29, #-48]
  4057d0:	ldur	x8, [x29, #-24]
  4057d4:	str	xzr, [x8]
  4057d8:	ldur	x8, [x29, #-40]
  4057dc:	mov	w9, #0x0                   	// #0
  4057e0:	str	w9, [sp, #20]
  4057e4:	cbz	x8, 4057fc <scols_reset_iter@plt+0x2f6c>
  4057e8:	ldur	x8, [x29, #-40]
  4057ec:	ldrsb	w9, [x8]
  4057f0:	cmp	w9, #0x0
  4057f4:	cset	w9, ne  // ne = any
  4057f8:	str	w9, [sp, #20]
  4057fc:	ldr	w8, [sp, #20]
  405800:	tbnz	w8, #0, 405808 <scols_reset_iter@plt+0x2f78>
  405804:	b	40598c <scols_reset_iter@plt+0x30fc>
  405808:	ldur	x1, [x29, #-40]
  40580c:	str	x1, [sp, #8]
  405810:	bl	402690 <__ctype_get_mb_cur_max@plt>
  405814:	add	x8, sp, #0x2c
  405818:	str	x0, [sp]
  40581c:	mov	x0, x8
  405820:	ldr	x1, [sp, #8]
  405824:	ldr	x2, [sp]
  405828:	add	x3, sp, #0x30
  40582c:	bl	402240 <mbrtowc@plt>
  405830:	str	x0, [sp, #32]
  405834:	ldr	x8, [sp, #32]
  405838:	cbnz	x8, 405840 <scols_reset_iter@plt+0x2fb0>
  40583c:	b	40598c <scols_reset_iter@plt+0x30fc>
  405840:	ldr	x8, [sp, #32]
  405844:	mov	x9, #0xffffffffffffffff    	// #-1
  405848:	cmp	x8, x9
  40584c:	b.eq	405860 <scols_reset_iter@plt+0x2fd0>  // b.none
  405850:	ldr	x8, [sp, #32]
  405854:	mov	x9, #0xfffffffffffffffe    	// #-2
  405858:	cmp	x8, x9
  40585c:	b.ne	4058e8 <scols_reset_iter@plt+0x3058>  // b.any
  405860:	mov	x8, #0x1                   	// #1
  405864:	str	x8, [sp, #32]
  405868:	bl	402620 <__ctype_b_loc@plt>
  40586c:	ldr	x8, [x0]
  405870:	ldur	x9, [x29, #-40]
  405874:	ldrb	w10, [x9]
  405878:	ldrh	w10, [x8, w10, sxtw #1]
  40587c:	and	w10, w10, #0x4000
  405880:	cbnz	w10, 4058bc <scols_reset_iter@plt+0x302c>
  405884:	ldur	x0, [x29, #-48]
  405888:	ldur	x8, [x29, #-40]
  40588c:	ldrb	w2, [x8]
  405890:	adrp	x1, 40b000 <scols_reset_iter@plt+0x8770>
  405894:	add	x1, x1, #0x382
  405898:	bl	402370 <sprintf@plt>
  40589c:	ldur	x8, [x29, #-48]
  4058a0:	add	x8, x8, #0x4
  4058a4:	stur	x8, [x29, #-48]
  4058a8:	ldur	x8, [x29, #-24]
  4058ac:	ldr	x9, [x8]
  4058b0:	add	x9, x9, #0x4
  4058b4:	str	x9, [x8]
  4058b8:	b	4058e4 <scols_reset_iter@plt+0x3054>
  4058bc:	ldur	x8, [x29, #-24]
  4058c0:	ldr	x9, [x8]
  4058c4:	add	x9, x9, #0x1
  4058c8:	str	x9, [x8]
  4058cc:	ldur	x8, [x29, #-40]
  4058d0:	ldrb	w10, [x8]
  4058d4:	ldur	x8, [x29, #-48]
  4058d8:	add	x9, x8, #0x1
  4058dc:	stur	x9, [x29, #-48]
  4058e0:	strb	w10, [x8]
  4058e4:	b	405978 <scols_reset_iter@plt+0x30e8>
  4058e8:	ldur	x8, [x29, #-40]
  4058ec:	ldrsb	w9, [x8]
  4058f0:	cmp	w9, #0x5c
  4058f4:	b.ne	405940 <scols_reset_iter@plt+0x30b0>  // b.any
  4058f8:	ldur	x8, [x29, #-40]
  4058fc:	ldrsb	w9, [x8, #1]
  405900:	cmp	w9, #0x78
  405904:	b.ne	405940 <scols_reset_iter@plt+0x30b0>  // b.any
  405908:	ldur	x0, [x29, #-48]
  40590c:	ldur	x8, [x29, #-40]
  405910:	ldrb	w2, [x8]
  405914:	adrp	x1, 40b000 <scols_reset_iter@plt+0x8770>
  405918:	add	x1, x1, #0x382
  40591c:	bl	402370 <sprintf@plt>
  405920:	ldur	x8, [x29, #-48]
  405924:	add	x8, x8, #0x4
  405928:	stur	x8, [x29, #-48]
  40592c:	ldur	x8, [x29, #-24]
  405930:	ldr	x9, [x8]
  405934:	add	x9, x9, #0x4
  405938:	str	x9, [x8]
  40593c:	b	405978 <scols_reset_iter@plt+0x30e8>
  405940:	ldur	x0, [x29, #-48]
  405944:	ldur	x1, [x29, #-40]
  405948:	ldr	x2, [sp, #32]
  40594c:	bl	402250 <memcpy@plt>
  405950:	ldr	x8, [sp, #32]
  405954:	ldur	x9, [x29, #-48]
  405958:	add	x8, x9, x8
  40595c:	stur	x8, [x29, #-48]
  405960:	ldr	w0, [sp, #44]
  405964:	bl	402440 <wcwidth@plt>
  405968:	ldur	x8, [x29, #-24]
  40596c:	ldr	x9, [x8]
  405970:	add	x9, x9, w0, sxtw
  405974:	str	x9, [x8]
  405978:	ldr	x8, [sp, #32]
  40597c:	ldur	x9, [x29, #-40]
  405980:	add	x8, x9, x8
  405984:	stur	x8, [x29, #-40]
  405988:	b	4057d8 <scols_reset_iter@plt+0x2f48>
  40598c:	ldur	x8, [x29, #-48]
  405990:	mov	w9, #0x0                   	// #0
  405994:	strb	w9, [x8]
  405998:	ldur	x8, [x29, #-32]
  40599c:	stur	x8, [x29, #-8]
  4059a0:	ldur	x0, [x29, #-8]
  4059a4:	ldp	x29, x30, [sp, #112]
  4059a8:	add	sp, sp, #0x80
  4059ac:	ret
  4059b0:	sub	sp, sp, #0x10
  4059b4:	mov	x8, #0x4                   	// #4
  4059b8:	str	x0, [sp, #8]
  4059bc:	ldr	x9, [sp, #8]
  4059c0:	mul	x8, x9, x8
  4059c4:	add	x0, x8, #0x1
  4059c8:	add	sp, sp, #0x10
  4059cc:	ret
  4059d0:	sub	sp, sp, #0x50
  4059d4:	stp	x29, x30, [sp, #64]
  4059d8:	add	x29, sp, #0x40
  4059dc:	stur	x0, [x29, #-16]
  4059e0:	stur	x1, [x29, #-24]
  4059e4:	ldur	x8, [x29, #-16]
  4059e8:	cbz	x8, 4059fc <scols_reset_iter@plt+0x316c>
  4059ec:	ldur	x0, [x29, #-16]
  4059f0:	bl	402280 <strlen@plt>
  4059f4:	str	x0, [sp, #8]
  4059f8:	b	405a04 <scols_reset_iter@plt+0x3174>
  4059fc:	mov	x8, xzr
  405a00:	str	x8, [sp, #8]
  405a04:	ldr	x8, [sp, #8]
  405a08:	str	x8, [sp, #32]
  405a0c:	mov	x8, xzr
  405a10:	str	x8, [sp, #16]
  405a14:	ldr	x8, [sp, #32]
  405a18:	cbnz	x8, 405a28 <scols_reset_iter@plt+0x3198>
  405a1c:	mov	x8, xzr
  405a20:	stur	x8, [x29, #-8]
  405a24:	b	405a74 <scols_reset_iter@plt+0x31e4>
  405a28:	ldr	x0, [sp, #32]
  405a2c:	bl	4059b0 <scols_reset_iter@plt+0x3120>
  405a30:	bl	402430 <malloc@plt>
  405a34:	str	x0, [sp, #24]
  405a38:	ldr	x8, [sp, #24]
  405a3c:	cbz	x8, 405a5c <scols_reset_iter@plt+0x31cc>
  405a40:	ldur	x0, [x29, #-16]
  405a44:	ldur	x1, [x29, #-24]
  405a48:	ldr	x2, [sp, #24]
  405a4c:	mov	x8, xzr
  405a50:	mov	x3, x8
  405a54:	bl	405438 <scols_reset_iter@plt+0x2ba8>
  405a58:	str	x0, [sp, #16]
  405a5c:	ldr	x8, [sp, #16]
  405a60:	cbnz	x8, 405a6c <scols_reset_iter@plt+0x31dc>
  405a64:	ldr	x0, [sp, #24]
  405a68:	bl	402670 <free@plt>
  405a6c:	ldr	x8, [sp, #16]
  405a70:	stur	x8, [x29, #-8]
  405a74:	ldur	x0, [x29, #-8]
  405a78:	ldp	x29, x30, [sp, #64]
  405a7c:	add	sp, sp, #0x50
  405a80:	ret
  405a84:	sub	sp, sp, #0x50
  405a88:	stp	x29, x30, [sp, #64]
  405a8c:	add	x29, sp, #0x40
  405a90:	stur	x0, [x29, #-16]
  405a94:	stur	x1, [x29, #-24]
  405a98:	ldur	x8, [x29, #-16]
  405a9c:	cbz	x8, 405ab0 <scols_reset_iter@plt+0x3220>
  405aa0:	ldur	x0, [x29, #-16]
  405aa4:	bl	402280 <strlen@plt>
  405aa8:	str	x0, [sp, #8]
  405aac:	b	405ab8 <scols_reset_iter@plt+0x3228>
  405ab0:	mov	x8, xzr
  405ab4:	str	x8, [sp, #8]
  405ab8:	ldr	x8, [sp, #8]
  405abc:	str	x8, [sp, #32]
  405ac0:	mov	x8, xzr
  405ac4:	str	x8, [sp, #16]
  405ac8:	ldr	x8, [sp, #32]
  405acc:	cbnz	x8, 405adc <scols_reset_iter@plt+0x324c>
  405ad0:	mov	x8, xzr
  405ad4:	stur	x8, [x29, #-8]
  405ad8:	b	405b20 <scols_reset_iter@plt+0x3290>
  405adc:	ldr	x0, [sp, #32]
  405ae0:	bl	4059b0 <scols_reset_iter@plt+0x3120>
  405ae4:	bl	402430 <malloc@plt>
  405ae8:	str	x0, [sp, #24]
  405aec:	ldr	x8, [sp, #24]
  405af0:	cbz	x8, 405b08 <scols_reset_iter@plt+0x3278>
  405af4:	ldur	x0, [x29, #-16]
  405af8:	ldur	x1, [x29, #-24]
  405afc:	ldr	x2, [sp, #24]
  405b00:	bl	405760 <scols_reset_iter@plt+0x2ed0>
  405b04:	str	x0, [sp, #16]
  405b08:	ldr	x8, [sp, #16]
  405b0c:	cbnz	x8, 405b18 <scols_reset_iter@plt+0x3288>
  405b10:	ldr	x0, [sp, #24]
  405b14:	bl	402670 <free@plt>
  405b18:	ldr	x8, [sp, #16]
  405b1c:	stur	x8, [x29, #-8]
  405b20:	ldur	x0, [x29, #-8]
  405b24:	ldp	x29, x30, [sp, #64]
  405b28:	add	sp, sp, #0x50
  405b2c:	ret
  405b30:	sub	sp, sp, #0x50
  405b34:	stp	x29, x30, [sp, #64]
  405b38:	add	x29, sp, #0x40
  405b3c:	mov	x8, xzr
  405b40:	mov	x9, #0xffffffffffffffff    	// #-1
  405b44:	stur	x0, [x29, #-8]
  405b48:	stur	x1, [x29, #-16]
  405b4c:	ldur	x0, [x29, #-8]
  405b50:	str	x8, [sp, #16]
  405b54:	str	x9, [sp, #8]
  405b58:	bl	402280 <strlen@plt>
  405b5c:	stur	x0, [x29, #-24]
  405b60:	ldur	x1, [x29, #-8]
  405b64:	ldr	x0, [sp, #16]
  405b68:	ldr	x2, [sp, #16]
  405b6c:	bl	4022a0 <mbstowcs@plt>
  405b70:	str	x0, [sp, #32]
  405b74:	ldr	x8, [sp, #16]
  405b78:	str	x8, [sp, #24]
  405b7c:	ldr	x9, [sp, #32]
  405b80:	ldr	x10, [sp, #8]
  405b84:	cmp	x9, x10
  405b88:	b.ne	405b90 <scols_reset_iter@plt+0x3300>  // b.any
  405b8c:	b	405bfc <scols_reset_iter@plt+0x336c>
  405b90:	ldr	x8, [sp, #32]
  405b94:	mov	x0, #0x1                   	// #1
  405b98:	add	x8, x8, #0x1
  405b9c:	mov	x9, #0x4                   	// #4
  405ba0:	mul	x1, x8, x9
  405ba4:	bl	4024e0 <calloc@plt>
  405ba8:	str	x0, [sp, #24]
  405bac:	ldr	x8, [sp, #24]
  405bb0:	cbnz	x8, 405bb8 <scols_reset_iter@plt+0x3328>
  405bb4:	b	405bfc <scols_reset_iter@plt+0x336c>
  405bb8:	ldr	x0, [sp, #24]
  405bbc:	ldur	x1, [x29, #-8]
  405bc0:	ldr	x2, [sp, #32]
  405bc4:	bl	4022a0 <mbstowcs@plt>
  405bc8:	cbnz	x0, 405bd0 <scols_reset_iter@plt+0x3340>
  405bcc:	b	405bfc <scols_reset_iter@plt+0x336c>
  405bd0:	ldr	x0, [sp, #24]
  405bd4:	ldur	x8, [x29, #-16]
  405bd8:	ldr	x1, [x8]
  405bdc:	bl	405c38 <scols_reset_iter@plt+0x33a8>
  405be0:	ldur	x8, [x29, #-16]
  405be4:	str	x0, [x8]
  405be8:	ldur	x0, [x29, #-8]
  405bec:	ldr	x1, [sp, #24]
  405bf0:	ldur	x2, [x29, #-24]
  405bf4:	bl	402760 <wcstombs@plt>
  405bf8:	stur	x0, [x29, #-24]
  405bfc:	ldr	x0, [sp, #24]
  405c00:	bl	402670 <free@plt>
  405c04:	ldur	x8, [x29, #-24]
  405c08:	cmp	x8, #0x0
  405c0c:	cset	w9, lt  // lt = tstop
  405c10:	tbnz	w9, #0, 405c28 <scols_reset_iter@plt+0x3398>
  405c14:	ldur	x8, [x29, #-8]
  405c18:	ldur	x9, [x29, #-24]
  405c1c:	add	x8, x8, x9
  405c20:	mov	w10, #0x0                   	// #0
  405c24:	strb	w10, [x8]
  405c28:	ldur	x0, [x29, #-24]
  405c2c:	ldp	x29, x30, [sp, #64]
  405c30:	add	sp, sp, #0x50
  405c34:	ret
  405c38:	sub	sp, sp, #0x30
  405c3c:	stp	x29, x30, [sp, #32]
  405c40:	add	x29, sp, #0x20
  405c44:	stur	x0, [x29, #-8]
  405c48:	str	x1, [sp, #16]
  405c4c:	str	xzr, [sp, #8]
  405c50:	str	wzr, [sp, #4]
  405c54:	ldur	x8, [x29, #-8]
  405c58:	ldr	w9, [x8]
  405c5c:	cbz	w9, 405cd0 <scols_reset_iter@plt+0x3440>
  405c60:	ldur	x8, [x29, #-8]
  405c64:	ldr	w0, [x8]
  405c68:	bl	402440 <wcwidth@plt>
  405c6c:	str	w0, [sp, #4]
  405c70:	ldr	w9, [sp, #4]
  405c74:	mov	w10, #0xffffffff            	// #-1
  405c78:	cmp	w9, w10
  405c7c:	b.ne	405c94 <scols_reset_iter@plt+0x3404>  // b.any
  405c80:	ldur	x8, [x29, #-8]
  405c84:	mov	w9, #0xfffd                	// #65533
  405c88:	str	w9, [x8]
  405c8c:	mov	w9, #0x1                   	// #1
  405c90:	str	w9, [sp, #4]
  405c94:	ldr	x8, [sp, #8]
  405c98:	ldrsw	x9, [sp, #4]
  405c9c:	add	x8, x8, x9
  405ca0:	ldr	x9, [sp, #16]
  405ca4:	cmp	x8, x9
  405ca8:	b.ls	405cb0 <scols_reset_iter@plt+0x3420>  // b.plast
  405cac:	b	405cd0 <scols_reset_iter@plt+0x3440>
  405cb0:	ldrsw	x8, [sp, #4]
  405cb4:	ldr	x9, [sp, #8]
  405cb8:	add	x8, x9, x8
  405cbc:	str	x8, [sp, #8]
  405cc0:	ldur	x8, [x29, #-8]
  405cc4:	add	x8, x8, #0x4
  405cc8:	stur	x8, [x29, #-8]
  405ccc:	b	405c54 <scols_reset_iter@plt+0x33c4>
  405cd0:	ldur	x8, [x29, #-8]
  405cd4:	str	wzr, [x8]
  405cd8:	ldr	x0, [sp, #8]
  405cdc:	ldp	x29, x30, [sp, #32]
  405ce0:	add	sp, sp, #0x30
  405ce4:	ret
  405ce8:	sub	sp, sp, #0x40
  405cec:	stp	x29, x30, [sp, #48]
  405cf0:	add	x29, sp, #0x30
  405cf4:	mov	w6, #0x20                  	// #32
  405cf8:	stur	x0, [x29, #-8]
  405cfc:	stur	x1, [x29, #-16]
  405d00:	str	x2, [sp, #24]
  405d04:	str	x3, [sp, #16]
  405d08:	str	w4, [sp, #12]
  405d0c:	str	w5, [sp, #8]
  405d10:	ldur	x0, [x29, #-8]
  405d14:	ldur	x1, [x29, #-16]
  405d18:	ldr	x2, [sp, #24]
  405d1c:	ldr	x3, [sp, #16]
  405d20:	ldr	w4, [sp, #12]
  405d24:	ldr	w5, [sp, #8]
  405d28:	bl	405d38 <scols_reset_iter@plt+0x34a8>
  405d2c:	ldp	x29, x30, [sp, #48]
  405d30:	add	sp, sp, #0x40
  405d34:	ret
  405d38:	sub	sp, sp, #0x100
  405d3c:	stp	x29, x30, [sp, #240]
  405d40:	add	x29, sp, #0xf0
  405d44:	mov	x8, #0xffffffffffffffff    	// #-1
  405d48:	mov	x9, xzr
  405d4c:	mov	w10, #0x0                   	// #0
  405d50:	stur	x0, [x29, #-8]
  405d54:	stur	x1, [x29, #-16]
  405d58:	stur	x2, [x29, #-24]
  405d5c:	stur	x3, [x29, #-32]
  405d60:	stur	w4, [x29, #-36]
  405d64:	stur	w5, [x29, #-40]
  405d68:	stur	w6, [x29, #-44]
  405d6c:	stur	x8, [x29, #-56]
  405d70:	ldur	x0, [x29, #-8]
  405d74:	str	x9, [sp, #48]
  405d78:	str	w10, [sp, #44]
  405d7c:	bl	402280 <strlen@plt>
  405d80:	add	x8, x0, #0x1
  405d84:	stur	x8, [x29, #-64]
  405d88:	ldr	x8, [sp, #48]
  405d8c:	stur	x8, [x29, #-72]
  405d90:	stur	x8, [x29, #-80]
  405d94:	ldur	x9, [x29, #-8]
  405d98:	stur	x9, [x29, #-88]
  405d9c:	ldur	x9, [x29, #-64]
  405da0:	subs	x9, x9, #0x1
  405da4:	stur	x9, [x29, #-96]
  405da8:	ldur	x9, [x29, #-96]
  405dac:	stur	x9, [x29, #-104]
  405db0:	stur	xzr, [x29, #-112]
  405db4:	ldr	w10, [sp, #44]
  405db8:	strb	w10, [sp, #119]
  405dbc:	strb	w10, [sp, #118]
  405dc0:	bl	402690 <__ctype_get_mb_cur_max@plt>
  405dc4:	cmp	x0, #0x1
  405dc8:	b.ls	405e9c <scols_reset_iter@plt+0x360c>  // b.plast
  405dcc:	ldur	x1, [x29, #-8]
  405dd0:	mov	x8, xzr
  405dd4:	mov	x0, x8
  405dd8:	mov	x2, x8
  405ddc:	bl	4022a0 <mbstowcs@plt>
  405de0:	str	x0, [sp, #104]
  405de4:	ldr	x8, [sp, #104]
  405de8:	mov	x9, #0xffffffffffffffff    	// #-1
  405dec:	cmp	x8, x9
  405df0:	b.ne	405e08 <scols_reset_iter@plt+0x3578>  // b.any
  405df4:	ldur	w8, [x29, #-40]
  405df8:	and	w8, w8, #0x1
  405dfc:	cbz	w8, 405e04 <scols_reset_iter@plt+0x3574>
  405e00:	b	405f44 <scols_reset_iter@plt+0x36b4>
  405e04:	b	406118 <scols_reset_iter@plt+0x3888>
  405e08:	ldr	x8, [sp, #104]
  405e0c:	add	x8, x8, #0x1
  405e10:	str	x8, [sp, #104]
  405e14:	ldr	x8, [sp, #104]
  405e18:	mov	x9, #0x4                   	// #4
  405e1c:	mul	x0, x8, x9
  405e20:	bl	402430 <malloc@plt>
  405e24:	stur	x0, [x29, #-80]
  405e28:	ldur	x8, [x29, #-80]
  405e2c:	cbnz	x8, 405e44 <scols_reset_iter@plt+0x35b4>
  405e30:	ldur	w8, [x29, #-40]
  405e34:	and	w8, w8, #0x1
  405e38:	cbz	w8, 405e40 <scols_reset_iter@plt+0x35b0>
  405e3c:	b	405f44 <scols_reset_iter@plt+0x36b4>
  405e40:	b	406118 <scols_reset_iter@plt+0x3888>
  405e44:	ldur	x0, [x29, #-80]
  405e48:	ldur	x1, [x29, #-8]
  405e4c:	ldr	x2, [sp, #104]
  405e50:	bl	4022a0 <mbstowcs@plt>
  405e54:	cbz	x0, 405e9c <scols_reset_iter@plt+0x360c>
  405e58:	ldur	x8, [x29, #-80]
  405e5c:	ldr	x9, [sp, #104]
  405e60:	subs	x9, x9, #0x1
  405e64:	mov	w10, wzr
  405e68:	str	w10, [x8, x9, lsl #2]
  405e6c:	mov	w10, #0x1                   	// #1
  405e70:	strb	w10, [sp, #118]
  405e74:	ldur	x0, [x29, #-80]
  405e78:	bl	406138 <scols_reset_iter@plt+0x38a8>
  405e7c:	and	w10, w0, #0x1
  405e80:	strb	w10, [sp, #119]
  405e84:	ldur	x0, [x29, #-80]
  405e88:	ldr	x1, [sp, #104]
  405e8c:	bl	4061ac <scols_reset_iter@plt+0x391c>
  405e90:	mov	w1, w0
  405e94:	sxtw	x8, w1
  405e98:	stur	x8, [x29, #-96]
  405e9c:	ldrb	w8, [sp, #118]
  405ea0:	tbnz	w8, #0, 405ea8 <scols_reset_iter@plt+0x3618>
  405ea4:	b	405f44 <scols_reset_iter@plt+0x36b4>
  405ea8:	ldrb	w8, [sp, #119]
  405eac:	tbnz	w8, #0, 405ec4 <scols_reset_iter@plt+0x3634>
  405eb0:	ldur	x8, [x29, #-96]
  405eb4:	ldur	x9, [x29, #-32]
  405eb8:	ldr	x9, [x9]
  405ebc:	cmp	x8, x9
  405ec0:	b.ls	405f44 <scols_reset_iter@plt+0x36b4>  // b.plast
  405ec4:	ldrb	w8, [sp, #119]
  405ec8:	tbnz	w8, #0, 405ed0 <scols_reset_iter@plt+0x3640>
  405ecc:	b	405eec <scols_reset_iter@plt+0x365c>
  405ed0:	ldur	x1, [x29, #-80]
  405ed4:	mov	x8, xzr
  405ed8:	mov	x0, x8
  405edc:	mov	x2, x8
  405ee0:	bl	402760 <wcstombs@plt>
  405ee4:	add	x8, x0, #0x1
  405ee8:	stur	x8, [x29, #-64]
  405eec:	ldur	x0, [x29, #-64]
  405ef0:	bl	402430 <malloc@plt>
  405ef4:	stur	x0, [x29, #-72]
  405ef8:	ldur	x8, [x29, #-72]
  405efc:	cbnz	x8, 405f14 <scols_reset_iter@plt+0x3684>
  405f00:	ldur	w8, [x29, #-40]
  405f04:	and	w8, w8, #0x1
  405f08:	cbz	w8, 405f10 <scols_reset_iter@plt+0x3680>
  405f0c:	b	405f44 <scols_reset_iter@plt+0x36b4>
  405f10:	b	406118 <scols_reset_iter@plt+0x3888>
  405f14:	ldur	x8, [x29, #-72]
  405f18:	stur	x8, [x29, #-88]
  405f1c:	ldur	x0, [x29, #-80]
  405f20:	ldur	x8, [x29, #-32]
  405f24:	ldr	x1, [x8]
  405f28:	bl	405c38 <scols_reset_iter@plt+0x33a8>
  405f2c:	stur	x0, [x29, #-96]
  405f30:	ldur	x0, [x29, #-72]
  405f34:	ldur	x1, [x29, #-80]
  405f38:	ldur	x2, [x29, #-64]
  405f3c:	bl	402760 <wcstombs@plt>
  405f40:	stur	x0, [x29, #-104]
  405f44:	ldur	x8, [x29, #-96]
  405f48:	ldur	x9, [x29, #-32]
  405f4c:	ldr	x9, [x9]
  405f50:	cmp	x8, x9
  405f54:	b.ls	405f6c <scols_reset_iter@plt+0x36dc>  // b.plast
  405f58:	ldur	x8, [x29, #-32]
  405f5c:	ldr	x8, [x8]
  405f60:	stur	x8, [x29, #-96]
  405f64:	ldur	x8, [x29, #-96]
  405f68:	stur	x8, [x29, #-104]
  405f6c:	ldur	x8, [x29, #-32]
  405f70:	ldr	x8, [x8]
  405f74:	ldur	x9, [x29, #-96]
  405f78:	cmp	x8, x9
  405f7c:	b.ls	405f94 <scols_reset_iter@plt+0x3704>  // b.plast
  405f80:	ldur	x8, [x29, #-32]
  405f84:	ldr	x8, [x8]
  405f88:	ldur	x9, [x29, #-96]
  405f8c:	subs	x8, x8, x9
  405f90:	stur	x8, [x29, #-112]
  405f94:	ldur	x8, [x29, #-96]
  405f98:	ldur	x9, [x29, #-32]
  405f9c:	str	x8, [x9]
  405fa0:	ldur	x8, [x29, #-104]
  405fa4:	ldur	x9, [x29, #-112]
  405fa8:	mov	x10, #0x1                   	// #1
  405fac:	mul	x9, x9, x10
  405fb0:	add	x8, x8, x9
  405fb4:	stur	x8, [x29, #-56]
  405fb8:	ldur	x8, [x29, #-24]
  405fbc:	cbz	x8, 406118 <scols_reset_iter@plt+0x3888>
  405fc0:	ldur	x8, [x29, #-16]
  405fc4:	ldur	x9, [x29, #-24]
  405fc8:	add	x8, x8, x9
  405fcc:	mov	x9, #0xffffffffffffffff    	// #-1
  405fd0:	add	x8, x8, x9
  405fd4:	str	x8, [sp, #96]
  405fd8:	ldur	w10, [x29, #-36]
  405fdc:	str	w10, [sp, #40]
  405fe0:	cbz	w10, 406044 <scols_reset_iter@plt+0x37b4>
  405fe4:	b	405fe8 <scols_reset_iter@plt+0x3758>
  405fe8:	ldr	w8, [sp, #40]
  405fec:	cmp	w8, #0x1
  405ff0:	b.eq	406054 <scols_reset_iter@plt+0x37c4>  // b.none
  405ff4:	b	405ff8 <scols_reset_iter@plt+0x3768>
  405ff8:	ldr	w8, [sp, #40]
  405ffc:	cmp	w8, #0x2
  406000:	cset	w9, eq  // eq = none
  406004:	eor	w9, w9, #0x1
  406008:	tbnz	w9, #0, 406064 <scols_reset_iter@plt+0x37d4>
  40600c:	b	406010 <scols_reset_iter@plt+0x3780>
  406010:	ldur	x8, [x29, #-112]
  406014:	mov	x9, #0x2                   	// #2
  406018:	udiv	x8, x8, x9
  40601c:	ldur	x10, [x29, #-112]
  406020:	udiv	x11, x10, x9
  406024:	mul	x11, x11, x9
  406028:	subs	x10, x10, x11
  40602c:	add	x8, x8, x10
  406030:	str	x8, [sp, #88]
  406034:	ldur	x8, [x29, #-112]
  406038:	udiv	x8, x8, x9
  40603c:	str	x8, [sp, #80]
  406040:	b	406068 <scols_reset_iter@plt+0x37d8>
  406044:	str	xzr, [sp, #88]
  406048:	ldur	x8, [x29, #-112]
  40604c:	str	x8, [sp, #80]
  406050:	b	406068 <scols_reset_iter@plt+0x37d8>
  406054:	ldur	x8, [x29, #-112]
  406058:	str	x8, [sp, #88]
  40605c:	str	xzr, [sp, #80]
  406060:	b	406068 <scols_reset_iter@plt+0x37d8>
  406064:	bl	402580 <abort@plt>
  406068:	ldur	x0, [x29, #-16]
  40606c:	ldr	x1, [sp, #96]
  406070:	ldr	x2, [sp, #88]
  406074:	ldur	w3, [x29, #-44]
  406078:	bl	406288 <scols_reset_iter@plt+0x39f8>
  40607c:	stur	x0, [x29, #-16]
  406080:	ldr	x8, [sp, #96]
  406084:	ldur	x9, [x29, #-16]
  406088:	subs	x8, x8, x9
  40608c:	str	x8, [sp, #120]
  406090:	ldur	x8, [x29, #-16]
  406094:	ldur	x1, [x29, #-88]
  406098:	ldur	x9, [x29, #-104]
  40609c:	str	x9, [sp, #72]
  4060a0:	ldr	x9, [sp, #120]
  4060a4:	str	x9, [sp, #64]
  4060a8:	ldr	x9, [sp, #72]
  4060ac:	ldr	x10, [sp, #64]
  4060b0:	cmp	x9, x10
  4060b4:	str	x8, [sp, #32]
  4060b8:	str	x1, [sp, #24]
  4060bc:	b.cs	4060cc <scols_reset_iter@plt+0x383c>  // b.hs, b.nlast
  4060c0:	ldr	x8, [sp, #72]
  4060c4:	str	x8, [sp, #16]
  4060c8:	b	4060d4 <scols_reset_iter@plt+0x3844>
  4060cc:	ldr	x8, [sp, #64]
  4060d0:	str	x8, [sp, #16]
  4060d4:	ldr	x8, [sp, #16]
  4060d8:	str	x8, [sp, #56]
  4060dc:	ldr	x8, [sp, #56]
  4060e0:	ldr	x0, [sp, #32]
  4060e4:	ldr	x1, [sp, #24]
  4060e8:	mov	x2, x8
  4060ec:	str	x8, [sp, #8]
  4060f0:	bl	402250 <memcpy@plt>
  4060f4:	ldr	x8, [sp, #32]
  4060f8:	ldr	x9, [sp, #8]
  4060fc:	add	x10, x8, x9
  406100:	stur	x10, [x29, #-16]
  406104:	ldur	x0, [x29, #-16]
  406108:	ldr	x1, [sp, #96]
  40610c:	ldr	x2, [sp, #80]
  406110:	ldur	w3, [x29, #-44]
  406114:	bl	406288 <scols_reset_iter@plt+0x39f8>
  406118:	ldur	x0, [x29, #-80]
  40611c:	bl	402670 <free@plt>
  406120:	ldur	x0, [x29, #-72]
  406124:	bl	402670 <free@plt>
  406128:	ldur	x0, [x29, #-56]
  40612c:	ldp	x29, x30, [sp, #240]
  406130:	add	sp, sp, #0x100
  406134:	ret
  406138:	sub	sp, sp, #0x30
  40613c:	stp	x29, x30, [sp, #32]
  406140:	add	x29, sp, #0x20
  406144:	mov	w8, #0x0                   	// #0
  406148:	stur	x0, [x29, #-8]
  40614c:	sturb	w8, [x29, #-9]
  406150:	ldur	x9, [x29, #-8]
  406154:	str	x9, [sp, #8]
  406158:	ldr	x8, [sp, #8]
  40615c:	ldr	w9, [x8]
  406160:	cbz	w9, 406198 <scols_reset_iter@plt+0x3908>
  406164:	ldr	x8, [sp, #8]
  406168:	ldr	w0, [x8]
  40616c:	bl	4027b0 <iswprint@plt>
  406170:	cbnz	w0, 406188 <scols_reset_iter@plt+0x38f8>
  406174:	ldr	x8, [sp, #8]
  406178:	mov	w9, #0xfffd                	// #65533
  40617c:	str	w9, [x8]
  406180:	mov	w9, #0x1                   	// #1
  406184:	sturb	w9, [x29, #-9]
  406188:	ldr	x8, [sp, #8]
  40618c:	add	x8, x8, #0x4
  406190:	str	x8, [sp, #8]
  406194:	b	406158 <scols_reset_iter@plt+0x38c8>
  406198:	ldurb	w8, [x29, #-9]
  40619c:	and	w0, w8, #0x1
  4061a0:	ldp	x29, x30, [sp, #32]
  4061a4:	add	sp, sp, #0x30
  4061a8:	ret
  4061ac:	sub	sp, sp, #0x40
  4061b0:	stp	x29, x30, [sp, #48]
  4061b4:	add	x29, sp, #0x30
  4061b8:	stur	x0, [x29, #-16]
  4061bc:	str	x1, [sp, #24]
  4061c0:	str	wzr, [sp, #20]
  4061c4:	ldr	x8, [sp, #24]
  4061c8:	subs	x9, x8, #0x1
  4061cc:	str	x9, [sp, #24]
  4061d0:	cmp	x8, #0x0
  4061d4:	cset	w10, ls  // ls = plast
  4061d8:	mov	w11, #0x0                   	// #0
  4061dc:	str	w11, [sp, #12]
  4061e0:	tbnz	w10, #0, 4061f8 <scols_reset_iter@plt+0x3968>
  4061e4:	ldur	x8, [x29, #-16]
  4061e8:	ldr	w9, [x8]
  4061ec:	cmp	w9, #0x0
  4061f0:	cset	w9, ne  // ne = any
  4061f4:	str	w9, [sp, #12]
  4061f8:	ldr	w8, [sp, #12]
  4061fc:	tbnz	w8, #0, 406204 <scols_reset_iter@plt+0x3974>
  406200:	b	406270 <scols_reset_iter@plt+0x39e0>
  406204:	ldur	x8, [x29, #-16]
  406208:	add	x9, x8, #0x4
  40620c:	stur	x9, [x29, #-16]
  406210:	ldr	w0, [x8]
  406214:	bl	402440 <wcwidth@plt>
  406218:	str	w0, [sp, #16]
  40621c:	ldr	w10, [sp, #16]
  406220:	mov	w11, #0xffffffff            	// #-1
  406224:	cmp	w10, w11
  406228:	b.ne	406238 <scols_reset_iter@plt+0x39a8>  // b.any
  40622c:	mov	w8, #0xffffffff            	// #-1
  406230:	stur	w8, [x29, #-4]
  406234:	b	406278 <scols_reset_iter@plt+0x39e8>
  406238:	ldr	w8, [sp, #20]
  40623c:	ldr	w9, [sp, #16]
  406240:	mov	w10, #0x7fffffff            	// #2147483647
  406244:	subs	w9, w10, w9
  406248:	cmp	w8, w9
  40624c:	b.le	40625c <scols_reset_iter@plt+0x39cc>
  406250:	mov	w8, #0xffffffff            	// #-1
  406254:	stur	w8, [x29, #-4]
  406258:	b	406278 <scols_reset_iter@plt+0x39e8>
  40625c:	ldr	w8, [sp, #16]
  406260:	ldr	w9, [sp, #20]
  406264:	add	w8, w9, w8
  406268:	str	w8, [sp, #20]
  40626c:	b	4061c4 <scols_reset_iter@plt+0x3934>
  406270:	ldr	w8, [sp, #20]
  406274:	stur	w8, [x29, #-4]
  406278:	ldur	w0, [x29, #-4]
  40627c:	ldp	x29, x30, [sp, #48]
  406280:	add	sp, sp, #0x40
  406284:	ret
  406288:	sub	sp, sp, #0x20
  40628c:	str	x0, [sp, #24]
  406290:	str	x1, [sp, #16]
  406294:	str	x2, [sp, #8]
  406298:	str	w3, [sp, #4]
  40629c:	ldr	x8, [sp, #8]
  4062a0:	mov	w9, #0x0                   	// #0
  4062a4:	str	w9, [sp]
  4062a8:	cbz	x8, 4062c0 <scols_reset_iter@plt+0x3a30>
  4062ac:	ldr	x8, [sp, #24]
  4062b0:	ldr	x9, [sp, #16]
  4062b4:	cmp	x8, x9
  4062b8:	cset	w10, cc  // cc = lo, ul, last
  4062bc:	str	w10, [sp]
  4062c0:	ldr	w8, [sp]
  4062c4:	tbnz	w8, #0, 4062cc <scols_reset_iter@plt+0x3a3c>
  4062c8:	b	4062f0 <scols_reset_iter@plt+0x3a60>
  4062cc:	ldr	w8, [sp, #4]
  4062d0:	ldr	x9, [sp, #24]
  4062d4:	add	x10, x9, #0x1
  4062d8:	str	x10, [sp, #24]
  4062dc:	strb	w8, [x9]
  4062e0:	ldr	x8, [sp, #8]
  4062e4:	subs	x8, x8, #0x1
  4062e8:	str	x8, [sp, #8]
  4062ec:	b	40629c <scols_reset_iter@plt+0x3a0c>
  4062f0:	ldr	x8, [sp, #24]
  4062f4:	mov	w9, #0x0                   	// #0
  4062f8:	strb	w9, [x8]
  4062fc:	ldr	x0, [sp, #24]
  406300:	add	sp, sp, #0x20
  406304:	ret
  406308:	sub	sp, sp, #0x10
  40630c:	adrp	x8, 41c000 <scols_reset_iter@plt+0x19770>
  406310:	add	x8, x8, #0x340
  406314:	str	w0, [sp, #12]
  406318:	ldr	w9, [sp, #12]
  40631c:	str	w9, [x8]
  406320:	add	sp, sp, #0x10
  406324:	ret
  406328:	sub	sp, sp, #0xd0
  40632c:	stp	x29, x30, [sp, #192]
  406330:	add	x29, sp, #0xc0
  406334:	mov	w8, #0x400                 	// #1024
  406338:	stur	x0, [x29, #-8]
  40633c:	stur	x1, [x29, #-16]
  406340:	stur	x2, [x29, #-24]
  406344:	stur	xzr, [x29, #-56]
  406348:	stur	w8, [x29, #-60]
  40634c:	stur	wzr, [x29, #-64]
  406350:	stur	wzr, [x29, #-68]
  406354:	stur	wzr, [x29, #-72]
  406358:	ldur	x9, [x29, #-16]
  40635c:	str	xzr, [x9]
  406360:	ldur	x9, [x29, #-8]
  406364:	cbz	x9, 406374 <scols_reset_iter@plt+0x3ae4>
  406368:	ldur	x8, [x29, #-8]
  40636c:	ldrb	w9, [x8]
  406370:	cbnz	w9, 406380 <scols_reset_iter@plt+0x3af0>
  406374:	mov	w8, #0xffffffea            	// #-22
  406378:	stur	w8, [x29, #-64]
  40637c:	b	4068a8 <scols_reset_iter@plt+0x4018>
  406380:	ldur	x8, [x29, #-8]
  406384:	stur	x8, [x29, #-32]
  406388:	bl	402620 <__ctype_b_loc@plt>
  40638c:	ldr	x8, [x0]
  406390:	ldur	x9, [x29, #-32]
  406394:	ldrb	w10, [x9]
  406398:	ldrh	w10, [x8, w10, sxtw #1]
  40639c:	and	w10, w10, #0x2000
  4063a0:	cbz	w10, 4063b4 <scols_reset_iter@plt+0x3b24>
  4063a4:	ldur	x8, [x29, #-32]
  4063a8:	add	x8, x8, #0x1
  4063ac:	stur	x8, [x29, #-32]
  4063b0:	b	406388 <scols_reset_iter@plt+0x3af8>
  4063b4:	ldur	x8, [x29, #-32]
  4063b8:	ldrsb	w9, [x8]
  4063bc:	cmp	w9, #0x2d
  4063c0:	b.ne	4063d0 <scols_reset_iter@plt+0x3b40>  // b.any
  4063c4:	mov	w8, #0xffffffea            	// #-22
  4063c8:	stur	w8, [x29, #-64]
  4063cc:	b	4068a8 <scols_reset_iter@plt+0x4018>
  4063d0:	bl	4027f0 <__errno_location@plt>
  4063d4:	mov	w8, wzr
  4063d8:	str	wzr, [x0]
  4063dc:	sub	x1, x29, #0x28
  4063e0:	mov	x9, xzr
  4063e4:	stur	x9, [x29, #-40]
  4063e8:	ldur	x0, [x29, #-8]
  4063ec:	mov	w2, w8
  4063f0:	bl	402570 <strtoumax@plt>
  4063f4:	stur	x0, [x29, #-48]
  4063f8:	ldur	x9, [x29, #-40]
  4063fc:	ldur	x10, [x29, #-8]
  406400:	cmp	x9, x10
  406404:	b.eq	40642c <scols_reset_iter@plt+0x3b9c>  // b.none
  406408:	bl	4027f0 <__errno_location@plt>
  40640c:	ldr	w8, [x0]
  406410:	cbz	w8, 406464 <scols_reset_iter@plt+0x3bd4>
  406414:	ldur	x8, [x29, #-48]
  406418:	mov	x9, #0xffffffffffffffff    	// #-1
  40641c:	cmp	x8, x9
  406420:	b.eq	40642c <scols_reset_iter@plt+0x3b9c>  // b.none
  406424:	ldur	x8, [x29, #-48]
  406428:	cbnz	x8, 406464 <scols_reset_iter@plt+0x3bd4>
  40642c:	bl	4027f0 <__errno_location@plt>
  406430:	ldr	w8, [x0]
  406434:	cbz	w8, 406450 <scols_reset_iter@plt+0x3bc0>
  406438:	bl	4027f0 <__errno_location@plt>
  40643c:	ldr	w8, [x0]
  406440:	mov	w9, wzr
  406444:	subs	w8, w9, w8
  406448:	str	w8, [sp, #28]
  40644c:	b	406458 <scols_reset_iter@plt+0x3bc8>
  406450:	mov	w8, #0xffffffea            	// #-22
  406454:	str	w8, [sp, #28]
  406458:	ldr	w8, [sp, #28]
  40645c:	stur	w8, [x29, #-64]
  406460:	b	4068a8 <scols_reset_iter@plt+0x4018>
  406464:	ldur	x8, [x29, #-40]
  406468:	cbz	x8, 406478 <scols_reset_iter@plt+0x3be8>
  40646c:	ldur	x8, [x29, #-40]
  406470:	ldrb	w9, [x8]
  406474:	cbnz	w9, 40647c <scols_reset_iter@plt+0x3bec>
  406478:	b	40689c <scols_reset_iter@plt+0x400c>
  40647c:	ldur	x8, [x29, #-40]
  406480:	stur	x8, [x29, #-32]
  406484:	ldur	x8, [x29, #-32]
  406488:	ldrsb	w9, [x8, #1]
  40648c:	cmp	w9, #0x69
  406490:	b.ne	4064cc <scols_reset_iter@plt+0x3c3c>  // b.any
  406494:	ldur	x8, [x29, #-32]
  406498:	ldrsb	w9, [x8, #2]
  40649c:	cmp	w9, #0x42
  4064a0:	b.eq	4064b4 <scols_reset_iter@plt+0x3c24>  // b.none
  4064a4:	ldur	x8, [x29, #-32]
  4064a8:	ldrsb	w9, [x8, #2]
  4064ac:	cmp	w9, #0x62
  4064b0:	b.ne	4064cc <scols_reset_iter@plt+0x3c3c>  // b.any
  4064b4:	ldur	x8, [x29, #-32]
  4064b8:	ldrb	w9, [x8, #3]
  4064bc:	cbnz	w9, 4064cc <scols_reset_iter@plt+0x3c3c>
  4064c0:	mov	w8, #0x400                 	// #1024
  4064c4:	stur	w8, [x29, #-60]
  4064c8:	b	4066e0 <scols_reset_iter@plt+0x3e50>
  4064cc:	ldur	x8, [x29, #-32]
  4064d0:	ldrsb	w9, [x8, #1]
  4064d4:	cmp	w9, #0x42
  4064d8:	b.eq	4064ec <scols_reset_iter@plt+0x3c5c>  // b.none
  4064dc:	ldur	x8, [x29, #-32]
  4064e0:	ldrsb	w9, [x8, #1]
  4064e4:	cmp	w9, #0x62
  4064e8:	b.ne	406504 <scols_reset_iter@plt+0x3c74>  // b.any
  4064ec:	ldur	x8, [x29, #-32]
  4064f0:	ldrb	w9, [x8, #2]
  4064f4:	cbnz	w9, 406504 <scols_reset_iter@plt+0x3c74>
  4064f8:	mov	w8, #0x3e8                 	// #1000
  4064fc:	stur	w8, [x29, #-60]
  406500:	b	4066e0 <scols_reset_iter@plt+0x3e50>
  406504:	ldur	x8, [x29, #-32]
  406508:	ldrb	w9, [x8, #1]
  40650c:	cbz	w9, 4066e0 <scols_reset_iter@plt+0x3e50>
  406510:	bl	4023d0 <localeconv@plt>
  406514:	stur	x0, [x29, #-88]
  406518:	ldur	x8, [x29, #-88]
  40651c:	cbz	x8, 406530 <scols_reset_iter@plt+0x3ca0>
  406520:	ldur	x8, [x29, #-88]
  406524:	ldr	x8, [x8]
  406528:	str	x8, [sp, #16]
  40652c:	b	406538 <scols_reset_iter@plt+0x3ca8>
  406530:	mov	x8, xzr
  406534:	str	x8, [sp, #16]
  406538:	ldr	x8, [sp, #16]
  40653c:	str	x8, [sp, #96]
  406540:	ldr	x8, [sp, #96]
  406544:	cbz	x8, 406558 <scols_reset_iter@plt+0x3cc8>
  406548:	ldr	x0, [sp, #96]
  40654c:	bl	402280 <strlen@plt>
  406550:	str	x0, [sp, #8]
  406554:	b	406560 <scols_reset_iter@plt+0x3cd0>
  406558:	mov	x8, xzr
  40655c:	str	x8, [sp, #8]
  406560:	ldr	x8, [sp, #8]
  406564:	str	x8, [sp, #88]
  406568:	ldur	x8, [x29, #-56]
  40656c:	cbnz	x8, 4066d4 <scols_reset_iter@plt+0x3e44>
  406570:	ldur	x8, [x29, #-32]
  406574:	ldrsb	w9, [x8]
  406578:	cbz	w9, 4066d4 <scols_reset_iter@plt+0x3e44>
  40657c:	ldr	x8, [sp, #96]
  406580:	cbz	x8, 4066d4 <scols_reset_iter@plt+0x3e44>
  406584:	ldr	x0, [sp, #96]
  406588:	ldur	x1, [x29, #-32]
  40658c:	ldr	x2, [sp, #88]
  406590:	bl	402460 <strncmp@plt>
  406594:	cbnz	w0, 4066d4 <scols_reset_iter@plt+0x3e44>
  406598:	ldur	x8, [x29, #-32]
  40659c:	ldr	x9, [sp, #88]
  4065a0:	add	x8, x8, x9
  4065a4:	str	x8, [sp, #80]
  4065a8:	ldr	x8, [sp, #80]
  4065ac:	stur	x8, [x29, #-32]
  4065b0:	ldur	x8, [x29, #-32]
  4065b4:	ldrsb	w9, [x8]
  4065b8:	cmp	w9, #0x30
  4065bc:	b.ne	4065dc <scols_reset_iter@plt+0x3d4c>  // b.any
  4065c0:	ldur	w8, [x29, #-72]
  4065c4:	add	w8, w8, #0x1
  4065c8:	stur	w8, [x29, #-72]
  4065cc:	ldur	x8, [x29, #-32]
  4065d0:	add	x8, x8, #0x1
  4065d4:	stur	x8, [x29, #-32]
  4065d8:	b	4065b0 <scols_reset_iter@plt+0x3d20>
  4065dc:	ldur	x8, [x29, #-32]
  4065e0:	str	x8, [sp, #80]
  4065e4:	bl	402620 <__ctype_b_loc@plt>
  4065e8:	ldr	x8, [x0]
  4065ec:	ldr	x9, [sp, #80]
  4065f0:	ldrsb	x9, [x9]
  4065f4:	ldrh	w10, [x8, x9, lsl #1]
  4065f8:	and	w10, w10, #0x800
  4065fc:	cbz	w10, 406698 <scols_reset_iter@plt+0x3e08>
  406600:	bl	4027f0 <__errno_location@plt>
  406604:	mov	w8, wzr
  406608:	str	wzr, [x0]
  40660c:	sub	x1, x29, #0x28
  406610:	mov	x9, xzr
  406614:	stur	x9, [x29, #-40]
  406618:	ldr	x0, [sp, #80]
  40661c:	mov	w2, w8
  406620:	bl	402570 <strtoumax@plt>
  406624:	stur	x0, [x29, #-56]
  406628:	ldur	x9, [x29, #-40]
  40662c:	ldr	x10, [sp, #80]
  406630:	cmp	x9, x10
  406634:	b.eq	40665c <scols_reset_iter@plt+0x3dcc>  // b.none
  406638:	bl	4027f0 <__errno_location@plt>
  40663c:	ldr	w8, [x0]
  406640:	cbz	w8, 406694 <scols_reset_iter@plt+0x3e04>
  406644:	ldur	x8, [x29, #-56]
  406648:	mov	x9, #0xffffffffffffffff    	// #-1
  40664c:	cmp	x8, x9
  406650:	b.eq	40665c <scols_reset_iter@plt+0x3dcc>  // b.none
  406654:	ldur	x8, [x29, #-56]
  406658:	cbnz	x8, 406694 <scols_reset_iter@plt+0x3e04>
  40665c:	bl	4027f0 <__errno_location@plt>
  406660:	ldr	w8, [x0]
  406664:	cbz	w8, 406680 <scols_reset_iter@plt+0x3df0>
  406668:	bl	4027f0 <__errno_location@plt>
  40666c:	ldr	w8, [x0]
  406670:	mov	w9, wzr
  406674:	subs	w8, w9, w8
  406678:	str	w8, [sp, #4]
  40667c:	b	406688 <scols_reset_iter@plt+0x3df8>
  406680:	mov	w8, #0xffffffea            	// #-22
  406684:	str	w8, [sp, #4]
  406688:	ldr	w8, [sp, #4]
  40668c:	stur	w8, [x29, #-64]
  406690:	b	4068a8 <scols_reset_iter@plt+0x4018>
  406694:	b	4066a0 <scols_reset_iter@plt+0x3e10>
  406698:	ldur	x8, [x29, #-32]
  40669c:	stur	x8, [x29, #-40]
  4066a0:	ldur	x8, [x29, #-56]
  4066a4:	cbz	x8, 4066c8 <scols_reset_iter@plt+0x3e38>
  4066a8:	ldur	x8, [x29, #-40]
  4066ac:	cbz	x8, 4066bc <scols_reset_iter@plt+0x3e2c>
  4066b0:	ldur	x8, [x29, #-40]
  4066b4:	ldrb	w9, [x8]
  4066b8:	cbnz	w9, 4066c8 <scols_reset_iter@plt+0x3e38>
  4066bc:	mov	w8, #0xffffffea            	// #-22
  4066c0:	stur	w8, [x29, #-64]
  4066c4:	b	4068a8 <scols_reset_iter@plt+0x4018>
  4066c8:	ldur	x8, [x29, #-40]
  4066cc:	stur	x8, [x29, #-32]
  4066d0:	b	406484 <scols_reset_iter@plt+0x3bf4>
  4066d4:	mov	w8, #0xffffffea            	// #-22
  4066d8:	stur	w8, [x29, #-64]
  4066dc:	b	4068a8 <scols_reset_iter@plt+0x4018>
  4066e0:	adrp	x8, 41c000 <scols_reset_iter@plt+0x19770>
  4066e4:	add	x8, x8, #0x348
  4066e8:	ldr	x0, [x8]
  4066ec:	ldur	x8, [x29, #-32]
  4066f0:	ldrsb	w1, [x8]
  4066f4:	bl	402710 <strchr@plt>
  4066f8:	stur	x0, [x29, #-80]
  4066fc:	ldur	x8, [x29, #-80]
  406700:	cbz	x8, 406724 <scols_reset_iter@plt+0x3e94>
  406704:	ldur	x8, [x29, #-80]
  406708:	adrp	x9, 41c000 <scols_reset_iter@plt+0x19770>
  40670c:	add	x9, x9, #0x348
  406710:	ldr	x9, [x9]
  406714:	subs	x8, x8, x9
  406718:	add	x8, x8, #0x1
  40671c:	stur	w8, [x29, #-68]
  406720:	b	406774 <scols_reset_iter@plt+0x3ee4>
  406724:	adrp	x8, 41c000 <scols_reset_iter@plt+0x19770>
  406728:	add	x8, x8, #0x350
  40672c:	ldr	x0, [x8]
  406730:	ldur	x8, [x29, #-32]
  406734:	ldrsb	w1, [x8]
  406738:	bl	402710 <strchr@plt>
  40673c:	stur	x0, [x29, #-80]
  406740:	ldur	x8, [x29, #-80]
  406744:	cbz	x8, 406768 <scols_reset_iter@plt+0x3ed8>
  406748:	ldur	x8, [x29, #-80]
  40674c:	adrp	x9, 41c000 <scols_reset_iter@plt+0x19770>
  406750:	add	x9, x9, #0x350
  406754:	ldr	x9, [x9]
  406758:	subs	x8, x8, x9
  40675c:	add	x8, x8, #0x1
  406760:	stur	w8, [x29, #-68]
  406764:	b	406774 <scols_reset_iter@plt+0x3ee4>
  406768:	mov	w8, #0xffffffea            	// #-22
  40676c:	stur	w8, [x29, #-64]
  406770:	b	4068a8 <scols_reset_iter@plt+0x4018>
  406774:	ldur	w1, [x29, #-60]
  406778:	ldur	w2, [x29, #-68]
  40677c:	sub	x0, x29, #0x30
  406780:	bl	4068e4 <scols_reset_iter@plt+0x4054>
  406784:	stur	w0, [x29, #-64]
  406788:	ldur	x8, [x29, #-24]
  40678c:	cbz	x8, 40679c <scols_reset_iter@plt+0x3f0c>
  406790:	ldur	w8, [x29, #-68]
  406794:	ldur	x9, [x29, #-24]
  406798:	str	w8, [x9]
  40679c:	ldur	x8, [x29, #-56]
  4067a0:	cbz	x8, 40689c <scols_reset_iter@plt+0x400c>
  4067a4:	ldur	w8, [x29, #-68]
  4067a8:	cbz	w8, 40689c <scols_reset_iter@plt+0x400c>
  4067ac:	mov	x8, #0xa                   	// #10
  4067b0:	str	x8, [sp, #64]
  4067b4:	mov	x8, #0x1                   	// #1
  4067b8:	str	x8, [sp, #56]
  4067bc:	add	x0, sp, #0x30
  4067c0:	str	x8, [sp, #48]
  4067c4:	ldur	w1, [x29, #-60]
  4067c8:	ldur	w2, [x29, #-68]
  4067cc:	bl	4068e4 <scols_reset_iter@plt+0x4054>
  4067d0:	ldr	x8, [sp, #64]
  4067d4:	ldur	x9, [x29, #-56]
  4067d8:	cmp	x8, x9
  4067dc:	b.cs	4067f4 <scols_reset_iter@plt+0x3f64>  // b.hs, b.nlast
  4067e0:	ldr	x8, [sp, #64]
  4067e4:	mov	x9, #0xa                   	// #10
  4067e8:	mul	x8, x8, x9
  4067ec:	str	x8, [sp, #64]
  4067f0:	b	4067d0 <scols_reset_iter@plt+0x3f40>
  4067f4:	str	wzr, [sp, #76]
  4067f8:	ldr	w8, [sp, #76]
  4067fc:	ldur	w9, [x29, #-72]
  406800:	cmp	w8, w9
  406804:	b.ge	406828 <scols_reset_iter@plt+0x3f98>  // b.tcont
  406808:	ldr	x8, [sp, #64]
  40680c:	mov	x9, #0xa                   	// #10
  406810:	mul	x8, x8, x9
  406814:	str	x8, [sp, #64]
  406818:	ldr	w8, [sp, #76]
  40681c:	add	w8, w8, #0x1
  406820:	str	w8, [sp, #76]
  406824:	b	4067f8 <scols_reset_iter@plt+0x3f68>
  406828:	ldur	x8, [x29, #-56]
  40682c:	mov	x9, #0xa                   	// #10
  406830:	udiv	x10, x8, x9
  406834:	mul	x10, x10, x9
  406838:	subs	x8, x8, x10
  40683c:	str	w8, [sp, #44]
  406840:	ldr	x10, [sp, #64]
  406844:	ldr	x11, [sp, #56]
  406848:	udiv	x10, x10, x11
  40684c:	str	x10, [sp, #32]
  406850:	ldur	x10, [x29, #-56]
  406854:	udiv	x10, x10, x9
  406858:	stur	x10, [x29, #-56]
  40685c:	ldr	x10, [sp, #56]
  406860:	mul	x9, x10, x9
  406864:	str	x9, [sp, #56]
  406868:	ldr	w8, [sp, #44]
  40686c:	cbz	w8, 406894 <scols_reset_iter@plt+0x4004>
  406870:	ldr	x8, [sp, #48]
  406874:	ldr	x9, [sp, #32]
  406878:	ldr	w10, [sp, #44]
  40687c:	mov	w11, w10
  406880:	udiv	x9, x9, x11
  406884:	udiv	x8, x8, x9
  406888:	ldur	x9, [x29, #-48]
  40688c:	add	x8, x9, x8
  406890:	stur	x8, [x29, #-48]
  406894:	ldur	x8, [x29, #-56]
  406898:	cbnz	x8, 406828 <scols_reset_iter@plt+0x3f98>
  40689c:	ldur	x8, [x29, #-48]
  4068a0:	ldur	x9, [x29, #-16]
  4068a4:	str	x8, [x9]
  4068a8:	ldur	w8, [x29, #-64]
  4068ac:	cmp	w8, #0x0
  4068b0:	cset	w8, ge  // ge = tcont
  4068b4:	tbnz	w8, #0, 4068d4 <scols_reset_iter@plt+0x4044>
  4068b8:	ldur	w8, [x29, #-64]
  4068bc:	mov	w9, wzr
  4068c0:	subs	w8, w9, w8
  4068c4:	str	w8, [sp]
  4068c8:	bl	4027f0 <__errno_location@plt>
  4068cc:	ldr	w8, [sp]
  4068d0:	str	w8, [x0]
  4068d4:	ldur	w0, [x29, #-64]
  4068d8:	ldp	x29, x30, [sp, #192]
  4068dc:	add	sp, sp, #0xd0
  4068e0:	ret
  4068e4:	sub	sp, sp, #0x20
  4068e8:	str	x0, [sp, #16]
  4068ec:	str	w1, [sp, #12]
  4068f0:	str	w2, [sp, #8]
  4068f4:	ldr	w8, [sp, #8]
  4068f8:	subs	w9, w8, #0x1
  4068fc:	str	w9, [sp, #8]
  406900:	cbz	w8, 406944 <scols_reset_iter@plt+0x40b4>
  406904:	ldrsw	x8, [sp, #12]
  406908:	mov	x9, #0xffffffffffffffff    	// #-1
  40690c:	udiv	x8, x9, x8
  406910:	ldr	x9, [sp, #16]
  406914:	ldr	x9, [x9]
  406918:	cmp	x8, x9
  40691c:	b.cs	40692c <scols_reset_iter@plt+0x409c>  // b.hs, b.nlast
  406920:	mov	w8, #0xffffffde            	// #-34
  406924:	str	w8, [sp, #28]
  406928:	b	406948 <scols_reset_iter@plt+0x40b8>
  40692c:	ldrsw	x8, [sp, #12]
  406930:	ldr	x9, [sp, #16]
  406934:	ldr	x10, [x9]
  406938:	mul	x8, x10, x8
  40693c:	str	x8, [x9]
  406940:	b	4068f4 <scols_reset_iter@plt+0x4064>
  406944:	str	wzr, [sp, #28]
  406948:	ldr	w0, [sp, #28]
  40694c:	add	sp, sp, #0x20
  406950:	ret
  406954:	sub	sp, sp, #0x20
  406958:	stp	x29, x30, [sp, #16]
  40695c:	add	x29, sp, #0x10
  406960:	mov	x8, xzr
  406964:	str	x0, [sp, #8]
  406968:	str	x1, [sp]
  40696c:	ldr	x0, [sp, #8]
  406970:	ldr	x1, [sp]
  406974:	mov	x2, x8
  406978:	bl	406328 <scols_reset_iter@plt+0x3a98>
  40697c:	ldp	x29, x30, [sp, #16]
  406980:	add	sp, sp, #0x20
  406984:	ret
  406988:	sub	sp, sp, #0x30
  40698c:	stp	x29, x30, [sp, #32]
  406990:	add	x29, sp, #0x20
  406994:	stur	x0, [x29, #-8]
  406998:	str	x1, [sp, #16]
  40699c:	ldur	x8, [x29, #-8]
  4069a0:	str	x8, [sp, #8]
  4069a4:	ldr	x8, [sp, #8]
  4069a8:	mov	w9, #0x0                   	// #0
  4069ac:	str	w9, [sp, #4]
  4069b0:	cbz	x8, 4069e8 <scols_reset_iter@plt+0x4158>
  4069b4:	ldr	x8, [sp, #8]
  4069b8:	ldrsb	w9, [x8]
  4069bc:	mov	w10, #0x0                   	// #0
  4069c0:	str	w10, [sp, #4]
  4069c4:	cbz	w9, 4069e8 <scols_reset_iter@plt+0x4158>
  4069c8:	bl	402620 <__ctype_b_loc@plt>
  4069cc:	ldr	x8, [x0]
  4069d0:	ldr	x9, [sp, #8]
  4069d4:	ldrb	w10, [x9]
  4069d8:	ldrh	w10, [x8, w10, sxtw #1]
  4069dc:	tst	w10, #0x800
  4069e0:	cset	w10, ne  // ne = any
  4069e4:	str	w10, [sp, #4]
  4069e8:	ldr	w8, [sp, #4]
  4069ec:	tbnz	w8, #0, 4069f4 <scols_reset_iter@plt+0x4164>
  4069f0:	b	406a04 <scols_reset_iter@plt+0x4174>
  4069f4:	ldr	x8, [sp, #8]
  4069f8:	add	x8, x8, #0x1
  4069fc:	str	x8, [sp, #8]
  406a00:	b	4069a4 <scols_reset_iter@plt+0x4114>
  406a04:	ldr	x8, [sp, #16]
  406a08:	cbz	x8, 406a18 <scols_reset_iter@plt+0x4188>
  406a0c:	ldr	x8, [sp, #8]
  406a10:	ldr	x9, [sp, #16]
  406a14:	str	x8, [x9]
  406a18:	ldr	x8, [sp, #8]
  406a1c:	mov	w9, #0x0                   	// #0
  406a20:	str	w9, [sp]
  406a24:	cbz	x8, 406a58 <scols_reset_iter@plt+0x41c8>
  406a28:	ldr	x8, [sp, #8]
  406a2c:	ldur	x9, [x29, #-8]
  406a30:	mov	w10, #0x0                   	// #0
  406a34:	cmp	x8, x9
  406a38:	str	w10, [sp]
  406a3c:	b.ls	406a58 <scols_reset_iter@plt+0x41c8>  // b.plast
  406a40:	ldr	x8, [sp, #8]
  406a44:	ldrb	w9, [x8]
  406a48:	cmp	w9, #0x0
  406a4c:	cset	w9, ne  // ne = any
  406a50:	eor	w9, w9, #0x1
  406a54:	str	w9, [sp]
  406a58:	ldr	w8, [sp]
  406a5c:	and	w0, w8, #0x1
  406a60:	ldp	x29, x30, [sp, #32]
  406a64:	add	sp, sp, #0x30
  406a68:	ret
  406a6c:	sub	sp, sp, #0x30
  406a70:	stp	x29, x30, [sp, #32]
  406a74:	add	x29, sp, #0x20
  406a78:	stur	x0, [x29, #-8]
  406a7c:	str	x1, [sp, #16]
  406a80:	ldur	x8, [x29, #-8]
  406a84:	str	x8, [sp, #8]
  406a88:	ldr	x8, [sp, #8]
  406a8c:	mov	w9, #0x0                   	// #0
  406a90:	str	w9, [sp, #4]
  406a94:	cbz	x8, 406acc <scols_reset_iter@plt+0x423c>
  406a98:	ldr	x8, [sp, #8]
  406a9c:	ldrsb	w9, [x8]
  406aa0:	mov	w10, #0x0                   	// #0
  406aa4:	str	w10, [sp, #4]
  406aa8:	cbz	w9, 406acc <scols_reset_iter@plt+0x423c>
  406aac:	bl	402620 <__ctype_b_loc@plt>
  406ab0:	ldr	x8, [x0]
  406ab4:	ldr	x9, [sp, #8]
  406ab8:	ldrb	w10, [x9]
  406abc:	ldrh	w10, [x8, w10, sxtw #1]
  406ac0:	tst	w10, #0x1000
  406ac4:	cset	w10, ne  // ne = any
  406ac8:	str	w10, [sp, #4]
  406acc:	ldr	w8, [sp, #4]
  406ad0:	tbnz	w8, #0, 406ad8 <scols_reset_iter@plt+0x4248>
  406ad4:	b	406ae8 <scols_reset_iter@plt+0x4258>
  406ad8:	ldr	x8, [sp, #8]
  406adc:	add	x8, x8, #0x1
  406ae0:	str	x8, [sp, #8]
  406ae4:	b	406a88 <scols_reset_iter@plt+0x41f8>
  406ae8:	ldr	x8, [sp, #16]
  406aec:	cbz	x8, 406afc <scols_reset_iter@plt+0x426c>
  406af0:	ldr	x8, [sp, #8]
  406af4:	ldr	x9, [sp, #16]
  406af8:	str	x8, [x9]
  406afc:	ldr	x8, [sp, #8]
  406b00:	mov	w9, #0x0                   	// #0
  406b04:	str	w9, [sp]
  406b08:	cbz	x8, 406b3c <scols_reset_iter@plt+0x42ac>
  406b0c:	ldr	x8, [sp, #8]
  406b10:	ldur	x9, [x29, #-8]
  406b14:	mov	w10, #0x0                   	// #0
  406b18:	cmp	x8, x9
  406b1c:	str	w10, [sp]
  406b20:	b.ls	406b3c <scols_reset_iter@plt+0x42ac>  // b.plast
  406b24:	ldr	x8, [sp, #8]
  406b28:	ldrb	w9, [x8]
  406b2c:	cmp	w9, #0x0
  406b30:	cset	w9, ne  // ne = any
  406b34:	eor	w9, w9, #0x1
  406b38:	str	w9, [sp]
  406b3c:	ldr	w8, [sp]
  406b40:	and	w0, w8, #0x1
  406b44:	ldp	x29, x30, [sp, #32]
  406b48:	add	sp, sp, #0x30
  406b4c:	ret
  406b50:	sub	sp, sp, #0x150
  406b54:	stp	x29, x30, [sp, #304]
  406b58:	str	x28, [sp, #320]
  406b5c:	add	x29, sp, #0x130
  406b60:	str	q7, [sp, #160]
  406b64:	str	q6, [sp, #144]
  406b68:	str	q5, [sp, #128]
  406b6c:	str	q4, [sp, #112]
  406b70:	str	q3, [sp, #96]
  406b74:	str	q2, [sp, #80]
  406b78:	str	q1, [sp, #64]
  406b7c:	str	q0, [sp, #48]
  406b80:	stur	x7, [x29, #-80]
  406b84:	stur	x6, [x29, #-88]
  406b88:	stur	x5, [x29, #-96]
  406b8c:	stur	x4, [x29, #-104]
  406b90:	stur	x3, [x29, #-112]
  406b94:	stur	x2, [x29, #-120]
  406b98:	stur	x0, [x29, #-16]
  406b9c:	stur	x1, [x29, #-24]
  406ba0:	mov	w8, #0xffffff80            	// #-128
  406ba4:	stur	w8, [x29, #-44]
  406ba8:	mov	w8, #0xffffffd0            	// #-48
  406bac:	stur	w8, [x29, #-48]
  406bb0:	add	x9, sp, #0x30
  406bb4:	add	x9, x9, #0x80
  406bb8:	stur	x9, [x29, #-56]
  406bbc:	sub	x9, x29, #0x78
  406bc0:	add	x9, x9, #0x30
  406bc4:	stur	x9, [x29, #-64]
  406bc8:	add	x9, x29, #0x20
  406bcc:	stur	x9, [x29, #-72]
  406bd0:	b	406bd4 <scols_reset_iter@plt+0x4344>
  406bd4:	sub	x8, x29, #0x48
  406bd8:	add	x8, x8, #0x18
  406bdc:	ldur	w9, [x29, #-48]
  406be0:	mov	w10, w9
  406be4:	str	x8, [sp, #40]
  406be8:	str	w10, [sp, #36]
  406bec:	tbz	w9, #31, 406c24 <scols_reset_iter@plt+0x4394>
  406bf0:	b	406bf4 <scols_reset_iter@plt+0x4364>
  406bf4:	ldr	w8, [sp, #36]
  406bf8:	add	w9, w8, #0x8
  406bfc:	ldr	x10, [sp, #40]
  406c00:	str	w9, [x10]
  406c04:	subs	w9, w9, #0x0
  406c08:	b.gt	406c24 <scols_reset_iter@plt+0x4394>
  406c0c:	b	406c10 <scols_reset_iter@plt+0x4380>
  406c10:	ldur	x8, [x29, #-64]
  406c14:	ldr	w9, [sp, #36]
  406c18:	add	x8, x8, w9, sxtw
  406c1c:	str	x8, [sp, #24]
  406c20:	b	406c38 <scols_reset_iter@plt+0x43a8>
  406c24:	ldur	x8, [x29, #-72]
  406c28:	add	x9, x8, #0x8
  406c2c:	stur	x9, [x29, #-72]
  406c30:	str	x8, [sp, #24]
  406c34:	b	406c38 <scols_reset_iter@plt+0x43a8>
  406c38:	ldr	x8, [sp, #24]
  406c3c:	ldr	x8, [x8]
  406c40:	stur	x8, [x29, #-32]
  406c44:	ldur	x8, [x29, #-32]
  406c48:	cbnz	x8, 406c54 <scols_reset_iter@plt+0x43c4>
  406c4c:	b	406c50 <scols_reset_iter@plt+0x43c0>
  406c50:	b	406d28 <scols_reset_iter@plt+0x4498>
  406c54:	sub	x8, x29, #0x48
  406c58:	add	x8, x8, #0x18
  406c5c:	ldur	w9, [x29, #-48]
  406c60:	mov	w10, w9
  406c64:	str	x8, [sp, #16]
  406c68:	str	w10, [sp, #12]
  406c6c:	tbz	w9, #31, 406ca4 <scols_reset_iter@plt+0x4414>
  406c70:	b	406c74 <scols_reset_iter@plt+0x43e4>
  406c74:	ldr	w8, [sp, #12]
  406c78:	add	w9, w8, #0x8
  406c7c:	ldr	x10, [sp, #16]
  406c80:	str	w9, [x10]
  406c84:	subs	w9, w9, #0x0
  406c88:	b.gt	406ca4 <scols_reset_iter@plt+0x4414>
  406c8c:	b	406c90 <scols_reset_iter@plt+0x4400>
  406c90:	ldur	x8, [x29, #-64]
  406c94:	ldr	w9, [sp, #12]
  406c98:	add	x8, x8, w9, sxtw
  406c9c:	str	x8, [sp]
  406ca0:	b	406cb8 <scols_reset_iter@plt+0x4428>
  406ca4:	ldur	x8, [x29, #-72]
  406ca8:	add	x9, x8, #0x8
  406cac:	stur	x9, [x29, #-72]
  406cb0:	str	x8, [sp]
  406cb4:	b	406cb8 <scols_reset_iter@plt+0x4428>
  406cb8:	ldr	x8, [sp]
  406cbc:	ldr	x8, [x8]
  406cc0:	stur	x8, [x29, #-40]
  406cc4:	ldur	x8, [x29, #-40]
  406cc8:	cbnz	x8, 406cd4 <scols_reset_iter@plt+0x4444>
  406ccc:	b	406cd0 <scols_reset_iter@plt+0x4440>
  406cd0:	b	406d28 <scols_reset_iter@plt+0x4498>
  406cd4:	ldur	x0, [x29, #-16]
  406cd8:	ldur	x1, [x29, #-32]
  406cdc:	bl	402600 <strcmp@plt>
  406ce0:	cbnz	w0, 406cf4 <scols_reset_iter@plt+0x4464>
  406ce4:	b	406ce8 <scols_reset_iter@plt+0x4458>
  406ce8:	mov	w8, #0x1                   	// #1
  406cec:	stur	w8, [x29, #-4]
  406cf0:	b	406d44 <scols_reset_iter@plt+0x44b4>
  406cf4:	ldur	x0, [x29, #-16]
  406cf8:	ldur	x1, [x29, #-40]
  406cfc:	bl	402600 <strcmp@plt>
  406d00:	cbnz	w0, 406d14 <scols_reset_iter@plt+0x4484>
  406d04:	b	406d08 <scols_reset_iter@plt+0x4478>
  406d08:	mov	w8, wzr
  406d0c:	stur	w8, [x29, #-4]
  406d10:	b	406d44 <scols_reset_iter@plt+0x44b4>
  406d14:	b	406d18 <scols_reset_iter@plt+0x4488>
  406d18:	b	406d1c <scols_reset_iter@plt+0x448c>
  406d1c:	mov	w8, #0x1                   	// #1
  406d20:	cbnz	w8, 406bd4 <scols_reset_iter@plt+0x4344>
  406d24:	b	406d28 <scols_reset_iter@plt+0x4498>
  406d28:	adrp	x8, 41c000 <scols_reset_iter@plt+0x19770>
  406d2c:	ldr	w0, [x8, #832]
  406d30:	ldur	x2, [x29, #-24]
  406d34:	ldur	x3, [x29, #-16]
  406d38:	adrp	x1, 40a000 <scols_reset_iter@plt+0x7770>
  406d3c:	add	x1, x1, #0xb7a
  406d40:	bl	4027a0 <errx@plt>
  406d44:	ldur	w0, [x29, #-4]
  406d48:	ldr	x28, [sp, #320]
  406d4c:	ldp	x29, x30, [sp, #304]
  406d50:	add	sp, sp, #0x150
  406d54:	ret
  406d58:	sub	sp, sp, #0x20
  406d5c:	str	x0, [sp, #16]
  406d60:	str	x1, [sp, #8]
  406d64:	str	w2, [sp, #4]
  406d68:	ldr	x8, [sp, #8]
  406d6c:	subs	x9, x8, #0x1
  406d70:	str	x9, [sp, #8]
  406d74:	mov	w10, #0x0                   	// #0
  406d78:	str	w10, [sp]
  406d7c:	cbz	x8, 406d94 <scols_reset_iter@plt+0x4504>
  406d80:	ldr	x8, [sp, #16]
  406d84:	ldrsb	w9, [x8]
  406d88:	cmp	w9, #0x0
  406d8c:	cset	w9, ne  // ne = any
  406d90:	str	w9, [sp]
  406d94:	ldr	w8, [sp]
  406d98:	tbnz	w8, #0, 406da0 <scols_reset_iter@plt+0x4510>
  406d9c:	b	406dd8 <scols_reset_iter@plt+0x4548>
  406da0:	ldr	x8, [sp, #16]
  406da4:	ldrsb	w9, [x8]
  406da8:	ldr	w10, [sp, #4]
  406dac:	lsl	w10, w10, #24
  406db0:	asr	w10, w10, #24
  406db4:	cmp	w9, w10
  406db8:	b.ne	406dc8 <scols_reset_iter@plt+0x4538>  // b.any
  406dbc:	ldr	x8, [sp, #16]
  406dc0:	str	x8, [sp, #24]
  406dc4:	b	406de0 <scols_reset_iter@plt+0x4550>
  406dc8:	ldr	x8, [sp, #16]
  406dcc:	add	x8, x8, #0x1
  406dd0:	str	x8, [sp, #16]
  406dd4:	b	406d68 <scols_reset_iter@plt+0x44d8>
  406dd8:	mov	x8, xzr
  406ddc:	str	x8, [sp, #24]
  406de0:	ldr	x0, [sp, #24]
  406de4:	add	sp, sp, #0x20
  406de8:	ret
  406dec:	sub	sp, sp, #0x30
  406df0:	stp	x29, x30, [sp, #32]
  406df4:	add	x29, sp, #0x20
  406df8:	mov	w8, #0xffff8000            	// #-32768
  406dfc:	stur	x0, [x29, #-8]
  406e00:	str	x1, [sp, #16]
  406e04:	ldur	x0, [x29, #-8]
  406e08:	ldr	x1, [sp, #16]
  406e0c:	str	w8, [sp, #8]
  406e10:	bl	406e78 <scols_reset_iter@plt+0x45e8>
  406e14:	str	w0, [sp, #12]
  406e18:	ldr	w8, [sp, #12]
  406e1c:	ldr	w9, [sp, #8]
  406e20:	cmp	w8, w9
  406e24:	b.lt	406e38 <scols_reset_iter@plt+0x45a8>  // b.tstop
  406e28:	ldr	w8, [sp, #12]
  406e2c:	mov	w9, #0x7fff                	// #32767
  406e30:	cmp	w8, w9
  406e34:	b.le	406e64 <scols_reset_iter@plt+0x45d4>
  406e38:	bl	4027f0 <__errno_location@plt>
  406e3c:	mov	w8, #0x22                  	// #34
  406e40:	str	w8, [x0]
  406e44:	adrp	x9, 41c000 <scols_reset_iter@plt+0x19770>
  406e48:	add	x9, x9, #0x340
  406e4c:	ldr	w0, [x9]
  406e50:	ldr	x2, [sp, #16]
  406e54:	ldur	x3, [x29, #-8]
  406e58:	adrp	x1, 40a000 <scols_reset_iter@plt+0x7770>
  406e5c:	add	x1, x1, #0xb7a
  406e60:	bl	402850 <err@plt>
  406e64:	ldr	w8, [sp, #12]
  406e68:	mov	w0, w8
  406e6c:	ldp	x29, x30, [sp, #32]
  406e70:	add	sp, sp, #0x30
  406e74:	ret
  406e78:	sub	sp, sp, #0x30
  406e7c:	stp	x29, x30, [sp, #32]
  406e80:	add	x29, sp, #0x20
  406e84:	mov	x8, #0xffffffff80000000    	// #-2147483648
  406e88:	stur	x0, [x29, #-8]
  406e8c:	str	x1, [sp, #16]
  406e90:	ldur	x0, [x29, #-8]
  406e94:	ldr	x1, [sp, #16]
  406e98:	str	x8, [sp]
  406e9c:	bl	406fe8 <scols_reset_iter@plt+0x4758>
  406ea0:	str	x0, [sp, #8]
  406ea4:	ldr	x8, [sp, #8]
  406ea8:	ldr	x9, [sp]
  406eac:	cmp	x8, x9
  406eb0:	b.lt	406ec4 <scols_reset_iter@plt+0x4634>  // b.tstop
  406eb4:	ldr	x8, [sp, #8]
  406eb8:	mov	x9, #0x7fffffff            	// #2147483647
  406ebc:	cmp	x8, x9
  406ec0:	b.le	406ef0 <scols_reset_iter@plt+0x4660>
  406ec4:	bl	4027f0 <__errno_location@plt>
  406ec8:	mov	w8, #0x22                  	// #34
  406ecc:	str	w8, [x0]
  406ed0:	adrp	x9, 41c000 <scols_reset_iter@plt+0x19770>
  406ed4:	add	x9, x9, #0x340
  406ed8:	ldr	w0, [x9]
  406edc:	ldr	x2, [sp, #16]
  406ee0:	ldur	x3, [x29, #-8]
  406ee4:	adrp	x1, 40a000 <scols_reset_iter@plt+0x7770>
  406ee8:	add	x1, x1, #0xb7a
  406eec:	bl	402850 <err@plt>
  406ef0:	ldr	x8, [sp, #8]
  406ef4:	mov	w0, w8
  406ef8:	ldp	x29, x30, [sp, #32]
  406efc:	add	sp, sp, #0x30
  406f00:	ret
  406f04:	sub	sp, sp, #0x20
  406f08:	stp	x29, x30, [sp, #16]
  406f0c:	add	x29, sp, #0x10
  406f10:	mov	w2, #0xa                   	// #10
  406f14:	str	x0, [sp, #8]
  406f18:	str	x1, [sp]
  406f1c:	ldr	x0, [sp, #8]
  406f20:	ldr	x1, [sp]
  406f24:	bl	406f34 <scols_reset_iter@plt+0x46a4>
  406f28:	ldp	x29, x30, [sp, #16]
  406f2c:	add	sp, sp, #0x20
  406f30:	ret
  406f34:	sub	sp, sp, #0x30
  406f38:	stp	x29, x30, [sp, #32]
  406f3c:	add	x29, sp, #0x20
  406f40:	mov	w8, #0xffff                	// #65535
  406f44:	stur	x0, [x29, #-8]
  406f48:	str	x1, [sp, #16]
  406f4c:	str	w2, [sp, #12]
  406f50:	ldur	x0, [x29, #-8]
  406f54:	ldr	x1, [sp, #16]
  406f58:	ldr	w2, [sp, #12]
  406f5c:	str	w8, [sp, #4]
  406f60:	bl	4070fc <scols_reset_iter@plt+0x486c>
  406f64:	str	w0, [sp, #8]
  406f68:	ldr	w8, [sp, #8]
  406f6c:	ldr	w9, [sp, #4]
  406f70:	cmp	w8, w9
  406f74:	b.ls	406fa4 <scols_reset_iter@plt+0x4714>  // b.plast
  406f78:	bl	4027f0 <__errno_location@plt>
  406f7c:	mov	w8, #0x22                  	// #34
  406f80:	str	w8, [x0]
  406f84:	adrp	x9, 41c000 <scols_reset_iter@plt+0x19770>
  406f88:	add	x9, x9, #0x340
  406f8c:	ldr	w0, [x9]
  406f90:	ldr	x2, [sp, #16]
  406f94:	ldur	x3, [x29, #-8]
  406f98:	adrp	x1, 40a000 <scols_reset_iter@plt+0x7770>
  406f9c:	add	x1, x1, #0xb7a
  406fa0:	bl	402850 <err@plt>
  406fa4:	ldr	w8, [sp, #8]
  406fa8:	mov	w0, w8
  406fac:	ldp	x29, x30, [sp, #32]
  406fb0:	add	sp, sp, #0x30
  406fb4:	ret
  406fb8:	sub	sp, sp, #0x20
  406fbc:	stp	x29, x30, [sp, #16]
  406fc0:	add	x29, sp, #0x10
  406fc4:	mov	w2, #0x10                  	// #16
  406fc8:	str	x0, [sp, #8]
  406fcc:	str	x1, [sp]
  406fd0:	ldr	x0, [sp, #8]
  406fd4:	ldr	x1, [sp]
  406fd8:	bl	406f34 <scols_reset_iter@plt+0x46a4>
  406fdc:	ldp	x29, x30, [sp, #16]
  406fe0:	add	sp, sp, #0x20
  406fe4:	ret
  406fe8:	sub	sp, sp, #0x30
  406fec:	stp	x29, x30, [sp, #32]
  406ff0:	add	x29, sp, #0x20
  406ff4:	mov	x8, xzr
  406ff8:	stur	x0, [x29, #-8]
  406ffc:	str	x1, [sp, #16]
  407000:	str	x8, [sp]
  407004:	bl	4027f0 <__errno_location@plt>
  407008:	str	wzr, [x0]
  40700c:	ldur	x8, [x29, #-8]
  407010:	cbz	x8, 407020 <scols_reset_iter@plt+0x4790>
  407014:	ldur	x8, [x29, #-8]
  407018:	ldrsb	w9, [x8]
  40701c:	cbnz	w9, 407024 <scols_reset_iter@plt+0x4794>
  407020:	b	40707c <scols_reset_iter@plt+0x47ec>
  407024:	ldur	x0, [x29, #-8]
  407028:	mov	x1, sp
  40702c:	mov	w2, #0xa                   	// #10
  407030:	bl	4022e0 <strtoimax@plt>
  407034:	str	x0, [sp, #8]
  407038:	bl	4027f0 <__errno_location@plt>
  40703c:	ldr	w8, [x0]
  407040:	cbnz	w8, 407068 <scols_reset_iter@plt+0x47d8>
  407044:	ldur	x8, [x29, #-8]
  407048:	ldr	x9, [sp]
  40704c:	cmp	x8, x9
  407050:	b.eq	407068 <scols_reset_iter@plt+0x47d8>  // b.none
  407054:	ldr	x8, [sp]
  407058:	cbz	x8, 40706c <scols_reset_iter@plt+0x47dc>
  40705c:	ldr	x8, [sp]
  407060:	ldrsb	w9, [x8]
  407064:	cbz	w9, 40706c <scols_reset_iter@plt+0x47dc>
  407068:	b	40707c <scols_reset_iter@plt+0x47ec>
  40706c:	ldr	x0, [sp, #8]
  407070:	ldp	x29, x30, [sp, #32]
  407074:	add	sp, sp, #0x30
  407078:	ret
  40707c:	bl	4027f0 <__errno_location@plt>
  407080:	ldr	w8, [x0]
  407084:	cmp	w8, #0x22
  407088:	b.ne	4070ac <scols_reset_iter@plt+0x481c>  // b.any
  40708c:	adrp	x8, 41c000 <scols_reset_iter@plt+0x19770>
  407090:	add	x8, x8, #0x340
  407094:	ldr	w0, [x8]
  407098:	ldr	x2, [sp, #16]
  40709c:	ldur	x3, [x29, #-8]
  4070a0:	adrp	x1, 40a000 <scols_reset_iter@plt+0x7770>
  4070a4:	add	x1, x1, #0xb7a
  4070a8:	bl	402850 <err@plt>
  4070ac:	adrp	x8, 41c000 <scols_reset_iter@plt+0x19770>
  4070b0:	add	x8, x8, #0x340
  4070b4:	ldr	w0, [x8]
  4070b8:	ldr	x2, [sp, #16]
  4070bc:	ldur	x3, [x29, #-8]
  4070c0:	adrp	x1, 40a000 <scols_reset_iter@plt+0x7770>
  4070c4:	add	x1, x1, #0xb7a
  4070c8:	bl	4027a0 <errx@plt>
  4070cc:	sub	sp, sp, #0x20
  4070d0:	stp	x29, x30, [sp, #16]
  4070d4:	add	x29, sp, #0x10
  4070d8:	mov	w2, #0xa                   	// #10
  4070dc:	str	x0, [sp, #8]
  4070e0:	str	x1, [sp]
  4070e4:	ldr	x0, [sp, #8]
  4070e8:	ldr	x1, [sp]
  4070ec:	bl	4070fc <scols_reset_iter@plt+0x486c>
  4070f0:	ldp	x29, x30, [sp, #16]
  4070f4:	add	sp, sp, #0x20
  4070f8:	ret
  4070fc:	sub	sp, sp, #0x40
  407100:	stp	x29, x30, [sp, #48]
  407104:	add	x29, sp, #0x30
  407108:	mov	x8, #0xffffffff            	// #4294967295
  40710c:	stur	x0, [x29, #-8]
  407110:	stur	x1, [x29, #-16]
  407114:	stur	w2, [x29, #-20]
  407118:	ldur	x0, [x29, #-8]
  40711c:	ldur	x1, [x29, #-16]
  407120:	ldur	w2, [x29, #-20]
  407124:	str	x8, [sp, #8]
  407128:	bl	4071e0 <scols_reset_iter@plt+0x4950>
  40712c:	str	x0, [sp, #16]
  407130:	ldr	x8, [sp, #16]
  407134:	ldr	x9, [sp, #8]
  407138:	cmp	x8, x9
  40713c:	b.ls	40716c <scols_reset_iter@plt+0x48dc>  // b.plast
  407140:	bl	4027f0 <__errno_location@plt>
  407144:	mov	w8, #0x22                  	// #34
  407148:	str	w8, [x0]
  40714c:	adrp	x9, 41c000 <scols_reset_iter@plt+0x19770>
  407150:	add	x9, x9, #0x340
  407154:	ldr	w0, [x9]
  407158:	ldur	x2, [x29, #-16]
  40715c:	ldur	x3, [x29, #-8]
  407160:	adrp	x1, 40a000 <scols_reset_iter@plt+0x7770>
  407164:	add	x1, x1, #0xb7a
  407168:	bl	402850 <err@plt>
  40716c:	ldr	x8, [sp, #16]
  407170:	mov	w0, w8
  407174:	ldp	x29, x30, [sp, #48]
  407178:	add	sp, sp, #0x40
  40717c:	ret
  407180:	sub	sp, sp, #0x20
  407184:	stp	x29, x30, [sp, #16]
  407188:	add	x29, sp, #0x10
  40718c:	mov	w2, #0x10                  	// #16
  407190:	str	x0, [sp, #8]
  407194:	str	x1, [sp]
  407198:	ldr	x0, [sp, #8]
  40719c:	ldr	x1, [sp]
  4071a0:	bl	4070fc <scols_reset_iter@plt+0x486c>
  4071a4:	ldp	x29, x30, [sp, #16]
  4071a8:	add	sp, sp, #0x20
  4071ac:	ret
  4071b0:	sub	sp, sp, #0x20
  4071b4:	stp	x29, x30, [sp, #16]
  4071b8:	add	x29, sp, #0x10
  4071bc:	mov	w2, #0xa                   	// #10
  4071c0:	str	x0, [sp, #8]
  4071c4:	str	x1, [sp]
  4071c8:	ldr	x0, [sp, #8]
  4071cc:	ldr	x1, [sp]
  4071d0:	bl	4071e0 <scols_reset_iter@plt+0x4950>
  4071d4:	ldp	x29, x30, [sp, #16]
  4071d8:	add	sp, sp, #0x20
  4071dc:	ret
  4071e0:	sub	sp, sp, #0x40
  4071e4:	stp	x29, x30, [sp, #48]
  4071e8:	add	x29, sp, #0x30
  4071ec:	mov	x8, xzr
  4071f0:	stur	x0, [x29, #-8]
  4071f4:	stur	x1, [x29, #-16]
  4071f8:	stur	w2, [x29, #-20]
  4071fc:	str	x8, [sp, #8]
  407200:	bl	4027f0 <__errno_location@plt>
  407204:	str	wzr, [x0]
  407208:	ldur	x8, [x29, #-8]
  40720c:	cbz	x8, 40721c <scols_reset_iter@plt+0x498c>
  407210:	ldur	x8, [x29, #-8]
  407214:	ldrsb	w9, [x8]
  407218:	cbnz	w9, 407220 <scols_reset_iter@plt+0x4990>
  40721c:	b	407278 <scols_reset_iter@plt+0x49e8>
  407220:	ldur	x0, [x29, #-8]
  407224:	ldur	w2, [x29, #-20]
  407228:	add	x1, sp, #0x8
  40722c:	bl	402570 <strtoumax@plt>
  407230:	str	x0, [sp, #16]
  407234:	bl	4027f0 <__errno_location@plt>
  407238:	ldr	w8, [x0]
  40723c:	cbnz	w8, 407264 <scols_reset_iter@plt+0x49d4>
  407240:	ldur	x8, [x29, #-8]
  407244:	ldr	x9, [sp, #8]
  407248:	cmp	x8, x9
  40724c:	b.eq	407264 <scols_reset_iter@plt+0x49d4>  // b.none
  407250:	ldr	x8, [sp, #8]
  407254:	cbz	x8, 407268 <scols_reset_iter@plt+0x49d8>
  407258:	ldr	x8, [sp, #8]
  40725c:	ldrsb	w9, [x8]
  407260:	cbz	w9, 407268 <scols_reset_iter@plt+0x49d8>
  407264:	b	407278 <scols_reset_iter@plt+0x49e8>
  407268:	ldr	x0, [sp, #16]
  40726c:	ldp	x29, x30, [sp, #48]
  407270:	add	sp, sp, #0x40
  407274:	ret
  407278:	bl	4027f0 <__errno_location@plt>
  40727c:	ldr	w8, [x0]
  407280:	cmp	w8, #0x22
  407284:	b.ne	4072a8 <scols_reset_iter@plt+0x4a18>  // b.any
  407288:	adrp	x8, 41c000 <scols_reset_iter@plt+0x19770>
  40728c:	add	x8, x8, #0x340
  407290:	ldr	w0, [x8]
  407294:	ldur	x2, [x29, #-16]
  407298:	ldur	x3, [x29, #-8]
  40729c:	adrp	x1, 40a000 <scols_reset_iter@plt+0x7770>
  4072a0:	add	x1, x1, #0xb7a
  4072a4:	bl	402850 <err@plt>
  4072a8:	adrp	x8, 41c000 <scols_reset_iter@plt+0x19770>
  4072ac:	add	x8, x8, #0x340
  4072b0:	ldr	w0, [x8]
  4072b4:	ldur	x2, [x29, #-16]
  4072b8:	ldur	x3, [x29, #-8]
  4072bc:	adrp	x1, 40a000 <scols_reset_iter@plt+0x7770>
  4072c0:	add	x1, x1, #0xb7a
  4072c4:	bl	4027a0 <errx@plt>
  4072c8:	sub	sp, sp, #0x20
  4072cc:	stp	x29, x30, [sp, #16]
  4072d0:	add	x29, sp, #0x10
  4072d4:	mov	w2, #0x10                  	// #16
  4072d8:	str	x0, [sp, #8]
  4072dc:	str	x1, [sp]
  4072e0:	ldr	x0, [sp, #8]
  4072e4:	ldr	x1, [sp]
  4072e8:	bl	4071e0 <scols_reset_iter@plt+0x4950>
  4072ec:	ldp	x29, x30, [sp, #16]
  4072f0:	add	sp, sp, #0x20
  4072f4:	ret
  4072f8:	sub	sp, sp, #0x30
  4072fc:	stp	x29, x30, [sp, #32]
  407300:	add	x29, sp, #0x20
  407304:	mov	x8, xzr
  407308:	stur	x0, [x29, #-8]
  40730c:	str	x1, [sp, #16]
  407310:	str	x8, [sp]
  407314:	bl	4027f0 <__errno_location@plt>
  407318:	str	wzr, [x0]
  40731c:	ldur	x8, [x29, #-8]
  407320:	cbz	x8, 407330 <scols_reset_iter@plt+0x4aa0>
  407324:	ldur	x8, [x29, #-8]
  407328:	ldrsb	w9, [x8]
  40732c:	cbnz	w9, 407334 <scols_reset_iter@plt+0x4aa4>
  407330:	b	407388 <scols_reset_iter@plt+0x4af8>
  407334:	ldur	x0, [x29, #-8]
  407338:	mov	x1, sp
  40733c:	bl	402310 <strtod@plt>
  407340:	str	d0, [sp, #8]
  407344:	bl	4027f0 <__errno_location@plt>
  407348:	ldr	w8, [x0]
  40734c:	cbnz	w8, 407374 <scols_reset_iter@plt+0x4ae4>
  407350:	ldur	x8, [x29, #-8]
  407354:	ldr	x9, [sp]
  407358:	cmp	x8, x9
  40735c:	b.eq	407374 <scols_reset_iter@plt+0x4ae4>  // b.none
  407360:	ldr	x8, [sp]
  407364:	cbz	x8, 407378 <scols_reset_iter@plt+0x4ae8>
  407368:	ldr	x8, [sp]
  40736c:	ldrsb	w9, [x8]
  407370:	cbz	w9, 407378 <scols_reset_iter@plt+0x4ae8>
  407374:	b	407388 <scols_reset_iter@plt+0x4af8>
  407378:	ldr	d0, [sp, #8]
  40737c:	ldp	x29, x30, [sp, #32]
  407380:	add	sp, sp, #0x30
  407384:	ret
  407388:	bl	4027f0 <__errno_location@plt>
  40738c:	ldr	w8, [x0]
  407390:	cmp	w8, #0x22
  407394:	b.ne	4073b8 <scols_reset_iter@plt+0x4b28>  // b.any
  407398:	adrp	x8, 41c000 <scols_reset_iter@plt+0x19770>
  40739c:	add	x8, x8, #0x340
  4073a0:	ldr	w0, [x8]
  4073a4:	ldr	x2, [sp, #16]
  4073a8:	ldur	x3, [x29, #-8]
  4073ac:	adrp	x1, 40a000 <scols_reset_iter@plt+0x7770>
  4073b0:	add	x1, x1, #0xb7a
  4073b4:	bl	402850 <err@plt>
  4073b8:	adrp	x8, 41c000 <scols_reset_iter@plt+0x19770>
  4073bc:	add	x8, x8, #0x340
  4073c0:	ldr	w0, [x8]
  4073c4:	ldr	x2, [sp, #16]
  4073c8:	ldur	x3, [x29, #-8]
  4073cc:	adrp	x1, 40a000 <scols_reset_iter@plt+0x7770>
  4073d0:	add	x1, x1, #0xb7a
  4073d4:	bl	4027a0 <errx@plt>
  4073d8:	sub	sp, sp, #0x30
  4073dc:	stp	x29, x30, [sp, #32]
  4073e0:	add	x29, sp, #0x20
  4073e4:	mov	x8, xzr
  4073e8:	stur	x0, [x29, #-8]
  4073ec:	str	x1, [sp, #16]
  4073f0:	str	x8, [sp]
  4073f4:	bl	4027f0 <__errno_location@plt>
  4073f8:	str	wzr, [x0]
  4073fc:	ldur	x8, [x29, #-8]
  407400:	cbz	x8, 407410 <scols_reset_iter@plt+0x4b80>
  407404:	ldur	x8, [x29, #-8]
  407408:	ldrsb	w9, [x8]
  40740c:	cbnz	w9, 407414 <scols_reset_iter@plt+0x4b84>
  407410:	b	40746c <scols_reset_iter@plt+0x4bdc>
  407414:	ldur	x0, [x29, #-8]
  407418:	mov	x1, sp
  40741c:	mov	w2, #0xa                   	// #10
  407420:	bl	402630 <strtol@plt>
  407424:	str	x0, [sp, #8]
  407428:	bl	4027f0 <__errno_location@plt>
  40742c:	ldr	w8, [x0]
  407430:	cbnz	w8, 407458 <scols_reset_iter@plt+0x4bc8>
  407434:	ldur	x8, [x29, #-8]
  407438:	ldr	x9, [sp]
  40743c:	cmp	x8, x9
  407440:	b.eq	407458 <scols_reset_iter@plt+0x4bc8>  // b.none
  407444:	ldr	x8, [sp]
  407448:	cbz	x8, 40745c <scols_reset_iter@plt+0x4bcc>
  40744c:	ldr	x8, [sp]
  407450:	ldrsb	w9, [x8]
  407454:	cbz	w9, 40745c <scols_reset_iter@plt+0x4bcc>
  407458:	b	40746c <scols_reset_iter@plt+0x4bdc>
  40745c:	ldr	x0, [sp, #8]
  407460:	ldp	x29, x30, [sp, #32]
  407464:	add	sp, sp, #0x30
  407468:	ret
  40746c:	bl	4027f0 <__errno_location@plt>
  407470:	ldr	w8, [x0]
  407474:	cmp	w8, #0x22
  407478:	b.ne	40749c <scols_reset_iter@plt+0x4c0c>  // b.any
  40747c:	adrp	x8, 41c000 <scols_reset_iter@plt+0x19770>
  407480:	add	x8, x8, #0x340
  407484:	ldr	w0, [x8]
  407488:	ldr	x2, [sp, #16]
  40748c:	ldur	x3, [x29, #-8]
  407490:	adrp	x1, 40a000 <scols_reset_iter@plt+0x7770>
  407494:	add	x1, x1, #0xb7a
  407498:	bl	402850 <err@plt>
  40749c:	adrp	x8, 41c000 <scols_reset_iter@plt+0x19770>
  4074a0:	add	x8, x8, #0x340
  4074a4:	ldr	w0, [x8]
  4074a8:	ldr	x2, [sp, #16]
  4074ac:	ldur	x3, [x29, #-8]
  4074b0:	adrp	x1, 40a000 <scols_reset_iter@plt+0x7770>
  4074b4:	add	x1, x1, #0xb7a
  4074b8:	bl	4027a0 <errx@plt>
  4074bc:	sub	sp, sp, #0x30
  4074c0:	stp	x29, x30, [sp, #32]
  4074c4:	add	x29, sp, #0x20
  4074c8:	mov	x8, xzr
  4074cc:	stur	x0, [x29, #-8]
  4074d0:	str	x1, [sp, #16]
  4074d4:	str	x8, [sp]
  4074d8:	bl	4027f0 <__errno_location@plt>
  4074dc:	str	wzr, [x0]
  4074e0:	ldur	x8, [x29, #-8]
  4074e4:	cbz	x8, 4074f4 <scols_reset_iter@plt+0x4c64>
  4074e8:	ldur	x8, [x29, #-8]
  4074ec:	ldrsb	w9, [x8]
  4074f0:	cbnz	w9, 4074f8 <scols_reset_iter@plt+0x4c68>
  4074f4:	b	407550 <scols_reset_iter@plt+0x4cc0>
  4074f8:	ldur	x0, [x29, #-8]
  4074fc:	mov	x1, sp
  407500:	mov	w2, #0xa                   	// #10
  407504:	bl	402270 <strtoul@plt>
  407508:	str	x0, [sp, #8]
  40750c:	bl	4027f0 <__errno_location@plt>
  407510:	ldr	w8, [x0]
  407514:	cbnz	w8, 40753c <scols_reset_iter@plt+0x4cac>
  407518:	ldur	x8, [x29, #-8]
  40751c:	ldr	x9, [sp]
  407520:	cmp	x8, x9
  407524:	b.eq	40753c <scols_reset_iter@plt+0x4cac>  // b.none
  407528:	ldr	x8, [sp]
  40752c:	cbz	x8, 407540 <scols_reset_iter@plt+0x4cb0>
  407530:	ldr	x8, [sp]
  407534:	ldrsb	w9, [x8]
  407538:	cbz	w9, 407540 <scols_reset_iter@plt+0x4cb0>
  40753c:	b	407550 <scols_reset_iter@plt+0x4cc0>
  407540:	ldr	x0, [sp, #8]
  407544:	ldp	x29, x30, [sp, #32]
  407548:	add	sp, sp, #0x30
  40754c:	ret
  407550:	bl	4027f0 <__errno_location@plt>
  407554:	ldr	w8, [x0]
  407558:	cmp	w8, #0x22
  40755c:	b.ne	407580 <scols_reset_iter@plt+0x4cf0>  // b.any
  407560:	adrp	x8, 41c000 <scols_reset_iter@plt+0x19770>
  407564:	add	x8, x8, #0x340
  407568:	ldr	w0, [x8]
  40756c:	ldr	x2, [sp, #16]
  407570:	ldur	x3, [x29, #-8]
  407574:	adrp	x1, 40a000 <scols_reset_iter@plt+0x7770>
  407578:	add	x1, x1, #0xb7a
  40757c:	bl	402850 <err@plt>
  407580:	adrp	x8, 41c000 <scols_reset_iter@plt+0x19770>
  407584:	add	x8, x8, #0x340
  407588:	ldr	w0, [x8]
  40758c:	ldr	x2, [sp, #16]
  407590:	ldur	x3, [x29, #-8]
  407594:	adrp	x1, 40a000 <scols_reset_iter@plt+0x7770>
  407598:	add	x1, x1, #0xb7a
  40759c:	bl	4027a0 <errx@plt>
  4075a0:	sub	sp, sp, #0x30
  4075a4:	stp	x29, x30, [sp, #32]
  4075a8:	add	x29, sp, #0x20
  4075ac:	add	x8, sp, #0x8
  4075b0:	stur	x0, [x29, #-8]
  4075b4:	str	x1, [sp, #16]
  4075b8:	ldur	x0, [x29, #-8]
  4075bc:	mov	x1, x8
  4075c0:	bl	406954 <scols_reset_iter@plt+0x40c4>
  4075c4:	cbnz	w0, 4075d8 <scols_reset_iter@plt+0x4d48>
  4075c8:	ldr	x0, [sp, #8]
  4075cc:	ldp	x29, x30, [sp, #32]
  4075d0:	add	sp, sp, #0x30
  4075d4:	ret
  4075d8:	bl	4027f0 <__errno_location@plt>
  4075dc:	ldr	w8, [x0]
  4075e0:	cbz	w8, 407604 <scols_reset_iter@plt+0x4d74>
  4075e4:	adrp	x8, 41c000 <scols_reset_iter@plt+0x19770>
  4075e8:	add	x8, x8, #0x340
  4075ec:	ldr	w0, [x8]
  4075f0:	ldr	x2, [sp, #16]
  4075f4:	ldur	x3, [x29, #-8]
  4075f8:	adrp	x1, 40a000 <scols_reset_iter@plt+0x7770>
  4075fc:	add	x1, x1, #0xb7a
  407600:	bl	402850 <err@plt>
  407604:	adrp	x8, 41c000 <scols_reset_iter@plt+0x19770>
  407608:	add	x8, x8, #0x340
  40760c:	ldr	w0, [x8]
  407610:	ldr	x2, [sp, #16]
  407614:	ldur	x3, [x29, #-8]
  407618:	adrp	x1, 40a000 <scols_reset_iter@plt+0x7770>
  40761c:	add	x1, x1, #0xb7a
  407620:	bl	4027a0 <errx@plt>
  407624:	sub	sp, sp, #0x40
  407628:	stp	x29, x30, [sp, #48]
  40762c:	add	x29, sp, #0x30
  407630:	mov	x8, #0x848000000000        	// #145685290680320
  407634:	movk	x8, #0x412e, lsl #48
  407638:	fmov	d0, x8
  40763c:	stur	x0, [x29, #-8]
  407640:	stur	x1, [x29, #-16]
  407644:	str	x2, [sp, #24]
  407648:	ldur	x0, [x29, #-8]
  40764c:	ldr	x1, [sp, #24]
  407650:	str	d0, [sp, #8]
  407654:	bl	4072f8 <scols_reset_iter@plt+0x4a68>
  407658:	str	d0, [sp, #16]
  40765c:	ldr	d0, [sp, #16]
  407660:	fcvtzs	x8, d0
  407664:	ldur	x9, [x29, #-16]
  407668:	str	x8, [x9]
  40766c:	ldr	d0, [sp, #16]
  407670:	ldur	x8, [x29, #-16]
  407674:	ldr	x8, [x8]
  407678:	scvtf	d1, x8
  40767c:	fsub	d0, d0, d1
  407680:	ldr	d1, [sp, #8]
  407684:	fmul	d0, d0, d1
  407688:	fcvtzs	x8, d0
  40768c:	ldur	x9, [x29, #-16]
  407690:	str	x8, [x9, #8]
  407694:	ldp	x29, x30, [sp, #48]
  407698:	add	sp, sp, #0x40
  40769c:	ret
  4076a0:	sub	sp, sp, #0x20
  4076a4:	mov	w8, #0x0                   	// #0
  4076a8:	str	w0, [sp, #28]
  4076ac:	str	x1, [sp, #16]
  4076b0:	strh	w8, [sp, #14]
  4076b4:	ldr	w8, [sp, #28]
  4076b8:	and	w8, w8, #0xf000
  4076bc:	cmp	w8, #0x4, lsl #12
  4076c0:	b.ne	4076ec <scols_reset_iter@plt+0x4e5c>  // b.any
  4076c4:	ldr	x8, [sp, #16]
  4076c8:	ldrh	w9, [sp, #14]
  4076cc:	mov	w10, w9
  4076d0:	mov	w9, w10
  4076d4:	add	w9, w9, #0x1
  4076d8:	strh	w9, [sp, #14]
  4076dc:	add	x8, x8, x10
  4076e0:	mov	w9, #0x64                  	// #100
  4076e4:	strb	w9, [x8]
  4076e8:	b	407838 <scols_reset_iter@plt+0x4fa8>
  4076ec:	ldr	w8, [sp, #28]
  4076f0:	and	w8, w8, #0xf000
  4076f4:	cmp	w8, #0xa, lsl #12
  4076f8:	b.ne	407724 <scols_reset_iter@plt+0x4e94>  // b.any
  4076fc:	ldr	x8, [sp, #16]
  407700:	ldrh	w9, [sp, #14]
  407704:	mov	w10, w9
  407708:	mov	w9, w10
  40770c:	add	w9, w9, #0x1
  407710:	strh	w9, [sp, #14]
  407714:	add	x8, x8, x10
  407718:	mov	w9, #0x6c                  	// #108
  40771c:	strb	w9, [x8]
  407720:	b	407838 <scols_reset_iter@plt+0x4fa8>
  407724:	ldr	w8, [sp, #28]
  407728:	and	w8, w8, #0xf000
  40772c:	cmp	w8, #0x2, lsl #12
  407730:	b.ne	40775c <scols_reset_iter@plt+0x4ecc>  // b.any
  407734:	ldr	x8, [sp, #16]
  407738:	ldrh	w9, [sp, #14]
  40773c:	mov	w10, w9
  407740:	mov	w9, w10
  407744:	add	w9, w9, #0x1
  407748:	strh	w9, [sp, #14]
  40774c:	add	x8, x8, x10
  407750:	mov	w9, #0x63                  	// #99
  407754:	strb	w9, [x8]
  407758:	b	407838 <scols_reset_iter@plt+0x4fa8>
  40775c:	ldr	w8, [sp, #28]
  407760:	and	w8, w8, #0xf000
  407764:	cmp	w8, #0x6, lsl #12
  407768:	b.ne	407794 <scols_reset_iter@plt+0x4f04>  // b.any
  40776c:	ldr	x8, [sp, #16]
  407770:	ldrh	w9, [sp, #14]
  407774:	mov	w10, w9
  407778:	mov	w9, w10
  40777c:	add	w9, w9, #0x1
  407780:	strh	w9, [sp, #14]
  407784:	add	x8, x8, x10
  407788:	mov	w9, #0x62                  	// #98
  40778c:	strb	w9, [x8]
  407790:	b	407838 <scols_reset_iter@plt+0x4fa8>
  407794:	ldr	w8, [sp, #28]
  407798:	and	w8, w8, #0xf000
  40779c:	cmp	w8, #0xc, lsl #12
  4077a0:	b.ne	4077cc <scols_reset_iter@plt+0x4f3c>  // b.any
  4077a4:	ldr	x8, [sp, #16]
  4077a8:	ldrh	w9, [sp, #14]
  4077ac:	mov	w10, w9
  4077b0:	mov	w9, w10
  4077b4:	add	w9, w9, #0x1
  4077b8:	strh	w9, [sp, #14]
  4077bc:	add	x8, x8, x10
  4077c0:	mov	w9, #0x73                  	// #115
  4077c4:	strb	w9, [x8]
  4077c8:	b	407838 <scols_reset_iter@plt+0x4fa8>
  4077cc:	ldr	w8, [sp, #28]
  4077d0:	and	w8, w8, #0xf000
  4077d4:	cmp	w8, #0x1, lsl #12
  4077d8:	b.ne	407804 <scols_reset_iter@plt+0x4f74>  // b.any
  4077dc:	ldr	x8, [sp, #16]
  4077e0:	ldrh	w9, [sp, #14]
  4077e4:	mov	w10, w9
  4077e8:	mov	w9, w10
  4077ec:	add	w9, w9, #0x1
  4077f0:	strh	w9, [sp, #14]
  4077f4:	add	x8, x8, x10
  4077f8:	mov	w9, #0x70                  	// #112
  4077fc:	strb	w9, [x8]
  407800:	b	407838 <scols_reset_iter@plt+0x4fa8>
  407804:	ldr	w8, [sp, #28]
  407808:	and	w8, w8, #0xf000
  40780c:	cmp	w8, #0x8, lsl #12
  407810:	b.ne	407838 <scols_reset_iter@plt+0x4fa8>  // b.any
  407814:	ldr	x8, [sp, #16]
  407818:	ldrh	w9, [sp, #14]
  40781c:	mov	w10, w9
  407820:	mov	w9, w10
  407824:	add	w9, w9, #0x1
  407828:	strh	w9, [sp, #14]
  40782c:	add	x8, x8, x10
  407830:	mov	w9, #0x2d                  	// #45
  407834:	strb	w9, [x8]
  407838:	ldr	w8, [sp, #28]
  40783c:	mov	w9, #0x2d                  	// #45
  407840:	mov	w10, #0x72                  	// #114
  407844:	tst	w8, #0x100
  407848:	csel	w8, w10, w9, ne  // ne = any
  40784c:	ldr	x11, [sp, #16]
  407850:	ldrh	w10, [sp, #14]
  407854:	mov	w12, w10
  407858:	mov	w10, w12
  40785c:	add	w10, w10, #0x1
  407860:	strh	w10, [sp, #14]
  407864:	add	x11, x11, x12
  407868:	strb	w8, [x11]
  40786c:	ldr	w8, [sp, #28]
  407870:	mov	w10, #0x77                  	// #119
  407874:	tst	w8, #0x80
  407878:	csel	w8, w10, w9, ne  // ne = any
  40787c:	ldr	x11, [sp, #16]
  407880:	ldrh	w9, [sp, #14]
  407884:	mov	w12, w9
  407888:	mov	w9, w12
  40788c:	add	w9, w9, #0x1
  407890:	strh	w9, [sp, #14]
  407894:	add	x11, x11, x12
  407898:	strb	w8, [x11]
  40789c:	ldr	w8, [sp, #28]
  4078a0:	and	w8, w8, #0x800
  4078a4:	cbz	w8, 4078c4 <scols_reset_iter@plt+0x5034>
  4078a8:	ldr	w8, [sp, #28]
  4078ac:	mov	w9, #0x53                  	// #83
  4078b0:	mov	w10, #0x73                  	// #115
  4078b4:	tst	w8, #0x40
  4078b8:	csel	w8, w10, w9, ne  // ne = any
  4078bc:	str	w8, [sp, #8]
  4078c0:	b	4078dc <scols_reset_iter@plt+0x504c>
  4078c4:	ldr	w8, [sp, #28]
  4078c8:	mov	w9, #0x78                  	// #120
  4078cc:	mov	w10, #0x2d                  	// #45
  4078d0:	tst	w8, #0x40
  4078d4:	csel	w8, w9, w10, ne  // ne = any
  4078d8:	str	w8, [sp, #8]
  4078dc:	ldr	w8, [sp, #8]
  4078e0:	ldr	x9, [sp, #16]
  4078e4:	ldrh	w10, [sp, #14]
  4078e8:	mov	w11, w10
  4078ec:	mov	w10, w11
  4078f0:	add	w10, w10, #0x1
  4078f4:	strh	w10, [sp, #14]
  4078f8:	add	x9, x9, x11
  4078fc:	strb	w8, [x9]
  407900:	ldr	w8, [sp, #28]
  407904:	mov	w10, #0x2d                  	// #45
  407908:	mov	w12, #0x72                  	// #114
  40790c:	tst	w8, #0x20
  407910:	csel	w8, w12, w10, ne  // ne = any
  407914:	ldr	x9, [sp, #16]
  407918:	ldrh	w12, [sp, #14]
  40791c:	mov	w11, w12
  407920:	mov	w12, w11
  407924:	add	w12, w12, #0x1
  407928:	strh	w12, [sp, #14]
  40792c:	add	x9, x9, x11
  407930:	strb	w8, [x9]
  407934:	ldr	w8, [sp, #28]
  407938:	mov	w12, #0x77                  	// #119
  40793c:	tst	w8, #0x10
  407940:	csel	w8, w12, w10, ne  // ne = any
  407944:	ldr	x9, [sp, #16]
  407948:	ldrh	w10, [sp, #14]
  40794c:	mov	w11, w10
  407950:	mov	w10, w11
  407954:	add	w10, w10, #0x1
  407958:	strh	w10, [sp, #14]
  40795c:	add	x9, x9, x11
  407960:	strb	w8, [x9]
  407964:	ldr	w8, [sp, #28]
  407968:	and	w8, w8, #0x400
  40796c:	cbz	w8, 40798c <scols_reset_iter@plt+0x50fc>
  407970:	ldr	w8, [sp, #28]
  407974:	mov	w9, #0x53                  	// #83
  407978:	mov	w10, #0x73                  	// #115
  40797c:	tst	w8, #0x8
  407980:	csel	w8, w10, w9, ne  // ne = any
  407984:	str	w8, [sp, #4]
  407988:	b	4079a4 <scols_reset_iter@plt+0x5114>
  40798c:	ldr	w8, [sp, #28]
  407990:	mov	w9, #0x78                  	// #120
  407994:	mov	w10, #0x2d                  	// #45
  407998:	tst	w8, #0x8
  40799c:	csel	w8, w9, w10, ne  // ne = any
  4079a0:	str	w8, [sp, #4]
  4079a4:	ldr	w8, [sp, #4]
  4079a8:	ldr	x9, [sp, #16]
  4079ac:	ldrh	w10, [sp, #14]
  4079b0:	mov	w11, w10
  4079b4:	mov	w10, w11
  4079b8:	add	w10, w10, #0x1
  4079bc:	strh	w10, [sp, #14]
  4079c0:	add	x9, x9, x11
  4079c4:	strb	w8, [x9]
  4079c8:	ldr	w8, [sp, #28]
  4079cc:	mov	w10, #0x2d                  	// #45
  4079d0:	mov	w12, #0x72                  	// #114
  4079d4:	tst	w8, #0x4
  4079d8:	csel	w8, w12, w10, ne  // ne = any
  4079dc:	ldr	x9, [sp, #16]
  4079e0:	ldrh	w12, [sp, #14]
  4079e4:	mov	w11, w12
  4079e8:	mov	w12, w11
  4079ec:	add	w12, w12, #0x1
  4079f0:	strh	w12, [sp, #14]
  4079f4:	add	x9, x9, x11
  4079f8:	strb	w8, [x9]
  4079fc:	ldr	w8, [sp, #28]
  407a00:	mov	w12, #0x77                  	// #119
  407a04:	tst	w8, #0x2
  407a08:	csel	w8, w12, w10, ne  // ne = any
  407a0c:	ldr	x9, [sp, #16]
  407a10:	ldrh	w10, [sp, #14]
  407a14:	mov	w11, w10
  407a18:	mov	w10, w11
  407a1c:	add	w10, w10, #0x1
  407a20:	strh	w10, [sp, #14]
  407a24:	add	x9, x9, x11
  407a28:	strb	w8, [x9]
  407a2c:	ldr	w8, [sp, #28]
  407a30:	and	w8, w8, #0x200
  407a34:	cbz	w8, 407a54 <scols_reset_iter@plt+0x51c4>
  407a38:	ldr	w8, [sp, #28]
  407a3c:	mov	w9, #0x54                  	// #84
  407a40:	mov	w10, #0x74                  	// #116
  407a44:	tst	w8, #0x1
  407a48:	csel	w8, w10, w9, ne  // ne = any
  407a4c:	str	w8, [sp]
  407a50:	b	407a6c <scols_reset_iter@plt+0x51dc>
  407a54:	ldr	w8, [sp, #28]
  407a58:	mov	w9, #0x78                  	// #120
  407a5c:	mov	w10, #0x2d                  	// #45
  407a60:	tst	w8, #0x1
  407a64:	csel	w8, w9, w10, ne  // ne = any
  407a68:	str	w8, [sp]
  407a6c:	ldr	w8, [sp]
  407a70:	ldr	x9, [sp, #16]
  407a74:	ldrh	w10, [sp, #14]
  407a78:	mov	w11, w10
  407a7c:	mov	w10, w11
  407a80:	add	w10, w10, #0x1
  407a84:	strh	w10, [sp, #14]
  407a88:	add	x9, x9, x11
  407a8c:	strb	w8, [x9]
  407a90:	ldr	x9, [sp, #16]
  407a94:	ldrh	w8, [sp, #14]
  407a98:	mov	w11, w8
  407a9c:	add	x9, x9, x11
  407aa0:	mov	w8, #0x0                   	// #0
  407aa4:	strb	w8, [x9]
  407aa8:	ldr	x0, [sp, #16]
  407aac:	add	sp, sp, #0x20
  407ab0:	ret
  407ab4:	sub	sp, sp, #0xb0
  407ab8:	stp	x29, x30, [sp, #160]
  407abc:	add	x29, sp, #0xa0
  407ac0:	adrp	x8, 40b000 <scols_reset_iter@plt+0x8770>
  407ac4:	add	x8, x8, #0x39b
  407ac8:	sub	x9, x29, #0x4d
  407acc:	stur	w0, [x29, #-4]
  407ad0:	stur	x1, [x29, #-16]
  407ad4:	stur	x8, [x29, #-72]
  407ad8:	str	x9, [sp, #72]
  407adc:	ldur	w10, [x29, #-4]
  407ae0:	and	w10, w10, #0x2
  407ae4:	cbz	w10, 407afc <scols_reset_iter@plt+0x526c>
  407ae8:	ldr	x8, [sp, #72]
  407aec:	add	x9, x8, #0x1
  407af0:	str	x9, [sp, #72]
  407af4:	mov	w10, #0x20                  	// #32
  407af8:	strb	w10, [x8]
  407afc:	ldur	x0, [x29, #-16]
  407b00:	bl	407d88 <scols_reset_iter@plt+0x54f8>
  407b04:	stur	w0, [x29, #-56]
  407b08:	ldur	x8, [x29, #-72]
  407b0c:	ldur	w9, [x29, #-56]
  407b10:	str	x8, [sp, #40]
  407b14:	cbz	w9, 407b2c <scols_reset_iter@plt+0x529c>
  407b18:	ldur	w8, [x29, #-56]
  407b1c:	mov	w9, #0xa                   	// #10
  407b20:	sdiv	w8, w8, w9
  407b24:	str	w8, [sp, #36]
  407b28:	b	407b34 <scols_reset_iter@plt+0x52a4>
  407b2c:	mov	w8, wzr
  407b30:	str	w8, [sp, #36]
  407b34:	ldr	w8, [sp, #36]
  407b38:	mov	w0, w8
  407b3c:	sxtw	x9, w0
  407b40:	ldr	x10, [sp, #40]
  407b44:	add	x9, x10, x9
  407b48:	ldrb	w8, [x9]
  407b4c:	strb	w8, [sp, #71]
  407b50:	ldur	w8, [x29, #-56]
  407b54:	cbz	w8, 407b78 <scols_reset_iter@plt+0x52e8>
  407b58:	ldur	x8, [x29, #-16]
  407b5c:	ldur	w9, [x29, #-56]
  407b60:	mov	w10, w9
  407b64:	mov	x11, #0x1                   	// #1
  407b68:	lsl	x10, x11, x10
  407b6c:	udiv	x8, x8, x10
  407b70:	str	x8, [sp, #24]
  407b74:	b	407b80 <scols_reset_iter@plt+0x52f0>
  407b78:	ldur	x8, [x29, #-16]
  407b7c:	str	x8, [sp, #24]
  407b80:	ldr	x8, [sp, #24]
  407b84:	stur	w8, [x29, #-52]
  407b88:	ldur	w8, [x29, #-56]
  407b8c:	cbz	w8, 407bb8 <scols_reset_iter@plt+0x5328>
  407b90:	ldur	x8, [x29, #-16]
  407b94:	ldur	w9, [x29, #-56]
  407b98:	mov	w10, w9
  407b9c:	mov	x11, #0x1                   	// #1
  407ba0:	lsl	x10, x11, x10
  407ba4:	udiv	x11, x8, x10
  407ba8:	mul	x10, x11, x10
  407bac:	subs	x8, x8, x10
  407bb0:	str	x8, [sp, #16]
  407bb4:	b	407bc0 <scols_reset_iter@plt+0x5330>
  407bb8:	mov	x8, xzr
  407bbc:	str	x8, [sp, #16]
  407bc0:	ldr	x8, [sp, #16]
  407bc4:	stur	x8, [x29, #-64]
  407bc8:	ldrb	w9, [sp, #71]
  407bcc:	ldr	x8, [sp, #72]
  407bd0:	add	x10, x8, #0x1
  407bd4:	str	x10, [sp, #72]
  407bd8:	strb	w9, [x8]
  407bdc:	ldur	w9, [x29, #-4]
  407be0:	and	w9, w9, #0x1
  407be4:	cbz	w9, 407c1c <scols_reset_iter@plt+0x538c>
  407be8:	ldrsb	w8, [sp, #71]
  407bec:	cmp	w8, #0x42
  407bf0:	b.eq	407c1c <scols_reset_iter@plt+0x538c>  // b.none
  407bf4:	ldr	x8, [sp, #72]
  407bf8:	add	x9, x8, #0x1
  407bfc:	str	x9, [sp, #72]
  407c00:	mov	w10, #0x69                  	// #105
  407c04:	strb	w10, [x8]
  407c08:	ldr	x8, [sp, #72]
  407c0c:	add	x9, x8, #0x1
  407c10:	str	x9, [sp, #72]
  407c14:	mov	w10, #0x42                  	// #66
  407c18:	strb	w10, [x8]
  407c1c:	ldr	x8, [sp, #72]
  407c20:	mov	w9, #0x0                   	// #0
  407c24:	strb	w9, [x8]
  407c28:	ldur	x8, [x29, #-64]
  407c2c:	cbz	x8, 407cd8 <scols_reset_iter@plt+0x5448>
  407c30:	ldur	w8, [x29, #-4]
  407c34:	and	w8, w8, #0x4
  407c38:	cbz	w8, 407c90 <scols_reset_iter@plt+0x5400>
  407c3c:	ldur	x8, [x29, #-64]
  407c40:	ldur	w9, [x29, #-56]
  407c44:	subs	w9, w9, #0xa
  407c48:	mov	x10, #0x1                   	// #1
  407c4c:	mov	w11, w9
  407c50:	lsl	x10, x10, x11
  407c54:	udiv	x8, x8, x10
  407c58:	add	x8, x8, #0x5
  407c5c:	mov	x10, #0xa                   	// #10
  407c60:	udiv	x8, x8, x10
  407c64:	stur	x8, [x29, #-64]
  407c68:	ldur	x8, [x29, #-64]
  407c6c:	udiv	x11, x8, x10
  407c70:	mul	x10, x11, x10
  407c74:	subs	x8, x8, x10
  407c78:	cbnz	x8, 407c8c <scols_reset_iter@plt+0x53fc>
  407c7c:	ldur	x8, [x29, #-64]
  407c80:	mov	x9, #0xa                   	// #10
  407c84:	udiv	x8, x8, x9
  407c88:	stur	x8, [x29, #-64]
  407c8c:	b	407cd8 <scols_reset_iter@plt+0x5448>
  407c90:	ldur	x8, [x29, #-64]
  407c94:	ldur	w9, [x29, #-56]
  407c98:	subs	w9, w9, #0xa
  407c9c:	mov	x10, #0x1                   	// #1
  407ca0:	mov	w11, w9
  407ca4:	lsl	x10, x10, x11
  407ca8:	udiv	x8, x8, x10
  407cac:	add	x8, x8, #0x32
  407cb0:	mov	x10, #0x64                  	// #100
  407cb4:	udiv	x8, x8, x10
  407cb8:	stur	x8, [x29, #-64]
  407cbc:	ldur	x8, [x29, #-64]
  407cc0:	cmp	x8, #0xa
  407cc4:	b.ne	407cd8 <scols_reset_iter@plt+0x5448>  // b.any
  407cc8:	ldur	w8, [x29, #-52]
  407ccc:	add	w8, w8, #0x1
  407cd0:	stur	w8, [x29, #-52]
  407cd4:	stur	xzr, [x29, #-64]
  407cd8:	ldur	x8, [x29, #-64]
  407cdc:	cbz	x8, 407d58 <scols_reset_iter@plt+0x54c8>
  407ce0:	bl	4023d0 <localeconv@plt>
  407ce4:	str	x0, [sp, #56]
  407ce8:	ldr	x8, [sp, #56]
  407cec:	cbz	x8, 407d00 <scols_reset_iter@plt+0x5470>
  407cf0:	ldr	x8, [sp, #56]
  407cf4:	ldr	x8, [x8]
  407cf8:	str	x8, [sp, #8]
  407cfc:	b	407d08 <scols_reset_iter@plt+0x5478>
  407d00:	mov	x8, xzr
  407d04:	str	x8, [sp, #8]
  407d08:	ldr	x8, [sp, #8]
  407d0c:	str	x8, [sp, #48]
  407d10:	ldr	x8, [sp, #48]
  407d14:	cbz	x8, 407d24 <scols_reset_iter@plt+0x5494>
  407d18:	ldr	x8, [sp, #48]
  407d1c:	ldrb	w9, [x8]
  407d20:	cbnz	w9, 407d30 <scols_reset_iter@plt+0x54a0>
  407d24:	adrp	x8, 40b000 <scols_reset_iter@plt+0x8770>
  407d28:	add	x8, x8, #0x3a3
  407d2c:	str	x8, [sp, #48]
  407d30:	ldur	w3, [x29, #-52]
  407d34:	ldr	x4, [sp, #48]
  407d38:	ldur	x5, [x29, #-64]
  407d3c:	sub	x0, x29, #0x30
  407d40:	mov	x1, #0x20                  	// #32
  407d44:	adrp	x2, 40b000 <scols_reset_iter@plt+0x8770>
  407d48:	add	x2, x2, #0x3a5
  407d4c:	sub	x6, x29, #0x4d
  407d50:	bl	4023c0 <snprintf@plt>
  407d54:	b	407d74 <scols_reset_iter@plt+0x54e4>
  407d58:	ldur	w3, [x29, #-52]
  407d5c:	sub	x0, x29, #0x30
  407d60:	mov	x1, #0x20                  	// #32
  407d64:	adrp	x2, 40b000 <scols_reset_iter@plt+0x8770>
  407d68:	add	x2, x2, #0x3af
  407d6c:	sub	x4, x29, #0x4d
  407d70:	bl	4023c0 <snprintf@plt>
  407d74:	sub	x0, x29, #0x30
  407d78:	bl	402510 <strdup@plt>
  407d7c:	ldp	x29, x30, [sp, #160]
  407d80:	add	sp, sp, #0xb0
  407d84:	ret
  407d88:	sub	sp, sp, #0x10
  407d8c:	mov	w8, #0xa                   	// #10
  407d90:	str	x0, [sp, #8]
  407d94:	str	w8, [sp, #4]
  407d98:	ldr	w8, [sp, #4]
  407d9c:	cmp	w8, #0x3c
  407da0:	b.gt	407dd4 <scols_reset_iter@plt+0x5544>
  407da4:	ldr	x8, [sp, #8]
  407da8:	ldr	w9, [sp, #4]
  407dac:	mov	w10, w9
  407db0:	mov	x11, #0x1                   	// #1
  407db4:	lsl	x10, x11, x10
  407db8:	cmp	x8, x10
  407dbc:	b.cs	407dc4 <scols_reset_iter@plt+0x5534>  // b.hs, b.nlast
  407dc0:	b	407dd4 <scols_reset_iter@plt+0x5544>
  407dc4:	ldr	w8, [sp, #4]
  407dc8:	add	w8, w8, #0xa
  407dcc:	str	w8, [sp, #4]
  407dd0:	b	407d98 <scols_reset_iter@plt+0x5508>
  407dd4:	ldr	w8, [sp, #4]
  407dd8:	subs	w0, w8, #0xa
  407ddc:	add	sp, sp, #0x10
  407de0:	ret
  407de4:	sub	sp, sp, #0x60
  407de8:	stp	x29, x30, [sp, #80]
  407dec:	add	x29, sp, #0x50
  407df0:	mov	x8, xzr
  407df4:	stur	x0, [x29, #-16]
  407df8:	stur	x1, [x29, #-24]
  407dfc:	stur	x2, [x29, #-32]
  407e00:	str	x3, [sp, #40]
  407e04:	str	x8, [sp, #32]
  407e08:	str	xzr, [sp, #16]
  407e0c:	ldur	x8, [x29, #-16]
  407e10:	cbz	x8, 407e38 <scols_reset_iter@plt+0x55a8>
  407e14:	ldur	x8, [x29, #-16]
  407e18:	ldrb	w9, [x8]
  407e1c:	cbz	w9, 407e38 <scols_reset_iter@plt+0x55a8>
  407e20:	ldur	x8, [x29, #-24]
  407e24:	cbz	x8, 407e38 <scols_reset_iter@plt+0x55a8>
  407e28:	ldur	x8, [x29, #-32]
  407e2c:	cbz	x8, 407e38 <scols_reset_iter@plt+0x55a8>
  407e30:	ldr	x8, [sp, #40]
  407e34:	cbnz	x8, 407e44 <scols_reset_iter@plt+0x55b4>
  407e38:	mov	w8, #0xffffffff            	// #-1
  407e3c:	stur	w8, [x29, #-4]
  407e40:	b	407f98 <scols_reset_iter@plt+0x5708>
  407e44:	ldur	x8, [x29, #-16]
  407e48:	str	x8, [sp, #24]
  407e4c:	ldr	x8, [sp, #24]
  407e50:	mov	w9, #0x0                   	// #0
  407e54:	str	w9, [sp]
  407e58:	cbz	x8, 407e70 <scols_reset_iter@plt+0x55e0>
  407e5c:	ldr	x8, [sp, #24]
  407e60:	ldrsb	w9, [x8]
  407e64:	cmp	w9, #0x0
  407e68:	cset	w9, ne  // ne = any
  407e6c:	str	w9, [sp]
  407e70:	ldr	w8, [sp]
  407e74:	tbnz	w8, #0, 407e7c <scols_reset_iter@plt+0x55ec>
  407e78:	b	407f90 <scols_reset_iter@plt+0x5700>
  407e7c:	mov	x8, xzr
  407e80:	str	x8, [sp, #8]
  407e84:	ldr	x8, [sp, #16]
  407e88:	ldur	x9, [x29, #-32]
  407e8c:	cmp	x8, x9
  407e90:	b.cc	407ea0 <scols_reset_iter@plt+0x5610>  // b.lo, b.ul, b.last
  407e94:	mov	w8, #0xfffffffe            	// #-2
  407e98:	stur	w8, [x29, #-4]
  407e9c:	b	407f98 <scols_reset_iter@plt+0x5708>
  407ea0:	ldr	x8, [sp, #32]
  407ea4:	cbnz	x8, 407eb0 <scols_reset_iter@plt+0x5620>
  407ea8:	ldr	x8, [sp, #24]
  407eac:	str	x8, [sp, #32]
  407eb0:	ldr	x8, [sp, #24]
  407eb4:	ldrsb	w9, [x8]
  407eb8:	cmp	w9, #0x2c
  407ebc:	b.ne	407ec8 <scols_reset_iter@plt+0x5638>  // b.any
  407ec0:	ldr	x8, [sp, #24]
  407ec4:	str	x8, [sp, #8]
  407ec8:	ldr	x8, [sp, #24]
  407ecc:	ldrsb	w9, [x8, #1]
  407ed0:	cbnz	w9, 407ee0 <scols_reset_iter@plt+0x5650>
  407ed4:	ldr	x8, [sp, #24]
  407ed8:	add	x8, x8, #0x1
  407edc:	str	x8, [sp, #8]
  407ee0:	ldr	x8, [sp, #32]
  407ee4:	cbz	x8, 407ef0 <scols_reset_iter@plt+0x5660>
  407ee8:	ldr	x8, [sp, #8]
  407eec:	cbnz	x8, 407ef4 <scols_reset_iter@plt+0x5664>
  407ef0:	b	407f80 <scols_reset_iter@plt+0x56f0>
  407ef4:	ldr	x8, [sp, #8]
  407ef8:	ldr	x9, [sp, #32]
  407efc:	cmp	x8, x9
  407f00:	b.hi	407f10 <scols_reset_iter@plt+0x5680>  // b.pmore
  407f04:	mov	w8, #0xffffffff            	// #-1
  407f08:	stur	w8, [x29, #-4]
  407f0c:	b	407f98 <scols_reset_iter@plt+0x5708>
  407f10:	ldr	x8, [sp, #40]
  407f14:	ldr	x0, [sp, #32]
  407f18:	ldr	x9, [sp, #8]
  407f1c:	ldr	x10, [sp, #32]
  407f20:	subs	x1, x9, x10
  407f24:	blr	x8
  407f28:	str	w0, [sp, #4]
  407f2c:	ldr	w11, [sp, #4]
  407f30:	mov	w12, #0xffffffff            	// #-1
  407f34:	cmp	w11, w12
  407f38:	b.ne	407f48 <scols_reset_iter@plt+0x56b8>  // b.any
  407f3c:	mov	w8, #0xffffffff            	// #-1
  407f40:	stur	w8, [x29, #-4]
  407f44:	b	407f98 <scols_reset_iter@plt+0x5708>
  407f48:	ldr	w8, [sp, #4]
  407f4c:	ldur	x9, [x29, #-24]
  407f50:	ldr	x10, [sp, #16]
  407f54:	add	x11, x10, #0x1
  407f58:	str	x11, [sp, #16]
  407f5c:	str	w8, [x9, x10, lsl #2]
  407f60:	mov	x9, xzr
  407f64:	str	x9, [sp, #32]
  407f68:	ldr	x9, [sp, #8]
  407f6c:	cbz	x9, 407f80 <scols_reset_iter@plt+0x56f0>
  407f70:	ldr	x8, [sp, #8]
  407f74:	ldrb	w9, [x8]
  407f78:	cbnz	w9, 407f80 <scols_reset_iter@plt+0x56f0>
  407f7c:	b	407f90 <scols_reset_iter@plt+0x5700>
  407f80:	ldr	x8, [sp, #24]
  407f84:	add	x8, x8, #0x1
  407f88:	str	x8, [sp, #24]
  407f8c:	b	407e4c <scols_reset_iter@plt+0x55bc>
  407f90:	ldr	x8, [sp, #16]
  407f94:	stur	w8, [x29, #-4]
  407f98:	ldur	w0, [x29, #-4]
  407f9c:	ldp	x29, x30, [sp, #80]
  407fa0:	add	sp, sp, #0x60
  407fa4:	ret
  407fa8:	sub	sp, sp, #0x50
  407fac:	stp	x29, x30, [sp, #64]
  407fb0:	add	x29, sp, #0x40
  407fb4:	stur	x0, [x29, #-16]
  407fb8:	stur	x1, [x29, #-24]
  407fbc:	str	x2, [sp, #32]
  407fc0:	str	x3, [sp, #24]
  407fc4:	str	x4, [sp, #16]
  407fc8:	ldur	x8, [x29, #-16]
  407fcc:	cbz	x8, 407ff8 <scols_reset_iter@plt+0x5768>
  407fd0:	ldur	x8, [x29, #-16]
  407fd4:	ldrb	w9, [x8]
  407fd8:	cbz	w9, 407ff8 <scols_reset_iter@plt+0x5768>
  407fdc:	ldr	x8, [sp, #24]
  407fe0:	cbz	x8, 407ff8 <scols_reset_iter@plt+0x5768>
  407fe4:	ldr	x8, [sp, #24]
  407fe8:	ldr	x8, [x8]
  407fec:	ldr	x9, [sp, #32]
  407ff0:	cmp	x8, x9
  407ff4:	b.ls	408004 <scols_reset_iter@plt+0x5774>  // b.plast
  407ff8:	mov	w8, #0xffffffff            	// #-1
  407ffc:	stur	w8, [x29, #-4]
  408000:	b	408098 <scols_reset_iter@plt+0x5808>
  408004:	ldur	x8, [x29, #-16]
  408008:	ldrsb	w9, [x8]
  40800c:	cmp	w9, #0x2b
  408010:	b.ne	408024 <scols_reset_iter@plt+0x5794>  // b.any
  408014:	ldur	x8, [x29, #-16]
  408018:	add	x8, x8, #0x1
  40801c:	str	x8, [sp, #8]
  408020:	b	408034 <scols_reset_iter@plt+0x57a4>
  408024:	ldur	x8, [x29, #-16]
  408028:	str	x8, [sp, #8]
  40802c:	ldr	x8, [sp, #24]
  408030:	str	xzr, [x8]
  408034:	ldr	x0, [sp, #8]
  408038:	ldur	x8, [x29, #-24]
  40803c:	ldr	x9, [sp, #24]
  408040:	ldr	x9, [x9]
  408044:	mov	x10, #0x4                   	// #4
  408048:	mul	x9, x10, x9
  40804c:	add	x1, x8, x9
  408050:	ldr	x8, [sp, #32]
  408054:	ldr	x9, [sp, #24]
  408058:	ldr	x9, [x9]
  40805c:	subs	x2, x8, x9
  408060:	ldr	x3, [sp, #16]
  408064:	bl	407de4 <scols_reset_iter@plt+0x5554>
  408068:	str	w0, [sp, #4]
  40806c:	ldr	w11, [sp, #4]
  408070:	cmp	w11, #0x0
  408074:	cset	w11, le
  408078:	tbnz	w11, #0, 408090 <scols_reset_iter@plt+0x5800>
  40807c:	ldrsw	x8, [sp, #4]
  408080:	ldr	x9, [sp, #24]
  408084:	ldr	x10, [x9]
  408088:	add	x8, x10, x8
  40808c:	str	x8, [x9]
  408090:	ldr	w8, [sp, #4]
  408094:	stur	w8, [x29, #-4]
  408098:	ldur	w0, [x29, #-4]
  40809c:	ldp	x29, x30, [sp, #64]
  4080a0:	add	sp, sp, #0x50
  4080a4:	ret
  4080a8:	sub	sp, sp, #0x50
  4080ac:	stp	x29, x30, [sp, #64]
  4080b0:	add	x29, sp, #0x40
  4080b4:	mov	x8, xzr
  4080b8:	stur	x0, [x29, #-16]
  4080bc:	stur	x1, [x29, #-24]
  4080c0:	str	x2, [sp, #32]
  4080c4:	str	x8, [sp, #24]
  4080c8:	ldur	x8, [x29, #-16]
  4080cc:	cbz	x8, 4080e0 <scols_reset_iter@plt+0x5850>
  4080d0:	ldr	x8, [sp, #32]
  4080d4:	cbz	x8, 4080e0 <scols_reset_iter@plt+0x5850>
  4080d8:	ldur	x8, [x29, #-24]
  4080dc:	cbnz	x8, 4080ec <scols_reset_iter@plt+0x585c>
  4080e0:	mov	w8, #0xffffffea            	// #-22
  4080e4:	stur	w8, [x29, #-4]
  4080e8:	b	408248 <scols_reset_iter@plt+0x59b8>
  4080ec:	ldur	x8, [x29, #-16]
  4080f0:	str	x8, [sp, #16]
  4080f4:	ldr	x8, [sp, #16]
  4080f8:	mov	w9, #0x0                   	// #0
  4080fc:	str	w9, [sp]
  408100:	cbz	x8, 408118 <scols_reset_iter@plt+0x5888>
  408104:	ldr	x8, [sp, #16]
  408108:	ldrsb	w9, [x8]
  40810c:	cmp	w9, #0x0
  408110:	cset	w9, ne  // ne = any
  408114:	str	w9, [sp]
  408118:	ldr	w8, [sp]
  40811c:	tbnz	w8, #0, 408124 <scols_reset_iter@plt+0x5894>
  408120:	b	408244 <scols_reset_iter@plt+0x59b4>
  408124:	mov	x8, xzr
  408128:	str	x8, [sp, #8]
  40812c:	ldr	x8, [sp, #24]
  408130:	cbnz	x8, 40813c <scols_reset_iter@plt+0x58ac>
  408134:	ldr	x8, [sp, #16]
  408138:	str	x8, [sp, #24]
  40813c:	ldr	x8, [sp, #16]
  408140:	ldrsb	w9, [x8]
  408144:	cmp	w9, #0x2c
  408148:	b.ne	408154 <scols_reset_iter@plt+0x58c4>  // b.any
  40814c:	ldr	x8, [sp, #16]
  408150:	str	x8, [sp, #8]
  408154:	ldr	x8, [sp, #16]
  408158:	ldrsb	w9, [x8, #1]
  40815c:	cbnz	w9, 40816c <scols_reset_iter@plt+0x58dc>
  408160:	ldr	x8, [sp, #16]
  408164:	add	x8, x8, #0x1
  408168:	str	x8, [sp, #8]
  40816c:	ldr	x8, [sp, #24]
  408170:	cbz	x8, 40817c <scols_reset_iter@plt+0x58ec>
  408174:	ldr	x8, [sp, #8]
  408178:	cbnz	x8, 408180 <scols_reset_iter@plt+0x58f0>
  40817c:	b	408234 <scols_reset_iter@plt+0x59a4>
  408180:	ldr	x8, [sp, #8]
  408184:	ldr	x9, [sp, #24]
  408188:	cmp	x8, x9
  40818c:	b.hi	40819c <scols_reset_iter@plt+0x590c>  // b.pmore
  408190:	mov	w8, #0xffffffff            	// #-1
  408194:	stur	w8, [x29, #-4]
  408198:	b	408248 <scols_reset_iter@plt+0x59b8>
  40819c:	ldr	x8, [sp, #32]
  4081a0:	ldr	x0, [sp, #24]
  4081a4:	ldr	x9, [sp, #8]
  4081a8:	ldr	x10, [sp, #24]
  4081ac:	subs	x1, x9, x10
  4081b0:	blr	x8
  4081b4:	str	w0, [sp, #4]
  4081b8:	ldr	w11, [sp, #4]
  4081bc:	cmp	w11, #0x0
  4081c0:	cset	w11, ge  // ge = tcont
  4081c4:	tbnz	w11, #0, 4081d4 <scols_reset_iter@plt+0x5944>
  4081c8:	ldr	w8, [sp, #4]
  4081cc:	stur	w8, [x29, #-4]
  4081d0:	b	408248 <scols_reset_iter@plt+0x59b8>
  4081d4:	ldr	w8, [sp, #4]
  4081d8:	mov	w9, #0x8                   	// #8
  4081dc:	sdiv	w10, w8, w9
  4081e0:	mul	w10, w10, w9
  4081e4:	subs	w8, w8, w10
  4081e8:	mov	w10, #0x1                   	// #1
  4081ec:	lsl	w8, w10, w8
  4081f0:	ldur	x11, [x29, #-24]
  4081f4:	ldr	w10, [sp, #4]
  4081f8:	sdiv	w9, w10, w9
  4081fc:	mov	w0, w9
  408200:	sxtw	x12, w0
  408204:	add	x11, x11, x12
  408208:	ldrsb	w9, [x11]
  40820c:	orr	w8, w9, w8
  408210:	strb	w8, [x11]
  408214:	mov	x11, xzr
  408218:	str	x11, [sp, #24]
  40821c:	ldr	x11, [sp, #8]
  408220:	cbz	x11, 408234 <scols_reset_iter@plt+0x59a4>
  408224:	ldr	x8, [sp, #8]
  408228:	ldrb	w9, [x8]
  40822c:	cbnz	w9, 408234 <scols_reset_iter@plt+0x59a4>
  408230:	b	408244 <scols_reset_iter@plt+0x59b4>
  408234:	ldr	x8, [sp, #16]
  408238:	add	x8, x8, #0x1
  40823c:	str	x8, [sp, #16]
  408240:	b	4080f4 <scols_reset_iter@plt+0x5864>
  408244:	stur	wzr, [x29, #-4]
  408248:	ldur	w0, [x29, #-4]
  40824c:	ldp	x29, x30, [sp, #64]
  408250:	add	sp, sp, #0x50
  408254:	ret
  408258:	sub	sp, sp, #0x60
  40825c:	stp	x29, x30, [sp, #80]
  408260:	add	x29, sp, #0x50
  408264:	mov	x8, xzr
  408268:	stur	x0, [x29, #-16]
  40826c:	stur	x1, [x29, #-24]
  408270:	stur	x2, [x29, #-32]
  408274:	str	x8, [sp, #40]
  408278:	ldur	x8, [x29, #-16]
  40827c:	cbz	x8, 408290 <scols_reset_iter@plt+0x5a00>
  408280:	ldur	x8, [x29, #-32]
  408284:	cbz	x8, 408290 <scols_reset_iter@plt+0x5a00>
  408288:	ldur	x8, [x29, #-24]
  40828c:	cbnz	x8, 40829c <scols_reset_iter@plt+0x5a0c>
  408290:	mov	w8, #0xffffffea            	// #-22
  408294:	stur	w8, [x29, #-4]
  408298:	b	4083cc <scols_reset_iter@plt+0x5b3c>
  40829c:	ldur	x8, [x29, #-16]
  4082a0:	str	x8, [sp, #32]
  4082a4:	ldr	x8, [sp, #32]
  4082a8:	mov	w9, #0x0                   	// #0
  4082ac:	str	w9, [sp, #12]
  4082b0:	cbz	x8, 4082c8 <scols_reset_iter@plt+0x5a38>
  4082b4:	ldr	x8, [sp, #32]
  4082b8:	ldrsb	w9, [x8]
  4082bc:	cmp	w9, #0x0
  4082c0:	cset	w9, ne  // ne = any
  4082c4:	str	w9, [sp, #12]
  4082c8:	ldr	w8, [sp, #12]
  4082cc:	tbnz	w8, #0, 4082d4 <scols_reset_iter@plt+0x5a44>
  4082d0:	b	4083c8 <scols_reset_iter@plt+0x5b38>
  4082d4:	mov	x8, xzr
  4082d8:	str	x8, [sp, #24]
  4082dc:	ldr	x8, [sp, #40]
  4082e0:	cbnz	x8, 4082ec <scols_reset_iter@plt+0x5a5c>
  4082e4:	ldr	x8, [sp, #32]
  4082e8:	str	x8, [sp, #40]
  4082ec:	ldr	x8, [sp, #32]
  4082f0:	ldrsb	w9, [x8]
  4082f4:	cmp	w9, #0x2c
  4082f8:	b.ne	408304 <scols_reset_iter@plt+0x5a74>  // b.any
  4082fc:	ldr	x8, [sp, #32]
  408300:	str	x8, [sp, #24]
  408304:	ldr	x8, [sp, #32]
  408308:	ldrsb	w9, [x8, #1]
  40830c:	cbnz	w9, 40831c <scols_reset_iter@plt+0x5a8c>
  408310:	ldr	x8, [sp, #32]
  408314:	add	x8, x8, #0x1
  408318:	str	x8, [sp, #24]
  40831c:	ldr	x8, [sp, #40]
  408320:	cbz	x8, 40832c <scols_reset_iter@plt+0x5a9c>
  408324:	ldr	x8, [sp, #24]
  408328:	cbnz	x8, 408330 <scols_reset_iter@plt+0x5aa0>
  40832c:	b	4083b8 <scols_reset_iter@plt+0x5b28>
  408330:	ldr	x8, [sp, #24]
  408334:	ldr	x9, [sp, #40]
  408338:	cmp	x8, x9
  40833c:	b.hi	40834c <scols_reset_iter@plt+0x5abc>  // b.pmore
  408340:	mov	w8, #0xffffffff            	// #-1
  408344:	stur	w8, [x29, #-4]
  408348:	b	4083cc <scols_reset_iter@plt+0x5b3c>
  40834c:	ldur	x8, [x29, #-32]
  408350:	ldr	x0, [sp, #40]
  408354:	ldr	x9, [sp, #24]
  408358:	ldr	x10, [sp, #40]
  40835c:	subs	x1, x9, x10
  408360:	blr	x8
  408364:	str	x0, [sp, #16]
  408368:	ldr	x8, [sp, #16]
  40836c:	cmp	x8, #0x0
  408370:	cset	w11, ge  // ge = tcont
  408374:	tbnz	w11, #0, 408384 <scols_reset_iter@plt+0x5af4>
  408378:	ldr	x8, [sp, #16]
  40837c:	stur	w8, [x29, #-4]
  408380:	b	4083cc <scols_reset_iter@plt+0x5b3c>
  408384:	ldr	x8, [sp, #16]
  408388:	ldur	x9, [x29, #-24]
  40838c:	ldr	x10, [x9]
  408390:	orr	x8, x10, x8
  408394:	str	x8, [x9]
  408398:	mov	x8, xzr
  40839c:	str	x8, [sp, #40]
  4083a0:	ldr	x8, [sp, #24]
  4083a4:	cbz	x8, 4083b8 <scols_reset_iter@plt+0x5b28>
  4083a8:	ldr	x8, [sp, #24]
  4083ac:	ldrb	w9, [x8]
  4083b0:	cbnz	w9, 4083b8 <scols_reset_iter@plt+0x5b28>
  4083b4:	b	4083c8 <scols_reset_iter@plt+0x5b38>
  4083b8:	ldr	x8, [sp, #32]
  4083bc:	add	x8, x8, #0x1
  4083c0:	str	x8, [sp, #32]
  4083c4:	b	4082a4 <scols_reset_iter@plt+0x5a14>
  4083c8:	stur	wzr, [x29, #-4]
  4083cc:	ldur	w0, [x29, #-4]
  4083d0:	ldp	x29, x30, [sp, #80]
  4083d4:	add	sp, sp, #0x60
  4083d8:	ret
  4083dc:	sub	sp, sp, #0x50
  4083e0:	stp	x29, x30, [sp, #64]
  4083e4:	add	x29, sp, #0x40
  4083e8:	mov	x8, xzr
  4083ec:	stur	x0, [x29, #-16]
  4083f0:	stur	x1, [x29, #-24]
  4083f4:	str	x2, [sp, #32]
  4083f8:	str	w3, [sp, #28]
  4083fc:	str	x8, [sp, #16]
  408400:	ldur	x8, [x29, #-16]
  408404:	cbnz	x8, 408410 <scols_reset_iter@plt+0x5b80>
  408408:	stur	wzr, [x29, #-4]
  40840c:	b	4085b8 <scols_reset_iter@plt+0x5d28>
  408410:	ldr	w8, [sp, #28]
  408414:	ldur	x9, [x29, #-24]
  408418:	str	w8, [x9]
  40841c:	ldr	x9, [sp, #32]
  408420:	str	w8, [x9]
  408424:	bl	4027f0 <__errno_location@plt>
  408428:	str	wzr, [x0]
  40842c:	ldur	x9, [x29, #-16]
  408430:	ldrsb	w8, [x9]
  408434:	cmp	w8, #0x3a
  408438:	b.ne	4084a0 <scols_reset_iter@plt+0x5c10>  // b.any
  40843c:	ldur	x8, [x29, #-16]
  408440:	add	x8, x8, #0x1
  408444:	stur	x8, [x29, #-16]
  408448:	ldur	x0, [x29, #-16]
  40844c:	add	x1, sp, #0x10
  408450:	mov	w2, #0xa                   	// #10
  408454:	bl	402630 <strtol@plt>
  408458:	ldr	x8, [sp, #32]
  40845c:	str	w0, [x8]
  408460:	bl	4027f0 <__errno_location@plt>
  408464:	ldr	w9, [x0]
  408468:	cbnz	w9, 408490 <scols_reset_iter@plt+0x5c00>
  40846c:	ldr	x8, [sp, #16]
  408470:	cbz	x8, 408490 <scols_reset_iter@plt+0x5c00>
  408474:	ldr	x8, [sp, #16]
  408478:	ldrsb	w9, [x8]
  40847c:	cbnz	w9, 408490 <scols_reset_iter@plt+0x5c00>
  408480:	ldr	x8, [sp, #16]
  408484:	ldur	x9, [x29, #-16]
  408488:	cmp	x8, x9
  40848c:	b.ne	40849c <scols_reset_iter@plt+0x5c0c>  // b.any
  408490:	mov	w8, #0xffffffff            	// #-1
  408494:	stur	w8, [x29, #-4]
  408498:	b	4085b8 <scols_reset_iter@plt+0x5d28>
  40849c:	b	4085b4 <scols_reset_iter@plt+0x5d24>
  4084a0:	ldur	x0, [x29, #-16]
  4084a4:	add	x1, sp, #0x10
  4084a8:	mov	w2, #0xa                   	// #10
  4084ac:	bl	402630 <strtol@plt>
  4084b0:	ldur	x8, [x29, #-24]
  4084b4:	str	w0, [x8]
  4084b8:	ldr	x8, [sp, #32]
  4084bc:	str	w0, [x8]
  4084c0:	bl	4027f0 <__errno_location@plt>
  4084c4:	ldr	w9, [x0]
  4084c8:	cbnz	w9, 4084e4 <scols_reset_iter@plt+0x5c54>
  4084cc:	ldr	x8, [sp, #16]
  4084d0:	cbz	x8, 4084e4 <scols_reset_iter@plt+0x5c54>
  4084d4:	ldr	x8, [sp, #16]
  4084d8:	ldur	x9, [x29, #-16]
  4084dc:	cmp	x8, x9
  4084e0:	b.ne	4084f0 <scols_reset_iter@plt+0x5c60>  // b.any
  4084e4:	mov	w8, #0xffffffff            	// #-1
  4084e8:	stur	w8, [x29, #-4]
  4084ec:	b	4085b8 <scols_reset_iter@plt+0x5d28>
  4084f0:	ldr	x8, [sp, #16]
  4084f4:	ldrsb	w9, [x8]
  4084f8:	cmp	w9, #0x3a
  4084fc:	b.ne	40851c <scols_reset_iter@plt+0x5c8c>  // b.any
  408500:	ldr	x8, [sp, #16]
  408504:	ldrb	w9, [x8, #1]
  408508:	cbnz	w9, 40851c <scols_reset_iter@plt+0x5c8c>
  40850c:	ldr	w8, [sp, #28]
  408510:	ldr	x9, [sp, #32]
  408514:	str	w8, [x9]
  408518:	b	4085b4 <scols_reset_iter@plt+0x5d24>
  40851c:	ldr	x8, [sp, #16]
  408520:	ldrsb	w9, [x8]
  408524:	cmp	w9, #0x2d
  408528:	b.eq	40853c <scols_reset_iter@plt+0x5cac>  // b.none
  40852c:	ldr	x8, [sp, #16]
  408530:	ldrsb	w9, [x8]
  408534:	cmp	w9, #0x3a
  408538:	b.ne	4085b4 <scols_reset_iter@plt+0x5d24>  // b.any
  40853c:	add	x1, sp, #0x10
  408540:	ldr	x8, [sp, #16]
  408544:	add	x8, x8, #0x1
  408548:	stur	x8, [x29, #-16]
  40854c:	mov	x8, xzr
  408550:	str	x8, [sp, #16]
  408554:	str	x1, [sp, #8]
  408558:	bl	4027f0 <__errno_location@plt>
  40855c:	str	wzr, [x0]
  408560:	ldur	x0, [x29, #-16]
  408564:	ldr	x1, [sp, #8]
  408568:	mov	w2, #0xa                   	// #10
  40856c:	bl	402630 <strtol@plt>
  408570:	ldr	x8, [sp, #32]
  408574:	str	w0, [x8]
  408578:	bl	4027f0 <__errno_location@plt>
  40857c:	ldr	w9, [x0]
  408580:	cbnz	w9, 4085a8 <scols_reset_iter@plt+0x5d18>
  408584:	ldr	x8, [sp, #16]
  408588:	cbz	x8, 4085a8 <scols_reset_iter@plt+0x5d18>
  40858c:	ldr	x8, [sp, #16]
  408590:	ldrsb	w9, [x8]
  408594:	cbnz	w9, 4085a8 <scols_reset_iter@plt+0x5d18>
  408598:	ldr	x8, [sp, #16]
  40859c:	ldur	x9, [x29, #-16]
  4085a0:	cmp	x8, x9
  4085a4:	b.ne	4085b4 <scols_reset_iter@plt+0x5d24>  // b.any
  4085a8:	mov	w8, #0xffffffff            	// #-1
  4085ac:	stur	w8, [x29, #-4]
  4085b0:	b	4085b8 <scols_reset_iter@plt+0x5d28>
  4085b4:	stur	wzr, [x29, #-4]
  4085b8:	ldur	w0, [x29, #-4]
  4085bc:	ldp	x29, x30, [sp, #64]
  4085c0:	add	sp, sp, #0x50
  4085c4:	ret
  4085c8:	sub	sp, sp, #0x50
  4085cc:	stp	x29, x30, [sp, #64]
  4085d0:	add	x29, sp, #0x40
  4085d4:	stur	x0, [x29, #-16]
  4085d8:	stur	x1, [x29, #-24]
  4085dc:	ldur	x8, [x29, #-16]
  4085e0:	mov	w9, #0x0                   	// #0
  4085e4:	str	w9, [sp, #4]
  4085e8:	cbz	x8, 4085fc <scols_reset_iter@plt+0x5d6c>
  4085ec:	ldur	x8, [x29, #-24]
  4085f0:	cmp	x8, #0x0
  4085f4:	cset	w9, ne  // ne = any
  4085f8:	str	w9, [sp, #4]
  4085fc:	ldr	w8, [sp, #4]
  408600:	tbnz	w8, #0, 408608 <scols_reset_iter@plt+0x5d78>
  408604:	b	4086f4 <scols_reset_iter@plt+0x5e64>
  408608:	ldur	x0, [x29, #-16]
  40860c:	add	x1, sp, #0x20
  408610:	bl	408708 <scols_reset_iter@plt+0x5e78>
  408614:	str	x0, [sp, #16]
  408618:	ldur	x0, [x29, #-24]
  40861c:	add	x1, sp, #0x18
  408620:	bl	408708 <scols_reset_iter@plt+0x5e78>
  408624:	str	x0, [sp, #8]
  408628:	ldr	x8, [sp, #32]
  40862c:	ldr	x9, [sp, #24]
  408630:	add	x8, x8, x9
  408634:	cbnz	x8, 408644 <scols_reset_iter@plt+0x5db4>
  408638:	mov	w8, #0x1                   	// #1
  40863c:	stur	w8, [x29, #-4]
  408640:	b	4086f8 <scols_reset_iter@plt+0x5e68>
  408644:	ldr	x8, [sp, #32]
  408648:	ldr	x9, [sp, #24]
  40864c:	add	x8, x8, x9
  408650:	cmp	x8, #0x1
  408654:	b.ne	408694 <scols_reset_iter@plt+0x5e04>  // b.any
  408658:	ldr	x8, [sp, #16]
  40865c:	cbz	x8, 408670 <scols_reset_iter@plt+0x5de0>
  408660:	ldr	x8, [sp, #16]
  408664:	ldrsb	w9, [x8]
  408668:	cmp	w9, #0x2f
  40866c:	b.eq	408688 <scols_reset_iter@plt+0x5df8>  // b.none
  408670:	ldr	x8, [sp, #8]
  408674:	cbz	x8, 408694 <scols_reset_iter@plt+0x5e04>
  408678:	ldr	x8, [sp, #8]
  40867c:	ldrsb	w9, [x8]
  408680:	cmp	w9, #0x2f
  408684:	b.ne	408694 <scols_reset_iter@plt+0x5e04>  // b.any
  408688:	mov	w8, #0x1                   	// #1
  40868c:	stur	w8, [x29, #-4]
  408690:	b	4086f8 <scols_reset_iter@plt+0x5e68>
  408694:	ldr	x8, [sp, #16]
  408698:	cbz	x8, 4086a4 <scols_reset_iter@plt+0x5e14>
  40869c:	ldr	x8, [sp, #8]
  4086a0:	cbnz	x8, 4086a8 <scols_reset_iter@plt+0x5e18>
  4086a4:	b	4086f4 <scols_reset_iter@plt+0x5e64>
  4086a8:	ldr	x8, [sp, #32]
  4086ac:	ldr	x9, [sp, #24]
  4086b0:	cmp	x8, x9
  4086b4:	b.ne	4086cc <scols_reset_iter@plt+0x5e3c>  // b.any
  4086b8:	ldr	x0, [sp, #16]
  4086bc:	ldr	x1, [sp, #8]
  4086c0:	ldr	x2, [sp, #32]
  4086c4:	bl	402460 <strncmp@plt>
  4086c8:	cbz	w0, 4086d0 <scols_reset_iter@plt+0x5e40>
  4086cc:	b	4086f4 <scols_reset_iter@plt+0x5e64>
  4086d0:	ldr	x8, [sp, #16]
  4086d4:	ldr	x9, [sp, #32]
  4086d8:	add	x8, x8, x9
  4086dc:	stur	x8, [x29, #-16]
  4086e0:	ldr	x8, [sp, #8]
  4086e4:	ldr	x9, [sp, #24]
  4086e8:	add	x8, x8, x9
  4086ec:	stur	x8, [x29, #-24]
  4086f0:	b	4085dc <scols_reset_iter@plt+0x5d4c>
  4086f4:	stur	wzr, [x29, #-4]
  4086f8:	ldur	w0, [x29, #-4]
  4086fc:	ldp	x29, x30, [sp, #64]
  408700:	add	sp, sp, #0x50
  408704:	ret
  408708:	sub	sp, sp, #0x30
  40870c:	str	x0, [sp, #32]
  408710:	str	x1, [sp, #24]
  408714:	ldr	x8, [sp, #32]
  408718:	str	x8, [sp, #16]
  40871c:	ldr	x8, [sp, #24]
  408720:	str	xzr, [x8]
  408724:	ldr	x8, [sp, #16]
  408728:	mov	w9, #0x0                   	// #0
  40872c:	str	w9, [sp, #4]
  408730:	cbz	x8, 408760 <scols_reset_iter@plt+0x5ed0>
  408734:	ldr	x8, [sp, #16]
  408738:	ldrsb	w9, [x8]
  40873c:	mov	w10, #0x0                   	// #0
  408740:	cmp	w9, #0x2f
  408744:	str	w10, [sp, #4]
  408748:	b.ne	408760 <scols_reset_iter@plt+0x5ed0>  // b.any
  40874c:	ldr	x8, [sp, #16]
  408750:	ldrsb	w9, [x8, #1]
  408754:	cmp	w9, #0x2f
  408758:	cset	w9, eq  // eq = none
  40875c:	str	w9, [sp, #4]
  408760:	ldr	w8, [sp, #4]
  408764:	tbnz	w8, #0, 40876c <scols_reset_iter@plt+0x5edc>
  408768:	b	40877c <scols_reset_iter@plt+0x5eec>
  40876c:	ldr	x8, [sp, #16]
  408770:	add	x8, x8, #0x1
  408774:	str	x8, [sp, #16]
  408778:	b	408724 <scols_reset_iter@plt+0x5e94>
  40877c:	ldr	x8, [sp, #16]
  408780:	cbz	x8, 408790 <scols_reset_iter@plt+0x5f00>
  408784:	ldr	x8, [sp, #16]
  408788:	ldrb	w9, [x8]
  40878c:	cbnz	w9, 40879c <scols_reset_iter@plt+0x5f0c>
  408790:	mov	x8, xzr
  408794:	str	x8, [sp, #40]
  408798:	b	408810 <scols_reset_iter@plt+0x5f80>
  40879c:	ldr	x8, [sp, #24]
  4087a0:	mov	x9, #0x1                   	// #1
  4087a4:	str	x9, [x8]
  4087a8:	ldr	x8, [sp, #16]
  4087ac:	add	x8, x8, #0x1
  4087b0:	str	x8, [sp, #8]
  4087b4:	ldr	x8, [sp, #8]
  4087b8:	ldrsb	w9, [x8]
  4087bc:	mov	w10, #0x0                   	// #0
  4087c0:	str	w10, [sp]
  4087c4:	cbz	w9, 4087dc <scols_reset_iter@plt+0x5f4c>
  4087c8:	ldr	x8, [sp, #8]
  4087cc:	ldrsb	w9, [x8]
  4087d0:	cmp	w9, #0x2f
  4087d4:	cset	w9, ne  // ne = any
  4087d8:	str	w9, [sp]
  4087dc:	ldr	w8, [sp]
  4087e0:	tbnz	w8, #0, 4087e8 <scols_reset_iter@plt+0x5f58>
  4087e4:	b	408808 <scols_reset_iter@plt+0x5f78>
  4087e8:	ldr	x8, [sp, #24]
  4087ec:	ldr	x9, [x8]
  4087f0:	add	x9, x9, #0x1
  4087f4:	str	x9, [x8]
  4087f8:	ldr	x8, [sp, #8]
  4087fc:	add	x8, x8, #0x1
  408800:	str	x8, [sp, #8]
  408804:	b	4087b4 <scols_reset_iter@plt+0x5f24>
  408808:	ldr	x8, [sp, #16]
  40880c:	str	x8, [sp, #40]
  408810:	ldr	x0, [sp, #40]
  408814:	add	sp, sp, #0x30
  408818:	ret
  40881c:	sub	sp, sp, #0x40
  408820:	stp	x29, x30, [sp, #48]
  408824:	add	x29, sp, #0x30
  408828:	stur	x0, [x29, #-16]
  40882c:	str	x1, [sp, #24]
  408830:	str	x2, [sp, #16]
  408834:	ldur	x8, [x29, #-16]
  408838:	cbnz	x8, 408858 <scols_reset_iter@plt+0x5fc8>
  40883c:	ldr	x8, [sp, #24]
  408840:	cbnz	x8, 408858 <scols_reset_iter@plt+0x5fc8>
  408844:	adrp	x0, 40b000 <scols_reset_iter@plt+0x8770>
  408848:	add	x0, x0, #0xcf
  40884c:	bl	402510 <strdup@plt>
  408850:	stur	x0, [x29, #-8]
  408854:	b	40898c <scols_reset_iter@plt+0x60fc>
  408858:	ldur	x8, [x29, #-16]
  40885c:	cbnz	x8, 408874 <scols_reset_iter@plt+0x5fe4>
  408860:	ldr	x0, [sp, #24]
  408864:	ldr	x1, [sp, #16]
  408868:	bl	4026f0 <strndup@plt>
  40886c:	stur	x0, [x29, #-8]
  408870:	b	40898c <scols_reset_iter@plt+0x60fc>
  408874:	ldr	x8, [sp, #24]
  408878:	cbnz	x8, 40888c <scols_reset_iter@plt+0x5ffc>
  40887c:	ldur	x0, [x29, #-16]
  408880:	bl	402510 <strdup@plt>
  408884:	stur	x0, [x29, #-8]
  408888:	b	40898c <scols_reset_iter@plt+0x60fc>
  40888c:	ldur	x8, [x29, #-16]
  408890:	cbz	x8, 408898 <scols_reset_iter@plt+0x6008>
  408894:	b	4088b8 <scols_reset_iter@plt+0x6028>
  408898:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7770>
  40889c:	add	x0, x0, #0xafe
  4088a0:	adrp	x1, 40b000 <scols_reset_iter@plt+0x8770>
  4088a4:	add	x1, x1, #0x3b4
  4088a8:	mov	w2, #0x383                 	// #899
  4088ac:	adrp	x3, 40b000 <scols_reset_iter@plt+0x8770>
  4088b0:	add	x3, x3, #0x3c3
  4088b4:	bl	4027e0 <__assert_fail@plt>
  4088b8:	ldr	x8, [sp, #24]
  4088bc:	cbz	x8, 4088c4 <scols_reset_iter@plt+0x6034>
  4088c0:	b	4088e4 <scols_reset_iter@plt+0x6054>
  4088c4:	adrp	x0, 40b000 <scols_reset_iter@plt+0x8770>
  4088c8:	add	x0, x0, #0x3f8
  4088cc:	adrp	x1, 40b000 <scols_reset_iter@plt+0x8770>
  4088d0:	add	x1, x1, #0x3b4
  4088d4:	mov	w2, #0x384                 	// #900
  4088d8:	adrp	x3, 40b000 <scols_reset_iter@plt+0x8770>
  4088dc:	add	x3, x3, #0x3c3
  4088e0:	bl	4027e0 <__assert_fail@plt>
  4088e4:	ldur	x0, [x29, #-16]
  4088e8:	bl	402280 <strlen@plt>
  4088ec:	str	x0, [sp, #8]
  4088f0:	ldr	x8, [sp, #16]
  4088f4:	ldr	x9, [sp, #8]
  4088f8:	mov	x10, #0xffffffffffffffff    	// #-1
  4088fc:	subs	x9, x10, x9
  408900:	cmp	x8, x9
  408904:	b.ls	408914 <scols_reset_iter@plt+0x6084>  // b.plast
  408908:	mov	x8, xzr
  40890c:	stur	x8, [x29, #-8]
  408910:	b	40898c <scols_reset_iter@plt+0x60fc>
  408914:	ldr	x8, [sp, #8]
  408918:	ldr	x9, [sp, #16]
  40891c:	add	x8, x8, x9
  408920:	add	x0, x8, #0x1
  408924:	bl	402430 <malloc@plt>
  408928:	str	x0, [sp]
  40892c:	ldr	x8, [sp]
  408930:	cbnz	x8, 408940 <scols_reset_iter@plt+0x60b0>
  408934:	mov	x8, xzr
  408938:	stur	x8, [x29, #-8]
  40893c:	b	40898c <scols_reset_iter@plt+0x60fc>
  408940:	ldr	x0, [sp]
  408944:	ldur	x1, [x29, #-16]
  408948:	ldr	x2, [sp, #8]
  40894c:	bl	402250 <memcpy@plt>
  408950:	ldr	x8, [sp]
  408954:	ldr	x9, [sp, #8]
  408958:	add	x0, x8, x9
  40895c:	ldr	x1, [sp, #24]
  408960:	ldr	x2, [sp, #16]
  408964:	bl	402250 <memcpy@plt>
  408968:	ldr	x8, [sp]
  40896c:	ldr	x9, [sp, #8]
  408970:	ldr	x10, [sp, #16]
  408974:	add	x9, x9, x10
  408978:	add	x8, x8, x9
  40897c:	mov	w11, #0x0                   	// #0
  408980:	strb	w11, [x8]
  408984:	ldr	x8, [sp]
  408988:	stur	x8, [x29, #-8]
  40898c:	ldur	x0, [x29, #-8]
  408990:	ldp	x29, x30, [sp, #48]
  408994:	add	sp, sp, #0x40
  408998:	ret
  40899c:	sub	sp, sp, #0x40
  4089a0:	stp	x29, x30, [sp, #48]
  4089a4:	add	x29, sp, #0x30
  4089a8:	stur	x0, [x29, #-8]
  4089ac:	stur	x1, [x29, #-16]
  4089b0:	ldur	x0, [x29, #-8]
  4089b4:	ldur	x1, [x29, #-16]
  4089b8:	ldur	x8, [x29, #-16]
  4089bc:	str	x0, [sp, #24]
  4089c0:	str	x1, [sp, #16]
  4089c4:	cbz	x8, 4089d8 <scols_reset_iter@plt+0x6148>
  4089c8:	ldur	x0, [x29, #-16]
  4089cc:	bl	402280 <strlen@plt>
  4089d0:	str	x0, [sp, #8]
  4089d4:	b	4089e0 <scols_reset_iter@plt+0x6150>
  4089d8:	mov	x8, xzr
  4089dc:	str	x8, [sp, #8]
  4089e0:	ldr	x8, [sp, #8]
  4089e4:	ldr	x0, [sp, #24]
  4089e8:	ldr	x1, [sp, #16]
  4089ec:	mov	x2, x8
  4089f0:	bl	40881c <scols_reset_iter@plt+0x5f8c>
  4089f4:	ldp	x29, x30, [sp, #48]
  4089f8:	add	sp, sp, #0x40
  4089fc:	ret
  408a00:	sub	sp, sp, #0x140
  408a04:	stp	x29, x30, [sp, #288]
  408a08:	str	x28, [sp, #304]
  408a0c:	add	x29, sp, #0x120
  408a10:	sub	x8, x29, #0x38
  408a14:	str	q7, [sp, #112]
  408a18:	str	q6, [sp, #96]
  408a1c:	str	q5, [sp, #80]
  408a20:	str	q4, [sp, #64]
  408a24:	str	q3, [sp, #48]
  408a28:	str	q2, [sp, #32]
  408a2c:	str	q1, [sp, #16]
  408a30:	str	q0, [sp]
  408a34:	str	x7, [sp, #168]
  408a38:	str	x6, [sp, #160]
  408a3c:	str	x5, [sp, #152]
  408a40:	str	x4, [sp, #144]
  408a44:	str	x3, [sp, #136]
  408a48:	str	x2, [sp, #128]
  408a4c:	stur	x0, [x29, #-16]
  408a50:	stur	x1, [x29, #-24]
  408a54:	mov	w9, #0xffffff80            	// #-128
  408a58:	stur	w9, [x29, #-28]
  408a5c:	mov	w9, #0xffffffd0            	// #-48
  408a60:	stur	w9, [x29, #-32]
  408a64:	mov	x10, sp
  408a68:	add	x10, x10, #0x80
  408a6c:	stur	x10, [x29, #-40]
  408a70:	add	x10, sp, #0x80
  408a74:	add	x10, x10, #0x30
  408a78:	stur	x10, [x29, #-48]
  408a7c:	add	x10, x29, #0x20
  408a80:	stur	x10, [x29, #-56]
  408a84:	ldur	x1, [x29, #-24]
  408a88:	ldr	q0, [x8]
  408a8c:	ldr	q1, [x8, #16]
  408a90:	stur	q1, [x29, #-96]
  408a94:	stur	q0, [x29, #-112]
  408a98:	sub	x0, x29, #0x40
  408a9c:	sub	x2, x29, #0x70
  408aa0:	bl	4026c0 <vasprintf@plt>
  408aa4:	stur	w0, [x29, #-76]
  408aa8:	ldur	w9, [x29, #-76]
  408aac:	tbz	w9, #31, 408ac0 <scols_reset_iter@plt+0x6230>
  408ab0:	b	408ab4 <scols_reset_iter@plt+0x6224>
  408ab4:	mov	x8, xzr
  408ab8:	stur	x8, [x29, #-8]
  408abc:	b	408ae8 <scols_reset_iter@plt+0x6258>
  408ac0:	ldur	x0, [x29, #-16]
  408ac4:	ldur	x1, [x29, #-64]
  408ac8:	ldursw	x2, [x29, #-76]
  408acc:	bl	40881c <scols_reset_iter@plt+0x5f8c>
  408ad0:	stur	x0, [x29, #-72]
  408ad4:	ldur	x0, [x29, #-64]
  408ad8:	bl	402670 <free@plt>
  408adc:	ldur	x8, [x29, #-72]
  408ae0:	stur	x8, [x29, #-8]
  408ae4:	b	408ae8 <scols_reset_iter@plt+0x6258>
  408ae8:	ldur	x0, [x29, #-8]
  408aec:	ldr	x28, [sp, #304]
  408af0:	ldp	x29, x30, [sp, #288]
  408af4:	add	sp, sp, #0x140
  408af8:	ret
  408afc:	sub	sp, sp, #0x50
  408b00:	stp	x29, x30, [sp, #64]
  408b04:	add	x29, sp, #0x40
  408b08:	stur	x0, [x29, #-16]
  408b0c:	stur	x1, [x29, #-24]
  408b10:	str	x2, [sp, #32]
  408b14:	str	w3, [sp, #28]
  408b18:	ldur	x8, [x29, #-16]
  408b1c:	ldr	x8, [x8]
  408b20:	str	x8, [sp, #16]
  408b24:	ldr	x8, [sp, #16]
  408b28:	ldrb	w9, [x8]
  408b2c:	cbnz	w9, 408b70 <scols_reset_iter@plt+0x62e0>
  408b30:	ldur	x8, [x29, #-16]
  408b34:	ldr	x8, [x8]
  408b38:	ldrsb	w9, [x8]
  408b3c:	cbnz	w9, 408b44 <scols_reset_iter@plt+0x62b4>
  408b40:	b	408b64 <scols_reset_iter@plt+0x62d4>
  408b44:	adrp	x0, 40b000 <scols_reset_iter@plt+0x8770>
  408b48:	add	x0, x0, #0x3ff
  408b4c:	adrp	x1, 40b000 <scols_reset_iter@plt+0x8770>
  408b50:	add	x1, x1, #0x3b4
  408b54:	mov	w2, #0x3c6                 	// #966
  408b58:	adrp	x3, 40b000 <scols_reset_iter@plt+0x8770>
  408b5c:	add	x3, x3, #0x40f
  408b60:	bl	4027e0 <__assert_fail@plt>
  408b64:	mov	x8, xzr
  408b68:	stur	x8, [x29, #-8]
  408b6c:	b	408d60 <scols_reset_iter@plt+0x64d0>
  408b70:	ldr	x0, [sp, #16]
  408b74:	ldr	x1, [sp, #32]
  408b78:	bl	402700 <strspn@plt>
  408b7c:	ldr	x8, [sp, #16]
  408b80:	add	x8, x8, x0
  408b84:	str	x8, [sp, #16]
  408b88:	ldr	x8, [sp, #16]
  408b8c:	ldrb	w9, [x8]
  408b90:	cbnz	w9, 408bac <scols_reset_iter@plt+0x631c>
  408b94:	ldr	x8, [sp, #16]
  408b98:	ldur	x9, [x29, #-16]
  408b9c:	str	x8, [x9]
  408ba0:	mov	x8, xzr
  408ba4:	stur	x8, [x29, #-8]
  408ba8:	b	408d60 <scols_reset_iter@plt+0x64d0>
  408bac:	ldr	w8, [sp, #28]
  408bb0:	cbz	w8, 408cac <scols_reset_iter@plt+0x641c>
  408bb4:	ldr	x8, [sp, #16]
  408bb8:	ldrsb	w1, [x8]
  408bbc:	adrp	x0, 40b000 <scols_reset_iter@plt+0x8770>
  408bc0:	add	x0, x0, #0x44d
  408bc4:	bl	402710 <strchr@plt>
  408bc8:	cbz	x0, 408cac <scols_reset_iter@plt+0x641c>
  408bcc:	ldr	x8, [sp, #16]
  408bd0:	ldrb	w9, [x8]
  408bd4:	add	x8, sp, #0xe
  408bd8:	strb	w9, [sp, #14]
  408bdc:	mov	w9, #0x0                   	// #0
  408be0:	strb	w9, [x8, #1]
  408be4:	ldr	x10, [sp, #16]
  408be8:	add	x0, x10, #0x1
  408bec:	mov	x1, x8
  408bf0:	bl	408d70 <scols_reset_iter@plt+0x64e0>
  408bf4:	ldur	x8, [x29, #-24]
  408bf8:	str	x0, [x8]
  408bfc:	ldr	x8, [sp, #16]
  408c00:	ldur	x10, [x29, #-24]
  408c04:	ldr	x10, [x10]
  408c08:	add	x10, x10, #0x1
  408c0c:	ldrsb	w9, [x8, x10]
  408c10:	cbz	w9, 408c6c <scols_reset_iter@plt+0x63dc>
  408c14:	ldr	x8, [sp, #16]
  408c18:	ldur	x9, [x29, #-24]
  408c1c:	ldr	x9, [x9]
  408c20:	add	x9, x9, #0x1
  408c24:	ldrsb	w10, [x8, x9]
  408c28:	ldrsb	w11, [sp, #14]
  408c2c:	cmp	w10, w11
  408c30:	b.ne	408c6c <scols_reset_iter@plt+0x63dc>  // b.any
  408c34:	ldr	x8, [sp, #16]
  408c38:	ldur	x9, [x29, #-24]
  408c3c:	ldr	x9, [x9]
  408c40:	add	x9, x9, #0x2
  408c44:	ldrsb	w10, [x8, x9]
  408c48:	cbz	w10, 408c84 <scols_reset_iter@plt+0x63f4>
  408c4c:	ldr	x0, [sp, #32]
  408c50:	ldr	x8, [sp, #16]
  408c54:	ldur	x9, [x29, #-24]
  408c58:	ldr	x9, [x9]
  408c5c:	add	x9, x9, #0x2
  408c60:	ldrsb	w1, [x8, x9]
  408c64:	bl	402710 <strchr@plt>
  408c68:	cbnz	x0, 408c84 <scols_reset_iter@plt+0x63f4>
  408c6c:	ldr	x8, [sp, #16]
  408c70:	ldur	x9, [x29, #-16]
  408c74:	str	x8, [x9]
  408c78:	mov	x8, xzr
  408c7c:	stur	x8, [x29, #-8]
  408c80:	b	408d60 <scols_reset_iter@plt+0x64d0>
  408c84:	ldr	x8, [sp, #16]
  408c88:	add	x9, x8, #0x1
  408c8c:	str	x9, [sp, #16]
  408c90:	ldur	x9, [x29, #-24]
  408c94:	ldr	x9, [x9]
  408c98:	add	x8, x8, x9
  408c9c:	add	x8, x8, #0x2
  408ca0:	ldur	x9, [x29, #-16]
  408ca4:	str	x8, [x9]
  408ca8:	b	408d58 <scols_reset_iter@plt+0x64c8>
  408cac:	ldr	w8, [sp, #28]
  408cb0:	cbz	w8, 408d2c <scols_reset_iter@plt+0x649c>
  408cb4:	ldr	x0, [sp, #16]
  408cb8:	ldr	x1, [sp, #32]
  408cbc:	bl	408d70 <scols_reset_iter@plt+0x64e0>
  408cc0:	ldur	x8, [x29, #-24]
  408cc4:	str	x0, [x8]
  408cc8:	ldr	x8, [sp, #16]
  408ccc:	ldur	x9, [x29, #-24]
  408cd0:	ldr	x9, [x9]
  408cd4:	ldrsb	w10, [x8, x9]
  408cd8:	cbz	w10, 408d10 <scols_reset_iter@plt+0x6480>
  408cdc:	ldr	x0, [sp, #32]
  408ce0:	ldr	x8, [sp, #16]
  408ce4:	ldur	x9, [x29, #-24]
  408ce8:	ldr	x9, [x9]
  408cec:	ldrsb	w1, [x8, x9]
  408cf0:	bl	402710 <strchr@plt>
  408cf4:	cbnz	x0, 408d10 <scols_reset_iter@plt+0x6480>
  408cf8:	ldr	x8, [sp, #16]
  408cfc:	ldur	x9, [x29, #-16]
  408d00:	str	x8, [x9]
  408d04:	mov	x8, xzr
  408d08:	stur	x8, [x29, #-8]
  408d0c:	b	408d60 <scols_reset_iter@plt+0x64d0>
  408d10:	ldr	x8, [sp, #16]
  408d14:	ldur	x9, [x29, #-24]
  408d18:	ldr	x9, [x9]
  408d1c:	add	x8, x8, x9
  408d20:	ldur	x9, [x29, #-16]
  408d24:	str	x8, [x9]
  408d28:	b	408d58 <scols_reset_iter@plt+0x64c8>
  408d2c:	ldr	x0, [sp, #16]
  408d30:	ldr	x1, [sp, #32]
  408d34:	bl	4027c0 <strcspn@plt>
  408d38:	ldur	x8, [x29, #-24]
  408d3c:	str	x0, [x8]
  408d40:	ldr	x8, [sp, #16]
  408d44:	ldur	x9, [x29, #-24]
  408d48:	ldr	x9, [x9]
  408d4c:	add	x8, x8, x9
  408d50:	ldur	x9, [x29, #-16]
  408d54:	str	x8, [x9]
  408d58:	ldr	x8, [sp, #16]
  408d5c:	stur	x8, [x29, #-8]
  408d60:	ldur	x0, [x29, #-8]
  408d64:	ldp	x29, x30, [sp, #64]
  408d68:	add	sp, sp, #0x50
  408d6c:	ret
  408d70:	sub	sp, sp, #0x30
  408d74:	stp	x29, x30, [sp, #32]
  408d78:	add	x29, sp, #0x20
  408d7c:	stur	x0, [x29, #-8]
  408d80:	str	x1, [sp, #16]
  408d84:	str	wzr, [sp, #12]
  408d88:	str	wzr, [sp, #8]
  408d8c:	ldur	x8, [x29, #-8]
  408d90:	ldrsw	x9, [sp, #8]
  408d94:	add	x8, x8, x9
  408d98:	ldrb	w10, [x8]
  408d9c:	cbz	w10, 408dfc <scols_reset_iter@plt+0x656c>
  408da0:	ldr	w8, [sp, #12]
  408da4:	cbz	w8, 408db0 <scols_reset_iter@plt+0x6520>
  408da8:	str	wzr, [sp, #12]
  408dac:	b	408dec <scols_reset_iter@plt+0x655c>
  408db0:	ldur	x8, [x29, #-8]
  408db4:	ldrsw	x9, [sp, #8]
  408db8:	ldrsb	w10, [x8, x9]
  408dbc:	cmp	w10, #0x5c
  408dc0:	b.ne	408dd0 <scols_reset_iter@plt+0x6540>  // b.any
  408dc4:	mov	w8, #0x1                   	// #1
  408dc8:	str	w8, [sp, #12]
  408dcc:	b	408dec <scols_reset_iter@plt+0x655c>
  408dd0:	ldr	x0, [sp, #16]
  408dd4:	ldur	x8, [x29, #-8]
  408dd8:	ldrsw	x9, [sp, #8]
  408ddc:	ldrsb	w1, [x8, x9]
  408de0:	bl	402710 <strchr@plt>
  408de4:	cbz	x0, 408dec <scols_reset_iter@plt+0x655c>
  408de8:	b	408dfc <scols_reset_iter@plt+0x656c>
  408dec:	ldr	w8, [sp, #8]
  408df0:	add	w8, w8, #0x1
  408df4:	str	w8, [sp, #8]
  408df8:	b	408d8c <scols_reset_iter@plt+0x64fc>
  408dfc:	ldr	w8, [sp, #8]
  408e00:	ldr	w9, [sp, #12]
  408e04:	subs	w8, w8, w9
  408e08:	mov	w0, w8
  408e0c:	sxtw	x0, w0
  408e10:	ldp	x29, x30, [sp, #32]
  408e14:	add	sp, sp, #0x30
  408e18:	ret
  408e1c:	sub	sp, sp, #0x30
  408e20:	stp	x29, x30, [sp, #32]
  408e24:	add	x29, sp, #0x20
  408e28:	mov	w8, #0x1                   	// #1
  408e2c:	str	x0, [sp, #16]
  408e30:	str	w8, [sp, #8]
  408e34:	ldr	x0, [sp, #16]
  408e38:	bl	402490 <fgetc@plt>
  408e3c:	str	w0, [sp, #12]
  408e40:	mov	w8, #0xffffffff            	// #-1
  408e44:	cmp	w0, w8
  408e48:	b.ne	408e58 <scols_reset_iter@plt+0x65c8>  // b.any
  408e4c:	mov	w8, #0x1                   	// #1
  408e50:	stur	w8, [x29, #-4]
  408e54:	b	408e74 <scols_reset_iter@plt+0x65e4>
  408e58:	ldr	w8, [sp, #12]
  408e5c:	cmp	w8, #0xa
  408e60:	b.ne	408e6c <scols_reset_iter@plt+0x65dc>  // b.any
  408e64:	stur	wzr, [x29, #-4]
  408e68:	b	408e74 <scols_reset_iter@plt+0x65e4>
  408e6c:	ldr	w8, [sp, #8]
  408e70:	tbnz	w8, #0, 408e34 <scols_reset_iter@plt+0x65a4>
  408e74:	ldur	w0, [x29, #-4]
  408e78:	ldp	x29, x30, [sp, #32]
  408e7c:	add	sp, sp, #0x30
  408e80:	ret
  408e84:	sub	sp, sp, #0x30
  408e88:	stp	x29, x30, [sp, #32]
  408e8c:	add	x29, sp, #0x20
  408e90:	mov	w8, #0x1                   	// #1
  408e94:	mov	x9, #0x5413                	// #21523
  408e98:	mov	x2, sp
  408e9c:	stur	x0, [x29, #-8]
  408ea0:	str	x1, [sp, #16]
  408ea4:	str	wzr, [sp, #12]
  408ea8:	str	wzr, [sp, #8]
  408eac:	mov	w0, w8
  408eb0:	mov	x1, x9
  408eb4:	bl	402860 <ioctl@plt>
  408eb8:	cbnz	w0, 408ecc <scols_reset_iter@plt+0x663c>
  408ebc:	ldrh	w8, [sp, #2]
  408ec0:	str	w8, [sp, #12]
  408ec4:	ldrh	w8, [sp]
  408ec8:	str	w8, [sp, #8]
  408ecc:	ldur	x8, [x29, #-8]
  408ed0:	cbz	x8, 408f00 <scols_reset_iter@plt+0x6670>
  408ed4:	ldr	w8, [sp, #12]
  408ed8:	cmp	w8, #0x0
  408edc:	cset	w8, gt
  408ee0:	tbnz	w8, #0, 408ef4 <scols_reset_iter@plt+0x6664>
  408ee4:	adrp	x0, 40b000 <scols_reset_iter@plt+0x8770>
  408ee8:	add	x0, x0, #0x450
  408eec:	bl	408f48 <scols_reset_iter@plt+0x66b8>
  408ef0:	str	w0, [sp, #12]
  408ef4:	ldr	w8, [sp, #12]
  408ef8:	ldur	x9, [x29, #-8]
  408efc:	str	w8, [x9]
  408f00:	ldr	x8, [sp, #16]
  408f04:	cbz	x8, 408f34 <scols_reset_iter@plt+0x66a4>
  408f08:	ldr	w8, [sp, #8]
  408f0c:	cmp	w8, #0x0
  408f10:	cset	w8, gt
  408f14:	tbnz	w8, #0, 408f28 <scols_reset_iter@plt+0x6698>
  408f18:	adrp	x0, 40b000 <scols_reset_iter@plt+0x8770>
  408f1c:	add	x0, x0, #0x458
  408f20:	bl	408f48 <scols_reset_iter@plt+0x66b8>
  408f24:	str	w0, [sp, #8]
  408f28:	ldr	w8, [sp, #8]
  408f2c:	ldr	x9, [sp, #16]
  408f30:	str	w8, [x9]
  408f34:	mov	w8, wzr
  408f38:	mov	w0, w8
  408f3c:	ldp	x29, x30, [sp, #32]
  408f40:	add	sp, sp, #0x30
  408f44:	ret
  408f48:	sub	sp, sp, #0x40
  408f4c:	stp	x29, x30, [sp, #48]
  408f50:	add	x29, sp, #0x30
  408f54:	stur	x0, [x29, #-16]
  408f58:	ldur	x0, [x29, #-16]
  408f5c:	bl	402800 <getenv@plt>
  408f60:	str	x0, [sp, #24]
  408f64:	ldr	x8, [sp, #24]
  408f68:	cbz	x8, 408ff4 <scols_reset_iter@plt+0x6764>
  408f6c:	add	x1, sp, #0x10
  408f70:	mov	x8, xzr
  408f74:	str	x8, [sp, #16]
  408f78:	str	x1, [sp]
  408f7c:	bl	4027f0 <__errno_location@plt>
  408f80:	str	wzr, [x0]
  408f84:	ldr	x0, [sp, #24]
  408f88:	ldr	x1, [sp]
  408f8c:	mov	w2, #0xa                   	// #10
  408f90:	bl	402630 <strtol@plt>
  408f94:	str	x0, [sp, #8]
  408f98:	bl	4027f0 <__errno_location@plt>
  408f9c:	ldr	w9, [x0]
  408fa0:	cbnz	w9, 408ff4 <scols_reset_iter@plt+0x6764>
  408fa4:	ldr	x8, [sp, #16]
  408fa8:	cbz	x8, 408ff4 <scols_reset_iter@plt+0x6764>
  408fac:	ldr	x8, [sp, #16]
  408fb0:	ldrsb	w9, [x8]
  408fb4:	cbnz	w9, 408ff4 <scols_reset_iter@plt+0x6764>
  408fb8:	ldr	x8, [sp, #16]
  408fbc:	ldr	x9, [sp, #24]
  408fc0:	cmp	x8, x9
  408fc4:	b.ls	408ff4 <scols_reset_iter@plt+0x6764>  // b.plast
  408fc8:	ldr	x8, [sp, #8]
  408fcc:	cmp	x8, #0x0
  408fd0:	cset	w9, le
  408fd4:	tbnz	w9, #0, 408ff4 <scols_reset_iter@plt+0x6764>
  408fd8:	ldr	x8, [sp, #8]
  408fdc:	mov	x9, #0x7fffffff            	// #2147483647
  408fe0:	cmp	x8, x9
  408fe4:	b.gt	408ff4 <scols_reset_iter@plt+0x6764>
  408fe8:	ldr	x8, [sp, #8]
  408fec:	stur	w8, [x29, #-4]
  408ff0:	b	408ffc <scols_reset_iter@plt+0x676c>
  408ff4:	mov	w8, #0xffffffff            	// #-1
  408ff8:	stur	w8, [x29, #-4]
  408ffc:	ldur	w0, [x29, #-4]
  409000:	ldp	x29, x30, [sp, #48]
  409004:	add	sp, sp, #0x40
  409008:	ret
  40900c:	sub	sp, sp, #0x20
  409010:	stp	x29, x30, [sp, #16]
  409014:	add	x29, sp, #0x10
  409018:	mov	x8, xzr
  40901c:	add	x9, sp, #0x8
  409020:	stur	w0, [x29, #-4]
  409024:	str	wzr, [sp, #8]
  409028:	mov	x0, x9
  40902c:	mov	x1, x8
  409030:	bl	408e84 <scols_reset_iter@plt+0x65f4>
  409034:	ldr	w10, [sp, #8]
  409038:	cmp	w10, #0x0
  40903c:	cset	w10, le
  409040:	tbnz	w10, #0, 409050 <scols_reset_iter@plt+0x67c0>
  409044:	ldr	w8, [sp, #8]
  409048:	str	w8, [sp, #4]
  40904c:	b	409058 <scols_reset_iter@plt+0x67c8>
  409050:	ldur	w8, [x29, #-4]
  409054:	str	w8, [sp, #4]
  409058:	ldr	w8, [sp, #4]
  40905c:	mov	w0, w8
  409060:	ldp	x29, x30, [sp, #16]
  409064:	add	sp, sp, #0x20
  409068:	ret
  40906c:	sub	sp, sp, #0x20
  409070:	stp	x29, x30, [sp, #16]
  409074:	add	x29, sp, #0x10
  409078:	mov	w8, wzr
  40907c:	mov	w0, w8
  409080:	bl	402750 <isatty@plt>
  409084:	cbz	w0, 409090 <scols_reset_iter@plt+0x6800>
  409088:	stur	wzr, [x29, #-4]
  40908c:	b	4090c8 <scols_reset_iter@plt+0x6838>
  409090:	mov	w0, #0x1                   	// #1
  409094:	bl	402750 <isatty@plt>
  409098:	cbz	w0, 4090a8 <scols_reset_iter@plt+0x6818>
  40909c:	mov	w8, #0x1                   	// #1
  4090a0:	stur	w8, [x29, #-4]
  4090a4:	b	4090c8 <scols_reset_iter@plt+0x6838>
  4090a8:	mov	w0, #0x2                   	// #2
  4090ac:	bl	402750 <isatty@plt>
  4090b0:	cbz	w0, 4090c0 <scols_reset_iter@plt+0x6830>
  4090b4:	mov	w8, #0x2                   	// #2
  4090b8:	stur	w8, [x29, #-4]
  4090bc:	b	4090c8 <scols_reset_iter@plt+0x6838>
  4090c0:	mov	w8, #0xffffffea            	// #-22
  4090c4:	stur	w8, [x29, #-4]
  4090c8:	ldur	w0, [x29, #-4]
  4090cc:	ldp	x29, x30, [sp, #16]
  4090d0:	add	sp, sp, #0x20
  4090d4:	ret
  4090d8:	sub	sp, sp, #0x60
  4090dc:	stp	x29, x30, [sp, #80]
  4090e0:	add	x29, sp, #0x50
  4090e4:	stur	x0, [x29, #-16]
  4090e8:	stur	x1, [x29, #-24]
  4090ec:	stur	x2, [x29, #-32]
  4090f0:	ldur	x8, [x29, #-24]
  4090f4:	cbz	x8, 409104 <scols_reset_iter@plt+0x6874>
  4090f8:	ldur	x8, [x29, #-24]
  4090fc:	mov	x9, xzr
  409100:	str	x9, [x8]
  409104:	ldur	x8, [x29, #-16]
  409108:	cbz	x8, 409118 <scols_reset_iter@plt+0x6888>
  40910c:	ldur	x8, [x29, #-16]
  409110:	mov	x9, xzr
  409114:	str	x9, [x8]
  409118:	ldur	x8, [x29, #-32]
  40911c:	cbz	x8, 40912c <scols_reset_iter@plt+0x689c>
  409120:	ldur	x8, [x29, #-32]
  409124:	mov	x9, xzr
  409128:	str	x9, [x8]
  40912c:	bl	40906c <scols_reset_iter@plt+0x67dc>
  409130:	str	w0, [sp, #28]
  409134:	ldr	w8, [sp, #28]
  409138:	cmp	w8, #0x0
  40913c:	cset	w8, ge  // ge = tcont
  409140:	tbnz	w8, #0, 409150 <scols_reset_iter@plt+0x68c0>
  409144:	ldr	w8, [sp, #28]
  409148:	stur	w8, [x29, #-4]
  40914c:	b	409260 <scols_reset_iter@plt+0x69d0>
  409150:	ldr	w0, [sp, #28]
  409154:	bl	402360 <ttyname@plt>
  409158:	str	x0, [sp, #40]
  40915c:	ldr	x8, [sp, #40]
  409160:	cbnz	x8, 409170 <scols_reset_iter@plt+0x68e0>
  409164:	mov	w8, #0xffffffff            	// #-1
  409168:	stur	w8, [x29, #-4]
  40916c:	b	409260 <scols_reset_iter@plt+0x69d0>
  409170:	ldur	x8, [x29, #-16]
  409174:	cbz	x8, 409184 <scols_reset_iter@plt+0x68f4>
  409178:	ldr	x8, [sp, #40]
  40917c:	ldur	x9, [x29, #-16]
  409180:	str	x8, [x9]
  409184:	ldur	x8, [x29, #-24]
  409188:	cbnz	x8, 409194 <scols_reset_iter@plt+0x6904>
  40918c:	ldur	x8, [x29, #-32]
  409190:	cbz	x8, 4091cc <scols_reset_iter@plt+0x693c>
  409194:	ldr	x0, [sp, #40]
  409198:	adrp	x1, 40b000 <scols_reset_iter@plt+0x8770>
  40919c:	add	x1, x1, #0x45e
  4091a0:	mov	x2, #0x5                   	// #5
  4091a4:	bl	402460 <strncmp@plt>
  4091a8:	cbnz	w0, 4091bc <scols_reset_iter@plt+0x692c>
  4091ac:	ldr	x8, [sp, #40]
  4091b0:	add	x8, x8, #0x5
  4091b4:	str	x8, [sp, #16]
  4091b8:	b	4091c4 <scols_reset_iter@plt+0x6934>
  4091bc:	ldr	x8, [sp, #40]
  4091c0:	str	x8, [sp, #16]
  4091c4:	ldr	x8, [sp, #16]
  4091c8:	str	x8, [sp, #40]
  4091cc:	ldur	x8, [x29, #-24]
  4091d0:	cbz	x8, 4091e0 <scols_reset_iter@plt+0x6950>
  4091d4:	ldr	x8, [sp, #40]
  4091d8:	ldur	x9, [x29, #-24]
  4091dc:	str	x8, [x9]
  4091e0:	ldur	x8, [x29, #-32]
  4091e4:	cbz	x8, 40925c <scols_reset_iter@plt+0x69cc>
  4091e8:	ldr	x8, [sp, #40]
  4091ec:	str	x8, [sp, #32]
  4091f0:	ldr	x8, [sp, #32]
  4091f4:	mov	w9, #0x0                   	// #0
  4091f8:	str	w9, [sp, #12]
  4091fc:	cbz	x8, 409214 <scols_reset_iter@plt+0x6984>
  409200:	ldr	x8, [sp, #32]
  409204:	ldrsb	w9, [x8]
  409208:	cmp	w9, #0x0
  40920c:	cset	w9, ne  // ne = any
  409210:	str	w9, [sp, #12]
  409214:	ldr	w8, [sp, #12]
  409218:	tbnz	w8, #0, 409220 <scols_reset_iter@plt+0x6990>
  40921c:	b	40925c <scols_reset_iter@plt+0x69cc>
  409220:	bl	402620 <__ctype_b_loc@plt>
  409224:	ldr	x8, [x0]
  409228:	ldr	x9, [sp, #32]
  40922c:	ldrsb	x9, [x9]
  409230:	ldrh	w10, [x8, x9, lsl #1]
  409234:	and	w10, w10, #0x800
  409238:	cbz	w10, 40924c <scols_reset_iter@plt+0x69bc>
  40923c:	ldr	x8, [sp, #32]
  409240:	ldur	x9, [x29, #-32]
  409244:	str	x8, [x9]
  409248:	b	40925c <scols_reset_iter@plt+0x69cc>
  40924c:	ldr	x8, [sp, #32]
  409250:	add	x8, x8, #0x1
  409254:	str	x8, [sp, #32]
  409258:	b	4091f0 <scols_reset_iter@plt+0x6960>
  40925c:	stur	wzr, [x29, #-4]
  409260:	ldur	w0, [x29, #-4]
  409264:	ldp	x29, x30, [sp, #80]
  409268:	add	sp, sp, #0x60
  40926c:	ret
  409270:	sub	sp, sp, #0x20
  409274:	stp	x29, x30, [sp, #16]
  409278:	add	x29, sp, #0x10
  40927c:	adrp	x8, 40b000 <scols_reset_iter@plt+0x8770>
  409280:	add	x8, x8, #0x464
  409284:	str	x0, [sp]
  409288:	mov	x0, x8
  40928c:	bl	402800 <getenv@plt>
  409290:	ldr	x8, [sp]
  409294:	str	x0, [x8]
  409298:	ldr	x8, [sp]
  40929c:	ldr	x8, [x8]
  4092a0:	cbz	x8, 4092b0 <scols_reset_iter@plt+0x6a20>
  4092a4:	mov	w8, #0xffffffea            	// #-22
  4092a8:	stur	w8, [x29, #-4]
  4092ac:	b	4092b4 <scols_reset_iter@plt+0x6a24>
  4092b0:	stur	wzr, [x29, #-4]
  4092b4:	ldur	w0, [x29, #-4]
  4092b8:	ldp	x29, x30, [sp, #16]
  4092bc:	add	sp, sp, #0x20
  4092c0:	ret
  4092c4:	sub	sp, sp, #0x20
  4092c8:	stp	x29, x30, [sp, #16]
  4092cc:	add	x29, sp, #0x10
  4092d0:	str	x0, [sp, #8]
  4092d4:	ldr	x8, [sp, #8]
  4092d8:	cbnz	x8, 4092e0 <scols_reset_iter@plt+0x6a50>
  4092dc:	b	40931c <scols_reset_iter@plt+0x6a8c>
  4092e0:	ldr	x8, [sp, #8]
  4092e4:	str	x8, [sp]
  4092e8:	ldr	x8, [sp]
  4092ec:	ldr	x8, [x8]
  4092f0:	cbz	x8, 409310 <scols_reset_iter@plt+0x6a80>
  4092f4:	ldr	x8, [sp]
  4092f8:	ldr	x0, [x8]
  4092fc:	bl	402670 <free@plt>
  409300:	ldr	x8, [sp]
  409304:	add	x8, x8, #0x8
  409308:	str	x8, [sp]
  40930c:	b	4092e8 <scols_reset_iter@plt+0x6a58>
  409310:	ldr	x8, [sp, #8]
  409314:	mov	x9, xzr
  409318:	str	x9, [x8]
  40931c:	ldp	x29, x30, [sp, #16]
  409320:	add	sp, sp, #0x20
  409324:	ret
  409328:	sub	sp, sp, #0x20
  40932c:	stp	x29, x30, [sp, #16]
  409330:	add	x29, sp, #0x10
  409334:	mov	x8, xzr
  409338:	str	x0, [sp, #8]
  40933c:	ldr	x0, [sp, #8]
  409340:	str	x8, [sp]
  409344:	bl	4092c4 <scols_reset_iter@plt+0x6a34>
  409348:	ldr	x0, [sp, #8]
  40934c:	bl	402670 <free@plt>
  409350:	ldr	x0, [sp]
  409354:	ldp	x29, x30, [sp, #16]
  409358:	add	sp, sp, #0x20
  40935c:	ret
  409360:	sub	sp, sp, #0x40
  409364:	stp	x29, x30, [sp, #48]
  409368:	add	x29, sp, #0x30
  40936c:	mov	x8, #0x8                   	// #8
  409370:	stur	x0, [x29, #-16]
  409374:	ldur	x0, [x29, #-16]
  409378:	str	x8, [sp, #8]
  40937c:	bl	40943c <scols_reset_iter@plt+0x6bac>
  409380:	add	w9, w0, #0x1
  409384:	mov	w8, w9
  409388:	ubfx	x8, x8, #0, #32
  40938c:	ldr	x10, [sp, #8]
  409390:	mul	x0, x10, x8
  409394:	bl	402430 <malloc@plt>
  409398:	str	x0, [sp, #24]
  40939c:	str	x0, [sp, #16]
  4093a0:	ldr	x8, [sp, #24]
  4093a4:	cbnz	x8, 4093b4 <scols_reset_iter@plt+0x6b24>
  4093a8:	mov	x8, xzr
  4093ac:	stur	x8, [x29, #-8]
  4093b0:	b	40942c <scols_reset_iter@plt+0x6b9c>
  4093b4:	ldur	x8, [x29, #-16]
  4093b8:	cbz	x8, 409418 <scols_reset_iter@plt+0x6b88>
  4093bc:	ldur	x8, [x29, #-16]
  4093c0:	ldr	x8, [x8]
  4093c4:	cbz	x8, 409418 <scols_reset_iter@plt+0x6b88>
  4093c8:	ldur	x8, [x29, #-16]
  4093cc:	ldr	x0, [x8]
  4093d0:	bl	402510 <strdup@plt>
  4093d4:	ldr	x8, [sp, #16]
  4093d8:	str	x0, [x8]
  4093dc:	ldr	x8, [sp, #16]
  4093e0:	ldr	x8, [x8]
  4093e4:	cbnz	x8, 4093fc <scols_reset_iter@plt+0x6b6c>
  4093e8:	ldr	x0, [sp, #24]
  4093ec:	bl	409328 <scols_reset_iter@plt+0x6a98>
  4093f0:	mov	x8, xzr
  4093f4:	stur	x8, [x29, #-8]
  4093f8:	b	40942c <scols_reset_iter@plt+0x6b9c>
  4093fc:	ldr	x8, [sp, #16]
  409400:	add	x8, x8, #0x8
  409404:	str	x8, [sp, #16]
  409408:	ldur	x8, [x29, #-16]
  40940c:	add	x8, x8, #0x8
  409410:	stur	x8, [x29, #-16]
  409414:	b	4093bc <scols_reset_iter@plt+0x6b2c>
  409418:	ldr	x8, [sp, #16]
  40941c:	mov	x9, xzr
  409420:	str	x9, [x8]
  409424:	ldr	x8, [sp, #24]
  409428:	stur	x8, [x29, #-8]
  40942c:	ldur	x0, [x29, #-8]
  409430:	ldp	x29, x30, [sp, #48]
  409434:	add	sp, sp, #0x40
  409438:	ret
  40943c:	sub	sp, sp, #0x20
  409440:	str	x0, [sp, #16]
  409444:	str	wzr, [sp, #12]
  409448:	ldr	x8, [sp, #16]
  40944c:	cbnz	x8, 409458 <scols_reset_iter@plt+0x6bc8>
  409450:	str	wzr, [sp, #28]
  409454:	b	409488 <scols_reset_iter@plt+0x6bf8>
  409458:	ldr	x8, [sp, #16]
  40945c:	ldr	x8, [x8]
  409460:	cbz	x8, 409480 <scols_reset_iter@plt+0x6bf0>
  409464:	ldr	w8, [sp, #12]
  409468:	add	w8, w8, #0x1
  40946c:	str	w8, [sp, #12]
  409470:	ldr	x8, [sp, #16]
  409474:	add	x8, x8, #0x8
  409478:	str	x8, [sp, #16]
  40947c:	b	409458 <scols_reset_iter@plt+0x6bc8>
  409480:	ldr	w8, [sp, #12]
  409484:	str	w8, [sp, #28]
  409488:	ldr	w0, [sp, #28]
  40948c:	add	sp, sp, #0x20
  409490:	ret
  409494:	sub	sp, sp, #0xa0
  409498:	stp	x29, x30, [sp, #144]
  40949c:	add	x29, sp, #0x90
  4094a0:	stur	x0, [x29, #-16]
  4094a4:	mov	w8, wzr
  4094a8:	stur	w8, [x29, #-36]
  4094ac:	stur	w8, [x29, #-40]
  4094b0:	ldur	x9, [x29, #-16]
  4094b4:	str	x1, [sp, #56]
  4094b8:	cbz	x9, 409588 <scols_reset_iter@plt+0x6cf8>
  4094bc:	b	4094c0 <scols_reset_iter@plt+0x6c30>
  4094c0:	ldur	x8, [x29, #-16]
  4094c4:	adds	x8, x8, #0x1
  4094c8:	cset	w9, ne  // ne = any
  4094cc:	stur	w9, [x29, #-36]
  4094d0:	ldr	x10, [sp, #56]
  4094d4:	ldr	q0, [x10]
  4094d8:	ldr	q1, [x10, #16]
  4094dc:	str	q1, [sp, #80]
  4094e0:	str	q0, [sp, #64]
  4094e4:	b	4094e8 <scols_reset_iter@plt+0x6c58>
  4094e8:	add	x8, sp, #0x40
  4094ec:	add	x8, x8, #0x18
  4094f0:	ldr	w9, [sp, #88]
  4094f4:	mov	w10, w9
  4094f8:	str	x8, [sp, #48]
  4094fc:	str	w10, [sp, #44]
  409500:	tbz	w9, #31, 409538 <scols_reset_iter@plt+0x6ca8>
  409504:	b	409508 <scols_reset_iter@plt+0x6c78>
  409508:	ldr	w8, [sp, #44]
  40950c:	add	w9, w8, #0x8
  409510:	ldr	x10, [sp, #48]
  409514:	str	w9, [x10]
  409518:	subs	w9, w9, #0x0
  40951c:	b.gt	409538 <scols_reset_iter@plt+0x6ca8>
  409520:	b	409524 <scols_reset_iter@plt+0x6c94>
  409524:	ldr	x8, [sp, #72]
  409528:	ldr	w9, [sp, #44]
  40952c:	add	x8, x8, w9, sxtw
  409530:	str	x8, [sp, #32]
  409534:	b	40954c <scols_reset_iter@plt+0x6cbc>
  409538:	ldr	x8, [sp, #64]
  40953c:	add	x9, x8, #0x8
  409540:	str	x9, [sp, #64]
  409544:	str	x8, [sp, #32]
  409548:	b	40954c <scols_reset_iter@plt+0x6cbc>
  40954c:	ldr	x8, [sp, #32]
  409550:	ldr	x8, [x8]
  409554:	stur	x8, [x29, #-24]
  409558:	cbz	x8, 409584 <scols_reset_iter@plt+0x6cf4>
  40955c:	b	409560 <scols_reset_iter@plt+0x6cd0>
  409560:	ldur	x8, [x29, #-24]
  409564:	adds	x8, x8, #0x1
  409568:	b.ne	409574 <scols_reset_iter@plt+0x6ce4>  // b.any
  40956c:	b	409570 <scols_reset_iter@plt+0x6ce0>
  409570:	b	4094e8 <scols_reset_iter@plt+0x6c58>
  409574:	ldur	w8, [x29, #-36]
  409578:	add	w8, w8, #0x1
  40957c:	stur	w8, [x29, #-36]
  409580:	b	4094e8 <scols_reset_iter@plt+0x6c58>
  409584:	b	409588 <scols_reset_iter@plt+0x6cf8>
  409588:	ldur	w8, [x29, #-36]
  40958c:	add	w8, w8, #0x1
  409590:	mov	w9, w8
  409594:	lsl	x0, x9, #3
  409598:	bl	402430 <malloc@plt>
  40959c:	stur	x0, [x29, #-32]
  4095a0:	ldur	x9, [x29, #-32]
  4095a4:	cbnz	x9, 4095b8 <scols_reset_iter@plt+0x6d28>
  4095a8:	b	4095ac <scols_reset_iter@plt+0x6d1c>
  4095ac:	mov	x8, xzr
  4095b0:	stur	x8, [x29, #-8]
  4095b4:	b	409728 <scols_reset_iter@plt+0x6e98>
  4095b8:	ldur	x8, [x29, #-16]
  4095bc:	cbz	x8, 4096f4 <scols_reset_iter@plt+0x6e64>
  4095c0:	b	4095c4 <scols_reset_iter@plt+0x6d34>
  4095c4:	ldur	x8, [x29, #-16]
  4095c8:	adds	x8, x8, #0x1
  4095cc:	b.eq	409618 <scols_reset_iter@plt+0x6d88>  // b.none
  4095d0:	b	4095d4 <scols_reset_iter@plt+0x6d44>
  4095d4:	ldur	x0, [x29, #-16]
  4095d8:	bl	402510 <strdup@plt>
  4095dc:	ldur	x8, [x29, #-32]
  4095e0:	ldur	w9, [x29, #-40]
  4095e4:	mov	w10, w9
  4095e8:	str	x0, [x8, x10, lsl #3]
  4095ec:	ldur	x8, [x29, #-32]
  4095f0:	ldur	w9, [x29, #-40]
  4095f4:	mov	w10, w9
  4095f8:	ldr	x8, [x8, x10, lsl #3]
  4095fc:	cbnz	x8, 409608 <scols_reset_iter@plt+0x6d78>
  409600:	b	409604 <scols_reset_iter@plt+0x6d74>
  409604:	b	409714 <scols_reset_iter@plt+0x6e84>
  409608:	ldur	w8, [x29, #-40]
  40960c:	add	w8, w8, #0x1
  409610:	stur	w8, [x29, #-40]
  409614:	b	409618 <scols_reset_iter@plt+0x6d88>
  409618:	b	40961c <scols_reset_iter@plt+0x6d8c>
  40961c:	ldr	x8, [sp, #56]
  409620:	ldr	w9, [x8, #24]!
  409624:	mov	w10, w9
  409628:	str	x8, [sp, #24]
  40962c:	str	w10, [sp, #20]
  409630:	tbz	w9, #31, 40966c <scols_reset_iter@plt+0x6ddc>
  409634:	b	409638 <scols_reset_iter@plt+0x6da8>
  409638:	ldr	w8, [sp, #20]
  40963c:	add	w9, w8, #0x8
  409640:	ldr	x10, [sp, #24]
  409644:	str	w9, [x10]
  409648:	subs	w9, w9, #0x0
  40964c:	b.gt	40966c <scols_reset_iter@plt+0x6ddc>
  409650:	b	409654 <scols_reset_iter@plt+0x6dc4>
  409654:	ldr	x8, [sp, #56]
  409658:	ldr	x9, [x8, #8]
  40965c:	ldr	w10, [sp, #20]
  409660:	add	x9, x9, w10, sxtw
  409664:	str	x9, [sp, #8]
  409668:	b	409684 <scols_reset_iter@plt+0x6df4>
  40966c:	ldr	x8, [sp, #56]
  409670:	ldr	x9, [x8]
  409674:	add	x10, x9, #0x8
  409678:	str	x10, [x8]
  40967c:	str	x9, [sp, #8]
  409680:	b	409684 <scols_reset_iter@plt+0x6df4>
  409684:	ldr	x8, [sp, #8]
  409688:	ldr	x8, [x8]
  40968c:	stur	x8, [x29, #-24]
  409690:	cbz	x8, 4096f0 <scols_reset_iter@plt+0x6e60>
  409694:	b	409698 <scols_reset_iter@plt+0x6e08>
  409698:	ldur	x8, [x29, #-24]
  40969c:	adds	x8, x8, #0x1
  4096a0:	b.ne	4096ac <scols_reset_iter@plt+0x6e1c>  // b.any
  4096a4:	b	4096a8 <scols_reset_iter@plt+0x6e18>
  4096a8:	b	40961c <scols_reset_iter@plt+0x6d8c>
  4096ac:	ldur	x0, [x29, #-24]
  4096b0:	bl	402510 <strdup@plt>
  4096b4:	ldur	x8, [x29, #-32]
  4096b8:	ldur	w9, [x29, #-40]
  4096bc:	mov	w10, w9
  4096c0:	str	x0, [x8, x10, lsl #3]
  4096c4:	ldur	x8, [x29, #-32]
  4096c8:	ldur	w9, [x29, #-40]
  4096cc:	mov	w10, w9
  4096d0:	ldr	x8, [x8, x10, lsl #3]
  4096d4:	cbnz	x8, 4096e0 <scols_reset_iter@plt+0x6e50>
  4096d8:	b	4096dc <scols_reset_iter@plt+0x6e4c>
  4096dc:	b	409714 <scols_reset_iter@plt+0x6e84>
  4096e0:	ldur	w8, [x29, #-40]
  4096e4:	add	w8, w8, #0x1
  4096e8:	stur	w8, [x29, #-40]
  4096ec:	b	40961c <scols_reset_iter@plt+0x6d8c>
  4096f0:	b	4096f4 <scols_reset_iter@plt+0x6e64>
  4096f4:	ldur	x8, [x29, #-32]
  4096f8:	ldur	w9, [x29, #-40]
  4096fc:	mov	w10, w9
  409700:	mov	x11, xzr
  409704:	str	x11, [x8, x10, lsl #3]
  409708:	ldur	x8, [x29, #-32]
  40970c:	stur	x8, [x29, #-8]
  409710:	b	409728 <scols_reset_iter@plt+0x6e98>
  409714:	ldur	x0, [x29, #-32]
  409718:	bl	409328 <scols_reset_iter@plt+0x6a98>
  40971c:	mov	x8, xzr
  409720:	stur	x8, [x29, #-8]
  409724:	b	409728 <scols_reset_iter@plt+0x6e98>
  409728:	ldur	x0, [x29, #-8]
  40972c:	ldp	x29, x30, [sp, #144]
  409730:	add	sp, sp, #0xa0
  409734:	ret
  409738:	sub	sp, sp, #0x130
  40973c:	stp	x29, x30, [sp, #272]
  409740:	str	x28, [sp, #288]
  409744:	add	x29, sp, #0x110
  409748:	str	q7, [sp, #112]
  40974c:	str	q6, [sp, #96]
  409750:	str	q5, [sp, #80]
  409754:	str	q4, [sp, #64]
  409758:	str	q3, [sp, #48]
  40975c:	str	q2, [sp, #32]
  409760:	str	q1, [sp, #16]
  409764:	str	q0, [sp]
  409768:	str	x7, [sp, #184]
  40976c:	str	x6, [sp, #176]
  409770:	str	x5, [sp, #168]
  409774:	str	x4, [sp, #160]
  409778:	str	x3, [sp, #152]
  40977c:	str	x2, [sp, #144]
  409780:	str	x1, [sp, #136]
  409784:	stur	x0, [x29, #-8]
  409788:	mov	w8, #0xffffff80            	// #-128
  40978c:	stur	w8, [x29, #-20]
  409790:	mov	w8, #0xffffffc8            	// #-56
  409794:	stur	w8, [x29, #-24]
  409798:	mov	x9, sp
  40979c:	add	x9, x9, #0x80
  4097a0:	stur	x9, [x29, #-32]
  4097a4:	add	x9, sp, #0x88
  4097a8:	add	x9, x9, #0x38
  4097ac:	stur	x9, [x29, #-40]
  4097b0:	add	x9, x29, #0x20
  4097b4:	stur	x9, [x29, #-48]
  4097b8:	ldur	x0, [x29, #-8]
  4097bc:	ldur	q0, [x29, #-48]
  4097c0:	ldur	q1, [x29, #-32]
  4097c4:	stur	q1, [x29, #-64]
  4097c8:	stur	q0, [x29, #-80]
  4097cc:	sub	x1, x29, #0x50
  4097d0:	bl	409494 <scols_reset_iter@plt+0x6c04>
  4097d4:	stur	x0, [x29, #-16]
  4097d8:	ldur	x0, [x29, #-16]
  4097dc:	ldr	x28, [sp, #288]
  4097e0:	ldp	x29, x30, [sp, #272]
  4097e4:	add	sp, sp, #0x130
  4097e8:	ret
  4097ec:	sub	sp, sp, #0x40
  4097f0:	stp	x29, x30, [sp, #48]
  4097f4:	add	x29, sp, #0x30
  4097f8:	stur	x0, [x29, #-16]
  4097fc:	str	x1, [sp, #24]
  409800:	ldr	x8, [sp, #24]
  409804:	str	x8, [sp, #8]
  409808:	ldr	x8, [sp, #8]
  40980c:	mov	w9, #0x0                   	// #0
  409810:	str	w9, [sp, #4]
  409814:	cbz	x8, 40982c <scols_reset_iter@plt+0x6f9c>
  409818:	ldr	x8, [sp, #8]
  40981c:	ldr	x8, [x8]
  409820:	cmp	x8, #0x0
  409824:	cset	w9, ne  // ne = any
  409828:	str	w9, [sp, #4]
  40982c:	ldr	w8, [sp, #4]
  409830:	tbnz	w8, #0, 409838 <scols_reset_iter@plt+0x6fa8>
  409834:	b	409878 <scols_reset_iter@plt+0x6fe8>
  409838:	ldur	x0, [x29, #-16]
  40983c:	ldr	x8, [sp, #8]
  409840:	ldr	x1, [x8]
  409844:	bl	40988c <scols_reset_iter@plt+0x6ffc>
  409848:	str	w0, [sp, #20]
  40984c:	ldr	w9, [sp, #20]
  409850:	cmp	w9, #0x0
  409854:	cset	w9, ge  // ge = tcont
  409858:	tbnz	w9, #0, 409868 <scols_reset_iter@plt+0x6fd8>
  40985c:	ldr	w8, [sp, #20]
  409860:	stur	w8, [x29, #-4]
  409864:	b	40987c <scols_reset_iter@plt+0x6fec>
  409868:	ldr	x8, [sp, #8]
  40986c:	add	x8, x8, #0x8
  409870:	str	x8, [sp, #8]
  409874:	b	409808 <scols_reset_iter@plt+0x6f78>
  409878:	stur	wzr, [x29, #-4]
  40987c:	ldur	w0, [x29, #-4]
  409880:	ldp	x29, x30, [sp, #48]
  409884:	add	sp, sp, #0x40
  409888:	ret
  40988c:	sub	sp, sp, #0x30
  409890:	stp	x29, x30, [sp, #32]
  409894:	add	x29, sp, #0x20
  409898:	str	x0, [sp, #16]
  40989c:	str	x1, [sp, #8]
  4098a0:	ldr	x8, [sp, #8]
  4098a4:	cbnz	x8, 4098b0 <scols_reset_iter@plt+0x7020>
  4098a8:	stur	wzr, [x29, #-4]
  4098ac:	b	4098e0 <scols_reset_iter@plt+0x7050>
  4098b0:	ldr	x0, [sp, #8]
  4098b4:	bl	402510 <strdup@plt>
  4098b8:	str	x0, [sp]
  4098bc:	ldr	x8, [sp]
  4098c0:	cbnz	x8, 4098d0 <scols_reset_iter@plt+0x7040>
  4098c4:	mov	w8, #0xfffffff4            	// #-12
  4098c8:	stur	w8, [x29, #-4]
  4098cc:	b	4098e0 <scols_reset_iter@plt+0x7050>
  4098d0:	ldr	x0, [sp, #16]
  4098d4:	ldr	x1, [sp]
  4098d8:	bl	409f38 <scols_reset_iter@plt+0x76a8>
  4098dc:	stur	w0, [x29, #-4]
  4098e0:	ldur	w0, [x29, #-4]
  4098e4:	ldp	x29, x30, [sp, #32]
  4098e8:	add	sp, sp, #0x30
  4098ec:	ret
  4098f0:	sub	sp, sp, #0x50
  4098f4:	stp	x29, x30, [sp, #64]
  4098f8:	add	x29, sp, #0x40
  4098fc:	stur	x0, [x29, #-16]
  409900:	stur	x1, [x29, #-24]
  409904:	str	x2, [sp, #32]
  409908:	ldur	x8, [x29, #-24]
  40990c:	str	x8, [sp, #16]
  409910:	ldr	x8, [sp, #16]
  409914:	mov	w9, #0x0                   	// #0
  409918:	str	w9, [sp, #4]
  40991c:	cbz	x8, 409934 <scols_reset_iter@plt+0x70a4>
  409920:	ldr	x8, [sp, #16]
  409924:	ldr	x8, [x8]
  409928:	cmp	x8, #0x0
  40992c:	cset	w9, ne  // ne = any
  409930:	str	w9, [sp, #4]
  409934:	ldr	w8, [sp, #4]
  409938:	tbnz	w8, #0, 409940 <scols_reset_iter@plt+0x70b0>
  40993c:	b	4099ac <scols_reset_iter@plt+0x711c>
  409940:	ldr	x8, [sp, #16]
  409944:	ldr	x0, [x8]
  409948:	ldr	x1, [sp, #32]
  40994c:	bl	40899c <scols_reset_iter@plt+0x610c>
  409950:	str	x0, [sp, #8]
  409954:	ldr	x8, [sp, #8]
  409958:	cbnz	x8, 409968 <scols_reset_iter@plt+0x70d8>
  40995c:	mov	w8, #0xfffffff4            	// #-12
  409960:	stur	w8, [x29, #-4]
  409964:	b	4099b0 <scols_reset_iter@plt+0x7120>
  409968:	ldur	x0, [x29, #-16]
  40996c:	ldr	x1, [sp, #8]
  409970:	bl	4099c0 <scols_reset_iter@plt+0x7130>
  409974:	str	w0, [sp, #28]
  409978:	ldr	w8, [sp, #28]
  40997c:	cmp	w8, #0x0
  409980:	cset	w8, ge  // ge = tcont
  409984:	tbnz	w8, #0, 40999c <scols_reset_iter@plt+0x710c>
  409988:	ldr	x0, [sp, #8]
  40998c:	bl	402670 <free@plt>
  409990:	ldr	w8, [sp, #28]
  409994:	stur	w8, [x29, #-4]
  409998:	b	4099b0 <scols_reset_iter@plt+0x7120>
  40999c:	ldr	x8, [sp, #16]
  4099a0:	add	x8, x8, #0x8
  4099a4:	str	x8, [sp, #16]
  4099a8:	b	409910 <scols_reset_iter@plt+0x7080>
  4099ac:	stur	wzr, [x29, #-4]
  4099b0:	ldur	w0, [x29, #-4]
  4099b4:	ldp	x29, x30, [sp, #64]
  4099b8:	add	sp, sp, #0x50
  4099bc:	ret
  4099c0:	sub	sp, sp, #0x40
  4099c4:	stp	x29, x30, [sp, #48]
  4099c8:	add	x29, sp, #0x30
  4099cc:	stur	x0, [x29, #-16]
  4099d0:	str	x1, [sp, #24]
  4099d4:	ldr	x8, [sp, #24]
  4099d8:	cbnz	x8, 4099e4 <scols_reset_iter@plt+0x7154>
  4099dc:	stur	wzr, [x29, #-4]
  4099e0:	b	409aa4 <scols_reset_iter@plt+0x7214>
  4099e4:	ldur	x8, [x29, #-16]
  4099e8:	ldr	x0, [x8]
  4099ec:	bl	40943c <scols_reset_iter@plt+0x6bac>
  4099f0:	str	w0, [sp, #12]
  4099f4:	ldr	w9, [sp, #12]
  4099f8:	add	w9, w9, #0x2
  4099fc:	str	w9, [sp, #8]
  409a00:	ldr	w9, [sp, #8]
  409a04:	ldr	w10, [sp, #12]
  409a08:	cmp	w9, w10
  409a0c:	b.cs	409a1c <scols_reset_iter@plt+0x718c>  // b.hs, b.nlast
  409a10:	mov	w8, #0xfffffff4            	// #-12
  409a14:	stur	w8, [x29, #-4]
  409a18:	b	409aa4 <scols_reset_iter@plt+0x7214>
  409a1c:	ldur	x8, [x29, #-16]
  409a20:	ldr	x0, [x8]
  409a24:	ldr	w9, [sp, #8]
  409a28:	mov	w8, w9
  409a2c:	mov	x10, #0x8                   	// #8
  409a30:	mul	x1, x10, x8
  409a34:	bl	402500 <realloc@plt>
  409a38:	str	x0, [sp, #16]
  409a3c:	ldr	x8, [sp, #16]
  409a40:	cbnz	x8, 409a50 <scols_reset_iter@plt+0x71c0>
  409a44:	mov	w8, #0xfffffff4            	// #-12
  409a48:	stur	w8, [x29, #-4]
  409a4c:	b	409aa4 <scols_reset_iter@plt+0x7214>
  409a50:	ldr	x8, [sp, #24]
  409a54:	ldr	x9, [sp, #16]
  409a58:	ldr	w10, [sp, #12]
  409a5c:	mov	w11, w10
  409a60:	mov	x12, #0x8                   	// #8
  409a64:	mul	x11, x12, x11
  409a68:	add	x9, x9, x11
  409a6c:	str	x8, [x9]
  409a70:	ldr	x8, [sp, #16]
  409a74:	ldr	w10, [sp, #12]
  409a78:	add	w10, w10, #0x1
  409a7c:	mov	w9, w10
  409a80:	ubfx	x9, x9, #0, #32
  409a84:	mul	x9, x12, x9
  409a88:	add	x8, x8, x9
  409a8c:	mov	x9, xzr
  409a90:	str	x9, [x8]
  409a94:	ldr	x8, [sp, #16]
  409a98:	ldur	x9, [x29, #-16]
  409a9c:	str	x8, [x9]
  409aa0:	stur	wzr, [x29, #-4]
  409aa4:	ldur	w0, [x29, #-4]
  409aa8:	ldp	x29, x30, [sp, #48]
  409aac:	add	sp, sp, #0x40
  409ab0:	ret
  409ab4:	sub	sp, sp, #0x50
  409ab8:	stp	x29, x30, [sp, #64]
  409abc:	add	x29, sp, #0x40
  409ac0:	stur	x0, [x29, #-16]
  409ac4:	stur	x1, [x29, #-24]
  409ac8:	ldur	x8, [x29, #-16]
  409acc:	cbz	x8, 409ad4 <scols_reset_iter@plt+0x7244>
  409ad0:	b	409af4 <scols_reset_iter@plt+0x7264>
  409ad4:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7770>
  409ad8:	add	x0, x0, #0xafe
  409adc:	adrp	x1, 40b000 <scols_reset_iter@plt+0x8770>
  409ae0:	add	x1, x1, #0x469
  409ae4:	mov	w2, #0xc1                  	// #193
  409ae8:	adrp	x3, 40b000 <scols_reset_iter@plt+0x8770>
  409aec:	add	x3, x3, #0x474
  409af0:	bl	4027e0 <__assert_fail@plt>
  409af4:	mov	w8, wzr
  409af8:	str	wzr, [sp, #12]
  409afc:	ldur	x9, [x29, #-16]
  409b00:	add	x0, sp, #0x18
  409b04:	str	x9, [sp, #24]
  409b08:	ldur	x2, [x29, #-24]
  409b0c:	add	x1, sp, #0x10
  409b10:	mov	w3, w8
  409b14:	bl	408afc <scols_reset_iter@plt+0x626c>
  409b18:	str	x0, [sp, #32]
  409b1c:	ldr	x8, [sp, #32]
  409b20:	cbz	x8, 409b50 <scols_reset_iter@plt+0x72c0>
  409b24:	ldr	w8, [sp, #12]
  409b28:	add	w8, w8, #0x1
  409b2c:	str	w8, [sp, #12]
  409b30:	ldur	x2, [x29, #-24]
  409b34:	add	x0, sp, #0x18
  409b38:	add	x1, sp, #0x10
  409b3c:	mov	w8, wzr
  409b40:	mov	w3, w8
  409b44:	bl	408afc <scols_reset_iter@plt+0x626c>
  409b48:	str	x0, [sp, #32]
  409b4c:	b	409b1c <scols_reset_iter@plt+0x728c>
  409b50:	ldr	w8, [sp, #12]
  409b54:	add	w8, w8, #0x1
  409b58:	mov	w9, w8
  409b5c:	ubfx	x9, x9, #0, #32
  409b60:	mov	x10, #0x8                   	// #8
  409b64:	mul	x0, x10, x9
  409b68:	bl	402430 <malloc@plt>
  409b6c:	str	x0, [sp]
  409b70:	ldr	x9, [sp]
  409b74:	cbnz	x9, 409b84 <scols_reset_iter@plt+0x72f4>
  409b78:	mov	x8, xzr
  409b7c:	stur	x8, [x29, #-8]
  409b80:	b	409c60 <scols_reset_iter@plt+0x73d0>
  409b84:	mov	w8, wzr
  409b88:	str	wzr, [sp, #8]
  409b8c:	ldur	x9, [x29, #-16]
  409b90:	add	x0, sp, #0x18
  409b94:	str	x9, [sp, #24]
  409b98:	ldur	x2, [x29, #-24]
  409b9c:	add	x1, sp, #0x10
  409ba0:	mov	w3, w8
  409ba4:	bl	408afc <scols_reset_iter@plt+0x626c>
  409ba8:	str	x0, [sp, #32]
  409bac:	ldr	x8, [sp, #32]
  409bb0:	cbz	x8, 409c38 <scols_reset_iter@plt+0x73a8>
  409bb4:	ldr	x0, [sp, #32]
  409bb8:	ldr	x1, [sp, #16]
  409bbc:	bl	4026f0 <strndup@plt>
  409bc0:	ldr	x8, [sp]
  409bc4:	ldr	w9, [sp, #8]
  409bc8:	mov	w10, w9
  409bcc:	mov	x11, #0x8                   	// #8
  409bd0:	mul	x10, x11, x10
  409bd4:	add	x8, x8, x10
  409bd8:	str	x0, [x8]
  409bdc:	ldr	x8, [sp]
  409be0:	ldr	w9, [sp, #8]
  409be4:	mov	w10, w9
  409be8:	mul	x10, x11, x10
  409bec:	add	x8, x8, x10
  409bf0:	ldr	x8, [x8]
  409bf4:	cbnz	x8, 409c0c <scols_reset_iter@plt+0x737c>
  409bf8:	ldr	x0, [sp]
  409bfc:	bl	409328 <scols_reset_iter@plt+0x6a98>
  409c00:	mov	x8, xzr
  409c04:	stur	x8, [x29, #-8]
  409c08:	b	409c60 <scols_reset_iter@plt+0x73d0>
  409c0c:	ldr	w8, [sp, #8]
  409c10:	add	w8, w8, #0x1
  409c14:	str	w8, [sp, #8]
  409c18:	ldur	x2, [x29, #-24]
  409c1c:	add	x0, sp, #0x18
  409c20:	add	x1, sp, #0x10
  409c24:	mov	w8, wzr
  409c28:	mov	w3, w8
  409c2c:	bl	408afc <scols_reset_iter@plt+0x626c>
  409c30:	str	x0, [sp, #32]
  409c34:	b	409bac <scols_reset_iter@plt+0x731c>
  409c38:	ldr	x8, [sp]
  409c3c:	ldr	w9, [sp, #8]
  409c40:	mov	w10, w9
  409c44:	mov	x11, #0x8                   	// #8
  409c48:	mul	x10, x11, x10
  409c4c:	add	x8, x8, x10
  409c50:	mov	x10, xzr
  409c54:	str	x10, [x8]
  409c58:	ldr	x8, [sp]
  409c5c:	stur	x8, [x29, #-8]
  409c60:	ldur	x0, [x29, #-8]
  409c64:	ldp	x29, x30, [sp, #64]
  409c68:	add	sp, sp, #0x50
  409c6c:	ret
  409c70:	sub	sp, sp, #0x60
  409c74:	stp	x29, x30, [sp, #80]
  409c78:	add	x29, sp, #0x50
  409c7c:	stur	x0, [x29, #-16]
  409c80:	stur	x1, [x29, #-24]
  409c84:	ldur	x8, [x29, #-24]
  409c88:	cbnz	x8, 409c98 <scols_reset_iter@plt+0x7408>
  409c8c:	adrp	x8, 40a000 <scols_reset_iter@plt+0x7770>
  409c90:	add	x8, x8, #0x976
  409c94:	stur	x8, [x29, #-24]
  409c98:	ldur	x0, [x29, #-24]
  409c9c:	bl	402280 <strlen@plt>
  409ca0:	str	x0, [sp, #16]
  409ca4:	str	xzr, [sp, #24]
  409ca8:	ldur	x8, [x29, #-16]
  409cac:	str	x8, [sp, #32]
  409cb0:	ldr	x8, [sp, #32]
  409cb4:	mov	w9, #0x0                   	// #0
  409cb8:	str	w9, [sp, #12]
  409cbc:	cbz	x8, 409cd4 <scols_reset_iter@plt+0x7444>
  409cc0:	ldr	x8, [sp, #32]
  409cc4:	ldr	x8, [x8]
  409cc8:	cmp	x8, #0x0
  409ccc:	cset	w9, ne  // ne = any
  409cd0:	str	w9, [sp, #12]
  409cd4:	ldr	w8, [sp, #12]
  409cd8:	tbnz	w8, #0, 409ce0 <scols_reset_iter@plt+0x7450>
  409cdc:	b	409d20 <scols_reset_iter@plt+0x7490>
  409ce0:	ldr	x8, [sp, #24]
  409ce4:	cbz	x8, 409cf8 <scols_reset_iter@plt+0x7468>
  409ce8:	ldr	x8, [sp, #16]
  409cec:	ldr	x9, [sp, #24]
  409cf0:	add	x8, x9, x8
  409cf4:	str	x8, [sp, #24]
  409cf8:	ldr	x8, [sp, #32]
  409cfc:	ldr	x0, [x8]
  409d00:	bl	402280 <strlen@plt>
  409d04:	ldr	x8, [sp, #24]
  409d08:	add	x8, x8, x0
  409d0c:	str	x8, [sp, #24]
  409d10:	ldr	x8, [sp, #32]
  409d14:	add	x8, x8, #0x8
  409d18:	str	x8, [sp, #32]
  409d1c:	b	409cb0 <scols_reset_iter@plt+0x7420>
  409d20:	ldr	x8, [sp, #24]
  409d24:	add	x0, x8, #0x1
  409d28:	bl	402430 <malloc@plt>
  409d2c:	stur	x0, [x29, #-32]
  409d30:	ldur	x8, [x29, #-32]
  409d34:	cbnz	x8, 409d44 <scols_reset_iter@plt+0x74b4>
  409d38:	mov	x8, xzr
  409d3c:	stur	x8, [x29, #-8]
  409d40:	b	409ddc <scols_reset_iter@plt+0x754c>
  409d44:	ldur	x8, [x29, #-32]
  409d48:	str	x8, [sp, #40]
  409d4c:	ldur	x8, [x29, #-16]
  409d50:	str	x8, [sp, #32]
  409d54:	ldr	x8, [sp, #32]
  409d58:	mov	w9, #0x0                   	// #0
  409d5c:	str	w9, [sp, #8]
  409d60:	cbz	x8, 409d78 <scols_reset_iter@plt+0x74e8>
  409d64:	ldr	x8, [sp, #32]
  409d68:	ldr	x8, [x8]
  409d6c:	cmp	x8, #0x0
  409d70:	cset	w9, ne  // ne = any
  409d74:	str	w9, [sp, #8]
  409d78:	ldr	w8, [sp, #8]
  409d7c:	tbnz	w8, #0, 409d84 <scols_reset_iter@plt+0x74f4>
  409d80:	b	409dc8 <scols_reset_iter@plt+0x7538>
  409d84:	ldr	x8, [sp, #40]
  409d88:	ldur	x9, [x29, #-32]
  409d8c:	cmp	x8, x9
  409d90:	b.eq	409da4 <scols_reset_iter@plt+0x7514>  // b.none
  409d94:	ldr	x0, [sp, #40]
  409d98:	ldur	x1, [x29, #-24]
  409d9c:	bl	4023e0 <stpcpy@plt>
  409da0:	str	x0, [sp, #40]
  409da4:	ldr	x0, [sp, #40]
  409da8:	ldr	x8, [sp, #32]
  409dac:	ldr	x1, [x8]
  409db0:	bl	4023e0 <stpcpy@plt>
  409db4:	str	x0, [sp, #40]
  409db8:	ldr	x8, [sp, #32]
  409dbc:	add	x8, x8, #0x8
  409dc0:	str	x8, [sp, #32]
  409dc4:	b	409d54 <scols_reset_iter@plt+0x74c4>
  409dc8:	ldr	x8, [sp, #40]
  409dcc:	mov	w9, #0x0                   	// #0
  409dd0:	strb	w9, [x8]
  409dd4:	ldur	x8, [x29, #-32]
  409dd8:	stur	x8, [x29, #-8]
  409ddc:	ldur	x0, [x29, #-8]
  409de0:	ldp	x29, x30, [sp, #80]
  409de4:	add	sp, sp, #0x60
  409de8:	ret
  409dec:	sub	sp, sp, #0x40
  409df0:	stp	x29, x30, [sp, #48]
  409df4:	add	x29, sp, #0x30
  409df8:	stur	x0, [x29, #-16]
  409dfc:	str	x1, [sp, #24]
  409e00:	ldr	x8, [sp, #24]
  409e04:	cbnz	x8, 409e10 <scols_reset_iter@plt+0x7580>
  409e08:	stur	wzr, [x29, #-4]
  409e0c:	b	409f28 <scols_reset_iter@plt+0x7698>
  409e10:	ldur	x8, [x29, #-16]
  409e14:	ldr	x0, [x8]
  409e18:	bl	40943c <scols_reset_iter@plt+0x6bac>
  409e1c:	str	w0, [sp, #12]
  409e20:	ldr	w9, [sp, #12]
  409e24:	add	w9, w9, #0x2
  409e28:	str	w9, [sp, #8]
  409e2c:	ldr	w9, [sp, #8]
  409e30:	ldr	w10, [sp, #12]
  409e34:	cmp	w9, w10
  409e38:	b.cs	409e48 <scols_reset_iter@plt+0x75b8>  // b.hs, b.nlast
  409e3c:	mov	w8, #0xfffffff4            	// #-12
  409e40:	stur	w8, [x29, #-4]
  409e44:	b	409f28 <scols_reset_iter@plt+0x7698>
  409e48:	ldr	w8, [sp, #8]
  409e4c:	mov	w9, w8
  409e50:	mov	x10, #0x8                   	// #8
  409e54:	mul	x0, x10, x9
  409e58:	bl	402430 <malloc@plt>
  409e5c:	str	x0, [sp, #16]
  409e60:	ldr	x9, [sp, #16]
  409e64:	cbnz	x9, 409e74 <scols_reset_iter@plt+0x75e4>
  409e68:	mov	w8, #0xfffffff4            	// #-12
  409e6c:	stur	w8, [x29, #-4]
  409e70:	b	409f28 <scols_reset_iter@plt+0x7698>
  409e74:	str	wzr, [sp, #4]
  409e78:	ldr	w8, [sp, #4]
  409e7c:	ldr	w9, [sp, #12]
  409e80:	cmp	w8, w9
  409e84:	b.cs	409ed8 <scols_reset_iter@plt+0x7648>  // b.hs, b.nlast
  409e88:	ldur	x8, [x29, #-16]
  409e8c:	ldr	x8, [x8]
  409e90:	ldr	w9, [sp, #4]
  409e94:	mov	w10, w9
  409e98:	mov	x11, #0x8                   	// #8
  409e9c:	mul	x10, x11, x10
  409ea0:	add	x8, x8, x10
  409ea4:	ldr	x8, [x8]
  409ea8:	ldr	x10, [sp, #16]
  409eac:	ldr	w9, [sp, #4]
  409eb0:	add	w9, w9, #0x1
  409eb4:	mov	w12, w9
  409eb8:	ubfx	x12, x12, #0, #32
  409ebc:	mul	x11, x11, x12
  409ec0:	add	x10, x10, x11
  409ec4:	str	x8, [x10]
  409ec8:	ldr	w8, [sp, #4]
  409ecc:	add	w8, w8, #0x1
  409ed0:	str	w8, [sp, #4]
  409ed4:	b	409e78 <scols_reset_iter@plt+0x75e8>
  409ed8:	ldr	x8, [sp, #24]
  409edc:	ldr	x9, [sp, #16]
  409ee0:	str	x8, [x9]
  409ee4:	ldr	x8, [sp, #16]
  409ee8:	ldr	w10, [sp, #12]
  409eec:	add	w10, w10, #0x1
  409ef0:	mov	w9, w10
  409ef4:	ubfx	x9, x9, #0, #32
  409ef8:	mov	x11, #0x8                   	// #8
  409efc:	mul	x9, x11, x9
  409f00:	add	x8, x8, x9
  409f04:	mov	x9, xzr
  409f08:	str	x9, [x8]
  409f0c:	ldur	x8, [x29, #-16]
  409f10:	ldr	x0, [x8]
  409f14:	bl	402670 <free@plt>
  409f18:	ldr	x8, [sp, #16]
  409f1c:	ldur	x9, [x29, #-16]
  409f20:	str	x8, [x9]
  409f24:	stur	wzr, [x29, #-4]
  409f28:	ldur	w0, [x29, #-4]
  409f2c:	ldp	x29, x30, [sp, #48]
  409f30:	add	sp, sp, #0x40
  409f34:	ret
  409f38:	sub	sp, sp, #0x30
  409f3c:	stp	x29, x30, [sp, #32]
  409f40:	add	x29, sp, #0x20
  409f44:	stur	x0, [x29, #-8]
  409f48:	str	x1, [sp, #16]
  409f4c:	ldur	x0, [x29, #-8]
  409f50:	ldr	x1, [sp, #16]
  409f54:	bl	4099c0 <scols_reset_iter@plt+0x7130>
  409f58:	str	w0, [sp, #12]
  409f5c:	ldr	w8, [sp, #12]
  409f60:	cmp	w8, #0x0
  409f64:	cset	w8, ge  // ge = tcont
  409f68:	tbnz	w8, #0, 409f74 <scols_reset_iter@plt+0x76e4>
  409f6c:	ldr	x0, [sp, #16]
  409f70:	bl	402670 <free@plt>
  409f74:	ldr	w0, [sp, #12]
  409f78:	ldp	x29, x30, [sp, #32]
  409f7c:	add	sp, sp, #0x30
  409f80:	ret
  409f84:	sub	sp, sp, #0x30
  409f88:	stp	x29, x30, [sp, #32]
  409f8c:	add	x29, sp, #0x20
  409f90:	stur	x0, [x29, #-8]
  409f94:	str	x1, [sp, #16]
  409f98:	ldur	x0, [x29, #-8]
  409f9c:	ldr	x1, [sp, #16]
  409fa0:	bl	409dec <scols_reset_iter@plt+0x755c>
  409fa4:	str	w0, [sp, #12]
  409fa8:	ldr	w8, [sp, #12]
  409fac:	cmp	w8, #0x0
  409fb0:	cset	w8, ge  // ge = tcont
  409fb4:	tbnz	w8, #0, 409fc0 <scols_reset_iter@plt+0x7730>
  409fb8:	ldr	x0, [sp, #16]
  409fbc:	bl	402670 <free@plt>
  409fc0:	ldr	w0, [sp, #12]
  409fc4:	ldp	x29, x30, [sp, #32]
  409fc8:	add	sp, sp, #0x30
  409fcc:	ret
  409fd0:	sub	sp, sp, #0x40
  409fd4:	stp	x29, x30, [sp, #48]
  409fd8:	add	x29, sp, #0x30
  409fdc:	stur	x0, [x29, #-16]
  409fe0:	str	x1, [sp, #24]
  409fe4:	ldur	x8, [x29, #-16]
  409fe8:	cbnz	x8, 409ff8 <scols_reset_iter@plt+0x7768>
  409fec:	mov	x8, xzr
  409ff0:	stur	x8, [x29, #-8]
  409ff4:	b	40a09c <scols_reset_iter@plt+0x780c>
  409ff8:	ldr	x8, [sp, #24]
  409ffc:	cbz	x8, 40a004 <scols_reset_iter@plt+0x7774>
  40a000:	b	40a024 <scols_reset_iter@plt+0x7794>
  40a004:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7770>
  40a008:	add	x0, x0, #0xafe
  40a00c:	adrp	x1, 40b000 <scols_reset_iter@plt+0x8770>
  40a010:	add	x1, x1, #0x469
  40a014:	mov	w2, #0x15a                 	// #346
  40a018:	adrp	x3, 40b000 <scols_reset_iter@plt+0x8770>
  40a01c:	add	x3, x3, #0x4a2
  40a020:	bl	4027e0 <__assert_fail@plt>
  40a024:	ldur	x8, [x29, #-16]
  40a028:	str	x8, [sp, #8]
  40a02c:	str	x8, [sp, #16]
  40a030:	ldr	x8, [sp, #16]
  40a034:	ldr	x8, [x8]
  40a038:	cbz	x8, 40a088 <scols_reset_iter@plt+0x77f8>
  40a03c:	ldr	x8, [sp, #16]
  40a040:	ldr	x0, [x8]
  40a044:	ldr	x1, [sp, #24]
  40a048:	bl	402600 <strcmp@plt>
  40a04c:	cbnz	w0, 40a060 <scols_reset_iter@plt+0x77d0>
  40a050:	ldr	x8, [sp, #16]
  40a054:	ldr	x0, [x8]
  40a058:	bl	402670 <free@plt>
  40a05c:	b	40a078 <scols_reset_iter@plt+0x77e8>
  40a060:	ldr	x8, [sp, #16]
  40a064:	ldr	x8, [x8]
  40a068:	ldr	x9, [sp, #8]
  40a06c:	add	x10, x9, #0x8
  40a070:	str	x10, [sp, #8]
  40a074:	str	x8, [x9]
  40a078:	ldr	x8, [sp, #16]
  40a07c:	add	x8, x8, #0x8
  40a080:	str	x8, [sp, #16]
  40a084:	b	40a030 <scols_reset_iter@plt+0x77a0>
  40a088:	ldr	x8, [sp, #8]
  40a08c:	mov	x9, xzr
  40a090:	str	x9, [x8]
  40a094:	ldur	x8, [x29, #-16]
  40a098:	stur	x8, [x29, #-8]
  40a09c:	ldur	x0, [x29, #-8]
  40a0a0:	ldp	x29, x30, [sp, #48]
  40a0a4:	add	sp, sp, #0x40
  40a0a8:	ret
  40a0ac:	sub	sp, sp, #0x140
  40a0b0:	stp	x29, x30, [sp, #288]
  40a0b4:	str	x28, [sp, #304]
  40a0b8:	add	x29, sp, #0x120
  40a0bc:	sub	x8, x29, #0x38
  40a0c0:	str	q7, [sp, #112]
  40a0c4:	str	q6, [sp, #96]
  40a0c8:	str	q5, [sp, #80]
  40a0cc:	str	q4, [sp, #64]
  40a0d0:	str	q3, [sp, #48]
  40a0d4:	str	q2, [sp, #32]
  40a0d8:	str	q1, [sp, #16]
  40a0dc:	str	q0, [sp]
  40a0e0:	str	x7, [sp, #168]
  40a0e4:	str	x6, [sp, #160]
  40a0e8:	str	x5, [sp, #152]
  40a0ec:	str	x4, [sp, #144]
  40a0f0:	str	x3, [sp, #136]
  40a0f4:	str	x2, [sp, #128]
  40a0f8:	stur	x0, [x29, #-16]
  40a0fc:	stur	x1, [x29, #-24]
  40a100:	mov	w9, #0xffffff80            	// #-128
  40a104:	stur	w9, [x29, #-28]
  40a108:	mov	w9, #0xffffffd0            	// #-48
  40a10c:	stur	w9, [x29, #-32]
  40a110:	mov	x10, sp
  40a114:	add	x10, x10, #0x80
  40a118:	stur	x10, [x29, #-40]
  40a11c:	add	x10, sp, #0x80
  40a120:	add	x10, x10, #0x30
  40a124:	stur	x10, [x29, #-48]
  40a128:	add	x10, x29, #0x20
  40a12c:	stur	x10, [x29, #-56]
  40a130:	ldur	x1, [x29, #-24]
  40a134:	ldr	q0, [x8]
  40a138:	ldr	q1, [x8, #16]
  40a13c:	stur	q1, [x29, #-96]
  40a140:	stur	q0, [x29, #-112]
  40a144:	sub	x0, x29, #0x40
  40a148:	sub	x2, x29, #0x70
  40a14c:	bl	4026c0 <vasprintf@plt>
  40a150:	stur	w0, [x29, #-68]
  40a154:	ldur	w9, [x29, #-68]
  40a158:	tbz	w9, #31, 40a16c <scols_reset_iter@plt+0x78dc>
  40a15c:	b	40a160 <scols_reset_iter@plt+0x78d0>
  40a160:	mov	w8, #0xfffffff4            	// #-12
  40a164:	stur	w8, [x29, #-4]
  40a168:	b	40a180 <scols_reset_iter@plt+0x78f0>
  40a16c:	ldur	x0, [x29, #-16]
  40a170:	ldur	x1, [x29, #-64]
  40a174:	bl	409f38 <scols_reset_iter@plt+0x76a8>
  40a178:	stur	w0, [x29, #-4]
  40a17c:	b	40a180 <scols_reset_iter@plt+0x78f0>
  40a180:	ldur	w0, [x29, #-4]
  40a184:	ldr	x28, [sp, #304]
  40a188:	ldp	x29, x30, [sp, #288]
  40a18c:	add	sp, sp, #0x140
  40a190:	ret
  40a194:	sub	sp, sp, #0x60
  40a198:	stp	x29, x30, [sp, #80]
  40a19c:	add	x29, sp, #0x50
  40a1a0:	sub	x8, x29, #0x20
  40a1a4:	mov	x9, sp
  40a1a8:	stur	x0, [x29, #-16]
  40a1ac:	stur	x1, [x29, #-24]
  40a1b0:	ldur	x1, [x29, #-24]
  40a1b4:	ldr	q0, [x2]
  40a1b8:	str	q0, [sp]
  40a1bc:	ldr	q0, [x2, #16]
  40a1c0:	str	q0, [sp, #16]
  40a1c4:	mov	x0, x8
  40a1c8:	mov	x2, x9
  40a1cc:	bl	4026c0 <vasprintf@plt>
  40a1d0:	stur	w0, [x29, #-36]
  40a1d4:	ldur	w10, [x29, #-36]
  40a1d8:	cmp	w10, #0x0
  40a1dc:	cset	w10, ge  // ge = tcont
  40a1e0:	tbnz	w10, #0, 40a1f0 <scols_reset_iter@plt+0x7960>
  40a1e4:	mov	w8, #0xfffffff4            	// #-12
  40a1e8:	stur	w8, [x29, #-4]
  40a1ec:	b	40a200 <scols_reset_iter@plt+0x7970>
  40a1f0:	ldur	x0, [x29, #-16]
  40a1f4:	ldur	x1, [x29, #-32]
  40a1f8:	bl	409f38 <scols_reset_iter@plt+0x76a8>
  40a1fc:	stur	w0, [x29, #-4]
  40a200:	ldur	w0, [x29, #-4]
  40a204:	ldp	x29, x30, [sp, #80]
  40a208:	add	sp, sp, #0x60
  40a20c:	ret
  40a210:	sub	sp, sp, #0x30
  40a214:	stp	x29, x30, [sp, #32]
  40a218:	add	x29, sp, #0x20
  40a21c:	str	x0, [sp, #16]
  40a220:	ldr	x0, [sp, #16]
  40a224:	bl	40943c <scols_reset_iter@plt+0x6bac>
  40a228:	str	w0, [sp, #12]
  40a22c:	ldr	w8, [sp, #12]
  40a230:	cmp	w8, #0x1
  40a234:	b.hi	40a244 <scols_reset_iter@plt+0x79b4>  // b.pmore
  40a238:	ldr	x8, [sp, #16]
  40a23c:	stur	x8, [x29, #-8]
  40a240:	b	40a304 <scols_reset_iter@plt+0x7a74>
  40a244:	str	wzr, [sp, #8]
  40a248:	ldr	w8, [sp, #8]
  40a24c:	ldr	w9, [sp, #12]
  40a250:	mov	w10, #0x2                   	// #2
  40a254:	udiv	w9, w9, w10
  40a258:	cmp	w8, w9
  40a25c:	b.cs	40a2fc <scols_reset_iter@plt+0x7a6c>  // b.hs, b.nlast
  40a260:	ldr	x8, [sp, #16]
  40a264:	ldr	w9, [sp, #8]
  40a268:	mov	w10, w9
  40a26c:	mov	x11, #0x8                   	// #8
  40a270:	mul	x10, x11, x10
  40a274:	add	x8, x8, x10
  40a278:	ldr	x8, [x8]
  40a27c:	str	x8, [sp]
  40a280:	ldr	x8, [sp, #16]
  40a284:	ldr	w9, [sp, #12]
  40a288:	subs	w9, w9, #0x1
  40a28c:	ldr	w12, [sp, #8]
  40a290:	subs	w9, w9, w12
  40a294:	mov	w10, w9
  40a298:	ubfx	x10, x10, #0, #32
  40a29c:	mul	x10, x11, x10
  40a2a0:	add	x8, x8, x10
  40a2a4:	ldr	x8, [x8]
  40a2a8:	ldr	x10, [sp, #16]
  40a2ac:	ldr	w9, [sp, #8]
  40a2b0:	mov	w13, w9
  40a2b4:	mul	x13, x11, x13
  40a2b8:	add	x10, x10, x13
  40a2bc:	str	x8, [x10]
  40a2c0:	ldr	x8, [sp]
  40a2c4:	ldr	x10, [sp, #16]
  40a2c8:	ldr	w9, [sp, #12]
  40a2cc:	subs	w9, w9, #0x1
  40a2d0:	ldr	w12, [sp, #8]
  40a2d4:	subs	w9, w9, w12
  40a2d8:	mov	w13, w9
  40a2dc:	ubfx	x13, x13, #0, #32
  40a2e0:	mul	x11, x11, x13
  40a2e4:	add	x10, x10, x11
  40a2e8:	str	x8, [x10]
  40a2ec:	ldr	w8, [sp, #8]
  40a2f0:	add	w8, w8, #0x1
  40a2f4:	str	w8, [sp, #8]
  40a2f8:	b	40a248 <scols_reset_iter@plt+0x79b8>
  40a2fc:	ldr	x8, [sp, #16]
  40a300:	stur	x8, [x29, #-8]
  40a304:	ldur	x0, [x29, #-8]
  40a308:	ldp	x29, x30, [sp, #32]
  40a30c:	add	sp, sp, #0x30
  40a310:	ret
  40a314:	nop
  40a318:	stp	x29, x30, [sp, #-64]!
  40a31c:	mov	x29, sp
  40a320:	stp	x19, x20, [sp, #16]
  40a324:	adrp	x20, 41b000 <scols_reset_iter@plt+0x18770>
  40a328:	add	x20, x20, #0xde0
  40a32c:	stp	x21, x22, [sp, #32]
  40a330:	adrp	x21, 41b000 <scols_reset_iter@plt+0x18770>
  40a334:	add	x21, x21, #0xdd8
  40a338:	sub	x20, x20, x21
  40a33c:	mov	w22, w0
  40a340:	stp	x23, x24, [sp, #48]
  40a344:	mov	x23, x1
  40a348:	mov	x24, x2
  40a34c:	bl	402200 <mbrtowc@plt-0x40>
  40a350:	cmp	xzr, x20, asr #3
  40a354:	b.eq	40a380 <scols_reset_iter@plt+0x7af0>  // b.none
  40a358:	asr	x20, x20, #3
  40a35c:	mov	x19, #0x0                   	// #0
  40a360:	ldr	x3, [x21, x19, lsl #3]
  40a364:	mov	x2, x24
  40a368:	add	x19, x19, #0x1
  40a36c:	mov	x1, x23
  40a370:	mov	w0, w22
  40a374:	blr	x3
  40a378:	cmp	x20, x19
  40a37c:	b.ne	40a360 <scols_reset_iter@plt+0x7ad0>  // b.any
  40a380:	ldp	x19, x20, [sp, #16]
  40a384:	ldp	x21, x22, [sp, #32]
  40a388:	ldp	x23, x24, [sp, #48]
  40a38c:	ldp	x29, x30, [sp], #64
  40a390:	ret
  40a394:	nop
  40a398:	ret
  40a39c:	nop
  40a3a0:	adrp	x2, 41c000 <scols_reset_iter@plt+0x19770>
  40a3a4:	mov	x1, #0x0                   	// #0
  40a3a8:	ldr	x2, [x2, #824]
  40a3ac:	b	402380 <__cxa_atexit@plt>

Disassembly of section .fini:

000000000040a3b0 <.fini>:
  40a3b0:	stp	x29, x30, [sp, #-16]!
  40a3b4:	mov	x29, sp
  40a3b8:	ldp	x29, x30, [sp], #16
  40a3bc:	ret
