# Reading pref.tcl
# do sum4bcc_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/JB/U/15S/6.\ Digital\ Electronic\ I/Laboratory/GitHub/lab00-jlbegambrer/src {E:/JB/U/15S/6. Digital Electronic I/Laboratory/GitHub/lab00-jlbegambrer/src/sum1bcc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:10 on Sep 23,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/JB/U/15S/6. Digital Electronic I/Laboratory/GitHub/lab00-jlbegambrer/src" E:/JB/U/15S/6. Digital Electronic I/Laboratory/GitHub/lab00-jlbegambrer/src/sum1bcc.v 
# -- Compiling module sum1bcc
# 
# Top level modules:
# 	sum1bcc
# End time: 18:02:10 on Sep 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/JB/U/15S/6.\ Digital\ Electronic\ I/Laboratory/GitHub/lab00-jlbegambrer/src {E:/JB/U/15S/6. Digital Electronic I/Laboratory/GitHub/lab00-jlbegambrer/src/sum4bcc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:10 on Sep 23,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/JB/U/15S/6. Digital Electronic I/Laboratory/GitHub/lab00-jlbegambrer/src" E:/JB/U/15S/6. Digital Electronic I/Laboratory/GitHub/lab00-jlbegambrer/src/sum4bcc.v 
# -- Compiling module sum4bcc
# 
# Top level modules:
# 	sum4bcc
# End time: 18:02:10 on Sep 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/JB/U/15S/6.\ Digital\ Electronic\ I/Laboratory/GitHub/lab00-jlbegambrer/src {E:/JB/U/15S/6. Digital Electronic I/Laboratory/GitHub/lab00-jlbegambrer/src/testbech.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:10 on Sep 23,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/JB/U/15S/6. Digital Electronic I/Laboratory/GitHub/lab00-jlbegambrer/src" E:/JB/U/15S/6. Digital Electronic I/Laboratory/GitHub/lab00-jlbegambrer/src/testbech.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:02:10 on Sep 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs="+acc"  testbech
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs=""+acc"" testbech 
# Start time: 18:02:10 on Sep 23,2020
# ** Error: (vsim-3170) Could not find 'testbech'.
#         Searched libraries:
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cycloneiv_hssi
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cycloneiv_pcie_hip
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cycloneiv
#             E:/JB/U/15S/6. Digital Electronic I/Laboratory/GitHub/lab00-jlbegambrer/src/simulation/modelsim/rtl_work
#             E:/JB/U/15S/6. Digital Electronic I/Laboratory/GitHub/lab00-jlbegambrer/src/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./sum4bcc_run_msim_rtl_verilog.do PAUSED at line 13
vsim work.sum4bcc
# vsim work.sum4bcc 
# Start time: 18:02:10 on Sep 23,2020
# Loading work.sum4bcc
# Loading work.sum1bcc
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'Ci'. The port definition is at: E:/JB/U/15S/6. Digital Electronic I/Laboratory/GitHub/lab00-jlbegambrer/src/sum1bcc.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /sum4bcc/s0 File: E:/JB/U/15S/6. Digital Electronic I/Laboratory/GitHub/lab00-jlbegambrer/src/sum4bcc.v Line: 9
add wave -position insertpoint  \
sim:/sum4bcc/xi \
sim:/sum4bcc/yi \
sim:/sum4bcc/co \
sim:/sum4bcc/zi
force -freeze {sim:/sum4bcc/xi[3]} 1 0, 0 {50 ps} -r 100
run
force -freeze {sim:/sum4bcc/xi[3]} 1 0, 0 {5 ps} -r 10
force -freeze {sim:/sum4bcc/xi[3]} 0.1 0
# Invalid binary digit: ..
# ** UI-Msg: (vsim-4011) Invalid force value: 0.1 0.
# 
force -freeze {sim:/sum4bcc/xi[2]} 0.5 0
# Invalid binary digit: ..
# ** UI-Msg: (vsim-4011) Invalid force value: 0.5 0.
# 
force -freeze {sim:/sum4bcc/xi[0]} 0.8 0
# Invalid binary digit: ..
# ** UI-Msg: (vsim-4011) Invalid force value: 0.8 0.
# 
run
force -freeze {sim:/sum4bcc/yi[3]} 1 0, 0 {25 ps} -r 50
force -freeze {sim:/sum4bcc/yi[2]} 1 0, 0 {100 ps} -r 200
force -freeze {sim:/sum4bcc/yi[1]} 1 0, 0 {25 ps} -r 50
force -freeze {sim:/sum4bcc/yi[0]} 1 0, 0 {5 ps} -r 10
run
# End time: 19:01:38 on Sep 23,2020, Elapsed time: 0:59:28
# Errors: 1, Warnings: 1
