// Seed: 3144318788
module module_0 (
    output tri1 id_0,
    input supply0 id_1
);
  logic id_3;
  reg   id_4;
  assign id_4 = -1 ? -1 - -1 : -1'b0;
  always #((~-1)) id_4 = -1 == id_4;
  assign module_1.id_14 = 0;
  assign id_3 = id_4;
endmodule
module module_1 (
    output tri id_0,
    output tri1 id_1,
    input tri1 id_2,
    output supply0 id_3,
    output wand id_4,
    input uwire id_5,
    input tri0 id_6,
    input wor id_7,
    input tri0 id_8,
    input wire id_9,
    output supply0 id_10,
    input supply0 id_11,
    input wor id_12,
    output wire id_13,
    input tri0 id_14,
    output tri id_15,
    input supply1 id_16,
    input uwire id_17,
    input wor id_18,
    output wire id_19,
    output tri0 id_20,
    input tri1 id_21,
    output tri0 id_22
);
  wire id_24, id_25, id_26, id_27, id_28, id_29, id_30, id_31, id_32, id_33;
  and primCall (
      id_22,
      id_32,
      id_28,
      id_7,
      id_6,
      id_17,
      id_26,
      id_11,
      id_27,
      id_2,
      id_24,
      id_33,
      id_31,
      id_25,
      id_30,
      id_12,
      id_5,
      id_18,
      id_16,
      id_9,
      id_14,
      id_21,
      id_29,
      id_8
  );
  module_0 modCall_1 (
      id_4,
      id_7
  );
endmodule
