Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'aluk' [C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/imports/srcs/cpu.sv:102]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 3 for port 'dr' [C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/imports/srcs/cpu.sv:113]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'x' [C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/imports/srcs/cpu.sv:123]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'sext' [C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/imports/srcs/cpu.sv:124]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'd_out' [C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/new/alu.sv:26]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'd_out' [C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/new/alu.sv:32]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'd_out' [C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/new/alu.sv:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'pc_inc' [C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/imports/srcs/cpu.sv:168]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'nzp_new' [C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/imports/srcs/cpu.sv:175]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'dr_final' [C:/Users/Alexandra/Documents/UIUC/ECE 385/385_5/lab5.srcs/sources_1/imports/srcs/cpu.sv:196]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_addr_mux_sv_3046383129
Compiling package xil_defaultlib.SLC3_TYPES
Compiling module xil_defaultlib.sync_debounce
Compiling module xil_defaultlib.sync_flop
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.demux_reg
Compiling module xil_defaultlib.load_reg(DATA_WIDTH=16)
Compiling module xil_defaultlib.register_unit
Compiling module xil_defaultlib.sign_extender
Compiling module xil_defaultlib.sr2mux
Compiling module xil_defaultlib.alu_adder
Compiling module xil_defaultlib.alu_and
Compiling module xil_defaultlib.alu_not
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.databus_demux
Compiling module xil_defaultlib.addr1mux
Compiling module xil_defaultlib.addr2mux
Compiling module xil_defaultlib.addr_mux
Compiling module xil_defaultlib.pcmux
Compiling module xil_defaultlib.nzp_logic
Compiling module xil_defaultlib.mdr_mux
Compiling module xil_defaultlib.sr1_in_mux
Compiling module xil_defaultlib.dr_mux
Compiling module xil_defaultlib.load_reg(DATA_WIDTH=3)
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.nibble_to_hex
Compiling module xil_defaultlib.hex_driver_default
Compiling module xil_defaultlib.cpu_to_io
Compiling module xil_defaultlib.slc3
Compiling module xil_defaultlib.test_memory
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.processor_top_default
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
