# AXIUARTãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆ - Claude-4ä½œæ¥­æŒ‡ç¤ºãƒ—ãƒ­ãƒ³ãƒ—ãƒˆ
## æœ€çµ‚æ›´æ–°: 2025å¹´9æœˆ20æ—¥
## ãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆæ®µéš: å“è³ªå‘ä¸Šãƒ»å®‰å®šåŒ–ãƒ•ã‚§ãƒ¼ã‚º (Phase 1)

---

## ğŸ¯ **Claude-4ã¸ã®ä½œæ¥­ä¾é ¼æŒ‡ç¤º**

### **å‰ææƒ…å ±**
ã‚ãªãŸã¯ã€AXIUARTãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆã®æ”¹å–„ä½œæ¥­ã‚’æ‹…å½“ã™ã‚‹SystemVerilogãƒ»UVMæ¤œè¨¼ã®å°‚é–€å®¶ã§ã™ã€‚æœ¬ãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆã¯ã€UART-AXI4ãƒ–ãƒªãƒƒã‚¸ã‚·ã‚¹ãƒ†ãƒ ã®åŸºç›¤æ§‹ç¯‰ãŒå®Œæˆã—ã€ç¾åœ¨ã¯å“è³ªå‘ä¸Šã¨å®‰å®šåŒ–ã«é›†ä¸­ã™ã‚‹é‡è¦ãªæ®µéšã«ã‚ã‚Šã¾ã™ã€‚

**ãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆç¾çŠ¶**:
- **RTLå®Ÿè£…å“è³ª**: 90/100 (è»½å¾®ãªè­¦å‘Šè§£æ±ºãŒå¿…è¦)
- **æ¤œè¨¼ç’°å¢ƒæˆç†Ÿåº¦**: 80/100 (æ©Ÿèƒ½ã‚«ãƒãƒ¬ãƒƒã‚¸å‘ä¸ŠãŒæ€¥å‹™)
- **ãƒ‰ã‚­ãƒ¥ãƒ¡ãƒ³ãƒˆå®Œæˆåº¦**: 90/100 (å„ªç§€)
- **ç·åˆè©•ä¾¡**: 85/100 (ãƒ—ãƒ­ãƒ€ã‚¯ã‚·ãƒ§ãƒ³æº–å‚™å®Œäº†ãƒ¬ãƒ™ãƒ«)

**ã‚³ãƒŸãƒƒãƒˆçŠ¶æ³**: `87f8733` - UVMãƒ†ãƒ³ãƒ—ãƒ¬ãƒ¼ãƒˆè¿½åŠ å®Œäº†
**è©³ç´°åˆ†æ**: `docs/project_status_analysis_20250920.md` å‚ç…§

---

## ğŸ”´ **Phase 1: æœ€å„ªå…ˆæ”¹å–„ä½œæ¥­ (å“è³ªå‘ä¸Šãƒ»å®‰å®šåŒ–)**

### **ä½œæ¥­1: RTLå“è³ªå•é¡Œè§£æ±º** ğŸš¨ **æœ€é«˜å„ªå…ˆåº¦**

**ç›®æ¨™**: RTLã‚³ãƒ¼ãƒ‰ã®å…¨è­¦å‘Šã‚’è§£æ±ºã—ã€å•†ç”¨å“è³ªãƒ¬ãƒ™ãƒ«é”æˆ

**å…·ä½“çš„ä½œæ¥­å†…å®¹**:
```systemverilog
// 1. ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«çµ±ä¸€å•é¡Œè§£æ±º
// ç¾åœ¨ã®å•é¡Œ: UVMãƒ‘ãƒƒã‚±ãƒ¼ã‚¸ (ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«ãªã—) ã¨RTL (1ns/1ps) ã®ä¸æ•´åˆ
// è§£æ±ºæ–¹æ³•: å…¨RTLãƒ•ã‚¡ã‚¤ãƒ«ã§ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«ä»•æ§˜ã‚’çµ±ä¸€

// 2. ãƒ©ãƒƒãƒæ¨å®šè­¦å‘Šè§£æ±º (ä»¥ä¸‹4ãƒ•ã‚¡ã‚¤ãƒ«)
// a) rtl/Crc8_Calculator.sv:22 - crc_tempä¿¡å·
always_comb begin
    crc_temp = 8'h00;  // åˆæœŸå€¤è¨­å®šå¿…è¦
    // å…¨æ¡ä»¶åˆ†å²ã§ã®å€¤å®šç¾©ã‚’å®Œå…¨åŒ–
end

// b) rtl/Uart_Tx.sv:122 - uart_tx_intä¿¡å·
always_comb begin
    uart_tx_int = 1'b1;  // ãƒ‡ãƒ•ã‚©ãƒ«ãƒˆå€¤è¨­å®š
    // å…¨ã‚±ãƒ¼ã‚¹ã§ã®å€¤å‰²ã‚Šå½“ã¦ç¢ºä¿
end

// c) rtl/Frame_Parser.sv:329 - data_outä¿¡å·
always_comb begin
    data_out = 32'h0000_0000;  // åˆæœŸå€¤å¿…é ˆ
    // å…¨ãƒ‘ã‚¹å®šç¾©ã®å®Œå…¨åŒ–
end

// d) rtl/Uart_Axi4_Bridge.sv:242,258 - è¤‡æ•°ä¿¡å·
// å…¨ã‚³ãƒ³ãƒ“ãƒãƒ¼ã‚·ãƒ§ãƒ³ãƒ­ã‚¸ãƒƒã‚¯ã§ã®ãƒ‡ãƒ•ã‚©ãƒ«ãƒˆå€¤è¨­å®š
```

**å“è³ªåŸºæº–**:
- å…¨DSIMã‚³ãƒ³ãƒ‘ã‚¤ãƒ«è­¦å‘Šã‚¼ãƒ­åŒ–
- SystemVerilog LRMã‚³ãƒ³ãƒ—ãƒ©ã‚¤ã‚¢ãƒ³ã‚¹100%é”æˆ
- è«–ç†åˆæˆå¯èƒ½ãªæ¸…æ½”ãªRTLã‚³ãƒ¼ãƒ‰å®Ÿç¾

**æ¤œè¨¼è¦ä»¶**:
- DSIMã§ã®è­¦å‘Šãªã—ã‚³ãƒ³ãƒ‘ã‚¤ãƒ«ç¢ºèª
- æ—¢å­˜ãƒ†ã‚¹ãƒˆ (`axiuart_system_test`) æ­£å¸¸å®Ÿè¡Œç¶­æŒ
- æ³¢å½¢ãƒ¬ãƒ™ãƒ«ã§ã®æ©Ÿèƒ½ç¢ºèªå®Ÿæ–½

---

### **ä½œæ¥­2: UVMæ©Ÿèƒ½ã‚«ãƒãƒ¬ãƒƒã‚¸å‘ä¸Š** ğŸš¨ **æœ€é«˜å„ªå…ˆåº¦**

**ç›®æ¨™**: æ©Ÿèƒ½ã‚«ãƒãƒ¬ãƒƒã‚¸ 0.00% â†’ 80%ä»¥ä¸Šé”æˆ

**ç¾åœ¨ã®å•é¡Œ**:
```
UVM_INFO: Frame coverage: 0.00%
UVM_INFO: Burst coverage: 0.00%  
UVM_INFO: Error coverage: 0.00%
UVM_INFO: Total coverage: 0.00%
```

**å…·ä½“çš„ä½œæ¥­å†…å®¹**:

#### 2-1. **å®Ÿéš›ã®UARTé€šä¿¡ã‚·ãƒ¼ã‚±ãƒ³ã‚¹å®Ÿè£…**
```systemverilog
// sim/uvm/sequences/uart_protocol_active_sequence.sv - æ–°è¦ä½œæˆ
class uart_protocol_active_sequence extends uvm_sequence;
    // å®Ÿéš›ã®UARTãƒ•ãƒ¬ãƒ¼ãƒ é€ä¿¡ã‚·ãƒ¼ã‚±ãƒ³ã‚¹
    task body();
        // 1. UART Writeã‚³ãƒãƒ³ãƒ‰é€ä¿¡ (0x57 + ã‚¢ãƒ‰ãƒ¬ã‚¹ + ãƒ‡ãƒ¼ã‚¿ + CRC)
        // 2. UART Readã‚³ãƒãƒ³ãƒ‰é€ä¿¡ (0x52 + ã‚¢ãƒ‰ãƒ¬ã‚¹ + CRC) 
        // 3. UARTãƒ¬ã‚¹ãƒãƒ³ã‚¹å—ä¿¡ãƒ»æ¤œè¨¼
        // 4. AXI4-Liteãƒˆãƒ©ãƒ³ã‚¶ã‚¯ã‚·ãƒ§ãƒ³ç›£è¦–ãƒ»æ¤œè¨¼
    endtask
endclass
```

#### 2-2. **ã‚«ãƒãƒ¬ãƒƒã‚¸ãƒã‚¤ãƒ³ãƒˆæ´»æ€§åŒ–**
```systemverilog
// sim/uvm/env/uart_axi4_coverage.sv - ä¿®æ­£
covergroup uart_frame_coverage;
    // UARTã‚³ãƒãƒ³ãƒ‰ã‚¿ã‚¤ãƒ—ã‚«ãƒãƒ¬ãƒƒã‚¸
    cp_command_type: coverpoint uart_command {
        bins write_cmd = {8'h57};
        bins read_cmd = {8'h52};
        bins invalid_cmd = {[0:255]} iff (uart_command != 8'h57 && uart_command != 8'h52);
    }
    
    // ã‚¢ãƒ‰ãƒ¬ã‚¹ç¯„å›²ã‚«ãƒãƒ¬ãƒƒã‚¸  
    cp_address: coverpoint axi_address {
        bins reg_space = {[32'h0000_1000:32'h0000_1FFF]};
        bins invalid_space = default;
    }
    
    // ãƒ‡ãƒ¼ã‚¿ãƒ‘ã‚¿ãƒ¼ãƒ³ã‚«ãƒãƒ¬ãƒƒã‚¸
    cp_data_pattern: coverpoint axi_data {
        bins zero = {32'h0000_0000};
        bins ones = {32'hFFFF_FFFF};
        bins pattern = {[1:32'hFFFF_FFFE]};
    }
endgroup
```

#### 2-3. **ã‚¨ãƒ©ãƒ¼æ³¨å…¥ãƒ†ã‚¹ãƒˆã‚·ãƒ¼ã‚±ãƒ³ã‚¹**
```systemverilog
// sim/uvm/sequences/error_injection_sequence.sv - æ©Ÿèƒ½åŒ–
class error_injection_sequence extends uvm_sequence;
    task body();
        // CRCã‚¨ãƒ©ãƒ¼æ³¨å…¥ãƒ†ã‚¹ãƒˆ
        // ä¸æ­£ã‚¢ãƒ‰ãƒ¬ã‚¹ç¯„å›²ãƒ†ã‚¹ãƒˆ  
        // ã‚¿ã‚¤ãƒ ã‚¢ã‚¦ãƒˆæ¡ä»¶ãƒ†ã‚¹ãƒˆ
        // FIFOã‚ªãƒ¼ãƒãƒ¼ãƒ•ãƒ­ãƒ¼/ã‚¢ãƒ³ãƒ€ãƒ¼ãƒ•ãƒ­ãƒ¼ãƒ†ã‚¹ãƒˆ
    endtask
endclass
```

**æ¤œè¨¼è¦ä»¶**:
- æ©Ÿèƒ½ã‚«ãƒãƒ¬ãƒƒã‚¸80%ä»¥ä¸Šé”æˆ
- å…¨ã‚«ãƒãƒ¬ãƒƒã‚¸ãƒã‚¤ãƒ³ãƒˆæ´»æ€§åŒ–ç¢ºèª
- DSIMã‚«ãƒãƒ¬ãƒƒã‚¸ãƒ¬ãƒãƒ¼ãƒˆç”Ÿæˆãƒ»æ¤œè¨¼

---

### **ä½œæ¥­3: ãƒ—ãƒ­ãƒˆã‚³ãƒ«æ¤œè¨¼å¼·åŒ–** ğŸŸ¡ **é«˜å„ªå…ˆåº¦**

**ç›®æ¨™**: UART-AXI4å¤‰æ›ãƒ—ãƒ­ãƒˆã‚³ãƒ«ã®å®Œå…¨æ¤œè¨¼å®Ÿç¾

**å…·ä½“çš„ä½œæ¥­å†…å®¹**:

#### 3-1. **ãƒˆãƒ©ãƒ³ã‚¶ã‚¯ã‚·ãƒ§ãƒ³ãƒ¬ãƒ™ãƒ«ç›£è¦–å¼·åŒ–**
```systemverilog
// sim/uvm/env/uart_axi4_predictor.sv - æ©Ÿèƒ½æ‹¡å¼µ
class uart_axi4_predictor extends uvm_predictor;
    // UARTãƒ•ãƒ¬ãƒ¼ãƒ â†’AXI4ãƒˆãƒ©ãƒ³ã‚¶ã‚¯ã‚·ãƒ§ãƒ³äºˆæ¸¬
    function void write(uart_frame_transaction t);
        axi4_lite_transaction predicted_axi;
        
        // 1. UARTã‚³ãƒãƒ³ãƒ‰è§£æ
        // 2. AXI4ã‚¢ãƒ‰ãƒ¬ã‚¹ãƒ»ãƒ‡ãƒ¼ã‚¿äºˆæ¸¬
        // 3. æœŸå¾…ãƒ¬ã‚¹ãƒãƒ³ã‚¹ç”Ÿæˆ
        // 4. ã‚¿ã‚¤ãƒŸãƒ³ã‚°åˆ¶ç´„ãƒã‚§ãƒƒã‚¯
        
        ap.write(predicted_axi);
    endfunction
endclass
```

#### 3-2. **ã‚¹ã‚³ã‚¢ãƒœãƒ¼ãƒ‰ç²¾åº¦å‘ä¸Š**
```systemverilog
// sim/uvm/env/uart_axi4_scoreboard.sv - æ”¹è‰¯
class uart_axi4_scoreboard extends uvm_scoreboard;
    // å³å¯†ãªãƒˆãƒ©ãƒ³ã‚¶ã‚¯ã‚·ãƒ§ãƒ³ãƒãƒƒãƒãƒ³ã‚°
    function void check_transaction(uart_frame_transaction uart_trans, 
                                  axi4_lite_transaction axi_trans);
        // 1. ã‚¢ãƒ‰ãƒ¬ã‚¹å¤‰æ›æ­£ç¢ºæ€§ãƒã‚§ãƒƒã‚¯
        // 2. ãƒ‡ãƒ¼ã‚¿æ•´åˆæ€§æ¤œè¨¼
        // 3. ãƒ¬ã‚¹ãƒãƒ³ã‚¹æ™‚é–“åˆ¶ç´„ç¢ºèª
        // 4. ã‚¨ãƒ©ãƒ¼ã‚³ãƒ¼ãƒ‰æ•´åˆæ€§ç¢ºèª
    endfunction
endclass
```

**å“è³ªåŸºæº–**:
- UART-AXIå¤‰æ›æ­£ç¢ºæ€§100%ç¢ºèª
- ãƒ—ãƒ­ãƒˆã‚³ãƒ«ã‚¿ã‚¤ãƒŸãƒ³ã‚°åˆ¶ç´„éµå®ˆç¢ºèª
- ã‚¨ãƒ©ãƒ¼ã‚±ãƒ¼ã‚¹å®Œå…¨ã‚«ãƒãƒ¬ãƒƒã‚¸é”æˆ

---

## ğŸŸ¡ **Phase 2: æ©Ÿèƒ½æ‹¡å¼µä½œæ¥­ (ä¸­æœŸå„ªå…ˆåº¦)**

### **ä½œæ¥­4: é«˜åº¦ãƒ—ãƒ­ãƒˆã‚³ãƒ«æ©Ÿèƒ½å®Ÿè£…**

**4-1. ãƒ•ãƒ­ãƒ¼åˆ¶å¾¡å®Ÿè£…**
```systemverilog
// rtl/Uart_Flow_Control.sv - æ–°è¦ä½œæˆäºˆå®š
module Uart_Flow_Control (
    input  logic clk,
    input  logic rst,
    input  logic cts_n,      // Clear To Send
    output logic rts_n,      // Request To Send
    // FIFOåˆ¶å¾¡ã‚¤ãƒ³ã‚¿ãƒ¼ãƒ•ã‚§ãƒ¼ã‚¹
);
```

**4-2. è‡ªå‹•å†é€æ©Ÿèƒ½**
```systemverilog
// rtl/Error_Recovery.sv - æ–°è¦ä½œæˆäºˆå®š  
module Error_Recovery (
    // CRCã‚¨ãƒ©ãƒ¼æ¤œå‡ºæ™‚ã®è‡ªå‹•å†é€åˆ¶å¾¡
    // ã‚¿ã‚¤ãƒ ã‚¢ã‚¦ãƒˆæ™‚ã®å†è©¦è¡Œåˆ¶å¾¡
);
```

### **ä½œæ¥­5: æ€§èƒ½æœ€é©åŒ–**

**5-1. é«˜é€Ÿãƒœãƒ¼ãƒ¬ãƒ¼ãƒˆå¯¾å¿œ**
- 921600bpså¯¾å¿œå®Ÿè£…
- ã‚¯ãƒ­ãƒƒã‚¯ãƒ‰ãƒ¡ã‚¤ãƒ³æœ€é©åŒ–
- ã‚¿ã‚¤ãƒŸãƒ³ã‚°åˆ¶ç´„å¼·åŒ–

**5-2. ãƒ¬ã‚¤ãƒ†ãƒ³ã‚·å‰Šæ¸›**
- ãƒ‘ã‚¤ãƒ—ãƒ©ã‚¤ãƒ³å‡¦ç†æ”¹å–„
- FIFOãƒãƒƒãƒ•ã‚¡æœ€é©åŒ–

---

## ğŸŸ¢ **Phase 3: ã‚¨ã‚³ã‚·ã‚¹ãƒ†ãƒ æ§‹ç¯‰ (é•·æœŸå„ªå…ˆåº¦)**

### **ä½œæ¥­6: FPGAå®Ÿè£…å¯¾å¿œ**
### **ä½œæ¥­7: CI/CDç’°å¢ƒæ§‹ç¯‰** 
### **ä½œæ¥­8: å•†ç”¨åŒ–æº–å‚™**

---

## ğŸ“‹ **ä½œæ¥­å®Ÿè¡Œæ™‚ã®å“è³ªåŸºæº–**

### **ğŸ”´ å¿…é ˆè¦ä»¶ (é•åæ™‚ã¯ä½œæ¥­ã‚„ã‚Šç›´ã—)**
1. **ã‚³ãƒ³ãƒ‘ã‚¤ãƒ«ã‚¯ãƒªãƒ¼ãƒ³**: DSIMã§ã®è­¦å‘Šãƒ»ã‚¨ãƒ©ãƒ¼ã‚¼ãƒ­
2. **æ—¢å­˜ãƒ†ã‚¹ãƒˆä¿è­·**: å…¨æ—¢å­˜ãƒ†ã‚¹ãƒˆã‚±ãƒ¼ã‚¹ã®æ­£å¸¸å‹•ä½œç¶­æŒ
3. **ã‚³ãƒ¼ãƒ‡ã‚£ãƒ³ã‚°æ¨™æº–éµå®ˆ**: `.github/copilot-instructions.md`å®Œå…¨æº–æ‹ 
4. **ãƒ‰ã‚­ãƒ¥ãƒ¡ãƒ³ãƒˆæ›´æ–°**: å¤‰æ›´å†…å®¹ã®å®Œå…¨ãƒ‰ã‚­ãƒ¥ãƒ¡ãƒ³ãƒˆåŒ–

### **ğŸŸ¡ æ¨å¥¨å“è³ªåŸºæº–**
1. **ã‚«ãƒãƒ¬ãƒƒã‚¸ç›®æ¨™**: æ©Ÿèƒ½ã‚«ãƒãƒ¬ãƒƒã‚¸80%ä»¥ä¸Š
2. **ãƒ‘ãƒ•ã‚©ãƒ¼ãƒãƒ³ã‚¹**: ãƒ†ã‚¹ãƒˆå®Ÿè¡Œæ™‚é–“20ç§’ä»¥å†…ç¶­æŒ
3. **å¯èª­æ€§**: ååˆ†ãªã‚³ãƒ¡ãƒ³ãƒˆãƒ»èª¬æ˜è¿½åŠ 
4. **å†åˆ©ç”¨æ€§**: ãƒ¢ã‚¸ãƒ¥ãƒ©ãƒ¼è¨­è¨ˆã®ç¶­æŒ

### **ğŸŸ¢ ç†æƒ³å“è³ªåŸºæº–**  
1. **æ¥­ç•Œæ¨™æº–æº–æ‹ **: SystemVerilog LRM/UVMæ¨™æº–100%æº–æ‹ 
2. **å•†ç”¨å“è³ª**: ãƒ—ãƒ­ãƒ€ã‚¯ã‚·ãƒ§ãƒ³ç’°å¢ƒã§ä½¿ç”¨å¯èƒ½ãªãƒ¬ãƒ™ãƒ«
3. **ä¿å®ˆæ€§**: ä»–ã®é–‹ç™ºè€…ãŒå®¹æ˜“ã«ç†è§£ãƒ»æ‹¡å¼µå¯èƒ½

---

## ğŸš€ **ä½œæ¥­é–‹å§‹æ™‚ã®ãƒã‚§ãƒƒã‚¯ãƒªã‚¹ãƒˆ**

### **äº‹å‰ç¢ºèª (ä½œæ¥­é–‹å§‹å‰)**
- [ ] æœ€æ–°ã‚³ãƒŸãƒƒãƒˆçŠ¶æ³ç¢ºèª (`git log --oneline -5`)
- [ ] ç¾åœ¨ã®å‹•ä½œçŠ¶æ³ç¢ºèª (`cd sim/uvm && .\run_uvm.ps1 -test axiuart_system_test`)
- [ ] ãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆçŠ¶æ³ãƒ¬ãƒãƒ¼ãƒˆèª­äº† (`docs/project_status_analysis_20250920.md`)
- [ ] ä½œæ¥­å¯¾è±¡ãƒ•ã‚¡ã‚¤ãƒ«ã®ãƒãƒƒã‚¯ã‚¢ãƒƒãƒ—ä½œæˆ

### **ä½œæ¥­ä¸­ç¢ºèª**
- [ ] DSIMã‚³ãƒ³ãƒ‘ã‚¤ãƒ«è­¦å‘Šç›£è¦–
- [ ] æ—¢å­˜ãƒ†ã‚¹ãƒˆå®Ÿè¡ŒçŠ¶æ³ç¢ºèª
- [ ] Git ã‚³ãƒŸãƒƒãƒˆæº–å‚™ (é©åˆ‡ãªã‚³ãƒŸãƒƒãƒˆãƒ¡ãƒƒã‚»ãƒ¼ã‚¸)

### **ä½œæ¥­å®Œäº†ç¢ºèª**
- [ ] å…¨DSIMã‚³ãƒ³ãƒ‘ã‚¤ãƒ«è­¦å‘Šè§£æ±ºç¢ºèª
- [ ] `axiuart_system_test` æ­£å¸¸å®Ÿè¡Œç¢ºèª
- [ ] ã‚«ãƒãƒ¬ãƒƒã‚¸ãƒ¬ãƒãƒ¼ãƒˆç”Ÿæˆãƒ»ç¢ºèª (`coverage_report/index.html`)
- [ ] ãƒ‰ã‚­ãƒ¥ãƒ¡ãƒ³ãƒˆæ›´æ–°å®Œäº†ç¢ºèª
- [ ] å“è³ªåŸºæº–é”æˆç¢ºèª

---

## ğŸ’¡ **Claude-4ã¸ã®æœŸå¾…äº‹é …**

1. **å“è³ªã¸ã®å¦¥å”ãªã—**: è­¦å‘Šãƒ»ã‚¨ãƒ©ãƒ¼ã¯å®Œå…¨è§£æ±ºã¾ã§ç¶™ç¶š
2. **èª¬æ˜è²¬ä»»**: å¤‰æ›´ç†ç”±ãƒ»å½±éŸ¿ç¯„å›²ã®æ˜ç¢ºãªèª¬æ˜
3. **æ®µéšçš„ã‚¢ãƒ—ãƒ­ãƒ¼ãƒ**: å¤§ããªå¤‰æ›´ã¯å°ã•ãªã‚¹ãƒ†ãƒƒãƒ—ã«åˆ†å‰²
4. **å¾Œæ–¹äº’æ›æ€§**: æ—¢å­˜æ©Ÿèƒ½ã¸ã®å½±éŸ¿æœ€å°åŒ–
5. **ãƒ—ãƒ­ãƒ•ã‚§ãƒƒã‚·ãƒ§ãƒŠãƒ«æ°´æº–**: å•†ç”¨é–‹ç™ºã¨åŒç­‰ã®å“è³ªåŸºæº–ç¶­æŒ

**æœŸå¾…æˆæœ**: AXIUARTãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆãŒä¸–ç•Œã‚¯ãƒ©ã‚¹ã®ã‚ªãƒ¼ãƒ—ãƒ³ã‚½ãƒ¼ã‚¹IPã‚³ã‚¢ã¨ã—ã¦æˆé•·ã™ã‚‹ãŸã‚ã®ç¢ºå›ºãŸã‚‹æŠ€è¡“çš„åŸºç›¤ç¢ºç«‹

---
## ğŸ” Supplemental Execution & Governance Guidelines (English)

The following additions formalize objective quality gates, workflow discipline, and measurable exit criteria to prevent ambiguity and regression during Phase 1 and beyond. They do not replace the Japanese core instructions above; they refine enforceable expectations.

### 1. Quality Gates & Pass/Fail Metrics

| Category | Metric | Phase 1 Gate | Measurement Method | Failure Action |
|----------|--------|--------------|--------------------|----------------|
| RTL Compile | DSIM warnings | 0 | `run_uvm.ps1 -mode compile` log parse | Block merge |
| Lint (future) | Structural issues | â‰¤ Minor only | External lint tool (planned) | Create fix ticket |
| Functional Tests | `axiuart_system_test` | 100% pass | DSIM exit code / UVM report | Immediate rollback |
| Functional Coverage | Frame/Burst/Error groups | â‰¥ 80% | `coverage_report/` summary | Add targeted sequences |
| Code Coverage (optional later) | Line/Toggle | Informational (â‰¥60%) | DSIM metrics | Identify dead code |
| Performance | Test runtime | â‰¤ 20 s per regression | Timestamp diff | Optimize / waveform scope reduction |
| Documentation | Changed areas updated | 100% | Diff review | Block merge |
| Version Tag (Phase exit) | Phase 1 release tag | `v1.0.0-rc1` | Git annotated tag | Delay release |

### 2. Timescale & Coding Compliance

All SystemVerilog sources (RTL, interfaces, testbench, UVM components) must begin with exactly: `` `timescale 1ns / 1ps `` (spacing preserved). Nonâ€‘conforming files: add or fix. Mixed timescales are prohibited (reason: simulation determinism, delta cycles alignment). Any new module must include header comment: purpose, interface summary, reset behavior, assumptions.

### 3. Environment Variable Validation (DSIM)

Mandatory variables before any run:

```text
DSIM_HOME
DSIM_ROOT (may equal DSIM_HOME)
DSIM_LIB_PATH
DSIM_LICENSE (if required)
```

The PowerShell runners must abort with a clear message if any are unset. Add a function `Assert-EnvVar($name)` used uniformly. No hardâ€‘coded absolute paths.

### 4. Branch & Commit Strategy

| Branch | Purpose | Naming Pattern |
|--------|---------|----------------|
| `main` | Stable, tagged releases | N/A |
| `develop` (optional future) | Integration of completed Phase feature sets | N/A |
| Feature | Isolated change set | `feat/<scope>-<short-desc>` |
| Fix | Bug / warning removal | `fix/<area>-<issue>` |
| Verification | Testbench/coverage work | `verif/<component>-<goal>` |

Commit message format:

```text
<type>(<scope>): <concise imperative>

Body: Rationale, impact, references (issue #, doc section).
Footer: BREAKING CHANGE: <details> (if any)
```

Types: `feat`, `fix`, `verif`, `docs`, `refactor`, `perf`, `chore`.

### 5. Change Control Workflow

1. Open tracking issue (Problem statement + acceptance criteria + links to spec/register map).
2. Create branch.
3. Add/update tests FIRST if behavior change.
4. Implement minimal RTL/UVM deltas (avoid unrelated formatting drift).
5. Run local quality gate script (future automation placeholder).
6. Submit PR with: summary, risk assessment, test evidence (log excerpt), coverage delta, checklist.
7. Require review from both RTL and Verification roles (temporarily same engineer if soloâ€”still document both perspectives).
8. Merge only when all gates green.

### 6. Risk & Issue Log (Lightweight)

Maintain a table in `docs/project_status_analysis_*.md` with columns: ID | Date | Category (RTL/UVM/Process) | Description | Impact | Mitigation | Status. Update on every material discovery (e.g., timing assumption violation, coverage blind spot, protocol ambiguity).

### 7. Coverage Methodology Details

Phased activation:

1. Structural collection: instantiate covergroups only after DUT reset deassertion.
2. Sampling policy: explicit `sample()` after each complete UART frame decode and AXI response handshake; avoid implicit clocked sampling to prevent noise.
3. Exclusions: Document any ignored bins in `uvm_verification_review_report.md` with justification (e.g., reserved command codes not generated by protocol).
4. Gap closure loop: (a) Generate coverage report (b) Identify 0-hit bins (c) Design micro-sequence targeting only missing cross/bins (d) Re-run incremental simulation.
5. Exit criterion: No unhit bin without an explicit written waiver.

Recommended additional coverpoints (future): CRC error classification, FIFO occupancy levels (empty / low / high / full), AXI response types (OKAY vs error), inter-frame idle cycle distribution.

### 8. Acceptance Criteria (Phase 1 Completion)

| Area | Criterion | Evidence Source |
|------|----------|-----------------|
| RTL Warnings | Zero | DSIM compile log |
| Latch Inference | Zero unintended | Synthesis lint (planned) + code review |
| Coverage | â‰¥80% functional | Coverage HTML summary |
| Protocol Accuracy | 100% scoreboarding pass | UVM scoreboard report |
| Docs | Updated & consistent | Git diff + review |
| Repeatability | One-command regression | `run_uvm.ps1` output |
| Waveform Availability | MXD generated per test | `.mxd` files in `sim/uvm` |

### 9. Regression Execution Modes

Provide at minimum:

```pwsh
./run_uvm.ps1 -test axiuart_system_test -seed <n>
./run_uvm.ps1 -test uart_axi4_basic_test -cov enable
```

Add option `-fast` to disable waveform dumping for performance runs (future enhancement). Default remains waveform ON for debug transparency.

### 10. Performance & Resource Discipline

Waveform scope trimming guideline: include DUT hierarchy + interface signals + scoreboard predictive paths; exclude large constant nets. If runtime > 20 s sustained, first action: reduce waveform footprint before altering stimulus pacing.

### 11. Documentation Synchronization Rule

For any RTL register map change: mandatory updates to `register_map.md`, relevant sequence comments, and predictor/scoreboard expectation logic. PR rejected if mismatch found.

### 12. Future Automation Hooks (Planned)

Placeholder scripts to be added under `scripts/`:

- `quality_gate.ps1` (aggregates compile status, coverage extraction, runtime, doc freshness).
- `report_delta.ps1` (summarizes coverage bin deltas between two metrics.db snapshots).

### 13. Waiver Policy

Any deviation (e.g., temporarily reduced coverage due to refactor) requires a dated waiver entry containing: reason, scope, planned removal date. Store in `docs/waivers.md` (create when first needed). Expired waivers cause PR block until resolved.

### 14. Security & Integrity Notes

Avoid inclusion of proprietary IP; verify all third-party PDFs in `reference/` have redistribution rights. No hard-coded license keys in scripts. Environment validation must not echo license contentsâ€”only presence.

