# VHDL-RTL-Median-FIlter
This project implements a real-time median filter using VHDL and the Bitonic Merge Sort algorithm. Designed for FPGA applications, it efficiently processes streaming data to remove noise and enhance signal quality. 
