// Seed: 605227448
module module_0 (
    output supply0 id_0,
    input supply1 id_1,
    output supply0 id_2,
    output supply0 id_3,
    input wand id_4,
    input uwire id_5,
    output supply0 id_6,
    output tri id_7,
    input tri0 id_8,
    input tri id_9,
    input supply0 id_10,
    input tri0 id_11,
    output wor id_12,
    input wor id_13,
    input supply0 id_14,
    output wand id_15,
    input wand id_16,
    output tri0 id_17,
    output tri id_18
);
  assign id_12 = 1;
  wire id_20;
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    input supply0 id_2,
    output supply0 id_3,
    input supply1 id_4,
    input tri id_5
);
  wire id_7;
  module_0(
      id_3,
      id_5,
      id_3,
      id_3,
      id_5,
      id_0,
      id_3,
      id_3,
      id_2,
      id_5,
      id_0,
      id_2,
      id_3,
      id_0,
      id_1,
      id_3,
      id_1,
      id_3,
      id_3
  );
endmodule
