// Seed: 2454888838
module module_0;
  logic [1 : -1] id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  inout logic [7:0] id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_8;
  assign id_5[-1] = -1'b0;
  module_0 modCall_1 ();
  wire id_9;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  module_0 modCall_1 ();
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_4 = (id_3);
  parameter id_5 = 1;
  wire id_6;
endmodule
