INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/2023-Fall-Hardware_Design_and_Lab_Lee/Lab2/Advanced/2-4/Lab2_111062109_Multiplier_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-311] analyzing module OR
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-311] analyzing module Majority
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-311] analyzing module Half_Adder
INFO: [VRFC 10-311] analyzing module Adder_4bit
INFO: [VRFC 10-311] analyzing module Multiplier_4x1bit
INFO: [VRFC 10-311] analyzing module Multiplier_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/2023-Fall-Hardware_Design_and_Lab_Lee/Lab2/Advanced/2-4/Lab2_111062109_Multiplier_4bit_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier_4bit_t
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/2023-Fall-Hardware_Design_and_Lab_Lee/Lab2/Advanced/2-4/2-4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
