#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000211befbe860 .scope module, "systolic_array_4x4_tb" "systolic_array_4x4_tb" 2 3;
 .timescale -9 -12;
P_00000211beed3310 .param/l "BIT_WIDTH" 0 2 8, +C4<00000000000000000000000000010000>;
P_00000211beed3348 .param/l "FRAC_WIDTH" 0 2 9, +C4<00000000000000000000000000001000>;
P_00000211beed3380 .param/l "T" 1 2 10, +C4<00000000000000000000000000000010>;
v00000211bf0cc210_0 .var "clk", 0 0;
v00000211bf0cba90_0 .var/s "north_in0", 15 0;
v00000211bf0cb9f0_0 .var/s "north_in1", 15 0;
v00000211bf0cb590_0 .var/s "north_in2", 15 0;
v00000211bf0cbb30_0 .var/s "north_in3", 15 0;
v00000211bf0cc170_0 .net/s "row0", 63 0, v00000211bf0ca0f0_0;  1 drivers
v00000211bf0caaf0_0 .net/s "row1", 63 0, v00000211bf0c9ab0_0;  1 drivers
v00000211bf0ca910_0 .net/s "row2", 63 0, v00000211bf0c7fd0_0;  1 drivers
v00000211bf0ca5f0_0 .net/s "row3", 63 0, v00000211bf0c7990_0;  1 drivers
v00000211bf0cb6d0_0 .var "rst_n", 0 0;
v00000211bf0cc2b0_0 .var/s "west_in0", 15 0;
v00000211bf0caeb0_0 .var/s "west_in1", 15 0;
v00000211bf0cb450_0 .var/s "west_in2", 15 0;
v00000211bf0cc710_0 .var/s "west_in3", 15 0;
S_00000211bef11f90 .scope module, "sys_array_4x4" "systolic_array_4x4" 2 33, 3 1 0, S_00000211befbe860;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 16 "north_in0";
    .port_info 3 /INPUT 16 "north_in1";
    .port_info 4 /INPUT 16 "north_in2";
    .port_info 5 /INPUT 16 "north_in3";
    .port_info 6 /INPUT 16 "west_in0";
    .port_info 7 /INPUT 16 "west_in1";
    .port_info 8 /INPUT 16 "west_in2";
    .port_info 9 /INPUT 16 "west_in3";
    .port_info 10 /OUTPUT 64 "row0";
    .port_info 11 /OUTPUT 64 "row1";
    .port_info 12 /OUTPUT 64 "row2";
    .port_info 13 /OUTPUT 64 "row3";
P_00000211befa76f0 .param/l "BIT_WIDTH" 0 3 2, +C4<00000000000000000000000000010000>;
P_00000211befa7728 .param/l "FRAC_WIDTH" 0 3 3, +C4<00000000000000000000000000001000>;
v00000211bf0c8a70_0 .net "clk", 0 0, v00000211bf0cc210_0;  1 drivers
v00000211bf0c8ed0_0 .net "north_in0", 15 0, v00000211bf0cba90_0;  1 drivers
v00000211bf0c9a10_0 .net "north_in1", 15 0, v00000211bf0cb9f0_0;  1 drivers
v00000211bf0c9dd0_0 .net "north_in2", 15 0, v00000211bf0cb590_0;  1 drivers
v00000211bf0c8110_0 .net "north_in3", 15 0, v00000211bf0cbb30_0;  1 drivers
v00000211bf0c98d0_0 .net "out_east00", 15 0, v00000211bf02cfe0_0;  1 drivers
v00000211bf0c95b0_0 .net "out_east01", 15 0, v00000211bf090500_0;  1 drivers
v00000211bf0c8e30_0 .net "out_east02", 15 0, v00000211bf08f9c0_0;  1 drivers
v00000211bf0c7cb0_0 .net "out_east03", 15 0, v00000211bf091430_0;  1 drivers
v00000211bf0c7f30_0 .net "out_east10", 15 0, v00000211bf09e160_0;  1 drivers
v00000211bf0c87f0_0 .net "out_east11", 15 0, v00000211bf09fd80_0;  1 drivers
v00000211bf0c8b10_0 .net "out_east12", 15 0, v00000211bf0a4e70_0;  1 drivers
v00000211bf0c9f10_0 .net "out_east13", 15 0, v00000211bf0a34d0_0;  1 drivers
v00000211bf0c93d0_0 .net "out_east20", 15 0, v00000211bf0a5ff0_0;  1 drivers
v00000211bf0c9bf0_0 .net "out_east21", 15 0, v00000211bf0aacb0_0;  1 drivers
v00000211bf0c8c50_0 .net "out_east22", 15 0, v00000211bf0aa170_0;  1 drivers
v00000211bf0c8890_0 .net "out_east23", 15 0, v00000211bf0ac790_0;  1 drivers
v00000211bf0c82f0_0 .net "out_east30", 15 0, v00000211bf0b0910_0;  1 drivers
v00000211bf0c8430_0 .net "out_east31", 15 0, v00000211bf0b2c10_0;  1 drivers
v00000211bf0c81b0_0 .net "out_east32", 15 0, v00000211bf0c6c70_0;  1 drivers
v00000211bf0c8930_0 .net "out_east33", 15 0, v00000211bf0c70d0_0;  1 drivers
v00000211bf0c8bb0_0 .net "out_south00", 15 0, v00000211bf02d120_0;  1 drivers
v00000211bf0c8f70_0 .net "out_south01", 15 0, v00000211bf0908c0_0;  1 drivers
v00000211bf0c86b0_0 .net "out_south02", 15 0, v00000211bf08fa60_0;  1 drivers
v00000211bf0c8610_0 .net "out_south03", 15 0, v00000211bf0914d0_0;  1 drivers
v00000211bf0c84d0_0 .net "out_south10", 15 0, v00000211bf09f2e0_0;  1 drivers
v00000211bf0c9fb0_0 .net "out_south11", 15 0, v00000211bf0a10e0_0;  1 drivers
v00000211bf0ca050_0 .net "out_south12", 15 0, v00000211bf0a4f10_0;  1 drivers
v00000211bf0c9970_0 .net "out_south13", 15 0, v00000211bf0a4c90_0;  1 drivers
v00000211bf0c9010_0 .net "out_south20", 15 0, v00000211bf0a6770_0;  1 drivers
v00000211bf0c90b0_0 .net "out_south21", 15 0, v00000211bf0aac10_0;  1 drivers
v00000211bf0c8570_0 .net "out_south22", 15 0, v00000211bf0aa210_0;  1 drivers
v00000211bf0c91f0_0 .net "out_south23", 15 0, v00000211bf0af650_0;  1 drivers
v00000211bf0c8390_0 .net "out_south30", 15 0, v00000211bf0aff10_0;  1 drivers
v00000211bf0c9150_0 .net "out_south31", 15 0, v00000211bf0b19f0_0;  1 drivers
v00000211bf0c9290_0 .net "out_south32", 15 0, v00000211bf0c5eb0_0;  1 drivers
v00000211bf0c7b70_0 .net "out_south33", 15 0, v00000211bf0c57d0_0;  1 drivers
v00000211bf0ca0f0_0 .var "row0", 63 0;
v00000211bf0c9d30_0 .net "row00", 15 0, v00000211bf02d760_0;  1 drivers
v00000211bf0c96f0_0 .net "row01", 15 0, v00000211bf090280_0;  1 drivers
v00000211bf0c9650_0 .net "row02", 15 0, v00000211bf0903c0_0;  1 drivers
v00000211bf0c9e70_0 .net "row03", 15 0, v00000211bf0917f0_0;  1 drivers
v00000211bf0c9ab0_0 .var "row1", 63 0;
v00000211bf0c9790_0 .net "row10", 15 0, v00000211bf09e200_0;  1 drivers
v00000211bf0c9830_0 .net "row11", 15 0, v00000211bf0a1cc0_0;  1 drivers
v00000211bf0c8750_0 .net "row12", 15 0, v00000211bf0a2a30_0;  1 drivers
v00000211bf0c9470_0 .net "row13", 15 0, v00000211bf0a3610_0;  1 drivers
v00000211bf0c7fd0_0 .var "row2", 63 0;
v00000211bf0c9510_0 .net "row20", 15 0, v00000211bf0a6130_0;  1 drivers
v00000211bf0c7e90_0 .net "row21", 15 0, v00000211bf0a8a50_0;  1 drivers
v00000211bf0c9b50_0 .net "row22", 15 0, v00000211bf0ab570_0;  1 drivers
v00000211bf0c9c90_0 .net "row23", 15 0, v00000211bf0b02d0_0;  1 drivers
v00000211bf0c7990_0 .var "row3", 63 0;
v00000211bf0c7a30_0 .net "row30", 15 0, v00000211bf0b0b90_0;  1 drivers
v00000211bf0c7ad0_0 .net "row31", 15 0, v00000211bf0b2670_0;  1 drivers
v00000211bf0c89d0_0 .net "row32", 15 0, v00000211bf0c77b0_0;  1 drivers
v00000211bf0c7c10_0 .net "row33", 15 0, v00000211bf0c8d90_0;  1 drivers
v00000211bf0c7d50_0 .net "rst_n", 0 0, v00000211bf0cb6d0_0;  1 drivers
v00000211bf0c7df0_0 .net "west_in0", 15 0, v00000211bf0cc2b0_0;  1 drivers
v00000211bf0c8070_0 .net "west_in1", 15 0, v00000211bf0caeb0_0;  1 drivers
v00000211bf0c8250_0 .net "west_in2", 15 0, v00000211bf0cb450_0;  1 drivers
v00000211bf0cb130_0 .net "west_in3", 15 0, v00000211bf0cc710_0;  1 drivers
S_00000211bef12210 .scope module, "pe00" "pe" 3 32, 4 1 0, S_00000211bef11f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 16 "data_north";
    .port_info 3 /INPUT 16 "data_west";
    .port_info 4 /OUTPUT 16 "data_south";
    .port_info 5 /OUTPUT 16 "data_east";
    .port_info 6 /OUTPUT 16 "result";
P_00000211befa62f0 .param/l "BIT_WIDTH" 0 4 2, +C4<00000000000000000000000000010000>;
P_00000211befa6328 .param/l "FRAC_WIDTH" 0 4 3, +C4<00000000000000000000000000001000>;
v00000211bf02c5e0_0 .net *"_ivl_0", 31 0, L_00000211bf0cad70;  1 drivers
L_00000211bf0cd1d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000211bf02c680_0 .net/2u *"_ivl_10", 7 0, L_00000211bf0cd1d8;  1 drivers
v00000211bf02db20_0 .net *"_ivl_12", 23 0, L_00000211bf0cab90;  1 drivers
v00000211bf02c720_0 .net *"_ivl_14", 31 0, L_00000211bf0ca870;  1 drivers
L_00000211bf0cd220 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000211bf02c7c0_0 .net *"_ivl_17", 7 0, L_00000211bf0cd220;  1 drivers
L_00000211bf0cd148 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000211bf02ca40_0 .net *"_ivl_3", 15 0, L_00000211bf0cd148;  1 drivers
v00000211bf02c860_0 .net *"_ivl_4", 31 0, L_00000211bf0ca4b0;  1 drivers
L_00000211bf0cd190 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000211bf02ce00_0 .net *"_ivl_7", 15 0, L_00000211bf0cd190;  1 drivers
v00000211bf02cf40_0 .net "clk", 0 0, v00000211bf0cc210_0;  alias, 1 drivers
v00000211bf02cfe0_0 .var "data_east", 15 0;
v00000211bf02d080_0 .net "data_north", 15 0, v00000211bf0cba90_0;  alias, 1 drivers
v00000211bf02d120_0 .var "data_south", 15 0;
v00000211bf02d260_0 .net "data_west", 15 0, v00000211bf0cc2b0_0;  alias, 1 drivers
v00000211bf02d580_0 .net "mac_result", 31 0, L_00000211bf0cbbd0;  1 drivers
v00000211bf02d620_0 .net "mult_result", 31 0, L_00000211bf0caff0;  1 drivers
v00000211bf02d760_0 .var "result", 15 0;
v00000211bf02d940_0 .net "rst_n", 0 0, v00000211bf0cb6d0_0;  alias, 1 drivers
v00000211bf02da80_0 .net "temp_acc", 15 0, L_00000211bf0cb770;  1 drivers
L_00000211bf0cad70 .concat [ 16 16 0 0], v00000211bf0cc2b0_0, L_00000211bf0cd148;
L_00000211bf0ca4b0 .concat [ 16 16 0 0], v00000211bf0cba90_0, L_00000211bf0cd190;
L_00000211bf0caff0 .arith/mult 32, L_00000211bf0cad70, L_00000211bf0ca4b0;
L_00000211bf0cab90 .concat [ 8 16 0 0], L_00000211bf0cd1d8, v00000211bf02d760_0;
L_00000211bf0ca870 .concat [ 24 8 0 0], L_00000211bf0cab90, L_00000211bf0cd220;
L_00000211bf0cbbd0 .arith/sum 32, L_00000211bf0caff0, L_00000211bf0ca870;
S_00000211bef30f10 .scope module, "sat_block" "saturate" 4 30, 5 1 0, S_00000211bef12210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 16 "out";
P_00000211befa6070 .param/l "BIT_WIDTH" 0 5 2, +C4<00000000000000000000000000010000>;
P_00000211befa60a8 .param/l "FRAC_WIDTH" 0 5 3, +C4<00000000000000000000000000001000>;
v00000211bf02d9e0_0 .net *"_ivl_10", 0 0, L_00000211bf0cac30;  1 drivers
v00000211bf02c2c0_0 .net *"_ivl_12", 0 0, L_00000211bf0cae10;  1 drivers
v00000211bf02d6c0_0 .net *"_ivl_14", 0 0, L_00000211bf0cacd0;  1 drivers
L_00000211bf0cd268 .functor BUFT 1, C4<1000000000000000>, C4<0>, C4<0>, C4<0>;
v00000211bf02c400_0 .net/2u *"_ivl_15", 15 0, L_00000211bf0cd268;  1 drivers
v00000211bf02d1c0_0 .net *"_ivl_18", 15 0, L_00000211bf0cc850;  1 drivers
v00000211bf02cc20_0 .net *"_ivl_19", 15 0, L_00000211bf0cc350;  1 drivers
v00000211bf02d3a0_0 .net *"_ivl_22", 0 0, L_00000211bf0cb090;  1 drivers
L_00000211bf0cd2b0 .functor BUFT 1, C4<0111111111111111>, C4<0>, C4<0>, C4<0>;
v00000211bf02dbc0_0 .net/2u *"_ivl_23", 15 0, L_00000211bf0cd2b0;  1 drivers
v00000211bf02cea0_0 .net *"_ivl_26", 15 0, L_00000211bf0cb270;  1 drivers
v00000211bf02c4a0_0 .net *"_ivl_27", 15 0, L_00000211bf0cc3f0;  1 drivers
v00000211bf02c540_0 .net *"_ivl_3", 6 0, L_00000211bf0cb630;  1 drivers
v00000211bf02c9a0_0 .net *"_ivl_5", 0 0, L_00000211bf0cb310;  1 drivers
v00000211bf02dc60_0 .net "clk", 0 0, v00000211bf0cc210_0;  alias, 1 drivers
v00000211bf02ccc0_0 .net "in", 31 0, L_00000211bf0cbbd0;  alias, 1 drivers
v00000211bf02cd60_0 .net "out", 15 0, L_00000211bf0cb770;  alias, 1 drivers
v00000211bf02d800_0 .net "rst_n", 0 0, v00000211bf0cb6d0_0;  alias, 1 drivers
v00000211bf02dd00_0 .net "sel", 1 0, L_00000211bf0cb3b0;  1 drivers
v00000211bf02d8a0_0 .net "temp_sel", 1 0, v00000211bf02d440_0;  1 drivers
L_00000211bf0cb630 .part L_00000211bf0cbbd0, 24, 7;
L_00000211bf0cb310 .reduce/or L_00000211bf0cb630;
L_00000211bf0cb3b0 .concat8 [ 1 1 0 0], L_00000211bf0cb310, L_00000211bf0cac30;
L_00000211bf0cac30 .part L_00000211bf0cbbd0, 31, 1;
L_00000211bf0cae10 .part L_00000211bf0cb3b0, 1, 1;
L_00000211bf0cacd0 .part L_00000211bf0cb3b0, 0, 1;
L_00000211bf0cc850 .part L_00000211bf0cbbd0, 8, 16;
L_00000211bf0cc350 .functor MUXZ 16, L_00000211bf0cc850, L_00000211bf0cd268, L_00000211bf0cacd0, C4<>;
L_00000211bf0cb090 .part L_00000211bf0cb3b0, 0, 1;
L_00000211bf0cb270 .part L_00000211bf0cbbd0, 8, 16;
L_00000211bf0cc3f0 .functor MUXZ 16, L_00000211bf0cb270, L_00000211bf0cd2b0, L_00000211bf0cb090, C4<>;
L_00000211bf0cb770 .functor MUXZ 16, L_00000211bf0cc3f0, L_00000211bf0cc350, L_00000211bf0cae10, C4<>;
S_00000211bef310a0 .scope module, "reg0" "register" 5 15, 6 1 0, S_00000211bef30f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 2 "in";
    .port_info 3 /OUTPUT 2 "out";
P_00000211bf02ec50 .param/l "BIT_WIDTH" 0 6 1, +C4<00000000000000000000000000000010>;
v00000211bf02c180_0 .net "clk", 0 0, v00000211bf0cc210_0;  alias, 1 drivers
v00000211bf02dda0_0 .net "in", 1 0, L_00000211bf0cb3b0;  alias, 1 drivers
v00000211bf02d440_0 .var "out", 1 0;
v00000211bf02c360_0 .net "rst_n", 0 0, v00000211bf0cb6d0_0;  alias, 1 drivers
E_00000211bf02f010 .event posedge, v00000211bf02c180_0;
S_00000211bef36de0 .scope module, "pe01" "pe" 3 61, 4 1 0, S_00000211bef11f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 16 "data_north";
    .port_info 3 /INPUT 16 "data_west";
    .port_info 4 /OUTPUT 16 "data_south";
    .port_info 5 /OUTPUT 16 "data_east";
    .port_info 6 /OUTPUT 16 "result";
P_00000211befa6370 .param/l "BIT_WIDTH" 0 4 2, +C4<00000000000000000000000000010000>;
P_00000211befa63a8 .param/l "FRAC_WIDTH" 0 4 3, +C4<00000000000000000000000000001000>;
v00000211bf014110_0 .net *"_ivl_0", 31 0, L_00000211bf125260;  1 drivers
L_00000211bf0cd898 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000211bf014250_0 .net/2u *"_ivl_10", 7 0, L_00000211bf0cd898;  1 drivers
v00000211bf0142f0_0 .net *"_ivl_12", 23 0, L_00000211bf1265c0;  1 drivers
v00000211bf014890_0 .net *"_ivl_14", 31 0, L_00000211bf1259e0;  1 drivers
L_00000211bf0cd8e0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000211bef77570_0 .net *"_ivl_17", 7 0, L_00000211bf0cd8e0;  1 drivers
L_00000211bf0cd808 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000211bef77930_0 .net *"_ivl_3", 15 0, L_00000211bf0cd808;  1 drivers
v00000211bef779d0_0 .net *"_ivl_4", 31 0, L_00000211bf125ee0;  1 drivers
L_00000211bf0cd850 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000211bf090000_0 .net *"_ivl_7", 15 0, L_00000211bf0cd850;  1 drivers
v00000211bf08f1a0_0 .net "clk", 0 0, v00000211bf0cc210_0;  alias, 1 drivers
v00000211bf090500_0 .var "data_east", 15 0;
v00000211bf090b40_0 .net "data_north", 15 0, v00000211bf0cb9f0_0;  alias, 1 drivers
v00000211bf0908c0_0 .var "data_south", 15 0;
v00000211bf090a00_0 .net "data_west", 15 0, v00000211bf02cfe0_0;  alias, 1 drivers
v00000211bf08f6a0_0 .net "mac_result", 31 0, L_00000211bf125a80;  1 drivers
v00000211bf08f7e0_0 .net "mult_result", 31 0, L_00000211bf127740;  1 drivers
v00000211bf090280_0 .var "result", 15 0;
v00000211bf08f920_0 .net "rst_n", 0 0, v00000211bf0cb6d0_0;  alias, 1 drivers
v00000211bf08fce0_0 .net "temp_acc", 15 0, L_00000211bf125800;  1 drivers
L_00000211bf125260 .concat [ 16 16 0 0], v00000211bf02cfe0_0, L_00000211bf0cd808;
L_00000211bf125ee0 .concat [ 16 16 0 0], v00000211bf0cb9f0_0, L_00000211bf0cd850;
L_00000211bf127740 .arith/mult 32, L_00000211bf125260, L_00000211bf125ee0;
L_00000211bf1265c0 .concat [ 8 16 0 0], L_00000211bf0cd898, v00000211bf090280_0;
L_00000211bf1259e0 .concat [ 24 8 0 0], L_00000211bf1265c0, L_00000211bf0cd8e0;
L_00000211bf125a80 .arith/sum 32, L_00000211bf127740, L_00000211bf1259e0;
S_00000211bef36f70 .scope module, "sat_block" "saturate" 4 30, 5 1 0, S_00000211bef36de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 16 "out";
P_00000211befa60f0 .param/l "BIT_WIDTH" 0 5 2, +C4<00000000000000000000000000010000>;
P_00000211befa6128 .param/l "FRAC_WIDTH" 0 5 3, +C4<00000000000000000000000000001000>;
v00000211bef90fe0_0 .net *"_ivl_10", 0 0, L_00000211bf126c00;  1 drivers
v00000211bef91440_0 .net *"_ivl_12", 0 0, L_00000211bf1267a0;  1 drivers
v00000211bef834c0_0 .net *"_ivl_14", 0 0, L_00000211bf126020;  1 drivers
L_00000211bf0cd928 .functor BUFT 1, C4<1000000000000000>, C4<0>, C4<0>, C4<0>;
v00000211bef832e0_0 .net/2u *"_ivl_15", 15 0, L_00000211bf0cd928;  1 drivers
v00000211bef81f80_0 .net *"_ivl_18", 15 0, L_00000211bf126a20;  1 drivers
v00000211bef82840_0 .net *"_ivl_19", 15 0, L_00000211bf126de0;  1 drivers
v00000211bef82980_0 .net *"_ivl_22", 0 0, L_00000211bf126b60;  1 drivers
L_00000211bf0cd970 .functor BUFT 1, C4<0111111111111111>, C4<0>, C4<0>, C4<0>;
v00000211befaf530_0 .net/2u *"_ivl_23", 15 0, L_00000211bf0cd970;  1 drivers
v00000211befb0390_0 .net *"_ivl_26", 15 0, L_00000211bf1260c0;  1 drivers
v00000211befaf7b0_0 .net *"_ivl_27", 15 0, L_00000211bf126e80;  1 drivers
v00000211befafa30_0 .net *"_ivl_3", 6 0, L_00000211bf125b20;  1 drivers
v00000211befb0610_0 .net *"_ivl_5", 0 0, L_00000211bf125da0;  1 drivers
v00000211befb9bb0_0 .net "clk", 0 0, v00000211bf0cc210_0;  alias, 1 drivers
v00000211befb9390_0 .net "in", 31 0, L_00000211bf125a80;  alias, 1 drivers
v00000211befbad30_0 .net "out", 15 0, L_00000211bf125800;  alias, 1 drivers
v00000211befb9e30_0 .net "rst_n", 0 0, v00000211bf0cb6d0_0;  alias, 1 drivers
v00000211befbaab0_0 .net "sel", 1 0, L_00000211bf126700;  1 drivers
v00000211bf015d30_0 .net "temp_sel", 1 0, v00000211bef90860_0;  1 drivers
L_00000211bf125b20 .part L_00000211bf125a80, 24, 7;
L_00000211bf125da0 .reduce/or L_00000211bf125b20;
L_00000211bf126700 .concat8 [ 1 1 0 0], L_00000211bf125da0, L_00000211bf126c00;
L_00000211bf126c00 .part L_00000211bf125a80, 31, 1;
L_00000211bf1267a0 .part L_00000211bf126700, 1, 1;
L_00000211bf126020 .part L_00000211bf126700, 0, 1;
L_00000211bf126a20 .part L_00000211bf125a80, 8, 16;
L_00000211bf126de0 .functor MUXZ 16, L_00000211bf126a20, L_00000211bf0cd928, L_00000211bf126020, C4<>;
L_00000211bf126b60 .part L_00000211bf126700, 0, 1;
L_00000211bf1260c0 .part L_00000211bf125a80, 8, 16;
L_00000211bf126e80 .functor MUXZ 16, L_00000211bf1260c0, L_00000211bf0cd970, L_00000211bf126b60, C4<>;
L_00000211bf125800 .functor MUXZ 16, L_00000211bf126e80, L_00000211bf126de0, L_00000211bf1267a0, C4<>;
S_00000211bef2bc80 .scope module, "reg0" "register" 5 15, 6 1 0, S_00000211bef36f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 2 "in";
    .port_info 3 /OUTPUT 2 "out";
P_00000211bf02ec90 .param/l "BIT_WIDTH" 0 6 1, +C4<00000000000000000000000000000010>;
v00000211bef91ee0_0 .net "clk", 0 0, v00000211bf0cc210_0;  alias, 1 drivers
v00000211bef92160_0 .net "in", 1 0, L_00000211bf126700;  alias, 1 drivers
v00000211bef90860_0 .var "out", 1 0;
v00000211bef909a0_0 .net "rst_n", 0 0, v00000211bf0cb6d0_0;  alias, 1 drivers
S_00000211bef2be10 .scope module, "pe02" "pe" 3 90, 4 1 0, S_00000211bef11f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 16 "data_north";
    .port_info 3 /INPUT 16 "data_west";
    .port_info 4 /OUTPUT 16 "data_south";
    .port_info 5 /OUTPUT 16 "data_east";
    .port_info 6 /OUTPUT 16 "result";
P_00000211befa74f0 .param/l "BIT_WIDTH" 0 4 2, +C4<00000000000000000000000000010000>;
P_00000211befa7528 .param/l "FRAC_WIDTH" 0 4 3, +C4<00000000000000000000000000001000>;
v00000211bf08fe20_0 .net *"_ivl_0", 31 0, L_00000211bf129e00;  1 drivers
L_00000211bf0cdf58 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000211bf090c80_0 .net/2u *"_ivl_10", 7 0, L_00000211bf0cdf58;  1 drivers
v00000211bf090d20_0 .net *"_ivl_12", 23 0, L_00000211bf1285a0;  1 drivers
v00000211bf08f740_0 .net *"_ivl_14", 31 0, L_00000211bf129680;  1 drivers
L_00000211bf0cdfa0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000211bf08f420_0 .net *"_ivl_17", 7 0, L_00000211bf0cdfa0;  1 drivers
L_00000211bf0cdec8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000211bf090960_0 .net *"_ivl_3", 15 0, L_00000211bf0cdec8;  1 drivers
v00000211bf08f4c0_0 .net *"_ivl_4", 31 0, L_00000211bf128f00;  1 drivers
L_00000211bf0cdf10 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000211bf08fec0_0 .net *"_ivl_7", 15 0, L_00000211bf0cdf10;  1 drivers
v00000211bf090dc0_0 .net "clk", 0 0, v00000211bf0cc210_0;  alias, 1 drivers
v00000211bf08f9c0_0 .var "data_east", 15 0;
v00000211bf0901e0_0 .net "data_north", 15 0, v00000211bf0cb590_0;  alias, 1 drivers
v00000211bf08fa60_0 .var "data_south", 15 0;
v00000211bf08f560_0 .net "data_west", 15 0, v00000211bf090500_0;  alias, 1 drivers
v00000211bf090320_0 .net "mac_result", 31 0, L_00000211bf1281e0;  1 drivers
v00000211bf08f600_0 .net "mult_result", 31 0, L_00000211bf129180;  1 drivers
v00000211bf0903c0_0 .var "result", 15 0;
v00000211bf090460_0 .net "rst_n", 0 0, v00000211bf0cb6d0_0;  alias, 1 drivers
v00000211bf092ab0_0 .net "temp_acc", 15 0, L_00000211bf129fe0;  1 drivers
L_00000211bf129e00 .concat [ 16 16 0 0], v00000211bf090500_0, L_00000211bf0cdec8;
L_00000211bf128f00 .concat [ 16 16 0 0], v00000211bf0cb590_0, L_00000211bf0cdf10;
L_00000211bf129180 .arith/mult 32, L_00000211bf129e00, L_00000211bf128f00;
L_00000211bf1285a0 .concat [ 8 16 0 0], L_00000211bf0cdf58, v00000211bf0903c0_0;
L_00000211bf129680 .concat [ 24 8 0 0], L_00000211bf1285a0, L_00000211bf0cdfa0;
L_00000211bf1281e0 .arith/sum 32, L_00000211bf129180, L_00000211bf129680;
S_00000211beed2d20 .scope module, "sat_block" "saturate" 4 30, 5 1 0, S_00000211bef2be10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 16 "out";
P_00000211befa7470 .param/l "BIT_WIDTH" 0 5 2, +C4<00000000000000000000000000010000>;
P_00000211befa74a8 .param/l "FRAC_WIDTH" 0 5 3, +C4<00000000000000000000000000001000>;
v00000211bf08fd80_0 .net *"_ivl_10", 0 0, L_00000211bf1280a0;  1 drivers
v00000211bf08ff60_0 .net *"_ivl_12", 0 0, L_00000211bf129f40;  1 drivers
v00000211bf08f100_0 .net *"_ivl_14", 0 0, L_00000211bf129400;  1 drivers
L_00000211bf0cdfe8 .functor BUFT 1, C4<1000000000000000>, C4<0>, C4<0>, C4<0>;
v00000211bf08fb00_0 .net/2u *"_ivl_15", 15 0, L_00000211bf0cdfe8;  1 drivers
v00000211bf090be0_0 .net *"_ivl_18", 15 0, L_00000211bf128460;  1 drivers
v00000211bf090f00_0 .net *"_ivl_19", 15 0, L_00000211bf128140;  1 drivers
v00000211bf090aa0_0 .net *"_ivl_22", 0 0, L_00000211bf129860;  1 drivers
L_00000211bf0ce030 .functor BUFT 1, C4<0111111111111111>, C4<0>, C4<0>, C4<0>;
v00000211bf08f880_0 .net/2u *"_ivl_23", 15 0, L_00000211bf0ce030;  1 drivers
v00000211bf08f2e0_0 .net *"_ivl_26", 15 0, L_00000211bf1283c0;  1 drivers
v00000211bf08f240_0 .net *"_ivl_27", 15 0, L_00000211bf129360;  1 drivers
v00000211bf08f380_0 .net *"_ivl_3", 6 0, L_00000211bf128a00;  1 drivers
v00000211bf090e60_0 .net *"_ivl_5", 0 0, L_00000211bf128b40;  1 drivers
v00000211bf090780_0 .net "clk", 0 0, v00000211bf0cc210_0;  alias, 1 drivers
v00000211bf0905a0_0 .net "in", 31 0, L_00000211bf1281e0;  alias, 1 drivers
v00000211bf0900a0_0 .net "out", 15 0, L_00000211bf129fe0;  alias, 1 drivers
v00000211bf090140_0 .net "rst_n", 0 0, v00000211bf0cb6d0_0;  alias, 1 drivers
v00000211bf08fba0_0 .net "sel", 1 0, L_00000211bf128320;  1 drivers
v00000211bf090820_0 .net "temp_sel", 1 0, v00000211bf08f060_0;  1 drivers
L_00000211bf128a00 .part L_00000211bf1281e0, 24, 7;
L_00000211bf128b40 .reduce/or L_00000211bf128a00;
L_00000211bf128320 .concat8 [ 1 1 0 0], L_00000211bf128b40, L_00000211bf1280a0;
L_00000211bf1280a0 .part L_00000211bf1281e0, 31, 1;
L_00000211bf129f40 .part L_00000211bf128320, 1, 1;
L_00000211bf129400 .part L_00000211bf128320, 0, 1;
L_00000211bf128460 .part L_00000211bf1281e0, 8, 16;
L_00000211bf128140 .functor MUXZ 16, L_00000211bf128460, L_00000211bf0cdfe8, L_00000211bf129400, C4<>;
L_00000211bf129860 .part L_00000211bf128320, 0, 1;
L_00000211bf1283c0 .part L_00000211bf1281e0, 8, 16;
L_00000211bf129360 .functor MUXZ 16, L_00000211bf1283c0, L_00000211bf0ce030, L_00000211bf129860, C4<>;
L_00000211bf129fe0 .functor MUXZ 16, L_00000211bf129360, L_00000211bf128140, L_00000211bf129f40, C4<>;
S_00000211beed2eb0 .scope module, "reg0" "register" 5 15, 6 1 0, S_00000211beed2d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 2 "in";
    .port_info 3 /OUTPUT 2 "out";
P_00000211bf02f150 .param/l "BIT_WIDTH" 0 6 1, +C4<00000000000000000000000000000010>;
v00000211bf0906e0_0 .net "clk", 0 0, v00000211bf0cc210_0;  alias, 1 drivers
v00000211bf090640_0 .net "in", 1 0, L_00000211bf128320;  alias, 1 drivers
v00000211bf08f060_0 .var "out", 1 0;
v00000211bf08fc40_0 .net "rst_n", 0 0, v00000211bf0cb6d0_0;  alias, 1 drivers
S_00000211beed3040 .scope module, "pe03" "pe" 3 119, 4 1 0, S_00000211bef11f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 16 "data_north";
    .port_info 3 /INPUT 16 "data_west";
    .port_info 4 /OUTPUT 16 "data_south";
    .port_info 5 /OUTPUT 16 "data_east";
    .port_info 6 /OUTPUT 16 "result";
P_00000211befa6d70 .param/l "BIT_WIDTH" 0 4 2, +C4<00000000000000000000000000010000>;
P_00000211befa6da8 .param/l "FRAC_WIDTH" 0 4 3, +C4<00000000000000000000000000001000>;
v00000211bf0911b0_0 .net *"_ivl_0", 31 0, L_00000211bf12b2a0;  1 drivers
L_00000211bf0ce618 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000211bf091930_0 .net/2u *"_ivl_10", 7 0, L_00000211bf0ce618;  1 drivers
v00000211bf091250_0 .net *"_ivl_12", 23 0, L_00000211bf12c4c0;  1 drivers
v00000211bf0923d0_0 .net *"_ivl_14", 31 0, L_00000211bf12c380;  1 drivers
L_00000211bf0ce660 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000211bf0912f0_0 .net *"_ivl_17", 7 0, L_00000211bf0ce660;  1 drivers
L_00000211bf0ce588 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000211bf091390_0 .net *"_ivl_3", 15 0, L_00000211bf0ce588;  1 drivers
v00000211bf0928d0_0 .net *"_ivl_4", 31 0, L_00000211bf12bb60;  1 drivers
L_00000211bf0ce5d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000211bf091610_0 .net *"_ivl_7", 15 0, L_00000211bf0ce5d0;  1 drivers
v00000211bf091a70_0 .net "clk", 0 0, v00000211bf0cc210_0;  alias, 1 drivers
v00000211bf091430_0 .var "data_east", 15 0;
v00000211bf091750_0 .net "data_north", 15 0, v00000211bf0cbb30_0;  alias, 1 drivers
v00000211bf0914d0_0 .var "data_south", 15 0;
v00000211bf092650_0 .net "data_west", 15 0, v00000211bf08f9c0_0;  alias, 1 drivers
v00000211bf091ed0_0 .net "mac_result", 31 0, L_00000211bf12c600;  1 drivers
v00000211bf091570_0 .net "mult_result", 31 0, L_00000211bf12abc0;  1 drivers
v00000211bf0917f0_0 .var "result", 15 0;
v00000211bf091890_0 .net "rst_n", 0 0, v00000211bf0cb6d0_0;  alias, 1 drivers
v00000211bf091bb0_0 .net "temp_acc", 15 0, L_00000211bf12b200;  1 drivers
L_00000211bf12b2a0 .concat [ 16 16 0 0], v00000211bf08f9c0_0, L_00000211bf0ce588;
L_00000211bf12bb60 .concat [ 16 16 0 0], v00000211bf0cbb30_0, L_00000211bf0ce5d0;
L_00000211bf12abc0 .arith/mult 32, L_00000211bf12b2a0, L_00000211bf12bb60;
L_00000211bf12c4c0 .concat [ 8 16 0 0], L_00000211bf0ce618, v00000211bf0917f0_0;
L_00000211bf12c380 .concat [ 24 8 0 0], L_00000211bf12c4c0, L_00000211bf0ce660;
L_00000211bf12c600 .arith/sum 32, L_00000211bf12abc0, L_00000211bf12c380;
S_00000211bf03c170 .scope module, "sat_block" "saturate" 4 30, 5 1 0, S_00000211beed3040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 16 "out";
P_00000211befa5cf0 .param/l "BIT_WIDTH" 0 5 2, +C4<00000000000000000000000000010000>;
P_00000211befa5d28 .param/l "FRAC_WIDTH" 0 5 3, +C4<00000000000000000000000000001000>;
v00000211bf092b50_0 .net *"_ivl_10", 0 0, L_00000211bf12c6a0;  1 drivers
v00000211bf091f70_0 .net *"_ivl_12", 0 0, L_00000211bf12b160;  1 drivers
v00000211bf0919d0_0 .net *"_ivl_14", 0 0, L_00000211bf12b700;  1 drivers
L_00000211bf0ce6a8 .functor BUFT 1, C4<1000000000000000>, C4<0>, C4<0>, C4<0>;
v00000211bf092510_0 .net/2u *"_ivl_15", 15 0, L_00000211bf0ce6a8;  1 drivers
v00000211bf092c90_0 .net *"_ivl_18", 15 0, L_00000211bf12c060;  1 drivers
v00000211bf0926f0_0 .net *"_ivl_19", 15 0, L_00000211bf12c100;  1 drivers
v00000211bf092790_0 .net *"_ivl_22", 0 0, L_00000211bf12c920;  1 drivers
L_00000211bf0ce6f0 .functor BUFT 1, C4<0111111111111111>, C4<0>, C4<0>, C4<0>;
v00000211bf092d30_0 .net/2u *"_ivl_23", 15 0, L_00000211bf0ce6f0;  1 drivers
v00000211bf092970_0 .net *"_ivl_26", 15 0, L_00000211bf12bac0;  1 drivers
v00000211bf092830_0 .net *"_ivl_27", 15 0, L_00000211bf12a1c0;  1 drivers
v00000211bf091cf0_0 .net *"_ivl_3", 6 0, L_00000211bf12bfc0;  1 drivers
v00000211bf092dd0_0 .net *"_ivl_5", 0 0, L_00000211bf12af80;  1 drivers
v00000211bf0925b0_0 .net "clk", 0 0, v00000211bf0cc210_0;  alias, 1 drivers
v00000211bf092e70_0 .net "in", 31 0, L_00000211bf12c600;  alias, 1 drivers
v00000211bf092f10_0 .net "out", 15 0, L_00000211bf12b200;  alias, 1 drivers
v00000211bf091070_0 .net "rst_n", 0 0, v00000211bf0cb6d0_0;  alias, 1 drivers
v00000211bf092a10_0 .net "sel", 1 0, L_00000211bf12b020;  1 drivers
v00000211bf091110_0 .net "temp_sel", 1 0, v00000211bf092330_0;  1 drivers
L_00000211bf12bfc0 .part L_00000211bf12c600, 24, 7;
L_00000211bf12af80 .reduce/or L_00000211bf12bfc0;
L_00000211bf12b020 .concat8 [ 1 1 0 0], L_00000211bf12af80, L_00000211bf12c6a0;
L_00000211bf12c6a0 .part L_00000211bf12c600, 31, 1;
L_00000211bf12b160 .part L_00000211bf12b020, 1, 1;
L_00000211bf12b700 .part L_00000211bf12b020, 0, 1;
L_00000211bf12c060 .part L_00000211bf12c600, 8, 16;
L_00000211bf12c100 .functor MUXZ 16, L_00000211bf12c060, L_00000211bf0ce6a8, L_00000211bf12b700, C4<>;
L_00000211bf12c920 .part L_00000211bf12b020, 0, 1;
L_00000211bf12bac0 .part L_00000211bf12c600, 8, 16;
L_00000211bf12a1c0 .functor MUXZ 16, L_00000211bf12bac0, L_00000211bf0ce6f0, L_00000211bf12c920, C4<>;
L_00000211bf12b200 .functor MUXZ 16, L_00000211bf12a1c0, L_00000211bf12c100, L_00000211bf12b160, C4<>;
S_00000211bf03c300 .scope module, "reg0" "register" 5 15, 6 1 0, S_00000211bf03c170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 2 "in";
    .port_info 3 /OUTPUT 2 "out";
P_00000211bf02ed50 .param/l "BIT_WIDTH" 0 6 1, +C4<00000000000000000000000000000010>;
v00000211bf0916b0_0 .net "clk", 0 0, v00000211bf0cc210_0;  alias, 1 drivers
v00000211bf091b10_0 .net "in", 1 0, L_00000211bf12b020;  alias, 1 drivers
v00000211bf092330_0 .var "out", 1 0;
v00000211bf092bf0_0 .net "rst_n", 0 0, v00000211bf0cb6d0_0;  alias, 1 drivers
S_00000211bf03c490 .scope module, "pe10" "pe" 3 39, 4 1 0, S_00000211bef11f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 16 "data_north";
    .port_info 3 /INPUT 16 "data_west";
    .port_info 4 /OUTPUT 16 "data_south";
    .port_info 5 /OUTPUT 16 "data_east";
    .port_info 6 /OUTPUT 16 "result";
P_00000211befa6f70 .param/l "BIT_WIDTH" 0 4 2, +C4<00000000000000000000000000010000>;
P_00000211befa6fa8 .param/l "FRAC_WIDTH" 0 4 3, +C4<00000000000000000000000000001000>;
v00000211bf0a06e0_0 .net *"_ivl_0", 31 0, L_00000211bf0ca190;  1 drivers
L_00000211bf0cd388 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000211bf09fec0_0 .net/2u *"_ivl_10", 7 0, L_00000211bf0cd388;  1 drivers
v00000211bf09fce0_0 .net *"_ivl_12", 23 0, L_00000211bf0cb4f0;  1 drivers
v00000211bf09e0c0_0 .net *"_ivl_14", 31 0, L_00000211bf0cb810;  1 drivers
L_00000211bf0cd3d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000211bf09e8e0_0 .net *"_ivl_17", 7 0, L_00000211bf0cd3d0;  1 drivers
L_00000211bf0cd2f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000211bf09e700_0 .net *"_ivl_3", 15 0, L_00000211bf0cd2f8;  1 drivers
v00000211bf09f920_0 .net *"_ivl_4", 31 0, L_00000211bf0ca550;  1 drivers
L_00000211bf0cd340 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000211bf09ec00_0 .net *"_ivl_7", 15 0, L_00000211bf0cd340;  1 drivers
v00000211bf0a01e0_0 .net "clk", 0 0, v00000211bf0cc210_0;  alias, 1 drivers
v00000211bf09e160_0 .var "data_east", 15 0;
v00000211bf09eca0_0 .net "data_north", 15 0, v00000211bf02d120_0;  alias, 1 drivers
v00000211bf09f2e0_0 .var "data_south", 15 0;
v00000211bf0a0640_0 .net "data_west", 15 0, v00000211bf0caeb0_0;  alias, 1 drivers
v00000211bf09fc40_0 .net "mac_result", 31 0, L_00000211bf0cb8b0;  1 drivers
v00000211bf0a0780_0 .net "mult_result", 31 0, L_00000211bf0cb1d0;  1 drivers
v00000211bf09e200_0 .var "result", 15 0;
v00000211bf0a0320_0 .net "rst_n", 0 0, v00000211bf0cb6d0_0;  alias, 1 drivers
v00000211bf09f880_0 .net "temp_acc", 15 0, L_00000211bf0cbc70;  1 drivers
L_00000211bf0ca190 .concat [ 16 16 0 0], v00000211bf0caeb0_0, L_00000211bf0cd2f8;
L_00000211bf0ca550 .concat [ 16 16 0 0], v00000211bf02d120_0, L_00000211bf0cd340;
L_00000211bf0cb1d0 .arith/mult 32, L_00000211bf0ca190, L_00000211bf0ca550;
L_00000211bf0cb4f0 .concat [ 8 16 0 0], L_00000211bf0cd388, v00000211bf09e200_0;
L_00000211bf0cb810 .concat [ 24 8 0 0], L_00000211bf0cb4f0, L_00000211bf0cd3d0;
L_00000211bf0cb8b0 .arith/sum 32, L_00000211bf0cb1d0, L_00000211bf0cb810;
S_00000211bf03c620 .scope module, "sat_block" "saturate" 4 30, 5 1 0, S_00000211bf03c490;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 16 "out";
P_00000211befa6570 .param/l "BIT_WIDTH" 0 5 2, +C4<00000000000000000000000000010000>;
P_00000211befa65a8 .param/l "FRAC_WIDTH" 0 5 3, +C4<00000000000000000000000000001000>;
v00000211bf0920b0_0 .net *"_ivl_10", 0 0, L_00000211bf0ca9b0;  1 drivers
v00000211bf092150_0 .net *"_ivl_12", 0 0, L_00000211bf0cc030;  1 drivers
v00000211bf0921f0_0 .net *"_ivl_14", 0 0, L_00000211bf0cbef0;  1 drivers
L_00000211bf0cd418 .functor BUFT 1, C4<1000000000000000>, C4<0>, C4<0>, C4<0>;
v00000211bf092290_0 .net/2u *"_ivl_15", 15 0, L_00000211bf0cd418;  1 drivers
v00000211bf092470_0 .net *"_ivl_18", 15 0, L_00000211bf0ca230;  1 drivers
v00000211bf09f240_0 .net *"_ivl_19", 15 0, L_00000211bf0cc530;  1 drivers
v00000211bf09e520_0 .net *"_ivl_22", 0 0, L_00000211bf0caf50;  1 drivers
L_00000211bf0cd460 .functor BUFT 1, C4<0111111111111111>, C4<0>, C4<0>, C4<0>;
v00000211bf09fe20_0 .net/2u *"_ivl_23", 15 0, L_00000211bf0cd460;  1 drivers
v00000211bf0a05a0_0 .net *"_ivl_26", 15 0, L_00000211bf0caa50;  1 drivers
v00000211bf0a0820_0 .net *"_ivl_27", 15 0, L_00000211bf0cc490;  1 drivers
v00000211bf09f420_0 .net *"_ivl_3", 6 0, L_00000211bf0cb950;  1 drivers
v00000211bf09e660_0 .net *"_ivl_5", 0 0, L_00000211bf0cbdb0;  1 drivers
v00000211bf0a0140_0 .net "clk", 0 0, v00000211bf0cc210_0;  alias, 1 drivers
v00000211bf09f060_0 .net "in", 31 0, L_00000211bf0cb8b0;  alias, 1 drivers
v00000211bf09f4c0_0 .net "out", 15 0, L_00000211bf0cbc70;  alias, 1 drivers
v00000211bf0a03c0_0 .net "rst_n", 0 0, v00000211bf0cb6d0_0;  alias, 1 drivers
v00000211bf09f600_0 .net "sel", 1 0, L_00000211bf0cbf90;  1 drivers
v00000211bf0a0500_0 .net "temp_sel", 1 0, v00000211bf091e30_0;  1 drivers
L_00000211bf0cb950 .part L_00000211bf0cb8b0, 24, 7;
L_00000211bf0cbdb0 .reduce/or L_00000211bf0cb950;
L_00000211bf0cbf90 .concat8 [ 1 1 0 0], L_00000211bf0cbdb0, L_00000211bf0ca9b0;
L_00000211bf0ca9b0 .part L_00000211bf0cb8b0, 31, 1;
L_00000211bf0cc030 .part L_00000211bf0cbf90, 1, 1;
L_00000211bf0cbef0 .part L_00000211bf0cbf90, 0, 1;
L_00000211bf0ca230 .part L_00000211bf0cb8b0, 8, 16;
L_00000211bf0cc530 .functor MUXZ 16, L_00000211bf0ca230, L_00000211bf0cd418, L_00000211bf0cbef0, C4<>;
L_00000211bf0caf50 .part L_00000211bf0cbf90, 0, 1;
L_00000211bf0caa50 .part L_00000211bf0cb8b0, 8, 16;
L_00000211bf0cc490 .functor MUXZ 16, L_00000211bf0caa50, L_00000211bf0cd460, L_00000211bf0caf50, C4<>;
L_00000211bf0cbc70 .functor MUXZ 16, L_00000211bf0cc490, L_00000211bf0cc530, L_00000211bf0cc030, C4<>;
S_00000211bf09deb0 .scope module, "reg0" "register" 5 15, 6 1 0, S_00000211bf03c620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 2 "in";
    .port_info 3 /OUTPUT 2 "out";
P_00000211bf02ee50 .param/l "BIT_WIDTH" 0 6 1, +C4<00000000000000000000000000000010>;
v00000211bf091c50_0 .net "clk", 0 0, v00000211bf0cc210_0;  alias, 1 drivers
v00000211bf091d90_0 .net "in", 1 0, L_00000211bf0cbf90;  alias, 1 drivers
v00000211bf091e30_0 .var "out", 1 0;
v00000211bf092010_0 .net "rst_n", 0 0, v00000211bf0cb6d0_0;  alias, 1 drivers
S_00000211bf09d870 .scope module, "pe11" "pe" 3 68, 4 1 0, S_00000211bef11f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 16 "data_north";
    .port_info 3 /INPUT 16 "data_west";
    .port_info 4 /OUTPUT 16 "data_south";
    .port_info 5 /OUTPUT 16 "data_east";
    .port_info 6 /OUTPUT 16 "result";
P_00000211befa78f0 .param/l "BIT_WIDTH" 0 4 2, +C4<00000000000000000000000000010000>;
P_00000211befa7928 .param/l "FRAC_WIDTH" 0 4 3, +C4<00000000000000000000000000001000>;
v00000211bf09e7a0_0 .net *"_ivl_0", 31 0, L_00000211bf1274c0;  1 drivers
L_00000211bf0cda48 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000211bf09ef20_0 .net/2u *"_ivl_10", 7 0, L_00000211bf0cda48;  1 drivers
v00000211bf09f100_0 .net *"_ivl_12", 23 0, L_00000211bf126840;  1 drivers
v00000211bf09eac0_0 .net *"_ivl_14", 31 0, L_00000211bf125bc0;  1 drivers
L_00000211bf0cda90 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000211bf09e840_0 .net *"_ivl_17", 7 0, L_00000211bf0cda90;  1 drivers
L_00000211bf0cd9b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000211bf09eb60_0 .net *"_ivl_3", 15 0, L_00000211bf0cd9b8;  1 drivers
v00000211bf09efc0_0 .net *"_ivl_4", 31 0, L_00000211bf126980;  1 drivers
L_00000211bf0cda00 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000211bf09f1a0_0 .net *"_ivl_7", 15 0, L_00000211bf0cda00;  1 drivers
v00000211bf09fba0_0 .net "clk", 0 0, v00000211bf0cc210_0;  alias, 1 drivers
v00000211bf09fd80_0 .var "data_east", 15 0;
v00000211bf0a00a0_0 .net "data_north", 15 0, v00000211bf0908c0_0;  alias, 1 drivers
v00000211bf0a10e0_0 .var "data_south", 15 0;
v00000211bf0a1400_0 .net "data_west", 15 0, v00000211bf09e160_0;  alias, 1 drivers
v00000211bf0a14a0_0 .net "mac_result", 31 0, L_00000211bf125940;  1 drivers
v00000211bf0a1040_0 .net "mult_result", 31 0, L_00000211bf126f20;  1 drivers
v00000211bf0a1cc0_0 .var "result", 15 0;
v00000211bf0a12c0_0 .net "rst_n", 0 0, v00000211bf0cb6d0_0;  alias, 1 drivers
v00000211bf0a0960_0 .net "temp_acc", 15 0, L_00000211bf126d40;  1 drivers
L_00000211bf1274c0 .concat [ 16 16 0 0], v00000211bf09e160_0, L_00000211bf0cd9b8;
L_00000211bf126980 .concat [ 16 16 0 0], v00000211bf0908c0_0, L_00000211bf0cda00;
L_00000211bf126f20 .arith/mult 32, L_00000211bf1274c0, L_00000211bf126980;
L_00000211bf126840 .concat [ 8 16 0 0], L_00000211bf0cda48, v00000211bf0a1cc0_0;
L_00000211bf125bc0 .concat [ 24 8 0 0], L_00000211bf126840, L_00000211bf0cda90;
L_00000211bf125940 .arith/sum 32, L_00000211bf126f20, L_00000211bf125bc0;
S_00000211bf09db90 .scope module, "sat_block" "saturate" 4 30, 5 1 0, S_00000211bf09d870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 16 "out";
P_00000211befa6e70 .param/l "BIT_WIDTH" 0 5 2, +C4<00000000000000000000000000010000>;
P_00000211befa6ea8 .param/l "FRAC_WIDTH" 0 5 3, +C4<00000000000000000000000000001000>;
v00000211bf09e2a0_0 .net *"_ivl_10", 0 0, L_00000211bf127100;  1 drivers
v00000211bf09e340_0 .net *"_ivl_12", 0 0, L_00000211bf1268e0;  1 drivers
v00000211bf09f6a0_0 .net *"_ivl_14", 0 0, L_00000211bf1256c0;  1 drivers
L_00000211bf0cdad8 .functor BUFT 1, C4<1000000000000000>, C4<0>, C4<0>, C4<0>;
v00000211bf0a0460_0 .net/2u *"_ivl_15", 15 0, L_00000211bf0cdad8;  1 drivers
v00000211bf09f7e0_0 .net *"_ivl_18", 15 0, L_00000211bf126ca0;  1 drivers
v00000211bf09e3e0_0 .net *"_ivl_19", 15 0, L_00000211bf125440;  1 drivers
v00000211bf09e980_0 .net *"_ivl_22", 0 0, L_00000211bf1251c0;  1 drivers
L_00000211bf0cdb20 .functor BUFT 1, C4<0111111111111111>, C4<0>, C4<0>, C4<0>;
v00000211bf09f560_0 .net/2u *"_ivl_23", 15 0, L_00000211bf0cdb20;  1 drivers
v00000211bf09fb00_0 .net *"_ivl_26", 15 0, L_00000211bf125e40;  1 drivers
v00000211bf0a0000_0 .net *"_ivl_27", 15 0, L_00000211bf1258a0;  1 drivers
v00000211bf09fa60_0 .net *"_ivl_3", 6 0, L_00000211bf1277e0;  1 drivers
v00000211bf09ff60_0 .net *"_ivl_5", 0 0, L_00000211bf1272e0;  1 drivers
v00000211bf09ea20_0 .net "clk", 0 0, v00000211bf0cc210_0;  alias, 1 drivers
v00000211bf09e480_0 .net "in", 31 0, L_00000211bf125940;  alias, 1 drivers
v00000211bf09f740_0 .net "out", 15 0, L_00000211bf126d40;  alias, 1 drivers
v00000211bf09f9c0_0 .net "rst_n", 0 0, v00000211bf0cb6d0_0;  alias, 1 drivers
v00000211bf09e5c0_0 .net "sel", 1 0, L_00000211bf127920;  1 drivers
v00000211bf0a0280_0 .net "temp_sel", 1 0, v00000211bf09ede0_0;  1 drivers
L_00000211bf1277e0 .part L_00000211bf125940, 24, 7;
L_00000211bf1272e0 .reduce/or L_00000211bf1277e0;
L_00000211bf127920 .concat8 [ 1 1 0 0], L_00000211bf1272e0, L_00000211bf127100;
L_00000211bf127100 .part L_00000211bf125940, 31, 1;
L_00000211bf1268e0 .part L_00000211bf127920, 1, 1;
L_00000211bf1256c0 .part L_00000211bf127920, 0, 1;
L_00000211bf126ca0 .part L_00000211bf125940, 8, 16;
L_00000211bf125440 .functor MUXZ 16, L_00000211bf126ca0, L_00000211bf0cdad8, L_00000211bf1256c0, C4<>;
L_00000211bf1251c0 .part L_00000211bf127920, 0, 1;
L_00000211bf125e40 .part L_00000211bf125940, 8, 16;
L_00000211bf1258a0 .functor MUXZ 16, L_00000211bf125e40, L_00000211bf0cdb20, L_00000211bf1251c0, C4<>;
L_00000211bf126d40 .functor MUXZ 16, L_00000211bf1258a0, L_00000211bf125440, L_00000211bf1268e0, C4<>;
S_00000211bf09d0a0 .scope module, "reg0" "register" 5 15, 6 1 0, S_00000211bf09db90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 2 "in";
    .port_info 3 /OUTPUT 2 "out";
P_00000211bf02eed0 .param/l "BIT_WIDTH" 0 6 1, +C4<00000000000000000000000000000010>;
v00000211bf09f380_0 .net "clk", 0 0, v00000211bf0cc210_0;  alias, 1 drivers
v00000211bf09ed40_0 .net "in", 1 0, L_00000211bf127920;  alias, 1 drivers
v00000211bf09ede0_0 .var "out", 1 0;
v00000211bf09ee80_0 .net "rst_n", 0 0, v00000211bf0cb6d0_0;  alias, 1 drivers
S_00000211bf09d550 .scope module, "pe12" "pe" 3 97, 4 1 0, S_00000211bef11f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 16 "data_north";
    .port_info 3 /INPUT 16 "data_west";
    .port_info 4 /OUTPUT 16 "data_south";
    .port_info 5 /OUTPUT 16 "data_east";
    .port_info 6 /OUTPUT 16 "result";
P_00000211befa5c70 .param/l "BIT_WIDTH" 0 4 2, +C4<00000000000000000000000000010000>;
P_00000211befa5ca8 .param/l "FRAC_WIDTH" 0 4 3, +C4<00000000000000000000000000001000>;
v00000211bf0a1540_0 .net *"_ivl_0", 31 0, L_00000211bf12a080;  1 drivers
L_00000211bf0ce108 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000211bf0a15e0_0 .net/2u *"_ivl_10", 7 0, L_00000211bf0ce108;  1 drivers
v00000211bf0a0d20_0 .net *"_ivl_12", 23 0, L_00000211bf1286e0;  1 drivers
v00000211bf0a0dc0_0 .net *"_ivl_14", 31 0, L_00000211bf128be0;  1 drivers
L_00000211bf0ce150 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000211bf0a1680_0 .net *"_ivl_17", 7 0, L_00000211bf0ce150;  1 drivers
L_00000211bf0ce078 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000211bf0a1720_0 .net *"_ivl_3", 15 0, L_00000211bf0ce078;  1 drivers
v00000211bf0a1ae0_0 .net *"_ivl_4", 31 0, L_00000211bf128aa0;  1 drivers
L_00000211bf0ce0c0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000211bf0a1a40_0 .net *"_ivl_7", 15 0, L_00000211bf0ce0c0;  1 drivers
v00000211bf0a31b0_0 .net "clk", 0 0, v00000211bf0cc210_0;  alias, 1 drivers
v00000211bf0a4e70_0 .var "data_east", 15 0;
v00000211bf0a2df0_0 .net "data_north", 15 0, v00000211bf08fa60_0;  alias, 1 drivers
v00000211bf0a4f10_0 .var "data_south", 15 0;
v00000211bf0a4fb0_0 .net "data_west", 15 0, v00000211bf09fd80_0;  alias, 1 drivers
v00000211bf0a48d0_0 .net "mac_result", 31 0, L_00000211bf1299a0;  1 drivers
v00000211bf0a3070_0 .net "mult_result", 31 0, L_00000211bf129900;  1 drivers
v00000211bf0a2a30_0 .var "result", 15 0;
v00000211bf0a2e90_0 .net "rst_n", 0 0, v00000211bf0cb6d0_0;  alias, 1 drivers
v00000211bf0a2cb0_0 .net "temp_acc", 15 0, L_00000211bf1294a0;  1 drivers
L_00000211bf12a080 .concat [ 16 16 0 0], v00000211bf09fd80_0, L_00000211bf0ce078;
L_00000211bf128aa0 .concat [ 16 16 0 0], v00000211bf08fa60_0, L_00000211bf0ce0c0;
L_00000211bf129900 .arith/mult 32, L_00000211bf12a080, L_00000211bf128aa0;
L_00000211bf1286e0 .concat [ 8 16 0 0], L_00000211bf0ce108, v00000211bf0a2a30_0;
L_00000211bf128be0 .concat [ 24 8 0 0], L_00000211bf1286e0, L_00000211bf0ce150;
L_00000211bf1299a0 .arith/sum 32, L_00000211bf129900, L_00000211bf128be0;
S_00000211bf09d230 .scope module, "sat_block" "saturate" 4 30, 5 1 0, S_00000211bf09d550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 16 "out";
P_00000211befa5bf0 .param/l "BIT_WIDTH" 0 5 2, +C4<00000000000000000000000000010000>;
P_00000211befa5c28 .param/l "FRAC_WIDTH" 0 5 3, +C4<00000000000000000000000000001000>;
v00000211bf0a1e00_0 .net *"_ivl_10", 0 0, L_00000211bf128e60;  1 drivers
v00000211bf0a1360_0 .net *"_ivl_12", 0 0, L_00000211bf129040;  1 drivers
v00000211bf0a1180_0 .net *"_ivl_14", 0 0, L_00000211bf1290e0;  1 drivers
L_00000211bf0ce198 .functor BUFT 1, C4<1000000000000000>, C4<0>, C4<0>, C4<0>;
v00000211bf0a17c0_0 .net/2u *"_ivl_15", 15 0, L_00000211bf0ce198;  1 drivers
v00000211bf0a1860_0 .net *"_ivl_18", 15 0, L_00000211bf127ec0;  1 drivers
v00000211bf0a1ea0_0 .net *"_ivl_19", 15 0, L_00000211bf129220;  1 drivers
v00000211bf0a1c20_0 .net *"_ivl_22", 0 0, L_00000211bf129b80;  1 drivers
L_00000211bf0ce1e0 .functor BUFT 1, C4<0111111111111111>, C4<0>, C4<0>, C4<0>;
v00000211bf0a1b80_0 .net/2u *"_ivl_23", 15 0, L_00000211bf0ce1e0;  1 drivers
v00000211bf0a08c0_0 .net *"_ivl_26", 15 0, L_00000211bf1292c0;  1 drivers
v00000211bf0a1f40_0 .net *"_ivl_27", 15 0, L_00000211bf129c20;  1 drivers
v00000211bf0a0fa0_0 .net *"_ivl_3", 6 0, L_00000211bf128c80;  1 drivers
v00000211bf0a0b40_0 .net *"_ivl_5", 0 0, L_00000211bf128dc0;  1 drivers
v00000211bf0a1220_0 .net "clk", 0 0, v00000211bf0cc210_0;  alias, 1 drivers
v00000211bf0a0a00_0 .net "in", 31 0, L_00000211bf1299a0;  alias, 1 drivers
v00000211bf0a0aa0_0 .net "out", 15 0, L_00000211bf1294a0;  alias, 1 drivers
v00000211bf0a0be0_0 .net "rst_n", 0 0, v00000211bf0cb6d0_0;  alias, 1 drivers
v00000211bf0a1900_0 .net "sel", 1 0, L_00000211bf129ae0;  1 drivers
v00000211bf0a0c80_0 .net "temp_sel", 1 0, v00000211bf0a1d60_0;  1 drivers
L_00000211bf128c80 .part L_00000211bf1299a0, 24, 7;
L_00000211bf128dc0 .reduce/or L_00000211bf128c80;
L_00000211bf129ae0 .concat8 [ 1 1 0 0], L_00000211bf128dc0, L_00000211bf128e60;
L_00000211bf128e60 .part L_00000211bf1299a0, 31, 1;
L_00000211bf129040 .part L_00000211bf129ae0, 1, 1;
L_00000211bf1290e0 .part L_00000211bf129ae0, 0, 1;
L_00000211bf127ec0 .part L_00000211bf1299a0, 8, 16;
L_00000211bf129220 .functor MUXZ 16, L_00000211bf127ec0, L_00000211bf0ce198, L_00000211bf1290e0, C4<>;
L_00000211bf129b80 .part L_00000211bf129ae0, 0, 1;
L_00000211bf1292c0 .part L_00000211bf1299a0, 8, 16;
L_00000211bf129c20 .functor MUXZ 16, L_00000211bf1292c0, L_00000211bf0ce1e0, L_00000211bf129b80, C4<>;
L_00000211bf1294a0 .functor MUXZ 16, L_00000211bf129c20, L_00000211bf129220, L_00000211bf129040, C4<>;
S_00000211bf09d3c0 .scope module, "reg0" "register" 5 15, 6 1 0, S_00000211bf09d230;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 2 "in";
    .port_info 3 /OUTPUT 2 "out";
P_00000211bf02fc10 .param/l "BIT_WIDTH" 0 6 1, +C4<00000000000000000000000000000010>;
v00000211bf0a0e60_0 .net "clk", 0 0, v00000211bf0cc210_0;  alias, 1 drivers
v00000211bf0a0f00_0 .net "in", 1 0, L_00000211bf129ae0;  alias, 1 drivers
v00000211bf0a1d60_0 .var "out", 1 0;
v00000211bf0a19a0_0 .net "rst_n", 0 0, v00000211bf0cb6d0_0;  alias, 1 drivers
S_00000211bf09dd20 .scope module, "pe13" "pe" 3 126, 4 1 0, S_00000211bef11f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 16 "data_north";
    .port_info 3 /INPUT 16 "data_west";
    .port_info 4 /OUTPUT 16 "data_south";
    .port_info 5 /OUTPUT 16 "data_east";
    .port_info 6 /OUTPUT 16 "result";
P_00000211befa5df0 .param/l "BIT_WIDTH" 0 4 2, +C4<00000000000000000000000000010000>;
P_00000211befa5e28 .param/l "FRAC_WIDTH" 0 4 3, +C4<00000000000000000000000000001000>;
v00000211bf0a2b70_0 .net *"_ivl_0", 31 0, L_00000211bf12a260;  1 drivers
L_00000211bf0ce7c8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000211bf0a3390_0 .net/2u *"_ivl_10", 7 0, L_00000211bf0ce7c8;  1 drivers
v00000211bf0a4650_0 .net *"_ivl_12", 23 0, L_00000211bf12bca0;  1 drivers
v00000211bf0a28f0_0 .net *"_ivl_14", 31 0, L_00000211bf12bd40;  1 drivers
L_00000211bf0ce810 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000211bf0a4bf0_0 .net *"_ivl_17", 7 0, L_00000211bf0ce810;  1 drivers
L_00000211bf0ce738 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000211bf0a41f0_0 .net *"_ivl_3", 15 0, L_00000211bf0ce738;  1 drivers
v00000211bf0a32f0_0 .net *"_ivl_4", 31 0, L_00000211bf12a300;  1 drivers
L_00000211bf0ce780 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000211bf0a3c50_0 .net *"_ivl_7", 15 0, L_00000211bf0ce780;  1 drivers
v00000211bf0a3d90_0 .net "clk", 0 0, v00000211bf0cc210_0;  alias, 1 drivers
v00000211bf0a34d0_0 .var "data_east", 15 0;
v00000211bf0a45b0_0 .net "data_north", 15 0, v00000211bf0914d0_0;  alias, 1 drivers
v00000211bf0a4c90_0 .var "data_south", 15 0;
v00000211bf0a4830_0 .net "data_west", 15 0, v00000211bf0a4e70_0;  alias, 1 drivers
v00000211bf0a4a10_0 .net "mac_result", 31 0, L_00000211bf12a3a0;  1 drivers
v00000211bf0a3570_0 .net "mult_result", 31 0, L_00000211bf12bc00;  1 drivers
v00000211bf0a3610_0 .var "result", 15 0;
v00000211bf0a2f30_0 .net "rst_n", 0 0, v00000211bf0cb6d0_0;  alias, 1 drivers
v00000211bf0a36b0_0 .net "temp_acc", 15 0, L_00000211bf12a9e0;  1 drivers
L_00000211bf12a260 .concat [ 16 16 0 0], v00000211bf0a4e70_0, L_00000211bf0ce738;
L_00000211bf12a300 .concat [ 16 16 0 0], v00000211bf0914d0_0, L_00000211bf0ce780;
L_00000211bf12bc00 .arith/mult 32, L_00000211bf12a260, L_00000211bf12a300;
L_00000211bf12bca0 .concat [ 8 16 0 0], L_00000211bf0ce7c8, v00000211bf0a3610_0;
L_00000211bf12bd40 .concat [ 24 8 0 0], L_00000211bf12bca0, L_00000211bf0ce810;
L_00000211bf12a3a0 .arith/sum 32, L_00000211bf12bc00, L_00000211bf12bd40;
S_00000211bf09d6e0 .scope module, "sat_block" "saturate" 4 30, 5 1 0, S_00000211bf09dd20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 16 "out";
P_00000211befa77f0 .param/l "BIT_WIDTH" 0 5 2, +C4<00000000000000000000000000010000>;
P_00000211befa7828 .param/l "FRAC_WIDTH" 0 5 3, +C4<00000000000000000000000000001000>;
v00000211bf0a4330_0 .net *"_ivl_10", 0 0, L_00000211bf12a940;  1 drivers
v00000211bf0a2d50_0 .net *"_ivl_12", 0 0, L_00000211bf12a4e0;  1 drivers
v00000211bf0a43d0_0 .net *"_ivl_14", 0 0, L_00000211bf12a580;  1 drivers
L_00000211bf0ce858 .functor BUFT 1, C4<1000000000000000>, C4<0>, C4<0>, C4<0>;
v00000211bf0a3750_0 .net/2u *"_ivl_15", 15 0, L_00000211bf0ce858;  1 drivers
v00000211bf0a3a70_0 .net *"_ivl_18", 15 0, L_00000211bf12b340;  1 drivers
v00000211bf0a3250_0 .net *"_ivl_19", 15 0, L_00000211bf12ae40;  1 drivers
v00000211bf0a3430_0 .net *"_ivl_22", 0 0, L_00000211bf12a620;  1 drivers
L_00000211bf0ce8a0 .functor BUFT 1, C4<0111111111111111>, C4<0>, C4<0>, C4<0>;
v00000211bf0a2fd0_0 .net/2u *"_ivl_23", 15 0, L_00000211bf0ce8a0;  1 drivers
v00000211bf0a4470_0 .net *"_ivl_26", 15 0, L_00000211bf12b3e0;  1 drivers
v00000211bf0a4510_0 .net *"_ivl_27", 15 0, L_00000211bf12a800;  1 drivers
v00000211bf0a3ed0_0 .net *"_ivl_3", 6 0, L_00000211bf12a440;  1 drivers
v00000211bf0a3cf0_0 .net *"_ivl_5", 0 0, L_00000211bf12b0c0;  1 drivers
v00000211bf0a3110_0 .net "clk", 0 0, v00000211bf0cc210_0;  alias, 1 drivers
v00000211bf0a3b10_0 .net "in", 31 0, L_00000211bf12a3a0;  alias, 1 drivers
v00000211bf0a4150_0 .net "out", 15 0, L_00000211bf12a9e0;  alias, 1 drivers
v00000211bf0a2ad0_0 .net "rst_n", 0 0, v00000211bf0cb6d0_0;  alias, 1 drivers
v00000211bf0a4b50_0 .net "sel", 1 0, L_00000211bf12ab20;  1 drivers
v00000211bf0a3f70_0 .net "temp_sel", 1 0, v00000211bf0a4d30_0;  1 drivers
L_00000211bf12a440 .part L_00000211bf12a3a0, 24, 7;
L_00000211bf12b0c0 .reduce/or L_00000211bf12a440;
L_00000211bf12ab20 .concat8 [ 1 1 0 0], L_00000211bf12b0c0, L_00000211bf12a940;
L_00000211bf12a940 .part L_00000211bf12a3a0, 31, 1;
L_00000211bf12a4e0 .part L_00000211bf12ab20, 1, 1;
L_00000211bf12a580 .part L_00000211bf12ab20, 0, 1;
L_00000211bf12b340 .part L_00000211bf12a3a0, 8, 16;
L_00000211bf12ae40 .functor MUXZ 16, L_00000211bf12b340, L_00000211bf0ce858, L_00000211bf12a580, C4<>;
L_00000211bf12a620 .part L_00000211bf12ab20, 0, 1;
L_00000211bf12b3e0 .part L_00000211bf12a3a0, 8, 16;
L_00000211bf12a800 .functor MUXZ 16, L_00000211bf12b3e0, L_00000211bf0ce8a0, L_00000211bf12a620, C4<>;
L_00000211bf12a9e0 .functor MUXZ 16, L_00000211bf12a800, L_00000211bf12ae40, L_00000211bf12a4e0, C4<>;
S_00000211bf09da00 .scope module, "reg0" "register" 5 15, 6 1 0, S_00000211bf09d6e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 2 "in";
    .port_info 3 /OUTPUT 2 "out";
P_00000211bf02fad0 .param/l "BIT_WIDTH" 0 6 1, +C4<00000000000000000000000000000010>;
v00000211bf0a3e30_0 .net "clk", 0 0, v00000211bf0cc210_0;  alias, 1 drivers
v00000211bf0a4970_0 .net "in", 1 0, L_00000211bf12ab20;  alias, 1 drivers
v00000211bf0a4d30_0 .var "out", 1 0;
v00000211bf0a5050_0 .net "rst_n", 0 0, v00000211bf0cb6d0_0;  alias, 1 drivers
S_00000211bf0a8510 .scope module, "pe20" "pe" 3 46, 4 1 0, S_00000211bef11f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 16 "data_north";
    .port_info 3 /INPUT 16 "data_west";
    .port_info 4 /OUTPUT 16 "data_south";
    .port_info 5 /OUTPUT 16 "data_east";
    .port_info 6 /OUTPUT 16 "result";
P_00000211befa79f0 .param/l "BIT_WIDTH" 0 4 2, +C4<00000000000000000000000000010000>;
P_00000211befa7a28 .param/l "FRAC_WIDTH" 0 4 3, +C4<00000000000000000000000000001000>;
v00000211bf0a5550_0 .net *"_ivl_0", 31 0, L_00000211bf0cbd10;  1 drivers
L_00000211bf0cd538 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000211bf0a64f0_0 .net/2u *"_ivl_10", 7 0, L_00000211bf0cd538;  1 drivers
v00000211bf0a5eb0_0 .net *"_ivl_12", 23 0, L_00000211bf0cc8f0;  1 drivers
v00000211bf0a66d0_0 .net *"_ivl_14", 31 0, L_00000211bf0cbe50;  1 drivers
L_00000211bf0cd580 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000211bf0a5f50_0 .net *"_ivl_17", 7 0, L_00000211bf0cd580;  1 drivers
L_00000211bf0cd4a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000211bf0a54b0_0 .net *"_ivl_3", 15 0, L_00000211bf0cd4a8;  1 drivers
v00000211bf0a6090_0 .net *"_ivl_4", 31 0, L_00000211bf0ca2d0;  1 drivers
L_00000211bf0cd4f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000211bf0a5910_0 .net *"_ivl_7", 15 0, L_00000211bf0cd4f0;  1 drivers
v00000211bf0a55f0_0 .net "clk", 0 0, v00000211bf0cc210_0;  alias, 1 drivers
v00000211bf0a5ff0_0 .var "data_east", 15 0;
v00000211bf0a5870_0 .net "data_north", 15 0, v00000211bf09f2e0_0;  alias, 1 drivers
v00000211bf0a6770_0 .var "data_south", 15 0;
v00000211bf0a5af0_0 .net "data_west", 15 0, v00000211bf0cb450_0;  alias, 1 drivers
v00000211bf0a50f0_0 .net "mac_result", 31 0, L_00000211bf0cc5d0;  1 drivers
v00000211bf0a5190_0 .net "mult_result", 31 0, L_00000211bf0cc7b0;  1 drivers
v00000211bf0a6130_0 .var "result", 15 0;
v00000211bf0a61d0_0 .net "rst_n", 0 0, v00000211bf0cb6d0_0;  alias, 1 drivers
v00000211bf0a5230_0 .net "temp_acc", 15 0, L_00000211bf0cd070;  1 drivers
L_00000211bf0cbd10 .concat [ 16 16 0 0], v00000211bf0cb450_0, L_00000211bf0cd4a8;
L_00000211bf0ca2d0 .concat [ 16 16 0 0], v00000211bf09f2e0_0, L_00000211bf0cd4f0;
L_00000211bf0cc7b0 .arith/mult 32, L_00000211bf0cbd10, L_00000211bf0ca2d0;
L_00000211bf0cc8f0 .concat [ 8 16 0 0], L_00000211bf0cd538, v00000211bf0a6130_0;
L_00000211bf0cbe50 .concat [ 24 8 0 0], L_00000211bf0cc8f0, L_00000211bf0cd580;
L_00000211bf0cc5d0 .arith/sum 32, L_00000211bf0cc7b0, L_00000211bf0cbe50;
S_00000211bf0a86a0 .scope module, "sat_block" "saturate" 4 30, 5 1 0, S_00000211bf0a8510;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 16 "out";
P_00000211befa7670 .param/l "BIT_WIDTH" 0 5 2, +C4<00000000000000000000000000010000>;
P_00000211befa76a8 .param/l "FRAC_WIDTH" 0 5 3, +C4<00000000000000000000000000001000>;
v00000211bf0a4dd0_0 .net *"_ivl_10", 0 0, L_00000211bf0cc670;  1 drivers
v00000211bf0a4010_0 .net *"_ivl_12", 0 0, L_00000211bf0ca690;  1 drivers
v00000211bf0a3930_0 .net *"_ivl_14", 0 0, L_00000211bf0ca730;  1 drivers
L_00000211bf0cd5c8 .functor BUFT 1, C4<1000000000000000>, C4<0>, C4<0>, C4<0>;
v00000211bf0a46f0_0 .net/2u *"_ivl_15", 15 0, L_00000211bf0cd5c8;  1 drivers
v00000211bf0a39d0_0 .net *"_ivl_18", 15 0, L_00000211bf0ca7d0;  1 drivers
v00000211bf0a3bb0_0 .net *"_ivl_19", 15 0, L_00000211bf0cce90;  1 drivers
v00000211bf0a40b0_0 .net *"_ivl_22", 0 0, L_00000211bf0cca30;  1 drivers
L_00000211bf0cd610 .functor BUFT 1, C4<0111111111111111>, C4<0>, C4<0>, C4<0>;
v00000211bf0a4290_0 .net/2u *"_ivl_23", 15 0, L_00000211bf0cd610;  1 drivers
v00000211bf0a4790_0 .net *"_ivl_26", 15 0, L_00000211bf0ccd50;  1 drivers
v00000211bf0a4ab0_0 .net *"_ivl_27", 15 0, L_00000211bf0ccad0;  1 drivers
v00000211bf0a5cd0_0 .net *"_ivl_3", 6 0, L_00000211bf0ca370;  1 drivers
v00000211bf0a5d70_0 .net *"_ivl_5", 0 0, L_00000211bf0cc0d0;  1 drivers
v00000211bf0a63b0_0 .net "clk", 0 0, v00000211bf0cc210_0;  alias, 1 drivers
v00000211bf0a5e10_0 .net "in", 31 0, L_00000211bf0cc5d0;  alias, 1 drivers
v00000211bf0a6590_0 .net "out", 15 0, L_00000211bf0cd070;  alias, 1 drivers
v00000211bf0a5730_0 .net "rst_n", 0 0, v00000211bf0cb6d0_0;  alias, 1 drivers
v00000211bf0a6630_0 .net "sel", 1 0, L_00000211bf0ca410;  1 drivers
v00000211bf0a57d0_0 .net "temp_sel", 1 0, v00000211bf0a2c10_0;  1 drivers
L_00000211bf0ca370 .part L_00000211bf0cc5d0, 24, 7;
L_00000211bf0cc0d0 .reduce/or L_00000211bf0ca370;
L_00000211bf0ca410 .concat8 [ 1 1 0 0], L_00000211bf0cc0d0, L_00000211bf0cc670;
L_00000211bf0cc670 .part L_00000211bf0cc5d0, 31, 1;
L_00000211bf0ca690 .part L_00000211bf0ca410, 1, 1;
L_00000211bf0ca730 .part L_00000211bf0ca410, 0, 1;
L_00000211bf0ca7d0 .part L_00000211bf0cc5d0, 8, 16;
L_00000211bf0cce90 .functor MUXZ 16, L_00000211bf0ca7d0, L_00000211bf0cd5c8, L_00000211bf0ca730, C4<>;
L_00000211bf0cca30 .part L_00000211bf0ca410, 0, 1;
L_00000211bf0ccd50 .part L_00000211bf0cc5d0, 8, 16;
L_00000211bf0ccad0 .functor MUXZ 16, L_00000211bf0ccd50, L_00000211bf0cd610, L_00000211bf0cca30, C4<>;
L_00000211bf0cd070 .functor MUXZ 16, L_00000211bf0ccad0, L_00000211bf0cce90, L_00000211bf0ca690, C4<>;
S_00000211bf0a6a80 .scope module, "reg0" "register" 5 15, 6 1 0, S_00000211bf0a86a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 2 "in";
    .port_info 3 /OUTPUT 2 "out";
P_00000211bf02f550 .param/l "BIT_WIDTH" 0 6 1, +C4<00000000000000000000000000000010>;
v00000211bf0a2990_0 .net "clk", 0 0, v00000211bf0cc210_0;  alias, 1 drivers
v00000211bf0a37f0_0 .net "in", 1 0, L_00000211bf0ca410;  alias, 1 drivers
v00000211bf0a2c10_0 .var "out", 1 0;
v00000211bf0a3890_0 .net "rst_n", 0 0, v00000211bf0cb6d0_0;  alias, 1 drivers
S_00000211bf0a7700 .scope module, "pe21" "pe" 3 75, 4 1 0, S_00000211bef11f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 16 "data_north";
    .port_info 3 /INPUT 16 "data_west";
    .port_info 4 /OUTPUT 16 "data_south";
    .port_info 5 /OUTPUT 16 "data_east";
    .port_info 6 /OUTPUT 16 "result";
P_00000211befa5e70 .param/l "BIT_WIDTH" 0 4 2, +C4<00000000000000000000000000010000>;
P_00000211befa5ea8 .param/l "FRAC_WIDTH" 0 4 3, +C4<00000000000000000000000000001000>;
v00000211bf0aaa30_0 .net *"_ivl_0", 31 0, L_00000211bf126160;  1 drivers
L_00000211bf0cdbf8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000211bf0aae90_0 .net/2u *"_ivl_10", 7 0, L_00000211bf0cdbf8;  1 drivers
v00000211bf0a9b30_0 .net *"_ivl_12", 23 0, L_00000211bf126ac0;  1 drivers
v00000211bf0aab70_0 .net *"_ivl_14", 31 0, L_00000211bf126200;  1 drivers
L_00000211bf0cdc40 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000211bf0a9bd0_0 .net *"_ivl_17", 7 0, L_00000211bf0cdc40;  1 drivers
L_00000211bf0cdb68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000211bf0a9810_0 .net *"_ivl_3", 15 0, L_00000211bf0cdb68;  1 drivers
v00000211bf0a9270_0 .net *"_ivl_4", 31 0, L_00000211bf126340;  1 drivers
L_00000211bf0cdbb0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000211bf0a93b0_0 .net *"_ivl_7", 15 0, L_00000211bf0cdbb0;  1 drivers
v00000211bf0a9090_0 .net "clk", 0 0, v00000211bf0cc210_0;  alias, 1 drivers
v00000211bf0aacb0_0 .var "data_east", 15 0;
v00000211bf0a9a90_0 .net "data_north", 15 0, v00000211bf0a10e0_0;  alias, 1 drivers
v00000211bf0aac10_0 .var "data_south", 15 0;
v00000211bf0a89b0_0 .net "data_west", 15 0, v00000211bf0a5ff0_0;  alias, 1 drivers
v00000211bf0aa2b0_0 .net "mac_result", 31 0, L_00000211bf1263e0;  1 drivers
v00000211bf0a9c70_0 .net "mult_result", 31 0, L_00000211bf125c60;  1 drivers
v00000211bf0a8a50_0 .var "result", 15 0;
v00000211bf0aa490_0 .net "rst_n", 0 0, v00000211bf0cb6d0_0;  alias, 1 drivers
v00000211bf0aafd0_0 .net "temp_acc", 15 0, L_00000211bf128fa0;  1 drivers
L_00000211bf126160 .concat [ 16 16 0 0], v00000211bf0a5ff0_0, L_00000211bf0cdb68;
L_00000211bf126340 .concat [ 16 16 0 0], v00000211bf0a10e0_0, L_00000211bf0cdbb0;
L_00000211bf125c60 .arith/mult 32, L_00000211bf126160, L_00000211bf126340;
L_00000211bf126ac0 .concat [ 8 16 0 0], L_00000211bf0cdbf8, v00000211bf0a8a50_0;
L_00000211bf126200 .concat [ 24 8 0 0], L_00000211bf126ac0, L_00000211bf0cdc40;
L_00000211bf1263e0 .arith/sum 32, L_00000211bf125c60, L_00000211bf126200;
S_00000211bf0a8380 .scope module, "sat_block" "saturate" 4 30, 5 1 0, S_00000211bf0a7700;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 16 "out";
P_00000211befa5ef0 .param/l "BIT_WIDTH" 0 5 2, +C4<00000000000000000000000000010000>;
P_00000211befa5f28 .param/l "FRAC_WIDTH" 0 5 3, +C4<00000000000000000000000000001000>;
v00000211bf0a5370_0 .net *"_ivl_10", 0 0, L_00000211bf127060;  1 drivers
v00000211bf0a6310_0 .net *"_ivl_12", 0 0, L_00000211bf1271a0;  1 drivers
v00000211bf0a5410_0 .net *"_ivl_14", 0 0, L_00000211bf127560;  1 drivers
L_00000211bf0cdc88 .functor BUFT 1, C4<1000000000000000>, C4<0>, C4<0>, C4<0>;
v00000211bf0a5a50_0 .net/2u *"_ivl_15", 15 0, L_00000211bf0cdc88;  1 drivers
v00000211bf0a5690_0 .net *"_ivl_18", 15 0, L_00000211bf125580;  1 drivers
v00000211bf0a5b90_0 .net *"_ivl_19", 15 0, L_00000211bf127380;  1 drivers
v00000211bf0a5c30_0 .net *"_ivl_22", 0 0, L_00000211bf125620;  1 drivers
L_00000211bf0cdcd0 .functor BUFT 1, C4<0111111111111111>, C4<0>, C4<0>, C4<0>;
v00000211bf0a9770_0 .net/2u *"_ivl_23", 15 0, L_00000211bf0cdcd0;  1 drivers
v00000211bf0aa530_0 .net *"_ivl_26", 15 0, L_00000211bf1253a0;  1 drivers
v00000211bf0aaf30_0 .net *"_ivl_27", 15 0, L_00000211bf1254e0;  1 drivers
v00000211bf0a9ef0_0 .net *"_ivl_3", 6 0, L_00000211bf1262a0;  1 drivers
v00000211bf0aa670_0 .net *"_ivl_5", 0 0, L_00000211bf126fc0;  1 drivers
v00000211bf0aa5d0_0 .net "clk", 0 0, v00000211bf0cc210_0;  alias, 1 drivers
v00000211bf0a9450_0 .net "in", 31 0, L_00000211bf1263e0;  alias, 1 drivers
v00000211bf0a8910_0 .net "out", 15 0, L_00000211bf128fa0;  alias, 1 drivers
v00000211bf0aa710_0 .net "rst_n", 0 0, v00000211bf0cb6d0_0;  alias, 1 drivers
v00000211bf0a94f0_0 .net "sel", 1 0, L_00000211bf125300;  1 drivers
v00000211bf0aa7b0_0 .net "temp_sel", 1 0, v00000211bf0a59b0_0;  1 drivers
L_00000211bf1262a0 .part L_00000211bf1263e0, 24, 7;
L_00000211bf126fc0 .reduce/or L_00000211bf1262a0;
L_00000211bf125300 .concat8 [ 1 1 0 0], L_00000211bf126fc0, L_00000211bf127060;
L_00000211bf127060 .part L_00000211bf1263e0, 31, 1;
L_00000211bf1271a0 .part L_00000211bf125300, 1, 1;
L_00000211bf127560 .part L_00000211bf125300, 0, 1;
L_00000211bf125580 .part L_00000211bf1263e0, 8, 16;
L_00000211bf127380 .functor MUXZ 16, L_00000211bf125580, L_00000211bf0cdc88, L_00000211bf127560, C4<>;
L_00000211bf125620 .part L_00000211bf125300, 0, 1;
L_00000211bf1253a0 .part L_00000211bf1263e0, 8, 16;
L_00000211bf1254e0 .functor MUXZ 16, L_00000211bf1253a0, L_00000211bf0cdcd0, L_00000211bf125620, C4<>;
L_00000211bf128fa0 .functor MUXZ 16, L_00000211bf1254e0, L_00000211bf127380, L_00000211bf1271a0, C4<>;
S_00000211bf0a7d40 .scope module, "reg0" "register" 5 15, 6 1 0, S_00000211bf0a8380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 2 "in";
    .port_info 3 /OUTPUT 2 "out";
P_00000211bf02ff90 .param/l "BIT_WIDTH" 0 6 1, +C4<00000000000000000000000000000010>;
v00000211bf0a52d0_0 .net "clk", 0 0, v00000211bf0cc210_0;  alias, 1 drivers
v00000211bf0a6270_0 .net "in", 1 0, L_00000211bf125300;  alias, 1 drivers
v00000211bf0a59b0_0 .var "out", 1 0;
v00000211bf0a6450_0 .net "rst_n", 0 0, v00000211bf0cb6d0_0;  alias, 1 drivers
S_00000211bf0a70c0 .scope module, "pe22" "pe" 3 104, 4 1 0, S_00000211bef11f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 16 "data_north";
    .port_info 3 /INPUT 16 "data_west";
    .port_info 4 /OUTPUT 16 "data_south";
    .port_info 5 /OUTPUT 16 "data_east";
    .port_info 6 /OUTPUT 16 "result";
P_00000211befa7070 .param/l "BIT_WIDTH" 0 4 2, +C4<00000000000000000000000000010000>;
P_00000211befa70a8 .param/l "FRAC_WIDTH" 0 4 3, +C4<00000000000000000000000000001000>;
v00000211bf0a9f90_0 .net *"_ivl_0", 31 0, L_00000211bf129d60;  1 drivers
L_00000211bf0ce2b8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000211bf0a9130_0 .net/2u *"_ivl_10", 7 0, L_00000211bf0ce2b8;  1 drivers
v00000211bf0a8d70_0 .net *"_ivl_12", 23 0, L_00000211bf127a60;  1 drivers
v00000211bf0ab070_0 .net *"_ivl_14", 31 0, L_00000211bf127ba0;  1 drivers
L_00000211bf0ce300 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000211bf0a8e10_0 .net *"_ivl_17", 7 0, L_00000211bf0ce300;  1 drivers
L_00000211bf0ce228 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000211bf0a8eb0_0 .net *"_ivl_3", 15 0, L_00000211bf0ce228;  1 drivers
v00000211bf0aa030_0 .net *"_ivl_4", 31 0, L_00000211bf129540;  1 drivers
L_00000211bf0ce270 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000211bf0a8f50_0 .net *"_ivl_7", 15 0, L_00000211bf0ce270;  1 drivers
v00000211bf0aa0d0_0 .net "clk", 0 0, v00000211bf0cc210_0;  alias, 1 drivers
v00000211bf0aa170_0 .var "data_east", 15 0;
v00000211bf0aa350_0 .net "data_north", 15 0, v00000211bf0a4f10_0;  alias, 1 drivers
v00000211bf0aa210_0 .var "data_south", 15 0;
v00000211bf0aa3f0_0 .net "data_west", 15 0, v00000211bf0aacb0_0;  alias, 1 drivers
v00000211bf0ab9d0_0 .net "mac_result", 31 0, L_00000211bf127c40;  1 drivers
v00000211bf0ab610_0 .net "mult_result", 31 0, L_00000211bf12a120;  1 drivers
v00000211bf0ab570_0 .var "result", 15 0;
v00000211bf0ab390_0 .net "rst_n", 0 0, v00000211bf0cb6d0_0;  alias, 1 drivers
v00000211bf0ab110_0 .net "temp_acc", 15 0, L_00000211bf12b840;  1 drivers
L_00000211bf129d60 .concat [ 16 16 0 0], v00000211bf0aacb0_0, L_00000211bf0ce228;
L_00000211bf129540 .concat [ 16 16 0 0], v00000211bf0a4f10_0, L_00000211bf0ce270;
L_00000211bf12a120 .arith/mult 32, L_00000211bf129d60, L_00000211bf129540;
L_00000211bf127a60 .concat [ 8 16 0 0], L_00000211bf0ce2b8, v00000211bf0ab570_0;
L_00000211bf127ba0 .concat [ 24 8 0 0], L_00000211bf127a60, L_00000211bf0ce300;
L_00000211bf127c40 .arith/sum 32, L_00000211bf12a120, L_00000211bf127ba0;
S_00000211bf0a68f0 .scope module, "sat_block" "saturate" 4 30, 5 1 0, S_00000211bf0a70c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 16 "out";
P_00000211befa6770 .param/l "BIT_WIDTH" 0 5 2, +C4<00000000000000000000000000010000>;
P_00000211befa67a8 .param/l "FRAC_WIDTH" 0 5 3, +C4<00000000000000000000000000001000>;
v00000211bf0a8af0_0 .net *"_ivl_10", 0 0, L_00000211bf12b7a0;  1 drivers
v00000211bf0aadf0_0 .net *"_ivl_12", 0 0, L_00000211bf12c420;  1 drivers
v00000211bf0a9950_0 .net *"_ivl_14", 0 0, L_00000211bf12b8e0;  1 drivers
L_00000211bf0ce348 .functor BUFT 1, C4<1000000000000000>, C4<0>, C4<0>, C4<0>;
v00000211bf0aa850_0 .net/2u *"_ivl_15", 15 0, L_00000211bf0ce348;  1 drivers
v00000211bf0a9e50_0 .net *"_ivl_18", 15 0, L_00000211bf12c240;  1 drivers
v00000211bf0aa8f0_0 .net *"_ivl_19", 15 0, L_00000211bf12bde0;  1 drivers
v00000211bf0a8ff0_0 .net *"_ivl_22", 0 0, L_00000211bf12b5c0;  1 drivers
L_00000211bf0ce390 .functor BUFT 1, C4<0111111111111111>, C4<0>, C4<0>, C4<0>;
v00000211bf0a8b90_0 .net/2u *"_ivl_23", 15 0, L_00000211bf0ce390;  1 drivers
v00000211bf0a91d0_0 .net *"_ivl_26", 15 0, L_00000211bf12b520;  1 drivers
v00000211bf0a96d0_0 .net *"_ivl_27", 15 0, L_00000211bf12c1a0;  1 drivers
v00000211bf0aa990_0 .net *"_ivl_3", 6 0, L_00000211bf127ce0;  1 drivers
v00000211bf0a8c30_0 .net *"_ivl_5", 0 0, L_00000211bf127d80;  1 drivers
v00000211bf0a99f0_0 .net "clk", 0 0, v00000211bf0cc210_0;  alias, 1 drivers
v00000211bf0a8cd0_0 .net "in", 31 0, L_00000211bf127c40;  alias, 1 drivers
v00000211bf0a9590_0 .net "out", 15 0, L_00000211bf12b840;  alias, 1 drivers
v00000211bf0aaad0_0 .net "rst_n", 0 0, v00000211bf0cb6d0_0;  alias, 1 drivers
v00000211bf0a9630_0 .net "sel", 1 0, L_00000211bf128000;  1 drivers
v00000211bf0a9db0_0 .net "temp_sel", 1 0, v00000211bf0a98b0_0;  1 drivers
L_00000211bf127ce0 .part L_00000211bf127c40, 24, 7;
L_00000211bf127d80 .reduce/or L_00000211bf127ce0;
L_00000211bf128000 .concat8 [ 1 1 0 0], L_00000211bf127d80, L_00000211bf12b7a0;
L_00000211bf12b7a0 .part L_00000211bf127c40, 31, 1;
L_00000211bf12c420 .part L_00000211bf128000, 1, 1;
L_00000211bf12b8e0 .part L_00000211bf128000, 0, 1;
L_00000211bf12c240 .part L_00000211bf127c40, 8, 16;
L_00000211bf12bde0 .functor MUXZ 16, L_00000211bf12c240, L_00000211bf0ce348, L_00000211bf12b8e0, C4<>;
L_00000211bf12b5c0 .part L_00000211bf128000, 0, 1;
L_00000211bf12b520 .part L_00000211bf127c40, 8, 16;
L_00000211bf12c1a0 .functor MUXZ 16, L_00000211bf12b520, L_00000211bf0ce390, L_00000211bf12b5c0, C4<>;
L_00000211bf12b840 .functor MUXZ 16, L_00000211bf12c1a0, L_00000211bf12bde0, L_00000211bf12c420, C4<>;
S_00000211bf0a6c10 .scope module, "reg0" "register" 5 15, 6 1 0, S_00000211bf0a68f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 2 "in";
    .port_info 3 /OUTPUT 2 "out";
P_00000211bf02ff10 .param/l "BIT_WIDTH" 0 6 1, +C4<00000000000000000000000000000010>;
v00000211bf0a9310_0 .net "clk", 0 0, v00000211bf0cc210_0;  alias, 1 drivers
v00000211bf0a9d10_0 .net "in", 1 0, L_00000211bf128000;  alias, 1 drivers
v00000211bf0a98b0_0 .var "out", 1 0;
v00000211bf0aad50_0 .net "rst_n", 0 0, v00000211bf0cb6d0_0;  alias, 1 drivers
S_00000211bf0a7570 .scope module, "pe23" "pe" 3 133, 4 1 0, S_00000211bef11f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 16 "data_north";
    .port_info 3 /INPUT 16 "data_west";
    .port_info 4 /OUTPUT 16 "data_south";
    .port_info 5 /OUTPUT 16 "data_east";
    .port_info 6 /OUTPUT 16 "result";
P_00000211befa7270 .param/l "BIT_WIDTH" 0 4 2, +C4<00000000000000000000000000010000>;
P_00000211befa72a8 .param/l "FRAC_WIDTH" 0 4 3, +C4<00000000000000000000000000001000>;
v00000211bf0ac0b0_0 .net *"_ivl_0", 31 0, L_00000211bf12aa80;  1 drivers
L_00000211bf0ce978 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000211bf0ac150_0 .net/2u *"_ivl_10", 7 0, L_00000211bf0ce978;  1 drivers
v00000211bf0ac6f0_0 .net *"_ivl_12", 23 0, L_00000211bf12cb00;  1 drivers
v00000211bf0ac1f0_0 .net *"_ivl_14", 31 0, L_00000211bf12cce0;  1 drivers
L_00000211bf0ce9c0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000211bf0ac290_0 .net *"_ivl_17", 7 0, L_00000211bf0ce9c0;  1 drivers
L_00000211bf0ce8e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000211bf0ac470_0 .net *"_ivl_3", 15 0, L_00000211bf0ce8e8;  1 drivers
v00000211bf0ac510_0 .net *"_ivl_4", 31 0, L_00000211bf12cba0;  1 drivers
L_00000211bf0ce930 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000211bf0ac5b0_0 .net *"_ivl_7", 15 0, L_00000211bf0ce930;  1 drivers
v00000211bf0ac650_0 .net "clk", 0 0, v00000211bf0cc210_0;  alias, 1 drivers
v00000211bf0ac790_0 .var "data_east", 15 0;
v00000211bf0b0410_0 .net "data_north", 15 0, v00000211bf0a4c90_0;  alias, 1 drivers
v00000211bf0af650_0 .var "data_south", 15 0;
v00000211bf0af970_0 .net "data_west", 15 0, v00000211bf0aa170_0;  alias, 1 drivers
v00000211bf0af6f0_0 .net "mac_result", 31 0, L_00000211bf12cd80;  1 drivers
v00000211bf0affb0_0 .net "mult_result", 31 0, L_00000211bf12c9c0;  1 drivers
v00000211bf0b02d0_0 .var "result", 15 0;
v00000211bf0b16d0_0 .net "rst_n", 0 0, v00000211bf0cb6d0_0;  alias, 1 drivers
v00000211bf0afd30_0 .net "temp_acc", 15 0, L_00000211bf133210;  1 drivers
L_00000211bf12aa80 .concat [ 16 16 0 0], v00000211bf0aa170_0, L_00000211bf0ce8e8;
L_00000211bf12cba0 .concat [ 16 16 0 0], v00000211bf0a4c90_0, L_00000211bf0ce930;
L_00000211bf12c9c0 .arith/mult 32, L_00000211bf12aa80, L_00000211bf12cba0;
L_00000211bf12cb00 .concat [ 8 16 0 0], L_00000211bf0ce978, v00000211bf0b02d0_0;
L_00000211bf12cce0 .concat [ 24 8 0 0], L_00000211bf12cb00, L_00000211bf0ce9c0;
L_00000211bf12cd80 .arith/sum 32, L_00000211bf12c9c0, L_00000211bf12cce0;
S_00000211bf0a7250 .scope module, "sat_block" "saturate" 4 30, 5 1 0, S_00000211bf0a7570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 16 "out";
P_00000211befa67f0 .param/l "BIT_WIDTH" 0 5 2, +C4<00000000000000000000000000010000>;
P_00000211befa6828 .param/l "FRAC_WIDTH" 0 5 3, +C4<00000000000000000000000000001000>;
v00000211bf0ab1b0_0 .net *"_ivl_10", 0 0, L_00000211bf12cf60;  1 drivers
v00000211bf0ac330_0 .net *"_ivl_12", 0 0, L_00000211bf12ca60;  1 drivers
v00000211bf0ab250_0 .net *"_ivl_14", 0 0, L_00000211bf12d000;  1 drivers
L_00000211bf0cea08 .functor BUFT 1, C4<1000000000000000>, C4<0>, C4<0>, C4<0>;
v00000211bf0ab2f0_0 .net/2u *"_ivl_15", 15 0, L_00000211bf0cea08;  1 drivers
v00000211bf0ab890_0 .net *"_ivl_18", 15 0, L_00000211bf12d0a0;  1 drivers
v00000211bf0ab430_0 .net *"_ivl_19", 15 0, L_00000211bf133490;  1 drivers
v00000211bf0abbb0_0 .net *"_ivl_22", 0 0, L_00000211bf131af0;  1 drivers
L_00000211bf0cea50 .functor BUFT 1, C4<0111111111111111>, C4<0>, C4<0>, C4<0>;
v00000211bf0abed0_0 .net/2u *"_ivl_23", 15 0, L_00000211bf0cea50;  1 drivers
v00000211bf0ab4d0_0 .net *"_ivl_26", 15 0, L_00000211bf133990;  1 drivers
v00000211bf0aba70_0 .net *"_ivl_27", 15 0, L_00000211bf132590;  1 drivers
v00000211bf0abcf0_0 .net *"_ivl_3", 6 0, L_00000211bf12ce20;  1 drivers
v00000211bf0ac3d0_0 .net *"_ivl_5", 0 0, L_00000211bf12cc40;  1 drivers
v00000211bf0abb10_0 .net "clk", 0 0, v00000211bf0cc210_0;  alias, 1 drivers
v00000211bf0abf70_0 .net "in", 31 0, L_00000211bf12cd80;  alias, 1 drivers
v00000211bf0abc50_0 .net "out", 15 0, L_00000211bf133210;  alias, 1 drivers
v00000211bf0abd90_0 .net "rst_n", 0 0, v00000211bf0cb6d0_0;  alias, 1 drivers
v00000211bf0abe30_0 .net "sel", 1 0, L_00000211bf12cec0;  1 drivers
v00000211bf0ac010_0 .net "temp_sel", 1 0, v00000211bf0ab7f0_0;  1 drivers
L_00000211bf12ce20 .part L_00000211bf12cd80, 24, 7;
L_00000211bf12cc40 .reduce/or L_00000211bf12ce20;
L_00000211bf12cec0 .concat8 [ 1 1 0 0], L_00000211bf12cc40, L_00000211bf12cf60;
L_00000211bf12cf60 .part L_00000211bf12cd80, 31, 1;
L_00000211bf12ca60 .part L_00000211bf12cec0, 1, 1;
L_00000211bf12d000 .part L_00000211bf12cec0, 0, 1;
L_00000211bf12d0a0 .part L_00000211bf12cd80, 8, 16;
L_00000211bf133490 .functor MUXZ 16, L_00000211bf12d0a0, L_00000211bf0cea08, L_00000211bf12d000, C4<>;
L_00000211bf131af0 .part L_00000211bf12cec0, 0, 1;
L_00000211bf133990 .part L_00000211bf12cd80, 8, 16;
L_00000211bf132590 .functor MUXZ 16, L_00000211bf133990, L_00000211bf0cea50, L_00000211bf131af0, C4<>;
L_00000211bf133210 .functor MUXZ 16, L_00000211bf132590, L_00000211bf133490, L_00000211bf12ca60, C4<>;
S_00000211bf0a7890 .scope module, "reg0" "register" 5 15, 6 1 0, S_00000211bf0a7250;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 2 "in";
    .port_info 3 /OUTPUT 2 "out";
P_00000211bf02f590 .param/l "BIT_WIDTH" 0 6 1, +C4<00000000000000000000000000000010>;
v00000211bf0ab6b0_0 .net "clk", 0 0, v00000211bf0cc210_0;  alias, 1 drivers
v00000211bf0ab750_0 .net "in", 1 0, L_00000211bf12cec0;  alias, 1 drivers
v00000211bf0ab7f0_0 .var "out", 1 0;
v00000211bf0ab930_0 .net "rst_n", 0 0, v00000211bf0cb6d0_0;  alias, 1 drivers
S_00000211bf0a7a20 .scope module, "pe30" "pe" 3 53, 4 1 0, S_00000211bef11f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 16 "data_north";
    .port_info 3 /INPUT 16 "data_west";
    .port_info 4 /OUTPUT 16 "data_south";
    .port_info 5 /OUTPUT 16 "data_east";
    .port_info 6 /OUTPUT 16 "result";
P_00000211befa70f0 .param/l "BIT_WIDTH" 0 4 2, +C4<00000000000000000000000000010000>;
P_00000211befa7128 .param/l "FRAC_WIDTH" 0 4 3, +C4<00000000000000000000000000001000>;
v00000211bf0b1130_0 .net *"_ivl_0", 31 0, L_00000211bf0ccc10;  1 drivers
L_00000211bf0cd6e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000211bf0afe70_0 .net/2u *"_ivl_10", 7 0, L_00000211bf0cd6e8;  1 drivers
v00000211bf0afab0_0 .net *"_ivl_12", 23 0, L_00000211bf0cc990;  1 drivers
v00000211bf0b11d0_0 .net *"_ivl_14", 31 0, L_00000211bf0ccdf0;  1 drivers
L_00000211bf0cd730 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000211bf0b0d70_0 .net *"_ivl_17", 7 0, L_00000211bf0cd730;  1 drivers
L_00000211bf0cd658 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000211bf0af790_0 .net *"_ivl_3", 15 0, L_00000211bf0cd658;  1 drivers
v00000211bf0afdd0_0 .net *"_ivl_4", 31 0, L_00000211bf0ccf30;  1 drivers
L_00000211bf0cd6a0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000211bf0af830_0 .net *"_ivl_7", 15 0, L_00000211bf0cd6a0;  1 drivers
v00000211bf0b0190_0 .net "clk", 0 0, v00000211bf0cc210_0;  alias, 1 drivers
v00000211bf0b0910_0 .var "data_east", 15 0;
v00000211bf0b0690_0 .net "data_north", 15 0, v00000211bf0a6770_0;  alias, 1 drivers
v00000211bf0aff10_0 .var "data_south", 15 0;
v00000211bf0b07d0_0 .net "data_west", 15 0, v00000211bf0cc710_0;  alias, 1 drivers
v00000211bf0b04b0_0 .net "mac_result", 31 0, L_00000211bf0ccb70;  1 drivers
v00000211bf0b1770_0 .net "mult_result", 31 0, L_00000211bf0cccb0;  1 drivers
v00000211bf0b0b90_0 .var "result", 15 0;
v00000211bf0b09b0_0 .net "rst_n", 0 0, v00000211bf0cb6d0_0;  alias, 1 drivers
v00000211bf0b0230_0 .net "temp_acc", 15 0, L_00000211bf127600;  1 drivers
L_00000211bf0ccc10 .concat [ 16 16 0 0], v00000211bf0cc710_0, L_00000211bf0cd658;
L_00000211bf0ccf30 .concat [ 16 16 0 0], v00000211bf0a6770_0, L_00000211bf0cd6a0;
L_00000211bf0cccb0 .arith/mult 32, L_00000211bf0ccc10, L_00000211bf0ccf30;
L_00000211bf0cc990 .concat [ 8 16 0 0], L_00000211bf0cd6e8, v00000211bf0b0b90_0;
L_00000211bf0ccdf0 .concat [ 24 8 0 0], L_00000211bf0cc990, L_00000211bf0cd730;
L_00000211bf0ccb70 .arith/sum 32, L_00000211bf0cccb0, L_00000211bf0ccdf0;
S_00000211bf0a6da0 .scope module, "sat_block" "saturate" 4 30, 5 1 0, S_00000211bf0a7a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 16 "out";
P_00000211befa71f0 .param/l "BIT_WIDTH" 0 5 2, +C4<00000000000000000000000000010000>;
P_00000211befa7228 .param/l "FRAC_WIDTH" 0 5 3, +C4<00000000000000000000000000001000>;
v00000211bf0b0eb0_0 .net *"_ivl_10", 0 0, L_00000211bf125760;  1 drivers
v00000211bf0b0af0_0 .net *"_ivl_12", 0 0, L_00000211bf127880;  1 drivers
v00000211bf0b0550_0 .net *"_ivl_14", 0 0, L_00000211bf127420;  1 drivers
L_00000211bf0cd778 .functor BUFT 1, C4<1000000000000000>, C4<0>, C4<0>, C4<0>;
v00000211bf0afc90_0 .net/2u *"_ivl_15", 15 0, L_00000211bf0cd778;  1 drivers
v00000211bf0af150_0 .net *"_ivl_18", 15 0, L_00000211bf126480;  1 drivers
v00000211bf0b1090_0 .net *"_ivl_19", 15 0, L_00000211bf127240;  1 drivers
v00000211bf0b1270_0 .net *"_ivl_22", 0 0, L_00000211bf1276a0;  1 drivers
L_00000211bf0cd7c0 .functor BUFT 1, C4<0111111111111111>, C4<0>, C4<0>, C4<0>;
v00000211bf0afa10_0 .net/2u *"_ivl_23", 15 0, L_00000211bf0cd7c0;  1 drivers
v00000211bf0afb50_0 .net *"_ivl_26", 15 0, L_00000211bf125d00;  1 drivers
v00000211bf0b0f50_0 .net *"_ivl_27", 15 0, L_00000211bf126520;  1 drivers
v00000211bf0b0ff0_0 .net *"_ivl_3", 6 0, L_00000211bf0ccfd0;  1 drivers
v00000211bf0b14f0_0 .net *"_ivl_5", 0 0, L_00000211bf125f80;  1 drivers
v00000211bf0b0730_0 .net "clk", 0 0, v00000211bf0cc210_0;  alias, 1 drivers
v00000211bf0af8d0_0 .net "in", 31 0, L_00000211bf0ccb70;  alias, 1 drivers
v00000211bf0af330_0 .net "out", 15 0, L_00000211bf127600;  alias, 1 drivers
v00000211bf0b05f0_0 .net "rst_n", 0 0, v00000211bf0cb6d0_0;  alias, 1 drivers
v00000211bf0b13b0_0 .net "sel", 1 0, L_00000211bf126660;  1 drivers
v00000211bf0b00f0_0 .net "temp_sel", 1 0, v00000211bf0b0370_0;  1 drivers
L_00000211bf0ccfd0 .part L_00000211bf0ccb70, 24, 7;
L_00000211bf125f80 .reduce/or L_00000211bf0ccfd0;
L_00000211bf126660 .concat8 [ 1 1 0 0], L_00000211bf125f80, L_00000211bf125760;
L_00000211bf125760 .part L_00000211bf0ccb70, 31, 1;
L_00000211bf127880 .part L_00000211bf126660, 1, 1;
L_00000211bf127420 .part L_00000211bf126660, 0, 1;
L_00000211bf126480 .part L_00000211bf0ccb70, 8, 16;
L_00000211bf127240 .functor MUXZ 16, L_00000211bf126480, L_00000211bf0cd778, L_00000211bf127420, C4<>;
L_00000211bf1276a0 .part L_00000211bf126660, 0, 1;
L_00000211bf125d00 .part L_00000211bf0ccb70, 8, 16;
L_00000211bf126520 .functor MUXZ 16, L_00000211bf125d00, L_00000211bf0cd7c0, L_00000211bf1276a0, C4<>;
L_00000211bf127600 .functor MUXZ 16, L_00000211bf126520, L_00000211bf127240, L_00000211bf127880, C4<>;
S_00000211bf0a7bb0 .scope module, "reg0" "register" 5 15, 6 1 0, S_00000211bf0a6da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 2 "in";
    .port_info 3 /OUTPUT 2 "out";
P_00000211bf02f610 .param/l "BIT_WIDTH" 0 6 1, +C4<00000000000000000000000000000010>;
v00000211bf0afbf0_0 .net "clk", 0 0, v00000211bf0cc210_0;  alias, 1 drivers
v00000211bf0b0870_0 .net "in", 1 0, L_00000211bf126660;  alias, 1 drivers
v00000211bf0b0370_0 .var "out", 1 0;
v00000211bf0b0050_0 .net "rst_n", 0 0, v00000211bf0cb6d0_0;  alias, 1 drivers
S_00000211bf0a6f30 .scope module, "pe31" "pe" 3 82, 4 1 0, S_00000211bef11f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 16 "data_north";
    .port_info 3 /INPUT 16 "data_west";
    .port_info 4 /OUTPUT 16 "data_south";
    .port_info 5 /OUTPUT 16 "data_east";
    .port_info 6 /OUTPUT 16 "result";
P_00000211befa5f70 .param/l "BIT_WIDTH" 0 4 2, +C4<00000000000000000000000000010000>;
P_00000211befa5fa8 .param/l "FRAC_WIDTH" 0 4 3, +C4<00000000000000000000000000001000>;
v00000211bf0b20d0_0 .net *"_ivl_0", 31 0, L_00000211bf128960;  1 drivers
L_00000211bf0cdda8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000211bf0b1f90_0 .net/2u *"_ivl_10", 7 0, L_00000211bf0cdda8;  1 drivers
v00000211bf0b2210_0 .net *"_ivl_12", 23 0, L_00000211bf1297c0;  1 drivers
v00000211bf0b2030_0 .net *"_ivl_14", 31 0, L_00000211bf128780;  1 drivers
L_00000211bf0cddf0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000211bf0b2a30_0 .net *"_ivl_17", 7 0, L_00000211bf0cddf0;  1 drivers
L_00000211bf0cdd18 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000211bf0b2cb0_0 .net *"_ivl_3", 15 0, L_00000211bf0cdd18;  1 drivers
v00000211bf0b2850_0 .net *"_ivl_4", 31 0, L_00000211bf129cc0;  1 drivers
L_00000211bf0cdd60 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000211bf0b2fd0_0 .net *"_ivl_7", 15 0, L_00000211bf0cdd60;  1 drivers
v00000211bf0b22b0_0 .net "clk", 0 0, v00000211bf0cc210_0;  alias, 1 drivers
v00000211bf0b2c10_0 .var "data_east", 15 0;
v00000211bf0b1d10_0 .net "data_north", 15 0, v00000211bf0aac10_0;  alias, 1 drivers
v00000211bf0b19f0_0 .var "data_south", 15 0;
v00000211bf0b1c70_0 .net "data_west", 15 0, v00000211bf0b0910_0;  alias, 1 drivers
v00000211bf0b25d0_0 .net "mac_result", 31 0, L_00000211bf1279c0;  1 drivers
v00000211bf0b2350_0 .net "mult_result", 31 0, L_00000211bf128820;  1 drivers
v00000211bf0b2670_0 .var "result", 15 0;
v00000211bf0b23f0_0 .net "rst_n", 0 0, v00000211bf0cb6d0_0;  alias, 1 drivers
v00000211bf0b1950_0 .net "temp_acc", 15 0, L_00000211bf128d20;  1 drivers
L_00000211bf128960 .concat [ 16 16 0 0], v00000211bf0b0910_0, L_00000211bf0cdd18;
L_00000211bf129cc0 .concat [ 16 16 0 0], v00000211bf0aac10_0, L_00000211bf0cdd60;
L_00000211bf128820 .arith/mult 32, L_00000211bf128960, L_00000211bf129cc0;
L_00000211bf1297c0 .concat [ 8 16 0 0], L_00000211bf0cdda8, v00000211bf0b2670_0;
L_00000211bf128780 .concat [ 24 8 0 0], L_00000211bf1297c0, L_00000211bf0cddf0;
L_00000211bf1279c0 .arith/sum 32, L_00000211bf128820, L_00000211bf128780;
S_00000211bf0a73e0 .scope module, "sat_block" "saturate" 4 30, 5 1 0, S_00000211bf0a6f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 16 "out";
P_00000211befa5ff0 .param/l "BIT_WIDTH" 0 5 2, +C4<00000000000000000000000000010000>;
P_00000211befa6028 .param/l "FRAC_WIDTH" 0 5 3, +C4<00000000000000000000000000001000>;
v00000211bf0b1450_0 .net *"_ivl_10", 0 0, L_00000211bf1295e0;  1 drivers
v00000211bf0b1590_0 .net *"_ivl_12", 0 0, L_00000211bf127b00;  1 drivers
v00000211bf0b0e10_0 .net *"_ivl_14", 0 0, L_00000211bf127f60;  1 drivers
L_00000211bf0cde38 .functor BUFT 1, C4<1000000000000000>, C4<0>, C4<0>, C4<0>;
v00000211bf0b1630_0 .net/2u *"_ivl_15", 15 0, L_00000211bf0cde38;  1 drivers
v00000211bf0af5b0_0 .net *"_ivl_18", 15 0, L_00000211bf1288c0;  1 drivers
v00000211bf0b1810_0 .net *"_ivl_19", 15 0, L_00000211bf127e20;  1 drivers
v00000211bf0b18b0_0 .net *"_ivl_22", 0 0, L_00000211bf129a40;  1 drivers
L_00000211bf0cde80 .functor BUFT 1, C4<0111111111111111>, C4<0>, C4<0>, C4<0>;
v00000211bf0af1f0_0 .net/2u *"_ivl_23", 15 0, L_00000211bf0cde80;  1 drivers
v00000211bf0af3d0_0 .net *"_ivl_26", 15 0, L_00000211bf129720;  1 drivers
v00000211bf0af290_0 .net *"_ivl_27", 15 0, L_00000211bf129ea0;  1 drivers
v00000211bf0af470_0 .net *"_ivl_3", 6 0, L_00000211bf128640;  1 drivers
v00000211bf0af510_0 .net *"_ivl_5", 0 0, L_00000211bf128280;  1 drivers
v00000211bf0b2990_0 .net "clk", 0 0, v00000211bf0cc210_0;  alias, 1 drivers
v00000211bf0b2e90_0 .net "in", 31 0, L_00000211bf1279c0;  alias, 1 drivers
v00000211bf0b2ad0_0 .net "out", 15 0, L_00000211bf128d20;  alias, 1 drivers
v00000211bf0b2b70_0 .net "rst_n", 0 0, v00000211bf0cb6d0_0;  alias, 1 drivers
v00000211bf0b2170_0 .net "sel", 1 0, L_00000211bf128500;  1 drivers
v00000211bf0b1ef0_0 .net "temp_sel", 1 0, v00000211bf0b0c30_0;  1 drivers
L_00000211bf128640 .part L_00000211bf1279c0, 24, 7;
L_00000211bf128280 .reduce/or L_00000211bf128640;
L_00000211bf128500 .concat8 [ 1 1 0 0], L_00000211bf128280, L_00000211bf1295e0;
L_00000211bf1295e0 .part L_00000211bf1279c0, 31, 1;
L_00000211bf127b00 .part L_00000211bf128500, 1, 1;
L_00000211bf127f60 .part L_00000211bf128500, 0, 1;
L_00000211bf1288c0 .part L_00000211bf1279c0, 8, 16;
L_00000211bf127e20 .functor MUXZ 16, L_00000211bf1288c0, L_00000211bf0cde38, L_00000211bf127f60, C4<>;
L_00000211bf129a40 .part L_00000211bf128500, 0, 1;
L_00000211bf129720 .part L_00000211bf1279c0, 8, 16;
L_00000211bf129ea0 .functor MUXZ 16, L_00000211bf129720, L_00000211bf0cde80, L_00000211bf129a40, C4<>;
L_00000211bf128d20 .functor MUXZ 16, L_00000211bf129ea0, L_00000211bf127e20, L_00000211bf127b00, C4<>;
S_00000211bf0a7ed0 .scope module, "reg0" "register" 5 15, 6 1 0, S_00000211bf0a73e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 2 "in";
    .port_info 3 /OUTPUT 2 "out";
P_00000211bf02f850 .param/l "BIT_WIDTH" 0 6 1, +C4<00000000000000000000000000000010>;
v00000211bf0b1310_0 .net "clk", 0 0, v00000211bf0cc210_0;  alias, 1 drivers
v00000211bf0b0a50_0 .net "in", 1 0, L_00000211bf128500;  alias, 1 drivers
v00000211bf0b0c30_0 .var "out", 1 0;
v00000211bf0b0cd0_0 .net "rst_n", 0 0, v00000211bf0cb6d0_0;  alias, 1 drivers
S_00000211bf0a8060 .scope module, "pe32" "pe" 3 111, 4 1 0, S_00000211bef11f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 16 "data_north";
    .port_info 3 /INPUT 16 "data_west";
    .port_info 4 /OUTPUT 16 "data_south";
    .port_info 5 /OUTPUT 16 "data_east";
    .port_info 6 /OUTPUT 16 "result";
P_00000211befa6270 .param/l "BIT_WIDTH" 0 4 2, +C4<00000000000000000000000000010000>;
P_00000211befa62a8 .param/l "FRAC_WIDTH" 0 4 3, +C4<00000000000000000000000000001000>;
v00000211bf0c5c30_0 .net *"_ivl_0", 31 0, L_00000211bf12c2e0;  1 drivers
L_00000211bf0ce468 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000211bf0c5a50_0 .net/2u *"_ivl_10", 7 0, L_00000211bf0ce468;  1 drivers
v00000211bf0c5f50_0 .net *"_ivl_12", 23 0, L_00000211bf12a6c0;  1 drivers
v00000211bf0c5cd0_0 .net *"_ivl_14", 31 0, L_00000211bf12a760;  1 drivers
L_00000211bf0ce4b0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000211bf0c5190_0 .net *"_ivl_17", 7 0, L_00000211bf0ce4b0;  1 drivers
L_00000211bf0ce3d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000211bf0c5d70_0 .net *"_ivl_3", 15 0, L_00000211bf0ce3d8;  1 drivers
v00000211bf0c7850_0 .net *"_ivl_4", 31 0, L_00000211bf12b480;  1 drivers
L_00000211bf0ce420 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000211bf0c68b0_0 .net *"_ivl_7", 15 0, L_00000211bf0ce420;  1 drivers
v00000211bf0c5e10_0 .net "clk", 0 0, v00000211bf0cc210_0;  alias, 1 drivers
v00000211bf0c6c70_0 .var "data_east", 15 0;
v00000211bf0c78f0_0 .net "data_north", 15 0, v00000211bf0aa210_0;  alias, 1 drivers
v00000211bf0c5eb0_0 .var "data_south", 15 0;
v00000211bf0c63b0_0 .net "data_west", 15 0, v00000211bf0b2c10_0;  alias, 1 drivers
v00000211bf0c75d0_0 .net "mac_result", 31 0, L_00000211bf12ac60;  1 drivers
v00000211bf0c6d10_0 .net "mult_result", 31 0, L_00000211bf12ada0;  1 drivers
v00000211bf0c77b0_0 .var "result", 15 0;
v00000211bf0c5230_0 .net "rst_n", 0 0, v00000211bf0cb6d0_0;  alias, 1 drivers
v00000211bf0c6270_0 .net "temp_acc", 15 0, L_00000211bf12ba20;  1 drivers
L_00000211bf12c2e0 .concat [ 16 16 0 0], v00000211bf0b2c10_0, L_00000211bf0ce3d8;
L_00000211bf12b480 .concat [ 16 16 0 0], v00000211bf0aa210_0, L_00000211bf0ce420;
L_00000211bf12ada0 .arith/mult 32, L_00000211bf12c2e0, L_00000211bf12b480;
L_00000211bf12a6c0 .concat [ 8 16 0 0], L_00000211bf0ce468, v00000211bf0c77b0_0;
L_00000211bf12a760 .concat [ 24 8 0 0], L_00000211bf12a6c0, L_00000211bf0ce4b0;
L_00000211bf12ac60 .arith/sum 32, L_00000211bf12ada0, L_00000211bf12a760;
S_00000211bf0a81f0 .scope module, "sat_block" "saturate" 4 30, 5 1 0, S_00000211bf0a8060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 16 "out";
P_00000211befa6470 .param/l "BIT_WIDTH" 0 5 2, +C4<00000000000000000000000000010000>;
P_00000211befa64a8 .param/l "FRAC_WIDTH" 0 5 3, +C4<00000000000000000000000000001000>;
v00000211bf0b1a90_0 .net *"_ivl_10", 0 0, L_00000211bf12b980;  1 drivers
v00000211bf0b1bd0_0 .net *"_ivl_12", 0 0, L_00000211bf12aee0;  1 drivers
v00000211bf0b1b30_0 .net *"_ivl_14", 0 0, L_00000211bf12c560;  1 drivers
L_00000211bf0ce4f8 .functor BUFT 1, C4<1000000000000000>, C4<0>, C4<0>, C4<0>;
v00000211bf0b1db0_0 .net/2u *"_ivl_15", 15 0, L_00000211bf0ce4f8;  1 drivers
v00000211bf0b1e50_0 .net *"_ivl_18", 15 0, L_00000211bf12be80;  1 drivers
v00000211bf0b2490_0 .net *"_ivl_19", 15 0, L_00000211bf12bf20;  1 drivers
v00000211bf0b2530_0 .net *"_ivl_22", 0 0, L_00000211bf12b660;  1 drivers
L_00000211bf0ce540 .functor BUFT 1, C4<0111111111111111>, C4<0>, C4<0>, C4<0>;
v00000211bf0b2d50_0 .net/2u *"_ivl_23", 15 0, L_00000211bf0ce540;  1 drivers
v00000211bf0b2f30_0 .net *"_ivl_26", 15 0, L_00000211bf12c7e0;  1 drivers
v00000211bf0c61d0_0 .net *"_ivl_27", 15 0, L_00000211bf12c880;  1 drivers
v00000211bf0c5690_0 .net *"_ivl_3", 6 0, L_00000211bf12ad00;  1 drivers
v00000211bf0c64f0_0 .net *"_ivl_5", 0 0, L_00000211bf12a8a0;  1 drivers
v00000211bf0c73f0_0 .net "clk", 0 0, v00000211bf0cc210_0;  alias, 1 drivers
v00000211bf0c5730_0 .net "in", 31 0, L_00000211bf12ac60;  alias, 1 drivers
v00000211bf0c6130_0 .net "out", 15 0, L_00000211bf12ba20;  alias, 1 drivers
v00000211bf0c6590_0 .net "rst_n", 0 0, v00000211bf0cb6d0_0;  alias, 1 drivers
v00000211bf0c6db0_0 .net "sel", 1 0, L_00000211bf12c740;  1 drivers
v00000211bf0c6f90_0 .net "temp_sel", 1 0, v00000211bf0b2710_0;  1 drivers
L_00000211bf12ad00 .part L_00000211bf12ac60, 24, 7;
L_00000211bf12a8a0 .reduce/or L_00000211bf12ad00;
L_00000211bf12c740 .concat8 [ 1 1 0 0], L_00000211bf12a8a0, L_00000211bf12b980;
L_00000211bf12b980 .part L_00000211bf12ac60, 31, 1;
L_00000211bf12aee0 .part L_00000211bf12c740, 1, 1;
L_00000211bf12c560 .part L_00000211bf12c740, 0, 1;
L_00000211bf12be80 .part L_00000211bf12ac60, 8, 16;
L_00000211bf12bf20 .functor MUXZ 16, L_00000211bf12be80, L_00000211bf0ce4f8, L_00000211bf12c560, C4<>;
L_00000211bf12b660 .part L_00000211bf12c740, 0, 1;
L_00000211bf12c7e0 .part L_00000211bf12ac60, 8, 16;
L_00000211bf12c880 .functor MUXZ 16, L_00000211bf12c7e0, L_00000211bf0ce540, L_00000211bf12b660, C4<>;
L_00000211bf12ba20 .functor MUXZ 16, L_00000211bf12c880, L_00000211bf12bf20, L_00000211bf12aee0, C4<>;
S_00000211bf0c4f20 .scope module, "reg0" "register" 5 15, 6 1 0, S_00000211bf0a81f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 2 "in";
    .port_info 3 /OUTPUT 2 "out";
P_00000211bf02f5d0 .param/l "BIT_WIDTH" 0 6 1, +C4<00000000000000000000000000000010>;
v00000211bf0b28f0_0 .net "clk", 0 0, v00000211bf0cc210_0;  alias, 1 drivers
v00000211bf0b27b0_0 .net "in", 1 0, L_00000211bf12c740;  alias, 1 drivers
v00000211bf0b2710_0 .var "out", 1 0;
v00000211bf0b2df0_0 .net "rst_n", 0 0, v00000211bf0cb6d0_0;  alias, 1 drivers
S_00000211bf0c4430 .scope module, "pe33" "pe" 3 140, 4 1 0, S_00000211bef11f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 16 "data_north";
    .port_info 3 /INPUT 16 "data_west";
    .port_info 4 /OUTPUT 16 "data_south";
    .port_info 5 /OUTPUT 16 "data_east";
    .port_info 6 /OUTPUT 16 "result";
P_00000211befa64f0 .param/l "BIT_WIDTH" 0 4 2, +C4<00000000000000000000000000010000>;
P_00000211befa6528 .param/l "FRAC_WIDTH" 0 4 3, +C4<00000000000000000000000000001000>;
v00000211bf0c6ef0_0 .net *"_ivl_0", 31 0, L_00000211bf132130;  1 drivers
L_00000211bf0ceb28 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000211bf0c7350_0 .net/2u *"_ivl_10", 7 0, L_00000211bf0ceb28;  1 drivers
v00000211bf0c72b0_0 .net *"_ivl_12", 23 0, L_00000211bf1319b0;  1 drivers
v00000211bf0c5410_0 .net *"_ivl_14", 31 0, L_00000211bf131a50;  1 drivers
L_00000211bf0ceb70 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000211bf0c7170_0 .net *"_ivl_17", 7 0, L_00000211bf0ceb70;  1 drivers
L_00000211bf0cea98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000211bf0c54b0_0 .net *"_ivl_3", 15 0, L_00000211bf0cea98;  1 drivers
v00000211bf0c7030_0 .net *"_ivl_4", 31 0, L_00000211bf1323b0;  1 drivers
L_00000211bf0ceae0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000211bf0c5550_0 .net *"_ivl_7", 15 0, L_00000211bf0ceae0;  1 drivers
v00000211bf0c55f0_0 .net "clk", 0 0, v00000211bf0cc210_0;  alias, 1 drivers
v00000211bf0c70d0_0 .var "data_east", 15 0;
v00000211bf0c7210_0 .net "data_north", 15 0, v00000211bf0af650_0;  alias, 1 drivers
v00000211bf0c57d0_0 .var "data_south", 15 0;
v00000211bf0c5870_0 .net "data_west", 15 0, v00000211bf0c6c70_0;  alias, 1 drivers
v00000211bf0c5910_0 .net "mac_result", 31 0, L_00000211bf133670;  1 drivers
v00000211bf0c59b0_0 .net "mult_result", 31 0, L_00000211bf132770;  1 drivers
v00000211bf0c8d90_0 .var "result", 15 0;
v00000211bf0c9330_0 .net "rst_n", 0 0, v00000211bf0cb6d0_0;  alias, 1 drivers
v00000211bf0c8cf0_0 .net "temp_acc", 15 0, L_00000211bf1328b0;  1 drivers
L_00000211bf132130 .concat [ 16 16 0 0], v00000211bf0c6c70_0, L_00000211bf0cea98;
L_00000211bf1323b0 .concat [ 16 16 0 0], v00000211bf0af650_0, L_00000211bf0ceae0;
L_00000211bf132770 .arith/mult 32, L_00000211bf132130, L_00000211bf1323b0;
L_00000211bf1319b0 .concat [ 8 16 0 0], L_00000211bf0ceb28, v00000211bf0c8d90_0;
L_00000211bf131a50 .concat [ 24 8 0 0], L_00000211bf1319b0, L_00000211bf0ceb70;
L_00000211bf133670 .arith/sum 32, L_00000211bf132770, L_00000211bf131a50;
S_00000211bf0c45c0 .scope module, "sat_block" "saturate" 4 30, 5 1 0, S_00000211bf0c4430;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 16 "out";
P_00000211befa6970 .param/l "BIT_WIDTH" 0 5 2, +C4<00000000000000000000000000010000>;
P_00000211befa69a8 .param/l "FRAC_WIDTH" 0 5 3, +C4<00000000000000000000000000001000>;
v00000211bf0c5af0_0 .net *"_ivl_10", 0 0, L_00000211bf132a90;  1 drivers
v00000211bf0c6bd0_0 .net *"_ivl_12", 0 0, L_00000211bf131d70;  1 drivers
v00000211bf0c6090_0 .net *"_ivl_14", 0 0, L_00000211bf131b90;  1 drivers
L_00000211bf0cebb8 .functor BUFT 1, C4<1000000000000000>, C4<0>, C4<0>, C4<0>;
v00000211bf0c6310_0 .net/2u *"_ivl_15", 15 0, L_00000211bf0cebb8;  1 drivers
v00000211bf0c5b90_0 .net *"_ivl_18", 15 0, L_00000211bf133710;  1 drivers
v00000211bf0c66d0_0 .net *"_ivl_19", 15 0, L_00000211bf132310;  1 drivers
v00000211bf0c6770_0 .net *"_ivl_22", 0 0, L_00000211bf132450;  1 drivers
L_00000211bf0cec00 .functor BUFT 1, C4<0111111111111111>, C4<0>, C4<0>, C4<0>;
v00000211bf0c52d0_0 .net/2u *"_ivl_23", 15 0, L_00000211bf0cec00;  1 drivers
v00000211bf0c6e50_0 .net *"_ivl_26", 15 0, L_00000211bf1332b0;  1 drivers
v00000211bf0c6810_0 .net *"_ivl_27", 15 0, L_00000211bf133350;  1 drivers
v00000211bf0c6450_0 .net *"_ivl_3", 6 0, L_00000211bf132e50;  1 drivers
v00000211bf0c7530_0 .net *"_ivl_5", 0 0, L_00000211bf1329f0;  1 drivers
v00000211bf0c69f0_0 .net "clk", 0 0, v00000211bf0cc210_0;  alias, 1 drivers
v00000211bf0c6950_0 .net "in", 31 0, L_00000211bf133670;  alias, 1 drivers
v00000211bf0c7490_0 .net "out", 15 0, L_00000211bf1328b0;  alias, 1 drivers
v00000211bf0c6a90_0 .net "rst_n", 0 0, v00000211bf0cb6d0_0;  alias, 1 drivers
v00000211bf0c6b30_0 .net "sel", 1 0, L_00000211bf132ef0;  1 drivers
v00000211bf0c5370_0 .net "temp_sel", 1 0, v00000211bf0c7710_0;  1 drivers
L_00000211bf132e50 .part L_00000211bf133670, 24, 7;
L_00000211bf1329f0 .reduce/or L_00000211bf132e50;
L_00000211bf132ef0 .concat8 [ 1 1 0 0], L_00000211bf1329f0, L_00000211bf132a90;
L_00000211bf132a90 .part L_00000211bf133670, 31, 1;
L_00000211bf131d70 .part L_00000211bf132ef0, 1, 1;
L_00000211bf131b90 .part L_00000211bf132ef0, 0, 1;
L_00000211bf133710 .part L_00000211bf133670, 8, 16;
L_00000211bf132310 .functor MUXZ 16, L_00000211bf133710, L_00000211bf0cebb8, L_00000211bf131b90, C4<>;
L_00000211bf132450 .part L_00000211bf132ef0, 0, 1;
L_00000211bf1332b0 .part L_00000211bf133670, 8, 16;
L_00000211bf133350 .functor MUXZ 16, L_00000211bf1332b0, L_00000211bf0cec00, L_00000211bf132450, C4<>;
L_00000211bf1328b0 .functor MUXZ 16, L_00000211bf133350, L_00000211bf132310, L_00000211bf131d70, C4<>;
S_00000211bf0c3df0 .scope module, "reg0" "register" 5 15, 6 1 0, S_00000211bf0c45c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 2 "in";
    .port_info 3 /OUTPUT 2 "out";
P_00000211bf02f210 .param/l "BIT_WIDTH" 0 6 1, +C4<00000000000000000000000000000010>;
v00000211bf0c5ff0_0 .net "clk", 0 0, v00000211bf0cc210_0;  alias, 1 drivers
v00000211bf0c7670_0 .net "in", 1 0, L_00000211bf132ef0;  alias, 1 drivers
v00000211bf0c7710_0 .var "out", 1 0;
v00000211bf0c6630_0 .net "rst_n", 0 0, v00000211bf0cb6d0_0;  alias, 1 drivers
    .scope S_00000211bef310a0;
T_0 ;
    %wait E_00000211bf02f010;
    %load/vec4 v00000211bf02c360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000211bf02d440_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000211bf02dda0_0;
    %assign/vec4 v00000211bf02d440_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000211bef12210;
T_1 ;
    %wait E_00000211bf02f010;
    %load/vec4 v00000211bf02d940_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf02d120_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf02cfe0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf02d760_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000211bf02d080_0;
    %assign/vec4 v00000211bf02d120_0, 0;
    %load/vec4 v00000211bf02d260_0;
    %assign/vec4 v00000211bf02cfe0_0, 0;
    %load/vec4 v00000211bf02da80_0;
    %assign/vec4 v00000211bf02d760_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000211bf09deb0;
T_2 ;
    %wait E_00000211bf02f010;
    %load/vec4 v00000211bf092010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000211bf091e30_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000211bf091d90_0;
    %assign/vec4 v00000211bf091e30_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000211bf03c490;
T_3 ;
    %wait E_00000211bf02f010;
    %load/vec4 v00000211bf0a0320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf09f2e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf09e160_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf09e200_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000211bf09eca0_0;
    %assign/vec4 v00000211bf09f2e0_0, 0;
    %load/vec4 v00000211bf0a0640_0;
    %assign/vec4 v00000211bf09e160_0, 0;
    %load/vec4 v00000211bf09f880_0;
    %assign/vec4 v00000211bf09e200_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000211bf0a6a80;
T_4 ;
    %wait E_00000211bf02f010;
    %load/vec4 v00000211bf0a3890_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000211bf0a2c10_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000211bf0a37f0_0;
    %assign/vec4 v00000211bf0a2c10_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000211bf0a8510;
T_5 ;
    %wait E_00000211bf02f010;
    %load/vec4 v00000211bf0a61d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf0a6770_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf0a5ff0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf0a6130_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000211bf0a5870_0;
    %assign/vec4 v00000211bf0a6770_0, 0;
    %load/vec4 v00000211bf0a5af0_0;
    %assign/vec4 v00000211bf0a5ff0_0, 0;
    %load/vec4 v00000211bf0a5230_0;
    %assign/vec4 v00000211bf0a6130_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000211bf0a7bb0;
T_6 ;
    %wait E_00000211bf02f010;
    %load/vec4 v00000211bf0b0050_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000211bf0b0370_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000211bf0b0870_0;
    %assign/vec4 v00000211bf0b0370_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000211bf0a7a20;
T_7 ;
    %wait E_00000211bf02f010;
    %load/vec4 v00000211bf0b09b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf0aff10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf0b0910_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf0b0b90_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000211bf0b0690_0;
    %assign/vec4 v00000211bf0aff10_0, 0;
    %load/vec4 v00000211bf0b07d0_0;
    %assign/vec4 v00000211bf0b0910_0, 0;
    %load/vec4 v00000211bf0b0230_0;
    %assign/vec4 v00000211bf0b0b90_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000211bef2bc80;
T_8 ;
    %wait E_00000211bf02f010;
    %load/vec4 v00000211bef909a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000211bef90860_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000211bef92160_0;
    %assign/vec4 v00000211bef90860_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000211bef36de0;
T_9 ;
    %wait E_00000211bf02f010;
    %load/vec4 v00000211bf08f920_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf0908c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf090500_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf090280_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000211bf090b40_0;
    %assign/vec4 v00000211bf0908c0_0, 0;
    %load/vec4 v00000211bf090a00_0;
    %assign/vec4 v00000211bf090500_0, 0;
    %load/vec4 v00000211bf08fce0_0;
    %assign/vec4 v00000211bf090280_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000211bf09d0a0;
T_10 ;
    %wait E_00000211bf02f010;
    %load/vec4 v00000211bf09ee80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000211bf09ede0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000211bf09ed40_0;
    %assign/vec4 v00000211bf09ede0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000211bf09d870;
T_11 ;
    %wait E_00000211bf02f010;
    %load/vec4 v00000211bf0a12c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf0a10e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf09fd80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf0a1cc0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000211bf0a00a0_0;
    %assign/vec4 v00000211bf0a10e0_0, 0;
    %load/vec4 v00000211bf0a1400_0;
    %assign/vec4 v00000211bf09fd80_0, 0;
    %load/vec4 v00000211bf0a0960_0;
    %assign/vec4 v00000211bf0a1cc0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000211bf0a7d40;
T_12 ;
    %wait E_00000211bf02f010;
    %load/vec4 v00000211bf0a6450_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000211bf0a59b0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000211bf0a6270_0;
    %assign/vec4 v00000211bf0a59b0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000211bf0a7700;
T_13 ;
    %wait E_00000211bf02f010;
    %load/vec4 v00000211bf0aa490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf0aac10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf0aacb0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf0a8a50_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v00000211bf0a9a90_0;
    %assign/vec4 v00000211bf0aac10_0, 0;
    %load/vec4 v00000211bf0a89b0_0;
    %assign/vec4 v00000211bf0aacb0_0, 0;
    %load/vec4 v00000211bf0aafd0_0;
    %assign/vec4 v00000211bf0a8a50_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_00000211bf0a7ed0;
T_14 ;
    %wait E_00000211bf02f010;
    %load/vec4 v00000211bf0b0cd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000211bf0b0c30_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v00000211bf0b0a50_0;
    %assign/vec4 v00000211bf0b0c30_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_00000211bf0a6f30;
T_15 ;
    %wait E_00000211bf02f010;
    %load/vec4 v00000211bf0b23f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf0b19f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf0b2c10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf0b2670_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v00000211bf0b1d10_0;
    %assign/vec4 v00000211bf0b19f0_0, 0;
    %load/vec4 v00000211bf0b1c70_0;
    %assign/vec4 v00000211bf0b2c10_0, 0;
    %load/vec4 v00000211bf0b1950_0;
    %assign/vec4 v00000211bf0b2670_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_00000211beed2eb0;
T_16 ;
    %wait E_00000211bf02f010;
    %load/vec4 v00000211bf08fc40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000211bf08f060_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v00000211bf090640_0;
    %assign/vec4 v00000211bf08f060_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000211bef2be10;
T_17 ;
    %wait E_00000211bf02f010;
    %load/vec4 v00000211bf090460_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf08fa60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf08f9c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf0903c0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v00000211bf0901e0_0;
    %assign/vec4 v00000211bf08fa60_0, 0;
    %load/vec4 v00000211bf08f560_0;
    %assign/vec4 v00000211bf08f9c0_0, 0;
    %load/vec4 v00000211bf092ab0_0;
    %assign/vec4 v00000211bf0903c0_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_00000211bf09d3c0;
T_18 ;
    %wait E_00000211bf02f010;
    %load/vec4 v00000211bf0a19a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000211bf0a1d60_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v00000211bf0a0f00_0;
    %assign/vec4 v00000211bf0a1d60_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_00000211bf09d550;
T_19 ;
    %wait E_00000211bf02f010;
    %load/vec4 v00000211bf0a2e90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf0a4f10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf0a4e70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf0a2a30_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v00000211bf0a2df0_0;
    %assign/vec4 v00000211bf0a4f10_0, 0;
    %load/vec4 v00000211bf0a4fb0_0;
    %assign/vec4 v00000211bf0a4e70_0, 0;
    %load/vec4 v00000211bf0a2cb0_0;
    %assign/vec4 v00000211bf0a2a30_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_00000211bf0a6c10;
T_20 ;
    %wait E_00000211bf02f010;
    %load/vec4 v00000211bf0aad50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000211bf0a98b0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v00000211bf0a9d10_0;
    %assign/vec4 v00000211bf0a98b0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_00000211bf0a70c0;
T_21 ;
    %wait E_00000211bf02f010;
    %load/vec4 v00000211bf0ab390_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf0aa210_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf0aa170_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf0ab570_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v00000211bf0aa350_0;
    %assign/vec4 v00000211bf0aa210_0, 0;
    %load/vec4 v00000211bf0aa3f0_0;
    %assign/vec4 v00000211bf0aa170_0, 0;
    %load/vec4 v00000211bf0ab110_0;
    %assign/vec4 v00000211bf0ab570_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_00000211bf0c4f20;
T_22 ;
    %wait E_00000211bf02f010;
    %load/vec4 v00000211bf0b2df0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000211bf0b2710_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v00000211bf0b27b0_0;
    %assign/vec4 v00000211bf0b2710_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_00000211bf0a8060;
T_23 ;
    %wait E_00000211bf02f010;
    %load/vec4 v00000211bf0c5230_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf0c5eb0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf0c6c70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf0c77b0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v00000211bf0c78f0_0;
    %assign/vec4 v00000211bf0c5eb0_0, 0;
    %load/vec4 v00000211bf0c63b0_0;
    %assign/vec4 v00000211bf0c6c70_0, 0;
    %load/vec4 v00000211bf0c6270_0;
    %assign/vec4 v00000211bf0c77b0_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_00000211bf03c300;
T_24 ;
    %wait E_00000211bf02f010;
    %load/vec4 v00000211bf092bf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000211bf092330_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v00000211bf091b10_0;
    %assign/vec4 v00000211bf092330_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_00000211beed3040;
T_25 ;
    %wait E_00000211bf02f010;
    %load/vec4 v00000211bf091890_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf0914d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf091430_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf0917f0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v00000211bf091750_0;
    %assign/vec4 v00000211bf0914d0_0, 0;
    %load/vec4 v00000211bf092650_0;
    %assign/vec4 v00000211bf091430_0, 0;
    %load/vec4 v00000211bf091bb0_0;
    %assign/vec4 v00000211bf0917f0_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_00000211bf09da00;
T_26 ;
    %wait E_00000211bf02f010;
    %load/vec4 v00000211bf0a5050_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000211bf0a4d30_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v00000211bf0a4970_0;
    %assign/vec4 v00000211bf0a4d30_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_00000211bf09dd20;
T_27 ;
    %wait E_00000211bf02f010;
    %load/vec4 v00000211bf0a2f30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf0a4c90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf0a34d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf0a3610_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v00000211bf0a45b0_0;
    %assign/vec4 v00000211bf0a4c90_0, 0;
    %load/vec4 v00000211bf0a4830_0;
    %assign/vec4 v00000211bf0a34d0_0, 0;
    %load/vec4 v00000211bf0a36b0_0;
    %assign/vec4 v00000211bf0a3610_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_00000211bf0a7890;
T_28 ;
    %wait E_00000211bf02f010;
    %load/vec4 v00000211bf0ab930_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000211bf0ab7f0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v00000211bf0ab750_0;
    %assign/vec4 v00000211bf0ab7f0_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_00000211bf0a7570;
T_29 ;
    %wait E_00000211bf02f010;
    %load/vec4 v00000211bf0b16d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf0af650_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf0ac790_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf0b02d0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v00000211bf0b0410_0;
    %assign/vec4 v00000211bf0af650_0, 0;
    %load/vec4 v00000211bf0af970_0;
    %assign/vec4 v00000211bf0ac790_0, 0;
    %load/vec4 v00000211bf0afd30_0;
    %assign/vec4 v00000211bf0b02d0_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_00000211bf0c3df0;
T_30 ;
    %wait E_00000211bf02f010;
    %load/vec4 v00000211bf0c6630_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000211bf0c7710_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v00000211bf0c7670_0;
    %assign/vec4 v00000211bf0c7710_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_00000211bf0c4430;
T_31 ;
    %wait E_00000211bf02f010;
    %load/vec4 v00000211bf0c9330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf0c57d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf0c70d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf0c8d90_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v00000211bf0c7210_0;
    %assign/vec4 v00000211bf0c57d0_0, 0;
    %load/vec4 v00000211bf0c5870_0;
    %assign/vec4 v00000211bf0c70d0_0, 0;
    %load/vec4 v00000211bf0c8cf0_0;
    %assign/vec4 v00000211bf0c8d90_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_00000211bef11f90;
T_32 ;
    %wait E_00000211bf02f010;
    %load/vec4 v00000211bf0c9d30_0;
    %load/vec4 v00000211bf0c96f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000211bf0c9650_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000211bf0c9e70_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000211bf0ca0f0_0, 0;
    %load/vec4 v00000211bf0c9790_0;
    %load/vec4 v00000211bf0c9830_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000211bf0c8750_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000211bf0c9470_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000211bf0c9ab0_0, 0;
    %load/vec4 v00000211bf0c9510_0;
    %load/vec4 v00000211bf0c7e90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000211bf0c9b50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000211bf0c9c90_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000211bf0c7fd0_0, 0;
    %load/vec4 v00000211bf0c7a30_0;
    %load/vec4 v00000211bf0c7ad0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000211bf0c89d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000211bf0c7c10_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000211bf0c7990_0, 0;
    %jmp T_32;
    .thread T_32;
    .scope S_00000211befbe860;
T_33 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000211bf0cc210_0, 0, 1;
    %end;
    .thread T_33;
    .scope S_00000211befbe860;
T_34 ;
    %delay 1000, 0;
    %load/vec4 v00000211bf0cc210_0;
    %inv;
    %store/vec4 v00000211bf0cc210_0, 0, 1;
    %jmp T_34;
    .thread T_34;
    .scope S_00000211befbe860;
T_35 ;
    %vpi_call 2 45 "$dumpfile", "sys_wave.vcd" {0 0 0};
    %vpi_call 2 46 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000211befbe860 {0 0 0};
    %pushi/vec4 256, 0, 16;
    %assign/vec4 v00000211bf0cba90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf0cb9f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf0cb590_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf0cbb30_0, 0;
    %pushi/vec4 256, 0, 16;
    %assign/vec4 v00000211bf0cc2b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf0caeb0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf0cb450_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf0cc710_0, 0;
    %delay 2000, 0;
    %pushi/vec4 256, 0, 16;
    %assign/vec4 v00000211bf0cba90_0, 0;
    %pushi/vec4 512, 0, 16;
    %assign/vec4 v00000211bf0cb9f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf0cb590_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf0cbb30_0, 0;
    %pushi/vec4 512, 0, 16;
    %assign/vec4 v00000211bf0cc2b0_0, 0;
    %pushi/vec4 256, 0, 16;
    %assign/vec4 v00000211bf0caeb0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf0cb450_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf0cc710_0, 0;
    %delay 2000, 0;
    %pushi/vec4 256, 0, 16;
    %assign/vec4 v00000211bf0cba90_0, 0;
    %pushi/vec4 512, 0, 16;
    %assign/vec4 v00000211bf0cb9f0_0, 0;
    %pushi/vec4 768, 0, 16;
    %assign/vec4 v00000211bf0cb590_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf0cbb30_0, 0;
    %pushi/vec4 768, 0, 16;
    %assign/vec4 v00000211bf0cc2b0_0, 0;
    %pushi/vec4 512, 0, 16;
    %assign/vec4 v00000211bf0caeb0_0, 0;
    %pushi/vec4 256, 0, 16;
    %assign/vec4 v00000211bf0cb450_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf0cc710_0, 0;
    %delay 2000, 0;
    %pushi/vec4 256, 0, 16;
    %assign/vec4 v00000211bf0cba90_0, 0;
    %pushi/vec4 512, 0, 16;
    %assign/vec4 v00000211bf0cb9f0_0, 0;
    %pushi/vec4 768, 0, 16;
    %assign/vec4 v00000211bf0cb590_0, 0;
    %pushi/vec4 1024, 0, 16;
    %assign/vec4 v00000211bf0cbb30_0, 0;
    %pushi/vec4 1024, 0, 16;
    %assign/vec4 v00000211bf0cc2b0_0, 0;
    %pushi/vec4 768, 0, 16;
    %assign/vec4 v00000211bf0caeb0_0, 0;
    %pushi/vec4 512, 0, 16;
    %assign/vec4 v00000211bf0cb450_0, 0;
    %pushi/vec4 256, 0, 16;
    %assign/vec4 v00000211bf0cc710_0, 0;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf0cba90_0, 0;
    %pushi/vec4 512, 0, 16;
    %assign/vec4 v00000211bf0cb9f0_0, 0;
    %pushi/vec4 768, 0, 16;
    %assign/vec4 v00000211bf0cb590_0, 0;
    %pushi/vec4 1024, 0, 16;
    %assign/vec4 v00000211bf0cbb30_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf0cc2b0_0, 0;
    %pushi/vec4 1024, 0, 16;
    %assign/vec4 v00000211bf0caeb0_0, 0;
    %pushi/vec4 768, 0, 16;
    %assign/vec4 v00000211bf0cb450_0, 0;
    %pushi/vec4 512, 0, 16;
    %assign/vec4 v00000211bf0cc710_0, 0;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf0cba90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf0cb9f0_0, 0;
    %pushi/vec4 768, 0, 16;
    %assign/vec4 v00000211bf0cb590_0, 0;
    %pushi/vec4 1024, 0, 16;
    %assign/vec4 v00000211bf0cbb30_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf0cc2b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf0caeb0_0, 0;
    %pushi/vec4 1024, 0, 16;
    %assign/vec4 v00000211bf0cb450_0, 0;
    %pushi/vec4 768, 0, 16;
    %assign/vec4 v00000211bf0cc710_0, 0;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf0cba90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf0cb9f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf0cb590_0, 0;
    %pushi/vec4 1024, 0, 16;
    %assign/vec4 v00000211bf0cbb30_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf0cc2b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf0caeb0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf0cb450_0, 0;
    %pushi/vec4 1024, 0, 16;
    %assign/vec4 v00000211bf0cc710_0, 0;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf0cba90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf0cb9f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf0cb590_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf0cbb30_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf0cc2b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf0caeb0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf0cb450_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000211bf0cc710_0, 0;
    %delay 20000, 0;
    %vpi_call 2 77 "$finish" {0 0 0};
    %end;
    .thread T_35;
    .scope S_00000211befbe860;
T_36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000211bf0cb6d0_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 84 "$monitor", "Time:%0t\011 Row1:0x%0h |Row1: 0x%0h |Row2: 0x%0h |Row3: 0x%0h", $time, v00000211bf0cc170_0, v00000211bf0caaf0_0, v00000211bf0ca910_0, v00000211bf0ca5f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000211bf0cb6d0_0, 0, 1;
    %end;
    .thread T_36;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "testbench\systolic_array_4x4_tb.v";
    "rtl\systolic_array_4x4.v";
    "rtl\pe.v";
    "rtl\saturate.v";
    "rtl\register.v";
