$date
	Sat Aug 31 09:30:05 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module dec2to4_tb $end
$var wire 4 ! out [3:0] $end
$var reg 1 " EN $end
$var reg 2 # W [1:0] $end
$scope module d2to4 $end
$var wire 1 " EN $end
$var wire 2 $ W [1:0] $end
$var reg 4 % out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b0 $
b0 #
1"
b0 !
$end
#20
b10 !
b10 %
0"
b1 #
b1 $
#40
b100 !
b100 %
b10 #
b10 $
#60
b1000 !
b1000 %
b11 #
b11 $
#80
