Compiling (reconfig module level synthesis checkpoint) dynamic region
Log file: /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/runme.log
