__clk_get	,	F_10
parent	,	V_6
zclk_set_rate	,	F_9
pll_recalc	,	F_1
clk_register	,	F_26
mult	,	V_2
twd_recalc	,	F_7
enable_reg	,	V_5
extal2_div2_clk	,	V_43
esetrate	,	V_16
sh73a0_clock_init	,	F_24
sh_clk_div6_reparent_register	,	F_28
enable_bit	,	V_4
div6_clks	,	V_46
multi	,	V_30
dsiphy_enable	,	F_22
parent_freq	,	V_19
FRQCRB	,	V_9
u32	,	T_1
main_clk	,	V_39
dsiphy_recalc	,	F_17
div4_kick	,	F_6
ret	,	V_11
ARRAY_SIZE	,	F_25
kicker_set_rate	,	F_15
mapping	,	V_28
clk	,	V_1
SD0CKCR	,	V_35
MSTP_NR	,	V_49
zclk_recalc	,	F_14
EIO	,	V_31
shmobile_clk_init	,	F_31
mstp_clks	,	V_48
extal1_div2_clk	,	V_41
zclk_round_rate	,	F_13
DIV4_NR	,	V_25
div4_table	,	V_45
panic	,	F_32
clk_get_rate	,	F_8
ETIMEDOUT	,	V_10
ops	,	V_22
sh73a0_extal1_clk	,	V_40
sh_clk_div4_register	,	F_27
clkdev_add_table	,	F_30
kicker_ops	,	V_23
pr_err	,	F_18
idx	,	V_32
round_rate	,	V_18
sh_clk_mstp_register	,	F_29
ENODEV	,	V_12
set_rate	,	V_15
DIV4_Z	,	V_26
CKSCR	,	V_38
sh73a0_extal2_clk	,	V_42
__clk_put	,	F_12
div_freq	,	V_17
late_main_clks	,	V_50
frqcr_kick	,	F_3
recalc	,	V_20
DIV6_NR	,	V_47
rate	,	V_7
__raw_writel	,	F_4
EBUSY	,	V_13
main_clks	,	V_44
div4_clks	,	V_21
SD2CKCR	,	V_37
div4_clk_extend	,	F_16
SD1CKCR	,	V_36
clk_rate_mult_range_round	,	F_20
__raw_readl	,	F_2
value	,	V_27
"DSIPHY has wrong value (%d)"	,	L_1
lookups	,	V_51
readl	,	F_11
dsiphy_set_rate	,	F_23
"failed to setup sh73a0 clocks\n"	,	L_2
i	,	V_8
k	,	V_34
dsiphy_round_rate	,	F_19
zclk_ops	,	V_24
EINVAL	,	V_33
PLLECR	,	V_3
dsiphy_disable	,	F_21
__init	,	T_2
div4_clk_ops	,	V_14
cpu_relax	,	F_5
base	,	V_29
