<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/altera_modular_adc_control.v"
   type="VERILOG"
   library="control_internal" />
 <file
   path="simulation/submodules/altera_modular_adc_control_avrg_fifo.v"
   type="VERILOG"
   library="control_internal" />
 <file
   path="simulation/submodules/altera_modular_adc_control_fsm.v"
   type="VERILOG"
   library="control_internal" />
 <file
   path="simulation/submodules/chsel_code_converter_sw_to_hw.v"
   type="VERILOG"
   library="control_internal" />
 <file
   path="simulation/submodules/fiftyfivenm_adcblock_primitive_wrapper.v"
   type="VERILOG"
   library="control_internal" />
 <file
   path="simulation/submodules/fiftyfivenm_adcblock_top_wrapper.v"
   type="VERILOG"
   library="control_internal" />
 <file
   path="simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="simulation/submodules/adc_qsys_PLL0.vho"
   type="VHDL"
   library="PLL0" />
 <file
   path="simulation/submodules/adc_qsys_ADC_0.vhd"
   type="VHDL"
   library="ADC_0" />
 <file path="simulation/adc_qsys.vhd" type="VHDL" />
 <topLevel name="adc_qsys" />
 <deviceFamily name="max10" />
</simPackage>
