#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Oct 21 17:22:58 2025
# Process ID: 1388
# Current directory: Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12244 Y:\Code\github\ASIC-PYNQ\LAB6\prj\LAB5_2019\LAB5_2019.xpr
# Log file: Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/vivado.log
# Journal file: Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019\vivado.jou
#-----------------------------------------------------------
start_gui
open_project Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 939.699 ; gain = 199.461
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fc_top_ip' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_ram_fc2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc2.0.bias.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc3.bias.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_weight_fc3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/input_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/sel_data_processed.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_fc2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc2.0.weight32.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_fc3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc3.weight4.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc1.0.weight_128.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fc_top_ip_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_weight_fc3/sim/bias_weight_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_weight_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc3/sim/weight_ram_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_fc2/sim/bias_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc2/sim/weight_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_rd3/sim/bias_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_rd3/sim/weight_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/input_ram_rd3/sim/input_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_2
INFO: [VRFC 10-2458] undeclared symbol done_r, assumed default net type wire [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_2.v:172]
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/mult_array24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array24
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/multi_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_array
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/multi_array32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array32
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_top_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/sim/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fc_top_ip
"xvhdl --incr --relax -prj tb_fc_top_ip_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xelab -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'addra' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:52]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'fc_output_data_o' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:92]
WARNING: [VRFC 10-3091] actual bit length 3200 differs from formal bit length 3072 for port 'data' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_2.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 35 for port 'fc_output_data_o' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:220]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 35 for port 'sum_out' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_3.v:116]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:45]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:50]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:55]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:122]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:127]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:187]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:192]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.input_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_rd3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_8_arch of entity xil_defaultlib.mult_8 [mult_8_default]
Compiling module xil_defaultlib.multiplier_array_default
Compiling module xil_defaultlib.adder_tree_default
Compiling module xil_defaultlib.fc_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_fc2
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=17,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_16_arch of entity xil_defaultlib.mult_16 [mult_16_default]
Compiling module xil_defaultlib.multi_array24_default
Compiling module xil_defaultlib.adder_tree2_default
Compiling module xil_defaultlib.fc_2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_weight_fc3
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture multi_24_arch of entity xil_defaultlib.multi_24 [multi_24_default]
Compiling module xil_defaultlib.multi_array32_default
Compiling module xil_defaultlib.adder_tree3(DATA_WIDTH=32)
Compiling module xil_defaultlib.fc_3
Compiling module xil_defaultlib.fc_top_ip
Compiling module xil_defaultlib.tb_fc_top_ip
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fc_top_ip_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/xsim.dir/tb_fc_top_ip_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 21 17:25:16 2025...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:44 . Memory (MB): peak = 1012.664 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '44' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fc_top_ip_behav -key {Behavioral:sim_1:Functional:tb_fc_top_ip} -tclbatch {tb_fc_top_ip.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_fc_top_ip.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_input_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
=== FC Top IP Testbench Start ===
Time: 0
Time: 20000 - Reset released
Time: 70000 - Starting FC computation
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1016.047 ; gain = 3.383
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fc_top_ip_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:01:05 . Memory (MB): peak = 1016.047 ; gain = 15.930
run all
sample  0: output=(-24772829, 2777148), predict=1
sample  1: output=(-17443227, 11050916), predict=1
sample  2: output=(-7706885, -14321676), predict=0
sample  3: output=(-10666057, 2296721), predict=1
sample  4: output=(-20150662, 6252439), predict=1
sample  5: output=(-6859002, 2975179), predict=1
sample  6: output=(3591109, -3683200), predict=0
sample  7: output=(-9772021, -3498315), predict=1
sample  8: output=(-5365723, -1588280), predict=1
sample  9: output=(478857, -2946443), predict=0
sample 10: output=(-923532, -4601634), predict=0
sample 11: output=(-14779645, 5142553), predict=1
sample 12: output=(-1495329, -6282797), predict=0
sample 13: output=(-8466134, -6050325), predict=1
sample 14: output=(1847466, -5372798), predict=0
sample 15: output=(-24971701, 10049315), predict=1
sample 16: output=(-19393603, 6135135), predict=1
sample 17: output=(-9250782, -2406848), predict=1
sample 18: output=(-24842038, 5313008), predict=1
sample 19: output=(-13913921, -12437901), predict=1
sample 20: output=(-25141361, 8966155), predict=1
sample 21: output=(1737013, 3832031), predict=1
sample 22: output=(224710, -694196), predict=0
sample 23: output=(-17070226, 7175983), predict=1
sample 24: output=(269285, -8542521), predict=0
sample 25: output=(-5604040, 753001), predict=1
sample 26: output=(-11905422, 4275804), predict=1
sample 27: output=(-9102396, 5878992), predict=1
sample 28: output=(-5234293, -1534596), predict=1
sample 29: output=(-5655263, -4341308), predict=1
sample 30: output=(-7542205, -1314037), predict=1
sample 31: output=(-13075307, -6802668), predict=1
sample 32: output=(2852574, -17415702), predict=0
sample 33: output=(-5761799, -13228372), predict=0
sample 34: output=(-29344436, 7466278), predict=1
sample 35: output=(-505180, -9762110), predict=0
sample 36: output=(-15439199, 4600435), predict=1
sample 37: output=(-11200709, 5370927), predict=1
sample 38: output=(-14341356, 9504855), predict=1
sample 39: output=(-12793046, -4434740), predict=1
sample 40: output=(-3139202, -1940957), predict=1
sample 41: output=(-13475914, 929121), predict=1
Time: 249125000 - Captured 42 samples. Finishing...
$finish called at time : 249135 ns : File "Y:/Code/github/ASIC-PYNQ/LAB6/sim/test_bench.v" Line 122
run: Time (s): cpu = 00:00:18 ; elapsed = 00:01:28 . Memory (MB): peak = 1052.824 ; gain = 28.477
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1060.293 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fc_top_ip' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_ram_fc2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc2.0.bias.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc3.bias.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_weight_fc3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/input_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/sel_data_processed.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_fc2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc2.0.weight32.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_fc3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc3.weight4.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc1.0.weight_128.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fc_top_ip_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_weight_fc3/sim/bias_weight_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_weight_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc3/sim/weight_ram_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_fc2/sim/bias_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc2/sim/weight_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_rd3/sim/bias_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_rd3/sim/weight_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/input_ram_rd3/sim/input_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_2
INFO: [VRFC 10-2458] undeclared symbol done_r, assumed default net type wire [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_2.v:172]
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/mult_array24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array24
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/multi_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_array
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/multi_array32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array32
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_top_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/sim/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fc_top_ip
"xvhdl --incr --relax -prj tb_fc_top_ip_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1060.293 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xelab -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'addra' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:52]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'fc_output_data_o' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:92]
WARNING: [VRFC 10-3091] actual bit length 3200 differs from formal bit length 3072 for port 'data' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_2.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 35 for port 'fc_output_data_o' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:220]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 35 for port 'sum_out' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_3.v:116]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:45]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:50]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:55]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:122]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:127]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:187]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:192]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.input_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_rd3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_8_arch of entity xil_defaultlib.mult_8 [mult_8_default]
Compiling module xil_defaultlib.multiplier_array_default
Compiling module xil_defaultlib.adder_tree_default
Compiling module xil_defaultlib.fc_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_fc2
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=17,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_16_arch of entity xil_defaultlib.mult_16 [mult_16_default]
Compiling module xil_defaultlib.multi_array24_default
Compiling module xil_defaultlib.adder_tree2_default
Compiling module xil_defaultlib.fc_2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_weight_fc3
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture multi_24_arch of entity xil_defaultlib.multi_24 [multi_24_default]
Compiling module xil_defaultlib.multi_array32_default
Compiling module xil_defaultlib.adder_tree3(DATA_WIDTH=32)
Compiling module xil_defaultlib.fc_3
Compiling module xil_defaultlib.fc_top_ip
Compiling module xil_defaultlib.tb_fc_top_ip
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fc_top_ip_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:39 . Memory (MB): peak = 1060.293 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '40' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 1060.293 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_input_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
=== FC Top IP Testbench Start ===
Time: 0
Time: 20000 - Reset released
Time: 70000 - Starting FC computation
relaunch_xsim_kernel: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1189.250 ; gain = 128.957
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:59 . Memory (MB): peak = 1189.250 ; gain = 128.957
run all
sample  0: output=(-24772829, 2777148), predict=1
sample  1: output=(-17443227, 11050916), predict=1
sample  2: output=(-7706885, -14321676), predict=0
sample  3: output=(-10666057, 2296721), predict=1
sample  4: output=(-20150662, 6252439), predict=1
sample  5: output=(-6859002, 2975179), predict=1
sample  6: output=(3591109, -3683200), predict=0
sample  7: output=(-9772021, -3498315), predict=1
sample  8: output=(-5365723, -1588280), predict=1
sample  9: output=(478857, -2946443), predict=0
sample 10: output=(-923532, -4601634), predict=0
sample 11: output=(-14779645, 5142553), predict=1
sample 12: output=(-1495329, -6282797), predict=0
sample 13: output=(-8466134, -6050325), predict=1
sample 14: output=(1847466, -5372798), predict=0
sample 15: output=(-24971701, 10049315), predict=1
sample 16: output=(-19393603, 6135135), predict=1
sample 17: output=(-9250782, -2406848), predict=1
sample 18: output=(-24842038, 5313008), predict=1
sample 19: output=(-13913921, -12437901), predict=1
sample 20: output=(-25141361, 8966155), predict=1
sample 21: output=(1737013, 3832031), predict=1
sample 22: output=(224710, -694196), predict=0
sample 23: output=(-17070226, 7175983), predict=1
sample 24: output=(269285, -8542521), predict=0
sample 25: output=(-5604040, 753001), predict=1
sample 26: output=(-11905422, 4275804), predict=1
sample 27: output=(-9102396, 5878992), predict=1
sample 28: output=(-5234293, -1534596), predict=1
sample 29: output=(-5655263, -4341308), predict=1
sample 30: output=(-7542205, -1314037), predict=1
sample 31: output=(-13075307, -6802668), predict=1
sample 32: output=(2852574, -17415702), predict=0
sample 33: output=(-5761799, -13228372), predict=0
sample 34: output=(-29344436, 7466278), predict=1
sample 35: output=(-505180, -9762110), predict=0
sample 36: output=(-15439199, 4600435), predict=1
sample 37: output=(-11200709, 5370927), predict=1
sample 38: output=(-14341356, 9504855), predict=1
sample 39: output=(-12793046, -4434740), predict=1
sample 40: output=(-3139202, -1940957), predict=1
sample 41: output=(-13475914, 929121), predict=1
Time: 249125000 - Captured 42 samples. Finishing...
$finish called at time : 249135 ns : File "Y:/Code/github/ASIC-PYNQ/LAB6/sim/test_bench.v" Line 122
run: Time (s): cpu = 00:00:23 ; elapsed = 00:01:27 . Memory (MB): peak = 1393.387 ; gain = 204.125
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fc_top_ip' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_ram_fc2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc2.0.bias.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc3.bias.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_weight_fc3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/input_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/sel_data_processed.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_fc2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc2.0.weight32.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_fc3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc3.weight4.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc1.0.weight_128.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fc_top_ip_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_weight_fc3/sim/bias_weight_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_weight_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc3/sim/weight_ram_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_fc2/sim/bias_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc2/sim/weight_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_rd3/sim/bias_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_rd3/sim/weight_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/input_ram_rd3/sim/input_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_2
INFO: [VRFC 10-2458] undeclared symbol done_r, assumed default net type wire [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_2.v:172]
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/mult_array24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array24
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/multi_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_array
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/multi_array32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array32
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_top_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/sim/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fc_top_ip
"xvhdl --incr --relax -prj tb_fc_top_ip_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1445.090 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xelab -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'addra' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:52]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'fc_output_data_o' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 35 for port 'fc_output_data_o' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:220]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 35 for port 'sum_out' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_3.v:116]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:45]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:50]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:55]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:122]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:127]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:187]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:192]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.input_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_rd3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_8_arch of entity xil_defaultlib.mult_8 [mult_8_default]
Compiling module xil_defaultlib.multiplier_array_default
Compiling module xil_defaultlib.adder_tree_default
Compiling module xil_defaultlib.fc_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_fc2
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=17,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_16_arch of entity xil_defaultlib.mult_16 [mult_16_default]
Compiling module xil_defaultlib.multi_array24_default
Compiling module xil_defaultlib.adder_tree2_default
Compiling module xil_defaultlib.fc_2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_weight_fc3
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture multi_24_arch of entity xil_defaultlib.multi_24 [multi_24_default]
Compiling module xil_defaultlib.multi_array32_default
Compiling module xil_defaultlib.adder_tree3(DATA_WIDTH=32)
Compiling module xil_defaultlib.fc_3
Compiling module xil_defaultlib.fc_top_ip
Compiling module xil_defaultlib.tb_fc_top_ip
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fc_top_ip_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:39 . Memory (MB): peak = 1445.090 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '39' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:40 . Memory (MB): peak = 1445.090 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_input_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
=== FC Top IP Testbench Start ===
Time: 0
Time: 20000 - Reset released
Time: 70000 - Starting FC computation
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1445.090 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:57 . Memory (MB): peak = 1445.090 ; gain = 0.000
run all
sample  0: output=(-11353742, -9057901), predict=1
sample  1: output=(-22935639, -8371963), predict=1
sample  2: output=(-27436084, 658420), predict=1
sample  3: output=(-13063320, -205878), predict=1
sample  4: output=(-19350528, 5252888), predict=1
sample  5: output=(-33227913, -5299266), predict=1
sample  6: output=(-20610626, 5708553), predict=1
sample  7: output=(-12616216, -5073514), predict=1
sample  8: output=(-16249597, -3005293), predict=1
sample  9: output=(-13446993, -4607257), predict=1
sample 10: output=(-17497728, -7075342), predict=1
sample 11: output=(-8917956, -4546908), predict=1
sample 12: output=(-18902168, -4275324), predict=1
sample 13: output=(-33278918, 8463169), predict=1
sample 14: output=(-28645805, 2389495), predict=1
sample 15: output=(-20809168, -5318264), predict=1
sample 16: output=(-16049113, -1614540), predict=1
sample 17: output=(-9172008, -12212477), predict=0
sample 18: output=(-35296962, 7968901), predict=1
sample 19: output=(-21766528, 2233461), predict=1
sample 20: output=(-17555856, 5074220), predict=1
sample 21: output=(-26469910, -4269138), predict=1
sample 22: output=(-30775972, -5412364), predict=1
sample 23: output=(-28580634, 2117447), predict=1
sample 24: output=(-12830312, -6080020), predict=1
sample 25: output=(-25200830, 6786827), predict=1
sample 26: output=(-25366632, 2558740), predict=1
sample 27: output=(-19290953, -14348726), predict=1
sample 28: output=(-20654456, -6456771), predict=1
sample 29: output=(-26179605, -3132773), predict=1
sample 30: output=(-30132897, 2680644), predict=1
sample 31: output=(-28284473, 5723965), predict=1
sample 32: output=(-18309846, -545225), predict=1
sample 33: output=(-26172118, 5800440), predict=1
sample 34: output=(-30735955, 10528207), predict=1
sample 35: output=(-11467497, -11202990), predict=1
sample 36: output=(-17119280, -12561545), predict=1
sample 37: output=(-18732939, -1476719), predict=1
sample 38: output=(-30216839, 618322), predict=1
sample 39: output=(-23413054, -1943221), predict=1
sample 40: output=(-21727278, -8947268), predict=1
sample 41: output=(-18458495, -6109979), predict=1
Time: 249125000 - Captured 42 samples. Finishing...
$finish called at time : 249135 ns : File "Y:/Code/github/ASIC-PYNQ/LAB6/sim/test_bench.v" Line 122
run: Time (s): cpu = 00:00:12 ; elapsed = 00:01:02 . Memory (MB): peak = 1445.090 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fc_top_ip' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_ram_fc2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc2.0.bias.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc3.bias.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_weight_fc3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/input_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/sel_data_processed.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_fc2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc2.0.weight32.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_fc3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc3.weight4.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc1.0.weight_128.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fc_top_ip_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_weight_fc3/sim/bias_weight_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_weight_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc3/sim/weight_ram_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_fc2/sim/bias_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc2/sim/weight_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_rd3/sim/bias_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_rd3/sim/weight_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/input_ram_rd3/sim/input_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_2
INFO: [VRFC 10-2458] undeclared symbol done_r, assumed default net type wire [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_2.v:172]
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/mult_array24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array24
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/multi_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_array
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/multi_array32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array32
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_top_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/sim/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fc_top_ip
"xvhdl --incr --relax -prj tb_fc_top_ip_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1445.090 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xelab -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'addra' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:52]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'fc_output_data_o' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 35 for port 'fc_output_data_o' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:220]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 35 for port 'sum_out' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_3.v:116]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:45]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:50]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:55]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:122]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:127]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:187]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:192]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.input_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_rd3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_8_arch of entity xil_defaultlib.mult_8 [mult_8_default]
Compiling module xil_defaultlib.multiplier_array_default
Compiling module xil_defaultlib.adder_tree_default
Compiling module xil_defaultlib.fc_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_fc2
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=17,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_16_arch of entity xil_defaultlib.mult_16 [mult_16_default]
Compiling module xil_defaultlib.multi_array24_default
Compiling module xil_defaultlib.adder_tree2_default
Compiling module xil_defaultlib.fc_2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_weight_fc3
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture multi_24_arch of entity xil_defaultlib.multi_24 [multi_24_default]
Compiling module xil_defaultlib.multi_array32_default
Compiling module xil_defaultlib.adder_tree3(DATA_WIDTH=32)
Compiling module xil_defaultlib.fc_3
Compiling module xil_defaultlib.fc_top_ip
Compiling module xil_defaultlib.tb_fc_top_ip
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fc_top_ip_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:39 . Memory (MB): peak = 1445.090 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '39' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 1445.090 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_input_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
=== FC Top IP Testbench Start ===
Time: 0
Time: 20000 - Reset released
Time: 70000 - Starting FC computation
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1445.090 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:01:01 . Memory (MB): peak = 1445.090 ; gain = 0.000
run all
sample  0: output=(-11353742, -9057901), predict=1
sample  1: output=(-22935639, -8371963), predict=1
WARNING: [Simulator 45-29] Cannot open source file /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v: file does not exist.
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1445.090 ; gain = 0.000
set_property -dict [list CONFIG.PortAType {Unsigned} CONFIG.PortBType {Signed}] [get_ips mult_16]
generate_target all [get_files  Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_16/mult_16.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mult_16'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mult_16'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mult_16'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mult_16'...
catch { config_ip_cache -export [get_ips -all mult_16] }
export_ip_user_files -of_objects [get_files Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_16/mult_16.xci] -no_script -sync -force -quiet
reset_run mult_16_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.runs/mult_16_synth_1

launch_runs -jobs 12 mult_16_synth_1
[Tue Oct 21 19:47:54 2025] Launched mult_16_synth_1...
Run output will be captured here: Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.runs/mult_16_synth_1/runme.log
export_simulation -of_objects [get_files Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_16/mult_16.xci] -directory Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.ip_user_files -ipstatic_source_dir Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/questa} {riviera=Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/riviera} {activehdl=Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fc_top_ip' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_ram_fc2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc2.0.bias.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc3.bias.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_weight_fc3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/input_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/sel_data_processed.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_fc2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc2.0.weight32.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_fc3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc3.weight4.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc1.0.weight_128.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fc_top_ip_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_weight_fc3/sim/bias_weight_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_weight_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc3/sim/weight_ram_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_fc2/sim/bias_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc2/sim/weight_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_rd3/sim/bias_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_rd3/sim/weight_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/input_ram_rd3/sim/input_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_2
INFO: [VRFC 10-2458] undeclared symbol done_r, assumed default net type wire [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_2.v:172]
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/mult_array24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array24
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/multi_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_array
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/multi_array32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array32
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_top_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/sim/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fc_top_ip
"xvhdl --incr --relax -prj tb_fc_top_ip_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_16/sim/mult_16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mult_16'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1520.723 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xelab -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'addra' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:52]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'fc_output_data_o' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 35 for port 'fc_output_data_o' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:220]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 35 for port 'sum_out' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_3.v:116]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:45]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:50]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:55]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:122]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:127]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:187]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:192]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.input_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_rd3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_8_arch of entity xil_defaultlib.mult_8 [mult_8_default]
Compiling module xil_defaultlib.multiplier_array_default
Compiling module xil_defaultlib.adder_tree_default
Compiling module xil_defaultlib.fc_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_fc2
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=17,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_16_arch of entity xil_defaultlib.mult_16 [mult_16_default]
Compiling module xil_defaultlib.multi_array24_default
Compiling module xil_defaultlib.adder_tree2_default
Compiling module xil_defaultlib.fc_2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_weight_fc3
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture multi_24_arch of entity xil_defaultlib.multi_24 [multi_24_default]
Compiling module xil_defaultlib.multi_array32_default
Compiling module xil_defaultlib.adder_tree3(DATA_WIDTH=32)
Compiling module xil_defaultlib.fc_3
Compiling module xil_defaultlib.fc_top_ip
Compiling module xil_defaultlib.tb_fc_top_ip
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fc_top_ip_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 1520.723 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '39' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 1520.723 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_input_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
=== FC Top IP Testbench Start ===
Time: 0
Time: 20000 - Reset released
Time: 70000 - Starting FC computation
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:55 . Memory (MB): peak = 1520.723 ; gain = 0.012
run all
sample  0: output=(15842906, -19137942), predict=0
sample  1: output=(6992881, -9531815), predict=0
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1520.723 ; gain = 0.000
run all
sample  2: output=(12174197, -21419713), predict=0
sample  3: output=(12192915, -17384115), predict=0
sample  4: output=(9678799, -10722498), predict=0
sample  5: output=(14600072, -16533050), predict=0
sample  6: output=(3710631, -14054617), predict=0
sample  7: output=(824805, -17743086), predict=0
sample  8: output=(11500114, -16589239), predict=0
sample  9: output=(15563257, -20701004), predict=0
sample 10: output=(-880854, -6052602), predict=0
sample 11: output=(10812587, -11131311), predict=0
sample 12: output=(-1580750, -7648294), predict=0
sample 13: output=(937999, -15621585), predict=0
sample 14: output=(6103430, -5934830), predict=0
sample 15: output=(-1359086, -16588299), predict=0
sample 16: output=(-1557728, -11756353), predict=0
sample 17: output=(50316, -4903066), predict=0
sample 18: output=(7118328, -7661865), predict=0
sample 19: output=(6449857, -20447967), predict=0
sample 20: output=(13428120, -17947702), predict=0
sample 21: output=(-14613341, -7165462), predict=1
sample 22: output=(-19363209, 3640749), predict=1
sample 23: output=(-1524128, -8867117), predict=0
sample 24: output=(-40811317, 14433790), predict=1
sample 25: output=(-14018288, -8403686), predict=1
sample 26: output=(-34788884, 19641439), predict=1
sample 27: output=(-28923417, 6838875), predict=1
sample 28: output=(-28286821, 13876464), predict=1
sample 29: output=(-27334336, 12361450), predict=1
sample 30: output=(-45452191, 16994463), predict=1
sample 31: output=(-32504025, 21428006), predict=1
sample 32: output=(-29772273, 16761707), predict=1
sample 33: output=(-32741495, 17670065), predict=1
sample 34: output=(-39790899, 19585366), predict=1
sample 35: output=(-29835709, 13421022), predict=1
sample 36: output=(-35712906, 21328466), predict=1
sample 37: output=(-25275931, 17435273), predict=1
sample 38: output=(-43455192, 22709190), predict=1
sample 39: output=(-40406271, 13298322), predict=1
sample 40: output=(-8501329, -14036759), predict=0
sample 41: output=(-5972255, -9382976), predict=0
Time: 249125000 - Captured 42 samples. Finishing...
$finish called at time : 249135 ns : File "Y:/Code/github/ASIC-PYNQ/LAB6/sim/test_bench.v" Line 122
run: Time (s): cpu = 00:00:18 ; elapsed = 00:01:23 . Memory (MB): peak = 1520.723 ; gain = 0.000
set_property -dict [list CONFIG.PortAType {Unsigned} CONFIG.PortAWidth {26} CONFIG.OutputWidthHigh {33}] [get_ips multi_24]
generate_target all [get_files  Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/multi_24/multi_24.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'multi_24'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'multi_24'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'multi_24'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'multi_24'...
catch { config_ip_cache -export [get_ips -all multi_24] }
export_ip_user_files -of_objects [get_files Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/multi_24/multi_24.xci] -no_script -sync -force -quiet
reset_run multi_24_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.runs/multi_24_synth_1

launch_runs -jobs 12 multi_24_synth_1
[Tue Oct 21 20:03:11 2025] Launched multi_24_synth_1...
Run output will be captured here: Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.runs/multi_24_synth_1/runme.log
export_simulation -of_objects [get_files Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/multi_24/multi_24.xci] -directory Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.ip_user_files -ipstatic_source_dir Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/questa} {riviera=Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/riviera} {activehdl=Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fc_top_ip' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_ram_fc2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc2.0.bias.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc3.bias.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_weight_fc3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/input_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/sel_data_processed.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_fc2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc2.0.weight32.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_fc3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc3.weight4.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc1.0.weight_128.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fc_top_ip_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_weight_fc3/sim/bias_weight_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_weight_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc3/sim/weight_ram_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_fc2/sim/bias_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc2/sim/weight_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_rd3/sim/bias_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_rd3/sim/weight_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/input_ram_rd3/sim/input_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_2
INFO: [VRFC 10-2458] undeclared symbol done_r, assumed default net type wire [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_2.v:172]
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/mult_array24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array24
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/multi_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_array
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/multi_array32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array32
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_top_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/sim/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fc_top_ip
"xvhdl --incr --relax -prj tb_fc_top_ip_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/multi_24/sim/multi_24.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multi_24'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1551.445 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xelab -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'addra' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:52]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'fc_output_data_o' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 35 for port 'fc_output_data_o' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:220]
WARNING: [VRFC 10-3091] actual bit length 1088 differs from formal bit length 1024 for port 'data' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_3.v:115]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:45]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:50]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:55]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:122]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:127]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:187]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:192]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.input_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_rd3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_8_arch of entity xil_defaultlib.mult_8 [mult_8_default]
Compiling module xil_defaultlib.multiplier_array_default
Compiling module xil_defaultlib.adder_tree_default
Compiling module xil_defaultlib.fc_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_fc2
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=17,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_16_arch of entity xil_defaultlib.mult_16 [mult_16_default]
Compiling module xil_defaultlib.multi_array24_default
Compiling module xil_defaultlib.adder_tree2_default
Compiling module xil_defaultlib.fc_2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_weight_fc3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=26,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture multi_24_arch of entity xil_defaultlib.multi_24 [multi_24_default]
Compiling module xil_defaultlib.multi_array32_default
Compiling module xil_defaultlib.adder_tree3(DATA_WIDTH=32)
Compiling module xil_defaultlib.fc_3
Compiling module xil_defaultlib.fc_top_ip
Compiling module xil_defaultlib.tb_fc_top_ip
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fc_top_ip_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:44 . Memory (MB): peak = 1551.445 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '44' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:44 . Memory (MB): peak = 1551.445 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_input_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
=== FC Top IP Testbench Start ===
Time: 0
Time: 20000 - Reset released
Time: 70000 - Starting FC computation
relaunch_xsim_kernel: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1551.445 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:01:00 . Memory (MB): peak = 1551.445 ; gain = 0.000
run all
sample  0: output=(-429375910, -445350295), predict=0
sample  1: output=(663145091, 1504496382), predict=1
sample  2: output=(-876193128, 311969048), predict=1
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1551.445 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fc_top_ip' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_ram_fc2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc2.0.bias.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc3.bias.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_weight_fc3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/input_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/sel_data_processed.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_fc2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc2.0.weight32.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_fc3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc3.weight4.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc1.0.weight_128.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fc_top_ip_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_weight_fc3/sim/bias_weight_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_weight_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc3/sim/weight_ram_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_fc2/sim/bias_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc2/sim/weight_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_rd3/sim/bias_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_rd3/sim/weight_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/input_ram_rd3/sim/input_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_2
INFO: [VRFC 10-2458] undeclared symbol done_r, assumed default net type wire [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_2.v:172]
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/mult_array24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array24
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/multi_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_array
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/multi_array32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array32
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_top_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/sim/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fc_top_ip
"xvhdl --incr --relax -prj tb_fc_top_ip_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1613.094 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xelab -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'addra' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:52]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'fc_output_data_o' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 35 for port 'fc_output_data_o' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:220]
WARNING: [VRFC 10-3091] actual bit length 1088 differs from formal bit length 1024 for port 'data' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_3.v:115]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:45]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:50]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:55]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:122]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:127]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:187]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:192]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.input_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_rd3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_8_arch of entity xil_defaultlib.mult_8 [mult_8_default]
Compiling module xil_defaultlib.multiplier_array_default
Compiling module xil_defaultlib.adder_tree_default
Compiling module xil_defaultlib.fc_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_fc2
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=17,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_16_arch of entity xil_defaultlib.mult_16 [mult_16_default]
Compiling module xil_defaultlib.multi_array24_default
Compiling module xil_defaultlib.adder_tree2_default
Compiling module xil_defaultlib.fc_2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_weight_fc3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=26,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture multi_24_arch of entity xil_defaultlib.multi_24 [multi_24_default]
Compiling module xil_defaultlib.multi_array32_default
Compiling module xil_defaultlib.adder_tree3(DATA_WIDTH=32)
Compiling module xil_defaultlib.fc_3
Compiling module xil_defaultlib.fc_top_ip
Compiling module xil_defaultlib.tb_fc_top_ip
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fc_top_ip_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:43 . Memory (MB): peak = 1613.094 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '43' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:44 . Memory (MB): peak = 1613.094 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_input_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
=== FC Top IP Testbench Start ===
Time: 0
Time: 20000 - Reset released
Time: 70000 - Starting FC computation
relaunch_xsim_kernel: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1613.094 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:59 . Memory (MB): peak = 1613.094 ; gain = 0.000
run 5050 ns
sample  0: output=(-429375910, -445350295), predict=0
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fc_top_ip' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_ram_fc2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc2.0.bias.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc3.bias.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_weight_fc3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/input_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/sel_data_processed.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_fc2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc2.0.weight32.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_fc3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc3.weight4.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc1.0.weight_128.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fc_top_ip_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_weight_fc3/sim/bias_weight_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_weight_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc3/sim/weight_ram_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_fc2/sim/bias_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc2/sim/weight_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_rd3/sim/bias_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_rd3/sim/weight_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/input_ram_rd3/sim/input_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_2
INFO: [VRFC 10-2458] undeclared symbol done_r, assumed default net type wire [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_2.v:172]
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/mult_array24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array24
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/multi_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_array
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/multi_array32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array32
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_top_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/sim/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fc_top_ip
"xvhdl --incr --relax -prj tb_fc_top_ip_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1613.094 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xelab -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'addra' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:52]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'fc_output_data_o' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 35 for port 'fc_output_data_o' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:220]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:45]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:50]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:55]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:122]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:127]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:187]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:192]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.input_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_rd3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_8_arch of entity xil_defaultlib.mult_8 [mult_8_default]
Compiling module xil_defaultlib.multiplier_array_default
Compiling module xil_defaultlib.adder_tree_default
Compiling module xil_defaultlib.fc_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_fc2
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=17,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_16_arch of entity xil_defaultlib.mult_16 [mult_16_default]
Compiling module xil_defaultlib.multi_array24_default
Compiling module xil_defaultlib.adder_tree2_default
Compiling module xil_defaultlib.fc_2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_weight_fc3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=26,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture multi_24_arch of entity xil_defaultlib.multi_24 [multi_24_default]
Compiling module xil_defaultlib.multi_array32_default
Compiling module xil_defaultlib.adder_tree3_default
Compiling module xil_defaultlib.fc_3
Compiling module xil_defaultlib.fc_top_ip
Compiling module xil_defaultlib.tb_fc_top_ip
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fc_top_ip_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:43 . Memory (MB): peak = 1613.094 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '44' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:44 . Memory (MB): peak = 1613.094 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_input_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
=== FC Top IP Testbench Start ===
Time: 0
Time: 20000 - Reset released
Time: 70000 - Starting FC computation
relaunch_xsim_kernel: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1613.094 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:59 . Memory (MB): peak = 1613.094 ; gain = 0.000
run all
sample  0: output=(1444462170, -1667237270), predict=0
sample  1: output=(1469232113, -1759080871), predict=0
sample  2: output=(1650508661, -1890703041), predict=0
sample  3: output=(1409944723, -1677410995), predict=0
sample  4: output=(1571991503, -1733663938), predict=0
sample  5: output=(1547618184, -1724794426), predict=0
sample  6: output=(1308728999, -1544385753), predict=0
sample  7: output=(1392416229, -1552596206), predict=0
sample  8: output=(1345813074, -1648566711), predict=0
sample  9: output=(1409120761, -1631051596), predict=0
sample 10: output=(1576111914, -1809537786), predict=0
sample 11: output=(1346501803, -1508694447), predict=0
sample 12: output=(1583276338, -1790424102), predict=0
sample 13: output=(1683771407, -1887788497), predict=0
sample 14: output=(1877090694, -2042466030), predict=0
sample 15: output=(1525498642, -1769479691), predict=0
sample 16: output=(1626618656, -1895719745), predict=0
sample 17: output=(1694024844, -1970131098), predict=0
sample 18: output=(1550032376, -1768286505), predict=0
sample 19: output=(1570204353, -1845363423), predict=0
sample 20: output=(1771824536, -1998642230), predict=0
sample 21: output=(451347619, -1115706902), predict=0
sample 22: output=(-1868592521, -1147499091), predict=1
sample 23: output=(410238560, -1099451693), predict=0
sample 24: output=(1625703627, -646758914), predict=0
sample 25: output=(80025872, -536427238), predict=0
sample 26: output=(-647943700, 2013639775), predict=1
sample 27: output=(-1436636697, 460347995), predict=1
sample 28: output=(892690587, 664845552), predict=0
sample 29: output=(1178724672, 486383338), predict=0
sample 30: output=(152859745, 1412911263), predict=1
sample 31: output=(-200079577, 1112274726), predict=1
sample 32: output=(1875228175, -691682453), predict=0
sample 33: output=(-2123798647, -523591759), predict=1
sample 34: output=(-1976314163, 1343936854), predict=1
sample 35: output=(1876606531, 1355467230), predict=0
sample 36: output=(1820135542, -2058063278), predict=0
sample 37: output=(1498501605, 706939529), predict=0
sample 38: output=(604564776, 1553433542), predict=1
sample 39: output=(1284666113, -597955950), predict=0
sample 40: output=(210651055, -613166871), predict=0
sample 41: output=(685760225, -1419390016), predict=0
Time: 249125000 - Captured 42 samples. Finishing...
$finish called at time : 249135 ns : File "Y:/Code/github/ASIC-PYNQ/LAB6/sim/test_bench.v" Line 122
run: Time (s): cpu = 00:00:24 ; elapsed = 00:01:44 . Memory (MB): peak = 1613.094 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fc_top_ip' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_ram_fc2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc2.0.bias.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc3.bias.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_weight_fc3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/input_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/sel_data_processed.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_fc2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc2.0.weight32.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_fc3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc3.weight4.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc1.0.weight_128.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fc_top_ip_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_weight_fc3/sim/bias_weight_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_weight_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc3/sim/weight_ram_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_fc2/sim/bias_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc2/sim/weight_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_rd3/sim/bias_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_rd3/sim/weight_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/input_ram_rd3/sim/input_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_2
INFO: [VRFC 10-2458] undeclared symbol done_r, assumed default net type wire [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_2.v:172]
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/mult_array24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array24
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/multi_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_array
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/multi_array32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array32
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_top_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/sim/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fc_top_ip
"xvhdl --incr --relax -prj tb_fc_top_ip_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1613.094 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xelab -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'addra' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:52]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'fc_output_data_o' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 35 for port 'fc_output_data_o' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:220]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:45]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:50]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:55]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:122]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:127]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:187]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:192]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.input_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_rd3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_8_arch of entity xil_defaultlib.mult_8 [mult_8_default]
Compiling module xil_defaultlib.multiplier_array_default
Compiling module xil_defaultlib.adder_tree_default
Compiling module xil_defaultlib.fc_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_fc2
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=17,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_16_arch of entity xil_defaultlib.mult_16 [mult_16_default]
Compiling module xil_defaultlib.multi_array24_default
Compiling module xil_defaultlib.adder_tree2_default
Compiling module xil_defaultlib.fc_2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_weight_fc3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=26,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture multi_24_arch of entity xil_defaultlib.multi_24 [multi_24_default]
Compiling module xil_defaultlib.multi_array32_default
Compiling module xil_defaultlib.adder_tree3_default
Compiling module xil_defaultlib.fc_3
Compiling module xil_defaultlib.fc_top_ip
Compiling module xil_defaultlib.tb_fc_top_ip
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fc_top_ip_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:44 . Memory (MB): peak = 1613.094 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '44' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:44 . Memory (MB): peak = 1613.094 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_input_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
=== FC Top IP Testbench Start ===
Time: 0
Time: 20000 - Reset released
Time: 70000 - Starting FC computation
relaunch_xsim_kernel: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1613.094 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:01:00 . Memory (MB): peak = 1613.094 ; gain = 0.000
run all
sample  0: output=(1444462170, -1667237270), predict=0
sample  1: output=(1469232113, -1759080871), predict=0
sample  2: output=(1650508661, -1890703041), predict=0
sample  3: output=(1409944723, -1677410995), predict=0
sample  4: output=(1571991503, -1733663938), predict=0
sample  5: output=(1547618184, -1724794426), predict=0
sample  6: output=(1308728999, -1544385753), predict=0
sample  7: output=(1392416229, -1552596206), predict=0
sample  8: output=(1345813074, -1648566711), predict=0
sample  9: output=(1409120761, -1631051596), predict=0
sample 10: output=(1576111914, -1809537786), predict=0
sample 11: output=(1346501803, -1508694447), predict=0
sample 12: output=(1583276338, -1790424102), predict=0
sample 13: output=(1683771407, -1887788497), predict=0
sample 14: output=(1877090694, -2042466030), predict=0
sample 15: output=(1525498642, -1769479691), predict=0
sample 16: output=(1626618656, -1895719745), predict=0
sample 17: output=(1694024844, -1970131098), predict=0
sample 18: output=(1550032376, -1768286505), predict=0
sample 19: output=(1570204353, -1845363423), predict=0
sample 20: output=(1771824536, -1998642230), predict=0
sample 21: output=(451347619, -1115706902), predict=0
sample 22: output=(-1868592521, -1147499091), predict=1
sample 23: output=(410238560, -1099451693), predict=0
sample 24: output=(1625703627, -646758914), predict=0
sample 25: output=(80025872, -536427238), predict=0
sample 26: output=(-647943700, 2013639775), predict=1
sample 27: output=(-1436636697, 460347995), predict=1
sample 28: output=(892690587, 664845552), predict=0
sample 29: output=(1178724672, 486383338), predict=0
sample 30: output=(152859745, 1412911263), predict=1
sample 31: output=(-200079577, 1112274726), predict=1
sample 32: output=(1875228175, -691682453), predict=0
sample 33: output=(-2123798647, -523591759), predict=1
sample 34: output=(-1976314163, 1343936854), predict=1
sample 35: output=(1876606531, 1355467230), predict=0
sample 36: output=(1820135542, -2058063278), predict=0
run: Time (s): cpu = 00:00:22 ; elapsed = 00:01:34 . Memory (MB): peak = 1613.094 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fc_top_ip' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_ram_fc2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc2.0.bias.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc3.bias.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_weight_fc3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/input_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/sel_data_processed.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_fc2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc2.0.weight32.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_fc3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc3.weight4.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc1.0.weight_128.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fc_top_ip_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_weight_fc3/sim/bias_weight_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_weight_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc3/sim/weight_ram_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_fc2/sim/bias_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc2/sim/weight_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_rd3/sim/bias_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_rd3/sim/weight_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/input_ram_rd3/sim/input_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_2
INFO: [VRFC 10-2458] undeclared symbol done_r, assumed default net type wire [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_2.v:172]
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/mult_array24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array24
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/multi_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_array
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/multi_array32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array32
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_top_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/sim/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fc_top_ip
"xvhdl --incr --relax -prj tb_fc_top_ip_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1613.094 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xelab -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'addra' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:52]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'fc_output_data_o' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 35 for port 'fc_output_data_o' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:220]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:45]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:50]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:55]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:122]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:127]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:187]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:192]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.input_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_rd3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_8_arch of entity xil_defaultlib.mult_8 [mult_8_default]
Compiling module xil_defaultlib.multiplier_array_default
Compiling module xil_defaultlib.adder_tree_default
Compiling module xil_defaultlib.fc_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_fc2
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=17,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_16_arch of entity xil_defaultlib.mult_16 [mult_16_default]
Compiling module xil_defaultlib.multi_array24_default
Compiling module xil_defaultlib.adder_tree2_default
Compiling module xil_defaultlib.fc_2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_weight_fc3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=26,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture multi_24_arch of entity xil_defaultlib.multi_24 [multi_24_default]
Compiling module xil_defaultlib.multi_array32_default
Compiling module xil_defaultlib.adder_tree3_default
Compiling module xil_defaultlib.fc_3
Compiling module xil_defaultlib.fc_top_ip
Compiling module xil_defaultlib.tb_fc_top_ip
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fc_top_ip_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:43 . Memory (MB): peak = 1613.094 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '43' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:44 . Memory (MB): peak = 1613.094 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_input_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
=== FC Top IP Testbench Start ===
Time: 0
Time: 20000 - Reset released
Time: 70000 - Starting FC computation
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:58 . Memory (MB): peak = 1613.094 ; gain = 0.000
run all
sample  0: output=(1444462170, -1667237270), predict=0
sample  1: output=(1469232113, -1759080871), predict=0
sample  2: output=(1650508661, -1890703041), predict=0
sample  3: output=(1409944723, -1677410995), predict=0
sample  4: output=(1571991503, -1733663938), predict=0
sample  5: output=(1547618184, -1724794426), predict=0
sample  6: output=(1308728999, -1544385753), predict=0
sample  7: output=(1392416229, -1552596206), predict=0
sample  8: output=(1345813074, -1648566711), predict=0
sample  9: output=(1409120761, -1631051596), predict=0
sample 10: output=(1576111914, -1809537786), predict=0
sample 11: output=(1346501803, -1508694447), predict=0
sample 12: output=(1583276338, -1790424102), predict=0
sample 13: output=(1683771407, -1887788497), predict=0
sample 14: output=(1877090694, -2042466030), predict=0
sample 15: output=(1525498642, -1769479691), predict=0
sample 16: output=(1626618656, -1895719745), predict=0
sample 17: output=(1694024844, -1970131098), predict=0
sample 18: output=(1550032376, -1768286505), predict=0
sample 19: output=(1570204353, -1845363423), predict=0
sample 20: output=(1771824536, -1998642230), predict=0
sample 21: output=(451347619, -1115706902), predict=0
sample 22: output=(-1868592521, -1147499091), predict=1
sample 23: output=(410238560, -1099451693), predict=0
sample 24: output=(1625703627, -646758914), predict=0
sample 25: output=(80025872, -536427238), predict=0
sample 26: output=(-647943700, 2013639775), predict=1
sample 27: output=(-1436636697, 460347995), predict=1
sample 28: output=(892690587, 664845552), predict=0
sample 29: output=(1178724672, 486383338), predict=0
sample 30: output=(152859745, 1412911263), predict=1
sample 31: output=(-200079577, 1112274726), predict=1
sample 32: output=(1875228175, -691682453), predict=0
sample 33: output=(-2123798647, -523591759), predict=1
sample 34: output=(-1976314163, 1343936854), predict=1
sample 35: output=(1876606531, 1355467230), predict=0
sample 36: output=(1820135542, -2058063278), predict=0
sample 37: output=(1498501605, 706939529), predict=0
sample 38: output=(604564776, 1553433542), predict=1
sample 39: output=(1284666113, -597955950), predict=0
sample 40: output=(210651055, -613166871), predict=0
sample 41: output=(685760225, -1419390016), predict=0
Time: 249125000 - Captured 42 samples. Finishing...
$finish called at time : 249135 ns : File "Y:/Code/github/ASIC-PYNQ/LAB6/sim/test_bench.v" Line 122
run: Time (s): cpu = 00:00:19 ; elapsed = 00:01:43 . Memory (MB): peak = 1613.094 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fc_top_ip' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_ram_fc2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc2.0.bias.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc3.bias.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_weight_fc3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/input_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/sel_data_processed.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_fc2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc2.0.weight32.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_fc3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc3.weight4.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc1.0.weight_128.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fc_top_ip_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_weight_fc3/sim/bias_weight_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_weight_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc3/sim/weight_ram_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_fc2/sim/bias_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc2/sim/weight_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_rd3/sim/bias_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_rd3/sim/weight_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/input_ram_rd3/sim/input_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_2
INFO: [VRFC 10-2458] undeclared symbol done_r, assumed default net type wire [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_2.v:172]
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/mult_array24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array24
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/multi_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_array
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/multi_array32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array32
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_top_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/sim/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fc_top_ip
"xvhdl --incr --relax -prj tb_fc_top_ip_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xelab -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'addra' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:52]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'fc_output_data_o' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:92]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:45]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:50]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:55]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:122]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:127]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:187]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:192]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.input_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_rd3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_8_arch of entity xil_defaultlib.mult_8 [mult_8_default]
Compiling module xil_defaultlib.multiplier_array_default
Compiling module xil_defaultlib.adder_tree_default
Compiling module xil_defaultlib.fc_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_fc2
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=17,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_16_arch of entity xil_defaultlib.mult_16 [mult_16_default]
Compiling module xil_defaultlib.multi_array24_default
Compiling module xil_defaultlib.adder_tree2_default
Compiling module xil_defaultlib.fc_2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_weight_fc3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=26,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture multi_24_arch of entity xil_defaultlib.multi_24 [multi_24_default]
Compiling module xil_defaultlib.multi_array32_default
Compiling module xil_defaultlib.adder_tree3_default
Compiling module xil_defaultlib.fc_3
Compiling module xil_defaultlib.fc_top_ip
Compiling module xil_defaultlib.tb_fc_top_ip
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fc_top_ip_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 1613.094 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '32' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 1613.094 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_input_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
=== FC Top IP Testbench Start ===
Time: 0
Time: 20000 - Reset released
Time: 70000 - Starting FC computation
relaunch_xsim_kernel: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1613.094 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:43 . Memory (MB): peak = 1613.094 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fc_top_ip' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_ram_fc2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc2.0.bias.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc3.bias.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_weight_fc3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/input_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/sel_data_processed.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_fc2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc2.0.weight32.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_fc3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc3.weight4.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc1.0.weight_128.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fc_top_ip_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_weight_fc3/sim/bias_weight_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_weight_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc3/sim/weight_ram_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_fc2/sim/bias_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc2/sim/weight_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_rd3/sim/bias_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_rd3/sim/weight_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/input_ram_rd3/sim/input_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_2
INFO: [VRFC 10-2458] undeclared symbol done_r, assumed default net type wire [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_2.v:172]
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/mult_array24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array24
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/multi_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_array
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/multi_array32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array32
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_top_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/sim/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fc_top_ip
"xvhdl --incr --relax -prj tb_fc_top_ip_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xelab -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 35 differs from formal bit length 32 for port 'final_out_wdata' [Y:/Code/github/ASIC-PYNQ/LAB6/sim/test_bench.v:23]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'addra' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:52]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'fc_output_data_o' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:92]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:45]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:50]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:55]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:122]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:127]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:187]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:192]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.input_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_rd3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_8_arch of entity xil_defaultlib.mult_8 [mult_8_default]
Compiling module xil_defaultlib.multiplier_array_default
Compiling module xil_defaultlib.adder_tree_default
Compiling module xil_defaultlib.fc_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_fc2
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=17,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_16_arch of entity xil_defaultlib.mult_16 [mult_16_default]
Compiling module xil_defaultlib.multi_array24_default
Compiling module xil_defaultlib.adder_tree2_default
Compiling module xil_defaultlib.fc_2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_weight_fc3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=26,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture multi_24_arch of entity xil_defaultlib.multi_24 [multi_24_default]
Compiling module xil_defaultlib.multi_array32_default
Compiling module xil_defaultlib.adder_tree3_default
Compiling module xil_defaultlib.fc_3
Compiling module xil_defaultlib.fc_top_ip
Compiling module xil_defaultlib.tb_fc_top_ip
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fc_top_ip_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 1613.094 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '30' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 1613.094 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_input_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
=== FC Top IP Testbench Start ===
Time: 0
Time: 20000 - Reset released
Time: 70000 - Starting FC computation
relaunch_xsim_kernel: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1613.094 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:42 . Memory (MB): peak = 1613.094 ; gain = 0.000
run all
sample  0: output=(1444462170, -1667237270), predict=0
sample  1: output=(1469232113, -1759080871), predict=0
sample  2: output=(1650508661, -1890703041), predict=0
sample  3: output=(1409944723, -1677410995), predict=0
sample  4: output=(1571991503, -1733663938), predict=0
sample  5: output=(1547618184, -1724794426), predict=0
sample  6: output=(1308728999, -1544385753), predict=0
sample  7: output=(1392416229, -1552596206), predict=0
sample  8: output=(1345813074, -1648566711), predict=0
sample  9: output=(1409120761, -1631051596), predict=0
sample 10: output=(1576111914, -1809537786), predict=0
sample 11: output=(1346501803, -1508694447), predict=0
sample 12: output=(1583276338, -1790424102), predict=0
sample 13: output=(1683771407, -1887788497), predict=0
sample 14: output=(1877090694, -2042466030), predict=0
sample 15: output=(1525498642, -1769479691), predict=0
sample 16: output=(1626618656, -1895719745), predict=0
sample 17: output=(1694024844, -1970131098), predict=0
sample 18: output=(1550032376, -1768286505), predict=0
sample 19: output=(1570204353, -1845363423), predict=0
sample 20: output=(1771824536, -1998642230), predict=0
sample 21: output=(451347619, -1115706902), predict=0
sample 22: output=(-1868592521, -1147499091), predict=1
sample 23: output=(410238560, -1099451693), predict=0
sample 24: output=(1625703627, -646758914), predict=0
sample 25: output=(80025872, -536427238), predict=0
sample 26: output=(-647943700, 2013639775), predict=1
sample 27: output=(-1436636697, 460347995), predict=1
sample 28: output=(892690587, 664845552), predict=0
sample 29: output=(1178724672, 486383338), predict=0
sample 30: output=(152859745, 1412911263), predict=1
sample 31: output=(-200079577, 1112274726), predict=1
sample 32: output=(1875228175, -691682453), predict=0
sample 33: output=(-2123798647, -523591759), predict=1
sample 34: output=(-1976314163, 1343936854), predict=1
sample 35: output=(1876606531, 1355467230), predict=0
sample 36: output=(1820135542, -2058063278), predict=0
sample 37: output=(1498501605, 706939529), predict=0
sample 38: output=(604564776, 1553433542), predict=1
sample 39: output=(1284666113, -597955950), predict=0
sample 40: output=(210651055, -613166871), predict=0
sample 41: output=(685760225, -1419390016), predict=0
Time: 249125000 - Captured 42 samples. Finishing...
$finish called at time : 249135 ns : File "Y:/Code/github/ASIC-PYNQ/LAB6/sim/test_bench.v" Line 122
run: Time (s): cpu = 00:00:20 ; elapsed = 00:01:08 . Memory (MB): peak = 1753.488 ; gain = 140.395
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fc_top_ip' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_ram_fc2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc2.0.bias.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc3.bias.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_weight_fc3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/input_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/sel_data_processed.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_fc2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc2.0.weight32.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_fc3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc3.weight4.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc1.0.weight_128.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fc_top_ip_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_weight_fc3/sim/bias_weight_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_weight_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc3/sim/weight_ram_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_fc2/sim/bias_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc2/sim/weight_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_rd3/sim/bias_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_rd3/sim/weight_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/input_ram_rd3/sim/input_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_2
INFO: [VRFC 10-2458] undeclared symbol done_r, assumed default net type wire [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_2.v:172]
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/mult_array24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array24
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/multi_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_array
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/multi_array32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array32
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_top_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/sim/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fc_top_ip
"xvhdl --incr --relax -prj tb_fc_top_ip_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xelab -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 35 differs from formal bit length 32 for port 'final_out_wdata' [Y:/Code/github/ASIC-PYNQ/LAB6/sim/test_bench.v:23]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'addra' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:52]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'fc_output_data_o' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:92]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:45]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:50]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:55]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:122]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:127]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:187]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:192]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.input_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_rd3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_8_arch of entity xil_defaultlib.mult_8 [mult_8_default]
Compiling module xil_defaultlib.multiplier_array_default
Compiling module xil_defaultlib.adder_tree_default
Compiling module xil_defaultlib.fc_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_fc2
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=17,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_16_arch of entity xil_defaultlib.mult_16 [mult_16_default]
Compiling module xil_defaultlib.multi_array24_default
Compiling module xil_defaultlib.adder_tree2_default
Compiling module xil_defaultlib.fc_2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_weight_fc3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=26,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture multi_24_arch of entity xil_defaultlib.multi_24 [multi_24_default]
Compiling module xil_defaultlib.multi_array32_default
Compiling module xil_defaultlib.adder_tree3_default
Compiling module xil_defaultlib.fc_3
Compiling module xil_defaultlib.fc_top_ip
Compiling module xil_defaultlib.tb_fc_top_ip
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fc_top_ip_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 1754.309 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '28' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 1754.309 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_input_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
=== FC Top IP Testbench Start ===
Time: 0
Time: 20000 - Reset released
Time: 70000 - Starting FC computation
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:40 . Memory (MB): peak = 1754.309 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fc_top_ip' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_ram_fc2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc2.0.bias.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc3.bias.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_weight_fc3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/input_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/sel_data_processed.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_fc2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc2.0.weight32.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_fc3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc3.weight4.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc1.0.weight_128.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fc_top_ip_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_weight_fc3/sim/bias_weight_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_weight_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc3/sim/weight_ram_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_fc2/sim/bias_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc2/sim/weight_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_rd3/sim/bias_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_rd3/sim/weight_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/input_ram_rd3/sim/input_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_2
INFO: [VRFC 10-2458] undeclared symbol done_r, assumed default net type wire [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_2.v:172]
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/mult_array24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array24
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/multi_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_array
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/multi_array32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array32
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_top_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/sim/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fc_top_ip
"xvhdl --incr --relax -prj tb_fc_top_ip_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xelab -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 35 differs from formal bit length 32 for port 'final_out_wdata' [Y:/Code/github/ASIC-PYNQ/LAB6/sim/test_bench.v:23]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'addra' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:52]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'fc_output_data_o' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:92]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:45]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:50]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:55]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:122]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:127]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:187]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:192]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.input_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_rd3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_8_arch of entity xil_defaultlib.mult_8 [mult_8_default]
Compiling module xil_defaultlib.multiplier_array_default
Compiling module xil_defaultlib.adder_tree_default
Compiling module xil_defaultlib.fc_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_fc2
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=17,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_16_arch of entity xil_defaultlib.mult_16 [mult_16_default]
Compiling module xil_defaultlib.multi_array24_default
Compiling module xil_defaultlib.adder_tree2_default
Compiling module xil_defaultlib.fc_2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_weight_fc3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=26,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture multi_24_arch of entity xil_defaultlib.multi_24 [multi_24_default]
Compiling module xil_defaultlib.multi_array32_default
Compiling module xil_defaultlib.adder_tree3_default
Compiling module xil_defaultlib.fc_3
Compiling module xil_defaultlib.fc_top_ip
Compiling module xil_defaultlib.tb_fc_top_ip
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fc_top_ip_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 1754.309 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '29' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 1754.309 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_input_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
=== FC Top IP Testbench Start ===
Time: 0
Time: 20000 - Reset released
Time: 70000 - Starting FC computation
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:39 . Memory (MB): peak = 1754.309 ; gain = 0.000
run all
sample  0: output=(1444462170, -1667237270), predict=0
sample  1: output=(1469232113, -1759080871), predict=0
sample  2: output=(1650508661, -1890703041), predict=0
sample  3: output=(1409944723, -1677410995), predict=0
sample  4: output=(1571991503, -1733663938), predict=0
sample  5: output=(1547618184, -1724794426), predict=0
sample  6: output=(1308728999, -1544385753), predict=0
sample  7: output=(1392416229, -1552596206), predict=0
sample  8: output=(1345813074, -1648566711), predict=0
sample  9: output=(1409120761, -1631051596), predict=0
sample 10: output=(1576111914, -1809537786), predict=0
sample 11: output=(1346501803, -1508694447), predict=0
sample 12: output=(1583276338, -1790424102), predict=0
sample 13: output=(1683771407, -1887788497), predict=0
sample 14: output=(1877090694, -2042466030), predict=0
sample 15: output=(1525498642, -1769479691), predict=0
sample 16: output=(1626618656, -1895719745), predict=0
sample 17: output=(1694024844, -1970131098), predict=0
sample 18: output=(1550032376, -1768286505), predict=0
sample 19: output=(1570204353, -1845363423), predict=0
sample 20: output=(1771824536, -1998642230), predict=0
sample 21: output=(451347619, -1115706902), predict=0
sample 22: output=(-1868592521, -1147499091), predict=1
sample 23: output=(410238560, -1099451693), predict=0
sample 24: output=(1625703627, -646758914), predict=0
sample 25: output=(80025872, -536427238), predict=0
sample 26: output=(-647943700, 2013639775), predict=1
sample 27: output=(-1436636697, 460347995), predict=1
sample 28: output=(892690587, 664845552), predict=0
sample 29: output=(1178724672, 486383338), predict=0
sample 30: output=(152859745, 1412911263), predict=1
sample 31: output=(-200079577, 1112274726), predict=1
sample 32: output=(1875228175, -691682453), predict=0
sample 33: output=(-2123798647, -523591759), predict=1
sample 34: output=(-1976314163, 1343936854), predict=1
sample 35: output=(1876606531, 1355467230), predict=0
sample 36: output=(1820135542, -2058063278), predict=0
sample 37: output=(1498501605, 706939529), predict=0
sample 38: output=(604564776, 1553433542), predict=1
sample 39: output=(1284666113, -597955950), predict=0
sample 40: output=(210651055, -613166871), predict=0
sample 41: output=(685760225, -1419390016), predict=0
Time: 249125000 - Captured 42 samples. Finishing...
$finish called at time : 249135 ns : File "Y:/Code/github/ASIC-PYNQ/LAB6/sim/test_bench.v" Line 122
run: Time (s): cpu = 00:00:20 ; elapsed = 00:01:07 . Memory (MB): peak = 1754.309 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fc_top_ip' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_ram_fc2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc2.0.bias.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc3.bias.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_weight_fc3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/input_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/sel_data_processed.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_fc2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc2.0.weight32.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_fc3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc3.weight4.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc1.0.weight_128.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fc_top_ip_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_weight_fc3/sim/bias_weight_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_weight_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc3/sim/weight_ram_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_fc2/sim/bias_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc2/sim/weight_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_rd3/sim/bias_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_rd3/sim/weight_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/input_ram_rd3/sim/input_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_2
INFO: [VRFC 10-2458] undeclared symbol done_r, assumed default net type wire [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_2.v:172]
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/mult_array24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array24
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/multi_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_array
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/multi_array32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array32
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_top_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/sim/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fc_top_ip
"xvhdl --incr --relax -prj tb_fc_top_ip_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xelab -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 35 differs from formal bit length 32 for port 'final_out_wdata' [Y:/Code/github/ASIC-PYNQ/LAB6/sim/test_bench.v:23]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'addra' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:52]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'fc_output_data_o' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:92]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:45]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:50]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:55]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:122]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:127]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:187]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:192]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.input_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_rd3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_8_arch of entity xil_defaultlib.mult_8 [mult_8_default]
Compiling module xil_defaultlib.multiplier_array_default
Compiling module xil_defaultlib.adder_tree_default
Compiling module xil_defaultlib.fc_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_fc2
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=17,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_16_arch of entity xil_defaultlib.mult_16 [mult_16_default]
Compiling module xil_defaultlib.multi_array24_default
Compiling module xil_defaultlib.adder_tree2_default
Compiling module xil_defaultlib.fc_2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_weight_fc3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=26,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture multi_24_arch of entity xil_defaultlib.multi_24 [multi_24_default]
Compiling module xil_defaultlib.multi_array32_default
Compiling module xil_defaultlib.adder_tree3_default
Compiling module xil_defaultlib.fc_3
Compiling module xil_defaultlib.fc_top_ip
Compiling module xil_defaultlib.tb_fc_top_ip
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fc_top_ip_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:28 . Memory (MB): peak = 1754.309 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '28' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 1754.309 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_input_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
=== FC Top IP Testbench Start ===
Time: 0
Time: 20000 - Reset released
Time: 70000 - Starting FC computation
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:40 . Memory (MB): peak = 1754.309 ; gain = 0.000
run all
sample  0: output=(1444462170, -1667237270), predict=0
sample  1: output=(1469232113, -1759080871), predict=0
sample  2: output=(1650508661, -1890703041), predict=0
sample  3: output=(1409944723, -1677410995), predict=0
sample  4: output=(1571991503, -1733663938), predict=0
sample  5: output=(1547618184, -1724794426), predict=0
sample  6: output=(1308728999, -1544385753), predict=0
sample  7: output=(1392416229, -1552596206), predict=0
sample  8: output=(1345813074, -1648566711), predict=0
sample  9: output=(1409120761, -1631051596), predict=0
sample 10: output=(1576111914, -1809537786), predict=0
sample 11: output=(1346501803, -1508694447), predict=0
sample 12: output=(1583276338, -1790424102), predict=0
sample 13: output=(1683771407, -1887788497), predict=0
sample 14: output=(1877090694, -2042466030), predict=0
sample 15: output=(1525498642, -1769479691), predict=0
sample 16: output=(1626618656, -1895719745), predict=0
sample 17: output=(1694024844, -1970131098), predict=0
sample 18: output=(1550032376, -1768286505), predict=0
sample 19: output=(1570204353, -1845363423), predict=0
sample 20: output=(1771824536, -1998642230), predict=0
sample 21: output=(451347619, -1115706902), predict=0
sample 22: output=(-1868592521, -1147499091), predict=1
sample 23: output=(410238560, -1099451693), predict=0
sample 24: output=(1625703627, -646758914), predict=0
sample 25: output=(80025872, -536427238), predict=0
sample 26: output=(-647943700, 2013639775), predict=1
sample 27: output=(-1436636697, 460347995), predict=1
sample 28: output=(892690587, 664845552), predict=0
sample 29: output=(1178724672, 486383338), predict=0
sample 30: output=(152859745, 1412911263), predict=1
sample 31: output=(-200079577, 1112274726), predict=1
sample 32: output=(1875228175, -691682453), predict=0
sample 33: output=(-2123798647, -523591759), predict=1
sample 34: output=(-1976314163, 1343936854), predict=1
sample 35: output=(1876606531, 1355467230), predict=0
sample 36: output=(1820135542, -2058063278), predict=0
sample 37: output=(1498501605, 706939529), predict=0
sample 38: output=(604564776, 1553433542), predict=1
sample 39: output=(1284666113, -597955950), predict=0
sample 40: output=(210651055, -613166871), predict=0
sample 41: output=(685760225, -1419390016), predict=0
Time: 249125000 - Captured 42 samples. Finishing...
$finish called at time : 249135 ns : File "Y:/Code/github/ASIC-PYNQ/LAB6/sim/test_bench.v" Line 122
run: Time (s): cpu = 00:00:11 ; elapsed = 00:01:05 . Memory (MB): peak = 1754.309 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fc_top_ip' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_ram_fc2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc2.0.bias.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc3.bias.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_weight_fc3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/input_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/sel_data_processed.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_fc2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc2.0.weight32.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_fc3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc3.weight4.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc1.0.weight_128.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fc_top_ip_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_weight_fc3/sim/bias_weight_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_weight_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc3/sim/weight_ram_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_fc2/sim/bias_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc2/sim/weight_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_rd3/sim/bias_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_rd3/sim/weight_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/input_ram_rd3/sim/input_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_2
INFO: [VRFC 10-2458] undeclared symbol done_r, assumed default net type wire [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_2.v:172]
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/mult_array24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array24
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/multi_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_array
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/multi_array32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array32
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_top_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/sim/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fc_top_ip
"xvhdl --incr --relax -prj tb_fc_top_ip_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xelab -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 35 differs from formal bit length 32 for port 'final_out_wdata' [Y:/Code/github/ASIC-PYNQ/LAB6/sim/test_bench.v:23]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'addra' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:52]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'fc_output_data_o' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:92]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:45]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:50]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:55]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:122]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:127]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:187]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:192]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.input_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_rd3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_8_arch of entity xil_defaultlib.mult_8 [mult_8_default]
Compiling module xil_defaultlib.multiplier_array_default
Compiling module xil_defaultlib.adder_tree_default
Compiling module xil_defaultlib.fc_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_fc2
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=17,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_16_arch of entity xil_defaultlib.mult_16 [mult_16_default]
Compiling module xil_defaultlib.multi_array24_default
Compiling module xil_defaultlib.adder_tree2_default
Compiling module xil_defaultlib.fc_2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_weight_fc3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=26,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture multi_24_arch of entity xil_defaultlib.multi_24 [multi_24_default]
Compiling module xil_defaultlib.multi_array32_default
Compiling module xil_defaultlib.adder_tree3_default
Compiling module xil_defaultlib.fc_3
Compiling module xil_defaultlib.fc_top_ip
Compiling module xil_defaultlib.tb_fc_top_ip
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fc_top_ip_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 1754.309 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '28' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 1754.309 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_input_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
=== FC Top IP Testbench Start ===
Time: 0
Time: 20000 - Reset released
Time: 70000 - Starting FC computation
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:39 . Memory (MB): peak = 1754.309 ; gain = 0.000
run all
sample  0: output=(1444462170, -1667237270), predict=0
sample  1: output=(1469232113, -1759080871), predict=0
sample  2: output=(1650508661, -1890703041), predict=0
sample  3: output=(1409944723, -1677410995), predict=0
sample  4: output=(1571991503, -1733663938), predict=0
sample  5: output=(1547618184, -1724794426), predict=0
sample  6: output=(1308728999, -1544385753), predict=0
sample  7: output=(1392416229, -1552596206), predict=0
sample  8: output=(1345813074, -1648566711), predict=0
sample  9: output=(1409120761, -1631051596), predict=0
sample 10: output=(1576111914, -1809537786), predict=0
sample 11: output=(1346501803, -1508694447), predict=0
sample 12: output=(1583276338, -1790424102), predict=0
sample 13: output=(1683771407, -1887788497), predict=0
sample 14: output=(1877090694, -2042466030), predict=0
sample 15: output=(1525498642, -1769479691), predict=0
sample 16: output=(1626618656, -1895719745), predict=0
sample 17: output=(1694024844, -1970131098), predict=0
sample 18: output=(1550032376, -1768286505), predict=0
sample 19: output=(1570204353, -1845363423), predict=0
sample 20: output=(1771824536, -1998642230), predict=0
sample 21: output=(451347619, -1115706902), predict=0
sample 22: output=(-1868592521, -1147499091), predict=1
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:39 . Memory (MB): peak = 1842.266 ; gain = 87.957
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fc_top_ip' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_ram_fc2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc2.0.bias.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc3.bias.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_weight_fc3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/input_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/sel_data_processed.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_fc2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc2.0.weight32.coe'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fc_top_ip_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_weight_fc3/sim/bias_weight_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_weight_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc3/sim/weight_ram_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_fc2/sim/bias_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc2/sim/weight_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_rd3/sim/bias_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_rd3/sim/weight_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/input_ram_rd3/sim/input_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_2
INFO: [VRFC 10-2458] undeclared symbol done_r, assumed default net type wire [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_2.v:172]
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/mult_array24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array24
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/multi_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_array
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/multi_array32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array32
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_top_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/sim/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fc_top_ip
"xvhdl --incr --relax -prj tb_fc_top_ip_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xelab -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 35 differs from formal bit length 32 for port 'final_out_wdata' [Y:/Code/github/ASIC-PYNQ/LAB6/sim/test_bench.v:23]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'addra' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:52]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'fc_output_data_o' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:92]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:45]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:50]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:55]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:122]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:127]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:187]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:192]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.input_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_rd3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_8_arch of entity xil_defaultlib.mult_8 [mult_8_default]
Compiling module xil_defaultlib.multiplier_array_default
Compiling module xil_defaultlib.adder_tree_default
Compiling module xil_defaultlib.fc_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_fc2
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=17,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_16_arch of entity xil_defaultlib.mult_16 [mult_16_default]
Compiling module xil_defaultlib.multi_array24_default
Compiling module xil_defaultlib.adder_tree2_default
Compiling module xil_defaultlib.fc_2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_weight_fc3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=26,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture multi_24_arch of entity xil_defaultlib.multi_24 [multi_24_default]
Compiling module xil_defaultlib.multi_array32_default
Compiling module xil_defaultlib.adder_tree3_default
Compiling module xil_defaultlib.fc_3
Compiling module xil_defaultlib.fc_top_ip
Compiling module xil_defaultlib.tb_fc_top_ip
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fc_top_ip_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 1914.105 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '28' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 1914.105 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_input_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
=== FC Top IP Testbench Start ===
Time: 0
Time: 20000 - Reset released
Time: 70000 - Starting FC computation
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:39 . Memory (MB): peak = 1914.105 ; gain = 0.000
run all
sample  0: output=(1444462170, -1667237270), predict=0
sample  1: output=(1469232113, -1759080871), predict=0
sample  2: output=(1650508661, -1890703041), predict=0
sample  3: output=(1409944723, -1677410995), predict=0
sample  4: output=(1571991503, -1733663938), predict=0
sample  5: output=(1547618184, -1724794426), predict=0
sample  6: output=(1308728999, -1544385753), predict=0
sample  7: output=(1392416229, -1552596206), predict=0
sample  8: output=(1345813074, -1648566711), predict=0
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1914.105 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fc_top_ip' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fc_top_ip_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_weight_fc3/sim/bias_weight_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_weight_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc3/sim/weight_ram_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_fc2/sim/bias_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc2/sim/weight_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_rd3/sim/bias_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_rd3/sim/weight_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/input_ram_rd3/sim/input_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_2
INFO: [VRFC 10-2458] undeclared symbol done_r, assumed default net type wire [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_2.v:172]
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/mult_array24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array24
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/multi_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_array
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/multi_array32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array32
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_top_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/sim/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fc_top_ip
"xvhdl --incr --relax -prj tb_fc_top_ip_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xelab -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'addra' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:52]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'fc_output_data_o' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:92]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:45]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:50]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:55]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:122]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:127]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:187]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:192]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.input_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_rd3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_8_arch of entity xil_defaultlib.mult_8 [mult_8_default]
Compiling module xil_defaultlib.multiplier_array_default
Compiling module xil_defaultlib.adder_tree_default
Compiling module xil_defaultlib.fc_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_fc2
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=17,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_16_arch of entity xil_defaultlib.mult_16 [mult_16_default]
Compiling module xil_defaultlib.multi_array24_default
Compiling module xil_defaultlib.adder_tree2_default
Compiling module xil_defaultlib.fc_2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_weight_fc3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=26,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture multi_24_arch of entity xil_defaultlib.multi_24 [multi_24_default]
Compiling module xil_defaultlib.multi_array32_default
Compiling module xil_defaultlib.adder_tree3_default
Compiling module xil_defaultlib.fc_3
Compiling module xil_defaultlib.fc_top_ip
Compiling module xil_defaultlib.tb_fc_top_ip
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fc_top_ip_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 1914.105 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '28' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 1914.105 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_input_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
=== FC Top IP Testbench Start ===
Time: 0
Time: 20000 - Reset released
Time: 70000 - Starting FC computation
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:38 . Memory (MB): peak = 1914.105 ; gain = 0.000
run all
sample  0: output=(1444462170, -1667237270), predict=0
sample  1: output=(1469232113, -1759080871), predict=0
sample  2: output=(1650508661, -1890703041), predict=0
sample  3: output=(1409944723, -1677410995), predict=0
sample  4: output=(1571991503, -1733663938), predict=0
sample  5: output=(1547618184, -1724794426), predict=0
sample  6: output=(1308728999, -1544385753), predict=0
sample  7: output=(1392416229, -1552596206), predict=0
sample  8: output=(1345813074, -1648566711), predict=0
sample  9: output=(1409120761, -1631051596), predict=0
sample 10: output=(1576111914, -1809537786), predict=0
sample 11: output=(1346501803, -1508694447), predict=0
sample 12: output=(1583276338, -1790424102), predict=0
sample 13: output=(1683771407, -1887788497), predict=0
sample 14: output=(1877090694, -2042466030), predict=0
sample 15: output=(1525498642, -1769479691), predict=0
sample 16: output=(1626618656, -1895719745), predict=0
sample 17: output=(1694024844, -1970131098), predict=0
sample 18: output=(1550032376, -1768286505), predict=0
sample 19: output=(1570204353, -1845363423), predict=0
sample 20: output=(1771824536, -1998642230), predict=0
sample 21: output=(451347619, -1115706902), predict=0
sample 22: output=(-1868592521, -1147499091), predict=1
sample 23: output=(410238560, -1099451693), predict=0
sample 24: output=(1625703627, -646758914), predict=0
sample 25: output=(80025872, -536427238), predict=0
sample 26: output=(-647943700, 2013639775), predict=1
sample 27: output=(-1436636697, 460347995), predict=1
sample 28: output=(892690587, 664845552), predict=0
sample 29: output=(1178724672, 486383338), predict=0
sample 30: output=(152859745, 1412911263), predict=1
sample 31: output=(-200079577, 1112274726), predict=1
sample 32: output=(1875228175, -691682453), predict=0
sample 33: output=(-2123798647, -523591759), predict=1
sample 34: output=(-1976314163, 1343936854), predict=1
sample 35: output=(1876606531, 1355467230), predict=0
sample 36: output=(1820135542, -2058063278), predict=0
sample 37: output=(1498501605, 706939529), predict=0
sample 38: output=(604564776, 1553433542), predict=1
sample 39: output=(1284666113, -597955950), predict=0
sample 40: output=(210651055, -613166871), predict=0
sample 41: output=(685760225, -1419390016), predict=0
Time: 249125000 - Captured 42 samples. Finishing...
$finish called at time : 249135 ns : File "Y:/Code/github/ASIC-PYNQ/LAB6/sim/test_bench.v" Line 122
run: Time (s): cpu = 00:00:13 ; elapsed = 00:01:02 . Memory (MB): peak = 1914.105 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fc_top_ip' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fc_top_ip_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_weight_fc3/sim/bias_weight_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_weight_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc3/sim/weight_ram_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_fc2/sim/bias_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc2/sim/weight_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_rd3/sim/bias_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_rd3/sim/weight_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/input_ram_rd3/sim/input_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_2
INFO: [VRFC 10-2458] undeclared symbol done_r, assumed default net type wire [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_2.v:172]
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/mult_array24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array24
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/multi_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_array
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/multi_array32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array32
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_top_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/sim/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fc_top_ip
"xvhdl --incr --relax -prj tb_fc_top_ip_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xelab -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'addra' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:52]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'fc_output_data_o' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:92]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:45]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:50]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:55]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:122]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:127]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:187]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:192]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.input_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_rd3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_8_arch of entity xil_defaultlib.mult_8 [mult_8_default]
Compiling module xil_defaultlib.multiplier_array_default
Compiling module xil_defaultlib.adder_tree_default
Compiling module xil_defaultlib.fc_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_fc2
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=17,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_16_arch of entity xil_defaultlib.mult_16 [mult_16_default]
Compiling module xil_defaultlib.multi_array24_default
Compiling module xil_defaultlib.adder_tree2_default
Compiling module xil_defaultlib.fc_2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_weight_fc3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=26,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture multi_24_arch of entity xil_defaultlib.multi_24 [multi_24_default]
Compiling module xil_defaultlib.multi_array32_default
Compiling module xil_defaultlib.adder_tree3_default
Compiling module xil_defaultlib.fc_3
Compiling module xil_defaultlib.fc_top_ip
Compiling module xil_defaultlib.tb_fc_top_ip
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fc_top_ip_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 1914.105 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '29' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 1914.105 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_input_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
=== FC Top IP Testbench Start ===
Time: 0
Time: 20000 - Reset released
Time: 70000 - Starting FC computation
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:39 . Memory (MB): peak = 1914.105 ; gain = 0.000
run all
sample  0: output=(1444462170, -1667237270), predict=0
sample  1: output=(1469232113, -1759080871), predict=0
sample  2: output=(1650508661, -1890703041), predict=0
sample  3: output=(1409944723, -1677410995), predict=0
sample  4: output=(1571991503, -1733663938), predict=0
sample  5: output=(1547618184, -1724794426), predict=0
sample  6: output=(1308728999, -1544385753), predict=0
sample  7: output=(1392416229, -1552596206), predict=0
sample  8: output=(1345813074, -1648566711), predict=0
sample  9: output=(1409120761, -1631051596), predict=0
sample 10: output=(1576111914, -1809537786), predict=0
sample 11: output=(1346501803, -1508694447), predict=0
sample 12: output=(1583276338, -1790424102), predict=0
sample 13: output=(1683771407, -1887788497), predict=0
sample 14: output=(1877090694, -2042466030), predict=0
sample 15: output=(1525498642, -1769479691), predict=0
sample 16: output=(1626618656, -1895719745), predict=0
sample 17: output=(1694024844, -1970131098), predict=0
sample 18: output=(1550032376, -1768286505), predict=0
sample 19: output=(1570204353, -1845363423), predict=0
sample 20: output=(1771824536, -1998642230), predict=0
sample 21: output=(451347619, -1115706902), predict=0
sample 22: output=(-1868592521, -1147499091), predict=1
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:38 . Memory (MB): peak = 1914.105 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fc_top_ip' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fc_top_ip_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_weight_fc3/sim/bias_weight_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_weight_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc3/sim/weight_ram_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_fc2/sim/bias_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc2/sim/weight_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_rd3/sim/bias_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_rd3/sim/weight_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/input_ram_rd3/sim/input_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_2
INFO: [VRFC 10-2458] undeclared symbol done_r, assumed default net type wire [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_2.v:172]
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/mult_array24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array24
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/multi_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_array
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/multi_array32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array32
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_top_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/sim/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fc_top_ip
"xvhdl --incr --relax -prj tb_fc_top_ip_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xelab -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'addra' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:52]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'fc_output_data_o' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:92]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:45]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:50]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:55]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:122]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:127]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:187]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:192]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.input_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_rd3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_8_arch of entity xil_defaultlib.mult_8 [mult_8_default]
Compiling module xil_defaultlib.multiplier_array_default
Compiling module xil_defaultlib.adder_tree_default
Compiling module xil_defaultlib.fc_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_fc2
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=17,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_16_arch of entity xil_defaultlib.mult_16 [mult_16_default]
Compiling module xil_defaultlib.multi_array24_default
Compiling module xil_defaultlib.adder_tree2_default
Compiling module xil_defaultlib.fc_2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_weight_fc3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=26,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture multi_24_arch of entity xil_defaultlib.multi_24 [multi_24_default]
Compiling module xil_defaultlib.multi_array32_default
Compiling module xil_defaultlib.adder_tree3_default
Compiling module xil_defaultlib.fc_3
Compiling module xil_defaultlib.fc_top_ip
Compiling module xil_defaultlib.tb_fc_top_ip
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fc_top_ip_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 1914.105 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '28' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 1914.105 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_input_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
=== FC Top IP Testbench Start ===  time=0
Reset released @ 20000
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:38 . Memory (MB): peak = 1914.105 ; gain = 0.000
run all
sample 0: output=(1444462170, 0), predict=0
sample 1: output=(1469232113, -1667237270), predict=0
sample 2: output=(1650508661, -1759080871), predict=0
sample 3: output=(1409944723, -1890703041), predict=0
sample 4: output=(1571991503, -1677410995), predict=0
sample 5: output=(1547618184, -1733663938), predict=0
sample 6: output=(1308728999, -1724794426), predict=0
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1914.105 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fc_top_ip' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fc_top_ip_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_weight_fc3/sim/bias_weight_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_weight_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc3/sim/weight_ram_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_fc2/sim/bias_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc2/sim/weight_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_rd3/sim/bias_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_rd3/sim/weight_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/input_ram_rd3/sim/input_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_2
INFO: [VRFC 10-2458] undeclared symbol done_r, assumed default net type wire [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_2.v:172]
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/mult_array24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array24
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/multi_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_array
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/multi_array32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array32
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_top_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/sim/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fc_top_ip
ERROR: [VRFC 10-552] declarations not allowed in unnamed block [Y:/Code/github/ASIC-PYNQ/LAB6/sim/test_bench.v:86]
ERROR: [VRFC 10-2865] module 'tb_fc_top_ip' ignored due to previous errors [Y:/Code/github/ASIC-PYNQ/LAB6/sim/test_bench.v:3]
"xvhdl --incr --relax -prj tb_fc_top_ip_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fc_top_ip' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fc_top_ip_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_weight_fc3/sim/bias_weight_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_weight_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc3/sim/weight_ram_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_fc2/sim/bias_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc2/sim/weight_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_rd3/sim/bias_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_rd3/sim/weight_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/input_ram_rd3/sim/input_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_2
INFO: [VRFC 10-2458] undeclared symbol done_r, assumed default net type wire [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_2.v:172]
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/mult_array24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array24
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/multi_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_array
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/multi_array32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array32
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_top_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/sim/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fc_top_ip
"xvhdl --incr --relax -prj tb_fc_top_ip_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xelab -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'addra' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:52]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'fc_output_data_o' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:92]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:45]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:50]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:55]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:122]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:127]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:187]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:192]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.input_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_rd3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_8_arch of entity xil_defaultlib.mult_8 [mult_8_default]
Compiling module xil_defaultlib.multiplier_array_default
Compiling module xil_defaultlib.adder_tree_default
Compiling module xil_defaultlib.fc_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_fc2
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=17,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_16_arch of entity xil_defaultlib.mult_16 [mult_16_default]
Compiling module xil_defaultlib.multi_array24_default
Compiling module xil_defaultlib.adder_tree2_default
Compiling module xil_defaultlib.fc_2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_weight_fc3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=26,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture multi_24_arch of entity xil_defaultlib.multi_24 [multi_24_default]
Compiling module xil_defaultlib.multi_array32_default
Compiling module xil_defaultlib.adder_tree3_default
Compiling module xil_defaultlib.fc_3
Compiling module xil_defaultlib.fc_top_ip
Compiling module xil_defaultlib.tb_fc_top_ip
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fc_top_ip_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:26 . Memory (MB): peak = 1914.105 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '26' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 1914.105 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_input_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
=== FC Top IP Testbench Start ===  time=0
Reset released @ 20000
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:35 . Memory (MB): peak = 1914.105 ; gain = 0.000
run all
sample 0: output=(1444462170, 1469232113), predict=1
sample 1: output=(1650508661, 1409944723), predict=0
sample 2: output=(1571991503, 1547618184), predict=0
sample 3: output=(1308728999, 1392416229), predict=1
sample 4: output=(1345813074, 1409120761), predict=1
sample 5: output=(1576111914, 1346501803), predict=0
sample 6: output=(1583276338, 1683771407), predict=1
sample 7: output=(1877090694, 1525498642), predict=0
sample 8: output=(1626618656, 1694024844), predict=1
sample 9: output=(1550032376, 1570204353), predict=1
sample 10: output=(1771824536, 451347619), predict=0
sample 11: output=(-10458527113, 410238560), predict=1
sample 12: output=(-15554165557, 80025872), predict=1
sample 13: output=(-13532845588, -10026571289), predict=1
sample 14: output=(-7697244005, -16001144512), predict=0
sample 15: output=(-8437074847, 16979789607), predict=1
sample 16: output=(-6714706417, -15008700535), predict=0
sample 17: output=(-1976314163, -11008295357), predict=0
sample 18: output=(-11064766346, -11386400283), predict=0
sample 19: output=(-16575304408, -11600235775), predict=1
run: Time (s): cpu = 00:00:16 ; elapsed = 00:01:05 . Memory (MB): peak = 1914.105 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fc_top_ip' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fc_top_ip_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_weight_fc3/sim/bias_weight_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_weight_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc3/sim/weight_ram_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_fc2/sim/bias_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc2/sim/weight_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_rd3/sim/bias_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_rd3/sim/weight_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/input_ram_rd3/sim/input_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_2
INFO: [VRFC 10-2458] undeclared symbol done_r, assumed default net type wire [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_2.v:172]
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/mult_array24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array24
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/multi_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_array
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/multi_array32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array32
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_top_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/sim/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fc_top_ip
"xvhdl --incr --relax -prj tb_fc_top_ip_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xelab -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'addra' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:52]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'fc_output_data_o' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:92]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:45]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:50]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:55]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:122]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:127]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:187]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:192]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.input_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_rd3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_8_arch of entity xil_defaultlib.mult_8 [mult_8_default]
Compiling module xil_defaultlib.multiplier_array_default
Compiling module xil_defaultlib.adder_tree_default
Compiling module xil_defaultlib.fc_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_fc2
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=17,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_16_arch of entity xil_defaultlib.mult_16 [mult_16_default]
Compiling module xil_defaultlib.multi_array24_default
Compiling module xil_defaultlib.adder_tree2_default
Compiling module xil_defaultlib.fc_2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_weight_fc3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=26,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture multi_24_arch of entity xil_defaultlib.multi_24 [multi_24_default]
Compiling module xil_defaultlib.multi_array32_default
Compiling module xil_defaultlib.adder_tree3_default
Compiling module xil_defaultlib.fc_3
Compiling module xil_defaultlib.fc_top_ip
Compiling module xil_defaultlib.tb_fc_top_ip
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fc_top_ip_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 1914.105 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '28' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 1914.105 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_input_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
=== FC Top IP Testbench Start ===
Time: 0
Time: 20000 - Reset released
Time: 70000 - Starting FC computation
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:39 . Memory (MB): peak = 1914.105 ; gain = 0.000
run all
sample  0: output=(1444462170, -1667237270), predict=0
sample  1: output=(1469232113, -1759080871), predict=0
sample  2: output=(1650508661, -1890703041), predict=0
sample  3: output=(1409944723, -1677410995), predict=0
sample  4: output=(1571991503, -1733663938), predict=0
sample  5: output=(1547618184, -1724794426), predict=0
sample  6: output=(1308728999, -1544385753), predict=0
sample  7: output=(1392416229, -1552596206), predict=0
sample  8: output=(1345813074, -1648566711), predict=0
sample  9: output=(1409120761, -1631051596), predict=0
sample 10: output=(1576111914, -1809537786), predict=0
sample 11: output=(1346501803, -1508694447), predict=0
sample 12: output=(1583276338, -1790424102), predict=0
sample 13: output=(1683771407, -1887788497), predict=0
sample 14: output=(1877090694, -2042466030), predict=0
sample 15: output=(1525498642, -1769479691), predict=0
sample 16: output=(1626618656, -1895719745), predict=0
sample 17: output=(1694024844, -1970131098), predict=0
sample 18: output=(1550032376, -1768286505), predict=0
sample 19: output=(1570204353, -1845363423), predict=0
sample 20: output=(1771824536, -1998642230), predict=0
sample 21: output=(451347619, -1115706902), predict=0
sample 22: output=(-10458527113, 7442435501), predict=1
sample 23: output=(410238560, -1099451693), predict=0
sample 24: output=(-15554165557, 7943175678), predict=1
sample 25: output=(80025872, -536427238), predict=0
sample 26: output=(-13532845588, 10603574367), predict=1
sample 27: output=(-10026571289, 4755315291), predict=1
sample 28: output=(-7697244005, 4959812848), predict=1
sample 29: output=(-16001144512, 9076317930), predict=1
sample 30: output=(-8437074847, 5707878559), predict=1
sample 31: output=(16979789607, 9702209318), predict=0
sample 32: output=(-6714706417, 3603284843), predict=1
sample 33: output=(-15008700535, 8066342833), predict=1
sample 34: output=(-1976314163, 1343936854), predict=1
sample 35: output=(-11008295357, 5650434526), predict=1
sample 36: output=(-11064766346, 6531871314), predict=1
sample 37: output=(-11386400283, 9296874121), predict=1
sample 38: output=(-16575304408, 10143368134), predict=1
sample 39: output=(-11600235775, 7991978642), predict=1
sample 40: output=(210651055, -613166871), predict=0
sample 41: output=(685760225, -1419390016), predict=0
Time: 249125000 - Captured 42 samples. Finishing...
$finish called at time : 249135 ns : File "Y:/Code/github/ASIC-PYNQ/LAB6/sim/test_bench.v" Line 122
run: Time (s): cpu = 00:00:14 ; elapsed = 00:01:03 . Memory (MB): peak = 1914.105 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fc_top_ip' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fc_top_ip_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_weight_fc3/sim/bias_weight_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_weight_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc3/sim/weight_ram_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_fc2/sim/bias_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc2/sim/weight_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_rd3/sim/bias_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_rd3/sim/weight_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/input_ram_rd3/sim/input_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_2
INFO: [VRFC 10-2458] undeclared symbol done_r, assumed default net type wire [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_2.v:172]
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/mult_array24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array24
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/multi_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_array
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/multi_array32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array32
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_top_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/sim/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fc_top_ip
"xvhdl --incr --relax -prj tb_fc_top_ip_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xelab -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'addra' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:52]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'fc_output_data_o' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:92]
WARNING: [VRFC 10-3091] actual bit length 1088 differs from formal bit length 1120 for port 'data' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_3.v:115]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:45]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:50]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:55]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:122]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:127]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:187]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:192]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.input_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_rd3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_8_arch of entity xil_defaultlib.mult_8 [mult_8_default]
Compiling module xil_defaultlib.multiplier_array_default
Compiling module xil_defaultlib.adder_tree_default
Compiling module xil_defaultlib.fc_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_fc2
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=17,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_16_arch of entity xil_defaultlib.mult_16 [mult_16_default]
Compiling module xil_defaultlib.multi_array24_default
Compiling module xil_defaultlib.adder_tree2_default
Compiling module xil_defaultlib.fc_2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_weight_fc3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=26,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture multi_24_arch of entity xil_defaultlib.multi_24 [multi_24_default]
Compiling module xil_defaultlib.multi_array32_default
Compiling module xil_defaultlib.adder_tree3_default
Compiling module xil_defaultlib.fc_3
Compiling module xil_defaultlib.fc_top_ip
Compiling module xil_defaultlib.tb_fc_top_ip
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fc_top_ip_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 1914.105 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '28' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 1914.105 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_input_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
=== FC Top IP Testbench Start ===
Time: 0
Time: 20000 - Reset released
Time: 70000 - Starting FC computation
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 1914.105 ; gain = 0.000
run all
sample  0: output=(x, x), predict=X
sample  1: output=(x, x), predict=X
sample  2: output=(x, x), predict=X
sample  3: output=(x, x), predict=X
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1914.105 ; gain = 0.000
run all
sample  4: output=(x, x), predict=X
sample  5: output=(x, x), predict=X
sample  6: output=(x, x), predict=X
sample  7: output=(x, x), predict=X
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1914.105 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fc_top_ip' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fc_top_ip_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_weight_fc3/sim/bias_weight_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_weight_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc3/sim/weight_ram_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_fc2/sim/bias_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc2/sim/weight_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_rd3/sim/bias_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_rd3/sim/weight_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/input_ram_rd3/sim/input_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_2
INFO: [VRFC 10-2458] undeclared symbol done_r, assumed default net type wire [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_2.v:172]
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/mult_array24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array24
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/multi_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_array
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/multi_array32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array32
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_top_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/sim/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fc_top_ip
"xvhdl --incr --relax -prj tb_fc_top_ip_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xelab -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'addra' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:52]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'fc_output_data_o' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:92]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:45]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:50]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:55]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:122]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:127]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:187]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:192]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.input_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_rd3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_8_arch of entity xil_defaultlib.mult_8 [mult_8_default]
Compiling module xil_defaultlib.multiplier_array_default
Compiling module xil_defaultlib.adder_tree_default
Compiling module xil_defaultlib.fc_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_fc2
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=17,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_16_arch of entity xil_defaultlib.mult_16 [mult_16_default]
Compiling module xil_defaultlib.multi_array24_default
Compiling module xil_defaultlib.adder_tree2_default
Compiling module xil_defaultlib.fc_2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_weight_fc3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=26,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture multi_24_arch of entity xil_defaultlib.multi_24 [multi_24_default]
Compiling module xil_defaultlib.multi_array32_default
Compiling module xil_defaultlib.adder_tree3(DATA_WIDTH=34)
Compiling module xil_defaultlib.fc_3
Compiling module xil_defaultlib.fc_top_ip
Compiling module xil_defaultlib.tb_fc_top_ip
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fc_top_ip_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 1914.105 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '28' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 1914.105 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_input_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
=== FC Top IP Testbench Start ===
Time: 0
Time: 20000 - Reset released
Time: 70000 - Starting FC computation
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:38 . Memory (MB): peak = 1914.105 ; gain = 0.000
run all
sample  0: output=(1444462170, -1667237270), predict=0
sample  1: output=(1469232113, -1759080871), predict=0
sample  2: output=(1650508661, -1890703041), predict=0
sample  3: output=(1409944723, -1677410995), predict=0
sample  4: output=(1571991503, -1733663938), predict=0
sample  5: output=(1547618184, -1724794426), predict=0
sample  6: output=(1308728999, -1544385753), predict=0
sample  7: output=(1392416229, -1552596206), predict=0
sample  8: output=(1345813074, -1648566711), predict=0
sample  9: output=(1409120761, -1631051596), predict=0
sample 10: output=(1576111914, -1809537786), predict=0
sample 11: output=(1346501803, -1508694447), predict=0
sample 12: output=(1583276338, -1790424102), predict=0
sample 13: output=(1683771407, -1887788497), predict=0
sample 14: output=(1877090694, -2042466030), predict=0
sample 15: output=(1525498642, -1769479691), predict=0
sample 16: output=(1626618656, -1895719745), predict=0
sample 17: output=(1694024844, -1970131098), predict=0
sample 18: output=(1550032376, -1768286505), predict=0
sample 19: output=(1570204353, -1845363423), predict=0
sample 20: output=(1771824536, -1998642230), predict=0
sample 21: output=(451347619, -1115706902), predict=0
sample 22: output=(-10458527113, 7442435501), predict=1
sample 23: output=(410238560, -1099451693), predict=0
sample 24: output=(-15554165557, 7943175678), predict=1
sample 25: output=(80025872, -536427238), predict=0
sample 26: output=(-13532845588, 10603574367), predict=1
sample 27: output=(-10026571289, 4755315291), predict=1
sample 28: output=(-7697244005, 4959812848), predict=1
sample 29: output=(-16001144512, 9076317930), predict=1
sample 30: output=(-8437074847, 5707878559), predict=1
sample 31: output=(-17379948761, 9702209318), predict=1
sample 32: output=(-6714706417, 3603284843), predict=1
sample 33: output=(-15008700535, 8066342833), predict=1
sample 34: output=(-1976314163, 1343936854), predict=1
sample 35: output=(-11008295357, 5650434526), predict=1
sample 36: output=(-11064766346, 6531871314), predict=1
sample 37: output=(-11386400283, 9296874121), predict=1
sample 38: output=(-16575304408, 10143368134), predict=1
sample 39: output=(-11600235775, 7991978642), predict=1
sample 40: output=(210651055, -613166871), predict=0
sample 41: output=(685760225, -1419390016), predict=0
Time: 249125000 - Captured 42 samples. Finishing...
$finish called at time : 249135 ns : File "Y:/Code/github/ASIC-PYNQ/LAB6/sim/test_bench.v" Line 122
run: Time (s): cpu = 00:00:14 ; elapsed = 00:01:03 . Memory (MB): peak = 1914.105 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fc_top_ip' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fc_top_ip_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_weight_fc3/sim/bias_weight_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_weight_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc3/sim/weight_ram_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_fc2/sim/bias_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc2/sim/weight_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_rd3/sim/bias_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_rd3/sim/weight_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/input_ram_rd3/sim/input_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_2
INFO: [VRFC 10-2458] undeclared symbol done_r, assumed default net type wire [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_2.v:172]
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/mult_array24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array24
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/multi_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_array
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/multi_array32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array32
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_top_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/sim/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fc_top_ip
"xvhdl --incr --relax -prj tb_fc_top_ip_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xelab -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'addra' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:52]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'fc_output_data_o' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:92]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:45]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:50]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:55]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:122]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:127]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:187]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:192]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.input_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_rd3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_8_arch of entity xil_defaultlib.mult_8 [mult_8_default]
Compiling module xil_defaultlib.multiplier_array_default
Compiling module xil_defaultlib.adder_tree_default
Compiling module xil_defaultlib.fc_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_fc2
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=17,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_16_arch of entity xil_defaultlib.mult_16 [mult_16_default]
Compiling module xil_defaultlib.multi_array24_default
Compiling module xil_defaultlib.adder_tree2_default
Compiling module xil_defaultlib.fc_2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_weight_fc3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=26,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture multi_24_arch of entity xil_defaultlib.multi_24 [multi_24_default]
Compiling module xil_defaultlib.multi_array32_default
Compiling module xil_defaultlib.adder_tree3(DATA_WIDTH=34)
Compiling module xil_defaultlib.fc_3
Compiling module xil_defaultlib.fc_top_ip
Compiling module xil_defaultlib.tb_fc_top_ip
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fc_top_ip_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 1914.105 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '26' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 1914.105 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_input_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Successfully loaded 42 labels from file.
=== FC Top IP Testbench Start ===
Time: 0
Time: 20000 - Reset released
Time: 70000 - Starting FC computation
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 1914.105 ; gain = 0.000
run all
  0: =(1444462170.00, -1667237270.00), =0, =0 
  1: =(1469232113.00, -1759080871.00), =0, =0 
  2: =(1650508661.00, -1890703041.00), =0, =0 
  3: =(1409944723.00, -1677410995.00), =0, =0 
  4: =(1571991503.00, -1733663938.00), =0, =0 
  5: =(1547618184.00, -1724794426.00), =0, =0 
  6: =(1308728999.00, -1544385753.00), =0, =0 
  7: =(1392416229.00, -1552596206.00), =0, =0 
  8: =(1345813074.00, -1648566711.00), =0, =0 
  9: =(1409120761.00, -1631051596.00), =0, =0 
 10: =(1576111914.00, -1809537786.00), =0, =0 
 11: =(1346501803.00, -1508694447.00), =0, =0 
 12: =(1583276338.00, -1790424102.00), =0, =0 
 13: =(1683771407.00, -1887788497.00), =0, =0 
 14: =(1877090694.00, -2042466030.00), =0, =0 
 15: =(1525498642.00, -1769479691.00), =0, =0 
 16: =(1626618656.00, -1895719745.00), =0, =0 
 17: =(1694024844.00, -1970131098.00), =0, =0 
 18: =(1550032376.00, -1768286505.00), =0, =0 
 19: =(1570204353.00, -1845363423.00), =0, =0 
 20: =(1771824536.00, -1998642230.00), =0, =0 
 21: =(451347619.00, -1115706902.00), =0, =1 
 22: =(-10458527113.00, 7442435501.00), =1, =1 
 23: =(410238560.00, -1099451693.00), =0, =1 
 24: =(-15554165557.00, 7943175678.00), =1, =1 
 25: =(80025872.00, -536427238.00), =0, =1 
 26: =(-13532845588.00, 10603574367.00), =1, =1 
 27: =(-10026571289.00, 4755315291.00), =1, =1 
 28: =(-7697244005.00, 4959812848.00), =1, =1 
 29: =(-16001144512.00, 9076317930.00), =1, =1 
 30: =(-8437074847.00, 5707878559.00), =1, =1 
 31: =(-17379948761.00, 9702209318.00), =1, =1 
 32: =(-6714706417.00, 3603284843.00), =1, =1 
 33: =(-15008700535.00, 8066342833.00), =1, =1 
 34: =(-1976314163.00, 1343936854.00), =1, =1 
 35: =(-11008295357.00, 5650434526.00), =1, =1 
 36: =(-11064766346.00, 6531871314.00), =1, =1 
 37: =(-11386400283.00, 9296874121.00), =1, =1 
 38: =(-16575304408.00, 10143368134.00), =1, =1 
 39: =(-11600235775.00, 7991978642.00), =1, =1 
 40: =(210651055.00, -613166871.00), =0, =1 
 41: =(685760225.00, -1419390016.00), =0, =1 
Time: 249125000 - Captured 42 samples. Calculating accuracy...

: 37/42 = 90.48%
$finish called at time : 249135 ns : File "Y:/Code/github/ASIC-PYNQ/LAB6/sim/test_bench.v" Line 176
run: Time (s): cpu = 00:00:04 ; elapsed = 00:01:01 . Memory (MB): peak = 1914.105 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fc_top_ip' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fc_top_ip_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_weight_fc3/sim/bias_weight_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_weight_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc3/sim/weight_ram_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_fc2/sim/bias_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc2/sim/weight_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_rd3/sim/bias_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_rd3/sim/weight_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/input_ram_rd3/sim/input_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_2
INFO: [VRFC 10-2458] undeclared symbol done_r, assumed default net type wire [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_2.v:172]
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/mult_array24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array24
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/multi_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_array
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/multi_array32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array32
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_top_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/sim/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fc_top_ip
"xvhdl --incr --relax -prj tb_fc_top_ip_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xelab -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'addra' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:52]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'fc_output_data_o' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:92]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:45]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:50]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:55]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:122]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:127]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:187]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:192]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.input_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_rd3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_8_arch of entity xil_defaultlib.mult_8 [mult_8_default]
Compiling module xil_defaultlib.multiplier_array_default
Compiling module xil_defaultlib.adder_tree_default
Compiling module xil_defaultlib.fc_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_fc2
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=17,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_16_arch of entity xil_defaultlib.mult_16 [mult_16_default]
Compiling module xil_defaultlib.multi_array24_default
Compiling module xil_defaultlib.adder_tree2_default
Compiling module xil_defaultlib.fc_2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_weight_fc3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=26,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture multi_24_arch of entity xil_defaultlib.multi_24 [multi_24_default]
Compiling module xil_defaultlib.multi_array32_default
Compiling module xil_defaultlib.adder_tree3(DATA_WIDTH=34)
Compiling module xil_defaultlib.fc_3
Compiling module xil_defaultlib.fc_top_ip
Compiling module xil_defaultlib.tb_fc_top_ip
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fc_top_ip_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 1914.105 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '28' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 1914.105 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_input_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Successfully loaded 42 labels from file.
=== FC Top IP Testbench Start ===
Time: 0
Time: 20000 - Reset released
Time: 70000 - Starting FC computation
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:38 . Memory (MB): peak = 1914.105 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fc_top_ip' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fc_top_ip_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_weight_fc3/sim/bias_weight_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_weight_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc3/sim/weight_ram_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_fc2/sim/bias_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc2/sim/weight_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_rd3/sim/bias_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_rd3/sim/weight_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/input_ram_rd3/sim/input_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_2
INFO: [VRFC 10-2458] undeclared symbol done_r, assumed default net type wire [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_2.v:172]
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/mult_array24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array24
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/multi_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_array
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/multi_array32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array32
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_top_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/sim/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fc_top_ip
"xvhdl --incr --relax -prj tb_fc_top_ip_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xelab -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'addra' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:52]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'fc_output_data_o' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:92]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:45]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:50]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:55]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:122]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:127]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:187]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:192]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.input_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_rd3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_8_arch of entity xil_defaultlib.mult_8 [mult_8_default]
Compiling module xil_defaultlib.multiplier_array_default
Compiling module xil_defaultlib.adder_tree_default
Compiling module xil_defaultlib.fc_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_fc2
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=17,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_16_arch of entity xil_defaultlib.mult_16 [mult_16_default]
Compiling module xil_defaultlib.multi_array24_default
Compiling module xil_defaultlib.adder_tree2_default
Compiling module xil_defaultlib.fc_2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_weight_fc3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=26,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture multi_24_arch of entity xil_defaultlib.multi_24 [multi_24_default]
Compiling module xil_defaultlib.multi_array32_default
Compiling module xil_defaultlib.adder_tree3(DATA_WIDTH=34)
Compiling module xil_defaultlib.fc_3
Compiling module xil_defaultlib.fc_top_ip
Compiling module xil_defaultlib.tb_fc_top_ip
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fc_top_ip_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 1914.105 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '28' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 1914.105 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_input_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Successfully loaded 42 labels from file.
=== FC Top IP Testbench Start ===
Time: 0
Time: 20000 - Reset released
Time: 70000 - Starting FC computation
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 1914.105 ; gain = 0.000
run all
sample  0: output=(1444462170.00, -1667237270.00), predict=0, lable=0
sample  1: output=(1469232113.00, -1759080871.00), predict=0, lable=0
sample  2: output=(1650508661.00, -1890703041.00), predict=0, lable=0
sample  3: output=(1409944723.00, -1677410995.00), predict=0, lable=0
sample  4: output=(1571991503.00, -1733663938.00), predict=0, lable=0
sample  5: output=(1547618184.00, -1724794426.00), predict=0, lable=0
sample  6: output=(1308728999.00, -1544385753.00), predict=0, lable=0
sample  7: output=(1392416229.00, -1552596206.00), predict=0, lable=0
sample  8: output=(1345813074.00, -1648566711.00), predict=0, lable=0
sample  9: output=(1409120761.00, -1631051596.00), predict=0, lable=0
sample 10: output=(1576111914.00, -1809537786.00), predict=0, lable=0
sample 11: output=(1346501803.00, -1508694447.00), predict=0, lable=0
sample 12: output=(1583276338.00, -1790424102.00), predict=0, lable=0
sample 13: output=(1683771407.00, -1887788497.00), predict=0, lable=0
sample 14: output=(1877090694.00, -2042466030.00), predict=0, lable=0
sample 15: output=(1525498642.00, -1769479691.00), predict=0, lable=0
sample 16: output=(1626618656.00, -1895719745.00), predict=0, lable=0
sample 17: output=(1694024844.00, -1970131098.00), predict=0, lable=0
sample 18: output=(1550032376.00, -1768286505.00), predict=0, lable=0
sample 19: output=(1570204353.00, -1845363423.00), predict=0, lable=0
sample 20: output=(1771824536.00, -1998642230.00), predict=0, lable=0
sample 21: output=(451347619.00, -1115706902.00), predict=0, lable=1
sample 22: output=(-10458527113.00, 7442435501.00), predict=1, lable=1
sample 23: output=(410238560.00, -1099451693.00), predict=0, lable=1
sample 24: output=(-15554165557.00, 7943175678.00), predict=1, lable=1
sample 25: output=(80025872.00, -536427238.00), predict=0, lable=1
sample 26: output=(-13532845588.00, 10603574367.00), predict=1, lable=1
sample 27: output=(-10026571289.00, 4755315291.00), predict=1, lable=1
sample 28: output=(-7697244005.00, 4959812848.00), predict=1, lable=1
sample 29: output=(-16001144512.00, 9076317930.00), predict=1, lable=1
sample 30: output=(-8437074847.00, 5707878559.00), predict=1, lable=1
sample 31: output=(-17379948761.00, 9702209318.00), predict=1, lable=1
sample 32: output=(-6714706417.00, 3603284843.00), predict=1, lable=1
sample 33: output=(-15008700535.00, 8066342833.00), predict=1, lable=1
sample 34: output=(-1976314163.00, 1343936854.00), predict=1, lable=1
sample 35: output=(-11008295357.00, 5650434526.00), predict=1, lable=1
sample 36: output=(-11064766346.00, 6531871314.00), predict=1, lable=1
sample 37: output=(-11386400283.00, 9296874121.00), predict=1, lable=1
sample 38: output=(-16575304408.00, 10143368134.00), predict=1, lable=1
sample 39: output=(-11600235775.00, 7991978642.00), predict=1, lable=1
sample 40: output=(210651055.00, -613166871.00), predict=0, lable=1
sample 41: output=(685760225.00, -1419390016.00), predict=0, lable=1
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
sample 42: output=(0.00, 0.00), predict=X, lable=x
Time: 255055000 - Captured 42 samples. Calculating accuracy...

currenty: X/42 = 88.10%
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
$finish called at time : 255065 ns : File "Y:/Code/github/ASIC-PYNQ/LAB6/sim/test_bench.v" Line 176
run: Time (s): cpu = 00:00:04 ; elapsed = 00:01:00 . Memory (MB): peak = 1914.105 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fc_top_ip' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fc_top_ip_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_weight_fc3/sim/bias_weight_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_weight_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc3/sim/weight_ram_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_fc2/sim/bias_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc2/sim/weight_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_rd3/sim/bias_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_rd3/sim/weight_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/input_ram_rd3/sim/input_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/adder_tree3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_2
INFO: [VRFC 10-2458] undeclared symbol done_r, assumed default net type wire [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_2.v:172]
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/fc_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/mult_array24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array24
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/multi_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_array
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/multi_array32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array32
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_top_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6/sim/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fc_top_ip
"xvhdl --incr --relax -prj tb_fc_top_ip_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1914.105 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xelab -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'addra' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:52]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'fc_output_data_o' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:92]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:45]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:50]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:55]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:122]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:127]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:187]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:192]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.input_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_rd3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_8_arch of entity xil_defaultlib.mult_8 [mult_8_default]
Compiling module xil_defaultlib.multiplier_array_default
Compiling module xil_defaultlib.adder_tree_default
Compiling module xil_defaultlib.fc_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_fc2
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=17,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_16_arch of entity xil_defaultlib.mult_16 [mult_16_default]
Compiling module xil_defaultlib.multi_array24_default
Compiling module xil_defaultlib.adder_tree2_default
Compiling module xil_defaultlib.fc_2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_weight_fc3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=26,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture multi_24_arch of entity xil_defaultlib.multi_24 [multi_24_default]
Compiling module xil_defaultlib.multi_array32_default
Compiling module xil_defaultlib.adder_tree3(DATA_WIDTH=34)
Compiling module xil_defaultlib.fc_3
Compiling module xil_defaultlib.fc_top_ip
Compiling module xil_defaultlib.tb_fc_top_ip
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fc_top_ip_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 1914.105 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '28' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 1914.105 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_input_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Successfully loaded 42 labels from file.
=== FC Top IP Testbench Start ===
Time: 0
Time: 20000 - Reset released
Time: 70000 - Starting FC computation
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:39 . Memory (MB): peak = 1914.105 ; gain = 0.000
run all
sample  0: output=(1444462170.00, -1667237270.00), predict=0, lable=0
sample  1: output=(1469232113.00, -1759080871.00), predict=0, lable=0
sample  2: output=(1650508661.00, -1890703041.00), predict=0, lable=0
sample  3: output=(1409944723.00, -1677410995.00), predict=0, lable=0
sample  4: output=(1571991503.00, -1733663938.00), predict=0, lable=0
sample  5: output=(1547618184.00, -1724794426.00), predict=0, lable=0
sample  6: output=(1308728999.00, -1544385753.00), predict=0, lable=0
sample  7: output=(1392416229.00, -1552596206.00), predict=0, lable=0
sample  8: output=(1345813074.00, -1648566711.00), predict=0, lable=0
sample  9: output=(1409120761.00, -1631051596.00), predict=0, lable=0
sample 10: output=(1576111914.00, -1809537786.00), predict=0, lable=0
sample 11: output=(1346501803.00, -1508694447.00), predict=0, lable=0
sample 12: output=(1583276338.00, -1790424102.00), predict=0, lable=0
sample 13: output=(1683771407.00, -1887788497.00), predict=0, lable=0
sample 14: output=(1877090694.00, -2042466030.00), predict=0, lable=0
sample 15: output=(1525498642.00, -1769479691.00), predict=0, lable=0
sample 16: output=(1626618656.00, -1895719745.00), predict=0, lable=0
sample 17: output=(1694024844.00, -1970131098.00), predict=0, lable=0
sample 18: output=(1550032376.00, -1768286505.00), predict=0, lable=0
sample 19: output=(1570204353.00, -1845363423.00), predict=0, lable=0
sample 20: output=(1771824536.00, -1998642230.00), predict=0, lable=0
sample 21: output=(451347619.00, -1115706902.00), predict=0, lable=1
sample 22: output=(-10458527113.00, 7442435501.00), predict=1, lable=1
sample 23: output=(410238560.00, -1099451693.00), predict=0, lable=1
sample 24: output=(-15554165557.00, 7943175678.00), predict=1, lable=1
sample 25: output=(80025872.00, -536427238.00), predict=0, lable=1
sample 26: output=(-13532845588.00, 10603574367.00), predict=1, lable=1
sample 27: output=(-10026571289.00, 4755315291.00), predict=1, lable=1
sample 28: output=(-7697244005.00, 4959812848.00), predict=1, lable=1
sample 29: output=(-16001144512.00, 9076317930.00), predict=1, lable=1
sample 30: output=(-8437074847.00, 5707878559.00), predict=1, lable=1
sample 31: output=(-17379948761.00, 9702209318.00), predict=1, lable=1
sample 32: output=(-6714706417.00, 3603284843.00), predict=1, lable=1
sample 33: output=(-15008700535.00, 8066342833.00), predict=1, lable=1
sample 34: output=(-1976314163.00, 1343936854.00), predict=1, lable=1
sample 35: output=(-11008295357.00, 5650434526.00), predict=1, lable=1
sample 36: output=(-11064766346.00, 6531871314.00), predict=1, lable=1
sample 37: output=(-11386400283.00, 9296874121.00), predict=1, lable=1
sample 38: output=(-16575304408.00, 10143368134.00), predict=1, lable=1
sample 39: output=(-11600235775.00, 7991978642.00), predict=1, lable=1
sample 40: output=(210651055.00, -613166871.00), predict=0, lable=1
sample 41: output=(685760225.00, -1419390016.00), predict=0, lable=1
Time: 249125000 - Captured 42 samples. Calculating accuracy...

currenty: 37/42 = 88.10%
$finish called at time : 249135 ns : File "Y:/Code/github/ASIC-PYNQ/LAB6/sim/test_bench.v" Line 176
run: Time (s): cpu = 00:00:05 ; elapsed = 00:01:01 . Memory (MB): peak = 1914.105 ; gain = 0.000
run all
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a8 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address a9 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address aa is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
WARNING: File descriptor (-20000) passed to $fdisplay in file Y:/Code/github/ASIC-PYNQ/LAB6/sim/test_bench.v at line 148 is not valid.
sample 42: output=(0.00, 0.00), predict=X, lable=x
Time: 255055000 - Captured 42 samples. Calculating accuracy...
WARNING: File descriptor (-20000) passed to $fdisplay in file Y:/Code/github/ASIC-PYNQ/LAB6/sim/test_bench.v at line 167 is not valid.

currenty: X/42 = 88.10%
WARNING: File/Multi-channel descriptor (-20000) passed to $fclose in file Y:/Code/github/ASIC-PYNQ/LAB6/sim/test_bench.v at line 173 is not valid.
blk_mem_gen_v8_4_4 WARNING: Address ab is outside range for A Read
$finish called at time : 255065 ns : File "Y:/Code/github/ASIC-PYNQ/LAB6/sim/test_bench.v" Line 176
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fc_top_ip' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fc_top_ip_vlog.prj"
"xvhdl --incr --relax -prj tb_fc_top_ip_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xelab -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'addra' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:52]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'fc_output_data_o' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:92]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:45]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:50]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:55]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:122]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:127]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:187]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:192]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 1914.105 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 1914.105 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_input_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Successfully loaded 42 labels from file.
=== FC Top IP Testbench Start ===
Time: 0
Time: 20000 - Reset released
Time: 70000 - Starting FC computation
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:29 . Memory (MB): peak = 1914.105 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fc_top_ip' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fc_top_ip_vlog.prj"
"xvhdl --incr --relax -prj tb_fc_top_ip_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xelab -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'addra' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:52]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'fc_output_data_o' [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:92]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:45]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:50]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:55]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:122]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:127]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:187]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6/rtl/top.v:192]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 1914.105 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 1914.105 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_input_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Successfully loaded 42 labels from file.
=== FC Top IP Testbench Start ===
Time: 0
Time: 20000 - Reset released
Time: 70000 - Starting FC computation
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 1914.105 ; gain = 0.000
run all
sample  0: output=(1444462170.00, -1667237270.00), predict=0, lable=0
sample  1: output=(1469232113.00, -1759080871.00), predict=0, lable=0
sample  2: output=(1650508661.00, -1890703041.00), predict=0, lable=0
sample  3: output=(1409944723.00, -1677410995.00), predict=0, lable=0
sample  4: output=(1571991503.00, -1733663938.00), predict=0, lable=0
sample  5: output=(1547618184.00, -1724794426.00), predict=0, lable=0
sample  6: output=(1308728999.00, -1544385753.00), predict=0, lable=0
sample  7: output=(1392416229.00, -1552596206.00), predict=0, lable=0
sample  8: output=(1345813074.00, -1648566711.00), predict=0, lable=0
sample  9: output=(1409120761.00, -1631051596.00), predict=0, lable=0
sample 10: output=(1576111914.00, -1809537786.00), predict=0, lable=0
sample 11: output=(1346501803.00, -1508694447.00), predict=0, lable=0
sample 12: output=(1583276338.00, -1790424102.00), predict=0, lable=0
sample 13: output=(1683771407.00, -1887788497.00), predict=0, lable=0
sample 14: output=(1877090694.00, -2042466030.00), predict=0, lable=0
sample 15: output=(1525498642.00, -1769479691.00), predict=0, lable=0
sample 16: output=(1626618656.00, -1895719745.00), predict=0, lable=0
sample 17: output=(1694024844.00, -1970131098.00), predict=0, lable=0
sample 18: output=(1550032376.00, -1768286505.00), predict=0, lable=0
sample 19: output=(1570204353.00, -1845363423.00), predict=0, lable=0
sample 20: output=(1771824536.00, -1998642230.00), predict=0, lable=0
sample 21: output=(451347619.00, -1115706902.00), predict=0, lable=1
sample 22: output=(-10458527113.00, 7442435501.00), predict=1, lable=1
sample 23: output=(410238560.00, -1099451693.00), predict=0, lable=1
sample 24: output=(-15554165557.00, 7943175678.00), predict=1, lable=1
sample 25: output=(80025872.00, -536427238.00), predict=0, lable=1
sample 26: output=(-13532845588.00, 10603574367.00), predict=1, lable=1
sample 27: output=(-10026571289.00, 4755315291.00), predict=1, lable=1
sample 28: output=(-7697244005.00, 4959812848.00), predict=1, lable=1
sample 29: output=(-16001144512.00, 9076317930.00), predict=1, lable=1
sample 30: output=(-8437074847.00, 5707878559.00), predict=1, lable=1
sample 31: output=(-17379948761.00, 9702209318.00), predict=1, lable=1
sample 32: output=(-6714706417.00, 3603284843.00), predict=1, lable=1
sample 33: output=(-15008700535.00, 8066342833.00), predict=1, lable=1
sample 34: output=(-1976314163.00, 1343936854.00), predict=1, lable=1
sample 35: output=(-11008295357.00, 5650434526.00), predict=1, lable=1
sample 36: output=(-11064766346.00, 6531871314.00), predict=1, lable=1
sample 37: output=(-11386400283.00, 9296874121.00), predict=1, lable=1
sample 38: output=(-16575304408.00, 10143368134.00), predict=1, lable=1
sample 39: output=(-11600235775.00, 7991978642.00), predict=1, lable=1
sample 40: output=(210651055.00, -613166871.00), predict=0, lable=1
sample 41: output=(685760225.00, -1419390016.00), predict=0, lable=1
Time: 249125000 - Captured 42 samples. Calculating accuracy...

currenty: 37/42 = 88.10%
$finish called at time : 249135 ns : File "Y:/Code/github/ASIC-PYNQ/LAB6/sim/test_bench.v" Line 176
run: Time (s): cpu = 00:00:14 ; elapsed = 00:01:02 . Memory (MB): peak = 1914.105 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct 22 15:43:33 2025...
