.nf
.P Product Version     22.14    Cadence Design Systems, Inc. 
.fi
.TH set_input_delay  22.14 "Fri Oct 06 02:12:27 2023" 
.SH Name \fBset_input_delay\fR \-  Defines the arrival time relative to a clock edge on input ports or internal input pins
.SH Syntax  \fBset_input_delay\fR  [-clock <clock_name>]   [-clock_fall]   [-rise] [-fall]   [-max] [-min]   [-add_delay]   [-network_latency_included]   [-source_latency_included]   [-reference_pin <pin_name>]   [-level_sensitive]   <delay_value>  <port_or_pin_list> 
.P Defines the arrival time relative to a clock edge on input ports or internal input pins. This input path delay models the delay from an external register to an input port of the module.
.P If the input delay is not specified on an input port, it is assumed to be zero. 
.SH Parameters    "\fB-add_delay\fR" Adds delay information to the existing input delay. The additional delay information can be for multiple paths relative to different clocks or clock edges leading to an input port or internal input pins. If you do not use the -add_delay option, the software uses the last set_input_delay related to a pin when there are multiple set_input_delay statements for the same pin.  "\fB-clock <clock_name>\fR" Specifies that the delay is relative to the rising edge of the given clock. If you do not specify the -clock parameter, the delay is relative to time zero. To specify a delay relative to the falling edge of the clock, use the -clock_fall option with the -clock option.  When you specify multiple clocks, an error occurs and the constraint is ignored.  "\fB-clock_fall\fR" Specifies that the delay is relative to the falling edge of the clock. You must specify the -clock parameter with this parameter.  Default: Delay is relative to the rising edge.  You cannot specify the -clock_fall parameter without the -clock parameter.  "\fB<delay_value>\fR" Specifies the value for the path delay.  "\fB-fall\fR" Specifies that the input delay refers to the falling edge of the signal at specified ports or pins. If you do not specify the -fall option, the input delay applies to both the edges.  "\fB-level_sensitive\fR" Models input delay that is launched by a positive level sensitive latch.  Use the -clock parameter to model a positive level sensitive latch, or the -clock_fall parameter to model a negative level sensitive latch.  You cannot specify the -level_sensitive parameter without the -clock parameter.  "\fB-max\fR" Specifies that the delay refers to the setup analysis. If you do not specify the -max parameter, the input delay applies to both setup and hold analysis.  Note: If for a specific clock the maximum delay is less than the minimum delay, then during analysis the software makes the maximum delay equal to the minimum delay.  "\fB-min\fR" Specifies that the delay refers to the hold analysis. If you do not specify the -min parameter, the input delay applies to both setup and hold analysis.  "\fB-network_latency_included\fR" Specifies that the clock network latency should not be added to the input delay value. If you do not specify this option, the clock network latency of the related clock is added to the input delay value. This parameter has no effect if the specified clock is in propagated mode.  "\fB<port_or_pin_list>\fR" Specifies a list of input port or pin names. The port_or_pin_list argument can be a collection.  "\fB-reference_pin <pin_name>\fR" Adds source and network latency of the specified reference pin to the input delay value in propagated mode. A reference pin is a leaf pin in the fanout cone of the clock source of the clock that you specify using the -clock parameter.  You cannot use the -reference_pin parameter to specify multiple pins. If specified, the command issues a warning and accepts the first pin.  You cannot use the -reference_pin parameter with the -network_latency_included or -source_latency_included parameters.  You cannot use the -reference_pin parameter to specify hierarchical pins.  "\fB-rise\fR" Specifies that input delay refers to the rising edge of the signal at the specified ports or pins. If you do not specify the -rise option, the input delay applies to the both edges.  "\fB-source_latency_included\fR" Specifies that the clock source latency should not be added to the input delay value.  With different delay values for -rise/-fall and -min/-max, only the last specified combination of -network_latency_included and -source_latency_included parameters is honored. The specified combination can be one of the following:  a) Either -network_latency_included or -source_latency_included  b) Both of these  c) None of these 
.SH Examples
.RS  "*" 2 The following command sets an input delay of 1.0 for all inputs in the current design relative to the rising edge of the CLK1 clock:   set_input_delay -clock CLK1 1.0 [all_inputs]
.RE
.RS  "*" 2 The following command sets an input delay of 2.0 for the input IN1 port relative to the falling edge of the CLK1 clock: set_input_delay -clock CLK1 2.0 -clock_fall { IN1 }
.RE
.RS  "*" 2 The following example shows an input IN1 port that is constrained by both the rising edge and the falling edge of the same CLK1 clock. The -add_delay option prevents the second set_input_delay statement from overwriting the first set_input_delay:   set_input_delay -clock CLK1 1.0 { IN1 }  set_input_delay -clock CLK1 -clock_fall -add_delay 2.0 { IN1 }
.RE
.RS  "*" 2 When multiple -min and -max values are specified relative to the same clock using the -add_delay option at the same port or pin, the worst case value for each case is used. For the -min case the smallest value is retained, and for the -max case the largest value is retained. For example, the input delay value of 1.0 is stored for the shortest path and the value of 4.0 is stored for the longest path in the following example:   set_input_delay -min -clock CLK1 1.0 { IN1 }  set_input_delay -min -clock CLK1 2.0 -add_delay { IN1 }  set_input_delay -max -clock CLK1 3.0 -add_delay { IN1 }  set_input_delay -max -clock CLK1 4.0 -add_delay { IN1 }
.RE 
.SH Related Information
.RS  "*" 2 all_inputs  "*" 2 create_clock  "*" 2 report_ports  "*" 2 set_load  "*" 2 set_output_delay
.RE
.P
