// Seed: 1772821303
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout tri1 id_1;
  assign id_1 = id_2 || 1'h0;
endmodule
module module_1 #(
    parameter id_2 = 32'd36
) (
    id_1,
    _id_2
);
  output wire _id_2;
  input wire id_1;
  logic [~  1 'd0 : id_2] id_3;
  wire id_4;
  wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 #(
    parameter id_8 = 32'd55
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  module_0 modCall_1 (
      id_7,
      id_11
  );
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire _id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  xor primCall (id_11, id_7, id_9, id_4, id_14, id_1, id_5, id_2, id_12);
  input wire id_1;
  wire id_16;
  wire ["" : id_8] id_17;
  logic id_18;
endmodule
