// Seed: 1369439539
module module_0 (
    input supply1 id_0
);
  assign id_2 = id_0;
  assign id_2 = 1;
  genvar id_3;
endmodule
module module_1 (
    input wand id_0,
    input logic id_1,
    input wand id_2,
    input logic id_3,
    input wand id_4,
    output supply0 id_5,
    input supply1 id_6,
    input wire id_7,
    input wire id_8,
    output logic id_9,
    output tri id_10,
    input tri id_11,
    input tri0 id_12,
    input tri1 id_13
);
  assign id_9 = id_1;
  module_0(
      id_8
  );
  always id_9 <= id_3;
  nor (id_5, id_11, id_1, id_4, id_13);
  assign id_10 = 1'd0;
endmodule
