
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 200 MT/s
CPU 0 runs traces/SPEC2017/654.roms_s-1390B.champsimtrace.xz
.xz
CPU 0 Bimodal branch predictor
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
L1D has LRU replacement policy
L2C has LRU replacement policy
LLC has LRU replacement policy
Heartbeat CPU 0 instructions: 10000001 cycles: 3783073 heartbeat IPC: 2.64335 cumulative IPC: 2.64335 (Simulation time: 0 hr 22 min 11 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 3783073 (Simulation time: 0 hr 22 min 11 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 87583890 heartbeat IPC: 0.119331 cumulative IPC: 0.119331 (Simulation time: 1 hr 11 min 14 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 161824507 heartbeat IPC: 0.134697 cumulative IPC: 0.126549 (Simulation time: 1 hr 54 min 50 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 251214398 heartbeat IPC: 0.111869 cumulative IPC: 0.121246 (Simulation time: 2 hr 26 min 49 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 347723584 heartbeat IPC: 0.103617 cumulative IPC: 0.116299 (Simulation time: 2 hr 40 min 58 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 381912931 heartbeat IPC: 0.292489 cumulative IPC: 0.13223 (Simulation time: 2 hr 45 min 6 sec) 
Finished CPU 0 instructions: 50000000 cycles: 378129858 cumulative IPC: 0.13223 (Simulation time: 2 hr 45 min 6 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.13223 instructions: 50000000 cycles: 378129858
ITLB TOTAL     ACCESS:    8944321  HIT:    8944298  MISS:         23  HIT %:    99.9997  MISS %: 0.000257146   MPKI: 0.00046
ITLB LOAD TRANSLATION ACCESS:    8944321  HIT:    8944298  MISS:         23  HIT %:    99.9997  MISS %: 0.000257146   MPKI: 0.00046
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
ITLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
ITLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: 782.783 cycles
ITLB RQ	ACCESS:    9755658	FORWARD:          0	MERGED:     811331	TO_CACHE:    8944327

DTLB TOTAL     ACCESS:   12227936  HIT:   12172847  MISS:      55089  HIT %:    99.5495  MISS %:   0.450518   MPKI: 1.10178
DTLB LOAD TRANSLATION ACCESS:   12227936  HIT:   12172847  MISS:      55089  HIT %:    99.5495  MISS %:   0.450518   MPKI: 1.10178
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 249.268 cycles
DTLB RQ	ACCESS:   13383901	FORWARD:          0	MERGED:    1121309	TO_CACHE:   12262592

STLB TOTAL     ACCESS:      55112  HIT:      16140  MISS:      38972  HIT %:    29.2858  MISS %:    70.7142   MPKI: 0.77944
STLB LOAD TRANSLATION ACCESS:      55112  HIT:      16140  MISS:      38972  HIT %:    29.2858  MISS %:    70.7142   MPKI: 0.77944
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
STLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
STLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 339.195 cycles
STLB RQ	ACCESS:      55112	FORWARD:          0	MERGED:          0	TO_CACHE:      55112

STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:   10236245  HIT:    8475700  MISS:    1760545  HIT %:    82.8009  MISS %:    17.1991   MPKI: 35.2109
L1D LOAD      ACCESS:    7081700  HIT:    5819618  MISS:    1262082  HIT %:    82.1783  MISS %:    17.8217   MPKI: 25.2416
L1D RFO       ACCESS:    3154545  HIT:    2656082  MISS:     498463  HIT %:    84.1986  MISS %:    15.8014   MPKI: 9.96926
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1D USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1D TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1D AVERAGE MISS LATENCY: 672.161 cycles
L1D RQ	ACCESS:   17792577	FORWARD:          0	MERGED:    9601817	TO_CACHE:    8190620
L1D WQ	ACCESS:    5193299	FORWARD:        140	MERGED:         18	TO_CACHE:    5193281

L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 0
L1D ROI Sum of L1D PQ occupancy: 0
L1D PREFETCHES PUSHED FROM L2C: 0
L1I TOTAL     ACCESS:    9755420  HIT:    9755001  MISS:        419  HIT %:    99.9957  MISS %: 0.00429505   MPKI: 0.00838
L1I LOAD      ACCESS:    9755420  HIT:    9755001  MISS:        419  HIT %:    99.9957  MISS %: 0.00429505   MPKI: 0.00838
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1I TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: 658.031 cycles
L1I RQ	ACCESS:   14660069	FORWARD:          0	MERGED:    4904411	TO_CACHE:    9755658

BTB TOTAL     ACCESS:    3086896  HIT:    3086656  MISS:        240  HIT %:    99.9922  MISS %:  0.0077748   MPKI: 0.0048
BTB BRANCH_DIRECT_JUMP	ACCESS:        167  HIT:        144  MISS:         23
BTB BRANCH_INDIRECT	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_CONDITIONAL	ACCESS:    3086455  HIT:    3086363  MISS:         92
BTB BRANCH_DIRECT_CALL	ACCESS:        137  HIT:         76  MISS:         61
BTB BRANCH_INDIRECT_CALL	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_RETURN	ACCESS:        137  HIT:         73  MISS:         64
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:    2467299  HIT:     834959  MISS:    1632340  HIT %:     33.841  MISS %:     66.159   MPKI: 32.6468
L2C LOAD      ACCESS:    1262501  HIT:     137245  MISS:    1125256  HIT %:    10.8709  MISS %:    89.1291   MPKI: 22.5051
L2C DATA LOAD MPKI: 22.4967
L2C INSTRUCTION LOAD MPKI: 0.00838
L2C RFO       ACCESS:     498463  HIT:          7  MISS:     498456  HIT %: 0.00140432  MISS %:    99.9986   MPKI: 9.96912
L2C WRITEBACK ACCESS:     667268  HIT:     667253  MISS:         15  HIT %:    99.9978  MISS %: 0.00224797   MPKI: 0.0003
L2C LOAD TRANSLATION ACCESS:      39067  HIT:      30454  MISS:       8613  HIT %:    77.9533  MISS %:    22.0467   MPKI: 0.17226
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L2C USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L2C TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 712.216 cycles
L2C RQ	ACCESS:    1800031	FORWARD:          0	MERGED:          0	TO_CACHE:    1800031
L2C WQ	ACCESS:     667268	FORWARD:          0	MERGED:          0	TO_CACHE:     667268

L2C Instructions Evicting Data 419
L2C Translations Evicting Data 8561
L2C Data Evicting Data 1614300
L2C Instructions Evicting Instructions 0
L2C Translations Evicting Instructions 4
L2C Data Evicting Instructions 415
L2C Instructions Evicting Translations 0
L2C Translations Evicting Translations 48
L2C Data Evicting Translations 8578
L2C Dense regions hint from L2: 0
PSCL5 TOTAL     ACCESS:      38972  HIT:      38972  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 LOAD TRANSLATION ACCESS:      38972  HIT:      38972  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL4 TOTAL     ACCESS:      38972  HIT:      38972  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 LOAD TRANSLATION ACCESS:      38972  HIT:      38972  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL3 TOTAL     ACCESS:      38972  HIT:      38971  MISS:          1  HIT %:    99.9974  MISS %: 0.00256594   MPKI: 2e-05
PSCL3 LOAD TRANSLATION ACCESS:      38972  HIT:      38971  MISS:          1  HIT %:    99.9974  MISS %: 0.00256594   MPKI: 2e-05
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL2 TOTAL     ACCESS:      38972  HIT:      38781  MISS:        191  HIT %:    99.5099  MISS %:   0.490095   MPKI: 0.00382
PSCL2 LOAD TRANSLATION ACCESS:      38972  HIT:      38781  MISS:        191  HIT %:    99.5099  MISS %:   0.490095   MPKI: 0.00382
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

LLC TOTAL     ACCESS:    2297710  HIT:     665629  MISS:    1632081  HIT %:    28.9692  MISS %:    71.0308   MPKI: 32.6416
LLC LOAD      ACCESS:    1125256  HIT:        198  MISS:    1125058  HIT %:   0.017596  MISS %:    99.9824   MPKI: 22.5012
LLC RFO       ACCESS:     498456  HIT:         28  MISS:     498428  HIT %: 0.00561735  MISS %:    99.9944   MPKI: 9.96856
LLC WRITEBACK ACCESS:     665385  HIT:     665363  MISS:         22  HIT %:    99.9967  MISS %: 0.00330636   MPKI: 0.00044
LLC LOAD TRANSLATION ACCESS:       8613  HIT:         40  MISS:       8573  HIT %:   0.464414  MISS %:    99.5356   MPKI: 0.17146
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
LLC TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 682.202 cycles
LLC RQ	ACCESS:    1632324	FORWARD:          0	MERGED:          0	TO_CACHE:    1632324
LLC WQ	ACCESS:     665385	FORWARD:          0	MERGED:          0	TO_CACHE:     665385

LLC Dense regions hint to LLC: 0

RAW hits: 2425
Loads Generated: 17795007
Loads sent to L1D: 17792577
Stores Generated: 5193403
Stores sent to L1D: 5193404
Major fault: 0 Minor fault: 31870
Allocated PAGES: 31870

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     355021  ROW_BUFFER_MISS:    1277038
 DBUS_CONGESTED:    2317714
 WQ ROW_BUFFER_HIT:     188701  ROW_BUFFER_MISS:     475056  FULL:          0

 AVG_CONGESTED_CYCLE: 136
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 255272
0banks busy for write cycles: 1
1banks busy for read cycles: 67937154
1banks busy for write cycles: 164429
2banks busy for read cycles: 96505401
2banks busy for write cycles: 164346
3banks busy for read cycles: 57155949
3banks busy for write cycles: 165048
4banks busy for read cycles: 21930625
4banks busy for write cycles: 167621
5banks busy for read cycles: 15959826
5banks busy for write cycles: 172565
6banks busy for read cycles: 5221040
6banks busy for write cycles: 245940
7banks busy for read cycles: 284821
7banks busy for write cycles: 1858378
8banks busy for read cycles: 263423
8banks busy for write cycles: 109678020

CPU 0 Branch Prediction Accuracy: 99.7911% MPKI: 0.12922 Average ROB Occupancy at Mispredict: 316.685
Branch types
NOT_BRANCH: 46907122 93.8142%
BRANCH_DIRECT_JUMP: 167 0.000334%
BRANCH_INDIRECT: 0 0%
BRANCH_CONDITIONAL: 3092362 6.18472%
BRANCH_DIRECT_CALL: 137 0.000274%
BRANCH_INDIRECT_CALL: 0 0%
BRANCH_RETURN: 137 0.000274%
BRANCH_OTHER: 0 0%

@sumon_overall_L1D         0         0         0         0         0         0
@Sumon_Early_by_class_L1D         0         0         0         0
@Sumon_Late_by_class_L1D         0         0         0         0

@Sumon_Early_by_cycle_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_by_cycle_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_stream_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CS_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CPLX_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_stream_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CS_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CPLX_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@sumon_overall_L2C         0         0         0         0         0         0
@Sumon_Early_by_class_L2C         0         0         0         0
@Sumon_Late_by_class_L2C         0         0         0         0

@Sumon_Early_by_cycle_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_by_cycle_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_stream_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CS_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CPLX_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_stream_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CS_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CPLX_L2C         0         0         0         0         0         0         0         0         0         0         0         0
DRAM PAGES: 1048576
Allocated PAGES: 31870
