Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Mon Jul 20 09:54:12 2020
| Host             : LAPTOP-7AIFQ6TN running 64-bit major release  (build 9200)
| Command          : report_power -file Gyro_Demo_Verilog_power_routed.rpt -pb Gyro_Demo_Verilog_power_summary_routed.pb -rpx Gyro_Demo_Verilog_power_routed.rpx
| Design           : Gyro_Demo_Verilog
| Device           : xc7s15ftgb196-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.135        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.115        |
| Device Static (W)        | 0.020        |
| Effective TJA (C/W)      | 3.4          |
| Max Ambient (C)          | 84.5         |
| Junction Temperature (C) | 25.5         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.003 |        8 |       --- |             --- |
| Slice Logic    |     0.002 |     1351 |       --- |             --- |
|   LUT as Logic |     0.001 |      477 |      8000 |            5.96 |
|   Register     |    <0.001 |      663 |     16000 |            4.14 |
|   CARRY4       |    <0.001 |       66 |      2000 |            3.30 |
|   F7/F8 Muxes  |    <0.001 |        2 |      8000 |            0.03 |
|   Others       |     0.000 |       22 |       --- |             --- |
| Signals        |     0.001 |      924 |       --- |             --- |
| MMCM           |     0.106 |        1 |         2 |           50.00 |
| I/O            |     0.003 |        9 |       100 |            9.00 |
| Static Power   |     0.020 |          |           |                 |
| Total          |     0.135 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.010 |       0.007 |      0.004 |
| Vccaux    |       1.800 |     0.066 |       0.059 |      0.007 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.000 |       0.000 |      0.000 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 3.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 15.4                     |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------+--------------------------------------+-----------------+
| Clock                | Domain                               | Constraint (ns) |
+----------------------+--------------------------------------+-----------------+
| clk_out1_clk_wiz_0   | System_Clock/inst/clk_out1_clk_wiz_0 |            10.0 |
| clk_out1_clk_wiz_0_1 | System_Clock/inst/clk_out1_clk_wiz_0 |            10.0 |
| clkfbout_clk_wiz_0   | System_Clock/inst/clkfbout_clk_wiz_0 |            10.0 |
| clkfbout_clk_wiz_0_1 | System_Clock/inst/clkfbout_clk_wiz_0 |            10.0 |
| i_clk                | i_clk                                |            10.0 |
| sys_clk_pin          | i_clk                                |            10.0 |
+----------------------+--------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------+-----------+
| Name                 | Power (W) |
+----------------------+-----------+
| Gyro_Demo_Verilog    |     0.115 |
|   Gyro_0             |     0.002 |
|     Gyro_Init_0      |    <0.001 |
|       Trigger_Write  |    <0.001 |
|     Gyro_Read_Data_0 |    <0.001 |
|       Trigger_Write  |    <0.001 |
|       read_clock     |    <0.001 |
|   IIC_0              |    <0.001 |
|   IIC_SDA_IOBUF      |    <0.001 |
|   System_Clock       |     0.106 |
|     inst             |     0.106 |
|   UART0_Ctrl         |     0.003 |
|     UART0            |    <0.001 |
|       UART_CLK       |    <0.001 |
|       UART_Rx0       |    <0.001 |
|       UART_Tx0       |    <0.001 |
|     UART_Package0    |    <0.001 |
|     UART_Package_CLK |    <0.001 |
+----------------------+-----------+


