module control_unit(
input wire [6:0] opcode,
input wire [2:0] funct3,
input wire [6:0] funct7,


//decode
output wire RUWr,

//execute
output wire [3:0] ALUop
);


reg [9:0] combinacion = {funct7, funct3}


always @(*) begin
	case (combinacion)
		10'b0000000000: ALUop = 0000; // add
      10'b0000000001: ALUop = 0001; // sll
      10'b0000000010: ALUop = 0010; // slt
      10'b0000000011: ALUop = 0011; // sltu
      10'b0000000100: ALUop = 0100; // xor
      10'b0000000101: ALUop = 0101; // srl
      10'b0000000110: ALUop = 0110; // or
      10'b0000000111: ALUop = 0111; // and
      10'b1000000000: ALUop = 1000; // sub
      10'b1000000101: ALUop = 1101; // sra
      default:  ALUop = 32'h0;
    endcase
  end
endmodule