Lab/Team,Tags,Institute,home
Fred chong,"Quantum computing, computer security, multicore and embedded architectures, sustainable computing",http://uchicago.edu/,https://people.cs.uchicago.edu/~ftchong/
Joel S. Emer,"Accelerator Architectures for DSA, Memory Hierarchy, Parallel Processor Architectures, Performance Modeling, Processor Reliability",MIT EECS,http://people.csail.mit.edu/emer/
Mikko H. Lipasti  /PHARM,"high-performance microprocessors, low-power, networks-on-chip for many-core processors",https://www.ece.wisc.edu/https://www.wisc.edu/,"https://pharm.ece.wisc.edu/mikko/
https://pharm.ece.wisc.edu/"
Moinuddin K. Qureshi /Memory Systems Lab,"Hardware Security, Memory Hierarchy, Quantum computing",,https://moin.cc.gatech.edu/
Christos Kozyrakis /https://mast.stanford.edu/,"Memory Systems, Quantum computing, cloud computing, energy efficient compute, scalable datacenters, systems for machine learning","https://ee.stanford.edu/ & https://cs.stanford.edu/
https://www.stanford.edu/",https://web.stanford.edu/~kozyraki/index.html
http://www.cs.princeton.edu/~mrm/Martonosi Research Group,"Mobile Computing, Technology for Developing Regions",Computer Science and Electrical EngineeringPrinceton University,https://mrmgroup.cs.princeton.edu/
SEAL Scalable Energy-Efficient Architecture Lab,"3D integrated circuits, Compiler, EDA, Hardware Security, VLSI, emerging memory technologies, heterogeneous computing, neuromorphic computing, novel architectures for machine learning acceleration, sustainable computing",Santa Barbara,https://seal.ece.ucsb.edu/research
Chita R. Das,"GPGPU, Mobile Computing, Parallel Processor Architectures, Scheduling, heterogeneous computing, multicore and embedded architectures, networks-on-chip for many-core processors, performance evaluation",http://www.cse.psu.edu/http://www.psu.edu/,https://www.cse.psu.edu/hpcl/das.html
https://www.cse.psu.edu/~axs53/index.html /http://csl.cse.psu.edu/?q=node/1.,"Fault-tolerant, High-Assutance system, Memory Systems, Mobile Computing, cloud computing, multicore and embedded architectures, scalable datacenters, sustainable computing","http://www.cse.psu.edu/ in University Park, ",https://www.cse.psu.edu/~axs53/research/research.html
EECS MICROSYSTEMS DESIGN LAB/Yuan Xie,"Hardware Security, Memory Hierarchy, low-power, scalable datacenters",The Pennsylvania State University,https://mdl.cse.psu.edu/
"Mark D. Hill ","Memory Systems, Parallel Processor Architectures, performance evaluation","University of Wisconsin  
S = 1/((1-P) + (P/N))",https://pages.cs.wisc.edu/~markhill/
"FAST
Future Architecture and System Technology for Scalable Computing⭐","IO subSystem, SmartNICs, emerging memory technologies",UIUC,http://fast.ece.illinois.edu/index.html
http://iacoma.cs.uiuc.edu/josep/torrellas.html/i-acoma,"PIM, Prefetching and Forwarding, Processor Reliability, Speculative Multitherading, low-power, multicore and embedded architectures, scalable datacenters",UIUC,http://iacoma.cs.uiuc.edu/
Trevor Mudge  best host,"CA, VLSI",the University of Michigan,https://tnm.engin.umich.edu/
Scott Mahlke,"CA, Compiler, high-level synthesis",Electrical Engineering and Computer Science DepartmentUniversity of Michigan,https://web.eecs.umich.edu/~mahlke/
IMPACT,"CA, Compiler, algorithmic, heterogeneous computing",,http://impact.crhc.illinois.edu/default.aspx
Wen-mei Hwu,"CA, GPU computing, High Performance Computing, Speculative Multitherading, high-performance microprocessors, superblock compiler schedule",University of Illinois,https://research.nvidia.com/person/wen-mei-hwu
Onur Mutlu,"CA, bioinformatics, computer security",https://www.ethz.ch/en.html,https://people.inf.ethz.ch/omutlu/
http://www.ece.utexas.edu/~patt/ / HPS Research Group,"Branch Prediction, CA, I O, Simultaneous Subordinate Microthreading, Trace Cache, microarchitecture",The University of Texas at Austin,http://hps.ece.utexas.edu/
John Hennessy,CA PL,,google schalor
David A. Patterson,CA,UC Berkeley,https://people.eecs.berkeley.edu/~pattrsn/