# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../molt_booth.srcs/sources_1/new/UO.vhd" \
"../../../../molt_booth.srcs/sources_1/imports/new/adder_sub.vhd" \
"../../../../molt_booth.srcs/sources_1/imports/new/cont_mod8.vhd" \
"../../../../molt_booth.srcs/sources_1/imports/new/full_adder.vhd" \
"../../../../molt_booth.srcs/sources_1/imports/new/mux_21.vhd" \
"../../../../molt_booth.srcs/sources_1/imports/new/registro8.vhd" \
"../../../../molt_booth.srcs/sources_1/imports/new/ripple_carry.vhd" \
"../../../../molt_booth.srcs/sources_1/imports/new/shift_register.vhd" \
"../../../../molt_booth.srcs/sources_1/imports/new/unita_controllo.vhd" \
"../../../../molt_booth.srcs/sources_1/new/moltiplicatore_booth.vhd" \
"../../../../molt_booth.srcs/sources_1/imports/Display7Seg - Vivado/display_seven_segments.vhd" \
"../../../../molt_booth.srcs/sources_1/imports/Display7Seg - Vivado/clock_divider.vhd" \
"../../../../molt_booth.srcs/sources_1/imports/Display7Seg - Vivado/cathodes_manager.vhd" \
"../../../../molt_booth.srcs/sources_1/imports/Display7Seg - Vivado/anodes_manager.vhd" \
"../../../../molt_booth.srcs/sources_1/imports/new/cathodes_input_manager.vhd" \
"../../../../molt_booth.srcs/sources_1/imports/new/counter_mod8.vhd" \
"../../../../molt_booth.srcs/sources_1/imports/new/ButtonDebouncer.vhd" \
"../../../../molt_booth.srcs/sources_1/imports/new/molt_booth_on_board.vhd" \
"../../../../molt_booth.srcs/sim_1/new/moltiplicatore_booth_tb.vhd" \

# Do not sort compile order
nosort
