Flow report for SIFO_Lab_1
Fri Sep  9 10:41:32 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Flow Summary                                                                  ;
+---------------------------------+---------------------------------------------+
; Flow Status                     ; Successful - Fri Sep  9 10:41:32 2022       ;
; Quartus Prime Version           ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                   ; SIFO_Lab_1                                  ;
; Top-level Entity Name           ; SIFO_Lab_1                                  ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CGXFC7C7F23C8                              ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 5 / 56,480 ( < 1 % )                        ;
; Total registers                 ; 0                                           ;
; Total pins                      ; 13 / 268 ( 5 % )                            ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0 / 7,024,640 ( 0 % )                       ;
; Total DSP Blocks                ; 0 / 156 ( 0 % )                             ;
; Total HSSI RX PCSs              ; 0 / 6 ( 0 % )                               ;
; Total HSSI PMA RX Deserializers ; 0 / 6 ( 0 % )                               ;
; Total HSSI TX PCSs              ; 0 / 6 ( 0 % )                               ;
; Total HSSI PMA TX Serializers   ; 0 / 6 ( 0 % )                               ;
; Total PLLs                      ; 0 / 13 ( 0 % )                              ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 09/07/2022 20:41:56 ;
; Main task         ; Compilation         ;
; Revision Name     ; SIFO_Lab_1          ;
+-------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                        ;
+-------------------------------------+----------------------------------------+---------------+-------------+------------+
; Assignment Name                     ; Value                                  ; Default Value ; Entity Name ; Section Id ;
+-------------------------------------+----------------------------------------+---------------+-------------+------------+
; COMPILER_SIGNATURE_ID               ; 10995770589194.166257251601500         ; --            ; --          ; --         ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                     ; --            ; --          ; --         ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                      ; --            ; --          ; --         ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family) ; --            ; --          ; Top        ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family) ; --            ; --          ; Top        ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family) ; --            ; --          ; Top        ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                           ; --            ; --          ; --         ;
+-------------------------------------+----------------------------------------+---------------+-------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:13     ; 1.0                     ; 4867 MB             ; 00:00:16                           ;
; Fitter               ; 00:00:44     ; 1.0                     ; 7419 MB             ; 00:02:55                           ;
; Assembler            ; 00:00:08     ; 1.0                     ; 4884 MB             ; 00:00:07                           ;
; Timing Analyzer      ; 00:00:04     ; 1.0                     ; 5234 MB             ; 00:00:04                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4735 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4736 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4735 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4736 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4735 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4736 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4735 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4736 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4735 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4736 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4735 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4736 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 897 MB              ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 897 MB              ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 901 MB              ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 897 MB              ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 901 MB              ; 00:00:01                           ;
; Total                ; 00:01:25     ; --                      ; --                  ; 00:03:39                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+--------------------------------------------------------------------------------------+
; Flow OS Summary                                                                      ;
+----------------------+------------------+-------------+-------------+----------------+
; Module Name          ; Machine Hostname ; OS Name     ; OS Version  ; Processor type ;
+----------------------+------------------+-------------+-------------+----------------+
; Analysis & Synthesis ; MACHINE-A61Q0VC  ; Windows 10  ; 10.0        ; x86_64         ;
; Fitter               ; MACHINE-A61Q0VC  ; Windows 10  ; 10.0        ; x86_64         ;
; Assembler            ; MACHINE-A61Q0VC  ; Windows 10  ; 10.0        ; x86_64         ;
; Timing Analyzer      ; MACHINE-A61Q0VC  ; Windows 10  ; 10.0        ; x86_64         ;
; EDA Netlist Writer   ; MACHINE-A61Q0VC  ; Windows 10  ; 10.0        ; x86_64         ;
; EDA Netlist Writer   ; MACHINE-A61Q0VC  ; Windows 10  ; 10.0        ; x86_64         ;
; EDA Netlist Writer   ; MACHINE-A61Q0VC  ; Windows 10  ; 10.0        ; x86_64         ;
; EDA Netlist Writer   ; MACHINE-A61Q0VC  ; Windows 10  ; 10.0        ; x86_64         ;
; EDA Netlist Writer   ; MACHINE-A61Q0VC  ; Windows 10  ; 10.0        ; x86_64         ;
; EDA Netlist Writer   ; MACHINE-A61Q0VC  ; Windows 10  ; 10.0        ; x86_64         ;
; EDA Netlist Writer   ; MACHINE-A61Q0VC  ; Windows 10  ; 10.0        ; x86_64         ;
; EDA Netlist Writer   ; MACHINE-A61Q0VC  ; Windows 10  ; 10.0        ; x86_64         ;
; EDA Netlist Writer   ; MACHINE-A61Q0VC  ; Windows 10  ; 10.0        ; x86_64         ;
; EDA Netlist Writer   ; MACHINE-A61Q0VC  ; Windows 10  ; 10.0        ; x86_64         ;
; EDA Netlist Writer   ; MACHINE-A61Q0VC  ; Windows 10  ; 10.0        ; x86_64         ;
; EDA Netlist Writer   ; MACHINE-A61Q0VC  ; Windows 10  ; 10.0        ; x86_64         ;
; EDA Netlist Writer   ; fedora           ; Fedora Core ; Fedora Core ; x86_64         ;
; EDA Netlist Writer   ; fedora           ; Fedora Core ; Fedora Core ; x86_64         ;
; EDA Netlist Writer   ; fedora           ; Fedora Core ; Fedora Core ; x86_64         ;
; EDA Netlist Writer   ; fedora           ; Fedora Core ; Fedora Core ; x86_64         ;
; EDA Netlist Writer   ; fedora           ; Fedora Core ; Fedora Core ; x86_64         ;
+----------------------+------------------+-------------+-------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off SIFO_Lab_1 -c SIFO_Lab_1
quartus_fit --read_settings_files=off --write_settings_files=off SIFO_Lab_1 -c SIFO_Lab_1
quartus_asm --read_settings_files=off --write_settings_files=off SIFO_Lab_1 -c SIFO_Lab_1
quartus_sta SIFO_Lab_1 -c SIFO_Lab_1
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off SIFO_Lab_1 -c SIFO_Lab_1 --vector_source=D:/FPGA/Projects/SIFO_Lab_1/Waveform.vwf --testbench_file=D:/FPGA/Projects/SIFO_Lab_1/simulation/qsim/Waveform.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=D:/FPGA/Projects/SIFO_Lab_1/simulation/qsim/ SIFO_Lab_1 -c SIFO_Lab_1
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off SIFO_Lab_1 -c SIFO_Lab_1 --vector_source=D:/FPGA/Projects/SIFO_Lab_1/Waveform.vwf --testbench_file=D:/FPGA/Projects/SIFO_Lab_1/simulation/qsim/Waveform.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=D:/FPGA/Projects/SIFO_Lab_1/simulation/qsim/ SIFO_Lab_1 -c SIFO_Lab_1
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off SIFO_Lab_1 -c SIFO_Lab_1 --vector_source=D:/FPGA/Projects/SIFO_Lab_1/Waveform.vwf --testbench_file=D:/FPGA/Projects/SIFO_Lab_1/simulation/qsim/Waveform.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=D:/FPGA/Projects/SIFO_Lab_1/simulation/qsim/ SIFO_Lab_1 -c SIFO_Lab_1
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off SIFO_Lab_1 -c SIFO_Lab_1 --vector_source=D:/FPGA/Projects/SIFO_Lab_1/Waveform.vwf --testbench_file=D:/FPGA/Projects/SIFO_Lab_1/simulation/qsim/Waveform.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=D:/FPGA/Projects/SIFO_Lab_1/simulation/qsim/ SIFO_Lab_1 -c SIFO_Lab_1
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off SIFO_Lab_1 -c SIFO_Lab_1 --vector_source=D:/FPGA/Projects/SIFO_Lab_1/Waveform.vwf --testbench_file=D:/FPGA/Projects/SIFO_Lab_1/simulation/qsim/Waveform.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=D:/FPGA/Projects/SIFO_Lab_1/simulation/qsim/ SIFO_Lab_1 -c SIFO_Lab_1
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off SIFO_Lab_1 -c SIFO_Lab_1 --vector_source=D:/FPGA/Projects/SIFO_Lab_1/Waveform.vwf --testbench_file=D:/FPGA/Projects/SIFO_Lab_1/simulation/qsim/Waveform.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=D:/FPGA/Projects/SIFO_Lab_1/simulation/qsim/ SIFO_Lab_1 -c SIFO_Lab_1
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off SIFO_Lab_1 -c SIFO_Lab_1 --vector_source=D:/FPGA/Projects/SIFO_Lab_1/Waveform.vwf --testbench_file=D:/FPGA/Projects/SIFO_Lab_1/simulation/qsim/Waveform.vwf.vt
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off SIFO_Lab_1 -c SIFO_Lab_1 --vector_source=../SIFO_Lab_1/Waveform.vwf --testbench_file=../SIFO_Lab_1/simulation/qsim/Waveform.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=../SIFO_Lab_1/simulation/qsim/ SIFO_Lab_1 -c SIFO_Lab_1
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off SIFO_Lab_1 -c SIFO_Lab_1 --vector_source=../SIFO_Lab_1/Waveform.vwf --testbench_file=../SIFO_Lab_1/simulation/qsim/Waveform.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=../SIFO_Lab_1/simulation/qsim/ SIFO_Lab_1 -c SIFO_Lab_1



