
---------- Begin Simulation Statistics ----------
final_tick                                61803115500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 160674                       # Simulator instruction rate (inst/s)
host_mem_usage                                 685296                       # Number of bytes of host memory used
host_op_rate                                   162450                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   622.38                       # Real time elapsed on the host
host_tick_rate                               99301229                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     101105794                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.061803                       # Number of seconds simulated
sim_ticks                                 61803115500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.204126                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 4083954                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4850064                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 19                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            352318                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           5096322                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             103078                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          676459                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           573381                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6504066                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  312619                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        37839                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     101105794                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.236062                       # CPI: cycles per instruction
system.cpu.discardedOps                        977671                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           48885560                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          40577039                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          6265249                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7483171                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.809021                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        123606231                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                55118741     54.52%     54.52% # Class of committed instruction
system.cpu.op_class_0::IntMult                 167845      0.17%     54.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    376      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    466      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    378      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    53      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            267609      0.26%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            259630      0.26%     55.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            161456      0.16%     55.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             54308      0.05%     55.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           483616      0.48%     55.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            33524      0.03%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         11115      0.01%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::MemRead               38166291     37.75%     93.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6380386      6.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101105794                       # Class of committed instruction
system.cpu.tickCycles                       116123060                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                   248                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        51467                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        104036                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          902                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          647                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        68629                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        57172                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       138762                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          57819                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  61803115500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              13583                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        39102                       # Transaction distribution
system.membus.trans_dist::CleanEvict            11707                       # Transaction distribution
system.membus.trans_dist::ReadExReq             39644                       # Transaction distribution
system.membus.trans_dist::ReadExResp            39644                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         13583                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       157263                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 157263                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5909056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5909056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             53227                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   53227    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               53227                       # Request fanout histogram
system.membus.respLayer1.occupancy          285249500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           274281000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  61803115500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             16627                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        93052                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3306                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           72116                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            53520                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           53520                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3814                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        12813                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        10934                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       197975                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                208909                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       455680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      7698112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                8153792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           99859                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2502528                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           170006                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.349294                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.484665                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 111271     65.45%     65.45% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  58088     34.17%     99.62% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    647      0.38%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             170006                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          126637000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          99503492                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5721499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  61803115500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                 1668                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                15244                       # number of demand (read+write) hits
system.l2.demand_hits::total                    16912                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1668                       # number of overall hits
system.l2.overall_hits::.cpu.data               15244                       # number of overall hits
system.l2.overall_hits::total                   16912                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2146                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              51089                       # number of demand (read+write) misses
system.l2.demand_misses::total                  53235                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2146                       # number of overall misses
system.l2.overall_misses::.cpu.data             51089                       # number of overall misses
system.l2.overall_misses::total                 53235                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    171552500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4136695500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4308248000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    171552500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4136695500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4308248000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3814                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            66333                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                70147                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3814                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           66333                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               70147                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.562664                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.770190                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.758906                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.562664                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.770190                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.758906                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79940.587139                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80970.375228                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80928.862590                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79940.587139                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80970.375228                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80928.862590                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               39102                       # number of writebacks
system.l2.writebacks::total                     39102                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   8                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  8                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          2145                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         51082                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             53227                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2145                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        51082                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            53227                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    150038500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3625473000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3775511500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    150038500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3625473000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3775511500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.562402                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.770084                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.758792                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.562402                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.770084                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.758792                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69948.018648                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70973.591480                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70932.261822                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69948.018648                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70973.591480                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70932.261822                       # average overall mshr miss latency
system.l2.replacements                          99859                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        53950                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            53950                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        53950                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        53950                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3215                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3215                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3215                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3215                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         8769                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          8769                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             13876                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 13876                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           39644                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               39644                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3178546000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3178546000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         53520                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             53520                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.740732                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.740732                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80177.227323                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80177.227323                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        39644                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          39644                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2782106000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2782106000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.740732                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.740732                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70177.227323                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70177.227323                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1668                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1668                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2146                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2146                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    171552500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    171552500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3814                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3814                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.562664                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.562664                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79940.587139                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79940.587139                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2145                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2145                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    150038500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    150038500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.562402                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.562402                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69948.018648                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69948.018648                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1368                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1368                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        11445                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           11445                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    958149500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    958149500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        12813                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         12813                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.893233                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.893233                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83717.737003                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83717.737003                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        11438                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        11438                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    843367000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    843367000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.892687                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.892687                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73733.782130                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73733.782130                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  61803115500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   511.823977                       # Cycle average of tags in use
system.l2.tags.total_refs                      129083                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    100371                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.286059                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     262.719353                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         9.574062                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       239.530563                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.513124                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.018699                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.467833                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999656                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          148                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          348                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1203251                       # Number of tag accesses
system.l2.tags.data_accesses                  1203251                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  61803115500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         137280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        3269248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3406528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       137280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        137280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2502528                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2502528                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            2145                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           51082                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               53227                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        39102                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              39102                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           2221247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          52897786                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              55119034                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      2221247                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2221247                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       40491939                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             40491939                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       40491939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          2221247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         52897786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             95610973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     39102.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2145.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     49977.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002572192500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2211                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2211                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              158131                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              36912                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       53227                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      39102                       # Number of write requests accepted
system.mem_ctrls.readBursts                     53227                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    39102                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1105                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               723                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               532                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              777                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.07                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    617790500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  260610000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1595078000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11852.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30602.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    30476                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   32733                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 58.47                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.71                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 53227                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                39102                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   50281                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1811                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        27982                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.568365                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   148.515947                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   211.996815                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         9744     34.82%     34.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        12023     42.97%     77.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2469      8.82%     86.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1141      4.08%     90.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          731      2.61%     93.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          490      1.75%     95.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          331      1.18%     96.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          250      0.89%     97.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          803      2.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        27982                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2211                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.561284                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.193548                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     57.816868                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2207     99.82%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            3      0.14%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2211                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2211                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.672094                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.650651                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.853862                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              424     19.18%     19.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                7      0.32%     19.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1658     74.99%     94.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              114      5.16%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      0.36%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2211                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3335808                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   70720                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2500672                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3406528                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2502528                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        53.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        40.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     55.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     40.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.74                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   61802220000                       # Total gap between requests
system.mem_ctrls.avgGap                     669369.54                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       137280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      3198528                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2500672                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 2221247.244404693600                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 51753507.474878028035                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 40461908.429195612669                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2145                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        51082                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        39102                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     62046750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1533031250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1431006685750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28926.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30011.18                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  36596764.51                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             98067900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             52120530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           194165160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          119219580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4878397680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      16075370850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      10195242240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        31612583940                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        511.504698                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  26361064000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2063620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  33378431500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            101752140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             54071160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           177985920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           84741480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4878397680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      14189979570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      11782940160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        31269868110                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        505.959414                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  30501075750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2063620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  29238419750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     61803115500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  61803115500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     17317072                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17317072                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     17317072                       # number of overall hits
system.cpu.icache.overall_hits::total        17317072                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3814                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3814                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3814                       # number of overall misses
system.cpu.icache.overall_misses::total          3814                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    198943000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    198943000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    198943000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    198943000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     17320886                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     17320886                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     17320886                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     17320886                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000220                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000220                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000220                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000220                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 52161.248034                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 52161.248034                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 52161.248034                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 52161.248034                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3306                       # number of writebacks
system.cpu.icache.writebacks::total              3306                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         3814                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3814                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3814                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3814                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    195129000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    195129000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    195129000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    195129000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000220                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000220                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000220                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000220                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 51161.248034                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 51161.248034                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 51161.248034                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 51161.248034                       # average overall mshr miss latency
system.cpu.icache.replacements                   3306                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     17317072                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17317072                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3814                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3814                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    198943000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    198943000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     17320886                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     17320886                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000220                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000220                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 52161.248034                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 52161.248034                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3814                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3814                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    195129000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    195129000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000220                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000220                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 51161.248034                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 51161.248034                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  61803115500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           507.518836                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            17320886                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3814                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4541.396434                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.518836                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991248                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991248                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          482                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          34645586                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         34645586                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  61803115500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  61803115500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  61803115500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     43818080                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43818080                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43826655                       # number of overall hits
system.cpu.dcache.overall_hits::total        43826655                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        97098                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          97098                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        97255                       # number of overall misses
system.cpu.dcache.overall_misses::total         97255                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6160020500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6160020500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6160020500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6160020500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43915178                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43915178                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43923910                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43923910                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002211                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002211                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002214                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002214                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63441.270675                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63441.270675                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63338.856614                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63338.856614                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          222                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          111                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        53950                       # number of writebacks
system.cpu.dcache.writebacks::total             53950                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        30908                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        30908                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        30908                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        30908                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        66190                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        66190                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        66332                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        66332                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4384634500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4384634500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4396529000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4396529000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001507                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001507                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001510                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001510                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66243.156066                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66243.156066                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66280.663933                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66280.663933                       # average overall mshr miss latency
system.cpu.dcache.replacements                  65309                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37580165                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37580165                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        12817                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12817                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1003008000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1003008000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37592982                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37592982                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000341                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000341                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 78256.066162                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78256.066162                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          147                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          147                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        12670                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12670                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    980027500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    980027500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000337                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000337                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77350.236780                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77350.236780                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6237915                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6237915                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        84281                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        84281                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5157012500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5157012500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6322196                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6322196                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.013331                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013331                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61188.316465                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61188.316465                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        30761                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        30761                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        53520                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        53520                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3404607000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3404607000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008465                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008465                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 63613.733184                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63613.733184                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         8575                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          8575                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          157                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          157                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8732                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8732                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.017980                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.017980                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          142                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          142                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     11894500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     11894500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.016262                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.016262                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 83764.084507                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 83764.084507                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        86000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        86000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        86000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  61803115500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1013.981513                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43893319                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             66333                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            661.711652                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1013.981513                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.990216                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990216                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           98                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          577                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          302                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           35                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          87914817                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         87914817                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  61803115500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  61803115500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
