// Copyright 2023 The SiliFuzz Authors.
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
//      https://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.

#include "./tracing/unicorn_tracer.h"

#include <cstdint>
#include <cstdlib>
#include <string>

#include "gmock/gmock.h"
#include "gtest/gtest.h"
#include "absl/log/check.h"
#include "./common/mapped_memory_map.h"
#include "./common/memory_perms.h"
#include "./common/proxy_config.h"
#include "./common/snapshot_test_config.h"
#include "./common/snapshot_test_enum.h"
#include "./tracing/tracer.h"
#include "./tracing/tracer_test_util.h"
#include "./util/arch.h"
#include "./util/testing/status_matchers.h"
#include "./util/ucontext/ucontext.h"
#include "./util/ucontext/ucontext_types.h"

namespace silifuzz {

namespace {

using silifuzz::testing::IsOk;
using ::testing::Not;

// Check the registers are what we expect after executing the SimpleTestSnippet.
// `skip` indicates an instruction that has been skipped by the test, otherwise
// -1 if no instruction has been skipped.
// The snippet was designed to add three different constants (2, 3, 4) to three
// different registers that should have an initial value of zero. If the value
// of a register is zero at the end of execution, this indicates the instruction
// has been skipped. If the constant is otherwise not what we expected, this
// indicates the instruction may have been executed twice.
template <typename Arch>
void CheckRegisters(const UContext<Arch>& ucontext, int skip = -1);

template <>
void CheckRegisters(const UContext<X86_64>& ucontext, int skip) {
  EXPECT_EQ(ucontext.gregs.rdx, skip == 0 ? 0 : 2);
  EXPECT_EQ(ucontext.gregs.rcx, skip == 1 ? 0 : 3);
  EXPECT_EQ(ucontext.gregs.r8, skip == 2 ? 0 : 4);
}

template <>
void CheckRegisters(const UContext<AArch64>& ucontext, int skip) {
  EXPECT_EQ(ucontext.gregs.x[2], skip == 0 ? 0 : 2);
  EXPECT_EQ(ucontext.gregs.x[3], skip == 1 ? 0 : 3);
  EXPECT_EQ(ucontext.gregs.x[4], skip == 2 ? 0 : 4);
}

// Typed test boilerplate
using arch_typelist = ::testing::Types<ALL_ARCH_TYPES>;
template <class>
struct UnicornTracerTest : ::testing::Test {};
TYPED_TEST_SUITE(UnicornTracerTest, arch_typelist);

TYPED_TEST(UnicornTracerTest, NoInstructions) {
  std::string instructions;
  UnicornTracer<TypeParam> tracer;
  ASSERT_THAT(tracer.InitSnippet(instructions), IsOk());
  ASSERT_THAT(tracer.Run(0), IsOk());
}

TYPED_TEST(UnicornTracerTest, StoppedEarly) {
  std::string instructions =
      GetTestSnippet<TypeParam>(TestSnapshot::kSetThreeRegisters);
  UnicornTracer<TypeParam> tracer;
  ASSERT_THAT(tracer.InitSnippet(instructions), IsOk());
  ASSERT_THAT(tracer.Run(2), Not(IsOk()));
}

TYPED_TEST(UnicornTracerTest, Callbacks) {
  std::string instructions =
      GetTestSnippet<TypeParam>(TestSnapshot::kSetThreeRegisters);
  UnicornTracer<TypeParam> tracer;
  ASSERT_THAT(tracer.InitSnippet(instructions), IsOk());

  uint64_t instruction_count = 0;
  uint64_t instruction_bytes = 0;
  tracer.SetBeforeInstructionCallback([&](TracerControl<TypeParam>& tracer) {
    const uint32_t size = 4;
    instruction_count++;
    instruction_bytes += size;
  });
  UContext<TypeParam> ucontext;
  tracer.SetAfterExecutionCallback(
      [&](TracerControl<TypeParam>& tracer) { tracer.GetRegisters(ucontext); });
  ASSERT_THAT(tracer.Run(3), IsOk());
  EXPECT_EQ(instruction_count, 3);
  EXPECT_EQ(instruction_bytes, instructions.size());
  CheckRegisters(ucontext);
}

TYPED_TEST(UnicornTracerTest, SkipInstruction) {
  std::string instructions =
      GetTestSnippet<TypeParam>(TestSnapshot::kSetThreeRegisters);

  for (int skip = 0; skip < 3; ++skip) {
    UnicornTracer<TypeParam> tracer;
    ASSERT_THAT(tracer.InitSnippet(instructions), IsOk());

    int instruction = 0;
    tracer.SetBeforeInstructionCallback([&](TracerControl<TypeParam>& tracer) {
      const uint64_t address = tracer.GetInstructionPointer();
      const uint32_t size = 4;
      if (instruction == skip) {
        // Relies on Unicorn's instruction size being exact.
        tracer.SetInstructionPointer(address + size);
      }
      instruction++;
    });
    UContext<TypeParam> ucontext;
    tracer.SetAfterExecutionCallback([&](TracerControl<TypeParam>& tracer) {
      tracer.GetRegisters(ucontext);
    });

    ASSERT_THAT(tracer.Run(3), IsOk());
    // Check that advancing the PC does not cause the next instruction callback
    // to be lost.
    CHECK_EQ(instruction, 3);
    CheckRegisters(ucontext, skip);
  }
}

// Unicorn doesn't provide access to some registers, zero them out to make the
// test work.
template <typename Arch>
void ZeroOutUnimplementedRegs(UContext<Arch>& ucontext);

template <>
void ZeroOutUnimplementedRegs<X86_64>(UContext<X86_64>& ucontext) {
  ucontext.fpregs.ftw = 0;
  ucontext.fpregs.mxcsr_mask = 0;
}

template <>
void ZeroOutUnimplementedRegs<AArch64>(UContext<AArch64>& ucontext) {}

// Not ever reg can accept arbitrary bit patterns, fix up the randomized values
// so that they will be accepted.
template <typename Arch>
void FixupRandomRegs(UContext<Arch>& ucontext);

constexpr __uint128_t kEightyBitMask =
    (static_cast<__uint128_t>(0xffff) << 64) | ~0ULL;

template <>
void FixupRandomRegs<X86_64>(UContext<X86_64>& ucontext) {
  // Unicorn will discard parts of eflags, set it to a constant rather than
  // trying to reverse engineer the exact bits that are preserved.
  ucontext.gregs.eflags = 0x202;

  // Unicorn will not accept all values for fs and gs, zero them for simplicity.
  ucontext.gregs.fs = 0;
  ucontext.gregs.gs = 0;

  // Only eighty bits of FP registers are touched.
  for (__uint128_t& st : ucontext.fpregs.st) {
    st &= kEightyBitMask;
  }
}

template <>
void FixupRandomRegs<AArch64>(UContext<AArch64>& ucontext) {
  // Only NZCV supported
  ucontext.gregs.pstate &= 0xf0000000;

  // Bits 31-28 of FPSR are saved and restored by Unicorn, but they are
  // technically RES0 on aarch64, so we ignore them in this test.
  ucontext.fpregs.fpsr &= 0x0800009f;

  // Bit 14 of FPCR is saved and restored, even though it should be RES0. We
  // ignore it for the test.
  ucontext.fpregs.fpcr &= 0x07bf0000;
}

template <typename Arch>
void RandomizeRegisters(UContext<Arch>& ucontext) {
  uint8_t* bytes = reinterpret_cast<uint8_t*>(&ucontext);
  for (size_t i = 0; i < sizeof(ucontext); i++) {
    bytes[i] = std::rand();
  }
  ZeroOutRegsPadding(&ucontext);
  FixupRandomRegs(ucontext);
}

TYPED_TEST(UnicornTracerTest, SetGetRegisters) {
  std::string instructions =
      GetTestSnippet<TypeParam>(TestSnapshot::kSetThreeRegisters);

  UnicornTracer<TypeParam> tracer;
  ASSERT_THAT(tracer.InitSnippet(instructions), IsOk());

  UContext<TypeParam> src, dst;
  RandomizeRegisters(src);
  memset(&dst, 0, sizeof(dst));

  tracer.SetBeforeExecutionCallback([&](TracerControl<TypeParam>& tracer) {
    tracer.SetRegisters(src);
    tracer.GetRegisters(dst);
  });
  tracer.Run(0).IgnoreError();

  // Done after SetRegisters so that we will notice if a field we think is
  // unimplemented actually works.
  ZeroOutUnimplementedRegs(src);

  EXPECT_EQ(src.gregs, dst.gregs);
  EXPECT_EQ(src.fpregs, dst.fpregs);
}

TYPED_TEST(UnicornTracerTest, IterateMappedMemory) {
  UnicornTracer<TypeParam> tracer;
  FuzzingConfig<TypeParam> fuzzing_config = DEFAULT_FUZZING_CONFIG<TypeParam>;
  ASSERT_THAT(tracer.InitSnippet({}, TracerConfig<TypeParam>{}, fuzzing_config),
              IsOk());

  MappedMemoryMap config_memory_map = GetMemoryMapFromConfig(fuzzing_config);
  tracer.SetBeforeExecutionCallback([&](TracerControl<TypeParam>& control) {
    control.IterateMappedMemory([&](uint64_t start, uint64_t limit,
                                    MemoryPerms perms) {
      EXPECT_TRUE(config_memory_map.Contains(start, limit));
      EXPECT_EQ(
          config_memory_map.Perms(start, limit, MemoryPerms::JoinMode::kOr),
          perms);
      EXPECT_EQ(
          config_memory_map.Perms(start, limit, MemoryPerms::JoinMode::kAnd),
          perms);
    });
  });
  ASSERT_THAT(tracer.Run(0), IsOk());
}
}  // namespace

}  // namespace silifuzz
