verilog xil_defaultlib --include "C:/Logiciels/Xilinx/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../MAXCUT_VIVADO.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../MAXCUT_VIVADO.gen/sources_1/bd/design_1/ip/design_1_maxCut_0_0/drivers/maxCut_v0_0/src" --include "../../../../MAXCUT_VIVADO.gen/sources_1/bd/design_1/ipshared/5765/hdl" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../../MAXCUT_VIVADO.gen/sources_1/bd/design_1/ipshared/408d/hdl/verilog/maxCut_AXILiteS_s_axi.v" \
"../../../../MAXCUT_VIVADO.gen/sources_1/bd/design_1/ipshared/408d/hdl/verilog/maxCut_currentSolbkb.v" \
"../../../../MAXCUT_VIVADO.gen/sources_1/bd/design_1/ipshared/408d/hdl/verilog/maxCut_matrix.v" \
"../../../../MAXCUT_VIVADO.gen/sources_1/bd/design_1/ipshared/408d/hdl/verilog/maxCut_mul_mul_8sfYi.v" \
"../../../../MAXCUT_VIVADO.gen/sources_1/bd/design_1/ipshared/408d/hdl/verilog/maxCut_sdiv_32ns_eOg.v" \
"../../../../MAXCUT_VIVADO.gen/sources_1/bd/design_1/ipshared/408d/hdl/verilog/maxCut_urem_29ns_cud.v" \
"../../../../MAXCUT_VIVADO.gen/sources_1/bd/design_1/ipshared/408d/hdl/verilog/maxCut_urem_32ns_dEe.v" \
"../../../../MAXCUT_VIVADO.gen/sources_1/bd/design_1/ipshared/408d/hdl/verilog/maxCut.v" \
"../../../bd/design_1/ip/design_1_maxCut_0_0/sim/design_1_maxCut_0_0.v" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_2/sim/design_1_auto_pc_2.v" \
"../../../bd/design_1/ip/design_1_auto_us_1/sim/design_1_auto_us_1.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
