
TDK_top-prev.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a36c  080001c8  080001c8  000101c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000304  0800a534  0800a534  0001a534  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a838  0800a838  0002008c  2**0
                  CONTENTS
  4 .ARM          00000008  0800a838  0800a838  0001a838  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a840  0800a840  0002008c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800a840  0800a840  0001a840  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a848  0800a848  0001a848  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000008c  20000000  0800a84c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001b40  20000090  0800a8d8  00020090  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20001bd0  0800a8d8  00021bd0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200bc  2**0
                  CONTENTS, READONLY
 13 .debug_info   00021304  00000000  00000000  000200ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000040db  00000000  00000000  00041403  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001110  00000000  00000000  000454e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d49  00000000  00000000  000465f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024cd5  00000000  00000000  00047339  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00018cd4  00000000  00000000  0006c00e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d7653  00000000  00000000  00084ce2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004c14  00000000  00000000  0015c338  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  00160f4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	; (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	; (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	20000090 	.word	0x20000090
 80001e4:	00000000 	.word	0x00000000
 80001e8:	0800a51c 	.word	0x0800a51c

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	; (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	; (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	; (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	20000094 	.word	0x20000094
 8000204:	0800a51c 	.word	0x0800a51c

08000208 <strlen>:
 8000208:	4603      	mov	r3, r0
 800020a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800020e:	2a00      	cmp	r2, #0
 8000210:	d1fb      	bne.n	800020a <strlen+0x2>
 8000212:	1a18      	subs	r0, r3, r0
 8000214:	3801      	subs	r0, #1
 8000216:	4770      	bx	lr

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	; 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__gedf2>:
 80009b4:	f04f 3cff 	mov.w	ip, #4294967295
 80009b8:	e006      	b.n	80009c8 <__cmpdf2+0x4>
 80009ba:	bf00      	nop

080009bc <__ledf2>:
 80009bc:	f04f 0c01 	mov.w	ip, #1
 80009c0:	e002      	b.n	80009c8 <__cmpdf2+0x4>
 80009c2:	bf00      	nop

080009c4 <__cmpdf2>:
 80009c4:	f04f 0c01 	mov.w	ip, #1
 80009c8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009cc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d8:	bf18      	it	ne
 80009da:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009de:	d01b      	beq.n	8000a18 <__cmpdf2+0x54>
 80009e0:	b001      	add	sp, #4
 80009e2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009e6:	bf0c      	ite	eq
 80009e8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ec:	ea91 0f03 	teqne	r1, r3
 80009f0:	bf02      	ittt	eq
 80009f2:	ea90 0f02 	teqeq	r0, r2
 80009f6:	2000      	moveq	r0, #0
 80009f8:	4770      	bxeq	lr
 80009fa:	f110 0f00 	cmn.w	r0, #0
 80009fe:	ea91 0f03 	teq	r1, r3
 8000a02:	bf58      	it	pl
 8000a04:	4299      	cmppl	r1, r3
 8000a06:	bf08      	it	eq
 8000a08:	4290      	cmpeq	r0, r2
 8000a0a:	bf2c      	ite	cs
 8000a0c:	17d8      	asrcs	r0, r3, #31
 8000a0e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a12:	f040 0001 	orr.w	r0, r0, #1
 8000a16:	4770      	bx	lr
 8000a18:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d102      	bne.n	8000a28 <__cmpdf2+0x64>
 8000a22:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a26:	d107      	bne.n	8000a38 <__cmpdf2+0x74>
 8000a28:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d1d6      	bne.n	80009e0 <__cmpdf2+0x1c>
 8000a32:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a36:	d0d3      	beq.n	80009e0 <__cmpdf2+0x1c>
 8000a38:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdrcmple>:
 8000a40:	4684      	mov	ip, r0
 8000a42:	4610      	mov	r0, r2
 8000a44:	4662      	mov	r2, ip
 8000a46:	468c      	mov	ip, r1
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4663      	mov	r3, ip
 8000a4c:	e000      	b.n	8000a50 <__aeabi_cdcmpeq>
 8000a4e:	bf00      	nop

08000a50 <__aeabi_cdcmpeq>:
 8000a50:	b501      	push	{r0, lr}
 8000a52:	f7ff ffb7 	bl	80009c4 <__cmpdf2>
 8000a56:	2800      	cmp	r0, #0
 8000a58:	bf48      	it	mi
 8000a5a:	f110 0f00 	cmnmi.w	r0, #0
 8000a5e:	bd01      	pop	{r0, pc}

08000a60 <__aeabi_dcmpeq>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff fff4 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a68:	bf0c      	ite	eq
 8000a6a:	2001      	moveq	r0, #1
 8000a6c:	2000      	movne	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmplt>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffea 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a7c:	bf34      	ite	cc
 8000a7e:	2001      	movcc	r0, #1
 8000a80:	2000      	movcs	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmple>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffe0 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a90:	bf94      	ite	ls
 8000a92:	2001      	movls	r0, #1
 8000a94:	2000      	movhi	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmpge>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffce 	bl	8000a40 <__aeabi_cdrcmple>
 8000aa4:	bf94      	ite	ls
 8000aa6:	2001      	movls	r0, #1
 8000aa8:	2000      	movhi	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmpgt>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffc4 	bl	8000a40 <__aeabi_cdrcmple>
 8000ab8:	bf34      	ite	cc
 8000aba:	2001      	movcc	r0, #1
 8000abc:	2000      	movcs	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_d2uiz>:
 8000ac4:	004a      	lsls	r2, r1, #1
 8000ac6:	d211      	bcs.n	8000aec <__aeabi_d2uiz+0x28>
 8000ac8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000acc:	d211      	bcs.n	8000af2 <__aeabi_d2uiz+0x2e>
 8000ace:	d50d      	bpl.n	8000aec <__aeabi_d2uiz+0x28>
 8000ad0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ad4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ad8:	d40e      	bmi.n	8000af8 <__aeabi_d2uiz+0x34>
 8000ada:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ade:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ae2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ae6:	fa23 f002 	lsr.w	r0, r3, r2
 8000aea:	4770      	bx	lr
 8000aec:	f04f 0000 	mov.w	r0, #0
 8000af0:	4770      	bx	lr
 8000af2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000af6:	d102      	bne.n	8000afe <__aeabi_d2uiz+0x3a>
 8000af8:	f04f 30ff 	mov.w	r0, #4294967295
 8000afc:	4770      	bx	lr
 8000afe:	f04f 0000 	mov.w	r0, #0
 8000b02:	4770      	bx	lr

08000b04 <__aeabi_uldivmod>:
 8000b04:	b953      	cbnz	r3, 8000b1c <__aeabi_uldivmod+0x18>
 8000b06:	b94a      	cbnz	r2, 8000b1c <__aeabi_uldivmod+0x18>
 8000b08:	2900      	cmp	r1, #0
 8000b0a:	bf08      	it	eq
 8000b0c:	2800      	cmpeq	r0, #0
 8000b0e:	bf1c      	itt	ne
 8000b10:	f04f 31ff 	movne.w	r1, #4294967295
 8000b14:	f04f 30ff 	movne.w	r0, #4294967295
 8000b18:	f000 b970 	b.w	8000dfc <__aeabi_idiv0>
 8000b1c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b20:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b24:	f000 f806 	bl	8000b34 <__udivmoddi4>
 8000b28:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b2c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b30:	b004      	add	sp, #16
 8000b32:	4770      	bx	lr

08000b34 <__udivmoddi4>:
 8000b34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b38:	9e08      	ldr	r6, [sp, #32]
 8000b3a:	460d      	mov	r5, r1
 8000b3c:	4604      	mov	r4, r0
 8000b3e:	460f      	mov	r7, r1
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d14a      	bne.n	8000bda <__udivmoddi4+0xa6>
 8000b44:	428a      	cmp	r2, r1
 8000b46:	4694      	mov	ip, r2
 8000b48:	d965      	bls.n	8000c16 <__udivmoddi4+0xe2>
 8000b4a:	fab2 f382 	clz	r3, r2
 8000b4e:	b143      	cbz	r3, 8000b62 <__udivmoddi4+0x2e>
 8000b50:	fa02 fc03 	lsl.w	ip, r2, r3
 8000b54:	f1c3 0220 	rsb	r2, r3, #32
 8000b58:	409f      	lsls	r7, r3
 8000b5a:	fa20 f202 	lsr.w	r2, r0, r2
 8000b5e:	4317      	orrs	r7, r2
 8000b60:	409c      	lsls	r4, r3
 8000b62:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000b66:	fa1f f58c 	uxth.w	r5, ip
 8000b6a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000b6e:	0c22      	lsrs	r2, r4, #16
 8000b70:	fb0e 7711 	mls	r7, lr, r1, r7
 8000b74:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000b78:	fb01 f005 	mul.w	r0, r1, r5
 8000b7c:	4290      	cmp	r0, r2
 8000b7e:	d90a      	bls.n	8000b96 <__udivmoddi4+0x62>
 8000b80:	eb1c 0202 	adds.w	r2, ip, r2
 8000b84:	f101 37ff 	add.w	r7, r1, #4294967295
 8000b88:	f080 811c 	bcs.w	8000dc4 <__udivmoddi4+0x290>
 8000b8c:	4290      	cmp	r0, r2
 8000b8e:	f240 8119 	bls.w	8000dc4 <__udivmoddi4+0x290>
 8000b92:	3902      	subs	r1, #2
 8000b94:	4462      	add	r2, ip
 8000b96:	1a12      	subs	r2, r2, r0
 8000b98:	b2a4      	uxth	r4, r4
 8000b9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000b9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ba2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000ba6:	fb00 f505 	mul.w	r5, r0, r5
 8000baa:	42a5      	cmp	r5, r4
 8000bac:	d90a      	bls.n	8000bc4 <__udivmoddi4+0x90>
 8000bae:	eb1c 0404 	adds.w	r4, ip, r4
 8000bb2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000bb6:	f080 8107 	bcs.w	8000dc8 <__udivmoddi4+0x294>
 8000bba:	42a5      	cmp	r5, r4
 8000bbc:	f240 8104 	bls.w	8000dc8 <__udivmoddi4+0x294>
 8000bc0:	4464      	add	r4, ip
 8000bc2:	3802      	subs	r0, #2
 8000bc4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000bc8:	1b64      	subs	r4, r4, r5
 8000bca:	2100      	movs	r1, #0
 8000bcc:	b11e      	cbz	r6, 8000bd6 <__udivmoddi4+0xa2>
 8000bce:	40dc      	lsrs	r4, r3
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	e9c6 4300 	strd	r4, r3, [r6]
 8000bd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bda:	428b      	cmp	r3, r1
 8000bdc:	d908      	bls.n	8000bf0 <__udivmoddi4+0xbc>
 8000bde:	2e00      	cmp	r6, #0
 8000be0:	f000 80ed 	beq.w	8000dbe <__udivmoddi4+0x28a>
 8000be4:	2100      	movs	r1, #0
 8000be6:	e9c6 0500 	strd	r0, r5, [r6]
 8000bea:	4608      	mov	r0, r1
 8000bec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bf0:	fab3 f183 	clz	r1, r3
 8000bf4:	2900      	cmp	r1, #0
 8000bf6:	d149      	bne.n	8000c8c <__udivmoddi4+0x158>
 8000bf8:	42ab      	cmp	r3, r5
 8000bfa:	d302      	bcc.n	8000c02 <__udivmoddi4+0xce>
 8000bfc:	4282      	cmp	r2, r0
 8000bfe:	f200 80f8 	bhi.w	8000df2 <__udivmoddi4+0x2be>
 8000c02:	1a84      	subs	r4, r0, r2
 8000c04:	eb65 0203 	sbc.w	r2, r5, r3
 8000c08:	2001      	movs	r0, #1
 8000c0a:	4617      	mov	r7, r2
 8000c0c:	2e00      	cmp	r6, #0
 8000c0e:	d0e2      	beq.n	8000bd6 <__udivmoddi4+0xa2>
 8000c10:	e9c6 4700 	strd	r4, r7, [r6]
 8000c14:	e7df      	b.n	8000bd6 <__udivmoddi4+0xa2>
 8000c16:	b902      	cbnz	r2, 8000c1a <__udivmoddi4+0xe6>
 8000c18:	deff      	udf	#255	; 0xff
 8000c1a:	fab2 f382 	clz	r3, r2
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	f040 8090 	bne.w	8000d44 <__udivmoddi4+0x210>
 8000c24:	1a8a      	subs	r2, r1, r2
 8000c26:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c2a:	fa1f fe8c 	uxth.w	lr, ip
 8000c2e:	2101      	movs	r1, #1
 8000c30:	fbb2 f5f7 	udiv	r5, r2, r7
 8000c34:	fb07 2015 	mls	r0, r7, r5, r2
 8000c38:	0c22      	lsrs	r2, r4, #16
 8000c3a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000c3e:	fb0e f005 	mul.w	r0, lr, r5
 8000c42:	4290      	cmp	r0, r2
 8000c44:	d908      	bls.n	8000c58 <__udivmoddi4+0x124>
 8000c46:	eb1c 0202 	adds.w	r2, ip, r2
 8000c4a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000c4e:	d202      	bcs.n	8000c56 <__udivmoddi4+0x122>
 8000c50:	4290      	cmp	r0, r2
 8000c52:	f200 80cb 	bhi.w	8000dec <__udivmoddi4+0x2b8>
 8000c56:	4645      	mov	r5, r8
 8000c58:	1a12      	subs	r2, r2, r0
 8000c5a:	b2a4      	uxth	r4, r4
 8000c5c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000c60:	fb07 2210 	mls	r2, r7, r0, r2
 8000c64:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c68:	fb0e fe00 	mul.w	lr, lr, r0
 8000c6c:	45a6      	cmp	lr, r4
 8000c6e:	d908      	bls.n	8000c82 <__udivmoddi4+0x14e>
 8000c70:	eb1c 0404 	adds.w	r4, ip, r4
 8000c74:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c78:	d202      	bcs.n	8000c80 <__udivmoddi4+0x14c>
 8000c7a:	45a6      	cmp	lr, r4
 8000c7c:	f200 80bb 	bhi.w	8000df6 <__udivmoddi4+0x2c2>
 8000c80:	4610      	mov	r0, r2
 8000c82:	eba4 040e 	sub.w	r4, r4, lr
 8000c86:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000c8a:	e79f      	b.n	8000bcc <__udivmoddi4+0x98>
 8000c8c:	f1c1 0720 	rsb	r7, r1, #32
 8000c90:	408b      	lsls	r3, r1
 8000c92:	fa22 fc07 	lsr.w	ip, r2, r7
 8000c96:	ea4c 0c03 	orr.w	ip, ip, r3
 8000c9a:	fa05 f401 	lsl.w	r4, r5, r1
 8000c9e:	fa20 f307 	lsr.w	r3, r0, r7
 8000ca2:	40fd      	lsrs	r5, r7
 8000ca4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ca8:	4323      	orrs	r3, r4
 8000caa:	fbb5 f8f9 	udiv	r8, r5, r9
 8000cae:	fa1f fe8c 	uxth.w	lr, ip
 8000cb2:	fb09 5518 	mls	r5, r9, r8, r5
 8000cb6:	0c1c      	lsrs	r4, r3, #16
 8000cb8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000cbc:	fb08 f50e 	mul.w	r5, r8, lr
 8000cc0:	42a5      	cmp	r5, r4
 8000cc2:	fa02 f201 	lsl.w	r2, r2, r1
 8000cc6:	fa00 f001 	lsl.w	r0, r0, r1
 8000cca:	d90b      	bls.n	8000ce4 <__udivmoddi4+0x1b0>
 8000ccc:	eb1c 0404 	adds.w	r4, ip, r4
 8000cd0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000cd4:	f080 8088 	bcs.w	8000de8 <__udivmoddi4+0x2b4>
 8000cd8:	42a5      	cmp	r5, r4
 8000cda:	f240 8085 	bls.w	8000de8 <__udivmoddi4+0x2b4>
 8000cde:	f1a8 0802 	sub.w	r8, r8, #2
 8000ce2:	4464      	add	r4, ip
 8000ce4:	1b64      	subs	r4, r4, r5
 8000ce6:	b29d      	uxth	r5, r3
 8000ce8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000cec:	fb09 4413 	mls	r4, r9, r3, r4
 8000cf0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000cf4:	fb03 fe0e 	mul.w	lr, r3, lr
 8000cf8:	45a6      	cmp	lr, r4
 8000cfa:	d908      	bls.n	8000d0e <__udivmoddi4+0x1da>
 8000cfc:	eb1c 0404 	adds.w	r4, ip, r4
 8000d00:	f103 35ff 	add.w	r5, r3, #4294967295
 8000d04:	d26c      	bcs.n	8000de0 <__udivmoddi4+0x2ac>
 8000d06:	45a6      	cmp	lr, r4
 8000d08:	d96a      	bls.n	8000de0 <__udivmoddi4+0x2ac>
 8000d0a:	3b02      	subs	r3, #2
 8000d0c:	4464      	add	r4, ip
 8000d0e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d12:	fba3 9502 	umull	r9, r5, r3, r2
 8000d16:	eba4 040e 	sub.w	r4, r4, lr
 8000d1a:	42ac      	cmp	r4, r5
 8000d1c:	46c8      	mov	r8, r9
 8000d1e:	46ae      	mov	lr, r5
 8000d20:	d356      	bcc.n	8000dd0 <__udivmoddi4+0x29c>
 8000d22:	d053      	beq.n	8000dcc <__udivmoddi4+0x298>
 8000d24:	b156      	cbz	r6, 8000d3c <__udivmoddi4+0x208>
 8000d26:	ebb0 0208 	subs.w	r2, r0, r8
 8000d2a:	eb64 040e 	sbc.w	r4, r4, lr
 8000d2e:	fa04 f707 	lsl.w	r7, r4, r7
 8000d32:	40ca      	lsrs	r2, r1
 8000d34:	40cc      	lsrs	r4, r1
 8000d36:	4317      	orrs	r7, r2
 8000d38:	e9c6 7400 	strd	r7, r4, [r6]
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	2100      	movs	r1, #0
 8000d40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d44:	f1c3 0120 	rsb	r1, r3, #32
 8000d48:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d4c:	fa20 f201 	lsr.w	r2, r0, r1
 8000d50:	fa25 f101 	lsr.w	r1, r5, r1
 8000d54:	409d      	lsls	r5, r3
 8000d56:	432a      	orrs	r2, r5
 8000d58:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d5c:	fa1f fe8c 	uxth.w	lr, ip
 8000d60:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d64:	fb07 1510 	mls	r5, r7, r0, r1
 8000d68:	0c11      	lsrs	r1, r2, #16
 8000d6a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000d6e:	fb00 f50e 	mul.w	r5, r0, lr
 8000d72:	428d      	cmp	r5, r1
 8000d74:	fa04 f403 	lsl.w	r4, r4, r3
 8000d78:	d908      	bls.n	8000d8c <__udivmoddi4+0x258>
 8000d7a:	eb1c 0101 	adds.w	r1, ip, r1
 8000d7e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000d82:	d22f      	bcs.n	8000de4 <__udivmoddi4+0x2b0>
 8000d84:	428d      	cmp	r5, r1
 8000d86:	d92d      	bls.n	8000de4 <__udivmoddi4+0x2b0>
 8000d88:	3802      	subs	r0, #2
 8000d8a:	4461      	add	r1, ip
 8000d8c:	1b49      	subs	r1, r1, r5
 8000d8e:	b292      	uxth	r2, r2
 8000d90:	fbb1 f5f7 	udiv	r5, r1, r7
 8000d94:	fb07 1115 	mls	r1, r7, r5, r1
 8000d98:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000d9c:	fb05 f10e 	mul.w	r1, r5, lr
 8000da0:	4291      	cmp	r1, r2
 8000da2:	d908      	bls.n	8000db6 <__udivmoddi4+0x282>
 8000da4:	eb1c 0202 	adds.w	r2, ip, r2
 8000da8:	f105 38ff 	add.w	r8, r5, #4294967295
 8000dac:	d216      	bcs.n	8000ddc <__udivmoddi4+0x2a8>
 8000dae:	4291      	cmp	r1, r2
 8000db0:	d914      	bls.n	8000ddc <__udivmoddi4+0x2a8>
 8000db2:	3d02      	subs	r5, #2
 8000db4:	4462      	add	r2, ip
 8000db6:	1a52      	subs	r2, r2, r1
 8000db8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000dbc:	e738      	b.n	8000c30 <__udivmoddi4+0xfc>
 8000dbe:	4631      	mov	r1, r6
 8000dc0:	4630      	mov	r0, r6
 8000dc2:	e708      	b.n	8000bd6 <__udivmoddi4+0xa2>
 8000dc4:	4639      	mov	r1, r7
 8000dc6:	e6e6      	b.n	8000b96 <__udivmoddi4+0x62>
 8000dc8:	4610      	mov	r0, r2
 8000dca:	e6fb      	b.n	8000bc4 <__udivmoddi4+0x90>
 8000dcc:	4548      	cmp	r0, r9
 8000dce:	d2a9      	bcs.n	8000d24 <__udivmoddi4+0x1f0>
 8000dd0:	ebb9 0802 	subs.w	r8, r9, r2
 8000dd4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000dd8:	3b01      	subs	r3, #1
 8000dda:	e7a3      	b.n	8000d24 <__udivmoddi4+0x1f0>
 8000ddc:	4645      	mov	r5, r8
 8000dde:	e7ea      	b.n	8000db6 <__udivmoddi4+0x282>
 8000de0:	462b      	mov	r3, r5
 8000de2:	e794      	b.n	8000d0e <__udivmoddi4+0x1da>
 8000de4:	4640      	mov	r0, r8
 8000de6:	e7d1      	b.n	8000d8c <__udivmoddi4+0x258>
 8000de8:	46d0      	mov	r8, sl
 8000dea:	e77b      	b.n	8000ce4 <__udivmoddi4+0x1b0>
 8000dec:	3d02      	subs	r5, #2
 8000dee:	4462      	add	r2, ip
 8000df0:	e732      	b.n	8000c58 <__udivmoddi4+0x124>
 8000df2:	4608      	mov	r0, r1
 8000df4:	e70a      	b.n	8000c0c <__udivmoddi4+0xd8>
 8000df6:	4464      	add	r4, ip
 8000df8:	3802      	subs	r0, #2
 8000dfa:	e742      	b.n	8000c82 <__udivmoddi4+0x14e>

08000dfc <__aeabi_idiv0>:
 8000dfc:	4770      	bx	lr
 8000dfe:	bf00      	nop

08000e00 <_ZN3ros16normalizeSecNSecERmS0_>:
#include "ros/time.h"

namespace ros
{
void normalizeSecNSec(uint32_t& sec, uint32_t& nsec)
{
 8000e00:	b480      	push	{r7}
 8000e02:	b085      	sub	sp, #20
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	6078      	str	r0, [r7, #4]
 8000e08:	6039      	str	r1, [r7, #0]
  uint32_t nsec_part = nsec % 1000000000UL;
 8000e0a:	683b      	ldr	r3, [r7, #0]
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	0a5a      	lsrs	r2, r3, #9
 8000e10:	490f      	ldr	r1, [pc, #60]	; (8000e50 <_ZN3ros16normalizeSecNSecERmS0_+0x50>)
 8000e12:	fba1 1202 	umull	r1, r2, r1, r2
 8000e16:	09d2      	lsrs	r2, r2, #7
 8000e18:	490e      	ldr	r1, [pc, #56]	; (8000e54 <_ZN3ros16normalizeSecNSecERmS0_+0x54>)
 8000e1a:	fb01 f202 	mul.w	r2, r1, r2
 8000e1e:	1a9b      	subs	r3, r3, r2
 8000e20:	60fb      	str	r3, [r7, #12]
  uint32_t sec_part = nsec / 1000000000UL;
 8000e22:	683b      	ldr	r3, [r7, #0]
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	0a5b      	lsrs	r3, r3, #9
 8000e28:	4a09      	ldr	r2, [pc, #36]	; (8000e50 <_ZN3ros16normalizeSecNSecERmS0_+0x50>)
 8000e2a:	fba2 2303 	umull	r2, r3, r2, r3
 8000e2e:	09db      	lsrs	r3, r3, #7
 8000e30:	60bb      	str	r3, [r7, #8]
  sec += sec_part;
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	681a      	ldr	r2, [r3, #0]
 8000e36:	68bb      	ldr	r3, [r7, #8]
 8000e38:	441a      	add	r2, r3
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	601a      	str	r2, [r3, #0]
  nsec = nsec_part;
 8000e3e:	683b      	ldr	r3, [r7, #0]
 8000e40:	68fa      	ldr	r2, [r7, #12]
 8000e42:	601a      	str	r2, [r3, #0]
}
 8000e44:	bf00      	nop
 8000e46:	3714      	adds	r7, #20
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4e:	4770      	bx	lr
 8000e50:	00044b83 	.word	0x00044b83
 8000e54:	3b9aca00 	.word	0x3b9aca00

08000e58 <HAL_TIM_PeriodElapsedCallback>:
int fu,fl,lu,ll;
double angle_hz = 0.0;
double angle_ev = 0.0;
int t = 0;
int x = 0;
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b082      	sub	sp, #8
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]

	if(htim->Instance == TIM5){
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	4a37      	ldr	r2, [pc, #220]	; (8000f44 <HAL_TIM_PeriodElapsedCallback+0xec>)
 8000e66:	4293      	cmp	r3, r2
 8000e68:	d168      	bne.n	8000f3c <HAL_TIM_PeriodElapsedCallback+0xe4>
		//shooter
		if(reset == 1)	Reset();
 8000e6a:	4b37      	ldr	r3, [pc, #220]	; (8000f48 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	2b01      	cmp	r3, #1
 8000e70:	d102      	bne.n	8000e78 <HAL_TIM_PeriodElapsedCallback+0x20>
 8000e72:	f004 fa85 	bl	8005380 <_Z5Resetv>
 8000e76:	e003      	b.n	8000e80 <HAL_TIM_PeriodElapsedCallback+0x28>
		else{
			shooter_base();
 8000e78:	f003 ffd2 	bl	8004e20 <_Z12shooter_basev>
			base_limit();
 8000e7c:	f004 fb4a 	bl	8005514 <_Z10base_limitv>
		}
		shooter();
 8000e80:	f003 fde6 	bl	8004a50 <_Z7shooterv>
		//laji car
		fl = HAL_GPIO_ReadPin(FLIPING_DOWN_LIMIT_PORT, FLIPING_DOWN_LIMIT_PIN);
 8000e84:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000e88:	4830      	ldr	r0, [pc, #192]	; (8000f4c <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8000e8a:	f005 ffe1 	bl	8006e50 <HAL_GPIO_ReadPin>
 8000e8e:	4603      	mov	r3, r0
 8000e90:	461a      	mov	r2, r3
 8000e92:	4b2f      	ldr	r3, [pc, #188]	; (8000f50 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8000e94:	601a      	str	r2, [r3, #0]
		fu = HAL_GPIO_ReadPin(FLIPING_UP_LIMIT_PORT, FLIPING_UP_LIMIT_PIN);
 8000e96:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e9a:	482e      	ldr	r0, [pc, #184]	; (8000f54 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8000e9c:	f005 ffd8 	bl	8006e50 <HAL_GPIO_ReadPin>
 8000ea0:	4603      	mov	r3, r0
 8000ea2:	461a      	mov	r2, r3
 8000ea4:	4b2c      	ldr	r3, [pc, #176]	; (8000f58 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8000ea6:	601a      	str	r2, [r3, #0]
		ll = HAL_GPIO_ReadPin(LIFTING_DOWN_LIMIT_PORT, LIFTING_DOWN_LIMIT_PIN);
 8000ea8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000eac:	4829      	ldr	r0, [pc, #164]	; (8000f54 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8000eae:	f005 ffcf 	bl	8006e50 <HAL_GPIO_ReadPin>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	461a      	mov	r2, r3
 8000eb6:	4b29      	ldr	r3, [pc, #164]	; (8000f5c <HAL_TIM_PeriodElapsedCallback+0x104>)
 8000eb8:	601a      	str	r2, [r3, #0]
		lu = HAL_GPIO_ReadPin(LIFTING_UP_LIMIT_PORT, LIFTING_UP_LIMIT_PIN);
 8000eba:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ebe:	4825      	ldr	r0, [pc, #148]	; (8000f54 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8000ec0:	f005 ffc6 	bl	8006e50 <HAL_GPIO_ReadPin>
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	461a      	mov	r2, r3
 8000ec8:	4b25      	ldr	r3, [pc, #148]	; (8000f60 <HAL_TIM_PeriodElapsedCallback+0x108>)
 8000eca:	601a      	str	r2, [r3, #0]
		if(laji_cmd == 1){
 8000ecc:	4b25      	ldr	r3, [pc, #148]	; (8000f64 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	2b01      	cmp	r3, #1
 8000ed2:	d104      	bne.n	8000ede <HAL_TIM_PeriodElapsedCallback+0x86>
			cmd = laji_cmd;
 8000ed4:	4b23      	ldr	r3, [pc, #140]	; (8000f64 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	4a23      	ldr	r2, [pc, #140]	; (8000f68 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8000eda:	6013      	str	r3, [r2, #0]
 8000edc:	e007      	b.n	8000eee <HAL_TIM_PeriodElapsedCallback+0x96>
		}
		else if(laji_cmd == 2){
 8000ede:	4b21      	ldr	r3, [pc, #132]	; (8000f64 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	2b02      	cmp	r3, #2
 8000ee4:	d103      	bne.n	8000eee <HAL_TIM_PeriodElapsedCallback+0x96>
			cmd = laji_cmd;
 8000ee6:	4b1f      	ldr	r3, [pc, #124]	; (8000f64 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	4a1f      	ldr	r2, [pc, #124]	; (8000f68 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8000eec:	6013      	str	r3, [r2, #0]
		}
		if(laji_reset == 1){
 8000eee:	4b1f      	ldr	r3, [pc, #124]	; (8000f6c <HAL_TIM_PeriodElapsedCallback+0x114>)
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	2b01      	cmp	r3, #1
 8000ef4:	d102      	bne.n	8000efc <HAL_TIM_PeriodElapsedCallback+0xa4>
			laji_Reset();
 8000ef6:	f000 f953 	bl	80011a0 <_Z10laji_Resetv>
 8000efa:	e001      	b.n	8000f00 <HAL_TIM_PeriodElapsedCallback+0xa8>
		}
		else{
			laji_control();
 8000efc:	f000 f976 	bl	80011ec <_Z12laji_controlv>
		}
		t++;
 8000f00:	4b1b      	ldr	r3, [pc, #108]	; (8000f70 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	3301      	adds	r3, #1
 8000f06:	4a1a      	ldr	r2, [pc, #104]	; (8000f70 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8000f08:	6013      	str	r3, [r2, #0]
		if(t%20 == 0){
 8000f0a:	4b19      	ldr	r3, [pc, #100]	; (8000f70 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8000f0c:	6819      	ldr	r1, [r3, #0]
 8000f0e:	4b19      	ldr	r3, [pc, #100]	; (8000f74 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8000f10:	fb83 2301 	smull	r2, r3, r3, r1
 8000f14:	10da      	asrs	r2, r3, #3
 8000f16:	17cb      	asrs	r3, r1, #31
 8000f18:	1ad2      	subs	r2, r2, r3
 8000f1a:	4613      	mov	r3, r2
 8000f1c:	009b      	lsls	r3, r3, #2
 8000f1e:	4413      	add	r3, r2
 8000f20:	009b      	lsls	r3, r3, #2
 8000f22:	1aca      	subs	r2, r1, r3
 8000f24:	2a00      	cmp	r2, #0
 8000f26:	d109      	bne.n	8000f3c <HAL_TIM_PeriodElapsedCallback+0xe4>
			t = 0;
 8000f28:	4b11      	ldr	r3, [pc, #68]	; (8000f70 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	601a      	str	r2, [r3, #0]
			x++;
 8000f2e:	4b12      	ldr	r3, [pc, #72]	; (8000f78 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	3301      	adds	r3, #1
 8000f34:	4a10      	ldr	r2, [pc, #64]	; (8000f78 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8000f36:	6013      	str	r3, [r2, #0]
			pub();
 8000f38:	f002 fd36 	bl	80039a8 <_Z3pubv>
		}
	}
}
 8000f3c:	bf00      	nop
 8000f3e:	3708      	adds	r7, #8
 8000f40:	46bd      	mov	sp, r7
 8000f42:	bd80      	pop	{r7, pc}
 8000f44:	40000c00 	.word	0x40000c00
 8000f48:	20000014 	.word	0x20000014
 8000f4c:	40020000 	.word	0x40020000
 8000f50:	200000b0 	.word	0x200000b0
 8000f54:	40020800 	.word	0x40020800
 8000f58:	200000ac 	.word	0x200000ac
 8000f5c:	200000b8 	.word	0x200000b8
 8000f60:	200000b4 	.word	0x200000b4
 8000f64:	200000e0 	.word	0x200000e0
 8000f68:	200000e4 	.word	0x200000e4
 8000f6c:	20000000 	.word	0x20000000
 8000f70:	200000d0 	.word	0x200000d0
 8000f74:	66666667 	.word	0x66666667
 8000f78:	200000d4 	.word	0x200000d4

08000f7c <_Z13fliping_statei>:
laji fliping;
laji lifting;
int laji_reset = 1;
int laji_cmd, cmd, laji_ok = 1;

int fliping_state(int f_dir){
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b088      	sub	sp, #32
 8000f80:	af04      	add	r7, sp, #16
 8000f82:	6078      	str	r0, [r7, #4]
 int ENA = 0;
 8000f84:	2300      	movs	r3, #0
 8000f86:	60fb      	str	r3, [r7, #12]
 if(f_dir == 1){
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	2b01      	cmp	r3, #1
 8000f8c:	d127      	bne.n	8000fde <_Z13fliping_statei+0x62>
  fliping.move(1,0, FLIPING_INA_PORT,FLIPING_INA_PIN,FLIPING_INB_PORT,FLIPING_INB_PIN);
 8000f8e:	2301      	movs	r3, #1
 8000f90:	9302      	str	r3, [sp, #8]
 8000f92:	4b29      	ldr	r3, [pc, #164]	; (8001038 <_Z13fliping_statei+0xbc>)
 8000f94:	9301      	str	r3, [sp, #4]
 8000f96:	2310      	movs	r3, #16
 8000f98:	9300      	str	r3, [sp, #0]
 8000f9a:	4b28      	ldr	r3, [pc, #160]	; (800103c <_Z13fliping_statei+0xc0>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	2101      	movs	r1, #1
 8000fa0:	4827      	ldr	r0, [pc, #156]	; (8001040 <_Z13fliping_statei+0xc4>)
 8000fa2:	f000 f8b3 	bl	800110c <_ZN4laji4moveEiiP12GPIO_TypeDeftS1_t>
  if(HAL_GPIO_ReadPin(FLIPING_DOWN_LIMIT_PORT, FLIPING_DOWN_LIMIT_PIN)){
 8000fa6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000faa:	4824      	ldr	r0, [pc, #144]	; (800103c <_Z13fliping_statei+0xc0>)
 8000fac:	f005 ff50 	bl	8006e50 <HAL_GPIO_ReadPin>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	bf14      	ite	ne
 8000fb6:	2301      	movne	r3, #1
 8000fb8:	2300      	moveq	r3, #0
 8000fba:	b2db      	uxtb	r3, r3
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d035      	beq.n	800102c <_Z13fliping_statei+0xb0>
   fliping.move(0,0, FLIPING_INA_PORT,FLIPING_INA_PIN,FLIPING_INB_PORT,FLIPING_INB_PIN);
 8000fc0:	2301      	movs	r3, #1
 8000fc2:	9302      	str	r3, [sp, #8]
 8000fc4:	4b1c      	ldr	r3, [pc, #112]	; (8001038 <_Z13fliping_statei+0xbc>)
 8000fc6:	9301      	str	r3, [sp, #4]
 8000fc8:	2310      	movs	r3, #16
 8000fca:	9300      	str	r3, [sp, #0]
 8000fcc:	4b1b      	ldr	r3, [pc, #108]	; (800103c <_Z13fliping_statei+0xc0>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	2100      	movs	r1, #0
 8000fd2:	481b      	ldr	r0, [pc, #108]	; (8001040 <_Z13fliping_statei+0xc4>)
 8000fd4:	f000 f89a 	bl	800110c <_ZN4laji4moveEiiP12GPIO_TypeDeftS1_t>
   ENA = 1;
 8000fd8:	2301      	movs	r3, #1
 8000fda:	60fb      	str	r3, [r7, #12]
 8000fdc:	e026      	b.n	800102c <_Z13fliping_statei+0xb0>
  }
 }
 else{ //f_dir == 0
  fliping.move(0,1, FLIPING_INA_PORT,FLIPING_INA_PIN,FLIPING_INB_PORT,FLIPING_INB_PIN);
 8000fde:	2301      	movs	r3, #1
 8000fe0:	9302      	str	r3, [sp, #8]
 8000fe2:	4b15      	ldr	r3, [pc, #84]	; (8001038 <_Z13fliping_statei+0xbc>)
 8000fe4:	9301      	str	r3, [sp, #4]
 8000fe6:	2310      	movs	r3, #16
 8000fe8:	9300      	str	r3, [sp, #0]
 8000fea:	4b14      	ldr	r3, [pc, #80]	; (800103c <_Z13fliping_statei+0xc0>)
 8000fec:	2201      	movs	r2, #1
 8000fee:	2100      	movs	r1, #0
 8000ff0:	4813      	ldr	r0, [pc, #76]	; (8001040 <_Z13fliping_statei+0xc4>)
 8000ff2:	f000 f88b 	bl	800110c <_ZN4laji4moveEiiP12GPIO_TypeDeftS1_t>
  if(HAL_GPIO_ReadPin(FLIPING_UP_LIMIT_PORT, FLIPING_UP_LIMIT_PIN)){
 8000ff6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ffa:	4812      	ldr	r0, [pc, #72]	; (8001044 <_Z13fliping_statei+0xc8>)
 8000ffc:	f005 ff28 	bl	8006e50 <HAL_GPIO_ReadPin>
 8001000:	4603      	mov	r3, r0
 8001002:	2b00      	cmp	r3, #0
 8001004:	bf14      	ite	ne
 8001006:	2301      	movne	r3, #1
 8001008:	2300      	moveq	r3, #0
 800100a:	b2db      	uxtb	r3, r3
 800100c:	2b00      	cmp	r3, #0
 800100e:	d00d      	beq.n	800102c <_Z13fliping_statei+0xb0>
   fliping.move(0,0, FLIPING_INA_PORT,FLIPING_INA_PIN,FLIPING_INB_PORT,FLIPING_INB_PIN);
 8001010:	2301      	movs	r3, #1
 8001012:	9302      	str	r3, [sp, #8]
 8001014:	4b08      	ldr	r3, [pc, #32]	; (8001038 <_Z13fliping_statei+0xbc>)
 8001016:	9301      	str	r3, [sp, #4]
 8001018:	2310      	movs	r3, #16
 800101a:	9300      	str	r3, [sp, #0]
 800101c:	4b07      	ldr	r3, [pc, #28]	; (800103c <_Z13fliping_statei+0xc0>)
 800101e:	2200      	movs	r2, #0
 8001020:	2100      	movs	r1, #0
 8001022:	4807      	ldr	r0, [pc, #28]	; (8001040 <_Z13fliping_statei+0xc4>)
 8001024:	f000 f872 	bl	800110c <_ZN4laji4moveEiiP12GPIO_TypeDeftS1_t>
   ENA = 1;
 8001028:	2301      	movs	r3, #1
 800102a:	60fb      	str	r3, [r7, #12]
  }
 }
 return ENA;
 800102c:	68fb      	ldr	r3, [r7, #12]
}
 800102e:	4618      	mov	r0, r3
 8001030:	3710      	adds	r7, #16
 8001032:	46bd      	mov	sp, r7
 8001034:	bd80      	pop	{r7, pc}
 8001036:	bf00      	nop
 8001038:	40020400 	.word	0x40020400
 800103c:	40020000 	.word	0x40020000
 8001040:	200000d8 	.word	0x200000d8
 8001044:	40020800 	.word	0x40020800

08001048 <_Z13lifting_statei>:
int lifting_state(int l_dir){
 8001048:	b580      	push	{r7, lr}
 800104a:	b088      	sub	sp, #32
 800104c:	af04      	add	r7, sp, #16
 800104e:	6078      	str	r0, [r7, #4]
 int ENB = 0;
 8001050:	2300      	movs	r3, #0
 8001052:	60fb      	str	r3, [r7, #12]
 if(l_dir == 1){
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	2b01      	cmp	r3, #1
 8001058:	d127      	bne.n	80010aa <_Z13lifting_statei+0x62>
  lifting.move(1,0, LIFTING_INA_PORT,LIFTING_INA_PIN,LIFTING_INB_PORT,LIFTING_INB_PIN);
 800105a:	2304      	movs	r3, #4
 800105c:	9302      	str	r3, [sp, #8]
 800105e:	4b29      	ldr	r3, [pc, #164]	; (8001104 <_Z13lifting_statei+0xbc>)
 8001060:	9301      	str	r3, [sp, #4]
 8001062:	2308      	movs	r3, #8
 8001064:	9300      	str	r3, [sp, #0]
 8001066:	4b27      	ldr	r3, [pc, #156]	; (8001104 <_Z13lifting_statei+0xbc>)
 8001068:	2200      	movs	r2, #0
 800106a:	2101      	movs	r1, #1
 800106c:	4826      	ldr	r0, [pc, #152]	; (8001108 <_Z13lifting_statei+0xc0>)
 800106e:	f000 f84d 	bl	800110c <_ZN4laji4moveEiiP12GPIO_TypeDeftS1_t>
  if(HAL_GPIO_ReadPin(LIFTING_DOWN_LIMIT_PORT, LIFTING_DOWN_LIMIT_PIN)){
 8001072:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001076:	4823      	ldr	r0, [pc, #140]	; (8001104 <_Z13lifting_statei+0xbc>)
 8001078:	f005 feea 	bl	8006e50 <HAL_GPIO_ReadPin>
 800107c:	4603      	mov	r3, r0
 800107e:	2b00      	cmp	r3, #0
 8001080:	bf14      	ite	ne
 8001082:	2301      	movne	r3, #1
 8001084:	2300      	moveq	r3, #0
 8001086:	b2db      	uxtb	r3, r3
 8001088:	2b00      	cmp	r3, #0
 800108a:	d035      	beq.n	80010f8 <_Z13lifting_statei+0xb0>
   lifting.move(0,0, LIFTING_INA_PORT,LIFTING_INA_PIN,LIFTING_INB_PORT,LIFTING_INB_PIN);
 800108c:	2304      	movs	r3, #4
 800108e:	9302      	str	r3, [sp, #8]
 8001090:	4b1c      	ldr	r3, [pc, #112]	; (8001104 <_Z13lifting_statei+0xbc>)
 8001092:	9301      	str	r3, [sp, #4]
 8001094:	2308      	movs	r3, #8
 8001096:	9300      	str	r3, [sp, #0]
 8001098:	4b1a      	ldr	r3, [pc, #104]	; (8001104 <_Z13lifting_statei+0xbc>)
 800109a:	2200      	movs	r2, #0
 800109c:	2100      	movs	r1, #0
 800109e:	481a      	ldr	r0, [pc, #104]	; (8001108 <_Z13lifting_statei+0xc0>)
 80010a0:	f000 f834 	bl	800110c <_ZN4laji4moveEiiP12GPIO_TypeDeftS1_t>
   ENB = 1;
 80010a4:	2301      	movs	r3, #1
 80010a6:	60fb      	str	r3, [r7, #12]
 80010a8:	e026      	b.n	80010f8 <_Z13lifting_statei+0xb0>
  }
 }
 else{ //l_dir == 0
  lifting.move(0,1, LIFTING_INA_PORT,LIFTING_INA_PIN,LIFTING_INB_PORT,LIFTING_INB_PIN);
 80010aa:	2304      	movs	r3, #4
 80010ac:	9302      	str	r3, [sp, #8]
 80010ae:	4b15      	ldr	r3, [pc, #84]	; (8001104 <_Z13lifting_statei+0xbc>)
 80010b0:	9301      	str	r3, [sp, #4]
 80010b2:	2308      	movs	r3, #8
 80010b4:	9300      	str	r3, [sp, #0]
 80010b6:	4b13      	ldr	r3, [pc, #76]	; (8001104 <_Z13lifting_statei+0xbc>)
 80010b8:	2201      	movs	r2, #1
 80010ba:	2100      	movs	r1, #0
 80010bc:	4812      	ldr	r0, [pc, #72]	; (8001108 <_Z13lifting_statei+0xc0>)
 80010be:	f000 f825 	bl	800110c <_ZN4laji4moveEiiP12GPIO_TypeDeftS1_t>
  if(HAL_GPIO_ReadPin(LIFTING_UP_LIMIT_PORT, LIFTING_UP_LIMIT_PIN)){
 80010c2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80010c6:	480f      	ldr	r0, [pc, #60]	; (8001104 <_Z13lifting_statei+0xbc>)
 80010c8:	f005 fec2 	bl	8006e50 <HAL_GPIO_ReadPin>
 80010cc:	4603      	mov	r3, r0
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	bf14      	ite	ne
 80010d2:	2301      	movne	r3, #1
 80010d4:	2300      	moveq	r3, #0
 80010d6:	b2db      	uxtb	r3, r3
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d00d      	beq.n	80010f8 <_Z13lifting_statei+0xb0>
   lifting.move(0,0, LIFTING_INA_PORT,LIFTING_INA_PIN,LIFTING_INB_PORT,LIFTING_INB_PIN);
 80010dc:	2304      	movs	r3, #4
 80010de:	9302      	str	r3, [sp, #8]
 80010e0:	4b08      	ldr	r3, [pc, #32]	; (8001104 <_Z13lifting_statei+0xbc>)
 80010e2:	9301      	str	r3, [sp, #4]
 80010e4:	2308      	movs	r3, #8
 80010e6:	9300      	str	r3, [sp, #0]
 80010e8:	4b06      	ldr	r3, [pc, #24]	; (8001104 <_Z13lifting_statei+0xbc>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	2100      	movs	r1, #0
 80010ee:	4806      	ldr	r0, [pc, #24]	; (8001108 <_Z13lifting_statei+0xc0>)
 80010f0:	f000 f80c 	bl	800110c <_ZN4laji4moveEiiP12GPIO_TypeDeftS1_t>
   ENB = 1;
 80010f4:	2301      	movs	r3, #1
 80010f6:	60fb      	str	r3, [r7, #12]
  }
 }
 return ENB;
 80010f8:	68fb      	ldr	r3, [r7, #12]
}
 80010fa:	4618      	mov	r0, r3
 80010fc:	3710      	adds	r7, #16
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}
 8001102:	bf00      	nop
 8001104:	40020800 	.word	0x40020800
 8001108:	200000dc 	.word	0x200000dc

0800110c <_ZN4laji4moveEiiP12GPIO_TypeDeftS1_t>:
void laji::move(int INA, int INB, GPIO_TypeDef* GPIOxA,uint16_t GPIO_PinA, GPIO_TypeDef* GPIOxB,uint16_t GPIO_PinB){
 800110c:	b580      	push	{r7, lr}
 800110e:	b084      	sub	sp, #16
 8001110:	af00      	add	r7, sp, #0
 8001112:	60f8      	str	r0, [r7, #12]
 8001114:	60b9      	str	r1, [r7, #8]
 8001116:	607a      	str	r2, [r7, #4]
 8001118:	603b      	str	r3, [r7, #0]
 if( (INA == 0 && INB == 0) || (INA == 1 && INB == 1) ){
 800111a:	68bb      	ldr	r3, [r7, #8]
 800111c:	2b00      	cmp	r3, #0
 800111e:	d102      	bne.n	8001126 <_ZN4laji4moveEiiP12GPIO_TypeDeftS1_t+0x1a>
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	2b00      	cmp	r3, #0
 8001124:	d005      	beq.n	8001132 <_ZN4laji4moveEiiP12GPIO_TypeDeftS1_t+0x26>
 8001126:	68bb      	ldr	r3, [r7, #8]
 8001128:	2b01      	cmp	r3, #1
 800112a:	d10f      	bne.n	800114c <_ZN4laji4moveEiiP12GPIO_TypeDeftS1_t+0x40>
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	2b01      	cmp	r3, #1
 8001130:	d10c      	bne.n	800114c <_ZN4laji4moveEiiP12GPIO_TypeDeftS1_t+0x40>
  HAL_GPIO_WritePin(GPIOxA, GPIO_PinA, GPIO_PIN_RESET);
 8001132:	8b3b      	ldrh	r3, [r7, #24]
 8001134:	2200      	movs	r2, #0
 8001136:	4619      	mov	r1, r3
 8001138:	6838      	ldr	r0, [r7, #0]
 800113a:	f005 fea1 	bl	8006e80 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOxB, GPIO_PinB, GPIO_PIN_RESET);
 800113e:	8c3b      	ldrh	r3, [r7, #32]
 8001140:	2200      	movs	r2, #0
 8001142:	4619      	mov	r1, r3
 8001144:	69f8      	ldr	r0, [r7, #28]
 8001146:	f005 fe9b 	bl	8006e80 <HAL_GPIO_WritePin>
 800114a:	e025      	b.n	8001198 <_ZN4laji4moveEiiP12GPIO_TypeDeftS1_t+0x8c>
 }
 else if( INA == 1 && INB == 0 ){
 800114c:	68bb      	ldr	r3, [r7, #8]
 800114e:	2b01      	cmp	r3, #1
 8001150:	d10f      	bne.n	8001172 <_ZN4laji4moveEiiP12GPIO_TypeDeftS1_t+0x66>
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	2b00      	cmp	r3, #0
 8001156:	d10c      	bne.n	8001172 <_ZN4laji4moveEiiP12GPIO_TypeDeftS1_t+0x66>
  HAL_GPIO_WritePin(GPIOxA, GPIO_PinA, GPIO_PIN_SET);
 8001158:	8b3b      	ldrh	r3, [r7, #24]
 800115a:	2201      	movs	r2, #1
 800115c:	4619      	mov	r1, r3
 800115e:	6838      	ldr	r0, [r7, #0]
 8001160:	f005 fe8e 	bl	8006e80 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOxB, GPIO_PinB, GPIO_PIN_RESET);
 8001164:	8c3b      	ldrh	r3, [r7, #32]
 8001166:	2200      	movs	r2, #0
 8001168:	4619      	mov	r1, r3
 800116a:	69f8      	ldr	r0, [r7, #28]
 800116c:	f005 fe88 	bl	8006e80 <HAL_GPIO_WritePin>
 8001170:	e012      	b.n	8001198 <_ZN4laji4moveEiiP12GPIO_TypeDeftS1_t+0x8c>
 }
 else if( INA == 0 && INB == 1 ){
 8001172:	68bb      	ldr	r3, [r7, #8]
 8001174:	2b00      	cmp	r3, #0
 8001176:	d10f      	bne.n	8001198 <_ZN4laji4moveEiiP12GPIO_TypeDeftS1_t+0x8c>
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	2b01      	cmp	r3, #1
 800117c:	d10c      	bne.n	8001198 <_ZN4laji4moveEiiP12GPIO_TypeDeftS1_t+0x8c>
  HAL_GPIO_WritePin(GPIOxA, GPIO_PinA, GPIO_PIN_RESET);
 800117e:	8b3b      	ldrh	r3, [r7, #24]
 8001180:	2200      	movs	r2, #0
 8001182:	4619      	mov	r1, r3
 8001184:	6838      	ldr	r0, [r7, #0]
 8001186:	f005 fe7b 	bl	8006e80 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOxB, GPIO_PinB, GPIO_PIN_SET);
 800118a:	8c3b      	ldrh	r3, [r7, #32]
 800118c:	2201      	movs	r2, #1
 800118e:	4619      	mov	r1, r3
 8001190:	69f8      	ldr	r0, [r7, #28]
 8001192:	f005 fe75 	bl	8006e80 <HAL_GPIO_WritePin>
 }
}
 8001196:	e7ff      	b.n	8001198 <_ZN4laji4moveEiiP12GPIO_TypeDeftS1_t+0x8c>
 8001198:	bf00      	nop
 800119a:	3710      	adds	r7, #16
 800119c:	46bd      	mov	sp, r7
 800119e:	bd80      	pop	{r7, pc}

080011a0 <_Z10laji_Resetv>:
}

//if(msg->pin == 1){
// reset = 1;
//}
void laji_Reset(){
 80011a0:	b580      	push	{r7, lr}
 80011a2:	af00      	add	r7, sp, #0
	if(laji_reset != 0){
 80011a4:	4b0e      	ldr	r3, [pc, #56]	; (80011e0 <_Z10laji_Resetv+0x40>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d00b      	beq.n	80011c4 <_Z10laji_Resetv+0x24>
	lifting.ENA = lifting_state(0);
 80011ac:	2000      	movs	r0, #0
 80011ae:	f7ff ff4b 	bl	8001048 <_Z13lifting_statei>
 80011b2:	4603      	mov	r3, r0
 80011b4:	4a0b      	ldr	r2, [pc, #44]	; (80011e4 <_Z10laji_Resetv+0x44>)
 80011b6:	6013      	str	r3, [r2, #0]
	fliping.ENA = fliping_state(0);
 80011b8:	2000      	movs	r0, #0
 80011ba:	f7ff fedf 	bl	8000f7c <_Z13fliping_statei>
 80011be:	4603      	mov	r3, r0
 80011c0:	4a09      	ldr	r2, [pc, #36]	; (80011e8 <_Z10laji_Resetv+0x48>)
 80011c2:	6013      	str	r3, [r2, #0]
	}
	if(lifting.ENA == 1 && fliping.ENA == 1){
 80011c4:	4b07      	ldr	r3, [pc, #28]	; (80011e4 <_Z10laji_Resetv+0x44>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	2b01      	cmp	r3, #1
 80011ca:	d106      	bne.n	80011da <_Z10laji_Resetv+0x3a>
 80011cc:	4b06      	ldr	r3, [pc, #24]	; (80011e8 <_Z10laji_Resetv+0x48>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	2b01      	cmp	r3, #1
 80011d2:	d102      	bne.n	80011da <_Z10laji_Resetv+0x3a>
	laji_reset = 0;
 80011d4:	4b02      	ldr	r3, [pc, #8]	; (80011e0 <_Z10laji_Resetv+0x40>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	601a      	str	r2, [r3, #0]
	}
}
 80011da:	bf00      	nop
 80011dc:	bd80      	pop	{r7, pc}
 80011de:	bf00      	nop
 80011e0:	20000000 	.word	0x20000000
 80011e4:	200000dc 	.word	0x200000dc
 80011e8:	200000d8 	.word	0x200000d8

080011ec <_Z12laji_controlv>:
// cmd = 1;
//}
//if(msg->data == 2){
// cmd = 2;
//}
void laji_control(){
 80011ec:	b580      	push	{r7, lr}
 80011ee:	af00      	add	r7, sp, #0
 static int a = 0;
 if(cmd == 1){
 80011f0:	4b67      	ldr	r3, [pc, #412]	; (8001390 <_Z12laji_controlv+0x1a4>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	2b01      	cmp	r3, #1
 80011f6:	d114      	bne.n	8001222 <_Z12laji_controlv+0x36>
	 laji_ok = 0;
 80011f8:	4b66      	ldr	r3, [pc, #408]	; (8001394 <_Z12laji_controlv+0x1a8>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	601a      	str	r2, [r3, #0]
	 fliping.ENA = fliping_state(1);
 80011fe:	2001      	movs	r0, #1
 8001200:	f7ff febc 	bl	8000f7c <_Z13fliping_statei>
 8001204:	4603      	mov	r3, r0
 8001206:	4a64      	ldr	r2, [pc, #400]	; (8001398 <_Z12laji_controlv+0x1ac>)
 8001208:	6013      	str	r3, [r2, #0]
  if(fliping.ENA == 1){
 800120a:	4b63      	ldr	r3, [pc, #396]	; (8001398 <_Z12laji_controlv+0x1ac>)
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	2b01      	cmp	r3, #1
 8001210:	f040 80bb 	bne.w	800138a <_Z12laji_controlv+0x19e>
	 cmd = 0;
 8001214:	4b5e      	ldr	r3, [pc, #376]	; (8001390 <_Z12laji_controlv+0x1a4>)
 8001216:	2200      	movs	r2, #0
 8001218:	601a      	str	r2, [r3, #0]
	 laji_ok = 1;
 800121a:	4b5e      	ldr	r3, [pc, #376]	; (8001394 <_Z12laji_controlv+0x1a8>)
 800121c:	2201      	movs	r2, #1
 800121e:	601a      	str	r2, [r3, #0]
 	 	 }
  	 }
  else if(cmd == -1){
	  laji_stop();
  }
}
 8001220:	e0b3      	b.n	800138a <_Z12laji_controlv+0x19e>
 else if(cmd == 2){
 8001222:	4b5b      	ldr	r3, [pc, #364]	; (8001390 <_Z12laji_controlv+0x1a4>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	2b02      	cmp	r3, #2
 8001228:	d160      	bne.n	80012ec <_Z12laji_controlv+0x100>
	 laji_ok = 0;
 800122a:	4b5a      	ldr	r3, [pc, #360]	; (8001394 <_Z12laji_controlv+0x1a8>)
 800122c:	2200      	movs	r2, #0
 800122e:	601a      	str	r2, [r3, #0]
	 if(a%3 == 0){
 8001230:	4b5a      	ldr	r3, [pc, #360]	; (800139c <_Z12laji_controlv+0x1b0>)
 8001232:	6819      	ldr	r1, [r3, #0]
 8001234:	4b5a      	ldr	r3, [pc, #360]	; (80013a0 <_Z12laji_controlv+0x1b4>)
 8001236:	fb83 3201 	smull	r3, r2, r3, r1
 800123a:	17cb      	asrs	r3, r1, #31
 800123c:	1ad2      	subs	r2, r2, r3
 800123e:	4613      	mov	r3, r2
 8001240:	005b      	lsls	r3, r3, #1
 8001242:	4413      	add	r3, r2
 8001244:	1aca      	subs	r2, r1, r3
 8001246:	2a00      	cmp	r2, #0
 8001248:	d110      	bne.n	800126c <_Z12laji_controlv+0x80>
		 lifting.ENA = lifting_state(1);
 800124a:	2001      	movs	r0, #1
 800124c:	f7ff fefc 	bl	8001048 <_Z13lifting_statei>
 8001250:	4603      	mov	r3, r0
 8001252:	4a54      	ldr	r2, [pc, #336]	; (80013a4 <_Z12laji_controlv+0x1b8>)
 8001254:	6013      	str	r3, [r2, #0]
		 if(lifting.ENA == 1){
 8001256:	4b53      	ldr	r3, [pc, #332]	; (80013a4 <_Z12laji_controlv+0x1b8>)
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	2b01      	cmp	r3, #1
 800125c:	f040 8095 	bne.w	800138a <_Z12laji_controlv+0x19e>
			 a++;
 8001260:	4b4e      	ldr	r3, [pc, #312]	; (800139c <_Z12laji_controlv+0x1b0>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	3301      	adds	r3, #1
 8001266:	4a4d      	ldr	r2, [pc, #308]	; (800139c <_Z12laji_controlv+0x1b0>)
 8001268:	6013      	str	r3, [r2, #0]
}
 800126a:	e08e      	b.n	800138a <_Z12laji_controlv+0x19e>
	 else if(a%3 == 1){
 800126c:	4b4b      	ldr	r3, [pc, #300]	; (800139c <_Z12laji_controlv+0x1b0>)
 800126e:	6819      	ldr	r1, [r3, #0]
 8001270:	4b4b      	ldr	r3, [pc, #300]	; (80013a0 <_Z12laji_controlv+0x1b4>)
 8001272:	fb83 3201 	smull	r3, r2, r3, r1
 8001276:	17cb      	asrs	r3, r1, #31
 8001278:	1ad2      	subs	r2, r2, r3
 800127a:	4613      	mov	r3, r2
 800127c:	005b      	lsls	r3, r3, #1
 800127e:	4413      	add	r3, r2
 8001280:	1aca      	subs	r2, r1, r3
 8001282:	2a01      	cmp	r2, #1
 8001284:	d10f      	bne.n	80012a6 <_Z12laji_controlv+0xba>
		 lifting.ENA = lifting_state(0);
 8001286:	2000      	movs	r0, #0
 8001288:	f7ff fede 	bl	8001048 <_Z13lifting_statei>
 800128c:	4603      	mov	r3, r0
 800128e:	4a45      	ldr	r2, [pc, #276]	; (80013a4 <_Z12laji_controlv+0x1b8>)
 8001290:	6013      	str	r3, [r2, #0]
		 if(lifting.ENA == 1){
 8001292:	4b44      	ldr	r3, [pc, #272]	; (80013a4 <_Z12laji_controlv+0x1b8>)
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	2b01      	cmp	r3, #1
 8001298:	d177      	bne.n	800138a <_Z12laji_controlv+0x19e>
			 a++;
 800129a:	4b40      	ldr	r3, [pc, #256]	; (800139c <_Z12laji_controlv+0x1b0>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	3301      	adds	r3, #1
 80012a0:	4a3e      	ldr	r2, [pc, #248]	; (800139c <_Z12laji_controlv+0x1b0>)
 80012a2:	6013      	str	r3, [r2, #0]
}
 80012a4:	e071      	b.n	800138a <_Z12laji_controlv+0x19e>
	 else if(a%3 == 2){
 80012a6:	4b3d      	ldr	r3, [pc, #244]	; (800139c <_Z12laji_controlv+0x1b0>)
 80012a8:	6819      	ldr	r1, [r3, #0]
 80012aa:	4b3d      	ldr	r3, [pc, #244]	; (80013a0 <_Z12laji_controlv+0x1b4>)
 80012ac:	fb83 3201 	smull	r3, r2, r3, r1
 80012b0:	17cb      	asrs	r3, r1, #31
 80012b2:	1ad2      	subs	r2, r2, r3
 80012b4:	4613      	mov	r3, r2
 80012b6:	005b      	lsls	r3, r3, #1
 80012b8:	4413      	add	r3, r2
 80012ba:	1aca      	subs	r2, r1, r3
 80012bc:	2a02      	cmp	r2, #2
 80012be:	d164      	bne.n	800138a <_Z12laji_controlv+0x19e>
		 fliping.ENA = fliping_state(0);
 80012c0:	2000      	movs	r0, #0
 80012c2:	f7ff fe5b 	bl	8000f7c <_Z13fliping_statei>
 80012c6:	4603      	mov	r3, r0
 80012c8:	4a33      	ldr	r2, [pc, #204]	; (8001398 <_Z12laji_controlv+0x1ac>)
 80012ca:	6013      	str	r3, [r2, #0]
		 if(fliping.ENA == 1){
 80012cc:	4b32      	ldr	r3, [pc, #200]	; (8001398 <_Z12laji_controlv+0x1ac>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	2b01      	cmp	r3, #1
 80012d2:	d15a      	bne.n	800138a <_Z12laji_controlv+0x19e>
			 a++;
 80012d4:	4b31      	ldr	r3, [pc, #196]	; (800139c <_Z12laji_controlv+0x1b0>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	3301      	adds	r3, #1
 80012da:	4a30      	ldr	r2, [pc, #192]	; (800139c <_Z12laji_controlv+0x1b0>)
 80012dc:	6013      	str	r3, [r2, #0]
			 cmd = 0;
 80012de:	4b2c      	ldr	r3, [pc, #176]	; (8001390 <_Z12laji_controlv+0x1a4>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	601a      	str	r2, [r3, #0]
			 laji_ok = 1;
 80012e4:	4b2b      	ldr	r3, [pc, #172]	; (8001394 <_Z12laji_controlv+0x1a8>)
 80012e6:	2201      	movs	r2, #1
 80012e8:	601a      	str	r2, [r3, #0]
}
 80012ea:	e04e      	b.n	800138a <_Z12laji_controlv+0x19e>
 else if(cmd == 3){
 80012ec:	4b28      	ldr	r3, [pc, #160]	; (8001390 <_Z12laji_controlv+0x1a4>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	2b03      	cmp	r3, #3
 80012f2:	d113      	bne.n	800131c <_Z12laji_controlv+0x130>
 	 laji_ok = 0;
 80012f4:	4b27      	ldr	r3, [pc, #156]	; (8001394 <_Z12laji_controlv+0x1a8>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	601a      	str	r2, [r3, #0]
 	 fliping.ENA = fliping_state(0);
 80012fa:	2000      	movs	r0, #0
 80012fc:	f7ff fe3e 	bl	8000f7c <_Z13fliping_statei>
 8001300:	4603      	mov	r3, r0
 8001302:	4a25      	ldr	r2, [pc, #148]	; (8001398 <_Z12laji_controlv+0x1ac>)
 8001304:	6013      	str	r3, [r2, #0]
 	 if(fliping.ENA == 1){
 8001306:	4b24      	ldr	r3, [pc, #144]	; (8001398 <_Z12laji_controlv+0x1ac>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	2b01      	cmp	r3, #1
 800130c:	d13d      	bne.n	800138a <_Z12laji_controlv+0x19e>
 		 cmd = 0;
 800130e:	4b20      	ldr	r3, [pc, #128]	; (8001390 <_Z12laji_controlv+0x1a4>)
 8001310:	2200      	movs	r2, #0
 8001312:	601a      	str	r2, [r3, #0]
 	 	 laji_ok = 1;
 8001314:	4b1f      	ldr	r3, [pc, #124]	; (8001394 <_Z12laji_controlv+0x1a8>)
 8001316:	2201      	movs	r2, #1
 8001318:	601a      	str	r2, [r3, #0]
}
 800131a:	e036      	b.n	800138a <_Z12laji_controlv+0x19e>
  else if(cmd == 4){
 800131c:	4b1c      	ldr	r3, [pc, #112]	; (8001390 <_Z12laji_controlv+0x1a4>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	2b04      	cmp	r3, #4
 8001322:	d113      	bne.n	800134c <_Z12laji_controlv+0x160>
 	 laji_ok = 0;
 8001324:	4b1b      	ldr	r3, [pc, #108]	; (8001394 <_Z12laji_controlv+0x1a8>)
 8001326:	2200      	movs	r2, #0
 8001328:	601a      	str	r2, [r3, #0]
 	 lifting.ENA = lifting_state(1);
 800132a:	2001      	movs	r0, #1
 800132c:	f7ff fe8c 	bl	8001048 <_Z13lifting_statei>
 8001330:	4603      	mov	r3, r0
 8001332:	4a1c      	ldr	r2, [pc, #112]	; (80013a4 <_Z12laji_controlv+0x1b8>)
 8001334:	6013      	str	r3, [r2, #0]
 	 if(lifting.ENA == 1){
 8001336:	4b1b      	ldr	r3, [pc, #108]	; (80013a4 <_Z12laji_controlv+0x1b8>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	2b01      	cmp	r3, #1
 800133c:	d125      	bne.n	800138a <_Z12laji_controlv+0x19e>
 		 cmd = 0;
 800133e:	4b14      	ldr	r3, [pc, #80]	; (8001390 <_Z12laji_controlv+0x1a4>)
 8001340:	2200      	movs	r2, #0
 8001342:	601a      	str	r2, [r3, #0]
 		 laji_ok = 1;
 8001344:	4b13      	ldr	r3, [pc, #76]	; (8001394 <_Z12laji_controlv+0x1a8>)
 8001346:	2201      	movs	r2, #1
 8001348:	601a      	str	r2, [r3, #0]
}
 800134a:	e01e      	b.n	800138a <_Z12laji_controlv+0x19e>
  else if(cmd == 5){
 800134c:	4b10      	ldr	r3, [pc, #64]	; (8001390 <_Z12laji_controlv+0x1a4>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	2b05      	cmp	r3, #5
 8001352:	d113      	bne.n	800137c <_Z12laji_controlv+0x190>
 	 laji_ok = 0;
 8001354:	4b0f      	ldr	r3, [pc, #60]	; (8001394 <_Z12laji_controlv+0x1a8>)
 8001356:	2200      	movs	r2, #0
 8001358:	601a      	str	r2, [r3, #0]
 	 lifting.ENA = lifting_state(0);
 800135a:	2000      	movs	r0, #0
 800135c:	f7ff fe74 	bl	8001048 <_Z13lifting_statei>
 8001360:	4603      	mov	r3, r0
 8001362:	4a10      	ldr	r2, [pc, #64]	; (80013a4 <_Z12laji_controlv+0x1b8>)
 8001364:	6013      	str	r3, [r2, #0]
 	 if(lifting.ENA == 1){
 8001366:	4b0f      	ldr	r3, [pc, #60]	; (80013a4 <_Z12laji_controlv+0x1b8>)
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	2b01      	cmp	r3, #1
 800136c:	d10d      	bne.n	800138a <_Z12laji_controlv+0x19e>
 		 cmd = 0;
 800136e:	4b08      	ldr	r3, [pc, #32]	; (8001390 <_Z12laji_controlv+0x1a4>)
 8001370:	2200      	movs	r2, #0
 8001372:	601a      	str	r2, [r3, #0]
 		 laji_ok = 1;
 8001374:	4b07      	ldr	r3, [pc, #28]	; (8001394 <_Z12laji_controlv+0x1a8>)
 8001376:	2201      	movs	r2, #1
 8001378:	601a      	str	r2, [r3, #0]
}
 800137a:	e006      	b.n	800138a <_Z12laji_controlv+0x19e>
  else if(cmd == -1){
 800137c:	4b04      	ldr	r3, [pc, #16]	; (8001390 <_Z12laji_controlv+0x1a4>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001384:	d101      	bne.n	800138a <_Z12laji_controlv+0x19e>
	  laji_stop();
 8001386:	f000 f80f 	bl	80013a8 <_Z9laji_stopv>
}
 800138a:	bf00      	nop
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	200000e4 	.word	0x200000e4
 8001394:	20000004 	.word	0x20000004
 8001398:	200000d8 	.word	0x200000d8
 800139c:	200000e8 	.word	0x200000e8
 80013a0:	55555556 	.word	0x55555556
 80013a4:	200000dc 	.word	0x200000dc

080013a8 <_Z9laji_stopv>:

void laji_stop(){
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b084      	sub	sp, #16
 80013ac:	af04      	add	r7, sp, #16
	fliping.move(0,0, FLIPING_INA_PORT,FLIPING_INA_PIN,FLIPING_INB_PORT,FLIPING_INB_PIN);
 80013ae:	2301      	movs	r3, #1
 80013b0:	9302      	str	r3, [sp, #8]
 80013b2:	4b0c      	ldr	r3, [pc, #48]	; (80013e4 <_Z9laji_stopv+0x3c>)
 80013b4:	9301      	str	r3, [sp, #4]
 80013b6:	2310      	movs	r3, #16
 80013b8:	9300      	str	r3, [sp, #0]
 80013ba:	4b0b      	ldr	r3, [pc, #44]	; (80013e8 <_Z9laji_stopv+0x40>)
 80013bc:	2200      	movs	r2, #0
 80013be:	2100      	movs	r1, #0
 80013c0:	480a      	ldr	r0, [pc, #40]	; (80013ec <_Z9laji_stopv+0x44>)
 80013c2:	f7ff fea3 	bl	800110c <_ZN4laji4moveEiiP12GPIO_TypeDeftS1_t>
	lifting.move(0,0, LIFTING_INA_PORT,LIFTING_INA_PIN,LIFTING_INB_PORT,LIFTING_INB_PIN);
 80013c6:	2304      	movs	r3, #4
 80013c8:	9302      	str	r3, [sp, #8]
 80013ca:	4b09      	ldr	r3, [pc, #36]	; (80013f0 <_Z9laji_stopv+0x48>)
 80013cc:	9301      	str	r3, [sp, #4]
 80013ce:	2308      	movs	r3, #8
 80013d0:	9300      	str	r3, [sp, #0]
 80013d2:	4b07      	ldr	r3, [pc, #28]	; (80013f0 <_Z9laji_stopv+0x48>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	2100      	movs	r1, #0
 80013d8:	4806      	ldr	r0, [pc, #24]	; (80013f4 <_Z9laji_stopv+0x4c>)
 80013da:	f7ff fe97 	bl	800110c <_ZN4laji4moveEiiP12GPIO_TypeDeftS1_t>
}
 80013de:	bf00      	nop
 80013e0:	46bd      	mov	sp, r7
 80013e2:	bd80      	pop	{r7, pc}
 80013e4:	40020400 	.word	0x40020400
 80013e8:	40020000 	.word	0x40020000
 80013ec:	200000d8 	.word	0x200000d8
 80013f0:	40020800 	.word	0x40020800
 80013f4:	200000dc 	.word	0x200000dc

080013f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013fc:	f004 fc8a 	bl	8005d14 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001400:	f000 f818 	bl	8001434 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001404:	f000 fb60 	bl	8001ac8 <MX_GPIO_Init>
  MX_DMA_Init();
 8001408:	f000 fb36 	bl	8001a78 <MX_DMA_Init>
  MX_TIM1_Init();
 800140c:	f000 f880 	bl	8001510 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001410:	f000 f8d6 	bl	80015c0 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001414:	f000 f928 	bl	8001668 <MX_TIM3_Init>
  MX_TIM8_Init();
 8001418:	f000 fa2e 	bl	8001878 <MX_TIM8_Init>
  MX_TIM12_Init();
 800141c:	f000 fab0 	bl	8001980 <MX_TIM12_Init>
  MX_TIM4_Init();
 8001420:	f000 f976 	bl	8001710 <MX_TIM4_Init>
  MX_TIM5_Init();
 8001424:	f000 f9da 	bl	80017dc <MX_TIM5_Init>
  MX_USART2_UART_Init();
 8001428:	f000 fafc 	bl	8001a24 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  main_function();
 800142c:	f000 fc03 	bl	8001c36 <main_function>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001430:	e7fe      	b.n	8001430 <main+0x38>
	...

08001434 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b094      	sub	sp, #80	; 0x50
 8001438:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800143a:	f107 031c 	add.w	r3, r7, #28
 800143e:	2234      	movs	r2, #52	; 0x34
 8001440:	2100      	movs	r1, #0
 8001442:	4618      	mov	r0, r3
 8001444:	f008 ff17 	bl	800a276 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001448:	f107 0308 	add.w	r3, r7, #8
 800144c:	2200      	movs	r2, #0
 800144e:	601a      	str	r2, [r3, #0]
 8001450:	605a      	str	r2, [r3, #4]
 8001452:	609a      	str	r2, [r3, #8]
 8001454:	60da      	str	r2, [r3, #12]
 8001456:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001458:	2300      	movs	r3, #0
 800145a:	607b      	str	r3, [r7, #4]
 800145c:	4b2a      	ldr	r3, [pc, #168]	; (8001508 <SystemClock_Config+0xd4>)
 800145e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001460:	4a29      	ldr	r2, [pc, #164]	; (8001508 <SystemClock_Config+0xd4>)
 8001462:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001466:	6413      	str	r3, [r2, #64]	; 0x40
 8001468:	4b27      	ldr	r3, [pc, #156]	; (8001508 <SystemClock_Config+0xd4>)
 800146a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800146c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001470:	607b      	str	r3, [r7, #4]
 8001472:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001474:	2300      	movs	r3, #0
 8001476:	603b      	str	r3, [r7, #0]
 8001478:	4b24      	ldr	r3, [pc, #144]	; (800150c <SystemClock_Config+0xd8>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001480:	4a22      	ldr	r2, [pc, #136]	; (800150c <SystemClock_Config+0xd8>)
 8001482:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001486:	6013      	str	r3, [r2, #0]
 8001488:	4b20      	ldr	r3, [pc, #128]	; (800150c <SystemClock_Config+0xd8>)
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001490:	603b      	str	r3, [r7, #0]
 8001492:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001494:	2301      	movs	r3, #1
 8001496:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001498:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800149c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800149e:	2302      	movs	r3, #2
 80014a0:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80014a2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80014a6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 80014a8:	2304      	movs	r3, #4
 80014aa:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 64;
 80014ac:	2340      	movs	r3, #64	; 0x40
 80014ae:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80014b0:	2302      	movs	r3, #2
 80014b2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80014b4:	2302      	movs	r3, #2
 80014b6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80014b8:	2302      	movs	r3, #2
 80014ba:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014bc:	f107 031c 	add.w	r3, r7, #28
 80014c0:	4618      	mov	r0, r3
 80014c2:	f006 f841 	bl	8007548 <HAL_RCC_OscConfig>
 80014c6:	4603      	mov	r3, r0
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d001      	beq.n	80014d0 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80014cc:	f000 fbae 	bl	8001c2c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014d0:	230f      	movs	r3, #15
 80014d2:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014d4:	2302      	movs	r3, #2
 80014d6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014d8:	2300      	movs	r3, #0
 80014da:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80014dc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014e0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80014e2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014e6:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80014e8:	f107 0308 	add.w	r3, r7, #8
 80014ec:	2102      	movs	r1, #2
 80014ee:	4618      	mov	r0, r3
 80014f0:	f005 fce0 	bl	8006eb4 <HAL_RCC_ClockConfig>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d001      	beq.n	80014fe <SystemClock_Config+0xca>
  {
    Error_Handler();
 80014fa:	f000 fb97 	bl	8001c2c <Error_Handler>
  }
}
 80014fe:	bf00      	nop
 8001500:	3750      	adds	r7, #80	; 0x50
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}
 8001506:	bf00      	nop
 8001508:	40023800 	.word	0x40023800
 800150c:	40007000 	.word	0x40007000

08001510 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b08c      	sub	sp, #48	; 0x30
 8001514:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001516:	f107 030c 	add.w	r3, r7, #12
 800151a:	2224      	movs	r2, #36	; 0x24
 800151c:	2100      	movs	r1, #0
 800151e:	4618      	mov	r0, r3
 8001520:	f008 fea9 	bl	800a276 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001524:	1d3b      	adds	r3, r7, #4
 8001526:	2200      	movs	r2, #0
 8001528:	601a      	str	r2, [r3, #0]
 800152a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800152c:	4b22      	ldr	r3, [pc, #136]	; (80015b8 <MX_TIM1_Init+0xa8>)
 800152e:	4a23      	ldr	r2, [pc, #140]	; (80015bc <MX_TIM1_Init+0xac>)
 8001530:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001532:	4b21      	ldr	r3, [pc, #132]	; (80015b8 <MX_TIM1_Init+0xa8>)
 8001534:	2200      	movs	r2, #0
 8001536:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001538:	4b1f      	ldr	r3, [pc, #124]	; (80015b8 <MX_TIM1_Init+0xa8>)
 800153a:	2200      	movs	r2, #0
 800153c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800153e:	4b1e      	ldr	r3, [pc, #120]	; (80015b8 <MX_TIM1_Init+0xa8>)
 8001540:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001544:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001546:	4b1c      	ldr	r3, [pc, #112]	; (80015b8 <MX_TIM1_Init+0xa8>)
 8001548:	2200      	movs	r2, #0
 800154a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800154c:	4b1a      	ldr	r3, [pc, #104]	; (80015b8 <MX_TIM1_Init+0xa8>)
 800154e:	2200      	movs	r2, #0
 8001550:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001552:	4b19      	ldr	r3, [pc, #100]	; (80015b8 <MX_TIM1_Init+0xa8>)
 8001554:	2200      	movs	r2, #0
 8001556:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001558:	2301      	movs	r3, #1
 800155a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800155c:	2300      	movs	r3, #0
 800155e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001560:	2301      	movs	r3, #1
 8001562:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001564:	2300      	movs	r3, #0
 8001566:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001568:	2300      	movs	r3, #0
 800156a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800156c:	2300      	movs	r3, #0
 800156e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001570:	2301      	movs	r3, #1
 8001572:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001574:	2300      	movs	r3, #0
 8001576:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001578:	2300      	movs	r3, #0
 800157a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 800157c:	f107 030c 	add.w	r3, r7, #12
 8001580:	4619      	mov	r1, r3
 8001582:	480d      	ldr	r0, [pc, #52]	; (80015b8 <MX_TIM1_Init+0xa8>)
 8001584:	f006 fc56 	bl	8007e34 <HAL_TIM_Encoder_Init>
 8001588:	4603      	mov	r3, r0
 800158a:	2b00      	cmp	r3, #0
 800158c:	d001      	beq.n	8001592 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 800158e:	f000 fb4d 	bl	8001c2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001592:	2300      	movs	r3, #0
 8001594:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001596:	2300      	movs	r3, #0
 8001598:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800159a:	1d3b      	adds	r3, r7, #4
 800159c:	4619      	mov	r1, r3
 800159e:	4806      	ldr	r0, [pc, #24]	; (80015b8 <MX_TIM1_Init+0xa8>)
 80015a0:	f007 fb46 	bl	8008c30 <HAL_TIMEx_MasterConfigSynchronization>
 80015a4:	4603      	mov	r3, r0
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d001      	beq.n	80015ae <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 80015aa:	f000 fb3f 	bl	8001c2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80015ae:	bf00      	nop
 80015b0:	3730      	adds	r7, #48	; 0x30
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bd80      	pop	{r7, pc}
 80015b6:	bf00      	nop
 80015b8:	200000ec 	.word	0x200000ec
 80015bc:	40010000 	.word	0x40010000

080015c0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b08c      	sub	sp, #48	; 0x30
 80015c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80015c6:	f107 030c 	add.w	r3, r7, #12
 80015ca:	2224      	movs	r2, #36	; 0x24
 80015cc:	2100      	movs	r1, #0
 80015ce:	4618      	mov	r0, r3
 80015d0:	f008 fe51 	bl	800a276 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015d4:	1d3b      	adds	r3, r7, #4
 80015d6:	2200      	movs	r2, #0
 80015d8:	601a      	str	r2, [r3, #0]
 80015da:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80015dc:	4b21      	ldr	r3, [pc, #132]	; (8001664 <MX_TIM2_Init+0xa4>)
 80015de:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80015e2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80015e4:	4b1f      	ldr	r3, [pc, #124]	; (8001664 <MX_TIM2_Init+0xa4>)
 80015e6:	2200      	movs	r2, #0
 80015e8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015ea:	4b1e      	ldr	r3, [pc, #120]	; (8001664 <MX_TIM2_Init+0xa4>)
 80015ec:	2200      	movs	r2, #0
 80015ee:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80015f0:	4b1c      	ldr	r3, [pc, #112]	; (8001664 <MX_TIM2_Init+0xa4>)
 80015f2:	f04f 32ff 	mov.w	r2, #4294967295
 80015f6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015f8:	4b1a      	ldr	r3, [pc, #104]	; (8001664 <MX_TIM2_Init+0xa4>)
 80015fa:	2200      	movs	r2, #0
 80015fc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015fe:	4b19      	ldr	r3, [pc, #100]	; (8001664 <MX_TIM2_Init+0xa4>)
 8001600:	2200      	movs	r2, #0
 8001602:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001604:	2301      	movs	r3, #1
 8001606:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001608:	2300      	movs	r3, #0
 800160a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800160c:	2301      	movs	r3, #1
 800160e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001610:	2300      	movs	r3, #0
 8001612:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001614:	2300      	movs	r3, #0
 8001616:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001618:	2300      	movs	r3, #0
 800161a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800161c:	2301      	movs	r3, #1
 800161e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001620:	2300      	movs	r3, #0
 8001622:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001624:	2300      	movs	r3, #0
 8001626:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001628:	f107 030c 	add.w	r3, r7, #12
 800162c:	4619      	mov	r1, r3
 800162e:	480d      	ldr	r0, [pc, #52]	; (8001664 <MX_TIM2_Init+0xa4>)
 8001630:	f006 fc00 	bl	8007e34 <HAL_TIM_Encoder_Init>
 8001634:	4603      	mov	r3, r0
 8001636:	2b00      	cmp	r3, #0
 8001638:	d001      	beq.n	800163e <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800163a:	f000 faf7 	bl	8001c2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800163e:	2300      	movs	r3, #0
 8001640:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001642:	2300      	movs	r3, #0
 8001644:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001646:	1d3b      	adds	r3, r7, #4
 8001648:	4619      	mov	r1, r3
 800164a:	4806      	ldr	r0, [pc, #24]	; (8001664 <MX_TIM2_Init+0xa4>)
 800164c:	f007 faf0 	bl	8008c30 <HAL_TIMEx_MasterConfigSynchronization>
 8001650:	4603      	mov	r3, r0
 8001652:	2b00      	cmp	r3, #0
 8001654:	d001      	beq.n	800165a <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001656:	f000 fae9 	bl	8001c2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800165a:	bf00      	nop
 800165c:	3730      	adds	r7, #48	; 0x30
 800165e:	46bd      	mov	sp, r7
 8001660:	bd80      	pop	{r7, pc}
 8001662:	bf00      	nop
 8001664:	20000134 	.word	0x20000134

08001668 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b08c      	sub	sp, #48	; 0x30
 800166c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800166e:	f107 030c 	add.w	r3, r7, #12
 8001672:	2224      	movs	r2, #36	; 0x24
 8001674:	2100      	movs	r1, #0
 8001676:	4618      	mov	r0, r3
 8001678:	f008 fdfd 	bl	800a276 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800167c:	1d3b      	adds	r3, r7, #4
 800167e:	2200      	movs	r2, #0
 8001680:	601a      	str	r2, [r3, #0]
 8001682:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001684:	4b20      	ldr	r3, [pc, #128]	; (8001708 <MX_TIM3_Init+0xa0>)
 8001686:	4a21      	ldr	r2, [pc, #132]	; (800170c <MX_TIM3_Init+0xa4>)
 8001688:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800168a:	4b1f      	ldr	r3, [pc, #124]	; (8001708 <MX_TIM3_Init+0xa0>)
 800168c:	2200      	movs	r2, #0
 800168e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001690:	4b1d      	ldr	r3, [pc, #116]	; (8001708 <MX_TIM3_Init+0xa0>)
 8001692:	2200      	movs	r2, #0
 8001694:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001696:	4b1c      	ldr	r3, [pc, #112]	; (8001708 <MX_TIM3_Init+0xa0>)
 8001698:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800169c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800169e:	4b1a      	ldr	r3, [pc, #104]	; (8001708 <MX_TIM3_Init+0xa0>)
 80016a0:	2200      	movs	r2, #0
 80016a2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016a4:	4b18      	ldr	r3, [pc, #96]	; (8001708 <MX_TIM3_Init+0xa0>)
 80016a6:	2200      	movs	r2, #0
 80016a8:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80016aa:	2301      	movs	r3, #1
 80016ac:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80016ae:	2300      	movs	r3, #0
 80016b0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80016b2:	2301      	movs	r3, #1
 80016b4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80016b6:	2300      	movs	r3, #0
 80016b8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80016ba:	2300      	movs	r3, #0
 80016bc:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80016be:	2300      	movs	r3, #0
 80016c0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80016c2:	2301      	movs	r3, #1
 80016c4:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80016c6:	2300      	movs	r3, #0
 80016c8:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80016ca:	2300      	movs	r3, #0
 80016cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80016ce:	f107 030c 	add.w	r3, r7, #12
 80016d2:	4619      	mov	r1, r3
 80016d4:	480c      	ldr	r0, [pc, #48]	; (8001708 <MX_TIM3_Init+0xa0>)
 80016d6:	f006 fbad 	bl	8007e34 <HAL_TIM_Encoder_Init>
 80016da:	4603      	mov	r3, r0
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d001      	beq.n	80016e4 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 80016e0:	f000 faa4 	bl	8001c2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016e4:	2300      	movs	r3, #0
 80016e6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016e8:	2300      	movs	r3, #0
 80016ea:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80016ec:	1d3b      	adds	r3, r7, #4
 80016ee:	4619      	mov	r1, r3
 80016f0:	4805      	ldr	r0, [pc, #20]	; (8001708 <MX_TIM3_Init+0xa0>)
 80016f2:	f007 fa9d 	bl	8008c30 <HAL_TIMEx_MasterConfigSynchronization>
 80016f6:	4603      	mov	r3, r0
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d001      	beq.n	8001700 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 80016fc:	f000 fa96 	bl	8001c2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001700:	bf00      	nop
 8001702:	3730      	adds	r7, #48	; 0x30
 8001704:	46bd      	mov	sp, r7
 8001706:	bd80      	pop	{r7, pc}
 8001708:	2000017c 	.word	0x2000017c
 800170c:	40000400 	.word	0x40000400

08001710 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	b08a      	sub	sp, #40	; 0x28
 8001714:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001716:	f107 0320 	add.w	r3, r7, #32
 800171a:	2200      	movs	r2, #0
 800171c:	601a      	str	r2, [r3, #0]
 800171e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001720:	1d3b      	adds	r3, r7, #4
 8001722:	2200      	movs	r2, #0
 8001724:	601a      	str	r2, [r3, #0]
 8001726:	605a      	str	r2, [r3, #4]
 8001728:	609a      	str	r2, [r3, #8]
 800172a:	60da      	str	r2, [r3, #12]
 800172c:	611a      	str	r2, [r3, #16]
 800172e:	615a      	str	r2, [r3, #20]
 8001730:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001732:	4b28      	ldr	r3, [pc, #160]	; (80017d4 <MX_TIM4_Init+0xc4>)
 8001734:	4a28      	ldr	r2, [pc, #160]	; (80017d8 <MX_TIM4_Init+0xc8>)
 8001736:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 63;
 8001738:	4b26      	ldr	r3, [pc, #152]	; (80017d4 <MX_TIM4_Init+0xc4>)
 800173a:	223f      	movs	r2, #63	; 0x3f
 800173c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800173e:	4b25      	ldr	r3, [pc, #148]	; (80017d4 <MX_TIM4_Init+0xc4>)
 8001740:	2200      	movs	r2, #0
 8001742:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 19999;
 8001744:	4b23      	ldr	r3, [pc, #140]	; (80017d4 <MX_TIM4_Init+0xc4>)
 8001746:	f644 621f 	movw	r2, #19999	; 0x4e1f
 800174a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800174c:	4b21      	ldr	r3, [pc, #132]	; (80017d4 <MX_TIM4_Init+0xc4>)
 800174e:	2200      	movs	r2, #0
 8001750:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001752:	4b20      	ldr	r3, [pc, #128]	; (80017d4 <MX_TIM4_Init+0xc4>)
 8001754:	2200      	movs	r2, #0
 8001756:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001758:	481e      	ldr	r0, [pc, #120]	; (80017d4 <MX_TIM4_Init+0xc4>)
 800175a:	f006 fa53 	bl	8007c04 <HAL_TIM_PWM_Init>
 800175e:	4603      	mov	r3, r0
 8001760:	2b00      	cmp	r3, #0
 8001762:	d001      	beq.n	8001768 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 8001764:	f000 fa62 	bl	8001c2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001768:	2300      	movs	r3, #0
 800176a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800176c:	2300      	movs	r3, #0
 800176e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001770:	f107 0320 	add.w	r3, r7, #32
 8001774:	4619      	mov	r1, r3
 8001776:	4817      	ldr	r0, [pc, #92]	; (80017d4 <MX_TIM4_Init+0xc4>)
 8001778:	f007 fa5a 	bl	8008c30 <HAL_TIMEx_MasterConfigSynchronization>
 800177c:	4603      	mov	r3, r0
 800177e:	2b00      	cmp	r3, #0
 8001780:	d001      	beq.n	8001786 <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 8001782:	f000 fa53 	bl	8001c2c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001786:	2360      	movs	r3, #96	; 0x60
 8001788:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 600;
 800178a:	f44f 7316 	mov.w	r3, #600	; 0x258
 800178e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001790:	2300      	movs	r3, #0
 8001792:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001794:	2300      	movs	r3, #0
 8001796:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001798:	1d3b      	adds	r3, r7, #4
 800179a:	2200      	movs	r2, #0
 800179c:	4619      	mov	r1, r3
 800179e:	480d      	ldr	r0, [pc, #52]	; (80017d4 <MX_TIM4_Init+0xc4>)
 80017a0:	f006 fd84 	bl	80082ac <HAL_TIM_PWM_ConfigChannel>
 80017a4:	4603      	mov	r3, r0
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d001      	beq.n	80017ae <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 80017aa:	f000 fa3f 	bl	8001c2c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80017ae:	1d3b      	adds	r3, r7, #4
 80017b0:	2204      	movs	r2, #4
 80017b2:	4619      	mov	r1, r3
 80017b4:	4807      	ldr	r0, [pc, #28]	; (80017d4 <MX_TIM4_Init+0xc4>)
 80017b6:	f006 fd79 	bl	80082ac <HAL_TIM_PWM_ConfigChannel>
 80017ba:	4603      	mov	r3, r0
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d001      	beq.n	80017c4 <MX_TIM4_Init+0xb4>
  {
    Error_Handler();
 80017c0:	f000 fa34 	bl	8001c2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80017c4:	4803      	ldr	r0, [pc, #12]	; (80017d4 <MX_TIM4_Init+0xc4>)
 80017c6:	f004 f85f 	bl	8005888 <HAL_TIM_MspPostInit>

}
 80017ca:	bf00      	nop
 80017cc:	3728      	adds	r7, #40	; 0x28
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bd80      	pop	{r7, pc}
 80017d2:	bf00      	nop
 80017d4:	200001c4 	.word	0x200001c4
 80017d8:	40000800 	.word	0x40000800

080017dc <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b086      	sub	sp, #24
 80017e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017e2:	f107 0308 	add.w	r3, r7, #8
 80017e6:	2200      	movs	r2, #0
 80017e8:	601a      	str	r2, [r3, #0]
 80017ea:	605a      	str	r2, [r3, #4]
 80017ec:	609a      	str	r2, [r3, #8]
 80017ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017f0:	463b      	mov	r3, r7
 80017f2:	2200      	movs	r2, #0
 80017f4:	601a      	str	r2, [r3, #0]
 80017f6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80017f8:	4b1d      	ldr	r3, [pc, #116]	; (8001870 <MX_TIM5_Init+0x94>)
 80017fa:	4a1e      	ldr	r2, [pc, #120]	; (8001874 <MX_TIM5_Init+0x98>)
 80017fc:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 63;
 80017fe:	4b1c      	ldr	r3, [pc, #112]	; (8001870 <MX_TIM5_Init+0x94>)
 8001800:	223f      	movs	r2, #63	; 0x3f
 8001802:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001804:	4b1a      	ldr	r3, [pc, #104]	; (8001870 <MX_TIM5_Init+0x94>)
 8001806:	2200      	movs	r2, #0
 8001808:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 999;
 800180a:	4b19      	ldr	r3, [pc, #100]	; (8001870 <MX_TIM5_Init+0x94>)
 800180c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001810:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001812:	4b17      	ldr	r3, [pc, #92]	; (8001870 <MX_TIM5_Init+0x94>)
 8001814:	2200      	movs	r2, #0
 8001816:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001818:	4b15      	ldr	r3, [pc, #84]	; (8001870 <MX_TIM5_Init+0x94>)
 800181a:	2200      	movs	r2, #0
 800181c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800181e:	4814      	ldr	r0, [pc, #80]	; (8001870 <MX_TIM5_Init+0x94>)
 8001820:	f006 f930 	bl	8007a84 <HAL_TIM_Base_Init>
 8001824:	4603      	mov	r3, r0
 8001826:	2b00      	cmp	r3, #0
 8001828:	d001      	beq.n	800182e <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 800182a:	f000 f9ff 	bl	8001c2c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800182e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001832:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001834:	f107 0308 	add.w	r3, r7, #8
 8001838:	4619      	mov	r1, r3
 800183a:	480d      	ldr	r0, [pc, #52]	; (8001870 <MX_TIM5_Init+0x94>)
 800183c:	f006 fdf8 	bl	8008430 <HAL_TIM_ConfigClockSource>
 8001840:	4603      	mov	r3, r0
 8001842:	2b00      	cmp	r3, #0
 8001844:	d001      	beq.n	800184a <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 8001846:	f000 f9f1 	bl	8001c2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800184a:	2300      	movs	r3, #0
 800184c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800184e:	2300      	movs	r3, #0
 8001850:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001852:	463b      	mov	r3, r7
 8001854:	4619      	mov	r1, r3
 8001856:	4806      	ldr	r0, [pc, #24]	; (8001870 <MX_TIM5_Init+0x94>)
 8001858:	f007 f9ea 	bl	8008c30 <HAL_TIMEx_MasterConfigSynchronization>
 800185c:	4603      	mov	r3, r0
 800185e:	2b00      	cmp	r3, #0
 8001860:	d001      	beq.n	8001866 <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 8001862:	f000 f9e3 	bl	8001c2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001866:	bf00      	nop
 8001868:	3718      	adds	r7, #24
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}
 800186e:	bf00      	nop
 8001870:	2000020c 	.word	0x2000020c
 8001874:	40000c00 	.word	0x40000c00

08001878 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b092      	sub	sp, #72	; 0x48
 800187c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800187e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001882:	2200      	movs	r2, #0
 8001884:	601a      	str	r2, [r3, #0]
 8001886:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001888:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800188c:	2200      	movs	r2, #0
 800188e:	601a      	str	r2, [r3, #0]
 8001890:	605a      	str	r2, [r3, #4]
 8001892:	609a      	str	r2, [r3, #8]
 8001894:	60da      	str	r2, [r3, #12]
 8001896:	611a      	str	r2, [r3, #16]
 8001898:	615a      	str	r2, [r3, #20]
 800189a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800189c:	1d3b      	adds	r3, r7, #4
 800189e:	2220      	movs	r2, #32
 80018a0:	2100      	movs	r1, #0
 80018a2:	4618      	mov	r0, r3
 80018a4:	f008 fce7 	bl	800a276 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80018a8:	4b33      	ldr	r3, [pc, #204]	; (8001978 <MX_TIM8_Init+0x100>)
 80018aa:	4a34      	ldr	r2, [pc, #208]	; (800197c <MX_TIM8_Init+0x104>)
 80018ac:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 63;
 80018ae:	4b32      	ldr	r3, [pc, #200]	; (8001978 <MX_TIM8_Init+0x100>)
 80018b0:	223f      	movs	r2, #63	; 0x3f
 80018b2:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018b4:	4b30      	ldr	r3, [pc, #192]	; (8001978 <MX_TIM8_Init+0x100>)
 80018b6:	2200      	movs	r2, #0
 80018b8:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 19999;
 80018ba:	4b2f      	ldr	r3, [pc, #188]	; (8001978 <MX_TIM8_Init+0x100>)
 80018bc:	f644 621f 	movw	r2, #19999	; 0x4e1f
 80018c0:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018c2:	4b2d      	ldr	r3, [pc, #180]	; (8001978 <MX_TIM8_Init+0x100>)
 80018c4:	2200      	movs	r2, #0
 80018c6:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80018c8:	4b2b      	ldr	r3, [pc, #172]	; (8001978 <MX_TIM8_Init+0x100>)
 80018ca:	2200      	movs	r2, #0
 80018cc:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018ce:	4b2a      	ldr	r3, [pc, #168]	; (8001978 <MX_TIM8_Init+0x100>)
 80018d0:	2200      	movs	r2, #0
 80018d2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 80018d4:	4828      	ldr	r0, [pc, #160]	; (8001978 <MX_TIM8_Init+0x100>)
 80018d6:	f006 f995 	bl	8007c04 <HAL_TIM_PWM_Init>
 80018da:	4603      	mov	r3, r0
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d001      	beq.n	80018e4 <MX_TIM8_Init+0x6c>
  {
    Error_Handler();
 80018e0:	f000 f9a4 	bl	8001c2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018e4:	2300      	movs	r3, #0
 80018e6:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018e8:	2300      	movs	r3, #0
 80018ea:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80018ec:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80018f0:	4619      	mov	r1, r3
 80018f2:	4821      	ldr	r0, [pc, #132]	; (8001978 <MX_TIM8_Init+0x100>)
 80018f4:	f007 f99c 	bl	8008c30 <HAL_TIMEx_MasterConfigSynchronization>
 80018f8:	4603      	mov	r3, r0
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d001      	beq.n	8001902 <MX_TIM8_Init+0x8a>
  {
    Error_Handler();
 80018fe:	f000 f995 	bl	8001c2c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001902:	2360      	movs	r3, #96	; 0x60
 8001904:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 600;
 8001906:	f44f 7316 	mov.w	r3, #600	; 0x258
 800190a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800190c:	2300      	movs	r3, #0
 800190e:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001910:	2300      	movs	r3, #0
 8001912:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001914:	2300      	movs	r3, #0
 8001916:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001918:	2300      	movs	r3, #0
 800191a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800191c:	2300      	movs	r3, #0
 800191e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001920:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001924:	2200      	movs	r2, #0
 8001926:	4619      	mov	r1, r3
 8001928:	4813      	ldr	r0, [pc, #76]	; (8001978 <MX_TIM8_Init+0x100>)
 800192a:	f006 fcbf 	bl	80082ac <HAL_TIM_PWM_ConfigChannel>
 800192e:	4603      	mov	r3, r0
 8001930:	2b00      	cmp	r3, #0
 8001932:	d001      	beq.n	8001938 <MX_TIM8_Init+0xc0>
  {
    Error_Handler();
 8001934:	f000 f97a 	bl	8001c2c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001938:	2300      	movs	r3, #0
 800193a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800193c:	2300      	movs	r3, #0
 800193e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001940:	2300      	movs	r3, #0
 8001942:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001944:	2300      	movs	r3, #0
 8001946:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001948:	2300      	movs	r3, #0
 800194a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800194c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001950:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001952:	2300      	movs	r3, #0
 8001954:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8001956:	1d3b      	adds	r3, r7, #4
 8001958:	4619      	mov	r1, r3
 800195a:	4807      	ldr	r0, [pc, #28]	; (8001978 <MX_TIM8_Init+0x100>)
 800195c:	f007 f9e4 	bl	8008d28 <HAL_TIMEx_ConfigBreakDeadTime>
 8001960:	4603      	mov	r3, r0
 8001962:	2b00      	cmp	r3, #0
 8001964:	d001      	beq.n	800196a <MX_TIM8_Init+0xf2>
  {
    Error_Handler();
 8001966:	f000 f961 	bl	8001c2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 800196a:	4803      	ldr	r0, [pc, #12]	; (8001978 <MX_TIM8_Init+0x100>)
 800196c:	f003 ff8c 	bl	8005888 <HAL_TIM_MspPostInit>

}
 8001970:	bf00      	nop
 8001972:	3748      	adds	r7, #72	; 0x48
 8001974:	46bd      	mov	sp, r7
 8001976:	bd80      	pop	{r7, pc}
 8001978:	20000254 	.word	0x20000254
 800197c:	40010400 	.word	0x40010400

08001980 <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b088      	sub	sp, #32
 8001984:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001986:	1d3b      	adds	r3, r7, #4
 8001988:	2200      	movs	r2, #0
 800198a:	601a      	str	r2, [r3, #0]
 800198c:	605a      	str	r2, [r3, #4]
 800198e:	609a      	str	r2, [r3, #8]
 8001990:	60da      	str	r2, [r3, #12]
 8001992:	611a      	str	r2, [r3, #16]
 8001994:	615a      	str	r2, [r3, #20]
 8001996:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8001998:	4b20      	ldr	r3, [pc, #128]	; (8001a1c <MX_TIM12_Init+0x9c>)
 800199a:	4a21      	ldr	r2, [pc, #132]	; (8001a20 <MX_TIM12_Init+0xa0>)
 800199c:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 63;
 800199e:	4b1f      	ldr	r3, [pc, #124]	; (8001a1c <MX_TIM12_Init+0x9c>)
 80019a0:	223f      	movs	r2, #63	; 0x3f
 80019a2:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019a4:	4b1d      	ldr	r3, [pc, #116]	; (8001a1c <MX_TIM12_Init+0x9c>)
 80019a6:	2200      	movs	r2, #0
 80019a8:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 19999;
 80019aa:	4b1c      	ldr	r3, [pc, #112]	; (8001a1c <MX_TIM12_Init+0x9c>)
 80019ac:	f644 621f 	movw	r2, #19999	; 0x4e1f
 80019b0:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019b2:	4b1a      	ldr	r3, [pc, #104]	; (8001a1c <MX_TIM12_Init+0x9c>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019b8:	4b18      	ldr	r3, [pc, #96]	; (8001a1c <MX_TIM12_Init+0x9c>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 80019be:	4817      	ldr	r0, [pc, #92]	; (8001a1c <MX_TIM12_Init+0x9c>)
 80019c0:	f006 f920 	bl	8007c04 <HAL_TIM_PWM_Init>
 80019c4:	4603      	mov	r3, r0
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d001      	beq.n	80019ce <MX_TIM12_Init+0x4e>
  {
    Error_Handler();
 80019ca:	f000 f92f 	bl	8001c2c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80019ce:	2360      	movs	r3, #96	; 0x60
 80019d0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 10000;
 80019d2:	f242 7310 	movw	r3, #10000	; 0x2710
 80019d6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80019d8:	2300      	movs	r3, #0
 80019da:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80019dc:	2300      	movs	r3, #0
 80019de:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80019e0:	1d3b      	adds	r3, r7, #4
 80019e2:	2200      	movs	r2, #0
 80019e4:	4619      	mov	r1, r3
 80019e6:	480d      	ldr	r0, [pc, #52]	; (8001a1c <MX_TIM12_Init+0x9c>)
 80019e8:	f006 fc60 	bl	80082ac <HAL_TIM_PWM_ConfigChannel>
 80019ec:	4603      	mov	r3, r0
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d001      	beq.n	80019f6 <MX_TIM12_Init+0x76>
  {
    Error_Handler();
 80019f2:	f000 f91b 	bl	8001c2c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80019f6:	1d3b      	adds	r3, r7, #4
 80019f8:	2204      	movs	r2, #4
 80019fa:	4619      	mov	r1, r3
 80019fc:	4807      	ldr	r0, [pc, #28]	; (8001a1c <MX_TIM12_Init+0x9c>)
 80019fe:	f006 fc55 	bl	80082ac <HAL_TIM_PWM_ConfigChannel>
 8001a02:	4603      	mov	r3, r0
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d001      	beq.n	8001a0c <MX_TIM12_Init+0x8c>
  {
    Error_Handler();
 8001a08:	f000 f910 	bl	8001c2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 8001a0c:	4803      	ldr	r0, [pc, #12]	; (8001a1c <MX_TIM12_Init+0x9c>)
 8001a0e:	f003 ff3b 	bl	8005888 <HAL_TIM_MspPostInit>

}
 8001a12:	bf00      	nop
 8001a14:	3720      	adds	r7, #32
 8001a16:	46bd      	mov	sp, r7
 8001a18:	bd80      	pop	{r7, pc}
 8001a1a:	bf00      	nop
 8001a1c:	2000029c 	.word	0x2000029c
 8001a20:	40001800 	.word	0x40001800

08001a24 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001a28:	4b11      	ldr	r3, [pc, #68]	; (8001a70 <MX_USART2_UART_Init+0x4c>)
 8001a2a:	4a12      	ldr	r2, [pc, #72]	; (8001a74 <MX_USART2_UART_Init+0x50>)
 8001a2c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 57600;
 8001a2e:	4b10      	ldr	r3, [pc, #64]	; (8001a70 <MX_USART2_UART_Init+0x4c>)
 8001a30:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8001a34:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001a36:	4b0e      	ldr	r3, [pc, #56]	; (8001a70 <MX_USART2_UART_Init+0x4c>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001a3c:	4b0c      	ldr	r3, [pc, #48]	; (8001a70 <MX_USART2_UART_Init+0x4c>)
 8001a3e:	2200      	movs	r2, #0
 8001a40:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001a42:	4b0b      	ldr	r3, [pc, #44]	; (8001a70 <MX_USART2_UART_Init+0x4c>)
 8001a44:	2200      	movs	r2, #0
 8001a46:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001a48:	4b09      	ldr	r3, [pc, #36]	; (8001a70 <MX_USART2_UART_Init+0x4c>)
 8001a4a:	220c      	movs	r2, #12
 8001a4c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a4e:	4b08      	ldr	r3, [pc, #32]	; (8001a70 <MX_USART2_UART_Init+0x4c>)
 8001a50:	2200      	movs	r2, #0
 8001a52:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a54:	4b06      	ldr	r3, [pc, #24]	; (8001a70 <MX_USART2_UART_Init+0x4c>)
 8001a56:	2200      	movs	r2, #0
 8001a58:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001a5a:	4805      	ldr	r0, [pc, #20]	; (8001a70 <MX_USART2_UART_Init+0x4c>)
 8001a5c:	f007 f9ca 	bl	8008df4 <HAL_UART_Init>
 8001a60:	4603      	mov	r3, r0
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d001      	beq.n	8001a6a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001a66:	f000 f8e1 	bl	8001c2c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001a6a:	bf00      	nop
 8001a6c:	bd80      	pop	{r7, pc}
 8001a6e:	bf00      	nop
 8001a70:	200002e4 	.word	0x200002e4
 8001a74:	40004400 	.word	0x40004400

08001a78 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b082      	sub	sp, #8
 8001a7c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001a7e:	2300      	movs	r3, #0
 8001a80:	607b      	str	r3, [r7, #4]
 8001a82:	4b10      	ldr	r3, [pc, #64]	; (8001ac4 <MX_DMA_Init+0x4c>)
 8001a84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a86:	4a0f      	ldr	r2, [pc, #60]	; (8001ac4 <MX_DMA_Init+0x4c>)
 8001a88:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001a8c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a8e:	4b0d      	ldr	r3, [pc, #52]	; (8001ac4 <MX_DMA_Init+0x4c>)
 8001a90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a92:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a96:	607b      	str	r3, [r7, #4]
 8001a98:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	2100      	movs	r1, #0
 8001a9e:	2010      	movs	r0, #16
 8001aa0:	f004 faa9 	bl	8005ff6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001aa4:	2010      	movs	r0, #16
 8001aa6:	f004 fac2 	bl	800602e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8001aaa:	2200      	movs	r2, #0
 8001aac:	2100      	movs	r1, #0
 8001aae:	2011      	movs	r0, #17
 8001ab0:	f004 faa1 	bl	8005ff6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001ab4:	2011      	movs	r0, #17
 8001ab6:	f004 faba 	bl	800602e <HAL_NVIC_EnableIRQ>

}
 8001aba:	bf00      	nop
 8001abc:	3708      	adds	r7, #8
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	bd80      	pop	{r7, pc}
 8001ac2:	bf00      	nop
 8001ac4:	40023800 	.word	0x40023800

08001ac8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b08a      	sub	sp, #40	; 0x28
 8001acc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ace:	f107 0314 	add.w	r3, r7, #20
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	601a      	str	r2, [r3, #0]
 8001ad6:	605a      	str	r2, [r3, #4]
 8001ad8:	609a      	str	r2, [r3, #8]
 8001ada:	60da      	str	r2, [r3, #12]
 8001adc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ade:	2300      	movs	r3, #0
 8001ae0:	613b      	str	r3, [r7, #16]
 8001ae2:	4b4e      	ldr	r3, [pc, #312]	; (8001c1c <MX_GPIO_Init+0x154>)
 8001ae4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ae6:	4a4d      	ldr	r2, [pc, #308]	; (8001c1c <MX_GPIO_Init+0x154>)
 8001ae8:	f043 0304 	orr.w	r3, r3, #4
 8001aec:	6313      	str	r3, [r2, #48]	; 0x30
 8001aee:	4b4b      	ldr	r3, [pc, #300]	; (8001c1c <MX_GPIO_Init+0x154>)
 8001af0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001af2:	f003 0304 	and.w	r3, r3, #4
 8001af6:	613b      	str	r3, [r7, #16]
 8001af8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001afa:	2300      	movs	r3, #0
 8001afc:	60fb      	str	r3, [r7, #12]
 8001afe:	4b47      	ldr	r3, [pc, #284]	; (8001c1c <MX_GPIO_Init+0x154>)
 8001b00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b02:	4a46      	ldr	r2, [pc, #280]	; (8001c1c <MX_GPIO_Init+0x154>)
 8001b04:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001b08:	6313      	str	r3, [r2, #48]	; 0x30
 8001b0a:	4b44      	ldr	r3, [pc, #272]	; (8001c1c <MX_GPIO_Init+0x154>)
 8001b0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b12:	60fb      	str	r3, [r7, #12]
 8001b14:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b16:	2300      	movs	r3, #0
 8001b18:	60bb      	str	r3, [r7, #8]
 8001b1a:	4b40      	ldr	r3, [pc, #256]	; (8001c1c <MX_GPIO_Init+0x154>)
 8001b1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b1e:	4a3f      	ldr	r2, [pc, #252]	; (8001c1c <MX_GPIO_Init+0x154>)
 8001b20:	f043 0301 	orr.w	r3, r3, #1
 8001b24:	6313      	str	r3, [r2, #48]	; 0x30
 8001b26:	4b3d      	ldr	r3, [pc, #244]	; (8001c1c <MX_GPIO_Init+0x154>)
 8001b28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b2a:	f003 0301 	and.w	r3, r3, #1
 8001b2e:	60bb      	str	r3, [r7, #8]
 8001b30:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b32:	2300      	movs	r3, #0
 8001b34:	607b      	str	r3, [r7, #4]
 8001b36:	4b39      	ldr	r3, [pc, #228]	; (8001c1c <MX_GPIO_Init+0x154>)
 8001b38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b3a:	4a38      	ldr	r2, [pc, #224]	; (8001c1c <MX_GPIO_Init+0x154>)
 8001b3c:	f043 0302 	orr.w	r3, r3, #2
 8001b40:	6313      	str	r3, [r2, #48]	; 0x30
 8001b42:	4b36      	ldr	r3, [pc, #216]	; (8001c1c <MX_GPIO_Init+0x154>)
 8001b44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b46:	f003 0302 	and.w	r3, r3, #2
 8001b4a:	607b      	str	r3, [r7, #4]
 8001b4c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001b4e:	2200      	movs	r2, #0
 8001b50:	f640 010f 	movw	r1, #2063	; 0x80f
 8001b54:	4832      	ldr	r0, [pc, #200]	; (8001c20 <MX_GPIO_Init+0x158>)
 8001b56:	f005 f993 	bl	8006e80 <HAL_GPIO_WritePin>
                          |GPIO_PIN_11, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	2110      	movs	r1, #16
 8001b5e:	4831      	ldr	r0, [pc, #196]	; (8001c24 <MX_GPIO_Init+0x15c>)
 8001b60:	f005 f98e 	bl	8006e80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8001b64:	2200      	movs	r2, #0
 8001b66:	f240 3101 	movw	r1, #769	; 0x301
 8001b6a:	482f      	ldr	r0, [pc, #188]	; (8001c28 <MX_GPIO_Init+0x160>)
 8001b6c:	f005 f988 	bl	8006e80 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC10 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_10|GPIO_PIN_12;
 8001b70:	f44f 5350 	mov.w	r3, #13312	; 0x3400
 8001b74:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b76:	2300      	movs	r3, #0
 8001b78:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b7e:	f107 0314 	add.w	r3, r7, #20
 8001b82:	4619      	mov	r1, r3
 8001b84:	4826      	ldr	r0, [pc, #152]	; (8001c20 <MX_GPIO_Init+0x158>)
 8001b86:	f004 fedb 	bl	8006940 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3
                           PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001b8a:	f640 030f 	movw	r3, #2063	; 0x80f
 8001b8e:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b90:	2301      	movs	r3, #1
 8001b92:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b94:	2300      	movs	r3, #0
 8001b96:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b98:	2300      	movs	r3, #0
 8001b9a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b9c:	f107 0314 	add.w	r3, r7, #20
 8001ba0:	4619      	mov	r1, r3
 8001ba2:	481f      	ldr	r0, [pc, #124]	; (8001c20 <MX_GPIO_Init+0x158>)
 8001ba4:	f004 fecc 	bl	8006940 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001ba8:	2310      	movs	r3, #16
 8001baa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bac:	2301      	movs	r3, #1
 8001bae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bb8:	f107 0314 	add.w	r3, r7, #20
 8001bbc:	4619      	mov	r1, r3
 8001bbe:	4819      	ldr	r0, [pc, #100]	; (8001c24 <MX_GPIO_Init+0x15c>)
 8001bc0:	f004 febe 	bl	8006940 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_8|GPIO_PIN_9;
 8001bc4:	f240 3301 	movw	r3, #769	; 0x301
 8001bc8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bca:	2301      	movs	r3, #1
 8001bcc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bce:	2300      	movs	r3, #0
 8001bd0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bd6:	f107 0314 	add.w	r3, r7, #20
 8001bda:	4619      	mov	r1, r3
 8001bdc:	4812      	ldr	r0, [pc, #72]	; (8001c28 <MX_GPIO_Init+0x160>)
 8001bde:	f004 feaf 	bl	8006940 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001be2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001be6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001be8:	2300      	movs	r3, #0
 8001bea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bec:	2300      	movs	r3, #0
 8001bee:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bf0:	f107 0314 	add.w	r3, r7, #20
 8001bf4:	4619      	mov	r1, r3
 8001bf6:	480b      	ldr	r0, [pc, #44]	; (8001c24 <MX_GPIO_Init+0x15c>)
 8001bf8:	f004 fea2 	bl	8006940 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001bfc:	2330      	movs	r3, #48	; 0x30
 8001bfe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c00:	2300      	movs	r3, #0
 8001c02:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c04:	2300      	movs	r3, #0
 8001c06:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c08:	f107 0314 	add.w	r3, r7, #20
 8001c0c:	4619      	mov	r1, r3
 8001c0e:	4806      	ldr	r0, [pc, #24]	; (8001c28 <MX_GPIO_Init+0x160>)
 8001c10:	f004 fe96 	bl	8006940 <HAL_GPIO_Init>

}
 8001c14:	bf00      	nop
 8001c16:	3728      	adds	r7, #40	; 0x28
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bd80      	pop	{r7, pc}
 8001c1c:	40023800 	.word	0x40023800
 8001c20:	40020800 	.word	0x40020800
 8001c24:	40020000 	.word	0x40020000
 8001c28:	40020400 	.word	0x40020400

08001c2c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c30:	b672      	cpsid	i
}
 8001c32:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c34:	e7fe      	b.n	8001c34 <Error_Handler+0x8>

08001c36 <main_function>:
extern TIM_HandleTypeDef htim8;
extern TIM_HandleTypeDef htim12;



void main_function(){
 8001c36:	b580      	push	{r7, lr}
 8001c38:	af00      	add	r7, sp, #0
	ros_setup();
 8001c3a:	f001 fe83 	bl	8003944 <_Z9ros_setupv>
	stm_setup();
 8001c3e:	f000 f803 	bl	8001c48 <stm_setup>
	while(1){
		ros_loop();
 8001c42:	f001 fea7 	bl	8003994 <_Z8ros_loopv>
 8001c46:	e7fc      	b.n	8001c42 <main_function+0xc>

08001c48 <stm_setup>:
	}
}

void stm_setup(void){
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	af00      	add	r7, sp, #0
	  //PWM
	  HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_1);	//PB6 -> attach servo
 8001c4c:	2100      	movs	r1, #0
 8001c4e:	4818      	ldr	r0, [pc, #96]	; (8001cb0 <stm_setup+0x68>)
 8001c50:	f006 f828 	bl	8007ca4 <HAL_TIM_PWM_Start>
	  HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_2);	//PB7 -> ball_seat servo
 8001c54:	2104      	movs	r1, #4
 8001c56:	4816      	ldr	r0, [pc, #88]	; (8001cb0 <stm_setup+0x68>)
 8001c58:	f006 f824 	bl	8007ca4 <HAL_TIM_PWM_Start>

	  HAL_TIM_PWM_Start(&htim8,TIM_CHANNEL_1);	//PC6 -> rail servo
 8001c5c:	2100      	movs	r1, #0
 8001c5e:	4815      	ldr	r0, [pc, #84]	; (8001cb4 <stm_setup+0x6c>)
 8001c60:	f006 f820 	bl	8007ca4 <HAL_TIM_PWM_Start>

	  HAL_TIM_PWM_Start(&htim12,TIM_CHANNEL_1);	//PB14 -> horizontal_angle speed
 8001c64:	2100      	movs	r1, #0
 8001c66:	4814      	ldr	r0, [pc, #80]	; (8001cb8 <stm_setup+0x70>)
 8001c68:	f006 f81c 	bl	8007ca4 <HAL_TIM_PWM_Start>
	  HAL_TIM_PWM_Start(&htim12,TIM_CHANNEL_2);	//PB15 -> elevation_angle speed
 8001c6c:	2104      	movs	r1, #4
 8001c6e:	4812      	ldr	r0, [pc, #72]	; (8001cb8 <stm_setup+0x70>)
 8001c70:	f006 f818 	bl	8007ca4 <HAL_TIM_PWM_Start>

	  //Encoder
	  HAL_TIM_Encoder_Start(&htim1,TIM_CHANNEL_1);	//Shooter Encoder tl1
 8001c74:	2100      	movs	r1, #0
 8001c76:	4811      	ldr	r0, [pc, #68]	; (8001cbc <stm_setup+0x74>)
 8001c78:	f006 f982 	bl	8007f80 <HAL_TIM_Encoder_Start>
	  HAL_TIM_Encoder_Start(&htim1,TIM_CHANNEL_2);	//Shooter Encoder tl2
 8001c7c:	2104      	movs	r1, #4
 8001c7e:	480f      	ldr	r0, [pc, #60]	; (8001cbc <stm_setup+0x74>)
 8001c80:	f006 f97e 	bl	8007f80 <HAL_TIM_Encoder_Start>
	  HAL_TIM_Encoder_Start(&htim2,TIM_CHANNEL_1);	//horizontal_angle Encoder tl1
 8001c84:	2100      	movs	r1, #0
 8001c86:	480e      	ldr	r0, [pc, #56]	; (8001cc0 <stm_setup+0x78>)
 8001c88:	f006 f97a 	bl	8007f80 <HAL_TIM_Encoder_Start>
	  HAL_TIM_Encoder_Start(&htim2,TIM_CHANNEL_2);	//horizontal_angle Encoder tl2
 8001c8c:	2104      	movs	r1, #4
 8001c8e:	480c      	ldr	r0, [pc, #48]	; (8001cc0 <stm_setup+0x78>)
 8001c90:	f006 f976 	bl	8007f80 <HAL_TIM_Encoder_Start>
	  HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_1);	//elevation_angle Encoder tl1
 8001c94:	2100      	movs	r1, #0
 8001c96:	480b      	ldr	r0, [pc, #44]	; (8001cc4 <stm_setup+0x7c>)
 8001c98:	f006 f972 	bl	8007f80 <HAL_TIM_Encoder_Start>
	  HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_2);	//elevation_angle Encoder tl2
 8001c9c:	2104      	movs	r1, #4
 8001c9e:	4809      	ldr	r0, [pc, #36]	; (8001cc4 <stm_setup+0x7c>)
 8001ca0:	f006 f96e 	bl	8007f80 <HAL_TIM_Encoder_Start>
	  //Timer Interupt
	  HAL_TIM_Base_Start_IT(&htim5); //PSC 63 , ARR 999 -> 1kHz
 8001ca4:	4808      	ldr	r0, [pc, #32]	; (8001cc8 <stm_setup+0x80>)
 8001ca6:	f005 ff3d 	bl	8007b24 <HAL_TIM_Base_Start_IT>
}
 8001caa:	bf00      	nop
 8001cac:	bd80      	pop	{r7, pc}
 8001cae:	bf00      	nop
 8001cb0:	200001c4 	.word	0x200001c4
 8001cb4:	20000254 	.word	0x20000254
 8001cb8:	2000029c 	.word	0x2000029c
 8001cbc:	200000ec 	.word	0x200000ec
 8001cc0:	20000134 	.word	0x20000134
 8001cc4:	2000017c 	.word	0x2000017c
 8001cc8:	2000020c 	.word	0x2000020c

08001ccc <_Z15reset_conditionv>:

#include "reset_button.h"
#include "stm32f4xx_hal.h"

int go,a,b,c,d;
int reset_condition(){
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	af00      	add	r7, sp, #0
	go = HAL_GPIO_ReadPin(MAIN_RESET_PORT, MAIN_RESET_PIN);
 8001cd0:	2120      	movs	r1, #32
 8001cd2:	4853      	ldr	r0, [pc, #332]	; (8001e20 <_Z15reset_conditionv+0x154>)
 8001cd4:	f005 f8bc 	bl	8006e50 <HAL_GPIO_ReadPin>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	461a      	mov	r2, r3
 8001cdc:	4b51      	ldr	r3, [pc, #324]	; (8001e24 <_Z15reset_conditionv+0x158>)
 8001cde:	601a      	str	r2, [r3, #0]
	if(go){
 8001ce0:	4b50      	ldr	r3, [pc, #320]	; (8001e24 <_Z15reset_conditionv+0x158>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	f000 8096 	beq.w	8001e16 <_Z15reset_conditionv+0x14a>
		a = HAL_GPIO_ReadPin(STAGE1_PORT, STAGE1_PIN);
 8001cea:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001cee:	484e      	ldr	r0, [pc, #312]	; (8001e28 <_Z15reset_conditionv+0x15c>)
 8001cf0:	f005 f8ae 	bl	8006e50 <HAL_GPIO_ReadPin>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	461a      	mov	r2, r3
 8001cf8:	4b4c      	ldr	r3, [pc, #304]	; (8001e2c <_Z15reset_conditionv+0x160>)
 8001cfa:	601a      	str	r2, [r3, #0]
		b = HAL_GPIO_ReadPin(BOARD_PORT, BOARD_PIN);
 8001cfc:	2104      	movs	r1, #4
 8001cfe:	484c      	ldr	r0, [pc, #304]	; (8001e30 <_Z15reset_conditionv+0x164>)
 8001d00:	f005 f8a6 	bl	8006e50 <HAL_GPIO_ReadPin>
 8001d04:	4603      	mov	r3, r0
 8001d06:	461a      	mov	r2, r3
 8001d08:	4b4a      	ldr	r3, [pc, #296]	; (8001e34 <_Z15reset_conditionv+0x168>)
 8001d0a:	601a      	str	r2, [r3, #0]
		c = HAL_GPIO_ReadPin(BASEBALL_PORT, BASEBALL_PIN);
 8001d0c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001d10:	4847      	ldr	r0, [pc, #284]	; (8001e30 <_Z15reset_conditionv+0x164>)
 8001d12:	f005 f89d 	bl	8006e50 <HAL_GPIO_ReadPin>
 8001d16:	4603      	mov	r3, r0
 8001d18:	461a      	mov	r2, r3
 8001d1a:	4b47      	ldr	r3, [pc, #284]	; (8001e38 <_Z15reset_conditionv+0x16c>)
 8001d1c:	601a      	str	r2, [r3, #0]
		d = HAL_GPIO_ReadPin(BADMINTON_PORT, BADMINTON_PIN);
 8001d1e:	2110      	movs	r1, #16
 8001d20:	483f      	ldr	r0, [pc, #252]	; (8001e20 <_Z15reset_conditionv+0x154>)
 8001d22:	f005 f895 	bl	8006e50 <HAL_GPIO_ReadPin>
 8001d26:	4603      	mov	r3, r0
 8001d28:	461a      	mov	r2, r3
 8001d2a:	4b44      	ldr	r3, [pc, #272]	; (8001e3c <_Z15reset_conditionv+0x170>)
 8001d2c:	601a      	str	r2, [r3, #0]
		if(!a & !b & !c & !d){
 8001d2e:	4b3f      	ldr	r3, [pc, #252]	; (8001e2c <_Z15reset_conditionv+0x160>)
 8001d30:	681a      	ldr	r2, [r3, #0]
 8001d32:	4b40      	ldr	r3, [pc, #256]	; (8001e34 <_Z15reset_conditionv+0x168>)
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	431a      	orrs	r2, r3
 8001d38:	4b3f      	ldr	r3, [pc, #252]	; (8001e38 <_Z15reset_conditionv+0x16c>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	431a      	orrs	r2, r3
 8001d3e:	4b3f      	ldr	r3, [pc, #252]	; (8001e3c <_Z15reset_conditionv+0x170>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	4313      	orrs	r3, r2
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	bf0c      	ite	eq
 8001d48:	2301      	moveq	r3, #1
 8001d4a:	2300      	movne	r3, #0
 8001d4c:	b2db      	uxtb	r3, r3
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d001      	beq.n	8001d56 <_Z15reset_conditionv+0x8a>
			return 1;
 8001d52:	2301      	movs	r3, #1
 8001d54:	e062      	b.n	8001e1c <_Z15reset_conditionv+0x150>
		}
		else if(a & !b & !c & !d){
 8001d56:	4b37      	ldr	r3, [pc, #220]	; (8001e34 <_Z15reset_conditionv+0x168>)
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	bf0c      	ite	eq
 8001d5e:	2301      	moveq	r3, #1
 8001d60:	2300      	movne	r3, #0
 8001d62:	b2db      	uxtb	r3, r3
 8001d64:	461a      	mov	r2, r3
 8001d66:	4b31      	ldr	r3, [pc, #196]	; (8001e2c <_Z15reset_conditionv+0x160>)
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	4013      	ands	r3, r2
 8001d6c:	4a32      	ldr	r2, [pc, #200]	; (8001e38 <_Z15reset_conditionv+0x16c>)
 8001d6e:	6812      	ldr	r2, [r2, #0]
 8001d70:	2a00      	cmp	r2, #0
 8001d72:	bf0c      	ite	eq
 8001d74:	2201      	moveq	r2, #1
 8001d76:	2200      	movne	r2, #0
 8001d78:	b2d2      	uxtb	r2, r2
 8001d7a:	4013      	ands	r3, r2
 8001d7c:	4a2f      	ldr	r2, [pc, #188]	; (8001e3c <_Z15reset_conditionv+0x170>)
 8001d7e:	6812      	ldr	r2, [r2, #0]
 8001d80:	2a00      	cmp	r2, #0
 8001d82:	bf0c      	ite	eq
 8001d84:	2201      	moveq	r2, #1
 8001d86:	2200      	movne	r2, #0
 8001d88:	b2d2      	uxtb	r2, r2
 8001d8a:	4013      	ands	r3, r2
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d001      	beq.n	8001d94 <_Z15reset_conditionv+0xc8>
			return 2;
 8001d90:	2302      	movs	r3, #2
 8001d92:	e043      	b.n	8001e1c <_Z15reset_conditionv+0x150>
		}
		else if(a & b & !c & !d){
 8001d94:	4b25      	ldr	r3, [pc, #148]	; (8001e2c <_Z15reset_conditionv+0x160>)
 8001d96:	681a      	ldr	r2, [r3, #0]
 8001d98:	4b26      	ldr	r3, [pc, #152]	; (8001e34 <_Z15reset_conditionv+0x168>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	4013      	ands	r3, r2
 8001d9e:	4a26      	ldr	r2, [pc, #152]	; (8001e38 <_Z15reset_conditionv+0x16c>)
 8001da0:	6812      	ldr	r2, [r2, #0]
 8001da2:	2a00      	cmp	r2, #0
 8001da4:	bf0c      	ite	eq
 8001da6:	2201      	moveq	r2, #1
 8001da8:	2200      	movne	r2, #0
 8001daa:	b2d2      	uxtb	r2, r2
 8001dac:	4013      	ands	r3, r2
 8001dae:	4a23      	ldr	r2, [pc, #140]	; (8001e3c <_Z15reset_conditionv+0x170>)
 8001db0:	6812      	ldr	r2, [r2, #0]
 8001db2:	2a00      	cmp	r2, #0
 8001db4:	bf0c      	ite	eq
 8001db6:	2201      	moveq	r2, #1
 8001db8:	2200      	movne	r2, #0
 8001dba:	b2d2      	uxtb	r2, r2
 8001dbc:	4013      	ands	r3, r2
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d001      	beq.n	8001dc6 <_Z15reset_conditionv+0xfa>
			return 3;
 8001dc2:	2303      	movs	r3, #3
 8001dc4:	e02a      	b.n	8001e1c <_Z15reset_conditionv+0x150>
		}
		else if(a & b & c & !d){
 8001dc6:	4b19      	ldr	r3, [pc, #100]	; (8001e2c <_Z15reset_conditionv+0x160>)
 8001dc8:	681a      	ldr	r2, [r3, #0]
 8001dca:	4b1a      	ldr	r3, [pc, #104]	; (8001e34 <_Z15reset_conditionv+0x168>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	401a      	ands	r2, r3
 8001dd0:	4b19      	ldr	r3, [pc, #100]	; (8001e38 <_Z15reset_conditionv+0x16c>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	4013      	ands	r3, r2
 8001dd6:	4a19      	ldr	r2, [pc, #100]	; (8001e3c <_Z15reset_conditionv+0x170>)
 8001dd8:	6812      	ldr	r2, [r2, #0]
 8001dda:	2a00      	cmp	r2, #0
 8001ddc:	bf0c      	ite	eq
 8001dde:	2201      	moveq	r2, #1
 8001de0:	2200      	movne	r2, #0
 8001de2:	b2d2      	uxtb	r2, r2
 8001de4:	4013      	ands	r3, r2
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d001      	beq.n	8001dee <_Z15reset_conditionv+0x122>
			return 4;
 8001dea:	2304      	movs	r3, #4
 8001dec:	e016      	b.n	8001e1c <_Z15reset_conditionv+0x150>
		}
		else if(a & b & !c & d){
 8001dee:	4b0f      	ldr	r3, [pc, #60]	; (8001e2c <_Z15reset_conditionv+0x160>)
 8001df0:	681a      	ldr	r2, [r3, #0]
 8001df2:	4b10      	ldr	r3, [pc, #64]	; (8001e34 <_Z15reset_conditionv+0x168>)
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	4013      	ands	r3, r2
 8001df8:	4a0f      	ldr	r2, [pc, #60]	; (8001e38 <_Z15reset_conditionv+0x16c>)
 8001dfa:	6812      	ldr	r2, [r2, #0]
 8001dfc:	2a00      	cmp	r2, #0
 8001dfe:	bf0c      	ite	eq
 8001e00:	2201      	moveq	r2, #1
 8001e02:	2200      	movne	r2, #0
 8001e04:	b2d2      	uxtb	r2, r2
 8001e06:	401a      	ands	r2, r3
 8001e08:	4b0c      	ldr	r3, [pc, #48]	; (8001e3c <_Z15reset_conditionv+0x170>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	4013      	ands	r3, r2
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d003      	beq.n	8001e1a <_Z15reset_conditionv+0x14e>
			return 5;
 8001e12:	2305      	movs	r3, #5
 8001e14:	e002      	b.n	8001e1c <_Z15reset_conditionv+0x150>
		}
	}
	else{
		return 0;
 8001e16:	2300      	movs	r3, #0
 8001e18:	e000      	b.n	8001e1c <_Z15reset_conditionv+0x150>
	}
	return 0;
 8001e1a:	2300      	movs	r3, #0
}
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	bd80      	pop	{r7, pc}
 8001e20:	40020800 	.word	0x40020800
 8001e24:	200003e8 	.word	0x200003e8
 8001e28:	40020000 	.word	0x40020000
 8001e2c:	200003ec 	.word	0x200003ec
 8001e30:	40020400 	.word	0x40020400
 8001e34:	200003f0 	.word	0x200003f0
 8001e38:	200003f4 	.word	0x200003f4
 8001e3c:	200003f8 	.word	0x200003f8

08001e40 <_ZN3ros4TimeC1Ev>:
class Time
{
public:
  uint32_t sec, nsec;

  Time() : sec(0), nsec(0) {}
 8001e40:	b480      	push	{r7}
 8001e42:	b083      	sub	sp, #12
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	601a      	str	r2, [r3, #0]
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	2200      	movs	r2, #0
 8001e52:	605a      	str	r2, [r3, #4]
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	4618      	mov	r0, r3
 8001e58:	370c      	adds	r7, #12
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e60:	4770      	bx	lr
	...

08001e64 <_ZN3ros3MsgC1Ev>:

namespace ros
{

/* Base Message Type */
class Msg
 8001e64:	b480      	push	{r7}
 8001e66:	b083      	sub	sp, #12
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
 8001e6c:	4a04      	ldr	r2, [pc, #16]	; (8001e80 <_ZN3ros3MsgC1Ev+0x1c>)
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	601a      	str	r2, [r3, #0]
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	4618      	mov	r0, r3
 8001e76:	370c      	adds	r7, #12
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7e:	4770      	bx	lr
 8001e80:	0800a808 	.word	0x0800a808

08001e84 <_ZN8std_msgs4TimeC1Ev>:
  {
    public:
      typedef ros::Time _data_type;
      _data_type data;

    Time():
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b082      	sub	sp, #8
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
      data()
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	4618      	mov	r0, r3
 8001e90:	f7ff ffe8 	bl	8001e64 <_ZN3ros3MsgC1Ev>
 8001e94:	4a06      	ldr	r2, [pc, #24]	; (8001eb0 <_ZN8std_msgs4TimeC1Ev+0x2c>)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	601a      	str	r2, [r3, #0]
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	3304      	adds	r3, #4
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	f7ff ffce 	bl	8001e40 <_ZN3ros4TimeC1Ev>
    {
    }
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	3708      	adds	r7, #8
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}
 8001eae:	bf00      	nop
 8001eb0:	0800a7f0 	.word	0x0800a7f0

08001eb4 <_ZNK8std_msgs4Time9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8001eb4:	b480      	push	{r7}
 8001eb6:	b085      	sub	sp, #20
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
 8001ebc:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->data.sec >> (8 * 0)) & 0xFF;
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	6859      	ldr	r1, [r3, #4]
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	683a      	ldr	r2, [r7, #0]
 8001eca:	4413      	add	r3, r2
 8001ecc:	b2ca      	uxtb	r2, r1
 8001ece:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->data.sec >> (8 * 1)) & 0xFF;
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	685b      	ldr	r3, [r3, #4]
 8001ed4:	0a19      	lsrs	r1, r3, #8
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	3301      	adds	r3, #1
 8001eda:	683a      	ldr	r2, [r7, #0]
 8001edc:	4413      	add	r3, r2
 8001ede:	b2ca      	uxtb	r2, r1
 8001ee0:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->data.sec >> (8 * 2)) & 0xFF;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	685b      	ldr	r3, [r3, #4]
 8001ee6:	0c19      	lsrs	r1, r3, #16
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	3302      	adds	r3, #2
 8001eec:	683a      	ldr	r2, [r7, #0]
 8001eee:	4413      	add	r3, r2
 8001ef0:	b2ca      	uxtb	r2, r1
 8001ef2:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->data.sec >> (8 * 3)) & 0xFF;
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	685b      	ldr	r3, [r3, #4]
 8001ef8:	0e19      	lsrs	r1, r3, #24
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	3303      	adds	r3, #3
 8001efe:	683a      	ldr	r2, [r7, #0]
 8001f00:	4413      	add	r3, r2
 8001f02:	b2ca      	uxtb	r2, r1
 8001f04:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data.sec);
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	3304      	adds	r3, #4
 8001f0a:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->data.nsec >> (8 * 0)) & 0xFF;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	6899      	ldr	r1, [r3, #8]
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	683a      	ldr	r2, [r7, #0]
 8001f14:	4413      	add	r3, r2
 8001f16:	b2ca      	uxtb	r2, r1
 8001f18:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->data.nsec >> (8 * 1)) & 0xFF;
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	689b      	ldr	r3, [r3, #8]
 8001f1e:	0a19      	lsrs	r1, r3, #8
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	3301      	adds	r3, #1
 8001f24:	683a      	ldr	r2, [r7, #0]
 8001f26:	4413      	add	r3, r2
 8001f28:	b2ca      	uxtb	r2, r1
 8001f2a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->data.nsec >> (8 * 2)) & 0xFF;
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	689b      	ldr	r3, [r3, #8]
 8001f30:	0c19      	lsrs	r1, r3, #16
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	3302      	adds	r3, #2
 8001f36:	683a      	ldr	r2, [r7, #0]
 8001f38:	4413      	add	r3, r2
 8001f3a:	b2ca      	uxtb	r2, r1
 8001f3c:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->data.nsec >> (8 * 3)) & 0xFF;
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	689b      	ldr	r3, [r3, #8]
 8001f42:	0e19      	lsrs	r1, r3, #24
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	3303      	adds	r3, #3
 8001f48:	683a      	ldr	r2, [r7, #0]
 8001f4a:	4413      	add	r3, r2
 8001f4c:	b2ca      	uxtb	r2, r1
 8001f4e:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data.nsec);
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	3304      	adds	r3, #4
 8001f54:	60fb      	str	r3, [r7, #12]
      return offset;
 8001f56:	68fb      	ldr	r3, [r7, #12]
    }
 8001f58:	4618      	mov	r0, r3
 8001f5a:	3714      	adds	r7, #20
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f62:	4770      	bx	lr

08001f64 <_ZN8std_msgs4Time11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 8001f64:	b480      	push	{r7}
 8001f66:	b085      	sub	sp, #20
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
 8001f6c:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	60fb      	str	r3, [r7, #12]
      this->data.sec =  ((uint32_t) (*(inbuffer + offset)));
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	683a      	ldr	r2, [r7, #0]
 8001f76:	4413      	add	r3, r2
 8001f78:	781b      	ldrb	r3, [r3, #0]
 8001f7a:	461a      	mov	r2, r3
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	685a      	ldr	r2, [r3, #4]
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	3301      	adds	r3, #1
 8001f88:	6839      	ldr	r1, [r7, #0]
 8001f8a:	440b      	add	r3, r1
 8001f8c:	781b      	ldrb	r3, [r3, #0]
 8001f8e:	021b      	lsls	r3, r3, #8
 8001f90:	431a      	orrs	r2, r3
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	685a      	ldr	r2, [r3, #4]
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	3302      	adds	r3, #2
 8001f9e:	6839      	ldr	r1, [r7, #0]
 8001fa0:	440b      	add	r3, r1
 8001fa2:	781b      	ldrb	r3, [r3, #0]
 8001fa4:	041b      	lsls	r3, r3, #16
 8001fa6:	431a      	orrs	r2, r3
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	685a      	ldr	r2, [r3, #4]
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	3303      	adds	r3, #3
 8001fb4:	6839      	ldr	r1, [r7, #0]
 8001fb6:	440b      	add	r3, r1
 8001fb8:	781b      	ldrb	r3, [r3, #0]
 8001fba:	061b      	lsls	r3, r3, #24
 8001fbc:	431a      	orrs	r2, r3
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	605a      	str	r2, [r3, #4]
      offset += sizeof(this->data.sec);
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	3304      	adds	r3, #4
 8001fc6:	60fb      	str	r3, [r7, #12]
      this->data.nsec =  ((uint32_t) (*(inbuffer + offset)));
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	683a      	ldr	r2, [r7, #0]
 8001fcc:	4413      	add	r3, r2
 8001fce:	781b      	ldrb	r3, [r3, #0]
 8001fd0:	461a      	mov	r2, r3
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	689a      	ldr	r2, [r3, #8]
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	3301      	adds	r3, #1
 8001fde:	6839      	ldr	r1, [r7, #0]
 8001fe0:	440b      	add	r3, r1
 8001fe2:	781b      	ldrb	r3, [r3, #0]
 8001fe4:	021b      	lsls	r3, r3, #8
 8001fe6:	431a      	orrs	r2, r3
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	689a      	ldr	r2, [r3, #8]
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	3302      	adds	r3, #2
 8001ff4:	6839      	ldr	r1, [r7, #0]
 8001ff6:	440b      	add	r3, r1
 8001ff8:	781b      	ldrb	r3, [r3, #0]
 8001ffa:	041b      	lsls	r3, r3, #16
 8001ffc:	431a      	orrs	r2, r3
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	689a      	ldr	r2, [r3, #8]
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	3303      	adds	r3, #3
 800200a:	6839      	ldr	r1, [r7, #0]
 800200c:	440b      	add	r3, r1
 800200e:	781b      	ldrb	r3, [r3, #0]
 8002010:	061b      	lsls	r3, r3, #24
 8002012:	431a      	orrs	r2, r3
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	609a      	str	r2, [r3, #8]
      offset += sizeof(this->data.nsec);
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	3304      	adds	r3, #4
 800201c:	60fb      	str	r3, [r7, #12]
     return offset;
 800201e:	68fb      	ldr	r3, [r7, #12]
    }
 8002020:	4618      	mov	r0, r3
 8002022:	3714      	adds	r7, #20
 8002024:	46bd      	mov	sp, r7
 8002026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202a:	4770      	bx	lr

0800202c <_ZN8std_msgs4Time7getTypeEv>:

    const char * getType(){ return "std_msgs/Time"; };
 800202c:	b480      	push	{r7}
 800202e:	b083      	sub	sp, #12
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
 8002034:	4b03      	ldr	r3, [pc, #12]	; (8002044 <_ZN8std_msgs4Time7getTypeEv+0x18>)
 8002036:	4618      	mov	r0, r3
 8002038:	370c      	adds	r7, #12
 800203a:	46bd      	mov	sp, r7
 800203c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002040:	4770      	bx	lr
 8002042:	bf00      	nop
 8002044:	0800a534 	.word	0x0800a534

08002048 <_ZN8std_msgs4Time6getMD5Ev>:
    const char * getMD5(){ return "cd7166c74c552c311fbcc2fe5a7bc289"; };
 8002048:	b480      	push	{r7}
 800204a:	b083      	sub	sp, #12
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
 8002050:	4b03      	ldr	r3, [pc, #12]	; (8002060 <_ZN8std_msgs4Time6getMD5Ev+0x18>)
 8002052:	4618      	mov	r0, r3
 8002054:	370c      	adds	r7, #12
 8002056:	46bd      	mov	sp, r7
 8002058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205c:	4770      	bx	lr
 800205e:	bf00      	nop
 8002060:	0800a544 	.word	0x0800a544

08002064 <_ZN14rosserial_msgs9TopicInfoC1Ev>:
      enum { ID_PARAMETER_REQUEST = 6 };
      enum { ID_LOG = 7 };
      enum { ID_TIME = 10 };
      enum { ID_TX_STOP = 11 };

    TopicInfo():
 8002064:	b580      	push	{r7, lr}
 8002066:	b082      	sub	sp, #8
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
      topic_id(0),
      topic_name(""),
      message_type(""),
      md5sum(""),
      buffer_size(0)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	4618      	mov	r0, r3
 8002070:	f7ff fef8 	bl	8001e64 <_ZN3ros3MsgC1Ev>
 8002074:	4a0b      	ldr	r2, [pc, #44]	; (80020a4 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x40>)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	601a      	str	r2, [r3, #0]
      topic_id(0),
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	2200      	movs	r2, #0
 800207e:	809a      	strh	r2, [r3, #4]
      topic_name(""),
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	4a09      	ldr	r2, [pc, #36]	; (80020a8 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 8002084:	609a      	str	r2, [r3, #8]
      message_type(""),
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	4a07      	ldr	r2, [pc, #28]	; (80020a8 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 800208a:	60da      	str	r2, [r3, #12]
      md5sum(""),
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	4a06      	ldr	r2, [pc, #24]	; (80020a8 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 8002090:	611a      	str	r2, [r3, #16]
      buffer_size(0)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	2200      	movs	r2, #0
 8002096:	615a      	str	r2, [r3, #20]
    {
    }
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	4618      	mov	r0, r3
 800209c:	3708      	adds	r7, #8
 800209e:	46bd      	mov	sp, r7
 80020a0:	bd80      	pop	{r7, pc}
 80020a2:	bf00      	nop
 80020a4:	0800a7d8 	.word	0x0800a7d8
 80020a8:	0800a568 	.word	0x0800a568

080020ac <_ZNK14rosserial_msgs9TopicInfo9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b088      	sub	sp, #32
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
 80020b4:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80020b6:	2300      	movs	r3, #0
 80020b8:	61fb      	str	r3, [r7, #28]
      *(outbuffer + offset + 0) = (this->topic_id >> (8 * 0)) & 0xFF;
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	8899      	ldrh	r1, [r3, #4]
 80020be:	69fb      	ldr	r3, [r7, #28]
 80020c0:	683a      	ldr	r2, [r7, #0]
 80020c2:	4413      	add	r3, r2
 80020c4:	b2ca      	uxtb	r2, r1
 80020c6:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->topic_id >> (8 * 1)) & 0xFF;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	889b      	ldrh	r3, [r3, #4]
 80020cc:	0a1b      	lsrs	r3, r3, #8
 80020ce:	b299      	uxth	r1, r3
 80020d0:	69fb      	ldr	r3, [r7, #28]
 80020d2:	3301      	adds	r3, #1
 80020d4:	683a      	ldr	r2, [r7, #0]
 80020d6:	4413      	add	r3, r2
 80020d8:	b2ca      	uxtb	r2, r1
 80020da:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->topic_id);
 80020dc:	69fb      	ldr	r3, [r7, #28]
 80020de:	3302      	adds	r3, #2
 80020e0:	61fb      	str	r3, [r7, #28]
      uint32_t length_topic_name = strlen(this->topic_name);
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	689b      	ldr	r3, [r3, #8]
 80020e6:	4618      	mov	r0, r3
 80020e8:	f7fe f88e 	bl	8000208 <strlen>
 80020ec:	61b8      	str	r0, [r7, #24]
      varToArr(outbuffer + offset, length_topic_name);
 80020ee:	69fb      	ldr	r3, [r7, #28]
 80020f0:	683a      	ldr	r2, [r7, #0]
 80020f2:	4413      	add	r3, r2
 80020f4:	69b9      	ldr	r1, [r7, #24]
 80020f6:	4618      	mov	r0, r3
 80020f8:	f001 fcda 	bl	8003ab0 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 80020fc:	69fb      	ldr	r3, [r7, #28]
 80020fe:	3304      	adds	r3, #4
 8002100:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->topic_name, length_topic_name);
 8002102:	69fb      	ldr	r3, [r7, #28]
 8002104:	683a      	ldr	r2, [r7, #0]
 8002106:	18d0      	adds	r0, r2, r3
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	689b      	ldr	r3, [r3, #8]
 800210c:	69ba      	ldr	r2, [r7, #24]
 800210e:	4619      	mov	r1, r3
 8002110:	f008 f8e6 	bl	800a2e0 <memcpy>
      offset += length_topic_name;
 8002114:	69fa      	ldr	r2, [r7, #28]
 8002116:	69bb      	ldr	r3, [r7, #24]
 8002118:	4413      	add	r3, r2
 800211a:	61fb      	str	r3, [r7, #28]
      uint32_t length_message_type = strlen(this->message_type);
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	68db      	ldr	r3, [r3, #12]
 8002120:	4618      	mov	r0, r3
 8002122:	f7fe f871 	bl	8000208 <strlen>
 8002126:	6178      	str	r0, [r7, #20]
      varToArr(outbuffer + offset, length_message_type);
 8002128:	69fb      	ldr	r3, [r7, #28]
 800212a:	683a      	ldr	r2, [r7, #0]
 800212c:	4413      	add	r3, r2
 800212e:	6979      	ldr	r1, [r7, #20]
 8002130:	4618      	mov	r0, r3
 8002132:	f001 fcbd 	bl	8003ab0 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8002136:	69fb      	ldr	r3, [r7, #28]
 8002138:	3304      	adds	r3, #4
 800213a:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->message_type, length_message_type);
 800213c:	69fb      	ldr	r3, [r7, #28]
 800213e:	683a      	ldr	r2, [r7, #0]
 8002140:	18d0      	adds	r0, r2, r3
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	68db      	ldr	r3, [r3, #12]
 8002146:	697a      	ldr	r2, [r7, #20]
 8002148:	4619      	mov	r1, r3
 800214a:	f008 f8c9 	bl	800a2e0 <memcpy>
      offset += length_message_type;
 800214e:	69fa      	ldr	r2, [r7, #28]
 8002150:	697b      	ldr	r3, [r7, #20]
 8002152:	4413      	add	r3, r2
 8002154:	61fb      	str	r3, [r7, #28]
      uint32_t length_md5sum = strlen(this->md5sum);
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	691b      	ldr	r3, [r3, #16]
 800215a:	4618      	mov	r0, r3
 800215c:	f7fe f854 	bl	8000208 <strlen>
 8002160:	6138      	str	r0, [r7, #16]
      varToArr(outbuffer + offset, length_md5sum);
 8002162:	69fb      	ldr	r3, [r7, #28]
 8002164:	683a      	ldr	r2, [r7, #0]
 8002166:	4413      	add	r3, r2
 8002168:	6939      	ldr	r1, [r7, #16]
 800216a:	4618      	mov	r0, r3
 800216c:	f001 fca0 	bl	8003ab0 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8002170:	69fb      	ldr	r3, [r7, #28]
 8002172:	3304      	adds	r3, #4
 8002174:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->md5sum, length_md5sum);
 8002176:	69fb      	ldr	r3, [r7, #28]
 8002178:	683a      	ldr	r2, [r7, #0]
 800217a:	18d0      	adds	r0, r2, r3
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	691b      	ldr	r3, [r3, #16]
 8002180:	693a      	ldr	r2, [r7, #16]
 8002182:	4619      	mov	r1, r3
 8002184:	f008 f8ac 	bl	800a2e0 <memcpy>
      offset += length_md5sum;
 8002188:	69fa      	ldr	r2, [r7, #28]
 800218a:	693b      	ldr	r3, [r7, #16]
 800218c:	4413      	add	r3, r2
 800218e:	61fb      	str	r3, [r7, #28]
      union {
        int32_t real;
        uint32_t base;
      } u_buffer_size;
      u_buffer_size.real = this->buffer_size;
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	695b      	ldr	r3, [r3, #20]
 8002194:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (u_buffer_size.base >> (8 * 0)) & 0xFF;
 8002196:	68f9      	ldr	r1, [r7, #12]
 8002198:	69fb      	ldr	r3, [r7, #28]
 800219a:	683a      	ldr	r2, [r7, #0]
 800219c:	4413      	add	r3, r2
 800219e:	b2ca      	uxtb	r2, r1
 80021a0:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_buffer_size.base >> (8 * 1)) & 0xFF;
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	0a19      	lsrs	r1, r3, #8
 80021a6:	69fb      	ldr	r3, [r7, #28]
 80021a8:	3301      	adds	r3, #1
 80021aa:	683a      	ldr	r2, [r7, #0]
 80021ac:	4413      	add	r3, r2
 80021ae:	b2ca      	uxtb	r2, r1
 80021b0:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_buffer_size.base >> (8 * 2)) & 0xFF;
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	0c19      	lsrs	r1, r3, #16
 80021b6:	69fb      	ldr	r3, [r7, #28]
 80021b8:	3302      	adds	r3, #2
 80021ba:	683a      	ldr	r2, [r7, #0]
 80021bc:	4413      	add	r3, r2
 80021be:	b2ca      	uxtb	r2, r1
 80021c0:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_buffer_size.base >> (8 * 3)) & 0xFF;
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	0e19      	lsrs	r1, r3, #24
 80021c6:	69fb      	ldr	r3, [r7, #28]
 80021c8:	3303      	adds	r3, #3
 80021ca:	683a      	ldr	r2, [r7, #0]
 80021cc:	4413      	add	r3, r2
 80021ce:	b2ca      	uxtb	r2, r1
 80021d0:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->buffer_size);
 80021d2:	69fb      	ldr	r3, [r7, #28]
 80021d4:	3304      	adds	r3, #4
 80021d6:	61fb      	str	r3, [r7, #28]
      return offset;
 80021d8:	69fb      	ldr	r3, [r7, #28]
    }
 80021da:	4618      	mov	r0, r3
 80021dc:	3720      	adds	r7, #32
 80021de:	46bd      	mov	sp, r7
 80021e0:	bd80      	pop	{r7, pc}

080021e2 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 80021e2:	b580      	push	{r7, lr}
 80021e4:	b08a      	sub	sp, #40	; 0x28
 80021e6:	af00      	add	r7, sp, #0
 80021e8:	6078      	str	r0, [r7, #4]
 80021ea:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80021ec:	2300      	movs	r3, #0
 80021ee:	61bb      	str	r3, [r7, #24]
      this->topic_id =  ((uint16_t) (*(inbuffer + offset)));
 80021f0:	69bb      	ldr	r3, [r7, #24]
 80021f2:	683a      	ldr	r2, [r7, #0]
 80021f4:	4413      	add	r3, r2
 80021f6:	781b      	ldrb	r3, [r3, #0]
 80021f8:	b29a      	uxth	r2, r3
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	809a      	strh	r2, [r3, #4]
      this->topic_id |= ((uint16_t) (*(inbuffer + offset + 1))) << (8 * 1);
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	889b      	ldrh	r3, [r3, #4]
 8002202:	b21a      	sxth	r2, r3
 8002204:	69bb      	ldr	r3, [r7, #24]
 8002206:	3301      	adds	r3, #1
 8002208:	6839      	ldr	r1, [r7, #0]
 800220a:	440b      	add	r3, r1
 800220c:	781b      	ldrb	r3, [r3, #0]
 800220e:	021b      	lsls	r3, r3, #8
 8002210:	b21b      	sxth	r3, r3
 8002212:	4313      	orrs	r3, r2
 8002214:	b21b      	sxth	r3, r3
 8002216:	b29a      	uxth	r2, r3
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	809a      	strh	r2, [r3, #4]
      offset += sizeof(this->topic_id);
 800221c:	69bb      	ldr	r3, [r7, #24]
 800221e:	3302      	adds	r3, #2
 8002220:	61bb      	str	r3, [r7, #24]
      uint32_t length_topic_name;
      arrToVar(length_topic_name, (inbuffer + offset));
 8002222:	69bb      	ldr	r3, [r7, #24]
 8002224:	683a      	ldr	r2, [r7, #0]
 8002226:	441a      	add	r2, r3
 8002228:	f107 0314 	add.w	r3, r7, #20
 800222c:	4611      	mov	r1, r2
 800222e:	4618      	mov	r0, r3
 8002230:	f001 fc5d 	bl	8003aee <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8002234:	69bb      	ldr	r3, [r7, #24]
 8002236:	3304      	adds	r3, #4
 8002238:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_topic_name; ++k){
 800223a:	69bb      	ldr	r3, [r7, #24]
 800223c:	627b      	str	r3, [r7, #36]	; 0x24
 800223e:	e00b      	b.n	8002258 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x76>
          inbuffer[k-1]=inbuffer[k];
 8002240:	683a      	ldr	r2, [r7, #0]
 8002242:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002244:	441a      	add	r2, r3
 8002246:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002248:	3b01      	subs	r3, #1
 800224a:	6839      	ldr	r1, [r7, #0]
 800224c:	440b      	add	r3, r1
 800224e:	7812      	ldrb	r2, [r2, #0]
 8002250:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_topic_name; ++k){
 8002252:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002254:	3301      	adds	r3, #1
 8002256:	627b      	str	r3, [r7, #36]	; 0x24
 8002258:	69ba      	ldr	r2, [r7, #24]
 800225a:	697b      	ldr	r3, [r7, #20]
 800225c:	4413      	add	r3, r2
 800225e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002260:	429a      	cmp	r2, r3
 8002262:	d3ed      	bcc.n	8002240 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x5e>
      }
      inbuffer[offset+length_topic_name-1]=0;
 8002264:	69ba      	ldr	r2, [r7, #24]
 8002266:	697b      	ldr	r3, [r7, #20]
 8002268:	4413      	add	r3, r2
 800226a:	3b01      	subs	r3, #1
 800226c:	683a      	ldr	r2, [r7, #0]
 800226e:	4413      	add	r3, r2
 8002270:	2200      	movs	r2, #0
 8002272:	701a      	strb	r2, [r3, #0]
      this->topic_name = (char *)(inbuffer + offset-1);
 8002274:	69bb      	ldr	r3, [r7, #24]
 8002276:	3b01      	subs	r3, #1
 8002278:	683a      	ldr	r2, [r7, #0]
 800227a:	441a      	add	r2, r3
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	609a      	str	r2, [r3, #8]
      offset += length_topic_name;
 8002280:	69ba      	ldr	r2, [r7, #24]
 8002282:	697b      	ldr	r3, [r7, #20]
 8002284:	4413      	add	r3, r2
 8002286:	61bb      	str	r3, [r7, #24]
      uint32_t length_message_type;
      arrToVar(length_message_type, (inbuffer + offset));
 8002288:	69bb      	ldr	r3, [r7, #24]
 800228a:	683a      	ldr	r2, [r7, #0]
 800228c:	441a      	add	r2, r3
 800228e:	f107 0310 	add.w	r3, r7, #16
 8002292:	4611      	mov	r1, r2
 8002294:	4618      	mov	r0, r3
 8002296:	f001 fc2a 	bl	8003aee <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 800229a:	69bb      	ldr	r3, [r7, #24]
 800229c:	3304      	adds	r3, #4
 800229e:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_message_type; ++k){
 80022a0:	69bb      	ldr	r3, [r7, #24]
 80022a2:	623b      	str	r3, [r7, #32]
 80022a4:	e00b      	b.n	80022be <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0xdc>
          inbuffer[k-1]=inbuffer[k];
 80022a6:	683a      	ldr	r2, [r7, #0]
 80022a8:	6a3b      	ldr	r3, [r7, #32]
 80022aa:	441a      	add	r2, r3
 80022ac:	6a3b      	ldr	r3, [r7, #32]
 80022ae:	3b01      	subs	r3, #1
 80022b0:	6839      	ldr	r1, [r7, #0]
 80022b2:	440b      	add	r3, r1
 80022b4:	7812      	ldrb	r2, [r2, #0]
 80022b6:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_message_type; ++k){
 80022b8:	6a3b      	ldr	r3, [r7, #32]
 80022ba:	3301      	adds	r3, #1
 80022bc:	623b      	str	r3, [r7, #32]
 80022be:	69ba      	ldr	r2, [r7, #24]
 80022c0:	693b      	ldr	r3, [r7, #16]
 80022c2:	4413      	add	r3, r2
 80022c4:	6a3a      	ldr	r2, [r7, #32]
 80022c6:	429a      	cmp	r2, r3
 80022c8:	d3ed      	bcc.n	80022a6 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0xc4>
      }
      inbuffer[offset+length_message_type-1]=0;
 80022ca:	69ba      	ldr	r2, [r7, #24]
 80022cc:	693b      	ldr	r3, [r7, #16]
 80022ce:	4413      	add	r3, r2
 80022d0:	3b01      	subs	r3, #1
 80022d2:	683a      	ldr	r2, [r7, #0]
 80022d4:	4413      	add	r3, r2
 80022d6:	2200      	movs	r2, #0
 80022d8:	701a      	strb	r2, [r3, #0]
      this->message_type = (char *)(inbuffer + offset-1);
 80022da:	69bb      	ldr	r3, [r7, #24]
 80022dc:	3b01      	subs	r3, #1
 80022de:	683a      	ldr	r2, [r7, #0]
 80022e0:	441a      	add	r2, r3
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	60da      	str	r2, [r3, #12]
      offset += length_message_type;
 80022e6:	69ba      	ldr	r2, [r7, #24]
 80022e8:	693b      	ldr	r3, [r7, #16]
 80022ea:	4413      	add	r3, r2
 80022ec:	61bb      	str	r3, [r7, #24]
      uint32_t length_md5sum;
      arrToVar(length_md5sum, (inbuffer + offset));
 80022ee:	69bb      	ldr	r3, [r7, #24]
 80022f0:	683a      	ldr	r2, [r7, #0]
 80022f2:	441a      	add	r2, r3
 80022f4:	f107 030c 	add.w	r3, r7, #12
 80022f8:	4611      	mov	r1, r2
 80022fa:	4618      	mov	r0, r3
 80022fc:	f001 fbf7 	bl	8003aee <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8002300:	69bb      	ldr	r3, [r7, #24]
 8002302:	3304      	adds	r3, #4
 8002304:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_md5sum; ++k){
 8002306:	69bb      	ldr	r3, [r7, #24]
 8002308:	61fb      	str	r3, [r7, #28]
 800230a:	e00b      	b.n	8002324 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x142>
          inbuffer[k-1]=inbuffer[k];
 800230c:	683a      	ldr	r2, [r7, #0]
 800230e:	69fb      	ldr	r3, [r7, #28]
 8002310:	441a      	add	r2, r3
 8002312:	69fb      	ldr	r3, [r7, #28]
 8002314:	3b01      	subs	r3, #1
 8002316:	6839      	ldr	r1, [r7, #0]
 8002318:	440b      	add	r3, r1
 800231a:	7812      	ldrb	r2, [r2, #0]
 800231c:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_md5sum; ++k){
 800231e:	69fb      	ldr	r3, [r7, #28]
 8002320:	3301      	adds	r3, #1
 8002322:	61fb      	str	r3, [r7, #28]
 8002324:	69ba      	ldr	r2, [r7, #24]
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	4413      	add	r3, r2
 800232a:	69fa      	ldr	r2, [r7, #28]
 800232c:	429a      	cmp	r2, r3
 800232e:	d3ed      	bcc.n	800230c <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x12a>
      }
      inbuffer[offset+length_md5sum-1]=0;
 8002330:	69ba      	ldr	r2, [r7, #24]
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	4413      	add	r3, r2
 8002336:	3b01      	subs	r3, #1
 8002338:	683a      	ldr	r2, [r7, #0]
 800233a:	4413      	add	r3, r2
 800233c:	2200      	movs	r2, #0
 800233e:	701a      	strb	r2, [r3, #0]
      this->md5sum = (char *)(inbuffer + offset-1);
 8002340:	69bb      	ldr	r3, [r7, #24]
 8002342:	3b01      	subs	r3, #1
 8002344:	683a      	ldr	r2, [r7, #0]
 8002346:	441a      	add	r2, r3
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	611a      	str	r2, [r3, #16]
      offset += length_md5sum;
 800234c:	69ba      	ldr	r2, [r7, #24]
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	4413      	add	r3, r2
 8002352:	61bb      	str	r3, [r7, #24]
      union {
        int32_t real;
        uint32_t base;
      } u_buffer_size;
      u_buffer_size.base = 0;
 8002354:	2300      	movs	r3, #0
 8002356:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8002358:	68bb      	ldr	r3, [r7, #8]
 800235a:	69ba      	ldr	r2, [r7, #24]
 800235c:	6839      	ldr	r1, [r7, #0]
 800235e:	440a      	add	r2, r1
 8002360:	7812      	ldrb	r2, [r2, #0]
 8002362:	4313      	orrs	r3, r2
 8002364:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8002366:	68ba      	ldr	r2, [r7, #8]
 8002368:	69bb      	ldr	r3, [r7, #24]
 800236a:	3301      	adds	r3, #1
 800236c:	6839      	ldr	r1, [r7, #0]
 800236e:	440b      	add	r3, r1
 8002370:	781b      	ldrb	r3, [r3, #0]
 8002372:	021b      	lsls	r3, r3, #8
 8002374:	4313      	orrs	r3, r2
 8002376:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8002378:	68ba      	ldr	r2, [r7, #8]
 800237a:	69bb      	ldr	r3, [r7, #24]
 800237c:	3302      	adds	r3, #2
 800237e:	6839      	ldr	r1, [r7, #0]
 8002380:	440b      	add	r3, r1
 8002382:	781b      	ldrb	r3, [r3, #0]
 8002384:	041b      	lsls	r3, r3, #16
 8002386:	4313      	orrs	r3, r2
 8002388:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 800238a:	68ba      	ldr	r2, [r7, #8]
 800238c:	69bb      	ldr	r3, [r7, #24]
 800238e:	3303      	adds	r3, #3
 8002390:	6839      	ldr	r1, [r7, #0]
 8002392:	440b      	add	r3, r1
 8002394:	781b      	ldrb	r3, [r3, #0]
 8002396:	061b      	lsls	r3, r3, #24
 8002398:	4313      	orrs	r3, r2
 800239a:	60bb      	str	r3, [r7, #8]
      this->buffer_size = u_buffer_size.real;
 800239c:	68ba      	ldr	r2, [r7, #8]
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	615a      	str	r2, [r3, #20]
      offset += sizeof(this->buffer_size);
 80023a2:	69bb      	ldr	r3, [r7, #24]
 80023a4:	3304      	adds	r3, #4
 80023a6:	61bb      	str	r3, [r7, #24]
     return offset;
 80023a8:	69bb      	ldr	r3, [r7, #24]
    }
 80023aa:	4618      	mov	r0, r3
 80023ac:	3728      	adds	r7, #40	; 0x28
 80023ae:	46bd      	mov	sp, r7
 80023b0:	bd80      	pop	{r7, pc}
	...

080023b4 <_ZN14rosserial_msgs9TopicInfo7getTypeEv>:

    const char * getType(){ return "rosserial_msgs/TopicInfo"; };
 80023b4:	b480      	push	{r7}
 80023b6:	b083      	sub	sp, #12
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
 80023bc:	4b03      	ldr	r3, [pc, #12]	; (80023cc <_ZN14rosserial_msgs9TopicInfo7getTypeEv+0x18>)
 80023be:	4618      	mov	r0, r3
 80023c0:	370c      	adds	r7, #12
 80023c2:	46bd      	mov	sp, r7
 80023c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c8:	4770      	bx	lr
 80023ca:	bf00      	nop
 80023cc:	0800a56c 	.word	0x0800a56c

080023d0 <_ZN14rosserial_msgs9TopicInfo6getMD5Ev>:
    const char * getMD5(){ return "0ad51f88fc44892f8c10684077646005"; };
 80023d0:	b480      	push	{r7}
 80023d2:	b083      	sub	sp, #12
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
 80023d8:	4b03      	ldr	r3, [pc, #12]	; (80023e8 <_ZN14rosserial_msgs9TopicInfo6getMD5Ev+0x18>)
 80023da:	4618      	mov	r0, r3
 80023dc:	370c      	adds	r7, #12
 80023de:	46bd      	mov	sp, r7
 80023e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e4:	4770      	bx	lr
 80023e6:	bf00      	nop
 80023e8:	0800a588 	.word	0x0800a588

080023ec <_ZN14rosserial_msgs3LogC1Ev>:
      enum { INFO = 1 };
      enum { WARN = 2 };
      enum { ERROR = 3 };
      enum { FATAL = 4 };

    Log():
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b082      	sub	sp, #8
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
      level(0),
      msg("")
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	4618      	mov	r0, r3
 80023f8:	f7ff fd34 	bl	8001e64 <_ZN3ros3MsgC1Ev>
 80023fc:	4a06      	ldr	r2, [pc, #24]	; (8002418 <_ZN14rosserial_msgs3LogC1Ev+0x2c>)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	601a      	str	r2, [r3, #0]
      level(0),
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	2200      	movs	r2, #0
 8002406:	711a      	strb	r2, [r3, #4]
      msg("")
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	4a04      	ldr	r2, [pc, #16]	; (800241c <_ZN14rosserial_msgs3LogC1Ev+0x30>)
 800240c:	609a      	str	r2, [r3, #8]
    {
    }
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	4618      	mov	r0, r3
 8002412:	3708      	adds	r7, #8
 8002414:	46bd      	mov	sp, r7
 8002416:	bd80      	pop	{r7, pc}
 8002418:	0800a7c0 	.word	0x0800a7c0
 800241c:	0800a568 	.word	0x0800a568

08002420 <_ZNK14rosserial_msgs3Log9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8002420:	b580      	push	{r7, lr}
 8002422:	b084      	sub	sp, #16
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
 8002428:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800242a:	2300      	movs	r3, #0
 800242c:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->level >> (8 * 0)) & 0xFF;
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	683a      	ldr	r2, [r7, #0]
 8002432:	4413      	add	r3, r2
 8002434:	687a      	ldr	r2, [r7, #4]
 8002436:	7912      	ldrb	r2, [r2, #4]
 8002438:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->level);
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	3301      	adds	r3, #1
 800243e:	60fb      	str	r3, [r7, #12]
      uint32_t length_msg = strlen(this->msg);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	689b      	ldr	r3, [r3, #8]
 8002444:	4618      	mov	r0, r3
 8002446:	f7fd fedf 	bl	8000208 <strlen>
 800244a:	60b8      	str	r0, [r7, #8]
      varToArr(outbuffer + offset, length_msg);
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	683a      	ldr	r2, [r7, #0]
 8002450:	4413      	add	r3, r2
 8002452:	68b9      	ldr	r1, [r7, #8]
 8002454:	4618      	mov	r0, r3
 8002456:	f001 fb2b 	bl	8003ab0 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	3304      	adds	r3, #4
 800245e:	60fb      	str	r3, [r7, #12]
      memcpy(outbuffer + offset, this->msg, length_msg);
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	683a      	ldr	r2, [r7, #0]
 8002464:	18d0      	adds	r0, r2, r3
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	689b      	ldr	r3, [r3, #8]
 800246a:	68ba      	ldr	r2, [r7, #8]
 800246c:	4619      	mov	r1, r3
 800246e:	f007 ff37 	bl	800a2e0 <memcpy>
      offset += length_msg;
 8002472:	68fa      	ldr	r2, [r7, #12]
 8002474:	68bb      	ldr	r3, [r7, #8]
 8002476:	4413      	add	r3, r2
 8002478:	60fb      	str	r3, [r7, #12]
      return offset;
 800247a:	68fb      	ldr	r3, [r7, #12]
    }
 800247c:	4618      	mov	r0, r3
 800247e:	3710      	adds	r7, #16
 8002480:	46bd      	mov	sp, r7
 8002482:	bd80      	pop	{r7, pc}

08002484 <_ZN14rosserial_msgs3Log11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 8002484:	b580      	push	{r7, lr}
 8002486:	b086      	sub	sp, #24
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
 800248c:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800248e:	2300      	movs	r3, #0
 8002490:	613b      	str	r3, [r7, #16]
      this->level =  ((uint8_t) (*(inbuffer + offset)));
 8002492:	693b      	ldr	r3, [r7, #16]
 8002494:	683a      	ldr	r2, [r7, #0]
 8002496:	4413      	add	r3, r2
 8002498:	781a      	ldrb	r2, [r3, #0]
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	711a      	strb	r2, [r3, #4]
      offset += sizeof(this->level);
 800249e:	693b      	ldr	r3, [r7, #16]
 80024a0:	3301      	adds	r3, #1
 80024a2:	613b      	str	r3, [r7, #16]
      uint32_t length_msg;
      arrToVar(length_msg, (inbuffer + offset));
 80024a4:	693b      	ldr	r3, [r7, #16]
 80024a6:	683a      	ldr	r2, [r7, #0]
 80024a8:	441a      	add	r2, r3
 80024aa:	f107 030c 	add.w	r3, r7, #12
 80024ae:	4611      	mov	r1, r2
 80024b0:	4618      	mov	r0, r3
 80024b2:	f001 fb1c 	bl	8003aee <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 80024b6:	693b      	ldr	r3, [r7, #16]
 80024b8:	3304      	adds	r3, #4
 80024ba:	613b      	str	r3, [r7, #16]
      for(unsigned int k= offset; k< offset+length_msg; ++k){
 80024bc:	693b      	ldr	r3, [r7, #16]
 80024be:	617b      	str	r3, [r7, #20]
 80024c0:	e00b      	b.n	80024da <_ZN14rosserial_msgs3Log11deserializeEPh+0x56>
          inbuffer[k-1]=inbuffer[k];
 80024c2:	683a      	ldr	r2, [r7, #0]
 80024c4:	697b      	ldr	r3, [r7, #20]
 80024c6:	441a      	add	r2, r3
 80024c8:	697b      	ldr	r3, [r7, #20]
 80024ca:	3b01      	subs	r3, #1
 80024cc:	6839      	ldr	r1, [r7, #0]
 80024ce:	440b      	add	r3, r1
 80024d0:	7812      	ldrb	r2, [r2, #0]
 80024d2:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_msg; ++k){
 80024d4:	697b      	ldr	r3, [r7, #20]
 80024d6:	3301      	adds	r3, #1
 80024d8:	617b      	str	r3, [r7, #20]
 80024da:	693a      	ldr	r2, [r7, #16]
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	4413      	add	r3, r2
 80024e0:	697a      	ldr	r2, [r7, #20]
 80024e2:	429a      	cmp	r2, r3
 80024e4:	d3ed      	bcc.n	80024c2 <_ZN14rosserial_msgs3Log11deserializeEPh+0x3e>
      }
      inbuffer[offset+length_msg-1]=0;
 80024e6:	693a      	ldr	r2, [r7, #16]
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	4413      	add	r3, r2
 80024ec:	3b01      	subs	r3, #1
 80024ee:	683a      	ldr	r2, [r7, #0]
 80024f0:	4413      	add	r3, r2
 80024f2:	2200      	movs	r2, #0
 80024f4:	701a      	strb	r2, [r3, #0]
      this->msg = (char *)(inbuffer + offset-1);
 80024f6:	693b      	ldr	r3, [r7, #16]
 80024f8:	3b01      	subs	r3, #1
 80024fa:	683a      	ldr	r2, [r7, #0]
 80024fc:	441a      	add	r2, r3
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	609a      	str	r2, [r3, #8]
      offset += length_msg;
 8002502:	693a      	ldr	r2, [r7, #16]
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	4413      	add	r3, r2
 8002508:	613b      	str	r3, [r7, #16]
     return offset;
 800250a:	693b      	ldr	r3, [r7, #16]
    }
 800250c:	4618      	mov	r0, r3
 800250e:	3718      	adds	r7, #24
 8002510:	46bd      	mov	sp, r7
 8002512:	bd80      	pop	{r7, pc}

08002514 <_ZN14rosserial_msgs3Log7getTypeEv>:

    const char * getType(){ return "rosserial_msgs/Log"; };
 8002514:	b480      	push	{r7}
 8002516:	b083      	sub	sp, #12
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
 800251c:	4b03      	ldr	r3, [pc, #12]	; (800252c <_ZN14rosserial_msgs3Log7getTypeEv+0x18>)
 800251e:	4618      	mov	r0, r3
 8002520:	370c      	adds	r7, #12
 8002522:	46bd      	mov	sp, r7
 8002524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002528:	4770      	bx	lr
 800252a:	bf00      	nop
 800252c:	0800a5ac 	.word	0x0800a5ac

08002530 <_ZN14rosserial_msgs3Log6getMD5Ev>:
    const char * getMD5(){ return "11abd731c25933261cd6183bd12d6295"; };
 8002530:	b480      	push	{r7}
 8002532:	b083      	sub	sp, #12
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
 8002538:	4b03      	ldr	r3, [pc, #12]	; (8002548 <_ZN14rosserial_msgs3Log6getMD5Ev+0x18>)
 800253a:	4618      	mov	r0, r3
 800253c:	370c      	adds	r7, #12
 800253e:	46bd      	mov	sp, r7
 8002540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002544:	4770      	bx	lr
 8002546:	bf00      	nop
 8002548:	0800a5c0 	.word	0x0800a5c0

0800254c <_ZN14rosserial_msgs20RequestParamResponseC1Ev>:
      uint32_t strings_length;
      typedef char* _strings_type;
      _strings_type st_strings;
      _strings_type * strings;

    RequestParamResponse():
 800254c:	b580      	push	{r7, lr}
 800254e:	b082      	sub	sp, #8
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
      ints_length(0), ints(NULL),
      floats_length(0), floats(NULL),
      strings_length(0), strings(NULL)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	4618      	mov	r0, r3
 8002558:	f7ff fc84 	bl	8001e64 <_ZN3ros3MsgC1Ev>
 800255c:	4a0c      	ldr	r2, [pc, #48]	; (8002590 <_ZN14rosserial_msgs20RequestParamResponseC1Ev+0x44>)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	601a      	str	r2, [r3, #0]
      ints_length(0), ints(NULL),
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	2200      	movs	r2, #0
 8002566:	605a      	str	r2, [r3, #4]
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	2200      	movs	r2, #0
 800256c:	60da      	str	r2, [r3, #12]
      floats_length(0), floats(NULL),
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	2200      	movs	r2, #0
 8002572:	611a      	str	r2, [r3, #16]
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	2200      	movs	r2, #0
 8002578:	619a      	str	r2, [r3, #24]
      strings_length(0), strings(NULL)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	2200      	movs	r2, #0
 800257e:	61da      	str	r2, [r3, #28]
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	2200      	movs	r2, #0
 8002584:	625a      	str	r2, [r3, #36]	; 0x24
    {
    }
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	4618      	mov	r0, r3
 800258a:	3708      	adds	r7, #8
 800258c:	46bd      	mov	sp, r7
 800258e:	bd80      	pop	{r7, pc}
 8002590:	0800a7a8 	.word	0x0800a7a8

08002594 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8002594:	b580      	push	{r7, lr}
 8002596:	b08a      	sub	sp, #40	; 0x28
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
 800259c:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800259e:	2300      	movs	r3, #0
 80025a0:	627b      	str	r3, [r7, #36]	; 0x24
      *(outbuffer + offset + 0) = (this->ints_length >> (8 * 0)) & 0xFF;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6859      	ldr	r1, [r3, #4]
 80025a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025a8:	683a      	ldr	r2, [r7, #0]
 80025aa:	4413      	add	r3, r2
 80025ac:	b2ca      	uxtb	r2, r1
 80025ae:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->ints_length >> (8 * 1)) & 0xFF;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	685b      	ldr	r3, [r3, #4]
 80025b4:	0a19      	lsrs	r1, r3, #8
 80025b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025b8:	3301      	adds	r3, #1
 80025ba:	683a      	ldr	r2, [r7, #0]
 80025bc:	4413      	add	r3, r2
 80025be:	b2ca      	uxtb	r2, r1
 80025c0:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->ints_length >> (8 * 2)) & 0xFF;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	685b      	ldr	r3, [r3, #4]
 80025c6:	0c19      	lsrs	r1, r3, #16
 80025c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025ca:	3302      	adds	r3, #2
 80025cc:	683a      	ldr	r2, [r7, #0]
 80025ce:	4413      	add	r3, r2
 80025d0:	b2ca      	uxtb	r2, r1
 80025d2:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->ints_length >> (8 * 3)) & 0xFF;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	685b      	ldr	r3, [r3, #4]
 80025d8:	0e19      	lsrs	r1, r3, #24
 80025da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025dc:	3303      	adds	r3, #3
 80025de:	683a      	ldr	r2, [r7, #0]
 80025e0:	4413      	add	r3, r2
 80025e2:	b2ca      	uxtb	r2, r1
 80025e4:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->ints_length);
 80025e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025e8:	3304      	adds	r3, #4
 80025ea:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < ints_length; i++){
 80025ec:	2300      	movs	r3, #0
 80025ee:	623b      	str	r3, [r7, #32]
 80025f0:	e02a      	b.n	8002648 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0xb4>
      union {
        int32_t real;
        uint32_t base;
      } u_intsi;
      u_intsi.real = this->ints[i];
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	68da      	ldr	r2, [r3, #12]
 80025f6:	6a3b      	ldr	r3, [r7, #32]
 80025f8:	009b      	lsls	r3, r3, #2
 80025fa:	4413      	add	r3, r2
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	613b      	str	r3, [r7, #16]
      *(outbuffer + offset + 0) = (u_intsi.base >> (8 * 0)) & 0xFF;
 8002600:	6939      	ldr	r1, [r7, #16]
 8002602:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002604:	683a      	ldr	r2, [r7, #0]
 8002606:	4413      	add	r3, r2
 8002608:	b2ca      	uxtb	r2, r1
 800260a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_intsi.base >> (8 * 1)) & 0xFF;
 800260c:	693b      	ldr	r3, [r7, #16]
 800260e:	0a19      	lsrs	r1, r3, #8
 8002610:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002612:	3301      	adds	r3, #1
 8002614:	683a      	ldr	r2, [r7, #0]
 8002616:	4413      	add	r3, r2
 8002618:	b2ca      	uxtb	r2, r1
 800261a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_intsi.base >> (8 * 2)) & 0xFF;
 800261c:	693b      	ldr	r3, [r7, #16]
 800261e:	0c19      	lsrs	r1, r3, #16
 8002620:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002622:	3302      	adds	r3, #2
 8002624:	683a      	ldr	r2, [r7, #0]
 8002626:	4413      	add	r3, r2
 8002628:	b2ca      	uxtb	r2, r1
 800262a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_intsi.base >> (8 * 3)) & 0xFF;
 800262c:	693b      	ldr	r3, [r7, #16]
 800262e:	0e19      	lsrs	r1, r3, #24
 8002630:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002632:	3303      	adds	r3, #3
 8002634:	683a      	ldr	r2, [r7, #0]
 8002636:	4413      	add	r3, r2
 8002638:	b2ca      	uxtb	r2, r1
 800263a:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->ints[i]);
 800263c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800263e:	3304      	adds	r3, #4
 8002640:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < ints_length; i++){
 8002642:	6a3b      	ldr	r3, [r7, #32]
 8002644:	3301      	adds	r3, #1
 8002646:	623b      	str	r3, [r7, #32]
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	685b      	ldr	r3, [r3, #4]
 800264c:	6a3a      	ldr	r2, [r7, #32]
 800264e:	429a      	cmp	r2, r3
 8002650:	d3cf      	bcc.n	80025f2 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x5e>
      }
      *(outbuffer + offset + 0) = (this->floats_length >> (8 * 0)) & 0xFF;
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6919      	ldr	r1, [r3, #16]
 8002656:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002658:	683a      	ldr	r2, [r7, #0]
 800265a:	4413      	add	r3, r2
 800265c:	b2ca      	uxtb	r2, r1
 800265e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->floats_length >> (8 * 1)) & 0xFF;
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	691b      	ldr	r3, [r3, #16]
 8002664:	0a19      	lsrs	r1, r3, #8
 8002666:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002668:	3301      	adds	r3, #1
 800266a:	683a      	ldr	r2, [r7, #0]
 800266c:	4413      	add	r3, r2
 800266e:	b2ca      	uxtb	r2, r1
 8002670:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->floats_length >> (8 * 2)) & 0xFF;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	691b      	ldr	r3, [r3, #16]
 8002676:	0c19      	lsrs	r1, r3, #16
 8002678:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800267a:	3302      	adds	r3, #2
 800267c:	683a      	ldr	r2, [r7, #0]
 800267e:	4413      	add	r3, r2
 8002680:	b2ca      	uxtb	r2, r1
 8002682:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->floats_length >> (8 * 3)) & 0xFF;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	691b      	ldr	r3, [r3, #16]
 8002688:	0e19      	lsrs	r1, r3, #24
 800268a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800268c:	3303      	adds	r3, #3
 800268e:	683a      	ldr	r2, [r7, #0]
 8002690:	4413      	add	r3, r2
 8002692:	b2ca      	uxtb	r2, r1
 8002694:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->floats_length);
 8002696:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002698:	3304      	adds	r3, #4
 800269a:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < floats_length; i++){
 800269c:	2300      	movs	r3, #0
 800269e:	61fb      	str	r3, [r7, #28]
 80026a0:	e02a      	b.n	80026f8 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x164>
      union {
        float real;
        uint32_t base;
      } u_floatsi;
      u_floatsi.real = this->floats[i];
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	699a      	ldr	r2, [r3, #24]
 80026a6:	69fb      	ldr	r3, [r7, #28]
 80026a8:	009b      	lsls	r3, r3, #2
 80026aa:	4413      	add	r3, r2
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (u_floatsi.base >> (8 * 0)) & 0xFF;
 80026b0:	68f9      	ldr	r1, [r7, #12]
 80026b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026b4:	683a      	ldr	r2, [r7, #0]
 80026b6:	4413      	add	r3, r2
 80026b8:	b2ca      	uxtb	r2, r1
 80026ba:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_floatsi.base >> (8 * 1)) & 0xFF;
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	0a19      	lsrs	r1, r3, #8
 80026c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026c2:	3301      	adds	r3, #1
 80026c4:	683a      	ldr	r2, [r7, #0]
 80026c6:	4413      	add	r3, r2
 80026c8:	b2ca      	uxtb	r2, r1
 80026ca:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_floatsi.base >> (8 * 2)) & 0xFF;
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	0c19      	lsrs	r1, r3, #16
 80026d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026d2:	3302      	adds	r3, #2
 80026d4:	683a      	ldr	r2, [r7, #0]
 80026d6:	4413      	add	r3, r2
 80026d8:	b2ca      	uxtb	r2, r1
 80026da:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_floatsi.base >> (8 * 3)) & 0xFF;
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	0e19      	lsrs	r1, r3, #24
 80026e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026e2:	3303      	adds	r3, #3
 80026e4:	683a      	ldr	r2, [r7, #0]
 80026e6:	4413      	add	r3, r2
 80026e8:	b2ca      	uxtb	r2, r1
 80026ea:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->floats[i]);
 80026ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026ee:	3304      	adds	r3, #4
 80026f0:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < floats_length; i++){
 80026f2:	69fb      	ldr	r3, [r7, #28]
 80026f4:	3301      	adds	r3, #1
 80026f6:	61fb      	str	r3, [r7, #28]
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	691b      	ldr	r3, [r3, #16]
 80026fc:	69fa      	ldr	r2, [r7, #28]
 80026fe:	429a      	cmp	r2, r3
 8002700:	d3cf      	bcc.n	80026a2 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x10e>
      }
      *(outbuffer + offset + 0) = (this->strings_length >> (8 * 0)) & 0xFF;
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	69d9      	ldr	r1, [r3, #28]
 8002706:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002708:	683a      	ldr	r2, [r7, #0]
 800270a:	4413      	add	r3, r2
 800270c:	b2ca      	uxtb	r2, r1
 800270e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->strings_length >> (8 * 1)) & 0xFF;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	69db      	ldr	r3, [r3, #28]
 8002714:	0a19      	lsrs	r1, r3, #8
 8002716:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002718:	3301      	adds	r3, #1
 800271a:	683a      	ldr	r2, [r7, #0]
 800271c:	4413      	add	r3, r2
 800271e:	b2ca      	uxtb	r2, r1
 8002720:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->strings_length >> (8 * 2)) & 0xFF;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	69db      	ldr	r3, [r3, #28]
 8002726:	0c19      	lsrs	r1, r3, #16
 8002728:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800272a:	3302      	adds	r3, #2
 800272c:	683a      	ldr	r2, [r7, #0]
 800272e:	4413      	add	r3, r2
 8002730:	b2ca      	uxtb	r2, r1
 8002732:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->strings_length >> (8 * 3)) & 0xFF;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	69db      	ldr	r3, [r3, #28]
 8002738:	0e19      	lsrs	r1, r3, #24
 800273a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800273c:	3303      	adds	r3, #3
 800273e:	683a      	ldr	r2, [r7, #0]
 8002740:	4413      	add	r3, r2
 8002742:	b2ca      	uxtb	r2, r1
 8002744:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->strings_length);
 8002746:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002748:	3304      	adds	r3, #4
 800274a:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < strings_length; i++){
 800274c:	2300      	movs	r3, #0
 800274e:	61bb      	str	r3, [r7, #24]
 8002750:	e027      	b.n	80027a2 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x20e>
      uint32_t length_stringsi = strlen(this->strings[i]);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002756:	69bb      	ldr	r3, [r7, #24]
 8002758:	009b      	lsls	r3, r3, #2
 800275a:	4413      	add	r3, r2
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	4618      	mov	r0, r3
 8002760:	f7fd fd52 	bl	8000208 <strlen>
 8002764:	6178      	str	r0, [r7, #20]
      varToArr(outbuffer + offset, length_stringsi);
 8002766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002768:	683a      	ldr	r2, [r7, #0]
 800276a:	4413      	add	r3, r2
 800276c:	6979      	ldr	r1, [r7, #20]
 800276e:	4618      	mov	r0, r3
 8002770:	f001 f99e 	bl	8003ab0 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8002774:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002776:	3304      	adds	r3, #4
 8002778:	627b      	str	r3, [r7, #36]	; 0x24
      memcpy(outbuffer + offset, this->strings[i], length_stringsi);
 800277a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800277c:	683a      	ldr	r2, [r7, #0]
 800277e:	18d0      	adds	r0, r2, r3
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002784:	69bb      	ldr	r3, [r7, #24]
 8002786:	009b      	lsls	r3, r3, #2
 8002788:	4413      	add	r3, r2
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	697a      	ldr	r2, [r7, #20]
 800278e:	4619      	mov	r1, r3
 8002790:	f007 fda6 	bl	800a2e0 <memcpy>
      offset += length_stringsi;
 8002794:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002796:	697b      	ldr	r3, [r7, #20]
 8002798:	4413      	add	r3, r2
 800279a:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < strings_length; i++){
 800279c:	69bb      	ldr	r3, [r7, #24]
 800279e:	3301      	adds	r3, #1
 80027a0:	61bb      	str	r3, [r7, #24]
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	69db      	ldr	r3, [r3, #28]
 80027a6:	69ba      	ldr	r2, [r7, #24]
 80027a8:	429a      	cmp	r2, r3
 80027aa:	d3d2      	bcc.n	8002752 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x1be>
      }
      return offset;
 80027ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 80027ae:	4618      	mov	r0, r3
 80027b0:	3728      	adds	r7, #40	; 0x28
 80027b2:	46bd      	mov	sp, r7
 80027b4:	bd80      	pop	{r7, pc}

080027b6 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 80027b6:	b580      	push	{r7, lr}
 80027b8:	b08e      	sub	sp, #56	; 0x38
 80027ba:	af00      	add	r7, sp, #0
 80027bc:	6078      	str	r0, [r7, #4]
 80027be:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80027c0:	2300      	movs	r3, #0
 80027c2:	637b      	str	r3, [r7, #52]	; 0x34
      uint32_t ints_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 80027c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80027c6:	683a      	ldr	r2, [r7, #0]
 80027c8:	4413      	add	r3, r2
 80027ca:	781b      	ldrb	r3, [r3, #0]
 80027cc:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 80027ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80027d0:	3301      	adds	r3, #1
 80027d2:	683a      	ldr	r2, [r7, #0]
 80027d4:	4413      	add	r3, r2
 80027d6:	781b      	ldrb	r3, [r3, #0]
 80027d8:	021b      	lsls	r3, r3, #8
 80027da:	6a3a      	ldr	r2, [r7, #32]
 80027dc:	4313      	orrs	r3, r2
 80027de:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 80027e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80027e2:	3302      	adds	r3, #2
 80027e4:	683a      	ldr	r2, [r7, #0]
 80027e6:	4413      	add	r3, r2
 80027e8:	781b      	ldrb	r3, [r3, #0]
 80027ea:	041b      	lsls	r3, r3, #16
 80027ec:	6a3a      	ldr	r2, [r7, #32]
 80027ee:	4313      	orrs	r3, r2
 80027f0:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 80027f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80027f4:	3303      	adds	r3, #3
 80027f6:	683a      	ldr	r2, [r7, #0]
 80027f8:	4413      	add	r3, r2
 80027fa:	781b      	ldrb	r3, [r3, #0]
 80027fc:	061b      	lsls	r3, r3, #24
 80027fe:	6a3a      	ldr	r2, [r7, #32]
 8002800:	4313      	orrs	r3, r2
 8002802:	623b      	str	r3, [r7, #32]
      offset += sizeof(this->ints_length);
 8002804:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002806:	3304      	adds	r3, #4
 8002808:	637b      	str	r3, [r7, #52]	; 0x34
      if(ints_lengthT > ints_length)
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	685b      	ldr	r3, [r3, #4]
 800280e:	6a3a      	ldr	r2, [r7, #32]
 8002810:	429a      	cmp	r2, r3
 8002812:	d90a      	bls.n	800282a <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x74>
        this->ints = (int32_t*)realloc(this->ints, ints_lengthT * sizeof(int32_t));
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	68da      	ldr	r2, [r3, #12]
 8002818:	6a3b      	ldr	r3, [r7, #32]
 800281a:	009b      	lsls	r3, r3, #2
 800281c:	4619      	mov	r1, r3
 800281e:	4610      	mov	r0, r2
 8002820:	f007 fcf2 	bl	800a208 <realloc>
 8002824:	4602      	mov	r2, r0
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	60da      	str	r2, [r3, #12]
      ints_length = ints_lengthT;
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6a3a      	ldr	r2, [r7, #32]
 800282e:	605a      	str	r2, [r3, #4]
      for( uint32_t i = 0; i < ints_length; i++){
 8002830:	2300      	movs	r3, #0
 8002832:	633b      	str	r3, [r7, #48]	; 0x30
 8002834:	e035      	b.n	80028a2 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0xec>
      union {
        int32_t real;
        uint32_t base;
      } u_st_ints;
      u_st_ints.base = 0;
 8002836:	2300      	movs	r3, #0
 8002838:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 800283a:	697b      	ldr	r3, [r7, #20]
 800283c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800283e:	6839      	ldr	r1, [r7, #0]
 8002840:	440a      	add	r2, r1
 8002842:	7812      	ldrb	r2, [r2, #0]
 8002844:	4313      	orrs	r3, r2
 8002846:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8002848:	697a      	ldr	r2, [r7, #20]
 800284a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800284c:	3301      	adds	r3, #1
 800284e:	6839      	ldr	r1, [r7, #0]
 8002850:	440b      	add	r3, r1
 8002852:	781b      	ldrb	r3, [r3, #0]
 8002854:	021b      	lsls	r3, r3, #8
 8002856:	4313      	orrs	r3, r2
 8002858:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 800285a:	697a      	ldr	r2, [r7, #20]
 800285c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800285e:	3302      	adds	r3, #2
 8002860:	6839      	ldr	r1, [r7, #0]
 8002862:	440b      	add	r3, r1
 8002864:	781b      	ldrb	r3, [r3, #0]
 8002866:	041b      	lsls	r3, r3, #16
 8002868:	4313      	orrs	r3, r2
 800286a:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 800286c:	697a      	ldr	r2, [r7, #20]
 800286e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002870:	3303      	adds	r3, #3
 8002872:	6839      	ldr	r1, [r7, #0]
 8002874:	440b      	add	r3, r1
 8002876:	781b      	ldrb	r3, [r3, #0]
 8002878:	061b      	lsls	r3, r3, #24
 800287a:	4313      	orrs	r3, r2
 800287c:	617b      	str	r3, [r7, #20]
      this->st_ints = u_st_ints.real;
 800287e:	697a      	ldr	r2, [r7, #20]
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	609a      	str	r2, [r3, #8]
      offset += sizeof(this->st_ints);
 8002884:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002886:	3304      	adds	r3, #4
 8002888:	637b      	str	r3, [r7, #52]	; 0x34
        memcpy( &(this->ints[i]), &(this->st_ints), sizeof(int32_t));
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	68da      	ldr	r2, [r3, #12]
 800288e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002890:	009b      	lsls	r3, r3, #2
 8002892:	4413      	add	r3, r2
 8002894:	687a      	ldr	r2, [r7, #4]
 8002896:	3208      	adds	r2, #8
 8002898:	6812      	ldr	r2, [r2, #0]
 800289a:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < ints_length; i++){
 800289c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800289e:	3301      	adds	r3, #1
 80028a0:	633b      	str	r3, [r7, #48]	; 0x30
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	685b      	ldr	r3, [r3, #4]
 80028a6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80028a8:	429a      	cmp	r2, r3
 80028aa:	d3c4      	bcc.n	8002836 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x80>
      }
      uint32_t floats_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 80028ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80028ae:	683a      	ldr	r2, [r7, #0]
 80028b0:	4413      	add	r3, r2
 80028b2:	781b      	ldrb	r3, [r3, #0]
 80028b4:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 80028b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80028b8:	3301      	adds	r3, #1
 80028ba:	683a      	ldr	r2, [r7, #0]
 80028bc:	4413      	add	r3, r2
 80028be:	781b      	ldrb	r3, [r3, #0]
 80028c0:	021b      	lsls	r3, r3, #8
 80028c2:	69fa      	ldr	r2, [r7, #28]
 80028c4:	4313      	orrs	r3, r2
 80028c6:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 80028c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80028ca:	3302      	adds	r3, #2
 80028cc:	683a      	ldr	r2, [r7, #0]
 80028ce:	4413      	add	r3, r2
 80028d0:	781b      	ldrb	r3, [r3, #0]
 80028d2:	041b      	lsls	r3, r3, #16
 80028d4:	69fa      	ldr	r2, [r7, #28]
 80028d6:	4313      	orrs	r3, r2
 80028d8:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 80028da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80028dc:	3303      	adds	r3, #3
 80028de:	683a      	ldr	r2, [r7, #0]
 80028e0:	4413      	add	r3, r2
 80028e2:	781b      	ldrb	r3, [r3, #0]
 80028e4:	061b      	lsls	r3, r3, #24
 80028e6:	69fa      	ldr	r2, [r7, #28]
 80028e8:	4313      	orrs	r3, r2
 80028ea:	61fb      	str	r3, [r7, #28]
      offset += sizeof(this->floats_length);
 80028ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80028ee:	3304      	adds	r3, #4
 80028f0:	637b      	str	r3, [r7, #52]	; 0x34
      if(floats_lengthT > floats_length)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	691b      	ldr	r3, [r3, #16]
 80028f6:	69fa      	ldr	r2, [r7, #28]
 80028f8:	429a      	cmp	r2, r3
 80028fa:	d90a      	bls.n	8002912 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x15c>
        this->floats = (float*)realloc(this->floats, floats_lengthT * sizeof(float));
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	699a      	ldr	r2, [r3, #24]
 8002900:	69fb      	ldr	r3, [r7, #28]
 8002902:	009b      	lsls	r3, r3, #2
 8002904:	4619      	mov	r1, r3
 8002906:	4610      	mov	r0, r2
 8002908:	f007 fc7e 	bl	800a208 <realloc>
 800290c:	4602      	mov	r2, r0
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	619a      	str	r2, [r3, #24]
      floats_length = floats_lengthT;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	69fa      	ldr	r2, [r7, #28]
 8002916:	611a      	str	r2, [r3, #16]
      for( uint32_t i = 0; i < floats_length; i++){
 8002918:	2300      	movs	r3, #0
 800291a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800291c:	e035      	b.n	800298a <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x1d4>
      union {
        float real;
        uint32_t base;
      } u_st_floats;
      u_st_floats.base = 0;
 800291e:	2300      	movs	r3, #0
 8002920:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8002922:	693b      	ldr	r3, [r7, #16]
 8002924:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002926:	6839      	ldr	r1, [r7, #0]
 8002928:	440a      	add	r2, r1
 800292a:	7812      	ldrb	r2, [r2, #0]
 800292c:	4313      	orrs	r3, r2
 800292e:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8002930:	693a      	ldr	r2, [r7, #16]
 8002932:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002934:	3301      	adds	r3, #1
 8002936:	6839      	ldr	r1, [r7, #0]
 8002938:	440b      	add	r3, r1
 800293a:	781b      	ldrb	r3, [r3, #0]
 800293c:	021b      	lsls	r3, r3, #8
 800293e:	4313      	orrs	r3, r2
 8002940:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8002942:	693a      	ldr	r2, [r7, #16]
 8002944:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002946:	3302      	adds	r3, #2
 8002948:	6839      	ldr	r1, [r7, #0]
 800294a:	440b      	add	r3, r1
 800294c:	781b      	ldrb	r3, [r3, #0]
 800294e:	041b      	lsls	r3, r3, #16
 8002950:	4313      	orrs	r3, r2
 8002952:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8002954:	693a      	ldr	r2, [r7, #16]
 8002956:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002958:	3303      	adds	r3, #3
 800295a:	6839      	ldr	r1, [r7, #0]
 800295c:	440b      	add	r3, r1
 800295e:	781b      	ldrb	r3, [r3, #0]
 8002960:	061b      	lsls	r3, r3, #24
 8002962:	4313      	orrs	r3, r2
 8002964:	613b      	str	r3, [r7, #16]
      this->st_floats = u_st_floats.real;
 8002966:	693a      	ldr	r2, [r7, #16]
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	615a      	str	r2, [r3, #20]
      offset += sizeof(this->st_floats);
 800296c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800296e:	3304      	adds	r3, #4
 8002970:	637b      	str	r3, [r7, #52]	; 0x34
        memcpy( &(this->floats[i]), &(this->st_floats), sizeof(float));
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	699a      	ldr	r2, [r3, #24]
 8002976:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002978:	009b      	lsls	r3, r3, #2
 800297a:	4413      	add	r3, r2
 800297c:	687a      	ldr	r2, [r7, #4]
 800297e:	3214      	adds	r2, #20
 8002980:	6812      	ldr	r2, [r2, #0]
 8002982:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < floats_length; i++){
 8002984:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002986:	3301      	adds	r3, #1
 8002988:	62fb      	str	r3, [r7, #44]	; 0x2c
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	691b      	ldr	r3, [r3, #16]
 800298e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002990:	429a      	cmp	r2, r3
 8002992:	d3c4      	bcc.n	800291e <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x168>
      }
      uint32_t strings_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 8002994:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002996:	683a      	ldr	r2, [r7, #0]
 8002998:	4413      	add	r3, r2
 800299a:	781b      	ldrb	r3, [r3, #0]
 800299c:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 800299e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80029a0:	3301      	adds	r3, #1
 80029a2:	683a      	ldr	r2, [r7, #0]
 80029a4:	4413      	add	r3, r2
 80029a6:	781b      	ldrb	r3, [r3, #0]
 80029a8:	021b      	lsls	r3, r3, #8
 80029aa:	69ba      	ldr	r2, [r7, #24]
 80029ac:	4313      	orrs	r3, r2
 80029ae:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 80029b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80029b2:	3302      	adds	r3, #2
 80029b4:	683a      	ldr	r2, [r7, #0]
 80029b6:	4413      	add	r3, r2
 80029b8:	781b      	ldrb	r3, [r3, #0]
 80029ba:	041b      	lsls	r3, r3, #16
 80029bc:	69ba      	ldr	r2, [r7, #24]
 80029be:	4313      	orrs	r3, r2
 80029c0:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 80029c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80029c4:	3303      	adds	r3, #3
 80029c6:	683a      	ldr	r2, [r7, #0]
 80029c8:	4413      	add	r3, r2
 80029ca:	781b      	ldrb	r3, [r3, #0]
 80029cc:	061b      	lsls	r3, r3, #24
 80029ce:	69ba      	ldr	r2, [r7, #24]
 80029d0:	4313      	orrs	r3, r2
 80029d2:	61bb      	str	r3, [r7, #24]
      offset += sizeof(this->strings_length);
 80029d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80029d6:	3304      	adds	r3, #4
 80029d8:	637b      	str	r3, [r7, #52]	; 0x34
      if(strings_lengthT > strings_length)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	69db      	ldr	r3, [r3, #28]
 80029de:	69ba      	ldr	r2, [r7, #24]
 80029e0:	429a      	cmp	r2, r3
 80029e2:	d90a      	bls.n	80029fa <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x244>
        this->strings = (char**)realloc(this->strings, strings_lengthT * sizeof(char*));
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80029e8:	69bb      	ldr	r3, [r7, #24]
 80029ea:	009b      	lsls	r3, r3, #2
 80029ec:	4619      	mov	r1, r3
 80029ee:	4610      	mov	r0, r2
 80029f0:	f007 fc0a 	bl	800a208 <realloc>
 80029f4:	4602      	mov	r2, r0
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	625a      	str	r2, [r3, #36]	; 0x24
      strings_length = strings_lengthT;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	69ba      	ldr	r2, [r7, #24]
 80029fe:	61da      	str	r2, [r3, #28]
      for( uint32_t i = 0; i < strings_length; i++){
 8002a00:	2300      	movs	r3, #0
 8002a02:	62bb      	str	r3, [r7, #40]	; 0x28
 8002a04:	e03e      	b.n	8002a84 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x2ce>
      uint32_t length_st_strings;
      arrToVar(length_st_strings, (inbuffer + offset));
 8002a06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a08:	683a      	ldr	r2, [r7, #0]
 8002a0a:	441a      	add	r2, r3
 8002a0c:	f107 030c 	add.w	r3, r7, #12
 8002a10:	4611      	mov	r1, r2
 8002a12:	4618      	mov	r0, r3
 8002a14:	f001 f86b 	bl	8003aee <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8002a18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a1a:	3304      	adds	r3, #4
 8002a1c:	637b      	str	r3, [r7, #52]	; 0x34
      for(unsigned int k= offset; k< offset+length_st_strings; ++k){
 8002a1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a20:	627b      	str	r3, [r7, #36]	; 0x24
 8002a22:	e00b      	b.n	8002a3c <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x286>
          inbuffer[k-1]=inbuffer[k];
 8002a24:	683a      	ldr	r2, [r7, #0]
 8002a26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a28:	441a      	add	r2, r3
 8002a2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a2c:	3b01      	subs	r3, #1
 8002a2e:	6839      	ldr	r1, [r7, #0]
 8002a30:	440b      	add	r3, r1
 8002a32:	7812      	ldrb	r2, [r2, #0]
 8002a34:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_st_strings; ++k){
 8002a36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a38:	3301      	adds	r3, #1
 8002a3a:	627b      	str	r3, [r7, #36]	; 0x24
 8002a3c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	4413      	add	r3, r2
 8002a42:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a44:	429a      	cmp	r2, r3
 8002a46:	d3ed      	bcc.n	8002a24 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x26e>
      }
      inbuffer[offset+length_st_strings-1]=0;
 8002a48:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	4413      	add	r3, r2
 8002a4e:	3b01      	subs	r3, #1
 8002a50:	683a      	ldr	r2, [r7, #0]
 8002a52:	4413      	add	r3, r2
 8002a54:	2200      	movs	r2, #0
 8002a56:	701a      	strb	r2, [r3, #0]
      this->st_strings = (char *)(inbuffer + offset-1);
 8002a58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a5a:	3b01      	subs	r3, #1
 8002a5c:	683a      	ldr	r2, [r7, #0]
 8002a5e:	441a      	add	r2, r3
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	621a      	str	r2, [r3, #32]
      offset += length_st_strings;
 8002a64:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	4413      	add	r3, r2
 8002a6a:	637b      	str	r3, [r7, #52]	; 0x34
        memcpy( &(this->strings[i]), &(this->st_strings), sizeof(char*));
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002a70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a72:	009b      	lsls	r3, r3, #2
 8002a74:	4413      	add	r3, r2
 8002a76:	687a      	ldr	r2, [r7, #4]
 8002a78:	3220      	adds	r2, #32
 8002a7a:	6812      	ldr	r2, [r2, #0]
 8002a7c:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < strings_length; i++){
 8002a7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a80:	3301      	adds	r3, #1
 8002a82:	62bb      	str	r3, [r7, #40]	; 0x28
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	69db      	ldr	r3, [r3, #28]
 8002a88:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002a8a:	429a      	cmp	r2, r3
 8002a8c:	d3bb      	bcc.n	8002a06 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x250>
      }
     return offset;
 8002a8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    }
 8002a90:	4618      	mov	r0, r3
 8002a92:	3738      	adds	r7, #56	; 0x38
 8002a94:	46bd      	mov	sp, r7
 8002a96:	bd80      	pop	{r7, pc}

08002a98 <_ZN14rosserial_msgs20RequestParamResponse7getTypeEv>:

    const char * getType(){ return REQUESTPARAM; };
 8002a98:	b480      	push	{r7}
 8002a9a:	b083      	sub	sp, #12
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
 8002aa0:	4b03      	ldr	r3, [pc, #12]	; (8002ab0 <_ZN14rosserial_msgs20RequestParamResponse7getTypeEv+0x18>)
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	370c      	adds	r7, #12
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aac:	4770      	bx	lr
 8002aae:	bf00      	nop
 8002ab0:	0800a6e4 	.word	0x0800a6e4

08002ab4 <_ZN14rosserial_msgs20RequestParamResponse6getMD5Ev>:
    const char * getMD5(){ return "9f0e98bda65981986ddf53afa7a40e49"; };
 8002ab4:	b480      	push	{r7}
 8002ab6:	b083      	sub	sp, #12
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
 8002abc:	4b03      	ldr	r3, [pc, #12]	; (8002acc <_ZN14rosserial_msgs20RequestParamResponse6getMD5Ev+0x18>)
 8002abe:	4618      	mov	r0, r3
 8002ac0:	370c      	adds	r7, #12
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac8:	4770      	bx	lr
 8002aca:	bf00      	nop
 8002acc:	0800a5e4 	.word	0x0800a5e4

08002ad0 <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>:

/* Generic Publisher */
class Publisher
{
public:
  Publisher(const char * topic_name, Msg * msg, int endpoint = rosserial_msgs::TopicInfo::ID_PUBLISHER) :
 8002ad0:	b480      	push	{r7}
 8002ad2:	b085      	sub	sp, #20
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	60f8      	str	r0, [r7, #12]
 8002ad8:	60b9      	str	r1, [r7, #8]
 8002ada:	607a      	str	r2, [r7, #4]
 8002adc:	603b      	str	r3, [r7, #0]
    topic_(topic_name),
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	68ba      	ldr	r2, [r7, #8]
 8002ae2:	601a      	str	r2, [r3, #0]
    msg_(msg),
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	687a      	ldr	r2, [r7, #4]
 8002ae8:	605a      	str	r2, [r3, #4]
    endpoint_(endpoint) {};
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	683a      	ldr	r2, [r7, #0]
 8002aee:	611a      	str	r2, [r3, #16]
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	4618      	mov	r0, r3
 8002af4:	3714      	adds	r7, #20
 8002af6:	46bd      	mov	sp, r7
 8002af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afc:	4770      	bx	lr

08002afe <_ZN3ros9Publisher7publishEPKNS_3MsgE>:

  int publish(const Msg * msg)
 8002afe:	b580      	push	{r7, lr}
 8002b00:	b082      	sub	sp, #8
 8002b02:	af00      	add	r7, sp, #0
 8002b04:	6078      	str	r0, [r7, #4]
 8002b06:	6039      	str	r1, [r7, #0]
  {
    return nh_->publish(id_, msg);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	68d8      	ldr	r0, [r3, #12]
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	68db      	ldr	r3, [r3, #12]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	687a      	ldr	r2, [r7, #4]
 8002b16:	6891      	ldr	r1, [r2, #8]
 8002b18:	683a      	ldr	r2, [r7, #0]
 8002b1a:	4798      	blx	r3
 8002b1c:	4603      	mov	r3, r0
  };
 8002b1e:	4618      	mov	r0, r3
 8002b20:	3708      	adds	r7, #8
 8002b22:	46bd      	mov	sp, r7
 8002b24:	bd80      	pop	{r7, pc}

08002b26 <_ZN3ros9Publisher15getEndpointTypeEv>:
  int getEndpointType()
 8002b26:	b480      	push	{r7}
 8002b28:	b083      	sub	sp, #12
 8002b2a:	af00      	add	r7, sp, #0
 8002b2c:	6078      	str	r0, [r7, #4]
  {
    return endpoint_;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	691b      	ldr	r3, [r3, #16]
  }
 8002b32:	4618      	mov	r0, r3
 8002b34:	370c      	adds	r7, #12
 8002b36:	46bd      	mov	sp, r7
 8002b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3c:	4770      	bx	lr

08002b3e <_ZN13STM32Hardware10getRdmaIndEv>:
    UART_HandleTypeDef *huart;

    const static uint16_t rbuflen = 2048;
    uint8_t rbuf[rbuflen];
    uint32_t rind;
    inline uint32_t getRdmaInd(void){ return (rbuflen - __HAL_DMA_GET_COUNTER(huart->hdmarx)) & (rbuflen - 1); }
 8002b3e:	b480      	push	{r7}
 8002b40:	b083      	sub	sp, #12
 8002b42:	af00      	add	r7, sp, #0
 8002b44:	6078      	str	r0, [r7, #4]
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	685b      	ldr	r3, [r3, #4]
 8002b50:	f5c3 6300 	rsb	r3, r3, #2048	; 0x800
 8002b54:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002b58:	4618      	mov	r0, r3
 8002b5a:	370c      	adds	r7, #12
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b62:	4770      	bx	lr

08002b64 <_ZN13STM32HardwareC1Ev>:
    const static uint16_t tbuflen = 2048;
    uint8_t tbuf[tbuflen];
    uint32_t twind, tfind;

  public:
    STM32Hardware():
 8002b64:	b480      	push	{r7}
 8002b66:	b083      	sub	sp, #12
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
      huart(&huart2), rind(0), twind(0), tfind(0){
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	4a0c      	ldr	r2, [pc, #48]	; (8002ba0 <_ZN13STM32HardwareC1Ev+0x3c>)
 8002b70:	601a      	str	r2, [r3, #0]
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	2200      	movs	r2, #0
 8002b76:	f8c3 2804 	str.w	r2, [r3, #2052]	; 0x804
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002b80:	461a      	mov	r2, r3
 8002b82:	2300      	movs	r3, #0
 8002b84:	6093      	str	r3, [r2, #8]
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002b8c:	461a      	mov	r2, r3
 8002b8e:	2300      	movs	r3, #0
 8002b90:	60d3      	str	r3, [r2, #12]
    }
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	4618      	mov	r0, r3
 8002b96:	370c      	adds	r7, #12
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9e:	4770      	bx	lr
 8002ba0:	200002e4 	.word	0x200002e4

08002ba4 <_ZN13STM32Hardware4initEv>:

    STM32Hardware(UART_HandleTypeDef *huart_):
      huart(huart_), rind(0), twind(0), tfind(0){
    }
  
    void init(){
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	b082      	sub	sp, #8
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	6078      	str	r0, [r7, #4]
      reset_rbuf();
 8002bac:	6878      	ldr	r0, [r7, #4]
 8002bae:	f000 f804 	bl	8002bba <_ZN13STM32Hardware10reset_rbufEv>
    }
 8002bb2:	bf00      	nop
 8002bb4:	3708      	adds	r7, #8
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	bd80      	pop	{r7, pc}

08002bba <_ZN13STM32Hardware10reset_rbufEv>:

    void reset_rbuf(void){
 8002bba:	b580      	push	{r7, lr}
 8002bbc:	b082      	sub	sp, #8
 8002bbe:	af00      	add	r7, sp, #0
 8002bc0:	6078      	str	r0, [r7, #4]
      HAL_UART_Receive_DMA(huart, rbuf, rbuflen);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	6818      	ldr	r0, [r3, #0]
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	3304      	adds	r3, #4
 8002bca:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002bce:	4619      	mov	r1, r3
 8002bd0:	f006 fa0a 	bl	8008fe8 <HAL_UART_Receive_DMA>
    }
 8002bd4:	bf00      	nop
 8002bd6:	3708      	adds	r7, #8
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	bd80      	pop	{r7, pc}

08002bdc <_ZN13STM32Hardware4readEv>:

    int read(){
 8002bdc:	b590      	push	{r4, r7, lr}
 8002bde:	b085      	sub	sp, #20
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
      int c = -1;
 8002be4:	f04f 33ff 	mov.w	r3, #4294967295
 8002be8:	60fb      	str	r3, [r7, #12]
      if(rind != getRdmaInd()){
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	f8d3 4804 	ldr.w	r4, [r3, #2052]	; 0x804
 8002bf0:	6878      	ldr	r0, [r7, #4]
 8002bf2:	f7ff ffa4 	bl	8002b3e <_ZN13STM32Hardware10getRdmaIndEv>
 8002bf6:	4603      	mov	r3, r0
 8002bf8:	429c      	cmp	r4, r3
 8002bfa:	bf14      	ite	ne
 8002bfc:	2301      	movne	r3, #1
 8002bfe:	2300      	moveq	r3, #0
 8002c00:	b2db      	uxtb	r3, r3
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d012      	beq.n	8002c2c <_ZN13STM32Hardware4readEv+0x50>
        c = rbuf[rind++];
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 8002c0c:	1c59      	adds	r1, r3, #1
 8002c0e:	687a      	ldr	r2, [r7, #4]
 8002c10:	f8c2 1804 	str.w	r1, [r2, #2052]	; 0x804
 8002c14:	687a      	ldr	r2, [r7, #4]
 8002c16:	4413      	add	r3, r2
 8002c18:	791b      	ldrb	r3, [r3, #4]
 8002c1a:	60fb      	str	r3, [r7, #12]
        rind &= rbuflen - 1;
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 8002c22:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	f8c3 2804 	str.w	r2, [r3, #2052]	; 0x804
      }
      return c;
 8002c2c:	68fb      	ldr	r3, [r7, #12]
    }
 8002c2e:	4618      	mov	r0, r3
 8002c30:	3714      	adds	r7, #20
 8002c32:	46bd      	mov	sp, r7
 8002c34:	bd90      	pop	{r4, r7, pc}
	...

08002c38 <_ZN13STM32Hardware5flushEv>:

    void flush(void){
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b084      	sub	sp, #16
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
      static bool mutex = false;

      if((huart->gState == HAL_UART_STATE_READY) && !mutex){
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c48:	b2db      	uxtb	r3, r3
 8002c4a:	2b20      	cmp	r3, #32
 8002c4c:	d108      	bne.n	8002c60 <_ZN13STM32Hardware5flushEv+0x28>
 8002c4e:	4b2d      	ldr	r3, [pc, #180]	; (8002d04 <_ZN13STM32Hardware5flushEv+0xcc>)
 8002c50:	781b      	ldrb	r3, [r3, #0]
 8002c52:	f083 0301 	eor.w	r3, r3, #1
 8002c56:	b2db      	uxtb	r3, r3
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d001      	beq.n	8002c60 <_ZN13STM32Hardware5flushEv+0x28>
 8002c5c:	2301      	movs	r3, #1
 8002c5e:	e000      	b.n	8002c62 <_ZN13STM32Hardware5flushEv+0x2a>
 8002c60:	2300      	movs	r3, #0
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d049      	beq.n	8002cfa <_ZN13STM32Hardware5flushEv+0xc2>
        mutex = true;
 8002c66:	4b27      	ldr	r3, [pc, #156]	; (8002d04 <_ZN13STM32Hardware5flushEv+0xcc>)
 8002c68:	2201      	movs	r2, #1
 8002c6a:	701a      	strb	r2, [r3, #0]

        if(twind != tfind){
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002c72:	689a      	ldr	r2, [r3, #8]
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002c7a:	68db      	ldr	r3, [r3, #12]
 8002c7c:	429a      	cmp	r2, r3
 8002c7e:	d039      	beq.n	8002cf4 <_ZN13STM32Hardware5flushEv+0xbc>
          uint16_t len = tfind < twind ? twind - tfind : tbuflen - tfind;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002c86:	68da      	ldr	r2, [r3, #12]
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002c8e:	689b      	ldr	r3, [r3, #8]
 8002c90:	429a      	cmp	r2, r3
 8002c92:	d20c      	bcs.n	8002cae <_ZN13STM32Hardware5flushEv+0x76>
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002c9a:	689b      	ldr	r3, [r3, #8]
 8002c9c:	b29a      	uxth	r2, r3
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002ca4:	68db      	ldr	r3, [r3, #12]
 8002ca6:	b29b      	uxth	r3, r3
 8002ca8:	1ad3      	subs	r3, r2, r3
 8002caa:	b29b      	uxth	r3, r3
 8002cac:	e007      	b.n	8002cbe <_ZN13STM32Hardware5flushEv+0x86>
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002cb4:	68db      	ldr	r3, [r3, #12]
 8002cb6:	b29b      	uxth	r3, r3
 8002cb8:	f5c3 6300 	rsb	r3, r3, #2048	; 0x800
 8002cbc:	b29b      	uxth	r3, r3
 8002cbe:	81fb      	strh	r3, [r7, #14]
          HAL_UART_Transmit_DMA(huart, &(tbuf[tfind]), len);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6818      	ldr	r0, [r3, #0]
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002cca:	68db      	ldr	r3, [r3, #12]
 8002ccc:	f603 0308 	addw	r3, r3, #2056	; 0x808
 8002cd0:	687a      	ldr	r2, [r7, #4]
 8002cd2:	4413      	add	r3, r2
 8002cd4:	89fa      	ldrh	r2, [r7, #14]
 8002cd6:	4619      	mov	r1, r3
 8002cd8:	f006 f908 	bl	8008eec <HAL_UART_Transmit_DMA>
          tfind = (tfind + len) & (tbuflen - 1);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002ce2:	68da      	ldr	r2, [r3, #12]
 8002ce4:	89fb      	ldrh	r3, [r7, #14]
 8002ce6:	4413      	add	r3, r2
 8002ce8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002cec:	687a      	ldr	r2, [r7, #4]
 8002cee:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8002cf2:	60d3      	str	r3, [r2, #12]
        }
        mutex = false;
 8002cf4:	4b03      	ldr	r3, [pc, #12]	; (8002d04 <_ZN13STM32Hardware5flushEv+0xcc>)
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	701a      	strb	r2, [r3, #0]
      }
    }
 8002cfa:	bf00      	nop
 8002cfc:	3710      	adds	r7, #16
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	bd80      	pop	{r7, pc}
 8002d02:	bf00      	nop
 8002d04:	200003fc 	.word	0x200003fc

08002d08 <_ZN13STM32Hardware5writeEPhi>:

    void write(uint8_t* data, int length){
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b086      	sub	sp, #24
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	60f8      	str	r0, [r7, #12]
 8002d10:	60b9      	str	r1, [r7, #8]
 8002d12:	607a      	str	r2, [r7, #4]
      int n = length;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	617b      	str	r3, [r7, #20]
      n = n <= tbuflen ? n : tbuflen;
 8002d18:	697b      	ldr	r3, [r7, #20]
 8002d1a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002d1e:	bfa8      	it	ge
 8002d20:	f44f 6300 	movge.w	r3, #2048	; 0x800
 8002d24:	617b      	str	r3, [r7, #20]

      int n_tail = n <= tbuflen - twind ? n : tbuflen - twind;
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002d2c:	689b      	ldr	r3, [r3, #8]
 8002d2e:	f5c3 6200 	rsb	r2, r3, #2048	; 0x800
 8002d32:	697b      	ldr	r3, [r7, #20]
 8002d34:	4293      	cmp	r3, r2
 8002d36:	bf28      	it	cs
 8002d38:	4613      	movcs	r3, r2
 8002d3a:	613b      	str	r3, [r7, #16]
      memcpy(&(tbuf[twind]), data, n_tail);
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002d42:	689b      	ldr	r3, [r3, #8]
 8002d44:	f603 0308 	addw	r3, r3, #2056	; 0x808
 8002d48:	68fa      	ldr	r2, [r7, #12]
 8002d4a:	4413      	add	r3, r2
 8002d4c:	693a      	ldr	r2, [r7, #16]
 8002d4e:	68b9      	ldr	r1, [r7, #8]
 8002d50:	4618      	mov	r0, r3
 8002d52:	f007 fac5 	bl	800a2e0 <memcpy>
      twind = (twind + n) & (tbuflen - 1);
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002d5c:	689a      	ldr	r2, [r3, #8]
 8002d5e:	697b      	ldr	r3, [r7, #20]
 8002d60:	4413      	add	r3, r2
 8002d62:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002d66:	68fa      	ldr	r2, [r7, #12]
 8002d68:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8002d6c:	6093      	str	r3, [r2, #8]

      if(n != n_tail){
 8002d6e:	697a      	ldr	r2, [r7, #20]
 8002d70:	693b      	ldr	r3, [r7, #16]
 8002d72:	429a      	cmp	r2, r3
 8002d74:	d00b      	beq.n	8002d8e <_ZN13STM32Hardware5writeEPhi+0x86>
        memcpy(tbuf, &(data[n_tail]), n - n_tail);
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	f603 0008 	addw	r0, r3, #2056	; 0x808
 8002d7c:	693b      	ldr	r3, [r7, #16]
 8002d7e:	68ba      	ldr	r2, [r7, #8]
 8002d80:	18d1      	adds	r1, r2, r3
 8002d82:	697a      	ldr	r2, [r7, #20]
 8002d84:	693b      	ldr	r3, [r7, #16]
 8002d86:	1ad3      	subs	r3, r2, r3
 8002d88:	461a      	mov	r2, r3
 8002d8a:	f007 faa9 	bl	800a2e0 <memcpy>
      }

      flush();
 8002d8e:	68f8      	ldr	r0, [r7, #12]
 8002d90:	f7ff ff52 	bl	8002c38 <_ZN13STM32Hardware5flushEv>
    }
 8002d94:	bf00      	nop
 8002d96:	3718      	adds	r7, #24
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	bd80      	pop	{r7, pc}

08002d9c <_ZN13STM32Hardware4timeEv>:

    unsigned long time(){ return HAL_GetTick();; }
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	b082      	sub	sp, #8
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]
 8002da4:	f003 f81c 	bl	8005de0 <HAL_GetTick>
 8002da8:	4603      	mov	r3, r0
 8002daa:	4618      	mov	r0, r3
 8002dac:	3708      	adds	r7, #8
 8002dae:	46bd      	mov	sp, r7
 8002db0:	bd80      	pop	{r7, pc}
	...

08002db4 <_ZN13geometry_msgs5PointC1Ev>:
      typedef double _y_type;
      _y_type y;
      typedef double _z_type;
      _z_type z;

    Point():
 8002db4:	b580      	push	{r7, lr}
 8002db6:	b082      	sub	sp, #8
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
      x(0),
      y(0),
      z(0)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	f7ff f850 	bl	8001e64 <_ZN3ros3MsgC1Ev>
 8002dc4:	4a0e      	ldr	r2, [pc, #56]	; (8002e00 <_ZN13geometry_msgs5PointC1Ev+0x4c>)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	601a      	str	r2, [r3, #0]
      x(0),
 8002dca:	6879      	ldr	r1, [r7, #4]
 8002dcc:	f04f 0200 	mov.w	r2, #0
 8002dd0:	f04f 0300 	mov.w	r3, #0
 8002dd4:	e9c1 2302 	strd	r2, r3, [r1, #8]
      y(0),
 8002dd8:	6879      	ldr	r1, [r7, #4]
 8002dda:	f04f 0200 	mov.w	r2, #0
 8002dde:	f04f 0300 	mov.w	r3, #0
 8002de2:	e9c1 2304 	strd	r2, r3, [r1, #16]
      z(0)
 8002de6:	6879      	ldr	r1, [r7, #4]
 8002de8:	f04f 0200 	mov.w	r2, #0
 8002dec:	f04f 0300 	mov.w	r3, #0
 8002df0:	e9c1 2306 	strd	r2, r3, [r1, #24]
    {
    }
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	4618      	mov	r0, r3
 8002df8:	3708      	adds	r7, #8
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	bd80      	pop	{r7, pc}
 8002dfe:	bf00      	nop
 8002e00:	0800a764 	.word	0x0800a764

08002e04 <_ZNK13geometry_msgs5Point9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8002e04:	b480      	push	{r7}
 8002e06:	b08b      	sub	sp, #44	; 0x2c
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
 8002e0c:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8002e0e:	2300      	movs	r3, #0
 8002e10:	627b      	str	r3, [r7, #36]	; 0x24
      union {
        double real;
        uint64_t base;
      } u_x;
      u_x.real = this->x;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8002e18:	e9c7 2306 	strd	r2, r3, [r7, #24]
      *(outbuffer + offset + 0) = (u_x.base >> (8 * 0)) & 0xFF;
 8002e1c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002e20:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002e22:	6838      	ldr	r0, [r7, #0]
 8002e24:	4401      	add	r1, r0
 8002e26:	b2d3      	uxtb	r3, r2
 8002e28:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 1) = (u_x.base >> (8 * 1)) & 0xFF;
 8002e2a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002e2e:	f04f 0200 	mov.w	r2, #0
 8002e32:	f04f 0300 	mov.w	r3, #0
 8002e36:	0a02      	lsrs	r2, r0, #8
 8002e38:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8002e3c:	0a0b      	lsrs	r3, r1, #8
 8002e3e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002e40:	3101      	adds	r1, #1
 8002e42:	6838      	ldr	r0, [r7, #0]
 8002e44:	4401      	add	r1, r0
 8002e46:	b2d3      	uxtb	r3, r2
 8002e48:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 2) = (u_x.base >> (8 * 2)) & 0xFF;
 8002e4a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002e4e:	f04f 0200 	mov.w	r2, #0
 8002e52:	f04f 0300 	mov.w	r3, #0
 8002e56:	0c02      	lsrs	r2, r0, #16
 8002e58:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8002e5c:	0c0b      	lsrs	r3, r1, #16
 8002e5e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002e60:	3102      	adds	r1, #2
 8002e62:	6838      	ldr	r0, [r7, #0]
 8002e64:	4401      	add	r1, r0
 8002e66:	b2d3      	uxtb	r3, r2
 8002e68:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 3) = (u_x.base >> (8 * 3)) & 0xFF;
 8002e6a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002e6e:	f04f 0200 	mov.w	r2, #0
 8002e72:	f04f 0300 	mov.w	r3, #0
 8002e76:	0e02      	lsrs	r2, r0, #24
 8002e78:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002e7c:	0e0b      	lsrs	r3, r1, #24
 8002e7e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002e80:	3103      	adds	r1, #3
 8002e82:	6838      	ldr	r0, [r7, #0]
 8002e84:	4401      	add	r1, r0
 8002e86:	b2d3      	uxtb	r3, r2
 8002e88:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 4) = (u_x.base >> (8 * 4)) & 0xFF;
 8002e8a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002e8e:	f04f 0200 	mov.w	r2, #0
 8002e92:	f04f 0300 	mov.w	r3, #0
 8002e96:	000a      	movs	r2, r1
 8002e98:	2300      	movs	r3, #0
 8002e9a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002e9c:	3104      	adds	r1, #4
 8002e9e:	6838      	ldr	r0, [r7, #0]
 8002ea0:	4401      	add	r1, r0
 8002ea2:	b2d3      	uxtb	r3, r2
 8002ea4:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 5) = (u_x.base >> (8 * 5)) & 0xFF;
 8002ea6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002eaa:	f04f 0200 	mov.w	r2, #0
 8002eae:	f04f 0300 	mov.w	r3, #0
 8002eb2:	0a0a      	lsrs	r2, r1, #8
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002eb8:	3105      	adds	r1, #5
 8002eba:	6838      	ldr	r0, [r7, #0]
 8002ebc:	4401      	add	r1, r0
 8002ebe:	b2d3      	uxtb	r3, r2
 8002ec0:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 6) = (u_x.base >> (8 * 6)) & 0xFF;
 8002ec2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002ec6:	f04f 0200 	mov.w	r2, #0
 8002eca:	f04f 0300 	mov.w	r3, #0
 8002ece:	0c0a      	lsrs	r2, r1, #16
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002ed4:	3106      	adds	r1, #6
 8002ed6:	6838      	ldr	r0, [r7, #0]
 8002ed8:	4401      	add	r1, r0
 8002eda:	b2d3      	uxtb	r3, r2
 8002edc:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 7) = (u_x.base >> (8 * 7)) & 0xFF;
 8002ede:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002ee2:	f04f 0200 	mov.w	r2, #0
 8002ee6:	f04f 0300 	mov.w	r3, #0
 8002eea:	0e0a      	lsrs	r2, r1, #24
 8002eec:	2300      	movs	r3, #0
 8002eee:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002ef0:	3107      	adds	r1, #7
 8002ef2:	6838      	ldr	r0, [r7, #0]
 8002ef4:	4401      	add	r1, r0
 8002ef6:	b2d3      	uxtb	r3, r2
 8002ef8:	700b      	strb	r3, [r1, #0]
      offset += sizeof(this->x);
 8002efa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002efc:	3308      	adds	r3, #8
 8002efe:	627b      	str	r3, [r7, #36]	; 0x24
      union {
        double real;
        uint64_t base;
      } u_y;
      u_y.real = this->y;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8002f06:	e9c7 2304 	strd	r2, r3, [r7, #16]
      *(outbuffer + offset + 0) = (u_y.base >> (8 * 0)) & 0xFF;
 8002f0a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002f0e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002f10:	6838      	ldr	r0, [r7, #0]
 8002f12:	4401      	add	r1, r0
 8002f14:	b2d3      	uxtb	r3, r2
 8002f16:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 1) = (u_y.base >> (8 * 1)) & 0xFF;
 8002f18:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002f1c:	f04f 0200 	mov.w	r2, #0
 8002f20:	f04f 0300 	mov.w	r3, #0
 8002f24:	0a02      	lsrs	r2, r0, #8
 8002f26:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8002f2a:	0a0b      	lsrs	r3, r1, #8
 8002f2c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002f2e:	3101      	adds	r1, #1
 8002f30:	6838      	ldr	r0, [r7, #0]
 8002f32:	4401      	add	r1, r0
 8002f34:	b2d3      	uxtb	r3, r2
 8002f36:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 2) = (u_y.base >> (8 * 2)) & 0xFF;
 8002f38:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002f3c:	f04f 0200 	mov.w	r2, #0
 8002f40:	f04f 0300 	mov.w	r3, #0
 8002f44:	0c02      	lsrs	r2, r0, #16
 8002f46:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8002f4a:	0c0b      	lsrs	r3, r1, #16
 8002f4c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002f4e:	3102      	adds	r1, #2
 8002f50:	6838      	ldr	r0, [r7, #0]
 8002f52:	4401      	add	r1, r0
 8002f54:	b2d3      	uxtb	r3, r2
 8002f56:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 3) = (u_y.base >> (8 * 3)) & 0xFF;
 8002f58:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002f5c:	f04f 0200 	mov.w	r2, #0
 8002f60:	f04f 0300 	mov.w	r3, #0
 8002f64:	0e02      	lsrs	r2, r0, #24
 8002f66:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002f6a:	0e0b      	lsrs	r3, r1, #24
 8002f6c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002f6e:	3103      	adds	r1, #3
 8002f70:	6838      	ldr	r0, [r7, #0]
 8002f72:	4401      	add	r1, r0
 8002f74:	b2d3      	uxtb	r3, r2
 8002f76:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 4) = (u_y.base >> (8 * 4)) & 0xFF;
 8002f78:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002f7c:	f04f 0200 	mov.w	r2, #0
 8002f80:	f04f 0300 	mov.w	r3, #0
 8002f84:	000a      	movs	r2, r1
 8002f86:	2300      	movs	r3, #0
 8002f88:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002f8a:	3104      	adds	r1, #4
 8002f8c:	6838      	ldr	r0, [r7, #0]
 8002f8e:	4401      	add	r1, r0
 8002f90:	b2d3      	uxtb	r3, r2
 8002f92:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 5) = (u_y.base >> (8 * 5)) & 0xFF;
 8002f94:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002f98:	f04f 0200 	mov.w	r2, #0
 8002f9c:	f04f 0300 	mov.w	r3, #0
 8002fa0:	0a0a      	lsrs	r2, r1, #8
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002fa6:	3105      	adds	r1, #5
 8002fa8:	6838      	ldr	r0, [r7, #0]
 8002faa:	4401      	add	r1, r0
 8002fac:	b2d3      	uxtb	r3, r2
 8002fae:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 6) = (u_y.base >> (8 * 6)) & 0xFF;
 8002fb0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002fb4:	f04f 0200 	mov.w	r2, #0
 8002fb8:	f04f 0300 	mov.w	r3, #0
 8002fbc:	0c0a      	lsrs	r2, r1, #16
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002fc2:	3106      	adds	r1, #6
 8002fc4:	6838      	ldr	r0, [r7, #0]
 8002fc6:	4401      	add	r1, r0
 8002fc8:	b2d3      	uxtb	r3, r2
 8002fca:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 7) = (u_y.base >> (8 * 7)) & 0xFF;
 8002fcc:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002fd0:	f04f 0200 	mov.w	r2, #0
 8002fd4:	f04f 0300 	mov.w	r3, #0
 8002fd8:	0e0a      	lsrs	r2, r1, #24
 8002fda:	2300      	movs	r3, #0
 8002fdc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002fde:	3107      	adds	r1, #7
 8002fe0:	6838      	ldr	r0, [r7, #0]
 8002fe2:	4401      	add	r1, r0
 8002fe4:	b2d3      	uxtb	r3, r2
 8002fe6:	700b      	strb	r3, [r1, #0]
      offset += sizeof(this->y);
 8002fe8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fea:	3308      	adds	r3, #8
 8002fec:	627b      	str	r3, [r7, #36]	; 0x24
      union {
        double real;
        uint64_t base;
      } u_z;
      u_z.real = this->z;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8002ff4:	e9c7 2302 	strd	r2, r3, [r7, #8]
      *(outbuffer + offset + 0) = (u_z.base >> (8 * 0)) & 0xFF;
 8002ff8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002ffc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002ffe:	6838      	ldr	r0, [r7, #0]
 8003000:	4401      	add	r1, r0
 8003002:	b2d3      	uxtb	r3, r2
 8003004:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 1) = (u_z.base >> (8 * 1)) & 0xFF;
 8003006:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800300a:	f04f 0200 	mov.w	r2, #0
 800300e:	f04f 0300 	mov.w	r3, #0
 8003012:	0a02      	lsrs	r2, r0, #8
 8003014:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8003018:	0a0b      	lsrs	r3, r1, #8
 800301a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800301c:	3101      	adds	r1, #1
 800301e:	6838      	ldr	r0, [r7, #0]
 8003020:	4401      	add	r1, r0
 8003022:	b2d3      	uxtb	r3, r2
 8003024:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 2) = (u_z.base >> (8 * 2)) & 0xFF;
 8003026:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800302a:	f04f 0200 	mov.w	r2, #0
 800302e:	f04f 0300 	mov.w	r3, #0
 8003032:	0c02      	lsrs	r2, r0, #16
 8003034:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8003038:	0c0b      	lsrs	r3, r1, #16
 800303a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800303c:	3102      	adds	r1, #2
 800303e:	6838      	ldr	r0, [r7, #0]
 8003040:	4401      	add	r1, r0
 8003042:	b2d3      	uxtb	r3, r2
 8003044:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 3) = (u_z.base >> (8 * 3)) & 0xFF;
 8003046:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800304a:	f04f 0200 	mov.w	r2, #0
 800304e:	f04f 0300 	mov.w	r3, #0
 8003052:	0e02      	lsrs	r2, r0, #24
 8003054:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8003058:	0e0b      	lsrs	r3, r1, #24
 800305a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800305c:	3103      	adds	r1, #3
 800305e:	6838      	ldr	r0, [r7, #0]
 8003060:	4401      	add	r1, r0
 8003062:	b2d3      	uxtb	r3, r2
 8003064:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 4) = (u_z.base >> (8 * 4)) & 0xFF;
 8003066:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800306a:	f04f 0200 	mov.w	r2, #0
 800306e:	f04f 0300 	mov.w	r3, #0
 8003072:	000a      	movs	r2, r1
 8003074:	2300      	movs	r3, #0
 8003076:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003078:	3104      	adds	r1, #4
 800307a:	6838      	ldr	r0, [r7, #0]
 800307c:	4401      	add	r1, r0
 800307e:	b2d3      	uxtb	r3, r2
 8003080:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 5) = (u_z.base >> (8 * 5)) & 0xFF;
 8003082:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003086:	f04f 0200 	mov.w	r2, #0
 800308a:	f04f 0300 	mov.w	r3, #0
 800308e:	0a0a      	lsrs	r2, r1, #8
 8003090:	2300      	movs	r3, #0
 8003092:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003094:	3105      	adds	r1, #5
 8003096:	6838      	ldr	r0, [r7, #0]
 8003098:	4401      	add	r1, r0
 800309a:	b2d3      	uxtb	r3, r2
 800309c:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 6) = (u_z.base >> (8 * 6)) & 0xFF;
 800309e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80030a2:	f04f 0200 	mov.w	r2, #0
 80030a6:	f04f 0300 	mov.w	r3, #0
 80030aa:	0c0a      	lsrs	r2, r1, #16
 80030ac:	2300      	movs	r3, #0
 80030ae:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80030b0:	3106      	adds	r1, #6
 80030b2:	6838      	ldr	r0, [r7, #0]
 80030b4:	4401      	add	r1, r0
 80030b6:	b2d3      	uxtb	r3, r2
 80030b8:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 7) = (u_z.base >> (8 * 7)) & 0xFF;
 80030ba:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80030be:	f04f 0200 	mov.w	r2, #0
 80030c2:	f04f 0300 	mov.w	r3, #0
 80030c6:	0e0a      	lsrs	r2, r1, #24
 80030c8:	2300      	movs	r3, #0
 80030ca:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80030cc:	3107      	adds	r1, #7
 80030ce:	6838      	ldr	r0, [r7, #0]
 80030d0:	4401      	add	r1, r0
 80030d2:	b2d3      	uxtb	r3, r2
 80030d4:	700b      	strb	r3, [r1, #0]
      offset += sizeof(this->z);
 80030d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030d8:	3308      	adds	r3, #8
 80030da:	627b      	str	r3, [r7, #36]	; 0x24
      return offset;
 80030dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 80030de:	4618      	mov	r0, r3
 80030e0:	372c      	adds	r7, #44	; 0x2c
 80030e2:	46bd      	mov	sp, r7
 80030e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e8:	4770      	bx	lr

080030ea <_ZN13geometry_msgs5Point11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 80030ea:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 80030ee:	b0eb      	sub	sp, #428	; 0x1ac
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	f8c7 0184 	str.w	r0, [r7, #388]	; 0x184
 80030f6:	f8c7 1180 	str.w	r1, [r7, #384]	; 0x180
    {
      int offset = 0;
 80030fa:	2300      	movs	r3, #0
 80030fc:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
      union {
        double real;
        uint64_t base;
      } u_x;
      u_x.base = 0;
 8003100:	f04f 0200 	mov.w	r2, #0
 8003104:	f04f 0300 	mov.w	r3, #0
 8003108:	e9c7 2366 	strd	r2, r3, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 0))) << (8 * 0);
 800310c:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 8003110:	f8d7 21a4 	ldr.w	r2, [r7, #420]	; 0x1a4
 8003114:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8003118:	4413      	add	r3, r2
 800311a:	781b      	ldrb	r3, [r3, #0]
 800311c:	b2db      	uxtb	r3, r3
 800311e:	2200      	movs	r2, #0
 8003120:	461c      	mov	r4, r3
 8003122:	4615      	mov	r5, r2
 8003124:	ea40 0804 	orr.w	r8, r0, r4
 8003128:	ea41 0905 	orr.w	r9, r1, r5
 800312c:	e9c7 8966 	strd	r8, r9, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8003130:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 8003134:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8003138:	1c5a      	adds	r2, r3, #1
 800313a:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800313e:	4413      	add	r3, r2
 8003140:	781b      	ldrb	r3, [r3, #0]
 8003142:	b2db      	uxtb	r3, r3
 8003144:	2200      	movs	r2, #0
 8003146:	469a      	mov	sl, r3
 8003148:	4693      	mov	fp, r2
 800314a:	f04f 0200 	mov.w	r2, #0
 800314e:	f04f 0300 	mov.w	r3, #0
 8003152:	ea4f 230b 	mov.w	r3, fp, lsl #8
 8003156:	ea43 631a 	orr.w	r3, r3, sl, lsr #24
 800315a:	ea4f 220a 	mov.w	r2, sl, lsl #8
 800315e:	ea40 0402 	orr.w	r4, r0, r2
 8003162:	f8c7 4178 	str.w	r4, [r7, #376]	; 0x178
 8003166:	430b      	orrs	r3, r1
 8003168:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 800316c:	e9d7 345e 	ldrd	r3, r4, [r7, #376]	; 0x178
 8003170:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8003174:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 8003178:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 800317c:	1c9a      	adds	r2, r3, #2
 800317e:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8003182:	4413      	add	r3, r2
 8003184:	781b      	ldrb	r3, [r3, #0]
 8003186:	b2db      	uxtb	r3, r3
 8003188:	2200      	movs	r2, #0
 800318a:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
 800318e:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
 8003192:	f04f 0200 	mov.w	r2, #0
 8003196:	f04f 0300 	mov.w	r3, #0
 800319a:	e9d7 895c 	ldrd	r8, r9, [r7, #368]	; 0x170
 800319e:	464c      	mov	r4, r9
 80031a0:	0423      	lsls	r3, r4, #16
 80031a2:	4644      	mov	r4, r8
 80031a4:	ea43 4314 	orr.w	r3, r3, r4, lsr #16
 80031a8:	4644      	mov	r4, r8
 80031aa:	0422      	lsls	r2, r4, #16
 80031ac:	ea40 0402 	orr.w	r4, r0, r2
 80031b0:	f8c7 4168 	str.w	r4, [r7, #360]	; 0x168
 80031b4:	430b      	orrs	r3, r1
 80031b6:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
 80031ba:	e9d7 345a 	ldrd	r3, r4, [r7, #360]	; 0x168
 80031be:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 3))) << (8 * 3);
 80031c2:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 80031c6:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80031ca:	1cda      	adds	r2, r3, #3
 80031cc:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80031d0:	4413      	add	r3, r2
 80031d2:	781b      	ldrb	r3, [r3, #0]
 80031d4:	b2db      	uxtb	r3, r3
 80031d6:	2200      	movs	r2, #0
 80031d8:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
 80031dc:	f8c7 2164 	str.w	r2, [r7, #356]	; 0x164
 80031e0:	e9d7 4558 	ldrd	r4, r5, [r7, #352]	; 0x160
 80031e4:	4623      	mov	r3, r4
 80031e6:	0a1b      	lsrs	r3, r3, #8
 80031e8:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
 80031ec:	4623      	mov	r3, r4
 80031ee:	061b      	lsls	r3, r3, #24
 80031f0:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 80031f4:	e9d7 4556 	ldrd	r4, r5, [r7, #344]	; 0x158
 80031f8:	4623      	mov	r3, r4
 80031fa:	4303      	orrs	r3, r0
 80031fc:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8003200:	462b      	mov	r3, r5
 8003202:	430b      	orrs	r3, r1
 8003204:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8003208:	e9d7 3454 	ldrd	r3, r4, [r7, #336]	; 0x150
 800320c:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 4))) << (8 * 4);
 8003210:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 8003214:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8003218:	1d1a      	adds	r2, r3, #4
 800321a:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800321e:	4413      	add	r3, r2
 8003220:	781b      	ldrb	r3, [r3, #0]
 8003222:	b2db      	uxtb	r3, r3
 8003224:	2200      	movs	r2, #0
 8003226:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
 800322a:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 800322e:	f04f 0200 	mov.w	r2, #0
 8003232:	f04f 0300 	mov.w	r3, #0
 8003236:	f8d7 4148 	ldr.w	r4, [r7, #328]	; 0x148
 800323a:	0023      	movs	r3, r4
 800323c:	2200      	movs	r2, #0
 800323e:	ea40 0402 	orr.w	r4, r0, r2
 8003242:	f8c7 4140 	str.w	r4, [r7, #320]	; 0x140
 8003246:	430b      	orrs	r3, r1
 8003248:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
 800324c:	e9d7 3450 	ldrd	r3, r4, [r7, #320]	; 0x140
 8003250:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 5))) << (8 * 5);
 8003254:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 8003258:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 800325c:	1d5a      	adds	r2, r3, #5
 800325e:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8003262:	4413      	add	r3, r2
 8003264:	781b      	ldrb	r3, [r3, #0]
 8003266:	b2db      	uxtb	r3, r3
 8003268:	2200      	movs	r2, #0
 800326a:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
 800326e:	f8c7 213c 	str.w	r2, [r7, #316]	; 0x13c
 8003272:	f04f 0200 	mov.w	r2, #0
 8003276:	f04f 0300 	mov.w	r3, #0
 800327a:	f8d7 4138 	ldr.w	r4, [r7, #312]	; 0x138
 800327e:	0223      	lsls	r3, r4, #8
 8003280:	2200      	movs	r2, #0
 8003282:	ea40 0402 	orr.w	r4, r0, r2
 8003286:	f8c7 4130 	str.w	r4, [r7, #304]	; 0x130
 800328a:	430b      	orrs	r3, r1
 800328c:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
 8003290:	e9d7 344c 	ldrd	r3, r4, [r7, #304]	; 0x130
 8003294:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 6))) << (8 * 6);
 8003298:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 800329c:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80032a0:	1d9a      	adds	r2, r3, #6
 80032a2:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80032a6:	4413      	add	r3, r2
 80032a8:	781b      	ldrb	r3, [r3, #0]
 80032aa:	b2db      	uxtb	r3, r3
 80032ac:	2200      	movs	r2, #0
 80032ae:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 80032b2:	f8c7 212c 	str.w	r2, [r7, #300]	; 0x12c
 80032b6:	f04f 0200 	mov.w	r2, #0
 80032ba:	f04f 0300 	mov.w	r3, #0
 80032be:	f8d7 4128 	ldr.w	r4, [r7, #296]	; 0x128
 80032c2:	0423      	lsls	r3, r4, #16
 80032c4:	2200      	movs	r2, #0
 80032c6:	ea40 0402 	orr.w	r4, r0, r2
 80032ca:	f8c7 4120 	str.w	r4, [r7, #288]	; 0x120
 80032ce:	430b      	orrs	r3, r1
 80032d0:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80032d4:	e9d7 3448 	ldrd	r3, r4, [r7, #288]	; 0x120
 80032d8:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 7))) << (8 * 7);
 80032dc:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 80032e0:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80032e4:	1dda      	adds	r2, r3, #7
 80032e6:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80032ea:	4413      	add	r3, r2
 80032ec:	781b      	ldrb	r3, [r3, #0]
 80032ee:	b2db      	uxtb	r3, r3
 80032f0:	2200      	movs	r2, #0
 80032f2:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 80032f6:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 80032fa:	f04f 0200 	mov.w	r2, #0
 80032fe:	f04f 0300 	mov.w	r3, #0
 8003302:	f8d7 4118 	ldr.w	r4, [r7, #280]	; 0x118
 8003306:	0623      	lsls	r3, r4, #24
 8003308:	2200      	movs	r2, #0
 800330a:	ea40 0402 	orr.w	r4, r0, r2
 800330e:	f8c7 4110 	str.w	r4, [r7, #272]	; 0x110
 8003312:	430b      	orrs	r3, r1
 8003314:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8003318:	e9d7 3444 	ldrd	r3, r4, [r7, #272]	; 0x110
 800331c:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
      this->x = u_x.real;
 8003320:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 8003324:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8003328:	e9c3 0102 	strd	r0, r1, [r3, #8]
      offset += sizeof(this->x);
 800332c:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8003330:	3308      	adds	r3, #8
 8003332:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
      union {
        double real;
        uint64_t base;
      } u_y;
      u_y.base = 0;
 8003336:	f04f 0200 	mov.w	r2, #0
 800333a:	f04f 0300 	mov.w	r3, #0
 800333e:	e9c7 2364 	strd	r2, r3, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8003342:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 8003346:	f8d7 21a4 	ldr.w	r2, [r7, #420]	; 0x1a4
 800334a:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800334e:	4413      	add	r3, r2
 8003350:	781b      	ldrb	r3, [r3, #0]
 8003352:	b2db      	uxtb	r3, r3
 8003354:	2200      	movs	r2, #0
 8003356:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800335a:	f8c7 210c 	str.w	r2, [r7, #268]	; 0x10c
 800335e:	e9d7 4542 	ldrd	r4, r5, [r7, #264]	; 0x108
 8003362:	4623      	mov	r3, r4
 8003364:	4303      	orrs	r3, r0
 8003366:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800336a:	462b      	mov	r3, r5
 800336c:	430b      	orrs	r3, r1
 800336e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8003372:	e9d7 3440 	ldrd	r3, r4, [r7, #256]	; 0x100
 8003376:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 1))) << (8 * 1);
 800337a:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 800337e:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8003382:	1c5a      	adds	r2, r3, #1
 8003384:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8003388:	4413      	add	r3, r2
 800338a:	781b      	ldrb	r3, [r3, #0]
 800338c:	b2db      	uxtb	r3, r3
 800338e:	2200      	movs	r2, #0
 8003390:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8003394:	f8c7 20fc 	str.w	r2, [r7, #252]	; 0xfc
 8003398:	f04f 0200 	mov.w	r2, #0
 800339c:	f04f 0300 	mov.w	r3, #0
 80033a0:	e9d7 893e 	ldrd	r8, r9, [r7, #248]	; 0xf8
 80033a4:	464c      	mov	r4, r9
 80033a6:	0223      	lsls	r3, r4, #8
 80033a8:	4644      	mov	r4, r8
 80033aa:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80033ae:	4644      	mov	r4, r8
 80033b0:	0222      	lsls	r2, r4, #8
 80033b2:	ea40 0402 	orr.w	r4, r0, r2
 80033b6:	f8c7 40f0 	str.w	r4, [r7, #240]	; 0xf0
 80033ba:	430b      	orrs	r3, r1
 80033bc:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 80033c0:	e9d7 343c 	ldrd	r3, r4, [r7, #240]	; 0xf0
 80033c4:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 2))) << (8 * 2);
 80033c8:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 80033cc:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80033d0:	1c9a      	adds	r2, r3, #2
 80033d2:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80033d6:	4413      	add	r3, r2
 80033d8:	781b      	ldrb	r3, [r3, #0]
 80033da:	b2db      	uxtb	r3, r3
 80033dc:	2200      	movs	r2, #0
 80033de:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80033e2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80033e6:	f04f 0200 	mov.w	r2, #0
 80033ea:	f04f 0300 	mov.w	r3, #0
 80033ee:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	; 0xe8
 80033f2:	464c      	mov	r4, r9
 80033f4:	0423      	lsls	r3, r4, #16
 80033f6:	4644      	mov	r4, r8
 80033f8:	ea43 4314 	orr.w	r3, r3, r4, lsr #16
 80033fc:	4644      	mov	r4, r8
 80033fe:	0422      	lsls	r2, r4, #16
 8003400:	ea40 0402 	orr.w	r4, r0, r2
 8003404:	f8c7 40e0 	str.w	r4, [r7, #224]	; 0xe0
 8003408:	430b      	orrs	r3, r1
 800340a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800340e:	e9d7 3438 	ldrd	r3, r4, [r7, #224]	; 0xe0
 8003412:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8003416:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 800341a:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 800341e:	1cda      	adds	r2, r3, #3
 8003420:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8003424:	4413      	add	r3, r2
 8003426:	781b      	ldrb	r3, [r3, #0]
 8003428:	b2db      	uxtb	r3, r3
 800342a:	2200      	movs	r2, #0
 800342c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003430:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003434:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	; 0xd8
 8003438:	4623      	mov	r3, r4
 800343a:	0a1b      	lsrs	r3, r3, #8
 800343c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8003440:	4623      	mov	r3, r4
 8003442:	061b      	lsls	r3, r3, #24
 8003444:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003448:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	; 0xd0
 800344c:	4623      	mov	r3, r4
 800344e:	4303      	orrs	r3, r0
 8003450:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003454:	462b      	mov	r3, r5
 8003456:	430b      	orrs	r3, r1
 8003458:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800345c:	e9d7 3432 	ldrd	r3, r4, [r7, #200]	; 0xc8
 8003460:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 4))) << (8 * 4);
 8003464:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 8003468:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 800346c:	1d1a      	adds	r2, r3, #4
 800346e:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8003472:	4413      	add	r3, r2
 8003474:	781b      	ldrb	r3, [r3, #0]
 8003476:	b2db      	uxtb	r3, r3
 8003478:	2200      	movs	r2, #0
 800347a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800347e:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003482:	f04f 0200 	mov.w	r2, #0
 8003486:	f04f 0300 	mov.w	r3, #0
 800348a:	f8d7 40c0 	ldr.w	r4, [r7, #192]	; 0xc0
 800348e:	0023      	movs	r3, r4
 8003490:	2200      	movs	r2, #0
 8003492:	ea40 0402 	orr.w	r4, r0, r2
 8003496:	f8c7 40b8 	str.w	r4, [r7, #184]	; 0xb8
 800349a:	430b      	orrs	r3, r1
 800349c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 80034a0:	e9d7 342e 	ldrd	r3, r4, [r7, #184]	; 0xb8
 80034a4:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 5))) << (8 * 5);
 80034a8:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 80034ac:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80034b0:	1d5a      	adds	r2, r3, #5
 80034b2:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80034b6:	4413      	add	r3, r2
 80034b8:	781b      	ldrb	r3, [r3, #0]
 80034ba:	b2db      	uxtb	r3, r3
 80034bc:	2200      	movs	r2, #0
 80034be:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80034c2:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 80034c6:	f04f 0200 	mov.w	r2, #0
 80034ca:	f04f 0300 	mov.w	r3, #0
 80034ce:	f8d7 40b0 	ldr.w	r4, [r7, #176]	; 0xb0
 80034d2:	0223      	lsls	r3, r4, #8
 80034d4:	2200      	movs	r2, #0
 80034d6:	ea40 0402 	orr.w	r4, r0, r2
 80034da:	f8c7 40a8 	str.w	r4, [r7, #168]	; 0xa8
 80034de:	430b      	orrs	r3, r1
 80034e0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80034e4:	e9d7 342a 	ldrd	r3, r4, [r7, #168]	; 0xa8
 80034e8:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 6))) << (8 * 6);
 80034ec:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 80034f0:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80034f4:	1d9a      	adds	r2, r3, #6
 80034f6:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80034fa:	4413      	add	r3, r2
 80034fc:	781b      	ldrb	r3, [r3, #0]
 80034fe:	b2db      	uxtb	r3, r3
 8003500:	2200      	movs	r2, #0
 8003502:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8003506:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800350a:	f04f 0200 	mov.w	r2, #0
 800350e:	f04f 0300 	mov.w	r3, #0
 8003512:	f8d7 40a0 	ldr.w	r4, [r7, #160]	; 0xa0
 8003516:	0423      	lsls	r3, r4, #16
 8003518:	2200      	movs	r2, #0
 800351a:	ea40 0402 	orr.w	r4, r0, r2
 800351e:	f8c7 4098 	str.w	r4, [r7, #152]	; 0x98
 8003522:	430b      	orrs	r3, r1
 8003524:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003528:	e9d7 3426 	ldrd	r3, r4, [r7, #152]	; 0x98
 800352c:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 7))) << (8 * 7);
 8003530:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 8003534:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8003538:	1dda      	adds	r2, r3, #7
 800353a:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800353e:	4413      	add	r3, r2
 8003540:	781b      	ldrb	r3, [r3, #0]
 8003542:	b2db      	uxtb	r3, r3
 8003544:	2200      	movs	r2, #0
 8003546:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800354a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800354e:	f04f 0200 	mov.w	r2, #0
 8003552:	f04f 0300 	mov.w	r3, #0
 8003556:	f8d7 4090 	ldr.w	r4, [r7, #144]	; 0x90
 800355a:	0623      	lsls	r3, r4, #24
 800355c:	2200      	movs	r2, #0
 800355e:	ea40 0402 	orr.w	r4, r0, r2
 8003562:	f8c7 4088 	str.w	r4, [r7, #136]	; 0x88
 8003566:	430b      	orrs	r3, r1
 8003568:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800356c:	e9d7 3422 	ldrd	r3, r4, [r7, #136]	; 0x88
 8003570:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      this->y = u_y.real;
 8003574:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 8003578:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 800357c:	e9c3 0104 	strd	r0, r1, [r3, #16]
      offset += sizeof(this->y);
 8003580:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8003584:	3308      	adds	r3, #8
 8003586:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
      union {
        double real;
        uint64_t base;
      } u_z;
      u_z.base = 0;
 800358a:	f04f 0200 	mov.w	r2, #0
 800358e:	f04f 0300 	mov.w	r3, #0
 8003592:	e9c7 2362 	strd	r2, r3, [r7, #392]	; 0x188
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8003596:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 800359a:	f8d7 21a4 	ldr.w	r2, [r7, #420]	; 0x1a4
 800359e:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80035a2:	4413      	add	r3, r2
 80035a4:	781b      	ldrb	r3, [r3, #0]
 80035a6:	b2db      	uxtb	r3, r3
 80035a8:	2200      	movs	r2, #0
 80035aa:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80035ae:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 80035b2:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	; 0x80
 80035b6:	4623      	mov	r3, r4
 80035b8:	4303      	orrs	r3, r0
 80035ba:	67bb      	str	r3, [r7, #120]	; 0x78
 80035bc:	462b      	mov	r3, r5
 80035be:	430b      	orrs	r3, r1
 80035c0:	67fb      	str	r3, [r7, #124]	; 0x7c
 80035c2:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	; 0x78
 80035c6:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 1))) << (8 * 1);
 80035ca:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 80035ce:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80035d2:	1c5a      	adds	r2, r3, #1
 80035d4:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80035d8:	4413      	add	r3, r2
 80035da:	781b      	ldrb	r3, [r3, #0]
 80035dc:	b2db      	uxtb	r3, r3
 80035de:	2200      	movs	r2, #0
 80035e0:	673b      	str	r3, [r7, #112]	; 0x70
 80035e2:	677a      	str	r2, [r7, #116]	; 0x74
 80035e4:	f04f 0200 	mov.w	r2, #0
 80035e8:	f04f 0300 	mov.w	r3, #0
 80035ec:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80035f0:	464c      	mov	r4, r9
 80035f2:	0223      	lsls	r3, r4, #8
 80035f4:	4644      	mov	r4, r8
 80035f6:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80035fa:	4644      	mov	r4, r8
 80035fc:	0222      	lsls	r2, r4, #8
 80035fe:	ea40 0402 	orr.w	r4, r0, r2
 8003602:	66bc      	str	r4, [r7, #104]	; 0x68
 8003604:	430b      	orrs	r3, r1
 8003606:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003608:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	; 0x68
 800360c:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8003610:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8003614:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8003618:	1c9a      	adds	r2, r3, #2
 800361a:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800361e:	4413      	add	r3, r2
 8003620:	781b      	ldrb	r3, [r3, #0]
 8003622:	b2db      	uxtb	r3, r3
 8003624:	2200      	movs	r2, #0
 8003626:	663b      	str	r3, [r7, #96]	; 0x60
 8003628:	667a      	str	r2, [r7, #100]	; 0x64
 800362a:	f04f 0200 	mov.w	r2, #0
 800362e:	f04f 0300 	mov.w	r3, #0
 8003632:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8003636:	464c      	mov	r4, r9
 8003638:	0423      	lsls	r3, r4, #16
 800363a:	4644      	mov	r4, r8
 800363c:	ea43 4314 	orr.w	r3, r3, r4, lsr #16
 8003640:	4644      	mov	r4, r8
 8003642:	0422      	lsls	r2, r4, #16
 8003644:	ea40 0402 	orr.w	r4, r0, r2
 8003648:	65bc      	str	r4, [r7, #88]	; 0x58
 800364a:	430b      	orrs	r3, r1
 800364c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800364e:	e9d7 3416 	ldrd	r3, r4, [r7, #88]	; 0x58
 8003652:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8003656:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 800365a:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 800365e:	1cda      	adds	r2, r3, #3
 8003660:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8003664:	4413      	add	r3, r2
 8003666:	781b      	ldrb	r3, [r3, #0]
 8003668:	b2db      	uxtb	r3, r3
 800366a:	2200      	movs	r2, #0
 800366c:	653b      	str	r3, [r7, #80]	; 0x50
 800366e:	657a      	str	r2, [r7, #84]	; 0x54
 8003670:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	; 0x50
 8003674:	4623      	mov	r3, r4
 8003676:	0a1b      	lsrs	r3, r3, #8
 8003678:	64fb      	str	r3, [r7, #76]	; 0x4c
 800367a:	4623      	mov	r3, r4
 800367c:	061b      	lsls	r3, r3, #24
 800367e:	64bb      	str	r3, [r7, #72]	; 0x48
 8003680:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 8003684:	4623      	mov	r3, r4
 8003686:	4303      	orrs	r3, r0
 8003688:	643b      	str	r3, [r7, #64]	; 0x40
 800368a:	462b      	mov	r3, r5
 800368c:	430b      	orrs	r3, r1
 800368e:	647b      	str	r3, [r7, #68]	; 0x44
 8003690:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 8003694:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 4))) << (8 * 4);
 8003698:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 800369c:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80036a0:	1d1a      	adds	r2, r3, #4
 80036a2:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80036a6:	4413      	add	r3, r2
 80036a8:	781b      	ldrb	r3, [r3, #0]
 80036aa:	b2db      	uxtb	r3, r3
 80036ac:	2200      	movs	r2, #0
 80036ae:	63bb      	str	r3, [r7, #56]	; 0x38
 80036b0:	63fa      	str	r2, [r7, #60]	; 0x3c
 80036b2:	f04f 0200 	mov.w	r2, #0
 80036b6:	f04f 0300 	mov.w	r3, #0
 80036ba:	6bbc      	ldr	r4, [r7, #56]	; 0x38
 80036bc:	0023      	movs	r3, r4
 80036be:	2200      	movs	r2, #0
 80036c0:	ea40 0402 	orr.w	r4, r0, r2
 80036c4:	633c      	str	r4, [r7, #48]	; 0x30
 80036c6:	430b      	orrs	r3, r1
 80036c8:	637b      	str	r3, [r7, #52]	; 0x34
 80036ca:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 80036ce:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 5))) << (8 * 5);
 80036d2:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 80036d6:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80036da:	1d5a      	adds	r2, r3, #5
 80036dc:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80036e0:	4413      	add	r3, r2
 80036e2:	781b      	ldrb	r3, [r3, #0]
 80036e4:	b2db      	uxtb	r3, r3
 80036e6:	2200      	movs	r2, #0
 80036e8:	62bb      	str	r3, [r7, #40]	; 0x28
 80036ea:	62fa      	str	r2, [r7, #44]	; 0x2c
 80036ec:	f04f 0200 	mov.w	r2, #0
 80036f0:	f04f 0300 	mov.w	r3, #0
 80036f4:	6abc      	ldr	r4, [r7, #40]	; 0x28
 80036f6:	0223      	lsls	r3, r4, #8
 80036f8:	2200      	movs	r2, #0
 80036fa:	ea40 0402 	orr.w	r4, r0, r2
 80036fe:	623c      	str	r4, [r7, #32]
 8003700:	430b      	orrs	r3, r1
 8003702:	627b      	str	r3, [r7, #36]	; 0x24
 8003704:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8003708:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 6))) << (8 * 6);
 800370c:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8003710:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8003714:	3306      	adds	r3, #6
 8003716:	f8d7 2180 	ldr.w	r2, [r7, #384]	; 0x180
 800371a:	4413      	add	r3, r2
 800371c:	781b      	ldrb	r3, [r3, #0]
 800371e:	b2db      	uxtb	r3, r3
 8003720:	2200      	movs	r2, #0
 8003722:	61bb      	str	r3, [r7, #24]
 8003724:	61fa      	str	r2, [r7, #28]
 8003726:	f04f 0200 	mov.w	r2, #0
 800372a:	f04f 0300 	mov.w	r3, #0
 800372e:	69bc      	ldr	r4, [r7, #24]
 8003730:	0423      	lsls	r3, r4, #16
 8003732:	2200      	movs	r2, #0
 8003734:	ea40 0402 	orr.w	r4, r0, r2
 8003738:	613c      	str	r4, [r7, #16]
 800373a:	430b      	orrs	r3, r1
 800373c:	617b      	str	r3, [r7, #20]
 800373e:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8003742:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 7))) << (8 * 7);
 8003746:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 800374a:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 800374e:	3307      	adds	r3, #7
 8003750:	f8d7 2180 	ldr.w	r2, [r7, #384]	; 0x180
 8003754:	4413      	add	r3, r2
 8003756:	781b      	ldrb	r3, [r3, #0]
 8003758:	b2db      	uxtb	r3, r3
 800375a:	2200      	movs	r2, #0
 800375c:	60bb      	str	r3, [r7, #8]
 800375e:	60fa      	str	r2, [r7, #12]
 8003760:	f04f 0200 	mov.w	r2, #0
 8003764:	f04f 0300 	mov.w	r3, #0
 8003768:	68bc      	ldr	r4, [r7, #8]
 800376a:	0623      	lsls	r3, r4, #24
 800376c:	2200      	movs	r2, #0
 800376e:	ea40 0402 	orr.w	r4, r0, r2
 8003772:	603c      	str	r4, [r7, #0]
 8003774:	430b      	orrs	r3, r1
 8003776:	607b      	str	r3, [r7, #4]
 8003778:	e9d7 3400 	ldrd	r3, r4, [r7]
 800377c:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      this->z = u_z.real;
 8003780:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	; 0x188
 8003784:	f8d7 1184 	ldr.w	r1, [r7, #388]	; 0x184
 8003788:	e9c1 2306 	strd	r2, r3, [r1, #24]
      offset += sizeof(this->z);
 800378c:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8003790:	3308      	adds	r3, #8
 8003792:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
     return offset;
 8003796:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
    }
 800379a:	4618      	mov	r0, r3
 800379c:	f507 77d6 	add.w	r7, r7, #428	; 0x1ac
 80037a0:	46bd      	mov	sp, r7
 80037a2:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 80037a6:	4770      	bx	lr

080037a8 <_ZN13geometry_msgs5Point7getTypeEv>:

    const char * getType(){ return "geometry_msgs/Point"; };
 80037a8:	b480      	push	{r7}
 80037aa:	b083      	sub	sp, #12
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
 80037b0:	4b03      	ldr	r3, [pc, #12]	; (80037c0 <_ZN13geometry_msgs5Point7getTypeEv+0x18>)
 80037b2:	4618      	mov	r0, r3
 80037b4:	370c      	adds	r7, #12
 80037b6:	46bd      	mov	sp, r7
 80037b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037bc:	4770      	bx	lr
 80037be:	bf00      	nop
 80037c0:	0800a608 	.word	0x0800a608

080037c4 <_ZN13geometry_msgs5Point6getMD5Ev>:
    const char * getMD5(){ return "4a842b65f413084dc2b10fb484ea7f17"; };
 80037c4:	b480      	push	{r7}
 80037c6:	b083      	sub	sp, #12
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]
 80037cc:	4b03      	ldr	r3, [pc, #12]	; (80037dc <_ZN13geometry_msgs5Point6getMD5Ev+0x18>)
 80037ce:	4618      	mov	r0, r3
 80037d0:	370c      	adds	r7, #12
 80037d2:	46bd      	mov	sp, r7
 80037d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d8:	4770      	bx	lr
 80037da:	bf00      	nop
 80037dc:	0800a61c 	.word	0x0800a61c

080037e0 <_ZN8std_msgs4Int8C1Ev>:
  {
    public:
      typedef int8_t _data_type;
      _data_type data;

    Int8():
 80037e0:	b580      	push	{r7, lr}
 80037e2:	b082      	sub	sp, #8
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]
      data(0)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	4618      	mov	r0, r3
 80037ec:	f7fe fb3a 	bl	8001e64 <_ZN3ros3MsgC1Ev>
 80037f0:	4a05      	ldr	r2, [pc, #20]	; (8003808 <_ZN8std_msgs4Int8C1Ev+0x28>)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	601a      	str	r2, [r3, #0]
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	2200      	movs	r2, #0
 80037fa:	711a      	strb	r2, [r3, #4]
    {
    }
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	4618      	mov	r0, r3
 8003800:	3708      	adds	r7, #8
 8003802:	46bd      	mov	sp, r7
 8003804:	bd80      	pop	{r7, pc}
 8003806:	bf00      	nop
 8003808:	0800a74c 	.word	0x0800a74c

0800380c <_ZNK8std_msgs4Int89serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 800380c:	b480      	push	{r7}
 800380e:	b085      	sub	sp, #20
 8003810:	af00      	add	r7, sp, #0
 8003812:	6078      	str	r0, [r7, #4]
 8003814:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8003816:	2300      	movs	r3, #0
 8003818:	60fb      	str	r3, [r7, #12]
      union {
        int8_t real;
        uint8_t base;
      } u_data;
      u_data.real = this->data;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8003820:	723b      	strb	r3, [r7, #8]
      *(outbuffer + offset + 0) = (u_data.base >> (8 * 0)) & 0xFF;
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	683a      	ldr	r2, [r7, #0]
 8003826:	4413      	add	r3, r2
 8003828:	7a3a      	ldrb	r2, [r7, #8]
 800382a:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data);
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	3301      	adds	r3, #1
 8003830:	60fb      	str	r3, [r7, #12]
      return offset;
 8003832:	68fb      	ldr	r3, [r7, #12]
    }
 8003834:	4618      	mov	r0, r3
 8003836:	3714      	adds	r7, #20
 8003838:	46bd      	mov	sp, r7
 800383a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383e:	4770      	bx	lr

08003840 <_ZN8std_msgs4Int811deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 8003840:	b480      	push	{r7}
 8003842:	b085      	sub	sp, #20
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
 8003848:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800384a:	2300      	movs	r3, #0
 800384c:	60fb      	str	r3, [r7, #12]
      union {
        int8_t real;
        uint8_t base;
      } u_data;
      u_data.base = 0;
 800384e:	2300      	movs	r3, #0
 8003850:	723b      	strb	r3, [r7, #8]
      u_data.base |= ((uint8_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8003852:	7a3a      	ldrb	r2, [r7, #8]
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	6839      	ldr	r1, [r7, #0]
 8003858:	440b      	add	r3, r1
 800385a:	781b      	ldrb	r3, [r3, #0]
 800385c:	4313      	orrs	r3, r2
 800385e:	b2db      	uxtb	r3, r3
 8003860:	723b      	strb	r3, [r7, #8]
      this->data = u_data.real;
 8003862:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	711a      	strb	r2, [r3, #4]
      offset += sizeof(this->data);
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	3301      	adds	r3, #1
 800386e:	60fb      	str	r3, [r7, #12]
     return offset;
 8003870:	68fb      	ldr	r3, [r7, #12]
    }
 8003872:	4618      	mov	r0, r3
 8003874:	3714      	adds	r7, #20
 8003876:	46bd      	mov	sp, r7
 8003878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387c:	4770      	bx	lr
	...

08003880 <_ZN8std_msgs4Int87getTypeEv>:

    const char * getType(){ return "std_msgs/Int8"; };
 8003880:	b480      	push	{r7}
 8003882:	b083      	sub	sp, #12
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
 8003888:	4b03      	ldr	r3, [pc, #12]	; (8003898 <_ZN8std_msgs4Int87getTypeEv+0x18>)
 800388a:	4618      	mov	r0, r3
 800388c:	370c      	adds	r7, #12
 800388e:	46bd      	mov	sp, r7
 8003890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003894:	4770      	bx	lr
 8003896:	bf00      	nop
 8003898:	0800a640 	.word	0x0800a640

0800389c <_ZN8std_msgs4Int86getMD5Ev>:
    const char * getMD5(){ return "27ffa0c9c4b8fb8492252bcad9e5c57b"; };
 800389c:	b480      	push	{r7}
 800389e:	b083      	sub	sp, #12
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
 80038a4:	4b03      	ldr	r3, [pc, #12]	; (80038b4 <_ZN8std_msgs4Int86getMD5Ev+0x18>)
 80038a6:	4618      	mov	r0, r3
 80038a8:	370c      	adds	r7, #12
 80038aa:	46bd      	mov	sp, r7
 80038ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b0:	4770      	bx	lr
 80038b2:	bf00      	nop
 80038b4:	0800a650 	.word	0x0800a650

080038b8 <_Z14angle_callbackRKN13geometry_msgs5PointE>:
extern double target_hz, target_ev, target_length;
int flag;
std_msgs::Int8 laji,button_reset;

void angle_callback(const geometry_msgs::Point &msg)
{
 80038b8:	b480      	push	{r7}
 80038ba:	b083      	sub	sp, #12
 80038bc:	af00      	add	r7, sp, #0
 80038be:	6078      	str	r0, [r7, #4]
	target_hz = msg.x;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80038c6:	490a      	ldr	r1, [pc, #40]	; (80038f0 <_Z14angle_callbackRKN13geometry_msgs5PointE+0x38>)
 80038c8:	e9c1 2300 	strd	r2, r3, [r1]
	target_ev = msg.y;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80038d2:	4908      	ldr	r1, [pc, #32]	; (80038f4 <_Z14angle_callbackRKN13geometry_msgs5PointE+0x3c>)
 80038d4:	e9c1 2300 	strd	r2, r3, [r1]
	target_length = msg.z;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80038de:	4906      	ldr	r1, [pc, #24]	; (80038f8 <_Z14angle_callbackRKN13geometry_msgs5PointE+0x40>)
 80038e0:	e9c1 2300 	strd	r2, r3, [r1]
}
 80038e4:	bf00      	nop
 80038e6:	370c      	adds	r7, #12
 80038e8:	46bd      	mov	sp, r7
 80038ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ee:	4770      	bx	lr
 80038f0:	20001a20 	.word	0x20001a20
 80038f4:	20001a28 	.word	0x20001a28
 80038f8:	200019e8 	.word	0x200019e8

080038fc <_Z13laji_callbackRKN8std_msgs4Int8E>:
void laji_callback(const std_msgs::Int8 &msg){
 80038fc:	b480      	push	{r7}
 80038fe:	b083      	sub	sp, #12
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]
	laji_cmd = msg.data;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800390a:	461a      	mov	r2, r3
 800390c:	4b03      	ldr	r3, [pc, #12]	; (800391c <_Z13laji_callbackRKN8std_msgs4Int8E+0x20>)
 800390e:	601a      	str	r2, [r3, #0]
}
 8003910:	bf00      	nop
 8003912:	370c      	adds	r7, #12
 8003914:	46bd      	mov	sp, r7
 8003916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391a:	4770      	bx	lr
 800391c:	200000e0 	.word	0x200000e0

08003920 <_Z12ori_callbackRKN8std_msgs4Int8E>:

void ori_callback(const std_msgs::Int8 &msg){
 8003920:	b480      	push	{r7}
 8003922:	b083      	sub	sp, #12
 8003924:	af00      	add	r7, sp, #0
 8003926:	6078      	str	r0, [r7, #4]
	flag = msg.data;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800392e:	461a      	mov	r2, r3
 8003930:	4b03      	ldr	r3, [pc, #12]	; (8003940 <_Z12ori_callbackRKN8std_msgs4Int8E+0x20>)
 8003932:	601a      	str	r2, [r3, #0]
}
 8003934:	bf00      	nop
 8003936:	370c      	adds	r7, #12
 8003938:	46bd      	mov	sp, r7
 800393a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393e:	4770      	bx	lr
 8003940:	20000400 	.word	0x20000400

08003944 <_Z9ros_setupv>:
ros::Subscriber<std_msgs::Int8> sub_laji("cmd_laji", laji_callback);
ros::Publisher pub_laji("laji_ok", &laji);
ros::Publisher pub_reset("reset", &button_reset);

void ros_setup(void)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	af00      	add	r7, sp, #0
    nh.initNode();
 8003948:	480c      	ldr	r0, [pc, #48]	; (800397c <_Z9ros_setupv+0x38>)
 800394a:	f000 f9f9 	bl	8003d40 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8initNodeEv>
    nh.subscribe(sub_angle);
 800394e:	490c      	ldr	r1, [pc, #48]	; (8003980 <_Z9ros_setupv+0x3c>)
 8003950:	480a      	ldr	r0, [pc, #40]	; (800397c <_Z9ros_setupv+0x38>)
 8003952:	f000 fa1e 	bl	8003d92 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN13geometry_msgs5PointEvEEEEbRT_>
    nh.subscribe(sub_ori);
 8003956:	490b      	ldr	r1, [pc, #44]	; (8003984 <_Z9ros_setupv+0x40>)
 8003958:	4808      	ldr	r0, [pc, #32]	; (800397c <_Z9ros_setupv+0x38>)
 800395a:	f000 fa45 	bl	8003de8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN8std_msgs4Int8EvEEEEbRT_>
	nh.subscribe(sub_laji);
 800395e:	490a      	ldr	r1, [pc, #40]	; (8003988 <_Z9ros_setupv+0x44>)
 8003960:	4806      	ldr	r0, [pc, #24]	; (800397c <_Z9ros_setupv+0x38>)
 8003962:	f000 fa41 	bl	8003de8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN8std_msgs4Int8EvEEEEbRT_>
	nh.advertise(pub_laji);
 8003966:	4909      	ldr	r1, [pc, #36]	; (800398c <_Z9ros_setupv+0x48>)
 8003968:	4804      	ldr	r0, [pc, #16]	; (800397c <_Z9ros_setupv+0x38>)
 800396a:	f000 fa68 	bl	8003e3e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE>
	nh.advertise(pub_reset);
 800396e:	4908      	ldr	r1, [pc, #32]	; (8003990 <_Z9ros_setupv+0x4c>)
 8003970:	4802      	ldr	r0, [pc, #8]	; (800397c <_Z9ros_setupv+0x38>)
 8003972:	f000 fa64 	bl	8003e3e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE>

}
 8003976:	bf00      	nop
 8003978:	bd80      	pop	{r7, pc}
 800397a:	bf00      	nop
 800397c:	20000414 	.word	0x20000414
 8003980:	20001950 	.word	0x20001950
 8003984:	20001988 	.word	0x20001988
 8003988:	200019a4 	.word	0x200019a4
 800398c:	200019c0 	.word	0x200019c0
 8003990:	200019d4 	.word	0x200019d4

08003994 <_Z8ros_loopv>:
void ros_loop(void)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	af00      	add	r7, sp, #0
    nh.spinOnce();
 8003998:	4802      	ldr	r0, [pc, #8]	; (80039a4 <_Z8ros_loopv+0x10>)
 800399a:	f000 fa80 	bl	8003e9e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv>
}
 800399e:	bf00      	nop
 80039a0:	bd80      	pop	{r7, pc}
 80039a2:	bf00      	nop
 80039a4:	20000414 	.word	0x20000414

080039a8 <_Z3pubv>:
void pub(){
 80039a8:	b580      	push	{r7, lr}
 80039aa:	af00      	add	r7, sp, #0
	laji.data = laji_ok;
 80039ac:	4b0a      	ldr	r3, [pc, #40]	; (80039d8 <_Z3pubv+0x30>)
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	b25a      	sxtb	r2, r3
 80039b2:	4b0a      	ldr	r3, [pc, #40]	; (80039dc <_Z3pubv+0x34>)
 80039b4:	711a      	strb	r2, [r3, #4]
	button_reset.data = reset_condition();
 80039b6:	f7fe f989 	bl	8001ccc <_Z15reset_conditionv>
 80039ba:	4603      	mov	r3, r0
 80039bc:	b25a      	sxtb	r2, r3
 80039be:	4b08      	ldr	r3, [pc, #32]	; (80039e0 <_Z3pubv+0x38>)
 80039c0:	711a      	strb	r2, [r3, #4]
	pub_laji.publish(&laji);
 80039c2:	4906      	ldr	r1, [pc, #24]	; (80039dc <_Z3pubv+0x34>)
 80039c4:	4807      	ldr	r0, [pc, #28]	; (80039e4 <_Z3pubv+0x3c>)
 80039c6:	f7ff f89a 	bl	8002afe <_ZN3ros9Publisher7publishEPKNS_3MsgE>
	pub_reset.publish(&button_reset);
 80039ca:	4905      	ldr	r1, [pc, #20]	; (80039e0 <_Z3pubv+0x38>)
 80039cc:	4806      	ldr	r0, [pc, #24]	; (80039e8 <_Z3pubv+0x40>)
 80039ce:	f7ff f896 	bl	8002afe <_ZN3ros9Publisher7publishEPKNS_3MsgE>
}
 80039d2:	bf00      	nop
 80039d4:	bd80      	pop	{r7, pc}
 80039d6:	bf00      	nop
 80039d8:	20000004 	.word	0x20000004
 80039dc:	20000404 	.word	0x20000404
 80039e0:	2000040c 	.word	0x2000040c
 80039e4:	200019c0 	.word	0x200019c0
 80039e8:	200019d4 	.word	0x200019d4

080039ec <_Z13Error_Handlerv>:

/* UART Communication */
void Error_Handler(void)
{
 80039ec:	b480      	push	{r7}
 80039ee:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80039f0:	b672      	cpsid	i
}
 80039f2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80039f4:	e7fe      	b.n	80039f4 <_Z13Error_Handlerv+0x8>
	...

080039f8 <_ZL19MX_USART2_UART_Initv>:
  }
  /* USER CODE END Error_Handler_Debug */
}

static void MX_USART2_UART_Init(void)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80039fc:	4b13      	ldr	r3, [pc, #76]	; (8003a4c <_ZL19MX_USART2_UART_Initv+0x54>)
 80039fe:	4a14      	ldr	r2, [pc, #80]	; (8003a50 <_ZL19MX_USART2_UART_Initv+0x58>)
 8003a00:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 57600;
 8003a02:	4b12      	ldr	r3, [pc, #72]	; (8003a4c <_ZL19MX_USART2_UART_Initv+0x54>)
 8003a04:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8003a08:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003a0a:	4b10      	ldr	r3, [pc, #64]	; (8003a4c <_ZL19MX_USART2_UART_Initv+0x54>)
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003a10:	4b0e      	ldr	r3, [pc, #56]	; (8003a4c <_ZL19MX_USART2_UART_Initv+0x54>)
 8003a12:	2200      	movs	r2, #0
 8003a14:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003a16:	4b0d      	ldr	r3, [pc, #52]	; (8003a4c <_ZL19MX_USART2_UART_Initv+0x54>)
 8003a18:	2200      	movs	r2, #0
 8003a1a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003a1c:	4b0b      	ldr	r3, [pc, #44]	; (8003a4c <_ZL19MX_USART2_UART_Initv+0x54>)
 8003a1e:	220c      	movs	r2, #12
 8003a20:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003a22:	4b0a      	ldr	r3, [pc, #40]	; (8003a4c <_ZL19MX_USART2_UART_Initv+0x54>)
 8003a24:	2200      	movs	r2, #0
 8003a26:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003a28:	4b08      	ldr	r3, [pc, #32]	; (8003a4c <_ZL19MX_USART2_UART_Initv+0x54>)
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003a2e:	4807      	ldr	r0, [pc, #28]	; (8003a4c <_ZL19MX_USART2_UART_Initv+0x54>)
 8003a30:	f005 f9e0 	bl	8008df4 <HAL_UART_Init>
 8003a34:	4603      	mov	r3, r0
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	bf14      	ite	ne
 8003a3a:	2301      	movne	r3, #1
 8003a3c:	2300      	moveq	r3, #0
 8003a3e:	b2db      	uxtb	r3, r3
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d001      	beq.n	8003a48 <_ZL19MX_USART2_UART_Initv+0x50>
  {
    Error_Handler();
 8003a44:	f7ff ffd2 	bl	80039ec <_Z13Error_Handlerv>

  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003a48:	bf00      	nop
 8003a4a:	bd80      	pop	{r7, pc}
 8003a4c:	200002e4 	.word	0x200002e4
 8003a50:	40004400 	.word	0x40004400

08003a54 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart){
 8003a54:	b580      	push	{r7, lr}
 8003a56:	b082      	sub	sp, #8
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
    if(huart == &huart2){
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	4a09      	ldr	r2, [pc, #36]	; (8003a84 <HAL_UART_ErrorCallback+0x30>)
 8003a60:	4293      	cmp	r3, r2
 8003a62:	d10b      	bne.n	8003a7c <HAL_UART_ErrorCallback+0x28>
    // set velocity 0 before uart reinitialization


  HAL_UART_DeInit(&huart2);
 8003a64:	4807      	ldr	r0, [pc, #28]	; (8003a84 <HAL_UART_ErrorCallback+0x30>)
 8003a66:	f005 fa12 	bl	8008e8e <HAL_UART_DeInit>
  MX_USART2_UART_Init();
 8003a6a:	f7ff ffc5 	bl	80039f8 <_ZL19MX_USART2_UART_Initv>
  nh.getHardware()->init();
 8003a6e:	4806      	ldr	r0, [pc, #24]	; (8003a88 <HAL_UART_ErrorCallback+0x34>)
 8003a70:	f000 fc8d 	bl	800438e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE11getHardwareEv>
 8003a74:	4603      	mov	r3, r0
 8003a76:	4618      	mov	r0, r3
 8003a78:	f7ff f894 	bl	8002ba4 <_ZN13STM32Hardware4initEv>
    }
}
 8003a7c:	bf00      	nop
 8003a7e:	3708      	adds	r7, #8
 8003a80:	46bd      	mov	sp, r7
 8003a82:	bd80      	pop	{r7, pc}
 8003a84:	200002e4 	.word	0x200002e4
 8003a88:	20000414 	.word	0x20000414

08003a8c <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	b082      	sub	sp, #8
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]
    nh.getHardware()->flush();
 8003a94:	4805      	ldr	r0, [pc, #20]	; (8003aac <HAL_UART_TxCpltCallback+0x20>)
 8003a96:	f000 fc7a 	bl	800438e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE11getHardwareEv>
 8003a9a:	4603      	mov	r3, r0
 8003a9c:	4618      	mov	r0, r3
 8003a9e:	f7ff f8cb 	bl	8002c38 <_ZN13STM32Hardware5flushEv>
}
 8003aa2:	bf00      	nop
 8003aa4:	3708      	adds	r7, #8
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	bd80      	pop	{r7, pc}
 8003aaa:	bf00      	nop
 8003aac:	20000414 	.word	0x20000414

08003ab0 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>:
    return 8;
  }

  // Copy data from variable into a byte array
  template<typename A, typename V>
  static void varToArr(A arr, const V var)
 8003ab0:	b480      	push	{r7}
 8003ab2:	b085      	sub	sp, #20
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
 8003ab8:	6039      	str	r1, [r7, #0]
  {
    for (size_t i = 0; i < sizeof(V); i++)
 8003aba:	2300      	movs	r3, #0
 8003abc:	60fb      	str	r3, [r7, #12]
 8003abe:	e00c      	b.n	8003ada <_ZN3ros3Msg8varToArrIPhmEEvT_T0_+0x2a>
      arr[i] = (var >> (8 * i));
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	00db      	lsls	r3, r3, #3
 8003ac4:	683a      	ldr	r2, [r7, #0]
 8003ac6:	fa22 f103 	lsr.w	r1, r2, r3
 8003aca:	687a      	ldr	r2, [r7, #4]
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	4413      	add	r3, r2
 8003ad0:	b2ca      	uxtb	r2, r1
 8003ad2:	701a      	strb	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	3301      	adds	r3, #1
 8003ad8:	60fb      	str	r3, [r7, #12]
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	2b03      	cmp	r3, #3
 8003ade:	d9ef      	bls.n	8003ac0 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_+0x10>
  }
 8003ae0:	bf00      	nop
 8003ae2:	bf00      	nop
 8003ae4:	3714      	adds	r7, #20
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aec:	4770      	bx	lr

08003aee <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>:

  // Copy data from a byte array into variable
  template<typename V, typename A>
  static void arrToVar(V& var, const A arr)
 8003aee:	b480      	push	{r7}
 8003af0:	b085      	sub	sp, #20
 8003af2:	af00      	add	r7, sp, #0
 8003af4:	6078      	str	r0, [r7, #4]
 8003af6:	6039      	str	r1, [r7, #0]
  {
    var = 0;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	2200      	movs	r2, #0
 8003afc:	601a      	str	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 8003afe:	2300      	movs	r3, #0
 8003b00:	60fb      	str	r3, [r7, #12]
 8003b02:	e010      	b.n	8003b26 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_+0x38>
      var |= (arr[i] << (8 * i));
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	6839      	ldr	r1, [r7, #0]
 8003b0a:	68fa      	ldr	r2, [r7, #12]
 8003b0c:	440a      	add	r2, r1
 8003b0e:	7812      	ldrb	r2, [r2, #0]
 8003b10:	4611      	mov	r1, r2
 8003b12:	68fa      	ldr	r2, [r7, #12]
 8003b14:	00d2      	lsls	r2, r2, #3
 8003b16:	fa01 f202 	lsl.w	r2, r1, r2
 8003b1a:	431a      	orrs	r2, r3
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	601a      	str	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	3301      	adds	r3, #1
 8003b24:	60fb      	str	r3, [r7, #12]
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	2b03      	cmp	r3, #3
 8003b2a:	d9eb      	bls.n	8003b04 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_+0x16>
  }
 8003b2c:	bf00      	nop
 8003b2e:	bf00      	nop
 8003b30:	3714      	adds	r7, #20
 8003b32:	46bd      	mov	sp, r7
 8003b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b38:	4770      	bx	lr
	...

08003b3c <_ZN3ros15NodeHandleBase_C1Ev>:
#include "ros/msg.h"

namespace ros
{

class NodeHandleBase_
 8003b3c:	b480      	push	{r7}
 8003b3e:	b083      	sub	sp, #12
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	6078      	str	r0, [r7, #4]
 8003b44:	4a04      	ldr	r2, [pc, #16]	; (8003b58 <_ZN3ros15NodeHandleBase_C1Ev+0x1c>)
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	601a      	str	r2, [r3, #0]
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	370c      	adds	r7, #12
 8003b50:	46bd      	mov	sp, r7
 8003b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b56:	4770      	bx	lr
 8003b58:	0800a794 	.word	0x0800a794

08003b5c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev>:

  /*
   * Setup Functions
   */
public:
  NodeHandle_() : configured_(false)
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	b086      	sub	sp, #24
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	6078      	str	r0, [r7, #4]
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	4618      	mov	r0, r3
 8003b68:	f7ff ffe8 	bl	8003b3c <_ZN3ros15NodeHandleBase_C1Ev>
 8003b6c:	4a47      	ldr	r2, [pc, #284]	; (8003c8c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x130>)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	601a      	str	r2, [r3, #0]
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	3304      	adds	r3, #4
 8003b76:	4618      	mov	r0, r3
 8003b78:	f7fe fff4 	bl	8002b64 <_ZN13STM32HardwareC1Ev>
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b82:	2200      	movs	r2, #0
 8003b84:	f883 2500 	strb.w	r2, [r3, #1280]	; 0x500
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	f503 53a8 	add.w	r3, r3, #5376	; 0x1500
 8003b8e:	3314      	adds	r3, #20
 8003b90:	4618      	mov	r0, r3
 8003b92:	f7fe fcdb 	bl	800254c <_ZN14rosserial_msgs20RequestParamResponseC1Ev>
  {

    for (unsigned int i = 0; i < MAX_PUBLISHERS; i++)
 8003b96:	2300      	movs	r3, #0
 8003b98:	617b      	str	r3, [r7, #20]
 8003b9a:	e00a      	b.n	8003bb2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x56>
      publishers[i] = 0;
 8003b9c:	687a      	ldr	r2, [r7, #4]
 8003b9e:	697b      	ldr	r3, [r7, #20]
 8003ba0:	f503 63a1 	add.w	r3, r3, #1288	; 0x508
 8003ba4:	009b      	lsls	r3, r3, #2
 8003ba6:	4413      	add	r3, r2
 8003ba8:	2200      	movs	r2, #0
 8003baa:	605a      	str	r2, [r3, #4]
    for (unsigned int i = 0; i < MAX_PUBLISHERS; i++)
 8003bac:	697b      	ldr	r3, [r7, #20]
 8003bae:	3301      	adds	r3, #1
 8003bb0:	617b      	str	r3, [r7, #20]
 8003bb2:	697b      	ldr	r3, [r7, #20]
 8003bb4:	2b18      	cmp	r3, #24
 8003bb6:	d9f1      	bls.n	8003b9c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x40>

    for (unsigned int i = 0; i < MAX_SUBSCRIBERS; i++)
 8003bb8:	2300      	movs	r3, #0
 8003bba:	613b      	str	r3, [r7, #16]
 8003bbc:	e009      	b.n	8003bd2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x76>
      subscribers[i] = 0;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	693a      	ldr	r2, [r7, #16]
 8003bc2:	f202 5222 	addw	r2, r2, #1314	; 0x522
 8003bc6:	2100      	movs	r1, #0
 8003bc8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (unsigned int i = 0; i < MAX_SUBSCRIBERS; i++)
 8003bcc:	693b      	ldr	r3, [r7, #16]
 8003bce:	3301      	adds	r3, #1
 8003bd0:	613b      	str	r3, [r7, #16]
 8003bd2:	693b      	ldr	r3, [r7, #16]
 8003bd4:	2b18      	cmp	r3, #24
 8003bd6:	d9f2      	bls.n	8003bbe <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x62>

    for (unsigned int i = 0; i < INPUT_SIZE; i++)
 8003bd8:	2300      	movs	r3, #0
 8003bda:	60fb      	str	r3, [r7, #12]
 8003bdc:	e00a      	b.n	8003bf4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x98>
      message_in[i] = 0;
 8003bde:	687a      	ldr	r2, [r7, #4]
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	4413      	add	r3, r2
 8003be4:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8003be8:	3304      	adds	r3, #4
 8003bea:	2200      	movs	r2, #0
 8003bec:	701a      	strb	r2, [r3, #0]
    for (unsigned int i = 0; i < INPUT_SIZE; i++)
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	3301      	adds	r3, #1
 8003bf2:	60fb      	str	r3, [r7, #12]
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003bfa:	d3f0      	bcc.n	8003bde <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x82>

    for (unsigned int i = 0; i < OUTPUT_SIZE; i++)
 8003bfc:	2300      	movs	r3, #0
 8003bfe:	60bb      	str	r3, [r7, #8]
 8003c00:	e00a      	b.n	8003c18 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0xbc>
      message_out[i] = 0;
 8003c02:	687a      	ldr	r2, [r7, #4]
 8003c04:	68bb      	ldr	r3, [r7, #8]
 8003c06:	4413      	add	r3, r2
 8003c08:	f503 5391 	add.w	r3, r3, #4640	; 0x1220
 8003c0c:	3304      	adds	r3, #4
 8003c0e:	2200      	movs	r2, #0
 8003c10:	701a      	strb	r2, [r3, #0]
    for (unsigned int i = 0; i < OUTPUT_SIZE; i++)
 8003c12:	68bb      	ldr	r3, [r7, #8]
 8003c14:	3301      	adds	r3, #1
 8003c16:	60bb      	str	r3, [r7, #8]
 8003c18:	68bb      	ldr	r3, [r7, #8]
 8003c1a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003c1e:	d3f0      	bcc.n	8003c02 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0xa6>

    req_param_resp.ints_length = 0;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003c26:	461a      	mov	r2, r3
 8003c28:	2300      	movs	r3, #0
 8003c2a:	f8c2 3518 	str.w	r3, [r2, #1304]	; 0x518
    req_param_resp.ints = NULL;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003c34:	461a      	mov	r2, r3
 8003c36:	2300      	movs	r3, #0
 8003c38:	f8c2 3520 	str.w	r3, [r2, #1312]	; 0x520
    req_param_resp.floats_length = 0;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003c42:	461a      	mov	r2, r3
 8003c44:	2300      	movs	r3, #0
 8003c46:	f8c2 3524 	str.w	r3, [r2, #1316]	; 0x524
    req_param_resp.floats = NULL;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003c50:	461a      	mov	r2, r3
 8003c52:	2300      	movs	r3, #0
 8003c54:	f8c2 352c 	str.w	r3, [r2, #1324]	; 0x52c
    req_param_resp.ints_length = 0;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003c5e:	461a      	mov	r2, r3
 8003c60:	2300      	movs	r3, #0
 8003c62:	f8c2 3518 	str.w	r3, [r2, #1304]	; 0x518
    req_param_resp.ints = NULL;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003c6c:	461a      	mov	r2, r3
 8003c6e:	2300      	movs	r3, #0
 8003c70:	f8c2 3520 	str.w	r3, [r2, #1312]	; 0x520

    spin_timeout_ = 0;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003c7a:	461a      	mov	r2, r3
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	6213      	str	r3, [r2, #32]
  }
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	4618      	mov	r0, r3
 8003c84:	3718      	adds	r7, #24
 8003c86:	46bd      	mov	sp, r7
 8003c88:	bd80      	pop	{r7, pc}
 8003c8a:	bf00      	nop
 8003c8c:	0800a738 	.word	0x0800a738

08003c90 <_ZN3ros11Subscriber_C1Ev>:

namespace ros
{

/* Base class for objects subscribers. */
class Subscriber_
 8003c90:	b480      	push	{r7}
 8003c92:	b083      	sub	sp, #12
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	6078      	str	r0, [r7, #4]
 8003c98:	4a04      	ldr	r2, [pc, #16]	; (8003cac <_ZN3ros11Subscriber_C1Ev+0x1c>)
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	601a      	str	r2, [r3, #0]
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	4618      	mov	r0, r3
 8003ca2:	370c      	adds	r7, #12
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003caa:	4770      	bx	lr
 8003cac:	0800a77c 	.word	0x0800a77c

08003cb0 <_ZN3ros10SubscriberIN13geometry_msgs5PointEvEC1EPKcPFvRKS2_Ei>:
{
public:
  typedef void(*CallbackT)(const MsgT&);
  MsgT msg;

  Subscriber(const char * topic_name, CallbackT cb, int endpoint = rosserial_msgs::TopicInfo::ID_SUBSCRIBER) :
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	b084      	sub	sp, #16
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	60f8      	str	r0, [r7, #12]
 8003cb8:	60b9      	str	r1, [r7, #8]
 8003cba:	607a      	str	r2, [r7, #4]
 8003cbc:	603b      	str	r3, [r7, #0]
    cb_(cb),
    endpoint_(endpoint)
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	f7ff ffe5 	bl	8003c90 <_ZN3ros11Subscriber_C1Ev>
 8003cc6:	4a0b      	ldr	r2, [pc, #44]	; (8003cf4 <_ZN3ros10SubscriberIN13geometry_msgs5PointEvEC1EPKcPFvRKS2_Ei+0x44>)
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	601a      	str	r2, [r3, #0]
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	3310      	adds	r3, #16
 8003cd0:	4618      	mov	r0, r3
 8003cd2:	f7ff f86f 	bl	8002db4 <_ZN13geometry_msgs5PointC1Ev>
    cb_(cb),
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	687a      	ldr	r2, [r7, #4]
 8003cda:	631a      	str	r2, [r3, #48]	; 0x30
    endpoint_(endpoint)
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	683a      	ldr	r2, [r7, #0]
 8003ce0:	635a      	str	r2, [r3, #52]	; 0x34
  {
    topic_ = topic_name;
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	68ba      	ldr	r2, [r7, #8]
 8003ce6:	609a      	str	r2, [r3, #8]
  };
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	4618      	mov	r0, r3
 8003cec:	3710      	adds	r7, #16
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	bd80      	pop	{r7, pc}
 8003cf2:	bf00      	nop
 8003cf4:	0800a720 	.word	0x0800a720

08003cf8 <_ZN3ros10SubscriberIN8std_msgs4Int8EvEC1EPKcPFvRKS2_Ei>:
  Subscriber(const char * topic_name, CallbackT cb, int endpoint = rosserial_msgs::TopicInfo::ID_SUBSCRIBER) :
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b084      	sub	sp, #16
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	60f8      	str	r0, [r7, #12]
 8003d00:	60b9      	str	r1, [r7, #8]
 8003d02:	607a      	str	r2, [r7, #4]
 8003d04:	603b      	str	r3, [r7, #0]
    endpoint_(endpoint)
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	4618      	mov	r0, r3
 8003d0a:	f7ff ffc1 	bl	8003c90 <_ZN3ros11Subscriber_C1Ev>
 8003d0e:	4a0b      	ldr	r2, [pc, #44]	; (8003d3c <_ZN3ros10SubscriberIN8std_msgs4Int8EvEC1EPKcPFvRKS2_Ei+0x44>)
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	601a      	str	r2, [r3, #0]
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	330c      	adds	r3, #12
 8003d18:	4618      	mov	r0, r3
 8003d1a:	f7ff fd61 	bl	80037e0 <_ZN8std_msgs4Int8C1Ev>
    cb_(cb),
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	687a      	ldr	r2, [r7, #4]
 8003d22:	615a      	str	r2, [r3, #20]
    endpoint_(endpoint)
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	683a      	ldr	r2, [r7, #0]
 8003d28:	619a      	str	r2, [r3, #24]
    topic_ = topic_name;
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	68ba      	ldr	r2, [r7, #8]
 8003d2e:	609a      	str	r2, [r3, #8]
  };
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	4618      	mov	r0, r3
 8003d34:	3710      	adds	r7, #16
 8003d36:	46bd      	mov	sp, r7
 8003d38:	bd80      	pop	{r7, pc}
 8003d3a:	bf00      	nop
 8003d3c:	0800a708 	.word	0x0800a708

08003d40 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8initNodeEv>:
  {
    return &hardware_;
  }

  /* Start serial, initialize buffers */
  void initNode()
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b082      	sub	sp, #8
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
  {
    hardware_.init();
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	3304      	adds	r3, #4
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	f7fe ff29 	bl	8002ba4 <_ZN13STM32Hardware4initEv>
    mode_ = 0;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003d58:	461a      	mov	r2, r3
 8003d5a:	2300      	movs	r3, #0
 8003d5c:	f8c2 34ec 	str.w	r3, [r2, #1260]	; 0x4ec
    bytes_ = 0;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003d66:	461a      	mov	r2, r3
 8003d68:	2300      	movs	r3, #0
 8003d6a:	f8c2 34f0 	str.w	r3, [r2, #1264]	; 0x4f0
    index_ = 0;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003d74:	461a      	mov	r2, r3
 8003d76:	2300      	movs	r3, #0
 8003d78:	f8c2 34f8 	str.w	r3, [r2, #1272]	; 0x4f8
    topic_ = 0;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003d82:	461a      	mov	r2, r3
 8003d84:	2300      	movs	r3, #0
 8003d86:	f8c2 34f4 	str.w	r3, [r2, #1268]	; 0x4f4
  };
 8003d8a:	bf00      	nop
 8003d8c:	3708      	adds	r7, #8
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	bd80      	pop	{r7, pc}

08003d92 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN13geometry_msgs5PointEvEEEEbRT_>:
    return false;
  }

  /* Register a new subscriber */
  template<typename SubscriberT>
  bool subscribe(SubscriberT& s)
 8003d92:	b480      	push	{r7}
 8003d94:	b085      	sub	sp, #20
 8003d96:	af00      	add	r7, sp, #0
 8003d98:	6078      	str	r0, [r7, #4]
 8003d9a:	6039      	str	r1, [r7, #0]
  {
    for (int i = 0; i < MAX_SUBSCRIBERS; i++)
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	60fb      	str	r3, [r7, #12]
 8003da0:	e018      	b.n	8003dd4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN13geometry_msgs5PointEvEEEEbRT_+0x42>
    {
      if (subscribers[i] == 0) // empty slot
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	68fa      	ldr	r2, [r7, #12]
 8003da6:	f202 5222 	addw	r2, r2, #1314	; 0x522
 8003daa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d10d      	bne.n	8003dce <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN13geometry_msgs5PointEvEEEEbRT_+0x3c>
      {
        subscribers[i] = static_cast<Subscriber_*>(&s);
 8003db2:	6839      	ldr	r1, [r7, #0]
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	68fa      	ldr	r2, [r7, #12]
 8003db8:	f202 5222 	addw	r2, r2, #1314	; 0x522
 8003dbc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        s.id_ = i + 100;
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	f103 0264 	add.w	r2, r3, #100	; 0x64
 8003dc6:	683b      	ldr	r3, [r7, #0]
 8003dc8:	605a      	str	r2, [r3, #4]
        return true;
 8003dca:	2301      	movs	r3, #1
 8003dcc:	e006      	b.n	8003ddc <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN13geometry_msgs5PointEvEEEEbRT_+0x4a>
    for (int i = 0; i < MAX_SUBSCRIBERS; i++)
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	3301      	adds	r3, #1
 8003dd2:	60fb      	str	r3, [r7, #12]
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	2b18      	cmp	r3, #24
 8003dd8:	dde3      	ble.n	8003da2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN13geometry_msgs5PointEvEEEEbRT_+0x10>
      }
    }
    return false;
 8003dda:	2300      	movs	r3, #0
  }
 8003ddc:	4618      	mov	r0, r3
 8003dde:	3714      	adds	r7, #20
 8003de0:	46bd      	mov	sp, r7
 8003de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de6:	4770      	bx	lr

08003de8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN8std_msgs4Int8EvEEEEbRT_>:
  bool subscribe(SubscriberT& s)
 8003de8:	b480      	push	{r7}
 8003dea:	b085      	sub	sp, #20
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]
 8003df0:	6039      	str	r1, [r7, #0]
    for (int i = 0; i < MAX_SUBSCRIBERS; i++)
 8003df2:	2300      	movs	r3, #0
 8003df4:	60fb      	str	r3, [r7, #12]
 8003df6:	e018      	b.n	8003e2a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN8std_msgs4Int8EvEEEEbRT_+0x42>
      if (subscribers[i] == 0) // empty slot
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	68fa      	ldr	r2, [r7, #12]
 8003dfc:	f202 5222 	addw	r2, r2, #1314	; 0x522
 8003e00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d10d      	bne.n	8003e24 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN8std_msgs4Int8EvEEEEbRT_+0x3c>
        subscribers[i] = static_cast<Subscriber_*>(&s);
 8003e08:	6839      	ldr	r1, [r7, #0]
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	68fa      	ldr	r2, [r7, #12]
 8003e0e:	f202 5222 	addw	r2, r2, #1314	; 0x522
 8003e12:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        s.id_ = i + 100;
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	f103 0264 	add.w	r2, r3, #100	; 0x64
 8003e1c:	683b      	ldr	r3, [r7, #0]
 8003e1e:	605a      	str	r2, [r3, #4]
        return true;
 8003e20:	2301      	movs	r3, #1
 8003e22:	e006      	b.n	8003e32 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN8std_msgs4Int8EvEEEEbRT_+0x4a>
    for (int i = 0; i < MAX_SUBSCRIBERS; i++)
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	3301      	adds	r3, #1
 8003e28:	60fb      	str	r3, [r7, #12]
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	2b18      	cmp	r3, #24
 8003e2e:	dde3      	ble.n	8003df8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN8std_msgs4Int8EvEEEEbRT_+0x10>
    return false;
 8003e30:	2300      	movs	r3, #0
  }
 8003e32:	4618      	mov	r0, r3
 8003e34:	3714      	adds	r7, #20
 8003e36:	46bd      	mov	sp, r7
 8003e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3c:	4770      	bx	lr

08003e3e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE>:
  bool advertise(Publisher & p)
 8003e3e:	b480      	push	{r7}
 8003e40:	b085      	sub	sp, #20
 8003e42:	af00      	add	r7, sp, #0
 8003e44:	6078      	str	r0, [r7, #4]
 8003e46:	6039      	str	r1, [r7, #0]
    for (int i = 0; i < MAX_PUBLISHERS; i++)
 8003e48:	2300      	movs	r3, #0
 8003e4a:	60fb      	str	r3, [r7, #12]
 8003e4c:	e01d      	b.n	8003e8a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE+0x4c>
      if (publishers[i] == 0) // empty slot
 8003e4e:	687a      	ldr	r2, [r7, #4]
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	f503 63a1 	add.w	r3, r3, #1288	; 0x508
 8003e56:	009b      	lsls	r3, r3, #2
 8003e58:	4413      	add	r3, r2
 8003e5a:	685b      	ldr	r3, [r3, #4]
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d111      	bne.n	8003e84 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE+0x46>
        publishers[i] = &p;
 8003e60:	687a      	ldr	r2, [r7, #4]
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	f503 63a1 	add.w	r3, r3, #1288	; 0x508
 8003e68:	009b      	lsls	r3, r3, #2
 8003e6a:	4413      	add	r3, r2
 8003e6c:	683a      	ldr	r2, [r7, #0]
 8003e6e:	605a      	str	r2, [r3, #4]
        p.id_ = i + 100 + MAX_SUBSCRIBERS;
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	f103 027d 	add.w	r2, r3, #125	; 0x7d
 8003e76:	683b      	ldr	r3, [r7, #0]
 8003e78:	609a      	str	r2, [r3, #8]
        p.nh_ = this;
 8003e7a:	687a      	ldr	r2, [r7, #4]
 8003e7c:	683b      	ldr	r3, [r7, #0]
 8003e7e:	60da      	str	r2, [r3, #12]
        return true;
 8003e80:	2301      	movs	r3, #1
 8003e82:	e006      	b.n	8003e92 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE+0x54>
    for (int i = 0; i < MAX_PUBLISHERS; i++)
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	3301      	adds	r3, #1
 8003e88:	60fb      	str	r3, [r7, #12]
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	2b18      	cmp	r3, #24
 8003e8e:	ddde      	ble.n	8003e4e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE+0x10>
    return false;
 8003e90:	2300      	movs	r3, #0
  }
 8003e92:	4618      	mov	r0, r3
 8003e94:	3714      	adds	r7, #20
 8003e96:	46bd      	mov	sp, r7
 8003e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9c:	4770      	bx	lr

08003e9e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv>:
  virtual int spinOnce()
 8003e9e:	b580      	push	{r7, lr}
 8003ea0:	b084      	sub	sp, #16
 8003ea2:	af00      	add	r7, sp, #0
 8003ea4:	6078      	str	r0, [r7, #4]
	  uint32_t c_time = hardware_.time();
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	3304      	adds	r3, #4
 8003eaa:	4618      	mov	r0, r3
 8003eac:	f7fe ff76 	bl	8002d9c <_ZN13STM32Hardware4timeEv>
 8003eb0:	60f8      	str	r0, [r7, #12]
    if ((c_time - last_sync_receive_time) > (SYNC_SECONDS * 2200))
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003eb8:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8003ebc:	68fa      	ldr	r2, [r7, #12]
 8003ebe:	1ad3      	subs	r3, r2, r3
 8003ec0:	f642 22f8 	movw	r2, #11000	; 0x2af8
 8003ec4:	4293      	cmp	r3, r2
 8003ec6:	d905      	bls.n	8003ed4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x36>
      configured_ = false;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003ece:	2200      	movs	r2, #0
 8003ed0:	f883 2500 	strb.w	r2, [r3, #1280]	; 0x500
    if (mode_ != MODE_FIRST_FF)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003eda:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d00e      	beq.n	8003f00 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x62>
      if (c_time > last_msg_timeout_time)
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003ee8:	f8d3 350c 	ldr.w	r3, [r3, #1292]	; 0x50c
 8003eec:	68fa      	ldr	r2, [r7, #12]
 8003eee:	429a      	cmp	r2, r3
 8003ef0:	d906      	bls.n	8003f00 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x62>
        mode_ = MODE_FIRST_FF;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003ef8:	461a      	mov	r2, r3
 8003efa:	2300      	movs	r3, #0
 8003efc:	f8c2 34ec 	str.w	r3, [r2, #1260]	; 0x4ec
      if (spin_timeout_ > 0)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003f06:	6a1b      	ldr	r3, [r3, #32]
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d015      	beq.n	8003f38 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x9a>
        if ((hardware_.time() - c_time) > spin_timeout_)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	3304      	adds	r3, #4
 8003f10:	4618      	mov	r0, r3
 8003f12:	f7fe ff43 	bl	8002d9c <_ZN13STM32Hardware4timeEv>
 8003f16:	4602      	mov	r2, r0
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	1ad2      	subs	r2, r2, r3
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003f22:	6a1b      	ldr	r3, [r3, #32]
 8003f24:	429a      	cmp	r2, r3
 8003f26:	bf8c      	ite	hi
 8003f28:	2301      	movhi	r3, #1
 8003f2a:	2300      	movls	r3, #0
 8003f2c:	b2db      	uxtb	r3, r3
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d002      	beq.n	8003f38 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x9a>
          return SPIN_TIMEOUT;
 8003f32:	f06f 0301 	mvn.w	r3, #1
 8003f36:	e226      	b.n	8004386 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4e8>
      int data = hardware_.read();
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	3304      	adds	r3, #4
 8003f3c:	4618      	mov	r0, r3
 8003f3e:	f7fe fe4d 	bl	8002bdc <_ZN13STM32Hardware4readEv>
 8003f42:	60b8      	str	r0, [r7, #8]
      if (data < 0)
 8003f44:	68bb      	ldr	r3, [r7, #8]
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	f2c0 81ff 	blt.w	800434a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4ac>
      checksum_ += data;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003f52:	f8d3 24fc 	ldr.w	r2, [r3, #1276]	; 0x4fc
 8003f56:	68bb      	ldr	r3, [r7, #8]
 8003f58:	4413      	add	r3, r2
 8003f5a:	687a      	ldr	r2, [r7, #4]
 8003f5c:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8003f60:	f8c2 34fc 	str.w	r3, [r2, #1276]	; 0x4fc
      if (mode_ == MODE_MESSAGE)          /* message data being recieved */
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003f6a:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 8003f6e:	2b07      	cmp	r3, #7
 8003f70:	d12d      	bne.n	8003fce <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x130>
        message_in[index_++] = data;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003f78:	f8d3 34f8 	ldr.w	r3, [r3, #1272]	; 0x4f8
 8003f7c:	1c5a      	adds	r2, r3, #1
 8003f7e:	6879      	ldr	r1, [r7, #4]
 8003f80:	f501 5180 	add.w	r1, r1, #4096	; 0x1000
 8003f84:	f8c1 24f8 	str.w	r2, [r1, #1272]	; 0x4f8
 8003f88:	68ba      	ldr	r2, [r7, #8]
 8003f8a:	b2d1      	uxtb	r1, r2
 8003f8c:	687a      	ldr	r2, [r7, #4]
 8003f8e:	4413      	add	r3, r2
 8003f90:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8003f94:	3304      	adds	r3, #4
 8003f96:	460a      	mov	r2, r1
 8003f98:	701a      	strb	r2, [r3, #0]
        bytes_--;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003fa0:	f8d3 34f0 	ldr.w	r3, [r3, #1264]	; 0x4f0
 8003fa4:	3b01      	subs	r3, #1
 8003fa6:	687a      	ldr	r2, [r7, #4]
 8003fa8:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8003fac:	f8c2 34f0 	str.w	r3, [r2, #1264]	; 0x4f0
        if (bytes_ == 0)                 /* is message complete? if so, checksum */
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003fb6:	f8d3 34f0 	ldr.w	r3, [r3, #1264]	; 0x4f0
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d1a0      	bne.n	8003f00 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x62>
          mode_ = MODE_MSG_CHECKSUM;
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003fc4:	461a      	mov	r2, r3
 8003fc6:	2308      	movs	r3, #8
 8003fc8:	f8c2 34ec 	str.w	r3, [r2, #1260]	; 0x4ec
 8003fcc:	e798      	b.n	8003f00 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x62>
      else if (mode_ == MODE_FIRST_FF)
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003fd4:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d130      	bne.n	800403e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x1a0>
        if (data == 0xff)
 8003fdc:	68bb      	ldr	r3, [r7, #8]
 8003fde:	2bff      	cmp	r3, #255	; 0xff
 8003fe0:	d112      	bne.n	8004008 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x16a>
          mode_++;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003fe8:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 8003fec:	3301      	adds	r3, #1
 8003fee:	687a      	ldr	r2, [r7, #4]
 8003ff0:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8003ff4:	f8c2 34ec 	str.w	r3, [r2, #1260]	; 0x4ec
          last_msg_timeout_time = c_time + SERIAL_MSG_TIMEOUT;
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	3314      	adds	r3, #20
 8003ffc:	687a      	ldr	r2, [r7, #4]
 8003ffe:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8004002:	f8c2 350c 	str.w	r3, [r2, #1292]	; 0x50c
 8004006:	e77b      	b.n	8003f00 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x62>
        else if (hardware_.time() - c_time > (SYNC_SECONDS * 1000))
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	3304      	adds	r3, #4
 800400c:	4618      	mov	r0, r3
 800400e:	f7fe fec5 	bl	8002d9c <_ZN13STM32Hardware4timeEv>
 8004012:	4602      	mov	r2, r0
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	1ad3      	subs	r3, r2, r3
 8004018:	f241 3288 	movw	r2, #5000	; 0x1388
 800401c:	4293      	cmp	r3, r2
 800401e:	bf8c      	ite	hi
 8004020:	2301      	movhi	r3, #1
 8004022:	2300      	movls	r3, #0
 8004024:	b2db      	uxtb	r3, r3
 8004026:	2b00      	cmp	r3, #0
 8004028:	f43f af6a 	beq.w	8003f00 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x62>
          configured_ = false;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004032:	2200      	movs	r2, #0
 8004034:	f883 2500 	strb.w	r2, [r3, #1280]	; 0x500
          return SPIN_TIMEOUT;
 8004038:	f06f 0301 	mvn.w	r3, #1
 800403c:	e1a3      	b.n	8004386 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4e8>
      else if (mode_ == MODE_PROTOCOL_VER)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004044:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 8004048:	2b01      	cmp	r3, #1
 800404a:	d121      	bne.n	8004090 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x1f2>
        if (data == PROTOCOL_VER)
 800404c:	68bb      	ldr	r3, [r7, #8]
 800404e:	2bfe      	cmp	r3, #254	; 0xfe
 8004050:	d10b      	bne.n	800406a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x1cc>
          mode_++;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004058:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 800405c:	3301      	adds	r3, #1
 800405e:	687a      	ldr	r2, [r7, #4]
 8004060:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8004064:	f8c2 34ec 	str.w	r3, [r2, #1260]	; 0x4ec
 8004068:	e74a      	b.n	8003f00 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x62>
          mode_ = MODE_FIRST_FF;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004070:	461a      	mov	r2, r3
 8004072:	2300      	movs	r3, #0
 8004074:	f8c2 34ec 	str.w	r3, [r2, #1260]	; 0x4ec
          if (configured_ == false)
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800407e:	f893 3500 	ldrb.w	r3, [r3, #1280]	; 0x500
 8004082:	2b00      	cmp	r3, #0
 8004084:	f47f af3c 	bne.w	8003f00 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x62>
            requestSyncTime();  /* send a msg back showing our protocol version */
 8004088:	6878      	ldr	r0, [r7, #4]
 800408a:	f000 f98c 	bl	80043a6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>
 800408e:	e737      	b.n	8003f00 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x62>
      else if (mode_ == MODE_SIZE_L)      /* bottom half of message size */
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004096:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 800409a:	2b02      	cmp	r3, #2
 800409c:	d120      	bne.n	80040e0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x242>
        bytes_ = data;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80040a4:	461a      	mov	r2, r3
 80040a6:	68bb      	ldr	r3, [r7, #8]
 80040a8:	f8c2 34f0 	str.w	r3, [r2, #1264]	; 0x4f0
        index_ = 0;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80040b2:	461a      	mov	r2, r3
 80040b4:	2300      	movs	r3, #0
 80040b6:	f8c2 34f8 	str.w	r3, [r2, #1272]	; 0x4f8
        mode_++;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80040c0:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 80040c4:	3301      	adds	r3, #1
 80040c6:	687a      	ldr	r2, [r7, #4]
 80040c8:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80040cc:	f8c2 34ec 	str.w	r3, [r2, #1260]	; 0x4ec
        checksum_ = data;               /* first byte for calculating size checksum */
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80040d6:	461a      	mov	r2, r3
 80040d8:	68bb      	ldr	r3, [r7, #8]
 80040da:	f8c2 34fc 	str.w	r3, [r2, #1276]	; 0x4fc
 80040de:	e70f      	b.n	8003f00 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x62>
      else if (mode_ == MODE_SIZE_H)      /* top half of message size */
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80040e6:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 80040ea:	2b03      	cmp	r3, #3
 80040ec:	d118      	bne.n	8004120 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x282>
        bytes_ += data << 8;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80040f4:	f8d3 24f0 	ldr.w	r2, [r3, #1264]	; 0x4f0
 80040f8:	68bb      	ldr	r3, [r7, #8]
 80040fa:	021b      	lsls	r3, r3, #8
 80040fc:	4413      	add	r3, r2
 80040fe:	687a      	ldr	r2, [r7, #4]
 8004100:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8004104:	f8c2 34f0 	str.w	r3, [r2, #1264]	; 0x4f0
        mode_++;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800410e:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 8004112:	3301      	adds	r3, #1
 8004114:	687a      	ldr	r2, [r7, #4]
 8004116:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800411a:	f8c2 34ec 	str.w	r3, [r2, #1260]	; 0x4ec
 800411e:	e6ef      	b.n	8003f00 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x62>
      else if (mode_ == MODE_SIZE_CHECKSUM)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004126:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 800412a:	2b04      	cmp	r3, #4
 800412c:	d11f      	bne.n	800416e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x2d0>
        if ((checksum_ % 256) == 255)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004134:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8004138:	425a      	negs	r2, r3
 800413a:	b2db      	uxtb	r3, r3
 800413c:	b2d2      	uxtb	r2, r2
 800413e:	bf58      	it	pl
 8004140:	4253      	negpl	r3, r2
 8004142:	2bff      	cmp	r3, #255	; 0xff
 8004144:	d10b      	bne.n	800415e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x2c0>
          mode_++;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800414c:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 8004150:	3301      	adds	r3, #1
 8004152:	687a      	ldr	r2, [r7, #4]
 8004154:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8004158:	f8c2 34ec 	str.w	r3, [r2, #1260]	; 0x4ec
 800415c:	e6d0      	b.n	8003f00 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x62>
          mode_ = MODE_FIRST_FF;          /* Abandon the frame if the msg len is wrong */
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004164:	461a      	mov	r2, r3
 8004166:	2300      	movs	r3, #0
 8004168:	f8c2 34ec 	str.w	r3, [r2, #1260]	; 0x4ec
 800416c:	e6c8      	b.n	8003f00 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x62>
      else if (mode_ == MODE_TOPIC_L)     /* bottom half of topic id */
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004174:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 8004178:	2b05      	cmp	r3, #5
 800417a:	d119      	bne.n	80041b0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x312>
        topic_ = data;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004182:	461a      	mov	r2, r3
 8004184:	68bb      	ldr	r3, [r7, #8]
 8004186:	f8c2 34f4 	str.w	r3, [r2, #1268]	; 0x4f4
        mode_++;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004190:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 8004194:	3301      	adds	r3, #1
 8004196:	687a      	ldr	r2, [r7, #4]
 8004198:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800419c:	f8c2 34ec 	str.w	r3, [r2, #1260]	; 0x4ec
        checksum_ = data;               /* first byte included in checksum */
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80041a6:	461a      	mov	r2, r3
 80041a8:	68bb      	ldr	r3, [r7, #8]
 80041aa:	f8c2 34fc 	str.w	r3, [r2, #1276]	; 0x4fc
 80041ae:	e6a7      	b.n	8003f00 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x62>
      else if (mode_ == MODE_TOPIC_H)     /* top half of topic id */
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80041b6:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 80041ba:	2b06      	cmp	r3, #6
 80041bc:	d123      	bne.n	8004206 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x368>
        topic_ += data << 8;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80041c4:	f8d3 24f4 	ldr.w	r2, [r3, #1268]	; 0x4f4
 80041c8:	68bb      	ldr	r3, [r7, #8]
 80041ca:	021b      	lsls	r3, r3, #8
 80041cc:	4413      	add	r3, r2
 80041ce:	687a      	ldr	r2, [r7, #4]
 80041d0:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80041d4:	f8c2 34f4 	str.w	r3, [r2, #1268]	; 0x4f4
        mode_ = MODE_MESSAGE;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80041de:	461a      	mov	r2, r3
 80041e0:	2307      	movs	r3, #7
 80041e2:	f8c2 34ec 	str.w	r3, [r2, #1260]	; 0x4ec
        if (bytes_ == 0)
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80041ec:	f8d3 34f0 	ldr.w	r3, [r3, #1264]	; 0x4f0
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	f47f ae85 	bne.w	8003f00 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x62>
          mode_ = MODE_MSG_CHECKSUM;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80041fc:	461a      	mov	r2, r3
 80041fe:	2308      	movs	r3, #8
 8004200:	f8c2 34ec 	str.w	r3, [r2, #1260]	; 0x4ec
 8004204:	e67c      	b.n	8003f00 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x62>
      else if (mode_ == MODE_MSG_CHECKSUM)    /* do checksum */
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800420c:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 8004210:	2b08      	cmp	r3, #8
 8004212:	f47f ae75 	bne.w	8003f00 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x62>
        mode_ = MODE_FIRST_FF;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800421c:	461a      	mov	r2, r3
 800421e:	2300      	movs	r3, #0
 8004220:	f8c2 34ec 	str.w	r3, [r2, #1260]	; 0x4ec
        if ((checksum_ % 256) == 255)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800422a:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 800422e:	425a      	negs	r2, r3
 8004230:	b2db      	uxtb	r3, r3
 8004232:	b2d2      	uxtb	r2, r2
 8004234:	bf58      	it	pl
 8004236:	4253      	negpl	r3, r2
 8004238:	2bff      	cmp	r3, #255	; 0xff
 800423a:	f47f ae61 	bne.w	8003f00 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x62>
          if (topic_ == TopicInfo::ID_PUBLISHER)
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004244:	f8d3 34f4 	ldr.w	r3, [r3, #1268]	; 0x4f4
 8004248:	2b00      	cmp	r3, #0
 800424a:	d116      	bne.n	800427a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3dc>
            requestSyncTime();
 800424c:	6878      	ldr	r0, [r7, #4]
 800424e:	f000 f8aa 	bl	80043a6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>
            negotiateTopics();
 8004252:	6878      	ldr	r0, [r7, #4]
 8004254:	f000 f8c6 	bl	80043e4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv>
            last_sync_time = c_time;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800425e:	461a      	mov	r2, r3
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
            last_sync_receive_time = c_time;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800426c:	461a      	mov	r2, r3
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
            return SPIN_ERR;
 8004274:	f04f 33ff 	mov.w	r3, #4294967295
 8004278:	e085      	b.n	8004386 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4e8>
          else if (topic_ == TopicInfo::ID_TIME)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004280:	f8d3 34f4 	ldr.w	r3, [r3, #1268]	; 0x4f4
 8004284:	2b0a      	cmp	r3, #10
 8004286:	d108      	bne.n	800429a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3fc>
            syncTime(message_in);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800428e:	3304      	adds	r3, #4
 8004290:	4619      	mov	r1, r3
 8004292:	6878      	ldr	r0, [r7, #4]
 8004294:	f000 f988 	bl	80045a8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh>
 8004298:	e632      	b.n	8003f00 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x62>
          else if (topic_ == TopicInfo::ID_PARAMETER_REQUEST)
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80042a0:	f8d3 34f4 	ldr.w	r3, [r3, #1268]	; 0x4f4
 80042a4:	2b06      	cmp	r3, #6
 80042a6:	d112      	bne.n	80042ce <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x430>
            req_param_resp.deserialize(message_in);
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	f503 53a8 	add.w	r3, r3, #5376	; 0x1500
 80042ae:	3314      	adds	r3, #20
 80042b0:	687a      	ldr	r2, [r7, #4]
 80042b2:	f502 5281 	add.w	r2, r2, #4128	; 0x1020
 80042b6:	3204      	adds	r2, #4
 80042b8:	4611      	mov	r1, r2
 80042ba:	4618      	mov	r0, r3
 80042bc:	f7fe fa7b 	bl	80027b6 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh>
            param_recieved = true;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80042c6:	2201      	movs	r2, #1
 80042c8:	f883 2510 	strb.w	r2, [r3, #1296]	; 0x510
 80042cc:	e618      	b.n	8003f00 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x62>
          else if (topic_ == TopicInfo::ID_TX_STOP)
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80042d4:	f8d3 34f4 	ldr.w	r3, [r3, #1268]	; 0x4f4
 80042d8:	2b0b      	cmp	r3, #11
 80042da:	d106      	bne.n	80042ea <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x44c>
            configured_ = false;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80042e2:	2200      	movs	r2, #0
 80042e4:	f883 2500 	strb.w	r2, [r3, #1280]	; 0x500
 80042e8:	e60a      	b.n	8003f00 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x62>
            if (subscribers[topic_ - 100])
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80042f0:	f8d3 34f4 	ldr.w	r3, [r3, #1268]	; 0x4f4
 80042f4:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	f202 5222 	addw	r2, r2, #1314	; 0x522
 80042fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004302:	2b00      	cmp	r3, #0
 8004304:	f43f adfc 	beq.w	8003f00 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x62>
              subscribers[topic_ - 100]->callback(message_in);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800430e:	f8d3 34f4 	ldr.w	r3, [r3, #1268]	; 0x4f4
 8004312:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	f202 5222 	addw	r2, r2, #1314	; 0x522
 800431c:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004326:	f8d3 34f4 	ldr.w	r3, [r3, #1268]	; 0x4f4
 800432a:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	f202 5222 	addw	r2, r2, #1314	; 0x522
 8004334:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	681a      	ldr	r2, [r3, #0]
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8004342:	3304      	adds	r3, #4
 8004344:	4619      	mov	r1, r3
 8004346:	4790      	blx	r2
    while (true)
 8004348:	e5da      	b.n	8003f00 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x62>
        break;
 800434a:	bf00      	nop
    if (configured_ && ((c_time - last_sync_time) > (SYNC_SECONDS * 500)))
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004352:	f893 3500 	ldrb.w	r3, [r3, #1280]	; 0x500
 8004356:	2b00      	cmp	r3, #0
 8004358:	d014      	beq.n	8004384 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4e6>
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004360:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 8004364:	68fa      	ldr	r2, [r7, #12]
 8004366:	1ad3      	subs	r3, r2, r3
 8004368:	f640 12c4 	movw	r2, #2500	; 0x9c4
 800436c:	4293      	cmp	r3, r2
 800436e:	d909      	bls.n	8004384 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4e6>
      requestSyncTime();
 8004370:	6878      	ldr	r0, [r7, #4]
 8004372:	f000 f818 	bl	80043a6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>
      last_sync_time = c_time;
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800437c:	461a      	mov	r2, r3
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
    return SPIN_OK;
 8004384:	2300      	movs	r3, #0
  }
 8004386:	4618      	mov	r0, r3
 8004388:	3710      	adds	r7, #16
 800438a:	46bd      	mov	sp, r7
 800438c:	bd80      	pop	{r7, pc}

0800438e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE11getHardwareEv>:
  Hardware* getHardware()
 800438e:	b480      	push	{r7}
 8004390:	b083      	sub	sp, #12
 8004392:	af00      	add	r7, sp, #0
 8004394:	6078      	str	r0, [r7, #4]
    return &hardware_;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	3304      	adds	r3, #4
  }
 800439a:	4618      	mov	r0, r3
 800439c:	370c      	adds	r7, #12
 800439e:	46bd      	mov	sp, r7
 80043a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a4:	4770      	bx	lr

080043a6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>:
  void requestSyncTime()
 80043a6:	b580      	push	{r7, lr}
 80043a8:	b086      	sub	sp, #24
 80043aa:	af00      	add	r7, sp, #0
 80043ac:	6078      	str	r0, [r7, #4]
    std_msgs::Time t;
 80043ae:	f107 030c 	add.w	r3, r7, #12
 80043b2:	4618      	mov	r0, r3
 80043b4:	f7fd fd66 	bl	8001e84 <_ZN8std_msgs4TimeC1Ev>
    publish(TopicInfo::ID_TIME, &t);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	f107 020c 	add.w	r2, r7, #12
 80043c2:	210a      	movs	r1, #10
 80043c4:	6878      	ldr	r0, [r7, #4]
 80043c6:	4798      	blx	r3
    rt_time = hardware_.time();
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	3304      	adds	r3, #4
 80043cc:	4618      	mov	r0, r3
 80043ce:	f7fe fce5 	bl	8002d9c <_ZN13STM32Hardware4timeEv>
 80043d2:	4602      	mov	r2, r0
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80043da:	615a      	str	r2, [r3, #20]
  }
 80043dc:	bf00      	nop
 80043de:	3718      	adds	r7, #24
 80043e0:	46bd      	mov	sp, r7
 80043e2:	bd80      	pop	{r7, pc}

080043e4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv>:
      }
    }
    return false;
  }

  void negotiateTopics()
 80043e4:	b590      	push	{r4, r7, lr}
 80043e6:	b08b      	sub	sp, #44	; 0x2c
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	6078      	str	r0, [r7, #4]
  {
    rosserial_msgs::TopicInfo ti;
 80043ec:	f107 030c 	add.w	r3, r7, #12
 80043f0:	4618      	mov	r0, r3
 80043f2:	f7fd fe37 	bl	8002064 <_ZN14rosserial_msgs9TopicInfoC1Ev>
    int i;
    for (i = 0; i < MAX_PUBLISHERS; i++)
 80043f6:	2300      	movs	r3, #0
 80043f8:	627b      	str	r3, [r7, #36]	; 0x24
 80043fa:	e062      	b.n	80044c2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0xde>
    {
      if (publishers[i] != 0) // non-empty slot
 80043fc:	687a      	ldr	r2, [r7, #4]
 80043fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004400:	f503 63a1 	add.w	r3, r3, #1288	; 0x508
 8004404:	009b      	lsls	r3, r3, #2
 8004406:	4413      	add	r3, r2
 8004408:	685b      	ldr	r3, [r3, #4]
 800440a:	2b00      	cmp	r3, #0
 800440c:	d056      	beq.n	80044bc <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0xd8>
      {
        ti.topic_id = publishers[i]->id_;
 800440e:	687a      	ldr	r2, [r7, #4]
 8004410:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004412:	f503 63a1 	add.w	r3, r3, #1288	; 0x508
 8004416:	009b      	lsls	r3, r3, #2
 8004418:	4413      	add	r3, r2
 800441a:	685b      	ldr	r3, [r3, #4]
 800441c:	689b      	ldr	r3, [r3, #8]
 800441e:	b29b      	uxth	r3, r3
 8004420:	823b      	strh	r3, [r7, #16]
        ti.topic_name = (char *) publishers[i]->topic_;
 8004422:	687a      	ldr	r2, [r7, #4]
 8004424:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004426:	f503 63a1 	add.w	r3, r3, #1288	; 0x508
 800442a:	009b      	lsls	r3, r3, #2
 800442c:	4413      	add	r3, r2
 800442e:	685b      	ldr	r3, [r3, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	617b      	str	r3, [r7, #20]
        ti.message_type = (char *) publishers[i]->msg_->getType();
 8004434:	687a      	ldr	r2, [r7, #4]
 8004436:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004438:	f503 63a1 	add.w	r3, r3, #1288	; 0x508
 800443c:	009b      	lsls	r3, r3, #2
 800443e:	4413      	add	r3, r2
 8004440:	685b      	ldr	r3, [r3, #4]
 8004442:	6859      	ldr	r1, [r3, #4]
 8004444:	687a      	ldr	r2, [r7, #4]
 8004446:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004448:	f503 63a1 	add.w	r3, r3, #1288	; 0x508
 800444c:	009b      	lsls	r3, r3, #2
 800444e:	4413      	add	r3, r2
 8004450:	685b      	ldr	r3, [r3, #4]
 8004452:	685b      	ldr	r3, [r3, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	3308      	adds	r3, #8
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	4608      	mov	r0, r1
 800445c:	4798      	blx	r3
 800445e:	4603      	mov	r3, r0
 8004460:	61bb      	str	r3, [r7, #24]
        ti.md5sum = (char *) publishers[i]->msg_->getMD5();
 8004462:	687a      	ldr	r2, [r7, #4]
 8004464:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004466:	f503 63a1 	add.w	r3, r3, #1288	; 0x508
 800446a:	009b      	lsls	r3, r3, #2
 800446c:	4413      	add	r3, r2
 800446e:	685b      	ldr	r3, [r3, #4]
 8004470:	6859      	ldr	r1, [r3, #4]
 8004472:	687a      	ldr	r2, [r7, #4]
 8004474:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004476:	f503 63a1 	add.w	r3, r3, #1288	; 0x508
 800447a:	009b      	lsls	r3, r3, #2
 800447c:	4413      	add	r3, r2
 800447e:	685b      	ldr	r3, [r3, #4]
 8004480:	685b      	ldr	r3, [r3, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	330c      	adds	r3, #12
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	4608      	mov	r0, r1
 800448a:	4798      	blx	r3
 800448c:	4603      	mov	r3, r0
 800448e:	61fb      	str	r3, [r7, #28]
        ti.buffer_size = OUTPUT_SIZE;
 8004490:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004494:	623b      	str	r3, [r7, #32]
        publish(publishers[i]->getEndpointType(), &ti);
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	681c      	ldr	r4, [r3, #0]
 800449c:	687a      	ldr	r2, [r7, #4]
 800449e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044a0:	f503 63a1 	add.w	r3, r3, #1288	; 0x508
 80044a4:	009b      	lsls	r3, r3, #2
 80044a6:	4413      	add	r3, r2
 80044a8:	685b      	ldr	r3, [r3, #4]
 80044aa:	4618      	mov	r0, r3
 80044ac:	f7fe fb3b 	bl	8002b26 <_ZN3ros9Publisher15getEndpointTypeEv>
 80044b0:	4601      	mov	r1, r0
 80044b2:	f107 030c 	add.w	r3, r7, #12
 80044b6:	461a      	mov	r2, r3
 80044b8:	6878      	ldr	r0, [r7, #4]
 80044ba:	47a0      	blx	r4
    for (i = 0; i < MAX_PUBLISHERS; i++)
 80044bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044be:	3301      	adds	r3, #1
 80044c0:	627b      	str	r3, [r7, #36]	; 0x24
 80044c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044c4:	2b18      	cmp	r3, #24
 80044c6:	dd99      	ble.n	80043fc <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0x18>
      }
    }
    for (i = 0; i < MAX_SUBSCRIBERS; i++)
 80044c8:	2300      	movs	r3, #0
 80044ca:	627b      	str	r3, [r7, #36]	; 0x24
 80044cc:	e05e      	b.n	800458c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0x1a8>
    {
      if (subscribers[i] != 0) // non-empty slot
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80044d2:	f202 5222 	addw	r2, r2, #1314	; 0x522
 80044d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d053      	beq.n	8004586 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0x1a2>
      {
        ti.topic_id = subscribers[i]->id_;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80044e2:	f202 5222 	addw	r2, r2, #1314	; 0x522
 80044e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80044ea:	685b      	ldr	r3, [r3, #4]
 80044ec:	b29b      	uxth	r3, r3
 80044ee:	823b      	strh	r3, [r7, #16]
        ti.topic_name = (char *) subscribers[i]->topic_;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80044f4:	f202 5222 	addw	r2, r2, #1314	; 0x522
 80044f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80044fc:	689b      	ldr	r3, [r3, #8]
 80044fe:	617b      	str	r3, [r7, #20]
        ti.message_type = (char *) subscribers[i]->getMsgType();
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004504:	f202 5222 	addw	r2, r2, #1314	; 0x522
 8004508:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004510:	f202 5222 	addw	r2, r2, #1314	; 0x522
 8004514:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	3308      	adds	r3, #8
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	4608      	mov	r0, r1
 8004520:	4798      	blx	r3
 8004522:	4603      	mov	r3, r0
 8004524:	61bb      	str	r3, [r7, #24]
        ti.md5sum = (char *) subscribers[i]->getMsgMD5();
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800452a:	f202 5222 	addw	r2, r2, #1314	; 0x522
 800452e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004536:	f202 5222 	addw	r2, r2, #1314	; 0x522
 800453a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	330c      	adds	r3, #12
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	4608      	mov	r0, r1
 8004546:	4798      	blx	r3
 8004548:	4603      	mov	r3, r0
 800454a:	61fb      	str	r3, [r7, #28]
        ti.buffer_size = INPUT_SIZE;
 800454c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004550:	623b      	str	r3, [r7, #32]
        publish(subscribers[i]->getEndpointType(), &ti);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	681c      	ldr	r4, [r3, #0]
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800455c:	f202 5222 	addw	r2, r2, #1314	; 0x522
 8004560:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004568:	f202 5222 	addw	r2, r2, #1314	; 0x522
 800456c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	3304      	adds	r3, #4
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	4608      	mov	r0, r1
 8004578:	4798      	blx	r3
 800457a:	4601      	mov	r1, r0
 800457c:	f107 030c 	add.w	r3, r7, #12
 8004580:	461a      	mov	r2, r3
 8004582:	6878      	ldr	r0, [r7, #4]
 8004584:	47a0      	blx	r4
    for (i = 0; i < MAX_SUBSCRIBERS; i++)
 8004586:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004588:	3301      	adds	r3, #1
 800458a:	627b      	str	r3, [r7, #36]	; 0x24
 800458c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800458e:	2b18      	cmp	r3, #24
 8004590:	dd9d      	ble.n	80044ce <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0xea>
      }
    }
    configured_ = true;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004598:	2201      	movs	r2, #1
 800459a:	f883 2500 	strb.w	r2, [r3, #1280]	; 0x500
  }
 800459e:	bf00      	nop
 80045a0:	372c      	adds	r7, #44	; 0x2c
 80045a2:	46bd      	mov	sp, r7
 80045a4:	bd90      	pop	{r4, r7, pc}
	...

080045a8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh>:
  void syncTime(uint8_t * data)
 80045a8:	b580      	push	{r7, lr}
 80045aa:	b086      	sub	sp, #24
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	6078      	str	r0, [r7, #4]
 80045b0:	6039      	str	r1, [r7, #0]
    std_msgs::Time t;
 80045b2:	f107 0308 	add.w	r3, r7, #8
 80045b6:	4618      	mov	r0, r3
 80045b8:	f7fd fc64 	bl	8001e84 <_ZN8std_msgs4TimeC1Ev>
    uint32_t offset = hardware_.time() - rt_time;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	3304      	adds	r3, #4
 80045c0:	4618      	mov	r0, r3
 80045c2:	f7fe fbeb 	bl	8002d9c <_ZN13STM32Hardware4timeEv>
 80045c6:	4602      	mov	r2, r0
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80045ce:	695b      	ldr	r3, [r3, #20]
 80045d0:	1ad3      	subs	r3, r2, r3
 80045d2:	617b      	str	r3, [r7, #20]
    t.deserialize(data);
 80045d4:	f107 0308 	add.w	r3, r7, #8
 80045d8:	6839      	ldr	r1, [r7, #0]
 80045da:	4618      	mov	r0, r3
 80045dc:	f7fd fcc2 	bl	8001f64 <_ZN8std_msgs4Time11deserializeEPh>
    t.data.sec += offset / 1000;
 80045e0:	68fa      	ldr	r2, [r7, #12]
 80045e2:	697b      	ldr	r3, [r7, #20]
 80045e4:	4915      	ldr	r1, [pc, #84]	; (800463c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh+0x94>)
 80045e6:	fba1 1303 	umull	r1, r3, r1, r3
 80045ea:	099b      	lsrs	r3, r3, #6
 80045ec:	4413      	add	r3, r2
 80045ee:	60fb      	str	r3, [r7, #12]
    t.data.nsec += (offset % 1000) * 1000000UL;
 80045f0:	6939      	ldr	r1, [r7, #16]
 80045f2:	697a      	ldr	r2, [r7, #20]
 80045f4:	4b11      	ldr	r3, [pc, #68]	; (800463c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh+0x94>)
 80045f6:	fba3 0302 	umull	r0, r3, r3, r2
 80045fa:	099b      	lsrs	r3, r3, #6
 80045fc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004600:	fb00 f303 	mul.w	r3, r0, r3
 8004604:	1ad3      	subs	r3, r2, r3
 8004606:	4a0e      	ldr	r2, [pc, #56]	; (8004640 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh+0x98>)
 8004608:	fb02 f303 	mul.w	r3, r2, r3
 800460c:	440b      	add	r3, r1
 800460e:	613b      	str	r3, [r7, #16]
    this->setNow(t.data);
 8004610:	f107 0308 	add.w	r3, r7, #8
 8004614:	3304      	adds	r3, #4
 8004616:	4619      	mov	r1, r3
 8004618:	6878      	ldr	r0, [r7, #4]
 800461a:	f000 f8bf 	bl	800479c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE>
    last_sync_receive_time = hardware_.time();
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	3304      	adds	r3, #4
 8004622:	4618      	mov	r0, r3
 8004624:	f7fe fbba 	bl	8002d9c <_ZN13STM32Hardware4timeEv>
 8004628:	4602      	mov	r2, r0
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004630:	f8c3 2508 	str.w	r2, [r3, #1288]	; 0x508
  }
 8004634:	bf00      	nop
 8004636:	3718      	adds	r7, #24
 8004638:	46bd      	mov	sp, r7
 800463a:	bd80      	pop	{r7, pc}
 800463c:	10624dd3 	.word	0x10624dd3
 8004640:	000f4240 	.word	0x000f4240

08004644 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE>:

  virtual int publish(int id, const Msg * msg)
 8004644:	b580      	push	{r7, lr}
 8004646:	b088      	sub	sp, #32
 8004648:	af00      	add	r7, sp, #0
 800464a:	60f8      	str	r0, [r7, #12]
 800464c:	60b9      	str	r1, [r7, #8]
 800464e:	607a      	str	r2, [r7, #4]
  {
    if (id >= 100 && !configured_)
 8004650:	68bb      	ldr	r3, [r7, #8]
 8004652:	2b63      	cmp	r3, #99	; 0x63
 8004654:	dd0b      	ble.n	800466e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x2a>
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800465c:	f893 3500 	ldrb.w	r3, [r3, #1280]	; 0x500
 8004660:	f083 0301 	eor.w	r3, r3, #1
 8004664:	b2db      	uxtb	r3, r3
 8004666:	2b00      	cmp	r3, #0
 8004668:	d001      	beq.n	800466e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x2a>
      return 0;
 800466a:	2300      	movs	r3, #0
 800466c:	e090      	b.n	8004790 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x14c>

    /* serialize message */
    int l = msg->serialize(message_out + 7);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	681a      	ldr	r2, [r3, #0]
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	f503 5391 	add.w	r3, r3, #4640	; 0x1220
 800467a:	3304      	adds	r3, #4
 800467c:	3307      	adds	r3, #7
 800467e:	4619      	mov	r1, r3
 8004680:	6878      	ldr	r0, [r7, #4]
 8004682:	4790      	blx	r2
 8004684:	6178      	str	r0, [r7, #20]

    /* setup the header */
    message_out[0] = 0xff;
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800468c:	22ff      	movs	r2, #255	; 0xff
 800468e:	f883 2224 	strb.w	r2, [r3, #548]	; 0x224
    message_out[1] = PROTOCOL_VER;
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004698:	22fe      	movs	r2, #254	; 0xfe
 800469a:	f883 2225 	strb.w	r2, [r3, #549]	; 0x225
    message_out[2] = (uint8_t)((uint16_t)l & 255);
 800469e:	697b      	ldr	r3, [r7, #20]
 80046a0:	b2da      	uxtb	r2, r3
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80046a8:	f883 2226 	strb.w	r2, [r3, #550]	; 0x226
    message_out[3] = (uint8_t)((uint16_t)l >> 8);
 80046ac:	697b      	ldr	r3, [r7, #20]
 80046ae:	b29b      	uxth	r3, r3
 80046b0:	0a1b      	lsrs	r3, r3, #8
 80046b2:	b29b      	uxth	r3, r3
 80046b4:	b2da      	uxtb	r2, r3
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80046bc:	f883 2227 	strb.w	r2, [r3, #551]	; 0x227
    message_out[4] = 255 - ((message_out[2] + message_out[3]) % 256);
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80046c6:	f893 2226 	ldrb.w	r2, [r3, #550]	; 0x226
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80046d0:	f893 3227 	ldrb.w	r3, [r3, #551]	; 0x227
 80046d4:	4413      	add	r3, r2
 80046d6:	b2db      	uxtb	r3, r3
 80046d8:	43db      	mvns	r3, r3
 80046da:	b2da      	uxtb	r2, r3
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80046e2:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
    message_out[5] = (uint8_t)((int16_t)id & 255);
 80046e6:	68bb      	ldr	r3, [r7, #8]
 80046e8:	b2da      	uxtb	r2, r3
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80046f0:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    message_out[6] = (uint8_t)((int16_t)id >> 8);
 80046f4:	68bb      	ldr	r3, [r7, #8]
 80046f6:	b21b      	sxth	r3, r3
 80046f8:	121b      	asrs	r3, r3, #8
 80046fa:	b21b      	sxth	r3, r3
 80046fc:	b2da      	uxtb	r2, r3
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004704:	f883 222a 	strb.w	r2, [r3, #554]	; 0x22a

    /* calculate checksum */
    int chk = 0;
 8004708:	2300      	movs	r3, #0
 800470a:	61fb      	str	r3, [r7, #28]
    for (int i = 5; i < l + 7; i++)
 800470c:	2305      	movs	r3, #5
 800470e:	61bb      	str	r3, [r7, #24]
 8004710:	e00d      	b.n	800472e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0xea>
      chk += message_out[i];
 8004712:	68fa      	ldr	r2, [r7, #12]
 8004714:	69bb      	ldr	r3, [r7, #24]
 8004716:	4413      	add	r3, r2
 8004718:	f503 5391 	add.w	r3, r3, #4640	; 0x1220
 800471c:	3304      	adds	r3, #4
 800471e:	781b      	ldrb	r3, [r3, #0]
 8004720:	461a      	mov	r2, r3
 8004722:	69fb      	ldr	r3, [r7, #28]
 8004724:	4413      	add	r3, r2
 8004726:	61fb      	str	r3, [r7, #28]
    for (int i = 5; i < l + 7; i++)
 8004728:	69bb      	ldr	r3, [r7, #24]
 800472a:	3301      	adds	r3, #1
 800472c:	61bb      	str	r3, [r7, #24]
 800472e:	697b      	ldr	r3, [r7, #20]
 8004730:	3306      	adds	r3, #6
 8004732:	69ba      	ldr	r2, [r7, #24]
 8004734:	429a      	cmp	r2, r3
 8004736:	ddec      	ble.n	8004712 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0xce>
    l += 7;
 8004738:	697b      	ldr	r3, [r7, #20]
 800473a:	3307      	adds	r3, #7
 800473c:	617b      	str	r3, [r7, #20]
    message_out[l++] = 255 - (chk % 256);
 800473e:	69fb      	ldr	r3, [r7, #28]
 8004740:	425a      	negs	r2, r3
 8004742:	b2db      	uxtb	r3, r3
 8004744:	b2d2      	uxtb	r2, r2
 8004746:	bf58      	it	pl
 8004748:	4253      	negpl	r3, r2
 800474a:	b2da      	uxtb	r2, r3
 800474c:	697b      	ldr	r3, [r7, #20]
 800474e:	1c59      	adds	r1, r3, #1
 8004750:	6179      	str	r1, [r7, #20]
 8004752:	43d2      	mvns	r2, r2
 8004754:	b2d1      	uxtb	r1, r2
 8004756:	68fa      	ldr	r2, [r7, #12]
 8004758:	4413      	add	r3, r2
 800475a:	f503 5391 	add.w	r3, r3, #4640	; 0x1220
 800475e:	3304      	adds	r3, #4
 8004760:	460a      	mov	r2, r1
 8004762:	701a      	strb	r2, [r3, #0]

    if (l <= OUTPUT_SIZE)
 8004764:	697b      	ldr	r3, [r7, #20]
 8004766:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800476a:	dc0b      	bgt.n	8004784 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x140>
    {
      hardware_.write(message_out, l);
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	1d18      	adds	r0, r3, #4
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	f503 5391 	add.w	r3, r3, #4640	; 0x1220
 8004776:	3304      	adds	r3, #4
 8004778:	697a      	ldr	r2, [r7, #20]
 800477a:	4619      	mov	r1, r3
 800477c:	f7fe fac4 	bl	8002d08 <_ZN13STM32Hardware5writeEPhi>
      return l;
 8004780:	697b      	ldr	r3, [r7, #20]
 8004782:	e005      	b.n	8004790 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x14c>
    }
    else
    {
      logerror("Message from device dropped: message larger than buffer.");
 8004784:	4904      	ldr	r1, [pc, #16]	; (8004798 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x154>)
 8004786:	68f8      	ldr	r0, [r7, #12]
 8004788:	f000 f84c 	bl	8004824 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8logerrorEPKc>
      return -1;
 800478c:	f04f 33ff 	mov.w	r3, #4294967295
    }
  }
 8004790:	4618      	mov	r0, r3
 8004792:	3720      	adds	r7, #32
 8004794:	46bd      	mov	sp, r7
 8004796:	bd80      	pop	{r7, pc}
 8004798:	0800a674 	.word	0x0800a674

0800479c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE>:
  void setNow(Time & new_now)
 800479c:	b580      	push	{r7, lr}
 800479e:	b084      	sub	sp, #16
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
 80047a4:	6039      	str	r1, [r7, #0]
    uint32_t ms = hardware_.time();
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	3304      	adds	r3, #4
 80047aa:	4618      	mov	r0, r3
 80047ac:	f7fe faf6 	bl	8002d9c <_ZN13STM32Hardware4timeEv>
 80047b0:	60f8      	str	r0, [r7, #12]
    sec_offset = new_now.sec - ms / 1000 - 1;
 80047b2:	683b      	ldr	r3, [r7, #0]
 80047b4:	681a      	ldr	r2, [r3, #0]
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	4917      	ldr	r1, [pc, #92]	; (8004818 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE+0x7c>)
 80047ba:	fba1 1303 	umull	r1, r3, r1, r3
 80047be:	099b      	lsrs	r3, r3, #6
 80047c0:	1ad3      	subs	r3, r2, r3
 80047c2:	3b01      	subs	r3, #1
 80047c4:	687a      	ldr	r2, [r7, #4]
 80047c6:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80047ca:	6193      	str	r3, [r2, #24]
    nsec_offset = new_now.nsec - (ms % 1000) * 1000000UL + 1000000000UL;
 80047cc:	683b      	ldr	r3, [r7, #0]
 80047ce:	6859      	ldr	r1, [r3, #4]
 80047d0:	68fa      	ldr	r2, [r7, #12]
 80047d2:	4b11      	ldr	r3, [pc, #68]	; (8004818 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE+0x7c>)
 80047d4:	fba3 0302 	umull	r0, r3, r3, r2
 80047d8:	099b      	lsrs	r3, r3, #6
 80047da:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80047de:	fb00 f303 	mul.w	r3, r0, r3
 80047e2:	1ad3      	subs	r3, r2, r3
 80047e4:	4a0d      	ldr	r2, [pc, #52]	; (800481c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE+0x80>)
 80047e6:	fb02 f303 	mul.w	r3, r2, r3
 80047ea:	1aca      	subs	r2, r1, r3
 80047ec:	4b0c      	ldr	r3, [pc, #48]	; (8004820 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE+0x84>)
 80047ee:	4413      	add	r3, r2
 80047f0:	687a      	ldr	r2, [r7, #4]
 80047f2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80047f6:	61d3      	str	r3, [r2, #28]
    normalizeSecNSec(sec_offset, nsec_offset);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80047fe:	3318      	adds	r3, #24
 8004800:	687a      	ldr	r2, [r7, #4]
 8004802:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8004806:	321c      	adds	r2, #28
 8004808:	4611      	mov	r1, r2
 800480a:	4618      	mov	r0, r3
 800480c:	f7fc faf8 	bl	8000e00 <_ZN3ros16normalizeSecNSecERmS0_>
  }
 8004810:	bf00      	nop
 8004812:	3710      	adds	r7, #16
 8004814:	46bd      	mov	sp, r7
 8004816:	bd80      	pop	{r7, pc}
 8004818:	10624dd3 	.word	0x10624dd3
 800481c:	000f4240 	.word	0x000f4240
 8004820:	3b9aca00 	.word	0x3b9aca00

08004824 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8logerrorEPKc>:
  }
  void logwarn(const char *msg)
  {
    log(rosserial_msgs::Log::WARN, msg);
  }
  void logerror(const char*msg)
 8004824:	b580      	push	{r7, lr}
 8004826:	b082      	sub	sp, #8
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
 800482c:	6039      	str	r1, [r7, #0]
  {
    log(rosserial_msgs::Log::ERROR, msg);
 800482e:	683a      	ldr	r2, [r7, #0]
 8004830:	2103      	movs	r1, #3
 8004832:	6878      	ldr	r0, [r7, #4]
 8004834:	f000 f804 	bl	8004840 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE3logEcPKc>
  }
 8004838:	bf00      	nop
 800483a:	3708      	adds	r7, #8
 800483c:	46bd      	mov	sp, r7
 800483e:	bd80      	pop	{r7, pc}

08004840 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE3logEcPKc>:
  void log(char byte, const char * msg)
 8004840:	b580      	push	{r7, lr}
 8004842:	b088      	sub	sp, #32
 8004844:	af00      	add	r7, sp, #0
 8004846:	60f8      	str	r0, [r7, #12]
 8004848:	460b      	mov	r3, r1
 800484a:	607a      	str	r2, [r7, #4]
 800484c:	72fb      	strb	r3, [r7, #11]
    rosserial_msgs::Log l;
 800484e:	f107 0314 	add.w	r3, r7, #20
 8004852:	4618      	mov	r0, r3
 8004854:	f7fd fdca 	bl	80023ec <_ZN14rosserial_msgs3LogC1Ev>
    l.level = byte;
 8004858:	7afb      	ldrb	r3, [r7, #11]
 800485a:	763b      	strb	r3, [r7, #24]
    l.msg = (char*)msg;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	61fb      	str	r3, [r7, #28]
    publish(rosserial_msgs::TopicInfo::ID_LOG, &l);
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f107 0214 	add.w	r2, r7, #20
 800486a:	2107      	movs	r1, #7
 800486c:	68f8      	ldr	r0, [r7, #12]
 800486e:	4798      	blx	r3
  }
 8004870:	bf00      	nop
 8004872:	3720      	adds	r7, #32
 8004874:	46bd      	mov	sp, r7
 8004876:	bd80      	pop	{r7, pc}

08004878 <_Z41__static_initialization_and_destruction_0ii>:
 8004878:	b580      	push	{r7, lr}
 800487a:	b082      	sub	sp, #8
 800487c:	af00      	add	r7, sp, #0
 800487e:	6078      	str	r0, [r7, #4]
 8004880:	6039      	str	r1, [r7, #0]
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	2b01      	cmp	r3, #1
 8004886:	d12b      	bne.n	80048e0 <_Z41__static_initialization_and_destruction_0ii+0x68>
 8004888:	683b      	ldr	r3, [r7, #0]
 800488a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800488e:	4293      	cmp	r3, r2
 8004890:	d126      	bne.n	80048e0 <_Z41__static_initialization_and_destruction_0ii+0x68>
std_msgs::Int8 laji,button_reset;
 8004892:	4815      	ldr	r0, [pc, #84]	; (80048e8 <_Z41__static_initialization_and_destruction_0ii+0x70>)
 8004894:	f7fe ffa4 	bl	80037e0 <_ZN8std_msgs4Int8C1Ev>
 8004898:	4814      	ldr	r0, [pc, #80]	; (80048ec <_Z41__static_initialization_and_destruction_0ii+0x74>)
 800489a:	f7fe ffa1 	bl	80037e0 <_ZN8std_msgs4Int8C1Ev>
ros::NodeHandle nh;
 800489e:	4814      	ldr	r0, [pc, #80]	; (80048f0 <_Z41__static_initialization_and_destruction_0ii+0x78>)
 80048a0:	f7ff f95c 	bl	8003b5c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev>
ros::Subscriber<geometry_msgs::Point> sub_angle("/cmd_angle", angle_callback);
 80048a4:	2301      	movs	r3, #1
 80048a6:	4a13      	ldr	r2, [pc, #76]	; (80048f4 <_Z41__static_initialization_and_destruction_0ii+0x7c>)
 80048a8:	4913      	ldr	r1, [pc, #76]	; (80048f8 <_Z41__static_initialization_and_destruction_0ii+0x80>)
 80048aa:	4814      	ldr	r0, [pc, #80]	; (80048fc <_Z41__static_initialization_and_destruction_0ii+0x84>)
 80048ac:	f7ff fa00 	bl	8003cb0 <_ZN3ros10SubscriberIN13geometry_msgs5PointEvEC1EPKcPFvRKS2_Ei>
ros::Subscriber<std_msgs::Int8> sub_ori("/cmd_ori", ori_callback);
 80048b0:	2301      	movs	r3, #1
 80048b2:	4a13      	ldr	r2, [pc, #76]	; (8004900 <_Z41__static_initialization_and_destruction_0ii+0x88>)
 80048b4:	4913      	ldr	r1, [pc, #76]	; (8004904 <_Z41__static_initialization_and_destruction_0ii+0x8c>)
 80048b6:	4814      	ldr	r0, [pc, #80]	; (8004908 <_Z41__static_initialization_and_destruction_0ii+0x90>)
 80048b8:	f7ff fa1e 	bl	8003cf8 <_ZN3ros10SubscriberIN8std_msgs4Int8EvEC1EPKcPFvRKS2_Ei>
ros::Subscriber<std_msgs::Int8> sub_laji("cmd_laji", laji_callback);
 80048bc:	2301      	movs	r3, #1
 80048be:	4a13      	ldr	r2, [pc, #76]	; (800490c <_Z41__static_initialization_and_destruction_0ii+0x94>)
 80048c0:	4913      	ldr	r1, [pc, #76]	; (8004910 <_Z41__static_initialization_and_destruction_0ii+0x98>)
 80048c2:	4814      	ldr	r0, [pc, #80]	; (8004914 <_Z41__static_initialization_and_destruction_0ii+0x9c>)
 80048c4:	f7ff fa18 	bl	8003cf8 <_ZN3ros10SubscriberIN8std_msgs4Int8EvEC1EPKcPFvRKS2_Ei>
ros::Publisher pub_laji("laji_ok", &laji);
 80048c8:	2300      	movs	r3, #0
 80048ca:	4a07      	ldr	r2, [pc, #28]	; (80048e8 <_Z41__static_initialization_and_destruction_0ii+0x70>)
 80048cc:	4912      	ldr	r1, [pc, #72]	; (8004918 <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 80048ce:	4813      	ldr	r0, [pc, #76]	; (800491c <_Z41__static_initialization_and_destruction_0ii+0xa4>)
 80048d0:	f7fe f8fe 	bl	8002ad0 <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>
ros::Publisher pub_reset("reset", &button_reset);
 80048d4:	2300      	movs	r3, #0
 80048d6:	4a05      	ldr	r2, [pc, #20]	; (80048ec <_Z41__static_initialization_and_destruction_0ii+0x74>)
 80048d8:	4911      	ldr	r1, [pc, #68]	; (8004920 <_Z41__static_initialization_and_destruction_0ii+0xa8>)
 80048da:	4812      	ldr	r0, [pc, #72]	; (8004924 <_Z41__static_initialization_and_destruction_0ii+0xac>)
 80048dc:	f7fe f8f8 	bl	8002ad0 <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>
}
 80048e0:	bf00      	nop
 80048e2:	3708      	adds	r7, #8
 80048e4:	46bd      	mov	sp, r7
 80048e6:	bd80      	pop	{r7, pc}
 80048e8:	20000404 	.word	0x20000404
 80048ec:	2000040c 	.word	0x2000040c
 80048f0:	20000414 	.word	0x20000414
 80048f4:	080038b9 	.word	0x080038b9
 80048f8:	0800a6b0 	.word	0x0800a6b0
 80048fc:	20001950 	.word	0x20001950
 8004900:	08003921 	.word	0x08003921
 8004904:	0800a6bc 	.word	0x0800a6bc
 8004908:	20001988 	.word	0x20001988
 800490c:	080038fd 	.word	0x080038fd
 8004910:	0800a6c8 	.word	0x0800a6c8
 8004914:	200019a4 	.word	0x200019a4
 8004918:	0800a6d4 	.word	0x0800a6d4
 800491c:	200019c0 	.word	0x200019c0
 8004920:	0800a6dc 	.word	0x0800a6dc
 8004924:	200019d4 	.word	0x200019d4

08004928 <_ZN3ros10SubscriberIN8std_msgs4Int8EvE8callbackEPh>:

  virtual void callback(unsigned char* data)
 8004928:	b580      	push	{r7, lr}
 800492a:	b082      	sub	sp, #8
 800492c:	af00      	add	r7, sp, #0
 800492e:	6078      	str	r0, [r7, #4]
 8004930:	6039      	str	r1, [r7, #0]
  {
    msg.deserialize(data);
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	330c      	adds	r3, #12
 8004936:	6839      	ldr	r1, [r7, #0]
 8004938:	4618      	mov	r0, r3
 800493a:	f7fe ff81 	bl	8003840 <_ZN8std_msgs4Int811deserializeEPh>
    this->cb_(msg);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	695b      	ldr	r3, [r3, #20]
 8004942:	687a      	ldr	r2, [r7, #4]
 8004944:	320c      	adds	r2, #12
 8004946:	4610      	mov	r0, r2
 8004948:	4798      	blx	r3
  }
 800494a:	bf00      	nop
 800494c:	3708      	adds	r7, #8
 800494e:	46bd      	mov	sp, r7
 8004950:	bd80      	pop	{r7, pc}

08004952 <_ZN3ros10SubscriberIN8std_msgs4Int8EvE15getEndpointTypeEv>:
  }
  virtual const char * getMsgMD5()
  {
    return this->msg.getMD5();
  }
  virtual int getEndpointType()
 8004952:	b480      	push	{r7}
 8004954:	b083      	sub	sp, #12
 8004956:	af00      	add	r7, sp, #0
 8004958:	6078      	str	r0, [r7, #4]
  {
    return endpoint_;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	699b      	ldr	r3, [r3, #24]
  }
 800495e:	4618      	mov	r0, r3
 8004960:	370c      	adds	r7, #12
 8004962:	46bd      	mov	sp, r7
 8004964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004968:	4770      	bx	lr

0800496a <_ZN3ros10SubscriberIN8std_msgs4Int8EvE10getMsgTypeEv>:
  virtual const char * getMsgType()
 800496a:	b580      	push	{r7, lr}
 800496c:	b082      	sub	sp, #8
 800496e:	af00      	add	r7, sp, #0
 8004970:	6078      	str	r0, [r7, #4]
    return this->msg.getType();
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	330c      	adds	r3, #12
 8004976:	4618      	mov	r0, r3
 8004978:	f7fe ff82 	bl	8003880 <_ZN8std_msgs4Int87getTypeEv>
 800497c:	4603      	mov	r3, r0
  }
 800497e:	4618      	mov	r0, r3
 8004980:	3708      	adds	r7, #8
 8004982:	46bd      	mov	sp, r7
 8004984:	bd80      	pop	{r7, pc}

08004986 <_ZN3ros10SubscriberIN8std_msgs4Int8EvE9getMsgMD5Ev>:
  virtual const char * getMsgMD5()
 8004986:	b580      	push	{r7, lr}
 8004988:	b082      	sub	sp, #8
 800498a:	af00      	add	r7, sp, #0
 800498c:	6078      	str	r0, [r7, #4]
    return this->msg.getMD5();
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	330c      	adds	r3, #12
 8004992:	4618      	mov	r0, r3
 8004994:	f7fe ff82 	bl	800389c <_ZN8std_msgs4Int86getMD5Ev>
 8004998:	4603      	mov	r3, r0
  }
 800499a:	4618      	mov	r0, r3
 800499c:	3708      	adds	r7, #8
 800499e:	46bd      	mov	sp, r7
 80049a0:	bd80      	pop	{r7, pc}

080049a2 <_ZN3ros10SubscriberIN13geometry_msgs5PointEvE8callbackEPh>:
  virtual void callback(unsigned char* data)
 80049a2:	b580      	push	{r7, lr}
 80049a4:	b082      	sub	sp, #8
 80049a6:	af00      	add	r7, sp, #0
 80049a8:	6078      	str	r0, [r7, #4]
 80049aa:	6039      	str	r1, [r7, #0]
    msg.deserialize(data);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	3310      	adds	r3, #16
 80049b0:	6839      	ldr	r1, [r7, #0]
 80049b2:	4618      	mov	r0, r3
 80049b4:	f7fe fb99 	bl	80030ea <_ZN13geometry_msgs5Point11deserializeEPh>
    this->cb_(msg);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049bc:	687a      	ldr	r2, [r7, #4]
 80049be:	3210      	adds	r2, #16
 80049c0:	4610      	mov	r0, r2
 80049c2:	4798      	blx	r3
  }
 80049c4:	bf00      	nop
 80049c6:	3708      	adds	r7, #8
 80049c8:	46bd      	mov	sp, r7
 80049ca:	bd80      	pop	{r7, pc}

080049cc <_ZN3ros10SubscriberIN13geometry_msgs5PointEvE15getEndpointTypeEv>:
  virtual int getEndpointType()
 80049cc:	b480      	push	{r7}
 80049ce:	b083      	sub	sp, #12
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]
    return endpoint_;
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  }
 80049d8:	4618      	mov	r0, r3
 80049da:	370c      	adds	r7, #12
 80049dc:	46bd      	mov	sp, r7
 80049de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e2:	4770      	bx	lr

080049e4 <_ZN3ros10SubscriberIN13geometry_msgs5PointEvE10getMsgTypeEv>:
  virtual const char * getMsgType()
 80049e4:	b580      	push	{r7, lr}
 80049e6:	b082      	sub	sp, #8
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	6078      	str	r0, [r7, #4]
    return this->msg.getType();
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	3310      	adds	r3, #16
 80049f0:	4618      	mov	r0, r3
 80049f2:	f7fe fed9 	bl	80037a8 <_ZN13geometry_msgs5Point7getTypeEv>
 80049f6:	4603      	mov	r3, r0
  }
 80049f8:	4618      	mov	r0, r3
 80049fa:	3708      	adds	r7, #8
 80049fc:	46bd      	mov	sp, r7
 80049fe:	bd80      	pop	{r7, pc}

08004a00 <_ZN3ros10SubscriberIN13geometry_msgs5PointEvE9getMsgMD5Ev>:
  virtual const char * getMsgMD5()
 8004a00:	b580      	push	{r7, lr}
 8004a02:	b082      	sub	sp, #8
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	6078      	str	r0, [r7, #4]
    return this->msg.getMD5();
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	3310      	adds	r3, #16
 8004a0c:	4618      	mov	r0, r3
 8004a0e:	f7fe fed9 	bl	80037c4 <_ZN13geometry_msgs5Point6getMD5Ev>
 8004a12:	4603      	mov	r3, r0
  }
 8004a14:	4618      	mov	r0, r3
 8004a16:	3708      	adds	r7, #8
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	bd80      	pop	{r7, pc}

08004a1c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9connectedEv>:
  virtual bool connected()
 8004a1c:	b480      	push	{r7}
 8004a1e:	b083      	sub	sp, #12
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	6078      	str	r0, [r7, #4]
    return configured_;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004a2a:	f893 3500 	ldrb.w	r3, [r3, #1280]	; 0x500
  };
 8004a2e:	4618      	mov	r0, r3
 8004a30:	370c      	adds	r7, #12
 8004a32:	46bd      	mov	sp, r7
 8004a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a38:	4770      	bx	lr

08004a3a <_GLOBAL__sub_I_flag>:
 8004a3a:	b580      	push	{r7, lr}
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8004a42:	2001      	movs	r0, #1
 8004a44:	f7ff ff18 	bl	8004878 <_Z41__static_initialization_and_destruction_0ii>
 8004a48:	bd80      	pop	{r7, pc}
 8004a4a:	0000      	movs	r0, r0
 8004a4c:	0000      	movs	r0, r0
	...

08004a50 <_Z7shooterv>:
int return_value = 0;

int16_t enc_st = 0;
double angle_st = 0.0;

void shooter(){
 8004a50:	b598      	push	{r3, r4, r7, lr}
 8004a52:	af00      	add	r7, sp, #0

	//encoder -> angle
	enc_st = __HAL_TIM_GetCounter(&htim1);
 8004a54:	4ba6      	ldr	r3, [pc, #664]	; (8004cf0 <_Z7shooterv+0x2a0>)
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a5a:	b21a      	sxth	r2, r3
 8004a5c:	4ba5      	ldr	r3, [pc, #660]	; (8004cf4 <_Z7shooterv+0x2a4>)
 8004a5e:	801a      	strh	r2, [r3, #0]
	angle_st += 360*((double)enc_st/(4*resolution_st*ratio_st));
 8004a60:	4ba4      	ldr	r3, [pc, #656]	; (8004cf4 <_Z7shooterv+0x2a4>)
 8004a62:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004a66:	4618      	mov	r0, r3
 8004a68:	f7fb fd28 	bl	80004bc <__aeabi_i2d>
 8004a6c:	f04f 0200 	mov.w	r2, #0
 8004a70:	4ba1      	ldr	r3, [pc, #644]	; (8004cf8 <_Z7shooterv+0x2a8>)
 8004a72:	f7fb feb7 	bl	80007e4 <__aeabi_ddiv>
 8004a76:	4602      	mov	r2, r0
 8004a78:	460b      	mov	r3, r1
 8004a7a:	4610      	mov	r0, r2
 8004a7c:	4619      	mov	r1, r3
 8004a7e:	f04f 0200 	mov.w	r2, #0
 8004a82:	4b9e      	ldr	r3, [pc, #632]	; (8004cfc <_Z7shooterv+0x2ac>)
 8004a84:	f7fb fd84 	bl	8000590 <__aeabi_dmul>
 8004a88:	4602      	mov	r2, r0
 8004a8a:	460b      	mov	r3, r1
 8004a8c:	4610      	mov	r0, r2
 8004a8e:	4619      	mov	r1, r3
 8004a90:	4b9b      	ldr	r3, [pc, #620]	; (8004d00 <_Z7shooterv+0x2b0>)
 8004a92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a96:	f7fb fbc5 	bl	8000224 <__adddf3>
 8004a9a:	4602      	mov	r2, r0
 8004a9c:	460b      	mov	r3, r1
 8004a9e:	4998      	ldr	r1, [pc, #608]	; (8004d00 <_Z7shooterv+0x2b0>)
 8004aa0:	e9c1 2300 	strd	r2, r3, [r1]
	__HAL_TIM_SetCounter(&htim1, 0);
 8004aa4:	4b92      	ldr	r3, [pc, #584]	; (8004cf0 <_Z7shooterv+0x2a0>)
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	625a      	str	r2, [r3, #36]	; 0x24



	//transfer turns into lengths
	actual_length = (angle_st/360)*(2*M_PI*radius);
 8004aac:	4b94      	ldr	r3, [pc, #592]	; (8004d00 <_Z7shooterv+0x2b0>)
 8004aae:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004ab2:	f04f 0200 	mov.w	r2, #0
 8004ab6:	4b91      	ldr	r3, [pc, #580]	; (8004cfc <_Z7shooterv+0x2ac>)
 8004ab8:	f7fb fe94 	bl	80007e4 <__aeabi_ddiv>
 8004abc:	4602      	mov	r2, r0
 8004abe:	460b      	mov	r3, r1
 8004ac0:	4610      	mov	r0, r2
 8004ac2:	4619      	mov	r1, r3
 8004ac4:	a388      	add	r3, pc, #544	; (adr r3, 8004ce8 <_Z7shooterv+0x298>)
 8004ac6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004aca:	f7fb fd61 	bl	8000590 <__aeabi_dmul>
 8004ace:	4602      	mov	r2, r0
 8004ad0:	460b      	mov	r3, r1
 8004ad2:	498c      	ldr	r1, [pc, #560]	; (8004d04 <_Z7shooterv+0x2b4>)
 8004ad4:	e9c1 2300 	strd	r2, r3, [r1]

	//If got a new target
	if(target_length > 0){
 8004ad8:	4b8b      	ldr	r3, [pc, #556]	; (8004d08 <_Z7shooterv+0x2b8>)
 8004ada:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004ade:	f04f 0200 	mov.w	r2, #0
 8004ae2:	f04f 0300 	mov.w	r3, #0
 8004ae6:	f7fb ffe3 	bl	8000ab0 <__aeabi_dcmpgt>
 8004aea:	4603      	mov	r3, r0
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d100      	bne.n	8004af2 <_Z7shooterv+0xa2>
					else	return_value = 0;
				}
			}
		}
	}
}
 8004af0:	e17c      	b.n	8004dec <_Z7shooterv+0x39c>
		switch(seat_mode){
 8004af2:	4b86      	ldr	r3, [pc, #536]	; (8004d0c <_Z7shooterv+0x2bc>)
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	3b01      	subs	r3, #1
 8004af8:	2b03      	cmp	r3, #3
 8004afa:	f200 80bf 	bhi.w	8004c7c <_Z7shooterv+0x22c>
 8004afe:	a201      	add	r2, pc, #4	; (adr r2, 8004b04 <_Z7shooterv+0xb4>)
 8004b00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b04:	08004b15 	.word	0x08004b15
 8004b08:	08004baf 	.word	0x08004baf
 8004b0c:	08004c45 	.word	0x08004c45
 8004b10:	08004c61 	.word	0x08004c61
				if(angle_seat > badminton){
 8004b14:	4b7e      	ldr	r3, [pc, #504]	; (8004d10 <_Z7shooterv+0x2c0>)
 8004b16:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004b1a:	f04f 0200 	mov.w	r2, #0
 8004b1e:	f04f 0300 	mov.w	r3, #0
 8004b22:	f7fb ffc5 	bl	8000ab0 <__aeabi_dcmpgt>
 8004b26:	4603      	mov	r3, r0
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d031      	beq.n	8004b90 <_Z7shooterv+0x140>
					angle_seat--;
 8004b2c:	4b78      	ldr	r3, [pc, #480]	; (8004d10 <_Z7shooterv+0x2c0>)
 8004b2e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004b32:	f04f 0200 	mov.w	r2, #0
 8004b36:	4b77      	ldr	r3, [pc, #476]	; (8004d14 <_Z7shooterv+0x2c4>)
 8004b38:	f7fb fb72 	bl	8000220 <__aeabi_dsub>
 8004b3c:	4602      	mov	r2, r0
 8004b3e:	460b      	mov	r3, r1
 8004b40:	4973      	ldr	r1, [pc, #460]	; (8004d10 <_Z7shooterv+0x2c0>)
 8004b42:	e9c1 2300 	strd	r2, r3, [r1]
					__HAL_TIM_SET_COMPARE(&htim4,TIM_CHANNEL_2,600+10*angle_seat/ratio_seat);
 8004b46:	4b72      	ldr	r3, [pc, #456]	; (8004d10 <_Z7shooterv+0x2c0>)
 8004b48:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004b4c:	f04f 0200 	mov.w	r2, #0
 8004b50:	4b71      	ldr	r3, [pc, #452]	; (8004d18 <_Z7shooterv+0x2c8>)
 8004b52:	f7fb fd1d 	bl	8000590 <__aeabi_dmul>
 8004b56:	4602      	mov	r2, r0
 8004b58:	460b      	mov	r3, r1
 8004b5a:	4610      	mov	r0, r2
 8004b5c:	4619      	mov	r1, r3
 8004b5e:	f04f 0200 	mov.w	r2, #0
 8004b62:	4b6e      	ldr	r3, [pc, #440]	; (8004d1c <_Z7shooterv+0x2cc>)
 8004b64:	f7fb fe3e 	bl	80007e4 <__aeabi_ddiv>
 8004b68:	4602      	mov	r2, r0
 8004b6a:	460b      	mov	r3, r1
 8004b6c:	4610      	mov	r0, r2
 8004b6e:	4619      	mov	r1, r3
 8004b70:	f04f 0200 	mov.w	r2, #0
 8004b74:	4b6a      	ldr	r3, [pc, #424]	; (8004d20 <_Z7shooterv+0x2d0>)
 8004b76:	f7fb fb55 	bl	8000224 <__adddf3>
 8004b7a:	4602      	mov	r2, r0
 8004b7c:	460b      	mov	r3, r1
 8004b7e:	4969      	ldr	r1, [pc, #420]	; (8004d24 <_Z7shooterv+0x2d4>)
 8004b80:	680c      	ldr	r4, [r1, #0]
 8004b82:	4610      	mov	r0, r2
 8004b84:	4619      	mov	r1, r3
 8004b86:	f7fb ff9d 	bl	8000ac4 <__aeabi_d2uiz>
 8004b8a:	4603      	mov	r3, r0
 8004b8c:	63a3      	str	r3, [r4, #56]	; 0x38
 8004b8e:	e00e      	b.n	8004bae <_Z7shooterv+0x15e>
				else if(angle_seat == badminton)	seat_ok = 1;
 8004b90:	4b5f      	ldr	r3, [pc, #380]	; (8004d10 <_Z7shooterv+0x2c0>)
 8004b92:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004b96:	f04f 0200 	mov.w	r2, #0
 8004b9a:	f04f 0300 	mov.w	r3, #0
 8004b9e:	f7fb ff5f 	bl	8000a60 <__aeabi_dcmpeq>
 8004ba2:	4603      	mov	r3, r0
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d002      	beq.n	8004bae <_Z7shooterv+0x15e>
 8004ba8:	4b5f      	ldr	r3, [pc, #380]	; (8004d28 <_Z7shooterv+0x2d8>)
 8004baa:	2201      	movs	r2, #1
 8004bac:	601a      	str	r2, [r3, #0]
				if(angle_seat < baseball){
 8004bae:	4b58      	ldr	r3, [pc, #352]	; (8004d10 <_Z7shooterv+0x2c0>)
 8004bb0:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004bb4:	f04f 0200 	mov.w	r2, #0
 8004bb8:	4b5c      	ldr	r3, [pc, #368]	; (8004d2c <_Z7shooterv+0x2dc>)
 8004bba:	f7fb ff5b 	bl	8000a74 <__aeabi_dcmplt>
 8004bbe:	4603      	mov	r3, r0
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d031      	beq.n	8004c28 <_Z7shooterv+0x1d8>
					angle_seat++;
 8004bc4:	4b52      	ldr	r3, [pc, #328]	; (8004d10 <_Z7shooterv+0x2c0>)
 8004bc6:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004bca:	f04f 0200 	mov.w	r2, #0
 8004bce:	4b51      	ldr	r3, [pc, #324]	; (8004d14 <_Z7shooterv+0x2c4>)
 8004bd0:	f7fb fb28 	bl	8000224 <__adddf3>
 8004bd4:	4602      	mov	r2, r0
 8004bd6:	460b      	mov	r3, r1
 8004bd8:	494d      	ldr	r1, [pc, #308]	; (8004d10 <_Z7shooterv+0x2c0>)
 8004bda:	e9c1 2300 	strd	r2, r3, [r1]
					__HAL_TIM_SET_COMPARE(&htim4,TIM_CHANNEL_2,600+10*angle_seat/ratio_seat);
 8004bde:	4b4c      	ldr	r3, [pc, #304]	; (8004d10 <_Z7shooterv+0x2c0>)
 8004be0:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004be4:	f04f 0200 	mov.w	r2, #0
 8004be8:	4b4b      	ldr	r3, [pc, #300]	; (8004d18 <_Z7shooterv+0x2c8>)
 8004bea:	f7fb fcd1 	bl	8000590 <__aeabi_dmul>
 8004bee:	4602      	mov	r2, r0
 8004bf0:	460b      	mov	r3, r1
 8004bf2:	4610      	mov	r0, r2
 8004bf4:	4619      	mov	r1, r3
 8004bf6:	f04f 0200 	mov.w	r2, #0
 8004bfa:	4b48      	ldr	r3, [pc, #288]	; (8004d1c <_Z7shooterv+0x2cc>)
 8004bfc:	f7fb fdf2 	bl	80007e4 <__aeabi_ddiv>
 8004c00:	4602      	mov	r2, r0
 8004c02:	460b      	mov	r3, r1
 8004c04:	4610      	mov	r0, r2
 8004c06:	4619      	mov	r1, r3
 8004c08:	f04f 0200 	mov.w	r2, #0
 8004c0c:	4b44      	ldr	r3, [pc, #272]	; (8004d20 <_Z7shooterv+0x2d0>)
 8004c0e:	f7fb fb09 	bl	8000224 <__adddf3>
 8004c12:	4602      	mov	r2, r0
 8004c14:	460b      	mov	r3, r1
 8004c16:	4943      	ldr	r1, [pc, #268]	; (8004d24 <_Z7shooterv+0x2d4>)
 8004c18:	680c      	ldr	r4, [r1, #0]
 8004c1a:	4610      	mov	r0, r2
 8004c1c:	4619      	mov	r1, r3
 8004c1e:	f7fb ff51 	bl	8000ac4 <__aeabi_d2uiz>
 8004c22:	4603      	mov	r3, r0
 8004c24:	63a3      	str	r3, [r4, #56]	; 0x38
 8004c26:	e00d      	b.n	8004c44 <_Z7shooterv+0x1f4>
				else if(angle_seat == baseball)	seat_ok = 1;
 8004c28:	4b39      	ldr	r3, [pc, #228]	; (8004d10 <_Z7shooterv+0x2c0>)
 8004c2a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004c2e:	f04f 0200 	mov.w	r2, #0
 8004c32:	4b3e      	ldr	r3, [pc, #248]	; (8004d2c <_Z7shooterv+0x2dc>)
 8004c34:	f7fb ff14 	bl	8000a60 <__aeabi_dcmpeq>
 8004c38:	4603      	mov	r3, r0
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d002      	beq.n	8004c44 <_Z7shooterv+0x1f4>
 8004c3e:	4b3a      	ldr	r3, [pc, #232]	; (8004d28 <_Z7shooterv+0x2d8>)
 8004c40:	2201      	movs	r2, #1
 8004c42:	601a      	str	r2, [r3, #0]
				__HAL_TIM_SET_COMPARE(&htim4,TIM_CHANNEL_2,600+10*reload/ratio_seat);
 8004c44:	4b37      	ldr	r3, [pc, #220]	; (8004d24 <_Z7shooterv+0x2d4>)
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 8004c4c:	639a      	str	r2, [r3, #56]	; 0x38
				angle_seat = reload;
 8004c4e:	4930      	ldr	r1, [pc, #192]	; (8004d10 <_Z7shooterv+0x2c0>)
 8004c50:	f04f 0200 	mov.w	r2, #0
 8004c54:	4b36      	ldr	r3, [pc, #216]	; (8004d30 <_Z7shooterv+0x2e0>)
 8004c56:	e9c1 2300 	strd	r2, r3, [r1]
				seat_ok = 1;
 8004c5a:	4b33      	ldr	r3, [pc, #204]	; (8004d28 <_Z7shooterv+0x2d8>)
 8004c5c:	2201      	movs	r2, #1
 8004c5e:	601a      	str	r2, [r3, #0]
				__HAL_TIM_SET_COMPARE(&htim4,TIM_CHANNEL_2,600+10*reload/ratio_seat);
 8004c60:	4b30      	ldr	r3, [pc, #192]	; (8004d24 <_Z7shooterv+0x2d4>)
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 8004c68:	639a      	str	r2, [r3, #56]	; 0x38
				angle_seat = reload;
 8004c6a:	4929      	ldr	r1, [pc, #164]	; (8004d10 <_Z7shooterv+0x2c0>)
 8004c6c:	f04f 0200 	mov.w	r2, #0
 8004c70:	4b2f      	ldr	r3, [pc, #188]	; (8004d30 <_Z7shooterv+0x2e0>)
 8004c72:	e9c1 2300 	strd	r2, r3, [r1]
				seat_ok = 1;
 8004c76:	4b2c      	ldr	r3, [pc, #176]	; (8004d28 <_Z7shooterv+0x2d8>)
 8004c78:	2201      	movs	r2, #1
 8004c7a:	601a      	str	r2, [r3, #0]
		if(target_length > actual_length){
 8004c7c:	4b22      	ldr	r3, [pc, #136]	; (8004d08 <_Z7shooterv+0x2b8>)
 8004c7e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004c82:	4b20      	ldr	r3, [pc, #128]	; (8004d04 <_Z7shooterv+0x2b4>)
 8004c84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c88:	f7fb ff12 	bl	8000ab0 <__aeabi_dcmpgt>
 8004c8c:	4603      	mov	r3, r0
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d058      	beq.n	8004d44 <_Z7shooterv+0x2f4>
			if(check_hook == 0){
 8004c92:	4b28      	ldr	r3, [pc, #160]	; (8004d34 <_Z7shooterv+0x2e4>)
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d10a      	bne.n	8004cb0 <_Z7shooterv+0x260>
				delay = 0;
 8004c9a:	4b27      	ldr	r3, [pc, #156]	; (8004d38 <_Z7shooterv+0x2e8>)
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	601a      	str	r2, [r3, #0]
				__HAL_TIM_SET_COMPARE(&htim4,TIM_CHANNEL_1,600+10*hold); //Hook
 8004ca0:	4b20      	ldr	r3, [pc, #128]	; (8004d24 <_Z7shooterv+0x2d4>)
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f240 228a 	movw	r2, #650	; 0x28a
 8004ca8:	635a      	str	r2, [r3, #52]	; 0x34
				check_hook = 1;
 8004caa:	4b22      	ldr	r3, [pc, #136]	; (8004d34 <_Z7shooterv+0x2e4>)
 8004cac:	2201      	movs	r2, #1
 8004cae:	601a      	str	r2, [r3, #0]
			check_fire = 0;
 8004cb0:	4b22      	ldr	r3, [pc, #136]	; (8004d3c <_Z7shooterv+0x2ec>)
 8004cb2:	2200      	movs	r2, #0
 8004cb4:	601a      	str	r2, [r3, #0]
			if(delay <= 300) delay++;
 8004cb6:	4b20      	ldr	r3, [pc, #128]	; (8004d38 <_Z7shooterv+0x2e8>)
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8004cbe:	dc05      	bgt.n	8004ccc <_Z7shooterv+0x27c>
 8004cc0:	4b1d      	ldr	r3, [pc, #116]	; (8004d38 <_Z7shooterv+0x2e8>)
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	3301      	adds	r3, #1
 8004cc6:	4a1c      	ldr	r2, [pc, #112]	; (8004d38 <_Z7shooterv+0x2e8>)
 8004cc8:	6013      	str	r3, [r2, #0]
}
 8004cca:	e08f      	b.n	8004dec <_Z7shooterv+0x39c>
			else if(delay > 300){
 8004ccc:	4b1a      	ldr	r3, [pc, #104]	; (8004d38 <_Z7shooterv+0x2e8>)
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8004cd4:	f340 808a 	ble.w	8004dec <_Z7shooterv+0x39c>
				HAL_GPIO_WritePin(GPIOC,GPIO_PIN_11,GPIO_PIN_SET); //Roll
 8004cd8:	2201      	movs	r2, #1
 8004cda:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004cde:	4818      	ldr	r0, [pc, #96]	; (8004d40 <_Z7shooterv+0x2f0>)
 8004ce0:	f002 f8ce 	bl	8006e80 <HAL_GPIO_WritePin>
}
 8004ce4:	e082      	b.n	8004dec <_Z7shooterv+0x39c>
 8004ce6:	bf00      	nop
 8004ce8:	2955385e 	.word	0x2955385e
 8004cec:	404f6a7a 	.word	0x404f6a7a
 8004cf0:	200000ec 	.word	0x200000ec
 8004cf4:	20001a0c 	.word	0x20001a0c
 8004cf8:	40af4000 	.word	0x40af4000
 8004cfc:	40768000 	.word	0x40768000
 8004d00:	20001a10 	.word	0x20001a10
 8004d04:	200019f0 	.word	0x200019f0
 8004d08:	200019e8 	.word	0x200019e8
 8004d0c:	20000010 	.word	0x20000010
 8004d10:	20000008 	.word	0x20000008
 8004d14:	3ff00000 	.word	0x3ff00000
 8004d18:	40240000 	.word	0x40240000
 8004d1c:	3ff80000 	.word	0x3ff80000
 8004d20:	4082c000 	.word	0x4082c000
 8004d24:	200001c4 	.word	0x200001c4
 8004d28:	200019f8 	.word	0x200019f8
 8004d2c:	40668000 	.word	0x40668000
 8004d30:	40568000 	.word	0x40568000
 8004d34:	200019fc 	.word	0x200019fc
 8004d38:	20001a04 	.word	0x20001a04
 8004d3c:	20001a00 	.word	0x20001a00
 8004d40:	40020800 	.word	0x40020800
			HAL_GPIO_WritePin(GPIOC,GPIO_PIN_11,GPIO_PIN_RESET); //Stop
 8004d44:	2200      	movs	r2, #0
 8004d46:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004d4a:	4829      	ldr	r0, [pc, #164]	; (8004df0 <_Z7shooterv+0x3a0>)
 8004d4c:	f002 f898 	bl	8006e80 <HAL_GPIO_WritePin>
			if(ev_ok == 1 && hz_ok == 1 && seat_ok == 1){
 8004d50:	4b28      	ldr	r3, [pc, #160]	; (8004df4 <_Z7shooterv+0x3a4>)
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	2b01      	cmp	r3, #1
 8004d56:	d149      	bne.n	8004dec <_Z7shooterv+0x39c>
 8004d58:	4b27      	ldr	r3, [pc, #156]	; (8004df8 <_Z7shooterv+0x3a8>)
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	2b01      	cmp	r3, #1
 8004d5e:	d145      	bne.n	8004dec <_Z7shooterv+0x39c>
 8004d60:	4b26      	ldr	r3, [pc, #152]	; (8004dfc <_Z7shooterv+0x3ac>)
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	2b01      	cmp	r3, #1
 8004d66:	d141      	bne.n	8004dec <_Z7shooterv+0x39c>
				if(check_fire == 0){
 8004d68:	4b25      	ldr	r3, [pc, #148]	; (8004e00 <_Z7shooterv+0x3b0>)
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d111      	bne.n	8004d94 <_Z7shooterv+0x344>
					delay++;
 8004d70:	4b24      	ldr	r3, [pc, #144]	; (8004e04 <_Z7shooterv+0x3b4>)
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	3301      	adds	r3, #1
 8004d76:	4a23      	ldr	r2, [pc, #140]	; (8004e04 <_Z7shooterv+0x3b4>)
 8004d78:	6013      	str	r3, [r2, #0]
					if(delay > 600){
 8004d7a:	4b22      	ldr	r3, [pc, #136]	; (8004e04 <_Z7shooterv+0x3b4>)
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 8004d82:	dd07      	ble.n	8004d94 <_Z7shooterv+0x344>
						__HAL_TIM_SET_COMPARE(&htim4,TIM_CHANNEL_1,600+10*fire);//Fire
 8004d84:	4b20      	ldr	r3, [pc, #128]	; (8004e08 <_Z7shooterv+0x3b8>)
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	f44f 7270 	mov.w	r2, #960	; 0x3c0
 8004d8c:	635a      	str	r2, [r3, #52]	; 0x34
						check_fire = 1;
 8004d8e:	4b1c      	ldr	r3, [pc, #112]	; (8004e00 <_Z7shooterv+0x3b0>)
 8004d90:	2201      	movs	r2, #1
 8004d92:	601a      	str	r2, [r3, #0]
				if(check_fire == 1){
 8004d94:	4b1a      	ldr	r3, [pc, #104]	; (8004e00 <_Z7shooterv+0x3b0>)
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	2b01      	cmp	r3, #1
 8004d9a:	d127      	bne.n	8004dec <_Z7shooterv+0x39c>
					check_hook = 0;
 8004d9c:	4b1b      	ldr	r3, [pc, #108]	; (8004e0c <_Z7shooterv+0x3bc>)
 8004d9e:	2200      	movs	r2, #0
 8004da0:	601a      	str	r2, [r3, #0]
					target_length = 0.0;
 8004da2:	491b      	ldr	r1, [pc, #108]	; (8004e10 <_Z7shooterv+0x3c0>)
 8004da4:	f04f 0200 	mov.w	r2, #0
 8004da8:	f04f 0300 	mov.w	r3, #0
 8004dac:	e9c1 2300 	strd	r2, r3, [r1]
					actual_length = 0.0;
 8004db0:	4918      	ldr	r1, [pc, #96]	; (8004e14 <_Z7shooterv+0x3c4>)
 8004db2:	f04f 0200 	mov.w	r2, #0
 8004db6:	f04f 0300 	mov.w	r3, #0
 8004dba:	e9c1 2300 	strd	r2, r3, [r1]
					angle_st = 0.0;
 8004dbe:	4916      	ldr	r1, [pc, #88]	; (8004e18 <_Z7shooterv+0x3c8>)
 8004dc0:	f04f 0200 	mov.w	r2, #0
 8004dc4:	f04f 0300 	mov.w	r3, #0
 8004dc8:	e9c1 2300 	strd	r2, r3, [r1]
					seat_ok = 0;
 8004dcc:	4b0b      	ldr	r3, [pc, #44]	; (8004dfc <_Z7shooterv+0x3ac>)
 8004dce:	2200      	movs	r2, #0
 8004dd0:	601a      	str	r2, [r3, #0]
					if(return_value < 8 )	return_value ++;
 8004dd2:	4b12      	ldr	r3, [pc, #72]	; (8004e1c <_Z7shooterv+0x3cc>)
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	2b07      	cmp	r3, #7
 8004dd8:	dc05      	bgt.n	8004de6 <_Z7shooterv+0x396>
 8004dda:	4b10      	ldr	r3, [pc, #64]	; (8004e1c <_Z7shooterv+0x3cc>)
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	3301      	adds	r3, #1
 8004de0:	4a0e      	ldr	r2, [pc, #56]	; (8004e1c <_Z7shooterv+0x3cc>)
 8004de2:	6013      	str	r3, [r2, #0]
}
 8004de4:	e002      	b.n	8004dec <_Z7shooterv+0x39c>
					else	return_value = 0;
 8004de6:	4b0d      	ldr	r3, [pc, #52]	; (8004e1c <_Z7shooterv+0x3cc>)
 8004de8:	2200      	movs	r2, #0
 8004dea:	601a      	str	r2, [r3, #0]
}
 8004dec:	bf00      	nop
 8004dee:	bd98      	pop	{r3, r4, r7, pc}
 8004df0:	40020800 	.word	0x40020800
 8004df4:	20001a34 	.word	0x20001a34
 8004df8:	20001a30 	.word	0x20001a30
 8004dfc:	200019f8 	.word	0x200019f8
 8004e00:	20001a00 	.word	0x20001a00
 8004e04:	20001a04 	.word	0x20001a04
 8004e08:	200001c4 	.word	0x200001c4
 8004e0c:	200019fc 	.word	0x200019fc
 8004e10:	200019e8 	.word	0x200019e8
 8004e14:	200019f0 	.word	0x200019f0
 8004e18:	20001a10 	.word	0x20001a10
 8004e1c:	20001a08 	.word	0x20001a08

08004e20 <_Z12shooter_basev>:

//double P_ev = 0.3;
//double I_ev = 0.0;
//double D_ev = 0.007;

void shooter_base(){
 8004e20:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e24:	af00      	add	r7, sp, #0

//horizontal angle
	enc_hz = __HAL_TIM_GetCounter(&htim2);
 8004e26:	4b84      	ldr	r3, [pc, #528]	; (8005038 <_Z12shooter_basev+0x218>)
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e2c:	b21a      	sxth	r2, r3
 8004e2e:	4b83      	ldr	r3, [pc, #524]	; (800503c <_Z12shooter_basev+0x21c>)
 8004e30:	801a      	strh	r2, [r3, #0]
	angle_hz += 360*((double)enc_hz/(4*resolution_hz*ratio_hz))*2;	//PV
 8004e32:	4b82      	ldr	r3, [pc, #520]	; (800503c <_Z12shooter_basev+0x21c>)
 8004e34:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004e38:	4618      	mov	r0, r3
 8004e3a:	f7fb fb3f 	bl	80004bc <__aeabi_i2d>
 8004e3e:	a372      	add	r3, pc, #456	; (adr r3, 8005008 <_Z12shooter_basev+0x1e8>)
 8004e40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e44:	f7fb fcce 	bl	80007e4 <__aeabi_ddiv>
 8004e48:	4602      	mov	r2, r0
 8004e4a:	460b      	mov	r3, r1
 8004e4c:	4610      	mov	r0, r2
 8004e4e:	4619      	mov	r1, r3
 8004e50:	f04f 0200 	mov.w	r2, #0
 8004e54:	4b7a      	ldr	r3, [pc, #488]	; (8005040 <_Z12shooter_basev+0x220>)
 8004e56:	f7fb fb9b 	bl	8000590 <__aeabi_dmul>
 8004e5a:	4602      	mov	r2, r0
 8004e5c:	460b      	mov	r3, r1
 8004e5e:	4610      	mov	r0, r2
 8004e60:	4619      	mov	r1, r3
 8004e62:	4602      	mov	r2, r0
 8004e64:	460b      	mov	r3, r1
 8004e66:	f7fb f9dd 	bl	8000224 <__adddf3>
 8004e6a:	4602      	mov	r2, r0
 8004e6c:	460b      	mov	r3, r1
 8004e6e:	4610      	mov	r0, r2
 8004e70:	4619      	mov	r1, r3
 8004e72:	4b74      	ldr	r3, [pc, #464]	; (8005044 <_Z12shooter_basev+0x224>)
 8004e74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e78:	f7fb f9d4 	bl	8000224 <__adddf3>
 8004e7c:	4602      	mov	r2, r0
 8004e7e:	460b      	mov	r3, r1
 8004e80:	4970      	ldr	r1, [pc, #448]	; (8005044 <_Z12shooter_basev+0x224>)
 8004e82:	e9c1 2300 	strd	r2, r3, [r1]
	__HAL_TIM_SetCounter(&htim2, 0);
 8004e86:	4b6c      	ldr	r3, [pc, #432]	; (8005038 <_Z12shooter_basev+0x218>)
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	2200      	movs	r2, #0
 8004e8c:	625a      	str	r2, [r3, #36]	; 0x24

	//et
	et_hz = target_hz - angle_hz;
 8004e8e:	4b6e      	ldr	r3, [pc, #440]	; (8005048 <_Z12shooter_basev+0x228>)
 8004e90:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004e94:	4b6b      	ldr	r3, [pc, #428]	; (8005044 <_Z12shooter_basev+0x224>)
 8004e96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e9a:	f7fb f9c1 	bl	8000220 <__aeabi_dsub>
 8004e9e:	4602      	mov	r2, r0
 8004ea0:	460b      	mov	r3, r1
 8004ea2:	496a      	ldr	r1, [pc, #424]	; (800504c <_Z12shooter_basev+0x22c>)
 8004ea4:	e9c1 2300 	strd	r2, r3, [r1]
	sigma_et_hz += et_hz;
 8004ea8:	4b69      	ldr	r3, [pc, #420]	; (8005050 <_Z12shooter_basev+0x230>)
 8004eaa:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004eae:	4b67      	ldr	r3, [pc, #412]	; (800504c <_Z12shooter_basev+0x22c>)
 8004eb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004eb4:	f7fb f9b6 	bl	8000224 <__adddf3>
 8004eb8:	4602      	mov	r2, r0
 8004eba:	460b      	mov	r3, r1
 8004ebc:	4964      	ldr	r1, [pc, #400]	; (8005050 <_Z12shooter_basev+0x230>)
 8004ebe:	e9c1 2300 	strd	r2, r3, [r1]

	//ut -> pulse
	ut_hz = P_hz*et_hz + I_hz*sigma_et_hz*span_hz + D_hz*(et_hz-last_et_hz)/span_hz;	//PID Control
 8004ec2:	4b62      	ldr	r3, [pc, #392]	; (800504c <_Z12shooter_basev+0x22c>)
 8004ec4:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004ec8:	f04f 0200 	mov.w	r2, #0
 8004ecc:	4b61      	ldr	r3, [pc, #388]	; (8005054 <_Z12shooter_basev+0x234>)
 8004ece:	f7fb fb5f 	bl	8000590 <__aeabi_dmul>
 8004ed2:	4602      	mov	r2, r0
 8004ed4:	460b      	mov	r3, r1
 8004ed6:	4692      	mov	sl, r2
 8004ed8:	469b      	mov	fp, r3
 8004eda:	4b5d      	ldr	r3, [pc, #372]	; (8005050 <_Z12shooter_basev+0x230>)
 8004edc:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004ee0:	a34b      	add	r3, pc, #300	; (adr r3, 8005010 <_Z12shooter_basev+0x1f0>)
 8004ee2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ee6:	f7fb fb53 	bl	8000590 <__aeabi_dmul>
 8004eea:	4602      	mov	r2, r0
 8004eec:	460b      	mov	r3, r1
 8004eee:	4610      	mov	r0, r2
 8004ef0:	4619      	mov	r1, r3
 8004ef2:	a349      	add	r3, pc, #292	; (adr r3, 8005018 <_Z12shooter_basev+0x1f8>)
 8004ef4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ef8:	f7fb fb4a 	bl	8000590 <__aeabi_dmul>
 8004efc:	4602      	mov	r2, r0
 8004efe:	460b      	mov	r3, r1
 8004f00:	4650      	mov	r0, sl
 8004f02:	4659      	mov	r1, fp
 8004f04:	f7fb f98e 	bl	8000224 <__adddf3>
 8004f08:	4602      	mov	r2, r0
 8004f0a:	460b      	mov	r3, r1
 8004f0c:	4692      	mov	sl, r2
 8004f0e:	469b      	mov	fp, r3
 8004f10:	4b4e      	ldr	r3, [pc, #312]	; (800504c <_Z12shooter_basev+0x22c>)
 8004f12:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004f16:	4b50      	ldr	r3, [pc, #320]	; (8005058 <_Z12shooter_basev+0x238>)
 8004f18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f1c:	f7fb f980 	bl	8000220 <__aeabi_dsub>
 8004f20:	4602      	mov	r2, r0
 8004f22:	460b      	mov	r3, r1
 8004f24:	4610      	mov	r0, r2
 8004f26:	4619      	mov	r1, r3
 8004f28:	a33d      	add	r3, pc, #244	; (adr r3, 8005020 <_Z12shooter_basev+0x200>)
 8004f2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f2e:	f7fb fb2f 	bl	8000590 <__aeabi_dmul>
 8004f32:	4602      	mov	r2, r0
 8004f34:	460b      	mov	r3, r1
 8004f36:	4610      	mov	r0, r2
 8004f38:	4619      	mov	r1, r3
 8004f3a:	a337      	add	r3, pc, #220	; (adr r3, 8005018 <_Z12shooter_basev+0x1f8>)
 8004f3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f40:	f7fb fc50 	bl	80007e4 <__aeabi_ddiv>
 8004f44:	4602      	mov	r2, r0
 8004f46:	460b      	mov	r3, r1
 8004f48:	4650      	mov	r0, sl
 8004f4a:	4659      	mov	r1, fp
 8004f4c:	f7fb f96a 	bl	8000224 <__adddf3>
 8004f50:	4602      	mov	r2, r0
 8004f52:	460b      	mov	r3, r1
 8004f54:	4941      	ldr	r1, [pc, #260]	; (800505c <_Z12shooter_basev+0x23c>)
 8004f56:	e9c1 2300 	strd	r2, r3, [r1]
	if(ut_hz > 0.2) ut_hz = 0.2;
 8004f5a:	4b40      	ldr	r3, [pc, #256]	; (800505c <_Z12shooter_basev+0x23c>)
 8004f5c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004f60:	a331      	add	r3, pc, #196	; (adr r3, 8005028 <_Z12shooter_basev+0x208>)
 8004f62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f66:	f7fb fda3 	bl	8000ab0 <__aeabi_dcmpgt>
 8004f6a:	4603      	mov	r3, r0
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d006      	beq.n	8004f7e <_Z12shooter_basev+0x15e>
 8004f70:	493a      	ldr	r1, [pc, #232]	; (800505c <_Z12shooter_basev+0x23c>)
 8004f72:	a32d      	add	r3, pc, #180	; (adr r3, 8005028 <_Z12shooter_basev+0x208>)
 8004f74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f78:	e9c1 2300 	strd	r2, r3, [r1]
 8004f7c:	e010      	b.n	8004fa0 <_Z12shooter_basev+0x180>
	else if(ut_hz < -0.2) ut_hz = -0.2;
 8004f7e:	4b37      	ldr	r3, [pc, #220]	; (800505c <_Z12shooter_basev+0x23c>)
 8004f80:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004f84:	a32a      	add	r3, pc, #168	; (adr r3, 8005030 <_Z12shooter_basev+0x210>)
 8004f86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f8a:	f7fb fd73 	bl	8000a74 <__aeabi_dcmplt>
 8004f8e:	4603      	mov	r3, r0
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d005      	beq.n	8004fa0 <_Z12shooter_basev+0x180>
 8004f94:	4931      	ldr	r1, [pc, #196]	; (800505c <_Z12shooter_basev+0x23c>)
 8004f96:	a326      	add	r3, pc, #152	; (adr r3, 8005030 <_Z12shooter_basev+0x210>)
 8004f98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f9c:	e9c1 2300 	strd	r2, r3, [r1]

	if(ut_hz>0){
 8004fa0:	4b2e      	ldr	r3, [pc, #184]	; (800505c <_Z12shooter_basev+0x23c>)
 8004fa2:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004fa6:	f04f 0200 	mov.w	r2, #0
 8004faa:	f04f 0300 	mov.w	r3, #0
 8004fae:	f7fb fd7f 	bl	8000ab0 <__aeabi_dcmpgt>
 8004fb2:	4603      	mov	r3, r0
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d00c      	beq.n	8004fd2 <_Z12shooter_basev+0x1b2>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);
 8004fb8:	2201      	movs	r2, #1
 8004fba:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004fbe:	4828      	ldr	r0, [pc, #160]	; (8005060 <_Z12shooter_basev+0x240>)
 8004fc0:	f001 ff5e 	bl	8006e80 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 8004fc4:	2200      	movs	r2, #0
 8004fc6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004fca:	4825      	ldr	r0, [pc, #148]	; (8005060 <_Z12shooter_basev+0x240>)
 8004fcc:	f001 ff58 	bl	8006e80 <HAL_GPIO_WritePin>
 8004fd0:	e060      	b.n	8005094 <_Z12shooter_basev+0x274>
	}
	else if(ut_hz<0){
 8004fd2:	4b22      	ldr	r3, [pc, #136]	; (800505c <_Z12shooter_basev+0x23c>)
 8004fd4:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004fd8:	f04f 0200 	mov.w	r2, #0
 8004fdc:	f04f 0300 	mov.w	r3, #0
 8004fe0:	f7fb fd48 	bl	8000a74 <__aeabi_dcmplt>
 8004fe4:	4603      	mov	r3, r0
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d03c      	beq.n	8005064 <_Z12shooter_basev+0x244>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 8004fea:	2200      	movs	r2, #0
 8004fec:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004ff0:	481b      	ldr	r0, [pc, #108]	; (8005060 <_Z12shooter_basev+0x240>)
 8004ff2:	f001 ff45 	bl	8006e80 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 8004ff6:	2201      	movs	r2, #1
 8004ff8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004ffc:	4818      	ldr	r0, [pc, #96]	; (8005060 <_Z12shooter_basev+0x240>)
 8004ffe:	f001 ff3f 	bl	8006e80 <HAL_GPIO_WritePin>
 8005002:	e047      	b.n	8005094 <_Z12shooter_basev+0x274>
 8005004:	f3af 8000 	nop.w
 8005008:	00000000 	.word	0x00000000
 800500c:	40d77000 	.word	0x40d77000
 8005010:	bc6a7efa 	.word	0xbc6a7efa
 8005014:	3f689374 	.word	0x3f689374
 8005018:	d2f1a9fc 	.word	0xd2f1a9fc
 800501c:	3f50624d 	.word	0x3f50624d
 8005020:	d2f1a9fc 	.word	0xd2f1a9fc
 8005024:	3f70624d 	.word	0x3f70624d
 8005028:	9999999a 	.word	0x9999999a
 800502c:	3fc99999 	.word	0x3fc99999
 8005030:	9999999a 	.word	0x9999999a
 8005034:	bfc99999 	.word	0xbfc99999
 8005038:	20000134 	.word	0x20000134
 800503c:	20001a18 	.word	0x20001a18
 8005040:	40768000 	.word	0x40768000
 8005044:	200000c0 	.word	0x200000c0
 8005048:	20001a20 	.word	0x20001a20
 800504c:	20001a38 	.word	0x20001a38
 8005050:	20001a48 	.word	0x20001a48
 8005054:	3fd00000 	.word	0x3fd00000
 8005058:	20001a68 	.word	0x20001a68
 800505c:	20001a58 	.word	0x20001a58
 8005060:	40020400 	.word	0x40020400
	}
	else if(ut_hz==0){
 8005064:	4bb6      	ldr	r3, [pc, #728]	; (8005340 <_Z12shooter_basev+0x520>)
 8005066:	e9d3 0100 	ldrd	r0, r1, [r3]
 800506a:	f04f 0200 	mov.w	r2, #0
 800506e:	f04f 0300 	mov.w	r3, #0
 8005072:	f7fb fcf5 	bl	8000a60 <__aeabi_dcmpeq>
 8005076:	4603      	mov	r3, r0
 8005078:	2b00      	cmp	r3, #0
 800507a:	d00b      	beq.n	8005094 <_Z12shooter_basev+0x274>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 800507c:	2200      	movs	r2, #0
 800507e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005082:	48b0      	ldr	r0, [pc, #704]	; (8005344 <_Z12shooter_basev+0x524>)
 8005084:	f001 fefc 	bl	8006e80 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 8005088:	2200      	movs	r2, #0
 800508a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800508e:	48ad      	ldr	r0, [pc, #692]	; (8005344 <_Z12shooter_basev+0x524>)
 8005090:	f001 fef6 	bl	8006e80 <HAL_GPIO_WritePin>
	}
	__HAL_TIM_SET_COMPARE(&htim12,TIM_CHANNEL_2,fabs(ut_hz)*20000);
 8005094:	4baa      	ldr	r3, [pc, #680]	; (8005340 <_Z12shooter_basev+0x520>)
 8005096:	e9d3 2300 	ldrd	r2, r3, [r3]
 800509a:	4690      	mov	r8, r2
 800509c:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
 80050a0:	a39d      	add	r3, pc, #628	; (adr r3, 8005318 <_Z12shooter_basev+0x4f8>)
 80050a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050a6:	4640      	mov	r0, r8
 80050a8:	4649      	mov	r1, r9
 80050aa:	f7fb fa71 	bl	8000590 <__aeabi_dmul>
 80050ae:	4602      	mov	r2, r0
 80050b0:	460b      	mov	r3, r1
 80050b2:	49a5      	ldr	r1, [pc, #660]	; (8005348 <_Z12shooter_basev+0x528>)
 80050b4:	680e      	ldr	r6, [r1, #0]
 80050b6:	4610      	mov	r0, r2
 80050b8:	4619      	mov	r1, r3
 80050ba:	f7fb fd03 	bl	8000ac4 <__aeabi_d2uiz>
 80050be:	4603      	mov	r3, r0
 80050c0:	63b3      	str	r3, [r6, #56]	; 0x38

	//record et
	last_et_hz = et_hz;
 80050c2:	4ba2      	ldr	r3, [pc, #648]	; (800534c <_Z12shooter_basev+0x52c>)
 80050c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050c8:	49a1      	ldr	r1, [pc, #644]	; (8005350 <_Z12shooter_basev+0x530>)
 80050ca:	e9c1 2300 	strd	r2, r3, [r1]

//elevation angle
	enc_ev = __HAL_TIM_GetCounter(&htim3);
 80050ce:	4ba1      	ldr	r3, [pc, #644]	; (8005354 <_Z12shooter_basev+0x534>)
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050d4:	b21a      	sxth	r2, r3
 80050d6:	4ba0      	ldr	r3, [pc, #640]	; (8005358 <_Z12shooter_basev+0x538>)
 80050d8:	801a      	strh	r2, [r3, #0]
	angle_ev += 360*((double)enc_ev/(4*resolution_ev*ratio_ev))*2;	//PV
 80050da:	4b9f      	ldr	r3, [pc, #636]	; (8005358 <_Z12shooter_basev+0x538>)
 80050dc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80050e0:	4618      	mov	r0, r3
 80050e2:	f7fb f9eb 	bl	80004bc <__aeabi_i2d>
 80050e6:	f04f 0200 	mov.w	r2, #0
 80050ea:	4b9c      	ldr	r3, [pc, #624]	; (800535c <_Z12shooter_basev+0x53c>)
 80050ec:	f7fb fb7a 	bl	80007e4 <__aeabi_ddiv>
 80050f0:	4602      	mov	r2, r0
 80050f2:	460b      	mov	r3, r1
 80050f4:	4610      	mov	r0, r2
 80050f6:	4619      	mov	r1, r3
 80050f8:	f04f 0200 	mov.w	r2, #0
 80050fc:	4b98      	ldr	r3, [pc, #608]	; (8005360 <_Z12shooter_basev+0x540>)
 80050fe:	f7fb fa47 	bl	8000590 <__aeabi_dmul>
 8005102:	4602      	mov	r2, r0
 8005104:	460b      	mov	r3, r1
 8005106:	4610      	mov	r0, r2
 8005108:	4619      	mov	r1, r3
 800510a:	4602      	mov	r2, r0
 800510c:	460b      	mov	r3, r1
 800510e:	f7fb f889 	bl	8000224 <__adddf3>
 8005112:	4602      	mov	r2, r0
 8005114:	460b      	mov	r3, r1
 8005116:	4610      	mov	r0, r2
 8005118:	4619      	mov	r1, r3
 800511a:	4b92      	ldr	r3, [pc, #584]	; (8005364 <_Z12shooter_basev+0x544>)
 800511c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005120:	f7fb f880 	bl	8000224 <__adddf3>
 8005124:	4602      	mov	r2, r0
 8005126:	460b      	mov	r3, r1
 8005128:	498e      	ldr	r1, [pc, #568]	; (8005364 <_Z12shooter_basev+0x544>)
 800512a:	e9c1 2300 	strd	r2, r3, [r1]
	__HAL_TIM_SetCounter(&htim3, 0);
 800512e:	4b89      	ldr	r3, [pc, #548]	; (8005354 <_Z12shooter_basev+0x534>)
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	2200      	movs	r2, #0
 8005134:	625a      	str	r2, [r3, #36]	; 0x24

	//et
	et_ev = target_ev - angle_ev;
 8005136:	4b8c      	ldr	r3, [pc, #560]	; (8005368 <_Z12shooter_basev+0x548>)
 8005138:	e9d3 0100 	ldrd	r0, r1, [r3]
 800513c:	4b89      	ldr	r3, [pc, #548]	; (8005364 <_Z12shooter_basev+0x544>)
 800513e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005142:	f7fb f86d 	bl	8000220 <__aeabi_dsub>
 8005146:	4602      	mov	r2, r0
 8005148:	460b      	mov	r3, r1
 800514a:	4988      	ldr	r1, [pc, #544]	; (800536c <_Z12shooter_basev+0x54c>)
 800514c:	e9c1 2300 	strd	r2, r3, [r1]
	sigma_et_ev += et_ev;
 8005150:	4b87      	ldr	r3, [pc, #540]	; (8005370 <_Z12shooter_basev+0x550>)
 8005152:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005156:	4b85      	ldr	r3, [pc, #532]	; (800536c <_Z12shooter_basev+0x54c>)
 8005158:	e9d3 2300 	ldrd	r2, r3, [r3]
 800515c:	f7fb f862 	bl	8000224 <__adddf3>
 8005160:	4602      	mov	r2, r0
 8005162:	460b      	mov	r3, r1
 8005164:	4982      	ldr	r1, [pc, #520]	; (8005370 <_Z12shooter_basev+0x550>)
 8005166:	e9c1 2300 	strd	r2, r3, [r1]

	//ut -> pulse
	ut_ev = P_ev*et_ev + I_ev*sigma_et_ev*span_ev + D_ev*(et_ev-last_et_ev)/span_ev;	//PID Control
 800516a:	4b80      	ldr	r3, [pc, #512]	; (800536c <_Z12shooter_basev+0x54c>)
 800516c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005170:	a36b      	add	r3, pc, #428	; (adr r3, 8005320 <_Z12shooter_basev+0x500>)
 8005172:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005176:	f7fb fa0b 	bl	8000590 <__aeabi_dmul>
 800517a:	4602      	mov	r2, r0
 800517c:	460b      	mov	r3, r1
 800517e:	4690      	mov	r8, r2
 8005180:	4699      	mov	r9, r3
 8005182:	4b7b      	ldr	r3, [pc, #492]	; (8005370 <_Z12shooter_basev+0x550>)
 8005184:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005188:	f04f 0200 	mov.w	r2, #0
 800518c:	f04f 0300 	mov.w	r3, #0
 8005190:	f7fb f9fe 	bl	8000590 <__aeabi_dmul>
 8005194:	4602      	mov	r2, r0
 8005196:	460b      	mov	r3, r1
 8005198:	4610      	mov	r0, r2
 800519a:	4619      	mov	r1, r3
 800519c:	a362      	add	r3, pc, #392	; (adr r3, 8005328 <_Z12shooter_basev+0x508>)
 800519e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051a2:	f7fb f9f5 	bl	8000590 <__aeabi_dmul>
 80051a6:	4602      	mov	r2, r0
 80051a8:	460b      	mov	r3, r1
 80051aa:	4640      	mov	r0, r8
 80051ac:	4649      	mov	r1, r9
 80051ae:	f7fb f839 	bl	8000224 <__adddf3>
 80051b2:	4602      	mov	r2, r0
 80051b4:	460b      	mov	r3, r1
 80051b6:	4690      	mov	r8, r2
 80051b8:	4699      	mov	r9, r3
 80051ba:	4b6c      	ldr	r3, [pc, #432]	; (800536c <_Z12shooter_basev+0x54c>)
 80051bc:	e9d3 0100 	ldrd	r0, r1, [r3]
 80051c0:	4b6c      	ldr	r3, [pc, #432]	; (8005374 <_Z12shooter_basev+0x554>)
 80051c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051c6:	f7fb f82b 	bl	8000220 <__aeabi_dsub>
 80051ca:	4602      	mov	r2, r0
 80051cc:	460b      	mov	r3, r1
 80051ce:	4610      	mov	r0, r2
 80051d0:	4619      	mov	r1, r3
 80051d2:	a357      	add	r3, pc, #348	; (adr r3, 8005330 <_Z12shooter_basev+0x510>)
 80051d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051d8:	f7fb f9da 	bl	8000590 <__aeabi_dmul>
 80051dc:	4602      	mov	r2, r0
 80051de:	460b      	mov	r3, r1
 80051e0:	4610      	mov	r0, r2
 80051e2:	4619      	mov	r1, r3
 80051e4:	a350      	add	r3, pc, #320	; (adr r3, 8005328 <_Z12shooter_basev+0x508>)
 80051e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051ea:	f7fb fafb 	bl	80007e4 <__aeabi_ddiv>
 80051ee:	4602      	mov	r2, r0
 80051f0:	460b      	mov	r3, r1
 80051f2:	4640      	mov	r0, r8
 80051f4:	4649      	mov	r1, r9
 80051f6:	f7fb f815 	bl	8000224 <__adddf3>
 80051fa:	4602      	mov	r2, r0
 80051fc:	460b      	mov	r3, r1
 80051fe:	495e      	ldr	r1, [pc, #376]	; (8005378 <_Z12shooter_basev+0x558>)
 8005200:	e9c1 2300 	strd	r2, r3, [r1]
	if(ut_ev > 0.3) ut_ev = 0.3;
 8005204:	4b5c      	ldr	r3, [pc, #368]	; (8005378 <_Z12shooter_basev+0x558>)
 8005206:	e9d3 0100 	ldrd	r0, r1, [r3]
 800520a:	a345      	add	r3, pc, #276	; (adr r3, 8005320 <_Z12shooter_basev+0x500>)
 800520c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005210:	f7fb fc4e 	bl	8000ab0 <__aeabi_dcmpgt>
 8005214:	4603      	mov	r3, r0
 8005216:	2b00      	cmp	r3, #0
 8005218:	d006      	beq.n	8005228 <_Z12shooter_basev+0x408>
 800521a:	4957      	ldr	r1, [pc, #348]	; (8005378 <_Z12shooter_basev+0x558>)
 800521c:	a340      	add	r3, pc, #256	; (adr r3, 8005320 <_Z12shooter_basev+0x500>)
 800521e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005222:	e9c1 2300 	strd	r2, r3, [r1]
 8005226:	e010      	b.n	800524a <_Z12shooter_basev+0x42a>
	else if(ut_ev < -0.3) ut_ev = -0.3;
 8005228:	4b53      	ldr	r3, [pc, #332]	; (8005378 <_Z12shooter_basev+0x558>)
 800522a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800522e:	a342      	add	r3, pc, #264	; (adr r3, 8005338 <_Z12shooter_basev+0x518>)
 8005230:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005234:	f7fb fc1e 	bl	8000a74 <__aeabi_dcmplt>
 8005238:	4603      	mov	r3, r0
 800523a:	2b00      	cmp	r3, #0
 800523c:	d005      	beq.n	800524a <_Z12shooter_basev+0x42a>
 800523e:	494e      	ldr	r1, [pc, #312]	; (8005378 <_Z12shooter_basev+0x558>)
 8005240:	a33d      	add	r3, pc, #244	; (adr r3, 8005338 <_Z12shooter_basev+0x518>)
 8005242:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005246:	e9c1 2300 	strd	r2, r3, [r1]

	if(ut_ev>0){
 800524a:	4b4b      	ldr	r3, [pc, #300]	; (8005378 <_Z12shooter_basev+0x558>)
 800524c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005250:	f04f 0200 	mov.w	r2, #0
 8005254:	f04f 0300 	mov.w	r3, #0
 8005258:	f7fb fc2a 	bl	8000ab0 <__aeabi_dcmpgt>
 800525c:	4603      	mov	r3, r0
 800525e:	2b00      	cmp	r3, #0
 8005260:	d00a      	beq.n	8005278 <_Z12shooter_basev+0x458>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 8005262:	2201      	movs	r2, #1
 8005264:	2101      	movs	r1, #1
 8005266:	4845      	ldr	r0, [pc, #276]	; (800537c <_Z12shooter_basev+0x55c>)
 8005268:	f001 fe0a 	bl	8006e80 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 800526c:	2200      	movs	r2, #0
 800526e:	2102      	movs	r1, #2
 8005270:	4842      	ldr	r0, [pc, #264]	; (800537c <_Z12shooter_basev+0x55c>)
 8005272:	f001 fe05 	bl	8006e80 <HAL_GPIO_WritePin>
 8005276:	e02c      	b.n	80052d2 <_Z12shooter_basev+0x4b2>
	}
	else if(ut_ev<0){
 8005278:	4b3f      	ldr	r3, [pc, #252]	; (8005378 <_Z12shooter_basev+0x558>)
 800527a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800527e:	f04f 0200 	mov.w	r2, #0
 8005282:	f04f 0300 	mov.w	r3, #0
 8005286:	f7fb fbf5 	bl	8000a74 <__aeabi_dcmplt>
 800528a:	4603      	mov	r3, r0
 800528c:	2b00      	cmp	r3, #0
 800528e:	d00a      	beq.n	80052a6 <_Z12shooter_basev+0x486>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 8005290:	2200      	movs	r2, #0
 8005292:	2101      	movs	r1, #1
 8005294:	4839      	ldr	r0, [pc, #228]	; (800537c <_Z12shooter_basev+0x55c>)
 8005296:	f001 fdf3 	bl	8006e80 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 800529a:	2201      	movs	r2, #1
 800529c:	2102      	movs	r1, #2
 800529e:	4837      	ldr	r0, [pc, #220]	; (800537c <_Z12shooter_basev+0x55c>)
 80052a0:	f001 fdee 	bl	8006e80 <HAL_GPIO_WritePin>
 80052a4:	e015      	b.n	80052d2 <_Z12shooter_basev+0x4b2>
	}
	else if(ut_ev==0){
 80052a6:	4b34      	ldr	r3, [pc, #208]	; (8005378 <_Z12shooter_basev+0x558>)
 80052a8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80052ac:	f04f 0200 	mov.w	r2, #0
 80052b0:	f04f 0300 	mov.w	r3, #0
 80052b4:	f7fb fbd4 	bl	8000a60 <__aeabi_dcmpeq>
 80052b8:	4603      	mov	r3, r0
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d009      	beq.n	80052d2 <_Z12shooter_basev+0x4b2>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 80052be:	2200      	movs	r2, #0
 80052c0:	2101      	movs	r1, #1
 80052c2:	482e      	ldr	r0, [pc, #184]	; (800537c <_Z12shooter_basev+0x55c>)
 80052c4:	f001 fddc 	bl	8006e80 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 80052c8:	2200      	movs	r2, #0
 80052ca:	2102      	movs	r1, #2
 80052cc:	482b      	ldr	r0, [pc, #172]	; (800537c <_Z12shooter_basev+0x55c>)
 80052ce:	f001 fdd7 	bl	8006e80 <HAL_GPIO_WritePin>
	}
	__HAL_TIM_SET_COMPARE(&htim12,TIM_CHANNEL_1,fabs(ut_ev)*20000);
 80052d2:	4b29      	ldr	r3, [pc, #164]	; (8005378 <_Z12shooter_basev+0x558>)
 80052d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052d8:	4614      	mov	r4, r2
 80052da:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 80052de:	a30e      	add	r3, pc, #56	; (adr r3, 8005318 <_Z12shooter_basev+0x4f8>)
 80052e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052e4:	4620      	mov	r0, r4
 80052e6:	4629      	mov	r1, r5
 80052e8:	f7fb f952 	bl	8000590 <__aeabi_dmul>
 80052ec:	4602      	mov	r2, r0
 80052ee:	460b      	mov	r3, r1
 80052f0:	4915      	ldr	r1, [pc, #84]	; (8005348 <_Z12shooter_basev+0x528>)
 80052f2:	680c      	ldr	r4, [r1, #0]
 80052f4:	4610      	mov	r0, r2
 80052f6:	4619      	mov	r1, r3
 80052f8:	f7fb fbe4 	bl	8000ac4 <__aeabi_d2uiz>
 80052fc:	4603      	mov	r3, r0
 80052fe:	6363      	str	r3, [r4, #52]	; 0x34

	//record et
	last_et_ev = et_ev;
 8005300:	4b1a      	ldr	r3, [pc, #104]	; (800536c <_Z12shooter_basev+0x54c>)
 8005302:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005306:	491b      	ldr	r1, [pc, #108]	; (8005374 <_Z12shooter_basev+0x554>)
 8005308:	e9c1 2300 	strd	r2, r3, [r1]
}
 800530c:	bf00      	nop
 800530e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005312:	bf00      	nop
 8005314:	f3af 8000 	nop.w
 8005318:	00000000 	.word	0x00000000
 800531c:	40d38800 	.word	0x40d38800
 8005320:	33333333 	.word	0x33333333
 8005324:	3fd33333 	.word	0x3fd33333
 8005328:	d2f1a9fc 	.word	0xd2f1a9fc
 800532c:	3f50624d 	.word	0x3f50624d
 8005330:	3126e979 	.word	0x3126e979
 8005334:	3f7cac08 	.word	0x3f7cac08
 8005338:	33333333 	.word	0x33333333
 800533c:	bfd33333 	.word	0xbfd33333
 8005340:	20001a58 	.word	0x20001a58
 8005344:	40020400 	.word	0x40020400
 8005348:	2000029c 	.word	0x2000029c
 800534c:	20001a38 	.word	0x20001a38
 8005350:	20001a68 	.word	0x20001a68
 8005354:	2000017c 	.word	0x2000017c
 8005358:	20001a1a 	.word	0x20001a1a
 800535c:	40af4000 	.word	0x40af4000
 8005360:	40768000 	.word	0x40768000
 8005364:	200000c8 	.word	0x200000c8
 8005368:	20001a28 	.word	0x20001a28
 800536c:	20001a40 	.word	0x20001a40
 8005370:	20001a50 	.word	0x20001a50
 8005374:	20001a70 	.word	0x20001a70
 8005378:	20001a60 	.word	0x20001a60
 800537c:	40020800 	.word	0x40020800

08005380 <_Z5Resetv>:
int ev_origin = 0;	//vertical
double hz_pos_limit = 60;
double hz_neg_limit = -60;
double ev_limit = 90;

void Reset(){
 8005380:	b580      	push	{r7, lr}
 8005382:	af00      	add	r7, sp, #0
	hz_origin = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4);
 8005384:	2110      	movs	r1, #16
 8005386:	485a      	ldr	r0, [pc, #360]	; (80054f0 <_Z5Resetv+0x170>)
 8005388:	f001 fd62 	bl	8006e50 <HAL_GPIO_ReadPin>
 800538c:	4603      	mov	r3, r0
 800538e:	461a      	mov	r2, r3
 8005390:	4b58      	ldr	r3, [pc, #352]	; (80054f4 <_Z5Resetv+0x174>)
 8005392:	601a      	str	r2, [r3, #0]
	ev_origin = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5);
 8005394:	2120      	movs	r1, #32
 8005396:	4856      	ldr	r0, [pc, #344]	; (80054f0 <_Z5Resetv+0x170>)
 8005398:	f001 fd5a 	bl	8006e50 <HAL_GPIO_ReadPin>
 800539c:	4603      	mov	r3, r0
 800539e:	461a      	mov	r2, r3
 80053a0:	4b55      	ldr	r3, [pc, #340]	; (80054f8 <_Z5Resetv+0x178>)
 80053a2:	601a      	str	r2, [r3, #0]

	if(ev_origin != 1){
 80053a4:	4b54      	ldr	r3, [pc, #336]	; (80054f8 <_Z5Resetv+0x178>)
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	2b01      	cmp	r3, #1
 80053aa:	d00a      	beq.n	80053c2 <_Z5Resetv+0x42>
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,GPIO_PIN_SET);
 80053ac:	2201      	movs	r2, #1
 80053ae:	2101      	movs	r1, #1
 80053b0:	4852      	ldr	r0, [pc, #328]	; (80054fc <_Z5Resetv+0x17c>)
 80053b2:	f001 fd65 	bl	8006e80 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_RESET);
 80053b6:	2200      	movs	r2, #0
 80053b8:	2102      	movs	r1, #2
 80053ba:	4850      	ldr	r0, [pc, #320]	; (80054fc <_Z5Resetv+0x17c>)
 80053bc:	f001 fd60 	bl	8006e80 <HAL_GPIO_WritePin>
 80053c0:	e010      	b.n	80053e4 <_Z5Resetv+0x64>
	}
	else{
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,GPIO_PIN_RESET);
 80053c2:	2200      	movs	r2, #0
 80053c4:	2101      	movs	r1, #1
 80053c6:	484d      	ldr	r0, [pc, #308]	; (80054fc <_Z5Resetv+0x17c>)
 80053c8:	f001 fd5a 	bl	8006e80 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_RESET);
 80053cc:	2200      	movs	r2, #0
 80053ce:	2102      	movs	r1, #2
 80053d0:	484a      	ldr	r0, [pc, #296]	; (80054fc <_Z5Resetv+0x17c>)
 80053d2:	f001 fd55 	bl	8006e80 <HAL_GPIO_WritePin>
		angle_ev = 0;
 80053d6:	494a      	ldr	r1, [pc, #296]	; (8005500 <_Z5Resetv+0x180>)
 80053d8:	f04f 0200 	mov.w	r2, #0
 80053dc:	f04f 0300 	mov.w	r3, #0
 80053e0:	e9c1 2300 	strd	r2, r3, [r1]
	}

	if(hz_origin != 1){
 80053e4:	4b43      	ldr	r3, [pc, #268]	; (80054f4 <_Z5Resetv+0x174>)
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	2b01      	cmp	r3, #1
 80053ea:	d061      	beq.n	80054b0 <_Z5Resetv+0x130>
		if(angle_hz > 0){
 80053ec:	4b45      	ldr	r3, [pc, #276]	; (8005504 <_Z5Resetv+0x184>)
 80053ee:	e9d3 0100 	ldrd	r0, r1, [r3]
 80053f2:	f04f 0200 	mov.w	r2, #0
 80053f6:	f04f 0300 	mov.w	r3, #0
 80053fa:	f7fb fb59 	bl	8000ab0 <__aeabi_dcmpgt>
 80053fe:	4603      	mov	r3, r0
 8005400:	2b00      	cmp	r3, #0
 8005402:	d00c      	beq.n	800541e <_Z5Resetv+0x9e>
			HAL_GPIO_WritePin(GPIOB,GPIO_PIN_8,GPIO_PIN_SET);
 8005404:	2201      	movs	r2, #1
 8005406:	f44f 7180 	mov.w	r1, #256	; 0x100
 800540a:	4839      	ldr	r0, [pc, #228]	; (80054f0 <_Z5Resetv+0x170>)
 800540c:	f001 fd38 	bl	8006e80 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,GPIO_PIN_RESET);
 8005410:	2200      	movs	r2, #0
 8005412:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005416:	4836      	ldr	r0, [pc, #216]	; (80054f0 <_Z5Resetv+0x170>)
 8005418:	f001 fd32 	bl	8006e80 <HAL_GPIO_WritePin>
 800541c:	e05b      	b.n	80054d6 <_Z5Resetv+0x156>
		}
		else if(angle_hz < 0){
 800541e:	4b39      	ldr	r3, [pc, #228]	; (8005504 <_Z5Resetv+0x184>)
 8005420:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005424:	f04f 0200 	mov.w	r2, #0
 8005428:	f04f 0300 	mov.w	r3, #0
 800542c:	f7fb fb22 	bl	8000a74 <__aeabi_dcmplt>
 8005430:	4603      	mov	r3, r0
 8005432:	2b00      	cmp	r3, #0
 8005434:	d00c      	beq.n	8005450 <_Z5Resetv+0xd0>
			HAL_GPIO_WritePin(GPIOB,GPIO_PIN_8,GPIO_PIN_RESET);
 8005436:	2200      	movs	r2, #0
 8005438:	f44f 7180 	mov.w	r1, #256	; 0x100
 800543c:	482c      	ldr	r0, [pc, #176]	; (80054f0 <_Z5Resetv+0x170>)
 800543e:	f001 fd1f 	bl	8006e80 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,GPIO_PIN_SET);
 8005442:	2201      	movs	r2, #1
 8005444:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005448:	4829      	ldr	r0, [pc, #164]	; (80054f0 <_Z5Resetv+0x170>)
 800544a:	f001 fd19 	bl	8006e80 <HAL_GPIO_WritePin>
 800544e:	e042      	b.n	80054d6 <_Z5Resetv+0x156>
		}
		else if(angle_hz == hz_pos_limit){
 8005450:	4b2c      	ldr	r3, [pc, #176]	; (8005504 <_Z5Resetv+0x184>)
 8005452:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005456:	4b2c      	ldr	r3, [pc, #176]	; (8005508 <_Z5Resetv+0x188>)
 8005458:	e9d3 2300 	ldrd	r2, r3, [r3]
 800545c:	f7fb fb00 	bl	8000a60 <__aeabi_dcmpeq>
 8005460:	4603      	mov	r3, r0
 8005462:	2b00      	cmp	r3, #0
 8005464:	d00c      	beq.n	8005480 <_Z5Resetv+0x100>
			HAL_GPIO_WritePin(GPIOB,GPIO_PIN_8,GPIO_PIN_SET);
 8005466:	2201      	movs	r2, #1
 8005468:	f44f 7180 	mov.w	r1, #256	; 0x100
 800546c:	4820      	ldr	r0, [pc, #128]	; (80054f0 <_Z5Resetv+0x170>)
 800546e:	f001 fd07 	bl	8006e80 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,GPIO_PIN_RESET);
 8005472:	2200      	movs	r2, #0
 8005474:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005478:	481d      	ldr	r0, [pc, #116]	; (80054f0 <_Z5Resetv+0x170>)
 800547a:	f001 fd01 	bl	8006e80 <HAL_GPIO_WritePin>
 800547e:	e02a      	b.n	80054d6 <_Z5Resetv+0x156>
		}
		else if(angle_hz == hz_neg_limit){
 8005480:	4b20      	ldr	r3, [pc, #128]	; (8005504 <_Z5Resetv+0x184>)
 8005482:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005486:	4b21      	ldr	r3, [pc, #132]	; (800550c <_Z5Resetv+0x18c>)
 8005488:	e9d3 2300 	ldrd	r2, r3, [r3]
 800548c:	f7fb fae8 	bl	8000a60 <__aeabi_dcmpeq>
 8005490:	4603      	mov	r3, r0
 8005492:	2b00      	cmp	r3, #0
 8005494:	d01f      	beq.n	80054d6 <_Z5Resetv+0x156>
			HAL_GPIO_WritePin(GPIOB,GPIO_PIN_8,GPIO_PIN_RESET);
 8005496:	2200      	movs	r2, #0
 8005498:	f44f 7180 	mov.w	r1, #256	; 0x100
 800549c:	4814      	ldr	r0, [pc, #80]	; (80054f0 <_Z5Resetv+0x170>)
 800549e:	f001 fcef 	bl	8006e80 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,GPIO_PIN_SET);
 80054a2:	2201      	movs	r2, #1
 80054a4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80054a8:	4811      	ldr	r0, [pc, #68]	; (80054f0 <_Z5Resetv+0x170>)
 80054aa:	f001 fce9 	bl	8006e80 <HAL_GPIO_WritePin>
 80054ae:	e012      	b.n	80054d6 <_Z5Resetv+0x156>
		}
	}
	else{
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_8,GPIO_PIN_RESET);
 80054b0:	2200      	movs	r2, #0
 80054b2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80054b6:	480e      	ldr	r0, [pc, #56]	; (80054f0 <_Z5Resetv+0x170>)
 80054b8:	f001 fce2 	bl	8006e80 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,GPIO_PIN_RESET);
 80054bc:	2200      	movs	r2, #0
 80054be:	f44f 7100 	mov.w	r1, #512	; 0x200
 80054c2:	480b      	ldr	r0, [pc, #44]	; (80054f0 <_Z5Resetv+0x170>)
 80054c4:	f001 fcdc 	bl	8006e80 <HAL_GPIO_WritePin>
		angle_hz = 0;
 80054c8:	490e      	ldr	r1, [pc, #56]	; (8005504 <_Z5Resetv+0x184>)
 80054ca:	f04f 0200 	mov.w	r2, #0
 80054ce:	f04f 0300 	mov.w	r3, #0
 80054d2:	e9c1 2300 	strd	r2, r3, [r1]
	}

	if(hz_origin == 1 && ev_origin == 1)	reset = 0;
 80054d6:	4b07      	ldr	r3, [pc, #28]	; (80054f4 <_Z5Resetv+0x174>)
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	2b01      	cmp	r3, #1
 80054dc:	d106      	bne.n	80054ec <_Z5Resetv+0x16c>
 80054de:	4b06      	ldr	r3, [pc, #24]	; (80054f8 <_Z5Resetv+0x178>)
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	2b01      	cmp	r3, #1
 80054e4:	d102      	bne.n	80054ec <_Z5Resetv+0x16c>
 80054e6:	4b0a      	ldr	r3, [pc, #40]	; (8005510 <_Z5Resetv+0x190>)
 80054e8:	2200      	movs	r2, #0
 80054ea:	601a      	str	r2, [r3, #0]
}
 80054ec:	bf00      	nop
 80054ee:	bd80      	pop	{r7, pc}
 80054f0:	40020400 	.word	0x40020400
 80054f4:	20001a78 	.word	0x20001a78
 80054f8:	20001a7c 	.word	0x20001a7c
 80054fc:	40020800 	.word	0x40020800
 8005500:	200000c8 	.word	0x200000c8
 8005504:	200000c0 	.word	0x200000c0
 8005508:	20000018 	.word	0x20000018
 800550c:	20000020 	.word	0x20000020
 8005510:	20000014 	.word	0x20000014

08005514 <_Z10base_limitv>:


void base_limit(){
 8005514:	b580      	push	{r7, lr}
 8005516:	af00      	add	r7, sp, #0
	//elevation angle limit
	if(target_ev <= 0)	target_ev = 0;
 8005518:	4b25      	ldr	r3, [pc, #148]	; (80055b0 <_Z10base_limitv+0x9c>)
 800551a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800551e:	f04f 0200 	mov.w	r2, #0
 8005522:	f04f 0300 	mov.w	r3, #0
 8005526:	f7fb faaf 	bl	8000a88 <__aeabi_dcmple>
 800552a:	4603      	mov	r3, r0
 800552c:	2b00      	cmp	r3, #0
 800552e:	d007      	beq.n	8005540 <_Z10base_limitv+0x2c>
 8005530:	491f      	ldr	r1, [pc, #124]	; (80055b0 <_Z10base_limitv+0x9c>)
 8005532:	f04f 0200 	mov.w	r2, #0
 8005536:	f04f 0300 	mov.w	r3, #0
 800553a:	e9c1 2300 	strd	r2, r3, [r1]
 800553e:	e010      	b.n	8005562 <_Z10base_limitv+0x4e>
	else if (target_ev >= ev_limit)	target_ev = ev_limit;
 8005540:	4b1b      	ldr	r3, [pc, #108]	; (80055b0 <_Z10base_limitv+0x9c>)
 8005542:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005546:	4b1b      	ldr	r3, [pc, #108]	; (80055b4 <_Z10base_limitv+0xa0>)
 8005548:	e9d3 2300 	ldrd	r2, r3, [r3]
 800554c:	f7fb faa6 	bl	8000a9c <__aeabi_dcmpge>
 8005550:	4603      	mov	r3, r0
 8005552:	2b00      	cmp	r3, #0
 8005554:	d005      	beq.n	8005562 <_Z10base_limitv+0x4e>
 8005556:	4b17      	ldr	r3, [pc, #92]	; (80055b4 <_Z10base_limitv+0xa0>)
 8005558:	e9d3 2300 	ldrd	r2, r3, [r3]
 800555c:	4914      	ldr	r1, [pc, #80]	; (80055b0 <_Z10base_limitv+0x9c>)
 800555e:	e9c1 2300 	strd	r2, r3, [r1]
	//horizontal angle limit
	if(target_hz >= hz_pos_limit)	target_hz = hz_pos_limit;
 8005562:	4b15      	ldr	r3, [pc, #84]	; (80055b8 <_Z10base_limitv+0xa4>)
 8005564:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005568:	4b14      	ldr	r3, [pc, #80]	; (80055bc <_Z10base_limitv+0xa8>)
 800556a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800556e:	f7fb fa95 	bl	8000a9c <__aeabi_dcmpge>
 8005572:	4603      	mov	r3, r0
 8005574:	2b00      	cmp	r3, #0
 8005576:	d006      	beq.n	8005586 <_Z10base_limitv+0x72>
 8005578:	4b10      	ldr	r3, [pc, #64]	; (80055bc <_Z10base_limitv+0xa8>)
 800557a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800557e:	490e      	ldr	r1, [pc, #56]	; (80055b8 <_Z10base_limitv+0xa4>)
 8005580:	e9c1 2300 	strd	r2, r3, [r1]
	else if(target_hz <= hz_neg_limit)	target_hz = hz_neg_limit;
}
 8005584:	e011      	b.n	80055aa <_Z10base_limitv+0x96>
	else if(target_hz <= hz_neg_limit)	target_hz = hz_neg_limit;
 8005586:	4b0c      	ldr	r3, [pc, #48]	; (80055b8 <_Z10base_limitv+0xa4>)
 8005588:	e9d3 0100 	ldrd	r0, r1, [r3]
 800558c:	4b0c      	ldr	r3, [pc, #48]	; (80055c0 <_Z10base_limitv+0xac>)
 800558e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005592:	f7fb fa79 	bl	8000a88 <__aeabi_dcmple>
 8005596:	4603      	mov	r3, r0
 8005598:	2b00      	cmp	r3, #0
 800559a:	d100      	bne.n	800559e <_Z10base_limitv+0x8a>
}
 800559c:	e005      	b.n	80055aa <_Z10base_limitv+0x96>
	else if(target_hz <= hz_neg_limit)	target_hz = hz_neg_limit;
 800559e:	4b08      	ldr	r3, [pc, #32]	; (80055c0 <_Z10base_limitv+0xac>)
 80055a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055a4:	4904      	ldr	r1, [pc, #16]	; (80055b8 <_Z10base_limitv+0xa4>)
 80055a6:	e9c1 2300 	strd	r2, r3, [r1]
}
 80055aa:	bf00      	nop
 80055ac:	bd80      	pop	{r7, pc}
 80055ae:	bf00      	nop
 80055b0:	20001a28 	.word	0x20001a28
 80055b4:	20000028 	.word	0x20000028
 80055b8:	20001a20 	.word	0x20001a20
 80055bc:	20000018 	.word	0x20000018
 80055c0:	20000020 	.word	0x20000020

080055c4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80055c4:	b480      	push	{r7}
 80055c6:	b083      	sub	sp, #12
 80055c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80055ca:	2300      	movs	r3, #0
 80055cc:	607b      	str	r3, [r7, #4]
 80055ce:	4b10      	ldr	r3, [pc, #64]	; (8005610 <HAL_MspInit+0x4c>)
 80055d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055d2:	4a0f      	ldr	r2, [pc, #60]	; (8005610 <HAL_MspInit+0x4c>)
 80055d4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80055d8:	6453      	str	r3, [r2, #68]	; 0x44
 80055da:	4b0d      	ldr	r3, [pc, #52]	; (8005610 <HAL_MspInit+0x4c>)
 80055dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80055e2:	607b      	str	r3, [r7, #4]
 80055e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80055e6:	2300      	movs	r3, #0
 80055e8:	603b      	str	r3, [r7, #0]
 80055ea:	4b09      	ldr	r3, [pc, #36]	; (8005610 <HAL_MspInit+0x4c>)
 80055ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055ee:	4a08      	ldr	r2, [pc, #32]	; (8005610 <HAL_MspInit+0x4c>)
 80055f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80055f4:	6413      	str	r3, [r2, #64]	; 0x40
 80055f6:	4b06      	ldr	r3, [pc, #24]	; (8005610 <HAL_MspInit+0x4c>)
 80055f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80055fe:	603b      	str	r3, [r7, #0]
 8005600:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005602:	bf00      	nop
 8005604:	370c      	adds	r7, #12
 8005606:	46bd      	mov	sp, r7
 8005608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560c:	4770      	bx	lr
 800560e:	bf00      	nop
 8005610:	40023800 	.word	0x40023800

08005614 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8005614:	b580      	push	{r7, lr}
 8005616:	b08e      	sub	sp, #56	; 0x38
 8005618:	af00      	add	r7, sp, #0
 800561a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800561c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005620:	2200      	movs	r2, #0
 8005622:	601a      	str	r2, [r3, #0]
 8005624:	605a      	str	r2, [r3, #4]
 8005626:	609a      	str	r2, [r3, #8]
 8005628:	60da      	str	r2, [r3, #12]
 800562a:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	4a4f      	ldr	r2, [pc, #316]	; (8005770 <HAL_TIM_Encoder_MspInit+0x15c>)
 8005632:	4293      	cmp	r3, r2
 8005634:	d135      	bne.n	80056a2 <HAL_TIM_Encoder_MspInit+0x8e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005636:	2300      	movs	r3, #0
 8005638:	623b      	str	r3, [r7, #32]
 800563a:	4b4e      	ldr	r3, [pc, #312]	; (8005774 <HAL_TIM_Encoder_MspInit+0x160>)
 800563c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800563e:	4a4d      	ldr	r2, [pc, #308]	; (8005774 <HAL_TIM_Encoder_MspInit+0x160>)
 8005640:	f043 0301 	orr.w	r3, r3, #1
 8005644:	6453      	str	r3, [r2, #68]	; 0x44
 8005646:	4b4b      	ldr	r3, [pc, #300]	; (8005774 <HAL_TIM_Encoder_MspInit+0x160>)
 8005648:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800564a:	f003 0301 	and.w	r3, r3, #1
 800564e:	623b      	str	r3, [r7, #32]
 8005650:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005652:	2300      	movs	r3, #0
 8005654:	61fb      	str	r3, [r7, #28]
 8005656:	4b47      	ldr	r3, [pc, #284]	; (8005774 <HAL_TIM_Encoder_MspInit+0x160>)
 8005658:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800565a:	4a46      	ldr	r2, [pc, #280]	; (8005774 <HAL_TIM_Encoder_MspInit+0x160>)
 800565c:	f043 0301 	orr.w	r3, r3, #1
 8005660:	6313      	str	r3, [r2, #48]	; 0x30
 8005662:	4b44      	ldr	r3, [pc, #272]	; (8005774 <HAL_TIM_Encoder_MspInit+0x160>)
 8005664:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005666:	f003 0301 	and.w	r3, r3, #1
 800566a:	61fb      	str	r3, [r7, #28]
 800566c:	69fb      	ldr	r3, [r7, #28]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800566e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8005672:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005674:	2302      	movs	r3, #2
 8005676:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005678:	2300      	movs	r3, #0
 800567a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800567c:	2300      	movs	r3, #0
 800567e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8005680:	2301      	movs	r3, #1
 8005682:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005684:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005688:	4619      	mov	r1, r3
 800568a:	483b      	ldr	r0, [pc, #236]	; (8005778 <HAL_TIM_Encoder_MspInit+0x164>)
 800568c:	f001 f958 	bl	8006940 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8005690:	2200      	movs	r2, #0
 8005692:	2100      	movs	r1, #0
 8005694:	2018      	movs	r0, #24
 8005696:	f000 fcae 	bl	8005ff6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 800569a:	2018      	movs	r0, #24
 800569c:	f000 fcc7 	bl	800602e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80056a0:	e062      	b.n	8005768 <HAL_TIM_Encoder_MspInit+0x154>
  else if(htim_encoder->Instance==TIM2)
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80056aa:	d12c      	bne.n	8005706 <HAL_TIM_Encoder_MspInit+0xf2>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80056ac:	2300      	movs	r3, #0
 80056ae:	61bb      	str	r3, [r7, #24]
 80056b0:	4b30      	ldr	r3, [pc, #192]	; (8005774 <HAL_TIM_Encoder_MspInit+0x160>)
 80056b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056b4:	4a2f      	ldr	r2, [pc, #188]	; (8005774 <HAL_TIM_Encoder_MspInit+0x160>)
 80056b6:	f043 0301 	orr.w	r3, r3, #1
 80056ba:	6413      	str	r3, [r2, #64]	; 0x40
 80056bc:	4b2d      	ldr	r3, [pc, #180]	; (8005774 <HAL_TIM_Encoder_MspInit+0x160>)
 80056be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056c0:	f003 0301 	and.w	r3, r3, #1
 80056c4:	61bb      	str	r3, [r7, #24]
 80056c6:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80056c8:	2300      	movs	r3, #0
 80056ca:	617b      	str	r3, [r7, #20]
 80056cc:	4b29      	ldr	r3, [pc, #164]	; (8005774 <HAL_TIM_Encoder_MspInit+0x160>)
 80056ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056d0:	4a28      	ldr	r2, [pc, #160]	; (8005774 <HAL_TIM_Encoder_MspInit+0x160>)
 80056d2:	f043 0301 	orr.w	r3, r3, #1
 80056d6:	6313      	str	r3, [r2, #48]	; 0x30
 80056d8:	4b26      	ldr	r3, [pc, #152]	; (8005774 <HAL_TIM_Encoder_MspInit+0x160>)
 80056da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056dc:	f003 0301 	and.w	r3, r3, #1
 80056e0:	617b      	str	r3, [r7, #20]
 80056e2:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5;
 80056e4:	2322      	movs	r3, #34	; 0x22
 80056e6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80056e8:	2302      	movs	r3, #2
 80056ea:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056ec:	2300      	movs	r3, #0
 80056ee:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80056f0:	2300      	movs	r3, #0
 80056f2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80056f4:	2301      	movs	r3, #1
 80056f6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80056f8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80056fc:	4619      	mov	r1, r3
 80056fe:	481e      	ldr	r0, [pc, #120]	; (8005778 <HAL_TIM_Encoder_MspInit+0x164>)
 8005700:	f001 f91e 	bl	8006940 <HAL_GPIO_Init>
}
 8005704:	e030      	b.n	8005768 <HAL_TIM_Encoder_MspInit+0x154>
  else if(htim_encoder->Instance==TIM3)
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	4a1c      	ldr	r2, [pc, #112]	; (800577c <HAL_TIM_Encoder_MspInit+0x168>)
 800570c:	4293      	cmp	r3, r2
 800570e:	d12b      	bne.n	8005768 <HAL_TIM_Encoder_MspInit+0x154>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005710:	2300      	movs	r3, #0
 8005712:	613b      	str	r3, [r7, #16]
 8005714:	4b17      	ldr	r3, [pc, #92]	; (8005774 <HAL_TIM_Encoder_MspInit+0x160>)
 8005716:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005718:	4a16      	ldr	r2, [pc, #88]	; (8005774 <HAL_TIM_Encoder_MspInit+0x160>)
 800571a:	f043 0302 	orr.w	r3, r3, #2
 800571e:	6413      	str	r3, [r2, #64]	; 0x40
 8005720:	4b14      	ldr	r3, [pc, #80]	; (8005774 <HAL_TIM_Encoder_MspInit+0x160>)
 8005722:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005724:	f003 0302 	and.w	r3, r3, #2
 8005728:	613b      	str	r3, [r7, #16]
 800572a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800572c:	2300      	movs	r3, #0
 800572e:	60fb      	str	r3, [r7, #12]
 8005730:	4b10      	ldr	r3, [pc, #64]	; (8005774 <HAL_TIM_Encoder_MspInit+0x160>)
 8005732:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005734:	4a0f      	ldr	r2, [pc, #60]	; (8005774 <HAL_TIM_Encoder_MspInit+0x160>)
 8005736:	f043 0301 	orr.w	r3, r3, #1
 800573a:	6313      	str	r3, [r2, #48]	; 0x30
 800573c:	4b0d      	ldr	r3, [pc, #52]	; (8005774 <HAL_TIM_Encoder_MspInit+0x160>)
 800573e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005740:	f003 0301 	and.w	r3, r3, #1
 8005744:	60fb      	str	r3, [r7, #12]
 8005746:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8005748:	23c0      	movs	r3, #192	; 0xc0
 800574a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800574c:	2302      	movs	r3, #2
 800574e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005750:	2300      	movs	r3, #0
 8005752:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005754:	2300      	movs	r3, #0
 8005756:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8005758:	2302      	movs	r3, #2
 800575a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800575c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005760:	4619      	mov	r1, r3
 8005762:	4805      	ldr	r0, [pc, #20]	; (8005778 <HAL_TIM_Encoder_MspInit+0x164>)
 8005764:	f001 f8ec 	bl	8006940 <HAL_GPIO_Init>
}
 8005768:	bf00      	nop
 800576a:	3738      	adds	r7, #56	; 0x38
 800576c:	46bd      	mov	sp, r7
 800576e:	bd80      	pop	{r7, pc}
 8005770:	40010000 	.word	0x40010000
 8005774:	40023800 	.word	0x40023800
 8005778:	40020000 	.word	0x40020000
 800577c:	40000400 	.word	0x40000400

08005780 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8005780:	b580      	push	{r7, lr}
 8005782:	b086      	sub	sp, #24
 8005784:	af00      	add	r7, sp, #0
 8005786:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM4)
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	4a26      	ldr	r2, [pc, #152]	; (8005828 <HAL_TIM_PWM_MspInit+0xa8>)
 800578e:	4293      	cmp	r3, r2
 8005790:	d10e      	bne.n	80057b0 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8005792:	2300      	movs	r3, #0
 8005794:	617b      	str	r3, [r7, #20]
 8005796:	4b25      	ldr	r3, [pc, #148]	; (800582c <HAL_TIM_PWM_MspInit+0xac>)
 8005798:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800579a:	4a24      	ldr	r2, [pc, #144]	; (800582c <HAL_TIM_PWM_MspInit+0xac>)
 800579c:	f043 0304 	orr.w	r3, r3, #4
 80057a0:	6413      	str	r3, [r2, #64]	; 0x40
 80057a2:	4b22      	ldr	r3, [pc, #136]	; (800582c <HAL_TIM_PWM_MspInit+0xac>)
 80057a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057a6:	f003 0304 	and.w	r3, r3, #4
 80057aa:	617b      	str	r3, [r7, #20]
 80057ac:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }

}
 80057ae:	e036      	b.n	800581e <HAL_TIM_PWM_MspInit+0x9e>
  else if(htim_pwm->Instance==TIM8)
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	4a1e      	ldr	r2, [pc, #120]	; (8005830 <HAL_TIM_PWM_MspInit+0xb0>)
 80057b6:	4293      	cmp	r3, r2
 80057b8:	d116      	bne.n	80057e8 <HAL_TIM_PWM_MspInit+0x68>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80057ba:	2300      	movs	r3, #0
 80057bc:	613b      	str	r3, [r7, #16]
 80057be:	4b1b      	ldr	r3, [pc, #108]	; (800582c <HAL_TIM_PWM_MspInit+0xac>)
 80057c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057c2:	4a1a      	ldr	r2, [pc, #104]	; (800582c <HAL_TIM_PWM_MspInit+0xac>)
 80057c4:	f043 0302 	orr.w	r3, r3, #2
 80057c8:	6453      	str	r3, [r2, #68]	; 0x44
 80057ca:	4b18      	ldr	r3, [pc, #96]	; (800582c <HAL_TIM_PWM_MspInit+0xac>)
 80057cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057ce:	f003 0302 	and.w	r3, r3, #2
 80057d2:	613b      	str	r3, [r7, #16]
 80057d4:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 0, 0);
 80057d6:	2200      	movs	r2, #0
 80057d8:	2100      	movs	r1, #0
 80057da:	202b      	movs	r0, #43	; 0x2b
 80057dc:	f000 fc0b 	bl	8005ff6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 80057e0:	202b      	movs	r0, #43	; 0x2b
 80057e2:	f000 fc24 	bl	800602e <HAL_NVIC_EnableIRQ>
}
 80057e6:	e01a      	b.n	800581e <HAL_TIM_PWM_MspInit+0x9e>
  else if(htim_pwm->Instance==TIM12)
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	4a11      	ldr	r2, [pc, #68]	; (8005834 <HAL_TIM_PWM_MspInit+0xb4>)
 80057ee:	4293      	cmp	r3, r2
 80057f0:	d115      	bne.n	800581e <HAL_TIM_PWM_MspInit+0x9e>
    __HAL_RCC_TIM12_CLK_ENABLE();
 80057f2:	2300      	movs	r3, #0
 80057f4:	60fb      	str	r3, [r7, #12]
 80057f6:	4b0d      	ldr	r3, [pc, #52]	; (800582c <HAL_TIM_PWM_MspInit+0xac>)
 80057f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057fa:	4a0c      	ldr	r2, [pc, #48]	; (800582c <HAL_TIM_PWM_MspInit+0xac>)
 80057fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005800:	6413      	str	r3, [r2, #64]	; 0x40
 8005802:	4b0a      	ldr	r3, [pc, #40]	; (800582c <HAL_TIM_PWM_MspInit+0xac>)
 8005804:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005806:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800580a:	60fb      	str	r3, [r7, #12]
 800580c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 0, 0);
 800580e:	2200      	movs	r2, #0
 8005810:	2100      	movs	r1, #0
 8005812:	202b      	movs	r0, #43	; 0x2b
 8005814:	f000 fbef 	bl	8005ff6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8005818:	202b      	movs	r0, #43	; 0x2b
 800581a:	f000 fc08 	bl	800602e <HAL_NVIC_EnableIRQ>
}
 800581e:	bf00      	nop
 8005820:	3718      	adds	r7, #24
 8005822:	46bd      	mov	sp, r7
 8005824:	bd80      	pop	{r7, pc}
 8005826:	bf00      	nop
 8005828:	40000800 	.word	0x40000800
 800582c:	40023800 	.word	0x40023800
 8005830:	40010400 	.word	0x40010400
 8005834:	40001800 	.word	0x40001800

08005838 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005838:	b580      	push	{r7, lr}
 800583a:	b084      	sub	sp, #16
 800583c:	af00      	add	r7, sp, #0
 800583e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM5)
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	4a0e      	ldr	r2, [pc, #56]	; (8005880 <HAL_TIM_Base_MspInit+0x48>)
 8005846:	4293      	cmp	r3, r2
 8005848:	d115      	bne.n	8005876 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 800584a:	2300      	movs	r3, #0
 800584c:	60fb      	str	r3, [r7, #12]
 800584e:	4b0d      	ldr	r3, [pc, #52]	; (8005884 <HAL_TIM_Base_MspInit+0x4c>)
 8005850:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005852:	4a0c      	ldr	r2, [pc, #48]	; (8005884 <HAL_TIM_Base_MspInit+0x4c>)
 8005854:	f043 0308 	orr.w	r3, r3, #8
 8005858:	6413      	str	r3, [r2, #64]	; 0x40
 800585a:	4b0a      	ldr	r3, [pc, #40]	; (8005884 <HAL_TIM_Base_MspInit+0x4c>)
 800585c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800585e:	f003 0308 	and.w	r3, r3, #8
 8005862:	60fb      	str	r3, [r7, #12]
 8005864:	68fb      	ldr	r3, [r7, #12]
    /* TIM5 interrupt Init */
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8005866:	2200      	movs	r2, #0
 8005868:	2100      	movs	r1, #0
 800586a:	2032      	movs	r0, #50	; 0x32
 800586c:	f000 fbc3 	bl	8005ff6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8005870:	2032      	movs	r0, #50	; 0x32
 8005872:	f000 fbdc 	bl	800602e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8005876:	bf00      	nop
 8005878:	3710      	adds	r7, #16
 800587a:	46bd      	mov	sp, r7
 800587c:	bd80      	pop	{r7, pc}
 800587e:	bf00      	nop
 8005880:	40000c00 	.word	0x40000c00
 8005884:	40023800 	.word	0x40023800

08005888 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8005888:	b580      	push	{r7, lr}
 800588a:	b08a      	sub	sp, #40	; 0x28
 800588c:	af00      	add	r7, sp, #0
 800588e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005890:	f107 0314 	add.w	r3, r7, #20
 8005894:	2200      	movs	r2, #0
 8005896:	601a      	str	r2, [r3, #0]
 8005898:	605a      	str	r2, [r3, #4]
 800589a:	609a      	str	r2, [r3, #8]
 800589c:	60da      	str	r2, [r3, #12]
 800589e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	4a36      	ldr	r2, [pc, #216]	; (8005980 <HAL_TIM_MspPostInit+0xf8>)
 80058a6:	4293      	cmp	r3, r2
 80058a8:	d11e      	bne.n	80058e8 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80058aa:	2300      	movs	r3, #0
 80058ac:	613b      	str	r3, [r7, #16]
 80058ae:	4b35      	ldr	r3, [pc, #212]	; (8005984 <HAL_TIM_MspPostInit+0xfc>)
 80058b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058b2:	4a34      	ldr	r2, [pc, #208]	; (8005984 <HAL_TIM_MspPostInit+0xfc>)
 80058b4:	f043 0302 	orr.w	r3, r3, #2
 80058b8:	6313      	str	r3, [r2, #48]	; 0x30
 80058ba:	4b32      	ldr	r3, [pc, #200]	; (8005984 <HAL_TIM_MspPostInit+0xfc>)
 80058bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058be:	f003 0302 	and.w	r3, r3, #2
 80058c2:	613b      	str	r3, [r7, #16]
 80058c4:	693b      	ldr	r3, [r7, #16]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    PB7     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80058c6:	23c0      	movs	r3, #192	; 0xc0
 80058c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80058ca:	2302      	movs	r3, #2
 80058cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80058ce:	2300      	movs	r3, #0
 80058d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80058d2:	2300      	movs	r3, #0
 80058d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80058d6:	2302      	movs	r3, #2
 80058d8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80058da:	f107 0314 	add.w	r3, r7, #20
 80058de:	4619      	mov	r1, r3
 80058e0:	4829      	ldr	r0, [pc, #164]	; (8005988 <HAL_TIM_MspPostInit+0x100>)
 80058e2:	f001 f82d 	bl	8006940 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 80058e6:	e047      	b.n	8005978 <HAL_TIM_MspPostInit+0xf0>
  else if(htim->Instance==TIM8)
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	4a27      	ldr	r2, [pc, #156]	; (800598c <HAL_TIM_MspPostInit+0x104>)
 80058ee:	4293      	cmp	r3, r2
 80058f0:	d11e      	bne.n	8005930 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80058f2:	2300      	movs	r3, #0
 80058f4:	60fb      	str	r3, [r7, #12]
 80058f6:	4b23      	ldr	r3, [pc, #140]	; (8005984 <HAL_TIM_MspPostInit+0xfc>)
 80058f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058fa:	4a22      	ldr	r2, [pc, #136]	; (8005984 <HAL_TIM_MspPostInit+0xfc>)
 80058fc:	f043 0304 	orr.w	r3, r3, #4
 8005900:	6313      	str	r3, [r2, #48]	; 0x30
 8005902:	4b20      	ldr	r3, [pc, #128]	; (8005984 <HAL_TIM_MspPostInit+0xfc>)
 8005904:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005906:	f003 0304 	and.w	r3, r3, #4
 800590a:	60fb      	str	r3, [r7, #12]
 800590c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800590e:	2340      	movs	r3, #64	; 0x40
 8005910:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005912:	2302      	movs	r3, #2
 8005914:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005916:	2300      	movs	r3, #0
 8005918:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800591a:	2300      	movs	r3, #0
 800591c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800591e:	2303      	movs	r3, #3
 8005920:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005922:	f107 0314 	add.w	r3, r7, #20
 8005926:	4619      	mov	r1, r3
 8005928:	4819      	ldr	r0, [pc, #100]	; (8005990 <HAL_TIM_MspPostInit+0x108>)
 800592a:	f001 f809 	bl	8006940 <HAL_GPIO_Init>
}
 800592e:	e023      	b.n	8005978 <HAL_TIM_MspPostInit+0xf0>
  else if(htim->Instance==TIM12)
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	4a17      	ldr	r2, [pc, #92]	; (8005994 <HAL_TIM_MspPostInit+0x10c>)
 8005936:	4293      	cmp	r3, r2
 8005938:	d11e      	bne.n	8005978 <HAL_TIM_MspPostInit+0xf0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800593a:	2300      	movs	r3, #0
 800593c:	60bb      	str	r3, [r7, #8]
 800593e:	4b11      	ldr	r3, [pc, #68]	; (8005984 <HAL_TIM_MspPostInit+0xfc>)
 8005940:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005942:	4a10      	ldr	r2, [pc, #64]	; (8005984 <HAL_TIM_MspPostInit+0xfc>)
 8005944:	f043 0302 	orr.w	r3, r3, #2
 8005948:	6313      	str	r3, [r2, #48]	; 0x30
 800594a:	4b0e      	ldr	r3, [pc, #56]	; (8005984 <HAL_TIM_MspPostInit+0xfc>)
 800594c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800594e:	f003 0302 	and.w	r3, r3, #2
 8005952:	60bb      	str	r3, [r7, #8]
 8005954:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8005956:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 800595a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800595c:	2302      	movs	r3, #2
 800595e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005960:	2300      	movs	r3, #0
 8005962:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005964:	2300      	movs	r3, #0
 8005966:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8005968:	2309      	movs	r3, #9
 800596a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800596c:	f107 0314 	add.w	r3, r7, #20
 8005970:	4619      	mov	r1, r3
 8005972:	4805      	ldr	r0, [pc, #20]	; (8005988 <HAL_TIM_MspPostInit+0x100>)
 8005974:	f000 ffe4 	bl	8006940 <HAL_GPIO_Init>
}
 8005978:	bf00      	nop
 800597a:	3728      	adds	r7, #40	; 0x28
 800597c:	46bd      	mov	sp, r7
 800597e:	bd80      	pop	{r7, pc}
 8005980:	40000800 	.word	0x40000800
 8005984:	40023800 	.word	0x40023800
 8005988:	40020400 	.word	0x40020400
 800598c:	40010400 	.word	0x40010400
 8005990:	40020800 	.word	0x40020800
 8005994:	40001800 	.word	0x40001800

08005998 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005998:	b580      	push	{r7, lr}
 800599a:	b08a      	sub	sp, #40	; 0x28
 800599c:	af00      	add	r7, sp, #0
 800599e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80059a0:	f107 0314 	add.w	r3, r7, #20
 80059a4:	2200      	movs	r2, #0
 80059a6:	601a      	str	r2, [r3, #0]
 80059a8:	605a      	str	r2, [r3, #4]
 80059aa:	609a      	str	r2, [r3, #8]
 80059ac:	60da      	str	r2, [r3, #12]
 80059ae:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	4a4d      	ldr	r2, [pc, #308]	; (8005aec <HAL_UART_MspInit+0x154>)
 80059b6:	4293      	cmp	r3, r2
 80059b8:	f040 8093 	bne.w	8005ae2 <HAL_UART_MspInit+0x14a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80059bc:	2300      	movs	r3, #0
 80059be:	613b      	str	r3, [r7, #16]
 80059c0:	4b4b      	ldr	r3, [pc, #300]	; (8005af0 <HAL_UART_MspInit+0x158>)
 80059c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059c4:	4a4a      	ldr	r2, [pc, #296]	; (8005af0 <HAL_UART_MspInit+0x158>)
 80059c6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80059ca:	6413      	str	r3, [r2, #64]	; 0x40
 80059cc:	4b48      	ldr	r3, [pc, #288]	; (8005af0 <HAL_UART_MspInit+0x158>)
 80059ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80059d4:	613b      	str	r3, [r7, #16]
 80059d6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80059d8:	2300      	movs	r3, #0
 80059da:	60fb      	str	r3, [r7, #12]
 80059dc:	4b44      	ldr	r3, [pc, #272]	; (8005af0 <HAL_UART_MspInit+0x158>)
 80059de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059e0:	4a43      	ldr	r2, [pc, #268]	; (8005af0 <HAL_UART_MspInit+0x158>)
 80059e2:	f043 0301 	orr.w	r3, r3, #1
 80059e6:	6313      	str	r3, [r2, #48]	; 0x30
 80059e8:	4b41      	ldr	r3, [pc, #260]	; (8005af0 <HAL_UART_MspInit+0x158>)
 80059ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059ec:	f003 0301 	and.w	r3, r3, #1
 80059f0:	60fb      	str	r3, [r7, #12]
 80059f2:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80059f4:	230c      	movs	r3, #12
 80059f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80059f8:	2302      	movs	r3, #2
 80059fa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80059fc:	2300      	movs	r3, #0
 80059fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005a00:	2303      	movs	r3, #3
 8005a02:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005a04:	2307      	movs	r3, #7
 8005a06:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005a08:	f107 0314 	add.w	r3, r7, #20
 8005a0c:	4619      	mov	r1, r3
 8005a0e:	4839      	ldr	r0, [pc, #228]	; (8005af4 <HAL_UART_MspInit+0x15c>)
 8005a10:	f000 ff96 	bl	8006940 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8005a14:	4b38      	ldr	r3, [pc, #224]	; (8005af8 <HAL_UART_MspInit+0x160>)
 8005a16:	4a39      	ldr	r2, [pc, #228]	; (8005afc <HAL_UART_MspInit+0x164>)
 8005a18:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8005a1a:	4b37      	ldr	r3, [pc, #220]	; (8005af8 <HAL_UART_MspInit+0x160>)
 8005a1c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005a20:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005a22:	4b35      	ldr	r3, [pc, #212]	; (8005af8 <HAL_UART_MspInit+0x160>)
 8005a24:	2200      	movs	r2, #0
 8005a26:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005a28:	4b33      	ldr	r3, [pc, #204]	; (8005af8 <HAL_UART_MspInit+0x160>)
 8005a2a:	2200      	movs	r2, #0
 8005a2c:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005a2e:	4b32      	ldr	r3, [pc, #200]	; (8005af8 <HAL_UART_MspInit+0x160>)
 8005a30:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005a34:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005a36:	4b30      	ldr	r3, [pc, #192]	; (8005af8 <HAL_UART_MspInit+0x160>)
 8005a38:	2200      	movs	r2, #0
 8005a3a:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005a3c:	4b2e      	ldr	r3, [pc, #184]	; (8005af8 <HAL_UART_MspInit+0x160>)
 8005a3e:	2200      	movs	r2, #0
 8005a40:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8005a42:	4b2d      	ldr	r3, [pc, #180]	; (8005af8 <HAL_UART_MspInit+0x160>)
 8005a44:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005a48:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8005a4a:	4b2b      	ldr	r3, [pc, #172]	; (8005af8 <HAL_UART_MspInit+0x160>)
 8005a4c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005a50:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005a52:	4b29      	ldr	r3, [pc, #164]	; (8005af8 <HAL_UART_MspInit+0x160>)
 8005a54:	2200      	movs	r2, #0
 8005a56:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8005a58:	4827      	ldr	r0, [pc, #156]	; (8005af8 <HAL_UART_MspInit+0x160>)
 8005a5a:	f000 fb11 	bl	8006080 <HAL_DMA_Init>
 8005a5e:	4603      	mov	r3, r0
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d001      	beq.n	8005a68 <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 8005a64:	f7fc f8e2 	bl	8001c2c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	4a23      	ldr	r2, [pc, #140]	; (8005af8 <HAL_UART_MspInit+0x160>)
 8005a6c:	639a      	str	r2, [r3, #56]	; 0x38
 8005a6e:	4a22      	ldr	r2, [pc, #136]	; (8005af8 <HAL_UART_MspInit+0x160>)
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8005a74:	4b22      	ldr	r3, [pc, #136]	; (8005b00 <HAL_UART_MspInit+0x168>)
 8005a76:	4a23      	ldr	r2, [pc, #140]	; (8005b04 <HAL_UART_MspInit+0x16c>)
 8005a78:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8005a7a:	4b21      	ldr	r3, [pc, #132]	; (8005b00 <HAL_UART_MspInit+0x168>)
 8005a7c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005a80:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005a82:	4b1f      	ldr	r3, [pc, #124]	; (8005b00 <HAL_UART_MspInit+0x168>)
 8005a84:	2240      	movs	r2, #64	; 0x40
 8005a86:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005a88:	4b1d      	ldr	r3, [pc, #116]	; (8005b00 <HAL_UART_MspInit+0x168>)
 8005a8a:	2200      	movs	r2, #0
 8005a8c:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005a8e:	4b1c      	ldr	r3, [pc, #112]	; (8005b00 <HAL_UART_MspInit+0x168>)
 8005a90:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005a94:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005a96:	4b1a      	ldr	r3, [pc, #104]	; (8005b00 <HAL_UART_MspInit+0x168>)
 8005a98:	2200      	movs	r2, #0
 8005a9a:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005a9c:	4b18      	ldr	r3, [pc, #96]	; (8005b00 <HAL_UART_MspInit+0x168>)
 8005a9e:	2200      	movs	r2, #0
 8005aa0:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8005aa2:	4b17      	ldr	r3, [pc, #92]	; (8005b00 <HAL_UART_MspInit+0x168>)
 8005aa4:	2200      	movs	r2, #0
 8005aa6:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8005aa8:	4b15      	ldr	r3, [pc, #84]	; (8005b00 <HAL_UART_MspInit+0x168>)
 8005aaa:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005aae:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005ab0:	4b13      	ldr	r3, [pc, #76]	; (8005b00 <HAL_UART_MspInit+0x168>)
 8005ab2:	2200      	movs	r2, #0
 8005ab4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8005ab6:	4812      	ldr	r0, [pc, #72]	; (8005b00 <HAL_UART_MspInit+0x168>)
 8005ab8:	f000 fae2 	bl	8006080 <HAL_DMA_Init>
 8005abc:	4603      	mov	r3, r0
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d001      	beq.n	8005ac6 <HAL_UART_MspInit+0x12e>
    {
      Error_Handler();
 8005ac2:	f7fc f8b3 	bl	8001c2c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	4a0d      	ldr	r2, [pc, #52]	; (8005b00 <HAL_UART_MspInit+0x168>)
 8005aca:	635a      	str	r2, [r3, #52]	; 0x34
 8005acc:	4a0c      	ldr	r2, [pc, #48]	; (8005b00 <HAL_UART_MspInit+0x168>)
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8005ad2:	2200      	movs	r2, #0
 8005ad4:	2100      	movs	r1, #0
 8005ad6:	2026      	movs	r0, #38	; 0x26
 8005ad8:	f000 fa8d 	bl	8005ff6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8005adc:	2026      	movs	r0, #38	; 0x26
 8005ade:	f000 faa6 	bl	800602e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8005ae2:	bf00      	nop
 8005ae4:	3728      	adds	r7, #40	; 0x28
 8005ae6:	46bd      	mov	sp, r7
 8005ae8:	bd80      	pop	{r7, pc}
 8005aea:	bf00      	nop
 8005aec:	40004400 	.word	0x40004400
 8005af0:	40023800 	.word	0x40023800
 8005af4:	40020000 	.word	0x40020000
 8005af8:	20000328 	.word	0x20000328
 8005afc:	40026088 	.word	0x40026088
 8005b00:	20000388 	.word	0x20000388
 8005b04:	400260a0 	.word	0x400260a0

08005b08 <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 8005b08:	b580      	push	{r7, lr}
 8005b0a:	b082      	sub	sp, #8
 8005b0c:	af00      	add	r7, sp, #0
 8005b0e:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART2)
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	4a0e      	ldr	r2, [pc, #56]	; (8005b50 <HAL_UART_MspDeInit+0x48>)
 8005b16:	4293      	cmp	r3, r2
 8005b18:	d116      	bne.n	8005b48 <HAL_UART_MspDeInit+0x40>
  {
  /* USER CODE BEGIN USART2_MspDeInit 0 */

  /* USER CODE END USART2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART2_CLK_DISABLE();
 8005b1a:	4b0e      	ldr	r3, [pc, #56]	; (8005b54 <HAL_UART_MspDeInit+0x4c>)
 8005b1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b1e:	4a0d      	ldr	r2, [pc, #52]	; (8005b54 <HAL_UART_MspDeInit+0x4c>)
 8005b20:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8005b24:	6413      	str	r3, [r2, #64]	; 0x40

    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 8005b26:	210c      	movs	r1, #12
 8005b28:	480b      	ldr	r0, [pc, #44]	; (8005b58 <HAL_UART_MspDeInit+0x50>)
 8005b2a:	f001 f89d 	bl	8006c68 <HAL_GPIO_DeInit>

    /* USART2 DMA DeInit */
    HAL_DMA_DeInit(huart->hdmarx);
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b32:	4618      	mov	r0, r3
 8005b34:	f000 fb52 	bl	80061dc <HAL_DMA_DeInit>
    HAL_DMA_DeInit(huart->hdmatx);
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b3c:	4618      	mov	r0, r3
 8005b3e:	f000 fb4d 	bl	80061dc <HAL_DMA_DeInit>

    /* USART2 interrupt DeInit */
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 8005b42:	2026      	movs	r0, #38	; 0x26
 8005b44:	f000 fa81 	bl	800604a <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }

}
 8005b48:	bf00      	nop
 8005b4a:	3708      	adds	r7, #8
 8005b4c:	46bd      	mov	sp, r7
 8005b4e:	bd80      	pop	{r7, pc}
 8005b50:	40004400 	.word	0x40004400
 8005b54:	40023800 	.word	0x40023800
 8005b58:	40020000 	.word	0x40020000

08005b5c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005b5c:	b480      	push	{r7}
 8005b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8005b60:	e7fe      	b.n	8005b60 <NMI_Handler+0x4>

08005b62 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005b62:	b480      	push	{r7}
 8005b64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005b66:	e7fe      	b.n	8005b66 <HardFault_Handler+0x4>

08005b68 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005b68:	b480      	push	{r7}
 8005b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005b6c:	e7fe      	b.n	8005b6c <MemManage_Handler+0x4>

08005b6e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005b6e:	b480      	push	{r7}
 8005b70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005b72:	e7fe      	b.n	8005b72 <BusFault_Handler+0x4>

08005b74 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005b74:	b480      	push	{r7}
 8005b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005b78:	e7fe      	b.n	8005b78 <UsageFault_Handler+0x4>

08005b7a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005b7a:	b480      	push	{r7}
 8005b7c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005b7e:	bf00      	nop
 8005b80:	46bd      	mov	sp, r7
 8005b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b86:	4770      	bx	lr

08005b88 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005b88:	b480      	push	{r7}
 8005b8a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005b8c:	bf00      	nop
 8005b8e:	46bd      	mov	sp, r7
 8005b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b94:	4770      	bx	lr

08005b96 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005b96:	b480      	push	{r7}
 8005b98:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005b9a:	bf00      	nop
 8005b9c:	46bd      	mov	sp, r7
 8005b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba2:	4770      	bx	lr

08005ba4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005ba4:	b580      	push	{r7, lr}
 8005ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005ba8:	f000 f906 	bl	8005db8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005bac:	bf00      	nop
 8005bae:	bd80      	pop	{r7, pc}

08005bb0 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8005bb0:	b580      	push	{r7, lr}
 8005bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8005bb4:	4802      	ldr	r0, [pc, #8]	; (8005bc0 <DMA1_Stream5_IRQHandler+0x10>)
 8005bb6:	f000 fc59 	bl	800646c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8005bba:	bf00      	nop
 8005bbc:	bd80      	pop	{r7, pc}
 8005bbe:	bf00      	nop
 8005bc0:	20000328 	.word	0x20000328

08005bc4 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8005bc4:	b580      	push	{r7, lr}
 8005bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8005bc8:	4802      	ldr	r0, [pc, #8]	; (8005bd4 <DMA1_Stream6_IRQHandler+0x10>)
 8005bca:	f000 fc4f 	bl	800646c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8005bce:	bf00      	nop
 8005bd0:	bd80      	pop	{r7, pc}
 8005bd2:	bf00      	nop
 8005bd4:	20000388 	.word	0x20000388

08005bd8 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8005bd8:	b580      	push	{r7, lr}
 8005bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8005bdc:	4802      	ldr	r0, [pc, #8]	; (8005be8 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 8005bde:	f002 fa5d 	bl	800809c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8005be2:	bf00      	nop
 8005be4:	bd80      	pop	{r7, pc}
 8005be6:	bf00      	nop
 8005be8:	200000ec 	.word	0x200000ec

08005bec <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8005bec:	b580      	push	{r7, lr}
 8005bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8005bf0:	4802      	ldr	r0, [pc, #8]	; (8005bfc <USART2_IRQHandler+0x10>)
 8005bf2:	f003 fa29 	bl	8009048 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8005bf6:	bf00      	nop
 8005bf8:	bd80      	pop	{r7, pc}
 8005bfa:	bf00      	nop
 8005bfc:	200002e4 	.word	0x200002e4

08005c00 <TIM8_BRK_TIM12_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
  */
void TIM8_BRK_TIM12_IRQHandler(void)
{
 8005c00:	b580      	push	{r7, lr}
 8005c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8005c04:	4803      	ldr	r0, [pc, #12]	; (8005c14 <TIM8_BRK_TIM12_IRQHandler+0x14>)
 8005c06:	f002 fa49 	bl	800809c <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim12);
 8005c0a:	4803      	ldr	r0, [pc, #12]	; (8005c18 <TIM8_BRK_TIM12_IRQHandler+0x18>)
 8005c0c:	f002 fa46 	bl	800809c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 8005c10:	bf00      	nop
 8005c12:	bd80      	pop	{r7, pc}
 8005c14:	20000254 	.word	0x20000254
 8005c18:	2000029c 	.word	0x2000029c

08005c1c <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8005c1c:	b580      	push	{r7, lr}
 8005c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8005c20:	4802      	ldr	r0, [pc, #8]	; (8005c2c <TIM5_IRQHandler+0x10>)
 8005c22:	f002 fa3b 	bl	800809c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8005c26:	bf00      	nop
 8005c28:	bd80      	pop	{r7, pc}
 8005c2a:	bf00      	nop
 8005c2c:	2000020c 	.word	0x2000020c

08005c30 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005c30:	b580      	push	{r7, lr}
 8005c32:	b086      	sub	sp, #24
 8005c34:	af00      	add	r7, sp, #0
 8005c36:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005c38:	4a14      	ldr	r2, [pc, #80]	; (8005c8c <_sbrk+0x5c>)
 8005c3a:	4b15      	ldr	r3, [pc, #84]	; (8005c90 <_sbrk+0x60>)
 8005c3c:	1ad3      	subs	r3, r2, r3
 8005c3e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005c40:	697b      	ldr	r3, [r7, #20]
 8005c42:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005c44:	4b13      	ldr	r3, [pc, #76]	; (8005c94 <_sbrk+0x64>)
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d102      	bne.n	8005c52 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005c4c:	4b11      	ldr	r3, [pc, #68]	; (8005c94 <_sbrk+0x64>)
 8005c4e:	4a12      	ldr	r2, [pc, #72]	; (8005c98 <_sbrk+0x68>)
 8005c50:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005c52:	4b10      	ldr	r3, [pc, #64]	; (8005c94 <_sbrk+0x64>)
 8005c54:	681a      	ldr	r2, [r3, #0]
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	4413      	add	r3, r2
 8005c5a:	693a      	ldr	r2, [r7, #16]
 8005c5c:	429a      	cmp	r2, r3
 8005c5e:	d207      	bcs.n	8005c70 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005c60:	f004 fb12 	bl	800a288 <__errno>
 8005c64:	4603      	mov	r3, r0
 8005c66:	220c      	movs	r2, #12
 8005c68:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005c6a:	f04f 33ff 	mov.w	r3, #4294967295
 8005c6e:	e009      	b.n	8005c84 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005c70:	4b08      	ldr	r3, [pc, #32]	; (8005c94 <_sbrk+0x64>)
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005c76:	4b07      	ldr	r3, [pc, #28]	; (8005c94 <_sbrk+0x64>)
 8005c78:	681a      	ldr	r2, [r3, #0]
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	4413      	add	r3, r2
 8005c7e:	4a05      	ldr	r2, [pc, #20]	; (8005c94 <_sbrk+0x64>)
 8005c80:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005c82:	68fb      	ldr	r3, [r7, #12]
}
 8005c84:	4618      	mov	r0, r3
 8005c86:	3718      	adds	r7, #24
 8005c88:	46bd      	mov	sp, r7
 8005c8a:	bd80      	pop	{r7, pc}
 8005c8c:	20020000 	.word	0x20020000
 8005c90:	00000400 	.word	0x00000400
 8005c94:	20001a80 	.word	0x20001a80
 8005c98:	20001bd0 	.word	0x20001bd0

08005c9c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005c9c:	b480      	push	{r7}
 8005c9e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005ca0:	4b06      	ldr	r3, [pc, #24]	; (8005cbc <SystemInit+0x20>)
 8005ca2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ca6:	4a05      	ldr	r2, [pc, #20]	; (8005cbc <SystemInit+0x20>)
 8005ca8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005cac:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005cb0:	bf00      	nop
 8005cb2:	46bd      	mov	sp, r7
 8005cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb8:	4770      	bx	lr
 8005cba:	bf00      	nop
 8005cbc:	e000ed00 	.word	0xe000ed00

08005cc0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8005cc0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005cf8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8005cc4:	480d      	ldr	r0, [pc, #52]	; (8005cfc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8005cc6:	490e      	ldr	r1, [pc, #56]	; (8005d00 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8005cc8:	4a0e      	ldr	r2, [pc, #56]	; (8005d04 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8005cca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005ccc:	e002      	b.n	8005cd4 <LoopCopyDataInit>

08005cce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005cce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005cd0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005cd2:	3304      	adds	r3, #4

08005cd4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005cd4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005cd6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005cd8:	d3f9      	bcc.n	8005cce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005cda:	4a0b      	ldr	r2, [pc, #44]	; (8005d08 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8005cdc:	4c0b      	ldr	r4, [pc, #44]	; (8005d0c <LoopFillZerobss+0x26>)
  movs r3, #0
 8005cde:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005ce0:	e001      	b.n	8005ce6 <LoopFillZerobss>

08005ce2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005ce2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005ce4:	3204      	adds	r2, #4

08005ce6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005ce6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005ce8:	d3fb      	bcc.n	8005ce2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8005cea:	f7ff ffd7 	bl	8005c9c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005cee:	f004 fad1 	bl	800a294 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005cf2:	f7fb fb81 	bl	80013f8 <main>
  bx  lr    
 8005cf6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8005cf8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8005cfc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005d00:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 8005d04:	0800a84c 	.word	0x0800a84c
  ldr r2, =_sbss
 8005d08:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 8005d0c:	20001bd0 	.word	0x20001bd0

08005d10 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005d10:	e7fe      	b.n	8005d10 <ADC_IRQHandler>
	...

08005d14 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005d14:	b580      	push	{r7, lr}
 8005d16:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005d18:	4b0e      	ldr	r3, [pc, #56]	; (8005d54 <HAL_Init+0x40>)
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	4a0d      	ldr	r2, [pc, #52]	; (8005d54 <HAL_Init+0x40>)
 8005d1e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005d22:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005d24:	4b0b      	ldr	r3, [pc, #44]	; (8005d54 <HAL_Init+0x40>)
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	4a0a      	ldr	r2, [pc, #40]	; (8005d54 <HAL_Init+0x40>)
 8005d2a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005d2e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005d30:	4b08      	ldr	r3, [pc, #32]	; (8005d54 <HAL_Init+0x40>)
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	4a07      	ldr	r2, [pc, #28]	; (8005d54 <HAL_Init+0x40>)
 8005d36:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005d3a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005d3c:	2003      	movs	r0, #3
 8005d3e:	f000 f94f 	bl	8005fe0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005d42:	200f      	movs	r0, #15
 8005d44:	f000 f808 	bl	8005d58 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005d48:	f7ff fc3c 	bl	80055c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005d4c:	2300      	movs	r3, #0
}
 8005d4e:	4618      	mov	r0, r3
 8005d50:	bd80      	pop	{r7, pc}
 8005d52:	bf00      	nop
 8005d54:	40023c00 	.word	0x40023c00

08005d58 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005d58:	b580      	push	{r7, lr}
 8005d5a:	b082      	sub	sp, #8
 8005d5c:	af00      	add	r7, sp, #0
 8005d5e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005d60:	4b12      	ldr	r3, [pc, #72]	; (8005dac <HAL_InitTick+0x54>)
 8005d62:	681a      	ldr	r2, [r3, #0]
 8005d64:	4b12      	ldr	r3, [pc, #72]	; (8005db0 <HAL_InitTick+0x58>)
 8005d66:	781b      	ldrb	r3, [r3, #0]
 8005d68:	4619      	mov	r1, r3
 8005d6a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005d6e:	fbb3 f3f1 	udiv	r3, r3, r1
 8005d72:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d76:	4618      	mov	r0, r3
 8005d78:	f000 f975 	bl	8006066 <HAL_SYSTICK_Config>
 8005d7c:	4603      	mov	r3, r0
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d001      	beq.n	8005d86 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005d82:	2301      	movs	r3, #1
 8005d84:	e00e      	b.n	8005da4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	2b0f      	cmp	r3, #15
 8005d8a:	d80a      	bhi.n	8005da2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005d8c:	2200      	movs	r2, #0
 8005d8e:	6879      	ldr	r1, [r7, #4]
 8005d90:	f04f 30ff 	mov.w	r0, #4294967295
 8005d94:	f000 f92f 	bl	8005ff6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005d98:	4a06      	ldr	r2, [pc, #24]	; (8005db4 <HAL_InitTick+0x5c>)
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005d9e:	2300      	movs	r3, #0
 8005da0:	e000      	b.n	8005da4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005da2:	2301      	movs	r3, #1
}
 8005da4:	4618      	mov	r0, r3
 8005da6:	3708      	adds	r7, #8
 8005da8:	46bd      	mov	sp, r7
 8005daa:	bd80      	pop	{r7, pc}
 8005dac:	20000030 	.word	0x20000030
 8005db0:	20000038 	.word	0x20000038
 8005db4:	20000034 	.word	0x20000034

08005db8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005db8:	b480      	push	{r7}
 8005dba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005dbc:	4b06      	ldr	r3, [pc, #24]	; (8005dd8 <HAL_IncTick+0x20>)
 8005dbe:	781b      	ldrb	r3, [r3, #0]
 8005dc0:	461a      	mov	r2, r3
 8005dc2:	4b06      	ldr	r3, [pc, #24]	; (8005ddc <HAL_IncTick+0x24>)
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	4413      	add	r3, r2
 8005dc8:	4a04      	ldr	r2, [pc, #16]	; (8005ddc <HAL_IncTick+0x24>)
 8005dca:	6013      	str	r3, [r2, #0]
}
 8005dcc:	bf00      	nop
 8005dce:	46bd      	mov	sp, r7
 8005dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd4:	4770      	bx	lr
 8005dd6:	bf00      	nop
 8005dd8:	20000038 	.word	0x20000038
 8005ddc:	20001a84 	.word	0x20001a84

08005de0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005de0:	b480      	push	{r7}
 8005de2:	af00      	add	r7, sp, #0
  return uwTick;
 8005de4:	4b03      	ldr	r3, [pc, #12]	; (8005df4 <HAL_GetTick+0x14>)
 8005de6:	681b      	ldr	r3, [r3, #0]
}
 8005de8:	4618      	mov	r0, r3
 8005dea:	46bd      	mov	sp, r7
 8005dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df0:	4770      	bx	lr
 8005df2:	bf00      	nop
 8005df4:	20001a84 	.word	0x20001a84

08005df8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005df8:	b480      	push	{r7}
 8005dfa:	b085      	sub	sp, #20
 8005dfc:	af00      	add	r7, sp, #0
 8005dfe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	f003 0307 	and.w	r3, r3, #7
 8005e06:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005e08:	4b0c      	ldr	r3, [pc, #48]	; (8005e3c <__NVIC_SetPriorityGrouping+0x44>)
 8005e0a:	68db      	ldr	r3, [r3, #12]
 8005e0c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005e0e:	68ba      	ldr	r2, [r7, #8]
 8005e10:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005e14:	4013      	ands	r3, r2
 8005e16:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005e1c:	68bb      	ldr	r3, [r7, #8]
 8005e1e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005e20:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005e24:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005e28:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005e2a:	4a04      	ldr	r2, [pc, #16]	; (8005e3c <__NVIC_SetPriorityGrouping+0x44>)
 8005e2c:	68bb      	ldr	r3, [r7, #8]
 8005e2e:	60d3      	str	r3, [r2, #12]
}
 8005e30:	bf00      	nop
 8005e32:	3714      	adds	r7, #20
 8005e34:	46bd      	mov	sp, r7
 8005e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e3a:	4770      	bx	lr
 8005e3c:	e000ed00 	.word	0xe000ed00

08005e40 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005e40:	b480      	push	{r7}
 8005e42:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005e44:	4b04      	ldr	r3, [pc, #16]	; (8005e58 <__NVIC_GetPriorityGrouping+0x18>)
 8005e46:	68db      	ldr	r3, [r3, #12]
 8005e48:	0a1b      	lsrs	r3, r3, #8
 8005e4a:	f003 0307 	and.w	r3, r3, #7
}
 8005e4e:	4618      	mov	r0, r3
 8005e50:	46bd      	mov	sp, r7
 8005e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e56:	4770      	bx	lr
 8005e58:	e000ed00 	.word	0xe000ed00

08005e5c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005e5c:	b480      	push	{r7}
 8005e5e:	b083      	sub	sp, #12
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	4603      	mov	r3, r0
 8005e64:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005e66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	db0b      	blt.n	8005e86 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005e6e:	79fb      	ldrb	r3, [r7, #7]
 8005e70:	f003 021f 	and.w	r2, r3, #31
 8005e74:	4907      	ldr	r1, [pc, #28]	; (8005e94 <__NVIC_EnableIRQ+0x38>)
 8005e76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e7a:	095b      	lsrs	r3, r3, #5
 8005e7c:	2001      	movs	r0, #1
 8005e7e:	fa00 f202 	lsl.w	r2, r0, r2
 8005e82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005e86:	bf00      	nop
 8005e88:	370c      	adds	r7, #12
 8005e8a:	46bd      	mov	sp, r7
 8005e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e90:	4770      	bx	lr
 8005e92:	bf00      	nop
 8005e94:	e000e100 	.word	0xe000e100

08005e98 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8005e98:	b480      	push	{r7}
 8005e9a:	b083      	sub	sp, #12
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	4603      	mov	r3, r0
 8005ea0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005ea2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	db12      	blt.n	8005ed0 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005eaa:	79fb      	ldrb	r3, [r7, #7]
 8005eac:	f003 021f 	and.w	r2, r3, #31
 8005eb0:	490a      	ldr	r1, [pc, #40]	; (8005edc <__NVIC_DisableIRQ+0x44>)
 8005eb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005eb6:	095b      	lsrs	r3, r3, #5
 8005eb8:	2001      	movs	r0, #1
 8005eba:	fa00 f202 	lsl.w	r2, r0, r2
 8005ebe:	3320      	adds	r3, #32
 8005ec0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8005ec4:	f3bf 8f4f 	dsb	sy
}
 8005ec8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8005eca:	f3bf 8f6f 	isb	sy
}
 8005ece:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8005ed0:	bf00      	nop
 8005ed2:	370c      	adds	r7, #12
 8005ed4:	46bd      	mov	sp, r7
 8005ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eda:	4770      	bx	lr
 8005edc:	e000e100 	.word	0xe000e100

08005ee0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005ee0:	b480      	push	{r7}
 8005ee2:	b083      	sub	sp, #12
 8005ee4:	af00      	add	r7, sp, #0
 8005ee6:	4603      	mov	r3, r0
 8005ee8:	6039      	str	r1, [r7, #0]
 8005eea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005eec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	db0a      	blt.n	8005f0a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005ef4:	683b      	ldr	r3, [r7, #0]
 8005ef6:	b2da      	uxtb	r2, r3
 8005ef8:	490c      	ldr	r1, [pc, #48]	; (8005f2c <__NVIC_SetPriority+0x4c>)
 8005efa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005efe:	0112      	lsls	r2, r2, #4
 8005f00:	b2d2      	uxtb	r2, r2
 8005f02:	440b      	add	r3, r1
 8005f04:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005f08:	e00a      	b.n	8005f20 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005f0a:	683b      	ldr	r3, [r7, #0]
 8005f0c:	b2da      	uxtb	r2, r3
 8005f0e:	4908      	ldr	r1, [pc, #32]	; (8005f30 <__NVIC_SetPriority+0x50>)
 8005f10:	79fb      	ldrb	r3, [r7, #7]
 8005f12:	f003 030f 	and.w	r3, r3, #15
 8005f16:	3b04      	subs	r3, #4
 8005f18:	0112      	lsls	r2, r2, #4
 8005f1a:	b2d2      	uxtb	r2, r2
 8005f1c:	440b      	add	r3, r1
 8005f1e:	761a      	strb	r2, [r3, #24]
}
 8005f20:	bf00      	nop
 8005f22:	370c      	adds	r7, #12
 8005f24:	46bd      	mov	sp, r7
 8005f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f2a:	4770      	bx	lr
 8005f2c:	e000e100 	.word	0xe000e100
 8005f30:	e000ed00 	.word	0xe000ed00

08005f34 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005f34:	b480      	push	{r7}
 8005f36:	b089      	sub	sp, #36	; 0x24
 8005f38:	af00      	add	r7, sp, #0
 8005f3a:	60f8      	str	r0, [r7, #12]
 8005f3c:	60b9      	str	r1, [r7, #8]
 8005f3e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	f003 0307 	and.w	r3, r3, #7
 8005f46:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005f48:	69fb      	ldr	r3, [r7, #28]
 8005f4a:	f1c3 0307 	rsb	r3, r3, #7
 8005f4e:	2b04      	cmp	r3, #4
 8005f50:	bf28      	it	cs
 8005f52:	2304      	movcs	r3, #4
 8005f54:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005f56:	69fb      	ldr	r3, [r7, #28]
 8005f58:	3304      	adds	r3, #4
 8005f5a:	2b06      	cmp	r3, #6
 8005f5c:	d902      	bls.n	8005f64 <NVIC_EncodePriority+0x30>
 8005f5e:	69fb      	ldr	r3, [r7, #28]
 8005f60:	3b03      	subs	r3, #3
 8005f62:	e000      	b.n	8005f66 <NVIC_EncodePriority+0x32>
 8005f64:	2300      	movs	r3, #0
 8005f66:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005f68:	f04f 32ff 	mov.w	r2, #4294967295
 8005f6c:	69bb      	ldr	r3, [r7, #24]
 8005f6e:	fa02 f303 	lsl.w	r3, r2, r3
 8005f72:	43da      	mvns	r2, r3
 8005f74:	68bb      	ldr	r3, [r7, #8]
 8005f76:	401a      	ands	r2, r3
 8005f78:	697b      	ldr	r3, [r7, #20]
 8005f7a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005f7c:	f04f 31ff 	mov.w	r1, #4294967295
 8005f80:	697b      	ldr	r3, [r7, #20]
 8005f82:	fa01 f303 	lsl.w	r3, r1, r3
 8005f86:	43d9      	mvns	r1, r3
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005f8c:	4313      	orrs	r3, r2
         );
}
 8005f8e:	4618      	mov	r0, r3
 8005f90:	3724      	adds	r7, #36	; 0x24
 8005f92:	46bd      	mov	sp, r7
 8005f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f98:	4770      	bx	lr
	...

08005f9c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005f9c:	b580      	push	{r7, lr}
 8005f9e:	b082      	sub	sp, #8
 8005fa0:	af00      	add	r7, sp, #0
 8005fa2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	3b01      	subs	r3, #1
 8005fa8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005fac:	d301      	bcc.n	8005fb2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005fae:	2301      	movs	r3, #1
 8005fb0:	e00f      	b.n	8005fd2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005fb2:	4a0a      	ldr	r2, [pc, #40]	; (8005fdc <SysTick_Config+0x40>)
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	3b01      	subs	r3, #1
 8005fb8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005fba:	210f      	movs	r1, #15
 8005fbc:	f04f 30ff 	mov.w	r0, #4294967295
 8005fc0:	f7ff ff8e 	bl	8005ee0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005fc4:	4b05      	ldr	r3, [pc, #20]	; (8005fdc <SysTick_Config+0x40>)
 8005fc6:	2200      	movs	r2, #0
 8005fc8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005fca:	4b04      	ldr	r3, [pc, #16]	; (8005fdc <SysTick_Config+0x40>)
 8005fcc:	2207      	movs	r2, #7
 8005fce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005fd0:	2300      	movs	r3, #0
}
 8005fd2:	4618      	mov	r0, r3
 8005fd4:	3708      	adds	r7, #8
 8005fd6:	46bd      	mov	sp, r7
 8005fd8:	bd80      	pop	{r7, pc}
 8005fda:	bf00      	nop
 8005fdc:	e000e010 	.word	0xe000e010

08005fe0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005fe0:	b580      	push	{r7, lr}
 8005fe2:	b082      	sub	sp, #8
 8005fe4:	af00      	add	r7, sp, #0
 8005fe6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005fe8:	6878      	ldr	r0, [r7, #4]
 8005fea:	f7ff ff05 	bl	8005df8 <__NVIC_SetPriorityGrouping>
}
 8005fee:	bf00      	nop
 8005ff0:	3708      	adds	r7, #8
 8005ff2:	46bd      	mov	sp, r7
 8005ff4:	bd80      	pop	{r7, pc}

08005ff6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005ff6:	b580      	push	{r7, lr}
 8005ff8:	b086      	sub	sp, #24
 8005ffa:	af00      	add	r7, sp, #0
 8005ffc:	4603      	mov	r3, r0
 8005ffe:	60b9      	str	r1, [r7, #8]
 8006000:	607a      	str	r2, [r7, #4]
 8006002:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006004:	2300      	movs	r3, #0
 8006006:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006008:	f7ff ff1a 	bl	8005e40 <__NVIC_GetPriorityGrouping>
 800600c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800600e:	687a      	ldr	r2, [r7, #4]
 8006010:	68b9      	ldr	r1, [r7, #8]
 8006012:	6978      	ldr	r0, [r7, #20]
 8006014:	f7ff ff8e 	bl	8005f34 <NVIC_EncodePriority>
 8006018:	4602      	mov	r2, r0
 800601a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800601e:	4611      	mov	r1, r2
 8006020:	4618      	mov	r0, r3
 8006022:	f7ff ff5d 	bl	8005ee0 <__NVIC_SetPriority>
}
 8006026:	bf00      	nop
 8006028:	3718      	adds	r7, #24
 800602a:	46bd      	mov	sp, r7
 800602c:	bd80      	pop	{r7, pc}

0800602e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800602e:	b580      	push	{r7, lr}
 8006030:	b082      	sub	sp, #8
 8006032:	af00      	add	r7, sp, #0
 8006034:	4603      	mov	r3, r0
 8006036:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006038:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800603c:	4618      	mov	r0, r3
 800603e:	f7ff ff0d 	bl	8005e5c <__NVIC_EnableIRQ>
}
 8006042:	bf00      	nop
 8006044:	3708      	adds	r7, #8
 8006046:	46bd      	mov	sp, r7
 8006048:	bd80      	pop	{r7, pc}

0800604a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800604a:	b580      	push	{r7, lr}
 800604c:	b082      	sub	sp, #8
 800604e:	af00      	add	r7, sp, #0
 8006050:	4603      	mov	r3, r0
 8006052:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8006054:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006058:	4618      	mov	r0, r3
 800605a:	f7ff ff1d 	bl	8005e98 <__NVIC_DisableIRQ>
}
 800605e:	bf00      	nop
 8006060:	3708      	adds	r7, #8
 8006062:	46bd      	mov	sp, r7
 8006064:	bd80      	pop	{r7, pc}

08006066 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006066:	b580      	push	{r7, lr}
 8006068:	b082      	sub	sp, #8
 800606a:	af00      	add	r7, sp, #0
 800606c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800606e:	6878      	ldr	r0, [r7, #4]
 8006070:	f7ff ff94 	bl	8005f9c <SysTick_Config>
 8006074:	4603      	mov	r3, r0
}
 8006076:	4618      	mov	r0, r3
 8006078:	3708      	adds	r7, #8
 800607a:	46bd      	mov	sp, r7
 800607c:	bd80      	pop	{r7, pc}
	...

08006080 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006080:	b580      	push	{r7, lr}
 8006082:	b086      	sub	sp, #24
 8006084:	af00      	add	r7, sp, #0
 8006086:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8006088:	2300      	movs	r3, #0
 800608a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800608c:	f7ff fea8 	bl	8005de0 <HAL_GetTick>
 8006090:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	2b00      	cmp	r3, #0
 8006096:	d101      	bne.n	800609c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8006098:	2301      	movs	r3, #1
 800609a:	e099      	b.n	80061d0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	2202      	movs	r2, #2
 80060a0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	2200      	movs	r2, #0
 80060a8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	681a      	ldr	r2, [r3, #0]
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	f022 0201 	bic.w	r2, r2, #1
 80060ba:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80060bc:	e00f      	b.n	80060de <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80060be:	f7ff fe8f 	bl	8005de0 <HAL_GetTick>
 80060c2:	4602      	mov	r2, r0
 80060c4:	693b      	ldr	r3, [r7, #16]
 80060c6:	1ad3      	subs	r3, r2, r3
 80060c8:	2b05      	cmp	r3, #5
 80060ca:	d908      	bls.n	80060de <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	2220      	movs	r2, #32
 80060d0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	2203      	movs	r2, #3
 80060d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80060da:	2303      	movs	r3, #3
 80060dc:	e078      	b.n	80061d0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	f003 0301 	and.w	r3, r3, #1
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d1e8      	bne.n	80060be <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80060f4:	697a      	ldr	r2, [r7, #20]
 80060f6:	4b38      	ldr	r3, [pc, #224]	; (80061d8 <HAL_DMA_Init+0x158>)
 80060f8:	4013      	ands	r3, r2
 80060fa:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	685a      	ldr	r2, [r3, #4]
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	689b      	ldr	r3, [r3, #8]
 8006104:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800610a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	691b      	ldr	r3, [r3, #16]
 8006110:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006116:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	699b      	ldr	r3, [r3, #24]
 800611c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006122:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	6a1b      	ldr	r3, [r3, #32]
 8006128:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800612a:	697a      	ldr	r2, [r7, #20]
 800612c:	4313      	orrs	r3, r2
 800612e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006134:	2b04      	cmp	r3, #4
 8006136:	d107      	bne.n	8006148 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006140:	4313      	orrs	r3, r2
 8006142:	697a      	ldr	r2, [r7, #20]
 8006144:	4313      	orrs	r3, r2
 8006146:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	697a      	ldr	r2, [r7, #20]
 800614e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	695b      	ldr	r3, [r3, #20]
 8006156:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8006158:	697b      	ldr	r3, [r7, #20]
 800615a:	f023 0307 	bic.w	r3, r3, #7
 800615e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006164:	697a      	ldr	r2, [r7, #20]
 8006166:	4313      	orrs	r3, r2
 8006168:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800616e:	2b04      	cmp	r3, #4
 8006170:	d117      	bne.n	80061a2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006176:	697a      	ldr	r2, [r7, #20]
 8006178:	4313      	orrs	r3, r2
 800617a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006180:	2b00      	cmp	r3, #0
 8006182:	d00e      	beq.n	80061a2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8006184:	6878      	ldr	r0, [r7, #4]
 8006186:	f000 fb5f 	bl	8006848 <DMA_CheckFifoParam>
 800618a:	4603      	mov	r3, r0
 800618c:	2b00      	cmp	r3, #0
 800618e:	d008      	beq.n	80061a2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	2240      	movs	r2, #64	; 0x40
 8006194:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	2201      	movs	r2, #1
 800619a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800619e:	2301      	movs	r3, #1
 80061a0:	e016      	b.n	80061d0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	697a      	ldr	r2, [r7, #20]
 80061a8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80061aa:	6878      	ldr	r0, [r7, #4]
 80061ac:	f000 fb16 	bl	80067dc <DMA_CalcBaseAndBitshift>
 80061b0:	4603      	mov	r3, r0
 80061b2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80061b8:	223f      	movs	r2, #63	; 0x3f
 80061ba:	409a      	lsls	r2, r3
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	2200      	movs	r2, #0
 80061c4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	2201      	movs	r2, #1
 80061ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80061ce:	2300      	movs	r3, #0
}
 80061d0:	4618      	mov	r0, r3
 80061d2:	3718      	adds	r7, #24
 80061d4:	46bd      	mov	sp, r7
 80061d6:	bd80      	pop	{r7, pc}
 80061d8:	f010803f 	.word	0xf010803f

080061dc <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80061dc:	b580      	push	{r7, lr}
 80061de:	b084      	sub	sp, #16
 80061e0:	af00      	add	r7, sp, #0
 80061e2:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d101      	bne.n	80061ee <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80061ea:	2301      	movs	r3, #1
 80061ec:	e050      	b.n	8006290 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80061f4:	b2db      	uxtb	r3, r3
 80061f6:	2b02      	cmp	r3, #2
 80061f8:	d101      	bne.n	80061fe <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 80061fa:	2302      	movs	r3, #2
 80061fc:	e048      	b.n	8006290 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	681a      	ldr	r2, [r3, #0]
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	f022 0201 	bic.w	r2, r2, #1
 800620c:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	2200      	movs	r2, #0
 8006214:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	2200      	movs	r2, #0
 800621c:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	2200      	movs	r2, #0
 8006224:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	2200      	movs	r2, #0
 800622c:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	2200      	movs	r2, #0
 8006234:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	2221      	movs	r2, #33	; 0x21
 800623c:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800623e:	6878      	ldr	r0, [r7, #4]
 8006240:	f000 facc 	bl	80067dc <DMA_CalcBaseAndBitshift>
 8006244:	4603      	mov	r3, r0
 8006246:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2200      	movs	r2, #0
 800624c:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	2200      	movs	r2, #0
 8006252:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	2200      	movs	r2, #0
 8006258:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	2200      	movs	r2, #0
 800625e:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2200      	movs	r2, #0
 8006264:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	2200      	movs	r2, #0
 800626a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006270:	223f      	movs	r2, #63	; 0x3f
 8006272:	409a      	lsls	r2, r3
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	2200      	movs	r2, #0
 800627c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	2200      	movs	r2, #0
 8006282:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	2200      	movs	r2, #0
 800628a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800628e:	2300      	movs	r3, #0
}
 8006290:	4618      	mov	r0, r3
 8006292:	3710      	adds	r7, #16
 8006294:	46bd      	mov	sp, r7
 8006296:	bd80      	pop	{r7, pc}

08006298 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006298:	b580      	push	{r7, lr}
 800629a:	b086      	sub	sp, #24
 800629c:	af00      	add	r7, sp, #0
 800629e:	60f8      	str	r0, [r7, #12]
 80062a0:	60b9      	str	r1, [r7, #8]
 80062a2:	607a      	str	r2, [r7, #4]
 80062a4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80062a6:	2300      	movs	r3, #0
 80062a8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80062ae:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80062b6:	2b01      	cmp	r3, #1
 80062b8:	d101      	bne.n	80062be <HAL_DMA_Start_IT+0x26>
 80062ba:	2302      	movs	r3, #2
 80062bc:	e040      	b.n	8006340 <HAL_DMA_Start_IT+0xa8>
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	2201      	movs	r2, #1
 80062c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80062cc:	b2db      	uxtb	r3, r3
 80062ce:	2b01      	cmp	r3, #1
 80062d0:	d12f      	bne.n	8006332 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	2202      	movs	r2, #2
 80062d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	2200      	movs	r2, #0
 80062de:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80062e0:	683b      	ldr	r3, [r7, #0]
 80062e2:	687a      	ldr	r2, [r7, #4]
 80062e4:	68b9      	ldr	r1, [r7, #8]
 80062e6:	68f8      	ldr	r0, [r7, #12]
 80062e8:	f000 fa4a 	bl	8006780 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80062f0:	223f      	movs	r2, #63	; 0x3f
 80062f2:	409a      	lsls	r2, r3
 80062f4:	693b      	ldr	r3, [r7, #16]
 80062f6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	681a      	ldr	r2, [r3, #0]
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	f042 0216 	orr.w	r2, r2, #22
 8006306:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800630c:	2b00      	cmp	r3, #0
 800630e:	d007      	beq.n	8006320 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	681a      	ldr	r2, [r3, #0]
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	f042 0208 	orr.w	r2, r2, #8
 800631e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	681a      	ldr	r2, [r3, #0]
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	f042 0201 	orr.w	r2, r2, #1
 800632e:	601a      	str	r2, [r3, #0]
 8006330:	e005      	b.n	800633e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	2200      	movs	r2, #0
 8006336:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800633a:	2302      	movs	r3, #2
 800633c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800633e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006340:	4618      	mov	r0, r3
 8006342:	3718      	adds	r7, #24
 8006344:	46bd      	mov	sp, r7
 8006346:	bd80      	pop	{r7, pc}

08006348 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006348:	b580      	push	{r7, lr}
 800634a:	b084      	sub	sp, #16
 800634c:	af00      	add	r7, sp, #0
 800634e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006354:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8006356:	f7ff fd43 	bl	8005de0 <HAL_GetTick>
 800635a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006362:	b2db      	uxtb	r3, r3
 8006364:	2b02      	cmp	r3, #2
 8006366:	d008      	beq.n	800637a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	2280      	movs	r2, #128	; 0x80
 800636c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	2200      	movs	r2, #0
 8006372:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8006376:	2301      	movs	r3, #1
 8006378:	e052      	b.n	8006420 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	681a      	ldr	r2, [r3, #0]
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	f022 0216 	bic.w	r2, r2, #22
 8006388:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	695a      	ldr	r2, [r3, #20]
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006398:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d103      	bne.n	80063aa <HAL_DMA_Abort+0x62>
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d007      	beq.n	80063ba <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	681a      	ldr	r2, [r3, #0]
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	f022 0208 	bic.w	r2, r2, #8
 80063b8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	681a      	ldr	r2, [r3, #0]
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	f022 0201 	bic.w	r2, r2, #1
 80063c8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80063ca:	e013      	b.n	80063f4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80063cc:	f7ff fd08 	bl	8005de0 <HAL_GetTick>
 80063d0:	4602      	mov	r2, r0
 80063d2:	68bb      	ldr	r3, [r7, #8]
 80063d4:	1ad3      	subs	r3, r2, r3
 80063d6:	2b05      	cmp	r3, #5
 80063d8:	d90c      	bls.n	80063f4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	2220      	movs	r2, #32
 80063de:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	2203      	movs	r2, #3
 80063e4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	2200      	movs	r2, #0
 80063ec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80063f0:	2303      	movs	r3, #3
 80063f2:	e015      	b.n	8006420 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	f003 0301 	and.w	r3, r3, #1
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d1e4      	bne.n	80063cc <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006406:	223f      	movs	r2, #63	; 0x3f
 8006408:	409a      	lsls	r2, r3
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	2201      	movs	r2, #1
 8006412:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	2200      	movs	r2, #0
 800641a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800641e:	2300      	movs	r3, #0
}
 8006420:	4618      	mov	r0, r3
 8006422:	3710      	adds	r7, #16
 8006424:	46bd      	mov	sp, r7
 8006426:	bd80      	pop	{r7, pc}

08006428 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006428:	b480      	push	{r7}
 800642a:	b083      	sub	sp, #12
 800642c:	af00      	add	r7, sp, #0
 800642e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006436:	b2db      	uxtb	r3, r3
 8006438:	2b02      	cmp	r3, #2
 800643a:	d004      	beq.n	8006446 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	2280      	movs	r2, #128	; 0x80
 8006440:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8006442:	2301      	movs	r3, #1
 8006444:	e00c      	b.n	8006460 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	2205      	movs	r2, #5
 800644a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	681a      	ldr	r2, [r3, #0]
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	f022 0201 	bic.w	r2, r2, #1
 800645c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800645e:	2300      	movs	r3, #0
}
 8006460:	4618      	mov	r0, r3
 8006462:	370c      	adds	r7, #12
 8006464:	46bd      	mov	sp, r7
 8006466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800646a:	4770      	bx	lr

0800646c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800646c:	b580      	push	{r7, lr}
 800646e:	b086      	sub	sp, #24
 8006470:	af00      	add	r7, sp, #0
 8006472:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8006474:	2300      	movs	r3, #0
 8006476:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8006478:	4b8e      	ldr	r3, [pc, #568]	; (80066b4 <HAL_DMA_IRQHandler+0x248>)
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	4a8e      	ldr	r2, [pc, #568]	; (80066b8 <HAL_DMA_IRQHandler+0x24c>)
 800647e:	fba2 2303 	umull	r2, r3, r2, r3
 8006482:	0a9b      	lsrs	r3, r3, #10
 8006484:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800648a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800648c:	693b      	ldr	r3, [r7, #16]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006496:	2208      	movs	r2, #8
 8006498:	409a      	lsls	r2, r3
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	4013      	ands	r3, r2
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d01a      	beq.n	80064d8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	f003 0304 	and.w	r3, r3, #4
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d013      	beq.n	80064d8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	681a      	ldr	r2, [r3, #0]
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	f022 0204 	bic.w	r2, r2, #4
 80064be:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80064c4:	2208      	movs	r2, #8
 80064c6:	409a      	lsls	r2, r3
 80064c8:	693b      	ldr	r3, [r7, #16]
 80064ca:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80064d0:	f043 0201 	orr.w	r2, r3, #1
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80064dc:	2201      	movs	r2, #1
 80064de:	409a      	lsls	r2, r3
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	4013      	ands	r3, r2
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d012      	beq.n	800650e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	695b      	ldr	r3, [r3, #20]
 80064ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d00b      	beq.n	800650e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80064fa:	2201      	movs	r2, #1
 80064fc:	409a      	lsls	r2, r3
 80064fe:	693b      	ldr	r3, [r7, #16]
 8006500:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006506:	f043 0202 	orr.w	r2, r3, #2
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006512:	2204      	movs	r2, #4
 8006514:	409a      	lsls	r2, r3
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	4013      	ands	r3, r2
 800651a:	2b00      	cmp	r3, #0
 800651c:	d012      	beq.n	8006544 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	f003 0302 	and.w	r3, r3, #2
 8006528:	2b00      	cmp	r3, #0
 800652a:	d00b      	beq.n	8006544 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006530:	2204      	movs	r2, #4
 8006532:	409a      	lsls	r2, r3
 8006534:	693b      	ldr	r3, [r7, #16]
 8006536:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800653c:	f043 0204 	orr.w	r2, r3, #4
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006548:	2210      	movs	r2, #16
 800654a:	409a      	lsls	r2, r3
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	4013      	ands	r3, r2
 8006550:	2b00      	cmp	r3, #0
 8006552:	d043      	beq.n	80065dc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	f003 0308 	and.w	r3, r3, #8
 800655e:	2b00      	cmp	r3, #0
 8006560:	d03c      	beq.n	80065dc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006566:	2210      	movs	r2, #16
 8006568:	409a      	lsls	r2, r3
 800656a:	693b      	ldr	r3, [r7, #16]
 800656c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006578:	2b00      	cmp	r3, #0
 800657a:	d018      	beq.n	80065ae <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006586:	2b00      	cmp	r3, #0
 8006588:	d108      	bne.n	800659c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800658e:	2b00      	cmp	r3, #0
 8006590:	d024      	beq.n	80065dc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006596:	6878      	ldr	r0, [r7, #4]
 8006598:	4798      	blx	r3
 800659a:	e01f      	b.n	80065dc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d01b      	beq.n	80065dc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80065a8:	6878      	ldr	r0, [r7, #4]
 80065aa:	4798      	blx	r3
 80065ac:	e016      	b.n	80065dc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d107      	bne.n	80065cc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	681a      	ldr	r2, [r3, #0]
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	f022 0208 	bic.w	r2, r2, #8
 80065ca:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d003      	beq.n	80065dc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065d8:	6878      	ldr	r0, [r7, #4]
 80065da:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80065e0:	2220      	movs	r2, #32
 80065e2:	409a      	lsls	r2, r3
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	4013      	ands	r3, r2
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	f000 808f 	beq.w	800670c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	f003 0310 	and.w	r3, r3, #16
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	f000 8087 	beq.w	800670c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006602:	2220      	movs	r2, #32
 8006604:	409a      	lsls	r2, r3
 8006606:	693b      	ldr	r3, [r7, #16]
 8006608:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006610:	b2db      	uxtb	r3, r3
 8006612:	2b05      	cmp	r3, #5
 8006614:	d136      	bne.n	8006684 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	681a      	ldr	r2, [r3, #0]
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	f022 0216 	bic.w	r2, r2, #22
 8006624:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	695a      	ldr	r2, [r3, #20]
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006634:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800663a:	2b00      	cmp	r3, #0
 800663c:	d103      	bne.n	8006646 <HAL_DMA_IRQHandler+0x1da>
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006642:	2b00      	cmp	r3, #0
 8006644:	d007      	beq.n	8006656 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	681a      	ldr	r2, [r3, #0]
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	f022 0208 	bic.w	r2, r2, #8
 8006654:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800665a:	223f      	movs	r2, #63	; 0x3f
 800665c:	409a      	lsls	r2, r3
 800665e:	693b      	ldr	r3, [r7, #16]
 8006660:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	2201      	movs	r2, #1
 8006666:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	2200      	movs	r2, #0
 800666e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006676:	2b00      	cmp	r3, #0
 8006678:	d07e      	beq.n	8006778 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800667e:	6878      	ldr	r0, [r7, #4]
 8006680:	4798      	blx	r3
        }
        return;
 8006682:	e079      	b.n	8006778 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800668e:	2b00      	cmp	r3, #0
 8006690:	d01d      	beq.n	80066ce <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800669c:	2b00      	cmp	r3, #0
 800669e:	d10d      	bne.n	80066bc <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d031      	beq.n	800670c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80066ac:	6878      	ldr	r0, [r7, #4]
 80066ae:	4798      	blx	r3
 80066b0:	e02c      	b.n	800670c <HAL_DMA_IRQHandler+0x2a0>
 80066b2:	bf00      	nop
 80066b4:	20000030 	.word	0x20000030
 80066b8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d023      	beq.n	800670c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066c8:	6878      	ldr	r0, [r7, #4]
 80066ca:	4798      	blx	r3
 80066cc:	e01e      	b.n	800670c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d10f      	bne.n	80066fc <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	681a      	ldr	r2, [r3, #0]
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	f022 0210 	bic.w	r2, r2, #16
 80066ea:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	2201      	movs	r2, #1
 80066f0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	2200      	movs	r2, #0
 80066f8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006700:	2b00      	cmp	r3, #0
 8006702:	d003      	beq.n	800670c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006708:	6878      	ldr	r0, [r7, #4]
 800670a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006710:	2b00      	cmp	r3, #0
 8006712:	d032      	beq.n	800677a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006718:	f003 0301 	and.w	r3, r3, #1
 800671c:	2b00      	cmp	r3, #0
 800671e:	d022      	beq.n	8006766 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	2205      	movs	r2, #5
 8006724:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	681a      	ldr	r2, [r3, #0]
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	f022 0201 	bic.w	r2, r2, #1
 8006736:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8006738:	68bb      	ldr	r3, [r7, #8]
 800673a:	3301      	adds	r3, #1
 800673c:	60bb      	str	r3, [r7, #8]
 800673e:	697a      	ldr	r2, [r7, #20]
 8006740:	429a      	cmp	r2, r3
 8006742:	d307      	bcc.n	8006754 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	f003 0301 	and.w	r3, r3, #1
 800674e:	2b00      	cmp	r3, #0
 8006750:	d1f2      	bne.n	8006738 <HAL_DMA_IRQHandler+0x2cc>
 8006752:	e000      	b.n	8006756 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8006754:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	2201      	movs	r2, #1
 800675a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	2200      	movs	r2, #0
 8006762:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800676a:	2b00      	cmp	r3, #0
 800676c:	d005      	beq.n	800677a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006772:	6878      	ldr	r0, [r7, #4]
 8006774:	4798      	blx	r3
 8006776:	e000      	b.n	800677a <HAL_DMA_IRQHandler+0x30e>
        return;
 8006778:	bf00      	nop
    }
  }
}
 800677a:	3718      	adds	r7, #24
 800677c:	46bd      	mov	sp, r7
 800677e:	bd80      	pop	{r7, pc}

08006780 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006780:	b480      	push	{r7}
 8006782:	b085      	sub	sp, #20
 8006784:	af00      	add	r7, sp, #0
 8006786:	60f8      	str	r0, [r7, #12]
 8006788:	60b9      	str	r1, [r7, #8]
 800678a:	607a      	str	r2, [r7, #4]
 800678c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	681a      	ldr	r2, [r3, #0]
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800679c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	683a      	ldr	r2, [r7, #0]
 80067a4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	689b      	ldr	r3, [r3, #8]
 80067aa:	2b40      	cmp	r3, #64	; 0x40
 80067ac:	d108      	bne.n	80067c0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	687a      	ldr	r2, [r7, #4]
 80067b4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	68ba      	ldr	r2, [r7, #8]
 80067bc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80067be:	e007      	b.n	80067d0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	68ba      	ldr	r2, [r7, #8]
 80067c6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	687a      	ldr	r2, [r7, #4]
 80067ce:	60da      	str	r2, [r3, #12]
}
 80067d0:	bf00      	nop
 80067d2:	3714      	adds	r7, #20
 80067d4:	46bd      	mov	sp, r7
 80067d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067da:	4770      	bx	lr

080067dc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80067dc:	b480      	push	{r7}
 80067de:	b085      	sub	sp, #20
 80067e0:	af00      	add	r7, sp, #0
 80067e2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	b2db      	uxtb	r3, r3
 80067ea:	3b10      	subs	r3, #16
 80067ec:	4a14      	ldr	r2, [pc, #80]	; (8006840 <DMA_CalcBaseAndBitshift+0x64>)
 80067ee:	fba2 2303 	umull	r2, r3, r2, r3
 80067f2:	091b      	lsrs	r3, r3, #4
 80067f4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80067f6:	4a13      	ldr	r2, [pc, #76]	; (8006844 <DMA_CalcBaseAndBitshift+0x68>)
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	4413      	add	r3, r2
 80067fc:	781b      	ldrb	r3, [r3, #0]
 80067fe:	461a      	mov	r2, r3
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	2b03      	cmp	r3, #3
 8006808:	d909      	bls.n	800681e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8006812:	f023 0303 	bic.w	r3, r3, #3
 8006816:	1d1a      	adds	r2, r3, #4
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	659a      	str	r2, [r3, #88]	; 0x58
 800681c:	e007      	b.n	800682e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8006826:	f023 0303 	bic.w	r3, r3, #3
 800682a:	687a      	ldr	r2, [r7, #4]
 800682c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8006832:	4618      	mov	r0, r3
 8006834:	3714      	adds	r7, #20
 8006836:	46bd      	mov	sp, r7
 8006838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800683c:	4770      	bx	lr
 800683e:	bf00      	nop
 8006840:	aaaaaaab 	.word	0xaaaaaaab
 8006844:	0800a830 	.word	0x0800a830

08006848 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8006848:	b480      	push	{r7}
 800684a:	b085      	sub	sp, #20
 800684c:	af00      	add	r7, sp, #0
 800684e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006850:	2300      	movs	r3, #0
 8006852:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006858:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	699b      	ldr	r3, [r3, #24]
 800685e:	2b00      	cmp	r3, #0
 8006860:	d11f      	bne.n	80068a2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8006862:	68bb      	ldr	r3, [r7, #8]
 8006864:	2b03      	cmp	r3, #3
 8006866:	d856      	bhi.n	8006916 <DMA_CheckFifoParam+0xce>
 8006868:	a201      	add	r2, pc, #4	; (adr r2, 8006870 <DMA_CheckFifoParam+0x28>)
 800686a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800686e:	bf00      	nop
 8006870:	08006881 	.word	0x08006881
 8006874:	08006893 	.word	0x08006893
 8006878:	08006881 	.word	0x08006881
 800687c:	08006917 	.word	0x08006917
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006884:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006888:	2b00      	cmp	r3, #0
 800688a:	d046      	beq.n	800691a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800688c:	2301      	movs	r3, #1
 800688e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006890:	e043      	b.n	800691a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006896:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800689a:	d140      	bne.n	800691e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800689c:	2301      	movs	r3, #1
 800689e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80068a0:	e03d      	b.n	800691e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	699b      	ldr	r3, [r3, #24]
 80068a6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80068aa:	d121      	bne.n	80068f0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80068ac:	68bb      	ldr	r3, [r7, #8]
 80068ae:	2b03      	cmp	r3, #3
 80068b0:	d837      	bhi.n	8006922 <DMA_CheckFifoParam+0xda>
 80068b2:	a201      	add	r2, pc, #4	; (adr r2, 80068b8 <DMA_CheckFifoParam+0x70>)
 80068b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068b8:	080068c9 	.word	0x080068c9
 80068bc:	080068cf 	.word	0x080068cf
 80068c0:	080068c9 	.word	0x080068c9
 80068c4:	080068e1 	.word	0x080068e1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80068c8:	2301      	movs	r3, #1
 80068ca:	73fb      	strb	r3, [r7, #15]
      break;
 80068cc:	e030      	b.n	8006930 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068d2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d025      	beq.n	8006926 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80068da:	2301      	movs	r3, #1
 80068dc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80068de:	e022      	b.n	8006926 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068e4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80068e8:	d11f      	bne.n	800692a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80068ea:	2301      	movs	r3, #1
 80068ec:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80068ee:	e01c      	b.n	800692a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80068f0:	68bb      	ldr	r3, [r7, #8]
 80068f2:	2b02      	cmp	r3, #2
 80068f4:	d903      	bls.n	80068fe <DMA_CheckFifoParam+0xb6>
 80068f6:	68bb      	ldr	r3, [r7, #8]
 80068f8:	2b03      	cmp	r3, #3
 80068fa:	d003      	beq.n	8006904 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80068fc:	e018      	b.n	8006930 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80068fe:	2301      	movs	r3, #1
 8006900:	73fb      	strb	r3, [r7, #15]
      break;
 8006902:	e015      	b.n	8006930 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006908:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800690c:	2b00      	cmp	r3, #0
 800690e:	d00e      	beq.n	800692e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8006910:	2301      	movs	r3, #1
 8006912:	73fb      	strb	r3, [r7, #15]
      break;
 8006914:	e00b      	b.n	800692e <DMA_CheckFifoParam+0xe6>
      break;
 8006916:	bf00      	nop
 8006918:	e00a      	b.n	8006930 <DMA_CheckFifoParam+0xe8>
      break;
 800691a:	bf00      	nop
 800691c:	e008      	b.n	8006930 <DMA_CheckFifoParam+0xe8>
      break;
 800691e:	bf00      	nop
 8006920:	e006      	b.n	8006930 <DMA_CheckFifoParam+0xe8>
      break;
 8006922:	bf00      	nop
 8006924:	e004      	b.n	8006930 <DMA_CheckFifoParam+0xe8>
      break;
 8006926:	bf00      	nop
 8006928:	e002      	b.n	8006930 <DMA_CheckFifoParam+0xe8>
      break;   
 800692a:	bf00      	nop
 800692c:	e000      	b.n	8006930 <DMA_CheckFifoParam+0xe8>
      break;
 800692e:	bf00      	nop
    }
  } 
  
  return status; 
 8006930:	7bfb      	ldrb	r3, [r7, #15]
}
 8006932:	4618      	mov	r0, r3
 8006934:	3714      	adds	r7, #20
 8006936:	46bd      	mov	sp, r7
 8006938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800693c:	4770      	bx	lr
 800693e:	bf00      	nop

08006940 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006940:	b480      	push	{r7}
 8006942:	b089      	sub	sp, #36	; 0x24
 8006944:	af00      	add	r7, sp, #0
 8006946:	6078      	str	r0, [r7, #4]
 8006948:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800694a:	2300      	movs	r3, #0
 800694c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800694e:	2300      	movs	r3, #0
 8006950:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8006952:	2300      	movs	r3, #0
 8006954:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006956:	2300      	movs	r3, #0
 8006958:	61fb      	str	r3, [r7, #28]
 800695a:	e165      	b.n	8006c28 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800695c:	2201      	movs	r2, #1
 800695e:	69fb      	ldr	r3, [r7, #28]
 8006960:	fa02 f303 	lsl.w	r3, r2, r3
 8006964:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006966:	683b      	ldr	r3, [r7, #0]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	697a      	ldr	r2, [r7, #20]
 800696c:	4013      	ands	r3, r2
 800696e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006970:	693a      	ldr	r2, [r7, #16]
 8006972:	697b      	ldr	r3, [r7, #20]
 8006974:	429a      	cmp	r2, r3
 8006976:	f040 8154 	bne.w	8006c22 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800697a:	683b      	ldr	r3, [r7, #0]
 800697c:	685b      	ldr	r3, [r3, #4]
 800697e:	f003 0303 	and.w	r3, r3, #3
 8006982:	2b01      	cmp	r3, #1
 8006984:	d005      	beq.n	8006992 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006986:	683b      	ldr	r3, [r7, #0]
 8006988:	685b      	ldr	r3, [r3, #4]
 800698a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800698e:	2b02      	cmp	r3, #2
 8006990:	d130      	bne.n	80069f4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	689b      	ldr	r3, [r3, #8]
 8006996:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006998:	69fb      	ldr	r3, [r7, #28]
 800699a:	005b      	lsls	r3, r3, #1
 800699c:	2203      	movs	r2, #3
 800699e:	fa02 f303 	lsl.w	r3, r2, r3
 80069a2:	43db      	mvns	r3, r3
 80069a4:	69ba      	ldr	r2, [r7, #24]
 80069a6:	4013      	ands	r3, r2
 80069a8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80069aa:	683b      	ldr	r3, [r7, #0]
 80069ac:	68da      	ldr	r2, [r3, #12]
 80069ae:	69fb      	ldr	r3, [r7, #28]
 80069b0:	005b      	lsls	r3, r3, #1
 80069b2:	fa02 f303 	lsl.w	r3, r2, r3
 80069b6:	69ba      	ldr	r2, [r7, #24]
 80069b8:	4313      	orrs	r3, r2
 80069ba:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	69ba      	ldr	r2, [r7, #24]
 80069c0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	685b      	ldr	r3, [r3, #4]
 80069c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80069c8:	2201      	movs	r2, #1
 80069ca:	69fb      	ldr	r3, [r7, #28]
 80069cc:	fa02 f303 	lsl.w	r3, r2, r3
 80069d0:	43db      	mvns	r3, r3
 80069d2:	69ba      	ldr	r2, [r7, #24]
 80069d4:	4013      	ands	r3, r2
 80069d6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80069d8:	683b      	ldr	r3, [r7, #0]
 80069da:	685b      	ldr	r3, [r3, #4]
 80069dc:	091b      	lsrs	r3, r3, #4
 80069de:	f003 0201 	and.w	r2, r3, #1
 80069e2:	69fb      	ldr	r3, [r7, #28]
 80069e4:	fa02 f303 	lsl.w	r3, r2, r3
 80069e8:	69ba      	ldr	r2, [r7, #24]
 80069ea:	4313      	orrs	r3, r2
 80069ec:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	69ba      	ldr	r2, [r7, #24]
 80069f2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80069f4:	683b      	ldr	r3, [r7, #0]
 80069f6:	685b      	ldr	r3, [r3, #4]
 80069f8:	f003 0303 	and.w	r3, r3, #3
 80069fc:	2b03      	cmp	r3, #3
 80069fe:	d017      	beq.n	8006a30 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	68db      	ldr	r3, [r3, #12]
 8006a04:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006a06:	69fb      	ldr	r3, [r7, #28]
 8006a08:	005b      	lsls	r3, r3, #1
 8006a0a:	2203      	movs	r2, #3
 8006a0c:	fa02 f303 	lsl.w	r3, r2, r3
 8006a10:	43db      	mvns	r3, r3
 8006a12:	69ba      	ldr	r2, [r7, #24]
 8006a14:	4013      	ands	r3, r2
 8006a16:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006a18:	683b      	ldr	r3, [r7, #0]
 8006a1a:	689a      	ldr	r2, [r3, #8]
 8006a1c:	69fb      	ldr	r3, [r7, #28]
 8006a1e:	005b      	lsls	r3, r3, #1
 8006a20:	fa02 f303 	lsl.w	r3, r2, r3
 8006a24:	69ba      	ldr	r2, [r7, #24]
 8006a26:	4313      	orrs	r3, r2
 8006a28:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	69ba      	ldr	r2, [r7, #24]
 8006a2e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006a30:	683b      	ldr	r3, [r7, #0]
 8006a32:	685b      	ldr	r3, [r3, #4]
 8006a34:	f003 0303 	and.w	r3, r3, #3
 8006a38:	2b02      	cmp	r3, #2
 8006a3a:	d123      	bne.n	8006a84 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006a3c:	69fb      	ldr	r3, [r7, #28]
 8006a3e:	08da      	lsrs	r2, r3, #3
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	3208      	adds	r2, #8
 8006a44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006a48:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006a4a:	69fb      	ldr	r3, [r7, #28]
 8006a4c:	f003 0307 	and.w	r3, r3, #7
 8006a50:	009b      	lsls	r3, r3, #2
 8006a52:	220f      	movs	r2, #15
 8006a54:	fa02 f303 	lsl.w	r3, r2, r3
 8006a58:	43db      	mvns	r3, r3
 8006a5a:	69ba      	ldr	r2, [r7, #24]
 8006a5c:	4013      	ands	r3, r2
 8006a5e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006a60:	683b      	ldr	r3, [r7, #0]
 8006a62:	691a      	ldr	r2, [r3, #16]
 8006a64:	69fb      	ldr	r3, [r7, #28]
 8006a66:	f003 0307 	and.w	r3, r3, #7
 8006a6a:	009b      	lsls	r3, r3, #2
 8006a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8006a70:	69ba      	ldr	r2, [r7, #24]
 8006a72:	4313      	orrs	r3, r2
 8006a74:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006a76:	69fb      	ldr	r3, [r7, #28]
 8006a78:	08da      	lsrs	r2, r3, #3
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	3208      	adds	r2, #8
 8006a7e:	69b9      	ldr	r1, [r7, #24]
 8006a80:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006a8a:	69fb      	ldr	r3, [r7, #28]
 8006a8c:	005b      	lsls	r3, r3, #1
 8006a8e:	2203      	movs	r2, #3
 8006a90:	fa02 f303 	lsl.w	r3, r2, r3
 8006a94:	43db      	mvns	r3, r3
 8006a96:	69ba      	ldr	r2, [r7, #24]
 8006a98:	4013      	ands	r3, r2
 8006a9a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006a9c:	683b      	ldr	r3, [r7, #0]
 8006a9e:	685b      	ldr	r3, [r3, #4]
 8006aa0:	f003 0203 	and.w	r2, r3, #3
 8006aa4:	69fb      	ldr	r3, [r7, #28]
 8006aa6:	005b      	lsls	r3, r3, #1
 8006aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8006aac:	69ba      	ldr	r2, [r7, #24]
 8006aae:	4313      	orrs	r3, r2
 8006ab0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	69ba      	ldr	r2, [r7, #24]
 8006ab6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006ab8:	683b      	ldr	r3, [r7, #0]
 8006aba:	685b      	ldr	r3, [r3, #4]
 8006abc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	f000 80ae 	beq.w	8006c22 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006ac6:	2300      	movs	r3, #0
 8006ac8:	60fb      	str	r3, [r7, #12]
 8006aca:	4b5d      	ldr	r3, [pc, #372]	; (8006c40 <HAL_GPIO_Init+0x300>)
 8006acc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ace:	4a5c      	ldr	r2, [pc, #368]	; (8006c40 <HAL_GPIO_Init+0x300>)
 8006ad0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006ad4:	6453      	str	r3, [r2, #68]	; 0x44
 8006ad6:	4b5a      	ldr	r3, [pc, #360]	; (8006c40 <HAL_GPIO_Init+0x300>)
 8006ad8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ada:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006ade:	60fb      	str	r3, [r7, #12]
 8006ae0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006ae2:	4a58      	ldr	r2, [pc, #352]	; (8006c44 <HAL_GPIO_Init+0x304>)
 8006ae4:	69fb      	ldr	r3, [r7, #28]
 8006ae6:	089b      	lsrs	r3, r3, #2
 8006ae8:	3302      	adds	r3, #2
 8006aea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006aee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8006af0:	69fb      	ldr	r3, [r7, #28]
 8006af2:	f003 0303 	and.w	r3, r3, #3
 8006af6:	009b      	lsls	r3, r3, #2
 8006af8:	220f      	movs	r2, #15
 8006afa:	fa02 f303 	lsl.w	r3, r2, r3
 8006afe:	43db      	mvns	r3, r3
 8006b00:	69ba      	ldr	r2, [r7, #24]
 8006b02:	4013      	ands	r3, r2
 8006b04:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	4a4f      	ldr	r2, [pc, #316]	; (8006c48 <HAL_GPIO_Init+0x308>)
 8006b0a:	4293      	cmp	r3, r2
 8006b0c:	d025      	beq.n	8006b5a <HAL_GPIO_Init+0x21a>
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	4a4e      	ldr	r2, [pc, #312]	; (8006c4c <HAL_GPIO_Init+0x30c>)
 8006b12:	4293      	cmp	r3, r2
 8006b14:	d01f      	beq.n	8006b56 <HAL_GPIO_Init+0x216>
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	4a4d      	ldr	r2, [pc, #308]	; (8006c50 <HAL_GPIO_Init+0x310>)
 8006b1a:	4293      	cmp	r3, r2
 8006b1c:	d019      	beq.n	8006b52 <HAL_GPIO_Init+0x212>
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	4a4c      	ldr	r2, [pc, #304]	; (8006c54 <HAL_GPIO_Init+0x314>)
 8006b22:	4293      	cmp	r3, r2
 8006b24:	d013      	beq.n	8006b4e <HAL_GPIO_Init+0x20e>
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	4a4b      	ldr	r2, [pc, #300]	; (8006c58 <HAL_GPIO_Init+0x318>)
 8006b2a:	4293      	cmp	r3, r2
 8006b2c:	d00d      	beq.n	8006b4a <HAL_GPIO_Init+0x20a>
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	4a4a      	ldr	r2, [pc, #296]	; (8006c5c <HAL_GPIO_Init+0x31c>)
 8006b32:	4293      	cmp	r3, r2
 8006b34:	d007      	beq.n	8006b46 <HAL_GPIO_Init+0x206>
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	4a49      	ldr	r2, [pc, #292]	; (8006c60 <HAL_GPIO_Init+0x320>)
 8006b3a:	4293      	cmp	r3, r2
 8006b3c:	d101      	bne.n	8006b42 <HAL_GPIO_Init+0x202>
 8006b3e:	2306      	movs	r3, #6
 8006b40:	e00c      	b.n	8006b5c <HAL_GPIO_Init+0x21c>
 8006b42:	2307      	movs	r3, #7
 8006b44:	e00a      	b.n	8006b5c <HAL_GPIO_Init+0x21c>
 8006b46:	2305      	movs	r3, #5
 8006b48:	e008      	b.n	8006b5c <HAL_GPIO_Init+0x21c>
 8006b4a:	2304      	movs	r3, #4
 8006b4c:	e006      	b.n	8006b5c <HAL_GPIO_Init+0x21c>
 8006b4e:	2303      	movs	r3, #3
 8006b50:	e004      	b.n	8006b5c <HAL_GPIO_Init+0x21c>
 8006b52:	2302      	movs	r3, #2
 8006b54:	e002      	b.n	8006b5c <HAL_GPIO_Init+0x21c>
 8006b56:	2301      	movs	r3, #1
 8006b58:	e000      	b.n	8006b5c <HAL_GPIO_Init+0x21c>
 8006b5a:	2300      	movs	r3, #0
 8006b5c:	69fa      	ldr	r2, [r7, #28]
 8006b5e:	f002 0203 	and.w	r2, r2, #3
 8006b62:	0092      	lsls	r2, r2, #2
 8006b64:	4093      	lsls	r3, r2
 8006b66:	69ba      	ldr	r2, [r7, #24]
 8006b68:	4313      	orrs	r3, r2
 8006b6a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006b6c:	4935      	ldr	r1, [pc, #212]	; (8006c44 <HAL_GPIO_Init+0x304>)
 8006b6e:	69fb      	ldr	r3, [r7, #28]
 8006b70:	089b      	lsrs	r3, r3, #2
 8006b72:	3302      	adds	r3, #2
 8006b74:	69ba      	ldr	r2, [r7, #24]
 8006b76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006b7a:	4b3a      	ldr	r3, [pc, #232]	; (8006c64 <HAL_GPIO_Init+0x324>)
 8006b7c:	689b      	ldr	r3, [r3, #8]
 8006b7e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006b80:	693b      	ldr	r3, [r7, #16]
 8006b82:	43db      	mvns	r3, r3
 8006b84:	69ba      	ldr	r2, [r7, #24]
 8006b86:	4013      	ands	r3, r2
 8006b88:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006b8a:	683b      	ldr	r3, [r7, #0]
 8006b8c:	685b      	ldr	r3, [r3, #4]
 8006b8e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d003      	beq.n	8006b9e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8006b96:	69ba      	ldr	r2, [r7, #24]
 8006b98:	693b      	ldr	r3, [r7, #16]
 8006b9a:	4313      	orrs	r3, r2
 8006b9c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006b9e:	4a31      	ldr	r2, [pc, #196]	; (8006c64 <HAL_GPIO_Init+0x324>)
 8006ba0:	69bb      	ldr	r3, [r7, #24]
 8006ba2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006ba4:	4b2f      	ldr	r3, [pc, #188]	; (8006c64 <HAL_GPIO_Init+0x324>)
 8006ba6:	68db      	ldr	r3, [r3, #12]
 8006ba8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006baa:	693b      	ldr	r3, [r7, #16]
 8006bac:	43db      	mvns	r3, r3
 8006bae:	69ba      	ldr	r2, [r7, #24]
 8006bb0:	4013      	ands	r3, r2
 8006bb2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006bb4:	683b      	ldr	r3, [r7, #0]
 8006bb6:	685b      	ldr	r3, [r3, #4]
 8006bb8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d003      	beq.n	8006bc8 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8006bc0:	69ba      	ldr	r2, [r7, #24]
 8006bc2:	693b      	ldr	r3, [r7, #16]
 8006bc4:	4313      	orrs	r3, r2
 8006bc6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006bc8:	4a26      	ldr	r2, [pc, #152]	; (8006c64 <HAL_GPIO_Init+0x324>)
 8006bca:	69bb      	ldr	r3, [r7, #24]
 8006bcc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8006bce:	4b25      	ldr	r3, [pc, #148]	; (8006c64 <HAL_GPIO_Init+0x324>)
 8006bd0:	685b      	ldr	r3, [r3, #4]
 8006bd2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006bd4:	693b      	ldr	r3, [r7, #16]
 8006bd6:	43db      	mvns	r3, r3
 8006bd8:	69ba      	ldr	r2, [r7, #24]
 8006bda:	4013      	ands	r3, r2
 8006bdc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006bde:	683b      	ldr	r3, [r7, #0]
 8006be0:	685b      	ldr	r3, [r3, #4]
 8006be2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d003      	beq.n	8006bf2 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8006bea:	69ba      	ldr	r2, [r7, #24]
 8006bec:	693b      	ldr	r3, [r7, #16]
 8006bee:	4313      	orrs	r3, r2
 8006bf0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006bf2:	4a1c      	ldr	r2, [pc, #112]	; (8006c64 <HAL_GPIO_Init+0x324>)
 8006bf4:	69bb      	ldr	r3, [r7, #24]
 8006bf6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006bf8:	4b1a      	ldr	r3, [pc, #104]	; (8006c64 <HAL_GPIO_Init+0x324>)
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006bfe:	693b      	ldr	r3, [r7, #16]
 8006c00:	43db      	mvns	r3, r3
 8006c02:	69ba      	ldr	r2, [r7, #24]
 8006c04:	4013      	ands	r3, r2
 8006c06:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006c08:	683b      	ldr	r3, [r7, #0]
 8006c0a:	685b      	ldr	r3, [r3, #4]
 8006c0c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d003      	beq.n	8006c1c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8006c14:	69ba      	ldr	r2, [r7, #24]
 8006c16:	693b      	ldr	r3, [r7, #16]
 8006c18:	4313      	orrs	r3, r2
 8006c1a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006c1c:	4a11      	ldr	r2, [pc, #68]	; (8006c64 <HAL_GPIO_Init+0x324>)
 8006c1e:	69bb      	ldr	r3, [r7, #24]
 8006c20:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006c22:	69fb      	ldr	r3, [r7, #28]
 8006c24:	3301      	adds	r3, #1
 8006c26:	61fb      	str	r3, [r7, #28]
 8006c28:	69fb      	ldr	r3, [r7, #28]
 8006c2a:	2b0f      	cmp	r3, #15
 8006c2c:	f67f ae96 	bls.w	800695c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006c30:	bf00      	nop
 8006c32:	bf00      	nop
 8006c34:	3724      	adds	r7, #36	; 0x24
 8006c36:	46bd      	mov	sp, r7
 8006c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c3c:	4770      	bx	lr
 8006c3e:	bf00      	nop
 8006c40:	40023800 	.word	0x40023800
 8006c44:	40013800 	.word	0x40013800
 8006c48:	40020000 	.word	0x40020000
 8006c4c:	40020400 	.word	0x40020400
 8006c50:	40020800 	.word	0x40020800
 8006c54:	40020c00 	.word	0x40020c00
 8006c58:	40021000 	.word	0x40021000
 8006c5c:	40021400 	.word	0x40021400
 8006c60:	40021800 	.word	0x40021800
 8006c64:	40013c00 	.word	0x40013c00

08006c68 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8006c68:	b480      	push	{r7}
 8006c6a:	b087      	sub	sp, #28
 8006c6c:	af00      	add	r7, sp, #0
 8006c6e:	6078      	str	r0, [r7, #4]
 8006c70:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006c72:	2300      	movs	r3, #0
 8006c74:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8006c76:	2300      	movs	r3, #0
 8006c78:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8006c7a:	2300      	movs	r3, #0
 8006c7c:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006c7e:	2300      	movs	r3, #0
 8006c80:	617b      	str	r3, [r7, #20]
 8006c82:	e0c7      	b.n	8006e14 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006c84:	2201      	movs	r2, #1
 8006c86:	697b      	ldr	r3, [r7, #20]
 8006c88:	fa02 f303 	lsl.w	r3, r2, r3
 8006c8c:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8006c8e:	683a      	ldr	r2, [r7, #0]
 8006c90:	693b      	ldr	r3, [r7, #16]
 8006c92:	4013      	ands	r3, r2
 8006c94:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8006c96:	68fa      	ldr	r2, [r7, #12]
 8006c98:	693b      	ldr	r3, [r7, #16]
 8006c9a:	429a      	cmp	r2, r3
 8006c9c:	f040 80b7 	bne.w	8006e0e <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8006ca0:	4a62      	ldr	r2, [pc, #392]	; (8006e2c <HAL_GPIO_DeInit+0x1c4>)
 8006ca2:	697b      	ldr	r3, [r7, #20]
 8006ca4:	089b      	lsrs	r3, r3, #2
 8006ca6:	3302      	adds	r3, #2
 8006ca8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006cac:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8006cae:	697b      	ldr	r3, [r7, #20]
 8006cb0:	f003 0303 	and.w	r3, r3, #3
 8006cb4:	009b      	lsls	r3, r3, #2
 8006cb6:	220f      	movs	r2, #15
 8006cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8006cbc:	68ba      	ldr	r2, [r7, #8]
 8006cbe:	4013      	ands	r3, r2
 8006cc0:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	4a5a      	ldr	r2, [pc, #360]	; (8006e30 <HAL_GPIO_DeInit+0x1c8>)
 8006cc6:	4293      	cmp	r3, r2
 8006cc8:	d025      	beq.n	8006d16 <HAL_GPIO_DeInit+0xae>
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	4a59      	ldr	r2, [pc, #356]	; (8006e34 <HAL_GPIO_DeInit+0x1cc>)
 8006cce:	4293      	cmp	r3, r2
 8006cd0:	d01f      	beq.n	8006d12 <HAL_GPIO_DeInit+0xaa>
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	4a58      	ldr	r2, [pc, #352]	; (8006e38 <HAL_GPIO_DeInit+0x1d0>)
 8006cd6:	4293      	cmp	r3, r2
 8006cd8:	d019      	beq.n	8006d0e <HAL_GPIO_DeInit+0xa6>
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	4a57      	ldr	r2, [pc, #348]	; (8006e3c <HAL_GPIO_DeInit+0x1d4>)
 8006cde:	4293      	cmp	r3, r2
 8006ce0:	d013      	beq.n	8006d0a <HAL_GPIO_DeInit+0xa2>
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	4a56      	ldr	r2, [pc, #344]	; (8006e40 <HAL_GPIO_DeInit+0x1d8>)
 8006ce6:	4293      	cmp	r3, r2
 8006ce8:	d00d      	beq.n	8006d06 <HAL_GPIO_DeInit+0x9e>
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	4a55      	ldr	r2, [pc, #340]	; (8006e44 <HAL_GPIO_DeInit+0x1dc>)
 8006cee:	4293      	cmp	r3, r2
 8006cf0:	d007      	beq.n	8006d02 <HAL_GPIO_DeInit+0x9a>
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	4a54      	ldr	r2, [pc, #336]	; (8006e48 <HAL_GPIO_DeInit+0x1e0>)
 8006cf6:	4293      	cmp	r3, r2
 8006cf8:	d101      	bne.n	8006cfe <HAL_GPIO_DeInit+0x96>
 8006cfa:	2306      	movs	r3, #6
 8006cfc:	e00c      	b.n	8006d18 <HAL_GPIO_DeInit+0xb0>
 8006cfe:	2307      	movs	r3, #7
 8006d00:	e00a      	b.n	8006d18 <HAL_GPIO_DeInit+0xb0>
 8006d02:	2305      	movs	r3, #5
 8006d04:	e008      	b.n	8006d18 <HAL_GPIO_DeInit+0xb0>
 8006d06:	2304      	movs	r3, #4
 8006d08:	e006      	b.n	8006d18 <HAL_GPIO_DeInit+0xb0>
 8006d0a:	2303      	movs	r3, #3
 8006d0c:	e004      	b.n	8006d18 <HAL_GPIO_DeInit+0xb0>
 8006d0e:	2302      	movs	r3, #2
 8006d10:	e002      	b.n	8006d18 <HAL_GPIO_DeInit+0xb0>
 8006d12:	2301      	movs	r3, #1
 8006d14:	e000      	b.n	8006d18 <HAL_GPIO_DeInit+0xb0>
 8006d16:	2300      	movs	r3, #0
 8006d18:	697a      	ldr	r2, [r7, #20]
 8006d1a:	f002 0203 	and.w	r2, r2, #3
 8006d1e:	0092      	lsls	r2, r2, #2
 8006d20:	4093      	lsls	r3, r2
 8006d22:	68ba      	ldr	r2, [r7, #8]
 8006d24:	429a      	cmp	r2, r3
 8006d26:	d132      	bne.n	8006d8e <HAL_GPIO_DeInit+0x126>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8006d28:	4b48      	ldr	r3, [pc, #288]	; (8006e4c <HAL_GPIO_DeInit+0x1e4>)
 8006d2a:	681a      	ldr	r2, [r3, #0]
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	43db      	mvns	r3, r3
 8006d30:	4946      	ldr	r1, [pc, #280]	; (8006e4c <HAL_GPIO_DeInit+0x1e4>)
 8006d32:	4013      	ands	r3, r2
 8006d34:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8006d36:	4b45      	ldr	r3, [pc, #276]	; (8006e4c <HAL_GPIO_DeInit+0x1e4>)
 8006d38:	685a      	ldr	r2, [r3, #4]
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	43db      	mvns	r3, r3
 8006d3e:	4943      	ldr	r1, [pc, #268]	; (8006e4c <HAL_GPIO_DeInit+0x1e4>)
 8006d40:	4013      	ands	r3, r2
 8006d42:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8006d44:	4b41      	ldr	r3, [pc, #260]	; (8006e4c <HAL_GPIO_DeInit+0x1e4>)
 8006d46:	68da      	ldr	r2, [r3, #12]
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	43db      	mvns	r3, r3
 8006d4c:	493f      	ldr	r1, [pc, #252]	; (8006e4c <HAL_GPIO_DeInit+0x1e4>)
 8006d4e:	4013      	ands	r3, r2
 8006d50:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8006d52:	4b3e      	ldr	r3, [pc, #248]	; (8006e4c <HAL_GPIO_DeInit+0x1e4>)
 8006d54:	689a      	ldr	r2, [r3, #8]
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	43db      	mvns	r3, r3
 8006d5a:	493c      	ldr	r1, [pc, #240]	; (8006e4c <HAL_GPIO_DeInit+0x1e4>)
 8006d5c:	4013      	ands	r3, r2
 8006d5e:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8006d60:	697b      	ldr	r3, [r7, #20]
 8006d62:	f003 0303 	and.w	r3, r3, #3
 8006d66:	009b      	lsls	r3, r3, #2
 8006d68:	220f      	movs	r2, #15
 8006d6a:	fa02 f303 	lsl.w	r3, r2, r3
 8006d6e:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8006d70:	4a2e      	ldr	r2, [pc, #184]	; (8006e2c <HAL_GPIO_DeInit+0x1c4>)
 8006d72:	697b      	ldr	r3, [r7, #20]
 8006d74:	089b      	lsrs	r3, r3, #2
 8006d76:	3302      	adds	r3, #2
 8006d78:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8006d7c:	68bb      	ldr	r3, [r7, #8]
 8006d7e:	43da      	mvns	r2, r3
 8006d80:	482a      	ldr	r0, [pc, #168]	; (8006e2c <HAL_GPIO_DeInit+0x1c4>)
 8006d82:	697b      	ldr	r3, [r7, #20]
 8006d84:	089b      	lsrs	r3, r3, #2
 8006d86:	400a      	ands	r2, r1
 8006d88:	3302      	adds	r3, #2
 8006d8a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681a      	ldr	r2, [r3, #0]
 8006d92:	697b      	ldr	r3, [r7, #20]
 8006d94:	005b      	lsls	r3, r3, #1
 8006d96:	2103      	movs	r1, #3
 8006d98:	fa01 f303 	lsl.w	r3, r1, r3
 8006d9c:	43db      	mvns	r3, r3
 8006d9e:	401a      	ands	r2, r3
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006da4:	697b      	ldr	r3, [r7, #20]
 8006da6:	08da      	lsrs	r2, r3, #3
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	3208      	adds	r2, #8
 8006dac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006db0:	697b      	ldr	r3, [r7, #20]
 8006db2:	f003 0307 	and.w	r3, r3, #7
 8006db6:	009b      	lsls	r3, r3, #2
 8006db8:	220f      	movs	r2, #15
 8006dba:	fa02 f303 	lsl.w	r3, r2, r3
 8006dbe:	43db      	mvns	r3, r3
 8006dc0:	697a      	ldr	r2, [r7, #20]
 8006dc2:	08d2      	lsrs	r2, r2, #3
 8006dc4:	4019      	ands	r1, r3
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	3208      	adds	r2, #8
 8006dca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	68da      	ldr	r2, [r3, #12]
 8006dd2:	697b      	ldr	r3, [r7, #20]
 8006dd4:	005b      	lsls	r3, r3, #1
 8006dd6:	2103      	movs	r1, #3
 8006dd8:	fa01 f303 	lsl.w	r3, r1, r3
 8006ddc:	43db      	mvns	r3, r3
 8006dde:	401a      	ands	r2, r3
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	685a      	ldr	r2, [r3, #4]
 8006de8:	2101      	movs	r1, #1
 8006dea:	697b      	ldr	r3, [r7, #20]
 8006dec:	fa01 f303 	lsl.w	r3, r1, r3
 8006df0:	43db      	mvns	r3, r3
 8006df2:	401a      	ands	r2, r3
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	689a      	ldr	r2, [r3, #8]
 8006dfc:	697b      	ldr	r3, [r7, #20]
 8006dfe:	005b      	lsls	r3, r3, #1
 8006e00:	2103      	movs	r1, #3
 8006e02:	fa01 f303 	lsl.w	r3, r1, r3
 8006e06:	43db      	mvns	r3, r3
 8006e08:	401a      	ands	r2, r3
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006e0e:	697b      	ldr	r3, [r7, #20]
 8006e10:	3301      	adds	r3, #1
 8006e12:	617b      	str	r3, [r7, #20]
 8006e14:	697b      	ldr	r3, [r7, #20]
 8006e16:	2b0f      	cmp	r3, #15
 8006e18:	f67f af34 	bls.w	8006c84 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8006e1c:	bf00      	nop
 8006e1e:	bf00      	nop
 8006e20:	371c      	adds	r7, #28
 8006e22:	46bd      	mov	sp, r7
 8006e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e28:	4770      	bx	lr
 8006e2a:	bf00      	nop
 8006e2c:	40013800 	.word	0x40013800
 8006e30:	40020000 	.word	0x40020000
 8006e34:	40020400 	.word	0x40020400
 8006e38:	40020800 	.word	0x40020800
 8006e3c:	40020c00 	.word	0x40020c00
 8006e40:	40021000 	.word	0x40021000
 8006e44:	40021400 	.word	0x40021400
 8006e48:	40021800 	.word	0x40021800
 8006e4c:	40013c00 	.word	0x40013c00

08006e50 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006e50:	b480      	push	{r7}
 8006e52:	b085      	sub	sp, #20
 8006e54:	af00      	add	r7, sp, #0
 8006e56:	6078      	str	r0, [r7, #4]
 8006e58:	460b      	mov	r3, r1
 8006e5a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	691a      	ldr	r2, [r3, #16]
 8006e60:	887b      	ldrh	r3, [r7, #2]
 8006e62:	4013      	ands	r3, r2
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d002      	beq.n	8006e6e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006e68:	2301      	movs	r3, #1
 8006e6a:	73fb      	strb	r3, [r7, #15]
 8006e6c:	e001      	b.n	8006e72 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006e6e:	2300      	movs	r3, #0
 8006e70:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006e72:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e74:	4618      	mov	r0, r3
 8006e76:	3714      	adds	r7, #20
 8006e78:	46bd      	mov	sp, r7
 8006e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e7e:	4770      	bx	lr

08006e80 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006e80:	b480      	push	{r7}
 8006e82:	b083      	sub	sp, #12
 8006e84:	af00      	add	r7, sp, #0
 8006e86:	6078      	str	r0, [r7, #4]
 8006e88:	460b      	mov	r3, r1
 8006e8a:	807b      	strh	r3, [r7, #2]
 8006e8c:	4613      	mov	r3, r2
 8006e8e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006e90:	787b      	ldrb	r3, [r7, #1]
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d003      	beq.n	8006e9e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006e96:	887a      	ldrh	r2, [r7, #2]
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006e9c:	e003      	b.n	8006ea6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006e9e:	887b      	ldrh	r3, [r7, #2]
 8006ea0:	041a      	lsls	r2, r3, #16
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	619a      	str	r2, [r3, #24]
}
 8006ea6:	bf00      	nop
 8006ea8:	370c      	adds	r7, #12
 8006eaa:	46bd      	mov	sp, r7
 8006eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb0:	4770      	bx	lr
	...

08006eb4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006eb4:	b580      	push	{r7, lr}
 8006eb6:	b084      	sub	sp, #16
 8006eb8:	af00      	add	r7, sp, #0
 8006eba:	6078      	str	r0, [r7, #4]
 8006ebc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d101      	bne.n	8006ec8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006ec4:	2301      	movs	r3, #1
 8006ec6:	e0cc      	b.n	8007062 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006ec8:	4b68      	ldr	r3, [pc, #416]	; (800706c <HAL_RCC_ClockConfig+0x1b8>)
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	f003 030f 	and.w	r3, r3, #15
 8006ed0:	683a      	ldr	r2, [r7, #0]
 8006ed2:	429a      	cmp	r2, r3
 8006ed4:	d90c      	bls.n	8006ef0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006ed6:	4b65      	ldr	r3, [pc, #404]	; (800706c <HAL_RCC_ClockConfig+0x1b8>)
 8006ed8:	683a      	ldr	r2, [r7, #0]
 8006eda:	b2d2      	uxtb	r2, r2
 8006edc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006ede:	4b63      	ldr	r3, [pc, #396]	; (800706c <HAL_RCC_ClockConfig+0x1b8>)
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	f003 030f 	and.w	r3, r3, #15
 8006ee6:	683a      	ldr	r2, [r7, #0]
 8006ee8:	429a      	cmp	r2, r3
 8006eea:	d001      	beq.n	8006ef0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006eec:	2301      	movs	r3, #1
 8006eee:	e0b8      	b.n	8007062 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	f003 0302 	and.w	r3, r3, #2
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d020      	beq.n	8006f3e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	f003 0304 	and.w	r3, r3, #4
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d005      	beq.n	8006f14 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006f08:	4b59      	ldr	r3, [pc, #356]	; (8007070 <HAL_RCC_ClockConfig+0x1bc>)
 8006f0a:	689b      	ldr	r3, [r3, #8]
 8006f0c:	4a58      	ldr	r2, [pc, #352]	; (8007070 <HAL_RCC_ClockConfig+0x1bc>)
 8006f0e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006f12:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	f003 0308 	and.w	r3, r3, #8
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d005      	beq.n	8006f2c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006f20:	4b53      	ldr	r3, [pc, #332]	; (8007070 <HAL_RCC_ClockConfig+0x1bc>)
 8006f22:	689b      	ldr	r3, [r3, #8]
 8006f24:	4a52      	ldr	r2, [pc, #328]	; (8007070 <HAL_RCC_ClockConfig+0x1bc>)
 8006f26:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006f2a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006f2c:	4b50      	ldr	r3, [pc, #320]	; (8007070 <HAL_RCC_ClockConfig+0x1bc>)
 8006f2e:	689b      	ldr	r3, [r3, #8]
 8006f30:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	689b      	ldr	r3, [r3, #8]
 8006f38:	494d      	ldr	r1, [pc, #308]	; (8007070 <HAL_RCC_ClockConfig+0x1bc>)
 8006f3a:	4313      	orrs	r3, r2
 8006f3c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	f003 0301 	and.w	r3, r3, #1
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d044      	beq.n	8006fd4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	685b      	ldr	r3, [r3, #4]
 8006f4e:	2b01      	cmp	r3, #1
 8006f50:	d107      	bne.n	8006f62 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006f52:	4b47      	ldr	r3, [pc, #284]	; (8007070 <HAL_RCC_ClockConfig+0x1bc>)
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d119      	bne.n	8006f92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006f5e:	2301      	movs	r3, #1
 8006f60:	e07f      	b.n	8007062 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	685b      	ldr	r3, [r3, #4]
 8006f66:	2b02      	cmp	r3, #2
 8006f68:	d003      	beq.n	8006f72 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006f6e:	2b03      	cmp	r3, #3
 8006f70:	d107      	bne.n	8006f82 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006f72:	4b3f      	ldr	r3, [pc, #252]	; (8007070 <HAL_RCC_ClockConfig+0x1bc>)
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d109      	bne.n	8006f92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006f7e:	2301      	movs	r3, #1
 8006f80:	e06f      	b.n	8007062 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006f82:	4b3b      	ldr	r3, [pc, #236]	; (8007070 <HAL_RCC_ClockConfig+0x1bc>)
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	f003 0302 	and.w	r3, r3, #2
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d101      	bne.n	8006f92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006f8e:	2301      	movs	r3, #1
 8006f90:	e067      	b.n	8007062 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006f92:	4b37      	ldr	r3, [pc, #220]	; (8007070 <HAL_RCC_ClockConfig+0x1bc>)
 8006f94:	689b      	ldr	r3, [r3, #8]
 8006f96:	f023 0203 	bic.w	r2, r3, #3
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	685b      	ldr	r3, [r3, #4]
 8006f9e:	4934      	ldr	r1, [pc, #208]	; (8007070 <HAL_RCC_ClockConfig+0x1bc>)
 8006fa0:	4313      	orrs	r3, r2
 8006fa2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006fa4:	f7fe ff1c 	bl	8005de0 <HAL_GetTick>
 8006fa8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006faa:	e00a      	b.n	8006fc2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006fac:	f7fe ff18 	bl	8005de0 <HAL_GetTick>
 8006fb0:	4602      	mov	r2, r0
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	1ad3      	subs	r3, r2, r3
 8006fb6:	f241 3288 	movw	r2, #5000	; 0x1388
 8006fba:	4293      	cmp	r3, r2
 8006fbc:	d901      	bls.n	8006fc2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006fbe:	2303      	movs	r3, #3
 8006fc0:	e04f      	b.n	8007062 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006fc2:	4b2b      	ldr	r3, [pc, #172]	; (8007070 <HAL_RCC_ClockConfig+0x1bc>)
 8006fc4:	689b      	ldr	r3, [r3, #8]
 8006fc6:	f003 020c 	and.w	r2, r3, #12
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	685b      	ldr	r3, [r3, #4]
 8006fce:	009b      	lsls	r3, r3, #2
 8006fd0:	429a      	cmp	r2, r3
 8006fd2:	d1eb      	bne.n	8006fac <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006fd4:	4b25      	ldr	r3, [pc, #148]	; (800706c <HAL_RCC_ClockConfig+0x1b8>)
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	f003 030f 	and.w	r3, r3, #15
 8006fdc:	683a      	ldr	r2, [r7, #0]
 8006fde:	429a      	cmp	r2, r3
 8006fe0:	d20c      	bcs.n	8006ffc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006fe2:	4b22      	ldr	r3, [pc, #136]	; (800706c <HAL_RCC_ClockConfig+0x1b8>)
 8006fe4:	683a      	ldr	r2, [r7, #0]
 8006fe6:	b2d2      	uxtb	r2, r2
 8006fe8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006fea:	4b20      	ldr	r3, [pc, #128]	; (800706c <HAL_RCC_ClockConfig+0x1b8>)
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	f003 030f 	and.w	r3, r3, #15
 8006ff2:	683a      	ldr	r2, [r7, #0]
 8006ff4:	429a      	cmp	r2, r3
 8006ff6:	d001      	beq.n	8006ffc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006ff8:	2301      	movs	r3, #1
 8006ffa:	e032      	b.n	8007062 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	f003 0304 	and.w	r3, r3, #4
 8007004:	2b00      	cmp	r3, #0
 8007006:	d008      	beq.n	800701a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007008:	4b19      	ldr	r3, [pc, #100]	; (8007070 <HAL_RCC_ClockConfig+0x1bc>)
 800700a:	689b      	ldr	r3, [r3, #8]
 800700c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	68db      	ldr	r3, [r3, #12]
 8007014:	4916      	ldr	r1, [pc, #88]	; (8007070 <HAL_RCC_ClockConfig+0x1bc>)
 8007016:	4313      	orrs	r3, r2
 8007018:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	f003 0308 	and.w	r3, r3, #8
 8007022:	2b00      	cmp	r3, #0
 8007024:	d009      	beq.n	800703a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007026:	4b12      	ldr	r3, [pc, #72]	; (8007070 <HAL_RCC_ClockConfig+0x1bc>)
 8007028:	689b      	ldr	r3, [r3, #8]
 800702a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	691b      	ldr	r3, [r3, #16]
 8007032:	00db      	lsls	r3, r3, #3
 8007034:	490e      	ldr	r1, [pc, #56]	; (8007070 <HAL_RCC_ClockConfig+0x1bc>)
 8007036:	4313      	orrs	r3, r2
 8007038:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800703a:	f000 f855 	bl	80070e8 <HAL_RCC_GetSysClockFreq>
 800703e:	4602      	mov	r2, r0
 8007040:	4b0b      	ldr	r3, [pc, #44]	; (8007070 <HAL_RCC_ClockConfig+0x1bc>)
 8007042:	689b      	ldr	r3, [r3, #8]
 8007044:	091b      	lsrs	r3, r3, #4
 8007046:	f003 030f 	and.w	r3, r3, #15
 800704a:	490a      	ldr	r1, [pc, #40]	; (8007074 <HAL_RCC_ClockConfig+0x1c0>)
 800704c:	5ccb      	ldrb	r3, [r1, r3]
 800704e:	fa22 f303 	lsr.w	r3, r2, r3
 8007052:	4a09      	ldr	r2, [pc, #36]	; (8007078 <HAL_RCC_ClockConfig+0x1c4>)
 8007054:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8007056:	4b09      	ldr	r3, [pc, #36]	; (800707c <HAL_RCC_ClockConfig+0x1c8>)
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	4618      	mov	r0, r3
 800705c:	f7fe fe7c 	bl	8005d58 <HAL_InitTick>

  return HAL_OK;
 8007060:	2300      	movs	r3, #0
}
 8007062:	4618      	mov	r0, r3
 8007064:	3710      	adds	r7, #16
 8007066:	46bd      	mov	sp, r7
 8007068:	bd80      	pop	{r7, pc}
 800706a:	bf00      	nop
 800706c:	40023c00 	.word	0x40023c00
 8007070:	40023800 	.word	0x40023800
 8007074:	0800a818 	.word	0x0800a818
 8007078:	20000030 	.word	0x20000030
 800707c:	20000034 	.word	0x20000034

08007080 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007080:	b480      	push	{r7}
 8007082:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007084:	4b03      	ldr	r3, [pc, #12]	; (8007094 <HAL_RCC_GetHCLKFreq+0x14>)
 8007086:	681b      	ldr	r3, [r3, #0]
}
 8007088:	4618      	mov	r0, r3
 800708a:	46bd      	mov	sp, r7
 800708c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007090:	4770      	bx	lr
 8007092:	bf00      	nop
 8007094:	20000030 	.word	0x20000030

08007098 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007098:	b580      	push	{r7, lr}
 800709a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800709c:	f7ff fff0 	bl	8007080 <HAL_RCC_GetHCLKFreq>
 80070a0:	4602      	mov	r2, r0
 80070a2:	4b05      	ldr	r3, [pc, #20]	; (80070b8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80070a4:	689b      	ldr	r3, [r3, #8]
 80070a6:	0a9b      	lsrs	r3, r3, #10
 80070a8:	f003 0307 	and.w	r3, r3, #7
 80070ac:	4903      	ldr	r1, [pc, #12]	; (80070bc <HAL_RCC_GetPCLK1Freq+0x24>)
 80070ae:	5ccb      	ldrb	r3, [r1, r3]
 80070b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80070b4:	4618      	mov	r0, r3
 80070b6:	bd80      	pop	{r7, pc}
 80070b8:	40023800 	.word	0x40023800
 80070bc:	0800a828 	.word	0x0800a828

080070c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80070c0:	b580      	push	{r7, lr}
 80070c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80070c4:	f7ff ffdc 	bl	8007080 <HAL_RCC_GetHCLKFreq>
 80070c8:	4602      	mov	r2, r0
 80070ca:	4b05      	ldr	r3, [pc, #20]	; (80070e0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80070cc:	689b      	ldr	r3, [r3, #8]
 80070ce:	0b5b      	lsrs	r3, r3, #13
 80070d0:	f003 0307 	and.w	r3, r3, #7
 80070d4:	4903      	ldr	r1, [pc, #12]	; (80070e4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80070d6:	5ccb      	ldrb	r3, [r1, r3]
 80070d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80070dc:	4618      	mov	r0, r3
 80070de:	bd80      	pop	{r7, pc}
 80070e0:	40023800 	.word	0x40023800
 80070e4:	0800a828 	.word	0x0800a828

080070e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80070e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80070ec:	b0ae      	sub	sp, #184	; 0xb8
 80070ee:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80070f0:	2300      	movs	r3, #0
 80070f2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 80070f6:	2300      	movs	r3, #0
 80070f8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 80070fc:	2300      	movs	r3, #0
 80070fe:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8007102:	2300      	movs	r3, #0
 8007104:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8007108:	2300      	movs	r3, #0
 800710a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800710e:	4bcb      	ldr	r3, [pc, #812]	; (800743c <HAL_RCC_GetSysClockFreq+0x354>)
 8007110:	689b      	ldr	r3, [r3, #8]
 8007112:	f003 030c 	and.w	r3, r3, #12
 8007116:	2b0c      	cmp	r3, #12
 8007118:	f200 8206 	bhi.w	8007528 <HAL_RCC_GetSysClockFreq+0x440>
 800711c:	a201      	add	r2, pc, #4	; (adr r2, 8007124 <HAL_RCC_GetSysClockFreq+0x3c>)
 800711e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007122:	bf00      	nop
 8007124:	08007159 	.word	0x08007159
 8007128:	08007529 	.word	0x08007529
 800712c:	08007529 	.word	0x08007529
 8007130:	08007529 	.word	0x08007529
 8007134:	08007161 	.word	0x08007161
 8007138:	08007529 	.word	0x08007529
 800713c:	08007529 	.word	0x08007529
 8007140:	08007529 	.word	0x08007529
 8007144:	08007169 	.word	0x08007169
 8007148:	08007529 	.word	0x08007529
 800714c:	08007529 	.word	0x08007529
 8007150:	08007529 	.word	0x08007529
 8007154:	08007359 	.word	0x08007359
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007158:	4bb9      	ldr	r3, [pc, #740]	; (8007440 <HAL_RCC_GetSysClockFreq+0x358>)
 800715a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 800715e:	e1e7      	b.n	8007530 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007160:	4bb8      	ldr	r3, [pc, #736]	; (8007444 <HAL_RCC_GetSysClockFreq+0x35c>)
 8007162:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8007166:	e1e3      	b.n	8007530 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007168:	4bb4      	ldr	r3, [pc, #720]	; (800743c <HAL_RCC_GetSysClockFreq+0x354>)
 800716a:	685b      	ldr	r3, [r3, #4]
 800716c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007170:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007174:	4bb1      	ldr	r3, [pc, #708]	; (800743c <HAL_RCC_GetSysClockFreq+0x354>)
 8007176:	685b      	ldr	r3, [r3, #4]
 8007178:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800717c:	2b00      	cmp	r3, #0
 800717e:	d071      	beq.n	8007264 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007180:	4bae      	ldr	r3, [pc, #696]	; (800743c <HAL_RCC_GetSysClockFreq+0x354>)
 8007182:	685b      	ldr	r3, [r3, #4]
 8007184:	099b      	lsrs	r3, r3, #6
 8007186:	2200      	movs	r2, #0
 8007188:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800718c:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8007190:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007194:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007198:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800719c:	2300      	movs	r3, #0
 800719e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80071a2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80071a6:	4622      	mov	r2, r4
 80071a8:	462b      	mov	r3, r5
 80071aa:	f04f 0000 	mov.w	r0, #0
 80071ae:	f04f 0100 	mov.w	r1, #0
 80071b2:	0159      	lsls	r1, r3, #5
 80071b4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80071b8:	0150      	lsls	r0, r2, #5
 80071ba:	4602      	mov	r2, r0
 80071bc:	460b      	mov	r3, r1
 80071be:	4621      	mov	r1, r4
 80071c0:	1a51      	subs	r1, r2, r1
 80071c2:	6439      	str	r1, [r7, #64]	; 0x40
 80071c4:	4629      	mov	r1, r5
 80071c6:	eb63 0301 	sbc.w	r3, r3, r1
 80071ca:	647b      	str	r3, [r7, #68]	; 0x44
 80071cc:	f04f 0200 	mov.w	r2, #0
 80071d0:	f04f 0300 	mov.w	r3, #0
 80071d4:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 80071d8:	4649      	mov	r1, r9
 80071da:	018b      	lsls	r3, r1, #6
 80071dc:	4641      	mov	r1, r8
 80071de:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80071e2:	4641      	mov	r1, r8
 80071e4:	018a      	lsls	r2, r1, #6
 80071e6:	4641      	mov	r1, r8
 80071e8:	1a51      	subs	r1, r2, r1
 80071ea:	63b9      	str	r1, [r7, #56]	; 0x38
 80071ec:	4649      	mov	r1, r9
 80071ee:	eb63 0301 	sbc.w	r3, r3, r1
 80071f2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80071f4:	f04f 0200 	mov.w	r2, #0
 80071f8:	f04f 0300 	mov.w	r3, #0
 80071fc:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8007200:	4649      	mov	r1, r9
 8007202:	00cb      	lsls	r3, r1, #3
 8007204:	4641      	mov	r1, r8
 8007206:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800720a:	4641      	mov	r1, r8
 800720c:	00ca      	lsls	r2, r1, #3
 800720e:	4610      	mov	r0, r2
 8007210:	4619      	mov	r1, r3
 8007212:	4603      	mov	r3, r0
 8007214:	4622      	mov	r2, r4
 8007216:	189b      	adds	r3, r3, r2
 8007218:	633b      	str	r3, [r7, #48]	; 0x30
 800721a:	462b      	mov	r3, r5
 800721c:	460a      	mov	r2, r1
 800721e:	eb42 0303 	adc.w	r3, r2, r3
 8007222:	637b      	str	r3, [r7, #52]	; 0x34
 8007224:	f04f 0200 	mov.w	r2, #0
 8007228:	f04f 0300 	mov.w	r3, #0
 800722c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8007230:	4629      	mov	r1, r5
 8007232:	024b      	lsls	r3, r1, #9
 8007234:	4621      	mov	r1, r4
 8007236:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800723a:	4621      	mov	r1, r4
 800723c:	024a      	lsls	r2, r1, #9
 800723e:	4610      	mov	r0, r2
 8007240:	4619      	mov	r1, r3
 8007242:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007246:	2200      	movs	r2, #0
 8007248:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800724c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8007250:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8007254:	f7f9 fc56 	bl	8000b04 <__aeabi_uldivmod>
 8007258:	4602      	mov	r2, r0
 800725a:	460b      	mov	r3, r1
 800725c:	4613      	mov	r3, r2
 800725e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007262:	e067      	b.n	8007334 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007264:	4b75      	ldr	r3, [pc, #468]	; (800743c <HAL_RCC_GetSysClockFreq+0x354>)
 8007266:	685b      	ldr	r3, [r3, #4]
 8007268:	099b      	lsrs	r3, r3, #6
 800726a:	2200      	movs	r2, #0
 800726c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007270:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8007274:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007278:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800727c:	67bb      	str	r3, [r7, #120]	; 0x78
 800727e:	2300      	movs	r3, #0
 8007280:	67fb      	str	r3, [r7, #124]	; 0x7c
 8007282:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8007286:	4622      	mov	r2, r4
 8007288:	462b      	mov	r3, r5
 800728a:	f04f 0000 	mov.w	r0, #0
 800728e:	f04f 0100 	mov.w	r1, #0
 8007292:	0159      	lsls	r1, r3, #5
 8007294:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007298:	0150      	lsls	r0, r2, #5
 800729a:	4602      	mov	r2, r0
 800729c:	460b      	mov	r3, r1
 800729e:	4621      	mov	r1, r4
 80072a0:	1a51      	subs	r1, r2, r1
 80072a2:	62b9      	str	r1, [r7, #40]	; 0x28
 80072a4:	4629      	mov	r1, r5
 80072a6:	eb63 0301 	sbc.w	r3, r3, r1
 80072aa:	62fb      	str	r3, [r7, #44]	; 0x2c
 80072ac:	f04f 0200 	mov.w	r2, #0
 80072b0:	f04f 0300 	mov.w	r3, #0
 80072b4:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 80072b8:	4649      	mov	r1, r9
 80072ba:	018b      	lsls	r3, r1, #6
 80072bc:	4641      	mov	r1, r8
 80072be:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80072c2:	4641      	mov	r1, r8
 80072c4:	018a      	lsls	r2, r1, #6
 80072c6:	4641      	mov	r1, r8
 80072c8:	ebb2 0a01 	subs.w	sl, r2, r1
 80072cc:	4649      	mov	r1, r9
 80072ce:	eb63 0b01 	sbc.w	fp, r3, r1
 80072d2:	f04f 0200 	mov.w	r2, #0
 80072d6:	f04f 0300 	mov.w	r3, #0
 80072da:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80072de:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80072e2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80072e6:	4692      	mov	sl, r2
 80072e8:	469b      	mov	fp, r3
 80072ea:	4623      	mov	r3, r4
 80072ec:	eb1a 0303 	adds.w	r3, sl, r3
 80072f0:	623b      	str	r3, [r7, #32]
 80072f2:	462b      	mov	r3, r5
 80072f4:	eb4b 0303 	adc.w	r3, fp, r3
 80072f8:	627b      	str	r3, [r7, #36]	; 0x24
 80072fa:	f04f 0200 	mov.w	r2, #0
 80072fe:	f04f 0300 	mov.w	r3, #0
 8007302:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8007306:	4629      	mov	r1, r5
 8007308:	028b      	lsls	r3, r1, #10
 800730a:	4621      	mov	r1, r4
 800730c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007310:	4621      	mov	r1, r4
 8007312:	028a      	lsls	r2, r1, #10
 8007314:	4610      	mov	r0, r2
 8007316:	4619      	mov	r1, r3
 8007318:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800731c:	2200      	movs	r2, #0
 800731e:	673b      	str	r3, [r7, #112]	; 0x70
 8007320:	677a      	str	r2, [r7, #116]	; 0x74
 8007322:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8007326:	f7f9 fbed 	bl	8000b04 <__aeabi_uldivmod>
 800732a:	4602      	mov	r2, r0
 800732c:	460b      	mov	r3, r1
 800732e:	4613      	mov	r3, r2
 8007330:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007334:	4b41      	ldr	r3, [pc, #260]	; (800743c <HAL_RCC_GetSysClockFreq+0x354>)
 8007336:	685b      	ldr	r3, [r3, #4]
 8007338:	0c1b      	lsrs	r3, r3, #16
 800733a:	f003 0303 	and.w	r3, r3, #3
 800733e:	3301      	adds	r3, #1
 8007340:	005b      	lsls	r3, r3, #1
 8007342:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8007346:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800734a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800734e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007352:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8007356:	e0eb      	b.n	8007530 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007358:	4b38      	ldr	r3, [pc, #224]	; (800743c <HAL_RCC_GetSysClockFreq+0x354>)
 800735a:	685b      	ldr	r3, [r3, #4]
 800735c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007360:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007364:	4b35      	ldr	r3, [pc, #212]	; (800743c <HAL_RCC_GetSysClockFreq+0x354>)
 8007366:	685b      	ldr	r3, [r3, #4]
 8007368:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800736c:	2b00      	cmp	r3, #0
 800736e:	d06b      	beq.n	8007448 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007370:	4b32      	ldr	r3, [pc, #200]	; (800743c <HAL_RCC_GetSysClockFreq+0x354>)
 8007372:	685b      	ldr	r3, [r3, #4]
 8007374:	099b      	lsrs	r3, r3, #6
 8007376:	2200      	movs	r2, #0
 8007378:	66bb      	str	r3, [r7, #104]	; 0x68
 800737a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800737c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800737e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007382:	663b      	str	r3, [r7, #96]	; 0x60
 8007384:	2300      	movs	r3, #0
 8007386:	667b      	str	r3, [r7, #100]	; 0x64
 8007388:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 800738c:	4622      	mov	r2, r4
 800738e:	462b      	mov	r3, r5
 8007390:	f04f 0000 	mov.w	r0, #0
 8007394:	f04f 0100 	mov.w	r1, #0
 8007398:	0159      	lsls	r1, r3, #5
 800739a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800739e:	0150      	lsls	r0, r2, #5
 80073a0:	4602      	mov	r2, r0
 80073a2:	460b      	mov	r3, r1
 80073a4:	4621      	mov	r1, r4
 80073a6:	1a51      	subs	r1, r2, r1
 80073a8:	61b9      	str	r1, [r7, #24]
 80073aa:	4629      	mov	r1, r5
 80073ac:	eb63 0301 	sbc.w	r3, r3, r1
 80073b0:	61fb      	str	r3, [r7, #28]
 80073b2:	f04f 0200 	mov.w	r2, #0
 80073b6:	f04f 0300 	mov.w	r3, #0
 80073ba:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80073be:	4659      	mov	r1, fp
 80073c0:	018b      	lsls	r3, r1, #6
 80073c2:	4651      	mov	r1, sl
 80073c4:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80073c8:	4651      	mov	r1, sl
 80073ca:	018a      	lsls	r2, r1, #6
 80073cc:	4651      	mov	r1, sl
 80073ce:	ebb2 0801 	subs.w	r8, r2, r1
 80073d2:	4659      	mov	r1, fp
 80073d4:	eb63 0901 	sbc.w	r9, r3, r1
 80073d8:	f04f 0200 	mov.w	r2, #0
 80073dc:	f04f 0300 	mov.w	r3, #0
 80073e0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80073e4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80073e8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80073ec:	4690      	mov	r8, r2
 80073ee:	4699      	mov	r9, r3
 80073f0:	4623      	mov	r3, r4
 80073f2:	eb18 0303 	adds.w	r3, r8, r3
 80073f6:	613b      	str	r3, [r7, #16]
 80073f8:	462b      	mov	r3, r5
 80073fa:	eb49 0303 	adc.w	r3, r9, r3
 80073fe:	617b      	str	r3, [r7, #20]
 8007400:	f04f 0200 	mov.w	r2, #0
 8007404:	f04f 0300 	mov.w	r3, #0
 8007408:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 800740c:	4629      	mov	r1, r5
 800740e:	024b      	lsls	r3, r1, #9
 8007410:	4621      	mov	r1, r4
 8007412:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007416:	4621      	mov	r1, r4
 8007418:	024a      	lsls	r2, r1, #9
 800741a:	4610      	mov	r0, r2
 800741c:	4619      	mov	r1, r3
 800741e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007422:	2200      	movs	r2, #0
 8007424:	65bb      	str	r3, [r7, #88]	; 0x58
 8007426:	65fa      	str	r2, [r7, #92]	; 0x5c
 8007428:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800742c:	f7f9 fb6a 	bl	8000b04 <__aeabi_uldivmod>
 8007430:	4602      	mov	r2, r0
 8007432:	460b      	mov	r3, r1
 8007434:	4613      	mov	r3, r2
 8007436:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800743a:	e065      	b.n	8007508 <HAL_RCC_GetSysClockFreq+0x420>
 800743c:	40023800 	.word	0x40023800
 8007440:	00f42400 	.word	0x00f42400
 8007444:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007448:	4b3d      	ldr	r3, [pc, #244]	; (8007540 <HAL_RCC_GetSysClockFreq+0x458>)
 800744a:	685b      	ldr	r3, [r3, #4]
 800744c:	099b      	lsrs	r3, r3, #6
 800744e:	2200      	movs	r2, #0
 8007450:	4618      	mov	r0, r3
 8007452:	4611      	mov	r1, r2
 8007454:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8007458:	653b      	str	r3, [r7, #80]	; 0x50
 800745a:	2300      	movs	r3, #0
 800745c:	657b      	str	r3, [r7, #84]	; 0x54
 800745e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8007462:	4642      	mov	r2, r8
 8007464:	464b      	mov	r3, r9
 8007466:	f04f 0000 	mov.w	r0, #0
 800746a:	f04f 0100 	mov.w	r1, #0
 800746e:	0159      	lsls	r1, r3, #5
 8007470:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007474:	0150      	lsls	r0, r2, #5
 8007476:	4602      	mov	r2, r0
 8007478:	460b      	mov	r3, r1
 800747a:	4641      	mov	r1, r8
 800747c:	1a51      	subs	r1, r2, r1
 800747e:	60b9      	str	r1, [r7, #8]
 8007480:	4649      	mov	r1, r9
 8007482:	eb63 0301 	sbc.w	r3, r3, r1
 8007486:	60fb      	str	r3, [r7, #12]
 8007488:	f04f 0200 	mov.w	r2, #0
 800748c:	f04f 0300 	mov.w	r3, #0
 8007490:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8007494:	4659      	mov	r1, fp
 8007496:	018b      	lsls	r3, r1, #6
 8007498:	4651      	mov	r1, sl
 800749a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800749e:	4651      	mov	r1, sl
 80074a0:	018a      	lsls	r2, r1, #6
 80074a2:	4651      	mov	r1, sl
 80074a4:	1a54      	subs	r4, r2, r1
 80074a6:	4659      	mov	r1, fp
 80074a8:	eb63 0501 	sbc.w	r5, r3, r1
 80074ac:	f04f 0200 	mov.w	r2, #0
 80074b0:	f04f 0300 	mov.w	r3, #0
 80074b4:	00eb      	lsls	r3, r5, #3
 80074b6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80074ba:	00e2      	lsls	r2, r4, #3
 80074bc:	4614      	mov	r4, r2
 80074be:	461d      	mov	r5, r3
 80074c0:	4643      	mov	r3, r8
 80074c2:	18e3      	adds	r3, r4, r3
 80074c4:	603b      	str	r3, [r7, #0]
 80074c6:	464b      	mov	r3, r9
 80074c8:	eb45 0303 	adc.w	r3, r5, r3
 80074cc:	607b      	str	r3, [r7, #4]
 80074ce:	f04f 0200 	mov.w	r2, #0
 80074d2:	f04f 0300 	mov.w	r3, #0
 80074d6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80074da:	4629      	mov	r1, r5
 80074dc:	028b      	lsls	r3, r1, #10
 80074de:	4621      	mov	r1, r4
 80074e0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80074e4:	4621      	mov	r1, r4
 80074e6:	028a      	lsls	r2, r1, #10
 80074e8:	4610      	mov	r0, r2
 80074ea:	4619      	mov	r1, r3
 80074ec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80074f0:	2200      	movs	r2, #0
 80074f2:	64bb      	str	r3, [r7, #72]	; 0x48
 80074f4:	64fa      	str	r2, [r7, #76]	; 0x4c
 80074f6:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80074fa:	f7f9 fb03 	bl	8000b04 <__aeabi_uldivmod>
 80074fe:	4602      	mov	r2, r0
 8007500:	460b      	mov	r3, r1
 8007502:	4613      	mov	r3, r2
 8007504:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8007508:	4b0d      	ldr	r3, [pc, #52]	; (8007540 <HAL_RCC_GetSysClockFreq+0x458>)
 800750a:	685b      	ldr	r3, [r3, #4]
 800750c:	0f1b      	lsrs	r3, r3, #28
 800750e:	f003 0307 	and.w	r3, r3, #7
 8007512:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8007516:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800751a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800751e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007522:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8007526:	e003      	b.n	8007530 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007528:	4b06      	ldr	r3, [pc, #24]	; (8007544 <HAL_RCC_GetSysClockFreq+0x45c>)
 800752a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800752e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007530:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8007534:	4618      	mov	r0, r3
 8007536:	37b8      	adds	r7, #184	; 0xb8
 8007538:	46bd      	mov	sp, r7
 800753a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800753e:	bf00      	nop
 8007540:	40023800 	.word	0x40023800
 8007544:	00f42400 	.word	0x00f42400

08007548 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007548:	b580      	push	{r7, lr}
 800754a:	b086      	sub	sp, #24
 800754c:	af00      	add	r7, sp, #0
 800754e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	2b00      	cmp	r3, #0
 8007554:	d101      	bne.n	800755a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007556:	2301      	movs	r3, #1
 8007558:	e28d      	b.n	8007a76 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	f003 0301 	and.w	r3, r3, #1
 8007562:	2b00      	cmp	r3, #0
 8007564:	f000 8083 	beq.w	800766e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8007568:	4b94      	ldr	r3, [pc, #592]	; (80077bc <HAL_RCC_OscConfig+0x274>)
 800756a:	689b      	ldr	r3, [r3, #8]
 800756c:	f003 030c 	and.w	r3, r3, #12
 8007570:	2b04      	cmp	r3, #4
 8007572:	d019      	beq.n	80075a8 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8007574:	4b91      	ldr	r3, [pc, #580]	; (80077bc <HAL_RCC_OscConfig+0x274>)
 8007576:	689b      	ldr	r3, [r3, #8]
 8007578:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800757c:	2b08      	cmp	r3, #8
 800757e:	d106      	bne.n	800758e <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8007580:	4b8e      	ldr	r3, [pc, #568]	; (80077bc <HAL_RCC_OscConfig+0x274>)
 8007582:	685b      	ldr	r3, [r3, #4]
 8007584:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007588:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800758c:	d00c      	beq.n	80075a8 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800758e:	4b8b      	ldr	r3, [pc, #556]	; (80077bc <HAL_RCC_OscConfig+0x274>)
 8007590:	689b      	ldr	r3, [r3, #8]
 8007592:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8007596:	2b0c      	cmp	r3, #12
 8007598:	d112      	bne.n	80075c0 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800759a:	4b88      	ldr	r3, [pc, #544]	; (80077bc <HAL_RCC_OscConfig+0x274>)
 800759c:	685b      	ldr	r3, [r3, #4]
 800759e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80075a2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80075a6:	d10b      	bne.n	80075c0 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80075a8:	4b84      	ldr	r3, [pc, #528]	; (80077bc <HAL_RCC_OscConfig+0x274>)
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d05b      	beq.n	800766c <HAL_RCC_OscConfig+0x124>
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	685b      	ldr	r3, [r3, #4]
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d157      	bne.n	800766c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80075bc:	2301      	movs	r3, #1
 80075be:	e25a      	b.n	8007a76 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	685b      	ldr	r3, [r3, #4]
 80075c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80075c8:	d106      	bne.n	80075d8 <HAL_RCC_OscConfig+0x90>
 80075ca:	4b7c      	ldr	r3, [pc, #496]	; (80077bc <HAL_RCC_OscConfig+0x274>)
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	4a7b      	ldr	r2, [pc, #492]	; (80077bc <HAL_RCC_OscConfig+0x274>)
 80075d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80075d4:	6013      	str	r3, [r2, #0]
 80075d6:	e01d      	b.n	8007614 <HAL_RCC_OscConfig+0xcc>
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	685b      	ldr	r3, [r3, #4]
 80075dc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80075e0:	d10c      	bne.n	80075fc <HAL_RCC_OscConfig+0xb4>
 80075e2:	4b76      	ldr	r3, [pc, #472]	; (80077bc <HAL_RCC_OscConfig+0x274>)
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	4a75      	ldr	r2, [pc, #468]	; (80077bc <HAL_RCC_OscConfig+0x274>)
 80075e8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80075ec:	6013      	str	r3, [r2, #0]
 80075ee:	4b73      	ldr	r3, [pc, #460]	; (80077bc <HAL_RCC_OscConfig+0x274>)
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	4a72      	ldr	r2, [pc, #456]	; (80077bc <HAL_RCC_OscConfig+0x274>)
 80075f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80075f8:	6013      	str	r3, [r2, #0]
 80075fa:	e00b      	b.n	8007614 <HAL_RCC_OscConfig+0xcc>
 80075fc:	4b6f      	ldr	r3, [pc, #444]	; (80077bc <HAL_RCC_OscConfig+0x274>)
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	4a6e      	ldr	r2, [pc, #440]	; (80077bc <HAL_RCC_OscConfig+0x274>)
 8007602:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007606:	6013      	str	r3, [r2, #0]
 8007608:	4b6c      	ldr	r3, [pc, #432]	; (80077bc <HAL_RCC_OscConfig+0x274>)
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	4a6b      	ldr	r2, [pc, #428]	; (80077bc <HAL_RCC_OscConfig+0x274>)
 800760e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007612:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	685b      	ldr	r3, [r3, #4]
 8007618:	2b00      	cmp	r3, #0
 800761a:	d013      	beq.n	8007644 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800761c:	f7fe fbe0 	bl	8005de0 <HAL_GetTick>
 8007620:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007622:	e008      	b.n	8007636 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007624:	f7fe fbdc 	bl	8005de0 <HAL_GetTick>
 8007628:	4602      	mov	r2, r0
 800762a:	693b      	ldr	r3, [r7, #16]
 800762c:	1ad3      	subs	r3, r2, r3
 800762e:	2b64      	cmp	r3, #100	; 0x64
 8007630:	d901      	bls.n	8007636 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8007632:	2303      	movs	r3, #3
 8007634:	e21f      	b.n	8007a76 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007636:	4b61      	ldr	r3, [pc, #388]	; (80077bc <HAL_RCC_OscConfig+0x274>)
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800763e:	2b00      	cmp	r3, #0
 8007640:	d0f0      	beq.n	8007624 <HAL_RCC_OscConfig+0xdc>
 8007642:	e014      	b.n	800766e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007644:	f7fe fbcc 	bl	8005de0 <HAL_GetTick>
 8007648:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800764a:	e008      	b.n	800765e <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800764c:	f7fe fbc8 	bl	8005de0 <HAL_GetTick>
 8007650:	4602      	mov	r2, r0
 8007652:	693b      	ldr	r3, [r7, #16]
 8007654:	1ad3      	subs	r3, r2, r3
 8007656:	2b64      	cmp	r3, #100	; 0x64
 8007658:	d901      	bls.n	800765e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800765a:	2303      	movs	r3, #3
 800765c:	e20b      	b.n	8007a76 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800765e:	4b57      	ldr	r3, [pc, #348]	; (80077bc <HAL_RCC_OscConfig+0x274>)
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007666:	2b00      	cmp	r3, #0
 8007668:	d1f0      	bne.n	800764c <HAL_RCC_OscConfig+0x104>
 800766a:	e000      	b.n	800766e <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800766c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	f003 0302 	and.w	r3, r3, #2
 8007676:	2b00      	cmp	r3, #0
 8007678:	d06f      	beq.n	800775a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800767a:	4b50      	ldr	r3, [pc, #320]	; (80077bc <HAL_RCC_OscConfig+0x274>)
 800767c:	689b      	ldr	r3, [r3, #8]
 800767e:	f003 030c 	and.w	r3, r3, #12
 8007682:	2b00      	cmp	r3, #0
 8007684:	d017      	beq.n	80076b6 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8007686:	4b4d      	ldr	r3, [pc, #308]	; (80077bc <HAL_RCC_OscConfig+0x274>)
 8007688:	689b      	ldr	r3, [r3, #8]
 800768a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800768e:	2b08      	cmp	r3, #8
 8007690:	d105      	bne.n	800769e <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8007692:	4b4a      	ldr	r3, [pc, #296]	; (80077bc <HAL_RCC_OscConfig+0x274>)
 8007694:	685b      	ldr	r3, [r3, #4]
 8007696:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800769a:	2b00      	cmp	r3, #0
 800769c:	d00b      	beq.n	80076b6 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800769e:	4b47      	ldr	r3, [pc, #284]	; (80077bc <HAL_RCC_OscConfig+0x274>)
 80076a0:	689b      	ldr	r3, [r3, #8]
 80076a2:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80076a6:	2b0c      	cmp	r3, #12
 80076a8:	d11c      	bne.n	80076e4 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80076aa:	4b44      	ldr	r3, [pc, #272]	; (80077bc <HAL_RCC_OscConfig+0x274>)
 80076ac:	685b      	ldr	r3, [r3, #4]
 80076ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d116      	bne.n	80076e4 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80076b6:	4b41      	ldr	r3, [pc, #260]	; (80077bc <HAL_RCC_OscConfig+0x274>)
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	f003 0302 	and.w	r3, r3, #2
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d005      	beq.n	80076ce <HAL_RCC_OscConfig+0x186>
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	68db      	ldr	r3, [r3, #12]
 80076c6:	2b01      	cmp	r3, #1
 80076c8:	d001      	beq.n	80076ce <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80076ca:	2301      	movs	r3, #1
 80076cc:	e1d3      	b.n	8007a76 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80076ce:	4b3b      	ldr	r3, [pc, #236]	; (80077bc <HAL_RCC_OscConfig+0x274>)
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	691b      	ldr	r3, [r3, #16]
 80076da:	00db      	lsls	r3, r3, #3
 80076dc:	4937      	ldr	r1, [pc, #220]	; (80077bc <HAL_RCC_OscConfig+0x274>)
 80076de:	4313      	orrs	r3, r2
 80076e0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80076e2:	e03a      	b.n	800775a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	68db      	ldr	r3, [r3, #12]
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d020      	beq.n	800772e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80076ec:	4b34      	ldr	r3, [pc, #208]	; (80077c0 <HAL_RCC_OscConfig+0x278>)
 80076ee:	2201      	movs	r2, #1
 80076f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80076f2:	f7fe fb75 	bl	8005de0 <HAL_GetTick>
 80076f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80076f8:	e008      	b.n	800770c <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80076fa:	f7fe fb71 	bl	8005de0 <HAL_GetTick>
 80076fe:	4602      	mov	r2, r0
 8007700:	693b      	ldr	r3, [r7, #16]
 8007702:	1ad3      	subs	r3, r2, r3
 8007704:	2b02      	cmp	r3, #2
 8007706:	d901      	bls.n	800770c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8007708:	2303      	movs	r3, #3
 800770a:	e1b4      	b.n	8007a76 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800770c:	4b2b      	ldr	r3, [pc, #172]	; (80077bc <HAL_RCC_OscConfig+0x274>)
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	f003 0302 	and.w	r3, r3, #2
 8007714:	2b00      	cmp	r3, #0
 8007716:	d0f0      	beq.n	80076fa <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007718:	4b28      	ldr	r3, [pc, #160]	; (80077bc <HAL_RCC_OscConfig+0x274>)
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	691b      	ldr	r3, [r3, #16]
 8007724:	00db      	lsls	r3, r3, #3
 8007726:	4925      	ldr	r1, [pc, #148]	; (80077bc <HAL_RCC_OscConfig+0x274>)
 8007728:	4313      	orrs	r3, r2
 800772a:	600b      	str	r3, [r1, #0]
 800772c:	e015      	b.n	800775a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800772e:	4b24      	ldr	r3, [pc, #144]	; (80077c0 <HAL_RCC_OscConfig+0x278>)
 8007730:	2200      	movs	r2, #0
 8007732:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007734:	f7fe fb54 	bl	8005de0 <HAL_GetTick>
 8007738:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800773a:	e008      	b.n	800774e <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800773c:	f7fe fb50 	bl	8005de0 <HAL_GetTick>
 8007740:	4602      	mov	r2, r0
 8007742:	693b      	ldr	r3, [r7, #16]
 8007744:	1ad3      	subs	r3, r2, r3
 8007746:	2b02      	cmp	r3, #2
 8007748:	d901      	bls.n	800774e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800774a:	2303      	movs	r3, #3
 800774c:	e193      	b.n	8007a76 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800774e:	4b1b      	ldr	r3, [pc, #108]	; (80077bc <HAL_RCC_OscConfig+0x274>)
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	f003 0302 	and.w	r3, r3, #2
 8007756:	2b00      	cmp	r3, #0
 8007758:	d1f0      	bne.n	800773c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	f003 0308 	and.w	r3, r3, #8
 8007762:	2b00      	cmp	r3, #0
 8007764:	d036      	beq.n	80077d4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	695b      	ldr	r3, [r3, #20]
 800776a:	2b00      	cmp	r3, #0
 800776c:	d016      	beq.n	800779c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800776e:	4b15      	ldr	r3, [pc, #84]	; (80077c4 <HAL_RCC_OscConfig+0x27c>)
 8007770:	2201      	movs	r2, #1
 8007772:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007774:	f7fe fb34 	bl	8005de0 <HAL_GetTick>
 8007778:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800777a:	e008      	b.n	800778e <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800777c:	f7fe fb30 	bl	8005de0 <HAL_GetTick>
 8007780:	4602      	mov	r2, r0
 8007782:	693b      	ldr	r3, [r7, #16]
 8007784:	1ad3      	subs	r3, r2, r3
 8007786:	2b02      	cmp	r3, #2
 8007788:	d901      	bls.n	800778e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800778a:	2303      	movs	r3, #3
 800778c:	e173      	b.n	8007a76 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800778e:	4b0b      	ldr	r3, [pc, #44]	; (80077bc <HAL_RCC_OscConfig+0x274>)
 8007790:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007792:	f003 0302 	and.w	r3, r3, #2
 8007796:	2b00      	cmp	r3, #0
 8007798:	d0f0      	beq.n	800777c <HAL_RCC_OscConfig+0x234>
 800779a:	e01b      	b.n	80077d4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800779c:	4b09      	ldr	r3, [pc, #36]	; (80077c4 <HAL_RCC_OscConfig+0x27c>)
 800779e:	2200      	movs	r2, #0
 80077a0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80077a2:	f7fe fb1d 	bl	8005de0 <HAL_GetTick>
 80077a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80077a8:	e00e      	b.n	80077c8 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80077aa:	f7fe fb19 	bl	8005de0 <HAL_GetTick>
 80077ae:	4602      	mov	r2, r0
 80077b0:	693b      	ldr	r3, [r7, #16]
 80077b2:	1ad3      	subs	r3, r2, r3
 80077b4:	2b02      	cmp	r3, #2
 80077b6:	d907      	bls.n	80077c8 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80077b8:	2303      	movs	r3, #3
 80077ba:	e15c      	b.n	8007a76 <HAL_RCC_OscConfig+0x52e>
 80077bc:	40023800 	.word	0x40023800
 80077c0:	42470000 	.word	0x42470000
 80077c4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80077c8:	4b8a      	ldr	r3, [pc, #552]	; (80079f4 <HAL_RCC_OscConfig+0x4ac>)
 80077ca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80077cc:	f003 0302 	and.w	r3, r3, #2
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d1ea      	bne.n	80077aa <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	f003 0304 	and.w	r3, r3, #4
 80077dc:	2b00      	cmp	r3, #0
 80077de:	f000 8097 	beq.w	8007910 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80077e2:	2300      	movs	r3, #0
 80077e4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80077e6:	4b83      	ldr	r3, [pc, #524]	; (80079f4 <HAL_RCC_OscConfig+0x4ac>)
 80077e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d10f      	bne.n	8007812 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80077f2:	2300      	movs	r3, #0
 80077f4:	60bb      	str	r3, [r7, #8]
 80077f6:	4b7f      	ldr	r3, [pc, #508]	; (80079f4 <HAL_RCC_OscConfig+0x4ac>)
 80077f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077fa:	4a7e      	ldr	r2, [pc, #504]	; (80079f4 <HAL_RCC_OscConfig+0x4ac>)
 80077fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007800:	6413      	str	r3, [r2, #64]	; 0x40
 8007802:	4b7c      	ldr	r3, [pc, #496]	; (80079f4 <HAL_RCC_OscConfig+0x4ac>)
 8007804:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007806:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800780a:	60bb      	str	r3, [r7, #8]
 800780c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800780e:	2301      	movs	r3, #1
 8007810:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007812:	4b79      	ldr	r3, [pc, #484]	; (80079f8 <HAL_RCC_OscConfig+0x4b0>)
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800781a:	2b00      	cmp	r3, #0
 800781c:	d118      	bne.n	8007850 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800781e:	4b76      	ldr	r3, [pc, #472]	; (80079f8 <HAL_RCC_OscConfig+0x4b0>)
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	4a75      	ldr	r2, [pc, #468]	; (80079f8 <HAL_RCC_OscConfig+0x4b0>)
 8007824:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007828:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800782a:	f7fe fad9 	bl	8005de0 <HAL_GetTick>
 800782e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007830:	e008      	b.n	8007844 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007832:	f7fe fad5 	bl	8005de0 <HAL_GetTick>
 8007836:	4602      	mov	r2, r0
 8007838:	693b      	ldr	r3, [r7, #16]
 800783a:	1ad3      	subs	r3, r2, r3
 800783c:	2b02      	cmp	r3, #2
 800783e:	d901      	bls.n	8007844 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8007840:	2303      	movs	r3, #3
 8007842:	e118      	b.n	8007a76 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007844:	4b6c      	ldr	r3, [pc, #432]	; (80079f8 <HAL_RCC_OscConfig+0x4b0>)
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800784c:	2b00      	cmp	r3, #0
 800784e:	d0f0      	beq.n	8007832 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	689b      	ldr	r3, [r3, #8]
 8007854:	2b01      	cmp	r3, #1
 8007856:	d106      	bne.n	8007866 <HAL_RCC_OscConfig+0x31e>
 8007858:	4b66      	ldr	r3, [pc, #408]	; (80079f4 <HAL_RCC_OscConfig+0x4ac>)
 800785a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800785c:	4a65      	ldr	r2, [pc, #404]	; (80079f4 <HAL_RCC_OscConfig+0x4ac>)
 800785e:	f043 0301 	orr.w	r3, r3, #1
 8007862:	6713      	str	r3, [r2, #112]	; 0x70
 8007864:	e01c      	b.n	80078a0 <HAL_RCC_OscConfig+0x358>
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	689b      	ldr	r3, [r3, #8]
 800786a:	2b05      	cmp	r3, #5
 800786c:	d10c      	bne.n	8007888 <HAL_RCC_OscConfig+0x340>
 800786e:	4b61      	ldr	r3, [pc, #388]	; (80079f4 <HAL_RCC_OscConfig+0x4ac>)
 8007870:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007872:	4a60      	ldr	r2, [pc, #384]	; (80079f4 <HAL_RCC_OscConfig+0x4ac>)
 8007874:	f043 0304 	orr.w	r3, r3, #4
 8007878:	6713      	str	r3, [r2, #112]	; 0x70
 800787a:	4b5e      	ldr	r3, [pc, #376]	; (80079f4 <HAL_RCC_OscConfig+0x4ac>)
 800787c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800787e:	4a5d      	ldr	r2, [pc, #372]	; (80079f4 <HAL_RCC_OscConfig+0x4ac>)
 8007880:	f043 0301 	orr.w	r3, r3, #1
 8007884:	6713      	str	r3, [r2, #112]	; 0x70
 8007886:	e00b      	b.n	80078a0 <HAL_RCC_OscConfig+0x358>
 8007888:	4b5a      	ldr	r3, [pc, #360]	; (80079f4 <HAL_RCC_OscConfig+0x4ac>)
 800788a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800788c:	4a59      	ldr	r2, [pc, #356]	; (80079f4 <HAL_RCC_OscConfig+0x4ac>)
 800788e:	f023 0301 	bic.w	r3, r3, #1
 8007892:	6713      	str	r3, [r2, #112]	; 0x70
 8007894:	4b57      	ldr	r3, [pc, #348]	; (80079f4 <HAL_RCC_OscConfig+0x4ac>)
 8007896:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007898:	4a56      	ldr	r2, [pc, #344]	; (80079f4 <HAL_RCC_OscConfig+0x4ac>)
 800789a:	f023 0304 	bic.w	r3, r3, #4
 800789e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	689b      	ldr	r3, [r3, #8]
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d015      	beq.n	80078d4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80078a8:	f7fe fa9a 	bl	8005de0 <HAL_GetTick>
 80078ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80078ae:	e00a      	b.n	80078c6 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80078b0:	f7fe fa96 	bl	8005de0 <HAL_GetTick>
 80078b4:	4602      	mov	r2, r0
 80078b6:	693b      	ldr	r3, [r7, #16]
 80078b8:	1ad3      	subs	r3, r2, r3
 80078ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80078be:	4293      	cmp	r3, r2
 80078c0:	d901      	bls.n	80078c6 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80078c2:	2303      	movs	r3, #3
 80078c4:	e0d7      	b.n	8007a76 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80078c6:	4b4b      	ldr	r3, [pc, #300]	; (80079f4 <HAL_RCC_OscConfig+0x4ac>)
 80078c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80078ca:	f003 0302 	and.w	r3, r3, #2
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d0ee      	beq.n	80078b0 <HAL_RCC_OscConfig+0x368>
 80078d2:	e014      	b.n	80078fe <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80078d4:	f7fe fa84 	bl	8005de0 <HAL_GetTick>
 80078d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80078da:	e00a      	b.n	80078f2 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80078dc:	f7fe fa80 	bl	8005de0 <HAL_GetTick>
 80078e0:	4602      	mov	r2, r0
 80078e2:	693b      	ldr	r3, [r7, #16]
 80078e4:	1ad3      	subs	r3, r2, r3
 80078e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80078ea:	4293      	cmp	r3, r2
 80078ec:	d901      	bls.n	80078f2 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80078ee:	2303      	movs	r3, #3
 80078f0:	e0c1      	b.n	8007a76 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80078f2:	4b40      	ldr	r3, [pc, #256]	; (80079f4 <HAL_RCC_OscConfig+0x4ac>)
 80078f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80078f6:	f003 0302 	and.w	r3, r3, #2
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d1ee      	bne.n	80078dc <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80078fe:	7dfb      	ldrb	r3, [r7, #23]
 8007900:	2b01      	cmp	r3, #1
 8007902:	d105      	bne.n	8007910 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007904:	4b3b      	ldr	r3, [pc, #236]	; (80079f4 <HAL_RCC_OscConfig+0x4ac>)
 8007906:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007908:	4a3a      	ldr	r2, [pc, #232]	; (80079f4 <HAL_RCC_OscConfig+0x4ac>)
 800790a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800790e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	699b      	ldr	r3, [r3, #24]
 8007914:	2b00      	cmp	r3, #0
 8007916:	f000 80ad 	beq.w	8007a74 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800791a:	4b36      	ldr	r3, [pc, #216]	; (80079f4 <HAL_RCC_OscConfig+0x4ac>)
 800791c:	689b      	ldr	r3, [r3, #8]
 800791e:	f003 030c 	and.w	r3, r3, #12
 8007922:	2b08      	cmp	r3, #8
 8007924:	d060      	beq.n	80079e8 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	699b      	ldr	r3, [r3, #24]
 800792a:	2b02      	cmp	r3, #2
 800792c:	d145      	bne.n	80079ba <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800792e:	4b33      	ldr	r3, [pc, #204]	; (80079fc <HAL_RCC_OscConfig+0x4b4>)
 8007930:	2200      	movs	r2, #0
 8007932:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007934:	f7fe fa54 	bl	8005de0 <HAL_GetTick>
 8007938:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800793a:	e008      	b.n	800794e <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800793c:	f7fe fa50 	bl	8005de0 <HAL_GetTick>
 8007940:	4602      	mov	r2, r0
 8007942:	693b      	ldr	r3, [r7, #16]
 8007944:	1ad3      	subs	r3, r2, r3
 8007946:	2b02      	cmp	r3, #2
 8007948:	d901      	bls.n	800794e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800794a:	2303      	movs	r3, #3
 800794c:	e093      	b.n	8007a76 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800794e:	4b29      	ldr	r3, [pc, #164]	; (80079f4 <HAL_RCC_OscConfig+0x4ac>)
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007956:	2b00      	cmp	r3, #0
 8007958:	d1f0      	bne.n	800793c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	69da      	ldr	r2, [r3, #28]
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	6a1b      	ldr	r3, [r3, #32]
 8007962:	431a      	orrs	r2, r3
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007968:	019b      	lsls	r3, r3, #6
 800796a:	431a      	orrs	r2, r3
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007970:	085b      	lsrs	r3, r3, #1
 8007972:	3b01      	subs	r3, #1
 8007974:	041b      	lsls	r3, r3, #16
 8007976:	431a      	orrs	r2, r3
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800797c:	061b      	lsls	r3, r3, #24
 800797e:	431a      	orrs	r2, r3
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007984:	071b      	lsls	r3, r3, #28
 8007986:	491b      	ldr	r1, [pc, #108]	; (80079f4 <HAL_RCC_OscConfig+0x4ac>)
 8007988:	4313      	orrs	r3, r2
 800798a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800798c:	4b1b      	ldr	r3, [pc, #108]	; (80079fc <HAL_RCC_OscConfig+0x4b4>)
 800798e:	2201      	movs	r2, #1
 8007990:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007992:	f7fe fa25 	bl	8005de0 <HAL_GetTick>
 8007996:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007998:	e008      	b.n	80079ac <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800799a:	f7fe fa21 	bl	8005de0 <HAL_GetTick>
 800799e:	4602      	mov	r2, r0
 80079a0:	693b      	ldr	r3, [r7, #16]
 80079a2:	1ad3      	subs	r3, r2, r3
 80079a4:	2b02      	cmp	r3, #2
 80079a6:	d901      	bls.n	80079ac <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80079a8:	2303      	movs	r3, #3
 80079aa:	e064      	b.n	8007a76 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80079ac:	4b11      	ldr	r3, [pc, #68]	; (80079f4 <HAL_RCC_OscConfig+0x4ac>)
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	d0f0      	beq.n	800799a <HAL_RCC_OscConfig+0x452>
 80079b8:	e05c      	b.n	8007a74 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80079ba:	4b10      	ldr	r3, [pc, #64]	; (80079fc <HAL_RCC_OscConfig+0x4b4>)
 80079bc:	2200      	movs	r2, #0
 80079be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80079c0:	f7fe fa0e 	bl	8005de0 <HAL_GetTick>
 80079c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80079c6:	e008      	b.n	80079da <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80079c8:	f7fe fa0a 	bl	8005de0 <HAL_GetTick>
 80079cc:	4602      	mov	r2, r0
 80079ce:	693b      	ldr	r3, [r7, #16]
 80079d0:	1ad3      	subs	r3, r2, r3
 80079d2:	2b02      	cmp	r3, #2
 80079d4:	d901      	bls.n	80079da <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80079d6:	2303      	movs	r3, #3
 80079d8:	e04d      	b.n	8007a76 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80079da:	4b06      	ldr	r3, [pc, #24]	; (80079f4 <HAL_RCC_OscConfig+0x4ac>)
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d1f0      	bne.n	80079c8 <HAL_RCC_OscConfig+0x480>
 80079e6:	e045      	b.n	8007a74 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	699b      	ldr	r3, [r3, #24]
 80079ec:	2b01      	cmp	r3, #1
 80079ee:	d107      	bne.n	8007a00 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80079f0:	2301      	movs	r3, #1
 80079f2:	e040      	b.n	8007a76 <HAL_RCC_OscConfig+0x52e>
 80079f4:	40023800 	.word	0x40023800
 80079f8:	40007000 	.word	0x40007000
 80079fc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007a00:	4b1f      	ldr	r3, [pc, #124]	; (8007a80 <HAL_RCC_OscConfig+0x538>)
 8007a02:	685b      	ldr	r3, [r3, #4]
 8007a04:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	699b      	ldr	r3, [r3, #24]
 8007a0a:	2b01      	cmp	r3, #1
 8007a0c:	d030      	beq.n	8007a70 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007a18:	429a      	cmp	r2, r3
 8007a1a:	d129      	bne.n	8007a70 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007a26:	429a      	cmp	r2, r3
 8007a28:	d122      	bne.n	8007a70 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007a2a:	68fa      	ldr	r2, [r7, #12]
 8007a2c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007a30:	4013      	ands	r3, r2
 8007a32:	687a      	ldr	r2, [r7, #4]
 8007a34:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007a36:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007a38:	4293      	cmp	r3, r2
 8007a3a:	d119      	bne.n	8007a70 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a46:	085b      	lsrs	r3, r3, #1
 8007a48:	3b01      	subs	r3, #1
 8007a4a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007a4c:	429a      	cmp	r2, r3
 8007a4e:	d10f      	bne.n	8007a70 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a5a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007a5c:	429a      	cmp	r2, r3
 8007a5e:	d107      	bne.n	8007a70 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a6a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007a6c:	429a      	cmp	r2, r3
 8007a6e:	d001      	beq.n	8007a74 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8007a70:	2301      	movs	r3, #1
 8007a72:	e000      	b.n	8007a76 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8007a74:	2300      	movs	r3, #0
}
 8007a76:	4618      	mov	r0, r3
 8007a78:	3718      	adds	r7, #24
 8007a7a:	46bd      	mov	sp, r7
 8007a7c:	bd80      	pop	{r7, pc}
 8007a7e:	bf00      	nop
 8007a80:	40023800 	.word	0x40023800

08007a84 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007a84:	b580      	push	{r7, lr}
 8007a86:	b082      	sub	sp, #8
 8007a88:	af00      	add	r7, sp, #0
 8007a8a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d101      	bne.n	8007a96 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007a92:	2301      	movs	r3, #1
 8007a94:	e041      	b.n	8007b1a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007a9c:	b2db      	uxtb	r3, r3
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d106      	bne.n	8007ab0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	2200      	movs	r2, #0
 8007aa6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007aaa:	6878      	ldr	r0, [r7, #4]
 8007aac:	f7fd fec4 	bl	8005838 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	2202      	movs	r2, #2
 8007ab4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	681a      	ldr	r2, [r3, #0]
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	3304      	adds	r3, #4
 8007ac0:	4619      	mov	r1, r3
 8007ac2:	4610      	mov	r0, r2
 8007ac4:	f000 fda4 	bl	8008610 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	2201      	movs	r2, #1
 8007acc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	2201      	movs	r2, #1
 8007ad4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	2201      	movs	r2, #1
 8007adc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	2201      	movs	r2, #1
 8007ae4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	2201      	movs	r2, #1
 8007aec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	2201      	movs	r2, #1
 8007af4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	2201      	movs	r2, #1
 8007afc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	2201      	movs	r2, #1
 8007b04:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	2201      	movs	r2, #1
 8007b0c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	2201      	movs	r2, #1
 8007b14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007b18:	2300      	movs	r3, #0
}
 8007b1a:	4618      	mov	r0, r3
 8007b1c:	3708      	adds	r7, #8
 8007b1e:	46bd      	mov	sp, r7
 8007b20:	bd80      	pop	{r7, pc}
	...

08007b24 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007b24:	b480      	push	{r7}
 8007b26:	b085      	sub	sp, #20
 8007b28:	af00      	add	r7, sp, #0
 8007b2a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b32:	b2db      	uxtb	r3, r3
 8007b34:	2b01      	cmp	r3, #1
 8007b36:	d001      	beq.n	8007b3c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007b38:	2301      	movs	r3, #1
 8007b3a:	e04e      	b.n	8007bda <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	2202      	movs	r2, #2
 8007b40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	68da      	ldr	r2, [r3, #12]
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	f042 0201 	orr.w	r2, r2, #1
 8007b52:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	4a23      	ldr	r2, [pc, #140]	; (8007be8 <HAL_TIM_Base_Start_IT+0xc4>)
 8007b5a:	4293      	cmp	r3, r2
 8007b5c:	d022      	beq.n	8007ba4 <HAL_TIM_Base_Start_IT+0x80>
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007b66:	d01d      	beq.n	8007ba4 <HAL_TIM_Base_Start_IT+0x80>
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	4a1f      	ldr	r2, [pc, #124]	; (8007bec <HAL_TIM_Base_Start_IT+0xc8>)
 8007b6e:	4293      	cmp	r3, r2
 8007b70:	d018      	beq.n	8007ba4 <HAL_TIM_Base_Start_IT+0x80>
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	4a1e      	ldr	r2, [pc, #120]	; (8007bf0 <HAL_TIM_Base_Start_IT+0xcc>)
 8007b78:	4293      	cmp	r3, r2
 8007b7a:	d013      	beq.n	8007ba4 <HAL_TIM_Base_Start_IT+0x80>
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	4a1c      	ldr	r2, [pc, #112]	; (8007bf4 <HAL_TIM_Base_Start_IT+0xd0>)
 8007b82:	4293      	cmp	r3, r2
 8007b84:	d00e      	beq.n	8007ba4 <HAL_TIM_Base_Start_IT+0x80>
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	4a1b      	ldr	r2, [pc, #108]	; (8007bf8 <HAL_TIM_Base_Start_IT+0xd4>)
 8007b8c:	4293      	cmp	r3, r2
 8007b8e:	d009      	beq.n	8007ba4 <HAL_TIM_Base_Start_IT+0x80>
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	4a19      	ldr	r2, [pc, #100]	; (8007bfc <HAL_TIM_Base_Start_IT+0xd8>)
 8007b96:	4293      	cmp	r3, r2
 8007b98:	d004      	beq.n	8007ba4 <HAL_TIM_Base_Start_IT+0x80>
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	4a18      	ldr	r2, [pc, #96]	; (8007c00 <HAL_TIM_Base_Start_IT+0xdc>)
 8007ba0:	4293      	cmp	r3, r2
 8007ba2:	d111      	bne.n	8007bc8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	689b      	ldr	r3, [r3, #8]
 8007baa:	f003 0307 	and.w	r3, r3, #7
 8007bae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	2b06      	cmp	r3, #6
 8007bb4:	d010      	beq.n	8007bd8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	681a      	ldr	r2, [r3, #0]
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	f042 0201 	orr.w	r2, r2, #1
 8007bc4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007bc6:	e007      	b.n	8007bd8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	681a      	ldr	r2, [r3, #0]
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	f042 0201 	orr.w	r2, r2, #1
 8007bd6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007bd8:	2300      	movs	r3, #0
}
 8007bda:	4618      	mov	r0, r3
 8007bdc:	3714      	adds	r7, #20
 8007bde:	46bd      	mov	sp, r7
 8007be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be4:	4770      	bx	lr
 8007be6:	bf00      	nop
 8007be8:	40010000 	.word	0x40010000
 8007bec:	40000400 	.word	0x40000400
 8007bf0:	40000800 	.word	0x40000800
 8007bf4:	40000c00 	.word	0x40000c00
 8007bf8:	40010400 	.word	0x40010400
 8007bfc:	40014000 	.word	0x40014000
 8007c00:	40001800 	.word	0x40001800

08007c04 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007c04:	b580      	push	{r7, lr}
 8007c06:	b082      	sub	sp, #8
 8007c08:	af00      	add	r7, sp, #0
 8007c0a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d101      	bne.n	8007c16 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007c12:	2301      	movs	r3, #1
 8007c14:	e041      	b.n	8007c9a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007c1c:	b2db      	uxtb	r3, r3
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d106      	bne.n	8007c30 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	2200      	movs	r2, #0
 8007c26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007c2a:	6878      	ldr	r0, [r7, #4]
 8007c2c:	f7fd fda8 	bl	8005780 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	2202      	movs	r2, #2
 8007c34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	681a      	ldr	r2, [r3, #0]
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	3304      	adds	r3, #4
 8007c40:	4619      	mov	r1, r3
 8007c42:	4610      	mov	r0, r2
 8007c44:	f000 fce4 	bl	8008610 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	2201      	movs	r2, #1
 8007c4c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	2201      	movs	r2, #1
 8007c54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	2201      	movs	r2, #1
 8007c5c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	2201      	movs	r2, #1
 8007c64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	2201      	movs	r2, #1
 8007c6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	2201      	movs	r2, #1
 8007c74:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	2201      	movs	r2, #1
 8007c7c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	2201      	movs	r2, #1
 8007c84:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	2201      	movs	r2, #1
 8007c8c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	2201      	movs	r2, #1
 8007c94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007c98:	2300      	movs	r3, #0
}
 8007c9a:	4618      	mov	r0, r3
 8007c9c:	3708      	adds	r7, #8
 8007c9e:	46bd      	mov	sp, r7
 8007ca0:	bd80      	pop	{r7, pc}
	...

08007ca4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007ca4:	b580      	push	{r7, lr}
 8007ca6:	b084      	sub	sp, #16
 8007ca8:	af00      	add	r7, sp, #0
 8007caa:	6078      	str	r0, [r7, #4]
 8007cac:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007cae:	683b      	ldr	r3, [r7, #0]
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d109      	bne.n	8007cc8 <HAL_TIM_PWM_Start+0x24>
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007cba:	b2db      	uxtb	r3, r3
 8007cbc:	2b01      	cmp	r3, #1
 8007cbe:	bf14      	ite	ne
 8007cc0:	2301      	movne	r3, #1
 8007cc2:	2300      	moveq	r3, #0
 8007cc4:	b2db      	uxtb	r3, r3
 8007cc6:	e022      	b.n	8007d0e <HAL_TIM_PWM_Start+0x6a>
 8007cc8:	683b      	ldr	r3, [r7, #0]
 8007cca:	2b04      	cmp	r3, #4
 8007ccc:	d109      	bne.n	8007ce2 <HAL_TIM_PWM_Start+0x3e>
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007cd4:	b2db      	uxtb	r3, r3
 8007cd6:	2b01      	cmp	r3, #1
 8007cd8:	bf14      	ite	ne
 8007cda:	2301      	movne	r3, #1
 8007cdc:	2300      	moveq	r3, #0
 8007cde:	b2db      	uxtb	r3, r3
 8007ce0:	e015      	b.n	8007d0e <HAL_TIM_PWM_Start+0x6a>
 8007ce2:	683b      	ldr	r3, [r7, #0]
 8007ce4:	2b08      	cmp	r3, #8
 8007ce6:	d109      	bne.n	8007cfc <HAL_TIM_PWM_Start+0x58>
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007cee:	b2db      	uxtb	r3, r3
 8007cf0:	2b01      	cmp	r3, #1
 8007cf2:	bf14      	ite	ne
 8007cf4:	2301      	movne	r3, #1
 8007cf6:	2300      	moveq	r3, #0
 8007cf8:	b2db      	uxtb	r3, r3
 8007cfa:	e008      	b.n	8007d0e <HAL_TIM_PWM_Start+0x6a>
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007d02:	b2db      	uxtb	r3, r3
 8007d04:	2b01      	cmp	r3, #1
 8007d06:	bf14      	ite	ne
 8007d08:	2301      	movne	r3, #1
 8007d0a:	2300      	moveq	r3, #0
 8007d0c:	b2db      	uxtb	r3, r3
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d001      	beq.n	8007d16 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8007d12:	2301      	movs	r3, #1
 8007d14:	e07c      	b.n	8007e10 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d16:	683b      	ldr	r3, [r7, #0]
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d104      	bne.n	8007d26 <HAL_TIM_PWM_Start+0x82>
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	2202      	movs	r2, #2
 8007d20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007d24:	e013      	b.n	8007d4e <HAL_TIM_PWM_Start+0xaa>
 8007d26:	683b      	ldr	r3, [r7, #0]
 8007d28:	2b04      	cmp	r3, #4
 8007d2a:	d104      	bne.n	8007d36 <HAL_TIM_PWM_Start+0x92>
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	2202      	movs	r2, #2
 8007d30:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007d34:	e00b      	b.n	8007d4e <HAL_TIM_PWM_Start+0xaa>
 8007d36:	683b      	ldr	r3, [r7, #0]
 8007d38:	2b08      	cmp	r3, #8
 8007d3a:	d104      	bne.n	8007d46 <HAL_TIM_PWM_Start+0xa2>
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	2202      	movs	r2, #2
 8007d40:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007d44:	e003      	b.n	8007d4e <HAL_TIM_PWM_Start+0xaa>
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	2202      	movs	r2, #2
 8007d4a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	2201      	movs	r2, #1
 8007d54:	6839      	ldr	r1, [r7, #0]
 8007d56:	4618      	mov	r0, r3
 8007d58:	f000 ff44 	bl	8008be4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	4a2d      	ldr	r2, [pc, #180]	; (8007e18 <HAL_TIM_PWM_Start+0x174>)
 8007d62:	4293      	cmp	r3, r2
 8007d64:	d004      	beq.n	8007d70 <HAL_TIM_PWM_Start+0xcc>
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	4a2c      	ldr	r2, [pc, #176]	; (8007e1c <HAL_TIM_PWM_Start+0x178>)
 8007d6c:	4293      	cmp	r3, r2
 8007d6e:	d101      	bne.n	8007d74 <HAL_TIM_PWM_Start+0xd0>
 8007d70:	2301      	movs	r3, #1
 8007d72:	e000      	b.n	8007d76 <HAL_TIM_PWM_Start+0xd2>
 8007d74:	2300      	movs	r3, #0
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d007      	beq.n	8007d8a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007d88:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	4a22      	ldr	r2, [pc, #136]	; (8007e18 <HAL_TIM_PWM_Start+0x174>)
 8007d90:	4293      	cmp	r3, r2
 8007d92:	d022      	beq.n	8007dda <HAL_TIM_PWM_Start+0x136>
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007d9c:	d01d      	beq.n	8007dda <HAL_TIM_PWM_Start+0x136>
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	4a1f      	ldr	r2, [pc, #124]	; (8007e20 <HAL_TIM_PWM_Start+0x17c>)
 8007da4:	4293      	cmp	r3, r2
 8007da6:	d018      	beq.n	8007dda <HAL_TIM_PWM_Start+0x136>
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	4a1d      	ldr	r2, [pc, #116]	; (8007e24 <HAL_TIM_PWM_Start+0x180>)
 8007dae:	4293      	cmp	r3, r2
 8007db0:	d013      	beq.n	8007dda <HAL_TIM_PWM_Start+0x136>
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	4a1c      	ldr	r2, [pc, #112]	; (8007e28 <HAL_TIM_PWM_Start+0x184>)
 8007db8:	4293      	cmp	r3, r2
 8007dba:	d00e      	beq.n	8007dda <HAL_TIM_PWM_Start+0x136>
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	4a16      	ldr	r2, [pc, #88]	; (8007e1c <HAL_TIM_PWM_Start+0x178>)
 8007dc2:	4293      	cmp	r3, r2
 8007dc4:	d009      	beq.n	8007dda <HAL_TIM_PWM_Start+0x136>
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	4a18      	ldr	r2, [pc, #96]	; (8007e2c <HAL_TIM_PWM_Start+0x188>)
 8007dcc:	4293      	cmp	r3, r2
 8007dce:	d004      	beq.n	8007dda <HAL_TIM_PWM_Start+0x136>
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	4a16      	ldr	r2, [pc, #88]	; (8007e30 <HAL_TIM_PWM_Start+0x18c>)
 8007dd6:	4293      	cmp	r3, r2
 8007dd8:	d111      	bne.n	8007dfe <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	689b      	ldr	r3, [r3, #8]
 8007de0:	f003 0307 	and.w	r3, r3, #7
 8007de4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	2b06      	cmp	r3, #6
 8007dea:	d010      	beq.n	8007e0e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	681a      	ldr	r2, [r3, #0]
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	f042 0201 	orr.w	r2, r2, #1
 8007dfa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007dfc:	e007      	b.n	8007e0e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	681a      	ldr	r2, [r3, #0]
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	f042 0201 	orr.w	r2, r2, #1
 8007e0c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007e0e:	2300      	movs	r3, #0
}
 8007e10:	4618      	mov	r0, r3
 8007e12:	3710      	adds	r7, #16
 8007e14:	46bd      	mov	sp, r7
 8007e16:	bd80      	pop	{r7, pc}
 8007e18:	40010000 	.word	0x40010000
 8007e1c:	40010400 	.word	0x40010400
 8007e20:	40000400 	.word	0x40000400
 8007e24:	40000800 	.word	0x40000800
 8007e28:	40000c00 	.word	0x40000c00
 8007e2c:	40014000 	.word	0x40014000
 8007e30:	40001800 	.word	0x40001800

08007e34 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8007e34:	b580      	push	{r7, lr}
 8007e36:	b086      	sub	sp, #24
 8007e38:	af00      	add	r7, sp, #0
 8007e3a:	6078      	str	r0, [r7, #4]
 8007e3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d101      	bne.n	8007e48 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8007e44:	2301      	movs	r3, #1
 8007e46:	e097      	b.n	8007f78 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007e4e:	b2db      	uxtb	r3, r3
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d106      	bne.n	8007e62 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	2200      	movs	r2, #0
 8007e58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8007e5c:	6878      	ldr	r0, [r7, #4]
 8007e5e:	f7fd fbd9 	bl	8005614 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	2202      	movs	r2, #2
 8007e66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	689b      	ldr	r3, [r3, #8]
 8007e70:	687a      	ldr	r2, [r7, #4]
 8007e72:	6812      	ldr	r2, [r2, #0]
 8007e74:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007e78:	f023 0307 	bic.w	r3, r3, #7
 8007e7c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	681a      	ldr	r2, [r3, #0]
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	3304      	adds	r3, #4
 8007e86:	4619      	mov	r1, r3
 8007e88:	4610      	mov	r0, r2
 8007e8a:	f000 fbc1 	bl	8008610 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	689b      	ldr	r3, [r3, #8]
 8007e94:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	699b      	ldr	r3, [r3, #24]
 8007e9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	6a1b      	ldr	r3, [r3, #32]
 8007ea4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8007ea6:	683b      	ldr	r3, [r7, #0]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	697a      	ldr	r2, [r7, #20]
 8007eac:	4313      	orrs	r3, r2
 8007eae:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8007eb0:	693b      	ldr	r3, [r7, #16]
 8007eb2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007eb6:	f023 0303 	bic.w	r3, r3, #3
 8007eba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8007ebc:	683b      	ldr	r3, [r7, #0]
 8007ebe:	689a      	ldr	r2, [r3, #8]
 8007ec0:	683b      	ldr	r3, [r7, #0]
 8007ec2:	699b      	ldr	r3, [r3, #24]
 8007ec4:	021b      	lsls	r3, r3, #8
 8007ec6:	4313      	orrs	r3, r2
 8007ec8:	693a      	ldr	r2, [r7, #16]
 8007eca:	4313      	orrs	r3, r2
 8007ecc:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8007ece:	693b      	ldr	r3, [r7, #16]
 8007ed0:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8007ed4:	f023 030c 	bic.w	r3, r3, #12
 8007ed8:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8007eda:	693b      	ldr	r3, [r7, #16]
 8007edc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007ee0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007ee4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8007ee6:	683b      	ldr	r3, [r7, #0]
 8007ee8:	68da      	ldr	r2, [r3, #12]
 8007eea:	683b      	ldr	r3, [r7, #0]
 8007eec:	69db      	ldr	r3, [r3, #28]
 8007eee:	021b      	lsls	r3, r3, #8
 8007ef0:	4313      	orrs	r3, r2
 8007ef2:	693a      	ldr	r2, [r7, #16]
 8007ef4:	4313      	orrs	r3, r2
 8007ef6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8007ef8:	683b      	ldr	r3, [r7, #0]
 8007efa:	691b      	ldr	r3, [r3, #16]
 8007efc:	011a      	lsls	r2, r3, #4
 8007efe:	683b      	ldr	r3, [r7, #0]
 8007f00:	6a1b      	ldr	r3, [r3, #32]
 8007f02:	031b      	lsls	r3, r3, #12
 8007f04:	4313      	orrs	r3, r2
 8007f06:	693a      	ldr	r2, [r7, #16]
 8007f08:	4313      	orrs	r3, r2
 8007f0a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8007f12:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8007f1a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8007f1c:	683b      	ldr	r3, [r7, #0]
 8007f1e:	685a      	ldr	r2, [r3, #4]
 8007f20:	683b      	ldr	r3, [r7, #0]
 8007f22:	695b      	ldr	r3, [r3, #20]
 8007f24:	011b      	lsls	r3, r3, #4
 8007f26:	4313      	orrs	r3, r2
 8007f28:	68fa      	ldr	r2, [r7, #12]
 8007f2a:	4313      	orrs	r3, r2
 8007f2c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	697a      	ldr	r2, [r7, #20]
 8007f34:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	693a      	ldr	r2, [r7, #16]
 8007f3c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	68fa      	ldr	r2, [r7, #12]
 8007f44:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	2201      	movs	r2, #1
 8007f4a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	2201      	movs	r2, #1
 8007f52:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	2201      	movs	r2, #1
 8007f5a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	2201      	movs	r2, #1
 8007f62:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	2201      	movs	r2, #1
 8007f6a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	2201      	movs	r2, #1
 8007f72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007f76:	2300      	movs	r3, #0
}
 8007f78:	4618      	mov	r0, r3
 8007f7a:	3718      	adds	r7, #24
 8007f7c:	46bd      	mov	sp, r7
 8007f7e:	bd80      	pop	{r7, pc}

08007f80 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007f80:	b580      	push	{r7, lr}
 8007f82:	b084      	sub	sp, #16
 8007f84:	af00      	add	r7, sp, #0
 8007f86:	6078      	str	r0, [r7, #4]
 8007f88:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007f90:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007f98:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007fa0:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8007fa8:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8007faa:	683b      	ldr	r3, [r7, #0]
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d110      	bne.n	8007fd2 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007fb0:	7bfb      	ldrb	r3, [r7, #15]
 8007fb2:	2b01      	cmp	r3, #1
 8007fb4:	d102      	bne.n	8007fbc <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8007fb6:	7b7b      	ldrb	r3, [r7, #13]
 8007fb8:	2b01      	cmp	r3, #1
 8007fba:	d001      	beq.n	8007fc0 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8007fbc:	2301      	movs	r3, #1
 8007fbe:	e069      	b.n	8008094 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	2202      	movs	r2, #2
 8007fc4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	2202      	movs	r2, #2
 8007fcc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007fd0:	e031      	b.n	8008036 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8007fd2:	683b      	ldr	r3, [r7, #0]
 8007fd4:	2b04      	cmp	r3, #4
 8007fd6:	d110      	bne.n	8007ffa <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007fd8:	7bbb      	ldrb	r3, [r7, #14]
 8007fda:	2b01      	cmp	r3, #1
 8007fdc:	d102      	bne.n	8007fe4 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007fde:	7b3b      	ldrb	r3, [r7, #12]
 8007fe0:	2b01      	cmp	r3, #1
 8007fe2:	d001      	beq.n	8007fe8 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8007fe4:	2301      	movs	r3, #1
 8007fe6:	e055      	b.n	8008094 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	2202      	movs	r2, #2
 8007fec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	2202      	movs	r2, #2
 8007ff4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007ff8:	e01d      	b.n	8008036 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007ffa:	7bfb      	ldrb	r3, [r7, #15]
 8007ffc:	2b01      	cmp	r3, #1
 8007ffe:	d108      	bne.n	8008012 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008000:	7bbb      	ldrb	r3, [r7, #14]
 8008002:	2b01      	cmp	r3, #1
 8008004:	d105      	bne.n	8008012 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008006:	7b7b      	ldrb	r3, [r7, #13]
 8008008:	2b01      	cmp	r3, #1
 800800a:	d102      	bne.n	8008012 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800800c:	7b3b      	ldrb	r3, [r7, #12]
 800800e:	2b01      	cmp	r3, #1
 8008010:	d001      	beq.n	8008016 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8008012:	2301      	movs	r3, #1
 8008014:	e03e      	b.n	8008094 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	2202      	movs	r2, #2
 800801a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	2202      	movs	r2, #2
 8008022:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	2202      	movs	r2, #2
 800802a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	2202      	movs	r2, #2
 8008032:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8008036:	683b      	ldr	r3, [r7, #0]
 8008038:	2b00      	cmp	r3, #0
 800803a:	d003      	beq.n	8008044 <HAL_TIM_Encoder_Start+0xc4>
 800803c:	683b      	ldr	r3, [r7, #0]
 800803e:	2b04      	cmp	r3, #4
 8008040:	d008      	beq.n	8008054 <HAL_TIM_Encoder_Start+0xd4>
 8008042:	e00f      	b.n	8008064 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	2201      	movs	r2, #1
 800804a:	2100      	movs	r1, #0
 800804c:	4618      	mov	r0, r3
 800804e:	f000 fdc9 	bl	8008be4 <TIM_CCxChannelCmd>
      break;
 8008052:	e016      	b.n	8008082 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	2201      	movs	r2, #1
 800805a:	2104      	movs	r1, #4
 800805c:	4618      	mov	r0, r3
 800805e:	f000 fdc1 	bl	8008be4 <TIM_CCxChannelCmd>
      break;
 8008062:	e00e      	b.n	8008082 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	2201      	movs	r2, #1
 800806a:	2100      	movs	r1, #0
 800806c:	4618      	mov	r0, r3
 800806e:	f000 fdb9 	bl	8008be4 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	2201      	movs	r2, #1
 8008078:	2104      	movs	r1, #4
 800807a:	4618      	mov	r0, r3
 800807c:	f000 fdb2 	bl	8008be4 <TIM_CCxChannelCmd>
      break;
 8008080:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	681a      	ldr	r2, [r3, #0]
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	f042 0201 	orr.w	r2, r2, #1
 8008090:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8008092:	2300      	movs	r3, #0
}
 8008094:	4618      	mov	r0, r3
 8008096:	3710      	adds	r7, #16
 8008098:	46bd      	mov	sp, r7
 800809a:	bd80      	pop	{r7, pc}

0800809c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800809c:	b580      	push	{r7, lr}
 800809e:	b082      	sub	sp, #8
 80080a0:	af00      	add	r7, sp, #0
 80080a2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	691b      	ldr	r3, [r3, #16]
 80080aa:	f003 0302 	and.w	r3, r3, #2
 80080ae:	2b02      	cmp	r3, #2
 80080b0:	d122      	bne.n	80080f8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	68db      	ldr	r3, [r3, #12]
 80080b8:	f003 0302 	and.w	r3, r3, #2
 80080bc:	2b02      	cmp	r3, #2
 80080be:	d11b      	bne.n	80080f8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	f06f 0202 	mvn.w	r2, #2
 80080c8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	2201      	movs	r2, #1
 80080ce:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	699b      	ldr	r3, [r3, #24]
 80080d6:	f003 0303 	and.w	r3, r3, #3
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d003      	beq.n	80080e6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80080de:	6878      	ldr	r0, [r7, #4]
 80080e0:	f000 fa77 	bl	80085d2 <HAL_TIM_IC_CaptureCallback>
 80080e4:	e005      	b.n	80080f2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80080e6:	6878      	ldr	r0, [r7, #4]
 80080e8:	f000 fa69 	bl	80085be <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80080ec:	6878      	ldr	r0, [r7, #4]
 80080ee:	f000 fa7a 	bl	80085e6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	2200      	movs	r2, #0
 80080f6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	691b      	ldr	r3, [r3, #16]
 80080fe:	f003 0304 	and.w	r3, r3, #4
 8008102:	2b04      	cmp	r3, #4
 8008104:	d122      	bne.n	800814c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	68db      	ldr	r3, [r3, #12]
 800810c:	f003 0304 	and.w	r3, r3, #4
 8008110:	2b04      	cmp	r3, #4
 8008112:	d11b      	bne.n	800814c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	f06f 0204 	mvn.w	r2, #4
 800811c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	2202      	movs	r2, #2
 8008122:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	699b      	ldr	r3, [r3, #24]
 800812a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800812e:	2b00      	cmp	r3, #0
 8008130:	d003      	beq.n	800813a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008132:	6878      	ldr	r0, [r7, #4]
 8008134:	f000 fa4d 	bl	80085d2 <HAL_TIM_IC_CaptureCallback>
 8008138:	e005      	b.n	8008146 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800813a:	6878      	ldr	r0, [r7, #4]
 800813c:	f000 fa3f 	bl	80085be <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008140:	6878      	ldr	r0, [r7, #4]
 8008142:	f000 fa50 	bl	80085e6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	2200      	movs	r2, #0
 800814a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	691b      	ldr	r3, [r3, #16]
 8008152:	f003 0308 	and.w	r3, r3, #8
 8008156:	2b08      	cmp	r3, #8
 8008158:	d122      	bne.n	80081a0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	68db      	ldr	r3, [r3, #12]
 8008160:	f003 0308 	and.w	r3, r3, #8
 8008164:	2b08      	cmp	r3, #8
 8008166:	d11b      	bne.n	80081a0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	f06f 0208 	mvn.w	r2, #8
 8008170:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	2204      	movs	r2, #4
 8008176:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	69db      	ldr	r3, [r3, #28]
 800817e:	f003 0303 	and.w	r3, r3, #3
 8008182:	2b00      	cmp	r3, #0
 8008184:	d003      	beq.n	800818e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008186:	6878      	ldr	r0, [r7, #4]
 8008188:	f000 fa23 	bl	80085d2 <HAL_TIM_IC_CaptureCallback>
 800818c:	e005      	b.n	800819a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800818e:	6878      	ldr	r0, [r7, #4]
 8008190:	f000 fa15 	bl	80085be <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008194:	6878      	ldr	r0, [r7, #4]
 8008196:	f000 fa26 	bl	80085e6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	2200      	movs	r2, #0
 800819e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	691b      	ldr	r3, [r3, #16]
 80081a6:	f003 0310 	and.w	r3, r3, #16
 80081aa:	2b10      	cmp	r3, #16
 80081ac:	d122      	bne.n	80081f4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	68db      	ldr	r3, [r3, #12]
 80081b4:	f003 0310 	and.w	r3, r3, #16
 80081b8:	2b10      	cmp	r3, #16
 80081ba:	d11b      	bne.n	80081f4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	f06f 0210 	mvn.w	r2, #16
 80081c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	2208      	movs	r2, #8
 80081ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	69db      	ldr	r3, [r3, #28]
 80081d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d003      	beq.n	80081e2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80081da:	6878      	ldr	r0, [r7, #4]
 80081dc:	f000 f9f9 	bl	80085d2 <HAL_TIM_IC_CaptureCallback>
 80081e0:	e005      	b.n	80081ee <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80081e2:	6878      	ldr	r0, [r7, #4]
 80081e4:	f000 f9eb 	bl	80085be <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80081e8:	6878      	ldr	r0, [r7, #4]
 80081ea:	f000 f9fc 	bl	80085e6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	2200      	movs	r2, #0
 80081f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	691b      	ldr	r3, [r3, #16]
 80081fa:	f003 0301 	and.w	r3, r3, #1
 80081fe:	2b01      	cmp	r3, #1
 8008200:	d10e      	bne.n	8008220 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	68db      	ldr	r3, [r3, #12]
 8008208:	f003 0301 	and.w	r3, r3, #1
 800820c:	2b01      	cmp	r3, #1
 800820e:	d107      	bne.n	8008220 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	f06f 0201 	mvn.w	r2, #1
 8008218:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800821a:	6878      	ldr	r0, [r7, #4]
 800821c:	f7f8 fe1c 	bl	8000e58 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	691b      	ldr	r3, [r3, #16]
 8008226:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800822a:	2b80      	cmp	r3, #128	; 0x80
 800822c:	d10e      	bne.n	800824c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	68db      	ldr	r3, [r3, #12]
 8008234:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008238:	2b80      	cmp	r3, #128	; 0x80
 800823a:	d107      	bne.n	800824c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008244:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008246:	6878      	ldr	r0, [r7, #4]
 8008248:	f000 fdca 	bl	8008de0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	691b      	ldr	r3, [r3, #16]
 8008252:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008256:	2b40      	cmp	r3, #64	; 0x40
 8008258:	d10e      	bne.n	8008278 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	68db      	ldr	r3, [r3, #12]
 8008260:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008264:	2b40      	cmp	r3, #64	; 0x40
 8008266:	d107      	bne.n	8008278 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008270:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008272:	6878      	ldr	r0, [r7, #4]
 8008274:	f000 f9c1 	bl	80085fa <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	691b      	ldr	r3, [r3, #16]
 800827e:	f003 0320 	and.w	r3, r3, #32
 8008282:	2b20      	cmp	r3, #32
 8008284:	d10e      	bne.n	80082a4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	68db      	ldr	r3, [r3, #12]
 800828c:	f003 0320 	and.w	r3, r3, #32
 8008290:	2b20      	cmp	r3, #32
 8008292:	d107      	bne.n	80082a4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	f06f 0220 	mvn.w	r2, #32
 800829c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800829e:	6878      	ldr	r0, [r7, #4]
 80082a0:	f000 fd94 	bl	8008dcc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80082a4:	bf00      	nop
 80082a6:	3708      	adds	r7, #8
 80082a8:	46bd      	mov	sp, r7
 80082aa:	bd80      	pop	{r7, pc}

080082ac <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80082ac:	b580      	push	{r7, lr}
 80082ae:	b086      	sub	sp, #24
 80082b0:	af00      	add	r7, sp, #0
 80082b2:	60f8      	str	r0, [r7, #12]
 80082b4:	60b9      	str	r1, [r7, #8]
 80082b6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80082b8:	2300      	movs	r3, #0
 80082ba:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80082c2:	2b01      	cmp	r3, #1
 80082c4:	d101      	bne.n	80082ca <HAL_TIM_PWM_ConfigChannel+0x1e>
 80082c6:	2302      	movs	r3, #2
 80082c8:	e0ae      	b.n	8008428 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	2201      	movs	r2, #1
 80082ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	2b0c      	cmp	r3, #12
 80082d6:	f200 809f 	bhi.w	8008418 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80082da:	a201      	add	r2, pc, #4	; (adr r2, 80082e0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80082dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082e0:	08008315 	.word	0x08008315
 80082e4:	08008419 	.word	0x08008419
 80082e8:	08008419 	.word	0x08008419
 80082ec:	08008419 	.word	0x08008419
 80082f0:	08008355 	.word	0x08008355
 80082f4:	08008419 	.word	0x08008419
 80082f8:	08008419 	.word	0x08008419
 80082fc:	08008419 	.word	0x08008419
 8008300:	08008397 	.word	0x08008397
 8008304:	08008419 	.word	0x08008419
 8008308:	08008419 	.word	0x08008419
 800830c:	08008419 	.word	0x08008419
 8008310:	080083d7 	.word	0x080083d7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	68b9      	ldr	r1, [r7, #8]
 800831a:	4618      	mov	r0, r3
 800831c:	f000 fa18 	bl	8008750 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	699a      	ldr	r2, [r3, #24]
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	f042 0208 	orr.w	r2, r2, #8
 800832e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	699a      	ldr	r2, [r3, #24]
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	f022 0204 	bic.w	r2, r2, #4
 800833e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	6999      	ldr	r1, [r3, #24]
 8008346:	68bb      	ldr	r3, [r7, #8]
 8008348:	691a      	ldr	r2, [r3, #16]
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	430a      	orrs	r2, r1
 8008350:	619a      	str	r2, [r3, #24]
      break;
 8008352:	e064      	b.n	800841e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	68b9      	ldr	r1, [r7, #8]
 800835a:	4618      	mov	r0, r3
 800835c:	f000 fa68 	bl	8008830 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	699a      	ldr	r2, [r3, #24]
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800836e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	699a      	ldr	r2, [r3, #24]
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800837e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	6999      	ldr	r1, [r3, #24]
 8008386:	68bb      	ldr	r3, [r7, #8]
 8008388:	691b      	ldr	r3, [r3, #16]
 800838a:	021a      	lsls	r2, r3, #8
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	430a      	orrs	r2, r1
 8008392:	619a      	str	r2, [r3, #24]
      break;
 8008394:	e043      	b.n	800841e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	68b9      	ldr	r1, [r7, #8]
 800839c:	4618      	mov	r0, r3
 800839e:	f000 fabd 	bl	800891c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	69da      	ldr	r2, [r3, #28]
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	f042 0208 	orr.w	r2, r2, #8
 80083b0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	69da      	ldr	r2, [r3, #28]
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	f022 0204 	bic.w	r2, r2, #4
 80083c0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	69d9      	ldr	r1, [r3, #28]
 80083c8:	68bb      	ldr	r3, [r7, #8]
 80083ca:	691a      	ldr	r2, [r3, #16]
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	430a      	orrs	r2, r1
 80083d2:	61da      	str	r2, [r3, #28]
      break;
 80083d4:	e023      	b.n	800841e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	68b9      	ldr	r1, [r7, #8]
 80083dc:	4618      	mov	r0, r3
 80083de:	f000 fb11 	bl	8008a04 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	69da      	ldr	r2, [r3, #28]
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80083f0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	69da      	ldr	r2, [r3, #28]
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008400:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	69d9      	ldr	r1, [r3, #28]
 8008408:	68bb      	ldr	r3, [r7, #8]
 800840a:	691b      	ldr	r3, [r3, #16]
 800840c:	021a      	lsls	r2, r3, #8
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	430a      	orrs	r2, r1
 8008414:	61da      	str	r2, [r3, #28]
      break;
 8008416:	e002      	b.n	800841e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8008418:	2301      	movs	r3, #1
 800841a:	75fb      	strb	r3, [r7, #23]
      break;
 800841c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	2200      	movs	r2, #0
 8008422:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008426:	7dfb      	ldrb	r3, [r7, #23]
}
 8008428:	4618      	mov	r0, r3
 800842a:	3718      	adds	r7, #24
 800842c:	46bd      	mov	sp, r7
 800842e:	bd80      	pop	{r7, pc}

08008430 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008430:	b580      	push	{r7, lr}
 8008432:	b084      	sub	sp, #16
 8008434:	af00      	add	r7, sp, #0
 8008436:	6078      	str	r0, [r7, #4]
 8008438:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800843a:	2300      	movs	r3, #0
 800843c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008444:	2b01      	cmp	r3, #1
 8008446:	d101      	bne.n	800844c <HAL_TIM_ConfigClockSource+0x1c>
 8008448:	2302      	movs	r3, #2
 800844a:	e0b4      	b.n	80085b6 <HAL_TIM_ConfigClockSource+0x186>
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	2201      	movs	r2, #1
 8008450:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	2202      	movs	r2, #2
 8008458:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	689b      	ldr	r3, [r3, #8]
 8008462:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008464:	68bb      	ldr	r3, [r7, #8]
 8008466:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800846a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800846c:	68bb      	ldr	r3, [r7, #8]
 800846e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008472:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	68ba      	ldr	r2, [r7, #8]
 800847a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800847c:	683b      	ldr	r3, [r7, #0]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008484:	d03e      	beq.n	8008504 <HAL_TIM_ConfigClockSource+0xd4>
 8008486:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800848a:	f200 8087 	bhi.w	800859c <HAL_TIM_ConfigClockSource+0x16c>
 800848e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008492:	f000 8086 	beq.w	80085a2 <HAL_TIM_ConfigClockSource+0x172>
 8008496:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800849a:	d87f      	bhi.n	800859c <HAL_TIM_ConfigClockSource+0x16c>
 800849c:	2b70      	cmp	r3, #112	; 0x70
 800849e:	d01a      	beq.n	80084d6 <HAL_TIM_ConfigClockSource+0xa6>
 80084a0:	2b70      	cmp	r3, #112	; 0x70
 80084a2:	d87b      	bhi.n	800859c <HAL_TIM_ConfigClockSource+0x16c>
 80084a4:	2b60      	cmp	r3, #96	; 0x60
 80084a6:	d050      	beq.n	800854a <HAL_TIM_ConfigClockSource+0x11a>
 80084a8:	2b60      	cmp	r3, #96	; 0x60
 80084aa:	d877      	bhi.n	800859c <HAL_TIM_ConfigClockSource+0x16c>
 80084ac:	2b50      	cmp	r3, #80	; 0x50
 80084ae:	d03c      	beq.n	800852a <HAL_TIM_ConfigClockSource+0xfa>
 80084b0:	2b50      	cmp	r3, #80	; 0x50
 80084b2:	d873      	bhi.n	800859c <HAL_TIM_ConfigClockSource+0x16c>
 80084b4:	2b40      	cmp	r3, #64	; 0x40
 80084b6:	d058      	beq.n	800856a <HAL_TIM_ConfigClockSource+0x13a>
 80084b8:	2b40      	cmp	r3, #64	; 0x40
 80084ba:	d86f      	bhi.n	800859c <HAL_TIM_ConfigClockSource+0x16c>
 80084bc:	2b30      	cmp	r3, #48	; 0x30
 80084be:	d064      	beq.n	800858a <HAL_TIM_ConfigClockSource+0x15a>
 80084c0:	2b30      	cmp	r3, #48	; 0x30
 80084c2:	d86b      	bhi.n	800859c <HAL_TIM_ConfigClockSource+0x16c>
 80084c4:	2b20      	cmp	r3, #32
 80084c6:	d060      	beq.n	800858a <HAL_TIM_ConfigClockSource+0x15a>
 80084c8:	2b20      	cmp	r3, #32
 80084ca:	d867      	bhi.n	800859c <HAL_TIM_ConfigClockSource+0x16c>
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d05c      	beq.n	800858a <HAL_TIM_ConfigClockSource+0x15a>
 80084d0:	2b10      	cmp	r3, #16
 80084d2:	d05a      	beq.n	800858a <HAL_TIM_ConfigClockSource+0x15a>
 80084d4:	e062      	b.n	800859c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	6818      	ldr	r0, [r3, #0]
 80084da:	683b      	ldr	r3, [r7, #0]
 80084dc:	6899      	ldr	r1, [r3, #8]
 80084de:	683b      	ldr	r3, [r7, #0]
 80084e0:	685a      	ldr	r2, [r3, #4]
 80084e2:	683b      	ldr	r3, [r7, #0]
 80084e4:	68db      	ldr	r3, [r3, #12]
 80084e6:	f000 fb5d 	bl	8008ba4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	689b      	ldr	r3, [r3, #8]
 80084f0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80084f2:	68bb      	ldr	r3, [r7, #8]
 80084f4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80084f8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	68ba      	ldr	r2, [r7, #8]
 8008500:	609a      	str	r2, [r3, #8]
      break;
 8008502:	e04f      	b.n	80085a4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	6818      	ldr	r0, [r3, #0]
 8008508:	683b      	ldr	r3, [r7, #0]
 800850a:	6899      	ldr	r1, [r3, #8]
 800850c:	683b      	ldr	r3, [r7, #0]
 800850e:	685a      	ldr	r2, [r3, #4]
 8008510:	683b      	ldr	r3, [r7, #0]
 8008512:	68db      	ldr	r3, [r3, #12]
 8008514:	f000 fb46 	bl	8008ba4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	689a      	ldr	r2, [r3, #8]
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008526:	609a      	str	r2, [r3, #8]
      break;
 8008528:	e03c      	b.n	80085a4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	6818      	ldr	r0, [r3, #0]
 800852e:	683b      	ldr	r3, [r7, #0]
 8008530:	6859      	ldr	r1, [r3, #4]
 8008532:	683b      	ldr	r3, [r7, #0]
 8008534:	68db      	ldr	r3, [r3, #12]
 8008536:	461a      	mov	r2, r3
 8008538:	f000 faba 	bl	8008ab0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	2150      	movs	r1, #80	; 0x50
 8008542:	4618      	mov	r0, r3
 8008544:	f000 fb13 	bl	8008b6e <TIM_ITRx_SetConfig>
      break;
 8008548:	e02c      	b.n	80085a4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	6818      	ldr	r0, [r3, #0]
 800854e:	683b      	ldr	r3, [r7, #0]
 8008550:	6859      	ldr	r1, [r3, #4]
 8008552:	683b      	ldr	r3, [r7, #0]
 8008554:	68db      	ldr	r3, [r3, #12]
 8008556:	461a      	mov	r2, r3
 8008558:	f000 fad9 	bl	8008b0e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	2160      	movs	r1, #96	; 0x60
 8008562:	4618      	mov	r0, r3
 8008564:	f000 fb03 	bl	8008b6e <TIM_ITRx_SetConfig>
      break;
 8008568:	e01c      	b.n	80085a4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	6818      	ldr	r0, [r3, #0]
 800856e:	683b      	ldr	r3, [r7, #0]
 8008570:	6859      	ldr	r1, [r3, #4]
 8008572:	683b      	ldr	r3, [r7, #0]
 8008574:	68db      	ldr	r3, [r3, #12]
 8008576:	461a      	mov	r2, r3
 8008578:	f000 fa9a 	bl	8008ab0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	2140      	movs	r1, #64	; 0x40
 8008582:	4618      	mov	r0, r3
 8008584:	f000 faf3 	bl	8008b6e <TIM_ITRx_SetConfig>
      break;
 8008588:	e00c      	b.n	80085a4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	681a      	ldr	r2, [r3, #0]
 800858e:	683b      	ldr	r3, [r7, #0]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	4619      	mov	r1, r3
 8008594:	4610      	mov	r0, r2
 8008596:	f000 faea 	bl	8008b6e <TIM_ITRx_SetConfig>
      break;
 800859a:	e003      	b.n	80085a4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800859c:	2301      	movs	r3, #1
 800859e:	73fb      	strb	r3, [r7, #15]
      break;
 80085a0:	e000      	b.n	80085a4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80085a2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	2201      	movs	r2, #1
 80085a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	2200      	movs	r2, #0
 80085b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80085b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80085b6:	4618      	mov	r0, r3
 80085b8:	3710      	adds	r7, #16
 80085ba:	46bd      	mov	sp, r7
 80085bc:	bd80      	pop	{r7, pc}

080085be <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80085be:	b480      	push	{r7}
 80085c0:	b083      	sub	sp, #12
 80085c2:	af00      	add	r7, sp, #0
 80085c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80085c6:	bf00      	nop
 80085c8:	370c      	adds	r7, #12
 80085ca:	46bd      	mov	sp, r7
 80085cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085d0:	4770      	bx	lr

080085d2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80085d2:	b480      	push	{r7}
 80085d4:	b083      	sub	sp, #12
 80085d6:	af00      	add	r7, sp, #0
 80085d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80085da:	bf00      	nop
 80085dc:	370c      	adds	r7, #12
 80085de:	46bd      	mov	sp, r7
 80085e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085e4:	4770      	bx	lr

080085e6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80085e6:	b480      	push	{r7}
 80085e8:	b083      	sub	sp, #12
 80085ea:	af00      	add	r7, sp, #0
 80085ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80085ee:	bf00      	nop
 80085f0:	370c      	adds	r7, #12
 80085f2:	46bd      	mov	sp, r7
 80085f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085f8:	4770      	bx	lr

080085fa <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80085fa:	b480      	push	{r7}
 80085fc:	b083      	sub	sp, #12
 80085fe:	af00      	add	r7, sp, #0
 8008600:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008602:	bf00      	nop
 8008604:	370c      	adds	r7, #12
 8008606:	46bd      	mov	sp, r7
 8008608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800860c:	4770      	bx	lr
	...

08008610 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008610:	b480      	push	{r7}
 8008612:	b085      	sub	sp, #20
 8008614:	af00      	add	r7, sp, #0
 8008616:	6078      	str	r0, [r7, #4]
 8008618:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	4a40      	ldr	r2, [pc, #256]	; (8008724 <TIM_Base_SetConfig+0x114>)
 8008624:	4293      	cmp	r3, r2
 8008626:	d013      	beq.n	8008650 <TIM_Base_SetConfig+0x40>
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800862e:	d00f      	beq.n	8008650 <TIM_Base_SetConfig+0x40>
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	4a3d      	ldr	r2, [pc, #244]	; (8008728 <TIM_Base_SetConfig+0x118>)
 8008634:	4293      	cmp	r3, r2
 8008636:	d00b      	beq.n	8008650 <TIM_Base_SetConfig+0x40>
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	4a3c      	ldr	r2, [pc, #240]	; (800872c <TIM_Base_SetConfig+0x11c>)
 800863c:	4293      	cmp	r3, r2
 800863e:	d007      	beq.n	8008650 <TIM_Base_SetConfig+0x40>
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	4a3b      	ldr	r2, [pc, #236]	; (8008730 <TIM_Base_SetConfig+0x120>)
 8008644:	4293      	cmp	r3, r2
 8008646:	d003      	beq.n	8008650 <TIM_Base_SetConfig+0x40>
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	4a3a      	ldr	r2, [pc, #232]	; (8008734 <TIM_Base_SetConfig+0x124>)
 800864c:	4293      	cmp	r3, r2
 800864e:	d108      	bne.n	8008662 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008656:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008658:	683b      	ldr	r3, [r7, #0]
 800865a:	685b      	ldr	r3, [r3, #4]
 800865c:	68fa      	ldr	r2, [r7, #12]
 800865e:	4313      	orrs	r3, r2
 8008660:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	4a2f      	ldr	r2, [pc, #188]	; (8008724 <TIM_Base_SetConfig+0x114>)
 8008666:	4293      	cmp	r3, r2
 8008668:	d02b      	beq.n	80086c2 <TIM_Base_SetConfig+0xb2>
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008670:	d027      	beq.n	80086c2 <TIM_Base_SetConfig+0xb2>
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	4a2c      	ldr	r2, [pc, #176]	; (8008728 <TIM_Base_SetConfig+0x118>)
 8008676:	4293      	cmp	r3, r2
 8008678:	d023      	beq.n	80086c2 <TIM_Base_SetConfig+0xb2>
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	4a2b      	ldr	r2, [pc, #172]	; (800872c <TIM_Base_SetConfig+0x11c>)
 800867e:	4293      	cmp	r3, r2
 8008680:	d01f      	beq.n	80086c2 <TIM_Base_SetConfig+0xb2>
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	4a2a      	ldr	r2, [pc, #168]	; (8008730 <TIM_Base_SetConfig+0x120>)
 8008686:	4293      	cmp	r3, r2
 8008688:	d01b      	beq.n	80086c2 <TIM_Base_SetConfig+0xb2>
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	4a29      	ldr	r2, [pc, #164]	; (8008734 <TIM_Base_SetConfig+0x124>)
 800868e:	4293      	cmp	r3, r2
 8008690:	d017      	beq.n	80086c2 <TIM_Base_SetConfig+0xb2>
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	4a28      	ldr	r2, [pc, #160]	; (8008738 <TIM_Base_SetConfig+0x128>)
 8008696:	4293      	cmp	r3, r2
 8008698:	d013      	beq.n	80086c2 <TIM_Base_SetConfig+0xb2>
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	4a27      	ldr	r2, [pc, #156]	; (800873c <TIM_Base_SetConfig+0x12c>)
 800869e:	4293      	cmp	r3, r2
 80086a0:	d00f      	beq.n	80086c2 <TIM_Base_SetConfig+0xb2>
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	4a26      	ldr	r2, [pc, #152]	; (8008740 <TIM_Base_SetConfig+0x130>)
 80086a6:	4293      	cmp	r3, r2
 80086a8:	d00b      	beq.n	80086c2 <TIM_Base_SetConfig+0xb2>
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	4a25      	ldr	r2, [pc, #148]	; (8008744 <TIM_Base_SetConfig+0x134>)
 80086ae:	4293      	cmp	r3, r2
 80086b0:	d007      	beq.n	80086c2 <TIM_Base_SetConfig+0xb2>
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	4a24      	ldr	r2, [pc, #144]	; (8008748 <TIM_Base_SetConfig+0x138>)
 80086b6:	4293      	cmp	r3, r2
 80086b8:	d003      	beq.n	80086c2 <TIM_Base_SetConfig+0xb2>
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	4a23      	ldr	r2, [pc, #140]	; (800874c <TIM_Base_SetConfig+0x13c>)
 80086be:	4293      	cmp	r3, r2
 80086c0:	d108      	bne.n	80086d4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80086c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80086ca:	683b      	ldr	r3, [r7, #0]
 80086cc:	68db      	ldr	r3, [r3, #12]
 80086ce:	68fa      	ldr	r2, [r7, #12]
 80086d0:	4313      	orrs	r3, r2
 80086d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80086da:	683b      	ldr	r3, [r7, #0]
 80086dc:	695b      	ldr	r3, [r3, #20]
 80086de:	4313      	orrs	r3, r2
 80086e0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	68fa      	ldr	r2, [r7, #12]
 80086e6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80086e8:	683b      	ldr	r3, [r7, #0]
 80086ea:	689a      	ldr	r2, [r3, #8]
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80086f0:	683b      	ldr	r3, [r7, #0]
 80086f2:	681a      	ldr	r2, [r3, #0]
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	4a0a      	ldr	r2, [pc, #40]	; (8008724 <TIM_Base_SetConfig+0x114>)
 80086fc:	4293      	cmp	r3, r2
 80086fe:	d003      	beq.n	8008708 <TIM_Base_SetConfig+0xf8>
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	4a0c      	ldr	r2, [pc, #48]	; (8008734 <TIM_Base_SetConfig+0x124>)
 8008704:	4293      	cmp	r3, r2
 8008706:	d103      	bne.n	8008710 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008708:	683b      	ldr	r3, [r7, #0]
 800870a:	691a      	ldr	r2, [r3, #16]
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	2201      	movs	r2, #1
 8008714:	615a      	str	r2, [r3, #20]
}
 8008716:	bf00      	nop
 8008718:	3714      	adds	r7, #20
 800871a:	46bd      	mov	sp, r7
 800871c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008720:	4770      	bx	lr
 8008722:	bf00      	nop
 8008724:	40010000 	.word	0x40010000
 8008728:	40000400 	.word	0x40000400
 800872c:	40000800 	.word	0x40000800
 8008730:	40000c00 	.word	0x40000c00
 8008734:	40010400 	.word	0x40010400
 8008738:	40014000 	.word	0x40014000
 800873c:	40014400 	.word	0x40014400
 8008740:	40014800 	.word	0x40014800
 8008744:	40001800 	.word	0x40001800
 8008748:	40001c00 	.word	0x40001c00
 800874c:	40002000 	.word	0x40002000

08008750 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008750:	b480      	push	{r7}
 8008752:	b087      	sub	sp, #28
 8008754:	af00      	add	r7, sp, #0
 8008756:	6078      	str	r0, [r7, #4]
 8008758:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	6a1b      	ldr	r3, [r3, #32]
 800875e:	f023 0201 	bic.w	r2, r3, #1
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	6a1b      	ldr	r3, [r3, #32]
 800876a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	685b      	ldr	r3, [r3, #4]
 8008770:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	699b      	ldr	r3, [r3, #24]
 8008776:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800877e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	f023 0303 	bic.w	r3, r3, #3
 8008786:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008788:	683b      	ldr	r3, [r7, #0]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	68fa      	ldr	r2, [r7, #12]
 800878e:	4313      	orrs	r3, r2
 8008790:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008792:	697b      	ldr	r3, [r7, #20]
 8008794:	f023 0302 	bic.w	r3, r3, #2
 8008798:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800879a:	683b      	ldr	r3, [r7, #0]
 800879c:	689b      	ldr	r3, [r3, #8]
 800879e:	697a      	ldr	r2, [r7, #20]
 80087a0:	4313      	orrs	r3, r2
 80087a2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	4a20      	ldr	r2, [pc, #128]	; (8008828 <TIM_OC1_SetConfig+0xd8>)
 80087a8:	4293      	cmp	r3, r2
 80087aa:	d003      	beq.n	80087b4 <TIM_OC1_SetConfig+0x64>
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	4a1f      	ldr	r2, [pc, #124]	; (800882c <TIM_OC1_SetConfig+0xdc>)
 80087b0:	4293      	cmp	r3, r2
 80087b2:	d10c      	bne.n	80087ce <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80087b4:	697b      	ldr	r3, [r7, #20]
 80087b6:	f023 0308 	bic.w	r3, r3, #8
 80087ba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80087bc:	683b      	ldr	r3, [r7, #0]
 80087be:	68db      	ldr	r3, [r3, #12]
 80087c0:	697a      	ldr	r2, [r7, #20]
 80087c2:	4313      	orrs	r3, r2
 80087c4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80087c6:	697b      	ldr	r3, [r7, #20]
 80087c8:	f023 0304 	bic.w	r3, r3, #4
 80087cc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	4a15      	ldr	r2, [pc, #84]	; (8008828 <TIM_OC1_SetConfig+0xd8>)
 80087d2:	4293      	cmp	r3, r2
 80087d4:	d003      	beq.n	80087de <TIM_OC1_SetConfig+0x8e>
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	4a14      	ldr	r2, [pc, #80]	; (800882c <TIM_OC1_SetConfig+0xdc>)
 80087da:	4293      	cmp	r3, r2
 80087dc:	d111      	bne.n	8008802 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80087de:	693b      	ldr	r3, [r7, #16]
 80087e0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80087e4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80087e6:	693b      	ldr	r3, [r7, #16]
 80087e8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80087ec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80087ee:	683b      	ldr	r3, [r7, #0]
 80087f0:	695b      	ldr	r3, [r3, #20]
 80087f2:	693a      	ldr	r2, [r7, #16]
 80087f4:	4313      	orrs	r3, r2
 80087f6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80087f8:	683b      	ldr	r3, [r7, #0]
 80087fa:	699b      	ldr	r3, [r3, #24]
 80087fc:	693a      	ldr	r2, [r7, #16]
 80087fe:	4313      	orrs	r3, r2
 8008800:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	693a      	ldr	r2, [r7, #16]
 8008806:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	68fa      	ldr	r2, [r7, #12]
 800880c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800880e:	683b      	ldr	r3, [r7, #0]
 8008810:	685a      	ldr	r2, [r3, #4]
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	697a      	ldr	r2, [r7, #20]
 800881a:	621a      	str	r2, [r3, #32]
}
 800881c:	bf00      	nop
 800881e:	371c      	adds	r7, #28
 8008820:	46bd      	mov	sp, r7
 8008822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008826:	4770      	bx	lr
 8008828:	40010000 	.word	0x40010000
 800882c:	40010400 	.word	0x40010400

08008830 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008830:	b480      	push	{r7}
 8008832:	b087      	sub	sp, #28
 8008834:	af00      	add	r7, sp, #0
 8008836:	6078      	str	r0, [r7, #4]
 8008838:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	6a1b      	ldr	r3, [r3, #32]
 800883e:	f023 0210 	bic.w	r2, r3, #16
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	6a1b      	ldr	r3, [r3, #32]
 800884a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	685b      	ldr	r3, [r3, #4]
 8008850:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	699b      	ldr	r3, [r3, #24]
 8008856:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800885e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008866:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008868:	683b      	ldr	r3, [r7, #0]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	021b      	lsls	r3, r3, #8
 800886e:	68fa      	ldr	r2, [r7, #12]
 8008870:	4313      	orrs	r3, r2
 8008872:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008874:	697b      	ldr	r3, [r7, #20]
 8008876:	f023 0320 	bic.w	r3, r3, #32
 800887a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800887c:	683b      	ldr	r3, [r7, #0]
 800887e:	689b      	ldr	r3, [r3, #8]
 8008880:	011b      	lsls	r3, r3, #4
 8008882:	697a      	ldr	r2, [r7, #20]
 8008884:	4313      	orrs	r3, r2
 8008886:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	4a22      	ldr	r2, [pc, #136]	; (8008914 <TIM_OC2_SetConfig+0xe4>)
 800888c:	4293      	cmp	r3, r2
 800888e:	d003      	beq.n	8008898 <TIM_OC2_SetConfig+0x68>
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	4a21      	ldr	r2, [pc, #132]	; (8008918 <TIM_OC2_SetConfig+0xe8>)
 8008894:	4293      	cmp	r3, r2
 8008896:	d10d      	bne.n	80088b4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008898:	697b      	ldr	r3, [r7, #20]
 800889a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800889e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80088a0:	683b      	ldr	r3, [r7, #0]
 80088a2:	68db      	ldr	r3, [r3, #12]
 80088a4:	011b      	lsls	r3, r3, #4
 80088a6:	697a      	ldr	r2, [r7, #20]
 80088a8:	4313      	orrs	r3, r2
 80088aa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80088ac:	697b      	ldr	r3, [r7, #20]
 80088ae:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80088b2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	4a17      	ldr	r2, [pc, #92]	; (8008914 <TIM_OC2_SetConfig+0xe4>)
 80088b8:	4293      	cmp	r3, r2
 80088ba:	d003      	beq.n	80088c4 <TIM_OC2_SetConfig+0x94>
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	4a16      	ldr	r2, [pc, #88]	; (8008918 <TIM_OC2_SetConfig+0xe8>)
 80088c0:	4293      	cmp	r3, r2
 80088c2:	d113      	bne.n	80088ec <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80088c4:	693b      	ldr	r3, [r7, #16]
 80088c6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80088ca:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80088cc:	693b      	ldr	r3, [r7, #16]
 80088ce:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80088d2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80088d4:	683b      	ldr	r3, [r7, #0]
 80088d6:	695b      	ldr	r3, [r3, #20]
 80088d8:	009b      	lsls	r3, r3, #2
 80088da:	693a      	ldr	r2, [r7, #16]
 80088dc:	4313      	orrs	r3, r2
 80088de:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80088e0:	683b      	ldr	r3, [r7, #0]
 80088e2:	699b      	ldr	r3, [r3, #24]
 80088e4:	009b      	lsls	r3, r3, #2
 80088e6:	693a      	ldr	r2, [r7, #16]
 80088e8:	4313      	orrs	r3, r2
 80088ea:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	693a      	ldr	r2, [r7, #16]
 80088f0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	68fa      	ldr	r2, [r7, #12]
 80088f6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80088f8:	683b      	ldr	r3, [r7, #0]
 80088fa:	685a      	ldr	r2, [r3, #4]
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	697a      	ldr	r2, [r7, #20]
 8008904:	621a      	str	r2, [r3, #32]
}
 8008906:	bf00      	nop
 8008908:	371c      	adds	r7, #28
 800890a:	46bd      	mov	sp, r7
 800890c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008910:	4770      	bx	lr
 8008912:	bf00      	nop
 8008914:	40010000 	.word	0x40010000
 8008918:	40010400 	.word	0x40010400

0800891c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800891c:	b480      	push	{r7}
 800891e:	b087      	sub	sp, #28
 8008920:	af00      	add	r7, sp, #0
 8008922:	6078      	str	r0, [r7, #4]
 8008924:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	6a1b      	ldr	r3, [r3, #32]
 800892a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	6a1b      	ldr	r3, [r3, #32]
 8008936:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	685b      	ldr	r3, [r3, #4]
 800893c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	69db      	ldr	r3, [r3, #28]
 8008942:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800894a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	f023 0303 	bic.w	r3, r3, #3
 8008952:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008954:	683b      	ldr	r3, [r7, #0]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	68fa      	ldr	r2, [r7, #12]
 800895a:	4313      	orrs	r3, r2
 800895c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800895e:	697b      	ldr	r3, [r7, #20]
 8008960:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008964:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008966:	683b      	ldr	r3, [r7, #0]
 8008968:	689b      	ldr	r3, [r3, #8]
 800896a:	021b      	lsls	r3, r3, #8
 800896c:	697a      	ldr	r2, [r7, #20]
 800896e:	4313      	orrs	r3, r2
 8008970:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	4a21      	ldr	r2, [pc, #132]	; (80089fc <TIM_OC3_SetConfig+0xe0>)
 8008976:	4293      	cmp	r3, r2
 8008978:	d003      	beq.n	8008982 <TIM_OC3_SetConfig+0x66>
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	4a20      	ldr	r2, [pc, #128]	; (8008a00 <TIM_OC3_SetConfig+0xe4>)
 800897e:	4293      	cmp	r3, r2
 8008980:	d10d      	bne.n	800899e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008982:	697b      	ldr	r3, [r7, #20]
 8008984:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008988:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800898a:	683b      	ldr	r3, [r7, #0]
 800898c:	68db      	ldr	r3, [r3, #12]
 800898e:	021b      	lsls	r3, r3, #8
 8008990:	697a      	ldr	r2, [r7, #20]
 8008992:	4313      	orrs	r3, r2
 8008994:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008996:	697b      	ldr	r3, [r7, #20]
 8008998:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800899c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	4a16      	ldr	r2, [pc, #88]	; (80089fc <TIM_OC3_SetConfig+0xe0>)
 80089a2:	4293      	cmp	r3, r2
 80089a4:	d003      	beq.n	80089ae <TIM_OC3_SetConfig+0x92>
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	4a15      	ldr	r2, [pc, #84]	; (8008a00 <TIM_OC3_SetConfig+0xe4>)
 80089aa:	4293      	cmp	r3, r2
 80089ac:	d113      	bne.n	80089d6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80089ae:	693b      	ldr	r3, [r7, #16]
 80089b0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80089b4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80089b6:	693b      	ldr	r3, [r7, #16]
 80089b8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80089bc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80089be:	683b      	ldr	r3, [r7, #0]
 80089c0:	695b      	ldr	r3, [r3, #20]
 80089c2:	011b      	lsls	r3, r3, #4
 80089c4:	693a      	ldr	r2, [r7, #16]
 80089c6:	4313      	orrs	r3, r2
 80089c8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80089ca:	683b      	ldr	r3, [r7, #0]
 80089cc:	699b      	ldr	r3, [r3, #24]
 80089ce:	011b      	lsls	r3, r3, #4
 80089d0:	693a      	ldr	r2, [r7, #16]
 80089d2:	4313      	orrs	r3, r2
 80089d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	693a      	ldr	r2, [r7, #16]
 80089da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	68fa      	ldr	r2, [r7, #12]
 80089e0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80089e2:	683b      	ldr	r3, [r7, #0]
 80089e4:	685a      	ldr	r2, [r3, #4]
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	697a      	ldr	r2, [r7, #20]
 80089ee:	621a      	str	r2, [r3, #32]
}
 80089f0:	bf00      	nop
 80089f2:	371c      	adds	r7, #28
 80089f4:	46bd      	mov	sp, r7
 80089f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089fa:	4770      	bx	lr
 80089fc:	40010000 	.word	0x40010000
 8008a00:	40010400 	.word	0x40010400

08008a04 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008a04:	b480      	push	{r7}
 8008a06:	b087      	sub	sp, #28
 8008a08:	af00      	add	r7, sp, #0
 8008a0a:	6078      	str	r0, [r7, #4]
 8008a0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	6a1b      	ldr	r3, [r3, #32]
 8008a12:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	6a1b      	ldr	r3, [r3, #32]
 8008a1e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	685b      	ldr	r3, [r3, #4]
 8008a24:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	69db      	ldr	r3, [r3, #28]
 8008a2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008a32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008a3a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008a3c:	683b      	ldr	r3, [r7, #0]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	021b      	lsls	r3, r3, #8
 8008a42:	68fa      	ldr	r2, [r7, #12]
 8008a44:	4313      	orrs	r3, r2
 8008a46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008a48:	693b      	ldr	r3, [r7, #16]
 8008a4a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008a4e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008a50:	683b      	ldr	r3, [r7, #0]
 8008a52:	689b      	ldr	r3, [r3, #8]
 8008a54:	031b      	lsls	r3, r3, #12
 8008a56:	693a      	ldr	r2, [r7, #16]
 8008a58:	4313      	orrs	r3, r2
 8008a5a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	4a12      	ldr	r2, [pc, #72]	; (8008aa8 <TIM_OC4_SetConfig+0xa4>)
 8008a60:	4293      	cmp	r3, r2
 8008a62:	d003      	beq.n	8008a6c <TIM_OC4_SetConfig+0x68>
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	4a11      	ldr	r2, [pc, #68]	; (8008aac <TIM_OC4_SetConfig+0xa8>)
 8008a68:	4293      	cmp	r3, r2
 8008a6a:	d109      	bne.n	8008a80 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008a6c:	697b      	ldr	r3, [r7, #20]
 8008a6e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008a72:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008a74:	683b      	ldr	r3, [r7, #0]
 8008a76:	695b      	ldr	r3, [r3, #20]
 8008a78:	019b      	lsls	r3, r3, #6
 8008a7a:	697a      	ldr	r2, [r7, #20]
 8008a7c:	4313      	orrs	r3, r2
 8008a7e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	697a      	ldr	r2, [r7, #20]
 8008a84:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	68fa      	ldr	r2, [r7, #12]
 8008a8a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008a8c:	683b      	ldr	r3, [r7, #0]
 8008a8e:	685a      	ldr	r2, [r3, #4]
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	693a      	ldr	r2, [r7, #16]
 8008a98:	621a      	str	r2, [r3, #32]
}
 8008a9a:	bf00      	nop
 8008a9c:	371c      	adds	r7, #28
 8008a9e:	46bd      	mov	sp, r7
 8008aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aa4:	4770      	bx	lr
 8008aa6:	bf00      	nop
 8008aa8:	40010000 	.word	0x40010000
 8008aac:	40010400 	.word	0x40010400

08008ab0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008ab0:	b480      	push	{r7}
 8008ab2:	b087      	sub	sp, #28
 8008ab4:	af00      	add	r7, sp, #0
 8008ab6:	60f8      	str	r0, [r7, #12]
 8008ab8:	60b9      	str	r1, [r7, #8]
 8008aba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	6a1b      	ldr	r3, [r3, #32]
 8008ac0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	6a1b      	ldr	r3, [r3, #32]
 8008ac6:	f023 0201 	bic.w	r2, r3, #1
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	699b      	ldr	r3, [r3, #24]
 8008ad2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008ad4:	693b      	ldr	r3, [r7, #16]
 8008ad6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008ada:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	011b      	lsls	r3, r3, #4
 8008ae0:	693a      	ldr	r2, [r7, #16]
 8008ae2:	4313      	orrs	r3, r2
 8008ae4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008ae6:	697b      	ldr	r3, [r7, #20]
 8008ae8:	f023 030a 	bic.w	r3, r3, #10
 8008aec:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008aee:	697a      	ldr	r2, [r7, #20]
 8008af0:	68bb      	ldr	r3, [r7, #8]
 8008af2:	4313      	orrs	r3, r2
 8008af4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	693a      	ldr	r2, [r7, #16]
 8008afa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	697a      	ldr	r2, [r7, #20]
 8008b00:	621a      	str	r2, [r3, #32]
}
 8008b02:	bf00      	nop
 8008b04:	371c      	adds	r7, #28
 8008b06:	46bd      	mov	sp, r7
 8008b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b0c:	4770      	bx	lr

08008b0e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008b0e:	b480      	push	{r7}
 8008b10:	b087      	sub	sp, #28
 8008b12:	af00      	add	r7, sp, #0
 8008b14:	60f8      	str	r0, [r7, #12]
 8008b16:	60b9      	str	r1, [r7, #8]
 8008b18:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	6a1b      	ldr	r3, [r3, #32]
 8008b1e:	f023 0210 	bic.w	r2, r3, #16
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	699b      	ldr	r3, [r3, #24]
 8008b2a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	6a1b      	ldr	r3, [r3, #32]
 8008b30:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008b32:	697b      	ldr	r3, [r7, #20]
 8008b34:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008b38:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	031b      	lsls	r3, r3, #12
 8008b3e:	697a      	ldr	r2, [r7, #20]
 8008b40:	4313      	orrs	r3, r2
 8008b42:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008b44:	693b      	ldr	r3, [r7, #16]
 8008b46:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008b4a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008b4c:	68bb      	ldr	r3, [r7, #8]
 8008b4e:	011b      	lsls	r3, r3, #4
 8008b50:	693a      	ldr	r2, [r7, #16]
 8008b52:	4313      	orrs	r3, r2
 8008b54:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	697a      	ldr	r2, [r7, #20]
 8008b5a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	693a      	ldr	r2, [r7, #16]
 8008b60:	621a      	str	r2, [r3, #32]
}
 8008b62:	bf00      	nop
 8008b64:	371c      	adds	r7, #28
 8008b66:	46bd      	mov	sp, r7
 8008b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b6c:	4770      	bx	lr

08008b6e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008b6e:	b480      	push	{r7}
 8008b70:	b085      	sub	sp, #20
 8008b72:	af00      	add	r7, sp, #0
 8008b74:	6078      	str	r0, [r7, #4]
 8008b76:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	689b      	ldr	r3, [r3, #8]
 8008b7c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008b84:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008b86:	683a      	ldr	r2, [r7, #0]
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	4313      	orrs	r3, r2
 8008b8c:	f043 0307 	orr.w	r3, r3, #7
 8008b90:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	68fa      	ldr	r2, [r7, #12]
 8008b96:	609a      	str	r2, [r3, #8]
}
 8008b98:	bf00      	nop
 8008b9a:	3714      	adds	r7, #20
 8008b9c:	46bd      	mov	sp, r7
 8008b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ba2:	4770      	bx	lr

08008ba4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008ba4:	b480      	push	{r7}
 8008ba6:	b087      	sub	sp, #28
 8008ba8:	af00      	add	r7, sp, #0
 8008baa:	60f8      	str	r0, [r7, #12]
 8008bac:	60b9      	str	r1, [r7, #8]
 8008bae:	607a      	str	r2, [r7, #4]
 8008bb0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	689b      	ldr	r3, [r3, #8]
 8008bb6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008bb8:	697b      	ldr	r3, [r7, #20]
 8008bba:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008bbe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008bc0:	683b      	ldr	r3, [r7, #0]
 8008bc2:	021a      	lsls	r2, r3, #8
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	431a      	orrs	r2, r3
 8008bc8:	68bb      	ldr	r3, [r7, #8]
 8008bca:	4313      	orrs	r3, r2
 8008bcc:	697a      	ldr	r2, [r7, #20]
 8008bce:	4313      	orrs	r3, r2
 8008bd0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	697a      	ldr	r2, [r7, #20]
 8008bd6:	609a      	str	r2, [r3, #8]
}
 8008bd8:	bf00      	nop
 8008bda:	371c      	adds	r7, #28
 8008bdc:	46bd      	mov	sp, r7
 8008bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008be2:	4770      	bx	lr

08008be4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008be4:	b480      	push	{r7}
 8008be6:	b087      	sub	sp, #28
 8008be8:	af00      	add	r7, sp, #0
 8008bea:	60f8      	str	r0, [r7, #12]
 8008bec:	60b9      	str	r1, [r7, #8]
 8008bee:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008bf0:	68bb      	ldr	r3, [r7, #8]
 8008bf2:	f003 031f 	and.w	r3, r3, #31
 8008bf6:	2201      	movs	r2, #1
 8008bf8:	fa02 f303 	lsl.w	r3, r2, r3
 8008bfc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	6a1a      	ldr	r2, [r3, #32]
 8008c02:	697b      	ldr	r3, [r7, #20]
 8008c04:	43db      	mvns	r3, r3
 8008c06:	401a      	ands	r2, r3
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	6a1a      	ldr	r2, [r3, #32]
 8008c10:	68bb      	ldr	r3, [r7, #8]
 8008c12:	f003 031f 	and.w	r3, r3, #31
 8008c16:	6879      	ldr	r1, [r7, #4]
 8008c18:	fa01 f303 	lsl.w	r3, r1, r3
 8008c1c:	431a      	orrs	r2, r3
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	621a      	str	r2, [r3, #32]
}
 8008c22:	bf00      	nop
 8008c24:	371c      	adds	r7, #28
 8008c26:	46bd      	mov	sp, r7
 8008c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c2c:	4770      	bx	lr
	...

08008c30 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008c30:	b480      	push	{r7}
 8008c32:	b085      	sub	sp, #20
 8008c34:	af00      	add	r7, sp, #0
 8008c36:	6078      	str	r0, [r7, #4]
 8008c38:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008c40:	2b01      	cmp	r3, #1
 8008c42:	d101      	bne.n	8008c48 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008c44:	2302      	movs	r3, #2
 8008c46:	e05a      	b.n	8008cfe <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	2201      	movs	r2, #1
 8008c4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	2202      	movs	r2, #2
 8008c54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	685b      	ldr	r3, [r3, #4]
 8008c5e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	689b      	ldr	r3, [r3, #8]
 8008c66:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008c6e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008c70:	683b      	ldr	r3, [r7, #0]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	68fa      	ldr	r2, [r7, #12]
 8008c76:	4313      	orrs	r3, r2
 8008c78:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	68fa      	ldr	r2, [r7, #12]
 8008c80:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	4a21      	ldr	r2, [pc, #132]	; (8008d0c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008c88:	4293      	cmp	r3, r2
 8008c8a:	d022      	beq.n	8008cd2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008c94:	d01d      	beq.n	8008cd2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	4a1d      	ldr	r2, [pc, #116]	; (8008d10 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008c9c:	4293      	cmp	r3, r2
 8008c9e:	d018      	beq.n	8008cd2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	4a1b      	ldr	r2, [pc, #108]	; (8008d14 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008ca6:	4293      	cmp	r3, r2
 8008ca8:	d013      	beq.n	8008cd2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	4a1a      	ldr	r2, [pc, #104]	; (8008d18 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008cb0:	4293      	cmp	r3, r2
 8008cb2:	d00e      	beq.n	8008cd2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	4a18      	ldr	r2, [pc, #96]	; (8008d1c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008cba:	4293      	cmp	r3, r2
 8008cbc:	d009      	beq.n	8008cd2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	4a17      	ldr	r2, [pc, #92]	; (8008d20 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008cc4:	4293      	cmp	r3, r2
 8008cc6:	d004      	beq.n	8008cd2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	4a15      	ldr	r2, [pc, #84]	; (8008d24 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008cce:	4293      	cmp	r3, r2
 8008cd0:	d10c      	bne.n	8008cec <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008cd2:	68bb      	ldr	r3, [r7, #8]
 8008cd4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008cd8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008cda:	683b      	ldr	r3, [r7, #0]
 8008cdc:	685b      	ldr	r3, [r3, #4]
 8008cde:	68ba      	ldr	r2, [r7, #8]
 8008ce0:	4313      	orrs	r3, r2
 8008ce2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	68ba      	ldr	r2, [r7, #8]
 8008cea:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	2201      	movs	r2, #1
 8008cf0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	2200      	movs	r2, #0
 8008cf8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008cfc:	2300      	movs	r3, #0
}
 8008cfe:	4618      	mov	r0, r3
 8008d00:	3714      	adds	r7, #20
 8008d02:	46bd      	mov	sp, r7
 8008d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d08:	4770      	bx	lr
 8008d0a:	bf00      	nop
 8008d0c:	40010000 	.word	0x40010000
 8008d10:	40000400 	.word	0x40000400
 8008d14:	40000800 	.word	0x40000800
 8008d18:	40000c00 	.word	0x40000c00
 8008d1c:	40010400 	.word	0x40010400
 8008d20:	40014000 	.word	0x40014000
 8008d24:	40001800 	.word	0x40001800

08008d28 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008d28:	b480      	push	{r7}
 8008d2a:	b085      	sub	sp, #20
 8008d2c:	af00      	add	r7, sp, #0
 8008d2e:	6078      	str	r0, [r7, #4]
 8008d30:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8008d32:	2300      	movs	r3, #0
 8008d34:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008d3c:	2b01      	cmp	r3, #1
 8008d3e:	d101      	bne.n	8008d44 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008d40:	2302      	movs	r3, #2
 8008d42:	e03d      	b.n	8008dc0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	2201      	movs	r2, #1
 8008d48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8008d52:	683b      	ldr	r3, [r7, #0]
 8008d54:	68db      	ldr	r3, [r3, #12]
 8008d56:	4313      	orrs	r3, r2
 8008d58:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008d60:	683b      	ldr	r3, [r7, #0]
 8008d62:	689b      	ldr	r3, [r3, #8]
 8008d64:	4313      	orrs	r3, r2
 8008d66:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8008d6e:	683b      	ldr	r3, [r7, #0]
 8008d70:	685b      	ldr	r3, [r3, #4]
 8008d72:	4313      	orrs	r3, r2
 8008d74:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8008d7c:	683b      	ldr	r3, [r7, #0]
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	4313      	orrs	r3, r2
 8008d82:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008d8a:	683b      	ldr	r3, [r7, #0]
 8008d8c:	691b      	ldr	r3, [r3, #16]
 8008d8e:	4313      	orrs	r3, r2
 8008d90:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8008d98:	683b      	ldr	r3, [r7, #0]
 8008d9a:	695b      	ldr	r3, [r3, #20]
 8008d9c:	4313      	orrs	r3, r2
 8008d9e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8008da6:	683b      	ldr	r3, [r7, #0]
 8008da8:	69db      	ldr	r3, [r3, #28]
 8008daa:	4313      	orrs	r3, r2
 8008dac:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	68fa      	ldr	r2, [r7, #12]
 8008db4:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	2200      	movs	r2, #0
 8008dba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008dbe:	2300      	movs	r3, #0
}
 8008dc0:	4618      	mov	r0, r3
 8008dc2:	3714      	adds	r7, #20
 8008dc4:	46bd      	mov	sp, r7
 8008dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dca:	4770      	bx	lr

08008dcc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008dcc:	b480      	push	{r7}
 8008dce:	b083      	sub	sp, #12
 8008dd0:	af00      	add	r7, sp, #0
 8008dd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008dd4:	bf00      	nop
 8008dd6:	370c      	adds	r7, #12
 8008dd8:	46bd      	mov	sp, r7
 8008dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dde:	4770      	bx	lr

08008de0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008de0:	b480      	push	{r7}
 8008de2:	b083      	sub	sp, #12
 8008de4:	af00      	add	r7, sp, #0
 8008de6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008de8:	bf00      	nop
 8008dea:	370c      	adds	r7, #12
 8008dec:	46bd      	mov	sp, r7
 8008dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008df2:	4770      	bx	lr

08008df4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008df4:	b580      	push	{r7, lr}
 8008df6:	b082      	sub	sp, #8
 8008df8:	af00      	add	r7, sp, #0
 8008dfa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d101      	bne.n	8008e06 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008e02:	2301      	movs	r3, #1
 8008e04:	e03f      	b.n	8008e86 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008e0c:	b2db      	uxtb	r3, r3
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d106      	bne.n	8008e20 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	2200      	movs	r2, #0
 8008e16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008e1a:	6878      	ldr	r0, [r7, #4]
 8008e1c:	f7fc fdbc 	bl	8005998 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	2224      	movs	r2, #36	; 0x24
 8008e24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	68da      	ldr	r2, [r3, #12]
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008e36:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008e38:	6878      	ldr	r0, [r7, #4]
 8008e3a:	f000 ff71 	bl	8009d20 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	691a      	ldr	r2, [r3, #16]
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008e4c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	695a      	ldr	r2, [r3, #20]
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008e5c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	68da      	ldr	r2, [r3, #12]
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008e6c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	2200      	movs	r2, #0
 8008e72:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	2220      	movs	r2, #32
 8008e78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	2220      	movs	r2, #32
 8008e80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8008e84:	2300      	movs	r3, #0
}
 8008e86:	4618      	mov	r0, r3
 8008e88:	3708      	adds	r7, #8
 8008e8a:	46bd      	mov	sp, r7
 8008e8c:	bd80      	pop	{r7, pc}

08008e8e <HAL_UART_DeInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8008e8e:	b580      	push	{r7, lr}
 8008e90:	b082      	sub	sp, #8
 8008e92:	af00      	add	r7, sp, #0
 8008e94:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d101      	bne.n	8008ea0 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8008e9c:	2301      	movs	r3, #1
 8008e9e:	e021      	b.n	8008ee4 <HAL_UART_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	2224      	movs	r2, #36	; 0x24
 8008ea4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	68da      	ldr	r2, [r3, #12]
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008eb6:	60da      	str	r2, [r3, #12]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8008eb8:	6878      	ldr	r0, [r7, #4]
 8008eba:	f7fc fe25 	bl	8005b08 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	2200      	movs	r2, #0
 8008ec2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_RESET;
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	2200      	movs	r2, #0
 8008ec8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_RESET;
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	2200      	movs	r2, #0
 8008ed0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	2200      	movs	r2, #0
 8008ed8:	631a      	str	r2, [r3, #48]	; 0x30

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	2200      	movs	r2, #0
 8008ede:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008ee2:	2300      	movs	r3, #0
}
 8008ee4:	4618      	mov	r0, r3
 8008ee6:	3708      	adds	r7, #8
 8008ee8:	46bd      	mov	sp, r7
 8008eea:	bd80      	pop	{r7, pc}

08008eec <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8008eec:	b580      	push	{r7, lr}
 8008eee:	b08c      	sub	sp, #48	; 0x30
 8008ef0:	af00      	add	r7, sp, #0
 8008ef2:	60f8      	str	r0, [r7, #12]
 8008ef4:	60b9      	str	r1, [r7, #8]
 8008ef6:	4613      	mov	r3, r2
 8008ef8:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008f00:	b2db      	uxtb	r3, r3
 8008f02:	2b20      	cmp	r3, #32
 8008f04:	d165      	bne.n	8008fd2 <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 8008f06:	68bb      	ldr	r3, [r7, #8]
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d002      	beq.n	8008f12 <HAL_UART_Transmit_DMA+0x26>
 8008f0c:	88fb      	ldrh	r3, [r7, #6]
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d101      	bne.n	8008f16 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8008f12:	2301      	movs	r3, #1
 8008f14:	e05e      	b.n	8008fd4 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008f1c:	2b01      	cmp	r3, #1
 8008f1e:	d101      	bne.n	8008f24 <HAL_UART_Transmit_DMA+0x38>
 8008f20:	2302      	movs	r3, #2
 8008f22:	e057      	b.n	8008fd4 <HAL_UART_Transmit_DMA+0xe8>
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	2201      	movs	r2, #1
 8008f28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8008f2c:	68ba      	ldr	r2, [r7, #8]
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	88fa      	ldrh	r2, [r7, #6]
 8008f36:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	88fa      	ldrh	r2, [r7, #6]
 8008f3c:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	2200      	movs	r2, #0
 8008f42:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	2221      	movs	r2, #33	; 0x21
 8008f48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008f50:	4a22      	ldr	r2, [pc, #136]	; (8008fdc <HAL_UART_Transmit_DMA+0xf0>)
 8008f52:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008f58:	4a21      	ldr	r2, [pc, #132]	; (8008fe0 <HAL_UART_Transmit_DMA+0xf4>)
 8008f5a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008f60:	4a20      	ldr	r2, [pc, #128]	; (8008fe4 <HAL_UART_Transmit_DMA+0xf8>)
 8008f62:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008f68:	2200      	movs	r2, #0
 8008f6a:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8008f6c:	f107 0308 	add.w	r3, r7, #8
 8008f70:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8008f76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f78:	6819      	ldr	r1, [r3, #0]
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	3304      	adds	r3, #4
 8008f80:	461a      	mov	r2, r3
 8008f82:	88fb      	ldrh	r3, [r7, #6]
 8008f84:	f7fd f988 	bl	8006298 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008f90:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	2200      	movs	r2, #0
 8008f96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	3314      	adds	r3, #20
 8008fa0:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fa2:	69bb      	ldr	r3, [r7, #24]
 8008fa4:	e853 3f00 	ldrex	r3, [r3]
 8008fa8:	617b      	str	r3, [r7, #20]
   return(result);
 8008faa:	697b      	ldr	r3, [r7, #20]
 8008fac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008fb0:	62bb      	str	r3, [r7, #40]	; 0x28
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	3314      	adds	r3, #20
 8008fb8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008fba:	627a      	str	r2, [r7, #36]	; 0x24
 8008fbc:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fbe:	6a39      	ldr	r1, [r7, #32]
 8008fc0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008fc2:	e841 2300 	strex	r3, r2, [r1]
 8008fc6:	61fb      	str	r3, [r7, #28]
   return(result);
 8008fc8:	69fb      	ldr	r3, [r7, #28]
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d1e5      	bne.n	8008f9a <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 8008fce:	2300      	movs	r3, #0
 8008fd0:	e000      	b.n	8008fd4 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 8008fd2:	2302      	movs	r3, #2
  }
}
 8008fd4:	4618      	mov	r0, r3
 8008fd6:	3730      	adds	r7, #48	; 0x30
 8008fd8:	46bd      	mov	sp, r7
 8008fda:	bd80      	pop	{r7, pc}
 8008fdc:	080095b9 	.word	0x080095b9
 8008fe0:	08009653 	.word	0x08009653
 8008fe4:	080097cb 	.word	0x080097cb

08008fe8 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008fe8:	b580      	push	{r7, lr}
 8008fea:	b084      	sub	sp, #16
 8008fec:	af00      	add	r7, sp, #0
 8008fee:	60f8      	str	r0, [r7, #12]
 8008ff0:	60b9      	str	r1, [r7, #8]
 8008ff2:	4613      	mov	r3, r2
 8008ff4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008ffc:	b2db      	uxtb	r3, r3
 8008ffe:	2b20      	cmp	r3, #32
 8009000:	d11d      	bne.n	800903e <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8009002:	68bb      	ldr	r3, [r7, #8]
 8009004:	2b00      	cmp	r3, #0
 8009006:	d002      	beq.n	800900e <HAL_UART_Receive_DMA+0x26>
 8009008:	88fb      	ldrh	r3, [r7, #6]
 800900a:	2b00      	cmp	r3, #0
 800900c:	d101      	bne.n	8009012 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800900e:	2301      	movs	r3, #1
 8009010:	e016      	b.n	8009040 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009018:	2b01      	cmp	r3, #1
 800901a:	d101      	bne.n	8009020 <HAL_UART_Receive_DMA+0x38>
 800901c:	2302      	movs	r3, #2
 800901e:	e00f      	b.n	8009040 <HAL_UART_Receive_DMA+0x58>
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	2201      	movs	r2, #1
 8009024:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	2200      	movs	r2, #0
 800902c:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800902e:	88fb      	ldrh	r3, [r7, #6]
 8009030:	461a      	mov	r2, r3
 8009032:	68b9      	ldr	r1, [r7, #8]
 8009034:	68f8      	ldr	r0, [r7, #12]
 8009036:	f000 fc13 	bl	8009860 <UART_Start_Receive_DMA>
 800903a:	4603      	mov	r3, r0
 800903c:	e000      	b.n	8009040 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 800903e:	2302      	movs	r3, #2
  }
}
 8009040:	4618      	mov	r0, r3
 8009042:	3710      	adds	r7, #16
 8009044:	46bd      	mov	sp, r7
 8009046:	bd80      	pop	{r7, pc}

08009048 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009048:	b580      	push	{r7, lr}
 800904a:	b0ba      	sub	sp, #232	; 0xe8
 800904c:	af00      	add	r7, sp, #0
 800904e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	68db      	ldr	r3, [r3, #12]
 8009060:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	695b      	ldr	r3, [r3, #20]
 800906a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800906e:	2300      	movs	r3, #0
 8009070:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8009074:	2300      	movs	r3, #0
 8009076:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800907a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800907e:	f003 030f 	and.w	r3, r3, #15
 8009082:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8009086:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800908a:	2b00      	cmp	r3, #0
 800908c:	d10f      	bne.n	80090ae <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800908e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009092:	f003 0320 	and.w	r3, r3, #32
 8009096:	2b00      	cmp	r3, #0
 8009098:	d009      	beq.n	80090ae <HAL_UART_IRQHandler+0x66>
 800909a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800909e:	f003 0320 	and.w	r3, r3, #32
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d003      	beq.n	80090ae <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80090a6:	6878      	ldr	r0, [r7, #4]
 80090a8:	f000 fd7f 	bl	8009baa <UART_Receive_IT>
      return;
 80090ac:	e256      	b.n	800955c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80090ae:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	f000 80de 	beq.w	8009274 <HAL_UART_IRQHandler+0x22c>
 80090b8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80090bc:	f003 0301 	and.w	r3, r3, #1
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	d106      	bne.n	80090d2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80090c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80090c8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	f000 80d1 	beq.w	8009274 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80090d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80090d6:	f003 0301 	and.w	r3, r3, #1
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d00b      	beq.n	80090f6 <HAL_UART_IRQHandler+0xae>
 80090de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80090e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d005      	beq.n	80090f6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80090ee:	f043 0201 	orr.w	r2, r3, #1
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80090f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80090fa:	f003 0304 	and.w	r3, r3, #4
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d00b      	beq.n	800911a <HAL_UART_IRQHandler+0xd2>
 8009102:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009106:	f003 0301 	and.w	r3, r3, #1
 800910a:	2b00      	cmp	r3, #0
 800910c:	d005      	beq.n	800911a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009112:	f043 0202 	orr.w	r2, r3, #2
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800911a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800911e:	f003 0302 	and.w	r3, r3, #2
 8009122:	2b00      	cmp	r3, #0
 8009124:	d00b      	beq.n	800913e <HAL_UART_IRQHandler+0xf6>
 8009126:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800912a:	f003 0301 	and.w	r3, r3, #1
 800912e:	2b00      	cmp	r3, #0
 8009130:	d005      	beq.n	800913e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009136:	f043 0204 	orr.w	r2, r3, #4
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800913e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009142:	f003 0308 	and.w	r3, r3, #8
 8009146:	2b00      	cmp	r3, #0
 8009148:	d011      	beq.n	800916e <HAL_UART_IRQHandler+0x126>
 800914a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800914e:	f003 0320 	and.w	r3, r3, #32
 8009152:	2b00      	cmp	r3, #0
 8009154:	d105      	bne.n	8009162 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8009156:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800915a:	f003 0301 	and.w	r3, r3, #1
 800915e:	2b00      	cmp	r3, #0
 8009160:	d005      	beq.n	800916e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009166:	f043 0208 	orr.w	r2, r3, #8
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009172:	2b00      	cmp	r3, #0
 8009174:	f000 81ed 	beq.w	8009552 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009178:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800917c:	f003 0320 	and.w	r3, r3, #32
 8009180:	2b00      	cmp	r3, #0
 8009182:	d008      	beq.n	8009196 <HAL_UART_IRQHandler+0x14e>
 8009184:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009188:	f003 0320 	and.w	r3, r3, #32
 800918c:	2b00      	cmp	r3, #0
 800918e:	d002      	beq.n	8009196 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8009190:	6878      	ldr	r0, [r7, #4]
 8009192:	f000 fd0a 	bl	8009baa <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	695b      	ldr	r3, [r3, #20]
 800919c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80091a0:	2b40      	cmp	r3, #64	; 0x40
 80091a2:	bf0c      	ite	eq
 80091a4:	2301      	moveq	r3, #1
 80091a6:	2300      	movne	r3, #0
 80091a8:	b2db      	uxtb	r3, r3
 80091aa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091b2:	f003 0308 	and.w	r3, r3, #8
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	d103      	bne.n	80091c2 <HAL_UART_IRQHandler+0x17a>
 80091ba:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80091be:	2b00      	cmp	r3, #0
 80091c0:	d04f      	beq.n	8009262 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80091c2:	6878      	ldr	r0, [r7, #4]
 80091c4:	f000 fc12 	bl	80099ec <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	695b      	ldr	r3, [r3, #20]
 80091ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80091d2:	2b40      	cmp	r3, #64	; 0x40
 80091d4:	d141      	bne.n	800925a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	3314      	adds	r3, #20
 80091dc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091e0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80091e4:	e853 3f00 	ldrex	r3, [r3]
 80091e8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80091ec:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80091f0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80091f4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	3314      	adds	r3, #20
 80091fe:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8009202:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8009206:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800920a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800920e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8009212:	e841 2300 	strex	r3, r2, [r1]
 8009216:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800921a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800921e:	2b00      	cmp	r3, #0
 8009220:	d1d9      	bne.n	80091d6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009226:	2b00      	cmp	r3, #0
 8009228:	d013      	beq.n	8009252 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800922e:	4a7d      	ldr	r2, [pc, #500]	; (8009424 <HAL_UART_IRQHandler+0x3dc>)
 8009230:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009236:	4618      	mov	r0, r3
 8009238:	f7fd f8f6 	bl	8006428 <HAL_DMA_Abort_IT>
 800923c:	4603      	mov	r3, r0
 800923e:	2b00      	cmp	r3, #0
 8009240:	d016      	beq.n	8009270 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009246:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009248:	687a      	ldr	r2, [r7, #4]
 800924a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800924c:	4610      	mov	r0, r2
 800924e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009250:	e00e      	b.n	8009270 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009252:	6878      	ldr	r0, [r7, #4]
 8009254:	f7fa fbfe 	bl	8003a54 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009258:	e00a      	b.n	8009270 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800925a:	6878      	ldr	r0, [r7, #4]
 800925c:	f7fa fbfa 	bl	8003a54 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009260:	e006      	b.n	8009270 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009262:	6878      	ldr	r0, [r7, #4]
 8009264:	f7fa fbf6 	bl	8003a54 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	2200      	movs	r2, #0
 800926c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800926e:	e170      	b.n	8009552 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009270:	bf00      	nop
    return;
 8009272:	e16e      	b.n	8009552 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009278:	2b01      	cmp	r3, #1
 800927a:	f040 814a 	bne.w	8009512 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800927e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009282:	f003 0310 	and.w	r3, r3, #16
 8009286:	2b00      	cmp	r3, #0
 8009288:	f000 8143 	beq.w	8009512 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800928c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009290:	f003 0310 	and.w	r3, r3, #16
 8009294:	2b00      	cmp	r3, #0
 8009296:	f000 813c 	beq.w	8009512 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800929a:	2300      	movs	r3, #0
 800929c:	60bb      	str	r3, [r7, #8]
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	60bb      	str	r3, [r7, #8]
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	685b      	ldr	r3, [r3, #4]
 80092ac:	60bb      	str	r3, [r7, #8]
 80092ae:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	695b      	ldr	r3, [r3, #20]
 80092b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80092ba:	2b40      	cmp	r3, #64	; 0x40
 80092bc:	f040 80b4 	bne.w	8009428 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	685b      	ldr	r3, [r3, #4]
 80092c8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80092cc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	f000 8140 	beq.w	8009556 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80092da:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80092de:	429a      	cmp	r2, r3
 80092e0:	f080 8139 	bcs.w	8009556 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80092ea:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80092f0:	69db      	ldr	r3, [r3, #28]
 80092f2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80092f6:	f000 8088 	beq.w	800940a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	330c      	adds	r3, #12
 8009300:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009304:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009308:	e853 3f00 	ldrex	r3, [r3]
 800930c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8009310:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009314:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009318:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	330c      	adds	r3, #12
 8009322:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8009326:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800932a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800932e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8009332:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8009336:	e841 2300 	strex	r3, r2, [r1]
 800933a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800933e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009342:	2b00      	cmp	r3, #0
 8009344:	d1d9      	bne.n	80092fa <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	3314      	adds	r3, #20
 800934c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800934e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009350:	e853 3f00 	ldrex	r3, [r3]
 8009354:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8009356:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009358:	f023 0301 	bic.w	r3, r3, #1
 800935c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	3314      	adds	r3, #20
 8009366:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800936a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800936e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009370:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8009372:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009376:	e841 2300 	strex	r3, r2, [r1]
 800937a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800937c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800937e:	2b00      	cmp	r3, #0
 8009380:	d1e1      	bne.n	8009346 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	3314      	adds	r3, #20
 8009388:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800938a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800938c:	e853 3f00 	ldrex	r3, [r3]
 8009390:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8009392:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009394:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009398:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	3314      	adds	r3, #20
 80093a2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80093a6:	66fa      	str	r2, [r7, #108]	; 0x6c
 80093a8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093aa:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80093ac:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80093ae:	e841 2300 	strex	r3, r2, [r1]
 80093b2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80093b4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d1e3      	bne.n	8009382 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	2220      	movs	r2, #32
 80093be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	2200      	movs	r2, #0
 80093c6:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	330c      	adds	r3, #12
 80093ce:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80093d2:	e853 3f00 	ldrex	r3, [r3]
 80093d6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80093d8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80093da:	f023 0310 	bic.w	r3, r3, #16
 80093de:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	330c      	adds	r3, #12
 80093e8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80093ec:	65ba      	str	r2, [r7, #88]	; 0x58
 80093ee:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093f0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80093f2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80093f4:	e841 2300 	strex	r3, r2, [r1]
 80093f8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80093fa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d1e3      	bne.n	80093c8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009404:	4618      	mov	r0, r3
 8009406:	f7fc ff9f 	bl	8006348 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009412:	b29b      	uxth	r3, r3
 8009414:	1ad3      	subs	r3, r2, r3
 8009416:	b29b      	uxth	r3, r3
 8009418:	4619      	mov	r1, r3
 800941a:	6878      	ldr	r0, [r7, #4]
 800941c:	f000 f8c0 	bl	80095a0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009420:	e099      	b.n	8009556 <HAL_UART_IRQHandler+0x50e>
 8009422:	bf00      	nop
 8009424:	08009ab3 	.word	0x08009ab3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009430:	b29b      	uxth	r3, r3
 8009432:	1ad3      	subs	r3, r2, r3
 8009434:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800943c:	b29b      	uxth	r3, r3
 800943e:	2b00      	cmp	r3, #0
 8009440:	f000 808b 	beq.w	800955a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8009444:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009448:	2b00      	cmp	r3, #0
 800944a:	f000 8086 	beq.w	800955a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	330c      	adds	r3, #12
 8009454:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009456:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009458:	e853 3f00 	ldrex	r3, [r3]
 800945c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800945e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009460:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009464:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	330c      	adds	r3, #12
 800946e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8009472:	647a      	str	r2, [r7, #68]	; 0x44
 8009474:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009476:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009478:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800947a:	e841 2300 	strex	r3, r2, [r1]
 800947e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009480:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009482:	2b00      	cmp	r3, #0
 8009484:	d1e3      	bne.n	800944e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	3314      	adds	r3, #20
 800948c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800948e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009490:	e853 3f00 	ldrex	r3, [r3]
 8009494:	623b      	str	r3, [r7, #32]
   return(result);
 8009496:	6a3b      	ldr	r3, [r7, #32]
 8009498:	f023 0301 	bic.w	r3, r3, #1
 800949c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	3314      	adds	r3, #20
 80094a6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80094aa:	633a      	str	r2, [r7, #48]	; 0x30
 80094ac:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094ae:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80094b0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80094b2:	e841 2300 	strex	r3, r2, [r1]
 80094b6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80094b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	d1e3      	bne.n	8009486 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	2220      	movs	r2, #32
 80094c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	2200      	movs	r2, #0
 80094ca:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	330c      	adds	r3, #12
 80094d2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094d4:	693b      	ldr	r3, [r7, #16]
 80094d6:	e853 3f00 	ldrex	r3, [r3]
 80094da:	60fb      	str	r3, [r7, #12]
   return(result);
 80094dc:	68fb      	ldr	r3, [r7, #12]
 80094de:	f023 0310 	bic.w	r3, r3, #16
 80094e2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	330c      	adds	r3, #12
 80094ec:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80094f0:	61fa      	str	r2, [r7, #28]
 80094f2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094f4:	69b9      	ldr	r1, [r7, #24]
 80094f6:	69fa      	ldr	r2, [r7, #28]
 80094f8:	e841 2300 	strex	r3, r2, [r1]
 80094fc:	617b      	str	r3, [r7, #20]
   return(result);
 80094fe:	697b      	ldr	r3, [r7, #20]
 8009500:	2b00      	cmp	r3, #0
 8009502:	d1e3      	bne.n	80094cc <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009504:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009508:	4619      	mov	r1, r3
 800950a:	6878      	ldr	r0, [r7, #4]
 800950c:	f000 f848 	bl	80095a0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009510:	e023      	b.n	800955a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009512:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009516:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800951a:	2b00      	cmp	r3, #0
 800951c:	d009      	beq.n	8009532 <HAL_UART_IRQHandler+0x4ea>
 800951e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009522:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009526:	2b00      	cmp	r3, #0
 8009528:	d003      	beq.n	8009532 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800952a:	6878      	ldr	r0, [r7, #4]
 800952c:	f000 fad5 	bl	8009ada <UART_Transmit_IT>
    return;
 8009530:	e014      	b.n	800955c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8009532:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009536:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800953a:	2b00      	cmp	r3, #0
 800953c:	d00e      	beq.n	800955c <HAL_UART_IRQHandler+0x514>
 800953e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009542:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009546:	2b00      	cmp	r3, #0
 8009548:	d008      	beq.n	800955c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800954a:	6878      	ldr	r0, [r7, #4]
 800954c:	f000 fb15 	bl	8009b7a <UART_EndTransmit_IT>
    return;
 8009550:	e004      	b.n	800955c <HAL_UART_IRQHandler+0x514>
    return;
 8009552:	bf00      	nop
 8009554:	e002      	b.n	800955c <HAL_UART_IRQHandler+0x514>
      return;
 8009556:	bf00      	nop
 8009558:	e000      	b.n	800955c <HAL_UART_IRQHandler+0x514>
      return;
 800955a:	bf00      	nop
  }
}
 800955c:	37e8      	adds	r7, #232	; 0xe8
 800955e:	46bd      	mov	sp, r7
 8009560:	bd80      	pop	{r7, pc}
 8009562:	bf00      	nop

08009564 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009564:	b480      	push	{r7}
 8009566:	b083      	sub	sp, #12
 8009568:	af00      	add	r7, sp, #0
 800956a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800956c:	bf00      	nop
 800956e:	370c      	adds	r7, #12
 8009570:	46bd      	mov	sp, r7
 8009572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009576:	4770      	bx	lr

08009578 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8009578:	b480      	push	{r7}
 800957a:	b083      	sub	sp, #12
 800957c:	af00      	add	r7, sp, #0
 800957e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8009580:	bf00      	nop
 8009582:	370c      	adds	r7, #12
 8009584:	46bd      	mov	sp, r7
 8009586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800958a:	4770      	bx	lr

0800958c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800958c:	b480      	push	{r7}
 800958e:	b083      	sub	sp, #12
 8009590:	af00      	add	r7, sp, #0
 8009592:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8009594:	bf00      	nop
 8009596:	370c      	adds	r7, #12
 8009598:	46bd      	mov	sp, r7
 800959a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800959e:	4770      	bx	lr

080095a0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80095a0:	b480      	push	{r7}
 80095a2:	b083      	sub	sp, #12
 80095a4:	af00      	add	r7, sp, #0
 80095a6:	6078      	str	r0, [r7, #4]
 80095a8:	460b      	mov	r3, r1
 80095aa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80095ac:	bf00      	nop
 80095ae:	370c      	adds	r7, #12
 80095b0:	46bd      	mov	sp, r7
 80095b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095b6:	4770      	bx	lr

080095b8 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80095b8:	b580      	push	{r7, lr}
 80095ba:	b090      	sub	sp, #64	; 0x40
 80095bc:	af00      	add	r7, sp, #0
 80095be:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80095c4:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	d137      	bne.n	8009644 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 80095d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80095d6:	2200      	movs	r2, #0
 80095d8:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80095da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	3314      	adds	r3, #20
 80095e0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095e4:	e853 3f00 	ldrex	r3, [r3]
 80095e8:	623b      	str	r3, [r7, #32]
   return(result);
 80095ea:	6a3b      	ldr	r3, [r7, #32]
 80095ec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80095f0:	63bb      	str	r3, [r7, #56]	; 0x38
 80095f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	3314      	adds	r3, #20
 80095f8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80095fa:	633a      	str	r2, [r7, #48]	; 0x30
 80095fc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095fe:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009600:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009602:	e841 2300 	strex	r3, r2, [r1]
 8009606:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009608:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800960a:	2b00      	cmp	r3, #0
 800960c:	d1e5      	bne.n	80095da <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800960e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	330c      	adds	r3, #12
 8009614:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009616:	693b      	ldr	r3, [r7, #16]
 8009618:	e853 3f00 	ldrex	r3, [r3]
 800961c:	60fb      	str	r3, [r7, #12]
   return(result);
 800961e:	68fb      	ldr	r3, [r7, #12]
 8009620:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009624:	637b      	str	r3, [r7, #52]	; 0x34
 8009626:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	330c      	adds	r3, #12
 800962c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800962e:	61fa      	str	r2, [r7, #28]
 8009630:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009632:	69b9      	ldr	r1, [r7, #24]
 8009634:	69fa      	ldr	r2, [r7, #28]
 8009636:	e841 2300 	strex	r3, r2, [r1]
 800963a:	617b      	str	r3, [r7, #20]
   return(result);
 800963c:	697b      	ldr	r3, [r7, #20]
 800963e:	2b00      	cmp	r3, #0
 8009640:	d1e5      	bne.n	800960e <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009642:	e002      	b.n	800964a <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8009644:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8009646:	f7fa fa21 	bl	8003a8c <HAL_UART_TxCpltCallback>
}
 800964a:	bf00      	nop
 800964c:	3740      	adds	r7, #64	; 0x40
 800964e:	46bd      	mov	sp, r7
 8009650:	bd80      	pop	{r7, pc}

08009652 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009652:	b580      	push	{r7, lr}
 8009654:	b084      	sub	sp, #16
 8009656:	af00      	add	r7, sp, #0
 8009658:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800965e:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8009660:	68f8      	ldr	r0, [r7, #12]
 8009662:	f7ff ff7f 	bl	8009564 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009666:	bf00      	nop
 8009668:	3710      	adds	r7, #16
 800966a:	46bd      	mov	sp, r7
 800966c:	bd80      	pop	{r7, pc}

0800966e <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800966e:	b580      	push	{r7, lr}
 8009670:	b09c      	sub	sp, #112	; 0x70
 8009672:	af00      	add	r7, sp, #0
 8009674:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800967a:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009686:	2b00      	cmp	r3, #0
 8009688:	d172      	bne.n	8009770 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800968a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800968c:	2200      	movs	r2, #0
 800968e:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009690:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	330c      	adds	r3, #12
 8009696:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009698:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800969a:	e853 3f00 	ldrex	r3, [r3]
 800969e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80096a0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80096a2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80096a6:	66bb      	str	r3, [r7, #104]	; 0x68
 80096a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	330c      	adds	r3, #12
 80096ae:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80096b0:	65ba      	str	r2, [r7, #88]	; 0x58
 80096b2:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096b4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80096b6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80096b8:	e841 2300 	strex	r3, r2, [r1]
 80096bc:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80096be:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	d1e5      	bne.n	8009690 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80096c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	3314      	adds	r3, #20
 80096ca:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096ce:	e853 3f00 	ldrex	r3, [r3]
 80096d2:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80096d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80096d6:	f023 0301 	bic.w	r3, r3, #1
 80096da:	667b      	str	r3, [r7, #100]	; 0x64
 80096dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	3314      	adds	r3, #20
 80096e2:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80096e4:	647a      	str	r2, [r7, #68]	; 0x44
 80096e6:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096e8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80096ea:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80096ec:	e841 2300 	strex	r3, r2, [r1]
 80096f0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80096f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	d1e5      	bne.n	80096c4 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80096f8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	3314      	adds	r3, #20
 80096fe:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009700:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009702:	e853 3f00 	ldrex	r3, [r3]
 8009706:	623b      	str	r3, [r7, #32]
   return(result);
 8009708:	6a3b      	ldr	r3, [r7, #32]
 800970a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800970e:	663b      	str	r3, [r7, #96]	; 0x60
 8009710:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	3314      	adds	r3, #20
 8009716:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8009718:	633a      	str	r2, [r7, #48]	; 0x30
 800971a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800971c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800971e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009720:	e841 2300 	strex	r3, r2, [r1]
 8009724:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009726:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009728:	2b00      	cmp	r3, #0
 800972a:	d1e5      	bne.n	80096f8 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800972c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800972e:	2220      	movs	r2, #32
 8009730:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009734:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009736:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009738:	2b01      	cmp	r3, #1
 800973a:	d119      	bne.n	8009770 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800973c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	330c      	adds	r3, #12
 8009742:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009744:	693b      	ldr	r3, [r7, #16]
 8009746:	e853 3f00 	ldrex	r3, [r3]
 800974a:	60fb      	str	r3, [r7, #12]
   return(result);
 800974c:	68fb      	ldr	r3, [r7, #12]
 800974e:	f023 0310 	bic.w	r3, r3, #16
 8009752:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009754:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	330c      	adds	r3, #12
 800975a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800975c:	61fa      	str	r2, [r7, #28]
 800975e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009760:	69b9      	ldr	r1, [r7, #24]
 8009762:	69fa      	ldr	r2, [r7, #28]
 8009764:	e841 2300 	strex	r3, r2, [r1]
 8009768:	617b      	str	r3, [r7, #20]
   return(result);
 800976a:	697b      	ldr	r3, [r7, #20]
 800976c:	2b00      	cmp	r3, #0
 800976e:	d1e5      	bne.n	800973c <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009770:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009772:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009774:	2b01      	cmp	r3, #1
 8009776:	d106      	bne.n	8009786 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009778:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800977a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800977c:	4619      	mov	r1, r3
 800977e:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8009780:	f7ff ff0e 	bl	80095a0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009784:	e002      	b.n	800978c <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8009786:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8009788:	f7ff fef6 	bl	8009578 <HAL_UART_RxCpltCallback>
}
 800978c:	bf00      	nop
 800978e:	3770      	adds	r7, #112	; 0x70
 8009790:	46bd      	mov	sp, r7
 8009792:	bd80      	pop	{r7, pc}

08009794 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009794:	b580      	push	{r7, lr}
 8009796:	b084      	sub	sp, #16
 8009798:	af00      	add	r7, sp, #0
 800979a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80097a0:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80097a6:	2b01      	cmp	r3, #1
 80097a8:	d108      	bne.n	80097bc <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80097ae:	085b      	lsrs	r3, r3, #1
 80097b0:	b29b      	uxth	r3, r3
 80097b2:	4619      	mov	r1, r3
 80097b4:	68f8      	ldr	r0, [r7, #12]
 80097b6:	f7ff fef3 	bl	80095a0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80097ba:	e002      	b.n	80097c2 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 80097bc:	68f8      	ldr	r0, [r7, #12]
 80097be:	f7ff fee5 	bl	800958c <HAL_UART_RxHalfCpltCallback>
}
 80097c2:	bf00      	nop
 80097c4:	3710      	adds	r7, #16
 80097c6:	46bd      	mov	sp, r7
 80097c8:	bd80      	pop	{r7, pc}

080097ca <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80097ca:	b580      	push	{r7, lr}
 80097cc:	b084      	sub	sp, #16
 80097ce:	af00      	add	r7, sp, #0
 80097d0:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80097d2:	2300      	movs	r3, #0
 80097d4:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80097da:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80097dc:	68bb      	ldr	r3, [r7, #8]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	695b      	ldr	r3, [r3, #20]
 80097e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80097e6:	2b80      	cmp	r3, #128	; 0x80
 80097e8:	bf0c      	ite	eq
 80097ea:	2301      	moveq	r3, #1
 80097ec:	2300      	movne	r3, #0
 80097ee:	b2db      	uxtb	r3, r3
 80097f0:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80097f2:	68bb      	ldr	r3, [r7, #8]
 80097f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80097f8:	b2db      	uxtb	r3, r3
 80097fa:	2b21      	cmp	r3, #33	; 0x21
 80097fc:	d108      	bne.n	8009810 <UART_DMAError+0x46>
 80097fe:	68fb      	ldr	r3, [r7, #12]
 8009800:	2b00      	cmp	r3, #0
 8009802:	d005      	beq.n	8009810 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8009804:	68bb      	ldr	r3, [r7, #8]
 8009806:	2200      	movs	r2, #0
 8009808:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800980a:	68b8      	ldr	r0, [r7, #8]
 800980c:	f000 f8c6 	bl	800999c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009810:	68bb      	ldr	r3, [r7, #8]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	695b      	ldr	r3, [r3, #20]
 8009816:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800981a:	2b40      	cmp	r3, #64	; 0x40
 800981c:	bf0c      	ite	eq
 800981e:	2301      	moveq	r3, #1
 8009820:	2300      	movne	r3, #0
 8009822:	b2db      	uxtb	r3, r3
 8009824:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8009826:	68bb      	ldr	r3, [r7, #8]
 8009828:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800982c:	b2db      	uxtb	r3, r3
 800982e:	2b22      	cmp	r3, #34	; 0x22
 8009830:	d108      	bne.n	8009844 <UART_DMAError+0x7a>
 8009832:	68fb      	ldr	r3, [r7, #12]
 8009834:	2b00      	cmp	r3, #0
 8009836:	d005      	beq.n	8009844 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8009838:	68bb      	ldr	r3, [r7, #8]
 800983a:	2200      	movs	r2, #0
 800983c:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800983e:	68b8      	ldr	r0, [r7, #8]
 8009840:	f000 f8d4 	bl	80099ec <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009844:	68bb      	ldr	r3, [r7, #8]
 8009846:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009848:	f043 0210 	orr.w	r2, r3, #16
 800984c:	68bb      	ldr	r3, [r7, #8]
 800984e:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009850:	68b8      	ldr	r0, [r7, #8]
 8009852:	f7fa f8ff 	bl	8003a54 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009856:	bf00      	nop
 8009858:	3710      	adds	r7, #16
 800985a:	46bd      	mov	sp, r7
 800985c:	bd80      	pop	{r7, pc}
	...

08009860 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009860:	b580      	push	{r7, lr}
 8009862:	b098      	sub	sp, #96	; 0x60
 8009864:	af00      	add	r7, sp, #0
 8009866:	60f8      	str	r0, [r7, #12]
 8009868:	60b9      	str	r1, [r7, #8]
 800986a:	4613      	mov	r3, r2
 800986c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800986e:	68ba      	ldr	r2, [r7, #8]
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	88fa      	ldrh	r2, [r7, #6]
 8009878:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800987a:	68fb      	ldr	r3, [r7, #12]
 800987c:	2200      	movs	r2, #0
 800987e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	2222      	movs	r2, #34	; 0x22
 8009884:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800988c:	4a40      	ldr	r2, [pc, #256]	; (8009990 <UART_Start_Receive_DMA+0x130>)
 800988e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009894:	4a3f      	ldr	r2, [pc, #252]	; (8009994 <UART_Start_Receive_DMA+0x134>)
 8009896:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800989c:	4a3e      	ldr	r2, [pc, #248]	; (8009998 <UART_Start_Receive_DMA+0x138>)
 800989e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80098a0:	68fb      	ldr	r3, [r7, #12]
 80098a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80098a4:	2200      	movs	r2, #0
 80098a6:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80098a8:	f107 0308 	add.w	r3, r7, #8
 80098ac:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80098ae:	68fb      	ldr	r3, [r7, #12]
 80098b0:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	3304      	adds	r3, #4
 80098b8:	4619      	mov	r1, r3
 80098ba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80098bc:	681a      	ldr	r2, [r3, #0]
 80098be:	88fb      	ldrh	r3, [r7, #6]
 80098c0:	f7fc fcea 	bl	8006298 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80098c4:	2300      	movs	r3, #0
 80098c6:	613b      	str	r3, [r7, #16]
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	613b      	str	r3, [r7, #16]
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	685b      	ldr	r3, [r3, #4]
 80098d6:	613b      	str	r3, [r7, #16]
 80098d8:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	2200      	movs	r2, #0
 80098de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	691b      	ldr	r3, [r3, #16]
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	d019      	beq.n	800991e <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	330c      	adds	r3, #12
 80098f0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098f2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80098f4:	e853 3f00 	ldrex	r3, [r3]
 80098f8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80098fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80098fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009900:	65bb      	str	r3, [r7, #88]	; 0x58
 8009902:	68fb      	ldr	r3, [r7, #12]
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	330c      	adds	r3, #12
 8009908:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800990a:	64fa      	str	r2, [r7, #76]	; 0x4c
 800990c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800990e:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8009910:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009912:	e841 2300 	strex	r3, r2, [r1]
 8009916:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8009918:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800991a:	2b00      	cmp	r3, #0
 800991c:	d1e5      	bne.n	80098ea <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	3314      	adds	r3, #20
 8009924:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009926:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009928:	e853 3f00 	ldrex	r3, [r3]
 800992c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800992e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009930:	f043 0301 	orr.w	r3, r3, #1
 8009934:	657b      	str	r3, [r7, #84]	; 0x54
 8009936:	68fb      	ldr	r3, [r7, #12]
 8009938:	681b      	ldr	r3, [r3, #0]
 800993a:	3314      	adds	r3, #20
 800993c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800993e:	63ba      	str	r2, [r7, #56]	; 0x38
 8009940:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009942:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8009944:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009946:	e841 2300 	strex	r3, r2, [r1]
 800994a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800994c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800994e:	2b00      	cmp	r3, #0
 8009950:	d1e5      	bne.n	800991e <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009952:	68fb      	ldr	r3, [r7, #12]
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	3314      	adds	r3, #20
 8009958:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800995a:	69bb      	ldr	r3, [r7, #24]
 800995c:	e853 3f00 	ldrex	r3, [r3]
 8009960:	617b      	str	r3, [r7, #20]
   return(result);
 8009962:	697b      	ldr	r3, [r7, #20]
 8009964:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009968:	653b      	str	r3, [r7, #80]	; 0x50
 800996a:	68fb      	ldr	r3, [r7, #12]
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	3314      	adds	r3, #20
 8009970:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009972:	627a      	str	r2, [r7, #36]	; 0x24
 8009974:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009976:	6a39      	ldr	r1, [r7, #32]
 8009978:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800997a:	e841 2300 	strex	r3, r2, [r1]
 800997e:	61fb      	str	r3, [r7, #28]
   return(result);
 8009980:	69fb      	ldr	r3, [r7, #28]
 8009982:	2b00      	cmp	r3, #0
 8009984:	d1e5      	bne.n	8009952 <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 8009986:	2300      	movs	r3, #0
}
 8009988:	4618      	mov	r0, r3
 800998a:	3760      	adds	r7, #96	; 0x60
 800998c:	46bd      	mov	sp, r7
 800998e:	bd80      	pop	{r7, pc}
 8009990:	0800966f 	.word	0x0800966f
 8009994:	08009795 	.word	0x08009795
 8009998:	080097cb 	.word	0x080097cb

0800999c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800999c:	b480      	push	{r7}
 800999e:	b089      	sub	sp, #36	; 0x24
 80099a0:	af00      	add	r7, sp, #0
 80099a2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	330c      	adds	r3, #12
 80099aa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	e853 3f00 	ldrex	r3, [r3]
 80099b2:	60bb      	str	r3, [r7, #8]
   return(result);
 80099b4:	68bb      	ldr	r3, [r7, #8]
 80099b6:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80099ba:	61fb      	str	r3, [r7, #28]
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	330c      	adds	r3, #12
 80099c2:	69fa      	ldr	r2, [r7, #28]
 80099c4:	61ba      	str	r2, [r7, #24]
 80099c6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099c8:	6979      	ldr	r1, [r7, #20]
 80099ca:	69ba      	ldr	r2, [r7, #24]
 80099cc:	e841 2300 	strex	r3, r2, [r1]
 80099d0:	613b      	str	r3, [r7, #16]
   return(result);
 80099d2:	693b      	ldr	r3, [r7, #16]
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	d1e5      	bne.n	80099a4 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	2220      	movs	r2, #32
 80099dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 80099e0:	bf00      	nop
 80099e2:	3724      	adds	r7, #36	; 0x24
 80099e4:	46bd      	mov	sp, r7
 80099e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ea:	4770      	bx	lr

080099ec <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80099ec:	b480      	push	{r7}
 80099ee:	b095      	sub	sp, #84	; 0x54
 80099f0:	af00      	add	r7, sp, #0
 80099f2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	681b      	ldr	r3, [r3, #0]
 80099f8:	330c      	adds	r3, #12
 80099fa:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80099fe:	e853 3f00 	ldrex	r3, [r3]
 8009a02:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009a04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a06:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009a0a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	330c      	adds	r3, #12
 8009a12:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009a14:	643a      	str	r2, [r7, #64]	; 0x40
 8009a16:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a18:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009a1a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009a1c:	e841 2300 	strex	r3, r2, [r1]
 8009a20:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009a22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d1e5      	bne.n	80099f4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	3314      	adds	r3, #20
 8009a2e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a30:	6a3b      	ldr	r3, [r7, #32]
 8009a32:	e853 3f00 	ldrex	r3, [r3]
 8009a36:	61fb      	str	r3, [r7, #28]
   return(result);
 8009a38:	69fb      	ldr	r3, [r7, #28]
 8009a3a:	f023 0301 	bic.w	r3, r3, #1
 8009a3e:	64bb      	str	r3, [r7, #72]	; 0x48
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	3314      	adds	r3, #20
 8009a46:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009a48:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009a4a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a4c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009a4e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009a50:	e841 2300 	strex	r3, r2, [r1]
 8009a54:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009a56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	d1e5      	bne.n	8009a28 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009a60:	2b01      	cmp	r3, #1
 8009a62:	d119      	bne.n	8009a98 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	330c      	adds	r3, #12
 8009a6a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a6c:	68fb      	ldr	r3, [r7, #12]
 8009a6e:	e853 3f00 	ldrex	r3, [r3]
 8009a72:	60bb      	str	r3, [r7, #8]
   return(result);
 8009a74:	68bb      	ldr	r3, [r7, #8]
 8009a76:	f023 0310 	bic.w	r3, r3, #16
 8009a7a:	647b      	str	r3, [r7, #68]	; 0x44
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	330c      	adds	r3, #12
 8009a82:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009a84:	61ba      	str	r2, [r7, #24]
 8009a86:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a88:	6979      	ldr	r1, [r7, #20]
 8009a8a:	69ba      	ldr	r2, [r7, #24]
 8009a8c:	e841 2300 	strex	r3, r2, [r1]
 8009a90:	613b      	str	r3, [r7, #16]
   return(result);
 8009a92:	693b      	ldr	r3, [r7, #16]
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	d1e5      	bne.n	8009a64 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	2220      	movs	r2, #32
 8009a9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	2200      	movs	r2, #0
 8009aa4:	631a      	str	r2, [r3, #48]	; 0x30
}
 8009aa6:	bf00      	nop
 8009aa8:	3754      	adds	r7, #84	; 0x54
 8009aaa:	46bd      	mov	sp, r7
 8009aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ab0:	4770      	bx	lr

08009ab2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009ab2:	b580      	push	{r7, lr}
 8009ab4:	b084      	sub	sp, #16
 8009ab6:	af00      	add	r7, sp, #0
 8009ab8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009abe:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	2200      	movs	r2, #0
 8009ac4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8009ac6:	68fb      	ldr	r3, [r7, #12]
 8009ac8:	2200      	movs	r2, #0
 8009aca:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009acc:	68f8      	ldr	r0, [r7, #12]
 8009ace:	f7f9 ffc1 	bl	8003a54 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009ad2:	bf00      	nop
 8009ad4:	3710      	adds	r7, #16
 8009ad6:	46bd      	mov	sp, r7
 8009ad8:	bd80      	pop	{r7, pc}

08009ada <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009ada:	b480      	push	{r7}
 8009adc:	b085      	sub	sp, #20
 8009ade:	af00      	add	r7, sp, #0
 8009ae0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009ae8:	b2db      	uxtb	r3, r3
 8009aea:	2b21      	cmp	r3, #33	; 0x21
 8009aec:	d13e      	bne.n	8009b6c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	689b      	ldr	r3, [r3, #8]
 8009af2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009af6:	d114      	bne.n	8009b22 <UART_Transmit_IT+0x48>
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	691b      	ldr	r3, [r3, #16]
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	d110      	bne.n	8009b22 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	6a1b      	ldr	r3, [r3, #32]
 8009b04:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009b06:	68fb      	ldr	r3, [r7, #12]
 8009b08:	881b      	ldrh	r3, [r3, #0]
 8009b0a:	461a      	mov	r2, r3
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009b14:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	6a1b      	ldr	r3, [r3, #32]
 8009b1a:	1c9a      	adds	r2, r3, #2
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	621a      	str	r2, [r3, #32]
 8009b20:	e008      	b.n	8009b34 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	6a1b      	ldr	r3, [r3, #32]
 8009b26:	1c59      	adds	r1, r3, #1
 8009b28:	687a      	ldr	r2, [r7, #4]
 8009b2a:	6211      	str	r1, [r2, #32]
 8009b2c:	781a      	ldrb	r2, [r3, #0]
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009b38:	b29b      	uxth	r3, r3
 8009b3a:	3b01      	subs	r3, #1
 8009b3c:	b29b      	uxth	r3, r3
 8009b3e:	687a      	ldr	r2, [r7, #4]
 8009b40:	4619      	mov	r1, r3
 8009b42:	84d1      	strh	r1, [r2, #38]	; 0x26
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	d10f      	bne.n	8009b68 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	68da      	ldr	r2, [r3, #12]
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009b56:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	68da      	ldr	r2, [r3, #12]
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009b66:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009b68:	2300      	movs	r3, #0
 8009b6a:	e000      	b.n	8009b6e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8009b6c:	2302      	movs	r3, #2
  }
}
 8009b6e:	4618      	mov	r0, r3
 8009b70:	3714      	adds	r7, #20
 8009b72:	46bd      	mov	sp, r7
 8009b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b78:	4770      	bx	lr

08009b7a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009b7a:	b580      	push	{r7, lr}
 8009b7c:	b082      	sub	sp, #8
 8009b7e:	af00      	add	r7, sp, #0
 8009b80:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	68da      	ldr	r2, [r3, #12]
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	681b      	ldr	r3, [r3, #0]
 8009b8c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009b90:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	2220      	movs	r2, #32
 8009b96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009b9a:	6878      	ldr	r0, [r7, #4]
 8009b9c:	f7f9 ff76 	bl	8003a8c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8009ba0:	2300      	movs	r3, #0
}
 8009ba2:	4618      	mov	r0, r3
 8009ba4:	3708      	adds	r7, #8
 8009ba6:	46bd      	mov	sp, r7
 8009ba8:	bd80      	pop	{r7, pc}

08009baa <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8009baa:	b580      	push	{r7, lr}
 8009bac:	b08c      	sub	sp, #48	; 0x30
 8009bae:	af00      	add	r7, sp, #0
 8009bb0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009bb8:	b2db      	uxtb	r3, r3
 8009bba:	2b22      	cmp	r3, #34	; 0x22
 8009bbc:	f040 80ab 	bne.w	8009d16 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	689b      	ldr	r3, [r3, #8]
 8009bc4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009bc8:	d117      	bne.n	8009bfa <UART_Receive_IT+0x50>
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	691b      	ldr	r3, [r3, #16]
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d113      	bne.n	8009bfa <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8009bd2:	2300      	movs	r3, #0
 8009bd4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009bda:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	685b      	ldr	r3, [r3, #4]
 8009be2:	b29b      	uxth	r3, r3
 8009be4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009be8:	b29a      	uxth	r2, r3
 8009bea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009bec:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009bf2:	1c9a      	adds	r2, r3, #2
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	629a      	str	r2, [r3, #40]	; 0x28
 8009bf8:	e026      	b.n	8009c48 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009bfe:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8009c00:	2300      	movs	r3, #0
 8009c02:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	689b      	ldr	r3, [r3, #8]
 8009c08:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009c0c:	d007      	beq.n	8009c1e <UART_Receive_IT+0x74>
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	689b      	ldr	r3, [r3, #8]
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	d10a      	bne.n	8009c2c <UART_Receive_IT+0x82>
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	691b      	ldr	r3, [r3, #16]
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	d106      	bne.n	8009c2c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	685b      	ldr	r3, [r3, #4]
 8009c24:	b2da      	uxtb	r2, r3
 8009c26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009c28:	701a      	strb	r2, [r3, #0]
 8009c2a:	e008      	b.n	8009c3e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	685b      	ldr	r3, [r3, #4]
 8009c32:	b2db      	uxtb	r3, r3
 8009c34:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009c38:	b2da      	uxtb	r2, r3
 8009c3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009c3c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009c42:	1c5a      	adds	r2, r3, #1
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009c4c:	b29b      	uxth	r3, r3
 8009c4e:	3b01      	subs	r3, #1
 8009c50:	b29b      	uxth	r3, r3
 8009c52:	687a      	ldr	r2, [r7, #4]
 8009c54:	4619      	mov	r1, r3
 8009c56:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	d15a      	bne.n	8009d12 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	68da      	ldr	r2, [r3, #12]
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	f022 0220 	bic.w	r2, r2, #32
 8009c6a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	68da      	ldr	r2, [r3, #12]
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009c7a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	695a      	ldr	r2, [r3, #20]
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	f022 0201 	bic.w	r2, r2, #1
 8009c8a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	2220      	movs	r2, #32
 8009c90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009c98:	2b01      	cmp	r3, #1
 8009c9a:	d135      	bne.n	8009d08 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	2200      	movs	r2, #0
 8009ca0:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	330c      	adds	r3, #12
 8009ca8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009caa:	697b      	ldr	r3, [r7, #20]
 8009cac:	e853 3f00 	ldrex	r3, [r3]
 8009cb0:	613b      	str	r3, [r7, #16]
   return(result);
 8009cb2:	693b      	ldr	r3, [r7, #16]
 8009cb4:	f023 0310 	bic.w	r3, r3, #16
 8009cb8:	627b      	str	r3, [r7, #36]	; 0x24
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	330c      	adds	r3, #12
 8009cc0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009cc2:	623a      	str	r2, [r7, #32]
 8009cc4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cc6:	69f9      	ldr	r1, [r7, #28]
 8009cc8:	6a3a      	ldr	r2, [r7, #32]
 8009cca:	e841 2300 	strex	r3, r2, [r1]
 8009cce:	61bb      	str	r3, [r7, #24]
   return(result);
 8009cd0:	69bb      	ldr	r3, [r7, #24]
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	d1e5      	bne.n	8009ca2 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	f003 0310 	and.w	r3, r3, #16
 8009ce0:	2b10      	cmp	r3, #16
 8009ce2:	d10a      	bne.n	8009cfa <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009ce4:	2300      	movs	r3, #0
 8009ce6:	60fb      	str	r3, [r7, #12]
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	681b      	ldr	r3, [r3, #0]
 8009cee:	60fb      	str	r3, [r7, #12]
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	685b      	ldr	r3, [r3, #4]
 8009cf6:	60fb      	str	r3, [r7, #12]
 8009cf8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009cfe:	4619      	mov	r1, r3
 8009d00:	6878      	ldr	r0, [r7, #4]
 8009d02:	f7ff fc4d 	bl	80095a0 <HAL_UARTEx_RxEventCallback>
 8009d06:	e002      	b.n	8009d0e <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009d08:	6878      	ldr	r0, [r7, #4]
 8009d0a:	f7ff fc35 	bl	8009578 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8009d0e:	2300      	movs	r3, #0
 8009d10:	e002      	b.n	8009d18 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8009d12:	2300      	movs	r3, #0
 8009d14:	e000      	b.n	8009d18 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8009d16:	2302      	movs	r3, #2
  }
}
 8009d18:	4618      	mov	r0, r3
 8009d1a:	3730      	adds	r7, #48	; 0x30
 8009d1c:	46bd      	mov	sp, r7
 8009d1e:	bd80      	pop	{r7, pc}

08009d20 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009d20:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009d24:	b0c0      	sub	sp, #256	; 0x100
 8009d26:	af00      	add	r7, sp, #0
 8009d28:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009d2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	691b      	ldr	r3, [r3, #16]
 8009d34:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8009d38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009d3c:	68d9      	ldr	r1, [r3, #12]
 8009d3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009d42:	681a      	ldr	r2, [r3, #0]
 8009d44:	ea40 0301 	orr.w	r3, r0, r1
 8009d48:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009d4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009d4e:	689a      	ldr	r2, [r3, #8]
 8009d50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009d54:	691b      	ldr	r3, [r3, #16]
 8009d56:	431a      	orrs	r2, r3
 8009d58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009d5c:	695b      	ldr	r3, [r3, #20]
 8009d5e:	431a      	orrs	r2, r3
 8009d60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009d64:	69db      	ldr	r3, [r3, #28]
 8009d66:	4313      	orrs	r3, r2
 8009d68:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009d6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	68db      	ldr	r3, [r3, #12]
 8009d74:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8009d78:	f021 010c 	bic.w	r1, r1, #12
 8009d7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009d80:	681a      	ldr	r2, [r3, #0]
 8009d82:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8009d86:	430b      	orrs	r3, r1
 8009d88:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009d8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	695b      	ldr	r3, [r3, #20]
 8009d92:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8009d96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009d9a:	6999      	ldr	r1, [r3, #24]
 8009d9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009da0:	681a      	ldr	r2, [r3, #0]
 8009da2:	ea40 0301 	orr.w	r3, r0, r1
 8009da6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009da8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009dac:	681a      	ldr	r2, [r3, #0]
 8009dae:	4b8f      	ldr	r3, [pc, #572]	; (8009fec <UART_SetConfig+0x2cc>)
 8009db0:	429a      	cmp	r2, r3
 8009db2:	d005      	beq.n	8009dc0 <UART_SetConfig+0xa0>
 8009db4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009db8:	681a      	ldr	r2, [r3, #0]
 8009dba:	4b8d      	ldr	r3, [pc, #564]	; (8009ff0 <UART_SetConfig+0x2d0>)
 8009dbc:	429a      	cmp	r2, r3
 8009dbe:	d104      	bne.n	8009dca <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009dc0:	f7fd f97e 	bl	80070c0 <HAL_RCC_GetPCLK2Freq>
 8009dc4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8009dc8:	e003      	b.n	8009dd2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009dca:	f7fd f965 	bl	8007098 <HAL_RCC_GetPCLK1Freq>
 8009dce:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009dd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009dd6:	69db      	ldr	r3, [r3, #28]
 8009dd8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009ddc:	f040 810c 	bne.w	8009ff8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009de0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009de4:	2200      	movs	r2, #0
 8009de6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8009dea:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8009dee:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8009df2:	4622      	mov	r2, r4
 8009df4:	462b      	mov	r3, r5
 8009df6:	1891      	adds	r1, r2, r2
 8009df8:	65b9      	str	r1, [r7, #88]	; 0x58
 8009dfa:	415b      	adcs	r3, r3
 8009dfc:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009dfe:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8009e02:	4621      	mov	r1, r4
 8009e04:	eb12 0801 	adds.w	r8, r2, r1
 8009e08:	4629      	mov	r1, r5
 8009e0a:	eb43 0901 	adc.w	r9, r3, r1
 8009e0e:	f04f 0200 	mov.w	r2, #0
 8009e12:	f04f 0300 	mov.w	r3, #0
 8009e16:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009e1a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009e1e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009e22:	4690      	mov	r8, r2
 8009e24:	4699      	mov	r9, r3
 8009e26:	4623      	mov	r3, r4
 8009e28:	eb18 0303 	adds.w	r3, r8, r3
 8009e2c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8009e30:	462b      	mov	r3, r5
 8009e32:	eb49 0303 	adc.w	r3, r9, r3
 8009e36:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8009e3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009e3e:	685b      	ldr	r3, [r3, #4]
 8009e40:	2200      	movs	r2, #0
 8009e42:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8009e46:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8009e4a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8009e4e:	460b      	mov	r3, r1
 8009e50:	18db      	adds	r3, r3, r3
 8009e52:	653b      	str	r3, [r7, #80]	; 0x50
 8009e54:	4613      	mov	r3, r2
 8009e56:	eb42 0303 	adc.w	r3, r2, r3
 8009e5a:	657b      	str	r3, [r7, #84]	; 0x54
 8009e5c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8009e60:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8009e64:	f7f6 fe4e 	bl	8000b04 <__aeabi_uldivmod>
 8009e68:	4602      	mov	r2, r0
 8009e6a:	460b      	mov	r3, r1
 8009e6c:	4b61      	ldr	r3, [pc, #388]	; (8009ff4 <UART_SetConfig+0x2d4>)
 8009e6e:	fba3 2302 	umull	r2, r3, r3, r2
 8009e72:	095b      	lsrs	r3, r3, #5
 8009e74:	011c      	lsls	r4, r3, #4
 8009e76:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009e7a:	2200      	movs	r2, #0
 8009e7c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009e80:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8009e84:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8009e88:	4642      	mov	r2, r8
 8009e8a:	464b      	mov	r3, r9
 8009e8c:	1891      	adds	r1, r2, r2
 8009e8e:	64b9      	str	r1, [r7, #72]	; 0x48
 8009e90:	415b      	adcs	r3, r3
 8009e92:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009e94:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8009e98:	4641      	mov	r1, r8
 8009e9a:	eb12 0a01 	adds.w	sl, r2, r1
 8009e9e:	4649      	mov	r1, r9
 8009ea0:	eb43 0b01 	adc.w	fp, r3, r1
 8009ea4:	f04f 0200 	mov.w	r2, #0
 8009ea8:	f04f 0300 	mov.w	r3, #0
 8009eac:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009eb0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009eb4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009eb8:	4692      	mov	sl, r2
 8009eba:	469b      	mov	fp, r3
 8009ebc:	4643      	mov	r3, r8
 8009ebe:	eb1a 0303 	adds.w	r3, sl, r3
 8009ec2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009ec6:	464b      	mov	r3, r9
 8009ec8:	eb4b 0303 	adc.w	r3, fp, r3
 8009ecc:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8009ed0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009ed4:	685b      	ldr	r3, [r3, #4]
 8009ed6:	2200      	movs	r2, #0
 8009ed8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009edc:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8009ee0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8009ee4:	460b      	mov	r3, r1
 8009ee6:	18db      	adds	r3, r3, r3
 8009ee8:	643b      	str	r3, [r7, #64]	; 0x40
 8009eea:	4613      	mov	r3, r2
 8009eec:	eb42 0303 	adc.w	r3, r2, r3
 8009ef0:	647b      	str	r3, [r7, #68]	; 0x44
 8009ef2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8009ef6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8009efa:	f7f6 fe03 	bl	8000b04 <__aeabi_uldivmod>
 8009efe:	4602      	mov	r2, r0
 8009f00:	460b      	mov	r3, r1
 8009f02:	4611      	mov	r1, r2
 8009f04:	4b3b      	ldr	r3, [pc, #236]	; (8009ff4 <UART_SetConfig+0x2d4>)
 8009f06:	fba3 2301 	umull	r2, r3, r3, r1
 8009f0a:	095b      	lsrs	r3, r3, #5
 8009f0c:	2264      	movs	r2, #100	; 0x64
 8009f0e:	fb02 f303 	mul.w	r3, r2, r3
 8009f12:	1acb      	subs	r3, r1, r3
 8009f14:	00db      	lsls	r3, r3, #3
 8009f16:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8009f1a:	4b36      	ldr	r3, [pc, #216]	; (8009ff4 <UART_SetConfig+0x2d4>)
 8009f1c:	fba3 2302 	umull	r2, r3, r3, r2
 8009f20:	095b      	lsrs	r3, r3, #5
 8009f22:	005b      	lsls	r3, r3, #1
 8009f24:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8009f28:	441c      	add	r4, r3
 8009f2a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009f2e:	2200      	movs	r2, #0
 8009f30:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009f34:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8009f38:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8009f3c:	4642      	mov	r2, r8
 8009f3e:	464b      	mov	r3, r9
 8009f40:	1891      	adds	r1, r2, r2
 8009f42:	63b9      	str	r1, [r7, #56]	; 0x38
 8009f44:	415b      	adcs	r3, r3
 8009f46:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009f48:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009f4c:	4641      	mov	r1, r8
 8009f4e:	1851      	adds	r1, r2, r1
 8009f50:	6339      	str	r1, [r7, #48]	; 0x30
 8009f52:	4649      	mov	r1, r9
 8009f54:	414b      	adcs	r3, r1
 8009f56:	637b      	str	r3, [r7, #52]	; 0x34
 8009f58:	f04f 0200 	mov.w	r2, #0
 8009f5c:	f04f 0300 	mov.w	r3, #0
 8009f60:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8009f64:	4659      	mov	r1, fp
 8009f66:	00cb      	lsls	r3, r1, #3
 8009f68:	4651      	mov	r1, sl
 8009f6a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009f6e:	4651      	mov	r1, sl
 8009f70:	00ca      	lsls	r2, r1, #3
 8009f72:	4610      	mov	r0, r2
 8009f74:	4619      	mov	r1, r3
 8009f76:	4603      	mov	r3, r0
 8009f78:	4642      	mov	r2, r8
 8009f7a:	189b      	adds	r3, r3, r2
 8009f7c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009f80:	464b      	mov	r3, r9
 8009f82:	460a      	mov	r2, r1
 8009f84:	eb42 0303 	adc.w	r3, r2, r3
 8009f88:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009f8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009f90:	685b      	ldr	r3, [r3, #4]
 8009f92:	2200      	movs	r2, #0
 8009f94:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8009f98:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8009f9c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8009fa0:	460b      	mov	r3, r1
 8009fa2:	18db      	adds	r3, r3, r3
 8009fa4:	62bb      	str	r3, [r7, #40]	; 0x28
 8009fa6:	4613      	mov	r3, r2
 8009fa8:	eb42 0303 	adc.w	r3, r2, r3
 8009fac:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009fae:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009fb2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8009fb6:	f7f6 fda5 	bl	8000b04 <__aeabi_uldivmod>
 8009fba:	4602      	mov	r2, r0
 8009fbc:	460b      	mov	r3, r1
 8009fbe:	4b0d      	ldr	r3, [pc, #52]	; (8009ff4 <UART_SetConfig+0x2d4>)
 8009fc0:	fba3 1302 	umull	r1, r3, r3, r2
 8009fc4:	095b      	lsrs	r3, r3, #5
 8009fc6:	2164      	movs	r1, #100	; 0x64
 8009fc8:	fb01 f303 	mul.w	r3, r1, r3
 8009fcc:	1ad3      	subs	r3, r2, r3
 8009fce:	00db      	lsls	r3, r3, #3
 8009fd0:	3332      	adds	r3, #50	; 0x32
 8009fd2:	4a08      	ldr	r2, [pc, #32]	; (8009ff4 <UART_SetConfig+0x2d4>)
 8009fd4:	fba2 2303 	umull	r2, r3, r2, r3
 8009fd8:	095b      	lsrs	r3, r3, #5
 8009fda:	f003 0207 	and.w	r2, r3, #7
 8009fde:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	4422      	add	r2, r4
 8009fe6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009fe8:	e106      	b.n	800a1f8 <UART_SetConfig+0x4d8>
 8009fea:	bf00      	nop
 8009fec:	40011000 	.word	0x40011000
 8009ff0:	40011400 	.word	0x40011400
 8009ff4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009ff8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009ffc:	2200      	movs	r2, #0
 8009ffe:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800a002:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800a006:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800a00a:	4642      	mov	r2, r8
 800a00c:	464b      	mov	r3, r9
 800a00e:	1891      	adds	r1, r2, r2
 800a010:	6239      	str	r1, [r7, #32]
 800a012:	415b      	adcs	r3, r3
 800a014:	627b      	str	r3, [r7, #36]	; 0x24
 800a016:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a01a:	4641      	mov	r1, r8
 800a01c:	1854      	adds	r4, r2, r1
 800a01e:	4649      	mov	r1, r9
 800a020:	eb43 0501 	adc.w	r5, r3, r1
 800a024:	f04f 0200 	mov.w	r2, #0
 800a028:	f04f 0300 	mov.w	r3, #0
 800a02c:	00eb      	lsls	r3, r5, #3
 800a02e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800a032:	00e2      	lsls	r2, r4, #3
 800a034:	4614      	mov	r4, r2
 800a036:	461d      	mov	r5, r3
 800a038:	4643      	mov	r3, r8
 800a03a:	18e3      	adds	r3, r4, r3
 800a03c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800a040:	464b      	mov	r3, r9
 800a042:	eb45 0303 	adc.w	r3, r5, r3
 800a046:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800a04a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a04e:	685b      	ldr	r3, [r3, #4]
 800a050:	2200      	movs	r2, #0
 800a052:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800a056:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800a05a:	f04f 0200 	mov.w	r2, #0
 800a05e:	f04f 0300 	mov.w	r3, #0
 800a062:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800a066:	4629      	mov	r1, r5
 800a068:	008b      	lsls	r3, r1, #2
 800a06a:	4621      	mov	r1, r4
 800a06c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a070:	4621      	mov	r1, r4
 800a072:	008a      	lsls	r2, r1, #2
 800a074:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800a078:	f7f6 fd44 	bl	8000b04 <__aeabi_uldivmod>
 800a07c:	4602      	mov	r2, r0
 800a07e:	460b      	mov	r3, r1
 800a080:	4b60      	ldr	r3, [pc, #384]	; (800a204 <UART_SetConfig+0x4e4>)
 800a082:	fba3 2302 	umull	r2, r3, r3, r2
 800a086:	095b      	lsrs	r3, r3, #5
 800a088:	011c      	lsls	r4, r3, #4
 800a08a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a08e:	2200      	movs	r2, #0
 800a090:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800a094:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800a098:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800a09c:	4642      	mov	r2, r8
 800a09e:	464b      	mov	r3, r9
 800a0a0:	1891      	adds	r1, r2, r2
 800a0a2:	61b9      	str	r1, [r7, #24]
 800a0a4:	415b      	adcs	r3, r3
 800a0a6:	61fb      	str	r3, [r7, #28]
 800a0a8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a0ac:	4641      	mov	r1, r8
 800a0ae:	1851      	adds	r1, r2, r1
 800a0b0:	6139      	str	r1, [r7, #16]
 800a0b2:	4649      	mov	r1, r9
 800a0b4:	414b      	adcs	r3, r1
 800a0b6:	617b      	str	r3, [r7, #20]
 800a0b8:	f04f 0200 	mov.w	r2, #0
 800a0bc:	f04f 0300 	mov.w	r3, #0
 800a0c0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800a0c4:	4659      	mov	r1, fp
 800a0c6:	00cb      	lsls	r3, r1, #3
 800a0c8:	4651      	mov	r1, sl
 800a0ca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a0ce:	4651      	mov	r1, sl
 800a0d0:	00ca      	lsls	r2, r1, #3
 800a0d2:	4610      	mov	r0, r2
 800a0d4:	4619      	mov	r1, r3
 800a0d6:	4603      	mov	r3, r0
 800a0d8:	4642      	mov	r2, r8
 800a0da:	189b      	adds	r3, r3, r2
 800a0dc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800a0e0:	464b      	mov	r3, r9
 800a0e2:	460a      	mov	r2, r1
 800a0e4:	eb42 0303 	adc.w	r3, r2, r3
 800a0e8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800a0ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a0f0:	685b      	ldr	r3, [r3, #4]
 800a0f2:	2200      	movs	r2, #0
 800a0f4:	67bb      	str	r3, [r7, #120]	; 0x78
 800a0f6:	67fa      	str	r2, [r7, #124]	; 0x7c
 800a0f8:	f04f 0200 	mov.w	r2, #0
 800a0fc:	f04f 0300 	mov.w	r3, #0
 800a100:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800a104:	4649      	mov	r1, r9
 800a106:	008b      	lsls	r3, r1, #2
 800a108:	4641      	mov	r1, r8
 800a10a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a10e:	4641      	mov	r1, r8
 800a110:	008a      	lsls	r2, r1, #2
 800a112:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800a116:	f7f6 fcf5 	bl	8000b04 <__aeabi_uldivmod>
 800a11a:	4602      	mov	r2, r0
 800a11c:	460b      	mov	r3, r1
 800a11e:	4611      	mov	r1, r2
 800a120:	4b38      	ldr	r3, [pc, #224]	; (800a204 <UART_SetConfig+0x4e4>)
 800a122:	fba3 2301 	umull	r2, r3, r3, r1
 800a126:	095b      	lsrs	r3, r3, #5
 800a128:	2264      	movs	r2, #100	; 0x64
 800a12a:	fb02 f303 	mul.w	r3, r2, r3
 800a12e:	1acb      	subs	r3, r1, r3
 800a130:	011b      	lsls	r3, r3, #4
 800a132:	3332      	adds	r3, #50	; 0x32
 800a134:	4a33      	ldr	r2, [pc, #204]	; (800a204 <UART_SetConfig+0x4e4>)
 800a136:	fba2 2303 	umull	r2, r3, r2, r3
 800a13a:	095b      	lsrs	r3, r3, #5
 800a13c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a140:	441c      	add	r4, r3
 800a142:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a146:	2200      	movs	r2, #0
 800a148:	673b      	str	r3, [r7, #112]	; 0x70
 800a14a:	677a      	str	r2, [r7, #116]	; 0x74
 800a14c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800a150:	4642      	mov	r2, r8
 800a152:	464b      	mov	r3, r9
 800a154:	1891      	adds	r1, r2, r2
 800a156:	60b9      	str	r1, [r7, #8]
 800a158:	415b      	adcs	r3, r3
 800a15a:	60fb      	str	r3, [r7, #12]
 800a15c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a160:	4641      	mov	r1, r8
 800a162:	1851      	adds	r1, r2, r1
 800a164:	6039      	str	r1, [r7, #0]
 800a166:	4649      	mov	r1, r9
 800a168:	414b      	adcs	r3, r1
 800a16a:	607b      	str	r3, [r7, #4]
 800a16c:	f04f 0200 	mov.w	r2, #0
 800a170:	f04f 0300 	mov.w	r3, #0
 800a174:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800a178:	4659      	mov	r1, fp
 800a17a:	00cb      	lsls	r3, r1, #3
 800a17c:	4651      	mov	r1, sl
 800a17e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a182:	4651      	mov	r1, sl
 800a184:	00ca      	lsls	r2, r1, #3
 800a186:	4610      	mov	r0, r2
 800a188:	4619      	mov	r1, r3
 800a18a:	4603      	mov	r3, r0
 800a18c:	4642      	mov	r2, r8
 800a18e:	189b      	adds	r3, r3, r2
 800a190:	66bb      	str	r3, [r7, #104]	; 0x68
 800a192:	464b      	mov	r3, r9
 800a194:	460a      	mov	r2, r1
 800a196:	eb42 0303 	adc.w	r3, r2, r3
 800a19a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800a19c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a1a0:	685b      	ldr	r3, [r3, #4]
 800a1a2:	2200      	movs	r2, #0
 800a1a4:	663b      	str	r3, [r7, #96]	; 0x60
 800a1a6:	667a      	str	r2, [r7, #100]	; 0x64
 800a1a8:	f04f 0200 	mov.w	r2, #0
 800a1ac:	f04f 0300 	mov.w	r3, #0
 800a1b0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800a1b4:	4649      	mov	r1, r9
 800a1b6:	008b      	lsls	r3, r1, #2
 800a1b8:	4641      	mov	r1, r8
 800a1ba:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a1be:	4641      	mov	r1, r8
 800a1c0:	008a      	lsls	r2, r1, #2
 800a1c2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800a1c6:	f7f6 fc9d 	bl	8000b04 <__aeabi_uldivmod>
 800a1ca:	4602      	mov	r2, r0
 800a1cc:	460b      	mov	r3, r1
 800a1ce:	4b0d      	ldr	r3, [pc, #52]	; (800a204 <UART_SetConfig+0x4e4>)
 800a1d0:	fba3 1302 	umull	r1, r3, r3, r2
 800a1d4:	095b      	lsrs	r3, r3, #5
 800a1d6:	2164      	movs	r1, #100	; 0x64
 800a1d8:	fb01 f303 	mul.w	r3, r1, r3
 800a1dc:	1ad3      	subs	r3, r2, r3
 800a1de:	011b      	lsls	r3, r3, #4
 800a1e0:	3332      	adds	r3, #50	; 0x32
 800a1e2:	4a08      	ldr	r2, [pc, #32]	; (800a204 <UART_SetConfig+0x4e4>)
 800a1e4:	fba2 2303 	umull	r2, r3, r2, r3
 800a1e8:	095b      	lsrs	r3, r3, #5
 800a1ea:	f003 020f 	and.w	r2, r3, #15
 800a1ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a1f2:	681b      	ldr	r3, [r3, #0]
 800a1f4:	4422      	add	r2, r4
 800a1f6:	609a      	str	r2, [r3, #8]
}
 800a1f8:	bf00      	nop
 800a1fa:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800a1fe:	46bd      	mov	sp, r7
 800a200:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a204:	51eb851f 	.word	0x51eb851f

0800a208 <realloc>:
 800a208:	4b02      	ldr	r3, [pc, #8]	; (800a214 <realloc+0xc>)
 800a20a:	460a      	mov	r2, r1
 800a20c:	4601      	mov	r1, r0
 800a20e:	6818      	ldr	r0, [r3, #0]
 800a210:	f000 b802 	b.w	800a218 <_realloc_r>
 800a214:	20000088 	.word	0x20000088

0800a218 <_realloc_r>:
 800a218:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a21c:	4680      	mov	r8, r0
 800a21e:	4614      	mov	r4, r2
 800a220:	460e      	mov	r6, r1
 800a222:	b921      	cbnz	r1, 800a22e <_realloc_r+0x16>
 800a224:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a228:	4611      	mov	r1, r2
 800a22a:	f000 b8d3 	b.w	800a3d4 <_malloc_r>
 800a22e:	b92a      	cbnz	r2, 800a23c <_realloc_r+0x24>
 800a230:	f000 f864 	bl	800a2fc <_free_r>
 800a234:	4625      	mov	r5, r4
 800a236:	4628      	mov	r0, r5
 800a238:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a23c:	f000 f956 	bl	800a4ec <_malloc_usable_size_r>
 800a240:	4284      	cmp	r4, r0
 800a242:	4607      	mov	r7, r0
 800a244:	d802      	bhi.n	800a24c <_realloc_r+0x34>
 800a246:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a24a:	d812      	bhi.n	800a272 <_realloc_r+0x5a>
 800a24c:	4621      	mov	r1, r4
 800a24e:	4640      	mov	r0, r8
 800a250:	f000 f8c0 	bl	800a3d4 <_malloc_r>
 800a254:	4605      	mov	r5, r0
 800a256:	2800      	cmp	r0, #0
 800a258:	d0ed      	beq.n	800a236 <_realloc_r+0x1e>
 800a25a:	42bc      	cmp	r4, r7
 800a25c:	4622      	mov	r2, r4
 800a25e:	4631      	mov	r1, r6
 800a260:	bf28      	it	cs
 800a262:	463a      	movcs	r2, r7
 800a264:	f000 f83c 	bl	800a2e0 <memcpy>
 800a268:	4631      	mov	r1, r6
 800a26a:	4640      	mov	r0, r8
 800a26c:	f000 f846 	bl	800a2fc <_free_r>
 800a270:	e7e1      	b.n	800a236 <_realloc_r+0x1e>
 800a272:	4635      	mov	r5, r6
 800a274:	e7df      	b.n	800a236 <_realloc_r+0x1e>

0800a276 <memset>:
 800a276:	4402      	add	r2, r0
 800a278:	4603      	mov	r3, r0
 800a27a:	4293      	cmp	r3, r2
 800a27c:	d100      	bne.n	800a280 <memset+0xa>
 800a27e:	4770      	bx	lr
 800a280:	f803 1b01 	strb.w	r1, [r3], #1
 800a284:	e7f9      	b.n	800a27a <memset+0x4>
	...

0800a288 <__errno>:
 800a288:	4b01      	ldr	r3, [pc, #4]	; (800a290 <__errno+0x8>)
 800a28a:	6818      	ldr	r0, [r3, #0]
 800a28c:	4770      	bx	lr
 800a28e:	bf00      	nop
 800a290:	20000088 	.word	0x20000088

0800a294 <__libc_init_array>:
 800a294:	b570      	push	{r4, r5, r6, lr}
 800a296:	4d0d      	ldr	r5, [pc, #52]	; (800a2cc <__libc_init_array+0x38>)
 800a298:	4c0d      	ldr	r4, [pc, #52]	; (800a2d0 <__libc_init_array+0x3c>)
 800a29a:	1b64      	subs	r4, r4, r5
 800a29c:	10a4      	asrs	r4, r4, #2
 800a29e:	2600      	movs	r6, #0
 800a2a0:	42a6      	cmp	r6, r4
 800a2a2:	d109      	bne.n	800a2b8 <__libc_init_array+0x24>
 800a2a4:	4d0b      	ldr	r5, [pc, #44]	; (800a2d4 <__libc_init_array+0x40>)
 800a2a6:	4c0c      	ldr	r4, [pc, #48]	; (800a2d8 <__libc_init_array+0x44>)
 800a2a8:	f000 f938 	bl	800a51c <_init>
 800a2ac:	1b64      	subs	r4, r4, r5
 800a2ae:	10a4      	asrs	r4, r4, #2
 800a2b0:	2600      	movs	r6, #0
 800a2b2:	42a6      	cmp	r6, r4
 800a2b4:	d105      	bne.n	800a2c2 <__libc_init_array+0x2e>
 800a2b6:	bd70      	pop	{r4, r5, r6, pc}
 800a2b8:	f855 3b04 	ldr.w	r3, [r5], #4
 800a2bc:	4798      	blx	r3
 800a2be:	3601      	adds	r6, #1
 800a2c0:	e7ee      	b.n	800a2a0 <__libc_init_array+0xc>
 800a2c2:	f855 3b04 	ldr.w	r3, [r5], #4
 800a2c6:	4798      	blx	r3
 800a2c8:	3601      	adds	r6, #1
 800a2ca:	e7f2      	b.n	800a2b2 <__libc_init_array+0x1e>
 800a2cc:	0800a840 	.word	0x0800a840
 800a2d0:	0800a840 	.word	0x0800a840
 800a2d4:	0800a840 	.word	0x0800a840
 800a2d8:	0800a848 	.word	0x0800a848

0800a2dc <__retarget_lock_acquire_recursive>:
 800a2dc:	4770      	bx	lr

0800a2de <__retarget_lock_release_recursive>:
 800a2de:	4770      	bx	lr

0800a2e0 <memcpy>:
 800a2e0:	440a      	add	r2, r1
 800a2e2:	4291      	cmp	r1, r2
 800a2e4:	f100 33ff 	add.w	r3, r0, #4294967295
 800a2e8:	d100      	bne.n	800a2ec <memcpy+0xc>
 800a2ea:	4770      	bx	lr
 800a2ec:	b510      	push	{r4, lr}
 800a2ee:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a2f2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a2f6:	4291      	cmp	r1, r2
 800a2f8:	d1f9      	bne.n	800a2ee <memcpy+0xe>
 800a2fa:	bd10      	pop	{r4, pc}

0800a2fc <_free_r>:
 800a2fc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a2fe:	2900      	cmp	r1, #0
 800a300:	d044      	beq.n	800a38c <_free_r+0x90>
 800a302:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a306:	9001      	str	r0, [sp, #4]
 800a308:	2b00      	cmp	r3, #0
 800a30a:	f1a1 0404 	sub.w	r4, r1, #4
 800a30e:	bfb8      	it	lt
 800a310:	18e4      	addlt	r4, r4, r3
 800a312:	f000 f8df 	bl	800a4d4 <__malloc_lock>
 800a316:	4a1e      	ldr	r2, [pc, #120]	; (800a390 <_free_r+0x94>)
 800a318:	9801      	ldr	r0, [sp, #4]
 800a31a:	6813      	ldr	r3, [r2, #0]
 800a31c:	b933      	cbnz	r3, 800a32c <_free_r+0x30>
 800a31e:	6063      	str	r3, [r4, #4]
 800a320:	6014      	str	r4, [r2, #0]
 800a322:	b003      	add	sp, #12
 800a324:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a328:	f000 b8da 	b.w	800a4e0 <__malloc_unlock>
 800a32c:	42a3      	cmp	r3, r4
 800a32e:	d908      	bls.n	800a342 <_free_r+0x46>
 800a330:	6825      	ldr	r5, [r4, #0]
 800a332:	1961      	adds	r1, r4, r5
 800a334:	428b      	cmp	r3, r1
 800a336:	bf01      	itttt	eq
 800a338:	6819      	ldreq	r1, [r3, #0]
 800a33a:	685b      	ldreq	r3, [r3, #4]
 800a33c:	1949      	addeq	r1, r1, r5
 800a33e:	6021      	streq	r1, [r4, #0]
 800a340:	e7ed      	b.n	800a31e <_free_r+0x22>
 800a342:	461a      	mov	r2, r3
 800a344:	685b      	ldr	r3, [r3, #4]
 800a346:	b10b      	cbz	r3, 800a34c <_free_r+0x50>
 800a348:	42a3      	cmp	r3, r4
 800a34a:	d9fa      	bls.n	800a342 <_free_r+0x46>
 800a34c:	6811      	ldr	r1, [r2, #0]
 800a34e:	1855      	adds	r5, r2, r1
 800a350:	42a5      	cmp	r5, r4
 800a352:	d10b      	bne.n	800a36c <_free_r+0x70>
 800a354:	6824      	ldr	r4, [r4, #0]
 800a356:	4421      	add	r1, r4
 800a358:	1854      	adds	r4, r2, r1
 800a35a:	42a3      	cmp	r3, r4
 800a35c:	6011      	str	r1, [r2, #0]
 800a35e:	d1e0      	bne.n	800a322 <_free_r+0x26>
 800a360:	681c      	ldr	r4, [r3, #0]
 800a362:	685b      	ldr	r3, [r3, #4]
 800a364:	6053      	str	r3, [r2, #4]
 800a366:	440c      	add	r4, r1
 800a368:	6014      	str	r4, [r2, #0]
 800a36a:	e7da      	b.n	800a322 <_free_r+0x26>
 800a36c:	d902      	bls.n	800a374 <_free_r+0x78>
 800a36e:	230c      	movs	r3, #12
 800a370:	6003      	str	r3, [r0, #0]
 800a372:	e7d6      	b.n	800a322 <_free_r+0x26>
 800a374:	6825      	ldr	r5, [r4, #0]
 800a376:	1961      	adds	r1, r4, r5
 800a378:	428b      	cmp	r3, r1
 800a37a:	bf04      	itt	eq
 800a37c:	6819      	ldreq	r1, [r3, #0]
 800a37e:	685b      	ldreq	r3, [r3, #4]
 800a380:	6063      	str	r3, [r4, #4]
 800a382:	bf04      	itt	eq
 800a384:	1949      	addeq	r1, r1, r5
 800a386:	6021      	streq	r1, [r4, #0]
 800a388:	6054      	str	r4, [r2, #4]
 800a38a:	e7ca      	b.n	800a322 <_free_r+0x26>
 800a38c:	b003      	add	sp, #12
 800a38e:	bd30      	pop	{r4, r5, pc}
 800a390:	20001bc8 	.word	0x20001bc8

0800a394 <sbrk_aligned>:
 800a394:	b570      	push	{r4, r5, r6, lr}
 800a396:	4e0e      	ldr	r6, [pc, #56]	; (800a3d0 <sbrk_aligned+0x3c>)
 800a398:	460c      	mov	r4, r1
 800a39a:	6831      	ldr	r1, [r6, #0]
 800a39c:	4605      	mov	r5, r0
 800a39e:	b911      	cbnz	r1, 800a3a6 <sbrk_aligned+0x12>
 800a3a0:	f000 f8ac 	bl	800a4fc <_sbrk_r>
 800a3a4:	6030      	str	r0, [r6, #0]
 800a3a6:	4621      	mov	r1, r4
 800a3a8:	4628      	mov	r0, r5
 800a3aa:	f000 f8a7 	bl	800a4fc <_sbrk_r>
 800a3ae:	1c43      	adds	r3, r0, #1
 800a3b0:	d00a      	beq.n	800a3c8 <sbrk_aligned+0x34>
 800a3b2:	1cc4      	adds	r4, r0, #3
 800a3b4:	f024 0403 	bic.w	r4, r4, #3
 800a3b8:	42a0      	cmp	r0, r4
 800a3ba:	d007      	beq.n	800a3cc <sbrk_aligned+0x38>
 800a3bc:	1a21      	subs	r1, r4, r0
 800a3be:	4628      	mov	r0, r5
 800a3c0:	f000 f89c 	bl	800a4fc <_sbrk_r>
 800a3c4:	3001      	adds	r0, #1
 800a3c6:	d101      	bne.n	800a3cc <sbrk_aligned+0x38>
 800a3c8:	f04f 34ff 	mov.w	r4, #4294967295
 800a3cc:	4620      	mov	r0, r4
 800a3ce:	bd70      	pop	{r4, r5, r6, pc}
 800a3d0:	20001bcc 	.word	0x20001bcc

0800a3d4 <_malloc_r>:
 800a3d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a3d8:	1ccd      	adds	r5, r1, #3
 800a3da:	f025 0503 	bic.w	r5, r5, #3
 800a3de:	3508      	adds	r5, #8
 800a3e0:	2d0c      	cmp	r5, #12
 800a3e2:	bf38      	it	cc
 800a3e4:	250c      	movcc	r5, #12
 800a3e6:	2d00      	cmp	r5, #0
 800a3e8:	4607      	mov	r7, r0
 800a3ea:	db01      	blt.n	800a3f0 <_malloc_r+0x1c>
 800a3ec:	42a9      	cmp	r1, r5
 800a3ee:	d905      	bls.n	800a3fc <_malloc_r+0x28>
 800a3f0:	230c      	movs	r3, #12
 800a3f2:	603b      	str	r3, [r7, #0]
 800a3f4:	2600      	movs	r6, #0
 800a3f6:	4630      	mov	r0, r6
 800a3f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a3fc:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800a4d0 <_malloc_r+0xfc>
 800a400:	f000 f868 	bl	800a4d4 <__malloc_lock>
 800a404:	f8d8 3000 	ldr.w	r3, [r8]
 800a408:	461c      	mov	r4, r3
 800a40a:	bb5c      	cbnz	r4, 800a464 <_malloc_r+0x90>
 800a40c:	4629      	mov	r1, r5
 800a40e:	4638      	mov	r0, r7
 800a410:	f7ff ffc0 	bl	800a394 <sbrk_aligned>
 800a414:	1c43      	adds	r3, r0, #1
 800a416:	4604      	mov	r4, r0
 800a418:	d155      	bne.n	800a4c6 <_malloc_r+0xf2>
 800a41a:	f8d8 4000 	ldr.w	r4, [r8]
 800a41e:	4626      	mov	r6, r4
 800a420:	2e00      	cmp	r6, #0
 800a422:	d145      	bne.n	800a4b0 <_malloc_r+0xdc>
 800a424:	2c00      	cmp	r4, #0
 800a426:	d048      	beq.n	800a4ba <_malloc_r+0xe6>
 800a428:	6823      	ldr	r3, [r4, #0]
 800a42a:	4631      	mov	r1, r6
 800a42c:	4638      	mov	r0, r7
 800a42e:	eb04 0903 	add.w	r9, r4, r3
 800a432:	f000 f863 	bl	800a4fc <_sbrk_r>
 800a436:	4581      	cmp	r9, r0
 800a438:	d13f      	bne.n	800a4ba <_malloc_r+0xe6>
 800a43a:	6821      	ldr	r1, [r4, #0]
 800a43c:	1a6d      	subs	r5, r5, r1
 800a43e:	4629      	mov	r1, r5
 800a440:	4638      	mov	r0, r7
 800a442:	f7ff ffa7 	bl	800a394 <sbrk_aligned>
 800a446:	3001      	adds	r0, #1
 800a448:	d037      	beq.n	800a4ba <_malloc_r+0xe6>
 800a44a:	6823      	ldr	r3, [r4, #0]
 800a44c:	442b      	add	r3, r5
 800a44e:	6023      	str	r3, [r4, #0]
 800a450:	f8d8 3000 	ldr.w	r3, [r8]
 800a454:	2b00      	cmp	r3, #0
 800a456:	d038      	beq.n	800a4ca <_malloc_r+0xf6>
 800a458:	685a      	ldr	r2, [r3, #4]
 800a45a:	42a2      	cmp	r2, r4
 800a45c:	d12b      	bne.n	800a4b6 <_malloc_r+0xe2>
 800a45e:	2200      	movs	r2, #0
 800a460:	605a      	str	r2, [r3, #4]
 800a462:	e00f      	b.n	800a484 <_malloc_r+0xb0>
 800a464:	6822      	ldr	r2, [r4, #0]
 800a466:	1b52      	subs	r2, r2, r5
 800a468:	d41f      	bmi.n	800a4aa <_malloc_r+0xd6>
 800a46a:	2a0b      	cmp	r2, #11
 800a46c:	d917      	bls.n	800a49e <_malloc_r+0xca>
 800a46e:	1961      	adds	r1, r4, r5
 800a470:	42a3      	cmp	r3, r4
 800a472:	6025      	str	r5, [r4, #0]
 800a474:	bf18      	it	ne
 800a476:	6059      	strne	r1, [r3, #4]
 800a478:	6863      	ldr	r3, [r4, #4]
 800a47a:	bf08      	it	eq
 800a47c:	f8c8 1000 	streq.w	r1, [r8]
 800a480:	5162      	str	r2, [r4, r5]
 800a482:	604b      	str	r3, [r1, #4]
 800a484:	4638      	mov	r0, r7
 800a486:	f104 060b 	add.w	r6, r4, #11
 800a48a:	f000 f829 	bl	800a4e0 <__malloc_unlock>
 800a48e:	f026 0607 	bic.w	r6, r6, #7
 800a492:	1d23      	adds	r3, r4, #4
 800a494:	1af2      	subs	r2, r6, r3
 800a496:	d0ae      	beq.n	800a3f6 <_malloc_r+0x22>
 800a498:	1b9b      	subs	r3, r3, r6
 800a49a:	50a3      	str	r3, [r4, r2]
 800a49c:	e7ab      	b.n	800a3f6 <_malloc_r+0x22>
 800a49e:	42a3      	cmp	r3, r4
 800a4a0:	6862      	ldr	r2, [r4, #4]
 800a4a2:	d1dd      	bne.n	800a460 <_malloc_r+0x8c>
 800a4a4:	f8c8 2000 	str.w	r2, [r8]
 800a4a8:	e7ec      	b.n	800a484 <_malloc_r+0xb0>
 800a4aa:	4623      	mov	r3, r4
 800a4ac:	6864      	ldr	r4, [r4, #4]
 800a4ae:	e7ac      	b.n	800a40a <_malloc_r+0x36>
 800a4b0:	4634      	mov	r4, r6
 800a4b2:	6876      	ldr	r6, [r6, #4]
 800a4b4:	e7b4      	b.n	800a420 <_malloc_r+0x4c>
 800a4b6:	4613      	mov	r3, r2
 800a4b8:	e7cc      	b.n	800a454 <_malloc_r+0x80>
 800a4ba:	230c      	movs	r3, #12
 800a4bc:	603b      	str	r3, [r7, #0]
 800a4be:	4638      	mov	r0, r7
 800a4c0:	f000 f80e 	bl	800a4e0 <__malloc_unlock>
 800a4c4:	e797      	b.n	800a3f6 <_malloc_r+0x22>
 800a4c6:	6025      	str	r5, [r4, #0]
 800a4c8:	e7dc      	b.n	800a484 <_malloc_r+0xb0>
 800a4ca:	605b      	str	r3, [r3, #4]
 800a4cc:	deff      	udf	#255	; 0xff
 800a4ce:	bf00      	nop
 800a4d0:	20001bc8 	.word	0x20001bc8

0800a4d4 <__malloc_lock>:
 800a4d4:	4801      	ldr	r0, [pc, #4]	; (800a4dc <__malloc_lock+0x8>)
 800a4d6:	f7ff bf01 	b.w	800a2dc <__retarget_lock_acquire_recursive>
 800a4da:	bf00      	nop
 800a4dc:	20001bc4 	.word	0x20001bc4

0800a4e0 <__malloc_unlock>:
 800a4e0:	4801      	ldr	r0, [pc, #4]	; (800a4e8 <__malloc_unlock+0x8>)
 800a4e2:	f7ff befc 	b.w	800a2de <__retarget_lock_release_recursive>
 800a4e6:	bf00      	nop
 800a4e8:	20001bc4 	.word	0x20001bc4

0800a4ec <_malloc_usable_size_r>:
 800a4ec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a4f0:	1f18      	subs	r0, r3, #4
 800a4f2:	2b00      	cmp	r3, #0
 800a4f4:	bfbc      	itt	lt
 800a4f6:	580b      	ldrlt	r3, [r1, r0]
 800a4f8:	18c0      	addlt	r0, r0, r3
 800a4fa:	4770      	bx	lr

0800a4fc <_sbrk_r>:
 800a4fc:	b538      	push	{r3, r4, r5, lr}
 800a4fe:	4d06      	ldr	r5, [pc, #24]	; (800a518 <_sbrk_r+0x1c>)
 800a500:	2300      	movs	r3, #0
 800a502:	4604      	mov	r4, r0
 800a504:	4608      	mov	r0, r1
 800a506:	602b      	str	r3, [r5, #0]
 800a508:	f7fb fb92 	bl	8005c30 <_sbrk>
 800a50c:	1c43      	adds	r3, r0, #1
 800a50e:	d102      	bne.n	800a516 <_sbrk_r+0x1a>
 800a510:	682b      	ldr	r3, [r5, #0]
 800a512:	b103      	cbz	r3, 800a516 <_sbrk_r+0x1a>
 800a514:	6023      	str	r3, [r4, #0]
 800a516:	bd38      	pop	{r3, r4, r5, pc}
 800a518:	20001bc0 	.word	0x20001bc0

0800a51c <_init>:
 800a51c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a51e:	bf00      	nop
 800a520:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a522:	bc08      	pop	{r3}
 800a524:	469e      	mov	lr, r3
 800a526:	4770      	bx	lr

0800a528 <_fini>:
 800a528:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a52a:	bf00      	nop
 800a52c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a52e:	bc08      	pop	{r3}
 800a530:	469e      	mov	lr, r3
 800a532:	4770      	bx	lr
