Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot fifo_tb_top_behav xil_defaultlib.fifo_tb_top xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4099] "H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_pkg.sv" Line 11. Module fifo_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_pkg.sv" Line 11. Module fifo_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv" Line 8. Module fifo_test_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv" Line 8. Module fifo_test_pkg doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_fifo_test_pkg_sv_184790964...
Compiling package xil_defaultlib.uvm_pkg
Compiling package std.std
Compiling package xil_defaultlib.fifo_pkg
Compiling package xil_defaultlib.fifo_test_pkg
Compiling module xil_defaultlib.driver_cb
Compiling module xil_defaultlib.monitor_cb
Compiling module xil_defaultlib.fifo_if_default
Compiling module xil_defaultlib.sync_fifo_default
Compiling module xil_defaultlib.fifo_tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_tb_top_behav
