# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1 \
    name SocketTable_0_theirIP_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_0_theirIP_V \
    op interface \
    ports { SocketTable_0_theirIP_V { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2 \
    name SocketTable_1_theirIP_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_1_theirIP_V \
    op interface \
    ports { SocketTable_1_theirIP_V { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3 \
    name SocketTable_2_theirIP_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_2_theirIP_V \
    op interface \
    ports { SocketTable_2_theirIP_V { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4 \
    name SocketTable_3_theirIP_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_3_theirIP_V \
    op interface \
    ports { SocketTable_3_theirIP_V { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5 \
    name SocketTable_4_theirIP_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_4_theirIP_V \
    op interface \
    ports { SocketTable_4_theirIP_V { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6 \
    name SocketTable_5_theirIP_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_5_theirIP_V \
    op interface \
    ports { SocketTable_5_theirIP_V { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7 \
    name SocketTable_6_theirIP_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_6_theirIP_V \
    op interface \
    ports { SocketTable_6_theirIP_V { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8 \
    name SocketTable_7_theirIP_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_7_theirIP_V \
    op interface \
    ports { SocketTable_7_theirIP_V { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9 \
    name SocketTable_8_theirIP_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_8_theirIP_V \
    op interface \
    ports { SocketTable_8_theirIP_V { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10 \
    name SocketTable_9_theirIP_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_9_theirIP_V \
    op interface \
    ports { SocketTable_9_theirIP_V { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 11 \
    name SocketTable_10_theirIP_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_10_theirIP_V \
    op interface \
    ports { SocketTable_10_theirIP_V { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 12 \
    name SocketTable_11_theirIP_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_11_theirIP_V \
    op interface \
    ports { SocketTable_11_theirIP_V { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13 \
    name SocketTable_12_theirIP_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_12_theirIP_V \
    op interface \
    ports { SocketTable_12_theirIP_V { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 14 \
    name SocketTable_13_theirIP_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_13_theirIP_V \
    op interface \
    ports { SocketTable_13_theirIP_V { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 15 \
    name SocketTable_14_theirIP_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_14_theirIP_V \
    op interface \
    ports { SocketTable_14_theirIP_V { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16 \
    name SocketTable_15_theirIP_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_15_theirIP_V \
    op interface \
    ports { SocketTable_15_theirIP_V { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 17 \
    name SocketTable_0_theirPort_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_0_theirPort_V \
    op interface \
    ports { SocketTable_0_theirPort_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 18 \
    name SocketTable_1_theirPort_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_1_theirPort_V \
    op interface \
    ports { SocketTable_1_theirPort_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 19 \
    name SocketTable_2_theirPort_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_2_theirPort_V \
    op interface \
    ports { SocketTable_2_theirPort_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20 \
    name SocketTable_3_theirPort_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_3_theirPort_V \
    op interface \
    ports { SocketTable_3_theirPort_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 21 \
    name SocketTable_4_theirPort_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_4_theirPort_V \
    op interface \
    ports { SocketTable_4_theirPort_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 22 \
    name SocketTable_5_theirPort_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_5_theirPort_V \
    op interface \
    ports { SocketTable_5_theirPort_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 23 \
    name SocketTable_6_theirPort_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_6_theirPort_V \
    op interface \
    ports { SocketTable_6_theirPort_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 24 \
    name SocketTable_7_theirPort_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_7_theirPort_V \
    op interface \
    ports { SocketTable_7_theirPort_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 25 \
    name SocketTable_8_theirPort_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_8_theirPort_V \
    op interface \
    ports { SocketTable_8_theirPort_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 26 \
    name SocketTable_9_theirPort_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_9_theirPort_V \
    op interface \
    ports { SocketTable_9_theirPort_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 27 \
    name SocketTable_10_theirPort_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_10_theirPort_V \
    op interface \
    ports { SocketTable_10_theirPort_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 28 \
    name SocketTable_11_theirPort_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_11_theirPort_V \
    op interface \
    ports { SocketTable_11_theirPort_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 29 \
    name SocketTable_12_theirPort_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_12_theirPort_V \
    op interface \
    ports { SocketTable_12_theirPort_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 30 \
    name SocketTable_13_theirPort_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_13_theirPort_V \
    op interface \
    ports { SocketTable_13_theirPort_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 31 \
    name SocketTable_14_theirPort_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_14_theirPort_V \
    op interface \
    ports { SocketTable_14_theirPort_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 32 \
    name SocketTable_15_theirPort_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_15_theirPort_V \
    op interface \
    ports { SocketTable_15_theirPort_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 33 \
    name SocketTable_0_myPort_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_0_myPort_V \
    op interface \
    ports { SocketTable_0_myPort_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 34 \
    name SocketTable_1_myPort_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_1_myPort_V \
    op interface \
    ports { SocketTable_1_myPort_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 35 \
    name SocketTable_2_myPort_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_2_myPort_V \
    op interface \
    ports { SocketTable_2_myPort_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 36 \
    name SocketTable_3_myPort_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_3_myPort_V \
    op interface \
    ports { SocketTable_3_myPort_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 37 \
    name SocketTable_4_myPort_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_4_myPort_V \
    op interface \
    ports { SocketTable_4_myPort_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 38 \
    name SocketTable_5_myPort_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_5_myPort_V \
    op interface \
    ports { SocketTable_5_myPort_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39 \
    name SocketTable_6_myPort_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_6_myPort_V \
    op interface \
    ports { SocketTable_6_myPort_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40 \
    name SocketTable_7_myPort_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_7_myPort_V \
    op interface \
    ports { SocketTable_7_myPort_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 41 \
    name SocketTable_8_myPort_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_8_myPort_V \
    op interface \
    ports { SocketTable_8_myPort_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 42 \
    name SocketTable_9_myPort_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_9_myPort_V \
    op interface \
    ports { SocketTable_9_myPort_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 43 \
    name SocketTable_10_myPort_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_10_myPort_V \
    op interface \
    ports { SocketTable_10_myPort_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 44 \
    name SocketTable_11_myPort_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_11_myPort_V \
    op interface \
    ports { SocketTable_11_myPort_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 45 \
    name SocketTable_12_myPort_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_12_myPort_V \
    op interface \
    ports { SocketTable_12_myPort_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 46 \
    name SocketTable_13_myPort_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_13_myPort_V \
    op interface \
    ports { SocketTable_13_myPort_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 47 \
    name SocketTable_14_myPort_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_14_myPort_V \
    op interface \
    ports { SocketTable_14_myPort_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 48 \
    name SocketTable_15_myPort_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_15_myPort_V \
    op interface \
    ports { SocketTable_15_myPort_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 49 \
    name SocketTable_0_valid_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_0_valid_V \
    op interface \
    ports { SocketTable_0_valid_V { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 50 \
    name SocketTable_1_valid_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_1_valid_V \
    op interface \
    ports { SocketTable_1_valid_V { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 51 \
    name SocketTable_2_valid_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_2_valid_V \
    op interface \
    ports { SocketTable_2_valid_V { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 52 \
    name SocketTable_3_valid_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_3_valid_V \
    op interface \
    ports { SocketTable_3_valid_V { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 53 \
    name SocketTable_4_valid_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_4_valid_V \
    op interface \
    ports { SocketTable_4_valid_V { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 54 \
    name SocketTable_5_valid_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_5_valid_V \
    op interface \
    ports { SocketTable_5_valid_V { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 55 \
    name SocketTable_6_valid_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_6_valid_V \
    op interface \
    ports { SocketTable_6_valid_V { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 56 \
    name SocketTable_7_valid_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_7_valid_V \
    op interface \
    ports { SocketTable_7_valid_V { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 57 \
    name SocketTable_8_valid_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_8_valid_V \
    op interface \
    ports { SocketTable_8_valid_V { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 58 \
    name SocketTable_9_valid_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_9_valid_V \
    op interface \
    ports { SocketTable_9_valid_V { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 59 \
    name SocketTable_10_valid_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_10_valid_V \
    op interface \
    ports { SocketTable_10_valid_V { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 60 \
    name SocketTable_11_valid_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_11_valid_V \
    op interface \
    ports { SocketTable_11_valid_V { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 61 \
    name SocketTable_12_valid_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_12_valid_V \
    op interface \
    ports { SocketTable_12_valid_V { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 62 \
    name SocketTable_13_valid_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_13_valid_V \
    op interface \
    ports { SocketTable_13_valid_V { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 63 \
    name SocketTable_14_valid_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_14_valid_V \
    op interface \
    ports { SocketTable_14_valid_V { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 64 \
    name SocketTable_15_valid_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_15_valid_V \
    op interface \
    ports { SocketTable_15_valid_V { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 65 \
    name SocketTable_0_theirIP_V_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_0_theirIP_V_out \
    op interface \
    ports { SocketTable_0_theirIP_V_out_din { O 32 vector } SocketTable_0_theirIP_V_out_full_n { I 1 bit } SocketTable_0_theirIP_V_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 66 \
    name SocketTable_1_theirIP_V_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_1_theirIP_V_out \
    op interface \
    ports { SocketTable_1_theirIP_V_out_din { O 32 vector } SocketTable_1_theirIP_V_out_full_n { I 1 bit } SocketTable_1_theirIP_V_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 67 \
    name SocketTable_2_theirIP_V_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_2_theirIP_V_out \
    op interface \
    ports { SocketTable_2_theirIP_V_out_din { O 32 vector } SocketTable_2_theirIP_V_out_full_n { I 1 bit } SocketTable_2_theirIP_V_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 68 \
    name SocketTable_3_theirIP_V_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_3_theirIP_V_out \
    op interface \
    ports { SocketTable_3_theirIP_V_out_din { O 32 vector } SocketTable_3_theirIP_V_out_full_n { I 1 bit } SocketTable_3_theirIP_V_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 69 \
    name SocketTable_4_theirIP_V_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_4_theirIP_V_out \
    op interface \
    ports { SocketTable_4_theirIP_V_out_din { O 32 vector } SocketTable_4_theirIP_V_out_full_n { I 1 bit } SocketTable_4_theirIP_V_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 70 \
    name SocketTable_5_theirIP_V_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_5_theirIP_V_out \
    op interface \
    ports { SocketTable_5_theirIP_V_out_din { O 32 vector } SocketTable_5_theirIP_V_out_full_n { I 1 bit } SocketTable_5_theirIP_V_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 71 \
    name SocketTable_6_theirIP_V_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_6_theirIP_V_out \
    op interface \
    ports { SocketTable_6_theirIP_V_out_din { O 32 vector } SocketTable_6_theirIP_V_out_full_n { I 1 bit } SocketTable_6_theirIP_V_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 72 \
    name SocketTable_7_theirIP_V_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_7_theirIP_V_out \
    op interface \
    ports { SocketTable_7_theirIP_V_out_din { O 32 vector } SocketTable_7_theirIP_V_out_full_n { I 1 bit } SocketTable_7_theirIP_V_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 73 \
    name SocketTable_8_theirIP_V_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_8_theirIP_V_out \
    op interface \
    ports { SocketTable_8_theirIP_V_out_din { O 32 vector } SocketTable_8_theirIP_V_out_full_n { I 1 bit } SocketTable_8_theirIP_V_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 74 \
    name SocketTable_9_theirIP_V_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_9_theirIP_V_out \
    op interface \
    ports { SocketTable_9_theirIP_V_out_din { O 32 vector } SocketTable_9_theirIP_V_out_full_n { I 1 bit } SocketTable_9_theirIP_V_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 75 \
    name SocketTable_10_theirIP_V_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_10_theirIP_V_out \
    op interface \
    ports { SocketTable_10_theirIP_V_out_din { O 32 vector } SocketTable_10_theirIP_V_out_full_n { I 1 bit } SocketTable_10_theirIP_V_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 76 \
    name SocketTable_11_theirIP_V_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_11_theirIP_V_out \
    op interface \
    ports { SocketTable_11_theirIP_V_out_din { O 32 vector } SocketTable_11_theirIP_V_out_full_n { I 1 bit } SocketTable_11_theirIP_V_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 77 \
    name SocketTable_12_theirIP_V_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_12_theirIP_V_out \
    op interface \
    ports { SocketTable_12_theirIP_V_out_din { O 32 vector } SocketTable_12_theirIP_V_out_full_n { I 1 bit } SocketTable_12_theirIP_V_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 78 \
    name SocketTable_13_theirIP_V_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_13_theirIP_V_out \
    op interface \
    ports { SocketTable_13_theirIP_V_out_din { O 32 vector } SocketTable_13_theirIP_V_out_full_n { I 1 bit } SocketTable_13_theirIP_V_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 79 \
    name SocketTable_14_theirIP_V_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_14_theirIP_V_out \
    op interface \
    ports { SocketTable_14_theirIP_V_out_din { O 32 vector } SocketTable_14_theirIP_V_out_full_n { I 1 bit } SocketTable_14_theirIP_V_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 80 \
    name SocketTable_15_theirIP_V_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_15_theirIP_V_out \
    op interface \
    ports { SocketTable_15_theirIP_V_out_din { O 32 vector } SocketTable_15_theirIP_V_out_full_n { I 1 bit } SocketTable_15_theirIP_V_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 81 \
    name SocketTable_0_theirPort_V_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_0_theirPort_V_out \
    op interface \
    ports { SocketTable_0_theirPort_V_out_din { O 16 vector } SocketTable_0_theirPort_V_out_full_n { I 1 bit } SocketTable_0_theirPort_V_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 82 \
    name SocketTable_1_theirPort_V_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_1_theirPort_V_out \
    op interface \
    ports { SocketTable_1_theirPort_V_out_din { O 16 vector } SocketTable_1_theirPort_V_out_full_n { I 1 bit } SocketTable_1_theirPort_V_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 83 \
    name SocketTable_2_theirPort_V_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_2_theirPort_V_out \
    op interface \
    ports { SocketTable_2_theirPort_V_out_din { O 16 vector } SocketTable_2_theirPort_V_out_full_n { I 1 bit } SocketTable_2_theirPort_V_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 84 \
    name SocketTable_3_theirPort_V_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_3_theirPort_V_out \
    op interface \
    ports { SocketTable_3_theirPort_V_out_din { O 16 vector } SocketTable_3_theirPort_V_out_full_n { I 1 bit } SocketTable_3_theirPort_V_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 85 \
    name SocketTable_4_theirPort_V_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_4_theirPort_V_out \
    op interface \
    ports { SocketTable_4_theirPort_V_out_din { O 16 vector } SocketTable_4_theirPort_V_out_full_n { I 1 bit } SocketTable_4_theirPort_V_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 86 \
    name SocketTable_5_theirPort_V_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_5_theirPort_V_out \
    op interface \
    ports { SocketTable_5_theirPort_V_out_din { O 16 vector } SocketTable_5_theirPort_V_out_full_n { I 1 bit } SocketTable_5_theirPort_V_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 87 \
    name SocketTable_6_theirPort_V_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_6_theirPort_V_out \
    op interface \
    ports { SocketTable_6_theirPort_V_out_din { O 16 vector } SocketTable_6_theirPort_V_out_full_n { I 1 bit } SocketTable_6_theirPort_V_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 88 \
    name SocketTable_7_theirPort_V_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_7_theirPort_V_out \
    op interface \
    ports { SocketTable_7_theirPort_V_out_din { O 16 vector } SocketTable_7_theirPort_V_out_full_n { I 1 bit } SocketTable_7_theirPort_V_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 89 \
    name SocketTable_8_theirPort_V_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_8_theirPort_V_out \
    op interface \
    ports { SocketTable_8_theirPort_V_out_din { O 16 vector } SocketTable_8_theirPort_V_out_full_n { I 1 bit } SocketTable_8_theirPort_V_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 90 \
    name SocketTable_9_theirPort_V_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_9_theirPort_V_out \
    op interface \
    ports { SocketTable_9_theirPort_V_out_din { O 16 vector } SocketTable_9_theirPort_V_out_full_n { I 1 bit } SocketTable_9_theirPort_V_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 91 \
    name SocketTable_10_theirPort_V_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_10_theirPort_V_out \
    op interface \
    ports { SocketTable_10_theirPort_V_out_din { O 16 vector } SocketTable_10_theirPort_V_out_full_n { I 1 bit } SocketTable_10_theirPort_V_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 92 \
    name SocketTable_11_theirPort_V_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_11_theirPort_V_out \
    op interface \
    ports { SocketTable_11_theirPort_V_out_din { O 16 vector } SocketTable_11_theirPort_V_out_full_n { I 1 bit } SocketTable_11_theirPort_V_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 93 \
    name SocketTable_12_theirPort_V_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_12_theirPort_V_out \
    op interface \
    ports { SocketTable_12_theirPort_V_out_din { O 16 vector } SocketTable_12_theirPort_V_out_full_n { I 1 bit } SocketTable_12_theirPort_V_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 94 \
    name SocketTable_13_theirPort_V_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_13_theirPort_V_out \
    op interface \
    ports { SocketTable_13_theirPort_V_out_din { O 16 vector } SocketTable_13_theirPort_V_out_full_n { I 1 bit } SocketTable_13_theirPort_V_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 95 \
    name SocketTable_14_theirPort_V_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_14_theirPort_V_out \
    op interface \
    ports { SocketTable_14_theirPort_V_out_din { O 16 vector } SocketTable_14_theirPort_V_out_full_n { I 1 bit } SocketTable_14_theirPort_V_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 96 \
    name SocketTable_15_theirPort_V_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_15_theirPort_V_out \
    op interface \
    ports { SocketTable_15_theirPort_V_out_din { O 16 vector } SocketTable_15_theirPort_V_out_full_n { I 1 bit } SocketTable_15_theirPort_V_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 97 \
    name SocketTable_0_myPort_V_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_0_myPort_V_out \
    op interface \
    ports { SocketTable_0_myPort_V_out_din { O 16 vector } SocketTable_0_myPort_V_out_full_n { I 1 bit } SocketTable_0_myPort_V_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 98 \
    name SocketTable_1_myPort_V_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_1_myPort_V_out \
    op interface \
    ports { SocketTable_1_myPort_V_out_din { O 16 vector } SocketTable_1_myPort_V_out_full_n { I 1 bit } SocketTable_1_myPort_V_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 99 \
    name SocketTable_2_myPort_V_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_2_myPort_V_out \
    op interface \
    ports { SocketTable_2_myPort_V_out_din { O 16 vector } SocketTable_2_myPort_V_out_full_n { I 1 bit } SocketTable_2_myPort_V_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 100 \
    name SocketTable_3_myPort_V_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_3_myPort_V_out \
    op interface \
    ports { SocketTable_3_myPort_V_out_din { O 16 vector } SocketTable_3_myPort_V_out_full_n { I 1 bit } SocketTable_3_myPort_V_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 101 \
    name SocketTable_4_myPort_V_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_4_myPort_V_out \
    op interface \
    ports { SocketTable_4_myPort_V_out_din { O 16 vector } SocketTable_4_myPort_V_out_full_n { I 1 bit } SocketTable_4_myPort_V_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 102 \
    name SocketTable_5_myPort_V_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_5_myPort_V_out \
    op interface \
    ports { SocketTable_5_myPort_V_out_din { O 16 vector } SocketTable_5_myPort_V_out_full_n { I 1 bit } SocketTable_5_myPort_V_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 103 \
    name SocketTable_6_myPort_V_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_6_myPort_V_out \
    op interface \
    ports { SocketTable_6_myPort_V_out_din { O 16 vector } SocketTable_6_myPort_V_out_full_n { I 1 bit } SocketTable_6_myPort_V_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 104 \
    name SocketTable_7_myPort_V_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_7_myPort_V_out \
    op interface \
    ports { SocketTable_7_myPort_V_out_din { O 16 vector } SocketTable_7_myPort_V_out_full_n { I 1 bit } SocketTable_7_myPort_V_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 105 \
    name SocketTable_8_myPort_V_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_8_myPort_V_out \
    op interface \
    ports { SocketTable_8_myPort_V_out_din { O 16 vector } SocketTable_8_myPort_V_out_full_n { I 1 bit } SocketTable_8_myPort_V_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 106 \
    name SocketTable_9_myPort_V_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_9_myPort_V_out \
    op interface \
    ports { SocketTable_9_myPort_V_out_din { O 16 vector } SocketTable_9_myPort_V_out_full_n { I 1 bit } SocketTable_9_myPort_V_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 107 \
    name SocketTable_10_myPort_V_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_10_myPort_V_out \
    op interface \
    ports { SocketTable_10_myPort_V_out_din { O 16 vector } SocketTable_10_myPort_V_out_full_n { I 1 bit } SocketTable_10_myPort_V_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 108 \
    name SocketTable_11_myPort_V_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_11_myPort_V_out \
    op interface \
    ports { SocketTable_11_myPort_V_out_din { O 16 vector } SocketTable_11_myPort_V_out_full_n { I 1 bit } SocketTable_11_myPort_V_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 109 \
    name SocketTable_12_myPort_V_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_12_myPort_V_out \
    op interface \
    ports { SocketTable_12_myPort_V_out_din { O 16 vector } SocketTable_12_myPort_V_out_full_n { I 1 bit } SocketTable_12_myPort_V_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 110 \
    name SocketTable_13_myPort_V_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_13_myPort_V_out \
    op interface \
    ports { SocketTable_13_myPort_V_out_din { O 16 vector } SocketTable_13_myPort_V_out_full_n { I 1 bit } SocketTable_13_myPort_V_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 111 \
    name SocketTable_14_myPort_V_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_14_myPort_V_out \
    op interface \
    ports { SocketTable_14_myPort_V_out_din { O 16 vector } SocketTable_14_myPort_V_out_full_n { I 1 bit } SocketTable_14_myPort_V_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 112 \
    name SocketTable_15_myPort_V_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_15_myPort_V_out \
    op interface \
    ports { SocketTable_15_myPort_V_out_din { O 16 vector } SocketTable_15_myPort_V_out_full_n { I 1 bit } SocketTable_15_myPort_V_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 113 \
    name SocketTable_0_valid_V_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_0_valid_V_out \
    op interface \
    ports { SocketTable_0_valid_V_out_din { O 1 vector } SocketTable_0_valid_V_out_full_n { I 1 bit } SocketTable_0_valid_V_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 114 \
    name SocketTable_1_valid_V_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_1_valid_V_out \
    op interface \
    ports { SocketTable_1_valid_V_out_din { O 1 vector } SocketTable_1_valid_V_out_full_n { I 1 bit } SocketTable_1_valid_V_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 115 \
    name SocketTable_2_valid_V_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_2_valid_V_out \
    op interface \
    ports { SocketTable_2_valid_V_out_din { O 1 vector } SocketTable_2_valid_V_out_full_n { I 1 bit } SocketTable_2_valid_V_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 116 \
    name SocketTable_3_valid_V_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_3_valid_V_out \
    op interface \
    ports { SocketTable_3_valid_V_out_din { O 1 vector } SocketTable_3_valid_V_out_full_n { I 1 bit } SocketTable_3_valid_V_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 117 \
    name SocketTable_4_valid_V_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_4_valid_V_out \
    op interface \
    ports { SocketTable_4_valid_V_out_din { O 1 vector } SocketTable_4_valid_V_out_full_n { I 1 bit } SocketTable_4_valid_V_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 118 \
    name SocketTable_5_valid_V_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_5_valid_V_out \
    op interface \
    ports { SocketTable_5_valid_V_out_din { O 1 vector } SocketTable_5_valid_V_out_full_n { I 1 bit } SocketTable_5_valid_V_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 119 \
    name SocketTable_6_valid_V_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_6_valid_V_out \
    op interface \
    ports { SocketTable_6_valid_V_out_din { O 1 vector } SocketTable_6_valid_V_out_full_n { I 1 bit } SocketTable_6_valid_V_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 120 \
    name SocketTable_7_valid_V_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_7_valid_V_out \
    op interface \
    ports { SocketTable_7_valid_V_out_din { O 1 vector } SocketTable_7_valid_V_out_full_n { I 1 bit } SocketTable_7_valid_V_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 121 \
    name SocketTable_8_valid_V_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_8_valid_V_out \
    op interface \
    ports { SocketTable_8_valid_V_out_din { O 1 vector } SocketTable_8_valid_V_out_full_n { I 1 bit } SocketTable_8_valid_V_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 122 \
    name SocketTable_9_valid_V_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_9_valid_V_out \
    op interface \
    ports { SocketTable_9_valid_V_out_din { O 1 vector } SocketTable_9_valid_V_out_full_n { I 1 bit } SocketTable_9_valid_V_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 123 \
    name SocketTable_10_valid_V_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_10_valid_V_out \
    op interface \
    ports { SocketTable_10_valid_V_out_din { O 1 vector } SocketTable_10_valid_V_out_full_n { I 1 bit } SocketTable_10_valid_V_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 124 \
    name SocketTable_11_valid_V_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_11_valid_V_out \
    op interface \
    ports { SocketTable_11_valid_V_out_din { O 1 vector } SocketTable_11_valid_V_out_full_n { I 1 bit } SocketTable_11_valid_V_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 125 \
    name SocketTable_12_valid_V_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_12_valid_V_out \
    op interface \
    ports { SocketTable_12_valid_V_out_din { O 1 vector } SocketTable_12_valid_V_out_full_n { I 1 bit } SocketTable_12_valid_V_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 126 \
    name SocketTable_13_valid_V_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_13_valid_V_out \
    op interface \
    ports { SocketTable_13_valid_V_out_din { O 1 vector } SocketTable_13_valid_V_out_full_n { I 1 bit } SocketTable_13_valid_V_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 127 \
    name SocketTable_14_valid_V_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_14_valid_V_out \
    op interface \
    ports { SocketTable_14_valid_V_out_din { O 1 vector } SocketTable_14_valid_V_out_full_n { I 1 bit } SocketTable_14_valid_V_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 128 \
    name SocketTable_15_valid_V_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_SocketTable_15_valid_V_out \
    op interface \
    ports { SocketTable_15_valid_V_out_din { O 1 vector } SocketTable_15_valid_V_out_full_n { I 1 bit } SocketTable_15_valid_V_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


