verilog xil_defaultlib --include "/home/ranjithgowda/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../gpio.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../gpio.gen/sources_1/bd/system/ipshared/ee60/hdl" \
"../../../bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" \
"../../../bd/system/ip/system_xbar_0/sim/system_xbar_0.v" \
"../../../bd/system/ip/system_wavegen_0_2/bd/BRAM/ip/BRAM_blk_mem_gen_2_0/sim/BRAM_blk_mem_gen_2_0.v" \
"../../../bd/system/ip/system_wavegen_0_2/bd/BRAM/ip/BRAM_blk_mem_gen_1_0/sim/BRAM_blk_mem_gen_1_0.v" \
"../../../bd/system/ip/system_wavegen_0_2/bd/BRAM/ip/BRAM_blk_mem_gen_0_0/sim/BRAM_blk_mem_gen_0_0.v" \
"../../../bd/system/ipshared/52b4/bd/BRAM/hdl/BRAM_wrapper.v" \

sv xil_defaultlib --include "/home/ranjithgowda/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../gpio.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../gpio.gen/sources_1/bd/system/ipshared/ee60/hdl" \
"../../../bd/system/ipshared/52b4/src/Amp_Offset_Unit.sv" \
"../../../bd/system/ipshared/52b4/src/DAC_Calibration_Unit.sv" \
"../../../bd/system/ipshared/52b4/src/NCO_Phase_Accum.sv" \
"../../../bd/system/ipshared/52b4/src/SPI_Module.sv" \
"../../../bd/system/ipshared/52b4/src/Saw_Tri_Squ.sv" \
"../../../bd/system/ipshared/52b4/src/mux6to1.sv" \
"../../../bd/system/ipshared/52b4/hdl/wavegen_v1_0_AXI.v" \
"../../../bd/system/ipshared/52b4/hdl/wavegen_v1_0.v" \

verilog xil_defaultlib --include "/home/ranjithgowda/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../gpio.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../gpio.gen/sources_1/bd/system/ipshared/ee60/hdl" \
"../../../bd/system/ip/system_wavegen_0_2/sim/system_wavegen_0_2.v" \
"../../../bd/system/ip/system_auto_pc_1/sim/system_auto_pc_1.v" \
"../../../bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \
"../../../bd/system/sim/system.v" \

verilog xil_defaultlib "glbl.v"

nosort
