
---------------------------------- Formula Set ----------------------------------

PRE	F0= CP0[ASID]=pid
	F1= PC[Out]=addr
	F2= IMem[{pid,addr}]={17,8,cc,0,0,offset}

IF	F3= CP0.ASID=>IMMU.PID
	F4= PC.Out=>IMMU.IEA
	F5= IMMU.Addr=>IAddrReg.In
	F6= IMMU.Hit=>CU_IF.IMMUHit
	F7= PC.Out=>ICache.IEA
	F8= ICache.Out=>IR_IMMU.In
	F9= ICache.Out=>ICacheReg.In
	F10= ICache.Hit=>CU_IF.ICacheHit
	F11= ICache.Out=>IR_ID.In
	F12= CU_IF.IMMUHitOut=>CU_ID.IMMUHit
	F13= CU_IF.ICacheHitOut=>CU_ID.ICacheHit
	F14= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit
	F15= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit
	F16= ICache.Hit=>FU.ICacheHit
	F17= FU.Halt_IF=>CU_IF.Halt
	F18= FU.Bub_IF=>CU_IF.Bub
	F19= CtrlASIDIn=0
	F20= CtrlCP0=0
	F21= CtrlEPCIn=0
	F22= CtrlExCodeIn=0
	F23= CtrlIMMU=0
	F24= CtrlPC=0
	F25= CtrlPCInc=0
	F26= CtrlIAddrReg=1
	F27= CtrlICache=0
	F28= CtrlIR_IMMU=1
	F29= CtrlICacheReg=1
	F30= CtrlIR_ID=0
	F31= CtrlIMem=0
	F32= CtrlIRMux=0
	F33= CtrlA_EX=0
	F34= CtrlIR_EX=0
	F35= CtrlALUOut_MEM=0
	F36= CtrlIR_MEM=0
	F37= CtrlCP1=0
	F38= CtrlConditionReg_DMMU1=0
	F39= CtrlIR_DMMU1=0
	F40= CtrlIR_WB=0
	F41= CtrlA_MEM=0
	F42= CtrlA_WB=0
	F43= CtrlALUOut_DMMU1=0
	F44= CtrlALUOut_WB=0
	F45= CtrlConditionReg_MEM=0
	F46= CtrlConditionReg_WB=0
	F47= CtrlIR_DMMU2=0
	F48= CtrlALUOut_DMMU2=0
	F49= CtrlConditionReg_DMMU2=0

IF(IMMU)	F50= IR_IMMU.Out=>FU.IR_IMMU
	F51= CU_ID.IMMUHitOut=>CU_ID.IMMUHit
	F52= CU_ID.ICacheHitOut=>CU_ID.ICacheHit
	F53= IAddrReg.Out=>IMem.RAddr
	F54= IMem.Out=>IRMux.MemData
	F55= ICacheReg.Out=>IRMux.CacheData
	F56= CU_IMMU.IMMUHit=>IRMux.MemSel
	F57= CU_IMMU.ICacheHit=>IRMux.CacheSel
	F58= IRMux.Out=>IR_ID.In
	F59= IMem.MEM8WordOut=>ICache.WData
	F60= PC.Out=>ICache.IEA
	F61= FU.Halt_IMMU=>CU_IMMU.Halt
	F62= FU.Bub_IMMU=>CU_IMMU.Bub
	F63= CtrlASIDIn=0
	F64= CtrlCP0=0
	F65= CtrlEPCIn=0
	F66= CtrlExCodeIn=0
	F67= CtrlIMMU=0
	F68= CtrlPC=0
	F69= CtrlPCInc=1
	F70= CtrlIAddrReg=0
	F71= CtrlICache=1
	F72= CtrlIR_IMMU=0
	F73= CtrlICacheReg=0
	F74= CtrlIR_ID=1
	F75= CtrlIMem=0
	F76= CtrlIRMux=0
	F77= CtrlA_EX=0
	F78= CtrlIR_EX=0
	F79= CtrlALUOut_MEM=0
	F80= CtrlIR_MEM=0
	F81= CtrlCP1=0
	F82= CtrlConditionReg_DMMU1=0
	F83= CtrlIR_DMMU1=0
	F84= CtrlIR_WB=0
	F85= CtrlA_MEM=0
	F86= CtrlA_WB=0
	F87= CtrlALUOut_DMMU1=0
	F88= CtrlALUOut_WB=0
	F89= CtrlConditionReg_MEM=0
	F90= CtrlConditionReg_WB=0
	F91= CtrlIR_DMMU2=0
	F92= CtrlALUOut_DMMU2=0
	F93= CtrlConditionReg_DMMU2=0

ID	F94= IR_ID.Out=>FU.IR_ID
	F95= CU_ID.IMMUHitOut=>CU_EX.IMMUHit
	F96= CU_ID.ICacheHitOut=>CU_EX.ICacheHit
	F97= IR_ID.Out31_26=>CU_ID.Op
	F98= IR_ID.Out25_21=>CU_ID.IRFunc2
	F99= IR_ID.Out15_0=>SEXT.In
	F100= SEXT.Out=>A_EX.In
	F101= IR_ID.Out=>IR_EX.In
	F102= FU.Halt_ID=>CU_ID.Halt
	F103= FU.Bub_ID=>CU_ID.Bub
	F104= FU.InID1_RReg=5'b00000
	F105= FU.InID2_RReg=5'b00000
	F106= CtrlASIDIn=0
	F107= CtrlCP0=0
	F108= CtrlEPCIn=0
	F109= CtrlExCodeIn=0
	F110= CtrlIMMU=0
	F111= CtrlPC=0
	F112= CtrlPCInc=0
	F113= CtrlIAddrReg=0
	F114= CtrlICache=0
	F115= CtrlIR_IMMU=0
	F116= CtrlICacheReg=0
	F117= CtrlIR_ID=0
	F118= CtrlIMem=0
	F119= CtrlIRMux=0
	F120= CtrlA_EX=1
	F121= CtrlIR_EX=1
	F122= CtrlALUOut_MEM=0
	F123= CtrlIR_MEM=0
	F124= CtrlCP1=0
	F125= CtrlConditionReg_DMMU1=0
	F126= CtrlIR_DMMU1=0
	F127= CtrlIR_WB=0
	F128= CtrlA_MEM=0
	F129= CtrlA_WB=0
	F130= CtrlALUOut_DMMU1=0
	F131= CtrlALUOut_WB=0
	F132= CtrlConditionReg_MEM=0
	F133= CtrlConditionReg_WB=0
	F134= CtrlIR_DMMU2=0
	F135= CtrlALUOut_DMMU2=0
	F136= CtrlConditionReg_DMMU2=0

EX	F137= IR_EX.Out=>FU.IR_EX
	F138= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit
	F139= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit
	F140= IR_EX.Out31_26=>CU_EX.Op
	F141= IR_EX.Out25_21=>CU_EX.IRFunc2
	F142= PC.CIA=>ALU.A
	F143= A_EX.Out=>ALU.B
	F144= ALU.Func=6'b010010
	F145= ALU.Out=>ALUOut_MEM.In
	F146= IR_EX.Out=>IR_MEM.In
	F147= FU.InEX_WReg=5'b00000
	F148= CtrlASIDIn=0
	F149= CtrlCP0=0
	F150= CtrlEPCIn=0
	F151= CtrlExCodeIn=0
	F152= CtrlIMMU=0
	F153= CtrlPC=0
	F154= CtrlPCInc=0
	F155= CtrlIAddrReg=0
	F156= CtrlICache=0
	F157= CtrlIR_IMMU=0
	F158= CtrlICacheReg=0
	F159= CtrlIR_ID=0
	F160= CtrlIMem=0
	F161= CtrlIRMux=0
	F162= CtrlA_EX=0
	F163= CtrlIR_EX=0
	F164= CtrlALUOut_MEM=1
	F165= CtrlIR_MEM=1
	F166= CtrlCP1=0
	F167= CtrlConditionReg_DMMU1=0
	F168= CtrlIR_DMMU1=0
	F169= CtrlIR_WB=0
	F170= CtrlA_MEM=0
	F171= CtrlA_WB=0
	F172= CtrlALUOut_DMMU1=0
	F173= CtrlALUOut_WB=0
	F174= CtrlConditionReg_MEM=0
	F175= CtrlConditionReg_WB=0
	F176= CtrlIR_DMMU2=0
	F177= CtrlALUOut_DMMU2=0
	F178= CtrlConditionReg_DMMU2=0

MEM	F179= IR_MEM.Out=>FU.IR_MEM
	F180= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit
	F181= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit
	F182= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit
	F183= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit
	F184= IR_MEM.Out31_26=>CU_MEM.Op
	F185= IR_MEM.Out25_21=>CU_MEM.IRFunc2
	F186= IR_MEM.Out20_18=>CP1.cc
	F187= IR_MEM.Out16=>CP1.tf
	F188= CP1.fp=>ConditionReg_DMMU1.In
	F189= IR_MEM.Out=>IR_DMMU1.In
	F190= IR_MEM.Out=>IR_WB.In
	F191= A_MEM.Out=>A_WB.In
	F192= ALUOut_MEM.Out=>ALUOut_DMMU1.In
	F193= ALUOut_MEM.Out=>ALUOut_WB.In
	F194= ConditionReg_MEM.Out=>ConditionReg_WB.In
	F195= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit
	F196= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit
	F197= FU.InMEM_WReg=5'b00000
	F198= CtrlASIDIn=0
	F199= CtrlCP0=0
	F200= CtrlEPCIn=0
	F201= CtrlExCodeIn=0
	F202= CtrlIMMU=0
	F203= CtrlPC=0
	F204= CtrlPCInc=0
	F205= CtrlIAddrReg=0
	F206= CtrlICache=0
	F207= CtrlIR_IMMU=0
	F208= CtrlICacheReg=0
	F209= CtrlIR_ID=0
	F210= CtrlIMem=0
	F211= CtrlIRMux=0
	F212= CtrlA_EX=0
	F213= CtrlIR_EX=0
	F214= CtrlALUOut_MEM=0
	F215= CtrlIR_MEM=0
	F216= CtrlCP1=0
	F217= CtrlConditionReg_DMMU1=1
	F218= CtrlIR_DMMU1=1
	F219= CtrlIR_WB=1
	F220= CtrlA_MEM=0
	F221= CtrlA_WB=1
	F222= CtrlALUOut_DMMU1=1
	F223= CtrlALUOut_WB=1
	F224= CtrlConditionReg_MEM=0
	F225= CtrlConditionReg_WB=1
	F226= CtrlIR_DMMU2=0
	F227= CtrlALUOut_DMMU2=0
	F228= CtrlConditionReg_DMMU2=0

WB	F312= IR_WB.Out=>FU.IR_WB
	F313= IR_WB.Out31_26=>CU_WB.Op
	F314= IR_WB.Out25_21=>CU_WB.IRFunc2
	F315= ALUOut_WB.Out=>PC.In
	F316= ConditionReg_WB.Out=>CU_WB.fp
	F317= FU.InWB_WReg=5'b00000
	F318= CtrlASIDIn=0
	F319= CtrlCP0=0
	F320= CtrlEPCIn=0
	F321= CtrlExCodeIn=0
	F322= CtrlIMMU=0
	F323= CtrlPC=1
	F324= CtrlPCInc=0
	F325= CtrlIAddrReg=0
	F326= CtrlICache=0
	F327= CtrlIR_IMMU=0
	F328= CtrlICacheReg=0
	F329= CtrlIR_ID=0
	F330= CtrlIMem=0
	F331= CtrlIRMux=0
	F332= CtrlA_EX=0
	F333= CtrlIR_EX=0
	F334= CtrlALUOut_MEM=0
	F335= CtrlIR_MEM=0
	F336= CtrlCP1=0
	F337= CtrlConditionReg_DMMU1=0
	F338= CtrlIR_DMMU1=0
	F339= CtrlIR_WB=0
	F340= CtrlA_MEM=0
	F341= CtrlA_WB=0
	F342= CtrlALUOut_DMMU1=0
	F343= CtrlALUOut_WB=0
	F344= CtrlConditionReg_MEM=0
	F345= CtrlConditionReg_WB=0
	F346= CtrlIR_DMMU2=0
	F347= CtrlALUOut_DMMU2=0
	F348= CtrlConditionReg_DMMU2=0

POST	F349= PC[Out]=addr+{14{offset[15]},offset,2{0}}
	F350= ICache[line_addr]=IMemGet8Word({pid,addr})

