`timescale 1ns/100ps		//timescale
module tb_LSL8;		//Top module

	reg [7:0] tb_d_in;		//input bit
	reg [1:0] tb_shamt;		//sign
	wire [7:0] tb_d_out;		//output put
	
	
	
	LSL8 test(tb_d_in, tb_shamt, tb_d_out);		//insert module
	
	
	initial begin	
		tb_d_in = 8'b10101101;
		
		tb_shamt = 2'b00;				//sign = 00
		#10 tb_shamt = 2'b01;			//sign = 01
		#10 tb_shamt = 2'b10;			//sign = 10
		#10 tb_shamt = 2'b11;			//sign = 11
		#10;
		
		end
			
endmodule	//end module
		

