# 5-stage-pipelined-MIPS-32CPU
Implementation and synthesis of an 5-stage pipelined MIPS-32 CPU
