\begin{table*}[t]
\footnotesize\centering
\begin{tabular}{ |m{1.5cm}|l|m{6cm}|m{3.8cm}| }

\noalign{\hrule height 1.5pt}
\multicolumn{1}{|l}{} &
\multicolumn{1}{c}{\bf Template} &
\multicolumn{1}{c}{\bf Description} &
\multicolumn{1}{c|}{\bf IR Construct} \\
\noalign{\hrule height 1.0pt}

\multirow{3}{1.5cm}[0pt]{\centering \bf Memories}
& Buffer & On-chip scratchpad memory & Statically sized array \\ \cline{2-4}
& Double buffer & Buffer coupling two stages in a metapipeline & Same as metapipeline controller \\ \cline{2-4}
& Cache & Tagged memory to exploit locality in random memory access patterns & Non-affine accesses \\
\noalign{\hrule height 1.0pt}

\multirow{4}{1.5cm}[0pt]{\centering \bf Pipelined Execution Units}
& Vector & SIMD parallelism & Map over scalars \\ \cline{2-4}
& Reduction tree & Parallel reduction of associative operations & MultiFold over scalars \\ \cline{2-4}
& Parallel FIFO & Used to buffer ordered outputs of dynamic size & FlatMap over scalars \\ \cline{2-4}
& CAM & Fully associative key-value store & GroupByFold over scalars \\
\noalign{\hrule height 1.0pt}

\multirow{4}{1.5cm}[-10pt]{\centering \bf Controllers}
& Sequential & Controller which coordinates sequential execution & Sequential IR node \\ \cline{2-4}
& Parallel & Task parallel controller. Simultaneously starts all member modules when enabled, signals done when all members finish & Independent IR nodes \\ \cline{2-4}
& Metapipeline & Controller which coordinates execution of nested parallel patterns in a pipelined fashion & Outer parallel pattern with multiple inner patterns \\ \cline{2-4}
& Tile memory & Memory command generator to fetch tiles of data from off-chip memory & Transformer-inserted array copy \\
\noalign{\hrule height 1.5pt}

\end{tabular}
\caption{Simplified hardware templates used in hardware code generation.}
\label{t-hwtemplates}
\end{table*}
