/*
 * Generated by Bluespec Compiler, version 2014.07.A (build 34078, 2014-07-30)
 * 
 * On Sat Mar 12 13:28:57 EST 2016
 * 
 */

/* Generation options: keep-fires */
#ifndef __mkBridge_h__
#define __mkBridge_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkSceMiUInt32Parameter.h"
#include "mkSceMiLinkTypeParameter.h"
#include "mkSceMiUInt64Parameter.h"
#include "mkDutWrapper.h"


/* Class declaration for the mkBridge module */
class MOD_mkBridge : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
  tClock __clk_handle_1;
  tClock __clk_handle_2;
  tClock __clk_handle_3;
  tClock __clk_handle_4;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Fifo<tUInt32> INST_scemi_bridge_fIncomingData;
  MOD_Fifo<tUInt32> INST_scemi_bridge_fOutgoingData;
  MOD_Reg<tUInt8> INST_scemi_bridge_inReset_isInReset;
  MOD_Wire<tUInt8> INST_scemi_bridge_pwFromTCPReady;
  MOD_Wire<tUInt8> INST_scemi_bridge_pwIncomingBeat;
  MOD_Wire<tUInt8> INST_scemi_bridge_pwOutgoingValid;
  MOD_Wire<tUInt8> INST_scemi_bridge_pwShutdown;
  MOD_Reg<tUInt32> INST_scemi_bridge_rBeatFromTCP;
  MOD_Reg<tUInt32> INST_scemi_bridge_rBeatToTCP;
  MOD_Reg<tUInt8> INST_scemi_bridge_rBytesFromTCP;
  MOD_Reg<tUInt8> INST_scemi_bridge_rBytesToTCP;
  MOD_Reg<tUInt32> INST_scemi_bridge_rFileHandle;
  MOD_Wire<tUInt32> INST_scemi_bridge_wIncomingData;
  MOD_Wire<tUInt32> INST_scemi_bridge_wOutgoingData;
  MOD_MakeClock INST_scemi_clk_port_clkgen;
  MOD_mkSceMiUInt32Parameter INST_scemi_clk_port_param_clockGroup;
  MOD_mkSceMiUInt32Parameter INST_scemi_clk_port_param_clockNum;
  MOD_mkSceMiUInt32Parameter INST_scemi_clk_port_param_dutyHi;
  MOD_mkSceMiUInt32Parameter INST_scemi_clk_port_param_dutyLo;
  MOD_mkSceMiLinkTypeParameter INST_scemi_clk_port_param_link_type;
  MOD_mkSceMiUInt32Parameter INST_scemi_clk_port_param_phase;
  MOD_mkSceMiUInt64Parameter INST_scemi_clk_port_param_ratioDen;
  MOD_mkSceMiUInt64Parameter INST_scemi_clk_port_param_ratioNum;
  MOD_mkSceMiUInt32Parameter INST_scemi_clk_port_param_rstStage;
  MOD_ResetEither INST_scemi_clk_port_rstgen_final_reset;
  MOD_Reg<tUInt8> INST_scemi_clk_port_rstgen_init;
  MOD_ClockInverter INST_scemi_clk_port_rstgen_inv_clk;
  MOD_MakeReset INST_scemi_clk_port_rstgen_inv_rstgen;
  MOD_SyncReset0 INST_scemi_clk_port_rstgen_inv_rstn;
  MOD_MakeReset0 INST_scemi_clk_port_rstgen_rstgen;
  MOD_Reg<tUInt32> INST_scemi_clockGenerators_clock_gens_counters_count;
  MOD_Sync1 INST_scemi_clockGenerators_clock_gens_counters_pre_negedge_uclk;
  MOD_Sync1 INST_scemi_clockGenerators_clock_gens_counters_pre_posedge_uclk;
  MOD_Wire<tUInt8> INST_scemi_clockGenerators_clock_gens_counters_stall_pw;
  MOD_Wire<tUInt8> INST_scemi_clockGenerators_clock_gens_in_reset_pw;
  MOD_Wire<tUInt8> INST_scemi_clockGenerators_clock_gens_is_allowed_sync;
  MOD_Reg<tUInt8> INST_scemi_clockGenerators_clock_gens_out_of_reset_reg;
  MOD_Reg<tUInt32> INST_scemi_clockGenerators_clock_gens_reset_counter;
  MOD_Wire<tUInt8> INST_scemi_clockGenerators_clock_gens_stall_pw;
  MOD_Reg<tUInt8> INST_scemi_clockGenerators_clock_gens_stalled;
  MOD_Reg<tUInt8> INST_scemi_clockGenerators_free_stamp;
  MOD_Reg<tUInt32> INST_scemi_clockGenerators_one_to_one_cclock_count;
  MOD_Sync1 INST_scemi_clockGenerators_one_to_one_cclock_pre_negedge_uclk;
  MOD_Sync1 INST_scemi_clockGenerators_one_to_one_cclock_pre_posedge_uclk;
  MOD_Wire<tUInt8> INST_scemi_clockGenerators_one_to_one_cclock_stall_pw;
  MOD_Fifo<tUInt8> INST_scemi_dut_dut_dutIfc_didreset;
  MOD_mkDutWrapper INST_scemi_dut_dut_dutIfc_m_dut;
  MOD_MakeReset INST_scemi_dut_dut_dutIfc_myrst;
  MOD_Reg<tUInt8> INST_scemi_dut_dut_dutIfc_resetting;
  MOD_Fifo<tUInt32> INST_scemi_dut_dut_prb_control_ackFifo;
  MOD_SyncHandshake INST_scemi_dut_dut_prb_control_control_in_buffer_empty_sp;
  MOD_SyncHandshake INST_scemi_dut_dut_prb_control_control_in_buffer_full_sp;
  MOD_CReg<tUInt32> INST_scemi_dut_dut_prb_control_control_in_dataF_rv;
  MOD_SyncPulse INST_scemi_dut_dut_prb_control_control_in_ending_reset;
  MOD_Wire<tUInt8> INST_scemi_dut_dut_prb_control_control_in_got_beat_pw;
  MOD_Reg<tUInt8> INST_scemi_dut_dut_prb_control_control_in_in_reset_noc;
  MOD_Reg<tUInt8> INST_scemi_dut_dut_prb_control_control_in_in_reset_uclk;
  MOD_SyncHandshake INST_scemi_dut_dut_prb_control_control_in_next_sp;
  MOD_SyncReset0 INST_scemi_dut_dut_prb_control_control_in_nocResetUClock;
  MOD_mkSceMiUInt32Parameter INST_scemi_dut_dut_prb_control_control_in_param_channelId;
  MOD_mkSceMiLinkTypeParameter INST_scemi_dut_dut_prb_control_control_in_param_link_type;
  MOD_Reg<tUInt8> INST_scemi_dut_dut_prb_control_control_in_prev_reset_uclk;
  MOD_Reg<tUInt8> INST_scemi_dut_dut_prb_control_control_in_remaining;
  MOD_CReg<tUInt8> INST_scemi_dut_dut_prb_control_control_in_requestF_rv;
  MOD_Wire<tUInt8> INST_scemi_dut_dut_prb_control_control_in_request_pw;
  MOD_Reg<tUInt32> INST_scemi_dut_dut_prb_control_control_in_scemiInportBeats;
  MOD_SyncPulse INST_scemi_dut_dut_prb_control_control_in_starting_reset;
  MOD_Reg<tUInt8> INST_scemi_dut_dut_prb_control_control_in_status;
  MOD_SyncHandshake INST_scemi_dut_dut_prb_control_control_in_wait_sp;
  MOD_Reg<tUInt32> INST_scemi_dut_dut_prb_control_count;
  MOD_Reg<tUInt32> INST_scemi_dut_dut_prb_control_data_out_beats;
  MOD_Reg<tUInt8> INST_scemi_dut_dut_prb_control_data_out_count;
  MOD_Wire<tUInt8> INST_scemi_dut_dut_prb_control_data_out_decr;
  MOD_SyncPulse INST_scemi_dut_dut_prb_control_data_out_ending_reset;
  MOD_SyncHandshake INST_scemi_dut_dut_prb_control_data_out_finished;
  MOD_Reg<tUInt8> INST_scemi_dut_dut_prb_control_data_out_in_reset_noc;
  MOD_Reg<tUInt8> INST_scemi_dut_dut_prb_control_data_out_in_reset_uclk;
  MOD_SyncHandshake INST_scemi_dut_dut_prb_control_data_out_next;
  MOD_SyncReset0 INST_scemi_dut_dut_prb_control_data_out_nocResetUClock;
  MOD_Reg<tUInt8> INST_scemi_dut_dut_prb_control_data_out_ok;
  MOD_Probe<tUInt8> INST_scemi_dut_dut_prb_control_data_out_okToSend;
  MOD_mkSceMiUInt32Parameter INST_scemi_dut_dut_prb_control_data_out_param_channelId;
  MOD_mkSceMiLinkTypeParameter INST_scemi_dut_dut_prb_control_data_out_param_link_type;
  MOD_Reg<tUInt8> INST_scemi_dut_dut_prb_control_data_out_prev_reset_uclk;
  MOD_SyncPulse INST_scemi_dut_dut_prb_control_data_out_starting_reset;
  MOD_Wire<tUInt8> INST_scemi_dut_dut_prb_control_dutclkctrl;
  MOD_Probe<tUInt8> INST_scemi_dut_dut_prb_control_dutclkctrl_allowNeg;
  MOD_Probe<tUInt8> INST_scemi_dut_dut_prb_control_dutclkctrl_allowPos;
  MOD_mkSceMiUInt32Parameter INST_scemi_dut_dut_prb_control_dutclkctrl_param_clockNum;
  MOD_mkSceMiLinkTypeParameter INST_scemi_dut_dut_prb_control_dutclkctrl_param_link_type;
  MOD_Wire<tUInt8> INST_scemi_dut_dut_prb_control_dutclkctrl_pre_neg_pw;
  MOD_Wire<tUInt8> INST_scemi_dut_dut_prb_control_dutclkctrl_pre_pos_pw;
  MOD_Fifo<tUInt32> INST_scemi_dut_dut_prb_control_enff;
  MOD_Reg<tUInt8> INST_scemi_dut_dut_prb_control_flag;
  MOD_Reg<tUInt64> INST_scemi_dut_dut_prb_control_nextSample;
  MOD_Reg<tUInt8> INST_scemi_dut_dut_prb_control_pinged;
  MOD_Fifo<tUInt32> INST_scemi_dut_dut_prb_control_prb_str;
  MOD_Wire<tUInt32> INST_scemi_dut_dut_prb_control_prb_str_recv_d;
  MOD_Reg<tUInt8> INST_scemi_dut_dut_prb_control_sampleIntervalV;
  MOD_Reg<tUInt8> INST_scemi_dut_dut_prb_control_sampleIntervalV_1;
  MOD_Reg<tUInt8> INST_scemi_dut_dut_prb_control_sampleIntervalV_2;
  MOD_Reg<tUInt8> INST_scemi_dut_dut_prb_control_sampleIntervalV_3;
  MOD_SyncHandshake INST_scemi_dut_softrst_req_inport_buffer_empty_sp;
  MOD_SyncHandshake INST_scemi_dut_softrst_req_inport_buffer_full_sp;
  MOD_CReg<tUInt8> INST_scemi_dut_softrst_req_inport_dataF_rv;
  MOD_SyncPulse INST_scemi_dut_softrst_req_inport_ending_reset;
  MOD_Wire<tUInt8> INST_scemi_dut_softrst_req_inport_got_beat_pw;
  MOD_Reg<tUInt8> INST_scemi_dut_softrst_req_inport_in_reset_noc;
  MOD_Reg<tUInt8> INST_scemi_dut_softrst_req_inport_in_reset_uclk;
  MOD_SyncHandshake INST_scemi_dut_softrst_req_inport_next_sp;
  MOD_SyncReset0 INST_scemi_dut_softrst_req_inport_nocResetUClock;
  MOD_mkSceMiUInt32Parameter INST_scemi_dut_softrst_req_inport_param_channelId;
  MOD_mkSceMiLinkTypeParameter INST_scemi_dut_softrst_req_inport_param_link_type;
  MOD_Reg<tUInt8> INST_scemi_dut_softrst_req_inport_prev_reset_uclk;
  MOD_Reg<tUInt8> INST_scemi_dut_softrst_req_inport_remaining;
  MOD_CReg<tUInt8> INST_scemi_dut_softrst_req_inport_requestF_rv;
  MOD_Wire<tUInt8> INST_scemi_dut_softrst_req_inport_request_pw;
  MOD_Reg<tUInt32> INST_scemi_dut_softrst_req_inport_scemiInportBeats;
  MOD_SyncPulse INST_scemi_dut_softrst_req_inport_starting_reset;
  MOD_Reg<tUInt8> INST_scemi_dut_softrst_req_inport_status;
  MOD_SyncHandshake INST_scemi_dut_softrst_req_inport_wait_sp;
  MOD_SyncFIFO<tUInt8,tUInt8> INST_scemi_dut_softrst_req_res_fifo;
  MOD_Reg<tUInt32> INST_scemi_dut_softrst_resp_outport_beats;
  MOD_Reg<tUInt8> INST_scemi_dut_softrst_resp_outport_count;
  MOD_Wire<tUInt8> INST_scemi_dut_softrst_resp_outport_decr;
  MOD_SyncPulse INST_scemi_dut_softrst_resp_outport_ending_reset;
  MOD_SyncHandshake INST_scemi_dut_softrst_resp_outport_finished;
  MOD_Reg<tUInt8> INST_scemi_dut_softrst_resp_outport_in_reset_noc;
  MOD_Reg<tUInt8> INST_scemi_dut_softrst_resp_outport_in_reset_uclk;
  MOD_SyncHandshake INST_scemi_dut_softrst_resp_outport_next;
  MOD_SyncReset0 INST_scemi_dut_softrst_resp_outport_nocResetUClock;
  MOD_Reg<tUInt8> INST_scemi_dut_softrst_resp_outport_ok;
  MOD_Probe<tUInt8> INST_scemi_dut_softrst_resp_outport_okToSend;
  MOD_mkSceMiUInt32Parameter INST_scemi_dut_softrst_resp_outport_param_channelId;
  MOD_mkSceMiLinkTypeParameter INST_scemi_dut_softrst_resp_outport_param_link_type;
  MOD_Reg<tUInt8> INST_scemi_dut_softrst_resp_outport_prev_reset_uclk;
  MOD_SyncPulse INST_scemi_dut_softrst_resp_outport_starting_reset;
  MOD_SyncFIFO<tUInt8,tUInt8> INST_scemi_dut_softrst_resp_res_fifo;
  MOD_Wire<tUInt8> INST_scemi_fFromBridgeBeat_ifc_pwClear;
  MOD_Reg<tUInt8> INST_scemi_fFromBridgeBeat_ifc_rDataAvail;
  MOD_Reg<tUInt8> INST_scemi_fFromBridgeBeat_ifc_rDataCount;
  MOD_Reg<tUWide> INST_scemi_fFromBridgeBeat_ifc_rStorage;
  MOD_Reg<tUWide> INST_scemi_fFromBridgeBeat_ifc_rStorageMask;
  MOD_Wire<tUInt8> INST_scemi_fFromBridgeBeat_ifc_rwDeqCount;
  MOD_Wire<tUInt8> INST_scemi_fFromBridgeBeat_ifc_rwEnqCount;
  MOD_Wire<tUWide> INST_scemi_fFromBridgeBeat_ifc_rwEnqData;
  MOD_Wire<tUWide> INST_scemi_fFromBridgeBeat_ifc_rwEnqMask;
  MOD_Wire<tUInt8> INST_scemi_fFromContinueBeat_ifc_pwClear;
  MOD_Reg<tUInt8> INST_scemi_fFromContinueBeat_ifc_rDataAvail;
  MOD_Reg<tUInt8> INST_scemi_fFromContinueBeat_ifc_rDataCount;
  MOD_Reg<tUWide> INST_scemi_fFromContinueBeat_ifc_rStorage;
  MOD_Reg<tUWide> INST_scemi_fFromContinueBeat_ifc_rStorageMask;
  MOD_Wire<tUInt8> INST_scemi_fFromContinueBeat_ifc_rwDeqCount;
  MOD_Wire<tUInt8> INST_scemi_fFromContinueBeat_ifc_rwEnqCount;
  MOD_Wire<tUWide> INST_scemi_fFromContinueBeat_ifc_rwEnqData;
  MOD_Wire<tUWide> INST_scemi_fFromContinueBeat_ifc_rwEnqMask;
  MOD_Wire<tUInt8> INST_scemi_fS1MsgOut_ifc_pwClear;
  MOD_Reg<tUInt8> INST_scemi_fS1MsgOut_ifc_rDataAvail;
  MOD_Reg<tUInt8> INST_scemi_fS1MsgOut_ifc_rDataCount;
  MOD_Reg<tUWide> INST_scemi_fS1MsgOut_ifc_rStorage;
  MOD_Reg<tUWide> INST_scemi_fS1MsgOut_ifc_rStorageMask;
  MOD_Wire<tUInt8> INST_scemi_fS1MsgOut_ifc_rwDeqCount;
  MOD_Wire<tUInt8> INST_scemi_fS1MsgOut_ifc_rwEnqCount;
  MOD_Wire<tUWide> INST_scemi_fS1MsgOut_ifc_rwEnqData;
  MOD_Wire<tUWide> INST_scemi_fS1MsgOut_ifc_rwEnqMask;
  MOD_Wire<tUInt8> INST_scemi_fS1OutPortAcks_ifc_pwClear;
  MOD_Reg<tUInt8> INST_scemi_fS1OutPortAcks_ifc_rDataAvail;
  MOD_Reg<tUInt8> INST_scemi_fS1OutPortAcks_ifc_rDataCount;
  MOD_Reg<tUWide> INST_scemi_fS1OutPortAcks_ifc_rStorage;
  MOD_Reg<tUWide> INST_scemi_fS1OutPortAcks_ifc_rStorageMask;
  MOD_Wire<tUInt8> INST_scemi_fS1OutPortAcks_ifc_rwDeqCount;
  MOD_Wire<tUInt8> INST_scemi_fS1OutPortAcks_ifc_rwEnqCount;
  MOD_Wire<tUWide> INST_scemi_fS1OutPortAcks_ifc_rwEnqData;
  MOD_Wire<tUWide> INST_scemi_fS1OutPortAcks_ifc_rwEnqMask;
  MOD_Wire<tUInt8> INST_scemi_fS2MsgOut_ifc_pwClear;
  MOD_Reg<tUInt8> INST_scemi_fS2MsgOut_ifc_rDataAvail;
  MOD_Reg<tUInt8> INST_scemi_fS2MsgOut_ifc_rDataCount;
  MOD_Reg<tUWide> INST_scemi_fS2MsgOut_ifc_rStorage;
  MOD_Reg<tUWide> INST_scemi_fS2MsgOut_ifc_rStorageMask;
  MOD_Wire<tUInt8> INST_scemi_fS2MsgOut_ifc_rwDeqCount;
  MOD_Wire<tUInt8> INST_scemi_fS2MsgOut_ifc_rwEnqCount;
  MOD_Wire<tUWide> INST_scemi_fS2MsgOut_ifc_rwEnqData;
  MOD_Wire<tUWide> INST_scemi_fS2MsgOut_ifc_rwEnqMask;
  MOD_Fifo<tUInt32> INST_scemi_fToBridgeBeat;
  MOD_Wire<tUInt8> INST_scemi_fToContinueBeat_ifc_pwClear;
  MOD_Reg<tUInt8> INST_scemi_fToContinueBeat_ifc_rDataAvail;
  MOD_Reg<tUInt8> INST_scemi_fToContinueBeat_ifc_rDataCount;
  MOD_Reg<tUWide> INST_scemi_fToContinueBeat_ifc_rStorage;
  MOD_Reg<tUWide> INST_scemi_fToContinueBeat_ifc_rStorageMask;
  MOD_Wire<tUInt8> INST_scemi_fToContinueBeat_ifc_rwDeqCount;
  MOD_Wire<tUInt8> INST_scemi_fToContinueBeat_ifc_rwEnqCount;
  MOD_Wire<tUWide> INST_scemi_fToContinueBeat_ifc_rwEnqData;
  MOD_Wire<tUWide> INST_scemi_fToContinueBeat_ifc_rwEnqMask;
  MOD_SyncHandshake INST_scemi_fromhost_inport_buffer_empty_sp;
  MOD_SyncHandshake INST_scemi_fromhost_inport_buffer_full_sp;
  MOD_CReg<tUInt64> INST_scemi_fromhost_inport_dataF_rv;
  MOD_SyncPulse INST_scemi_fromhost_inport_ending_reset;
  MOD_Wire<tUInt8> INST_scemi_fromhost_inport_got_beat_pw;
  MOD_Reg<tUInt8> INST_scemi_fromhost_inport_in_reset_noc;
  MOD_Reg<tUInt8> INST_scemi_fromhost_inport_in_reset_uclk;
  MOD_SyncHandshake INST_scemi_fromhost_inport_next_sp;
  MOD_SyncReset0 INST_scemi_fromhost_inport_nocResetUClock;
  MOD_mkSceMiUInt32Parameter INST_scemi_fromhost_inport_param_channelId;
  MOD_mkSceMiLinkTypeParameter INST_scemi_fromhost_inport_param_link_type;
  MOD_Reg<tUInt8> INST_scemi_fromhost_inport_prev_reset_uclk;
  MOD_Reg<tUInt8> INST_scemi_fromhost_inport_remaining;
  MOD_CReg<tUInt8> INST_scemi_fromhost_inport_requestF_rv;
  MOD_Wire<tUInt8> INST_scemi_fromhost_inport_request_pw;
  MOD_Reg<tUInt32> INST_scemi_fromhost_inport_scemiInportBeats;
  MOD_SyncPulse INST_scemi_fromhost_inport_starting_reset;
  MOD_Reg<tUInt8> INST_scemi_fromhost_inport_status;
  MOD_SyncHandshake INST_scemi_fromhost_inport_wait_sp;
  MOD_SyncFIFO<tUInt32,tUInt8> INST_scemi_fromhost_res_fifo;
  MOD_Wire<tUInt8> INST_scemi_init_state_any_in_reset;
  MOD_Reg<tUInt8> INST_scemi_init_state_any_in_reset_uclk;
  MOD_Reg<tUInt64> INST_scemi_init_state_cycle_stamp;
  MOD_SyncFIFO<tUWide,tUInt8> INST_scemi_init_state_msgFIFO;
  MOD_Reg<tUInt32> INST_scemi_init_state_out_port;
  MOD_Reg<tUInt8> INST_scemi_lrS1ActiveRequests;
  MOD_Reg<tUInt8> INST_scemi_lrS1ActiveRequests_1;
  MOD_Reg<tUInt8> INST_scemi_lrS1ActiveRequests_2;
  MOD_Reg<tUInt8> INST_scemi_lrS1ActiveRequests_3;
  MOD_Reg<tUInt8> INST_scemi_lrS1ActiveRequests_4;
  MOD_Reg<tUInt8> INST_scemi_lrS1PendingRequests;
  MOD_Reg<tUInt8> INST_scemi_lrS1PendingRequests_1;
  MOD_Reg<tUInt8> INST_scemi_lrS1PendingRequests_2;
  MOD_Reg<tUInt8> INST_scemi_lrS1PendingRequests_3;
  MOD_Reg<tUInt8> INST_scemi_lrS1PendingRequests_4;
  MOD_RegFile<tUInt32,tUWide> INST_scemi_mem;
  MOD_SyncHandshake INST_scemi_mem_inport_buffer_empty_sp;
  MOD_SyncHandshake INST_scemi_mem_inport_buffer_full_sp;
  MOD_CReg<tUWide> INST_scemi_mem_inport_dataF_rv;
  MOD_SyncPulse INST_scemi_mem_inport_ending_reset;
  MOD_Wire<tUInt8> INST_scemi_mem_inport_got_beat_pw;
  MOD_Reg<tUInt8> INST_scemi_mem_inport_in_reset_noc;
  MOD_Reg<tUInt8> INST_scemi_mem_inport_in_reset_uclk;
  MOD_SyncHandshake INST_scemi_mem_inport_next_sp;
  MOD_SyncReset0 INST_scemi_mem_inport_nocResetUClock;
  MOD_mkSceMiUInt32Parameter INST_scemi_mem_inport_param_channelId;
  MOD_mkSceMiLinkTypeParameter INST_scemi_mem_inport_param_link_type;
  MOD_Reg<tUInt8> INST_scemi_mem_inport_prev_reset_uclk;
  MOD_Reg<tUInt8> INST_scemi_mem_inport_remaining;
  MOD_CReg<tUInt8> INST_scemi_mem_inport_requestF_rv;
  MOD_Wire<tUInt8> INST_scemi_mem_inport_request_pw;
  MOD_Reg<tUInt32> INST_scemi_mem_inport_scemiInportBeats;
  MOD_Reg<tUInt32> INST_scemi_mem_inport_scemiInportBeats_1;
  MOD_Reg<tUInt32> INST_scemi_mem_inport_scemiInportBeats_10;
  MOD_Reg<tUInt32> INST_scemi_mem_inport_scemiInportBeats_11;
  MOD_Reg<tUInt32> INST_scemi_mem_inport_scemiInportBeats_12;
  MOD_Reg<tUInt32> INST_scemi_mem_inport_scemiInportBeats_13;
  MOD_Reg<tUInt32> INST_scemi_mem_inport_scemiInportBeats_14;
  MOD_Reg<tUInt32> INST_scemi_mem_inport_scemiInportBeats_15;
  MOD_Reg<tUInt32> INST_scemi_mem_inport_scemiInportBeats_16;
  MOD_Reg<tUInt32> INST_scemi_mem_inport_scemiInportBeats_2;
  MOD_Reg<tUInt32> INST_scemi_mem_inport_scemiInportBeats_3;
  MOD_Reg<tUInt32> INST_scemi_mem_inport_scemiInportBeats_4;
  MOD_Reg<tUInt32> INST_scemi_mem_inport_scemiInportBeats_5;
  MOD_Reg<tUInt32> INST_scemi_mem_inport_scemiInportBeats_6;
  MOD_Reg<tUInt32> INST_scemi_mem_inport_scemiInportBeats_7;
  MOD_Reg<tUInt32> INST_scemi_mem_inport_scemiInportBeats_8;
  MOD_Reg<tUInt32> INST_scemi_mem_inport_scemiInportBeats_9;
  MOD_SyncPulse INST_scemi_mem_inport_starting_reset;
  MOD_Reg<tUInt8> INST_scemi_mem_inport_status;
  MOD_SyncHandshake INST_scemi_mem_inport_wait_sp;
  MOD_SyncFIFO<tUWide,tUInt32> INST_scemi_mem_res_fifo;
  MOD_mkSceMiLinkTypeParameter INST_scemi_param_link_type;
  MOD_Wire<tUInt8> INST_scemi_pwFromBridgeReady;
  MOD_Wire<tUInt8> INST_scemi_pwFromContinueReady;
  MOD_Wire<tUInt8> INST_scemi_pwS2OutDataGranted;
  MOD_Wire<tUInt8> INST_scemi_pwToBridgeReady;
  MOD_Wire<tUInt8> INST_scemi_pwToContinueReady;
  MOD_Reg<tUInt8> INST_scemi_rDecodeSceMi;
  MOD_Reg<tUInt8> INST_scemi_rInMsgBytes;
  MOD_Reg<tUInt8> INST_scemi_rOtherMsgIn;
  MOD_Reg<tUInt8> INST_scemi_rOtherMsgOut;
  MOD_Reg<tUInt8> INST_scemi_rOutMsgBytes;
  MOD_Reg<tUInt32> INST_scemi_rS1BitsRem;
  MOD_Reg<tUInt64> INST_scemi_rS1CycleStamp;
  MOD_Reg<tUInt32> INST_scemi_rS1InPortNum;
  MOD_Reg<tUInt8> INST_scemi_rS1MsgInIsAck;
  MOD_Reg<tUInt8> INST_scemi_rS1MsgInIsData;
  MOD_Reg<tUInt8> INST_scemi_rS1MsgOutDataReq;
  MOD_Reg<tUInt8> INST_scemi_rS1MsgOutReqGrant;
  MOD_Reg<tUInt8> INST_scemi_rS1MsgOutReqReq;
  MOD_Reg<tUInt8> INST_scemi_rS1OutDataHeader;
  MOD_Reg<tUInt8> INST_scemi_rS1OutMsgIsCont;
  MOD_Reg<tUInt8> INST_scemi_rS1OutMsgSize;
  MOD_Reg<tUInt32> INST_scemi_rS1OutPort;
  MOD_Reg<tUInt32> INST_scemi_rS1RequestedPort;
  MOD_Reg<tUInt32> INST_scemi_rS2InPipeNum;
  MOD_Reg<tUInt8> INST_scemi_rS2MsgInIsCred;
  MOD_Reg<tUInt8> INST_scemi_rS2MsgInIsData;
  MOD_Reg<tUInt8> INST_scemi_rS2MsgOutCredGrant;
  MOD_Reg<tUInt8> INST_scemi_rS2MsgOutDataReq;
  MOD_Reg<tUInt8> INST_scemi_rSceMi1MsgIn;
  MOD_Reg<tUInt8> INST_scemi_rSceMi1MsgOut;
  MOD_Reg<tUInt8> INST_scemi_rSceMi2MsgIn;
  MOD_Reg<tUInt8> INST_scemi_rSceMi2MsgOut;
  MOD_Fifo<tUWide> INST_scemi_read_results;
  MOD_SyncFIFO<tUWide,tUInt32> INST_scemi_reqFifo;
  MOD_SyncFIFO<tUWide,tUInt32> INST_scemi_respFifo;
  MOD_Reg<tUInt8> INST_scemi_respQ_clearReq_1_ehrReg;
  MOD_Wire<tUInt8> INST_scemi_respQ_clearReq_1_ignored_wires;
  MOD_Wire<tUInt8> INST_scemi_respQ_clearReq_1_ignored_wires_1;
  MOD_Reg<tUInt8> INST_scemi_respQ_clearReq_1_virtual_reg;
  MOD_Reg<tUInt8> INST_scemi_respQ_clearReq_1_virtual_reg_1;
  MOD_Wire<tUInt8> INST_scemi_respQ_clearReq_1_wires;
  MOD_Wire<tUInt8> INST_scemi_respQ_clearReq_1_wires_1;
  MOD_Reg<tUInt8> INST_scemi_respQ_clearReq_2_ehrReg;
  MOD_Wire<tUInt8> INST_scemi_respQ_clearReq_2_ignored_wires;
  MOD_Wire<tUInt8> INST_scemi_respQ_clearReq_2_ignored_wires_1;
  MOD_Reg<tUInt8> INST_scemi_respQ_clearReq_2_virtual_reg;
  MOD_Reg<tUInt8> INST_scemi_respQ_clearReq_2_virtual_reg_1;
  MOD_Wire<tUInt8> INST_scemi_respQ_clearReq_2_wires;
  MOD_Wire<tUInt8> INST_scemi_respQ_clearReq_2_wires_1;
  MOD_Reg<tUInt8> INST_scemi_respQ_clearReq_3_ehrReg;
  MOD_Wire<tUInt8> INST_scemi_respQ_clearReq_3_ignored_wires;
  MOD_Wire<tUInt8> INST_scemi_respQ_clearReq_3_ignored_wires_1;
  MOD_Reg<tUInt8> INST_scemi_respQ_clearReq_3_virtual_reg;
  MOD_Reg<tUInt8> INST_scemi_respQ_clearReq_3_virtual_reg_1;
  MOD_Wire<tUInt8> INST_scemi_respQ_clearReq_3_wires;
  MOD_Wire<tUInt8> INST_scemi_respQ_clearReq_3_wires_1;
  MOD_Reg<tUInt8> INST_scemi_respQ_clearReq_4_ehrReg;
  MOD_Wire<tUInt8> INST_scemi_respQ_clearReq_4_ignored_wires;
  MOD_Wire<tUInt8> INST_scemi_respQ_clearReq_4_ignored_wires_1;
  MOD_Reg<tUInt8> INST_scemi_respQ_clearReq_4_virtual_reg;
  MOD_Reg<tUInt8> INST_scemi_respQ_clearReq_4_virtual_reg_1;
  MOD_Wire<tUInt8> INST_scemi_respQ_clearReq_4_wires;
  MOD_Wire<tUInt8> INST_scemi_respQ_clearReq_4_wires_1;
  MOD_Reg<tUInt8> INST_scemi_respQ_clearReq_5_ehrReg;
  MOD_Wire<tUInt8> INST_scemi_respQ_clearReq_5_ignored_wires;
  MOD_Wire<tUInt8> INST_scemi_respQ_clearReq_5_ignored_wires_1;
  MOD_Reg<tUInt8> INST_scemi_respQ_clearReq_5_virtual_reg;
  MOD_Reg<tUInt8> INST_scemi_respQ_clearReq_5_virtual_reg_1;
  MOD_Wire<tUInt8> INST_scemi_respQ_clearReq_5_wires;
  MOD_Wire<tUInt8> INST_scemi_respQ_clearReq_5_wires_1;
  MOD_Reg<tUInt8> INST_scemi_respQ_clearReq_6_ehrReg;
  MOD_Wire<tUInt8> INST_scemi_respQ_clearReq_6_ignored_wires;
  MOD_Wire<tUInt8> INST_scemi_respQ_clearReq_6_ignored_wires_1;
  MOD_Reg<tUInt8> INST_scemi_respQ_clearReq_6_virtual_reg;
  MOD_Reg<tUInt8> INST_scemi_respQ_clearReq_6_virtual_reg_1;
  MOD_Wire<tUInt8> INST_scemi_respQ_clearReq_6_wires;
  MOD_Wire<tUInt8> INST_scemi_respQ_clearReq_6_wires_1;
  MOD_Reg<tUInt8> INST_scemi_respQ_clearReq_7_ehrReg;
  MOD_Wire<tUInt8> INST_scemi_respQ_clearReq_7_ignored_wires;
  MOD_Wire<tUInt8> INST_scemi_respQ_clearReq_7_ignored_wires_1;
  MOD_Reg<tUInt8> INST_scemi_respQ_clearReq_7_virtual_reg;
  MOD_Reg<tUInt8> INST_scemi_respQ_clearReq_7_virtual_reg_1;
  MOD_Wire<tUInt8> INST_scemi_respQ_clearReq_7_wires;
  MOD_Wire<tUInt8> INST_scemi_respQ_clearReq_7_wires_1;
  MOD_Reg<tUInt8> INST_scemi_respQ_clearReq_8_ehrReg;
  MOD_Wire<tUInt8> INST_scemi_respQ_clearReq_8_ignored_wires;
  MOD_Wire<tUInt8> INST_scemi_respQ_clearReq_8_ignored_wires_1;
  MOD_Reg<tUInt8> INST_scemi_respQ_clearReq_8_virtual_reg;
  MOD_Reg<tUInt8> INST_scemi_respQ_clearReq_8_virtual_reg_1;
  MOD_Wire<tUInt8> INST_scemi_respQ_clearReq_8_wires;
  MOD_Wire<tUInt8> INST_scemi_respQ_clearReq_8_wires_1;
  MOD_Reg<tUInt8> INST_scemi_respQ_clearReq_9_ehrReg;
  MOD_Wire<tUInt8> INST_scemi_respQ_clearReq_9_ignored_wires;
  MOD_Wire<tUInt8> INST_scemi_respQ_clearReq_9_ignored_wires_1;
  MOD_Reg<tUInt8> INST_scemi_respQ_clearReq_9_virtual_reg;
  MOD_Reg<tUInt8> INST_scemi_respQ_clearReq_9_virtual_reg_1;
  MOD_Wire<tUInt8> INST_scemi_respQ_clearReq_9_wires;
  MOD_Wire<tUInt8> INST_scemi_respQ_clearReq_9_wires_1;
  MOD_Reg<tUInt8> INST_scemi_respQ_clearReq_ehrReg;
  MOD_Wire<tUInt8> INST_scemi_respQ_clearReq_ignored_wires;
  MOD_Wire<tUInt8> INST_scemi_respQ_clearReq_ignored_wires_1;
  MOD_Reg<tUInt8> INST_scemi_respQ_clearReq_virtual_reg;
  MOD_Reg<tUInt8> INST_scemi_respQ_clearReq_virtual_reg_1;
  MOD_Wire<tUInt8> INST_scemi_respQ_clearReq_wires;
  MOD_Wire<tUInt8> INST_scemi_respQ_clearReq_wires_1;
  MOD_Reg<tUWide> INST_scemi_respQ_data;
  MOD_Reg<tUWide> INST_scemi_respQ_data_1;
  MOD_Reg<tUWide> INST_scemi_respQ_data_1_1;
  MOD_Reg<tUWide> INST_scemi_respQ_data_1_1_1;
  MOD_Reg<tUWide> INST_scemi_respQ_data_2;
  MOD_Reg<tUWide> INST_scemi_respQ_data_2_1;
  MOD_Reg<tUWide> INST_scemi_respQ_data_3;
  MOD_Reg<tUWide> INST_scemi_respQ_data_3_1;
  MOD_Reg<tUWide> INST_scemi_respQ_data_4;
  MOD_Reg<tUWide> INST_scemi_respQ_data_4_1;
  MOD_Reg<tUWide> INST_scemi_respQ_data_5;
  MOD_Reg<tUWide> INST_scemi_respQ_data_5_1;
  MOD_Reg<tUWide> INST_scemi_respQ_data_6;
  MOD_Reg<tUWide> INST_scemi_respQ_data_6_1;
  MOD_Reg<tUWide> INST_scemi_respQ_data_7;
  MOD_Reg<tUWide> INST_scemi_respQ_data_7_1;
  MOD_Reg<tUWide> INST_scemi_respQ_data_8;
  MOD_Reg<tUWide> INST_scemi_respQ_data_8_1;
  MOD_Reg<tUWide> INST_scemi_respQ_data_9;
  MOD_Reg<tUWide> INST_scemi_respQ_data_9_1;
  MOD_Reg<tUInt8> INST_scemi_respQ_deqP;
  MOD_Reg<tUInt8> INST_scemi_respQ_deqP_1;
  MOD_Reg<tUInt8> INST_scemi_respQ_deqP_2;
  MOD_Reg<tUInt8> INST_scemi_respQ_deqP_3;
  MOD_Reg<tUInt8> INST_scemi_respQ_deqP_4;
  MOD_Reg<tUInt8> INST_scemi_respQ_deqP_5;
  MOD_Reg<tUInt8> INST_scemi_respQ_deqP_6;
  MOD_Reg<tUInt8> INST_scemi_respQ_deqP_7;
  MOD_Reg<tUInt8> INST_scemi_respQ_deqP_8;
  MOD_Reg<tUInt8> INST_scemi_respQ_deqP_9;
  MOD_Reg<tUInt8> INST_scemi_respQ_deqReq_1_ehrReg;
  MOD_Wire<tUInt8> INST_scemi_respQ_deqReq_1_ignored_wires;
  MOD_Wire<tUInt8> INST_scemi_respQ_deqReq_1_ignored_wires_1;
  MOD_Wire<tUInt8> INST_scemi_respQ_deqReq_1_ignored_wires_2;
  MOD_Reg<tUInt8> INST_scemi_respQ_deqReq_1_virtual_reg;
  MOD_Reg<tUInt8> INST_scemi_respQ_deqReq_1_virtual_reg_1;
  MOD_Reg<tUInt8> INST_scemi_respQ_deqReq_1_virtual_reg_2;
  MOD_Wire<tUInt8> INST_scemi_respQ_deqReq_1_wires;
  MOD_Wire<tUInt8> INST_scemi_respQ_deqReq_1_wires_1;
  MOD_Wire<tUInt8> INST_scemi_respQ_deqReq_1_wires_2;
  MOD_Reg<tUInt8> INST_scemi_respQ_deqReq_2_ehrReg;
  MOD_Wire<tUInt8> INST_scemi_respQ_deqReq_2_ignored_wires;
  MOD_Wire<tUInt8> INST_scemi_respQ_deqReq_2_ignored_wires_1;
  MOD_Wire<tUInt8> INST_scemi_respQ_deqReq_2_ignored_wires_2;
  MOD_Reg<tUInt8> INST_scemi_respQ_deqReq_2_virtual_reg;
  MOD_Reg<tUInt8> INST_scemi_respQ_deqReq_2_virtual_reg_1;
  MOD_Reg<tUInt8> INST_scemi_respQ_deqReq_2_virtual_reg_2;
  MOD_Wire<tUInt8> INST_scemi_respQ_deqReq_2_wires;
  MOD_Wire<tUInt8> INST_scemi_respQ_deqReq_2_wires_1;
  MOD_Wire<tUInt8> INST_scemi_respQ_deqReq_2_wires_2;
  MOD_Reg<tUInt8> INST_scemi_respQ_deqReq_3_ehrReg;
  MOD_Wire<tUInt8> INST_scemi_respQ_deqReq_3_ignored_wires;
  MOD_Wire<tUInt8> INST_scemi_respQ_deqReq_3_ignored_wires_1;
  MOD_Wire<tUInt8> INST_scemi_respQ_deqReq_3_ignored_wires_2;
  MOD_Reg<tUInt8> INST_scemi_respQ_deqReq_3_virtual_reg;
  MOD_Reg<tUInt8> INST_scemi_respQ_deqReq_3_virtual_reg_1;
  MOD_Reg<tUInt8> INST_scemi_respQ_deqReq_3_virtual_reg_2;
  MOD_Wire<tUInt8> INST_scemi_respQ_deqReq_3_wires;
  MOD_Wire<tUInt8> INST_scemi_respQ_deqReq_3_wires_1;
  MOD_Wire<tUInt8> INST_scemi_respQ_deqReq_3_wires_2;
  MOD_Reg<tUInt8> INST_scemi_respQ_deqReq_4_ehrReg;
  MOD_Wire<tUInt8> INST_scemi_respQ_deqReq_4_ignored_wires;
  MOD_Wire<tUInt8> INST_scemi_respQ_deqReq_4_ignored_wires_1;
  MOD_Wire<tUInt8> INST_scemi_respQ_deqReq_4_ignored_wires_2;
  MOD_Reg<tUInt8> INST_scemi_respQ_deqReq_4_virtual_reg;
  MOD_Reg<tUInt8> INST_scemi_respQ_deqReq_4_virtual_reg_1;
  MOD_Reg<tUInt8> INST_scemi_respQ_deqReq_4_virtual_reg_2;
  MOD_Wire<tUInt8> INST_scemi_respQ_deqReq_4_wires;
  MOD_Wire<tUInt8> INST_scemi_respQ_deqReq_4_wires_1;
  MOD_Wire<tUInt8> INST_scemi_respQ_deqReq_4_wires_2;
  MOD_Reg<tUInt8> INST_scemi_respQ_deqReq_5_ehrReg;
  MOD_Wire<tUInt8> INST_scemi_respQ_deqReq_5_ignored_wires;
  MOD_Wire<tUInt8> INST_scemi_respQ_deqReq_5_ignored_wires_1;
  MOD_Wire<tUInt8> INST_scemi_respQ_deqReq_5_ignored_wires_2;
  MOD_Reg<tUInt8> INST_scemi_respQ_deqReq_5_virtual_reg;
  MOD_Reg<tUInt8> INST_scemi_respQ_deqReq_5_virtual_reg_1;
  MOD_Reg<tUInt8> INST_scemi_respQ_deqReq_5_virtual_reg_2;
  MOD_Wire<tUInt8> INST_scemi_respQ_deqReq_5_wires;
  MOD_Wire<tUInt8> INST_scemi_respQ_deqReq_5_wires_1;
  MOD_Wire<tUInt8> INST_scemi_respQ_deqReq_5_wires_2;
  MOD_Reg<tUInt8> INST_scemi_respQ_deqReq_6_ehrReg;
  MOD_Wire<tUInt8> INST_scemi_respQ_deqReq_6_ignored_wires;
  MOD_Wire<tUInt8> INST_scemi_respQ_deqReq_6_ignored_wires_1;
  MOD_Wire<tUInt8> INST_scemi_respQ_deqReq_6_ignored_wires_2;
  MOD_Reg<tUInt8> INST_scemi_respQ_deqReq_6_virtual_reg;
  MOD_Reg<tUInt8> INST_scemi_respQ_deqReq_6_virtual_reg_1;
  MOD_Reg<tUInt8> INST_scemi_respQ_deqReq_6_virtual_reg_2;
  MOD_Wire<tUInt8> INST_scemi_respQ_deqReq_6_wires;
  MOD_Wire<tUInt8> INST_scemi_respQ_deqReq_6_wires_1;
  MOD_Wire<tUInt8> INST_scemi_respQ_deqReq_6_wires_2;
  MOD_Reg<tUInt8> INST_scemi_respQ_deqReq_7_ehrReg;
  MOD_Wire<tUInt8> INST_scemi_respQ_deqReq_7_ignored_wires;
  MOD_Wire<tUInt8> INST_scemi_respQ_deqReq_7_ignored_wires_1;
  MOD_Wire<tUInt8> INST_scemi_respQ_deqReq_7_ignored_wires_2;
  MOD_Reg<tUInt8> INST_scemi_respQ_deqReq_7_virtual_reg;
  MOD_Reg<tUInt8> INST_scemi_respQ_deqReq_7_virtual_reg_1;
  MOD_Reg<tUInt8> INST_scemi_respQ_deqReq_7_virtual_reg_2;
  MOD_Wire<tUInt8> INST_scemi_respQ_deqReq_7_wires;
  MOD_Wire<tUInt8> INST_scemi_respQ_deqReq_7_wires_1;
  MOD_Wire<tUInt8> INST_scemi_respQ_deqReq_7_wires_2;
  MOD_Reg<tUInt8> INST_scemi_respQ_deqReq_8_ehrReg;
  MOD_Wire<tUInt8> INST_scemi_respQ_deqReq_8_ignored_wires;
  MOD_Wire<tUInt8> INST_scemi_respQ_deqReq_8_ignored_wires_1;
  MOD_Wire<tUInt8> INST_scemi_respQ_deqReq_8_ignored_wires_2;
  MOD_Reg<tUInt8> INST_scemi_respQ_deqReq_8_virtual_reg;
  MOD_Reg<tUInt8> INST_scemi_respQ_deqReq_8_virtual_reg_1;
  MOD_Reg<tUInt8> INST_scemi_respQ_deqReq_8_virtual_reg_2;
  MOD_Wire<tUInt8> INST_scemi_respQ_deqReq_8_wires;
  MOD_Wire<tUInt8> INST_scemi_respQ_deqReq_8_wires_1;
  MOD_Wire<tUInt8> INST_scemi_respQ_deqReq_8_wires_2;
  MOD_Reg<tUInt8> INST_scemi_respQ_deqReq_9_ehrReg;
  MOD_Wire<tUInt8> INST_scemi_respQ_deqReq_9_ignored_wires;
  MOD_Wire<tUInt8> INST_scemi_respQ_deqReq_9_ignored_wires_1;
  MOD_Wire<tUInt8> INST_scemi_respQ_deqReq_9_ignored_wires_2;
  MOD_Reg<tUInt8> INST_scemi_respQ_deqReq_9_virtual_reg;
  MOD_Reg<tUInt8> INST_scemi_respQ_deqReq_9_virtual_reg_1;
  MOD_Reg<tUInt8> INST_scemi_respQ_deqReq_9_virtual_reg_2;
  MOD_Wire<tUInt8> INST_scemi_respQ_deqReq_9_wires;
  MOD_Wire<tUInt8> INST_scemi_respQ_deqReq_9_wires_1;
  MOD_Wire<tUInt8> INST_scemi_respQ_deqReq_9_wires_2;
  MOD_Reg<tUInt8> INST_scemi_respQ_deqReq_ehrReg;
  MOD_Wire<tUInt8> INST_scemi_respQ_deqReq_ignored_wires;
  MOD_Wire<tUInt8> INST_scemi_respQ_deqReq_ignored_wires_1;
  MOD_Wire<tUInt8> INST_scemi_respQ_deqReq_ignored_wires_2;
  MOD_Reg<tUInt8> INST_scemi_respQ_deqReq_virtual_reg;
  MOD_Reg<tUInt8> INST_scemi_respQ_deqReq_virtual_reg_1;
  MOD_Reg<tUInt8> INST_scemi_respQ_deqReq_virtual_reg_2;
  MOD_Wire<tUInt8> INST_scemi_respQ_deqReq_wires;
  MOD_Wire<tUInt8> INST_scemi_respQ_deqReq_wires_1;
  MOD_Wire<tUInt8> INST_scemi_respQ_deqReq_wires_2;
  MOD_Reg<tUInt8> INST_scemi_respQ_empty;
  MOD_Reg<tUInt8> INST_scemi_respQ_empty_1;
  MOD_Reg<tUInt8> INST_scemi_respQ_empty_2;
  MOD_Reg<tUInt8> INST_scemi_respQ_empty_3;
  MOD_Reg<tUInt8> INST_scemi_respQ_empty_4;
  MOD_Reg<tUInt8> INST_scemi_respQ_empty_5;
  MOD_Reg<tUInt8> INST_scemi_respQ_empty_6;
  MOD_Reg<tUInt8> INST_scemi_respQ_empty_7;
  MOD_Reg<tUInt8> INST_scemi_respQ_empty_8;
  MOD_Reg<tUInt8> INST_scemi_respQ_empty_9;
  MOD_Reg<tUInt8> INST_scemi_respQ_enqP;
  MOD_Reg<tUInt8> INST_scemi_respQ_enqP_1;
  MOD_Reg<tUInt8> INST_scemi_respQ_enqP_2;
  MOD_Reg<tUInt8> INST_scemi_respQ_enqP_3;
  MOD_Reg<tUInt8> INST_scemi_respQ_enqP_4;
  MOD_Reg<tUInt8> INST_scemi_respQ_enqP_5;
  MOD_Reg<tUInt8> INST_scemi_respQ_enqP_6;
  MOD_Reg<tUInt8> INST_scemi_respQ_enqP_7;
  MOD_Reg<tUInt8> INST_scemi_respQ_enqP_8;
  MOD_Reg<tUInt8> INST_scemi_respQ_enqP_9;
  MOD_Reg<tUWide> INST_scemi_respQ_enqReq_1_ehrReg;
  MOD_Wire<tUWide> INST_scemi_respQ_enqReq_1_ignored_wires;
  MOD_Wire<tUWide> INST_scemi_respQ_enqReq_1_ignored_wires_1;
  MOD_Wire<tUWide> INST_scemi_respQ_enqReq_1_ignored_wires_2;
  MOD_Reg<tUInt8> INST_scemi_respQ_enqReq_1_virtual_reg;
  MOD_Reg<tUInt8> INST_scemi_respQ_enqReq_1_virtual_reg_1;
  MOD_Reg<tUInt8> INST_scemi_respQ_enqReq_1_virtual_reg_2;
  MOD_Wire<tUWide> INST_scemi_respQ_enqReq_1_wires;
  MOD_Wire<tUWide> INST_scemi_respQ_enqReq_1_wires_1;
  MOD_Wire<tUWide> INST_scemi_respQ_enqReq_1_wires_2;
  MOD_Reg<tUWide> INST_scemi_respQ_enqReq_2_ehrReg;
  MOD_Wire<tUWide> INST_scemi_respQ_enqReq_2_ignored_wires;
  MOD_Wire<tUWide> INST_scemi_respQ_enqReq_2_ignored_wires_1;
  MOD_Wire<tUWide> INST_scemi_respQ_enqReq_2_ignored_wires_2;
  MOD_Reg<tUInt8> INST_scemi_respQ_enqReq_2_virtual_reg;
  MOD_Reg<tUInt8> INST_scemi_respQ_enqReq_2_virtual_reg_1;
  MOD_Reg<tUInt8> INST_scemi_respQ_enqReq_2_virtual_reg_2;
  MOD_Wire<tUWide> INST_scemi_respQ_enqReq_2_wires;
  MOD_Wire<tUWide> INST_scemi_respQ_enqReq_2_wires_1;
  MOD_Wire<tUWide> INST_scemi_respQ_enqReq_2_wires_2;
  MOD_Reg<tUWide> INST_scemi_respQ_enqReq_3_ehrReg;
  MOD_Wire<tUWide> INST_scemi_respQ_enqReq_3_ignored_wires;
  MOD_Wire<tUWide> INST_scemi_respQ_enqReq_3_ignored_wires_1;
  MOD_Wire<tUWide> INST_scemi_respQ_enqReq_3_ignored_wires_2;
  MOD_Reg<tUInt8> INST_scemi_respQ_enqReq_3_virtual_reg;
  MOD_Reg<tUInt8> INST_scemi_respQ_enqReq_3_virtual_reg_1;
  MOD_Reg<tUInt8> INST_scemi_respQ_enqReq_3_virtual_reg_2;
  MOD_Wire<tUWide> INST_scemi_respQ_enqReq_3_wires;
  MOD_Wire<tUWide> INST_scemi_respQ_enqReq_3_wires_1;
  MOD_Wire<tUWide> INST_scemi_respQ_enqReq_3_wires_2;
  MOD_Reg<tUWide> INST_scemi_respQ_enqReq_4_ehrReg;
  MOD_Wire<tUWide> INST_scemi_respQ_enqReq_4_ignored_wires;
  MOD_Wire<tUWide> INST_scemi_respQ_enqReq_4_ignored_wires_1;
  MOD_Wire<tUWide> INST_scemi_respQ_enqReq_4_ignored_wires_2;
  MOD_Reg<tUInt8> INST_scemi_respQ_enqReq_4_virtual_reg;
  MOD_Reg<tUInt8> INST_scemi_respQ_enqReq_4_virtual_reg_1;
  MOD_Reg<tUInt8> INST_scemi_respQ_enqReq_4_virtual_reg_2;
  MOD_Wire<tUWide> INST_scemi_respQ_enqReq_4_wires;
  MOD_Wire<tUWide> INST_scemi_respQ_enqReq_4_wires_1;
  MOD_Wire<tUWide> INST_scemi_respQ_enqReq_4_wires_2;
  MOD_Reg<tUWide> INST_scemi_respQ_enqReq_5_ehrReg;
  MOD_Wire<tUWide> INST_scemi_respQ_enqReq_5_ignored_wires;
  MOD_Wire<tUWide> INST_scemi_respQ_enqReq_5_ignored_wires_1;
  MOD_Wire<tUWide> INST_scemi_respQ_enqReq_5_ignored_wires_2;
  MOD_Reg<tUInt8> INST_scemi_respQ_enqReq_5_virtual_reg;
  MOD_Reg<tUInt8> INST_scemi_respQ_enqReq_5_virtual_reg_1;
  MOD_Reg<tUInt8> INST_scemi_respQ_enqReq_5_virtual_reg_2;
  MOD_Wire<tUWide> INST_scemi_respQ_enqReq_5_wires;
  MOD_Wire<tUWide> INST_scemi_respQ_enqReq_5_wires_1;
  MOD_Wire<tUWide> INST_scemi_respQ_enqReq_5_wires_2;
  MOD_Reg<tUWide> INST_scemi_respQ_enqReq_6_ehrReg;
  MOD_Wire<tUWide> INST_scemi_respQ_enqReq_6_ignored_wires;
  MOD_Wire<tUWide> INST_scemi_respQ_enqReq_6_ignored_wires_1;
  MOD_Wire<tUWide> INST_scemi_respQ_enqReq_6_ignored_wires_2;
  MOD_Reg<tUInt8> INST_scemi_respQ_enqReq_6_virtual_reg;
  MOD_Reg<tUInt8> INST_scemi_respQ_enqReq_6_virtual_reg_1;
  MOD_Reg<tUInt8> INST_scemi_respQ_enqReq_6_virtual_reg_2;
  MOD_Wire<tUWide> INST_scemi_respQ_enqReq_6_wires;
  MOD_Wire<tUWide> INST_scemi_respQ_enqReq_6_wires_1;
  MOD_Wire<tUWide> INST_scemi_respQ_enqReq_6_wires_2;
  MOD_Reg<tUWide> INST_scemi_respQ_enqReq_7_ehrReg;
  MOD_Wire<tUWide> INST_scemi_respQ_enqReq_7_ignored_wires;
  MOD_Wire<tUWide> INST_scemi_respQ_enqReq_7_ignored_wires_1;
  MOD_Wire<tUWide> INST_scemi_respQ_enqReq_7_ignored_wires_2;
  MOD_Reg<tUInt8> INST_scemi_respQ_enqReq_7_virtual_reg;
  MOD_Reg<tUInt8> INST_scemi_respQ_enqReq_7_virtual_reg_1;
  MOD_Reg<tUInt8> INST_scemi_respQ_enqReq_7_virtual_reg_2;
  MOD_Wire<tUWide> INST_scemi_respQ_enqReq_7_wires;
  MOD_Wire<tUWide> INST_scemi_respQ_enqReq_7_wires_1;
  MOD_Wire<tUWide> INST_scemi_respQ_enqReq_7_wires_2;
  MOD_Reg<tUWide> INST_scemi_respQ_enqReq_8_ehrReg;
  MOD_Wire<tUWide> INST_scemi_respQ_enqReq_8_ignored_wires;
  MOD_Wire<tUWide> INST_scemi_respQ_enqReq_8_ignored_wires_1;
  MOD_Wire<tUWide> INST_scemi_respQ_enqReq_8_ignored_wires_2;
  MOD_Reg<tUInt8> INST_scemi_respQ_enqReq_8_virtual_reg;
  MOD_Reg<tUInt8> INST_scemi_respQ_enqReq_8_virtual_reg_1;
  MOD_Reg<tUInt8> INST_scemi_respQ_enqReq_8_virtual_reg_2;
  MOD_Wire<tUWide> INST_scemi_respQ_enqReq_8_wires;
  MOD_Wire<tUWide> INST_scemi_respQ_enqReq_8_wires_1;
  MOD_Wire<tUWide> INST_scemi_respQ_enqReq_8_wires_2;
  MOD_Reg<tUWide> INST_scemi_respQ_enqReq_9_ehrReg;
  MOD_Wire<tUWide> INST_scemi_respQ_enqReq_9_ignored_wires;
  MOD_Wire<tUWide> INST_scemi_respQ_enqReq_9_ignored_wires_1;
  MOD_Wire<tUWide> INST_scemi_respQ_enqReq_9_ignored_wires_2;
  MOD_Reg<tUInt8> INST_scemi_respQ_enqReq_9_virtual_reg;
  MOD_Reg<tUInt8> INST_scemi_respQ_enqReq_9_virtual_reg_1;
  MOD_Reg<tUInt8> INST_scemi_respQ_enqReq_9_virtual_reg_2;
  MOD_Wire<tUWide> INST_scemi_respQ_enqReq_9_wires;
  MOD_Wire<tUWide> INST_scemi_respQ_enqReq_9_wires_1;
  MOD_Wire<tUWide> INST_scemi_respQ_enqReq_9_wires_2;
  MOD_Reg<tUWide> INST_scemi_respQ_enqReq_ehrReg;
  MOD_Wire<tUWide> INST_scemi_respQ_enqReq_ignored_wires;
  MOD_Wire<tUWide> INST_scemi_respQ_enqReq_ignored_wires_1;
  MOD_Wire<tUWide> INST_scemi_respQ_enqReq_ignored_wires_2;
  MOD_Reg<tUInt8> INST_scemi_respQ_enqReq_virtual_reg;
  MOD_Reg<tUInt8> INST_scemi_respQ_enqReq_virtual_reg_1;
  MOD_Reg<tUInt8> INST_scemi_respQ_enqReq_virtual_reg_2;
  MOD_Wire<tUWide> INST_scemi_respQ_enqReq_wires;
  MOD_Wire<tUWide> INST_scemi_respQ_enqReq_wires_1;
  MOD_Wire<tUWide> INST_scemi_respQ_enqReq_wires_2;
  MOD_Reg<tUInt8> INST_scemi_respQ_full;
  MOD_Reg<tUInt8> INST_scemi_respQ_full_1;
  MOD_Reg<tUInt8> INST_scemi_respQ_full_2;
  MOD_Reg<tUInt8> INST_scemi_respQ_full_3;
  MOD_Reg<tUInt8> INST_scemi_respQ_full_4;
  MOD_Reg<tUInt8> INST_scemi_respQ_full_5;
  MOD_Reg<tUInt8> INST_scemi_respQ_full_6;
  MOD_Reg<tUInt8> INST_scemi_respQ_full_7;
  MOD_Reg<tUInt8> INST_scemi_respQ_full_8;
  MOD_Reg<tUInt8> INST_scemi_respQ_full_9;
  MOD_Wire<tUInt8> INST_scemi_rising_uclock_pw;
  MOD_ResetEither INST_scemi_rstgen_final_reset;
  MOD_Reg<tUInt8> INST_scemi_rstgen_init;
  MOD_ClockInverter INST_scemi_rstgen_inv_clk;
  MOD_MakeReset INST_scemi_rstgen_inv_rstgen;
  MOD_SyncReset0 INST_scemi_rstgen_inv_rstn;
  MOD_MakeReset0 INST_scemi_rstgen_rstgen;
  MOD_Reg<tUInt8> INST_scemi_rvPrevMsgGrant;
  MOD_Reg<tUInt8> INST_scemi_rvPrevPrevMsgGrant;
  MOD_Wire<tUInt8> INST_scemi_rwNextOutMsgGrant;
  MOD_SyncHandshake INST_scemi_shutdown_ctrl_in_buffer_empty_sp;
  MOD_SyncHandshake INST_scemi_shutdown_ctrl_in_buffer_full_sp;
  MOD_CReg<tUInt8> INST_scemi_shutdown_ctrl_in_dataF_rv;
  MOD_SyncPulse INST_scemi_shutdown_ctrl_in_ending_reset;
  MOD_Wire<tUInt8> INST_scemi_shutdown_ctrl_in_got_beat_pw;
  MOD_Reg<tUInt8> INST_scemi_shutdown_ctrl_in_in_reset_noc;
  MOD_Reg<tUInt8> INST_scemi_shutdown_ctrl_in_in_reset_uclk;
  MOD_SyncHandshake INST_scemi_shutdown_ctrl_in_next_sp;
  MOD_SyncReset0 INST_scemi_shutdown_ctrl_in_nocResetUClock;
  MOD_mkSceMiUInt32Parameter INST_scemi_shutdown_ctrl_in_param_channelId;
  MOD_mkSceMiLinkTypeParameter INST_scemi_shutdown_ctrl_in_param_link_type;
  MOD_Reg<tUInt8> INST_scemi_shutdown_ctrl_in_prev_reset_uclk;
  MOD_Reg<tUInt8> INST_scemi_shutdown_ctrl_in_remaining;
  MOD_CReg<tUInt8> INST_scemi_shutdown_ctrl_in_requestF_rv;
  MOD_Wire<tUInt8> INST_scemi_shutdown_ctrl_in_request_pw;
  MOD_Reg<tUInt32> INST_scemi_shutdown_ctrl_in_scemiInportBeats;
  MOD_SyncPulse INST_scemi_shutdown_ctrl_in_starting_reset;
  MOD_Reg<tUInt8> INST_scemi_shutdown_ctrl_in_status;
  MOD_SyncHandshake INST_scemi_shutdown_ctrl_in_wait_sp;
  MOD_Reg<tUInt32> INST_scemi_shutdown_ctrl_out_beats;
  MOD_Reg<tUInt8> INST_scemi_shutdown_ctrl_out_count;
  MOD_Wire<tUInt8> INST_scemi_shutdown_ctrl_out_decr;
  MOD_SyncPulse INST_scemi_shutdown_ctrl_out_ending_reset;
  MOD_SyncHandshake INST_scemi_shutdown_ctrl_out_finished;
  MOD_Reg<tUInt8> INST_scemi_shutdown_ctrl_out_in_reset_noc;
  MOD_Reg<tUInt8> INST_scemi_shutdown_ctrl_out_in_reset_uclk;
  MOD_SyncHandshake INST_scemi_shutdown_ctrl_out_next;
  MOD_SyncReset0 INST_scemi_shutdown_ctrl_out_nocResetUClock;
  MOD_Reg<tUInt8> INST_scemi_shutdown_ctrl_out_ok;
  MOD_Probe<tUInt8> INST_scemi_shutdown_ctrl_out_okToSend;
  MOD_mkSceMiUInt32Parameter INST_scemi_shutdown_ctrl_out_param_channelId;
  MOD_mkSceMiLinkTypeParameter INST_scemi_shutdown_ctrl_out_param_link_type;
  MOD_Reg<tUInt8> INST_scemi_shutdown_ctrl_out_prev_reset_uclk;
  MOD_SyncPulse INST_scemi_shutdown_ctrl_out_starting_reset;
  MOD_Reg<tUInt8> INST_scemi_shutdown_shutdown_pending;
  MOD_Reg<tUInt32> INST_scemi_tcp_port_number;
  MOD_Reg<tUInt32> INST_scemi_tohost_outport_beats;
  MOD_Reg<tUInt8> INST_scemi_tohost_outport_count;
  MOD_Wire<tUInt8> INST_scemi_tohost_outport_decr;
  MOD_SyncPulse INST_scemi_tohost_outport_ending_reset;
  MOD_SyncHandshake INST_scemi_tohost_outport_finished;
  MOD_Reg<tUInt8> INST_scemi_tohost_outport_in_reset_noc;
  MOD_Reg<tUInt8> INST_scemi_tohost_outport_in_reset_uclk;
  MOD_SyncHandshake INST_scemi_tohost_outport_next;
  MOD_SyncReset0 INST_scemi_tohost_outport_nocResetUClock;
  MOD_Reg<tUInt8> INST_scemi_tohost_outport_ok;
  MOD_Probe<tUInt8> INST_scemi_tohost_outport_okToSend;
  MOD_mkSceMiUInt32Parameter INST_scemi_tohost_outport_param_channelId;
  MOD_mkSceMiLinkTypeParameter INST_scemi_tohost_outport_param_link_type;
  MOD_Reg<tUInt8> INST_scemi_tohost_outport_prev_reset_uclk;
  MOD_SyncPulse INST_scemi_tohost_outport_starting_reset;
  MOD_SyncFIFO<tUInt32,tUInt8> INST_scemi_tohost_res_fifo;
  MOD_MakeClock INST_scemi_uclkgen;
  MOD_Wire<tUInt32> INST_scemi_wFromBridgeBeat;
  MOD_Wire<tUInt32> INST_scemi_wFromContinueBeat;
  MOD_Wire<tUInt32> INST_scemi_wToBridgeBeat;
  MOD_Wire<tUInt32> INST_scemi_wToContinueBeat;
 
 /* Constructor */
 public:
  MOD_mkBridge(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
  void init_symbols_1();
  void init_symbols_2();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_scemi_shutdown_ctrl_out_nocResetUClock$OUT_RST;
  tUInt8 PORT_scemi_shutdown_ctrl_in_nocResetUClock$OUT_RST;
  tUInt8 PORT_scemi_fromhost_inport_nocResetUClock$OUT_RST;
  tUInt8 PORT_scemi_tohost_outport_nocResetUClock$OUT_RST;
  tUInt8 PORT_scemi_mem_inport_nocResetUClock$OUT_RST;
  tUInt8 PORT_scemi_dut_softrst_resp_outport_nocResetUClock$OUT_RST;
  tUInt8 PORT_scemi_dut_softrst_req_inport_nocResetUClock$OUT_RST;
  tUInt8 PORT_scemi_dut_dut_dutIfc_myrst$OUT_RST;
  tUInt8 PORT_scemi_dut_dut_prb_control_control_in_nocResetUClock$OUT_RST;
  tUInt8 PORT_scemi_dut_dut_prb_control_data_out_nocResetUClock$OUT_RST;
  tUInt8 PORT_scemi_clk_port_rstgen_final_reset$RST_OUT;
  tUInt8 PORT_scemi_clk_port_rstgen_rstgen$OUT_RST;
  tUInt8 PORT_scemi_clk_port_rstgen_inv_rstgen$OUT_RST;
  tUInt8 PORT_scemi_clk_port_rstgen_inv_rstn$OUT_RST;
  tUInt8 PORT_scemi_rstgen_final_reset$RST_OUT;
  tUInt8 PORT_scemi_rstgen_rstgen$OUT_RST;
  tUInt8 PORT_scemi_rstgen_inv_rstgen$OUT_RST;
  tUInt8 PORT_scemi_rstgen_inv_rstn$OUT_RST;
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_WILL_FIRE_RL_scemi_1_always_accept_beat;
  tUInt8 DEF_CAN_FIRE_RL_scemi_1_always_accept_beat;
  tUInt8 DEF_WILL_FIRE_RL_scemi_send_whatever;
  tUInt8 DEF_CAN_FIRE_RL_scemi_send_whatever;
  tUInt8 DEF_WILL_FIRE_RL_scemi_1_connect_data;
  tUInt8 DEF_CAN_FIRE_RL_scemi_1_connect_data;
  tUInt8 DEF_WILL_FIRE_RL_scemi_1_connect_dst_rdy;
  tUInt8 DEF_CAN_FIRE_RL_scemi_1_connect_dst_rdy;
  tUInt8 DEF_WILL_FIRE_RL_scemi_1_connect_src_rdy;
  tUInt8 DEF_CAN_FIRE_RL_scemi_1_connect_src_rdy;
  tUInt8 DEF_WILL_FIRE_RL_scemi_connect_data;
  tUInt8 DEF_CAN_FIRE_RL_scemi_connect_data;
  tUInt8 DEF_WILL_FIRE_RL_scemi_connect_dst_rdy;
  tUInt8 DEF_CAN_FIRE_RL_scemi_connect_dst_rdy;
  tUInt8 DEF_WILL_FIRE_RL_scemi_connect_src_rdy;
  tUInt8 DEF_CAN_FIRE_RL_scemi_connect_src_rdy;
  tUInt8 DEF_WILL_FIRE_RL_scemi_swap_scemi1_outport_grant;
  tUInt8 DEF_CAN_FIRE_RL_scemi_swap_scemi1_outport_grant;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_source_noc_active_outports_send_data_message_data;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_source_noc_active_outports_send_data_message_data;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_source_noc_active_outports_send_data_message_header;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_source_noc_active_outports_send_data_message_header;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_source_noc_active_outports_start_data_message;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_source_noc_active_outports_start_data_message;
  tUInt8 DEF_WILL_FIRE_RL_scemi_scan_output_ports;
  tUInt8 DEF_CAN_FIRE_RL_scemi_scan_output_ports;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_source_noc_active_inports_send_request_message;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_source_noc_active_inports_send_request_message;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_source_noc_active_inports_start_next_request;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_source_noc_active_inports_start_next_request;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_source_noc_active_inports_accumulate_pending_requests;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_source_noc_active_inports_accumulate_pending_requests;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_source_noc_active_inports_shift_new_request_vector;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_source_noc_active_inports_shift_new_request_vector;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_source_noc_active_inports_load_new_request_group;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_source_noc_active_inports_load_new_request_group;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_source_noc_active_continue_scemi2;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_source_noc_active_continue_scemi2;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_source_noc_active_continue_scemi1;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_source_noc_active_continue_scemi1;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_source_noc_active_continue_other;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_source_noc_active_continue_other;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_source_noc_active_dispatch_next_granted_scemi2;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_source_noc_active_dispatch_next_granted_scemi2;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_source_noc_active_dispatch_next_granted_scemi1;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_source_noc_active_dispatch_next_granted_scemi1;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_source_noc_active_dispatch_next_granted_other;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_source_noc_active_dispatch_next_granted_other;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_source_noc_active_arbitrate_transmit_messages;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_source_noc_active_arbitrate_transmit_messages;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_source_noc_active_move_to_next_output_beat;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_source_noc_active_move_to_next_output_beat;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_source_noc_active_transmit_beat_to_bridge;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_source_noc_active_transmit_beat_to_bridge;
  tUInt8 DEF_WILL_FIRE_RL_scemi_fS2MsgOut_ifc_update;
  tUInt8 DEF_CAN_FIRE_RL_scemi_fS2MsgOut_ifc_update;
  tUInt8 DEF_WILL_FIRE_RL_scemi_fS1MsgOut_ifc_update;
  tUInt8 DEF_CAN_FIRE_RL_scemi_fS1MsgOut_ifc_update;
  tUInt8 DEF_WILL_FIRE_RL_scemi_fFromContinueBeat_ifc_update;
  tUInt8 DEF_CAN_FIRE_RL_scemi_fFromContinueBeat_ifc_update;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_sink_noc_active_other_process_other_data;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_sink_noc_active_other_process_other_data;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_sink_noc_active_scemi2_disregard_packet;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_sink_noc_active_scemi2_disregard_packet;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_sink_noc_active_scemi2_decode_scemi_header_4bpb;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_sink_noc_active_scemi2_decode_scemi_header_4bpb;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_sink_noc_active_execute_outport_acks;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_sink_noc_active_execute_outport_acks;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_sink_noc_active_scemi1_disregard_packet;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_sink_noc_active_scemi1_disregard_packet;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_sink_noc_active_scemi1_process_outport_ack_4bpb;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_sink_noc_active_scemi1_process_outport_ack_4bpb;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_sink_noc_active_scemi1_process_inport_data;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_sink_noc_active_scemi1_process_inport_data;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_sink_noc_active_scemi1_decode_scemi_header;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_sink_noc_active_scemi1_decode_scemi_header;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_sink_noc_active_decode_noc_header_4bpb;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_sink_noc_active_decode_noc_header_4bpb;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_sink_noc_active_receive_beat_from_bridge;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_sink_noc_active_receive_beat_from_bridge;
  tUInt8 DEF_WILL_FIRE_RL_scemi_fS1OutPortAcks_ifc_update;
  tUInt8 DEF_CAN_FIRE_RL_scemi_fS1OutPortAcks_ifc_update;
  tUInt8 DEF_WILL_FIRE_RL_scemi_fToContinueBeat_ifc_update;
  tUInt8 DEF_CAN_FIRE_RL_scemi_fToContinueBeat_ifc_update;
  tUInt8 DEF_WILL_FIRE_RL_scemi_fFromBridgeBeat_ifc_update;
  tUInt8 DEF_CAN_FIRE_RL_scemi_fFromBridgeBeat_ifc_update;
  tUInt8 DEF_WILL_FIRE_RL_scemi_clockGenerators_incr_cycle_stamp;
  tUInt8 DEF_CAN_FIRE_RL_scemi_clockGenerators_incr_cycle_stamp;
  tUInt8 DEF_WILL_FIRE_RL_scemi_clockGenerators_stall_one_to_one_cclock;
  tUInt8 DEF_CAN_FIRE_RL_scemi_clockGenerators_stall_one_to_one_cclock;
  tUInt8 DEF_WILL_FIRE_RL_scemi_clockGenerators_track_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_clockGenerators_track_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_clockGenerators_one_to_one_cclock_incr;
  tUInt8 DEF_CAN_FIRE_RL_scemi_clockGenerators_one_to_one_cclock_incr;
  tUInt8 DEF_WILL_FIRE_RL_scemi_clockGenerators_handle_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_clockGenerators_handle_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_clockGenerators_clock_gens_do_ticks;
  tUInt8 DEF_CAN_FIRE_RL_scemi_clockGenerators_clock_gens_do_ticks;
  tUInt8 DEF_WILL_FIRE_RL_scemi_clockGenerators_clock_gens_update_stalled;
  tUInt8 DEF_CAN_FIRE_RL_scemi_clockGenerators_clock_gens_update_stalled;
  tUInt8 DEF_WILL_FIRE_RL_scemi_clockGenerators_clock_gens_do_stall_scemi;
  tUInt8 DEF_CAN_FIRE_RL_scemi_clockGenerators_clock_gens_do_stall_scemi;
  tUInt8 DEF_WILL_FIRE_RL_scemi_clockGenerators_clock_gens_is_allowed_sync_clock_domain_crossing;
  tUInt8 DEF_CAN_FIRE_RL_scemi_clockGenerators_clock_gens_is_allowed_sync_clock_domain_crossing;
  tUInt8 DEF_WILL_FIRE_RL_scemi_clockGenerators_clock_gens_manage_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_clockGenerators_clock_gens_manage_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_clockGenerators_clock_gens_tick_clock;
  tUInt8 DEF_CAN_FIRE_RL_scemi_clockGenerators_clock_gens_tick_clock;
  tUInt8 DEF_WILL_FIRE_RL_scemi_clockGenerators_clock_gens_counters_do_stall;
  tUInt8 DEF_CAN_FIRE_RL_scemi_clockGenerators_clock_gens_counters_do_stall;
  tUInt8 DEF_WILL_FIRE_RL_scemi_clockGenerators_clock_gens_counters_incr;
  tUInt8 DEF_CAN_FIRE_RL_scemi_clockGenerators_clock_gens_counters_incr;
  tUInt8 DEF_WILL_FIRE_RL_scemi_10_mkConnectionGetPut;
  tUInt8 DEF_CAN_FIRE_RL_scemi_10_mkConnectionGetPut;
  tUInt8 DEF_WILL_FIRE_RL_scemi_9_mkConnectionGetPut;
  tUInt8 DEF_CAN_FIRE_RL_scemi_9_mkConnectionGetPut;
  tUInt8 DEF_WILL_FIRE_RL_scemi_8_mkConnectionGetPut;
  tUInt8 DEF_CAN_FIRE_RL_scemi_8_mkConnectionGetPut;
  tUInt8 DEF_WILL_FIRE_RL_scemi_7_mkConnectionGetPut;
  tUInt8 DEF_CAN_FIRE_RL_scemi_7_mkConnectionGetPut;
  tUInt8 DEF_WILL_FIRE_RL_scemi_6_mkConnectionGetPut;
  tUInt8 DEF_CAN_FIRE_RL_scemi_6_mkConnectionGetPut;
  tUInt8 DEF_WILL_FIRE_RL_scemi_5_mkConnectionGetPut;
  tUInt8 DEF_CAN_FIRE_RL_scemi_5_mkConnectionGetPut;
  tUInt8 DEF_WILL_FIRE_RL_scemi_4_mkConnectionGetPut;
  tUInt8 DEF_CAN_FIRE_RL_scemi_4_mkConnectionGetPut;
  tUInt8 DEF_WILL_FIRE_RL_scemi_3_mkConnectionGetPut;
  tUInt8 DEF_CAN_FIRE_RL_scemi_3_mkConnectionGetPut;
  tUInt8 DEF_WILL_FIRE_RL_scemi_2_mkConnectionGetPut;
  tUInt8 DEF_CAN_FIRE_RL_scemi_2_mkConnectionGetPut;
  tUInt8 DEF_WILL_FIRE_RL_scemi_1_mkConnectionGetPut;
  tUInt8 DEF_CAN_FIRE_RL_scemi_1_mkConnectionGetPut;
  tUInt8 DEF_WILL_FIRE_RL_scemi_connect_responses;
  tUInt8 DEF_CAN_FIRE_RL_scemi_connect_responses;
  tUInt8 DEF_WILL_FIRE_RL_scemi_connect_requests;
  tUInt8 DEF_CAN_FIRE_RL_scemi_connect_requests;
  tUInt8 DEF_WILL_FIRE_RL_scemi_respQ_canonicalize_9;
  tUInt8 DEF_CAN_FIRE_RL_scemi_respQ_canonicalize_9;
  tUInt8 DEF_WILL_FIRE_RL_scemi_respQ_clearReq_9_canonicalize;
  tUInt8 DEF_CAN_FIRE_RL_scemi_respQ_clearReq_9_canonicalize;
  tUInt8 DEF_WILL_FIRE_RL_scemi_respQ_deqReq_9_canonicalize;
  tUInt8 DEF_CAN_FIRE_RL_scemi_respQ_deqReq_9_canonicalize;
  tUInt8 DEF_WILL_FIRE_RL_scemi_respQ_enqReq_9_canonicalize;
  tUInt8 DEF_CAN_FIRE_RL_scemi_respQ_enqReq_9_canonicalize;
  tUInt8 DEF_WILL_FIRE_RL_scemi_respQ_canonicalize_8;
  tUInt8 DEF_CAN_FIRE_RL_scemi_respQ_canonicalize_8;
  tUInt8 DEF_WILL_FIRE_RL_scemi_respQ_clearReq_8_canonicalize;
  tUInt8 DEF_CAN_FIRE_RL_scemi_respQ_clearReq_8_canonicalize;
  tUInt8 DEF_WILL_FIRE_RL_scemi_respQ_deqReq_8_canonicalize;
  tUInt8 DEF_CAN_FIRE_RL_scemi_respQ_deqReq_8_canonicalize;
  tUInt8 DEF_WILL_FIRE_RL_scemi_respQ_enqReq_8_canonicalize;
  tUInt8 DEF_CAN_FIRE_RL_scemi_respQ_enqReq_8_canonicalize;
  tUInt8 DEF_WILL_FIRE_RL_scemi_respQ_canonicalize_7;
  tUInt8 DEF_CAN_FIRE_RL_scemi_respQ_canonicalize_7;
  tUInt8 DEF_WILL_FIRE_RL_scemi_respQ_clearReq_7_canonicalize;
  tUInt8 DEF_CAN_FIRE_RL_scemi_respQ_clearReq_7_canonicalize;
  tUInt8 DEF_WILL_FIRE_RL_scemi_respQ_deqReq_7_canonicalize;
  tUInt8 DEF_CAN_FIRE_RL_scemi_respQ_deqReq_7_canonicalize;
  tUInt8 DEF_WILL_FIRE_RL_scemi_respQ_enqReq_7_canonicalize;
  tUInt8 DEF_CAN_FIRE_RL_scemi_respQ_enqReq_7_canonicalize;
  tUInt8 DEF_WILL_FIRE_RL_scemi_respQ_canonicalize_6;
  tUInt8 DEF_CAN_FIRE_RL_scemi_respQ_canonicalize_6;
  tUInt8 DEF_WILL_FIRE_RL_scemi_respQ_clearReq_6_canonicalize;
  tUInt8 DEF_CAN_FIRE_RL_scemi_respQ_clearReq_6_canonicalize;
  tUInt8 DEF_WILL_FIRE_RL_scemi_respQ_deqReq_6_canonicalize;
  tUInt8 DEF_CAN_FIRE_RL_scemi_respQ_deqReq_6_canonicalize;
  tUInt8 DEF_WILL_FIRE_RL_scemi_respQ_enqReq_6_canonicalize;
  tUInt8 DEF_CAN_FIRE_RL_scemi_respQ_enqReq_6_canonicalize;
  tUInt8 DEF_WILL_FIRE_RL_scemi_respQ_canonicalize_5;
  tUInt8 DEF_CAN_FIRE_RL_scemi_respQ_canonicalize_5;
  tUInt8 DEF_WILL_FIRE_RL_scemi_respQ_clearReq_5_canonicalize;
  tUInt8 DEF_CAN_FIRE_RL_scemi_respQ_clearReq_5_canonicalize;
  tUInt8 DEF_WILL_FIRE_RL_scemi_respQ_deqReq_5_canonicalize;
  tUInt8 DEF_CAN_FIRE_RL_scemi_respQ_deqReq_5_canonicalize;
  tUInt8 DEF_WILL_FIRE_RL_scemi_respQ_enqReq_5_canonicalize;
  tUInt8 DEF_CAN_FIRE_RL_scemi_respQ_enqReq_5_canonicalize;
  tUInt8 DEF_WILL_FIRE_RL_scemi_respQ_canonicalize_4;
  tUInt8 DEF_CAN_FIRE_RL_scemi_respQ_canonicalize_4;
  tUInt8 DEF_WILL_FIRE_RL_scemi_respQ_clearReq_4_canonicalize;
  tUInt8 DEF_CAN_FIRE_RL_scemi_respQ_clearReq_4_canonicalize;
  tUInt8 DEF_WILL_FIRE_RL_scemi_respQ_deqReq_4_canonicalize;
  tUInt8 DEF_CAN_FIRE_RL_scemi_respQ_deqReq_4_canonicalize;
  tUInt8 DEF_WILL_FIRE_RL_scemi_respQ_enqReq_4_canonicalize;
  tUInt8 DEF_CAN_FIRE_RL_scemi_respQ_enqReq_4_canonicalize;
  tUInt8 DEF_WILL_FIRE_RL_scemi_respQ_canonicalize_3;
  tUInt8 DEF_CAN_FIRE_RL_scemi_respQ_canonicalize_3;
  tUInt8 DEF_WILL_FIRE_RL_scemi_respQ_clearReq_3_canonicalize;
  tUInt8 DEF_CAN_FIRE_RL_scemi_respQ_clearReq_3_canonicalize;
  tUInt8 DEF_WILL_FIRE_RL_scemi_respQ_deqReq_3_canonicalize;
  tUInt8 DEF_CAN_FIRE_RL_scemi_respQ_deqReq_3_canonicalize;
  tUInt8 DEF_WILL_FIRE_RL_scemi_respQ_enqReq_3_canonicalize;
  tUInt8 DEF_CAN_FIRE_RL_scemi_respQ_enqReq_3_canonicalize;
  tUInt8 DEF_WILL_FIRE_RL_scemi_respQ_canonicalize_2;
  tUInt8 DEF_CAN_FIRE_RL_scemi_respQ_canonicalize_2;
  tUInt8 DEF_WILL_FIRE_RL_scemi_respQ_clearReq_2_canonicalize;
  tUInt8 DEF_CAN_FIRE_RL_scemi_respQ_clearReq_2_canonicalize;
  tUInt8 DEF_WILL_FIRE_RL_scemi_respQ_deqReq_2_canonicalize;
  tUInt8 DEF_CAN_FIRE_RL_scemi_respQ_deqReq_2_canonicalize;
  tUInt8 DEF_WILL_FIRE_RL_scemi_respQ_enqReq_2_canonicalize;
  tUInt8 DEF_CAN_FIRE_RL_scemi_respQ_enqReq_2_canonicalize;
  tUInt8 DEF_WILL_FIRE_RL_scemi_respQ_canonicalize_1;
  tUInt8 DEF_CAN_FIRE_RL_scemi_respQ_canonicalize_1;
  tUInt8 DEF_WILL_FIRE_RL_scemi_respQ_clearReq_1_canonicalize;
  tUInt8 DEF_CAN_FIRE_RL_scemi_respQ_clearReq_1_canonicalize;
  tUInt8 DEF_WILL_FIRE_RL_scemi_respQ_deqReq_1_canonicalize;
  tUInt8 DEF_CAN_FIRE_RL_scemi_respQ_deqReq_1_canonicalize;
  tUInt8 DEF_WILL_FIRE_RL_scemi_respQ_enqReq_1_canonicalize;
  tUInt8 DEF_CAN_FIRE_RL_scemi_respQ_enqReq_1_canonicalize;
  tUInt8 DEF_WILL_FIRE_RL_scemi_respQ_canonicalize;
  tUInt8 DEF_CAN_FIRE_RL_scemi_respQ_canonicalize;
  tUInt8 DEF_WILL_FIRE_RL_scemi_respQ_clearReq_canonicalize;
  tUInt8 DEF_CAN_FIRE_RL_scemi_respQ_clearReq_canonicalize;
  tUInt8 DEF_WILL_FIRE_RL_scemi_respQ_deqReq_canonicalize;
  tUInt8 DEF_CAN_FIRE_RL_scemi_respQ_deqReq_canonicalize;
  tUInt8 DEF_WILL_FIRE_RL_scemi_respQ_enqReq_canonicalize;
  tUInt8 DEF_CAN_FIRE_RL_scemi_respQ_enqReq_canonicalize;
  tUInt8 DEF_WILL_FIRE_RL_scemi_ClientServerResponse;
  tUInt8 DEF_CAN_FIRE_RL_scemi_ClientServerResponse;
  tUInt8 DEF_WILL_FIRE_RL_scemi_ClientServerRequest;
  tUInt8 DEF_CAN_FIRE_RL_scemi_ClientServerRequest;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_shutdown;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_shutdown;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_ack;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_ack;
  tUInt8 DEF_WILL_FIRE_RL_scemi_tohost_connect_res_mkConnectionGetPut;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_softrst_resp_connect_res_mkConnectionGetPut;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_prb_control_receiveFirstData;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_prb_control_sendAck;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_prb_control_respondToPing;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_prb_control_receiveMoreData;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_prb_control_receiveTrigger;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_request;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_request;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_ctrl_out_handle_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_ctrl_out_handle_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_ctrl_out_setOK;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_ctrl_out_setOK;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_ctrl_out_pok_mkConnectionVtoAf;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_ctrl_out_pok_mkConnectionVtoAf;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_ctrl_out_update_count;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_ctrl_out_update_count;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_ctrl_out_complete_reset_sequence;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_ctrl_out_complete_reset_sequence;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_ctrl_out_initiate_reset_sequence;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_ctrl_out_initiate_reset_sequence;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_ctrl_out_detect_end_of_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_ctrl_out_detect_end_of_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_ctrl_out_detect_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_ctrl_out_detect_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_ctrl_out_deassert_after_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_ctrl_out_deassert_after_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_ctrl_in_receive;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_ctrl_in_receive;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_ctrl_in_receive_ready;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_ctrl_in_receive_ready;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_ctrl_in_update_remaining;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_ctrl_in_update_remaining;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_ctrl_in_handle_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_ctrl_in_handle_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_ctrl_in_port_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_ctrl_in_port_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_ctrl_in_read_complete;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_ctrl_in_read_complete;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_ctrl_in_data_ready;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_ctrl_in_data_ready;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_ctrl_in_first_request;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_ctrl_in_first_request;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_ctrl_in_complete_reset_sequence;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_ctrl_in_complete_reset_sequence;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_ctrl_in_initiate_reset_sequence;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_ctrl_in_initiate_reset_sequence;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_ctrl_in_detect_end_of_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_ctrl_in_detect_end_of_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_ctrl_in_detect_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_ctrl_in_detect_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_ctrl_in_deassert_after_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_ctrl_in_deassert_after_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_fromhost_request;
  tUInt8 DEF_CAN_FIRE_RL_scemi_fromhost_request;
  tUInt8 DEF_WILL_FIRE_RL_scemi_fromhost_connect_put_mkConnectionGetPut;
  tUInt8 DEF_CAN_FIRE_RL_scemi_fromhost_connect_put_mkConnectionGetPut;
  tUInt8 DEF_WILL_FIRE_RL_scemi_fromhost_connect_res_mkConnectionGetPut;
  tUInt8 DEF_CAN_FIRE_RL_scemi_fromhost_connect_res_mkConnectionGetPut;
  tUInt8 DEF_WILL_FIRE_RL_scemi_fromhost_inport_receive;
  tUInt8 DEF_CAN_FIRE_RL_scemi_fromhost_inport_receive;
  tUInt8 DEF_WILL_FIRE_RL_scemi_fromhost_inport_receive_ready;
  tUInt8 DEF_CAN_FIRE_RL_scemi_fromhost_inport_receive_ready;
  tUInt8 DEF_WILL_FIRE_RL_scemi_fromhost_inport_update_remaining;
  tUInt8 DEF_CAN_FIRE_RL_scemi_fromhost_inport_update_remaining;
  tUInt8 DEF_WILL_FIRE_RL_scemi_fromhost_inport_handle_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_fromhost_inport_handle_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_fromhost_inport_port_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_fromhost_inport_port_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_fromhost_inport_read_complete;
  tUInt8 DEF_CAN_FIRE_RL_scemi_fromhost_inport_read_complete;
  tUInt8 DEF_WILL_FIRE_RL_scemi_fromhost_inport_data_ready;
  tUInt8 DEF_CAN_FIRE_RL_scemi_fromhost_inport_data_ready;
  tUInt8 DEF_WILL_FIRE_RL_scemi_fromhost_inport_first_request;
  tUInt8 DEF_CAN_FIRE_RL_scemi_fromhost_inport_first_request;
  tUInt8 DEF_WILL_FIRE_RL_scemi_fromhost_inport_complete_reset_sequence;
  tUInt8 DEF_CAN_FIRE_RL_scemi_fromhost_inport_complete_reset_sequence;
  tUInt8 DEF_WILL_FIRE_RL_scemi_fromhost_inport_initiate_reset_sequence;
  tUInt8 DEF_CAN_FIRE_RL_scemi_fromhost_inport_initiate_reset_sequence;
  tUInt8 DEF_WILL_FIRE_RL_scemi_fromhost_inport_detect_end_of_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_fromhost_inport_detect_end_of_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_fromhost_inport_detect_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_fromhost_inport_detect_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_fromhost_inport_deassert_after_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_fromhost_inport_deassert_after_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_tohost_connect_get_mkConnectionGetPut;
  tUInt8 DEF_CAN_FIRE_RL_scemi_tohost_connect_get_mkConnectionGetPut;
  tUInt8 DEF_CAN_FIRE_RL_scemi_tohost_connect_res_mkConnectionGetPut;
  tUInt8 DEF_WILL_FIRE_RL_scemi_tohost_outport_handle_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_tohost_outport_handle_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_tohost_outport_setOK;
  tUInt8 DEF_CAN_FIRE_RL_scemi_tohost_outport_setOK;
  tUInt8 DEF_WILL_FIRE_RL_scemi_tohost_outport_pok_mkConnectionVtoAf;
  tUInt8 DEF_CAN_FIRE_RL_scemi_tohost_outport_pok_mkConnectionVtoAf;
  tUInt8 DEF_WILL_FIRE_RL_scemi_tohost_outport_update_count;
  tUInt8 DEF_CAN_FIRE_RL_scemi_tohost_outport_update_count;
  tUInt8 DEF_WILL_FIRE_RL_scemi_tohost_outport_complete_reset_sequence;
  tUInt8 DEF_CAN_FIRE_RL_scemi_tohost_outport_complete_reset_sequence;
  tUInt8 DEF_WILL_FIRE_RL_scemi_tohost_outport_initiate_reset_sequence;
  tUInt8 DEF_CAN_FIRE_RL_scemi_tohost_outport_initiate_reset_sequence;
  tUInt8 DEF_WILL_FIRE_RL_scemi_tohost_outport_detect_end_of_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_tohost_outport_detect_end_of_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_tohost_outport_detect_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_tohost_outport_detect_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_tohost_outport_deassert_after_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_tohost_outport_deassert_after_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_mem_request;
  tUInt8 DEF_CAN_FIRE_RL_scemi_mem_request;
  tUInt8 DEF_WILL_FIRE_RL_scemi_mem_connect_put_mkConnectionGetPut;
  tUInt8 DEF_CAN_FIRE_RL_scemi_mem_connect_put_mkConnectionGetPut;
  tUInt8 DEF_WILL_FIRE_RL_scemi_mem_connect_res_mkConnectionGetPut;
  tUInt8 DEF_CAN_FIRE_RL_scemi_mem_connect_res_mkConnectionGetPut;
  tUInt8 DEF_WILL_FIRE_RL_scemi_mem_inport_receive;
  tUInt8 DEF_CAN_FIRE_RL_scemi_mem_inport_receive;
  tUInt8 DEF_WILL_FIRE_RL_scemi_mem_inport_receive_ready;
  tUInt8 DEF_CAN_FIRE_RL_scemi_mem_inport_receive_ready;
  tUInt8 DEF_WILL_FIRE_RL_scemi_mem_inport_update_remaining;
  tUInt8 DEF_CAN_FIRE_RL_scemi_mem_inport_update_remaining;
  tUInt8 DEF_WILL_FIRE_RL_scemi_mem_inport_handle_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_mem_inport_handle_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_mem_inport_port_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_mem_inport_port_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_mem_inport_read_complete;
  tUInt8 DEF_CAN_FIRE_RL_scemi_mem_inport_read_complete;
  tUInt8 DEF_WILL_FIRE_RL_scemi_mem_inport_data_ready;
  tUInt8 DEF_CAN_FIRE_RL_scemi_mem_inport_data_ready;
  tUInt8 DEF_WILL_FIRE_RL_scemi_mem_inport_first_request;
  tUInt8 DEF_CAN_FIRE_RL_scemi_mem_inport_first_request;
  tUInt8 DEF_WILL_FIRE_RL_scemi_mem_inport_complete_reset_sequence;
  tUInt8 DEF_CAN_FIRE_RL_scemi_mem_inport_complete_reset_sequence;
  tUInt8 DEF_WILL_FIRE_RL_scemi_mem_inport_initiate_reset_sequence;
  tUInt8 DEF_CAN_FIRE_RL_scemi_mem_inport_initiate_reset_sequence;
  tUInt8 DEF_WILL_FIRE_RL_scemi_mem_inport_detect_end_of_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_mem_inport_detect_end_of_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_mem_inport_detect_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_mem_inport_detect_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_mem_inport_deassert_after_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_mem_inport_deassert_after_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_softrst_resp_connect_get_mkConnectionGetPut;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_softrst_resp_connect_get_mkConnectionGetPut;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_softrst_resp_connect_res_mkConnectionGetPut;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_softrst_resp_outport_handle_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_softrst_resp_outport_handle_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_softrst_resp_outport_setOK;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_softrst_resp_outport_setOK;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_softrst_resp_outport_pok_mkConnectionVtoAf;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_softrst_resp_outport_pok_mkConnectionVtoAf;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_softrst_resp_outport_update_count;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_softrst_resp_outport_update_count;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_softrst_resp_outport_complete_reset_sequence;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_softrst_resp_outport_complete_reset_sequence;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_softrst_resp_outport_initiate_reset_sequence;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_softrst_resp_outport_initiate_reset_sequence;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_softrst_resp_outport_detect_end_of_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_softrst_resp_outport_detect_end_of_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_softrst_resp_outport_detect_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_softrst_resp_outport_detect_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_softrst_resp_outport_deassert_after_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_softrst_resp_outport_deassert_after_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_softrst_req_request;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_softrst_req_request;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_softrst_req_connect_put_mkConnectionGetPut;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_softrst_req_connect_put_mkConnectionGetPut;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_softrst_req_connect_res_mkConnectionGetPut;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_softrst_req_connect_res_mkConnectionGetPut;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_softrst_req_inport_receive;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_softrst_req_inport_receive;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_softrst_req_inport_receive_ready;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_softrst_req_inport_receive_ready;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_softrst_req_inport_update_remaining;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_softrst_req_inport_update_remaining;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_softrst_req_inport_handle_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_softrst_req_inport_handle_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_softrst_req_inport_port_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_softrst_req_inport_port_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_softrst_req_inport_read_complete;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_softrst_req_inport_read_complete;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_softrst_req_inport_data_ready;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_softrst_req_inport_data_ready;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_softrst_req_inport_first_request;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_softrst_req_inport_first_request;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_softrst_req_inport_complete_reset_sequence;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_softrst_req_inport_complete_reset_sequence;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_softrst_req_inport_initiate_reset_sequence;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_softrst_req_inport_initiate_reset_sequence;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_softrst_req_inport_detect_end_of_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_softrst_req_inport_detect_end_of_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_softrst_req_inport_detect_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_softrst_req_inport_detect_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_softrst_req_inport_deassert_after_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_softrst_req_inport_deassert_after_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_dutIfc_donerest;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_dutIfc_donerest;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_prb_control_dutclkctrl_nconnect_mkConnectionVtoAf;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_prb_control_dutclkctrl_nconnect_mkConnectionVtoAf;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_prb_control_dutclkctrl_pconnect_mkConnectionVtoAf;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_prb_control_dutclkctrl_pconnect_mkConnectionVtoAf;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_prb_control_sendAck;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_prb_control_respondToPing;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_prb_control_receiveMoreData;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_prb_control_receiveFirstData;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_prb_control_receiveTrigger;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_prb_control_unsetFlag;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_prb_control_setSample;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_prb_control_prb_str_recv_doEnq;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_prb_control_prb_str_recv_doEnq;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_prb_control_receiveControl;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_prb_control_receiveControl;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_prb_control_requestInput;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_prb_control_requestInput;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_prb_control_send_en;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_prb_control_send_en;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_prb_control_unsetFlag;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_prb_control_flagSample;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_prb_control_flagSample;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_prb_control_setSample;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_prb_control_control_in_receive;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_prb_control_control_in_receive;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_prb_control_control_in_receive_ready;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_prb_control_control_in_receive_ready;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_prb_control_control_in_update_remaining;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_prb_control_control_in_update_remaining;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_prb_control_control_in_handle_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_prb_control_control_in_handle_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_prb_control_control_in_port_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_prb_control_control_in_port_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_prb_control_control_in_read_complete;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_prb_control_control_in_read_complete;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_prb_control_control_in_data_ready;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_prb_control_control_in_data_ready;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_prb_control_control_in_first_request;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_prb_control_control_in_first_request;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_prb_control_control_in_complete_reset_sequence;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_prb_control_control_in_complete_reset_sequence;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_prb_control_control_in_initiate_reset_sequence;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_prb_control_control_in_initiate_reset_sequence;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_prb_control_control_in_detect_end_of_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_prb_control_control_in_detect_end_of_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_prb_control_control_in_detect_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_prb_control_control_in_detect_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_prb_control_control_in_deassert_after_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_prb_control_control_in_deassert_after_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_prb_control_data_out_handle_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_prb_control_data_out_handle_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_prb_control_data_out_setOK;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_prb_control_data_out_setOK;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_prb_control_data_out_pok_mkConnectionVtoAf;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_prb_control_data_out_pok_mkConnectionVtoAf;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_prb_control_data_out_update_count;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_prb_control_data_out_update_count;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_prb_control_data_out_complete_reset_sequence;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_prb_control_data_out_complete_reset_sequence;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_prb_control_data_out_initiate_reset_sequence;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_prb_control_data_out_initiate_reset_sequence;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_prb_control_data_out_detect_end_of_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_prb_control_data_out_detect_end_of_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_prb_control_data_out_detect_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_prb_control_data_out_detect_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_dut_dut_prb_control_data_out_deassert_after_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_dut_dut_prb_control_data_out_deassert_after_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_clk_port_rstgen_trigger;
  tUInt8 DEF_CAN_FIRE_RL_scemi_clk_port_rstgen_trigger;
  tUInt8 DEF_WILL_FIRE_RL_scemi_init_state_track_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_init_state_track_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_rstgen_trigger;
  tUInt8 DEF_CAN_FIRE_RL_scemi_rstgen_trigger;
  tUInt8 DEF_WILL_FIRE_RL_scemi_toggle_uclock;
  tUInt8 DEF_CAN_FIRE_RL_scemi_toggle_uclock;
  tUInt8 DEF_WILL_FIRE_RL_scemi_open_port;
  tUInt8 DEF_CAN_FIRE_RL_scemi_open_port;
  tUInt8 DEF_WILL_FIRE_RL_scemi_bridge_close_socket;
  tUInt8 DEF_CAN_FIRE_RL_scemi_bridge_close_socket;
  tUInt8 DEF_WILL_FIRE_RL_scemi_bridge_send_beat_to_tcp;
  tUInt8 DEF_CAN_FIRE_RL_scemi_bridge_send_beat_to_tcp;
  tUInt8 DEF_WILL_FIRE_RL_scemi_bridge_process_incoming_data_beat;
  tUInt8 DEF_CAN_FIRE_RL_scemi_bridge_process_incoming_data_beat;
  tUInt8 DEF_WILL_FIRE_RL_scemi_bridge_drive_outgoing_data;
  tUInt8 DEF_CAN_FIRE_RL_scemi_bridge_drive_outgoing_data;
  tUInt8 DEF_WILL_FIRE_RL_scemi_bridge_process_outgoing_data_beat;
  tUInt8 DEF_CAN_FIRE_RL_scemi_bridge_process_outgoing_data_beat;
  tUInt8 DEF_WILL_FIRE_RL_scemi_bridge_recv_beat_from_tcp;
  tUInt8 DEF_CAN_FIRE_RL_scemi_bridge_recv_beat_from_tcp;
  tUInt8 DEF_WILL_FIRE_RL_scemi_bridge_inReset_isResetAssertedUpdate;
  tUInt8 DEF_CAN_FIRE_RL_scemi_bridge_inReset_isResetAssertedUpdate;
  tUInt8 DEF_scemi_clockGenerators_clock_gens_in_reset_pw_w_ETC___d2431;
  tUInt8 DEF_NOT_scemi_dut_dut_prb_control_prb_str_notEmpty_ETC___d371;
  tUInt8 DEF_NOT_scemi_clockGenerators_clock_gens_counters__ETC___d2383;
  tUInt8 DEF_scemi_shutdown_ctrl_out_in_reset_uclk___d764;
  tUInt8 DEF_scemi_shutdown_ctrl_in_in_reset_uclk___d706;
  tUInt8 DEF_scemi_fromhost_inport_in_reset_uclk___d635;
  tUInt8 DEF_scemi_tohost_outport_in_reset_uclk___d597;
  tUInt8 DEF_scemi_mem_inport_in_reset_uclk___d483;
  tUInt8 DEF_scemi_dut_softrst_resp_outport_in_reset_uclk___d445;
  tUInt8 DEF_scemi_dut_softrst_req_inport_in_reset_uclk___d378;
  tUInt8 DEF_scemi_dut_dut_prb_control_control_in_in_reset__ETC___d86;
  tUInt8 DEF_scemi_dut_dut_prb_control_data_out_in_reset_uclk___d58;
  tUInt8 DEF_scemi_shutdown_ctrl_in_remaining__h212363;
  tUInt32 DEF_b__h211701;
  tUInt8 DEF_scemi_fromhost_inport_remaining__h212351;
  tUInt8 DEF_b__h32401;
  tUInt8 DEF_scemi_dut_softrst_req_inport_remaining__h212327;
  tUInt8 DEF_scemi_dut_dut_prb_control_control_in_remaining__h212313;
  tUInt8 DEF_value_BITS_31_TO_30___h206036;
  tUInt32 DEF_b__h160386;
  tUInt8 DEF_scemi_reqFifo_first__725_BIT_600___d1726;
  tUInt8 DEF_scemi_shutdown_ctrl_in_next_sp_pulse____d739;
  tUInt8 DEF_scemi_shutdown_ctrl_in_got_beat_pw_whas____d734;
  tUInt8 DEF_scemi_shutdown_ctrl_in_wait_sp_pulse____d745;
  tUInt8 DEF_scemi_fromhost_inport_next_sp_pulse____d668;
  tUInt8 DEF_scemi_fromhost_inport_got_beat_pw_whas____d663;
  tUInt8 DEF_scemi_fromhost_inport_wait_sp_pulse____d674;
  tUInt8 DEF_scemi_mem_inport_next_sp_pulse____d517;
  tUInt8 DEF_scemi_mem_inport_wait_sp_pulse____d523;
  tUInt8 DEF_scemi_dut_softrst_req_inport_next_sp_pulse____d411;
  tUInt8 DEF_scemi_dut_softrst_req_inport_got_beat_pw_whas____d406;
  tUInt8 DEF_scemi_dut_softrst_req_inport_wait_sp_pulse____d417;
  tUInt8 DEF_scemi_dut_dut_prb_control_control_in_next_sp_p_ETC___d119;
  tUInt8 DEF_scemi_dut_dut_prb_control_control_in_got_beat__ETC___d114;
  tUInt8 DEF_scemi_dut_dut_prb_control_control_in_wait_sp_p_ETC___d125;
  tUWide DEF_scemi_reqFifo_first____d1725;
  tUWide DEF_scemi_mem_inport_dataF_rv_port1__read____d576;
  tUWide DEF_scemi_mem_inport_dataF_rv_port0__read____d534;
  tUWide DEF_x__h173059;
  tUWide DEF_x__h231455;
  tUInt64 DEF_b__h13751;
  tUInt64 DEF_scemi_fromhost_inport_dataF_rv_port1__read____d692;
  tUInt32 DEF_b__h162047;
  tUInt32 DEF_b__h160933;
  tUInt32 DEF_x__h17143;
  tUInt32 DEF_scemi_bridge_rFileHandle__h1452;
  tUInt32 DEF_scemi_dut_dut_prb_control_control_in_dataF_rv__ETC___d187;
  tUInt32 DEF_b__h15899;
  tUInt32 DEF_b__h7732;
  tUInt8 DEF_b__h246558;
  tUInt8 DEF_b__h171850;
  tUInt8 DEF_scemi_dut_dut_prb_control_sampleIntervalV_3__h13490;
  tUInt8 DEF_scemi_dut_dut_prb_control_sampleIntervalV_2__h13555;
  tUInt8 DEF_scemi_dut_dut_prb_control_sampleIntervalV_1__h13620;
  tUInt8 DEF_scemi_dut_dut_prb_control_sampleIntervalV__h13685;
  tUInt8 DEF_b__h857;
  tUInt8 DEF_b__h246105;
  tUInt8 DEF_b__h245065;
  tUInt8 DEF_b__h244846;
  tUInt8 DEF_b__h242629;
  tUInt8 DEF_b__h164723;
  tUInt8 DEF_b__h164504;
  tUInt8 DEF_b__h163635;
  tUInt8 DEF_b__h163416;
  tUInt8 DEF_b__h166388;
  tUInt8 DEF_b__h166170;
  tUInt8 DEF_ab__h161453;
  tUInt8 DEF_scemi_shutdown_ctrl_in_dataF_rv_port1__read____d790;
  tUInt8 DEF_scemi_dut_softrst_req_inport_dataF_rv_port1__r_ETC___d436;
  tUInt8 DEF_scemi_lrS1ActiveRequests_4__h290069;
  tUInt8 DEF_scemi_lrS1ActiveRequests_3__h290042;
  tUInt8 DEF_scemi_lrS1ActiveRequests_2__h290015;
  tUInt8 DEF_scemi_lrS1ActiveRequests_1__h289988;
  tUInt8 DEF_scemi_rS1MsgOutReqGrant__h292041;
  tUInt8 DEF_scemi_clockGenerators_clock_gens_out_of_reset_reg__h160944;
  tUInt8 DEF_scemi_respQ_full_9__h133430;
  tUInt8 DEF_scemi_respQ_empty_9__h133462;
  tUInt8 DEF_scemi_respQ_full_8__h125208;
  tUInt8 DEF_scemi_respQ_empty_8__h125240;
  tUInt8 DEF_scemi_respQ_full_7__h116986;
  tUInt8 DEF_scemi_respQ_empty_7__h117018;
  tUInt8 DEF_scemi_respQ_full_6__h108764;
  tUInt8 DEF_scemi_respQ_empty_6__h108796;
  tUInt8 DEF_scemi_respQ_full_5__h100542;
  tUInt8 DEF_scemi_respQ_empty_5__h100574;
  tUInt8 DEF_scemi_respQ_full_4__h92320;
  tUInt8 DEF_scemi_respQ_empty_4__h92352;
  tUInt8 DEF_scemi_respQ_full_3__h84098;
  tUInt8 DEF_scemi_respQ_empty_3__h84130;
  tUInt8 DEF_scemi_respQ_full_2__h75876;
  tUInt8 DEF_scemi_respQ_empty_2__h75908;
  tUInt8 DEF_scemi_respQ_full_1__h67654;
  tUInt8 DEF_scemi_respQ_empty_1__h67686;
  tUInt8 DEF_scemi_respQ_full__h59432;
  tUInt8 DEF_scemi_respQ_empty__h59464;
  tUInt8 DEF_scemi_shutdown_ctrl_out_ok__h50290;
  tUInt8 DEF_scemi_shutdown_ctrl_out_decr_whas____d774;
  tUInt8 DEF_scemi_tohost_outport_ok__h39104;
  tUInt8 DEF_scemi_tohost_outport_decr_whas____d607;
  tUInt8 DEF_scemi_mem_inport_got_beat_pw_whas____d511;
  tUInt8 DEF_scemi_dut_softrst_resp_outport_ok__h26448;
  tUInt8 DEF_scemi_dut_softrst_resp_outport_decr_whas____d455;
  tUInt8 DEF_scemi_dut_dut_prb_control_data_out_ok__h7670;
  tUInt8 DEF_scemi_dut_dut_prb_control_data_out_decr_whas____d68;
  tUInt8 DEF_scemi_init_state_msgFIFO_notFull____d83;
  tUInt32 DEF_scemi_dut_dut_prb_control_control_in_dataF_rv__ETC___d210;
  tUInt32 DEF_b__h231237;
  tUInt32 DEF_scemi_dut_dut_prb_control_control_in_dataF_rv__ETC___d217;
  tUInt8 DEF_scemi_fFromBridgeBeat_ifc_rStorage_451_BITS_31_ETC___d2575;
  tUInt8 DEF_scemi_dut_dut_prb_control_control_in_dataF_rv__ETC___d189;
  tUInt8 DEF_scemi_bridge_rFileHandle_BIT_31___h321373;
  tUInt8 DEF_scemi_dut_dut_prb_control_control_in_dataF_rv__ETC___d224;
  tUInt8 DEF_scemi_dut_dut_prb_control_control_in_dataF_rv__ETC___d213;
  tUInt8 DEF_ab_BIT_1___h161459;
  tUInt8 DEF_scemi_shutdown_ctrl_in_dataF_rv_port1__read__9_ETC___d792;
  tUInt8 DEF_scemi_dut_dut_prb_control_control_in_dataF_rv__ETC___d221;
  tUInt8 DEF_scemi_dut_dut_prb_control_control_in_dataF_rv__ETC___d202;
  tUInt8 DEF_scemi_init_state_out_port_0_EQ_3___d784;
  tUInt8 DEF_scemi_fS2MsgOut_ifc_rDataCount_872_ULT_4___d2906;
  tUInt8 DEF_scemi_fFromContinueBeat_ifc_rDataCount_798_ULT_4___d2901;
  tUInt8 DEF_scemi_fS1MsgOut_ifc_rDataCount_835_ULT_4___d2903;
  tUInt8 DEF_NOT_scemi_fFromContinueBeat_ifc_rDataCount_798_ETC___d2912;
  tUInt8 DEF_NOT_scemi_fS1MsgOut_ifc_rDataCount_835_ULT_4_903___d2915;
  tUInt8 DEF_NOT_scemi_fS2MsgOut_ifc_rDataCount_872_ULT_4_906___d2914;
  tUInt8 DEF_NOT_scemi_mem_inport_remaining_12_EQ_0_692___d2693;
  tUInt8 DEF_scemi_clockGenerators_clock_gens_counters_coun_ETC___d2393;
  tUInt32 DEF_scemi_dut_dut_prb_control_sampleIntervalV_3_64_ETC___d169;
  tUInt8 DEF_scemi_dut_dut_prb_control_control_in_dataF_rv__ETC___d211;
  tUInt8 DEF_scemi_fS1OutPortAcks_ifc_rStorage_525_BITS_9_T_ETC___d2746;
  tUInt8 DEF_scemi_dut_dut_prb_control_control_in_dataF_rv__ETC___d218;
  tUInt8 DEF_scemi_fFromBridgeBeat_ifc_rStorage_451_BITS_31_ETC___d2577;
  tUInt8 DEF_scemi_fFromBridgeBeat_ifc_rStorage_451_BITS_31_ETC___d2576;
  tUInt8 DEF_scemi_mem_inport_remaining_12_EQ_1___d513;
  tUInt8 DEF_scemi_dut_dut_prb_control_control_in_dataF_rv__ETC___d200;
  tUInt8 DEF_scemi_dut_dut_prb_control_control_in_dataF_rv__ETC___d198;
  tUInt8 DEF_scemi_dut_dut_prb_control_control_in_dataF_rv__ETC___d196;
  tUInt8 DEF_scemi_dut_dut_prb_control_control_in_dataF_rv__ETC___d194;
  tUInt8 DEF_scemi_dut_dut_prb_control_control_in_dataF_rv__ETC___d192;
  tUInt8 DEF_scemi_dut_dut_prb_control_control_in_dataF_rv__ETC___d190;
  tUInt8 DEF_scemi_fFromBridgeBeat_ifc_rStorage_451_BITS_31_ETC___d2596;
  tUInt8 DEF_scemi_dut_dut_prb_control_control_in_dataF_rv__ETC___d216;
  tUInt8 DEF_NOT_scemi_dut_dut_prb_control_control_in_dataF_ETC___d212;
  tUInt8 DEF_scemi_dut_dut_prb_control_control_in_dataF_rv__ETC___d223;
  tUInt8 DEF_NOT_scemi_dut_dut_prb_control_control_in_dataF_ETC___d197;
  tUInt8 DEF_NOT_scemi_bridge_rFileHandle_BIT_31___d5;
  tUInt8 DEF_NOT_scemi_rS1MsgOutReqGrant_141___d3176;
  tUInt8 DEF_NOT_scemi_fFromBridgeBeat_ifc_rDataAvail_483_U_ETC___d2567;
  tUInt8 DEF_NOT_scemi_clockGenerators_clock_gens_is_allowe_ETC___d2416;
  tUInt8 DEF_scemi_shutdown_ctrl_out_ok_82_AND_NOT_scemi_in_ETC___d786;
  tUInt8 DEF_NOT_scemi_init_state_any_in_reset_uclk_crossed__7___d78;
  tUInt8 DEF_scemi_tohost_outport_ok_15_AND_NOT_scemi_init__ETC___d619;
  tUInt8 DEF_scemi_dut_softrst_resp_outport_ok_63_AND_NOT_s_ETC___d467;
  tUInt8 DEF_scemi_dut_dut_prb_control_data_out_ok_6_AND_NO_ETC___d84;
  tUInt8 DEF_NOT_scemi_dut_dut_prb_control_sampleIntervalV__ETC___d171;
  tUInt8 DEF_NOT_scemi_dut_dut_prb_control_control_in_dataF_ETC___d214;
 
 /* Local definitions */
 private:
  tUInt8 DEF_scemi_shutdown_ctrl_out_count__h315574;
  tUInt8 DEF_scemi_tohost_outport_count__h315530;
  tUInt8 DEF_scemi_dut_softrst_resp_outport_count__h315486;
  tUInt8 DEF_scemi_dut_dut_prb_control_data_out_count__h315442;
  tUInt8 DEF_IF_scemi_respQ_enqReq_9_wires_1_whas__635_THEN_ETC___d1644;
  tUInt8 DEF_IF_scemi_respQ_clearReq_9_wires_whas__674_THEN_ETC___d1677;
  tUInt8 DEF_IF_scemi_respQ_enqReq_8_wires_1_whas__544_THEN_ETC___d1553;
  tUInt8 DEF_IF_scemi_respQ_clearReq_8_wires_whas__583_THEN_ETC___d1586;
  tUInt8 DEF_IF_scemi_respQ_enqReq_7_wires_1_whas__453_THEN_ETC___d1462;
  tUInt8 DEF_IF_scemi_respQ_clearReq_7_wires_whas__492_THEN_ETC___d1495;
  tUInt8 DEF_IF_scemi_respQ_enqReq_6_wires_1_whas__362_THEN_ETC___d1371;
  tUInt8 DEF_IF_scemi_respQ_clearReq_6_wires_whas__401_THEN_ETC___d1404;
  tUInt8 DEF_IF_scemi_respQ_enqReq_5_wires_1_whas__271_THEN_ETC___d1280;
  tUInt8 DEF_IF_scemi_respQ_clearReq_5_wires_whas__310_THEN_ETC___d1313;
  tUInt8 DEF_IF_scemi_respQ_enqReq_4_wires_1_whas__180_THEN_ETC___d1189;
  tUInt8 DEF_IF_scemi_respQ_clearReq_4_wires_whas__219_THEN_ETC___d1222;
  tUInt8 DEF_IF_scemi_respQ_enqReq_3_wires_1_whas__089_THEN_ETC___d1098;
  tUInt8 DEF_IF_scemi_respQ_clearReq_3_wires_whas__128_THEN_ETC___d1131;
  tUInt8 DEF_IF_scemi_respQ_enqReq_2_wires_1_whas__98_THEN__ETC___d1007;
  tUInt8 DEF_IF_scemi_respQ_clearReq_2_wires_whas__037_THEN_ETC___d1040;
  tUInt8 DEF_IF_scemi_respQ_enqReq_1_wires_1_whas__07_THEN__ETC___d916;
  tUInt8 DEF_IF_scemi_respQ_clearReq_1_wires_whas__46_THEN__ETC___d949;
  tUInt8 DEF_IF_scemi_respQ_enqReq_wires_1_whas__15_THEN_sc_ETC___d824;
  tUInt8 DEF_IF_scemi_respQ_clearReq_wires_whas__54_THEN_sc_ETC___d857;
  tUWide DEF_ab__h889;
  tUInt32 DEF_b__h1480;
  tUInt8 DEF_b__h1193;
  tUWide DEF_scemi_dut_dut_dutIfc_m_dut_ddr3client_request_get___d805;
  tUWide DEF_scemi_mem_res_fifo_first____d590;
  tUWide DEF_scemi_respQ_enqReq_9_wires_2_wget____d1633;
  tUWide DEF_scemi_respQ_enqReq_9_wires_1_wget____d1636;
  tUWide DEF_scemi_respQ_enqReq_9_wires_wget____d1639;
  tUWide DEF_scemi_respQ_enqReq_9_ehrReg___d1641;
  tUWide DEF_scemi_respQ_enqReq_8_wires_2_wget____d1542;
  tUWide DEF_scemi_respQ_enqReq_8_wires_1_wget____d1545;
  tUWide DEF_scemi_respQ_enqReq_8_wires_wget____d1548;
  tUWide DEF_scemi_respQ_enqReq_8_ehrReg___d1550;
  tUWide DEF_scemi_respQ_enqReq_7_wires_2_wget____d1451;
  tUWide DEF_scemi_respQ_enqReq_7_wires_1_wget____d1454;
  tUWide DEF_scemi_respQ_enqReq_7_wires_wget____d1457;
  tUWide DEF_scemi_respQ_enqReq_7_ehrReg___d1459;
  tUWide DEF_scemi_respQ_enqReq_6_wires_2_wget____d1360;
  tUWide DEF_scemi_respQ_enqReq_6_wires_1_wget____d1363;
  tUWide DEF_scemi_respQ_enqReq_6_wires_wget____d1366;
  tUWide DEF_scemi_respQ_enqReq_6_ehrReg___d1368;
  tUWide DEF_scemi_respQ_enqReq_5_wires_2_wget____d1269;
  tUWide DEF_scemi_respQ_enqReq_5_wires_1_wget____d1272;
  tUWide DEF_scemi_respQ_enqReq_5_wires_wget____d1275;
  tUWide DEF_scemi_respQ_enqReq_5_ehrReg___d1277;
  tUWide DEF_scemi_respQ_enqReq_4_wires_2_wget____d1178;
  tUWide DEF_scemi_respQ_enqReq_4_wires_1_wget____d1181;
  tUWide DEF_scemi_respQ_enqReq_4_wires_wget____d1184;
  tUWide DEF_scemi_respQ_enqReq_4_ehrReg___d1186;
  tUWide DEF_scemi_respQ_enqReq_3_wires_2_wget____d1087;
  tUWide DEF_scemi_respQ_enqReq_3_wires_1_wget____d1090;
  tUWide DEF_scemi_respQ_enqReq_3_wires_wget____d1093;
  tUWide DEF_scemi_respQ_enqReq_3_ehrReg___d1095;
  tUWide DEF_scemi_respQ_enqReq_2_wires_2_wget____d996;
  tUWide DEF_scemi_respQ_enqReq_2_wires_1_wget____d999;
  tUWide DEF_scemi_respQ_enqReq_2_wires_wget____d1002;
  tUWide DEF_scemi_respQ_enqReq_2_ehrReg___d1004;
  tUWide DEF_scemi_respQ_enqReq_1_wires_2_wget____d905;
  tUWide DEF_scemi_respQ_enqReq_1_wires_1_wget____d908;
  tUWide DEF_scemi_respQ_enqReq_1_wires_wget____d911;
  tUWide DEF_scemi_respQ_enqReq_1_ehrReg___d913;
  tUWide DEF_scemi_respQ_enqReq_wires_2_wget____d813;
  tUWide DEF_scemi_respQ_enqReq_wires_1_wget____d816;
  tUWide DEF_scemi_respQ_enqReq_wires_wget____d819;
  tUWide DEF_scemi_respQ_enqReq_ehrReg___d821;
  tUWide DEF_scemi_read_results_first____d2281;
  tUWide DEF_scemi_respQ_data_9_1___d2379;
  tUWide DEF_scemi_respQ_data_9___d2378;
  tUWide DEF_scemi_respQ_data_8_1___d2369;
  tUWide DEF_scemi_respQ_data_8___d2368;
  tUWide DEF_scemi_respQ_data_7_1___d2359;
  tUWide DEF_scemi_respQ_data_7___d2358;
  tUWide DEF_scemi_respQ_data_6_1___d2349;
  tUWide DEF_scemi_respQ_data_6___d2348;
  tUWide DEF_scemi_respQ_data_5_1___d2339;
  tUWide DEF_scemi_respQ_data_5___d2338;
  tUWide DEF_scemi_respQ_data_4_1___d2329;
  tUWide DEF_scemi_respQ_data_4___d2328;
  tUWide DEF_scemi_respQ_data_3_1___d2319;
  tUWide DEF_scemi_respQ_data_3___d2318;
  tUWide DEF_scemi_respQ_data_2_1___d2309;
  tUWide DEF_scemi_respQ_data_2___d2308;
  tUWide DEF_scemi_respQ_data_1_1_1___d2299;
  tUWide DEF_scemi_respQ_data_1_1___d2298;
  tUWide DEF_scemi_respQ_data_1___d2289;
  tUWide DEF_scemi_respQ_data___d2288;
  tUWide DEF_scemi_respFifo_first____d811;
  tUWide DEF_olddata__h135140;
  tUWide DEF_nextMask__h245769;
  tUWide DEF_x__h279363;
  tUWide DEF_nextMask__h244510;
  tUWide DEF_x__h274843;
  tUWide DEF_nextMask__h242293;
  tUWide DEF_x__h270312;
  tUWide DEF_nextMask__h164168;
  tUWide DEF_nextStorage__h164167;
  tUWide DEF_nextMask__h163080;
  tUWide DEF_nextMask__h165835;
  tUWide DEF_scemi_fS1OutPortAcks_ifc_rwEnqMask_wget____d2547;
  tUWide DEF_scemi_fS1OutPortAcks_ifc_rwEnqData_wget____d2537;
  tUWide DEF_scemi_fS2MsgOut_ifc_rwEnqMask_wget____d2877;
  tUWide DEF_scemi_fS2MsgOut_ifc_rwEnqData_wget____d2869;
  tUWide DEF_scemi_fS1MsgOut_ifc_rwEnqMask_wget____d2840;
  tUWide DEF_scemi_fS1MsgOut_ifc_rwEnqData_wget____d2832;
  tUWide DEF_scemi_fFromContinueBeat_ifc_rwEnqMask_wget____d2803;
  tUWide DEF_scemi_fFromContinueBeat_ifc_rwEnqData_wget____d2795;
  tUWide DEF_scemi_fToContinueBeat_ifc_rwEnqMask_wget____d2506;
  tUWide DEF_scemi_fToContinueBeat_ifc_rwEnqData_wget____d2498;
  tUWide DEF_scemi_fFromBridgeBeat_ifc_rwEnqMask_wget____d2469;
  tUWide DEF_scemi_fFromBridgeBeat_ifc_rwEnqData_wget____d2461;
  tUWide DEF_ab__h299509;
  tUInt32 DEF_b__h302301;
  tUInt32 DEF_b__h302315;
  tUInt32 DEF_b__h291421;
  tUInt8 DEF_b__h300000;
  tUInt8 DEF_scemi_lrS1PendingRequests_4__h290842;
  tUInt8 DEF_scemi_lrS1PendingRequests_3__h290670;
  tUInt8 DEF_scemi_lrS1PendingRequests_2__h290510;
  tUInt8 DEF_scemi_lrS1PendingRequests_1__h290362;
  tUInt8 DEF_scemi_lrS1PendingRequests__h290226;
  tUInt8 DEF_scemi_respQ_clearReq_9_wires_whas____d1674;
  tUInt8 DEF_scemi_respQ_clearReq_9_wires_wget____d1675;
  tUInt8 DEF_scemi_respQ_clearReq_9_ehrReg___d1676;
  tUInt8 DEF_scemi_respQ_deqReq_9_ehrReg___d1668;
  tUInt8 DEF_scemi_respQ_enqReq_9_wires_1_whas____d1635;
  tUInt8 DEF_scemi_respQ_enqReq_9_wires_whas____d1638;
  tUInt8 DEF_x__h159186;
  tUInt8 DEF_scemi_respQ_clearReq_8_wires_whas____d1583;
  tUInt8 DEF_scemi_respQ_clearReq_8_wires_wget____d1584;
  tUInt8 DEF_scemi_respQ_clearReq_8_ehrReg___d1585;
  tUInt8 DEF_scemi_respQ_deqReq_8_ehrReg___d1577;
  tUInt8 DEF_scemi_respQ_enqReq_8_wires_1_whas____d1544;
  tUInt8 DEF_scemi_respQ_enqReq_8_wires_whas____d1547;
  tUInt8 DEF_x__h158676;
  tUInt8 DEF_scemi_respQ_clearReq_7_wires_whas____d1492;
  tUInt8 DEF_scemi_respQ_clearReq_7_wires_wget____d1493;
  tUInt8 DEF_scemi_respQ_clearReq_7_ehrReg___d1494;
  tUInt8 DEF_scemi_respQ_deqReq_7_ehrReg___d1486;
  tUInt8 DEF_scemi_respQ_enqReq_7_wires_1_whas____d1453;
  tUInt8 DEF_scemi_respQ_enqReq_7_wires_whas____d1456;
  tUInt8 DEF_x__h158169;
  tUInt8 DEF_scemi_respQ_clearReq_6_wires_whas____d1401;
  tUInt8 DEF_scemi_respQ_clearReq_6_wires_wget____d1402;
  tUInt8 DEF_scemi_respQ_clearReq_6_ehrReg___d1403;
  tUInt8 DEF_scemi_respQ_deqReq_6_ehrReg___d1395;
  tUInt8 DEF_scemi_respQ_enqReq_6_wires_1_whas____d1362;
  tUInt8 DEF_scemi_respQ_enqReq_6_wires_whas____d1365;
  tUInt8 DEF_x__h157662;
  tUInt8 DEF_scemi_respQ_clearReq_5_wires_whas____d1310;
  tUInt8 DEF_scemi_respQ_clearReq_5_wires_wget____d1311;
  tUInt8 DEF_scemi_respQ_clearReq_5_ehrReg___d1312;
  tUInt8 DEF_scemi_respQ_deqReq_5_ehrReg__h97336;
  tUInt8 DEF_scemi_respQ_enqReq_5_wires_1_whas____d1271;
  tUInt8 DEF_scemi_respQ_enqReq_5_wires_whas____d1274;
  tUInt8 DEF_x__h157155;
  tUInt8 DEF_scemi_respQ_clearReq_4_wires_whas____d1219;
  tUInt8 DEF_scemi_respQ_clearReq_4_wires_wget____d1220;
  tUInt8 DEF_scemi_respQ_clearReq_4_ehrReg___d1221;
  tUInt8 DEF_scemi_respQ_deqReq_4_ehrReg___d1213;
  tUInt8 DEF_scemi_respQ_enqReq_4_wires_1_whas____d1180;
  tUInt8 DEF_scemi_respQ_enqReq_4_wires_whas____d1183;
  tUInt8 DEF_x__h156648;
  tUInt8 DEF_scemi_respQ_clearReq_3_wires_whas____d1128;
  tUInt8 DEF_scemi_respQ_clearReq_3_wires_wget____d1129;
  tUInt8 DEF_scemi_respQ_clearReq_3_ehrReg___d1130;
  tUInt8 DEF_scemi_respQ_deqReq_3_ehrReg___d1122;
  tUInt8 DEF_scemi_respQ_enqReq_3_wires_1_whas____d1089;
  tUInt8 DEF_scemi_respQ_enqReq_3_wires_whas____d1092;
  tUInt8 DEF_x__h156141;
  tUInt8 DEF_scemi_respQ_clearReq_2_wires_whas____d1037;
  tUInt8 DEF_scemi_respQ_clearReq_2_wires_wget____d1038;
  tUInt8 DEF_scemi_respQ_clearReq_2_ehrReg___d1039;
  tUInt8 DEF_scemi_respQ_deqReq_2_ehrReg___d1031;
  tUInt8 DEF_scemi_respQ_enqReq_2_wires_1_whas____d998;
  tUInt8 DEF_scemi_respQ_enqReq_2_wires_whas____d1001;
  tUInt8 DEF_x__h155634;
  tUInt8 DEF_scemi_respQ_clearReq_1_wires_whas____d946;
  tUInt8 DEF_scemi_respQ_clearReq_1_wires_wget____d947;
  tUInt8 DEF_scemi_respQ_clearReq_1_ehrReg___d948;
  tUInt8 DEF_scemi_respQ_deqReq_1_ehrReg___d940;
  tUInt8 DEF_scemi_respQ_enqReq_1_wires_1_whas____d907;
  tUInt8 DEF_scemi_respQ_enqReq_1_wires_whas____d910;
  tUInt8 DEF_x__h155127;
  tUInt8 DEF_scemi_respQ_clearReq_wires_whas____d854;
  tUInt8 DEF_scemi_respQ_clearReq_wires_wget____d855;
  tUInt8 DEF_scemi_respQ_clearReq_ehrReg___d856;
  tUInt8 DEF_scemi_respQ_deqReq_ehrReg___d848;
  tUInt8 DEF_scemi_respQ_enqReq_wires_1_whas____d815;
  tUInt8 DEF_scemi_respQ_enqReq_wires_whas____d818;
  tUInt8 DEF_x__h154620;
  tUInt8 DEF_scemi_bridge_fOutgoingData_notEmpty____d3256;
  tUWide DEF_scemi_mem_inport_dataF_rv_port1__read__76_BITS_ETC___d582;
  tUWide DEF_scemi_mem_res_fifo_first__90_BITS_535_TO_0___d592;
  tUWide DEF_scemi_respQ_enqReq_9_ehrReg_641_BITS_511_TO_0___d1656;
  tUWide DEF_scemi_respQ_enqReq_9_wires_wget__639_BITS_511__ETC___d1655;
  tUWide DEF_scemi_respQ_enqReq_9_wires_1_wget__636_BITS_51_ETC___d1654;
  tUWide DEF_scemi_respQ_enqReq_9_wires_2_wget__633_BITS_51_ETC___d1653;
  tUWide DEF_scemi_respQ_enqReq_8_ehrReg_550_BITS_511_TO_0___d1565;
  tUWide DEF_scemi_respQ_enqReq_8_wires_wget__548_BITS_511__ETC___d1564;
  tUWide DEF_scemi_respQ_enqReq_8_wires_1_wget__545_BITS_51_ETC___d1563;
  tUWide DEF_scemi_respQ_enqReq_8_wires_2_wget__542_BITS_51_ETC___d1562;
  tUWide DEF_scemi_respQ_enqReq_7_ehrReg_459_BITS_511_TO_0___d1474;
  tUWide DEF_scemi_respQ_enqReq_7_wires_wget__457_BITS_511__ETC___d1473;
  tUWide DEF_scemi_respQ_enqReq_7_wires_1_wget__454_BITS_51_ETC___d1472;
  tUWide DEF_scemi_respQ_enqReq_7_wires_2_wget__451_BITS_51_ETC___d1471;
  tUWide DEF_scemi_respQ_enqReq_6_ehrReg_368_BITS_511_TO_0___d1383;
  tUWide DEF_scemi_respQ_enqReq_6_wires_wget__366_BITS_511__ETC___d1382;
  tUWide DEF_scemi_respQ_enqReq_6_wires_1_wget__363_BITS_51_ETC___d1381;
  tUWide DEF_scemi_respQ_enqReq_6_wires_2_wget__360_BITS_51_ETC___d1380;
  tUWide DEF_scemi_respQ_enqReq_5_ehrReg_277_BITS_511_TO_0___d1292;
  tUWide DEF_scemi_respQ_enqReq_5_wires_wget__275_BITS_511__ETC___d1291;
  tUWide DEF_scemi_respQ_enqReq_5_wires_1_wget__272_BITS_51_ETC___d1290;
  tUWide DEF_scemi_respQ_enqReq_5_wires_2_wget__269_BITS_51_ETC___d1289;
  tUWide DEF_scemi_respQ_enqReq_4_ehrReg_186_BITS_511_TO_0___d1201;
  tUWide DEF_scemi_respQ_enqReq_4_wires_wget__184_BITS_511__ETC___d1200;
  tUWide DEF_scemi_respQ_enqReq_4_wires_1_wget__181_BITS_51_ETC___d1199;
  tUWide DEF_scemi_respQ_enqReq_4_wires_2_wget__178_BITS_51_ETC___d1198;
  tUWide DEF_scemi_respQ_enqReq_3_ehrReg_095_BITS_511_TO_0___d1110;
  tUWide DEF_scemi_respQ_enqReq_3_wires_wget__093_BITS_511__ETC___d1109;
  tUWide DEF_scemi_respQ_enqReq_3_wires_1_wget__090_BITS_51_ETC___d1108;
  tUWide DEF_scemi_respQ_enqReq_3_wires_2_wget__087_BITS_51_ETC___d1107;
  tUWide DEF_scemi_respQ_enqReq_2_ehrReg_004_BITS_511_TO_0___d1019;
  tUWide DEF_scemi_respQ_enqReq_2_wires_wget__002_BITS_511__ETC___d1018;
  tUWide DEF_scemi_respQ_enqReq_2_wires_1_wget__99_BITS_511_ETC___d1017;
  tUWide DEF_scemi_respQ_enqReq_2_wires_2_wget__96_BITS_511_ETC___d1016;
  tUWide DEF_scemi_respQ_enqReq_1_ehrReg_13_BITS_511_TO_0___d928;
  tUWide DEF_scemi_respQ_enqReq_1_wires_wget__11_BITS_511_TO_0___d927;
  tUWide DEF_scemi_respQ_enqReq_1_wires_1_wget__08_BITS_511_ETC___d926;
  tUWide DEF_scemi_respQ_enqReq_1_wires_2_wget__05_BITS_511_ETC___d925;
  tUWide DEF_scemi_respQ_enqReq_ehrReg_21_BITS_511_TO_0___d836;
  tUWide DEF_scemi_respQ_enqReq_wires_wget__19_BITS_511_TO_0___d835;
  tUWide DEF_scemi_respQ_enqReq_wires_2_wget__13_BITS_511_TO_0___d833;
  tUWide DEF_scemi_respQ_enqReq_wires_1_wget__16_BITS_511_TO_0___d834;
  tUWide DEF_x__h197459;
  tUInt32 DEF_x__h286503;
  tUInt32 DEF_x__h284636;
  tUInt32 DEF_x__h282769;
  tUInt32 DEF_value__h175900;
  tUInt32 DEF_value_BITS_25_TO_16___h207947;
  tUInt32 DEF_scemi_fFromBridgeBeat_ifc_rStorage_451_BITS_9__ETC___d2630;
  tUInt8 DEF_scemi_respQ_enqReq_9_ehrReg_641_BIT_512___d1642;
  tUInt8 DEF_scemi_respQ_enqReq_9_wires_wget__639_BIT_512___d1640;
  tUInt8 DEF_scemi_respQ_enqReq_9_wires_1_wget__636_BIT_512___d1637;
  tUInt8 DEF_scemi_respQ_enqReq_8_ehrReg_550_BIT_512___d1551;
  tUInt8 DEF_scemi_respQ_enqReq_8_wires_wget__548_BIT_512___d1549;
  tUInt8 DEF_scemi_respQ_enqReq_8_wires_1_wget__545_BIT_512___d1546;
  tUInt8 DEF_scemi_respQ_enqReq_7_ehrReg_459_BIT_512___d1460;
  tUInt8 DEF_scemi_respQ_enqReq_7_wires_wget__457_BIT_512___d1458;
  tUInt8 DEF_scemi_respQ_enqReq_7_wires_1_wget__454_BIT_512___d1455;
  tUInt8 DEF_scemi_respQ_enqReq_6_ehrReg_368_BIT_512___d1369;
  tUInt8 DEF_scemi_respQ_enqReq_6_wires_wget__366_BIT_512___d1367;
  tUInt8 DEF_scemi_respQ_enqReq_6_wires_1_wget__363_BIT_512___d1364;
  tUInt8 DEF_scemi_respQ_enqReq_5_ehrReg_277_BIT_512___d1278;
  tUInt8 DEF_scemi_respQ_enqReq_5_wires_wget__275_BIT_512___d1276;
  tUInt8 DEF_scemi_respQ_enqReq_5_wires_1_wget__272_BIT_512___d1273;
  tUInt8 DEF_scemi_respQ_enqReq_4_ehrReg_186_BIT_512___d1187;
  tUInt8 DEF_scemi_respQ_enqReq_4_wires_wget__184_BIT_512___d1185;
  tUInt8 DEF_scemi_respQ_enqReq_4_wires_1_wget__181_BIT_512___d1182;
  tUInt8 DEF_scemi_respQ_enqReq_3_ehrReg_095_BIT_512___d1096;
  tUInt8 DEF_scemi_respQ_enqReq_3_wires_wget__093_BIT_512___d1094;
  tUInt8 DEF_scemi_respQ_enqReq_3_wires_1_wget__090_BIT_512___d1091;
  tUInt8 DEF_scemi_respQ_enqReq_2_ehrReg_004_BIT_512___d1005;
  tUInt8 DEF_scemi_respQ_enqReq_2_wires_wget__002_BIT_512___d1003;
  tUInt8 DEF_scemi_respQ_enqReq_2_wires_1_wget__99_BIT_512___d1000;
  tUInt8 DEF_scemi_respQ_enqReq_1_ehrReg_13_BIT_512___d914;
  tUInt8 DEF_scemi_respQ_enqReq_1_wires_wget__11_BIT_512___d912;
  tUInt8 DEF_scemi_respQ_enqReq_1_wires_1_wget__08_BIT_512___d909;
  tUInt8 DEF_scemi_respQ_enqReq_ehrReg_21_BIT_512___d822;
  tUInt8 DEF_scemi_respQ_enqReq_wires_wget__19_BIT_512___d820;
  tUInt8 DEF_scemi_respQ_enqReq_wires_1_wget__16_BIT_512___d817;
  tUInt8 DEF_scemi_fFromBridgeBeat_ifc_rStorage_451_BIT_26___d2632;
  tUInt8 DEF_scemi_fFromBridgeBeat_ifc_rStorage_451_BIT_10___d2631;
  tUInt32 DEF__1_SL_IF_scemi_fFromBridgeBeat_ifc_rStorage_451_ETC___d2648;
  tUWide DEF_SEL_ARR_scemi_respQ_data_9_378_scemi_respQ_dat_ETC___d2381;
  tUWide DEF_SEL_ARR_scemi_respQ_data_8_368_scemi_respQ_dat_ETC___d2371;
  tUWide DEF_SEL_ARR_scemi_respQ_data_7_358_scemi_respQ_dat_ETC___d2361;
  tUWide DEF_SEL_ARR_scemi_respQ_data_6_348_scemi_respQ_dat_ETC___d2351;
  tUWide DEF_SEL_ARR_scemi_respQ_data_5_338_scemi_respQ_dat_ETC___d2341;
  tUWide DEF_SEL_ARR_scemi_respQ_data_4_328_scemi_respQ_dat_ETC___d2331;
  tUWide DEF_SEL_ARR_scemi_respQ_data_3_318_scemi_respQ_dat_ETC___d2321;
  tUWide DEF_SEL_ARR_scemi_respQ_data_2_308_scemi_respQ_dat_ETC___d2311;
  tUWide DEF_SEL_ARR_scemi_respQ_data_1_1_298_scemi_respQ_d_ETC___d2301;
  tUWide DEF_SEL_ARR_scemi_respQ_data_288_scemi_respQ_data__ETC___d2291;
  tUWide DEF_IF_scemi_mem_res_fifo_first__90_BIT_536_91_THE_ETC___d593;
  tUWide DEF_IF_scemi_mem_inport_scemiInportBeats_16_crosse_ETC___d574;
  tUWide DEF_DONTCARE_CONCAT_DONTCARE_CONCAT_DONTCARE_CONCA_ETC___d565;
  tUWide DEF_scemi_mem_inport_scemiInportBeats_16_crossed___ETC___d573;
  tUWide DEF_IF_scemi_mem_inport_dataF_rv_port1__read__76_B_ETC___d583;
  tUWide DEF_x_data__h132839;
  tUWide DEF_IF_scemi_respQ_enqReq_9_wires_1_whas__635_THEN_ETC___d1658;
  tUWide DEF_IF_IF_scemi_respQ_enqReq_9_wires_2_whas__632_T_ETC___d1660;
  tUWide DEF_IF_scemi_respQ_enqReq_9_wires_2_whas__632_THEN_ETC___d1659;
  tUWide DEF_IF_IF_scemi_respQ_enqReq_9_wires_1_whas__635_T_ETC___d1721;
  tUInt8 DEF_IF_scemi_respQ_enqReq_9_wires_1_whas__635_THEN_ETC___d1651;
  tUWide DEF_IF_scemi_respQ_enqReq_9_ehrReg_641_BIT_512_642_ETC___d2373;
  tUWide DEF_IF_scemi_respQ_enqReq_9_wires_whas__638_THEN_s_ETC___d1657;
  tUWide DEF_x_data__h124617;
  tUWide DEF_IF_scemi_respQ_enqReq_8_wires_1_whas__544_THEN_ETC___d1567;
  tUWide DEF_IF_IF_scemi_respQ_enqReq_8_wires_2_whas__541_T_ETC___d1569;
  tUWide DEF_IF_scemi_respQ_enqReq_8_wires_2_whas__541_THEN_ETC___d1568;
  tUWide DEF_IF_IF_scemi_respQ_enqReq_8_wires_1_whas__544_T_ETC___d1630;
  tUInt8 DEF_IF_scemi_respQ_enqReq_8_wires_1_whas__544_THEN_ETC___d1560;
  tUWide DEF_IF_scemi_respQ_enqReq_8_ehrReg_550_BIT_512_551_ETC___d2363;
  tUWide DEF_IF_scemi_respQ_enqReq_8_wires_whas__547_THEN_s_ETC___d1566;
  tUWide DEF_x_data__h116395;
  tUWide DEF_IF_scemi_respQ_enqReq_7_wires_1_whas__453_THEN_ETC___d1476;
  tUWide DEF_IF_IF_scemi_respQ_enqReq_7_wires_2_whas__450_T_ETC___d1478;
  tUWide DEF_IF_scemi_respQ_enqReq_7_wires_2_whas__450_THEN_ETC___d1477;
  tUWide DEF_IF_IF_scemi_respQ_enqReq_7_wires_1_whas__453_T_ETC___d1539;
  tUInt8 DEF_IF_scemi_respQ_enqReq_7_wires_1_whas__453_THEN_ETC___d1469;
  tUWide DEF_IF_scemi_respQ_enqReq_7_ehrReg_459_BIT_512_460_ETC___d2353;
  tUWide DEF_IF_scemi_respQ_enqReq_7_wires_whas__456_THEN_s_ETC___d1475;
  tUWide DEF_x_data__h108173;
  tUWide DEF_IF_scemi_respQ_enqReq_6_wires_1_whas__362_THEN_ETC___d1385;
  tUWide DEF_IF_IF_scemi_respQ_enqReq_6_wires_2_whas__359_T_ETC___d1387;
  tUWide DEF_IF_scemi_respQ_enqReq_6_wires_2_whas__359_THEN_ETC___d1386;
  tUWide DEF_IF_IF_scemi_respQ_enqReq_6_wires_1_whas__362_T_ETC___d1448;
  tUInt8 DEF_IF_scemi_respQ_enqReq_6_wires_1_whas__362_THEN_ETC___d1378;
  tUWide DEF_IF_scemi_respQ_enqReq_6_ehrReg_368_BIT_512_369_ETC___d2343;
  tUWide DEF_IF_scemi_respQ_enqReq_6_wires_whas__365_THEN_s_ETC___d1384;
  tUWide DEF_x_data__h99951;
  tUWide DEF_IF_scemi_respQ_enqReq_5_wires_1_whas__271_THEN_ETC___d1294;
  tUWide DEF_IF_IF_scemi_respQ_enqReq_5_wires_2_whas__268_T_ETC___d1296;
  tUWide DEF_IF_scemi_respQ_enqReq_5_wires_2_whas__268_THEN_ETC___d1295;
  tUWide DEF_IF_IF_scemi_respQ_enqReq_5_wires_1_whas__271_T_ETC___d1357;
  tUInt8 DEF_IF_scemi_respQ_enqReq_5_wires_1_whas__271_THEN_ETC___d1287;
  tUWide DEF_IF_scemi_respQ_enqReq_5_ehrReg_277_BIT_512_278_ETC___d2333;
  tUWide DEF_IF_scemi_respQ_enqReq_5_wires_whas__274_THEN_s_ETC___d1293;
  tUWide DEF_x_data__h91729;
  tUWide DEF_IF_scemi_respQ_enqReq_4_wires_1_whas__180_THEN_ETC___d1203;
  tUWide DEF_IF_IF_scemi_respQ_enqReq_4_wires_2_whas__177_T_ETC___d1205;
  tUWide DEF_IF_scemi_respQ_enqReq_4_wires_2_whas__177_THEN_ETC___d1204;
  tUWide DEF_IF_IF_scemi_respQ_enqReq_4_wires_1_whas__180_T_ETC___d1266;
  tUInt8 DEF_IF_scemi_respQ_enqReq_4_wires_1_whas__180_THEN_ETC___d1196;
  tUWide DEF_IF_scemi_respQ_enqReq_4_ehrReg_186_BIT_512_187_ETC___d2323;
  tUWide DEF_IF_scemi_respQ_enqReq_4_wires_whas__183_THEN_s_ETC___d1202;
  tUWide DEF_x_data__h83507;
  tUWide DEF_IF_scemi_respQ_enqReq_3_wires_1_whas__089_THEN_ETC___d1112;
  tUWide DEF_IF_IF_scemi_respQ_enqReq_3_wires_2_whas__086_T_ETC___d1114;
  tUWide DEF_IF_scemi_respQ_enqReq_3_wires_2_whas__086_THEN_ETC___d1113;
  tUWide DEF_IF_IF_scemi_respQ_enqReq_3_wires_1_whas__089_T_ETC___d1175;
  tUInt8 DEF_IF_scemi_respQ_enqReq_3_wires_1_whas__089_THEN_ETC___d1105;
  tUWide DEF_IF_scemi_respQ_enqReq_3_ehrReg_095_BIT_512_096_ETC___d2313;
  tUWide DEF_IF_scemi_respQ_enqReq_3_wires_whas__092_THEN_s_ETC___d1111;
  tUWide DEF_x_data__h75285;
  tUWide DEF_IF_scemi_respQ_enqReq_2_wires_1_whas__98_THEN__ETC___d1021;
  tUWide DEF_IF_IF_scemi_respQ_enqReq_2_wires_2_whas__95_TH_ETC___d1023;
  tUWide DEF_IF_scemi_respQ_enqReq_2_wires_2_whas__95_THEN__ETC___d1022;
  tUWide DEF_IF_IF_scemi_respQ_enqReq_2_wires_1_whas__98_TH_ETC___d1084;
  tUInt8 DEF_IF_scemi_respQ_enqReq_2_wires_1_whas__98_THEN__ETC___d1014;
  tUWide DEF_IF_scemi_respQ_enqReq_2_ehrReg_004_BIT_512_005_ETC___d2303;
  tUWide DEF_IF_scemi_respQ_enqReq_2_wires_whas__001_THEN_s_ETC___d1020;
  tUWide DEF_x_data__h67063;
  tUWide DEF_IF_scemi_respQ_enqReq_1_wires_1_whas__07_THEN__ETC___d930;
  tUWide DEF_IF_IF_scemi_respQ_enqReq_1_wires_2_whas__04_TH_ETC___d932;
  tUWide DEF_IF_scemi_respQ_enqReq_1_wires_2_whas__04_THEN__ETC___d931;
  tUWide DEF_IF_IF_scemi_respQ_enqReq_1_wires_1_whas__07_TH_ETC___d993;
  tUInt8 DEF_IF_scemi_respQ_enqReq_1_wires_1_whas__07_THEN__ETC___d923;
  tUWide DEF_IF_scemi_respQ_enqReq_1_ehrReg_13_BIT_512_14_T_ETC___d2293;
  tUWide DEF_IF_scemi_respQ_enqReq_1_wires_whas__10_THEN_sc_ETC___d929;
  tUWide DEF_x_data__h58841;
  tUWide DEF_IF_scemi_respQ_enqReq_wires_1_whas__15_THEN_sc_ETC___d838;
  tUWide DEF_IF_IF_scemi_respQ_enqReq_wires_2_whas__12_THEN_ETC___d840;
  tUWide DEF_IF_scemi_respQ_enqReq_wires_2_whas__12_THEN_sc_ETC___d839;
  tUWide DEF_IF_IF_scemi_respQ_enqReq_wires_1_whas__15_THEN_ETC___d902;
  tUInt8 DEF_IF_scemi_respQ_enqReq_wires_1_whas__15_THEN_NO_ETC___d831;
  tUWide DEF_IF_scemi_respQ_enqReq_ehrReg_21_BIT_512_22_THE_ETC___d2283;
  tUWide DEF_IF_scemi_respQ_enqReq_wires_whas__18_THEN_scem_ETC___d837;
  tUWide DEF_x__h245801;
  tUWide DEF_nextStorage__h245781;
  tUWide DEF_x__h246218;
  tUWide DEF_nextMask__h245782;
  tUWide DEF_x__h244542;
  tUWide DEF_nextStorage__h244522;
  tUWide DEF_x__h244959;
  tUWide DEF_nextMask__h244523;
  tUWide DEF_x__h242325;
  tUWide DEF_nextStorage__h242305;
  tUWide DEF_x__h242742;
  tUWide DEF_nextMask__h242306;
  tUWide DEF_x__h164200;
  tUWide DEF_nextStorage__h164180;
  tUWide DEF_x__h164617;
  tUWide DEF_nextMask__h164181;
  tUWide DEF_x__h163112;
  tUWide DEF_nextStorage__h163092;
  tUWide DEF_x__h163529;
  tUWide DEF_nextMask__h163093;
  tUWide DEF_x__h165867;
  tUWide DEF_nextStorage__h165847;
  tUWide DEF_x__h166282;
  tUWide DEF_nextMask__h165848;
  tUWide DEF_value__h166070;
  tUWide DEF_value__h166196;
  tUWide DEF_IF_scemi_rS1OutMsgIsCont_183_THEN_184467440737_ETC___d3209;
  tUWide DEF_value__h246132;
  tUWide DEF_value__h246005;
  tUWide DEF_value__h244873;
  tUWide DEF_value__h244746;
  tUWide DEF_value__h242656;
  tUWide DEF_value__h242529;
  tUWide DEF_value__h164531;
  tUWide DEF_value__h164404;
  tUWide DEF_value__h163316;
  tUWide DEF_value__h163443;
  tUWide DEF_IF_scemi_rS1OutMsgIsCont_183_THEN_2_CONCAT_sce_ETC___d3198;
  tUWide DEF__2_CONCAT_scemi_rS1BitsRem_189_PLUS_IF_scemi_rS_ETC___d3195;
  tUWide DEF_scemi_rS1CycleStamp_196_CONCAT_2_CONCAT_scemi__ETC___d3197;
  tUInt8 DEF_scemi_clockGenerators_clock_gens_counters_coun_ETC___d2385;
  tUInt32 DEF_value__h207614;
  tUInt32 DEF_IF_scemi_fFromBridgeBeat_ifc_rStorage_451_BIT__ETC___d2637;
  tUInt32 DEF_IF_scemi_fFromBridgeBeat_ifc_rStorage_451_BIT__ETC___d2639;
  tUInt8 DEF_scemi_rS1OutMsgSize_184_MINUS_4___d3185;
  tUInt8 DEF_IF_scemi_rOutMsgBytes_899_ULE_4_088_THEN_0_ELS_ETC___d3090;
  tUInt8 DEF_scemi_rOutMsgBytes_899_ULE_4___d3088;
  tUInt8 DEF_IF_scemi_rInMsgBytes_584_ULE_4_625_THEN_0_ELSE_ETC___d2685;
  tUInt8 DEF_scemi_rInMsgBytes_584_ULE_4___d2625;
  tUInt8 DEF_value__h206322;
  tUInt8 DEF_IF_scemi_respQ_deqReq_9_wires_1_whas__664_THEN_ETC___d1670;
  tUInt8 DEF_IF_scemi_respQ_deqReq_8_wires_1_whas__573_THEN_ETC___d1579;
  tUInt8 DEF_IF_scemi_respQ_deqReq_7_wires_1_whas__482_THEN_ETC___d1488;
  tUInt8 DEF_IF_scemi_respQ_deqReq_6_wires_1_whas__391_THEN_ETC___d1397;
  tUInt8 DEF_IF_scemi_respQ_deqReq_5_wires_1_whas__300_THEN_ETC___d1306;
  tUInt8 DEF_IF_scemi_respQ_deqReq_4_wires_1_whas__209_THEN_ETC___d1215;
  tUInt8 DEF_IF_scemi_respQ_deqReq_3_wires_1_whas__118_THEN_ETC___d1124;
  tUInt8 DEF_IF_scemi_respQ_deqReq_2_wires_1_whas__027_THEN_ETC___d1033;
  tUInt8 DEF_IF_scemi_respQ_deqReq_1_wires_1_whas__36_THEN__ETC___d942;
  tUInt8 DEF_IF_scemi_respQ_deqReq_wires_1_whas__44_THEN_sc_ETC___d850;
  tUInt8 DEF_NOT_scemi_rInMsgBytes_584_ULE_4_625___d2626;
  tUInt8 DEF_NOT_scemi_rOutMsgBytes_899_ULE_4_088___d3091;
  tUWide DEF_nextMask__h245774;
  tUWide DEF_nextStorage__h245773;
  tUWide DEF_nextMask__h244515;
  tUWide DEF_nextStorage__h244514;
  tUWide DEF_nextMask__h242298;
  tUWide DEF_nextStorage__h242297;
  tUWide DEF_nextMask__h164173;
  tUWide DEF_nextStorage__h164172;
  tUWide DEF_nextStorage__h163084;
  tUWide DEF_nextMask__h163085;
  tUWide DEF_nextStorage__h165839;
  tUWide DEF_nextMask__h165840;
  tUWide DEF_enqMask__h245780;
  tUWide DEF_x__h246131;
  tUWide DEF_enqData__h245779;
  tUWide DEF_x__h246004;
  tUWide DEF_enqMask__h244521;
  tUWide DEF_x__h244872;
  tUWide DEF_enqData__h244520;
  tUWide DEF_x__h244745;
  tUWide DEF_enqMask__h242304;
  tUWide DEF_x__h242655;
  tUWide DEF_enqData__h242303;
  tUWide DEF_x__h242528;
  tUWide DEF_enqMask__h164179;
  tUWide DEF_x__h164530;
  tUWide DEF_enqData__h164178;
  tUWide DEF_x__h164403;
  tUWide DEF_enqData__h163090;
  tUWide DEF_x__h163315;
  tUWide DEF_enqMask__h163091;
  tUWide DEF_x__h163442;
  tUWide DEF_enqData__h165845;
  tUWide DEF_x__h166069;
  tUWide DEF_enqMask__h165846;
  tUWide DEF_x__h166195;
  tUWide DEF_x__h245841;
  tUWide DEF_y__h245842;
  tUWide DEF_x__h244582;
  tUWide DEF_y__h244583;
  tUWide DEF_x__h242365;
  tUWide DEF_y__h242366;
  tUWide DEF_x__h164240;
  tUWide DEF_y__h164241;
  tUWide DEF_x__h163152;
  tUWide DEF_y__h163153;
  tUWide DEF_x__h165907;
  tUWide DEF_y__h165908;
  tUInt64 DEF_scemi_init_state_cycle_stamp_crossed__72_PLUS__ETC___d178;
  tUWide DEF__1_CONCAT_scemi_mem_inport_scemiInportBeats_16__ETC___d575;
  tUWide DEF__0_CONCAT_DONTCARE___d580;
  tUWide DEF_scemi_mem_res_fifo_first__90_BIT_536_91_CONCAT_ETC___d594;
  tUWide DEF_scemi_mem_inport_dataF_rv_port1__read__76_BIT__ETC___d584;
  tUWide DEF_DONTCARE_CONCAT_DONTCARE_CONCAT_DONTCARE_45_CO_ETC___d563;
  tUWide DEF_scemi_mem_inport_scemiInportBeats_15_crossed___ETC___d572;
  tUWide DEF__1_CONCAT_SEL_ARR_scemi_respQ_data_8_368_scemi__ETC___d2372;
  tUWide DEF__1_CONCAT_SEL_ARR_scemi_respQ_data_7_358_scemi__ETC___d2362;
  tUWide DEF__1_CONCAT_SEL_ARR_scemi_respQ_data_6_348_scemi__ETC___d2352;
  tUWide DEF__1_CONCAT_SEL_ARR_scemi_respQ_data_5_338_scemi__ETC___d2342;
  tUWide DEF__1_CONCAT_SEL_ARR_scemi_respQ_data_4_328_scemi__ETC___d2332;
  tUWide DEF__1_CONCAT_SEL_ARR_scemi_respQ_data_3_318_scemi__ETC___d2322;
  tUWide DEF__1_CONCAT_SEL_ARR_scemi_respQ_data_2_308_scemi__ETC___d2312;
  tUWide DEF__1_CONCAT_SEL_ARR_scemi_respQ_data_1_1_298_scem_ETC___d2302;
  tUWide DEF__1_CONCAT_scemi_read_results_first__281___d2282;
  tUWide DEF__1_CONCAT_SEL_ARR_scemi_respQ_data_288_scemi_re_ETC___d2292;
  tUWide DEF__0_CONCAT_DONTCARE___d901;
  tUWide DEF_IF_scemi_respQ_enqReq_9_wires_2_whas__632_THEN_ETC___d1661;
  tUWide DEF_IF_scemi_respQ_enqReq_9_wires_1_whas__635_THEN_ETC___d1722;
  tUWide DEF_scemi_respQ_enqReq_9_ehrReg_641_BIT_512_642_CO_ETC___d2374;
  tUWide DEF_IF_scemi_respQ_enqReq_8_wires_2_whas__541_THEN_ETC___d1570;
  tUWide DEF_IF_scemi_respQ_enqReq_8_wires_1_whas__544_THEN_ETC___d1631;
  tUWide DEF_scemi_respQ_enqReq_8_ehrReg_550_BIT_512_551_CO_ETC___d2364;
  tUWide DEF_IF_scemi_respQ_enqReq_7_wires_2_whas__450_THEN_ETC___d1479;
  tUWide DEF_IF_scemi_respQ_enqReq_7_wires_1_whas__453_THEN_ETC___d1540;
  tUWide DEF_scemi_respQ_enqReq_7_ehrReg_459_BIT_512_460_CO_ETC___d2354;
  tUWide DEF_IF_scemi_respQ_enqReq_6_wires_2_whas__359_THEN_ETC___d1388;
  tUWide DEF_IF_scemi_respQ_enqReq_6_wires_1_whas__362_THEN_ETC___d1449;
  tUWide DEF_scemi_respQ_enqReq_6_ehrReg_368_BIT_512_369_CO_ETC___d2344;
  tUWide DEF_IF_scemi_respQ_enqReq_5_wires_2_whas__268_THEN_ETC___d1297;
  tUWide DEF_IF_scemi_respQ_enqReq_5_wires_1_whas__271_THEN_ETC___d1358;
  tUWide DEF_scemi_respQ_enqReq_5_ehrReg_277_BIT_512_278_CO_ETC___d2334;
  tUWide DEF_IF_scemi_respQ_enqReq_4_wires_2_whas__177_THEN_ETC___d1206;
  tUWide DEF_IF_scemi_respQ_enqReq_4_wires_1_whas__180_THEN_ETC___d1267;
  tUWide DEF_scemi_respQ_enqReq_4_ehrReg_186_BIT_512_187_CO_ETC___d2324;
  tUWide DEF_IF_scemi_respQ_enqReq_3_wires_2_whas__086_THEN_ETC___d1115;
  tUWide DEF_IF_scemi_respQ_enqReq_3_wires_1_whas__089_THEN_ETC___d1176;
  tUWide DEF_scemi_respQ_enqReq_3_ehrReg_095_BIT_512_096_CO_ETC___d2314;
  tUWide DEF_IF_scemi_respQ_enqReq_2_wires_2_whas__95_THEN__ETC___d1024;
  tUWide DEF_IF_scemi_respQ_enqReq_2_wires_1_whas__98_THEN__ETC___d1085;
  tUWide DEF_scemi_respQ_enqReq_2_ehrReg_004_BIT_512_005_CO_ETC___d2304;
  tUWide DEF_IF_scemi_respQ_enqReq_1_wires_2_whas__04_THEN__ETC___d933;
  tUWide DEF_IF_scemi_respQ_enqReq_1_wires_1_whas__07_THEN__ETC___d994;
  tUWide DEF_scemi_respQ_enqReq_1_ehrReg_13_BIT_512_14_CONC_ETC___d2294;
  tUWide DEF_IF_scemi_respQ_enqReq_wires_2_whas__12_THEN_sc_ETC___d841;
  tUWide DEF_IF_scemi_respQ_enqReq_wires_1_whas__15_THEN_sc_ETC___d903;
  tUWide DEF_scemi_respQ_enqReq_ehrReg_21_BIT_512_22_CONCAT_ETC___d2284;
  tUWide DEF_newData__h135146;
  tUWide DEF_scemi_reqFifo_first__725_BITS_511_TO_504_732_A_ETC___d2259;
  tUWide DEF_scemi_reqFifo_first__725_BITS_511_TO_504_732_A_ETC___d2242;
  tUWide DEF_scemi_reqFifo_first__725_BITS_511_TO_504_732_A_ETC___d2225;
  tUWide DEF_DONTCARE_CONCAT_DONTCARE_CONCAT_DONTCARE_45_CO_ETC___d560;
  tUWide DEF_scemi_mem_inport_scemiInportBeats_15_crossed___ETC___d571;
  tUWide DEF_scemi_reqFifo_first__725_BITS_511_TO_504_732_A_ETC___d2208;
  tUWide DEF_scemi_reqFifo_first__725_BITS_511_TO_504_732_A_ETC___d2191;
  tUWide DEF_scemi_reqFifo_first__725_BITS_511_TO_504_732_A_ETC___d2174;
  tUWide DEF_scemi_reqFifo_first__725_BITS_511_TO_504_732_A_ETC___d2157;
  tUWide DEF_DONTCARE_CONCAT_DONTCARE_CONCAT_DONTCARE_45_CO_ETC___d557;
  tUWide DEF_scemi_mem_inport_scemiInportBeats_15_crossed___ETC___d570;
  tUWide DEF_scemi_reqFifo_first__725_BITS_511_TO_504_732_A_ETC___d2140;
  tUWide DEF_scemi_reqFifo_first__725_BITS_511_TO_504_732_A_ETC___d2123;
  tUWide DEF_scemi_reqFifo_first__725_BITS_511_TO_504_732_A_ETC___d2106;
  tUWide DEF_scemi_reqFifo_first__725_BITS_511_TO_504_732_A_ETC___d2089;
  tUWide DEF_DONTCARE_CONCAT_DONTCARE_CONCAT_DONTCARE_45_CO_ETC___d554;
  tUWide DEF_scemi_mem_inport_scemiInportBeats_15_crossed___ETC___d569;
  tUWide DEF_scemi_reqFifo_first__725_BITS_511_TO_504_732_A_ETC___d2072;
  tUWide DEF_scemi_reqFifo_first__725_BITS_511_TO_504_732_A_ETC___d2055;
  tUWide DEF_scemi_reqFifo_first__725_BITS_511_TO_504_732_A_ETC___d2038;
  tUWide DEF_scemi_reqFifo_first__725_BITS_511_TO_504_732_A_ETC___d2021;
  tUWide DEF_DONTCARE_CONCAT_DONTCARE_CONCAT_DONTCARE_45_CO_ETC___d551;
  tUWide DEF_scemi_mem_inport_scemiInportBeats_15_crossed___ETC___d568;
  tUWide DEF_scemi_reqFifo_first__725_BITS_511_TO_504_732_A_ETC___d2004;
  tUWide DEF_scemi_reqFifo_first__725_BITS_511_TO_504_732_A_ETC___d1987;
  tUWide DEF_scemi_reqFifo_first__725_BITS_511_TO_504_732_A_ETC___d1970;
  tUWide DEF_scemi_reqFifo_first__725_BITS_511_TO_504_732_A_ETC___d1953;
  tUWide DEF_DONTCARE_CONCAT_DONTCARE_CONCAT_DONTCARE_45_CO_ETC___d548;
  tUWide DEF_scemi_mem_inport_scemiInportBeats_15_crossed___ETC___d567;
  tUWide DEF_scemi_reqFifo_first__725_BITS_511_TO_504_732_A_ETC___d1936;
  tUWide DEF_scemi_reqFifo_first__725_BITS_511_TO_504_732_A_ETC___d1919;
  tUWide DEF_scemi_reqFifo_first__725_BITS_511_TO_504_732_A_ETC___d1902;
  tUWide DEF_scemi_reqFifo_first__725_BITS_511_TO_504_732_A_ETC___d1885;
  tUWide DEF_DONTCARE_CONCAT_DONTCARE_CONCAT_DONTCARE___d545;
  tUWide DEF_scemi_mem_inport_scemiInportBeats_15_crossed___ETC___d566;
  tUWide DEF_scemi_reqFifo_first__725_BITS_511_TO_504_732_A_ETC___d1868;
  tUWide DEF_x__h206658;
  tUWide DEF_bitmask__h206288;
  tUWide DEF_IF_1_SL_IF_scemi_fFromBridgeBeat_ifc_rStorage__ETC___d2678;
  tUWide DEF_x__h315725;
  tUWide DEF_x__h174826;
  tUWide DEF_x__h166730;
  tUWide DEF__0_CONCAT_scemi_bridge_rBeatFromTCP_2___d13;
  tUWide DEF__0_CONCAT_scemi_bridge_fIncomingData_first__3___d34;
  tUWide DEF_IF_scemi_rS1OutMsgIsCont_183_THEN_2_CONCAT_sce_ETC___d3208;
  tUWide DEF_IF_scemi_rS1OutMsgIsCont_183_THEN_2_CONCAT_sce_ETC___d3207;
  tUWide DEF_scemi_reqFifo_first__725_BITS_511_TO_504_732_A_ETC___d1851;
  tUWide DEF_x__h292194;
  tUWide DEF__1048576_CONCAT_scemi_rS1RequestedPort_131_147__ETC___d3148;
  tUWide DEF_IF_1_SL_IF_scemi_fFromBridgeBeat_ifc_rStorage__ETC___d2673;
  tUWide DEF_IF_scemi_rS1OutMsgIsCont_183_THEN_2_CONCAT_sce_ETC___d3206;
  tUWide DEF_scemi_reqFifo_first__725_BITS_511_TO_504_732_A_ETC___d1834;
  tUWide DEF__1048576_CONCAT_scemi_rS1RequestedPort_131___d3147;
  tUWide DEF_IF_1_SL_IF_scemi_fFromBridgeBeat_ifc_rStorage__ETC___d2668;
  tUWide DEF_IF_scemi_rS1OutMsgIsCont_183_THEN_2_CONCAT_sce_ETC___d3200;
  tUWide DEF_scemi_reqFifo_first__725_BITS_511_TO_504_732_A_ETC___d1817;
  tUWide DEF_scemi_init_state_cycle_stamp_crossed__72_CONCAT_3___d799;
  tUWide DEF_scemi_init_state_cycle_stamp_crossed__72_CONCAT_2___d630;
  tUWide DEF_scemi_init_state_cycle_stamp_crossed__72_CONCAT_1___d478;
  tUWide DEF_scemi_init_state_cycle_stamp_crossed__72_CONCAT_0___d326;
  tUInt8 DEF_b__h206321;
  tUInt8 DEF__0_CONCAT_DONTCARE___d440;
 
 /* Rules */
 public:
  void RL_scemi_bridge_inReset_isResetAssertedUpdate();
  void RL_scemi_bridge_recv_beat_from_tcp();
  void RL_scemi_bridge_process_outgoing_data_beat();
  void RL_scemi_bridge_drive_outgoing_data();
  void RL_scemi_bridge_process_incoming_data_beat();
  void RL_scemi_bridge_send_beat_to_tcp();
  void RL_scemi_bridge_close_socket();
  void RL_scemi_open_port();
  void RL_scemi_toggle_uclock();
  void RL_scemi_init_state_track_reset();
  void RL_scemi_dut_dut_prb_control_data_out_initiate_reset_sequence();
  void RL_scemi_dut_dut_prb_control_data_out_complete_reset_sequence();
  void RL_scemi_dut_dut_prb_control_data_out_update_count();
  void RL_scemi_dut_dut_prb_control_data_out_handle_scemi_reset();
  void RL_scemi_dut_dut_prb_control_control_in_initiate_reset_sequence();
  void RL_scemi_dut_dut_prb_control_control_in_complete_reset_sequence();
  void RL_scemi_dut_dut_prb_control_control_in_handle_scemi_reset();
  void RL_scemi_dut_dut_prb_control_control_in_update_remaining();
  void RL_scemi_dut_softrst_req_inport_initiate_reset_sequence();
  void RL_scemi_dut_softrst_req_inport_complete_reset_sequence();
  void RL_scemi_dut_softrst_req_inport_handle_scemi_reset();
  void RL_scemi_dut_softrst_req_inport_update_remaining();
  void RL_scemi_dut_softrst_resp_outport_initiate_reset_sequence();
  void RL_scemi_dut_softrst_resp_outport_complete_reset_sequence();
  void RL_scemi_dut_softrst_resp_outport_update_count();
  void RL_scemi_dut_softrst_resp_outport_handle_scemi_reset();
  void RL_scemi_mem_inport_initiate_reset_sequence();
  void RL_scemi_mem_inport_complete_reset_sequence();
  void RL_scemi_mem_inport_handle_scemi_reset();
  void RL_scemi_mem_inport_update_remaining();
  void RL_scemi_tohost_outport_initiate_reset_sequence();
  void RL_scemi_tohost_outport_complete_reset_sequence();
  void RL_scemi_tohost_outport_update_count();
  void RL_scemi_tohost_outport_handle_scemi_reset();
  void RL_scemi_fromhost_inport_initiate_reset_sequence();
  void RL_scemi_fromhost_inport_complete_reset_sequence();
  void RL_scemi_fromhost_inport_handle_scemi_reset();
  void RL_scemi_fromhost_inport_update_remaining();
  void RL_scemi_shutdown_ctrl_in_initiate_reset_sequence();
  void RL_scemi_shutdown_ctrl_in_complete_reset_sequence();
  void RL_scemi_shutdown_ctrl_in_handle_scemi_reset();
  void RL_scemi_shutdown_ctrl_in_update_remaining();
  void RL_scemi_shutdown_ctrl_out_initiate_reset_sequence();
  void RL_scemi_shutdown_ctrl_out_complete_reset_sequence();
  void RL_scemi_shutdown_ctrl_out_update_count();
  void RL_scemi_shutdown_ctrl_out_handle_scemi_reset();
  void RL_scemi_clockGenerators_clock_gens_counters_incr();
  void RL_scemi_clockGenerators_clock_gens_counters_do_stall();
  void RL_scemi_clockGenerators_clock_gens_tick_clock();
  void RL_scemi_clockGenerators_clock_gens_manage_reset();
  void RL_scemi_clockGenerators_clock_gens_do_stall_scemi();
  void RL_scemi_clockGenerators_clock_gens_update_stalled();
  void RL_scemi_clockGenerators_handle_reset();
  void RL_scemi_clockGenerators_one_to_one_cclock_incr();
  void RL_scemi_clockGenerators_track_reset();
  void RL_scemi_clockGenerators_stall_one_to_one_cclock();
  void RL_scemi_clockGenerators_incr_cycle_stamp();
  void RL_scemi_fFromBridgeBeat_ifc_update();
  void RL_scemi_fToContinueBeat_ifc_update();
  void RL_scemi_fS1OutPortAcks_ifc_update();
  void RL_scemi_msg_sink_noc_active_receive_beat_from_bridge();
  void RL_scemi_msg_sink_noc_active_decode_noc_header_4bpb();
  void RL_scemi_msg_sink_noc_active_scemi1_decode_scemi_header();
  void RL_scemi_msg_sink_noc_active_scemi1_process_inport_data();
  void RL_scemi_msg_sink_noc_active_scemi1_process_outport_ack_4bpb();
  void RL_scemi_msg_sink_noc_active_scemi1_disregard_packet();
  void RL_scemi_msg_sink_noc_active_execute_outport_acks();
  void RL_scemi_msg_sink_noc_active_scemi2_decode_scemi_header_4bpb();
  void RL_scemi_msg_sink_noc_active_scemi2_disregard_packet();
  void RL_scemi_msg_sink_noc_active_other_process_other_data();
  void RL_scemi_fFromContinueBeat_ifc_update();
  void RL_scemi_fS1MsgOut_ifc_update();
  void RL_scemi_fS2MsgOut_ifc_update();
  void RL_scemi_msg_source_noc_active_transmit_beat_to_bridge();
  void RL_scemi_msg_source_noc_active_move_to_next_output_beat();
  void RL_scemi_msg_source_noc_active_arbitrate_transmit_messages();
  void RL_scemi_msg_source_noc_active_dispatch_next_granted_other();
  void RL_scemi_msg_source_noc_active_dispatch_next_granted_scemi1();
  void RL_scemi_msg_source_noc_active_dispatch_next_granted_scemi2();
  void RL_scemi_msg_source_noc_active_continue_other();
  void RL_scemi_msg_source_noc_active_continue_scemi1();
  void RL_scemi_msg_source_noc_active_continue_scemi2();
  void RL_scemi_msg_source_noc_active_inports_load_new_request_group();
  void RL_scemi_msg_source_noc_active_inports_shift_new_request_vector();
  void RL_scemi_msg_source_noc_active_inports_accumulate_pending_requests();
  void RL_scemi_msg_source_noc_active_inports_start_next_request();
  void RL_scemi_msg_source_noc_active_inports_send_request_message();
  void RL_scemi_msg_source_noc_active_outports_start_data_message();
  void RL_scemi_msg_source_noc_active_outports_send_data_message_header();
  void RL_scemi_msg_source_noc_active_outports_send_data_message_data();
  void RL_scemi_swap_scemi1_outport_grant();
  void RL_scemi_connect_src_rdy();
  void RL_scemi_connect_dst_rdy();
  void RL_scemi_connect_data();
  void RL_scemi_1_connect_src_rdy();
  void RL_scemi_1_connect_dst_rdy();
  void RL_scemi_1_connect_data();
  void RL_scemi_send_whatever();
  void RL_scemi_1_always_accept_beat();
  void RL_scemi_dut_dut_prb_control_data_out_deassert_after_reset();
  void RL_scemi_dut_dut_prb_control_data_out_detect_scemi_reset();
  void RL_scemi_dut_dut_prb_control_data_out_detect_end_of_scemi_reset();
  void RL_scemi_dut_dut_prb_control_data_out_pok_mkConnectionVtoAf();
  void RL_scemi_dut_dut_prb_control_data_out_setOK();
  void RL_scemi_dut_dut_prb_control_control_in_deassert_after_reset();
  void RL_scemi_dut_dut_prb_control_control_in_detect_scemi_reset();
  void RL_scemi_dut_dut_prb_control_control_in_detect_end_of_scemi_reset();
  void RL_scemi_dut_dut_prb_control_control_in_first_request();
  void RL_scemi_dut_dut_prb_control_control_in_data_ready();
  void RL_scemi_dut_dut_prb_control_control_in_read_complete();
  void RL_scemi_dut_dut_prb_control_control_in_port_reset();
  void RL_scemi_dut_dut_prb_control_control_in_receive_ready();
  void RL_scemi_dut_dut_prb_control_control_in_receive();
  void RL_scemi_dut_dut_prb_control_setSample();
  void RL_scemi_dut_dut_prb_control_flagSample();
  void RL_scemi_dut_dut_prb_control_unsetFlag();
  void RL_scemi_dut_dut_prb_control_send_en();
  void RL_scemi_dut_dut_prb_control_requestInput();
  void RL_scemi_dut_dut_prb_control_receiveControl();
  void RL_scemi_dut_dut_prb_control_prb_str_recv_doEnq();
  void RL_scemi_dut_dut_prb_control_receiveTrigger();
  void RL_scemi_dut_dut_prb_control_receiveFirstData();
  void RL_scemi_dut_dut_prb_control_receiveMoreData();
  void RL_scemi_dut_dut_prb_control_respondToPing();
  void RL_scemi_dut_dut_prb_control_sendAck();
  void RL_scemi_dut_dut_prb_control_dutclkctrl_pconnect_mkConnectionVtoAf();
  void RL_scemi_dut_dut_prb_control_dutclkctrl_nconnect_mkConnectionVtoAf();
  void RL_scemi_dut_softrst_req_inport_deassert_after_reset();
  void RL_scemi_dut_softrst_req_inport_detect_scemi_reset();
  void RL_scemi_dut_softrst_req_inport_detect_end_of_scemi_reset();
  void RL_scemi_dut_softrst_req_inport_first_request();
  void RL_scemi_dut_softrst_req_inport_data_ready();
  void RL_scemi_dut_softrst_req_inport_read_complete();
  void RL_scemi_dut_softrst_req_inport_port_reset();
  void RL_scemi_dut_softrst_req_inport_receive_ready();
  void RL_scemi_dut_softrst_req_inport_receive();
  void RL_scemi_dut_softrst_req_connect_res_mkConnectionGetPut();
  void RL_scemi_dut_softrst_req_request();
  void RL_scemi_dut_softrst_resp_outport_deassert_after_reset();
  void RL_scemi_dut_softrst_resp_outport_detect_scemi_reset();
  void RL_scemi_dut_softrst_resp_outport_detect_end_of_scemi_reset();
  void RL_scemi_dut_softrst_resp_outport_pok_mkConnectionVtoAf();
  void RL_scemi_dut_softrst_resp_outport_setOK();
  void RL_scemi_dut_softrst_resp_connect_res_mkConnectionGetPut();
  void RL_scemi_mem_inport_deassert_after_reset();
  void RL_scemi_mem_inport_detect_scemi_reset();
  void RL_scemi_mem_inport_detect_end_of_scemi_reset();
  void RL_scemi_mem_inport_first_request();
  void RL_scemi_mem_inport_data_ready();
  void RL_scemi_mem_inport_read_complete();
  void RL_scemi_mem_inport_port_reset();
  void RL_scemi_mem_inport_receive_ready();
  void RL_scemi_mem_inport_receive();
  void RL_scemi_mem_connect_res_mkConnectionGetPut();
  void RL_scemi_mem_request();
  void RL_scemi_tohost_outport_deassert_after_reset();
  void RL_scemi_tohost_outport_detect_scemi_reset();
  void RL_scemi_tohost_outport_detect_end_of_scemi_reset();
  void RL_scemi_tohost_outport_pok_mkConnectionVtoAf();
  void RL_scemi_tohost_outport_setOK();
  void RL_scemi_tohost_connect_res_mkConnectionGetPut();
  void RL_scemi_fromhost_inport_deassert_after_reset();
  void RL_scemi_fromhost_inport_detect_scemi_reset();
  void RL_scemi_fromhost_inport_detect_end_of_scemi_reset();
  void RL_scemi_fromhost_inport_first_request();
  void RL_scemi_fromhost_inport_data_ready();
  void RL_scemi_fromhost_inport_read_complete();
  void RL_scemi_fromhost_inport_port_reset();
  void RL_scemi_fromhost_inport_receive_ready();
  void RL_scemi_fromhost_inport_receive();
  void RL_scemi_fromhost_connect_res_mkConnectionGetPut();
  void RL_scemi_fromhost_request();
  void RL_scemi_shutdown_ctrl_in_deassert_after_reset();
  void RL_scemi_shutdown_ctrl_in_detect_scemi_reset();
  void RL_scemi_shutdown_ctrl_in_detect_end_of_scemi_reset();
  void RL_scemi_shutdown_ctrl_in_first_request();
  void RL_scemi_shutdown_ctrl_in_data_ready();
  void RL_scemi_shutdown_ctrl_in_read_complete();
  void RL_scemi_shutdown_ctrl_in_port_reset();
  void RL_scemi_shutdown_ctrl_in_receive_ready();
  void RL_scemi_shutdown_ctrl_in_receive();
  void RL_scemi_shutdown_ctrl_out_deassert_after_reset();
  void RL_scemi_shutdown_ctrl_out_detect_scemi_reset();
  void RL_scemi_shutdown_ctrl_out_detect_end_of_scemi_reset();
  void RL_scemi_shutdown_ctrl_out_pok_mkConnectionVtoAf();
  void RL_scemi_shutdown_ctrl_out_setOK();
  void RL_scemi_shutdown_request();
  void RL_scemi_shutdown_ack();
  void RL_scemi_shutdown_shutdown();
  void RL_scemi_respQ_enqReq_canonicalize();
  void RL_scemi_respQ_deqReq_canonicalize();
  void RL_scemi_respQ_clearReq_canonicalize();
  void RL_scemi_respQ_canonicalize();
  void RL_scemi_respQ_enqReq_1_canonicalize();
  void RL_scemi_respQ_deqReq_1_canonicalize();
  void RL_scemi_respQ_clearReq_1_canonicalize();
  void RL_scemi_respQ_canonicalize_1();
  void RL_scemi_respQ_enqReq_2_canonicalize();
  void RL_scemi_respQ_deqReq_2_canonicalize();
  void RL_scemi_respQ_clearReq_2_canonicalize();
  void RL_scemi_respQ_canonicalize_2();
  void RL_scemi_respQ_enqReq_3_canonicalize();
  void RL_scemi_respQ_deqReq_3_canonicalize();
  void RL_scemi_respQ_clearReq_3_canonicalize();
  void RL_scemi_respQ_canonicalize_3();
  void RL_scemi_respQ_enqReq_4_canonicalize();
  void RL_scemi_respQ_deqReq_4_canonicalize();
  void RL_scemi_respQ_clearReq_4_canonicalize();
  void RL_scemi_respQ_canonicalize_4();
  void RL_scemi_respQ_enqReq_5_canonicalize();
  void RL_scemi_respQ_deqReq_5_canonicalize();
  void RL_scemi_respQ_clearReq_5_canonicalize();
  void RL_scemi_respQ_canonicalize_5();
  void RL_scemi_respQ_enqReq_6_canonicalize();
  void RL_scemi_respQ_deqReq_6_canonicalize();
  void RL_scemi_respQ_clearReq_6_canonicalize();
  void RL_scemi_respQ_canonicalize_6();
  void RL_scemi_respQ_enqReq_7_canonicalize();
  void RL_scemi_respQ_deqReq_7_canonicalize();
  void RL_scemi_respQ_clearReq_7_canonicalize();
  void RL_scemi_respQ_canonicalize_7();
  void RL_scemi_respQ_enqReq_8_canonicalize();
  void RL_scemi_respQ_deqReq_8_canonicalize();
  void RL_scemi_respQ_clearReq_8_canonicalize();
  void RL_scemi_respQ_canonicalize_8();
  void RL_scemi_respQ_enqReq_9_canonicalize();
  void RL_scemi_respQ_deqReq_9_canonicalize();
  void RL_scemi_respQ_clearReq_9_canonicalize();
  void RL_scemi_respQ_canonicalize_9();
  void RL_scemi_connect_requests();
  void RL_scemi_connect_responses();
  void RL_scemi_1_mkConnectionGetPut();
  void RL_scemi_2_mkConnectionGetPut();
  void RL_scemi_3_mkConnectionGetPut();
  void RL_scemi_4_mkConnectionGetPut();
  void RL_scemi_5_mkConnectionGetPut();
  void RL_scemi_6_mkConnectionGetPut();
  void RL_scemi_7_mkConnectionGetPut();
  void RL_scemi_8_mkConnectionGetPut();
  void RL_scemi_9_mkConnectionGetPut();
  void RL_scemi_10_mkConnectionGetPut();
  void RL_scemi_clockGenerators_clock_gens_is_allowed_sync_clock_domain_crossing();
  void RL_scemi_clockGenerators_clock_gens_do_ticks();
  void RL_scemi_scan_output_ports();
  void RL_scemi_rstgen_trigger();
  void RL_scemi_dut_dut_dutIfc_donerest();
  void RL_scemi_dut_softrst_req_connect_put_mkConnectionGetPut();
  void RL_scemi_dut_softrst_resp_connect_get_mkConnectionGetPut();
  void RL_scemi_mem_connect_put_mkConnectionGetPut();
  void RL_scemi_tohost_connect_get_mkConnectionGetPut();
  void RL_scemi_fromhost_connect_put_mkConnectionGetPut();
  void RL_scemi_ClientServerRequest();
  void RL_scemi_ClientServerResponse();
  void RL_scemi_clk_port_rstgen_trigger();
 
 /* Methods */
 public:
 
 /* Reset routines */
 public:
  void reset_scemi_shutdown_ctrl_out_nocResetUClock$OUT_RST(tUInt8 ARG_rst_in);
  void reset_scemi_shutdown_ctrl_in_nocResetUClock$OUT_RST(tUInt8 ARG_rst_in);
  void reset_scemi_fromhost_inport_nocResetUClock$OUT_RST(tUInt8 ARG_rst_in);
  void reset_scemi_tohost_outport_nocResetUClock$OUT_RST(tUInt8 ARG_rst_in);
  void reset_scemi_mem_inport_nocResetUClock$OUT_RST(tUInt8 ARG_rst_in);
  void reset_scemi_dut_softrst_resp_outport_nocResetUClock$OUT_RST(tUInt8 ARG_rst_in);
  void reset_scemi_dut_softrst_req_inport_nocResetUClock$OUT_RST(tUInt8 ARG_rst_in);
  void reset_scemi_dut_dut_dutIfc_myrst$OUT_RST(tUInt8 ARG_rst_in);
  void reset_scemi_dut_dut_prb_control_control_in_nocResetUClock$OUT_RST(tUInt8 ARG_rst_in);
  void reset_scemi_dut_dut_prb_control_data_out_nocResetUClock$OUT_RST(tUInt8 ARG_rst_in);
  void reset_scemi_clk_port_rstgen_final_reset$RST_OUT(tUInt8 ARG_rst_in);
  void reset_scemi_clk_port_rstgen_rstgen$OUT_RST(tUInt8 ARG_rst_in);
  void reset_scemi_clk_port_rstgen_inv_rstgen$OUT_RST(tUInt8 ARG_rst_in);
  void reset_scemi_clk_port_rstgen_inv_rstn$OUT_RST(tUInt8 ARG_rst_in);
  void reset_scemi_rstgen_final_reset$RST_OUT(tUInt8 ARG_rst_in);
  void reset_scemi_rstgen_rstgen$OUT_RST(tUInt8 ARG_rst_in);
  void reset_scemi_rstgen_inv_rstgen$OUT_RST(tUInt8 ARG_rst_in);
  void reset_scemi_rstgen_inv_rstn$OUT_RST(tUInt8 ARG_rst_in);
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
  static void static_reset_scemi_shutdown_ctrl_out_nocResetUClock$OUT_RST(void *my_this,
									  tUInt8 ARG_rst_in);
  static void static_reset_scemi_shutdown_ctrl_in_nocResetUClock$OUT_RST(void *my_this,
									 tUInt8 ARG_rst_in);
  static void static_reset_scemi_fromhost_inport_nocResetUClock$OUT_RST(void *my_this,
									tUInt8 ARG_rst_in);
  static void static_reset_scemi_tohost_outport_nocResetUClock$OUT_RST(void *my_this,
								       tUInt8 ARG_rst_in);
  static void static_reset_scemi_mem_inport_nocResetUClock$OUT_RST(void *my_this, tUInt8 ARG_rst_in);
  static void static_reset_scemi_dut_softrst_resp_outport_nocResetUClock$OUT_RST(void *my_this,
										 tUInt8 ARG_rst_in);
  static void static_reset_scemi_dut_softrst_req_inport_nocResetUClock$OUT_RST(void *my_this,
									       tUInt8 ARG_rst_in);
  static void static_reset_scemi_dut_dut_dutIfc_myrst$OUT_RST(void *my_this, tUInt8 ARG_rst_in);
  static void static_reset_scemi_dut_dut_prb_control_control_in_nocResetUClock$OUT_RST(void *my_this,
										       tUInt8 ARG_rst_in);
  static void static_reset_scemi_dut_dut_prb_control_data_out_nocResetUClock$OUT_RST(void *my_this,
										     tUInt8 ARG_rst_in);
  static void static_reset_scemi_clk_port_rstgen_final_reset$RST_OUT(void *my_this,
								     tUInt8 ARG_rst_in);
  static void static_reset_scemi_clk_port_rstgen_rstgen$OUT_RST(void *my_this, tUInt8 ARG_rst_in);
  static void static_reset_scemi_clk_port_rstgen_inv_rstgen$OUT_RST(void *my_this, tUInt8 ARG_rst_in);
  static void static_reset_scemi_clk_port_rstgen_inv_rstn$OUT_RST(void *my_this, tUInt8 ARG_rst_in);
  static void static_reset_scemi_rstgen_final_reset$RST_OUT(void *my_this, tUInt8 ARG_rst_in);
  static void static_reset_scemi_rstgen_rstgen$OUT_RST(void *my_this, tUInt8 ARG_rst_in);
  static void static_reset_scemi_rstgen_inv_rstgen$OUT_RST(void *my_this, tUInt8 ARG_rst_in);
  static void static_reset_scemi_rstgen_inv_rstn$OUT_RST(void *my_this, tUInt8 ARG_rst_in);
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
  void set_clk_1(char const *s);
  void set_clk_2(char const *s);
  void set_clk_3(char const *s);
  void set_clk_4(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkBridge &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkBridge &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkBridge &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkBridge &backing);
};

#endif /* ifndef __mkBridge_h__ */
