action = "synthesis"
language = "vhdl"

syn_device = "xc6slx45t"
syn_grade = "-3"
syn_package = "fgg484"

syn_top = "gate"
syn_project = "gate.xise"

syn_tool = "ise"

syn_properties = [['prop1', 0]]

files = [ "../files/gate.vhdl" ]
