Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mikey/Documents/EE214/VivadoProjects/ALU/ALU.srcs/sources_1/new/HA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mikey/Documents/EE214/VivadoProjects/ALU/ALU.srcs/sources_1/new/FS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mikey/Documents/EE214/VivadoProjects/ALU/ALU.srcs/sources_1/new/FA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mikey/Documents/EE214/VivadoProjects/ALU/ALU.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mikey/Documents/EE214/VivadoProjects/ALU/ALU.srcs/sources_1/new/Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mikey/Documents/EE214/VivadoProjects/ALU/ALU.srcs/sources_1/new/My_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module My_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mikey/Documents/EE214/VivadoProjects/ALU/ALU.srcs/sim_1/new/ALU_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mikey/Documents/EE214/VivadoProjects/ALU/ALU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
