
GPIO_Driver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000016d0  08000198  08000198  00010198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08001868  08001868  00020080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  08001868  08001868  00011868  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800186c  0800186c  0001186c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000080  20000000  08001870  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000020  20000080  080018f0  00020080  2**2
                  ALLOC
  7 ._user_heap_stack 00000400  200000a0  080018f0  000200a0  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
  9 .debug_info   00002853  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00000801  00000000  00000000  00022903  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000160  00000000  00000000  00023108  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000108  00000000  00000000  00023268  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00000d56  00000000  00000000  00023370  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00000e87  00000000  00000000  000240c6  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  00024f4d  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00000414  00000000  00000000  00024fcc  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stabstr      0000003f  00000000  00000000  000253e0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000080 	.word	0x20000080
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08001850 	.word	0x08001850

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000084 	.word	0x20000084
 80001d4:	08001850 	.word	0x08001850

080001d8 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80001d8:	b480      	push	{r7}
 80001da:	b083      	sub	sp, #12
 80001dc:	af00      	add	r7, sp, #0
 80001de:	4603      	mov	r3, r0
 80001e0:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80001e2:	4909      	ldr	r1, [pc, #36]	; (8000208 <NVIC_EnableIRQ+0x30>)
 80001e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001e8:	095b      	lsrs	r3, r3, #5
 80001ea:	79fa      	ldrb	r2, [r7, #7]
 80001ec:	f002 021f 	and.w	r2, r2, #31
 80001f0:	2001      	movs	r0, #1
 80001f2:	fa00 f202 	lsl.w	r2, r0, r2
 80001f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80001fa:	bf00      	nop
 80001fc:	370c      	adds	r7, #12
 80001fe:	46bd      	mov	sp, r7
 8000200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000204:	4770      	bx	lr
 8000206:	bf00      	nop
 8000208:	e000e100 	.word	0xe000e100

0800020c <main>:
*/



int main(void)
{
 800020c:	b580      	push	{r7, lr}
 800020e:	af00      	add	r7, sp, #0
lcd_goto_xy(4,2);
lcd_print("Shahini");
//delay_mS(2000);
*/

config_clock_50MHz();
 8000210:	f001 fa18 	bl	8001644 <config_clock_50MHz>
I2C_enable();
 8000214:	f001 f946 	bl	80014a4 <I2C_enable>


I2C1->CR2 = I2C_CR2_ITERREN;
 8000218:	4b13      	ldr	r3, [pc, #76]	; (8000268 <main+0x5c>)
 800021a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800021e:	605a      	str	r2, [r3, #4]
NVIC_EnableIRQ(I2C1_ER_IRQn);
 8000220:	2020      	movs	r0, #32
 8000222:	f7ff ffd9 	bl	80001d8 <NVIC_EnableIRQ>

I2C_start();
 8000226:	f001 f9dd 	bl	80015e4 <I2C_start>
I2C_addressWrite(0x27);
 800022a:	2027      	movs	r0, #39	; 0x27
 800022c:	f001 f98c 	bl	8001548 <I2C_addressWrite>
I2C_data(0x32);
 8000230:	2032      	movs	r0, #50	; 0x32
 8000232:	f001 f9a9 	bl	8001588 <I2C_data>
I2C_data(0x28);
 8000236:	2028      	movs	r0, #40	; 0x28
 8000238:	f001 f9a6 	bl	8001588 <I2C_data>
I2C_stop();
 800023c:	f001 f9bc 	bl	80015b8 <I2C_stop>


delay_mS(10);
 8000240:	200a      	movs	r0, #10
 8000242:	f001 fabd 	bl	80017c0 <delay_mS>

I2C_start();
 8000246:	f001 f9cd 	bl	80015e4 <I2C_start>
I2C_addressWrite(0x27);
 800024a:	2027      	movs	r0, #39	; 0x27
 800024c:	f001 f97c 	bl	8001548 <I2C_addressWrite>
I2C_data(0x38);
 8000250:	2038      	movs	r0, #56	; 0x38
 8000252:	f001 f999 	bl	8001588 <I2C_data>
I2C_data(0x22);
 8000256:	2022      	movs	r0, #34	; 0x22
 8000258:	f001 f996 	bl	8001588 <I2C_data>
I2C_stop();
 800025c:	f001 f9ac 	bl	80015b8 <I2C_stop>
 8000260:	2300      	movs	r3, #0




//
}
 8000262:	4618      	mov	r0, r3
 8000264:	bd80      	pop	{r7, pc}
 8000266:	bf00      	nop
 8000268:	40005400 	.word	0x40005400

0800026c <I2C1_ER_IRQHandler>:


void I2C1_ER_IRQHandler()
{
 800026c:	b480      	push	{r7}
 800026e:	af00      	add	r7, sp, #0
	I2C1->SR1 &= ~I2C_SR1_AF;
 8000270:	4a08      	ldr	r2, [pc, #32]	; (8000294 <I2C1_ER_IRQHandler+0x28>)
 8000272:	4b08      	ldr	r3, [pc, #32]	; (8000294 <I2C1_ER_IRQHandler+0x28>)
 8000274:	695b      	ldr	r3, [r3, #20]
 8000276:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800027a:	6153      	str	r3, [r2, #20]
	I2C1->CR1 |= I2C_CR1_STOP;
 800027c:	4a05      	ldr	r2, [pc, #20]	; (8000294 <I2C1_ER_IRQHandler+0x28>)
 800027e:	4b05      	ldr	r3, [pc, #20]	; (8000294 <I2C1_ER_IRQHandler+0x28>)
 8000280:	681b      	ldr	r3, [r3, #0]
 8000282:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000286:	6013      	str	r3, [r2, #0]
	//while(I2C1->SR2 & I2C_SR2_BUSY);

	//I2C1->SR1 &= ~I2C_SR1_AF;
	//I2C1->CR1 |= I2C_CR1_STOP;

}
 8000288:	bf00      	nop
 800028a:	46bd      	mov	sp, r7
 800028c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000290:	4770      	bx	lr
 8000292:	bf00      	nop
 8000294:	40005400 	.word	0x40005400

08000298 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000298:	f8df d034 	ldr.w	sp, [pc, #52]	; 80002d0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800029c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800029e:	e003      	b.n	80002a8 <LoopCopyDataInit>

080002a0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80002a0:	4b0c      	ldr	r3, [pc, #48]	; (80002d4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80002a2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80002a4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80002a6:	3104      	adds	r1, #4

080002a8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80002a8:	480b      	ldr	r0, [pc, #44]	; (80002d8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80002aa:	4b0c      	ldr	r3, [pc, #48]	; (80002dc <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80002ac:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80002ae:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80002b0:	d3f6      	bcc.n	80002a0 <CopyDataInit>
  ldr  r2, =_sbss
 80002b2:	4a0b      	ldr	r2, [pc, #44]	; (80002e0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80002b4:	e002      	b.n	80002bc <LoopFillZerobss>

080002b6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80002b6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80002b8:	f842 3b04 	str.w	r3, [r2], #4

080002bc <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80002bc:	4b09      	ldr	r3, [pc, #36]	; (80002e4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80002be:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80002c0:	d3f9      	bcc.n	80002b6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80002c2:	f000 f813 	bl	80002ec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80002c6:	f001 fa9f 	bl	8001808 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80002ca:	f7ff ff9f 	bl	800020c <main>
  bx  lr    
 80002ce:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80002d0:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80002d4:	08001870 	.word	0x08001870
  ldr  r0, =_sdata
 80002d8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80002dc:	20000080 	.word	0x20000080
  ldr  r2, =_sbss
 80002e0:	20000080 	.word	0x20000080
  ldr  r3, = _ebss
 80002e4:	200000a0 	.word	0x200000a0

080002e8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80002e8:	e7fe      	b.n	80002e8 <ADC_IRQHandler>
	...

080002ec <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80002ec:	b480      	push	{r7}
 80002ee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80002f0:	4a16      	ldr	r2, [pc, #88]	; (800034c <SystemInit+0x60>)
 80002f2:	4b16      	ldr	r3, [pc, #88]	; (800034c <SystemInit+0x60>)
 80002f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80002f8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80002fc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000300:	4a13      	ldr	r2, [pc, #76]	; (8000350 <SystemInit+0x64>)
 8000302:	4b13      	ldr	r3, [pc, #76]	; (8000350 <SystemInit+0x64>)
 8000304:	681b      	ldr	r3, [r3, #0]
 8000306:	f043 0301 	orr.w	r3, r3, #1
 800030a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800030c:	4b10      	ldr	r3, [pc, #64]	; (8000350 <SystemInit+0x64>)
 800030e:	2200      	movs	r2, #0
 8000310:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000312:	4a0f      	ldr	r2, [pc, #60]	; (8000350 <SystemInit+0x64>)
 8000314:	4b0e      	ldr	r3, [pc, #56]	; (8000350 <SystemInit+0x64>)
 8000316:	681b      	ldr	r3, [r3, #0]
 8000318:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800031c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000320:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000322:	4b0b      	ldr	r3, [pc, #44]	; (8000350 <SystemInit+0x64>)
 8000324:	4a0b      	ldr	r2, [pc, #44]	; (8000354 <SystemInit+0x68>)
 8000326:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000328:	4a09      	ldr	r2, [pc, #36]	; (8000350 <SystemInit+0x64>)
 800032a:	4b09      	ldr	r3, [pc, #36]	; (8000350 <SystemInit+0x64>)
 800032c:	681b      	ldr	r3, [r3, #0]
 800032e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000332:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000334:	4b06      	ldr	r3, [pc, #24]	; (8000350 <SystemInit+0x64>)
 8000336:	2200      	movs	r2, #0
 8000338:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800033a:	4b04      	ldr	r3, [pc, #16]	; (800034c <SystemInit+0x60>)
 800033c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000340:	609a      	str	r2, [r3, #8]
#endif
}
 8000342:	bf00      	nop
 8000344:	46bd      	mov	sp, r7
 8000346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800034a:	4770      	bx	lr
 800034c:	e000ed00 	.word	0xe000ed00
 8000350:	40023800 	.word	0x40023800
 8000354:	24003010 	.word	0x24003010

08000358 <config_pin>:
		(0x1C), //7

};

 static void config_pin(GPIO_TypeDef *port, uint32_t pinNumber, uint32_t pinSpeed, uint32_t mode, uint16_t mode_type, uint32_t alt_func)
{
 8000358:	b480      	push	{r7}
 800035a:	b085      	sub	sp, #20
 800035c:	af00      	add	r7, sp, #0
 800035e:	60f8      	str	r0, [r7, #12]
 8000360:	60b9      	str	r1, [r7, #8]
 8000362:	607a      	str	r2, [r7, #4]
 8000364:	603b      	str	r3, [r7, #0]

	if(mode == OUTPUT_MODE)
 8000366:	683b      	ldr	r3, [r7, #0]
 8000368:	2b01      	cmp	r3, #1
 800036a:	f040 80aa 	bne.w	80004c2 <config_pin+0x16a>
	{
		port->MODER |= (1<<PINPOS[pinNumber]);
 800036e:	68fb      	ldr	r3, [r7, #12]
 8000370:	681b      	ldr	r3, [r3, #0]
 8000372:	49b1      	ldr	r1, [pc, #708]	; (8000638 <config_pin+0x2e0>)
 8000374:	68ba      	ldr	r2, [r7, #8]
 8000376:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800037a:	2101      	movs	r1, #1
 800037c:	fa01 f202 	lsl.w	r2, r1, r2
 8000380:	431a      	orrs	r2, r3
 8000382:	68fb      	ldr	r3, [r7, #12]
 8000384:	601a      	str	r2, [r3, #0]
		port->MODER &= ~(1<<PINPOS[pinNumber]+1);
 8000386:	68fb      	ldr	r3, [r7, #12]
 8000388:	681b      	ldr	r3, [r3, #0]
 800038a:	49ab      	ldr	r1, [pc, #684]	; (8000638 <config_pin+0x2e0>)
 800038c:	68ba      	ldr	r2, [r7, #8]
 800038e:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000392:	3201      	adds	r2, #1
 8000394:	2101      	movs	r1, #1
 8000396:	fa01 f202 	lsl.w	r2, r1, r2
 800039a:	43d2      	mvns	r2, r2
 800039c:	401a      	ands	r2, r3
 800039e:	68fb      	ldr	r3, [r7, #12]
 80003a0:	601a      	str	r2, [r3, #0]


			if(mode_type == OUTPUT_PUP)
 80003a2:	8b3b      	ldrh	r3, [r7, #24]
 80003a4:	2b00      	cmp	r3, #0
 80003a6:	d109      	bne.n	80003bc <config_pin+0x64>
			{
				port->OTYPER &= ~(1<<pinNumber);
 80003a8:	68fb      	ldr	r3, [r7, #12]
 80003aa:	685b      	ldr	r3, [r3, #4]
 80003ac:	2101      	movs	r1, #1
 80003ae:	68ba      	ldr	r2, [r7, #8]
 80003b0:	fa01 f202 	lsl.w	r2, r1, r2
 80003b4:	43d2      	mvns	r2, r2
 80003b6:	401a      	ands	r2, r3
 80003b8:	68fb      	ldr	r3, [r7, #12]
 80003ba:	605a      	str	r2, [r3, #4]
			}

			if(mode_type == OUTPUT_OD)
 80003bc:	8b3b      	ldrh	r3, [r7, #24]
 80003be:	2b01      	cmp	r3, #1
 80003c0:	d108      	bne.n	80003d4 <config_pin+0x7c>
			{
				port->OTYPER |= (1<<pinNumber);
 80003c2:	68fb      	ldr	r3, [r7, #12]
 80003c4:	685b      	ldr	r3, [r3, #4]
 80003c6:	2101      	movs	r1, #1
 80003c8:	68ba      	ldr	r2, [r7, #8]
 80003ca:	fa01 f202 	lsl.w	r2, r1, r2
 80003ce:	431a      	orrs	r2, r3
 80003d0:	68fb      	ldr	r3, [r7, #12]
 80003d2:	605a      	str	r2, [r3, #4]
			}


			switch(pinSpeed)
 80003d4:	687b      	ldr	r3, [r7, #4]
 80003d6:	2b03      	cmp	r3, #3
 80003d8:	f200 80c5 	bhi.w	8000566 <config_pin+0x20e>
 80003dc:	a201      	add	r2, pc, #4	; (adr r2, 80003e4 <config_pin+0x8c>)
 80003de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80003e2:	bf00      	nop
 80003e4:	080003f5 	.word	0x080003f5
 80003e8:	08000421 	.word	0x08000421
 80003ec:	08000457 	.word	0x08000457
 80003f0:	0800048d 	.word	0x0800048d
			{
			//Output speed
			case (SPEED_LOW):
			port->OSPEEDR &= ~(1<<PINPOS[pinNumber]) & ~(1<<PINPOS[pinNumber+1]); // Putting a 00
 80003f4:	68fb      	ldr	r3, [r7, #12]
 80003f6:	689b      	ldr	r3, [r3, #8]
 80003f8:	498f      	ldr	r1, [pc, #572]	; (8000638 <config_pin+0x2e0>)
 80003fa:	68ba      	ldr	r2, [r7, #8]
 80003fc:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000400:	2101      	movs	r1, #1
 8000402:	4091      	lsls	r1, r2
 8000404:	68ba      	ldr	r2, [r7, #8]
 8000406:	3201      	adds	r2, #1
 8000408:	488b      	ldr	r0, [pc, #556]	; (8000638 <config_pin+0x2e0>)
 800040a:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
 800040e:	2001      	movs	r0, #1
 8000410:	fa00 f202 	lsl.w	r2, r0, r2
 8000414:	430a      	orrs	r2, r1
 8000416:	43d2      	mvns	r2, r2
 8000418:	401a      	ands	r2, r3
 800041a:	68fb      	ldr	r3, [r7, #12]
 800041c:	609a      	str	r2, [r3, #8]
			break;
 800041e:	e0a2      	b.n	8000566 <config_pin+0x20e>

			case (SPEED_MEDIUM): //Putting a 01
			port->OSPEEDR |= (1<<PINPOS[pinNumber]);
 8000420:	68fb      	ldr	r3, [r7, #12]
 8000422:	689b      	ldr	r3, [r3, #8]
 8000424:	4984      	ldr	r1, [pc, #528]	; (8000638 <config_pin+0x2e0>)
 8000426:	68ba      	ldr	r2, [r7, #8]
 8000428:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800042c:	2101      	movs	r1, #1
 800042e:	fa01 f202 	lsl.w	r2, r1, r2
 8000432:	431a      	orrs	r2, r3
 8000434:	68fb      	ldr	r3, [r7, #12]
 8000436:	609a      	str	r2, [r3, #8]
			port->OSPEEDR &= ~(1<<PINPOS[pinNumber+1]);
 8000438:	68fb      	ldr	r3, [r7, #12]
 800043a:	689b      	ldr	r3, [r3, #8]
 800043c:	68ba      	ldr	r2, [r7, #8]
 800043e:	3201      	adds	r2, #1
 8000440:	497d      	ldr	r1, [pc, #500]	; (8000638 <config_pin+0x2e0>)
 8000442:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000446:	2101      	movs	r1, #1
 8000448:	fa01 f202 	lsl.w	r2, r1, r2
 800044c:	43d2      	mvns	r2, r2
 800044e:	401a      	ands	r2, r3
 8000450:	68fb      	ldr	r3, [r7, #12]
 8000452:	609a      	str	r2, [r3, #8]
			break;
 8000454:	e087      	b.n	8000566 <config_pin+0x20e>

			case (SPEED_HIGH): //Putting a 10
			port->OSPEEDR &= ~(1<<PINPOS[pinNumber]);
 8000456:	68fb      	ldr	r3, [r7, #12]
 8000458:	689b      	ldr	r3, [r3, #8]
 800045a:	4977      	ldr	r1, [pc, #476]	; (8000638 <config_pin+0x2e0>)
 800045c:	68ba      	ldr	r2, [r7, #8]
 800045e:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000462:	2101      	movs	r1, #1
 8000464:	fa01 f202 	lsl.w	r2, r1, r2
 8000468:	43d2      	mvns	r2, r2
 800046a:	401a      	ands	r2, r3
 800046c:	68fb      	ldr	r3, [r7, #12]
 800046e:	609a      	str	r2, [r3, #8]
			port->OSPEEDR |= (1<<PINPOS[pinNumber+1]);
 8000470:	68fb      	ldr	r3, [r7, #12]
 8000472:	689b      	ldr	r3, [r3, #8]
 8000474:	68ba      	ldr	r2, [r7, #8]
 8000476:	3201      	adds	r2, #1
 8000478:	496f      	ldr	r1, [pc, #444]	; (8000638 <config_pin+0x2e0>)
 800047a:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800047e:	2101      	movs	r1, #1
 8000480:	fa01 f202 	lsl.w	r2, r1, r2
 8000484:	431a      	orrs	r2, r3
 8000486:	68fb      	ldr	r3, [r7, #12]
 8000488:	609a      	str	r2, [r3, #8]
			break;
 800048a:	e06c      	b.n	8000566 <config_pin+0x20e>

			case (SPEED_V_HIGH): //Putting a 11
			port->OSPEEDR |= (1<<PINPOS[pinNumber]);
 800048c:	68fb      	ldr	r3, [r7, #12]
 800048e:	689b      	ldr	r3, [r3, #8]
 8000490:	4969      	ldr	r1, [pc, #420]	; (8000638 <config_pin+0x2e0>)
 8000492:	68ba      	ldr	r2, [r7, #8]
 8000494:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000498:	2101      	movs	r1, #1
 800049a:	fa01 f202 	lsl.w	r2, r1, r2
 800049e:	431a      	orrs	r2, r3
 80004a0:	68fb      	ldr	r3, [r7, #12]
 80004a2:	609a      	str	r2, [r3, #8]
			port->OSPEEDR |= (1<<PINPOS[pinNumber+1]);
 80004a4:	68fb      	ldr	r3, [r7, #12]
 80004a6:	689b      	ldr	r3, [r3, #8]
 80004a8:	68ba      	ldr	r2, [r7, #8]
 80004aa:	3201      	adds	r2, #1
 80004ac:	4962      	ldr	r1, [pc, #392]	; (8000638 <config_pin+0x2e0>)
 80004ae:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80004b2:	2101      	movs	r1, #1
 80004b4:	fa01 f202 	lsl.w	r2, r1, r2
 80004b8:	431a      	orrs	r2, r3
 80004ba:	68fb      	ldr	r3, [r7, #12]
 80004bc:	609a      	str	r2, [r3, #8]
			break;
 80004be:	bf00      	nop
 80004c0:	e051      	b.n	8000566 <config_pin+0x20e>

		}

	else
	{
		switch(mode)
 80004c2:	683b      	ldr	r3, [r7, #0]
 80004c4:	2b02      	cmp	r3, #2
 80004c6:	d019      	beq.n	80004fc <config_pin+0x1a4>
 80004c8:	2b03      	cmp	r3, #3
 80004ca:	d032      	beq.n	8000532 <config_pin+0x1da>
 80004cc:	2b00      	cmp	r3, #0
 80004ce:	d14a      	bne.n	8000566 <config_pin+0x20e>
					{

					case (INPUT_MODE): //00
					port->MODER &= ~(1<<PINPOS[pinNumber]) & ~(1<<PINPOS[pinNumber+1]);
 80004d0:	68fb      	ldr	r3, [r7, #12]
 80004d2:	681b      	ldr	r3, [r3, #0]
 80004d4:	4958      	ldr	r1, [pc, #352]	; (8000638 <config_pin+0x2e0>)
 80004d6:	68ba      	ldr	r2, [r7, #8]
 80004d8:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80004dc:	2101      	movs	r1, #1
 80004de:	4091      	lsls	r1, r2
 80004e0:	68ba      	ldr	r2, [r7, #8]
 80004e2:	3201      	adds	r2, #1
 80004e4:	4854      	ldr	r0, [pc, #336]	; (8000638 <config_pin+0x2e0>)
 80004e6:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
 80004ea:	2001      	movs	r0, #1
 80004ec:	fa00 f202 	lsl.w	r2, r0, r2
 80004f0:	430a      	orrs	r2, r1
 80004f2:	43d2      	mvns	r2, r2
 80004f4:	401a      	ands	r2, r3
 80004f6:	68fb      	ldr	r3, [r7, #12]
 80004f8:	601a      	str	r2, [r3, #0]
					break;
 80004fa:	e034      	b.n	8000566 <config_pin+0x20e>

					case (ALT_MODE): //10
					port->MODER &= ~(1<<PINPOS[pinNumber]);
 80004fc:	68fb      	ldr	r3, [r7, #12]
 80004fe:	681b      	ldr	r3, [r3, #0]
 8000500:	494d      	ldr	r1, [pc, #308]	; (8000638 <config_pin+0x2e0>)
 8000502:	68ba      	ldr	r2, [r7, #8]
 8000504:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000508:	2101      	movs	r1, #1
 800050a:	fa01 f202 	lsl.w	r2, r1, r2
 800050e:	43d2      	mvns	r2, r2
 8000510:	401a      	ands	r2, r3
 8000512:	68fb      	ldr	r3, [r7, #12]
 8000514:	601a      	str	r2, [r3, #0]
					port->MODER |= (1<<(PINPOS[pinNumber]+1));
 8000516:	68fb      	ldr	r3, [r7, #12]
 8000518:	681b      	ldr	r3, [r3, #0]
 800051a:	4947      	ldr	r1, [pc, #284]	; (8000638 <config_pin+0x2e0>)
 800051c:	68ba      	ldr	r2, [r7, #8]
 800051e:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000522:	3201      	adds	r2, #1
 8000524:	2101      	movs	r1, #1
 8000526:	fa01 f202 	lsl.w	r2, r1, r2
 800052a:	431a      	orrs	r2, r3
 800052c:	68fb      	ldr	r3, [r7, #12]
 800052e:	601a      	str	r2, [r3, #0]
					break;
 8000530:	e019      	b.n	8000566 <config_pin+0x20e>

					case (ANALOG_MODE): //11
					port->MODER |= (1<<PINPOS[pinNumber]);
 8000532:	68fb      	ldr	r3, [r7, #12]
 8000534:	681b      	ldr	r3, [r3, #0]
 8000536:	4940      	ldr	r1, [pc, #256]	; (8000638 <config_pin+0x2e0>)
 8000538:	68ba      	ldr	r2, [r7, #8]
 800053a:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800053e:	2101      	movs	r1, #1
 8000540:	fa01 f202 	lsl.w	r2, r1, r2
 8000544:	431a      	orrs	r2, r3
 8000546:	68fb      	ldr	r3, [r7, #12]
 8000548:	601a      	str	r2, [r3, #0]
					port->MODER |= (1<<(PINPOS[pinNumber]+1));
 800054a:	68fb      	ldr	r3, [r7, #12]
 800054c:	681b      	ldr	r3, [r3, #0]
 800054e:	493a      	ldr	r1, [pc, #232]	; (8000638 <config_pin+0x2e0>)
 8000550:	68ba      	ldr	r2, [r7, #8]
 8000552:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000556:	3201      	adds	r2, #1
 8000558:	2101      	movs	r1, #1
 800055a:	fa01 f202 	lsl.w	r2, r1, r2
 800055e:	431a      	orrs	r2, r3
 8000560:	68fb      	ldr	r3, [r7, #12]
 8000562:	601a      	str	r2, [r3, #0]
					break;
 8000564:	bf00      	nop

					}

	}

	if (mode == ALT_MODE)
 8000566:	683b      	ldr	r3, [r7, #0]
 8000568:	2b02      	cmp	r3, #2
 800056a:	f040 8734 	bne.w	80013d6 <config_pin+0x107e>
	{
		if (pinNumber <=7) //Low Register, AFRL
 800056e:	68bb      	ldr	r3, [r7, #8]
 8000570:	2b07      	cmp	r3, #7
 8000572:	f200 83a0 	bhi.w	8000cb6 <config_pin+0x95e>
		{
			switch(alt_func)
 8000576:	69fb      	ldr	r3, [r7, #28]
 8000578:	2b0f      	cmp	r3, #15
 800057a:	f200 872c 	bhi.w	80013d6 <config_pin+0x107e>
 800057e:	a201      	add	r2, pc, #4	; (adr r2, 8000584 <config_pin+0x22c>)
 8000580:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000584:	080005c5 	.word	0x080005c5
 8000588:	08000641 	.word	0x08000641
 800058c:	080006b1 	.word	0x080006b1
 8000590:	08000721 	.word	0x08000721
 8000594:	0800078f 	.word	0x0800078f
 8000598:	080007ff 	.word	0x080007ff
 800059c:	0800086d 	.word	0x0800086d
 80005a0:	080008e1 	.word	0x080008e1
 80005a4:	0800094d 	.word	0x0800094d
 80005a8:	080009bd 	.word	0x080009bd
 80005ac:	08000a2b 	.word	0x08000a2b
 80005b0:	08000a99 	.word	0x08000a99
 80005b4:	08000b05 	.word	0x08000b05
 80005b8:	08000b79 	.word	0x08000b79
 80005bc:	08000be3 	.word	0x08000be3
 80005c0:	08000c4d 	.word	0x08000c4d
				{

				case (AF0):
				port->AFR[0] &= ~(1<<alt_PINPOS[pinNumber]); // 0 in 1st position
 80005c4:	68fb      	ldr	r3, [r7, #12]
 80005c6:	6a1b      	ldr	r3, [r3, #32]
 80005c8:	491c      	ldr	r1, [pc, #112]	; (800063c <config_pin+0x2e4>)
 80005ca:	68ba      	ldr	r2, [r7, #8]
 80005cc:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80005d0:	2101      	movs	r1, #1
 80005d2:	fa01 f202 	lsl.w	r2, r1, r2
 80005d6:	43d2      	mvns	r2, r2
 80005d8:	401a      	ands	r2, r3
 80005da:	68fb      	ldr	r3, [r7, #12]
 80005dc:	621a      	str	r2, [r3, #32]
				port->AFR[0] &= ~(1<<(alt_PINPOS[pinNumber]+1)); // 0 in 2nd position
 80005de:	68fb      	ldr	r3, [r7, #12]
 80005e0:	6a1b      	ldr	r3, [r3, #32]
 80005e2:	4916      	ldr	r1, [pc, #88]	; (800063c <config_pin+0x2e4>)
 80005e4:	68ba      	ldr	r2, [r7, #8]
 80005e6:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80005ea:	3201      	adds	r2, #1
 80005ec:	2101      	movs	r1, #1
 80005ee:	fa01 f202 	lsl.w	r2, r1, r2
 80005f2:	43d2      	mvns	r2, r2
 80005f4:	401a      	ands	r2, r3
 80005f6:	68fb      	ldr	r3, [r7, #12]
 80005f8:	621a      	str	r2, [r3, #32]
				port->AFR[0] &= ~(1<<(alt_PINPOS[pinNumber]+2)); // 0 in 3rd position
 80005fa:	68fb      	ldr	r3, [r7, #12]
 80005fc:	6a1b      	ldr	r3, [r3, #32]
 80005fe:	490f      	ldr	r1, [pc, #60]	; (800063c <config_pin+0x2e4>)
 8000600:	68ba      	ldr	r2, [r7, #8]
 8000602:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000606:	3202      	adds	r2, #2
 8000608:	2101      	movs	r1, #1
 800060a:	fa01 f202 	lsl.w	r2, r1, r2
 800060e:	43d2      	mvns	r2, r2
 8000610:	401a      	ands	r2, r3
 8000612:	68fb      	ldr	r3, [r7, #12]
 8000614:	621a      	str	r2, [r3, #32]
				port->AFR[0] &= ~(1<<(alt_PINPOS[pinNumber]+3)); //0 in 4th position
 8000616:	68fb      	ldr	r3, [r7, #12]
 8000618:	6a1b      	ldr	r3, [r3, #32]
 800061a:	4908      	ldr	r1, [pc, #32]	; (800063c <config_pin+0x2e4>)
 800061c:	68ba      	ldr	r2, [r7, #8]
 800061e:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000622:	3203      	adds	r2, #3
 8000624:	2101      	movs	r1, #1
 8000626:	fa01 f202 	lsl.w	r2, r1, r2
 800062a:	43d2      	mvns	r2, r2
 800062c:	401a      	ands	r2, r3
 800062e:	68fb      	ldr	r3, [r7, #12]
 8000630:	621a      	str	r2, [r3, #32]
				break;
 8000632:	f000 bed0 	b.w	80013d6 <config_pin+0x107e>
 8000636:	bf00      	nop
 8000638:	20000000 	.word	0x20000000
 800063c:	20000040 	.word	0x20000040

				case (AF1):
				port->AFR[0] |= (1<<alt_PINPOS[pinNumber]); 	//1 in 1st position
 8000640:	68fb      	ldr	r3, [r7, #12]
 8000642:	6a1b      	ldr	r3, [r3, #32]
 8000644:	49a5      	ldr	r1, [pc, #660]	; (80008dc <config_pin+0x584>)
 8000646:	68ba      	ldr	r2, [r7, #8]
 8000648:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800064c:	2101      	movs	r1, #1
 800064e:	fa01 f202 	lsl.w	r2, r1, r2
 8000652:	431a      	orrs	r2, r3
 8000654:	68fb      	ldr	r3, [r7, #12]
 8000656:	621a      	str	r2, [r3, #32]
				port->AFR[0] &= ~(1<<(alt_PINPOS[pinNumber]+1)); // 0 in 2nd position
 8000658:	68fb      	ldr	r3, [r7, #12]
 800065a:	6a1b      	ldr	r3, [r3, #32]
 800065c:	499f      	ldr	r1, [pc, #636]	; (80008dc <config_pin+0x584>)
 800065e:	68ba      	ldr	r2, [r7, #8]
 8000660:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000664:	3201      	adds	r2, #1
 8000666:	2101      	movs	r1, #1
 8000668:	fa01 f202 	lsl.w	r2, r1, r2
 800066c:	43d2      	mvns	r2, r2
 800066e:	401a      	ands	r2, r3
 8000670:	68fb      	ldr	r3, [r7, #12]
 8000672:	621a      	str	r2, [r3, #32]
				port->AFR[0] &= ~(1<<(alt_PINPOS[pinNumber]+2)); // 0 in 3rd position
 8000674:	68fb      	ldr	r3, [r7, #12]
 8000676:	6a1b      	ldr	r3, [r3, #32]
 8000678:	4998      	ldr	r1, [pc, #608]	; (80008dc <config_pin+0x584>)
 800067a:	68ba      	ldr	r2, [r7, #8]
 800067c:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000680:	3202      	adds	r2, #2
 8000682:	2101      	movs	r1, #1
 8000684:	fa01 f202 	lsl.w	r2, r1, r2
 8000688:	43d2      	mvns	r2, r2
 800068a:	401a      	ands	r2, r3
 800068c:	68fb      	ldr	r3, [r7, #12]
 800068e:	621a      	str	r2, [r3, #32]
				port->AFR[0] &= ~(1<<(alt_PINPOS[pinNumber]+3)); //0 in 4th position
 8000690:	68fb      	ldr	r3, [r7, #12]
 8000692:	6a1b      	ldr	r3, [r3, #32]
 8000694:	4991      	ldr	r1, [pc, #580]	; (80008dc <config_pin+0x584>)
 8000696:	68ba      	ldr	r2, [r7, #8]
 8000698:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800069c:	3203      	adds	r2, #3
 800069e:	2101      	movs	r1, #1
 80006a0:	fa01 f202 	lsl.w	r2, r1, r2
 80006a4:	43d2      	mvns	r2, r2
 80006a6:	401a      	ands	r2, r3
 80006a8:	68fb      	ldr	r3, [r7, #12]
 80006aa:	621a      	str	r2, [r3, #32]

				break;
 80006ac:	f000 be93 	b.w	80013d6 <config_pin+0x107e>

				case (AF2):
				port->AFR[0] &= ~(1<<alt_PINPOS[pinNumber]); // 0 in 1st position
 80006b0:	68fb      	ldr	r3, [r7, #12]
 80006b2:	6a1b      	ldr	r3, [r3, #32]
 80006b4:	4989      	ldr	r1, [pc, #548]	; (80008dc <config_pin+0x584>)
 80006b6:	68ba      	ldr	r2, [r7, #8]
 80006b8:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80006bc:	2101      	movs	r1, #1
 80006be:	fa01 f202 	lsl.w	r2, r1, r2
 80006c2:	43d2      	mvns	r2, r2
 80006c4:	401a      	ands	r2, r3
 80006c6:	68fb      	ldr	r3, [r7, #12]
 80006c8:	621a      	str	r2, [r3, #32]
				port->AFR[0] |= (1<<(alt_PINPOS[pinNumber]+1)); //1 in 2nd position
 80006ca:	68fb      	ldr	r3, [r7, #12]
 80006cc:	6a1b      	ldr	r3, [r3, #32]
 80006ce:	4983      	ldr	r1, [pc, #524]	; (80008dc <config_pin+0x584>)
 80006d0:	68ba      	ldr	r2, [r7, #8]
 80006d2:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80006d6:	3201      	adds	r2, #1
 80006d8:	2101      	movs	r1, #1
 80006da:	fa01 f202 	lsl.w	r2, r1, r2
 80006de:	431a      	orrs	r2, r3
 80006e0:	68fb      	ldr	r3, [r7, #12]
 80006e2:	621a      	str	r2, [r3, #32]
				port->AFR[0] &= ~(1<<(alt_PINPOS[pinNumber]+2)); // 0 in 3rd position
 80006e4:	68fb      	ldr	r3, [r7, #12]
 80006e6:	6a1b      	ldr	r3, [r3, #32]
 80006e8:	497c      	ldr	r1, [pc, #496]	; (80008dc <config_pin+0x584>)
 80006ea:	68ba      	ldr	r2, [r7, #8]
 80006ec:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80006f0:	3202      	adds	r2, #2
 80006f2:	2101      	movs	r1, #1
 80006f4:	fa01 f202 	lsl.w	r2, r1, r2
 80006f8:	43d2      	mvns	r2, r2
 80006fa:	401a      	ands	r2, r3
 80006fc:	68fb      	ldr	r3, [r7, #12]
 80006fe:	621a      	str	r2, [r3, #32]
				port->AFR[0] &= ~(1<<(alt_PINPOS[pinNumber]+3)); //0 in 4th position
 8000700:	68fb      	ldr	r3, [r7, #12]
 8000702:	6a1b      	ldr	r3, [r3, #32]
 8000704:	4975      	ldr	r1, [pc, #468]	; (80008dc <config_pin+0x584>)
 8000706:	68ba      	ldr	r2, [r7, #8]
 8000708:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800070c:	3203      	adds	r2, #3
 800070e:	2101      	movs	r1, #1
 8000710:	fa01 f202 	lsl.w	r2, r1, r2
 8000714:	43d2      	mvns	r2, r2
 8000716:	401a      	ands	r2, r3
 8000718:	68fb      	ldr	r3, [r7, #12]
 800071a:	621a      	str	r2, [r3, #32]
				break;
 800071c:	f000 be5b 	b.w	80013d6 <config_pin+0x107e>

				case (AF3):
				port->AFR[0] |= (1<<alt_PINPOS[pinNumber]); 	//1 in 1st position
 8000720:	68fb      	ldr	r3, [r7, #12]
 8000722:	6a1b      	ldr	r3, [r3, #32]
 8000724:	496d      	ldr	r1, [pc, #436]	; (80008dc <config_pin+0x584>)
 8000726:	68ba      	ldr	r2, [r7, #8]
 8000728:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800072c:	2101      	movs	r1, #1
 800072e:	fa01 f202 	lsl.w	r2, r1, r2
 8000732:	431a      	orrs	r2, r3
 8000734:	68fb      	ldr	r3, [r7, #12]
 8000736:	621a      	str	r2, [r3, #32]
				port->AFR[0] |= (1<<(alt_PINPOS[pinNumber]+1)); 	//1 in 2nd position
 8000738:	68fb      	ldr	r3, [r7, #12]
 800073a:	6a1b      	ldr	r3, [r3, #32]
 800073c:	4967      	ldr	r1, [pc, #412]	; (80008dc <config_pin+0x584>)
 800073e:	68ba      	ldr	r2, [r7, #8]
 8000740:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000744:	3201      	adds	r2, #1
 8000746:	2101      	movs	r1, #1
 8000748:	fa01 f202 	lsl.w	r2, r1, r2
 800074c:	431a      	orrs	r2, r3
 800074e:	68fb      	ldr	r3, [r7, #12]
 8000750:	621a      	str	r2, [r3, #32]
				port->AFR[0] &= ~(1<<(alt_PINPOS[pinNumber]+2)); // 0 in 3rd position
 8000752:	68fb      	ldr	r3, [r7, #12]
 8000754:	6a1b      	ldr	r3, [r3, #32]
 8000756:	4961      	ldr	r1, [pc, #388]	; (80008dc <config_pin+0x584>)
 8000758:	68ba      	ldr	r2, [r7, #8]
 800075a:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800075e:	3202      	adds	r2, #2
 8000760:	2101      	movs	r1, #1
 8000762:	fa01 f202 	lsl.w	r2, r1, r2
 8000766:	43d2      	mvns	r2, r2
 8000768:	401a      	ands	r2, r3
 800076a:	68fb      	ldr	r3, [r7, #12]
 800076c:	621a      	str	r2, [r3, #32]
				port->AFR[0] &= ~(1<<(alt_PINPOS[pinNumber]+3)); //0 in 4th position
 800076e:	68fb      	ldr	r3, [r7, #12]
 8000770:	6a1b      	ldr	r3, [r3, #32]
 8000772:	495a      	ldr	r1, [pc, #360]	; (80008dc <config_pin+0x584>)
 8000774:	68ba      	ldr	r2, [r7, #8]
 8000776:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800077a:	3203      	adds	r2, #3
 800077c:	2101      	movs	r1, #1
 800077e:	fa01 f202 	lsl.w	r2, r1, r2
 8000782:	43d2      	mvns	r2, r2
 8000784:	401a      	ands	r2, r3
 8000786:	68fb      	ldr	r3, [r7, #12]
 8000788:	621a      	str	r2, [r3, #32]
				break;
 800078a:	f000 be24 	b.w	80013d6 <config_pin+0x107e>

				case (AF4):
				port->AFR[0] &= ~(1<<alt_PINPOS[pinNumber]); // 0 in 1st position
 800078e:	68fb      	ldr	r3, [r7, #12]
 8000790:	6a1b      	ldr	r3, [r3, #32]
 8000792:	4952      	ldr	r1, [pc, #328]	; (80008dc <config_pin+0x584>)
 8000794:	68ba      	ldr	r2, [r7, #8]
 8000796:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800079a:	2101      	movs	r1, #1
 800079c:	fa01 f202 	lsl.w	r2, r1, r2
 80007a0:	43d2      	mvns	r2, r2
 80007a2:	401a      	ands	r2, r3
 80007a4:	68fb      	ldr	r3, [r7, #12]
 80007a6:	621a      	str	r2, [r3, #32]
				port->AFR[0] &= ~(1<<(alt_PINPOS[pinNumber]+1)); // 0 in 2nd position
 80007a8:	68fb      	ldr	r3, [r7, #12]
 80007aa:	6a1b      	ldr	r3, [r3, #32]
 80007ac:	494b      	ldr	r1, [pc, #300]	; (80008dc <config_pin+0x584>)
 80007ae:	68ba      	ldr	r2, [r7, #8]
 80007b0:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80007b4:	3201      	adds	r2, #1
 80007b6:	2101      	movs	r1, #1
 80007b8:	fa01 f202 	lsl.w	r2, r1, r2
 80007bc:	43d2      	mvns	r2, r2
 80007be:	401a      	ands	r2, r3
 80007c0:	68fb      	ldr	r3, [r7, #12]
 80007c2:	621a      	str	r2, [r3, #32]
				port->AFR[0] |= (1<<(alt_PINPOS[pinNumber]+2)); //1 in 3rd position
 80007c4:	68fb      	ldr	r3, [r7, #12]
 80007c6:	6a1b      	ldr	r3, [r3, #32]
 80007c8:	4944      	ldr	r1, [pc, #272]	; (80008dc <config_pin+0x584>)
 80007ca:	68ba      	ldr	r2, [r7, #8]
 80007cc:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80007d0:	3202      	adds	r2, #2
 80007d2:	2101      	movs	r1, #1
 80007d4:	fa01 f202 	lsl.w	r2, r1, r2
 80007d8:	431a      	orrs	r2, r3
 80007da:	68fb      	ldr	r3, [r7, #12]
 80007dc:	621a      	str	r2, [r3, #32]
				port->AFR[0] &= ~(1<<(alt_PINPOS[pinNumber]+3)); //0 in 4th position
 80007de:	68fb      	ldr	r3, [r7, #12]
 80007e0:	6a1b      	ldr	r3, [r3, #32]
 80007e2:	493e      	ldr	r1, [pc, #248]	; (80008dc <config_pin+0x584>)
 80007e4:	68ba      	ldr	r2, [r7, #8]
 80007e6:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80007ea:	3203      	adds	r2, #3
 80007ec:	2101      	movs	r1, #1
 80007ee:	fa01 f202 	lsl.w	r2, r1, r2
 80007f2:	43d2      	mvns	r2, r2
 80007f4:	401a      	ands	r2, r3
 80007f6:	68fb      	ldr	r3, [r7, #12]
 80007f8:	621a      	str	r2, [r3, #32]
				break;
 80007fa:	f000 bdec 	b.w	80013d6 <config_pin+0x107e>

				case (AF5):
				port->AFR[0] |= (1<<alt_PINPOS[pinNumber]); 	//1 in 1st position
 80007fe:	68fb      	ldr	r3, [r7, #12]
 8000800:	6a1b      	ldr	r3, [r3, #32]
 8000802:	4936      	ldr	r1, [pc, #216]	; (80008dc <config_pin+0x584>)
 8000804:	68ba      	ldr	r2, [r7, #8]
 8000806:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800080a:	2101      	movs	r1, #1
 800080c:	fa01 f202 	lsl.w	r2, r1, r2
 8000810:	431a      	orrs	r2, r3
 8000812:	68fb      	ldr	r3, [r7, #12]
 8000814:	621a      	str	r2, [r3, #32]
				port->AFR[0] &= ~(1<<(alt_PINPOS[pinNumber]+1)); // 0 in 2nd position
 8000816:	68fb      	ldr	r3, [r7, #12]
 8000818:	6a1b      	ldr	r3, [r3, #32]
 800081a:	4930      	ldr	r1, [pc, #192]	; (80008dc <config_pin+0x584>)
 800081c:	68ba      	ldr	r2, [r7, #8]
 800081e:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000822:	3201      	adds	r2, #1
 8000824:	2101      	movs	r1, #1
 8000826:	fa01 f202 	lsl.w	r2, r1, r2
 800082a:	43d2      	mvns	r2, r2
 800082c:	401a      	ands	r2, r3
 800082e:	68fb      	ldr	r3, [r7, #12]
 8000830:	621a      	str	r2, [r3, #32]
				port->AFR[0] |= (1<<(alt_PINPOS[pinNumber]+2)); //1 in 3rd position
 8000832:	68fb      	ldr	r3, [r7, #12]
 8000834:	6a1b      	ldr	r3, [r3, #32]
 8000836:	4929      	ldr	r1, [pc, #164]	; (80008dc <config_pin+0x584>)
 8000838:	68ba      	ldr	r2, [r7, #8]
 800083a:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800083e:	3202      	adds	r2, #2
 8000840:	2101      	movs	r1, #1
 8000842:	fa01 f202 	lsl.w	r2, r1, r2
 8000846:	431a      	orrs	r2, r3
 8000848:	68fb      	ldr	r3, [r7, #12]
 800084a:	621a      	str	r2, [r3, #32]
				port->AFR[0] &= ~(1<<(alt_PINPOS[pinNumber]+3)); //0 in 4th position
 800084c:	68fb      	ldr	r3, [r7, #12]
 800084e:	6a1b      	ldr	r3, [r3, #32]
 8000850:	4922      	ldr	r1, [pc, #136]	; (80008dc <config_pin+0x584>)
 8000852:	68ba      	ldr	r2, [r7, #8]
 8000854:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000858:	3203      	adds	r2, #3
 800085a:	2101      	movs	r1, #1
 800085c:	fa01 f202 	lsl.w	r2, r1, r2
 8000860:	43d2      	mvns	r2, r2
 8000862:	401a      	ands	r2, r3
 8000864:	68fb      	ldr	r3, [r7, #12]
 8000866:	621a      	str	r2, [r3, #32]
				break;
 8000868:	f000 bdb5 	b.w	80013d6 <config_pin+0x107e>

				case (AF6):
				port->AFR[0] &= ~(1<<alt_PINPOS[pinNumber]); // 0 in 1st position
 800086c:	68fb      	ldr	r3, [r7, #12]
 800086e:	6a1b      	ldr	r3, [r3, #32]
 8000870:	491a      	ldr	r1, [pc, #104]	; (80008dc <config_pin+0x584>)
 8000872:	68ba      	ldr	r2, [r7, #8]
 8000874:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000878:	2101      	movs	r1, #1
 800087a:	fa01 f202 	lsl.w	r2, r1, r2
 800087e:	43d2      	mvns	r2, r2
 8000880:	401a      	ands	r2, r3
 8000882:	68fb      	ldr	r3, [r7, #12]
 8000884:	621a      	str	r2, [r3, #32]
				port->AFR[0] |= (1<<(alt_PINPOS[pinNumber]+1)); //1 in 2nd position
 8000886:	68fb      	ldr	r3, [r7, #12]
 8000888:	6a1b      	ldr	r3, [r3, #32]
 800088a:	4914      	ldr	r1, [pc, #80]	; (80008dc <config_pin+0x584>)
 800088c:	68ba      	ldr	r2, [r7, #8]
 800088e:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000892:	3201      	adds	r2, #1
 8000894:	2101      	movs	r1, #1
 8000896:	fa01 f202 	lsl.w	r2, r1, r2
 800089a:	431a      	orrs	r2, r3
 800089c:	68fb      	ldr	r3, [r7, #12]
 800089e:	621a      	str	r2, [r3, #32]
				port->AFR[0] |= (1<<(alt_PINPOS[pinNumber]+2)); //1 in 3rd position
 80008a0:	68fb      	ldr	r3, [r7, #12]
 80008a2:	6a1b      	ldr	r3, [r3, #32]
 80008a4:	490d      	ldr	r1, [pc, #52]	; (80008dc <config_pin+0x584>)
 80008a6:	68ba      	ldr	r2, [r7, #8]
 80008a8:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80008ac:	3202      	adds	r2, #2
 80008ae:	2101      	movs	r1, #1
 80008b0:	fa01 f202 	lsl.w	r2, r1, r2
 80008b4:	431a      	orrs	r2, r3
 80008b6:	68fb      	ldr	r3, [r7, #12]
 80008b8:	621a      	str	r2, [r3, #32]
				port->AFR[0] &= ~(1<<(alt_PINPOS[pinNumber]+3)); //0 in 4th position
 80008ba:	68fb      	ldr	r3, [r7, #12]
 80008bc:	6a1b      	ldr	r3, [r3, #32]
 80008be:	4907      	ldr	r1, [pc, #28]	; (80008dc <config_pin+0x584>)
 80008c0:	68ba      	ldr	r2, [r7, #8]
 80008c2:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80008c6:	3203      	adds	r2, #3
 80008c8:	2101      	movs	r1, #1
 80008ca:	fa01 f202 	lsl.w	r2, r1, r2
 80008ce:	43d2      	mvns	r2, r2
 80008d0:	401a      	ands	r2, r3
 80008d2:	68fb      	ldr	r3, [r7, #12]
 80008d4:	621a      	str	r2, [r3, #32]
				break;
 80008d6:	f000 bd7e 	b.w	80013d6 <config_pin+0x107e>
 80008da:	bf00      	nop
 80008dc:	20000040 	.word	0x20000040

				case (AF7):
				port->AFR[0] |= (1<<alt_PINPOS[pinNumber]); 	//1 in 1st position
 80008e0:	68fb      	ldr	r3, [r7, #12]
 80008e2:	6a1b      	ldr	r3, [r3, #32]
 80008e4:	49a3      	ldr	r1, [pc, #652]	; (8000b74 <config_pin+0x81c>)
 80008e6:	68ba      	ldr	r2, [r7, #8]
 80008e8:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80008ec:	2101      	movs	r1, #1
 80008ee:	fa01 f202 	lsl.w	r2, r1, r2
 80008f2:	431a      	orrs	r2, r3
 80008f4:	68fb      	ldr	r3, [r7, #12]
 80008f6:	621a      	str	r2, [r3, #32]
				port->AFR[0] |= (1<<(alt_PINPOS[pinNumber]+1)); //1 in 2nd position
 80008f8:	68fb      	ldr	r3, [r7, #12]
 80008fa:	6a1b      	ldr	r3, [r3, #32]
 80008fc:	499d      	ldr	r1, [pc, #628]	; (8000b74 <config_pin+0x81c>)
 80008fe:	68ba      	ldr	r2, [r7, #8]
 8000900:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000904:	3201      	adds	r2, #1
 8000906:	2101      	movs	r1, #1
 8000908:	fa01 f202 	lsl.w	r2, r1, r2
 800090c:	431a      	orrs	r2, r3
 800090e:	68fb      	ldr	r3, [r7, #12]
 8000910:	621a      	str	r2, [r3, #32]
				port->AFR[0] |= (1<<(alt_PINPOS[pinNumber]+2)); //1 in 3rd position
 8000912:	68fb      	ldr	r3, [r7, #12]
 8000914:	6a1b      	ldr	r3, [r3, #32]
 8000916:	4997      	ldr	r1, [pc, #604]	; (8000b74 <config_pin+0x81c>)
 8000918:	68ba      	ldr	r2, [r7, #8]
 800091a:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800091e:	3202      	adds	r2, #2
 8000920:	2101      	movs	r1, #1
 8000922:	fa01 f202 	lsl.w	r2, r1, r2
 8000926:	431a      	orrs	r2, r3
 8000928:	68fb      	ldr	r3, [r7, #12]
 800092a:	621a      	str	r2, [r3, #32]
				port->AFR[0] &= ~(1<<(alt_PINPOS[pinNumber]+3)); //0 in 4th position
 800092c:	68fb      	ldr	r3, [r7, #12]
 800092e:	6a1b      	ldr	r3, [r3, #32]
 8000930:	4990      	ldr	r1, [pc, #576]	; (8000b74 <config_pin+0x81c>)
 8000932:	68ba      	ldr	r2, [r7, #8]
 8000934:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000938:	3203      	adds	r2, #3
 800093a:	2101      	movs	r1, #1
 800093c:	fa01 f202 	lsl.w	r2, r1, r2
 8000940:	43d2      	mvns	r2, r2
 8000942:	401a      	ands	r2, r3
 8000944:	68fb      	ldr	r3, [r7, #12]
 8000946:	621a      	str	r2, [r3, #32]
				break;
 8000948:	f000 bd45 	b.w	80013d6 <config_pin+0x107e>

				case (AF8):
				port->AFR[0] &= ~(1<<alt_PINPOS[pinNumber]); // 0 in 1st position
 800094c:	68fb      	ldr	r3, [r7, #12]
 800094e:	6a1b      	ldr	r3, [r3, #32]
 8000950:	4988      	ldr	r1, [pc, #544]	; (8000b74 <config_pin+0x81c>)
 8000952:	68ba      	ldr	r2, [r7, #8]
 8000954:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000958:	2101      	movs	r1, #1
 800095a:	fa01 f202 	lsl.w	r2, r1, r2
 800095e:	43d2      	mvns	r2, r2
 8000960:	401a      	ands	r2, r3
 8000962:	68fb      	ldr	r3, [r7, #12]
 8000964:	621a      	str	r2, [r3, #32]
				port->AFR[0] &= ~(1<<(alt_PINPOS[pinNumber]+1)); // 0 in 2nd position
 8000966:	68fb      	ldr	r3, [r7, #12]
 8000968:	6a1b      	ldr	r3, [r3, #32]
 800096a:	4982      	ldr	r1, [pc, #520]	; (8000b74 <config_pin+0x81c>)
 800096c:	68ba      	ldr	r2, [r7, #8]
 800096e:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000972:	3201      	adds	r2, #1
 8000974:	2101      	movs	r1, #1
 8000976:	fa01 f202 	lsl.w	r2, r1, r2
 800097a:	43d2      	mvns	r2, r2
 800097c:	401a      	ands	r2, r3
 800097e:	68fb      	ldr	r3, [r7, #12]
 8000980:	621a      	str	r2, [r3, #32]
				port->AFR[0] &= ~(1<<(alt_PINPOS[pinNumber]+2)); // 0 in 3rd position
 8000982:	68fb      	ldr	r3, [r7, #12]
 8000984:	6a1b      	ldr	r3, [r3, #32]
 8000986:	497b      	ldr	r1, [pc, #492]	; (8000b74 <config_pin+0x81c>)
 8000988:	68ba      	ldr	r2, [r7, #8]
 800098a:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800098e:	3202      	adds	r2, #2
 8000990:	2101      	movs	r1, #1
 8000992:	fa01 f202 	lsl.w	r2, r1, r2
 8000996:	43d2      	mvns	r2, r2
 8000998:	401a      	ands	r2, r3
 800099a:	68fb      	ldr	r3, [r7, #12]
 800099c:	621a      	str	r2, [r3, #32]
				port->AFR[0] |= (1<<(alt_PINPOS[pinNumber]+3)); //1 in 4th position
 800099e:	68fb      	ldr	r3, [r7, #12]
 80009a0:	6a1b      	ldr	r3, [r3, #32]
 80009a2:	4974      	ldr	r1, [pc, #464]	; (8000b74 <config_pin+0x81c>)
 80009a4:	68ba      	ldr	r2, [r7, #8]
 80009a6:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80009aa:	3203      	adds	r2, #3
 80009ac:	2101      	movs	r1, #1
 80009ae:	fa01 f202 	lsl.w	r2, r1, r2
 80009b2:	431a      	orrs	r2, r3
 80009b4:	68fb      	ldr	r3, [r7, #12]
 80009b6:	621a      	str	r2, [r3, #32]
				break;
 80009b8:	f000 bd0d 	b.w	80013d6 <config_pin+0x107e>

				case (AF9):
				port->AFR[0] |= (1<<alt_PINPOS[pinNumber]); 	//1 in 1st position
 80009bc:	68fb      	ldr	r3, [r7, #12]
 80009be:	6a1b      	ldr	r3, [r3, #32]
 80009c0:	496c      	ldr	r1, [pc, #432]	; (8000b74 <config_pin+0x81c>)
 80009c2:	68ba      	ldr	r2, [r7, #8]
 80009c4:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80009c8:	2101      	movs	r1, #1
 80009ca:	fa01 f202 	lsl.w	r2, r1, r2
 80009ce:	431a      	orrs	r2, r3
 80009d0:	68fb      	ldr	r3, [r7, #12]
 80009d2:	621a      	str	r2, [r3, #32]
				port->AFR[0] &= ~(1<<(alt_PINPOS[pinNumber]+1)); // 0 in 2nd position
 80009d4:	68fb      	ldr	r3, [r7, #12]
 80009d6:	6a1b      	ldr	r3, [r3, #32]
 80009d8:	4966      	ldr	r1, [pc, #408]	; (8000b74 <config_pin+0x81c>)
 80009da:	68ba      	ldr	r2, [r7, #8]
 80009dc:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80009e0:	3201      	adds	r2, #1
 80009e2:	2101      	movs	r1, #1
 80009e4:	fa01 f202 	lsl.w	r2, r1, r2
 80009e8:	43d2      	mvns	r2, r2
 80009ea:	401a      	ands	r2, r3
 80009ec:	68fb      	ldr	r3, [r7, #12]
 80009ee:	621a      	str	r2, [r3, #32]
				port->AFR[0] &= ~(1<<(alt_PINPOS[pinNumber]+2)); // 0 in 3rd position
 80009f0:	68fb      	ldr	r3, [r7, #12]
 80009f2:	6a1b      	ldr	r3, [r3, #32]
 80009f4:	495f      	ldr	r1, [pc, #380]	; (8000b74 <config_pin+0x81c>)
 80009f6:	68ba      	ldr	r2, [r7, #8]
 80009f8:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80009fc:	3202      	adds	r2, #2
 80009fe:	2101      	movs	r1, #1
 8000a00:	fa01 f202 	lsl.w	r2, r1, r2
 8000a04:	43d2      	mvns	r2, r2
 8000a06:	401a      	ands	r2, r3
 8000a08:	68fb      	ldr	r3, [r7, #12]
 8000a0a:	621a      	str	r2, [r3, #32]
				port->AFR[0] |= (1<<(alt_PINPOS[pinNumber]+3)); //1 in 4th position
 8000a0c:	68fb      	ldr	r3, [r7, #12]
 8000a0e:	6a1b      	ldr	r3, [r3, #32]
 8000a10:	4958      	ldr	r1, [pc, #352]	; (8000b74 <config_pin+0x81c>)
 8000a12:	68ba      	ldr	r2, [r7, #8]
 8000a14:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000a18:	3203      	adds	r2, #3
 8000a1a:	2101      	movs	r1, #1
 8000a1c:	fa01 f202 	lsl.w	r2, r1, r2
 8000a20:	431a      	orrs	r2, r3
 8000a22:	68fb      	ldr	r3, [r7, #12]
 8000a24:	621a      	str	r2, [r3, #32]
				break;
 8000a26:	f000 bcd6 	b.w	80013d6 <config_pin+0x107e>

				case (AF10):
				port->AFR[0] &= ~(1<<alt_PINPOS[pinNumber]); // 0 in 1st position
 8000a2a:	68fb      	ldr	r3, [r7, #12]
 8000a2c:	6a1b      	ldr	r3, [r3, #32]
 8000a2e:	4951      	ldr	r1, [pc, #324]	; (8000b74 <config_pin+0x81c>)
 8000a30:	68ba      	ldr	r2, [r7, #8]
 8000a32:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000a36:	2101      	movs	r1, #1
 8000a38:	fa01 f202 	lsl.w	r2, r1, r2
 8000a3c:	43d2      	mvns	r2, r2
 8000a3e:	401a      	ands	r2, r3
 8000a40:	68fb      	ldr	r3, [r7, #12]
 8000a42:	621a      	str	r2, [r3, #32]
				port->AFR[0] |= (1<<(alt_PINPOS[pinNumber]+1)); //1 in 2nd position
 8000a44:	68fb      	ldr	r3, [r7, #12]
 8000a46:	6a1b      	ldr	r3, [r3, #32]
 8000a48:	494a      	ldr	r1, [pc, #296]	; (8000b74 <config_pin+0x81c>)
 8000a4a:	68ba      	ldr	r2, [r7, #8]
 8000a4c:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000a50:	3201      	adds	r2, #1
 8000a52:	2101      	movs	r1, #1
 8000a54:	fa01 f202 	lsl.w	r2, r1, r2
 8000a58:	431a      	orrs	r2, r3
 8000a5a:	68fb      	ldr	r3, [r7, #12]
 8000a5c:	621a      	str	r2, [r3, #32]
				port->AFR[0] &= ~(1<<(alt_PINPOS[pinNumber]+2)); // 0 in 3rd position
 8000a5e:	68fb      	ldr	r3, [r7, #12]
 8000a60:	6a1b      	ldr	r3, [r3, #32]
 8000a62:	4944      	ldr	r1, [pc, #272]	; (8000b74 <config_pin+0x81c>)
 8000a64:	68ba      	ldr	r2, [r7, #8]
 8000a66:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000a6a:	3202      	adds	r2, #2
 8000a6c:	2101      	movs	r1, #1
 8000a6e:	fa01 f202 	lsl.w	r2, r1, r2
 8000a72:	43d2      	mvns	r2, r2
 8000a74:	401a      	ands	r2, r3
 8000a76:	68fb      	ldr	r3, [r7, #12]
 8000a78:	621a      	str	r2, [r3, #32]
				port->AFR[0] |= (1<<(alt_PINPOS[pinNumber]+3)); //1 in 4th position
 8000a7a:	68fb      	ldr	r3, [r7, #12]
 8000a7c:	6a1b      	ldr	r3, [r3, #32]
 8000a7e:	493d      	ldr	r1, [pc, #244]	; (8000b74 <config_pin+0x81c>)
 8000a80:	68ba      	ldr	r2, [r7, #8]
 8000a82:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000a86:	3203      	adds	r2, #3
 8000a88:	2101      	movs	r1, #1
 8000a8a:	fa01 f202 	lsl.w	r2, r1, r2
 8000a8e:	431a      	orrs	r2, r3
 8000a90:	68fb      	ldr	r3, [r7, #12]
 8000a92:	621a      	str	r2, [r3, #32]
				break;
 8000a94:	f000 bc9f 	b.w	80013d6 <config_pin+0x107e>

				case (AF11):
				port->AFR[0] |= (1<<alt_PINPOS[pinNumber]); 	//1 in 1st position
 8000a98:	68fb      	ldr	r3, [r7, #12]
 8000a9a:	6a1b      	ldr	r3, [r3, #32]
 8000a9c:	4935      	ldr	r1, [pc, #212]	; (8000b74 <config_pin+0x81c>)
 8000a9e:	68ba      	ldr	r2, [r7, #8]
 8000aa0:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000aa4:	2101      	movs	r1, #1
 8000aa6:	fa01 f202 	lsl.w	r2, r1, r2
 8000aaa:	431a      	orrs	r2, r3
 8000aac:	68fb      	ldr	r3, [r7, #12]
 8000aae:	621a      	str	r2, [r3, #32]
				port->AFR[0] |= (1<<(alt_PINPOS[pinNumber]+1)); //1 in 2nd position
 8000ab0:	68fb      	ldr	r3, [r7, #12]
 8000ab2:	6a1b      	ldr	r3, [r3, #32]
 8000ab4:	492f      	ldr	r1, [pc, #188]	; (8000b74 <config_pin+0x81c>)
 8000ab6:	68ba      	ldr	r2, [r7, #8]
 8000ab8:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000abc:	3201      	adds	r2, #1
 8000abe:	2101      	movs	r1, #1
 8000ac0:	fa01 f202 	lsl.w	r2, r1, r2
 8000ac4:	431a      	orrs	r2, r3
 8000ac6:	68fb      	ldr	r3, [r7, #12]
 8000ac8:	621a      	str	r2, [r3, #32]
				port->AFR[0] &= ~(1<<(alt_PINPOS[pinNumber]+2)); // 0 in 3rd position
 8000aca:	68fb      	ldr	r3, [r7, #12]
 8000acc:	6a1b      	ldr	r3, [r3, #32]
 8000ace:	4929      	ldr	r1, [pc, #164]	; (8000b74 <config_pin+0x81c>)
 8000ad0:	68ba      	ldr	r2, [r7, #8]
 8000ad2:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000ad6:	3202      	adds	r2, #2
 8000ad8:	2101      	movs	r1, #1
 8000ada:	fa01 f202 	lsl.w	r2, r1, r2
 8000ade:	43d2      	mvns	r2, r2
 8000ae0:	401a      	ands	r2, r3
 8000ae2:	68fb      	ldr	r3, [r7, #12]
 8000ae4:	621a      	str	r2, [r3, #32]
				port->AFR[0] |= (1<<(alt_PINPOS[pinNumber]+3)); //1 in 4th position
 8000ae6:	68fb      	ldr	r3, [r7, #12]
 8000ae8:	6a1b      	ldr	r3, [r3, #32]
 8000aea:	4922      	ldr	r1, [pc, #136]	; (8000b74 <config_pin+0x81c>)
 8000aec:	68ba      	ldr	r2, [r7, #8]
 8000aee:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000af2:	3203      	adds	r2, #3
 8000af4:	2101      	movs	r1, #1
 8000af6:	fa01 f202 	lsl.w	r2, r1, r2
 8000afa:	431a      	orrs	r2, r3
 8000afc:	68fb      	ldr	r3, [r7, #12]
 8000afe:	621a      	str	r2, [r3, #32]
				break;
 8000b00:	f000 bc69 	b.w	80013d6 <config_pin+0x107e>

				case (AF12):
				port->AFR[0] &= ~(1<<alt_PINPOS[pinNumber]); // 0 in 1st position
 8000b04:	68fb      	ldr	r3, [r7, #12]
 8000b06:	6a1b      	ldr	r3, [r3, #32]
 8000b08:	491a      	ldr	r1, [pc, #104]	; (8000b74 <config_pin+0x81c>)
 8000b0a:	68ba      	ldr	r2, [r7, #8]
 8000b0c:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000b10:	2101      	movs	r1, #1
 8000b12:	fa01 f202 	lsl.w	r2, r1, r2
 8000b16:	43d2      	mvns	r2, r2
 8000b18:	401a      	ands	r2, r3
 8000b1a:	68fb      	ldr	r3, [r7, #12]
 8000b1c:	621a      	str	r2, [r3, #32]
				port->AFR[0] &= ~(1<<(alt_PINPOS[pinNumber]+1)); // 0 in 2nd position
 8000b1e:	68fb      	ldr	r3, [r7, #12]
 8000b20:	6a1b      	ldr	r3, [r3, #32]
 8000b22:	4914      	ldr	r1, [pc, #80]	; (8000b74 <config_pin+0x81c>)
 8000b24:	68ba      	ldr	r2, [r7, #8]
 8000b26:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000b2a:	3201      	adds	r2, #1
 8000b2c:	2101      	movs	r1, #1
 8000b2e:	fa01 f202 	lsl.w	r2, r1, r2
 8000b32:	43d2      	mvns	r2, r2
 8000b34:	401a      	ands	r2, r3
 8000b36:	68fb      	ldr	r3, [r7, #12]
 8000b38:	621a      	str	r2, [r3, #32]
				port->AFR[0] |= (1<<(alt_PINPOS[pinNumber]+2)); //1 in 3rd position
 8000b3a:	68fb      	ldr	r3, [r7, #12]
 8000b3c:	6a1b      	ldr	r3, [r3, #32]
 8000b3e:	490d      	ldr	r1, [pc, #52]	; (8000b74 <config_pin+0x81c>)
 8000b40:	68ba      	ldr	r2, [r7, #8]
 8000b42:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000b46:	3202      	adds	r2, #2
 8000b48:	2101      	movs	r1, #1
 8000b4a:	fa01 f202 	lsl.w	r2, r1, r2
 8000b4e:	431a      	orrs	r2, r3
 8000b50:	68fb      	ldr	r3, [r7, #12]
 8000b52:	621a      	str	r2, [r3, #32]
				port->AFR[0] |= (1<<(alt_PINPOS[pinNumber]+3)); //1 in 4th position
 8000b54:	68fb      	ldr	r3, [r7, #12]
 8000b56:	6a1b      	ldr	r3, [r3, #32]
 8000b58:	4906      	ldr	r1, [pc, #24]	; (8000b74 <config_pin+0x81c>)
 8000b5a:	68ba      	ldr	r2, [r7, #8]
 8000b5c:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000b60:	3203      	adds	r2, #3
 8000b62:	2101      	movs	r1, #1
 8000b64:	fa01 f202 	lsl.w	r2, r1, r2
 8000b68:	431a      	orrs	r2, r3
 8000b6a:	68fb      	ldr	r3, [r7, #12]
 8000b6c:	621a      	str	r2, [r3, #32]
				break;
 8000b6e:	f000 bc32 	b.w	80013d6 <config_pin+0x107e>
 8000b72:	bf00      	nop
 8000b74:	20000040 	.word	0x20000040

				case (AF13):
				port->AFR[0] |= (1<<alt_PINPOS[pinNumber]); 	//1 in 1st position
 8000b78:	68fb      	ldr	r3, [r7, #12]
 8000b7a:	6a1b      	ldr	r3, [r3, #32]
 8000b7c:	4999      	ldr	r1, [pc, #612]	; (8000de4 <config_pin+0xa8c>)
 8000b7e:	68ba      	ldr	r2, [r7, #8]
 8000b80:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000b84:	2101      	movs	r1, #1
 8000b86:	fa01 f202 	lsl.w	r2, r1, r2
 8000b8a:	431a      	orrs	r2, r3
 8000b8c:	68fb      	ldr	r3, [r7, #12]
 8000b8e:	621a      	str	r2, [r3, #32]
				port->AFR[0] &= ~(1<<(alt_PINPOS[pinNumber]+1)); // 0 in 2nd position
 8000b90:	68fb      	ldr	r3, [r7, #12]
 8000b92:	6a1b      	ldr	r3, [r3, #32]
 8000b94:	4993      	ldr	r1, [pc, #588]	; (8000de4 <config_pin+0xa8c>)
 8000b96:	68ba      	ldr	r2, [r7, #8]
 8000b98:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000b9c:	3201      	adds	r2, #1
 8000b9e:	2101      	movs	r1, #1
 8000ba0:	fa01 f202 	lsl.w	r2, r1, r2
 8000ba4:	43d2      	mvns	r2, r2
 8000ba6:	401a      	ands	r2, r3
 8000ba8:	68fb      	ldr	r3, [r7, #12]
 8000baa:	621a      	str	r2, [r3, #32]
				port->AFR[0] |= (1<<(alt_PINPOS[pinNumber]+2)); //1 in 3rd position
 8000bac:	68fb      	ldr	r3, [r7, #12]
 8000bae:	6a1b      	ldr	r3, [r3, #32]
 8000bb0:	498c      	ldr	r1, [pc, #560]	; (8000de4 <config_pin+0xa8c>)
 8000bb2:	68ba      	ldr	r2, [r7, #8]
 8000bb4:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000bb8:	3202      	adds	r2, #2
 8000bba:	2101      	movs	r1, #1
 8000bbc:	fa01 f202 	lsl.w	r2, r1, r2
 8000bc0:	431a      	orrs	r2, r3
 8000bc2:	68fb      	ldr	r3, [r7, #12]
 8000bc4:	621a      	str	r2, [r3, #32]
				port->AFR[0] |= (1<<(alt_PINPOS[pinNumber]+3)); //1 in 4th position
 8000bc6:	68fb      	ldr	r3, [r7, #12]
 8000bc8:	6a1b      	ldr	r3, [r3, #32]
 8000bca:	4986      	ldr	r1, [pc, #536]	; (8000de4 <config_pin+0xa8c>)
 8000bcc:	68ba      	ldr	r2, [r7, #8]
 8000bce:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000bd2:	3203      	adds	r2, #3
 8000bd4:	2101      	movs	r1, #1
 8000bd6:	fa01 f202 	lsl.w	r2, r1, r2
 8000bda:	431a      	orrs	r2, r3
 8000bdc:	68fb      	ldr	r3, [r7, #12]
 8000bde:	621a      	str	r2, [r3, #32]
				break;
 8000be0:	e3f9      	b.n	80013d6 <config_pin+0x107e>

				case (AF14):
				port->AFR[0] &= ~(1<<alt_PINPOS[pinNumber]); // 0 in 1st position
 8000be2:	68fb      	ldr	r3, [r7, #12]
 8000be4:	6a1b      	ldr	r3, [r3, #32]
 8000be6:	497f      	ldr	r1, [pc, #508]	; (8000de4 <config_pin+0xa8c>)
 8000be8:	68ba      	ldr	r2, [r7, #8]
 8000bea:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000bee:	2101      	movs	r1, #1
 8000bf0:	fa01 f202 	lsl.w	r2, r1, r2
 8000bf4:	43d2      	mvns	r2, r2
 8000bf6:	401a      	ands	r2, r3
 8000bf8:	68fb      	ldr	r3, [r7, #12]
 8000bfa:	621a      	str	r2, [r3, #32]
				port->AFR[0] |= (1<<(alt_PINPOS[pinNumber]+1)); //1 in 2nd position
 8000bfc:	68fb      	ldr	r3, [r7, #12]
 8000bfe:	6a1b      	ldr	r3, [r3, #32]
 8000c00:	4978      	ldr	r1, [pc, #480]	; (8000de4 <config_pin+0xa8c>)
 8000c02:	68ba      	ldr	r2, [r7, #8]
 8000c04:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000c08:	3201      	adds	r2, #1
 8000c0a:	2101      	movs	r1, #1
 8000c0c:	fa01 f202 	lsl.w	r2, r1, r2
 8000c10:	431a      	orrs	r2, r3
 8000c12:	68fb      	ldr	r3, [r7, #12]
 8000c14:	621a      	str	r2, [r3, #32]
				port->AFR[0] |= (1<<(alt_PINPOS[pinNumber]+2)); //1 in 3rd position
 8000c16:	68fb      	ldr	r3, [r7, #12]
 8000c18:	6a1b      	ldr	r3, [r3, #32]
 8000c1a:	4972      	ldr	r1, [pc, #456]	; (8000de4 <config_pin+0xa8c>)
 8000c1c:	68ba      	ldr	r2, [r7, #8]
 8000c1e:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000c22:	3202      	adds	r2, #2
 8000c24:	2101      	movs	r1, #1
 8000c26:	fa01 f202 	lsl.w	r2, r1, r2
 8000c2a:	431a      	orrs	r2, r3
 8000c2c:	68fb      	ldr	r3, [r7, #12]
 8000c2e:	621a      	str	r2, [r3, #32]
				port->AFR[0] |= (1<<(alt_PINPOS[pinNumber]+3)); //1 in 4th position
 8000c30:	68fb      	ldr	r3, [r7, #12]
 8000c32:	6a1b      	ldr	r3, [r3, #32]
 8000c34:	496b      	ldr	r1, [pc, #428]	; (8000de4 <config_pin+0xa8c>)
 8000c36:	68ba      	ldr	r2, [r7, #8]
 8000c38:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000c3c:	3203      	adds	r2, #3
 8000c3e:	2101      	movs	r1, #1
 8000c40:	fa01 f202 	lsl.w	r2, r1, r2
 8000c44:	431a      	orrs	r2, r3
 8000c46:	68fb      	ldr	r3, [r7, #12]
 8000c48:	621a      	str	r2, [r3, #32]
				break;
 8000c4a:	e3c4      	b.n	80013d6 <config_pin+0x107e>

				case (AF15):
				port->AFR[0] |= (1<<alt_PINPOS[pinNumber]); 	//1 in 1st position
 8000c4c:	68fb      	ldr	r3, [r7, #12]
 8000c4e:	6a1b      	ldr	r3, [r3, #32]
 8000c50:	4964      	ldr	r1, [pc, #400]	; (8000de4 <config_pin+0xa8c>)
 8000c52:	68ba      	ldr	r2, [r7, #8]
 8000c54:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000c58:	2101      	movs	r1, #1
 8000c5a:	fa01 f202 	lsl.w	r2, r1, r2
 8000c5e:	431a      	orrs	r2, r3
 8000c60:	68fb      	ldr	r3, [r7, #12]
 8000c62:	621a      	str	r2, [r3, #32]
				port->AFR[0] |= (1<<(alt_PINPOS[pinNumber]+1)); //1 in 2nd position
 8000c64:	68fb      	ldr	r3, [r7, #12]
 8000c66:	6a1b      	ldr	r3, [r3, #32]
 8000c68:	495e      	ldr	r1, [pc, #376]	; (8000de4 <config_pin+0xa8c>)
 8000c6a:	68ba      	ldr	r2, [r7, #8]
 8000c6c:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000c70:	3201      	adds	r2, #1
 8000c72:	2101      	movs	r1, #1
 8000c74:	fa01 f202 	lsl.w	r2, r1, r2
 8000c78:	431a      	orrs	r2, r3
 8000c7a:	68fb      	ldr	r3, [r7, #12]
 8000c7c:	621a      	str	r2, [r3, #32]
				port->AFR[0] |= (1<<(alt_PINPOS[pinNumber]+2)); //1 in 3rd position
 8000c7e:	68fb      	ldr	r3, [r7, #12]
 8000c80:	6a1b      	ldr	r3, [r3, #32]
 8000c82:	4958      	ldr	r1, [pc, #352]	; (8000de4 <config_pin+0xa8c>)
 8000c84:	68ba      	ldr	r2, [r7, #8]
 8000c86:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000c8a:	3202      	adds	r2, #2
 8000c8c:	2101      	movs	r1, #1
 8000c8e:	fa01 f202 	lsl.w	r2, r1, r2
 8000c92:	431a      	orrs	r2, r3
 8000c94:	68fb      	ldr	r3, [r7, #12]
 8000c96:	621a      	str	r2, [r3, #32]
				port->AFR[0] |= (1<<(alt_PINPOS[pinNumber]+3)); //1 in 4th position
 8000c98:	68fb      	ldr	r3, [r7, #12]
 8000c9a:	6a1b      	ldr	r3, [r3, #32]
 8000c9c:	4951      	ldr	r1, [pc, #324]	; (8000de4 <config_pin+0xa8c>)
 8000c9e:	68ba      	ldr	r2, [r7, #8]
 8000ca0:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000ca4:	3203      	adds	r2, #3
 8000ca6:	2101      	movs	r1, #1
 8000ca8:	fa01 f202 	lsl.w	r2, r1, r2
 8000cac:	431a      	orrs	r2, r3
 8000cae:	68fb      	ldr	r3, [r7, #12]
 8000cb0:	621a      	str	r2, [r3, #32]
				break;
 8000cb2:	bf00      	nop
 8000cb4:	e38f      	b.n	80013d6 <config_pin+0x107e>

		}

		else // High Register, AFRH
		{
			switch(alt_func)
 8000cb6:	69fb      	ldr	r3, [r7, #28]
 8000cb8:	2b0f      	cmp	r3, #15
 8000cba:	f200 838c 	bhi.w	80013d6 <config_pin+0x107e>
 8000cbe:	a201      	add	r2, pc, #4	; (adr r2, 8000cc4 <config_pin+0x96c>)
 8000cc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000cc4:	08000d05 	.word	0x08000d05
 8000cc8:	08000d75 	.word	0x08000d75
 8000ccc:	08000de9 	.word	0x08000de9
 8000cd0:	08000e57 	.word	0x08000e57
 8000cd4:	08000ec3 	.word	0x08000ec3
 8000cd8:	08000f31 	.word	0x08000f31
 8000cdc:	08000f9d 	.word	0x08000f9d
 8000ce0:	08001009 	.word	0x08001009
 8000ce4:	08001079 	.word	0x08001079
 8000ce8:	080010e7 	.word	0x080010e7
 8000cec:	08001153 	.word	0x08001153
 8000cf0:	080011bf 	.word	0x080011bf
 8000cf4:	08001229 	.word	0x08001229
 8000cf8:	08001295 	.word	0x08001295
 8000cfc:	08001305 	.word	0x08001305
 8000d00:	0800136f 	.word	0x0800136f
				{

				case (AF0):
				port->AFR[1] &= ~(1<<alt_PINPOS[pinNumber]); // 0 in 1st position
 8000d04:	68fb      	ldr	r3, [r7, #12]
 8000d06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d08:	4936      	ldr	r1, [pc, #216]	; (8000de4 <config_pin+0xa8c>)
 8000d0a:	68ba      	ldr	r2, [r7, #8]
 8000d0c:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000d10:	2101      	movs	r1, #1
 8000d12:	fa01 f202 	lsl.w	r2, r1, r2
 8000d16:	43d2      	mvns	r2, r2
 8000d18:	401a      	ands	r2, r3
 8000d1a:	68fb      	ldr	r3, [r7, #12]
 8000d1c:	625a      	str	r2, [r3, #36]	; 0x24
				port->AFR[1] &= ~(1<<(alt_PINPOS[pinNumber]+1)); // 0 in 2nd position
 8000d1e:	68fb      	ldr	r3, [r7, #12]
 8000d20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d22:	4930      	ldr	r1, [pc, #192]	; (8000de4 <config_pin+0xa8c>)
 8000d24:	68ba      	ldr	r2, [r7, #8]
 8000d26:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000d2a:	3201      	adds	r2, #1
 8000d2c:	2101      	movs	r1, #1
 8000d2e:	fa01 f202 	lsl.w	r2, r1, r2
 8000d32:	43d2      	mvns	r2, r2
 8000d34:	401a      	ands	r2, r3
 8000d36:	68fb      	ldr	r3, [r7, #12]
 8000d38:	625a      	str	r2, [r3, #36]	; 0x24
				port->AFR[1] &= ~(1<<(alt_PINPOS[pinNumber]+2)); // 0 in 3rd position
 8000d3a:	68fb      	ldr	r3, [r7, #12]
 8000d3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d3e:	4929      	ldr	r1, [pc, #164]	; (8000de4 <config_pin+0xa8c>)
 8000d40:	68ba      	ldr	r2, [r7, #8]
 8000d42:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000d46:	3202      	adds	r2, #2
 8000d48:	2101      	movs	r1, #1
 8000d4a:	fa01 f202 	lsl.w	r2, r1, r2
 8000d4e:	43d2      	mvns	r2, r2
 8000d50:	401a      	ands	r2, r3
 8000d52:	68fb      	ldr	r3, [r7, #12]
 8000d54:	625a      	str	r2, [r3, #36]	; 0x24
				port->AFR[1] &= ~(1<<(alt_PINPOS[pinNumber]+3)); //0 in 4th position
 8000d56:	68fb      	ldr	r3, [r7, #12]
 8000d58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d5a:	4922      	ldr	r1, [pc, #136]	; (8000de4 <config_pin+0xa8c>)
 8000d5c:	68ba      	ldr	r2, [r7, #8]
 8000d5e:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000d62:	3203      	adds	r2, #3
 8000d64:	2101      	movs	r1, #1
 8000d66:	fa01 f202 	lsl.w	r2, r1, r2
 8000d6a:	43d2      	mvns	r2, r2
 8000d6c:	401a      	ands	r2, r3
 8000d6e:	68fb      	ldr	r3, [r7, #12]
 8000d70:	625a      	str	r2, [r3, #36]	; 0x24
				break;
 8000d72:	e330      	b.n	80013d6 <config_pin+0x107e>

				case (AF1):
				port->AFR[1] |= (1<<alt_PINPOS[pinNumber]); 	//1 in 1st position
 8000d74:	68fb      	ldr	r3, [r7, #12]
 8000d76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d78:	491a      	ldr	r1, [pc, #104]	; (8000de4 <config_pin+0xa8c>)
 8000d7a:	68ba      	ldr	r2, [r7, #8]
 8000d7c:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000d80:	2101      	movs	r1, #1
 8000d82:	fa01 f202 	lsl.w	r2, r1, r2
 8000d86:	431a      	orrs	r2, r3
 8000d88:	68fb      	ldr	r3, [r7, #12]
 8000d8a:	625a      	str	r2, [r3, #36]	; 0x24
				port->AFR[1] &= ~(1<<(alt_PINPOS[pinNumber]+1)); // 0 in 2nd position
 8000d8c:	68fb      	ldr	r3, [r7, #12]
 8000d8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d90:	4914      	ldr	r1, [pc, #80]	; (8000de4 <config_pin+0xa8c>)
 8000d92:	68ba      	ldr	r2, [r7, #8]
 8000d94:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000d98:	3201      	adds	r2, #1
 8000d9a:	2101      	movs	r1, #1
 8000d9c:	fa01 f202 	lsl.w	r2, r1, r2
 8000da0:	43d2      	mvns	r2, r2
 8000da2:	401a      	ands	r2, r3
 8000da4:	68fb      	ldr	r3, [r7, #12]
 8000da6:	625a      	str	r2, [r3, #36]	; 0x24
				port->AFR[1] &= ~(1<<(alt_PINPOS[pinNumber]+2)); // 0 in 3rd position
 8000da8:	68fb      	ldr	r3, [r7, #12]
 8000daa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000dac:	490d      	ldr	r1, [pc, #52]	; (8000de4 <config_pin+0xa8c>)
 8000dae:	68ba      	ldr	r2, [r7, #8]
 8000db0:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000db4:	3202      	adds	r2, #2
 8000db6:	2101      	movs	r1, #1
 8000db8:	fa01 f202 	lsl.w	r2, r1, r2
 8000dbc:	43d2      	mvns	r2, r2
 8000dbe:	401a      	ands	r2, r3
 8000dc0:	68fb      	ldr	r3, [r7, #12]
 8000dc2:	625a      	str	r2, [r3, #36]	; 0x24
				port->AFR[1] &= ~(1<<(alt_PINPOS[pinNumber]+3)); //0 in 4th position
 8000dc4:	68fb      	ldr	r3, [r7, #12]
 8000dc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000dc8:	4906      	ldr	r1, [pc, #24]	; (8000de4 <config_pin+0xa8c>)
 8000dca:	68ba      	ldr	r2, [r7, #8]
 8000dcc:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000dd0:	3203      	adds	r2, #3
 8000dd2:	2101      	movs	r1, #1
 8000dd4:	fa01 f202 	lsl.w	r2, r1, r2
 8000dd8:	43d2      	mvns	r2, r2
 8000dda:	401a      	ands	r2, r3
 8000ddc:	68fb      	ldr	r3, [r7, #12]
 8000dde:	625a      	str	r2, [r3, #36]	; 0x24

				break;
 8000de0:	e2f9      	b.n	80013d6 <config_pin+0x107e>
 8000de2:	bf00      	nop
 8000de4:	20000040 	.word	0x20000040

				case (AF2):
				port->AFR[1] &= ~(1<<alt_PINPOS[pinNumber]); // 0 in 1st position
 8000de8:	68fb      	ldr	r3, [r7, #12]
 8000dea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000dec:	49a1      	ldr	r1, [pc, #644]	; (8001074 <config_pin+0xd1c>)
 8000dee:	68ba      	ldr	r2, [r7, #8]
 8000df0:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000df4:	2101      	movs	r1, #1
 8000df6:	fa01 f202 	lsl.w	r2, r1, r2
 8000dfa:	43d2      	mvns	r2, r2
 8000dfc:	401a      	ands	r2, r3
 8000dfe:	68fb      	ldr	r3, [r7, #12]
 8000e00:	625a      	str	r2, [r3, #36]	; 0x24
				port->AFR[1] |= (1<<(alt_PINPOS[pinNumber]+1)); //1 in 2nd position
 8000e02:	68fb      	ldr	r3, [r7, #12]
 8000e04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e06:	499b      	ldr	r1, [pc, #620]	; (8001074 <config_pin+0xd1c>)
 8000e08:	68ba      	ldr	r2, [r7, #8]
 8000e0a:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000e0e:	3201      	adds	r2, #1
 8000e10:	2101      	movs	r1, #1
 8000e12:	fa01 f202 	lsl.w	r2, r1, r2
 8000e16:	431a      	orrs	r2, r3
 8000e18:	68fb      	ldr	r3, [r7, #12]
 8000e1a:	625a      	str	r2, [r3, #36]	; 0x24
				port->AFR[1] &= ~(1<<(alt_PINPOS[pinNumber]+2)); // 0 in 3rd position
 8000e1c:	68fb      	ldr	r3, [r7, #12]
 8000e1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e20:	4994      	ldr	r1, [pc, #592]	; (8001074 <config_pin+0xd1c>)
 8000e22:	68ba      	ldr	r2, [r7, #8]
 8000e24:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000e28:	3202      	adds	r2, #2
 8000e2a:	2101      	movs	r1, #1
 8000e2c:	fa01 f202 	lsl.w	r2, r1, r2
 8000e30:	43d2      	mvns	r2, r2
 8000e32:	401a      	ands	r2, r3
 8000e34:	68fb      	ldr	r3, [r7, #12]
 8000e36:	625a      	str	r2, [r3, #36]	; 0x24
				port->AFR[1] &= ~(1<<(alt_PINPOS[pinNumber]+3)); //0 in 4th position
 8000e38:	68fb      	ldr	r3, [r7, #12]
 8000e3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e3c:	498d      	ldr	r1, [pc, #564]	; (8001074 <config_pin+0xd1c>)
 8000e3e:	68ba      	ldr	r2, [r7, #8]
 8000e40:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000e44:	3203      	adds	r2, #3
 8000e46:	2101      	movs	r1, #1
 8000e48:	fa01 f202 	lsl.w	r2, r1, r2
 8000e4c:	43d2      	mvns	r2, r2
 8000e4e:	401a      	ands	r2, r3
 8000e50:	68fb      	ldr	r3, [r7, #12]
 8000e52:	625a      	str	r2, [r3, #36]	; 0x24
				break;
 8000e54:	e2bf      	b.n	80013d6 <config_pin+0x107e>

				case (AF3):
				port->AFR[1] |= (1<<alt_PINPOS[pinNumber]); 	//1 in 1st position
 8000e56:	68fb      	ldr	r3, [r7, #12]
 8000e58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e5a:	4986      	ldr	r1, [pc, #536]	; (8001074 <config_pin+0xd1c>)
 8000e5c:	68ba      	ldr	r2, [r7, #8]
 8000e5e:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000e62:	2101      	movs	r1, #1
 8000e64:	fa01 f202 	lsl.w	r2, r1, r2
 8000e68:	431a      	orrs	r2, r3
 8000e6a:	68fb      	ldr	r3, [r7, #12]
 8000e6c:	625a      	str	r2, [r3, #36]	; 0x24
				port->AFR[1] |= (1<<(alt_PINPOS[pinNumber]+1)); 	//1 in 2nd position
 8000e6e:	68fb      	ldr	r3, [r7, #12]
 8000e70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e72:	4980      	ldr	r1, [pc, #512]	; (8001074 <config_pin+0xd1c>)
 8000e74:	68ba      	ldr	r2, [r7, #8]
 8000e76:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000e7a:	3201      	adds	r2, #1
 8000e7c:	2101      	movs	r1, #1
 8000e7e:	fa01 f202 	lsl.w	r2, r1, r2
 8000e82:	431a      	orrs	r2, r3
 8000e84:	68fb      	ldr	r3, [r7, #12]
 8000e86:	625a      	str	r2, [r3, #36]	; 0x24
				port->AFR[1] &= ~(1<<(alt_PINPOS[pinNumber]+2)); // 0 in 3rd position
 8000e88:	68fb      	ldr	r3, [r7, #12]
 8000e8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e8c:	4979      	ldr	r1, [pc, #484]	; (8001074 <config_pin+0xd1c>)
 8000e8e:	68ba      	ldr	r2, [r7, #8]
 8000e90:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000e94:	3202      	adds	r2, #2
 8000e96:	2101      	movs	r1, #1
 8000e98:	fa01 f202 	lsl.w	r2, r1, r2
 8000e9c:	43d2      	mvns	r2, r2
 8000e9e:	401a      	ands	r2, r3
 8000ea0:	68fb      	ldr	r3, [r7, #12]
 8000ea2:	625a      	str	r2, [r3, #36]	; 0x24
				port->AFR[1] &= ~(1<<(alt_PINPOS[pinNumber]+3)); //0 in 4th position
 8000ea4:	68fb      	ldr	r3, [r7, #12]
 8000ea6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ea8:	4972      	ldr	r1, [pc, #456]	; (8001074 <config_pin+0xd1c>)
 8000eaa:	68ba      	ldr	r2, [r7, #8]
 8000eac:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000eb0:	3203      	adds	r2, #3
 8000eb2:	2101      	movs	r1, #1
 8000eb4:	fa01 f202 	lsl.w	r2, r1, r2
 8000eb8:	43d2      	mvns	r2, r2
 8000eba:	401a      	ands	r2, r3
 8000ebc:	68fb      	ldr	r3, [r7, #12]
 8000ebe:	625a      	str	r2, [r3, #36]	; 0x24
				break;
 8000ec0:	e289      	b.n	80013d6 <config_pin+0x107e>

				case (AF4):
				port->AFR[1] &= ~(1<<alt_PINPOS[pinNumber]); // 0 in 1st position
 8000ec2:	68fb      	ldr	r3, [r7, #12]
 8000ec4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ec6:	496b      	ldr	r1, [pc, #428]	; (8001074 <config_pin+0xd1c>)
 8000ec8:	68ba      	ldr	r2, [r7, #8]
 8000eca:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000ece:	2101      	movs	r1, #1
 8000ed0:	fa01 f202 	lsl.w	r2, r1, r2
 8000ed4:	43d2      	mvns	r2, r2
 8000ed6:	401a      	ands	r2, r3
 8000ed8:	68fb      	ldr	r3, [r7, #12]
 8000eda:	625a      	str	r2, [r3, #36]	; 0x24
				port->AFR[1] &= ~(1<<(alt_PINPOS[pinNumber]+1)); // 0 in 2nd position
 8000edc:	68fb      	ldr	r3, [r7, #12]
 8000ede:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ee0:	4964      	ldr	r1, [pc, #400]	; (8001074 <config_pin+0xd1c>)
 8000ee2:	68ba      	ldr	r2, [r7, #8]
 8000ee4:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000ee8:	3201      	adds	r2, #1
 8000eea:	2101      	movs	r1, #1
 8000eec:	fa01 f202 	lsl.w	r2, r1, r2
 8000ef0:	43d2      	mvns	r2, r2
 8000ef2:	401a      	ands	r2, r3
 8000ef4:	68fb      	ldr	r3, [r7, #12]
 8000ef6:	625a      	str	r2, [r3, #36]	; 0x24
				port->AFR[1] |= (1<<(alt_PINPOS[pinNumber]+2)); //1 in 3rd position
 8000ef8:	68fb      	ldr	r3, [r7, #12]
 8000efa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000efc:	495d      	ldr	r1, [pc, #372]	; (8001074 <config_pin+0xd1c>)
 8000efe:	68ba      	ldr	r2, [r7, #8]
 8000f00:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000f04:	3202      	adds	r2, #2
 8000f06:	2101      	movs	r1, #1
 8000f08:	fa01 f202 	lsl.w	r2, r1, r2
 8000f0c:	431a      	orrs	r2, r3
 8000f0e:	68fb      	ldr	r3, [r7, #12]
 8000f10:	625a      	str	r2, [r3, #36]	; 0x24
				port->AFR[1] &= ~(1<<(alt_PINPOS[pinNumber]+3)); //0 in 4th position
 8000f12:	68fb      	ldr	r3, [r7, #12]
 8000f14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f16:	4957      	ldr	r1, [pc, #348]	; (8001074 <config_pin+0xd1c>)
 8000f18:	68ba      	ldr	r2, [r7, #8]
 8000f1a:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000f1e:	3203      	adds	r2, #3
 8000f20:	2101      	movs	r1, #1
 8000f22:	fa01 f202 	lsl.w	r2, r1, r2
 8000f26:	43d2      	mvns	r2, r2
 8000f28:	401a      	ands	r2, r3
 8000f2a:	68fb      	ldr	r3, [r7, #12]
 8000f2c:	625a      	str	r2, [r3, #36]	; 0x24
				break;
 8000f2e:	e252      	b.n	80013d6 <config_pin+0x107e>

				case (AF5):
				port->AFR[1] |= (1<<alt_PINPOS[pinNumber]); 	//1 in 1st position
 8000f30:	68fb      	ldr	r3, [r7, #12]
 8000f32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f34:	494f      	ldr	r1, [pc, #316]	; (8001074 <config_pin+0xd1c>)
 8000f36:	68ba      	ldr	r2, [r7, #8]
 8000f38:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000f3c:	2101      	movs	r1, #1
 8000f3e:	fa01 f202 	lsl.w	r2, r1, r2
 8000f42:	431a      	orrs	r2, r3
 8000f44:	68fb      	ldr	r3, [r7, #12]
 8000f46:	625a      	str	r2, [r3, #36]	; 0x24
				port->AFR[1] &= ~(1<<(alt_PINPOS[pinNumber]+1)); // 0 in 2nd position
 8000f48:	68fb      	ldr	r3, [r7, #12]
 8000f4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f4c:	4949      	ldr	r1, [pc, #292]	; (8001074 <config_pin+0xd1c>)
 8000f4e:	68ba      	ldr	r2, [r7, #8]
 8000f50:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000f54:	3201      	adds	r2, #1
 8000f56:	2101      	movs	r1, #1
 8000f58:	fa01 f202 	lsl.w	r2, r1, r2
 8000f5c:	43d2      	mvns	r2, r2
 8000f5e:	401a      	ands	r2, r3
 8000f60:	68fb      	ldr	r3, [r7, #12]
 8000f62:	625a      	str	r2, [r3, #36]	; 0x24
				port->AFR[1] |= (1<<(alt_PINPOS[pinNumber]+2)); //1 in 3rd position
 8000f64:	68fb      	ldr	r3, [r7, #12]
 8000f66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f68:	4942      	ldr	r1, [pc, #264]	; (8001074 <config_pin+0xd1c>)
 8000f6a:	68ba      	ldr	r2, [r7, #8]
 8000f6c:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000f70:	3202      	adds	r2, #2
 8000f72:	2101      	movs	r1, #1
 8000f74:	fa01 f202 	lsl.w	r2, r1, r2
 8000f78:	431a      	orrs	r2, r3
 8000f7a:	68fb      	ldr	r3, [r7, #12]
 8000f7c:	625a      	str	r2, [r3, #36]	; 0x24
				port->AFR[1] &= ~(1<<(alt_PINPOS[pinNumber]+3)); //0 in 4th position
 8000f7e:	68fb      	ldr	r3, [r7, #12]
 8000f80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f82:	493c      	ldr	r1, [pc, #240]	; (8001074 <config_pin+0xd1c>)
 8000f84:	68ba      	ldr	r2, [r7, #8]
 8000f86:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000f8a:	3203      	adds	r2, #3
 8000f8c:	2101      	movs	r1, #1
 8000f8e:	fa01 f202 	lsl.w	r2, r1, r2
 8000f92:	43d2      	mvns	r2, r2
 8000f94:	401a      	ands	r2, r3
 8000f96:	68fb      	ldr	r3, [r7, #12]
 8000f98:	625a      	str	r2, [r3, #36]	; 0x24
				break;
 8000f9a:	e21c      	b.n	80013d6 <config_pin+0x107e>

				case (AF6):
				port->AFR[1] &= ~(1<<alt_PINPOS[pinNumber]); // 0 in 1st position
 8000f9c:	68fb      	ldr	r3, [r7, #12]
 8000f9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fa0:	4934      	ldr	r1, [pc, #208]	; (8001074 <config_pin+0xd1c>)
 8000fa2:	68ba      	ldr	r2, [r7, #8]
 8000fa4:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000fa8:	2101      	movs	r1, #1
 8000faa:	fa01 f202 	lsl.w	r2, r1, r2
 8000fae:	43d2      	mvns	r2, r2
 8000fb0:	401a      	ands	r2, r3
 8000fb2:	68fb      	ldr	r3, [r7, #12]
 8000fb4:	625a      	str	r2, [r3, #36]	; 0x24
				port->AFR[1] |= (1<<(alt_PINPOS[pinNumber]+1)); //1 in 2nd position
 8000fb6:	68fb      	ldr	r3, [r7, #12]
 8000fb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fba:	492e      	ldr	r1, [pc, #184]	; (8001074 <config_pin+0xd1c>)
 8000fbc:	68ba      	ldr	r2, [r7, #8]
 8000fbe:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000fc2:	3201      	adds	r2, #1
 8000fc4:	2101      	movs	r1, #1
 8000fc6:	fa01 f202 	lsl.w	r2, r1, r2
 8000fca:	431a      	orrs	r2, r3
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	625a      	str	r2, [r3, #36]	; 0x24
				port->AFR[1] |= (1<<(alt_PINPOS[pinNumber]+2)); //1 in 3rd position
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fd4:	4927      	ldr	r1, [pc, #156]	; (8001074 <config_pin+0xd1c>)
 8000fd6:	68ba      	ldr	r2, [r7, #8]
 8000fd8:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000fdc:	3202      	adds	r2, #2
 8000fde:	2101      	movs	r1, #1
 8000fe0:	fa01 f202 	lsl.w	r2, r1, r2
 8000fe4:	431a      	orrs	r2, r3
 8000fe6:	68fb      	ldr	r3, [r7, #12]
 8000fe8:	625a      	str	r2, [r3, #36]	; 0x24
				port->AFR[1] &= ~(1<<(alt_PINPOS[pinNumber]+3)); //0 in 4th position
 8000fea:	68fb      	ldr	r3, [r7, #12]
 8000fec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fee:	4921      	ldr	r1, [pc, #132]	; (8001074 <config_pin+0xd1c>)
 8000ff0:	68ba      	ldr	r2, [r7, #8]
 8000ff2:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000ff6:	3203      	adds	r2, #3
 8000ff8:	2101      	movs	r1, #1
 8000ffa:	fa01 f202 	lsl.w	r2, r1, r2
 8000ffe:	43d2      	mvns	r2, r2
 8001000:	401a      	ands	r2, r3
 8001002:	68fb      	ldr	r3, [r7, #12]
 8001004:	625a      	str	r2, [r3, #36]	; 0x24
				break;
 8001006:	e1e6      	b.n	80013d6 <config_pin+0x107e>

				case (AF7):
				port->AFR[1] |= (1<<alt_PINPOS[pinNumber]); 	//1 in 1st position
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800100c:	4919      	ldr	r1, [pc, #100]	; (8001074 <config_pin+0xd1c>)
 800100e:	68ba      	ldr	r2, [r7, #8]
 8001010:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8001014:	2101      	movs	r1, #1
 8001016:	fa01 f202 	lsl.w	r2, r1, r2
 800101a:	431a      	orrs	r2, r3
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	625a      	str	r2, [r3, #36]	; 0x24
				port->AFR[1] |= (1<<(alt_PINPOS[pinNumber]+1)); //1 in 2nd position
 8001020:	68fb      	ldr	r3, [r7, #12]
 8001022:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001024:	4913      	ldr	r1, [pc, #76]	; (8001074 <config_pin+0xd1c>)
 8001026:	68ba      	ldr	r2, [r7, #8]
 8001028:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800102c:	3201      	adds	r2, #1
 800102e:	2101      	movs	r1, #1
 8001030:	fa01 f202 	lsl.w	r2, r1, r2
 8001034:	431a      	orrs	r2, r3
 8001036:	68fb      	ldr	r3, [r7, #12]
 8001038:	625a      	str	r2, [r3, #36]	; 0x24
				port->AFR[1] |= (1<<(alt_PINPOS[pinNumber]+2)); //1 in 3rd position
 800103a:	68fb      	ldr	r3, [r7, #12]
 800103c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800103e:	490d      	ldr	r1, [pc, #52]	; (8001074 <config_pin+0xd1c>)
 8001040:	68ba      	ldr	r2, [r7, #8]
 8001042:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8001046:	3202      	adds	r2, #2
 8001048:	2101      	movs	r1, #1
 800104a:	fa01 f202 	lsl.w	r2, r1, r2
 800104e:	431a      	orrs	r2, r3
 8001050:	68fb      	ldr	r3, [r7, #12]
 8001052:	625a      	str	r2, [r3, #36]	; 0x24
				port->AFR[1] &= ~(1<<(alt_PINPOS[pinNumber]+3)); //0 in 4th position
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001058:	4906      	ldr	r1, [pc, #24]	; (8001074 <config_pin+0xd1c>)
 800105a:	68ba      	ldr	r2, [r7, #8]
 800105c:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8001060:	3203      	adds	r2, #3
 8001062:	2101      	movs	r1, #1
 8001064:	fa01 f202 	lsl.w	r2, r1, r2
 8001068:	43d2      	mvns	r2, r2
 800106a:	401a      	ands	r2, r3
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	625a      	str	r2, [r3, #36]	; 0x24
				break;
 8001070:	e1b1      	b.n	80013d6 <config_pin+0x107e>
 8001072:	bf00      	nop
 8001074:	20000040 	.word	0x20000040

				case (AF8):
				port->AFR[1] &= ~(1<<alt_PINPOS[pinNumber]); // 0 in 1st position
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800107c:	49a0      	ldr	r1, [pc, #640]	; (8001300 <config_pin+0xfa8>)
 800107e:	68ba      	ldr	r2, [r7, #8]
 8001080:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8001084:	2101      	movs	r1, #1
 8001086:	fa01 f202 	lsl.w	r2, r1, r2
 800108a:	43d2      	mvns	r2, r2
 800108c:	401a      	ands	r2, r3
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	625a      	str	r2, [r3, #36]	; 0x24
				port->AFR[1] &= ~(1<<(alt_PINPOS[pinNumber]+1)); // 0 in 2nd position
 8001092:	68fb      	ldr	r3, [r7, #12]
 8001094:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001096:	499a      	ldr	r1, [pc, #616]	; (8001300 <config_pin+0xfa8>)
 8001098:	68ba      	ldr	r2, [r7, #8]
 800109a:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800109e:	3201      	adds	r2, #1
 80010a0:	2101      	movs	r1, #1
 80010a2:	fa01 f202 	lsl.w	r2, r1, r2
 80010a6:	43d2      	mvns	r2, r2
 80010a8:	401a      	ands	r2, r3
 80010aa:	68fb      	ldr	r3, [r7, #12]
 80010ac:	625a      	str	r2, [r3, #36]	; 0x24
				port->AFR[1] &= ~(1<<(alt_PINPOS[pinNumber]+2)); // 0 in 3rd position
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010b2:	4993      	ldr	r1, [pc, #588]	; (8001300 <config_pin+0xfa8>)
 80010b4:	68ba      	ldr	r2, [r7, #8]
 80010b6:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80010ba:	3202      	adds	r2, #2
 80010bc:	2101      	movs	r1, #1
 80010be:	fa01 f202 	lsl.w	r2, r1, r2
 80010c2:	43d2      	mvns	r2, r2
 80010c4:	401a      	ands	r2, r3
 80010c6:	68fb      	ldr	r3, [r7, #12]
 80010c8:	625a      	str	r2, [r3, #36]	; 0x24
				port->AFR[1] |= (1<<(alt_PINPOS[pinNumber]+3)); //1 in 4th position
 80010ca:	68fb      	ldr	r3, [r7, #12]
 80010cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010ce:	498c      	ldr	r1, [pc, #560]	; (8001300 <config_pin+0xfa8>)
 80010d0:	68ba      	ldr	r2, [r7, #8]
 80010d2:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80010d6:	3203      	adds	r2, #3
 80010d8:	2101      	movs	r1, #1
 80010da:	fa01 f202 	lsl.w	r2, r1, r2
 80010de:	431a      	orrs	r2, r3
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	625a      	str	r2, [r3, #36]	; 0x24
				break;
 80010e4:	e177      	b.n	80013d6 <config_pin+0x107e>

				case (AF9):
				port->AFR[1] |= (1<<alt_PINPOS[pinNumber]); 	//1 in 1st position
 80010e6:	68fb      	ldr	r3, [r7, #12]
 80010e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010ea:	4985      	ldr	r1, [pc, #532]	; (8001300 <config_pin+0xfa8>)
 80010ec:	68ba      	ldr	r2, [r7, #8]
 80010ee:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80010f2:	2101      	movs	r1, #1
 80010f4:	fa01 f202 	lsl.w	r2, r1, r2
 80010f8:	431a      	orrs	r2, r3
 80010fa:	68fb      	ldr	r3, [r7, #12]
 80010fc:	625a      	str	r2, [r3, #36]	; 0x24
				port->AFR[1] &= ~(1<<(alt_PINPOS[pinNumber]+1)); // 0 in 2nd position
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001102:	497f      	ldr	r1, [pc, #508]	; (8001300 <config_pin+0xfa8>)
 8001104:	68ba      	ldr	r2, [r7, #8]
 8001106:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800110a:	3201      	adds	r2, #1
 800110c:	2101      	movs	r1, #1
 800110e:	fa01 f202 	lsl.w	r2, r1, r2
 8001112:	43d2      	mvns	r2, r2
 8001114:	401a      	ands	r2, r3
 8001116:	68fb      	ldr	r3, [r7, #12]
 8001118:	625a      	str	r2, [r3, #36]	; 0x24
				port->AFR[1] &= ~(1<<(alt_PINPOS[pinNumber]+2)); // 0 in 3rd position
 800111a:	68fb      	ldr	r3, [r7, #12]
 800111c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800111e:	4978      	ldr	r1, [pc, #480]	; (8001300 <config_pin+0xfa8>)
 8001120:	68ba      	ldr	r2, [r7, #8]
 8001122:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8001126:	3202      	adds	r2, #2
 8001128:	2101      	movs	r1, #1
 800112a:	fa01 f202 	lsl.w	r2, r1, r2
 800112e:	43d2      	mvns	r2, r2
 8001130:	401a      	ands	r2, r3
 8001132:	68fb      	ldr	r3, [r7, #12]
 8001134:	625a      	str	r2, [r3, #36]	; 0x24
				port->AFR[1] |= (1<<(alt_PINPOS[pinNumber]+3)); //1 in 4th position
 8001136:	68fb      	ldr	r3, [r7, #12]
 8001138:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800113a:	4971      	ldr	r1, [pc, #452]	; (8001300 <config_pin+0xfa8>)
 800113c:	68ba      	ldr	r2, [r7, #8]
 800113e:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8001142:	3203      	adds	r2, #3
 8001144:	2101      	movs	r1, #1
 8001146:	fa01 f202 	lsl.w	r2, r1, r2
 800114a:	431a      	orrs	r2, r3
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	625a      	str	r2, [r3, #36]	; 0x24
				break;
 8001150:	e141      	b.n	80013d6 <config_pin+0x107e>

				case (AF10):
				port->AFR[1] &= ~(1<<alt_PINPOS[pinNumber]); // 0 in 1st position
 8001152:	68fb      	ldr	r3, [r7, #12]
 8001154:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001156:	496a      	ldr	r1, [pc, #424]	; (8001300 <config_pin+0xfa8>)
 8001158:	68ba      	ldr	r2, [r7, #8]
 800115a:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800115e:	2101      	movs	r1, #1
 8001160:	fa01 f202 	lsl.w	r2, r1, r2
 8001164:	43d2      	mvns	r2, r2
 8001166:	401a      	ands	r2, r3
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	625a      	str	r2, [r3, #36]	; 0x24
				port->AFR[1] |= (1<<(alt_PINPOS[pinNumber]+1)); //1 in 2nd position
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001170:	4963      	ldr	r1, [pc, #396]	; (8001300 <config_pin+0xfa8>)
 8001172:	68ba      	ldr	r2, [r7, #8]
 8001174:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8001178:	3201      	adds	r2, #1
 800117a:	2101      	movs	r1, #1
 800117c:	fa01 f202 	lsl.w	r2, r1, r2
 8001180:	431a      	orrs	r2, r3
 8001182:	68fb      	ldr	r3, [r7, #12]
 8001184:	625a      	str	r2, [r3, #36]	; 0x24
				port->AFR[1] &= ~(1<<(alt_PINPOS[pinNumber]+2)); // 0 in 3rd position
 8001186:	68fb      	ldr	r3, [r7, #12]
 8001188:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800118a:	495d      	ldr	r1, [pc, #372]	; (8001300 <config_pin+0xfa8>)
 800118c:	68ba      	ldr	r2, [r7, #8]
 800118e:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8001192:	3202      	adds	r2, #2
 8001194:	2101      	movs	r1, #1
 8001196:	fa01 f202 	lsl.w	r2, r1, r2
 800119a:	43d2      	mvns	r2, r2
 800119c:	401a      	ands	r2, r3
 800119e:	68fb      	ldr	r3, [r7, #12]
 80011a0:	625a      	str	r2, [r3, #36]	; 0x24
				port->AFR[1] |= (1<<(alt_PINPOS[pinNumber]+3)); //1 in 4th position
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011a6:	4956      	ldr	r1, [pc, #344]	; (8001300 <config_pin+0xfa8>)
 80011a8:	68ba      	ldr	r2, [r7, #8]
 80011aa:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80011ae:	3203      	adds	r2, #3
 80011b0:	2101      	movs	r1, #1
 80011b2:	fa01 f202 	lsl.w	r2, r1, r2
 80011b6:	431a      	orrs	r2, r3
 80011b8:	68fb      	ldr	r3, [r7, #12]
 80011ba:	625a      	str	r2, [r3, #36]	; 0x24
				break;
 80011bc:	e10b      	b.n	80013d6 <config_pin+0x107e>

				case (AF11):
				port->AFR[1] |= (1<<alt_PINPOS[pinNumber]); 	//1 in 1st position
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011c2:	494f      	ldr	r1, [pc, #316]	; (8001300 <config_pin+0xfa8>)
 80011c4:	68ba      	ldr	r2, [r7, #8]
 80011c6:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80011ca:	2101      	movs	r1, #1
 80011cc:	fa01 f202 	lsl.w	r2, r1, r2
 80011d0:	431a      	orrs	r2, r3
 80011d2:	68fb      	ldr	r3, [r7, #12]
 80011d4:	625a      	str	r2, [r3, #36]	; 0x24
				port->AFR[1] |= (1<<(alt_PINPOS[pinNumber]+1)); //1 in 2nd position
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011da:	4949      	ldr	r1, [pc, #292]	; (8001300 <config_pin+0xfa8>)
 80011dc:	68ba      	ldr	r2, [r7, #8]
 80011de:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80011e2:	3201      	adds	r2, #1
 80011e4:	2101      	movs	r1, #1
 80011e6:	fa01 f202 	lsl.w	r2, r1, r2
 80011ea:	431a      	orrs	r2, r3
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	625a      	str	r2, [r3, #36]	; 0x24
				port->AFR[1] &= ~(1<<(alt_PINPOS[pinNumber]+2)); // 0 in 3rd position
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011f4:	4942      	ldr	r1, [pc, #264]	; (8001300 <config_pin+0xfa8>)
 80011f6:	68ba      	ldr	r2, [r7, #8]
 80011f8:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80011fc:	3202      	adds	r2, #2
 80011fe:	2101      	movs	r1, #1
 8001200:	fa01 f202 	lsl.w	r2, r1, r2
 8001204:	43d2      	mvns	r2, r2
 8001206:	401a      	ands	r2, r3
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	625a      	str	r2, [r3, #36]	; 0x24
				port->AFR[1] |= (1<<(alt_PINPOS[pinNumber]+3)); //1 in 4th position
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001210:	493b      	ldr	r1, [pc, #236]	; (8001300 <config_pin+0xfa8>)
 8001212:	68ba      	ldr	r2, [r7, #8]
 8001214:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8001218:	3203      	adds	r2, #3
 800121a:	2101      	movs	r1, #1
 800121c:	fa01 f202 	lsl.w	r2, r1, r2
 8001220:	431a      	orrs	r2, r3
 8001222:	68fb      	ldr	r3, [r7, #12]
 8001224:	625a      	str	r2, [r3, #36]	; 0x24
				break;
 8001226:	e0d6      	b.n	80013d6 <config_pin+0x107e>

				case (AF12):
				port->AFR[1] &= ~(1<<alt_PINPOS[pinNumber]); // 0 in 1st position
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800122c:	4934      	ldr	r1, [pc, #208]	; (8001300 <config_pin+0xfa8>)
 800122e:	68ba      	ldr	r2, [r7, #8]
 8001230:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8001234:	2101      	movs	r1, #1
 8001236:	fa01 f202 	lsl.w	r2, r1, r2
 800123a:	43d2      	mvns	r2, r2
 800123c:	401a      	ands	r2, r3
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	625a      	str	r2, [r3, #36]	; 0x24
				port->AFR[1] &= ~(1<<(alt_PINPOS[pinNumber]+1)); // 0 in 2nd position
 8001242:	68fb      	ldr	r3, [r7, #12]
 8001244:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001246:	492e      	ldr	r1, [pc, #184]	; (8001300 <config_pin+0xfa8>)
 8001248:	68ba      	ldr	r2, [r7, #8]
 800124a:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800124e:	3201      	adds	r2, #1
 8001250:	2101      	movs	r1, #1
 8001252:	fa01 f202 	lsl.w	r2, r1, r2
 8001256:	43d2      	mvns	r2, r2
 8001258:	401a      	ands	r2, r3
 800125a:	68fb      	ldr	r3, [r7, #12]
 800125c:	625a      	str	r2, [r3, #36]	; 0x24
				port->AFR[1] |= (1<<(alt_PINPOS[pinNumber]+2)); //1 in 3rd position
 800125e:	68fb      	ldr	r3, [r7, #12]
 8001260:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001262:	4927      	ldr	r1, [pc, #156]	; (8001300 <config_pin+0xfa8>)
 8001264:	68ba      	ldr	r2, [r7, #8]
 8001266:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800126a:	3202      	adds	r2, #2
 800126c:	2101      	movs	r1, #1
 800126e:	fa01 f202 	lsl.w	r2, r1, r2
 8001272:	431a      	orrs	r2, r3
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	625a      	str	r2, [r3, #36]	; 0x24
				port->AFR[1] |= (1<<(alt_PINPOS[pinNumber]+3)); //1 in 4th position
 8001278:	68fb      	ldr	r3, [r7, #12]
 800127a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800127c:	4920      	ldr	r1, [pc, #128]	; (8001300 <config_pin+0xfa8>)
 800127e:	68ba      	ldr	r2, [r7, #8]
 8001280:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8001284:	3203      	adds	r2, #3
 8001286:	2101      	movs	r1, #1
 8001288:	fa01 f202 	lsl.w	r2, r1, r2
 800128c:	431a      	orrs	r2, r3
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	625a      	str	r2, [r3, #36]	; 0x24
				break;
 8001292:	e0a0      	b.n	80013d6 <config_pin+0x107e>

				case (AF13):
				port->AFR[1] |= (1<<alt_PINPOS[pinNumber]); 	//1 in 1st position
 8001294:	68fb      	ldr	r3, [r7, #12]
 8001296:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001298:	4919      	ldr	r1, [pc, #100]	; (8001300 <config_pin+0xfa8>)
 800129a:	68ba      	ldr	r2, [r7, #8]
 800129c:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80012a0:	2101      	movs	r1, #1
 80012a2:	fa01 f202 	lsl.w	r2, r1, r2
 80012a6:	431a      	orrs	r2, r3
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	625a      	str	r2, [r3, #36]	; 0x24
				port->AFR[1] &= ~(1<<(alt_PINPOS[pinNumber]+1)); // 0 in 2nd position
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012b0:	4913      	ldr	r1, [pc, #76]	; (8001300 <config_pin+0xfa8>)
 80012b2:	68ba      	ldr	r2, [r7, #8]
 80012b4:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80012b8:	3201      	adds	r2, #1
 80012ba:	2101      	movs	r1, #1
 80012bc:	fa01 f202 	lsl.w	r2, r1, r2
 80012c0:	43d2      	mvns	r2, r2
 80012c2:	401a      	ands	r2, r3
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	625a      	str	r2, [r3, #36]	; 0x24
				port->AFR[1] |= (1<<(alt_PINPOS[pinNumber]+2)); //1 in 3rd position
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012cc:	490c      	ldr	r1, [pc, #48]	; (8001300 <config_pin+0xfa8>)
 80012ce:	68ba      	ldr	r2, [r7, #8]
 80012d0:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80012d4:	3202      	adds	r2, #2
 80012d6:	2101      	movs	r1, #1
 80012d8:	fa01 f202 	lsl.w	r2, r1, r2
 80012dc:	431a      	orrs	r2, r3
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	625a      	str	r2, [r3, #36]	; 0x24
				port->AFR[1] |= (1<<(alt_PINPOS[pinNumber]+3)); //1 in 4th position
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012e6:	4906      	ldr	r1, [pc, #24]	; (8001300 <config_pin+0xfa8>)
 80012e8:	68ba      	ldr	r2, [r7, #8]
 80012ea:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80012ee:	3203      	adds	r2, #3
 80012f0:	2101      	movs	r1, #1
 80012f2:	fa01 f202 	lsl.w	r2, r1, r2
 80012f6:	431a      	orrs	r2, r3
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	625a      	str	r2, [r3, #36]	; 0x24
				break;
 80012fc:	e06b      	b.n	80013d6 <config_pin+0x107e>
 80012fe:	bf00      	nop
 8001300:	20000040 	.word	0x20000040

				case (AF14):
				port->AFR[1] &= ~(1<<alt_PINPOS[pinNumber]); // 0 in 1st position
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001308:	4936      	ldr	r1, [pc, #216]	; (80013e4 <config_pin+0x108c>)
 800130a:	68ba      	ldr	r2, [r7, #8]
 800130c:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8001310:	2101      	movs	r1, #1
 8001312:	fa01 f202 	lsl.w	r2, r1, r2
 8001316:	43d2      	mvns	r2, r2
 8001318:	401a      	ands	r2, r3
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	625a      	str	r2, [r3, #36]	; 0x24
				port->AFR[1] |= (1<<(alt_PINPOS[pinNumber]+1)); //1 in 2nd position
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001322:	4930      	ldr	r1, [pc, #192]	; (80013e4 <config_pin+0x108c>)
 8001324:	68ba      	ldr	r2, [r7, #8]
 8001326:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800132a:	3201      	adds	r2, #1
 800132c:	2101      	movs	r1, #1
 800132e:	fa01 f202 	lsl.w	r2, r1, r2
 8001332:	431a      	orrs	r2, r3
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	625a      	str	r2, [r3, #36]	; 0x24
				port->AFR[1] |= (1<<(alt_PINPOS[pinNumber]+2)); //1 in 3rd position
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800133c:	4929      	ldr	r1, [pc, #164]	; (80013e4 <config_pin+0x108c>)
 800133e:	68ba      	ldr	r2, [r7, #8]
 8001340:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8001344:	3202      	adds	r2, #2
 8001346:	2101      	movs	r1, #1
 8001348:	fa01 f202 	lsl.w	r2, r1, r2
 800134c:	431a      	orrs	r2, r3
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	625a      	str	r2, [r3, #36]	; 0x24
				port->AFR[1] |= (1<<(alt_PINPOS[pinNumber]+3)); //1 in 4th position
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001356:	4923      	ldr	r1, [pc, #140]	; (80013e4 <config_pin+0x108c>)
 8001358:	68ba      	ldr	r2, [r7, #8]
 800135a:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800135e:	3203      	adds	r2, #3
 8001360:	2101      	movs	r1, #1
 8001362:	fa01 f202 	lsl.w	r2, r1, r2
 8001366:	431a      	orrs	r2, r3
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	625a      	str	r2, [r3, #36]	; 0x24
				break;
 800136c:	e033      	b.n	80013d6 <config_pin+0x107e>


				case (AF15):
				port->AFR[1] |= (1<<alt_PINPOS[pinNumber]); 	//1 in 1st position
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001372:	491c      	ldr	r1, [pc, #112]	; (80013e4 <config_pin+0x108c>)
 8001374:	68ba      	ldr	r2, [r7, #8]
 8001376:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800137a:	2101      	movs	r1, #1
 800137c:	fa01 f202 	lsl.w	r2, r1, r2
 8001380:	431a      	orrs	r2, r3
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	625a      	str	r2, [r3, #36]	; 0x24
				port->AFR[1] |= (1<<(alt_PINPOS[pinNumber]+1)); //1 in 2nd position
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800138a:	4916      	ldr	r1, [pc, #88]	; (80013e4 <config_pin+0x108c>)
 800138c:	68ba      	ldr	r2, [r7, #8]
 800138e:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8001392:	3201      	adds	r2, #1
 8001394:	2101      	movs	r1, #1
 8001396:	fa01 f202 	lsl.w	r2, r1, r2
 800139a:	431a      	orrs	r2, r3
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	625a      	str	r2, [r3, #36]	; 0x24
				port->AFR[1] |= (1<<(alt_PINPOS[pinNumber]+2)); //1 in 3rd position
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013a4:	490f      	ldr	r1, [pc, #60]	; (80013e4 <config_pin+0x108c>)
 80013a6:	68ba      	ldr	r2, [r7, #8]
 80013a8:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80013ac:	3202      	adds	r2, #2
 80013ae:	2101      	movs	r1, #1
 80013b0:	fa01 f202 	lsl.w	r2, r1, r2
 80013b4:	431a      	orrs	r2, r3
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	625a      	str	r2, [r3, #36]	; 0x24
				port->AFR[1] |= (1<<(alt_PINPOS[pinNumber]+3)); //1 in 4th position
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013be:	4909      	ldr	r1, [pc, #36]	; (80013e4 <config_pin+0x108c>)
 80013c0:	68ba      	ldr	r2, [r7, #8]
 80013c2:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80013c6:	3203      	adds	r2, #3
 80013c8:	2101      	movs	r1, #1
 80013ca:	fa01 f202 	lsl.w	r2, r1, r2
 80013ce:	431a      	orrs	r2, r3
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	625a      	str	r2, [r3, #36]	; 0x24
				break;
 80013d4:	bf00      	nop
				}
		}


	}
}
 80013d6:	bf00      	nop
 80013d8:	3714      	adds	r7, #20
 80013da:	46bd      	mov	sp, r7
 80013dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e0:	4770      	bx	lr
 80013e2:	bf00      	nop
 80013e4:	20000040 	.word	0x20000040

080013e8 <gpio_port_config>:
 * @param numPins : The number of GPIO pins you want to configure.
 * @retval None
 * @example : gpio_port_config(myGPIO,(int []) {1, 2, 3, 5},4);
 */
void gpio_port_config(GPIO_TYPE gpio_type, int myPins[], int numPins)
{
 80013e8:	b084      	sub	sp, #16
 80013ea:	b5b0      	push	{r4, r5, r7, lr}
 80013ec:	b084      	sub	sp, #16
 80013ee:	af02      	add	r7, sp, #8
 80013f0:	f107 0418 	add.w	r4, r7, #24
 80013f4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	if(gpio_type.port==PORTA)
 80013f8:	69bb      	ldr	r3, [r7, #24]
 80013fa:	4a25      	ldr	r2, [pc, #148]	; (8001490 <gpio_port_config+0xa8>)
 80013fc:	4293      	cmp	r3, r2
 80013fe:	d105      	bne.n	800140c <gpio_port_config+0x24>
			GPIO_CLOCK_ENABLE_PORTA;
 8001400:	4a24      	ldr	r2, [pc, #144]	; (8001494 <gpio_port_config+0xac>)
 8001402:	4b24      	ldr	r3, [pc, #144]	; (8001494 <gpio_port_config+0xac>)
 8001404:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001406:	f043 0301 	orr.w	r3, r3, #1
 800140a:	6313      	str	r3, [r2, #48]	; 0x30
		if(gpio_type.port==PORTB)
 800140c:	69bb      	ldr	r3, [r7, #24]
 800140e:	4a22      	ldr	r2, [pc, #136]	; (8001498 <gpio_port_config+0xb0>)
 8001410:	4293      	cmp	r3, r2
 8001412:	d105      	bne.n	8001420 <gpio_port_config+0x38>
				GPIO_CLOCK_ENABLE_PORTB;
 8001414:	4a1f      	ldr	r2, [pc, #124]	; (8001494 <gpio_port_config+0xac>)
 8001416:	4b1f      	ldr	r3, [pc, #124]	; (8001494 <gpio_port_config+0xac>)
 8001418:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800141a:	f043 0302 	orr.w	r3, r3, #2
 800141e:	6313      	str	r3, [r2, #48]	; 0x30
		if(gpio_type.port==PORTC)
 8001420:	69bb      	ldr	r3, [r7, #24]
 8001422:	4a1e      	ldr	r2, [pc, #120]	; (800149c <gpio_port_config+0xb4>)
 8001424:	4293      	cmp	r3, r2
 8001426:	d105      	bne.n	8001434 <gpio_port_config+0x4c>
				GPIO_CLOCK_ENABLE_PORTC;
 8001428:	4a1a      	ldr	r2, [pc, #104]	; (8001494 <gpio_port_config+0xac>)
 800142a:	4b1a      	ldr	r3, [pc, #104]	; (8001494 <gpio_port_config+0xac>)
 800142c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800142e:	f043 0304 	orr.w	r3, r3, #4
 8001432:	6313      	str	r3, [r2, #48]	; 0x30
		if(gpio_type.port==PORTD)
 8001434:	69bb      	ldr	r3, [r7, #24]
 8001436:	4a1a      	ldr	r2, [pc, #104]	; (80014a0 <gpio_port_config+0xb8>)
 8001438:	4293      	cmp	r3, r2
 800143a:	d105      	bne.n	8001448 <gpio_port_config+0x60>
				GPIO_CLOCK_ENABLE_PORTD;
 800143c:	4a15      	ldr	r2, [pc, #84]	; (8001494 <gpio_port_config+0xac>)
 800143e:	4b15      	ldr	r3, [pc, #84]	; (8001494 <gpio_port_config+0xac>)
 8001440:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001442:	f043 0308 	orr.w	r3, r3, #8
 8001446:	6313      	str	r3, [r2, #48]	; 0x30


	for (int i = 0; i<numPins; i++)
 8001448:	2300      	movs	r3, #0
 800144a:	607b      	str	r3, [r7, #4]
 800144c:	e015      	b.n	800147a <gpio_port_config+0x92>
	{
			gpio_type.pin= myPins[i];
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	009b      	lsls	r3, r3, #2
 8001452:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001454:	4413      	add	r3, r2
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	61fb      	str	r3, [r7, #28]
		config_pin(gpio_type.port,gpio_type.pin,gpio_type.speed,gpio_type.mode, gpio_type.mode_type,gpio_type.alt_func);
 800145a:	69b8      	ldr	r0, [r7, #24]
 800145c:	69f9      	ldr	r1, [r7, #28]
 800145e:	6afc      	ldr	r4, [r7, #44]	; 0x2c
 8001460:	6a3d      	ldr	r5, [r7, #32]
 8001462:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001464:	b29b      	uxth	r3, r3
 8001466:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001468:	9201      	str	r2, [sp, #4]
 800146a:	9300      	str	r3, [sp, #0]
 800146c:	462b      	mov	r3, r5
 800146e:	4622      	mov	r2, r4
 8001470:	f7fe ff72 	bl	8000358 <config_pin>
	for (int i = 0; i<numPins; i++)
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	3301      	adds	r3, #1
 8001478:	607b      	str	r3, [r7, #4]
 800147a:	687a      	ldr	r2, [r7, #4]
 800147c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800147e:	429a      	cmp	r2, r3
 8001480:	dbe5      	blt.n	800144e <gpio_port_config+0x66>

	}


}
 8001482:	bf00      	nop
 8001484:	3708      	adds	r7, #8
 8001486:	46bd      	mov	sp, r7
 8001488:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 800148c:	b004      	add	sp, #16
 800148e:	4770      	bx	lr
 8001490:	40020000 	.word	0x40020000
 8001494:	40023800 	.word	0x40023800
 8001498:	40020400 	.word	0x40020400
 800149c:	40020800 	.word	0x40020800
 80014a0:	40020c00 	.word	0x40020c00

080014a4 <I2C_enable>:

#include "I2C_Library.h"


void I2C_enable()
{
 80014a4:	b590      	push	{r4, r7, lr}
 80014a6:	b093      	sub	sp, #76	; 0x4c
 80014a8:	af06      	add	r7, sp, #24
	// I2C will not work unless the config_clock_50MHz(); is used before enabling I2C.
	int SCL = 6;
 80014aa:	2306      	movs	r3, #6
 80014ac:	62fb      	str	r3, [r7, #44]	; 0x2c
	int SDA = 7;
 80014ae:	2307      	movs	r3, #7
 80014b0:	62bb      	str	r3, [r7, #40]	; 0x28

	// PORTB alternate mode setup pin 6 and 7
	GPIO_TYPE myI2C;
	myI2C.port = PORTB;
 80014b2:	4b22      	ldr	r3, [pc, #136]	; (800153c <I2C_enable+0x98>)
 80014b4:	607b      	str	r3, [r7, #4]
	myI2C.mode = ALT_MODE;
 80014b6:	2302      	movs	r3, #2
 80014b8:	60fb      	str	r3, [r7, #12]

	myI2C.speed = SPEED_LOW;
 80014ba:	2300      	movs	r3, #0
 80014bc:	61bb      	str	r3, [r7, #24]
	myI2C.alt_func = AF4;
 80014be:	2304      	movs	r3, #4
 80014c0:	61fb      	str	r3, [r7, #28]
	gpio_port_config(myI2C,(int []) {SCL,SDA},2);
 80014c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80014c4:	623b      	str	r3, [r7, #32]
 80014c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80014c8:	627b      	str	r3, [r7, #36]	; 0x24
 80014ca:	2302      	movs	r3, #2
 80014cc:	9304      	str	r3, [sp, #16]
 80014ce:	f107 0320 	add.w	r3, r7, #32
 80014d2:	9303      	str	r3, [sp, #12]
 80014d4:	466c      	mov	r4, sp
 80014d6:	f107 0314 	add.w	r3, r7, #20
 80014da:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80014de:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80014e2:	1d3b      	adds	r3, r7, #4
 80014e4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80014e6:	f7ff ff7f 	bl	80013e8 <gpio_port_config>

	// Enabling clock for I2C
	RCC->APB1ENR |=RCC_APB1ENR_I2C1EN;
 80014ea:	4a15      	ldr	r2, [pc, #84]	; (8001540 <I2C_enable+0x9c>)
 80014ec:	4b14      	ldr	r3, [pc, #80]	; (8001540 <I2C_enable+0x9c>)
 80014ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014f0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80014f4:	6413      	str	r3, [r2, #64]	; 0x40


	// The APB clock frequency is 50 MHz.
	I2C1->CR2 |= 0b110010;
 80014f6:	4a13      	ldr	r2, [pc, #76]	; (8001544 <I2C_enable+0xa0>)
 80014f8:	4b12      	ldr	r3, [pc, #72]	; (8001544 <I2C_enable+0xa0>)
 80014fa:	685b      	ldr	r3, [r3, #4]
 80014fc:	f043 0332 	orr.w	r3, r3, #50	; 0x32
 8001500:	6053      	str	r3, [r2, #4]
	// Standard I2C master mode
	I2C1->CCR &= ~I2C_CCR_FS;
 8001502:	4a10      	ldr	r2, [pc, #64]	; (8001544 <I2C_enable+0xa0>)
 8001504:	4b0f      	ldr	r3, [pc, #60]	; (8001544 <I2C_enable+0xa0>)
 8001506:	69db      	ldr	r3, [r3, #28]
 8001508:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800150c:	61d3      	str	r3, [r2, #28]
	// Clock control register as 100 kHZ for an APB frequency of 50 MHz.
	// (2*100khz)^-1 = RCC*(1/50Mhz)
	I2C1->CCR |= 250;
 800150e:	4a0d      	ldr	r2, [pc, #52]	; (8001544 <I2C_enable+0xa0>)
 8001510:	4b0c      	ldr	r3, [pc, #48]	; (8001544 <I2C_enable+0xa0>)
 8001512:	69db      	ldr	r3, [r3, #28]
 8001514:	f043 03fa 	orr.w	r3, r3, #250	; 0xfa
 8001518:	61d3      	str	r3, [r2, #28]
	// Maximum rise time. In standard mode, the maximum SCL rise time is 1000ns. We have 50MHz apb freq
	// which is 20ns. 1000/20 +1 = 51
	I2C1->TRISE |= 51;
 800151a:	4a0a      	ldr	r2, [pc, #40]	; (8001544 <I2C_enable+0xa0>)
 800151c:	4b09      	ldr	r3, [pc, #36]	; (8001544 <I2C_enable+0xa0>)
 800151e:	6a1b      	ldr	r3, [r3, #32]
 8001520:	f043 0333 	orr.w	r3, r3, #51	; 0x33
 8001524:	6213      	str	r3, [r2, #32]

	// Peripheral Enable
	I2C1->CR1 |= I2C_CR1_PE;
 8001526:	4a07      	ldr	r2, [pc, #28]	; (8001544 <I2C_enable+0xa0>)
 8001528:	4b06      	ldr	r3, [pc, #24]	; (8001544 <I2C_enable+0xa0>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	f043 0301 	orr.w	r3, r3, #1
 8001530:	6013      	str	r3, [r2, #0]
}
 8001532:	bf00      	nop
 8001534:	3734      	adds	r7, #52	; 0x34
 8001536:	46bd      	mov	sp, r7
 8001538:	bd90      	pop	{r4, r7, pc}
 800153a:	bf00      	nop
 800153c:	40020400 	.word	0x40020400
 8001540:	40023800 	.word	0x40023800
 8001544:	40005400 	.word	0x40005400

08001548 <I2C_addressWrite>:




void I2C_addressWrite(uint8_t i2c_address)
{
 8001548:	b480      	push	{r7}
 800154a:	b083      	sub	sp, #12
 800154c:	af00      	add	r7, sp, #0
 800154e:	4603      	mov	r3, r0
 8001550:	71fb      	strb	r3, [r7, #7]

	I2C1->DR = (i2c_address<<1) & 0b11111110; //lsb is 0 (Reset), therefore master is in transmitter mode
 8001552:	4a0c      	ldr	r2, [pc, #48]	; (8001584 <I2C_addressWrite+0x3c>)
 8001554:	79fb      	ldrb	r3, [r7, #7]
 8001556:	005b      	lsls	r3, r3, #1
 8001558:	b2db      	uxtb	r3, r3
 800155a:	6113      	str	r3, [r2, #16]


	// EV6
	while(!(I2C1->SR1 & I2C_SR1_ADDR));
 800155c:	bf00      	nop
 800155e:	4b09      	ldr	r3, [pc, #36]	; (8001584 <I2C_addressWrite+0x3c>)
 8001560:	695b      	ldr	r3, [r3, #20]
 8001562:	f003 0302 	and.w	r3, r3, #2
 8001566:	2b00      	cmp	r3, #0
 8001568:	d0f9      	beq.n	800155e <I2C_addressWrite+0x16>
	while(!(I2C1->SR2 & I2C_SR2_BUSY));
 800156a:	bf00      	nop
 800156c:	4b05      	ldr	r3, [pc, #20]	; (8001584 <I2C_addressWrite+0x3c>)
 800156e:	699b      	ldr	r3, [r3, #24]
 8001570:	f003 0302 	and.w	r3, r3, #2
 8001574:	2b00      	cmp	r3, #0
 8001576:	d0f9      	beq.n	800156c <I2C_addressWrite+0x24>

}
 8001578:	bf00      	nop
 800157a:	370c      	adds	r7, #12
 800157c:	46bd      	mov	sp, r7
 800157e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001582:	4770      	bx	lr
 8001584:	40005400 	.word	0x40005400

08001588 <I2C_data>:

void I2C_data(uint8_t i2c_data)
{
 8001588:	b480      	push	{r7}
 800158a:	b083      	sub	sp, #12
 800158c:	af00      	add	r7, sp, #0
 800158e:	4603      	mov	r3, r0
 8001590:	71fb      	strb	r3, [r7, #7]
		I2C1->DR = i2c_data;
 8001592:	4a08      	ldr	r2, [pc, #32]	; (80015b4 <I2C_data+0x2c>)
 8001594:	79fb      	ldrb	r3, [r7, #7]
 8001596:	6113      	str	r3, [r2, #16]
		while(!(I2C1->SR1 & I2C_SR1_TXE));
 8001598:	bf00      	nop
 800159a:	4b06      	ldr	r3, [pc, #24]	; (80015b4 <I2C_data+0x2c>)
 800159c:	695b      	ldr	r3, [r3, #20]
 800159e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d0f9      	beq.n	800159a <I2C_data+0x12>

}
 80015a6:	bf00      	nop
 80015a8:	370c      	adds	r7, #12
 80015aa:	46bd      	mov	sp, r7
 80015ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b0:	4770      	bx	lr
 80015b2:	bf00      	nop
 80015b4:	40005400 	.word	0x40005400

080015b8 <I2C_stop>:

void I2C_stop()
{
 80015b8:	b480      	push	{r7}
 80015ba:	af00      	add	r7, sp, #0
	while (!(I2C1->SR1 & I2C_SR1_BTF)); // Byte transfer finished succeeded
 80015bc:	bf00      	nop
 80015be:	4b08      	ldr	r3, [pc, #32]	; (80015e0 <I2C_stop+0x28>)
 80015c0:	695b      	ldr	r3, [r3, #20]
 80015c2:	f003 0304 	and.w	r3, r3, #4
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d0f9      	beq.n	80015be <I2C_stop+0x6>
	I2C1->CR1 |= I2C_CR1_STOP;
 80015ca:	4a05      	ldr	r2, [pc, #20]	; (80015e0 <I2C_stop+0x28>)
 80015cc:	4b04      	ldr	r3, [pc, #16]	; (80015e0 <I2C_stop+0x28>)
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80015d4:	6013      	str	r3, [r2, #0]

}
 80015d6:	bf00      	nop
 80015d8:	46bd      	mov	sp, r7
 80015da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015de:	4770      	bx	lr
 80015e0:	40005400 	.word	0x40005400

080015e4 <I2C_start>:


void I2C_start()
{
 80015e4:	b480      	push	{r7}
 80015e6:	af00      	add	r7, sp, #0
	//while(I2C1->SR2 & I2C_SR2_BUSY);// Unnecessary
	I2C1->CR1 |= I2C_CR1_START;
 80015e8:	4a08      	ldr	r2, [pc, #32]	; (800160c <I2C_start+0x28>)
 80015ea:	4b08      	ldr	r3, [pc, #32]	; (800160c <I2C_start+0x28>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015f2:	6013      	str	r3, [r2, #0]
	while(!(I2C1->SR1 & I2C_SR1_SB)); // keep waiting until the SB bit has been set
 80015f4:	bf00      	nop
 80015f6:	4b05      	ldr	r3, [pc, #20]	; (800160c <I2C_start+0x28>)
 80015f8:	695b      	ldr	r3, [r3, #20]
 80015fa:	f003 0301 	and.w	r3, r3, #1
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d0f9      	beq.n	80015f6 <I2C_start+0x12>
}
 8001602:	bf00      	nop
 8001604:	46bd      	mov	sp, r7
 8001606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160a:	4770      	bx	lr
 800160c:	40005400 	.word	0x40005400

08001610 <NVIC_EnableIRQ>:
{
 8001610:	b480      	push	{r7}
 8001612:	b083      	sub	sp, #12
 8001614:	af00      	add	r7, sp, #0
 8001616:	4603      	mov	r3, r0
 8001618:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800161a:	4909      	ldr	r1, [pc, #36]	; (8001640 <NVIC_EnableIRQ+0x30>)
 800161c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001620:	095b      	lsrs	r3, r3, #5
 8001622:	79fa      	ldrb	r2, [r7, #7]
 8001624:	f002 021f 	and.w	r2, r2, #31
 8001628:	2001      	movs	r0, #1
 800162a:	fa00 f202 	lsl.w	r2, r0, r2
 800162e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001632:	bf00      	nop
 8001634:	370c      	adds	r7, #12
 8001636:	46bd      	mov	sp, r7
 8001638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163c:	4770      	bx	lr
 800163e:	bf00      	nop
 8001640:	e000e100 	.word	0xe000e100

08001644 <config_clock_50MHz>:
#include <Timer_Delay.h>

int Ticks=0;

void config_clock_50MHz(void)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	af00      	add	r7, sp, #0
	/* Enable HSI */
	RCC->CR |= ((uint32_t)RCC_CR_HSION);
 8001648:	4a4d      	ldr	r2, [pc, #308]	; (8001780 <config_clock_50MHz+0x13c>)
 800164a:	4b4d      	ldr	r3, [pc, #308]	; (8001780 <config_clock_50MHz+0x13c>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	f043 0301 	orr.w	r3, r3, #1
 8001652:	6013      	str	r3, [r2, #0]

	/* Wait for HSI to be ready */
	while ((RCC->CR & RCC_CR_HSIRDY) == 0){
 8001654:	bf00      	nop
 8001656:	4b4a      	ldr	r3, [pc, #296]	; (8001780 <config_clock_50MHz+0x13c>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	f003 0302 	and.w	r3, r3, #2
 800165e:	2b00      	cmp	r3, #0
 8001660:	d0f9      	beq.n	8001656 <config_clock_50MHz+0x12>
	  // Nop
	}

	/* Set HSI as the System Clock */
	RCC->CFGR = RCC_CFGR_SW_HSI;
 8001662:	4b47      	ldr	r3, [pc, #284]	; (8001780 <config_clock_50MHz+0x13c>)
 8001664:	2200      	movs	r2, #0
 8001666:	609a      	str	r2, [r3, #8]

	/* Wait for HSI to be used for the system clock */
	while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI){
 8001668:	bf00      	nop
 800166a:	4b45      	ldr	r3, [pc, #276]	; (8001780 <config_clock_50MHz+0x13c>)
 800166c:	689b      	ldr	r3, [r3, #8]
 800166e:	f003 030c 	and.w	r3, r3, #12
 8001672:	2b00      	cmp	r3, #0
 8001674:	d1f9      	bne.n	800166a <config_clock_50MHz+0x26>
	 // Nop
	}

	// some shit here //
	FLASH->ACR |= FLASH_ACR_PRFTEN;                          // Enable Prefetch Buffer
 8001676:	4a43      	ldr	r2, [pc, #268]	; (8001784 <config_clock_50MHz+0x140>)
 8001678:	4b42      	ldr	r3, [pc, #264]	; (8001784 <config_clock_50MHz+0x140>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001680:	6013      	str	r3, [r2, #0]
	FLASH->ACR |= FLASH_ACR_LATENCY;                         // Flash 1 wait state
 8001682:	4a40      	ldr	r2, [pc, #256]	; (8001784 <config_clock_50MHz+0x140>)
 8001684:	4b3f      	ldr	r3, [pc, #252]	; (8001784 <config_clock_50MHz+0x140>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	f043 030f 	orr.w	r3, r3, #15
 800168c:	6013      	str	r3, [r2, #0]
	RCC->APB1ENR |= RCC_APB1ENR_PWREN;                       // Enable the PWR APB1 Clock
 800168e:	4a3c      	ldr	r2, [pc, #240]	; (8001780 <config_clock_50MHz+0x13c>)
 8001690:	4b3b      	ldr	r3, [pc, #236]	; (8001780 <config_clock_50MHz+0x13c>)
 8001692:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001694:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001698:	6413      	str	r3, [r2, #64]	; 0x40
	PWR->CR = PWR_CR_VOS_0;                                  // Select the Voltage Range 1 (1.8V)
 800169a:	4b3b      	ldr	r3, [pc, #236]	; (8001788 <config_clock_50MHz+0x144>)
 800169c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80016a0:	601a      	str	r2, [r3, #0]
	while((PWR->CSR & PWR_CSR_VOSRDY ) != 0);
 80016a2:	bf00      	nop
 80016a4:	4b38      	ldr	r3, [pc, #224]	; (8001788 <config_clock_50MHz+0x144>)
 80016a6:	685b      	ldr	r3, [r3, #4]
 80016a8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d1f9      	bne.n	80016a4 <config_clock_50MHz+0x60>

	/* PLLCLK = (HSI * 4)/2 = 32 MHz */ //NAH
	RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC| RCC_PLLCFGR_PLLM |  RCC_PLLCFGR_PLLN);
 80016b0:	4933      	ldr	r1, [pc, #204]	; (8001780 <config_clock_50MHz+0x13c>)
 80016b2:	4b33      	ldr	r3, [pc, #204]	; (8001780 <config_clock_50MHz+0x13c>)
 80016b4:	685a      	ldr	r2, [r3, #4]
 80016b6:	4b35      	ldr	r3, [pc, #212]	; (800178c <config_clock_50MHz+0x148>)
 80016b8:	4013      	ands	r3, r2
 80016ba:	604b      	str	r3, [r1, #4]
	RCC->PLLCFGR |= (RCC_PLLCFGR_PLLSRC_HSI|RCC_PLLCFGR_PLLM_4 | (200<<6));
 80016bc:	4a30      	ldr	r2, [pc, #192]	; (8001780 <config_clock_50MHz+0x13c>)
 80016be:	4b30      	ldr	r3, [pc, #192]	; (8001780 <config_clock_50MHz+0x13c>)
 80016c0:	685b      	ldr	r3, [r3, #4]
 80016c2:	f443 5348 	orr.w	r3, r3, #12800	; 0x3200
 80016c6:	f043 0310 	orr.w	r3, r3, #16
 80016ca:	6053      	str	r3, [r2, #4]

	/* Peripheral Clock divisors */
	RCC->CFGR &= ~(0xF<<4); // Cleared 4 bits. HPRE[3:0] which are bits 4,5,6,7. This means  that the system clock is not divided
 80016cc:	4a2c      	ldr	r2, [pc, #176]	; (8001780 <config_clock_50MHz+0x13c>)
 80016ce:	4b2c      	ldr	r3, [pc, #176]	; (8001780 <config_clock_50MHz+0x13c>)
 80016d0:	689b      	ldr	r3, [r3, #8]
 80016d2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80016d6:	6093      	str	r3, [r2, #8]
	RCC->CFGR |= (0b1000<<4); // AHB system clock now divided by 2.
 80016d8:	4a29      	ldr	r2, [pc, #164]	; (8001780 <config_clock_50MHz+0x13c>)
 80016da:	4b29      	ldr	r3, [pc, #164]	; (8001780 <config_clock_50MHz+0x13c>)
 80016dc:	689b      	ldr	r3, [r3, #8]
 80016de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80016e2:	6093      	str	r3, [r2, #8]
	// HCLK is now 50 MHz



	// HCLK = SYSCLK
	RCC->CFGR &= ~(0x7<<10); // cleared 3 bits. PPRE1[2:0] which are bits 10,11,12
 80016e4:	4a26      	ldr	r2, [pc, #152]	; (8001780 <config_clock_50MHz+0x13c>)
 80016e6:	4b26      	ldr	r3, [pc, #152]	; (8001780 <config_clock_50MHz+0x13c>)
 80016e8:	689b      	ldr	r3, [r3, #8]
 80016ea:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 80016ee:	6093      	str	r3, [r2, #8]
	//RCC->CFGR |= (0b100<<10); // Set as 101, which means the AHB clock is divided by 2. APB1. 50mhz


	RCC->CFGR &= ~(0x7<<13); // Cleared 3 bits. PPRE2[2:0] which are bits 13,14,15
 80016f0:	4a23      	ldr	r2, [pc, #140]	; (8001780 <config_clock_50MHz+0x13c>)
 80016f2:	4b23      	ldr	r3, [pc, #140]	; (8001780 <config_clock_50MHz+0x13c>)
 80016f4:	689b      	ldr	r3, [r3, #8]
 80016f6:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80016fa:	6093      	str	r3, [r2, #8]


	// the commented out apb1 apb2 means not divided.

	/* Enable PLL */
	 RCC->CR &= ~RCC_CR_PLLON;       /* Disable PLL */
 80016fc:	4a20      	ldr	r2, [pc, #128]	; (8001780 <config_clock_50MHz+0x13c>)
 80016fe:	4b20      	ldr	r3, [pc, #128]	; (8001780 <config_clock_50MHz+0x13c>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001706:	6013      	str	r3, [r2, #0]
	 RCC->CR |= RCC_CR_PLLON;        /* Enable PLL     */
 8001708:	4a1d      	ldr	r2, [pc, #116]	; (8001780 <config_clock_50MHz+0x13c>)
 800170a:	4b1d      	ldr	r3, [pc, #116]	; (8001780 <config_clock_50MHz+0x13c>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001712:	6013      	str	r3, [r2, #0]

	   /* Wait until the PLL is ready */
	 while((RCC->CR & RCC_CR_PLLRDY) == 0){
 8001714:	bf00      	nop
 8001716:	4b1a      	ldr	r3, [pc, #104]	; (8001780 <config_clock_50MHz+0x13c>)
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800171e:	2b00      	cmp	r3, #0
 8001720:	d0f9      	beq.n	8001716 <config_clock_50MHz+0xd2>
	       //Nop
	   }

	   /* Select PLL as system Clock */
	 RCC->CFGR &= ~RCC_CFGR_SW;            /* Clear */
 8001722:	4a17      	ldr	r2, [pc, #92]	; (8001780 <config_clock_50MHz+0x13c>)
 8001724:	4b16      	ldr	r3, [pc, #88]	; (8001780 <config_clock_50MHz+0x13c>)
 8001726:	689b      	ldr	r3, [r3, #8]
 8001728:	f023 0303 	bic.w	r3, r3, #3
 800172c:	6093      	str	r3, [r2, #8]
	 RCC->CFGR |=  RCC_CFGR_SW_PLL;    /* Set   */
 800172e:	4a14      	ldr	r2, [pc, #80]	; (8001780 <config_clock_50MHz+0x13c>)
 8001730:	4b13      	ldr	r3, [pc, #76]	; (8001780 <config_clock_50MHz+0x13c>)
 8001732:	689b      	ldr	r3, [r3, #8]
 8001734:	f043 0302 	orr.w	r3, r3, #2
 8001738:	6093      	str	r3, [r2, #8]

	   /* Wait for PLL to become system core clock */
	 while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_PLL){
 800173a:	bf00      	nop
 800173c:	4b10      	ldr	r3, [pc, #64]	; (8001780 <config_clock_50MHz+0x13c>)
 800173e:	689b      	ldr	r3, [r3, #8]
 8001740:	f003 030c 	and.w	r3, r3, #12
 8001744:	2b08      	cmp	r3, #8
 8001746:	d1f9      	bne.n	800173c <config_clock_50MHz+0xf8>




	//************************* configuring for milisecond delay
	 RCC->APB1ENR |= RCC_APB1ENR_TIM4EN;
 8001748:	4a0d      	ldr	r2, [pc, #52]	; (8001780 <config_clock_50MHz+0x13c>)
 800174a:	4b0d      	ldr	r3, [pc, #52]	; (8001780 <config_clock_50MHz+0x13c>)
 800174c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800174e:	f043 0304 	orr.w	r3, r3, #4
 8001752:	6413      	str	r3, [r2, #64]	; 0x40
	 TIM4->PSC = 50;
 8001754:	4b0e      	ldr	r3, [pc, #56]	; (8001790 <config_clock_50MHz+0x14c>)
 8001756:	2232      	movs	r2, #50	; 0x32
 8001758:	629a      	str	r2, [r3, #40]	; 0x28
	 TIM4->ARR = 1000;
 800175a:	4b0d      	ldr	r3, [pc, #52]	; (8001790 <config_clock_50MHz+0x14c>)
 800175c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001760:	62da      	str	r2, [r3, #44]	; 0x2c
	 TIM4->CR1 &= ~TIM_CR1_DIR; //Up counter. By default, but still good practice
 8001762:	4a0b      	ldr	r2, [pc, #44]	; (8001790 <config_clock_50MHz+0x14c>)
 8001764:	4b0a      	ldr	r3, [pc, #40]	; (8001790 <config_clock_50MHz+0x14c>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	f023 0310 	bic.w	r3, r3, #16
 800176c:	6013      	str	r3, [r2, #0]
	 //TIM4->CR1 |= TIM_CR1_URS; // Only up/down counter generates an update interrupt // good practice
	 TIM4->DIER = TIM_DIER_UIE; // Update interrupt enabled
 800176e:	4b08      	ldr	r3, [pc, #32]	; (8001790 <config_clock_50MHz+0x14c>)
 8001770:	2201      	movs	r2, #1
 8001772:	60da      	str	r2, [r3, #12]
	 NVIC_EnableIRQ(TIM4_IRQn);
 8001774:	201e      	movs	r0, #30
 8001776:	f7ff ff4b 	bl	8001610 <NVIC_EnableIRQ>

}
 800177a:	bf00      	nop
 800177c:	bd80      	pop	{r7, pc}
 800177e:	bf00      	nop
 8001780:	40023800 	.word	0x40023800
 8001784:	40023c00 	.word	0x40023c00
 8001788:	40007000 	.word	0x40007000
 800178c:	ffbf8000 	.word	0xffbf8000
 8001790:	40000800 	.word	0x40000800

08001794 <TIM4_IRQHandler>:


void TIM4_IRQHandler()
{
 8001794:	b480      	push	{r7}
 8001796:	af00      	add	r7, sp, #0

	Ticks++;
 8001798:	4b07      	ldr	r3, [pc, #28]	; (80017b8 <TIM4_IRQHandler+0x24>)
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	3301      	adds	r3, #1
 800179e:	4a06      	ldr	r2, [pc, #24]	; (80017b8 <TIM4_IRQHandler+0x24>)
 80017a0:	6013      	str	r3, [r2, #0]
	TIM4->SR &= ~TIM_SR_UIF; // cleared update interrupt
 80017a2:	4a06      	ldr	r2, [pc, #24]	; (80017bc <TIM4_IRQHandler+0x28>)
 80017a4:	4b05      	ldr	r3, [pc, #20]	; (80017bc <TIM4_IRQHandler+0x28>)
 80017a6:	691b      	ldr	r3, [r3, #16]
 80017a8:	f023 0301 	bic.w	r3, r3, #1
 80017ac:	6113      	str	r3, [r2, #16]

}
 80017ae:	bf00      	nop
 80017b0:	46bd      	mov	sp, r7
 80017b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b6:	4770      	bx	lr
 80017b8:	2000009c 	.word	0x2000009c
 80017bc:	40000800 	.word	0x40000800

080017c0 <delay_mS>:


void delay_mS(uint32_t mS)
{
 80017c0:	b480      	push	{r7}
 80017c2:	b083      	sub	sp, #12
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
		TIM4->CR1 |= TIM_CR1_CEN;
 80017c8:	4a0d      	ldr	r2, [pc, #52]	; (8001800 <delay_mS+0x40>)
 80017ca:	4b0d      	ldr	r3, [pc, #52]	; (8001800 <delay_mS+0x40>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f043 0301 	orr.w	r3, r3, #1
 80017d2:	6013      	str	r3, [r2, #0]
		Ticks = 0;
 80017d4:	4b0b      	ldr	r3, [pc, #44]	; (8001804 <delay_mS+0x44>)
 80017d6:	2200      	movs	r2, #0
 80017d8:	601a      	str	r2, [r3, #0]

		while(Ticks<mS);
 80017da:	bf00      	nop
 80017dc:	4b09      	ldr	r3, [pc, #36]	; (8001804 <delay_mS+0x44>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	461a      	mov	r2, r3
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	429a      	cmp	r2, r3
 80017e6:	d3f9      	bcc.n	80017dc <delay_mS+0x1c>

		TIM4->CR1 &= ~TIM_CR1_CEN;
 80017e8:	4a05      	ldr	r2, [pc, #20]	; (8001800 <delay_mS+0x40>)
 80017ea:	4b05      	ldr	r3, [pc, #20]	; (8001800 <delay_mS+0x40>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	f023 0301 	bic.w	r3, r3, #1
 80017f2:	6013      	str	r3, [r2, #0]

}
 80017f4:	bf00      	nop
 80017f6:	370c      	adds	r7, #12
 80017f8:	46bd      	mov	sp, r7
 80017fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fe:	4770      	bx	lr
 8001800:	40000800 	.word	0x40000800
 8001804:	2000009c 	.word	0x2000009c

08001808 <__libc_init_array>:
 8001808:	b570      	push	{r4, r5, r6, lr}
 800180a:	4e0d      	ldr	r6, [pc, #52]	; (8001840 <__libc_init_array+0x38>)
 800180c:	4c0d      	ldr	r4, [pc, #52]	; (8001844 <__libc_init_array+0x3c>)
 800180e:	1ba4      	subs	r4, r4, r6
 8001810:	10a4      	asrs	r4, r4, #2
 8001812:	2500      	movs	r5, #0
 8001814:	42a5      	cmp	r5, r4
 8001816:	d109      	bne.n	800182c <__libc_init_array+0x24>
 8001818:	4e0b      	ldr	r6, [pc, #44]	; (8001848 <__libc_init_array+0x40>)
 800181a:	4c0c      	ldr	r4, [pc, #48]	; (800184c <__libc_init_array+0x44>)
 800181c:	f000 f818 	bl	8001850 <_init>
 8001820:	1ba4      	subs	r4, r4, r6
 8001822:	10a4      	asrs	r4, r4, #2
 8001824:	2500      	movs	r5, #0
 8001826:	42a5      	cmp	r5, r4
 8001828:	d105      	bne.n	8001836 <__libc_init_array+0x2e>
 800182a:	bd70      	pop	{r4, r5, r6, pc}
 800182c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001830:	4798      	blx	r3
 8001832:	3501      	adds	r5, #1
 8001834:	e7ee      	b.n	8001814 <__libc_init_array+0xc>
 8001836:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800183a:	4798      	blx	r3
 800183c:	3501      	adds	r5, #1
 800183e:	e7f2      	b.n	8001826 <__libc_init_array+0x1e>
 8001840:	08001868 	.word	0x08001868
 8001844:	08001868 	.word	0x08001868
 8001848:	08001868 	.word	0x08001868
 800184c:	0800186c 	.word	0x0800186c

08001850 <_init>:
 8001850:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001852:	bf00      	nop
 8001854:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001856:	bc08      	pop	{r3}
 8001858:	469e      	mov	lr, r3
 800185a:	4770      	bx	lr

0800185c <_fini>:
 800185c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800185e:	bf00      	nop
 8001860:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001862:	bc08      	pop	{r3}
 8001864:	469e      	mov	lr, r3
 8001866:	4770      	bx	lr
