<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Lattice_Synthesis">
        <Message>
            <ID>35002000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>35001781</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>35921504</ID>
            <Severity>Info</Severity>
            <Dynamic></Dynamic>
            <Dynamic>E:/repositories/RTL_FPGA/VHDL/freq_divider/impl1</Dynamic>
        </Message>
        <Message>
            <ID>35921012</ID>
            <Severity>Info</Severity>
            <Dynamic>e:/repositories/rtl_fpga/vhdl/freq_divider/frequency_divider.vhd(5): </Dynamic>
            <Dynamic>freq_divider</Dynamic>
            <Navigation>e:/repositories/rtl_fpga/vhdl/freq_divider/frequency_divider.vhd</Navigation>
            <Navigation>5</Navigation>
        </Message>
        <Message>
            <ID>35921010</ID>
            <Severity>Info</Severity>
            <Dynamic>e:/repositories/rtl_fpga/vhdl/freq_divider/frequency_divider.vhd(15): </Dynamic>
            <Dynamic>behaviour</Dynamic>
            <Navigation>e:/repositories/rtl_fpga/vhdl/freq_divider/frequency_divider.vhd</Navigation>
            <Navigation>15</Navigation>
        </Message>
        <Message>
            <ID>35921303</ID>
            <Severity>Warning</Severity>
            <Dynamic>e:/repositories/rtl_fpga/vhdl/freq_divider/frequency_divider.vhd(41): </Dynamic>
            <Dynamic>10</Dynamic>
            <Dynamic>clockfrequency</Dynamic>
            <Navigation>e:/repositories/rtl_fpga/vhdl/freq_divider/frequency_divider.vhd</Navigation>
            <Navigation>41</Navigation>
        </Message>
        <Message>
            <ID>35921205</ID>
            <Severity>Warning</Severity>
            <Dynamic>e:/repositories/rtl_fpga/vhdl/freq_divider/frequency_divider.vhd(13): </Dynamic>
            <Dynamic>freq_divider</Dynamic>
            <Dynamic>behaviour</Dynamic>
            <Navigation>e:/repositories/rtl_fpga/vhdl/freq_divider/frequency_divider.vhd</Navigation>
            <Navigation>13</Navigation>
        </Message>
        <Message>
            <ID>35935013</ID>
            <Severity>Warning</Severity>
            <Dynamic>e:/repositories/rtl_fpga/vhdl/freq_divider/frequency_divider.vhd(56): </Dynamic>
            <Dynamic>pulse_out_32</Dynamic>
            <Navigation>e:/repositories/rtl_fpga/vhdl/freq_divider/frequency_divider.vhd</Navigation>
            <Navigation>56</Navigation>
        </Message>
        <Message>
            <ID>35002005</ID>
            <Severity>Warning</Severity>
            <Dynamic>clk</Dynamic>
        </Message>
        <Message>
            <ID>35002005</ID>
            <Severity>Warning</Severity>
            <Dynamic>c[3]</Dynamic>
        </Message>
        <Message>
            <ID>35002005</ID>
            <Severity>Warning</Severity>
            <Dynamic>c[2]</Dynamic>
        </Message>
        <Message>
            <ID>35002005</ID>
            <Severity>Warning</Severity>
            <Dynamic>c[1]</Dynamic>
        </Message>
        <Message>
            <ID>35002005</ID>
            <Severity>Warning</Severity>
            <Dynamic>c[0]</Dynamic>
        </Message>
        <Message>
            <ID>35002005</ID>
            <Severity>Warning</Severity>
            <Dynamic>nRst</Dynamic>
        </Message>
        <Message>
            <ID>35001611</ID>
            <Severity>Warning</Severity>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>clk</Dynamic>
            <Navigation>clk</Navigation>
        </Message>
        <Message>
            <ID>1166064</ID>
            <Severity>Warning</Severity>
            <Dynamic>input</Dynamic>
            <Dynamic>clk</Dynamic>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>c[3]</Dynamic>
            <Navigation>c[3]</Navigation>
        </Message>
        <Message>
            <ID>1166064</ID>
            <Severity>Warning</Severity>
            <Dynamic>input</Dynamic>
            <Dynamic>c[3]</Dynamic>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>c[2]</Dynamic>
            <Navigation>c[2]</Navigation>
        </Message>
        <Message>
            <ID>1166064</ID>
            <Severity>Warning</Severity>
            <Dynamic>input</Dynamic>
            <Dynamic>c[2]</Dynamic>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>c[1]</Dynamic>
            <Navigation>c[1]</Navigation>
        </Message>
        <Message>
            <ID>1166064</ID>
            <Severity>Warning</Severity>
            <Dynamic>input</Dynamic>
            <Dynamic>c[1]</Dynamic>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>c[0]</Dynamic>
            <Navigation>c[0]</Navigation>
        </Message>
        <Message>
            <ID>1166064</ID>
            <Severity>Warning</Severity>
            <Dynamic>input</Dynamic>
            <Dynamic>c[0]</Dynamic>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>nRst</Dynamic>
            <Navigation>nRst</Navigation>
        </Message>
        <Message>
            <ID>1166064</ID>
            <Severity>Warning</Severity>
            <Dynamic>input</Dynamic>
            <Dynamic>nRst</Dynamic>
        </Message>
        <Message>
            <ID>1163101</ID>
            <Severity>Warning</Severity>
            <Dynamic>12</Dynamic>
        </Message>
    </Task>
</BaliMessageLog>