
out/main.elf:     file format elf32-littlearm


Disassembly of section .vectortable:

00000000 <__vector_table>:
   0:	20000000 	andcs	r0, r0, r0
   4:	000008e5 	andeq	r0, r0, r5, ror #17
	...
  40:	000008dd 	ldrdeq	r0, [r0], -sp
  44:	000008dd 	ldrdeq	r0, [r0], -sp
  48:	000008dd 	ldrdeq	r0, [r0], -sp
  4c:	000008dd 	ldrdeq	r0, [r0], -sp
  50:	000008dd 	ldrdeq	r0, [r0], -sp
  54:	000008dd 	ldrdeq	r0, [r0], -sp
  58:	000008dd 	ldrdeq	r0, [r0], -sp
  5c:	000008dd 	ldrdeq	r0, [r0], -sp
  60:	000008dd 	ldrdeq	r0, [r0], -sp
  64:	000008dd 	ldrdeq	r0, [r0], -sp
  68:	000008dd 	ldrdeq	r0, [r0], -sp
  6c:	000008dd 	ldrdeq	r0, [r0], -sp
  70:	000008dd 	ldrdeq	r0, [r0], -sp
  74:	000008dd 	ldrdeq	r0, [r0], -sp
  78:	000008dd 	ldrdeq	r0, [r0], -sp
  7c:	000008dd 	ldrdeq	r0, [r0], -sp
  80:	000008dd 	ldrdeq	r0, [r0], -sp
  84:	000008dd 	ldrdeq	r0, [r0], -sp
  88:	000008dd 	ldrdeq	r0, [r0], -sp
  8c:	000008dd 	ldrdeq	r0, [r0], -sp
  90:	000008dd 	ldrdeq	r0, [r0], -sp
  94:	000008dd 	ldrdeq	r0, [r0], -sp
  98:	000008dd 	ldrdeq	r0, [r0], -sp
  9c:	000008dd 	ldrdeq	r0, [r0], -sp
  a0:	000008dd 	ldrdeq	r0, [r0], -sp
  a4:	000008dd 	ldrdeq	r0, [r0], -sp
  a8:	000008dd 	ldrdeq	r0, [r0], -sp
  ac:	000008dd 	ldrdeq	r0, [r0], -sp
  b0:	000008dd 	ldrdeq	r0, [r0], -sp
  b4:	000008dd 	ldrdeq	r0, [r0], -sp
  b8:	000008dd 	ldrdeq	r0, [r0], -sp
  bc:	000008dd 	ldrdeq	r0, [r0], -sp
  c0:	000008dd 	ldrdeq	r0, [r0], -sp
  c4:	000008dd 	ldrdeq	r0, [r0], -sp
  c8:	000008dd 	ldrdeq	r0, [r0], -sp
  cc:	000008dd 	ldrdeq	r0, [r0], -sp
  d0:	000008dd 	ldrdeq	r0, [r0], -sp
  d4:	000008dd 	ldrdeq	r0, [r0], -sp
  d8:	000008dd 	ldrdeq	r0, [r0], -sp
  dc:	000008dd 	ldrdeq	r0, [r0], -sp
  e0:	000008dd 	ldrdeq	r0, [r0], -sp
  e4:	000008dd 	ldrdeq	r0, [r0], -sp
  e8:	000008dd 	ldrdeq	r0, [r0], -sp
  ec:	000008dd 	ldrdeq	r0, [r0], -sp
  f0:	000008dd 	ldrdeq	r0, [r0], -sp
  f4:	000008dd 	ldrdeq	r0, [r0], -sp
  f8:	000008dd 	ldrdeq	r0, [r0], -sp
  fc:	000008dd 	ldrdeq	r0, [r0], -sp
 100:	000008dd 	ldrdeq	r0, [r0], -sp
 104:	000008dd 	ldrdeq	r0, [r0], -sp
 108:	000008dd 	ldrdeq	r0, [r0], -sp
 10c:	000008dd 	ldrdeq	r0, [r0], -sp
 110:	000008dd 	ldrdeq	r0, [r0], -sp
 114:	000008dd 	ldrdeq	r0, [r0], -sp
 118:	000008dd 	ldrdeq	r0, [r0], -sp
 11c:	000008dd 	ldrdeq	r0, [r0], -sp
 120:	000008dd 	ldrdeq	r0, [r0], -sp
 124:	000008dd 	ldrdeq	r0, [r0], -sp
 128:	000008dd 	ldrdeq	r0, [r0], -sp
 12c:	000008dd 	ldrdeq	r0, [r0], -sp
 130:	000008dd 	ldrdeq	r0, [r0], -sp
 134:	000008dd 	ldrdeq	r0, [r0], -sp
 138:	000008dd 	ldrdeq	r0, [r0], -sp
 13c:	000008dd 	ldrdeq	r0, [r0], -sp
 140:	000008dd 	ldrdeq	r0, [r0], -sp
 144:	000008dd 	ldrdeq	r0, [r0], -sp
 148:	000008dd 	ldrdeq	r0, [r0], -sp
 14c:	000008dd 	ldrdeq	r0, [r0], -sp
 150:	000008dd 	ldrdeq	r0, [r0], -sp
 154:	000008dd 	ldrdeq	r0, [r0], -sp
 158:	000008dd 	ldrdeq	r0, [r0], -sp
 15c:	000008dd 	ldrdeq	r0, [r0], -sp
 160:	000008dd 	ldrdeq	r0, [r0], -sp
 164:	000008dd 	ldrdeq	r0, [r0], -sp
 168:	000008dd 	ldrdeq	r0, [r0], -sp
 16c:	000008dd 	ldrdeq	r0, [r0], -sp
 170:	000008dd 	ldrdeq	r0, [r0], -sp
 174:	000008dd 	ldrdeq	r0, [r0], -sp
 178:	000008dd 	ldrdeq	r0, [r0], -sp
 17c:	000008dd 	ldrdeq	r0, [r0], -sp
 180:	000008dd 	ldrdeq	r0, [r0], -sp
 184:	000008dd 	ldrdeq	r0, [r0], -sp
 188:	000008dd 	ldrdeq	r0, [r0], -sp
 18c:	000008dd 	ldrdeq	r0, [r0], -sp
 190:	000008dd 	ldrdeq	r0, [r0], -sp
 194:	000008dd 	ldrdeq	r0, [r0], -sp
 198:	000008dd 	ldrdeq	r0, [r0], -sp
 19c:	000010ed 	andeq	r1, r0, sp, ror #1
 1a0:	00001111 	andeq	r1, r0, r1, lsl r1
 1a4:	00001135 	andeq	r1, r0, r5, lsr r1
 1a8:	00001159 	andeq	r1, r0, r9, asr r1
 1ac:	0000117d 	andeq	r1, r0, sp, ror r1
 1b0:	000008dd 	ldrdeq	r0, [r0], -sp
 1b4:	000008dd 	ldrdeq	r0, [r0], -sp
 1b8:	000008dd 	ldrdeq	r0, [r0], -sp
 1bc:	000008dd 	ldrdeq	r0, [r0], -sp
 1c0:	000008dd 	ldrdeq	r0, [r0], -sp
 1c4:	000008dd 	ldrdeq	r0, [r0], -sp
 1c8:	000008dd 	ldrdeq	r0, [r0], -sp
 1cc:	000008dd 	ldrdeq	r0, [r0], -sp
 1d0:	000008dd 	ldrdeq	r0, [r0], -sp
 1d4:	000008dd 	ldrdeq	r0, [r0], -sp
 1d8:	000008dd 	ldrdeq	r0, [r0], -sp
 1dc:	000008dd 	ldrdeq	r0, [r0], -sp
 1e0:	000008dd 	ldrdeq	r0, [r0], -sp
 1e4:	000008dd 	ldrdeq	r0, [r0], -sp
 1e8:	000008dd 	ldrdeq	r0, [r0], -sp
 1ec:	000008dd 	ldrdeq	r0, [r0], -sp
 1f0:	000008dd 	ldrdeq	r0, [r0], -sp
 1f4:	000008dd 	ldrdeq	r0, [r0], -sp
 1f8:	000008dd 	ldrdeq	r0, [r0], -sp
 1fc:	000008dd 	ldrdeq	r0, [r0], -sp
 200:	000008dd 	ldrdeq	r0, [r0], -sp
 204:	000008dd 	ldrdeq	r0, [r0], -sp
 208:	000008dd 	ldrdeq	r0, [r0], -sp
 20c:	000008dd 	ldrdeq	r0, [r0], -sp
 210:	000008dd 	ldrdeq	r0, [r0], -sp
 214:	000008dd 	ldrdeq	r0, [r0], -sp
 218:	000008dd 	ldrdeq	r0, [r0], -sp
 21c:	000008dd 	ldrdeq	r0, [r0], -sp
 220:	000008dd 	ldrdeq	r0, [r0], -sp
 224:	000008dd 	ldrdeq	r0, [r0], -sp
 228:	000008dd 	ldrdeq	r0, [r0], -sp
 22c:	000008dd 	ldrdeq	r0, [r0], -sp
 230:	000008dd 	ldrdeq	r0, [r0], -sp
 234:	000008dd 	ldrdeq	r0, [r0], -sp
 238:	000008dd 	ldrdeq	r0, [r0], -sp
 23c:	000008dd 	ldrdeq	r0, [r0], -sp
 240:	000008dd 	ldrdeq	r0, [r0], -sp
 244:	000008dd 	ldrdeq	r0, [r0], -sp
 248:	000008dd 	ldrdeq	r0, [r0], -sp
 24c:	000008dd 	ldrdeq	r0, [r0], -sp
 250:	000008dd 	ldrdeq	r0, [r0], -sp
 254:	000008dd 	ldrdeq	r0, [r0], -sp
 258:	000008dd 	ldrdeq	r0, [r0], -sp
 25c:	000008dd 	ldrdeq	r0, [r0], -sp
 260:	000008dd 	ldrdeq	r0, [r0], -sp
 264:	000008dd 	ldrdeq	r0, [r0], -sp
 268:	000008dd 	ldrdeq	r0, [r0], -sp
 26c:	000008dd 	ldrdeq	r0, [r0], -sp
 270:	000008dd 	ldrdeq	r0, [r0], -sp
 274:	000008dd 	ldrdeq	r0, [r0], -sp
 278:	000008dd 	ldrdeq	r0, [r0], -sp
 27c:	000008dd 	ldrdeq	r0, [r0], -sp
 280:	000008dd 	ldrdeq	r0, [r0], -sp
 284:	000008dd 	ldrdeq	r0, [r0], -sp
 288:	000008dd 	ldrdeq	r0, [r0], -sp
 28c:	000008dd 	ldrdeq	r0, [r0], -sp
 290:	000008dd 	ldrdeq	r0, [r0], -sp
 294:	000008dd 	ldrdeq	r0, [r0], -sp
 298:	000008dd 	ldrdeq	r0, [r0], -sp
 29c:	000008dd 	ldrdeq	r0, [r0], -sp
 2a0:	000008dd 	ldrdeq	r0, [r0], -sp
 2a4:	000008dd 	ldrdeq	r0, [r0], -sp
 2a8:	000008dd 	ldrdeq	r0, [r0], -sp
 2ac:	000008dd 	ldrdeq	r0, [r0], -sp
 2b0:	000008dd 	ldrdeq	r0, [r0], -sp
 2b4:	000008dd 	ldrdeq	r0, [r0], -sp
 2b8:	000008dd 	ldrdeq	r0, [r0], -sp
 2bc:	000008dd 	ldrdeq	r0, [r0], -sp
 2c0:	000008dd 	ldrdeq	r0, [r0], -sp
 2c4:	000008dd 	ldrdeq	r0, [r0], -sp
 2c8:	000008dd 	ldrdeq	r0, [r0], -sp
 2cc:	000008dd 	ldrdeq	r0, [r0], -sp
 2d0:	000008dd 	ldrdeq	r0, [r0], -sp
 2d4:	000008dd 	ldrdeq	r0, [r0], -sp
 2d8:	000008dd 	ldrdeq	r0, [r0], -sp
 2dc:	000008dd 	ldrdeq	r0, [r0], -sp
 2e0:	000008dd 	ldrdeq	r0, [r0], -sp
 2e4:	000008dd 	ldrdeq	r0, [r0], -sp
 2e8:	000008dd 	ldrdeq	r0, [r0], -sp
 2ec:	000008dd 	ldrdeq	r0, [r0], -sp
 2f0:	000008dd 	ldrdeq	r0, [r0], -sp
 2f4:	000008dd 	ldrdeq	r0, [r0], -sp
 2f8:	000008dd 	ldrdeq	r0, [r0], -sp
 2fc:	000008dd 	ldrdeq	r0, [r0], -sp
 300:	000008dd 	ldrdeq	r0, [r0], -sp
 304:	000008dd 	ldrdeq	r0, [r0], -sp
 308:	000008dd 	ldrdeq	r0, [r0], -sp
 30c:	000008dd 	ldrdeq	r0, [r0], -sp
 310:	000008dd 	ldrdeq	r0, [r0], -sp
 314:	000008dd 	ldrdeq	r0, [r0], -sp
 318:	000008dd 	ldrdeq	r0, [r0], -sp
 31c:	000008dd 	ldrdeq	r0, [r0], -sp
 320:	000008dd 	ldrdeq	r0, [r0], -sp
 324:	000008dd 	ldrdeq	r0, [r0], -sp
 328:	000008dd 	ldrdeq	r0, [r0], -sp
 32c:	000008dd 	ldrdeq	r0, [r0], -sp
 330:	000008dd 	ldrdeq	r0, [r0], -sp
 334:	000008dd 	ldrdeq	r0, [r0], -sp
 338:	000008dd 	ldrdeq	r0, [r0], -sp
 33c:	000008dd 	ldrdeq	r0, [r0], -sp
 340:	000008dd 	ldrdeq	r0, [r0], -sp
 344:	000008dd 	ldrdeq	r0, [r0], -sp
 348:	000008dd 	ldrdeq	r0, [r0], -sp
 34c:	000008dd 	ldrdeq	r0, [r0], -sp
 350:	000008dd 	ldrdeq	r0, [r0], -sp
 354:	000008dd 	ldrdeq	r0, [r0], -sp
 358:	000008dd 	ldrdeq	r0, [r0], -sp
 35c:	000008dd 	ldrdeq	r0, [r0], -sp
 360:	000008dd 	ldrdeq	r0, [r0], -sp
 364:	000008dd 	ldrdeq	r0, [r0], -sp
 368:	000008dd 	ldrdeq	r0, [r0], -sp
 36c:	000008dd 	ldrdeq	r0, [r0], -sp
 370:	000008dd 	ldrdeq	r0, [r0], -sp
 374:	000008dd 	ldrdeq	r0, [r0], -sp
 378:	000008dd 	ldrdeq	r0, [r0], -sp
 37c:	000008dd 	ldrdeq	r0, [r0], -sp
 380:	000008dd 	ldrdeq	r0, [r0], -sp
 384:	000008dd 	ldrdeq	r0, [r0], -sp
 388:	000008dd 	ldrdeq	r0, [r0], -sp
 38c:	000008dd 	ldrdeq	r0, [r0], -sp
 390:	000008dd 	ldrdeq	r0, [r0], -sp
 394:	000008dd 	ldrdeq	r0, [r0], -sp
 398:	000008dd 	ldrdeq	r0, [r0], -sp
 39c:	000008dd 	ldrdeq	r0, [r0], -sp
 3a0:	000008dd 	ldrdeq	r0, [r0], -sp
 3a4:	000008dd 	ldrdeq	r0, [r0], -sp
 3a8:	000008dd 	ldrdeq	r0, [r0], -sp
 3ac:	000008dd 	ldrdeq	r0, [r0], -sp
 3b0:	000008dd 	ldrdeq	r0, [r0], -sp
 3b4:	000008dd 	ldrdeq	r0, [r0], -sp
 3b8:	000008dd 	ldrdeq	r0, [r0], -sp
 3bc:	000008dd 	ldrdeq	r0, [r0], -sp
 3c0:	000008dd 	ldrdeq	r0, [r0], -sp
 3c4:	000008dd 	ldrdeq	r0, [r0], -sp
 3c8:	000008dd 	ldrdeq	r0, [r0], -sp
 3cc:	000008dd 	ldrdeq	r0, [r0], -sp
 3d0:	000008dd 	ldrdeq	r0, [r0], -sp
 3d4:	000008dd 	ldrdeq	r0, [r0], -sp
 3d8:	000008dd 	ldrdeq	r0, [r0], -sp
 3dc:	000008dd 	ldrdeq	r0, [r0], -sp
 3e0:	000008dd 	ldrdeq	r0, [r0], -sp
 3e4:	000008dd 	ldrdeq	r0, [r0], -sp
 3e8:	000008dd 	ldrdeq	r0, [r0], -sp
 3ec:	000008dd 	ldrdeq	r0, [r0], -sp
 3f0:	000008dd 	ldrdeq	r0, [r0], -sp
 3f4:	000008dd 	ldrdeq	r0, [r0], -sp
 3f8:	000008dd 	ldrdeq	r0, [r0], -sp
 3fc:	000008dd 	ldrdeq	r0, [r0], -sp
 400:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 404:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 408:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 40c:	fffffffe 			; <UNDEFINED> instruction: 0xfffffffe

Disassembly of section .text:

00000800 <main>:
void delay(void);

UART_InitTypeDef uart0_init_struct;

int main (void)
{
     800:	b580      	push	{r7, lr}
     802:	b082      	sub	sp, #8
     804:	af00      	add	r7, sp, #0
    char recv;

    uart_init();
     806:	f000 f81f 	bl	848 <uart_init>
    LPLD_UART_PutCharArr (UART0, "Input something:\r\n",18);
     80a:	f44f 4020 	mov.w	r0, #40960	; 0xa000
     80e:	f2c4 0006 	movt	r0, #16390	; 0x4006
     812:	f641 6158 	movw	r1, #7768	; 0x1e58
     816:	f2c0 0100 	movt	r1, #0
     81a:	f04f 0212 	mov.w	r2, #18
     81e:	f001 f8ff 	bl	1a20 <LPLD_UART_PutCharArr>
    while (1)
    {
        recv = LPLD_UART_GetChar (UART0);
     822:	f44f 4020 	mov.w	r0, #40960	; 0xa000
     826:	f2c4 0006 	movt	r0, #16390	; 0x4006
     82a:	f001 f8bb 	bl	19a4 <LPLD_UART_GetChar>
     82e:	4603      	mov	r3, r0
     830:	71fb      	strb	r3, [r7, #7]
        LPLD_UART_PutChar (UART0, recv);
     832:	79fb      	ldrb	r3, [r7, #7]
     834:	b25b      	sxtb	r3, r3
     836:	f44f 4020 	mov.w	r0, #40960	; 0xa000
     83a:	f2c4 0006 	movt	r0, #16390	; 0x4006
     83e:	4619      	mov	r1, r3
     840:	f001 f8d8 	bl	19f4 <LPLD_UART_PutChar>
        //LPLD_UART_PutCharArr (UART0, "Input something:\r\n",18);
    }
     844:	e7ed      	b.n	822 <main+0x22>
     846:	bf00      	nop

00000848 <uart_init>:
    return 0;
}

void uart_init(void)
{
     848:	b580      	push	{r7, lr}
     84a:	b082      	sub	sp, #8
     84c:	af02      	add	r7, sp, #8
    uart0_init_struct.UART_Uartx = UART0;
     84e:	f240 0314 	movw	r3, #20
     852:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     856:	f44f 4220 	mov.w	r2, #40960	; 0xa000
     85a:	f2c4 0206 	movt	r2, #16390	; 0x4006
     85e:	601a      	str	r2, [r3, #0]
    uart0_init_struct.UART_BaudRate = 9600;
     860:	f240 0314 	movw	r3, #20
     864:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     868:	f44f 5216 	mov.w	r2, #9600	; 0x2580
     86c:	605a      	str	r2, [r3, #4]
    uart0_init_struct.UART_RxPin = PTB16;
     86e:	f240 0314 	movw	r3, #20
     872:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     876:	f04f 0230 	mov.w	r2, #48	; 0x30
     87a:	725a      	strb	r2, [r3, #9]
    uart0_init_struct.UART_TxPin = PTB17;
     87c:	f240 0314 	movw	r3, #20
     880:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     884:	f04f 0231 	mov.w	r2, #49	; 0x31
     888:	721a      	strb	r2, [r3, #8]

    LPLD_UART_Init (uart0_init_struct);
     88a:	f240 0314 	movw	r3, #20
     88e:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     892:	691a      	ldr	r2, [r3, #16]
     894:	9200      	str	r2, [sp, #0]
     896:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
     898:	f000 fe16 	bl	14c8 <LPLD_UART_Init>
}
     89c:	46bd      	mov	sp, r7
     89e:	bd80      	pop	{r7, pc}

000008a0 <delay>:

void delay (void)
{
     8a0:	b480      	push	{r7}
     8a2:	b083      	sub	sp, #12
     8a4:	af00      	add	r7, sp, #0
    int x,i;
    for (x = 0xfff; x > 0; x--)
     8a6:	f640 73ff 	movw	r3, #4095	; 0xfff
     8aa:	607b      	str	r3, [r7, #4]
     8ac:	e00e      	b.n	8cc <delay+0x2c>
        for (i = 0xffff; i > 0; i--);
     8ae:	f64f 73ff 	movw	r3, #65535	; 0xffff
     8b2:	603b      	str	r3, [r7, #0]
     8b4:	e003      	b.n	8be <delay+0x1e>
     8b6:	683b      	ldr	r3, [r7, #0]
     8b8:	f103 33ff 	add.w	r3, r3, #4294967295
     8bc:	603b      	str	r3, [r7, #0]
     8be:	683b      	ldr	r3, [r7, #0]
     8c0:	2b00      	cmp	r3, #0
     8c2:	dcf8      	bgt.n	8b6 <delay+0x16>
}

void delay (void)
{
    int x,i;
    for (x = 0xfff; x > 0; x--)
     8c4:	687b      	ldr	r3, [r7, #4]
     8c6:	f103 33ff 	add.w	r3, r3, #4294967295
     8ca:	607b      	str	r3, [r7, #4]
     8cc:	687b      	ldr	r3, [r7, #4]
     8ce:	2b00      	cmp	r3, #0
     8d0:	dced      	bgt.n	8ae <delay+0xe>
        for (i = 0xffff; i > 0; i--);
    
}
     8d2:	f107 070c 	add.w	r7, r7, #12
     8d6:	46bd      	mov	sp, r7
     8d8:	bc80      	pop	{r7}
     8da:	4770      	bx	lr

000008dc <ADC0_IRQHandler>:
 * \param  void
 *
 * \return void
 */
void Default_Handler(void)
{
     8dc:	b480      	push	{r7}
     8de:	af00      	add	r7, sp, #0
  while (1);
     8e0:	e7fe      	b.n	8e0 <ADC0_IRQHandler+0x4>
     8e2:	bf00      	nop

000008e4 <Reset_Handler>:
 * \param  void
 *
 * \return void
 */
void Reset_Handler(void)
{
     8e4:	b580      	push	{r7, lr}
     8e6:	b082      	sub	sp, #8
     8e8:	af00      	add	r7, sp, #0
  unsigned char *source;
  unsigned char *destination;

  /* watchdog disable */
  *((volatile unsigned short *)0x4005200E) = 0xC520;
     8ea:	f242 030e 	movw	r3, #8206	; 0x200e
     8ee:	f2c4 0305 	movt	r3, #16389	; 0x4005
     8f2:	f24c 5220 	movw	r2, #50464	; 0xc520
     8f6:	801a      	strh	r2, [r3, #0]
  *((volatile unsigned short *)0x4005200E) = 0xD928;
     8f8:	f242 030e 	movw	r3, #8206	; 0x200e
     8fc:	f2c4 0305 	movt	r3, #16389	; 0x4005
     900:	f64d 1228 	movw	r2, #55592	; 0xd928
     904:	801a      	strh	r2, [r3, #0]
  *((volatile unsigned short *)0x40052000) = 0x01D2;
     906:	f44f 5300 	mov.w	r3, #8192	; 0x2000
     90a:	f2c4 0305 	movt	r3, #16389	; 0x4005
     90e:	f44f 72e9 	mov.w	r2, #466	; 0x1d2
     912:	801a      	strh	r2, [r3, #0]

  /* copy data values from ROM to RAM */
  source = (unsigned char *)&_etext;
     914:	f641 636c 	movw	r3, #7788	; 0x1e6c
     918:	f2c0 0300 	movt	r3, #0
     91c:	607b      	str	r3, [r7, #4]
  destination = (unsigned char *)&_sdata;
     91e:	f240 0300 	movw	r3, #0
     922:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     926:	603b      	str	r3, [r7, #0]
  while (destination < (unsigned char*)&_edata) {
     928:	e00b      	b.n	942 <Reset_Handler+0x5e>
    *(destination++) = *(source++);
     92a:	687b      	ldr	r3, [r7, #4]
     92c:	781a      	ldrb	r2, [r3, #0]
     92e:	683b      	ldr	r3, [r7, #0]
     930:	701a      	strb	r2, [r3, #0]
     932:	683b      	ldr	r3, [r7, #0]
     934:	f103 0301 	add.w	r3, r3, #1
     938:	603b      	str	r3, [r7, #0]
     93a:	687b      	ldr	r3, [r7, #4]
     93c:	f103 0301 	add.w	r3, r3, #1
     940:	607b      	str	r3, [r7, #4]
  *((volatile unsigned short *)0x40052000) = 0x01D2;

  /* copy data values from ROM to RAM */
  source = (unsigned char *)&_etext;
  destination = (unsigned char *)&_sdata;
  while (destination < (unsigned char*)&_edata) {
     942:	683a      	ldr	r2, [r7, #0]
     944:	f240 0314 	movw	r3, #20
     948:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     94c:	429a      	cmp	r2, r3
     94e:	d3ec      	bcc.n	92a <Reset_Handler+0x46>
    *(destination++) = *(source++);
  }

  /* clear bss section */
  source = (unsigned char *)&_sbss;
     950:	f240 0314 	movw	r3, #20
     954:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     958:	607b      	str	r3, [r7, #4]
  destination = (unsigned char *)&_ebss;
     95a:	f240 036c 	movw	r3, #108	; 0x6c
     95e:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     962:	603b      	str	r3, [r7, #0]
  while (source < destination ) {
     964:	e007      	b.n	976 <Reset_Handler+0x92>
    *source++ = 0;
     966:	687b      	ldr	r3, [r7, #4]
     968:	f04f 0200 	mov.w	r2, #0
     96c:	701a      	strb	r2, [r3, #0]
     96e:	687b      	ldr	r3, [r7, #4]
     970:	f103 0301 	add.w	r3, r3, #1
     974:	607b      	str	r3, [r7, #4]
  }

  /* clear bss section */
  source = (unsigned char *)&_sbss;
  destination = (unsigned char *)&_ebss;
  while (source < destination ) {
     976:	687a      	ldr	r2, [r7, #4]
     978:	683b      	ldr	r3, [r7, #0]
     97a:	429a      	cmp	r2, r3
     97c:	d3f3      	bcc.n	966 <Reset_Handler+0x82>
    *source++ = 0;
  }
 //进入系统初始化函数
  SystemInit();
     97e:	f000 f803 	bl	988 <SystemInit>
 //进入用户函数
  main();
     982:	f7ff ff3d 	bl	800 <main>

  while(1);
     986:	e7fe      	b.n	986 <Reset_Handler+0xa2>

00000988 <SystemInit>:
 * \param  void
 *
 * \return void
 */
void SystemInit(void)
{
     988:	b580      	push	{r7, lr}
     98a:	af00      	add	r7, sp, #0
  //使能所有IO口时钟
  SIM_SCGC5 |= (SIM_SCGC5_PORTA_MASK | SIM_SCGC5_PORTB_MASK
     98c:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
     990:	f2c4 0304 	movt	r3, #16388	; 0x4004
     994:	f44f 42e0 	mov.w	r2, #28672	; 0x7000
     998:	f2c4 0204 	movt	r2, #16388	; 0x4004
     99c:	f502 5281 	add.w	r2, r2, #4128	; 0x1020
     9a0:	f102 0218 	add.w	r2, r2, #24
     9a4:	6812      	ldr	r2, [r2, #0]
     9a6:	f442 5278 	orr.w	r2, r2, #15872	; 0x3e00
     9aa:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
     9ae:	f103 0318 	add.w	r3, r3, #24
     9b2:	601a      	str	r2, [r3, #0]
              | SIM_SCGC5_PORTC_MASK | SIM_SCGC5_PORTD_MASK
              | SIM_SCGC5_PORTE_MASK);
  //初始化各部分时钟：系统内核主频、总线时钟、FlexBus时钟、Flash时钟
  LPLD_PLL_Setup(CORE_CLK_MHZ);
     9b4:	f04f 0064 	mov.w	r0, #100	; 0x64
     9b8:	f000 fbf2 	bl	11a0 <LPLD_PLL_Setup>
  
  //更新内核主频
  SystemCoreClockUpdate();
     9bc:	f000 f85c 	bl	a78 <SystemCoreClockUpdate>
  
  //获取各部分时钟
  g_core_clock = SystemCoreClock;
     9c0:	f240 0300 	movw	r3, #0
     9c4:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     9c8:	681a      	ldr	r2, [r3, #0]
     9ca:	f240 0304 	movw	r3, #4
     9ce:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     9d2:	601a      	str	r2, [r3, #0]
  g_bus_clock = g_core_clock / ((uint32_t)((SIM_CLKDIV1 & SIM_CLKDIV1_OUTDIV2_MASK) >> SIM_CLKDIV1_OUTDIV2_SHIFT)+ 1u);
     9d4:	f240 0304 	movw	r3, #4
     9d8:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     9dc:	681a      	ldr	r2, [r3, #0]
     9de:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
     9e2:	f2c4 0304 	movt	r3, #16388	; 0x4004
     9e6:	f503 5382 	add.w	r3, r3, #4160	; 0x1040
     9ea:	f103 0304 	add.w	r3, r3, #4
     9ee:	681b      	ldr	r3, [r3, #0]
     9f0:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
     9f4:	ea4f 6313 	mov.w	r3, r3, lsr #24
     9f8:	f103 0301 	add.w	r3, r3, #1
     9fc:	fbb2 f2f3 	udiv	r2, r2, r3
     a00:	f240 0308 	movw	r3, #8
     a04:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     a08:	601a      	str	r2, [r3, #0]
  g_flexbus_clock =  g_core_clock / ((uint32_t)((SIM_CLKDIV1 & SIM_CLKDIV1_OUTDIV3_MASK) >> SIM_CLKDIV1_OUTDIV3_SHIFT)+ 1u);
     a0a:	f240 0304 	movw	r3, #4
     a0e:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     a12:	681a      	ldr	r2, [r3, #0]
     a14:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
     a18:	f2c4 0304 	movt	r3, #16388	; 0x4004
     a1c:	f503 5382 	add.w	r3, r3, #4160	; 0x1040
     a20:	f103 0304 	add.w	r3, r3, #4
     a24:	681b      	ldr	r3, [r3, #0]
     a26:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     a2a:	ea4f 5313 	mov.w	r3, r3, lsr #20
     a2e:	f103 0301 	add.w	r3, r3, #1
     a32:	fbb2 f2f3 	udiv	r2, r2, r3
     a36:	f240 0310 	movw	r3, #16
     a3a:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     a3e:	601a      	str	r2, [r3, #0]
  g_flash_clock =  g_core_clock / ((uint32_t)((SIM_CLKDIV1 & SIM_CLKDIV1_OUTDIV4_MASK) >> SIM_CLKDIV1_OUTDIV4_SHIFT)+ 1u);
     a40:	f240 0304 	movw	r3, #4
     a44:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     a48:	681a      	ldr	r2, [r3, #0]
     a4a:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
     a4e:	f2c4 0304 	movt	r3, #16388	; 0x4004
     a52:	f503 5382 	add.w	r3, r3, #4160	; 0x1040
     a56:	f103 0304 	add.w	r3, r3, #4
     a5a:	681b      	ldr	r3, [r3, #0]
     a5c:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
     a60:	ea4f 4313 	mov.w	r3, r3, lsr #16
     a64:	f103 0301 	add.w	r3, r3, #1
     a68:	fbb2 f2f3 	udiv	r2, r2, r3
     a6c:	f240 030c 	movw	r3, #12
     a70:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     a74:	601a      	str	r2, [r3, #0]
 
}
     a76:	bd80      	pop	{r7, pc}

00000a78 <SystemCoreClockUpdate>:
 *
 * @brief  更新全局变量SystemCoreClock的值，以便获取最新的系统内核频率。
 *         
 */
void SystemCoreClockUpdate (void) 
{
     a78:	b480      	push	{r7}
     a7a:	b083      	sub	sp, #12
     a7c:	af00      	add	r7, sp, #0
    uint32_t temp;
    temp =  CPU_XTAL_CLK_HZ *((uint32_t)(MCG_C6 & MCG_C6_VDIV_MASK) + 16u );
     a7e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
     a82:	f2c4 0306 	movt	r3, #16390	; 0x4006
     a86:	795b      	ldrb	r3, [r3, #5]
     a88:	b2db      	uxtb	r3, r3
     a8a:	f003 021f 	and.w	r2, r3, #31
     a8e:	f24f 0380 	movw	r3, #61568	; 0xf080
     a92:	f2c0 23fa 	movt	r3, #762	; 0x2fa
     a96:	fb03 f202 	mul.w	r2, r3, r2
     a9a:	f44f 6300 	mov.w	r3, #2048	; 0x800
     a9e:	f6c2 73af 	movt	r3, #12207	; 0x2faf
     aa2:	18d3      	adds	r3, r2, r3
     aa4:	607b      	str	r3, [r7, #4]
    temp = (uint32_t)(temp/((uint32_t)(MCG_C5 & MCG_C5_PRDIV_MASK) +1u ))/2;
     aa6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
     aaa:	f2c4 0306 	movt	r3, #16390	; 0x4006
     aae:	791b      	ldrb	r3, [r3, #4]
     ab0:	b2db      	uxtb	r3, r3
     ab2:	f003 0307 	and.w	r3, r3, #7
     ab6:	f103 0301 	add.w	r3, r3, #1
     aba:	687a      	ldr	r2, [r7, #4]
     abc:	fbb2 f3f3 	udiv	r3, r2, r3
     ac0:	ea4f 0353 	mov.w	r3, r3, lsr #1
     ac4:	607b      	str	r3, [r7, #4]
    SystemCoreClock = temp;
     ac6:	f240 0300 	movw	r3, #0
     aca:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     ace:	687a      	ldr	r2, [r7, #4]
     ad0:	601a      	str	r2, [r3, #0]
}
     ad2:	f107 070c 	add.w	r7, r7, #12
     ad6:	46bd      	mov	sp, r7
     ad8:	bc80      	pop	{r7}
     ada:	4770      	bx	lr

00000adc <enable_irq>:
/*
 * 使能中断
 */

void enable_irq (int irq)
{
     adc:	b480      	push	{r7}
     ade:	b085      	sub	sp, #20
     ae0:	af00      	add	r7, sp, #0
     ae2:	6078      	str	r0, [r7, #4]
    int div;
    if (irq > 105)
     ae4:	687b      	ldr	r3, [r7, #4]
     ae6:	2b69      	cmp	r3, #105	; 0x69
     ae8:	dd02      	ble.n	af0 <enable_irq+0x14>
        irq = 105;
     aea:	f04f 0369 	mov.w	r3, #105	; 0x69
     aee:	607b      	str	r3, [r7, #4]
    div = irq / 32;
     af0:	687b      	ldr	r3, [r7, #4]
     af2:	2b00      	cmp	r3, #0
     af4:	da01      	bge.n	afa <enable_irq+0x1e>
     af6:	f103 031f 	add.w	r3, r3, #31
     afa:	ea4f 1363 	mov.w	r3, r3, asr #5
     afe:	60fb      	str	r3, [r7, #12]
    switch (div)
     b00:	68fb      	ldr	r3, [r7, #12]
     b02:	2b03      	cmp	r3, #3
     b04:	f200 80a8 	bhi.w	c58 <enable_irq+0x17c>
     b08:	a201      	add	r2, pc, #4	; (adr r2, b10 <enable_irq+0x34>)
     b0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
     b0e:	bf00      	nop
     b10:	00000b21 	andeq	r0, r0, r1, lsr #22
     b14:	00000b6f 	andeq	r0, r0, pc, ror #22
     b18:	00000bbd 			; <UNDEFINED> instruction: 0x00000bbd
     b1c:	00000c0b 	andeq	r0, r0, fp, lsl #24
    {
        case 0x0:
            NVICICPR0 |= 1 << (irq & 0x1F);
     b20:	f44f 4361 	mov.w	r3, #57600	; 0xe100
     b24:	f2ce 0300 	movt	r3, #57344	; 0xe000
     b28:	f44f 4261 	mov.w	r2, #57600	; 0xe100
     b2c:	f2ce 0200 	movt	r2, #57344	; 0xe000
     b30:	f8d2 1180 	ldr.w	r1, [r2, #384]	; 0x180
     b34:	687a      	ldr	r2, [r7, #4]
     b36:	f002 021f 	and.w	r2, r2, #31
     b3a:	f04f 0001 	mov.w	r0, #1
     b3e:	fa00 f202 	lsl.w	r2, r0, r2
     b42:	430a      	orrs	r2, r1
     b44:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
            NVICISER0 |= 1 << (irq & 0x1F);
     b48:	f44f 4361 	mov.w	r3, #57600	; 0xe100
     b4c:	f2ce 0300 	movt	r3, #57344	; 0xe000
     b50:	f44f 4261 	mov.w	r2, #57600	; 0xe100
     b54:	f2ce 0200 	movt	r2, #57344	; 0xe000
     b58:	6811      	ldr	r1, [r2, #0]
     b5a:	687a      	ldr	r2, [r7, #4]
     b5c:	f002 021f 	and.w	r2, r2, #31
     b60:	f04f 0001 	mov.w	r0, #1
     b64:	fa00 f202 	lsl.w	r2, r0, r2
     b68:	430a      	orrs	r2, r1
     b6a:	601a      	str	r2, [r3, #0]
            break;
     b6c:	e074      	b.n	c58 <enable_irq+0x17c>
        case 0x1:
            NVICICPR1 |= 1 << (irq & 0x1F);
     b6e:	f44f 4361 	mov.w	r3, #57600	; 0xe100
     b72:	f2ce 0300 	movt	r3, #57344	; 0xe000
     b76:	f44f 4261 	mov.w	r2, #57600	; 0xe100
     b7a:	f2ce 0200 	movt	r2, #57344	; 0xe000
     b7e:	f8d2 1184 	ldr.w	r1, [r2, #388]	; 0x184
     b82:	687a      	ldr	r2, [r7, #4]
     b84:	f002 021f 	and.w	r2, r2, #31
     b88:	f04f 0001 	mov.w	r0, #1
     b8c:	fa00 f202 	lsl.w	r2, r0, r2
     b90:	430a      	orrs	r2, r1
     b92:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
            NVICISER1 |= 1 << (irq & 0x1F);
     b96:	f44f 4361 	mov.w	r3, #57600	; 0xe100
     b9a:	f2ce 0300 	movt	r3, #57344	; 0xe000
     b9e:	f44f 4261 	mov.w	r2, #57600	; 0xe100
     ba2:	f2ce 0200 	movt	r2, #57344	; 0xe000
     ba6:	6851      	ldr	r1, [r2, #4]
     ba8:	687a      	ldr	r2, [r7, #4]
     baa:	f002 021f 	and.w	r2, r2, #31
     bae:	f04f 0001 	mov.w	r0, #1
     bb2:	fa00 f202 	lsl.w	r2, r0, r2
     bb6:	430a      	orrs	r2, r1
     bb8:	605a      	str	r2, [r3, #4]
            break;
     bba:	e04d      	b.n	c58 <enable_irq+0x17c>
        case 0x2:
            NVICICPR2 |= 1 << (irq & 0x1F);
     bbc:	f44f 4361 	mov.w	r3, #57600	; 0xe100
     bc0:	f2ce 0300 	movt	r3, #57344	; 0xe000
     bc4:	f44f 4261 	mov.w	r2, #57600	; 0xe100
     bc8:	f2ce 0200 	movt	r2, #57344	; 0xe000
     bcc:	f8d2 1188 	ldr.w	r1, [r2, #392]	; 0x188
     bd0:	687a      	ldr	r2, [r7, #4]
     bd2:	f002 021f 	and.w	r2, r2, #31
     bd6:	f04f 0001 	mov.w	r0, #1
     bda:	fa00 f202 	lsl.w	r2, r0, r2
     bde:	430a      	orrs	r2, r1
     be0:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
            NVICISER2 |= 1 << (irq & 0x1F);
     be4:	f44f 4361 	mov.w	r3, #57600	; 0xe100
     be8:	f2ce 0300 	movt	r3, #57344	; 0xe000
     bec:	f44f 4261 	mov.w	r2, #57600	; 0xe100
     bf0:	f2ce 0200 	movt	r2, #57344	; 0xe000
     bf4:	6891      	ldr	r1, [r2, #8]
     bf6:	687a      	ldr	r2, [r7, #4]
     bf8:	f002 021f 	and.w	r2, r2, #31
     bfc:	f04f 0001 	mov.w	r0, #1
     c00:	fa00 f202 	lsl.w	r2, r0, r2
     c04:	430a      	orrs	r2, r1
     c06:	609a      	str	r2, [r3, #8]
            break;
     c08:	e026      	b.n	c58 <enable_irq+0x17c>
        case 0x3:
            NVICICPR3 |= 1 << (irq & 0x1F);
     c0a:	f44f 4361 	mov.w	r3, #57600	; 0xe100
     c0e:	f2ce 0300 	movt	r3, #57344	; 0xe000
     c12:	f44f 4261 	mov.w	r2, #57600	; 0xe100
     c16:	f2ce 0200 	movt	r2, #57344	; 0xe000
     c1a:	f8d2 118c 	ldr.w	r1, [r2, #396]	; 0x18c
     c1e:	687a      	ldr	r2, [r7, #4]
     c20:	f002 021f 	and.w	r2, r2, #31
     c24:	f04f 0001 	mov.w	r0, #1
     c28:	fa00 f202 	lsl.w	r2, r0, r2
     c2c:	430a      	orrs	r2, r1
     c2e:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
            NVICISER3 |= 1 << (irq & 0x1F);
     c32:	f44f 4361 	mov.w	r3, #57600	; 0xe100
     c36:	f2ce 0300 	movt	r3, #57344	; 0xe000
     c3a:	f44f 4261 	mov.w	r2, #57600	; 0xe100
     c3e:	f2ce 0200 	movt	r2, #57344	; 0xe000
     c42:	68d1      	ldr	r1, [r2, #12]
     c44:	687a      	ldr	r2, [r7, #4]
     c46:	f002 021f 	and.w	r2, r2, #31
     c4a:	f04f 0001 	mov.w	r0, #1
     c4e:	fa00 f202 	lsl.w	r2, r0, r2
     c52:	430a      	orrs	r2, r1
     c54:	60da      	str	r2, [r3, #12]
            break;
     c56:	bf00      	nop
    }
}
     c58:	f107 0714 	add.w	r7, r7, #20
     c5c:	46bd      	mov	sp, r7
     c5e:	bc80      	pop	{r7}
     c60:	4770      	bx	lr
     c62:	bf00      	nop

00000c64 <disable_irq>:
/*
 * 关闭中断
 */

void disable_irq (int irq)
{
     c64:	b480      	push	{r7}
     c66:	b085      	sub	sp, #20
     c68:	af00      	add	r7, sp, #0
     c6a:	6078      	str	r0, [r7, #4]
    int div;
    if (irq > 105)
     c6c:	687b      	ldr	r3, [r7, #4]
     c6e:	2b69      	cmp	r3, #105	; 0x69
     c70:	dd02      	ble.n	c78 <disable_irq+0x14>
        irq = 105;
     c72:	f04f 0369 	mov.w	r3, #105	; 0x69
     c76:	607b      	str	r3, [r7, #4]
    div = irq / 32;
     c78:	687b      	ldr	r3, [r7, #4]
     c7a:	2b00      	cmp	r3, #0
     c7c:	da01      	bge.n	c82 <disable_irq+0x1e>
     c7e:	f103 031f 	add.w	r3, r3, #31
     c82:	ea4f 1363 	mov.w	r3, r3, asr #5
     c86:	60fb      	str	r3, [r7, #12]
    switch (div)
     c88:	68fb      	ldr	r3, [r7, #12]
     c8a:	2b03      	cmp	r3, #3
     c8c:	d85e      	bhi.n	d4c <disable_irq+0xe8>
     c8e:	a201      	add	r2, pc, #4	; (adr r2, c94 <disable_irq+0x30>)
     c90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
     c94:	00000ca5 	andeq	r0, r0, r5, lsr #25
     c98:	00000ccf 	andeq	r0, r0, pc, asr #25
     c9c:	00000cf9 	strdeq	r0, [r0], -r9
     ca0:	00000d23 	andeq	r0, r0, r3, lsr #26
    {
        case 0x0:
            NVICICPR0 |= 1 << (irq & 0x1F);
     ca4:	f44f 4361 	mov.w	r3, #57600	; 0xe100
     ca8:	f2ce 0300 	movt	r3, #57344	; 0xe000
     cac:	f44f 4261 	mov.w	r2, #57600	; 0xe100
     cb0:	f2ce 0200 	movt	r2, #57344	; 0xe000
     cb4:	f8d2 1180 	ldr.w	r1, [r2, #384]	; 0x180
     cb8:	687a      	ldr	r2, [r7, #4]
     cba:	f002 021f 	and.w	r2, r2, #31
     cbe:	f04f 0001 	mov.w	r0, #1
     cc2:	fa00 f202 	lsl.w	r2, r0, r2
     cc6:	430a      	orrs	r2, r1
     cc8:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
            break;
     ccc:	e03e      	b.n	d4c <disable_irq+0xe8>
        case 0x1:
            NVICICPR1 |= 1 << (irq & 0x1F);
     cce:	f44f 4361 	mov.w	r3, #57600	; 0xe100
     cd2:	f2ce 0300 	movt	r3, #57344	; 0xe000
     cd6:	f44f 4261 	mov.w	r2, #57600	; 0xe100
     cda:	f2ce 0200 	movt	r2, #57344	; 0xe000
     cde:	f8d2 1184 	ldr.w	r1, [r2, #388]	; 0x184
     ce2:	687a      	ldr	r2, [r7, #4]
     ce4:	f002 021f 	and.w	r2, r2, #31
     ce8:	f04f 0001 	mov.w	r0, #1
     cec:	fa00 f202 	lsl.w	r2, r0, r2
     cf0:	430a      	orrs	r2, r1
     cf2:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
            break;
     cf6:	e029      	b.n	d4c <disable_irq+0xe8>
        case 0x2:
            NVICICPR2 |= 1 << (irq & 0x1F);
     cf8:	f44f 4361 	mov.w	r3, #57600	; 0xe100
     cfc:	f2ce 0300 	movt	r3, #57344	; 0xe000
     d00:	f44f 4261 	mov.w	r2, #57600	; 0xe100
     d04:	f2ce 0200 	movt	r2, #57344	; 0xe000
     d08:	f8d2 1188 	ldr.w	r1, [r2, #392]	; 0x188
     d0c:	687a      	ldr	r2, [r7, #4]
     d0e:	f002 021f 	and.w	r2, r2, #31
     d12:	f04f 0001 	mov.w	r0, #1
     d16:	fa00 f202 	lsl.w	r2, r0, r2
     d1a:	430a      	orrs	r2, r1
     d1c:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
            break;
     d20:	e014      	b.n	d4c <disable_irq+0xe8>
        case 0x3:
            NVICICPR3 |= 1 << (irq & 0x1F);
     d22:	f44f 4361 	mov.w	r3, #57600	; 0xe100
     d26:	f2ce 0300 	movt	r3, #57344	; 0xe000
     d2a:	f44f 4261 	mov.w	r2, #57600	; 0xe100
     d2e:	f2ce 0200 	movt	r2, #57344	; 0xe000
     d32:	f8d2 118c 	ldr.w	r1, [r2, #396]	; 0x18c
     d36:	687a      	ldr	r2, [r7, #4]
     d38:	f002 021f 	and.w	r2, r2, #31
     d3c:	f04f 0001 	mov.w	r0, #1
     d40:	fa00 f202 	lsl.w	r2, r0, r2
     d44:	430a      	orrs	r2, r1
     d46:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
            break;
     d4a:	bf00      	nop
    }
}
     d4c:	f107 0714 	add.w	r7, r7, #20
     d50:	46bd      	mov	sp, r7
     d52:	bc80      	pop	{r7}
     d54:	4770      	bx	lr
     d56:	bf00      	nop

00000d58 <MOS_GPIO_Init>:
 * \param gpio_init_structure
 * \return 0--配置失败
 *         1--配置成功
 */
int8 MOS_GPIO_Init(GPIO_InitTypeDef gpio_init_structure)
{
     d58:	b084      	sub	sp, #16
     d5a:	b480      	push	{r7}
     d5c:	b087      	sub	sp, #28
     d5e:	af00      	add	r7, sp, #0
     d60:	f107 0c20 	add.w	ip, r7, #32
     d64:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    uint8 i;

    PORT_MemMapPtr portx;
    uint32 pcr = PORT_PCR_MUX(1)
                |gpio_init_structure.GPIO_PinControl;
     d68:	6abb      	ldr	r3, [r7, #40]	; 0x28
int8 MOS_GPIO_Init(GPIO_InitTypeDef gpio_init_structure)
{
    uint8 i;

    PORT_MemMapPtr portx;
    uint32 pcr = PORT_PCR_MUX(1)
     d6a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
     d6e:	60fb      	str	r3, [r7, #12]
                |gpio_init_structure.GPIO_PinControl;
    GPIO_MemMapPtr ptx = gpio_init_structure.GPIO_PTx;
     d70:	6a3b      	ldr	r3, [r7, #32]
     d72:	60bb      	str	r3, [r7, #8]
    uint32 pins = gpio_init_structure.GPIO_Pins;
     d74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     d76:	607b      	str	r3, [r7, #4]
    uint8 dir = gpio_init_structure.GPIO_Dir;
     d78:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
     d7c:	70fb      	strb	r3, [r7, #3]
    uint8 output = gpio_init_structure.GPIO_Output;
     d7e:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
     d82:	70bb      	strb	r3, [r7, #2]
    //GPIO_ISR_CALLBACK isr_func = gpio_init_structure.GPIO_Isr;
    

    if  (ptx == PTA)
     d84:	68ba      	ldr	r2, [r7, #8]
     d86:	f44f 4370 	mov.w	r3, #61440	; 0xf000
     d8a:	f2c4 030f 	movt	r3, #16399	; 0x400f
     d8e:	429a      	cmp	r2, r3
     d90:	d105      	bne.n	d9e <MOS_GPIO_Init+0x46>
        portx = PORTA_BASE_PTR;
     d92:	f44f 4310 	mov.w	r3, #36864	; 0x9000
     d96:	f2c4 0304 	movt	r3, #16388	; 0x4004
     d9a:	613b      	str	r3, [r7, #16]
     d9c:	e043      	b.n	e26 <MOS_GPIO_Init+0xce>
    else if (ptx == PTB)
     d9e:	68ba      	ldr	r2, [r7, #8]
     da0:	f24f 0340 	movw	r3, #61504	; 0xf040
     da4:	f2c4 030f 	movt	r3, #16399	; 0x400f
     da8:	429a      	cmp	r2, r3
     daa:	d105      	bne.n	db8 <MOS_GPIO_Init+0x60>
        portx = PORTB_BASE_PTR;
     dac:	f44f 4320 	mov.w	r3, #40960	; 0xa000
     db0:	f2c4 0304 	movt	r3, #16388	; 0x4004
     db4:	613b      	str	r3, [r7, #16]
     db6:	e036      	b.n	e26 <MOS_GPIO_Init+0xce>
    else if (ptx == PTC)
     db8:	68ba      	ldr	r2, [r7, #8]
     dba:	f24f 0380 	movw	r3, #61568	; 0xf080
     dbe:	f2c4 030f 	movt	r3, #16399	; 0x400f
     dc2:	429a      	cmp	r2, r3
     dc4:	d105      	bne.n	dd2 <MOS_GPIO_Init+0x7a>
        portx = PORTC_BASE_PTR;
     dc6:	f44f 4330 	mov.w	r3, #45056	; 0xb000
     dca:	f2c4 0304 	movt	r3, #16388	; 0x4004
     dce:	613b      	str	r3, [r7, #16]
     dd0:	e029      	b.n	e26 <MOS_GPIO_Init+0xce>
    else if (ptx == PTD)
     dd2:	68ba      	ldr	r2, [r7, #8]
     dd4:	f24f 03c0 	movw	r3, #61632	; 0xf0c0
     dd8:	f2c4 030f 	movt	r3, #16399	; 0x400f
     ddc:	429a      	cmp	r2, r3
     dde:	d105      	bne.n	dec <MOS_GPIO_Init+0x94>
        portx = PORTD_BASE_PTR;
     de0:	f44f 4340 	mov.w	r3, #49152	; 0xc000
     de4:	f2c4 0304 	movt	r3, #16388	; 0x4004
     de8:	613b      	str	r3, [r7, #16]
     dea:	e01c      	b.n	e26 <MOS_GPIO_Init+0xce>
    else if (ptx == PTE)
     dec:	68ba      	ldr	r2, [r7, #8]
     dee:	f44f 4371 	mov.w	r3, #61696	; 0xf100
     df2:	f2c4 030f 	movt	r3, #16399	; 0x400f
     df6:	429a      	cmp	r2, r3
     df8:	d105      	bne.n	e06 <MOS_GPIO_Init+0xae>
        portx = PORTE_BASE_PTR;
     dfa:	f44f 4350 	mov.w	r3, #53248	; 0xd000
     dfe:	f2c4 0304 	movt	r3, #16388	; 0x4004
     e02:	613b      	str	r3, [r7, #16]
     e04:	e00f      	b.n	e26 <MOS_GPIO_Init+0xce>
    else if (ptx == PTF)
     e06:	68ba      	ldr	r2, [r7, #8]
     e08:	f24f 1340 	movw	r3, #61760	; 0xf140
     e0c:	f2c4 030f 	movt	r3, #16399	; 0x400f
     e10:	429a      	cmp	r2, r3
     e12:	d105      	bne.n	e20 <MOS_GPIO_Init+0xc8>
        portx = PORTF_BASE_PTR;
     e14:	f44f 4360 	mov.w	r3, #57344	; 0xe000
     e18:	f2c4 0304 	movt	r3, #16388	; 0x4004
     e1c:	613b      	str	r3, [r7, #16]
     e1e:	e002      	b.n	e26 <MOS_GPIO_Init+0xce>
    else
        return 0;
     e20:	f04f 0300 	mov.w	r3, #0
     e24:	e032      	b.n	e8c <MOS_GPIO_Init+0x134>
    
    if (dir == DIR_OUTPUT)
     e26:	78fb      	ldrb	r3, [r7, #3]
     e28:	2b01      	cmp	r3, #1
     e2a:	d10d      	bne.n	e48 <MOS_GPIO_Init+0xf0>
    {
        ptx->PDDR = pins;
     e2c:	68bb      	ldr	r3, [r7, #8]
     e2e:	687a      	ldr	r2, [r7, #4]
     e30:	615a      	str	r2, [r3, #20]
        if (output == OUTPUT_H)
     e32:	78bb      	ldrb	r3, [r7, #2]
     e34:	2b01      	cmp	r3, #1
     e36:	d103      	bne.n	e40 <MOS_GPIO_Init+0xe8>
            ptx->PSOR = pins;
     e38:	68bb      	ldr	r3, [r7, #8]
     e3a:	687a      	ldr	r2, [r7, #4]
     e3c:	605a      	str	r2, [r3, #4]
     e3e:	e00b      	b.n	e58 <MOS_GPIO_Init+0x100>
        else
            ptx->PCOR = pins;
     e40:	68bb      	ldr	r3, [r7, #8]
     e42:	687a      	ldr	r2, [r7, #4]
     e44:	609a      	str	r2, [r3, #8]
     e46:	e007      	b.n	e58 <MOS_GPIO_Init+0x100>
    }
    else
    {
        ptx->PDDR &= ~(pins);
     e48:	68bb      	ldr	r3, [r7, #8]
     e4a:	695a      	ldr	r2, [r3, #20]
     e4c:	687b      	ldr	r3, [r7, #4]
     e4e:	ea6f 0303 	mvn.w	r3, r3
     e52:	401a      	ands	r2, r3
     e54:	68bb      	ldr	r3, [r7, #8]
     e56:	615a      	str	r2, [r3, #20]
    }
    //配置所选引脚的控制寄存器
    for (i =0; i < 32; i++)
     e58:	f04f 0300 	mov.w	r3, #0
     e5c:	75fb      	strb	r3, [r7, #23]
     e5e:	e010      	b.n	e82 <MOS_GPIO_Init+0x12a>
    {
        if (pins&(1ul<<i))
     e60:	7dfb      	ldrb	r3, [r7, #23]
     e62:	687a      	ldr	r2, [r7, #4]
     e64:	fa22 f303 	lsr.w	r3, r2, r3
     e68:	f003 0301 	and.w	r3, r3, #1
     e6c:	2b00      	cmp	r3, #0
     e6e:	d004      	beq.n	e7a <MOS_GPIO_Init+0x122>
            portx->PCR[i] = pcr;
     e70:	7dfa      	ldrb	r2, [r7, #23]
     e72:	693b      	ldr	r3, [r7, #16]
     e74:	68f9      	ldr	r1, [r7, #12]
     e76:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    else
    {
        ptx->PDDR &= ~(pins);
    }
    //配置所选引脚的控制寄存器
    for (i =0; i < 32; i++)
     e7a:	7dfb      	ldrb	r3, [r7, #23]
     e7c:	f103 0301 	add.w	r3, r3, #1
     e80:	75fb      	strb	r3, [r7, #23]
     e82:	7dfb      	ldrb	r3, [r7, #23]
     e84:	2b1f      	cmp	r3, #31
     e86:	d9eb      	bls.n	e60 <MOS_GPIO_Init+0x108>
    {
        if (pins&(1ul<<i))
            portx->PCR[i] = pcr;
    }

    return 1;
     e88:	f04f 0301 	mov.w	r3, #1
     e8c:	b25b      	sxtb	r3, r3

}
     e8e:	4618      	mov	r0, r3
     e90:	f107 071c 	add.w	r7, r7, #28
     e94:	46bd      	mov	sp, r7
     e96:	bc80      	pop	{r7}
     e98:	b004      	add	sp, #16
     e9a:	4770      	bx	lr

00000e9c <MOS_GPIO_EnableIrq>:
 *    0--配置错误
 *    1--配置成功
 *
 */
uint8 MOS_GPIO_EnableIrq(GPIO_InitTypeDef gpio_init_structure)
{
     e9c:	b084      	sub	sp, #16
     e9e:	b580      	push	{r7, lr}
     ea0:	b082      	sub	sp, #8
     ea2:	af00      	add	r7, sp, #0
     ea4:	f107 0c10 	add.w	ip, r7, #16
     ea8:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    GPIO_MemMapPtr ptx = gpio_init_structure.GPIO_PTx;
     eac:	693b      	ldr	r3, [r7, #16]
     eae:	607b      	str	r3, [r7, #4]
    GPIO_ISR_CALLBACK isr_func = gpio_init_structure.GPIO_Isr;
     eb0:	6a3b      	ldr	r3, [r7, #32]
     eb2:	603b      	str	r3, [r7, #0]
    
    if (isr_func == NULL)
     eb4:	683b      	ldr	r3, [r7, #0]
     eb6:	2b00      	cmp	r3, #0
     eb8:	d102      	bne.n	ec0 <MOS_GPIO_EnableIrq+0x24>
        return 0;
     eba:	f04f 0300 	mov.w	r3, #0
     ebe:	e05e      	b.n	f7e <MOS_GPIO_EnableIrq+0xe2>
    if (ptx == PTA)
     ec0:	687a      	ldr	r2, [r7, #4]
     ec2:	f44f 4370 	mov.w	r3, #61440	; 0xf000
     ec6:	f2c4 030f 	movt	r3, #16399	; 0x400f
     eca:	429a      	cmp	r2, r3
     ecc:	d10a      	bne.n	ee4 <MOS_GPIO_EnableIrq+0x48>
    {
        enable_irq(87);
     ece:	f04f 0057 	mov.w	r0, #87	; 0x57
     ed2:	f7ff fe03 	bl	adc <enable_irq>
        GPIO_ISR[0] = isr_func;
     ed6:	f240 0328 	movw	r3, #40	; 0x28
     eda:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     ede:	683a      	ldr	r2, [r7, #0]
     ee0:	601a      	str	r2, [r3, #0]
     ee2:	e04a      	b.n	f7a <MOS_GPIO_EnableIrq+0xde>
    }
    else if (ptx == PTB)
     ee4:	687a      	ldr	r2, [r7, #4]
     ee6:	f24f 0340 	movw	r3, #61504	; 0xf040
     eea:	f2c4 030f 	movt	r3, #16399	; 0x400f
     eee:	429a      	cmp	r2, r3
     ef0:	d10a      	bne.n	f08 <MOS_GPIO_EnableIrq+0x6c>
    {
        enable_irq(88);
     ef2:	f04f 0058 	mov.w	r0, #88	; 0x58
     ef6:	f7ff fdf1 	bl	adc <enable_irq>
        GPIO_ISR[1] = isr_func;
     efa:	f240 0328 	movw	r3, #40	; 0x28
     efe:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     f02:	683a      	ldr	r2, [r7, #0]
     f04:	605a      	str	r2, [r3, #4]
     f06:	e038      	b.n	f7a <MOS_GPIO_EnableIrq+0xde>
    }
    else if (ptx == PTC)
     f08:	687a      	ldr	r2, [r7, #4]
     f0a:	f24f 0380 	movw	r3, #61568	; 0xf080
     f0e:	f2c4 030f 	movt	r3, #16399	; 0x400f
     f12:	429a      	cmp	r2, r3
     f14:	d10a      	bne.n	f2c <MOS_GPIO_EnableIrq+0x90>
    {
        enable_irq(89);
     f16:	f04f 0059 	mov.w	r0, #89	; 0x59
     f1a:	f7ff fddf 	bl	adc <enable_irq>
        GPIO_ISR[2] = isr_func;
     f1e:	f240 0328 	movw	r3, #40	; 0x28
     f22:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     f26:	683a      	ldr	r2, [r7, #0]
     f28:	609a      	str	r2, [r3, #8]
     f2a:	e026      	b.n	f7a <MOS_GPIO_EnableIrq+0xde>
    }
    else if (ptx == PTD)
     f2c:	687a      	ldr	r2, [r7, #4]
     f2e:	f24f 03c0 	movw	r3, #61632	; 0xf0c0
     f32:	f2c4 030f 	movt	r3, #16399	; 0x400f
     f36:	429a      	cmp	r2, r3
     f38:	d10a      	bne.n	f50 <MOS_GPIO_EnableIrq+0xb4>
    {
        enable_irq(90);
     f3a:	f04f 005a 	mov.w	r0, #90	; 0x5a
     f3e:	f7ff fdcd 	bl	adc <enable_irq>
        GPIO_ISR[3] = isr_func;
     f42:	f240 0328 	movw	r3, #40	; 0x28
     f46:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     f4a:	683a      	ldr	r2, [r7, #0]
     f4c:	60da      	str	r2, [r3, #12]
     f4e:	e014      	b.n	f7a <MOS_GPIO_EnableIrq+0xde>
    }
    else if (ptx == PTE)
     f50:	687a      	ldr	r2, [r7, #4]
     f52:	f44f 4371 	mov.w	r3, #61696	; 0xf100
     f56:	f2c4 030f 	movt	r3, #16399	; 0x400f
     f5a:	429a      	cmp	r2, r3
     f5c:	d10a      	bne.n	f74 <MOS_GPIO_EnableIrq+0xd8>
    {
        enable_irq(91);
     f5e:	f04f 005b 	mov.w	r0, #91	; 0x5b
     f62:	f7ff fdbb 	bl	adc <enable_irq>
        GPIO_ISR[4] = isr_func;
     f66:	f240 0328 	movw	r3, #40	; 0x28
     f6a:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     f6e:	683a      	ldr	r2, [r7, #0]
     f70:	611a      	str	r2, [r3, #16]
     f72:	e002      	b.n	f7a <MOS_GPIO_EnableIrq+0xde>
    }
    else
        return 0;
     f74:	f04f 0300 	mov.w	r3, #0
     f78:	e001      	b.n	f7e <MOS_GPIO_EnableIrq+0xe2>
    return 1;
     f7a:	f04f 0301 	mov.w	r3, #1
}
     f7e:	4618      	mov	r0, r3
     f80:	f107 0708 	add.w	r7, r7, #8
     f84:	46bd      	mov	sp, r7
     f86:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
     f8a:	b004      	add	sp, #16
     f8c:	4770      	bx	lr
     f8e:	bf00      	nop

00000f90 <MOS_GPIO_DisableIrq>:
 *    0--配置错误
 *    1--配置成功
 *
 */
uint8 MOS_GPIO_DisableIrq(GPIO_InitTypeDef gpio_init_structure)
{
     f90:	b084      	sub	sp, #16
     f92:	b480      	push	{r7}
     f94:	b085      	sub	sp, #20
     f96:	af00      	add	r7, sp, #0
     f98:	f107 0c18 	add.w	ip, r7, #24
     f9c:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    uint8 i;
    GPIO_MemMapPtr ptx = gpio_init_structure.GPIO_PTx;
     fa0:	69bb      	ldr	r3, [r7, #24]
     fa2:	607b      	str	r3, [r7, #4]
    PORT_MemMapPtr portx;
    uint32 pins = gpio_init_structure.GPIO_Pins;
     fa4:	69fb      	ldr	r3, [r7, #28]
     fa6:	603b      	str	r3, [r7, #0]
 
    if  (ptx == PTA)
     fa8:	687a      	ldr	r2, [r7, #4]
     faa:	f44f 4370 	mov.w	r3, #61440	; 0xf000
     fae:	f2c4 030f 	movt	r3, #16399	; 0x400f
     fb2:	429a      	cmp	r2, r3
     fb4:	d105      	bne.n	fc2 <MOS_GPIO_DisableIrq+0x32>
        portx = PORTA_BASE_PTR;
     fb6:	f44f 4310 	mov.w	r3, #36864	; 0x9000
     fba:	f2c4 0304 	movt	r3, #16388	; 0x4004
     fbe:	60bb      	str	r3, [r7, #8]
     fc0:	e043      	b.n	104a <MOS_GPIO_DisableIrq+0xba>
    else if (ptx == PTB)
     fc2:	687a      	ldr	r2, [r7, #4]
     fc4:	f24f 0340 	movw	r3, #61504	; 0xf040
     fc8:	f2c4 030f 	movt	r3, #16399	; 0x400f
     fcc:	429a      	cmp	r2, r3
     fce:	d105      	bne.n	fdc <MOS_GPIO_DisableIrq+0x4c>
        portx = PORTB_BASE_PTR;
     fd0:	f44f 4320 	mov.w	r3, #40960	; 0xa000
     fd4:	f2c4 0304 	movt	r3, #16388	; 0x4004
     fd8:	60bb      	str	r3, [r7, #8]
     fda:	e036      	b.n	104a <MOS_GPIO_DisableIrq+0xba>
    else if (ptx == PTC)
     fdc:	687a      	ldr	r2, [r7, #4]
     fde:	f24f 0380 	movw	r3, #61568	; 0xf080
     fe2:	f2c4 030f 	movt	r3, #16399	; 0x400f
     fe6:	429a      	cmp	r2, r3
     fe8:	d105      	bne.n	ff6 <MOS_GPIO_DisableIrq+0x66>
        portx = PORTC_BASE_PTR;
     fea:	f44f 4330 	mov.w	r3, #45056	; 0xb000
     fee:	f2c4 0304 	movt	r3, #16388	; 0x4004
     ff2:	60bb      	str	r3, [r7, #8]
     ff4:	e029      	b.n	104a <MOS_GPIO_DisableIrq+0xba>
    else if (ptx == PTD)
     ff6:	687a      	ldr	r2, [r7, #4]
     ff8:	f24f 03c0 	movw	r3, #61632	; 0xf0c0
     ffc:	f2c4 030f 	movt	r3, #16399	; 0x400f
    1000:	429a      	cmp	r2, r3
    1002:	d105      	bne.n	1010 <MOS_GPIO_DisableIrq+0x80>
        portx = PORTD_BASE_PTR;
    1004:	f44f 4340 	mov.w	r3, #49152	; 0xc000
    1008:	f2c4 0304 	movt	r3, #16388	; 0x4004
    100c:	60bb      	str	r3, [r7, #8]
    100e:	e01c      	b.n	104a <MOS_GPIO_DisableIrq+0xba>
    else if (ptx == PTE)
    1010:	687a      	ldr	r2, [r7, #4]
    1012:	f44f 4371 	mov.w	r3, #61696	; 0xf100
    1016:	f2c4 030f 	movt	r3, #16399	; 0x400f
    101a:	429a      	cmp	r2, r3
    101c:	d105      	bne.n	102a <MOS_GPIO_DisableIrq+0x9a>
        portx = PORTE_BASE_PTR;
    101e:	f44f 4350 	mov.w	r3, #53248	; 0xd000
    1022:	f2c4 0304 	movt	r3, #16388	; 0x4004
    1026:	60bb      	str	r3, [r7, #8]
    1028:	e00f      	b.n	104a <MOS_GPIO_DisableIrq+0xba>
    else if (ptx == PTF)
    102a:	687a      	ldr	r2, [r7, #4]
    102c:	f24f 1340 	movw	r3, #61760	; 0xf140
    1030:	f2c4 030f 	movt	r3, #16399	; 0x400f
    1034:	429a      	cmp	r2, r3
    1036:	d105      	bne.n	1044 <MOS_GPIO_DisableIrq+0xb4>
        portx = PORTF_BASE_PTR;
    1038:	f44f 4360 	mov.w	r3, #57344	; 0xe000
    103c:	f2c4 0304 	movt	r3, #16388	; 0x4004
    1040:	60bb      	str	r3, [r7, #8]
    1042:	e002      	b.n	104a <MOS_GPIO_DisableIrq+0xba>
    else
        return 0;
    1044:	f04f 0300 	mov.w	r3, #0
    1048:	e01e      	b.n	1088 <MOS_GPIO_DisableIrq+0xf8>
    //配置所选引脚的控制寄存器
    for (i =0; i < 32; i++)
    104a:	f04f 0300 	mov.w	r3, #0
    104e:	73fb      	strb	r3, [r7, #15]
    1050:	e015      	b.n	107e <MOS_GPIO_DisableIrq+0xee>
    {
        if (pins&(1ul<<i))
    1052:	7bfb      	ldrb	r3, [r7, #15]
    1054:	683a      	ldr	r2, [r7, #0]
    1056:	fa22 f303 	lsr.w	r3, r2, r3
    105a:	f003 0301 	and.w	r3, r3, #1
    105e:	2b00      	cmp	r3, #0
    1060:	d009      	beq.n	1076 <MOS_GPIO_DisableIrq+0xe6>
            portx->PCR[i] &= ~(PORT_PCR_IRQC_MASK);
    1062:	7bfa      	ldrb	r2, [r7, #15]
    1064:	7bf9      	ldrb	r1, [r7, #15]
    1066:	68bb      	ldr	r3, [r7, #8]
    1068:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    106c:	f423 2170 	bic.w	r1, r3, #983040	; 0xf0000
    1070:	68bb      	ldr	r3, [r7, #8]
    1072:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    else if (ptx == PTF)
        portx = PORTF_BASE_PTR;
    else
        return 0;
    //配置所选引脚的控制寄存器
    for (i =0; i < 32; i++)
    1076:	7bfb      	ldrb	r3, [r7, #15]
    1078:	f103 0301 	add.w	r3, r3, #1
    107c:	73fb      	strb	r3, [r7, #15]
    107e:	7bfb      	ldrb	r3, [r7, #15]
    1080:	2b1f      	cmp	r3, #31
    1082:	d9e6      	bls.n	1052 <MOS_GPIO_DisableIrq+0xc2>
    {
        if (pins&(1ul<<i))
            portx->PCR[i] &= ~(PORT_PCR_IRQC_MASK);
    }
    return 1;
    1084:	f04f 0301 	mov.w	r3, #1
}
    1088:	4618      	mov	r0, r3
    108a:	f107 0714 	add.w	r7, r7, #20
    108e:	46bd      	mov	sp, r7
    1090:	bc80      	pop	{r7}
    1092:	b004      	add	sp, #16
    1094:	4770      	bx	lr
    1096:	bf00      	nop

00001098 <MOS_GPIO_Output>:
 * /param ptx   --
 *        data32 --
 * /return 无
 */
void MOS_GPIO_Output(GPIO_MemMapPtr ptx, uint32 data32)
{
    1098:	b480      	push	{r7}
    109a:	b083      	sub	sp, #12
    109c:	af00      	add	r7, sp, #0
    109e:	6078      	str	r0, [r7, #4]
    10a0:	6039      	str	r1, [r7, #0]
    ptx->PDOR = data32;
    10a2:	687b      	ldr	r3, [r7, #4]
    10a4:	683a      	ldr	r2, [r7, #0]
    10a6:	601a      	str	r2, [r3, #0]
}
    10a8:	f107 070c 	add.w	r7, r7, #12
    10ac:	46bd      	mov	sp, r7
    10ae:	bc80      	pop	{r7}
    10b0:	4770      	bx	lr
    10b2:	bf00      	nop

000010b4 <MOS_GPIO_Toggle>:
 * /param ptx --
 *        data32 --
 * /return 无
 */
void MOS_GPIO_Toggle(GPIO_MemMapPtr ptx, uint32 data32)
{
    10b4:	b480      	push	{r7}
    10b6:	b083      	sub	sp, #12
    10b8:	af00      	add	r7, sp, #0
    10ba:	6078      	str	r0, [r7, #4]
    10bc:	6039      	str	r1, [r7, #0]
    ptx->PTOR = data32;
    10be:	687b      	ldr	r3, [r7, #4]
    10c0:	683a      	ldr	r2, [r7, #0]
    10c2:	60da      	str	r2, [r3, #12]
}
    10c4:	f107 070c 	add.w	r7, r7, #12
    10c8:	46bd      	mov	sp, r7
    10ca:	bc80      	pop	{r7}
    10cc:	4770      	bx	lr
    10ce:	bf00      	nop

000010d0 <MOS_GPIO_Input>:
 * /brief 读取GPIO端口0~31的数据
 * /param ptx --
 * /return 取得的32为数据
 */
uint32 MOS_GPIO_Input(GPIO_MemMapPtr ptx)
{
    10d0:	b480      	push	{r7}
    10d2:	b085      	sub	sp, #20
    10d4:	af00      	add	r7, sp, #0
    10d6:	6078      	str	r0, [r7, #4]
    uint32 tmp;
    tmp = ptx->PDIR;
    10d8:	687b      	ldr	r3, [r7, #4]
    10da:	691b      	ldr	r3, [r3, #16]
    10dc:	60fb      	str	r3, [r7, #12]
    return (tmp);
    10de:	68fb      	ldr	r3, [r7, #12]
}
    10e0:	4618      	mov	r0, r3
    10e2:	f107 0714 	add.w	r7, r7, #20
    10e6:	46bd      	mov	sp, r7
    10e8:	bc80      	pop	{r7}
    10ea:	4770      	bx	lr

000010ec <PORTA_IRQHandler>:

/*
 * PORTA-PORTE中断处理函数
 */
void PORTA_IRQHandler (void)
{
    10ec:	b580      	push	{r7, lr}
    10ee:	af00      	add	r7, sp, #0
    GPIO_ISR[0]();
    10f0:	f240 0328 	movw	r3, #40	; 0x28
    10f4:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
    10f8:	681b      	ldr	r3, [r3, #0]
    10fa:	4798      	blx	r3
    PORTA_ISFR = 0xFFFFFFFF;
    10fc:	f44f 4310 	mov.w	r3, #36864	; 0x9000
    1100:	f2c4 0304 	movt	r3, #16388	; 0x4004
    1104:	f04f 32ff 	mov.w	r2, #4294967295
    1108:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
}
    110c:	bd80      	pop	{r7, pc}
    110e:	bf00      	nop

00001110 <PORTB_IRQHandler>:
void PORTB_IRQHandler (void)
{
    1110:	b580      	push	{r7, lr}
    1112:	af00      	add	r7, sp, #0
    GPIO_ISR[1]();
    1114:	f240 0328 	movw	r3, #40	; 0x28
    1118:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
    111c:	685b      	ldr	r3, [r3, #4]
    111e:	4798      	blx	r3
    PORTB_ISFR = 0xFFFFFFFF;
    1120:	f44f 4320 	mov.w	r3, #40960	; 0xa000
    1124:	f2c4 0304 	movt	r3, #16388	; 0x4004
    1128:	f04f 32ff 	mov.w	r2, #4294967295
    112c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
}
    1130:	bd80      	pop	{r7, pc}
    1132:	bf00      	nop

00001134 <PORTC_IRQHandler>:
void PORTC_IRQHandler (void)
{
    1134:	b580      	push	{r7, lr}
    1136:	af00      	add	r7, sp, #0
    GPIO_ISR[2]();
    1138:	f240 0328 	movw	r3, #40	; 0x28
    113c:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
    1140:	689b      	ldr	r3, [r3, #8]
    1142:	4798      	blx	r3
    PORTC_ISFR = 0xFFFFFFFF;
    1144:	f44f 4330 	mov.w	r3, #45056	; 0xb000
    1148:	f2c4 0304 	movt	r3, #16388	; 0x4004
    114c:	f04f 32ff 	mov.w	r2, #4294967295
    1150:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
}
    1154:	bd80      	pop	{r7, pc}
    1156:	bf00      	nop

00001158 <PORTD_IRQHandler>:

void PORTD_IRQHandler (void)
{
    1158:	b580      	push	{r7, lr}
    115a:	af00      	add	r7, sp, #0
    GPIO_ISR[3]();
    115c:	f240 0328 	movw	r3, #40	; 0x28
    1160:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
    1164:	68db      	ldr	r3, [r3, #12]
    1166:	4798      	blx	r3
    PORTD_ISFR = 0xFFFFFFFF;
    1168:	f44f 4340 	mov.w	r3, #49152	; 0xc000
    116c:	f2c4 0304 	movt	r3, #16388	; 0x4004
    1170:	f04f 32ff 	mov.w	r2, #4294967295
    1174:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
}
    1178:	bd80      	pop	{r7, pc}
    117a:	bf00      	nop

0000117c <PORTE_IRQHandler>:

void PORTE_IRQHandler (void)
{
    117c:	b580      	push	{r7, lr}
    117e:	af00      	add	r7, sp, #0
    GPIO_ISR[4]();
    1180:	f240 0328 	movw	r3, #40	; 0x28
    1184:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
    1188:	691b      	ldr	r3, [r3, #16]
    118a:	4798      	blx	r3
    PORTE_ISFR = 0xFFFFFFFF;
    118c:	f44f 4350 	mov.w	r3, #53248	; 0xd000
    1190:	f2c4 0304 	movt	r3, #16388	; 0x4004
    1194:	f04f 32ff 	mov.w	r2, #4294967295
    1198:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
}
    119c:	bd80      	pop	{r7, pc}
    119e:	bf00      	nop

000011a0 <LPLD_PLL_Setup>:
 *
 * 输出:
 *    内核频率，单位MHz
 */
uint8 LPLD_PLL_Setup(PllOptionEnum_Type core_clk_mhz)
{
    11a0:	b580      	push	{r7, lr}
    11a2:	b084      	sub	sp, #16
    11a4:	af00      	add	r7, sp, #0
    11a6:	4603      	mov	r3, r0
    11a8:	71fb      	strb	r3, [r7, #7]
  PLL参考时钟范围: 2MHz~4MHz
  PLL参考时钟 = 外部参考时钟(CPU_XTAL_CLK_HZ)/prdiv
  CoreClk = PLL参考时钟 x PLL倍频系数 /OUTDIV1
 *************************************************
 */
  core_clk_mhz = (PllOptionEnum_Type)(core_clk_mhz>200u?200u:core_clk_mhz);
    11aa:	79fb      	ldrb	r3, [r7, #7]
    11ac:	2bc8      	cmp	r3, #200	; 0xc8
    11ae:	bf28      	it	cs
    11b0:	23c8      	movcs	r3, #200	; 0xc8
    11b2:	71fb      	strb	r3, [r7, #7]
   switch(core_clk_mhz)
    11b4:	79fb      	ldrb	r3, [r7, #7]
    11b6:	2b78      	cmp	r3, #120	; 0x78
    11b8:	d01b      	beq.n	11f2 <LPLD_PLL_Setup+0x52>
    11ba:	2b78      	cmp	r3, #120	; 0x78
    11bc:	dc04      	bgt.n	11c8 <LPLD_PLL_Setup+0x28>
    11be:	2b32      	cmp	r3, #50	; 0x32
    11c0:	d009      	beq.n	11d6 <LPLD_PLL_Setup+0x36>
    11c2:	2b64      	cmp	r3, #100	; 0x64
    11c4:	d00e      	beq.n	11e4 <LPLD_PLL_Setup+0x44>
    11c6:	e030      	b.n	122a <LPLD_PLL_Setup+0x8a>
    11c8:	2bb4      	cmp	r3, #180	; 0xb4
    11ca:	d020      	beq.n	120e <LPLD_PLL_Setup+0x6e>
    11cc:	2bc8      	cmp	r3, #200	; 0xc8
    11ce:	d025      	beq.n	121c <LPLD_PLL_Setup+0x7c>
    11d0:	2b96      	cmp	r3, #150	; 0x96
    11d2:	d015      	beq.n	1200 <LPLD_PLL_Setup+0x60>
    11d4:	e029      	b.n	122a <LPLD_PLL_Setup+0x8a>
  {
  case PLL_50:
    prdiv = 7u;
    11d6:	f04f 0307 	mov.w	r3, #7
    11da:	73fb      	strb	r3, [r7, #15]
    vdiv = 1u;
    11dc:	f04f 0301 	mov.w	r3, #1
    11e0:	73bb      	strb	r3, [r7, #14]
    break;
    11e2:	e028      	b.n	1236 <LPLD_PLL_Setup+0x96>
  case PLL_100:
    prdiv = 7u;
    11e4:	f04f 0307 	mov.w	r3, #7
    11e8:	73fb      	strb	r3, [r7, #15]
    vdiv = 16u;
    11ea:	f04f 0310 	mov.w	r3, #16
    11ee:	73bb      	strb	r3, [r7, #14]
    break;
    11f0:	e021      	b.n	1236 <LPLD_PLL_Setup+0x96>
  case PLL_120:
    prdiv = 4u;
    11f2:	f04f 0304 	mov.w	r3, #4
    11f6:	73fb      	strb	r3, [r7, #15]
    vdiv = 8u;
    11f8:	f04f 0308 	mov.w	r3, #8
    11fc:	73bb      	strb	r3, [r7, #14]
    break;
    11fe:	e01a      	b.n	1236 <LPLD_PLL_Setup+0x96>
  case PLL_150:
    prdiv = 4u;
    1200:	f04f 0304 	mov.w	r3, #4
    1204:	73fb      	strb	r3, [r7, #15]
    vdiv = 14u;
    1206:	f04f 030e 	mov.w	r3, #14
    120a:	73bb      	strb	r3, [r7, #14]
    break;
    120c:	e013      	b.n	1236 <LPLD_PLL_Setup+0x96>
  case PLL_180:
    prdiv = 4u;
    120e:	f04f 0304 	mov.w	r3, #4
    1212:	73fb      	strb	r3, [r7, #15]
    vdiv = 20u;
    1214:	f04f 0314 	mov.w	r3, #20
    1218:	73bb      	strb	r3, [r7, #14]
    break;
    121a:	e00c      	b.n	1236 <LPLD_PLL_Setup+0x96>
  case PLL_200:
    prdiv = 4u;
    121c:	f04f 0304 	mov.w	r3, #4
    1220:	73fb      	strb	r3, [r7, #15]
    vdiv = 24u;
    1222:	f04f 0318 	mov.w	r3, #24
    1226:	73bb      	strb	r3, [r7, #14]
    break;
    1228:	e005      	b.n	1236 <LPLD_PLL_Setup+0x96>
  default:
    return LPLD_PLL_Setup(PLL_120);
    122a:	f04f 0078 	mov.w	r0, #120	; 0x78
    122e:	f7ff ffb7 	bl	11a0 <LPLD_PLL_Setup>
    1232:	4603      	mov	r3, r0
    1234:	e0f2      	b.n	141c <LPLD_PLL_Setup+0x27c>
  }
  pll_freq = core_clk_mhz * 1;
    1236:	79fb      	ldrb	r3, [r7, #7]
    1238:	72bb      	strb	r3, [r7, #10]
  core_div = 0;
    123a:	f04f 0300 	mov.w	r3, #0
    123e:	727b      	strb	r3, [r7, #9]
  if((bus_div = (uint8)(core_clk_mhz/BUS_CLK_MHZ - 1u)) == (uint8)-1)
    1240:	79fa      	ldrb	r2, [r7, #7]
    1242:	f248 531f 	movw	r3, #34079	; 0x851f
    1246:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
    124a:	fba3 1302 	umull	r1, r3, r3, r2
    124e:	ea4f 1313 	mov.w	r3, r3, lsr #4
    1252:	b2db      	uxtb	r3, r3
    1254:	f103 33ff 	add.w	r3, r3, #4294967295
    1258:	737b      	strb	r3, [r7, #13]
    125a:	7b7b      	ldrb	r3, [r7, #13]
    125c:	2bff      	cmp	r3, #255	; 0xff
    125e:	d103      	bne.n	1268 <LPLD_PLL_Setup+0xc8>
  {
    bus_div = 0;
    1260:	f04f 0300 	mov.w	r3, #0
    1264:	737b      	strb	r3, [r7, #13]
    1266:	e00b      	b.n	1280 <LPLD_PLL_Setup+0xe0>
  }
  else if(core_clk_mhz/(bus_div+1) > BUS_CLK_MHZ)
    1268:	79fa      	ldrb	r2, [r7, #7]
    126a:	7b7b      	ldrb	r3, [r7, #13]
    126c:	f103 0301 	add.w	r3, r3, #1
    1270:	fb92 f3f3 	sdiv	r3, r2, r3
    1274:	2b32      	cmp	r3, #50	; 0x32
    1276:	d903      	bls.n	1280 <LPLD_PLL_Setup+0xe0>
  {
    bus_div += 1;
    1278:	7b7b      	ldrb	r3, [r7, #13]
    127a:	f103 0301 	add.w	r3, r3, #1
    127e:	737b      	strb	r3, [r7, #13]
  }
  if((flexbus_div = (core_clk_mhz/FLEXBUS_CLK_MHZ - 1u)) == (uint8)-1)
    1280:	79fa      	ldrb	r2, [r7, #7]
    1282:	f248 531f 	movw	r3, #34079	; 0x851f
    1286:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
    128a:	fba3 1302 	umull	r1, r3, r3, r2
    128e:	ea4f 1313 	mov.w	r3, r3, lsr #4
    1292:	b2db      	uxtb	r3, r3
    1294:	f103 33ff 	add.w	r3, r3, #4294967295
    1298:	733b      	strb	r3, [r7, #12]
    129a:	7b3b      	ldrb	r3, [r7, #12]
    129c:	2bff      	cmp	r3, #255	; 0xff
    129e:	d103      	bne.n	12a8 <LPLD_PLL_Setup+0x108>
  {
    flexbus_div = 0;
    12a0:	f04f 0300 	mov.w	r3, #0
    12a4:	733b      	strb	r3, [r7, #12]
    12a6:	e00b      	b.n	12c0 <LPLD_PLL_Setup+0x120>
  }
  else if(core_clk_mhz/(flexbus_div+1) > FLEXBUS_CLK_MHZ)
    12a8:	79fa      	ldrb	r2, [r7, #7]
    12aa:	7b3b      	ldrb	r3, [r7, #12]
    12ac:	f103 0301 	add.w	r3, r3, #1
    12b0:	fb92 f3f3 	sdiv	r3, r2, r3
    12b4:	2b32      	cmp	r3, #50	; 0x32
    12b6:	d903      	bls.n	12c0 <LPLD_PLL_Setup+0x120>
  {
    flexbus_div += 1;
    12b8:	7b3b      	ldrb	r3, [r7, #12]
    12ba:	f103 0301 	add.w	r3, r3, #1
    12be:	733b      	strb	r3, [r7, #12]
  }
  if((flash_div = (core_clk_mhz/FLASH_CLK_MHZ - 1u)) == (uint8)-1)
    12c0:	79fa      	ldrb	r2, [r7, #7]
    12c2:	f248 531f 	movw	r3, #34079	; 0x851f
    12c6:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
    12ca:	fba3 1302 	umull	r1, r3, r3, r2
    12ce:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    12d2:	b2db      	uxtb	r3, r3
    12d4:	f103 33ff 	add.w	r3, r3, #4294967295
    12d8:	72fb      	strb	r3, [r7, #11]
    12da:	7afb      	ldrb	r3, [r7, #11]
    12dc:	2bff      	cmp	r3, #255	; 0xff
    12de:	d103      	bne.n	12e8 <LPLD_PLL_Setup+0x148>
  {
    flash_div = 0;
    12e0:	f04f 0300 	mov.w	r3, #0
    12e4:	72fb      	strb	r3, [r7, #11]
    12e6:	e00b      	b.n	1300 <LPLD_PLL_Setup+0x160>
  }
  else if(core_clk_mhz/(flash_div+1) > FLASH_CLK_MHZ)
    12e8:	79fa      	ldrb	r2, [r7, #7]
    12ea:	7afb      	ldrb	r3, [r7, #11]
    12ec:	f103 0301 	add.w	r3, r3, #1
    12f0:	fb92 f3f3 	sdiv	r3, r2, r3
    12f4:	2b19      	cmp	r3, #25
    12f6:	d903      	bls.n	1300 <LPLD_PLL_Setup+0x160>
  {
    flash_div += 1;
    12f8:	7afb      	ldrb	r3, [r7, #11]
    12fa:	f103 0301 	add.w	r3, r3, #1
    12fe:	72fb      	strb	r3, [r7, #11]
  }
 
  // 这里假设复位后 MCG 模块默认为 FEI 模式 
  
  // 首先移动到 FBE 模式
  MCG_C2 = 0;
    1300:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    1304:	f2c4 0306 	movt	r3, #16390	; 0x4006
    1308:	f04f 0200 	mov.w	r2, #0
    130c:	705a      	strb	r2, [r3, #1]
  
  // 振荡器初始化完成后,释放锁存状态下的 oscillator 和 GPIO 
  SIM_SCGC4 |= SIM_SCGC4_LLWU_MASK;
    130e:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
    1312:	f2c4 0304 	movt	r3, #16388	; 0x4004
    1316:	f44f 42e0 	mov.w	r2, #28672	; 0x7000
    131a:	f2c4 0204 	movt	r2, #16388	; 0x4004
    131e:	f502 5281 	add.w	r2, r2, #4128	; 0x1020
    1322:	f102 0214 	add.w	r2, r2, #20
    1326:	6812      	ldr	r2, [r2, #0]
    1328:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
    132c:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
    1330:	f103 0314 	add.w	r3, r3, #20
    1334:	601a      	str	r2, [r3, #0]
//  LLWU->CS |= LLWU_CS_ACKISO_MASK;
  
  // 选择外部 oscilator 、参考分频器 and 清零 IREFS 启动外部osc
  // CLKS=2, FRDIV=3, IREFS=0, IRCLKEN=0, IREFSTEN=0
  MCG_C1 = MCG_C1_CLKS(2) | MCG_C1_FRDIV(3);  
    1336:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    133a:	f2c4 0306 	movt	r3, #16390	; 0x4006
    133e:	f04f 0298 	mov.w	r2, #152	; 0x98
    1342:	701a      	strb	r2, [r3, #0]
  
  while (MCG_S & MCG_S_IREFST_MASK){}; // 等待参考时钟清零
    1344:	bf00      	nop
    1346:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    134a:	f2c4 0306 	movt	r3, #16390	; 0x4006
    134e:	799b      	ldrb	r3, [r3, #6]
    1350:	b2db      	uxtb	r3, r3
    1352:	f003 0310 	and.w	r3, r3, #16
    1356:	2b00      	cmp	r3, #0
    1358:	d1f5      	bne.n	1346 <LPLD_PLL_Setup+0x1a6>
  
  while (((MCG_S & MCG_S_CLKST_MASK) >> MCG_S_CLKST_SHIFT) != 0x2){}; // 等待时钟状态显示为外部参考时钟(ext ref clk)
    135a:	bf00      	nop
    135c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    1360:	f2c4 0306 	movt	r3, #16390	; 0x4006
    1364:	799b      	ldrb	r3, [r3, #6]
    1366:	b2db      	uxtb	r3, r3
    1368:	f003 030c 	and.w	r3, r3, #12
    136c:	ea4f 0393 	mov.w	r3, r3, lsr #2
    1370:	2b02      	cmp	r3, #2
    1372:	d1f3      	bne.n	135c <LPLD_PLL_Setup+0x1bc>
  
  // 进入FBE模式
  // 配置 PLL 参考分频器, PLLCLKEN=0, PLLSTEN=0, PRDIV=5
  // 用晶振频率来选择 PRDIV 值. 仅在有频率晶振的时候支持
  // 产生 2MHz 的参考时钟给 PLL.
  MCG_C5 = MCG_C5_PRDIV(prdiv); // 设置 PLL 匹配晶振的参考分频数 
    1374:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    1378:	f2c4 0306 	movt	r3, #16390	; 0x4006
    137c:	7bfa      	ldrb	r2, [r7, #15]
    137e:	f002 0207 	and.w	r2, r2, #7
    1382:	b2d2      	uxtb	r2, r2
    1384:	711a      	strb	r2, [r3, #4]
  
  // 确保MCG_C6处于复位状态,禁止LOLIE、PLL、和时钟控制器,清PLL VCO分频器
  MCG_C6 = 0x0;
    1386:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    138a:	f2c4 0306 	movt	r3, #16390	; 0x4006
    138e:	f04f 0200 	mov.w	r2, #0
    1392:	715a      	strb	r2, [r3, #5]
  
  //设置系统时钟分频系数
  LPLD_Set_SYS_DIV(core_div, bus_div, flexbus_div, flash_div);  
    1394:	7a78      	ldrb	r0, [r7, #9]
    1396:	7b79      	ldrb	r1, [r7, #13]
    1398:	7b3a      	ldrb	r2, [r7, #12]
    139a:	7afb      	ldrb	r3, [r7, #11]
    139c:	f000 f844 	bl	1428 <LPLD_Set_SYS_DIV>
 // LPLD_Set_SYS_DIV(0, 1, 4, 4);  
  
  //设置倍频系数
  MCG_C6 = MCG_C6_PLLS_MASK | MCG_C6_VDIV(vdiv); 
    13a0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    13a4:	f2c4 0306 	movt	r3, #16390	; 0x4006
    13a8:	7bba      	ldrb	r2, [r7, #14]
    13aa:	f002 021f 	and.w	r2, r2, #31
    13ae:	b2d2      	uxtb	r2, r2
    13b0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
    13b4:	b2d2      	uxtb	r2, r2
    13b6:	715a      	strb	r2, [r3, #5]
  
  while (!(MCG_S & MCG_S_PLLST_MASK)){}; // wait for PLL status bit to set
    13b8:	bf00      	nop
    13ba:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    13be:	f2c4 0306 	movt	r3, #16390	; 0x4006
    13c2:	799b      	ldrb	r3, [r3, #6]
    13c4:	b2db      	uxtb	r3, r3
    13c6:	f003 0320 	and.w	r3, r3, #32
    13ca:	2b00      	cmp	r3, #0
    13cc:	d0f5      	beq.n	13ba <LPLD_PLL_Setup+0x21a>
  
  while (!(MCG_S & MCG_S_LOCK_MASK)){}; // Wait for LOCK bit to set
    13ce:	bf00      	nop
    13d0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    13d4:	f2c4 0306 	movt	r3, #16390	; 0x4006
    13d8:	799b      	ldrb	r3, [r3, #6]
    13da:	b2db      	uxtb	r3, r3
    13dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
    13e0:	2b00      	cmp	r3, #0
    13e2:	d0f5      	beq.n	13d0 <LPLD_PLL_Setup+0x230>
  
  // 已经进入PBE模式
  
  // Transition into PEE by setting CLKS to 0
  // CLKS=0, FRDIV=3, IREFS=0, IRCLKEN=0, IREFSTEN=0
  MCG_C1 &= ~MCG_C1_CLKS_MASK;
    13e4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    13e8:	f2c4 0306 	movt	r3, #16390	; 0x4006
    13ec:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    13f0:	f2c4 0206 	movt	r2, #16390	; 0x4006
    13f4:	7812      	ldrb	r2, [r2, #0]
    13f6:	b2d2      	uxtb	r2, r2
    13f8:	f002 023f 	and.w	r2, r2, #63	; 0x3f
    13fc:	b2d2      	uxtb	r2, r2
    13fe:	701a      	strb	r2, [r3, #0]
  
  // Wait for clock status bits to update
  while (((MCG_S & MCG_S_CLKST_MASK) >> MCG_S_CLKST_SHIFT) != 0x3){};
    1400:	bf00      	nop
    1402:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    1406:	f2c4 0306 	movt	r3, #16390	; 0x4006
    140a:	799b      	ldrb	r3, [r3, #6]
    140c:	b2db      	uxtb	r3, r3
    140e:	f003 030c 	and.w	r3, r3, #12
    1412:	ea4f 0393 	mov.w	r3, r3, lsr #2
    1416:	2b03      	cmp	r3, #3
    1418:	d1f3      	bne.n	1402 <LPLD_PLL_Setup+0x262>
  
  // 已经进入PEE模式
  
  return pll_freq;
    141a:	7abb      	ldrb	r3, [r7, #10]
} 
    141c:	4618      	mov	r0, r3
    141e:	f107 0710 	add.w	r7, r7, #16
    1422:	46bd      	mov	sp, r7
    1424:	bd80      	pop	{r7, pc}
    1426:	bf00      	nop

00001428 <LPLD_Set_SYS_DIV>:
 *
 * 参数:
 *    outdiv1~outdiv4--分别为core, bus, FlexBus, Flash时钟分频系数
 */
void LPLD_Set_SYS_DIV(uint32 outdiv1, uint32 outdiv2, uint32 outdiv3, uint32 outdiv4)
{
    1428:	b480      	push	{r7}
    142a:	b087      	sub	sp, #28
    142c:	af00      	add	r7, sp, #0
    142e:	60f8      	str	r0, [r7, #12]
    1430:	60b9      	str	r1, [r7, #8]
    1432:	607a      	str	r2, [r7, #4]
    1434:	603b      	str	r3, [r7, #0]
  uint32 temp_reg;
  uint8 i;
  
  temp_reg = FMC_PFAPR; // 备份 FMC_PFAPR 寄存器
    1436:	f44f 4370 	mov.w	r3, #61440	; 0xf000
    143a:	f2c4 0301 	movt	r3, #16385	; 0x4001
    143e:	681b      	ldr	r3, [r3, #0]
    1440:	613b      	str	r3, [r7, #16]
  
  // 设置 M0PFD 到 M7PFD 为 1 禁用预先读取
  FMC_PFAPR |= FMC_PFAPR_M7PFD_MASK | FMC_PFAPR_M6PFD_MASK | FMC_PFAPR_M5PFD_MASK
    1442:	f44f 4370 	mov.w	r3, #61440	; 0xf000
    1446:	f2c4 0301 	movt	r3, #16385	; 0x4001
    144a:	f44f 4270 	mov.w	r2, #61440	; 0xf000
    144e:	f2c4 0201 	movt	r2, #16385	; 0x4001
    1452:	6812      	ldr	r2, [r2, #0]
    1454:	f442 027f 	orr.w	r2, r2, #16711680	; 0xff0000
    1458:	601a      	str	r2, [r3, #0]
             | FMC_PFAPR_M4PFD_MASK | FMC_PFAPR_M3PFD_MASK | FMC_PFAPR_M2PFD_MASK
             | FMC_PFAPR_M1PFD_MASK | FMC_PFAPR_M0PFD_MASK;
  
  // 设置时钟分频为期望值  
  SIM_CLKDIV1 = SIM_CLKDIV1_OUTDIV1(outdiv1) | SIM_CLKDIV1_OUTDIV2(outdiv2) 
    145a:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
    145e:	f2c4 0304 	movt	r3, #16388	; 0x4004
    1462:	68fa      	ldr	r2, [r7, #12]
    1464:	ea4f 7102 	mov.w	r1, r2, lsl #28
    1468:	68ba      	ldr	r2, [r7, #8]
    146a:	ea4f 6202 	mov.w	r2, r2, lsl #24
    146e:	f002 6270 	and.w	r2, r2, #251658240	; 0xf000000
    1472:	4311      	orrs	r1, r2
              | SIM_CLKDIV1_OUTDIV3(outdiv3) | SIM_CLKDIV1_OUTDIV4(outdiv4);
    1474:	687a      	ldr	r2, [r7, #4]
    1476:	ea4f 5202 	mov.w	r2, r2, lsl #20
    147a:	f402 0270 	and.w	r2, r2, #15728640	; 0xf00000
    147e:	4311      	orrs	r1, r2
    1480:	683a      	ldr	r2, [r7, #0]
    1482:	ea4f 4202 	mov.w	r2, r2, lsl #16
    1486:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
    148a:	430a      	orrs	r2, r1
  FMC_PFAPR |= FMC_PFAPR_M7PFD_MASK | FMC_PFAPR_M6PFD_MASK | FMC_PFAPR_M5PFD_MASK
             | FMC_PFAPR_M4PFD_MASK | FMC_PFAPR_M3PFD_MASK | FMC_PFAPR_M2PFD_MASK
             | FMC_PFAPR_M1PFD_MASK | FMC_PFAPR_M0PFD_MASK;
  
  // 设置时钟分频为期望值  
  SIM_CLKDIV1 = SIM_CLKDIV1_OUTDIV1(outdiv1) | SIM_CLKDIV1_OUTDIV2(outdiv2) 
    148c:	f503 5382 	add.w	r3, r3, #4160	; 0x1040
    1490:	f103 0304 	add.w	r3, r3, #4
    1494:	601a      	str	r2, [r3, #0]
              | SIM_CLKDIV1_OUTDIV3(outdiv3) | SIM_CLKDIV1_OUTDIV4(outdiv4);

  // 延时一小段时间等待改变
  for (i = 0 ; i < outdiv4 ; i++)
    1496:	f04f 0300 	mov.w	r3, #0
    149a:	75fb      	strb	r3, [r7, #23]
    149c:	e003      	b.n	14a6 <LPLD_Set_SYS_DIV+0x7e>
    149e:	7dfb      	ldrb	r3, [r7, #23]
    14a0:	f103 0301 	add.w	r3, r3, #1
    14a4:	75fb      	strb	r3, [r7, #23]
    14a6:	7dfa      	ldrb	r2, [r7, #23]
    14a8:	683b      	ldr	r3, [r7, #0]
    14aa:	429a      	cmp	r2, r3
    14ac:	d3f7      	bcc.n	149e <LPLD_Set_SYS_DIV+0x76>
  {}
  
  FMC_PFAPR = temp_reg; // 回复原先的 FMC_PFAPR 寄存器值
    14ae:	f44f 4370 	mov.w	r3, #61440	; 0xf000
    14b2:	f2c4 0301 	movt	r3, #16385	; 0x4001
    14b6:	693a      	ldr	r2, [r7, #16]
    14b8:	601a      	str	r2, [r3, #0]
  
  return;
    14ba:	bf00      	nop
} // set_sys_dividers
    14bc:	f107 071c 	add.w	r7, r7, #28
    14c0:	46bd      	mov	sp, r7
    14c2:	bc80      	pop	{r7}
    14c4:	4770      	bx	lr
    14c6:	bf00      	nop

000014c8 <LPLD_UART_Init>:
 * 输出:
 *    无
 *
 */
void LPLD_UART_Init(UART_InitTypeDef uart_init_structure)
{
    14c8:	b084      	sub	sp, #16
    14ca:	b490      	push	{r4, r7}
    14cc:	b088      	sub	sp, #32
    14ce:	af00      	add	r7, sp, #0
    14d0:	f107 0c28 	add.w	ip, r7, #40	; 0x28
    14d4:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
  register uint16 sbr, brfa;
  uint32 sysclk;
  uint8 temp, x;
  UART_MemMapPtr uartx = uart_init_structure.UART_Uartx;
    14d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
    14da:	617b      	str	r3, [r7, #20]
  uint32 baud = uart_init_structure.UART_BaudRate;
    14dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    14de:	613b      	str	r3, [r7, #16]
  PortPinsEnum_Type tx_pin = uart_init_structure.UART_TxPin;
    14e0:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
    14e4:	73fb      	strb	r3, [r7, #15]
  PortPinsEnum_Type rx_pin = uart_init_structure.UART_RxPin;
    14e6:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
    14ea:	73bb      	strb	r3, [r7, #14]
  UART_ISR_CALLBACK rx_isr = uart_init_structure.UART_RxIsr;
    14ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    14ee:	60bb      	str	r3, [r7, #8]
  UART_ISR_CALLBACK tx_isr = uart_init_structure.UART_TxIsr;
    14f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    14f2:	607b      	str	r3, [r7, #4]
  
  if(baud == NULL)
    14f4:	693b      	ldr	r3, [r7, #16]
    14f6:	2b00      	cmp	r3, #0
    14f8:	d102      	bne.n	1500 <LPLD_UART_Init+0x38>
  {
    baud = 9600;
    14fa:	f44f 5316 	mov.w	r3, #9600	; 0x2580
    14fe:	613b      	str	r3, [r7, #16]
  }
  
  //使能选中的UART串口通道时钟，相应GPIO的UART复用功能   
  if(uartx == UART0_BASE_PTR)
    1500:	697a      	ldr	r2, [r7, #20]
    1502:	f44f 4320 	mov.w	r3, #40960	; 0xa000
    1506:	f2c4 0306 	movt	r3, #16390	; 0x4006
    150a:	429a      	cmp	r2, r3
    150c:	d157      	bne.n	15be <LPLD_UART_Init+0xf6>
  {
    x = 0;
    150e:	f04f 0300 	mov.w	r3, #0
    1512:	76fb      	strb	r3, [r7, #27]
    sysclk = g_core_clock;
    1514:	f240 0304 	movw	r3, #4
    1518:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
    151c:	681b      	ldr	r3, [r3, #0]
    151e:	61fb      	str	r3, [r7, #28]
    SIM_SCGC4 |= SIM_SCGC4_UART0_MASK;
    1520:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
    1524:	f2c4 0304 	movt	r3, #16388	; 0x4004
    1528:	f44f 42e0 	mov.w	r2, #28672	; 0x7000
    152c:	f2c4 0204 	movt	r2, #16388	; 0x4004
    1530:	f502 5281 	add.w	r2, r2, #4128	; 0x1020
    1534:	f102 0214 	add.w	r2, r2, #20
    1538:	6812      	ldr	r2, [r2, #0]
    153a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    153e:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
    1542:	f103 0314 	add.w	r3, r3, #20
    1546:	601a      	str	r2, [r3, #0]
    //设置Tx引脚
    if(tx_pin == PTA2)
    1548:	7bfb      	ldrb	r3, [r7, #15]
    154a:	2b02      	cmp	r3, #2
    154c:	d107      	bne.n	155e <LPLD_UART_Init+0x96>
      PORTA_BASE_PTR->PCR[2] = PORT_PCR_MUX(2); 
    154e:	f44f 4310 	mov.w	r3, #36864	; 0x9000
    1552:	f2c4 0304 	movt	r3, #16388	; 0x4004
    1556:	f44f 7200 	mov.w	r2, #512	; 0x200
    155a:	609a      	str	r2, [r3, #8]
    155c:	e011      	b.n	1582 <LPLD_UART_Init+0xba>
    else if(tx_pin == PTA14)
    155e:	7bfb      	ldrb	r3, [r7, #15]
    1560:	2b0e      	cmp	r3, #14
    1562:	d107      	bne.n	1574 <LPLD_UART_Init+0xac>
      PORTA_BASE_PTR->PCR[14] = PORT_PCR_MUX(3); 
    1564:	f44f 4310 	mov.w	r3, #36864	; 0x9000
    1568:	f2c4 0304 	movt	r3, #16388	; 0x4004
    156c:	f44f 7240 	mov.w	r2, #768	; 0x300
    1570:	639a      	str	r2, [r3, #56]	; 0x38
    1572:	e006      	b.n	1582 <LPLD_UART_Init+0xba>
    else
      PORTB_BASE_PTR->PCR[17] = PORT_PCR_MUX(3); 
    1574:	f44f 4320 	mov.w	r3, #40960	; 0xa000
    1578:	f2c4 0304 	movt	r3, #16388	; 0x4004
    157c:	f44f 7240 	mov.w	r2, #768	; 0x300
    1580:	645a      	str	r2, [r3, #68]	; 0x44
    //设置Rx引脚
    if(rx_pin == PTA1)
    1582:	7bbb      	ldrb	r3, [r7, #14]
    1584:	2b01      	cmp	r3, #1
    1586:	d107      	bne.n	1598 <LPLD_UART_Init+0xd0>
      PORTA_BASE_PTR->PCR[1] = PORT_PCR_MUX(2); 
    1588:	f44f 4310 	mov.w	r3, #36864	; 0x9000
    158c:	f2c4 0304 	movt	r3, #16388	; 0x4004
    1590:	f44f 7200 	mov.w	r2, #512	; 0x200
    1594:	605a      	str	r2, [r3, #4]
    1596:	e16a      	b.n	186e <LPLD_UART_Init+0x3a6>
    else if(rx_pin == PTA15)
    1598:	7bbb      	ldrb	r3, [r7, #14]
    159a:	2b0f      	cmp	r3, #15
    159c:	d107      	bne.n	15ae <LPLD_UART_Init+0xe6>
      PORTA_BASE_PTR->PCR[15] = PORT_PCR_MUX(3); 
    159e:	f44f 4310 	mov.w	r3, #36864	; 0x9000
    15a2:	f2c4 0304 	movt	r3, #16388	; 0x4004
    15a6:	f44f 7240 	mov.w	r2, #768	; 0x300
    15aa:	63da      	str	r2, [r3, #60]	; 0x3c
    15ac:	e15f      	b.n	186e <LPLD_UART_Init+0x3a6>
    else
      PORTB_BASE_PTR->PCR[16] = PORT_PCR_MUX(3); 
    15ae:	f44f 4320 	mov.w	r3, #40960	; 0xa000
    15b2:	f2c4 0304 	movt	r3, #16388	; 0x4004
    15b6:	f44f 7240 	mov.w	r2, #768	; 0x300
    15ba:	641a      	str	r2, [r3, #64]	; 0x40
    15bc:	e157      	b.n	186e <LPLD_UART_Init+0x3a6>
  }
  else
  {
    if (uartx == UART1_BASE_PTR)
    15be:	697a      	ldr	r2, [r7, #20]
    15c0:	f44f 4330 	mov.w	r3, #45056	; 0xb000
    15c4:	f2c4 0306 	movt	r3, #16390	; 0x4006
    15c8:	429a      	cmp	r2, r3
    15ca:	d141      	bne.n	1650 <LPLD_UART_Init+0x188>
    {
      x = 1;
    15cc:	f04f 0301 	mov.w	r3, #1
    15d0:	76fb      	strb	r3, [r7, #27]
      sysclk = g_core_clock;
    15d2:	f240 0304 	movw	r3, #4
    15d6:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
    15da:	681b      	ldr	r3, [r3, #0]
    15dc:	61fb      	str	r3, [r7, #28]
      SIM_SCGC4 |= SIM_SCGC4_UART1_MASK;
    15de:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
    15e2:	f2c4 0304 	movt	r3, #16388	; 0x4004
    15e6:	f44f 42e0 	mov.w	r2, #28672	; 0x7000
    15ea:	f2c4 0204 	movt	r2, #16388	; 0x4004
    15ee:	f502 5281 	add.w	r2, r2, #4128	; 0x1020
    15f2:	f102 0214 	add.w	r2, r2, #20
    15f6:	6812      	ldr	r2, [r2, #0]
    15f8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
    15fc:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
    1600:	f103 0314 	add.w	r3, r3, #20
    1604:	601a      	str	r2, [r3, #0]
      
      if(tx_pin == PTE0)   
    1606:	7bfb      	ldrb	r3, [r7, #15]
    1608:	2b7c      	cmp	r3, #124	; 0x7c
    160a:	d107      	bne.n	161c <LPLD_UART_Init+0x154>
        PORTE_BASE_PTR->PCR[0] = PORT_PCR_MUX(3); 
    160c:	f44f 4350 	mov.w	r3, #53248	; 0xd000
    1610:	f2c4 0304 	movt	r3, #16388	; 0x4004
    1614:	f44f 7240 	mov.w	r2, #768	; 0x300
    1618:	601a      	str	r2, [r3, #0]
    161a:	e006      	b.n	162a <LPLD_UART_Init+0x162>
      else
        PORTC_BASE_PTR->PCR[4] = PORT_PCR_MUX(3); 
    161c:	f44f 4330 	mov.w	r3, #45056	; 0xb000
    1620:	f2c4 0304 	movt	r3, #16388	; 0x4004
    1624:	f44f 7240 	mov.w	r2, #768	; 0x300
    1628:	611a      	str	r2, [r3, #16]
      
      if(rx_pin == PTE1)
    162a:	7bbb      	ldrb	r3, [r7, #14]
    162c:	2b7d      	cmp	r3, #125	; 0x7d
    162e:	d107      	bne.n	1640 <LPLD_UART_Init+0x178>
        PORTE_BASE_PTR->PCR[1] = PORT_PCR_MUX(3); 
    1630:	f44f 4350 	mov.w	r3, #53248	; 0xd000
    1634:	f2c4 0304 	movt	r3, #16388	; 0x4004
    1638:	f44f 7240 	mov.w	r2, #768	; 0x300
    163c:	605a      	str	r2, [r3, #4]
    163e:	e116      	b.n	186e <LPLD_UART_Init+0x3a6>
      else
        PORTC_BASE_PTR->PCR[3] = PORT_PCR_MUX(3); 
    1640:	f44f 4330 	mov.w	r3, #45056	; 0xb000
    1644:	f2c4 0304 	movt	r3, #16388	; 0x4004
    1648:	f44f 7240 	mov.w	r2, #768	; 0x300
    164c:	60da      	str	r2, [r3, #12]
    164e:	e10e      	b.n	186e <LPLD_UART_Init+0x3a6>
    }
    else
    {
      sysclk = g_bus_clock;
    1650:	f240 0308 	movw	r3, #8
    1654:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
    1658:	681b      	ldr	r3, [r3, #0]
    165a:	61fb      	str	r3, [r7, #28]
      if (uartx == UART2_BASE_PTR)
    165c:	697a      	ldr	r2, [r7, #20]
    165e:	f44f 4340 	mov.w	r3, #49152	; 0xc000
    1662:	f2c4 0306 	movt	r3, #16390	; 0x4006
    1666:	429a      	cmp	r2, r3
    1668:	d125      	bne.n	16b6 <LPLD_UART_Init+0x1ee>
      {
        x = 2;
    166a:	f04f 0302 	mov.w	r3, #2
    166e:	76fb      	strb	r3, [r7, #27]
        SIM_SCGC4 |= SIM_SCGC4_UART2_MASK;
    1670:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
    1674:	f2c4 0304 	movt	r3, #16388	; 0x4004
    1678:	f44f 42e0 	mov.w	r2, #28672	; 0x7000
    167c:	f2c4 0204 	movt	r2, #16388	; 0x4004
    1680:	f502 5281 	add.w	r2, r2, #4128	; 0x1020
    1684:	f102 0214 	add.w	r2, r2, #20
    1688:	6812      	ldr	r2, [r2, #0]
    168a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
    168e:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
    1692:	f103 0314 	add.w	r3, r3, #20
    1696:	601a      	str	r2, [r3, #0]
        
        PORTD_BASE_PTR->PCR[3] = PORT_PCR_MUX(3); 
    1698:	f44f 4340 	mov.w	r3, #49152	; 0xc000
    169c:	f2c4 0304 	movt	r3, #16388	; 0x4004
    16a0:	f44f 7240 	mov.w	r2, #768	; 0x300
    16a4:	60da      	str	r2, [r3, #12]
        PORTD_BASE_PTR->PCR[2] = PORT_PCR_MUX(3);
    16a6:	f44f 4340 	mov.w	r3, #49152	; 0xc000
    16aa:	f2c4 0304 	movt	r3, #16388	; 0x4004
    16ae:	f44f 7240 	mov.w	r2, #768	; 0x300
    16b2:	609a      	str	r2, [r3, #8]
    16b4:	e0db      	b.n	186e <LPLD_UART_Init+0x3a6>
      }
      else
      {
        if(uartx == UART3_BASE_PTR)
    16b6:	697a      	ldr	r2, [r7, #20]
    16b8:	f44f 4350 	mov.w	r3, #53248	; 0xd000
    16bc:	f2c4 0306 	movt	r3, #16390	; 0x4006
    16c0:	429a      	cmp	r2, r3
    16c2:	d151      	bne.n	1768 <LPLD_UART_Init+0x2a0>
        {
          x = 3;
    16c4:	f04f 0303 	mov.w	r3, #3
    16c8:	76fb      	strb	r3, [r7, #27]
          SIM_SCGC4 |= SIM_SCGC4_UART3_MASK;
    16ca:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
    16ce:	f2c4 0304 	movt	r3, #16388	; 0x4004
    16d2:	f44f 42e0 	mov.w	r2, #28672	; 0x7000
    16d6:	f2c4 0204 	movt	r2, #16388	; 0x4004
    16da:	f502 5281 	add.w	r2, r2, #4128	; 0x1020
    16de:	f102 0214 	add.w	r2, r2, #20
    16e2:	6812      	ldr	r2, [r2, #0]
    16e4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
    16e8:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
    16ec:	f103 0314 	add.w	r3, r3, #20
    16f0:	601a      	str	r2, [r3, #0]
          
          if(tx_pin == PTE4)
    16f2:	7bfb      	ldrb	r3, [r7, #15]
    16f4:	2b80      	cmp	r3, #128	; 0x80
    16f6:	d107      	bne.n	1708 <LPLD_UART_Init+0x240>
            PORTE_BASE_PTR->PCR[4] = PORT_PCR_MUX(3); 
    16f8:	f44f 4350 	mov.w	r3, #53248	; 0xd000
    16fc:	f2c4 0304 	movt	r3, #16388	; 0x4004
    1700:	f44f 7240 	mov.w	r2, #768	; 0x300
    1704:	611a      	str	r2, [r3, #16]
    1706:	e011      	b.n	172c <LPLD_UART_Init+0x264>
          else if(tx_pin == PTB11)
    1708:	7bfb      	ldrb	r3, [r7, #15]
    170a:	2b2b      	cmp	r3, #43	; 0x2b
    170c:	d107      	bne.n	171e <LPLD_UART_Init+0x256>
            PORTB_BASE_PTR->PCR[11] = PORT_PCR_MUX(3); 
    170e:	f44f 4320 	mov.w	r3, #40960	; 0xa000
    1712:	f2c4 0304 	movt	r3, #16388	; 0x4004
    1716:	f44f 7240 	mov.w	r2, #768	; 0x300
    171a:	62da      	str	r2, [r3, #44]	; 0x2c
    171c:	e006      	b.n	172c <LPLD_UART_Init+0x264>
          else 
            PORTC_BASE_PTR->PCR[17] = PORT_PCR_MUX(3); 
    171e:	f44f 4330 	mov.w	r3, #45056	; 0xb000
    1722:	f2c4 0304 	movt	r3, #16388	; 0x4004
    1726:	f44f 7240 	mov.w	r2, #768	; 0x300
    172a:	645a      	str	r2, [r3, #68]	; 0x44
          
          if(rx_pin == PTE5)
    172c:	7bbb      	ldrb	r3, [r7, #14]
    172e:	2b81      	cmp	r3, #129	; 0x81
    1730:	d107      	bne.n	1742 <LPLD_UART_Init+0x27a>
            PORTE_BASE_PTR->PCR[5] = PORT_PCR_MUX(3); 
    1732:	f44f 4350 	mov.w	r3, #53248	; 0xd000
    1736:	f2c4 0304 	movt	r3, #16388	; 0x4004
    173a:	f44f 7240 	mov.w	r2, #768	; 0x300
    173e:	615a      	str	r2, [r3, #20]
    1740:	e095      	b.n	186e <LPLD_UART_Init+0x3a6>
          else if(rx_pin == PTB10)
    1742:	7bbb      	ldrb	r3, [r7, #14]
    1744:	2b2a      	cmp	r3, #42	; 0x2a
    1746:	d107      	bne.n	1758 <LPLD_UART_Init+0x290>
            PORTB_BASE_PTR->PCR[10] = PORT_PCR_MUX(3); 
    1748:	f44f 4320 	mov.w	r3, #40960	; 0xa000
    174c:	f2c4 0304 	movt	r3, #16388	; 0x4004
    1750:	f44f 7240 	mov.w	r2, #768	; 0x300
    1754:	629a      	str	r2, [r3, #40]	; 0x28
    1756:	e08a      	b.n	186e <LPLD_UART_Init+0x3a6>
          else
            PORTC_BASE_PTR->PCR[16] = PORT_PCR_MUX(3);
    1758:	f44f 4330 	mov.w	r3, #45056	; 0xb000
    175c:	f2c4 0304 	movt	r3, #16388	; 0x4004
    1760:	f44f 7240 	mov.w	r2, #768	; 0x300
    1764:	641a      	str	r2, [r3, #64]	; 0x40
    1766:	e082      	b.n	186e <LPLD_UART_Init+0x3a6>
        }
        else
        {
          if(uartx == UART4_BASE_PTR)
    1768:	697a      	ldr	r2, [r7, #20]
    176a:	f44f 4320 	mov.w	r3, #40960	; 0xa000
    176e:	f2c4 030e 	movt	r3, #16398	; 0x400e
    1772:	429a      	cmp	r2, r3
    1774:	d13b      	bne.n	17ee <LPLD_UART_Init+0x326>
          {
            x = 4;
    1776:	f04f 0304 	mov.w	r3, #4
    177a:	76fb      	strb	r3, [r7, #27]
            SIM_SCGC1 |= SIM_SCGC1_UART4_MASK;
    177c:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
    1780:	f2c4 0304 	movt	r3, #16388	; 0x4004
    1784:	f44f 42e0 	mov.w	r2, #28672	; 0x7000
    1788:	f2c4 0204 	movt	r2, #16388	; 0x4004
    178c:	f502 5281 	add.w	r2, r2, #4128	; 0x1020
    1790:	f102 0208 	add.w	r2, r2, #8
    1794:	6812      	ldr	r2, [r2, #0]
    1796:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    179a:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
    179e:	f103 0308 	add.w	r3, r3, #8
    17a2:	601a      	str	r2, [r3, #0]
            
            if(tx_pin == PTE24)
    17a4:	7bfb      	ldrb	r3, [r7, #15]
    17a6:	2b94      	cmp	r3, #148	; 0x94
    17a8:	d107      	bne.n	17ba <LPLD_UART_Init+0x2f2>
              PORTE_BASE_PTR->PCR[24] = PORT_PCR_MUX(3); 
    17aa:	f44f 4350 	mov.w	r3, #53248	; 0xd000
    17ae:	f2c4 0304 	movt	r3, #16388	; 0x4004
    17b2:	f44f 7240 	mov.w	r2, #768	; 0x300
    17b6:	661a      	str	r2, [r3, #96]	; 0x60
    17b8:	e006      	b.n	17c8 <LPLD_UART_Init+0x300>
            else
              PORTC_BASE_PTR->PCR[15] = PORT_PCR_MUX(3); 
    17ba:	f44f 4330 	mov.w	r3, #45056	; 0xb000
    17be:	f2c4 0304 	movt	r3, #16388	; 0x4004
    17c2:	f44f 7240 	mov.w	r2, #768	; 0x300
    17c6:	63da      	str	r2, [r3, #60]	; 0x3c
            
            if(rx_pin == PTE25)
    17c8:	7bbb      	ldrb	r3, [r7, #14]
    17ca:	2b95      	cmp	r3, #149	; 0x95
    17cc:	d107      	bne.n	17de <LPLD_UART_Init+0x316>
              PORTE_BASE_PTR->PCR[25] = PORT_PCR_MUX(3); 
    17ce:	f44f 4350 	mov.w	r3, #53248	; 0xd000
    17d2:	f2c4 0304 	movt	r3, #16388	; 0x4004
    17d6:	f44f 7240 	mov.w	r2, #768	; 0x300
    17da:	665a      	str	r2, [r3, #100]	; 0x64
    17dc:	e047      	b.n	186e <LPLD_UART_Init+0x3a6>
            else
              PORTC_BASE_PTR->PCR[14] = PORT_PCR_MUX(3);
    17de:	f44f 4330 	mov.w	r3, #45056	; 0xb000
    17e2:	f2c4 0304 	movt	r3, #16388	; 0x4004
    17e6:	f44f 7240 	mov.w	r2, #768	; 0x300
    17ea:	639a      	str	r2, [r3, #56]	; 0x38
    17ec:	e03f      	b.n	186e <LPLD_UART_Init+0x3a6>
          }
          else
          {
            x = 5;
    17ee:	f04f 0305 	mov.w	r3, #5
    17f2:	76fb      	strb	r3, [r7, #27]
            uartx = UART5_BASE_PTR;
    17f4:	f44f 4330 	mov.w	r3, #45056	; 0xb000
    17f8:	f2c4 030e 	movt	r3, #16398	; 0x400e
    17fc:	617b      	str	r3, [r7, #20]
            SIM_SCGC1 |= SIM_SCGC1_UART5_MASK;
    17fe:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
    1802:	f2c4 0304 	movt	r3, #16388	; 0x4004
    1806:	f44f 42e0 	mov.w	r2, #28672	; 0x7000
    180a:	f2c4 0204 	movt	r2, #16388	; 0x4004
    180e:	f502 5281 	add.w	r2, r2, #4128	; 0x1020
    1812:	f102 0208 	add.w	r2, r2, #8
    1816:	6812      	ldr	r2, [r2, #0]
    1818:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
    181c:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
    1820:	f103 0308 	add.w	r3, r3, #8
    1824:	601a      	str	r2, [r3, #0]
            
            if(tx_pin == PTD9)
    1826:	7bfb      	ldrb	r3, [r7, #15]
    1828:	2b65      	cmp	r3, #101	; 0x65
    182a:	d107      	bne.n	183c <LPLD_UART_Init+0x374>
              PORTD_BASE_PTR->PCR[9] = PORT_PCR_MUX(3); 
    182c:	f44f 4340 	mov.w	r3, #49152	; 0xc000
    1830:	f2c4 0304 	movt	r3, #16388	; 0x4004
    1834:	f44f 7240 	mov.w	r2, #768	; 0x300
    1838:	625a      	str	r2, [r3, #36]	; 0x24
    183a:	e006      	b.n	184a <LPLD_UART_Init+0x382>
            else
              PORTE_BASE_PTR->PCR[8] = PORT_PCR_MUX(3); 
    183c:	f44f 4350 	mov.w	r3, #53248	; 0xd000
    1840:	f2c4 0304 	movt	r3, #16388	; 0x4004
    1844:	f44f 7240 	mov.w	r2, #768	; 0x300
    1848:	621a      	str	r2, [r3, #32]
            
            if(rx_pin == PTD8)
    184a:	7bbb      	ldrb	r3, [r7, #14]
    184c:	2b64      	cmp	r3, #100	; 0x64
    184e:	d107      	bne.n	1860 <LPLD_UART_Init+0x398>
              PORTD_BASE_PTR->PCR[8] = PORT_PCR_MUX(3); 
    1850:	f44f 4340 	mov.w	r3, #49152	; 0xc000
    1854:	f2c4 0304 	movt	r3, #16388	; 0x4004
    1858:	f44f 7240 	mov.w	r2, #768	; 0x300
    185c:	621a      	str	r2, [r3, #32]
    185e:	e006      	b.n	186e <LPLD_UART_Init+0x3a6>
            else
              PORTE_BASE_PTR->PCR[9] = PORT_PCR_MUX(3); 
    1860:	f44f 4350 	mov.w	r3, #53248	; 0xd000
    1864:	f2c4 0304 	movt	r3, #16388	; 0x4004
    1868:	f44f 7240 	mov.w	r2, #768	; 0x300
    186c:	625a      	str	r2, [r3, #36]	; 0x24
      }
    }
  }
  
  //在配置好其他寄存器前，先关闭发送器和接收器
  uartx->C2 &= ~(UART_C2_TE_MASK | UART_C2_RE_MASK );
    186e:	697b      	ldr	r3, [r7, #20]
    1870:	78db      	ldrb	r3, [r3, #3]
    1872:	b2db      	uxtb	r3, r3
    1874:	f023 030c 	bic.w	r3, r3, #12
    1878:	b2da      	uxtb	r2, r3
    187a:	697b      	ldr	r3, [r7, #20]
    187c:	70da      	strb	r2, [r3, #3]
  
  //配置UART为 8位, 无奇偶校验 */
  uartx->C1 = 0;	
    187e:	697b      	ldr	r3, [r7, #20]
    1880:	f04f 0200 	mov.w	r2, #0
    1884:	709a      	strb	r2, [r3, #2]
  
  //计算波特率
  sbr = (uint16)((sysclk)/(baud * 16));
    1886:	693b      	ldr	r3, [r7, #16]
    1888:	ea4f 1303 	mov.w	r3, r3, lsl #4
    188c:	69fa      	ldr	r2, [r7, #28]
    188e:	fbb2 f3f3 	udiv	r3, r2, r3
    1892:	b29c      	uxth	r4, r3
  
  //保存UARTx_BDH寄存器中除了SBR的值
  temp = uartx->BDH & ~(UART_BDH_SBR(0x1F));
    1894:	697b      	ldr	r3, [r7, #20]
    1896:	781b      	ldrb	r3, [r3, #0]
    1898:	b2db      	uxtb	r3, r3
    189a:	f023 031f 	bic.w	r3, r3, #31
    189e:	70fb      	strb	r3, [r7, #3]
  
  uartx->BDH = temp |  UART_BDH_SBR(((sbr & 0x1F00) >> 8));
    18a0:	4623      	mov	r3, r4
    18a2:	f403 53f8 	and.w	r3, r3, #7936	; 0x1f00
    18a6:	ea4f 2323 	mov.w	r3, r3, asr #8
    18aa:	b2db      	uxtb	r3, r3
    18ac:	f003 031f 	and.w	r3, r3, #31
    18b0:	b2da      	uxtb	r2, r3
    18b2:	78fb      	ldrb	r3, [r7, #3]
    18b4:	4313      	orrs	r3, r2
    18b6:	b2da      	uxtb	r2, r3
    18b8:	697b      	ldr	r3, [r7, #20]
    18ba:	701a      	strb	r2, [r3, #0]
  uartx->BDL = (uint8)(sbr & UART_BDL_SBR_MASK);
    18bc:	b2e2      	uxtb	r2, r4
    18be:	697b      	ldr	r3, [r7, #20]
    18c0:	705a      	strb	r2, [r3, #1]
  
  //配置波特率的微调分数
  brfa = (((sysclk*32)/(baud * 16)) - (sbr * 32));
    18c2:	69fb      	ldr	r3, [r7, #28]
    18c4:	ea4f 1243 	mov.w	r2, r3, lsl #5
    18c8:	693b      	ldr	r3, [r7, #16]
    18ca:	ea4f 1303 	mov.w	r3, r3, lsl #4
    18ce:	fbb2 f3f3 	udiv	r3, r2, r3
    18d2:	b29a      	uxth	r2, r3
    18d4:	4623      	mov	r3, r4
    18d6:	4619      	mov	r1, r3
    18d8:	ea4f 21c1 	mov.w	r1, r1, lsl #11
    18dc:	1acb      	subs	r3, r1, r3
    18de:	ea4f 1343 	mov.w	r3, r3, lsl #5
    18e2:	b29b      	uxth	r3, r3
    18e4:	18d3      	adds	r3, r2, r3
    18e6:	b29c      	uxth	r4, r3
  
  //保存UARTx_C4寄存器中除了BRFA的值
  temp = uartx->C4 & ~(UART_C4_BRFA(0x1F));
    18e8:	697b      	ldr	r3, [r7, #20]
    18ea:	7a9b      	ldrb	r3, [r3, #10]
    18ec:	b2db      	uxtb	r3, r3
    18ee:	f023 031f 	bic.w	r3, r3, #31
    18f2:	70fb      	strb	r3, [r7, #3]
  
  uartx->C4 = temp |  UART_C4_BRFA(brfa);    
    18f4:	b2e3      	uxtb	r3, r4
    18f6:	f003 031f 	and.w	r3, r3, #31
    18fa:	b2da      	uxtb	r2, r3
    18fc:	78fb      	ldrb	r3, [r7, #3]
    18fe:	4313      	orrs	r3, r2
    1900:	b2da      	uxtb	r2, r3
    1902:	697b      	ldr	r3, [r7, #20]
    1904:	729a      	strb	r2, [r3, #10]
  
  //配置接收中断
  if(uart_init_structure.UART_RxIntEnable == TRUE && rx_isr != NULL)
    1906:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
    190a:	2b01      	cmp	r3, #1
    190c:	d113      	bne.n	1936 <LPLD_UART_Init+0x46e>
    190e:	68bb      	ldr	r3, [r7, #8]
    1910:	2b00      	cmp	r3, #0
    1912:	d010      	beq.n	1936 <LPLD_UART_Init+0x46e>
  {
    uartx->C2 |= UART_C2_RIE_MASK; 
    1914:	697b      	ldr	r3, [r7, #20]
    1916:	78db      	ldrb	r3, [r3, #3]
    1918:	b2db      	uxtb	r3, r3
    191a:	f043 0320 	orr.w	r3, r3, #32
    191e:	b2da      	uxtb	r2, r3
    1920:	697b      	ldr	r3, [r7, #20]
    1922:	70da      	strb	r2, [r3, #3]
    UART_R_ISR[x] = rx_isr;
    1924:	7efa      	ldrb	r2, [r7, #27]
    1926:	f240 0354 	movw	r3, #84	; 0x54
    192a:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
    192e:	68b9      	ldr	r1, [r7, #8]
    1930:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    1934:	e007      	b.n	1946 <LPLD_UART_Init+0x47e>
  } 
  else
  {
    uartx->C2 &= ~(UART_C2_RIE_MASK); 
    1936:	697b      	ldr	r3, [r7, #20]
    1938:	78db      	ldrb	r3, [r3, #3]
    193a:	b2db      	uxtb	r3, r3
    193c:	f023 0320 	bic.w	r3, r3, #32
    1940:	b2da      	uxtb	r2, r3
    1942:	697b      	ldr	r3, [r7, #20]
    1944:	70da      	strb	r2, [r3, #3]
  }
  //配置发送中断
  if(uart_init_structure.UART_TxIntEnable == TRUE && tx_isr != NULL)
    1946:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
    194a:	2b01      	cmp	r3, #1
    194c:	d113      	bne.n	1976 <LPLD_UART_Init+0x4ae>
    194e:	687b      	ldr	r3, [r7, #4]
    1950:	2b00      	cmp	r3, #0
    1952:	d010      	beq.n	1976 <LPLD_UART_Init+0x4ae>
  {
    uartx->C2 |= UART_C2_TIE_MASK; 
    1954:	697b      	ldr	r3, [r7, #20]
    1956:	78db      	ldrb	r3, [r3, #3]
    1958:	b2db      	uxtb	r3, r3
    195a:	f063 037f 	orn	r3, r3, #127	; 0x7f
    195e:	b2da      	uxtb	r2, r3
    1960:	697b      	ldr	r3, [r7, #20]
    1962:	70da      	strb	r2, [r3, #3]
    UART_T_ISR[x] = tx_isr;
    1964:	7efa      	ldrb	r2, [r7, #27]
    1966:	f240 033c 	movw	r3, #60	; 0x3c
    196a:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
    196e:	6879      	ldr	r1, [r7, #4]
    1970:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    1974:	e007      	b.n	1986 <LPLD_UART_Init+0x4be>
  } 
  else
  {
    uartx->C2 &= ~(UART_C2_TIE_MASK); 
    1976:	697b      	ldr	r3, [r7, #20]
    1978:	78db      	ldrb	r3, [r3, #3]
    197a:	b2db      	uxtb	r3, r3
    197c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    1980:	b2da      	uxtb	r2, r3
    1982:	697b      	ldr	r3, [r7, #20]
    1984:	70da      	strb	r2, [r3, #3]
  }
  
  //使能发送器和接收器
  uartx->C2 |= (UART_C2_TE_MASK | UART_C2_RE_MASK );    
    1986:	697b      	ldr	r3, [r7, #20]
    1988:	78db      	ldrb	r3, [r3, #3]
    198a:	b2db      	uxtb	r3, r3
    198c:	f043 030c 	orr.w	r3, r3, #12
    1990:	b2da      	uxtb	r2, r3
    1992:	697b      	ldr	r3, [r7, #20]
    1994:	70da      	strb	r2, [r3, #3]
}
    1996:	f107 0720 	add.w	r7, r7, #32
    199a:	46bd      	mov	sp, r7
    199c:	bc90      	pop	{r4, r7}
    199e:	b004      	add	sp, #16
    19a0:	4770      	bx	lr
    19a2:	bf00      	nop

000019a4 <LPLD_UART_GetChar>:
 * 输出:
 *    串口接收的1个字节
 *
 */
int8 LPLD_UART_GetChar(UART_MemMapPtr uartx)
{
    19a4:	b480      	push	{r7}
    19a6:	b083      	sub	sp, #12
    19a8:	af00      	add	r7, sp, #0
    19aa:	6078      	str	r0, [r7, #4]
  //等待数据接收
  while (!(uartx->S1 & UART_S1_RDRF_MASK));
    19ac:	bf00      	nop
    19ae:	687b      	ldr	r3, [r7, #4]
    19b0:	791b      	ldrb	r3, [r3, #4]
    19b2:	b2db      	uxtb	r3, r3
    19b4:	f003 0320 	and.w	r3, r3, #32
    19b8:	2b00      	cmp	r3, #0
    19ba:	d0f8      	beq.n	19ae <LPLD_UART_GetChar+0xa>
  
  //返回接收的1个字节数据
  return uartx->D;
    19bc:	687b      	ldr	r3, [r7, #4]
    19be:	79db      	ldrb	r3, [r3, #7]
    19c0:	b2db      	uxtb	r3, r3
    19c2:	b2db      	uxtb	r3, r3
    19c4:	b25b      	sxtb	r3, r3
}
    19c6:	4618      	mov	r0, r3
    19c8:	f107 070c 	add.w	r7, r7, #12
    19cc:	46bd      	mov	sp, r7
    19ce:	bc80      	pop	{r7}
    19d0:	4770      	bx	lr
    19d2:	bf00      	nop

000019d4 <LPLD_UART_GetChar_Present>:
 * 输出:
 *  0       没有接收到字符
 *  1       已经接收到字符
 */
int32 LPLD_UART_GetChar_Present(UART_MemMapPtr uartx)
{
    19d4:	b480      	push	{r7}
    19d6:	b083      	sub	sp, #12
    19d8:	af00      	add	r7, sp, #0
    19da:	6078      	str	r0, [r7, #4]
    return (uartx->S1 & UART_S1_RDRF_MASK);
    19dc:	687b      	ldr	r3, [r7, #4]
    19de:	791b      	ldrb	r3, [r3, #4]
    19e0:	b2db      	uxtb	r3, r3
    19e2:	f003 0320 	and.w	r3, r3, #32
}
    19e6:	4618      	mov	r0, r3
    19e8:	f107 070c 	add.w	r7, r7, #12
    19ec:	46bd      	mov	sp, r7
    19ee:	bc80      	pop	{r7}
    19f0:	4770      	bx	lr
    19f2:	bf00      	nop

000019f4 <LPLD_UART_PutChar>:
 * 输出:
 *    无
 *
 */
void LPLD_UART_PutChar(UART_MemMapPtr uartx, int8 ch)
{
    19f4:	b480      	push	{r7}
    19f6:	b083      	sub	sp, #12
    19f8:	af00      	add	r7, sp, #0
    19fa:	6078      	str	r0, [r7, #4]
    19fc:	460b      	mov	r3, r1
    19fe:	70fb      	strb	r3, [r7, #3]
  //等待FIFO准备就绪
  while(!(uartx->S1 & UART_S1_TDRE_MASK));
    1a00:	bf00      	nop
    1a02:	687b      	ldr	r3, [r7, #4]
    1a04:	791b      	ldrb	r3, [r3, #4]
    1a06:	b2db      	uxtb	r3, r3
    1a08:	b2db      	uxtb	r3, r3
    1a0a:	b25b      	sxtb	r3, r3
    1a0c:	2b00      	cmp	r3, #0
    1a0e:	daf8      	bge.n	1a02 <LPLD_UART_PutChar+0xe>
  
  //将要发送的1个字节发给UART数据寄存器
  uartx->D = (uint8)ch;
    1a10:	78fa      	ldrb	r2, [r7, #3]
    1a12:	687b      	ldr	r3, [r7, #4]
    1a14:	71da      	strb	r2, [r3, #7]
}
    1a16:	f107 070c 	add.w	r7, r7, #12
    1a1a:	46bd      	mov	sp, r7
    1a1c:	bc80      	pop	{r7}
    1a1e:	4770      	bx	lr

00001a20 <LPLD_UART_PutCharArr>:
 * 输出:
 *    无
 *
 */
void LPLD_UART_PutCharArr(UART_MemMapPtr uartx, char *ch, int32 len)
{
    1a20:	b580      	push	{r7, lr}
    1a22:	b084      	sub	sp, #16
    1a24:	af00      	add	r7, sp, #0
    1a26:	60f8      	str	r0, [r7, #12]
    1a28:	60b9      	str	r1, [r7, #8]
    1a2a:	607a      	str	r2, [r7, #4]
  while(len--)
    1a2c:	e00b      	b.n	1a46 <LPLD_UART_PutCharArr+0x26>
  {
    LPLD_UART_PutChar(uartx, *(ch++));
    1a2e:	68bb      	ldr	r3, [r7, #8]
    1a30:	781b      	ldrb	r3, [r3, #0]
    1a32:	b2db      	uxtb	r3, r3
    1a34:	68ba      	ldr	r2, [r7, #8]
    1a36:	f102 0201 	add.w	r2, r2, #1
    1a3a:	60ba      	str	r2, [r7, #8]
    1a3c:	b25b      	sxtb	r3, r3
    1a3e:	68f8      	ldr	r0, [r7, #12]
    1a40:	4619      	mov	r1, r3
    1a42:	f7ff ffd7 	bl	19f4 <LPLD_UART_PutChar>
 *    无
 *
 */
void LPLD_UART_PutCharArr(UART_MemMapPtr uartx, char *ch, int32 len)
{
  while(len--)
    1a46:	687b      	ldr	r3, [r7, #4]
    1a48:	2b00      	cmp	r3, #0
    1a4a:	bf0c      	ite	eq
    1a4c:	2300      	moveq	r3, #0
    1a4e:	2301      	movne	r3, #1
    1a50:	b2db      	uxtb	r3, r3
    1a52:	687a      	ldr	r2, [r7, #4]
    1a54:	f102 32ff 	add.w	r2, r2, #4294967295
    1a58:	607a      	str	r2, [r7, #4]
    1a5a:	2b00      	cmp	r3, #0
    1a5c:	d1e7      	bne.n	1a2e <LPLD_UART_PutCharArr+0xe>
  {
    LPLD_UART_PutChar(uartx, *(ch++));
  }
}
    1a5e:	f107 0710 	add.w	r7, r7, #16
    1a62:	46bd      	mov	sp, r7
    1a64:	bd80      	pop	{r7, pc}
    1a66:	bf00      	nop

00001a68 <LPLD_UART_EnableIrq>:
 * 输出:
 *    无
 *
 */
void LPLD_UART_EnableIrq(UART_InitTypeDef uart_init_structure)
{
    1a68:	b084      	sub	sp, #16
    1a6a:	b580      	push	{r7, lr}
    1a6c:	af00      	add	r7, sp, #0
    1a6e:	f107 0c08 	add.w	ip, r7, #8
    1a72:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
  if(uart_init_structure.UART_Uartx == UART0_BASE_PTR)
    1a76:	68ba      	ldr	r2, [r7, #8]
    1a78:	f44f 4320 	mov.w	r3, #40960	; 0xa000
    1a7c:	f2c4 0306 	movt	r3, #16390	; 0x4006
    1a80:	429a      	cmp	r2, r3
    1a82:	d104      	bne.n	1a8e <LPLD_UART_EnableIrq+0x26>
  {
    enable_irq(INT_UART0_RX_TX - 16);
    1a84:	f04f 002d 	mov.w	r0, #45	; 0x2d
    1a88:	f7ff f828 	bl	adc <enable_irq>
    1a8c:	e03a      	b.n	1b04 <LPLD_UART_EnableIrq+0x9c>
  }
  else if(uart_init_structure.UART_Uartx == UART1_BASE_PTR)
    1a8e:	68ba      	ldr	r2, [r7, #8]
    1a90:	f44f 4330 	mov.w	r3, #45056	; 0xb000
    1a94:	f2c4 0306 	movt	r3, #16390	; 0x4006
    1a98:	429a      	cmp	r2, r3
    1a9a:	d104      	bne.n	1aa6 <LPLD_UART_EnableIrq+0x3e>
  {
    enable_irq(INT_UART1_RX_TX - 16);
    1a9c:	f04f 002f 	mov.w	r0, #47	; 0x2f
    1aa0:	f7ff f81c 	bl	adc <enable_irq>
    1aa4:	e02e      	b.n	1b04 <LPLD_UART_EnableIrq+0x9c>
  }
  else if(uart_init_structure.UART_Uartx == UART2_BASE_PTR)
    1aa6:	68ba      	ldr	r2, [r7, #8]
    1aa8:	f44f 4340 	mov.w	r3, #49152	; 0xc000
    1aac:	f2c4 0306 	movt	r3, #16390	; 0x4006
    1ab0:	429a      	cmp	r2, r3
    1ab2:	d104      	bne.n	1abe <LPLD_UART_EnableIrq+0x56>
  {
    enable_irq(INT_UART3_RX_TX - 16);
    1ab4:	f04f 0033 	mov.w	r0, #51	; 0x33
    1ab8:	f7ff f810 	bl	adc <enable_irq>
    1abc:	e022      	b.n	1b04 <LPLD_UART_EnableIrq+0x9c>
  }
  else if(uart_init_structure.UART_Uartx == UART3_BASE_PTR)
    1abe:	68ba      	ldr	r2, [r7, #8]
    1ac0:	f44f 4350 	mov.w	r3, #53248	; 0xd000
    1ac4:	f2c4 0306 	movt	r3, #16390	; 0x4006
    1ac8:	429a      	cmp	r2, r3
    1aca:	d104      	bne.n	1ad6 <LPLD_UART_EnableIrq+0x6e>
  {
    enable_irq(INT_UART3_RX_TX - 16);
    1acc:	f04f 0033 	mov.w	r0, #51	; 0x33
    1ad0:	f7ff f804 	bl	adc <enable_irq>
    1ad4:	e016      	b.n	1b04 <LPLD_UART_EnableIrq+0x9c>
  }
  else if(uart_init_structure.UART_Uartx == UART4_BASE_PTR)
    1ad6:	68ba      	ldr	r2, [r7, #8]
    1ad8:	f44f 4320 	mov.w	r3, #40960	; 0xa000
    1adc:	f2c4 030e 	movt	r3, #16398	; 0x400e
    1ae0:	429a      	cmp	r2, r3
    1ae2:	d104      	bne.n	1aee <LPLD_UART_EnableIrq+0x86>
  {
    enable_irq(INT_UART4_RX_TX - 16);
    1ae4:	f04f 0035 	mov.w	r0, #53	; 0x35
    1ae8:	f7fe fff8 	bl	adc <enable_irq>
    1aec:	e00a      	b.n	1b04 <LPLD_UART_EnableIrq+0x9c>
  }
  else if(uart_init_structure.UART_Uartx == UART5_BASE_PTR)
    1aee:	68ba      	ldr	r2, [r7, #8]
    1af0:	f44f 4330 	mov.w	r3, #45056	; 0xb000
    1af4:	f2c4 030e 	movt	r3, #16398	; 0x400e
    1af8:	429a      	cmp	r2, r3
    1afa:	d103      	bne.n	1b04 <LPLD_UART_EnableIrq+0x9c>
  {
    enable_irq(INT_UART5_RX_TX - 16);
    1afc:	f04f 0037 	mov.w	r0, #55	; 0x37
    1b00:	f7fe ffec 	bl	adc <enable_irq>
  }
}
    1b04:	46bd      	mov	sp, r7
    1b06:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
    1b0a:	b004      	add	sp, #16
    1b0c:	4770      	bx	lr
    1b0e:	bf00      	nop

00001b10 <LPLD_UART_DisableIrq>:
 * 输出:
 *    无
 *
 */
void LPLD_UART_DisableIrq(UART_InitTypeDef uart_init_structure)
{
    1b10:	b084      	sub	sp, #16
    1b12:	b580      	push	{r7, lr}
    1b14:	af00      	add	r7, sp, #0
    1b16:	f107 0c08 	add.w	ip, r7, #8
    1b1a:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
  //根据中断请求号使能相应中断
  if(uart_init_structure.UART_Uartx == UART0_BASE_PTR)
    1b1e:	68ba      	ldr	r2, [r7, #8]
    1b20:	f44f 4320 	mov.w	r3, #40960	; 0xa000
    1b24:	f2c4 0306 	movt	r3, #16390	; 0x4006
    1b28:	429a      	cmp	r2, r3
    1b2a:	d104      	bne.n	1b36 <LPLD_UART_DisableIrq+0x26>
    disable_irq(INT_UART0_RX_TX - 16);
    1b2c:	f04f 002d 	mov.w	r0, #45	; 0x2d
    1b30:	f7ff f898 	bl	c64 <disable_irq>
    1b34:	e03a      	b.n	1bac <LPLD_UART_DisableIrq+0x9c>
  else if(uart_init_structure.UART_Uartx == UART1_BASE_PTR)
    1b36:	68ba      	ldr	r2, [r7, #8]
    1b38:	f44f 4330 	mov.w	r3, #45056	; 0xb000
    1b3c:	f2c4 0306 	movt	r3, #16390	; 0x4006
    1b40:	429a      	cmp	r2, r3
    1b42:	d104      	bne.n	1b4e <LPLD_UART_DisableIrq+0x3e>
    disable_irq(INT_UART1_RX_TX - 16);
    1b44:	f04f 002f 	mov.w	r0, #47	; 0x2f
    1b48:	f7ff f88c 	bl	c64 <disable_irq>
    1b4c:	e02e      	b.n	1bac <LPLD_UART_DisableIrq+0x9c>
  else if(uart_init_structure.UART_Uartx == UART2_BASE_PTR)
    1b4e:	68ba      	ldr	r2, [r7, #8]
    1b50:	f44f 4340 	mov.w	r3, #49152	; 0xc000
    1b54:	f2c4 0306 	movt	r3, #16390	; 0x4006
    1b58:	429a      	cmp	r2, r3
    1b5a:	d104      	bne.n	1b66 <LPLD_UART_DisableIrq+0x56>
    disable_irq(INT_UART2_RX_TX - 16);
    1b5c:	f04f 0031 	mov.w	r0, #49	; 0x31
    1b60:	f7ff f880 	bl	c64 <disable_irq>
    1b64:	e022      	b.n	1bac <LPLD_UART_DisableIrq+0x9c>
  else if(uart_init_structure.UART_Uartx == UART3_BASE_PTR)
    1b66:	68ba      	ldr	r2, [r7, #8]
    1b68:	f44f 4350 	mov.w	r3, #53248	; 0xd000
    1b6c:	f2c4 0306 	movt	r3, #16390	; 0x4006
    1b70:	429a      	cmp	r2, r3
    1b72:	d104      	bne.n	1b7e <LPLD_UART_DisableIrq+0x6e>
    disable_irq(INT_UART3_RX_TX - 16);
    1b74:	f04f 0033 	mov.w	r0, #51	; 0x33
    1b78:	f7ff f874 	bl	c64 <disable_irq>
    1b7c:	e016      	b.n	1bac <LPLD_UART_DisableIrq+0x9c>
  else if(uart_init_structure.UART_Uartx == UART4_BASE_PTR)
    1b7e:	68ba      	ldr	r2, [r7, #8]
    1b80:	f44f 4320 	mov.w	r3, #40960	; 0xa000
    1b84:	f2c4 030e 	movt	r3, #16398	; 0x400e
    1b88:	429a      	cmp	r2, r3
    1b8a:	d104      	bne.n	1b96 <LPLD_UART_DisableIrq+0x86>
    disable_irq(INT_UART4_RX_TX - 16);
    1b8c:	f04f 0035 	mov.w	r0, #53	; 0x35
    1b90:	f7ff f868 	bl	c64 <disable_irq>
    1b94:	e00a      	b.n	1bac <LPLD_UART_DisableIrq+0x9c>
  else if(uart_init_structure.UART_Uartx == UART5_BASE_PTR)
    1b96:	68ba      	ldr	r2, [r7, #8]
    1b98:	f44f 4330 	mov.w	r3, #45056	; 0xb000
    1b9c:	f2c4 030e 	movt	r3, #16398	; 0x400e
    1ba0:	429a      	cmp	r2, r3
    1ba2:	d103      	bne.n	1bac <LPLD_UART_DisableIrq+0x9c>
    disable_irq(INT_UART5_RX_TX - 16);
    1ba4:	f04f 0037 	mov.w	r0, #55	; 0x37
    1ba8:	f7ff f85c 	bl	c64 <disable_irq>
}
    1bac:	46bd      	mov	sp, r7
    1bae:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
    1bb2:	b004      	add	sp, #16
    1bb4:	4770      	bx	lr
    1bb6:	bf00      	nop

00001bb8 <UART0_IRQHandler>:

//HW层中断函数，用户无需调用
//UART0
void UART0_IRQHandler(void)
{
    1bb8:	b580      	push	{r7, lr}
    1bba:	af00      	add	r7, sp, #0
  
  //进入接收中断函数
  if((UART0_S1 & UART_S1_RDRF_MASK) && (UART0_C2 & UART_C2_RIE_MASK))
    1bbc:	f44f 4320 	mov.w	r3, #40960	; 0xa000
    1bc0:	f2c4 0306 	movt	r3, #16390	; 0x4006
    1bc4:	791b      	ldrb	r3, [r3, #4]
    1bc6:	b2db      	uxtb	r3, r3
    1bc8:	f003 0320 	and.w	r3, r3, #32
    1bcc:	2b00      	cmp	r3, #0
    1bce:	d00f      	beq.n	1bf0 <UART0_IRQHandler+0x38>
    1bd0:	f44f 4320 	mov.w	r3, #40960	; 0xa000
    1bd4:	f2c4 0306 	movt	r3, #16390	; 0x4006
    1bd8:	78db      	ldrb	r3, [r3, #3]
    1bda:	b2db      	uxtb	r3, r3
    1bdc:	f003 0320 	and.w	r3, r3, #32
    1be0:	2b00      	cmp	r3, #0
    1be2:	d005      	beq.n	1bf0 <UART0_IRQHandler+0x38>
  {
    UART_R_ISR[0]();
    1be4:	f240 0354 	movw	r3, #84	; 0x54
    1be8:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
    1bec:	681b      	ldr	r3, [r3, #0]
    1bee:	4798      	blx	r3
  }
  //进入发送中断函数
  if((UART0_S1 & UART_S1_TDRE_MASK) && (UART0_C2 & UART_C2_TIE_MASK))
    1bf0:	f44f 4320 	mov.w	r3, #40960	; 0xa000
    1bf4:	f2c4 0306 	movt	r3, #16390	; 0x4006
    1bf8:	791b      	ldrb	r3, [r3, #4]
    1bfa:	b2db      	uxtb	r3, r3
    1bfc:	b2db      	uxtb	r3, r3
    1bfe:	b25b      	sxtb	r3, r3
    1c00:	2b00      	cmp	r3, #0
    1c02:	da0f      	bge.n	1c24 <UART0_IRQHandler+0x6c>
    1c04:	f44f 4320 	mov.w	r3, #40960	; 0xa000
    1c08:	f2c4 0306 	movt	r3, #16390	; 0x4006
    1c0c:	78db      	ldrb	r3, [r3, #3]
    1c0e:	b2db      	uxtb	r3, r3
    1c10:	b2db      	uxtb	r3, r3
    1c12:	b25b      	sxtb	r3, r3
    1c14:	2b00      	cmp	r3, #0
    1c16:	da05      	bge.n	1c24 <UART0_IRQHandler+0x6c>
  {
    UART_T_ISR[0]();
    1c18:	f240 033c 	movw	r3, #60	; 0x3c
    1c1c:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
    1c20:	681b      	ldr	r3, [r3, #0]
    1c22:	4798      	blx	r3
  }
}
    1c24:	bd80      	pop	{r7, pc}
    1c26:	bf00      	nop

00001c28 <UART1_IRQHandler>:

//UART1
void UART1_IRQHandler(void)
{
    1c28:	b580      	push	{r7, lr}
    1c2a:	af00      	add	r7, sp, #0
  
  //进入接收中断函数
  if((UART1_S1 & UART_S1_RDRF_MASK) && (UART1_C2 & UART_C2_RIE_MASK))
    1c2c:	f44f 4330 	mov.w	r3, #45056	; 0xb000
    1c30:	f2c4 0306 	movt	r3, #16390	; 0x4006
    1c34:	791b      	ldrb	r3, [r3, #4]
    1c36:	b2db      	uxtb	r3, r3
    1c38:	f003 0320 	and.w	r3, r3, #32
    1c3c:	2b00      	cmp	r3, #0
    1c3e:	d00f      	beq.n	1c60 <UART1_IRQHandler+0x38>
    1c40:	f44f 4330 	mov.w	r3, #45056	; 0xb000
    1c44:	f2c4 0306 	movt	r3, #16390	; 0x4006
    1c48:	78db      	ldrb	r3, [r3, #3]
    1c4a:	b2db      	uxtb	r3, r3
    1c4c:	f003 0320 	and.w	r3, r3, #32
    1c50:	2b00      	cmp	r3, #0
    1c52:	d005      	beq.n	1c60 <UART1_IRQHandler+0x38>
  {
    UART_R_ISR[0]();
    1c54:	f240 0354 	movw	r3, #84	; 0x54
    1c58:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
    1c5c:	681b      	ldr	r3, [r3, #0]
    1c5e:	4798      	blx	r3
  }
  //进入发送中断函数
  if((UART1_S1 & UART_S1_TDRE_MASK) && (UART1_C2 & UART_C2_TIE_MASK))
    1c60:	f44f 4330 	mov.w	r3, #45056	; 0xb000
    1c64:	f2c4 0306 	movt	r3, #16390	; 0x4006
    1c68:	791b      	ldrb	r3, [r3, #4]
    1c6a:	b2db      	uxtb	r3, r3
    1c6c:	b2db      	uxtb	r3, r3
    1c6e:	b25b      	sxtb	r3, r3
    1c70:	2b00      	cmp	r3, #0
    1c72:	da0f      	bge.n	1c94 <UART1_IRQHandler+0x6c>
    1c74:	f44f 4330 	mov.w	r3, #45056	; 0xb000
    1c78:	f2c4 0306 	movt	r3, #16390	; 0x4006
    1c7c:	78db      	ldrb	r3, [r3, #3]
    1c7e:	b2db      	uxtb	r3, r3
    1c80:	b2db      	uxtb	r3, r3
    1c82:	b25b      	sxtb	r3, r3
    1c84:	2b00      	cmp	r3, #0
    1c86:	da05      	bge.n	1c94 <UART1_IRQHandler+0x6c>
  {
    UART_T_ISR[0]();
    1c88:	f240 033c 	movw	r3, #60	; 0x3c
    1c8c:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
    1c90:	681b      	ldr	r3, [r3, #0]
    1c92:	4798      	blx	r3
  }
}
    1c94:	bd80      	pop	{r7, pc}
    1c96:	bf00      	nop

00001c98 <UART2_IRQHandler>:

//UART2
void UART2_IRQHandler(void)
{
    1c98:	b580      	push	{r7, lr}
    1c9a:	af00      	add	r7, sp, #0
  //进入接收中断函数
  if((UART2_S1 & UART_S1_RDRF_MASK) && (UART2_C2 & UART_C2_RIE_MASK))
    1c9c:	f44f 4340 	mov.w	r3, #49152	; 0xc000
    1ca0:	f2c4 0306 	movt	r3, #16390	; 0x4006
    1ca4:	791b      	ldrb	r3, [r3, #4]
    1ca6:	b2db      	uxtb	r3, r3
    1ca8:	f003 0320 	and.w	r3, r3, #32
    1cac:	2b00      	cmp	r3, #0
    1cae:	d00f      	beq.n	1cd0 <UART2_IRQHandler+0x38>
    1cb0:	f44f 4340 	mov.w	r3, #49152	; 0xc000
    1cb4:	f2c4 0306 	movt	r3, #16390	; 0x4006
    1cb8:	78db      	ldrb	r3, [r3, #3]
    1cba:	b2db      	uxtb	r3, r3
    1cbc:	f003 0320 	and.w	r3, r3, #32
    1cc0:	2b00      	cmp	r3, #0
    1cc2:	d005      	beq.n	1cd0 <UART2_IRQHandler+0x38>
  {
    UART_R_ISR[0]();
    1cc4:	f240 0354 	movw	r3, #84	; 0x54
    1cc8:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
    1ccc:	681b      	ldr	r3, [r3, #0]
    1cce:	4798      	blx	r3
  }
  //进入发送中断函数
  if((UART2_S1 & UART_S1_TDRE_MASK) && (UART2_C2 & UART_C2_TIE_MASK))
    1cd0:	f44f 4340 	mov.w	r3, #49152	; 0xc000
    1cd4:	f2c4 0306 	movt	r3, #16390	; 0x4006
    1cd8:	791b      	ldrb	r3, [r3, #4]
    1cda:	b2db      	uxtb	r3, r3
    1cdc:	b2db      	uxtb	r3, r3
    1cde:	b25b      	sxtb	r3, r3
    1ce0:	2b00      	cmp	r3, #0
    1ce2:	da0f      	bge.n	1d04 <UART2_IRQHandler+0x6c>
    1ce4:	f44f 4340 	mov.w	r3, #49152	; 0xc000
    1ce8:	f2c4 0306 	movt	r3, #16390	; 0x4006
    1cec:	78db      	ldrb	r3, [r3, #3]
    1cee:	b2db      	uxtb	r3, r3
    1cf0:	b2db      	uxtb	r3, r3
    1cf2:	b25b      	sxtb	r3, r3
    1cf4:	2b00      	cmp	r3, #0
    1cf6:	da05      	bge.n	1d04 <UART2_IRQHandler+0x6c>
  {
    UART_T_ISR[0]();
    1cf8:	f240 033c 	movw	r3, #60	; 0x3c
    1cfc:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
    1d00:	681b      	ldr	r3, [r3, #0]
    1d02:	4798      	blx	r3
  }
}
    1d04:	bd80      	pop	{r7, pc}
    1d06:	bf00      	nop

00001d08 <UART3_IRQHandler>:

//uart3
void UART3_IRQHandler(void)
{
    1d08:	b580      	push	{r7, lr}
    1d0a:	af00      	add	r7, sp, #0
  //进入接收中断函数
  if((UART3_S1 & UART_S1_RDRF_MASK) && (UART3_C2 & UART_C2_RIE_MASK))
    1d0c:	f44f 4350 	mov.w	r3, #53248	; 0xd000
    1d10:	f2c4 0306 	movt	r3, #16390	; 0x4006
    1d14:	791b      	ldrb	r3, [r3, #4]
    1d16:	b2db      	uxtb	r3, r3
    1d18:	f003 0320 	and.w	r3, r3, #32
    1d1c:	2b00      	cmp	r3, #0
    1d1e:	d00f      	beq.n	1d40 <UART3_IRQHandler+0x38>
    1d20:	f44f 4350 	mov.w	r3, #53248	; 0xd000
    1d24:	f2c4 0306 	movt	r3, #16390	; 0x4006
    1d28:	78db      	ldrb	r3, [r3, #3]
    1d2a:	b2db      	uxtb	r3, r3
    1d2c:	f003 0320 	and.w	r3, r3, #32
    1d30:	2b00      	cmp	r3, #0
    1d32:	d005      	beq.n	1d40 <UART3_IRQHandler+0x38>
  {
    UART_R_ISR[0]();
    1d34:	f240 0354 	movw	r3, #84	; 0x54
    1d38:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
    1d3c:	681b      	ldr	r3, [r3, #0]
    1d3e:	4798      	blx	r3
  }
  //进入发送中断函数
  if((UART3_S1 & UART_S1_TDRE_MASK) && (UART3_C2 & UART_C2_TIE_MASK))
    1d40:	f44f 4350 	mov.w	r3, #53248	; 0xd000
    1d44:	f2c4 0306 	movt	r3, #16390	; 0x4006
    1d48:	791b      	ldrb	r3, [r3, #4]
    1d4a:	b2db      	uxtb	r3, r3
    1d4c:	b2db      	uxtb	r3, r3
    1d4e:	b25b      	sxtb	r3, r3
    1d50:	2b00      	cmp	r3, #0
    1d52:	da0f      	bge.n	1d74 <UART3_IRQHandler+0x6c>
    1d54:	f44f 4350 	mov.w	r3, #53248	; 0xd000
    1d58:	f2c4 0306 	movt	r3, #16390	; 0x4006
    1d5c:	78db      	ldrb	r3, [r3, #3]
    1d5e:	b2db      	uxtb	r3, r3
    1d60:	b2db      	uxtb	r3, r3
    1d62:	b25b      	sxtb	r3, r3
    1d64:	2b00      	cmp	r3, #0
    1d66:	da05      	bge.n	1d74 <UART3_IRQHandler+0x6c>
  {
    UART_T_ISR[0]();
    1d68:	f240 033c 	movw	r3, #60	; 0x3c
    1d6c:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
    1d70:	681b      	ldr	r3, [r3, #0]
    1d72:	4798      	blx	r3
  }
}
    1d74:	bd80      	pop	{r7, pc}
    1d76:	bf00      	nop

00001d78 <UART4_IRQHandler>:

//uart4
void UART4_IRQHandler(void)
{
    1d78:	b580      	push	{r7, lr}
    1d7a:	af00      	add	r7, sp, #0
  //进入接收中断函数
  if((UART4_S1 & UART_S1_RDRF_MASK) && (UART4_C2 & UART_C2_RIE_MASK))
    1d7c:	f44f 4320 	mov.w	r3, #40960	; 0xa000
    1d80:	f2c4 030e 	movt	r3, #16398	; 0x400e
    1d84:	791b      	ldrb	r3, [r3, #4]
    1d86:	b2db      	uxtb	r3, r3
    1d88:	f003 0320 	and.w	r3, r3, #32
    1d8c:	2b00      	cmp	r3, #0
    1d8e:	d00f      	beq.n	1db0 <UART4_IRQHandler+0x38>
    1d90:	f44f 4320 	mov.w	r3, #40960	; 0xa000
    1d94:	f2c4 030e 	movt	r3, #16398	; 0x400e
    1d98:	78db      	ldrb	r3, [r3, #3]
    1d9a:	b2db      	uxtb	r3, r3
    1d9c:	f003 0320 	and.w	r3, r3, #32
    1da0:	2b00      	cmp	r3, #0
    1da2:	d005      	beq.n	1db0 <UART4_IRQHandler+0x38>
  {
    UART_R_ISR[0]();
    1da4:	f240 0354 	movw	r3, #84	; 0x54
    1da8:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
    1dac:	681b      	ldr	r3, [r3, #0]
    1dae:	4798      	blx	r3
  }
  //进入发送中断函数
  if((UART4_S1 & UART_S1_TDRE_MASK) && (UART4_C2 & UART_C2_TIE_MASK))
    1db0:	f44f 4320 	mov.w	r3, #40960	; 0xa000
    1db4:	f2c4 030e 	movt	r3, #16398	; 0x400e
    1db8:	791b      	ldrb	r3, [r3, #4]
    1dba:	b2db      	uxtb	r3, r3
    1dbc:	b2db      	uxtb	r3, r3
    1dbe:	b25b      	sxtb	r3, r3
    1dc0:	2b00      	cmp	r3, #0
    1dc2:	da0f      	bge.n	1de4 <UART4_IRQHandler+0x6c>
    1dc4:	f44f 4320 	mov.w	r3, #40960	; 0xa000
    1dc8:	f2c4 030e 	movt	r3, #16398	; 0x400e
    1dcc:	78db      	ldrb	r3, [r3, #3]
    1dce:	b2db      	uxtb	r3, r3
    1dd0:	b2db      	uxtb	r3, r3
    1dd2:	b25b      	sxtb	r3, r3
    1dd4:	2b00      	cmp	r3, #0
    1dd6:	da05      	bge.n	1de4 <UART4_IRQHandler+0x6c>
  {
    UART_T_ISR[0]();
    1dd8:	f240 033c 	movw	r3, #60	; 0x3c
    1ddc:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
    1de0:	681b      	ldr	r3, [r3, #0]
    1de2:	4798      	blx	r3
  }
}
    1de4:	bd80      	pop	{r7, pc}
    1de6:	bf00      	nop

00001de8 <UART5_IRQHandler>:

//uart3
void UART5_IRQHandler(void)
{
    1de8:	b580      	push	{r7, lr}
    1dea:	af00      	add	r7, sp, #0
  //进入接收中断函数
  if((UART5_S1 & UART_S1_RDRF_MASK) && (UART5_C2 & UART_C2_RIE_MASK))
    1dec:	f44f 4330 	mov.w	r3, #45056	; 0xb000
    1df0:	f2c4 030e 	movt	r3, #16398	; 0x400e
    1df4:	791b      	ldrb	r3, [r3, #4]
    1df6:	b2db      	uxtb	r3, r3
    1df8:	f003 0320 	and.w	r3, r3, #32
    1dfc:	2b00      	cmp	r3, #0
    1dfe:	d00f      	beq.n	1e20 <UART5_IRQHandler+0x38>
    1e00:	f44f 4330 	mov.w	r3, #45056	; 0xb000
    1e04:	f2c4 030e 	movt	r3, #16398	; 0x400e
    1e08:	78db      	ldrb	r3, [r3, #3]
    1e0a:	b2db      	uxtb	r3, r3
    1e0c:	f003 0320 	and.w	r3, r3, #32
    1e10:	2b00      	cmp	r3, #0
    1e12:	d005      	beq.n	1e20 <UART5_IRQHandler+0x38>
  {
    UART_R_ISR[0]();
    1e14:	f240 0354 	movw	r3, #84	; 0x54
    1e18:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
    1e1c:	681b      	ldr	r3, [r3, #0]
    1e1e:	4798      	blx	r3
  }
  //进入发送中断函数
  if((UART5_S1 & UART_S1_TDRE_MASK) && (UART5_C2 & UART_C2_TIE_MASK))
    1e20:	f44f 4330 	mov.w	r3, #45056	; 0xb000
    1e24:	f2c4 030e 	movt	r3, #16398	; 0x400e
    1e28:	791b      	ldrb	r3, [r3, #4]
    1e2a:	b2db      	uxtb	r3, r3
    1e2c:	b2db      	uxtb	r3, r3
    1e2e:	b25b      	sxtb	r3, r3
    1e30:	2b00      	cmp	r3, #0
    1e32:	da0f      	bge.n	1e54 <UART5_IRQHandler+0x6c>
    1e34:	f44f 4330 	mov.w	r3, #45056	; 0xb000
    1e38:	f2c4 030e 	movt	r3, #16398	; 0x400e
    1e3c:	78db      	ldrb	r3, [r3, #3]
    1e3e:	b2db      	uxtb	r3, r3
    1e40:	b2db      	uxtb	r3, r3
    1e42:	b25b      	sxtb	r3, r3
    1e44:	2b00      	cmp	r3, #0
    1e46:	da05      	bge.n	1e54 <UART5_IRQHandler+0x6c>
  {
    UART_T_ISR[0]();
    1e48:	f240 033c 	movw	r3, #60	; 0x3c
    1e4c:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
    1e50:	681b      	ldr	r3, [r3, #0]
    1e52:	4798      	blx	r3
  }
}
    1e54:	bd80      	pop	{r7, pc}
    1e56:	bf00      	nop
    1e58:	75706e49 	ldrbvc	r6, [r0, #-3657]!	; 0xe49
    1e5c:	6f732074 	svcvs	0x00732074
    1e60:	6874656d 	ldmdavs	r4!, {r0, r2, r3, r5, r6, r8, sl, sp, lr}^
    1e64:	3a676e69 	bcc	19dd810 <_etext+0x19db9a4>
    1e68:	00000a0d 	andeq	r0, r0, sp, lsl #20

Disassembly of section .data:

1fff0000 <SystemCoreClock>:
1fff0000:	05f5e100 	ldrbeq	lr, [r5, #256]!	; 0x100

1fff0004 <g_core_clock>:
1fff0004:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

1fff0008 <g_bus_clock>:
1fff0008:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

1fff000c <g_flash_clock>:
1fff000c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

1fff0010 <g_flexbus_clock>:
1fff0010:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .bss:

1fff0014 <_sbss>:
	...

1fff0028 <GPIO_ISR>:
	...

1fff003c <UART_T_ISR>:
	...

1fff0054 <UART_R_ISR>:
	...

Disassembly of section .ARM.attributes:

00000000 <__HeapLimit-0x1fff006c>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	0600344d 	streq	r3, [r0], -sp, asr #8
  1c:	094d070d 	stmdbeq	sp, {r0, r2, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514	; 0x202
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1e011a01 	vmlane.f32	s2, s2, s2
  30:	Address 0x00000030 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
       0:	0000078d 	andeq	r0, r0, sp, lsl #15
       4:	00000002 	andeq	r0, r0, r2
       8:	01040000 	mrseq	r0, (UNDEF: 4)
       c:	000000cf 	andeq	r0, r0, pc, asr #1
      10:	00025401 	andeq	r5, r2, r1, lsl #8
      14:	00049e00 	andeq	r9, r4, r0, lsl #28
      18:	00080000 	andeq	r0, r8, r0
      1c:	0008dc00 	andeq	sp, r8, r0, lsl #24
      20:	00000000 	andeq	r0, r0, r0
      24:	06010200 	streq	r0, [r1], -r0, lsl #4
      28:	000002e4 	andeq	r0, r0, r4, ror #5
      2c:	00044903 	andeq	r4, r4, r3, lsl #18
      30:	372a0300 	strcc	r0, [sl, -r0, lsl #6]!
      34:	02000000 	andeq	r0, r0, #0
      38:	02e20801 	rsceq	r0, r2, #65536	; 0x10000
      3c:	02020000 	andeq	r0, r2, #0
      40:	00026d05 	andeq	r6, r2, r5, lsl #26
      44:	07020200 	streq	r0, [r2, -r0, lsl #4]
      48:	0000035c 	andeq	r0, r0, ip, asr r3
      4c:	a3050402 	movwge	r0, #21506	; 0x5402
      50:	02000000 	andeq	r0, r0, #0
      54:	003c0704 	eorseq	r0, ip, r4, lsl #14
      58:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
      5c:	00009e05 	andeq	r9, r0, r5, lsl #28
      60:	07080200 	streq	r0, [r8, -r0, lsl #4]
      64:	00000037 	andeq	r0, r0, r7, lsr r0
      68:	69050404 	stmdbvs	r5, {r2, sl}
      6c:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
      70:	00410704 	subeq	r0, r1, r4, lsl #14
      74:	04020000 	streq	r0, [r2], #-0
      78:	00028e07 	andeq	r8, r2, r7, lsl #28
      7c:	002c0500 	eoreq	r0, ip, r0, lsl #10
      80:	008d0000 	addeq	r0, sp, r0
      84:	76060000 	strvc	r0, [r6], -r0
      88:	00000000 	andeq	r0, r0, r0
      8c:	02010700 	andeq	r0, r1, #0
      90:	00af43d2 	ldrdeq	r4, [pc], r2	; <UNPREDICTABLE>
      94:	14080000 	strne	r0, [r8], #-0
      98:	02000003 	andeq	r0, r0, #3
      9c:	002c43d3 	ldrdeq	r4, [ip], -r3	; <UNPREDICTABLE>
      a0:	23080000 	movwcs	r0, #32768	; 0x8000
      a4:	02000003 	andeq	r0, r0, #3
      a8:	002c43d4 	ldrdeq	r4, [ip], -r4	; <UNPREDICTABLE>
      ac:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
      b0:	0000036f 	andeq	r0, r0, pc, ror #6
      b4:	43b60232 			; <UNDEFINED> instruction: 0x43b60232
      b8:	00000394 	muleq	r0, r4, r3
      bc:	4844420a 	stmdami	r4, {r1, r3, r9, lr}^
      c0:	43b70200 			; <UNDEFINED> instruction: 0x43b70200
      c4:	0000002c 	andeq	r0, r0, ip, lsr #32
      c8:	0a002302 	beq	8cd8 <__etext+0x6e6c>
      cc:	004c4442 	subeq	r4, ip, r2, asr #8
      d0:	2c43b802 	mcrrcs	8, 0, fp, r3, cr2
      d4:	02000000 	andeq	r0, r0, #0
      d8:	430a0123 	movwmi	r0, #41251	; 0xa123
      dc:	b9020031 	stmdblt	r2, {r0, r4, r5}
      e0:	00002c43 	andeq	r2, r0, r3, asr #24
      e4:	02230200 	eoreq	r0, r3, #0
      e8:	0032430a 	eorseq	r4, r2, sl, lsl #6
      ec:	2c43ba02 	mcrrcs	10, 0, fp, r3, cr2
      f0:	02000000 	andeq	r0, r0, #0
      f4:	530a0323 	movwpl	r0, #41763	; 0xa323
      f8:	bb020031 	bllt	801c4 <__etext+0x7e358>
      fc:	00002c43 	andeq	r2, r0, r3, asr #24
     100:	04230200 	strteq	r0, [r3], #-512	; 0x200
     104:	0032530a 	eorseq	r5, r2, sl, lsl #6
     108:	2c43bc02 	mcrrcs	12, 0, fp, r3, cr2
     10c:	02000000 	andeq	r0, r0, #0
     110:	430a0523 	movwmi	r0, #42275	; 0xa523
     114:	bd020033 	stclt	0, cr0, [r2, #-204]	; 0xffffff34
     118:	00002c43 	andeq	r2, r0, r3, asr #24
     11c:	06230200 	strteq	r0, [r3], -r0, lsl #4
     120:	0200440a 	andeq	r4, r0, #167772160	; 0xa000000
     124:	002c43be 			; <UNDEFINED> instruction: 0x002c43be
     128:	23020000 	movwcs	r0, #8192	; 0x2000
     12c:	414d0a07 	cmpmi	sp, r7, lsl #20
     130:	bf020031 	svclt	0x00020031
     134:	00002c43 	andeq	r2, r0, r3, asr #24
     138:	08230200 	stmdaeq	r3!, {r9}
     13c:	32414d0a 	subcc	r4, r1, #640	; 0x280
     140:	43c00200 	bicmi	r0, r0, #0
     144:	0000002c 	andeq	r0, r0, ip, lsr #32
     148:	0a092302 	beq	248d58 <__etext+0x246eec>
     14c:	02003443 	andeq	r3, r0, #1124073472	; 0x43000000
     150:	002c43c1 	eoreq	r4, ip, r1, asr #7
     154:	23020000 	movwcs	r0, #8192	; 0x2000
     158:	35430a0a 	strbcc	r0, [r3, #-2570]	; 0xa0a
     15c:	43c20200 	bicmi	r0, r2, #0
     160:	0000002c 	andeq	r0, r0, ip, lsr #32
     164:	0a0b2302 	beq	2c8d74 <__etext+0x2c6f08>
     168:	02004445 	andeq	r4, r0, #1157627904	; 0x45000000
     16c:	002c43c3 	eoreq	r4, ip, r3, asr #7
     170:	23020000 	movwcs	r0, #8192	; 0x2000
     174:	00240b0c 	eoreq	r0, r4, ip, lsl #22
     178:	c4020000 	strgt	r0, [r2], #-0
     17c:	00002c43 	andeq	r2, r0, r3, asr #24
     180:	0d230200 	sfmeq	f0, 4, [r3, #-0]
     184:	0052490a 	subseq	r4, r2, sl, lsl #18
     188:	2c43c502 	cfstr64cs	mvdx12, [r3], {2}
     18c:	02000000 	andeq	r0, r0, #0
     190:	350b0e23 	strcc	r0, [fp, #-3619]	; 0xe23
     194:	02000001 	andeq	r0, r0, #1
     198:	007d43c6 	rsbseq	r4, sp, r6, asr #7
     19c:	23020000 	movwcs	r0, #8192	; 0x2000
     1a0:	00c90b0f 	sbceq	r0, r9, pc, lsl #22
     1a4:	c7020000 	strgt	r0, [r2, -r0]
     1a8:	00002c43 	andeq	r2, r0, r3, asr #24
     1ac:	10230200 	eorne	r0, r3, r0, lsl #4
     1b0:	0004930b 	andeq	r9, r4, fp, lsl #6
     1b4:	43c80200 	bicmi	r0, r8, #0
     1b8:	0000002c 	andeq	r0, r0, ip, lsr #32
     1bc:	0b112302 	bleq	448dcc <__etext+0x446f60>
     1c0:	00000014 	andeq	r0, r0, r4, lsl r0
     1c4:	2c43c902 	mcrrcs	9, 0, ip, r3, cr2
     1c8:	02000000 	andeq	r0, r0, #0
     1cc:	e20b1223 	and	r1, fp, #805306370	; 0x30000002
     1d0:	02000001 	andeq	r0, r0, #1
     1d4:	002c43ca 	eoreq	r4, ip, sl, asr #7
     1d8:	23020000 	movwcs	r0, #8192	; 0x2000
     1dc:	03d90b13 	bicseq	r0, r9, #19456	; 0x4c00
     1e0:	cb020000 	blgt	801e8 <__etext+0x7e37c>
     1e4:	00002c43 	andeq	r2, r0, r3, asr #24
     1e8:	14230200 	strtne	r0, [r3], #-512	; 0x200
     1ec:	0000300b 	andeq	r3, r0, fp
     1f0:	43cc0200 	bicmi	r0, ip, #0
     1f4:	0000002c 	andeq	r0, r0, ip, lsr #32
     1f8:	0b152302 	bleq	548e08 <__etext+0x546f9c>
     1fc:	00000492 	muleq	r0, r2, r4
     200:	2c43cd02 	mcrrcs	13, 0, ip, r3, cr2
     204:	02000000 	andeq	r0, r0, #0
     208:	400b1623 	andmi	r1, fp, r3, lsr #12
     20c:	02000001 	andeq	r0, r0, #1
     210:	007d43ce 	rsbseq	r4, sp, lr, asr #7
     214:	23020000 	movwcs	r0, #8192	; 0x2000
     218:	04430b17 	strbeq	r0, [r3], #-2839	; 0xb17
     21c:	cf020000 	svcgt	0x00020000
     220:	00002c43 	andeq	r2, r0, r3, asr #24
     224:	18230200 	stmdane	r3!, {r9}
     228:	0003370b 	andeq	r3, r3, fp, lsl #14
     22c:	43d00200 	bicsmi	r0, r0, #0
     230:	0000002c 	andeq	r0, r0, ip, lsr #32
     234:	0b192302 	bleq	648e44 <__etext+0x646fd8>
     238:	0000027c 	andeq	r0, r0, ip, ror r2
     23c:	2c43d102 	stfcsp	f5, [r3], {2}
     240:	02000000 	andeq	r0, r0, #0
     244:	8d0c1a23 	vstrhi	s2, [ip, #-140]	; 0xffffff74
     248:	02000000 	andeq	r0, r0, #0
     24c:	670b1b23 	strvs	r1, [fp, -r3, lsr #22]
     250:	02000001 	andeq	r0, r0, #1
     254:	002c43d6 	ldrdeq	r4, [ip], -r6	; <UNPREDICTABLE>
     258:	23020000 	movwcs	r0, #8192	; 0x2000
     25c:	03b50b1c 			; <UNDEFINED> instruction: 0x03b50b1c
     260:	d7020000 	strle	r0, [r2, -r0]
     264:	00002c43 	andeq	r2, r0, r3, asr #24
     268:	1d230200 	sfmne	f0, 4, [r3, #-0]
     26c:	0001d40b 	andeq	sp, r1, fp, lsl #8
     270:	43d80200 	bicsmi	r0, r8, #0
     274:	0000002c 	andeq	r0, r0, ip, lsr #32
     278:	0b1e2302 	bleq	788e88 <__etext+0x78701c>
     27c:	000001db 	ldrdeq	r0, [r0], -fp
     280:	2c43d902 	mcrrcs	9, 0, sp, r3, cr2
     284:	02000000 	andeq	r0, r0, #0
     288:	4b0b1f23 	blmi	2c7f1c <__etext+0x2c60b0>
     28c:	02000001 	andeq	r0, r0, #1
     290:	007d43da 	ldrsbteq	r4, [sp], #-58	; 0xffffffc6
     294:	23020000 	movwcs	r0, #8192	; 0x2000
     298:	36430a20 	strbcc	r0, [r3], -r0, lsr #20
     29c:	43db0200 	bicsmi	r0, fp, #0
     2a0:	0000002c 	andeq	r0, r0, ip, lsr #32
     2a4:	0b212302 	bleq	848eb4 <__etext+0x847048>
     2a8:	0000039f 	muleq	r0, pc, r3	; <UNPREDICTABLE>
     2ac:	2c43dc02 	mcrrcs	12, 0, sp, r3, cr2
     2b0:	02000000 	andeq	r0, r0, #0
     2b4:	b90b2223 	stmdblt	fp, {r0, r1, r5, r9, sp}
     2b8:	02000000 	andeq	r0, r0, #0
     2bc:	002c43dd 	ldrdeq	r4, [ip], -sp	; <UNPREDICTABLE>
     2c0:	23020000 	movwcs	r0, #8192	; 0x2000
     2c4:	31420a23 	cmpcc	r2, r3, lsr #20
     2c8:	de020054 	mcrle	0, 0, r0, cr2, cr4, {2}
     2cc:	00002c43 	andeq	r2, r0, r3, asr #24
     2d0:	24230200 	strtcs	r0, [r3], #-512	; 0x200
     2d4:	0001560b 	andeq	r5, r1, fp, lsl #12
     2d8:	43df0200 	bicsmi	r0, pc, #0
     2dc:	0000002c 	andeq	r0, r0, ip, lsr #32
     2e0:	0b252302 	bleq	948ef0 <__etext+0x947084>
     2e4:	00000162 	andeq	r0, r0, r2, ror #2
     2e8:	2c43e002 	mcrrcs	0, 0, lr, r3, cr2
     2ec:	02000000 	andeq	r0, r0, #0
     2f0:	500a2623 	andpl	r2, sl, r3, lsr #12
     2f4:	02004552 	andeq	r4, r0, #343932928	; 0x14800000
     2f8:	002c43e1 	eoreq	r4, ip, r1, ror #7
     2fc:	23020000 	movwcs	r0, #8192	; 0x2000
     300:	50540a27 	subspl	r0, r4, r7, lsr #20
     304:	e202004c 	and	r0, r2, #76	; 0x4c
     308:	00002c43 	andeq	r2, r0, r3, asr #24
     30c:	28230200 	stmdacs	r3!, {r9}
     310:	0045490a 	subeq	r4, r5, sl, lsl #18
     314:	2c43e302 	mcrrcs	3, 0, lr, r3, cr2
     318:	02000000 	andeq	r0, r0, #0
     31c:	570a2923 	strpl	r2, [sl, -r3, lsr #18]
     320:	e4020042 	str	r0, [r2], #-66	; 0x42
     324:	00002c43 	andeq	r2, r0, r3, asr #24
     328:	2a230200 	bcs	8c0b30 <__etext+0x8becc4>
     32c:	0033530a 	eorseq	r5, r3, sl, lsl #6
     330:	2c43e502 	cfstr64cs	mvdx14, [r3], {2}
     334:	02000000 	andeq	r0, r0, #0
     338:	530a2b23 	movwpl	r2, #43811	; 0xab23
     33c:	e6020034 			; <UNDEFINED> instruction: 0xe6020034
     340:	00002c43 	andeq	r2, r0, r3, asr #24
     344:	2c230200 	sfmcs	f0, 4, [r3], #-0
     348:	4c50520a 	lfmmi	f5, 2, [r0], {10}
     34c:	43e70200 	mvnmi	r0, #0
     350:	0000002c 	andeq	r0, r0, ip, lsr #32
     354:	0b2d2302 	bleq	b48f64 <__etext+0xb470f8>
     358:	000002cb 	andeq	r0, r0, fp, asr #5
     35c:	2c43e802 	mcrrcs	8, 0, lr, r3, cr2
     360:	02000000 	andeq	r0, r0, #0
     364:	430a2e23 	movwmi	r2, #44579	; 0xae23
     368:	02005750 	andeq	r5, r0, #20971520	; 0x1400000
     36c:	002c43e9 	eoreq	r4, ip, r9, ror #7
     370:	23020000 	movwcs	r0, #8192	; 0x2000
     374:	01e90b2f 	mvneq	r0, pc, lsr #22
     378:	ea020000 	b	80380 <__etext+0x7e514>
     37c:	00002c43 	andeq	r2, r0, r3, asr #24
     380:	30230200 	eorcc	r0, r3, r0, lsl #4
     384:	00008f0b 	andeq	r8, r0, fp, lsl #30
     388:	43eb0200 	mvnmi	r0, #0
     38c:	0000002c 	andeq	r0, r0, ip, lsr #32
     390:	00312302 	eorseq	r2, r1, r2, lsl #6
     394:	0001ee0d 	andeq	lr, r1, sp, lsl #28
     398:	43ec0200 	mvnmi	r0, #0
     39c:	000003a0 	andeq	r0, r0, r0, lsr #7
     3a0:	03a6040e 			; <UNDEFINED> instruction: 0x03a6040e
     3a4:	af0f0000 	svcge	0x000f0000
     3a8:	03000000 	movweq	r0, #0
     3ac:	00000182 	andeq	r0, r0, r2, lsl #3
     3b0:	00531804 	subseq	r1, r3, r4, lsl #16
     3b4:	04020000 	streq	r0, [r2], #-0
     3b8:	0002d104 	andeq	sp, r2, r4, lsl #2
     3bc:	04080200 	streq	r0, [r8], #-512	; 0x200
     3c0:	0000015b 	andeq	r0, r0, fp, asr r1
     3c4:	0003f403 	andeq	pc, r3, r3, lsl #8
     3c8:	37290400 	strcc	r0, [r9, -r0, lsl #8]!
     3cc:	10000000 	andne	r0, r0, r0
     3d0:	000000ac 	andeq	r0, r0, ip, lsr #1
     3d4:	5f0f0501 	svcpl	0x000f0501
     3d8:	11000006 	tstne	r0, r6
     3dc:	0000006c 	andeq	r0, r0, ip, rrx
     3e0:	00711100 	rsbseq	r1, r1, r0, lsl #2
     3e4:	11010000 	mrsne	r0, (UNDEF: 1)
     3e8:	00000076 	andeq	r0, r0, r6, ror r0
     3ec:	007b1102 	rsbseq	r1, fp, r2, lsl #2
     3f0:	11030000 	mrsne	r0, (UNDEF: 3)
     3f4:	00000080 	andeq	r0, r0, r0, lsl #1
     3f8:	00851104 	addeq	r1, r5, r4, lsl #2
     3fc:	11050000 	mrsne	r0, (UNDEF: 5)
     400:	0000008a 	andeq	r0, r0, sl, lsl #1
     404:	02971106 	addseq	r1, r7, #-2147483647	; 0x80000001
     408:	11070000 	mrsne	r0, (UNDEF: 7)
     40c:	00000094 	muleq	r0, r4, r0
     410:	00991108 	addseq	r1, r9, r8, lsl #2
     414:	11090000 	mrsne	r0, (UNDEF: 9)
     418:	00000189 	andeq	r0, r0, r9, lsl #3
     41c:	018f110a 	orreq	r1, pc, sl, lsl #2
     420:	110b0000 	mrsne	r0, (UNDEF: 11)
     424:	00000195 	muleq	r0, r5, r1
     428:	019b110c 	orrseq	r1, fp, ip, lsl #2
     42c:	110d0000 	mrsne	r0, (UNDEF: 13)
     430:	000001a1 	andeq	r0, r0, r1, lsr #3
     434:	01a7110e 			; <UNDEFINED> instruction: 0x01a7110e
     438:	110f0000 	mrsne	r0, CPSR
     43c:	000001ad 	andeq	r0, r0, sp, lsr #3
     440:	01b31110 			; <UNDEFINED> instruction: 0x01b31110
     444:	11110000 	tstne	r1, r0
     448:	000001b9 			; <UNDEFINED> instruction: 0x000001b9
     44c:	01bf1112 			; <UNDEFINED> instruction: 0x01bf1112
     450:	11130000 	tstne	r3, r0
     454:	0000022a 	andeq	r0, r0, sl, lsr #4
     458:	02301118 	eorseq	r1, r0, #6
     45c:	11190000 	tstne	r9, r0
     460:	00000236 	andeq	r0, r0, r6, lsr r2
     464:	023c111a 	eorseq	r1, ip, #-2147483642	; 0x80000006
     468:	111b0000 	tstne	fp, r0
     46c:	00000242 	andeq	r0, r0, r2, asr #4
     470:	0248111c 	subeq	r1, r8, #7
     474:	111d0000 	tstne	sp, r0
     478:	0000016e 	andeq	r0, r0, lr, ror #2
     47c:	01731120 	cmneq	r3, r0, lsr #2
     480:	11210000 	teqne	r1, r0
     484:	00000178 	andeq	r0, r0, r8, ror r1
     488:	017d1122 	cmneq	sp, r2, lsr #2
     48c:	11230000 	teqne	r3, r0
     490:	000003e0 	andeq	r0, r0, r0, ror #7
     494:	03e51124 	mvneq	r1, #9
     498:	11250000 	teqne	r5, r0
     49c:	000003ea 	andeq	r0, r0, sl, ror #7
     4a0:	03ef1126 	mvneq	r1, #-2147483639	; 0x80000009
     4a4:	11270000 	teqne	r7, r0
     4a8:	000001ca 	andeq	r0, r0, sl, asr #3
     4ac:	03fc1128 	mvnseq	r1, #10
     4b0:	11290000 	teqne	r9, r0
     4b4:	0000002a 	andeq	r0, r0, sl, lsr #32
     4b8:	024e112a 	subeq	r1, lr, #-2147483638	; 0x8000000a
     4bc:	112b0000 	teqne	fp, r0
     4c0:	00000054 	andeq	r0, r0, r4, asr r0
     4c4:	005a1130 	subseq	r1, sl, r0, lsr r1
     4c8:	11310000 	teqne	r1, r0
     4cc:	00000060 	andeq	r0, r0, r0, rrx
     4d0:	00661132 	rsbeq	r1, r6, r2, lsr r1
     4d4:	11330000 	teqne	r3, r0
     4d8:	00000118 	andeq	r0, r0, r8, lsl r1
     4dc:	011e1134 	tsteq	lr, r4, lsr r1
     4e0:	11350000 	teqne	r5, r0
     4e4:	00000124 	andeq	r0, r0, r4, lsr #2
     4e8:	012a1136 	teqeq	sl, r6, lsr r1
     4ec:	11370000 	teqne	r7, r0
     4f0:	000001fd 	strdeq	r0, [r0], -sp
     4f4:	0202113c 	andeq	r1, r2, #15
     4f8:	113d0000 	teqne	sp, r0
     4fc:	00000207 	andeq	r0, r0, r7, lsl #4
     500:	020c113e 	andeq	r1, ip, #-2147483633	; 0x8000000f
     504:	113f0000 	teqne	pc, r0
     508:	00000211 	andeq	r0, r0, r1, lsl r2
     50c:	161100c0 	ldrne	r0, [r1], -r0, asr #1
     510:	c1000002 	tstgt	r0, r2
     514:	021b1100 	andseq	r1, fp, #0
     518:	00c20000 	sbceq	r0, r2, r0
     51c:	00022011 	andeq	r2, r2, r1, lsl r0
     520:	1100c300 	mrsne	ip, LR_irq
     524:	00000225 	andeq	r0, r0, r5, lsr #4
     528:	0f1100c4 	svceq	0x001100c4
     52c:	c5000000 	strgt	r0, [r0, #-0]
     530:	04511100 	ldrbeq	r1, [r1], #-256	; 0x100
     534:	00c60000 	sbceq	r0, r6, r0
     538:	00004e11 	andeq	r4, r0, r1, lsl lr
     53c:	1100c700 	tstne	r0, r0, lsl #14
     540:	00000462 	andeq	r0, r0, r2, ror #8
     544:	681100c8 	ldmdavs	r1, {r3, r6, r7}
     548:	c9000004 	stmdbgt	r0, {r2}
     54c:	046e1100 	strbteq	r1, [lr], #-256	; 0x100
     550:	00ca0000 	sbceq	r0, sl, r0
     554:	00047411 	andeq	r7, r4, r1, lsl r4
     558:	1100cb00 	tstne	r0, r0, lsl #22
     55c:	0000047a 	andeq	r0, r0, sl, ror r4
     560:	801100cc 	andshi	r0, r1, ip, asr #1
     564:	cd000004 	stcgt	0, cr0, [r0, #-16]
     568:	04861100 	streq	r1, [r6], #256	; 0x100
     56c:	00ce0000 	sbceq	r0, lr, r0
     570:	00048c11 	andeq	r8, r4, r1, lsl ip
     574:	1100cf00 	tstne	r0, r0, lsl #30
     578:	00000000 	andeq	r0, r0, r0
     57c:	051100dc 	ldreq	r0, [r1, #-220]	; 0xdc
     580:	dd000000 	stcle	0, cr0, [r0, #-0]
     584:	000a1100 	andeq	r1, sl, r0, lsl #2
     588:	00de0000 	sbcseq	r0, lr, r0
     58c:	0001c511 	andeq	ip, r1, r1, lsl r5
     590:	1100df00 	tstne	r0, r0, lsl #30
     594:	000001cf 	andeq	r0, r0, pc, asr #3
     598:	9c1100e0 	ldcls	0, cr0, [r1], {224}	; 0xe0
     59c:	e1000002 	tst	r0, r2
     5a0:	02a11100 	adceq	r1, r1, #0
     5a4:	00e20000 	rsceq	r0, r2, r0
     5a8:	0002a611 	andeq	sl, r2, r1, lsl r6
     5ac:	1100e300 	mrsne	lr, LR_irq
     5b0:	000002ab 	andeq	r0, r0, fp, lsr #5
     5b4:	b01100e4 	andslt	r0, r1, r4, ror #1
     5b8:	e5000002 	str	r0, [r0, #-2]
     5bc:	037b1100 	cmneq	fp, #0
     5c0:	00e60000 	rsceq	r0, r6, r0
     5c4:	00038111 	andeq	r8, r3, r1, lsl r1
     5c8:	1100e700 	tstne	r0, r0, lsl #14
     5cc:	00000387 	andeq	r0, r0, r7, lsl #7
     5d0:	8d1100e8 	ldchi	0, cr0, [r1, #-928]	; 0xfffffc60
     5d4:	e9000003 	stmdb	r0, {r0, r1}
     5d8:	03931100 	orrseq	r1, r3, #0
     5dc:	00ea0000 	rsceq	r0, sl, r0
     5e0:	00039911 	andeq	r9, r3, r1, lsl r9
     5e4:	1100eb00 	tstne	r0, r0, lsl #22
     5e8:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     5ec:	f51100fc 			; <UNDEFINED> instruction: 0xf51100fc
     5f0:	fd000002 	stc2	0, cr0, [r0, #-8]
     5f4:	02fa1100 	rscseq	r1, sl, #0
     5f8:	00fe0000 	rscseq	r0, lr, r0
     5fc:	0002ff11 	andeq	pc, r2, r1, lsl pc	; <UNPREDICTABLE>
     600:	1100ff00 	tstne	r0, r0, lsl #30
     604:	00000277 	andeq	r0, r0, r7, ror r2
     608:	0a110180 	beq	440c10 <__etext+0x43eda4>
     60c:	81000003 	tsthi	r0, r3
     610:	030f1101 	movweq	r1, #61697	; 0xf101
     614:	01820000 	orreq	r0, r2, r0
     618:	0002c111 	andeq	ip, r2, r1, lsl r1
     61c:	11018300 	mrsne	r8, SP_irq
     620:	000002c6 	andeq	r0, r0, r6, asr #5
     624:	32110184 	andscc	r0, r1, #33	; 0x21
     628:	85000003 	strhi	r0, [r0, #-3]
     62c:	02b51101 	adcseq	r1, r5, #1073741824	; 0x40000000
     630:	01860000 	orreq	r0, r6, r0
     634:	0002bb11 	andeq	fp, r2, r1, lsl fp
     638:	11018700 	tstne	r1, r0, lsl #14
     63c:	0000033e 	andeq	r0, r0, lr, lsr r3
     640:	44110194 	ldrmi	r0, [r1], #-404	; 0x194
     644:	95000003 	strls	r0, [r0, #-3]
     648:	034a1101 	movteq	r1, #41217	; 0xa101
     64c:	01960000 	orrseq	r0, r6, r0
     650:	00035011 	andeq	r5, r3, r1, lsl r0
     654:	11019700 	tstne	r1, r0, lsl #14
     658:	00000356 	andeq	r0, r0, r6, asr r3
     65c:	03000198 	movweq	r0, #408	; 0x198
     660:	0000025b 	andeq	r0, r0, fp, asr r2
     664:	03cf4405 	biceq	r4, pc, #83886080	; 0x5000000
     668:	040e0000 	streq	r0, [lr], #-0
     66c:	00000670 	andeq	r0, r0, r0, ror r6
     670:	c7030112 	smladgt	r3, r2, r1, r0
     674:	06000003 	streq	r0, [r0], -r3
     678:	00066a13 	andeq	r6, r6, r3, lsl sl
     67c:	06141300 	ldreq	r1, [r4], -r0, lsl #6
     680:	0006f616 	andeq	pc, r6, r6, lsl r6	; <UNPREDICTABLE>
     684:	02d71400 	sbcseq	r1, r7, #0
     688:	20060000 	andcs	r0, r6, r0
     68c:	00000394 	muleq	r0, r4, r3
     690:	14002302 	strne	r2, [r0], #-770	; 0x302
     694:	00000435 	andeq	r0, r0, r5, lsr r4
     698:	03ab2a06 			; <UNDEFINED> instruction: 0x03ab2a06
     69c:	23020000 	movwcs	r0, #8192	; 0x2000
     6a0:	00be1404 	adcseq	r1, lr, r4, lsl #8
     6a4:	39060000 	stmdbcc	r6, {}	; <UNPREDICTABLE>
     6a8:	0000065f 	andeq	r0, r0, pc, asr r6
     6ac:	14082302 	strne	r2, [r8], #-770	; 0x302
     6b0:	00000457 	andeq	r0, r0, r7, asr r4
     6b4:	065f4806 	ldrbeq	r4, [pc], -r6, lsl #16
     6b8:	23020000 	movwcs	r0, #8192	; 0x2000
     6bc:	04131409 	ldreq	r1, [r3], #-1033	; 0x409
     6c0:	53060000 	movwpl	r0, #24576	; 0x6000
     6c4:	000003c4 	andeq	r0, r0, r4, asr #7
     6c8:	140a2302 	strne	r2, [sl], #-770	; 0x302
     6cc:	000003a4 	andeq	r0, r0, r4, lsr #7
     6d0:	03c45e06 	biceq	r5, r4, #96	; 0x60
     6d4:	23020000 	movwcs	r0, #8192	; 0x2000
     6d8:	0283140b 	addeq	r1, r3, #184549376	; 0xb000000
     6dc:	68060000 	stmdavs	r6, {}	; <UNPREDICTABLE>
     6e0:	00000672 	andeq	r0, r0, r2, ror r6
     6e4:	140c2302 	strne	r2, [ip], #-770	; 0x302
     6e8:	000003bc 			; <UNDEFINED> instruction: 0x000003bc
     6ec:	06727206 	ldrbteq	r7, [r2], -r6, lsl #4
     6f0:	23020000 	movwcs	r0, #8192	; 0x2000
     6f4:	24030010 	strcs	r0, [r3], #-16
     6f8:	06000004 	streq	r0, [r0], -r4
     6fc:	00067d73 	andeq	r7, r6, r3, ror sp
     700:	99011500 	stmdbls	r1, {r8, sl, ip}
     704:	01000004 	tsteq	r0, r4
     708:	0068010f 	rsbeq	r0, r8, pc, lsl #2
     70c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     710:	08460000 	stmdaeq	r6, {}^	; <UNPREDICTABLE>
     714:	00000000 	andeq	r0, r0, r0
     718:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
     71c:	16000007 	strne	r0, [r0], -r7
     720:	00000130 	andeq	r0, r0, r0, lsr r1
     724:	072e1101 	streq	r1, [lr, -r1, lsl #2]!
     728:	91020000 	mrsls	r0, (UNDEF: 2)
     72c:	01020077 	tsteq	r2, r7, ror r0
     730:	0002eb08 	andeq	lr, r2, r8, lsl #22
     734:	1a011700 	bne	4633c <__etext+0x444d0>
     738:	01000000 	mrseq	r0, (UNDEF: 0)
     73c:	0848011e 	stmdaeq	r8, {r1, r2, r3, r4, r8}^
     740:	08a00000 	stmiaeq	r0!, {}	; <UNPREDICTABLE>
     744:	00380000 	eorseq	r0, r8, r0
     748:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
     74c:	00030401 	andeq	r0, r3, r1, lsl #8
     750:	01280100 	teqeq	r8, r0, lsl #2
     754:	000008a0 	andeq	r0, r0, r0, lsr #17
     758:	000008dc 	ldrdeq	r0, [r0], -ip
     75c:	00000070 	andeq	r0, r0, r0, ror r0
     760:	00077e01 	andeq	r7, r7, r1, lsl #28
     764:	00781900 	rsbseq	r1, r8, r0, lsl #18
     768:	00682a01 	rsbeq	r2, r8, r1, lsl #20
     76c:	91020000 	mrsls	r0, (UNDEF: 2)
     770:	00691974 	rsbeq	r1, r9, r4, ror r9
     774:	00682a01 	rsbeq	r2, r8, r1, lsl #20
     778:	91020000 	mrsls	r0, (UNDEF: 2)
     77c:	011a0070 	tsteq	sl, r0, ror r0
     780:	01000004 	tsteq	r0, r4
     784:	0006f60d 	andeq	pc, r6, sp, lsl #12
     788:	03050100 	movweq	r0, #20736	; 0x5100
     78c:	1fff0014 	svcne	0x00ff0014
     790:	0000ff00 	andeq	pc, r0, r0, lsl #30
     794:	6e000200 	cdpvs	2, 0, cr0, cr0, cr0, {0}
     798:	04000001 	streq	r0, [r0], #-1
     79c:	0000cf01 	andeq	ip, r0, r1, lsl #30
     7a0:	04e80100 	strbteq	r0, [r8], #256	; 0x100
     7a4:	049e0000 	ldreq	r0, [lr], #0
     7a8:	08dc0000 	ldmeq	ip, {}^	; <UNPREDICTABLE>
     7ac:	09880000 	stmibeq	r8, {}	; <UNPREDICTABLE>
     7b0:	01590000 	cmpeq	r9, r0
     7b4:	01020000 	mrseq	r0, (UNDEF: 2)
     7b8:	000004d8 	ldrdeq	r0, [r0], -r8
     7bc:	01019701 	tsteq	r1, r1, lsl #14
     7c0:	000008dc 	ldrdeq	r0, [r0], -ip
     7c4:	000008e2 	andeq	r0, r0, r2, ror #17
     7c8:	000000a8 	andeq	r0, r0, r8, lsr #1
     7cc:	25010301 	strcs	r0, [r1, #-769]	; 0x301
     7d0:	01000005 	tsteq	r0, r5
     7d4:	e40101a3 	str	r0, [r1], #-419	; 0x1a3
     7d8:	88000008 	stmdahi	r0, {r3}
     7dc:	d4000009 	strle	r0, [r0], #-9
     7e0:	01000000 	mrseq	r0, (UNDEF: 0)
     7e4:	00000076 	andeq	r0, r0, r6, ror r0
     7e8:	00053f04 	andeq	r3, r5, r4, lsl #30
     7ec:	01a50100 			; <UNDEFINED> instruction: 0x01a50100
     7f0:	00000076 	andeq	r0, r0, r6, ror r0
     7f4:	04749102 	ldrbteq	r9, [r4], #-258	; 0x102
     7f8:	00000533 	andeq	r0, r0, r3, lsr r5
     7fc:	7601a601 	strvc	sl, [r1], -r1, lsl #12
void delay(void);

UART_InitTypeDef uart0_init_struct;

int main (void)
{
     800:	02000000 	andeq	r0, r0, #0
     804:	05007091 	streq	r7, [r0, #-145]	; 0x91
    char recv;

    uart_init();
     808:	00007c04 	andeq	r7, r0, r4, lsl #24
    LPLD_UART_PutCharArr (UART0, "Input something:\r\n",18);
     80c:	08010600 	stmdaeq	r1, {r9, sl}
     810:	000002e2 	andeq	r0, r0, r2, ror #5
     814:	00054c07 	andeq	r4, r5, r7, lsl #24
     818:	900e0100 	andls	r0, lr, r0, lsl #2
     81c:	01000000 	mrseq	r0, (UNDEF: 0)
     820:	07040601 	streq	r0, [r4, -r1, lsl #12]
    while (1)
    {
        recv = LPLD_UART_GetChar (UART0);
     824:	0000003c 	andeq	r0, r0, ip, lsr r0
     828:	00051107 	andeq	r1, r5, r7, lsl #2
     82c:	900f0100 	andls	r0, pc, r0, lsl #2
     830:	01000000 	mrseq	r0, (UNDEF: 0)
        LPLD_UART_PutChar (UART0, recv);
     834:	050a0701 	streq	r0, [sl, #-1793]	; 0x701
     838:	10010000 	andne	r0, r1, r0
     83c:	00000090 	muleq	r0, r0, r0
     840:	46070101 	strmi	r0, [r7], -r1, lsl #2
        //LPLD_UART_PutCharArr (UART0, "Input something:\r\n",18);
    }
     844:	01000005 	tsteq	r0, r5
    return 0;
}

void uart_init(void)
{
     848:	00009011 	andeq	r9, r0, r1, lsl r0
     84c:	07010100 	streq	r0, [r1, -r0, lsl #2]
    uart0_init_struct.UART_Uartx = UART0;
     850:	00000504 	andeq	r0, r0, r4, lsl #10
     854:	00901201 	addseq	r1, r0, r1, lsl #4
     858:	01010000 	mrseq	r0, (UNDEF: 1)
     85c:	0000e508 	andeq	lr, r0, r8, lsl #10
    uart0_init_struct.UART_BaudRate = 9600;
     860:	0000dc00 	andeq	sp, r0, r0, lsl #24
     864:	00dc0900 	sbcseq	r0, ip, r0, lsl #18
     868:	01030000 	mrseq	r0, (UNDEF: 3)
     86c:	07040600 	streq	r0, [r4, -r0, lsl #12]
    uart0_init_struct.UART_RxPin = PTB16;
     870:	0000028e 	andeq	r0, r0, lr, lsl #5
     874:	0405010a 	streq	r0, [r5], #-266	; 0x10a
     878:	000000e3 	andeq	r0, r0, r3, ror #1
    uart0_init_struct.UART_TxPin = PTB17;
     87c:	0005180b 	andeq	r1, r5, fp, lsl #16
     880:	fd890100 	stc2	1, cr0, [r9]
     884:	01000000 	mrseq	r0, (UNDEF: 0)
     888:	00000305 	andeq	r0, r0, r5, lsl #6

    LPLD_UART_Init (uart0_init_struct);
     88c:	cb0c0000 	blgt	300894 <__etext+0x2fea28>
     890:	00000000 	andeq	r0, r0, r0
     894:	00000691 	muleq	r0, r1, r6
     898:	02190002 	andseq	r0, r9, #2
}
     89c:	01040000 	mrseq	r0, (UNDEF: 4)

void delay (void)
{
     8a0:	000000cf 	andeq	r0, r0, pc, asr #1
     8a4:	0005ac01 	andeq	sl, r5, r1, lsl #24
    int x,i;
    for (x = 0xfff; x > 0; x--)
     8a8:	00049e00 	andeq	r9, r4, r0, lsl #28
     8ac:	00098800 	andeq	r8, r9, r0, lsl #16
        for (i = 0xffff; i > 0; i--);
     8b0:	000d5600 	andeq	r5, sp, r0, lsl #12
     8b4:	0001c900 	andeq	ip, r1, r0, lsl #18
     8b8:	06010200 	streq	r0, [r1], -r0, lsl #4
     8bc:	000002e4 	andeq	r0, r0, r4, ror #5
     8c0:	00044903 	andeq	r4, r4, r3, lsl #18
}

void delay (void)
{
    int x,i;
    for (x = 0xfff; x > 0; x--)
     8c4:	372a0200 	strcc	r0, [sl, -r0, lsl #4]!
     8c8:	02000000 	andeq	r0, r0, #0
     8cc:	02e20801 	rsceq	r0, r2, #65536	; 0x10000
     8d0:	02020000 	andeq	r0, r2, #0
        for (i = 0xffff; i > 0; i--);
    
}
     8d4:	00026d05 	andeq	r6, r2, r5, lsl #26
     8d8:	07020200 	streq	r0, [r2, -r0, lsl #4]
 * \param  void
 *
 * \return void
 */
void Default_Handler(void)
{
     8dc:	0000035c 	andeq	r0, r0, ip, asr r3
  while (1);
     8e0:	a3050402 	movwge	r0, #21506	; 0x5402
 * \param  void
 *
 * \return void
 */
void Reset_Handler(void)
{
     8e4:	03000000 	movweq	r0, #0
     8e8:	00000654 	andeq	r0, r0, r4, asr r6
  unsigned char *source;
  unsigned char *destination;

  /* watchdog disable */
  *((volatile unsigned short *)0x4005200E) = 0xC520;
     8ec:	005e5002 	subseq	r5, lr, r2
     8f0:	04020000 	streq	r0, [r2], #-0
     8f4:	00003c07 	andeq	r3, r0, r7, lsl #24
  *((volatile unsigned short *)0x4005200E) = 0xD928;
     8f8:	05080200 	streq	r0, [r8, #-512]	; 0x200
     8fc:	0000009e 	muleq	r0, lr, r0
     900:	37070802 	strcc	r0, [r7, -r2, lsl #16]
     904:	04000000 	streq	r0, [r0], #-0
  *((volatile unsigned short *)0x40052000) = 0x01D2;
     908:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
     90c:	04020074 	streq	r0, [r2], #-116	; 0x74
     910:	00004107 	andeq	r4, r0, r7, lsl #2

  /* copy data values from ROM to RAM */
  source = (unsigned char *)&_etext;
     914:	07040200 	streq	r0, [r4, -r0, lsl #4]
     918:	0000028e 	andeq	r0, r0, lr, lsl #5
     91c:	00002c05 	andeq	r2, r0, r5, lsl #24
  destination = (unsigned char *)&_sdata;
     920:	00009800 	andeq	r9, r0, r0, lsl #16
     924:	00810600 	addeq	r0, r1, r0, lsl #12
  while (destination < (unsigned char*)&_edata) {
     928:	00030000 	andeq	r0, r3, r0
    *(destination++) = *(source++);
     92c:	00002c05 	andeq	r2, r0, r5, lsl #24
     930:	0000a800 	andeq	sl, r0, r0, lsl #16
     934:	00810600 	addeq	r0, r1, r0, lsl #12
     938:	00070000 	andeq	r0, r7, r0
     93c:	00056a07 	andeq	r6, r5, r7, lsl #20
     940:	37031300 	strcc	r1, [r3, -r0, lsl #6]
  *((volatile unsigned short *)0x40052000) = 0x01D2;

  /* copy data values from ROM to RAM */
  source = (unsigned char *)&_etext;
  destination = (unsigned char *)&_sdata;
  while (destination < (unsigned char*)&_edata) {
     944:	0001c62c 	andeq	ip, r1, ip, lsr #12
     948:	31430800 	cmpcc	r3, r0, lsl #16
     94c:	2c380300 	ldccs	3, cr0, [r8], #-0
    *(destination++) = *(source++);
  }

  /* clear bss section */
  source = (unsigned char *)&_sbss;
     950:	0000002c 	andeq	r0, r0, ip, lsr #32
     954:	08002302 	stmdaeq	r0, {r1, r8, r9, sp}
     958:	03003243 	movweq	r3, #579	; 0x243
  destination = (unsigned char *)&_ebss;
     95c:	002c2c39 	eoreq	r2, ip, r9, lsr ip
     960:	23020000 	movwcs	r0, #8192	; 0x2000
  while (source < destination ) {
     964:	33430801 	movtcc	r0, #14337	; 0x3801
    *source++ = 0;
     968:	2c3a0300 	ldccs	3, cr0, [sl], #-0
     96c:	0000002c 	andeq	r0, r0, ip, lsr #32
     970:	08022302 	stmdaeq	r2, {r1, r8, r9, sp}
     974:	03003443 	movweq	r3, #1091	; 0x443
  }

  /* clear bss section */
  source = (unsigned char *)&_sbss;
  destination = (unsigned char *)&_ebss;
  while (source < destination ) {
     978:	002c2c3b 	eoreq	r2, ip, fp, lsr ip
     97c:	23020000 	movwcs	r0, #8192	; 0x2000
    *source++ = 0;
  }
 //进入系统初始化函数
  SystemInit();
     980:	35430803 	strbcc	r0, [r3, #-2051]	; 0x803
 //进入用户函数
  main();
     984:	2c3c0300 	ldccs	3, cr0, [ip], #-0
 * \param  void
 *
 * \return void
 */
void SystemInit(void)
{
     988:	0000002c 	andeq	r0, r0, ip, lsr #32
  //使能所有IO口时钟
  SIM_SCGC5 |= (SIM_SCGC5_PORTA_MASK | SIM_SCGC5_PORTB_MASK
     98c:	08042302 	stmdaeq	r4, {r1, r8, r9, sp}
     990:	03003643 	movweq	r3, #1603	; 0x643
     994:	002c2c3d 	eoreq	r2, ip, sp, lsr ip
     998:	23020000 	movwcs	r0, #8192	; 0x2000
     99c:	00530805 	subseq	r0, r3, r5, lsl #16
     9a0:	2c2c3e03 	stccs	14, cr3, [ip], #-12
     9a4:	02000000 	andeq	r0, r0, #0
     9a8:	35090623 	strcc	r0, [r9, #-1571]	; 0x623
     9ac:	03000001 	movweq	r0, #1
     9b0:	01c62c3f 	biceq	r2, r6, pc, lsr ip
              | SIM_SCGC5_PORTC_MASK | SIM_SCGC5_PORTD_MASK
              | SIM_SCGC5_PORTE_MASK);
  //初始化各部分时钟：系统内核主频、总线时钟、FlexBus时钟、Flash时钟
  LPLD_PLL_Setup(CORE_CLK_MHZ);
     9b4:	23020000 	movwcs	r0, #8192	; 0x2000
     9b8:	43530807 	cmpmi	r3, #458752	; 0x70000
  
  //更新内核主频
  SystemCoreClockUpdate();
     9bc:	2c400300 	mcrrcs	3, 0, r0, r0, cr0
  
  //获取各部分时钟
  g_core_clock = SystemCoreClock;
     9c0:	0000002c 	andeq	r0, r0, ip, lsr #32
     9c4:	09082302 	stmdbeq	r8, {r1, r8, r9, sp}
     9c8:	00000140 	andeq	r0, r0, r0, asr #2
     9cc:	c62c4103 	strtgt	r4, [ip], -r3, lsl #2
     9d0:	02000001 	andeq	r0, r0, #1
  g_bus_clock = g_core_clock / ((uint32_t)((SIM_CLKDIV1 & SIM_CLKDIV1_OUTDIV2_MASK) >> SIM_CLKDIV1_OUTDIV2_SHIFT)+ 1u);
     9d4:	81090923 	tsthi	r9, r3, lsr #18
     9d8:	03000005 	movweq	r0, #5
     9dc:	002c2c42 	eoreq	r2, ip, r2, asr #24
     9e0:	23020000 	movwcs	r0, #8192	; 0x2000
     9e4:	073f090a 	ldreq	r0, [pc, -sl, lsl #18]!
     9e8:	43030000 	movwmi	r0, #12288	; 0x3000
     9ec:	00002c2c 	andeq	r2, r0, ip, lsr #24
     9f0:	0b230200 	bleq	8c11f8 <__etext+0x8bf38c>
     9f4:	00374308 	eorseq	r4, r7, r8, lsl #6
     9f8:	2c2c4403 	cfstrscs	mvf4, [ip], #-12
     9fc:	02000000 	andeq	r0, r0, #0
     a00:	43080c23 	movwmi	r0, #35875	; 0x8c23
     a04:	45030038 	strmi	r0, [r3, #-56]	; 0x38
     a08:	00002c2c 	andeq	r2, r0, ip, lsr #24
  g_flexbus_clock =  g_core_clock / ((uint32_t)((SIM_CLKDIV1 & SIM_CLKDIV1_OUTDIV3_MASK) >> SIM_CLKDIV1_OUTDIV3_SHIFT)+ 1u);
     a0c:	0d230200 	sfmeq	f0, 4, [r3, #-0]
     a10:	00394308 	eorseq	r4, r9, r8, lsl #6
     a14:	2c2c4603 	stccs	6, cr4, [ip], #-12
     a18:	02000000 	andeq	r0, r0, #0
     a1c:	43080e23 	movwmi	r0, #36387	; 0x8e23
     a20:	03003031 	movweq	r3, #49	; 0x31
     a24:	002c2c47 	eoreq	r2, ip, r7, asr #24
     a28:	23020000 	movwcs	r0, #8192	; 0x2000
     a2c:	3143080f 	cmpcc	r3, pc, lsl #16
     a30:	48030031 	stmdami	r3, {r0, r4, r5}
     a34:	00002c2c 	andeq	r2, r0, ip, lsr #24
     a38:	10230200 	eorne	r0, r3, r0, lsl #4
     a3c:	32314308 	eorscc	r4, r1, #536870912	; 0x20000000
  g_flash_clock =  g_core_clock / ((uint32_t)((SIM_CLKDIV1 & SIM_CLKDIV1_OUTDIV4_MASK) >> SIM_CLKDIV1_OUTDIV4_SHIFT)+ 1u);
     a40:	2c490300 	mcrrcs	3, 0, r0, r9, cr0
     a44:	0000002c 	andeq	r0, r0, ip, lsr #32
     a48:	08112302 	ldmdaeq	r1, {r1, r8, r9, sp}
     a4c:	03003253 	movweq	r3, #595	; 0x253
     a50:	002c2c4a 	eoreq	r2, ip, sl, asr #24
     a54:	23020000 	movwcs	r0, #8192	; 0x2000
     a58:	2c050012 	stccs	0, cr0, [r5], {18}
     a5c:	d6000000 	strle	r0, [r0], -r0
     a60:	06000001 	streq	r0, [r0], -r1
     a64:	00000081 	andeq	r0, r0, r1, lsl #1
     a68:	bd0a0000 	stclt	0, cr0, [sl, #-0]
     a6c:	03000006 	movweq	r0, #6
     a70:	01e22c4b 	mvneq	r2, fp, asr #24
     a74:	040b0000 	streq	r0, [fp], #-0
 *
 * @brief  更新全局变量SystemCoreClock的值，以便获取最新的系统内核频率。
 *         
 */
void SystemCoreClockUpdate (void) 
{
     a78:	000001e8 	andeq	r0, r0, r8, ror #3
     a7c:	0000a80c 	andeq	sl, r0, ip, lsl #16
    uint32_t temp;
    temp =  CPU_XTAL_CLK_HZ *((uint32_t)(MCG_C6 & MCG_C6_VDIV_MASK) + 16u );
     a80:	075b0d00 	ldrbeq	r0, [fp, -r0, lsl #26]
     a84:	0e040000 	cdpeq	0, 0, cr0, cr4, cr0, {0}
     a88:	c9314103 	ldmdbgt	r1!, {r0, r1, r8, lr}
     a8c:	09000002 	stmdbeq	r0, {r1}
     a90:	000006f4 	strdeq	r0, [r0], -r4
     a94:	c9314203 	ldmdbgt	r1!, {r0, r1, r9, lr}
     a98:	02000002 	andeq	r0, r0, #2
     a9c:	35090023 	strcc	r0, [r9, #-35]	; 0x23
     aa0:	03000001 	movweq	r0, #1
     aa4:	02d93143 	sbcseq	r3, r9, #-1073741808	; 0xc0000010
    temp = (uint32_t)(temp/((uint32_t)(MCG_C5 & MCG_C5_PRDIV_MASK) +1u ))/2;
     aa8:	23020000 	movwcs	r0, #8192	; 0x2000
     aac:	06780910 			; <UNDEFINED> instruction: 0x06780910
     ab0:	44030000 	strmi	r0, [r3], #-0
     ab4:	0002c931 	andeq	ip, r2, r1, lsr r9
     ab8:	80230300 	eorhi	r0, r3, r0, lsl #6
     abc:	01400901 	cmpeq	r0, r1, lsl #18
     ac0:	45030000 	strmi	r0, [r3, #-0]
     ac4:	0002d931 	andeq	sp, r2, r1, lsr r9
    SystemCoreClock = temp;
     ac8:	90230300 	eorls	r0, r3, r0, lsl #6
     acc:	06b80901 	ldrteq	r0, [r8], r1, lsl #18
     ad0:	46030000 	strmi	r0, [r3], -r0
}
     ad4:	0002c931 	andeq	ip, r2, r1, lsr r9
     ad8:	80230300 	eorhi	r0, r3, r0, lsl #6
/*
 * 使能中断
 */

void enable_irq (int irq)
{
     adc:	014b0902 	cmpeq	fp, r2, lsl #18
     ae0:	47030000 	strmi	r0, [r3, -r0]
    int div;
    if (irq > 105)
     ae4:	0002d931 	andeq	sp, r2, r1, lsr r9
     ae8:	90230300 	eorls	r0, r3, r0, lsl #6
        irq = 105;
     aec:	06470902 	strbeq	r0, [r7], -r2, lsl #18
    div = irq / 32;
     af0:	48030000 	stmdami	r3, {}	; <UNPREDICTABLE>
     af4:	0002c931 	andeq	ip, r2, r1, lsr r9
     af8:	80230300 	eorhi	r0, r3, r0, lsl #6
     afc:	07150903 	ldreq	r0, [r5, -r3, lsl #18]
    switch (div)
     b00:	49030000 	stmdbmi	r3, {}	; <UNPREDICTABLE>
     b04:	0002d931 	andeq	sp, r2, r1, lsr r9
     b08:	90230300 	eorls	r0, r3, r0, lsl #6
     b0c:	058f0903 	streq	r0, [pc, #2307]	; 1417 <LPLD_PLL_Setup+0x277>
     b10:	4a030000 	bmi	c0b18 <__etext+0xbecac>
     b14:	0002c931 	andeq	ip, r2, r1, lsr r9
     b18:	80230300 	eorhi	r0, r3, r0, lsl #6
     b1c:	07200904 	streq	r0, [r0, -r4, lsl #18]!
    {
        case 0x0:
            NVICICPR0 |= 1 << (irq & 0x1F);
     b20:	4b030000 	blmi	c0b28 <__etext+0xbecbc>
     b24:	0002e931 	andeq	lr, r2, r1, lsr r9
     b28:	90230300 	eorls	r0, r3, r0, lsl #6
     b2c:	50490804 	subpl	r0, r9, r4, lsl #16
     b30:	314c0300 	mrscc	r0, SPSR_mon
     b34:	000002f9 	strdeq	r0, [r0], -r9
     b38:	06802303 	streq	r2, [r0], r3, lsl #6
     b3c:	00072b09 	andeq	r2, r7, r9, lsl #22
     b40:	314d0300 	mrscc	r0, (UNDEF: 125)
     b44:	00000309 	andeq	r0, r0, r9, lsl #6
            NVICISER0 |= 1 << (irq & 0x1F);
     b48:	06ea2303 	strbteq	r2, [sl], r3, lsl #6
     b4c:	0005c709 	andeq	ip, r5, r9, lsl #14
     b50:	314e0300 	mrscc	r0, SPSR_hyp
     b54:	0000031a 	andeq	r0, r0, sl, lsl r3
     b58:	1c802303 	stcne	3, cr2, [r0], {3}
     b5c:	00530500 	subseq	r0, r3, r0, lsl #10
     b60:	02d90000 	sbcseq	r0, r9, #0
     b64:	81060000 	mrshi	r0, (UNDEF: 6)
     b68:	03000000 	movweq	r0, #0
            break;
     b6c:	002c0500 	eoreq	r0, ip, r0, lsl #10
        case 0x1:
            NVICICPR1 |= 1 << (irq & 0x1F);
     b70:	02e90000 	rsceq	r0, r9, #0
     b74:	81060000 	mrshi	r0, (UNDEF: 6)
     b78:	6f000000 	svcvs	0x00000000
     b7c:	002c0500 	eoreq	r0, ip, r0, lsl #10
     b80:	02f90000 	rscseq	r0, r9, #0
     b84:	81060000 	mrshi	r0, (UNDEF: 6)
     b88:	ef000000 	svc	0x00000000
     b8c:	002c0500 	eoreq	r0, ip, r0, lsl #10
     b90:	03090000 	movweq	r0, #36864	; 0x9000
     b94:	81060000 	mrshi	r0, (UNDEF: 6)
            NVICISER1 |= 1 << (irq & 0x1F);
     b98:	69000000 	stmdbvs	r0, {}	; <UNPREDICTABLE>
     b9c:	002c0500 	eoreq	r0, ip, r0, lsl #10
     ba0:	031a0000 	tsteq	sl, #0
     ba4:	810e0000 	mrshi	r0, (UNDEF: 14)
     ba8:	95000000 	strls	r0, [r0, #-0]
     bac:	5305000a 	movwpl	r0, #20490	; 0x500a
     bb0:	2a000000 	bcs	bb8 <enable_irq+0xdc>
     bb4:	06000003 	streq	r0, [r0], -r3
     bb8:	00000081 	andeq	r0, r0, r1, lsl #1
            break;
        case 0x2:
            NVICICPR2 |= 1 << (irq & 0x1F);
     bbc:	930a0000 	movwls	r0, #40960	; 0xa000
     bc0:	03000006 	movweq	r0, #6
     bc4:	0336314f 	teqeq	r6, #-1073741805	; 0xc0000013
     bc8:	040b0000 	streq	r0, [fp], #-0
     bcc:	0000033c 	andeq	r0, r0, ip, lsr r3
     bd0:	0001ed0c 	andeq	lr, r1, ip, lsl #26
     bd4:	06880d00 	streq	r0, [r8], r0, lsl #26
     bd8:	10700000 	rsbsne	r0, r0, r0
     bdc:	1d3d9503 	cfldr32ne	mvfx9, [sp, #-12]!
     be0:	09000005 	stmdbeq	r0, {r0, r2}
            NVICISER2 |= 1 << (irq & 0x1F);
     be4:	000006cb 	andeq	r0, r0, fp, asr #13
     be8:	533d9603 	teqpl	sp, #3145728	; 0x300000
     bec:	02000000 	andeq	r0, r0, #0
     bf0:	36090023 	strcc	r0, [r9], -r3, lsr #32
     bf4:	03000007 	movweq	r0, #7
     bf8:	00533d97 			; <UNDEFINED> instruction: 0x00533d97
     bfc:	23020000 	movwcs	r0, #8192	; 0x2000
     c00:	01350904 	teqeq	r5, r4, lsl #18
     c04:	98030000 	stmdals	r3, {}	; <UNPREDICTABLE>
            break;
     c08:	00051d3d 	andeq	r1, r5, sp, lsr sp
        case 0x3:
            NVICICPR3 |= 1 << (irq & 0x1F);
     c0c:	08230200 	stmdaeq	r3!, {r9}
     c10:	0006e109 	andeq	lr, r6, r9, lsl #2
     c14:	3d990300 	ldccc	3, cr0, [r9]
     c18:	00000053 	andeq	r0, r0, r3, asr r0
     c1c:	20842303 	addcs	r2, r4, r3, lsl #6
     c20:	00014009 	andeq	r4, r1, r9
     c24:	3d9a0300 	ldccc	3, cr0, [sl]
     c28:	00000088 	andeq	r0, r0, r8, lsl #1
     c2c:	20882303 	addcs	r2, r8, r3, lsl #6
     c30:	00076e09 	andeq	r6, r7, r9, lsl #28
            NVICISER3 |= 1 << (irq & 0x1F);
     c34:	3d9b0300 	ldccc	3, cr0, [fp]
     c38:	00000053 	andeq	r0, r0, r3, asr r0
     c3c:	208c2303 	addcs	r2, ip, r3, lsl #6
     c40:	00055309 	andeq	r5, r5, r9, lsl #6
     c44:	3d9c0300 	ldccc	3, cr0, [ip]
     c48:	00000053 	andeq	r0, r0, r3, asr r0
     c4c:	20902303 	addscs	r2, r0, r3, lsl #6
     c50:	0006f909 	andeq	pc, r6, r9, lsl #18
     c54:	3d9d0300 	ldccc	3, cr0, [sp]
            break;
    }
}
     c58:	00000053 	andeq	r0, r0, r3, asr r0
     c5c:	20942303 	addscs	r2, r4, r3, lsl #6
     c60:	00062909 	andeq	r2, r6, r9, lsl #18
/*
 * 关闭中断
 */

void disable_irq (int irq)
{
     c64:	3d9e0300 	ldccc	3, cr0, [lr]
     c68:	00000053 	andeq	r0, r0, r3, asr r0
    int div;
    if (irq > 105)
     c6c:	20982303 	addscs	r2, r8, r3, lsl #6
     c70:	00014b09 	andeq	r4, r1, r9, lsl #22
        irq = 105;
     c74:	3d9f0300 	ldccc	3, cr0, [pc]	; c7c <disable_irq+0x18>
    div = irq / 32;
     c78:	00000098 	muleq	r0, r8, r0
     c7c:	209c2303 	addscs	r2, ip, r3, lsl #6
     c80:	00056509 	andeq	r6, r5, r9, lsl #10
     c84:	3da00300 	stccc	3, cr0, [r0]
    switch (div)
     c88:	00000053 	andeq	r0, r0, r3, asr r0
     c8c:	20a42303 	adccs	r2, r4, r3, lsl #6
     c90:	0005f909 	andeq	pc, r5, r9, lsl #18
     c94:	3da10300 	stccc	3, cr0, [r1]
     c98:	00000053 	andeq	r0, r0, r3, asr r0
     c9c:	20a82303 	adccs	r2, r8, r3, lsl #6
     ca0:	0005ff09 	andeq	pc, r5, r9, lsl #30
    {
        case 0x0:
            NVICICPR0 |= 1 << (irq & 0x1F);
     ca4:	3da20300 	stccc	3, cr0, [r2]
     ca8:	00000053 	andeq	r0, r0, r3, asr r0
     cac:	20ac2303 	adccs	r2, ip, r3, lsl #6
     cb0:	00060509 	andeq	r0, r6, r9, lsl #10
     cb4:	3da30300 	stccc	3, cr0, [r3]
     cb8:	00000053 	andeq	r0, r0, r3, asr r0
     cbc:	20b02303 	adcscs	r2, r0, r3, lsl #6
     cc0:	00060b09 	andeq	r0, r6, r9, lsl #22
     cc4:	3da40300 	stccc	3, cr0, [r4]
     cc8:	00000053 	andeq	r0, r0, r3, asr r0
            break;
     ccc:	20b42303 	adcscs	r2, r4, r3, lsl #6
        case 0x1:
            NVICICPR1 |= 1 << (irq & 0x1F);
     cd0:	00061109 	andeq	r1, r6, r9, lsl #2
     cd4:	3da50300 	stccc	3, cr0, [r5]
     cd8:	00000053 	andeq	r0, r0, r3, asr r0
     cdc:	20b82303 	adcscs	r2, r8, r3, lsl #6
     ce0:	00061709 	andeq	r1, r6, r9, lsl #14
     ce4:	3da60300 	stccc	3, cr0, [r6]
     ce8:	00000053 	andeq	r0, r0, r3, asr r0
     cec:	20bc2303 	adcscs	r2, ip, r3, lsl #6
     cf0:	00061d09 	andeq	r1, r6, r9, lsl #26
     cf4:	3da70300 	stccc	3, cr0, [r7]
            break;
        case 0x2:
            NVICICPR2 |= 1 << (irq & 0x1F);
     cf8:	00000053 	andeq	r0, r0, r3, asr r0
     cfc:	20c02303 	sbccs	r2, r0, r3, lsl #6
     d00:	00062f09 	andeq	r2, r6, r9, lsl #30
     d04:	3da80300 	stccc	3, cr0, [r8]
     d08:	00000053 	andeq	r0, r0, r3, asr r0
     d0c:	20c42303 	sbccs	r2, r4, r3, lsl #6
     d10:	00063709 	andeq	r3, r6, r9, lsl #14
     d14:	3da90300 	stccc	3, cr0, [r9]
     d18:	00000053 	andeq	r0, r0, r3, asr r0
     d1c:	20c82303 	sbccs	r2, r8, r3, lsl #6
            break;
     d20:	00055909 	andeq	r5, r5, r9, lsl #18
        case 0x3:
            NVICICPR3 |= 1 << (irq & 0x1F);
     d24:	3daa0300 	stccc	3, cr0, [sl]
     d28:	00000053 	andeq	r0, r0, r3, asr r0
     d2c:	20cc2303 	sbccs	r2, ip, r3, lsl #6
     d30:	00055f09 	andeq	r5, r5, r9, lsl #30
     d34:	3dab0300 	stccc	3, cr0, [fp]
     d38:	00000053 	andeq	r0, r0, r3, asr r0
     d3c:	20d02303 	sbcscs	r2, r0, r3, lsl #6
     d40:	00059409 	andeq	r9, r5, r9, lsl #8
     d44:	3dac0300 	stccc	3, cr0, [ip]
     d48:	00000053 	andeq	r0, r0, r3, asr r0
            break;
    }
}
     d4c:	20d42303 	sbcscs	r2, r4, r3, lsl #6
     d50:	00062309 	andeq	r2, r6, r9, lsl #6
     d54:	3dad0300 	stccc	3, cr0, [sp]
 * \param gpio_init_structure
 * \return 0--配置失败
 *         1--配置成功
 */
int8 MOS_GPIO_Init(GPIO_InitTypeDef gpio_init_structure)
{
     d58:	00000053 	andeq	r0, r0, r3, asr r0
     d5c:	20d82303 	sbcscs	r2, r8, r3, lsl #6
     d60:	00070f09 	andeq	r0, r7, r9, lsl #30
     d64:	3dae0300 	stccc	3, cr0, [lr]
    uint8 i;

    PORT_MemMapPtr portx;
    uint32 pcr = PORT_PCR_MUX(1)
                |gpio_init_structure.GPIO_PinControl;
     d68:	00000053 	andeq	r0, r0, r3, asr r0
int8 MOS_GPIO_Init(GPIO_InitTypeDef gpio_init_structure)
{
    uint8 i;

    PORT_MemMapPtr portx;
    uint32 pcr = PORT_PCR_MUX(1)
     d6c:	20dc2303 	sbcscs	r2, ip, r3, lsl #6
                |gpio_init_structure.GPIO_PinControl;
    GPIO_MemMapPtr ptx = gpio_init_structure.GPIO_PTx;
     d70:	00059909 	andeq	r9, r5, r9, lsl #18
    uint32 pins = gpio_init_structure.GPIO_Pins;
     d74:	3daf0300 	stccc	3, cr0, [pc]	; d7c <MOS_GPIO_Init+0x24>
    uint8 dir = gpio_init_structure.GPIO_Dir;
     d78:	00000053 	andeq	r0, r0, r3, asr r0
     d7c:	20e02303 	rsccs	r2, r0, r3, lsl #6
    uint8 output = gpio_init_structure.GPIO_Output;
     d80:	00071509 	andeq	r1, r7, r9, lsl #10
    //GPIO_ISR_CALLBACK isr_func = gpio_init_structure.GPIO_Isr;
    

    if  (ptx == PTA)
     d84:	3db00300 	ldccc	3, cr0, [r0]
     d88:	00000088 	andeq	r0, r0, r8, lsl #1
     d8c:	20e42303 	rsccs	r2, r4, r3, lsl #6
     d90:	00063f09 	andeq	r3, r6, r9, lsl #30
        portx = PORTA_BASE_PTR;
     d94:	3db10300 	ldccc	3, cr0, [r1]
     d98:	00000053 	andeq	r0, r0, r3, asr r0
     d9c:	20e82303 	rsccs	r2, r8, r3, lsl #6
    else if (ptx == PTB)
     da0:	52434d08 	subpl	r4, r3, #512	; 0x200
     da4:	3db20300 	ldccc	3, cr0, [r2]
     da8:	00000053 	andeq	r0, r0, r3, asr r0
        portx = PORTB_BASE_PTR;
     dac:	20ec2303 	rsccs	r2, ip, r3, lsl #6
     db0:	002c0500 	eoreq	r0, ip, r0, lsl #10
     db4:	052e0000 	streq	r0, [lr, #-0]!
    else if (ptx == PTC)
     db8:	810e0000 	mrshi	r0, (UNDEF: 14)
     dbc:	fb000000 	blx	dc6 <MOS_GPIO_Init+0x6e>
     dc0:	d70a000f 	strle	r0, [sl, -pc]
     dc4:	03000005 	movweq	r0, #5
        portx = PORTC_BASE_PTR;
     dc8:	053a3db3 	ldreq	r3, [sl, #-3507]!	; 0xdb3
     dcc:	040b0000 	streq	r0, [fp], #-0
     dd0:	00000540 	andeq	r0, r0, r0, asr #10
    else if (ptx == PTD)
     dd4:	0003410c 	andeq	r4, r3, ip, lsl #2
     dd8:	01820300 	orreq	r0, r2, r0, lsl #6
     ddc:	18040000 	stmdane	r4, {}	; <UNPREDICTABLE>
        portx = PORTD_BASE_PTR;
     de0:	0000005e 	andeq	r0, r0, lr, asr r0
     de4:	d1040402 	tstle	r4, r2, lsl #8
     de8:	02000002 	andeq	r0, r0, #2
    else if (ptx == PTE)
     dec:	015b0408 	cmpeq	fp, r8, lsl #8
     df0:	9e0f0000 	cdpls	0, 0, cr0, cr15, cr0, {0}
     df4:	01000005 	tsteq	r0, r5
     df8:	05a10d05 	streq	r0, [r1, #3333]!	; 0xd05
        portx = PORTE_BASE_PTR;
     dfc:	75100000 	ldrvc	r0, [r0, #-0]
     e00:	30000005 	andcc	r0, r0, r5
     e04:	00067110 	andeq	r7, r6, r0, lsl r1
    else if (ptx == PTF)
     e08:	67103200 	ldrvs	r3, [r0, -r0, lsl #4]
     e0c:	e0000007 	and	r0, r0, r7
     e10:	065d1000 	ldrbeq	r1, [sp], -r0
        portx = PORTF_BASE_PTR;
     e14:	00e40000 	rsceq	r0, r4, r0
     e18:	00064c10 	andeq	r4, r6, r0, lsl ip
     e1c:	1000f800 	andne	pc, r0, r0, lsl #16
    else
        return 0;
     e20:	000005e5 	andeq	r0, r0, r5, ror #11
     e24:	87100196 			; <UNDEFINED> instruction: 0x87100196
    
    if (dir == DIR_OUTPUT)
     e28:	b4000005 	strlt	r0, [r0], #-5
    {
        ptx->PDDR = pins;
     e2c:	07451001 	strbeq	r1, [r5, -r1]
     e30:	01c80000 	biceq	r0, r8, r0
        if (output == OUTPUT_H)
     e34:	7d011100 	stfvcs	f1, [r1, #-0]
            ptx->PSOR = pins;
     e38:	01000006 	tsteq	r0, r6
     e3c:	09880126 	stmibeq	r8, {r1, r2, r5, r8}
        else
            ptx->PCOR = pins;
     e40:	0a780000 	beq	1e00e48 <__etext+0x1dfefdc>
     e44:	010c0000 	mrseq	r0, (UNDEF: 12)
    }
    else
    {
        ptx->PDDR &= ~(pins);
     e48:	12010000 	andne	r0, r1, #0
     e4c:	0006a201 	andeq	sl, r6, r1, lsl #4
     e50:	01430100 	mrseq	r0, (UNDEF: 83)
     e54:	00000a78 	andeq	r0, r0, r8, ror sl
    }
    //配置所选引脚的控制寄存器
    for (i =0; i < 32; i++)
     e58:	00000adc 	ldrdeq	r0, [r0], -ip
     e5c:	00000138 	andeq	r0, r0, r8, lsr r1
    {
        if (pins&(1ul<<i))
     e60:	0005e001 	andeq	lr, r5, r1
     e64:	057c1300 	ldrbeq	r1, [ip, #-768]!	; 0x300
     e68:	45010000 	strmi	r0, [r1, #-0]
     e6c:	00000053 	andeq	r0, r0, r3, asr r0
            portx->PCR[i] = pcr;
     e70:	00749102 	rsbseq	r9, r4, r2, lsl #2
     e74:	05cc0112 	strbeq	r0, [ip, #274]	; 0x112
     e78:	4f010000 	svcmi	0x00010000
    else
    {
        ptx->PDDR &= ~(pins);
    }
    //配置所选引脚的控制寄存器
    for (i =0; i < 32; i++)
     e7c:	000adc01 	andeq	sp, sl, r1, lsl #24
     e80:	000c6200 	andeq	r6, ip, r0, lsl #4
     e84:	00017000 	andeq	r7, r1, r0
    {
        if (pins&(1ul<<i))
            portx->PCR[i] = pcr;
    }

    return 1;
     e88:	06170100 	ldreq	r0, [r7], -r0, lsl #2
     e8c:	69140000 	ldmdbvs	r4, {}	; <UNPREDICTABLE>

}
     e90:	01007172 	tsteq	r0, r2, ror r1
     e94:	0000734f 	andeq	r7, r0, pc, asr #6
     e98:	6c910200 	lfmvs	f0, 4, [r1], {0}
 *    0--配置错误
 *    1--配置成功
 *
 */
uint8 MOS_GPIO_EnableIrq(GPIO_InitTypeDef gpio_init_structure)
{
     e9c:	76696415 			; <UNDEFINED> instruction: 0x76696415
     ea0:	73510100 	cmpvc	r1, #0
     ea4:	02000000 	andeq	r0, r0, #0
     ea8:	12007491 	andne	r7, r0, #-1862270976	; 0x91000000
    GPIO_MemMapPtr ptx = gpio_init_structure.GPIO_PTx;
     eac:	0005ed01 	andeq	lr, r5, r1, lsl #26
    GPIO_ISR_CALLBACK isr_func = gpio_init_structure.GPIO_Isr;
     eb0:	016e0100 	cmneq	lr, r0, lsl #2
    
    if (isr_func == NULL)
     eb4:	00000c64 	andeq	r0, r0, r4, ror #24
     eb8:	00000d56 	andeq	r0, r0, r6, asr sp
        return 0;
     ebc:	000001a8 	andeq	r0, r0, r8, lsr #3
    if (ptx == PTA)
     ec0:	00064e01 	andeq	r4, r6, r1, lsl #28
     ec4:	72691400 	rsbvc	r1, r9, #0
     ec8:	6e010071 	mcrvs	0, 0, r0, cr1, cr1, {3}
     ecc:	00000073 	andeq	r0, r0, r3, ror r0
    {
        enable_irq(87);
     ed0:	156c9102 	strbne	r9, [ip, #-258]!	; 0x102
     ed4:	00766964 	rsbseq	r6, r6, r4, ror #18
        GPIO_ISR[0] = isr_func;
     ed8:	00737001 	rsbseq	r7, r3, r1
     edc:	91020000 	mrsls	r0, (UNDEF: 2)
     ee0:	d1160074 	tstle	r6, r4, ror r0
    }
    else if (ptx == PTB)
     ee4:	01000006 	tsteq	r0, r6
     ee8:	0000531d 	andeq	r5, r0, sp, lsl r3
     eec:	03050100 	movweq	r0, #20736	; 0x5100
     ef0:	1fff0000 	svcne	0x00ff0000
    {
        enable_irq(88);
     ef4:	0006e717 	andeq	lr, r6, r7, lsl r7
     ef8:	451f0500 	ldrmi	r0, [pc, #-1280]	; a00 <SystemInit+0x78>
        GPIO_ISR[1] = isr_func;
     efc:	01000005 	tsteq	r0, r5
     f00:	06651701 	strbteq	r1, [r5], -r1, lsl #14
     f04:	20050000 	andcs	r0, r5, r0
    }
    else if (ptx == PTC)
     f08:	00000545 	andeq	r0, r0, r5, asr #10
     f0c:	4d170101 	ldfmis	f0, [r7, #-4]
     f10:	05000007 	streq	r0, [r0, #-7]
     f14:	00054521 	andeq	r4, r5, r1, lsr #10
    {
        enable_irq(89);
     f18:	17010100 	strne	r0, [r1, -r0, lsl #2]
     f1c:	000006ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
        GPIO_ISR[2] = isr_func;
     f20:	05452205 	strbeq	r2, [r5, #-517]	; 0x205
     f24:	01010000 	mrseq	r0, (UNDEF: 1)
     f28:	00050400 	andeq	r0, r5, r0, lsl #8
    }
    else if (ptx == PTD)
     f2c:	5d000200 	sfmpl	f0, 4, [r0, #-0]
     f30:	04000003 	streq	r0, [r0], #-3
     f34:	0000cf01 	andeq	ip, r0, r1, lsl #30
     f38:	092a0100 	stmdbeq	sl!, {r8}
    {
        enable_irq(90);
     f3c:	049e0000 	ldreq	r0, [lr], #0
     f40:	0d580000 	ldcleq	0, cr0, [r8, #-0]
        GPIO_ISR[3] = isr_func;
     f44:	119e0000 	orrsne	r0, lr, r0
     f48:	03340000 	teqeq	r4, #0
     f4c:	01020000 	mrseq	r0, (UNDEF: 2)
    }
    else if (ptx == PTE)
     f50:	0002e406 	andeq	lr, r2, r6, lsl #8
     f54:	04490300 	strbeq	r0, [r9], #-768	; 0x300
     f58:	2a020000 	bcs	80f60 <__etext+0x7f0f4>
     f5c:	00000037 	andeq	r0, r0, r7, lsr r0
    {
        enable_irq(91);
     f60:	e2080102 	and	r0, r8, #-2147483648	; 0x80000000
     f64:	02000002 	andeq	r0, r0, #2
        GPIO_ISR[4] = isr_func;
     f68:	026d0502 	rsbeq	r0, sp, #8388608	; 0x800000
     f6c:	02020000 	andeq	r0, r2, #0
     f70:	00035c07 	andeq	r5, r3, r7, lsl #24
    }
    else
        return 0;
     f74:	05040200 	streq	r0, [r4, #-512]	; 0x200
     f78:	000000a3 	andeq	r0, r0, r3, lsr #1
    return 1;
     f7c:	00065403 	andeq	r5, r6, r3, lsl #8
}
     f80:	5e500200 	cdppl	2, 5, cr0, cr0, cr0, {0}
     f84:	02000000 	andeq	r0, r0, #0
     f88:	003c0704 	eorseq	r0, ip, r4, lsl #14
     f8c:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
 *    0--配置错误
 *    1--配置成功
 *
 */
uint8 MOS_GPIO_DisableIrq(GPIO_InitTypeDef gpio_init_structure)
{
     f90:	00009e05 	andeq	r9, r0, r5, lsl #28
     f94:	07080200 	streq	r0, [r8, -r0, lsl #4]
     f98:	00000037 	andeq	r0, r0, r7, lsr r0
     f9c:	69050404 	stmdbvs	r5, {r2, sl}
    uint8 i;
    GPIO_MemMapPtr ptx = gpio_init_structure.GPIO_PTx;
     fa0:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
    PORT_MemMapPtr portx;
    uint32 pins = gpio_init_structure.GPIO_Pins;
     fa4:	00410704 	subeq	r0, r1, r4, lsl #14
 
    if  (ptx == PTA)
     fa8:	04020000 	streq	r0, [r2], #-0
     fac:	00028e07 	andeq	r8, r2, r7, lsl #28
     fb0:	002c0500 	eoreq	r0, ip, r0, lsl #10
     fb4:	00980000 	addseq	r0, r8, r0
        portx = PORTA_BASE_PTR;
     fb8:	81060000 	mrshi	r0, (UNDEF: 6)
     fbc:	1b000000 	blne	fc4 <MOS_GPIO_DisableIrq+0x34>
     fc0:	002c0500 	eoreq	r0, ip, r0, lsl #10
    else if (ptx == PTB)
     fc4:	00a80000 	adceq	r0, r8, r0
     fc8:	81060000 	mrshi	r0, (UNDEF: 6)
     fcc:	17000000 	strne	r0, [r0, -r0]
        portx = PORTB_BASE_PTR;
     fd0:	07e80700 	strbeq	r0, [r8, r0, lsl #14]!
     fd4:	03180000 	tsteq	r8, #0
     fd8:	011025bf 			; <UNDEFINED> instruction: 0x011025bf
    else if (ptx == PTC)
     fdc:	41080000 	mrsmi	r0, (UNDEF: 8)
     fe0:	03000009 	movweq	r0, #9
     fe4:	005325c0 	subseq	r2, r3, r0, asr #11
     fe8:	23020000 	movwcs	r0, #8192	; 0x2000
        portx = PORTC_BASE_PTR;
     fec:	07c60800 	strbeq	r0, [r6, r0, lsl #16]
     ff0:	c1030000 	mrsgt	r0, (UNDEF: 3)
     ff4:	00005325 	andeq	r5, r0, r5, lsr #6
    else if (ptx == PTD)
     ff8:	04230200 	strteq	r0, [r3], #-512	; 0x200
     ffc:	00078908 	andeq	r8, r7, r8, lsl #18
    1000:	25c20300 	strbcs	r0, [r2, #768]	; 0x300
        portx = PORTD_BASE_PTR;
    1004:	00000053 	andeq	r0, r0, r3, asr r0
    1008:	08082302 	stmdaeq	r8, {r1, r8, r9, sp}
    100c:	0000078e 	andeq	r0, r0, lr, lsl #15
    else if (ptx == PTE)
    1010:	5325c303 	teqpl	r5, #201326592	; 0xc000000
    1014:	02000000 	andeq	r0, r0, #0
    1018:	fa080c23 	blx	2040ac <__etext+0x202240>
    101c:	03000007 	movweq	r0, #7
        portx = PORTE_BASE_PTR;
    1020:	005325c4 	subseq	r2, r3, r4, asr #11
    1024:	23020000 	movwcs	r0, #8192	; 0x2000
    1028:	07740810 			; <UNDEFINED> instruction: 0x07740810
    else if (ptx == PTF)
    102c:	c5030000 	strgt	r0, [r3, #-0]
    1030:	00005325 	andeq	r5, r0, r5, lsr #6
    1034:	14230200 	strtne	r0, [r3], #-512	; 0x200
        portx = PORTF_BASE_PTR;
    1038:	08390900 	ldmdaeq	r9!, {r8, fp}
    103c:	c6030000 	strgt	r0, [r3], -r0
    1040:	00011c25 	andeq	r1, r1, r5, lsr #24
    else
        return 0;
    1044:	22040a00 	andcs	r0, r4, #0
    1048:	0b000001 	bleq	1054 <MOS_GPIO_DisableIrq+0xc4>
    //配置所选引脚的控制寄存器
    for (i =0; i < 32; i++)
    104c:	000000a8 	andeq	r0, r0, r8, lsr #1
    1050:	00005305 	andeq	r5, r0, r5, lsl #6
    {
        if (pins&(1ul<<i))
    1054:	00013700 	andeq	r3, r1, r0, lsl #14
    1058:	00810600 	addeq	r0, r1, r0, lsl #12
    105c:	001f0000 	andseq	r0, pc, r0
    1060:	0008aa07 	andeq	sl, r8, r7, lsl #20
            portx->PCR[i] &= ~(PORT_PCR_IRQC_MASK);
    1064:	a503cc00 	strge	ip, [r3, #-3072]	; 0xc00
    1068:	0001d435 	andeq	sp, r1, r5, lsr r4
    106c:	43500c00 	cmpmi	r0, #0
    1070:	a6030052 			; <UNDEFINED> instruction: 0xa6030052
    1074:	00012735 	andeq	r2, r1, r5, lsr r7
    else if (ptx == PTF)
        portx = PORTF_BASE_PTR;
    else
        return 0;
    //配置所选引脚的控制寄存器
    for (i =0; i < 32; i++)
    1078:	00230200 	eoreq	r0, r3, r0, lsl #4
    107c:	00089308 	andeq	r9, r8, r8, lsl #6
    1080:	35a70300 	strcc	r0, [r7, #768]!	; 0x300
    {
        if (pins&(1ul<<i))
            portx->PCR[i] &= ~(PORT_PCR_IRQC_MASK);
    }
    return 1;
    1084:	00000053 	andeq	r0, r0, r3, asr r0
}
    1088:	01802303 	orreq	r2, r0, r3, lsl #6
    108c:	00086208 	andeq	r6, r8, r8, lsl #4
    1090:	35a80300 	strcc	r0, [r8, #768]!	; 0x300
    1094:	00000053 	andeq	r0, r0, r3, asr r0
 * /param ptx   --
 *        data32 --
 * /return 无
 */
void MOS_GPIO_Output(GPIO_MemMapPtr ptx, uint32 data32)
{
    1098:	01842303 	orreq	r2, r4, r3, lsl #6
    109c:	00013508 	andeq	r3, r1, r8, lsl #10
    10a0:	35a90300 	strcc	r0, [r9, #768]!	; 0x300
    ptx->PDOR = data32;
    10a4:	00000098 	muleq	r0, r8, r0
}
    10a8:	01882303 	orreq	r2, r8, r3, lsl #6
    10ac:	00095008 	andeq	r5, r9, r8
    10b0:	35aa0300 	strcc	r0, [sl, #768]!	; 0x300
 * /param ptx --
 *        data32 --
 * /return 无
 */
void MOS_GPIO_Toggle(GPIO_MemMapPtr ptx, uint32 data32)
{
    10b4:	00000053 	andeq	r0, r0, r3, asr r0
    10b8:	01a02303 	lsleq	r2, r3, #6
    10bc:	00014008 	andeq	r4, r1, r8
    ptx->PTOR = data32;
    10c0:	35ab0300 	strcc	r0, [fp, #768]!	; 0x300
}
    10c4:	00000088 	andeq	r0, r0, r8, lsl #1
    10c8:	01a42303 			; <UNDEFINED> instruction: 0x01a42303
    10cc:	0008b608 	andeq	fp, r8, r8, lsl #12
 * /brief 读取GPIO端口0~31的数据
 * /param ptx --
 * /return 取得的32为数据
 */
uint32 MOS_GPIO_Input(GPIO_MemMapPtr ptx)
{
    10d0:	35ac0300 	strcc	r0, [ip, #768]!	; 0x300
    10d4:	00000053 	andeq	r0, r0, r3, asr r0
    uint32 tmp;
    tmp = ptx->PDIR;
    10d8:	01c02303 	biceq	r2, r0, r3, lsl #6
    10dc:	00083408 	andeq	r3, r8, r8, lsl #8
    return (tmp);
}
    10e0:	35ad0300 	strcc	r0, [sp, #768]!	; 0x300
    10e4:	00000053 	andeq	r0, r0, r3, asr r0
    10e8:	01c42303 	biceq	r2, r4, r3, lsl #6

/*
 * PORTA-PORTE中断处理函数
 */
void PORTA_IRQHandler (void)
{
    10ec:	0008ea08 	andeq	lr, r8, r8, lsl #20
    GPIO_ISR[0]();
    10f0:	35ae0300 	strcc	r0, [lr, #768]!	; 0x300
    10f4:	00000053 	andeq	r0, r0, r3, asr r0
    10f8:	01c82303 	biceq	r2, r8, r3, lsl #6
    PORTA_ISFR = 0xFFFFFFFF;
    10fc:	08c90900 	stmiaeq	r9, {r8, fp}^
    1100:	af030000 	svcge	0x00030000
    1104:	0001e035 	andeq	lr, r1, r5, lsr r0
    1108:	e6040a00 	str	r0, [r4], -r0, lsl #20
}
    110c:	0b000001 	bleq	1118 <PORTB_IRQHandler+0x8>
void PORTB_IRQHandler (void)
{
    1110:	00000137 	andeq	r0, r0, r7, lsr r1
    GPIO_ISR[1]();
    1114:	0007db03 	andeq	sp, r7, r3, lsl #22
    1118:	37160400 	ldrcc	r0, [r6, -r0, lsl #8]
    111c:	03000000 	movweq	r0, #0
    PORTB_ISFR = 0xFFFFFFFF;
    1120:	00000182 	andeq	r0, r0, r2, lsl #3
    1124:	005e1804 	subseq	r1, lr, r4, lsl #16
    1128:	dc030000 	stcle	0, cr0, [r3], {-0}
    112c:	04000007 	streq	r0, [r0], #-7
}
    1130:	0000251a 	andeq	r2, r0, sl, lsl r5
void PORTC_IRQHandler (void)
{
    1134:	04040200 	streq	r0, [r4], #-512	; 0x200
    GPIO_ISR[2]();
    1138:	000002d1 	ldrdeq	r0, [r0], -r1
    113c:	5b040802 	blpl	10314c <__etext+0x1012e0>
    1140:	0a000001 	beq	114c <PORTC_IRQHandler+0x18>
    PORTC_ISFR = 0xFFFFFFFF;
    1144:	00022004 	andeq	r2, r2, r4
    1148:	03010d00 	movweq	r0, #7424	; 0x1d00
    114c:	00000918 	andeq	r0, r0, r8, lsl r9
    1150:	021a3305 	andseq	r3, sl, #335544320	; 0x14000000
}
    1154:	140e0000 	strne	r0, [lr], #-0

void PORTD_IRQHandler (void)
{
    1158:	028a3605 	addeq	r3, sl, #5242880	; 0x500000
    GPIO_ISR[3]();
    115c:	480f0000 	stmdami	pc, {}	; <UNPREDICTABLE>
    1160:	05000008 	streq	r0, [r0, #-8]
    1164:	0001103b 	andeq	r1, r1, fp, lsr r0
    PORTD_ISFR = 0xFFFFFFFF;
    1168:	00230200 	eoreq	r0, r3, r0, lsl #4
    116c:	0009460f 	andeq	r4, r9, pc, lsl #12
    1170:	f63f0500 			; <UNDEFINED> instruction: 0xf63f0500
    1174:	02000001 	andeq	r0, r0, #1
}
    1178:	790f0423 	stmdbvc	pc, {r0, r1, r5, sl}	; <UNPREDICTABLE>

void PORTE_IRQHandler (void)
{
    117c:	05000007 	streq	r0, [r0, #-7]
    GPIO_ISR[4]();
    1180:	0001f643 	andeq	pc, r1, r3, asr #12
    1184:	08230200 	stmdaeq	r3!, {r9}
    1188:	00082b0f 	andeq	r2, r8, pc, lsl #22
    PORTE_ISFR = 0xFFFFFFFF;
    118c:	eb470500 	bl	11c2594 <__etext+0x11c0728>
    1190:	02000001 	andeq	r0, r0, #1
    1194:	ba0f0c23 	blt	3c4228 <__etext+0x3c23bc>
    1198:	05000007 	streq	r0, [r0, #-7]
}
    119c:	0001eb4b 	andeq	lr, r1, fp, asr #22
 *
 * 输出:
 *    内核频率，单位MHz
 */
uint8 LPLD_PLL_Setup(PllOptionEnum_Type core_clk_mhz)
{
    11a0:	0d230200 	sfmeq	f0, 4, [r3, #-0]
    11a4:	0008790f 	andeq	r7, r8, pc, lsl #18
    11a8:	22550500 	subscs	r0, r5, #0
  PLL参考时钟范围: 2MHz~4MHz
  PLL参考时钟 = 外部参考时钟(CPU_XTAL_CLK_HZ)/prdiv
  CoreClk = PLL参考时钟 x PLL倍频系数 /OUTDIV1
 *************************************************
 */
  core_clk_mhz = (PllOptionEnum_Type)(core_clk_mhz>200u?200u:core_clk_mhz);
    11ac:	02000002 	andeq	r0, r0, #2
    11b0:	03001023 	movweq	r1, #35	; 0x23
   switch(core_clk_mhz)
    11b4:	00000899 	muleq	r0, r9, r8
    11b8:	022d5605 	eoreq	r5, sp, #5242880	; 0x500000
    11bc:	01100000 	tsteq	r0, r0
    11c0:	000008bb 			; <UNDEFINED> instruction: 0x000008bb
    11c4:	01011301 	tsteq	r1, r1, lsl #6
    11c8:	58000002 	stmdapl	r0, {r1}
    11cc:	9c00000d 	stcls	0, cr0, [r0], {13}
    11d0:	e000000e 	and	r0, r0, lr
    11d4:	01000001 	tsteq	r0, r1
  {
  case PLL_50:
    prdiv = 7u;
    11d8:	00000322 	andeq	r0, r0, r2, lsr #6
    vdiv = 1u;
    11dc:	00079311 	andeq	r9, r7, r1, lsl r3
    11e0:	8a130100 	bhi	4c15e8 <__etext+0x4bf77c>
    break;
  case PLL_100:
    prdiv = 7u;
    11e4:	02000002 	andeq	r0, r0, #2
    11e8:	69127091 	ldmdbvs	r2, {r0, r4, r7, ip, sp, lr}
    vdiv = 16u;
    11ec:	eb150100 	bl	5415f4 <__etext+0x53f788>
    break;
    11f0:	02000001 	andeq	r0, r0, #1
  case PLL_120:
    prdiv = 4u;
    11f4:	f4136791 			; <UNDEFINED> instruction: 0xf4136791
    vdiv = 8u;
    11f8:	01000007 	tsteq	r0, r7
    11fc:	0001d417 	andeq	sp, r1, r7, lsl r4
    break;
  case PLL_150:
    prdiv = 4u;
    1200:	60910200 	addsvs	r0, r1, r0, lsl #4
    1204:	72637012 	rsbvc	r7, r3, #18
    vdiv = 14u;
    1208:	f6180100 			; <UNDEFINED> instruction: 0xf6180100
    break;
    120c:	02000001 	andeq	r0, r0, #1
  case PLL_180:
    prdiv = 4u;
    1210:	70125c91 	mulsvc	r2, r1, ip
    vdiv = 20u;
    1214:	01007874 	tsteq	r0, r4, ror r8
    1218:	0001101a 	andeq	r1, r1, sl, lsl r0
    break;
  case PLL_200:
    prdiv = 4u;
    121c:	58910200 	ldmpl	r1, {r9}
    1220:	00081313 	andeq	r1, r8, r3, lsl r3
    vdiv = 24u;
    1224:	f61b0100 			; <UNDEFINED> instruction: 0xf61b0100
    break;
    1228:	02000001 	andeq	r0, r0, #1
  default:
    return LPLD_PLL_Setup(PLL_120);
    122c:	64125491 	ldrvs	r5, [r2], #-1169	; 0x491
    1230:	01007269 	tsteq	r0, r9, ror #4
    1234:	0001eb1c 	andeq	lr, r1, ip, lsl fp
  }
  pll_freq = core_clk_mhz * 1;
    1238:	53910200 	orrspl	r0, r1, #0
  core_div = 0;
    123c:	0008ef13 	andeq	lr, r8, r3, lsl pc
  if((bus_div = (uint8)(core_clk_mhz/BUS_CLK_MHZ - 1u)) == (uint8)-1)
    1240:	eb1d0100 	bl	741648 <__etext+0x73f7dc>
    1244:	02000001 	andeq	r0, r0, #1
    1248:	14005291 	strne	r5, [r0], #-657	; 0x291
    124c:	00081801 	andeq	r1, r8, r1, lsl #16
    1250:	01540100 	cmpeq	r4, r0, lsl #2
    1254:	000001eb 	andeq	r0, r0, fp, ror #3
    1258:	00000e9c 	muleq	r0, ip, lr
    125c:	00000f8e 	andeq	r0, r0, lr, lsl #31
  {
    bus_div = 0;
    1260:	00000224 	andeq	r0, r0, r4, lsr #4
    1264:	00036b01 	andeq	r6, r3, r1, lsl #22
  }
  else if(core_clk_mhz/(bus_div+1) > BUS_CLK_MHZ)
    1268:	07931100 	ldreq	r1, [r3, r0, lsl #2]
    126c:	54010000 	strpl	r0, [r1], #-0
    1270:	0000028a 	andeq	r0, r0, sl, lsl #5
    1274:	12709102 	rsbsne	r9, r0, #-2147483648	; 0x80000000
  {
    bus_div += 1;
    1278:	00787470 	rsbseq	r7, r8, r0, ror r4
    127c:	01105601 	tsteq	r0, r1, lsl #12
  }
  if((flexbus_div = (core_clk_mhz/FLEXBUS_CLK_MHZ - 1u)) == (uint8)-1)
    1280:	91020000 	mrsls	r0, (UNDEF: 2)
    1284:	08e11364 	stmiaeq	r1!, {r2, r5, r6, r8, r9, ip}^
    1288:	57010000 	strpl	r0, [r1, -r0]
    128c:	00000222 	andeq	r0, r0, r2, lsr #4
    1290:	00609102 	rsbeq	r9, r0, r2, lsl #2
    1294:	07ff0110 			; <UNDEFINED> instruction: 0x07ff0110
    1298:	86010000 	strhi	r0, [r1], -r0
    129c:	0001eb01 	andeq	lr, r1, r1, lsl #22
  {
    flexbus_div = 0;
    12a0:	000f9000 	andeq	r9, pc, r0
    12a4:	00109600 	andseq	r9, r0, r0, lsl #12
  }
  else if(core_clk_mhz/(flexbus_div+1) > FLEXBUS_CLK_MHZ)
    12a8:	00026800 	andeq	r6, r2, r0, lsl #16
    12ac:	03ce0100 	biceq	r0, lr, #0
    12b0:	93110000 	tstls	r1, #0
    12b4:	01000007 	tsteq	r0, r7
  {
    flexbus_div += 1;
    12b8:	00028a86 	andeq	r8, r2, r6, lsl #21
    12bc:	70910200 	addsvc	r0, r1, r0, lsl #4
  }
  if((flash_div = (core_clk_mhz/FLASH_CLK_MHZ - 1u)) == (uint8)-1)
    12c0:	01006912 	tsteq	r0, r2, lsl r9
    12c4:	0001eb88 	andeq	lr, r1, r8, lsl #23
    12c8:	67910200 	ldrvs	r0, [r1, r0, lsl #4]
    12cc:	78747012 	ldmdavc	r4!, {r1, r4, ip, sp, lr}^
    12d0:	10890100 	addne	r0, r9, r0, lsl #2
    12d4:	02000001 	andeq	r0, r0, #1
    12d8:	f4135c91 			; <UNDEFINED> instruction: 0xf4135c91
    12dc:	01000007 	tsteq	r0, r7
  {
    flash_div = 0;
    12e0:	0001d48a 	andeq	sp, r1, sl, lsl #9
    12e4:	60910200 	addsvs	r0, r1, r0, lsl #4
  }
  else if(core_clk_mhz/(flash_div+1) > FLASH_CLK_MHZ)
    12e8:	00081313 	andeq	r1, r8, r3, lsl r3
    12ec:	f68b0100 			; <UNDEFINED> instruction: 0xf68b0100
    12f0:	02000001 	andeq	r0, r0, #1
    12f4:	15005891 	strne	r5, [r0, #-2193]	; 0x891
  {
    flash_div += 1;
    12f8:	0007b601 	andeq	fp, r7, r1, lsl #12
    12fc:	01aa0100 			; <UNDEFINED> instruction: 0x01aa0100
  }
 
  // 这里假设复位后 MCG 模块默认为 FEI 模式 
  
  // 首先移动到 FBE 模式
  MCG_C2 = 0;
    1300:	00001098 	muleq	r0, r8, r0
    1304:	000010b2 	strheq	r1, [r0], -r2
    1308:	000002ac 	andeq	r0, r0, ip, lsr #5
    130c:	00040501 	andeq	r0, r4, r1, lsl #10
  
  // 振荡器初始化完成后,释放锁存状态下的 oscillator 和 GPIO 
  SIM_SCGC4 |= SIM_SCGC4_LLWU_MASK;
    1310:	74701600 	ldrbtvc	r1, [r0], #-1536	; 0x600
    1314:	aa010078 	bge	414fc <__etext+0x3f690>
    1318:	00000110 	andeq	r0, r0, r0, lsl r1
    131c:	11749102 	cmnne	r4, r2, lsl #2
    1320:	000007e1 	andeq	r0, r0, r1, ror #15
    1324:	01f6aa01 	mvnseq	sl, r1, lsl #20
    1328:	91020000 	mrsls	r0, (UNDEF: 2)
    132c:	01150070 	tsteq	r5, r0, ror r0
    1330:	000007cb 	andeq	r0, r0, fp, asr #15
    1334:	b401b501 	strlt	fp, [r1], #-1281	; 0x501
//  LLWU->CS |= LLWU_CS_ACKISO_MASK;
  
  // 选择外部 oscilator 、参考分频器 and 清零 IREFS 启动外部osc
  // CLKS=2, FRDIV=3, IREFS=0, IRCLKEN=0, IREFSTEN=0
  MCG_C1 = MCG_C1_CLKS(2) | MCG_C1_FRDIV(3);  
    1338:	ce000010 	mcrgt	0, 0, r0, cr0, cr0, {0}
    133c:	e4000010 	str	r0, [r0], #-16
    1340:	01000002 	tsteq	r0, r2
  
  while (MCG_S & MCG_S_IREFST_MASK){}; // 等待参考时钟清零
    1344:	0000043c 	andeq	r0, r0, ip, lsr r4
    1348:	78747016 	ldmdavc	r4!, {r1, r2, r4, ip, sp, lr}^
    134c:	10b50100 	adcsne	r0, r5, r0, lsl #2
    1350:	02000001 	andeq	r0, r0, #1
    1354:	e1117491 			; <UNDEFINED> instruction: 0xe1117491
    1358:	01000007 	tsteq	r0, r7
  
  while (((MCG_S & MCG_S_CLKST_MASK) >> MCG_S_CLKST_SHIFT) != 0x2){}; // 等待时钟状态显示为外部参考时钟(ext ref clk)
    135c:	0001f6b5 			; <UNDEFINED> instruction: 0x0001f6b5
    1360:	70910200 	addsvc	r0, r1, r0, lsl #4
    1364:	a7011000 	strge	r1, [r1, -r0]
    1368:	01000007 	tsteq	r0, r7
    136c:	01f601bf 	ldrheq	r0, [r6, #31]!
    1370:	10d00000 	sbcsne	r0, r0, r0
  
  // 进入FBE模式
  // 配置 PLL 参考分频器, PLLCLKEN=0, PLLSTEN=0, PRDIV=5
  // 用晶振频率来选择 PRDIV 值. 仅在有频率晶振的时候支持
  // 产生 2MHz 的参考时钟给 PLL.
  MCG_C5 = MCG_C5_PRDIV(prdiv); // 设置 PLL 匹配晶振的参考分频数 
    1374:	10ec0000 	rscne	r0, ip, r0
    1378:	031c0000 	tsteq	ip, #0
    137c:	77010000 	strvc	r0, [r1, -r0]
    1380:	16000004 	strne	r0, [r0], -r4
    1384:	00787470 	rsbseq	r7, r8, r0, ror r4
  
  // 确保MCG_C6处于复位状态,禁止LOLIE、PLL、和时钟控制器,清PLL VCO分频器
  MCG_C6 = 0x0;
    1388:	0110bf01 	tsteq	r0, r1, lsl #30
    138c:	91020000 	mrsls	r0, (UNDEF: 2)
    1390:	6d74126c 	lfmvs	f1, 2, [r4, #-432]!	; 0xfffffe50
  
  //设置系统时钟分频系数
  LPLD_Set_SYS_DIV(core_div, bus_div, flexbus_div, flash_div);  
    1394:	c1010070 	tstgt	r1, r0, ror r0
    1398:	000001f6 	strdeq	r0, [r0], -r6
    139c:	00749102 	rsbseq	r9, r4, r2, lsl #2
 // LPLD_Set_SYS_DIV(0, 1, 4, 4);  
  
  //设置倍频系数
  MCG_C6 = MCG_C6_PLLS_MASK | MCG_C6_VDIV(vdiv); 
    13a0:	08f60117 	ldmeq	r6!, {r0, r1, r2, r4, r8}^
    13a4:	c9010000 	stmdbgt	r1, {}	; <UNPREDICTABLE>
    13a8:	0010ec01 	andseq	lr, r0, r1, lsl #24
    13ac:	00110e00 	andseq	r0, r1, r0, lsl #28
    13b0:	00035400 	andeq	r5, r3, r0, lsl #8
    13b4:	01170100 	tsteq	r7, r0, lsl #2
  
  while (!(MCG_S & MCG_S_PLLST_MASK)){}; // wait for PLL status bit to set
    13b8:	00000907 	andeq	r0, r0, r7, lsl #18
    13bc:	1001ce01 	andne	ip, r1, r1, lsl #28
    13c0:	32000011 	andcc	r0, r0, #17
    13c4:	80000011 	andhi	r0, r0, r1, lsl r0
    13c8:	01000003 	tsteq	r0, r3
    13cc:	08510117 	ldmdaeq	r1, {r0, r1, r2, r4, r8}^
  
  while (!(MCG_S & MCG_S_LOCK_MASK)){}; // Wait for LOCK bit to set
    13d0:	d3010000 	movwle	r0, #4096	; 0x1000
    13d4:	00113401 	andseq	r3, r1, r1, lsl #8
    13d8:	00115600 	andseq	r5, r1, r0, lsl #12
    13dc:	0003ac00 	andeq	sl, r3, r0, lsl #24
    13e0:	01170100 	tsteq	r7, r0, lsl #2
  
  // 已经进入PBE模式
  
  // Transition into PEE by setting CLKS to 0
  // CLKS=0, FRDIV=3, IREFS=0, IRCLKEN=0, IREFSTEN=0
  MCG_C1 &= ~MCG_C1_CLKS_MASK;
    13e4:	00000868 	andeq	r0, r0, r8, ror #16
    13e8:	5801d901 	stmdapl	r1, {r0, r8, fp, ip, lr, pc}
    13ec:	7a000011 	bvc	1438 <LPLD_Set_SYS_DIV+0x10>
    13f0:	d8000011 	stmdale	r0, {r0, r4}
    13f4:	01000003 	tsteq	r0, r3
    13f8:	08820117 	stmeq	r2, {r0, r1, r2, r4, r8}
    13fc:	df010000 	svcle	0x00010000
  
  // Wait for clock status bits to update
  while (((MCG_S & MCG_S_CLKST_MASK) >> MCG_S_CLKST_SHIFT) != 0x3){};
    1400:	00117c01 	andseq	r7, r1, r1, lsl #24
    1404:	00119e00 	andseq	r9, r1, r0, lsl #28
    1408:	00040400 	andeq	r0, r4, r0, lsl #8
    140c:	22050100 	andcs	r0, r5, #0
    1410:	f5000002 			; <UNDEFINED> instruction: 0xf5000002
    1414:	06000004 	streq	r0, [r0], -r4
    1418:	00000081 	andeq	r0, r0, r1, lsl #1
  
  // 已经进入PEE模式
  
  return pll_freq;
} 
    141c:	d8180004 	ldmdale	r8, {r2}
    1420:	01000008 	tsteq	r0, r8
    1424:	0004e50b 	andeq	lr, r4, fp, lsl #10
 *
 * 参数:
 *    outdiv1~outdiv4--分别为core, bus, FlexBus, Flash时钟分频系数
 */
void LPLD_Set_SYS_DIV(uint32 outdiv1, uint32 outdiv2, uint32 outdiv3, uint32 outdiv4)
{
    1428:	03050100 	movweq	r0, #20736	; 0x5100
    142c:	1fff0028 	svcne	0x00ff0028
    1430:	0006c800 	andeq	ip, r6, r0, lsl #16
    1434:	ca000200 	bgt	1c3c <UART1_IRQHandler+0x14>
  uint32 temp_reg;
  uint8 i;
  
  temp_reg = FMC_PFAPR; // 备份 FMC_PFAPR 寄存器
    1438:	04000004 	streq	r0, [r0], #-4
    143c:	0000cf01 	andeq	ip, r0, r1, lsl #30
    1440:	097e0100 	ldmdbeq	lr!, {r8}^
  
  // 设置 M0PFD 到 M7PFD 为 1 禁用预先读取
  FMC_PFAPR |= FMC_PFAPR_M7PFD_MASK | FMC_PFAPR_M6PFD_MASK | FMC_PFAPR_M5PFD_MASK
    1444:	049e0000 	ldreq	r0, [lr], #0
    1448:	11a00000 	movne	r0, r0
    144c:	14c60000 	strbne	r0, [r6], #0
    1450:	04cf0000 	strbeq	r0, [pc], #0	; 1458 <LPLD_Set_SYS_DIV+0x30>
    1454:	01020000 	mrseq	r0, (UNDEF: 2)
    1458:	0002e406 	andeq	lr, r2, r6, lsl #8
             | FMC_PFAPR_M4PFD_MASK | FMC_PFAPR_M3PFD_MASK | FMC_PFAPR_M2PFD_MASK
             | FMC_PFAPR_M1PFD_MASK | FMC_PFAPR_M0PFD_MASK;
  
  // 设置时钟分频为期望值  
  SIM_CLKDIV1 = SIM_CLKDIV1_OUTDIV1(outdiv1) | SIM_CLKDIV1_OUTDIV2(outdiv2) 
    145c:	04490300 	strbeq	r0, [r9], #-768	; 0x300
    1460:	2a020000 	bcs	81468 <__etext+0x7f5fc>
    1464:	00000037 	andeq	r0, r0, r7, lsr r0
    1468:	e2080102 	and	r0, r8, #-2147483648	; 0x80000000
    146c:	02000002 	andeq	r0, r0, #2
    1470:	026d0502 	rsbeq	r0, sp, #8388608	; 0x800000
              | SIM_CLKDIV1_OUTDIV3(outdiv3) | SIM_CLKDIV1_OUTDIV4(outdiv4);
    1474:	02020000 	andeq	r0, r2, #0
    1478:	00035c07 	andeq	r5, r3, r7, lsl #24
    147c:	05040200 	streq	r0, [r4, #-512]	; 0x200
    1480:	000000a3 	andeq	r0, r0, r3, lsr #1
    1484:	00065403 	andeq	r5, r6, r3, lsl #8
    1488:	5e500200 	cdppl	2, 5, cr0, cr0, cr0, {0}
  FMC_PFAPR |= FMC_PFAPR_M7PFD_MASK | FMC_PFAPR_M6PFD_MASK | FMC_PFAPR_M5PFD_MASK
             | FMC_PFAPR_M4PFD_MASK | FMC_PFAPR_M3PFD_MASK | FMC_PFAPR_M2PFD_MASK
             | FMC_PFAPR_M1PFD_MASK | FMC_PFAPR_M0PFD_MASK;
  
  // 设置时钟分频为期望值  
  SIM_CLKDIV1 = SIM_CLKDIV1_OUTDIV1(outdiv1) | SIM_CLKDIV1_OUTDIV2(outdiv2) 
    148c:	02000000 	andeq	r0, r0, #0
    1490:	003c0704 	eorseq	r0, ip, r4, lsl #14
    1494:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
              | SIM_CLKDIV1_OUTDIV3(outdiv3) | SIM_CLKDIV1_OUTDIV4(outdiv4);

  // 延时一小段时间等待改变
  for (i = 0 ; i < outdiv4 ; i++)
    1498:	00009e05 	andeq	r9, r0, r5, lsl #28
    149c:	07080200 	streq	r0, [r8, -r0, lsl #4]
    14a0:	00000037 	andeq	r0, r0, r7, lsr r0
    14a4:	69050404 	stmdbvs	r5, {r2, sl}
    14a8:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
    14ac:	00410704 	subeq	r0, r1, r4, lsl #14
  {}
  
  FMC_PFAPR = temp_reg; // 回复原先的 FMC_PFAPR 寄存器值
    14b0:	04020000 	streq	r0, [r2], #-0
    14b4:	00028e07 	andeq	r8, r2, r7, lsl #28
    14b8:	002c0500 	eoreq	r0, ip, r0, lsl #10
  
  return;
} // set_sys_dividers
    14bc:	00980000 	addseq	r0, r8, r0
    14c0:	81060000 	mrshi	r0, (UNDEF: 6)
    14c4:	03000000 	movweq	r0, #0
 * 输出:
 *    无
 *
 */
void LPLD_UART_Init(UART_InitTypeDef uart_init_structure)
{
    14c8:	002c0500 	eoreq	r0, ip, r0, lsl #10
    14cc:	00a80000 	adceq	r0, r8, r0
    14d0:	81060000 	mrshi	r0, (UNDEF: 6)
    14d4:	07000000 	streq	r0, [r0, -r0]
  register uint16 sbr, brfa;
  uint32 sysclk;
  uint8 temp, x;
  UART_MemMapPtr uartx = uart_init_structure.UART_Uartx;
    14d8:	03100700 	tsteq	r0, #0
  uint32 baud = uart_init_structure.UART_BaudRate;
    14dc:	00ee207e 	rsceq	r2, lr, lr, ror r0
  PortPinsEnum_Type tx_pin = uart_init_structure.UART_TxPin;
    14e0:	3e080000 	cdpcc	0, 0, cr0, cr8, cr0, {0}
    14e4:	0300000a 	movweq	r0, #10
  PortPinsEnum_Type rx_pin = uart_init_structure.UART_RxPin;
    14e8:	0053207f 	subseq	r2, r3, pc, ror r0
  UART_ISR_CALLBACK rx_isr = uart_init_structure.UART_RxIsr;
    14ec:	23020000 	movwcs	r0, #8192	; 0x2000
  UART_ISR_CALLBACK tx_isr = uart_init_structure.UART_TxIsr;
    14f0:	0a220800 	beq	8834f8 <__etext+0x88168c>
  
  if(baud == NULL)
    14f4:	80030000 	andhi	r0, r3, r0
    14f8:	00005320 	andeq	r5, r0, r0, lsr #6
  {
    baud = 9600;
    14fc:	04230200 	strteq	r0, [r3], #-512	; 0x200
  }
  
  //使能选中的UART串口通道时钟，相应GPIO的UART复用功能   
  if(uartx == UART0_BASE_PTR)
    1500:	000a1a08 	andeq	r1, sl, r8, lsl #20
    1504:	20810300 	addcs	r0, r1, r0, lsl #6
    1508:	00000053 	andeq	r0, r0, r3, asr r0
    150c:	08082302 	stmdaeq	r8, {r1, r8, r9, sp}
  {
    x = 0;
    1510:	000009fb 	strdeq	r0, [r0], -fp
    sysclk = g_core_clock;
    1514:	53208203 	teqpl	r0, #805306368	; 0x30000000
    1518:	02000000 	andeq	r0, r0, #0
    151c:	09000c23 	stmdbeq	r0, {r0, r1, r5, sl, fp}
    SIM_SCGC4 |= SIM_SCGC4_UART0_MASK;
    1520:	000009a3 	andeq	r0, r0, r3, lsr #19
    1524:	77030300 	strvc	r0, [r3, -r0, lsl #6]
    1528:	00016920 	andeq	r6, r1, r0, lsr #18
    152c:	099d0800 	ldmibeq	sp, {fp}
    1530:	78030000 	stmdavc	r3, {}	; <UNPREDICTABLE>
    1534:	00005320 	andeq	r5, r0, r0, lsr #6
    1538:	00230200 	eoreq	r0, r3, r0, lsl #4
    153c:	0009f308 	andeq	pc, r9, r8, lsl #6
    1540:	20790300 	rsbscs	r0, r9, r0, lsl #6
    1544:	00000053 	andeq	r0, r0, r3, asr r0
    //设置Tx引脚
    if(tx_pin == PTA2)
    1548:	08042302 	stmdaeq	r4, {r1, r8, r9, sp}
    154c:	00000a46 	andeq	r0, r0, r6, asr #20
      PORTA_BASE_PTR->PCR[2] = PORT_PCR_MUX(2); 
    1550:	53207a03 	teqpl	r0, #12288	; 0x3000
    1554:	02000000 	andeq	r0, r0, #0
    1558:	35080823 	strcc	r0, [r8, #-2083]	; 0x823
    155c:	03000001 	movweq	r0, #1
    else if(tx_pin == PTA14)
    1560:	0169207b 	smceq	37387	; 0x920b
      PORTA_BASE_PTR->PCR[14] = PORT_PCR_MUX(3); 
    1564:	23020000 	movwcs	r0, #8192	; 0x2000
    1568:	09d1080c 	ldmibeq	r1, {r2, r3, fp}^
    156c:	7c030000 	stcvc	0, cr0, [r3], {-0}
    1570:	00017920 	andeq	r7, r1, r0, lsr #18
    else
      PORTB_BASE_PTR->PCR[17] = PORT_PCR_MUX(3); 
    1574:	80230300 	eorhi	r0, r3, r0, lsl #6
    1578:	01400802 	cmpeq	r0, r2, lsl #16
    157c:	7d030000 	stcvc	0, cr0, [r3, #-0]
    1580:	00018f20 	andeq	r8, r1, r0, lsr #30
    //设置Rx引脚
    if(rx_pin == PTA1)
    1584:	c0230300 	eorgt	r0, r3, r0, lsl #6
      PORTA_BASE_PTR->PCR[1] = PORT_PCR_MUX(2); 
    1588:	45530a02 	ldrbmi	r0, [r3, #-2562]	; 0xa02
    158c:	83030054 	movwhi	r0, #12372	; 0x3054
    1590:	00019f20 	andeq	r9, r1, r0, lsr #30
    1594:	80230300 	eorhi	r0, r3, r0, lsl #6
    else if(rx_pin == PTA15)
    1598:	2c050004 	stccs	0, cr0, [r5], {4}
    159c:	79000000 	stmdbvc	r0, {}	; <UNPREDICTABLE>
      PORTA_BASE_PTR->PCR[15] = PORT_PCR_MUX(3); 
    15a0:	06000001 	streq	r0, [r0], -r1
    15a4:	00000081 	andeq	r0, r0, r1, lsl #1
    15a8:	530500f3 	movwpl	r0, #20723	; 0x50f3
    15ac:	8f000000 	svchi	0x00000000
    else
      PORTB_BASE_PTR->PCR[16] = PORT_PCR_MUX(3); 
    15b0:	06000001 	streq	r0, [r0], -r1
    15b4:	00000081 	andeq	r0, r0, r1, lsl #1
    15b8:	00810603 	addeq	r0, r1, r3, lsl #12
    15bc:	00030000 	andeq	r0, r3, r0
  }
  else
  {
    if (uartx == UART1_BASE_PTR)
    15c0:	00002c05 	andeq	r2, r0, r5, lsl #24
    15c4:	00019f00 	andeq	r9, r1, r0, lsl #30
    15c8:	00810600 	addeq	r0, r1, r0, lsl #12
    {
      x = 1;
    15cc:	00bf0000 	adcseq	r0, pc, r0
    15d0:	0000a805 	andeq	sl, r0, r5, lsl #16
      sysclk = g_core_clock;
    15d4:	0001b500 	andeq	fp, r1, r0, lsl #10
    15d8:	00810600 	addeq	r0, r1, r0, lsl #12
    15dc:	06030000 	streq	r0, [r3], -r0
      SIM_SCGC4 |= SIM_SCGC4_UART1_MASK;
    15e0:	00000081 	andeq	r0, r0, r1, lsl #1
    15e4:	4e0b0003 	cdpmi	0, 0, cr0, cr11, cr3, {0}
    15e8:	0300000a 	movweq	r0, #10
    15ec:	01c12084 	biceq	r2, r1, r4, lsl #1
    15f0:	040c0000 	streq	r0, [ip], #-0
    15f4:	000001c7 	andeq	r0, r0, r7, asr #3
    15f8:	0000ee0d 	andeq	lr, r0, sp, lsl #28
    15fc:	056a0e00 	strbeq	r0, [sl, #-3584]!	; 0xe00
    1600:	03130000 	tsteq	r3, #0
    1604:	02ea2c37 	rsceq	r2, sl, #14080	; 0x3700
      
      if(tx_pin == PTE0)   
    1608:	430a0000 	movwmi	r0, #40960	; 0xa000
        PORTE_BASE_PTR->PCR[0] = PORT_PCR_MUX(3); 
    160c:	38030031 	stmdacc	r3, {r0, r4, r5}
    1610:	00002c2c 	andeq	r2, r0, ip, lsr #24
    1614:	00230200 	eoreq	r0, r3, r0, lsl #4
    1618:	0032430a 	eorseq	r4, r2, sl, lsl #6
      else
        PORTC_BASE_PTR->PCR[4] = PORT_PCR_MUX(3); 
    161c:	2c2c3903 	stccs	9, cr3, [ip], #-12
    1620:	02000000 	andeq	r0, r0, #0
    1624:	430a0123 	movwmi	r0, #41251	; 0xa123
    1628:	3a030033 	bcc	c16fc <__etext+0xbf890>
      
      if(rx_pin == PTE1)
    162c:	00002c2c 	andeq	r2, r0, ip, lsr #24
        PORTE_BASE_PTR->PCR[1] = PORT_PCR_MUX(3); 
    1630:	02230200 	eoreq	r0, r3, #0
    1634:	0034430a 	eorseq	r4, r4, sl, lsl #6
    1638:	2c2c3b03 	stccs	11, cr3, [ip], #-12
    163c:	02000000 	andeq	r0, r0, #0
      else
        PORTC_BASE_PTR->PCR[3] = PORT_PCR_MUX(3); 
    1640:	430a0323 	movwmi	r0, #41763	; 0xa323
    1644:	3c030035 	stccc	0, cr0, [r3], {53}	; 0x35
    1648:	00002c2c 	andeq	r2, r0, ip, lsr #24
    164c:	04230200 	strteq	r0, [r3], #-512	; 0x200
    }
    else
    {
      sysclk = g_bus_clock;
    1650:	0036430a 	eorseq	r4, r6, sl, lsl #6
    1654:	2c2c3d03 	stccs	13, cr3, [ip], #-12
    1658:	02000000 	andeq	r0, r0, #0
      if (uartx == UART2_BASE_PTR)
    165c:	530a0523 	movwpl	r0, #42275	; 0xa523
    1660:	2c3e0300 	ldccs	3, cr0, [lr], #-0
    1664:	0000002c 	andeq	r0, r0, ip, lsr #32
    1668:	08062302 	stmdaeq	r6, {r1, r8, r9, sp}
      {
        x = 2;
    166c:	00000135 	andeq	r0, r0, r5, lsr r1
        SIM_SCGC4 |= SIM_SCGC4_UART2_MASK;
    1670:	ea2c3f03 	b	b11284 <__etext+0xb0f418>
    1674:	02000002 	andeq	r0, r0, #2
    1678:	530a0723 	movwpl	r0, #42787	; 0xa723
    167c:	40030043 	andmi	r0, r3, r3, asr #32
    1680:	00002c2c 	andeq	r2, r0, ip, lsr #24
    1684:	08230200 	stmdaeq	r3!, {r9}
    1688:	00014008 	andeq	r4, r1, r8
    168c:	2c410300 	mcrrcs	3, 0, r0, r1, cr0
    1690:	000002ea 	andeq	r0, r0, sl, ror #5
    1694:	08092302 	stmdaeq	r9, {r1, r8, r9, sp}
        
        PORTD_BASE_PTR->PCR[3] = PORT_PCR_MUX(3); 
    1698:	00000581 	andeq	r0, r0, r1, lsl #11
    169c:	2c2c4203 	sfmcs	f4, 4, [ip], #-12
    16a0:	02000000 	andeq	r0, r0, #0
    16a4:	3f080a23 	svccc	0x00080a23
        PORTD_BASE_PTR->PCR[2] = PORT_PCR_MUX(3);
    16a8:	03000007 	movweq	r0, #7
    16ac:	002c2c43 	eoreq	r2, ip, r3, asr #24
    16b0:	23020000 	movwcs	r0, #8192	; 0x2000
    16b4:	37430a0b 	strbcc	r0, [r3, -fp, lsl #20]
      }
      else
      {
        if(uartx == UART3_BASE_PTR)
    16b8:	2c440300 	mcrrcs	3, 0, r0, r4, cr0
    16bc:	0000002c 	andeq	r0, r0, ip, lsr #32
    16c0:	0a0c2302 	beq	30a2d0 <__etext+0x308464>
        {
          x = 3;
    16c4:	03003843 	movweq	r3, #2115	; 0x843
    16c8:	002c2c45 	eoreq	r2, ip, r5, asr #24
          SIM_SCGC4 |= SIM_SCGC4_UART3_MASK;
    16cc:	23020000 	movwcs	r0, #8192	; 0x2000
    16d0:	39430a0d 	stmdbcc	r3, {r0, r2, r3, r9, fp}^
    16d4:	2c460300 	mcrrcs	3, 0, r0, r6, cr0
    16d8:	0000002c 	andeq	r0, r0, ip, lsr #32
    16dc:	0a0e2302 	beq	38a2ec <__etext+0x388480>
    16e0:	00303143 	eorseq	r3, r0, r3, asr #2
    16e4:	2c2c4703 	stccs	7, cr4, [ip], #-12
    16e8:	02000000 	andeq	r0, r0, #0
    16ec:	430a0f23 	movwmi	r0, #44835	; 0xaf23
    16f0:	03003131 	movweq	r3, #305	; 0x131
          
          if(tx_pin == PTE4)
    16f4:	002c2c48 	eoreq	r2, ip, r8, asr #24
            PORTE_BASE_PTR->PCR[4] = PORT_PCR_MUX(3); 
    16f8:	23020000 	movwcs	r0, #8192	; 0x2000
    16fc:	31430a10 	cmpcc	r3, r0, lsl sl
    1700:	49030032 	stmdbmi	r3, {r1, r4, r5}
    1704:	00002c2c 	andeq	r2, r0, ip, lsr #24
          else if(tx_pin == PTB11)
    1708:	11230200 	teqne	r3, r0, lsl #4
    170c:	0032530a 	eorseq	r5, r2, sl, lsl #6
            PORTB_BASE_PTR->PCR[11] = PORT_PCR_MUX(3); 
    1710:	2c2c4a03 	stccs	10, cr4, [ip], #-12
    1714:	02000000 	andeq	r0, r0, #0
    1718:	05001223 	streq	r1, [r0, #-547]	; 0x223
    171c:	0000002c 	andeq	r0, r0, ip, lsr #32
          else 
            PORTC_BASE_PTR->PCR[17] = PORT_PCR_MUX(3); 
    1720:	000002fa 	strdeq	r0, [r0], -sl
    1724:	00008106 	andeq	r8, r0, r6, lsl #2
    1728:	0b000000 	bleq	1730 <LPLD_UART_Init+0x268>
          
          if(rx_pin == PTE5)
    172c:	000006bd 			; <UNDEFINED> instruction: 0x000006bd
    1730:	062c4b03 	strteq	r4, [ip], -r3, lsl #22
            PORTE_BASE_PTR->PCR[5] = PORT_PCR_MUX(3); 
    1734:	0c000003 	stceq	0, cr0, [r0], {3}
    1738:	00030c04 	andeq	r0, r3, r4, lsl #24
    173c:	01cc0d00 	biceq	r0, ip, r0, lsl #26
    1740:	88090000 	stmdahi	r9, {}	; <UNPREDICTABLE>
          else if(rx_pin == PTB10)
    1744:	70000006 	andvc	r0, r0, r6
            PORTB_BASE_PTR->PCR[10] = PORT_PCR_MUX(3); 
    1748:	3d950310 	ldccc	3, cr0, [r5, #64]	; 0x40
    174c:	000004ed 	andeq	r0, r0, sp, ror #9
    1750:	0006cb08 	andeq	ip, r6, r8, lsl #22
    1754:	3d960300 	ldccc	3, cr0, [r6]
          else
            PORTC_BASE_PTR->PCR[16] = PORT_PCR_MUX(3);
    1758:	00000053 	andeq	r0, r0, r3, asr r0
    175c:	08002302 	stmdaeq	r0, {r1, r8, r9, sp}
    1760:	00000736 	andeq	r0, r0, r6, lsr r7
    1764:	533d9703 	teqpl	sp, #786432	; 0xc0000
        }
        else
        {
          if(uartx == UART4_BASE_PTR)
    1768:	02000000 	andeq	r0, r0, #0
    176c:	35080423 	strcc	r0, [r8, #-1059]	; 0x423
    1770:	03000001 	movweq	r0, #1
    1774:	04ed3d98 	strbteq	r3, [sp], #3480	; 0xd98
          {
            x = 4;
    1778:	23020000 	movwcs	r0, #8192	; 0x2000
            SIM_SCGC1 |= SIM_SCGC1_UART4_MASK;
    177c:	06e10808 	strbteq	r0, [r1], r8, lsl #16
    1780:	99030000 	stmdbls	r3, {}	; <UNPREDICTABLE>
    1784:	0000533d 	andeq	r5, r0, sp, lsr r3
    1788:	84230300 	strthi	r0, [r3], #-768	; 0x300
    178c:	01400820 	cmpeq	r0, r0, lsr #16
    1790:	9a030000 	bls	c1798 <__etext+0xbf92c>
    1794:	0000883d 	andeq	r8, r0, sp, lsr r8
    1798:	88230300 	stmdahi	r3!, {r8, r9}
    179c:	076e0820 	strbeq	r0, [lr, -r0, lsr #16]!
    17a0:	9b030000 	blls	c17a8 <__etext+0xbf93c>
            
            if(tx_pin == PTE24)
    17a4:	0000533d 	andeq	r5, r0, sp, lsr r3
    17a8:	8c230300 	stchi	3, cr0, [r3], #-0
              PORTE_BASE_PTR->PCR[24] = PORT_PCR_MUX(3); 
    17ac:	05530820 	ldrbeq	r0, [r3, #-2080]	; 0x820
    17b0:	9c030000 	stcls	0, cr0, [r3], {-0}
    17b4:	0000533d 	andeq	r5, r0, sp, lsr r3
    17b8:	90230300 	eorls	r0, r3, r0, lsl #6
            else
              PORTC_BASE_PTR->PCR[15] = PORT_PCR_MUX(3); 
    17bc:	06f90820 	ldrbteq	r0, [r9], r0, lsr #16
    17c0:	9d030000 	stcls	0, cr0, [r3, #-0]
    17c4:	0000533d 	andeq	r5, r0, sp, lsr r3
            
            if(rx_pin == PTE25)
    17c8:	94230300 	strtls	r0, [r3], #-768	; 0x300
    17cc:	06290820 	strteq	r0, [r9], -r0, lsr #16
              PORTE_BASE_PTR->PCR[25] = PORT_PCR_MUX(3); 
    17d0:	9e030000 	cdpls	0, 0, cr0, cr3, cr0, {0}
    17d4:	0000533d 	andeq	r5, r0, sp, lsr r3
    17d8:	98230300 	stmdals	r3!, {r8, r9}
    17dc:	014b0820 	cmpeq	fp, r0, lsr #16
            else
              PORTC_BASE_PTR->PCR[14] = PORT_PCR_MUX(3);
    17e0:	9f030000 	svcls	0x00030000
    17e4:	0000983d 	andeq	r9, r0, sp, lsr r8
    17e8:	9c230300 	stcls	3, cr0, [r3], #-0
    17ec:	05650820 	strbeq	r0, [r5, #-2080]!	; 0x820
          }
          else
          {
            x = 5;
    17f0:	a0030000 	andge	r0, r3, r0
            uartx = UART5_BASE_PTR;
    17f4:	0000533d 	andeq	r5, r0, sp, lsr r3
    17f8:	a4230300 	strtge	r0, [r3], #-768	; 0x300
    17fc:	05f90820 	ldrbeq	r0, [r9, #2080]!	; 0x820
            SIM_SCGC1 |= SIM_SCGC1_UART5_MASK;
    1800:	a1030000 	mrsge	r0, (UNDEF: 3)
    1804:	0000533d 	andeq	r5, r0, sp, lsr r3
    1808:	a8230300 	stmdage	r3!, {r8, r9}
    180c:	05ff0820 	ldrbeq	r0, [pc, #2080]!	; 2034 <__etext+0x1c8>
    1810:	a2030000 	andge	r0, r3, #0
    1814:	0000533d 	andeq	r5, r0, sp, lsr r3
    1818:	ac230300 	stcge	3, cr0, [r3], #-0
    181c:	06050820 	streq	r0, [r5], -r0, lsr #16
    1820:	a3030000 	movwge	r0, #12288	; 0x3000
    1824:	0000533d 	andeq	r5, r0, sp, lsr r3
            
            if(tx_pin == PTD9)
    1828:	b0230300 	eorlt	r0, r3, r0, lsl #6
              PORTD_BASE_PTR->PCR[9] = PORT_PCR_MUX(3); 
    182c:	060b0820 	streq	r0, [fp], -r0, lsr #16
    1830:	a4030000 	strge	r0, [r3], #-0
    1834:	0000533d 	andeq	r5, r0, sp, lsr r3
    1838:	b4230300 	strtlt	r0, [r3], #-768	; 0x300
            else
              PORTE_BASE_PTR->PCR[8] = PORT_PCR_MUX(3); 
    183c:	06110820 	ldreq	r0, [r1], -r0, lsr #16
    1840:	a5030000 	strge	r0, [r3, #-0]
    1844:	0000533d 	andeq	r5, r0, sp, lsr r3
    1848:	b8230300 	stmdalt	r3!, {r8, r9}
            
            if(rx_pin == PTD8)
    184c:	06170820 	ldreq	r0, [r7], -r0, lsr #16
              PORTD_BASE_PTR->PCR[8] = PORT_PCR_MUX(3); 
    1850:	a6030000 	strge	r0, [r3], -r0
    1854:	0000533d 	andeq	r5, r0, sp, lsr r3
    1858:	bc230300 	stclt	3, cr0, [r3], #-0
    185c:	061d0820 	ldreq	r0, [sp], -r0, lsr #16
            else
              PORTE_BASE_PTR->PCR[9] = PORT_PCR_MUX(3); 
    1860:	a7030000 	strge	r0, [r3, -r0]
    1864:	0000533d 	andeq	r5, r0, sp, lsr r3
    1868:	c0230300 	eorgt	r0, r3, r0, lsl #6
    186c:	062f0820 	strteq	r0, [pc], -r0, lsr #16
      }
    }
  }
  
  //在配置好其他寄存器前，先关闭发送器和接收器
  uartx->C2 &= ~(UART_C2_TE_MASK | UART_C2_RE_MASK );
    1870:	a8030000 	stmdage	r3, {}	; <UNPREDICTABLE>
    1874:	0000533d 	andeq	r5, r0, sp, lsr r3
    1878:	c4230300 	strtgt	r0, [r3], #-768	; 0x300
    187c:	06370820 	ldrteq	r0, [r7], -r0, lsr #16
  
  //配置UART为 8位, 无奇偶校验 */
  uartx->C1 = 0;	
    1880:	a9030000 	stmdbge	r3, {}	; <UNPREDICTABLE>
    1884:	0000533d 	andeq	r5, r0, sp, lsr r3
  
  //计算波特率
  sbr = (uint16)((sysclk)/(baud * 16));
    1888:	c8230300 	stmdagt	r3!, {r8, r9}
    188c:	05590820 	ldrbeq	r0, [r9, #-2080]	; 0x820
    1890:	aa030000 	bge	c1898 <__etext+0xbfa2c>
  
  //保存UARTx_BDH寄存器中除了SBR的值
  temp = uartx->BDH & ~(UART_BDH_SBR(0x1F));
    1894:	0000533d 	andeq	r5, r0, sp, lsr r3
    1898:	cc230300 	stcgt	3, cr0, [r3], #-0
    189c:	055f0820 	ldrbeq	r0, [pc, #-2080]	; 1084 <MOS_GPIO_DisableIrq+0xf4>
  
  uartx->BDH = temp |  UART_BDH_SBR(((sbr & 0x1F00) >> 8));
    18a0:	ab030000 	blge	c18a8 <__etext+0xbfa3c>
    18a4:	0000533d 	andeq	r5, r0, sp, lsr r3
    18a8:	d0230300 	eorle	r0, r3, r0, lsl #6
    18ac:	05940820 	ldreq	r0, [r4, #2080]	; 0x820
    18b0:	ac030000 	stcge	0, cr0, [r3], {-0}
    18b4:	0000533d 	andeq	r5, r0, sp, lsr r3
    18b8:	d4230300 	strtle	r0, [r3], #-768	; 0x300
  uartx->BDL = (uint8)(sbr & UART_BDL_SBR_MASK);
    18bc:	06230820 	strteq	r0, [r3], -r0, lsr #16
    18c0:	ad030000 	stcge	0, cr0, [r3, #-0]
  
  //配置波特率的微调分数
  brfa = (((sysclk*32)/(baud * 16)) - (sbr * 32));
    18c4:	0000533d 	andeq	r5, r0, sp, lsr r3
    18c8:	d8230300 	stmdale	r3!, {r8, r9}
    18cc:	070f0820 	streq	r0, [pc, -r0, lsr #16]
    18d0:	ae030000 	cdpge	0, 0, cr0, cr3, cr0, {0}
    18d4:	0000533d 	andeq	r5, r0, sp, lsr r3
    18d8:	dc230300 	stcle	3, cr0, [r3], #-0
    18dc:	05990820 	ldreq	r0, [r9, #2080]	; 0x820
    18e0:	af030000 	svcge	0x00030000
    18e4:	0000533d 	andeq	r5, r0, sp, lsr r3
  
  //保存UARTx_C4寄存器中除了BRFA的值
  temp = uartx->C4 & ~(UART_C4_BRFA(0x1F));
    18e8:	e0230300 	eor	r0, r3, r0, lsl #6
    18ec:	07150820 	ldreq	r0, [r5, -r0, lsr #16]
    18f0:	b0030000 	andlt	r0, r3, r0
  
  uartx->C4 = temp |  UART_C4_BRFA(brfa);    
    18f4:	0000883d 	andeq	r8, r0, sp, lsr r8
    18f8:	e4230300 	strt	r0, [r3], #-768	; 0x300
    18fc:	063f0820 	ldrteq	r0, [pc], -r0, lsr #16
    1900:	b1030000 	mrslt	r0, (UNDEF: 3)
    1904:	0000533d 	andeq	r5, r0, sp, lsr r3
  
  //配置接收中断
  if(uart_init_structure.UART_RxIntEnable == TRUE && rx_isr != NULL)
    1908:	e8230300 	stmda	r3!, {r8, r9}
    190c:	434d0a20 	movtmi	r0, #55840	; 0xda20
    1910:	b2030052 	andlt	r0, r3, #82	; 0x52
  {
    uartx->C2 |= UART_C2_RIE_MASK; 
    1914:	0000533d 	andeq	r5, r0, sp, lsr r3
    1918:	ec230300 	stc	3, cr0, [r3], #-0
    191c:	2c050020 	stccs	0, cr0, [r5], {32}
    1920:	fe000000 	cdp2	0, 0, cr0, cr0, cr0, {0}
    UART_R_ISR[x] = rx_isr;
    1924:	0f000004 	svceq	0x00000004
    1928:	00000081 	andeq	r0, r0, r1, lsl #1
    192c:	0b000ffb 	bleq	5920 <__etext+0x3ab4>
    1930:	000005d7 	ldrdeq	r0, [r0], -r7
    1934:	0a3db303 	beq	f6e548 <__etext+0xf6c6dc>
  } 
  else
  {
    uartx->C2 &= ~(UART_C2_RIE_MASK); 
    1938:	0c000005 	stceq	0, cr0, [r0], {5}
    193c:	00051004 	andeq	r1, r5, r4
    1940:	03110d00 	tsteq	r1, #0
    1944:	db030000 	blle	c194c <__etext+0xbfae0>
  }
  //配置发送中断
  if(uart_init_structure.UART_TxIntEnable == TRUE && tx_isr != NULL)
    1948:	04000007 	streq	r0, [r0], #-7
    194c:	00003716 	andeq	r3, r0, r6, lsl r7
    1950:	01820300 	orreq	r0, r2, r0, lsl #6
  {
    uartx->C2 |= UART_C2_TIE_MASK; 
    1954:	18040000 	stmdane	r4, {}	; <UNPREDICTABLE>
    1958:	0000005e 	andeq	r0, r0, lr, asr r0
    195c:	d1040402 	tstle	r4, r2, lsl #8
    1960:	02000002 	andeq	r0, r0, #2
    UART_T_ISR[x] = tx_isr;
    1964:	015b0408 	cmpeq	fp, r8, lsl #8
    1968:	9e100000 	cdpls	0, 1, cr0, cr0, cr0, {0}
    196c:	01000005 	tsteq	r0, r5
    1970:	057c0d05 	ldrbeq	r0, [ip, #-3333]!	; 0xd05
    1974:	75110000 	ldrvc	r0, [r1, #-0]
  } 
  else
  {
    uartx->C2 &= ~(UART_C2_TIE_MASK); 
    1978:	30000005 	andcc	r0, r0, r5
    197c:	00067111 	andeq	r7, r6, r1, lsl r1
    1980:	67113200 	ldrvs	r3, [r1, -r0, lsl #4]
    1984:	e0000007 	and	r0, r0, r7
  }
  
  //使能发送器和接收器
  uartx->C2 |= (UART_C2_TE_MASK | UART_C2_RE_MASK );    
    1988:	065d1100 	ldrbeq	r1, [sp], -r0, lsl #2
    198c:	00e40000 	rsceq	r0, r4, r0
    1990:	00064c11 	andeq	r4, r6, r1, lsl ip
    1994:	1100f800 	tstne	r0, r0, lsl #16
}
    1998:	000005e5 	andeq	r0, r0, r5, ror #11
    199c:	87110196 			; <UNDEFINED> instruction: 0x87110196
    19a0:	b4000005 	strlt	r0, [r0], #-5
 * 输出:
 *    串口接收的1个字节
 *
 */
int8 LPLD_UART_GetChar(UART_MemMapPtr uartx)
{
    19a4:	07451101 	strbeq	r1, [r5, -r1, lsl #2]
    19a8:	01c80000 	biceq	r0, r8, r0
  //等待数据接收
  while (!(uartx->S1 & UART_S1_RDRF_MASK));
    19ac:	09e00300 	stmibeq	r0!, {r8, r9}^
    19b0:	18050000 	stmdane	r5, {}	; <UNPREDICTABLE>
    19b4:	00000539 	andeq	r0, r0, r9, lsr r5
    19b8:	0a2f0112 	beq	bc1e08 <__etext+0xbbff9c>
  
  //返回接收的1个字节数据
  return uartx->D;
    19bc:	1c010000 	stcne	0, cr0, [r1], {-0}
    19c0:	00051501 	andeq	r1, r5, r1, lsl #10
    19c4:	0011a000 	andseq	sl, r1, r0
}
    19c8:	00142600 	andseq	r2, r4, r0, lsl #12
    19cc:	00043000 	andeq	r3, r4, r0
    19d0:	06160100 	ldreq	r0, [r6], -r0, lsl #2
 * 输出:
 *  0       没有接收到字符
 *  1       已经接收到字符
 */
int32 LPLD_UART_GetChar_Present(UART_MemMapPtr uartx)
{
    19d4:	b8130000 	ldmdalt	r3, {}	; <UNPREDICTABLE>
    19d8:	01000009 	tsteq	r0, r9
    return (uartx->S1 & UART_S1_RDRF_MASK);
    19dc:	00057c1c 	andeq	r7, r5, ip, lsl ip
    19e0:	6f910200 	svcvs	0x00910200
    19e4:	0009d714 	andeq	sp, r9, r4, lsl r7
}
    19e8:	151e0100 	ldrne	r0, [lr, #-256]	; 0x100
    19ec:	02000005 	andeq	r0, r0, #5
    19f0:	03147291 	tsteq	r4, #268435465	; 0x10000009
 * 输出:
 *    无
 *
 */
void LPLD_UART_PutChar(UART_MemMapPtr uartx, int8 ch)
{
    19f4:	0100000a 	tsteq	r0, sl
    19f8:	0005151f 	andeq	r1, r5, pc, lsl r5
    19fc:	77910200 	ldrvc	r0, [r1, r0, lsl #4]
  //等待FIFO准备就绪
  while(!(uartx->S1 & UART_S1_TDRE_MASK));
    1a00:	000a2a14 	andeq	r2, sl, r4, lsl sl
    1a04:	151f0100 	ldrne	r0, [pc, #-256]	; 190c <LPLD_UART_Init+0x444>
    1a08:	02000005 	andeq	r0, r0, #5
    1a0c:	75147691 	ldrvc	r7, [r4, #-1681]	; 0x691
  
  //将要发送的1个字节发给UART数据寄存器
  uartx->D = (uint8)ch;
    1a10:	01000009 	tsteq	r0, r9
    1a14:	00051520 	andeq	r1, r5, r0, lsr #10
}
    1a18:	71910200 	orrsvc	r0, r1, r0, lsl #4
    1a1c:	0009c914 	andeq	ip, r9, r4, lsl r9
 * 输出:
 *    无
 *
 */
void LPLD_UART_PutCharArr(UART_MemMapPtr uartx, char *ch, int32 len)
{
    1a20:	15200100 	strne	r0, [r0, #-256]!	; 0x100
    1a24:	02000005 	andeq	r0, r0, #5
    1a28:	c5147591 	ldrgt	r7, [r4, #-1425]	; 0x591
  while(len--)
    1a2c:	01000009 	tsteq	r0, r9
  {
    LPLD_UART_PutChar(uartx, *(ch++));
    1a30:	00051520 	andeq	r1, r5, r0, lsr #10
    1a34:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    1a38:	0009ae14 	andeq	sl, r9, r4, lsl lr
    1a3c:	15200100 	strne	r0, [r0, #-256]!	; 0x100
    1a40:	02000005 	andeq	r0, r0, #5
    1a44:	15007391 	strne	r7, [r0, #-913]	; 0x391
 *    无
 *
 */
void LPLD_UART_PutCharArr(UART_MemMapPtr uartx, char *ch, int32 len)
{
  while(len--)
    1a48:	000a0901 	andeq	r0, sl, r1, lsl #18
    1a4c:	01a50100 			; <UNDEFINED> instruction: 0x01a50100
    1a50:	00001428 	andeq	r1, r0, r8, lsr #8
    1a54:	000014c6 	andeq	r1, r0, r6, asr #9
    1a58:	00000468 	andeq	r0, r0, r8, ror #8
    1a5c:	00068301 	andeq	r8, r6, r1, lsl #6
  {
    LPLD_UART_PutChar(uartx, *(ch++));
  }
}
    1a60:	09551300 	ldmdbeq	r5, {r8, r9, ip}^
    1a64:	a5010000 	strge	r0, [r1, #-0]
 * 输出:
 *    无
 *
 */
void LPLD_UART_EnableIrq(UART_InitTypeDef uart_init_structure)
{
    1a68:	00000520 	andeq	r0, r0, r0, lsr #10
    1a6c:	136c9102 	cmnne	ip, #-2147483648	; 0x80000000
    1a70:	0000095d 	andeq	r0, r0, sp, asr r9
    1a74:	0520a501 	streq	sl, [r0, #-1281]!	; 0x501
  if(uart_init_structure.UART_Uartx == UART0_BASE_PTR)
    1a78:	91020000 	mrsls	r0, (UNDEF: 2)
    1a7c:	09651368 	stmdbeq	r5!, {r3, r5, r6, r8, r9, ip}^
    1a80:	a5010000 	strge	r0, [r1, #-0]
  {
    enable_irq(INT_UART0_RX_TX - 16);
    1a84:	00000520 	andeq	r0, r0, r0, lsr #10
    1a88:	13649102 	cmnne	r4, #-2147483648	; 0x80000000
    1a8c:	0000096d 	andeq	r0, r0, sp, ror #18
  }
  else if(uart_init_structure.UART_Uartx == UART1_BASE_PTR)
    1a90:	0520a501 	streq	sl, [r0, #-1281]!	; 0x501
    1a94:	91020000 	mrsls	r0, (UNDEF: 2)
    1a98:	09941460 	ldmibeq	r4, {r5, r6, sl, ip}
  {
    enable_irq(INT_UART1_RX_TX - 16);
    1a9c:	a7010000 	strge	r0, [r1, -r0]
    1aa0:	00000520 	andeq	r0, r0, r0, lsr #10
    1aa4:	16709102 	ldrbtne	r9, [r0], -r2, lsl #2
  }
  else if(uart_init_structure.UART_Uartx == UART2_BASE_PTR)
    1aa8:	a8010069 	stmdage	r1, {r0, r3, r5, r6}
    1aac:	00000515 	andeq	r0, r0, r5, lsl r5
    1ab0:	00779102 	rsbseq	r9, r7, r2, lsl #2
  {
    enable_irq(INT_UART3_RX_TX - 16);
    1ab4:	0006e717 	andeq	lr, r6, r7, lsl r7
    1ab8:	200c0100 	andcs	r0, ip, r0, lsl #2
    1abc:	01000005 	tsteq	r0, r5
  }
  else if(uart_init_structure.UART_Uartx == UART3_BASE_PTR)
    1ac0:	00040305 	andeq	r0, r4, r5, lsl #6
    1ac4:	65171fff 	ldrvs	r1, [r7, #-4095]	; 0xfff
    1ac8:	01000006 	tsteq	r0, r6
  {
    enable_irq(INT_UART3_RX_TX - 16);
    1acc:	0005200d 	andeq	r2, r5, sp
    1ad0:	03050100 	movweq	r0, #20736	; 0x5100
    1ad4:	1fff0008 	svcne	0x00ff0008
  }
  else if(uart_init_structure.UART_Uartx == UART4_BASE_PTR)
    1ad8:	00074d17 	andeq	r4, r7, r7, lsl sp
    1adc:	200e0100 	andcs	r0, lr, r0, lsl #2
    1ae0:	01000005 	tsteq	r0, r5
  {
    enable_irq(INT_UART4_RX_TX - 16);
    1ae4:	000c0305 	andeq	r0, ip, r5, lsl #6
    1ae8:	ff171fff 			; <UNDEFINED> instruction: 0xff171fff
    1aec:	01000006 	tsteq	r0, r6
  }
  else if(uart_init_structure.UART_Uartx == UART5_BASE_PTR)
    1af0:	0005200f 	andeq	r2, r5, pc
    1af4:	03050100 	movweq	r0, #20736	; 0x5100
    1af8:	1fff0010 	svcne	0x00ff0010
  {
    enable_irq(INT_UART5_RX_TX - 16);
    1afc:	00103100 	andseq	r3, r0, r0, lsl #2
    1b00:	0e000200 	cdpeq	2, 0, cr0, cr0, cr0, {0}
  }
}
    1b04:	04000006 	streq	r0, [r0], #-6
    1b08:	0000cf01 	andeq	ip, r0, r1, lsl #30
    1b0c:	0abc0100 	beq	fef01f14 <__StackLimit+0xdef01f14>
 * 输出:
 *    无
 *
 */
void LPLD_UART_DisableIrq(UART_InitTypeDef uart_init_structure)
{
    1b10:	049e0000 	ldreq	r0, [lr], #0
    1b14:	14c80000 	strbne	r0, [r8], #0
    1b18:	1e560000 	cdpne	0, 5, cr0, cr6, cr0, {0}
    1b1c:	06590000 	ldrbeq	r0, [r9], -r0
  //根据中断请求号使能相应中断
  if(uart_init_structure.UART_Uartx == UART0_BASE_PTR)
    1b20:	01020000 	mrseq	r0, (UNDEF: 2)
    1b24:	0002e406 	andeq	lr, r2, r6, lsl #8
    1b28:	04490300 	strbeq	r0, [r9], #-768	; 0x300
    disable_irq(INT_UART0_RX_TX - 16);
    1b2c:	2a020000 	bcs	81b34 <__etext+0x7fcc8>
    1b30:	00000037 	andeq	r0, r0, r7, lsr r0
    1b34:	e2080102 	and	r0, r8, #-2147483648	; 0x80000000
  else if(uart_init_structure.UART_Uartx == UART1_BASE_PTR)
    1b38:	02000002 	andeq	r0, r0, #2
    1b3c:	026d0502 	rsbeq	r0, sp, #8388608	; 0x800000
    1b40:	02020000 	andeq	r0, r2, #0
    disable_irq(INT_UART1_RX_TX - 16);
    1b44:	00035c07 	andeq	r5, r3, r7, lsl #24
    1b48:	05040200 	streq	r0, [r4, #-512]	; 0x200
    1b4c:	000000a3 	andeq	r0, r0, r3, lsr #1
  else if(uart_init_structure.UART_Uartx == UART2_BASE_PTR)
    1b50:	00065403 	andeq	r5, r6, r3, lsl #8
    1b54:	5e500200 	cdppl	2, 5, cr0, cr0, cr0, {0}
    1b58:	02000000 	andeq	r0, r0, #0
    disable_irq(INT_UART2_RX_TX - 16);
    1b5c:	003c0704 	eorseq	r0, ip, r4, lsl #14
    1b60:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    1b64:	00009e05 	andeq	r9, r0, r5, lsl #28
  else if(uart_init_structure.UART_Uartx == UART3_BASE_PTR)
    1b68:	07080200 	streq	r0, [r8, -r0, lsl #4]
    1b6c:	00000037 	andeq	r0, r0, r7, lsr r0
    1b70:	69050404 	stmdbvs	r5, {r2, sl}
    disable_irq(INT_UART3_RX_TX - 16);
    1b74:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
    1b78:	00410704 	subeq	r0, r1, r4, lsl #14
    1b7c:	01050000 	mrseq	r0, (UNDEF: 5)
  else if(uart_init_structure.UART_Uartx == UART4_BASE_PTR)
    1b80:	03a04b03 	moveq	r4, #3072	; 0xc00
    1b84:	53060000 	movwpl	r0, #24576	; 0x6000
    1b88:	0000000d 	andeq	r0, r0, sp
    disable_irq(INT_UART4_RX_TX - 16);
    1b8c:	000fe006 	andeq	lr, pc, r6
    1b90:	e2060100 	and	r0, r6, #0
    1b94:	0200000a 	andeq	r0, r0, #10
  else if(uart_init_structure.UART_Uartx == UART5_BASE_PTR)
    1b98:	000fb006 	andeq	fp, pc, r6
    1b9c:	b7060300 	strlt	r0, [r6, -r0, lsl #6]
    1ba0:	0400000c 	streq	r0, [r0], #-12
    disable_irq(INT_UART5_RX_TX - 16);
    1ba4:	00113d06 	andseq	r3, r1, r6, lsl #26
    1ba8:	61060500 	tstvs	r6, r0, lsl #10
}
    1bac:	0600000f 	streq	r0, [r0], -pc
    1bb0:	000c0206 	andeq	r0, ip, r6, lsl #4
    1bb4:	10060700 	andne	r0, r6, r0, lsl #14

//HW层中断函数，用户无需调用
//UART0
void UART0_IRQHandler(void)
{
    1bb8:	0800000c 	stmdaeq	r0, {r2, r3}
  
  //进入接收中断函数
  if((UART0_S1 & UART_S1_RDRF_MASK) && (UART0_C2 & UART_C2_RIE_MASK))
    1bbc:	000c1e06 	andeq	r1, ip, r6, lsl #28
    1bc0:	7c060900 	stcvc	9, cr0, [r6], {-0}
    1bc4:	0a00000c 	beq	1bfc <UART0_IRQHandler+0x44>
    1bc8:	000f3706 	andeq	r3, pc, r6, lsl #14
    1bcc:	52060b00 	andpl	r0, r6, #0
    1bd0:	0c00000e 	stceq	0, cr0, [r0], {14}
    1bd4:	000c8b06 	andeq	r8, ip, r6, lsl #22
    1bd8:	ea060d00 	b	184fe0 <__etext+0x183174>
    1bdc:	0e00000a 	cdpeq	0, 0, cr0, cr0, cr10, {0}
    1be0:	000b1806 	andeq	r1, fp, r6, lsl #16
  {
    UART_R_ISR[0]();
    1be4:	7d060f00 	stcvc	15, cr0, [r6, #-0]
    1be8:	1000000d 	andne	r0, r0, sp
    1bec:	000dcd06 	andeq	ip, sp, r6, lsl #26
  }
  //进入发送中断函数
  if((UART0_S1 & UART_S1_TDRE_MASK) && (UART0_C2 & UART_C2_TIE_MASK))
    1bf0:	0a061100 	beq	185ff8 <__etext+0x18418c>
    1bf4:	1200000e 	andne	r0, r0, #14
    1bf8:	000ea306 	andeq	sl, lr, r6, lsl #6
    1bfc:	42061300 	andmi	r1, r6, #0
    1c00:	1400000f 	strne	r0, [r0], #-15
    1c04:	000f7106 	andeq	r7, pc, r6, lsl #2
    1c08:	fc061500 	stc2	5, cr1, [r6], {-0}
    1c0c:	1600000f 	strne	r0, [r0], -pc
    1c10:	00106706 	andseq	r6, r0, r6, lsl #14
    1c14:	c3061700 	movwgt	r1, #26368	; 0x6700
  {
    UART_T_ISR[0]();
    1c18:	18000010 	stmdane	r0, {r4}
    1c1c:	00111b06 	andseq	r1, r1, r6, lsl #22
    1c20:	8c061900 	stchi	9, cr1, [r6], {-0}
  }
}
    1c24:	1a00000f 	bne	1c68 <UART1_IRQHandler+0x40>

//UART1
void UART1_IRQHandler(void)
{
    1c28:	00100b06 	andseq	r0, r0, r6, lsl #22
  
  //进入接收中断函数
  if((UART1_S1 & UART_S1_RDRF_MASK) && (UART1_C2 & UART_C2_RIE_MASK))
    1c2c:	84061b00 	strhi	r1, [r6], #-2816	; 0xb00
    1c30:	1c000010 	stcne	0, cr0, [r0], {16}
    1c34:	0010d206 	andseq	sp, r0, r6, lsl #4
    1c38:	9d061d00 	stcls	13, cr1, [r6, #-0]
    1c3c:	1e000011 	mcrne	0, 0, r0, cr0, cr1, {0}
    1c40:	000c6c06 	andeq	r6, ip, r6, lsl #24
    1c44:	ae061f00 	cdpge	15, 0, cr1, cr6, cr0, {0}
    1c48:	2000000a 	andcs	r0, r0, sl
    1c4c:	000e6b06 	andeq	r6, lr, r6, lsl #22
    1c50:	f9062100 			; <UNDEFINED> instruction: 0xf9062100
  {
    UART_R_ISR[0]();
    1c54:	2200000b 	andcs	r0, r0, #11
    1c58:	000e9006 	andeq	r9, lr, r6
    1c5c:	ea062300 	b	18a864 <__etext+0x1889f8>
  }
  //进入发送中断函数
  if((UART1_S1 & UART_S1_TDRE_MASK) && (UART1_C2 & UART_C2_TIE_MASK))
    1c60:	24000010 	strcs	r0, [r0], #-16
    1c64:	000f2606 	andeq	r2, pc, r6, lsl #12
    1c68:	9e062500 	cfsh32ls	mvfx2, mvfx6, #0
    1c6c:	26000010 			; <UNDEFINED> instruction: 0x26000010
    1c70:	00112a06 	andseq	r2, r1, r6, lsl #20
    1c74:	44062700 	strmi	r2, [r6], #-1792	; 0x700
    1c78:	28000010 	stmdacs	r0, {r4}
    1c7c:	00104d06 	andseq	r4, r0, r6, lsl #26
    1c80:	fd062900 	stc2	9, cr2, [r6, #-0]
    1c84:	2a00000a 	bcs	1cb4 <UART2_IRQHandler+0x1c>
  {
    UART_T_ISR[0]();
    1c88:	000b0606 	andeq	r0, fp, r6, lsl #12
    1c8c:	0f062b00 	svceq	0x00062b00
    1c90:	2c00000b 	stccs	0, cr0, [r0], {11}
  }
}
    1c94:	000c9a06 	andeq	r9, ip, r6, lsl #20

//UART2
void UART2_IRQHandler(void)
{
    1c98:	cf062d00 	svcgt	0x00062d00
  //进入接收中断函数
  if((UART2_S1 & UART_S1_RDRF_MASK) && (UART2_C2 & UART_C2_RIE_MASK))
    1c9c:	2e00000f 	cdpcs	0, 0, cr0, cr0, cr15, {0}
    1ca0:	000a8b06 	andeq	r8, sl, r6, lsl #22
    1ca4:	9c062f00 	stcls	15, cr2, [r6], {-0}
    1ca8:	3000000f 	andcc	r0, r0, pc
    1cac:	00114b06 	andseq	r4, r1, r6, lsl #22
    1cb0:	33063100 	movwcc	r3, #24832	; 0x6100
    1cb4:	32000010 	andcc	r0, r0, #16
    1cb8:	000f8006 	andeq	r8, pc, r6
    1cbc:	1a063300 	bne	18e8c4 <__etext+0x18ca58>
    1cc0:	3400000f 	strcc	r0, [r0], #-15
  {
    UART_R_ISR[0]();
    1cc4:	000e7306 	andeq	r7, lr, r6, lsl #6
    1cc8:	ad063500 	cfstr32ge	mvfx3, [r6, #-0]
    1ccc:	36000011 			; <UNDEFINED> instruction: 0x36000011
  }
  //进入发送中断函数
  if((UART2_S1 & UART_S1_TDRE_MASK) && (UART2_C2 & UART_C2_TIE_MASK))
    1cd0:	000ad306 	andeq	sp, sl, r6, lsl #6
    1cd4:	6c063700 	stcvs	7, cr3, [r6], {-0}
    1cd8:	3800000b 	stmdacc	r0, {r0, r1, r3}
    1cdc:	000df606 	andeq	pc, sp, r6, lsl #12
    1ce0:	73063900 	movwvc	r3, #26880	; 0x6900
    1ce4:	3a00000a 	bcc	1d14 <UART3_IRQHandler+0xc>
    1ce8:	000d9a06 	andeq	r9, sp, r6, lsl #20
    1cec:	06063b00 	streq	r3, [r6], -r0, lsl #22
    1cf0:	3c000011 	stccc	0, cr0, [r0], {17}
    1cf4:	000f5106 	andeq	r5, pc, r6, lsl #2
  {
    UART_T_ISR[0]();
    1cf8:	bd063d00 	stclt	13, cr3, [r6, #-0]
    1cfc:	3e00000e 	cdpcc	0, 0, cr0, cr0, cr14, {0}
    1d00:	000fbf06 	andeq	fp, pc, r6, lsl #30
  }
}
    1d04:	8c063f00 	stchi	15, cr3, [r6], {-0}

//uart3
void UART3_IRQHandler(void)
{
    1d08:	c000000d 	andgt	r0, r0, sp
  //进入接收中断函数
  if((UART3_S1 & UART_S1_RDRF_MASK) && (UART3_C2 & UART_C2_RIE_MASK))
    1d0c:	10230600 	eorne	r0, r3, r0, lsl #12
    1d10:	00c10000 	sbceq	r0, r1, r0
    1d14:	000c3806 	andeq	r3, ip, r6, lsl #16
    1d18:	0600c200 	streq	ip, [r0], -r0, lsl #4
    1d1c:	000010ab 	andeq	r1, r0, fp, lsr #1
    1d20:	2c0600c3 	stccs	0, cr0, [r6], {195}	; 0xc3
    1d24:	c400000b 	strgt	r0, [r0], #-11
    1d28:	10f60600 	rscsne	r0, r6, r0, lsl #12
    1d2c:	00c50000 	sbceq	r0, r5, r0
    1d30:	0011f306 	andseq	pc, r1, r6, lsl #6
  {
    UART_R_ISR[0]();
    1d34:	0600c600 	streq	ip, [r0], -r0, lsl #12
    1d38:	00001188 	andeq	r1, r0, r8, lsl #3
    1d3c:	760600c7 	strvc	r0, [r6], -r7, asr #1
  }
  //进入发送中断函数
  if((UART3_S1 & UART_S1_TDRE_MASK) && (UART3_C2 & UART_C2_TIE_MASK))
    1d40:	c8000010 	stmdagt	r0, {r4}
    1d44:	0cef0600 	stcleq	6, cr0, [pc]	; 1d4c <UART3_IRQHandler+0x44>
    1d48:	00c90000 	sbceq	r0, r9, r0
    1d4c:	000cf806 	andeq	pc, ip, r6, lsl #16
    1d50:	0600ca00 	streq	ip, [r0], -r0, lsl #20
    1d54:	00000ef6 	strdeq	r0, [r0], -r6
    1d58:	ff0600cb 			; <UNDEFINED> instruction: 0xff0600cb
    1d5c:	cc00000e 	stcgt	0, cr0, [r0], {14}
    1d60:	0f080600 	svceq	0x00080600
    1d64:	00cd0000 	sbceq	r0, sp, r0
  {
    UART_T_ISR[0]();
    1d68:	000da906 	andeq	sl, sp, r6, lsl #18
    1d6c:	0600ce00 	streq	ip, [r0], -r0, lsl #28
    1d70:	00000db2 			; <UNDEFINED> instruction: 0x00000db2
  }
}
    1d74:	bb0600cf 	bllt	1820b8 <__etext+0x18024c>

//uart4
void UART4_IRQHandler(void)
{
    1d78:	d000000d 	andle	r0, r0, sp
  //进入接收中断函数
  if((UART4_S1 & UART_S1_RDRF_MASK) && (UART4_C2 & UART_C2_RIE_MASK))
    1d7c:	10e20600 	rscne	r0, r2, r0, lsl #12
    1d80:	00d10000 	sbcseq	r0, r1, r0
    1d84:	000b2406 	andeq	r2, fp, r6, lsl #8
    1d88:	0600d200 	streq	sp, [r0], -r0, lsl #4
    1d8c:	000011be 			; <UNDEFINED> instruction: 0x000011be
    1d90:	190600d3 	stmdbne	r6, {r0, r1, r4, r6, r7}
    1d94:	d400000e 	strle	r0, [r0], #-14
    1d98:	0e220600 	cfmadda32eq	mvax0, mvax0, mvfx2, mvfx0
    1d9c:	00d50000 	sbcseq	r0, r5, r0
    1da0:	000e2b06 	andeq	r2, lr, r6, lsl #22
  {
    UART_R_ISR[0]();
    1da4:	0600d600 	streq	sp, [r0], -r0, lsl #12
    1da8:	00000e34 	andeq	r0, r0, r4, lsr lr
    1dac:	5f0600d7 	svcpl	0x000600d7
  }
  //进入发送中断函数
  if((UART4_S1 & UART_S1_TDRE_MASK) && (UART4_C2 & UART_C2_TIE_MASK))
    1db0:	d8000011 	stmdale	r0, {r0, r4}
    1db4:	0ddc0600 	ldcleq	6, cr0, [ip]
    1db8:	00d90000 	sbcseq	r0, r9, r0
    1dbc:	000eeb06 	andeq	lr, lr, r6, lsl #22
    1dc0:	0600da00 	streq	sp, [r0], -r0, lsl #20
    1dc4:	000011ce 	andeq	r1, r0, lr, asr #3
    1dc8:	170600db 			; <UNDEFINED> instruction: 0x170600db
    1dcc:	dc000012 	stcle	0, cr0, [r0], {18}
    1dd0:	0b5b0600 	bleq	16c35d8 <__etext+0x16c176c>
    1dd4:	00dd0000 	sbcseq	r0, sp, r0
  {
    UART_T_ISR[0]();
    1dd8:	00116806 	andseq	r6, r1, r6, lsl #16
    1ddc:	0600de00 	streq	sp, [r0], -r0, lsl #28
    1de0:	00000ecb 	andeq	r0, r0, fp, asr #29
  }
}
    1de4:	2e0600df 	mcrcs	0, 0, r0, cr6, cr15, {6}

//uart3
void UART5_IRQHandler(void)
{
    1de8:	e000000f 	and	r0, r0, pc
  //进入接收中断函数
  if((UART5_S1 & UART_S1_RDRF_MASK) && (UART5_C2 & UART_C2_RIE_MASK))
    1dec:	0c460600 	mcrreq	6, 0, r0, r6, cr0
    1df0:	00e10000 	rsceq	r0, r1, r0
    1df4:	000c4f06 	andeq	r4, ip, r6, lsl #30
    1df8:	0600e200 	streq	lr, [r0], -r0, lsl #4
    1dfc:	00000bdd 	ldrdeq	r0, [r0], -sp
    1e00:	630600e3 	movwvs	r0, #24803	; 0x60e3
    1e04:	e400000e 	str	r0, [r0], #-14
    1e08:	0c2c0600 	stceq	6, cr0, [ip], #-0
    1e0c:	00e50000 	rsceq	r0, r5, r0
    1e10:	000d1306 	andeq	r1, sp, r6, lsl #6
  {
    UART_R_ISR[0]();
    1e14:	0600e600 	streq	lr, [r0], -r0, lsl #12
    1e18:	00000b8c 	andeq	r0, r0, ip, lsl #23
    1e1c:	960600e7 	strls	r0, [r6], -r7, ror #1
  }
  //进入发送中断函数
  if((UART5_S1 & UART_S1_TDRE_MASK) && (UART5_C2 & UART_C2_TIE_MASK))
    1e20:	e800000b 	stmda	r0, {r0, r1, r3}
    1e24:	0ba00600 	bleq	fe80362c <__StackLimit+0xde80362c>
    1e28:	00e90000 	rsceq	r0, r9, r0
    1e2c:	000baa06 	andeq	sl, fp, r6, lsl #20
    1e30:	0600ea00 	streq	lr, [r0], -r0, lsl #20
    1e34:	00000bb4 			; <UNDEFINED> instruction: 0x00000bb4
    1e38:	be0600eb 	cdplt	0, 0, cr0, cr6, cr11, {7}
    1e3c:	ec00000b 	stc	0, cr0, [r0], {11}
    1e40:	101b0600 	andsne	r0, fp, r0, lsl #12
    1e44:	00ed0000 	rsceq	r0, sp, r0
  {
    UART_T_ISR[0]();
    1e48:	000d3b06 	andeq	r3, sp, r6, lsl #22
    1e4c:	0600ee00 	streq	lr, [r0], -r0, lsl #28
    1e50:	000010bb 	strheq	r1, [r0], -fp
  }
}
    1e54:	940600ef 	strls	r0, [r6], #-239	; 0xef
    1e58:	f0000010 			; <UNDEFINED> instruction: 0xf0000010
    1e5c:	0d430600 	stcleq	6, cr0, [r3, #-0]
    1e60:	00f10000 	rscseq	r0, r1, r0
    1e64:	000f1106 	andeq	r1, pc, r6, lsl #2
    1e68:	0600f200 	streq	pc, [r0], -r0, lsl #4
    1e6c:	00000eb2 			; <UNDEFINED> instruction: 0x00000eb2
    1e70:	6d0600f3 	stcvs	0, cr0, [r6, #-972]	; 0xfffffc34
    1e74:	f400000d 	vst4.8	{d0-d3}, [r0]!
    1e78:	0dc40600 	stcleq	6, cr0, [r4]
    1e7c:	00f50000 	rscseq	r0, r5, r0
    1e80:	000d0106 	andeq	r0, sp, r6, lsl #2
    1e84:	0600f600 	streq	pc, [r0], -r0, lsl #12
    1e88:	00000d0a 	andeq	r0, r0, sl, lsl #26
    1e8c:	ed0600f7 	stc	0, cr0, [r6, #-988]	; 0xfffffc24
    1e90:	f800000b 			; <UNDEFINED> instruction: 0xf800000b
    1e94:	0b800600 	bleq	fe00369c <__StackLimit+0xde00369c>
    1e98:	00f90000 	rscseq	r0, r9, r0
    1e9c:	07040200 	streq	r0, [r4, -r0, lsl #4]
    1ea0:	0000028e 	andeq	r0, r0, lr, lsl #5
    1ea4:	00002c07 	andeq	r2, r0, r7, lsl #24
    1ea8:	0003b700 	andeq	fp, r3, r0, lsl #14
    1eac:	03a00800 	moveq	r0, #0
    1eb0:	001b0000 	andseq	r0, fp, r0
    1eb4:	00002c07 	andeq	r2, r0, r7, lsl #24
    1eb8:	0003c700 	andeq	ip, r3, r0, lsl #14
    1ebc:	03a00800 	moveq	r0, #0
    1ec0:	00030000 	andeq	r0, r3, r0
    1ec4:	00002c07 	andeq	r2, r0, r7, lsl #24
    1ec8:	0003d700 	andeq	sp, r3, r0, lsl #14
    1ecc:	03a00800 	moveq	r0, #0
    1ed0:	00070000 	andeq	r0, r7, r0
    1ed4:	00002c07 	andeq	r2, r0, r7, lsl #24
    1ed8:	0003e700 	andeq	lr, r3, r0, lsl #14
    1edc:	03a00800 	moveq	r0, #0
    1ee0:	00170000 	andseq	r0, r7, r0
    1ee4:	00005307 	andeq	r5, r0, r7, lsl #6
    1ee8:	0003f700 	andeq	pc, r3, r0, lsl #14
    1eec:	03a00800 	moveq	r0, #0
    1ef0:	001f0000 	andseq	r0, pc, r0
    1ef4:	00002c07 	andeq	r2, r0, r7, lsl #24
    1ef8:	00040700 	andeq	r0, r4, r0, lsl #14
    1efc:	03a00800 	moveq	r0, #0
    1f00:	00000000 	andeq	r0, r0, r0
    1f04:	0008aa09 	andeq	sl, r8, r9, lsl #20
    1f08:	a503cc00 	strge	ip, [r3, #-3072]	; 0xc00
    1f0c:	0004a435 	andeq	sl, r4, r5, lsr r4
    1f10:	43500a00 	cmpmi	r0, #0
    1f14:	a6030052 			; <UNDEFINED> instruction: 0xa6030052
    1f18:	0003e735 	andeq	lr, r3, r5, lsr r7
    1f1c:	00230200 	eoreq	r0, r3, r0, lsl #4
    1f20:	0008930b 	andeq	r9, r8, fp, lsl #6
    1f24:	35a70300 	strcc	r0, [r7, #768]!	; 0x300
    1f28:	00000053 	andeq	r0, r0, r3, asr r0
    1f2c:	01802303 	orreq	r2, r0, r3, lsl #6
    1f30:	0008620b 	andeq	r6, r8, fp, lsl #4
    1f34:	35a80300 	strcc	r0, [r8, #768]!	; 0x300
    1f38:	00000053 	andeq	r0, r0, r3, asr r0
    1f3c:	01842303 	orreq	r2, r4, r3, lsl #6
    1f40:	0001350b 	andeq	r3, r1, fp, lsl #10
    1f44:	35a90300 	strcc	r0, [r9, #768]!	; 0x300
    1f48:	000003d7 	ldrdeq	r0, [r0], -r7
    1f4c:	01882303 	orreq	r2, r8, r3, lsl #6
    1f50:	0009500b 	andeq	r5, r9, fp
    1f54:	35aa0300 	strcc	r0, [sl, #768]!	; 0x300
    1f58:	00000053 	andeq	r0, r0, r3, asr r0
    1f5c:	01a02303 	lsleq	r2, r3, #6
    1f60:	0001400b 	andeq	r4, r1, fp
    1f64:	35ab0300 	strcc	r0, [fp, #768]!	; 0x300
    1f68:	000003a7 	andeq	r0, r0, r7, lsr #7
    1f6c:	01a42303 			; <UNDEFINED> instruction: 0x01a42303
    1f70:	0008b60b 	andeq	fp, r8, fp, lsl #12
    1f74:	35ac0300 	strcc	r0, [ip, #768]!	; 0x300
    1f78:	00000053 	andeq	r0, r0, r3, asr r0
    1f7c:	01c02303 	biceq	r2, r0, r3, lsl #6
    1f80:	0008340b 	andeq	r3, r8, fp, lsl #8
    1f84:	35ad0300 	strcc	r0, [sp, #768]!	; 0x300
    1f88:	00000053 	andeq	r0, r0, r3, asr r0
    1f8c:	01c42303 	biceq	r2, r4, r3, lsl #6
    1f90:	0008ea0b 	andeq	lr, r8, fp, lsl #20
    1f94:	35ae0300 	strcc	r0, [lr, #768]!	; 0x300
    1f98:	00000053 	andeq	r0, r0, r3, asr r0
    1f9c:	01c82303 	biceq	r2, r8, r3, lsl #6
    1fa0:	08c90c00 	stmiaeq	r9, {sl, fp}^
    1fa4:	af030000 	svcge	0x00030000
    1fa8:	0004b035 	andeq	fp, r4, r5, lsr r0
    1fac:	b6040d00 	strlt	r0, [r4], -r0, lsl #26
    1fb0:	0e000004 	cdpeq	0, 0, cr0, cr0, cr4, {0}
    1fb4:	00000407 	andeq	r0, r0, r7, lsl #8
    1fb8:	0006880f 	andeq	r8, r6, pc, lsl #16
    1fbc:	03107000 	tsteq	r0, #0
    1fc0:	06973d95 			; <UNDEFINED> instruction: 0x06973d95
    1fc4:	cb0b0000 	blgt	2c1fcc <__etext+0x2c0160>
    1fc8:	03000006 	movweq	r0, #6
    1fcc:	00533d96 			; <UNDEFINED> instruction: 0x00533d96
    1fd0:	23020000 	movwcs	r0, #8192	; 0x2000
    1fd4:	07360b00 	ldreq	r0, [r6, -r0, lsl #22]!
    1fd8:	97030000 	strls	r0, [r3, -r0]
    1fdc:	0000533d 	andeq	r5, r0, sp, lsr r3
    1fe0:	04230200 	strteq	r0, [r3], #-512	; 0x200
    1fe4:	0001350b 	andeq	r3, r1, fp, lsl #10
    1fe8:	3d980300 	ldccc	3, cr0, [r8]
    1fec:	00000697 	muleq	r0, r7, r6
    1ff0:	0b082302 	bleq	20ac00 <__etext+0x208d94>
    1ff4:	000006e1 	andeq	r0, r0, r1, ror #13
    1ff8:	533d9903 	teqpl	sp, #49152	; 0xc000
    1ffc:	03000000 	movweq	r0, #0
    2000:	0b208423 	bleq	823094 <__etext+0x821228>
    2004:	00000140 	andeq	r0, r0, r0, asr #2
    2008:	b73d9a03 	ldrlt	r9, [sp, -r3, lsl #20]!
    200c:	03000003 	movweq	r0, #3
    2010:	0b208823 	bleq	8240a4 <__etext+0x822238>
    2014:	0000076e 	andeq	r0, r0, lr, ror #14
    2018:	533d9b03 	teqpl	sp, #3072	; 0xc00
    201c:	03000000 	movweq	r0, #0
    2020:	0b208c23 	bleq	8250b4 <__etext+0x823248>
    2024:	00000553 	andeq	r0, r0, r3, asr r5
    2028:	533d9c03 	teqpl	sp, #768	; 0x300
    202c:	03000000 	movweq	r0, #0
    2030:	0b209023 	bleq	8260c4 <__etext+0x824258>
    2034:	000006f9 	strdeq	r0, [r0], -r9
    2038:	533d9d03 	teqpl	sp, #192	; 0xc0
    203c:	03000000 	movweq	r0, #0
    2040:	0b209423 	bleq	8270d4 <__etext+0x825268>
    2044:	00000629 	andeq	r0, r0, r9, lsr #12
    2048:	533d9e03 	teqpl	sp, #48	; 0x30
    204c:	03000000 	movweq	r0, #0
    2050:	0b209823 	bleq	8280e4 <__etext+0x826278>
    2054:	0000014b 	andeq	r0, r0, fp, asr #2
    2058:	c73d9f03 	ldrgt	r9, [sp, -r3, lsl #30]!
    205c:	03000003 	movweq	r0, #3
    2060:	0b209c23 	bleq	8290f4 <__etext+0x827288>
    2064:	00000565 	andeq	r0, r0, r5, ror #10
    2068:	533da003 	teqpl	sp, #3
    206c:	03000000 	movweq	r0, #0
    2070:	0b20a423 	bleq	82b104 <__etext+0x829298>
    2074:	000005f9 	strdeq	r0, [r0], -r9
    2078:	533da103 	teqpl	sp, #-1073741824	; 0xc0000000
    207c:	03000000 	movweq	r0, #0
    2080:	0b20a823 	bleq	82c114 <__etext+0x82a2a8>
    2084:	000005ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    2088:	533da203 	teqpl	sp, #805306368	; 0x30000000
    208c:	03000000 	movweq	r0, #0
    2090:	0b20ac23 	bleq	82d124 <__etext+0x82b2b8>
    2094:	00000605 	andeq	r0, r0, r5, lsl #12
    2098:	533da303 	teqpl	sp, #201326592	; 0xc000000
    209c:	03000000 	movweq	r0, #0
    20a0:	0b20b023 	bleq	82e134 <__etext+0x82c2c8>
    20a4:	0000060b 	andeq	r0, r0, fp, lsl #12
    20a8:	533da403 	teqpl	sp, #50331648	; 0x3000000
    20ac:	03000000 	movweq	r0, #0
    20b0:	0b20b423 	bleq	82f144 <__etext+0x82d2d8>
    20b4:	00000611 	andeq	r0, r0, r1, lsl r6
    20b8:	533da503 	teqpl	sp, #12582912	; 0xc00000
    20bc:	03000000 	movweq	r0, #0
    20c0:	0b20b823 	bleq	830154 <__etext+0x82e2e8>
    20c4:	00000617 	andeq	r0, r0, r7, lsl r6
    20c8:	533da603 	teqpl	sp, #3145728	; 0x300000
    20cc:	03000000 	movweq	r0, #0
    20d0:	0b20bc23 	bleq	831164 <__etext+0x82f2f8>
    20d4:	0000061d 	andeq	r0, r0, sp, lsl r6
    20d8:	533da703 	teqpl	sp, #786432	; 0xc0000
    20dc:	03000000 	movweq	r0, #0
    20e0:	0b20c023 	bleq	832174 <__etext+0x830308>
    20e4:	0000062f 	andeq	r0, r0, pc, lsr #12
    20e8:	533da803 	teqpl	sp, #196608	; 0x30000
    20ec:	03000000 	movweq	r0, #0
    20f0:	0b20c423 	bleq	833184 <__etext+0x831318>
    20f4:	00000637 	andeq	r0, r0, r7, lsr r6
    20f8:	533da903 	teqpl	sp, #49152	; 0xc000
    20fc:	03000000 	movweq	r0, #0
    2100:	0b20c823 	bleq	834194 <__etext+0x832328>
    2104:	00000559 	andeq	r0, r0, r9, asr r5
    2108:	533daa03 	teqpl	sp, #12288	; 0x3000
    210c:	03000000 	movweq	r0, #0
    2110:	0b20cc23 	bleq	8351a4 <__etext+0x833338>
    2114:	0000055f 	andeq	r0, r0, pc, asr r5
    2118:	533dab03 	teqpl	sp, #3072	; 0xc00
    211c:	03000000 	movweq	r0, #0
    2120:	0b20d023 	bleq	8361b4 <__etext+0x834348>
    2124:	00000594 	muleq	r0, r4, r5
    2128:	533dac03 	teqpl	sp, #768	; 0x300
    212c:	03000000 	movweq	r0, #0
    2130:	0b20d423 	bleq	8371c4 <__etext+0x835358>
    2134:	00000623 	andeq	r0, r0, r3, lsr #12
    2138:	533dad03 	teqpl	sp, #192	; 0xc0
    213c:	03000000 	movweq	r0, #0
    2140:	0b20d823 	bleq	8381d4 <__etext+0x836368>
    2144:	0000070f 	andeq	r0, r0, pc, lsl #14
    2148:	533dae03 	teqpl	sp, #48	; 0x30
    214c:	03000000 	movweq	r0, #0
    2150:	0b20dc23 	bleq	8391e4 <__etext+0x837378>
    2154:	00000599 	muleq	r0, r9, r5
    2158:	533daf03 	teqpl	sp, #12
    215c:	03000000 	movweq	r0, #0
    2160:	0b20e023 	bleq	83a1f4 <__etext+0x838388>
    2164:	00000715 	andeq	r0, r0, r5, lsl r7
    2168:	b73db003 	ldrlt	fp, [sp, -r3]!
    216c:	03000003 	movweq	r0, #3
    2170:	0b20e423 	bleq	83b204 <__etext+0x839398>
    2174:	0000063f 	andeq	r0, r0, pc, lsr r6
    2178:	533db103 	teqpl	sp, #-1073741824	; 0xc0000000
    217c:	03000000 	movweq	r0, #0
    2180:	0a20e823 	beq	83c214 <__etext+0x83a3a8>
    2184:	0052434d 	subseq	r4, r2, sp, asr #6
    2188:	533db203 	teqpl	sp, #805306368	; 0x30000000
    218c:	03000000 	movweq	r0, #0
    2190:	0020ec23 	eoreq	lr, r0, r3, lsr #24
    2194:	00002c07 	andeq	r2, r0, r7, lsl #24
    2198:	0006a800 	andeq	sl, r6, r0, lsl #16
    219c:	03a01000 	moveq	r1, #0
    21a0:	0ffb0000 	svceq	0x00fb0000
    21a4:	05d70c00 	ldrbeq	r0, [r7, #3072]	; 0xc00
    21a8:	b3030000 	movwlt	r0, #12288	; 0x3000
    21ac:	0006b43d 	andeq	fp, r6, sp, lsr r4
    21b0:	ba040d00 	blt	1055b8 <__etext+0x10374c>
    21b4:	0e000006 	cdpeq	0, 0, cr0, cr0, cr6, {0}
    21b8:	000004bb 			; <UNDEFINED> instruction: 0x000004bb
    21bc:	d2030111 	andle	r0, r3, #1073741828	; 0x40000004
    21c0:	0006e143 	andeq	lr, r6, r3, asr #2
    21c4:	03141200 	tsteq	r4, #0
    21c8:	d3030000 	movwle	r0, #12288	; 0x3000
    21cc:	00002c43 	andeq	r2, r0, r3, asr #24
    21d0:	03231200 	teqeq	r3, #0
    21d4:	d4030000 	strle	r0, [r3], #-0
    21d8:	00002c43 	andeq	r2, r0, r3, asr #24
    21dc:	6f090000 	svcvs	0x00090000
    21e0:	32000003 	andcc	r0, r0, #3
    21e4:	c643b603 	strbgt	fp, [r3], -r3, lsl #12
    21e8:	0a000009 	beq	2214 <__etext+0x3a8>
    21ec:	00484442 	subeq	r4, r8, r2, asr #8
    21f0:	2c43b703 	mcrrcs	7, 0, fp, r3, cr3
    21f4:	02000000 	andeq	r0, r0, #0
    21f8:	420a0023 	andmi	r0, sl, #35	; 0x23
    21fc:	03004c44 	movweq	r4, #3140	; 0xc44
    2200:	002c43b8 			; <UNDEFINED> instruction: 0x002c43b8
    2204:	23020000 	movwcs	r0, #8192	; 0x2000
    2208:	31430a01 	cmpcc	r3, r1, lsl #20
    220c:	43b90300 			; <UNDEFINED> instruction: 0x43b90300
    2210:	0000002c 	andeq	r0, r0, ip, lsr #32
    2214:	0a022302 	beq	8ae24 <__etext+0x88fb8>
    2218:	03003243 	movweq	r3, #579	; 0x243
    221c:	002c43ba 			; <UNDEFINED> instruction: 0x002c43ba
    2220:	23020000 	movwcs	r0, #8192	; 0x2000
    2224:	31530a03 	cmpcc	r3, r3, lsl #20
    2228:	43bb0300 			; <UNDEFINED> instruction: 0x43bb0300
    222c:	0000002c 	andeq	r0, r0, ip, lsr #32
    2230:	0a042302 	beq	10ae40 <__etext+0x108fd4>
    2234:	03003253 	movweq	r3, #595	; 0x253
    2238:	002c43bc 			; <UNDEFINED> instruction: 0x002c43bc
    223c:	23020000 	movwcs	r0, #8192	; 0x2000
    2240:	33430a05 	movtcc	r0, #14853	; 0x3a05
    2244:	43bd0300 			; <UNDEFINED> instruction: 0x43bd0300
    2248:	0000002c 	andeq	r0, r0, ip, lsr #32
    224c:	0a062302 	beq	18ae5c <__etext+0x188ff0>
    2250:	be030044 	cdplt	0, 0, cr0, cr3, cr4, {2}
    2254:	00002c43 	andeq	r2, r0, r3, asr #24
    2258:	07230200 	streq	r0, [r3, -r0, lsl #4]!
    225c:	31414d0a 	cmpcc	r1, sl, lsl #26
    2260:	43bf0300 			; <UNDEFINED> instruction: 0x43bf0300
    2264:	0000002c 	andeq	r0, r0, ip, lsr #32
    2268:	0a082302 	beq	20ae78 <__etext+0x20900c>
    226c:	0032414d 	eorseq	r4, r2, sp, asr #2
    2270:	2c43c003 	mcrrcs	0, 0, ip, r3, cr3
    2274:	02000000 	andeq	r0, r0, #0
    2278:	430a0923 	movwmi	r0, #43299	; 0xa923
    227c:	c1030034 	tstgt	r3, r4, lsr r0
    2280:	00002c43 	andeq	r2, r0, r3, asr #24
    2284:	0a230200 	beq	8c2a8c <__etext+0x8c0c20>
    2288:	0035430a 	eorseq	r4, r5, sl, lsl #6
    228c:	2c43c203 	sfmcs	f4, 3, [r3], {3}
    2290:	02000000 	andeq	r0, r0, #0
    2294:	450a0b23 	strmi	r0, [sl, #-2851]	; 0xb23
    2298:	c3030044 	movwgt	r0, #12356	; 0x3044
    229c:	00002c43 	andeq	r2, r0, r3, asr #24
    22a0:	0c230200 	sfmeq	f0, 4, [r3], #-0
    22a4:	0000240b 	andeq	r2, r0, fp, lsl #8
    22a8:	43c40300 	bicmi	r0, r4, #0
    22ac:	0000002c 	andeq	r0, r0, ip, lsr #32
    22b0:	0a0d2302 	beq	34aec0 <__etext+0x349054>
    22b4:	03005249 	movweq	r5, #585	; 0x249
    22b8:	002c43c5 	eoreq	r4, ip, r5, asr #7
    22bc:	23020000 	movwcs	r0, #8192	; 0x2000
    22c0:	01350b0e 	teqeq	r5, lr, lsl #22
    22c4:	c6030000 	strgt	r0, [r3], -r0
    22c8:	0003f743 	andeq	pc, r3, r3, asr #14
    22cc:	0f230200 	svceq	0x00230200
    22d0:	0000c90b 	andeq	ip, r0, fp, lsl #18
    22d4:	43c70300 	bicmi	r0, r7, #0
    22d8:	0000002c 	andeq	r0, r0, ip, lsr #32
    22dc:	0b102302 	bleq	40aeec <__etext+0x409080>
    22e0:	00000493 	muleq	r0, r3, r4
    22e4:	2c43c803 	mcrrcs	8, 0, ip, r3, cr3
    22e8:	02000000 	andeq	r0, r0, #0
    22ec:	140b1123 	strne	r1, [fp], #-291	; 0x123
    22f0:	03000000 	movweq	r0, #0
    22f4:	002c43c9 	eoreq	r4, ip, r9, asr #7
    22f8:	23020000 	movwcs	r0, #8192	; 0x2000
    22fc:	01e20b12 	mvneq	r0, r2, lsl fp
    2300:	ca030000 	bgt	c2308 <__etext+0xc049c>
    2304:	00002c43 	andeq	r2, r0, r3, asr #24
    2308:	13230200 	teqne	r3, #0
    230c:	0003d90b 	andeq	sp, r3, fp, lsl #18
    2310:	43cb0300 	bicmi	r0, fp, #0
    2314:	0000002c 	andeq	r0, r0, ip, lsr #32
    2318:	0b142302 	bleq	50af28 <__etext+0x5090bc>
    231c:	00000030 	andeq	r0, r0, r0, lsr r0
    2320:	2c43cc03 	mcrrcs	12, 0, ip, r3, cr3
    2324:	02000000 	andeq	r0, r0, #0
    2328:	920b1523 	andls	r1, fp, #146800640	; 0x8c00000
    232c:	03000004 	movweq	r0, #4
    2330:	002c43cd 	eoreq	r4, ip, sp, asr #7
    2334:	23020000 	movwcs	r0, #8192	; 0x2000
    2338:	01400b16 	cmpeq	r0, r6, lsl fp
    233c:	ce030000 	cdpgt	0, 0, cr0, cr3, cr0, {0}
    2340:	0003f743 	andeq	pc, r3, r3, asr #14
    2344:	17230200 	strne	r0, [r3, -r0, lsl #4]!
    2348:	0004430b 	andeq	r4, r4, fp, lsl #6
    234c:	43cf0300 	bicmi	r0, pc, #0
    2350:	0000002c 	andeq	r0, r0, ip, lsr #32
    2354:	0b182302 	bleq	60af64 <__etext+0x6090f8>
    2358:	00000337 	andeq	r0, r0, r7, lsr r3
    235c:	2c43d003 	mcrrcs	0, 0, sp, r3, cr3
    2360:	02000000 	andeq	r0, r0, #0
    2364:	7c0b1923 	stcvc	9, cr1, [fp], {35}	; 0x23
    2368:	03000002 	movweq	r0, #2
    236c:	002c43d1 	ldrdeq	r4, [ip], -r1	; <UNPREDICTABLE>
    2370:	23020000 	movwcs	r0, #8192	; 0x2000
    2374:	06bf131a 	ssateq	r1, #32, sl, lsl #6
    2378:	23020000 	movwcs	r0, #8192	; 0x2000
    237c:	01670b1b 	cmneq	r7, fp, lsl fp
    2380:	d6030000 	strle	r0, [r3], -r0
    2384:	00002c43 	andeq	r2, r0, r3, asr #24
    2388:	1c230200 	sfmne	f0, 4, [r3], #-0
    238c:	0003b50b 	andeq	fp, r3, fp, lsl #10
    2390:	43d70300 	bicsmi	r0, r7, #0
    2394:	0000002c 	andeq	r0, r0, ip, lsr #32
    2398:	0b1d2302 	bleq	74afa8 <__etext+0x74913c>
    239c:	000001d4 	ldrdeq	r0, [r0], -r4
    23a0:	2c43d803 	mcrrcs	8, 0, sp, r3, cr3
    23a4:	02000000 	andeq	r0, r0, #0
    23a8:	db0b1e23 	blle	2c9c3c <__etext+0x2c7dd0>
    23ac:	03000001 	movweq	r0, #1
    23b0:	002c43d9 	ldrdeq	r4, [ip], -r9	; <UNPREDICTABLE>
    23b4:	23020000 	movwcs	r0, #8192	; 0x2000
    23b8:	014b0b1f 	cmpeq	fp, pc, lsl fp
    23bc:	da030000 	ble	c23c4 <__etext+0xc0558>
    23c0:	0003f743 	andeq	pc, r3, r3, asr #14
    23c4:	20230200 	eorcs	r0, r3, r0, lsl #4
    23c8:	0036430a 	eorseq	r4, r6, sl, lsl #6
    23cc:	2c43db03 	mcrrcs	11, 0, sp, r3, cr3
    23d0:	02000000 	andeq	r0, r0, #0
    23d4:	9f0b2123 	svcls	0x000b2123
    23d8:	03000003 	movweq	r0, #3
    23dc:	002c43dc 	ldrdeq	r4, [ip], -ip	; <UNPREDICTABLE>
    23e0:	23020000 	movwcs	r0, #8192	; 0x2000
    23e4:	00b90b22 	adcseq	r0, r9, r2, lsr #22
    23e8:	dd030000 	stcle	0, cr0, [r3, #-0]
    23ec:	00002c43 	andeq	r2, r0, r3, asr #24
    23f0:	23230200 	teqcs	r3, #0
    23f4:	5431420a 	ldrtpl	r4, [r1], #-522	; 0x20a
    23f8:	43de0300 	bicsmi	r0, lr, #0
    23fc:	0000002c 	andeq	r0, r0, ip, lsr #32
    2400:	0b242302 	bleq	90b010 <__etext+0x9091a4>
    2404:	00000156 	andeq	r0, r0, r6, asr r1
    2408:	2c43df03 	mcrrcs	15, 0, sp, r3, cr3
    240c:	02000000 	andeq	r0, r0, #0
    2410:	620b2523 	andvs	r2, fp, #146800640	; 0x8c00000
    2414:	03000001 	movweq	r0, #1
    2418:	002c43e0 	eoreq	r4, ip, r0, ror #7
    241c:	23020000 	movwcs	r0, #8192	; 0x2000
    2420:	52500a26 	subspl	r0, r0, #155648	; 0x26000
    2424:	e1030045 	tst	r3, r5, asr #32
    2428:	00002c43 	andeq	r2, r0, r3, asr #24
    242c:	27230200 	strcs	r0, [r3, -r0, lsl #4]!
    2430:	4c50540a 	cfldrdmi	mvd5, [r0], {10}
    2434:	43e20300 	mvnmi	r0, #0
    2438:	0000002c 	andeq	r0, r0, ip, lsr #32
    243c:	0a282302 	beq	a0b04c <__etext+0xa091e0>
    2440:	03004549 	movweq	r4, #1353	; 0x549
    2444:	002c43e3 	eoreq	r4, ip, r3, ror #7
    2448:	23020000 	movwcs	r0, #8192	; 0x2000
    244c:	42570a29 	subsmi	r0, r7, #167936	; 0x29000
    2450:	43e40300 	mvnmi	r0, #0
    2454:	0000002c 	andeq	r0, r0, ip, lsr #32
    2458:	0a2a2302 	beq	a8b068 <__etext+0xa891fc>
    245c:	03003353 	movweq	r3, #851	; 0x353
    2460:	002c43e5 	eoreq	r4, ip, r5, ror #7
    2464:	23020000 	movwcs	r0, #8192	; 0x2000
    2468:	34530a2b 	ldrbcc	r0, [r3], #-2603	; 0xa2b
    246c:	43e60300 	mvnmi	r0, #0
    2470:	0000002c 	andeq	r0, r0, ip, lsr #32
    2474:	0a2c2302 	beq	b0b084 <__etext+0xb09218>
    2478:	004c5052 	subeq	r5, ip, r2, asr r0
    247c:	2c43e703 	mcrrcs	7, 0, lr, r3, cr3
    2480:	02000000 	andeq	r0, r0, #0
    2484:	cb0b2d23 	blgt	2cd918 <__etext+0x2cbaac>
    2488:	03000002 	movweq	r0, #2
    248c:	002c43e8 	eoreq	r4, ip, r8, ror #7
    2490:	23020000 	movwcs	r0, #8192	; 0x2000
    2494:	50430a2e 	subpl	r0, r3, lr, lsr #20
    2498:	e9030057 	stmdb	r3, {r0, r1, r2, r4, r6}
    249c:	00002c43 	andeq	r2, r0, r3, asr #24
    24a0:	2f230200 	svccs	0x00230200
    24a4:	0001e90b 	andeq	lr, r1, fp, lsl #18
    24a8:	43ea0300 	mvnmi	r0, #0
    24ac:	0000002c 	andeq	r0, r0, ip, lsr #32
    24b0:	0b302302 	bleq	c0b0c0 <__etext+0xc09254>
    24b4:	0000008f 	andeq	r0, r0, pc, lsl #1
    24b8:	2c43eb03 	mcrrcs	11, 0, lr, r3, cr3
    24bc:	02000000 	andeq	r0, r0, #0
    24c0:	0c003123 	stfeqs	f3, [r0], {35}	; 0x23
    24c4:	000001ee 	andeq	r0, r0, lr, ror #3
    24c8:	d243ec03 	suble	lr, r3, #768	; 0x300
    24cc:	0d000009 	stceq	0, cr0, [r0, #-36]	; 0xffffffdc
    24d0:	0009d804 	andeq	sp, r9, r4, lsl #16
    24d4:	06e10e00 	strbteq	r0, [r1], r0, lsl #28
    24d8:	db030000 	blle	c24e0 <__etext+0xc0674>
    24dc:	04000007 	streq	r0, [r0], #-7
    24e0:	00003716 	andeq	r3, r0, r6, lsl r7
    24e4:	12010300 	andne	r0, r1, #0
    24e8:	17040000 	strne	r0, [r4, -r0]
    24ec:	00000045 	andeq	r0, r0, r5, asr #32
    24f0:	00018203 	andeq	r8, r1, r3, lsl #4
    24f4:	5e180400 	cfmulspl	mvf0, mvf8, mvf0
    24f8:	03000000 	movweq	r0, #0
    24fc:	000007dc 	ldrdeq	r0, [r0], -ip
    2500:	00251a04 	eoreq	r1, r5, r4, lsl #20
    2504:	83030000 	movwhi	r0, #12288	; 0x3000
    2508:	04000001 	streq	r0, [r0], #-1
    250c:	0000731c 	andeq	r7, r0, ip, lsl r3
    2510:	04040200 	streq	r0, [r4], #-512	; 0x200
    2514:	000002d1 	ldrdeq	r0, [r0], -r1
    2518:	5b040802 	blpl	104528 <__etext+0x1026bc>
    251c:	03000001 	movweq	r0, #1
    2520:	000003f4 	strdeq	r0, [r0], -r4
    2524:	00372904 	eorseq	r2, r7, r4, lsl #18
    2528:	ac140000 	ldcge	0, cr0, [r4], {-0}
    252c:	01000000 	mrseq	r0, (UNDEF: 0)
    2530:	0cbd0f05 	ldceq	15, cr0, [sp], #20
    2534:	6c060000 	stcvs	0, cr0, [r6], {-0}
    2538:	00000000 	andeq	r0, r0, r0
    253c:	00007106 	andeq	r7, r0, r6, lsl #2
    2540:	76060100 	strvc	r0, [r6], -r0, lsl #2
    2544:	02000000 	andeq	r0, r0, #0
    2548:	00007b06 	andeq	r7, r0, r6, lsl #22
    254c:	80060300 	andhi	r0, r6, r0, lsl #6
    2550:	04000000 	streq	r0, [r0], #-0
    2554:	00008506 	andeq	r8, r0, r6, lsl #10
    2558:	8a060500 	bhi	183960 <__etext+0x181af4>
    255c:	06000000 	streq	r0, [r0], -r0
    2560:	00029706 	andeq	r9, r2, r6, lsl #14
    2564:	94060700 	strls	r0, [r6], #-1792	; 0x700
    2568:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    256c:	00009906 	andeq	r9, r0, r6, lsl #18
    2570:	89060900 	stmdbhi	r6, {r8, fp}
    2574:	0a000001 	beq	2580 <__etext+0x714>
    2578:	00018f06 	andeq	r8, r1, r6, lsl #30
    257c:	95060b00 	strls	r0, [r6, #-2816]	; 0xb00
    2580:	0c000001 	stceq	0, cr0, [r0], {1}
    2584:	00019b06 	andeq	r9, r1, r6, lsl #22
    2588:	a1060d00 	tstge	r6, r0, lsl #26
    258c:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    2590:	0001a706 	andeq	sl, r1, r6, lsl #14
    2594:	ad060f00 	stcge	15, cr0, [r6, #-0]
    2598:	10000001 	andne	r0, r0, r1
    259c:	0001b306 	andeq	fp, r1, r6, lsl #6
    25a0:	b9061100 	stmdblt	r6, {r8, ip}
    25a4:	12000001 	andne	r0, r0, #1
    25a8:	0001bf06 	andeq	fp, r1, r6, lsl #30
    25ac:	2a061300 	bcs	1871b4 <__etext+0x185348>
    25b0:	18000002 	stmdane	r0, {r1}
    25b4:	00023006 	andeq	r3, r2, r6
    25b8:	36061900 	strcc	r1, [r6], -r0, lsl #18
    25bc:	1a000002 	bne	25cc <__etext+0x760>
    25c0:	00023c06 	andeq	r3, r2, r6, lsl #24
    25c4:	42061b00 	andmi	r1, r6, #0
    25c8:	1c000002 	stcne	0, cr0, [r0], {2}
    25cc:	00024806 	andeq	r4, r2, r6, lsl #16
    25d0:	6e061d00 	cdpvs	13, 0, cr1, cr6, cr0, {0}
    25d4:	20000001 	andcs	r0, r0, r1
    25d8:	00017306 	andeq	r7, r1, r6, lsl #6
    25dc:	78062100 	stmdavc	r6, {r8, sp}
    25e0:	22000001 	andcs	r0, r0, #1
    25e4:	00017d06 	andeq	r7, r1, r6, lsl #26
    25e8:	e0062300 	and	r2, r6, r0, lsl #6
    25ec:	24000003 	strcs	r0, [r0], #-3
    25f0:	0003e506 	andeq	lr, r3, r6, lsl #10
    25f4:	ea062500 	b	18b9fc <__etext+0x189b90>
    25f8:	26000003 	strcs	r0, [r0], -r3
    25fc:	0003ef06 	andeq	lr, r3, r6, lsl #30
    2600:	ca062700 	bgt	18c208 <__etext+0x18a39c>
    2604:	28000001 	stmdacs	r0, {r0}
    2608:	0003fc06 	andeq	pc, r3, r6, lsl #24
    260c:	2a062900 	bcs	18ca14 <__etext+0x18aba8>
    2610:	2a000000 	bcs	2618 <__etext+0x7ac>
    2614:	00024e06 	andeq	r4, r2, r6, lsl #28
    2618:	54062b00 	strpl	r2, [r6], #-2816	; 0xb00
    261c:	30000000 	andcc	r0, r0, r0
    2620:	00005a06 	andeq	r5, r0, r6, lsl #20
    2624:	60063100 	andvs	r3, r6, r0, lsl #2
    2628:	32000000 	andcc	r0, r0, #0
    262c:	00006606 	andeq	r6, r0, r6, lsl #12
    2630:	18063300 	stmdane	r6, {r8, r9, ip, sp}
    2634:	34000001 	strcc	r0, [r0], #-1
    2638:	00011e06 	andeq	r1, r1, r6, lsl #28
    263c:	24063500 	strcs	r3, [r6], #-1280	; 0x500
    2640:	36000001 	strcc	r0, [r0], -r1
    2644:	00012a06 	andeq	r2, r1, r6, lsl #20
    2648:	fd063700 	stc2	7, cr3, [r6, #-0]
    264c:	3c000001 	stccc	0, cr0, [r0], {1}
    2650:	00020206 	andeq	r0, r2, r6, lsl #4
    2654:	07063d00 	streq	r3, [r6, -r0, lsl #26]
    2658:	3e000002 	cdpcc	0, 0, cr0, cr0, cr2, {0}
    265c:	00020c06 	andeq	r0, r2, r6, lsl #24
    2660:	11063f00 	tstne	r6, r0, lsl #30
    2664:	c0000002 	andgt	r0, r0, r2
    2668:	02160600 	andseq	r0, r6, #0
    266c:	00c10000 	sbceq	r0, r1, r0
    2670:	00021b06 	andeq	r1, r2, r6, lsl #22
    2674:	0600c200 	streq	ip, [r0], -r0, lsl #4
    2678:	00000220 	andeq	r0, r0, r0, lsr #4
    267c:	250600c3 	strcs	r0, [r6, #-195]	; 0xc3
    2680:	c4000002 	strgt	r0, [r0], #-2
    2684:	000f0600 	andeq	r0, pc, r0, lsl #12
    2688:	00c50000 	sbceq	r0, r5, r0
    268c:	00045106 	andeq	r5, r4, r6, lsl #2
    2690:	0600c600 	streq	ip, [r0], -r0, lsl #12
    2694:	0000004e 	andeq	r0, r0, lr, asr #32
    2698:	620600c7 	andvs	r0, r6, #199	; 0xc7
    269c:	c8000004 	stmdagt	r0, {r2}
    26a0:	04680600 	strbteq	r0, [r8], #-1536	; 0x600
    26a4:	00c90000 	sbceq	r0, r9, r0
    26a8:	00046e06 	andeq	r6, r4, r6, lsl #28
    26ac:	0600ca00 	streq	ip, [r0], -r0, lsl #20
    26b0:	00000474 	andeq	r0, r0, r4, ror r4
    26b4:	7a0600cb 	bvc	1829e8 <__etext+0x180b7c>
    26b8:	cc000004 	stcgt	0, cr0, [r0], {4}
    26bc:	04800600 	streq	r0, [r0], #1536	; 0x600
    26c0:	00cd0000 	sbceq	r0, sp, r0
    26c4:	00048606 	andeq	r8, r4, r6, lsl #12
    26c8:	0600ce00 	streq	ip, [r0], -r0, lsl #28
    26cc:	0000048c 	andeq	r0, r0, ip, lsl #9
    26d0:	000600cf 	andeq	r0, r6, pc, asr #1
    26d4:	dc000000 	stcle	0, cr0, [r0], {-0}
    26d8:	00050600 	andeq	r0, r5, r0, lsl #12
    26dc:	00dd0000 	sbcseq	r0, sp, r0
    26e0:	00000a06 	andeq	r0, r0, r6, lsl #20
    26e4:	0600de00 	streq	sp, [r0], -r0, lsl #28
    26e8:	000001c5 	andeq	r0, r0, r5, asr #3
    26ec:	cf0600df 	svcgt	0x000600df
    26f0:	e0000001 	and	r0, r0, r1
    26f4:	029c0600 	addseq	r0, ip, #0
    26f8:	00e10000 	rsceq	r0, r1, r0
    26fc:	0002a106 	andeq	sl, r2, r6, lsl #2
    2700:	0600e200 	streq	lr, [r0], -r0, lsl #4
    2704:	000002a6 	andeq	r0, r0, r6, lsr #5
    2708:	ab0600e3 	blge	182a9c <__etext+0x180c30>
    270c:	e4000002 	str	r0, [r0], #-2
    2710:	02b00600 	adcseq	r0, r0, #0
    2714:	00e50000 	rsceq	r0, r5, r0
    2718:	00037b06 	andeq	r7, r3, r6, lsl #22
    271c:	0600e600 	streq	lr, [r0], -r0, lsl #12
    2720:	00000381 	andeq	r0, r0, r1, lsl #7
    2724:	870600e7 	strhi	r0, [r6, -r7, ror #1]
    2728:	e8000003 	stmda	r0, {r0, r1}
    272c:	038d0600 	orreq	r0, sp, #0
    2730:	00e90000 	rsceq	r0, r9, r0
    2734:	00039306 	andeq	r9, r3, r6, lsl #6
    2738:	0600ea00 	streq	lr, [r0], -r0, lsl #20
    273c:	00000399 	muleq	r0, r9, r3
    2740:	f00600eb 			; <UNDEFINED> instruction: 0xf00600eb
    2744:	fc000002 	stc2	0, cr0, [r0], {2}
    2748:	02f50600 	rscseq	r0, r5, #0
    274c:	00fd0000 	rscseq	r0, sp, r0
    2750:	0002fa06 	andeq	pc, r2, r6, lsl #20
    2754:	0600fe00 	streq	pc, [r0], -r0, lsl #28
    2758:	000002ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    275c:	770600ff 			; <UNDEFINED> instruction: 0x770600ff
    2760:	80000002 	andhi	r0, r0, r2
    2764:	030a0601 	movweq	r0, #42497	; 0xa601
    2768:	01810000 	orreq	r0, r1, r0
    276c:	00030f06 	andeq	r0, r3, r6, lsl #30
    2770:	06018200 	streq	r8, [r1], -r0, lsl #4
    2774:	000002c1 	andeq	r0, r0, r1, asr #5
    2778:	c6060183 	strgt	r0, [r6], -r3, lsl #3
    277c:	84000002 	strhi	r0, [r0], #-2
    2780:	03320601 	teqeq	r2, #1048576	; 0x100000
    2784:	01850000 	orreq	r0, r5, r0
    2788:	0002b506 	andeq	fp, r2, r6, lsl #10
    278c:	06018600 	streq	r8, [r1], -r0, lsl #12
    2790:	000002bb 			; <UNDEFINED> instruction: 0x000002bb
    2794:	3e060187 	adfccd	f0, f6, f7
    2798:	94000003 	strls	r0, [r0], #-3
    279c:	03440601 	movteq	r0, #17921	; 0x4601
    27a0:	01950000 	orrseq	r0, r5, r0
    27a4:	00034a06 	andeq	r4, r3, r6, lsl #20
    27a8:	06019600 	streq	r9, [r1], -r0, lsl #12
    27ac:	00000350 	andeq	r0, r0, r0, asr r3
    27b0:	56060197 			; <UNDEFINED> instruction: 0x56060197
    27b4:	98000003 	stmdals	r0, {r0, r1}
    27b8:	5b030001 	blpl	c27c4 <__etext+0xc0958>
    27bc:	05000002 	streq	r0, [r0, #-2]
    27c0:	000a2d44 	andeq	r2, sl, r4, asr #26
    27c4:	ce040d00 	cdpgt	13, 0, cr0, cr4, cr0, {0}
    27c8:	1500000c 	strne	r0, [r0, #-12]
    27cc:	03c70301 	biceq	r0, r7, #67108864	; 0x4000000
    27d0:	13060000 	movwne	r0, #24576	; 0x6000
    27d4:	00000cc8 	andeq	r0, r0, r8, asr #25
    27d8:	16061416 			; <UNDEFINED> instruction: 0x16061416
    27dc:	00000d54 	andeq	r0, r0, r4, asr sp
    27e0:	0002d717 	andeq	sp, r2, r7, lsl r7
    27e4:	c6200600 	strtgt	r0, [r0], -r0, lsl #12
    27e8:	02000009 	andeq	r0, r0, #9
    27ec:	35170023 	ldrcc	r0, [r7, #-35]	; 0x23
    27f0:	06000004 	streq	r0, [r0], -r4
    27f4:	0009f32a 	andeq	pc, r9, sl, lsr #6
    27f8:	04230200 	strteq	r0, [r3], #-512	; 0x200
    27fc:	0000be17 	andeq	fp, r0, r7, lsl lr
    2800:	bd390600 	ldclt	6, cr0, [r9, #-0]
    2804:	0200000c 	andeq	r0, r0, #12
    2808:	57170823 	ldrpl	r0, [r7, -r3, lsr #16]
    280c:	06000004 	streq	r0, [r0], -r4
    2810:	000cbd48 	andeq	fp, ip, r8, asr #26
    2814:	09230200 	stmdbeq	r3!, {r9}
    2818:	00041317 	andeq	r1, r4, r7, lsl r3
    281c:	22530600 	subscs	r0, r3, #0
    2820:	0200000a 	andeq	r0, r0, #10
    2824:	a4170a23 	ldrge	r0, [r7], #-2595	; 0xa23
    2828:	06000003 	streq	r0, [r0], -r3
    282c:	000a225e 	andeq	r2, sl, lr, asr r2
    2830:	0b230200 	bleq	8c3038 <__etext+0x8c11cc>
    2834:	00028317 	andeq	r8, r2, r7, lsl r3
    2838:	d0680600 	rsble	r0, r8, r0, lsl #12
    283c:	0200000c 	andeq	r0, r0, #12
    2840:	bc170c23 	ldclt	12, cr0, [r7], {35}	; 0x23
    2844:	06000003 	streq	r0, [r0], -r3
    2848:	000cd072 	andeq	sp, ip, r2, ror r0
    284c:	10230200 	eorne	r0, r3, r0, lsl #4
    2850:	04240300 	strteq	r0, [r4], #-768	; 0x300
    2854:	73060000 	movwvc	r0, #24576	; 0x6000
    2858:	00000cdb 	ldrdeq	r0, [r0], -fp
    285c:	12080118 	andne	r0, r8, #6
    2860:	1d010000 	stcne	0, cr0, [r1, #-0]
    2864:	0014c801 	andseq	ip, r4, r1, lsl #16
    2868:	0019a200 	andseq	sl, r9, r0, lsl #4
    286c:	0004a000 	andeq	sl, r4, r0
    2870:	0e1e0100 	mufeqe	f0, f6, f0
    2874:	9a190000 	bls	64287c <__etext+0x640a10>
    2878:	0100000a 	tsteq	r0, sl
    287c:	000d541d 	andeq	r5, sp, sp, lsl r4
    2880:	70910200 	addsvc	r0, r1, r0, lsl #4
    2884:	7262731a 	rsbvc	r7, r2, #1744830464	; 0x68000000
    2888:	e81f0100 	ldmda	pc, {r8}	; <UNPREDICTABLE>
    288c:	01000009 	tsteq	r0, r9
    2890:	11981b54 	orrsne	r1, r8, r4, asr fp
    2894:	1f010000 	svcne	0x00010000
    2898:	000009e8 	andeq	r0, r0, r8, ror #19
    289c:	841b5401 	ldrhi	r5, [fp], #-1025	; 0x401
    28a0:	0100000a 	tsteq	r0, sl
    28a4:	0009f320 	andeq	pc, r9, r0, lsr #6
    28a8:	64910200 	ldrvs	r0, [r1], #512	; 0x200
    28ac:	00057c1b 	andeq	r7, r5, fp, lsl ip
    28b0:	dd210100 	stfles	f0, [r1, #-0]
    28b4:	02000009 	andeq	r0, r0, #9
    28b8:	781a4b91 	ldmdavc	sl, {r0, r4, r7, r8, r9, fp, lr}
    28bc:	dd210100 	stfles	f0, [r1, #-0]
    28c0:	02000009 	andeq	r0, r0, #9
    28c4:	da1b6391 	ble	6db710 <__etext+0x6d98a4>
    28c8:	0100000e 	tsteq	r0, lr
    28cc:	0009c622 	andeq	ip, r9, r2, lsr #12
    28d0:	5c910200 	lfmpl	f0, 4, [r1], {0}
    28d4:	000a5c1b 	andeq	r5, sl, fp, lsl ip
    28d8:	f3230100 	vrhadd.u32	d0, d3, d0
    28dc:	02000009 	andeq	r0, r0, #9
    28e0:	e61b5891 			; <UNDEFINED> instruction: 0xe61b5891
    28e4:	0100000b 	tsteq	r0, fp
    28e8:	000cbd24 	andeq	fp, ip, r4, lsr #26
    28ec:	57910200 	ldrpl	r0, [r1, r0, lsl #4]
    28f0:	000d231b 	andeq	r2, sp, fp, lsl r3
    28f4:	bd250100 	stflts	f0, [r5, #-0]
    28f8:	0200000c 	andeq	r0, r0, #12
    28fc:	141b5691 	ldrne	r5, [fp], #-1681	; 0x691
    2900:	01000011 	tsteq	r0, r1, lsl r0
    2904:	000cd026 	andeq	sp, ip, r6, lsr #32
    2908:	50910200 	addspl	r0, r1, r0, lsl #4
    290c:	000b3a1b 	andeq	r3, fp, fp, lsl sl
    2910:	d0270100 	eorle	r0, r7, r0, lsl #2
    2914:	0200000c 	andeq	r0, r0, #12
    2918:	1c004c91 	stcne	12, cr4, [r0], {145}	; 0x91
    291c:	000a6101 	andeq	r6, sl, r1, lsl #2
    2920:	01dc0100 	bicseq	r0, ip, r0, lsl #2
    2924:	000009fe 	strdeq	r0, [r0], -lr
    2928:	000019a4 	andeq	r1, r0, r4, lsr #19
    292c:	000019d2 	ldrdeq	r1, [r0], -r2
    2930:	000004e4 	andeq	r0, r0, r4, ror #9
    2934:	000e4b01 	andeq	r4, lr, r1, lsl #22
    2938:	0eda1900 	cdpeq	9, 13, cr1, cr10, cr0, {0}
    293c:	dc010000 	stcle	0, cr0, [r1], {-0}
    2940:	000009c6 	andeq	r0, r0, r6, asr #19
    2944:	00749102 	rsbseq	r9, r4, r2, lsl #2
    2948:	0b41011c 	bleq	1042dc0 <__etext+0x1040f54>
    294c:	f7010000 			; <UNDEFINED> instruction: 0xf7010000
    2950:	000a0901 	andeq	r0, sl, r1, lsl #18
    2954:	0019d400 	andseq	sp, r9, r0, lsl #8
    2958:	0019f200 	andseq	pc, r9, r0, lsl #4
    295c:	00051c00 	andeq	r1, r5, r0, lsl #24
    2960:	0e780100 	rpweqe	f0, f0, f0
    2964:	da190000 	ble	64296c <__etext+0x640b00>
    2968:	0100000e 	tsteq	r0, lr
    296c:	0009c6f7 	strdeq	ip, [r9], -r7
    2970:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    2974:	cc011d00 	stcgt	13, cr1, [r1], {-0}
    2978:	0100000c 	tsteq	r0, ip
    297c:	f401010f 	vst4.8	{d0,d2,d4,d6}, [r1]
    2980:	20000019 	andcs	r0, r0, r9, lsl r0
    2984:	5400001a 	strpl	r0, [r0], #-26
    2988:	01000005 	tsteq	r0, r5
    298c:	00000eb1 			; <UNDEFINED> instruction: 0x00000eb1
    2990:	000eda1e 	andeq	sp, lr, lr, lsl sl
    2994:	010f0100 	mrseq	r0, (UNDEF: 31)
    2998:	000009c6 	andeq	r0, r0, r6, asr #19
    299c:	1f749102 	svcne	0x00749102
    29a0:	01006863 	tsteq	r0, r3, ror #16
    29a4:	09fe010f 	ldmibeq	lr!, {r0, r1, r2, r3, r8}^
    29a8:	91020000 	mrsls	r0, (UNDEF: 2)
    29ac:	01200073 	teqeq	r0, r3, ror r0
    29b0:	00000bc8 	andeq	r0, r0, r8, asr #23
    29b4:	01012c01 	tsteq	r1, r1, lsl #24
    29b8:	00001a20 	andeq	r1, r0, r0, lsr #20
    29bc:	00001a66 	andeq	r1, r0, r6, ror #20
    29c0:	0000058c 	andeq	r0, r0, ip, lsl #11
    29c4:	000ef901 	andeq	pc, lr, r1, lsl #18
    29c8:	0eda1e00 	cdpeq	14, 13, cr1, cr10, cr0, {0}
    29cc:	2c010000 	stccs	0, cr0, [r1], {-0}
    29d0:	0009c601 	andeq	ip, r9, r1, lsl #12
    29d4:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    29d8:	0068631f 	rsbeq	r6, r8, pc, lsl r3
    29dc:	f9012c01 			; <UNDEFINED> instruction: 0xf9012c01
    29e0:	0200000e 	andeq	r0, r0, #14
    29e4:	6c1f7091 	ldcvs	0, cr7, [pc], {145}	; 0x91
    29e8:	01006e65 	tsteq	r0, r5, ror #28
    29ec:	0a09012c 	beq	242ea4 <__etext+0x241038>
    29f0:	91020000 	mrsls	r0, (UNDEF: 2)
    29f4:	040d006c 	streq	r0, [sp], #-108	; 0x6c
    29f8:	00000eff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    29fc:	eb080102 	bl	202e0c <__etext+0x200fa0>
    2a00:	20000002 	andcs	r0, r0, r2
    2a04:	000c5801 	andeq	r5, ip, r1, lsl #16
    2a08:	01400100 	mrseq	r0, (UNDEF: 80)
    2a0c:	001a6801 	andseq	r6, sl, r1, lsl #16
    2a10:	001b0e00 	andseq	r0, fp, r0, lsl #28
    2a14:	0005c400 	andeq	ip, r5, r0, lsl #8
    2a18:	0f310100 	svceq	0x00310100
    2a1c:	9a1e0000 	bls	782a24 <__etext+0x780bb8>
    2a20:	0100000a 	tsteq	r0, sl
    2a24:	0d540140 	ldfeqe	f0, [r4, #-256]	; 0xffffff00
    2a28:	91020000 	mrsls	r0, (UNDEF: 2)
    2a2c:	01200070 	teqeq	r0, r0, ror r0
    2a30:	00000e3d 	andeq	r0, r0, sp, lsr lr
    2a34:	01016801 	tsteq	r1, r1, lsl #16
    2a38:	00001b10 	andeq	r1, r0, r0, lsl fp
    2a3c:	00001bb6 			; <UNDEFINED> instruction: 0x00001bb6
    2a40:	000005fc 	strdeq	r0, [r0], -ip
    2a44:	000f5c01 	andeq	r5, pc, r1, lsl #24
    2a48:	0a9a1e00 	beq	fe68a250 <__StackLimit+0xde68a250>
    2a4c:	68010000 	stmdavs	r1, {}	; <UNPREDICTABLE>
    2a50:	000d5401 	andeq	r5, sp, r1, lsl #8
    2a54:	70910200 	addsvc	r0, r1, r0, lsl #4
    2a58:	e2012100 	and	r2, r1, #0
    2a5c:	01000011 	tsteq	r0, r1, lsl r0
    2a60:	b801017b 	stmdalt	r1, {r0, r1, r3, r4, r5, r6, r8}
    2a64:	2600001b 			; <UNDEFINED> instruction: 0x2600001b
    2a68:	3400001c 	strcc	r0, [r0], #-28
    2a6c:	01000006 	tsteq	r0, r6
    2a70:	0d2a0121 	stfeqs	f0, [sl, #-132]!	; 0xffffff7c
    2a74:	8b010000 	blhi	42a7c <__etext+0x40c10>
    2a78:	1c280101 	stfnes	f0, [r8], #-4
    2a7c:	1c960000 	ldcne	0, cr0, [r6], {0}
    2a80:	06600000 	strbteq	r0, [r0], -r0
    2a84:	21010000 	mrscs	r0, (UNDEF: 1)
    2a88:	000de501 	andeq	lr, sp, r1, lsl #10
    2a8c:	019b0100 	orrseq	r0, fp, r0, lsl #2
    2a90:	001c9801 	andseq	r9, ip, r1, lsl #16
    2a94:	001d0600 	andseq	r0, sp, r0, lsl #12
    2a98:	00068c00 	andeq	r8, r6, r0, lsl #24
    2a9c:	01210100 	teqeq	r1, r0, lsl #2
    2aa0:	00001177 	andeq	r1, r0, r7, ror r1
    2aa4:	0101aa01 	tsteq	r1, r1, lsl #20
    2aa8:	00001d08 	andeq	r1, r0, r8, lsl #26
    2aac:	00001d76 	andeq	r1, r0, r6, ror sp
    2ab0:	000006b8 			; <UNDEFINED> instruction: 0x000006b8
    2ab4:	de012101 	adfles	f2, f1, f1
    2ab8:	0100000c 	tsteq	r0, ip
    2abc:	780101b9 	stmdavc	r1, {r0, r3, r4, r5, r7, r8}
    2ac0:	e600001d 			; <UNDEFINED> instruction: 0xe600001d
    2ac4:	e400001d 	str	r0, [r0], #-29
    2ac8:	01000006 	tsteq	r0, r6
    2acc:	10560121 	subsne	r0, r6, r1, lsr #2
    2ad0:	c8010000 	stmdagt	r1, {}	; <UNPREDICTABLE>
    2ad4:	1de80101 	stfnee	f0, [r8, #4]!
    2ad8:	1e560000 	cdpne	0, 5, cr0, cr6, cr0, {0}
    2adc:	07100000 	ldreq	r0, [r0, -r0]
    2ae0:	22010000 	andcs	r0, r1, #0
    2ae4:	000006e7 	andeq	r0, r0, r7, ror #13
    2ae8:	09f31f07 	ldmibeq	r3!, {r0, r1, r2, r8, r9, sl, fp, ip}^
    2aec:	01010000 	mrseq	r0, (UNDEF: 1)
    2af0:	00066522 	andeq	r6, r6, r2, lsr #10
    2af4:	f3200700 	vabd.u32	d0, d0, d0
    2af8:	01000009 	tsteq	r0, r9
    2afc:	0cd00701 	ldcleq	7, cr0, [r0], {1}
    2b00:	10100000 	andsne	r0, r0, r0
    2b04:	a0080000 	andge	r0, r8, r0
    2b08:	05000003 	streq	r0, [r0, #-3]
    2b0c:	11322300 	teqne	r2, r0, lsl #6
    2b10:	0c010000 	stceq	0, cr0, [r1], {-0}
    2b14:	00001000 	andeq	r1, r0, r0
    2b18:	54030501 	strpl	r0, [r3], #-1281	; 0x501
    2b1c:	231fff00 	tstcs	pc, #0
    2b20:	00000ee0 	andeq	r0, r0, r0, ror #29
    2b24:	10000e01 	andne	r0, r0, r1, lsl #28
    2b28:	05010000 	streq	r0, [r1, #-0]
    2b2c:	ff003c03 			; <UNDEFINED> instruction: 0xff003c03
    2b30:	Address 0x00002b30 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0x101
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10011201 	andne	r1, r1, r1, lsl #4
  10:	02000006 	andeq	r0, r0, #6
  14:	0b0b0024 	bleq	2c00ac <__etext+0x2be240>
  18:	0e030b3e 	vmoveq.16	d3[0], r0
  1c:	16030000 	strne	r0, [r3], -r0
  20:	3a0e0300 	bcc	380c28 <__etext+0x37edbc>
  24:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  28:	04000013 	streq	r0, [r0], #-19
  2c:	0b0b0024 	bleq	2c00c4 <__etext+0x2be258>
  30:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  34:	01050000 	mrseq	r0, (UNDEF: 5)
  38:	01134901 	tsteq	r3, r1, lsl #18
  3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  40:	13490021 	movtne	r0, #36897	; 0x9021
  44:	00000b2f 	andeq	r0, r0, pc, lsr #22
  48:	0b011707 	bleq	45c6c <__etext+0x43e00>
  4c:	3b0b3a0b 	blcc	2ce880 <__etext+0x2cca14>
  50:	00130105 	andseq	r0, r3, r5, lsl #2
  54:	000d0800 	andeq	r0, sp, r0, lsl #16
  58:	0b3a0e03 	bleq	e8386c <__etext+0xe81a00>
  5c:	1349053b 	movtne	r0, #38203	; 0x953b
  60:	13090000 	movwne	r0, #36864	; 0x9000
  64:	0b0e0301 	bleq	380c70 <__etext+0x37ee04>
  68:	3b0b3a0b 	blcc	2ce89c <__etext+0x2cca30>
  6c:	00130105 	andseq	r0, r3, r5, lsl #2
  70:	000d0a00 	andeq	r0, sp, r0, lsl #20
  74:	0b3a0803 	bleq	e82088 <__etext+0xe8021c>
  78:	1349053b 	movtne	r0, #38203	; 0x953b
  7c:	00000a38 	andeq	r0, r0, r8, lsr sl
  80:	03000d0b 	movweq	r0, #3339	; 0xd0b
  84:	3b0b3a0e 	blcc	2ce8c4 <__etext+0x2cca58>
  88:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
  8c:	0c00000a 	stceq	0, cr0, [r0], {10}
  90:	1349000d 	movtne	r0, #36877	; 0x900d
  94:	00000a38 	andeq	r0, r0, r8, lsr sl
  98:	0300160d 	movweq	r1, #1549	; 0x60d
  9c:	3b0b3a0e 	blcc	2ce8dc <__etext+0x2cca70>
  a0:	00134905 	andseq	r4, r3, r5, lsl #18
  a4:	000f0e00 	andeq	r0, pc, r0, lsl #28
  a8:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  ac:	350f0000 	strcc	r0, [pc, #-0]	; b4 <__vector_table+0xb4>
  b0:	00134900 	andseq	r4, r3, r0, lsl #18
  b4:	01041000 	mrseq	r1, (UNDEF: 4)
  b8:	0b0b0e03 	bleq	2c38cc <__etext+0x2c1a60>
  bc:	0b3b0b3a 	bleq	ec2dac <__etext+0xec0f40>
  c0:	00001301 	andeq	r1, r0, r1, lsl #6
  c4:	03002811 	movweq	r2, #2065	; 0x811
  c8:	000d1c0e 	andeq	r1, sp, lr, lsl #24
  cc:	00151200 	andseq	r1, r5, r0, lsl #4
  d0:	00000c27 	andeq	r0, r0, r7, lsr #24
  d4:	0b011313 	bleq	44d28 <__etext+0x42ebc>
  d8:	3b0b3a0b 	blcc	2ce90c <__etext+0x2ccaa0>
  dc:	0013010b 	andseq	r0, r3, fp, lsl #2
  e0:	000d1400 	andeq	r1, sp, r0, lsl #8
  e4:	0b3a0e03 	bleq	e838f8 <__etext+0xe81a8c>
  e8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
  ec:	00000a38 	andeq	r0, r0, r8, lsr sl
  f0:	3f012e15 	svccc	0x00012e15
  f4:	3a0e030c 	bcc	380d2c <__etext+0x37eec0>
  f8:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
  fc:	1113490c 	tstne	r3, ip, lsl #18
 100:	40011201 	andmi	r1, r1, r1, lsl #4
 104:	0c429606 	mcrreq	6, 0, r9, r2, cr6
 108:	00001301 	andeq	r1, r0, r1, lsl #6
 10c:	03003416 	movweq	r3, #1046	; 0x416
 110:	3b0b3a0e 	blcc	2ce950 <__etext+0x2ccae4>
 114:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 118:	1700000a 	strne	r0, [r0, -sl]
 11c:	0c3f002e 	ldceq	0, cr0, [pc], #-184	; 6c <__vector_table+0x6c>
 120:	0b3a0e03 	bleq	e83934 <__etext+0xe81ac8>
 124:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
 128:	01120111 	tsteq	r2, r1, lsl r1
 12c:	42960640 	addsmi	r0, r6, #67108864	; 0x4000000
 130:	1800000c 	stmdane	r0, {r2, r3}
 134:	0c3f012e 	ldfeqs	f0, [pc], #-184	; 84 <__vector_table+0x84>
 138:	0b3a0e03 	bleq	e8394c <__etext+0xe81ae0>
 13c:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
 140:	01120111 	tsteq	r2, r1, lsl r1
 144:	42970640 	addsmi	r0, r7, #67108864	; 0x4000000
 148:	0013010c 	andseq	r0, r3, ip, lsl #2
 14c:	00341900 	eorseq	r1, r4, r0, lsl #18
 150:	0b3a0803 	bleq	e82164 <__etext+0xe802f8>
 154:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 158:	00000a02 	andeq	r0, r0, r2, lsl #20
 15c:	0300341a 	movweq	r3, #1050	; 0x41a
 160:	3b0b3a0e 	blcc	2ce9a0 <__etext+0x2ccb34>
 164:	3f13490b 	svccc	0x0013490b
 168:	000a020c 	andeq	r0, sl, ip, lsl #4
 16c:	11010000 	mrsne	r0, (UNDEF: 1)
 170:	130e2501 	movwne	r2, #58625	; 0xe501
 174:	1b0e030b 	blne	380da8 <__etext+0x37ef3c>
 178:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
 17c:	00061001 	andeq	r1, r6, r1
 180:	002e0200 	eoreq	r0, lr, r0, lsl #4
 184:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
 188:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
 18c:	01110c27 	tsteq	r1, r7, lsr #24
 190:	06400112 			; <UNDEFINED> instruction: 0x06400112
 194:	000c4297 	muleq	ip, r7, r2
 198:	012e0300 	teqeq	lr, r0, lsl #6
 19c:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
 1a0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
 1a4:	01110c27 	tsteq	r1, r7, lsr #24
 1a8:	06400112 			; <UNDEFINED> instruction: 0x06400112
 1ac:	010c4296 			; <UNDEFINED> instruction: 0x010c4296
 1b0:	04000013 	streq	r0, [r0], #-19
 1b4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 1b8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
 1bc:	0a021349 	beq	84ee8 <__etext+0x8307c>
 1c0:	0f050000 	svceq	0x00050000
 1c4:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
 1c8:	06000013 			; <UNDEFINED> instruction: 0x06000013
 1cc:	0b0b0024 	bleq	2c0264 <__etext+0x2be3f8>
 1d0:	0e030b3e 	vmoveq.16	d3[0], r0
 1d4:	34070000 	strcc	r0, [r7], #-0
 1d8:	3a0e0300 	bcc	380de0 <__etext+0x37ef74>
 1dc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 1e0:	3c0c3f13 	stccc	15, cr3, [ip], {19}
 1e4:	0800000c 	stmdaeq	r0, {r2, r3}
 1e8:	13490101 	movtne	r0, #37121	; 0x9101
 1ec:	00001301 	andeq	r1, r0, r1, lsl #6
 1f0:	49002109 	stmdbmi	r0, {r0, r3, r8, sp}
 1f4:	00052f13 	andeq	r2, r5, r3, lsl pc
 1f8:	00150a00 	andseq	r0, r5, r0, lsl #20
 1fc:	00000c27 	andeq	r0, r0, r7, lsr #24
 200:	0300340b 	movweq	r3, #1035	; 0x40b
 204:	3b0b3a0e 	blcc	2cea44 <__etext+0x2ccbd8>
 208:	3f13490b 	svccc	0x0013490b
 20c:	000a020c 	andeq	r0, sl, ip, lsl #4
 210:	00260c00 	eoreq	r0, r6, r0, lsl #24
 214:	00001349 	andeq	r1, r0, r9, asr #6
 218:	01110100 	tsteq	r1, r0, lsl #2
 21c:	0b130e25 	bleq	4c3ab8 <__etext+0x4c1c4c>
 220:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
 224:	01120111 	tsteq	r2, r1, lsl r1
 228:	00000610 	andeq	r0, r0, r0, lsl r6
 22c:	0b002402 	bleq	923c <__etext+0x73d0>
 230:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
 234:	0300000e 	movweq	r0, #14
 238:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
 23c:	0b3b0b3a 	bleq	ec2f2c <__etext+0xec10c0>
 240:	00001349 	andeq	r1, r0, r9, asr #6
 244:	0b002404 	bleq	925c <__etext+0x73f0>
 248:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
 24c:	05000008 	streq	r0, [r0, #-8]
 250:	13490101 	movtne	r0, #37121	; 0x9101
 254:	00001301 	andeq	r1, r0, r1, lsl #6
 258:	49002106 	stmdbmi	r0, {r1, r2, r8, sp}
 25c:	000b2f13 	andeq	r2, fp, r3, lsl pc
 260:	01130700 	tsteq	r3, r0, lsl #14
 264:	0b0b0e03 	bleq	2c3a78 <__etext+0x2c1c0c>
 268:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
 26c:	00001301 	andeq	r1, r0, r1, lsl #6
 270:	03000d08 	movweq	r0, #3336	; 0xd08
 274:	3b0b3a08 	blcc	2cea9c <__etext+0x2ccc30>
 278:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
 27c:	0900000a 	stmdbeq	r0, {r1, r3}
 280:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
 284:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
 288:	0a381349 	beq	e04fb4 <__etext+0xe03148>
 28c:	160a0000 	strne	r0, [sl], -r0
 290:	3a0e0300 	bcc	380e98 <__etext+0x37f02c>
 294:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 298:	0b000013 	bleq	2ec <__vector_table+0x2ec>
 29c:	0b0b000f 	bleq	2c02e0 <__etext+0x2be474>
 2a0:	00001349 	andeq	r1, r0, r9, asr #6
 2a4:	4900350c 	stmdbmi	r0, {r2, r3, r8, sl, ip, sp}
 2a8:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
 2ac:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
 2b0:	0b3a050b 	bleq	e816e4 <__etext+0xe7f878>
 2b4:	1301053b 	movwne	r0, #5435	; 0x153b
 2b8:	210e0000 	mrscs	r0, (UNDEF: 14)
 2bc:	2f134900 	svccs	0x00134900
 2c0:	0f000005 	svceq	0x00000005
 2c4:	0e030104 	adfeqs	f0, f3, f4
 2c8:	0b3a0b0b 	bleq	e82efc <__etext+0xe81090>
 2cc:	13010b3b 	movwne	r0, #6971	; 0x1b3b
 2d0:	28100000 	ldmdacs	r0, {}	; <UNPREDICTABLE>
 2d4:	1c0e0300 	stcne	3, cr0, [lr], {-0}
 2d8:	1100000d 	tstne	r0, sp
 2dc:	0c3f002e 	ldceq	0, cr0, [pc], #-184	; 22c <__vector_table+0x22c>
 2e0:	0b3a0e03 	bleq	e83af4 <__etext+0xe81c88>
 2e4:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
 2e8:	01120111 	tsteq	r2, r1, lsl r1
 2ec:	42960640 	addsmi	r0, r6, #67108864	; 0x4000000
 2f0:	1200000c 	andne	r0, r0, #12
 2f4:	0c3f012e 	ldfeqs	f0, [pc], #-184	; 244 <__vector_table+0x244>
 2f8:	0b3a0e03 	bleq	e83b0c <__etext+0xe81ca0>
 2fc:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
 300:	01120111 	tsteq	r2, r1, lsl r1
 304:	42970640 	addsmi	r0, r7, #67108864	; 0x4000000
 308:	0013010c 	andseq	r0, r3, ip, lsl #2
 30c:	00341300 	eorseq	r1, r4, r0, lsl #6
 310:	0b3a0e03 	bleq	e83b24 <__etext+0xe81cb8>
 314:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 318:	00000a02 	andeq	r0, r0, r2, lsl #20
 31c:	03000514 	movweq	r0, #1300	; 0x514
 320:	3b0b3a08 	blcc	2ceb48 <__etext+0x2cccdc>
 324:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 328:	1500000a 	strne	r0, [r0, #-10]
 32c:	08030034 	stmdaeq	r3, {r2, r4, r5}
 330:	0b3b0b3a 	bleq	ec3020 <__etext+0xec11b4>
 334:	0a021349 	beq	85060 <__etext+0x831f4>
 338:	34160000 	ldrcc	r0, [r6], #-0
 33c:	3a0e0300 	bcc	380f44 <__etext+0x37f0d8>
 340:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 344:	020c3f13 	andeq	r3, ip, #76	; 0x4c
 348:	1700000a 	strne	r0, [r0, -sl]
 34c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 350:	0b3b0b3a 	bleq	ec3040 <__etext+0xec11d4>
 354:	0c3f1349 	ldceq	3, cr1, [pc], #-292	; 238 <__vector_table+0x238>
 358:	00000c3c 	andeq	r0, r0, ip, lsr ip
 35c:	01110100 	tsteq	r1, r0, lsl #2
 360:	0b130e25 	bleq	4c3bfc <__etext+0x4c1d90>
 364:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
 368:	01120111 	tsteq	r2, r1, lsl r1
 36c:	00000610 	andeq	r0, r0, r0, lsl r6
 370:	0b002402 	bleq	9380 <__etext+0x7514>
 374:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
 378:	0300000e 	movweq	r0, #14
 37c:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
 380:	0b3b0b3a 	bleq	ec3070 <__etext+0xec1204>
 384:	00001349 	andeq	r1, r0, r9, asr #6
 388:	0b002404 	bleq	93a0 <__etext+0x7534>
 38c:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
 390:	05000008 	streq	r0, [r0, #-8]
 394:	13490101 	movtne	r0, #37121	; 0x9101
 398:	00001301 	andeq	r1, r0, r1, lsl #6
 39c:	49002106 	stmdbmi	r0, {r1, r2, r8, sp}
 3a0:	000b2f13 	andeq	r2, fp, r3, lsl pc
 3a4:	01130700 	tsteq	r3, r0, lsl #14
 3a8:	0b0b0e03 	bleq	2c3bbc <__etext+0x2c1d50>
 3ac:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
 3b0:	00001301 	andeq	r1, r0, r1, lsl #6
 3b4:	03000d08 	movweq	r0, #3336	; 0xd08
 3b8:	3b0b3a0e 	blcc	2cebf8 <__etext+0x2ccd8c>
 3bc:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
 3c0:	0900000a 	stmdbeq	r0, {r1, r3}
 3c4:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
 3c8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
 3cc:	00001349 	andeq	r1, r0, r9, asr #6
 3d0:	0b000f0a 	bleq	4000 <__etext+0x2194>
 3d4:	0013490b 	andseq	r4, r3, fp, lsl #18
 3d8:	00350b00 	eorseq	r0, r5, r0, lsl #22
 3dc:	00001349 	andeq	r1, r0, r9, asr #6
 3e0:	03000d0c 	movweq	r0, #3340	; 0xd0c
 3e4:	3b0b3a08 	blcc	2cec0c <__etext+0x2ccda0>
 3e8:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
 3ec:	0d00000a 	stceq	0, cr0, [r0, #-40]	; 0xffffffd8
 3f0:	0c270015 	stceq	0, cr0, [r7], #-84	; 0xffffffac
 3f4:	130e0000 	movwne	r0, #57344	; 0xe000
 3f8:	3a0b0b01 	bcc	2c3004 <__etext+0x2c1198>
 3fc:	010b3b0b 	tsteq	fp, fp, lsl #22
 400:	0f000013 	svceq	0x00000013
 404:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
 408:	0b3b0b3a 	bleq	ec30f8 <__etext+0xec128c>
 40c:	0a381349 	beq	e05138 <__etext+0xe032cc>
 410:	2e100000 	cdpcs	0, 1, cr0, cr0, cr0, {0}
 414:	030c3f01 	movweq	r3, #52993	; 0xcf01
 418:	3b0b3a0e 	blcc	2cec58 <__etext+0x2ccdec>
 41c:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
 420:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
 424:	97064001 	strls	r4, [r6, -r1]
 428:	13010c42 	movwne	r0, #7234	; 0x1c42
 42c:	05110000 	ldreq	r0, [r1, #-0]
 430:	3a0e0300 	bcc	381038 <__etext+0x37f1cc>
 434:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 438:	000a0213 	andeq	r0, sl, r3, lsl r2
 43c:	00341200 	eorseq	r1, r4, r0, lsl #4
 440:	0b3a0803 	bleq	e82454 <__etext+0xe805e8>
 444:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 448:	00000a02 	andeq	r0, r0, r2, lsl #20
 44c:	03003413 	movweq	r3, #1043	; 0x413
 450:	3b0b3a0e 	blcc	2cec90 <__etext+0x2cce24>
 454:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 458:	1400000a 	strne	r0, [r0], #-10
 45c:	0c3f012e 	ldfeqs	f0, [pc], #-184	; 3ac <__vector_table+0x3ac>
 460:	0b3a0e03 	bleq	e83c74 <__etext+0xe81e08>
 464:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
 468:	01111349 	tsteq	r1, r9, asr #6
 46c:	06400112 			; <UNDEFINED> instruction: 0x06400112
 470:	010c4296 			; <UNDEFINED> instruction: 0x010c4296
 474:	15000013 	strne	r0, [r0, #-19]
 478:	0c3f012e 	ldfeqs	f0, [pc], #-184	; 3c8 <__vector_table+0x3c8>
 47c:	0b3a0e03 	bleq	e83c90 <__etext+0xe81e24>
 480:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
 484:	01120111 	tsteq	r2, r1, lsl r1
 488:	42970640 	addsmi	r0, r7, #67108864	; 0x4000000
 48c:	0013010c 	andseq	r0, r3, ip, lsl #2
 490:	00051600 	andeq	r1, r5, r0, lsl #12
 494:	0b3a0803 	bleq	e824a8 <__etext+0xe8063c>
 498:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 49c:	00000a02 	andeq	r0, r0, r2, lsl #20
 4a0:	3f002e17 	svccc	0x00002e17
 4a4:	3a0e030c 	bcc	3810dc <__etext+0x37f270>
 4a8:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 4ac:	1201110c 	andne	r1, r1, #3
 4b0:	96064001 	strls	r4, [r6], -r1
 4b4:	00000c42 	andeq	r0, r0, r2, asr #24
 4b8:	03003418 	movweq	r3, #1048	; 0x418
 4bc:	3b0b3a0e 	blcc	2cecfc <__etext+0x2cce90>
 4c0:	3f13490b 	svccc	0x0013490b
 4c4:	000a020c 	andeq	r0, sl, ip, lsl #4
 4c8:	11010000 	mrsne	r0, (UNDEF: 1)
 4cc:	130e2501 	movwne	r2, #58625	; 0xe501
 4d0:	1b0e030b 	blne	381104 <__etext+0x37f298>
 4d4:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
 4d8:	00061001 	andeq	r1, r6, r1
 4dc:	00240200 	eoreq	r0, r4, r0, lsl #4
 4e0:	0b3e0b0b 	bleq	f83114 <__etext+0xf812a8>
 4e4:	00000e03 	andeq	r0, r0, r3, lsl #28
 4e8:	03001603 	movweq	r1, #1539	; 0x603
 4ec:	3b0b3a0e 	blcc	2ced2c <__etext+0x2ccec0>
 4f0:	0013490b 	andseq	r4, r3, fp, lsl #18
 4f4:	00240400 	eoreq	r0, r4, r0, lsl #8
 4f8:	0b3e0b0b 	bleq	f8312c <__etext+0xf812c0>
 4fc:	00000803 	andeq	r0, r0, r3, lsl #16
 500:	49010105 	stmdbmi	r1, {r0, r2, r8}
 504:	00130113 	andseq	r0, r3, r3, lsl r1
 508:	00210600 	eoreq	r0, r1, r0, lsl #12
 50c:	0b2f1349 	bleq	bc5238 <__etext+0xbc33cc>
 510:	13070000 	movwne	r0, #28672	; 0x7000
 514:	3a0b0b01 	bcc	2c3120 <__etext+0x2c12b4>
 518:	01053b0b 	tsteq	r5, fp, lsl #22
 51c:	08000013 	stmdaeq	r0, {r0, r1, r4}
 520:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
 524:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
 528:	0a381349 	beq	e05254 <__etext+0xe033e8>
 52c:	13090000 	movwne	r0, #36864	; 0x9000
 530:	0b0e0301 	bleq	38113c <__etext+0x37f2d0>
 534:	3b0b3a05 	blcc	2ced50 <__etext+0x2ccee4>
 538:	00130105 	andseq	r0, r3, r5, lsl #2
 53c:	000d0a00 	andeq	r0, sp, r0, lsl #20
 540:	0b3a0803 	bleq	e82554 <__etext+0xe806e8>
 544:	1349053b 	movtne	r0, #38203	; 0x953b
 548:	00000a38 	andeq	r0, r0, r8, lsr sl
 54c:	0300160b 	movweq	r1, #1547	; 0x60b
 550:	3b0b3a0e 	blcc	2ced90 <__etext+0x2ccf24>
 554:	00134905 	andseq	r4, r3, r5, lsl #18
 558:	000f0c00 	andeq	r0, pc, r0, lsl #24
 55c:	13490b0b 	movtne	r0, #39691	; 0x9b0b
 560:	350d0000 	strcc	r0, [sp, #-0]
 564:	00134900 	andseq	r4, r3, r0, lsl #18
 568:	01130e00 	tsteq	r3, r0, lsl #28
 56c:	0b0b0e03 	bleq	2c3d80 <__etext+0x2c1f14>
 570:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
 574:	00001301 	andeq	r1, r0, r1, lsl #6
 578:	4900210f 	stmdbmi	r0, {r0, r1, r2, r3, r8, sp}
 57c:	00052f13 	andeq	r2, r5, r3, lsl pc
 580:	01041000 	mrseq	r1, (UNDEF: 4)
 584:	0b0b0e03 	bleq	2c3d98 <__etext+0x2c1f2c>
 588:	0b3b0b3a 	bleq	ec3278 <__etext+0xec140c>
 58c:	00001301 	andeq	r1, r0, r1, lsl #6
 590:	03002811 	movweq	r2, #2065	; 0x811
 594:	000d1c0e 	andeq	r1, sp, lr, lsl #24
 598:	012e1200 	teqeq	lr, r0, lsl #4
 59c:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
 5a0:	0b3b0b3a 	bleq	ec3290 <__etext+0xec1424>
 5a4:	13490c27 	movtne	r0, #39975	; 0x9c27
 5a8:	01120111 	tsteq	r2, r1, lsl r1
 5ac:	42960640 	addsmi	r0, r6, #67108864	; 0x4000000
 5b0:	0013010c 	andseq	r0, r3, ip, lsl #2
 5b4:	00051300 	andeq	r1, r5, r0, lsl #6
 5b8:	0b3a0e03 	bleq	e83dcc <__etext+0xe81f60>
 5bc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 5c0:	00000a02 	andeq	r0, r0, r2, lsl #20
 5c4:	03003414 	movweq	r3, #1044	; 0x414
 5c8:	3b0b3a0e 	blcc	2cee08 <__etext+0x2ccf9c>
 5cc:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 5d0:	1500000a 	strne	r0, [r0, #-10]
 5d4:	0c3f012e 	ldfeqs	f0, [pc], #-184	; 524 <__vector_table+0x524>
 5d8:	0b3a0e03 	bleq	e83dec <__etext+0xe81f80>
 5dc:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
 5e0:	01120111 	tsteq	r2, r1, lsl r1
 5e4:	42970640 	addsmi	r0, r7, #67108864	; 0x4000000
 5e8:	0013010c 	andseq	r0, r3, ip, lsl #2
 5ec:	00341600 	eorseq	r1, r4, r0, lsl #12
 5f0:	0b3a0803 	bleq	e82604 <__etext+0xe80798>
 5f4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 5f8:	00000a02 	andeq	r0, r0, r2, lsl #20
 5fc:	03003417 	movweq	r3, #1047	; 0x417
 600:	3b0b3a0e 	blcc	2cee40 <__etext+0x2ccfd4>
 604:	3f13490b 	svccc	0x0013490b
 608:	000a020c 	andeq	r0, sl, ip, lsl #4
 60c:	11010000 	mrsne	r0, (UNDEF: 1)
 610:	130e2501 	movwne	r2, #58625	; 0xe501
 614:	1b0e030b 	blne	381248 <__etext+0x37f3dc>
 618:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
 61c:	00061001 	andeq	r1, r6, r1
 620:	00240200 	eoreq	r0, r4, r0, lsl #4
 624:	0b3e0b0b 	bleq	f83258 <__etext+0xf813ec>
 628:	00000e03 	andeq	r0, r0, r3, lsl #28
 62c:	03001603 	movweq	r1, #1539	; 0x603
 630:	3b0b3a0e 	blcc	2cee70 <__etext+0x2cd004>
 634:	0013490b 	andseq	r4, r3, fp, lsl #18
 638:	00240400 	eoreq	r0, r4, r0, lsl #8
 63c:	0b3e0b0b 	bleq	f83270 <__etext+0xf81404>
 640:	00000803 	andeq	r0, r0, r3, lsl #16
 644:	0b010405 	bleq	41660 <__etext+0x3f7f4>
 648:	3b0b3a0b 	blcc	2cee7c <__etext+0x2cd010>
 64c:	0013010b 	andseq	r0, r3, fp, lsl #2
 650:	00280600 	eoreq	r0, r8, r0, lsl #12
 654:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
 658:	01070000 	mrseq	r0, (UNDEF: 7)
 65c:	01134901 	tsteq	r3, r1, lsl #18
 660:	08000013 	stmdaeq	r0, {r0, r1, r4}
 664:	13490021 	movtne	r0, #36897	; 0x9021
 668:	00000b2f 	andeq	r0, r0, pc, lsr #22
 66c:	03011309 	movweq	r1, #4873	; 0x1309
 670:	3a0b0b0e 	bcc	2c32b0 <__etext+0x2c1444>
 674:	01053b0b 	tsteq	r5, fp, lsl #22
 678:	0a000013 	beq	6cc <__vector_table+0x6cc>
 67c:	0803000d 	stmdaeq	r3, {r0, r2, r3}
 680:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
 684:	0a381349 	beq	e053b0 <__etext+0xe03544>
 688:	0d0b0000 	stceq	0, cr0, [fp, #-0]
 68c:	3a0e0300 	bcc	381294 <__etext+0x37f428>
 690:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 694:	000a3813 	andeq	r3, sl, r3, lsl r8
 698:	00160c00 	andseq	r0, r6, r0, lsl #24
 69c:	0b3a0e03 	bleq	e83eb0 <__etext+0xe82044>
 6a0:	1349053b 	movtne	r0, #38203	; 0x953b
 6a4:	0f0d0000 	svceq	0x000d0000
 6a8:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
 6ac:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
 6b0:	13490035 	movtne	r0, #36917	; 0x9035
 6b4:	130f0000 	movwne	r0, #61440	; 0xf000
 6b8:	0b0e0301 	bleq	3812c4 <__etext+0x37f458>
 6bc:	3b0b3a05 	blcc	2ceed8 <__etext+0x2cd06c>
 6c0:	00130105 	andseq	r0, r3, r5, lsl #2
 6c4:	00211000 	eoreq	r1, r1, r0
 6c8:	052f1349 	streq	r1, [pc, #-841]!	; 387 <__vector_table+0x387>
 6cc:	17110000 	ldrne	r0, [r1, -r0]
 6d0:	3a0b0b01 	bcc	2c32dc <__etext+0x2c1470>
 6d4:	01053b0b 	tsteq	r5, fp, lsl #22
 6d8:	12000013 	andne	r0, r0, #19
 6dc:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
 6e0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
 6e4:	00001349 	andeq	r1, r0, r9, asr #6
 6e8:	49000d13 	stmdbmi	r0, {r0, r1, r4, r8, sl, fp}
 6ec:	000a3813 	andeq	r3, sl, r3, lsl r8
 6f0:	01041400 	tsteq	r4, r0, lsl #8
 6f4:	0b0b0e03 	bleq	2c3f08 <__etext+0x2c209c>
 6f8:	0b3b0b3a 	bleq	ec33e8 <__etext+0xec157c>
 6fc:	00001301 	andeq	r1, r0, r1, lsl #6
 700:	27001515 	smladcs	r0, r5, r5, r1
 704:	1600000c 	strne	r0, [r0], -ip
 708:	0b0b0113 	bleq	2c0b5c <__etext+0x2becf0>
 70c:	0b3b0b3a 	bleq	ec33fc <__etext+0xec1590>
 710:	00001301 	andeq	r1, r0, r1, lsl #6
 714:	03000d17 	movweq	r0, #3351	; 0xd17
 718:	3b0b3a0e 	blcc	2cef58 <__etext+0x2cd0ec>
 71c:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
 720:	1800000a 	stmdane	r0, {r1, r3}
 724:	0c3f012e 	ldfeqs	f0, [pc], #-184	; 674 <__vector_table+0x674>
 728:	0b3a0e03 	bleq	e83f3c <__etext+0xe820d0>
 72c:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
 730:	01120111 	tsteq	r2, r1, lsl r1
 734:	42970640 	addsmi	r0, r7, #67108864	; 0x4000000
 738:	0013010c 	andseq	r0, r3, ip, lsl #2
 73c:	00051900 	andeq	r1, r5, r0, lsl #18
 740:	0b3a0e03 	bleq	e83f54 <__etext+0xe820e8>
 744:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 748:	00000a02 	andeq	r0, r0, r2, lsl #20
 74c:	0300341a 	movweq	r3, #1050	; 0x41a
 750:	3b0b3a08 	blcc	2cef78 <__etext+0x2cd10c>
 754:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 758:	1b00000a 	blne	788 <__vector_table+0x788>
 75c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 760:	0b3b0b3a 	bleq	ec3450 <__etext+0xec15e4>
 764:	0a021349 	beq	85490 <__etext+0x83624>
 768:	2e1c0000 	cdpcs	0, 1, cr0, cr12, cr0, {0}
 76c:	030c3f01 	movweq	r3, #52993	; 0xcf01
 770:	3b0b3a0e 	blcc	2cefb0 <__etext+0x2cd144>
 774:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
 778:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
 77c:	97064001 	strls	r4, [r6, -r1]
 780:	13010c42 	movwne	r0, #7234	; 0x1c42
 784:	2e1d0000 	cdpcs	0, 1, cr0, cr13, cr0, {0}
 788:	030c3f01 	movweq	r3, #52993	; 0xcf01
 78c:	3b0b3a0e 	blcc	2cefcc <__etext+0x2cd160>
 790:	110c2705 	tstne	ip, r5, lsl #14
 794:	40011201 	andmi	r1, r1, r1, lsl #4
 798:	0c429706 	mcrreq	7, 0, r9, r2, cr6
 79c:	00001301 	andeq	r1, r0, r1, lsl #6
 7a0:	0300051e 	movweq	r0, #1310	; 0x51e
 7a4:	3b0b3a0e 	blcc	2cefe4 <__etext+0x2cd178>
 7a8:	02134905 	andseq	r4, r3, #81920	; 0x14000
 7ac:	1f00000a 	svcne	0x0000000a
 7b0:	08030005 	stmdaeq	r3, {r0, r2}
 7b4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
 7b8:	0a021349 	beq	854e4 <__etext+0x83678>
 7bc:	2e200000 	cdpcs	0, 2, cr0, cr0, cr0, {0}
 7c0:	030c3f01 	movweq	r3, #52993	; 0xcf01
 7c4:	3b0b3a0e 	blcc	2cf004 <__etext+0x2cd198>
 7c8:	110c2705 	tstne	ip, r5, lsl #14
 7cc:	40011201 	andmi	r1, r1, r1, lsl #4
 7d0:	0c429606 	mcrreq	6, 0, r9, r2, cr6
 7d4:	00001301 	andeq	r1, r0, r1, lsl #6
 7d8:	3f002e21 	svccc	0x00002e21
 7dc:	3a0e030c 	bcc	381414 <__etext+0x37f5a8>
 7e0:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
 7e4:	1201110c 	andne	r1, r1, #3
 7e8:	96064001 	strls	r4, [r6], -r1
 7ec:	00000c42 	andeq	r0, r0, r2, asr #24
 7f0:	03003422 	movweq	r3, #1058	; 0x422
 7f4:	3b0b3a0e 	blcc	2cf034 <__etext+0x2cd1c8>
 7f8:	3f13490b 	svccc	0x0013490b
 7fc:	000c3c0c 	andeq	r3, ip, ip, lsl #24
void delay(void);

UART_InitTypeDef uart0_init_struct;

int main (void)
{
 800:	00342300 	eorseq	r2, r4, r0, lsl #6
 804:	0b3a0e03 	bleq	e84018 <__etext+0xe821ac>
    char recv;

    uart_init();
 808:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    LPLD_UART_PutCharArr (UART0, "Input something:\r\n",18);
 80c:	0a020c3f 	beq	83910 <__etext+0x81aa4>
 810:	Address 0x00000810 is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000002 	andeq	r0, r0, r2
   8:	007d0002 	rsbseq	r0, sp, r2
   c:	00000002 	andeq	r0, r0, r2
  10:	00000004 	andeq	r0, r0, r4
  14:	087d0002 	ldmdaeq	sp!, {r1}^
  18:	00000004 	andeq	r0, r0, r4
  1c:	00000006 	andeq	r0, r0, r6
  20:	107d0002 	rsbsne	r0, sp, r2
  24:	00000006 	andeq	r0, r0, r6
  28:	00000046 	andeq	r0, r0, r6, asr #32
  2c:	10770002 	rsbsne	r0, r7, r2
	...
  38:	00000048 	andeq	r0, r0, r8, asr #32
  3c:	0000004a 	andeq	r0, r0, sl, asr #32
  40:	007d0002 	rsbseq	r0, sp, r2
  44:	0000004a 	andeq	r0, r0, sl, asr #32
  48:	0000004c 	andeq	r0, r0, ip, asr #32
  4c:	087d0002 	ldmdaeq	sp!, {r1}^
  50:	0000004c 	andeq	r0, r0, ip, asr #32
  54:	0000004e 	andeq	r0, r0, lr, asr #32
  58:	107d0002 	rsbsne	r0, sp, r2
  5c:	0000004e 	andeq	r0, r0, lr, asr #32
  60:	000000a0 	andeq	r0, r0, r0, lsr #1
  64:	08770002 	ldmdaeq	r7!, {r1}^
	...
  70:	000000a0 	andeq	r0, r0, r0, lsr #1
  74:	000000a2 	andeq	r0, r0, r2, lsr #1
  78:	007d0002 	rsbseq	r0, sp, r2
  7c:	000000a2 	andeq	r0, r0, r2, lsr #1
  80:	000000a4 	andeq	r0, r0, r4, lsr #1
  84:	047d0002 	ldrbteq	r0, [sp], #-2
  88:	000000a4 	andeq	r0, r0, r4, lsr #1
  8c:	000000a6 	andeq	r0, r0, r6, lsr #1
  90:	107d0002 	rsbsne	r0, sp, r2
  94:	000000a6 	andeq	r0, r0, r6, lsr #1
  98:	000000dc 	ldrdeq	r0, [r0], -ip
  9c:	10770002 	rsbsne	r0, r7, r2
	...
  ac:	00000002 	andeq	r0, r0, r2
  b0:	007d0002 	rsbseq	r0, sp, r2
  b4:	00000002 	andeq	r0, r0, r2
  b8:	00000004 	andeq	r0, r0, r4
  bc:	047d0002 	ldrbteq	r0, [sp], #-2
  c0:	00000004 	andeq	r0, r0, r4
  c4:	00000006 	andeq	r0, r0, r6
  c8:	04770002 	ldrbteq	r0, [r7], #-2
	...
  d4:	00000008 	andeq	r0, r0, r8
  d8:	0000000a 	andeq	r0, r0, sl
  dc:	007d0002 	rsbseq	r0, sp, r2
  e0:	0000000a 	andeq	r0, r0, sl
  e4:	0000000c 	andeq	r0, r0, ip
  e8:	087d0002 	ldmdaeq	sp!, {r1}^
  ec:	0000000c 	andeq	r0, r0, ip
  f0:	0000000e 	andeq	r0, r0, lr
  f4:	107d0002 	rsbsne	r0, sp, r2
  f8:	0000000e 	andeq	r0, r0, lr
  fc:	000000ac 	andeq	r0, r0, ip, lsr #1
 100:	10770002 	rsbsne	r0, r7, r2
	...
 110:	00000002 	andeq	r0, r0, r2
 114:	007d0002 	rsbseq	r0, sp, r2
 118:	00000002 	andeq	r0, r0, r2
 11c:	00000004 	andeq	r0, r0, r4
 120:	087d0002 	ldmdaeq	sp!, {r1}^
 124:	00000004 	andeq	r0, r0, r4
 128:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 12c:	08770002 	ldmdaeq	r7!, {r1}^
	...
 138:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 13c:	000000f2 	strdeq	r0, [r0], -r2
 140:	007d0002 	rsbseq	r0, sp, r2
 144:	000000f2 	strdeq	r0, [r0], -r2
 148:	000000f4 	strdeq	r0, [r0], -r4
 14c:	047d0002 	ldrbteq	r0, [sp], #-2
 150:	000000f4 	strdeq	r0, [r0], -r4
 154:	000000f6 	strdeq	r0, [r0], -r6
 158:	107d0002 	rsbsne	r0, sp, r2
 15c:	000000f6 	strdeq	r0, [r0], -r6
 160:	00000154 	andeq	r0, r0, r4, asr r1
 164:	10770002 	rsbsne	r0, r7, r2
	...
 170:	00000154 	andeq	r0, r0, r4, asr r1
 174:	00000156 	andeq	r0, r0, r6, asr r1
 178:	007d0002 	rsbseq	r0, sp, r2
 17c:	00000156 	andeq	r0, r0, r6, asr r1
 180:	00000158 	andeq	r0, r0, r8, asr r1
 184:	047d0002 	ldrbteq	r0, [sp], #-2
 188:	00000158 	andeq	r0, r0, r8, asr r1
 18c:	0000015a 	andeq	r0, r0, sl, asr r1
 190:	187d0002 	ldmdane	sp!, {r1}^
 194:	0000015a 	andeq	r0, r0, sl, asr r1
 198:	000002da 	ldrdeq	r0, [r0], -sl
 19c:	18770002 	ldmdane	r7!, {r1}^
	...
 1a8:	000002dc 	ldrdeq	r0, [r0], -ip
 1ac:	000002de 	ldrdeq	r0, [r0], -lr
 1b0:	007d0002 	rsbseq	r0, sp, r2
 1b4:	000002de 	ldrdeq	r0, [r0], -lr
 1b8:	000002e0 	andeq	r0, r0, r0, ror #5
 1bc:	047d0002 	ldrbteq	r0, [sp], #-2
 1c0:	000002e0 	andeq	r0, r0, r0, ror #5
 1c4:	000002e2 	andeq	r0, r0, r2, ror #5
 1c8:	187d0002 	ldmdane	sp!, {r1}^
 1cc:	000002e2 	andeq	r0, r0, r2, ror #5
 1d0:	000003ce 	andeq	r0, r0, lr, asr #7
 1d4:	18770002 	ldmdane	r7!, {r1}^
	...
 1e4:	00000002 	andeq	r0, r0, r2
 1e8:	007d0002 	rsbseq	r0, sp, r2
 1ec:	00000002 	andeq	r0, r0, r2
 1f0:	00000004 	andeq	r0, r0, r4
 1f4:	107d0002 	rsbsne	r0, sp, r2
 1f8:	00000004 	andeq	r0, r0, r4
 1fc:	00000006 	andeq	r0, r0, r6
 200:	147d0002 	ldrbtne	r0, [sp], #-2
 204:	00000006 	andeq	r0, r0, r6
 208:	00000008 	andeq	r0, r0, r8
 20c:	307d0002 	rsbscc	r0, sp, r2
 210:	00000008 	andeq	r0, r0, r8
 214:	00000144 	andeq	r0, r0, r4, asr #2
 218:	30770002 	rsbscc	r0, r7, r2
	...
 224:	00000144 	andeq	r0, r0, r4, asr #2
 228:	00000146 	andeq	r0, r0, r6, asr #2
 22c:	007d0002 	rsbseq	r0, sp, r2
 230:	00000146 	andeq	r0, r0, r6, asr #2
 234:	00000148 	andeq	r0, r0, r8, asr #2
 238:	107d0002 	rsbsne	r0, sp, r2
 23c:	00000148 	andeq	r0, r0, r8, asr #2
 240:	0000014a 	andeq	r0, r0, sl, asr #2
 244:	187d0002 	ldmdane	sp!, {r1}^
 248:	0000014a 	andeq	r0, r0, sl, asr #2
 24c:	0000014c 	andeq	r0, r0, ip, asr #2
 250:	207d0002 	rsbscs	r0, sp, r2
 254:	0000014c 	andeq	r0, r0, ip, asr #2
 258:	00000236 	andeq	r0, r0, r6, lsr r2
 25c:	20770002 	rsbscs	r0, r7, r2
	...
 268:	00000238 	andeq	r0, r0, r8, lsr r2
 26c:	0000023a 	andeq	r0, r0, sl, lsr r2
 270:	007d0002 	rsbseq	r0, sp, r2
 274:	0000023a 	andeq	r0, r0, sl, lsr r2
 278:	0000023c 	andeq	r0, r0, ip, lsr r2
 27c:	107d0002 	rsbsne	r0, sp, r2
 280:	0000023c 	andeq	r0, r0, ip, lsr r2
 284:	0000023e 	andeq	r0, r0, lr, lsr r2
 288:	147d0002 	ldrbtne	r0, [sp], #-2
 28c:	0000023e 	andeq	r0, r0, lr, lsr r2
 290:	00000240 	andeq	r0, r0, r0, asr #4
 294:	287d0002 	ldmdacs	sp!, {r1}^
 298:	00000240 	andeq	r0, r0, r0, asr #4
 29c:	0000033e 	andeq	r0, r0, lr, lsr r3
 2a0:	28770002 	ldmdacs	r7!, {r1}^
	...
 2ac:	00000340 	andeq	r0, r0, r0, asr #6
 2b0:	00000342 	andeq	r0, r0, r2, asr #6
 2b4:	007d0002 	rsbseq	r0, sp, r2
 2b8:	00000342 	andeq	r0, r0, r2, asr #6
 2bc:	00000344 	andeq	r0, r0, r4, asr #6
 2c0:	047d0002 	ldrbteq	r0, [sp], #-2
 2c4:	00000344 	andeq	r0, r0, r4, asr #6
 2c8:	00000346 	andeq	r0, r0, r6, asr #6
 2cc:	107d0002 	rsbsne	r0, sp, r2
 2d0:	00000346 	andeq	r0, r0, r6, asr #6
 2d4:	0000035a 	andeq	r0, r0, sl, asr r3
 2d8:	10770002 	rsbsne	r0, r7, r2
	...
 2e4:	0000035c 	andeq	r0, r0, ip, asr r3
 2e8:	0000035e 	andeq	r0, r0, lr, asr r3
 2ec:	007d0002 	rsbseq	r0, sp, r2
 2f0:	0000035e 	andeq	r0, r0, lr, asr r3
 2f4:	00000360 	andeq	r0, r0, r0, ror #6
 2f8:	047d0002 	ldrbteq	r0, [sp], #-2
 2fc:	00000360 	andeq	r0, r0, r0, ror #6
 300:	00000362 	andeq	r0, r0, r2, ror #6
 304:	107d0002 	rsbsne	r0, sp, r2
 308:	00000362 	andeq	r0, r0, r2, ror #6
 30c:	00000376 	andeq	r0, r0, r6, ror r3
 310:	10770002 	rsbsne	r0, r7, r2
	...
 31c:	00000378 	andeq	r0, r0, r8, ror r3
 320:	0000037a 	andeq	r0, r0, sl, ror r3
 324:	007d0002 	rsbseq	r0, sp, r2
 328:	0000037a 	andeq	r0, r0, sl, ror r3
 32c:	0000037c 	andeq	r0, r0, ip, ror r3
 330:	047d0002 	ldrbteq	r0, [sp], #-2
 334:	0000037c 	andeq	r0, r0, ip, ror r3
 338:	0000037e 	andeq	r0, r0, lr, ror r3
 33c:	187d0002 	ldmdane	sp!, {r1}^
 340:	0000037e 	andeq	r0, r0, lr, ror r3
 344:	00000394 	muleq	r0, r4, r3
 348:	18770002 	ldmdane	r7!, {r1}^
	...
 354:	00000394 	muleq	r0, r4, r3
 358:	00000396 	muleq	r0, r6, r3
 35c:	007d0002 	rsbseq	r0, sp, r2
 360:	00000396 	muleq	r0, r6, r3
 364:	00000398 	muleq	r0, r8, r3
 368:	087d0002 	ldmdaeq	sp!, {r1}^
 36c:	00000398 	muleq	r0, r8, r3
 370:	000003b6 			; <UNDEFINED> instruction: 0x000003b6
 374:	08770002 	ldmdaeq	r7!, {r1}^
	...
 380:	000003b8 			; <UNDEFINED> instruction: 0x000003b8
 384:	000003ba 			; <UNDEFINED> instruction: 0x000003ba
 388:	007d0002 	rsbseq	r0, sp, r2
 38c:	000003ba 			; <UNDEFINED> instruction: 0x000003ba
 390:	000003bc 			; <UNDEFINED> instruction: 0x000003bc
 394:	087d0002 	ldmdaeq	sp!, {r1}^
 398:	000003bc 			; <UNDEFINED> instruction: 0x000003bc
 39c:	000003da 	ldrdeq	r0, [r0], -sl
 3a0:	08770002 	ldmdaeq	r7!, {r1}^
	...
 3ac:	000003dc 	ldrdeq	r0, [r0], -ip
 3b0:	000003de 	ldrdeq	r0, [r0], -lr
 3b4:	007d0002 	rsbseq	r0, sp, r2
 3b8:	000003de 	ldrdeq	r0, [r0], -lr
 3bc:	000003e0 	andeq	r0, r0, r0, ror #7
 3c0:	087d0002 	ldmdaeq	sp!, {r1}^
 3c4:	000003e0 	andeq	r0, r0, r0, ror #7
 3c8:	000003fe 	strdeq	r0, [r0], -lr
 3cc:	08770002 	ldmdaeq	r7!, {r1}^
	...
 3d8:	00000400 	andeq	r0, r0, r0, lsl #8
 3dc:	00000402 	andeq	r0, r0, r2, lsl #8
 3e0:	007d0002 	rsbseq	r0, sp, r2
 3e4:	00000402 	andeq	r0, r0, r2, lsl #8
 3e8:	00000404 	andeq	r0, r0, r4, lsl #8
 3ec:	087d0002 	ldmdaeq	sp!, {r1}^
 3f0:	00000404 	andeq	r0, r0, r4, lsl #8
 3f4:	00000422 	andeq	r0, r0, r2, lsr #8
 3f8:	08770002 	ldmdaeq	r7!, {r1}^
	...
 404:	00000424 	andeq	r0, r0, r4, lsr #8
 408:	00000426 	andeq	r0, r0, r6, lsr #8
 40c:	007d0002 	rsbseq	r0, sp, r2
 410:	00000426 	andeq	r0, r0, r6, lsr #8
 414:	00000428 	andeq	r0, r0, r8, lsr #8
 418:	087d0002 	ldmdaeq	sp!, {r1}^
 41c:	00000428 	andeq	r0, r0, r8, lsr #8
 420:	00000446 	andeq	r0, r0, r6, asr #8
 424:	08770002 	ldmdaeq	r7!, {r1}^
	...
 434:	00000002 	andeq	r0, r0, r2
 438:	007d0002 	rsbseq	r0, sp, r2
 43c:	00000002 	andeq	r0, r0, r2
 440:	00000004 	andeq	r0, r0, r4
 444:	087d0002 	ldmdaeq	sp!, {r1}^
 448:	00000004 	andeq	r0, r0, r4
 44c:	00000006 	andeq	r0, r0, r6
 450:	187d0002 	ldmdane	sp!, {r1}^
 454:	00000006 	andeq	r0, r0, r6
 458:	00000286 	andeq	r0, r0, r6, lsl #5
 45c:	18770002 	ldmdane	r7!, {r1}^
	...
 468:	00000288 	andeq	r0, r0, r8, lsl #5
 46c:	0000028a 	andeq	r0, r0, sl, lsl #5
 470:	007d0002 	rsbseq	r0, sp, r2
 474:	0000028a 	andeq	r0, r0, sl, lsl #5
 478:	0000028c 	andeq	r0, r0, ip, lsl #5
 47c:	047d0002 	ldrbteq	r0, [sp], #-2
 480:	0000028c 	andeq	r0, r0, ip, lsl #5
 484:	0000028e 	andeq	r0, r0, lr, lsl #5
 488:	207d0002 	rsbscs	r0, sp, r2
 48c:	0000028e 	andeq	r0, r0, lr, lsl #5
 490:	00000326 	andeq	r0, r0, r6, lsr #6
 494:	20770002 	rsbscs	r0, r7, r2
	...
 4a4:	00000002 	andeq	r0, r0, r2
 4a8:	007d0002 	rsbseq	r0, sp, r2
 4ac:	00000002 	andeq	r0, r0, r2
 4b0:	00000004 	andeq	r0, r0, r4
 4b4:	107d0002 	rsbsne	r0, sp, r2
 4b8:	00000004 	andeq	r0, r0, r4
 4bc:	00000006 	andeq	r0, r0, r6
 4c0:	187d0002 	ldmdane	sp!, {r1}^
 4c4:	00000006 	andeq	r0, r0, r6
 4c8:	00000008 	andeq	r0, r0, r8
 4cc:	387d0002 	ldmdacc	sp!, {r1}^
 4d0:	00000008 	andeq	r0, r0, r8
 4d4:	000004da 	ldrdeq	r0, [r0], -sl
 4d8:	38770002 	ldmdacc	r7!, {r1}^
	...
 4e4:	000004dc 	ldrdeq	r0, [r0], -ip
 4e8:	000004de 	ldrdeq	r0, [r0], -lr
 4ec:	007d0002 	rsbseq	r0, sp, r2
 4f0:	000004de 	ldrdeq	r0, [r0], -lr
 4f4:	000004e0 	andeq	r0, r0, r0, ror #9
 4f8:	047d0002 	ldrbteq	r0, [sp], #-2
 4fc:	000004e0 	andeq	r0, r0, r0, ror #9
 500:	000004e2 	andeq	r0, r0, r2, ror #9
 504:	107d0002 	rsbsne	r0, sp, r2
 508:	000004e2 	andeq	r0, r0, r2, ror #9
 50c:	0000050a 	andeq	r0, r0, sl, lsl #10
 510:	10770002 	rsbsne	r0, r7, r2
	...
 51c:	0000050c 	andeq	r0, r0, ip, lsl #10
 520:	0000050e 	andeq	r0, r0, lr, lsl #10
 524:	007d0002 	rsbseq	r0, sp, r2
 528:	0000050e 	andeq	r0, r0, lr, lsl #10
 52c:	00000510 	andeq	r0, r0, r0, lsl r5
 530:	047d0002 	ldrbteq	r0, [sp], #-2
 534:	00000510 	andeq	r0, r0, r0, lsl r5
 538:	00000512 	andeq	r0, r0, r2, lsl r5
 53c:	107d0002 	rsbsne	r0, sp, r2
 540:	00000512 	andeq	r0, r0, r2, lsl r5
 544:	0000052a 	andeq	r0, r0, sl, lsr #10
 548:	10770002 	rsbsne	r0, r7, r2
	...
 554:	0000052c 	andeq	r0, r0, ip, lsr #10
 558:	0000052e 	andeq	r0, r0, lr, lsr #10
 55c:	007d0002 	rsbseq	r0, sp, r2
 560:	0000052e 	andeq	r0, r0, lr, lsr #10
 564:	00000530 	andeq	r0, r0, r0, lsr r5
 568:	047d0002 	ldrbteq	r0, [sp], #-2
 56c:	00000530 	andeq	r0, r0, r0, lsr r5
 570:	00000532 	andeq	r0, r0, r2, lsr r5
 574:	107d0002 	rsbsne	r0, sp, r2
 578:	00000532 	andeq	r0, r0, r2, lsr r5
 57c:	00000558 	andeq	r0, r0, r8, asr r5
 580:	10770002 	rsbsne	r0, r7, r2
	...
 58c:	00000558 	andeq	r0, r0, r8, asr r5
 590:	0000055a 	andeq	r0, r0, sl, asr r5
 594:	007d0002 	rsbseq	r0, sp, r2
 598:	0000055a 	andeq	r0, r0, sl, asr r5
 59c:	0000055c 	andeq	r0, r0, ip, asr r5
 5a0:	087d0002 	ldmdaeq	sp!, {r1}^
 5a4:	0000055c 	andeq	r0, r0, ip, asr r5
 5a8:	0000055e 	andeq	r0, r0, lr, asr r5
 5ac:	187d0002 	ldmdane	sp!, {r1}^
 5b0:	0000055e 	andeq	r0, r0, lr, asr r5
 5b4:	0000059e 	muleq	r0, lr, r5
 5b8:	18770002 	ldmdane	r7!, {r1}^
	...
 5c4:	000005a0 	andeq	r0, r0, r0, lsr #11
 5c8:	000005a2 	andeq	r0, r0, r2, lsr #11
 5cc:	007d0002 	rsbseq	r0, sp, r2
 5d0:	000005a2 	andeq	r0, r0, r2, lsr #11
 5d4:	000005a4 	andeq	r0, r0, r4, lsr #11
 5d8:	107d0002 	rsbsne	r0, sp, r2
 5dc:	000005a4 	andeq	r0, r0, r4, lsr #11
 5e0:	000005a6 	andeq	r0, r0, r6, lsr #11
 5e4:	187d0002 	ldmdane	sp!, {r1}^
 5e8:	000005a6 	andeq	r0, r0, r6, lsr #11
 5ec:	00000646 	andeq	r0, r0, r6, asr #12
 5f0:	18770002 	ldmdane	r7!, {r1}^
	...
 5fc:	00000648 	andeq	r0, r0, r8, asr #12
 600:	0000064a 	andeq	r0, r0, sl, asr #12
 604:	007d0002 	rsbseq	r0, sp, r2
 608:	0000064a 	andeq	r0, r0, sl, asr #12
 60c:	0000064c 	andeq	r0, r0, ip, asr #12
 610:	107d0002 	rsbsne	r0, sp, r2
 614:	0000064c 	andeq	r0, r0, ip, asr #12
 618:	0000064e 	andeq	r0, r0, lr, asr #12
 61c:	187d0002 	ldmdane	sp!, {r1}^
 620:	0000064e 	andeq	r0, r0, lr, asr #12
 624:	000006ee 	andeq	r0, r0, lr, ror #13
 628:	18770002 	ldmdane	r7!, {r1}^
	...
 634:	000006f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 638:	000006f2 	strdeq	r0, [r0], -r2
 63c:	007d0002 	rsbseq	r0, sp, r2
 640:	000006f2 	strdeq	r0, [r0], -r2
 644:	000006f4 	strdeq	r0, [r0], -r4
 648:	087d0002 	ldmdaeq	sp!, {r1}^
 64c:	000006f4 	strdeq	r0, [r0], -r4
 650:	0000075e 	andeq	r0, r0, lr, asr r7
 654:	08770002 	ldmdaeq	r7!, {r1}^
	...
 660:	00000760 	andeq	r0, r0, r0, ror #14
 664:	00000762 	andeq	r0, r0, r2, ror #14
 668:	007d0002 	rsbseq	r0, sp, r2
 66c:	00000762 	andeq	r0, r0, r2, ror #14
 670:	00000764 	andeq	r0, r0, r4, ror #14
 674:	087d0002 	ldmdaeq	sp!, {r1}^
 678:	00000764 	andeq	r0, r0, r4, ror #14
 67c:	000007ce 	andeq	r0, r0, lr, asr #15
 680:	08770002 	ldmdaeq	r7!, {r1}^
	...
 68c:	000007d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 690:	000007d2 	ldrdeq	r0, [r0], -r2
 694:	007d0002 	rsbseq	r0, sp, r2
 698:	000007d2 	ldrdeq	r0, [r0], -r2
 69c:	000007d4 	ldrdeq	r0, [r0], -r4
 6a0:	087d0002 	ldmdaeq	sp!, {r1}^
 6a4:	000007d4 	ldrdeq	r0, [r0], -r4
 6a8:	0000083e 	andeq	r0, r0, lr, lsr r8
 6ac:	08770002 	ldmdaeq	r7!, {r1}^
	...
 6b8:	00000840 	andeq	r0, r0, r0, asr #16
 6bc:	00000842 	andeq	r0, r0, r2, asr #16
 6c0:	007d0002 	rsbseq	r0, sp, r2
 6c4:	00000842 	andeq	r0, r0, r2, asr #16
 6c8:	00000844 	andeq	r0, r0, r4, asr #16
 6cc:	087d0002 	ldmdaeq	sp!, {r1}^
 6d0:	00000844 	andeq	r0, r0, r4, asr #16
 6d4:	000008ae 	andeq	r0, r0, lr, lsr #17
 6d8:	08770002 	ldmdaeq	r7!, {r1}^
	...
 6e4:	000008b0 			; <UNDEFINED> instruction: 0x000008b0
 6e8:	000008b2 			; <UNDEFINED> instruction: 0x000008b2
 6ec:	007d0002 	rsbseq	r0, sp, r2
 6f0:	000008b2 			; <UNDEFINED> instruction: 0x000008b2
 6f4:	000008b4 			; <UNDEFINED> instruction: 0x000008b4
 6f8:	087d0002 	ldmdaeq	sp!, {r1}^
 6fc:	000008b4 			; <UNDEFINED> instruction: 0x000008b4
 700:	0000091e 	andeq	r0, r0, lr, lsl r9
 704:	08770002 	ldmdaeq	r7!, {r1}^
	...
 710:	00000920 	andeq	r0, r0, r0, lsr #18
 714:	00000922 	andeq	r0, r0, r2, lsr #18
 718:	007d0002 	rsbseq	r0, sp, r2
 71c:	00000922 	andeq	r0, r0, r2, lsr #18
 720:	00000924 	andeq	r0, r0, r4, lsr #18
 724:	087d0002 	ldmdaeq	sp!, {r1}^
 728:	00000924 	andeq	r0, r0, r4, lsr #18
 72c:	0000098e 	andeq	r0, r0, lr, lsl #19
 730:	08770002 	ldmdaeq	r7!, {r1}^
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	00000800 	andeq	r0, r0, r0, lsl #16
  14:	000000dc 	ldrdeq	r0, [r0], -ip
	...
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	07910002 	ldreq	r0, [r1, r2]
  28:	00040000 	andeq	r0, r4, r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	000008dc 	ldrdeq	r0, [r0], -ip
  34:	000000ac 	andeq	r0, r0, ip, lsr #1
	...
  40:	0000001c 	andeq	r0, r0, ip, lsl r0
  44:	08940002 	ldmeq	r4, {r1}
  48:	00040000 	andeq	r0, r4, r0
  4c:	00000000 	andeq	r0, r0, r0
  50:	00000988 	andeq	r0, r0, r8, lsl #19
  54:	000003ce 	andeq	r0, r0, lr, asr #7
	...
  60:	0000001c 	andeq	r0, r0, ip, lsl r0
  64:	0f290002 	svceq	0x00290002
  68:	00040000 	andeq	r0, r4, r0
  6c:	00000000 	andeq	r0, r0, r0
  70:	00000d58 	andeq	r0, r0, r8, asr sp
  74:	00000446 	andeq	r0, r0, r6, asr #8
	...
  80:	0000001c 	andeq	r0, r0, ip, lsl r0
  84:	14310002 	ldrtne	r0, [r1], #-2
  88:	00040000 	andeq	r0, r4, r0
  8c:	00000000 	andeq	r0, r0, r0
  90:	000011a0 	andeq	r1, r0, r0, lsr #3
  94:	00000326 	andeq	r0, r0, r6, lsr #6
	...
  a0:	0000001c 	andeq	r0, r0, ip, lsl r0
  a4:	1afd0002 	bne	fff400b4 <__StackLimit+0xdff400b4>
  a8:	00040000 	andeq	r0, r4, r0
  ac:	00000000 	andeq	r0, r0, r0
  b0:	000014c8 	andeq	r1, r0, r8, asr #9
  b4:	0000098e 	andeq	r0, r0, lr, lsl #19
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000155 	andeq	r0, r0, r5, asr r1
   4:	01100002 	tsteq	r0, r2
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
  20:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  24:	7570632f 	ldrbvc	r6, [r0, #-815]!	; 0x32f
  28:	6165682f 	cmnvs	r5, pc, lsr #16
  2c:	73726564 	cmnvc	r2, #419430400	; 0x19000000
  30:	6f682f00 	svcvs	0x00682f00
  34:	6d2f656d 	cfstr32vs	mvfx6, [pc, #-436]!	; fffffe88 <__StackLimit+0xdffffe88>
  38:	72656b6f 	rsbvc	r6, r5, #113664	; 0x1bc00
  3c:	616d732f 	cmnvs	sp, pc, lsr #6
  40:	635f7472 	cmpvs	pc, #1912602624	; 0x72000000
  44:	732f7261 	teqvc	pc, #268435462	; 0x10000006
  48:	672f6372 			; <UNDEFINED> instruction: 0x672f6372
  4c:	612d6363 	teqvs	sp, r3, ror #6
  50:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  54:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  58:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  5c:	375f342d 	ldrbcc	r3, [pc, -sp, lsr #8]
  60:	3130322d 	teqcc	r0, sp, lsr #4
  64:	2f337133 	svccs	0x00337133
  68:	2f6e6962 	svccs	0x006e6962
  6c:	6c2f2e2e 	stcvs	14, cr2, [pc], #-184	; ffffffbc <__StackLimit+0xdfffffbc>
  70:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  74:	612f6363 	teqvs	pc, r3, ror #6
  78:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  7c:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  80:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  84:	372e342f 	strcc	r3, [lr, -pc, lsr #8]!
  88:	2e2f342e 	cdpcs	4, 2, cr3, cr15, cr14, {1}
  8c:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
  90:	2f2e2e2f 	svccs	0x002e2e2f
  94:	612f2e2e 	teqvs	pc, lr, lsr #28
  98:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  9c:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  a0:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  a4:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  a8:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0x56c
  ac:	2f2e2e00 	svccs	0x002e2e00
  b0:	6c2f2e2e 	stcvs	14, cr2, [pc], #-184	; 0 <__vector_table>
  b4:	632f6269 	teqvs	pc, #-1879048186	; 0x90000006
  b8:	6f6d6d6f 	svcvs	0x006d6d6f
  bc:	2e2e006e 	cdpcs	0, 2, cr0, cr14, cr14, {3}
  c0:	2f2e2e2f 	svccs	0x002e2e2f
  c4:	2f62696c 	svccs	0x0062696c
  c8:	00007768 	andeq	r7, r0, r8, ror #14
  cc:	6e69616d 	powvsez	f6, f1, #5.0
  d0:	0000632e 	andeq	r6, r0, lr, lsr #6
  d4:	4b4d0000 	blmi	13400dc <__etext+0x133e270>
  d8:	31463036 	cmpcc	r6, r6, lsr r0
  dc:	00682e35 	rsbeq	r2, r8, r5, lsr lr
  e0:	73000001 	movwvc	r0, #1
  e4:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
  e8:	00682e74 	rsbeq	r2, r8, r4, ror lr
  ec:	63000002 	movwvs	r0, #2
  f0:	6f6d6d6f 	svcvs	0x006d6d6f
  f4:	00682e6e 	rsbeq	r2, r8, lr, ror #28
  f8:	4d000003 	stcmi	0, cr0, [r0, #-12]
  fc:	445f534f 	ldrbmi	r5, [pc], #-847	; 104 <__vector_table+0x104>
 100:	65766972 	ldrbvs	r6, [r6, #-2418]!	; 0x972
 104:	682e7372 	stmdavs	lr!, {r1, r4, r5, r6, r8, r9, ip, sp, lr}
 108:	00000400 	andeq	r0, r0, r0, lsl #8
 10c:	755f7768 	ldrbvc	r7, [pc, #-1896]	; fffff9ac <__StackLimit+0xdffff9ac>
 110:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
 114:	00040068 	andeq	r0, r4, r8, rrx
 118:	05000000 	streq	r0, [r0, #-0]
 11c:	00080002 	andeq	r0, r8, r2
 120:	010f0300 	mrseq	r0, SP_hyp
 124:	02002f3f 	andeq	r2, r0, #252	; 0xfc
 128:	00bd0104 	adcseq	r0, sp, r4, lsl #2
 12c:	83010402 	movwhi	r0, #5122	; 0x1402
 130:	01040200 	mrseq	r0, R12_usr
 134:	913d3392 			; <UNDEFINED> instruction: 0x913d3392
 138:	91767575 	cmnls	r6, r5, ror r5
 13c:	004b3e31 	subeq	r3, fp, r1, lsr lr
 140:	06020402 	streq	r0, [r2], -r2, lsl #8
 144:	0402004a 	streq	r0, [r2], #-74	; 0x4a
 148:	3b064a01 	blcc	192954 <__etext+0x190ae8>
 14c:	01040200 	mrseq	r0, R12_usr
 150:	3f064a06 	svccc	0x00064a06
 154:	01000502 	tsteq	r0, r2, lsl #10
 158:	00006c01 	andeq	r6, r0, r1, lsl #24
 15c:	32000200 	andcc	r0, r0, #0
 160:	02000000 	andeq	r0, r0, #0
 164:	0d0efb01 	vstreq	d15, [lr, #-4]
 168:	01010100 	mrseq	r0, (UNDEF: 17)
 16c:	00000001 	andeq	r0, r0, r1
 170:	01000001 	tsteq	r0, r1
 174:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
 178:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
 17c:	70632f62 	rsbvc	r2, r3, r2, ror #30
 180:	73000075 	movwvc	r0, #117	; 0x75
 184:	74726174 	ldrbtvc	r6, [r2], #-372	; 0x174
 188:	6b5f7075 	blvs	17dc364 <__etext+0x17da4f8>
 18c:	632e3036 	teqvs	lr, #54	; 0x36
 190:	00000100 	andeq	r0, r0, r0, lsl #2
 194:	02050000 	andeq	r0, r5, #0
 198:	000008dc 	ldrdeq	r0, [r0], -ip
 19c:	01039703 	tsteq	r3, r3, lsl #14
 1a0:	01040200 	mrseq	r0, R12_usr
 1a4:	2e0b032f 	cdpcs	3, 0, cr0, cr11, cr15, {1}
 1a8:	77757541 	ldrbvc	r7, [r5, -r1, asr #10]!
 1ac:	00215959 	eoreq	r5, r1, r9, asr r9
 1b0:	b9010402 	stmdblt	r1, {r1, sl}
 1b4:	21595979 	cmpcs	r9, r9, ror r9
 1b8:	01040200 	mrseq	r0, R12_usr
 1bc:	00304e81 	eorseq	r4, r0, r1, lsl #29
 1c0:	30010402 	andcc	r0, r1, r2, lsl #8
 1c4:	01000102 	tsteq	r0, r2, lsl #2
 1c8:	00016701 	andeq	r6, r1, r1, lsl #14
 1cc:	12000200 	andne	r0, r0, #0
 1d0:	02000001 	andeq	r0, r0, #1
 1d4:	0d0efb01 	vstreq	d15, [lr, #-4]
 1d8:	01010100 	mrseq	r0, (UNDEF: 17)
 1dc:	00000001 	andeq	r0, r0, r1
 1e0:	01000001 	tsteq	r0, r1
 1e4:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
 1e8:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
 1ec:	70632f62 	rsbvc	r2, r3, r2, ror #30
 1f0:	682f0075 	stmdavs	pc!, {r0, r2, r4, r5, r6}	; <UNPREDICTABLE>
 1f4:	2f656d6f 	svccs	0x00656d6f
 1f8:	656b6f6d 	strbvs	r6, [fp, #-3949]!	; 0xf6d
 1fc:	6d732f72 	ldclvs	15, cr2, [r3, #-456]!	; 0xfffffe38
 200:	5f747261 	svcpl	0x00747261
 204:	2f726163 	svccs	0x00726163
 208:	2f637273 	svccs	0x00637273
 20c:	2d636367 	stclcs	3, cr6, [r3, #-412]!	; 0xfffffe64
 210:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 214:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xf6e
 218:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
 21c:	5f342d69 	svcpl	0x00342d69
 220:	30322d37 	eorscc	r2, r2, r7, lsr sp
 224:	33713331 	cmncc	r1, #-1006632960	; 0xc4000000
 228:	6e69622f 	cdpvs	2, 6, cr6, cr9, cr15, {1}
 22c:	2f2e2e2f 	svccs	0x002e2e2f
 230:	2f62696c 	svccs	0x0062696c
 234:	2f636367 	svccs	0x00636367
 238:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 23c:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xf6e
 240:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
 244:	2e342f69 	cdpcs	15, 3, cr2, cr4, cr9, {3}
 248:	2f342e37 	svccs	0x00342e37
 24c:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
 250:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
 254:	2f2e2e2f 	svccs	0x002e2e2f
 258:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 25c:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xf6e
 260:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
 264:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
 268:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xc63
 26c:	2e2e0065 	cdpcs	0, 2, cr0, cr14, cr5, {3}
 270:	2f2e2e2f 	svccs	0x002e2e2f
 274:	2f62696c 	svccs	0x0062696c
 278:	2f757063 	svccs	0x00757063
 27c:	64616568 	strbtvs	r6, [r1], #-1384	; 0x568
 280:	00737265 	rsbseq	r7, r3, r5, ror #4
 284:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
 288:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
 28c:	6f632f62 	svcvs	0x00632f62
 290:	6e6f6d6d 	cdpvs	13, 6, cr6, cr15, cr13, {3}
 294:	2f2e2e00 	svccs	0x002e2e00
 298:	6c2f2e2e 	stcvs	14, cr2, [pc], #-184	; 1e8 <__vector_table+0x1e8>
 29c:	682f6269 	stmdavs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
 2a0:	73000077 	movwvc	r0, #119	; 0x77
 2a4:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
 2a8:	366b5f6d 	strbtcc	r5, [fp], -sp, ror #30
 2ac:	00632e30 	rsbeq	r2, r3, r0, lsr lr
 2b0:	73000001 	movwvc	r0, #1
 2b4:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
 2b8:	00682e74 	rsbeq	r2, r8, r4, ror lr
 2bc:	4d000002 	stcmi	0, cr0, [r0, #-8]
 2c0:	4630364b 	ldrtmi	r3, [r0], -fp, asr #12
 2c4:	682e3531 	stmdavs	lr!, {r0, r4, r5, r8, sl, ip, sp}
 2c8:	00000300 	andeq	r0, r0, r0, lsl #6
 2cc:	6d6d6f63 	stclvs	15, cr6, [sp, #-396]!	; 0xfffffe74
 2d0:	682e6e6f 	stmdavs	lr!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}
 2d4:	00000400 	andeq	r0, r0, r0, lsl #8
 2d8:	6d5f7768 	ldclvs	7, cr7, [pc, #-416]	; 140 <__vector_table+0x140>
 2dc:	682e6763 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, sl, sp, lr}
 2e0:	00000500 	andeq	r0, r0, r0, lsl #10
 2e4:	02050000 	andeq	r0, r5, #0
 2e8:	00000988 	andeq	r0, r0, r8, lsl #19
 2ec:	30012603 	andcc	r2, r1, r3, lsl #12
 2f0:	314d4008 	cmpcc	sp, r8
 2f4:	089f089f 	ldmeq	pc, {r0, r1, r2, r3, r4, r7, fp}	; <UNPREDICTABLE>
 2f8:	03a0089f 	moveq	r0, #10420224	; 0x9f0000
 2fc:	083e200c 	ldmdaeq	lr!, {r2, r3, sp}
 300:	5f67f33d 	svcpl	0x0067f33d
 304:	833d3d4c 	teqhi	sp, #4864	; 0x1300
 308:	083d08f5 	ldmdaeq	sp!, {r0, r2, r4, r5, r6, r7, fp}
 30c:	3d082221 	sfmcc	f2, 4, [r8, #-132]	; 0xffffff7c
 310:	08222108 	stmdaeq	r2!, {r3, r8, sp}
 314:	2221083d 	eorcs	r0, r1, #3997696	; 0x3d0000
 318:	21083d08 	tstcs	r8, r8, lsl #26
 31c:	3d4c6d22 	stclcc	13, cr6, [ip, #-136]	; 0xffffff78
 320:	08d9833d 	ldmeq	r9, {r0, r2, r3, r4, r5, r8, r9, pc}^
 324:	3d08223d 	sfmcc	f2, 4, [r8, #-244]	; 0xffffff0c
 328:	223d0822 	eorscs	r0, sp, #2228224	; 0x220000
 32c:	02223d08 	eoreq	r3, r2, #512	; 0x200
 330:	01010005 	tsteq	r1, r5
 334:	00000197 	muleq	r0, r7, r1
 338:	01020002 	tsteq	r2, r2
 33c:	01020000 	mrseq	r0, (UNDEF: 2)
 340:	000d0efb 	strdeq	r0, [sp], -fp
 344:	01010101 	tsteq	r1, r1, lsl #2
 348:	01000000 	mrseq	r0, (UNDEF: 0)
 34c:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
 350:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
 354:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 358:	0077682f 	rsbseq	r6, r7, pc, lsr #16
 35c:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; 2a8 <__vector_table+0x2a8>
 360:	6f6d2f65 	svcvs	0x006d2f65
 364:	2f72656b 	svccs	0x0072656b
 368:	72616d73 	rsbvc	r6, r1, #7360	; 0x1cc0
 36c:	61635f74 	smcvs	13812	; 0x35f4
 370:	72732f72 	rsbsvc	r2, r3, #456	; 0x1c8
 374:	63672f63 	cmnvs	r7, #396	; 0x18c
 378:	72612d63 	rsbvc	r2, r1, #6336	; 0x18c0
 37c:	6f6e2d6d 	svcvs	0x006e2d6d
 380:	652d656e 	strvs	r6, [sp, #-1390]!	; 0x56e
 384:	2d696261 	sfmcs	f6, 2, [r9, #-388]!	; 0xfffffe7c
 388:	2d375f34 	ldccs	15, cr5, [r7, #-208]!	; 0xffffff30
 38c:	33313032 	teqcc	r1, #50	; 0x32
 390:	622f3371 	eorvs	r3, pc, #-1006632959	; 0xc4000001
 394:	2e2f6e69 	cdpcs	14, 2, cr6, cr15, cr9, {3}
 398:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
 39c:	63672f62 	cmnvs	r7, #392	; 0x188
 3a0:	72612f63 	rsbvc	r2, r1, #396	; 0x18c
 3a4:	6f6e2d6d 	svcvs	0x006e2d6d
 3a8:	652d656e 	strvs	r6, [sp, #-1390]!	; 0x56e
 3ac:	2f696261 	svccs	0x00696261
 3b0:	2e372e34 	mrccs	14, 1, r2, cr7, cr4, {1}
 3b4:	2e2e2f34 	mcrcs	15, 1, r2, cr14, cr4, {1}
 3b8:	2f2e2e2f 	svccs	0x002e2e2f
 3bc:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
 3c0:	72612f2e 	rsbvc	r2, r1, #184	; 0xb8
 3c4:	6f6e2d6d 	svcvs	0x006e2d6d
 3c8:	652d656e 	strvs	r6, [sp, #-1390]!	; 0x56e
 3cc:	2f696261 	svccs	0x00696261
 3d0:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
 3d4:	00656475 	rsbeq	r6, r5, r5, ror r4
 3d8:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
 3dc:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
 3e0:	70632f62 	rsbvc	r2, r3, r2, ror #30
 3e4:	65682f75 	strbvs	r2, [r8, #-3957]!	; 0xf75
 3e8:	72656461 	rsbvc	r6, r5, #1627389952	; 0x61000000
 3ec:	2e2e0073 	mcrcs	0, 1, r0, cr14, cr3, {3}
 3f0:	2f2e2e2f 	svccs	0x002e2e2f
 3f4:	2f62696c 	svccs	0x0062696c
 3f8:	6d6d6f63 	stclvs	15, cr6, [sp, #-396]!	; 0xfffffe74
 3fc:	00006e6f 	andeq	r6, r0, pc, ror #28
 400:	675f7768 	ldrbvs	r7, [pc, -r8, ror #14]
 404:	2e6f6970 	mcrcs	9, 3, r6, cr15, cr0, {3}
 408:	00010063 	andeq	r0, r1, r3, rrx
 40c:	64747300 	ldrbtvs	r7, [r4], #-768	; 0x300
 410:	2e746e69 	cdpcs	14, 7, cr6, cr4, cr9, {3}
 414:	00020068 	andeq	r0, r2, r8, rrx
 418:	364b4d00 	strbcc	r4, [fp], -r0, lsl #26
 41c:	35314630 	ldrcc	r4, [r1, #-1584]!	; 0x630
 420:	0300682e 	movweq	r6, #2094	; 0x82e
 424:	6f630000 	svcvs	0x00630000
 428:	6e6f6d6d 	cdpvs	13, 6, cr6, cr15, cr13, {3}
 42c:	0400682e 	streq	r6, [r0], #-2094	; 0x82e
 430:	77680000 	strbvc	r0, [r8, -r0]!
 434:	6970675f 	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, sp, lr}^
 438:	00682e6f 	rsbeq	r2, r8, pc, ror #28
 43c:	00000001 	andeq	r0, r0, r1
 440:	58020500 	stmdapl	r2, {r8, sl}
 444:	0300000d 	movweq	r0, #13
 448:	1f870113 	svcne	0x00870113
 44c:	3d2f2f3e 	stccc	15, cr2, [pc, #-248]!	; 35c <__vector_table+0x35c>
 450:	75677540 	strbvc	r7, [r7, #-1344]!	; 0x540
 454:	75677567 	strbvc	r7, [r7, #-1383]!	; 0x567
 458:	75677567 	strbvc	r7, [r7, #-1383]!	; 0x567
 45c:	3d3e3e68 	ldccc	14, cr3, [lr, #-416]!	; 0xfffffe60
 460:	854e4c3d 	strbhi	r4, [lr, #-3133]	; 0xc3d
 464:	0055834c 	subseq	r8, r5, ip, asr #6
 468:	06010402 	streq	r0, [r1], -r2, lsl #8
 46c:	3e42064a 	cdpcc	6, 4, cr0, cr2, cr10, {2}
 470:	83741003 	cmnhi	r4, #3
 474:	3d3d302f 	ldccc	0, cr3, [sp, #-188]!	; 0xffffff44
 478:	76764b76 			; <UNDEFINED> instruction: 0x76764b76
 47c:	4b76764b 	blmi	1d9ddb0 <__etext+0x1d9bf44>
 480:	764b7676 			; <UNDEFINED> instruction: 0x764b7676
 484:	3d774b76 	vldmdbcc	r7!, {d20-<overflow reg d78>}
 488:	9010032f 	andsls	r0, r0, pc, lsr #6
 48c:	75303084 	ldrvc	r3, [r0, #-132]!	; 0x84
 490:	75677567 	strbvc	r7, [r7, #-1383]!	; 0x567
 494:	75677567 	strbvc	r7, [r7, #-1383]!	; 0x567
 498:	3e687567 	cdpcc	5, 6, cr7, cr8, cr7, {3}
 49c:	009b834c 	addseq	r8, fp, ip, asr #6
 4a0:	06010402 	streq	r0, [r1], -r2, lsl #8
 4a4:	2f41064a 	svccs	0x0041064a
 4a8:	59820903 	stmibpl	r2, {r0, r1, r8, fp}
 4ac:	6609033d 			; <UNDEFINED> instruction: 0x6609033d
 4b0:	4c6e3d59 	stclmi	13, cr3, [lr], #-356	; 0xfffffe9c
 4b4:	2f6c213d 	svccs	0x006c213d
 4b8:	2f308367 	svccs	0x00308367
 4bc:	2f308367 	svccs	0x00308367
 4c0:	2f318367 	svccs	0x00318367
 4c4:	2f318367 	svccs	0x00318367
 4c8:	01028367 	tsteq	r2, r7, ror #6
 4cc:	86010100 	strhi	r0, [r1], -r0, lsl #2
 4d0:	02000001 	andeq	r0, r0, #1
 4d4:	00010000 	andeq	r0, r1, r0
 4d8:	fb010200 	blx	40ce2 <__etext+0x3ee76>
 4dc:	01000d0e 	tsteq	r0, lr, lsl #26
 4e0:	00010101 	andeq	r0, r1, r1, lsl #2
 4e4:	00010000 	andeq	r0, r1, r0
 4e8:	2e2e0100 	sufcse	f0, f6, f0
 4ec:	2f2e2e2f 	svccs	0x002e2e2f
 4f0:	2f62696c 	svccs	0x0062696c
 4f4:	2f007768 	svccs	0x00007768
 4f8:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xf68
 4fc:	6b6f6d2f 	blvs	1bdb9c0 <__etext+0x1bd9b54>
 500:	732f7265 	teqvc	pc, #1342177286	; 0x50000006
 504:	7472616d 	ldrbtvc	r6, [r2], #-365	; 0x16d
 508:	7261635f 	rsbvc	r6, r1, #2080374785	; 0x7c000001
 50c:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
 510:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
 514:	6d72612d 	ldfvse	f6, [r2, #-180]!	; 0xffffff4c
 518:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
 51c:	61652d65 	cmnvs	r5, r5, ror #26
 520:	342d6962 	strtcc	r6, [sp], #-2402	; 0x962
 524:	322d375f 	eorcc	r3, sp, #24903680	; 0x17c0000
 528:	71333130 	teqvc	r3, r0, lsr r1
 52c:	69622f33 	stmdbvs	r2!, {r0, r1, r4, r5, r8, r9, sl, fp, sp}^
 530:	2e2e2f6e 	cdpcs	15, 2, cr2, cr14, cr14, {3}
 534:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 538:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
 53c:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 540:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
 544:	61652d65 	cmnvs	r5, r5, ror #26
 548:	342f6962 	strtcc	r6, [pc], #-2402	; 550 <__vector_table+0x550>
 54c:	342e372e 	strtcc	r3, [lr], #-1838	; 0x72e
 550:	2f2e2e2f 	svccs	0x002e2e2f
 554:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
 558:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
 55c:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 560:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
 564:	61652d65 	cmnvs	r5, r5, ror #26
 568:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
 56c:	756c636e 	strbvc	r6, [ip, #-878]!	; 0x36e
 570:	2e006564 	cfsh32cs	mvfx6, mvfx0, #52
 574:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
 578:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 57c:	7570632f 	ldrbvc	r6, [r0, #-815]!	; 0x32f
 580:	6165682f 	cmnvs	r5, pc, lsr #16
 584:	73726564 	cmnvc	r2, #419430400	; 0x19000000
 588:	2f2e2e00 	svccs	0x002e2e00
 58c:	6c2f2e2e 	stcvs	14, cr2, [pc], #-184	; 4dc <__vector_table+0x4dc>
 590:	632f6269 	teqvs	pc, #-1879048186	; 0x90000006
 594:	6f6d6d6f 	svcvs	0x006d6d6f
 598:	6800006e 	stmdavs	r0, {r1, r2, r3, r5, r6}
 59c:	636d5f77 	cmnvs	sp, #476	; 0x1dc
 5a0:	00632e67 	rsbeq	r2, r3, r7, ror #28
 5a4:	73000001 	movwvc	r0, #1
 5a8:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
 5ac:	00682e74 	rsbeq	r2, r8, r4, ror lr
 5b0:	4d000002 	stcmi	0, cr0, [r0, #-8]
 5b4:	4630364b 	ldrtmi	r3, [r0], -fp, asr #12
 5b8:	682e3531 	stmdavs	lr!, {r0, r4, r5, r8, sl, ip, sp}
 5bc:	00000300 	andeq	r0, r0, r0, lsl #6
 5c0:	6d6d6f63 	stclvs	15, cr6, [sp, #-396]!	; 0xfffffe74
 5c4:	682e6e6f 	stmdavs	lr!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}
 5c8:	00000400 	andeq	r0, r0, r0, lsl #8
 5cc:	6d5f7768 	ldclvs	7, cr7, [pc, #-416]	; 434 <__vector_table+0x434>
 5d0:	682e6763 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, sl, sp, lr}
 5d4:	00000100 	andeq	r0, r0, r0, lsl #2
 5d8:	02050000 	andeq	r0, r5, #0
 5dc:	000011a0 	andeq	r1, r0, r0, lsr #3
 5e0:	03011c03 	movweq	r1, #7171	; 0x1c03
 5e4:	0859580f 	ldmdaeq	r9, {r0, r1, r2, r3, fp, ip, lr}^
 5e8:	223d3d15 	eorscs	r3, sp, #1344	; 0x540
 5ec:	3d223d3d 	stccc	13, cr3, [r2, #-244]!	; 0xffffff0c
 5f0:	3d3d223d 	lfmcc	f2, 4, [sp, #-244]!	; 0xffffff0c
 5f4:	223d3d22 	eorscs	r3, sp, #2176	; 0x880
 5f8:	68223d3d 	stmdavs	r2!, {r0, r2, r3, r4, r5, r8, sl, fp, ip, sp}
 5fc:	4cf43d2f 	ldclmi	13, cr3, [r4], #188	; 0xbc
 600:	4cf44c84 	ldclmi	12, cr4, [r4], #528	; 0x210
 604:	4cf44c84 	ldclmi	12, cr4, [r4], #528	; 0x210
 608:	08775084 	ldmdaeq	r7!, {r2, r7, ip, lr}^
 60c:	02007641 	andeq	r7, r0, #68157440	; 0x4100000
 610:	20060104 	andcs	r0, r6, r4, lsl #2
 614:	0200a006 	andeq	sl, r0, #6
 618:	20060104 	andcs	r0, r6, r4, lsl #2
 61c:	7793c006 	ldrvc	ip, [r3, r6]
 620:	0200bc6a 	andeq	fp, r0, #27136	; 0x6a00
 624:	20060104 	andcs	r0, r6, r4, lsl #2
 628:	0200a006 	andeq	sl, r0, #6
 62c:	20060104 	andcs	r0, r6, r4, lsl #2
 630:	00d9a406 	sbcseq	sl, r9, r6, lsl #8
 634:	06010402 	streq	r0, [r1], -r2, lsl #8
 638:	21be0620 			; <UNDEFINED> instruction: 0x21be0620
 63c:	78661003 	stmdavc	r6!, {r0, r1, ip}^
 640:	b9c9bf69 	stmiblt	r9, {r0, r3, r5, r6, r8, r9, sl, fp, ip, sp, pc}^
 644:	0402005c 	streq	r0, [r2], #-92	; 0x5c
 648:	004a0602 	subeq	r0, sl, r2, lsl #12
 64c:	4a010402 	bmi	4165c <__etext+0x3f7f0>
 650:	21684d06 	cmncs	r8, r6, lsl #26
 654:	01000502 	tsteq	r0, r2, lsl #10
 658:	00026301 	andeq	r6, r2, r1, lsl #6
 65c:	1f000200 	svcne	0x00000200
 660:	02000001 	andeq	r0, r0, #1
 664:	0d0efb01 	vstreq	d15, [lr, #-4]
 668:	01010100 	mrseq	r0, (UNDEF: 17)
 66c:	00000001 	andeq	r0, r0, r1
 670:	01000001 	tsteq	r0, r1
 674:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
 678:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
 67c:	77682f62 	strbvc	r2, [r8, -r2, ror #30]!
 680:	6f682f00 	svcvs	0x00682f00
 684:	6d2f656d 	cfstr32vs	mvfx6, [pc, #-436]!	; 4d8 <__vector_table+0x4d8>
 688:	72656b6f 	rsbvc	r6, r5, #113664	; 0x1bc00
 68c:	616d732f 	cmnvs	sp, pc, lsr #6
 690:	635f7472 	cmpvs	pc, #1912602624	; 0x72000000
 694:	732f7261 	teqvc	pc, #268435462	; 0x10000006
 698:	672f6372 			; <UNDEFINED> instruction: 0x672f6372
 69c:	612d6363 	teqvs	sp, r3, ror #6
 6a0:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
 6a4:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
 6a8:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
 6ac:	375f342d 	ldrbcc	r3, [pc, -sp, lsr #8]
 6b0:	3130322d 	teqcc	r0, sp, lsr #4
 6b4:	2f337133 	svccs	0x00337133
 6b8:	2f6e6962 	svccs	0x006e6962
 6bc:	6c2f2e2e 	stcvs	14, cr2, [pc], #-184	; 60c <__vector_table+0x60c>
 6c0:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
 6c4:	612f6363 	teqvs	pc, r3, ror #6
 6c8:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
 6cc:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
 6d0:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
 6d4:	372e342f 	strcc	r3, [lr, -pc, lsr #8]!
 6d8:	2e2f342e 	cdpcs	4, 2, cr3, cr15, cr14, {1}
 6dc:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
 6e0:	2f2e2e2f 	svccs	0x002e2e2f
 6e4:	612f2e2e 	teqvs	pc, lr, lsr #28
 6e8:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
 6ec:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
 6f0:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
 6f4:	636e692f 	cmnvs	lr, #770048	; 0xbc000
 6f8:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0x56c
 6fc:	2f2e2e00 	svccs	0x002e2e00
 700:	6c2f2e2e 	stcvs	14, cr2, [pc], #-184	; 650 <__vector_table+0x650>
 704:	632f6269 	teqvs	pc, #-1879048186	; 0x90000006
 708:	682f7570 	stmdavs	pc!, {r4, r5, r6, r8, sl, ip, sp, lr}	; <UNPREDICTABLE>
 70c:	65646165 	strbvs	r6, [r4, #-357]!	; 0x165
 710:	2e007372 	mcrcs	3, 0, r7, cr0, cr2, {3}
 714:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
 718:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 71c:	6d6f632f 	stclvs	3, cr6, [pc, #-188]!	; 668 <__vector_table+0x668>
 720:	006e6f6d 	rsbeq	r6, lr, sp, ror #30
 724:	5f776800 	svcpl	0x00776800
 728:	74726175 	ldrbtvc	r6, [r2], #-373	; 0x175
 72c:	0100632e 	tsteq	r0, lr, lsr #6
 730:	74730000 	ldrbtvc	r0, [r3], #-0
 734:	746e6964 	strbtvc	r6, [lr], #-2404	; 0x964
 738:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
 73c:	4b4d0000 	blmi	1340744 <__etext+0x133e8d8>
 740:	31463036 	cmpcc	r6, r6, lsr r0
 744:	00682e35 	rsbeq	r2, r8, r5, lsr lr
 748:	63000003 	movwvs	r0, #3
 74c:	6f6d6d6f 	svcvs	0x006d6d6f
 750:	00682e6e 	rsbeq	r2, r8, lr, ror #28
 754:	4d000004 	stcmi	0, cr0, [r0, #-16]
 758:	445f534f 	ldrbmi	r5, [pc], #-847	; 760 <__vector_table+0x760>
 75c:	65766972 	ldrbvs	r6, [r6, #-2418]!	; 0x972
 760:	682e7372 	stmdavs	lr!, {r1, r4, r5, r6, r8, r9, ip, sp, lr}
 764:	00000100 	andeq	r0, r0, r0, lsl #2
 768:	755f7768 	ldrbvc	r7, [pc, #-1896]	; 8 <__vector_table+0x8>
 76c:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
 770:	00010068 	andeq	r0, r1, r8, rrx
 774:	5f776800 	svcpl	0x00776800
 778:	2e67636d 	cdpcs	3, 6, cr6, cr7, cr13, {3}
 77c:	00010068 	andeq	r0, r1, r8, rrx
 780:	05000000 	streq	r0, [r0, #-0]
 784:	0014c802 	andseq	ip, r4, r2, lsl #16
 788:	011d0300 	tsteq	sp, r0, lsl #6
 78c:	3d2f2f86 	stccc	15, cr2, [pc, #-536]!	; 57c <__vector_table+0x57c>
 790:	3e302f3d 	mrccc	15, 1, r2, cr0, cr13, {1}
 794:	673d7640 	ldrvs	r7, [sp, -r0, asr #12]!
 798:	833d3e08 	teqhi	sp, #128	; 0x80
 79c:	3d76843d 	cfldrdcc	mvd8, [r6, #-244]!	; 0xffffff0c
 7a0:	86843d83 	strhi	r3, [r4], r3, lsl #27
 7a4:	08673d76 	stmdaeq	r7!, {r1, r2, r4, r5, r6, r8, sl, fp, ip, sp}^
 7a8:	76843d3e 			; <UNDEFINED> instruction: 0x76843d3e
 7ac:	6786843d 			; <UNDEFINED> instruction: 0x6786843d
 7b0:	3e083d76 	mcrcc	13, 0, r3, cr8, cr6, {3}
 7b4:	3d768675 	ldclcc	6, cr8, [r6, #-468]!	; 0xfffffe2c
 7b8:	833d3e08 	teqhi	sp, #128	; 0x80
 7bc:	3d76843d 	cfldrdcc	mvd8, [r6, #-244]!	; 0xffffff0c
 7c0:	86843d83 	strhi	r3, [r4], r3, lsl #27
 7c4:	3e083d76 	mcrcc	13, 0, r3, cr8, cr6, {3}
 7c8:	3d76843d 	cfldrdcc	mvd8, [r6, #-244]!	; 0xffffff0c
 7cc:	593d8684 	ldmdbpl	sp!, {r2, r7, r9, sl, pc}
 7d0:	843d3e08 	ldrthi	r3, [sp], #-3592	; 0xe08
 7d4:	7c843d76 	stcvc	13, cr3, [r4], {118}	; 0x76
 7d8:	68774d85 	ldmdavs	r7!, {r0, r2, r7, r8, sl, fp, lr}^
 7dc:	31083fd7 	ldrdcc	r3, [r8, -r7]
 7e0:	02009368 	andeq	r9, r0, #-1610612735	; 0xa0000001
 7e4:	4a060104 	bmi	180bfc <__etext+0x17ed90>
 7e8:	94833e06 	strls	r3, [r3], #3590	; 0xe06
 7ec:	04020085 	streq	r0, [r2], #-133	; 0x85
 7f0:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
 7f4:	8694833e 			; <UNDEFINED> instruction: 0x8694833e
 7f8:	74140383 	ldrvc	r0, [r4], #-899	; 0x383
 7fc:	0402004c 	streq	r0, [r2], #-76	; 0x4c
void delay(void);

UART_InitTypeDef uart0_init_struct;

int main (void)
{
 800:	06200601 	strteq	r0, [r0], -r1, lsl #12
 804:	15035977 	strne	r5, [r3, #-2423]	; 0x977
    char recv;

    uart_init();
 808:	03594b74 	cmpeq	r9, #118784	; 0x1d000
    LPLD_UART_PutCharArr (UART0, "Input something:\r\n",18);
 80c:	00687416 	rsbeq	r7, r8, r6, lsl r4
 810:	06010402 	streq	r0, [r1], -r2, lsl #8
 814:	3d770620 	ldclcc	6, cr0, [r7, #-128]!	; 0xffffff80
 818:	67581703 	ldrbvs	r1, [r8, -r3, lsl #14]
 81c:	04020022 	streq	r0, [r2], #-34	; 0x22
 820:	03beb801 			; <UNDEFINED> instruction: 0x03beb801
    while (1)
    {
        recv = LPLD_UART_GetChar (UART0);
 824:	7675580f 	ldrbtvc	r5, [r5], -pc, lsl #16
 828:	765a765a 			; <UNDEFINED> instruction: 0x765a765a
 82c:	765a765a 			; <UNDEFINED> instruction: 0x765a765a
 830:	034c765a 	movteq	r7, #50778	; 0xc65a
        LPLD_UART_PutChar (UART0, recv);
 834:	7576660f 	ldrbvc	r6, [r6, #-1551]!	; 0x60f
 838:	75597559 	ldrbvc	r7, [r9, #-1369]	; 0x559
 83c:	75597559 	ldrbvc	r7, [r9, #-1369]	; 0x559
 840:	6b4b7559 	blvs	12dddac <__etext+0x12dbf40>
        //LPLD_UART_PutCharArr (UART0, "Input something:\r\n",18);
    }
 844:	04020031 	streq	r0, [r2], #-49	; 0x31
    return 0;
}

void uart_init(void)
{
 848:	069e0601 	ldreq	r0, [lr], r1, lsl #12
 84c:	020069a0 	andeq	r6, r0, #2621440	; 0x280000
    uart0_init_struct.UART_Uartx = UART0;
 850:	9e060104 	adflss	f0, f6, f4
 854:	3268a006 	rsbcc	sl, r8, #6
 858:	04020031 	streq	r0, [r2], #-49	; 0x31
 85c:	069e0601 	ldreq	r0, [lr], r1, lsl #12
    uart0_init_struct.UART_BaudRate = 9600;
 860:	020069a0 	andeq	r6, r0, #2621440	; 0x280000
 864:	9e060104 	adflss	f0, f6, f4
 868:	3268a006 	rsbcc	sl, r8, #6
 86c:	04020030 	streq	r0, [r2], #-48	; 0x30
    uart0_init_struct.UART_RxPin = PTB16;
 870:	069e0601 	ldreq	r0, [lr], r1, lsl #12
 874:	020069a0 	andeq	r6, r0, #2621440	; 0x280000
 878:	9e060104 	adflss	f0, f6, f4
    uart0_init_struct.UART_TxPin = PTB17;
 87c:	3268a006 	rsbcc	sl, r8, #6
 880:	04020030 	streq	r0, [r2], #-48	; 0x30
 884:	069e0601 	ldreq	r0, [lr], r1, lsl #12
 888:	020069a0 	andeq	r6, r0, #2621440	; 0x280000

    LPLD_UART_Init (uart0_init_struct);
 88c:	9e060104 	adflss	f0, f6, f4
 890:	3268a006 	rsbcc	sl, r8, #6
 894:	04020030 	streq	r0, [r2], #-48	; 0x30
 898:	069e0601 	ldreq	r0, [lr], r1, lsl #12
}
 89c:	020069a0 	andeq	r6, r0, #2621440	; 0x280000

void delay (void)
{
 8a0:	9e060104 	adflss	f0, f6, f4
 8a4:	3268a006 	rsbcc	sl, r8, #6
    int x,i;
    for (x = 0xfff; x > 0; x--)
 8a8:	04020030 	streq	r0, [r2], #-48	; 0x30
 8ac:	069e0601 	ldreq	r0, [lr], r1, lsl #12
        for (i = 0xffff; i > 0; i--);
 8b0:	020069a0 	andeq	r6, r0, #2621440	; 0x280000
 8b4:	9e060104 	adflss	f0, f6, f4
 8b8:	0268a006 	rsbeq	sl, r8, #6
 8bc:	01010001 	tsteq	r1, r1

Disassembly of section .debug_str:

00000000 <.debug_str>:
       0:	30445450 	subcc	r5, r4, r0, asr r4
       4:	44545000 	ldrbmi	r5, [r4], #-0
       8:	54500031 	ldrbpl	r0, [r0], #-49	; 0x31
       c:	50003244 	andpl	r3, r0, r4, asr #4
      10:	00394354 	eorseq	r4, r9, r4, asr r3
      14:	46494653 			; <UNDEFINED> instruction: 0x46494653
      18:	6175004f 	cmnvs	r5, pc, asr #32
      1c:	695f7472 	ldmdbvs	pc, {r1, r4, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
      20:	0074696e 	rsbseq	r6, r4, lr, ror #18
      24:	45444f4d 	strbmi	r4, [r4, #-3917]	; 0xf4d
      28:	5450004d 	ldrbpl	r0, [r0], #-77	; 0x4d
      2c:	00303142 	eorseq	r3, r0, r2, asr #2
      30:	49465752 	stmdbmi	r6, {r1, r4, r6, r8, r9, sl, ip, lr}^
      34:	6c004f46 	stcvs	15, cr4, [r0], {70}	; 0x46
      38:	20676e6f 	rsbcs	r6, r7, pc, ror #28
      3c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
      40:	736e7520 	cmnvc	lr, #134217728	; 0x8000000
      44:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0x769
      48:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
      4c:	54500074 	ldrbpl	r0, [r0], #-116	; 0x74
      50:	00313143 	eorseq	r3, r1, r3, asr #2
      54:	31425450 	cmpcc	r2, r0, asr r4
      58:	54500036 	ldrbpl	r0, [r0], #-54	; 0x36
      5c:	00373142 	eorseq	r3, r7, r2, asr #2
      60:	31425450 	cmpcc	r2, r0, asr r4
      64:	54500038 	ldrbpl	r0, [r0], #-56	; 0x38
      68:	00393142 	eorseq	r3, r9, r2, asr #2
      6c:	30415450 	subcc	r5, r1, r0, asr r4
      70:	41545000 	cmpmi	r4, r0
      74:	54500031 	ldrbpl	r0, [r0], #-49	; 0x31
      78:	50003241 	andpl	r3, r0, r1, asr #4
      7c:	00334154 	eorseq	r4, r3, r4, asr r1
      80:	34415450 	strbcc	r5, [r1], #-1104	; 0x450
      84:	41545000 	cmpmi	r4, r0
      88:	54500035 	ldrbpl	r0, [r0], #-53	; 0x35
      8c:	54003641 	strpl	r3, [r0], #-1601	; 0x641
      90:	00544449 	subseq	r4, r4, r9, asr #8
      94:	38415450 	stmdacc	r1, {r4, r6, sl, ip, lr}^
      98:	41545000 	cmpmi	r4, r0
      9c:	6f6c0039 	svcvs	0x006c0039
      a0:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
      a4:	20676e6f 	rsbcs	r6, r7, pc, ror #28
      a8:	00746e69 	rsbseq	r6, r4, r9, ror #28
      ac:	74726f50 	ldrbtvc	r6, [r2], #-3920	; 0xf50
      b0:	736e6950 	cmnvc	lr, #1310720	; 0x140000
      b4:	6d756e45 	ldclvs	14, cr6, [r5, #-276]!	; 0xfffffeec
      b8:	54435000 	strbpl	r5, [r3], #-0
      bc:	4155004c 	cmpmi	r5, ip, asr #32
      c0:	545f5452 	ldrbpl	r5, [pc], #-1106	; c8 <__vector_table+0xc8>
      c4:	6e695078 	mcrvs	0, 3, r5, cr9, cr8, {3}
      c8:	49465000 	stmdbmi	r6, {ip, lr}^
      cc:	47004f46 	strmi	r4, [r0, -r6, asr #30]
      d0:	4320554e 	teqmi	r0, #327155712	; 0x13800000
      d4:	372e3420 	strcc	r3, [lr, -r0, lsr #8]!
      d8:	3220342e 	eorcc	r3, r0, #771751936	; 0x2e000000
      dc:	30333130 	eorscc	r3, r3, r0, lsr r1
      e0:	20333139 	eorscs	r3, r3, r9, lsr r1
      e4:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
      e8:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0x165
      ec:	415b2029 	cmpmi	fp, r9, lsr #32
      f0:	652f4d52 	strvs	r4, [pc, #-3410]!	; fffff3a6 <__StackLimit+0xdffff3a6>
      f4:	6465626d 	strbtvs	r6, [r5], #-621	; 0x26d
      f8:	2d646564 	cfstr64cs	mvdx6, [r4, #-400]!	; 0xfffffe70
      fc:	2d375f34 	ldccs	15, cr5, [r7, #-208]!	; 0xffffff30
     100:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
     104:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
     108:	73697665 	cmnvc	r9, #105906176	; 0x6500000
     10c:	206e6f69 	rsbcs	r6, lr, r9, ror #30
     110:	36323032 			; <UNDEFINED> instruction: 0x36323032
     114:	005d3130 	subseq	r3, sp, r0, lsr r1
     118:	32425450 	subcc	r5, r2, #1342177280	; 0x50000000
     11c:	54500030 	ldrbpl	r0, [r0], #-48	; 0x30
     120:	00313242 	eorseq	r3, r1, r2, asr #4
     124:	32425450 	subcc	r5, r2, #1342177280	; 0x50000000
     128:	54500032 	ldrbpl	r0, [r0], #-50	; 0x32
     12c:	00333242 	eorseq	r3, r3, r2, asr #4
     130:	76636572 			; <UNDEFINED> instruction: 0x76636572
     134:	53455200 	movtpl	r5, #20992	; 0x5200
     138:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     13c:	00305f44 	eorseq	r5, r0, r4, asr #30
     140:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     144:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     148:	5200315f 	andpl	r3, r0, #-1073741801	; 0xc0000017
     14c:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     150:	5f444556 	svcpl	0x00444556
     154:	44530032 	ldrbmi	r0, [r3], #-50	; 0x32
     158:	64004854 	strvs	r4, [r0], #-2132	; 0x854
     15c:	6c62756f 	cfstr64vs	mvdx7, [r2], #-444	; 0xfffffe44
     160:	44530065 	ldrbmi	r0, [r3], #-101	; 0x65
     164:	57004c54 	smlsdpl	r0, r4, ip, r4
     168:	3138374e 	teqcc	r8, lr, asr #14
     16c:	54500036 	ldrbpl	r0, [r0], #-54	; 0x36
     170:	50003042 	andpl	r3, r0, r2, asr #32
     174:	00314254 	eorseq	r4, r1, r4, asr r2
     178:	32425450 	subcc	r5, r2, #1342177280	; 0x50000000
     17c:	42545000 	subsmi	r5, r4, #0
     180:	69750033 	ldmdbvs	r5!, {r0, r1, r4, r5}^
     184:	3233746e 	eorscc	r7, r3, #1845493760	; 0x6e000000
     188:	41545000 	cmpmi	r4, r0
     18c:	50003031 	andpl	r3, r0, r1, lsr r0
     190:	31314154 	teqcc	r1, r4, asr r1
     194:	41545000 	cmpmi	r4, r0
     198:	50003231 	andpl	r3, r0, r1, lsr r2
     19c:	33314154 	teqcc	r1, #21
     1a0:	41545000 	cmpmi	r4, r0
     1a4:	50003431 	andpl	r3, r0, r1, lsr r4
     1a8:	35314154 	ldrcc	r4, [r1, #-340]!	; 0x154
     1ac:	41545000 	cmpmi	r4, r0
     1b0:	50003631 	andpl	r3, r0, r1, lsr r6
     1b4:	37314154 			; <UNDEFINED> instruction: 0x37314154
     1b8:	41545000 	cmpmi	r4, r0
     1bc:	50003831 	andpl	r3, r0, r1, lsr r8
     1c0:	39314154 	ldmdbcc	r1!, {r2, r4, r6, r8, lr}
     1c4:	44545000 	ldrbmi	r5, [r4], #-0
     1c8:	54500033 	ldrbpl	r0, [r0], #-51	; 0x33
     1cc:	50003842 	andpl	r3, r0, r2, asr #16
     1d0:	00344454 	eorseq	r4, r4, r4, asr r4
     1d4:	38375445 	ldmdacc	r7!, {r0, r2, r6, sl, ip, lr}
     1d8:	54003631 	strpl	r3, [r0], #-1585	; 0x631
     1dc:	3138374c 	teqcc	r8, ip, asr #14
     1e0:	57540036 	smmlarpl	r4, r6, r0, r0
     1e4:	4f464946 	svcmi	0x00464946
     1e8:	44495200 	strbmi	r5, [r9], #-512	; 0x200
     1ec:	41550054 	cmpmi	r5, r4, asr r0
     1f0:	4d5f5452 	cfldrdmi	mvd5, [pc, #-328]	; b0 <__vector_table+0xb0>
     1f4:	614d6d65 	cmpvs	sp, r5, ror #26
     1f8:	72745070 	rsbsvc	r5, r4, #112	; 0x70
     1fc:	43545000 	cmpmi	r4, #0
     200:	54500030 	ldrbpl	r0, [r0], #-48	; 0x30
     204:	50003143 	andpl	r3, r0, r3, asr #2
     208:	00324354 	eorseq	r4, r2, r4, asr r3
     20c:	33435450 	movtcc	r5, #13392	; 0x3450
     210:	43545000 	cmpmi	r4, #0
     214:	54500034 	ldrbpl	r0, [r0], #-52	; 0x34
     218:	50003543 	andpl	r3, r0, r3, asr #10
     21c:	00364354 	eorseq	r4, r6, r4, asr r3
     220:	37435450 	smlsldcc	r5, r3, r0, r4
     224:	43545000 	cmpmi	r4, #0
     228:	54500038 	ldrbpl	r0, [r0], #-56	; 0x38
     22c:	00343241 	eorseq	r3, r4, r1, asr #4
     230:	32415450 	subcc	r5, r1, #1342177280	; 0x50000000
     234:	54500035 	ldrbpl	r0, [r0], #-53	; 0x35
     238:	00363241 	eorseq	r3, r6, r1, asr #4
     23c:	32415450 	subcc	r5, r1, #1342177280	; 0x50000000
     240:	54500037 	ldrbpl	r0, [r0], #-55	; 0x37
     244:	00383241 	eorseq	r3, r8, r1, asr #4
     248:	32415450 	subcc	r5, r1, #1342177280	; 0x50000000
     24c:	54500039 	ldrbpl	r0, [r0], #-57	; 0x39
     250:	00313142 	eorseq	r3, r1, r2, asr #2
     254:	6e69616d 	powvsez	f6, f1, #5.0
     258:	5000632e 	andpl	r6, r0, lr, lsr #6
     25c:	5074726f 	rsbspl	r7, r4, pc, ror #4
     260:	45736e69 	ldrbmi	r6, [r3, #-3689]!	; 0xe69
     264:	5f6d756e 	svcpl	0x006d756e
     268:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
     26c:	6f687300 	svcvs	0x00687300
     270:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
     274:	5000746e 	andpl	r7, r0, lr, ror #8
     278:	00344554 	eorseq	r4, r4, r4, asr r5
     27c:	38375349 	ldmdacc	r7!, {r0, r3, r6, r8, r9, ip, lr}
     280:	55003631 	strpl	r3, [r0, #-1585]	; 0x631
     284:	5f545241 	svcpl	0x00545241
     288:	73497852 	movtvc	r7, #38994	; 0x9852
     28c:	69730072 	ldmdbvs	r3!, {r1, r4, r5, r6}^
     290:	7974657a 	ldmdbvc	r4!, {r1, r3, r4, r5, r6, r8, sl, sp, lr}^
     294:	50006570 	andpl	r6, r0, r0, ror r5
     298:	00374154 	eorseq	r4, r7, r4, asr r1
     29c:	35445450 	strbcc	r5, [r4, #-1104]	; 0x450
     2a0:	44545000 	ldrbmi	r5, [r4], #-0
     2a4:	54500036 	ldrbpl	r0, [r0], #-54	; 0x36
     2a8:	50003744 	andpl	r3, r0, r4, asr #14
     2ac:	00384454 	eorseq	r4, r8, r4, asr r4
     2b0:	39445450 	stmdbcc	r4, {r4, r6, sl, ip, lr}^
     2b4:	45545000 	ldrbmi	r5, [r4, #-0]
     2b8:	50003031 	andpl	r3, r0, r1, lsr r0
     2bc:	31314554 	teqcc	r1, r4, asr r5
     2c0:	45545000 	ldrbmi	r5, [r4, #-0]
     2c4:	54500037 	ldrbpl	r0, [r0], #-55	; 0x37
     2c8:	52003845 	andpl	r3, r0, #4521984	; 0x450000
     2cc:	4c455250 	sfmmi	f5, 2, [r5], {80}	; 0x50
     2d0:	6f6c6600 	svcvs	0x006c6600
     2d4:	55007461 	strpl	r7, [r0, #-1121]	; 0x461
     2d8:	5f545241 	svcpl	0x00545241
     2dc:	74726155 	ldrbtvc	r6, [r2], #-341	; 0x155
     2e0:	6e750078 	mrcvs	0, 3, r0, cr5, cr8, {3}
     2e4:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
     2e8:	63206465 	teqvs	r0, #1694498816	; 0x65000000
     2ec:	00726168 	rsbseq	r6, r2, r8, ror #2
     2f0:	30455450 	subcc	r5, r5, r0, asr r4
     2f4:	45545000 	ldrbmi	r5, [r4, #-0]
     2f8:	54500031 	ldrbpl	r0, [r0], #-49	; 0x31
     2fc:	50003245 	andpl	r3, r0, r5, asr #4
     300:	00334554 	eorseq	r4, r3, r4, asr r5
     304:	616c6564 	cmnvs	ip, r4, ror #10
     308:	54500079 	ldrbpl	r0, [r0], #-121	; 0x79
     30c:	50003545 	andpl	r3, r0, r5, asr #10
     310:	00364554 	eorseq	r4, r6, r4, asr r5
     314:	38375057 	ldmdacc	r7!, {r0, r1, r2, r4, r6, ip, lr}
     318:	545f3631 	ldrbpl	r3, [pc], #-1585	; 320 <__vector_table+0x320>
     31c:	5059545f 	subspl	r5, r9, pc, asr r4
     320:	57003045 	strpl	r3, [r0, -r5, asr #32]
     324:	31383750 	teqcc	r8, r0, asr r7
     328:	5f545f36 	svcpl	0x00545f36
     32c:	45505954 	ldrbmi	r5, [r0, #-2388]	; 0x954
     330:	54500031 	ldrbpl	r0, [r0], #-49	; 0x31
     334:	49003945 	stmdbmi	r0, {r0, r2, r6, r8, fp, ip, sp}
     338:	31383745 	teqcc	r8, r5, asr #14
     33c:	54500036 	ldrbpl	r0, [r0], #-54	; 0x36
     340:	00343245 	eorseq	r3, r4, r5, asr #4
     344:	32455450 	subcc	r5, r5, #1342177280	; 0x50000000
     348:	54500035 	ldrbpl	r0, [r0], #-53	; 0x35
     34c:	00363245 	eorseq	r3, r6, r5, asr #4
     350:	32455450 	subcc	r5, r5, #1342177280	; 0x50000000
     354:	54500037 	ldrbpl	r0, [r0], #-55	; 0x37
     358:	00383245 	eorseq	r3, r8, r5, asr #4
     35c:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
     360:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
     364:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
     368:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
     36c:	5500746e 	strpl	r7, [r0, #-1134]	; 0x46e
     370:	5f545241 	svcpl	0x00545241
     374:	4d6d654d 	cfstr64mi	mvdx6, [sp, #-308]!	; 0xfffffecc
     378:	50007061 	andpl	r7, r0, r1, rrx
     37c:	30314454 	eorscc	r4, r1, r4, asr r4
     380:	44545000 	ldrbmi	r5, [r4], #-0
     384:	50003131 	andpl	r3, r0, r1, lsr r1
     388:	32314454 	eorscc	r4, r1, #1409286144	; 0x54000000
     38c:	44545000 	ldrbmi	r5, [r4], #-0
     390:	50003331 	andpl	r3, r0, r1, lsr r3
     394:	34314454 	ldrtcc	r4, [r1], #-1108	; 0x454
     398:	44545000 	ldrbmi	r5, [r4], #-0
     39c:	50003531 	andpl	r3, r0, r1, lsr r5
     3a0:	00485443 	subeq	r5, r8, r3, asr #8
     3a4:	54524155 	ldrbpl	r4, [r2], #-341	; 0x155
     3a8:	4978545f 	ldmdbmi	r8!, {r0, r1, r2, r3, r4, r6, sl, ip, lr}^
     3ac:	6e45746e 	cdpvs	4, 4, cr7, cr5, cr14, {3}
     3b0:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
     3b4:	37465700 	strbcc	r5, [r6, -r0, lsl #14]
     3b8:	00363138 	eorseq	r3, r6, r8, lsr r1
     3bc:	54524155 	ldrbpl	r4, [r2], #-341	; 0x155
     3c0:	4978545f 	ldmdbmi	r8!, {r0, r1, r2, r3, r4, r6, sl, ip, lr}^
     3c4:	55007273 	strpl	r7, [r0, #-627]	; 0x273
     3c8:	5f545241 	svcpl	0x00545241
     3cc:	5f525349 	svcpl	0x00525349
     3d0:	4c4c4143 	stfmie	f4, [ip], {67}	; 0x43
     3d4:	4b434142 	blmi	10d08e4 <__etext+0x10cea78>
     3d8:	46435400 	strbmi	r5, [r3], -r0, lsl #8
     3dc:	004f4649 	subeq	r4, pc, r9, asr #12
     3e0:	34425450 	strbcc	r5, [r2], #-1104	; 0x450
     3e4:	42545000 	subsmi	r5, r4, #0
     3e8:	54500035 	ldrbpl	r0, [r0], #-53	; 0x35
     3ec:	50003642 	andpl	r3, r0, r2, asr #12
     3f0:	00374254 	eorseq	r4, r7, r4, asr r2
     3f4:	6c6f6f62 	stclvs	15, cr6, [pc], #-392	; 274 <__vector_table+0x274>
     3f8:	006e6165 	rsbeq	r6, lr, r5, ror #2
     3fc:	39425450 	stmdbcc	r2, {r4, r6, sl, ip, lr}^
     400:	72617500 	rsbvc	r7, r1, #0
     404:	695f3074 	ldmdbvs	pc, {r2, r4, r5, r6, ip, sp}^	; <UNPREDICTABLE>
     408:	5f74696e 	svcpl	0x0074696e
     40c:	75727473 	ldrbvc	r7, [r2, #-1139]!	; 0x473
     410:	55007463 	strpl	r7, [r0, #-1123]	; 0x463
     414:	5f545241 	svcpl	0x00545241
     418:	6e497852 	mcrvs	8, 2, r7, cr9, cr2, {2}
     41c:	616e4574 	smcvs	58452	; 0xe454
     420:	00656c62 	rsbeq	r6, r5, r2, ror #24
     424:	54524155 	ldrbpl	r4, [r2], #-341	; 0x155
     428:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     42c:	70795474 	rsbsvc	r5, r9, r4, ror r4
     430:	66654465 	strbtvs	r4, [r5], -r5, ror #8
     434:	52415500 	subpl	r5, r1, #0
     438:	61425f54 	cmpvs	r2, r4, asr pc
     43c:	61526475 	cmpvs	r2, r5, ror r4
     440:	43006574 	movwmi	r6, #1396	; 0x574
     444:	36313837 			; <UNDEFINED> instruction: 0x36313837
     448:	6e697500 	cdpvs	5, 6, cr7, cr9, cr0, {0}
     44c:	745f3874 	ldrbvc	r3, [pc], #-2164	; 454 <__vector_table+0x454>
     450:	43545000 	cmpmi	r4, #0
     454:	55003031 	strpl	r3, [r0, #-49]	; 0x31
     458:	5f545241 	svcpl	0x00545241
     45c:	69507852 	ldmdbvs	r0, {r1, r4, r6, fp, ip, sp, lr}^
     460:	5450006e 	ldrbpl	r0, [r0], #-110	; 0x6e
     464:	00323143 	eorseq	r3, r2, r3, asr #2
     468:	31435450 	cmpcc	r3, r0, asr r4
     46c:	54500033 	ldrbpl	r0, [r0], #-51	; 0x33
     470:	00343143 	eorseq	r3, r4, r3, asr #2
     474:	31435450 	cmpcc	r3, r0, asr r4
     478:	54500035 	ldrbpl	r0, [r0], #-53	; 0x35
     47c:	00363143 	eorseq	r3, r6, r3, asr #2
     480:	31435450 	cmpcc	r3, r0, asr r4
     484:	54500037 	ldrbpl	r0, [r0], #-55	; 0x37
     488:	00383143 	eorseq	r3, r8, r3, asr #2
     48c:	31435450 	cmpcc	r3, r0, asr r4
     490:	43520039 	cmpmi	r2, #57	; 0x39
     494:	4f464946 	svcmi	0x00464946
     498:	69616d00 	stmdbvs	r1!, {r8, sl, fp, sp, lr}^
     49c:	682f006e 	stmdavs	pc!, {r1, r2, r3, r5, r6}	; <UNPREDICTABLE>
     4a0:	2f656d6f 	svccs	0x00656d6f
     4a4:	656b6f6d 	strbvs	r6, [fp, #-3949]!	; 0xf6d
     4a8:	6d652f72 	stclvs	15, cr2, [r5, #-456]!	; 0xfffffe38
     4ac:	5f646562 	svcpl	0x00646562
     4b0:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
     4b4:	72702f6e 	rsbsvc	r2, r0, #440	; 0x1b8
     4b8:	63656a6f 	cmnvs	r5, #454656	; 0x6f000
     4bc:	6d732f74 	ldclvs	15, cr2, [r3, #-464]!	; 0xfffffe30
     4c0:	5f747261 	svcpl	0x00747261
     4c4:	2f726163 	svccs	0x00726163
     4c8:	6a6f7270 	bvs	1bdce90 <__etext+0x1bdb024>
     4cc:	2f746365 	svccs	0x00746365
     4d0:	752d3230 	strvc	r3, [sp, #-560]!	; 0x230
     4d4:	00747261 	rsbseq	r7, r4, r1, ror #4
     4d8:	61666544 	cmnvs	r6, r4, asr #10
     4dc:	5f746c75 	svcpl	0x00746c75
     4e0:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     4e4:	0072656c 	rsbseq	r6, r2, ip, ror #10
     4e8:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
     4ec:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
     4f0:	70632f62 	rsbvc	r2, r3, r2, ror #30
     4f4:	74732f75 	ldrbtvc	r2, [r3], #-3957	; 0xf75
     4f8:	75747261 	ldrbvc	r7, [r4, #-609]!	; 0x261
     4fc:	366b5f70 	uqsub16cc	r5, fp, r0
     500:	00632e30 	rsbeq	r2, r3, r0, lsr lr
     504:	7362655f 	cmnvc	r2, #398458880	; 0x17c00000
     508:	655f0073 	ldrbvs	r0, [pc, #-115]	; 49d <__vector_table+0x49d>
     50c:	61746164 	cmnvs	r4, r4, ror #2
     510:	64735f00 	ldrbtvs	r5, [r3], #-3840	; 0xf00
     514:	00617461 	rsbeq	r7, r1, r1, ror #8
     518:	66705f67 	ldrbtvs	r5, [r0], -r7, ror #30
     51c:	6365566e 	cmnvs	r5, #115343360	; 0x6e00000
     520:	73726f74 	cmnvc	r2, #464	; 0x1d0
     524:	73655200 	cmnvc	r5, #0
     528:	485f7465 	ldmdami	pc, {r0, r2, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
     52c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     530:	64007265 	strvs	r7, [r0], #-613	; 0x265
     534:	69747365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}^
     538:	6974616e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, sp, lr}^
     53c:	73006e6f 	movwvc	r6, #3695	; 0xe6f
     540:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
     544:	735f0065 	cmpvc	pc, #101	; 0x65
     548:	00737362 	rsbseq	r7, r3, r2, ror #6
     54c:	6574655f 	ldrbvs	r6, [r4, #-1375]!	; 0x55f
     550:	53007478 	movwpl	r7, #1144	; 0x478
     554:	3554504f 	ldrbcc	r5, [r4, #-79]	; 0x4f
     558:	46434600 	strbmi	r4, [r3], -r0, lsl #12
     55c:	46003147 	strmi	r3, [r0], -r7, asr #2
     560:	32474643 	subcc	r4, r7, #70254592	; 0x4300000
     564:	49445300 	stmdbmi	r4, {r8, r9, ip, lr}^
     568:	434d0044 	movtmi	r0, #53316	; 0xd044
     56c:	654d5f47 	strbvs	r5, [sp, #-3911]	; 0xf47
     570:	70614d6d 	rsbvc	r4, r1, sp, ror #26
     574:	4c4c5000 	marmi	acc0, r5, ip
     578:	0038345f 	eorseq	r3, r8, pc, asr r4
     57c:	706d6574 	rsbvc	r6, sp, r4, ror r5
     580:	43544100 	cmpmi	r4, #0
     584:	50004856 	andpl	r4, r0, r6, asr r8
     588:	315f4c4c 	cmpcc	pc, ip, asr #24
     58c:	49003038 	stmdbmi	r0, {r3, r4, r5, ip, sp}
     590:	00524241 	subseq	r4, r2, r1, asr #4
     594:	48444955 	stmdami	r4, {r0, r2, r4, r6, r8, fp, lr}^
     598:	44495500 	strbmi	r5, [r9], #-1280	; 0x500
     59c:	6c50004c 	mrrcvs	0, 4, r0, r0, cr12	; <UNPREDICTABLE>
     5a0:	74704f6c 	ldrbtvc	r4, [r0], #-3948	; 0xf6c
     5a4:	456e6f69 	strbmi	r6, [lr, #-3945]!	; 0xf69
     5a8:	006d756e 	rsbeq	r7, sp, lr, ror #10
     5ac:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
     5b0:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
     5b4:	70632f62 	rsbvc	r2, r3, r2, ror #30
     5b8:	79732f75 	ldmdbvc	r3!, {r0, r2, r4, r5, r6, r8, r9, sl, fp, sp}^
     5bc:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!	; 0xfffffe34
     5c0:	30366b5f 	eorscc	r6, r6, pc, asr fp
     5c4:	5300632e 	movwpl	r6, #814	; 0x32e
     5c8:	00524954 	subseq	r4, r2, r4, asr r9
     5cc:	62616e65 	rsbvs	r6, r1, #1616	; 0x650
     5d0:	695f656c 	ldmdbvs	pc, {r2, r3, r5, r6, r8, sl, sp, lr}^	; <UNPREDICTABLE>
     5d4:	53007172 	movwpl	r7, #370	; 0x172
     5d8:	4d5f4d49 	ldclmi	13, cr4, [pc, #-292]	; 4bc <__vector_table+0x4bc>
     5dc:	614d6d65 	cmpvs	sp, r5, ror #26
     5e0:	72745070 	rsbsvc	r5, r4, #112	; 0x70
     5e4:	4c4c5000 	marmi	acc0, r5, ip
     5e8:	3035315f 	eorscc	r3, r5, pc, asr r1
     5ec:	73696400 	cmnvc	r9, #0
     5f0:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
     5f4:	7172695f 	cmnvc	r2, pc, asr r9
     5f8:	47435300 	strbmi	r5, [r3, -r0, lsl #6]
     5fc:	53003143 	movwpl	r3, #323	; 0x143
     600:	32434743 	subcc	r4, r3, #17563648	; 0x10c0000
     604:	47435300 	strbmi	r5, [r3, -r0, lsl #6]
     608:	53003343 	movwpl	r3, #835	; 0x343
     60c:	34434743 	strbcc	r4, [r3], #-1859	; 0x743
     610:	47435300 	strbmi	r5, [r3, -r0, lsl #6]
     614:	53003543 	movwpl	r3, #1347	; 0x543
     618:	36434743 	strbcc	r4, [r3], -r3, asr #14
     61c:	47435300 	strbmi	r5, [r3, -r0, lsl #6]
     620:	55003743 	strpl	r3, [r0, #-1859]	; 0x743
     624:	484d4449 	stmdami	sp, {r0, r3, r6, sl, lr}^
     628:	504f5300 	subpl	r5, pc, r0, lsl #6
     62c:	43003754 	movwmi	r3, #1876	; 0x754
     630:	49444b4c 	stmdbmi	r4, {r2, r3, r6, r8, r9, fp, lr}^
     634:	43003156 	movwmi	r3, #342	; 0x156
     638:	49444b4c 	stmdbmi	r4, {r2, r3, r6, r8, r9, fp, lr}^
     63c:	43003256 	movwmi	r3, #598	; 0x256
     640:	49444b4c 	stmdbmi	r4, {r2, r3, r6, r8, r9, fp, lr}^
     644:	49003456 	stmdbmi	r0, {r1, r2, r4, r6, sl, ip, sp}
     648:	00525043 	subseq	r5, r2, r3, asr #32
     64c:	5f4c4c50 	svcpl	0x004c4c50
     650:	00303231 	eorseq	r3, r0, r1, lsr r2
     654:	746e6975 	strbtvc	r6, [lr], #-2421	; 0x975
     658:	745f3233 	ldrbvc	r3, [pc], #-563	; 660 <__vector_table+0x660>
     65c:	4c4c5000 	marmi	acc0, r5, ip
     660:	3030315f 	eorscc	r3, r0, pc, asr r1
     664:	625f6700 	subsvs	r6, pc, #0
     668:	635f7375 	cmpvs	pc, #-738197503	; 0xd4000001
     66c:	6b636f6c 	blvs	18dc424 <__etext+0x18da5b8>
     670:	4c4c5000 	marmi	acc0, r5, ip
     674:	0030355f 	eorseq	r3, r0, pc, asr r5
     678:	52454349 	subpl	r4, r5, #603979777	; 0x24000001
     67c:	73795300 	cmnvc	r9, #0
     680:	496d6574 	stmdbmi	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
     684:	0074696e 	rsbseq	r6, r4, lr, ror #18
     688:	5f4d4953 	svcpl	0x004d4953
     68c:	4d6d654d 	cfstr64mi	mvdx6, [sp, #-308]!	; 0xfffffecc
     690:	4e007061 	cdpmi	0, 0, cr7, cr0, cr1, {3}
     694:	5f434956 	svcpl	0x00434956
     698:	4d6d654d 	cfstr64mi	mvdx6, [sp, #-308]!	; 0xfffffecc
     69c:	74507061 	ldrbvc	r7, [r0], #-97	; 0x61
     6a0:	79530072 	ldmdbvc	r3, {r1, r4, r5, r6}^
     6a4:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!	; 0xfffffe34
     6a8:	65726f43 	ldrbvs	r6, [r2, #-3907]!	; 0xf43
     6ac:	636f6c43 	cmnvs	pc, #17152	; 0x4300
     6b0:	6470556b 	ldrbtvs	r5, [r0], #-1387	; 0x56b
     6b4:	00657461 	rsbeq	r7, r5, r1, ror #8
     6b8:	52505349 	subspl	r5, r0, #603979777	; 0x24000001
     6bc:	47434d00 	strbmi	r4, [r3, -r0, lsl #26]
     6c0:	6d654d5f 	stclvs	13, cr4, [r5, #-380]!	; 0xfffffe84
     6c4:	5070614d 	rsbspl	r6, r0, sp, asr #2
     6c8:	53007274 	movwpl	r7, #628	; 0x274
     6cc:	3154504f 	cmpcc	r4, pc, asr #32
     6d0:	73795300 	cmnvc	r9, #0
     6d4:	436d6574 	cmnmi	sp, #486539264	; 0x1d000000
     6d8:	4365726f 	cmnmi	r5, #-268435450	; 0xf0000006
     6dc:	6b636f6c 	blvs	18dc494 <__etext+0x18da628>
     6e0:	504f5300 	subpl	r5, pc, r0, lsl #6
     6e4:	67003254 	smlsdvs	r0, r4, r2, r3
     6e8:	726f635f 	rsbvc	r6, pc, #2080374785	; 0x7c000001
     6ec:	6c635f65 	stclvs	15, cr5, [r3], #-404	; 0xfffffe6c
     6f0:	006b636f 	rsbeq	r6, fp, pc, ror #6
     6f4:	52455349 	subpl	r5, r5, #603979777	; 0x24000001
     6f8:	504f5300 	subpl	r5, pc, r0, lsl #6
     6fc:	67003654 	smlsdvs	r0, r4, r6, r3
     700:	656c665f 	strbvs	r6, [ip, #-1631]!	; 0x65f
     704:	73756278 	cmnvc	r5, #-2147483641	; 0x80000007
     708:	6f6c635f 	svcvs	0x006c635f
     70c:	55006b63 	strpl	r6, [r0, #-2915]	; 0xb63
     710:	4c4d4449 	cfstrdmi	mvd4, [sp], {73}	; 0x49
     714:	53455200 	movtpl	r5, #20992	; 0x5200
     718:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     71c:	00335f44 	eorseq	r5, r3, r4, asr #30
     720:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     724:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     728:	5200345f 	andpl	r3, r0, #1593835520	; 0x5f000000
     72c:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     730:	5f444556 	svcpl	0x00444556
     734:	4f530035 	svcmi	0x00530035
     738:	43315450 	teqmi	r1, #1342177280	; 0x50000000
     73c:	41004746 	tstmi	r0, r6, asr #14
     740:	4c564354 	mrrcmi	3, 5, r4, r6, cr4
     744:	4c4c5000 	marmi	acc0, r5, ip
     748:	3030325f 	eorscc	r3, r0, pc, asr r2
     74c:	665f6700 	ldrbvs	r6, [pc], -r0, lsl #14
     750:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
     754:	6f6c635f 	svcvs	0x006c635f
     758:	4e006b63 	vmlsmi.f64	d6, d0, d19
     75c:	5f434956 	svcpl	0x00434956
     760:	4d6d654d 	cfstr64mi	mvdx6, [sp, #-308]!	; 0xfffffecc
     764:	50007061 	andpl	r7, r0, r1, rrx
     768:	395f4c4c 	ldmdbcc	pc, {r2, r3, r6, sl, fp, lr}^	; <UNPREDICTABLE>
     76c:	4f530036 	svcmi	0x00530036
     770:	00345450 	eorseq	r5, r4, r0, asr r4
     774:	52444450 	subpl	r4, r4, #1342177280	; 0x50000000
     778:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     77c:	69505f4f 	ldmdbvs	r0, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     780:	6e6f436e 	cdpvs	3, 6, cr4, cr15, cr14, {3}
     784:	6c6f7274 	sfmvs	f7, 2, [pc], #-464	; 5bc <__vector_table+0x5bc>
     788:	4f435000 	svcmi	0x00435000
     78c:	54500052 	ldrbpl	r0, [r0], #-82	; 0x52
     790:	6700524f 	strvs	r5, [r0, -pc, asr #4]
     794:	5f6f6970 	svcpl	0x006f6970
     798:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xe69
     79c:	7274735f 	rsbsvc	r7, r4, #2080374785	; 0x7c000001
     7a0:	75746375 	ldrbvc	r6, [r4, #-885]!	; 0x375
     7a4:	4d006572 	cfstr32mi	mvfx6, [r0, #-456]	; 0xfffffe38
     7a8:	475f534f 	ldrbmi	r5, [pc, -pc, asr #6]
     7ac:	5f4f4950 	svcpl	0x004f4950
     7b0:	75706e49 	ldrbvc	r6, [r0, #-3657]!	; 0xe49
     7b4:	4f4d0074 	svcmi	0x004d0074
     7b8:	50475f53 	subpl	r5, r7, r3, asr pc
     7bc:	4f5f4f49 	svcmi	0x005f4f49
     7c0:	75707475 	ldrbvc	r7, [r0, #-1141]!	; 0x475
     7c4:	53500074 	cmppl	r0, #116	; 0x74
     7c8:	4d00524f 	sfmmi	f5, 4, [r0, #-316]	; 0xfffffec4
     7cc:	475f534f 	ldrbmi	r5, [pc, -pc, asr #6]
     7d0:	5f4f4950 	svcpl	0x004f4950
     7d4:	67676f54 			; <UNDEFINED> instruction: 0x67676f54
     7d8:	7500656c 	strvc	r6, [r0, #-1388]	; 0x56c
     7dc:	38746e69 	ldmdacc	r4!, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^
     7e0:	74616400 	strbtvc	r6, [r1], #-1024	; 0x400
     7e4:	00323361 	eorseq	r3, r2, r1, ror #6
     7e8:	4f495047 	svcmi	0x00495047
     7ec:	6d654d5f 	stclvs	13, cr4, [r5, #-380]!	; 0xfffffe84
     7f0:	0070614d 	rsbseq	r6, r0, sp, asr #2
     7f4:	74726f70 	ldrbtvc	r6, [r2], #-3952	; 0xf70
     7f8:	44500078 	ldrbmi	r0, [r0], #-120	; 0x78
     7fc:	4d005249 	sfmmi	f5, 4, [r0, #-292]	; 0xfffffedc
void delay(void);

UART_InitTypeDef uart0_init_struct;

int main (void)
{
     800:	475f534f 	ldrbmi	r5, [pc, -pc, asr #6]
     804:	5f4f4950 	svcpl	0x004f4950
    char recv;

    uart_init();
     808:	61736944 	cmnvs	r3, r4, asr #18
    LPLD_UART_PutCharArr (UART0, "Input something:\r\n",18);
     80c:	49656c62 	stmdbmi	r5!, {r1, r5, r6, sl, fp, sp, lr}^
     810:	70007172 	andvc	r7, r0, r2, ror r1
     814:	00736e69 	rsbseq	r6, r3, r9, ror #28
     818:	5f534f4d 	svcpl	0x00534f4d
     81c:	4f495047 	svcmi	0x00495047
     820:	616e455f 	cmnvs	lr, pc, asr r5
    while (1)
    {
        recv = LPLD_UART_GetChar (UART0);
     824:	49656c62 	stmdbmi	r5!, {r1, r5, r6, sl, fp, sp, lr}^
     828:	47007172 	smlsdxmi	r0, r2, r1, r7
     82c:	5f4f4950 	svcpl	0x004f4950
     830:	00726944 	rsbseq	r6, r2, r4, asr #18
        LPLD_UART_PutChar (UART0, recv);
     834:	52434644 	subpl	r4, r3, #71303168	; 0x4400000
     838:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     83c:	654d5f4f 	strbvs	r5, [sp, #-3919]	; 0xf4f
     840:	70614d6d 	rsbvc	r4, r1, sp, ror #26
        //LPLD_UART_PutCharArr (UART0, "Input something:\r\n",18);
    }
     844:	00727450 	rsbseq	r7, r2, r0, asr r4
    return 0;
}

void uart_init(void)
{
     848:	4f495047 	svcmi	0x00495047
     84c:	7854505f 	ldmdavc	r4, {r0, r1, r2, r3, r4, r6, ip, lr}^
    uart0_init_struct.UART_Uartx = UART0;
     850:	524f5000 	subpl	r5, pc, #0
     854:	495f4354 	ldmdbmi	pc, {r2, r4, r6, r8, r9, lr}^	; <UNPREDICTABLE>
     858:	61485152 	cmpvs	r8, r2, asr r1
     85c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    uart0_init_struct.UART_BaudRate = 9600;
     860:	50470072 	subpl	r0, r7, r2, ror r0
     864:	00524843 	subseq	r4, r2, r3, asr #16
     868:	54524f50 	ldrbpl	r4, [r2], #-3920	; 0xf50
     86c:	52495f44 	subpl	r5, r9, #272	; 0x110
    uart0_init_struct.UART_RxPin = PTB16;
     870:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     874:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     878:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    uart0_init_struct.UART_TxPin = PTB17;
     87c:	73495f4f 	movtvc	r5, #40783	; 0x9f4f
     880:	4f500072 	svcmi	0x00500072
     884:	5f455452 	svcpl	0x00455452
     888:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^

    LPLD_UART_Init (uart0_init_struct);
     88c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     890:	47007265 	strmi	r7, [r0, -r5, ror #4]
     894:	524c4350 	subpl	r4, ip, #1073741825	; 0x40000001
     898:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
}
     89c:	6e495f4f 	cdpvs	15, 4, cr5, cr9, cr15, {2}

void delay (void)
{
     8a0:	79547469 	ldmdbvc	r4, {r0, r3, r5, r6, sl, ip, sp, lr}^
     8a4:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
    int x,i;
    for (x = 0xfff; x > 0; x--)
     8a8:	4f500066 	svcmi	0x00500066
     8ac:	4d5f5452 	cfldrdmi	mvd5, [pc, #-328]	; 76c <__vector_table+0x76c>
        for (i = 0xffff; i > 0; i--);
     8b0:	614d6d65 	cmpvs	sp, r5, ror #26
     8b4:	46440070 			; <UNDEFINED> instruction: 0x46440070
     8b8:	4d005245 	sfmmi	f5, 4, [r0, #-276]	; 0xfffffeec
     8bc:	475f534f 	ldrbmi	r5, [pc, -pc, asr #6]
     8c0:	5f4f4950 	svcpl	0x004f4950
}

void delay (void)
{
    int x,i;
    for (x = 0xfff; x > 0; x--)
     8c4:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
     8c8:	524f5000 	subpl	r5, pc, #0
     8cc:	654d5f54 	strbvs	r5, [sp, #-3924]	; 0xf54
     8d0:	70614d6d 	rsbvc	r4, r1, sp, ror #26
        for (i = 0xffff; i > 0; i--);
    
}
     8d4:	00727450 	rsbseq	r7, r2, r0, asr r4
     8d8:	4f495047 	svcmi	0x00495047
 * \param  void
 *
 * \return void
 */
void Default_Handler(void)
{
     8dc:	5253495f 	subspl	r4, r3, #1556480	; 0x17c000
  while (1);
     8e0:	72736900 	rsbsvc	r6, r3, #0
 * \param  void
 *
 * \return void
 */
void Reset_Handler(void)
{
     8e4:	6e75665f 	mrcvs	6, 3, r6, cr5, cr15, {2}
     8e8:	46440063 	strbmi	r0, [r4], -r3, rrx
  unsigned char *source;
  unsigned char *destination;

  /* watchdog disable */
  *((volatile unsigned short *)0x4005200E) = 0xC520;
     8ec:	6f005257 	svcvs	0x00005257
     8f0:	75707475 	ldrbvc	r7, [r0, #-1141]!	; 0x475
     8f4:	4f500074 	svcmi	0x00500074
  *((volatile unsigned short *)0x4005200E) = 0xD928;
     8f8:	5f415452 	svcpl	0x00415452
     8fc:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     900:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     904:	50007265 	andpl	r7, r0, r5, ror #4
  *((volatile unsigned short *)0x40052000) = 0x01D2;
     908:	4254524f 	subsmi	r5, r4, #-268435452	; 0xf0000004
     90c:	5152495f 	cmppl	r2, pc, asr r9
     910:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148

  /* copy data values from ROM to RAM */
  source = (unsigned char *)&_etext;
     914:	0072656c 	rsbseq	r6, r2, ip, ror #10
     918:	4f495047 	svcmi	0x00495047
     91c:	5253495f 	subspl	r4, r3, #1556480	; 0x17c000
  destination = (unsigned char *)&_sdata;
     920:	4c41435f 	mcrrmi	3, 5, r4, r1, cr15
     924:	4341424c 	movtmi	r4, #4684	; 0x124c
  while (destination < (unsigned char*)&_edata) {
     928:	2e2e004b 	cdpcs	0, 2, cr0, cr14, cr11, {2}
    *(destination++) = *(source++);
     92c:	2f2e2e2f 	svccs	0x002e2e2f
     930:	2f62696c 	svccs	0x0062696c
     934:	682f7768 	stmdavs	pc!, {r3, r5, r6, r8, r9, sl, ip, sp, lr}	; <UNPREDICTABLE>
     938:	70675f77 	rsbvc	r5, r7, r7, ror pc
     93c:	632e6f69 	teqvs	lr, #420	; 0x1a4
     940:	4f445000 	svcmi	0x00445000
  *((volatile unsigned short *)0x40052000) = 0x01D2;

  /* copy data values from ROM to RAM */
  source = (unsigned char *)&_etext;
  destination = (unsigned char *)&_sdata;
  while (destination < (unsigned char*)&_edata) {
     944:	50470052 	subpl	r0, r7, r2, asr r0
     948:	505f4f49 	subspl	r4, pc, r9, asr #30
     94c:	00736e69 	rsbseq	r6, r3, r9, ror #28
    *(destination++) = *(source++);
  }

  /* clear bss section */
  source = (unsigned char *)&_sbss;
     950:	52465349 	subpl	r5, r6, #603979777	; 0x24000001
     954:	74756f00 	ldrbtvc	r6, [r5], #-3840	; 0xf00
     958:	31766964 	cmncc	r6, r4, ror #18
  destination = (unsigned char *)&_ebss;
     95c:	74756f00 	ldrbtvc	r6, [r5], #-3840	; 0xf00
     960:	32766964 	rsbscc	r6, r6, #1638400	; 0x190000
  while (source < destination ) {
     964:	74756f00 	ldrbtvc	r6, [r5], #-3840	; 0xf00
    *source++ = 0;
     968:	33766964 	cmncc	r6, #1638400	; 0x190000
     96c:	74756f00 	ldrbtvc	r6, [r5], #-3840	; 0xf00
     970:	34766964 	ldrbtcc	r6, [r6], #-2404	; 0x964
     974:	726f6300 	rsbvc	r6, pc, #0
  }

  /* clear bss section */
  source = (unsigned char *)&_sbss;
  destination = (unsigned char *)&_ebss;
  while (source < destination ) {
     978:	69645f65 	stmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sl, fp, ip, lr}^
     97c:	2e2e0076 	mcrcs	0, 1, r0, cr14, cr6, {3}
    *source++ = 0;
  }
 //进入系统初始化函数
  SystemInit();
     980:	2f2e2e2f 	svccs	0x002e2e2f
 //进入用户函数
  main();
     984:	2f62696c 	svccs	0x0062696c
 * \param  void
 *
 * \return void
 */
void SystemInit(void)
{
     988:	682f7768 	stmdavs	pc!, {r3, r5, r6, r8, r9, sl, ip, sp, lr}	; <UNPREDICTABLE>
  //使能所有IO口时钟
  SIM_SCGC5 |= (SIM_SCGC5_PORTA_MASK | SIM_SCGC5_PORTB_MASK
     98c:	636d5f77 	cmnvs	sp, #476	; 0x1dc
     990:	00632e67 	rsbeq	r2, r3, r7, ror #28
     994:	706d6574 	rsbvc	r6, sp, r4, ror r5
     998:	6765725f 			; <UNDEFINED> instruction: 0x6765725f
     99c:	41465000 	mrsmi	r5, (UNDEF: 70)
     9a0:	46005250 			; <UNDEFINED> instruction: 0x46005250
     9a4:	4d5f434d 	ldclmi	3, cr4, [pc, #-308]	; 878 <uart_init+0x30>
     9a8:	614d6d65 	cmpvs	sp, r5, ror #26
     9ac:	6c660070 	stclvs	0, cr0, [r6], #-448	; 0xfffffe40
     9b0:	5f687361 	svcpl	0x00687361
              | SIM_SCGC5_PORTC_MASK | SIM_SCGC5_PORTD_MASK
              | SIM_SCGC5_PORTE_MASK);
  //初始化各部分时钟：系统内核主频、总线时钟、FlexBus时钟、Flash时钟
  LPLD_PLL_Setup(CORE_CLK_MHZ);
     9b4:	00766964 	rsbseq	r6, r6, r4, ror #18
     9b8:	65726f63 	ldrbvs	r6, [r2, #-3939]!	; 0xf63
  
  //更新内核主频
  SystemCoreClockUpdate();
     9bc:	6b6c635f 	blvs	1b19740 <__etext+0x1b178d4>
  
  //获取各部分时钟
  g_core_clock = SystemCoreClock;
     9c0:	7a686d5f 	bvc	1a1bf44 <__etext+0x1a1a0d8>
     9c4:	656c6600 	strbvs	r6, [ip, #-1536]!	; 0x600
     9c8:	73756278 	cmnvc	r5, #-2147483641	; 0x80000007
     9cc:	7669645f 			; <UNDEFINED> instruction: 0x7669645f
     9d0:	47415400 	strbmi	r5, [r1, -r0, lsl #8]
  g_bus_clock = g_core_clock / ((uint32_t)((SIM_CLKDIV1 & SIM_CLKDIV1_OUTDIV2_MASK) >> SIM_CLKDIV1_OUTDIV2_SHIFT)+ 1u);
     9d4:	70004456 	andvc	r4, r0, r6, asr r4
     9d8:	665f6c6c 	ldrbvs	r6, [pc], -ip, ror #24
     9dc:	00716572 	rsbseq	r6, r1, r2, ror r5
     9e0:	4f6c6c50 	svcmi	0x006c6c50
     9e4:	6f697470 	svcvs	0x00697470
     9e8:	756e456e 	strbvc	r4, [lr, #-1390]!	; 0x56e
     9ec:	79545f6d 	ldmdbvc	r4, {r0, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
     9f0:	50006570 	andpl	r6, r0, r0, ror r5
     9f4:	31304246 	teqcc	r0, r6, asr #4
     9f8:	44005243 	strmi	r5, [r0], #-579	; 0x243
     9fc:	5f415441 	svcpl	0x00415441
     a00:	70004d4c 	andvc	r4, r0, ip, asr #26
     a04:	76696472 			; <UNDEFINED> instruction: 0x76696472
     a08:	4c504c00 	mrrcmi	12, 0, r4, r0, cr0
  g_flexbus_clock =  g_core_clock / ((uint32_t)((SIM_CLKDIV1 & SIM_CLKDIV1_OUTDIV3_MASK) >> SIM_CLKDIV1_OUTDIV3_SHIFT)+ 1u);
     a0c:	65535f44 	ldrbvs	r5, [r3, #-3908]	; 0xf44
     a10:	59535f74 	ldmdbpl	r3, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     a14:	49445f53 	stmdbmi	r4, {r0, r1, r4, r6, r8, r9, sl, fp, ip, lr}^
     a18:	41440056 	qdaddmi	r0, r6, r4
     a1c:	4d5f4154 	ldfmie	f4, [pc, #-336]	; 8d4 <delay+0x34>
     a20:	4144004c 	cmpmi	r4, ip, asr #32
     a24:	4d5f4154 	ldfmie	f4, [pc, #-336]	; 8dc <ADC0_IRQHandler>
     a28:	64760055 	ldrbtvs	r0, [r6], #-85	; 0x55
     a2c:	4c007669 	stcmi	6, cr7, [r0], {105}	; 0x69
     a30:	5f444c50 	svcpl	0x00444c50
     a34:	5f4c4c50 	svcpl	0x004c4c50
     a38:	75746553 	ldrbvc	r6, [r4, #-1363]!	; 0x553
     a3c:	41440070 	hvcmi	16384	; 0x4000
  g_flash_clock =  g_core_clock / ((uint32_t)((SIM_CLKDIV1 & SIM_CLKDIV1_OUTDIV4_MASK) >> SIM_CLKDIV1_OUTDIV4_SHIFT)+ 1u);
     a40:	555f4154 	ldrbpl	r4, [pc, #-340]	; 8f4 <Reset_Handler+0x10>
     a44:	4650004d 	ldrbmi	r0, [r0], -sp, asr #32
     a48:	43333242 	teqmi	r3, #536870916	; 0x20000004
     a4c:	4d460052 	stclmi	0, cr0, [r6, #-328]	; 0xfffffeb8
     a50:	654d5f43 	strbvs	r5, [sp, #-3907]	; 0xf43
     a54:	70614d6d 	rsbvc	r4, r1, sp, ror #26
     a58:	00727450 	rsbseq	r7, r2, r0, asr r4
     a5c:	64756162 	ldrbtvs	r6, [r5], #-354	; 0x162
     a60:	4c504c00 	mrrcmi	12, 0, r4, r0, cr0
     a64:	41555f44 	cmpmi	r5, r4, asr #30
     a68:	475f5452 			; <UNDEFINED> instruction: 0x475f5452
     a6c:	68437465 	stmdavs	r3, {r0, r2, r5, r6, sl, ip, sp, lr}^
     a70:	49007261 	stmdbmi	r0, {r0, r5, r6, r9, ip, sp, lr}
     a74:	435f544e 	cmpmi	pc, #1308622848	; 0x4e000000
 *
 * @brief  更新全局变量SystemCoreClock的值，以便获取最新的系统内核频率。
 *         
 */
void SystemCoreClockUpdate (void) 
{
     a78:	5f314e41 	svcpl	0x00314e41
     a7c:	656b6157 	strbvs	r6, [fp, #-343]!	; 0x157
    uint32_t temp;
    temp =  CPU_XTAL_CLK_HZ *((uint32_t)(MCG_C6 & MCG_C6_VDIV_MASK) + 16u );
     a80:	0070555f 	rsbseq	r5, r0, pc, asr r5
     a84:	63737973 	cmnvs	r3, #1884160	; 0x1cc000
     a88:	49006b6c 	stmdbmi	r0, {r2, r3, r5, r6, r8, r9, fp, sp, lr}
     a8c:	435f544e 	cmpmi	pc, #1308622848	; 0x4e000000
     a90:	5f304e41 	svcpl	0x00304e41
     a94:	6f727245 	svcvs	0x00727245
     a98:	61750072 	cmnvs	r5, r2, ror r0
     a9c:	695f7472 	ldmdbvs	pc, {r1, r4, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
     aa0:	5f74696e 	svcpl	0x0074696e
     aa4:	75727473 	ldrbvc	r7, [r2, #-1139]!	; 0x473
    temp = (uint32_t)(temp/((uint32_t)(MCG_C5 & MCG_C5_PRDIV_MASK) +1u ))/2;
     aa8:	72757463 	rsbsvc	r7, r5, #1660944384	; 0x63000000
     aac:	4e490065 	cdpmi	0, 4, cr0, cr9, cr5, {3}
     ab0:	4d445f54 	stclmi	15, cr5, [r4, #-336]	; 0xfffffeb0
     ab4:	72455f41 	subvc	r5, r5, #260	; 0x104
     ab8:	00726f72 	rsbseq	r6, r2, r2, ror pc
     abc:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
     ac0:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
     ac4:	77682f62 	strbvc	r2, [r8, -r2, ror #30]!
    SystemCoreClock = temp;
     ac8:	5f77682f 	svcpl	0x0077682f
     acc:	74726175 	ldrbtvc	r6, [r2], #-373	; 0x175
     ad0:	4900632e 	stmdbmi	r0, {r1, r2, r3, r5, r8, r9, sp, lr}
}
     ad4:	435f544e 	cmpmi	pc, #1308622848	; 0x4e000000
     ad8:	5f314e41 	svcpl	0x00314e41
/*
 * 使能中断
 */

void enable_irq (int irq)
{
     adc:	6f727245 	svcvs	0x00727245
     ae0:	4e490072 	mcrmi	0, 2, r0, cr9, cr2, {3}
    int div;
    if (irq > 105)
     ae4:	4d4e5f54 	stclmi	15, cr5, [lr, #-336]	; 0xfffffeb0
     ae8:	4e490049 	cdpmi	0, 4, cr0, cr9, cr9, {2}
        irq = 105;
     aec:	65505f54 	ldrbvs	r5, [r0, #-3924]	; 0xf54
    div = irq / 32;
     af0:	6261646e 	rsbvs	r6, r1, #1845493760	; 0x6e000000
     af4:	7253656c 	subsvc	r6, r3, #452984832	; 0x1b000000
     af8:	71655276 	smcvc	21798	; 0x5526
     afc:	544e4900 	strbpl	r4, [lr], #-2304	; 0x900
    switch (div)
     b00:	4950535f 	ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^
     b04:	4e490030 	mcrmi	0, 2, r0, cr9, cr0, {1}
     b08:	50535f54 	subspl	r5, r3, r4, asr pc
     b0c:	49003149 	stmdbmi	r0, {r0, r3, r6, r8, ip, sp}
     b10:	535f544e 	cmppl	pc, #1308622848	; 0x4e000000
     b14:	00324950 	eorseq	r4, r2, r0, asr r9
     b18:	5f544e49 	svcpl	0x00544e49
     b1c:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0x953
    {
        case 0x0:
            NVICICPR0 |= 1 << (irq & 0x1F);
     b20:	006b6369 	rsbeq	r6, fp, r9, ror #6
     b24:	5f544e49 	svcpl	0x00544e49
     b28:	00435452 	subeq	r5, r3, r2, asr r4
     b2c:	5f544e49 	svcpl	0x00544e49
     b30:	54524155 	ldrbpl	r4, [r2], #-341	; 0x155
     b34:	52455f33 	subpl	r5, r5, #204	; 0xcc
     b38:	78740052 	ldmdavc	r4!, {r1, r4, r6}^
     b3c:	7273695f 	rsbsvc	r6, r3, #1556480	; 0x17c000
     b40:	4c504c00 	mrrcmi	12, 0, r4, r0, cr0
     b44:	41555f44 	cmpmi	r5, r4, asr #30
            NVICISER0 |= 1 << (irq & 0x1F);
     b48:	475f5452 			; <UNDEFINED> instruction: 0x475f5452
     b4c:	68437465 	stmdavs	r3, {r0, r2, r5, r6, sl, ip, sp, lr}^
     b50:	505f7261 	subspl	r7, pc, r1, ror #4
     b54:	65736572 	ldrbvs	r6, [r3, #-1394]!	; 0x572
     b58:	4900746e 	stmdbmi	r0, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
     b5c:	455f544e 	ldrbmi	r5, [pc, #-1102]	; 716 <__vector_table+0x716>
     b60:	5f54454e 	svcpl	0x0054454e
     b64:	65636552 	strbvs	r6, [r3, #-1362]!	; 0x552
     b68:	00657669 	rsbeq	r7, r5, r9, ror #12
            break;
     b6c:	5f544e49 	svcpl	0x00544e49
        case 0x1:
            NVICICPR1 |= 1 << (irq & 0x1F);
     b70:	314e4143 	cmpcc	lr, r3, asr #2
     b74:	5f78545f 	svcpl	0x0078545f
     b78:	6e726157 	mrcvs	1, 3, r6, cr2, cr7, {2}
     b7c:	00676e69 	rsbeq	r6, r7, r9, ror #28
     b80:	5f544e49 	svcpl	0x00544e49
     b84:	31533249 	cmpcc	r3, r9, asr #4
     b88:	0078525f 	rsbseq	r5, r8, pc, asr r2
     b8c:	5f544e49 	svcpl	0x00544e49
     b90:	54524f50 	ldrbpl	r4, [r2], #-3920	; 0xf50
     b94:	4e490041 	cdpmi	0, 4, cr0, cr9, cr1, {2}
            NVICISER1 |= 1 << (irq & 0x1F);
     b98:	4f505f54 	svcmi	0x00505f54
     b9c:	00425452 	subeq	r5, r2, r2, asr r4
     ba0:	5f544e49 	svcpl	0x00544e49
     ba4:	54524f50 	ldrbpl	r4, [r2], #-3920	; 0xf50
     ba8:	4e490043 	cdpmi	0, 4, cr0, cr9, cr3, {2}
     bac:	4f505f54 	svcmi	0x00505f54
     bb0:	00445452 	subeq	r5, r4, r2, asr r4
     bb4:	5f544e49 	svcpl	0x00544e49
     bb8:	54524f50 	ldrbpl	r4, [r2], #-3920	; 0xf50
            break;
        case 0x2:
            NVICICPR2 |= 1 << (irq & 0x1F);
     bbc:	4e490045 	cdpmi	0, 4, cr0, cr9, cr5, {2}
     bc0:	4f505f54 	svcmi	0x00505f54
     bc4:	00465452 	subeq	r5, r6, r2, asr r4
     bc8:	444c504c 	strbmi	r5, [ip], #-76	; 0x4c
     bcc:	5241555f 	subpl	r5, r1, #398458880	; 0x17c00000
     bd0:	75505f54 	ldrbvc	r5, [r0, #-3924]	; 0xf54
     bd4:	61684374 	smcvs	33844	; 0x8434
     bd8:	72724172 	rsbsvc	r4, r2, #-2147483620	; 0x8000001c
     bdc:	544e4900 	strbpl	r4, [lr], #-2304	; 0x900
     be0:	4953545f 	ldmdbmi	r3, {r0, r1, r2, r3, r4, r6, sl, ip, lr}^
            NVICISER2 |= 1 << (irq & 0x1F);
     be4:	78740030 	ldmdavc	r4!, {r4, r5}^
     be8:	6e69705f 	mcrvs	0, 3, r7, cr9, cr15, {2}
     bec:	544e4900 	strbpl	r4, [lr], #-2304	; 0x900
     bf0:	5332495f 	teqpl	r2, #1556480	; 0x17c000
     bf4:	78545f31 	ldmdavc	r4, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     bf8:	544e4900 	strbpl	r4, [lr], #-2304	; 0x900
     bfc:	4654465f 			; <UNDEFINED> instruction: 0x4654465f
     c00:	4e490045 	cdpmi	0, 4, cr0, cr9, cr5, {2}
     c04:	65525f54 	ldrbvs	r5, [r2, #-3924]	; 0xf54
            break;
     c08:	76726573 			; <UNDEFINED> instruction: 0x76726573
        case 0x3:
            NVICICPR3 |= 1 << (irq & 0x1F);
     c0c:	00376465 	eorseq	r6, r7, r5, ror #8
     c10:	5f544e49 	svcpl	0x00544e49
     c14:	65736552 	ldrbvs	r6, [r3, #-1362]!	; 0x552
     c18:	64657672 	strbtvs	r7, [r5], #-1650	; 0x672
     c1c:	4e490038 	mcrmi	0, 2, r0, cr9, cr8, {1}
     c20:	65525f54 	ldrbvs	r5, [r2, #-3924]	; 0xf54
     c24:	76726573 			; <UNDEFINED> instruction: 0x76726573
     c28:	00396465 	eorseq	r6, r9, r5, ror #8
     c2c:	5f544e49 	svcpl	0x00544e49
     c30:	6954504c 	ldmdbvs	r4, {r2, r3, r6, ip, lr}^
            NVICISER3 |= 1 << (irq & 0x1F);
     c34:	0072656d 	rsbseq	r6, r2, sp, ror #10
     c38:	5f544e49 	svcpl	0x00544e49
     c3c:	54524155 	ldrbpl	r4, [r2], #-341	; 0x155
     c40:	52455f32 	subpl	r5, r5, #200	; 0xc8
     c44:	4e490052 	mcrmi	0, 2, r0, cr9, cr2, {2}
     c48:	41445f54 	cmpmi	r4, r4, asr pc
     c4c:	49003043 	stmdbmi	r0, {r0, r1, r6, ip, sp}
     c50:	445f544e 	ldrbmi	r5, [pc], #-1102	; c58 <enable_irq+0x17c>
     c54:	00314341 	eorseq	r4, r1, r1, asr #6
            break;
    }
}
     c58:	444c504c 	strbmi	r5, [ip], #-76	; 0x4c
     c5c:	5241555f 	subpl	r5, r1, #398458880	; 0x17c00000
     c60:	6e455f54 	mcrvs	15, 2, r5, cr5, cr4, {2}
/*
 * 关闭中断
 */

void disable_irq (int irq)
{
     c64:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
     c68:	00717249 	rsbseq	r7, r1, r9, asr #4
    int div;
    if (irq > 105)
     c6c:	5f544e49 	svcpl	0x00544e49
     c70:	31414d44 	cmpcc	r1, r4, asr #26
        irq = 105;
     c74:	4d445f35 	stclmi	15, cr5, [r4, #-212]	; 0xffffff2c
    div = irq / 32;
     c78:	00313341 	eorseq	r3, r1, r1, asr #6
     c7c:	5f544e49 	svcpl	0x00544e49
     c80:	65736552 	ldrbvs	r6, [r3, #-1362]!	; 0x552
     c84:	64657672 	strbtvs	r7, [r5], #-1650	; 0x672
    switch (div)
     c88:	49003031 	stmdbmi	r0, {r0, r4, r5, ip, sp}
     c8c:	525f544e 	subspl	r5, pc, #1308622848	; 0x4e000000
     c90:	72657365 	rsbvc	r7, r5, #-1811939327	; 0x94000001
     c94:	31646576 	smccc	18006	; 0x4656
     c98:	4e490033 	mcrmi	0, 2, r0, cr9, cr3, {1}
     c9c:	41435f54 	cmpmi	r3, r4, asr pc
     ca0:	4f5f304e 	svcmi	0x005f304e
    {
        case 0x0:
            NVICICPR0 |= 1 << (irq & 0x1F);
     ca4:	5f646552 	svcpl	0x00646552
     ca8:	7373654d 	cmnvc	r3, #322961408	; 0x13400000
     cac:	5f656761 	svcpl	0x00656761
     cb0:	66667562 	strbtvs	r7, [r6], -r2, ror #10
     cb4:	49007265 	stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
     cb8:	4d5f544e 	cfldrdmi	mvd5, [pc, #-312]	; b88 <enable_irq+0xac>
     cbc:	4d5f6d65 	ldclmi	13, cr6, [pc, #-404]	; b30 <enable_irq+0x54>
     cc0:	67616e61 	strbvs	r6, [r1, -r1, ror #28]!
     cc4:	61465f65 	cmpvs	r6, r5, ror #30
     cc8:	00746c75 	rsbseq	r6, r4, r5, ror ip
            break;
     ccc:	444c504c 	strbmi	r5, [ip], #-76	; 0x4c
        case 0x1:
            NVICICPR1 |= 1 << (irq & 0x1F);
     cd0:	5241555f 	subpl	r5, r1, #398458880	; 0x17c00000
     cd4:	75505f54 	ldrbvc	r5, [r0, #-3924]	; 0xf54
     cd8:	61684374 	smcvs	33844	; 0x8434
     cdc:	41550072 	cmpmi	r5, r2, ror r0
     ce0:	5f345452 	svcpl	0x00345452
     ce4:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     ce8:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     cec:	49007265 	stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
     cf0:	415f544e 	cmpmi	pc, lr, asr #8
     cf4:	00304344 	eorseq	r4, r0, r4, asr #6
            break;
        case 0x2:
            NVICICPR2 |= 1 << (irq & 0x1F);
     cf8:	5f544e49 	svcpl	0x00544e49
     cfc:	31434441 	cmpcc	r3, r1, asr #8
     d00:	544e4900 	strbpl	r4, [lr], #-2304	; 0x900
     d04:	4344415f 	movtmi	r4, #16735	; 0x415f
     d08:	4e490032 	mcrmi	0, 2, r0, cr9, cr2, {1}
     d0c:	44415f54 	strbmi	r5, [r1], #-3924	; 0xf54
     d10:	49003343 	stmdbmi	r0, {r0, r1, r6, r8, r9, ip, sp}
     d14:	525f544e 	subspl	r5, pc, #1308622848	; 0x4e000000
     d18:	72657365 	rsbvc	r7, r5, #-1811939327	; 0x94000001
     d1c:	31646576 	smccc	18006	; 0x4656
            break;
     d20:	72003230 	andvc	r3, r0, #3
        case 0x3:
            NVICICPR3 |= 1 << (irq & 0x1F);
     d24:	69705f78 	ldmdbvs	r0!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     d28:	4155006e 	cmpmi	r5, lr, rrx
     d2c:	5f315452 	svcpl	0x00315452
     d30:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     d34:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     d38:	49007265 	stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
     d3c:	535f544e 	cmppl	pc, #1308622848	; 0x4e000000
     d40:	49004957 	stmdbmi	r0, {r0, r1, r2, r4, r6, r8, fp, lr}
     d44:	525f544e 	subspl	r5, pc, #1308622848	; 0x4e000000
     d48:	72657365 	rsbvc	r7, r5, #-1811939327	; 0x94000001
            break;
    }
}
     d4c:	31646576 	smccc	18006	; 0x4656
     d50:	49003331 	stmdbmi	r0, {r0, r4, r5, r8, r9, ip, sp}
     d54:	495f544e 	ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>
 * \param gpio_init_structure
 * \return 0--配置失败
 *         1--配置成功
 */
int8 MOS_GPIO_Init(GPIO_InitTypeDef gpio_init_structure)
{
     d58:	6974696e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, fp, sp, lr}^
     d5c:	535f6c61 	cmppl	pc, #24832	; 0x6100
     d60:	6b636174 	blvs	18d9338 <__etext+0x18d74cc>
     d64:	696f505f 	stmdbvs	pc!, {r0, r1, r2, r3, r4, r6, ip, lr}^	; <UNPREDICTABLE>
    uint8 i;

    PORT_MemMapPtr portx;
    uint32 pcr = PORT_PCR_MUX(1)
                |gpio_init_structure.GPIO_PinControl;
     d68:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
int8 MOS_GPIO_Init(GPIO_InitTypeDef gpio_init_structure)
{
    uint8 i;

    PORT_MemMapPtr portx;
    uint32 pcr = PORT_PCR_MUX(1)
     d6c:	544e4900 	strbpl	r4, [lr], #-2304	; 0x900
                |gpio_init_structure.GPIO_PinControl;
    GPIO_MemMapPtr ptx = gpio_init_structure.GPIO_PTx;
     d70:	7365525f 	cmnvc	r5, #-268435451	; 0xf0000005
    uint32 pins = gpio_init_structure.GPIO_Pins;
     d74:	65767265 	ldrbvs	r7, [r6, #-613]!	; 0x265
    uint8 dir = gpio_init_structure.GPIO_Dir;
     d78:	36313164 	ldrtcc	r3, [r1], -r4, ror #2
     d7c:	544e4900 	strbpl	r4, [lr], #-2304	; 0x900
    uint8 output = gpio_init_structure.GPIO_Output;
     d80:	414d445f 	cmpmi	sp, pc, asr r4
    //GPIO_ISR_CALLBACK isr_func = gpio_init_structure.GPIO_Isr;
    

    if  (ptx == PTA)
     d84:	4d445f30 	stclmi	15, cr5, [r4, #-192]	; 0xffffff40
     d88:	00363141 	eorseq	r3, r6, r1, asr #2
     d8c:	5f544e49 	svcpl	0x00544e49
     d90:	54524155 	ldrbpl	r4, [r2], #-341	; 0x155
        portx = PORTA_BASE_PTR;
     d94:	52455f31 	subpl	r5, r5, #196	; 0xc4
     d98:	4e490052 	mcrmi	0, 2, r0, cr9, cr2, {2}
     d9c:	65525f54 	ldrbvs	r5, [r2, #-3924]	; 0xf54
    else if (ptx == PTB)
     da0:	76726573 			; <UNDEFINED> instruction: 0x76726573
     da4:	39356465 	ldmdbcc	r5!, {r0, r2, r5, r6, sl, sp, lr}
     da8:	544e4900 	strbpl	r4, [lr], #-2304	; 0x900
        portx = PORTB_BASE_PTR;
     dac:	4d54465f 	ldclmi	6, cr4, [r4, #-380]	; 0xfffffe84
     db0:	4e490030 	mcrmi	0, 2, r0, cr9, cr0, {1}
     db4:	54465f54 	strbpl	r5, [r6], #-3924	; 0xf54
    else if (ptx == PTC)
     db8:	4900314d 	stmdbmi	r0, {r0, r2, r3, r6, r8, ip, sp}
     dbc:	465f544e 	ldrbmi	r5, [pc], -lr, asr #8
     dc0:	00324d54 	eorseq	r4, r2, r4, asr sp
     dc4:	5f544e49 	svcpl	0x00544e49
        portx = PORTC_BASE_PTR;
     dc8:	334d5446 	movtcc	r5, #54342	; 0xd446
     dcc:	544e4900 	strbpl	r4, [lr], #-2304	; 0x900
     dd0:	414d445f 	cmpmi	sp, pc, asr r4
    else if (ptx == PTD)
     dd4:	4d445f31 	stclmi	15, cr5, [r4, #-196]	; 0xffffff3c
     dd8:	00373141 	eorseq	r3, r7, r1, asr #2
     ddc:	5f544e49 	svcpl	0x00544e49
        portx = PORTD_BASE_PTR;
     de0:	30425355 	subcc	r5, r2, r5, asr r3
     de4:	52415500 	subpl	r5, r1, #0
     de8:	495f3254 	ldmdbmi	pc, {r2, r4, r6, r9, ip, sp}^	; <UNPREDICTABLE>
    else if (ptx == PTE)
     dec:	61485152 	cmpvs	r8, r2, asr r1
     df0:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     df4:	4e490072 	mcrmi	0, 2, r0, cr9, cr2, {3}
     df8:	41435f54 	cmpmi	r3, r4, asr pc
        portx = PORTE_BASE_PTR;
     dfc:	525f314e 	subspl	r3, pc, #-2147483629	; 0x80000013
     e00:	61575f78 	cmpvs	r7, r8, ror pc
     e04:	6e696e72 	mcrvs	14, 3, r6, cr9, cr2, {3}
    else if (ptx == PTF)
     e08:	4e490067 	cdpmi	0, 4, cr0, cr9, cr7, {3}
     e0c:	4d445f54 	stclmi	15, cr5, [r4, #-336]	; 0xfffffeb0
     e10:	445f3241 	ldrbmi	r3, [pc], #-577	; e18 <MOS_GPIO_Init+0xc0>
        portx = PORTF_BASE_PTR;
     e14:	3831414d 	ldmdacc	r1!, {r0, r2, r3, r6, r8, lr}
     e18:	544e4900 	strbpl	r4, [lr], #-2304	; 0x900
     e1c:	5449505f 	strbpl	r5, [r9], #-95	; 0x5f
    else
        return 0;
     e20:	4e490030 	mcrmi	0, 2, r0, cr9, cr0, {1}
     e24:	49505f54 	ldmdbmi	r0, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^
    
    if (dir == DIR_OUTPUT)
     e28:	49003154 	stmdbmi	r0, {r2, r4, r6, r8, ip, sp}
    {
        ptx->PDDR = pins;
     e2c:	505f544e 	subspl	r5, pc, lr, asr #8
     e30:	00325449 	eorseq	r5, r2, r9, asr #8
        if (output == OUTPUT_H)
     e34:	5f544e49 	svcpl	0x00544e49
            ptx->PSOR = pins;
     e38:	33544950 	cmpcc	r4, #1310720	; 0x140000
     e3c:	4c504c00 	mrrcmi	12, 0, r4, r0, cr0
        else
            ptx->PCOR = pins;
     e40:	41555f44 	cmpmi	r5, r4, asr #30
     e44:	445f5452 	ldrbmi	r5, [pc], #-1106	; e4c <MOS_GPIO_Init+0xf4>
    }
    else
    {
        ptx->PDDR &= ~(pins);
     e48:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
     e4c:	7249656c 	subvc	r6, r9, #452984832	; 0x1b000000
     e50:	4e490071 	mcrmi	0, 2, r0, cr9, cr1, {3}
     e54:	65445f54 	strbvs	r5, [r4, #-3924]	; 0xf54
    }
    //配置所选引脚的控制寄存器
    for (i =0; i < 32; i++)
     e58:	4d677562 	cfstr64mi	mvdx7, [r7, #-392]!	; 0xfffffe78
     e5c:	74696e6f 	strbtvc	r6, [r9], #-3695	; 0xe6f
    {
        if (pins&(1ul<<i))
     e60:	4900726f 	stmdbmi	r0, {r0, r1, r2, r3, r5, r6, r9, ip, sp, lr}
     e64:	4d5f544e 	cfldrdmi	mvd5, [pc, #-312]	; d34 <disable_irq+0xd0>
     e68:	49004743 	stmdbmi	r0, {r0, r1, r6, r8, r9, sl, lr}
     e6c:	4d5f544e 	cfldrdmi	mvd5, [pc, #-312]	; d3c <disable_irq+0xd8>
            portx->PCR[i] = pcr;
     e70:	49004d43 	stmdbmi	r0, {r0, r1, r6, r8, sl, fp, lr}
     e74:	435f544e 	cmpmi	pc, #1308622848	; 0x4e000000
     e78:	5f314e41 	svcpl	0x00314e41
    else
    {
        ptx->PDDR &= ~(pins);
    }
    //配置所选引脚的控制寄存器
    for (i =0; i < 32; i++)
     e7c:	6465524f 	strbtvs	r5, [r5], #-591	; 0x24f
     e80:	73654d5f 	cmnvc	r5, #6080	; 0x17c0
     e84:	65676173 	strbvs	r6, [r7, #-371]!	; 0x173
    {
        if (pins&(1ul<<i))
            portx->PCR[i] = pcr;
    }

    return 1;
     e88:	6675625f 			; <UNDEFINED> instruction: 0x6675625f
     e8c:	00726566 	rsbseq	r6, r2, r6, ror #10

}
     e90:	5f544e49 	svcpl	0x00544e49
     e94:	64616552 	strbtvs	r6, [r1], #-1362	; 0x552
     e98:	6c6f435f 	stclvs	3, cr4, [pc], #-380	; d24 <disable_irq+0xc0>
 *    0--配置错误
 *    1--配置成功
 *
 */
uint8 MOS_GPIO_EnableIrq(GPIO_InitTypeDef gpio_init_structure)
{
     e9c:	6973696c 	ldmdbvs	r3!, {r2, r3, r5, r6, r8, fp, sp, lr}^
     ea0:	49006e6f 	stmdbmi	r0, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}
     ea4:	445f544e 	ldrbmi	r5, [pc], #-1102	; eac <MOS_GPIO_EnableIrq+0x10>
     ea8:	5f33414d 	svcpl	0x0033414d
    GPIO_MemMapPtr ptx = gpio_init_structure.GPIO_PTx;
     eac:	31414d44 	cmpcc	r1, r4, asr #26
    GPIO_ISR_CALLBACK isr_func = gpio_init_structure.GPIO_Isr;
     eb0:	4e490039 	mcrmi	0, 2, r0, cr9, cr9, {1}
    
    if (isr_func == NULL)
     eb4:	61545f54 	cmpvs	r4, r4, asr pc
     eb8:	7265706d 	rsbvc	r7, r5, #109	; 0x6d
        return 0;
     ebc:	544e4900 	strbpl	r4, [lr], #-2304	; 0x900
    if (ptx == PTA)
     ec0:	5241555f 	subpl	r5, r1, #398458880	; 0x17c00000
     ec4:	455f3054 	ldrbmi	r3, [pc, #-84]	; e78 <MOS_GPIO_Init+0x120>
     ec8:	49005252 	stmdbmi	r0, {r1, r4, r6, r9, ip, lr}
     ecc:	525f544e 	subspl	r5, pc, #1308622848	; 0x4e000000
    {
        enable_irq(87);
     ed0:	72657365 	rsbvc	r7, r5, #-1811939327	; 0x94000001
     ed4:	39646576 	stmdbcc	r4!, {r1, r2, r4, r5, r6, r8, sl, sp, lr}^
        GPIO_ISR[0] = isr_func;
     ed8:	61750035 	cmnvs	r5, r5, lsr r0
     edc:	00787472 	rsbseq	r7, r8, r2, ror r4
     ee0:	54524155 	ldrbpl	r4, [r2], #-341	; 0x155
    }
    else if (ptx == PTB)
     ee4:	495f545f 	ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>
     ee8:	49005253 	stmdbmi	r0, {r0, r1, r4, r6, r9, ip, lr}
     eec:	555f544e 	ldrbpl	r5, [pc, #-1102]	; aa6 <SystemCoreClockUpdate+0x2e>
     ef0:	43444253 	movtmi	r4, #16979	; 0x4253
    {
        enable_irq(88);
     ef4:	4e490044 	cdpmi	0, 4, cr0, cr9, cr4, {2}
     ef8:	4d435f54 	stclmi	15, cr5, [r3, #-336]	; 0xfffffeb0
        GPIO_ISR[1] = isr_func;
     efc:	49003050 	stmdbmi	r0, {r4, r6, ip, sp}
     f00:	435f544e 	cmpmi	pc, #1308622848	; 0x4e000000
     f04:	0031504d 	eorseq	r5, r1, sp, asr #32
    }
    else if (ptx == PTC)
     f08:	5f544e49 	svcpl	0x00544e49
     f0c:	32504d43 	subscc	r4, r0, #4288	; 0x10c0
     f10:	544e4900 	strbpl	r4, [lr], #-2304	; 0x900
     f14:	504d435f 	subpl	r4, sp, pc, asr r3
    {
        enable_irq(89);
     f18:	4e490033 	mcrmi	0, 2, r0, cr9, cr3, {1}
     f1c:	32495f54 	subcc	r5, r9, #336	; 0x150
        GPIO_ISR[2] = isr_func;
     f20:	525f3053 	subspl	r3, pc, #83	; 0x53
     f24:	4e490078 	mcrmi	0, 2, r0, cr9, cr8, {3}
     f28:	4c4c5f54 	mcrrmi	15, 5, r5, ip, cr4
    }
    else if (ptx == PTD)
     f2c:	4e490057 	mcrmi	0, 2, r0, cr9, cr7, {2}
     f30:	44535f54 	ldrbmi	r5, [r3], #-3924	; 0xf54
     f34:	49004348 	stmdbmi	r0, {r3, r6, r8, r9, lr}
     f38:	535f544e 	cmppl	pc, #1308622848	; 0x4e000000
    {
        enable_irq(90);
     f3c:	6c614356 	stclvs	3, cr4, [r1], #-344	; 0xfffffea8
     f40:	4e49006c 	cdpmi	0, 4, cr0, cr9, cr12, {3}
        GPIO_ISR[3] = isr_func;
     f44:	4d445f54 	stclmi	15, cr5, [r4, #-336]	; 0xfffffeb0
     f48:	445f3441 	ldrbmi	r3, [pc], #-1089	; f50 <MOS_GPIO_EnableIrq+0xb4>
     f4c:	3032414d 	eorscc	r4, r2, sp, asr #2
    }
    else if (ptx == PTE)
     f50:	544e4900 	strbpl	r4, [lr], #-2304	; 0x900
     f54:	5241555f 	subpl	r5, r1, #398458880	; 0x17c00000
     f58:	525f3054 	subspl	r3, pc, #84	; 0x54
     f5c:	58545f58 	ldmdapl	r4, {r3, r4, r6, r8, r9, sl, fp, ip, lr}^
    {
        enable_irq(91);
     f60:	544e4900 	strbpl	r4, [lr], #-2304	; 0x900
     f64:	6173555f 	cmnvs	r3, pc, asr r5
        GPIO_ISR[4] = isr_func;
     f68:	465f6567 	ldrbmi	r6, [pc], -r7, ror #10
     f6c:	746c7561 	strbtvc	r7, [ip], #-1377	; 0x561
     f70:	544e4900 	strbpl	r4, [lr], #-2304	; 0x900
    }
    else
        return 0;
     f74:	414d445f 	cmpmi	sp, pc, asr r4
     f78:	4d445f35 	stclmi	15, cr5, [r4, #-212]	; 0xffffff2c
    return 1;
     f7c:	00313241 	eorseq	r3, r1, r1, asr #4
}
     f80:	5f544e49 	svcpl	0x00544e49
     f84:	30533249 	subscc	r3, r3, r9, asr #4
     f88:	0078545f 	rsbseq	r5, r8, pc, asr r4
     f8c:	5f544e49 	svcpl	0x00544e49
 *    0--配置错误
 *    1--配置成功
 *
 */
uint8 MOS_GPIO_DisableIrq(GPIO_InitTypeDef gpio_init_structure)
{
     f90:	31414d44 	cmpcc	r1, r4, asr #26
     f94:	4d445f30 	stclmi	15, cr5, [r4, #-192]	; 0xffffff40
     f98:	00363241 	eorseq	r3, r6, r1, asr #4
     f9c:	5f544e49 	svcpl	0x00544e49
    uint8 i;
    GPIO_MemMapPtr ptx = gpio_init_structure.GPIO_PTx;
     fa0:	304e4143 	subcc	r4, lr, r3, asr #2
    PORT_MemMapPtr portx;
    uint32 pins = gpio_init_structure.GPIO_Pins;
     fa4:	5f78545f 	svcpl	0x0078545f
 
    if  (ptx == PTA)
     fa8:	6e726157 	mrcvs	1, 3, r6, cr2, cr7, {2}
     fac:	00676e69 	rsbeq	r6, r7, r9, ror #28
     fb0:	5f544e49 	svcpl	0x00544e49
     fb4:	64726148 	ldrbtvs	r6, [r2], #-328	; 0x148
        portx = PORTA_BASE_PTR;
     fb8:	7561465f 	strbvc	r4, [r1, #-1631]!	; 0x65f
     fbc:	4900746c 	stmdbmi	r0, {r2, r3, r5, r6, sl, ip, sp, lr}
     fc0:	555f544e 	ldrbpl	r5, [pc, #-1102]	; b7a <enable_irq+0x9e>
    else if (ptx == PTB)
     fc4:	31545241 	cmpcc	r4, r1, asr #4
     fc8:	5f58525f 	svcpl	0x0058525f
     fcc:	49005854 	stmdbmi	r0, {r2, r4, r6, fp, ip, lr}
        portx = PORTB_BASE_PTR;
     fd0:	435f544e 	cmpmi	pc, #1308622848	; 0x4e000000
     fd4:	5f304e41 	svcpl	0x00304e41
     fd8:	5f737542 	svcpl	0x00737542
    else if (ptx == PTC)
     fdc:	0066664f 	rsbeq	r6, r6, pc, asr #12
     fe0:	5f544e49 	svcpl	0x00544e49
     fe4:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
     fe8:	5f6c6169 	svcpl	0x006c6169
        portx = PORTC_BASE_PTR;
     fec:	676f7250 			; <UNDEFINED> instruction: 0x676f7250
     ff0:	5f6d6172 	svcpl	0x006d6172
     ff4:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    else if (ptx == PTD)
     ff8:	00726574 	rsbseq	r6, r2, r4, ror r5
     ffc:	5f544e49 	svcpl	0x00544e49
    1000:	36414d44 	strbcc	r4, [r1], -r4, asr #26
        portx = PORTD_BASE_PTR;
    1004:	414d445f 	cmpmi	sp, pc, asr r4
    1008:	49003232 	stmdbmi	r0, {r1, r4, r5, r9, ip, sp}
    100c:	445f544e 	ldrbmi	r5, [pc], #-1102	; 1014 <MOS_GPIO_DisableIrq+0x84>
    else if (ptx == PTE)
    1010:	3131414d 	teqcc	r1, sp, asr #2
    1014:	414d445f 	cmpmi	sp, pc, asr r4
    1018:	49003732 	stmdbmi	r0, {r1, r4, r5, r8, r9, sl, ip, sp}
    101c:	445f544e 	ldrbmi	r5, [pc], #-1102	; 1024 <MOS_GPIO_DisableIrq+0x94>
        portx = PORTE_BASE_PTR;
    1020:	49005244 	stmdbmi	r0, {r2, r6, r9, ip, lr}
    1024:	555f544e 	ldrbpl	r5, [pc, #-1102]	; bde <enable_irq+0x102>
    1028:	32545241 	subscc	r5, r4, #268435460	; 0x10000004
    else if (ptx == PTF)
    102c:	5f58525f 	svcpl	0x0058525f
    1030:	49005854 	stmdbmi	r0, {r2, r4, r6, fp, ip, lr}
    1034:	435f544e 	cmpmi	pc, #1308622848	; 0x4e000000
        portx = PORTF_BASE_PTR;
    1038:	5f304e41 	svcpl	0x00304e41
    103c:	656b6157 	strbvs	r6, [fp, #-343]!	; 0x157
    1040:	0070555f 	rsbseq	r5, r0, pc, asr r5
    else
        return 0;
    1044:	5f544e49 	svcpl	0x00544e49
    1048:	30433249 	subcc	r3, r3, r9, asr #4
    //配置所选引脚的控制寄存器
    for (i =0; i < 32; i++)
    104c:	544e4900 	strbpl	r4, [lr], #-2304	; 0x900
    1050:	4332495f 	teqmi	r2, #1556480	; 0x17c000
    {
        if (pins&(1ul<<i))
    1054:	41550031 	cmpmi	r5, r1, lsr r0
    1058:	5f355452 	svcpl	0x00355452
    105c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    1060:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
            portx->PCR[i] &= ~(PORT_PCR_IRQC_MASK);
    1064:	49007265 	stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
    1068:	445f544e 	ldrbmi	r5, [pc], #-1102	; 1070 <MOS_GPIO_DisableIrq+0xe0>
    106c:	5f37414d 	svcpl	0x0037414d
    1070:	32414d44 	subcc	r4, r1, #4352	; 0x1100
    1074:	4e490033 	mcrmi	0, 2, r0, cr9, cr3, {1}
    else if (ptx == PTF)
        portx = PORTF_BASE_PTR;
    else
        return 0;
    //配置所选引脚的控制寄存器
    for (i =0; i < 32; i++)
    1078:	41555f54 	cmpmi	r5, r4, asr pc
    107c:	5f355452 	svcpl	0x00355452
    1080:	00525245 	subseq	r5, r2, r5, asr #4
    {
        if (pins&(1ul<<i))
            portx->PCR[i] &= ~(PORT_PCR_IRQC_MASK);
    }
    return 1;
    1084:	5f544e49 	svcpl	0x00544e49
}
    1088:	31414d44 	cmpcc	r1, r4, asr #26
    108c:	4d445f32 	stclmi	15, cr5, [r4, #-200]	; 0xffffff38
    1090:	00383241 	eorseq	r3, r8, r1, asr #4
    1094:	5f544e49 	svcpl	0x00544e49
 * /param ptx   --
 *        data32 --
 * /return 无
 */
void MOS_GPIO_Output(GPIO_MemMapPtr ptx, uint32 data32)
{
    1098:	48425355 	stmdami	r2, {r0, r2, r4, r6, r8, r9, ip, lr}^
    109c:	4e490053 	mcrmi	0, 2, r0, cr9, cr3, {2}
    10a0:	61575f54 	cmpvs	r7, r4, asr pc
    ptx->PDOR = data32;
    10a4:	64686374 	strbtvs	r6, [r8], #-884	; 0x374
}
    10a8:	4900676f 	stmdbmi	r0, {r0, r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
    10ac:	555f544e 	ldrbpl	r5, [pc, #-1102]	; c66 <disable_irq+0x2>
    10b0:	33545241 	cmpcc	r4, #268435460	; 0x10000004
 * /param ptx --
 *        data32 --
 * /return 无
 */
void MOS_GPIO_Toggle(GPIO_MemMapPtr ptx, uint32 data32)
{
    10b4:	5f58525f 	svcpl	0x0058525f
    10b8:	49005854 	stmdbmi	r0, {r2, r4, r6, fp, ip, lr}
    10bc:	4e5f544e 	cdpmi	4, 5, cr5, cr15, cr14, {2}
    ptx->PTOR = data32;
    10c0:	49004346 	stmdbmi	r0, {r1, r2, r6, r8, r9, lr}
}
    10c4:	445f544e 	ldrbmi	r5, [pc], #-1102	; 10cc <MOS_GPIO_Toggle+0x18>
    10c8:	5f38414d 	svcpl	0x0038414d
    10cc:	32414d44 	subcc	r4, r1, #4352	; 0x1100
 * /brief 读取GPIO端口0~31的数据
 * /param ptx --
 * /return 取得的32为数据
 */
uint32 MOS_GPIO_Input(GPIO_MemMapPtr ptx)
{
    10d0:	4e490034 	mcrmi	0, 2, r0, cr9, cr4, {1}
    10d4:	4d445f54 	stclmi	15, cr5, [r4, #-336]	; 0xfffffeb0
    uint32 tmp;
    tmp = ptx->PDIR;
    10d8:	5f333141 	svcpl	0x00333141
    10dc:	32414d44 	subcc	r4, r1, #4352	; 0x1100
    return (tmp);
}
    10e0:	4e490039 	mcrmi	0, 2, r0, cr9, cr9, {1}
    10e4:	4d435f54 	stclmi	15, cr5, [r3, #-336]	; 0xfffffeb0
    10e8:	4e490054 	mcrmi	0, 2, r0, cr9, cr4, {2}

/*
 * PORTA-PORTE中断处理函数
 */
void PORTA_IRQHandler (void)
{
    10ec:	564c5f54 			; <UNDEFINED> instruction: 0x564c5f54
    GPIO_ISR[0]();
    10f0:	564c5f44 	strbpl	r5, [ip], -r4, asr #30
    10f4:	4e490057 	mcrmi	0, 2, r0, cr9, cr7, {2}
    10f8:	41555f54 	cmpmi	r5, r4, asr pc
    PORTA_ISFR = 0xFFFFFFFF;
    10fc:	5f345452 	svcpl	0x00345452
    1100:	545f5852 	ldrbpl	r5, [pc], #-2130	; 1108 <PORTA_IRQHandler+0x1c>
    1104:	4e490058 	mcrmi	0, 2, r0, cr9, cr8, {2}
    1108:	41555f54 	cmpmi	r5, r4, asr pc
}
    110c:	5f305452 	svcpl	0x00305452
void PORTB_IRQHandler (void)
{
    1110:	004e4f4c 	subeq	r4, lr, ip, asr #30
    GPIO_ISR[1]();
    1114:	695f7872 	ldmdbvs	pc, {r1, r4, r5, r6, fp, ip, sp, lr}^	; <UNPREDICTABLE>
    1118:	49007273 	stmdbmi	r0, {r0, r1, r4, r5, r6, r9, ip, sp, lr}
    111c:	445f544e 	ldrbmi	r5, [pc], #-1102	; 1124 <PORTB_IRQHandler+0x14>
    PORTB_ISFR = 0xFFFFFFFF;
    1120:	5f39414d 	svcpl	0x0039414d
    1124:	32414d44 	subcc	r4, r1, #4352	; 0x1100
    1128:	4e490035 	mcrmi	0, 2, r0, cr9, cr5, {1}
    112c:	4e525f54 	mrcmi	15, 2, r5, cr2, cr4, {2}
}
    1130:	41550047 	cmpmi	r5, r7, asr #32
void PORTC_IRQHandler (void)
{
    1134:	525f5452 	subspl	r5, pc, #1375731712	; 0x52000000
    GPIO_ISR[2]();
    1138:	5253495f 	subspl	r4, r3, #1556480	; 0x17c000
    113c:	544e4900 	strbpl	r4, [lr], #-2304	; 0x900
    1140:	7375425f 	cmnvc	r5, #-268435451	; 0xf0000005
    PORTC_ISFR = 0xFFFFFFFF;
    1144:	7561465f 	strbvc	r4, [r1, #-1631]!	; 0x65f
    1148:	4900746c 	stmdbmi	r0, {r2, r3, r5, r6, sl, ip, sp, lr}
    114c:	435f544e 	cmpmi	pc, #1308622848	; 0x4e000000
    1150:	5f304e41 	svcpl	0x00304e41
}
    1154:	575f7852 			; <UNDEFINED> instruction: 0x575f7852

void PORTD_IRQHandler (void)
{
    1158:	696e7261 	stmdbvs	lr!, {r0, r5, r6, r9, ip, sp, lr}^
    GPIO_ISR[3]();
    115c:	4900676e 	stmdbmi	r0, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
    1160:	505f544e 	subspl	r5, pc, lr, asr #8
    1164:	00304244 	eorseq	r4, r0, r4, asr #4
    PORTD_ISFR = 0xFFFFFFFF;
    1168:	5f544e49 	svcpl	0x00544e49
    116c:	54454e45 	strbpl	r4, [r5], #-3653	; 0xe45
    1170:	7272455f 	rsbsvc	r4, r2, #398458880	; 0x17c00000
    1174:	5500726f 	strpl	r7, [r0, #-623]	; 0x26f
}
    1178:	33545241 	cmpcc	r4, #268435460	; 0x10000004

void PORTE_IRQHandler (void)
{
    117c:	5152495f 	cmppl	r2, pc, asr r9
    GPIO_ISR[4]();
    1180:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    1184:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1188:	5f544e49 	svcpl	0x00544e49
    PORTE_ISFR = 0xFFFFFFFF;
    118c:	54524155 	ldrbpl	r4, [r2], #-341	; 0x155
    1190:	58525f35 	ldmdapl	r2, {r0, r2, r4, r5, r8, r9, sl, fp, ip, lr}^
    1194:	0058545f 	subseq	r5, r8, pc, asr r4
    1198:	61667262 	cmnvs	r6, r2, ror #4
}
    119c:	544e4900 	strbpl	r4, [lr], #-2304	; 0x900
 *
 * 输出:
 *    内核频率，单位MHz
 */
uint8 LPLD_PLL_Setup(PllOptionEnum_Type core_clk_mhz)
{
    11a0:	414d445f 	cmpmi	sp, pc, asr r4
    11a4:	445f3431 	ldrbmi	r3, [pc], #-1073	; 11ac <LPLD_PLL_Setup+0xc>
    11a8:	3033414d 	eorscc	r4, r3, sp, asr #2
  PLL参考时钟范围: 2MHz~4MHz
  PLL参考时钟 = 外部参考时钟(CPU_XTAL_CLK_HZ)/prdiv
  CoreClk = PLL参考时钟 x PLL倍频系数 /OUTDIV1
 *************************************************
 */
  core_clk_mhz = (PllOptionEnum_Type)(core_clk_mhz>200u?200u:core_clk_mhz);
    11ac:	544e4900 	strbpl	r4, [lr], #-2304	; 0x900
    11b0:	4e41435f 	mcrmi	3, 2, r4, cr1, cr15, {2}
   switch(core_clk_mhz)
    11b4:	75425f31 	strbvc	r5, [r2, #-3889]	; 0xf31
    11b8:	664f5f73 			; <UNDEFINED> instruction: 0x664f5f73
    11bc:	4e490066 	cdpmi	0, 4, cr0, cr9, cr6, {3}
    11c0:	54525f54 	ldrbpl	r5, [r2], #-3924	; 0xf54
    11c4:	65535f43 	ldrbvs	r5, [r3, #-3907]	; 0xf43
    11c8:	646e6f63 	strbtvs	r6, [lr], #-3939	; 0xf63
    11cc:	4e490073 	mcrmi	0, 2, r0, cr9, cr3, {3}
    11d0:	4e455f54 	mcrmi	15, 2, r5, cr5, cr4, {2}
    11d4:	315f5445 	cmpcc	pc, r5, asr #8
  {
  case PLL_50:
    prdiv = 7u;
    11d8:	5f383835 	svcpl	0x00383835
    vdiv = 1u;
    11dc:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
    11e0:	41550072 	cmpmi	r5, r2, ror r0
    break;
  case PLL_100:
    prdiv = 7u;
    11e4:	5f305452 	svcpl	0x00305452
    11e8:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    vdiv = 16u;
    11ec:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    break;
    11f0:	49007265 	stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
  case PLL_120:
    prdiv = 4u;
    11f4:	555f544e 	ldrbpl	r5, [pc, #-1102]	; dae <MOS_GPIO_Init+0x56>
    vdiv = 8u;
    11f8:	34545241 	ldrbcc	r5, [r4], #-577	; 0x241
    11fc:	5252455f 	subspl	r4, r2, #398458880	; 0x17c00000
    break;
  case PLL_150:
    prdiv = 4u;
    1200:	6e697500 	cdpvs	5, 6, cr7, cr9, cr0, {0}
    1204:	00363174 	eorseq	r3, r6, r4, ror r1
    vdiv = 14u;
    1208:	444c504c 	strbmi	r5, [ip], #-76	; 0x4c
    break;
    120c:	5241555f 	subpl	r5, r1, #398458880	; 0x17c00000
  case PLL_180:
    prdiv = 4u;
    1210:	6e495f54 	mcrvs	15, 2, r5, cr9, cr4, {2}
    vdiv = 20u;
    1214:	49007469 	stmdbmi	r0, {r0, r3, r5, r6, sl, ip, sp, lr}
    1218:	455f544e 	ldrbmi	r5, [pc, #-1102]	; dd2 <MOS_GPIO_Init+0x7a>
    break;
  case PLL_200:
    prdiv = 4u;
    121c:	5f54454e 	svcpl	0x0054454e
    1220:	6e617254 	mcrvs	2, 3, r7, cr1, cr4, {2}
    vdiv = 24u;
    1224:	74696d73 	strbtvc	r6, [r9], #-3443	; 0xd73
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <__etext+0x10ceeb8>
   4:	4e472820 	cdpmi	8, 4, cr2, cr7, cr0, {1}
   8:	6f542055 	svcvs	0x00542055
   c:	20736c6f 	rsbscs	r6, r3, pc, ror #24
  10:	20726f66 	rsbscs	r6, r2, r6, ror #30
  14:	204d5241 	subcs	r5, sp, r1, asr #4
  18:	65626d45 	strbvs	r6, [r2, #-3397]!	; 0xd45
  1c:	64656464 	strbtvs	r6, [r5], #-1124	; 0x464
  20:	6f725020 	svcvs	0x00725020
  24:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
  28:	2973726f 	ldmdbcs	r3!, {r0, r1, r2, r3, r5, r6, r9, ip, sp, lr}^
  2c:	372e3420 	strcc	r3, [lr, -r0, lsr #8]!
  30:	3220342e 	eorcc	r3, r0, #771751936	; 0x2e000000
  34:	30333130 	eorscc	r3, r3, r0, lsr r1
  38:	20333139 	eorscs	r3, r3, r9, lsr r1
  3c:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  40:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0x165
  44:	415b2029 	cmpmi	fp, r9, lsr #32
  48:	652f4d52 	strvs	r4, [pc, #-3410]!	; fffff2fe <__StackLimit+0xdffff2fe>
  4c:	6465626d 	strbtvs	r6, [r5], #-621	; 0x26d
  50:	2d646564 	cfstr64cs	mvdx6, [r4, #-400]!	; 0xfffffe70
  54:	2d375f34 	ldccs	15, cr5, [r7, #-208]!	; 0xffffff30
  58:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
  5c:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
  60:	73697665 	cmnvc	r9, #105906176	; 0x6500000
  64:	206e6f69 	rsbcs	r6, lr, r9, ror #30
  68:	36323032 			; <UNDEFINED> instruction: 0x36323032
  6c:	005d3130 	subseq	r3, sp, r0, lsr r1

Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000001c 	andeq	r0, r0, ip, lsl r0
  14:	00000000 	andeq	r0, r0, r0
  18:	00000800 	andeq	r0, r0, r0, lsl #16
  1c:	00000046 	andeq	r0, r0, r6, asr #32
  20:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  24:	41018e02 	tstmi	r1, r2, lsl #28
  28:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
  2c:	00000007 	andeq	r0, r0, r7
  30:	0000001c 	andeq	r0, r0, ip, lsl r0
  34:	00000000 	andeq	r0, r0, r0
  38:	00000848 	andeq	r0, r0, r8, asr #16
  3c:	00000058 	andeq	r0, r0, r8, asr r0
  40:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  44:	41018e02 	tstmi	r1, r2, lsl #28
  48:	0c41100e 	mcrreq	0, 0, r1, r1, cr14
  4c:	00000807 	andeq	r0, r0, r7, lsl #16
  50:	00000018 	andeq	r0, r0, r8, lsl r0
  54:	00000000 	andeq	r0, r0, r0
  58:	000008a0 	andeq	r0, r0, r0, lsr #17
  5c:	0000003c 	andeq	r0, r0, ip, lsr r0
  60:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  64:	100e4101 	andne	r4, lr, r1, lsl #2
  68:	00070d41 	andeq	r0, r7, r1, asr #26
  6c:	0000000c 	andeq	r0, r0, ip
  70:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
  74:	7c020001 	stcvc	0, cr0, [r2], {1}
  78:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  7c:	00000014 	andeq	r0, r0, r4, lsl r0
  80:	0000006c 	andeq	r0, r0, ip, rrx
  84:	000008dc 	ldrdeq	r0, [r0], -ip
  88:	00000006 	andeq	r0, r0, r6
  8c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  90:	070d4101 	streq	r4, [sp, -r1, lsl #2]
  94:	0000001c 	andeq	r0, r0, ip, lsl r0
  98:	0000006c 	andeq	r0, r0, ip, rrx
  9c:	000008e4 	andeq	r0, r0, r4, ror #17
  a0:	000000a4 	andeq	r0, r0, r4, lsr #1
  a4:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  a8:	41018e02 	tstmi	r1, r2, lsl #28
  ac:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
  b0:	00000007 	andeq	r0, r0, r7
  b4:	0000000c 	andeq	r0, r0, ip
  b8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
  bc:	7c020001 	stcvc	0, cr0, [r2], {1}
  c0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  c4:	00000018 	andeq	r0, r0, r8, lsl r0
  c8:	000000b4 	strheq	r0, [r0], -r4
  cc:	00000988 	andeq	r0, r0, r8, lsl #19
  d0:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  d4:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  d8:	41018e02 	tstmi	r1, r2, lsl #28
  dc:	0000070d 	andeq	r0, r0, sp, lsl #14
  e0:	00000018 	andeq	r0, r0, r8, lsl r0
  e4:	000000b4 	strheq	r0, [r0], -r4
  e8:	00000a78 	andeq	r0, r0, r8, ror sl
  ec:	00000064 	andeq	r0, r0, r4, rrx
  f0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  f4:	100e4101 	andne	r4, lr, r1, lsl #2
  f8:	00070d41 	andeq	r0, r7, r1, asr #26
  fc:	00000018 	andeq	r0, r0, r8, lsl r0
 100:	000000b4 	strheq	r0, [r0], -r4
 104:	00000adc 	ldrdeq	r0, [r0], -ip
 108:	00000186 	andeq	r0, r0, r6, lsl #3
 10c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 110:	180e4101 	stmdane	lr, {r0, r8, lr}
 114:	00070d41 	andeq	r0, r7, r1, asr #26
 118:	00000018 	andeq	r0, r0, r8, lsl r0
 11c:	000000b4 	strheq	r0, [r0], -r4
 120:	00000c64 	andeq	r0, r0, r4, ror #24
 124:	000000f2 	strdeq	r0, [r0], -r2
 128:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 12c:	180e4101 	stmdane	lr, {r0, r8, lr}
 130:	00070d41 	andeq	r0, r7, r1, asr #26
 134:	0000000c 	andeq	r0, r0, ip
 138:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 13c:	7c020001 	stcvc	0, cr0, [r2], {1}
 140:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 144:	0000001c 	andeq	r0, r0, ip, lsl r0
 148:	00000134 	andeq	r0, r0, r4, lsr r1
 14c:	00000d58 	andeq	r0, r0, r8, asr sp
 150:	00000144 	andeq	r0, r0, r4, asr #2
 154:	41100e41 	tstmi	r0, r1, asr #28
 158:	0587140e 	streq	r1, [r7, #1038]	; 0x40e
 15c:	41300e41 	teqmi	r0, r1, asr #28
 160:	0000070d 	andeq	r0, r0, sp, lsl #14
 164:	0000001c 	andeq	r0, r0, ip, lsl r0
 168:	00000134 	andeq	r0, r0, r4, lsr r1
 16c:	00000e9c 	muleq	r0, ip, lr
 170:	000000f2 	strdeq	r0, [r0], -r2
 174:	41100e41 	tstmi	r0, r1, asr #28
 178:	0687180e 	streq	r1, [r7], lr, lsl #16
 17c:	0e41058e 	cdpeq	5, 4, cr0, cr1, cr14, {4}
 180:	070d4120 	streq	r4, [sp, -r0, lsr #2]
 184:	0000001c 	andeq	r0, r0, ip, lsl r0
 188:	00000134 	andeq	r0, r0, r4, lsr r1
 18c:	00000f90 	muleq	r0, r0, pc	; <UNPREDICTABLE>
 190:	00000106 	andeq	r0, r0, r6, lsl #2
 194:	41100e41 	tstmi	r0, r1, asr #28
 198:	0587140e 	streq	r1, [r7, #1038]	; 0x40e
 19c:	41280e41 	teqmi	r8, r1, asr #28
 1a0:	0000070d 	andeq	r0, r0, sp, lsl #14
 1a4:	00000018 	andeq	r0, r0, r8, lsl r0
 1a8:	00000134 	andeq	r0, r0, r4, lsr r1
 1ac:	00001098 	muleq	r0, r8, r0
 1b0:	0000001a 	andeq	r0, r0, sl, lsl r0
 1b4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 1b8:	100e4101 	andne	r4, lr, r1, lsl #2
 1bc:	00070d41 	andeq	r0, r7, r1, asr #26
 1c0:	00000018 	andeq	r0, r0, r8, lsl r0
 1c4:	00000134 	andeq	r0, r0, r4, lsr r1
 1c8:	000010b4 	strheq	r1, [r0], -r4
 1cc:	0000001a 	andeq	r0, r0, sl, lsl r0
 1d0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 1d4:	100e4101 	andne	r4, lr, r1, lsl #2
 1d8:	00070d41 	andeq	r0, r7, r1, asr #26
 1dc:	00000018 	andeq	r0, r0, r8, lsl r0
 1e0:	00000134 	andeq	r0, r0, r4, lsr r1
 1e4:	000010d0 	ldrdeq	r1, [r0], -r0
 1e8:	0000001c 	andeq	r0, r0, ip, lsl r0
 1ec:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 1f0:	180e4101 	stmdane	lr, {r0, r8, lr}
 1f4:	00070d41 	andeq	r0, r7, r1, asr #26
 1f8:	00000018 	andeq	r0, r0, r8, lsl r0
 1fc:	00000134 	andeq	r0, r0, r4, lsr r1
 200:	000010ec 	andeq	r1, r0, ip, ror #1
 204:	00000022 	andeq	r0, r0, r2, lsr #32
 208:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 20c:	41018e02 	tstmi	r1, r2, lsl #28
 210:	0000070d 	andeq	r0, r0, sp, lsl #14
 214:	00000018 	andeq	r0, r0, r8, lsl r0
 218:	00000134 	andeq	r0, r0, r4, lsr r1
 21c:	00001110 	andeq	r1, r0, r0, lsl r1
 220:	00000022 	andeq	r0, r0, r2, lsr #32
 224:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 228:	41018e02 	tstmi	r1, r2, lsl #28
 22c:	0000070d 	andeq	r0, r0, sp, lsl #14
 230:	00000018 	andeq	r0, r0, r8, lsl r0
 234:	00000134 	andeq	r0, r0, r4, lsr r1
 238:	00001134 	andeq	r1, r0, r4, lsr r1
 23c:	00000022 	andeq	r0, r0, r2, lsr #32
 240:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 244:	41018e02 	tstmi	r1, r2, lsl #28
 248:	0000070d 	andeq	r0, r0, sp, lsl #14
 24c:	00000018 	andeq	r0, r0, r8, lsl r0
 250:	00000134 	andeq	r0, r0, r4, lsr r1
 254:	00001158 	andeq	r1, r0, r8, asr r1
 258:	00000022 	andeq	r0, r0, r2, lsr #32
 25c:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 260:	41018e02 	tstmi	r1, r2, lsl #28
 264:	0000070d 	andeq	r0, r0, sp, lsl #14
 268:	00000018 	andeq	r0, r0, r8, lsl r0
 26c:	00000134 	andeq	r0, r0, r4, lsr r1
 270:	0000117c 	andeq	r1, r0, ip, ror r1
 274:	00000022 	andeq	r0, r0, r2, lsr #32
 278:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 27c:	41018e02 	tstmi	r1, r2, lsl #28
 280:	0000070d 	andeq	r0, r0, sp, lsl #14
 284:	0000000c 	andeq	r0, r0, ip
 288:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 28c:	7c020001 	stcvc	0, cr0, [r2], {1}
 290:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 294:	0000001c 	andeq	r0, r0, ip, lsl r0
 298:	00000284 	andeq	r0, r0, r4, lsl #5
 29c:	000011a0 	andeq	r1, r0, r0, lsr #3
 2a0:	00000286 	andeq	r0, r0, r6, lsl #5
 2a4:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 2a8:	41018e02 	tstmi	r1, r2, lsl #28
 2ac:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
 2b0:	00000007 	andeq	r0, r0, r7
 2b4:	00000018 	andeq	r0, r0, r8, lsl r0
 2b8:	00000284 	andeq	r0, r0, r4, lsl #5
 2bc:	00001428 	andeq	r1, r0, r8, lsr #8
 2c0:	0000009e 	muleq	r0, lr, r0
 2c4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 2c8:	200e4101 	andcs	r4, lr, r1, lsl #2
 2cc:	00070d41 	andeq	r0, r7, r1, asr #26
 2d0:	0000000c 	andeq	r0, r0, ip
 2d4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 2d8:	7c020001 	stcvc	0, cr0, [r2], {1}
 2dc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 2e0:	0000001c 	andeq	r0, r0, ip, lsl r0
 2e4:	000002d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 2e8:	000014c8 	andeq	r1, r0, r8, asr #9
 2ec:	000004da 	ldrdeq	r0, [r0], -sl
 2f0:	41100e41 	tstmi	r0, r1, asr #28
 2f4:	0684180e 	streq	r1, [r4], lr, lsl #16
 2f8:	0e410587 	cdpeq	5, 4, cr0, cr1, cr7, {4}
 2fc:	070d4138 	smladxeq	sp, r8, r1, r4
 300:	00000018 	andeq	r0, r0, r8, lsl r0
 304:	000002d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 308:	000019a4 	andeq	r1, r0, r4, lsr #19
 30c:	0000002e 	andeq	r0, r0, lr, lsr #32
 310:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 314:	100e4101 	andne	r4, lr, r1, lsl #2
 318:	00070d41 	andeq	r0, r7, r1, asr #26
 31c:	00000018 	andeq	r0, r0, r8, lsl r0
 320:	000002d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 324:	000019d4 	ldrdeq	r1, [r0], -r4
 328:	0000001e 	andeq	r0, r0, lr, lsl r0
 32c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 330:	100e4101 	andne	r4, lr, r1, lsl #2
 334:	00070d41 	andeq	r0, r7, r1, asr #26
 338:	00000018 	andeq	r0, r0, r8, lsl r0
 33c:	000002d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 340:	000019f4 	strdeq	r1, [r0], -r4
 344:	0000002c 	andeq	r0, r0, ip, lsr #32
 348:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 34c:	100e4101 	andne	r4, lr, r1, lsl #2
 350:	00070d41 	andeq	r0, r7, r1, asr #26
 354:	0000001c 	andeq	r0, r0, ip, lsl r0
 358:	000002d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 35c:	00001a20 	andeq	r1, r0, r0, lsr #20
 360:	00000046 	andeq	r0, r0, r6, asr #32
 364:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 368:	41018e02 	tstmi	r1, r2, lsl #28
 36c:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
 370:	00000007 	andeq	r0, r0, r7
 374:	0000001c 	andeq	r0, r0, ip, lsl r0
 378:	000002d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 37c:	00001a68 	andeq	r1, r0, r8, ror #20
 380:	000000a6 	andeq	r0, r0, r6, lsr #1
 384:	41100e41 	tstmi	r0, r1, asr #28
 388:	0687180e 	streq	r1, [r7], lr, lsl #16
 38c:	0d41058e 	cfstr64eq	mvdx0, [r1, #-568]	; 0xfffffdc8
 390:	00000007 	andeq	r0, r0, r7
 394:	0000001c 	andeq	r0, r0, ip, lsl r0
 398:	000002d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 39c:	00001b10 	andeq	r1, r0, r0, lsl fp
 3a0:	000000a6 	andeq	r0, r0, r6, lsr #1
 3a4:	41100e41 	tstmi	r0, r1, asr #28
 3a8:	0687180e 	streq	r1, [r7], lr, lsl #16
 3ac:	0d41058e 	cfstr64eq	mvdx0, [r1, #-568]	; 0xfffffdc8
 3b0:	00000007 	andeq	r0, r0, r7
 3b4:	00000018 	andeq	r0, r0, r8, lsl r0
 3b8:	000002d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 3bc:	00001bb8 			; <UNDEFINED> instruction: 0x00001bb8
 3c0:	0000006e 	andeq	r0, r0, lr, rrx
 3c4:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 3c8:	41018e02 	tstmi	r1, r2, lsl #28
 3cc:	0000070d 	andeq	r0, r0, sp, lsl #14
 3d0:	00000018 	andeq	r0, r0, r8, lsl r0
 3d4:	000002d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 3d8:	00001c28 	andeq	r1, r0, r8, lsr #24
 3dc:	0000006e 	andeq	r0, r0, lr, rrx
 3e0:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 3e4:	41018e02 	tstmi	r1, r2, lsl #28
 3e8:	0000070d 	andeq	r0, r0, sp, lsl #14
 3ec:	00000018 	andeq	r0, r0, r8, lsl r0
 3f0:	000002d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 3f4:	00001c98 	muleq	r0, r8, ip
 3f8:	0000006e 	andeq	r0, r0, lr, rrx
 3fc:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 400:	41018e02 	tstmi	r1, r2, lsl #28
 404:	0000070d 	andeq	r0, r0, sp, lsl #14
 408:	00000018 	andeq	r0, r0, r8, lsl r0
 40c:	000002d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 410:	00001d08 	andeq	r1, r0, r8, lsl #26
 414:	0000006e 	andeq	r0, r0, lr, rrx
 418:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 41c:	41018e02 	tstmi	r1, r2, lsl #28
 420:	0000070d 	andeq	r0, r0, sp, lsl #14
 424:	00000018 	andeq	r0, r0, r8, lsl r0
 428:	000002d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 42c:	00001d78 	andeq	r1, r0, r8, ror sp
 430:	0000006e 	andeq	r0, r0, lr, rrx
 434:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 438:	41018e02 	tstmi	r1, r2, lsl #28
 43c:	0000070d 	andeq	r0, r0, sp, lsl #14
 440:	00000018 	andeq	r0, r0, r8, lsl r0
 444:	000002d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 448:	00001de8 	andeq	r1, r0, r8, ror #27
 44c:	0000006e 	andeq	r0, r0, lr, rrx
 450:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 454:	41018e02 	tstmi	r1, r2, lsl #28
 458:	0000070d 	andeq	r0, r0, sp, lsl #14
