
FreeRTOS_MATHPipeline.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007194  080000c0  080000c0  000010c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000140  08007254  08007254  00008254  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007394  08007394  00009060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08007394  08007394  00009060  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08007394  08007394  00009060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007394  08007394  00008394  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007398  08007398  00008398  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  0800739c  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002190  20000060  080073fc  00009060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200021f0  080073fc  000091f0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00009060  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019636  00000000  00000000  00009088  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000036cd  00000000  00000000  000226be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015f8  00000000  00000000  00025d90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001135  00000000  00000000  00027388  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000032d1  00000000  00000000  000284bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001994b  00000000  00000000  0002b78e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b43d0  00000000  00000000  000450d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f94a9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000526c  00000000  00000000  000f94ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000055  00000000  00000000  000fe758  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000060 	.word	0x20000060
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800723c 	.word	0x0800723c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000064 	.word	0x20000064
 8000104:	0800723c 	.word	0x0800723c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <reverse6>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

static uint8_t reverse6(uint8_t v)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b084      	sub	sp, #16
 8000224:	af00      	add	r7, sp, #0
 8000226:	0002      	movs	r2, r0
 8000228:	1dfb      	adds	r3, r7, #7
 800022a:	701a      	strb	r2, [r3, #0]
    v &= 0x7F;                // keep only 6 bits
 800022c:	1dfb      	adds	r3, r7, #7
 800022e:	1dfa      	adds	r2, r7, #7
 8000230:	7812      	ldrb	r2, [r2, #0]
 8000232:	217f      	movs	r1, #127	@ 0x7f
 8000234:	400a      	ands	r2, r1
 8000236:	701a      	strb	r2, [r3, #0]

    uint8_t r = 0;
 8000238:	230f      	movs	r3, #15
 800023a:	18fb      	adds	r3, r7, r3
 800023c:	2200      	movs	r2, #0
 800023e:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 6; i++)
 8000240:	2300      	movs	r3, #0
 8000242:	60bb      	str	r3, [r7, #8]
 8000244:	e01a      	b.n	800027c <reverse6+0x5c>
    {
        r <<= 1;
 8000246:	210f      	movs	r1, #15
 8000248:	187a      	adds	r2, r7, r1
 800024a:	187b      	adds	r3, r7, r1
 800024c:	781b      	ldrb	r3, [r3, #0]
 800024e:	18db      	adds	r3, r3, r3
 8000250:	7013      	strb	r3, [r2, #0]
        r |= (v & 1);
 8000252:	1dfb      	adds	r3, r7, #7
 8000254:	781b      	ldrb	r3, [r3, #0]
 8000256:	b25b      	sxtb	r3, r3
 8000258:	2201      	movs	r2, #1
 800025a:	4013      	ands	r3, r2
 800025c:	b25a      	sxtb	r2, r3
 800025e:	187b      	adds	r3, r7, r1
 8000260:	781b      	ldrb	r3, [r3, #0]
 8000262:	b25b      	sxtb	r3, r3
 8000264:	4313      	orrs	r3, r2
 8000266:	b25a      	sxtb	r2, r3
 8000268:	187b      	adds	r3, r7, r1
 800026a:	701a      	strb	r2, [r3, #0]
        v >>= 1;
 800026c:	1dfb      	adds	r3, r7, #7
 800026e:	1dfa      	adds	r2, r7, #7
 8000270:	7812      	ldrb	r2, [r2, #0]
 8000272:	0852      	lsrs	r2, r2, #1
 8000274:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 6; i++)
 8000276:	68bb      	ldr	r3, [r7, #8]
 8000278:	3301      	adds	r3, #1
 800027a:	60bb      	str	r3, [r7, #8]
 800027c:	68bb      	ldr	r3, [r7, #8]
 800027e:	2b05      	cmp	r3, #5
 8000280:	dde1      	ble.n	8000246 <reverse6+0x26>
    }
    return r;
 8000282:	230f      	movs	r3, #15
 8000284:	18fb      	adds	r3, r7, r3
 8000286:	781b      	ldrb	r3, [r3, #0]
}
 8000288:	0018      	movs	r0, r3
 800028a:	46bd      	mov	sp, r7
 800028c:	b004      	add	sp, #16
 800028e:	bd80      	pop	{r7, pc}

08000290 <generate_spi_cmd>:

static void generate_spi_cmd(uint8_t *cmd_buffer, uint8_t reg_address, bool auto_increment, bool read)
{
 8000290:	b5b0      	push	{r4, r5, r7, lr}
 8000292:	b084      	sub	sp, #16
 8000294:	af00      	add	r7, sp, #0
 8000296:	6078      	str	r0, [r7, #4]
 8000298:	000c      	movs	r4, r1
 800029a:	0010      	movs	r0, r2
 800029c:	0019      	movs	r1, r3
 800029e:	1cfb      	adds	r3, r7, #3
 80002a0:	1c22      	adds	r2, r4, #0
 80002a2:	701a      	strb	r2, [r3, #0]
 80002a4:	1cbb      	adds	r3, r7, #2
 80002a6:	1c02      	adds	r2, r0, #0
 80002a8:	701a      	strb	r2, [r3, #0]
 80002aa:	1c7b      	adds	r3, r7, #1
 80002ac:	1c0a      	adds	r2, r1, #0
 80002ae:	701a      	strb	r2, [r3, #0]
	uint8_t msb_reg_addr = reverse6(reg_address);
 80002b0:	250f      	movs	r5, #15
 80002b2:	197c      	adds	r4, r7, r5
 80002b4:	1cfb      	adds	r3, r7, #3
 80002b6:	781b      	ldrb	r3, [r3, #0]
 80002b8:	0018      	movs	r0, r3
 80002ba:	f7ff ffb1 	bl	8000220 <reverse6>
 80002be:	0003      	movs	r3, r0
 80002c0:	7023      	strb	r3, [r4, #0]

	cmd_buffer[0] = (msb_reg_addr << 2) | (auto_increment << 1) | read;
 80002c2:	197b      	adds	r3, r7, r5
 80002c4:	781b      	ldrb	r3, [r3, #0]
 80002c6:	b25b      	sxtb	r3, r3
 80002c8:	009b      	lsls	r3, r3, #2
 80002ca:	b25a      	sxtb	r2, r3
 80002cc:	1cbb      	adds	r3, r7, #2
 80002ce:	781b      	ldrb	r3, [r3, #0]
 80002d0:	b25b      	sxtb	r3, r3
 80002d2:	18db      	adds	r3, r3, r3
 80002d4:	b25b      	sxtb	r3, r3
 80002d6:	4313      	orrs	r3, r2
 80002d8:	b25a      	sxtb	r2, r3
 80002da:	1c7b      	adds	r3, r7, #1
 80002dc:	781b      	ldrb	r3, [r3, #0]
 80002de:	b25b      	sxtb	r3, r3
 80002e0:	4313      	orrs	r3, r2
 80002e2:	b25b      	sxtb	r3, r3
 80002e4:	b2da      	uxtb	r2, r3
 80002e6:	687b      	ldr	r3, [r7, #4]
 80002e8:	701a      	strb	r2, [r3, #0]
}
 80002ea:	46c0      	nop			@ (mov r8, r8)
 80002ec:	46bd      	mov	sp, r7
 80002ee:	b004      	add	sp, #16
 80002f0:	bdb0      	pop	{r4, r5, r7, pc}
	...

080002f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002f4:	b580      	push	{r7, lr}
 80002f6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002f8:	f000 fbc6 	bl	8000a88 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002fc:	f000 f850 	bl	80003a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000300:	f000 f914 	bl	800052c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000304:	f000 f8e2 	bl	80004cc <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8000308:	f000 f8a2 	bl	8000450 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800030c:	f003 fd4a 	bl	8003da4 <osKernelInitialize>
  /* Create the mutex(es) */
  /* creation of SPIBuffMutex */
  SPIBuffMutexHandle = osMutexNew(&SPIBuffMutex_attributes);
 8000310:	4b17      	ldr	r3, [pc, #92]	@ (8000370 <main+0x7c>)
 8000312:	0018      	movs	r0, r3
 8000314:	f003 fe48 	bl	8003fa8 <osMutexNew>
 8000318:	0002      	movs	r2, r0
 800031a:	4b16      	ldr	r3, [pc, #88]	@ (8000374 <main+0x80>)
 800031c:	601a      	str	r2, [r3, #0]
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of SPIBinarySem */
  SPIBinarySemHandle = osSemaphoreNew(1, 1, &SPIBinarySem_attributes);
 800031e:	4b16      	ldr	r3, [pc, #88]	@ (8000378 <main+0x84>)
 8000320:	001a      	movs	r2, r3
 8000322:	2101      	movs	r1, #1
 8000324:	2001      	movs	r0, #1
 8000326:	f003 fed9 	bl	80040dc <osSemaphoreNew>
 800032a:	0002      	movs	r2, r0
 800032c:	4b13      	ldr	r3, [pc, #76]	@ (800037c <main+0x88>)
 800032e:	601a      	str	r2, [r3, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of AccelQueue */
  AccelQueueHandle = osMessageQueueNew (100, 12, &AccelQueue_attributes);
 8000330:	4b13      	ldr	r3, [pc, #76]	@ (8000380 <main+0x8c>)
 8000332:	001a      	movs	r2, r3
 8000334:	210c      	movs	r1, #12
 8000336:	2064      	movs	r0, #100	@ 0x64
 8000338:	f004 f81e 	bl	8004378 <osMessageQueueNew>
 800033c:	0002      	movs	r2, r0
 800033e:	4b11      	ldr	r3, [pc, #68]	@ (8000384 <main+0x90>)
 8000340:	601a      	str	r2, [r3, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of UARTTXTask */
  UARTTXTaskHandle = osThreadNew(StartUARTTXTask, NULL, &UARTTXTask_attributes);
 8000342:	4a11      	ldr	r2, [pc, #68]	@ (8000388 <main+0x94>)
 8000344:	4b11      	ldr	r3, [pc, #68]	@ (800038c <main+0x98>)
 8000346:	2100      	movs	r1, #0
 8000348:	0018      	movs	r0, r3
 800034a:	f003 fd85 	bl	8003e58 <osThreadNew>
 800034e:	0002      	movs	r2, r0
 8000350:	4b0f      	ldr	r3, [pc, #60]	@ (8000390 <main+0x9c>)
 8000352:	601a      	str	r2, [r3, #0]

  /* creation of SPIAcquisitionT */
  SPIAcquisitionTHandle = osThreadNew(StartSPIAcquisitionTask, NULL, &SPIAcquisitionT_attributes);
 8000354:	4a0f      	ldr	r2, [pc, #60]	@ (8000394 <main+0xa0>)
 8000356:	4b10      	ldr	r3, [pc, #64]	@ (8000398 <main+0xa4>)
 8000358:	2100      	movs	r1, #0
 800035a:	0018      	movs	r0, r3
 800035c:	f003 fd7c 	bl	8003e58 <osThreadNew>
 8000360:	0002      	movs	r2, r0
 8000362:	4b0e      	ldr	r3, [pc, #56]	@ (800039c <main+0xa8>)
 8000364:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_EVENTS */

  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000366:	f003 fd49 	bl	8003dfc <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800036a:	46c0      	nop			@ (mov r8, r8)
 800036c:	e7fd      	b.n	800036a <main+0x76>
 800036e:	46c0      	nop			@ (mov r8, r8)
 8000370:	08007314 	.word	0x08007314
 8000374:	20000674 	.word	0x20000674
 8000378:	08007324 	.word	0x08007324
 800037c:	20000678 	.word	0x20000678
 8000380:	080072fc 	.word	0x080072fc
 8000384:	20000170 	.word	0x20000170
 8000388:	080072b4 	.word	0x080072b4
 800038c:	080005f9 	.word	0x080005f9
 8000390:	20000168 	.word	0x20000168
 8000394:	080072d8 	.word	0x080072d8
 8000398:	080006a5 	.word	0x080006a5
 800039c:	2000016c 	.word	0x2000016c

080003a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003a0:	b590      	push	{r4, r7, lr}
 80003a2:	b099      	sub	sp, #100	@ 0x64
 80003a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003a6:	242c      	movs	r4, #44	@ 0x2c
 80003a8:	193b      	adds	r3, r7, r4
 80003aa:	0018      	movs	r0, r3
 80003ac:	2334      	movs	r3, #52	@ 0x34
 80003ae:	001a      	movs	r2, r3
 80003b0:	2100      	movs	r1, #0
 80003b2:	f006 fe47 	bl	8007044 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003b6:	231c      	movs	r3, #28
 80003b8:	18fb      	adds	r3, r7, r3
 80003ba:	0018      	movs	r0, r3
 80003bc:	2310      	movs	r3, #16
 80003be:	001a      	movs	r2, r3
 80003c0:	2100      	movs	r1, #0
 80003c2:	f006 fe3f 	bl	8007044 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80003c6:	003b      	movs	r3, r7
 80003c8:	0018      	movs	r0, r3
 80003ca:	231c      	movs	r3, #28
 80003cc:	001a      	movs	r2, r3
 80003ce:	2100      	movs	r1, #0
 80003d0:	f006 fe38 	bl	8007044 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80003d4:	0021      	movs	r1, r4
 80003d6:	187b      	adds	r3, r7, r1
 80003d8:	2202      	movs	r2, #2
 80003da:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80003dc:	187b      	adds	r3, r7, r1
 80003de:	2201      	movs	r2, #1
 80003e0:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80003e2:	187b      	adds	r3, r7, r1
 80003e4:	2210      	movs	r2, #16
 80003e6:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80003e8:	187b      	adds	r3, r7, r1
 80003ea:	2200      	movs	r2, #0
 80003ec:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003ee:	187b      	adds	r3, r7, r1
 80003f0:	0018      	movs	r0, r3
 80003f2:	f000 fe1b 	bl	800102c <HAL_RCC_OscConfig>
 80003f6:	1e03      	subs	r3, r0, #0
 80003f8:	d001      	beq.n	80003fe <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80003fa:	f000 f98d 	bl	8000718 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003fe:	211c      	movs	r1, #28
 8000400:	187b      	adds	r3, r7, r1
 8000402:	2207      	movs	r2, #7
 8000404:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000406:	187b      	adds	r3, r7, r1
 8000408:	2200      	movs	r2, #0
 800040a:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800040c:	187b      	adds	r3, r7, r1
 800040e:	2200      	movs	r2, #0
 8000410:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000412:	187b      	adds	r3, r7, r1
 8000414:	2200      	movs	r2, #0
 8000416:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000418:	187b      	adds	r3, r7, r1
 800041a:	2100      	movs	r1, #0
 800041c:	0018      	movs	r0, r3
 800041e:	f001 f98b 	bl	8001738 <HAL_RCC_ClockConfig>
 8000422:	1e03      	subs	r3, r0, #0
 8000424:	d001      	beq.n	800042a <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8000426:	f000 f977 	bl	8000718 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800042a:	003b      	movs	r3, r7
 800042c:	2202      	movs	r2, #2
 800042e:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000430:	003b      	movs	r3, r7
 8000432:	2200      	movs	r2, #0
 8000434:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000436:	003b      	movs	r3, r7
 8000438:	0018      	movs	r0, r3
 800043a:	f001 fb13 	bl	8001a64 <HAL_RCCEx_PeriphCLKConfig>
 800043e:	1e03      	subs	r3, r0, #0
 8000440:	d001      	beq.n	8000446 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000442:	f000 f969 	bl	8000718 <Error_Handler>
  }
}
 8000446:	46c0      	nop			@ (mov r8, r8)
 8000448:	46bd      	mov	sp, r7
 800044a:	b019      	add	sp, #100	@ 0x64
 800044c:	bd90      	pop	{r4, r7, pc}
	...

08000450 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000450:	b580      	push	{r7, lr}
 8000452:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000454:	4b1b      	ldr	r3, [pc, #108]	@ (80004c4 <MX_SPI1_Init+0x74>)
 8000456:	4a1c      	ldr	r2, [pc, #112]	@ (80004c8 <MX_SPI1_Init+0x78>)
 8000458:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800045a:	4b1a      	ldr	r3, [pc, #104]	@ (80004c4 <MX_SPI1_Init+0x74>)
 800045c:	2282      	movs	r2, #130	@ 0x82
 800045e:	0052      	lsls	r2, r2, #1
 8000460:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000462:	4b18      	ldr	r3, [pc, #96]	@ (80004c4 <MX_SPI1_Init+0x74>)
 8000464:	2200      	movs	r2, #0
 8000466:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000468:	4b16      	ldr	r3, [pc, #88]	@ (80004c4 <MX_SPI1_Init+0x74>)
 800046a:	22e0      	movs	r2, #224	@ 0xe0
 800046c:	00d2      	lsls	r2, r2, #3
 800046e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8000470:	4b14      	ldr	r3, [pc, #80]	@ (80004c4 <MX_SPI1_Init+0x74>)
 8000472:	2202      	movs	r2, #2
 8000474:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000476:	4b13      	ldr	r3, [pc, #76]	@ (80004c4 <MX_SPI1_Init+0x74>)
 8000478:	2201      	movs	r2, #1
 800047a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 800047c:	4b11      	ldr	r3, [pc, #68]	@ (80004c4 <MX_SPI1_Init+0x74>)
 800047e:	2280      	movs	r2, #128	@ 0x80
 8000480:	02d2      	lsls	r2, r2, #11
 8000482:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000484:	4b0f      	ldr	r3, [pc, #60]	@ (80004c4 <MX_SPI1_Init+0x74>)
 8000486:	2200      	movs	r2, #0
 8000488:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_LSB;
 800048a:	4b0e      	ldr	r3, [pc, #56]	@ (80004c4 <MX_SPI1_Init+0x74>)
 800048c:	2280      	movs	r2, #128	@ 0x80
 800048e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000490:	4b0c      	ldr	r3, [pc, #48]	@ (80004c4 <MX_SPI1_Init+0x74>)
 8000492:	2200      	movs	r2, #0
 8000494:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000496:	4b0b      	ldr	r3, [pc, #44]	@ (80004c4 <MX_SPI1_Init+0x74>)
 8000498:	2200      	movs	r2, #0
 800049a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 800049c:	4b09      	ldr	r3, [pc, #36]	@ (80004c4 <MX_SPI1_Init+0x74>)
 800049e:	2207      	movs	r2, #7
 80004a0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80004a2:	4b08      	ldr	r3, [pc, #32]	@ (80004c4 <MX_SPI1_Init+0x74>)
 80004a4:	2200      	movs	r2, #0
 80004a6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80004a8:	4b06      	ldr	r3, [pc, #24]	@ (80004c4 <MX_SPI1_Init+0x74>)
 80004aa:	2200      	movs	r2, #0
 80004ac:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80004ae:	4b05      	ldr	r3, [pc, #20]	@ (80004c4 <MX_SPI1_Init+0x74>)
 80004b0:	0018      	movs	r0, r3
 80004b2:	f001 fbd7 	bl	8001c64 <HAL_SPI_Init>
 80004b6:	1e03      	subs	r3, r0, #0
 80004b8:	d001      	beq.n	80004be <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80004ba:	f000 f92d 	bl	8000718 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80004be:	46c0      	nop			@ (mov r8, r8)
 80004c0:	46bd      	mov	sp, r7
 80004c2:	bd80      	pop	{r7, pc}
 80004c4:	2000007c 	.word	0x2000007c
 80004c8:	40013000 	.word	0x40013000

080004cc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80004d0:	4b14      	ldr	r3, [pc, #80]	@ (8000524 <MX_USART2_UART_Init+0x58>)
 80004d2:	4a15      	ldr	r2, [pc, #84]	@ (8000528 <MX_USART2_UART_Init+0x5c>)
 80004d4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80004d6:	4b13      	ldr	r3, [pc, #76]	@ (8000524 <MX_USART2_UART_Init+0x58>)
 80004d8:	22e1      	movs	r2, #225	@ 0xe1
 80004da:	0252      	lsls	r2, r2, #9
 80004dc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80004de:	4b11      	ldr	r3, [pc, #68]	@ (8000524 <MX_USART2_UART_Init+0x58>)
 80004e0:	2200      	movs	r2, #0
 80004e2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80004e4:	4b0f      	ldr	r3, [pc, #60]	@ (8000524 <MX_USART2_UART_Init+0x58>)
 80004e6:	2200      	movs	r2, #0
 80004e8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80004ea:	4b0e      	ldr	r3, [pc, #56]	@ (8000524 <MX_USART2_UART_Init+0x58>)
 80004ec:	2200      	movs	r2, #0
 80004ee:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80004f0:	4b0c      	ldr	r3, [pc, #48]	@ (8000524 <MX_USART2_UART_Init+0x58>)
 80004f2:	220c      	movs	r2, #12
 80004f4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80004f6:	4b0b      	ldr	r3, [pc, #44]	@ (8000524 <MX_USART2_UART_Init+0x58>)
 80004f8:	2200      	movs	r2, #0
 80004fa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80004fc:	4b09      	ldr	r3, [pc, #36]	@ (8000524 <MX_USART2_UART_Init+0x58>)
 80004fe:	2200      	movs	r2, #0
 8000500:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000502:	4b08      	ldr	r3, [pc, #32]	@ (8000524 <MX_USART2_UART_Init+0x58>)
 8000504:	2200      	movs	r2, #0
 8000506:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000508:	4b06      	ldr	r3, [pc, #24]	@ (8000524 <MX_USART2_UART_Init+0x58>)
 800050a:	2200      	movs	r2, #0
 800050c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800050e:	4b05      	ldr	r3, [pc, #20]	@ (8000524 <MX_USART2_UART_Init+0x58>)
 8000510:	0018      	movs	r0, r3
 8000512:	f002 fb6d 	bl	8002bf0 <HAL_UART_Init>
 8000516:	1e03      	subs	r3, r0, #0
 8000518:	d001      	beq.n	800051e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800051a:	f000 f8fd 	bl	8000718 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800051e:	46c0      	nop			@ (mov r8, r8)
 8000520:	46bd      	mov	sp, r7
 8000522:	bd80      	pop	{r7, pc}
 8000524:	200000e0 	.word	0x200000e0
 8000528:	40004400 	.word	0x40004400

0800052c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800052c:	b580      	push	{r7, lr}
 800052e:	b082      	sub	sp, #8
 8000530:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000532:	4b09      	ldr	r3, [pc, #36]	@ (8000558 <MX_GPIO_Init+0x2c>)
 8000534:	695a      	ldr	r2, [r3, #20]
 8000536:	4b08      	ldr	r3, [pc, #32]	@ (8000558 <MX_GPIO_Init+0x2c>)
 8000538:	2180      	movs	r1, #128	@ 0x80
 800053a:	0289      	lsls	r1, r1, #10
 800053c:	430a      	orrs	r2, r1
 800053e:	615a      	str	r2, [r3, #20]
 8000540:	4b05      	ldr	r3, [pc, #20]	@ (8000558 <MX_GPIO_Init+0x2c>)
 8000542:	695a      	ldr	r2, [r3, #20]
 8000544:	2380      	movs	r3, #128	@ 0x80
 8000546:	029b      	lsls	r3, r3, #10
 8000548:	4013      	ands	r3, r2
 800054a:	607b      	str	r3, [r7, #4]
 800054c:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800054e:	46c0      	nop			@ (mov r8, r8)
 8000550:	46bd      	mov	sp, r7
 8000552:	b002      	add	sp, #8
 8000554:	bd80      	pop	{r7, pc}
 8000556:	46c0      	nop			@ (mov r8, r8)
 8000558:	40021000 	.word	0x40021000

0800055c <HAL_SPI_TxRxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800055c:	b590      	push	{r4, r7, lr}
 800055e:	b087      	sub	sp, #28
 8000560:	af00      	add	r7, sp, #0
 8000562:	6078      	str	r0, [r7, #4]
    if(hspi->Instance == SPI1)
 8000564:	687b      	ldr	r3, [r7, #4]
 8000566:	681b      	ldr	r3, [r3, #0]
 8000568:	4a1f      	ldr	r2, [pc, #124]	@ (80005e8 <HAL_SPI_TxRxCpltCallback+0x8c>)
 800056a:	4293      	cmp	r3, r2
 800056c:	d138      	bne.n	80005e0 <HAL_SPI_TxRxCpltCallback+0x84>
    {
    	Accel_Sample accel_data = {
 800056e:	240c      	movs	r4, #12
 8000570:	193b      	adds	r3, r7, r4
 8000572:	0018      	movs	r0, r3
 8000574:	230c      	movs	r3, #12
 8000576:	001a      	movs	r2, r3
 8000578:	2100      	movs	r1, #0
 800057a:	f006 fd63 	bl	8007044 <memset>
    			.ax = (int16_t)(spi_rx_buffer[2] << 8 | spi_rx_buffer[1]),
 800057e:	4b1b      	ldr	r3, [pc, #108]	@ (80005ec <HAL_SPI_TxRxCpltCallback+0x90>)
 8000580:	789b      	ldrb	r3, [r3, #2]
 8000582:	b21b      	sxth	r3, r3
 8000584:	021b      	lsls	r3, r3, #8
 8000586:	b21a      	sxth	r2, r3
 8000588:	4b18      	ldr	r3, [pc, #96]	@ (80005ec <HAL_SPI_TxRxCpltCallback+0x90>)
 800058a:	785b      	ldrb	r3, [r3, #1]
 800058c:	b21b      	sxth	r3, r3
 800058e:	4313      	orrs	r3, r2
 8000590:	b21a      	sxth	r2, r3
    	Accel_Sample accel_data = {
 8000592:	0021      	movs	r1, r4
 8000594:	187b      	adds	r3, r7, r1
 8000596:	801a      	strh	r2, [r3, #0]
				.ay = (int16_t)(spi_rx_buffer[4] << 8 | spi_rx_buffer[3]),
 8000598:	4b14      	ldr	r3, [pc, #80]	@ (80005ec <HAL_SPI_TxRxCpltCallback+0x90>)
 800059a:	791b      	ldrb	r3, [r3, #4]
 800059c:	b21b      	sxth	r3, r3
 800059e:	021b      	lsls	r3, r3, #8
 80005a0:	b21a      	sxth	r2, r3
 80005a2:	4b12      	ldr	r3, [pc, #72]	@ (80005ec <HAL_SPI_TxRxCpltCallback+0x90>)
 80005a4:	78db      	ldrb	r3, [r3, #3]
 80005a6:	b21b      	sxth	r3, r3
 80005a8:	4313      	orrs	r3, r2
 80005aa:	b21a      	sxth	r2, r3
    	Accel_Sample accel_data = {
 80005ac:	187b      	adds	r3, r7, r1
 80005ae:	805a      	strh	r2, [r3, #2]
				.az = (int16_t)(spi_rx_buffer[6] << 8 | spi_rx_buffer[5])
 80005b0:	4b0e      	ldr	r3, [pc, #56]	@ (80005ec <HAL_SPI_TxRxCpltCallback+0x90>)
 80005b2:	799b      	ldrb	r3, [r3, #6]
 80005b4:	b21b      	sxth	r3, r3
 80005b6:	021b      	lsls	r3, r3, #8
 80005b8:	b21a      	sxth	r2, r3
 80005ba:	4b0c      	ldr	r3, [pc, #48]	@ (80005ec <HAL_SPI_TxRxCpltCallback+0x90>)
 80005bc:	795b      	ldrb	r3, [r3, #5]
 80005be:	b21b      	sxth	r3, r3
 80005c0:	4313      	orrs	r3, r2
 80005c2:	b21a      	sxth	r2, r3
    	Accel_Sample accel_data = {
 80005c4:	187b      	adds	r3, r7, r1
 80005c6:	809a      	strh	r2, [r3, #4]
    	};
        // SPI transfer done, received bytes are now in your rx buffer, push to queue
    	osMessageQueuePut(AccelQueueHandle, &accel_data, 0, 0);
 80005c8:	4b09      	ldr	r3, [pc, #36]	@ (80005f0 <HAL_SPI_TxRxCpltCallback+0x94>)
 80005ca:	6818      	ldr	r0, [r3, #0]
 80005cc:	1879      	adds	r1, r7, r1
 80005ce:	2300      	movs	r3, #0
 80005d0:	2200      	movs	r2, #0
 80005d2:	f003 ff57 	bl	8004484 <osMessageQueuePut>

    	// increment count, wake sleeping task in semaphore queue
    	osSemaphoreRelease(SPIBinarySemHandle);
 80005d6:	4b07      	ldr	r3, [pc, #28]	@ (80005f4 <HAL_SPI_TxRxCpltCallback+0x98>)
 80005d8:	681b      	ldr	r3, [r3, #0]
 80005da:	0018      	movs	r0, r3
 80005dc:	f003 fe7e 	bl	80042dc <osSemaphoreRelease>
    }
}
 80005e0:	46c0      	nop			@ (mov r8, r8)
 80005e2:	46bd      	mov	sp, r7
 80005e4:	b007      	add	sp, #28
 80005e6:	bd90      	pop	{r4, r7, pc}
 80005e8:	40013000 	.word	0x40013000
 80005ec:	20000684 	.word	0x20000684
 80005f0:	20000170 	.word	0x20000170
 80005f4:	20000678 	.word	0x20000678

080005f8 <StartUARTTXTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartUARTTXTask */
void StartUARTTXTask(void *argument)
{
 80005f8:	b5b0      	push	{r4, r5, r7, lr}
 80005fa:	b086      	sub	sp, #24
 80005fc:	af00      	add	r7, sp, #0
 80005fe:	6078      	str	r0, [r7, #4]
	/* Infinite loop */
	Accel_Sample accel_data;
	for(;;)
	{
		// read/pop data from rx queue, osWaitForever
		if(osMessageQueueGet(AccelQueueHandle, &accel_data, 0, osWaitForever) == osOK)
 8000600:	4b26      	ldr	r3, [pc, #152]	@ (800069c <StartUARTTXTask+0xa4>)
 8000602:	6818      	ldr	r0, [r3, #0]
 8000604:	2301      	movs	r3, #1
 8000606:	425b      	negs	r3, r3
 8000608:	250c      	movs	r5, #12
 800060a:	1979      	adds	r1, r7, r5
 800060c:	2200      	movs	r2, #0
 800060e:	f003 ffa3 	bl	8004558 <osMessageQueueGet>
 8000612:	1e03      	subs	r3, r0, #0
 8000614:	d1f4      	bne.n	8000600 <StartUARTTXTask+0x8>
		{
			uint8_t buf[2];

			// x-axis
			buf[0] = accel_data.ax & 0xFF;      // LSB
 8000616:	197b      	adds	r3, r7, r5
 8000618:	2200      	movs	r2, #0
 800061a:	5e9b      	ldrsh	r3, [r3, r2]
 800061c:	b2da      	uxtb	r2, r3
 800061e:	2108      	movs	r1, #8
 8000620:	187b      	adds	r3, r7, r1
 8000622:	701a      	strb	r2, [r3, #0]
			buf[1] = (accel_data.ax >> 8) & 0xFF; // MSB
 8000624:	197b      	adds	r3, r7, r5
 8000626:	2200      	movs	r2, #0
 8000628:	5e9b      	ldrsh	r3, [r3, r2]
 800062a:	121b      	asrs	r3, r3, #8
 800062c:	b21b      	sxth	r3, r3
 800062e:	b2da      	uxtb	r2, r3
 8000630:	187b      	adds	r3, r7, r1
 8000632:	705a      	strb	r2, [r3, #1]
			HAL_UART_Transmit_IT(&huart2, buf, 2);
 8000634:	000c      	movs	r4, r1
 8000636:	1879      	adds	r1, r7, r1
 8000638:	4b19      	ldr	r3, [pc, #100]	@ (80006a0 <StartUARTTXTask+0xa8>)
 800063a:	2202      	movs	r2, #2
 800063c:	0018      	movs	r0, r3
 800063e:	f002 fb2b 	bl	8002c98 <HAL_UART_Transmit_IT>

			// y-axis
			buf[0] = accel_data.ay & 0xFF;      // LSB
 8000642:	197b      	adds	r3, r7, r5
 8000644:	2202      	movs	r2, #2
 8000646:	5e9b      	ldrsh	r3, [r3, r2]
 8000648:	b2da      	uxtb	r2, r3
 800064a:	0021      	movs	r1, r4
 800064c:	187b      	adds	r3, r7, r1
 800064e:	701a      	strb	r2, [r3, #0]
			buf[1] = (accel_data.ay >> 8) & 0xFF; // MSB
 8000650:	197b      	adds	r3, r7, r5
 8000652:	2202      	movs	r2, #2
 8000654:	5e9b      	ldrsh	r3, [r3, r2]
 8000656:	121b      	asrs	r3, r3, #8
 8000658:	b21b      	sxth	r3, r3
 800065a:	b2da      	uxtb	r2, r3
 800065c:	187b      	adds	r3, r7, r1
 800065e:	705a      	strb	r2, [r3, #1]
			HAL_UART_Transmit_IT(&huart2, buf, 2);
 8000660:	000c      	movs	r4, r1
 8000662:	1879      	adds	r1, r7, r1
 8000664:	4b0e      	ldr	r3, [pc, #56]	@ (80006a0 <StartUARTTXTask+0xa8>)
 8000666:	2202      	movs	r2, #2
 8000668:	0018      	movs	r0, r3
 800066a:	f002 fb15 	bl	8002c98 <HAL_UART_Transmit_IT>

			// z-axis
			buf[0] = accel_data.az & 0xFF;      // LSB
 800066e:	197b      	adds	r3, r7, r5
 8000670:	2204      	movs	r2, #4
 8000672:	5e9b      	ldrsh	r3, [r3, r2]
 8000674:	b2da      	uxtb	r2, r3
 8000676:	0021      	movs	r1, r4
 8000678:	187b      	adds	r3, r7, r1
 800067a:	701a      	strb	r2, [r3, #0]
			buf[1] = (accel_data.az >> 8) & 0xFF; // MSB
 800067c:	197b      	adds	r3, r7, r5
 800067e:	2204      	movs	r2, #4
 8000680:	5e9b      	ldrsh	r3, [r3, r2]
 8000682:	121b      	asrs	r3, r3, #8
 8000684:	b21b      	sxth	r3, r3
 8000686:	b2da      	uxtb	r2, r3
 8000688:	187b      	adds	r3, r7, r1
 800068a:	705a      	strb	r2, [r3, #1]
			HAL_UART_Transmit_IT(&huart2, buf, 2);
 800068c:	1879      	adds	r1, r7, r1
 800068e:	4b04      	ldr	r3, [pc, #16]	@ (80006a0 <StartUARTTXTask+0xa8>)
 8000690:	2202      	movs	r2, #2
 8000692:	0018      	movs	r0, r3
 8000694:	f002 fb00 	bl	8002c98 <HAL_UART_Transmit_IT>
		if(osMessageQueueGet(AccelQueueHandle, &accel_data, 0, osWaitForever) == osOK)
 8000698:	e7b2      	b.n	8000600 <StartUARTTXTask+0x8>
 800069a:	46c0      	nop			@ (mov r8, r8)
 800069c:	20000170 	.word	0x20000170
 80006a0:	200000e0 	.word	0x200000e0

080006a4 <StartSPIAcquisitionTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSPIAcquisitionTask */
void StartSPIAcquisitionTask(void *argument)
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	b082      	sub	sp, #8
 80006a8:	af00      	add	r7, sp, #0
 80006aa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartSPIAcquisitionTask */
  /* Infinite loop */
  for(;;)
  {
	  memset(spi_tx_buffer, 0x00, SPI_BUFF_SIZE);
 80006ac:	4b0d      	ldr	r3, [pc, #52]	@ (80006e4 <StartSPIAcquisitionTask+0x40>)
 80006ae:	2207      	movs	r2, #7
 80006b0:	2100      	movs	r1, #0
 80006b2:	0018      	movs	r0, r3
 80006b4:	f006 fcc6 	bl	8007044 <memset>

	  generate_spi_cmd(spi_tx_buffer, OUT_X_L_ADDR, true, true);
 80006b8:	480a      	ldr	r0, [pc, #40]	@ (80006e4 <StartSPIAcquisitionTask+0x40>)
 80006ba:	2301      	movs	r3, #1
 80006bc:	2201      	movs	r2, #1
 80006be:	2128      	movs	r1, #40	@ 0x28
 80006c0:	f7ff fde6 	bl	8000290 <generate_spi_cmd>

	  HAL_SPI_TransmitReceive_IT(&hspi1, spi_tx_buffer, spi_rx_buffer, 7);
 80006c4:	4a08      	ldr	r2, [pc, #32]	@ (80006e8 <StartSPIAcquisitionTask+0x44>)
 80006c6:	4907      	ldr	r1, [pc, #28]	@ (80006e4 <StartSPIAcquisitionTask+0x40>)
 80006c8:	4808      	ldr	r0, [pc, #32]	@ (80006ec <StartSPIAcquisitionTask+0x48>)
 80006ca:	2307      	movs	r3, #7
 80006cc:	f001 fb82 	bl	8001dd4 <HAL_SPI_TransmitReceive_IT>

	  // put our current task to sleep into semaphore queue, and decrement count
	  osSemaphoreAcquire(SPIBinarySemHandle, osWaitForever);
 80006d0:	4b07      	ldr	r3, [pc, #28]	@ (80006f0 <StartSPIAcquisitionTask+0x4c>)
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	2201      	movs	r2, #1
 80006d6:	4252      	negs	r2, r2
 80006d8:	0011      	movs	r1, r2
 80006da:	0018      	movs	r0, r3
 80006dc:	f003 fda0 	bl	8004220 <osSemaphoreAcquire>
	  memset(spi_tx_buffer, 0x00, SPI_BUFF_SIZE);
 80006e0:	46c0      	nop			@ (mov r8, r8)
 80006e2:	e7e3      	b.n	80006ac <StartSPIAcquisitionTask+0x8>
 80006e4:	2000067c 	.word	0x2000067c
 80006e8:	20000684 	.word	0x20000684
 80006ec:	2000007c 	.word	0x2000007c
 80006f0:	20000678 	.word	0x20000678

080006f4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b082      	sub	sp, #8
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	681b      	ldr	r3, [r3, #0]
 8000700:	4a04      	ldr	r2, [pc, #16]	@ (8000714 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000702:	4293      	cmp	r3, r2
 8000704:	d101      	bne.n	800070a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000706:	f000 f9d3 	bl	8000ab0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800070a:	46c0      	nop			@ (mov r8, r8)
 800070c:	46bd      	mov	sp, r7
 800070e:	b002      	add	sp, #8
 8000710:	bd80      	pop	{r7, pc}
 8000712:	46c0      	nop			@ (mov r8, r8)
 8000714:	40001000 	.word	0x40001000

08000718 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800071c:	b672      	cpsid	i
}
 800071e:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000720:	46c0      	nop			@ (mov r8, r8)
 8000722:	e7fd      	b.n	8000720 <Error_Handler+0x8>

08000724 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	b082      	sub	sp, #8
 8000728:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800072a:	4b12      	ldr	r3, [pc, #72]	@ (8000774 <HAL_MspInit+0x50>)
 800072c:	699a      	ldr	r2, [r3, #24]
 800072e:	4b11      	ldr	r3, [pc, #68]	@ (8000774 <HAL_MspInit+0x50>)
 8000730:	2101      	movs	r1, #1
 8000732:	430a      	orrs	r2, r1
 8000734:	619a      	str	r2, [r3, #24]
 8000736:	4b0f      	ldr	r3, [pc, #60]	@ (8000774 <HAL_MspInit+0x50>)
 8000738:	699b      	ldr	r3, [r3, #24]
 800073a:	2201      	movs	r2, #1
 800073c:	4013      	ands	r3, r2
 800073e:	607b      	str	r3, [r7, #4]
 8000740:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000742:	4b0c      	ldr	r3, [pc, #48]	@ (8000774 <HAL_MspInit+0x50>)
 8000744:	69da      	ldr	r2, [r3, #28]
 8000746:	4b0b      	ldr	r3, [pc, #44]	@ (8000774 <HAL_MspInit+0x50>)
 8000748:	2180      	movs	r1, #128	@ 0x80
 800074a:	0549      	lsls	r1, r1, #21
 800074c:	430a      	orrs	r2, r1
 800074e:	61da      	str	r2, [r3, #28]
 8000750:	4b08      	ldr	r3, [pc, #32]	@ (8000774 <HAL_MspInit+0x50>)
 8000752:	69da      	ldr	r2, [r3, #28]
 8000754:	2380      	movs	r3, #128	@ 0x80
 8000756:	055b      	lsls	r3, r3, #21
 8000758:	4013      	ands	r3, r2
 800075a:	603b      	str	r3, [r7, #0]
 800075c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 800075e:	2302      	movs	r3, #2
 8000760:	425b      	negs	r3, r3
 8000762:	2200      	movs	r2, #0
 8000764:	2103      	movs	r1, #3
 8000766:	0018      	movs	r0, r3
 8000768:	f000 fa46 	bl	8000bf8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800076c:	46c0      	nop			@ (mov r8, r8)
 800076e:	46bd      	mov	sp, r7
 8000770:	b002      	add	sp, #8
 8000772:	bd80      	pop	{r7, pc}
 8000774:	40021000 	.word	0x40021000

08000778 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000778:	b590      	push	{r4, r7, lr}
 800077a:	b08b      	sub	sp, #44	@ 0x2c
 800077c:	af00      	add	r7, sp, #0
 800077e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000780:	2414      	movs	r4, #20
 8000782:	193b      	adds	r3, r7, r4
 8000784:	0018      	movs	r0, r3
 8000786:	2314      	movs	r3, #20
 8000788:	001a      	movs	r2, r3
 800078a:	2100      	movs	r1, #0
 800078c:	f006 fc5a 	bl	8007044 <memset>
  if(hspi->Instance==SPI1)
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	681b      	ldr	r3, [r3, #0]
 8000794:	4a20      	ldr	r2, [pc, #128]	@ (8000818 <HAL_SPI_MspInit+0xa0>)
 8000796:	4293      	cmp	r3, r2
 8000798:	d13a      	bne.n	8000810 <HAL_SPI_MspInit+0x98>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800079a:	4b20      	ldr	r3, [pc, #128]	@ (800081c <HAL_SPI_MspInit+0xa4>)
 800079c:	699a      	ldr	r2, [r3, #24]
 800079e:	4b1f      	ldr	r3, [pc, #124]	@ (800081c <HAL_SPI_MspInit+0xa4>)
 80007a0:	2180      	movs	r1, #128	@ 0x80
 80007a2:	0149      	lsls	r1, r1, #5
 80007a4:	430a      	orrs	r2, r1
 80007a6:	619a      	str	r2, [r3, #24]
 80007a8:	4b1c      	ldr	r3, [pc, #112]	@ (800081c <HAL_SPI_MspInit+0xa4>)
 80007aa:	699a      	ldr	r2, [r3, #24]
 80007ac:	2380      	movs	r3, #128	@ 0x80
 80007ae:	015b      	lsls	r3, r3, #5
 80007b0:	4013      	ands	r3, r2
 80007b2:	613b      	str	r3, [r7, #16]
 80007b4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007b6:	4b19      	ldr	r3, [pc, #100]	@ (800081c <HAL_SPI_MspInit+0xa4>)
 80007b8:	695a      	ldr	r2, [r3, #20]
 80007ba:	4b18      	ldr	r3, [pc, #96]	@ (800081c <HAL_SPI_MspInit+0xa4>)
 80007bc:	2180      	movs	r1, #128	@ 0x80
 80007be:	0289      	lsls	r1, r1, #10
 80007c0:	430a      	orrs	r2, r1
 80007c2:	615a      	str	r2, [r3, #20]
 80007c4:	4b15      	ldr	r3, [pc, #84]	@ (800081c <HAL_SPI_MspInit+0xa4>)
 80007c6:	695a      	ldr	r2, [r3, #20]
 80007c8:	2380      	movs	r3, #128	@ 0x80
 80007ca:	029b      	lsls	r3, r3, #10
 80007cc:	4013      	ands	r3, r2
 80007ce:	60fb      	str	r3, [r7, #12]
 80007d0:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80007d2:	0021      	movs	r1, r4
 80007d4:	187b      	adds	r3, r7, r1
 80007d6:	22f0      	movs	r2, #240	@ 0xf0
 80007d8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007da:	187b      	adds	r3, r7, r1
 80007dc:	2202      	movs	r2, #2
 80007de:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e0:	187b      	adds	r3, r7, r1
 80007e2:	2200      	movs	r2, #0
 80007e4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80007e6:	187b      	adds	r3, r7, r1
 80007e8:	2203      	movs	r2, #3
 80007ea:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80007ec:	187b      	adds	r3, r7, r1
 80007ee:	2200      	movs	r2, #0
 80007f0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007f2:	187a      	adds	r2, r7, r1
 80007f4:	2390      	movs	r3, #144	@ 0x90
 80007f6:	05db      	lsls	r3, r3, #23
 80007f8:	0011      	movs	r1, r2
 80007fa:	0018      	movs	r0, r3
 80007fc:	f000 fa9e 	bl	8000d3c <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 3, 0);
 8000800:	2200      	movs	r2, #0
 8000802:	2103      	movs	r1, #3
 8000804:	2019      	movs	r0, #25
 8000806:	f000 f9f7 	bl	8000bf8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 800080a:	2019      	movs	r0, #25
 800080c:	f000 fa09 	bl	8000c22 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000810:	46c0      	nop			@ (mov r8, r8)
 8000812:	46bd      	mov	sp, r7
 8000814:	b00b      	add	sp, #44	@ 0x2c
 8000816:	bd90      	pop	{r4, r7, pc}
 8000818:	40013000 	.word	0x40013000
 800081c:	40021000 	.word	0x40021000

08000820 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000820:	b590      	push	{r4, r7, lr}
 8000822:	b08b      	sub	sp, #44	@ 0x2c
 8000824:	af00      	add	r7, sp, #0
 8000826:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000828:	2414      	movs	r4, #20
 800082a:	193b      	adds	r3, r7, r4
 800082c:	0018      	movs	r0, r3
 800082e:	2314      	movs	r3, #20
 8000830:	001a      	movs	r2, r3
 8000832:	2100      	movs	r1, #0
 8000834:	f006 fc06 	bl	8007044 <memset>
  if(huart->Instance==USART2)
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	4a20      	ldr	r2, [pc, #128]	@ (80008c0 <HAL_UART_MspInit+0xa0>)
 800083e:	4293      	cmp	r3, r2
 8000840:	d13a      	bne.n	80008b8 <HAL_UART_MspInit+0x98>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000842:	4b20      	ldr	r3, [pc, #128]	@ (80008c4 <HAL_UART_MspInit+0xa4>)
 8000844:	69da      	ldr	r2, [r3, #28]
 8000846:	4b1f      	ldr	r3, [pc, #124]	@ (80008c4 <HAL_UART_MspInit+0xa4>)
 8000848:	2180      	movs	r1, #128	@ 0x80
 800084a:	0289      	lsls	r1, r1, #10
 800084c:	430a      	orrs	r2, r1
 800084e:	61da      	str	r2, [r3, #28]
 8000850:	4b1c      	ldr	r3, [pc, #112]	@ (80008c4 <HAL_UART_MspInit+0xa4>)
 8000852:	69da      	ldr	r2, [r3, #28]
 8000854:	2380      	movs	r3, #128	@ 0x80
 8000856:	029b      	lsls	r3, r3, #10
 8000858:	4013      	ands	r3, r2
 800085a:	613b      	str	r3, [r7, #16]
 800085c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800085e:	4b19      	ldr	r3, [pc, #100]	@ (80008c4 <HAL_UART_MspInit+0xa4>)
 8000860:	695a      	ldr	r2, [r3, #20]
 8000862:	4b18      	ldr	r3, [pc, #96]	@ (80008c4 <HAL_UART_MspInit+0xa4>)
 8000864:	2180      	movs	r1, #128	@ 0x80
 8000866:	0289      	lsls	r1, r1, #10
 8000868:	430a      	orrs	r2, r1
 800086a:	615a      	str	r2, [r3, #20]
 800086c:	4b15      	ldr	r3, [pc, #84]	@ (80008c4 <HAL_UART_MspInit+0xa4>)
 800086e:	695a      	ldr	r2, [r3, #20]
 8000870:	2380      	movs	r3, #128	@ 0x80
 8000872:	029b      	lsls	r3, r3, #10
 8000874:	4013      	ands	r3, r2
 8000876:	60fb      	str	r3, [r7, #12]
 8000878:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800087a:	0021      	movs	r1, r4
 800087c:	187b      	adds	r3, r7, r1
 800087e:	220c      	movs	r2, #12
 8000880:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000882:	187b      	adds	r3, r7, r1
 8000884:	2202      	movs	r2, #2
 8000886:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000888:	187b      	adds	r3, r7, r1
 800088a:	2200      	movs	r2, #0
 800088c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800088e:	187b      	adds	r3, r7, r1
 8000890:	2203      	movs	r2, #3
 8000892:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000894:	187b      	adds	r3, r7, r1
 8000896:	2201      	movs	r2, #1
 8000898:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800089a:	187a      	adds	r2, r7, r1
 800089c:	2390      	movs	r3, #144	@ 0x90
 800089e:	05db      	lsls	r3, r3, #23
 80008a0:	0011      	movs	r1, r2
 80008a2:	0018      	movs	r0, r3
 80008a4:	f000 fa4a 	bl	8000d3c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 3, 0);
 80008a8:	2200      	movs	r2, #0
 80008aa:	2103      	movs	r1, #3
 80008ac:	201c      	movs	r0, #28
 80008ae:	f000 f9a3 	bl	8000bf8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80008b2:	201c      	movs	r0, #28
 80008b4:	f000 f9b5 	bl	8000c22 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80008b8:	46c0      	nop			@ (mov r8, r8)
 80008ba:	46bd      	mov	sp, r7
 80008bc:	b00b      	add	sp, #44	@ 0x2c
 80008be:	bd90      	pop	{r4, r7, pc}
 80008c0:	40004400 	.word	0x40004400
 80008c4:	40021000 	.word	0x40021000

080008c8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008c8:	b5b0      	push	{r4, r5, r7, lr}
 80008ca:	b08c      	sub	sp, #48	@ 0x30
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80008d0:	2300      	movs	r3, #0
 80008d2:	627b      	str	r3, [r7, #36]	@ 0x24

  uint32_t              uwPrescalerValue = 0U;
 80008d4:	2300      	movs	r3, #0
 80008d6:	623b      	str	r3, [r7, #32]
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80008d8:	4b37      	ldr	r3, [pc, #220]	@ (80009b8 <HAL_InitTick+0xf0>)
 80008da:	69da      	ldr	r2, [r3, #28]
 80008dc:	4b36      	ldr	r3, [pc, #216]	@ (80009b8 <HAL_InitTick+0xf0>)
 80008de:	2110      	movs	r1, #16
 80008e0:	430a      	orrs	r2, r1
 80008e2:	61da      	str	r2, [r3, #28]
 80008e4:	4b34      	ldr	r3, [pc, #208]	@ (80009b8 <HAL_InitTick+0xf0>)
 80008e6:	69db      	ldr	r3, [r3, #28]
 80008e8:	2210      	movs	r2, #16
 80008ea:	4013      	ands	r3, r2
 80008ec:	60bb      	str	r3, [r7, #8]
 80008ee:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80008f0:	230c      	movs	r3, #12
 80008f2:	18fa      	adds	r2, r7, r3
 80008f4:	2410      	movs	r4, #16
 80008f6:	193b      	adds	r3, r7, r4
 80008f8:	0011      	movs	r1, r2
 80008fa:	0018      	movs	r0, r3
 80008fc:	f001 f888 	bl	8001a10 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000900:	193b      	adds	r3, r7, r4
 8000902:	68db      	ldr	r3, [r3, #12]
 8000904:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000906:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000908:	2b00      	cmp	r3, #0
 800090a:	d104      	bne.n	8000916 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800090c:	f001 f86a 	bl	80019e4 <HAL_RCC_GetPCLK1Freq>
 8000910:	0003      	movs	r3, r0
 8000912:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000914:	e004      	b.n	8000920 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000916:	f001 f865 	bl	80019e4 <HAL_RCC_GetPCLK1Freq>
 800091a:	0003      	movs	r3, r0
 800091c:	005b      	lsls	r3, r3, #1
 800091e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000920:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000922:	4926      	ldr	r1, [pc, #152]	@ (80009bc <HAL_InitTick+0xf4>)
 8000924:	0018      	movs	r0, r3
 8000926:	f7ff fbef 	bl	8000108 <__udivsi3>
 800092a:	0003      	movs	r3, r0
 800092c:	3b01      	subs	r3, #1
 800092e:	623b      	str	r3, [r7, #32]

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000930:	4b23      	ldr	r3, [pc, #140]	@ (80009c0 <HAL_InitTick+0xf8>)
 8000932:	4a24      	ldr	r2, [pc, #144]	@ (80009c4 <HAL_InitTick+0xfc>)
 8000934:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000936:	4b22      	ldr	r3, [pc, #136]	@ (80009c0 <HAL_InitTick+0xf8>)
 8000938:	4a23      	ldr	r2, [pc, #140]	@ (80009c8 <HAL_InitTick+0x100>)
 800093a:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800093c:	4b20      	ldr	r3, [pc, #128]	@ (80009c0 <HAL_InitTick+0xf8>)
 800093e:	6a3a      	ldr	r2, [r7, #32]
 8000940:	605a      	str	r2, [r3, #4]
  htim6.Init.ClockDivision = 0;
 8000942:	4b1f      	ldr	r3, [pc, #124]	@ (80009c0 <HAL_InitTick+0xf8>)
 8000944:	2200      	movs	r2, #0
 8000946:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000948:	4b1d      	ldr	r3, [pc, #116]	@ (80009c0 <HAL_InitTick+0xf8>)
 800094a:	2200      	movs	r2, #0
 800094c:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800094e:	4b1c      	ldr	r3, [pc, #112]	@ (80009c0 <HAL_InitTick+0xf8>)
 8000950:	2200      	movs	r2, #0
 8000952:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000954:	252b      	movs	r5, #43	@ 0x2b
 8000956:	197c      	adds	r4, r7, r5
 8000958:	4b19      	ldr	r3, [pc, #100]	@ (80009c0 <HAL_InitTick+0xf8>)
 800095a:	0018      	movs	r0, r3
 800095c:	f001 fef2 	bl	8002744 <HAL_TIM_Base_Init>
 8000960:	0003      	movs	r3, r0
 8000962:	7023      	strb	r3, [r4, #0]
  if (status == HAL_OK)
 8000964:	197b      	adds	r3, r7, r5
 8000966:	781b      	ldrb	r3, [r3, #0]
 8000968:	2b00      	cmp	r3, #0
 800096a:	d11e      	bne.n	80009aa <HAL_InitTick+0xe2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 800096c:	197c      	adds	r4, r7, r5
 800096e:	4b14      	ldr	r3, [pc, #80]	@ (80009c0 <HAL_InitTick+0xf8>)
 8000970:	0018      	movs	r0, r3
 8000972:	f001 ff3f 	bl	80027f4 <HAL_TIM_Base_Start_IT>
 8000976:	0003      	movs	r3, r0
 8000978:	7023      	strb	r3, [r4, #0]
    if (status == HAL_OK)
 800097a:	197b      	adds	r3, r7, r5
 800097c:	781b      	ldrb	r3, [r3, #0]
 800097e:	2b00      	cmp	r3, #0
 8000980:	d113      	bne.n	80009aa <HAL_InitTick+0xe2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000982:	2011      	movs	r0, #17
 8000984:	f000 f94d 	bl	8000c22 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	2b03      	cmp	r3, #3
 800098c:	d809      	bhi.n	80009a2 <HAL_InitTick+0xda>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	2200      	movs	r2, #0
 8000992:	0019      	movs	r1, r3
 8000994:	2011      	movs	r0, #17
 8000996:	f000 f92f 	bl	8000bf8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800099a:	4b0c      	ldr	r3, [pc, #48]	@ (80009cc <HAL_InitTick+0x104>)
 800099c:	687a      	ldr	r2, [r7, #4]
 800099e:	601a      	str	r2, [r3, #0]
 80009a0:	e003      	b.n	80009aa <HAL_InitTick+0xe2>
      }
      else
      {
        status = HAL_ERROR;
 80009a2:	232b      	movs	r3, #43	@ 0x2b
 80009a4:	18fb      	adds	r3, r7, r3
 80009a6:	2201      	movs	r2, #1
 80009a8:	701a      	strb	r2, [r3, #0]
      }
    }
  }

 /* Return function status */
  return status;
 80009aa:	232b      	movs	r3, #43	@ 0x2b
 80009ac:	18fb      	adds	r3, r7, r3
 80009ae:	781b      	ldrb	r3, [r3, #0]
}
 80009b0:	0018      	movs	r0, r3
 80009b2:	46bd      	mov	sp, r7
 80009b4:	b00c      	add	sp, #48	@ 0x30
 80009b6:	bdb0      	pop	{r4, r5, r7, pc}
 80009b8:	40021000 	.word	0x40021000
 80009bc:	000f4240 	.word	0x000f4240
 80009c0:	2000068c 	.word	0x2000068c
 80009c4:	40001000 	.word	0x40001000
 80009c8:	000003e7 	.word	0x000003e7
 80009cc:	20000004 	.word	0x20000004

080009d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80009d4:	46c0      	nop			@ (mov r8, r8)
 80009d6:	e7fd      	b.n	80009d4 <NMI_Handler+0x4>

080009d8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009dc:	46c0      	nop			@ (mov r8, r8)
 80009de:	e7fd      	b.n	80009dc <HardFault_Handler+0x4>

080009e0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global and DAC channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80009e4:	4b03      	ldr	r3, [pc, #12]	@ (80009f4 <TIM6_DAC_IRQHandler+0x14>)
 80009e6:	0018      	movs	r0, r3
 80009e8:	f001 ff56 	bl	8002898 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80009ec:	46c0      	nop			@ (mov r8, r8)
 80009ee:	46bd      	mov	sp, r7
 80009f0:	bd80      	pop	{r7, pc}
 80009f2:	46c0      	nop			@ (mov r8, r8)
 80009f4:	2000068c 	.word	0x2000068c

080009f8 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80009fc:	4b03      	ldr	r3, [pc, #12]	@ (8000a0c <SPI1_IRQHandler+0x14>)
 80009fe:	0018      	movs	r0, r3
 8000a00:	f001 fab0 	bl	8001f64 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8000a04:	46c0      	nop			@ (mov r8, r8)
 8000a06:	46bd      	mov	sp, r7
 8000a08:	bd80      	pop	{r7, pc}
 8000a0a:	46c0      	nop			@ (mov r8, r8)
 8000a0c:	2000007c 	.word	0x2000007c

08000a10 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000a14:	4b03      	ldr	r3, [pc, #12]	@ (8000a24 <USART2_IRQHandler+0x14>)
 8000a16:	0018      	movs	r0, r3
 8000a18:	f002 f9ae 	bl	8002d78 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000a1c:	46c0      	nop			@ (mov r8, r8)
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	bd80      	pop	{r7, pc}
 8000a22:	46c0      	nop			@ (mov r8, r8)
 8000a24:	200000e0 	.word	0x200000e0

08000a28 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000a2c:	46c0      	nop			@ (mov r8, r8)
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	bd80      	pop	{r7, pc}
	...

08000a34 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000a34:	480d      	ldr	r0, [pc, #52]	@ (8000a6c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000a36:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000a38:	f7ff fff6 	bl	8000a28 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a3c:	480c      	ldr	r0, [pc, #48]	@ (8000a70 <LoopForever+0x6>)
  ldr r1, =_edata
 8000a3e:	490d      	ldr	r1, [pc, #52]	@ (8000a74 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000a40:	4a0d      	ldr	r2, [pc, #52]	@ (8000a78 <LoopForever+0xe>)
  movs r3, #0
 8000a42:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a44:	e002      	b.n	8000a4c <LoopCopyDataInit>

08000a46 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a46:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a48:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a4a:	3304      	adds	r3, #4

08000a4c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a4c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a4e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a50:	d3f9      	bcc.n	8000a46 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a52:	4a0a      	ldr	r2, [pc, #40]	@ (8000a7c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000a54:	4c0a      	ldr	r4, [pc, #40]	@ (8000a80 <LoopForever+0x16>)
  movs r3, #0
 8000a56:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a58:	e001      	b.n	8000a5e <LoopFillZerobss>

08000a5a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a5a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a5c:	3204      	adds	r2, #4

08000a5e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a5e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a60:	d3fb      	bcc.n	8000a5a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000a62:	f006 fb61 	bl	8007128 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000a66:	f7ff fc45 	bl	80002f4 <main>

08000a6a <LoopForever>:

LoopForever:
    b LoopForever
 8000a6a:	e7fe      	b.n	8000a6a <LoopForever>
  ldr   r0, =_estack
 8000a6c:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000a70:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a74:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8000a78:	0800739c 	.word	0x0800739c
  ldr r2, =_sbss
 8000a7c:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8000a80:	200021f0 	.word	0x200021f0

08000a84 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000a84:	e7fe      	b.n	8000a84 <ADC1_COMP_IRQHandler>
	...

08000a88 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a8c:	4b07      	ldr	r3, [pc, #28]	@ (8000aac <HAL_Init+0x24>)
 8000a8e:	681a      	ldr	r2, [r3, #0]
 8000a90:	4b06      	ldr	r3, [pc, #24]	@ (8000aac <HAL_Init+0x24>)
 8000a92:	2110      	movs	r1, #16
 8000a94:	430a      	orrs	r2, r1
 8000a96:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000a98:	2003      	movs	r0, #3
 8000a9a:	f7ff ff15 	bl	80008c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a9e:	f7ff fe41 	bl	8000724 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000aa2:	2300      	movs	r3, #0
}
 8000aa4:	0018      	movs	r0, r3
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	bd80      	pop	{r7, pc}
 8000aaa:	46c0      	nop			@ (mov r8, r8)
 8000aac:	40022000 	.word	0x40022000

08000ab0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ab4:	4b05      	ldr	r3, [pc, #20]	@ (8000acc <HAL_IncTick+0x1c>)
 8000ab6:	781b      	ldrb	r3, [r3, #0]
 8000ab8:	001a      	movs	r2, r3
 8000aba:	4b05      	ldr	r3, [pc, #20]	@ (8000ad0 <HAL_IncTick+0x20>)
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	18d2      	adds	r2, r2, r3
 8000ac0:	4b03      	ldr	r3, [pc, #12]	@ (8000ad0 <HAL_IncTick+0x20>)
 8000ac2:	601a      	str	r2, [r3, #0]
}
 8000ac4:	46c0      	nop			@ (mov r8, r8)
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	bd80      	pop	{r7, pc}
 8000aca:	46c0      	nop			@ (mov r8, r8)
 8000acc:	20000008 	.word	0x20000008
 8000ad0:	200006d4 	.word	0x200006d4

08000ad4 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	af00      	add	r7, sp, #0
  return uwTick;
 8000ad8:	4b02      	ldr	r3, [pc, #8]	@ (8000ae4 <HAL_GetTick+0x10>)
 8000ada:	681b      	ldr	r3, [r3, #0]
}
 8000adc:	0018      	movs	r0, r3
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	bd80      	pop	{r7, pc}
 8000ae2:	46c0      	nop			@ (mov r8, r8)
 8000ae4:	200006d4 	.word	0x200006d4

08000ae8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b082      	sub	sp, #8
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	0002      	movs	r2, r0
 8000af0:	1dfb      	adds	r3, r7, #7
 8000af2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000af4:	1dfb      	adds	r3, r7, #7
 8000af6:	781b      	ldrb	r3, [r3, #0]
 8000af8:	2b7f      	cmp	r3, #127	@ 0x7f
 8000afa:	d809      	bhi.n	8000b10 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000afc:	1dfb      	adds	r3, r7, #7
 8000afe:	781b      	ldrb	r3, [r3, #0]
 8000b00:	001a      	movs	r2, r3
 8000b02:	231f      	movs	r3, #31
 8000b04:	401a      	ands	r2, r3
 8000b06:	4b04      	ldr	r3, [pc, #16]	@ (8000b18 <__NVIC_EnableIRQ+0x30>)
 8000b08:	2101      	movs	r1, #1
 8000b0a:	4091      	lsls	r1, r2
 8000b0c:	000a      	movs	r2, r1
 8000b0e:	601a      	str	r2, [r3, #0]
  }
}
 8000b10:	46c0      	nop			@ (mov r8, r8)
 8000b12:	46bd      	mov	sp, r7
 8000b14:	b002      	add	sp, #8
 8000b16:	bd80      	pop	{r7, pc}
 8000b18:	e000e100 	.word	0xe000e100

08000b1c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b1c:	b590      	push	{r4, r7, lr}
 8000b1e:	b083      	sub	sp, #12
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	0002      	movs	r2, r0
 8000b24:	6039      	str	r1, [r7, #0]
 8000b26:	1dfb      	adds	r3, r7, #7
 8000b28:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000b2a:	1dfb      	adds	r3, r7, #7
 8000b2c:	781b      	ldrb	r3, [r3, #0]
 8000b2e:	2b7f      	cmp	r3, #127	@ 0x7f
 8000b30:	d828      	bhi.n	8000b84 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b32:	4a2f      	ldr	r2, [pc, #188]	@ (8000bf0 <__NVIC_SetPriority+0xd4>)
 8000b34:	1dfb      	adds	r3, r7, #7
 8000b36:	781b      	ldrb	r3, [r3, #0]
 8000b38:	b25b      	sxtb	r3, r3
 8000b3a:	089b      	lsrs	r3, r3, #2
 8000b3c:	33c0      	adds	r3, #192	@ 0xc0
 8000b3e:	009b      	lsls	r3, r3, #2
 8000b40:	589b      	ldr	r3, [r3, r2]
 8000b42:	1dfa      	adds	r2, r7, #7
 8000b44:	7812      	ldrb	r2, [r2, #0]
 8000b46:	0011      	movs	r1, r2
 8000b48:	2203      	movs	r2, #3
 8000b4a:	400a      	ands	r2, r1
 8000b4c:	00d2      	lsls	r2, r2, #3
 8000b4e:	21ff      	movs	r1, #255	@ 0xff
 8000b50:	4091      	lsls	r1, r2
 8000b52:	000a      	movs	r2, r1
 8000b54:	43d2      	mvns	r2, r2
 8000b56:	401a      	ands	r2, r3
 8000b58:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000b5a:	683b      	ldr	r3, [r7, #0]
 8000b5c:	019b      	lsls	r3, r3, #6
 8000b5e:	22ff      	movs	r2, #255	@ 0xff
 8000b60:	401a      	ands	r2, r3
 8000b62:	1dfb      	adds	r3, r7, #7
 8000b64:	781b      	ldrb	r3, [r3, #0]
 8000b66:	0018      	movs	r0, r3
 8000b68:	2303      	movs	r3, #3
 8000b6a:	4003      	ands	r3, r0
 8000b6c:	00db      	lsls	r3, r3, #3
 8000b6e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b70:	481f      	ldr	r0, [pc, #124]	@ (8000bf0 <__NVIC_SetPriority+0xd4>)
 8000b72:	1dfb      	adds	r3, r7, #7
 8000b74:	781b      	ldrb	r3, [r3, #0]
 8000b76:	b25b      	sxtb	r3, r3
 8000b78:	089b      	lsrs	r3, r3, #2
 8000b7a:	430a      	orrs	r2, r1
 8000b7c:	33c0      	adds	r3, #192	@ 0xc0
 8000b7e:	009b      	lsls	r3, r3, #2
 8000b80:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000b82:	e031      	b.n	8000be8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b84:	4a1b      	ldr	r2, [pc, #108]	@ (8000bf4 <__NVIC_SetPriority+0xd8>)
 8000b86:	1dfb      	adds	r3, r7, #7
 8000b88:	781b      	ldrb	r3, [r3, #0]
 8000b8a:	0019      	movs	r1, r3
 8000b8c:	230f      	movs	r3, #15
 8000b8e:	400b      	ands	r3, r1
 8000b90:	3b08      	subs	r3, #8
 8000b92:	089b      	lsrs	r3, r3, #2
 8000b94:	3306      	adds	r3, #6
 8000b96:	009b      	lsls	r3, r3, #2
 8000b98:	18d3      	adds	r3, r2, r3
 8000b9a:	3304      	adds	r3, #4
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	1dfa      	adds	r2, r7, #7
 8000ba0:	7812      	ldrb	r2, [r2, #0]
 8000ba2:	0011      	movs	r1, r2
 8000ba4:	2203      	movs	r2, #3
 8000ba6:	400a      	ands	r2, r1
 8000ba8:	00d2      	lsls	r2, r2, #3
 8000baa:	21ff      	movs	r1, #255	@ 0xff
 8000bac:	4091      	lsls	r1, r2
 8000bae:	000a      	movs	r2, r1
 8000bb0:	43d2      	mvns	r2, r2
 8000bb2:	401a      	ands	r2, r3
 8000bb4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000bb6:	683b      	ldr	r3, [r7, #0]
 8000bb8:	019b      	lsls	r3, r3, #6
 8000bba:	22ff      	movs	r2, #255	@ 0xff
 8000bbc:	401a      	ands	r2, r3
 8000bbe:	1dfb      	adds	r3, r7, #7
 8000bc0:	781b      	ldrb	r3, [r3, #0]
 8000bc2:	0018      	movs	r0, r3
 8000bc4:	2303      	movs	r3, #3
 8000bc6:	4003      	ands	r3, r0
 8000bc8:	00db      	lsls	r3, r3, #3
 8000bca:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000bcc:	4809      	ldr	r0, [pc, #36]	@ (8000bf4 <__NVIC_SetPriority+0xd8>)
 8000bce:	1dfb      	adds	r3, r7, #7
 8000bd0:	781b      	ldrb	r3, [r3, #0]
 8000bd2:	001c      	movs	r4, r3
 8000bd4:	230f      	movs	r3, #15
 8000bd6:	4023      	ands	r3, r4
 8000bd8:	3b08      	subs	r3, #8
 8000bda:	089b      	lsrs	r3, r3, #2
 8000bdc:	430a      	orrs	r2, r1
 8000bde:	3306      	adds	r3, #6
 8000be0:	009b      	lsls	r3, r3, #2
 8000be2:	18c3      	adds	r3, r0, r3
 8000be4:	3304      	adds	r3, #4
 8000be6:	601a      	str	r2, [r3, #0]
}
 8000be8:	46c0      	nop			@ (mov r8, r8)
 8000bea:	46bd      	mov	sp, r7
 8000bec:	b003      	add	sp, #12
 8000bee:	bd90      	pop	{r4, r7, pc}
 8000bf0:	e000e100 	.word	0xe000e100
 8000bf4:	e000ed00 	.word	0xe000ed00

08000bf8 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b084      	sub	sp, #16
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	60b9      	str	r1, [r7, #8]
 8000c00:	607a      	str	r2, [r7, #4]
 8000c02:	210f      	movs	r1, #15
 8000c04:	187b      	adds	r3, r7, r1
 8000c06:	1c02      	adds	r2, r0, #0
 8000c08:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000c0a:	68ba      	ldr	r2, [r7, #8]
 8000c0c:	187b      	adds	r3, r7, r1
 8000c0e:	781b      	ldrb	r3, [r3, #0]
 8000c10:	b25b      	sxtb	r3, r3
 8000c12:	0011      	movs	r1, r2
 8000c14:	0018      	movs	r0, r3
 8000c16:	f7ff ff81 	bl	8000b1c <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 8000c1a:	46c0      	nop			@ (mov r8, r8)
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	b004      	add	sp, #16
 8000c20:	bd80      	pop	{r7, pc}

08000c22 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c22:	b580      	push	{r7, lr}
 8000c24:	b082      	sub	sp, #8
 8000c26:	af00      	add	r7, sp, #0
 8000c28:	0002      	movs	r2, r0
 8000c2a:	1dfb      	adds	r3, r7, #7
 8000c2c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000c2e:	1dfb      	adds	r3, r7, #7
 8000c30:	781b      	ldrb	r3, [r3, #0]
 8000c32:	b25b      	sxtb	r3, r3
 8000c34:	0018      	movs	r0, r3
 8000c36:	f7ff ff57 	bl	8000ae8 <__NVIC_EnableIRQ>
}
 8000c3a:	46c0      	nop			@ (mov r8, r8)
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	b002      	add	sp, #8
 8000c40:	bd80      	pop	{r7, pc}

08000c42 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000c42:	b580      	push	{r7, lr}
 8000c44:	b082      	sub	sp, #8
 8000c46:	af00      	add	r7, sp, #0
 8000c48:	6078      	str	r0, [r7, #4]
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	2221      	movs	r2, #33	@ 0x21
 8000c4e:	5c9b      	ldrb	r3, [r3, r2]
 8000c50:	b2db      	uxtb	r3, r3
 8000c52:	2b02      	cmp	r3, #2
 8000c54:	d008      	beq.n	8000c68 <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	2204      	movs	r2, #4
 8000c5a:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	2220      	movs	r2, #32
 8000c60:	2100      	movs	r1, #0
 8000c62:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8000c64:	2301      	movs	r3, #1
 8000c66:	e020      	b.n	8000caa <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	681a      	ldr	r2, [r3, #0]
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	210e      	movs	r1, #14
 8000c74:	438a      	bics	r2, r1
 8000c76:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	681a      	ldr	r2, [r3, #0]
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	2101      	movs	r1, #1
 8000c84:	438a      	bics	r2, r1
 8000c86:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000c90:	2101      	movs	r1, #1
 8000c92:	4091      	lsls	r1, r2
 8000c94:	000a      	movs	r2, r1
 8000c96:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	2221      	movs	r2, #33	@ 0x21
 8000c9c:	2101      	movs	r1, #1
 8000c9e:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	2220      	movs	r2, #32
 8000ca4:	2100      	movs	r1, #0
 8000ca6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8000ca8:	2300      	movs	r3, #0
}
 8000caa:	0018      	movs	r0, r3
 8000cac:	46bd      	mov	sp, r7
 8000cae:	b002      	add	sp, #8
 8000cb0:	bd80      	pop	{r7, pc}

08000cb2 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000cb2:	b580      	push	{r7, lr}
 8000cb4:	b084      	sub	sp, #16
 8000cb6:	af00      	add	r7, sp, #0
 8000cb8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000cba:	210f      	movs	r1, #15
 8000cbc:	187b      	adds	r3, r7, r1
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	2221      	movs	r2, #33	@ 0x21
 8000cc6:	5c9b      	ldrb	r3, [r3, r2]
 8000cc8:	b2db      	uxtb	r3, r3
 8000cca:	2b02      	cmp	r3, #2
 8000ccc:	d006      	beq.n	8000cdc <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	2204      	movs	r2, #4
 8000cd2:	639a      	str	r2, [r3, #56]	@ 0x38

    status = HAL_ERROR;
 8000cd4:	187b      	adds	r3, r7, r1
 8000cd6:	2201      	movs	r2, #1
 8000cd8:	701a      	strb	r2, [r3, #0]
 8000cda:	e028      	b.n	8000d2e <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	681a      	ldr	r2, [r3, #0]
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	210e      	movs	r1, #14
 8000ce8:	438a      	bics	r2, r1
 8000cea:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	681a      	ldr	r2, [r3, #0]
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	2101      	movs	r1, #1
 8000cf8:	438a      	bics	r2, r1
 8000cfa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000d04:	2101      	movs	r1, #1
 8000d06:	4091      	lsls	r1, r2
 8000d08:	000a      	movs	r2, r1
 8000d0a:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	2221      	movs	r2, #33	@ 0x21
 8000d10:	2101      	movs	r1, #1
 8000d12:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	2220      	movs	r2, #32
 8000d18:	2100      	movs	r1, #0
 8000d1a:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d004      	beq.n	8000d2e <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000d28:	687a      	ldr	r2, [r7, #4]
 8000d2a:	0010      	movs	r0, r2
 8000d2c:	4798      	blx	r3
    }
  }
  return status;
 8000d2e:	230f      	movs	r3, #15
 8000d30:	18fb      	adds	r3, r7, r3
 8000d32:	781b      	ldrb	r3, [r3, #0]
}
 8000d34:	0018      	movs	r0, r3
 8000d36:	46bd      	mov	sp, r7
 8000d38:	b004      	add	sp, #16
 8000d3a:	bd80      	pop	{r7, pc}

08000d3c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b086      	sub	sp, #24
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
 8000d44:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000d46:	2300      	movs	r3, #0
 8000d48:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d4a:	e155      	b.n	8000ff8 <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000d4c:	683b      	ldr	r3, [r7, #0]
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	2101      	movs	r1, #1
 8000d52:	697a      	ldr	r2, [r7, #20]
 8000d54:	4091      	lsls	r1, r2
 8000d56:	000a      	movs	r2, r1
 8000d58:	4013      	ands	r3, r2
 8000d5a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000d5c:	68fb      	ldr	r3, [r7, #12]
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d100      	bne.n	8000d64 <HAL_GPIO_Init+0x28>
 8000d62:	e146      	b.n	8000ff2 <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000d64:	683b      	ldr	r3, [r7, #0]
 8000d66:	685b      	ldr	r3, [r3, #4]
 8000d68:	2203      	movs	r2, #3
 8000d6a:	4013      	ands	r3, r2
 8000d6c:	2b01      	cmp	r3, #1
 8000d6e:	d005      	beq.n	8000d7c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000d70:	683b      	ldr	r3, [r7, #0]
 8000d72:	685b      	ldr	r3, [r3, #4]
 8000d74:	2203      	movs	r2, #3
 8000d76:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000d78:	2b02      	cmp	r3, #2
 8000d7a:	d130      	bne.n	8000dde <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	689b      	ldr	r3, [r3, #8]
 8000d80:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000d82:	697b      	ldr	r3, [r7, #20]
 8000d84:	005b      	lsls	r3, r3, #1
 8000d86:	2203      	movs	r2, #3
 8000d88:	409a      	lsls	r2, r3
 8000d8a:	0013      	movs	r3, r2
 8000d8c:	43da      	mvns	r2, r3
 8000d8e:	693b      	ldr	r3, [r7, #16]
 8000d90:	4013      	ands	r3, r2
 8000d92:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000d94:	683b      	ldr	r3, [r7, #0]
 8000d96:	68da      	ldr	r2, [r3, #12]
 8000d98:	697b      	ldr	r3, [r7, #20]
 8000d9a:	005b      	lsls	r3, r3, #1
 8000d9c:	409a      	lsls	r2, r3
 8000d9e:	0013      	movs	r3, r2
 8000da0:	693a      	ldr	r2, [r7, #16]
 8000da2:	4313      	orrs	r3, r2
 8000da4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	693a      	ldr	r2, [r7, #16]
 8000daa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	685b      	ldr	r3, [r3, #4]
 8000db0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000db2:	2201      	movs	r2, #1
 8000db4:	697b      	ldr	r3, [r7, #20]
 8000db6:	409a      	lsls	r2, r3
 8000db8:	0013      	movs	r3, r2
 8000dba:	43da      	mvns	r2, r3
 8000dbc:	693b      	ldr	r3, [r7, #16]
 8000dbe:	4013      	ands	r3, r2
 8000dc0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000dc2:	683b      	ldr	r3, [r7, #0]
 8000dc4:	685b      	ldr	r3, [r3, #4]
 8000dc6:	091b      	lsrs	r3, r3, #4
 8000dc8:	2201      	movs	r2, #1
 8000dca:	401a      	ands	r2, r3
 8000dcc:	697b      	ldr	r3, [r7, #20]
 8000dce:	409a      	lsls	r2, r3
 8000dd0:	0013      	movs	r3, r2
 8000dd2:	693a      	ldr	r2, [r7, #16]
 8000dd4:	4313      	orrs	r3, r2
 8000dd6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	693a      	ldr	r2, [r7, #16]
 8000ddc:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000dde:	683b      	ldr	r3, [r7, #0]
 8000de0:	685b      	ldr	r3, [r3, #4]
 8000de2:	2203      	movs	r2, #3
 8000de4:	4013      	ands	r3, r2
 8000de6:	2b03      	cmp	r3, #3
 8000de8:	d017      	beq.n	8000e1a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	68db      	ldr	r3, [r3, #12]
 8000dee:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000df0:	697b      	ldr	r3, [r7, #20]
 8000df2:	005b      	lsls	r3, r3, #1
 8000df4:	2203      	movs	r2, #3
 8000df6:	409a      	lsls	r2, r3
 8000df8:	0013      	movs	r3, r2
 8000dfa:	43da      	mvns	r2, r3
 8000dfc:	693b      	ldr	r3, [r7, #16]
 8000dfe:	4013      	ands	r3, r2
 8000e00:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000e02:	683b      	ldr	r3, [r7, #0]
 8000e04:	689a      	ldr	r2, [r3, #8]
 8000e06:	697b      	ldr	r3, [r7, #20]
 8000e08:	005b      	lsls	r3, r3, #1
 8000e0a:	409a      	lsls	r2, r3
 8000e0c:	0013      	movs	r3, r2
 8000e0e:	693a      	ldr	r2, [r7, #16]
 8000e10:	4313      	orrs	r3, r2
 8000e12:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	693a      	ldr	r2, [r7, #16]
 8000e18:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e1a:	683b      	ldr	r3, [r7, #0]
 8000e1c:	685b      	ldr	r3, [r3, #4]
 8000e1e:	2203      	movs	r2, #3
 8000e20:	4013      	ands	r3, r2
 8000e22:	2b02      	cmp	r3, #2
 8000e24:	d123      	bne.n	8000e6e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000e26:	697b      	ldr	r3, [r7, #20]
 8000e28:	08da      	lsrs	r2, r3, #3
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	3208      	adds	r2, #8
 8000e2e:	0092      	lsls	r2, r2, #2
 8000e30:	58d3      	ldr	r3, [r2, r3]
 8000e32:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000e34:	697b      	ldr	r3, [r7, #20]
 8000e36:	2207      	movs	r2, #7
 8000e38:	4013      	ands	r3, r2
 8000e3a:	009b      	lsls	r3, r3, #2
 8000e3c:	220f      	movs	r2, #15
 8000e3e:	409a      	lsls	r2, r3
 8000e40:	0013      	movs	r3, r2
 8000e42:	43da      	mvns	r2, r3
 8000e44:	693b      	ldr	r3, [r7, #16]
 8000e46:	4013      	ands	r3, r2
 8000e48:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000e4a:	683b      	ldr	r3, [r7, #0]
 8000e4c:	691a      	ldr	r2, [r3, #16]
 8000e4e:	697b      	ldr	r3, [r7, #20]
 8000e50:	2107      	movs	r1, #7
 8000e52:	400b      	ands	r3, r1
 8000e54:	009b      	lsls	r3, r3, #2
 8000e56:	409a      	lsls	r2, r3
 8000e58:	0013      	movs	r3, r2
 8000e5a:	693a      	ldr	r2, [r7, #16]
 8000e5c:	4313      	orrs	r3, r2
 8000e5e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000e60:	697b      	ldr	r3, [r7, #20]
 8000e62:	08da      	lsrs	r2, r3, #3
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	3208      	adds	r2, #8
 8000e68:	0092      	lsls	r2, r2, #2
 8000e6a:	6939      	ldr	r1, [r7, #16]
 8000e6c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000e74:	697b      	ldr	r3, [r7, #20]
 8000e76:	005b      	lsls	r3, r3, #1
 8000e78:	2203      	movs	r2, #3
 8000e7a:	409a      	lsls	r2, r3
 8000e7c:	0013      	movs	r3, r2
 8000e7e:	43da      	mvns	r2, r3
 8000e80:	693b      	ldr	r3, [r7, #16]
 8000e82:	4013      	ands	r3, r2
 8000e84:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000e86:	683b      	ldr	r3, [r7, #0]
 8000e88:	685b      	ldr	r3, [r3, #4]
 8000e8a:	2203      	movs	r2, #3
 8000e8c:	401a      	ands	r2, r3
 8000e8e:	697b      	ldr	r3, [r7, #20]
 8000e90:	005b      	lsls	r3, r3, #1
 8000e92:	409a      	lsls	r2, r3
 8000e94:	0013      	movs	r3, r2
 8000e96:	693a      	ldr	r2, [r7, #16]
 8000e98:	4313      	orrs	r3, r2
 8000e9a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	693a      	ldr	r2, [r7, #16]
 8000ea0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000ea2:	683b      	ldr	r3, [r7, #0]
 8000ea4:	685a      	ldr	r2, [r3, #4]
 8000ea6:	23c0      	movs	r3, #192	@ 0xc0
 8000ea8:	029b      	lsls	r3, r3, #10
 8000eaa:	4013      	ands	r3, r2
 8000eac:	d100      	bne.n	8000eb0 <HAL_GPIO_Init+0x174>
 8000eae:	e0a0      	b.n	8000ff2 <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000eb0:	4b57      	ldr	r3, [pc, #348]	@ (8001010 <HAL_GPIO_Init+0x2d4>)
 8000eb2:	699a      	ldr	r2, [r3, #24]
 8000eb4:	4b56      	ldr	r3, [pc, #344]	@ (8001010 <HAL_GPIO_Init+0x2d4>)
 8000eb6:	2101      	movs	r1, #1
 8000eb8:	430a      	orrs	r2, r1
 8000eba:	619a      	str	r2, [r3, #24]
 8000ebc:	4b54      	ldr	r3, [pc, #336]	@ (8001010 <HAL_GPIO_Init+0x2d4>)
 8000ebe:	699b      	ldr	r3, [r3, #24]
 8000ec0:	2201      	movs	r2, #1
 8000ec2:	4013      	ands	r3, r2
 8000ec4:	60bb      	str	r3, [r7, #8]
 8000ec6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000ec8:	4a52      	ldr	r2, [pc, #328]	@ (8001014 <HAL_GPIO_Init+0x2d8>)
 8000eca:	697b      	ldr	r3, [r7, #20]
 8000ecc:	089b      	lsrs	r3, r3, #2
 8000ece:	3302      	adds	r3, #2
 8000ed0:	009b      	lsls	r3, r3, #2
 8000ed2:	589b      	ldr	r3, [r3, r2]
 8000ed4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000ed6:	697b      	ldr	r3, [r7, #20]
 8000ed8:	2203      	movs	r2, #3
 8000eda:	4013      	ands	r3, r2
 8000edc:	009b      	lsls	r3, r3, #2
 8000ede:	220f      	movs	r2, #15
 8000ee0:	409a      	lsls	r2, r3
 8000ee2:	0013      	movs	r3, r2
 8000ee4:	43da      	mvns	r2, r3
 8000ee6:	693b      	ldr	r3, [r7, #16]
 8000ee8:	4013      	ands	r3, r2
 8000eea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000eec:	687a      	ldr	r2, [r7, #4]
 8000eee:	2390      	movs	r3, #144	@ 0x90
 8000ef0:	05db      	lsls	r3, r3, #23
 8000ef2:	429a      	cmp	r2, r3
 8000ef4:	d019      	beq.n	8000f2a <HAL_GPIO_Init+0x1ee>
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	4a47      	ldr	r2, [pc, #284]	@ (8001018 <HAL_GPIO_Init+0x2dc>)
 8000efa:	4293      	cmp	r3, r2
 8000efc:	d013      	beq.n	8000f26 <HAL_GPIO_Init+0x1ea>
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	4a46      	ldr	r2, [pc, #280]	@ (800101c <HAL_GPIO_Init+0x2e0>)
 8000f02:	4293      	cmp	r3, r2
 8000f04:	d00d      	beq.n	8000f22 <HAL_GPIO_Init+0x1e6>
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	4a45      	ldr	r2, [pc, #276]	@ (8001020 <HAL_GPIO_Init+0x2e4>)
 8000f0a:	4293      	cmp	r3, r2
 8000f0c:	d007      	beq.n	8000f1e <HAL_GPIO_Init+0x1e2>
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	4a44      	ldr	r2, [pc, #272]	@ (8001024 <HAL_GPIO_Init+0x2e8>)
 8000f12:	4293      	cmp	r3, r2
 8000f14:	d101      	bne.n	8000f1a <HAL_GPIO_Init+0x1de>
 8000f16:	2304      	movs	r3, #4
 8000f18:	e008      	b.n	8000f2c <HAL_GPIO_Init+0x1f0>
 8000f1a:	2305      	movs	r3, #5
 8000f1c:	e006      	b.n	8000f2c <HAL_GPIO_Init+0x1f0>
 8000f1e:	2303      	movs	r3, #3
 8000f20:	e004      	b.n	8000f2c <HAL_GPIO_Init+0x1f0>
 8000f22:	2302      	movs	r3, #2
 8000f24:	e002      	b.n	8000f2c <HAL_GPIO_Init+0x1f0>
 8000f26:	2301      	movs	r3, #1
 8000f28:	e000      	b.n	8000f2c <HAL_GPIO_Init+0x1f0>
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	697a      	ldr	r2, [r7, #20]
 8000f2e:	2103      	movs	r1, #3
 8000f30:	400a      	ands	r2, r1
 8000f32:	0092      	lsls	r2, r2, #2
 8000f34:	4093      	lsls	r3, r2
 8000f36:	693a      	ldr	r2, [r7, #16]
 8000f38:	4313      	orrs	r3, r2
 8000f3a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000f3c:	4935      	ldr	r1, [pc, #212]	@ (8001014 <HAL_GPIO_Init+0x2d8>)
 8000f3e:	697b      	ldr	r3, [r7, #20]
 8000f40:	089b      	lsrs	r3, r3, #2
 8000f42:	3302      	adds	r3, #2
 8000f44:	009b      	lsls	r3, r3, #2
 8000f46:	693a      	ldr	r2, [r7, #16]
 8000f48:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000f4a:	4b37      	ldr	r3, [pc, #220]	@ (8001028 <HAL_GPIO_Init+0x2ec>)
 8000f4c:	689b      	ldr	r3, [r3, #8]
 8000f4e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f50:	68fb      	ldr	r3, [r7, #12]
 8000f52:	43da      	mvns	r2, r3
 8000f54:	693b      	ldr	r3, [r7, #16]
 8000f56:	4013      	ands	r3, r2
 8000f58:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000f5a:	683b      	ldr	r3, [r7, #0]
 8000f5c:	685a      	ldr	r2, [r3, #4]
 8000f5e:	2380      	movs	r3, #128	@ 0x80
 8000f60:	035b      	lsls	r3, r3, #13
 8000f62:	4013      	ands	r3, r2
 8000f64:	d003      	beq.n	8000f6e <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 8000f66:	693a      	ldr	r2, [r7, #16]
 8000f68:	68fb      	ldr	r3, [r7, #12]
 8000f6a:	4313      	orrs	r3, r2
 8000f6c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000f6e:	4b2e      	ldr	r3, [pc, #184]	@ (8001028 <HAL_GPIO_Init+0x2ec>)
 8000f70:	693a      	ldr	r2, [r7, #16]
 8000f72:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000f74:	4b2c      	ldr	r3, [pc, #176]	@ (8001028 <HAL_GPIO_Init+0x2ec>)
 8000f76:	68db      	ldr	r3, [r3, #12]
 8000f78:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f7a:	68fb      	ldr	r3, [r7, #12]
 8000f7c:	43da      	mvns	r2, r3
 8000f7e:	693b      	ldr	r3, [r7, #16]
 8000f80:	4013      	ands	r3, r2
 8000f82:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000f84:	683b      	ldr	r3, [r7, #0]
 8000f86:	685a      	ldr	r2, [r3, #4]
 8000f88:	2380      	movs	r3, #128	@ 0x80
 8000f8a:	039b      	lsls	r3, r3, #14
 8000f8c:	4013      	ands	r3, r2
 8000f8e:	d003      	beq.n	8000f98 <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8000f90:	693a      	ldr	r2, [r7, #16]
 8000f92:	68fb      	ldr	r3, [r7, #12]
 8000f94:	4313      	orrs	r3, r2
 8000f96:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000f98:	4b23      	ldr	r3, [pc, #140]	@ (8001028 <HAL_GPIO_Init+0x2ec>)
 8000f9a:	693a      	ldr	r2, [r7, #16]
 8000f9c:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8000f9e:	4b22      	ldr	r3, [pc, #136]	@ (8001028 <HAL_GPIO_Init+0x2ec>)
 8000fa0:	685b      	ldr	r3, [r3, #4]
 8000fa2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fa4:	68fb      	ldr	r3, [r7, #12]
 8000fa6:	43da      	mvns	r2, r3
 8000fa8:	693b      	ldr	r3, [r7, #16]
 8000faa:	4013      	ands	r3, r2
 8000fac:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000fae:	683b      	ldr	r3, [r7, #0]
 8000fb0:	685a      	ldr	r2, [r3, #4]
 8000fb2:	2380      	movs	r3, #128	@ 0x80
 8000fb4:	029b      	lsls	r3, r3, #10
 8000fb6:	4013      	ands	r3, r2
 8000fb8:	d003      	beq.n	8000fc2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000fba:	693a      	ldr	r2, [r7, #16]
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	4313      	orrs	r3, r2
 8000fc0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000fc2:	4b19      	ldr	r3, [pc, #100]	@ (8001028 <HAL_GPIO_Init+0x2ec>)
 8000fc4:	693a      	ldr	r2, [r7, #16]
 8000fc6:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8000fc8:	4b17      	ldr	r3, [pc, #92]	@ (8001028 <HAL_GPIO_Init+0x2ec>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fce:	68fb      	ldr	r3, [r7, #12]
 8000fd0:	43da      	mvns	r2, r3
 8000fd2:	693b      	ldr	r3, [r7, #16]
 8000fd4:	4013      	ands	r3, r2
 8000fd6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000fd8:	683b      	ldr	r3, [r7, #0]
 8000fda:	685a      	ldr	r2, [r3, #4]
 8000fdc:	2380      	movs	r3, #128	@ 0x80
 8000fde:	025b      	lsls	r3, r3, #9
 8000fe0:	4013      	ands	r3, r2
 8000fe2:	d003      	beq.n	8000fec <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8000fe4:	693a      	ldr	r2, [r7, #16]
 8000fe6:	68fb      	ldr	r3, [r7, #12]
 8000fe8:	4313      	orrs	r3, r2
 8000fea:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000fec:	4b0e      	ldr	r3, [pc, #56]	@ (8001028 <HAL_GPIO_Init+0x2ec>)
 8000fee:	693a      	ldr	r2, [r7, #16]
 8000ff0:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8000ff2:	697b      	ldr	r3, [r7, #20]
 8000ff4:	3301      	adds	r3, #1
 8000ff6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ff8:	683b      	ldr	r3, [r7, #0]
 8000ffa:	681a      	ldr	r2, [r3, #0]
 8000ffc:	697b      	ldr	r3, [r7, #20]
 8000ffe:	40da      	lsrs	r2, r3
 8001000:	1e13      	subs	r3, r2, #0
 8001002:	d000      	beq.n	8001006 <HAL_GPIO_Init+0x2ca>
 8001004:	e6a2      	b.n	8000d4c <HAL_GPIO_Init+0x10>
  } 
}
 8001006:	46c0      	nop			@ (mov r8, r8)
 8001008:	46c0      	nop			@ (mov r8, r8)
 800100a:	46bd      	mov	sp, r7
 800100c:	b006      	add	sp, #24
 800100e:	bd80      	pop	{r7, pc}
 8001010:	40021000 	.word	0x40021000
 8001014:	40010000 	.word	0x40010000
 8001018:	48000400 	.word	0x48000400
 800101c:	48000800 	.word	0x48000800
 8001020:	48000c00 	.word	0x48000c00
 8001024:	48001000 	.word	0x48001000
 8001028:	40010400 	.word	0x40010400

0800102c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b088      	sub	sp, #32
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	2b00      	cmp	r3, #0
 8001038:	d102      	bne.n	8001040 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800103a:	2301      	movs	r3, #1
 800103c:	f000 fb76 	bl	800172c <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	2201      	movs	r2, #1
 8001046:	4013      	ands	r3, r2
 8001048:	d100      	bne.n	800104c <HAL_RCC_OscConfig+0x20>
 800104a:	e08e      	b.n	800116a <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800104c:	4bc5      	ldr	r3, [pc, #788]	@ (8001364 <HAL_RCC_OscConfig+0x338>)
 800104e:	685b      	ldr	r3, [r3, #4]
 8001050:	220c      	movs	r2, #12
 8001052:	4013      	ands	r3, r2
 8001054:	2b04      	cmp	r3, #4
 8001056:	d00e      	beq.n	8001076 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001058:	4bc2      	ldr	r3, [pc, #776]	@ (8001364 <HAL_RCC_OscConfig+0x338>)
 800105a:	685b      	ldr	r3, [r3, #4]
 800105c:	220c      	movs	r2, #12
 800105e:	4013      	ands	r3, r2
 8001060:	2b08      	cmp	r3, #8
 8001062:	d117      	bne.n	8001094 <HAL_RCC_OscConfig+0x68>
 8001064:	4bbf      	ldr	r3, [pc, #764]	@ (8001364 <HAL_RCC_OscConfig+0x338>)
 8001066:	685a      	ldr	r2, [r3, #4]
 8001068:	23c0      	movs	r3, #192	@ 0xc0
 800106a:	025b      	lsls	r3, r3, #9
 800106c:	401a      	ands	r2, r3
 800106e:	2380      	movs	r3, #128	@ 0x80
 8001070:	025b      	lsls	r3, r3, #9
 8001072:	429a      	cmp	r2, r3
 8001074:	d10e      	bne.n	8001094 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001076:	4bbb      	ldr	r3, [pc, #748]	@ (8001364 <HAL_RCC_OscConfig+0x338>)
 8001078:	681a      	ldr	r2, [r3, #0]
 800107a:	2380      	movs	r3, #128	@ 0x80
 800107c:	029b      	lsls	r3, r3, #10
 800107e:	4013      	ands	r3, r2
 8001080:	d100      	bne.n	8001084 <HAL_RCC_OscConfig+0x58>
 8001082:	e071      	b.n	8001168 <HAL_RCC_OscConfig+0x13c>
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	685b      	ldr	r3, [r3, #4]
 8001088:	2b00      	cmp	r3, #0
 800108a:	d000      	beq.n	800108e <HAL_RCC_OscConfig+0x62>
 800108c:	e06c      	b.n	8001168 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 800108e:	2301      	movs	r3, #1
 8001090:	f000 fb4c 	bl	800172c <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	685b      	ldr	r3, [r3, #4]
 8001098:	2b01      	cmp	r3, #1
 800109a:	d107      	bne.n	80010ac <HAL_RCC_OscConfig+0x80>
 800109c:	4bb1      	ldr	r3, [pc, #708]	@ (8001364 <HAL_RCC_OscConfig+0x338>)
 800109e:	681a      	ldr	r2, [r3, #0]
 80010a0:	4bb0      	ldr	r3, [pc, #704]	@ (8001364 <HAL_RCC_OscConfig+0x338>)
 80010a2:	2180      	movs	r1, #128	@ 0x80
 80010a4:	0249      	lsls	r1, r1, #9
 80010a6:	430a      	orrs	r2, r1
 80010a8:	601a      	str	r2, [r3, #0]
 80010aa:	e02f      	b.n	800110c <HAL_RCC_OscConfig+0xe0>
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	685b      	ldr	r3, [r3, #4]
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d10c      	bne.n	80010ce <HAL_RCC_OscConfig+0xa2>
 80010b4:	4bab      	ldr	r3, [pc, #684]	@ (8001364 <HAL_RCC_OscConfig+0x338>)
 80010b6:	681a      	ldr	r2, [r3, #0]
 80010b8:	4baa      	ldr	r3, [pc, #680]	@ (8001364 <HAL_RCC_OscConfig+0x338>)
 80010ba:	49ab      	ldr	r1, [pc, #684]	@ (8001368 <HAL_RCC_OscConfig+0x33c>)
 80010bc:	400a      	ands	r2, r1
 80010be:	601a      	str	r2, [r3, #0]
 80010c0:	4ba8      	ldr	r3, [pc, #672]	@ (8001364 <HAL_RCC_OscConfig+0x338>)
 80010c2:	681a      	ldr	r2, [r3, #0]
 80010c4:	4ba7      	ldr	r3, [pc, #668]	@ (8001364 <HAL_RCC_OscConfig+0x338>)
 80010c6:	49a9      	ldr	r1, [pc, #676]	@ (800136c <HAL_RCC_OscConfig+0x340>)
 80010c8:	400a      	ands	r2, r1
 80010ca:	601a      	str	r2, [r3, #0]
 80010cc:	e01e      	b.n	800110c <HAL_RCC_OscConfig+0xe0>
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	685b      	ldr	r3, [r3, #4]
 80010d2:	2b05      	cmp	r3, #5
 80010d4:	d10e      	bne.n	80010f4 <HAL_RCC_OscConfig+0xc8>
 80010d6:	4ba3      	ldr	r3, [pc, #652]	@ (8001364 <HAL_RCC_OscConfig+0x338>)
 80010d8:	681a      	ldr	r2, [r3, #0]
 80010da:	4ba2      	ldr	r3, [pc, #648]	@ (8001364 <HAL_RCC_OscConfig+0x338>)
 80010dc:	2180      	movs	r1, #128	@ 0x80
 80010de:	02c9      	lsls	r1, r1, #11
 80010e0:	430a      	orrs	r2, r1
 80010e2:	601a      	str	r2, [r3, #0]
 80010e4:	4b9f      	ldr	r3, [pc, #636]	@ (8001364 <HAL_RCC_OscConfig+0x338>)
 80010e6:	681a      	ldr	r2, [r3, #0]
 80010e8:	4b9e      	ldr	r3, [pc, #632]	@ (8001364 <HAL_RCC_OscConfig+0x338>)
 80010ea:	2180      	movs	r1, #128	@ 0x80
 80010ec:	0249      	lsls	r1, r1, #9
 80010ee:	430a      	orrs	r2, r1
 80010f0:	601a      	str	r2, [r3, #0]
 80010f2:	e00b      	b.n	800110c <HAL_RCC_OscConfig+0xe0>
 80010f4:	4b9b      	ldr	r3, [pc, #620]	@ (8001364 <HAL_RCC_OscConfig+0x338>)
 80010f6:	681a      	ldr	r2, [r3, #0]
 80010f8:	4b9a      	ldr	r3, [pc, #616]	@ (8001364 <HAL_RCC_OscConfig+0x338>)
 80010fa:	499b      	ldr	r1, [pc, #620]	@ (8001368 <HAL_RCC_OscConfig+0x33c>)
 80010fc:	400a      	ands	r2, r1
 80010fe:	601a      	str	r2, [r3, #0]
 8001100:	4b98      	ldr	r3, [pc, #608]	@ (8001364 <HAL_RCC_OscConfig+0x338>)
 8001102:	681a      	ldr	r2, [r3, #0]
 8001104:	4b97      	ldr	r3, [pc, #604]	@ (8001364 <HAL_RCC_OscConfig+0x338>)
 8001106:	4999      	ldr	r1, [pc, #612]	@ (800136c <HAL_RCC_OscConfig+0x340>)
 8001108:	400a      	ands	r2, r1
 800110a:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	685b      	ldr	r3, [r3, #4]
 8001110:	2b00      	cmp	r3, #0
 8001112:	d014      	beq.n	800113e <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001114:	f7ff fcde 	bl	8000ad4 <HAL_GetTick>
 8001118:	0003      	movs	r3, r0
 800111a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800111c:	e008      	b.n	8001130 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800111e:	f7ff fcd9 	bl	8000ad4 <HAL_GetTick>
 8001122:	0002      	movs	r2, r0
 8001124:	69bb      	ldr	r3, [r7, #24]
 8001126:	1ad3      	subs	r3, r2, r3
 8001128:	2b64      	cmp	r3, #100	@ 0x64
 800112a:	d901      	bls.n	8001130 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 800112c:	2303      	movs	r3, #3
 800112e:	e2fd      	b.n	800172c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001130:	4b8c      	ldr	r3, [pc, #560]	@ (8001364 <HAL_RCC_OscConfig+0x338>)
 8001132:	681a      	ldr	r2, [r3, #0]
 8001134:	2380      	movs	r3, #128	@ 0x80
 8001136:	029b      	lsls	r3, r3, #10
 8001138:	4013      	ands	r3, r2
 800113a:	d0f0      	beq.n	800111e <HAL_RCC_OscConfig+0xf2>
 800113c:	e015      	b.n	800116a <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800113e:	f7ff fcc9 	bl	8000ad4 <HAL_GetTick>
 8001142:	0003      	movs	r3, r0
 8001144:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001146:	e008      	b.n	800115a <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001148:	f7ff fcc4 	bl	8000ad4 <HAL_GetTick>
 800114c:	0002      	movs	r2, r0
 800114e:	69bb      	ldr	r3, [r7, #24]
 8001150:	1ad3      	subs	r3, r2, r3
 8001152:	2b64      	cmp	r3, #100	@ 0x64
 8001154:	d901      	bls.n	800115a <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 8001156:	2303      	movs	r3, #3
 8001158:	e2e8      	b.n	800172c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800115a:	4b82      	ldr	r3, [pc, #520]	@ (8001364 <HAL_RCC_OscConfig+0x338>)
 800115c:	681a      	ldr	r2, [r3, #0]
 800115e:	2380      	movs	r3, #128	@ 0x80
 8001160:	029b      	lsls	r3, r3, #10
 8001162:	4013      	ands	r3, r2
 8001164:	d1f0      	bne.n	8001148 <HAL_RCC_OscConfig+0x11c>
 8001166:	e000      	b.n	800116a <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001168:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	2202      	movs	r2, #2
 8001170:	4013      	ands	r3, r2
 8001172:	d100      	bne.n	8001176 <HAL_RCC_OscConfig+0x14a>
 8001174:	e06c      	b.n	8001250 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001176:	4b7b      	ldr	r3, [pc, #492]	@ (8001364 <HAL_RCC_OscConfig+0x338>)
 8001178:	685b      	ldr	r3, [r3, #4]
 800117a:	220c      	movs	r2, #12
 800117c:	4013      	ands	r3, r2
 800117e:	d00e      	beq.n	800119e <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001180:	4b78      	ldr	r3, [pc, #480]	@ (8001364 <HAL_RCC_OscConfig+0x338>)
 8001182:	685b      	ldr	r3, [r3, #4]
 8001184:	220c      	movs	r2, #12
 8001186:	4013      	ands	r3, r2
 8001188:	2b08      	cmp	r3, #8
 800118a:	d11f      	bne.n	80011cc <HAL_RCC_OscConfig+0x1a0>
 800118c:	4b75      	ldr	r3, [pc, #468]	@ (8001364 <HAL_RCC_OscConfig+0x338>)
 800118e:	685a      	ldr	r2, [r3, #4]
 8001190:	23c0      	movs	r3, #192	@ 0xc0
 8001192:	025b      	lsls	r3, r3, #9
 8001194:	401a      	ands	r2, r3
 8001196:	2380      	movs	r3, #128	@ 0x80
 8001198:	021b      	lsls	r3, r3, #8
 800119a:	429a      	cmp	r2, r3
 800119c:	d116      	bne.n	80011cc <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800119e:	4b71      	ldr	r3, [pc, #452]	@ (8001364 <HAL_RCC_OscConfig+0x338>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	2202      	movs	r2, #2
 80011a4:	4013      	ands	r3, r2
 80011a6:	d005      	beq.n	80011b4 <HAL_RCC_OscConfig+0x188>
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	68db      	ldr	r3, [r3, #12]
 80011ac:	2b01      	cmp	r3, #1
 80011ae:	d001      	beq.n	80011b4 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 80011b0:	2301      	movs	r3, #1
 80011b2:	e2bb      	b.n	800172c <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011b4:	4b6b      	ldr	r3, [pc, #428]	@ (8001364 <HAL_RCC_OscConfig+0x338>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	22f8      	movs	r2, #248	@ 0xf8
 80011ba:	4393      	bics	r3, r2
 80011bc:	0019      	movs	r1, r3
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	691b      	ldr	r3, [r3, #16]
 80011c2:	00da      	lsls	r2, r3, #3
 80011c4:	4b67      	ldr	r3, [pc, #412]	@ (8001364 <HAL_RCC_OscConfig+0x338>)
 80011c6:	430a      	orrs	r2, r1
 80011c8:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011ca:	e041      	b.n	8001250 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	68db      	ldr	r3, [r3, #12]
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d024      	beq.n	800121e <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80011d4:	4b63      	ldr	r3, [pc, #396]	@ (8001364 <HAL_RCC_OscConfig+0x338>)
 80011d6:	681a      	ldr	r2, [r3, #0]
 80011d8:	4b62      	ldr	r3, [pc, #392]	@ (8001364 <HAL_RCC_OscConfig+0x338>)
 80011da:	2101      	movs	r1, #1
 80011dc:	430a      	orrs	r2, r1
 80011de:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011e0:	f7ff fc78 	bl	8000ad4 <HAL_GetTick>
 80011e4:	0003      	movs	r3, r0
 80011e6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011e8:	e008      	b.n	80011fc <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80011ea:	f7ff fc73 	bl	8000ad4 <HAL_GetTick>
 80011ee:	0002      	movs	r2, r0
 80011f0:	69bb      	ldr	r3, [r7, #24]
 80011f2:	1ad3      	subs	r3, r2, r3
 80011f4:	2b02      	cmp	r3, #2
 80011f6:	d901      	bls.n	80011fc <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80011f8:	2303      	movs	r3, #3
 80011fa:	e297      	b.n	800172c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011fc:	4b59      	ldr	r3, [pc, #356]	@ (8001364 <HAL_RCC_OscConfig+0x338>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	2202      	movs	r2, #2
 8001202:	4013      	ands	r3, r2
 8001204:	d0f1      	beq.n	80011ea <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001206:	4b57      	ldr	r3, [pc, #348]	@ (8001364 <HAL_RCC_OscConfig+0x338>)
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	22f8      	movs	r2, #248	@ 0xf8
 800120c:	4393      	bics	r3, r2
 800120e:	0019      	movs	r1, r3
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	691b      	ldr	r3, [r3, #16]
 8001214:	00da      	lsls	r2, r3, #3
 8001216:	4b53      	ldr	r3, [pc, #332]	@ (8001364 <HAL_RCC_OscConfig+0x338>)
 8001218:	430a      	orrs	r2, r1
 800121a:	601a      	str	r2, [r3, #0]
 800121c:	e018      	b.n	8001250 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800121e:	4b51      	ldr	r3, [pc, #324]	@ (8001364 <HAL_RCC_OscConfig+0x338>)
 8001220:	681a      	ldr	r2, [r3, #0]
 8001222:	4b50      	ldr	r3, [pc, #320]	@ (8001364 <HAL_RCC_OscConfig+0x338>)
 8001224:	2101      	movs	r1, #1
 8001226:	438a      	bics	r2, r1
 8001228:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800122a:	f7ff fc53 	bl	8000ad4 <HAL_GetTick>
 800122e:	0003      	movs	r3, r0
 8001230:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001232:	e008      	b.n	8001246 <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001234:	f7ff fc4e 	bl	8000ad4 <HAL_GetTick>
 8001238:	0002      	movs	r2, r0
 800123a:	69bb      	ldr	r3, [r7, #24]
 800123c:	1ad3      	subs	r3, r2, r3
 800123e:	2b02      	cmp	r3, #2
 8001240:	d901      	bls.n	8001246 <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 8001242:	2303      	movs	r3, #3
 8001244:	e272      	b.n	800172c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001246:	4b47      	ldr	r3, [pc, #284]	@ (8001364 <HAL_RCC_OscConfig+0x338>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	2202      	movs	r2, #2
 800124c:	4013      	ands	r3, r2
 800124e:	d1f1      	bne.n	8001234 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	2208      	movs	r2, #8
 8001256:	4013      	ands	r3, r2
 8001258:	d036      	beq.n	80012c8 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	69db      	ldr	r3, [r3, #28]
 800125e:	2b00      	cmp	r3, #0
 8001260:	d019      	beq.n	8001296 <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001262:	4b40      	ldr	r3, [pc, #256]	@ (8001364 <HAL_RCC_OscConfig+0x338>)
 8001264:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001266:	4b3f      	ldr	r3, [pc, #252]	@ (8001364 <HAL_RCC_OscConfig+0x338>)
 8001268:	2101      	movs	r1, #1
 800126a:	430a      	orrs	r2, r1
 800126c:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800126e:	f7ff fc31 	bl	8000ad4 <HAL_GetTick>
 8001272:	0003      	movs	r3, r0
 8001274:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001276:	e008      	b.n	800128a <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001278:	f7ff fc2c 	bl	8000ad4 <HAL_GetTick>
 800127c:	0002      	movs	r2, r0
 800127e:	69bb      	ldr	r3, [r7, #24]
 8001280:	1ad3      	subs	r3, r2, r3
 8001282:	2b02      	cmp	r3, #2
 8001284:	d901      	bls.n	800128a <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8001286:	2303      	movs	r3, #3
 8001288:	e250      	b.n	800172c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800128a:	4b36      	ldr	r3, [pc, #216]	@ (8001364 <HAL_RCC_OscConfig+0x338>)
 800128c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800128e:	2202      	movs	r2, #2
 8001290:	4013      	ands	r3, r2
 8001292:	d0f1      	beq.n	8001278 <HAL_RCC_OscConfig+0x24c>
 8001294:	e018      	b.n	80012c8 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001296:	4b33      	ldr	r3, [pc, #204]	@ (8001364 <HAL_RCC_OscConfig+0x338>)
 8001298:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800129a:	4b32      	ldr	r3, [pc, #200]	@ (8001364 <HAL_RCC_OscConfig+0x338>)
 800129c:	2101      	movs	r1, #1
 800129e:	438a      	bics	r2, r1
 80012a0:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012a2:	f7ff fc17 	bl	8000ad4 <HAL_GetTick>
 80012a6:	0003      	movs	r3, r0
 80012a8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80012aa:	e008      	b.n	80012be <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80012ac:	f7ff fc12 	bl	8000ad4 <HAL_GetTick>
 80012b0:	0002      	movs	r2, r0
 80012b2:	69bb      	ldr	r3, [r7, #24]
 80012b4:	1ad3      	subs	r3, r2, r3
 80012b6:	2b02      	cmp	r3, #2
 80012b8:	d901      	bls.n	80012be <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 80012ba:	2303      	movs	r3, #3
 80012bc:	e236      	b.n	800172c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80012be:	4b29      	ldr	r3, [pc, #164]	@ (8001364 <HAL_RCC_OscConfig+0x338>)
 80012c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012c2:	2202      	movs	r2, #2
 80012c4:	4013      	ands	r3, r2
 80012c6:	d1f1      	bne.n	80012ac <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	2204      	movs	r2, #4
 80012ce:	4013      	ands	r3, r2
 80012d0:	d100      	bne.n	80012d4 <HAL_RCC_OscConfig+0x2a8>
 80012d2:	e0b5      	b.n	8001440 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 80012d4:	201f      	movs	r0, #31
 80012d6:	183b      	adds	r3, r7, r0
 80012d8:	2200      	movs	r2, #0
 80012da:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80012dc:	4b21      	ldr	r3, [pc, #132]	@ (8001364 <HAL_RCC_OscConfig+0x338>)
 80012de:	69da      	ldr	r2, [r3, #28]
 80012e0:	2380      	movs	r3, #128	@ 0x80
 80012e2:	055b      	lsls	r3, r3, #21
 80012e4:	4013      	ands	r3, r2
 80012e6:	d110      	bne.n	800130a <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80012e8:	4b1e      	ldr	r3, [pc, #120]	@ (8001364 <HAL_RCC_OscConfig+0x338>)
 80012ea:	69da      	ldr	r2, [r3, #28]
 80012ec:	4b1d      	ldr	r3, [pc, #116]	@ (8001364 <HAL_RCC_OscConfig+0x338>)
 80012ee:	2180      	movs	r1, #128	@ 0x80
 80012f0:	0549      	lsls	r1, r1, #21
 80012f2:	430a      	orrs	r2, r1
 80012f4:	61da      	str	r2, [r3, #28]
 80012f6:	4b1b      	ldr	r3, [pc, #108]	@ (8001364 <HAL_RCC_OscConfig+0x338>)
 80012f8:	69da      	ldr	r2, [r3, #28]
 80012fa:	2380      	movs	r3, #128	@ 0x80
 80012fc:	055b      	lsls	r3, r3, #21
 80012fe:	4013      	ands	r3, r2
 8001300:	60fb      	str	r3, [r7, #12]
 8001302:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001304:	183b      	adds	r3, r7, r0
 8001306:	2201      	movs	r2, #1
 8001308:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800130a:	4b19      	ldr	r3, [pc, #100]	@ (8001370 <HAL_RCC_OscConfig+0x344>)
 800130c:	681a      	ldr	r2, [r3, #0]
 800130e:	2380      	movs	r3, #128	@ 0x80
 8001310:	005b      	lsls	r3, r3, #1
 8001312:	4013      	ands	r3, r2
 8001314:	d11a      	bne.n	800134c <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001316:	4b16      	ldr	r3, [pc, #88]	@ (8001370 <HAL_RCC_OscConfig+0x344>)
 8001318:	681a      	ldr	r2, [r3, #0]
 800131a:	4b15      	ldr	r3, [pc, #84]	@ (8001370 <HAL_RCC_OscConfig+0x344>)
 800131c:	2180      	movs	r1, #128	@ 0x80
 800131e:	0049      	lsls	r1, r1, #1
 8001320:	430a      	orrs	r2, r1
 8001322:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001324:	f7ff fbd6 	bl	8000ad4 <HAL_GetTick>
 8001328:	0003      	movs	r3, r0
 800132a:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800132c:	e008      	b.n	8001340 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800132e:	f7ff fbd1 	bl	8000ad4 <HAL_GetTick>
 8001332:	0002      	movs	r2, r0
 8001334:	69bb      	ldr	r3, [r7, #24]
 8001336:	1ad3      	subs	r3, r2, r3
 8001338:	2b64      	cmp	r3, #100	@ 0x64
 800133a:	d901      	bls.n	8001340 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 800133c:	2303      	movs	r3, #3
 800133e:	e1f5      	b.n	800172c <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001340:	4b0b      	ldr	r3, [pc, #44]	@ (8001370 <HAL_RCC_OscConfig+0x344>)
 8001342:	681a      	ldr	r2, [r3, #0]
 8001344:	2380      	movs	r3, #128	@ 0x80
 8001346:	005b      	lsls	r3, r3, #1
 8001348:	4013      	ands	r3, r2
 800134a:	d0f0      	beq.n	800132e <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	689b      	ldr	r3, [r3, #8]
 8001350:	2b01      	cmp	r3, #1
 8001352:	d10f      	bne.n	8001374 <HAL_RCC_OscConfig+0x348>
 8001354:	4b03      	ldr	r3, [pc, #12]	@ (8001364 <HAL_RCC_OscConfig+0x338>)
 8001356:	6a1a      	ldr	r2, [r3, #32]
 8001358:	4b02      	ldr	r3, [pc, #8]	@ (8001364 <HAL_RCC_OscConfig+0x338>)
 800135a:	2101      	movs	r1, #1
 800135c:	430a      	orrs	r2, r1
 800135e:	621a      	str	r2, [r3, #32]
 8001360:	e036      	b.n	80013d0 <HAL_RCC_OscConfig+0x3a4>
 8001362:	46c0      	nop			@ (mov r8, r8)
 8001364:	40021000 	.word	0x40021000
 8001368:	fffeffff 	.word	0xfffeffff
 800136c:	fffbffff 	.word	0xfffbffff
 8001370:	40007000 	.word	0x40007000
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	689b      	ldr	r3, [r3, #8]
 8001378:	2b00      	cmp	r3, #0
 800137a:	d10c      	bne.n	8001396 <HAL_RCC_OscConfig+0x36a>
 800137c:	4bca      	ldr	r3, [pc, #808]	@ (80016a8 <HAL_RCC_OscConfig+0x67c>)
 800137e:	6a1a      	ldr	r2, [r3, #32]
 8001380:	4bc9      	ldr	r3, [pc, #804]	@ (80016a8 <HAL_RCC_OscConfig+0x67c>)
 8001382:	2101      	movs	r1, #1
 8001384:	438a      	bics	r2, r1
 8001386:	621a      	str	r2, [r3, #32]
 8001388:	4bc7      	ldr	r3, [pc, #796]	@ (80016a8 <HAL_RCC_OscConfig+0x67c>)
 800138a:	6a1a      	ldr	r2, [r3, #32]
 800138c:	4bc6      	ldr	r3, [pc, #792]	@ (80016a8 <HAL_RCC_OscConfig+0x67c>)
 800138e:	2104      	movs	r1, #4
 8001390:	438a      	bics	r2, r1
 8001392:	621a      	str	r2, [r3, #32]
 8001394:	e01c      	b.n	80013d0 <HAL_RCC_OscConfig+0x3a4>
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	689b      	ldr	r3, [r3, #8]
 800139a:	2b05      	cmp	r3, #5
 800139c:	d10c      	bne.n	80013b8 <HAL_RCC_OscConfig+0x38c>
 800139e:	4bc2      	ldr	r3, [pc, #776]	@ (80016a8 <HAL_RCC_OscConfig+0x67c>)
 80013a0:	6a1a      	ldr	r2, [r3, #32]
 80013a2:	4bc1      	ldr	r3, [pc, #772]	@ (80016a8 <HAL_RCC_OscConfig+0x67c>)
 80013a4:	2104      	movs	r1, #4
 80013a6:	430a      	orrs	r2, r1
 80013a8:	621a      	str	r2, [r3, #32]
 80013aa:	4bbf      	ldr	r3, [pc, #764]	@ (80016a8 <HAL_RCC_OscConfig+0x67c>)
 80013ac:	6a1a      	ldr	r2, [r3, #32]
 80013ae:	4bbe      	ldr	r3, [pc, #760]	@ (80016a8 <HAL_RCC_OscConfig+0x67c>)
 80013b0:	2101      	movs	r1, #1
 80013b2:	430a      	orrs	r2, r1
 80013b4:	621a      	str	r2, [r3, #32]
 80013b6:	e00b      	b.n	80013d0 <HAL_RCC_OscConfig+0x3a4>
 80013b8:	4bbb      	ldr	r3, [pc, #748]	@ (80016a8 <HAL_RCC_OscConfig+0x67c>)
 80013ba:	6a1a      	ldr	r2, [r3, #32]
 80013bc:	4bba      	ldr	r3, [pc, #744]	@ (80016a8 <HAL_RCC_OscConfig+0x67c>)
 80013be:	2101      	movs	r1, #1
 80013c0:	438a      	bics	r2, r1
 80013c2:	621a      	str	r2, [r3, #32]
 80013c4:	4bb8      	ldr	r3, [pc, #736]	@ (80016a8 <HAL_RCC_OscConfig+0x67c>)
 80013c6:	6a1a      	ldr	r2, [r3, #32]
 80013c8:	4bb7      	ldr	r3, [pc, #732]	@ (80016a8 <HAL_RCC_OscConfig+0x67c>)
 80013ca:	2104      	movs	r1, #4
 80013cc:	438a      	bics	r2, r1
 80013ce:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	689b      	ldr	r3, [r3, #8]
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d014      	beq.n	8001402 <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013d8:	f7ff fb7c 	bl	8000ad4 <HAL_GetTick>
 80013dc:	0003      	movs	r3, r0
 80013de:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013e0:	e009      	b.n	80013f6 <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80013e2:	f7ff fb77 	bl	8000ad4 <HAL_GetTick>
 80013e6:	0002      	movs	r2, r0
 80013e8:	69bb      	ldr	r3, [r7, #24]
 80013ea:	1ad3      	subs	r3, r2, r3
 80013ec:	4aaf      	ldr	r2, [pc, #700]	@ (80016ac <HAL_RCC_OscConfig+0x680>)
 80013ee:	4293      	cmp	r3, r2
 80013f0:	d901      	bls.n	80013f6 <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 80013f2:	2303      	movs	r3, #3
 80013f4:	e19a      	b.n	800172c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013f6:	4bac      	ldr	r3, [pc, #688]	@ (80016a8 <HAL_RCC_OscConfig+0x67c>)
 80013f8:	6a1b      	ldr	r3, [r3, #32]
 80013fa:	2202      	movs	r2, #2
 80013fc:	4013      	ands	r3, r2
 80013fe:	d0f0      	beq.n	80013e2 <HAL_RCC_OscConfig+0x3b6>
 8001400:	e013      	b.n	800142a <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001402:	f7ff fb67 	bl	8000ad4 <HAL_GetTick>
 8001406:	0003      	movs	r3, r0
 8001408:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800140a:	e009      	b.n	8001420 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800140c:	f7ff fb62 	bl	8000ad4 <HAL_GetTick>
 8001410:	0002      	movs	r2, r0
 8001412:	69bb      	ldr	r3, [r7, #24]
 8001414:	1ad3      	subs	r3, r2, r3
 8001416:	4aa5      	ldr	r2, [pc, #660]	@ (80016ac <HAL_RCC_OscConfig+0x680>)
 8001418:	4293      	cmp	r3, r2
 800141a:	d901      	bls.n	8001420 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 800141c:	2303      	movs	r3, #3
 800141e:	e185      	b.n	800172c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001420:	4ba1      	ldr	r3, [pc, #644]	@ (80016a8 <HAL_RCC_OscConfig+0x67c>)
 8001422:	6a1b      	ldr	r3, [r3, #32]
 8001424:	2202      	movs	r2, #2
 8001426:	4013      	ands	r3, r2
 8001428:	d1f0      	bne.n	800140c <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800142a:	231f      	movs	r3, #31
 800142c:	18fb      	adds	r3, r7, r3
 800142e:	781b      	ldrb	r3, [r3, #0]
 8001430:	2b01      	cmp	r3, #1
 8001432:	d105      	bne.n	8001440 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001434:	4b9c      	ldr	r3, [pc, #624]	@ (80016a8 <HAL_RCC_OscConfig+0x67c>)
 8001436:	69da      	ldr	r2, [r3, #28]
 8001438:	4b9b      	ldr	r3, [pc, #620]	@ (80016a8 <HAL_RCC_OscConfig+0x67c>)
 800143a:	499d      	ldr	r1, [pc, #628]	@ (80016b0 <HAL_RCC_OscConfig+0x684>)
 800143c:	400a      	ands	r2, r1
 800143e:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	2210      	movs	r2, #16
 8001446:	4013      	ands	r3, r2
 8001448:	d063      	beq.n	8001512 <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	695b      	ldr	r3, [r3, #20]
 800144e:	2b01      	cmp	r3, #1
 8001450:	d12a      	bne.n	80014a8 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001452:	4b95      	ldr	r3, [pc, #596]	@ (80016a8 <HAL_RCC_OscConfig+0x67c>)
 8001454:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001456:	4b94      	ldr	r3, [pc, #592]	@ (80016a8 <HAL_RCC_OscConfig+0x67c>)
 8001458:	2104      	movs	r1, #4
 800145a:	430a      	orrs	r2, r1
 800145c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800145e:	4b92      	ldr	r3, [pc, #584]	@ (80016a8 <HAL_RCC_OscConfig+0x67c>)
 8001460:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001462:	4b91      	ldr	r3, [pc, #580]	@ (80016a8 <HAL_RCC_OscConfig+0x67c>)
 8001464:	2101      	movs	r1, #1
 8001466:	430a      	orrs	r2, r1
 8001468:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800146a:	f7ff fb33 	bl	8000ad4 <HAL_GetTick>
 800146e:	0003      	movs	r3, r0
 8001470:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001472:	e008      	b.n	8001486 <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001474:	f7ff fb2e 	bl	8000ad4 <HAL_GetTick>
 8001478:	0002      	movs	r2, r0
 800147a:	69bb      	ldr	r3, [r7, #24]
 800147c:	1ad3      	subs	r3, r2, r3
 800147e:	2b02      	cmp	r3, #2
 8001480:	d901      	bls.n	8001486 <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 8001482:	2303      	movs	r3, #3
 8001484:	e152      	b.n	800172c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001486:	4b88      	ldr	r3, [pc, #544]	@ (80016a8 <HAL_RCC_OscConfig+0x67c>)
 8001488:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800148a:	2202      	movs	r2, #2
 800148c:	4013      	ands	r3, r2
 800148e:	d0f1      	beq.n	8001474 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001490:	4b85      	ldr	r3, [pc, #532]	@ (80016a8 <HAL_RCC_OscConfig+0x67c>)
 8001492:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001494:	22f8      	movs	r2, #248	@ 0xf8
 8001496:	4393      	bics	r3, r2
 8001498:	0019      	movs	r1, r3
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	699b      	ldr	r3, [r3, #24]
 800149e:	00da      	lsls	r2, r3, #3
 80014a0:	4b81      	ldr	r3, [pc, #516]	@ (80016a8 <HAL_RCC_OscConfig+0x67c>)
 80014a2:	430a      	orrs	r2, r1
 80014a4:	635a      	str	r2, [r3, #52]	@ 0x34
 80014a6:	e034      	b.n	8001512 <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	695b      	ldr	r3, [r3, #20]
 80014ac:	3305      	adds	r3, #5
 80014ae:	d111      	bne.n	80014d4 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80014b0:	4b7d      	ldr	r3, [pc, #500]	@ (80016a8 <HAL_RCC_OscConfig+0x67c>)
 80014b2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80014b4:	4b7c      	ldr	r3, [pc, #496]	@ (80016a8 <HAL_RCC_OscConfig+0x67c>)
 80014b6:	2104      	movs	r1, #4
 80014b8:	438a      	bics	r2, r1
 80014ba:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80014bc:	4b7a      	ldr	r3, [pc, #488]	@ (80016a8 <HAL_RCC_OscConfig+0x67c>)
 80014be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80014c0:	22f8      	movs	r2, #248	@ 0xf8
 80014c2:	4393      	bics	r3, r2
 80014c4:	0019      	movs	r1, r3
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	699b      	ldr	r3, [r3, #24]
 80014ca:	00da      	lsls	r2, r3, #3
 80014cc:	4b76      	ldr	r3, [pc, #472]	@ (80016a8 <HAL_RCC_OscConfig+0x67c>)
 80014ce:	430a      	orrs	r2, r1
 80014d0:	635a      	str	r2, [r3, #52]	@ 0x34
 80014d2:	e01e      	b.n	8001512 <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80014d4:	4b74      	ldr	r3, [pc, #464]	@ (80016a8 <HAL_RCC_OscConfig+0x67c>)
 80014d6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80014d8:	4b73      	ldr	r3, [pc, #460]	@ (80016a8 <HAL_RCC_OscConfig+0x67c>)
 80014da:	2104      	movs	r1, #4
 80014dc:	430a      	orrs	r2, r1
 80014de:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80014e0:	4b71      	ldr	r3, [pc, #452]	@ (80016a8 <HAL_RCC_OscConfig+0x67c>)
 80014e2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80014e4:	4b70      	ldr	r3, [pc, #448]	@ (80016a8 <HAL_RCC_OscConfig+0x67c>)
 80014e6:	2101      	movs	r1, #1
 80014e8:	438a      	bics	r2, r1
 80014ea:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014ec:	f7ff faf2 	bl	8000ad4 <HAL_GetTick>
 80014f0:	0003      	movs	r3, r0
 80014f2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80014f4:	e008      	b.n	8001508 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80014f6:	f7ff faed 	bl	8000ad4 <HAL_GetTick>
 80014fa:	0002      	movs	r2, r0
 80014fc:	69bb      	ldr	r3, [r7, #24]
 80014fe:	1ad3      	subs	r3, r2, r3
 8001500:	2b02      	cmp	r3, #2
 8001502:	d901      	bls.n	8001508 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8001504:	2303      	movs	r3, #3
 8001506:	e111      	b.n	800172c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001508:	4b67      	ldr	r3, [pc, #412]	@ (80016a8 <HAL_RCC_OscConfig+0x67c>)
 800150a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800150c:	2202      	movs	r2, #2
 800150e:	4013      	ands	r3, r2
 8001510:	d1f1      	bne.n	80014f6 <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	2220      	movs	r2, #32
 8001518:	4013      	ands	r3, r2
 800151a:	d05c      	beq.n	80015d6 <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 800151c:	4b62      	ldr	r3, [pc, #392]	@ (80016a8 <HAL_RCC_OscConfig+0x67c>)
 800151e:	685b      	ldr	r3, [r3, #4]
 8001520:	220c      	movs	r2, #12
 8001522:	4013      	ands	r3, r2
 8001524:	2b0c      	cmp	r3, #12
 8001526:	d00e      	beq.n	8001546 <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8001528:	4b5f      	ldr	r3, [pc, #380]	@ (80016a8 <HAL_RCC_OscConfig+0x67c>)
 800152a:	685b      	ldr	r3, [r3, #4]
 800152c:	220c      	movs	r2, #12
 800152e:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001530:	2b08      	cmp	r3, #8
 8001532:	d114      	bne.n	800155e <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8001534:	4b5c      	ldr	r3, [pc, #368]	@ (80016a8 <HAL_RCC_OscConfig+0x67c>)
 8001536:	685a      	ldr	r2, [r3, #4]
 8001538:	23c0      	movs	r3, #192	@ 0xc0
 800153a:	025b      	lsls	r3, r3, #9
 800153c:	401a      	ands	r2, r3
 800153e:	23c0      	movs	r3, #192	@ 0xc0
 8001540:	025b      	lsls	r3, r3, #9
 8001542:	429a      	cmp	r2, r3
 8001544:	d10b      	bne.n	800155e <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8001546:	4b58      	ldr	r3, [pc, #352]	@ (80016a8 <HAL_RCC_OscConfig+0x67c>)
 8001548:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800154a:	2380      	movs	r3, #128	@ 0x80
 800154c:	029b      	lsls	r3, r3, #10
 800154e:	4013      	ands	r3, r2
 8001550:	d040      	beq.n	80015d4 <HAL_RCC_OscConfig+0x5a8>
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	6a1b      	ldr	r3, [r3, #32]
 8001556:	2b01      	cmp	r3, #1
 8001558:	d03c      	beq.n	80015d4 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 800155a:	2301      	movs	r3, #1
 800155c:	e0e6      	b.n	800172c <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	6a1b      	ldr	r3, [r3, #32]
 8001562:	2b00      	cmp	r3, #0
 8001564:	d01b      	beq.n	800159e <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8001566:	4b50      	ldr	r3, [pc, #320]	@ (80016a8 <HAL_RCC_OscConfig+0x67c>)
 8001568:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800156a:	4b4f      	ldr	r3, [pc, #316]	@ (80016a8 <HAL_RCC_OscConfig+0x67c>)
 800156c:	2180      	movs	r1, #128	@ 0x80
 800156e:	0249      	lsls	r1, r1, #9
 8001570:	430a      	orrs	r2, r1
 8001572:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001574:	f7ff faae 	bl	8000ad4 <HAL_GetTick>
 8001578:	0003      	movs	r3, r0
 800157a:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 800157c:	e008      	b.n	8001590 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800157e:	f7ff faa9 	bl	8000ad4 <HAL_GetTick>
 8001582:	0002      	movs	r2, r0
 8001584:	69bb      	ldr	r3, [r7, #24]
 8001586:	1ad3      	subs	r3, r2, r3
 8001588:	2b02      	cmp	r3, #2
 800158a:	d901      	bls.n	8001590 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 800158c:	2303      	movs	r3, #3
 800158e:	e0cd      	b.n	800172c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001590:	4b45      	ldr	r3, [pc, #276]	@ (80016a8 <HAL_RCC_OscConfig+0x67c>)
 8001592:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001594:	2380      	movs	r3, #128	@ 0x80
 8001596:	029b      	lsls	r3, r3, #10
 8001598:	4013      	ands	r3, r2
 800159a:	d0f0      	beq.n	800157e <HAL_RCC_OscConfig+0x552>
 800159c:	e01b      	b.n	80015d6 <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 800159e:	4b42      	ldr	r3, [pc, #264]	@ (80016a8 <HAL_RCC_OscConfig+0x67c>)
 80015a0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80015a2:	4b41      	ldr	r3, [pc, #260]	@ (80016a8 <HAL_RCC_OscConfig+0x67c>)
 80015a4:	4943      	ldr	r1, [pc, #268]	@ (80016b4 <HAL_RCC_OscConfig+0x688>)
 80015a6:	400a      	ands	r2, r1
 80015a8:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015aa:	f7ff fa93 	bl	8000ad4 <HAL_GetTick>
 80015ae:	0003      	movs	r3, r0
 80015b0:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80015b2:	e008      	b.n	80015c6 <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80015b4:	f7ff fa8e 	bl	8000ad4 <HAL_GetTick>
 80015b8:	0002      	movs	r2, r0
 80015ba:	69bb      	ldr	r3, [r7, #24]
 80015bc:	1ad3      	subs	r3, r2, r3
 80015be:	2b02      	cmp	r3, #2
 80015c0:	d901      	bls.n	80015c6 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 80015c2:	2303      	movs	r3, #3
 80015c4:	e0b2      	b.n	800172c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80015c6:	4b38      	ldr	r3, [pc, #224]	@ (80016a8 <HAL_RCC_OscConfig+0x67c>)
 80015c8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80015ca:	2380      	movs	r3, #128	@ 0x80
 80015cc:	029b      	lsls	r3, r3, #10
 80015ce:	4013      	ands	r3, r2
 80015d0:	d1f0      	bne.n	80015b4 <HAL_RCC_OscConfig+0x588>
 80015d2:	e000      	b.n	80015d6 <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 80015d4:	46c0      	nop			@ (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d100      	bne.n	80015e0 <HAL_RCC_OscConfig+0x5b4>
 80015de:	e0a4      	b.n	800172a <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80015e0:	4b31      	ldr	r3, [pc, #196]	@ (80016a8 <HAL_RCC_OscConfig+0x67c>)
 80015e2:	685b      	ldr	r3, [r3, #4]
 80015e4:	220c      	movs	r2, #12
 80015e6:	4013      	ands	r3, r2
 80015e8:	2b08      	cmp	r3, #8
 80015ea:	d100      	bne.n	80015ee <HAL_RCC_OscConfig+0x5c2>
 80015ec:	e078      	b.n	80016e0 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015f2:	2b02      	cmp	r3, #2
 80015f4:	d14c      	bne.n	8001690 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015f6:	4b2c      	ldr	r3, [pc, #176]	@ (80016a8 <HAL_RCC_OscConfig+0x67c>)
 80015f8:	681a      	ldr	r2, [r3, #0]
 80015fa:	4b2b      	ldr	r3, [pc, #172]	@ (80016a8 <HAL_RCC_OscConfig+0x67c>)
 80015fc:	492e      	ldr	r1, [pc, #184]	@ (80016b8 <HAL_RCC_OscConfig+0x68c>)
 80015fe:	400a      	ands	r2, r1
 8001600:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001602:	f7ff fa67 	bl	8000ad4 <HAL_GetTick>
 8001606:	0003      	movs	r3, r0
 8001608:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800160a:	e008      	b.n	800161e <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800160c:	f7ff fa62 	bl	8000ad4 <HAL_GetTick>
 8001610:	0002      	movs	r2, r0
 8001612:	69bb      	ldr	r3, [r7, #24]
 8001614:	1ad3      	subs	r3, r2, r3
 8001616:	2b02      	cmp	r3, #2
 8001618:	d901      	bls.n	800161e <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 800161a:	2303      	movs	r3, #3
 800161c:	e086      	b.n	800172c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800161e:	4b22      	ldr	r3, [pc, #136]	@ (80016a8 <HAL_RCC_OscConfig+0x67c>)
 8001620:	681a      	ldr	r2, [r3, #0]
 8001622:	2380      	movs	r3, #128	@ 0x80
 8001624:	049b      	lsls	r3, r3, #18
 8001626:	4013      	ands	r3, r2
 8001628:	d1f0      	bne.n	800160c <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800162a:	4b1f      	ldr	r3, [pc, #124]	@ (80016a8 <HAL_RCC_OscConfig+0x67c>)
 800162c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800162e:	220f      	movs	r2, #15
 8001630:	4393      	bics	r3, r2
 8001632:	0019      	movs	r1, r3
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001638:	4b1b      	ldr	r3, [pc, #108]	@ (80016a8 <HAL_RCC_OscConfig+0x67c>)
 800163a:	430a      	orrs	r2, r1
 800163c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800163e:	4b1a      	ldr	r3, [pc, #104]	@ (80016a8 <HAL_RCC_OscConfig+0x67c>)
 8001640:	685b      	ldr	r3, [r3, #4]
 8001642:	4a1e      	ldr	r2, [pc, #120]	@ (80016bc <HAL_RCC_OscConfig+0x690>)
 8001644:	4013      	ands	r3, r2
 8001646:	0019      	movs	r1, r3
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001650:	431a      	orrs	r2, r3
 8001652:	4b15      	ldr	r3, [pc, #84]	@ (80016a8 <HAL_RCC_OscConfig+0x67c>)
 8001654:	430a      	orrs	r2, r1
 8001656:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001658:	4b13      	ldr	r3, [pc, #76]	@ (80016a8 <HAL_RCC_OscConfig+0x67c>)
 800165a:	681a      	ldr	r2, [r3, #0]
 800165c:	4b12      	ldr	r3, [pc, #72]	@ (80016a8 <HAL_RCC_OscConfig+0x67c>)
 800165e:	2180      	movs	r1, #128	@ 0x80
 8001660:	0449      	lsls	r1, r1, #17
 8001662:	430a      	orrs	r2, r1
 8001664:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001666:	f7ff fa35 	bl	8000ad4 <HAL_GetTick>
 800166a:	0003      	movs	r3, r0
 800166c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800166e:	e008      	b.n	8001682 <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001670:	f7ff fa30 	bl	8000ad4 <HAL_GetTick>
 8001674:	0002      	movs	r2, r0
 8001676:	69bb      	ldr	r3, [r7, #24]
 8001678:	1ad3      	subs	r3, r2, r3
 800167a:	2b02      	cmp	r3, #2
 800167c:	d901      	bls.n	8001682 <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 800167e:	2303      	movs	r3, #3
 8001680:	e054      	b.n	800172c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001682:	4b09      	ldr	r3, [pc, #36]	@ (80016a8 <HAL_RCC_OscConfig+0x67c>)
 8001684:	681a      	ldr	r2, [r3, #0]
 8001686:	2380      	movs	r3, #128	@ 0x80
 8001688:	049b      	lsls	r3, r3, #18
 800168a:	4013      	ands	r3, r2
 800168c:	d0f0      	beq.n	8001670 <HAL_RCC_OscConfig+0x644>
 800168e:	e04c      	b.n	800172a <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001690:	4b05      	ldr	r3, [pc, #20]	@ (80016a8 <HAL_RCC_OscConfig+0x67c>)
 8001692:	681a      	ldr	r2, [r3, #0]
 8001694:	4b04      	ldr	r3, [pc, #16]	@ (80016a8 <HAL_RCC_OscConfig+0x67c>)
 8001696:	4908      	ldr	r1, [pc, #32]	@ (80016b8 <HAL_RCC_OscConfig+0x68c>)
 8001698:	400a      	ands	r2, r1
 800169a:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800169c:	f7ff fa1a 	bl	8000ad4 <HAL_GetTick>
 80016a0:	0003      	movs	r3, r0
 80016a2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80016a4:	e015      	b.n	80016d2 <HAL_RCC_OscConfig+0x6a6>
 80016a6:	46c0      	nop			@ (mov r8, r8)
 80016a8:	40021000 	.word	0x40021000
 80016ac:	00001388 	.word	0x00001388
 80016b0:	efffffff 	.word	0xefffffff
 80016b4:	fffeffff 	.word	0xfffeffff
 80016b8:	feffffff 	.word	0xfeffffff
 80016bc:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016c0:	f7ff fa08 	bl	8000ad4 <HAL_GetTick>
 80016c4:	0002      	movs	r2, r0
 80016c6:	69bb      	ldr	r3, [r7, #24]
 80016c8:	1ad3      	subs	r3, r2, r3
 80016ca:	2b02      	cmp	r3, #2
 80016cc:	d901      	bls.n	80016d2 <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 80016ce:	2303      	movs	r3, #3
 80016d0:	e02c      	b.n	800172c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80016d2:	4b18      	ldr	r3, [pc, #96]	@ (8001734 <HAL_RCC_OscConfig+0x708>)
 80016d4:	681a      	ldr	r2, [r3, #0]
 80016d6:	2380      	movs	r3, #128	@ 0x80
 80016d8:	049b      	lsls	r3, r3, #18
 80016da:	4013      	ands	r3, r2
 80016dc:	d1f0      	bne.n	80016c0 <HAL_RCC_OscConfig+0x694>
 80016de:	e024      	b.n	800172a <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016e4:	2b01      	cmp	r3, #1
 80016e6:	d101      	bne.n	80016ec <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 80016e8:	2301      	movs	r3, #1
 80016ea:	e01f      	b.n	800172c <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80016ec:	4b11      	ldr	r3, [pc, #68]	@ (8001734 <HAL_RCC_OscConfig+0x708>)
 80016ee:	685b      	ldr	r3, [r3, #4]
 80016f0:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80016f2:	4b10      	ldr	r3, [pc, #64]	@ (8001734 <HAL_RCC_OscConfig+0x708>)
 80016f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016f6:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80016f8:	697a      	ldr	r2, [r7, #20]
 80016fa:	23c0      	movs	r3, #192	@ 0xc0
 80016fc:	025b      	lsls	r3, r3, #9
 80016fe:	401a      	ands	r2, r3
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001704:	429a      	cmp	r2, r3
 8001706:	d10e      	bne.n	8001726 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001708:	693b      	ldr	r3, [r7, #16]
 800170a:	220f      	movs	r2, #15
 800170c:	401a      	ands	r2, r3
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001712:	429a      	cmp	r2, r3
 8001714:	d107      	bne.n	8001726 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001716:	697a      	ldr	r2, [r7, #20]
 8001718:	23f0      	movs	r3, #240	@ 0xf0
 800171a:	039b      	lsls	r3, r3, #14
 800171c:	401a      	ands	r2, r3
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001722:	429a      	cmp	r2, r3
 8001724:	d001      	beq.n	800172a <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8001726:	2301      	movs	r3, #1
 8001728:	e000      	b.n	800172c <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 800172a:	2300      	movs	r3, #0
}
 800172c:	0018      	movs	r0, r3
 800172e:	46bd      	mov	sp, r7
 8001730:	b008      	add	sp, #32
 8001732:	bd80      	pop	{r7, pc}
 8001734:	40021000 	.word	0x40021000

08001738 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b084      	sub	sp, #16
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
 8001740:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	2b00      	cmp	r3, #0
 8001746:	d101      	bne.n	800174c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001748:	2301      	movs	r3, #1
 800174a:	e0bf      	b.n	80018cc <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800174c:	4b61      	ldr	r3, [pc, #388]	@ (80018d4 <HAL_RCC_ClockConfig+0x19c>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	2201      	movs	r2, #1
 8001752:	4013      	ands	r3, r2
 8001754:	683a      	ldr	r2, [r7, #0]
 8001756:	429a      	cmp	r2, r3
 8001758:	d911      	bls.n	800177e <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800175a:	4b5e      	ldr	r3, [pc, #376]	@ (80018d4 <HAL_RCC_ClockConfig+0x19c>)
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	2201      	movs	r2, #1
 8001760:	4393      	bics	r3, r2
 8001762:	0019      	movs	r1, r3
 8001764:	4b5b      	ldr	r3, [pc, #364]	@ (80018d4 <HAL_RCC_ClockConfig+0x19c>)
 8001766:	683a      	ldr	r2, [r7, #0]
 8001768:	430a      	orrs	r2, r1
 800176a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800176c:	4b59      	ldr	r3, [pc, #356]	@ (80018d4 <HAL_RCC_ClockConfig+0x19c>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	2201      	movs	r2, #1
 8001772:	4013      	ands	r3, r2
 8001774:	683a      	ldr	r2, [r7, #0]
 8001776:	429a      	cmp	r2, r3
 8001778:	d001      	beq.n	800177e <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 800177a:	2301      	movs	r3, #1
 800177c:	e0a6      	b.n	80018cc <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	2202      	movs	r2, #2
 8001784:	4013      	ands	r3, r2
 8001786:	d015      	beq.n	80017b4 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	2204      	movs	r2, #4
 800178e:	4013      	ands	r3, r2
 8001790:	d006      	beq.n	80017a0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001792:	4b51      	ldr	r3, [pc, #324]	@ (80018d8 <HAL_RCC_ClockConfig+0x1a0>)
 8001794:	685a      	ldr	r2, [r3, #4]
 8001796:	4b50      	ldr	r3, [pc, #320]	@ (80018d8 <HAL_RCC_ClockConfig+0x1a0>)
 8001798:	21e0      	movs	r1, #224	@ 0xe0
 800179a:	00c9      	lsls	r1, r1, #3
 800179c:	430a      	orrs	r2, r1
 800179e:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80017a0:	4b4d      	ldr	r3, [pc, #308]	@ (80018d8 <HAL_RCC_ClockConfig+0x1a0>)
 80017a2:	685b      	ldr	r3, [r3, #4]
 80017a4:	22f0      	movs	r2, #240	@ 0xf0
 80017a6:	4393      	bics	r3, r2
 80017a8:	0019      	movs	r1, r3
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	689a      	ldr	r2, [r3, #8]
 80017ae:	4b4a      	ldr	r3, [pc, #296]	@ (80018d8 <HAL_RCC_ClockConfig+0x1a0>)
 80017b0:	430a      	orrs	r2, r1
 80017b2:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	2201      	movs	r2, #1
 80017ba:	4013      	ands	r3, r2
 80017bc:	d04c      	beq.n	8001858 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	685b      	ldr	r3, [r3, #4]
 80017c2:	2b01      	cmp	r3, #1
 80017c4:	d107      	bne.n	80017d6 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017c6:	4b44      	ldr	r3, [pc, #272]	@ (80018d8 <HAL_RCC_ClockConfig+0x1a0>)
 80017c8:	681a      	ldr	r2, [r3, #0]
 80017ca:	2380      	movs	r3, #128	@ 0x80
 80017cc:	029b      	lsls	r3, r3, #10
 80017ce:	4013      	ands	r3, r2
 80017d0:	d120      	bne.n	8001814 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80017d2:	2301      	movs	r3, #1
 80017d4:	e07a      	b.n	80018cc <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	685b      	ldr	r3, [r3, #4]
 80017da:	2b02      	cmp	r3, #2
 80017dc:	d107      	bne.n	80017ee <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017de:	4b3e      	ldr	r3, [pc, #248]	@ (80018d8 <HAL_RCC_ClockConfig+0x1a0>)
 80017e0:	681a      	ldr	r2, [r3, #0]
 80017e2:	2380      	movs	r3, #128	@ 0x80
 80017e4:	049b      	lsls	r3, r3, #18
 80017e6:	4013      	ands	r3, r2
 80017e8:	d114      	bne.n	8001814 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80017ea:	2301      	movs	r3, #1
 80017ec:	e06e      	b.n	80018cc <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	685b      	ldr	r3, [r3, #4]
 80017f2:	2b03      	cmp	r3, #3
 80017f4:	d107      	bne.n	8001806 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80017f6:	4b38      	ldr	r3, [pc, #224]	@ (80018d8 <HAL_RCC_ClockConfig+0x1a0>)
 80017f8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80017fa:	2380      	movs	r3, #128	@ 0x80
 80017fc:	029b      	lsls	r3, r3, #10
 80017fe:	4013      	ands	r3, r2
 8001800:	d108      	bne.n	8001814 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001802:	2301      	movs	r3, #1
 8001804:	e062      	b.n	80018cc <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001806:	4b34      	ldr	r3, [pc, #208]	@ (80018d8 <HAL_RCC_ClockConfig+0x1a0>)
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	2202      	movs	r2, #2
 800180c:	4013      	ands	r3, r2
 800180e:	d101      	bne.n	8001814 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001810:	2301      	movs	r3, #1
 8001812:	e05b      	b.n	80018cc <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001814:	4b30      	ldr	r3, [pc, #192]	@ (80018d8 <HAL_RCC_ClockConfig+0x1a0>)
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	2203      	movs	r2, #3
 800181a:	4393      	bics	r3, r2
 800181c:	0019      	movs	r1, r3
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	685a      	ldr	r2, [r3, #4]
 8001822:	4b2d      	ldr	r3, [pc, #180]	@ (80018d8 <HAL_RCC_ClockConfig+0x1a0>)
 8001824:	430a      	orrs	r2, r1
 8001826:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001828:	f7ff f954 	bl	8000ad4 <HAL_GetTick>
 800182c:	0003      	movs	r3, r0
 800182e:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001830:	e009      	b.n	8001846 <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001832:	f7ff f94f 	bl	8000ad4 <HAL_GetTick>
 8001836:	0002      	movs	r2, r0
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	1ad3      	subs	r3, r2, r3
 800183c:	4a27      	ldr	r2, [pc, #156]	@ (80018dc <HAL_RCC_ClockConfig+0x1a4>)
 800183e:	4293      	cmp	r3, r2
 8001840:	d901      	bls.n	8001846 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001842:	2303      	movs	r3, #3
 8001844:	e042      	b.n	80018cc <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001846:	4b24      	ldr	r3, [pc, #144]	@ (80018d8 <HAL_RCC_ClockConfig+0x1a0>)
 8001848:	685b      	ldr	r3, [r3, #4]
 800184a:	220c      	movs	r2, #12
 800184c:	401a      	ands	r2, r3
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	685b      	ldr	r3, [r3, #4]
 8001852:	009b      	lsls	r3, r3, #2
 8001854:	429a      	cmp	r2, r3
 8001856:	d1ec      	bne.n	8001832 <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001858:	4b1e      	ldr	r3, [pc, #120]	@ (80018d4 <HAL_RCC_ClockConfig+0x19c>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	2201      	movs	r2, #1
 800185e:	4013      	ands	r3, r2
 8001860:	683a      	ldr	r2, [r7, #0]
 8001862:	429a      	cmp	r2, r3
 8001864:	d211      	bcs.n	800188a <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001866:	4b1b      	ldr	r3, [pc, #108]	@ (80018d4 <HAL_RCC_ClockConfig+0x19c>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	2201      	movs	r2, #1
 800186c:	4393      	bics	r3, r2
 800186e:	0019      	movs	r1, r3
 8001870:	4b18      	ldr	r3, [pc, #96]	@ (80018d4 <HAL_RCC_ClockConfig+0x19c>)
 8001872:	683a      	ldr	r2, [r7, #0]
 8001874:	430a      	orrs	r2, r1
 8001876:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001878:	4b16      	ldr	r3, [pc, #88]	@ (80018d4 <HAL_RCC_ClockConfig+0x19c>)
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	2201      	movs	r2, #1
 800187e:	4013      	ands	r3, r2
 8001880:	683a      	ldr	r2, [r7, #0]
 8001882:	429a      	cmp	r2, r3
 8001884:	d001      	beq.n	800188a <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8001886:	2301      	movs	r3, #1
 8001888:	e020      	b.n	80018cc <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	2204      	movs	r2, #4
 8001890:	4013      	ands	r3, r2
 8001892:	d009      	beq.n	80018a8 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001894:	4b10      	ldr	r3, [pc, #64]	@ (80018d8 <HAL_RCC_ClockConfig+0x1a0>)
 8001896:	685b      	ldr	r3, [r3, #4]
 8001898:	4a11      	ldr	r2, [pc, #68]	@ (80018e0 <HAL_RCC_ClockConfig+0x1a8>)
 800189a:	4013      	ands	r3, r2
 800189c:	0019      	movs	r1, r3
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	68da      	ldr	r2, [r3, #12]
 80018a2:	4b0d      	ldr	r3, [pc, #52]	@ (80018d8 <HAL_RCC_ClockConfig+0x1a0>)
 80018a4:	430a      	orrs	r2, r1
 80018a6:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80018a8:	f000 f820 	bl	80018ec <HAL_RCC_GetSysClockFreq>
 80018ac:	0001      	movs	r1, r0
 80018ae:	4b0a      	ldr	r3, [pc, #40]	@ (80018d8 <HAL_RCC_ClockConfig+0x1a0>)
 80018b0:	685b      	ldr	r3, [r3, #4]
 80018b2:	091b      	lsrs	r3, r3, #4
 80018b4:	220f      	movs	r2, #15
 80018b6:	4013      	ands	r3, r2
 80018b8:	4a0a      	ldr	r2, [pc, #40]	@ (80018e4 <HAL_RCC_ClockConfig+0x1ac>)
 80018ba:	5cd3      	ldrb	r3, [r2, r3]
 80018bc:	000a      	movs	r2, r1
 80018be:	40da      	lsrs	r2, r3
 80018c0:	4b09      	ldr	r3, [pc, #36]	@ (80018e8 <HAL_RCC_ClockConfig+0x1b0>)
 80018c2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80018c4:	2003      	movs	r0, #3
 80018c6:	f7fe ffff 	bl	80008c8 <HAL_InitTick>
  
  return HAL_OK;
 80018ca:	2300      	movs	r3, #0
}
 80018cc:	0018      	movs	r0, r3
 80018ce:	46bd      	mov	sp, r7
 80018d0:	b004      	add	sp, #16
 80018d2:	bd80      	pop	{r7, pc}
 80018d4:	40022000 	.word	0x40022000
 80018d8:	40021000 	.word	0x40021000
 80018dc:	00001388 	.word	0x00001388
 80018e0:	fffff8ff 	.word	0xfffff8ff
 80018e4:	08007334 	.word	0x08007334
 80018e8:	20000000 	.word	0x20000000

080018ec <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b086      	sub	sp, #24
 80018f0:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80018f2:	2300      	movs	r3, #0
 80018f4:	60fb      	str	r3, [r7, #12]
 80018f6:	2300      	movs	r3, #0
 80018f8:	60bb      	str	r3, [r7, #8]
 80018fa:	2300      	movs	r3, #0
 80018fc:	617b      	str	r3, [r7, #20]
 80018fe:	2300      	movs	r3, #0
 8001900:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001902:	2300      	movs	r3, #0
 8001904:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8001906:	4b2d      	ldr	r3, [pc, #180]	@ (80019bc <HAL_RCC_GetSysClockFreq+0xd0>)
 8001908:	685b      	ldr	r3, [r3, #4]
 800190a:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	220c      	movs	r2, #12
 8001910:	4013      	ands	r3, r2
 8001912:	2b0c      	cmp	r3, #12
 8001914:	d046      	beq.n	80019a4 <HAL_RCC_GetSysClockFreq+0xb8>
 8001916:	d848      	bhi.n	80019aa <HAL_RCC_GetSysClockFreq+0xbe>
 8001918:	2b04      	cmp	r3, #4
 800191a:	d002      	beq.n	8001922 <HAL_RCC_GetSysClockFreq+0x36>
 800191c:	2b08      	cmp	r3, #8
 800191e:	d003      	beq.n	8001928 <HAL_RCC_GetSysClockFreq+0x3c>
 8001920:	e043      	b.n	80019aa <HAL_RCC_GetSysClockFreq+0xbe>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001922:	4b27      	ldr	r3, [pc, #156]	@ (80019c0 <HAL_RCC_GetSysClockFreq+0xd4>)
 8001924:	613b      	str	r3, [r7, #16]
      break;
 8001926:	e043      	b.n	80019b0 <HAL_RCC_GetSysClockFreq+0xc4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	0c9b      	lsrs	r3, r3, #18
 800192c:	220f      	movs	r2, #15
 800192e:	4013      	ands	r3, r2
 8001930:	4a24      	ldr	r2, [pc, #144]	@ (80019c4 <HAL_RCC_GetSysClockFreq+0xd8>)
 8001932:	5cd3      	ldrb	r3, [r2, r3]
 8001934:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001936:	4b21      	ldr	r3, [pc, #132]	@ (80019bc <HAL_RCC_GetSysClockFreq+0xd0>)
 8001938:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800193a:	220f      	movs	r2, #15
 800193c:	4013      	ands	r3, r2
 800193e:	4a22      	ldr	r2, [pc, #136]	@ (80019c8 <HAL_RCC_GetSysClockFreq+0xdc>)
 8001940:	5cd3      	ldrb	r3, [r2, r3]
 8001942:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001944:	68fa      	ldr	r2, [r7, #12]
 8001946:	23c0      	movs	r3, #192	@ 0xc0
 8001948:	025b      	lsls	r3, r3, #9
 800194a:	401a      	ands	r2, r3
 800194c:	2380      	movs	r3, #128	@ 0x80
 800194e:	025b      	lsls	r3, r3, #9
 8001950:	429a      	cmp	r2, r3
 8001952:	d109      	bne.n	8001968 <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001954:	68b9      	ldr	r1, [r7, #8]
 8001956:	481a      	ldr	r0, [pc, #104]	@ (80019c0 <HAL_RCC_GetSysClockFreq+0xd4>)
 8001958:	f7fe fbd6 	bl	8000108 <__udivsi3>
 800195c:	0003      	movs	r3, r0
 800195e:	001a      	movs	r2, r3
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	4353      	muls	r3, r2
 8001964:	617b      	str	r3, [r7, #20]
 8001966:	e01a      	b.n	800199e <HAL_RCC_GetSysClockFreq+0xb2>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8001968:	68fa      	ldr	r2, [r7, #12]
 800196a:	23c0      	movs	r3, #192	@ 0xc0
 800196c:	025b      	lsls	r3, r3, #9
 800196e:	401a      	ands	r2, r3
 8001970:	23c0      	movs	r3, #192	@ 0xc0
 8001972:	025b      	lsls	r3, r3, #9
 8001974:	429a      	cmp	r2, r3
 8001976:	d109      	bne.n	800198c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001978:	68b9      	ldr	r1, [r7, #8]
 800197a:	4814      	ldr	r0, [pc, #80]	@ (80019cc <HAL_RCC_GetSysClockFreq+0xe0>)
 800197c:	f7fe fbc4 	bl	8000108 <__udivsi3>
 8001980:	0003      	movs	r3, r0
 8001982:	001a      	movs	r2, r3
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	4353      	muls	r3, r2
 8001988:	617b      	str	r3, [r7, #20]
 800198a:	e008      	b.n	800199e <HAL_RCC_GetSysClockFreq+0xb2>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800198c:	68b9      	ldr	r1, [r7, #8]
 800198e:	480c      	ldr	r0, [pc, #48]	@ (80019c0 <HAL_RCC_GetSysClockFreq+0xd4>)
 8001990:	f7fe fbba 	bl	8000108 <__udivsi3>
 8001994:	0003      	movs	r3, r0
 8001996:	001a      	movs	r2, r3
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	4353      	muls	r3, r2
 800199c:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 800199e:	697b      	ldr	r3, [r7, #20]
 80019a0:	613b      	str	r3, [r7, #16]
      break;
 80019a2:	e005      	b.n	80019b0 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 80019a4:	4b09      	ldr	r3, [pc, #36]	@ (80019cc <HAL_RCC_GetSysClockFreq+0xe0>)
 80019a6:	613b      	str	r3, [r7, #16]
      break;
 80019a8:	e002      	b.n	80019b0 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80019aa:	4b05      	ldr	r3, [pc, #20]	@ (80019c0 <HAL_RCC_GetSysClockFreq+0xd4>)
 80019ac:	613b      	str	r3, [r7, #16]
      break;
 80019ae:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 80019b0:	693b      	ldr	r3, [r7, #16]
}
 80019b2:	0018      	movs	r0, r3
 80019b4:	46bd      	mov	sp, r7
 80019b6:	b006      	add	sp, #24
 80019b8:	bd80      	pop	{r7, pc}
 80019ba:	46c0      	nop			@ (mov r8, r8)
 80019bc:	40021000 	.word	0x40021000
 80019c0:	007a1200 	.word	0x007a1200
 80019c4:	0800734c 	.word	0x0800734c
 80019c8:	0800735c 	.word	0x0800735c
 80019cc:	02dc6c00 	.word	0x02dc6c00

080019d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80019d4:	4b02      	ldr	r3, [pc, #8]	@ (80019e0 <HAL_RCC_GetHCLKFreq+0x10>)
 80019d6:	681b      	ldr	r3, [r3, #0]
}
 80019d8:	0018      	movs	r0, r3
 80019da:	46bd      	mov	sp, r7
 80019dc:	bd80      	pop	{r7, pc}
 80019de:	46c0      	nop			@ (mov r8, r8)
 80019e0:	20000000 	.word	0x20000000

080019e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80019e8:	f7ff fff2 	bl	80019d0 <HAL_RCC_GetHCLKFreq>
 80019ec:	0001      	movs	r1, r0
 80019ee:	4b06      	ldr	r3, [pc, #24]	@ (8001a08 <HAL_RCC_GetPCLK1Freq+0x24>)
 80019f0:	685b      	ldr	r3, [r3, #4]
 80019f2:	0a1b      	lsrs	r3, r3, #8
 80019f4:	2207      	movs	r2, #7
 80019f6:	4013      	ands	r3, r2
 80019f8:	4a04      	ldr	r2, [pc, #16]	@ (8001a0c <HAL_RCC_GetPCLK1Freq+0x28>)
 80019fa:	5cd3      	ldrb	r3, [r2, r3]
 80019fc:	40d9      	lsrs	r1, r3
 80019fe:	000b      	movs	r3, r1
}    
 8001a00:	0018      	movs	r0, r3
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bd80      	pop	{r7, pc}
 8001a06:	46c0      	nop			@ (mov r8, r8)
 8001a08:	40021000 	.word	0x40021000
 8001a0c:	08007344 	.word	0x08007344

08001a10 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b082      	sub	sp, #8
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
 8001a18:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	2207      	movs	r2, #7
 8001a1e:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001a20:	4b0e      	ldr	r3, [pc, #56]	@ (8001a5c <HAL_RCC_GetClockConfig+0x4c>)
 8001a22:	685b      	ldr	r3, [r3, #4]
 8001a24:	2203      	movs	r2, #3
 8001a26:	401a      	ands	r2, r3
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8001a2c:	4b0b      	ldr	r3, [pc, #44]	@ (8001a5c <HAL_RCC_GetClockConfig+0x4c>)
 8001a2e:	685b      	ldr	r3, [r3, #4]
 8001a30:	22f0      	movs	r2, #240	@ 0xf0
 8001a32:	401a      	ands	r2, r3
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);   
 8001a38:	4b08      	ldr	r3, [pc, #32]	@ (8001a5c <HAL_RCC_GetClockConfig+0x4c>)
 8001a3a:	685a      	ldr	r2, [r3, #4]
 8001a3c:	23e0      	movs	r3, #224	@ 0xe0
 8001a3e:	00db      	lsls	r3, r3, #3
 8001a40:	401a      	ands	r2, r3
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	60da      	str	r2, [r3, #12]
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = __HAL_FLASH_GET_LATENCY(); 
 8001a46:	4b06      	ldr	r3, [pc, #24]	@ (8001a60 <HAL_RCC_GetClockConfig+0x50>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	2201      	movs	r2, #1
 8001a4c:	401a      	ands	r2, r3
 8001a4e:	683b      	ldr	r3, [r7, #0]
 8001a50:	601a      	str	r2, [r3, #0]
}
 8001a52:	46c0      	nop			@ (mov r8, r8)
 8001a54:	46bd      	mov	sp, r7
 8001a56:	b002      	add	sp, #8
 8001a58:	bd80      	pop	{r7, pc}
 8001a5a:	46c0      	nop			@ (mov r8, r8)
 8001a5c:	40021000 	.word	0x40021000
 8001a60:	40022000 	.word	0x40022000

08001a64 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b086      	sub	sp, #24
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8001a70:	2300      	movs	r3, #0
 8001a72:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681a      	ldr	r2, [r3, #0]
 8001a78:	2380      	movs	r3, #128	@ 0x80
 8001a7a:	025b      	lsls	r3, r3, #9
 8001a7c:	4013      	ands	r3, r2
 8001a7e:	d100      	bne.n	8001a82 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8001a80:	e08e      	b.n	8001ba0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8001a82:	2017      	movs	r0, #23
 8001a84:	183b      	adds	r3, r7, r0
 8001a86:	2200      	movs	r2, #0
 8001a88:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a8a:	4b6e      	ldr	r3, [pc, #440]	@ (8001c44 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001a8c:	69da      	ldr	r2, [r3, #28]
 8001a8e:	2380      	movs	r3, #128	@ 0x80
 8001a90:	055b      	lsls	r3, r3, #21
 8001a92:	4013      	ands	r3, r2
 8001a94:	d110      	bne.n	8001ab8 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001a96:	4b6b      	ldr	r3, [pc, #428]	@ (8001c44 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001a98:	69da      	ldr	r2, [r3, #28]
 8001a9a:	4b6a      	ldr	r3, [pc, #424]	@ (8001c44 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001a9c:	2180      	movs	r1, #128	@ 0x80
 8001a9e:	0549      	lsls	r1, r1, #21
 8001aa0:	430a      	orrs	r2, r1
 8001aa2:	61da      	str	r2, [r3, #28]
 8001aa4:	4b67      	ldr	r3, [pc, #412]	@ (8001c44 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001aa6:	69da      	ldr	r2, [r3, #28]
 8001aa8:	2380      	movs	r3, #128	@ 0x80
 8001aaa:	055b      	lsls	r3, r3, #21
 8001aac:	4013      	ands	r3, r2
 8001aae:	60bb      	str	r3, [r7, #8]
 8001ab0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001ab2:	183b      	adds	r3, r7, r0
 8001ab4:	2201      	movs	r2, #1
 8001ab6:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ab8:	4b63      	ldr	r3, [pc, #396]	@ (8001c48 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001aba:	681a      	ldr	r2, [r3, #0]
 8001abc:	2380      	movs	r3, #128	@ 0x80
 8001abe:	005b      	lsls	r3, r3, #1
 8001ac0:	4013      	ands	r3, r2
 8001ac2:	d11a      	bne.n	8001afa <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001ac4:	4b60      	ldr	r3, [pc, #384]	@ (8001c48 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001ac6:	681a      	ldr	r2, [r3, #0]
 8001ac8:	4b5f      	ldr	r3, [pc, #380]	@ (8001c48 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001aca:	2180      	movs	r1, #128	@ 0x80
 8001acc:	0049      	lsls	r1, r1, #1
 8001ace:	430a      	orrs	r2, r1
 8001ad0:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ad2:	f7fe ffff 	bl	8000ad4 <HAL_GetTick>
 8001ad6:	0003      	movs	r3, r0
 8001ad8:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ada:	e008      	b.n	8001aee <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001adc:	f7fe fffa 	bl	8000ad4 <HAL_GetTick>
 8001ae0:	0002      	movs	r2, r0
 8001ae2:	693b      	ldr	r3, [r7, #16]
 8001ae4:	1ad3      	subs	r3, r2, r3
 8001ae6:	2b64      	cmp	r3, #100	@ 0x64
 8001ae8:	d901      	bls.n	8001aee <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8001aea:	2303      	movs	r3, #3
 8001aec:	e0a6      	b.n	8001c3c <HAL_RCCEx_PeriphCLKConfig+0x1d8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001aee:	4b56      	ldr	r3, [pc, #344]	@ (8001c48 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001af0:	681a      	ldr	r2, [r3, #0]
 8001af2:	2380      	movs	r3, #128	@ 0x80
 8001af4:	005b      	lsls	r3, r3, #1
 8001af6:	4013      	ands	r3, r2
 8001af8:	d0f0      	beq.n	8001adc <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001afa:	4b52      	ldr	r3, [pc, #328]	@ (8001c44 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001afc:	6a1a      	ldr	r2, [r3, #32]
 8001afe:	23c0      	movs	r3, #192	@ 0xc0
 8001b00:	009b      	lsls	r3, r3, #2
 8001b02:	4013      	ands	r3, r2
 8001b04:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d034      	beq.n	8001b76 <HAL_RCCEx_PeriphCLKConfig+0x112>
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	685a      	ldr	r2, [r3, #4]
 8001b10:	23c0      	movs	r3, #192	@ 0xc0
 8001b12:	009b      	lsls	r3, r3, #2
 8001b14:	4013      	ands	r3, r2
 8001b16:	68fa      	ldr	r2, [r7, #12]
 8001b18:	429a      	cmp	r2, r3
 8001b1a:	d02c      	beq.n	8001b76 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001b1c:	4b49      	ldr	r3, [pc, #292]	@ (8001c44 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001b1e:	6a1b      	ldr	r3, [r3, #32]
 8001b20:	4a4a      	ldr	r2, [pc, #296]	@ (8001c4c <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8001b22:	4013      	ands	r3, r2
 8001b24:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001b26:	4b47      	ldr	r3, [pc, #284]	@ (8001c44 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001b28:	6a1a      	ldr	r2, [r3, #32]
 8001b2a:	4b46      	ldr	r3, [pc, #280]	@ (8001c44 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001b2c:	2180      	movs	r1, #128	@ 0x80
 8001b2e:	0249      	lsls	r1, r1, #9
 8001b30:	430a      	orrs	r2, r1
 8001b32:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001b34:	4b43      	ldr	r3, [pc, #268]	@ (8001c44 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001b36:	6a1a      	ldr	r2, [r3, #32]
 8001b38:	4b42      	ldr	r3, [pc, #264]	@ (8001c44 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001b3a:	4945      	ldr	r1, [pc, #276]	@ (8001c50 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 8001b3c:	400a      	ands	r2, r1
 8001b3e:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001b40:	4b40      	ldr	r3, [pc, #256]	@ (8001c44 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001b42:	68fa      	ldr	r2, [r7, #12]
 8001b44:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	2201      	movs	r2, #1
 8001b4a:	4013      	ands	r3, r2
 8001b4c:	d013      	beq.n	8001b76 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b4e:	f7fe ffc1 	bl	8000ad4 <HAL_GetTick>
 8001b52:	0003      	movs	r3, r0
 8001b54:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b56:	e009      	b.n	8001b6c <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b58:	f7fe ffbc 	bl	8000ad4 <HAL_GetTick>
 8001b5c:	0002      	movs	r2, r0
 8001b5e:	693b      	ldr	r3, [r7, #16]
 8001b60:	1ad3      	subs	r3, r2, r3
 8001b62:	4a3c      	ldr	r2, [pc, #240]	@ (8001c54 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8001b64:	4293      	cmp	r3, r2
 8001b66:	d901      	bls.n	8001b6c <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001b68:	2303      	movs	r3, #3
 8001b6a:	e067      	b.n	8001c3c <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b6c:	4b35      	ldr	r3, [pc, #212]	@ (8001c44 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001b6e:	6a1b      	ldr	r3, [r3, #32]
 8001b70:	2202      	movs	r2, #2
 8001b72:	4013      	ands	r3, r2
 8001b74:	d0f0      	beq.n	8001b58 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001b76:	4b33      	ldr	r3, [pc, #204]	@ (8001c44 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001b78:	6a1b      	ldr	r3, [r3, #32]
 8001b7a:	4a34      	ldr	r2, [pc, #208]	@ (8001c4c <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8001b7c:	4013      	ands	r3, r2
 8001b7e:	0019      	movs	r1, r3
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	685a      	ldr	r2, [r3, #4]
 8001b84:	4b2f      	ldr	r3, [pc, #188]	@ (8001c44 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001b86:	430a      	orrs	r2, r1
 8001b88:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001b8a:	2317      	movs	r3, #23
 8001b8c:	18fb      	adds	r3, r7, r3
 8001b8e:	781b      	ldrb	r3, [r3, #0]
 8001b90:	2b01      	cmp	r3, #1
 8001b92:	d105      	bne.n	8001ba0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b94:	4b2b      	ldr	r3, [pc, #172]	@ (8001c44 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001b96:	69da      	ldr	r2, [r3, #28]
 8001b98:	4b2a      	ldr	r3, [pc, #168]	@ (8001c44 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001b9a:	492f      	ldr	r1, [pc, #188]	@ (8001c58 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 8001b9c:	400a      	ands	r2, r1
 8001b9e:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	2201      	movs	r2, #1
 8001ba6:	4013      	ands	r3, r2
 8001ba8:	d009      	beq.n	8001bbe <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001baa:	4b26      	ldr	r3, [pc, #152]	@ (8001c44 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001bac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bae:	2203      	movs	r2, #3
 8001bb0:	4393      	bics	r3, r2
 8001bb2:	0019      	movs	r1, r3
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	689a      	ldr	r2, [r3, #8]
 8001bb8:	4b22      	ldr	r3, [pc, #136]	@ (8001c44 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001bba:	430a      	orrs	r2, r1
 8001bbc:	631a      	str	r2, [r3, #48]	@ 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	2202      	movs	r2, #2
 8001bc4:	4013      	ands	r3, r2
 8001bc6:	d009      	beq.n	8001bdc <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001bc8:	4b1e      	ldr	r3, [pc, #120]	@ (8001c44 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001bca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bcc:	4a23      	ldr	r2, [pc, #140]	@ (8001c5c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001bce:	4013      	ands	r3, r2
 8001bd0:	0019      	movs	r1, r3
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	68da      	ldr	r2, [r3, #12]
 8001bd6:	4b1b      	ldr	r3, [pc, #108]	@ (8001c44 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001bd8:	430a      	orrs	r2, r1
 8001bda:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */

#if defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART3 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681a      	ldr	r2, [r3, #0]
 8001be0:	2380      	movs	r3, #128	@ 0x80
 8001be2:	02db      	lsls	r3, r3, #11
 8001be4:	4013      	ands	r3, r2
 8001be6:	d009      	beq.n	8001bfc <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8001be8:	4b16      	ldr	r3, [pc, #88]	@ (8001c44 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001bea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bec:	4a1c      	ldr	r2, [pc, #112]	@ (8001c60 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8001bee:	4013      	ands	r3, r2
 8001bf0:	0019      	movs	r1, r3
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	691a      	ldr	r2, [r3, #16]
 8001bf6:	4b13      	ldr	r3, [pc, #76]	@ (8001c44 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001bf8:	430a      	orrs	r2, r1
 8001bfa:	631a      	str	r2, [r3, #48]	@ 0x30
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	2220      	movs	r2, #32
 8001c02:	4013      	ands	r3, r2
 8001c04:	d009      	beq.n	8001c1a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001c06:	4b0f      	ldr	r3, [pc, #60]	@ (8001c44 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001c08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c0a:	2210      	movs	r2, #16
 8001c0c:	4393      	bics	r3, r2
 8001c0e:	0019      	movs	r1, r3
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	695a      	ldr	r2, [r3, #20]
 8001c14:	4b0b      	ldr	r3, [pc, #44]	@ (8001c44 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001c16:	430a      	orrs	r2, r1
 8001c18:	631a      	str	r2, [r3, #48]	@ 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681a      	ldr	r2, [r3, #0]
 8001c1e:	2380      	movs	r3, #128	@ 0x80
 8001c20:	00db      	lsls	r3, r3, #3
 8001c22:	4013      	ands	r3, r2
 8001c24:	d009      	beq.n	8001c3a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8001c26:	4b07      	ldr	r3, [pc, #28]	@ (8001c44 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001c28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c2a:	2240      	movs	r2, #64	@ 0x40
 8001c2c:	4393      	bics	r3, r2
 8001c2e:	0019      	movs	r1, r3
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	699a      	ldr	r2, [r3, #24]
 8001c34:	4b03      	ldr	r3, [pc, #12]	@ (8001c44 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001c36:	430a      	orrs	r2, r1
 8001c38:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8001c3a:	2300      	movs	r3, #0
}
 8001c3c:	0018      	movs	r0, r3
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	b006      	add	sp, #24
 8001c42:	bd80      	pop	{r7, pc}
 8001c44:	40021000 	.word	0x40021000
 8001c48:	40007000 	.word	0x40007000
 8001c4c:	fffffcff 	.word	0xfffffcff
 8001c50:	fffeffff 	.word	0xfffeffff
 8001c54:	00001388 	.word	0x00001388
 8001c58:	efffffff 	.word	0xefffffff
 8001c5c:	fffcffff 	.word	0xfffcffff
 8001c60:	fff3ffff 	.word	0xfff3ffff

08001c64 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b084      	sub	sp, #16
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d101      	bne.n	8001c76 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001c72:	2301      	movs	r3, #1
 8001c74:	e0a8      	b.n	8001dc8 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d109      	bne.n	8001c92 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	685a      	ldr	r2, [r3, #4]
 8001c82:	2382      	movs	r3, #130	@ 0x82
 8001c84:	005b      	lsls	r3, r3, #1
 8001c86:	429a      	cmp	r2, r3
 8001c88:	d009      	beq.n	8001c9e <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	61da      	str	r2, [r3, #28]
 8001c90:	e005      	b.n	8001c9e <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	2200      	movs	r2, #0
 8001c96:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	225d      	movs	r2, #93	@ 0x5d
 8001ca8:	5c9b      	ldrb	r3, [r3, r2]
 8001caa:	b2db      	uxtb	r3, r3
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d107      	bne.n	8001cc0 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	225c      	movs	r2, #92	@ 0x5c
 8001cb4:	2100      	movs	r1, #0
 8001cb6:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	0018      	movs	r0, r3
 8001cbc:	f7fe fd5c 	bl	8000778 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	225d      	movs	r2, #93	@ 0x5d
 8001cc4:	2102      	movs	r1, #2
 8001cc6:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	681a      	ldr	r2, [r3, #0]
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	2140      	movs	r1, #64	@ 0x40
 8001cd4:	438a      	bics	r2, r1
 8001cd6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	68da      	ldr	r2, [r3, #12]
 8001cdc:	23e0      	movs	r3, #224	@ 0xe0
 8001cde:	00db      	lsls	r3, r3, #3
 8001ce0:	429a      	cmp	r2, r3
 8001ce2:	d902      	bls.n	8001cea <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	60fb      	str	r3, [r7, #12]
 8001ce8:	e002      	b.n	8001cf0 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8001cea:	2380      	movs	r3, #128	@ 0x80
 8001cec:	015b      	lsls	r3, r3, #5
 8001cee:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	68da      	ldr	r2, [r3, #12]
 8001cf4:	23f0      	movs	r3, #240	@ 0xf0
 8001cf6:	011b      	lsls	r3, r3, #4
 8001cf8:	429a      	cmp	r2, r3
 8001cfa:	d008      	beq.n	8001d0e <HAL_SPI_Init+0xaa>
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	68da      	ldr	r2, [r3, #12]
 8001d00:	23e0      	movs	r3, #224	@ 0xe0
 8001d02:	00db      	lsls	r3, r3, #3
 8001d04:	429a      	cmp	r2, r3
 8001d06:	d002      	beq.n	8001d0e <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	685a      	ldr	r2, [r3, #4]
 8001d12:	2382      	movs	r3, #130	@ 0x82
 8001d14:	005b      	lsls	r3, r3, #1
 8001d16:	401a      	ands	r2, r3
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	6899      	ldr	r1, [r3, #8]
 8001d1c:	2384      	movs	r3, #132	@ 0x84
 8001d1e:	021b      	lsls	r3, r3, #8
 8001d20:	400b      	ands	r3, r1
 8001d22:	431a      	orrs	r2, r3
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	691b      	ldr	r3, [r3, #16]
 8001d28:	2102      	movs	r1, #2
 8001d2a:	400b      	ands	r3, r1
 8001d2c:	431a      	orrs	r2, r3
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	695b      	ldr	r3, [r3, #20]
 8001d32:	2101      	movs	r1, #1
 8001d34:	400b      	ands	r3, r1
 8001d36:	431a      	orrs	r2, r3
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	6999      	ldr	r1, [r3, #24]
 8001d3c:	2380      	movs	r3, #128	@ 0x80
 8001d3e:	009b      	lsls	r3, r3, #2
 8001d40:	400b      	ands	r3, r1
 8001d42:	431a      	orrs	r2, r3
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	69db      	ldr	r3, [r3, #28]
 8001d48:	2138      	movs	r1, #56	@ 0x38
 8001d4a:	400b      	ands	r3, r1
 8001d4c:	431a      	orrs	r2, r3
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	6a1b      	ldr	r3, [r3, #32]
 8001d52:	2180      	movs	r1, #128	@ 0x80
 8001d54:	400b      	ands	r3, r1
 8001d56:	431a      	orrs	r2, r3
 8001d58:	0011      	movs	r1, r2
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001d5e:	2380      	movs	r3, #128	@ 0x80
 8001d60:	019b      	lsls	r3, r3, #6
 8001d62:	401a      	ands	r2, r3
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	430a      	orrs	r2, r1
 8001d6a:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	699b      	ldr	r3, [r3, #24]
 8001d70:	0c1b      	lsrs	r3, r3, #16
 8001d72:	2204      	movs	r2, #4
 8001d74:	401a      	ands	r2, r3
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d7a:	2110      	movs	r1, #16
 8001d7c:	400b      	ands	r3, r1
 8001d7e:	431a      	orrs	r2, r3
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d84:	2108      	movs	r1, #8
 8001d86:	400b      	ands	r3, r1
 8001d88:	431a      	orrs	r2, r3
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	68d9      	ldr	r1, [r3, #12]
 8001d8e:	23f0      	movs	r3, #240	@ 0xf0
 8001d90:	011b      	lsls	r3, r3, #4
 8001d92:	400b      	ands	r3, r1
 8001d94:	431a      	orrs	r2, r3
 8001d96:	0011      	movs	r1, r2
 8001d98:	68fa      	ldr	r2, [r7, #12]
 8001d9a:	2380      	movs	r3, #128	@ 0x80
 8001d9c:	015b      	lsls	r3, r3, #5
 8001d9e:	401a      	ands	r2, r3
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	430a      	orrs	r2, r1
 8001da6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	69da      	ldr	r2, [r3, #28]
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	4907      	ldr	r1, [pc, #28]	@ (8001dd0 <HAL_SPI_Init+0x16c>)
 8001db4:	400a      	ands	r2, r1
 8001db6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	2200      	movs	r2, #0
 8001dbc:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	225d      	movs	r2, #93	@ 0x5d
 8001dc2:	2101      	movs	r1, #1
 8001dc4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001dc6:	2300      	movs	r3, #0
}
 8001dc8:	0018      	movs	r0, r3
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	b004      	add	sp, #16
 8001dce:	bd80      	pop	{r7, pc}
 8001dd0:	fffff7ff 	.word	0xfffff7ff

08001dd4 <HAL_SPI_TransmitReceive_IT>:
  * @param  pRxData pointer to reception data buffer
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b086      	sub	sp, #24
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	60f8      	str	r0, [r7, #12]
 8001ddc:	60b9      	str	r1, [r7, #8]
 8001dde:	607a      	str	r2, [r7, #4]
 8001de0:	001a      	movs	r2, r3
 8001de2:	1cbb      	adds	r3, r7, #2
 8001de4:	801a      	strh	r2, [r3, #0]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8001de6:	2317      	movs	r3, #23
 8001de8:	18fb      	adds	r3, r7, r3
 8001dea:	2200      	movs	r2, #0
 8001dec:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8001dee:	2016      	movs	r0, #22
 8001df0:	183b      	adds	r3, r7, r0
 8001df2:	68fa      	ldr	r2, [r7, #12]
 8001df4:	215d      	movs	r1, #93	@ 0x5d
 8001df6:	5c52      	ldrb	r2, [r2, r1]
 8001df8:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	685b      	ldr	r3, [r3, #4]
 8001dfe:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8001e00:	0001      	movs	r1, r0
 8001e02:	187b      	adds	r3, r7, r1
 8001e04:	781b      	ldrb	r3, [r3, #0]
 8001e06:	2b01      	cmp	r3, #1
 8001e08:	d011      	beq.n	8001e2e <HAL_SPI_TransmitReceive_IT+0x5a>
 8001e0a:	693a      	ldr	r2, [r7, #16]
 8001e0c:	2382      	movs	r3, #130	@ 0x82
 8001e0e:	005b      	lsls	r3, r3, #1
 8001e10:	429a      	cmp	r2, r3
 8001e12:	d107      	bne.n	8001e24 <HAL_SPI_TransmitReceive_IT+0x50>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	689b      	ldr	r3, [r3, #8]
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d103      	bne.n	8001e24 <HAL_SPI_TransmitReceive_IT+0x50>
 8001e1c:	187b      	adds	r3, r7, r1
 8001e1e:	781b      	ldrb	r3, [r3, #0]
 8001e20:	2b04      	cmp	r3, #4
 8001e22:	d004      	beq.n	8001e2e <HAL_SPI_TransmitReceive_IT+0x5a>
  {
    errorcode = HAL_BUSY;
 8001e24:	2317      	movs	r3, #23
 8001e26:	18fb      	adds	r3, r7, r3
 8001e28:	2202      	movs	r2, #2
 8001e2a:	701a      	strb	r2, [r3, #0]
    goto error;
 8001e2c:	e088      	b.n	8001f40 <HAL_SPI_TransmitReceive_IT+0x16c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8001e2e:	68bb      	ldr	r3, [r7, #8]
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d006      	beq.n	8001e42 <HAL_SPI_TransmitReceive_IT+0x6e>
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d003      	beq.n	8001e42 <HAL_SPI_TransmitReceive_IT+0x6e>
 8001e3a:	1cbb      	adds	r3, r7, #2
 8001e3c:	881b      	ldrh	r3, [r3, #0]
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d104      	bne.n	8001e4c <HAL_SPI_TransmitReceive_IT+0x78>
  {
    errorcode = HAL_ERROR;
 8001e42:	2317      	movs	r3, #23
 8001e44:	18fb      	adds	r3, r7, r3
 8001e46:	2201      	movs	r2, #1
 8001e48:	701a      	strb	r2, [r3, #0]
    goto error;
 8001e4a:	e079      	b.n	8001f40 <HAL_SPI_TransmitReceive_IT+0x16c>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	225c      	movs	r2, #92	@ 0x5c
 8001e50:	5c9b      	ldrb	r3, [r3, r2]
 8001e52:	2b01      	cmp	r3, #1
 8001e54:	d101      	bne.n	8001e5a <HAL_SPI_TransmitReceive_IT+0x86>
 8001e56:	2302      	movs	r3, #2
 8001e58:	e075      	b.n	8001f46 <HAL_SPI_TransmitReceive_IT+0x172>
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	225c      	movs	r2, #92	@ 0x5c
 8001e5e:	2101      	movs	r1, #1
 8001e60:	5499      	strb	r1, [r3, r2]

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	225d      	movs	r2, #93	@ 0x5d
 8001e66:	5c9b      	ldrb	r3, [r3, r2]
 8001e68:	b2db      	uxtb	r3, r3
 8001e6a:	2b04      	cmp	r3, #4
 8001e6c:	d003      	beq.n	8001e76 <HAL_SPI_TransmitReceive_IT+0xa2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	225d      	movs	r2, #93	@ 0x5d
 8001e72:	2105      	movs	r1, #5
 8001e74:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	2200      	movs	r2, #0
 8001e7a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	68ba      	ldr	r2, [r7, #8]
 8001e80:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	1cba      	adds	r2, r7, #2
 8001e86:	8812      	ldrh	r2, [r2, #0]
 8001e88:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	1cba      	adds	r2, r7, #2
 8001e8e:	8812      	ldrh	r2, [r2, #0]
 8001e90:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	687a      	ldr	r2, [r7, #4]
 8001e96:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	1cba      	adds	r2, r7, #2
 8001e9c:	2144      	movs	r1, #68	@ 0x44
 8001e9e:	8812      	ldrh	r2, [r2, #0]
 8001ea0:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	1cba      	adds	r2, r7, #2
 8001ea6:	2146      	movs	r1, #70	@ 0x46
 8001ea8:	8812      	ldrh	r2, [r2, #0]
 8001eaa:	525a      	strh	r2, [r3, r1]

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	68da      	ldr	r2, [r3, #12]
 8001eb0:	23e0      	movs	r3, #224	@ 0xe0
 8001eb2:	00db      	lsls	r3, r3, #3
 8001eb4:	429a      	cmp	r2, r3
 8001eb6:	d906      	bls.n	8001ec6 <HAL_SPI_TransmitReceive_IT+0xf2>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	4a25      	ldr	r2, [pc, #148]	@ (8001f50 <HAL_SPI_TransmitReceive_IT+0x17c>)
 8001ebc:	64da      	str	r2, [r3, #76]	@ 0x4c
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	4a24      	ldr	r2, [pc, #144]	@ (8001f54 <HAL_SPI_TransmitReceive_IT+0x180>)
 8001ec2:	651a      	str	r2, [r3, #80]	@ 0x50
 8001ec4:	e005      	b.n	8001ed2 <HAL_SPI_TransmitReceive_IT+0xfe>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	4a23      	ldr	r2, [pc, #140]	@ (8001f58 <HAL_SPI_TransmitReceive_IT+0x184>)
 8001eca:	64da      	str	r2, [r3, #76]	@ 0x4c
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	4a23      	ldr	r2, [pc, #140]	@ (8001f5c <HAL_SPI_TransmitReceive_IT+0x188>)
 8001ed0:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->CRCSize = 0U;
  }
#endif /* USE_SPI_CRC */

  /* Check if packing mode is enabled and if there is more than 2 data to receive */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (Size >= 2U))
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	68da      	ldr	r2, [r3, #12]
 8001ed6:	23e0      	movs	r3, #224	@ 0xe0
 8001ed8:	00db      	lsls	r3, r3, #3
 8001eda:	429a      	cmp	r2, r3
 8001edc:	d803      	bhi.n	8001ee6 <HAL_SPI_TransmitReceive_IT+0x112>
 8001ede:	1cbb      	adds	r3, r7, #2
 8001ee0:	881b      	ldrh	r3, [r3, #0]
 8001ee2:	2b01      	cmp	r3, #1
 8001ee4:	d908      	bls.n	8001ef8 <HAL_SPI_TransmitReceive_IT+0x124>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	685a      	ldr	r2, [r3, #4]
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	491b      	ldr	r1, [pc, #108]	@ (8001f60 <HAL_SPI_TransmitReceive_IT+0x18c>)
 8001ef2:	400a      	ands	r2, r1
 8001ef4:	605a      	str	r2, [r3, #4]
 8001ef6:	e008      	b.n	8001f0a <HAL_SPI_TransmitReceive_IT+0x136>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	685a      	ldr	r2, [r3, #4]
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	2180      	movs	r1, #128	@ 0x80
 8001f04:	0149      	lsls	r1, r1, #5
 8001f06:	430a      	orrs	r2, r1
 8001f08:	605a      	str	r2, [r3, #4]
  }


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	2240      	movs	r2, #64	@ 0x40
 8001f12:	4013      	ands	r3, r2
 8001f14:	2b40      	cmp	r3, #64	@ 0x40
 8001f16:	d007      	beq.n	8001f28 <HAL_SPI_TransmitReceive_IT+0x154>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	681a      	ldr	r2, [r3, #0]
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	2140      	movs	r1, #64	@ 0x40
 8001f24:	430a      	orrs	r2, r1
 8001f26:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	225c      	movs	r2, #92	@ 0x5c
 8001f2c:	2100      	movs	r1, #0
 8001f2e:	5499      	strb	r1, [r3, r2]
  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	685a      	ldr	r2, [r3, #4]
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	21e0      	movs	r1, #224	@ 0xe0
 8001f3c:	430a      	orrs	r2, r1
 8001f3e:	605a      	str	r2, [r3, #4]

error :
  return errorcode;
 8001f40:	2317      	movs	r3, #23
 8001f42:	18fb      	adds	r3, r7, r3
 8001f44:	781b      	ldrb	r3, [r3, #0]
}
 8001f46:	0018      	movs	r0, r3
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	b006      	add	sp, #24
 8001f4c:	bd80      	pop	{r7, pc}
 8001f4e:	46c0      	nop			@ (mov r8, r8)
 8001f50:	08002303 	.word	0x08002303
 8001f54:	0800236b 	.word	0x0800236b
 8001f58:	080021ad 	.word	0x080021ad
 8001f5c:	0800226f 	.word	0x0800226f
 8001f60:	ffffefff 	.word	0xffffefff

08001f64 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b088      	sub	sp, #32
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	685b      	ldr	r3, [r3, #4]
 8001f72:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	689b      	ldr	r3, [r3, #8]
 8001f7a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8001f7c:	69bb      	ldr	r3, [r7, #24]
 8001f7e:	099b      	lsrs	r3, r3, #6
 8001f80:	001a      	movs	r2, r3
 8001f82:	2301      	movs	r3, #1
 8001f84:	4013      	ands	r3, r2
 8001f86:	d10f      	bne.n	8001fa8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8001f88:	69bb      	ldr	r3, [r7, #24]
 8001f8a:	2201      	movs	r2, #1
 8001f8c:	4013      	ands	r3, r2
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8001f8e:	d00b      	beq.n	8001fa8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8001f90:	69fb      	ldr	r3, [r7, #28]
 8001f92:	099b      	lsrs	r3, r3, #6
 8001f94:	001a      	movs	r2, r3
 8001f96:	2301      	movs	r3, #1
 8001f98:	4013      	ands	r3, r2
 8001f9a:	d005      	beq.n	8001fa8 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fa0:	687a      	ldr	r2, [r7, #4]
 8001fa2:	0010      	movs	r0, r2
 8001fa4:	4798      	blx	r3
    return;
 8001fa6:	e0d5      	b.n	8002154 <HAL_SPI_IRQHandler+0x1f0>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8001fa8:	69bb      	ldr	r3, [r7, #24]
 8001faa:	085b      	lsrs	r3, r3, #1
 8001fac:	001a      	movs	r2, r3
 8001fae:	2301      	movs	r3, #1
 8001fb0:	4013      	ands	r3, r2
 8001fb2:	d00b      	beq.n	8001fcc <HAL_SPI_IRQHandler+0x68>
 8001fb4:	69fb      	ldr	r3, [r7, #28]
 8001fb6:	09db      	lsrs	r3, r3, #7
 8001fb8:	001a      	movs	r2, r3
 8001fba:	2301      	movs	r3, #1
 8001fbc:	4013      	ands	r3, r2
 8001fbe:	d005      	beq.n	8001fcc <HAL_SPI_IRQHandler+0x68>
  {
    hspi->TxISR(hspi);
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001fc4:	687a      	ldr	r2, [r7, #4]
 8001fc6:	0010      	movs	r0, r2
 8001fc8:	4798      	blx	r3
    return;
 8001fca:	e0c3      	b.n	8002154 <HAL_SPI_IRQHandler+0x1f0>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8001fcc:	69bb      	ldr	r3, [r7, #24]
 8001fce:	095b      	lsrs	r3, r3, #5
 8001fd0:	001a      	movs	r2, r3
 8001fd2:	2301      	movs	r3, #1
 8001fd4:	4013      	ands	r3, r2
 8001fd6:	d10c      	bne.n	8001ff2 <HAL_SPI_IRQHandler+0x8e>
 8001fd8:	69bb      	ldr	r3, [r7, #24]
 8001fda:	099b      	lsrs	r3, r3, #6
 8001fdc:	001a      	movs	r2, r3
 8001fde:	2301      	movs	r3, #1
 8001fe0:	4013      	ands	r3, r2
 8001fe2:	d106      	bne.n	8001ff2 <HAL_SPI_IRQHandler+0x8e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8001fe4:	69bb      	ldr	r3, [r7, #24]
 8001fe6:	0a1b      	lsrs	r3, r3, #8
 8001fe8:	001a      	movs	r2, r3
 8001fea:	2301      	movs	r3, #1
 8001fec:	4013      	ands	r3, r2
 8001fee:	d100      	bne.n	8001ff2 <HAL_SPI_IRQHandler+0x8e>
 8001ff0:	e0b0      	b.n	8002154 <HAL_SPI_IRQHandler+0x1f0>
 8001ff2:	69fb      	ldr	r3, [r7, #28]
 8001ff4:	095b      	lsrs	r3, r3, #5
 8001ff6:	001a      	movs	r2, r3
 8001ff8:	2301      	movs	r3, #1
 8001ffa:	4013      	ands	r3, r2
 8001ffc:	d100      	bne.n	8002000 <HAL_SPI_IRQHandler+0x9c>
 8001ffe:	e0a9      	b.n	8002154 <HAL_SPI_IRQHandler+0x1f0>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8002000:	69bb      	ldr	r3, [r7, #24]
 8002002:	099b      	lsrs	r3, r3, #6
 8002004:	001a      	movs	r2, r3
 8002006:	2301      	movs	r3, #1
 8002008:	4013      	ands	r3, r2
 800200a:	d023      	beq.n	8002054 <HAL_SPI_IRQHandler+0xf0>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	225d      	movs	r2, #93	@ 0x5d
 8002010:	5c9b      	ldrb	r3, [r3, r2]
 8002012:	b2db      	uxtb	r3, r3
 8002014:	2b03      	cmp	r3, #3
 8002016:	d011      	beq.n	800203c <HAL_SPI_IRQHandler+0xd8>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800201c:	2204      	movs	r2, #4
 800201e:	431a      	orrs	r2, r3
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002024:	2300      	movs	r3, #0
 8002026:	617b      	str	r3, [r7, #20]
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	68db      	ldr	r3, [r3, #12]
 800202e:	617b      	str	r3, [r7, #20]
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	689b      	ldr	r3, [r3, #8]
 8002036:	617b      	str	r3, [r7, #20]
 8002038:	697b      	ldr	r3, [r7, #20]
 800203a:	e00b      	b.n	8002054 <HAL_SPI_IRQHandler+0xf0>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800203c:	2300      	movs	r3, #0
 800203e:	613b      	str	r3, [r7, #16]
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	68db      	ldr	r3, [r3, #12]
 8002046:	613b      	str	r3, [r7, #16]
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	689b      	ldr	r3, [r3, #8]
 800204e:	613b      	str	r3, [r7, #16]
 8002050:	693b      	ldr	r3, [r7, #16]
        return;
 8002052:	e07f      	b.n	8002154 <HAL_SPI_IRQHandler+0x1f0>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8002054:	69bb      	ldr	r3, [r7, #24]
 8002056:	095b      	lsrs	r3, r3, #5
 8002058:	001a      	movs	r2, r3
 800205a:	2301      	movs	r3, #1
 800205c:	4013      	ands	r3, r2
 800205e:	d014      	beq.n	800208a <HAL_SPI_IRQHandler+0x126>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002064:	2201      	movs	r2, #1
 8002066:	431a      	orrs	r2, r3
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800206c:	2300      	movs	r3, #0
 800206e:	60fb      	str	r3, [r7, #12]
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	689b      	ldr	r3, [r3, #8]
 8002076:	60fb      	str	r3, [r7, #12]
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	681a      	ldr	r2, [r3, #0]
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	2140      	movs	r1, #64	@ 0x40
 8002084:	438a      	bics	r2, r1
 8002086:	601a      	str	r2, [r3, #0]
 8002088:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800208a:	69bb      	ldr	r3, [r7, #24]
 800208c:	0a1b      	lsrs	r3, r3, #8
 800208e:	001a      	movs	r2, r3
 8002090:	2301      	movs	r3, #1
 8002092:	4013      	ands	r3, r2
 8002094:	d00c      	beq.n	80020b0 <HAL_SPI_IRQHandler+0x14c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800209a:	2208      	movs	r2, #8
 800209c:	431a      	orrs	r2, r3
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80020a2:	2300      	movs	r3, #0
 80020a4:	60bb      	str	r3, [r7, #8]
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	689b      	ldr	r3, [r3, #8]
 80020ac:	60bb      	str	r3, [r7, #8]
 80020ae:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d04c      	beq.n	8002152 <HAL_SPI_IRQHandler+0x1ee>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	685a      	ldr	r2, [r3, #4]
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	21e0      	movs	r1, #224	@ 0xe0
 80020c4:	438a      	bics	r2, r1
 80020c6:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	225d      	movs	r2, #93	@ 0x5d
 80020cc:	2101      	movs	r1, #1
 80020ce:	5499      	strb	r1, [r3, r2]
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80020d0:	69fb      	ldr	r3, [r7, #28]
 80020d2:	2202      	movs	r2, #2
 80020d4:	4013      	ands	r3, r2
 80020d6:	d103      	bne.n	80020e0 <HAL_SPI_IRQHandler+0x17c>
 80020d8:	69fb      	ldr	r3, [r7, #28]
 80020da:	2201      	movs	r2, #1
 80020dc:	4013      	ands	r3, r2
 80020de:	d032      	beq.n	8002146 <HAL_SPI_IRQHandler+0x1e2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	685a      	ldr	r2, [r3, #4]
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	2103      	movs	r1, #3
 80020ec:	438a      	bics	r2, r1
 80020ee:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d010      	beq.n	800211a <HAL_SPI_IRQHandler+0x1b6>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020fc:	4a17      	ldr	r2, [pc, #92]	@ (800215c <HAL_SPI_IRQHandler+0x1f8>)
 80020fe:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002104:	0018      	movs	r0, r3
 8002106:	f7fe fdd4 	bl	8000cb2 <HAL_DMA_Abort_IT>
 800210a:	1e03      	subs	r3, r0, #0
 800210c:	d005      	beq.n	800211a <HAL_SPI_IRQHandler+0x1b6>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002112:	2240      	movs	r2, #64	@ 0x40
 8002114:	431a      	orrs	r2, r3
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800211e:	2b00      	cmp	r3, #0
 8002120:	d016      	beq.n	8002150 <HAL_SPI_IRQHandler+0x1ec>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002126:	4a0d      	ldr	r2, [pc, #52]	@ (800215c <HAL_SPI_IRQHandler+0x1f8>)
 8002128:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800212e:	0018      	movs	r0, r3
 8002130:	f7fe fdbf 	bl	8000cb2 <HAL_DMA_Abort_IT>
 8002134:	1e03      	subs	r3, r0, #0
 8002136:	d00b      	beq.n	8002150 <HAL_SPI_IRQHandler+0x1ec>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800213c:	2240      	movs	r2, #64	@ 0x40
 800213e:	431a      	orrs	r2, r3
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8002144:	e004      	b.n	8002150 <HAL_SPI_IRQHandler+0x1ec>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	0018      	movs	r0, r3
 800214a:	f000 f811 	bl	8002170 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800214e:	e000      	b.n	8002152 <HAL_SPI_IRQHandler+0x1ee>
        if (hspi->hdmatx != NULL)
 8002150:	46c0      	nop			@ (mov r8, r8)
    return;
 8002152:	46c0      	nop			@ (mov r8, r8)
  }
}
 8002154:	46bd      	mov	sp, r7
 8002156:	b008      	add	sp, #32
 8002158:	bd80      	pop	{r7, pc}
 800215a:	46c0      	nop			@ (mov r8, r8)
 800215c:	08002181 	.word	0x08002181

08002160 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b082      	sub	sp, #8
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8002168:	46c0      	nop			@ (mov r8, r8)
 800216a:	46bd      	mov	sp, r7
 800216c:	b002      	add	sp, #8
 800216e:	bd80      	pop	{r7, pc}

08002170 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b082      	sub	sp, #8
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8002178:	46c0      	nop			@ (mov r8, r8)
 800217a:	46bd      	mov	sp, r7
 800217c:	b002      	add	sp, #8
 800217e:	bd80      	pop	{r7, pc}

08002180 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b084      	sub	sp, #16
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800218c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	2246      	movs	r2, #70	@ 0x46
 8002192:	2100      	movs	r1, #0
 8002194:	5299      	strh	r1, [r3, r2]
  hspi->TxXferCount = 0U;
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	2200      	movs	r2, #0
 800219a:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	0018      	movs	r0, r3
 80021a0:	f7ff ffe6 	bl	8002170 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80021a4:	46c0      	nop			@ (mov r8, r8)
 80021a6:	46bd      	mov	sp, r7
 80021a8:	b004      	add	sp, #16
 80021aa:	bd80      	pop	{r7, pc}

080021ac <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b082      	sub	sp, #8
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
  /* Receive data in packing mode */
  if (hspi->RxXferCount > 1U)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	2246      	movs	r2, #70	@ 0x46
 80021b8:	5a9b      	ldrh	r3, [r3, r2]
 80021ba:	b29b      	uxth	r3, r3
 80021bc:	2b01      	cmp	r3, #1
 80021be:	d924      	bls.n	800220a <SPI_2linesRxISR_8BIT+0x5e>
  {
    *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	68da      	ldr	r2, [r3, #12]
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021ca:	b292      	uxth	r2, r2
 80021cc:	801a      	strh	r2, [r3, #0]
    hspi->pRxBuffPtr += sizeof(uint16_t);
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021d2:	1c9a      	adds	r2, r3, #2
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->RxXferCount -= 2U;
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	2246      	movs	r2, #70	@ 0x46
 80021dc:	5a9b      	ldrh	r3, [r3, r2]
 80021de:	b29b      	uxth	r3, r3
 80021e0:	3b02      	subs	r3, #2
 80021e2:	b299      	uxth	r1, r3
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	2246      	movs	r2, #70	@ 0x46
 80021e8:	5299      	strh	r1, [r3, r2]
    if (hspi->RxXferCount == 1U)
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	2246      	movs	r2, #70	@ 0x46
 80021ee:	5a9b      	ldrh	r3, [r3, r2]
 80021f0:	b29b      	uxth	r3, r3
 80021f2:	2b01      	cmp	r3, #1
 80021f4:	d120      	bne.n	8002238 <SPI_2linesRxISR_8BIT+0x8c>
    {
      /* Set RX Fifo threshold according the reception data length: 8bit */
      SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	685a      	ldr	r2, [r3, #4]
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	2180      	movs	r1, #128	@ 0x80
 8002202:	0149      	lsls	r1, r1, #5
 8002204:	430a      	orrs	r2, r1
 8002206:	605a      	str	r2, [r3, #4]
 8002208:	e016      	b.n	8002238 <SPI_2linesRxISR_8BIT+0x8c>
    }
  }
  /* Receive data in 8 Bit mode */
  else
  {
    *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	330c      	adds	r3, #12
 8002210:	001a      	movs	r2, r3
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002216:	7812      	ldrb	r2, [r2, #0]
 8002218:	b2d2      	uxtb	r2, r2
 800221a:	701a      	strb	r2, [r3, #0]
    hspi->pRxBuffPtr++;
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002220:	1c5a      	adds	r2, r3, #1
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->RxXferCount--;
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	2246      	movs	r2, #70	@ 0x46
 800222a:	5a9b      	ldrh	r3, [r3, r2]
 800222c:	b29b      	uxth	r3, r3
 800222e:	3b01      	subs	r3, #1
 8002230:	b299      	uxth	r1, r3
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	2246      	movs	r2, #70	@ 0x46
 8002236:	5299      	strh	r1, [r3, r2]
  }

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	2246      	movs	r2, #70	@ 0x46
 800223c:	5a9b      	ldrh	r3, [r3, r2]
 800223e:	b29b      	uxth	r3, r3
 8002240:	2b00      	cmp	r3, #0
 8002242:	d110      	bne.n	8002266 <SPI_2linesRxISR_8BIT+0xba>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	685a      	ldr	r2, [r3, #4]
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	2160      	movs	r1, #96	@ 0x60
 8002250:	438a      	bics	r2, r1
 8002252:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002258:	b29b      	uxth	r3, r3
 800225a:	2b00      	cmp	r3, #0
 800225c:	d103      	bne.n	8002266 <SPI_2linesRxISR_8BIT+0xba>
    {
      SPI_CloseRxTx_ISR(hspi);
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	0018      	movs	r0, r3
 8002262:	f000 fa29 	bl	80026b8 <SPI_CloseRxTx_ISR>
    }
  }
}
 8002266:	46c0      	nop			@ (mov r8, r8)
 8002268:	46bd      	mov	sp, r7
 800226a:	b002      	add	sp, #8
 800226c:	bd80      	pop	{r7, pc}

0800226e <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800226e:	b580      	push	{r7, lr}
 8002270:	b082      	sub	sp, #8
 8002272:	af00      	add	r7, sp, #0
 8002274:	6078      	str	r0, [r7, #4]
  /* Transmit data in packing Bit mode */
  if (hspi->TxXferCount >= 2U)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800227a:	b29b      	uxth	r3, r3
 800227c:	2b01      	cmp	r3, #1
 800227e:	d912      	bls.n	80022a6 <SPI_2linesTxISR_8BIT+0x38>
  {
    hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002284:	881a      	ldrh	r2, [r3, #0]
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	60da      	str	r2, [r3, #12]
    hspi->pTxBuffPtr += sizeof(uint16_t);
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002290:	1c9a      	adds	r2, r3, #2
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	639a      	str	r2, [r3, #56]	@ 0x38
    hspi->TxXferCount -= 2U;
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800229a:	b29b      	uxth	r3, r3
 800229c:	3b02      	subs	r3, #2
 800229e:	b29a      	uxth	r2, r3
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80022a4:	e012      	b.n	80022cc <SPI_2linesTxISR_8BIT+0x5e>
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	330c      	adds	r3, #12
 80022b0:	7812      	ldrb	r2, [r2, #0]
 80022b2:	701a      	strb	r2, [r3, #0]
    hspi->pTxBuffPtr++;
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80022b8:	1c5a      	adds	r2, r3, #1
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	639a      	str	r2, [r3, #56]	@ 0x38
    hspi->TxXferCount--;
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80022c2:	b29b      	uxth	r3, r3
 80022c4:	3b01      	subs	r3, #1
 80022c6:	b29a      	uxth	r2, r3
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	87da      	strh	r2, [r3, #62]	@ 0x3e
  }

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80022d0:	b29b      	uxth	r3, r3
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d111      	bne.n	80022fa <SPI_2linesTxISR_8BIT+0x8c>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	685a      	ldr	r2, [r3, #4]
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	2180      	movs	r1, #128	@ 0x80
 80022e2:	438a      	bics	r2, r1
 80022e4:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	2246      	movs	r2, #70	@ 0x46
 80022ea:	5a9b      	ldrh	r3, [r3, r2]
 80022ec:	b29b      	uxth	r3, r3
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d103      	bne.n	80022fa <SPI_2linesTxISR_8BIT+0x8c>
    {
      SPI_CloseRxTx_ISR(hspi);
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	0018      	movs	r0, r3
 80022f6:	f000 f9df 	bl	80026b8 <SPI_CloseRxTx_ISR>
    }
  }
}
 80022fa:	46c0      	nop			@ (mov r8, r8)
 80022fc:	46bd      	mov	sp, r7
 80022fe:	b002      	add	sp, #8
 8002300:	bd80      	pop	{r7, pc}

08002302 <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8002302:	b580      	push	{r7, lr}
 8002304:	b082      	sub	sp, #8
 8002306:	af00      	add	r7, sp, #0
 8002308:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	68da      	ldr	r2, [r3, #12]
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002314:	b292      	uxth	r2, r2
 8002316:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800231c:	1c9a      	adds	r2, r3, #2
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount--;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	2246      	movs	r2, #70	@ 0x46
 8002326:	5a9b      	ldrh	r3, [r3, r2]
 8002328:	b29b      	uxth	r3, r3
 800232a:	3b01      	subs	r3, #1
 800232c:	b299      	uxth	r1, r3
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	2246      	movs	r2, #70	@ 0x46
 8002332:	5299      	strh	r1, [r3, r2]

  if (hspi->RxXferCount == 0U)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	2246      	movs	r2, #70	@ 0x46
 8002338:	5a9b      	ldrh	r3, [r3, r2]
 800233a:	b29b      	uxth	r3, r3
 800233c:	2b00      	cmp	r3, #0
 800233e:	d110      	bne.n	8002362 <SPI_2linesRxISR_16BIT+0x60>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	685a      	ldr	r2, [r3, #4]
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	2140      	movs	r1, #64	@ 0x40
 800234c:	438a      	bics	r2, r1
 800234e:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002354:	b29b      	uxth	r3, r3
 8002356:	2b00      	cmp	r3, #0
 8002358:	d103      	bne.n	8002362 <SPI_2linesRxISR_16BIT+0x60>
    {
      SPI_CloseRxTx_ISR(hspi);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	0018      	movs	r0, r3
 800235e:	f000 f9ab 	bl	80026b8 <SPI_CloseRxTx_ISR>
    }
  }
}
 8002362:	46c0      	nop			@ (mov r8, r8)
 8002364:	46bd      	mov	sp, r7
 8002366:	b002      	add	sp, #8
 8002368:	bd80      	pop	{r7, pc}

0800236a <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800236a:	b580      	push	{r7, lr}
 800236c:	b082      	sub	sp, #8
 800236e:	af00      	add	r7, sp, #0
 8002370:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002376:	881a      	ldrh	r2, [r3, #0]
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002382:	1c9a      	adds	r2, r3, #2
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount--;
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800238c:	b29b      	uxth	r3, r3
 800238e:	3b01      	subs	r3, #1
 8002390:	b29a      	uxth	r2, r3
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800239a:	b29b      	uxth	r3, r3
 800239c:	2b00      	cmp	r3, #0
 800239e:	d111      	bne.n	80023c4 <SPI_2linesTxISR_16BIT+0x5a>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	685a      	ldr	r2, [r3, #4]
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	2180      	movs	r1, #128	@ 0x80
 80023ac:	438a      	bics	r2, r1
 80023ae:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	2246      	movs	r2, #70	@ 0x46
 80023b4:	5a9b      	ldrh	r3, [r3, r2]
 80023b6:	b29b      	uxth	r3, r3
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d103      	bne.n	80023c4 <SPI_2linesTxISR_16BIT+0x5a>
    {
      SPI_CloseRxTx_ISR(hspi);
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	0018      	movs	r0, r3
 80023c0:	f000 f97a 	bl	80026b8 <SPI_CloseRxTx_ISR>
    }
  }
}
 80023c4:	46c0      	nop			@ (mov r8, r8)
 80023c6:	46bd      	mov	sp, r7
 80023c8:	b002      	add	sp, #8
 80023ca:	bd80      	pop	{r7, pc}

080023cc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b088      	sub	sp, #32
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	60f8      	str	r0, [r7, #12]
 80023d4:	60b9      	str	r1, [r7, #8]
 80023d6:	603b      	str	r3, [r7, #0]
 80023d8:	1dfb      	adds	r3, r7, #7
 80023da:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80023dc:	f7fe fb7a 	bl	8000ad4 <HAL_GetTick>
 80023e0:	0002      	movs	r2, r0
 80023e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023e4:	1a9b      	subs	r3, r3, r2
 80023e6:	683a      	ldr	r2, [r7, #0]
 80023e8:	18d3      	adds	r3, r2, r3
 80023ea:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80023ec:	f7fe fb72 	bl	8000ad4 <HAL_GetTick>
 80023f0:	0003      	movs	r3, r0
 80023f2:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80023f4:	4b3a      	ldr	r3, [pc, #232]	@ (80024e0 <SPI_WaitFlagStateUntilTimeout+0x114>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	015b      	lsls	r3, r3, #5
 80023fa:	0d1b      	lsrs	r3, r3, #20
 80023fc:	69fa      	ldr	r2, [r7, #28]
 80023fe:	4353      	muls	r3, r2
 8002400:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002402:	e058      	b.n	80024b6 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002404:	683b      	ldr	r3, [r7, #0]
 8002406:	3301      	adds	r3, #1
 8002408:	d055      	beq.n	80024b6 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800240a:	f7fe fb63 	bl	8000ad4 <HAL_GetTick>
 800240e:	0002      	movs	r2, r0
 8002410:	69bb      	ldr	r3, [r7, #24]
 8002412:	1ad3      	subs	r3, r2, r3
 8002414:	69fa      	ldr	r2, [r7, #28]
 8002416:	429a      	cmp	r2, r3
 8002418:	d902      	bls.n	8002420 <SPI_WaitFlagStateUntilTimeout+0x54>
 800241a:	69fb      	ldr	r3, [r7, #28]
 800241c:	2b00      	cmp	r3, #0
 800241e:	d142      	bne.n	80024a6 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	685a      	ldr	r2, [r3, #4]
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	21e0      	movs	r1, #224	@ 0xe0
 800242c:	438a      	bics	r2, r1
 800242e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	685a      	ldr	r2, [r3, #4]
 8002434:	2382      	movs	r3, #130	@ 0x82
 8002436:	005b      	lsls	r3, r3, #1
 8002438:	429a      	cmp	r2, r3
 800243a:	d113      	bne.n	8002464 <SPI_WaitFlagStateUntilTimeout+0x98>
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	689a      	ldr	r2, [r3, #8]
 8002440:	2380      	movs	r3, #128	@ 0x80
 8002442:	021b      	lsls	r3, r3, #8
 8002444:	429a      	cmp	r2, r3
 8002446:	d005      	beq.n	8002454 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	689a      	ldr	r2, [r3, #8]
 800244c:	2380      	movs	r3, #128	@ 0x80
 800244e:	00db      	lsls	r3, r3, #3
 8002450:	429a      	cmp	r2, r3
 8002452:	d107      	bne.n	8002464 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	681a      	ldr	r2, [r3, #0]
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	2140      	movs	r1, #64	@ 0x40
 8002460:	438a      	bics	r2, r1
 8002462:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002468:	2380      	movs	r3, #128	@ 0x80
 800246a:	019b      	lsls	r3, r3, #6
 800246c:	429a      	cmp	r2, r3
 800246e:	d110      	bne.n	8002492 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	681a      	ldr	r2, [r3, #0]
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	491a      	ldr	r1, [pc, #104]	@ (80024e4 <SPI_WaitFlagStateUntilTimeout+0x118>)
 800247c:	400a      	ands	r2, r1
 800247e:	601a      	str	r2, [r3, #0]
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	681a      	ldr	r2, [r3, #0]
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	2180      	movs	r1, #128	@ 0x80
 800248c:	0189      	lsls	r1, r1, #6
 800248e:	430a      	orrs	r2, r1
 8002490:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	225d      	movs	r2, #93	@ 0x5d
 8002496:	2101      	movs	r1, #1
 8002498:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	225c      	movs	r2, #92	@ 0x5c
 800249e:	2100      	movs	r1, #0
 80024a0:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80024a2:	2303      	movs	r3, #3
 80024a4:	e017      	b.n	80024d6 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80024a6:	697b      	ldr	r3, [r7, #20]
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d101      	bne.n	80024b0 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 80024ac:	2300      	movs	r3, #0
 80024ae:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80024b0:	697b      	ldr	r3, [r7, #20]
 80024b2:	3b01      	subs	r3, #1
 80024b4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	689b      	ldr	r3, [r3, #8]
 80024bc:	68ba      	ldr	r2, [r7, #8]
 80024be:	4013      	ands	r3, r2
 80024c0:	68ba      	ldr	r2, [r7, #8]
 80024c2:	1ad3      	subs	r3, r2, r3
 80024c4:	425a      	negs	r2, r3
 80024c6:	4153      	adcs	r3, r2
 80024c8:	b2db      	uxtb	r3, r3
 80024ca:	001a      	movs	r2, r3
 80024cc:	1dfb      	adds	r3, r7, #7
 80024ce:	781b      	ldrb	r3, [r3, #0]
 80024d0:	429a      	cmp	r2, r3
 80024d2:	d197      	bne.n	8002404 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80024d4:	2300      	movs	r3, #0
}
 80024d6:	0018      	movs	r0, r3
 80024d8:	46bd      	mov	sp, r7
 80024da:	b008      	add	sp, #32
 80024dc:	bd80      	pop	{r7, pc}
 80024de:	46c0      	nop			@ (mov r8, r8)
 80024e0:	20000000 	.word	0x20000000
 80024e4:	ffffdfff 	.word	0xffffdfff

080024e8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b08a      	sub	sp, #40	@ 0x28
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	60f8      	str	r0, [r7, #12]
 80024f0:	60b9      	str	r1, [r7, #8]
 80024f2:	607a      	str	r2, [r7, #4]
 80024f4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80024f6:	2317      	movs	r3, #23
 80024f8:	18fb      	adds	r3, r7, r3
 80024fa:	2200      	movs	r2, #0
 80024fc:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80024fe:	f7fe fae9 	bl	8000ad4 <HAL_GetTick>
 8002502:	0002      	movs	r2, r0
 8002504:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002506:	1a9b      	subs	r3, r3, r2
 8002508:	683a      	ldr	r2, [r7, #0]
 800250a:	18d3      	adds	r3, r2, r3
 800250c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800250e:	f7fe fae1 	bl	8000ad4 <HAL_GetTick>
 8002512:	0003      	movs	r3, r0
 8002514:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	330c      	adds	r3, #12
 800251c:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800251e:	4b41      	ldr	r3, [pc, #260]	@ (8002624 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8002520:	681a      	ldr	r2, [r3, #0]
 8002522:	0013      	movs	r3, r2
 8002524:	009b      	lsls	r3, r3, #2
 8002526:	189b      	adds	r3, r3, r2
 8002528:	00da      	lsls	r2, r3, #3
 800252a:	1ad3      	subs	r3, r2, r3
 800252c:	0d1b      	lsrs	r3, r3, #20
 800252e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002530:	4353      	muls	r3, r2
 8002532:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8002534:	e068      	b.n	8002608 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8002536:	68ba      	ldr	r2, [r7, #8]
 8002538:	23c0      	movs	r3, #192	@ 0xc0
 800253a:	00db      	lsls	r3, r3, #3
 800253c:	429a      	cmp	r2, r3
 800253e:	d10a      	bne.n	8002556 <SPI_WaitFifoStateUntilTimeout+0x6e>
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	2b00      	cmp	r3, #0
 8002544:	d107      	bne.n	8002556 <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8002546:	69fb      	ldr	r3, [r7, #28]
 8002548:	781b      	ldrb	r3, [r3, #0]
 800254a:	b2da      	uxtb	r2, r3
 800254c:	2117      	movs	r1, #23
 800254e:	187b      	adds	r3, r7, r1
 8002550:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8002552:	187b      	adds	r3, r7, r1
 8002554:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	3301      	adds	r3, #1
 800255a:	d055      	beq.n	8002608 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800255c:	f7fe faba 	bl	8000ad4 <HAL_GetTick>
 8002560:	0002      	movs	r2, r0
 8002562:	6a3b      	ldr	r3, [r7, #32]
 8002564:	1ad3      	subs	r3, r2, r3
 8002566:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002568:	429a      	cmp	r2, r3
 800256a:	d902      	bls.n	8002572 <SPI_WaitFifoStateUntilTimeout+0x8a>
 800256c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800256e:	2b00      	cmp	r3, #0
 8002570:	d142      	bne.n	80025f8 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	685a      	ldr	r2, [r3, #4]
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	21e0      	movs	r1, #224	@ 0xe0
 800257e:	438a      	bics	r2, r1
 8002580:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	685a      	ldr	r2, [r3, #4]
 8002586:	2382      	movs	r3, #130	@ 0x82
 8002588:	005b      	lsls	r3, r3, #1
 800258a:	429a      	cmp	r2, r3
 800258c:	d113      	bne.n	80025b6 <SPI_WaitFifoStateUntilTimeout+0xce>
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	689a      	ldr	r2, [r3, #8]
 8002592:	2380      	movs	r3, #128	@ 0x80
 8002594:	021b      	lsls	r3, r3, #8
 8002596:	429a      	cmp	r2, r3
 8002598:	d005      	beq.n	80025a6 <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	689a      	ldr	r2, [r3, #8]
 800259e:	2380      	movs	r3, #128	@ 0x80
 80025a0:	00db      	lsls	r3, r3, #3
 80025a2:	429a      	cmp	r2, r3
 80025a4:	d107      	bne.n	80025b6 <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	681a      	ldr	r2, [r3, #0]
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	2140      	movs	r1, #64	@ 0x40
 80025b2:	438a      	bics	r2, r1
 80025b4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80025ba:	2380      	movs	r3, #128	@ 0x80
 80025bc:	019b      	lsls	r3, r3, #6
 80025be:	429a      	cmp	r2, r3
 80025c0:	d110      	bne.n	80025e4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	681a      	ldr	r2, [r3, #0]
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	4916      	ldr	r1, [pc, #88]	@ (8002628 <SPI_WaitFifoStateUntilTimeout+0x140>)
 80025ce:	400a      	ands	r2, r1
 80025d0:	601a      	str	r2, [r3, #0]
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	681a      	ldr	r2, [r3, #0]
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	2180      	movs	r1, #128	@ 0x80
 80025de:	0189      	lsls	r1, r1, #6
 80025e0:	430a      	orrs	r2, r1
 80025e2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	225d      	movs	r2, #93	@ 0x5d
 80025e8:	2101      	movs	r1, #1
 80025ea:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	225c      	movs	r2, #92	@ 0x5c
 80025f0:	2100      	movs	r1, #0
 80025f2:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80025f4:	2303      	movs	r3, #3
 80025f6:	e010      	b.n	800261a <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80025f8:	69bb      	ldr	r3, [r7, #24]
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d101      	bne.n	8002602 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 80025fe:	2300      	movs	r3, #0
 8002600:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8002602:	69bb      	ldr	r3, [r7, #24]
 8002604:	3b01      	subs	r3, #1
 8002606:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	689b      	ldr	r3, [r3, #8]
 800260e:	68ba      	ldr	r2, [r7, #8]
 8002610:	4013      	ands	r3, r2
 8002612:	687a      	ldr	r2, [r7, #4]
 8002614:	429a      	cmp	r2, r3
 8002616:	d18e      	bne.n	8002536 <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8002618:	2300      	movs	r3, #0
}
 800261a:	0018      	movs	r0, r3
 800261c:	46bd      	mov	sp, r7
 800261e:	b00a      	add	sp, #40	@ 0x28
 8002620:	bd80      	pop	{r7, pc}
 8002622:	46c0      	nop			@ (mov r8, r8)
 8002624:	20000000 	.word	0x20000000
 8002628:	ffffdfff 	.word	0xffffdfff

0800262c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b086      	sub	sp, #24
 8002630:	af02      	add	r7, sp, #8
 8002632:	60f8      	str	r0, [r7, #12]
 8002634:	60b9      	str	r1, [r7, #8]
 8002636:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002638:	68ba      	ldr	r2, [r7, #8]
 800263a:	23c0      	movs	r3, #192	@ 0xc0
 800263c:	0159      	lsls	r1, r3, #5
 800263e:	68f8      	ldr	r0, [r7, #12]
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	9300      	str	r3, [sp, #0]
 8002644:	0013      	movs	r3, r2
 8002646:	2200      	movs	r2, #0
 8002648:	f7ff ff4e 	bl	80024e8 <SPI_WaitFifoStateUntilTimeout>
 800264c:	1e03      	subs	r3, r0, #0
 800264e:	d007      	beq.n	8002660 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002654:	2220      	movs	r2, #32
 8002656:	431a      	orrs	r2, r3
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800265c:	2303      	movs	r3, #3
 800265e:	e027      	b.n	80026b0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002660:	68ba      	ldr	r2, [r7, #8]
 8002662:	68f8      	ldr	r0, [r7, #12]
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	9300      	str	r3, [sp, #0]
 8002668:	0013      	movs	r3, r2
 800266a:	2200      	movs	r2, #0
 800266c:	2180      	movs	r1, #128	@ 0x80
 800266e:	f7ff fead 	bl	80023cc <SPI_WaitFlagStateUntilTimeout>
 8002672:	1e03      	subs	r3, r0, #0
 8002674:	d007      	beq.n	8002686 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800267a:	2220      	movs	r2, #32
 800267c:	431a      	orrs	r2, r3
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8002682:	2303      	movs	r3, #3
 8002684:	e014      	b.n	80026b0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002686:	68ba      	ldr	r2, [r7, #8]
 8002688:	23c0      	movs	r3, #192	@ 0xc0
 800268a:	00d9      	lsls	r1, r3, #3
 800268c:	68f8      	ldr	r0, [r7, #12]
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	9300      	str	r3, [sp, #0]
 8002692:	0013      	movs	r3, r2
 8002694:	2200      	movs	r2, #0
 8002696:	f7ff ff27 	bl	80024e8 <SPI_WaitFifoStateUntilTimeout>
 800269a:	1e03      	subs	r3, r0, #0
 800269c:	d007      	beq.n	80026ae <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80026a2:	2220      	movs	r2, #32
 80026a4:	431a      	orrs	r2, r3
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80026aa:	2303      	movs	r3, #3
 80026ac:	e000      	b.n	80026b0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80026ae:	2300      	movs	r3, #0
}
 80026b0:	0018      	movs	r0, r3
 80026b2:	46bd      	mov	sp, r7
 80026b4:	b004      	add	sp, #16
 80026b6:	bd80      	pop	{r7, pc}

080026b8 <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b084      	sub	sp, #16
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80026c0:	f7fe fa08 	bl	8000ad4 <HAL_GetTick>
 80026c4:	0003      	movs	r3, r0
 80026c6:	60fb      	str	r3, [r7, #12]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	685a      	ldr	r2, [r3, #4]
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	2120      	movs	r1, #32
 80026d4:	438a      	bics	r2, r1
 80026d6:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80026d8:	68fa      	ldr	r2, [r7, #12]
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	2164      	movs	r1, #100	@ 0x64
 80026de:	0018      	movs	r0, r3
 80026e0:	f7ff ffa4 	bl	800262c <SPI_EndRxTxTransaction>
 80026e4:	1e03      	subs	r3, r0, #0
 80026e6:	d005      	beq.n	80026f4 <SPI_CloseRxTx_ISR+0x3c>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80026ec:	2220      	movs	r2, #32
 80026ee:	431a      	orrs	r2, r3
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	661a      	str	r2, [r3, #96]	@ 0x60
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d117      	bne.n	800272c <SPI_CloseRxTx_ISR+0x74>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	225d      	movs	r2, #93	@ 0x5d
 8002700:	5c9b      	ldrb	r3, [r3, r2]
 8002702:	b2db      	uxtb	r3, r3
 8002704:	2b04      	cmp	r3, #4
 8002706:	d108      	bne.n	800271a <SPI_CloseRxTx_ISR+0x62>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	225d      	movs	r2, #93	@ 0x5d
 800270c:	2101      	movs	r1, #1
 800270e:	5499      	strb	r1, [r3, r2]
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	0018      	movs	r0, r3
 8002714:	f7ff fd24 	bl	8002160 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8002718:	e010      	b.n	800273c <SPI_CloseRxTx_ISR+0x84>
        hspi->State = HAL_SPI_STATE_READY;
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	225d      	movs	r2, #93	@ 0x5d
 800271e:	2101      	movs	r1, #1
 8002720:	5499      	strb	r1, [r3, r2]
        HAL_SPI_TxRxCpltCallback(hspi);
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	0018      	movs	r0, r3
 8002726:	f7fd ff19 	bl	800055c <HAL_SPI_TxRxCpltCallback>
}
 800272a:	e007      	b.n	800273c <SPI_CloseRxTx_ISR+0x84>
      hspi->State = HAL_SPI_STATE_READY;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	225d      	movs	r2, #93	@ 0x5d
 8002730:	2101      	movs	r1, #1
 8002732:	5499      	strb	r1, [r3, r2]
      HAL_SPI_ErrorCallback(hspi);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	0018      	movs	r0, r3
 8002738:	f7ff fd1a 	bl	8002170 <HAL_SPI_ErrorCallback>
}
 800273c:	46c0      	nop			@ (mov r8, r8)
 800273e:	46bd      	mov	sp, r7
 8002740:	b004      	add	sp, #16
 8002742:	bd80      	pop	{r7, pc}

08002744 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b082      	sub	sp, #8
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	2b00      	cmp	r3, #0
 8002750:	d101      	bne.n	8002756 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002752:	2301      	movs	r3, #1
 8002754:	e042      	b.n	80027dc <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	223d      	movs	r2, #61	@ 0x3d
 800275a:	5c9b      	ldrb	r3, [r3, r2]
 800275c:	b2db      	uxtb	r3, r3
 800275e:	2b00      	cmp	r3, #0
 8002760:	d107      	bne.n	8002772 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	223c      	movs	r2, #60	@ 0x3c
 8002766:	2100      	movs	r1, #0
 8002768:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	0018      	movs	r0, r3
 800276e:	f000 f839 	bl	80027e4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	223d      	movs	r2, #61	@ 0x3d
 8002776:	2102      	movs	r1, #2
 8002778:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681a      	ldr	r2, [r3, #0]
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	3304      	adds	r3, #4
 8002782:	0019      	movs	r1, r3
 8002784:	0010      	movs	r0, r2
 8002786:	f000 f995 	bl	8002ab4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	2246      	movs	r2, #70	@ 0x46
 800278e:	2101      	movs	r1, #1
 8002790:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	223e      	movs	r2, #62	@ 0x3e
 8002796:	2101      	movs	r1, #1
 8002798:	5499      	strb	r1, [r3, r2]
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	223f      	movs	r2, #63	@ 0x3f
 800279e:	2101      	movs	r1, #1
 80027a0:	5499      	strb	r1, [r3, r2]
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	2240      	movs	r2, #64	@ 0x40
 80027a6:	2101      	movs	r1, #1
 80027a8:	5499      	strb	r1, [r3, r2]
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	2241      	movs	r2, #65	@ 0x41
 80027ae:	2101      	movs	r1, #1
 80027b0:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	2242      	movs	r2, #66	@ 0x42
 80027b6:	2101      	movs	r1, #1
 80027b8:	5499      	strb	r1, [r3, r2]
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2243      	movs	r2, #67	@ 0x43
 80027be:	2101      	movs	r1, #1
 80027c0:	5499      	strb	r1, [r3, r2]
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	2244      	movs	r2, #68	@ 0x44
 80027c6:	2101      	movs	r1, #1
 80027c8:	5499      	strb	r1, [r3, r2]
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	2245      	movs	r2, #69	@ 0x45
 80027ce:	2101      	movs	r1, #1
 80027d0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	223d      	movs	r2, #61	@ 0x3d
 80027d6:	2101      	movs	r1, #1
 80027d8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80027da:	2300      	movs	r3, #0
}
 80027dc:	0018      	movs	r0, r3
 80027de:	46bd      	mov	sp, r7
 80027e0:	b002      	add	sp, #8
 80027e2:	bd80      	pop	{r7, pc}

080027e4 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80027e4:	b580      	push	{r7, lr}
 80027e6:	b082      	sub	sp, #8
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80027ec:	46c0      	nop			@ (mov r8, r8)
 80027ee:	46bd      	mov	sp, r7
 80027f0:	b002      	add	sp, #8
 80027f2:	bd80      	pop	{r7, pc}

080027f4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b084      	sub	sp, #16
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	223d      	movs	r2, #61	@ 0x3d
 8002800:	5c9b      	ldrb	r3, [r3, r2]
 8002802:	b2db      	uxtb	r3, r3
 8002804:	2b01      	cmp	r3, #1
 8002806:	d001      	beq.n	800280c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002808:	2301      	movs	r3, #1
 800280a:	e03b      	b.n	8002884 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	223d      	movs	r2, #61	@ 0x3d
 8002810:	2102      	movs	r1, #2
 8002812:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	68da      	ldr	r2, [r3, #12]
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	2101      	movs	r1, #1
 8002820:	430a      	orrs	r2, r1
 8002822:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	4a18      	ldr	r2, [pc, #96]	@ (800288c <HAL_TIM_Base_Start_IT+0x98>)
 800282a:	4293      	cmp	r3, r2
 800282c:	d00f      	beq.n	800284e <HAL_TIM_Base_Start_IT+0x5a>
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681a      	ldr	r2, [r3, #0]
 8002832:	2380      	movs	r3, #128	@ 0x80
 8002834:	05db      	lsls	r3, r3, #23
 8002836:	429a      	cmp	r2, r3
 8002838:	d009      	beq.n	800284e <HAL_TIM_Base_Start_IT+0x5a>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	4a14      	ldr	r2, [pc, #80]	@ (8002890 <HAL_TIM_Base_Start_IT+0x9c>)
 8002840:	4293      	cmp	r3, r2
 8002842:	d004      	beq.n	800284e <HAL_TIM_Base_Start_IT+0x5a>
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	4a12      	ldr	r2, [pc, #72]	@ (8002894 <HAL_TIM_Base_Start_IT+0xa0>)
 800284a:	4293      	cmp	r3, r2
 800284c:	d111      	bne.n	8002872 <HAL_TIM_Base_Start_IT+0x7e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	689b      	ldr	r3, [r3, #8]
 8002854:	2207      	movs	r2, #7
 8002856:	4013      	ands	r3, r2
 8002858:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	2b06      	cmp	r3, #6
 800285e:	d010      	beq.n	8002882 <HAL_TIM_Base_Start_IT+0x8e>
    {
      __HAL_TIM_ENABLE(htim);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	681a      	ldr	r2, [r3, #0]
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	2101      	movs	r1, #1
 800286c:	430a      	orrs	r2, r1
 800286e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002870:	e007      	b.n	8002882 <HAL_TIM_Base_Start_IT+0x8e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	681a      	ldr	r2, [r3, #0]
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	2101      	movs	r1, #1
 800287e:	430a      	orrs	r2, r1
 8002880:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002882:	2300      	movs	r3, #0
}
 8002884:	0018      	movs	r0, r3
 8002886:	46bd      	mov	sp, r7
 8002888:	b004      	add	sp, #16
 800288a:	bd80      	pop	{r7, pc}
 800288c:	40012c00 	.word	0x40012c00
 8002890:	40000400 	.word	0x40000400
 8002894:	40014000 	.word	0x40014000

08002898 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b084      	sub	sp, #16
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	68db      	ldr	r3, [r3, #12]
 80028a6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	691b      	ldr	r3, [r3, #16]
 80028ae:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80028b0:	68bb      	ldr	r3, [r7, #8]
 80028b2:	2202      	movs	r2, #2
 80028b4:	4013      	ands	r3, r2
 80028b6:	d021      	beq.n	80028fc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	2202      	movs	r2, #2
 80028bc:	4013      	ands	r3, r2
 80028be:	d01d      	beq.n	80028fc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	2203      	movs	r2, #3
 80028c6:	4252      	negs	r2, r2
 80028c8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	2201      	movs	r2, #1
 80028ce:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	699b      	ldr	r3, [r3, #24]
 80028d6:	2203      	movs	r2, #3
 80028d8:	4013      	ands	r3, r2
 80028da:	d004      	beq.n	80028e6 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	0018      	movs	r0, r3
 80028e0:	f000 f8d0 	bl	8002a84 <HAL_TIM_IC_CaptureCallback>
 80028e4:	e007      	b.n	80028f6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	0018      	movs	r0, r3
 80028ea:	f000 f8c3 	bl	8002a74 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	0018      	movs	r0, r3
 80028f2:	f000 f8cf 	bl	8002a94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	2200      	movs	r2, #0
 80028fa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80028fc:	68bb      	ldr	r3, [r7, #8]
 80028fe:	2204      	movs	r2, #4
 8002900:	4013      	ands	r3, r2
 8002902:	d022      	beq.n	800294a <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	2204      	movs	r2, #4
 8002908:	4013      	ands	r3, r2
 800290a:	d01e      	beq.n	800294a <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	2205      	movs	r2, #5
 8002912:	4252      	negs	r2, r2
 8002914:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	2202      	movs	r2, #2
 800291a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	699a      	ldr	r2, [r3, #24]
 8002922:	23c0      	movs	r3, #192	@ 0xc0
 8002924:	009b      	lsls	r3, r3, #2
 8002926:	4013      	ands	r3, r2
 8002928:	d004      	beq.n	8002934 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	0018      	movs	r0, r3
 800292e:	f000 f8a9 	bl	8002a84 <HAL_TIM_IC_CaptureCallback>
 8002932:	e007      	b.n	8002944 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	0018      	movs	r0, r3
 8002938:	f000 f89c 	bl	8002a74 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	0018      	movs	r0, r3
 8002940:	f000 f8a8 	bl	8002a94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	2200      	movs	r2, #0
 8002948:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800294a:	68bb      	ldr	r3, [r7, #8]
 800294c:	2208      	movs	r2, #8
 800294e:	4013      	ands	r3, r2
 8002950:	d021      	beq.n	8002996 <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	2208      	movs	r2, #8
 8002956:	4013      	ands	r3, r2
 8002958:	d01d      	beq.n	8002996 <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	2209      	movs	r2, #9
 8002960:	4252      	negs	r2, r2
 8002962:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2204      	movs	r2, #4
 8002968:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	69db      	ldr	r3, [r3, #28]
 8002970:	2203      	movs	r2, #3
 8002972:	4013      	ands	r3, r2
 8002974:	d004      	beq.n	8002980 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	0018      	movs	r0, r3
 800297a:	f000 f883 	bl	8002a84 <HAL_TIM_IC_CaptureCallback>
 800297e:	e007      	b.n	8002990 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	0018      	movs	r0, r3
 8002984:	f000 f876 	bl	8002a74 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	0018      	movs	r0, r3
 800298c:	f000 f882 	bl	8002a94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	2200      	movs	r2, #0
 8002994:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002996:	68bb      	ldr	r3, [r7, #8]
 8002998:	2210      	movs	r2, #16
 800299a:	4013      	ands	r3, r2
 800299c:	d022      	beq.n	80029e4 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	2210      	movs	r2, #16
 80029a2:	4013      	ands	r3, r2
 80029a4:	d01e      	beq.n	80029e4 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	2211      	movs	r2, #17
 80029ac:	4252      	negs	r2, r2
 80029ae:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	2208      	movs	r2, #8
 80029b4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	69da      	ldr	r2, [r3, #28]
 80029bc:	23c0      	movs	r3, #192	@ 0xc0
 80029be:	009b      	lsls	r3, r3, #2
 80029c0:	4013      	ands	r3, r2
 80029c2:	d004      	beq.n	80029ce <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	0018      	movs	r0, r3
 80029c8:	f000 f85c 	bl	8002a84 <HAL_TIM_IC_CaptureCallback>
 80029cc:	e007      	b.n	80029de <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	0018      	movs	r0, r3
 80029d2:	f000 f84f 	bl	8002a74 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	0018      	movs	r0, r3
 80029da:	f000 f85b 	bl	8002a94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	2200      	movs	r2, #0
 80029e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80029e4:	68bb      	ldr	r3, [r7, #8]
 80029e6:	2201      	movs	r2, #1
 80029e8:	4013      	ands	r3, r2
 80029ea:	d00c      	beq.n	8002a06 <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	2201      	movs	r2, #1
 80029f0:	4013      	ands	r3, r2
 80029f2:	d008      	beq.n	8002a06 <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	2202      	movs	r2, #2
 80029fa:	4252      	negs	r2, r2
 80029fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	0018      	movs	r0, r3
 8002a02:	f7fd fe77 	bl	80006f4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002a06:	68bb      	ldr	r3, [r7, #8]
 8002a08:	2280      	movs	r2, #128	@ 0x80
 8002a0a:	4013      	ands	r3, r2
 8002a0c:	d00c      	beq.n	8002a28 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	2280      	movs	r2, #128	@ 0x80
 8002a12:	4013      	ands	r3, r2
 8002a14:	d008      	beq.n	8002a28 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	2281      	movs	r2, #129	@ 0x81
 8002a1c:	4252      	negs	r2, r2
 8002a1e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	0018      	movs	r0, r3
 8002a24:	f000 f8dc 	bl	8002be0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002a28:	68bb      	ldr	r3, [r7, #8]
 8002a2a:	2240      	movs	r2, #64	@ 0x40
 8002a2c:	4013      	ands	r3, r2
 8002a2e:	d00c      	beq.n	8002a4a <HAL_TIM_IRQHandler+0x1b2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	2240      	movs	r2, #64	@ 0x40
 8002a34:	4013      	ands	r3, r2
 8002a36:	d008      	beq.n	8002a4a <HAL_TIM_IRQHandler+0x1b2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	2241      	movs	r2, #65	@ 0x41
 8002a3e:	4252      	negs	r2, r2
 8002a40:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	0018      	movs	r0, r3
 8002a46:	f000 f82d 	bl	8002aa4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002a4a:	68bb      	ldr	r3, [r7, #8]
 8002a4c:	2220      	movs	r2, #32
 8002a4e:	4013      	ands	r3, r2
 8002a50:	d00c      	beq.n	8002a6c <HAL_TIM_IRQHandler+0x1d4>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	2220      	movs	r2, #32
 8002a56:	4013      	ands	r3, r2
 8002a58:	d008      	beq.n	8002a6c <HAL_TIM_IRQHandler+0x1d4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	2221      	movs	r2, #33	@ 0x21
 8002a60:	4252      	negs	r2, r2
 8002a62:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	0018      	movs	r0, r3
 8002a68:	f000 f8b2 	bl	8002bd0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002a6c:	46c0      	nop			@ (mov r8, r8)
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	b004      	add	sp, #16
 8002a72:	bd80      	pop	{r7, pc}

08002a74 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b082      	sub	sp, #8
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002a7c:	46c0      	nop			@ (mov r8, r8)
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	b002      	add	sp, #8
 8002a82:	bd80      	pop	{r7, pc}

08002a84 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b082      	sub	sp, #8
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002a8c:	46c0      	nop			@ (mov r8, r8)
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	b002      	add	sp, #8
 8002a92:	bd80      	pop	{r7, pc}

08002a94 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b082      	sub	sp, #8
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002a9c:	46c0      	nop			@ (mov r8, r8)
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	b002      	add	sp, #8
 8002aa2:	bd80      	pop	{r7, pc}

08002aa4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b082      	sub	sp, #8
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002aac:	46c0      	nop			@ (mov r8, r8)
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	b002      	add	sp, #8
 8002ab2:	bd80      	pop	{r7, pc}

08002ab4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b084      	sub	sp, #16
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
 8002abc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	4a3b      	ldr	r2, [pc, #236]	@ (8002bb4 <TIM_Base_SetConfig+0x100>)
 8002ac8:	4293      	cmp	r3, r2
 8002aca:	d008      	beq.n	8002ade <TIM_Base_SetConfig+0x2a>
 8002acc:	687a      	ldr	r2, [r7, #4]
 8002ace:	2380      	movs	r3, #128	@ 0x80
 8002ad0:	05db      	lsls	r3, r3, #23
 8002ad2:	429a      	cmp	r2, r3
 8002ad4:	d003      	beq.n	8002ade <TIM_Base_SetConfig+0x2a>
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	4a37      	ldr	r2, [pc, #220]	@ (8002bb8 <TIM_Base_SetConfig+0x104>)
 8002ada:	4293      	cmp	r3, r2
 8002adc:	d108      	bne.n	8002af0 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	2270      	movs	r2, #112	@ 0x70
 8002ae2:	4393      	bics	r3, r2
 8002ae4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	685b      	ldr	r3, [r3, #4]
 8002aea:	68fa      	ldr	r2, [r7, #12]
 8002aec:	4313      	orrs	r3, r2
 8002aee:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	4a30      	ldr	r2, [pc, #192]	@ (8002bb4 <TIM_Base_SetConfig+0x100>)
 8002af4:	4293      	cmp	r3, r2
 8002af6:	d018      	beq.n	8002b2a <TIM_Base_SetConfig+0x76>
 8002af8:	687a      	ldr	r2, [r7, #4]
 8002afa:	2380      	movs	r3, #128	@ 0x80
 8002afc:	05db      	lsls	r3, r3, #23
 8002afe:	429a      	cmp	r2, r3
 8002b00:	d013      	beq.n	8002b2a <TIM_Base_SetConfig+0x76>
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	4a2c      	ldr	r2, [pc, #176]	@ (8002bb8 <TIM_Base_SetConfig+0x104>)
 8002b06:	4293      	cmp	r3, r2
 8002b08:	d00f      	beq.n	8002b2a <TIM_Base_SetConfig+0x76>
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	4a2b      	ldr	r2, [pc, #172]	@ (8002bbc <TIM_Base_SetConfig+0x108>)
 8002b0e:	4293      	cmp	r3, r2
 8002b10:	d00b      	beq.n	8002b2a <TIM_Base_SetConfig+0x76>
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	4a2a      	ldr	r2, [pc, #168]	@ (8002bc0 <TIM_Base_SetConfig+0x10c>)
 8002b16:	4293      	cmp	r3, r2
 8002b18:	d007      	beq.n	8002b2a <TIM_Base_SetConfig+0x76>
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	4a29      	ldr	r2, [pc, #164]	@ (8002bc4 <TIM_Base_SetConfig+0x110>)
 8002b1e:	4293      	cmp	r3, r2
 8002b20:	d003      	beq.n	8002b2a <TIM_Base_SetConfig+0x76>
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	4a28      	ldr	r2, [pc, #160]	@ (8002bc8 <TIM_Base_SetConfig+0x114>)
 8002b26:	4293      	cmp	r3, r2
 8002b28:	d108      	bne.n	8002b3c <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	4a27      	ldr	r2, [pc, #156]	@ (8002bcc <TIM_Base_SetConfig+0x118>)
 8002b2e:	4013      	ands	r3, r2
 8002b30:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002b32:	683b      	ldr	r3, [r7, #0]
 8002b34:	68db      	ldr	r3, [r3, #12]
 8002b36:	68fa      	ldr	r2, [r7, #12]
 8002b38:	4313      	orrs	r3, r2
 8002b3a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	2280      	movs	r2, #128	@ 0x80
 8002b40:	4393      	bics	r3, r2
 8002b42:	001a      	movs	r2, r3
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	695b      	ldr	r3, [r3, #20]
 8002b48:	4313      	orrs	r3, r2
 8002b4a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	68fa      	ldr	r2, [r7, #12]
 8002b50:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	689a      	ldr	r2, [r3, #8]
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002b5a:	683b      	ldr	r3, [r7, #0]
 8002b5c:	681a      	ldr	r2, [r3, #0]
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	4a13      	ldr	r2, [pc, #76]	@ (8002bb4 <TIM_Base_SetConfig+0x100>)
 8002b66:	4293      	cmp	r3, r2
 8002b68:	d00b      	beq.n	8002b82 <TIM_Base_SetConfig+0xce>
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	4a14      	ldr	r2, [pc, #80]	@ (8002bc0 <TIM_Base_SetConfig+0x10c>)
 8002b6e:	4293      	cmp	r3, r2
 8002b70:	d007      	beq.n	8002b82 <TIM_Base_SetConfig+0xce>
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	4a13      	ldr	r2, [pc, #76]	@ (8002bc4 <TIM_Base_SetConfig+0x110>)
 8002b76:	4293      	cmp	r3, r2
 8002b78:	d003      	beq.n	8002b82 <TIM_Base_SetConfig+0xce>
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	4a12      	ldr	r2, [pc, #72]	@ (8002bc8 <TIM_Base_SetConfig+0x114>)
 8002b7e:	4293      	cmp	r3, r2
 8002b80:	d103      	bne.n	8002b8a <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002b82:	683b      	ldr	r3, [r7, #0]
 8002b84:	691a      	ldr	r2, [r3, #16]
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	2201      	movs	r2, #1
 8002b8e:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	691b      	ldr	r3, [r3, #16]
 8002b94:	2201      	movs	r2, #1
 8002b96:	4013      	ands	r3, r2
 8002b98:	2b01      	cmp	r3, #1
 8002b9a:	d106      	bne.n	8002baa <TIM_Base_SetConfig+0xf6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	691b      	ldr	r3, [r3, #16]
 8002ba0:	2201      	movs	r2, #1
 8002ba2:	4393      	bics	r3, r2
 8002ba4:	001a      	movs	r2, r3
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	611a      	str	r2, [r3, #16]
  }
}
 8002baa:	46c0      	nop			@ (mov r8, r8)
 8002bac:	46bd      	mov	sp, r7
 8002bae:	b004      	add	sp, #16
 8002bb0:	bd80      	pop	{r7, pc}
 8002bb2:	46c0      	nop			@ (mov r8, r8)
 8002bb4:	40012c00 	.word	0x40012c00
 8002bb8:	40000400 	.word	0x40000400
 8002bbc:	40002000 	.word	0x40002000
 8002bc0:	40014000 	.word	0x40014000
 8002bc4:	40014400 	.word	0x40014400
 8002bc8:	40014800 	.word	0x40014800
 8002bcc:	fffffcff 	.word	0xfffffcff

08002bd0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b082      	sub	sp, #8
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002bd8:	46c0      	nop			@ (mov r8, r8)
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	b002      	add	sp, #8
 8002bde:	bd80      	pop	{r7, pc}

08002be0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b082      	sub	sp, #8
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002be8:	46c0      	nop			@ (mov r8, r8)
 8002bea:	46bd      	mov	sp, r7
 8002bec:	b002      	add	sp, #8
 8002bee:	bd80      	pop	{r7, pc}

08002bf0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b082      	sub	sp, #8
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d101      	bne.n	8002c02 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002bfe:	2301      	movs	r3, #1
 8002c00:	e044      	b.n	8002c8c <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d107      	bne.n	8002c1a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	2278      	movs	r2, #120	@ 0x78
 8002c0e:	2100      	movs	r1, #0
 8002c10:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	0018      	movs	r0, r3
 8002c16:	f7fd fe03 	bl	8000820 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	2224      	movs	r2, #36	@ 0x24
 8002c1e:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	681a      	ldr	r2, [r3, #0]
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	2101      	movs	r1, #1
 8002c2c:	438a      	bics	r2, r1
 8002c2e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d003      	beq.n	8002c40 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	0018      	movs	r0, r3
 8002c3c:	f000 fd80 	bl	8003740 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	0018      	movs	r0, r3
 8002c44:	f000 fb94 	bl	8003370 <UART_SetConfig>
 8002c48:	0003      	movs	r3, r0
 8002c4a:	2b01      	cmp	r3, #1
 8002c4c:	d101      	bne.n	8002c52 <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8002c4e:	2301      	movs	r3, #1
 8002c50:	e01c      	b.n	8002c8c <HAL_UART_Init+0x9c>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	685a      	ldr	r2, [r3, #4]
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	490d      	ldr	r1, [pc, #52]	@ (8002c94 <HAL_UART_Init+0xa4>)
 8002c5e:	400a      	ands	r2, r1
 8002c60:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	689a      	ldr	r2, [r3, #8]
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	212a      	movs	r1, #42	@ 0x2a
 8002c6e:	438a      	bics	r2, r1
 8002c70:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	681a      	ldr	r2, [r3, #0]
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	2101      	movs	r1, #1
 8002c7e:	430a      	orrs	r2, r1
 8002c80:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	0018      	movs	r0, r3
 8002c86:	f000 fe0f 	bl	80038a8 <UART_CheckIdleState>
 8002c8a:	0003      	movs	r3, r0
}
 8002c8c:	0018      	movs	r0, r3
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	b002      	add	sp, #8
 8002c92:	bd80      	pop	{r7, pc}
 8002c94:	ffffb7ff 	.word	0xffffb7ff

08002c98 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b088      	sub	sp, #32
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	60f8      	str	r0, [r7, #12]
 8002ca0:	60b9      	str	r1, [r7, #8]
 8002ca2:	1dbb      	adds	r3, r7, #6
 8002ca4:	801a      	strh	r2, [r3, #0]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002caa:	2b20      	cmp	r3, #32
 8002cac:	d15b      	bne.n	8002d66 <HAL_UART_Transmit_IT+0xce>
  {
    if ((pData == NULL) || (Size == 0U))
 8002cae:	68bb      	ldr	r3, [r7, #8]
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d003      	beq.n	8002cbc <HAL_UART_Transmit_IT+0x24>
 8002cb4:	1dbb      	adds	r3, r7, #6
 8002cb6:	881b      	ldrh	r3, [r3, #0]
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d101      	bne.n	8002cc0 <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 8002cbc:	2301      	movs	r3, #1
 8002cbe:	e053      	b.n	8002d68 <HAL_UART_Transmit_IT+0xd0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	689a      	ldr	r2, [r3, #8]
 8002cc4:	2380      	movs	r3, #128	@ 0x80
 8002cc6:	015b      	lsls	r3, r3, #5
 8002cc8:	429a      	cmp	r2, r3
 8002cca:	d109      	bne.n	8002ce0 <HAL_UART_Transmit_IT+0x48>
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	691b      	ldr	r3, [r3, #16]
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d105      	bne.n	8002ce0 <HAL_UART_Transmit_IT+0x48>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002cd4:	68bb      	ldr	r3, [r7, #8]
 8002cd6:	2201      	movs	r2, #1
 8002cd8:	4013      	ands	r3, r2
 8002cda:	d001      	beq.n	8002ce0 <HAL_UART_Transmit_IT+0x48>
      {
        return  HAL_ERROR;
 8002cdc:	2301      	movs	r3, #1
 8002cde:	e043      	b.n	8002d68 <HAL_UART_Transmit_IT+0xd0>
      }
    }

    huart->pTxBuffPtr  = pData;
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	68ba      	ldr	r2, [r7, #8]
 8002ce4:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	1dba      	adds	r2, r7, #6
 8002cea:	2150      	movs	r1, #80	@ 0x50
 8002cec:	8812      	ldrh	r2, [r2, #0]
 8002cee:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	1dba      	adds	r2, r7, #6
 8002cf4:	2152      	movs	r1, #82	@ 0x52
 8002cf6:	8812      	ldrh	r2, [r2, #0]
 8002cf8:	525a      	strh	r2, [r3, r1]
    huart->TxISR       = NULL;
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	66da      	str	r2, [r3, #108]	@ 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	2284      	movs	r2, #132	@ 0x84
 8002d04:	2100      	movs	r1, #0
 8002d06:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	2221      	movs	r2, #33	@ 0x21
 8002d0c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	689a      	ldr	r2, [r3, #8]
 8002d12:	2380      	movs	r3, #128	@ 0x80
 8002d14:	015b      	lsls	r3, r3, #5
 8002d16:	429a      	cmp	r2, r3
 8002d18:	d107      	bne.n	8002d2a <HAL_UART_Transmit_IT+0x92>
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	691b      	ldr	r3, [r3, #16]
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d103      	bne.n	8002d2a <HAL_UART_Transmit_IT+0x92>
    {
      huart->TxISR = UART_TxISR_16BIT;
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	4a12      	ldr	r2, [pc, #72]	@ (8002d70 <HAL_UART_Transmit_IT+0xd8>)
 8002d26:	66da      	str	r2, [r3, #108]	@ 0x6c
 8002d28:	e002      	b.n	8002d30 <HAL_UART_Transmit_IT+0x98>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	4a11      	ldr	r2, [pc, #68]	@ (8002d74 <HAL_UART_Transmit_IT+0xdc>)
 8002d2e:	66da      	str	r2, [r3, #108]	@ 0x6c
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002d30:	f3ef 8310 	mrs	r3, PRIMASK
 8002d34:	613b      	str	r3, [r7, #16]
  return(result);
 8002d36:	693b      	ldr	r3, [r7, #16]
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8002d38:	61fb      	str	r3, [r7, #28]
 8002d3a:	2301      	movs	r3, #1
 8002d3c:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d3e:	697b      	ldr	r3, [r7, #20]
 8002d40:	f383 8810 	msr	PRIMASK, r3
}
 8002d44:	46c0      	nop			@ (mov r8, r8)
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	681a      	ldr	r2, [r3, #0]
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	2180      	movs	r1, #128	@ 0x80
 8002d52:	430a      	orrs	r2, r1
 8002d54:	601a      	str	r2, [r3, #0]
 8002d56:	69fb      	ldr	r3, [r7, #28]
 8002d58:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d5a:	69bb      	ldr	r3, [r7, #24]
 8002d5c:	f383 8810 	msr	PRIMASK, r3
}
 8002d60:	46c0      	nop			@ (mov r8, r8)

    return HAL_OK;
 8002d62:	2300      	movs	r3, #0
 8002d64:	e000      	b.n	8002d68 <HAL_UART_Transmit_IT+0xd0>
  }
  else
  {
    return HAL_BUSY;
 8002d66:	2302      	movs	r3, #2
  }
}
 8002d68:	0018      	movs	r0, r3
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	b008      	add	sp, #32
 8002d6e:	bd80      	pop	{r7, pc}
 8002d70:	08003c81 	.word	0x08003c81
 8002d74:	08003bcf 	.word	0x08003bcf

08002d78 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002d78:	b590      	push	{r4, r7, lr}
 8002d7a:	b0ab      	sub	sp, #172	@ 0xac
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	69db      	ldr	r3, [r3, #28]
 8002d86:	22a4      	movs	r2, #164	@ 0xa4
 8002d88:	18b9      	adds	r1, r7, r2
 8002d8a:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	20a0      	movs	r0, #160	@ 0xa0
 8002d94:	1839      	adds	r1, r7, r0
 8002d96:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	689b      	ldr	r3, [r3, #8]
 8002d9e:	219c      	movs	r1, #156	@ 0x9c
 8002da0:	1879      	adds	r1, r7, r1
 8002da2:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8002da4:	0011      	movs	r1, r2
 8002da6:	18bb      	adds	r3, r7, r2
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	4a99      	ldr	r2, [pc, #612]	@ (8003010 <HAL_UART_IRQHandler+0x298>)
 8002dac:	4013      	ands	r3, r2
 8002dae:	2298      	movs	r2, #152	@ 0x98
 8002db0:	18bc      	adds	r4, r7, r2
 8002db2:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8002db4:	18bb      	adds	r3, r7, r2
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d114      	bne.n	8002de6 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8002dbc:	187b      	adds	r3, r7, r1
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	2220      	movs	r2, #32
 8002dc2:	4013      	ands	r3, r2
 8002dc4:	d00f      	beq.n	8002de6 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002dc6:	183b      	adds	r3, r7, r0
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	2220      	movs	r2, #32
 8002dcc:	4013      	ands	r3, r2
 8002dce:	d00a      	beq.n	8002de6 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d100      	bne.n	8002dda <HAL_UART_IRQHandler+0x62>
 8002dd8:	e29e      	b.n	8003318 <HAL_UART_IRQHandler+0x5a0>
      {
        huart->RxISR(huart);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002dde:	687a      	ldr	r2, [r7, #4]
 8002de0:	0010      	movs	r0, r2
 8002de2:	4798      	blx	r3
      }
      return;
 8002de4:	e298      	b.n	8003318 <HAL_UART_IRQHandler+0x5a0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8002de6:	2398      	movs	r3, #152	@ 0x98
 8002de8:	18fb      	adds	r3, r7, r3
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d100      	bne.n	8002df2 <HAL_UART_IRQHandler+0x7a>
 8002df0:	e114      	b.n	800301c <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8002df2:	239c      	movs	r3, #156	@ 0x9c
 8002df4:	18fb      	adds	r3, r7, r3
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	2201      	movs	r2, #1
 8002dfa:	4013      	ands	r3, r2
 8002dfc:	d106      	bne.n	8002e0c <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8002dfe:	23a0      	movs	r3, #160	@ 0xa0
 8002e00:	18fb      	adds	r3, r7, r3
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	4a83      	ldr	r2, [pc, #524]	@ (8003014 <HAL_UART_IRQHandler+0x29c>)
 8002e06:	4013      	ands	r3, r2
 8002e08:	d100      	bne.n	8002e0c <HAL_UART_IRQHandler+0x94>
 8002e0a:	e107      	b.n	800301c <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002e0c:	23a4      	movs	r3, #164	@ 0xa4
 8002e0e:	18fb      	adds	r3, r7, r3
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	2201      	movs	r2, #1
 8002e14:	4013      	ands	r3, r2
 8002e16:	d012      	beq.n	8002e3e <HAL_UART_IRQHandler+0xc6>
 8002e18:	23a0      	movs	r3, #160	@ 0xa0
 8002e1a:	18fb      	adds	r3, r7, r3
 8002e1c:	681a      	ldr	r2, [r3, #0]
 8002e1e:	2380      	movs	r3, #128	@ 0x80
 8002e20:	005b      	lsls	r3, r3, #1
 8002e22:	4013      	ands	r3, r2
 8002e24:	d00b      	beq.n	8002e3e <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	2201      	movs	r2, #1
 8002e2c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	2284      	movs	r2, #132	@ 0x84
 8002e32:	589b      	ldr	r3, [r3, r2]
 8002e34:	2201      	movs	r2, #1
 8002e36:	431a      	orrs	r2, r3
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	2184      	movs	r1, #132	@ 0x84
 8002e3c:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002e3e:	23a4      	movs	r3, #164	@ 0xa4
 8002e40:	18fb      	adds	r3, r7, r3
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	2202      	movs	r2, #2
 8002e46:	4013      	ands	r3, r2
 8002e48:	d011      	beq.n	8002e6e <HAL_UART_IRQHandler+0xf6>
 8002e4a:	239c      	movs	r3, #156	@ 0x9c
 8002e4c:	18fb      	adds	r3, r7, r3
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	2201      	movs	r2, #1
 8002e52:	4013      	ands	r3, r2
 8002e54:	d00b      	beq.n	8002e6e <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	2202      	movs	r2, #2
 8002e5c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	2284      	movs	r2, #132	@ 0x84
 8002e62:	589b      	ldr	r3, [r3, r2]
 8002e64:	2204      	movs	r2, #4
 8002e66:	431a      	orrs	r2, r3
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	2184      	movs	r1, #132	@ 0x84
 8002e6c:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002e6e:	23a4      	movs	r3, #164	@ 0xa4
 8002e70:	18fb      	adds	r3, r7, r3
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	2204      	movs	r2, #4
 8002e76:	4013      	ands	r3, r2
 8002e78:	d011      	beq.n	8002e9e <HAL_UART_IRQHandler+0x126>
 8002e7a:	239c      	movs	r3, #156	@ 0x9c
 8002e7c:	18fb      	adds	r3, r7, r3
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	2201      	movs	r2, #1
 8002e82:	4013      	ands	r3, r2
 8002e84:	d00b      	beq.n	8002e9e <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	2204      	movs	r2, #4
 8002e8c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	2284      	movs	r2, #132	@ 0x84
 8002e92:	589b      	ldr	r3, [r3, r2]
 8002e94:	2202      	movs	r2, #2
 8002e96:	431a      	orrs	r2, r3
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2184      	movs	r1, #132	@ 0x84
 8002e9c:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002e9e:	23a4      	movs	r3, #164	@ 0xa4
 8002ea0:	18fb      	adds	r3, r7, r3
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	2208      	movs	r2, #8
 8002ea6:	4013      	ands	r3, r2
 8002ea8:	d017      	beq.n	8002eda <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002eaa:	23a0      	movs	r3, #160	@ 0xa0
 8002eac:	18fb      	adds	r3, r7, r3
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	2220      	movs	r2, #32
 8002eb2:	4013      	ands	r3, r2
 8002eb4:	d105      	bne.n	8002ec2 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8002eb6:	239c      	movs	r3, #156	@ 0x9c
 8002eb8:	18fb      	adds	r3, r7, r3
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	2201      	movs	r2, #1
 8002ebe:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002ec0:	d00b      	beq.n	8002eda <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	2208      	movs	r2, #8
 8002ec8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	2284      	movs	r2, #132	@ 0x84
 8002ece:	589b      	ldr	r3, [r3, r2]
 8002ed0:	2208      	movs	r2, #8
 8002ed2:	431a      	orrs	r2, r3
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2184      	movs	r1, #132	@ 0x84
 8002ed8:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8002eda:	23a4      	movs	r3, #164	@ 0xa4
 8002edc:	18fb      	adds	r3, r7, r3
 8002ede:	681a      	ldr	r2, [r3, #0]
 8002ee0:	2380      	movs	r3, #128	@ 0x80
 8002ee2:	011b      	lsls	r3, r3, #4
 8002ee4:	4013      	ands	r3, r2
 8002ee6:	d013      	beq.n	8002f10 <HAL_UART_IRQHandler+0x198>
 8002ee8:	23a0      	movs	r3, #160	@ 0xa0
 8002eea:	18fb      	adds	r3, r7, r3
 8002eec:	681a      	ldr	r2, [r3, #0]
 8002eee:	2380      	movs	r3, #128	@ 0x80
 8002ef0:	04db      	lsls	r3, r3, #19
 8002ef2:	4013      	ands	r3, r2
 8002ef4:	d00c      	beq.n	8002f10 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	2280      	movs	r2, #128	@ 0x80
 8002efc:	0112      	lsls	r2, r2, #4
 8002efe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	2284      	movs	r2, #132	@ 0x84
 8002f04:	589b      	ldr	r3, [r3, r2]
 8002f06:	2220      	movs	r2, #32
 8002f08:	431a      	orrs	r2, r3
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	2184      	movs	r1, #132	@ 0x84
 8002f0e:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	2284      	movs	r2, #132	@ 0x84
 8002f14:	589b      	ldr	r3, [r3, r2]
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d100      	bne.n	8002f1c <HAL_UART_IRQHandler+0x1a4>
 8002f1a:	e1ff      	b.n	800331c <HAL_UART_IRQHandler+0x5a4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8002f1c:	23a4      	movs	r3, #164	@ 0xa4
 8002f1e:	18fb      	adds	r3, r7, r3
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	2220      	movs	r2, #32
 8002f24:	4013      	ands	r3, r2
 8002f26:	d00e      	beq.n	8002f46 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002f28:	23a0      	movs	r3, #160	@ 0xa0
 8002f2a:	18fb      	adds	r3, r7, r3
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	2220      	movs	r2, #32
 8002f30:	4013      	ands	r3, r2
 8002f32:	d008      	beq.n	8002f46 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d004      	beq.n	8002f46 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002f40:	687a      	ldr	r2, [r7, #4]
 8002f42:	0010      	movs	r0, r2
 8002f44:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	2284      	movs	r2, #132	@ 0x84
 8002f4a:	589b      	ldr	r3, [r3, r2]
 8002f4c:	2194      	movs	r1, #148	@ 0x94
 8002f4e:	187a      	adds	r2, r7, r1
 8002f50:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	689b      	ldr	r3, [r3, #8]
 8002f58:	2240      	movs	r2, #64	@ 0x40
 8002f5a:	4013      	ands	r3, r2
 8002f5c:	2b40      	cmp	r3, #64	@ 0x40
 8002f5e:	d004      	beq.n	8002f6a <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8002f60:	187b      	adds	r3, r7, r1
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	2228      	movs	r2, #40	@ 0x28
 8002f66:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002f68:	d047      	beq.n	8002ffa <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	0018      	movs	r0, r3
 8002f6e:	f000 fdb3 	bl	8003ad8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	689b      	ldr	r3, [r3, #8]
 8002f78:	2240      	movs	r2, #64	@ 0x40
 8002f7a:	4013      	ands	r3, r2
 8002f7c:	2b40      	cmp	r3, #64	@ 0x40
 8002f7e:	d137      	bne.n	8002ff0 <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f80:	f3ef 8310 	mrs	r3, PRIMASK
 8002f84:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 8002f86:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002f88:	2090      	movs	r0, #144	@ 0x90
 8002f8a:	183a      	adds	r2, r7, r0
 8002f8c:	6013      	str	r3, [r2, #0]
 8002f8e:	2301      	movs	r3, #1
 8002f90:	667b      	str	r3, [r7, #100]	@ 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f92:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002f94:	f383 8810 	msr	PRIMASK, r3
}
 8002f98:	46c0      	nop			@ (mov r8, r8)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	689a      	ldr	r2, [r3, #8]
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	2140      	movs	r1, #64	@ 0x40
 8002fa6:	438a      	bics	r2, r1
 8002fa8:	609a      	str	r2, [r3, #8]
 8002faa:	183b      	adds	r3, r7, r0
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002fb0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002fb2:	f383 8810 	msr	PRIMASK, r3
}
 8002fb6:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d012      	beq.n	8002fe6 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002fc4:	4a14      	ldr	r2, [pc, #80]	@ (8003018 <HAL_UART_IRQHandler+0x2a0>)
 8002fc6:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002fcc:	0018      	movs	r0, r3
 8002fce:	f7fd fe70 	bl	8000cb2 <HAL_DMA_Abort_IT>
 8002fd2:	1e03      	subs	r3, r0, #0
 8002fd4:	d01a      	beq.n	800300c <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002fda:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002fe0:	0018      	movs	r0, r3
 8002fe2:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002fe4:	e012      	b.n	800300c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	0018      	movs	r0, r3
 8002fea:	f000 f9ad 	bl	8003348 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002fee:	e00d      	b.n	800300c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	0018      	movs	r0, r3
 8002ff4:	f000 f9a8 	bl	8003348 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ff8:	e008      	b.n	800300c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	0018      	movs	r0, r3
 8002ffe:	f000 f9a3 	bl	8003348 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	2284      	movs	r2, #132	@ 0x84
 8003006:	2100      	movs	r1, #0
 8003008:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 800300a:	e187      	b.n	800331c <HAL_UART_IRQHandler+0x5a4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800300c:	46c0      	nop			@ (mov r8, r8)
    return;
 800300e:	e185      	b.n	800331c <HAL_UART_IRQHandler+0x5a4>
 8003010:	0000080f 	.word	0x0000080f
 8003014:	04000120 	.word	0x04000120
 8003018:	08003ba1 	.word	0x08003ba1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003020:	2b01      	cmp	r3, #1
 8003022:	d000      	beq.n	8003026 <HAL_UART_IRQHandler+0x2ae>
 8003024:	e139      	b.n	800329a <HAL_UART_IRQHandler+0x522>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003026:	23a4      	movs	r3, #164	@ 0xa4
 8003028:	18fb      	adds	r3, r7, r3
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	2210      	movs	r2, #16
 800302e:	4013      	ands	r3, r2
 8003030:	d100      	bne.n	8003034 <HAL_UART_IRQHandler+0x2bc>
 8003032:	e132      	b.n	800329a <HAL_UART_IRQHandler+0x522>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003034:	23a0      	movs	r3, #160	@ 0xa0
 8003036:	18fb      	adds	r3, r7, r3
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	2210      	movs	r2, #16
 800303c:	4013      	ands	r3, r2
 800303e:	d100      	bne.n	8003042 <HAL_UART_IRQHandler+0x2ca>
 8003040:	e12b      	b.n	800329a <HAL_UART_IRQHandler+0x522>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	2210      	movs	r2, #16
 8003048:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	689b      	ldr	r3, [r3, #8]
 8003050:	2240      	movs	r2, #64	@ 0x40
 8003052:	4013      	ands	r3, r2
 8003054:	2b40      	cmp	r3, #64	@ 0x40
 8003056:	d000      	beq.n	800305a <HAL_UART_IRQHandler+0x2e2>
 8003058:	e09f      	b.n	800319a <HAL_UART_IRQHandler+0x422>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	685a      	ldr	r2, [r3, #4]
 8003062:	217e      	movs	r1, #126	@ 0x7e
 8003064:	187b      	adds	r3, r7, r1
 8003066:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8003068:	187b      	adds	r3, r7, r1
 800306a:	881b      	ldrh	r3, [r3, #0]
 800306c:	2b00      	cmp	r3, #0
 800306e:	d100      	bne.n	8003072 <HAL_UART_IRQHandler+0x2fa>
 8003070:	e156      	b.n	8003320 <HAL_UART_IRQHandler+0x5a8>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	2258      	movs	r2, #88	@ 0x58
 8003076:	5a9b      	ldrh	r3, [r3, r2]
 8003078:	187a      	adds	r2, r7, r1
 800307a:	8812      	ldrh	r2, [r2, #0]
 800307c:	429a      	cmp	r2, r3
 800307e:	d300      	bcc.n	8003082 <HAL_UART_IRQHandler+0x30a>
 8003080:	e14e      	b.n	8003320 <HAL_UART_IRQHandler+0x5a8>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	187a      	adds	r2, r7, r1
 8003086:	215a      	movs	r1, #90	@ 0x5a
 8003088:	8812      	ldrh	r2, [r2, #0]
 800308a:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003090:	699b      	ldr	r3, [r3, #24]
 8003092:	2b20      	cmp	r3, #32
 8003094:	d06f      	beq.n	8003176 <HAL_UART_IRQHandler+0x3fe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003096:	f3ef 8310 	mrs	r3, PRIMASK
 800309a:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 800309c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800309e:	67bb      	str	r3, [r7, #120]	@ 0x78
 80030a0:	2301      	movs	r3, #1
 80030a2:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80030a6:	f383 8810 	msr	PRIMASK, r3
}
 80030aa:	46c0      	nop			@ (mov r8, r8)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	681a      	ldr	r2, [r3, #0]
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	499e      	ldr	r1, [pc, #632]	@ (8003330 <HAL_UART_IRQHandler+0x5b8>)
 80030b8:	400a      	ands	r2, r1
 80030ba:	601a      	str	r2, [r3, #0]
 80030bc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80030be:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030c2:	f383 8810 	msr	PRIMASK, r3
}
 80030c6:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80030c8:	f3ef 8310 	mrs	r3, PRIMASK
 80030cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 80030ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80030d0:	677b      	str	r3, [r7, #116]	@ 0x74
 80030d2:	2301      	movs	r3, #1
 80030d4:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80030d8:	f383 8810 	msr	PRIMASK, r3
}
 80030dc:	46c0      	nop			@ (mov r8, r8)
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	689a      	ldr	r2, [r3, #8]
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	2101      	movs	r1, #1
 80030ea:	438a      	bics	r2, r1
 80030ec:	609a      	str	r2, [r3, #8]
 80030ee:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80030f0:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030f2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80030f4:	f383 8810 	msr	PRIMASK, r3
}
 80030f8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80030fa:	f3ef 8310 	mrs	r3, PRIMASK
 80030fe:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 8003100:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003102:	673b      	str	r3, [r7, #112]	@ 0x70
 8003104:	2301      	movs	r3, #1
 8003106:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003108:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800310a:	f383 8810 	msr	PRIMASK, r3
}
 800310e:	46c0      	nop			@ (mov r8, r8)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	689a      	ldr	r2, [r3, #8]
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	2140      	movs	r1, #64	@ 0x40
 800311c:	438a      	bics	r2, r1
 800311e:	609a      	str	r2, [r3, #8]
 8003120:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003122:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003124:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003126:	f383 8810 	msr	PRIMASK, r3
}
 800312a:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	2280      	movs	r2, #128	@ 0x80
 8003130:	2120      	movs	r1, #32
 8003132:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2200      	movs	r2, #0
 8003138:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800313a:	f3ef 8310 	mrs	r3, PRIMASK
 800313e:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 8003140:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003142:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003144:	2301      	movs	r3, #1
 8003146:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003148:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800314a:	f383 8810 	msr	PRIMASK, r3
}
 800314e:	46c0      	nop			@ (mov r8, r8)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	681a      	ldr	r2, [r3, #0]
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	2110      	movs	r1, #16
 800315c:	438a      	bics	r2, r1
 800315e:	601a      	str	r2, [r3, #0]
 8003160:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003162:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003164:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003166:	f383 8810 	msr	PRIMASK, r3
}
 800316a:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003170:	0018      	movs	r0, r3
 8003172:	f7fd fd66 	bl	8000c42 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	2202      	movs	r2, #2
 800317a:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2258      	movs	r2, #88	@ 0x58
 8003180:	5a9a      	ldrh	r2, [r3, r2]
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	215a      	movs	r1, #90	@ 0x5a
 8003186:	5a5b      	ldrh	r3, [r3, r1]
 8003188:	b29b      	uxth	r3, r3
 800318a:	1ad3      	subs	r3, r2, r3
 800318c:	b29a      	uxth	r2, r3
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	0011      	movs	r1, r2
 8003192:	0018      	movs	r0, r3
 8003194:	f000 f8e0 	bl	8003358 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003198:	e0c2      	b.n	8003320 <HAL_UART_IRQHandler+0x5a8>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	2258      	movs	r2, #88	@ 0x58
 800319e:	5a99      	ldrh	r1, [r3, r2]
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	225a      	movs	r2, #90	@ 0x5a
 80031a4:	5a9b      	ldrh	r3, [r3, r2]
 80031a6:	b29a      	uxth	r2, r3
 80031a8:	208e      	movs	r0, #142	@ 0x8e
 80031aa:	183b      	adds	r3, r7, r0
 80031ac:	1a8a      	subs	r2, r1, r2
 80031ae:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	225a      	movs	r2, #90	@ 0x5a
 80031b4:	5a9b      	ldrh	r3, [r3, r2]
 80031b6:	b29b      	uxth	r3, r3
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d100      	bne.n	80031be <HAL_UART_IRQHandler+0x446>
 80031bc:	e0b2      	b.n	8003324 <HAL_UART_IRQHandler+0x5ac>
          && (nb_rx_data > 0U))
 80031be:	183b      	adds	r3, r7, r0
 80031c0:	881b      	ldrh	r3, [r3, #0]
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d100      	bne.n	80031c8 <HAL_UART_IRQHandler+0x450>
 80031c6:	e0ad      	b.n	8003324 <HAL_UART_IRQHandler+0x5ac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80031c8:	f3ef 8310 	mrs	r3, PRIMASK
 80031cc:	60fb      	str	r3, [r7, #12]
  return(result);
 80031ce:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80031d0:	2488      	movs	r4, #136	@ 0x88
 80031d2:	193a      	adds	r2, r7, r4
 80031d4:	6013      	str	r3, [r2, #0]
 80031d6:	2301      	movs	r3, #1
 80031d8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80031da:	693b      	ldr	r3, [r7, #16]
 80031dc:	f383 8810 	msr	PRIMASK, r3
}
 80031e0:	46c0      	nop			@ (mov r8, r8)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	681a      	ldr	r2, [r3, #0]
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	4951      	ldr	r1, [pc, #324]	@ (8003334 <HAL_UART_IRQHandler+0x5bc>)
 80031ee:	400a      	ands	r2, r1
 80031f0:	601a      	str	r2, [r3, #0]
 80031f2:	193b      	adds	r3, r7, r4
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80031f8:	697b      	ldr	r3, [r7, #20]
 80031fa:	f383 8810 	msr	PRIMASK, r3
}
 80031fe:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003200:	f3ef 8310 	mrs	r3, PRIMASK
 8003204:	61bb      	str	r3, [r7, #24]
  return(result);
 8003206:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003208:	2484      	movs	r4, #132	@ 0x84
 800320a:	193a      	adds	r2, r7, r4
 800320c:	6013      	str	r3, [r2, #0]
 800320e:	2301      	movs	r3, #1
 8003210:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003212:	69fb      	ldr	r3, [r7, #28]
 8003214:	f383 8810 	msr	PRIMASK, r3
}
 8003218:	46c0      	nop			@ (mov r8, r8)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	689a      	ldr	r2, [r3, #8]
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	2101      	movs	r1, #1
 8003226:	438a      	bics	r2, r1
 8003228:	609a      	str	r2, [r3, #8]
 800322a:	193b      	adds	r3, r7, r4
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003230:	6a3b      	ldr	r3, [r7, #32]
 8003232:	f383 8810 	msr	PRIMASK, r3
}
 8003236:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2280      	movs	r2, #128	@ 0x80
 800323c:	2120      	movs	r1, #32
 800323e:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2200      	movs	r2, #0
 8003244:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	2200      	movs	r2, #0
 800324a:	669a      	str	r2, [r3, #104]	@ 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800324c:	f3ef 8310 	mrs	r3, PRIMASK
 8003250:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8003252:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003254:	2480      	movs	r4, #128	@ 0x80
 8003256:	193a      	adds	r2, r7, r4
 8003258:	6013      	str	r3, [r2, #0]
 800325a:	2301      	movs	r3, #1
 800325c:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800325e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003260:	f383 8810 	msr	PRIMASK, r3
}
 8003264:	46c0      	nop			@ (mov r8, r8)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	681a      	ldr	r2, [r3, #0]
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	2110      	movs	r1, #16
 8003272:	438a      	bics	r2, r1
 8003274:	601a      	str	r2, [r3, #0]
 8003276:	193b      	adds	r3, r7, r4
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800327c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800327e:	f383 8810 	msr	PRIMASK, r3
}
 8003282:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2202      	movs	r2, #2
 8003288:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800328a:	183b      	adds	r3, r7, r0
 800328c:	881a      	ldrh	r2, [r3, #0]
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	0011      	movs	r1, r2
 8003292:	0018      	movs	r0, r3
 8003294:	f000 f860 	bl	8003358 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003298:	e044      	b.n	8003324 <HAL_UART_IRQHandler+0x5ac>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800329a:	23a4      	movs	r3, #164	@ 0xa4
 800329c:	18fb      	adds	r3, r7, r3
 800329e:	681a      	ldr	r2, [r3, #0]
 80032a0:	2380      	movs	r3, #128	@ 0x80
 80032a2:	035b      	lsls	r3, r3, #13
 80032a4:	4013      	ands	r3, r2
 80032a6:	d010      	beq.n	80032ca <HAL_UART_IRQHandler+0x552>
 80032a8:	239c      	movs	r3, #156	@ 0x9c
 80032aa:	18fb      	adds	r3, r7, r3
 80032ac:	681a      	ldr	r2, [r3, #0]
 80032ae:	2380      	movs	r3, #128	@ 0x80
 80032b0:	03db      	lsls	r3, r3, #15
 80032b2:	4013      	ands	r3, r2
 80032b4:	d009      	beq.n	80032ca <HAL_UART_IRQHandler+0x552>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	2280      	movs	r2, #128	@ 0x80
 80032bc:	0352      	lsls	r2, r2, #13
 80032be:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	0018      	movs	r0, r3
 80032c4:	f000 fd65 	bl	8003d92 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80032c8:	e02f      	b.n	800332a <HAL_UART_IRQHandler+0x5b2>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80032ca:	23a4      	movs	r3, #164	@ 0xa4
 80032cc:	18fb      	adds	r3, r7, r3
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	2280      	movs	r2, #128	@ 0x80
 80032d2:	4013      	ands	r3, r2
 80032d4:	d00f      	beq.n	80032f6 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80032d6:	23a0      	movs	r3, #160	@ 0xa0
 80032d8:	18fb      	adds	r3, r7, r3
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	2280      	movs	r2, #128	@ 0x80
 80032de:	4013      	ands	r3, r2
 80032e0:	d009      	beq.n	80032f6 <HAL_UART_IRQHandler+0x57e>
  {
    if (huart->TxISR != NULL)
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d01e      	beq.n	8003328 <HAL_UART_IRQHandler+0x5b0>
    {
      huart->TxISR(huart);
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80032ee:	687a      	ldr	r2, [r7, #4]
 80032f0:	0010      	movs	r0, r2
 80032f2:	4798      	blx	r3
    }
    return;
 80032f4:	e018      	b.n	8003328 <HAL_UART_IRQHandler+0x5b0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80032f6:	23a4      	movs	r3, #164	@ 0xa4
 80032f8:	18fb      	adds	r3, r7, r3
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	2240      	movs	r2, #64	@ 0x40
 80032fe:	4013      	ands	r3, r2
 8003300:	d013      	beq.n	800332a <HAL_UART_IRQHandler+0x5b2>
 8003302:	23a0      	movs	r3, #160	@ 0xa0
 8003304:	18fb      	adds	r3, r7, r3
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	2240      	movs	r2, #64	@ 0x40
 800330a:	4013      	ands	r3, r2
 800330c:	d00d      	beq.n	800332a <HAL_UART_IRQHandler+0x5b2>
  {
    UART_EndTransmit_IT(huart);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	0018      	movs	r0, r3
 8003312:	f000 fd13 	bl	8003d3c <UART_EndTransmit_IT>
    return;
 8003316:	e008      	b.n	800332a <HAL_UART_IRQHandler+0x5b2>
      return;
 8003318:	46c0      	nop			@ (mov r8, r8)
 800331a:	e006      	b.n	800332a <HAL_UART_IRQHandler+0x5b2>
    return;
 800331c:	46c0      	nop			@ (mov r8, r8)
 800331e:	e004      	b.n	800332a <HAL_UART_IRQHandler+0x5b2>
      return;
 8003320:	46c0      	nop			@ (mov r8, r8)
 8003322:	e002      	b.n	800332a <HAL_UART_IRQHandler+0x5b2>
      return;
 8003324:	46c0      	nop			@ (mov r8, r8)
 8003326:	e000      	b.n	800332a <HAL_UART_IRQHandler+0x5b2>
    return;
 8003328:	46c0      	nop			@ (mov r8, r8)
  }

}
 800332a:	46bd      	mov	sp, r7
 800332c:	b02b      	add	sp, #172	@ 0xac
 800332e:	bd90      	pop	{r4, r7, pc}
 8003330:	fffffeff 	.word	0xfffffeff
 8003334:	fffffedf 	.word	0xfffffedf

08003338 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	b082      	sub	sp, #8
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003340:	46c0      	nop			@ (mov r8, r8)
 8003342:	46bd      	mov	sp, r7
 8003344:	b002      	add	sp, #8
 8003346:	bd80      	pop	{r7, pc}

08003348 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	b082      	sub	sp, #8
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003350:	46c0      	nop			@ (mov r8, r8)
 8003352:	46bd      	mov	sp, r7
 8003354:	b002      	add	sp, #8
 8003356:	bd80      	pop	{r7, pc}

08003358 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b082      	sub	sp, #8
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
 8003360:	000a      	movs	r2, r1
 8003362:	1cbb      	adds	r3, r7, #2
 8003364:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003366:	46c0      	nop			@ (mov r8, r8)
 8003368:	46bd      	mov	sp, r7
 800336a:	b002      	add	sp, #8
 800336c:	bd80      	pop	{r7, pc}
	...

08003370 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003370:	b580      	push	{r7, lr}
 8003372:	b088      	sub	sp, #32
 8003374:	af00      	add	r7, sp, #0
 8003376:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003378:	231e      	movs	r3, #30
 800337a:	18fb      	adds	r3, r7, r3
 800337c:	2200      	movs	r2, #0
 800337e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	689a      	ldr	r2, [r3, #8]
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	691b      	ldr	r3, [r3, #16]
 8003388:	431a      	orrs	r2, r3
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	695b      	ldr	r3, [r3, #20]
 800338e:	431a      	orrs	r2, r3
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	69db      	ldr	r3, [r3, #28]
 8003394:	4313      	orrs	r3, r2
 8003396:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	4abe      	ldr	r2, [pc, #760]	@ (8003698 <UART_SetConfig+0x328>)
 80033a0:	4013      	ands	r3, r2
 80033a2:	0019      	movs	r1, r3
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	697a      	ldr	r2, [r7, #20]
 80033aa:	430a      	orrs	r2, r1
 80033ac:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	685b      	ldr	r3, [r3, #4]
 80033b4:	4ab9      	ldr	r2, [pc, #740]	@ (800369c <UART_SetConfig+0x32c>)
 80033b6:	4013      	ands	r3, r2
 80033b8:	0019      	movs	r1, r3
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	68da      	ldr	r2, [r3, #12]
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	430a      	orrs	r2, r1
 80033c4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	699b      	ldr	r3, [r3, #24]
 80033ca:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6a1b      	ldr	r3, [r3, #32]
 80033d0:	697a      	ldr	r2, [r7, #20]
 80033d2:	4313      	orrs	r3, r2
 80033d4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	689b      	ldr	r3, [r3, #8]
 80033dc:	4ab0      	ldr	r2, [pc, #704]	@ (80036a0 <UART_SetConfig+0x330>)
 80033de:	4013      	ands	r3, r2
 80033e0:	0019      	movs	r1, r3
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	697a      	ldr	r2, [r7, #20]
 80033e8:	430a      	orrs	r2, r1
 80033ea:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	4aac      	ldr	r2, [pc, #688]	@ (80036a4 <UART_SetConfig+0x334>)
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d127      	bne.n	8003446 <UART_SetConfig+0xd6>
 80033f6:	4bac      	ldr	r3, [pc, #688]	@ (80036a8 <UART_SetConfig+0x338>)
 80033f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033fa:	2203      	movs	r2, #3
 80033fc:	4013      	ands	r3, r2
 80033fe:	2b03      	cmp	r3, #3
 8003400:	d00d      	beq.n	800341e <UART_SetConfig+0xae>
 8003402:	d81b      	bhi.n	800343c <UART_SetConfig+0xcc>
 8003404:	2b02      	cmp	r3, #2
 8003406:	d014      	beq.n	8003432 <UART_SetConfig+0xc2>
 8003408:	d818      	bhi.n	800343c <UART_SetConfig+0xcc>
 800340a:	2b00      	cmp	r3, #0
 800340c:	d002      	beq.n	8003414 <UART_SetConfig+0xa4>
 800340e:	2b01      	cmp	r3, #1
 8003410:	d00a      	beq.n	8003428 <UART_SetConfig+0xb8>
 8003412:	e013      	b.n	800343c <UART_SetConfig+0xcc>
 8003414:	231f      	movs	r3, #31
 8003416:	18fb      	adds	r3, r7, r3
 8003418:	2200      	movs	r2, #0
 800341a:	701a      	strb	r2, [r3, #0]
 800341c:	e0bd      	b.n	800359a <UART_SetConfig+0x22a>
 800341e:	231f      	movs	r3, #31
 8003420:	18fb      	adds	r3, r7, r3
 8003422:	2202      	movs	r2, #2
 8003424:	701a      	strb	r2, [r3, #0]
 8003426:	e0b8      	b.n	800359a <UART_SetConfig+0x22a>
 8003428:	231f      	movs	r3, #31
 800342a:	18fb      	adds	r3, r7, r3
 800342c:	2204      	movs	r2, #4
 800342e:	701a      	strb	r2, [r3, #0]
 8003430:	e0b3      	b.n	800359a <UART_SetConfig+0x22a>
 8003432:	231f      	movs	r3, #31
 8003434:	18fb      	adds	r3, r7, r3
 8003436:	2208      	movs	r2, #8
 8003438:	701a      	strb	r2, [r3, #0]
 800343a:	e0ae      	b.n	800359a <UART_SetConfig+0x22a>
 800343c:	231f      	movs	r3, #31
 800343e:	18fb      	adds	r3, r7, r3
 8003440:	2210      	movs	r2, #16
 8003442:	701a      	strb	r2, [r3, #0]
 8003444:	e0a9      	b.n	800359a <UART_SetConfig+0x22a>
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	4a98      	ldr	r2, [pc, #608]	@ (80036ac <UART_SetConfig+0x33c>)
 800344c:	4293      	cmp	r3, r2
 800344e:	d134      	bne.n	80034ba <UART_SetConfig+0x14a>
 8003450:	4b95      	ldr	r3, [pc, #596]	@ (80036a8 <UART_SetConfig+0x338>)
 8003452:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003454:	23c0      	movs	r3, #192	@ 0xc0
 8003456:	029b      	lsls	r3, r3, #10
 8003458:	4013      	ands	r3, r2
 800345a:	22c0      	movs	r2, #192	@ 0xc0
 800345c:	0292      	lsls	r2, r2, #10
 800345e:	4293      	cmp	r3, r2
 8003460:	d017      	beq.n	8003492 <UART_SetConfig+0x122>
 8003462:	22c0      	movs	r2, #192	@ 0xc0
 8003464:	0292      	lsls	r2, r2, #10
 8003466:	4293      	cmp	r3, r2
 8003468:	d822      	bhi.n	80034b0 <UART_SetConfig+0x140>
 800346a:	2280      	movs	r2, #128	@ 0x80
 800346c:	0292      	lsls	r2, r2, #10
 800346e:	4293      	cmp	r3, r2
 8003470:	d019      	beq.n	80034a6 <UART_SetConfig+0x136>
 8003472:	2280      	movs	r2, #128	@ 0x80
 8003474:	0292      	lsls	r2, r2, #10
 8003476:	4293      	cmp	r3, r2
 8003478:	d81a      	bhi.n	80034b0 <UART_SetConfig+0x140>
 800347a:	2b00      	cmp	r3, #0
 800347c:	d004      	beq.n	8003488 <UART_SetConfig+0x118>
 800347e:	2280      	movs	r2, #128	@ 0x80
 8003480:	0252      	lsls	r2, r2, #9
 8003482:	4293      	cmp	r3, r2
 8003484:	d00a      	beq.n	800349c <UART_SetConfig+0x12c>
 8003486:	e013      	b.n	80034b0 <UART_SetConfig+0x140>
 8003488:	231f      	movs	r3, #31
 800348a:	18fb      	adds	r3, r7, r3
 800348c:	2200      	movs	r2, #0
 800348e:	701a      	strb	r2, [r3, #0]
 8003490:	e083      	b.n	800359a <UART_SetConfig+0x22a>
 8003492:	231f      	movs	r3, #31
 8003494:	18fb      	adds	r3, r7, r3
 8003496:	2202      	movs	r2, #2
 8003498:	701a      	strb	r2, [r3, #0]
 800349a:	e07e      	b.n	800359a <UART_SetConfig+0x22a>
 800349c:	231f      	movs	r3, #31
 800349e:	18fb      	adds	r3, r7, r3
 80034a0:	2204      	movs	r2, #4
 80034a2:	701a      	strb	r2, [r3, #0]
 80034a4:	e079      	b.n	800359a <UART_SetConfig+0x22a>
 80034a6:	231f      	movs	r3, #31
 80034a8:	18fb      	adds	r3, r7, r3
 80034aa:	2208      	movs	r2, #8
 80034ac:	701a      	strb	r2, [r3, #0]
 80034ae:	e074      	b.n	800359a <UART_SetConfig+0x22a>
 80034b0:	231f      	movs	r3, #31
 80034b2:	18fb      	adds	r3, r7, r3
 80034b4:	2210      	movs	r2, #16
 80034b6:	701a      	strb	r2, [r3, #0]
 80034b8:	e06f      	b.n	800359a <UART_SetConfig+0x22a>
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	4a7c      	ldr	r2, [pc, #496]	@ (80036b0 <UART_SetConfig+0x340>)
 80034c0:	4293      	cmp	r3, r2
 80034c2:	d134      	bne.n	800352e <UART_SetConfig+0x1be>
 80034c4:	4b78      	ldr	r3, [pc, #480]	@ (80036a8 <UART_SetConfig+0x338>)
 80034c6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80034c8:	23c0      	movs	r3, #192	@ 0xc0
 80034ca:	031b      	lsls	r3, r3, #12
 80034cc:	4013      	ands	r3, r2
 80034ce:	22c0      	movs	r2, #192	@ 0xc0
 80034d0:	0312      	lsls	r2, r2, #12
 80034d2:	4293      	cmp	r3, r2
 80034d4:	d017      	beq.n	8003506 <UART_SetConfig+0x196>
 80034d6:	22c0      	movs	r2, #192	@ 0xc0
 80034d8:	0312      	lsls	r2, r2, #12
 80034da:	4293      	cmp	r3, r2
 80034dc:	d822      	bhi.n	8003524 <UART_SetConfig+0x1b4>
 80034de:	2280      	movs	r2, #128	@ 0x80
 80034e0:	0312      	lsls	r2, r2, #12
 80034e2:	4293      	cmp	r3, r2
 80034e4:	d019      	beq.n	800351a <UART_SetConfig+0x1aa>
 80034e6:	2280      	movs	r2, #128	@ 0x80
 80034e8:	0312      	lsls	r2, r2, #12
 80034ea:	4293      	cmp	r3, r2
 80034ec:	d81a      	bhi.n	8003524 <UART_SetConfig+0x1b4>
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d004      	beq.n	80034fc <UART_SetConfig+0x18c>
 80034f2:	2280      	movs	r2, #128	@ 0x80
 80034f4:	02d2      	lsls	r2, r2, #11
 80034f6:	4293      	cmp	r3, r2
 80034f8:	d00a      	beq.n	8003510 <UART_SetConfig+0x1a0>
 80034fa:	e013      	b.n	8003524 <UART_SetConfig+0x1b4>
 80034fc:	231f      	movs	r3, #31
 80034fe:	18fb      	adds	r3, r7, r3
 8003500:	2200      	movs	r2, #0
 8003502:	701a      	strb	r2, [r3, #0]
 8003504:	e049      	b.n	800359a <UART_SetConfig+0x22a>
 8003506:	231f      	movs	r3, #31
 8003508:	18fb      	adds	r3, r7, r3
 800350a:	2202      	movs	r2, #2
 800350c:	701a      	strb	r2, [r3, #0]
 800350e:	e044      	b.n	800359a <UART_SetConfig+0x22a>
 8003510:	231f      	movs	r3, #31
 8003512:	18fb      	adds	r3, r7, r3
 8003514:	2204      	movs	r2, #4
 8003516:	701a      	strb	r2, [r3, #0]
 8003518:	e03f      	b.n	800359a <UART_SetConfig+0x22a>
 800351a:	231f      	movs	r3, #31
 800351c:	18fb      	adds	r3, r7, r3
 800351e:	2208      	movs	r2, #8
 8003520:	701a      	strb	r2, [r3, #0]
 8003522:	e03a      	b.n	800359a <UART_SetConfig+0x22a>
 8003524:	231f      	movs	r3, #31
 8003526:	18fb      	adds	r3, r7, r3
 8003528:	2210      	movs	r2, #16
 800352a:	701a      	strb	r2, [r3, #0]
 800352c:	e035      	b.n	800359a <UART_SetConfig+0x22a>
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	4a60      	ldr	r2, [pc, #384]	@ (80036b4 <UART_SetConfig+0x344>)
 8003534:	4293      	cmp	r3, r2
 8003536:	d104      	bne.n	8003542 <UART_SetConfig+0x1d2>
 8003538:	231f      	movs	r3, #31
 800353a:	18fb      	adds	r3, r7, r3
 800353c:	2200      	movs	r2, #0
 800353e:	701a      	strb	r2, [r3, #0]
 8003540:	e02b      	b.n	800359a <UART_SetConfig+0x22a>
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	4a5c      	ldr	r2, [pc, #368]	@ (80036b8 <UART_SetConfig+0x348>)
 8003548:	4293      	cmp	r3, r2
 800354a:	d104      	bne.n	8003556 <UART_SetConfig+0x1e6>
 800354c:	231f      	movs	r3, #31
 800354e:	18fb      	adds	r3, r7, r3
 8003550:	2200      	movs	r2, #0
 8003552:	701a      	strb	r2, [r3, #0]
 8003554:	e021      	b.n	800359a <UART_SetConfig+0x22a>
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	4a58      	ldr	r2, [pc, #352]	@ (80036bc <UART_SetConfig+0x34c>)
 800355c:	4293      	cmp	r3, r2
 800355e:	d104      	bne.n	800356a <UART_SetConfig+0x1fa>
 8003560:	231f      	movs	r3, #31
 8003562:	18fb      	adds	r3, r7, r3
 8003564:	2200      	movs	r2, #0
 8003566:	701a      	strb	r2, [r3, #0]
 8003568:	e017      	b.n	800359a <UART_SetConfig+0x22a>
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	4a54      	ldr	r2, [pc, #336]	@ (80036c0 <UART_SetConfig+0x350>)
 8003570:	4293      	cmp	r3, r2
 8003572:	d104      	bne.n	800357e <UART_SetConfig+0x20e>
 8003574:	231f      	movs	r3, #31
 8003576:	18fb      	adds	r3, r7, r3
 8003578:	2200      	movs	r2, #0
 800357a:	701a      	strb	r2, [r3, #0]
 800357c:	e00d      	b.n	800359a <UART_SetConfig+0x22a>
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	4a50      	ldr	r2, [pc, #320]	@ (80036c4 <UART_SetConfig+0x354>)
 8003584:	4293      	cmp	r3, r2
 8003586:	d104      	bne.n	8003592 <UART_SetConfig+0x222>
 8003588:	231f      	movs	r3, #31
 800358a:	18fb      	adds	r3, r7, r3
 800358c:	2200      	movs	r2, #0
 800358e:	701a      	strb	r2, [r3, #0]
 8003590:	e003      	b.n	800359a <UART_SetConfig+0x22a>
 8003592:	231f      	movs	r3, #31
 8003594:	18fb      	adds	r3, r7, r3
 8003596:	2210      	movs	r2, #16
 8003598:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	69da      	ldr	r2, [r3, #28]
 800359e:	2380      	movs	r3, #128	@ 0x80
 80035a0:	021b      	lsls	r3, r3, #8
 80035a2:	429a      	cmp	r2, r3
 80035a4:	d15c      	bne.n	8003660 <UART_SetConfig+0x2f0>
  {
    switch (clocksource)
 80035a6:	231f      	movs	r3, #31
 80035a8:	18fb      	adds	r3, r7, r3
 80035aa:	781b      	ldrb	r3, [r3, #0]
 80035ac:	2b08      	cmp	r3, #8
 80035ae:	d015      	beq.n	80035dc <UART_SetConfig+0x26c>
 80035b0:	dc18      	bgt.n	80035e4 <UART_SetConfig+0x274>
 80035b2:	2b04      	cmp	r3, #4
 80035b4:	d00d      	beq.n	80035d2 <UART_SetConfig+0x262>
 80035b6:	dc15      	bgt.n	80035e4 <UART_SetConfig+0x274>
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d002      	beq.n	80035c2 <UART_SetConfig+0x252>
 80035bc:	2b02      	cmp	r3, #2
 80035be:	d005      	beq.n	80035cc <UART_SetConfig+0x25c>
 80035c0:	e010      	b.n	80035e4 <UART_SetConfig+0x274>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80035c2:	f7fe fa0f 	bl	80019e4 <HAL_RCC_GetPCLK1Freq>
 80035c6:	0003      	movs	r3, r0
 80035c8:	61bb      	str	r3, [r7, #24]
        break;
 80035ca:	e012      	b.n	80035f2 <UART_SetConfig+0x282>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80035cc:	4b3e      	ldr	r3, [pc, #248]	@ (80036c8 <UART_SetConfig+0x358>)
 80035ce:	61bb      	str	r3, [r7, #24]
        break;
 80035d0:	e00f      	b.n	80035f2 <UART_SetConfig+0x282>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80035d2:	f7fe f98b 	bl	80018ec <HAL_RCC_GetSysClockFreq>
 80035d6:	0003      	movs	r3, r0
 80035d8:	61bb      	str	r3, [r7, #24]
        break;
 80035da:	e00a      	b.n	80035f2 <UART_SetConfig+0x282>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80035dc:	2380      	movs	r3, #128	@ 0x80
 80035de:	021b      	lsls	r3, r3, #8
 80035e0:	61bb      	str	r3, [r7, #24]
        break;
 80035e2:	e006      	b.n	80035f2 <UART_SetConfig+0x282>
      default:
        pclk = 0U;
 80035e4:	2300      	movs	r3, #0
 80035e6:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80035e8:	231e      	movs	r3, #30
 80035ea:	18fb      	adds	r3, r7, r3
 80035ec:	2201      	movs	r2, #1
 80035ee:	701a      	strb	r2, [r3, #0]
        break;
 80035f0:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80035f2:	69bb      	ldr	r3, [r7, #24]
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d100      	bne.n	80035fa <UART_SetConfig+0x28a>
 80035f8:	e095      	b.n	8003726 <UART_SetConfig+0x3b6>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80035fa:	69bb      	ldr	r3, [r7, #24]
 80035fc:	005a      	lsls	r2, r3, #1
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	685b      	ldr	r3, [r3, #4]
 8003602:	085b      	lsrs	r3, r3, #1
 8003604:	18d2      	adds	r2, r2, r3
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	685b      	ldr	r3, [r3, #4]
 800360a:	0019      	movs	r1, r3
 800360c:	0010      	movs	r0, r2
 800360e:	f7fc fd7b 	bl	8000108 <__udivsi3>
 8003612:	0003      	movs	r3, r0
 8003614:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003616:	693b      	ldr	r3, [r7, #16]
 8003618:	2b0f      	cmp	r3, #15
 800361a:	d91c      	bls.n	8003656 <UART_SetConfig+0x2e6>
 800361c:	693a      	ldr	r2, [r7, #16]
 800361e:	2380      	movs	r3, #128	@ 0x80
 8003620:	025b      	lsls	r3, r3, #9
 8003622:	429a      	cmp	r2, r3
 8003624:	d217      	bcs.n	8003656 <UART_SetConfig+0x2e6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003626:	693b      	ldr	r3, [r7, #16]
 8003628:	b29a      	uxth	r2, r3
 800362a:	200e      	movs	r0, #14
 800362c:	183b      	adds	r3, r7, r0
 800362e:	210f      	movs	r1, #15
 8003630:	438a      	bics	r2, r1
 8003632:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003634:	693b      	ldr	r3, [r7, #16]
 8003636:	085b      	lsrs	r3, r3, #1
 8003638:	b29b      	uxth	r3, r3
 800363a:	2207      	movs	r2, #7
 800363c:	4013      	ands	r3, r2
 800363e:	b299      	uxth	r1, r3
 8003640:	183b      	adds	r3, r7, r0
 8003642:	183a      	adds	r2, r7, r0
 8003644:	8812      	ldrh	r2, [r2, #0]
 8003646:	430a      	orrs	r2, r1
 8003648:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	183a      	adds	r2, r7, r0
 8003650:	8812      	ldrh	r2, [r2, #0]
 8003652:	60da      	str	r2, [r3, #12]
 8003654:	e067      	b.n	8003726 <UART_SetConfig+0x3b6>
      }
      else
      {
        ret = HAL_ERROR;
 8003656:	231e      	movs	r3, #30
 8003658:	18fb      	adds	r3, r7, r3
 800365a:	2201      	movs	r2, #1
 800365c:	701a      	strb	r2, [r3, #0]
 800365e:	e062      	b.n	8003726 <UART_SetConfig+0x3b6>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003660:	231f      	movs	r3, #31
 8003662:	18fb      	adds	r3, r7, r3
 8003664:	781b      	ldrb	r3, [r3, #0]
 8003666:	2b08      	cmp	r3, #8
 8003668:	d030      	beq.n	80036cc <UART_SetConfig+0x35c>
 800366a:	dc33      	bgt.n	80036d4 <UART_SetConfig+0x364>
 800366c:	2b04      	cmp	r3, #4
 800366e:	d00d      	beq.n	800368c <UART_SetConfig+0x31c>
 8003670:	dc30      	bgt.n	80036d4 <UART_SetConfig+0x364>
 8003672:	2b00      	cmp	r3, #0
 8003674:	d002      	beq.n	800367c <UART_SetConfig+0x30c>
 8003676:	2b02      	cmp	r3, #2
 8003678:	d005      	beq.n	8003686 <UART_SetConfig+0x316>
 800367a:	e02b      	b.n	80036d4 <UART_SetConfig+0x364>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800367c:	f7fe f9b2 	bl	80019e4 <HAL_RCC_GetPCLK1Freq>
 8003680:	0003      	movs	r3, r0
 8003682:	61bb      	str	r3, [r7, #24]
        break;
 8003684:	e02d      	b.n	80036e2 <UART_SetConfig+0x372>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003686:	4b10      	ldr	r3, [pc, #64]	@ (80036c8 <UART_SetConfig+0x358>)
 8003688:	61bb      	str	r3, [r7, #24]
        break;
 800368a:	e02a      	b.n	80036e2 <UART_SetConfig+0x372>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800368c:	f7fe f92e 	bl	80018ec <HAL_RCC_GetSysClockFreq>
 8003690:	0003      	movs	r3, r0
 8003692:	61bb      	str	r3, [r7, #24]
        break;
 8003694:	e025      	b.n	80036e2 <UART_SetConfig+0x372>
 8003696:	46c0      	nop			@ (mov r8, r8)
 8003698:	efff69f3 	.word	0xefff69f3
 800369c:	ffffcfff 	.word	0xffffcfff
 80036a0:	fffff4ff 	.word	0xfffff4ff
 80036a4:	40013800 	.word	0x40013800
 80036a8:	40021000 	.word	0x40021000
 80036ac:	40004400 	.word	0x40004400
 80036b0:	40004800 	.word	0x40004800
 80036b4:	40004c00 	.word	0x40004c00
 80036b8:	40005000 	.word	0x40005000
 80036bc:	40011400 	.word	0x40011400
 80036c0:	40011800 	.word	0x40011800
 80036c4:	40011c00 	.word	0x40011c00
 80036c8:	007a1200 	.word	0x007a1200
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80036cc:	2380      	movs	r3, #128	@ 0x80
 80036ce:	021b      	lsls	r3, r3, #8
 80036d0:	61bb      	str	r3, [r7, #24]
        break;
 80036d2:	e006      	b.n	80036e2 <UART_SetConfig+0x372>
      default:
        pclk = 0U;
 80036d4:	2300      	movs	r3, #0
 80036d6:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80036d8:	231e      	movs	r3, #30
 80036da:	18fb      	adds	r3, r7, r3
 80036dc:	2201      	movs	r2, #1
 80036de:	701a      	strb	r2, [r3, #0]
        break;
 80036e0:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 80036e2:	69bb      	ldr	r3, [r7, #24]
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d01e      	beq.n	8003726 <UART_SetConfig+0x3b6>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	685b      	ldr	r3, [r3, #4]
 80036ec:	085a      	lsrs	r2, r3, #1
 80036ee:	69bb      	ldr	r3, [r7, #24]
 80036f0:	18d2      	adds	r2, r2, r3
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	685b      	ldr	r3, [r3, #4]
 80036f6:	0019      	movs	r1, r3
 80036f8:	0010      	movs	r0, r2
 80036fa:	f7fc fd05 	bl	8000108 <__udivsi3>
 80036fe:	0003      	movs	r3, r0
 8003700:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003702:	693b      	ldr	r3, [r7, #16]
 8003704:	2b0f      	cmp	r3, #15
 8003706:	d90a      	bls.n	800371e <UART_SetConfig+0x3ae>
 8003708:	693a      	ldr	r2, [r7, #16]
 800370a:	2380      	movs	r3, #128	@ 0x80
 800370c:	025b      	lsls	r3, r3, #9
 800370e:	429a      	cmp	r2, r3
 8003710:	d205      	bcs.n	800371e <UART_SetConfig+0x3ae>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003712:	693b      	ldr	r3, [r7, #16]
 8003714:	b29a      	uxth	r2, r3
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	60da      	str	r2, [r3, #12]
 800371c:	e003      	b.n	8003726 <UART_SetConfig+0x3b6>
      }
      else
      {
        ret = HAL_ERROR;
 800371e:	231e      	movs	r3, #30
 8003720:	18fb      	adds	r3, r7, r3
 8003722:	2201      	movs	r2, #1
 8003724:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	2200      	movs	r2, #0
 800372a:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2200      	movs	r2, #0
 8003730:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8003732:	231e      	movs	r3, #30
 8003734:	18fb      	adds	r3, r7, r3
 8003736:	781b      	ldrb	r3, [r3, #0]
}
 8003738:	0018      	movs	r0, r3
 800373a:	46bd      	mov	sp, r7
 800373c:	b008      	add	sp, #32
 800373e:	bd80      	pop	{r7, pc}

08003740 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b082      	sub	sp, #8
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800374c:	2208      	movs	r2, #8
 800374e:	4013      	ands	r3, r2
 8003750:	d00b      	beq.n	800376a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	685b      	ldr	r3, [r3, #4]
 8003758:	4a4a      	ldr	r2, [pc, #296]	@ (8003884 <UART_AdvFeatureConfig+0x144>)
 800375a:	4013      	ands	r3, r2
 800375c:	0019      	movs	r1, r3
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	430a      	orrs	r2, r1
 8003768:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800376e:	2201      	movs	r2, #1
 8003770:	4013      	ands	r3, r2
 8003772:	d00b      	beq.n	800378c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	685b      	ldr	r3, [r3, #4]
 800377a:	4a43      	ldr	r2, [pc, #268]	@ (8003888 <UART_AdvFeatureConfig+0x148>)
 800377c:	4013      	ands	r3, r2
 800377e:	0019      	movs	r1, r3
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	430a      	orrs	r2, r1
 800378a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003790:	2202      	movs	r2, #2
 8003792:	4013      	ands	r3, r2
 8003794:	d00b      	beq.n	80037ae <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	685b      	ldr	r3, [r3, #4]
 800379c:	4a3b      	ldr	r2, [pc, #236]	@ (800388c <UART_AdvFeatureConfig+0x14c>)
 800379e:	4013      	ands	r3, r2
 80037a0:	0019      	movs	r1, r3
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	430a      	orrs	r2, r1
 80037ac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037b2:	2204      	movs	r2, #4
 80037b4:	4013      	ands	r3, r2
 80037b6:	d00b      	beq.n	80037d0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	685b      	ldr	r3, [r3, #4]
 80037be:	4a34      	ldr	r2, [pc, #208]	@ (8003890 <UART_AdvFeatureConfig+0x150>)
 80037c0:	4013      	ands	r3, r2
 80037c2:	0019      	movs	r1, r3
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	430a      	orrs	r2, r1
 80037ce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037d4:	2210      	movs	r2, #16
 80037d6:	4013      	ands	r3, r2
 80037d8:	d00b      	beq.n	80037f2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	689b      	ldr	r3, [r3, #8]
 80037e0:	4a2c      	ldr	r2, [pc, #176]	@ (8003894 <UART_AdvFeatureConfig+0x154>)
 80037e2:	4013      	ands	r3, r2
 80037e4:	0019      	movs	r1, r3
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	430a      	orrs	r2, r1
 80037f0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037f6:	2220      	movs	r2, #32
 80037f8:	4013      	ands	r3, r2
 80037fa:	d00b      	beq.n	8003814 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	689b      	ldr	r3, [r3, #8]
 8003802:	4a25      	ldr	r2, [pc, #148]	@ (8003898 <UART_AdvFeatureConfig+0x158>)
 8003804:	4013      	ands	r3, r2
 8003806:	0019      	movs	r1, r3
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	430a      	orrs	r2, r1
 8003812:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003818:	2240      	movs	r2, #64	@ 0x40
 800381a:	4013      	ands	r3, r2
 800381c:	d01d      	beq.n	800385a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	685b      	ldr	r3, [r3, #4]
 8003824:	4a1d      	ldr	r2, [pc, #116]	@ (800389c <UART_AdvFeatureConfig+0x15c>)
 8003826:	4013      	ands	r3, r2
 8003828:	0019      	movs	r1, r3
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	430a      	orrs	r2, r1
 8003834:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800383a:	2380      	movs	r3, #128	@ 0x80
 800383c:	035b      	lsls	r3, r3, #13
 800383e:	429a      	cmp	r2, r3
 8003840:	d10b      	bne.n	800385a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	685b      	ldr	r3, [r3, #4]
 8003848:	4a15      	ldr	r2, [pc, #84]	@ (80038a0 <UART_AdvFeatureConfig+0x160>)
 800384a:	4013      	ands	r3, r2
 800384c:	0019      	movs	r1, r3
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	430a      	orrs	r2, r1
 8003858:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800385e:	2280      	movs	r2, #128	@ 0x80
 8003860:	4013      	ands	r3, r2
 8003862:	d00b      	beq.n	800387c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	685b      	ldr	r3, [r3, #4]
 800386a:	4a0e      	ldr	r2, [pc, #56]	@ (80038a4 <UART_AdvFeatureConfig+0x164>)
 800386c:	4013      	ands	r3, r2
 800386e:	0019      	movs	r1, r3
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	430a      	orrs	r2, r1
 800387a:	605a      	str	r2, [r3, #4]
  }
}
 800387c:	46c0      	nop			@ (mov r8, r8)
 800387e:	46bd      	mov	sp, r7
 8003880:	b002      	add	sp, #8
 8003882:	bd80      	pop	{r7, pc}
 8003884:	ffff7fff 	.word	0xffff7fff
 8003888:	fffdffff 	.word	0xfffdffff
 800388c:	fffeffff 	.word	0xfffeffff
 8003890:	fffbffff 	.word	0xfffbffff
 8003894:	ffffefff 	.word	0xffffefff
 8003898:	ffffdfff 	.word	0xffffdfff
 800389c:	ffefffff 	.word	0xffefffff
 80038a0:	ff9fffff 	.word	0xff9fffff
 80038a4:	fff7ffff 	.word	0xfff7ffff

080038a8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b092      	sub	sp, #72	@ 0x48
 80038ac:	af02      	add	r7, sp, #8
 80038ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	2284      	movs	r2, #132	@ 0x84
 80038b4:	2100      	movs	r1, #0
 80038b6:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80038b8:	f7fd f90c 	bl	8000ad4 <HAL_GetTick>
 80038bc:	0003      	movs	r3, r0
 80038be:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	2208      	movs	r2, #8
 80038c8:	4013      	ands	r3, r2
 80038ca:	2b08      	cmp	r3, #8
 80038cc:	d12c      	bne.n	8003928 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80038ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80038d0:	2280      	movs	r2, #128	@ 0x80
 80038d2:	0391      	lsls	r1, r2, #14
 80038d4:	6878      	ldr	r0, [r7, #4]
 80038d6:	4a46      	ldr	r2, [pc, #280]	@ (80039f0 <UART_CheckIdleState+0x148>)
 80038d8:	9200      	str	r2, [sp, #0]
 80038da:	2200      	movs	r2, #0
 80038dc:	f000 f88c 	bl	80039f8 <UART_WaitOnFlagUntilTimeout>
 80038e0:	1e03      	subs	r3, r0, #0
 80038e2:	d021      	beq.n	8003928 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80038e4:	f3ef 8310 	mrs	r3, PRIMASK
 80038e8:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80038ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80038ec:	63bb      	str	r3, [r7, #56]	@ 0x38
 80038ee:	2301      	movs	r3, #1
 80038f0:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038f4:	f383 8810 	msr	PRIMASK, r3
}
 80038f8:	46c0      	nop			@ (mov r8, r8)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	681a      	ldr	r2, [r3, #0]
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	2180      	movs	r1, #128	@ 0x80
 8003906:	438a      	bics	r2, r1
 8003908:	601a      	str	r2, [r3, #0]
 800390a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800390c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800390e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003910:	f383 8810 	msr	PRIMASK, r3
}
 8003914:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	2220      	movs	r2, #32
 800391a:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	2278      	movs	r2, #120	@ 0x78
 8003920:	2100      	movs	r1, #0
 8003922:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003924:	2303      	movs	r3, #3
 8003926:	e05f      	b.n	80039e8 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	2204      	movs	r2, #4
 8003930:	4013      	ands	r3, r2
 8003932:	2b04      	cmp	r3, #4
 8003934:	d146      	bne.n	80039c4 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003936:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003938:	2280      	movs	r2, #128	@ 0x80
 800393a:	03d1      	lsls	r1, r2, #15
 800393c:	6878      	ldr	r0, [r7, #4]
 800393e:	4a2c      	ldr	r2, [pc, #176]	@ (80039f0 <UART_CheckIdleState+0x148>)
 8003940:	9200      	str	r2, [sp, #0]
 8003942:	2200      	movs	r2, #0
 8003944:	f000 f858 	bl	80039f8 <UART_WaitOnFlagUntilTimeout>
 8003948:	1e03      	subs	r3, r0, #0
 800394a:	d03b      	beq.n	80039c4 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800394c:	f3ef 8310 	mrs	r3, PRIMASK
 8003950:	60fb      	str	r3, [r7, #12]
  return(result);
 8003952:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003954:	637b      	str	r3, [r7, #52]	@ 0x34
 8003956:	2301      	movs	r3, #1
 8003958:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800395a:	693b      	ldr	r3, [r7, #16]
 800395c:	f383 8810 	msr	PRIMASK, r3
}
 8003960:	46c0      	nop			@ (mov r8, r8)
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	681a      	ldr	r2, [r3, #0]
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	4921      	ldr	r1, [pc, #132]	@ (80039f4 <UART_CheckIdleState+0x14c>)
 800396e:	400a      	ands	r2, r1
 8003970:	601a      	str	r2, [r3, #0]
 8003972:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003974:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003976:	697b      	ldr	r3, [r7, #20]
 8003978:	f383 8810 	msr	PRIMASK, r3
}
 800397c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800397e:	f3ef 8310 	mrs	r3, PRIMASK
 8003982:	61bb      	str	r3, [r7, #24]
  return(result);
 8003984:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003986:	633b      	str	r3, [r7, #48]	@ 0x30
 8003988:	2301      	movs	r3, #1
 800398a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800398c:	69fb      	ldr	r3, [r7, #28]
 800398e:	f383 8810 	msr	PRIMASK, r3
}
 8003992:	46c0      	nop			@ (mov r8, r8)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	689a      	ldr	r2, [r3, #8]
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	2101      	movs	r1, #1
 80039a0:	438a      	bics	r2, r1
 80039a2:	609a      	str	r2, [r3, #8]
 80039a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039a6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039a8:	6a3b      	ldr	r3, [r7, #32]
 80039aa:	f383 8810 	msr	PRIMASK, r3
}
 80039ae:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2280      	movs	r2, #128	@ 0x80
 80039b4:	2120      	movs	r1, #32
 80039b6:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	2278      	movs	r2, #120	@ 0x78
 80039bc:	2100      	movs	r1, #0
 80039be:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80039c0:	2303      	movs	r3, #3
 80039c2:	e011      	b.n	80039e8 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	2220      	movs	r2, #32
 80039c8:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	2280      	movs	r2, #128	@ 0x80
 80039ce:	2120      	movs	r1, #32
 80039d0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	2200      	movs	r2, #0
 80039d6:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2200      	movs	r2, #0
 80039dc:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	2278      	movs	r2, #120	@ 0x78
 80039e2:	2100      	movs	r1, #0
 80039e4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80039e6:	2300      	movs	r3, #0
}
 80039e8:	0018      	movs	r0, r3
 80039ea:	46bd      	mov	sp, r7
 80039ec:	b010      	add	sp, #64	@ 0x40
 80039ee:	bd80      	pop	{r7, pc}
 80039f0:	01ffffff 	.word	0x01ffffff
 80039f4:	fffffedf 	.word	0xfffffedf

080039f8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b084      	sub	sp, #16
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	60f8      	str	r0, [r7, #12]
 8003a00:	60b9      	str	r1, [r7, #8]
 8003a02:	603b      	str	r3, [r7, #0]
 8003a04:	1dfb      	adds	r3, r7, #7
 8003a06:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a08:	e051      	b.n	8003aae <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a0a:	69bb      	ldr	r3, [r7, #24]
 8003a0c:	3301      	adds	r3, #1
 8003a0e:	d04e      	beq.n	8003aae <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a10:	f7fd f860 	bl	8000ad4 <HAL_GetTick>
 8003a14:	0002      	movs	r2, r0
 8003a16:	683b      	ldr	r3, [r7, #0]
 8003a18:	1ad3      	subs	r3, r2, r3
 8003a1a:	69ba      	ldr	r2, [r7, #24]
 8003a1c:	429a      	cmp	r2, r3
 8003a1e:	d302      	bcc.n	8003a26 <UART_WaitOnFlagUntilTimeout+0x2e>
 8003a20:	69bb      	ldr	r3, [r7, #24]
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d101      	bne.n	8003a2a <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8003a26:	2303      	movs	r3, #3
 8003a28:	e051      	b.n	8003ace <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	2204      	movs	r2, #4
 8003a32:	4013      	ands	r3, r2
 8003a34:	d03b      	beq.n	8003aae <UART_WaitOnFlagUntilTimeout+0xb6>
 8003a36:	68bb      	ldr	r3, [r7, #8]
 8003a38:	2b80      	cmp	r3, #128	@ 0x80
 8003a3a:	d038      	beq.n	8003aae <UART_WaitOnFlagUntilTimeout+0xb6>
 8003a3c:	68bb      	ldr	r3, [r7, #8]
 8003a3e:	2b40      	cmp	r3, #64	@ 0x40
 8003a40:	d035      	beq.n	8003aae <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	69db      	ldr	r3, [r3, #28]
 8003a48:	2208      	movs	r2, #8
 8003a4a:	4013      	ands	r3, r2
 8003a4c:	2b08      	cmp	r3, #8
 8003a4e:	d111      	bne.n	8003a74 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	2208      	movs	r2, #8
 8003a56:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	0018      	movs	r0, r3
 8003a5c:	f000 f83c 	bl	8003ad8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	2284      	movs	r2, #132	@ 0x84
 8003a64:	2108      	movs	r1, #8
 8003a66:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	2278      	movs	r2, #120	@ 0x78
 8003a6c:	2100      	movs	r1, #0
 8003a6e:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003a70:	2301      	movs	r3, #1
 8003a72:	e02c      	b.n	8003ace <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	69da      	ldr	r2, [r3, #28]
 8003a7a:	2380      	movs	r3, #128	@ 0x80
 8003a7c:	011b      	lsls	r3, r3, #4
 8003a7e:	401a      	ands	r2, r3
 8003a80:	2380      	movs	r3, #128	@ 0x80
 8003a82:	011b      	lsls	r3, r3, #4
 8003a84:	429a      	cmp	r2, r3
 8003a86:	d112      	bne.n	8003aae <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	2280      	movs	r2, #128	@ 0x80
 8003a8e:	0112      	lsls	r2, r2, #4
 8003a90:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	0018      	movs	r0, r3
 8003a96:	f000 f81f 	bl	8003ad8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	2284      	movs	r2, #132	@ 0x84
 8003a9e:	2120      	movs	r1, #32
 8003aa0:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	2278      	movs	r2, #120	@ 0x78
 8003aa6:	2100      	movs	r1, #0
 8003aa8:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003aaa:	2303      	movs	r3, #3
 8003aac:	e00f      	b.n	8003ace <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	69db      	ldr	r3, [r3, #28]
 8003ab4:	68ba      	ldr	r2, [r7, #8]
 8003ab6:	4013      	ands	r3, r2
 8003ab8:	68ba      	ldr	r2, [r7, #8]
 8003aba:	1ad3      	subs	r3, r2, r3
 8003abc:	425a      	negs	r2, r3
 8003abe:	4153      	adcs	r3, r2
 8003ac0:	b2db      	uxtb	r3, r3
 8003ac2:	001a      	movs	r2, r3
 8003ac4:	1dfb      	adds	r3, r7, #7
 8003ac6:	781b      	ldrb	r3, [r3, #0]
 8003ac8:	429a      	cmp	r2, r3
 8003aca:	d09e      	beq.n	8003a0a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003acc:	2300      	movs	r3, #0
}
 8003ace:	0018      	movs	r0, r3
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	b004      	add	sp, #16
 8003ad4:	bd80      	pop	{r7, pc}
	...

08003ad8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b08e      	sub	sp, #56	@ 0x38
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ae0:	f3ef 8310 	mrs	r3, PRIMASK
 8003ae4:	617b      	str	r3, [r7, #20]
  return(result);
 8003ae6:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003ae8:	637b      	str	r3, [r7, #52]	@ 0x34
 8003aea:	2301      	movs	r3, #1
 8003aec:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003aee:	69bb      	ldr	r3, [r7, #24]
 8003af0:	f383 8810 	msr	PRIMASK, r3
}
 8003af4:	46c0      	nop			@ (mov r8, r8)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	681a      	ldr	r2, [r3, #0]
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	4926      	ldr	r1, [pc, #152]	@ (8003b9c <UART_EndRxTransfer+0xc4>)
 8003b02:	400a      	ands	r2, r1
 8003b04:	601a      	str	r2, [r3, #0]
 8003b06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b08:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b0a:	69fb      	ldr	r3, [r7, #28]
 8003b0c:	f383 8810 	msr	PRIMASK, r3
}
 8003b10:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b12:	f3ef 8310 	mrs	r3, PRIMASK
 8003b16:	623b      	str	r3, [r7, #32]
  return(result);
 8003b18:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b1a:	633b      	str	r3, [r7, #48]	@ 0x30
 8003b1c:	2301      	movs	r3, #1
 8003b1e:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b22:	f383 8810 	msr	PRIMASK, r3
}
 8003b26:	46c0      	nop			@ (mov r8, r8)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	689a      	ldr	r2, [r3, #8]
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	2101      	movs	r1, #1
 8003b34:	438a      	bics	r2, r1
 8003b36:	609a      	str	r2, [r3, #8]
 8003b38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b3a:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b3e:	f383 8810 	msr	PRIMASK, r3
}
 8003b42:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b48:	2b01      	cmp	r3, #1
 8003b4a:	d118      	bne.n	8003b7e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b4c:	f3ef 8310 	mrs	r3, PRIMASK
 8003b50:	60bb      	str	r3, [r7, #8]
  return(result);
 8003b52:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b54:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003b56:	2301      	movs	r3, #1
 8003b58:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	f383 8810 	msr	PRIMASK, r3
}
 8003b60:	46c0      	nop			@ (mov r8, r8)
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	681a      	ldr	r2, [r3, #0]
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	2110      	movs	r1, #16
 8003b6e:	438a      	bics	r2, r1
 8003b70:	601a      	str	r2, [r3, #0]
 8003b72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b74:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b76:	693b      	ldr	r3, [r7, #16]
 8003b78:	f383 8810 	msr	PRIMASK, r3
}
 8003b7c:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	2280      	movs	r2, #128	@ 0x80
 8003b82:	2120      	movs	r1, #32
 8003b84:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	2200      	movs	r2, #0
 8003b8a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2200      	movs	r2, #0
 8003b90:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003b92:	46c0      	nop			@ (mov r8, r8)
 8003b94:	46bd      	mov	sp, r7
 8003b96:	b00e      	add	sp, #56	@ 0x38
 8003b98:	bd80      	pop	{r7, pc}
 8003b9a:	46c0      	nop			@ (mov r8, r8)
 8003b9c:	fffffedf 	.word	0xfffffedf

08003ba0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	b084      	sub	sp, #16
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bac:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	225a      	movs	r2, #90	@ 0x5a
 8003bb2:	2100      	movs	r1, #0
 8003bb4:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	2252      	movs	r2, #82	@ 0x52
 8003bba:	2100      	movs	r1, #0
 8003bbc:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	0018      	movs	r0, r3
 8003bc2:	f7ff fbc1 	bl	8003348 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003bc6:	46c0      	nop			@ (mov r8, r8)
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	b004      	add	sp, #16
 8003bcc:	bd80      	pop	{r7, pc}

08003bce <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8003bce:	b580      	push	{r7, lr}
 8003bd0:	b08a      	sub	sp, #40	@ 0x28
 8003bd2:	af00      	add	r7, sp, #0
 8003bd4:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003bda:	2b21      	cmp	r3, #33	@ 0x21
 8003bdc:	d14c      	bne.n	8003c78 <UART_TxISR_8BIT+0xaa>
  {
    if (huart->TxXferCount == 0U)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	2252      	movs	r2, #82	@ 0x52
 8003be2:	5a9b      	ldrh	r3, [r3, r2]
 8003be4:	b29b      	uxth	r3, r3
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d132      	bne.n	8003c50 <UART_TxISR_8BIT+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003bea:	f3ef 8310 	mrs	r3, PRIMASK
 8003bee:	60bb      	str	r3, [r7, #8]
  return(result);
 8003bf0:	68bb      	ldr	r3, [r7, #8]
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8003bf2:	627b      	str	r3, [r7, #36]	@ 0x24
 8003bf4:	2301      	movs	r3, #1
 8003bf6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	f383 8810 	msr	PRIMASK, r3
}
 8003bfe:	46c0      	nop			@ (mov r8, r8)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	681a      	ldr	r2, [r3, #0]
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	2180      	movs	r1, #128	@ 0x80
 8003c0c:	438a      	bics	r2, r1
 8003c0e:	601a      	str	r2, [r3, #0]
 8003c10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c12:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c14:	693b      	ldr	r3, [r7, #16]
 8003c16:	f383 8810 	msr	PRIMASK, r3
}
 8003c1a:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003c1c:	f3ef 8310 	mrs	r3, PRIMASK
 8003c20:	617b      	str	r3, [r7, #20]
  return(result);
 8003c22:	697b      	ldr	r3, [r7, #20]

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003c24:	623b      	str	r3, [r7, #32]
 8003c26:	2301      	movs	r3, #1
 8003c28:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c2a:	69bb      	ldr	r3, [r7, #24]
 8003c2c:	f383 8810 	msr	PRIMASK, r3
}
 8003c30:	46c0      	nop			@ (mov r8, r8)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	681a      	ldr	r2, [r3, #0]
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	2140      	movs	r1, #64	@ 0x40
 8003c3e:	430a      	orrs	r2, r1
 8003c40:	601a      	str	r2, [r3, #0]
 8003c42:	6a3b      	ldr	r3, [r7, #32]
 8003c44:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c46:	69fb      	ldr	r3, [r7, #28]
 8003c48:	f383 8810 	msr	PRIMASK, r3
}
 8003c4c:	46c0      	nop			@ (mov r8, r8)
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8003c4e:	e013      	b.n	8003c78 <UART_TxISR_8BIT+0xaa>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c54:	781a      	ldrb	r2, [r3, #0]
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	851a      	strh	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c60:	1c5a      	adds	r2, r3, #1
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	2252      	movs	r2, #82	@ 0x52
 8003c6a:	5a9b      	ldrh	r3, [r3, r2]
 8003c6c:	b29b      	uxth	r3, r3
 8003c6e:	3b01      	subs	r3, #1
 8003c70:	b299      	uxth	r1, r3
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	2252      	movs	r2, #82	@ 0x52
 8003c76:	5299      	strh	r1, [r3, r2]
}
 8003c78:	46c0      	nop			@ (mov r8, r8)
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	b00a      	add	sp, #40	@ 0x28
 8003c7e:	bd80      	pop	{r7, pc}

08003c80 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8003c80:	b580      	push	{r7, lr}
 8003c82:	b08c      	sub	sp, #48	@ 0x30
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003c8c:	2b21      	cmp	r3, #33	@ 0x21
 8003c8e:	d151      	bne.n	8003d34 <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2252      	movs	r2, #82	@ 0x52
 8003c94:	5a9b      	ldrh	r3, [r3, r2]
 8003c96:	b29b      	uxth	r3, r3
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d132      	bne.n	8003d02 <UART_TxISR_16BIT+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003c9c:	f3ef 8310 	mrs	r3, PRIMASK
 8003ca0:	60fb      	str	r3, [r7, #12]
  return(result);
 8003ca2:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8003ca4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003ca6:	2301      	movs	r3, #1
 8003ca8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003caa:	693b      	ldr	r3, [r7, #16]
 8003cac:	f383 8810 	msr	PRIMASK, r3
}
 8003cb0:	46c0      	nop			@ (mov r8, r8)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	681a      	ldr	r2, [r3, #0]
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	2180      	movs	r1, #128	@ 0x80
 8003cbe:	438a      	bics	r2, r1
 8003cc0:	601a      	str	r2, [r3, #0]
 8003cc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cc4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003cc6:	697b      	ldr	r3, [r7, #20]
 8003cc8:	f383 8810 	msr	PRIMASK, r3
}
 8003ccc:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003cce:	f3ef 8310 	mrs	r3, PRIMASK
 8003cd2:	61bb      	str	r3, [r7, #24]
  return(result);
 8003cd4:	69bb      	ldr	r3, [r7, #24]

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003cd6:	627b      	str	r3, [r7, #36]	@ 0x24
 8003cd8:	2301      	movs	r3, #1
 8003cda:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003cdc:	69fb      	ldr	r3, [r7, #28]
 8003cde:	f383 8810 	msr	PRIMASK, r3
}
 8003ce2:	46c0      	nop			@ (mov r8, r8)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	681a      	ldr	r2, [r3, #0]
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	2140      	movs	r1, #64	@ 0x40
 8003cf0:	430a      	orrs	r2, r1
 8003cf2:	601a      	str	r2, [r3, #0]
 8003cf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cf6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003cf8:	6a3b      	ldr	r3, [r7, #32]
 8003cfa:	f383 8810 	msr	PRIMASK, r3
}
 8003cfe:	46c0      	nop			@ (mov r8, r8)
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8003d00:	e018      	b.n	8003d34 <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d06:	62fb      	str	r3, [r7, #44]	@ 0x2c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8003d08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d0a:	881a      	ldrh	r2, [r3, #0]
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	05d2      	lsls	r2, r2, #23
 8003d12:	0dd2      	lsrs	r2, r2, #23
 8003d14:	b292      	uxth	r2, r2
 8003d16:	851a      	strh	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d1c:	1c9a      	adds	r2, r3, #2
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	2252      	movs	r2, #82	@ 0x52
 8003d26:	5a9b      	ldrh	r3, [r3, r2]
 8003d28:	b29b      	uxth	r3, r3
 8003d2a:	3b01      	subs	r3, #1
 8003d2c:	b299      	uxth	r1, r3
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	2252      	movs	r2, #82	@ 0x52
 8003d32:	5299      	strh	r1, [r3, r2]
}
 8003d34:	46c0      	nop			@ (mov r8, r8)
 8003d36:	46bd      	mov	sp, r7
 8003d38:	b00c      	add	sp, #48	@ 0x30
 8003d3a:	bd80      	pop	{r7, pc}

08003d3c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003d3c:	b580      	push	{r7, lr}
 8003d3e:	b086      	sub	sp, #24
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d44:	f3ef 8310 	mrs	r3, PRIMASK
 8003d48:	60bb      	str	r3, [r7, #8]
  return(result);
 8003d4a:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003d4c:	617b      	str	r3, [r7, #20]
 8003d4e:	2301      	movs	r3, #1
 8003d50:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	f383 8810 	msr	PRIMASK, r3
}
 8003d58:	46c0      	nop			@ (mov r8, r8)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	681a      	ldr	r2, [r3, #0]
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	2140      	movs	r1, #64	@ 0x40
 8003d66:	438a      	bics	r2, r1
 8003d68:	601a      	str	r2, [r3, #0]
 8003d6a:	697b      	ldr	r3, [r7, #20]
 8003d6c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d6e:	693b      	ldr	r3, [r7, #16]
 8003d70:	f383 8810 	msr	PRIMASK, r3
}
 8003d74:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	2220      	movs	r2, #32
 8003d7a:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2200      	movs	r2, #0
 8003d80:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	0018      	movs	r0, r3
 8003d86:	f7ff fad7 	bl	8003338 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003d8a:	46c0      	nop			@ (mov r8, r8)
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	b006      	add	sp, #24
 8003d90:	bd80      	pop	{r7, pc}

08003d92 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8003d92:	b580      	push	{r7, lr}
 8003d94:	b082      	sub	sp, #8
 8003d96:	af00      	add	r7, sp, #0
 8003d98:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8003d9a:	46c0      	nop			@ (mov r8, r8)
 8003d9c:	46bd      	mov	sp, r7
 8003d9e:	b002      	add	sp, #8
 8003da0:	bd80      	pop	{r7, pc}
	...

08003da4 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8003da4:	b580      	push	{r7, lr}
 8003da6:	b084      	sub	sp, #16
 8003da8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003daa:	f3ef 8305 	mrs	r3, IPSR
 8003dae:	60bb      	str	r3, [r7, #8]
  return(result);
 8003db0:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d109      	bne.n	8003dca <osKernelInitialize+0x26>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003db6:	f3ef 8310 	mrs	r3, PRIMASK
 8003dba:	607b      	str	r3, [r7, #4]
  return(result);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d007      	beq.n	8003dd2 <osKernelInitialize+0x2e>
 8003dc2:	4b0d      	ldr	r3, [pc, #52]	@ (8003df8 <osKernelInitialize+0x54>)
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	2b02      	cmp	r3, #2
 8003dc8:	d103      	bne.n	8003dd2 <osKernelInitialize+0x2e>
    stat = osErrorISR;
 8003dca:	2306      	movs	r3, #6
 8003dcc:	425b      	negs	r3, r3
 8003dce:	60fb      	str	r3, [r7, #12]
 8003dd0:	e00c      	b.n	8003dec <osKernelInitialize+0x48>
  }
  else {
    if (KernelState == osKernelInactive) {
 8003dd2:	4b09      	ldr	r3, [pc, #36]	@ (8003df8 <osKernelInitialize+0x54>)
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d105      	bne.n	8003de6 <osKernelInitialize+0x42>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 8003dda:	4b07      	ldr	r3, [pc, #28]	@ (8003df8 <osKernelInitialize+0x54>)
 8003ddc:	2201      	movs	r2, #1
 8003dde:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8003de0:	2300      	movs	r3, #0
 8003de2:	60fb      	str	r3, [r7, #12]
 8003de4:	e002      	b.n	8003dec <osKernelInitialize+0x48>
    } else {
      stat = osError;
 8003de6:	2301      	movs	r3, #1
 8003de8:	425b      	negs	r3, r3
 8003dea:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8003dec:	68fb      	ldr	r3, [r7, #12]
}
 8003dee:	0018      	movs	r0, r3
 8003df0:	46bd      	mov	sp, r7
 8003df2:	b004      	add	sp, #16
 8003df4:	bd80      	pop	{r7, pc}
 8003df6:	46c0      	nop			@ (mov r8, r8)
 8003df8:	200006d8 	.word	0x200006d8

08003dfc <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	b084      	sub	sp, #16
 8003e00:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003e02:	f3ef 8305 	mrs	r3, IPSR
 8003e06:	60bb      	str	r3, [r7, #8]
  return(result);
 8003e08:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d109      	bne.n	8003e22 <osKernelStart+0x26>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e0e:	f3ef 8310 	mrs	r3, PRIMASK
 8003e12:	607b      	str	r3, [r7, #4]
  return(result);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d007      	beq.n	8003e2a <osKernelStart+0x2e>
 8003e1a:	4b0e      	ldr	r3, [pc, #56]	@ (8003e54 <osKernelStart+0x58>)
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	2b02      	cmp	r3, #2
 8003e20:	d103      	bne.n	8003e2a <osKernelStart+0x2e>
    stat = osErrorISR;
 8003e22:	2306      	movs	r3, #6
 8003e24:	425b      	negs	r3, r3
 8003e26:	60fb      	str	r3, [r7, #12]
 8003e28:	e00e      	b.n	8003e48 <osKernelStart+0x4c>
  }
  else {
    if (KernelState == osKernelReady) {
 8003e2a:	4b0a      	ldr	r3, [pc, #40]	@ (8003e54 <osKernelStart+0x58>)
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	2b01      	cmp	r3, #1
 8003e30:	d107      	bne.n	8003e42 <osKernelStart+0x46>
      KernelState = osKernelRunning;
 8003e32:	4b08      	ldr	r3, [pc, #32]	@ (8003e54 <osKernelStart+0x58>)
 8003e34:	2202      	movs	r2, #2
 8003e36:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8003e38:	f001 fd7e 	bl	8005938 <vTaskStartScheduler>
      stat = osOK;
 8003e3c:	2300      	movs	r3, #0
 8003e3e:	60fb      	str	r3, [r7, #12]
 8003e40:	e002      	b.n	8003e48 <osKernelStart+0x4c>
    } else {
      stat = osError;
 8003e42:	2301      	movs	r3, #1
 8003e44:	425b      	negs	r3, r3
 8003e46:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8003e48:	68fb      	ldr	r3, [r7, #12]
}
 8003e4a:	0018      	movs	r0, r3
 8003e4c:	46bd      	mov	sp, r7
 8003e4e:	b004      	add	sp, #16
 8003e50:	bd80      	pop	{r7, pc}
 8003e52:	46c0      	nop			@ (mov r8, r8)
 8003e54:	200006d8 	.word	0x200006d8

08003e58 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8003e58:	b5b0      	push	{r4, r5, r7, lr}
 8003e5a:	b090      	sub	sp, #64	@ 0x40
 8003e5c:	af04      	add	r7, sp, #16
 8003e5e:	60f8      	str	r0, [r7, #12]
 8003e60:	60b9      	str	r1, [r7, #8]
 8003e62:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8003e64:	2300      	movs	r3, #0
 8003e66:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003e68:	f3ef 8305 	mrs	r3, IPSR
 8003e6c:	61fb      	str	r3, [r7, #28]
  return(result);
 8003e6e:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d000      	beq.n	8003e76 <osThreadNew+0x1e>
 8003e74:	e090      	b.n	8003f98 <osThreadNew+0x140>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e76:	f3ef 8310 	mrs	r3, PRIMASK
 8003e7a:	61bb      	str	r3, [r7, #24]
  return(result);
 8003e7c:	69bb      	ldr	r3, [r7, #24]
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d004      	beq.n	8003e8c <osThreadNew+0x34>
 8003e82:	4b48      	ldr	r3, [pc, #288]	@ (8003fa4 <osThreadNew+0x14c>)
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	2b02      	cmp	r3, #2
 8003e88:	d100      	bne.n	8003e8c <osThreadNew+0x34>
 8003e8a:	e085      	b.n	8003f98 <osThreadNew+0x140>
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d100      	bne.n	8003e94 <osThreadNew+0x3c>
 8003e92:	e081      	b.n	8003f98 <osThreadNew+0x140>
    stack = configMINIMAL_STACK_SIZE;
 8003e94:	2380      	movs	r3, #128	@ 0x80
 8003e96:	62bb      	str	r3, [r7, #40]	@ 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 8003e98:	2318      	movs	r3, #24
 8003e9a:	627b      	str	r3, [r7, #36]	@ 0x24

    empty = '\0';
 8003e9c:	2117      	movs	r1, #23
 8003e9e:	187b      	adds	r3, r7, r1
 8003ea0:	2200      	movs	r2, #0
 8003ea2:	701a      	strb	r2, [r3, #0]
    name  = &empty;
 8003ea4:	187b      	adds	r3, r7, r1
 8003ea6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    mem   = -1;
 8003ea8:	2301      	movs	r3, #1
 8003eaa:	425b      	negs	r3, r3
 8003eac:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d044      	beq.n	8003f3e <osThreadNew+0xe6>
      if (attr->name != NULL) {
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d002      	beq.n	8003ec2 <osThreadNew+0x6a>
        name = attr->name;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (attr->priority != osPriorityNone) {
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	699b      	ldr	r3, [r3, #24]
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d002      	beq.n	8003ed0 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	699b      	ldr	r3, [r3, #24]
 8003ece:	627b      	str	r3, [r7, #36]	@ 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8003ed0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d007      	beq.n	8003ee6 <osThreadNew+0x8e>
 8003ed6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ed8:	2b38      	cmp	r3, #56	@ 0x38
 8003eda:	d804      	bhi.n	8003ee6 <osThreadNew+0x8e>
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	685b      	ldr	r3, [r3, #4]
 8003ee0:	2201      	movs	r2, #1
 8003ee2:	4013      	ands	r3, r2
 8003ee4:	d001      	beq.n	8003eea <osThreadNew+0x92>
        return (NULL);
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	e057      	b.n	8003f9a <osThreadNew+0x142>
      }

      if (attr->stack_size > 0U) {
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	695b      	ldr	r3, [r3, #20]
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d003      	beq.n	8003efa <osThreadNew+0xa2>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	695b      	ldr	r3, [r3, #20]
 8003ef6:	089b      	lsrs	r3, r3, #2
 8003ef8:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	689b      	ldr	r3, [r3, #8]
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d00e      	beq.n	8003f20 <osThreadNew+0xc8>
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	68db      	ldr	r3, [r3, #12]
 8003f06:	2ba7      	cmp	r3, #167	@ 0xa7
 8003f08:	d90a      	bls.n	8003f20 <osThreadNew+0xc8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d006      	beq.n	8003f20 <osThreadNew+0xc8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	695b      	ldr	r3, [r3, #20]
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d002      	beq.n	8003f20 <osThreadNew+0xc8>
        mem = 1;
 8003f1a:	2301      	movs	r3, #1
 8003f1c:	623b      	str	r3, [r7, #32]
 8003f1e:	e010      	b.n	8003f42 <osThreadNew+0xea>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	689b      	ldr	r3, [r3, #8]
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d10c      	bne.n	8003f42 <osThreadNew+0xea>
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	68db      	ldr	r3, [r3, #12]
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d108      	bne.n	8003f42 <osThreadNew+0xea>
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	691b      	ldr	r3, [r3, #16]
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d104      	bne.n	8003f42 <osThreadNew+0xea>
          mem = 0;
 8003f38:	2300      	movs	r3, #0
 8003f3a:	623b      	str	r3, [r7, #32]
 8003f3c:	e001      	b.n	8003f42 <osThreadNew+0xea>
        }
      }
    }
    else {
      mem = 0;
 8003f3e:	2300      	movs	r3, #0
 8003f40:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8003f42:	6a3b      	ldr	r3, [r7, #32]
 8003f44:	2b01      	cmp	r3, #1
 8003f46:	d112      	bne.n	8003f6e <osThreadNew+0x116>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	691a      	ldr	r2, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	689b      	ldr	r3, [r3, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003f50:	68bd      	ldr	r5, [r7, #8]
 8003f52:	6abc      	ldr	r4, [r7, #40]	@ 0x28
 8003f54:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003f56:	68f8      	ldr	r0, [r7, #12]
 8003f58:	9302      	str	r3, [sp, #8]
 8003f5a:	9201      	str	r2, [sp, #4]
 8003f5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f5e:	9300      	str	r3, [sp, #0]
 8003f60:	002b      	movs	r3, r5
 8003f62:	0022      	movs	r2, r4
 8003f64:	f001 fb53 	bl	800560e <xTaskCreateStatic>
 8003f68:	0003      	movs	r3, r0
 8003f6a:	613b      	str	r3, [r7, #16]
 8003f6c:	e014      	b.n	8003f98 <osThreadNew+0x140>
    }
    else {
      if (mem == 0) {
 8003f6e:	6a3b      	ldr	r3, [r7, #32]
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d111      	bne.n	8003f98 <osThreadNew+0x140>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8003f74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f76:	b29a      	uxth	r2, r3
 8003f78:	68bc      	ldr	r4, [r7, #8]
 8003f7a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003f7c:	68f8      	ldr	r0, [r7, #12]
 8003f7e:	2310      	movs	r3, #16
 8003f80:	18fb      	adds	r3, r7, r3
 8003f82:	9301      	str	r3, [sp, #4]
 8003f84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f86:	9300      	str	r3, [sp, #0]
 8003f88:	0023      	movs	r3, r4
 8003f8a:	f001 fb86 	bl	800569a <xTaskCreate>
 8003f8e:	0003      	movs	r3, r0
 8003f90:	2b01      	cmp	r3, #1
 8003f92:	d001      	beq.n	8003f98 <osThreadNew+0x140>
          hTask = NULL;
 8003f94:	2300      	movs	r3, #0
 8003f96:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8003f98:	693b      	ldr	r3, [r7, #16]
}
 8003f9a:	0018      	movs	r0, r3
 8003f9c:	46bd      	mov	sp, r7
 8003f9e:	b00c      	add	sp, #48	@ 0x30
 8003fa0:	bdb0      	pop	{r4, r5, r7, pc}
 8003fa2:	46c0      	nop			@ (mov r8, r8)
 8003fa4:	200006d8 	.word	0x200006d8

08003fa8 <osMutexNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8003fa8:	b580      	push	{r7, lr}
 8003faa:	b08a      	sub	sp, #40	@ 0x28
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8003fb0:	2300      	movs	r3, #0
 8003fb2:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003fb4:	f3ef 8305 	mrs	r3, IPSR
 8003fb8:	613b      	str	r3, [r7, #16]
  return(result);
 8003fba:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ()) {
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d000      	beq.n	8003fc2 <osMutexNew+0x1a>
 8003fc0:	e084      	b.n	80040cc <osMutexNew+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003fc2:	f3ef 8310 	mrs	r3, PRIMASK
 8003fc6:	60fb      	str	r3, [r7, #12]
  return(result);
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d004      	beq.n	8003fd8 <osMutexNew+0x30>
 8003fce:	4b42      	ldr	r3, [pc, #264]	@ (80040d8 <osMutexNew+0x130>)
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	2b02      	cmp	r3, #2
 8003fd4:	d100      	bne.n	8003fd8 <osMutexNew+0x30>
 8003fd6:	e079      	b.n	80040cc <osMutexNew+0x124>
    if (attr != NULL) {
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d003      	beq.n	8003fe6 <osMutexNew+0x3e>
      type = attr->attr_bits;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	685b      	ldr	r3, [r3, #4]
 8003fe2:	623b      	str	r3, [r7, #32]
 8003fe4:	e001      	b.n	8003fea <osMutexNew+0x42>
    } else {
      type = 0U;
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	623b      	str	r3, [r7, #32]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8003fea:	6a3b      	ldr	r3, [r7, #32]
 8003fec:	2201      	movs	r2, #1
 8003fee:	4013      	ands	r3, r2
 8003ff0:	d002      	beq.n	8003ff8 <osMutexNew+0x50>
      rmtx = 1U;
 8003ff2:	2301      	movs	r3, #1
 8003ff4:	61fb      	str	r3, [r7, #28]
 8003ff6:	e001      	b.n	8003ffc <osMutexNew+0x54>
    } else {
      rmtx = 0U;
 8003ff8:	2300      	movs	r3, #0
 8003ffa:	61fb      	str	r3, [r7, #28]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8003ffc:	6a3b      	ldr	r3, [r7, #32]
 8003ffe:	2208      	movs	r2, #8
 8004000:	4013      	ands	r3, r2
 8004002:	d000      	beq.n	8004006 <osMutexNew+0x5e>
 8004004:	e062      	b.n	80040cc <osMutexNew+0x124>
      mem = -1;
 8004006:	2301      	movs	r3, #1
 8004008:	425b      	negs	r3, r3
 800400a:	61bb      	str	r3, [r7, #24]

      if (attr != NULL) {
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2b00      	cmp	r3, #0
 8004010:	d015      	beq.n	800403e <osMutexNew+0x96>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	689b      	ldr	r3, [r3, #8]
 8004016:	2b00      	cmp	r3, #0
 8004018:	d006      	beq.n	8004028 <osMutexNew+0x80>
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	68db      	ldr	r3, [r3, #12]
 800401e:	2b4f      	cmp	r3, #79	@ 0x4f
 8004020:	d902      	bls.n	8004028 <osMutexNew+0x80>
          mem = 1;
 8004022:	2301      	movs	r3, #1
 8004024:	61bb      	str	r3, [r7, #24]
 8004026:	e00c      	b.n	8004042 <osMutexNew+0x9a>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	689b      	ldr	r3, [r3, #8]
 800402c:	2b00      	cmp	r3, #0
 800402e:	d108      	bne.n	8004042 <osMutexNew+0x9a>
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	68db      	ldr	r3, [r3, #12]
 8004034:	2b00      	cmp	r3, #0
 8004036:	d104      	bne.n	8004042 <osMutexNew+0x9a>
            mem = 0;
 8004038:	2300      	movs	r3, #0
 800403a:	61bb      	str	r3, [r7, #24]
 800403c:	e001      	b.n	8004042 <osMutexNew+0x9a>
          }
        }
      }
      else {
        mem = 0;
 800403e:	2300      	movs	r3, #0
 8004040:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 8004042:	69bb      	ldr	r3, [r7, #24]
 8004044:	2b01      	cmp	r3, #1
 8004046:	d114      	bne.n	8004072 <osMutexNew+0xca>
        if (rmtx != 0U) {
 8004048:	69fb      	ldr	r3, [r7, #28]
 800404a:	2b00      	cmp	r3, #0
 800404c:	d008      	beq.n	8004060 <osMutexNew+0xb8>
          hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	689b      	ldr	r3, [r3, #8]
 8004052:	0019      	movs	r1, r3
 8004054:	2004      	movs	r0, #4
 8004056:	f000 fcf9 	bl	8004a4c <xQueueCreateMutexStatic>
 800405a:	0003      	movs	r3, r0
 800405c:	627b      	str	r3, [r7, #36]	@ 0x24
 800405e:	e019      	b.n	8004094 <osMutexNew+0xec>
        }
        else {
          hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	689b      	ldr	r3, [r3, #8]
 8004064:	0019      	movs	r1, r3
 8004066:	2001      	movs	r0, #1
 8004068:	f000 fcf0 	bl	8004a4c <xQueueCreateMutexStatic>
 800406c:	0003      	movs	r3, r0
 800406e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004070:	e010      	b.n	8004094 <osMutexNew+0xec>
        }
      }
      else {
        if (mem == 0) {
 8004072:	69bb      	ldr	r3, [r7, #24]
 8004074:	2b00      	cmp	r3, #0
 8004076:	d10d      	bne.n	8004094 <osMutexNew+0xec>
          if (rmtx != 0U) {
 8004078:	69fb      	ldr	r3, [r7, #28]
 800407a:	2b00      	cmp	r3, #0
 800407c:	d005      	beq.n	800408a <osMutexNew+0xe2>
            hMutex = xSemaphoreCreateRecursiveMutex ();
 800407e:	2004      	movs	r0, #4
 8004080:	f000 fcc8 	bl	8004a14 <xQueueCreateMutex>
 8004084:	0003      	movs	r3, r0
 8004086:	627b      	str	r3, [r7, #36]	@ 0x24
 8004088:	e004      	b.n	8004094 <osMutexNew+0xec>
          } else {
            hMutex = xSemaphoreCreateMutex ();
 800408a:	2001      	movs	r0, #1
 800408c:	f000 fcc2 	bl	8004a14 <xQueueCreateMutex>
 8004090:	0003      	movs	r3, r0
 8004092:	627b      	str	r3, [r7, #36]	@ 0x24
          }
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8004094:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004096:	2b00      	cmp	r3, #0
 8004098:	d00e      	beq.n	80040b8 <osMutexNew+0x110>
        if (attr != NULL) {
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	2b00      	cmp	r3, #0
 800409e:	d003      	beq.n	80040a8 <osMutexNew+0x100>
          name = attr->name;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	617b      	str	r3, [r7, #20]
 80040a6:	e001      	b.n	80040ac <osMutexNew+0x104>
        } else {
          name = NULL;
 80040a8:	2300      	movs	r3, #0
 80040aa:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hMutex, name);
 80040ac:	697a      	ldr	r2, [r7, #20]
 80040ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040b0:	0011      	movs	r1, r2
 80040b2:	0018      	movs	r0, r3
 80040b4:	f001 fa26 	bl	8005504 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 80040b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d006      	beq.n	80040cc <osMutexNew+0x124>
 80040be:	69fb      	ldr	r3, [r7, #28]
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d003      	beq.n	80040cc <osMutexNew+0x124>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 80040c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040c6:	2201      	movs	r2, #1
 80040c8:	4313      	orrs	r3, r2
 80040ca:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }
  }

  return ((osMutexId_t)hMutex);
 80040cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80040ce:	0018      	movs	r0, r3
 80040d0:	46bd      	mov	sp, r7
 80040d2:	b00a      	add	sp, #40	@ 0x28
 80040d4:	bd80      	pop	{r7, pc}
 80040d6:	46c0      	nop			@ (mov r8, r8)
 80040d8:	200006d8 	.word	0x200006d8

080040dc <osSemaphoreNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 80040dc:	b580      	push	{r7, lr}
 80040de:	b08c      	sub	sp, #48	@ 0x30
 80040e0:	af02      	add	r7, sp, #8
 80040e2:	60f8      	str	r0, [r7, #12]
 80040e4:	60b9      	str	r1, [r7, #8]
 80040e6:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 80040e8:	2300      	movs	r3, #0
 80040ea:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80040ec:	f3ef 8305 	mrs	r3, IPSR
 80040f0:	61bb      	str	r3, [r7, #24]
  return(result);
 80040f2:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d000      	beq.n	80040fa <osSemaphoreNew+0x1e>
 80040f8:	e08a      	b.n	8004210 <osSemaphoreNew+0x134>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80040fa:	f3ef 8310 	mrs	r3, PRIMASK
 80040fe:	617b      	str	r3, [r7, #20]
  return(result);
 8004100:	697b      	ldr	r3, [r7, #20]
 8004102:	2b00      	cmp	r3, #0
 8004104:	d004      	beq.n	8004110 <osSemaphoreNew+0x34>
 8004106:	4b45      	ldr	r3, [pc, #276]	@ (800421c <osSemaphoreNew+0x140>)
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	2b02      	cmp	r3, #2
 800410c:	d100      	bne.n	8004110 <osSemaphoreNew+0x34>
 800410e:	e07f      	b.n	8004210 <osSemaphoreNew+0x134>
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	2b00      	cmp	r3, #0
 8004114:	d100      	bne.n	8004118 <osSemaphoreNew+0x3c>
 8004116:	e07b      	b.n	8004210 <osSemaphoreNew+0x134>
 8004118:	68ba      	ldr	r2, [r7, #8]
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	429a      	cmp	r2, r3
 800411e:	d900      	bls.n	8004122 <osSemaphoreNew+0x46>
 8004120:	e076      	b.n	8004210 <osSemaphoreNew+0x134>
    mem = -1;
 8004122:	2301      	movs	r3, #1
 8004124:	425b      	negs	r3, r3
 8004126:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2b00      	cmp	r3, #0
 800412c:	d015      	beq.n	800415a <osSemaphoreNew+0x7e>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	689b      	ldr	r3, [r3, #8]
 8004132:	2b00      	cmp	r3, #0
 8004134:	d006      	beq.n	8004144 <osSemaphoreNew+0x68>
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	68db      	ldr	r3, [r3, #12]
 800413a:	2b4f      	cmp	r3, #79	@ 0x4f
 800413c:	d902      	bls.n	8004144 <osSemaphoreNew+0x68>
        mem = 1;
 800413e:	2301      	movs	r3, #1
 8004140:	623b      	str	r3, [r7, #32]
 8004142:	e00c      	b.n	800415e <osSemaphoreNew+0x82>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	689b      	ldr	r3, [r3, #8]
 8004148:	2b00      	cmp	r3, #0
 800414a:	d108      	bne.n	800415e <osSemaphoreNew+0x82>
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	68db      	ldr	r3, [r3, #12]
 8004150:	2b00      	cmp	r3, #0
 8004152:	d104      	bne.n	800415e <osSemaphoreNew+0x82>
          mem = 0;
 8004154:	2300      	movs	r3, #0
 8004156:	623b      	str	r3, [r7, #32]
 8004158:	e001      	b.n	800415e <osSemaphoreNew+0x82>
        }
      }
    }
    else {
      mem = 0;
 800415a:	2300      	movs	r3, #0
 800415c:	623b      	str	r3, [r7, #32]
    }

    if (mem != -1) {
 800415e:	6a3b      	ldr	r3, [r7, #32]
 8004160:	3301      	adds	r3, #1
 8004162:	d055      	beq.n	8004210 <osSemaphoreNew+0x134>
      if (max_count == 1U) {
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	2b01      	cmp	r3, #1
 8004168:	d12b      	bne.n	80041c2 <osSemaphoreNew+0xe6>
        if (mem == 1) {
 800416a:	6a3b      	ldr	r3, [r7, #32]
 800416c:	2b01      	cmp	r3, #1
 800416e:	d10b      	bne.n	8004188 <osSemaphoreNew+0xac>
          hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	689b      	ldr	r3, [r3, #8]
 8004174:	2203      	movs	r2, #3
 8004176:	9200      	str	r2, [sp, #0]
 8004178:	2200      	movs	r2, #0
 800417a:	2100      	movs	r1, #0
 800417c:	2001      	movs	r0, #1
 800417e:	f000 fb81 	bl	8004884 <xQueueGenericCreateStatic>
 8004182:	0003      	movs	r3, r0
 8004184:	627b      	str	r3, [r7, #36]	@ 0x24
 8004186:	e006      	b.n	8004196 <osSemaphoreNew+0xba>
        }
        else {
          hSemaphore = xSemaphoreCreateBinary();
 8004188:	2203      	movs	r2, #3
 800418a:	2100      	movs	r1, #0
 800418c:	2001      	movs	r0, #1
 800418e:	f000 fbc9 	bl	8004924 <xQueueGenericCreate>
 8004192:	0003      	movs	r3, r0
 8004194:	627b      	str	r3, [r7, #36]	@ 0x24
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8004196:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004198:	2b00      	cmp	r3, #0
 800419a:	d027      	beq.n	80041ec <osSemaphoreNew+0x110>
 800419c:	68bb      	ldr	r3, [r7, #8]
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d024      	beq.n	80041ec <osSemaphoreNew+0x110>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80041a2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80041a4:	2300      	movs	r3, #0
 80041a6:	2200      	movs	r2, #0
 80041a8:	2100      	movs	r1, #0
 80041aa:	f000 fcbc 	bl	8004b26 <xQueueGenericSend>
 80041ae:	0003      	movs	r3, r0
 80041b0:	2b01      	cmp	r3, #1
 80041b2:	d01b      	beq.n	80041ec <osSemaphoreNew+0x110>
            vSemaphoreDelete (hSemaphore);
 80041b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041b6:	0018      	movs	r0, r3
 80041b8:	f001 f854 	bl	8005264 <vQueueDelete>
            hSemaphore = NULL;
 80041bc:	2300      	movs	r3, #0
 80041be:	627b      	str	r3, [r7, #36]	@ 0x24
 80041c0:	e014      	b.n	80041ec <osSemaphoreNew+0x110>
          }
        }
      }
      else {
        if (mem == 1) {
 80041c2:	6a3b      	ldr	r3, [r7, #32]
 80041c4:	2b01      	cmp	r3, #1
 80041c6:	d109      	bne.n	80041dc <osSemaphoreNew+0x100>
          hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	689a      	ldr	r2, [r3, #8]
 80041cc:	68b9      	ldr	r1, [r7, #8]
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	0018      	movs	r0, r3
 80041d2:	f000 fc5b 	bl	8004a8c <xQueueCreateCountingSemaphoreStatic>
 80041d6:	0003      	movs	r3, r0
 80041d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80041da:	e007      	b.n	80041ec <osSemaphoreNew+0x110>
        }
        else {
          hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 80041dc:	68ba      	ldr	r2, [r7, #8]
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	0011      	movs	r1, r2
 80041e2:	0018      	movs	r0, r3
 80041e4:	f000 fc7a 	bl	8004adc <xQueueCreateCountingSemaphore>
 80041e8:	0003      	movs	r3, r0
 80041ea:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 80041ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d00e      	beq.n	8004210 <osSemaphoreNew+0x134>
        if (attr != NULL) {
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d003      	beq.n	8004200 <osSemaphoreNew+0x124>
          name = attr->name;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	61fb      	str	r3, [r7, #28]
 80041fe:	e001      	b.n	8004204 <osSemaphoreNew+0x128>
        } else {
          name = NULL;
 8004200:	2300      	movs	r3, #0
 8004202:	61fb      	str	r3, [r7, #28]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8004204:	69fa      	ldr	r2, [r7, #28]
 8004206:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004208:	0011      	movs	r1, r2
 800420a:	0018      	movs	r0, r3
 800420c:	f001 f97a 	bl	8005504 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8004210:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8004212:	0018      	movs	r0, r3
 8004214:	46bd      	mov	sp, r7
 8004216:	b00a      	add	sp, #40	@ 0x28
 8004218:	bd80      	pop	{r7, pc}
 800421a:	46c0      	nop			@ (mov r8, r8)
 800421c:	200006d8 	.word	0x200006d8

08004220 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8004220:	b580      	push	{r7, lr}
 8004222:	b088      	sub	sp, #32
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
 8004228:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800422e:	2300      	movs	r3, #0
 8004230:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 8004232:	69bb      	ldr	r3, [r7, #24]
 8004234:	2b00      	cmp	r3, #0
 8004236:	d103      	bne.n	8004240 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8004238:	2304      	movs	r3, #4
 800423a:	425b      	negs	r3, r3
 800423c:	61fb      	str	r3, [r7, #28]
 800423e:	e043      	b.n	80042c8 <osSemaphoreAcquire+0xa8>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004240:	f3ef 8305 	mrs	r3, IPSR
 8004244:	617b      	str	r3, [r7, #20]
  return(result);
 8004246:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8004248:	2b00      	cmp	r3, #0
 800424a:	d109      	bne.n	8004260 <osSemaphoreAcquire+0x40>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800424c:	f3ef 8310 	mrs	r3, PRIMASK
 8004250:	613b      	str	r3, [r7, #16]
  return(result);
 8004252:	693b      	ldr	r3, [r7, #16]
 8004254:	2b00      	cmp	r3, #0
 8004256:	d022      	beq.n	800429e <osSemaphoreAcquire+0x7e>
 8004258:	4b1e      	ldr	r3, [pc, #120]	@ (80042d4 <osSemaphoreAcquire+0xb4>)
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	2b02      	cmp	r3, #2
 800425e:	d11e      	bne.n	800429e <osSemaphoreAcquire+0x7e>
    if (timeout != 0U) {
 8004260:	683b      	ldr	r3, [r7, #0]
 8004262:	2b00      	cmp	r3, #0
 8004264:	d003      	beq.n	800426e <osSemaphoreAcquire+0x4e>
      stat = osErrorParameter;
 8004266:	2304      	movs	r3, #4
 8004268:	425b      	negs	r3, r3
 800426a:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 800426c:	e02b      	b.n	80042c6 <osSemaphoreAcquire+0xa6>
    }
    else {
      yield = pdFALSE;
 800426e:	2300      	movs	r3, #0
 8004270:	60fb      	str	r3, [r7, #12]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8004272:	230c      	movs	r3, #12
 8004274:	18fa      	adds	r2, r7, r3
 8004276:	69bb      	ldr	r3, [r7, #24]
 8004278:	2100      	movs	r1, #0
 800427a:	0018      	movs	r0, r3
 800427c:	f000 ff8d 	bl	800519a <xQueueReceiveFromISR>
 8004280:	0003      	movs	r3, r0
 8004282:	2b01      	cmp	r3, #1
 8004284:	d003      	beq.n	800428e <osSemaphoreAcquire+0x6e>
        stat = osErrorResource;
 8004286:	2303      	movs	r3, #3
 8004288:	425b      	negs	r3, r3
 800428a:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 800428c:	e01b      	b.n	80042c6 <osSemaphoreAcquire+0xa6>
      } else {
        portYIELD_FROM_ISR (yield);
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	2b00      	cmp	r3, #0
 8004292:	d018      	beq.n	80042c6 <osSemaphoreAcquire+0xa6>
 8004294:	4b10      	ldr	r3, [pc, #64]	@ (80042d8 <osSemaphoreAcquire+0xb8>)
 8004296:	2280      	movs	r2, #128	@ 0x80
 8004298:	0552      	lsls	r2, r2, #21
 800429a:	601a      	str	r2, [r3, #0]
    if (timeout != 0U) {
 800429c:	e013      	b.n	80042c6 <osSemaphoreAcquire+0xa6>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800429e:	683a      	ldr	r2, [r7, #0]
 80042a0:	69bb      	ldr	r3, [r7, #24]
 80042a2:	0011      	movs	r1, r2
 80042a4:	0018      	movs	r0, r3
 80042a6:	f000 fe9a 	bl	8004fde <xQueueSemaphoreTake>
 80042aa:	0003      	movs	r3, r0
 80042ac:	2b01      	cmp	r3, #1
 80042ae:	d00b      	beq.n	80042c8 <osSemaphoreAcquire+0xa8>
      if (timeout != 0U) {
 80042b0:	683b      	ldr	r3, [r7, #0]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d003      	beq.n	80042be <osSemaphoreAcquire+0x9e>
        stat = osErrorTimeout;
 80042b6:	2302      	movs	r3, #2
 80042b8:	425b      	negs	r3, r3
 80042ba:	61fb      	str	r3, [r7, #28]
 80042bc:	e004      	b.n	80042c8 <osSemaphoreAcquire+0xa8>
      } else {
        stat = osErrorResource;
 80042be:	2303      	movs	r3, #3
 80042c0:	425b      	negs	r3, r3
 80042c2:	61fb      	str	r3, [r7, #28]
 80042c4:	e000      	b.n	80042c8 <osSemaphoreAcquire+0xa8>
    if (timeout != 0U) {
 80042c6:	46c0      	nop			@ (mov r8, r8)
      }
    }
  }

  return (stat);
 80042c8:	69fb      	ldr	r3, [r7, #28]
}
 80042ca:	0018      	movs	r0, r3
 80042cc:	46bd      	mov	sp, r7
 80042ce:	b008      	add	sp, #32
 80042d0:	bd80      	pop	{r7, pc}
 80042d2:	46c0      	nop			@ (mov r8, r8)
 80042d4:	200006d8 	.word	0x200006d8
 80042d8:	e000ed04 	.word	0xe000ed04

080042dc <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 80042dc:	b580      	push	{r7, lr}
 80042de:	b088      	sub	sp, #32
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80042e8:	2300      	movs	r3, #0
 80042ea:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 80042ec:	69bb      	ldr	r3, [r7, #24]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d103      	bne.n	80042fa <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 80042f2:	2304      	movs	r3, #4
 80042f4:	425b      	negs	r3, r3
 80042f6:	61fb      	str	r3, [r7, #28]
 80042f8:	e035      	b.n	8004366 <osSemaphoreRelease+0x8a>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80042fa:	f3ef 8305 	mrs	r3, IPSR
 80042fe:	617b      	str	r3, [r7, #20]
  return(result);
 8004300:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8004302:	2b00      	cmp	r3, #0
 8004304:	d109      	bne.n	800431a <osSemaphoreRelease+0x3e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004306:	f3ef 8310 	mrs	r3, PRIMASK
 800430a:	613b      	str	r3, [r7, #16]
  return(result);
 800430c:	693b      	ldr	r3, [r7, #16]
 800430e:	2b00      	cmp	r3, #0
 8004310:	d01b      	beq.n	800434a <osSemaphoreRelease+0x6e>
 8004312:	4b17      	ldr	r3, [pc, #92]	@ (8004370 <osSemaphoreRelease+0x94>)
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	2b02      	cmp	r3, #2
 8004318:	d117      	bne.n	800434a <osSemaphoreRelease+0x6e>
    yield = pdFALSE;
 800431a:	2300      	movs	r3, #0
 800431c:	60fb      	str	r3, [r7, #12]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800431e:	230c      	movs	r3, #12
 8004320:	18fa      	adds	r2, r7, r3
 8004322:	69bb      	ldr	r3, [r7, #24]
 8004324:	0011      	movs	r1, r2
 8004326:	0018      	movs	r0, r3
 8004328:	f000 fd39 	bl	8004d9e <xQueueGiveFromISR>
 800432c:	0003      	movs	r3, r0
 800432e:	2b01      	cmp	r3, #1
 8004330:	d003      	beq.n	800433a <osSemaphoreRelease+0x5e>
      stat = osErrorResource;
 8004332:	2303      	movs	r3, #3
 8004334:	425b      	negs	r3, r3
 8004336:	61fb      	str	r3, [r7, #28]
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8004338:	e014      	b.n	8004364 <osSemaphoreRelease+0x88>
    } else {
      portYIELD_FROM_ISR (yield);
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	2b00      	cmp	r3, #0
 800433e:	d011      	beq.n	8004364 <osSemaphoreRelease+0x88>
 8004340:	4b0c      	ldr	r3, [pc, #48]	@ (8004374 <osSemaphoreRelease+0x98>)
 8004342:	2280      	movs	r2, #128	@ 0x80
 8004344:	0552      	lsls	r2, r2, #21
 8004346:	601a      	str	r2, [r3, #0]
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8004348:	e00c      	b.n	8004364 <osSemaphoreRelease+0x88>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800434a:	69b8      	ldr	r0, [r7, #24]
 800434c:	2300      	movs	r3, #0
 800434e:	2200      	movs	r2, #0
 8004350:	2100      	movs	r1, #0
 8004352:	f000 fbe8 	bl	8004b26 <xQueueGenericSend>
 8004356:	0003      	movs	r3, r0
 8004358:	2b01      	cmp	r3, #1
 800435a:	d004      	beq.n	8004366 <osSemaphoreRelease+0x8a>
      stat = osErrorResource;
 800435c:	2303      	movs	r3, #3
 800435e:	425b      	negs	r3, r3
 8004360:	61fb      	str	r3, [r7, #28]
 8004362:	e000      	b.n	8004366 <osSemaphoreRelease+0x8a>
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8004364:	46c0      	nop			@ (mov r8, r8)
    }
  }

  return (stat);
 8004366:	69fb      	ldr	r3, [r7, #28]
}
 8004368:	0018      	movs	r0, r3
 800436a:	46bd      	mov	sp, r7
 800436c:	b008      	add	sp, #32
 800436e:	bd80      	pop	{r7, pc}
 8004370:	200006d8 	.word	0x200006d8
 8004374:	e000ed04 	.word	0xe000ed04

08004378 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8004378:	b590      	push	{r4, r7, lr}
 800437a:	b08d      	sub	sp, #52	@ 0x34
 800437c:	af02      	add	r7, sp, #8
 800437e:	60f8      	str	r0, [r7, #12]
 8004380:	60b9      	str	r1, [r7, #8]
 8004382:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8004384:	2300      	movs	r3, #0
 8004386:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004388:	f3ef 8305 	mrs	r3, IPSR
 800438c:	61bb      	str	r3, [r7, #24]
  return(result);
 800438e:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8004390:	2b00      	cmp	r3, #0
 8004392:	d000      	beq.n	8004396 <osMessageQueueNew+0x1e>
 8004394:	e06f      	b.n	8004476 <osMessageQueueNew+0xfe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004396:	f3ef 8310 	mrs	r3, PRIMASK
 800439a:	617b      	str	r3, [r7, #20]
  return(result);
 800439c:	697b      	ldr	r3, [r7, #20]
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d004      	beq.n	80043ac <osMessageQueueNew+0x34>
 80043a2:	4b37      	ldr	r3, [pc, #220]	@ (8004480 <osMessageQueueNew+0x108>)
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	2b02      	cmp	r3, #2
 80043a8:	d100      	bne.n	80043ac <osMessageQueueNew+0x34>
 80043aa:	e064      	b.n	8004476 <osMessageQueueNew+0xfe>
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d100      	bne.n	80043b4 <osMessageQueueNew+0x3c>
 80043b2:	e060      	b.n	8004476 <osMessageQueueNew+0xfe>
 80043b4:	68bb      	ldr	r3, [r7, #8]
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d05d      	beq.n	8004476 <osMessageQueueNew+0xfe>
    mem = -1;
 80043ba:	2301      	movs	r3, #1
 80043bc:	425b      	negs	r3, r3
 80043be:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d028      	beq.n	8004418 <osMessageQueueNew+0xa0>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	689b      	ldr	r3, [r3, #8]
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d011      	beq.n	80043f2 <osMessageQueueNew+0x7a>
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	68db      	ldr	r3, [r3, #12]
 80043d2:	2b4f      	cmp	r3, #79	@ 0x4f
 80043d4:	d90d      	bls.n	80043f2 <osMessageQueueNew+0x7a>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d009      	beq.n	80043f2 <osMessageQueueNew+0x7a>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	695a      	ldr	r2, [r3, #20]
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	68b9      	ldr	r1, [r7, #8]
 80043e6:	434b      	muls	r3, r1
 80043e8:	429a      	cmp	r2, r3
 80043ea:	d302      	bcc.n	80043f2 <osMessageQueueNew+0x7a>
        mem = 1;
 80043ec:	2301      	movs	r3, #1
 80043ee:	623b      	str	r3, [r7, #32]
 80043f0:	e014      	b.n	800441c <osMessageQueueNew+0xa4>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	689b      	ldr	r3, [r3, #8]
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d110      	bne.n	800441c <osMessageQueueNew+0xa4>
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	68db      	ldr	r3, [r3, #12]
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d10c      	bne.n	800441c <osMessageQueueNew+0xa4>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8004406:	2b00      	cmp	r3, #0
 8004408:	d108      	bne.n	800441c <osMessageQueueNew+0xa4>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	695b      	ldr	r3, [r3, #20]
 800440e:	2b00      	cmp	r3, #0
 8004410:	d104      	bne.n	800441c <osMessageQueueNew+0xa4>
          mem = 0;
 8004412:	2300      	movs	r3, #0
 8004414:	623b      	str	r3, [r7, #32]
 8004416:	e001      	b.n	800441c <osMessageQueueNew+0xa4>
        }
      }
    }
    else {
      mem = 0;
 8004418:	2300      	movs	r3, #0
 800441a:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 800441c:	6a3b      	ldr	r3, [r7, #32]
 800441e:	2b01      	cmp	r3, #1
 8004420:	d10c      	bne.n	800443c <osMessageQueueNew+0xc4>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	691a      	ldr	r2, [r3, #16]
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	689b      	ldr	r3, [r3, #8]
 800442a:	68b9      	ldr	r1, [r7, #8]
 800442c:	68f8      	ldr	r0, [r7, #12]
 800442e:	2400      	movs	r4, #0
 8004430:	9400      	str	r4, [sp, #0]
 8004432:	f000 fa27 	bl	8004884 <xQueueGenericCreateStatic>
 8004436:	0003      	movs	r3, r0
 8004438:	627b      	str	r3, [r7, #36]	@ 0x24
 800443a:	e00a      	b.n	8004452 <osMessageQueueNew+0xda>
    }
    else {
      if (mem == 0) {
 800443c:	6a3b      	ldr	r3, [r7, #32]
 800443e:	2b00      	cmp	r3, #0
 8004440:	d107      	bne.n	8004452 <osMessageQueueNew+0xda>
        hQueue = xQueueCreate (msg_count, msg_size);
 8004442:	68b9      	ldr	r1, [r7, #8]
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	2200      	movs	r2, #0
 8004448:	0018      	movs	r0, r3
 800444a:	f000 fa6b 	bl	8004924 <xQueueGenericCreate>
 800444e:	0003      	movs	r3, r0
 8004450:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8004452:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004454:	2b00      	cmp	r3, #0
 8004456:	d00e      	beq.n	8004476 <osMessageQueueNew+0xfe>
      if (attr != NULL) {
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2b00      	cmp	r3, #0
 800445c:	d003      	beq.n	8004466 <osMessageQueueNew+0xee>
        name = attr->name;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	61fb      	str	r3, [r7, #28]
 8004464:	e001      	b.n	800446a <osMessageQueueNew+0xf2>
      } else {
        name = NULL;
 8004466:	2300      	movs	r3, #0
 8004468:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 800446a:	69fa      	ldr	r2, [r7, #28]
 800446c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800446e:	0011      	movs	r1, r2
 8004470:	0018      	movs	r0, r3
 8004472:	f001 f847 	bl	8005504 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8004476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8004478:	0018      	movs	r0, r3
 800447a:	46bd      	mov	sp, r7
 800447c:	b00b      	add	sp, #44	@ 0x2c
 800447e:	bd90      	pop	{r4, r7, pc}
 8004480:	200006d8 	.word	0x200006d8

08004484 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8004484:	b580      	push	{r7, lr}
 8004486:	b08a      	sub	sp, #40	@ 0x28
 8004488:	af00      	add	r7, sp, #0
 800448a:	60f8      	str	r0, [r7, #12]
 800448c:	60b9      	str	r1, [r7, #8]
 800448e:	603b      	str	r3, [r7, #0]
 8004490:	1dfb      	adds	r3, r7, #7
 8004492:	701a      	strb	r2, [r3, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8004498:	2300      	movs	r3, #0
 800449a:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800449c:	f3ef 8305 	mrs	r3, IPSR
 80044a0:	61fb      	str	r3, [r7, #28]
  return(result);
 80044a2:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d109      	bne.n	80044bc <osMessageQueuePut+0x38>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80044a8:	f3ef 8310 	mrs	r3, PRIMASK
 80044ac:	61bb      	str	r3, [r7, #24]
  return(result);
 80044ae:	69bb      	ldr	r3, [r7, #24]
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d028      	beq.n	8004506 <osMessageQueuePut+0x82>
 80044b4:	4b26      	ldr	r3, [pc, #152]	@ (8004550 <osMessageQueuePut+0xcc>)
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	2b02      	cmp	r3, #2
 80044ba:	d124      	bne.n	8004506 <osMessageQueuePut+0x82>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80044bc:	6a3b      	ldr	r3, [r7, #32]
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d005      	beq.n	80044ce <osMessageQueuePut+0x4a>
 80044c2:	68bb      	ldr	r3, [r7, #8]
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d002      	beq.n	80044ce <osMessageQueuePut+0x4a>
 80044c8:	683b      	ldr	r3, [r7, #0]
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d003      	beq.n	80044d6 <osMessageQueuePut+0x52>
      stat = osErrorParameter;
 80044ce:	2304      	movs	r3, #4
 80044d0:	425b      	negs	r3, r3
 80044d2:	627b      	str	r3, [r7, #36]	@ 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80044d4:	e035      	b.n	8004542 <osMessageQueuePut+0xbe>
    }
    else {
      yield = pdFALSE;
 80044d6:	2300      	movs	r3, #0
 80044d8:	617b      	str	r3, [r7, #20]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 80044da:	2314      	movs	r3, #20
 80044dc:	18fa      	adds	r2, r7, r3
 80044de:	68b9      	ldr	r1, [r7, #8]
 80044e0:	6a38      	ldr	r0, [r7, #32]
 80044e2:	2300      	movs	r3, #0
 80044e4:	f000 fbe7 	bl	8004cb6 <xQueueGenericSendFromISR>
 80044e8:	0003      	movs	r3, r0
 80044ea:	2b01      	cmp	r3, #1
 80044ec:	d003      	beq.n	80044f6 <osMessageQueuePut+0x72>
        stat = osErrorResource;
 80044ee:	2303      	movs	r3, #3
 80044f0:	425b      	negs	r3, r3
 80044f2:	627b      	str	r3, [r7, #36]	@ 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80044f4:	e025      	b.n	8004542 <osMessageQueuePut+0xbe>
      } else {
        portYIELD_FROM_ISR (yield);
 80044f6:	697b      	ldr	r3, [r7, #20]
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d022      	beq.n	8004542 <osMessageQueuePut+0xbe>
 80044fc:	4b15      	ldr	r3, [pc, #84]	@ (8004554 <osMessageQueuePut+0xd0>)
 80044fe:	2280      	movs	r2, #128	@ 0x80
 8004500:	0552      	lsls	r2, r2, #21
 8004502:	601a      	str	r2, [r3, #0]
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8004504:	e01d      	b.n	8004542 <osMessageQueuePut+0xbe>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8004506:	6a3b      	ldr	r3, [r7, #32]
 8004508:	2b00      	cmp	r3, #0
 800450a:	d002      	beq.n	8004512 <osMessageQueuePut+0x8e>
 800450c:	68bb      	ldr	r3, [r7, #8]
 800450e:	2b00      	cmp	r3, #0
 8004510:	d103      	bne.n	800451a <osMessageQueuePut+0x96>
      stat = osErrorParameter;
 8004512:	2304      	movs	r3, #4
 8004514:	425b      	negs	r3, r3
 8004516:	627b      	str	r3, [r7, #36]	@ 0x24
 8004518:	e014      	b.n	8004544 <osMessageQueuePut+0xc0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800451a:	683a      	ldr	r2, [r7, #0]
 800451c:	68b9      	ldr	r1, [r7, #8]
 800451e:	6a38      	ldr	r0, [r7, #32]
 8004520:	2300      	movs	r3, #0
 8004522:	f000 fb00 	bl	8004b26 <xQueueGenericSend>
 8004526:	0003      	movs	r3, r0
 8004528:	2b01      	cmp	r3, #1
 800452a:	d00b      	beq.n	8004544 <osMessageQueuePut+0xc0>
        if (timeout != 0U) {
 800452c:	683b      	ldr	r3, [r7, #0]
 800452e:	2b00      	cmp	r3, #0
 8004530:	d003      	beq.n	800453a <osMessageQueuePut+0xb6>
          stat = osErrorTimeout;
 8004532:	2302      	movs	r3, #2
 8004534:	425b      	negs	r3, r3
 8004536:	627b      	str	r3, [r7, #36]	@ 0x24
 8004538:	e004      	b.n	8004544 <osMessageQueuePut+0xc0>
        } else {
          stat = osErrorResource;
 800453a:	2303      	movs	r3, #3
 800453c:	425b      	negs	r3, r3
 800453e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004540:	e000      	b.n	8004544 <osMessageQueuePut+0xc0>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8004542:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }

  return (stat);
 8004544:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8004546:	0018      	movs	r0, r3
 8004548:	46bd      	mov	sp, r7
 800454a:	b00a      	add	sp, #40	@ 0x28
 800454c:	bd80      	pop	{r7, pc}
 800454e:	46c0      	nop			@ (mov r8, r8)
 8004550:	200006d8 	.word	0x200006d8
 8004554:	e000ed04 	.word	0xe000ed04

08004558 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8004558:	b580      	push	{r7, lr}
 800455a:	b08a      	sub	sp, #40	@ 0x28
 800455c:	af00      	add	r7, sp, #0
 800455e:	60f8      	str	r0, [r7, #12]
 8004560:	60b9      	str	r1, [r7, #8]
 8004562:	607a      	str	r2, [r7, #4]
 8004564:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800456a:	2300      	movs	r3, #0
 800456c:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800456e:	f3ef 8305 	mrs	r3, IPSR
 8004572:	61fb      	str	r3, [r7, #28]
  return(result);
 8004574:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 8004576:	2b00      	cmp	r3, #0
 8004578:	d109      	bne.n	800458e <osMessageQueueGet+0x36>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800457a:	f3ef 8310 	mrs	r3, PRIMASK
 800457e:	61bb      	str	r3, [r7, #24]
  return(result);
 8004580:	69bb      	ldr	r3, [r7, #24]
 8004582:	2b00      	cmp	r3, #0
 8004584:	d028      	beq.n	80045d8 <osMessageQueueGet+0x80>
 8004586:	4b26      	ldr	r3, [pc, #152]	@ (8004620 <osMessageQueueGet+0xc8>)
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	2b02      	cmp	r3, #2
 800458c:	d124      	bne.n	80045d8 <osMessageQueueGet+0x80>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800458e:	6a3b      	ldr	r3, [r7, #32]
 8004590:	2b00      	cmp	r3, #0
 8004592:	d005      	beq.n	80045a0 <osMessageQueueGet+0x48>
 8004594:	68bb      	ldr	r3, [r7, #8]
 8004596:	2b00      	cmp	r3, #0
 8004598:	d002      	beq.n	80045a0 <osMessageQueueGet+0x48>
 800459a:	683b      	ldr	r3, [r7, #0]
 800459c:	2b00      	cmp	r3, #0
 800459e:	d003      	beq.n	80045a8 <osMessageQueueGet+0x50>
      stat = osErrorParameter;
 80045a0:	2304      	movs	r3, #4
 80045a2:	425b      	negs	r3, r3
 80045a4:	627b      	str	r3, [r7, #36]	@ 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80045a6:	e035      	b.n	8004614 <osMessageQueueGet+0xbc>
    }
    else {
      yield = pdFALSE;
 80045a8:	2300      	movs	r3, #0
 80045aa:	617b      	str	r3, [r7, #20]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 80045ac:	2314      	movs	r3, #20
 80045ae:	18fa      	adds	r2, r7, r3
 80045b0:	68b9      	ldr	r1, [r7, #8]
 80045b2:	6a3b      	ldr	r3, [r7, #32]
 80045b4:	0018      	movs	r0, r3
 80045b6:	f000 fdf0 	bl	800519a <xQueueReceiveFromISR>
 80045ba:	0003      	movs	r3, r0
 80045bc:	2b01      	cmp	r3, #1
 80045be:	d003      	beq.n	80045c8 <osMessageQueueGet+0x70>
        stat = osErrorResource;
 80045c0:	2303      	movs	r3, #3
 80045c2:	425b      	negs	r3, r3
 80045c4:	627b      	str	r3, [r7, #36]	@ 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80045c6:	e025      	b.n	8004614 <osMessageQueueGet+0xbc>
      } else {
        portYIELD_FROM_ISR (yield);
 80045c8:	697b      	ldr	r3, [r7, #20]
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d022      	beq.n	8004614 <osMessageQueueGet+0xbc>
 80045ce:	4b15      	ldr	r3, [pc, #84]	@ (8004624 <osMessageQueueGet+0xcc>)
 80045d0:	2280      	movs	r2, #128	@ 0x80
 80045d2:	0552      	lsls	r2, r2, #21
 80045d4:	601a      	str	r2, [r3, #0]
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80045d6:	e01d      	b.n	8004614 <osMessageQueueGet+0xbc>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80045d8:	6a3b      	ldr	r3, [r7, #32]
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d002      	beq.n	80045e4 <osMessageQueueGet+0x8c>
 80045de:	68bb      	ldr	r3, [r7, #8]
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d103      	bne.n	80045ec <osMessageQueueGet+0x94>
      stat = osErrorParameter;
 80045e4:	2304      	movs	r3, #4
 80045e6:	425b      	negs	r3, r3
 80045e8:	627b      	str	r3, [r7, #36]	@ 0x24
 80045ea:	e014      	b.n	8004616 <osMessageQueueGet+0xbe>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80045ec:	683a      	ldr	r2, [r7, #0]
 80045ee:	68b9      	ldr	r1, [r7, #8]
 80045f0:	6a3b      	ldr	r3, [r7, #32]
 80045f2:	0018      	movs	r0, r3
 80045f4:	f000 fc3b 	bl	8004e6e <xQueueReceive>
 80045f8:	0003      	movs	r3, r0
 80045fa:	2b01      	cmp	r3, #1
 80045fc:	d00b      	beq.n	8004616 <osMessageQueueGet+0xbe>
        if (timeout != 0U) {
 80045fe:	683b      	ldr	r3, [r7, #0]
 8004600:	2b00      	cmp	r3, #0
 8004602:	d003      	beq.n	800460c <osMessageQueueGet+0xb4>
          stat = osErrorTimeout;
 8004604:	2302      	movs	r3, #2
 8004606:	425b      	negs	r3, r3
 8004608:	627b      	str	r3, [r7, #36]	@ 0x24
 800460a:	e004      	b.n	8004616 <osMessageQueueGet+0xbe>
        } else {
          stat = osErrorResource;
 800460c:	2303      	movs	r3, #3
 800460e:	425b      	negs	r3, r3
 8004610:	627b      	str	r3, [r7, #36]	@ 0x24
 8004612:	e000      	b.n	8004616 <osMessageQueueGet+0xbe>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8004614:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }

  return (stat);
 8004616:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8004618:	0018      	movs	r0, r3
 800461a:	46bd      	mov	sp, r7
 800461c:	b00a      	add	sp, #40	@ 0x28
 800461e:	bd80      	pop	{r7, pc}
 8004620:	200006d8 	.word	0x200006d8
 8004624:	e000ed04 	.word	0xe000ed04

08004628 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004628:	b580      	push	{r7, lr}
 800462a:	b084      	sub	sp, #16
 800462c:	af00      	add	r7, sp, #0
 800462e:	60f8      	str	r0, [r7, #12]
 8004630:	60b9      	str	r1, [r7, #8]
 8004632:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	4a06      	ldr	r2, [pc, #24]	@ (8004650 <vApplicationGetIdleTaskMemory+0x28>)
 8004638:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800463a:	68bb      	ldr	r3, [r7, #8]
 800463c:	4a05      	ldr	r2, [pc, #20]	@ (8004654 <vApplicationGetIdleTaskMemory+0x2c>)
 800463e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2280      	movs	r2, #128	@ 0x80
 8004644:	601a      	str	r2, [r3, #0]
}
 8004646:	46c0      	nop			@ (mov r8, r8)
 8004648:	46bd      	mov	sp, r7
 800464a:	b004      	add	sp, #16
 800464c:	bd80      	pop	{r7, pc}
 800464e:	46c0      	nop			@ (mov r8, r8)
 8004650:	200006dc 	.word	0x200006dc
 8004654:	20000784 	.word	0x20000784

08004658 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004658:	b580      	push	{r7, lr}
 800465a:	b084      	sub	sp, #16
 800465c:	af00      	add	r7, sp, #0
 800465e:	60f8      	str	r0, [r7, #12]
 8004660:	60b9      	str	r1, [r7, #8]
 8004662:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	4a06      	ldr	r2, [pc, #24]	@ (8004680 <vApplicationGetTimerTaskMemory+0x28>)
 8004668:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800466a:	68bb      	ldr	r3, [r7, #8]
 800466c:	4a05      	ldr	r2, [pc, #20]	@ (8004684 <vApplicationGetTimerTaskMemory+0x2c>)
 800466e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2280      	movs	r2, #128	@ 0x80
 8004674:	0052      	lsls	r2, r2, #1
 8004676:	601a      	str	r2, [r3, #0]
}
 8004678:	46c0      	nop			@ (mov r8, r8)
 800467a:	46bd      	mov	sp, r7
 800467c:	b004      	add	sp, #16
 800467e:	bd80      	pop	{r7, pc}
 8004680:	20000984 	.word	0x20000984
 8004684:	20000a2c 	.word	0x20000a2c

08004688 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004688:	b580      	push	{r7, lr}
 800468a:	b082      	sub	sp, #8
 800468c:	af00      	add	r7, sp, #0
 800468e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	3308      	adds	r3, #8
 8004694:	001a      	movs	r2, r3
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	2201      	movs	r2, #1
 800469e:	4252      	negs	r2, r2
 80046a0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	3308      	adds	r3, #8
 80046a6:	001a      	movs	r2, r3
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	3308      	adds	r3, #8
 80046b0:	001a      	movs	r2, r3
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	2200      	movs	r2, #0
 80046ba:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80046bc:	46c0      	nop			@ (mov r8, r8)
 80046be:	46bd      	mov	sp, r7
 80046c0:	b002      	add	sp, #8
 80046c2:	bd80      	pop	{r7, pc}

080046c4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b082      	sub	sp, #8
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2200      	movs	r2, #0
 80046d0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80046d2:	46c0      	nop			@ (mov r8, r8)
 80046d4:	46bd      	mov	sp, r7
 80046d6:	b002      	add	sp, #8
 80046d8:	bd80      	pop	{r7, pc}

080046da <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80046da:	b580      	push	{r7, lr}
 80046dc:	b084      	sub	sp, #16
 80046de:	af00      	add	r7, sp, #0
 80046e0:	6078      	str	r0, [r7, #4]
 80046e2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	685b      	ldr	r3, [r3, #4]
 80046e8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80046ea:	683b      	ldr	r3, [r7, #0]
 80046ec:	68fa      	ldr	r2, [r7, #12]
 80046ee:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	689a      	ldr	r2, [r3, #8]
 80046f4:	683b      	ldr	r3, [r7, #0]
 80046f6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	689b      	ldr	r3, [r3, #8]
 80046fc:	683a      	ldr	r2, [r7, #0]
 80046fe:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	683a      	ldr	r2, [r7, #0]
 8004704:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8004706:	683b      	ldr	r3, [r7, #0]
 8004708:	687a      	ldr	r2, [r7, #4]
 800470a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	1c5a      	adds	r2, r3, #1
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	601a      	str	r2, [r3, #0]
}
 8004716:	46c0      	nop			@ (mov r8, r8)
 8004718:	46bd      	mov	sp, r7
 800471a:	b004      	add	sp, #16
 800471c:	bd80      	pop	{r7, pc}

0800471e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800471e:	b580      	push	{r7, lr}
 8004720:	b084      	sub	sp, #16
 8004722:	af00      	add	r7, sp, #0
 8004724:	6078      	str	r0, [r7, #4]
 8004726:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004728:	683b      	ldr	r3, [r7, #0]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800472e:	68bb      	ldr	r3, [r7, #8]
 8004730:	3301      	adds	r3, #1
 8004732:	d103      	bne.n	800473c <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	691b      	ldr	r3, [r3, #16]
 8004738:	60fb      	str	r3, [r7, #12]
 800473a:	e00c      	b.n	8004756 <vListInsert+0x38>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	3308      	adds	r3, #8
 8004740:	60fb      	str	r3, [r7, #12]
 8004742:	e002      	b.n	800474a <vListInsert+0x2c>
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	685b      	ldr	r3, [r3, #4]
 8004748:	60fb      	str	r3, [r7, #12]
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	685b      	ldr	r3, [r3, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	68ba      	ldr	r2, [r7, #8]
 8004752:	429a      	cmp	r2, r3
 8004754:	d2f6      	bcs.n	8004744 <vListInsert+0x26>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	685a      	ldr	r2, [r3, #4]
 800475a:	683b      	ldr	r3, [r7, #0]
 800475c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800475e:	683b      	ldr	r3, [r7, #0]
 8004760:	685b      	ldr	r3, [r3, #4]
 8004762:	683a      	ldr	r2, [r7, #0]
 8004764:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004766:	683b      	ldr	r3, [r7, #0]
 8004768:	68fa      	ldr	r2, [r7, #12]
 800476a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	683a      	ldr	r2, [r7, #0]
 8004770:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8004772:	683b      	ldr	r3, [r7, #0]
 8004774:	687a      	ldr	r2, [r7, #4]
 8004776:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	1c5a      	adds	r2, r3, #1
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	601a      	str	r2, [r3, #0]
}
 8004782:	46c0      	nop			@ (mov r8, r8)
 8004784:	46bd      	mov	sp, r7
 8004786:	b004      	add	sp, #16
 8004788:	bd80      	pop	{r7, pc}

0800478a <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800478a:	b580      	push	{r7, lr}
 800478c:	b084      	sub	sp, #16
 800478e:	af00      	add	r7, sp, #0
 8004790:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	691b      	ldr	r3, [r3, #16]
 8004796:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	685b      	ldr	r3, [r3, #4]
 800479c:	687a      	ldr	r2, [r7, #4]
 800479e:	6892      	ldr	r2, [r2, #8]
 80047a0:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	689b      	ldr	r3, [r3, #8]
 80047a6:	687a      	ldr	r2, [r7, #4]
 80047a8:	6852      	ldr	r2, [r2, #4]
 80047aa:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	685b      	ldr	r3, [r3, #4]
 80047b0:	687a      	ldr	r2, [r7, #4]
 80047b2:	429a      	cmp	r2, r3
 80047b4:	d103      	bne.n	80047be <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	689a      	ldr	r2, [r3, #8]
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	2200      	movs	r2, #0
 80047c2:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	1e5a      	subs	r2, r3, #1
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	681b      	ldr	r3, [r3, #0]
}
 80047d2:	0018      	movs	r0, r3
 80047d4:	46bd      	mov	sp, r7
 80047d6:	b004      	add	sp, #16
 80047d8:	bd80      	pop	{r7, pc}

080047da <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80047da:	b580      	push	{r7, lr}
 80047dc:	b084      	sub	sp, #16
 80047de:	af00      	add	r7, sp, #0
 80047e0:	6078      	str	r0, [r7, #4]
 80047e2:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d102      	bne.n	80047f4 <xQueueGenericReset+0x1a>
 80047ee:	b672      	cpsid	i
 80047f0:	46c0      	nop			@ (mov r8, r8)
 80047f2:	e7fd      	b.n	80047f0 <xQueueGenericReset+0x16>

	taskENTER_CRITICAL();
 80047f4:	f002 f9e4 	bl	8006bc0 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	681a      	ldr	r2, [r3, #0]
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004804:	434b      	muls	r3, r1
 8004806:	18d2      	adds	r2, r2, r3
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	2200      	movs	r2, #0
 8004810:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	681a      	ldr	r2, [r3, #0]
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	681a      	ldr	r2, [r3, #0]
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004822:	1e59      	subs	r1, r3, #1
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004828:	434b      	muls	r3, r1
 800482a:	18d2      	adds	r2, r2, r3
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	2244      	movs	r2, #68	@ 0x44
 8004834:	21ff      	movs	r1, #255	@ 0xff
 8004836:	5499      	strb	r1, [r3, r2]
		pxQueue->cTxLock = queueUNLOCKED;
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	2245      	movs	r2, #69	@ 0x45
 800483c:	21ff      	movs	r1, #255	@ 0xff
 800483e:	5499      	strb	r1, [r3, r2]

		if( xNewQueue == pdFALSE )
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	2b00      	cmp	r3, #0
 8004844:	d10d      	bne.n	8004862 <xQueueGenericReset+0x88>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	691b      	ldr	r3, [r3, #16]
 800484a:	2b00      	cmp	r3, #0
 800484c:	d013      	beq.n	8004876 <xQueueGenericReset+0x9c>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	3310      	adds	r3, #16
 8004852:	0018      	movs	r0, r3
 8004854:	f001 face 	bl	8005df4 <xTaskRemoveFromEventList>
 8004858:	1e03      	subs	r3, r0, #0
 800485a:	d00c      	beq.n	8004876 <xQueueGenericReset+0x9c>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800485c:	f002 f9a0 	bl	8006ba0 <vPortYield>
 8004860:	e009      	b.n	8004876 <xQueueGenericReset+0x9c>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	3310      	adds	r3, #16
 8004866:	0018      	movs	r0, r3
 8004868:	f7ff ff0e 	bl	8004688 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	3324      	adds	r3, #36	@ 0x24
 8004870:	0018      	movs	r0, r3
 8004872:	f7ff ff09 	bl	8004688 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004876:	f002 f9b5 	bl	8006be4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800487a:	2301      	movs	r3, #1
}
 800487c:	0018      	movs	r0, r3
 800487e:	46bd      	mov	sp, r7
 8004880:	b004      	add	sp, #16
 8004882:	bd80      	pop	{r7, pc}

08004884 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004884:	b590      	push	{r4, r7, lr}
 8004886:	b089      	sub	sp, #36	@ 0x24
 8004888:	af02      	add	r7, sp, #8
 800488a:	60f8      	str	r0, [r7, #12]
 800488c:	60b9      	str	r1, [r7, #8]
 800488e:	607a      	str	r2, [r7, #4]
 8004890:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	2b00      	cmp	r3, #0
 8004896:	d102      	bne.n	800489e <xQueueGenericCreateStatic+0x1a>
 8004898:	b672      	cpsid	i
 800489a:	46c0      	nop			@ (mov r8, r8)
 800489c:	e7fd      	b.n	800489a <xQueueGenericCreateStatic+0x16>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800489e:	683b      	ldr	r3, [r7, #0]
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d102      	bne.n	80048aa <xQueueGenericCreateStatic+0x26>
 80048a4:	b672      	cpsid	i
 80048a6:	46c0      	nop			@ (mov r8, r8)
 80048a8:	e7fd      	b.n	80048a6 <xQueueGenericCreateStatic+0x22>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d002      	beq.n	80048b6 <xQueueGenericCreateStatic+0x32>
 80048b0:	68bb      	ldr	r3, [r7, #8]
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d001      	beq.n	80048ba <xQueueGenericCreateStatic+0x36>
 80048b6:	2301      	movs	r3, #1
 80048b8:	e000      	b.n	80048bc <xQueueGenericCreateStatic+0x38>
 80048ba:	2300      	movs	r3, #0
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d102      	bne.n	80048c6 <xQueueGenericCreateStatic+0x42>
 80048c0:	b672      	cpsid	i
 80048c2:	46c0      	nop			@ (mov r8, r8)
 80048c4:	e7fd      	b.n	80048c2 <xQueueGenericCreateStatic+0x3e>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d102      	bne.n	80048d2 <xQueueGenericCreateStatic+0x4e>
 80048cc:	68bb      	ldr	r3, [r7, #8]
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d101      	bne.n	80048d6 <xQueueGenericCreateStatic+0x52>
 80048d2:	2301      	movs	r3, #1
 80048d4:	e000      	b.n	80048d8 <xQueueGenericCreateStatic+0x54>
 80048d6:	2300      	movs	r3, #0
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d102      	bne.n	80048e2 <xQueueGenericCreateStatic+0x5e>
 80048dc:	b672      	cpsid	i
 80048de:	46c0      	nop			@ (mov r8, r8)
 80048e0:	e7fd      	b.n	80048de <xQueueGenericCreateStatic+0x5a>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80048e2:	2350      	movs	r3, #80	@ 0x50
 80048e4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Queue_t ) );
 80048e6:	693b      	ldr	r3, [r7, #16]
 80048e8:	2b50      	cmp	r3, #80	@ 0x50
 80048ea:	d002      	beq.n	80048f2 <xQueueGenericCreateStatic+0x6e>
 80048ec:	b672      	cpsid	i
 80048ee:	46c0      	nop			@ (mov r8, r8)
 80048f0:	e7fd      	b.n	80048ee <xQueueGenericCreateStatic+0x6a>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80048f2:	683b      	ldr	r3, [r7, #0]
 80048f4:	617b      	str	r3, [r7, #20]

		if( pxNewQueue != NULL )
 80048f6:	697b      	ldr	r3, [r7, #20]
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d00e      	beq.n	800491a <xQueueGenericCreateStatic+0x96>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80048fc:	697b      	ldr	r3, [r7, #20]
 80048fe:	2246      	movs	r2, #70	@ 0x46
 8004900:	2101      	movs	r1, #1
 8004902:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004904:	2328      	movs	r3, #40	@ 0x28
 8004906:	18fb      	adds	r3, r7, r3
 8004908:	781c      	ldrb	r4, [r3, #0]
 800490a:	687a      	ldr	r2, [r7, #4]
 800490c:	68b9      	ldr	r1, [r7, #8]
 800490e:	68f8      	ldr	r0, [r7, #12]
 8004910:	697b      	ldr	r3, [r7, #20]
 8004912:	9300      	str	r3, [sp, #0]
 8004914:	0023      	movs	r3, r4
 8004916:	f000 f83c 	bl	8004992 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800491a:	697b      	ldr	r3, [r7, #20]
	}
 800491c:	0018      	movs	r0, r3
 800491e:	46bd      	mov	sp, r7
 8004920:	b007      	add	sp, #28
 8004922:	bd90      	pop	{r4, r7, pc}

08004924 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004924:	b590      	push	{r4, r7, lr}
 8004926:	b08b      	sub	sp, #44	@ 0x2c
 8004928:	af02      	add	r7, sp, #8
 800492a:	60f8      	str	r0, [r7, #12]
 800492c:	60b9      	str	r1, [r7, #8]
 800492e:	1dfb      	adds	r3, r7, #7
 8004930:	701a      	strb	r2, [r3, #0]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	2b00      	cmp	r3, #0
 8004936:	d102      	bne.n	800493e <xQueueGenericCreate+0x1a>
 8004938:	b672      	cpsid	i
 800493a:	46c0      	nop			@ (mov r8, r8)
 800493c:	e7fd      	b.n	800493a <xQueueGenericCreate+0x16>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800493e:	68bb      	ldr	r3, [r7, #8]
 8004940:	2b00      	cmp	r3, #0
 8004942:	d102      	bne.n	800494a <xQueueGenericCreate+0x26>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8004944:	2300      	movs	r3, #0
 8004946:	61fb      	str	r3, [r7, #28]
 8004948:	e003      	b.n	8004952 <xQueueGenericCreate+0x2e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	68ba      	ldr	r2, [r7, #8]
 800494e:	4353      	muls	r3, r2
 8004950:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8004952:	69fb      	ldr	r3, [r7, #28]
 8004954:	3350      	adds	r3, #80	@ 0x50
 8004956:	0018      	movs	r0, r3
 8004958:	f002 f9ca 	bl	8006cf0 <pvPortMalloc>
 800495c:	0003      	movs	r3, r0
 800495e:	61bb      	str	r3, [r7, #24]

		if( pxNewQueue != NULL )
 8004960:	69bb      	ldr	r3, [r7, #24]
 8004962:	2b00      	cmp	r3, #0
 8004964:	d010      	beq.n	8004988 <xQueueGenericCreate+0x64>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8004966:	69bb      	ldr	r3, [r7, #24]
 8004968:	3350      	adds	r3, #80	@ 0x50
 800496a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800496c:	69bb      	ldr	r3, [r7, #24]
 800496e:	2246      	movs	r2, #70	@ 0x46
 8004970:	2100      	movs	r1, #0
 8004972:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004974:	1dfb      	adds	r3, r7, #7
 8004976:	781c      	ldrb	r4, [r3, #0]
 8004978:	697a      	ldr	r2, [r7, #20]
 800497a:	68b9      	ldr	r1, [r7, #8]
 800497c:	68f8      	ldr	r0, [r7, #12]
 800497e:	69bb      	ldr	r3, [r7, #24]
 8004980:	9300      	str	r3, [sp, #0]
 8004982:	0023      	movs	r3, r4
 8004984:	f000 f805 	bl	8004992 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8004988:	69bb      	ldr	r3, [r7, #24]
	}
 800498a:	0018      	movs	r0, r3
 800498c:	46bd      	mov	sp, r7
 800498e:	b009      	add	sp, #36	@ 0x24
 8004990:	bd90      	pop	{r4, r7, pc}

08004992 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004992:	b580      	push	{r7, lr}
 8004994:	b084      	sub	sp, #16
 8004996:	af00      	add	r7, sp, #0
 8004998:	60f8      	str	r0, [r7, #12]
 800499a:	60b9      	str	r1, [r7, #8]
 800499c:	607a      	str	r2, [r7, #4]
 800499e:	001a      	movs	r2, r3
 80049a0:	1cfb      	adds	r3, r7, #3
 80049a2:	701a      	strb	r2, [r3, #0]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80049a4:	68bb      	ldr	r3, [r7, #8]
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d103      	bne.n	80049b2 <prvInitialiseNewQueue+0x20>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80049aa:	69bb      	ldr	r3, [r7, #24]
 80049ac:	69ba      	ldr	r2, [r7, #24]
 80049ae:	601a      	str	r2, [r3, #0]
 80049b0:	e002      	b.n	80049b8 <prvInitialiseNewQueue+0x26>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80049b2:	69bb      	ldr	r3, [r7, #24]
 80049b4:	687a      	ldr	r2, [r7, #4]
 80049b6:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80049b8:	69bb      	ldr	r3, [r7, #24]
 80049ba:	68fa      	ldr	r2, [r7, #12]
 80049bc:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80049be:	69bb      	ldr	r3, [r7, #24]
 80049c0:	68ba      	ldr	r2, [r7, #8]
 80049c2:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80049c4:	69bb      	ldr	r3, [r7, #24]
 80049c6:	2101      	movs	r1, #1
 80049c8:	0018      	movs	r0, r3
 80049ca:	f7ff ff06 	bl	80047da <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80049ce:	69bb      	ldr	r3, [r7, #24]
 80049d0:	1cfa      	adds	r2, r7, #3
 80049d2:	214c      	movs	r1, #76	@ 0x4c
 80049d4:	7812      	ldrb	r2, [r2, #0]
 80049d6:	545a      	strb	r2, [r3, r1]
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80049d8:	46c0      	nop			@ (mov r8, r8)
 80049da:	46bd      	mov	sp, r7
 80049dc:	b004      	add	sp, #16
 80049de:	bd80      	pop	{r7, pc}

080049e0 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 80049e0:	b580      	push	{r7, lr}
 80049e2:	b082      	sub	sp, #8
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d00e      	beq.n	8004a0c <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	2200      	movs	r2, #0
 80049f2:	605a      	str	r2, [r3, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	2200      	movs	r2, #0
 80049f8:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.uxRecursiveCallCount = 0;
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	2200      	movs	r2, #0
 80049fe:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8004a00:	6878      	ldr	r0, [r7, #4]
 8004a02:	2300      	movs	r3, #0
 8004a04:	2200      	movs	r2, #0
 8004a06:	2100      	movs	r1, #0
 8004a08:	f000 f88d 	bl	8004b26 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8004a0c:	46c0      	nop			@ (mov r8, r8)
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	b002      	add	sp, #8
 8004a12:	bd80      	pop	{r7, pc}

08004a14 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8004a14:	b580      	push	{r7, lr}
 8004a16:	b086      	sub	sp, #24
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	0002      	movs	r2, r0
 8004a1c:	1dfb      	adds	r3, r7, #7
 8004a1e:	701a      	strb	r2, [r3, #0]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8004a20:	2301      	movs	r3, #1
 8004a22:	617b      	str	r3, [r7, #20]
 8004a24:	2300      	movs	r3, #0
 8004a26:	613b      	str	r3, [r7, #16]

		pxNewQueue = ( Queue_t * ) xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8004a28:	1dfb      	adds	r3, r7, #7
 8004a2a:	781a      	ldrb	r2, [r3, #0]
 8004a2c:	6939      	ldr	r1, [r7, #16]
 8004a2e:	697b      	ldr	r3, [r7, #20]
 8004a30:	0018      	movs	r0, r3
 8004a32:	f7ff ff77 	bl	8004924 <xQueueGenericCreate>
 8004a36:	0003      	movs	r3, r0
 8004a38:	60fb      	str	r3, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	0018      	movs	r0, r3
 8004a3e:	f7ff ffcf 	bl	80049e0 <prvInitialiseMutex>

		return pxNewQueue;
 8004a42:	68fb      	ldr	r3, [r7, #12]
	}
 8004a44:	0018      	movs	r0, r3
 8004a46:	46bd      	mov	sp, r7
 8004a48:	b006      	add	sp, #24
 8004a4a:	bd80      	pop	{r7, pc}

08004a4c <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8004a4c:	b580      	push	{r7, lr}
 8004a4e:	b088      	sub	sp, #32
 8004a50:	af02      	add	r7, sp, #8
 8004a52:	0002      	movs	r2, r0
 8004a54:	6039      	str	r1, [r7, #0]
 8004a56:	1dfb      	adds	r3, r7, #7
 8004a58:	701a      	strb	r2, [r3, #0]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8004a5a:	2301      	movs	r3, #1
 8004a5c:	617b      	str	r3, [r7, #20]
 8004a5e:	2300      	movs	r3, #0
 8004a60:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		pxNewQueue = ( Queue_t * ) xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8004a62:	683a      	ldr	r2, [r7, #0]
 8004a64:	6939      	ldr	r1, [r7, #16]
 8004a66:	6978      	ldr	r0, [r7, #20]
 8004a68:	1dfb      	adds	r3, r7, #7
 8004a6a:	781b      	ldrb	r3, [r3, #0]
 8004a6c:	9300      	str	r3, [sp, #0]
 8004a6e:	0013      	movs	r3, r2
 8004a70:	2200      	movs	r2, #0
 8004a72:	f7ff ff07 	bl	8004884 <xQueueGenericCreateStatic>
 8004a76:	0003      	movs	r3, r0
 8004a78:	60fb      	str	r3, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	0018      	movs	r0, r3
 8004a7e:	f7ff ffaf 	bl	80049e0 <prvInitialiseMutex>

		return pxNewQueue;
 8004a82:	68fb      	ldr	r3, [r7, #12]
	}
 8004a84:	0018      	movs	r0, r3
 8004a86:	46bd      	mov	sp, r7
 8004a88:	b006      	add	sp, #24
 8004a8a:	bd80      	pop	{r7, pc}

08004a8c <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	b088      	sub	sp, #32
 8004a90:	af02      	add	r7, sp, #8
 8004a92:	60f8      	str	r0, [r7, #12]
 8004a94:	60b9      	str	r1, [r7, #8]
 8004a96:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d102      	bne.n	8004aa4 <xQueueCreateCountingSemaphoreStatic+0x18>
 8004a9e:	b672      	cpsid	i
 8004aa0:	46c0      	nop			@ (mov r8, r8)
 8004aa2:	e7fd      	b.n	8004aa0 <xQueueCreateCountingSemaphoreStatic+0x14>
		configASSERT( uxInitialCount <= uxMaxCount );
 8004aa4:	68ba      	ldr	r2, [r7, #8]
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	429a      	cmp	r2, r3
 8004aaa:	d902      	bls.n	8004ab2 <xQueueCreateCountingSemaphoreStatic+0x26>
 8004aac:	b672      	cpsid	i
 8004aae:	46c0      	nop			@ (mov r8, r8)
 8004ab0:	e7fd      	b.n	8004aae <xQueueCreateCountingSemaphoreStatic+0x22>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	68f8      	ldr	r0, [r7, #12]
 8004ab6:	2202      	movs	r2, #2
 8004ab8:	9200      	str	r2, [sp, #0]
 8004aba:	2200      	movs	r2, #0
 8004abc:	2100      	movs	r1, #0
 8004abe:	f7ff fee1 	bl	8004884 <xQueueGenericCreateStatic>
 8004ac2:	0003      	movs	r3, r0
 8004ac4:	617b      	str	r3, [r7, #20]

		if( xHandle != NULL )
 8004ac6:	697b      	ldr	r3, [r7, #20]
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d002      	beq.n	8004ad2 <xQueueCreateCountingSemaphoreStatic+0x46>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8004acc:	697b      	ldr	r3, [r7, #20]
 8004ace:	68ba      	ldr	r2, [r7, #8]
 8004ad0:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8004ad2:	697b      	ldr	r3, [r7, #20]
	}
 8004ad4:	0018      	movs	r0, r3
 8004ad6:	46bd      	mov	sp, r7
 8004ad8:	b006      	add	sp, #24
 8004ada:	bd80      	pop	{r7, pc}

08004adc <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8004adc:	b580      	push	{r7, lr}
 8004ade:	b084      	sub	sp, #16
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	6078      	str	r0, [r7, #4]
 8004ae4:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d102      	bne.n	8004af2 <xQueueCreateCountingSemaphore+0x16>
 8004aec:	b672      	cpsid	i
 8004aee:	46c0      	nop			@ (mov r8, r8)
 8004af0:	e7fd      	b.n	8004aee <xQueueCreateCountingSemaphore+0x12>
		configASSERT( uxInitialCount <= uxMaxCount );
 8004af2:	683a      	ldr	r2, [r7, #0]
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	429a      	cmp	r2, r3
 8004af8:	d902      	bls.n	8004b00 <xQueueCreateCountingSemaphore+0x24>
 8004afa:	b672      	cpsid	i
 8004afc:	46c0      	nop			@ (mov r8, r8)
 8004afe:	e7fd      	b.n	8004afc <xQueueCreateCountingSemaphore+0x20>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2202      	movs	r2, #2
 8004b04:	2100      	movs	r1, #0
 8004b06:	0018      	movs	r0, r3
 8004b08:	f7ff ff0c 	bl	8004924 <xQueueGenericCreate>
 8004b0c:	0003      	movs	r3, r0
 8004b0e:	60fb      	str	r3, [r7, #12]

		if( xHandle != NULL )
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d002      	beq.n	8004b1c <xQueueCreateCountingSemaphore+0x40>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	683a      	ldr	r2, [r7, #0]
 8004b1a:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
	}
 8004b1e:	0018      	movs	r0, r3
 8004b20:	46bd      	mov	sp, r7
 8004b22:	b004      	add	sp, #16
 8004b24:	bd80      	pop	{r7, pc}

08004b26 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004b26:	b580      	push	{r7, lr}
 8004b28:	b08a      	sub	sp, #40	@ 0x28
 8004b2a:	af00      	add	r7, sp, #0
 8004b2c:	60f8      	str	r0, [r7, #12]
 8004b2e:	60b9      	str	r1, [r7, #8]
 8004b30:	607a      	str	r2, [r7, #4]
 8004b32:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004b34:	2300      	movs	r3, #0
 8004b36:	627b      	str	r3, [r7, #36]	@ 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 8004b3c:	6a3b      	ldr	r3, [r7, #32]
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d102      	bne.n	8004b48 <xQueueGenericSend+0x22>
 8004b42:	b672      	cpsid	i
 8004b44:	46c0      	nop			@ (mov r8, r8)
 8004b46:	e7fd      	b.n	8004b44 <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004b48:	68bb      	ldr	r3, [r7, #8]
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d103      	bne.n	8004b56 <xQueueGenericSend+0x30>
 8004b4e:	6a3b      	ldr	r3, [r7, #32]
 8004b50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d101      	bne.n	8004b5a <xQueueGenericSend+0x34>
 8004b56:	2301      	movs	r3, #1
 8004b58:	e000      	b.n	8004b5c <xQueueGenericSend+0x36>
 8004b5a:	2300      	movs	r3, #0
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d102      	bne.n	8004b66 <xQueueGenericSend+0x40>
 8004b60:	b672      	cpsid	i
 8004b62:	46c0      	nop			@ (mov r8, r8)
 8004b64:	e7fd      	b.n	8004b62 <xQueueGenericSend+0x3c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	2b02      	cmp	r3, #2
 8004b6a:	d103      	bne.n	8004b74 <xQueueGenericSend+0x4e>
 8004b6c:	6a3b      	ldr	r3, [r7, #32]
 8004b6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b70:	2b01      	cmp	r3, #1
 8004b72:	d101      	bne.n	8004b78 <xQueueGenericSend+0x52>
 8004b74:	2301      	movs	r3, #1
 8004b76:	e000      	b.n	8004b7a <xQueueGenericSend+0x54>
 8004b78:	2300      	movs	r3, #0
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d102      	bne.n	8004b84 <xQueueGenericSend+0x5e>
 8004b7e:	b672      	cpsid	i
 8004b80:	46c0      	nop			@ (mov r8, r8)
 8004b82:	e7fd      	b.n	8004b80 <xQueueGenericSend+0x5a>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004b84:	f001 fad8 	bl	8006138 <xTaskGetSchedulerState>
 8004b88:	1e03      	subs	r3, r0, #0
 8004b8a:	d102      	bne.n	8004b92 <xQueueGenericSend+0x6c>
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d101      	bne.n	8004b96 <xQueueGenericSend+0x70>
 8004b92:	2301      	movs	r3, #1
 8004b94:	e000      	b.n	8004b98 <xQueueGenericSend+0x72>
 8004b96:	2300      	movs	r3, #0
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d102      	bne.n	8004ba2 <xQueueGenericSend+0x7c>
 8004b9c:	b672      	cpsid	i
 8004b9e:	46c0      	nop			@ (mov r8, r8)
 8004ba0:	e7fd      	b.n	8004b9e <xQueueGenericSend+0x78>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004ba2:	f002 f80d 	bl	8006bc0 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004ba6:	6a3b      	ldr	r3, [r7, #32]
 8004ba8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004baa:	6a3b      	ldr	r3, [r7, #32]
 8004bac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004bae:	429a      	cmp	r2, r3
 8004bb0:	d302      	bcc.n	8004bb8 <xQueueGenericSend+0x92>
 8004bb2:	683b      	ldr	r3, [r7, #0]
 8004bb4:	2b02      	cmp	r3, #2
 8004bb6:	d11e      	bne.n	8004bf6 <xQueueGenericSend+0xd0>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004bb8:	683a      	ldr	r2, [r7, #0]
 8004bba:	68b9      	ldr	r1, [r7, #8]
 8004bbc:	6a3b      	ldr	r3, [r7, #32]
 8004bbe:	0018      	movs	r0, r3
 8004bc0:	f000 fb83 	bl	80052ca <prvCopyDataToQueue>
 8004bc4:	0003      	movs	r3, r0
 8004bc6:	61fb      	str	r3, [r7, #28]
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004bc8:	6a3b      	ldr	r3, [r7, #32]
 8004bca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d009      	beq.n	8004be4 <xQueueGenericSend+0xbe>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004bd0:	6a3b      	ldr	r3, [r7, #32]
 8004bd2:	3324      	adds	r3, #36	@ 0x24
 8004bd4:	0018      	movs	r0, r3
 8004bd6:	f001 f90d 	bl	8005df4 <xTaskRemoveFromEventList>
 8004bda:	1e03      	subs	r3, r0, #0
 8004bdc:	d007      	beq.n	8004bee <xQueueGenericSend+0xc8>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004bde:	f001 ffdf 	bl	8006ba0 <vPortYield>
 8004be2:	e004      	b.n	8004bee <xQueueGenericSend+0xc8>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004be4:	69fb      	ldr	r3, [r7, #28]
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d001      	beq.n	8004bee <xQueueGenericSend+0xc8>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004bea:	f001 ffd9 	bl	8006ba0 <vPortYield>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004bee:	f001 fff9 	bl	8006be4 <vPortExitCritical>
				return pdPASS;
 8004bf2:	2301      	movs	r3, #1
 8004bf4:	e05b      	b.n	8004cae <xQueueGenericSend+0x188>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d103      	bne.n	8004c04 <xQueueGenericSend+0xde>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004bfc:	f001 fff2 	bl	8006be4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004c00:	2300      	movs	r3, #0
 8004c02:	e054      	b.n	8004cae <xQueueGenericSend+0x188>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004c04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d106      	bne.n	8004c18 <xQueueGenericSend+0xf2>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004c0a:	2314      	movs	r3, #20
 8004c0c:	18fb      	adds	r3, r7, r3
 8004c0e:	0018      	movs	r0, r3
 8004c10:	f001 f94e 	bl	8005eb0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004c14:	2301      	movs	r3, #1
 8004c16:	627b      	str	r3, [r7, #36]	@ 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004c18:	f001 ffe4 	bl	8006be4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004c1c:	f000 feec 	bl	80059f8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004c20:	f001 ffce 	bl	8006bc0 <vPortEnterCritical>
 8004c24:	6a3b      	ldr	r3, [r7, #32]
 8004c26:	2244      	movs	r2, #68	@ 0x44
 8004c28:	5c9b      	ldrb	r3, [r3, r2]
 8004c2a:	b25b      	sxtb	r3, r3
 8004c2c:	3301      	adds	r3, #1
 8004c2e:	d103      	bne.n	8004c38 <xQueueGenericSend+0x112>
 8004c30:	6a3b      	ldr	r3, [r7, #32]
 8004c32:	2244      	movs	r2, #68	@ 0x44
 8004c34:	2100      	movs	r1, #0
 8004c36:	5499      	strb	r1, [r3, r2]
 8004c38:	6a3b      	ldr	r3, [r7, #32]
 8004c3a:	2245      	movs	r2, #69	@ 0x45
 8004c3c:	5c9b      	ldrb	r3, [r3, r2]
 8004c3e:	b25b      	sxtb	r3, r3
 8004c40:	3301      	adds	r3, #1
 8004c42:	d103      	bne.n	8004c4c <xQueueGenericSend+0x126>
 8004c44:	6a3b      	ldr	r3, [r7, #32]
 8004c46:	2245      	movs	r2, #69	@ 0x45
 8004c48:	2100      	movs	r1, #0
 8004c4a:	5499      	strb	r1, [r3, r2]
 8004c4c:	f001 ffca 	bl	8006be4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004c50:	1d3a      	adds	r2, r7, #4
 8004c52:	2314      	movs	r3, #20
 8004c54:	18fb      	adds	r3, r7, r3
 8004c56:	0011      	movs	r1, r2
 8004c58:	0018      	movs	r0, r3
 8004c5a:	f001 f93d 	bl	8005ed8 <xTaskCheckForTimeOut>
 8004c5e:	1e03      	subs	r3, r0, #0
 8004c60:	d11e      	bne.n	8004ca0 <xQueueGenericSend+0x17a>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004c62:	6a3b      	ldr	r3, [r7, #32]
 8004c64:	0018      	movs	r0, r3
 8004c66:	f000 fc35 	bl	80054d4 <prvIsQueueFull>
 8004c6a:	1e03      	subs	r3, r0, #0
 8004c6c:	d011      	beq.n	8004c92 <xQueueGenericSend+0x16c>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004c6e:	6a3b      	ldr	r3, [r7, #32]
 8004c70:	3310      	adds	r3, #16
 8004c72:	687a      	ldr	r2, [r7, #4]
 8004c74:	0011      	movs	r1, r2
 8004c76:	0018      	movs	r0, r3
 8004c78:	f001 f874 	bl	8005d64 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004c7c:	6a3b      	ldr	r3, [r7, #32]
 8004c7e:	0018      	movs	r0, r3
 8004c80:	f000 fbb4 	bl	80053ec <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004c84:	f000 fec4 	bl	8005a10 <xTaskResumeAll>
 8004c88:	1e03      	subs	r3, r0, #0
 8004c8a:	d18a      	bne.n	8004ba2 <xQueueGenericSend+0x7c>
				{
					portYIELD_WITHIN_API();
 8004c8c:	f001 ff88 	bl	8006ba0 <vPortYield>
 8004c90:	e787      	b.n	8004ba2 <xQueueGenericSend+0x7c>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004c92:	6a3b      	ldr	r3, [r7, #32]
 8004c94:	0018      	movs	r0, r3
 8004c96:	f000 fba9 	bl	80053ec <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004c9a:	f000 feb9 	bl	8005a10 <xTaskResumeAll>
 8004c9e:	e780      	b.n	8004ba2 <xQueueGenericSend+0x7c>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004ca0:	6a3b      	ldr	r3, [r7, #32]
 8004ca2:	0018      	movs	r0, r3
 8004ca4:	f000 fba2 	bl	80053ec <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004ca8:	f000 feb2 	bl	8005a10 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004cac:	2300      	movs	r3, #0
		}
	}
}
 8004cae:	0018      	movs	r0, r3
 8004cb0:	46bd      	mov	sp, r7
 8004cb2:	b00a      	add	sp, #40	@ 0x28
 8004cb4:	bd80      	pop	{r7, pc}

08004cb6 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004cb6:	b590      	push	{r4, r7, lr}
 8004cb8:	b089      	sub	sp, #36	@ 0x24
 8004cba:	af00      	add	r7, sp, #0
 8004cbc:	60f8      	str	r0, [r7, #12]
 8004cbe:	60b9      	str	r1, [r7, #8]
 8004cc0:	607a      	str	r2, [r7, #4]
 8004cc2:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	61bb      	str	r3, [r7, #24]

	configASSERT( pxQueue );
 8004cc8:	69bb      	ldr	r3, [r7, #24]
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d102      	bne.n	8004cd4 <xQueueGenericSendFromISR+0x1e>
 8004cce:	b672      	cpsid	i
 8004cd0:	46c0      	nop			@ (mov r8, r8)
 8004cd2:	e7fd      	b.n	8004cd0 <xQueueGenericSendFromISR+0x1a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004cd4:	68bb      	ldr	r3, [r7, #8]
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d103      	bne.n	8004ce2 <xQueueGenericSendFromISR+0x2c>
 8004cda:	69bb      	ldr	r3, [r7, #24]
 8004cdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d101      	bne.n	8004ce6 <xQueueGenericSendFromISR+0x30>
 8004ce2:	2301      	movs	r3, #1
 8004ce4:	e000      	b.n	8004ce8 <xQueueGenericSendFromISR+0x32>
 8004ce6:	2300      	movs	r3, #0
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d102      	bne.n	8004cf2 <xQueueGenericSendFromISR+0x3c>
 8004cec:	b672      	cpsid	i
 8004cee:	46c0      	nop			@ (mov r8, r8)
 8004cf0:	e7fd      	b.n	8004cee <xQueueGenericSendFromISR+0x38>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004cf2:	683b      	ldr	r3, [r7, #0]
 8004cf4:	2b02      	cmp	r3, #2
 8004cf6:	d103      	bne.n	8004d00 <xQueueGenericSendFromISR+0x4a>
 8004cf8:	69bb      	ldr	r3, [r7, #24]
 8004cfa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cfc:	2b01      	cmp	r3, #1
 8004cfe:	d101      	bne.n	8004d04 <xQueueGenericSendFromISR+0x4e>
 8004d00:	2301      	movs	r3, #1
 8004d02:	e000      	b.n	8004d06 <xQueueGenericSendFromISR+0x50>
 8004d04:	2300      	movs	r3, #0
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d102      	bne.n	8004d10 <xQueueGenericSendFromISR+0x5a>
 8004d0a:	b672      	cpsid	i
 8004d0c:	46c0      	nop			@ (mov r8, r8)
 8004d0e:	e7fd      	b.n	8004d0c <xQueueGenericSendFromISR+0x56>
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004d10:	f001 ff80 	bl	8006c14 <ulSetInterruptMaskFromISR>
 8004d14:	0003      	movs	r3, r0
 8004d16:	617b      	str	r3, [r7, #20]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004d18:	69bb      	ldr	r3, [r7, #24]
 8004d1a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004d1c:	69bb      	ldr	r3, [r7, #24]
 8004d1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d20:	429a      	cmp	r2, r3
 8004d22:	d302      	bcc.n	8004d2a <xQueueGenericSendFromISR+0x74>
 8004d24:	683b      	ldr	r3, [r7, #0]
 8004d26:	2b02      	cmp	r3, #2
 8004d28:	d12e      	bne.n	8004d88 <xQueueGenericSendFromISR+0xd2>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004d2a:	2413      	movs	r4, #19
 8004d2c:	193b      	adds	r3, r7, r4
 8004d2e:	69ba      	ldr	r2, [r7, #24]
 8004d30:	2145      	movs	r1, #69	@ 0x45
 8004d32:	5c52      	ldrb	r2, [r2, r1]
 8004d34:	701a      	strb	r2, [r3, #0]
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004d36:	683a      	ldr	r2, [r7, #0]
 8004d38:	68b9      	ldr	r1, [r7, #8]
 8004d3a:	69bb      	ldr	r3, [r7, #24]
 8004d3c:	0018      	movs	r0, r3
 8004d3e:	f000 fac4 	bl	80052ca <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004d42:	193b      	adds	r3, r7, r4
 8004d44:	781b      	ldrb	r3, [r3, #0]
 8004d46:	b25b      	sxtb	r3, r3
 8004d48:	3301      	adds	r3, #1
 8004d4a:	d111      	bne.n	8004d70 <xQueueGenericSendFromISR+0xba>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004d4c:	69bb      	ldr	r3, [r7, #24]
 8004d4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d016      	beq.n	8004d82 <xQueueGenericSendFromISR+0xcc>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004d54:	69bb      	ldr	r3, [r7, #24]
 8004d56:	3324      	adds	r3, #36	@ 0x24
 8004d58:	0018      	movs	r0, r3
 8004d5a:	f001 f84b 	bl	8005df4 <xTaskRemoveFromEventList>
 8004d5e:	1e03      	subs	r3, r0, #0
 8004d60:	d00f      	beq.n	8004d82 <xQueueGenericSendFromISR+0xcc>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d00c      	beq.n	8004d82 <xQueueGenericSendFromISR+0xcc>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	2201      	movs	r2, #1
 8004d6c:	601a      	str	r2, [r3, #0]
 8004d6e:	e008      	b.n	8004d82 <xQueueGenericSendFromISR+0xcc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004d70:	2313      	movs	r3, #19
 8004d72:	18fb      	adds	r3, r7, r3
 8004d74:	781b      	ldrb	r3, [r3, #0]
 8004d76:	3301      	adds	r3, #1
 8004d78:	b2db      	uxtb	r3, r3
 8004d7a:	b259      	sxtb	r1, r3
 8004d7c:	69bb      	ldr	r3, [r7, #24]
 8004d7e:	2245      	movs	r2, #69	@ 0x45
 8004d80:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 8004d82:	2301      	movs	r3, #1
 8004d84:	61fb      	str	r3, [r7, #28]
		{
 8004d86:	e001      	b.n	8004d8c <xQueueGenericSendFromISR+0xd6>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004d88:	2300      	movs	r3, #0
 8004d8a:	61fb      	str	r3, [r7, #28]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 8004d8c:	697b      	ldr	r3, [r7, #20]
 8004d8e:	0018      	movs	r0, r3
 8004d90:	f001 ff46 	bl	8006c20 <vClearInterruptMaskFromISR>

	return xReturn;
 8004d94:	69fb      	ldr	r3, [r7, #28]
}
 8004d96:	0018      	movs	r0, r3
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	b009      	add	sp, #36	@ 0x24
 8004d9c:	bd90      	pop	{r4, r7, pc}

08004d9e <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8004d9e:	b580      	push	{r7, lr}
 8004da0:	b088      	sub	sp, #32
 8004da2:	af00      	add	r7, sp, #0
 8004da4:	6078      	str	r0, [r7, #4]
 8004da6:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	61bb      	str	r3, [r7, #24]
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8004dac:	69bb      	ldr	r3, [r7, #24]
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d102      	bne.n	8004db8 <xQueueGiveFromISR+0x1a>
 8004db2:	b672      	cpsid	i
 8004db4:	46c0      	nop			@ (mov r8, r8)
 8004db6:	e7fd      	b.n	8004db4 <xQueueGiveFromISR+0x16>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8004db8:	69bb      	ldr	r3, [r7, #24]
 8004dba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d002      	beq.n	8004dc6 <xQueueGiveFromISR+0x28>
 8004dc0:	b672      	cpsid	i
 8004dc2:	46c0      	nop			@ (mov r8, r8)
 8004dc4:	e7fd      	b.n	8004dc2 <xQueueGiveFromISR+0x24>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 8004dc6:	69bb      	ldr	r3, [r7, #24]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d103      	bne.n	8004dd6 <xQueueGiveFromISR+0x38>
 8004dce:	69bb      	ldr	r3, [r7, #24]
 8004dd0:	685b      	ldr	r3, [r3, #4]
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d101      	bne.n	8004dda <xQueueGiveFromISR+0x3c>
 8004dd6:	2301      	movs	r3, #1
 8004dd8:	e000      	b.n	8004ddc <xQueueGiveFromISR+0x3e>
 8004dda:	2300      	movs	r3, #0
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d102      	bne.n	8004de6 <xQueueGiveFromISR+0x48>
 8004de0:	b672      	cpsid	i
 8004de2:	46c0      	nop			@ (mov r8, r8)
 8004de4:	e7fd      	b.n	8004de2 <xQueueGiveFromISR+0x44>
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004de6:	f001 ff15 	bl	8006c14 <ulSetInterruptMaskFromISR>
 8004dea:	0003      	movs	r3, r0
 8004dec:	617b      	str	r3, [r7, #20]
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004dee:	69bb      	ldr	r3, [r7, #24]
 8004df0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004df2:	613b      	str	r3, [r7, #16]

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8004df4:	69bb      	ldr	r3, [r7, #24]
 8004df6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004df8:	693a      	ldr	r2, [r7, #16]
 8004dfa:	429a      	cmp	r2, r3
 8004dfc:	d22c      	bcs.n	8004e58 <xQueueGiveFromISR+0xba>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004dfe:	200f      	movs	r0, #15
 8004e00:	183b      	adds	r3, r7, r0
 8004e02:	69ba      	ldr	r2, [r7, #24]
 8004e04:	2145      	movs	r1, #69	@ 0x45
 8004e06:	5c52      	ldrb	r2, [r2, r1]
 8004e08:	701a      	strb	r2, [r3, #0]
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004e0a:	693b      	ldr	r3, [r7, #16]
 8004e0c:	1c5a      	adds	r2, r3, #1
 8004e0e:	69bb      	ldr	r3, [r7, #24]
 8004e10:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004e12:	183b      	adds	r3, r7, r0
 8004e14:	781b      	ldrb	r3, [r3, #0]
 8004e16:	b25b      	sxtb	r3, r3
 8004e18:	3301      	adds	r3, #1
 8004e1a:	d111      	bne.n	8004e40 <xQueueGiveFromISR+0xa2>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004e1c:	69bb      	ldr	r3, [r7, #24]
 8004e1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d016      	beq.n	8004e52 <xQueueGiveFromISR+0xb4>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004e24:	69bb      	ldr	r3, [r7, #24]
 8004e26:	3324      	adds	r3, #36	@ 0x24
 8004e28:	0018      	movs	r0, r3
 8004e2a:	f000 ffe3 	bl	8005df4 <xTaskRemoveFromEventList>
 8004e2e:	1e03      	subs	r3, r0, #0
 8004e30:	d00f      	beq.n	8004e52 <xQueueGiveFromISR+0xb4>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004e32:	683b      	ldr	r3, [r7, #0]
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d00c      	beq.n	8004e52 <xQueueGiveFromISR+0xb4>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004e38:	683b      	ldr	r3, [r7, #0]
 8004e3a:	2201      	movs	r2, #1
 8004e3c:	601a      	str	r2, [r3, #0]
 8004e3e:	e008      	b.n	8004e52 <xQueueGiveFromISR+0xb4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004e40:	230f      	movs	r3, #15
 8004e42:	18fb      	adds	r3, r7, r3
 8004e44:	781b      	ldrb	r3, [r3, #0]
 8004e46:	3301      	adds	r3, #1
 8004e48:	b2db      	uxtb	r3, r3
 8004e4a:	b259      	sxtb	r1, r3
 8004e4c:	69bb      	ldr	r3, [r7, #24]
 8004e4e:	2245      	movs	r2, #69	@ 0x45
 8004e50:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 8004e52:	2301      	movs	r3, #1
 8004e54:	61fb      	str	r3, [r7, #28]
 8004e56:	e001      	b.n	8004e5c <xQueueGiveFromISR+0xbe>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004e58:	2300      	movs	r3, #0
 8004e5a:	61fb      	str	r3, [r7, #28]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 8004e5c:	697b      	ldr	r3, [r7, #20]
 8004e5e:	0018      	movs	r0, r3
 8004e60:	f001 fede 	bl	8006c20 <vClearInterruptMaskFromISR>

	return xReturn;
 8004e64:	69fb      	ldr	r3, [r7, #28]
}
 8004e66:	0018      	movs	r0, r3
 8004e68:	46bd      	mov	sp, r7
 8004e6a:	b008      	add	sp, #32
 8004e6c:	bd80      	pop	{r7, pc}

08004e6e <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004e6e:	b580      	push	{r7, lr}
 8004e70:	b08a      	sub	sp, #40	@ 0x28
 8004e72:	af00      	add	r7, sp, #0
 8004e74:	60f8      	str	r0, [r7, #12]
 8004e76:	60b9      	str	r1, [r7, #8]
 8004e78:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004e7a:	2300      	movs	r3, #0
 8004e7c:	627b      	str	r3, [r7, #36]	@ 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	623b      	str	r3, [r7, #32]

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004e82:	6a3b      	ldr	r3, [r7, #32]
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d102      	bne.n	8004e8e <xQueueReceive+0x20>
 8004e88:	b672      	cpsid	i
 8004e8a:	46c0      	nop			@ (mov r8, r8)
 8004e8c:	e7fd      	b.n	8004e8a <xQueueReceive+0x1c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004e8e:	68bb      	ldr	r3, [r7, #8]
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d103      	bne.n	8004e9c <xQueueReceive+0x2e>
 8004e94:	6a3b      	ldr	r3, [r7, #32]
 8004e96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d101      	bne.n	8004ea0 <xQueueReceive+0x32>
 8004e9c:	2301      	movs	r3, #1
 8004e9e:	e000      	b.n	8004ea2 <xQueueReceive+0x34>
 8004ea0:	2300      	movs	r3, #0
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d102      	bne.n	8004eac <xQueueReceive+0x3e>
 8004ea6:	b672      	cpsid	i
 8004ea8:	46c0      	nop			@ (mov r8, r8)
 8004eaa:	e7fd      	b.n	8004ea8 <xQueueReceive+0x3a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004eac:	f001 f944 	bl	8006138 <xTaskGetSchedulerState>
 8004eb0:	1e03      	subs	r3, r0, #0
 8004eb2:	d102      	bne.n	8004eba <xQueueReceive+0x4c>
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d101      	bne.n	8004ebe <xQueueReceive+0x50>
 8004eba:	2301      	movs	r3, #1
 8004ebc:	e000      	b.n	8004ec0 <xQueueReceive+0x52>
 8004ebe:	2300      	movs	r3, #0
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d102      	bne.n	8004eca <xQueueReceive+0x5c>
 8004ec4:	b672      	cpsid	i
 8004ec6:	46c0      	nop			@ (mov r8, r8)
 8004ec8:	e7fd      	b.n	8004ec6 <xQueueReceive+0x58>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8004eca:	f001 fe79 	bl	8006bc0 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004ece:	6a3b      	ldr	r3, [r7, #32]
 8004ed0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ed2:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004ed4:	69fb      	ldr	r3, [r7, #28]
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d01a      	beq.n	8004f10 <xQueueReceive+0xa2>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004eda:	68ba      	ldr	r2, [r7, #8]
 8004edc:	6a3b      	ldr	r3, [r7, #32]
 8004ede:	0011      	movs	r1, r2
 8004ee0:	0018      	movs	r0, r3
 8004ee2:	f000 fa5d 	bl	80053a0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004ee6:	69fb      	ldr	r3, [r7, #28]
 8004ee8:	1e5a      	subs	r2, r3, #1
 8004eea:	6a3b      	ldr	r3, [r7, #32]
 8004eec:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004eee:	6a3b      	ldr	r3, [r7, #32]
 8004ef0:	691b      	ldr	r3, [r3, #16]
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d008      	beq.n	8004f08 <xQueueReceive+0x9a>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004ef6:	6a3b      	ldr	r3, [r7, #32]
 8004ef8:	3310      	adds	r3, #16
 8004efa:	0018      	movs	r0, r3
 8004efc:	f000 ff7a 	bl	8005df4 <xTaskRemoveFromEventList>
 8004f00:	1e03      	subs	r3, r0, #0
 8004f02:	d001      	beq.n	8004f08 <xQueueReceive+0x9a>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004f04:	f001 fe4c 	bl	8006ba0 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004f08:	f001 fe6c 	bl	8006be4 <vPortExitCritical>
				return pdPASS;
 8004f0c:	2301      	movs	r3, #1
 8004f0e:	e062      	b.n	8004fd6 <xQueueReceive+0x168>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d103      	bne.n	8004f1e <xQueueReceive+0xb0>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004f16:	f001 fe65 	bl	8006be4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004f1a:	2300      	movs	r3, #0
 8004f1c:	e05b      	b.n	8004fd6 <xQueueReceive+0x168>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004f1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d106      	bne.n	8004f32 <xQueueReceive+0xc4>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004f24:	2314      	movs	r3, #20
 8004f26:	18fb      	adds	r3, r7, r3
 8004f28:	0018      	movs	r0, r3
 8004f2a:	f000 ffc1 	bl	8005eb0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004f2e:	2301      	movs	r3, #1
 8004f30:	627b      	str	r3, [r7, #36]	@ 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004f32:	f001 fe57 	bl	8006be4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004f36:	f000 fd5f 	bl	80059f8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004f3a:	f001 fe41 	bl	8006bc0 <vPortEnterCritical>
 8004f3e:	6a3b      	ldr	r3, [r7, #32]
 8004f40:	2244      	movs	r2, #68	@ 0x44
 8004f42:	5c9b      	ldrb	r3, [r3, r2]
 8004f44:	b25b      	sxtb	r3, r3
 8004f46:	3301      	adds	r3, #1
 8004f48:	d103      	bne.n	8004f52 <xQueueReceive+0xe4>
 8004f4a:	6a3b      	ldr	r3, [r7, #32]
 8004f4c:	2244      	movs	r2, #68	@ 0x44
 8004f4e:	2100      	movs	r1, #0
 8004f50:	5499      	strb	r1, [r3, r2]
 8004f52:	6a3b      	ldr	r3, [r7, #32]
 8004f54:	2245      	movs	r2, #69	@ 0x45
 8004f56:	5c9b      	ldrb	r3, [r3, r2]
 8004f58:	b25b      	sxtb	r3, r3
 8004f5a:	3301      	adds	r3, #1
 8004f5c:	d103      	bne.n	8004f66 <xQueueReceive+0xf8>
 8004f5e:	6a3b      	ldr	r3, [r7, #32]
 8004f60:	2245      	movs	r2, #69	@ 0x45
 8004f62:	2100      	movs	r1, #0
 8004f64:	5499      	strb	r1, [r3, r2]
 8004f66:	f001 fe3d 	bl	8006be4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004f6a:	1d3a      	adds	r2, r7, #4
 8004f6c:	2314      	movs	r3, #20
 8004f6e:	18fb      	adds	r3, r7, r3
 8004f70:	0011      	movs	r1, r2
 8004f72:	0018      	movs	r0, r3
 8004f74:	f000 ffb0 	bl	8005ed8 <xTaskCheckForTimeOut>
 8004f78:	1e03      	subs	r3, r0, #0
 8004f7a:	d11e      	bne.n	8004fba <xQueueReceive+0x14c>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004f7c:	6a3b      	ldr	r3, [r7, #32]
 8004f7e:	0018      	movs	r0, r3
 8004f80:	f000 fa92 	bl	80054a8 <prvIsQueueEmpty>
 8004f84:	1e03      	subs	r3, r0, #0
 8004f86:	d011      	beq.n	8004fac <xQueueReceive+0x13e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004f88:	6a3b      	ldr	r3, [r7, #32]
 8004f8a:	3324      	adds	r3, #36	@ 0x24
 8004f8c:	687a      	ldr	r2, [r7, #4]
 8004f8e:	0011      	movs	r1, r2
 8004f90:	0018      	movs	r0, r3
 8004f92:	f000 fee7 	bl	8005d64 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004f96:	6a3b      	ldr	r3, [r7, #32]
 8004f98:	0018      	movs	r0, r3
 8004f9a:	f000 fa27 	bl	80053ec <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004f9e:	f000 fd37 	bl	8005a10 <xTaskResumeAll>
 8004fa2:	1e03      	subs	r3, r0, #0
 8004fa4:	d191      	bne.n	8004eca <xQueueReceive+0x5c>
				{
					portYIELD_WITHIN_API();
 8004fa6:	f001 fdfb 	bl	8006ba0 <vPortYield>
 8004faa:	e78e      	b.n	8004eca <xQueueReceive+0x5c>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004fac:	6a3b      	ldr	r3, [r7, #32]
 8004fae:	0018      	movs	r0, r3
 8004fb0:	f000 fa1c 	bl	80053ec <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004fb4:	f000 fd2c 	bl	8005a10 <xTaskResumeAll>
 8004fb8:	e787      	b.n	8004eca <xQueueReceive+0x5c>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004fba:	6a3b      	ldr	r3, [r7, #32]
 8004fbc:	0018      	movs	r0, r3
 8004fbe:	f000 fa15 	bl	80053ec <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004fc2:	f000 fd25 	bl	8005a10 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004fc6:	6a3b      	ldr	r3, [r7, #32]
 8004fc8:	0018      	movs	r0, r3
 8004fca:	f000 fa6d 	bl	80054a8 <prvIsQueueEmpty>
 8004fce:	1e03      	subs	r3, r0, #0
 8004fd0:	d100      	bne.n	8004fd4 <xQueueReceive+0x166>
 8004fd2:	e77a      	b.n	8004eca <xQueueReceive+0x5c>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004fd4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8004fd6:	0018      	movs	r0, r3
 8004fd8:	46bd      	mov	sp, r7
 8004fda:	b00a      	add	sp, #40	@ 0x28
 8004fdc:	bd80      	pop	{r7, pc}

08004fde <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8004fde:	b580      	push	{r7, lr}
 8004fe0:	b08a      	sub	sp, #40	@ 0x28
 8004fe2:	af00      	add	r7, sp, #0
 8004fe4:	6078      	str	r0, [r7, #4]
 8004fe6:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8004fe8:	2300      	movs	r3, #0
 8004fea:	627b      	str	r3, [r7, #36]	@ 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	61fb      	str	r3, [r7, #28]

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8004ff0:	2300      	movs	r3, #0
 8004ff2:	623b      	str	r3, [r7, #32]
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004ff4:	69fb      	ldr	r3, [r7, #28]
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d102      	bne.n	8005000 <xQueueSemaphoreTake+0x22>
 8004ffa:	b672      	cpsid	i
 8004ffc:	46c0      	nop			@ (mov r8, r8)
 8004ffe:	e7fd      	b.n	8004ffc <xQueueSemaphoreTake+0x1e>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005000:	69fb      	ldr	r3, [r7, #28]
 8005002:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005004:	2b00      	cmp	r3, #0
 8005006:	d002      	beq.n	800500e <xQueueSemaphoreTake+0x30>
 8005008:	b672      	cpsid	i
 800500a:	46c0      	nop			@ (mov r8, r8)
 800500c:	e7fd      	b.n	800500a <xQueueSemaphoreTake+0x2c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800500e:	f001 f893 	bl	8006138 <xTaskGetSchedulerState>
 8005012:	1e03      	subs	r3, r0, #0
 8005014:	d102      	bne.n	800501c <xQueueSemaphoreTake+0x3e>
 8005016:	683b      	ldr	r3, [r7, #0]
 8005018:	2b00      	cmp	r3, #0
 800501a:	d101      	bne.n	8005020 <xQueueSemaphoreTake+0x42>
 800501c:	2301      	movs	r3, #1
 800501e:	e000      	b.n	8005022 <xQueueSemaphoreTake+0x44>
 8005020:	2300      	movs	r3, #0
 8005022:	2b00      	cmp	r3, #0
 8005024:	d102      	bne.n	800502c <xQueueSemaphoreTake+0x4e>
 8005026:	b672      	cpsid	i
 8005028:	46c0      	nop			@ (mov r8, r8)
 800502a:	e7fd      	b.n	8005028 <xQueueSemaphoreTake+0x4a>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800502c:	f001 fdc8 	bl	8006bc0 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8005030:	69fb      	ldr	r3, [r7, #28]
 8005032:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005034:	61bb      	str	r3, [r7, #24]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8005036:	69bb      	ldr	r3, [r7, #24]
 8005038:	2b00      	cmp	r3, #0
 800503a:	d01d      	beq.n	8005078 <xQueueSemaphoreTake+0x9a>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800503c:	69bb      	ldr	r3, [r7, #24]
 800503e:	1e5a      	subs	r2, r3, #1
 8005040:	69fb      	ldr	r3, [r7, #28]
 8005042:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005044:	69fb      	ldr	r3, [r7, #28]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	2b00      	cmp	r3, #0
 800504a:	d104      	bne.n	8005056 <xQueueSemaphoreTake+0x78>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 800504c:	f001 f9d2 	bl	80063f4 <pvTaskIncrementMutexHeldCount>
 8005050:	0002      	movs	r2, r0
 8005052:	69fb      	ldr	r3, [r7, #28]
 8005054:	605a      	str	r2, [r3, #4]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005056:	69fb      	ldr	r3, [r7, #28]
 8005058:	691b      	ldr	r3, [r3, #16]
 800505a:	2b00      	cmp	r3, #0
 800505c:	d008      	beq.n	8005070 <xQueueSemaphoreTake+0x92>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800505e:	69fb      	ldr	r3, [r7, #28]
 8005060:	3310      	adds	r3, #16
 8005062:	0018      	movs	r0, r3
 8005064:	f000 fec6 	bl	8005df4 <xTaskRemoveFromEventList>
 8005068:	1e03      	subs	r3, r0, #0
 800506a:	d001      	beq.n	8005070 <xQueueSemaphoreTake+0x92>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800506c:	f001 fd98 	bl	8006ba0 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005070:	f001 fdb8 	bl	8006be4 <vPortExitCritical>
				return pdPASS;
 8005074:	2301      	movs	r3, #1
 8005076:	e08c      	b.n	8005192 <xQueueSemaphoreTake+0x1b4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005078:	683b      	ldr	r3, [r7, #0]
 800507a:	2b00      	cmp	r3, #0
 800507c:	d109      	bne.n	8005092 <xQueueSemaphoreTake+0xb4>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800507e:	6a3b      	ldr	r3, [r7, #32]
 8005080:	2b00      	cmp	r3, #0
 8005082:	d002      	beq.n	800508a <xQueueSemaphoreTake+0xac>
 8005084:	b672      	cpsid	i
 8005086:	46c0      	nop			@ (mov r8, r8)
 8005088:	e7fd      	b.n	8005086 <xQueueSemaphoreTake+0xa8>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800508a:	f001 fdab 	bl	8006be4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800508e:	2300      	movs	r3, #0
 8005090:	e07f      	b.n	8005192 <xQueueSemaphoreTake+0x1b4>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005092:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005094:	2b00      	cmp	r3, #0
 8005096:	d106      	bne.n	80050a6 <xQueueSemaphoreTake+0xc8>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005098:	230c      	movs	r3, #12
 800509a:	18fb      	adds	r3, r7, r3
 800509c:	0018      	movs	r0, r3
 800509e:	f000 ff07 	bl	8005eb0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80050a2:	2301      	movs	r3, #1
 80050a4:	627b      	str	r3, [r7, #36]	@ 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80050a6:	f001 fd9d 	bl	8006be4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80050aa:	f000 fca5 	bl	80059f8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80050ae:	f001 fd87 	bl	8006bc0 <vPortEnterCritical>
 80050b2:	69fb      	ldr	r3, [r7, #28]
 80050b4:	2244      	movs	r2, #68	@ 0x44
 80050b6:	5c9b      	ldrb	r3, [r3, r2]
 80050b8:	b25b      	sxtb	r3, r3
 80050ba:	3301      	adds	r3, #1
 80050bc:	d103      	bne.n	80050c6 <xQueueSemaphoreTake+0xe8>
 80050be:	69fb      	ldr	r3, [r7, #28]
 80050c0:	2244      	movs	r2, #68	@ 0x44
 80050c2:	2100      	movs	r1, #0
 80050c4:	5499      	strb	r1, [r3, r2]
 80050c6:	69fb      	ldr	r3, [r7, #28]
 80050c8:	2245      	movs	r2, #69	@ 0x45
 80050ca:	5c9b      	ldrb	r3, [r3, r2]
 80050cc:	b25b      	sxtb	r3, r3
 80050ce:	3301      	adds	r3, #1
 80050d0:	d103      	bne.n	80050da <xQueueSemaphoreTake+0xfc>
 80050d2:	69fb      	ldr	r3, [r7, #28]
 80050d4:	2245      	movs	r2, #69	@ 0x45
 80050d6:	2100      	movs	r1, #0
 80050d8:	5499      	strb	r1, [r3, r2]
 80050da:	f001 fd83 	bl	8006be4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80050de:	003a      	movs	r2, r7
 80050e0:	230c      	movs	r3, #12
 80050e2:	18fb      	adds	r3, r7, r3
 80050e4:	0011      	movs	r1, r2
 80050e6:	0018      	movs	r0, r3
 80050e8:	f000 fef6 	bl	8005ed8 <xTaskCheckForTimeOut>
 80050ec:	1e03      	subs	r3, r0, #0
 80050ee:	d12e      	bne.n	800514e <xQueueSemaphoreTake+0x170>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80050f0:	69fb      	ldr	r3, [r7, #28]
 80050f2:	0018      	movs	r0, r3
 80050f4:	f000 f9d8 	bl	80054a8 <prvIsQueueEmpty>
 80050f8:	1e03      	subs	r3, r0, #0
 80050fa:	d021      	beq.n	8005140 <xQueueSemaphoreTake+0x162>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80050fc:	69fb      	ldr	r3, [r7, #28]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	2b00      	cmp	r3, #0
 8005102:	d10a      	bne.n	800511a <xQueueSemaphoreTake+0x13c>
					{
						taskENTER_CRITICAL();
 8005104:	f001 fd5c 	bl	8006bc0 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8005108:	69fb      	ldr	r3, [r7, #28]
 800510a:	685b      	ldr	r3, [r3, #4]
 800510c:	0018      	movs	r0, r3
 800510e:	f001 f82f 	bl	8006170 <xTaskPriorityInherit>
 8005112:	0003      	movs	r3, r0
 8005114:	623b      	str	r3, [r7, #32]
						}
						taskEXIT_CRITICAL();
 8005116:	f001 fd65 	bl	8006be4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800511a:	69fb      	ldr	r3, [r7, #28]
 800511c:	3324      	adds	r3, #36	@ 0x24
 800511e:	683a      	ldr	r2, [r7, #0]
 8005120:	0011      	movs	r1, r2
 8005122:	0018      	movs	r0, r3
 8005124:	f000 fe1e 	bl	8005d64 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005128:	69fb      	ldr	r3, [r7, #28]
 800512a:	0018      	movs	r0, r3
 800512c:	f000 f95e 	bl	80053ec <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005130:	f000 fc6e 	bl	8005a10 <xTaskResumeAll>
 8005134:	1e03      	subs	r3, r0, #0
 8005136:	d000      	beq.n	800513a <xQueueSemaphoreTake+0x15c>
 8005138:	e778      	b.n	800502c <xQueueSemaphoreTake+0x4e>
				{
					portYIELD_WITHIN_API();
 800513a:	f001 fd31 	bl	8006ba0 <vPortYield>
 800513e:	e775      	b.n	800502c <xQueueSemaphoreTake+0x4e>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8005140:	69fb      	ldr	r3, [r7, #28]
 8005142:	0018      	movs	r0, r3
 8005144:	f000 f952 	bl	80053ec <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005148:	f000 fc62 	bl	8005a10 <xTaskResumeAll>
 800514c:	e76e      	b.n	800502c <xQueueSemaphoreTake+0x4e>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800514e:	69fb      	ldr	r3, [r7, #28]
 8005150:	0018      	movs	r0, r3
 8005152:	f000 f94b 	bl	80053ec <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005156:	f000 fc5b 	bl	8005a10 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800515a:	69fb      	ldr	r3, [r7, #28]
 800515c:	0018      	movs	r0, r3
 800515e:	f000 f9a3 	bl	80054a8 <prvIsQueueEmpty>
 8005162:	1e03      	subs	r3, r0, #0
 8005164:	d100      	bne.n	8005168 <xQueueSemaphoreTake+0x18a>
 8005166:	e761      	b.n	800502c <xQueueSemaphoreTake+0x4e>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8005168:	6a3b      	ldr	r3, [r7, #32]
 800516a:	2b00      	cmp	r3, #0
 800516c:	d010      	beq.n	8005190 <xQueueSemaphoreTake+0x1b2>
					{
						taskENTER_CRITICAL();
 800516e:	f001 fd27 	bl	8006bc0 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8005172:	69fb      	ldr	r3, [r7, #28]
 8005174:	0018      	movs	r0, r3
 8005176:	f000 f892 	bl	800529e <prvGetDisinheritPriorityAfterTimeout>
 800517a:	0003      	movs	r3, r0
 800517c:	617b      	str	r3, [r7, #20]
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
 800517e:	69fb      	ldr	r3, [r7, #28]
 8005180:	685b      	ldr	r3, [r3, #4]
 8005182:	697a      	ldr	r2, [r7, #20]
 8005184:	0011      	movs	r1, r2
 8005186:	0018      	movs	r0, r3
 8005188:	f001 f8be 	bl	8006308 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800518c:	f001 fd2a 	bl	8006be4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005190:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8005192:	0018      	movs	r0, r3
 8005194:	46bd      	mov	sp, r7
 8005196:	b00a      	add	sp, #40	@ 0x28
 8005198:	bd80      	pop	{r7, pc}

0800519a <xQueueReceiveFromISR>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800519a:	b590      	push	{r4, r7, lr}
 800519c:	b08b      	sub	sp, #44	@ 0x2c
 800519e:	af00      	add	r7, sp, #0
 80051a0:	60f8      	str	r0, [r7, #12]
 80051a2:	60b9      	str	r1, [r7, #8]
 80051a4:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 80051aa:	6a3b      	ldr	r3, [r7, #32]
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d102      	bne.n	80051b6 <xQueueReceiveFromISR+0x1c>
 80051b0:	b672      	cpsid	i
 80051b2:	46c0      	nop			@ (mov r8, r8)
 80051b4:	e7fd      	b.n	80051b2 <xQueueReceiveFromISR+0x18>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80051b6:	68bb      	ldr	r3, [r7, #8]
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d103      	bne.n	80051c4 <xQueueReceiveFromISR+0x2a>
 80051bc:	6a3b      	ldr	r3, [r7, #32]
 80051be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d101      	bne.n	80051c8 <xQueueReceiveFromISR+0x2e>
 80051c4:	2301      	movs	r3, #1
 80051c6:	e000      	b.n	80051ca <xQueueReceiveFromISR+0x30>
 80051c8:	2300      	movs	r3, #0
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d102      	bne.n	80051d4 <xQueueReceiveFromISR+0x3a>
 80051ce:	b672      	cpsid	i
 80051d0:	46c0      	nop			@ (mov r8, r8)
 80051d2:	e7fd      	b.n	80051d0 <xQueueReceiveFromISR+0x36>
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80051d4:	f001 fd1e 	bl	8006c14 <ulSetInterruptMaskFromISR>
 80051d8:	0003      	movs	r3, r0
 80051da:	61fb      	str	r3, [r7, #28]
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80051dc:	6a3b      	ldr	r3, [r7, #32]
 80051de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051e0:	61bb      	str	r3, [r7, #24]

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80051e2:	69bb      	ldr	r3, [r7, #24]
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d032      	beq.n	800524e <xQueueReceiveFromISR+0xb4>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80051e8:	2417      	movs	r4, #23
 80051ea:	193b      	adds	r3, r7, r4
 80051ec:	6a3a      	ldr	r2, [r7, #32]
 80051ee:	2144      	movs	r1, #68	@ 0x44
 80051f0:	5c52      	ldrb	r2, [r2, r1]
 80051f2:	701a      	strb	r2, [r3, #0]

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80051f4:	68ba      	ldr	r2, [r7, #8]
 80051f6:	6a3b      	ldr	r3, [r7, #32]
 80051f8:	0011      	movs	r1, r2
 80051fa:	0018      	movs	r0, r3
 80051fc:	f000 f8d0 	bl	80053a0 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005200:	69bb      	ldr	r3, [r7, #24]
 8005202:	1e5a      	subs	r2, r3, #1
 8005204:	6a3b      	ldr	r3, [r7, #32]
 8005206:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8005208:	193b      	adds	r3, r7, r4
 800520a:	781b      	ldrb	r3, [r3, #0]
 800520c:	b25b      	sxtb	r3, r3
 800520e:	3301      	adds	r3, #1
 8005210:	d111      	bne.n	8005236 <xQueueReceiveFromISR+0x9c>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005212:	6a3b      	ldr	r3, [r7, #32]
 8005214:	691b      	ldr	r3, [r3, #16]
 8005216:	2b00      	cmp	r3, #0
 8005218:	d016      	beq.n	8005248 <xQueueReceiveFromISR+0xae>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800521a:	6a3b      	ldr	r3, [r7, #32]
 800521c:	3310      	adds	r3, #16
 800521e:	0018      	movs	r0, r3
 8005220:	f000 fde8 	bl	8005df4 <xTaskRemoveFromEventList>
 8005224:	1e03      	subs	r3, r0, #0
 8005226:	d00f      	beq.n	8005248 <xQueueReceiveFromISR+0xae>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2b00      	cmp	r3, #0
 800522c:	d00c      	beq.n	8005248 <xQueueReceiveFromISR+0xae>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	2201      	movs	r2, #1
 8005232:	601a      	str	r2, [r3, #0]
 8005234:	e008      	b.n	8005248 <xQueueReceiveFromISR+0xae>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8005236:	2317      	movs	r3, #23
 8005238:	18fb      	adds	r3, r7, r3
 800523a:	781b      	ldrb	r3, [r3, #0]
 800523c:	3301      	adds	r3, #1
 800523e:	b2db      	uxtb	r3, r3
 8005240:	b259      	sxtb	r1, r3
 8005242:	6a3b      	ldr	r3, [r7, #32]
 8005244:	2244      	movs	r2, #68	@ 0x44
 8005246:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 8005248:	2301      	movs	r3, #1
 800524a:	627b      	str	r3, [r7, #36]	@ 0x24
 800524c:	e001      	b.n	8005252 <xQueueReceiveFromISR+0xb8>
		}
		else
		{
			xReturn = pdFAIL;
 800524e:	2300      	movs	r3, #0
 8005250:	627b      	str	r3, [r7, #36]	@ 0x24
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 8005252:	69fb      	ldr	r3, [r7, #28]
 8005254:	0018      	movs	r0, r3
 8005256:	f001 fce3 	bl	8006c20 <vClearInterruptMaskFromISR>

	return xReturn;
 800525a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800525c:	0018      	movs	r0, r3
 800525e:	46bd      	mov	sp, r7
 8005260:	b00b      	add	sp, #44	@ 0x2c
 8005262:	bd90      	pop	{r4, r7, pc}

08005264 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8005264:	b580      	push	{r7, lr}
 8005266:	b084      	sub	sp, #16
 8005268:	af00      	add	r7, sp, #0
 800526a:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	2b00      	cmp	r3, #0
 8005274:	d102      	bne.n	800527c <vQueueDelete+0x18>
 8005276:	b672      	cpsid	i
 8005278:	46c0      	nop			@ (mov r8, r8)
 800527a:	e7fd      	b.n	8005278 <vQueueDelete+0x14>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	0018      	movs	r0, r3
 8005280:	f000 f968 	bl	8005554 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	2246      	movs	r2, #70	@ 0x46
 8005288:	5c9b      	ldrb	r3, [r3, r2]
 800528a:	2b00      	cmp	r3, #0
 800528c:	d103      	bne.n	8005296 <vQueueDelete+0x32>
		{
			vPortFree( pxQueue );
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	0018      	movs	r0, r3
 8005292:	f001 fdd5 	bl	8006e40 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8005296:	46c0      	nop			@ (mov r8, r8)
 8005298:	46bd      	mov	sp, r7
 800529a:	b004      	add	sp, #16
 800529c:	bd80      	pop	{r7, pc}

0800529e <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800529e:	b580      	push	{r7, lr}
 80052a0:	b084      	sub	sp, #16
 80052a2:	af00      	add	r7, sp, #0
 80052a4:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d006      	beq.n	80052bc <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	2238      	movs	r2, #56	@ 0x38
 80052b6:	1ad3      	subs	r3, r2, r3
 80052b8:	60fb      	str	r3, [r7, #12]
 80052ba:	e001      	b.n	80052c0 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80052bc:	2300      	movs	r3, #0
 80052be:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80052c0:	68fb      	ldr	r3, [r7, #12]
	}
 80052c2:	0018      	movs	r0, r3
 80052c4:	46bd      	mov	sp, r7
 80052c6:	b004      	add	sp, #16
 80052c8:	bd80      	pop	{r7, pc}

080052ca <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80052ca:	b580      	push	{r7, lr}
 80052cc:	b086      	sub	sp, #24
 80052ce:	af00      	add	r7, sp, #0
 80052d0:	60f8      	str	r0, [r7, #12]
 80052d2:	60b9      	str	r1, [r7, #8]
 80052d4:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80052d6:	2300      	movs	r3, #0
 80052d8:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052de:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d10e      	bne.n	8005306 <prvCopyDataToQueue+0x3c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d14e      	bne.n	800538e <prvCopyDataToQueue+0xc4>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	685b      	ldr	r3, [r3, #4]
 80052f4:	0018      	movs	r0, r3
 80052f6:	f000 ffa9 	bl	800624c <xTaskPriorityDisinherit>
 80052fa:	0003      	movs	r3, r0
 80052fc:	617b      	str	r3, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	2200      	movs	r2, #0
 8005302:	605a      	str	r2, [r3, #4]
 8005304:	e043      	b.n	800538e <prvCopyDataToQueue+0xc4>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	2b00      	cmp	r3, #0
 800530a:	d119      	bne.n	8005340 <prvCopyDataToQueue+0x76>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	6898      	ldr	r0, [r3, #8]
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005314:	68bb      	ldr	r3, [r7, #8]
 8005316:	0019      	movs	r1, r3
 8005318:	f001 ff2c 	bl	8007174 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	689a      	ldr	r2, [r3, #8]
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005324:	18d2      	adds	r2, r2, r3
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	689a      	ldr	r2, [r3, #8]
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	685b      	ldr	r3, [r3, #4]
 8005332:	429a      	cmp	r2, r3
 8005334:	d32b      	bcc.n	800538e <prvCopyDataToQueue+0xc4>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	681a      	ldr	r2, [r3, #0]
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	609a      	str	r2, [r3, #8]
 800533e:	e026      	b.n	800538e <prvCopyDataToQueue+0xc4>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	68d8      	ldr	r0, [r3, #12]
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005348:	68bb      	ldr	r3, [r7, #8]
 800534a:	0019      	movs	r1, r3
 800534c:	f001 ff12 	bl	8007174 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	68da      	ldr	r2, [r3, #12]
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005358:	425b      	negs	r3, r3
 800535a:	18d2      	adds	r2, r2, r3
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	68da      	ldr	r2, [r3, #12]
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	429a      	cmp	r2, r3
 800536a:	d207      	bcs.n	800537c <prvCopyDataToQueue+0xb2>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	685a      	ldr	r2, [r3, #4]
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005374:	425b      	negs	r3, r3
 8005376:	18d2      	adds	r2, r2, r3
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	2b02      	cmp	r3, #2
 8005380:	d105      	bne.n	800538e <prvCopyDataToQueue+0xc4>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005382:	693b      	ldr	r3, [r7, #16]
 8005384:	2b00      	cmp	r3, #0
 8005386:	d002      	beq.n	800538e <prvCopyDataToQueue+0xc4>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005388:	693b      	ldr	r3, [r7, #16]
 800538a:	3b01      	subs	r3, #1
 800538c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800538e:	693b      	ldr	r3, [r7, #16]
 8005390:	1c5a      	adds	r2, r3, #1
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8005396:	697b      	ldr	r3, [r7, #20]
}
 8005398:	0018      	movs	r0, r3
 800539a:	46bd      	mov	sp, r7
 800539c:	b006      	add	sp, #24
 800539e:	bd80      	pop	{r7, pc}

080053a0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	b082      	sub	sp, #8
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	6078      	str	r0, [r7, #4]
 80053a8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d018      	beq.n	80053e4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	68da      	ldr	r2, [r3, #12]
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053ba:	18d2      	adds	r2, r2, r3
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	68da      	ldr	r2, [r3, #12]
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	685b      	ldr	r3, [r3, #4]
 80053c8:	429a      	cmp	r2, r3
 80053ca:	d303      	bcc.n	80053d4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681a      	ldr	r2, [r3, #0]
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	68d9      	ldr	r1, [r3, #12]
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80053dc:	683b      	ldr	r3, [r7, #0]
 80053de:	0018      	movs	r0, r3
 80053e0:	f001 fec8 	bl	8007174 <memcpy>
	}
}
 80053e4:	46c0      	nop			@ (mov r8, r8)
 80053e6:	46bd      	mov	sp, r7
 80053e8:	b002      	add	sp, #8
 80053ea:	bd80      	pop	{r7, pc}

080053ec <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80053ec:	b580      	push	{r7, lr}
 80053ee:	b084      	sub	sp, #16
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80053f4:	f001 fbe4 	bl	8006bc0 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80053f8:	230f      	movs	r3, #15
 80053fa:	18fb      	adds	r3, r7, r3
 80053fc:	687a      	ldr	r2, [r7, #4]
 80053fe:	2145      	movs	r1, #69	@ 0x45
 8005400:	5c52      	ldrb	r2, [r2, r1]
 8005402:	701a      	strb	r2, [r3, #0]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005404:	e013      	b.n	800542e <prvUnlockQueue+0x42>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800540a:	2b00      	cmp	r3, #0
 800540c:	d016      	beq.n	800543c <prvUnlockQueue+0x50>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	3324      	adds	r3, #36	@ 0x24
 8005412:	0018      	movs	r0, r3
 8005414:	f000 fcee 	bl	8005df4 <xTaskRemoveFromEventList>
 8005418:	1e03      	subs	r3, r0, #0
 800541a:	d001      	beq.n	8005420 <prvUnlockQueue+0x34>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800541c:	f000 fdae 	bl	8005f7c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005420:	210f      	movs	r1, #15
 8005422:	187b      	adds	r3, r7, r1
 8005424:	781b      	ldrb	r3, [r3, #0]
 8005426:	3b01      	subs	r3, #1
 8005428:	b2da      	uxtb	r2, r3
 800542a:	187b      	adds	r3, r7, r1
 800542c:	701a      	strb	r2, [r3, #0]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800542e:	230f      	movs	r3, #15
 8005430:	18fb      	adds	r3, r7, r3
 8005432:	781b      	ldrb	r3, [r3, #0]
 8005434:	b25b      	sxtb	r3, r3
 8005436:	2b00      	cmp	r3, #0
 8005438:	dce5      	bgt.n	8005406 <prvUnlockQueue+0x1a>
 800543a:	e000      	b.n	800543e <prvUnlockQueue+0x52>
					break;
 800543c:	46c0      	nop			@ (mov r8, r8)
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	2245      	movs	r2, #69	@ 0x45
 8005442:	21ff      	movs	r1, #255	@ 0xff
 8005444:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 8005446:	f001 fbcd 	bl	8006be4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800544a:	f001 fbb9 	bl	8006bc0 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800544e:	230e      	movs	r3, #14
 8005450:	18fb      	adds	r3, r7, r3
 8005452:	687a      	ldr	r2, [r7, #4]
 8005454:	2144      	movs	r1, #68	@ 0x44
 8005456:	5c52      	ldrb	r2, [r2, r1]
 8005458:	701a      	strb	r2, [r3, #0]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800545a:	e013      	b.n	8005484 <prvUnlockQueue+0x98>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	691b      	ldr	r3, [r3, #16]
 8005460:	2b00      	cmp	r3, #0
 8005462:	d016      	beq.n	8005492 <prvUnlockQueue+0xa6>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	3310      	adds	r3, #16
 8005468:	0018      	movs	r0, r3
 800546a:	f000 fcc3 	bl	8005df4 <xTaskRemoveFromEventList>
 800546e:	1e03      	subs	r3, r0, #0
 8005470:	d001      	beq.n	8005476 <prvUnlockQueue+0x8a>
				{
					vTaskMissedYield();
 8005472:	f000 fd83 	bl	8005f7c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005476:	210e      	movs	r1, #14
 8005478:	187b      	adds	r3, r7, r1
 800547a:	781b      	ldrb	r3, [r3, #0]
 800547c:	3b01      	subs	r3, #1
 800547e:	b2da      	uxtb	r2, r3
 8005480:	187b      	adds	r3, r7, r1
 8005482:	701a      	strb	r2, [r3, #0]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005484:	230e      	movs	r3, #14
 8005486:	18fb      	adds	r3, r7, r3
 8005488:	781b      	ldrb	r3, [r3, #0]
 800548a:	b25b      	sxtb	r3, r3
 800548c:	2b00      	cmp	r3, #0
 800548e:	dce5      	bgt.n	800545c <prvUnlockQueue+0x70>
 8005490:	e000      	b.n	8005494 <prvUnlockQueue+0xa8>
			}
			else
			{
				break;
 8005492:	46c0      	nop			@ (mov r8, r8)
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2244      	movs	r2, #68	@ 0x44
 8005498:	21ff      	movs	r1, #255	@ 0xff
 800549a:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 800549c:	f001 fba2 	bl	8006be4 <vPortExitCritical>
}
 80054a0:	46c0      	nop			@ (mov r8, r8)
 80054a2:	46bd      	mov	sp, r7
 80054a4:	b004      	add	sp, #16
 80054a6:	bd80      	pop	{r7, pc}

080054a8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80054a8:	b580      	push	{r7, lr}
 80054aa:	b084      	sub	sp, #16
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80054b0:	f001 fb86 	bl	8006bc0 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d102      	bne.n	80054c2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80054bc:	2301      	movs	r3, #1
 80054be:	60fb      	str	r3, [r7, #12]
 80054c0:	e001      	b.n	80054c6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80054c2:	2300      	movs	r3, #0
 80054c4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80054c6:	f001 fb8d 	bl	8006be4 <vPortExitCritical>

	return xReturn;
 80054ca:	68fb      	ldr	r3, [r7, #12]
}
 80054cc:	0018      	movs	r0, r3
 80054ce:	46bd      	mov	sp, r7
 80054d0:	b004      	add	sp, #16
 80054d2:	bd80      	pop	{r7, pc}

080054d4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80054d4:	b580      	push	{r7, lr}
 80054d6:	b084      	sub	sp, #16
 80054d8:	af00      	add	r7, sp, #0
 80054da:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80054dc:	f001 fb70 	bl	8006bc0 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054e8:	429a      	cmp	r2, r3
 80054ea:	d102      	bne.n	80054f2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80054ec:	2301      	movs	r3, #1
 80054ee:	60fb      	str	r3, [r7, #12]
 80054f0:	e001      	b.n	80054f6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80054f2:	2300      	movs	r3, #0
 80054f4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80054f6:	f001 fb75 	bl	8006be4 <vPortExitCritical>

	return xReturn;
 80054fa:	68fb      	ldr	r3, [r7, #12]
}
 80054fc:	0018      	movs	r0, r3
 80054fe:	46bd      	mov	sp, r7
 8005500:	b004      	add	sp, #16
 8005502:	bd80      	pop	{r7, pc}

08005504 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005504:	b580      	push	{r7, lr}
 8005506:	b084      	sub	sp, #16
 8005508:	af00      	add	r7, sp, #0
 800550a:	6078      	str	r0, [r7, #4]
 800550c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800550e:	2300      	movs	r3, #0
 8005510:	60fb      	str	r3, [r7, #12]
 8005512:	e015      	b.n	8005540 <vQueueAddToRegistry+0x3c>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005514:	4b0e      	ldr	r3, [pc, #56]	@ (8005550 <vQueueAddToRegistry+0x4c>)
 8005516:	68fa      	ldr	r2, [r7, #12]
 8005518:	00d2      	lsls	r2, r2, #3
 800551a:	58d3      	ldr	r3, [r2, r3]
 800551c:	2b00      	cmp	r3, #0
 800551e:	d10c      	bne.n	800553a <vQueueAddToRegistry+0x36>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005520:	4b0b      	ldr	r3, [pc, #44]	@ (8005550 <vQueueAddToRegistry+0x4c>)
 8005522:	68fa      	ldr	r2, [r7, #12]
 8005524:	00d2      	lsls	r2, r2, #3
 8005526:	6839      	ldr	r1, [r7, #0]
 8005528:	50d1      	str	r1, [r2, r3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800552a:	4a09      	ldr	r2, [pc, #36]	@ (8005550 <vQueueAddToRegistry+0x4c>)
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	00db      	lsls	r3, r3, #3
 8005530:	18d3      	adds	r3, r2, r3
 8005532:	3304      	adds	r3, #4
 8005534:	687a      	ldr	r2, [r7, #4]
 8005536:	601a      	str	r2, [r3, #0]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005538:	e006      	b.n	8005548 <vQueueAddToRegistry+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	3301      	adds	r3, #1
 800553e:	60fb      	str	r3, [r7, #12]
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	2b07      	cmp	r3, #7
 8005544:	d9e6      	bls.n	8005514 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005546:	46c0      	nop			@ (mov r8, r8)
 8005548:	46c0      	nop			@ (mov r8, r8)
 800554a:	46bd      	mov	sp, r7
 800554c:	b004      	add	sp, #16
 800554e:	bd80      	pop	{r7, pc}
 8005550:	20000e2c 	.word	0x20000e2c

08005554 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8005554:	b580      	push	{r7, lr}
 8005556:	b084      	sub	sp, #16
 8005558:	af00      	add	r7, sp, #0
 800555a:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800555c:	2300      	movs	r3, #0
 800555e:	60fb      	str	r3, [r7, #12]
 8005560:	e018      	b.n	8005594 <vQueueUnregisterQueue+0x40>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8005562:	4a10      	ldr	r2, [pc, #64]	@ (80055a4 <vQueueUnregisterQueue+0x50>)
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	00db      	lsls	r3, r3, #3
 8005568:	18d3      	adds	r3, r2, r3
 800556a:	3304      	adds	r3, #4
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	687a      	ldr	r2, [r7, #4]
 8005570:	429a      	cmp	r2, r3
 8005572:	d10c      	bne.n	800558e <vQueueUnregisterQueue+0x3a>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8005574:	4b0b      	ldr	r3, [pc, #44]	@ (80055a4 <vQueueUnregisterQueue+0x50>)
 8005576:	68fa      	ldr	r2, [r7, #12]
 8005578:	00d2      	lsls	r2, r2, #3
 800557a:	2100      	movs	r1, #0
 800557c:	50d1      	str	r1, [r2, r3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800557e:	4a09      	ldr	r2, [pc, #36]	@ (80055a4 <vQueueUnregisterQueue+0x50>)
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	00db      	lsls	r3, r3, #3
 8005584:	18d3      	adds	r3, r2, r3
 8005586:	3304      	adds	r3, #4
 8005588:	2200      	movs	r2, #0
 800558a:	601a      	str	r2, [r3, #0]
				break;
 800558c:	e006      	b.n	800559c <vQueueUnregisterQueue+0x48>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	3301      	adds	r3, #1
 8005592:	60fb      	str	r3, [r7, #12]
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	2b07      	cmp	r3, #7
 8005598:	d9e3      	bls.n	8005562 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800559a:	46c0      	nop			@ (mov r8, r8)
 800559c:	46c0      	nop			@ (mov r8, r8)
 800559e:	46bd      	mov	sp, r7
 80055a0:	b004      	add	sp, #16
 80055a2:	bd80      	pop	{r7, pc}
 80055a4:	20000e2c 	.word	0x20000e2c

080055a8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80055a8:	b580      	push	{r7, lr}
 80055aa:	b086      	sub	sp, #24
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	60f8      	str	r0, [r7, #12]
 80055b0:	60b9      	str	r1, [r7, #8]
 80055b2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80055b8:	f001 fb02 	bl	8006bc0 <vPortEnterCritical>
 80055bc:	697b      	ldr	r3, [r7, #20]
 80055be:	2244      	movs	r2, #68	@ 0x44
 80055c0:	5c9b      	ldrb	r3, [r3, r2]
 80055c2:	b25b      	sxtb	r3, r3
 80055c4:	3301      	adds	r3, #1
 80055c6:	d103      	bne.n	80055d0 <vQueueWaitForMessageRestricted+0x28>
 80055c8:	697b      	ldr	r3, [r7, #20]
 80055ca:	2244      	movs	r2, #68	@ 0x44
 80055cc:	2100      	movs	r1, #0
 80055ce:	5499      	strb	r1, [r3, r2]
 80055d0:	697b      	ldr	r3, [r7, #20]
 80055d2:	2245      	movs	r2, #69	@ 0x45
 80055d4:	5c9b      	ldrb	r3, [r3, r2]
 80055d6:	b25b      	sxtb	r3, r3
 80055d8:	3301      	adds	r3, #1
 80055da:	d103      	bne.n	80055e4 <vQueueWaitForMessageRestricted+0x3c>
 80055dc:	697b      	ldr	r3, [r7, #20]
 80055de:	2245      	movs	r2, #69	@ 0x45
 80055e0:	2100      	movs	r1, #0
 80055e2:	5499      	strb	r1, [r3, r2]
 80055e4:	f001 fafe 	bl	8006be4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80055e8:	697b      	ldr	r3, [r7, #20]
 80055ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d106      	bne.n	80055fe <vQueueWaitForMessageRestricted+0x56>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80055f0:	697b      	ldr	r3, [r7, #20]
 80055f2:	3324      	adds	r3, #36	@ 0x24
 80055f4:	687a      	ldr	r2, [r7, #4]
 80055f6:	68b9      	ldr	r1, [r7, #8]
 80055f8:	0018      	movs	r0, r3
 80055fa:	f000 fbd3 	bl	8005da4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80055fe:	697b      	ldr	r3, [r7, #20]
 8005600:	0018      	movs	r0, r3
 8005602:	f7ff fef3 	bl	80053ec <prvUnlockQueue>
	}
 8005606:	46c0      	nop			@ (mov r8, r8)
 8005608:	46bd      	mov	sp, r7
 800560a:	b006      	add	sp, #24
 800560c:	bd80      	pop	{r7, pc}

0800560e <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800560e:	b590      	push	{r4, r7, lr}
 8005610:	b08d      	sub	sp, #52	@ 0x34
 8005612:	af04      	add	r7, sp, #16
 8005614:	60f8      	str	r0, [r7, #12]
 8005616:	60b9      	str	r1, [r7, #8]
 8005618:	607a      	str	r2, [r7, #4]
 800561a:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800561c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800561e:	2b00      	cmp	r3, #0
 8005620:	d102      	bne.n	8005628 <xTaskCreateStatic+0x1a>
 8005622:	b672      	cpsid	i
 8005624:	46c0      	nop			@ (mov r8, r8)
 8005626:	e7fd      	b.n	8005624 <xTaskCreateStatic+0x16>
		configASSERT( pxTaskBuffer != NULL );
 8005628:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800562a:	2b00      	cmp	r3, #0
 800562c:	d102      	bne.n	8005634 <xTaskCreateStatic+0x26>
 800562e:	b672      	cpsid	i
 8005630:	46c0      	nop			@ (mov r8, r8)
 8005632:	e7fd      	b.n	8005630 <xTaskCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005634:	23a8      	movs	r3, #168	@ 0xa8
 8005636:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005638:	697b      	ldr	r3, [r7, #20]
 800563a:	2ba8      	cmp	r3, #168	@ 0xa8
 800563c:	d002      	beq.n	8005644 <xTaskCreateStatic+0x36>
 800563e:	b672      	cpsid	i
 8005640:	46c0      	nop			@ (mov r8, r8)
 8005642:	e7fd      	b.n	8005640 <xTaskCreateStatic+0x32>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005644:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005646:	2b00      	cmp	r3, #0
 8005648:	d020      	beq.n	800568c <xTaskCreateStatic+0x7e>
 800564a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800564c:	2b00      	cmp	r3, #0
 800564e:	d01d      	beq.n	800568c <xTaskCreateStatic+0x7e>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005650:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005652:	61fb      	str	r3, [r7, #28]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005654:	69fb      	ldr	r3, [r7, #28]
 8005656:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005658:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800565a:	69fb      	ldr	r3, [r7, #28]
 800565c:	22a5      	movs	r2, #165	@ 0xa5
 800565e:	2102      	movs	r1, #2
 8005660:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005662:	683c      	ldr	r4, [r7, #0]
 8005664:	687a      	ldr	r2, [r7, #4]
 8005666:	68b9      	ldr	r1, [r7, #8]
 8005668:	68f8      	ldr	r0, [r7, #12]
 800566a:	2300      	movs	r3, #0
 800566c:	9303      	str	r3, [sp, #12]
 800566e:	69fb      	ldr	r3, [r7, #28]
 8005670:	9302      	str	r3, [sp, #8]
 8005672:	2318      	movs	r3, #24
 8005674:	18fb      	adds	r3, r7, r3
 8005676:	9301      	str	r3, [sp, #4]
 8005678:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800567a:	9300      	str	r3, [sp, #0]
 800567c:	0023      	movs	r3, r4
 800567e:	f000 f859 	bl	8005734 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005682:	69fb      	ldr	r3, [r7, #28]
 8005684:	0018      	movs	r0, r3
 8005686:	f000 f8ef 	bl	8005868 <prvAddNewTaskToReadyList>
 800568a:	e001      	b.n	8005690 <xTaskCreateStatic+0x82>
		}
		else
		{
			xReturn = NULL;
 800568c:	2300      	movs	r3, #0
 800568e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005690:	69bb      	ldr	r3, [r7, #24]
	}
 8005692:	0018      	movs	r0, r3
 8005694:	46bd      	mov	sp, r7
 8005696:	b009      	add	sp, #36	@ 0x24
 8005698:	bd90      	pop	{r4, r7, pc}

0800569a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800569a:	b590      	push	{r4, r7, lr}
 800569c:	b08d      	sub	sp, #52	@ 0x34
 800569e:	af04      	add	r7, sp, #16
 80056a0:	60f8      	str	r0, [r7, #12]
 80056a2:	60b9      	str	r1, [r7, #8]
 80056a4:	603b      	str	r3, [r7, #0]
 80056a6:	1dbb      	adds	r3, r7, #6
 80056a8:	801a      	strh	r2, [r3, #0]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80056aa:	1dbb      	adds	r3, r7, #6
 80056ac:	881b      	ldrh	r3, [r3, #0]
 80056ae:	009b      	lsls	r3, r3, #2
 80056b0:	0018      	movs	r0, r3
 80056b2:	f001 fb1d 	bl	8006cf0 <pvPortMalloc>
 80056b6:	0003      	movs	r3, r0
 80056b8:	617b      	str	r3, [r7, #20]

			if( pxStack != NULL )
 80056ba:	697b      	ldr	r3, [r7, #20]
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d010      	beq.n	80056e2 <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80056c0:	20a8      	movs	r0, #168	@ 0xa8
 80056c2:	f001 fb15 	bl	8006cf0 <pvPortMalloc>
 80056c6:	0003      	movs	r3, r0
 80056c8:	61fb      	str	r3, [r7, #28]

				if( pxNewTCB != NULL )
 80056ca:	69fb      	ldr	r3, [r7, #28]
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d003      	beq.n	80056d8 <xTaskCreate+0x3e>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80056d0:	69fb      	ldr	r3, [r7, #28]
 80056d2:	697a      	ldr	r2, [r7, #20]
 80056d4:	631a      	str	r2, [r3, #48]	@ 0x30
 80056d6:	e006      	b.n	80056e6 <xTaskCreate+0x4c>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80056d8:	697b      	ldr	r3, [r7, #20]
 80056da:	0018      	movs	r0, r3
 80056dc:	f001 fbb0 	bl	8006e40 <vPortFree>
 80056e0:	e001      	b.n	80056e6 <xTaskCreate+0x4c>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80056e2:	2300      	movs	r3, #0
 80056e4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80056e6:	69fb      	ldr	r3, [r7, #28]
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d01a      	beq.n	8005722 <xTaskCreate+0x88>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80056ec:	69fb      	ldr	r3, [r7, #28]
 80056ee:	22a5      	movs	r2, #165	@ 0xa5
 80056f0:	2100      	movs	r1, #0
 80056f2:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80056f4:	1dbb      	adds	r3, r7, #6
 80056f6:	881a      	ldrh	r2, [r3, #0]
 80056f8:	683c      	ldr	r4, [r7, #0]
 80056fa:	68b9      	ldr	r1, [r7, #8]
 80056fc:	68f8      	ldr	r0, [r7, #12]
 80056fe:	2300      	movs	r3, #0
 8005700:	9303      	str	r3, [sp, #12]
 8005702:	69fb      	ldr	r3, [r7, #28]
 8005704:	9302      	str	r3, [sp, #8]
 8005706:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005708:	9301      	str	r3, [sp, #4]
 800570a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800570c:	9300      	str	r3, [sp, #0]
 800570e:	0023      	movs	r3, r4
 8005710:	f000 f810 	bl	8005734 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005714:	69fb      	ldr	r3, [r7, #28]
 8005716:	0018      	movs	r0, r3
 8005718:	f000 f8a6 	bl	8005868 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800571c:	2301      	movs	r3, #1
 800571e:	61bb      	str	r3, [r7, #24]
 8005720:	e002      	b.n	8005728 <xTaskCreate+0x8e>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005722:	2301      	movs	r3, #1
 8005724:	425b      	negs	r3, r3
 8005726:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005728:	69bb      	ldr	r3, [r7, #24]
	}
 800572a:	0018      	movs	r0, r3
 800572c:	46bd      	mov	sp, r7
 800572e:	b009      	add	sp, #36	@ 0x24
 8005730:	bd90      	pop	{r4, r7, pc}
	...

08005734 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005734:	b580      	push	{r7, lr}
 8005736:	b086      	sub	sp, #24
 8005738:	af00      	add	r7, sp, #0
 800573a:	60f8      	str	r0, [r7, #12]
 800573c:	60b9      	str	r1, [r7, #8]
 800573e:	607a      	str	r2, [r7, #4]
 8005740:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005742:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005744:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	009b      	lsls	r3, r3, #2
 800574a:	001a      	movs	r2, r3
 800574c:	21a5      	movs	r1, #165	@ 0xa5
 800574e:	f001 fc79 	bl	8007044 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8005752:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005754:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	493f      	ldr	r1, [pc, #252]	@ (8005858 <prvInitialiseNewTask+0x124>)
 800575a:	468c      	mov	ip, r1
 800575c:	4463      	add	r3, ip
 800575e:	009b      	lsls	r3, r3, #2
 8005760:	18d3      	adds	r3, r2, r3
 8005762:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8005764:	693b      	ldr	r3, [r7, #16]
 8005766:	2207      	movs	r2, #7
 8005768:	4393      	bics	r3, r2
 800576a:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800576c:	693b      	ldr	r3, [r7, #16]
 800576e:	2207      	movs	r2, #7
 8005770:	4013      	ands	r3, r2
 8005772:	d002      	beq.n	800577a <prvInitialiseNewTask+0x46>
 8005774:	b672      	cpsid	i
 8005776:	46c0      	nop			@ (mov r8, r8)
 8005778:	e7fd      	b.n	8005776 <prvInitialiseNewTask+0x42>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800577a:	2300      	movs	r3, #0
 800577c:	617b      	str	r3, [r7, #20]
 800577e:	e013      	b.n	80057a8 <prvInitialiseNewTask+0x74>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005780:	68ba      	ldr	r2, [r7, #8]
 8005782:	697b      	ldr	r3, [r7, #20]
 8005784:	18d3      	adds	r3, r2, r3
 8005786:	7818      	ldrb	r0, [r3, #0]
 8005788:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800578a:	2134      	movs	r1, #52	@ 0x34
 800578c:	697b      	ldr	r3, [r7, #20]
 800578e:	18d3      	adds	r3, r2, r3
 8005790:	185b      	adds	r3, r3, r1
 8005792:	1c02      	adds	r2, r0, #0
 8005794:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8005796:	68ba      	ldr	r2, [r7, #8]
 8005798:	697b      	ldr	r3, [r7, #20]
 800579a:	18d3      	adds	r3, r2, r3
 800579c:	781b      	ldrb	r3, [r3, #0]
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d006      	beq.n	80057b0 <prvInitialiseNewTask+0x7c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80057a2:	697b      	ldr	r3, [r7, #20]
 80057a4:	3301      	adds	r3, #1
 80057a6:	617b      	str	r3, [r7, #20]
 80057a8:	697b      	ldr	r3, [r7, #20]
 80057aa:	2b0f      	cmp	r3, #15
 80057ac:	d9e8      	bls.n	8005780 <prvInitialiseNewTask+0x4c>
 80057ae:	e000      	b.n	80057b2 <prvInitialiseNewTask+0x7e>
		{
			break;
 80057b0:	46c0      	nop			@ (mov r8, r8)
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80057b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057b4:	2243      	movs	r2, #67	@ 0x43
 80057b6:	2100      	movs	r1, #0
 80057b8:	5499      	strb	r1, [r3, r2]

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80057ba:	6a3b      	ldr	r3, [r7, #32]
 80057bc:	2b37      	cmp	r3, #55	@ 0x37
 80057be:	d901      	bls.n	80057c4 <prvInitialiseNewTask+0x90>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80057c0:	2337      	movs	r3, #55	@ 0x37
 80057c2:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80057c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057c6:	6a3a      	ldr	r2, [r7, #32]
 80057c8:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80057ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057cc:	6a3a      	ldr	r2, [r7, #32]
 80057ce:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80057d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057d2:	2200      	movs	r2, #0
 80057d4:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80057d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057d8:	3304      	adds	r3, #4
 80057da:	0018      	movs	r0, r3
 80057dc:	f7fe ff72 	bl	80046c4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80057e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057e2:	3318      	adds	r3, #24
 80057e4:	0018      	movs	r0, r3
 80057e6:	f7fe ff6d 	bl	80046c4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80057ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057ec:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80057ee:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80057f0:	6a3b      	ldr	r3, [r7, #32]
 80057f2:	2238      	movs	r2, #56	@ 0x38
 80057f4:	1ad2      	subs	r2, r2, r3
 80057f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057f8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80057fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057fc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80057fe:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005800:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005802:	22a0      	movs	r2, #160	@ 0xa0
 8005804:	2100      	movs	r1, #0
 8005806:	5099      	str	r1, [r3, r2]
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005808:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800580a:	22a4      	movs	r2, #164	@ 0xa4
 800580c:	2100      	movs	r1, #0
 800580e:	5499      	strb	r1, [r3, r2]
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005810:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005812:	3354      	adds	r3, #84	@ 0x54
 8005814:	224c      	movs	r2, #76	@ 0x4c
 8005816:	2100      	movs	r1, #0
 8005818:	0018      	movs	r0, r3
 800581a:	f001 fc13 	bl	8007044 <memset>
 800581e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005820:	4a0e      	ldr	r2, [pc, #56]	@ (800585c <prvInitialiseNewTask+0x128>)
 8005822:	659a      	str	r2, [r3, #88]	@ 0x58
 8005824:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005826:	4a0e      	ldr	r2, [pc, #56]	@ (8005860 <prvInitialiseNewTask+0x12c>)
 8005828:	65da      	str	r2, [r3, #92]	@ 0x5c
 800582a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800582c:	4a0d      	ldr	r2, [pc, #52]	@ (8005864 <prvInitialiseNewTask+0x130>)
 800582e:	661a      	str	r2, [r3, #96]	@ 0x60
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005830:	683a      	ldr	r2, [r7, #0]
 8005832:	68f9      	ldr	r1, [r7, #12]
 8005834:	693b      	ldr	r3, [r7, #16]
 8005836:	0018      	movs	r0, r3
 8005838:	f001 f926 	bl	8006a88 <pxPortInitialiseStack>
 800583c:	0002      	movs	r2, r0
 800583e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005840:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8005842:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005844:	2b00      	cmp	r3, #0
 8005846:	d002      	beq.n	800584e <prvInitialiseNewTask+0x11a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005848:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800584a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800584c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800584e:	46c0      	nop			@ (mov r8, r8)
 8005850:	46bd      	mov	sp, r7
 8005852:	b006      	add	sp, #24
 8005854:	bd80      	pop	{r7, pc}
 8005856:	46c0      	nop			@ (mov r8, r8)
 8005858:	3fffffff 	.word	0x3fffffff
 800585c:	200020b0 	.word	0x200020b0
 8005860:	20002118 	.word	0x20002118
 8005864:	20002180 	.word	0x20002180

08005868 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005868:	b580      	push	{r7, lr}
 800586a:	b082      	sub	sp, #8
 800586c:	af00      	add	r7, sp, #0
 800586e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005870:	f001 f9a6 	bl	8006bc0 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005874:	4b2a      	ldr	r3, [pc, #168]	@ (8005920 <prvAddNewTaskToReadyList+0xb8>)
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	1c5a      	adds	r2, r3, #1
 800587a:	4b29      	ldr	r3, [pc, #164]	@ (8005920 <prvAddNewTaskToReadyList+0xb8>)
 800587c:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 800587e:	4b29      	ldr	r3, [pc, #164]	@ (8005924 <prvAddNewTaskToReadyList+0xbc>)
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	2b00      	cmp	r3, #0
 8005884:	d109      	bne.n	800589a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005886:	4b27      	ldr	r3, [pc, #156]	@ (8005924 <prvAddNewTaskToReadyList+0xbc>)
 8005888:	687a      	ldr	r2, [r7, #4]
 800588a:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800588c:	4b24      	ldr	r3, [pc, #144]	@ (8005920 <prvAddNewTaskToReadyList+0xb8>)
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	2b01      	cmp	r3, #1
 8005892:	d110      	bne.n	80058b6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005894:	f000 fb8c 	bl	8005fb0 <prvInitialiseTaskLists>
 8005898:	e00d      	b.n	80058b6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800589a:	4b23      	ldr	r3, [pc, #140]	@ (8005928 <prvAddNewTaskToReadyList+0xc0>)
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d109      	bne.n	80058b6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80058a2:	4b20      	ldr	r3, [pc, #128]	@ (8005924 <prvAddNewTaskToReadyList+0xbc>)
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058ac:	429a      	cmp	r2, r3
 80058ae:	d802      	bhi.n	80058b6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80058b0:	4b1c      	ldr	r3, [pc, #112]	@ (8005924 <prvAddNewTaskToReadyList+0xbc>)
 80058b2:	687a      	ldr	r2, [r7, #4]
 80058b4:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80058b6:	4b1d      	ldr	r3, [pc, #116]	@ (800592c <prvAddNewTaskToReadyList+0xc4>)
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	1c5a      	adds	r2, r3, #1
 80058bc:	4b1b      	ldr	r3, [pc, #108]	@ (800592c <prvAddNewTaskToReadyList+0xc4>)
 80058be:	601a      	str	r2, [r3, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80058c0:	4b1a      	ldr	r3, [pc, #104]	@ (800592c <prvAddNewTaskToReadyList+0xc4>)
 80058c2:	681a      	ldr	r2, [r3, #0]
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80058cc:	4b18      	ldr	r3, [pc, #96]	@ (8005930 <prvAddNewTaskToReadyList+0xc8>)
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	429a      	cmp	r2, r3
 80058d2:	d903      	bls.n	80058dc <prvAddNewTaskToReadyList+0x74>
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80058d8:	4b15      	ldr	r3, [pc, #84]	@ (8005930 <prvAddNewTaskToReadyList+0xc8>)
 80058da:	601a      	str	r2, [r3, #0]
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80058e0:	0013      	movs	r3, r2
 80058e2:	009b      	lsls	r3, r3, #2
 80058e4:	189b      	adds	r3, r3, r2
 80058e6:	009b      	lsls	r3, r3, #2
 80058e8:	4a12      	ldr	r2, [pc, #72]	@ (8005934 <prvAddNewTaskToReadyList+0xcc>)
 80058ea:	189a      	adds	r2, r3, r2
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	3304      	adds	r3, #4
 80058f0:	0019      	movs	r1, r3
 80058f2:	0010      	movs	r0, r2
 80058f4:	f7fe fef1 	bl	80046da <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80058f8:	f001 f974 	bl	8006be4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80058fc:	4b0a      	ldr	r3, [pc, #40]	@ (8005928 <prvAddNewTaskToReadyList+0xc0>)
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	2b00      	cmp	r3, #0
 8005902:	d008      	beq.n	8005916 <prvAddNewTaskToReadyList+0xae>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005904:	4b07      	ldr	r3, [pc, #28]	@ (8005924 <prvAddNewTaskToReadyList+0xbc>)
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800590e:	429a      	cmp	r2, r3
 8005910:	d201      	bcs.n	8005916 <prvAddNewTaskToReadyList+0xae>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005912:	f001 f945 	bl	8006ba0 <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005916:	46c0      	nop			@ (mov r8, r8)
 8005918:	46bd      	mov	sp, r7
 800591a:	b002      	add	sp, #8
 800591c:	bd80      	pop	{r7, pc}
 800591e:	46c0      	nop			@ (mov r8, r8)
 8005920:	20001340 	.word	0x20001340
 8005924:	20000e6c 	.word	0x20000e6c
 8005928:	2000134c 	.word	0x2000134c
 800592c:	2000135c 	.word	0x2000135c
 8005930:	20001348 	.word	0x20001348
 8005934:	20000e70 	.word	0x20000e70

08005938 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005938:	b590      	push	{r4, r7, lr}
 800593a:	b089      	sub	sp, #36	@ 0x24
 800593c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800593e:	2300      	movs	r3, #0
 8005940:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005942:	2300      	movs	r3, #0
 8005944:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005946:	003a      	movs	r2, r7
 8005948:	1d39      	adds	r1, r7, #4
 800594a:	2308      	movs	r3, #8
 800594c:	18fb      	adds	r3, r7, r3
 800594e:	0018      	movs	r0, r3
 8005950:	f7fe fe6a 	bl	8004628 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005954:	683c      	ldr	r4, [r7, #0]
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	68ba      	ldr	r2, [r7, #8]
 800595a:	491f      	ldr	r1, [pc, #124]	@ (80059d8 <vTaskStartScheduler+0xa0>)
 800595c:	481f      	ldr	r0, [pc, #124]	@ (80059dc <vTaskStartScheduler+0xa4>)
 800595e:	9202      	str	r2, [sp, #8]
 8005960:	9301      	str	r3, [sp, #4]
 8005962:	2300      	movs	r3, #0
 8005964:	9300      	str	r3, [sp, #0]
 8005966:	2300      	movs	r3, #0
 8005968:	0022      	movs	r2, r4
 800596a:	f7ff fe50 	bl	800560e <xTaskCreateStatic>
 800596e:	0002      	movs	r2, r0
 8005970:	4b1b      	ldr	r3, [pc, #108]	@ (80059e0 <vTaskStartScheduler+0xa8>)
 8005972:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005974:	4b1a      	ldr	r3, [pc, #104]	@ (80059e0 <vTaskStartScheduler+0xa8>)
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	2b00      	cmp	r3, #0
 800597a:	d002      	beq.n	8005982 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800597c:	2301      	movs	r3, #1
 800597e:	60fb      	str	r3, [r7, #12]
 8005980:	e001      	b.n	8005986 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005982:	2300      	movs	r3, #0
 8005984:	60fb      	str	r3, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	2b01      	cmp	r3, #1
 800598a:	d103      	bne.n	8005994 <vTaskStartScheduler+0x5c>
		{
			xReturn = xTimerCreateTimerTask();
 800598c:	f000 fd98 	bl	80064c0 <xTimerCreateTimerTask>
 8005990:	0003      	movs	r3, r0
 8005992:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	2b01      	cmp	r3, #1
 8005998:	d113      	bne.n	80059c2 <vTaskStartScheduler+0x8a>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 800599a:	b672      	cpsid	i

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800599c:	4b11      	ldr	r3, [pc, #68]	@ (80059e4 <vTaskStartScheduler+0xac>)
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	3354      	adds	r3, #84	@ 0x54
 80059a2:	001a      	movs	r2, r3
 80059a4:	4b10      	ldr	r3, [pc, #64]	@ (80059e8 <vTaskStartScheduler+0xb0>)
 80059a6:	601a      	str	r2, [r3, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80059a8:	4b10      	ldr	r3, [pc, #64]	@ (80059ec <vTaskStartScheduler+0xb4>)
 80059aa:	2201      	movs	r2, #1
 80059ac:	4252      	negs	r2, r2
 80059ae:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80059b0:	4b0f      	ldr	r3, [pc, #60]	@ (80059f0 <vTaskStartScheduler+0xb8>)
 80059b2:	2201      	movs	r2, #1
 80059b4:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 80059b6:	4b0f      	ldr	r3, [pc, #60]	@ (80059f4 <vTaskStartScheduler+0xbc>)
 80059b8:	2200      	movs	r2, #0
 80059ba:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80059bc:	f001 f8cc 	bl	8006b58 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80059c0:	e005      	b.n	80059ce <vTaskStartScheduler+0x96>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	3301      	adds	r3, #1
 80059c6:	d102      	bne.n	80059ce <vTaskStartScheduler+0x96>
 80059c8:	b672      	cpsid	i
 80059ca:	46c0      	nop			@ (mov r8, r8)
 80059cc:	e7fd      	b.n	80059ca <vTaskStartScheduler+0x92>
}
 80059ce:	46c0      	nop			@ (mov r8, r8)
 80059d0:	46bd      	mov	sp, r7
 80059d2:	b005      	add	sp, #20
 80059d4:	bd90      	pop	{r4, r7, pc}
 80059d6:	46c0      	nop			@ (mov r8, r8)
 80059d8:	0800729c 	.word	0x0800729c
 80059dc:	08005f91 	.word	0x08005f91
 80059e0:	20001364 	.word	0x20001364
 80059e4:	20000e6c 	.word	0x20000e6c
 80059e8:	20000010 	.word	0x20000010
 80059ec:	20001360 	.word	0x20001360
 80059f0:	2000134c 	.word	0x2000134c
 80059f4:	20001344 	.word	0x20001344

080059f8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80059f8:	b580      	push	{r7, lr}
 80059fa:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80059fc:	4b03      	ldr	r3, [pc, #12]	@ (8005a0c <vTaskSuspendAll+0x14>)
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	1c5a      	adds	r2, r3, #1
 8005a02:	4b02      	ldr	r3, [pc, #8]	@ (8005a0c <vTaskSuspendAll+0x14>)
 8005a04:	601a      	str	r2, [r3, #0]
}
 8005a06:	46c0      	nop			@ (mov r8, r8)
 8005a08:	46bd      	mov	sp, r7
 8005a0a:	bd80      	pop	{r7, pc}
 8005a0c:	20001368 	.word	0x20001368

08005a10 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005a10:	b580      	push	{r7, lr}
 8005a12:	b084      	sub	sp, #16
 8005a14:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005a16:	2300      	movs	r3, #0
 8005a18:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005a1a:	2300      	movs	r3, #0
 8005a1c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005a1e:	4b3a      	ldr	r3, [pc, #232]	@ (8005b08 <xTaskResumeAll+0xf8>)
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d102      	bne.n	8005a2c <xTaskResumeAll+0x1c>
 8005a26:	b672      	cpsid	i
 8005a28:	46c0      	nop			@ (mov r8, r8)
 8005a2a:	e7fd      	b.n	8005a28 <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005a2c:	f001 f8c8 	bl	8006bc0 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005a30:	4b35      	ldr	r3, [pc, #212]	@ (8005b08 <xTaskResumeAll+0xf8>)
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	1e5a      	subs	r2, r3, #1
 8005a36:	4b34      	ldr	r3, [pc, #208]	@ (8005b08 <xTaskResumeAll+0xf8>)
 8005a38:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005a3a:	4b33      	ldr	r3, [pc, #204]	@ (8005b08 <xTaskResumeAll+0xf8>)
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d15b      	bne.n	8005afa <xTaskResumeAll+0xea>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005a42:	4b32      	ldr	r3, [pc, #200]	@ (8005b0c <xTaskResumeAll+0xfc>)
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d057      	beq.n	8005afa <xTaskResumeAll+0xea>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005a4a:	e02f      	b.n	8005aac <xTaskResumeAll+0x9c>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8005a4c:	4b30      	ldr	r3, [pc, #192]	@ (8005b10 <xTaskResumeAll+0x100>)
 8005a4e:	68db      	ldr	r3, [r3, #12]
 8005a50:	68db      	ldr	r3, [r3, #12]
 8005a52:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	3318      	adds	r3, #24
 8005a58:	0018      	movs	r0, r3
 8005a5a:	f7fe fe96 	bl	800478a <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	3304      	adds	r3, #4
 8005a62:	0018      	movs	r0, r3
 8005a64:	f7fe fe91 	bl	800478a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a6c:	4b29      	ldr	r3, [pc, #164]	@ (8005b14 <xTaskResumeAll+0x104>)
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	429a      	cmp	r2, r3
 8005a72:	d903      	bls.n	8005a7c <xTaskResumeAll+0x6c>
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a78:	4b26      	ldr	r3, [pc, #152]	@ (8005b14 <xTaskResumeAll+0x104>)
 8005a7a:	601a      	str	r2, [r3, #0]
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a80:	0013      	movs	r3, r2
 8005a82:	009b      	lsls	r3, r3, #2
 8005a84:	189b      	adds	r3, r3, r2
 8005a86:	009b      	lsls	r3, r3, #2
 8005a88:	4a23      	ldr	r2, [pc, #140]	@ (8005b18 <xTaskResumeAll+0x108>)
 8005a8a:	189a      	adds	r2, r3, r2
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	3304      	adds	r3, #4
 8005a90:	0019      	movs	r1, r3
 8005a92:	0010      	movs	r0, r2
 8005a94:	f7fe fe21 	bl	80046da <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a9c:	4b1f      	ldr	r3, [pc, #124]	@ (8005b1c <xTaskResumeAll+0x10c>)
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005aa2:	429a      	cmp	r2, r3
 8005aa4:	d302      	bcc.n	8005aac <xTaskResumeAll+0x9c>
					{
						xYieldPending = pdTRUE;
 8005aa6:	4b1e      	ldr	r3, [pc, #120]	@ (8005b20 <xTaskResumeAll+0x110>)
 8005aa8:	2201      	movs	r2, #1
 8005aaa:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005aac:	4b18      	ldr	r3, [pc, #96]	@ (8005b10 <xTaskResumeAll+0x100>)
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d1cb      	bne.n	8005a4c <xTaskResumeAll+0x3c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d001      	beq.n	8005abe <xTaskResumeAll+0xae>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005aba:	f000 fb19 	bl	80060f0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8005abe:	4b19      	ldr	r3, [pc, #100]	@ (8005b24 <xTaskResumeAll+0x114>)
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d00f      	beq.n	8005aea <xTaskResumeAll+0xda>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005aca:	f000 f83b 	bl	8005b44 <xTaskIncrementTick>
 8005ace:	1e03      	subs	r3, r0, #0
 8005ad0:	d002      	beq.n	8005ad8 <xTaskResumeAll+0xc8>
							{
								xYieldPending = pdTRUE;
 8005ad2:	4b13      	ldr	r3, [pc, #76]	@ (8005b20 <xTaskResumeAll+0x110>)
 8005ad4:	2201      	movs	r2, #1
 8005ad6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	3b01      	subs	r3, #1
 8005adc:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d1f2      	bne.n	8005aca <xTaskResumeAll+0xba>

						uxPendedTicks = 0;
 8005ae4:	4b0f      	ldr	r3, [pc, #60]	@ (8005b24 <xTaskResumeAll+0x114>)
 8005ae6:	2200      	movs	r2, #0
 8005ae8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005aea:	4b0d      	ldr	r3, [pc, #52]	@ (8005b20 <xTaskResumeAll+0x110>)
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d003      	beq.n	8005afa <xTaskResumeAll+0xea>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005af2:	2301      	movs	r3, #1
 8005af4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005af6:	f001 f853 	bl	8006ba0 <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005afa:	f001 f873 	bl	8006be4 <vPortExitCritical>

	return xAlreadyYielded;
 8005afe:	68bb      	ldr	r3, [r7, #8]
}
 8005b00:	0018      	movs	r0, r3
 8005b02:	46bd      	mov	sp, r7
 8005b04:	b004      	add	sp, #16
 8005b06:	bd80      	pop	{r7, pc}
 8005b08:	20001368 	.word	0x20001368
 8005b0c:	20001340 	.word	0x20001340
 8005b10:	20001300 	.word	0x20001300
 8005b14:	20001348 	.word	0x20001348
 8005b18:	20000e70 	.word	0x20000e70
 8005b1c:	20000e6c 	.word	0x20000e6c
 8005b20:	20001354 	.word	0x20001354
 8005b24:	20001350 	.word	0x20001350

08005b28 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005b28:	b580      	push	{r7, lr}
 8005b2a:	b082      	sub	sp, #8
 8005b2c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005b2e:	4b04      	ldr	r3, [pc, #16]	@ (8005b40 <xTaskGetTickCount+0x18>)
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005b34:	687b      	ldr	r3, [r7, #4]
}
 8005b36:	0018      	movs	r0, r3
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	b002      	add	sp, #8
 8005b3c:	bd80      	pop	{r7, pc}
 8005b3e:	46c0      	nop			@ (mov r8, r8)
 8005b40:	20001344 	.word	0x20001344

08005b44 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005b44:	b580      	push	{r7, lr}
 8005b46:	b086      	sub	sp, #24
 8005b48:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005b4a:	2300      	movs	r3, #0
 8005b4c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005b4e:	4b4d      	ldr	r3, [pc, #308]	@ (8005c84 <xTaskIncrementTick+0x140>)
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d000      	beq.n	8005b58 <xTaskIncrementTick+0x14>
 8005b56:	e084      	b.n	8005c62 <xTaskIncrementTick+0x11e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005b58:	4b4b      	ldr	r3, [pc, #300]	@ (8005c88 <xTaskIncrementTick+0x144>)
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	3301      	adds	r3, #1
 8005b5e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005b60:	4b49      	ldr	r3, [pc, #292]	@ (8005c88 <xTaskIncrementTick+0x144>)
 8005b62:	693a      	ldr	r2, [r7, #16]
 8005b64:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005b66:	693b      	ldr	r3, [r7, #16]
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d118      	bne.n	8005b9e <xTaskIncrementTick+0x5a>
		{
			taskSWITCH_DELAYED_LISTS();
 8005b6c:	4b47      	ldr	r3, [pc, #284]	@ (8005c8c <xTaskIncrementTick+0x148>)
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d002      	beq.n	8005b7c <xTaskIncrementTick+0x38>
 8005b76:	b672      	cpsid	i
 8005b78:	46c0      	nop			@ (mov r8, r8)
 8005b7a:	e7fd      	b.n	8005b78 <xTaskIncrementTick+0x34>
 8005b7c:	4b43      	ldr	r3, [pc, #268]	@ (8005c8c <xTaskIncrementTick+0x148>)
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	60fb      	str	r3, [r7, #12]
 8005b82:	4b43      	ldr	r3, [pc, #268]	@ (8005c90 <xTaskIncrementTick+0x14c>)
 8005b84:	681a      	ldr	r2, [r3, #0]
 8005b86:	4b41      	ldr	r3, [pc, #260]	@ (8005c8c <xTaskIncrementTick+0x148>)
 8005b88:	601a      	str	r2, [r3, #0]
 8005b8a:	4b41      	ldr	r3, [pc, #260]	@ (8005c90 <xTaskIncrementTick+0x14c>)
 8005b8c:	68fa      	ldr	r2, [r7, #12]
 8005b8e:	601a      	str	r2, [r3, #0]
 8005b90:	4b40      	ldr	r3, [pc, #256]	@ (8005c94 <xTaskIncrementTick+0x150>)
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	1c5a      	adds	r2, r3, #1
 8005b96:	4b3f      	ldr	r3, [pc, #252]	@ (8005c94 <xTaskIncrementTick+0x150>)
 8005b98:	601a      	str	r2, [r3, #0]
 8005b9a:	f000 faa9 	bl	80060f0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005b9e:	4b3e      	ldr	r3, [pc, #248]	@ (8005c98 <xTaskIncrementTick+0x154>)
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	693a      	ldr	r2, [r7, #16]
 8005ba4:	429a      	cmp	r2, r3
 8005ba6:	d34e      	bcc.n	8005c46 <xTaskIncrementTick+0x102>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005ba8:	4b38      	ldr	r3, [pc, #224]	@ (8005c8c <xTaskIncrementTick+0x148>)
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d101      	bne.n	8005bb6 <xTaskIncrementTick+0x72>
 8005bb2:	2301      	movs	r3, #1
 8005bb4:	e000      	b.n	8005bb8 <xTaskIncrementTick+0x74>
 8005bb6:	2300      	movs	r3, #0
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d004      	beq.n	8005bc6 <xTaskIncrementTick+0x82>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005bbc:	4b36      	ldr	r3, [pc, #216]	@ (8005c98 <xTaskIncrementTick+0x154>)
 8005bbe:	2201      	movs	r2, #1
 8005bc0:	4252      	negs	r2, r2
 8005bc2:	601a      	str	r2, [r3, #0]
					break;
 8005bc4:	e03f      	b.n	8005c46 <xTaskIncrementTick+0x102>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005bc6:	4b31      	ldr	r3, [pc, #196]	@ (8005c8c <xTaskIncrementTick+0x148>)
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	68db      	ldr	r3, [r3, #12]
 8005bcc:	68db      	ldr	r3, [r3, #12]
 8005bce:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005bd0:	68bb      	ldr	r3, [r7, #8]
 8005bd2:	685b      	ldr	r3, [r3, #4]
 8005bd4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005bd6:	693a      	ldr	r2, [r7, #16]
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	429a      	cmp	r2, r3
 8005bdc:	d203      	bcs.n	8005be6 <xTaskIncrementTick+0xa2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005bde:	4b2e      	ldr	r3, [pc, #184]	@ (8005c98 <xTaskIncrementTick+0x154>)
 8005be0:	687a      	ldr	r2, [r7, #4]
 8005be2:	601a      	str	r2, [r3, #0]
						break;
 8005be4:	e02f      	b.n	8005c46 <xTaskIncrementTick+0x102>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005be6:	68bb      	ldr	r3, [r7, #8]
 8005be8:	3304      	adds	r3, #4
 8005bea:	0018      	movs	r0, r3
 8005bec:	f7fe fdcd 	bl	800478a <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005bf0:	68bb      	ldr	r3, [r7, #8]
 8005bf2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d004      	beq.n	8005c02 <xTaskIncrementTick+0xbe>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005bf8:	68bb      	ldr	r3, [r7, #8]
 8005bfa:	3318      	adds	r3, #24
 8005bfc:	0018      	movs	r0, r3
 8005bfe:	f7fe fdc4 	bl	800478a <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005c02:	68bb      	ldr	r3, [r7, #8]
 8005c04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c06:	4b25      	ldr	r3, [pc, #148]	@ (8005c9c <xTaskIncrementTick+0x158>)
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	429a      	cmp	r2, r3
 8005c0c:	d903      	bls.n	8005c16 <xTaskIncrementTick+0xd2>
 8005c0e:	68bb      	ldr	r3, [r7, #8]
 8005c10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c12:	4b22      	ldr	r3, [pc, #136]	@ (8005c9c <xTaskIncrementTick+0x158>)
 8005c14:	601a      	str	r2, [r3, #0]
 8005c16:	68bb      	ldr	r3, [r7, #8]
 8005c18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c1a:	0013      	movs	r3, r2
 8005c1c:	009b      	lsls	r3, r3, #2
 8005c1e:	189b      	adds	r3, r3, r2
 8005c20:	009b      	lsls	r3, r3, #2
 8005c22:	4a1f      	ldr	r2, [pc, #124]	@ (8005ca0 <xTaskIncrementTick+0x15c>)
 8005c24:	189a      	adds	r2, r3, r2
 8005c26:	68bb      	ldr	r3, [r7, #8]
 8005c28:	3304      	adds	r3, #4
 8005c2a:	0019      	movs	r1, r3
 8005c2c:	0010      	movs	r0, r2
 8005c2e:	f7fe fd54 	bl	80046da <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005c32:	68bb      	ldr	r3, [r7, #8]
 8005c34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c36:	4b1b      	ldr	r3, [pc, #108]	@ (8005ca4 <xTaskIncrementTick+0x160>)
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c3c:	429a      	cmp	r2, r3
 8005c3e:	d3b3      	bcc.n	8005ba8 <xTaskIncrementTick+0x64>
						{
							xSwitchRequired = pdTRUE;
 8005c40:	2301      	movs	r3, #1
 8005c42:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005c44:	e7b0      	b.n	8005ba8 <xTaskIncrementTick+0x64>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005c46:	4b17      	ldr	r3, [pc, #92]	@ (8005ca4 <xTaskIncrementTick+0x160>)
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c4c:	4914      	ldr	r1, [pc, #80]	@ (8005ca0 <xTaskIncrementTick+0x15c>)
 8005c4e:	0013      	movs	r3, r2
 8005c50:	009b      	lsls	r3, r3, #2
 8005c52:	189b      	adds	r3, r3, r2
 8005c54:	009b      	lsls	r3, r3, #2
 8005c56:	585b      	ldr	r3, [r3, r1]
 8005c58:	2b01      	cmp	r3, #1
 8005c5a:	d907      	bls.n	8005c6c <xTaskIncrementTick+0x128>
			{
				xSwitchRequired = pdTRUE;
 8005c5c:	2301      	movs	r3, #1
 8005c5e:	617b      	str	r3, [r7, #20]
 8005c60:	e004      	b.n	8005c6c <xTaskIncrementTick+0x128>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8005c62:	4b11      	ldr	r3, [pc, #68]	@ (8005ca8 <xTaskIncrementTick+0x164>)
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	1c5a      	adds	r2, r3, #1
 8005c68:	4b0f      	ldr	r3, [pc, #60]	@ (8005ca8 <xTaskIncrementTick+0x164>)
 8005c6a:	601a      	str	r2, [r3, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8005c6c:	4b0f      	ldr	r3, [pc, #60]	@ (8005cac <xTaskIncrementTick+0x168>)
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d001      	beq.n	8005c78 <xTaskIncrementTick+0x134>
		{
			xSwitchRequired = pdTRUE;
 8005c74:	2301      	movs	r3, #1
 8005c76:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8005c78:	697b      	ldr	r3, [r7, #20]
}
 8005c7a:	0018      	movs	r0, r3
 8005c7c:	46bd      	mov	sp, r7
 8005c7e:	b006      	add	sp, #24
 8005c80:	bd80      	pop	{r7, pc}
 8005c82:	46c0      	nop			@ (mov r8, r8)
 8005c84:	20001368 	.word	0x20001368
 8005c88:	20001344 	.word	0x20001344
 8005c8c:	200012f8 	.word	0x200012f8
 8005c90:	200012fc 	.word	0x200012fc
 8005c94:	20001358 	.word	0x20001358
 8005c98:	20001360 	.word	0x20001360
 8005c9c:	20001348 	.word	0x20001348
 8005ca0:	20000e70 	.word	0x20000e70
 8005ca4:	20000e6c 	.word	0x20000e6c
 8005ca8:	20001350 	.word	0x20001350
 8005cac:	20001354 	.word	0x20001354

08005cb0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005cb0:	b580      	push	{r7, lr}
 8005cb2:	b082      	sub	sp, #8
 8005cb4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005cb6:	4b25      	ldr	r3, [pc, #148]	@ (8005d4c <vTaskSwitchContext+0x9c>)
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d003      	beq.n	8005cc6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005cbe:	4b24      	ldr	r3, [pc, #144]	@ (8005d50 <vTaskSwitchContext+0xa0>)
 8005cc0:	2201      	movs	r2, #1
 8005cc2:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005cc4:	e03e      	b.n	8005d44 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 8005cc6:	4b22      	ldr	r3, [pc, #136]	@ (8005d50 <vTaskSwitchContext+0xa0>)
 8005cc8:	2200      	movs	r2, #0
 8005cca:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8005ccc:	4b21      	ldr	r3, [pc, #132]	@ (8005d54 <vTaskSwitchContext+0xa4>)
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	607b      	str	r3, [r7, #4]
 8005cd2:	e008      	b.n	8005ce6 <vTaskSwitchContext+0x36>
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d102      	bne.n	8005ce0 <vTaskSwitchContext+0x30>
 8005cda:	b672      	cpsid	i
 8005cdc:	46c0      	nop			@ (mov r8, r8)
 8005cde:	e7fd      	b.n	8005cdc <vTaskSwitchContext+0x2c>
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	3b01      	subs	r3, #1
 8005ce4:	607b      	str	r3, [r7, #4]
 8005ce6:	491c      	ldr	r1, [pc, #112]	@ (8005d58 <vTaskSwitchContext+0xa8>)
 8005ce8:	687a      	ldr	r2, [r7, #4]
 8005cea:	0013      	movs	r3, r2
 8005cec:	009b      	lsls	r3, r3, #2
 8005cee:	189b      	adds	r3, r3, r2
 8005cf0:	009b      	lsls	r3, r3, #2
 8005cf2:	585b      	ldr	r3, [r3, r1]
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d0ed      	beq.n	8005cd4 <vTaskSwitchContext+0x24>
 8005cf8:	687a      	ldr	r2, [r7, #4]
 8005cfa:	0013      	movs	r3, r2
 8005cfc:	009b      	lsls	r3, r3, #2
 8005cfe:	189b      	adds	r3, r3, r2
 8005d00:	009b      	lsls	r3, r3, #2
 8005d02:	4a15      	ldr	r2, [pc, #84]	@ (8005d58 <vTaskSwitchContext+0xa8>)
 8005d04:	189b      	adds	r3, r3, r2
 8005d06:	603b      	str	r3, [r7, #0]
 8005d08:	683b      	ldr	r3, [r7, #0]
 8005d0a:	685b      	ldr	r3, [r3, #4]
 8005d0c:	685a      	ldr	r2, [r3, #4]
 8005d0e:	683b      	ldr	r3, [r7, #0]
 8005d10:	605a      	str	r2, [r3, #4]
 8005d12:	683b      	ldr	r3, [r7, #0]
 8005d14:	685a      	ldr	r2, [r3, #4]
 8005d16:	683b      	ldr	r3, [r7, #0]
 8005d18:	3308      	adds	r3, #8
 8005d1a:	429a      	cmp	r2, r3
 8005d1c:	d104      	bne.n	8005d28 <vTaskSwitchContext+0x78>
 8005d1e:	683b      	ldr	r3, [r7, #0]
 8005d20:	685b      	ldr	r3, [r3, #4]
 8005d22:	685a      	ldr	r2, [r3, #4]
 8005d24:	683b      	ldr	r3, [r7, #0]
 8005d26:	605a      	str	r2, [r3, #4]
 8005d28:	683b      	ldr	r3, [r7, #0]
 8005d2a:	685b      	ldr	r3, [r3, #4]
 8005d2c:	68da      	ldr	r2, [r3, #12]
 8005d2e:	4b0b      	ldr	r3, [pc, #44]	@ (8005d5c <vTaskSwitchContext+0xac>)
 8005d30:	601a      	str	r2, [r3, #0]
 8005d32:	4b08      	ldr	r3, [pc, #32]	@ (8005d54 <vTaskSwitchContext+0xa4>)
 8005d34:	687a      	ldr	r2, [r7, #4]
 8005d36:	601a      	str	r2, [r3, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005d38:	4b08      	ldr	r3, [pc, #32]	@ (8005d5c <vTaskSwitchContext+0xac>)
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	3354      	adds	r3, #84	@ 0x54
 8005d3e:	001a      	movs	r2, r3
 8005d40:	4b07      	ldr	r3, [pc, #28]	@ (8005d60 <vTaskSwitchContext+0xb0>)
 8005d42:	601a      	str	r2, [r3, #0]
}
 8005d44:	46c0      	nop			@ (mov r8, r8)
 8005d46:	46bd      	mov	sp, r7
 8005d48:	b002      	add	sp, #8
 8005d4a:	bd80      	pop	{r7, pc}
 8005d4c:	20001368 	.word	0x20001368
 8005d50:	20001354 	.word	0x20001354
 8005d54:	20001348 	.word	0x20001348
 8005d58:	20000e70 	.word	0x20000e70
 8005d5c:	20000e6c 	.word	0x20000e6c
 8005d60:	20000010 	.word	0x20000010

08005d64 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005d64:	b580      	push	{r7, lr}
 8005d66:	b082      	sub	sp, #8
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	6078      	str	r0, [r7, #4]
 8005d6c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d102      	bne.n	8005d7a <vTaskPlaceOnEventList+0x16>
 8005d74:	b672      	cpsid	i
 8005d76:	46c0      	nop			@ (mov r8, r8)
 8005d78:	e7fd      	b.n	8005d76 <vTaskPlaceOnEventList+0x12>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005d7a:	4b09      	ldr	r3, [pc, #36]	@ (8005da0 <vTaskPlaceOnEventList+0x3c>)
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	3318      	adds	r3, #24
 8005d80:	001a      	movs	r2, r3
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	0011      	movs	r1, r2
 8005d86:	0018      	movs	r0, r3
 8005d88:	f7fe fcc9 	bl	800471e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005d8c:	683b      	ldr	r3, [r7, #0]
 8005d8e:	2101      	movs	r1, #1
 8005d90:	0018      	movs	r0, r3
 8005d92:	f000 fb41 	bl	8006418 <prvAddCurrentTaskToDelayedList>
}
 8005d96:	46c0      	nop			@ (mov r8, r8)
 8005d98:	46bd      	mov	sp, r7
 8005d9a:	b002      	add	sp, #8
 8005d9c:	bd80      	pop	{r7, pc}
 8005d9e:	46c0      	nop			@ (mov r8, r8)
 8005da0:	20000e6c 	.word	0x20000e6c

08005da4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005da4:	b580      	push	{r7, lr}
 8005da6:	b084      	sub	sp, #16
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	60f8      	str	r0, [r7, #12]
 8005dac:	60b9      	str	r1, [r7, #8]
 8005dae:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d102      	bne.n	8005dbc <vTaskPlaceOnEventListRestricted+0x18>
 8005db6:	b672      	cpsid	i
 8005db8:	46c0      	nop			@ (mov r8, r8)
 8005dba:	e7fd      	b.n	8005db8 <vTaskPlaceOnEventListRestricted+0x14>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005dbc:	4b0c      	ldr	r3, [pc, #48]	@ (8005df0 <vTaskPlaceOnEventListRestricted+0x4c>)
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	3318      	adds	r3, #24
 8005dc2:	001a      	movs	r2, r3
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	0011      	movs	r1, r2
 8005dc8:	0018      	movs	r0, r3
 8005dca:	f7fe fc86 	bl	80046da <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d002      	beq.n	8005dda <vTaskPlaceOnEventListRestricted+0x36>
		{
			xTicksToWait = portMAX_DELAY;
 8005dd4:	2301      	movs	r3, #1
 8005dd6:	425b      	negs	r3, r3
 8005dd8:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005dda:	687a      	ldr	r2, [r7, #4]
 8005ddc:	68bb      	ldr	r3, [r7, #8]
 8005dde:	0011      	movs	r1, r2
 8005de0:	0018      	movs	r0, r3
 8005de2:	f000 fb19 	bl	8006418 <prvAddCurrentTaskToDelayedList>
	}
 8005de6:	46c0      	nop			@ (mov r8, r8)
 8005de8:	46bd      	mov	sp, r7
 8005dea:	b004      	add	sp, #16
 8005dec:	bd80      	pop	{r7, pc}
 8005dee:	46c0      	nop			@ (mov r8, r8)
 8005df0:	20000e6c 	.word	0x20000e6c

08005df4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005df4:	b580      	push	{r7, lr}
 8005df6:	b084      	sub	sp, #16
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	68db      	ldr	r3, [r3, #12]
 8005e00:	68db      	ldr	r3, [r3, #12]
 8005e02:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 8005e04:	68bb      	ldr	r3, [r7, #8]
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d102      	bne.n	8005e10 <xTaskRemoveFromEventList+0x1c>
 8005e0a:	b672      	cpsid	i
 8005e0c:	46c0      	nop			@ (mov r8, r8)
 8005e0e:	e7fd      	b.n	8005e0c <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005e10:	68bb      	ldr	r3, [r7, #8]
 8005e12:	3318      	adds	r3, #24
 8005e14:	0018      	movs	r0, r3
 8005e16:	f7fe fcb8 	bl	800478a <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005e1a:	4b1f      	ldr	r3, [pc, #124]	@ (8005e98 <xTaskRemoveFromEventList+0xa4>)
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d11d      	bne.n	8005e5e <xTaskRemoveFromEventList+0x6a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005e22:	68bb      	ldr	r3, [r7, #8]
 8005e24:	3304      	adds	r3, #4
 8005e26:	0018      	movs	r0, r3
 8005e28:	f7fe fcaf 	bl	800478a <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005e2c:	68bb      	ldr	r3, [r7, #8]
 8005e2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e30:	4b1a      	ldr	r3, [pc, #104]	@ (8005e9c <xTaskRemoveFromEventList+0xa8>)
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	429a      	cmp	r2, r3
 8005e36:	d903      	bls.n	8005e40 <xTaskRemoveFromEventList+0x4c>
 8005e38:	68bb      	ldr	r3, [r7, #8]
 8005e3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e3c:	4b17      	ldr	r3, [pc, #92]	@ (8005e9c <xTaskRemoveFromEventList+0xa8>)
 8005e3e:	601a      	str	r2, [r3, #0]
 8005e40:	68bb      	ldr	r3, [r7, #8]
 8005e42:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e44:	0013      	movs	r3, r2
 8005e46:	009b      	lsls	r3, r3, #2
 8005e48:	189b      	adds	r3, r3, r2
 8005e4a:	009b      	lsls	r3, r3, #2
 8005e4c:	4a14      	ldr	r2, [pc, #80]	@ (8005ea0 <xTaskRemoveFromEventList+0xac>)
 8005e4e:	189a      	adds	r2, r3, r2
 8005e50:	68bb      	ldr	r3, [r7, #8]
 8005e52:	3304      	adds	r3, #4
 8005e54:	0019      	movs	r1, r3
 8005e56:	0010      	movs	r0, r2
 8005e58:	f7fe fc3f 	bl	80046da <vListInsertEnd>
 8005e5c:	e007      	b.n	8005e6e <xTaskRemoveFromEventList+0x7a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005e5e:	68bb      	ldr	r3, [r7, #8]
 8005e60:	3318      	adds	r3, #24
 8005e62:	001a      	movs	r2, r3
 8005e64:	4b0f      	ldr	r3, [pc, #60]	@ (8005ea4 <xTaskRemoveFromEventList+0xb0>)
 8005e66:	0011      	movs	r1, r2
 8005e68:	0018      	movs	r0, r3
 8005e6a:	f7fe fc36 	bl	80046da <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005e6e:	68bb      	ldr	r3, [r7, #8]
 8005e70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e72:	4b0d      	ldr	r3, [pc, #52]	@ (8005ea8 <xTaskRemoveFromEventList+0xb4>)
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e78:	429a      	cmp	r2, r3
 8005e7a:	d905      	bls.n	8005e88 <xTaskRemoveFromEventList+0x94>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005e7c:	2301      	movs	r3, #1
 8005e7e:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005e80:	4b0a      	ldr	r3, [pc, #40]	@ (8005eac <xTaskRemoveFromEventList+0xb8>)
 8005e82:	2201      	movs	r2, #1
 8005e84:	601a      	str	r2, [r3, #0]
 8005e86:	e001      	b.n	8005e8c <xTaskRemoveFromEventList+0x98>
	}
	else
	{
		xReturn = pdFALSE;
 8005e88:	2300      	movs	r3, #0
 8005e8a:	60fb      	str	r3, [r7, #12]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8005e8c:	68fb      	ldr	r3, [r7, #12]
}
 8005e8e:	0018      	movs	r0, r3
 8005e90:	46bd      	mov	sp, r7
 8005e92:	b004      	add	sp, #16
 8005e94:	bd80      	pop	{r7, pc}
 8005e96:	46c0      	nop			@ (mov r8, r8)
 8005e98:	20001368 	.word	0x20001368
 8005e9c:	20001348 	.word	0x20001348
 8005ea0:	20000e70 	.word	0x20000e70
 8005ea4:	20001300 	.word	0x20001300
 8005ea8:	20000e6c 	.word	0x20000e6c
 8005eac:	20001354 	.word	0x20001354

08005eb0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005eb0:	b580      	push	{r7, lr}
 8005eb2:	b082      	sub	sp, #8
 8005eb4:	af00      	add	r7, sp, #0
 8005eb6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005eb8:	4b05      	ldr	r3, [pc, #20]	@ (8005ed0 <vTaskInternalSetTimeOutState+0x20>)
 8005eba:	681a      	ldr	r2, [r3, #0]
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005ec0:	4b04      	ldr	r3, [pc, #16]	@ (8005ed4 <vTaskInternalSetTimeOutState+0x24>)
 8005ec2:	681a      	ldr	r2, [r3, #0]
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	605a      	str	r2, [r3, #4]
}
 8005ec8:	46c0      	nop			@ (mov r8, r8)
 8005eca:	46bd      	mov	sp, r7
 8005ecc:	b002      	add	sp, #8
 8005ece:	bd80      	pop	{r7, pc}
 8005ed0:	20001358 	.word	0x20001358
 8005ed4:	20001344 	.word	0x20001344

08005ed8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005ed8:	b580      	push	{r7, lr}
 8005eda:	b086      	sub	sp, #24
 8005edc:	af00      	add	r7, sp, #0
 8005ede:	6078      	str	r0, [r7, #4]
 8005ee0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d102      	bne.n	8005eee <xTaskCheckForTimeOut+0x16>
 8005ee8:	b672      	cpsid	i
 8005eea:	46c0      	nop			@ (mov r8, r8)
 8005eec:	e7fd      	b.n	8005eea <xTaskCheckForTimeOut+0x12>
	configASSERT( pxTicksToWait );
 8005eee:	683b      	ldr	r3, [r7, #0]
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d102      	bne.n	8005efa <xTaskCheckForTimeOut+0x22>
 8005ef4:	b672      	cpsid	i
 8005ef6:	46c0      	nop			@ (mov r8, r8)
 8005ef8:	e7fd      	b.n	8005ef6 <xTaskCheckForTimeOut+0x1e>

	taskENTER_CRITICAL();
 8005efa:	f000 fe61 	bl	8006bc0 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005efe:	4b1d      	ldr	r3, [pc, #116]	@ (8005f74 <xTaskCheckForTimeOut+0x9c>)
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	685b      	ldr	r3, [r3, #4]
 8005f08:	693a      	ldr	r2, [r7, #16]
 8005f0a:	1ad3      	subs	r3, r2, r3
 8005f0c:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005f0e:	683b      	ldr	r3, [r7, #0]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	3301      	adds	r3, #1
 8005f14:	d102      	bne.n	8005f1c <xTaskCheckForTimeOut+0x44>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005f16:	2300      	movs	r3, #0
 8005f18:	617b      	str	r3, [r7, #20]
 8005f1a:	e024      	b.n	8005f66 <xTaskCheckForTimeOut+0x8e>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681a      	ldr	r2, [r3, #0]
 8005f20:	4b15      	ldr	r3, [pc, #84]	@ (8005f78 <xTaskCheckForTimeOut+0xa0>)
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	429a      	cmp	r2, r3
 8005f26:	d007      	beq.n	8005f38 <xTaskCheckForTimeOut+0x60>
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	685b      	ldr	r3, [r3, #4]
 8005f2c:	693a      	ldr	r2, [r7, #16]
 8005f2e:	429a      	cmp	r2, r3
 8005f30:	d302      	bcc.n	8005f38 <xTaskCheckForTimeOut+0x60>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005f32:	2301      	movs	r3, #1
 8005f34:	617b      	str	r3, [r7, #20]
 8005f36:	e016      	b.n	8005f66 <xTaskCheckForTimeOut+0x8e>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005f38:	683b      	ldr	r3, [r7, #0]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	68fa      	ldr	r2, [r7, #12]
 8005f3e:	429a      	cmp	r2, r3
 8005f40:	d20c      	bcs.n	8005f5c <xTaskCheckForTimeOut+0x84>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005f42:	683b      	ldr	r3, [r7, #0]
 8005f44:	681a      	ldr	r2, [r3, #0]
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	1ad2      	subs	r2, r2, r3
 8005f4a:	683b      	ldr	r3, [r7, #0]
 8005f4c:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	0018      	movs	r0, r3
 8005f52:	f7ff ffad 	bl	8005eb0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005f56:	2300      	movs	r3, #0
 8005f58:	617b      	str	r3, [r7, #20]
 8005f5a:	e004      	b.n	8005f66 <xTaskCheckForTimeOut+0x8e>
		}
		else
		{
			*pxTicksToWait = 0;
 8005f5c:	683b      	ldr	r3, [r7, #0]
 8005f5e:	2200      	movs	r2, #0
 8005f60:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005f62:	2301      	movs	r3, #1
 8005f64:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 8005f66:	f000 fe3d 	bl	8006be4 <vPortExitCritical>

	return xReturn;
 8005f6a:	697b      	ldr	r3, [r7, #20]
}
 8005f6c:	0018      	movs	r0, r3
 8005f6e:	46bd      	mov	sp, r7
 8005f70:	b006      	add	sp, #24
 8005f72:	bd80      	pop	{r7, pc}
 8005f74:	20001344 	.word	0x20001344
 8005f78:	20001358 	.word	0x20001358

08005f7c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005f7c:	b580      	push	{r7, lr}
 8005f7e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005f80:	4b02      	ldr	r3, [pc, #8]	@ (8005f8c <vTaskMissedYield+0x10>)
 8005f82:	2201      	movs	r2, #1
 8005f84:	601a      	str	r2, [r3, #0]
}
 8005f86:	46c0      	nop			@ (mov r8, r8)
 8005f88:	46bd      	mov	sp, r7
 8005f8a:	bd80      	pop	{r7, pc}
 8005f8c:	20001354 	.word	0x20001354

08005f90 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005f90:	b580      	push	{r7, lr}
 8005f92:	b082      	sub	sp, #8
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005f98:	f000 f84e 	bl	8006038 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005f9c:	4b03      	ldr	r3, [pc, #12]	@ (8005fac <prvIdleTask+0x1c>)
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	2b01      	cmp	r3, #1
 8005fa2:	d9f9      	bls.n	8005f98 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005fa4:	f000 fdfc 	bl	8006ba0 <vPortYield>
		prvCheckTasksWaitingTermination();
 8005fa8:	e7f6      	b.n	8005f98 <prvIdleTask+0x8>
 8005faa:	46c0      	nop			@ (mov r8, r8)
 8005fac:	20000e70 	.word	0x20000e70

08005fb0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005fb0:	b580      	push	{r7, lr}
 8005fb2:	b082      	sub	sp, #8
 8005fb4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005fb6:	2300      	movs	r3, #0
 8005fb8:	607b      	str	r3, [r7, #4]
 8005fba:	e00c      	b.n	8005fd6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005fbc:	687a      	ldr	r2, [r7, #4]
 8005fbe:	0013      	movs	r3, r2
 8005fc0:	009b      	lsls	r3, r3, #2
 8005fc2:	189b      	adds	r3, r3, r2
 8005fc4:	009b      	lsls	r3, r3, #2
 8005fc6:	4a14      	ldr	r2, [pc, #80]	@ (8006018 <prvInitialiseTaskLists+0x68>)
 8005fc8:	189b      	adds	r3, r3, r2
 8005fca:	0018      	movs	r0, r3
 8005fcc:	f7fe fb5c 	bl	8004688 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	3301      	adds	r3, #1
 8005fd4:	607b      	str	r3, [r7, #4]
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	2b37      	cmp	r3, #55	@ 0x37
 8005fda:	d9ef      	bls.n	8005fbc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005fdc:	4b0f      	ldr	r3, [pc, #60]	@ (800601c <prvInitialiseTaskLists+0x6c>)
 8005fde:	0018      	movs	r0, r3
 8005fe0:	f7fe fb52 	bl	8004688 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005fe4:	4b0e      	ldr	r3, [pc, #56]	@ (8006020 <prvInitialiseTaskLists+0x70>)
 8005fe6:	0018      	movs	r0, r3
 8005fe8:	f7fe fb4e 	bl	8004688 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005fec:	4b0d      	ldr	r3, [pc, #52]	@ (8006024 <prvInitialiseTaskLists+0x74>)
 8005fee:	0018      	movs	r0, r3
 8005ff0:	f7fe fb4a 	bl	8004688 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005ff4:	4b0c      	ldr	r3, [pc, #48]	@ (8006028 <prvInitialiseTaskLists+0x78>)
 8005ff6:	0018      	movs	r0, r3
 8005ff8:	f7fe fb46 	bl	8004688 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005ffc:	4b0b      	ldr	r3, [pc, #44]	@ (800602c <prvInitialiseTaskLists+0x7c>)
 8005ffe:	0018      	movs	r0, r3
 8006000:	f7fe fb42 	bl	8004688 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006004:	4b0a      	ldr	r3, [pc, #40]	@ (8006030 <prvInitialiseTaskLists+0x80>)
 8006006:	4a05      	ldr	r2, [pc, #20]	@ (800601c <prvInitialiseTaskLists+0x6c>)
 8006008:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800600a:	4b0a      	ldr	r3, [pc, #40]	@ (8006034 <prvInitialiseTaskLists+0x84>)
 800600c:	4a04      	ldr	r2, [pc, #16]	@ (8006020 <prvInitialiseTaskLists+0x70>)
 800600e:	601a      	str	r2, [r3, #0]
}
 8006010:	46c0      	nop			@ (mov r8, r8)
 8006012:	46bd      	mov	sp, r7
 8006014:	b002      	add	sp, #8
 8006016:	bd80      	pop	{r7, pc}
 8006018:	20000e70 	.word	0x20000e70
 800601c:	200012d0 	.word	0x200012d0
 8006020:	200012e4 	.word	0x200012e4
 8006024:	20001300 	.word	0x20001300
 8006028:	20001314 	.word	0x20001314
 800602c:	2000132c 	.word	0x2000132c
 8006030:	200012f8 	.word	0x200012f8
 8006034:	200012fc 	.word	0x200012fc

08006038 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006038:	b580      	push	{r7, lr}
 800603a:	b082      	sub	sp, #8
 800603c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800603e:	e01a      	b.n	8006076 <prvCheckTasksWaitingTermination+0x3e>
		{
			taskENTER_CRITICAL();
 8006040:	f000 fdbe 	bl	8006bc0 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8006044:	4b10      	ldr	r3, [pc, #64]	@ (8006088 <prvCheckTasksWaitingTermination+0x50>)
 8006046:	68db      	ldr	r3, [r3, #12]
 8006048:	68db      	ldr	r3, [r3, #12]
 800604a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	3304      	adds	r3, #4
 8006050:	0018      	movs	r0, r3
 8006052:	f7fe fb9a 	bl	800478a <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006056:	4b0d      	ldr	r3, [pc, #52]	@ (800608c <prvCheckTasksWaitingTermination+0x54>)
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	1e5a      	subs	r2, r3, #1
 800605c:	4b0b      	ldr	r3, [pc, #44]	@ (800608c <prvCheckTasksWaitingTermination+0x54>)
 800605e:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006060:	4b0b      	ldr	r3, [pc, #44]	@ (8006090 <prvCheckTasksWaitingTermination+0x58>)
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	1e5a      	subs	r2, r3, #1
 8006066:	4b0a      	ldr	r3, [pc, #40]	@ (8006090 <prvCheckTasksWaitingTermination+0x58>)
 8006068:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
 800606a:	f000 fdbb 	bl	8006be4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	0018      	movs	r0, r3
 8006072:	f000 f80f 	bl	8006094 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006076:	4b06      	ldr	r3, [pc, #24]	@ (8006090 <prvCheckTasksWaitingTermination+0x58>)
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	2b00      	cmp	r3, #0
 800607c:	d1e0      	bne.n	8006040 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800607e:	46c0      	nop			@ (mov r8, r8)
 8006080:	46c0      	nop			@ (mov r8, r8)
 8006082:	46bd      	mov	sp, r7
 8006084:	b002      	add	sp, #8
 8006086:	bd80      	pop	{r7, pc}
 8006088:	20001314 	.word	0x20001314
 800608c:	20001340 	.word	0x20001340
 8006090:	20001328 	.word	0x20001328

08006094 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006094:	b580      	push	{r7, lr}
 8006096:	b082      	sub	sp, #8
 8006098:	af00      	add	r7, sp, #0
 800609a:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	3354      	adds	r3, #84	@ 0x54
 80060a0:	0018      	movs	r0, r3
 80060a2:	f000 ffd7 	bl	8007054 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	22a5      	movs	r2, #165	@ 0xa5
 80060aa:	5c9b      	ldrb	r3, [r3, r2]
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d109      	bne.n	80060c4 <prvDeleteTCB+0x30>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060b4:	0018      	movs	r0, r3
 80060b6:	f000 fec3 	bl	8006e40 <vPortFree>
				vPortFree( pxTCB );
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	0018      	movs	r0, r3
 80060be:	f000 febf 	bl	8006e40 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80060c2:	e011      	b.n	80060e8 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	22a5      	movs	r2, #165	@ 0xa5
 80060c8:	5c9b      	ldrb	r3, [r3, r2]
 80060ca:	2b01      	cmp	r3, #1
 80060cc:	d104      	bne.n	80060d8 <prvDeleteTCB+0x44>
				vPortFree( pxTCB );
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	0018      	movs	r0, r3
 80060d2:	f000 feb5 	bl	8006e40 <vPortFree>
	}
 80060d6:	e007      	b.n	80060e8 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	22a5      	movs	r2, #165	@ 0xa5
 80060dc:	5c9b      	ldrb	r3, [r3, r2]
 80060de:	2b02      	cmp	r3, #2
 80060e0:	d002      	beq.n	80060e8 <prvDeleteTCB+0x54>
 80060e2:	b672      	cpsid	i
 80060e4:	46c0      	nop			@ (mov r8, r8)
 80060e6:	e7fd      	b.n	80060e4 <prvDeleteTCB+0x50>
	}
 80060e8:	46c0      	nop			@ (mov r8, r8)
 80060ea:	46bd      	mov	sp, r7
 80060ec:	b002      	add	sp, #8
 80060ee:	bd80      	pop	{r7, pc}

080060f0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80060f0:	b580      	push	{r7, lr}
 80060f2:	b082      	sub	sp, #8
 80060f4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80060f6:	4b0e      	ldr	r3, [pc, #56]	@ (8006130 <prvResetNextTaskUnblockTime+0x40>)
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d101      	bne.n	8006104 <prvResetNextTaskUnblockTime+0x14>
 8006100:	2301      	movs	r3, #1
 8006102:	e000      	b.n	8006106 <prvResetNextTaskUnblockTime+0x16>
 8006104:	2300      	movs	r3, #0
 8006106:	2b00      	cmp	r3, #0
 8006108:	d004      	beq.n	8006114 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800610a:	4b0a      	ldr	r3, [pc, #40]	@ (8006134 <prvResetNextTaskUnblockTime+0x44>)
 800610c:	2201      	movs	r2, #1
 800610e:	4252      	negs	r2, r2
 8006110:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006112:	e008      	b.n	8006126 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8006114:	4b06      	ldr	r3, [pc, #24]	@ (8006130 <prvResetNextTaskUnblockTime+0x40>)
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	68db      	ldr	r3, [r3, #12]
 800611a:	68db      	ldr	r3, [r3, #12]
 800611c:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	685a      	ldr	r2, [r3, #4]
 8006122:	4b04      	ldr	r3, [pc, #16]	@ (8006134 <prvResetNextTaskUnblockTime+0x44>)
 8006124:	601a      	str	r2, [r3, #0]
}
 8006126:	46c0      	nop			@ (mov r8, r8)
 8006128:	46bd      	mov	sp, r7
 800612a:	b002      	add	sp, #8
 800612c:	bd80      	pop	{r7, pc}
 800612e:	46c0      	nop			@ (mov r8, r8)
 8006130:	200012f8 	.word	0x200012f8
 8006134:	20001360 	.word	0x20001360

08006138 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006138:	b580      	push	{r7, lr}
 800613a:	b082      	sub	sp, #8
 800613c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800613e:	4b0a      	ldr	r3, [pc, #40]	@ (8006168 <xTaskGetSchedulerState+0x30>)
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	2b00      	cmp	r3, #0
 8006144:	d102      	bne.n	800614c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006146:	2301      	movs	r3, #1
 8006148:	607b      	str	r3, [r7, #4]
 800614a:	e008      	b.n	800615e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800614c:	4b07      	ldr	r3, [pc, #28]	@ (800616c <xTaskGetSchedulerState+0x34>)
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	2b00      	cmp	r3, #0
 8006152:	d102      	bne.n	800615a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006154:	2302      	movs	r3, #2
 8006156:	607b      	str	r3, [r7, #4]
 8006158:	e001      	b.n	800615e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800615a:	2300      	movs	r3, #0
 800615c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800615e:	687b      	ldr	r3, [r7, #4]
	}
 8006160:	0018      	movs	r0, r3
 8006162:	46bd      	mov	sp, r7
 8006164:	b002      	add	sp, #8
 8006166:	bd80      	pop	{r7, pc}
 8006168:	2000134c 	.word	0x2000134c
 800616c:	20001368 	.word	0x20001368

08006170 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8006170:	b580      	push	{r7, lr}
 8006172:	b084      	sub	sp, #16
 8006174:	af00      	add	r7, sp, #0
 8006176:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = ( TCB_t * ) pxMutexHolder;
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800617c:	2300      	movs	r3, #0
 800617e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2b00      	cmp	r3, #0
 8006184:	d056      	beq.n	8006234 <xTaskPriorityInherit+0xc4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8006186:	68bb      	ldr	r3, [r7, #8]
 8006188:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800618a:	4b2d      	ldr	r3, [pc, #180]	@ (8006240 <xTaskPriorityInherit+0xd0>)
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006190:	429a      	cmp	r2, r3
 8006192:	d246      	bcs.n	8006222 <xTaskPriorityInherit+0xb2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006194:	68bb      	ldr	r3, [r7, #8]
 8006196:	699b      	ldr	r3, [r3, #24]
 8006198:	2b00      	cmp	r3, #0
 800619a:	db06      	blt.n	80061aa <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800619c:	4b28      	ldr	r3, [pc, #160]	@ (8006240 <xTaskPriorityInherit+0xd0>)
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061a2:	2238      	movs	r2, #56	@ 0x38
 80061a4:	1ad2      	subs	r2, r2, r3
 80061a6:	68bb      	ldr	r3, [r7, #8]
 80061a8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80061aa:	68bb      	ldr	r3, [r7, #8]
 80061ac:	6959      	ldr	r1, [r3, #20]
 80061ae:	68bb      	ldr	r3, [r7, #8]
 80061b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80061b2:	0013      	movs	r3, r2
 80061b4:	009b      	lsls	r3, r3, #2
 80061b6:	189b      	adds	r3, r3, r2
 80061b8:	009b      	lsls	r3, r3, #2
 80061ba:	4a22      	ldr	r2, [pc, #136]	@ (8006244 <xTaskPriorityInherit+0xd4>)
 80061bc:	189b      	adds	r3, r3, r2
 80061be:	4299      	cmp	r1, r3
 80061c0:	d101      	bne.n	80061c6 <xTaskPriorityInherit+0x56>
 80061c2:	2301      	movs	r3, #1
 80061c4:	e000      	b.n	80061c8 <xTaskPriorityInherit+0x58>
 80061c6:	2300      	movs	r3, #0
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d022      	beq.n	8006212 <xTaskPriorityInherit+0xa2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80061cc:	68bb      	ldr	r3, [r7, #8]
 80061ce:	3304      	adds	r3, #4
 80061d0:	0018      	movs	r0, r3
 80061d2:	f7fe fada 	bl	800478a <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80061d6:	4b1a      	ldr	r3, [pc, #104]	@ (8006240 <xTaskPriorityInherit+0xd0>)
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80061dc:	68bb      	ldr	r3, [r7, #8]
 80061de:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80061e0:	68bb      	ldr	r3, [r7, #8]
 80061e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80061e4:	4b18      	ldr	r3, [pc, #96]	@ (8006248 <xTaskPriorityInherit+0xd8>)
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	429a      	cmp	r2, r3
 80061ea:	d903      	bls.n	80061f4 <xTaskPriorityInherit+0x84>
 80061ec:	68bb      	ldr	r3, [r7, #8]
 80061ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80061f0:	4b15      	ldr	r3, [pc, #84]	@ (8006248 <xTaskPriorityInherit+0xd8>)
 80061f2:	601a      	str	r2, [r3, #0]
 80061f4:	68bb      	ldr	r3, [r7, #8]
 80061f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80061f8:	0013      	movs	r3, r2
 80061fa:	009b      	lsls	r3, r3, #2
 80061fc:	189b      	adds	r3, r3, r2
 80061fe:	009b      	lsls	r3, r3, #2
 8006200:	4a10      	ldr	r2, [pc, #64]	@ (8006244 <xTaskPriorityInherit+0xd4>)
 8006202:	189a      	adds	r2, r3, r2
 8006204:	68bb      	ldr	r3, [r7, #8]
 8006206:	3304      	adds	r3, #4
 8006208:	0019      	movs	r1, r3
 800620a:	0010      	movs	r0, r2
 800620c:	f7fe fa65 	bl	80046da <vListInsertEnd>
 8006210:	e004      	b.n	800621c <xTaskPriorityInherit+0xac>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006212:	4b0b      	ldr	r3, [pc, #44]	@ (8006240 <xTaskPriorityInherit+0xd0>)
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006218:	68bb      	ldr	r3, [r7, #8]
 800621a:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800621c:	2301      	movs	r3, #1
 800621e:	60fb      	str	r3, [r7, #12]
 8006220:	e008      	b.n	8006234 <xTaskPriorityInherit+0xc4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8006222:	68bb      	ldr	r3, [r7, #8]
 8006224:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006226:	4b06      	ldr	r3, [pc, #24]	@ (8006240 <xTaskPriorityInherit+0xd0>)
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800622c:	429a      	cmp	r2, r3
 800622e:	d201      	bcs.n	8006234 <xTaskPriorityInherit+0xc4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8006230:	2301      	movs	r3, #1
 8006232:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006234:	68fb      	ldr	r3, [r7, #12]
	}
 8006236:	0018      	movs	r0, r3
 8006238:	46bd      	mov	sp, r7
 800623a:	b004      	add	sp, #16
 800623c:	bd80      	pop	{r7, pc}
 800623e:	46c0      	nop			@ (mov r8, r8)
 8006240:	20000e6c 	.word	0x20000e6c
 8006244:	20000e70 	.word	0x20000e70
 8006248:	20001348 	.word	0x20001348

0800624c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800624c:	b580      	push	{r7, lr}
 800624e:	b084      	sub	sp, #16
 8006250:	af00      	add	r7, sp, #0
 8006252:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8006258:	2300      	movs	r3, #0
 800625a:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	2b00      	cmp	r3, #0
 8006260:	d046      	beq.n	80062f0 <xTaskPriorityDisinherit+0xa4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006262:	4b26      	ldr	r3, [pc, #152]	@ (80062fc <xTaskPriorityDisinherit+0xb0>)
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	68ba      	ldr	r2, [r7, #8]
 8006268:	429a      	cmp	r2, r3
 800626a:	d002      	beq.n	8006272 <xTaskPriorityDisinherit+0x26>
 800626c:	b672      	cpsid	i
 800626e:	46c0      	nop			@ (mov r8, r8)
 8006270:	e7fd      	b.n	800626e <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 8006272:	68bb      	ldr	r3, [r7, #8]
 8006274:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006276:	2b00      	cmp	r3, #0
 8006278:	d102      	bne.n	8006280 <xTaskPriorityDisinherit+0x34>
 800627a:	b672      	cpsid	i
 800627c:	46c0      	nop			@ (mov r8, r8)
 800627e:	e7fd      	b.n	800627c <xTaskPriorityDisinherit+0x30>
			( pxTCB->uxMutexesHeld )--;
 8006280:	68bb      	ldr	r3, [r7, #8]
 8006282:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006284:	1e5a      	subs	r2, r3, #1
 8006286:	68bb      	ldr	r3, [r7, #8]
 8006288:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800628a:	68bb      	ldr	r3, [r7, #8]
 800628c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800628e:	68bb      	ldr	r3, [r7, #8]
 8006290:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006292:	429a      	cmp	r2, r3
 8006294:	d02c      	beq.n	80062f0 <xTaskPriorityDisinherit+0xa4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006296:	68bb      	ldr	r3, [r7, #8]
 8006298:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800629a:	2b00      	cmp	r3, #0
 800629c:	d128      	bne.n	80062f0 <xTaskPriorityDisinherit+0xa4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800629e:	68bb      	ldr	r3, [r7, #8]
 80062a0:	3304      	adds	r3, #4
 80062a2:	0018      	movs	r0, r3
 80062a4:	f7fe fa71 	bl	800478a <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80062a8:	68bb      	ldr	r3, [r7, #8]
 80062aa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80062ac:	68bb      	ldr	r3, [r7, #8]
 80062ae:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80062b0:	68bb      	ldr	r3, [r7, #8]
 80062b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062b4:	2238      	movs	r2, #56	@ 0x38
 80062b6:	1ad2      	subs	r2, r2, r3
 80062b8:	68bb      	ldr	r3, [r7, #8]
 80062ba:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80062bc:	68bb      	ldr	r3, [r7, #8]
 80062be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80062c0:	4b0f      	ldr	r3, [pc, #60]	@ (8006300 <xTaskPriorityDisinherit+0xb4>)
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	429a      	cmp	r2, r3
 80062c6:	d903      	bls.n	80062d0 <xTaskPriorityDisinherit+0x84>
 80062c8:	68bb      	ldr	r3, [r7, #8]
 80062ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80062cc:	4b0c      	ldr	r3, [pc, #48]	@ (8006300 <xTaskPriorityDisinherit+0xb4>)
 80062ce:	601a      	str	r2, [r3, #0]
 80062d0:	68bb      	ldr	r3, [r7, #8]
 80062d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80062d4:	0013      	movs	r3, r2
 80062d6:	009b      	lsls	r3, r3, #2
 80062d8:	189b      	adds	r3, r3, r2
 80062da:	009b      	lsls	r3, r3, #2
 80062dc:	4a09      	ldr	r2, [pc, #36]	@ (8006304 <xTaskPriorityDisinherit+0xb8>)
 80062de:	189a      	adds	r2, r3, r2
 80062e0:	68bb      	ldr	r3, [r7, #8]
 80062e2:	3304      	adds	r3, #4
 80062e4:	0019      	movs	r1, r3
 80062e6:	0010      	movs	r0, r2
 80062e8:	f7fe f9f7 	bl	80046da <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80062ec:	2301      	movs	r3, #1
 80062ee:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80062f0:	68fb      	ldr	r3, [r7, #12]
	}
 80062f2:	0018      	movs	r0, r3
 80062f4:	46bd      	mov	sp, r7
 80062f6:	b004      	add	sp, #16
 80062f8:	bd80      	pop	{r7, pc}
 80062fa:	46c0      	nop			@ (mov r8, r8)
 80062fc:	20000e6c 	.word	0x20000e6c
 8006300:	20001348 	.word	0x20001348
 8006304:	20000e70 	.word	0x20000e70

08006308 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8006308:	b580      	push	{r7, lr}
 800630a:	b086      	sub	sp, #24
 800630c:	af00      	add	r7, sp, #0
 800630e:	6078      	str	r0, [r7, #4]
 8006310:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	613b      	str	r3, [r7, #16]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8006316:	2301      	movs	r3, #1
 8006318:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	2b00      	cmp	r3, #0
 800631e:	d05f      	beq.n	80063e0 <vTaskPriorityDisinheritAfterTimeout+0xd8>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8006320:	693b      	ldr	r3, [r7, #16]
 8006322:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006324:	2b00      	cmp	r3, #0
 8006326:	d102      	bne.n	800632e <vTaskPriorityDisinheritAfterTimeout+0x26>
 8006328:	b672      	cpsid	i
 800632a:	46c0      	nop			@ (mov r8, r8)
 800632c:	e7fd      	b.n	800632a <vTaskPriorityDisinheritAfterTimeout+0x22>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800632e:	693b      	ldr	r3, [r7, #16]
 8006330:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006332:	683a      	ldr	r2, [r7, #0]
 8006334:	429a      	cmp	r2, r3
 8006336:	d902      	bls.n	800633e <vTaskPriorityDisinheritAfterTimeout+0x36>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8006338:	683b      	ldr	r3, [r7, #0]
 800633a:	617b      	str	r3, [r7, #20]
 800633c:	e002      	b.n	8006344 <vTaskPriorityDisinheritAfterTimeout+0x3c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800633e:	693b      	ldr	r3, [r7, #16]
 8006340:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006342:	617b      	str	r3, [r7, #20]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8006344:	693b      	ldr	r3, [r7, #16]
 8006346:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006348:	697a      	ldr	r2, [r7, #20]
 800634a:	429a      	cmp	r2, r3
 800634c:	d048      	beq.n	80063e0 <vTaskPriorityDisinheritAfterTimeout+0xd8>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800634e:	693b      	ldr	r3, [r7, #16]
 8006350:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006352:	68fa      	ldr	r2, [r7, #12]
 8006354:	429a      	cmp	r2, r3
 8006356:	d143      	bne.n	80063e0 <vTaskPriorityDisinheritAfterTimeout+0xd8>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8006358:	4b23      	ldr	r3, [pc, #140]	@ (80063e8 <vTaskPriorityDisinheritAfterTimeout+0xe0>)
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	693a      	ldr	r2, [r7, #16]
 800635e:	429a      	cmp	r2, r3
 8006360:	d102      	bne.n	8006368 <vTaskPriorityDisinheritAfterTimeout+0x60>
 8006362:	b672      	cpsid	i
 8006364:	46c0      	nop			@ (mov r8, r8)
 8006366:	e7fd      	b.n	8006364 <vTaskPriorityDisinheritAfterTimeout+0x5c>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8006368:	693b      	ldr	r3, [r7, #16]
 800636a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800636c:	60bb      	str	r3, [r7, #8]
					pxTCB->uxPriority = uxPriorityToUse;
 800636e:	693b      	ldr	r3, [r7, #16]
 8006370:	697a      	ldr	r2, [r7, #20]
 8006372:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006374:	693b      	ldr	r3, [r7, #16]
 8006376:	699b      	ldr	r3, [r3, #24]
 8006378:	2b00      	cmp	r3, #0
 800637a:	db04      	blt.n	8006386 <vTaskPriorityDisinheritAfterTimeout+0x7e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800637c:	697b      	ldr	r3, [r7, #20]
 800637e:	2238      	movs	r2, #56	@ 0x38
 8006380:	1ad2      	subs	r2, r2, r3
 8006382:	693b      	ldr	r3, [r7, #16]
 8006384:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8006386:	693b      	ldr	r3, [r7, #16]
 8006388:	6959      	ldr	r1, [r3, #20]
 800638a:	68ba      	ldr	r2, [r7, #8]
 800638c:	0013      	movs	r3, r2
 800638e:	009b      	lsls	r3, r3, #2
 8006390:	189b      	adds	r3, r3, r2
 8006392:	009b      	lsls	r3, r3, #2
 8006394:	4a15      	ldr	r2, [pc, #84]	@ (80063ec <vTaskPriorityDisinheritAfterTimeout+0xe4>)
 8006396:	189b      	adds	r3, r3, r2
 8006398:	4299      	cmp	r1, r3
 800639a:	d101      	bne.n	80063a0 <vTaskPriorityDisinheritAfterTimeout+0x98>
 800639c:	2301      	movs	r3, #1
 800639e:	e000      	b.n	80063a2 <vTaskPriorityDisinheritAfterTimeout+0x9a>
 80063a0:	2300      	movs	r3, #0
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d01c      	beq.n	80063e0 <vTaskPriorityDisinheritAfterTimeout+0xd8>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80063a6:	693b      	ldr	r3, [r7, #16]
 80063a8:	3304      	adds	r3, #4
 80063aa:	0018      	movs	r0, r3
 80063ac:	f7fe f9ed 	bl	800478a <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80063b0:	693b      	ldr	r3, [r7, #16]
 80063b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80063b4:	4b0e      	ldr	r3, [pc, #56]	@ (80063f0 <vTaskPriorityDisinheritAfterTimeout+0xe8>)
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	429a      	cmp	r2, r3
 80063ba:	d903      	bls.n	80063c4 <vTaskPriorityDisinheritAfterTimeout+0xbc>
 80063bc:	693b      	ldr	r3, [r7, #16]
 80063be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80063c0:	4b0b      	ldr	r3, [pc, #44]	@ (80063f0 <vTaskPriorityDisinheritAfterTimeout+0xe8>)
 80063c2:	601a      	str	r2, [r3, #0]
 80063c4:	693b      	ldr	r3, [r7, #16]
 80063c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80063c8:	0013      	movs	r3, r2
 80063ca:	009b      	lsls	r3, r3, #2
 80063cc:	189b      	adds	r3, r3, r2
 80063ce:	009b      	lsls	r3, r3, #2
 80063d0:	4a06      	ldr	r2, [pc, #24]	@ (80063ec <vTaskPriorityDisinheritAfterTimeout+0xe4>)
 80063d2:	189a      	adds	r2, r3, r2
 80063d4:	693b      	ldr	r3, [r7, #16]
 80063d6:	3304      	adds	r3, #4
 80063d8:	0019      	movs	r1, r3
 80063da:	0010      	movs	r0, r2
 80063dc:	f7fe f97d 	bl	80046da <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80063e0:	46c0      	nop			@ (mov r8, r8)
 80063e2:	46bd      	mov	sp, r7
 80063e4:	b006      	add	sp, #24
 80063e6:	bd80      	pop	{r7, pc}
 80063e8:	20000e6c 	.word	0x20000e6c
 80063ec:	20000e70 	.word	0x20000e70
 80063f0:	20001348 	.word	0x20001348

080063f4 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 80063f4:	b580      	push	{r7, lr}
 80063f6:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80063f8:	4b06      	ldr	r3, [pc, #24]	@ (8006414 <pvTaskIncrementMutexHeldCount+0x20>)
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d004      	beq.n	800640a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8006400:	4b04      	ldr	r3, [pc, #16]	@ (8006414 <pvTaskIncrementMutexHeldCount+0x20>)
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006406:	3201      	adds	r2, #1
 8006408:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800640a:	4b02      	ldr	r3, [pc, #8]	@ (8006414 <pvTaskIncrementMutexHeldCount+0x20>)
 800640c:	681b      	ldr	r3, [r3, #0]
	}
 800640e:	0018      	movs	r0, r3
 8006410:	46bd      	mov	sp, r7
 8006412:	bd80      	pop	{r7, pc}
 8006414:	20000e6c 	.word	0x20000e6c

08006418 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006418:	b580      	push	{r7, lr}
 800641a:	b084      	sub	sp, #16
 800641c:	af00      	add	r7, sp, #0
 800641e:	6078      	str	r0, [r7, #4]
 8006420:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006422:	4b21      	ldr	r3, [pc, #132]	@ (80064a8 <prvAddCurrentTaskToDelayedList+0x90>)
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006428:	4b20      	ldr	r3, [pc, #128]	@ (80064ac <prvAddCurrentTaskToDelayedList+0x94>)
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	3304      	adds	r3, #4
 800642e:	0018      	movs	r0, r3
 8006430:	f7fe f9ab 	bl	800478a <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	3301      	adds	r3, #1
 8006438:	d10b      	bne.n	8006452 <prvAddCurrentTaskToDelayedList+0x3a>
 800643a:	683b      	ldr	r3, [r7, #0]
 800643c:	2b00      	cmp	r3, #0
 800643e:	d008      	beq.n	8006452 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006440:	4b1a      	ldr	r3, [pc, #104]	@ (80064ac <prvAddCurrentTaskToDelayedList+0x94>)
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	1d1a      	adds	r2, r3, #4
 8006446:	4b1a      	ldr	r3, [pc, #104]	@ (80064b0 <prvAddCurrentTaskToDelayedList+0x98>)
 8006448:	0011      	movs	r1, r2
 800644a:	0018      	movs	r0, r3
 800644c:	f7fe f945 	bl	80046da <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006450:	e026      	b.n	80064a0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006452:	68fa      	ldr	r2, [r7, #12]
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	18d3      	adds	r3, r2, r3
 8006458:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800645a:	4b14      	ldr	r3, [pc, #80]	@ (80064ac <prvAddCurrentTaskToDelayedList+0x94>)
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	68ba      	ldr	r2, [r7, #8]
 8006460:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006462:	68ba      	ldr	r2, [r7, #8]
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	429a      	cmp	r2, r3
 8006468:	d209      	bcs.n	800647e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800646a:	4b12      	ldr	r3, [pc, #72]	@ (80064b4 <prvAddCurrentTaskToDelayedList+0x9c>)
 800646c:	681a      	ldr	r2, [r3, #0]
 800646e:	4b0f      	ldr	r3, [pc, #60]	@ (80064ac <prvAddCurrentTaskToDelayedList+0x94>)
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	3304      	adds	r3, #4
 8006474:	0019      	movs	r1, r3
 8006476:	0010      	movs	r0, r2
 8006478:	f7fe f951 	bl	800471e <vListInsert>
}
 800647c:	e010      	b.n	80064a0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800647e:	4b0e      	ldr	r3, [pc, #56]	@ (80064b8 <prvAddCurrentTaskToDelayedList+0xa0>)
 8006480:	681a      	ldr	r2, [r3, #0]
 8006482:	4b0a      	ldr	r3, [pc, #40]	@ (80064ac <prvAddCurrentTaskToDelayedList+0x94>)
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	3304      	adds	r3, #4
 8006488:	0019      	movs	r1, r3
 800648a:	0010      	movs	r0, r2
 800648c:	f7fe f947 	bl	800471e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006490:	4b0a      	ldr	r3, [pc, #40]	@ (80064bc <prvAddCurrentTaskToDelayedList+0xa4>)
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	68ba      	ldr	r2, [r7, #8]
 8006496:	429a      	cmp	r2, r3
 8006498:	d202      	bcs.n	80064a0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800649a:	4b08      	ldr	r3, [pc, #32]	@ (80064bc <prvAddCurrentTaskToDelayedList+0xa4>)
 800649c:	68ba      	ldr	r2, [r7, #8]
 800649e:	601a      	str	r2, [r3, #0]
}
 80064a0:	46c0      	nop			@ (mov r8, r8)
 80064a2:	46bd      	mov	sp, r7
 80064a4:	b004      	add	sp, #16
 80064a6:	bd80      	pop	{r7, pc}
 80064a8:	20001344 	.word	0x20001344
 80064ac:	20000e6c 	.word	0x20000e6c
 80064b0:	2000132c 	.word	0x2000132c
 80064b4:	200012fc 	.word	0x200012fc
 80064b8:	200012f8 	.word	0x200012f8
 80064bc:	20001360 	.word	0x20001360

080064c0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80064c0:	b590      	push	{r4, r7, lr}
 80064c2:	b089      	sub	sp, #36	@ 0x24
 80064c4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80064c6:	2300      	movs	r3, #0
 80064c8:	60fb      	str	r3, [r7, #12]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80064ca:	f000 fa9b 	bl	8006a04 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80064ce:	4b18      	ldr	r3, [pc, #96]	@ (8006530 <xTimerCreateTimerTask+0x70>)
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d020      	beq.n	8006518 <xTimerCreateTimerTask+0x58>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80064d6:	2300      	movs	r3, #0
 80064d8:	60bb      	str	r3, [r7, #8]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80064da:	2300      	movs	r3, #0
 80064dc:	607b      	str	r3, [r7, #4]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80064de:	003a      	movs	r2, r7
 80064e0:	1d39      	adds	r1, r7, #4
 80064e2:	2308      	movs	r3, #8
 80064e4:	18fb      	adds	r3, r7, r3
 80064e6:	0018      	movs	r0, r3
 80064e8:	f7fe f8b6 	bl	8004658 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80064ec:	683c      	ldr	r4, [r7, #0]
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	68ba      	ldr	r2, [r7, #8]
 80064f2:	4910      	ldr	r1, [pc, #64]	@ (8006534 <xTimerCreateTimerTask+0x74>)
 80064f4:	4810      	ldr	r0, [pc, #64]	@ (8006538 <xTimerCreateTimerTask+0x78>)
 80064f6:	9202      	str	r2, [sp, #8]
 80064f8:	9301      	str	r3, [sp, #4]
 80064fa:	2302      	movs	r3, #2
 80064fc:	9300      	str	r3, [sp, #0]
 80064fe:	2300      	movs	r3, #0
 8006500:	0022      	movs	r2, r4
 8006502:	f7ff f884 	bl	800560e <xTaskCreateStatic>
 8006506:	0002      	movs	r2, r0
 8006508:	4b0c      	ldr	r3, [pc, #48]	@ (800653c <xTimerCreateTimerTask+0x7c>)
 800650a:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800650c:	4b0b      	ldr	r3, [pc, #44]	@ (800653c <xTimerCreateTimerTask+0x7c>)
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	2b00      	cmp	r3, #0
 8006512:	d001      	beq.n	8006518 <xTimerCreateTimerTask+0x58>
			{
				xReturn = pdPASS;
 8006514:	2301      	movs	r3, #1
 8006516:	60fb      	str	r3, [r7, #12]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	2b00      	cmp	r3, #0
 800651c:	d102      	bne.n	8006524 <xTimerCreateTimerTask+0x64>
 800651e:	b672      	cpsid	i
 8006520:	46c0      	nop			@ (mov r8, r8)
 8006522:	e7fd      	b.n	8006520 <xTimerCreateTimerTask+0x60>
	return xReturn;
 8006524:	68fb      	ldr	r3, [r7, #12]
}
 8006526:	0018      	movs	r0, r3
 8006528:	46bd      	mov	sp, r7
 800652a:	b005      	add	sp, #20
 800652c:	bd90      	pop	{r4, r7, pc}
 800652e:	46c0      	nop			@ (mov r8, r8)
 8006530:	2000139c 	.word	0x2000139c
 8006534:	080072a4 	.word	0x080072a4
 8006538:	0800664d 	.word	0x0800664d
 800653c:	200013a0 	.word	0x200013a0

08006540 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006540:	b590      	push	{r4, r7, lr}
 8006542:	b08b      	sub	sp, #44	@ 0x2c
 8006544:	af00      	add	r7, sp, #0
 8006546:	60f8      	str	r0, [r7, #12]
 8006548:	60b9      	str	r1, [r7, #8]
 800654a:	607a      	str	r2, [r7, #4]
 800654c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800654e:	2300      	movs	r3, #0
 8006550:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	2b00      	cmp	r3, #0
 8006556:	d102      	bne.n	800655e <xTimerGenericCommand+0x1e>
 8006558:	b672      	cpsid	i
 800655a:	46c0      	nop			@ (mov r8, r8)
 800655c:	e7fd      	b.n	800655a <xTimerGenericCommand+0x1a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800655e:	4b1d      	ldr	r3, [pc, #116]	@ (80065d4 <xTimerGenericCommand+0x94>)
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	2b00      	cmp	r3, #0
 8006564:	d030      	beq.n	80065c8 <xTimerGenericCommand+0x88>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006566:	2414      	movs	r4, #20
 8006568:	193b      	adds	r3, r7, r4
 800656a:	68ba      	ldr	r2, [r7, #8]
 800656c:	601a      	str	r2, [r3, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800656e:	193b      	adds	r3, r7, r4
 8006570:	687a      	ldr	r2, [r7, #4]
 8006572:	605a      	str	r2, [r3, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8006574:	193b      	adds	r3, r7, r4
 8006576:	68fa      	ldr	r2, [r7, #12]
 8006578:	609a      	str	r2, [r3, #8]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800657a:	68bb      	ldr	r3, [r7, #8]
 800657c:	2b05      	cmp	r3, #5
 800657e:	dc19      	bgt.n	80065b4 <xTimerGenericCommand+0x74>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006580:	f7ff fdda 	bl	8006138 <xTaskGetSchedulerState>
 8006584:	0003      	movs	r3, r0
 8006586:	2b02      	cmp	r3, #2
 8006588:	d109      	bne.n	800659e <xTimerGenericCommand+0x5e>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800658a:	4b12      	ldr	r3, [pc, #72]	@ (80065d4 <xTimerGenericCommand+0x94>)
 800658c:	6818      	ldr	r0, [r3, #0]
 800658e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006590:	1939      	adds	r1, r7, r4
 8006592:	2300      	movs	r3, #0
 8006594:	f7fe fac7 	bl	8004b26 <xQueueGenericSend>
 8006598:	0003      	movs	r3, r0
 800659a:	627b      	str	r3, [r7, #36]	@ 0x24
 800659c:	e014      	b.n	80065c8 <xTimerGenericCommand+0x88>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800659e:	4b0d      	ldr	r3, [pc, #52]	@ (80065d4 <xTimerGenericCommand+0x94>)
 80065a0:	6818      	ldr	r0, [r3, #0]
 80065a2:	2314      	movs	r3, #20
 80065a4:	18f9      	adds	r1, r7, r3
 80065a6:	2300      	movs	r3, #0
 80065a8:	2200      	movs	r2, #0
 80065aa:	f7fe fabc 	bl	8004b26 <xQueueGenericSend>
 80065ae:	0003      	movs	r3, r0
 80065b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80065b2:	e009      	b.n	80065c8 <xTimerGenericCommand+0x88>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80065b4:	4b07      	ldr	r3, [pc, #28]	@ (80065d4 <xTimerGenericCommand+0x94>)
 80065b6:	6818      	ldr	r0, [r3, #0]
 80065b8:	683a      	ldr	r2, [r7, #0]
 80065ba:	2314      	movs	r3, #20
 80065bc:	18f9      	adds	r1, r7, r3
 80065be:	2300      	movs	r3, #0
 80065c0:	f7fe fb79 	bl	8004cb6 <xQueueGenericSendFromISR>
 80065c4:	0003      	movs	r3, r0
 80065c6:	627b      	str	r3, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80065c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80065ca:	0018      	movs	r0, r3
 80065cc:	46bd      	mov	sp, r7
 80065ce:	b00b      	add	sp, #44	@ 0x2c
 80065d0:	bd90      	pop	{r4, r7, pc}
 80065d2:	46c0      	nop			@ (mov r8, r8)
 80065d4:	2000139c 	.word	0x2000139c

080065d8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80065d8:	b580      	push	{r7, lr}
 80065da:	b086      	sub	sp, #24
 80065dc:	af02      	add	r7, sp, #8
 80065de:	6078      	str	r0, [r7, #4]
 80065e0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 80065e2:	4b19      	ldr	r3, [pc, #100]	@ (8006648 <prvProcessExpiredTimer+0x70>)
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	68db      	ldr	r3, [r3, #12]
 80065e8:	68db      	ldr	r3, [r3, #12]
 80065ea:	60fb      	str	r3, [r7, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	3304      	adds	r3, #4
 80065f0:	0018      	movs	r0, r3
 80065f2:	f7fe f8ca 	bl	800478a <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	69db      	ldr	r3, [r3, #28]
 80065fa:	2b01      	cmp	r3, #1
 80065fc:	d11a      	bne.n	8006634 <prvProcessExpiredTimer+0x5c>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	699a      	ldr	r2, [r3, #24]
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	18d1      	adds	r1, r2, r3
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	683a      	ldr	r2, [r7, #0]
 800660a:	68f8      	ldr	r0, [r7, #12]
 800660c:	f000 f8ba 	bl	8006784 <prvInsertTimerInActiveList>
 8006610:	1e03      	subs	r3, r0, #0
 8006612:	d00f      	beq.n	8006634 <prvProcessExpiredTimer+0x5c>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006614:	687a      	ldr	r2, [r7, #4]
 8006616:	68f8      	ldr	r0, [r7, #12]
 8006618:	2300      	movs	r3, #0
 800661a:	9300      	str	r3, [sp, #0]
 800661c:	2300      	movs	r3, #0
 800661e:	2100      	movs	r1, #0
 8006620:	f7ff ff8e 	bl	8006540 <xTimerGenericCommand>
 8006624:	0003      	movs	r3, r0
 8006626:	60bb      	str	r3, [r7, #8]
			configASSERT( xResult );
 8006628:	68bb      	ldr	r3, [r7, #8]
 800662a:	2b00      	cmp	r3, #0
 800662c:	d102      	bne.n	8006634 <prvProcessExpiredTimer+0x5c>
 800662e:	b672      	cpsid	i
 8006630:	46c0      	nop			@ (mov r8, r8)
 8006632:	e7fd      	b.n	8006630 <prvProcessExpiredTimer+0x58>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006638:	68fa      	ldr	r2, [r7, #12]
 800663a:	0010      	movs	r0, r2
 800663c:	4798      	blx	r3
}
 800663e:	46c0      	nop			@ (mov r8, r8)
 8006640:	46bd      	mov	sp, r7
 8006642:	b004      	add	sp, #16
 8006644:	bd80      	pop	{r7, pc}
 8006646:	46c0      	nop			@ (mov r8, r8)
 8006648:	20001394 	.word	0x20001394

0800664c <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 800664c:	b580      	push	{r7, lr}
 800664e:	b084      	sub	sp, #16
 8006650:	af00      	add	r7, sp, #0
 8006652:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006654:	2308      	movs	r3, #8
 8006656:	18fb      	adds	r3, r7, r3
 8006658:	0018      	movs	r0, r3
 800665a:	f000 f853 	bl	8006704 <prvGetNextExpireTime>
 800665e:	0003      	movs	r3, r0
 8006660:	60fb      	str	r3, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006662:	68ba      	ldr	r2, [r7, #8]
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	0011      	movs	r1, r2
 8006668:	0018      	movs	r0, r3
 800666a:	f000 f805 	bl	8006678 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800666e:	f000 f8cb 	bl	8006808 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006672:	46c0      	nop			@ (mov r8, r8)
 8006674:	e7ee      	b.n	8006654 <prvTimerTask+0x8>
	...

08006678 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006678:	b580      	push	{r7, lr}
 800667a:	b084      	sub	sp, #16
 800667c:	af00      	add	r7, sp, #0
 800667e:	6078      	str	r0, [r7, #4]
 8006680:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006682:	f7ff f9b9 	bl	80059f8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006686:	2308      	movs	r3, #8
 8006688:	18fb      	adds	r3, r7, r3
 800668a:	0018      	movs	r0, r3
 800668c:	f000 f85a 	bl	8006744 <prvSampleTimeNow>
 8006690:	0003      	movs	r3, r0
 8006692:	60fb      	str	r3, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006694:	68bb      	ldr	r3, [r7, #8]
 8006696:	2b00      	cmp	r3, #0
 8006698:	d129      	bne.n	80066ee <prvProcessTimerOrBlockTask+0x76>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800669a:	683b      	ldr	r3, [r7, #0]
 800669c:	2b00      	cmp	r3, #0
 800669e:	d10c      	bne.n	80066ba <prvProcessTimerOrBlockTask+0x42>
 80066a0:	687a      	ldr	r2, [r7, #4]
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	429a      	cmp	r2, r3
 80066a6:	d808      	bhi.n	80066ba <prvProcessTimerOrBlockTask+0x42>
			{
				( void ) xTaskResumeAll();
 80066a8:	f7ff f9b2 	bl	8005a10 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80066ac:	68fa      	ldr	r2, [r7, #12]
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	0011      	movs	r1, r2
 80066b2:	0018      	movs	r0, r3
 80066b4:	f7ff ff90 	bl	80065d8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80066b8:	e01b      	b.n	80066f2 <prvProcessTimerOrBlockTask+0x7a>
				if( xListWasEmpty != pdFALSE )
 80066ba:	683b      	ldr	r3, [r7, #0]
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d006      	beq.n	80066ce <prvProcessTimerOrBlockTask+0x56>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80066c0:	4b0e      	ldr	r3, [pc, #56]	@ (80066fc <prvProcessTimerOrBlockTask+0x84>)
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	425a      	negs	r2, r3
 80066c8:	4153      	adcs	r3, r2
 80066ca:	b2db      	uxtb	r3, r3
 80066cc:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80066ce:	4b0c      	ldr	r3, [pc, #48]	@ (8006700 <prvProcessTimerOrBlockTask+0x88>)
 80066d0:	6818      	ldr	r0, [r3, #0]
 80066d2:	687a      	ldr	r2, [r7, #4]
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	1ad3      	subs	r3, r2, r3
 80066d8:	683a      	ldr	r2, [r7, #0]
 80066da:	0019      	movs	r1, r3
 80066dc:	f7fe ff64 	bl	80055a8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80066e0:	f7ff f996 	bl	8005a10 <xTaskResumeAll>
 80066e4:	1e03      	subs	r3, r0, #0
 80066e6:	d104      	bne.n	80066f2 <prvProcessTimerOrBlockTask+0x7a>
					portYIELD_WITHIN_API();
 80066e8:	f000 fa5a 	bl	8006ba0 <vPortYield>
}
 80066ec:	e001      	b.n	80066f2 <prvProcessTimerOrBlockTask+0x7a>
			( void ) xTaskResumeAll();
 80066ee:	f7ff f98f 	bl	8005a10 <xTaskResumeAll>
}
 80066f2:	46c0      	nop			@ (mov r8, r8)
 80066f4:	46bd      	mov	sp, r7
 80066f6:	b004      	add	sp, #16
 80066f8:	bd80      	pop	{r7, pc}
 80066fa:	46c0      	nop			@ (mov r8, r8)
 80066fc:	20001398 	.word	0x20001398
 8006700:	2000139c 	.word	0x2000139c

08006704 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006704:	b580      	push	{r7, lr}
 8006706:	b084      	sub	sp, #16
 8006708:	af00      	add	r7, sp, #0
 800670a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800670c:	4b0c      	ldr	r3, [pc, #48]	@ (8006740 <prvGetNextExpireTime+0x3c>)
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	425a      	negs	r2, r3
 8006714:	4153      	adcs	r3, r2
 8006716:	b2db      	uxtb	r3, r3
 8006718:	001a      	movs	r2, r3
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	2b00      	cmp	r3, #0
 8006724:	d105      	bne.n	8006732 <prvGetNextExpireTime+0x2e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006726:	4b06      	ldr	r3, [pc, #24]	@ (8006740 <prvGetNextExpireTime+0x3c>)
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	68db      	ldr	r3, [r3, #12]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	60fb      	str	r3, [r7, #12]
 8006730:	e001      	b.n	8006736 <prvGetNextExpireTime+0x32>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006732:	2300      	movs	r3, #0
 8006734:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006736:	68fb      	ldr	r3, [r7, #12]
}
 8006738:	0018      	movs	r0, r3
 800673a:	46bd      	mov	sp, r7
 800673c:	b004      	add	sp, #16
 800673e:	bd80      	pop	{r7, pc}
 8006740:	20001394 	.word	0x20001394

08006744 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006744:	b580      	push	{r7, lr}
 8006746:	b084      	sub	sp, #16
 8006748:	af00      	add	r7, sp, #0
 800674a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800674c:	f7ff f9ec 	bl	8005b28 <xTaskGetTickCount>
 8006750:	0003      	movs	r3, r0
 8006752:	60fb      	str	r3, [r7, #12]

	if( xTimeNow < xLastTime )
 8006754:	4b0a      	ldr	r3, [pc, #40]	@ (8006780 <prvSampleTimeNow+0x3c>)
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	68fa      	ldr	r2, [r7, #12]
 800675a:	429a      	cmp	r2, r3
 800675c:	d205      	bcs.n	800676a <prvSampleTimeNow+0x26>
	{
		prvSwitchTimerLists();
 800675e:	f000 f8f5 	bl	800694c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	2201      	movs	r2, #1
 8006766:	601a      	str	r2, [r3, #0]
 8006768:	e002      	b.n	8006770 <prvSampleTimeNow+0x2c>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	2200      	movs	r2, #0
 800676e:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006770:	4b03      	ldr	r3, [pc, #12]	@ (8006780 <prvSampleTimeNow+0x3c>)
 8006772:	68fa      	ldr	r2, [r7, #12]
 8006774:	601a      	str	r2, [r3, #0]

	return xTimeNow;
 8006776:	68fb      	ldr	r3, [r7, #12]
}
 8006778:	0018      	movs	r0, r3
 800677a:	46bd      	mov	sp, r7
 800677c:	b004      	add	sp, #16
 800677e:	bd80      	pop	{r7, pc}
 8006780:	200013a4 	.word	0x200013a4

08006784 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006784:	b580      	push	{r7, lr}
 8006786:	b086      	sub	sp, #24
 8006788:	af00      	add	r7, sp, #0
 800678a:	60f8      	str	r0, [r7, #12]
 800678c:	60b9      	str	r1, [r7, #8]
 800678e:	607a      	str	r2, [r7, #4]
 8006790:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006792:	2300      	movs	r3, #0
 8006794:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	68ba      	ldr	r2, [r7, #8]
 800679a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	68fa      	ldr	r2, [r7, #12]
 80067a0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80067a2:	68ba      	ldr	r2, [r7, #8]
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	429a      	cmp	r2, r3
 80067a8:	d812      	bhi.n	80067d0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80067aa:	687a      	ldr	r2, [r7, #4]
 80067ac:	683b      	ldr	r3, [r7, #0]
 80067ae:	1ad2      	subs	r2, r2, r3
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	699b      	ldr	r3, [r3, #24]
 80067b4:	429a      	cmp	r2, r3
 80067b6:	d302      	bcc.n	80067be <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80067b8:	2301      	movs	r3, #1
 80067ba:	617b      	str	r3, [r7, #20]
 80067bc:	e01b      	b.n	80067f6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80067be:	4b10      	ldr	r3, [pc, #64]	@ (8006800 <prvInsertTimerInActiveList+0x7c>)
 80067c0:	681a      	ldr	r2, [r3, #0]
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	3304      	adds	r3, #4
 80067c6:	0019      	movs	r1, r3
 80067c8:	0010      	movs	r0, r2
 80067ca:	f7fd ffa8 	bl	800471e <vListInsert>
 80067ce:	e012      	b.n	80067f6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80067d0:	687a      	ldr	r2, [r7, #4]
 80067d2:	683b      	ldr	r3, [r7, #0]
 80067d4:	429a      	cmp	r2, r3
 80067d6:	d206      	bcs.n	80067e6 <prvInsertTimerInActiveList+0x62>
 80067d8:	68ba      	ldr	r2, [r7, #8]
 80067da:	683b      	ldr	r3, [r7, #0]
 80067dc:	429a      	cmp	r2, r3
 80067de:	d302      	bcc.n	80067e6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80067e0:	2301      	movs	r3, #1
 80067e2:	617b      	str	r3, [r7, #20]
 80067e4:	e007      	b.n	80067f6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80067e6:	4b07      	ldr	r3, [pc, #28]	@ (8006804 <prvInsertTimerInActiveList+0x80>)
 80067e8:	681a      	ldr	r2, [r3, #0]
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	3304      	adds	r3, #4
 80067ee:	0019      	movs	r1, r3
 80067f0:	0010      	movs	r0, r2
 80067f2:	f7fd ff94 	bl	800471e <vListInsert>
		}
	}

	return xProcessTimerNow;
 80067f6:	697b      	ldr	r3, [r7, #20]
}
 80067f8:	0018      	movs	r0, r3
 80067fa:	46bd      	mov	sp, r7
 80067fc:	b006      	add	sp, #24
 80067fe:	bd80      	pop	{r7, pc}
 8006800:	20001398 	.word	0x20001398
 8006804:	20001394 	.word	0x20001394

08006808 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006808:	b590      	push	{r4, r7, lr}
 800680a:	b08d      	sub	sp, #52	@ 0x34
 800680c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800680e:	e089      	b.n	8006924 <prvProcessReceivedCommands+0x11c>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006810:	2208      	movs	r2, #8
 8006812:	18bb      	adds	r3, r7, r2
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	2b00      	cmp	r3, #0
 8006818:	da10      	bge.n	800683c <prvProcessReceivedCommands+0x34>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800681a:	18bb      	adds	r3, r7, r2
 800681c:	3304      	adds	r3, #4
 800681e:	627b      	str	r3, [r7, #36]	@ 0x24

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006820:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006822:	2b00      	cmp	r3, #0
 8006824:	d102      	bne.n	800682c <prvProcessReceivedCommands+0x24>
 8006826:	b672      	cpsid	i
 8006828:	46c0      	nop			@ (mov r8, r8)
 800682a:	e7fd      	b.n	8006828 <prvProcessReceivedCommands+0x20>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800682c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800682e:	681a      	ldr	r2, [r3, #0]
 8006830:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006832:	6858      	ldr	r0, [r3, #4]
 8006834:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006836:	689b      	ldr	r3, [r3, #8]
 8006838:	0019      	movs	r1, r3
 800683a:	4790      	blx	r2
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800683c:	2208      	movs	r2, #8
 800683e:	18bb      	adds	r3, r7, r2
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	2b00      	cmp	r3, #0
 8006844:	da00      	bge.n	8006848 <prvProcessReceivedCommands+0x40>
 8006846:	e06d      	b.n	8006924 <prvProcessReceivedCommands+0x11c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006848:	18bb      	adds	r3, r7, r2
 800684a:	689b      	ldr	r3, [r3, #8]
 800684c:	623b      	str	r3, [r7, #32]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800684e:	6a3b      	ldr	r3, [r7, #32]
 8006850:	695b      	ldr	r3, [r3, #20]
 8006852:	2b00      	cmp	r3, #0
 8006854:	d004      	beq.n	8006860 <prvProcessReceivedCommands+0x58>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006856:	6a3b      	ldr	r3, [r7, #32]
 8006858:	3304      	adds	r3, #4
 800685a:	0018      	movs	r0, r3
 800685c:	f7fd ff95 	bl	800478a <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006860:	1d3b      	adds	r3, r7, #4
 8006862:	0018      	movs	r0, r3
 8006864:	f7ff ff6e 	bl	8006744 <prvSampleTimeNow>
 8006868:	0003      	movs	r3, r0
 800686a:	61fb      	str	r3, [r7, #28]

			switch( xMessage.xMessageID )
 800686c:	2308      	movs	r3, #8
 800686e:	18fb      	adds	r3, r7, r3
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	2b09      	cmp	r3, #9
 8006874:	d84f      	bhi.n	8006916 <prvProcessReceivedCommands+0x10e>
 8006876:	009a      	lsls	r2, r3, #2
 8006878:	4b32      	ldr	r3, [pc, #200]	@ (8006944 <prvProcessReceivedCommands+0x13c>)
 800687a:	18d3      	adds	r3, r2, r3
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	469f      	mov	pc, r3
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006880:	2408      	movs	r4, #8
 8006882:	193b      	adds	r3, r7, r4
 8006884:	685a      	ldr	r2, [r3, #4]
 8006886:	6a3b      	ldr	r3, [r7, #32]
 8006888:	699b      	ldr	r3, [r3, #24]
 800688a:	18d1      	adds	r1, r2, r3
 800688c:	193b      	adds	r3, r7, r4
 800688e:	685b      	ldr	r3, [r3, #4]
 8006890:	69fa      	ldr	r2, [r7, #28]
 8006892:	6a38      	ldr	r0, [r7, #32]
 8006894:	f7ff ff76 	bl	8006784 <prvInsertTimerInActiveList>
 8006898:	1e03      	subs	r3, r0, #0
 800689a:	d040      	beq.n	800691e <prvProcessReceivedCommands+0x116>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800689c:	6a3b      	ldr	r3, [r7, #32]
 800689e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068a0:	6a3a      	ldr	r2, [r7, #32]
 80068a2:	0010      	movs	r0, r2
 80068a4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80068a6:	6a3b      	ldr	r3, [r7, #32]
 80068a8:	69db      	ldr	r3, [r3, #28]
 80068aa:	2b01      	cmp	r3, #1
 80068ac:	d137      	bne.n	800691e <prvProcessReceivedCommands+0x116>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80068ae:	193b      	adds	r3, r7, r4
 80068b0:	685a      	ldr	r2, [r3, #4]
 80068b2:	6a3b      	ldr	r3, [r7, #32]
 80068b4:	699b      	ldr	r3, [r3, #24]
 80068b6:	18d2      	adds	r2, r2, r3
 80068b8:	6a38      	ldr	r0, [r7, #32]
 80068ba:	2300      	movs	r3, #0
 80068bc:	9300      	str	r3, [sp, #0]
 80068be:	2300      	movs	r3, #0
 80068c0:	2100      	movs	r1, #0
 80068c2:	f7ff fe3d 	bl	8006540 <xTimerGenericCommand>
 80068c6:	0003      	movs	r3, r0
 80068c8:	61bb      	str	r3, [r7, #24]
							configASSERT( xResult );
 80068ca:	69bb      	ldr	r3, [r7, #24]
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d126      	bne.n	800691e <prvProcessReceivedCommands+0x116>
 80068d0:	b672      	cpsid	i
 80068d2:	46c0      	nop			@ (mov r8, r8)
 80068d4:	e7fd      	b.n	80068d2 <prvProcessReceivedCommands+0xca>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80068d6:	2308      	movs	r3, #8
 80068d8:	18fb      	adds	r3, r7, r3
 80068da:	685a      	ldr	r2, [r3, #4]
 80068dc:	6a3b      	ldr	r3, [r7, #32]
 80068de:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80068e0:	6a3b      	ldr	r3, [r7, #32]
 80068e2:	699b      	ldr	r3, [r3, #24]
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d102      	bne.n	80068ee <prvProcessReceivedCommands+0xe6>
 80068e8:	b672      	cpsid	i
 80068ea:	46c0      	nop			@ (mov r8, r8)
 80068ec:	e7fd      	b.n	80068ea <prvProcessReceivedCommands+0xe2>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80068ee:	6a3b      	ldr	r3, [r7, #32]
 80068f0:	699a      	ldr	r2, [r3, #24]
 80068f2:	69fb      	ldr	r3, [r7, #28]
 80068f4:	18d1      	adds	r1, r2, r3
 80068f6:	69fb      	ldr	r3, [r7, #28]
 80068f8:	69fa      	ldr	r2, [r7, #28]
 80068fa:	6a38      	ldr	r0, [r7, #32]
 80068fc:	f7ff ff42 	bl	8006784 <prvInsertTimerInActiveList>
					break;
 8006900:	e010      	b.n	8006924 <prvProcessReceivedCommands+0x11c>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8006902:	6a3b      	ldr	r3, [r7, #32]
 8006904:	222c      	movs	r2, #44	@ 0x2c
 8006906:	5c9b      	ldrb	r3, [r3, r2]
 8006908:	2b00      	cmp	r3, #0
 800690a:	d10a      	bne.n	8006922 <prvProcessReceivedCommands+0x11a>
						{
							vPortFree( pxTimer );
 800690c:	6a3b      	ldr	r3, [r7, #32]
 800690e:	0018      	movs	r0, r3
 8006910:	f000 fa96 	bl	8006e40 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006914:	e005      	b.n	8006922 <prvProcessReceivedCommands+0x11a>

				default	:
					/* Don't expect to get here. */
					break;
 8006916:	46c0      	nop			@ (mov r8, r8)
 8006918:	e004      	b.n	8006924 <prvProcessReceivedCommands+0x11c>
					break;
 800691a:	46c0      	nop			@ (mov r8, r8)
 800691c:	e002      	b.n	8006924 <prvProcessReceivedCommands+0x11c>
					break;
 800691e:	46c0      	nop			@ (mov r8, r8)
 8006920:	e000      	b.n	8006924 <prvProcessReceivedCommands+0x11c>
					break;
 8006922:	46c0      	nop			@ (mov r8, r8)
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006924:	4b08      	ldr	r3, [pc, #32]	@ (8006948 <prvProcessReceivedCommands+0x140>)
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	2208      	movs	r2, #8
 800692a:	18b9      	adds	r1, r7, r2
 800692c:	2200      	movs	r2, #0
 800692e:	0018      	movs	r0, r3
 8006930:	f7fe fa9d 	bl	8004e6e <xQueueReceive>
 8006934:	1e03      	subs	r3, r0, #0
 8006936:	d000      	beq.n	800693a <prvProcessReceivedCommands+0x132>
 8006938:	e76a      	b.n	8006810 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800693a:	46c0      	nop			@ (mov r8, r8)
 800693c:	46c0      	nop			@ (mov r8, r8)
 800693e:	46bd      	mov	sp, r7
 8006940:	b00b      	add	sp, #44	@ 0x2c
 8006942:	bd90      	pop	{r4, r7, pc}
 8006944:	0800736c 	.word	0x0800736c
 8006948:	2000139c 	.word	0x2000139c

0800694c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800694c:	b580      	push	{r7, lr}
 800694e:	b088      	sub	sp, #32
 8006950:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006952:	e03f      	b.n	80069d4 <prvSwitchTimerLists+0x88>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006954:	4b29      	ldr	r3, [pc, #164]	@ (80069fc <prvSwitchTimerLists+0xb0>)
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	68db      	ldr	r3, [r3, #12]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800695e:	4b27      	ldr	r3, [pc, #156]	@ (80069fc <prvSwitchTimerLists+0xb0>)
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	68db      	ldr	r3, [r3, #12]
 8006964:	68db      	ldr	r3, [r3, #12]
 8006966:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	3304      	adds	r3, #4
 800696c:	0018      	movs	r0, r3
 800696e:	f7fd ff0c 	bl	800478a <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006976:	68fa      	ldr	r2, [r7, #12]
 8006978:	0010      	movs	r0, r2
 800697a:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	69db      	ldr	r3, [r3, #28]
 8006980:	2b01      	cmp	r3, #1
 8006982:	d127      	bne.n	80069d4 <prvSwitchTimerLists+0x88>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	699b      	ldr	r3, [r3, #24]
 8006988:	693a      	ldr	r2, [r7, #16]
 800698a:	18d3      	adds	r3, r2, r3
 800698c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800698e:	68ba      	ldr	r2, [r7, #8]
 8006990:	693b      	ldr	r3, [r7, #16]
 8006992:	429a      	cmp	r2, r3
 8006994:	d90e      	bls.n	80069b4 <prvSwitchTimerLists+0x68>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	68ba      	ldr	r2, [r7, #8]
 800699a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	68fa      	ldr	r2, [r7, #12]
 80069a0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80069a2:	4b16      	ldr	r3, [pc, #88]	@ (80069fc <prvSwitchTimerLists+0xb0>)
 80069a4:	681a      	ldr	r2, [r3, #0]
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	3304      	adds	r3, #4
 80069aa:	0019      	movs	r1, r3
 80069ac:	0010      	movs	r0, r2
 80069ae:	f7fd feb6 	bl	800471e <vListInsert>
 80069b2:	e00f      	b.n	80069d4 <prvSwitchTimerLists+0x88>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80069b4:	693a      	ldr	r2, [r7, #16]
 80069b6:	68f8      	ldr	r0, [r7, #12]
 80069b8:	2300      	movs	r3, #0
 80069ba:	9300      	str	r3, [sp, #0]
 80069bc:	2300      	movs	r3, #0
 80069be:	2100      	movs	r1, #0
 80069c0:	f7ff fdbe 	bl	8006540 <xTimerGenericCommand>
 80069c4:	0003      	movs	r3, r0
 80069c6:	607b      	str	r3, [r7, #4]
				configASSERT( xResult );
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d102      	bne.n	80069d4 <prvSwitchTimerLists+0x88>
 80069ce:	b672      	cpsid	i
 80069d0:	46c0      	nop			@ (mov r8, r8)
 80069d2:	e7fd      	b.n	80069d0 <prvSwitchTimerLists+0x84>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80069d4:	4b09      	ldr	r3, [pc, #36]	@ (80069fc <prvSwitchTimerLists+0xb0>)
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d1ba      	bne.n	8006954 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80069de:	4b07      	ldr	r3, [pc, #28]	@ (80069fc <prvSwitchTimerLists+0xb0>)
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80069e4:	4b06      	ldr	r3, [pc, #24]	@ (8006a00 <prvSwitchTimerLists+0xb4>)
 80069e6:	681a      	ldr	r2, [r3, #0]
 80069e8:	4b04      	ldr	r3, [pc, #16]	@ (80069fc <prvSwitchTimerLists+0xb0>)
 80069ea:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
 80069ec:	4b04      	ldr	r3, [pc, #16]	@ (8006a00 <prvSwitchTimerLists+0xb4>)
 80069ee:	697a      	ldr	r2, [r7, #20]
 80069f0:	601a      	str	r2, [r3, #0]
}
 80069f2:	46c0      	nop			@ (mov r8, r8)
 80069f4:	46bd      	mov	sp, r7
 80069f6:	b006      	add	sp, #24
 80069f8:	bd80      	pop	{r7, pc}
 80069fa:	46c0      	nop			@ (mov r8, r8)
 80069fc:	20001394 	.word	0x20001394
 8006a00:	20001398 	.word	0x20001398

08006a04 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006a04:	b580      	push	{r7, lr}
 8006a06:	b082      	sub	sp, #8
 8006a08:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006a0a:	f000 f8d9 	bl	8006bc0 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006a0e:	4b16      	ldr	r3, [pc, #88]	@ (8006a68 <prvCheckForValidListAndQueue+0x64>)
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d123      	bne.n	8006a5e <prvCheckForValidListAndQueue+0x5a>
		{
			vListInitialise( &xActiveTimerList1 );
 8006a16:	4b15      	ldr	r3, [pc, #84]	@ (8006a6c <prvCheckForValidListAndQueue+0x68>)
 8006a18:	0018      	movs	r0, r3
 8006a1a:	f7fd fe35 	bl	8004688 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006a1e:	4b14      	ldr	r3, [pc, #80]	@ (8006a70 <prvCheckForValidListAndQueue+0x6c>)
 8006a20:	0018      	movs	r0, r3
 8006a22:	f7fd fe31 	bl	8004688 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006a26:	4b13      	ldr	r3, [pc, #76]	@ (8006a74 <prvCheckForValidListAndQueue+0x70>)
 8006a28:	4a10      	ldr	r2, [pc, #64]	@ (8006a6c <prvCheckForValidListAndQueue+0x68>)
 8006a2a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006a2c:	4b12      	ldr	r3, [pc, #72]	@ (8006a78 <prvCheckForValidListAndQueue+0x74>)
 8006a2e:	4a10      	ldr	r2, [pc, #64]	@ (8006a70 <prvCheckForValidListAndQueue+0x6c>)
 8006a30:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006a32:	4b12      	ldr	r3, [pc, #72]	@ (8006a7c <prvCheckForValidListAndQueue+0x78>)
 8006a34:	4a12      	ldr	r2, [pc, #72]	@ (8006a80 <prvCheckForValidListAndQueue+0x7c>)
 8006a36:	2100      	movs	r1, #0
 8006a38:	9100      	str	r1, [sp, #0]
 8006a3a:	2110      	movs	r1, #16
 8006a3c:	200a      	movs	r0, #10
 8006a3e:	f7fd ff21 	bl	8004884 <xQueueGenericCreateStatic>
 8006a42:	0002      	movs	r2, r0
 8006a44:	4b08      	ldr	r3, [pc, #32]	@ (8006a68 <prvCheckForValidListAndQueue+0x64>)
 8006a46:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006a48:	4b07      	ldr	r3, [pc, #28]	@ (8006a68 <prvCheckForValidListAndQueue+0x64>)
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d006      	beq.n	8006a5e <prvCheckForValidListAndQueue+0x5a>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006a50:	4b05      	ldr	r3, [pc, #20]	@ (8006a68 <prvCheckForValidListAndQueue+0x64>)
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	4a0b      	ldr	r2, [pc, #44]	@ (8006a84 <prvCheckForValidListAndQueue+0x80>)
 8006a56:	0011      	movs	r1, r2
 8006a58:	0018      	movs	r0, r3
 8006a5a:	f7fe fd53 	bl	8005504 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006a5e:	f000 f8c1 	bl	8006be4 <vPortExitCritical>
}
 8006a62:	46c0      	nop			@ (mov r8, r8)
 8006a64:	46bd      	mov	sp, r7
 8006a66:	bd80      	pop	{r7, pc}
 8006a68:	2000139c 	.word	0x2000139c
 8006a6c:	2000136c 	.word	0x2000136c
 8006a70:	20001380 	.word	0x20001380
 8006a74:	20001394 	.word	0x20001394
 8006a78:	20001398 	.word	0x20001398
 8006a7c:	20001448 	.word	0x20001448
 8006a80:	200013a8 	.word	0x200013a8
 8006a84:	080072ac 	.word	0x080072ac

08006a88 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006a88:	b580      	push	{r7, lr}
 8006a8a:	b084      	sub	sp, #16
 8006a8c:	af00      	add	r7, sp, #0
 8006a8e:	60f8      	str	r0, [r7, #12]
 8006a90:	60b9      	str	r1, [r7, #8]
 8006a92:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	3b04      	subs	r3, #4
 8006a98:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	2280      	movs	r2, #128	@ 0x80
 8006a9e:	0452      	lsls	r2, r2, #17
 8006aa0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	3b04      	subs	r3, #4
 8006aa6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 8006aa8:	68ba      	ldr	r2, [r7, #8]
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	3b04      	subs	r3, #4
 8006ab2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006ab4:	4a08      	ldr	r2, [pc, #32]	@ (8006ad8 <pxPortInitialiseStack+0x50>)
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	3b14      	subs	r3, #20
 8006abe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006ac0:	687a      	ldr	r2, [r7, #4]
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	3b20      	subs	r3, #32
 8006aca:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006acc:	68fb      	ldr	r3, [r7, #12]
}
 8006ace:	0018      	movs	r0, r3
 8006ad0:	46bd      	mov	sp, r7
 8006ad2:	b004      	add	sp, #16
 8006ad4:	bd80      	pop	{r7, pc}
 8006ad6:	46c0      	nop			@ (mov r8, r8)
 8006ad8:	08006add 	.word	0x08006add

08006adc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006adc:	b580      	push	{r7, lr}
 8006ade:	b082      	sub	sp, #8
 8006ae0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8006ae2:	2300      	movs	r3, #0
 8006ae4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006ae6:	4b08      	ldr	r3, [pc, #32]	@ (8006b08 <prvTaskExitError+0x2c>)
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	3301      	adds	r3, #1
 8006aec:	d002      	beq.n	8006af4 <prvTaskExitError+0x18>
 8006aee:	b672      	cpsid	i
 8006af0:	46c0      	nop			@ (mov r8, r8)
 8006af2:	e7fd      	b.n	8006af0 <prvTaskExitError+0x14>
	portDISABLE_INTERRUPTS();
 8006af4:	b672      	cpsid	i
	while( ulDummy == 0 )
 8006af6:	46c0      	nop			@ (mov r8, r8)
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d0fc      	beq.n	8006af8 <prvTaskExitError+0x1c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006afe:	46c0      	nop			@ (mov r8, r8)
 8006b00:	46c0      	nop			@ (mov r8, r8)
 8006b02:	46bd      	mov	sp, r7
 8006b04:	b002      	add	sp, #8
 8006b06:	bd80      	pop	{r7, pc}
 8006b08:	2000000c 	.word	0x2000000c

08006b0c <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 8006b0c:	b580      	push	{r7, lr}
 8006b0e:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
 8006b10:	46c0      	nop			@ (mov r8, r8)
 8006b12:	46bd      	mov	sp, r7
 8006b14:	bd80      	pop	{r7, pc}
	...

08006b20 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 8006b20:	4a0b      	ldr	r2, [pc, #44]	@ (8006b50 <pxCurrentTCBConst2>)
 8006b22:	6813      	ldr	r3, [r2, #0]
 8006b24:	6818      	ldr	r0, [r3, #0]
 8006b26:	3020      	adds	r0, #32
 8006b28:	f380 8809 	msr	PSP, r0
 8006b2c:	2002      	movs	r0, #2
 8006b2e:	f380 8814 	msr	CONTROL, r0
 8006b32:	f3bf 8f6f 	isb	sy
 8006b36:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 8006b38:	46ae      	mov	lr, r5
 8006b3a:	bc08      	pop	{r3}
 8006b3c:	bc04      	pop	{r2}
 8006b3e:	b662      	cpsie	i
 8006b40:	4718      	bx	r3
 8006b42:	46c0      	nop			@ (mov r8, r8)
 8006b44:	46c0      	nop			@ (mov r8, r8)
 8006b46:	46c0      	nop			@ (mov r8, r8)
 8006b48:	46c0      	nop			@ (mov r8, r8)
 8006b4a:	46c0      	nop			@ (mov r8, r8)
 8006b4c:	46c0      	nop			@ (mov r8, r8)
 8006b4e:	46c0      	nop			@ (mov r8, r8)

08006b50 <pxCurrentTCBConst2>:
 8006b50:	20000e6c 	.word	0x20000e6c
	"	bx   r3						\n" /* Finally, jump to the user defined task code. */
	"								\n"
	"	.align 4					\n"
	"pxCurrentTCBConst2: .word pxCurrentTCB	  "
				  );
}
 8006b54:	46c0      	nop			@ (mov r8, r8)
 8006b56:	46c0      	nop			@ (mov r8, r8)

08006b58 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006b58:	b580      	push	{r7, lr}
 8006b5a:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
 8006b5c:	4b0e      	ldr	r3, [pc, #56]	@ (8006b98 <xPortStartScheduler+0x40>)
 8006b5e:	681a      	ldr	r2, [r3, #0]
 8006b60:	4b0d      	ldr	r3, [pc, #52]	@ (8006b98 <xPortStartScheduler+0x40>)
 8006b62:	21ff      	movs	r1, #255	@ 0xff
 8006b64:	0409      	lsls	r1, r1, #16
 8006b66:	430a      	orrs	r2, r1
 8006b68:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
 8006b6a:	4b0b      	ldr	r3, [pc, #44]	@ (8006b98 <xPortStartScheduler+0x40>)
 8006b6c:	681a      	ldr	r2, [r3, #0]
 8006b6e:	4b0a      	ldr	r3, [pc, #40]	@ (8006b98 <xPortStartScheduler+0x40>)
 8006b70:	21ff      	movs	r1, #255	@ 0xff
 8006b72:	0609      	lsls	r1, r1, #24
 8006b74:	430a      	orrs	r2, r1
 8006b76:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();
 8006b78:	f000 f898 	bl	8006cac <prvSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006b7c:	4b07      	ldr	r3, [pc, #28]	@ (8006b9c <xPortStartScheduler+0x44>)
 8006b7e:	2200      	movs	r2, #0
 8006b80:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 8006b82:	f7ff ffcd 	bl	8006b20 <vPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006b86:	f7ff f893 	bl	8005cb0 <vTaskSwitchContext>
	prvTaskExitError();
 8006b8a:	f7ff ffa7 	bl	8006adc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006b8e:	2300      	movs	r3, #0
}
 8006b90:	0018      	movs	r0, r3
 8006b92:	46bd      	mov	sp, r7
 8006b94:	bd80      	pop	{r7, pc}
 8006b96:	46c0      	nop			@ (mov r8, r8)
 8006b98:	e000ed20 	.word	0xe000ed20
 8006b9c:	2000000c 	.word	0x2000000c

08006ba0 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 8006ba0:	b580      	push	{r7, lr}
 8006ba2:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	*( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET;
 8006ba4:	4b05      	ldr	r3, [pc, #20]	@ (8006bbc <vPortYield+0x1c>)
 8006ba6:	2280      	movs	r2, #128	@ 0x80
 8006ba8:	0552      	lsls	r2, r2, #21
 8006baa:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 8006bac:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8006bb0:	f3bf 8f6f 	isb	sy
}
 8006bb4:	46c0      	nop			@ (mov r8, r8)
 8006bb6:	46bd      	mov	sp, r7
 8006bb8:	bd80      	pop	{r7, pc}
 8006bba:	46c0      	nop			@ (mov r8, r8)
 8006bbc:	e000ed04 	.word	0xe000ed04

08006bc0 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006bc0:	b580      	push	{r7, lr}
 8006bc2:	af00      	add	r7, sp, #0
    portDISABLE_INTERRUPTS();
 8006bc4:	b672      	cpsid	i
    uxCriticalNesting++;
 8006bc6:	4b06      	ldr	r3, [pc, #24]	@ (8006be0 <vPortEnterCritical+0x20>)
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	1c5a      	adds	r2, r3, #1
 8006bcc:	4b04      	ldr	r3, [pc, #16]	@ (8006be0 <vPortEnterCritical+0x20>)
 8006bce:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
 8006bd0:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8006bd4:	f3bf 8f6f 	isb	sy
}
 8006bd8:	46c0      	nop			@ (mov r8, r8)
 8006bda:	46bd      	mov	sp, r7
 8006bdc:	bd80      	pop	{r7, pc}
 8006bde:	46c0      	nop			@ (mov r8, r8)
 8006be0:	2000000c 	.word	0x2000000c

08006be4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006be4:	b580      	push	{r7, lr}
 8006be6:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006be8:	4b09      	ldr	r3, [pc, #36]	@ (8006c10 <vPortExitCritical+0x2c>)
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d102      	bne.n	8006bf6 <vPortExitCritical+0x12>
 8006bf0:	b672      	cpsid	i
 8006bf2:	46c0      	nop			@ (mov r8, r8)
 8006bf4:	e7fd      	b.n	8006bf2 <vPortExitCritical+0xe>
    uxCriticalNesting--;
 8006bf6:	4b06      	ldr	r3, [pc, #24]	@ (8006c10 <vPortExitCritical+0x2c>)
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	1e5a      	subs	r2, r3, #1
 8006bfc:	4b04      	ldr	r3, [pc, #16]	@ (8006c10 <vPortExitCritical+0x2c>)
 8006bfe:	601a      	str	r2, [r3, #0]
    if( uxCriticalNesting == 0 )
 8006c00:	4b03      	ldr	r3, [pc, #12]	@ (8006c10 <vPortExitCritical+0x2c>)
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d100      	bne.n	8006c0a <vPortExitCritical+0x26>
    {
        portENABLE_INTERRUPTS();
 8006c08:	b662      	cpsie	i
    }
}
 8006c0a:	46c0      	nop			@ (mov r8, r8)
 8006c0c:	46bd      	mov	sp, r7
 8006c0e:	bd80      	pop	{r7, pc}
 8006c10:	2000000c 	.word	0x2000000c

08006c14 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 8006c14:	f3ef 8010 	mrs	r0, PRIMASK
 8006c18:	b672      	cpsid	i
 8006c1a:	4770      	bx	lr
	/* To avoid compiler warnings.  The return statement will nevere be reached,
	but some compilers warn if it is not included, while others won't compile if
	it is. */
	return 0;
#endif
}
 8006c1c:	46c0      	nop			@ (mov r8, r8)
 8006c1e:	0018      	movs	r0, r3

08006c20 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
 8006c20:	f380 8810 	msr	PRIMASK, r0
 8006c24:	4770      	bx	lr
	/* Just to avoid compiler warning.  ulMask is used from the asm code but
	the compiler can't see that.  Some compilers generate warnings without the
	following line, while others generate warnings if the line is included. */
	( void ) ulMask;
#endif
}
 8006c26:	46c0      	nop			@ (mov r8, r8)
	...

08006c30 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006c30:	f3ef 8009 	mrs	r0, PSP
 8006c34:	4b0e      	ldr	r3, [pc, #56]	@ (8006c70 <pxCurrentTCBConst>)
 8006c36:	681a      	ldr	r2, [r3, #0]
 8006c38:	3820      	subs	r0, #32
 8006c3a:	6010      	str	r0, [r2, #0]
 8006c3c:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8006c3e:	4644      	mov	r4, r8
 8006c40:	464d      	mov	r5, r9
 8006c42:	4656      	mov	r6, sl
 8006c44:	465f      	mov	r7, fp
 8006c46:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8006c48:	b508      	push	{r3, lr}
 8006c4a:	b672      	cpsid	i
 8006c4c:	f7ff f830 	bl	8005cb0 <vTaskSwitchContext>
 8006c50:	b662      	cpsie	i
 8006c52:	bc0c      	pop	{r2, r3}
 8006c54:	6811      	ldr	r1, [r2, #0]
 8006c56:	6808      	ldr	r0, [r1, #0]
 8006c58:	3010      	adds	r0, #16
 8006c5a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 8006c5c:	46a0      	mov	r8, r4
 8006c5e:	46a9      	mov	r9, r5
 8006c60:	46b2      	mov	sl, r6
 8006c62:	46bb      	mov	fp, r7
 8006c64:	f380 8809 	msr	PSP, r0
 8006c68:	3820      	subs	r0, #32
 8006c6a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 8006c6c:	4718      	bx	r3
 8006c6e:	46c0      	nop			@ (mov r8, r8)

08006c70 <pxCurrentTCBConst>:
 8006c70:	20000e6c 	.word	0x20000e6c
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
 8006c74:	46c0      	nop			@ (mov r8, r8)
 8006c76:	46c0      	nop			@ (mov r8, r8)

08006c78 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006c78:	b580      	push	{r7, lr}
 8006c7a:	b082      	sub	sp, #8
 8006c7c:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 8006c7e:	f7ff ffc9 	bl	8006c14 <ulSetInterruptMaskFromISR>
 8006c82:	0003      	movs	r3, r0
 8006c84:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006c86:	f7fe ff5d 	bl	8005b44 <xTaskIncrementTick>
 8006c8a:	1e03      	subs	r3, r0, #0
 8006c8c:	d003      	beq.n	8006c96 <SysTick_Handler+0x1e>
		{
			/* Pend a context switch. */
			*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
 8006c8e:	4b06      	ldr	r3, [pc, #24]	@ (8006ca8 <SysTick_Handler+0x30>)
 8006c90:	2280      	movs	r2, #128	@ 0x80
 8006c92:	0552      	lsls	r2, r2, #21
 8006c94:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	0018      	movs	r0, r3
 8006c9a:	f7ff ffc1 	bl	8006c20 <vClearInterruptMaskFromISR>
}
 8006c9e:	46c0      	nop			@ (mov r8, r8)
 8006ca0:	46bd      	mov	sp, r7
 8006ca2:	b002      	add	sp, #8
 8006ca4:	bd80      	pop	{r7, pc}
 8006ca6:	46c0      	nop			@ (mov r8, r8)
 8006ca8:	e000ed04 	.word	0xe000ed04

08006cac <prvSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
 8006cac:	b580      	push	{r7, lr}
 8006cae:	af00      	add	r7, sp, #0
   ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 }
 #endif /* configUSE_TICKLESS_IDLE */

/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL = 0UL;
 8006cb0:	4b0b      	ldr	r3, [pc, #44]	@ (8006ce0 <prvSetupTimerInterrupt+0x34>)
 8006cb2:	2200      	movs	r2, #0
 8006cb4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE = 0UL;
 8006cb6:	4b0b      	ldr	r3, [pc, #44]	@ (8006ce4 <prvSetupTimerInterrupt+0x38>)
 8006cb8:	2200      	movs	r2, #0
 8006cba:	601a      	str	r2, [r3, #0]

 /* Configure SysTick to interrupt at the requested rate. */
 portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006cbc:	4b0a      	ldr	r3, [pc, #40]	@ (8006ce8 <prvSetupTimerInterrupt+0x3c>)
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	22fa      	movs	r2, #250	@ 0xfa
 8006cc2:	0091      	lsls	r1, r2, #2
 8006cc4:	0018      	movs	r0, r3
 8006cc6:	f7f9 fa1f 	bl	8000108 <__udivsi3>
 8006cca:	0003      	movs	r3, r0
 8006ccc:	001a      	movs	r2, r3
 8006cce:	4b07      	ldr	r3, [pc, #28]	@ (8006cec <prvSetupTimerInterrupt+0x40>)
 8006cd0:	3a01      	subs	r2, #1
 8006cd2:	601a      	str	r2, [r3, #0]
 portNVIC_SYSTICK_CTRL = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
 8006cd4:	4b02      	ldr	r3, [pc, #8]	@ (8006ce0 <prvSetupTimerInterrupt+0x34>)
 8006cd6:	2207      	movs	r2, #7
 8006cd8:	601a      	str	r2, [r3, #0]
}
 8006cda:	46c0      	nop			@ (mov r8, r8)
 8006cdc:	46bd      	mov	sp, r7
 8006cde:	bd80      	pop	{r7, pc}
 8006ce0:	e000e010 	.word	0xe000e010
 8006ce4:	e000e018 	.word	0xe000e018
 8006ce8:	20000000 	.word	0x20000000
 8006cec:	e000e014 	.word	0xe000e014

08006cf0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006cf0:	b580      	push	{r7, lr}
 8006cf2:	b086      	sub	sp, #24
 8006cf4:	af00      	add	r7, sp, #0
 8006cf6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006cf8:	2300      	movs	r3, #0
 8006cfa:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 8006cfc:	f7fe fe7c 	bl	80059f8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006d00:	4b4a      	ldr	r3, [pc, #296]	@ (8006e2c <pvPortMalloc+0x13c>)
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d101      	bne.n	8006d0c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006d08:	f000 f8e4 	bl	8006ed4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006d0c:	4b48      	ldr	r3, [pc, #288]	@ (8006e30 <pvPortMalloc+0x140>)
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	687a      	ldr	r2, [r7, #4]
 8006d12:	4013      	ands	r3, r2
 8006d14:	d000      	beq.n	8006d18 <pvPortMalloc+0x28>
 8006d16:	e07b      	b.n	8006e10 <pvPortMalloc+0x120>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d013      	beq.n	8006d46 <pvPortMalloc+0x56>
			{
				xWantedSize += xHeapStructSize;
 8006d1e:	2208      	movs	r2, #8
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	189b      	adds	r3, r3, r2
 8006d24:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	2207      	movs	r2, #7
 8006d2a:	4013      	ands	r3, r2
 8006d2c:	d00b      	beq.n	8006d46 <pvPortMalloc+0x56>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	2207      	movs	r2, #7
 8006d32:	4393      	bics	r3, r2
 8006d34:	3308      	adds	r3, #8
 8006d36:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	2207      	movs	r2, #7
 8006d3c:	4013      	ands	r3, r2
 8006d3e:	d002      	beq.n	8006d46 <pvPortMalloc+0x56>
 8006d40:	b672      	cpsid	i
 8006d42:	46c0      	nop			@ (mov r8, r8)
 8006d44:	e7fd      	b.n	8006d42 <pvPortMalloc+0x52>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d061      	beq.n	8006e10 <pvPortMalloc+0x120>
 8006d4c:	4b39      	ldr	r3, [pc, #228]	@ (8006e34 <pvPortMalloc+0x144>)
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	687a      	ldr	r2, [r7, #4]
 8006d52:	429a      	cmp	r2, r3
 8006d54:	d85c      	bhi.n	8006e10 <pvPortMalloc+0x120>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006d56:	4b38      	ldr	r3, [pc, #224]	@ (8006e38 <pvPortMalloc+0x148>)
 8006d58:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 8006d5a:	4b37      	ldr	r3, [pc, #220]	@ (8006e38 <pvPortMalloc+0x148>)
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006d60:	e004      	b.n	8006d6c <pvPortMalloc+0x7c>
				{
					pxPreviousBlock = pxBlock;
 8006d62:	697b      	ldr	r3, [r7, #20]
 8006d64:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006d66:	697b      	ldr	r3, [r7, #20]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006d6c:	697b      	ldr	r3, [r7, #20]
 8006d6e:	685b      	ldr	r3, [r3, #4]
 8006d70:	687a      	ldr	r2, [r7, #4]
 8006d72:	429a      	cmp	r2, r3
 8006d74:	d903      	bls.n	8006d7e <pvPortMalloc+0x8e>
 8006d76:	697b      	ldr	r3, [r7, #20]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d1f1      	bne.n	8006d62 <pvPortMalloc+0x72>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006d7e:	4b2b      	ldr	r3, [pc, #172]	@ (8006e2c <pvPortMalloc+0x13c>)
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	697a      	ldr	r2, [r7, #20]
 8006d84:	429a      	cmp	r2, r3
 8006d86:	d043      	beq.n	8006e10 <pvPortMalloc+0x120>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006d88:	693b      	ldr	r3, [r7, #16]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	2208      	movs	r2, #8
 8006d8e:	189b      	adds	r3, r3, r2
 8006d90:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006d92:	697b      	ldr	r3, [r7, #20]
 8006d94:	681a      	ldr	r2, [r3, #0]
 8006d96:	693b      	ldr	r3, [r7, #16]
 8006d98:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006d9a:	697b      	ldr	r3, [r7, #20]
 8006d9c:	685a      	ldr	r2, [r3, #4]
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	1ad2      	subs	r2, r2, r3
 8006da2:	2308      	movs	r3, #8
 8006da4:	005b      	lsls	r3, r3, #1
 8006da6:	429a      	cmp	r2, r3
 8006da8:	d917      	bls.n	8006dda <pvPortMalloc+0xea>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006daa:	697a      	ldr	r2, [r7, #20]
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	18d3      	adds	r3, r2, r3
 8006db0:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006db2:	68bb      	ldr	r3, [r7, #8]
 8006db4:	2207      	movs	r2, #7
 8006db6:	4013      	ands	r3, r2
 8006db8:	d002      	beq.n	8006dc0 <pvPortMalloc+0xd0>
 8006dba:	b672      	cpsid	i
 8006dbc:	46c0      	nop			@ (mov r8, r8)
 8006dbe:	e7fd      	b.n	8006dbc <pvPortMalloc+0xcc>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006dc0:	697b      	ldr	r3, [r7, #20]
 8006dc2:	685a      	ldr	r2, [r3, #4]
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	1ad2      	subs	r2, r2, r3
 8006dc8:	68bb      	ldr	r3, [r7, #8]
 8006dca:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006dcc:	697b      	ldr	r3, [r7, #20]
 8006dce:	687a      	ldr	r2, [r7, #4]
 8006dd0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006dd2:	68bb      	ldr	r3, [r7, #8]
 8006dd4:	0018      	movs	r0, r3
 8006dd6:	f000 f8dd 	bl	8006f94 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006dda:	4b16      	ldr	r3, [pc, #88]	@ (8006e34 <pvPortMalloc+0x144>)
 8006ddc:	681a      	ldr	r2, [r3, #0]
 8006dde:	697b      	ldr	r3, [r7, #20]
 8006de0:	685b      	ldr	r3, [r3, #4]
 8006de2:	1ad2      	subs	r2, r2, r3
 8006de4:	4b13      	ldr	r3, [pc, #76]	@ (8006e34 <pvPortMalloc+0x144>)
 8006de6:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006de8:	4b12      	ldr	r3, [pc, #72]	@ (8006e34 <pvPortMalloc+0x144>)
 8006dea:	681a      	ldr	r2, [r3, #0]
 8006dec:	4b13      	ldr	r3, [pc, #76]	@ (8006e3c <pvPortMalloc+0x14c>)
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	429a      	cmp	r2, r3
 8006df2:	d203      	bcs.n	8006dfc <pvPortMalloc+0x10c>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006df4:	4b0f      	ldr	r3, [pc, #60]	@ (8006e34 <pvPortMalloc+0x144>)
 8006df6:	681a      	ldr	r2, [r3, #0]
 8006df8:	4b10      	ldr	r3, [pc, #64]	@ (8006e3c <pvPortMalloc+0x14c>)
 8006dfa:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006dfc:	697b      	ldr	r3, [r7, #20]
 8006dfe:	685a      	ldr	r2, [r3, #4]
 8006e00:	4b0b      	ldr	r3, [pc, #44]	@ (8006e30 <pvPortMalloc+0x140>)
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	431a      	orrs	r2, r3
 8006e06:	697b      	ldr	r3, [r7, #20]
 8006e08:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006e0a:	697b      	ldr	r3, [r7, #20]
 8006e0c:	2200      	movs	r2, #0
 8006e0e:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006e10:	f7fe fdfe 	bl	8005a10 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	2207      	movs	r2, #7
 8006e18:	4013      	ands	r3, r2
 8006e1a:	d002      	beq.n	8006e22 <pvPortMalloc+0x132>
 8006e1c:	b672      	cpsid	i
 8006e1e:	46c0      	nop			@ (mov r8, r8)
 8006e20:	e7fd      	b.n	8006e1e <pvPortMalloc+0x12e>
	return pvReturn;
 8006e22:	68fb      	ldr	r3, [r7, #12]
}
 8006e24:	0018      	movs	r0, r3
 8006e26:	46bd      	mov	sp, r7
 8006e28:	b006      	add	sp, #24
 8006e2a:	bd80      	pop	{r7, pc}
 8006e2c:	200020a0 	.word	0x200020a0
 8006e30:	200020ac 	.word	0x200020ac
 8006e34:	200020a4 	.word	0x200020a4
 8006e38:	20002098 	.word	0x20002098
 8006e3c:	200020a8 	.word	0x200020a8

08006e40 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006e40:	b580      	push	{r7, lr}
 8006e42:	b084      	sub	sp, #16
 8006e44:	af00      	add	r7, sp, #0
 8006e46:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d037      	beq.n	8006ec2 <vPortFree+0x82>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006e52:	2308      	movs	r3, #8
 8006e54:	425b      	negs	r3, r3
 8006e56:	68fa      	ldr	r2, [r7, #12]
 8006e58:	18d3      	adds	r3, r2, r3
 8006e5a:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006e60:	68bb      	ldr	r3, [r7, #8]
 8006e62:	685a      	ldr	r2, [r3, #4]
 8006e64:	4b19      	ldr	r3, [pc, #100]	@ (8006ecc <vPortFree+0x8c>)
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	4013      	ands	r3, r2
 8006e6a:	d102      	bne.n	8006e72 <vPortFree+0x32>
 8006e6c:	b672      	cpsid	i
 8006e6e:	46c0      	nop			@ (mov r8, r8)
 8006e70:	e7fd      	b.n	8006e6e <vPortFree+0x2e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006e72:	68bb      	ldr	r3, [r7, #8]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d002      	beq.n	8006e80 <vPortFree+0x40>
 8006e7a:	b672      	cpsid	i
 8006e7c:	46c0      	nop			@ (mov r8, r8)
 8006e7e:	e7fd      	b.n	8006e7c <vPortFree+0x3c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006e80:	68bb      	ldr	r3, [r7, #8]
 8006e82:	685a      	ldr	r2, [r3, #4]
 8006e84:	4b11      	ldr	r3, [pc, #68]	@ (8006ecc <vPortFree+0x8c>)
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	4013      	ands	r3, r2
 8006e8a:	d01a      	beq.n	8006ec2 <vPortFree+0x82>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006e8c:	68bb      	ldr	r3, [r7, #8]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d116      	bne.n	8006ec2 <vPortFree+0x82>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006e94:	68bb      	ldr	r3, [r7, #8]
 8006e96:	685a      	ldr	r2, [r3, #4]
 8006e98:	4b0c      	ldr	r3, [pc, #48]	@ (8006ecc <vPortFree+0x8c>)
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	43db      	mvns	r3, r3
 8006e9e:	401a      	ands	r2, r3
 8006ea0:	68bb      	ldr	r3, [r7, #8]
 8006ea2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006ea4:	f7fe fda8 	bl	80059f8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006ea8:	68bb      	ldr	r3, [r7, #8]
 8006eaa:	685a      	ldr	r2, [r3, #4]
 8006eac:	4b08      	ldr	r3, [pc, #32]	@ (8006ed0 <vPortFree+0x90>)
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	18d2      	adds	r2, r2, r3
 8006eb2:	4b07      	ldr	r3, [pc, #28]	@ (8006ed0 <vPortFree+0x90>)
 8006eb4:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006eb6:	68bb      	ldr	r3, [r7, #8]
 8006eb8:	0018      	movs	r0, r3
 8006eba:	f000 f86b 	bl	8006f94 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8006ebe:	f7fe fda7 	bl	8005a10 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006ec2:	46c0      	nop			@ (mov r8, r8)
 8006ec4:	46bd      	mov	sp, r7
 8006ec6:	b004      	add	sp, #16
 8006ec8:	bd80      	pop	{r7, pc}
 8006eca:	46c0      	nop			@ (mov r8, r8)
 8006ecc:	200020ac 	.word	0x200020ac
 8006ed0:	200020a4 	.word	0x200020a4

08006ed4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006ed4:	b580      	push	{r7, lr}
 8006ed6:	b084      	sub	sp, #16
 8006ed8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006eda:	23c0      	movs	r3, #192	@ 0xc0
 8006edc:	011b      	lsls	r3, r3, #4
 8006ede:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006ee0:	4b26      	ldr	r3, [pc, #152]	@ (8006f7c <prvHeapInit+0xa8>)
 8006ee2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	2207      	movs	r2, #7
 8006ee8:	4013      	ands	r3, r2
 8006eea:	d00c      	beq.n	8006f06 <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	3307      	adds	r3, #7
 8006ef0:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	2207      	movs	r2, #7
 8006ef6:	4393      	bics	r3, r2
 8006ef8:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006efa:	68ba      	ldr	r2, [r7, #8]
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	1ad2      	subs	r2, r2, r3
 8006f00:	4b1e      	ldr	r3, [pc, #120]	@ (8006f7c <prvHeapInit+0xa8>)
 8006f02:	18d3      	adds	r3, r2, r3
 8006f04:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006f0a:	4b1d      	ldr	r3, [pc, #116]	@ (8006f80 <prvHeapInit+0xac>)
 8006f0c:	687a      	ldr	r2, [r7, #4]
 8006f0e:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006f10:	4b1b      	ldr	r3, [pc, #108]	@ (8006f80 <prvHeapInit+0xac>)
 8006f12:	2200      	movs	r2, #0
 8006f14:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	68ba      	ldr	r2, [r7, #8]
 8006f1a:	18d3      	adds	r3, r2, r3
 8006f1c:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006f1e:	2208      	movs	r2, #8
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	1a9b      	subs	r3, r3, r2
 8006f24:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	2207      	movs	r2, #7
 8006f2a:	4393      	bics	r3, r2
 8006f2c:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006f2e:	68fa      	ldr	r2, [r7, #12]
 8006f30:	4b14      	ldr	r3, [pc, #80]	@ (8006f84 <prvHeapInit+0xb0>)
 8006f32:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
 8006f34:	4b13      	ldr	r3, [pc, #76]	@ (8006f84 <prvHeapInit+0xb0>)
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	2200      	movs	r2, #0
 8006f3a:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006f3c:	4b11      	ldr	r3, [pc, #68]	@ (8006f84 <prvHeapInit+0xb0>)
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	2200      	movs	r2, #0
 8006f42:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006f48:	683b      	ldr	r3, [r7, #0]
 8006f4a:	68fa      	ldr	r2, [r7, #12]
 8006f4c:	1ad2      	subs	r2, r2, r3
 8006f4e:	683b      	ldr	r3, [r7, #0]
 8006f50:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006f52:	4b0c      	ldr	r3, [pc, #48]	@ (8006f84 <prvHeapInit+0xb0>)
 8006f54:	681a      	ldr	r2, [r3, #0]
 8006f56:	683b      	ldr	r3, [r7, #0]
 8006f58:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006f5a:	683b      	ldr	r3, [r7, #0]
 8006f5c:	685a      	ldr	r2, [r3, #4]
 8006f5e:	4b0a      	ldr	r3, [pc, #40]	@ (8006f88 <prvHeapInit+0xb4>)
 8006f60:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006f62:	683b      	ldr	r3, [r7, #0]
 8006f64:	685a      	ldr	r2, [r3, #4]
 8006f66:	4b09      	ldr	r3, [pc, #36]	@ (8006f8c <prvHeapInit+0xb8>)
 8006f68:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006f6a:	4b09      	ldr	r3, [pc, #36]	@ (8006f90 <prvHeapInit+0xbc>)
 8006f6c:	2280      	movs	r2, #128	@ 0x80
 8006f6e:	0612      	lsls	r2, r2, #24
 8006f70:	601a      	str	r2, [r3, #0]
}
 8006f72:	46c0      	nop			@ (mov r8, r8)
 8006f74:	46bd      	mov	sp, r7
 8006f76:	b004      	add	sp, #16
 8006f78:	bd80      	pop	{r7, pc}
 8006f7a:	46c0      	nop			@ (mov r8, r8)
 8006f7c:	20001498 	.word	0x20001498
 8006f80:	20002098 	.word	0x20002098
 8006f84:	200020a0 	.word	0x200020a0
 8006f88:	200020a8 	.word	0x200020a8
 8006f8c:	200020a4 	.word	0x200020a4
 8006f90:	200020ac 	.word	0x200020ac

08006f94 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006f94:	b580      	push	{r7, lr}
 8006f96:	b084      	sub	sp, #16
 8006f98:	af00      	add	r7, sp, #0
 8006f9a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006f9c:	4b27      	ldr	r3, [pc, #156]	@ (800703c <prvInsertBlockIntoFreeList+0xa8>)
 8006f9e:	60fb      	str	r3, [r7, #12]
 8006fa0:	e002      	b.n	8006fa8 <prvInsertBlockIntoFreeList+0x14>
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	60fb      	str	r3, [r7, #12]
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	687a      	ldr	r2, [r7, #4]
 8006fae:	429a      	cmp	r2, r3
 8006fb0:	d8f7      	bhi.n	8006fa2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	685b      	ldr	r3, [r3, #4]
 8006fba:	68ba      	ldr	r2, [r7, #8]
 8006fbc:	18d3      	adds	r3, r2, r3
 8006fbe:	687a      	ldr	r2, [r7, #4]
 8006fc0:	429a      	cmp	r2, r3
 8006fc2:	d108      	bne.n	8006fd6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	685a      	ldr	r2, [r3, #4]
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	685b      	ldr	r3, [r3, #4]
 8006fcc:	18d2      	adds	r2, r2, r3
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	685b      	ldr	r3, [r3, #4]
 8006fde:	68ba      	ldr	r2, [r7, #8]
 8006fe0:	18d2      	adds	r2, r2, r3
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	429a      	cmp	r2, r3
 8006fe8:	d118      	bne.n	800701c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	681a      	ldr	r2, [r3, #0]
 8006fee:	4b14      	ldr	r3, [pc, #80]	@ (8007040 <prvInsertBlockIntoFreeList+0xac>)
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	429a      	cmp	r2, r3
 8006ff4:	d00d      	beq.n	8007012 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	685a      	ldr	r2, [r3, #4]
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	685b      	ldr	r3, [r3, #4]
 8007000:	18d2      	adds	r2, r2, r3
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	681a      	ldr	r2, [r3, #0]
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	601a      	str	r2, [r3, #0]
 8007010:	e008      	b.n	8007024 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007012:	4b0b      	ldr	r3, [pc, #44]	@ (8007040 <prvInsertBlockIntoFreeList+0xac>)
 8007014:	681a      	ldr	r2, [r3, #0]
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	601a      	str	r2, [r3, #0]
 800701a:	e003      	b.n	8007024 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	681a      	ldr	r2, [r3, #0]
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007024:	68fa      	ldr	r2, [r7, #12]
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	429a      	cmp	r2, r3
 800702a:	d002      	beq.n	8007032 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	687a      	ldr	r2, [r7, #4]
 8007030:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007032:	46c0      	nop			@ (mov r8, r8)
 8007034:	46bd      	mov	sp, r7
 8007036:	b004      	add	sp, #16
 8007038:	bd80      	pop	{r7, pc}
 800703a:	46c0      	nop			@ (mov r8, r8)
 800703c:	20002098 	.word	0x20002098
 8007040:	200020a0 	.word	0x200020a0

08007044 <memset>:
 8007044:	0003      	movs	r3, r0
 8007046:	1882      	adds	r2, r0, r2
 8007048:	4293      	cmp	r3, r2
 800704a:	d100      	bne.n	800704e <memset+0xa>
 800704c:	4770      	bx	lr
 800704e:	7019      	strb	r1, [r3, #0]
 8007050:	3301      	adds	r3, #1
 8007052:	e7f9      	b.n	8007048 <memset+0x4>

08007054 <_reclaim_reent>:
 8007054:	4b33      	ldr	r3, [pc, #204]	@ (8007124 <_reclaim_reent+0xd0>)
 8007056:	b570      	push	{r4, r5, r6, lr}
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	0004      	movs	r4, r0
 800705c:	4283      	cmp	r3, r0
 800705e:	d05f      	beq.n	8007120 <_reclaim_reent+0xcc>
 8007060:	69c3      	ldr	r3, [r0, #28]
 8007062:	2b00      	cmp	r3, #0
 8007064:	d027      	beq.n	80070b6 <_reclaim_reent+0x62>
 8007066:	68db      	ldr	r3, [r3, #12]
 8007068:	2b00      	cmp	r3, #0
 800706a:	d00d      	beq.n	8007088 <_reclaim_reent+0x34>
 800706c:	2500      	movs	r5, #0
 800706e:	69e3      	ldr	r3, [r4, #28]
 8007070:	68db      	ldr	r3, [r3, #12]
 8007072:	5959      	ldr	r1, [r3, r5]
 8007074:	2900      	cmp	r1, #0
 8007076:	d118      	bne.n	80070aa <_reclaim_reent+0x56>
 8007078:	3504      	adds	r5, #4
 800707a:	2d80      	cmp	r5, #128	@ 0x80
 800707c:	d1f7      	bne.n	800706e <_reclaim_reent+0x1a>
 800707e:	69e3      	ldr	r3, [r4, #28]
 8007080:	0020      	movs	r0, r4
 8007082:	68d9      	ldr	r1, [r3, #12]
 8007084:	f000 f880 	bl	8007188 <_free_r>
 8007088:	69e3      	ldr	r3, [r4, #28]
 800708a:	6819      	ldr	r1, [r3, #0]
 800708c:	2900      	cmp	r1, #0
 800708e:	d002      	beq.n	8007096 <_reclaim_reent+0x42>
 8007090:	0020      	movs	r0, r4
 8007092:	f000 f879 	bl	8007188 <_free_r>
 8007096:	69e3      	ldr	r3, [r4, #28]
 8007098:	689d      	ldr	r5, [r3, #8]
 800709a:	2d00      	cmp	r5, #0
 800709c:	d00b      	beq.n	80070b6 <_reclaim_reent+0x62>
 800709e:	0029      	movs	r1, r5
 80070a0:	0020      	movs	r0, r4
 80070a2:	682d      	ldr	r5, [r5, #0]
 80070a4:	f000 f870 	bl	8007188 <_free_r>
 80070a8:	e7f7      	b.n	800709a <_reclaim_reent+0x46>
 80070aa:	680e      	ldr	r6, [r1, #0]
 80070ac:	0020      	movs	r0, r4
 80070ae:	f000 f86b 	bl	8007188 <_free_r>
 80070b2:	0031      	movs	r1, r6
 80070b4:	e7de      	b.n	8007074 <_reclaim_reent+0x20>
 80070b6:	6961      	ldr	r1, [r4, #20]
 80070b8:	2900      	cmp	r1, #0
 80070ba:	d002      	beq.n	80070c2 <_reclaim_reent+0x6e>
 80070bc:	0020      	movs	r0, r4
 80070be:	f000 f863 	bl	8007188 <_free_r>
 80070c2:	69e1      	ldr	r1, [r4, #28]
 80070c4:	2900      	cmp	r1, #0
 80070c6:	d002      	beq.n	80070ce <_reclaim_reent+0x7a>
 80070c8:	0020      	movs	r0, r4
 80070ca:	f000 f85d 	bl	8007188 <_free_r>
 80070ce:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80070d0:	2900      	cmp	r1, #0
 80070d2:	d002      	beq.n	80070da <_reclaim_reent+0x86>
 80070d4:	0020      	movs	r0, r4
 80070d6:	f000 f857 	bl	8007188 <_free_r>
 80070da:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80070dc:	2900      	cmp	r1, #0
 80070de:	d002      	beq.n	80070e6 <_reclaim_reent+0x92>
 80070e0:	0020      	movs	r0, r4
 80070e2:	f000 f851 	bl	8007188 <_free_r>
 80070e6:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80070e8:	2900      	cmp	r1, #0
 80070ea:	d002      	beq.n	80070f2 <_reclaim_reent+0x9e>
 80070ec:	0020      	movs	r0, r4
 80070ee:	f000 f84b 	bl	8007188 <_free_r>
 80070f2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80070f4:	2900      	cmp	r1, #0
 80070f6:	d002      	beq.n	80070fe <_reclaim_reent+0xaa>
 80070f8:	0020      	movs	r0, r4
 80070fa:	f000 f845 	bl	8007188 <_free_r>
 80070fe:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8007100:	2900      	cmp	r1, #0
 8007102:	d002      	beq.n	800710a <_reclaim_reent+0xb6>
 8007104:	0020      	movs	r0, r4
 8007106:	f000 f83f 	bl	8007188 <_free_r>
 800710a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800710c:	2900      	cmp	r1, #0
 800710e:	d002      	beq.n	8007116 <_reclaim_reent+0xc2>
 8007110:	0020      	movs	r0, r4
 8007112:	f000 f839 	bl	8007188 <_free_r>
 8007116:	6a23      	ldr	r3, [r4, #32]
 8007118:	2b00      	cmp	r3, #0
 800711a:	d001      	beq.n	8007120 <_reclaim_reent+0xcc>
 800711c:	0020      	movs	r0, r4
 800711e:	4798      	blx	r3
 8007120:	bd70      	pop	{r4, r5, r6, pc}
 8007122:	46c0      	nop			@ (mov r8, r8)
 8007124:	20000010 	.word	0x20000010

08007128 <__libc_init_array>:
 8007128:	b570      	push	{r4, r5, r6, lr}
 800712a:	2600      	movs	r6, #0
 800712c:	4c0c      	ldr	r4, [pc, #48]	@ (8007160 <__libc_init_array+0x38>)
 800712e:	4d0d      	ldr	r5, [pc, #52]	@ (8007164 <__libc_init_array+0x3c>)
 8007130:	1b64      	subs	r4, r4, r5
 8007132:	10a4      	asrs	r4, r4, #2
 8007134:	42a6      	cmp	r6, r4
 8007136:	d109      	bne.n	800714c <__libc_init_array+0x24>
 8007138:	2600      	movs	r6, #0
 800713a:	f000 f87f 	bl	800723c <_init>
 800713e:	4c0a      	ldr	r4, [pc, #40]	@ (8007168 <__libc_init_array+0x40>)
 8007140:	4d0a      	ldr	r5, [pc, #40]	@ (800716c <__libc_init_array+0x44>)
 8007142:	1b64      	subs	r4, r4, r5
 8007144:	10a4      	asrs	r4, r4, #2
 8007146:	42a6      	cmp	r6, r4
 8007148:	d105      	bne.n	8007156 <__libc_init_array+0x2e>
 800714a:	bd70      	pop	{r4, r5, r6, pc}
 800714c:	00b3      	lsls	r3, r6, #2
 800714e:	58eb      	ldr	r3, [r5, r3]
 8007150:	4798      	blx	r3
 8007152:	3601      	adds	r6, #1
 8007154:	e7ee      	b.n	8007134 <__libc_init_array+0xc>
 8007156:	00b3      	lsls	r3, r6, #2
 8007158:	58eb      	ldr	r3, [r5, r3]
 800715a:	4798      	blx	r3
 800715c:	3601      	adds	r6, #1
 800715e:	e7f2      	b.n	8007146 <__libc_init_array+0x1e>
 8007160:	08007394 	.word	0x08007394
 8007164:	08007394 	.word	0x08007394
 8007168:	08007398 	.word	0x08007398
 800716c:	08007394 	.word	0x08007394

08007170 <__retarget_lock_acquire_recursive>:
 8007170:	4770      	bx	lr

08007172 <__retarget_lock_release_recursive>:
 8007172:	4770      	bx	lr

08007174 <memcpy>:
 8007174:	2300      	movs	r3, #0
 8007176:	b510      	push	{r4, lr}
 8007178:	429a      	cmp	r2, r3
 800717a:	d100      	bne.n	800717e <memcpy+0xa>
 800717c:	bd10      	pop	{r4, pc}
 800717e:	5ccc      	ldrb	r4, [r1, r3]
 8007180:	54c4      	strb	r4, [r0, r3]
 8007182:	3301      	adds	r3, #1
 8007184:	e7f8      	b.n	8007178 <memcpy+0x4>
	...

08007188 <_free_r>:
 8007188:	b570      	push	{r4, r5, r6, lr}
 800718a:	0005      	movs	r5, r0
 800718c:	1e0c      	subs	r4, r1, #0
 800718e:	d010      	beq.n	80071b2 <_free_r+0x2a>
 8007190:	3c04      	subs	r4, #4
 8007192:	6823      	ldr	r3, [r4, #0]
 8007194:	2b00      	cmp	r3, #0
 8007196:	da00      	bge.n	800719a <_free_r+0x12>
 8007198:	18e4      	adds	r4, r4, r3
 800719a:	0028      	movs	r0, r5
 800719c:	f000 f83e 	bl	800721c <__malloc_lock>
 80071a0:	4a1d      	ldr	r2, [pc, #116]	@ (8007218 <_free_r+0x90>)
 80071a2:	6813      	ldr	r3, [r2, #0]
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d105      	bne.n	80071b4 <_free_r+0x2c>
 80071a8:	6063      	str	r3, [r4, #4]
 80071aa:	6014      	str	r4, [r2, #0]
 80071ac:	0028      	movs	r0, r5
 80071ae:	f000 f83d 	bl	800722c <__malloc_unlock>
 80071b2:	bd70      	pop	{r4, r5, r6, pc}
 80071b4:	42a3      	cmp	r3, r4
 80071b6:	d908      	bls.n	80071ca <_free_r+0x42>
 80071b8:	6820      	ldr	r0, [r4, #0]
 80071ba:	1821      	adds	r1, r4, r0
 80071bc:	428b      	cmp	r3, r1
 80071be:	d1f3      	bne.n	80071a8 <_free_r+0x20>
 80071c0:	6819      	ldr	r1, [r3, #0]
 80071c2:	685b      	ldr	r3, [r3, #4]
 80071c4:	1809      	adds	r1, r1, r0
 80071c6:	6021      	str	r1, [r4, #0]
 80071c8:	e7ee      	b.n	80071a8 <_free_r+0x20>
 80071ca:	001a      	movs	r2, r3
 80071cc:	685b      	ldr	r3, [r3, #4]
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d001      	beq.n	80071d6 <_free_r+0x4e>
 80071d2:	42a3      	cmp	r3, r4
 80071d4:	d9f9      	bls.n	80071ca <_free_r+0x42>
 80071d6:	6811      	ldr	r1, [r2, #0]
 80071d8:	1850      	adds	r0, r2, r1
 80071da:	42a0      	cmp	r0, r4
 80071dc:	d10b      	bne.n	80071f6 <_free_r+0x6e>
 80071de:	6820      	ldr	r0, [r4, #0]
 80071e0:	1809      	adds	r1, r1, r0
 80071e2:	1850      	adds	r0, r2, r1
 80071e4:	6011      	str	r1, [r2, #0]
 80071e6:	4283      	cmp	r3, r0
 80071e8:	d1e0      	bne.n	80071ac <_free_r+0x24>
 80071ea:	6818      	ldr	r0, [r3, #0]
 80071ec:	685b      	ldr	r3, [r3, #4]
 80071ee:	1841      	adds	r1, r0, r1
 80071f0:	6011      	str	r1, [r2, #0]
 80071f2:	6053      	str	r3, [r2, #4]
 80071f4:	e7da      	b.n	80071ac <_free_r+0x24>
 80071f6:	42a0      	cmp	r0, r4
 80071f8:	d902      	bls.n	8007200 <_free_r+0x78>
 80071fa:	230c      	movs	r3, #12
 80071fc:	602b      	str	r3, [r5, #0]
 80071fe:	e7d5      	b.n	80071ac <_free_r+0x24>
 8007200:	6820      	ldr	r0, [r4, #0]
 8007202:	1821      	adds	r1, r4, r0
 8007204:	428b      	cmp	r3, r1
 8007206:	d103      	bne.n	8007210 <_free_r+0x88>
 8007208:	6819      	ldr	r1, [r3, #0]
 800720a:	685b      	ldr	r3, [r3, #4]
 800720c:	1809      	adds	r1, r1, r0
 800720e:	6021      	str	r1, [r4, #0]
 8007210:	6063      	str	r3, [r4, #4]
 8007212:	6054      	str	r4, [r2, #4]
 8007214:	e7ca      	b.n	80071ac <_free_r+0x24>
 8007216:	46c0      	nop			@ (mov r8, r8)
 8007218:	200021ec 	.word	0x200021ec

0800721c <__malloc_lock>:
 800721c:	b510      	push	{r4, lr}
 800721e:	4802      	ldr	r0, [pc, #8]	@ (8007228 <__malloc_lock+0xc>)
 8007220:	f7ff ffa6 	bl	8007170 <__retarget_lock_acquire_recursive>
 8007224:	bd10      	pop	{r4, pc}
 8007226:	46c0      	nop			@ (mov r8, r8)
 8007228:	200021e8 	.word	0x200021e8

0800722c <__malloc_unlock>:
 800722c:	b510      	push	{r4, lr}
 800722e:	4802      	ldr	r0, [pc, #8]	@ (8007238 <__malloc_unlock+0xc>)
 8007230:	f7ff ff9f 	bl	8007172 <__retarget_lock_release_recursive>
 8007234:	bd10      	pop	{r4, pc}
 8007236:	46c0      	nop			@ (mov r8, r8)
 8007238:	200021e8 	.word	0x200021e8

0800723c <_init>:
 800723c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800723e:	46c0      	nop			@ (mov r8, r8)
 8007240:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007242:	bc08      	pop	{r3}
 8007244:	469e      	mov	lr, r3
 8007246:	4770      	bx	lr

08007248 <_fini>:
 8007248:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800724a:	46c0      	nop			@ (mov r8, r8)
 800724c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800724e:	bc08      	pop	{r3}
 8007250:	469e      	mov	lr, r3
 8007252:	4770      	bx	lr
