<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Signal Analyzer: D:/CUBoulder/MESA/ECEN5803-Project-2-SpectrumAnalyzer/Module_4/Keil/spectrum_analyzer_m4/mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_ll_bus.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Signal Analyzer
   </div>
   <div id="projectbrief">STM32 based Singal Analyzer</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_b2662bcbaea5cc917d33d3e564bb749a.html">spectrum_analyzer_m4</a></li><li class="navelem"><a class="el" href="dir_997470131ef3eb9fb3842a3927449d16.html">mbed</a></li><li class="navelem"><a class="el" href="dir_a7e1c050fcd4cb6ff71ea899316514cc.html">TARGET_NUCLEO_F401RE</a></li><li class="navelem"><a class="el" href="dir_c45c137258b8d5e5cf57648b3bab2ecb.html">TOOLCHAIN_ARM_STD</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">stm32f4xx_ll_bus.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Header file of BUS LL module.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="stm32f4xx_8h_source.html">stm32f4xx.h</a>&quot;</code><br />
</div>
<p><a href="stm32f4xx__ll__bus_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gabf389f45066086ee2f461f66fa8c427b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LL_AHB1_GRP1_PERIPH_ALL</b>&#160;&#160;&#160;0xFFFFFFFFU</td></tr>
<tr class="separator:gabf389f45066086ee2f461f66fa8c427b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f04ca626f52409f1c808c38124e0af2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LL_AHB1_GRP1_PERIPH_GPIOA</b>&#160;&#160;&#160;RCC_AHB1ENR_GPIOAEN</td></tr>
<tr class="separator:ga5f04ca626f52409f1c808c38124e0af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a2b7d017b9eef2af1fee2c52975d5a9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LL_AHB1_GRP1_PERIPH_GPIOB</b>&#160;&#160;&#160;RCC_AHB1ENR_GPIOBEN</td></tr>
<tr class="separator:ga8a2b7d017b9eef2af1fee2c52975d5a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8929d0eb623dd58ce1808aa1e0ff85ca"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LL_AHB1_GRP1_PERIPH_GPIOC</b>&#160;&#160;&#160;RCC_AHB1ENR_GPIOCEN</td></tr>
<tr class="separator:ga8929d0eb623dd58ce1808aa1e0ff85ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a4f86f55509b57e903f4ecbd738c243"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LL_AHB1_GRP1_PERIPH_GPIOD</b>&#160;&#160;&#160;RCC_AHB1ENR_GPIODEN</td></tr>
<tr class="separator:ga3a4f86f55509b57e903f4ecbd738c243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa146f84d473322bac4782c07275de3c6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LL_AHB1_GRP1_PERIPH_GPIOE</b>&#160;&#160;&#160;RCC_AHB1ENR_GPIOEEN</td></tr>
<tr class="separator:gaa146f84d473322bac4782c07275de3c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga280c64b51f8b9a9dc71ac36959653cb0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LL_AHB1_GRP1_PERIPH_GPIOH</b>&#160;&#160;&#160;RCC_AHB1ENR_GPIOHEN</td></tr>
<tr class="separator:ga280c64b51f8b9a9dc71ac36959653cb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e9dd9b2afa19d1b8aff1f4dc9a94cb2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LL_AHB1_GRP1_PERIPH_CRC</b>&#160;&#160;&#160;RCC_AHB1ENR_CRCEN</td></tr>
<tr class="separator:ga5e9dd9b2afa19d1b8aff1f4dc9a94cb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd7f25c2b5fdebb3c3d342d61e1b19a8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LL_AHB1_GRP1_PERIPH_DMA1</b>&#160;&#160;&#160;RCC_AHB1ENR_DMA1EN</td></tr>
<tr class="separator:gabd7f25c2b5fdebb3c3d342d61e1b19a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fe79edc90a7ac940daca308da179547"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LL_AHB1_GRP1_PERIPH_DMA2</b>&#160;&#160;&#160;RCC_AHB1ENR_DMA2EN</td></tr>
<tr class="separator:ga6fe79edc90a7ac940daca308da179547"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd6aa97ad7f31b9bdbbd5a77c3543600"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LL_AHB1_GRP1_PERIPH_FLITF</b>&#160;&#160;&#160;RCC_AHB1LPENR_FLITFLPEN</td></tr>
<tr class="separator:gacd6aa97ad7f31b9bdbbd5a77c3543600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53aa30fc01b0490120ae82a8ee55f4fb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LL_AHB1_GRP1_PERIPH_SRAM1</b>&#160;&#160;&#160;RCC_AHB1LPENR_SRAM1LPEN</td></tr>
<tr class="separator:ga53aa30fc01b0490120ae82a8ee55f4fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga663404b1f00d8101ac6b7e981322ee45"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LL_AHB2_GRP1_PERIPH_ALL</b>&#160;&#160;&#160;0xFFFFFFFFU</td></tr>
<tr class="separator:ga663404b1f00d8101ac6b7e981322ee45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ff645f086c33432034f3218f9a01dd3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LL_AHB2_GRP1_PERIPH_OTGFS</b>&#160;&#160;&#160;RCC_AHB2ENR_OTGFSEN</td></tr>
<tr class="separator:ga4ff645f086c33432034f3218f9a01dd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a2494c3f7d46851e2af4841c7b25196"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LL_APB1_GRP1_PERIPH_ALL</b>&#160;&#160;&#160;0xFFFFFFFFU</td></tr>
<tr class="separator:ga6a2494c3f7d46851e2af4841c7b25196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga335382cf2534cd041f1cdf2b7fad101a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LL_APB1_GRP1_PERIPH_TIM2</b>&#160;&#160;&#160;RCC_APB1ENR_TIM2EN</td></tr>
<tr class="separator:ga335382cf2534cd041f1cdf2b7fad101a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5958a157a5ea0f7a620a27c7e7100ad1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LL_APB1_GRP1_PERIPH_TIM3</b>&#160;&#160;&#160;RCC_APB1ENR_TIM3EN</td></tr>
<tr class="separator:ga5958a157a5ea0f7a620a27c7e7100ad1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga273ebd0e43e9f5007de13ac73c59e4c3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LL_APB1_GRP1_PERIPH_TIM4</b>&#160;&#160;&#160;RCC_APB1ENR_TIM4EN</td></tr>
<tr class="separator:ga273ebd0e43e9f5007de13ac73c59e4c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0206f60ee85429b4803383344ee3bf2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LL_APB1_GRP1_PERIPH_TIM5</b>&#160;&#160;&#160;RCC_APB1ENR_TIM5EN</td></tr>
<tr class="separator:gae0206f60ee85429b4803383344ee3bf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1cce8efa23366319f2db3a5aa01457e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LL_APB1_GRP1_PERIPH_WWDG</b>&#160;&#160;&#160;RCC_APB1ENR_WWDGEN</td></tr>
<tr class="separator:gae1cce8efa23366319f2db3a5aa01457e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8f22517608c4f76236b4e863ebce1fe"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LL_APB1_GRP1_PERIPH_SPI2</b>&#160;&#160;&#160;RCC_APB1ENR_SPI2EN</td></tr>
<tr class="separator:gae8f22517608c4f76236b4e863ebce1fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1424f56bdbbbc86cc04f1b187e443751"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LL_APB1_GRP1_PERIPH_SPI3</b>&#160;&#160;&#160;RCC_APB1ENR_SPI3EN</td></tr>
<tr class="separator:ga1424f56bdbbbc86cc04f1b187e443751"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga849f8e2dd4570731f2cecf6a056543a8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LL_APB1_GRP1_PERIPH_USART2</b>&#160;&#160;&#160;RCC_APB1ENR_USART2EN</td></tr>
<tr class="separator:ga849f8e2dd4570731f2cecf6a056543a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e2efaba5d3243346b42c94e65c11de3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LL_APB1_GRP1_PERIPH_I2C1</b>&#160;&#160;&#160;RCC_APB1ENR_I2C1EN</td></tr>
<tr class="separator:ga8e2efaba5d3243346b42c94e65c11de3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8092848208e3230bc77eb26831b5640a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LL_APB1_GRP1_PERIPH_I2C2</b>&#160;&#160;&#160;RCC_APB1ENR_I2C2EN</td></tr>
<tr class="separator:ga8092848208e3230bc77eb26831b5640a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49f216990ee92abc1614ec380fedf3eb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LL_APB1_GRP1_PERIPH_I2C3</b>&#160;&#160;&#160;RCC_APB1ENR_I2C3EN</td></tr>
<tr class="separator:ga49f216990ee92abc1614ec380fedf3eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac87bb464909175247b02e309fcb513c4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LL_APB1_GRP1_PERIPH_PWR</b>&#160;&#160;&#160;RCC_APB1ENR_PWREN</td></tr>
<tr class="separator:gac87bb464909175247b02e309fcb513c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62b89433b1416f8484e7c49a5dcf57e4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LL_APB2_GRP1_PERIPH_ALL</b>&#160;&#160;&#160;0xFFFFFFFFU</td></tr>
<tr class="separator:ga62b89433b1416f8484e7c49a5dcf57e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19fd0160cc7127f6958def1c0a5e8ec7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LL_APB2_GRP1_PERIPH_TIM1</b>&#160;&#160;&#160;RCC_APB2ENR_TIM1EN</td></tr>
<tr class="separator:ga19fd0160cc7127f6958def1c0a5e8ec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a880da8eb6ef25613a7e5b97a82b5dc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LL_APB2_GRP1_PERIPH_USART1</b>&#160;&#160;&#160;RCC_APB2ENR_USART1EN</td></tr>
<tr class="separator:ga6a880da8eb6ef25613a7e5b97a82b5dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad664716a28779d0f0cf1cceed0f57ce8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LL_APB2_GRP1_PERIPH_USART6</b>&#160;&#160;&#160;RCC_APB2ENR_USART6EN</td></tr>
<tr class="separator:gad664716a28779d0f0cf1cceed0f57ce8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95a083b31baf3b4bd9abed94fa42d35f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LL_APB2_GRP1_PERIPH_ADC1</b>&#160;&#160;&#160;RCC_APB2ENR_ADC1EN</td></tr>
<tr class="separator:ga95a083b31baf3b4bd9abed94fa42d35f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc2bfdfc2fda5af47e3bf688c7a4f798"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LL_APB2_GRP1_PERIPH_SDIO</b>&#160;&#160;&#160;RCC_APB2ENR_SDIOEN</td></tr>
<tr class="separator:gafc2bfdfc2fda5af47e3bf688c7a4f798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66f1e5f039f03cb1a4004f8a302c5d07"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LL_APB2_GRP1_PERIPH_SPI1</b>&#160;&#160;&#160;RCC_APB2ENR_SPI1EN</td></tr>
<tr class="separator:ga66f1e5f039f03cb1a4004f8a302c5d07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace9230b48ad2dd0d31b750ada622360d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LL_APB2_GRP1_PERIPH_SPI4</b>&#160;&#160;&#160;RCC_APB2ENR_SPI4EN</td></tr>
<tr class="separator:gace9230b48ad2dd0d31b750ada622360d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71242a49dce4dbfc799eab88f49cfb2b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LL_APB2_GRP1_PERIPH_SYSCFG</b>&#160;&#160;&#160;RCC_APB2ENR_SYSCFGEN</td></tr>
<tr class="separator:ga71242a49dce4dbfc799eab88f49cfb2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31337f8ce77ad60e1f93eabd6eb53f0c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LL_APB2_GRP1_PERIPH_TIM9</b>&#160;&#160;&#160;RCC_APB2ENR_TIM9EN</td></tr>
<tr class="separator:ga31337f8ce77ad60e1f93eabd6eb53f0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cf12641a986833e1438458ce640fdf3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LL_APB2_GRP1_PERIPH_TIM10</b>&#160;&#160;&#160;RCC_APB2ENR_TIM10EN</td></tr>
<tr class="separator:ga9cf12641a986833e1438458ce640fdf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0393ec6d974d6003b8deb0a3d4ab80ee"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LL_APB2_GRP1_PERIPH_TIM11</b>&#160;&#160;&#160;RCC_APB2ENR_TIM11EN</td></tr>
<tr class="separator:ga0393ec6d974d6003b8deb0a3d4ab80ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7c96bc82af5ebf4e77cb92eef076dcd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LL_APB2_GRP1_PERIPH_ADC</b>&#160;&#160;&#160;RCC_APB2RSTR_ADCRST</td></tr>
<tr class="separator:gac7c96bc82af5ebf4e77cb92eef076dcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gaadc7ef59e841476a39fb254f389da4cc"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_u_s___l_l___e_f___a_h_b1.html#gaadc7ef59e841476a39fb254f389da4cc">LL_AHB1_GRP1_EnableClock</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:gaadc7ef59e841476a39fb254f389da4cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable AHB1 peripherals clock. @rmtoll AHB1ENR GPIOAEN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR GPIOBEN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR GPIOCEN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR GPIODEN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR GPIOEEN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR GPIOFEN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR GPIOGEN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR GPIOHEN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR GPIOIEN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR GPIOJEN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR GPIOKEN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR CRCEN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR BKPSRAMEN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR CCMDATARAMEN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR DMA1EN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR DMA2EN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR RNGEN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR DMA2DEN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR ETHMACEN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR ETHMACTXEN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR ETHMACRXEN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR ETHMACPTPEN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR OTGHSEN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR OTGHSULPIEN LL_AHB1_GRP1_EnableClock.  <a href="group___b_u_s___l_l___e_f___a_h_b1.html#gaadc7ef59e841476a39fb254f389da4cc">More...</a><br /></td></tr>
<tr class="separator:gaadc7ef59e841476a39fb254f389da4cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabadf4289e09ed3649859b83536a67283"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_u_s___l_l___e_f___a_h_b1.html#gabadf4289e09ed3649859b83536a67283">LL_AHB1_GRP1_IsEnabledClock</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:gabadf4289e09ed3649859b83536a67283"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if AHB1 peripheral clock is enabled or not @rmtoll AHB1ENR GPIOAEN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR GPIOBEN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR GPIOCEN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR GPIODEN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR GPIOEEN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR GPIOFEN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR GPIOGEN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR GPIOHEN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR GPIOIEN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR GPIOJEN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR GPIOKEN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR CRCEN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR BKPSRAMEN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR CCMDATARAMEN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR DMA1EN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR DMA2EN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR RNGEN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR DMA2DEN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR ETHMACEN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR ETHMACTXEN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR ETHMACRXEN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR ETHMACPTPEN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR OTGHSEN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR OTGHSULPIEN LL_AHB1_GRP1_IsEnabledClock.  <a href="group___b_u_s___l_l___e_f___a_h_b1.html#gabadf4289e09ed3649859b83536a67283">More...</a><br /></td></tr>
<tr class="separator:gabadf4289e09ed3649859b83536a67283"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07db30626fe04d7cb541dc2a221c95cf"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_u_s___l_l___e_f___a_h_b1.html#ga07db30626fe04d7cb541dc2a221c95cf">LL_AHB1_GRP1_DisableClock</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga07db30626fe04d7cb541dc2a221c95cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable AHB1 peripherals clock. @rmtoll AHB1ENR GPIOAEN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR GPIOBEN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR GPIOCEN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR GPIODEN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR GPIOEEN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR GPIOFEN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR GPIOGEN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR GPIOHEN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR GPIOIEN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR GPIOJEN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR GPIOKEN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR CRCEN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR BKPSRAMEN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR CCMDATARAMEN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR DMA1EN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR DMA2EN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR RNGEN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR DMA2DEN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR ETHMACEN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR ETHMACTXEN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR ETHMACRXEN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR ETHMACPTPEN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR OTGHSEN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR OTGHSULPIEN LL_AHB1_GRP1_DisableClock.  <a href="group___b_u_s___l_l___e_f___a_h_b1.html#ga07db30626fe04d7cb541dc2a221c95cf">More...</a><br /></td></tr>
<tr class="separator:ga07db30626fe04d7cb541dc2a221c95cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3508b69484a00beeb3aa33ad1ab2075"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_u_s___l_l___e_f___a_h_b1.html#gab3508b69484a00beeb3aa33ad1ab2075">LL_AHB1_GRP1_ForceReset</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:gab3508b69484a00beeb3aa33ad1ab2075"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force AHB1 peripherals reset. @rmtoll AHB1RSTR GPIOARST LL_AHB1_GRP1_ForceReset<br  />
 AHB1RSTR GPIOBRST LL_AHB1_GRP1_ForceReset<br  />
 AHB1RSTR GPIOCRST LL_AHB1_GRP1_ForceReset<br  />
 AHB1RSTR GPIODRST LL_AHB1_GRP1_ForceReset<br  />
 AHB1RSTR GPIOERST LL_AHB1_GRP1_ForceReset<br  />
 AHB1RSTR GPIOFRST LL_AHB1_GRP1_ForceReset<br  />
 AHB1RSTR GPIOGRST LL_AHB1_GRP1_ForceReset<br  />
 AHB1RSTR GPIOHRST LL_AHB1_GRP1_ForceReset<br  />
 AHB1RSTR GPIOIRST LL_AHB1_GRP1_ForceReset<br  />
 AHB1RSTR GPIOJRST LL_AHB1_GRP1_ForceReset<br  />
 AHB1RSTR GPIOKRST LL_AHB1_GRP1_ForceReset<br  />
 AHB1RSTR CRCRST LL_AHB1_GRP1_ForceReset<br  />
 AHB1RSTR DMA1RST LL_AHB1_GRP1_ForceReset<br  />
 AHB1RSTR DMA2RST LL_AHB1_GRP1_ForceReset<br  />
 AHB1RSTR RNGRST LL_AHB1_GRP1_ForceReset<br  />
 AHB1RSTR DMA2DRST LL_AHB1_GRP1_ForceReset<br  />
 AHB1RSTR ETHMACRST LL_AHB1_GRP1_ForceReset<br  />
 AHB1RSTR OTGHSRST LL_AHB1_GRP1_ForceReset.  <a href="group___b_u_s___l_l___e_f___a_h_b1.html#gab3508b69484a00beeb3aa33ad1ab2075">More...</a><br /></td></tr>
<tr class="separator:gab3508b69484a00beeb3aa33ad1ab2075"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga704fd2020d55701ddfcc7913434f4282"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_u_s___l_l___e_f___a_h_b1.html#ga704fd2020d55701ddfcc7913434f4282">LL_AHB1_GRP1_ReleaseReset</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga704fd2020d55701ddfcc7913434f4282"><td class="mdescLeft">&#160;</td><td class="mdescRight">Release AHB1 peripherals reset. @rmtoll AHB1RSTR GPIOARST LL_AHB1_GRP1_ReleaseReset<br  />
 AHB1RSTR GPIOBRST LL_AHB1_GRP1_ReleaseReset<br  />
 AHB1RSTR GPIOCRST LL_AHB1_GRP1_ReleaseReset<br  />
 AHB1RSTR GPIODRST LL_AHB1_GRP1_ReleaseReset<br  />
 AHB1RSTR GPIOERST LL_AHB1_GRP1_ReleaseReset<br  />
 AHB1RSTR GPIOFRST LL_AHB1_GRP1_ReleaseReset<br  />
 AHB1RSTR GPIOGRST LL_AHB1_GRP1_ReleaseReset<br  />
 AHB1RSTR GPIOHRST LL_AHB1_GRP1_ReleaseReset<br  />
 AHB1RSTR GPIOIRST LL_AHB1_GRP1_ReleaseReset<br  />
 AHB1RSTR GPIOJRST LL_AHB1_GRP1_ReleaseReset<br  />
 AHB1RSTR GPIOKRST LL_AHB1_GRP1_ReleaseReset<br  />
 AHB1RSTR CRCRST LL_AHB1_GRP1_ReleaseReset<br  />
 AHB1RSTR DMA1RST LL_AHB1_GRP1_ReleaseReset<br  />
 AHB1RSTR DMA2RST LL_AHB1_GRP1_ReleaseReset<br  />
 AHB1RSTR RNGRST LL_AHB1_GRP1_ReleaseReset<br  />
 AHB1RSTR DMA2DRST LL_AHB1_GRP1_ReleaseReset<br  />
 AHB1RSTR ETHMACRST LL_AHB1_GRP1_ReleaseReset<br  />
 AHB1RSTR OTGHSRST LL_AHB1_GRP1_ReleaseReset.  <a href="group___b_u_s___l_l___e_f___a_h_b1.html#ga704fd2020d55701ddfcc7913434f4282">More...</a><br /></td></tr>
<tr class="separator:ga704fd2020d55701ddfcc7913434f4282"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad44b8c0492f3a182cd22ee4db87be171"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_u_s___l_l___e_f___a_h_b1.html#gad44b8c0492f3a182cd22ee4db87be171">LL_AHB1_GRP1_EnableClockLowPower</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:gad44b8c0492f3a182cd22ee4db87be171"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable AHB1 peripheral clocks in low-power mode @rmtoll AHB1LPENR GPIOALPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR GPIOBLPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR GPIOCLPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR GPIODLPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR GPIOELPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR GPIOFLPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR GPIOGLPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR GPIOHLPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR GPIOILPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR GPIOJLPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR GPIOKLPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR CRCLPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR BKPSRAMLPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR FLITFLPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR SRAM1LPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR SRAM2LPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR SRAM3LPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR BKPSRAMLPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR DMA1LPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR DMA2LPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR DMA2DLPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR RNGLPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR ETHMACLPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR ETHMACTXLPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR ETHMACRXLPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR ETHMACPTPLPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR OTGHSLPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR OTGHSULPILPEN LL_AHB1_GRP1_EnableClockLowPower.  <a href="group___b_u_s___l_l___e_f___a_h_b1.html#gad44b8c0492f3a182cd22ee4db87be171">More...</a><br /></td></tr>
<tr class="separator:gad44b8c0492f3a182cd22ee4db87be171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab97b1b5574c7e98b55e3d3f2e29fc7fd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_u_s___l_l___e_f___a_h_b1.html#gab97b1b5574c7e98b55e3d3f2e29fc7fd">LL_AHB1_GRP1_DisableClockLowPower</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:gab97b1b5574c7e98b55e3d3f2e29fc7fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable AHB1 peripheral clocks in low-power mode @rmtoll AHB1LPENR GPIOALPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR GPIOBLPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR GPIOCLPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR GPIODLPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR GPIOELPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR GPIOFLPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR GPIOGLPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR GPIOHLPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR GPIOILPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR GPIOJLPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR GPIOKLPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR CRCLPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR BKPSRAMLPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR FLITFLPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR SRAM1LPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR SRAM2LPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR SRAM3LPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR BKPSRAMLPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR DMA1LPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR DMA2LPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR DMA2DLPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR RNGLPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR ETHMACLPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR ETHMACTXLPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR ETHMACRXLPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR ETHMACPTPLPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR OTGHSLPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR OTGHSULPILPEN LL_AHB1_GRP1_DisableClockLowPower.  <a href="group___b_u_s___l_l___e_f___a_h_b1.html#gab97b1b5574c7e98b55e3d3f2e29fc7fd">More...</a><br /></td></tr>
<tr class="separator:gab97b1b5574c7e98b55e3d3f2e29fc7fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2044b476eb48663852123694cbb48efc"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_u_s___l_l___e_f___a_h_b2.html#ga2044b476eb48663852123694cbb48efc">LL_AHB2_GRP1_EnableClock</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga2044b476eb48663852123694cbb48efc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable AHB2 peripherals clock. @rmtoll AHB2ENR DCMIEN LL_AHB2_GRP1_EnableClock<br  />
 AHB2ENR CRYPEN LL_AHB2_GRP1_EnableClock<br  />
 AHB2ENR AESEN LL_AHB2_GRP1_EnableClock<br  />
 AHB2ENR HASHEN LL_AHB2_GRP1_EnableClock<br  />
 AHB2ENR RNGEN LL_AHB2_GRP1_EnableClock<br  />
 AHB2ENR OTGFSEN LL_AHB2_GRP1_EnableClock.  <a href="group___b_u_s___l_l___e_f___a_h_b2.html#ga2044b476eb48663852123694cbb48efc">More...</a><br /></td></tr>
<tr class="separator:ga2044b476eb48663852123694cbb48efc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga495cf011f8b29ee23d1cf98d02ca7cab"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_u_s___l_l___e_f___a_h_b2.html#ga495cf011f8b29ee23d1cf98d02ca7cab">LL_AHB2_GRP1_IsEnabledClock</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga495cf011f8b29ee23d1cf98d02ca7cab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if AHB2 peripheral clock is enabled or not @rmtoll AHB2ENR DCMIEN LL_AHB2_GRP1_IsEnabledClock<br  />
 AHB2ENR CRYPEN LL_AHB2_GRP1_IsEnabledClock<br  />
 AHB2ENR AESEN LL_AHB2_GRP1_IsEnabledClock<br  />
 AHB2ENR HASHEN LL_AHB2_GRP1_IsEnabledClock<br  />
 AHB2ENR RNGEN LL_AHB2_GRP1_IsEnabledClock<br  />
 AHB2ENR OTGFSEN LL_AHB2_GRP1_IsEnabledClock.  <a href="group___b_u_s___l_l___e_f___a_h_b2.html#ga495cf011f8b29ee23d1cf98d02ca7cab">More...</a><br /></td></tr>
<tr class="separator:ga495cf011f8b29ee23d1cf98d02ca7cab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77df6309635afb22a367664ffaa34cee"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_u_s___l_l___e_f___a_h_b2.html#ga77df6309635afb22a367664ffaa34cee">LL_AHB2_GRP1_DisableClock</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga77df6309635afb22a367664ffaa34cee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable AHB2 peripherals clock. @rmtoll AHB2ENR DCMIEN LL_AHB2_GRP1_DisableClock<br  />
 AHB2ENR CRYPEN LL_AHB2_GRP1_DisableClock<br  />
 AHB2ENR AESEN LL_AHB2_GRP1_DisableClock<br  />
 AHB2ENR HASHEN LL_AHB2_GRP1_DisableClock<br  />
 AHB2ENR RNGEN LL_AHB2_GRP1_DisableClock<br  />
 AHB2ENR OTGFSEN LL_AHB2_GRP1_DisableClock.  <a href="group___b_u_s___l_l___e_f___a_h_b2.html#ga77df6309635afb22a367664ffaa34cee">More...</a><br /></td></tr>
<tr class="separator:ga77df6309635afb22a367664ffaa34cee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d79afd0237098cac06e0e216dbbd44a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_u_s___l_l___e_f___a_h_b2.html#ga8d79afd0237098cac06e0e216dbbd44a">LL_AHB2_GRP1_ForceReset</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga8d79afd0237098cac06e0e216dbbd44a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force AHB2 peripherals reset. @rmtoll AHB2RSTR DCMIRST LL_AHB2_GRP1_ForceReset<br  />
 AHB2RSTR CRYPRST LL_AHB2_GRP1_ForceReset<br  />
 AHB2RSTR AESRST LL_AHB2_GRP1_ForceReset<br  />
 AHB2RSTR HASHRST LL_AHB2_GRP1_ForceReset<br  />
 AHB2RSTR RNGRST LL_AHB2_GRP1_ForceReset<br  />
 AHB2RSTR OTGFSRST LL_AHB2_GRP1_ForceReset.  <a href="group___b_u_s___l_l___e_f___a_h_b2.html#ga8d79afd0237098cac06e0e216dbbd44a">More...</a><br /></td></tr>
<tr class="separator:ga8d79afd0237098cac06e0e216dbbd44a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93b7dd557d27f51b5e68835266b32661"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_u_s___l_l___e_f___a_h_b2.html#ga93b7dd557d27f51b5e68835266b32661">LL_AHB2_GRP1_ReleaseReset</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga93b7dd557d27f51b5e68835266b32661"><td class="mdescLeft">&#160;</td><td class="mdescRight">Release AHB2 peripherals reset. @rmtoll AHB2RSTR DCMIRST LL_AHB2_GRP1_ReleaseReset<br  />
 AHB2RSTR CRYPRST LL_AHB2_GRP1_ReleaseReset<br  />
 AHB2RSTR AESRST LL_AHB2_GRP1_ReleaseReset<br  />
 AHB2RSTR HASHRST LL_AHB2_GRP1_ReleaseReset<br  />
 AHB2RSTR RNGRST LL_AHB2_GRP1_ReleaseReset<br  />
 AHB2RSTR OTGFSRST LL_AHB2_GRP1_ReleaseReset.  <a href="group___b_u_s___l_l___e_f___a_h_b2.html#ga93b7dd557d27f51b5e68835266b32661">More...</a><br /></td></tr>
<tr class="separator:ga93b7dd557d27f51b5e68835266b32661"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4293e4a3ce42fcbb3ece6430b1a8cd81"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_u_s___l_l___e_f___a_h_b2.html#ga4293e4a3ce42fcbb3ece6430b1a8cd81">LL_AHB2_GRP1_EnableClockLowPower</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga4293e4a3ce42fcbb3ece6430b1a8cd81"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable AHB2 peripheral clocks in low-power mode @rmtoll AHB2LPENR DCMILPEN LL_AHB2_GRP1_EnableClockLowPower<br  />
 AHB2LPENR CRYPLPEN LL_AHB2_GRP1_EnableClockLowPower<br  />
 AHB2LPENR AESLPEN LL_AHB2_GRP1_EnableClockLowPower<br  />
 AHB2LPENR HASHLPEN LL_AHB2_GRP1_EnableClockLowPower<br  />
 AHB2LPENR RNGLPEN LL_AHB2_GRP1_EnableClockLowPower<br  />
 AHB2LPENR OTGFSLPEN LL_AHB2_GRP1_EnableClockLowPower.  <a href="group___b_u_s___l_l___e_f___a_h_b2.html#ga4293e4a3ce42fcbb3ece6430b1a8cd81">More...</a><br /></td></tr>
<tr class="separator:ga4293e4a3ce42fcbb3ece6430b1a8cd81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1000f05d3522c82a0d022713a9f0bb99"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_u_s___l_l___e_f___a_h_b2.html#ga1000f05d3522c82a0d022713a9f0bb99">LL_AHB2_GRP1_DisableClockLowPower</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga1000f05d3522c82a0d022713a9f0bb99"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable AHB2 peripheral clocks in low-power mode @rmtoll AHB2LPENR DCMILPEN LL_AHB2_GRP1_DisableClockLowPower<br  />
 AHB2LPENR CRYPLPEN LL_AHB2_GRP1_DisableClockLowPower<br  />
 AHB2LPENR AESLPEN LL_AHB2_GRP1_DisableClockLowPower<br  />
 AHB2LPENR HASHLPEN LL_AHB2_GRP1_DisableClockLowPower<br  />
 AHB2LPENR RNGLPEN LL_AHB2_GRP1_DisableClockLowPower<br  />
 AHB2LPENR OTGFSLPEN LL_AHB2_GRP1_DisableClockLowPower.  <a href="group___b_u_s___l_l___e_f___a_h_b2.html#ga1000f05d3522c82a0d022713a9f0bb99">More...</a><br /></td></tr>
<tr class="separator:ga1000f05d3522c82a0d022713a9f0bb99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabc406997b2370c34940a5e257b1205d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_u_s___l_l___e_f___a_p_b1.html#gaabc406997b2370c34940a5e257b1205d">LL_APB1_GRP1_EnableClock</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:gaabc406997b2370c34940a5e257b1205d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable APB1 peripherals clock. @rmtoll APB1ENR TIM2EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR TIM3EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR TIM4EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR TIM5EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR TIM6EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR TIM7EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR TIM12EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR TIM13EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR TIM14EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR LPTIM1EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR WWDGEN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR SPI2EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR SPI3EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR SPDIFRXEN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR USART2EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR USART3EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR UART4EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR UART5EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR I2C1EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR I2C2EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR I2C3EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR FMPI2C1EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR CAN1EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR CAN2EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR CAN3EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR CECEN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR PWREN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR DACEN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR UART7EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR UART8EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR RTCAPBEN LL_APB1_GRP1_EnableClock.  <a href="group___b_u_s___l_l___e_f___a_p_b1.html#gaabc406997b2370c34940a5e257b1205d">More...</a><br /></td></tr>
<tr class="separator:gaabc406997b2370c34940a5e257b1205d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga077cfecd38685d1f17adb8432bfb7bff"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_u_s___l_l___e_f___a_p_b1.html#ga077cfecd38685d1f17adb8432bfb7bff">LL_APB1_GRP1_IsEnabledClock</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga077cfecd38685d1f17adb8432bfb7bff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if APB1 peripheral clock is enabled or not @rmtoll APB1ENR TIM2EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR TIM3EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR TIM4EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR TIM5EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR TIM6EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR TIM7EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR TIM12EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR TIM13EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR TIM14EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR LPTIM1EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR WWDGEN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR SPI2EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR SPI3EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR SPDIFRXEN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR USART2EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR USART3EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR UART4EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR UART5EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR I2C1EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR I2C2EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR I2C3EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR FMPI2C1EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR CAN1EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR CAN2EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR CAN3EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR CECEN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR PWREN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR DACEN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR UART7EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR UART8EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR RTCAPBEN LL_APB1_GRP1_IsEnabledClock.  <a href="group___b_u_s___l_l___e_f___a_p_b1.html#ga077cfecd38685d1f17adb8432bfb7bff">More...</a><br /></td></tr>
<tr class="separator:ga077cfecd38685d1f17adb8432bfb7bff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e303864b406afd7db7bb50452368dca"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_u_s___l_l___e_f___a_p_b1.html#ga4e303864b406afd7db7bb50452368dca">LL_APB1_GRP1_DisableClock</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga4e303864b406afd7db7bb50452368dca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable APB1 peripherals clock. @rmtoll APB1ENR TIM2EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR TIM3EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR TIM4EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR TIM5EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR TIM6EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR TIM7EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR TIM12EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR TIM13EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR TIM14EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR LPTIM1EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR WWDGEN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR SPI2EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR SPI3EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR SPDIFRXEN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR USART2EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR USART3EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR UART4EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR UART5EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR I2C1EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR I2C2EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR I2C3EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR FMPI2C1EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR CAN1EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR CAN2EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR CAN3EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR CECEN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR PWREN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR DACEN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR UART7EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR UART8EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR RTCAPBEN LL_APB1_GRP1_DisableClock.  <a href="group___b_u_s___l_l___e_f___a_p_b1.html#ga4e303864b406afd7db7bb50452368dca">More...</a><br /></td></tr>
<tr class="separator:ga4e303864b406afd7db7bb50452368dca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45bf26f8c9e292710b66614c96a28096"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_u_s___l_l___e_f___a_p_b1.html#ga45bf26f8c9e292710b66614c96a28096">LL_APB1_GRP1_ForceReset</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga45bf26f8c9e292710b66614c96a28096"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force APB1 peripherals reset. @rmtoll APB1RSTR TIM2RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR TIM3RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR TIM4RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR TIM5RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR TIM6RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR TIM7RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR TIM12RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR TIM13RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR TIM14RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR LPTIM1RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR WWDGRST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR SPI2RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR SPI3RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR SPDIFRXRST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR USART2RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR USART3RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR UART4RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR UART5RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR I2C1RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR I2C2RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR I2C3RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR FMPI2C1RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR CAN1RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR CAN2RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR CAN3RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR CECRST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR PWRRST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR DACRST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR UART7RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR UART8RST LL_APB1_GRP1_ForceReset.  <a href="group___b_u_s___l_l___e_f___a_p_b1.html#ga45bf26f8c9e292710b66614c96a28096">More...</a><br /></td></tr>
<tr class="separator:ga45bf26f8c9e292710b66614c96a28096"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a4d59b573dcc16845ff1c6de5def5c2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_u_s___l_l___e_f___a_p_b1.html#ga8a4d59b573dcc16845ff1c6de5def5c2">LL_APB1_GRP1_ReleaseReset</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga8a4d59b573dcc16845ff1c6de5def5c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Release APB1 peripherals reset. @rmtoll APB1RSTR TIM2RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR TIM3RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR TIM4RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR TIM5RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR TIM6RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR TIM7RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR TIM12RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR TIM13RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR TIM14RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR LPTIM1RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR WWDGRST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR SPI2RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR SPI3RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR SPDIFRXRST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR USART2RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR USART3RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR UART4RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR UART5RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR I2C1RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR I2C2RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR I2C3RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR FMPI2C1RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR CAN1RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR CAN2RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR CAN3RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR CECRST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR PWRRST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR DACRST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR UART7RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR UART8RST LL_APB1_GRP1_ReleaseReset.  <a href="group___b_u_s___l_l___e_f___a_p_b1.html#ga8a4d59b573dcc16845ff1c6de5def5c2">More...</a><br /></td></tr>
<tr class="separator:ga8a4d59b573dcc16845ff1c6de5def5c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5c48ef02c48fcf3416bcb8a18263874"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_u_s___l_l___e_f___a_p_b1.html#gaa5c48ef02c48fcf3416bcb8a18263874">LL_APB1_GRP1_EnableClockLowPower</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:gaa5c48ef02c48fcf3416bcb8a18263874"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable APB1 peripheral clocks in low-power mode @rmtoll APB1LPENR TIM2LPEN LL_APB1_GRP1_EnableClockLowPower<br  />
 APB1LPENR TIM3LPEN LL_APB1_GRP1_EnableClockLowPower<br  />
 APB1LPENR TIM4LPEN LL_APB1_GRP1_EnableClockLowPower<br  />
 APB1LPENR TIM5LPEN LL_APB1_GRP1_EnableClockLowPower<br  />
 APB1LPENR TIM6LPEN LL_APB1_GRP1_EnableClockLowPower<br  />
 APB1LPENR TIM7LPEN LL_APB1_GRP1_EnableClockLowPower<br  />
 APB1LPENR TIM12LPEN LL_APB1_GRP1_EnableClockLowPower<br  />
 APB1LPENR TIM13LPEN LL_APB1_GRP1_EnableClockLowPower<br  />
 APB1LPENR TIM14LPEN LL_APB1_GRP1_EnableClockLowPower<br  />
 APB1LPENR LPTIM1LPEN LL_APB1_GRP1_EnableClockLowPower<br  />
 APB1LPENR WWDGLPEN LL_APB1_GRP1_EnableClockLowPower<br  />
 APB1LPENR SPI2LPEN LL_APB1_GRP1_EnableClockLowPower<br  />
 APB1LPENR SPI3LPEN LL_APB1_GRP1_EnableClockLowPower<br  />
 APB1LPENR SPDIFRXLPEN LL_APB1_GRP1_EnableClockLowPower<br  />
 APB1LPENR USART2LPEN LL_APB1_GRP1_EnableClockLowPower<br  />
 APB1LPENR USART3LPEN LL_APB1_GRP1_EnableClockLowPower<br  />
 APB1LPENR UART4LPEN LL_APB1_GRP1_EnableClockLowPower<br  />
 APB1LPENR UART5LPEN LL_APB1_GRP1_EnableClockLowPower<br  />
 APB1LPENR I2C1LPEN LL_APB1_GRP1_EnableClockLowPower<br  />
 APB1LPENR I2C2LPEN LL_APB1_GRP1_EnableClockLowPower<br  />
 APB1LPENR I2C3LPEN LL_APB1_GRP1_EnableClockLowPower<br  />
 APB1LPENR FMPI2C1LPEN LL_APB1_GRP1_EnableClockLowPower<br  />
 APB1LPENR CAN1LPEN LL_APB1_GRP1_EnableClockLowPower<br  />
 APB1LPENR CAN2LPEN LL_APB1_GRP1_EnableClockLowPower<br  />
 APB1LPENR CAN3LPEN LL_APB1_GRP1_EnableClockLowPower<br  />
 APB1LPENR CECLPEN LL_APB1_GRP1_EnableClockLowPower<br  />
 APB1LPENR PWRLPEN LL_APB1_GRP1_EnableClockLowPower<br  />
 APB1LPENR DACLPEN LL_APB1_GRP1_EnableClockLowPower<br  />
 APB1LPENR UART7LPEN LL_APB1_GRP1_EnableClockLowPower<br  />
 APB1LPENR UART8LPEN LL_APB1_GRP1_EnableClockLowPower<br  />
 APB1LPENR RTCAPBLPEN LL_APB1_GRP1_EnableClockLowPower.  <a href="group___b_u_s___l_l___e_f___a_p_b1.html#gaa5c48ef02c48fcf3416bcb8a18263874">More...</a><br /></td></tr>
<tr class="separator:gaa5c48ef02c48fcf3416bcb8a18263874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga314a92859c53fb4666a9b243c12538c1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_u_s___l_l___e_f___a_p_b1.html#ga314a92859c53fb4666a9b243c12538c1">LL_APB1_GRP1_DisableClockLowPower</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga314a92859c53fb4666a9b243c12538c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable APB1 peripheral clocks in low-power mode @rmtoll APB1LPENR TIM2LPEN LL_APB1_GRP1_DisableClockLowPower<br  />
 APB1LPENR TIM3LPEN LL_APB1_GRP1_DisableClockLowPower<br  />
 APB1LPENR TIM4LPEN LL_APB1_GRP1_DisableClockLowPower<br  />
 APB1LPENR TIM5LPEN LL_APB1_GRP1_DisableClockLowPower<br  />
 APB1LPENR TIM6LPEN LL_APB1_GRP1_DisableClockLowPower<br  />
 APB1LPENR TIM7LPEN LL_APB1_GRP1_DisableClockLowPower<br  />
 APB1LPENR TIM12LPEN LL_APB1_GRP1_DisableClockLowPower<br  />
 APB1LPENR TIM13LPEN LL_APB1_GRP1_DisableClockLowPower<br  />
 APB1LPENR TIM14LPEN LL_APB1_GRP1_DisableClockLowPower<br  />
 APB1LPENR LPTIM1LPEN LL_APB1_GRP1_DisableClockLowPower<br  />
 APB1LPENR WWDGLPEN LL_APB1_GRP1_DisableClockLowPower<br  />
 APB1LPENR SPI2LPEN LL_APB1_GRP1_DisableClockLowPower<br  />
 APB1LPENR SPI3LPEN LL_APB1_GRP1_DisableClockLowPower<br  />
 APB1LPENR SPDIFRXLPEN LL_APB1_GRP1_DisableClockLowPower<br  />
 APB1LPENR USART2LPEN LL_APB1_GRP1_DisableClockLowPower<br  />
 APB1LPENR USART3LPEN LL_APB1_GRP1_DisableClockLowPower<br  />
 APB1LPENR UART4LPEN LL_APB1_GRP1_DisableClockLowPower<br  />
 APB1LPENR UART5LPEN LL_APB1_GRP1_DisableClockLowPower<br  />
 APB1LPENR I2C1LPEN LL_APB1_GRP1_DisableClockLowPower<br  />
 APB1LPENR I2C2LPEN LL_APB1_GRP1_DisableClockLowPower<br  />
 APB1LPENR I2C3LPEN LL_APB1_GRP1_DisableClockLowPower<br  />
 APB1LPENR FMPI2C1LPEN LL_APB1_GRP1_DisableClockLowPower<br  />
 APB1LPENR CAN1LPEN LL_APB1_GRP1_DisableClockLowPower<br  />
 APB1LPENR CAN2LPEN LL_APB1_GRP1_DisableClockLowPower<br  />
 APB1LPENR CAN3LPEN LL_APB1_GRP1_DisableClockLowPower<br  />
 APB1LPENR CECLPEN LL_APB1_GRP1_DisableClockLowPower<br  />
 APB1LPENR PWRLPEN LL_APB1_GRP1_DisableClockLowPower<br  />
 APB1LPENR DACLPEN LL_APB1_GRP1_DisableClockLowPower<br  />
 APB1LPENR UART7LPEN LL_APB1_GRP1_DisableClockLowPower<br  />
 APB1LPENR UART8LPEN LL_APB1_GRP1_DisableClockLowPower<br  />
 APB1LPENR RTCAPBLPEN LL_APB1_GRP1_DisableClockLowPower.  <a href="group___b_u_s___l_l___e_f___a_p_b1.html#ga314a92859c53fb4666a9b243c12538c1">More...</a><br /></td></tr>
<tr class="separator:ga314a92859c53fb4666a9b243c12538c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47d2bfd6a6322996ce00f2b8241a8417"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_u_s___l_l___e_f___a_p_b2.html#ga47d2bfd6a6322996ce00f2b8241a8417">LL_APB2_GRP1_EnableClock</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga47d2bfd6a6322996ce00f2b8241a8417"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable APB2 peripherals clock. @rmtoll APB2ENR TIM1EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR TIM8EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR USART1EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR USART6EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR UART9EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR UART10EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR ADC1EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR ADC2EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR ADC3EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR SDIOEN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR SPI1EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR SPI4EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR SYSCFGEN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR EXTITEN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR TIM9EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR TIM10EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR TIM11EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR SPI5EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR SPI6EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR SAI1EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR SAI2EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR LTDCEN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR DSIEN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR DFSDM1EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR DFSDM2EN LL_APB2_GRP1_EnableClock.  <a href="group___b_u_s___l_l___e_f___a_p_b2.html#ga47d2bfd6a6322996ce00f2b8241a8417">More...</a><br /></td></tr>
<tr class="separator:ga47d2bfd6a6322996ce00f2b8241a8417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga179333bc0a374b7481062f32e472d20c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_u_s___l_l___e_f___a_p_b2.html#ga179333bc0a374b7481062f32e472d20c">LL_APB2_GRP1_IsEnabledClock</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga179333bc0a374b7481062f32e472d20c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if APB2 peripheral clock is enabled or not @rmtoll APB2ENR TIM1EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR TIM8EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR USART1EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR USART6EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR UART9EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR UART10EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR ADC1EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR ADC2EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR ADC3EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR SDIOEN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR SPI1EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR SPI4EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR SYSCFGEN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR EXTITEN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR TIM9EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR TIM10EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR TIM11EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR SPI5EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR SPI6EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR SAI1EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR SAI2EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR LTDCEN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR DSIEN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR DFSDM1EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR DFSDM2EN LL_APB2_GRP1_IsEnabledClock.  <a href="group___b_u_s___l_l___e_f___a_p_b2.html#ga179333bc0a374b7481062f32e472d20c">More...</a><br /></td></tr>
<tr class="separator:ga179333bc0a374b7481062f32e472d20c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f43da0748cc8b8271884bbd2bb229a7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_u_s___l_l___e_f___a_p_b2.html#ga3f43da0748cc8b8271884bbd2bb229a7">LL_APB2_GRP1_DisableClock</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga3f43da0748cc8b8271884bbd2bb229a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable APB2 peripherals clock. @rmtoll APB2ENR TIM1EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR TIM8EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR USART1EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR USART6EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR UART9EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR UART10EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR ADC1EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR ADC2EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR ADC3EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR SDIOEN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR SPI1EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR SPI4EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR SYSCFGEN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR EXTITEN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR TIM9EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR TIM10EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR TIM11EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR SPI5EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR SPI6EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR SAI1EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR SAI2EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR LTDCEN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR DSIEN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR DFSDM1EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR DFSDM2EN LL_APB2_GRP1_DisableClock.  <a href="group___b_u_s___l_l___e_f___a_p_b2.html#ga3f43da0748cc8b8271884bbd2bb229a7">More...</a><br /></td></tr>
<tr class="separator:ga3f43da0748cc8b8271884bbd2bb229a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3399e30aa27c801c1ae1f2222f3b5ad"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_u_s___l_l___e_f___a_p_b2.html#gad3399e30aa27c801c1ae1f2222f3b5ad">LL_APB2_GRP1_ForceReset</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:gad3399e30aa27c801c1ae1f2222f3b5ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force APB2 peripherals reset. @rmtoll APB2RSTR TIM1RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR TIM8RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR USART1RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR USART6RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR UART9RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR UART10RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR ADCRST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR SDIORST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR SPI1RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR SPI4RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR SYSCFGRST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR TIM9RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR TIM10RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR TIM11RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR SPI5RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR SPI6RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR SAI1RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR SAI2RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR LTDCRST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR DSIRST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR DFSDM1RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR DFSDM2RST LL_APB2_GRP1_ForceReset.  <a href="group___b_u_s___l_l___e_f___a_p_b2.html#gad3399e30aa27c801c1ae1f2222f3b5ad">More...</a><br /></td></tr>
<tr class="separator:gad3399e30aa27c801c1ae1f2222f3b5ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ce12f91580365c8228485e2bfcfe0fd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_u_s___l_l___e_f___a_p_b2.html#ga1ce12f91580365c8228485e2bfcfe0fd">LL_APB2_GRP1_ReleaseReset</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga1ce12f91580365c8228485e2bfcfe0fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Release APB2 peripherals reset. @rmtoll APB2RSTR TIM1RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR TIM8RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR USART1RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR USART6RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR UART9RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR UART10RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR ADCRST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR SDIORST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR SPI1RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR SPI4RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR SYSCFGRST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR TIM9RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR TIM10RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR TIM11RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR SPI5RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR SPI6RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR SAI1RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR SAI2RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR LTDCRST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR DSIRST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR DFSDM1RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR DFSDM2RST LL_APB2_GRP1_ReleaseReset.  <a href="group___b_u_s___l_l___e_f___a_p_b2.html#ga1ce12f91580365c8228485e2bfcfe0fd">More...</a><br /></td></tr>
<tr class="separator:ga1ce12f91580365c8228485e2bfcfe0fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bf4476d98c1cf6b3f226305ea01b580"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_u_s___l_l___e_f___a_p_b2.html#ga0bf4476d98c1cf6b3f226305ea01b580">LL_APB2_GRP1_EnableClockLowPower</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga0bf4476d98c1cf6b3f226305ea01b580"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable APB2 peripheral clocks in low-power mode @rmtoll APB2LPENR TIM1LPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR TIM8LPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR USART1LPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR USART6LPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR UART9LPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR UART10LPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR ADC1LPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR ADC2LPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR ADC3LPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR SDIOLPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR SPI1LPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR SPI4LPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR SYSCFGLPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR EXTITLPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR TIM9LPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR TIM10LPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR TIM11LPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR SPI5LPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR SPI6LPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR SAI1LPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR SAI2LPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR LTDCLPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR DSILPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR DFSDM1LPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR DSILPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR DFSDM2LPEN LL_APB2_GRP1_EnableClockLowPower.  <a href="group___b_u_s___l_l___e_f___a_p_b2.html#ga0bf4476d98c1cf6b3f226305ea01b580">More...</a><br /></td></tr>
<tr class="separator:ga0bf4476d98c1cf6b3f226305ea01b580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga802c25bcdf6996fc46769d2594977da4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_u_s___l_l___e_f___a_p_b2.html#ga802c25bcdf6996fc46769d2594977da4">LL_APB2_GRP1_DisableClockLowPower</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga802c25bcdf6996fc46769d2594977da4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable APB2 peripheral clocks in low-power mode @rmtoll APB2LPENR TIM1LPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR TIM8LPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR USART1LPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR USART6LPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR UART9LPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR UART10LPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR ADC1LPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR ADC2LPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR ADC3LPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR SDIOLPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR SPI1LPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR SPI4LPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR SYSCFGLPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR EXTITLPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR TIM9LPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR TIM10LPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR TIM11LPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR SPI5LPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR SPI6LPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR SAI1LPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR SAI2LPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR LTDCLPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR DSILPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR DFSDM1LPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR DSILPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR DFSDM2LPEN LL_APB2_GRP1_DisableClockLowPower.  <a href="group___b_u_s___l_l___e_f___a_p_b2.html#ga802c25bcdf6996fc46769d2594977da4">More...</a><br /></td></tr>
<tr class="separator:ga802c25bcdf6996fc46769d2594977da4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >Header file of BUS LL module. </p>
<dl class="section author"><dt>Author</dt><dd>MCD Application Team</dd></dl>
<pre class="fragment">                    ##### RCC Limitations #####
==============================================================================
  [..]
    A delay between an RCC peripheral clock enable and the effective peripheral
    enabling should be taken into account in order to manage the peripheral read/write
    from/to registers.
    (+) This delay depends on the peripheral mapping.
      (++) AHB &amp; APB peripherals, 1 dummy read is necessary

  [..]
    Workarounds:
    (#) For AHB &amp; APB peripherals, a dummy read to the peripheral register has been
        inserted in each LL_{BUS}_GRP{x}_EnableClock() function.</pre><dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
<p >Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:</p><ol type="1">
<li>Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.</li>
<li>Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.</li>
<li>Neither the name of STMicroelectronics nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.</li>
</ol>
<p >THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. </p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2
</small></address>
</body>
</html>
