
Lab2_Loop_Audio.elf:     file format elf32-littlenios2
Lab2_Loop_Audio.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00800248

Program Header:
    LOAD off    0x00001000 vaddr 0x00800000 paddr 0x00800000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x00800020 paddr 0x00800020 align 2**12
         filesz 0x000073ec memsz 0x000073ec flags r-x
    LOAD off    0x0000840c vaddr 0x0080740c paddr 0x008090c4 align 2**12
         filesz 0x00001cb8 memsz 0x00001cb8 flags rw-
    LOAD off    0x0000ad7c vaddr 0x0080ad7c paddr 0x0080ad7c align 2**12
         filesz 0x00000000 memsz 0x00000154 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  00800000  00800000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000228  00800020  00800020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00006e7c  00800248  00800248  00001248  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000348  008070c4  008070c4  000080c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001cb8  0080740c  008090c4  0000840c  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          00000154  0080ad7c  0080ad7c  0000ad7c  2**2
                  ALLOC, SMALL_DATA
  6 .sdram_0      00000000  0080aed0  0080aed0  0000a0c4  2**0
                  CONTENTS
  7 .comment      00000023  00000000  00000000  0000a0c4  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 00000b30  00000000  00000000  0000a0e8  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   000185e3  00000000  00000000  0000ac18  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00006abc  00000000  00000000  000231fb  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   000074f6  00000000  00000000  00029cb7  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00001b88  00000000  00000000  000311b0  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00002f6a  00000000  00000000  00032d38  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    000034a7  00000000  00000000  00035ca2  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_alt_sim_info 00000060  00000000  00000000  0003914c  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000548  00000000  00000000  000391b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .thread_model 00000003  00000000  00000000  0003c49e  2**0
                  CONTENTS, READONLY
 18 .cpu          0000000c  00000000  00000000  0003c4a1  2**0
                  CONTENTS, READONLY
 19 .qsys         00000001  00000000  00000000  0003c4ad  2**0
                  CONTENTS, READONLY
 20 .simulation_enabled 00000001  00000000  00000000  0003c4ae  2**0
                  CONTENTS, READONLY
 21 .sysid_hash   00000004  00000000  00000000  0003c4af  2**0
                  CONTENTS, READONLY
 22 .sysid_base   00000004  00000000  00000000  0003c4b3  2**0
                  CONTENTS, READONLY
 23 .sysid_time   00000004  00000000  00000000  0003c4b7  2**0
                  CONTENTS, READONLY
 24 .stderr_dev   0000000b  00000000  00000000  0003c4bb  2**0
                  CONTENTS, READONLY
 25 .stdin_dev    0000000b  00000000  00000000  0003c4c6  2**0
                  CONTENTS, READONLY
 26 .stdout_dev   0000000b  00000000  00000000  0003c4d1  2**0
                  CONTENTS, READONLY
 27 .sopc_system_name 00000003  00000000  00000000  0003c4dc  2**0
                  CONTENTS, READONLY
 28 .quartus_project_dir 00000024  00000000  00000000  0003c4df  2**0
                  CONTENTS, READONLY
 29 .jdi          00005cac  00000000  00000000  0003c503  2**0
                  CONTENTS, READONLY
 30 .sopcinfo     0008f4e7  00000000  00000000  000421af  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
00800000 l    d  .entry	00000000 .entry
00800020 l    d  .exceptions	00000000 .exceptions
00800248 l    d  .text	00000000 .text
008070c4 l    d  .rodata	00000000 .rodata
0080740c l    d  .rwdata	00000000 .rwdata
0080ad7c l    d  .bss	00000000 .bss
0080aed0 l    d  .sdram_0	00000000 .sdram_0
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../Lab2_Loop_Audio_bsp//obj/HAL/src/crt0.o
00800290 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 alt_instruction_exception_entry.c
00000000 l    df *ABS*	00000000 hello_world.c
00000000 l    df *ABS*	00000000 alt_load.c
00800354 l     F .text	00000068 alt_load_section
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_printf.c
00000000 l    df *ABS*	00000000 alt_putchar.c
00000000 l    df *ABS*	00000000 alt_sys_init.c
00800724 l     F .text	00000034 alt_dev_reg
0080740c l     O .rwdata	00001060 Jtag_uart_0
0080846c l     O .rwdata	00000120 lcd_display
0080858c l     O .rwdata	000000c4 uart
00808650 l     O .rwdata	00000030 audio_i2c_config
00808680 l     O .rwdata	00000030 Audio
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
00800a5c l     F .text	00000210 altera_avalon_jtag_uart_irq
00800c6c l     F .text	000000a0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207.c
00809084 l     O .rwdata	00000004 colstart
008012a4 l     F .text	000000b8 lcd_write_command
0080135c l     F .text	000000d8 lcd_write_data
00801434 l     F .text	000000d0 lcd_clear_screen
00801504 l     F .text	000001ec lcd_repaint_screen
008016f0 l     F .text	000000cc lcd_scroll_up
008017bc l     F .text	000002ac lcd_handle_escape
00801f40 l     F .text	000000ac alt_lcd_16207_timeout
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
00802180 l     F .text	0000007c alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_init.c
00802424 l     F .text	000000a0 altera_avalon_uart_irq
008024c4 l     F .text	000000e4 altera_avalon_uart_rxirq
008025a8 l     F .text	00000148 altera_avalon_uart_txirq
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
00802744 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
0080295c l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 altera_up_avalon_audio.c
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_close.c
00803418 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev.c
0080356c l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
00803598 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
008037fc l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_irq_register.c
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_open.c
00803abc l     F .text	0000003c alt_get_errno
00803af8 l     F .text	000000c4 alt_file_locked
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 altera_nios2_gen2_irq.c
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 alt_icache_flush.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 ctype_.c
00807287 l     O .rodata	00000180 _ctype_b
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 impure.c
00808858 l     O .rwdata	00000424 impure_data
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 putc.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
008050c0 l     F .text	00000008 __fp_unlock
008050d4 l     F .text	0000019c __sinit.part.1
00805270 l     F .text	00000008 __fp_lock
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 alt_exit.c
00000000 l    df *ABS*	00000000 alt_fstat.c
00806a84 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_isatty.c
00806b70 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_lseek.c
00806c50 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_malloc_lock.c
00000000 l    df *ABS*	00000000 alt_read.c
00806da8 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_sbrk.c
008090c0 l     O .rwdata	00000004 heap_end
00000000 l    df *ABS*	00000000 alt_write.c
00806f90 l     F .text	0000003c alt_get_errno
0080ad94 g     O .bss	00000004 alt_instruction_exception_handler
00806788 g     F .text	00000054 _isatty_r
00800440 g     F .text	0000007c alt_main
0080add0 g     O .bss	00000100 alt_irq
008067dc g     F .text	00000060 _lseek_r
008090c4 g       *ABS*	00000000 __flash_rwdata_start
00802dec g     F .text	00000060 alt_up_audio_read_fifo_avail
0080aed0 g       *ABS*	00000000 __alt_heap_start
00802e4c g     F .text	00000068 alt_up_audio_record_r
00806510 g     F .text	0000005c __sseek
00805410 g     F .text	00000010 __sinit
008048d4 g     F .text	00000140 __swbuf_r
00805278 g     F .text	00000068 __sfmoreglue
00806d84 g     F .text	00000024 __malloc_unlock
00802d58 g     F .text	00000094 alt_up_audio_reset_audio_core
008053f8 g     F .text	00000018 _cleanup
00803f48 g     F .text	00000024 altera_nios2_gen2_irq_init
00800000 g     F .entry	0000001c __reset
00800020 g       *ABS*	00000000 __flash_exceptions_start
0080672c g     F .text	0000005c _fstat_r
0080ad98 g     O .bss	00000004 errno
0080648c g     F .text	00000008 __seofread
00802d18 g     F .text	00000040 alt_up_audio_write_interrupt_pending
0080ad80 g     O .bss	00000004 alt_argv
00811084 g       *ABS*	00000000 _gp
00803f18 g     F .text	00000030 usleep
008086d8 g     O .rwdata	00000180 alt_fd_list
00803738 g     F .text	00000090 alt_find_dev
00804464 g     F .text	00000148 memcpy
008050c8 g     F .text	0000000c _cleanup_r
008038c0 g     F .text	0000007c alt_io_redirect
008070c4 g       *ABS*	00000000 __DTOR_END__
00804300 g     F .text	0000009c alt_exception_cause_generated_bad_addr
00803234 g     F .text	00000050 alt_up_audio_read_fifo_head
00800e64 g     F .text	0000021c altera_avalon_jtag_uart_read
00806994 g     F .text	00000064 .hidden __udivsi3
00806bac g     F .text	000000a4 isatty
00804270 g     F .text	00000090 alt_icache_flush
0080ada4 g     O .bss	00000004 __malloc_top_pad
008063e4 g     F .text	00000054 _sbrk_r
0080683c g     F .text	00000060 _read_r
00809098 g     O .rwdata	00000004 alt_max_fd
00803284 g     F .text	00000068 alt_up_audio_write_fifo_head
00806628 g     F .text	000000f0 _fclose_r
00805090 g     F .text	00000030 fflush
0080ada0 g     O .bss	00000004 __malloc_max_sbrked_mem
0080393c g     F .text	00000180 alt_irq_register
00806c8c g     F .text	000000d4 lseek
008090b0 g     O .rwdata	00000004 _global_impure_ptr
0080aed0 g       *ABS*	00000000 __bss_end
00803e10 g     F .text	00000108 alt_tick
00802380 g     F .text	000000a4 altera_avalon_uart_init
00802b44 g     F .text	0000003c alt_up_audio_open_dev
00805430 g     F .text	00000018 __fp_lock_all
00802f7c g     F .text	00000068 alt_up_audio_play_r
00803d74 g     F .text	0000009c alt_alarm_stop
0080ad88 g     O .bss	00000004 alt_irq_active
008000fc g     F .exceptions	000000d8 alt_irq_handler
008086b0 g     O .rwdata	00000028 alt_dev_null
00803524 g     F .text	00000048 alt_dcache_flush_all
008090c4 g       *ABS*	00000000 __ram_rwdata_end
00809090 g     O .rwdata	00000008 alt_dev_list
00806fcc g     F .text	000000f8 write
008046d4 g     F .text	000000a0 _putc_r
0080740c g       *ABS*	00000000 __ram_rodata_end
00806ac0 g     F .text	000000b0 fstat
008069f8 g     F .text	00000058 .hidden __umodsi3
0080aed0 g       *ABS*	00000000 end
00801a68 g     F .text	000004d8 altera_avalon_lcd_16207_write
00802998 g     F .text	000001ac altera_avalon_uart_write
008009a8 g     F .text	000000b4 altera_avalon_jtag_uart_init
008001d4 g     F .exceptions	00000074 alt_instruction_exception_entry
008070c4 g       *ABS*	00000000 __CTOR_LIST__
01000000 g       *ABS*	00000000 __alt_stack_pointer
008021fc g     F .text	00000074 alt_avalon_timer_sc_init
008022d0 g     F .text	00000060 altera_avalon_uart_write_fd
00802330 g     F .text	00000050 altera_avalon_uart_close_fd
00801080 g     F .text	00000224 altera_avalon_jtag_uart_write
00805420 g     F .text	00000004 __sfp_lock_acquire
00805584 g     F .text	00000310 _free_r
008004bc g     F .text	0000022c alt_printf
00804c98 g     F .text	00000180 __call_exitprocs
008090b8 g     O .rwdata	00000004 __malloc_sbrk_base
00800248 g     F .text	0000004c _start
0080ad8c g     O .bss	00000004 _alt_tick_rate
0080312c g     F .text	00000108 alt_up_audio_write_fifo
0080ad90 g     O .bss	00000004 _alt_nticks
00806de4 g     F .text	000000fc read
00800790 g     F .text	000000b4 alt_sys_init
0080304c g     F .text	000000e0 alt_up_audio_read_fifo
00804b80 g     F .text	00000118 __register_exitproc
00802c80 g     F .text	00000058 alt_up_audio_disable_write_interrupt
00800d0c g     F .text	00000068 altera_avalon_jtag_uart_close
0080740c g       *ABS*	00000000 __ram_rwdata_start
008070c4 g       *ABS*	00000000 __ram_rodata_start
0080ada8 g     O .bss	00000028 __malloc_current_mallinfo
00800844 g     F .text	00000060 altera_avalon_jtag_uart_read_fd
008041cc g     F .text	000000a4 alt_get_fd
00803f6c g     F .text	00000158 alt_busy_sleep
008065d4 g     F .text	00000054 _close_r
00802c2c g     F .text	00000054 alt_up_audio_enable_write_interrupt
008043e8 g     F .text	0000007c memcmp
00800904 g     F .text	00000050 altera_avalon_jtag_uart_close_fd
0080aed0 g       *ABS*	00000000 __alt_stack_base
00800954 g     F .text	00000054 altera_avalon_jtag_uart_ioctl_fd
00804a2c g     F .text	00000154 __swsetup_r
00802bd4 g     F .text	00000058 alt_up_audio_disable_read_interrupt
008052e0 g     F .text	00000118 __sfp
00808c7c g     O .rwdata	00000408 __malloc_av_
0080542c g     F .text	00000004 __sinit_lock_release
00806438 g     F .text	00000054 __sread
008040c4 g     F .text	00000108 alt_find_file
008035d4 g     F .text	000000a4 alt_dev_llist_insert
00806d60 g     F .text	00000024 __malloc_lock
00806ee0 g     F .text	000000b0 sbrk
00805034 g     F .text	0000005c _fflush_r
0080ad7c g       *ABS*	00000000 __bss_start
008045ac g     F .text	00000128 memset
00800294 g     F .text	000000c0 main
00802f1c g     F .text	00000060 alt_up_audio_write_fifo_space
0080ad84 g     O .bss	00000004 alt_envp
0080ad9c g     O .bss	00000004 __malloc_max_total_mem
008008a4 g     F .text	00000060 altera_avalon_jtag_uart_write_fd
00804a14 g     F .text	00000018 __swbuf
00801fec g     F .text	00000134 altera_avalon_lcd_16207_init
0080656c g     F .text	00000008 __sclose
01000000 g       *ABS*	00000000 __alt_heap_limit
00806718 g     F .text	00000014 fclose
00805bd8 g     F .text	0000080c _malloc_r
0080909c g     O .rwdata	00000004 alt_errno
00805894 g     F .text	000000c4 _fwalk
00804774 g     F .text	000000c8 putc
0080689c g     F .text	00000084 .hidden __divsi3
00805460 g     F .text	00000124 _malloc_trim_r
008070c4 g       *ABS*	00000000 __CTOR_END__
008070c4 g       *ABS*	00000000 __flash_rodata_start
008070c4 g       *ABS*	00000000 __DTOR_LIST__
00800758 g     F .text	00000038 alt_irq_init
00803d10 g     F .text	00000064 alt_release_fd
0080439c g     F .text	00000014 atexit
00806574 g     F .text	00000060 _write_r
008090b4 g     O .rwdata	00000004 _impure_ptr
0080ad7c g     O .bss	00000004 alt_argc
00804e18 g     F .text	0000021c __sflush_r
008036d8 g     F .text	00000060 _do_dtors
00800000 g       *ABS*	00000000 __alt_mem_sdram_0
00800020 g       .exceptions	00000000 alt_irq_entry
00805448 g     F .text	00000018 __fp_unlock_all
00802120 g     F .text	00000060 altera_avalon_lcd_16207_write_fd
00809088 g     O .rwdata	00000008 alt_fs_list
00802eb4 g     F .text	00000068 alt_up_audio_record_l
00800020 g       *ABS*	00000000 __ram_exceptions_start
008090c4 g       *ABS*	00000000 _edata
00802270 g     F .text	00000060 altera_avalon_uart_read_fd
0080aed0 g       *ABS*	00000000 _end
00800248 g       *ABS*	00000000 __ram_exceptions_end
00800d74 g     F .text	000000f0 altera_avalon_jtag_uart_ioctl
00802fe4 g     F .text	00000068 alt_up_audio_play_l
00806494 g     F .text	0000007c __swrite
008090bc g     O .rwdata	00000004 __malloc_trim_threshold
008043b0 g     F .text	00000038 exit
00805958 g     F .text	000000c4 _fwalk_reent
00806920 g     F .text	00000074 .hidden __modsi3
008090ac g     O .rwdata	00000004 __ctype_ptr__
01000000 g       *ABS*	00000000 __alt_data_end
00800020 g     F .exceptions	00000000 alt_exception
00805424 g     F .text	00000004 __sfp_lock_release
00807186 g     O .rodata	00000101 _ctype_
008026f0 g     F .text	00000054 altera_avalon_uart_close
00806a50 g     F .text	00000034 _exit
008032ec g     F .text	0000012c alt_alarm_start
00805a1c g     F .text	000001bc __smakebuf_r
0080483c g     F .text	00000098 strlen
00803bbc g     F .text	00000154 open
008006e8 g     F .text	0000003c alt_putchar
008037c8 g     F .text	00000034 alt_icache_flush_all
008090a0 g     O .rwdata	00000004 alt_priority_mask
00802780 g     F .text	000001dc altera_avalon_uart_read
008090a4 g     O .rwdata	00000008 alt_alarm_list
00803678 g     F .text	00000060 _do_ctors
00803454 g     F .text	000000d0 close
008003bc g     F .text	00000084 alt_load
00802b80 g     F .text	00000054 alt_up_audio_enable_read_interrupt
00805428 g     F .text	00000004 __sinit_lock_acquire
00802cd8 g     F .text	00000040 alt_up_audio_read_interrupt_pending



Disassembly of section .entry:

00800000 <__reset>:
#if NIOS2_ICACHE_SIZE > 0 && defined(ALT_ALLOW_CODE_AT_RESET) && (!defined(ALT_SIM_OPTIMIZE) || defined(NIOS2_ECC_PRESENT))
    /* Assume the instruction cache size is always a power of two. */
#if NIOS2_ICACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_ICACHE_SIZE)
#else
    movui r2, NIOS2_ICACHE_SIZE
  800000:	00840014 	movui	r2,4096
#endif

0:
    initi r2
  800004:	1001483a 	initi	r2
    addi r2, r2, -NIOS2_ICACHE_LINE_SIZE
  800008:	10bff804 	addi	r2,r2,-32
    bgt r2, zero, 0b
  80000c:	00bffd16 	blt	zero,r2,800004 <__alt_data_end+0xff800004>
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
  800010:	00402034 	movhi	at,128
    ori r1, r1, %lo(_start)
  800014:	08409214 	ori	at,at,584
    jmp r1
  800018:	0800683a 	jmp	at
  80001c:	00000000 	call	0 <__alt_mem_sdram_0-0x800000>

Disassembly of section .exceptions:

00800020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
  800020:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
  800024:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
  800028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
  80002c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
  800030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
  800034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
  800038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
  80003c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
  800040:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
  800044:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
  800048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
  80004c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
  800050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
  800054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
  800058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
  80005c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
  800060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
  800064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
  800068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
  80006c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
  800070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
  800074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
  800078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
  80007c:	10000326 	beq	r2,zero,80008c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
  800080:	20000226 	beq	r4,zero,80008c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
  800084:	08000fc0 	call	8000fc <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
  800088:	00000706 	br	8000a8 <alt_exception+0x88>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw ea, 72(sp) /* EA is PC+4 so will skip over instruction causing exception */
  80008c:	df401215 	stw	ea,72(sp)
.Lunknown_16bit:
        addi.n r4, r4, 2 /* Need PC+2 to skip over instruction causing exception */
        stw r4, 72(sp)

#else /* CDX is not Enabled and all instructions are 32bits */
        ldw r2, -4(ea) /* Instruction value that caused exception */
  800090:	e8bfff17 	ldw	r2,-4(ea)
         * debugger is present) or go into an infinite loop since the
         * handling behavior is undefined; in that case we will not return here.
         */

        /* Load exception-causing address as first argument (r4) */
        addi   r4, ea, -4
  800094:	e93fff04 	addi	r4,ea,-4

        /* Call the instruction-exception entry */
        call   alt_instruction_exception_entry
  800098:	08001d40 	call	8001d4 <alt_instruction_exception_entry>
         * instruction
         *
         * Return code was 0: Skip. The instruction after the exception is
         * already stored in 72(sp).
         */
        bne   r2, r0, .Lexception_exit
  80009c:	1000021e 	bne	r2,zero,8000a8 <alt_exception+0x88>

        /*
         * Otherwise, modify 72(sp) to re-issue the instruction that caused the
         * exception.
         */
        addi  r15, ea, -4  /* instruction that caused exception */
  8000a0:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
  8000a4:	dbc01215 	stw	r15,72(sp)
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
  8000a8:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
  8000ac:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
  8000b0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
  8000b4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
  8000b8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
  8000bc:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
  8000c0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
  8000c4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
  8000c8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
  8000cc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
  8000d0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
  8000d4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
  8000d8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
  8000dc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
  8000e0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
  8000e4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
  8000e8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
  8000ec:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
  8000f0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
  8000f4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
  8000f8:	ef80083a 	eret

008000fc <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
  8000fc:	defff904 	addi	sp,sp,-28
  800100:	dfc00615 	stw	ra,24(sp)
  800104:	df000515 	stw	fp,20(sp)
  800108:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
  80010c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
  800110:	0005313a 	rdctl	r2,ipending
  800114:	e0bffe15 	stw	r2,-8(fp)

  return active;
  800118:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
  80011c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
  800120:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
  800124:	00800044 	movi	r2,1
  800128:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
  80012c:	e0fffb17 	ldw	r3,-20(fp)
  800130:	e0bffc17 	ldw	r2,-16(fp)
  800134:	1884703a 	and	r2,r3,r2
  800138:	10001526 	beq	r2,zero,800190 <alt_irq_handler+0x94>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
  80013c:	00802074 	movhi	r2,129
  800140:	10ab7404 	addi	r2,r2,-21040
  800144:	e0fffd17 	ldw	r3,-12(fp)
  800148:	180690fa 	slli	r3,r3,3
  80014c:	10c5883a 	add	r2,r2,r3
  800150:	10c00017 	ldw	r3,0(r2)
  800154:	00802074 	movhi	r2,129
  800158:	10ab7404 	addi	r2,r2,-21040
  80015c:	e13ffd17 	ldw	r4,-12(fp)
  800160:	200890fa 	slli	r4,r4,3
  800164:	1105883a 	add	r2,r2,r4
  800168:	10800104 	addi	r2,r2,4
  80016c:	10800017 	ldw	r2,0(r2)
  800170:	e17ffd17 	ldw	r5,-12(fp)
  800174:	1009883a 	mov	r4,r2
  800178:	183ee83a 	callr	r3
#endif
        break;
  80017c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
  800180:	0005313a 	rdctl	r2,ipending
  800184:	e0bfff15 	stw	r2,-4(fp)

  return active;
  800188:	e0bfff17 	ldw	r2,-4(fp)
  80018c:	00000706 	br	8001ac <alt_irq_handler+0xb0>
      }
      mask <<= 1;
  800190:	e0bffc17 	ldw	r2,-16(fp)
  800194:	1085883a 	add	r2,r2,r2
  800198:	e0bffc15 	stw	r2,-16(fp)
      i++;
  80019c:	e0bffd17 	ldw	r2,-12(fp)
  8001a0:	10800044 	addi	r2,r2,1
  8001a4:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
  8001a8:	003fe006 	br	80012c <__alt_data_end+0xff80012c>

    active = alt_irq_pending ();
  8001ac:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
  8001b0:	e0bffb17 	ldw	r2,-20(fp)
  8001b4:	103fda1e 	bne	r2,zero,800120 <__alt_data_end+0xff800120>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
  8001b8:	0001883a 	nop
}
  8001bc:	0001883a 	nop
  8001c0:	e037883a 	mov	sp,fp
  8001c4:	dfc00117 	ldw	ra,4(sp)
  8001c8:	df000017 	ldw	fp,0(sp)
  8001cc:	dec00204 	addi	sp,sp,8
  8001d0:	f800283a 	ret

008001d4 <alt_instruction_exception_entry>:
 * that handler if it has been registered. Absent a handler, it will
 * break break or hang as discussed below.
 */
int 
alt_instruction_exception_entry (alt_u32 exception_pc)
{
  8001d4:	defffb04 	addi	sp,sp,-20
  8001d8:	dfc00415 	stw	ra,16(sp)
  8001dc:	df000315 	stw	fp,12(sp)
  8001e0:	df000304 	addi	fp,sp,12
  8001e4:	e13fff15 	stw	r4,-4(fp)
 * NIOS2_EXCEPTION_CAUSE_NOT_PRESENT. Your handling routine should
 * check the validity of the cause argument before proceeding.
 */
#ifdef NIOS2_HAS_EXTRA_EXCEPTION_INFO
  /* Get exception cause & "badaddr" */
  NIOS2_READ_EXCEPTION(cause);
  8001e8:	000531fa 	rdctl	r2,exception
  8001ec:	e0bffd15 	stw	r2,-12(fp)
  cause = ( (cause & NIOS2_EXCEPTION_REG_CAUSE_MASK) >>
  8001f0:	e0bffd17 	ldw	r2,-12(fp)
  8001f4:	10801f0c 	andi	r2,r2,124
  8001f8:	1004d0ba 	srli	r2,r2,2
  8001fc:	e0bffd15 	stw	r2,-12(fp)
              NIOS2_EXCEPTION_REG_CAUSE_OFST );

  NIOS2_READ_BADADDR(badaddr);
  800200:	0005333a 	rdctl	r2,badaddr
  800204:	e0bffe15 	stw	r2,-8(fp)
#else
  cause = NIOS2_EXCEPTION_CAUSE_NOT_PRESENT;
  badaddr = 0;
#endif /* NIOS2_HAS_EXTRA_EXCEPTION_INFO */

  if(alt_instruction_exception_handler) {
  800208:	d0a74417 	ldw	r2,-25328(gp)
  80020c:	10000726 	beq	r2,zero,80022c <alt_instruction_exception_entry+0x58>
     * Call handler. Its return value indicates whether the exception-causing
     * instruction should be re-issued. The code that called us,
     * alt_eceptions_entry.S, will look at this value and adjust the ea
     * register as necessary
     */
    return alt_instruction_exception_handler(cause, exception_pc, badaddr);
  800210:	d0a74417 	ldw	r2,-25328(gp)
  800214:	e0fffd17 	ldw	r3,-12(fp)
  800218:	e1bffe17 	ldw	r6,-8(fp)
  80021c:	e17fff17 	ldw	r5,-4(fp)
  800220:	1809883a 	mov	r4,r3
  800224:	103ee83a 	callr	r2
  800228:	00000206 	br	800234 <alt_instruction_exception_entry+0x60>
   *    (a peripheral which negates its interrupt output before its
   *    interrupt handler has been executed will cause spurious interrupts)
   */
  else {
#ifdef NIOS2_HAS_DEBUG_STUB
    NIOS2_BREAK();
  80022c:	003da03a 	break	0
      ;
#endif /* NIOS2_HAS_DEBUG_STUB */
  }

  /* We should not get here. Remove compiler warning. */
  return NIOS2_EXCEPTION_RETURN_REISSUE_INST;
  800230:	0005883a 	mov	r2,zero
}
  800234:	e037883a 	mov	sp,fp
  800238:	dfc00117 	ldw	ra,4(sp)
  80023c:	df000017 	ldw	fp,0(sp)
  800240:	dec00204 	addi	sp,sp,8
  800244:	f800283a 	ret

Disassembly of section .text:

00800248 <_start>:

    /* Assume the data cache size is always a power of two. */
#if NIOS2_DCACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_DCACHE_SIZE)
#else
    movui r2, NIOS2_DCACHE_SIZE
  800248:	00820014 	movui	r2,2048
#endif

0:
    initd 0(r2)
  80024c:	10000033 	initd	0(r2)
#ifdef NIOS2_ECC_PRESENT
    addi r2, r2, -4
#else
    addi r2, r2, -NIOS2_DCACHE_LINE_SIZE
  800250:	10bff804 	addi	r2,r2,-32
#endif
    bgt r2, zero, 0b
  800254:	00bffd16 	blt	zero,r2,80024c <__alt_data_end+0xff80024c>

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
  800258:	06c04034 	movhi	sp,256
    ori sp, sp, %lo(__alt_stack_pointer)
  80025c:	dec00014 	ori	sp,sp,0
    movhi gp, %hi(_gp)
  800260:	06802074 	movhi	gp,129
    ori gp, gp, %lo(_gp)
  800264:	d6842114 	ori	gp,gp,4228
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
  800268:	00802034 	movhi	r2,128
    ori r2, r2, %lo(__bss_start)
  80026c:	10ab5f14 	ori	r2,r2,44412

    movhi r3, %hi(__bss_end)
  800270:	00c02034 	movhi	r3,128
    ori r3, r3, %lo(__bss_end)
  800274:	18ebb414 	ori	r3,r3,44752

    beq r2, r3, 1f
  800278:	10c00326 	beq	r2,r3,800288 <_start+0x40>

0:
    stw zero, (r2)
  80027c:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
  800280:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
  800284:	10fffd36 	bltu	r2,r3,80027c <__alt_data_end+0xff80027c>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
  800288:	08003bc0 	call	8003bc <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
  80028c:	08004400 	call	800440 <alt_main>

00800290 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
  800290:	003fff06 	br	800290 <__alt_data_end+0xff800290>

00800294 <main>:
#include "altera_up_avalon_audio.h"

int main(void)
{
  800294:	defffa04 	addi	sp,sp,-24
  800298:	dfc00515 	stw	ra,20(sp)
  80029c:	df000415 	stw	fp,16(sp)
  8002a0:	df000404 	addi	fp,sp,16
	alt_up_audio_dev * audio_dev;
	/* used for audio record/playback */
	unsigned int l_buf;
	unsigned int r_buf;
	// open the Audio port
	audio_dev = alt_up_audio_open_dev ("/dev/Audio");
  8002a4:	01002034 	movhi	r4,128
  8002a8:	211c3104 	addi	r4,r4,28868
  8002ac:	0802b440 	call	802b44 <alt_up_audio_open_dev>
  8002b0:	e0bffc15 	stw	r2,-16(fp)
	if ( audio_dev == NULL)
  8002b4:	e0bffc17 	ldw	r2,-16(fp)
  8002b8:	1000041e 	bne	r2,zero,8002cc <main+0x38>
		alt_printf ("Error: could not open audio device \n");
  8002bc:	01002034 	movhi	r4,128
  8002c0:	211c3404 	addi	r4,r4,28880
  8002c4:	08004bc0 	call	8004bc <alt_printf>
  8002c8:	00000306 	br	8002d8 <main+0x44>
	else
		alt_printf ("Opened audio device \n");
  8002cc:	01002034 	movhi	r4,128
  8002d0:	211c3e04 	addi	r4,r4,28920
  8002d4:	08004bc0 	call	8004bc <alt_printf>
	/* read and echo audio data */
	while(1)
	{
		int fifospace = alt_up_audio_read_fifo_avail (audio_dev, ALT_UP_AUDIO_RIGHT);
  8002d8:	01400044 	movi	r5,1
  8002dc:	e13ffc17 	ldw	r4,-16(fp)
  8002e0:	0802dec0 	call	802dec <alt_up_audio_read_fifo_avail>
  8002e4:	e0bffd15 	stw	r2,-12(fp)
		if ( fifospace > 0 ) // check if data is available
  8002e8:	e0bffd17 	ldw	r2,-12(fp)
  8002ec:	00bffa0e 	bge	zero,r2,8002d8 <__alt_data_end+0xff8002d8>
		{
			// read audio buffer
			alt_up_audio_read_fifo (audio_dev, &(r_buf), 1, ALT_UP_AUDIO_RIGHT);
  8002f0:	e0bfff04 	addi	r2,fp,-4
  8002f4:	01c00044 	movi	r7,1
  8002f8:	01800044 	movi	r6,1
  8002fc:	100b883a 	mov	r5,r2
  800300:	e13ffc17 	ldw	r4,-16(fp)
  800304:	080304c0 	call	80304c <alt_up_audio_read_fifo>
			alt_up_audio_read_fifo (audio_dev, &(l_buf), 1, ALT_UP_AUDIO_LEFT);
  800308:	e0bffe04 	addi	r2,fp,-8
  80030c:	000f883a 	mov	r7,zero
  800310:	01800044 	movi	r6,1
  800314:	100b883a 	mov	r5,r2
  800318:	e13ffc17 	ldw	r4,-16(fp)
  80031c:	080304c0 	call	80304c <alt_up_audio_read_fifo>
			// write audio buffer
			alt_up_audio_write_fifo (audio_dev, &(r_buf), 1, ALT_UP_AUDIO_RIGHT);
  800320:	e0bfff04 	addi	r2,fp,-4
  800324:	01c00044 	movi	r7,1
  800328:	01800044 	movi	r6,1
  80032c:	100b883a 	mov	r5,r2
  800330:	e13ffc17 	ldw	r4,-16(fp)
  800334:	080312c0 	call	80312c <alt_up_audio_write_fifo>
			alt_up_audio_write_fifo (audio_dev, &(l_buf), 1, ALT_UP_AUDIO_LEFT);
  800338:	e0bffe04 	addi	r2,fp,-8
  80033c:	000f883a 	mov	r7,zero
  800340:	01800044 	movi	r6,1
  800344:	100b883a 	mov	r5,r2
  800348:	e13ffc17 	ldw	r4,-16(fp)
  80034c:	080312c0 	call	80312c <alt_up_audio_write_fifo>
		}
	}
  800350:	003fe106 	br	8002d8 <__alt_data_end+0xff8002d8>

00800354 <alt_load_section>:
 */

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  800354:	defffc04 	addi	sp,sp,-16
  800358:	df000315 	stw	fp,12(sp)
  80035c:	df000304 	addi	fp,sp,12
  800360:	e13ffd15 	stw	r4,-12(fp)
  800364:	e17ffe15 	stw	r5,-8(fp)
  800368:	e1bfff15 	stw	r6,-4(fp)
  if (to != from)
  80036c:	e0fffe17 	ldw	r3,-8(fp)
  800370:	e0bffd17 	ldw	r2,-12(fp)
  800374:	18800c26 	beq	r3,r2,8003a8 <alt_load_section+0x54>
  {
    while( to != end )
  800378:	00000806 	br	80039c <alt_load_section+0x48>
    {
      *to++ = *from++;
  80037c:	e0bffe17 	ldw	r2,-8(fp)
  800380:	10c00104 	addi	r3,r2,4
  800384:	e0fffe15 	stw	r3,-8(fp)
  800388:	e0fffd17 	ldw	r3,-12(fp)
  80038c:	19000104 	addi	r4,r3,4
  800390:	e13ffd15 	stw	r4,-12(fp)
  800394:	18c00017 	ldw	r3,0(r3)
  800398:	10c00015 	stw	r3,0(r2)
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
  80039c:	e0fffe17 	ldw	r3,-8(fp)
  8003a0:	e0bfff17 	ldw	r2,-4(fp)
  8003a4:	18bff51e 	bne	r3,r2,80037c <__alt_data_end+0xff80037c>
    {
      *to++ = *from++;
    }
  }
}
  8003a8:	0001883a 	nop
  8003ac:	e037883a 	mov	sp,fp
  8003b0:	df000017 	ldw	fp,0(sp)
  8003b4:	dec00104 	addi	sp,sp,4
  8003b8:	f800283a 	ret

008003bc <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
  8003bc:	defffe04 	addi	sp,sp,-8
  8003c0:	dfc00115 	stw	ra,4(sp)
  8003c4:	df000015 	stw	fp,0(sp)
  8003c8:	d839883a 	mov	fp,sp
  /* 
   * Copy the .rwdata section. 
   */

  alt_load_section (&__flash_rwdata_start, 
  8003cc:	01802074 	movhi	r6,129
  8003d0:	31a43104 	addi	r6,r6,-28476
  8003d4:	01402034 	movhi	r5,128
  8003d8:	295d0304 	addi	r5,r5,29708
  8003dc:	01002074 	movhi	r4,129
  8003e0:	21243104 	addi	r4,r4,-28476
  8003e4:	08003540 	call	800354 <alt_load_section>

  /*
   * Copy the exception handler.
   */

  alt_load_section (&__flash_exceptions_start, 
  8003e8:	01802034 	movhi	r6,128
  8003ec:	31809204 	addi	r6,r6,584
  8003f0:	01402034 	movhi	r5,128
  8003f4:	29400804 	addi	r5,r5,32
  8003f8:	01002034 	movhi	r4,128
  8003fc:	21000804 	addi	r4,r4,32
  800400:	08003540 	call	800354 <alt_load_section>

  /*
   * Copy the .rodata section.
   */

  alt_load_section (&__flash_rodata_start, 
  800404:	01802034 	movhi	r6,128
  800408:	319d0304 	addi	r6,r6,29708
  80040c:	01402034 	movhi	r5,128
  800410:	295c3104 	addi	r5,r5,28868
  800414:	01002034 	movhi	r4,128
  800418:	211c3104 	addi	r4,r4,28868
  80041c:	08003540 	call	800354 <alt_load_section>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
  800420:	08035240 	call	803524 <alt_dcache_flush_all>
  alt_icache_flush_all();
  800424:	08037c80 	call	8037c8 <alt_icache_flush_all>
}
  800428:	0001883a 	nop
  80042c:	e037883a 	mov	sp,fp
  800430:	dfc00117 	ldw	ra,4(sp)
  800434:	df000017 	ldw	fp,0(sp)
  800438:	dec00204 	addi	sp,sp,8
  80043c:	f800283a 	ret

00800440 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
  800440:	defffd04 	addi	sp,sp,-12
  800444:	dfc00215 	stw	ra,8(sp)
  800448:	df000115 	stw	fp,4(sp)
  80044c:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
  800450:	0009883a 	mov	r4,zero
  800454:	08007580 	call	800758 <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
  800458:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
  80045c:	08007900 	call	800790 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
  800460:	01802034 	movhi	r6,128
  800464:	319c4404 	addi	r6,r6,28944
  800468:	01402034 	movhi	r5,128
  80046c:	295c4404 	addi	r5,r5,28944
  800470:	01002034 	movhi	r4,128
  800474:	211c4404 	addi	r4,r4,28944
  800478:	08038c00 	call	8038c0 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
  80047c:	08036780 	call	803678 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
  800480:	01002034 	movhi	r4,128
  800484:	210db604 	addi	r4,r4,14040
  800488:	080439c0 	call	80439c <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
  80048c:	d0a73e17 	ldw	r2,-25352(gp)
  800490:	d0e73f17 	ldw	r3,-25348(gp)
  800494:	d1274017 	ldw	r4,-25344(gp)
  800498:	200d883a 	mov	r6,r4
  80049c:	180b883a 	mov	r5,r3
  8004a0:	1009883a 	mov	r4,r2
  8004a4:	08002940 	call	800294 <main>
  8004a8:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
  8004ac:	01000044 	movi	r4,1
  8004b0:	08034540 	call	803454 <close>
  exit (result);
  8004b4:	e13fff17 	ldw	r4,-4(fp)
  8004b8:	08043b00 	call	8043b0 <exit>

008004bc <alt_printf>:
/* 
 * ALT printf function 
 */
void 
alt_printf(const char* fmt, ... )
{
  8004bc:	defff204 	addi	sp,sp,-56
  8004c0:	dfc00a15 	stw	ra,40(sp)
  8004c4:	df000915 	stw	fp,36(sp)
  8004c8:	df000904 	addi	fp,sp,36
  8004cc:	e13fff15 	stw	r4,-4(fp)
  8004d0:	e1400215 	stw	r5,8(fp)
  8004d4:	e1800315 	stw	r6,12(fp)
  8004d8:	e1c00415 	stw	r7,16(fp)
	va_list args;
	va_start(args, fmt);
  8004dc:	e0800204 	addi	r2,fp,8
  8004e0:	e0bffe15 	stw	r2,-8(fp)
    const char *w;
    char c;

    /* Process format string. */
    w = fmt;
  8004e4:	e0bfff17 	ldw	r2,-4(fp)
  8004e8:	e0bff715 	stw	r2,-36(fp)
    while ((c = *w++) != 0)
  8004ec:	00006f06 	br	8006ac <alt_printf+0x1f0>
    {
        /* If not a format escape character, just print  */
        /* character.  Otherwise, process format string. */
        if (c != '%')
  8004f0:	e0bff807 	ldb	r2,-32(fp)
  8004f4:	10800960 	cmpeqi	r2,r2,37
  8004f8:	1000041e 	bne	r2,zero,80050c <alt_printf+0x50>
        {
            alt_putchar(c);
  8004fc:	e0bff807 	ldb	r2,-32(fp)
  800500:	1009883a 	mov	r4,r2
  800504:	08006e80 	call	8006e8 <alt_putchar>
  800508:	00006806 	br	8006ac <alt_printf+0x1f0>
        }
        else
        {
            /* Get format character.  If none     */
            /* available, processing is complete. */
            if ((c = *w++) != 0)
  80050c:	e0bff717 	ldw	r2,-36(fp)
  800510:	10c00044 	addi	r3,r2,1
  800514:	e0fff715 	stw	r3,-36(fp)
  800518:	10800003 	ldbu	r2,0(r2)
  80051c:	e0bff805 	stb	r2,-32(fp)
  800520:	e0bff807 	ldb	r2,-32(fp)
  800524:	10006926 	beq	r2,zero,8006cc <alt_printf+0x210>
            {
                if (c == '%')
  800528:	e0bff807 	ldb	r2,-32(fp)
  80052c:	10800958 	cmpnei	r2,r2,37
  800530:	1000041e 	bne	r2,zero,800544 <alt_printf+0x88>
                {
                    /* Process "%" escape sequence. */
                    alt_putchar(c);
  800534:	e0bff807 	ldb	r2,-32(fp)
  800538:	1009883a 	mov	r4,r2
  80053c:	08006e80 	call	8006e8 <alt_putchar>
  800540:	00005a06 	br	8006ac <alt_printf+0x1f0>
                } 
                else if (c == 'c')
  800544:	e0bff807 	ldb	r2,-32(fp)
  800548:	108018d8 	cmpnei	r2,r2,99
  80054c:	1000081e 	bne	r2,zero,800570 <alt_printf+0xb4>
                {
                    int v = va_arg(args, int);
  800550:	e0bffe17 	ldw	r2,-8(fp)
  800554:	10c00104 	addi	r3,r2,4
  800558:	e0fffe15 	stw	r3,-8(fp)
  80055c:	10800017 	ldw	r2,0(r2)
  800560:	e0bffd15 	stw	r2,-12(fp)
                    alt_putchar(v);
  800564:	e13ffd17 	ldw	r4,-12(fp)
  800568:	08006e80 	call	8006e8 <alt_putchar>
  80056c:	00004f06 	br	8006ac <alt_printf+0x1f0>
                }
                else if (c == 'x')
  800570:	e0bff807 	ldb	r2,-32(fp)
  800574:	10801e18 	cmpnei	r2,r2,120
  800578:	1000341e 	bne	r2,zero,80064c <alt_printf+0x190>
                {
                    /* Process hexadecimal number format. */
                    unsigned long v = va_arg(args, unsigned long);
  80057c:	e0bffe17 	ldw	r2,-8(fp)
  800580:	10c00104 	addi	r3,r2,4
  800584:	e0fffe15 	stw	r3,-8(fp)
  800588:	10800017 	ldw	r2,0(r2)
  80058c:	e0bffb15 	stw	r2,-20(fp)
                    unsigned long digit;
                    int digit_shift;

                    /* If the number value is zero, just print and continue. */
                    if (v == 0)
  800590:	e0bffb17 	ldw	r2,-20(fp)
  800594:	1000031e 	bne	r2,zero,8005a4 <alt_printf+0xe8>
                    {
                        alt_putchar('0');
  800598:	01000c04 	movi	r4,48
  80059c:	08006e80 	call	8006e8 <alt_putchar>
                        continue;
  8005a0:	00004206 	br	8006ac <alt_printf+0x1f0>
                    }

                    /* Find first non-zero digit. */
                    digit_shift = 28;
  8005a4:	00800704 	movi	r2,28
  8005a8:	e0bff915 	stw	r2,-28(fp)
                    while (!(v & (0xF << digit_shift)))
  8005ac:	00000306 	br	8005bc <alt_printf+0x100>
                        digit_shift -= 4;
  8005b0:	e0bff917 	ldw	r2,-28(fp)
  8005b4:	10bfff04 	addi	r2,r2,-4
  8005b8:	e0bff915 	stw	r2,-28(fp)
                        continue;
                    }

                    /* Find first non-zero digit. */
                    digit_shift = 28;
                    while (!(v & (0xF << digit_shift)))
  8005bc:	00c003c4 	movi	r3,15
  8005c0:	e0bff917 	ldw	r2,-28(fp)
  8005c4:	1884983a 	sll	r2,r3,r2
  8005c8:	1007883a 	mov	r3,r2
  8005cc:	e0bffb17 	ldw	r2,-20(fp)
  8005d0:	1884703a 	and	r2,r3,r2
  8005d4:	103ff626 	beq	r2,zero,8005b0 <__alt_data_end+0xff8005b0>
                        digit_shift -= 4;

                    /* Print digits. */
                    for (; digit_shift >= 0; digit_shift -= 4)
  8005d8:	00001906 	br	800640 <alt_printf+0x184>
                    {
                        digit = (v & (0xF << digit_shift)) >> digit_shift;
  8005dc:	00c003c4 	movi	r3,15
  8005e0:	e0bff917 	ldw	r2,-28(fp)
  8005e4:	1884983a 	sll	r2,r3,r2
  8005e8:	1007883a 	mov	r3,r2
  8005ec:	e0bffb17 	ldw	r2,-20(fp)
  8005f0:	1886703a 	and	r3,r3,r2
  8005f4:	e0bff917 	ldw	r2,-28(fp)
  8005f8:	1884d83a 	srl	r2,r3,r2
  8005fc:	e0bffc15 	stw	r2,-16(fp)
                        if (digit <= 9)
  800600:	e0bffc17 	ldw	r2,-16(fp)
  800604:	108002a8 	cmpgeui	r2,r2,10
  800608:	1000041e 	bne	r2,zero,80061c <alt_printf+0x160>
                            c = '0' + digit;
  80060c:	e0bffc17 	ldw	r2,-16(fp)
  800610:	10800c04 	addi	r2,r2,48
  800614:	e0bff805 	stb	r2,-32(fp)
  800618:	00000306 	br	800628 <alt_printf+0x16c>
                        else
                            c = 'a' + digit - 10;
  80061c:	e0bffc17 	ldw	r2,-16(fp)
  800620:	108015c4 	addi	r2,r2,87
  800624:	e0bff805 	stb	r2,-32(fp)
                        alt_putchar(c);
  800628:	e0bff807 	ldb	r2,-32(fp)
  80062c:	1009883a 	mov	r4,r2
  800630:	08006e80 	call	8006e8 <alt_putchar>
                    digit_shift = 28;
                    while (!(v & (0xF << digit_shift)))
                        digit_shift -= 4;

                    /* Print digits. */
                    for (; digit_shift >= 0; digit_shift -= 4)
  800634:	e0bff917 	ldw	r2,-28(fp)
  800638:	10bfff04 	addi	r2,r2,-4
  80063c:	e0bff915 	stw	r2,-28(fp)
  800640:	e0bff917 	ldw	r2,-28(fp)
  800644:	103fe50e 	bge	r2,zero,8005dc <__alt_data_end+0xff8005dc>
  800648:	00001806 	br	8006ac <alt_printf+0x1f0>
                        else
                            c = 'a' + digit - 10;
                        alt_putchar(c);
                    }
                }
                else if (c == 's')
  80064c:	e0bff807 	ldb	r2,-32(fp)
  800650:	10801cd8 	cmpnei	r2,r2,115
  800654:	1000151e 	bne	r2,zero,8006ac <alt_printf+0x1f0>
                {
                    /* Process string format. */
                    char *s = va_arg(args, char *);
  800658:	e0bffe17 	ldw	r2,-8(fp)
  80065c:	10c00104 	addi	r3,r2,4
  800660:	e0fffe15 	stw	r3,-8(fp)
  800664:	10800017 	ldw	r2,0(r2)
  800668:	e0bffa15 	stw	r2,-24(fp)

                    while(*s)
  80066c:	00000906 	br	800694 <alt_printf+0x1d8>
                      alt_putchar(*s++);
  800670:	e0bffa17 	ldw	r2,-24(fp)
  800674:	10c00044 	addi	r3,r2,1
  800678:	e0fffa15 	stw	r3,-24(fp)
  80067c:	10800003 	ldbu	r2,0(r2)
  800680:	10803fcc 	andi	r2,r2,255
  800684:	1080201c 	xori	r2,r2,128
  800688:	10bfe004 	addi	r2,r2,-128
  80068c:	1009883a 	mov	r4,r2
  800690:	08006e80 	call	8006e8 <alt_putchar>
                else if (c == 's')
                {
                    /* Process string format. */
                    char *s = va_arg(args, char *);

                    while(*s)
  800694:	e0bffa17 	ldw	r2,-24(fp)
  800698:	10800003 	ldbu	r2,0(r2)
  80069c:	10803fcc 	andi	r2,r2,255
  8006a0:	1080201c 	xori	r2,r2,128
  8006a4:	10bfe004 	addi	r2,r2,-128
  8006a8:	103ff11e 	bne	r2,zero,800670 <__alt_data_end+0xff800670>
    const char *w;
    char c;

    /* Process format string. */
    w = fmt;
    while ((c = *w++) != 0)
  8006ac:	e0bff717 	ldw	r2,-36(fp)
  8006b0:	10c00044 	addi	r3,r2,1
  8006b4:	e0fff715 	stw	r3,-36(fp)
  8006b8:	10800003 	ldbu	r2,0(r2)
  8006bc:	e0bff805 	stb	r2,-32(fp)
  8006c0:	e0bff807 	ldb	r2,-32(fp)
  8006c4:	103f8a1e 	bne	r2,zero,8004f0 <__alt_data_end+0xff8004f0>
        }
    }
#ifdef ALT_SEMIHOSTING
    alt_putbufflush();
#endif
}
  8006c8:	00000106 	br	8006d0 <alt_printf+0x214>
                      alt_putchar(*s++);
                }
            }
            else
            {
                break;
  8006cc:	0001883a 	nop
        }
    }
#ifdef ALT_SEMIHOSTING
    alt_putbufflush();
#endif
}
  8006d0:	0001883a 	nop
  8006d4:	e037883a 	mov	sp,fp
  8006d8:	dfc00117 	ldw	ra,4(sp)
  8006dc:	df000017 	ldw	fp,0(sp)
  8006e0:	dec00504 	addi	sp,sp,20
  8006e4:	f800283a 	ret

008006e8 <alt_putchar>:
 * Uses the ALT_DRIVER_WRITE() macro to call directly to driver if available.
 * Otherwise, uses newlib provided putchar() routine.
 */
int 
alt_putchar(int c)
{
  8006e8:	defffd04 	addi	sp,sp,-12
  8006ec:	dfc00215 	stw	ra,8(sp)
  8006f0:	df000115 	stw	fp,4(sp)
  8006f4:	df000104 	addi	fp,sp,4
  8006f8:	e13fff15 	stw	r4,-4(fp)
    if (ALT_DRIVER_WRITE(ALT_STDOUT_DEV, &c1, 1, 0) == -1) {
        return -1;
    }
    return c;
#else
    return putchar(c);
  8006fc:	d0a00c17 	ldw	r2,-32720(gp)
  800700:	10800217 	ldw	r2,8(r2)
  800704:	100b883a 	mov	r5,r2
  800708:	e13fff17 	ldw	r4,-4(fp)
  80070c:	08047740 	call	804774 <putc>
#endif
#endif
}
  800710:	e037883a 	mov	sp,fp
  800714:	dfc00117 	ldw	ra,4(sp)
  800718:	df000017 	ldw	fp,0(sp)
  80071c:	dec00204 	addi	sp,sp,8
  800720:	f800283a 	ret

00800724 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
  800724:	defffd04 	addi	sp,sp,-12
  800728:	dfc00215 	stw	ra,8(sp)
  80072c:	df000115 	stw	fp,4(sp)
  800730:	df000104 	addi	fp,sp,4
  800734:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
  800738:	d1600304 	addi	r5,gp,-32756
  80073c:	e13fff17 	ldw	r4,-4(fp)
  800740:	08035d40 	call	8035d4 <alt_dev_llist_insert>
}
  800744:	e037883a 	mov	sp,fp
  800748:	dfc00117 	ldw	ra,4(sp)
  80074c:	df000017 	ldw	fp,0(sp)
  800750:	dec00204 	addi	sp,sp,8
  800754:	f800283a 	ret

00800758 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
  800758:	defffd04 	addi	sp,sp,-12
  80075c:	dfc00215 	stw	ra,8(sp)
  800760:	df000115 	stw	fp,4(sp)
  800764:	df000104 	addi	fp,sp,4
  800768:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_GEN2_IRQ_INIT ( NIOS2_GEN2_0, nios2_gen2_0);
  80076c:	0803f480 	call	803f48 <altera_nios2_gen2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
  800770:	00800044 	movi	r2,1
  800774:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
  800778:	0001883a 	nop
  80077c:	e037883a 	mov	sp,fp
  800780:	dfc00117 	ldw	ra,4(sp)
  800784:	df000017 	ldw	fp,0(sp)
  800788:	dec00204 	addi	sp,sp,8
  80078c:	f800283a 	ret

00800790 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
  800790:	defffe04 	addi	sp,sp,-8
  800794:	dfc00115 	stw	ra,4(sp)
  800798:	df000015 	stw	fp,0(sp)
  80079c:	d839883a 	mov	fp,sp
    ALTERA_AVALON_TIMER_INIT ( SYSTEM_TIMER, system_timer);
  8007a0:	01c0fa04 	movi	r7,1000
  8007a4:	018000c4 	movi	r6,3
  8007a8:	000b883a 	mov	r5,zero
  8007ac:	01004034 	movhi	r4,256
  8007b0:	21041804 	addi	r4,r4,4192
  8007b4:	08021fc0 	call	8021fc <alt_avalon_timer_sc_init>
    ALTERA_AVALON_TIMER_INIT ( TIMER_0, timer_0);
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART_0, Jtag_uart_0);
  8007b8:	000d883a 	mov	r6,zero
  8007bc:	000b883a 	mov	r5,zero
  8007c0:	01002034 	movhi	r4,128
  8007c4:	211d0d04 	addi	r4,r4,29748
  8007c8:	08009a80 	call	8009a8 <altera_avalon_jtag_uart_init>
  8007cc:	01002034 	movhi	r4,128
  8007d0:	211d0304 	addi	r4,r4,29708
  8007d4:	08007240 	call	800724 <alt_dev_reg>
    ALTERA_AVALON_LCD_16207_INIT ( LCD_DISPLAY, lcd_display);
  8007d8:	01002074 	movhi	r4,129
  8007dc:	21212504 	addi	r4,r4,-31596
  8007e0:	0801fec0 	call	801fec <altera_avalon_lcd_16207_init>
  8007e4:	01002074 	movhi	r4,129
  8007e8:	21211b04 	addi	r4,r4,-31636
  8007ec:	08007240 	call	800724 <alt_dev_reg>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSID_QSYS_0, sysid_qsys_0);
  8007f0:	0001883a 	nop
    ALTERA_AVALON_UART_INIT ( UART, uart);
  8007f4:	01800044 	movi	r6,1
  8007f8:	000b883a 	mov	r5,zero
  8007fc:	01002074 	movhi	r4,129
  800800:	21216d04 	addi	r4,r4,-31308
  800804:	08023800 	call	802380 <altera_avalon_uart_init>
  800808:	01002074 	movhi	r4,129
  80080c:	21216304 	addi	r4,r4,-31348
  800810:	08007240 	call	800724 <alt_dev_reg>
    ALTERA_UP_AVALON_AUDIO_AND_VIDEO_CONFIG_INIT ( AUDIO_I2C_CONFIG, audio_i2c_config);
  800814:	01002074 	movhi	r4,129
  800818:	21219404 	addi	r4,r4,-31152
  80081c:	08007240 	call	800724 <alt_dev_reg>
    ALTERA_UP_AVALON_AUDIO_INIT ( AUDIO, Audio);
  800820:	01002074 	movhi	r4,129
  800824:	2121a004 	addi	r4,r4,-31104
  800828:	08007240 	call	800724 <alt_dev_reg>
}
  80082c:	0001883a 	nop
  800830:	e037883a 	mov	sp,fp
  800834:	dfc00117 	ldw	ra,4(sp)
  800838:	df000017 	ldw	fp,0(sp)
  80083c:	dec00204 	addi	sp,sp,8
  800840:	f800283a 	ret

00800844 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
  800844:	defffa04 	addi	sp,sp,-24
  800848:	dfc00515 	stw	ra,20(sp)
  80084c:	df000415 	stw	fp,16(sp)
  800850:	df000404 	addi	fp,sp,16
  800854:	e13ffd15 	stw	r4,-12(fp)
  800858:	e17ffe15 	stw	r5,-8(fp)
  80085c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
  800860:	e0bffd17 	ldw	r2,-12(fp)
  800864:	10800017 	ldw	r2,0(r2)
  800868:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
  80086c:	e0bffc17 	ldw	r2,-16(fp)
  800870:	10c00a04 	addi	r3,r2,40
  800874:	e0bffd17 	ldw	r2,-12(fp)
  800878:	10800217 	ldw	r2,8(r2)
  80087c:	100f883a 	mov	r7,r2
  800880:	e1bfff17 	ldw	r6,-4(fp)
  800884:	e17ffe17 	ldw	r5,-8(fp)
  800888:	1809883a 	mov	r4,r3
  80088c:	0800e640 	call	800e64 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
  800890:	e037883a 	mov	sp,fp
  800894:	dfc00117 	ldw	ra,4(sp)
  800898:	df000017 	ldw	fp,0(sp)
  80089c:	dec00204 	addi	sp,sp,8
  8008a0:	f800283a 	ret

008008a4 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
  8008a4:	defffa04 	addi	sp,sp,-24
  8008a8:	dfc00515 	stw	ra,20(sp)
  8008ac:	df000415 	stw	fp,16(sp)
  8008b0:	df000404 	addi	fp,sp,16
  8008b4:	e13ffd15 	stw	r4,-12(fp)
  8008b8:	e17ffe15 	stw	r5,-8(fp)
  8008bc:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
  8008c0:	e0bffd17 	ldw	r2,-12(fp)
  8008c4:	10800017 	ldw	r2,0(r2)
  8008c8:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
  8008cc:	e0bffc17 	ldw	r2,-16(fp)
  8008d0:	10c00a04 	addi	r3,r2,40
  8008d4:	e0bffd17 	ldw	r2,-12(fp)
  8008d8:	10800217 	ldw	r2,8(r2)
  8008dc:	100f883a 	mov	r7,r2
  8008e0:	e1bfff17 	ldw	r6,-4(fp)
  8008e4:	e17ffe17 	ldw	r5,-8(fp)
  8008e8:	1809883a 	mov	r4,r3
  8008ec:	08010800 	call	801080 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
  8008f0:	e037883a 	mov	sp,fp
  8008f4:	dfc00117 	ldw	ra,4(sp)
  8008f8:	df000017 	ldw	fp,0(sp)
  8008fc:	dec00204 	addi	sp,sp,8
  800900:	f800283a 	ret

00800904 <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
  800904:	defffc04 	addi	sp,sp,-16
  800908:	dfc00315 	stw	ra,12(sp)
  80090c:	df000215 	stw	fp,8(sp)
  800910:	df000204 	addi	fp,sp,8
  800914:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
  800918:	e0bfff17 	ldw	r2,-4(fp)
  80091c:	10800017 	ldw	r2,0(r2)
  800920:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
  800924:	e0bffe17 	ldw	r2,-8(fp)
  800928:	10c00a04 	addi	r3,r2,40
  80092c:	e0bfff17 	ldw	r2,-4(fp)
  800930:	10800217 	ldw	r2,8(r2)
  800934:	100b883a 	mov	r5,r2
  800938:	1809883a 	mov	r4,r3
  80093c:	0800d0c0 	call	800d0c <altera_avalon_jtag_uart_close>
}
  800940:	e037883a 	mov	sp,fp
  800944:	dfc00117 	ldw	ra,4(sp)
  800948:	df000017 	ldw	fp,0(sp)
  80094c:	dec00204 	addi	sp,sp,8
  800950:	f800283a 	ret

00800954 <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
  800954:	defffa04 	addi	sp,sp,-24
  800958:	dfc00515 	stw	ra,20(sp)
  80095c:	df000415 	stw	fp,16(sp)
  800960:	df000404 	addi	fp,sp,16
  800964:	e13ffd15 	stw	r4,-12(fp)
  800968:	e17ffe15 	stw	r5,-8(fp)
  80096c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
  800970:	e0bffd17 	ldw	r2,-12(fp)
  800974:	10800017 	ldw	r2,0(r2)
  800978:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
  80097c:	e0bffc17 	ldw	r2,-16(fp)
  800980:	10800a04 	addi	r2,r2,40
  800984:	e1bfff17 	ldw	r6,-4(fp)
  800988:	e17ffe17 	ldw	r5,-8(fp)
  80098c:	1009883a 	mov	r4,r2
  800990:	0800d740 	call	800d74 <altera_avalon_jtag_uart_ioctl>
}
  800994:	e037883a 	mov	sp,fp
  800998:	dfc00117 	ldw	ra,4(sp)
  80099c:	df000017 	ldw	fp,0(sp)
  8009a0:	dec00204 	addi	sp,sp,8
  8009a4:	f800283a 	ret

008009a8 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
  8009a8:	defffb04 	addi	sp,sp,-20
  8009ac:	dfc00415 	stw	ra,16(sp)
  8009b0:	df000315 	stw	fp,12(sp)
  8009b4:	df000304 	addi	fp,sp,12
  8009b8:	e13ffd15 	stw	r4,-12(fp)
  8009bc:	e17ffe15 	stw	r5,-8(fp)
  8009c0:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
  8009c4:	e0bffd17 	ldw	r2,-12(fp)
  8009c8:	00c00044 	movi	r3,1
  8009cc:	10c00815 	stw	r3,32(r2)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
  8009d0:	e0bffd17 	ldw	r2,-12(fp)
  8009d4:	10800017 	ldw	r2,0(r2)
  8009d8:	10800104 	addi	r2,r2,4
  8009dc:	1007883a 	mov	r3,r2
  8009e0:	e0bffd17 	ldw	r2,-12(fp)
  8009e4:	10800817 	ldw	r2,32(r2)
  8009e8:	18800035 	stwio	r2,0(r3)
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
                      sp, NULL);
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
  8009ec:	e0bfff17 	ldw	r2,-4(fp)
  8009f0:	01802034 	movhi	r6,128
  8009f4:	31829704 	addi	r6,r6,2652
  8009f8:	e17ffd17 	ldw	r5,-12(fp)
  8009fc:	1009883a 	mov	r4,r2
  800a00:	080393c0 	call	80393c <alt_irq_register>
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
  800a04:	e0bffd17 	ldw	r2,-12(fp)
  800a08:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
  800a0c:	e0bffd17 	ldw	r2,-12(fp)
  800a10:	10800204 	addi	r2,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
  800a14:	d0e74217 	ldw	r3,-25336(gp)
  800a18:	e1fffd17 	ldw	r7,-12(fp)
  800a1c:	01802034 	movhi	r6,128
  800a20:	31831b04 	addi	r6,r6,3180
  800a24:	180b883a 	mov	r5,r3
  800a28:	1009883a 	mov	r4,r2
  800a2c:	08032ec0 	call	8032ec <alt_alarm_start>
  800a30:	1000040e 	bge	r2,zero,800a44 <altera_avalon_jtag_uart_init+0x9c>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
  800a34:	e0fffd17 	ldw	r3,-12(fp)
  800a38:	00a00034 	movhi	r2,32768
  800a3c:	10bfffc4 	addi	r2,r2,-1
  800a40:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
  800a44:	0001883a 	nop
  800a48:	e037883a 	mov	sp,fp
  800a4c:	dfc00117 	ldw	ra,4(sp)
  800a50:	df000017 	ldw	fp,0(sp)
  800a54:	dec00204 	addi	sp,sp,8
  800a58:	f800283a 	ret

00800a5c <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
  800a5c:	defff704 	addi	sp,sp,-36
  800a60:	df000815 	stw	fp,32(sp)
  800a64:	df000804 	addi	fp,sp,32
  800a68:	e13ffe15 	stw	r4,-8(fp)
  800a6c:	e17fff15 	stw	r5,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
  800a70:	e0bffe17 	ldw	r2,-8(fp)
  800a74:	e0bffa15 	stw	r2,-24(fp)
  unsigned int base = sp->base;
  800a78:	e0bffa17 	ldw	r2,-24(fp)
  800a7c:	10800017 	ldw	r2,0(r2)
  800a80:	e0bffb15 	stw	r2,-20(fp)
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
  800a84:	e0bffb17 	ldw	r2,-20(fp)
  800a88:	10800104 	addi	r2,r2,4
  800a8c:	10800037 	ldwio	r2,0(r2)
  800a90:	e0bffc15 	stw	r2,-16(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
  800a94:	e0bffc17 	ldw	r2,-16(fp)
  800a98:	1080c00c 	andi	r2,r2,768
  800a9c:	10006d26 	beq	r2,zero,800c54 <altera_avalon_jtag_uart_irq+0x1f8>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
  800aa0:	e0bffc17 	ldw	r2,-16(fp)
  800aa4:	1080400c 	andi	r2,r2,256
  800aa8:	10003526 	beq	r2,zero,800b80 <altera_avalon_jtag_uart_irq+0x124>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
  800aac:	00800074 	movhi	r2,1
  800ab0:	e0bff815 	stw	r2,-32(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
  800ab4:	e0bffa17 	ldw	r2,-24(fp)
  800ab8:	10800a17 	ldw	r2,40(r2)
  800abc:	10800044 	addi	r2,r2,1
  800ac0:	1081ffcc 	andi	r2,r2,2047
  800ac4:	e0bffd15 	stw	r2,-12(fp)
        if (next == sp->rx_out)
  800ac8:	e0bffa17 	ldw	r2,-24(fp)
  800acc:	10c00b17 	ldw	r3,44(r2)
  800ad0:	e0bffd17 	ldw	r2,-12(fp)
  800ad4:	18801526 	beq	r3,r2,800b2c <altera_avalon_jtag_uart_irq+0xd0>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
  800ad8:	e0bffb17 	ldw	r2,-20(fp)
  800adc:	10800037 	ldwio	r2,0(r2)
  800ae0:	e0bff815 	stw	r2,-32(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
  800ae4:	e0bff817 	ldw	r2,-32(fp)
  800ae8:	10a0000c 	andi	r2,r2,32768
  800aec:	10001126 	beq	r2,zero,800b34 <altera_avalon_jtag_uart_irq+0xd8>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
  800af0:	e0bffa17 	ldw	r2,-24(fp)
  800af4:	10800a17 	ldw	r2,40(r2)
  800af8:	e0fff817 	ldw	r3,-32(fp)
  800afc:	1809883a 	mov	r4,r3
  800b00:	e0fffa17 	ldw	r3,-24(fp)
  800b04:	1885883a 	add	r2,r3,r2
  800b08:	10800e04 	addi	r2,r2,56
  800b0c:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
  800b10:	e0bffa17 	ldw	r2,-24(fp)
  800b14:	10800a17 	ldw	r2,40(r2)
  800b18:	10800044 	addi	r2,r2,1
  800b1c:	10c1ffcc 	andi	r3,r2,2047
  800b20:	e0bffa17 	ldw	r2,-24(fp)
  800b24:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
  800b28:	003fe206 	br	800ab4 <__alt_data_end+0xff800ab4>
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
        if (next == sp->rx_out)
          break;
  800b2c:	0001883a 	nop
  800b30:	00000106 	br	800b38 <altera_avalon_jtag_uart_irq+0xdc>
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
          break;
  800b34:	0001883a 	nop

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
  800b38:	e0bff817 	ldw	r2,-32(fp)
  800b3c:	10bfffec 	andhi	r2,r2,65535
  800b40:	10000f26 	beq	r2,zero,800b80 <altera_avalon_jtag_uart_irq+0x124>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
  800b44:	e0bffa17 	ldw	r2,-24(fp)
  800b48:	10c00817 	ldw	r3,32(r2)
  800b4c:	00bfff84 	movi	r2,-2
  800b50:	1886703a 	and	r3,r3,r2
  800b54:	e0bffa17 	ldw	r2,-24(fp)
  800b58:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
  800b5c:	e0bffb17 	ldw	r2,-20(fp)
  800b60:	10800104 	addi	r2,r2,4
  800b64:	1007883a 	mov	r3,r2
  800b68:	e0bffa17 	ldw	r2,-24(fp)
  800b6c:	10800817 	ldw	r2,32(r2)
  800b70:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
  800b74:	e0bffb17 	ldw	r2,-20(fp)
  800b78:	10800104 	addi	r2,r2,4
  800b7c:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
  800b80:	e0bffc17 	ldw	r2,-16(fp)
  800b84:	1080800c 	andi	r2,r2,512
  800b88:	103fbe26 	beq	r2,zero,800a84 <__alt_data_end+0xff800a84>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
  800b8c:	e0bffc17 	ldw	r2,-16(fp)
  800b90:	1004d43a 	srli	r2,r2,16
  800b94:	e0bff915 	stw	r2,-28(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
  800b98:	00001406 	br	800bec <altera_avalon_jtag_uart_irq+0x190>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
  800b9c:	e0bffb17 	ldw	r2,-20(fp)
  800ba0:	e0fffa17 	ldw	r3,-24(fp)
  800ba4:	18c00d17 	ldw	r3,52(r3)
  800ba8:	e13ffa17 	ldw	r4,-24(fp)
  800bac:	20c7883a 	add	r3,r4,r3
  800bb0:	18c20e04 	addi	r3,r3,2104
  800bb4:	18c00003 	ldbu	r3,0(r3)
  800bb8:	18c03fcc 	andi	r3,r3,255
  800bbc:	18c0201c 	xori	r3,r3,128
  800bc0:	18ffe004 	addi	r3,r3,-128
  800bc4:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
  800bc8:	e0bffa17 	ldw	r2,-24(fp)
  800bcc:	10800d17 	ldw	r2,52(r2)
  800bd0:	10800044 	addi	r2,r2,1
  800bd4:	10c1ffcc 	andi	r3,r2,2047
  800bd8:	e0bffa17 	ldw	r2,-24(fp)
  800bdc:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
  800be0:	e0bff917 	ldw	r2,-28(fp)
  800be4:	10bfffc4 	addi	r2,r2,-1
  800be8:	e0bff915 	stw	r2,-28(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
  800bec:	e0bff917 	ldw	r2,-28(fp)
  800bf0:	10000526 	beq	r2,zero,800c08 <altera_avalon_jtag_uart_irq+0x1ac>
  800bf4:	e0bffa17 	ldw	r2,-24(fp)
  800bf8:	10c00d17 	ldw	r3,52(r2)
  800bfc:	e0bffa17 	ldw	r2,-24(fp)
  800c00:	10800c17 	ldw	r2,48(r2)
  800c04:	18bfe51e 	bne	r3,r2,800b9c <__alt_data_end+0xff800b9c>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
  800c08:	e0bff917 	ldw	r2,-28(fp)
  800c0c:	103f9d26 	beq	r2,zero,800a84 <__alt_data_end+0xff800a84>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
  800c10:	e0bffa17 	ldw	r2,-24(fp)
  800c14:	10c00817 	ldw	r3,32(r2)
  800c18:	00bfff44 	movi	r2,-3
  800c1c:	1886703a 	and	r3,r3,r2
  800c20:	e0bffa17 	ldw	r2,-24(fp)
  800c24:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
  800c28:	e0bffa17 	ldw	r2,-24(fp)
  800c2c:	10800017 	ldw	r2,0(r2)
  800c30:	10800104 	addi	r2,r2,4
  800c34:	1007883a 	mov	r3,r2
  800c38:	e0bffa17 	ldw	r2,-24(fp)
  800c3c:	10800817 	ldw	r2,32(r2)
  800c40:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
  800c44:	e0bffb17 	ldw	r2,-20(fp)
  800c48:	10800104 	addi	r2,r2,4
  800c4c:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
  800c50:	003f8c06 	br	800a84 <__alt_data_end+0xff800a84>
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
      break;
  800c54:	0001883a 	nop
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
      }
    }
  }
}
  800c58:	0001883a 	nop
  800c5c:	e037883a 	mov	sp,fp
  800c60:	df000017 	ldw	fp,0(sp)
  800c64:	dec00104 	addi	sp,sp,4
  800c68:	f800283a 	ret

00800c6c <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
  800c6c:	defff804 	addi	sp,sp,-32
  800c70:	df000715 	stw	fp,28(sp)
  800c74:	df000704 	addi	fp,sp,28
  800c78:	e13ffb15 	stw	r4,-20(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
  800c7c:	e0bffb17 	ldw	r2,-20(fp)
  800c80:	e0bff915 	stw	r2,-28(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
  800c84:	e0bff917 	ldw	r2,-28(fp)
  800c88:	10800017 	ldw	r2,0(r2)
  800c8c:	10800104 	addi	r2,r2,4
  800c90:	10800037 	ldwio	r2,0(r2)
  800c94:	e0bffa15 	stw	r2,-24(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
  800c98:	e0bffa17 	ldw	r2,-24(fp)
  800c9c:	1081000c 	andi	r2,r2,1024
  800ca0:	10000b26 	beq	r2,zero,800cd0 <altera_avalon_jtag_uart_timeout+0x64>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
  800ca4:	e0bff917 	ldw	r2,-28(fp)
  800ca8:	10800017 	ldw	r2,0(r2)
  800cac:	10800104 	addi	r2,r2,4
  800cb0:	1007883a 	mov	r3,r2
  800cb4:	e0bff917 	ldw	r2,-28(fp)
  800cb8:	10800817 	ldw	r2,32(r2)
  800cbc:	10810014 	ori	r2,r2,1024
  800cc0:	18800035 	stwio	r2,0(r3)
    sp->host_inactive = 0;
  800cc4:	e0bff917 	ldw	r2,-28(fp)
  800cc8:	10000915 	stw	zero,36(r2)
  800ccc:	00000a06 	br	800cf8 <altera_avalon_jtag_uart_timeout+0x8c>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
  800cd0:	e0bff917 	ldw	r2,-28(fp)
  800cd4:	10c00917 	ldw	r3,36(r2)
  800cd8:	00a00034 	movhi	r2,32768
  800cdc:	10bfff04 	addi	r2,r2,-4
  800ce0:	10c00536 	bltu	r2,r3,800cf8 <altera_avalon_jtag_uart_timeout+0x8c>
    sp->host_inactive++;
  800ce4:	e0bff917 	ldw	r2,-28(fp)
  800ce8:	10800917 	ldw	r2,36(r2)
  800cec:	10c00044 	addi	r3,r2,1
  800cf0:	e0bff917 	ldw	r2,-28(fp)
  800cf4:	10c00915 	stw	r3,36(r2)
  800cf8:	d0a74217 	ldw	r2,-25336(gp)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
  800cfc:	e037883a 	mov	sp,fp
  800d00:	df000017 	ldw	fp,0(sp)
  800d04:	dec00104 	addi	sp,sp,4
  800d08:	f800283a 	ret

00800d0c <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
  800d0c:	defffd04 	addi	sp,sp,-12
  800d10:	df000215 	stw	fp,8(sp)
  800d14:	df000204 	addi	fp,sp,8
  800d18:	e13ffe15 	stw	r4,-8(fp)
  800d1c:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
  800d20:	00000506 	br	800d38 <altera_avalon_jtag_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
  800d24:	e0bfff17 	ldw	r2,-4(fp)
  800d28:	1090000c 	andi	r2,r2,16384
  800d2c:	10000226 	beq	r2,zero,800d38 <altera_avalon_jtag_uart_close+0x2c>
      return -EWOULDBLOCK; 
  800d30:	00bffd44 	movi	r2,-11
  800d34:	00000b06 	br	800d64 <altera_avalon_jtag_uart_close+0x58>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
  800d38:	e0bffe17 	ldw	r2,-8(fp)
  800d3c:	10c00d17 	ldw	r3,52(r2)
  800d40:	e0bffe17 	ldw	r2,-8(fp)
  800d44:	10800c17 	ldw	r2,48(r2)
  800d48:	18800526 	beq	r3,r2,800d60 <altera_avalon_jtag_uart_close+0x54>
  800d4c:	e0bffe17 	ldw	r2,-8(fp)
  800d50:	10c00917 	ldw	r3,36(r2)
  800d54:	e0bffe17 	ldw	r2,-8(fp)
  800d58:	10800117 	ldw	r2,4(r2)
  800d5c:	18bff136 	bltu	r3,r2,800d24 <__alt_data_end+0xff800d24>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
  800d60:	0005883a 	mov	r2,zero
}
  800d64:	e037883a 	mov	sp,fp
  800d68:	df000017 	ldw	fp,0(sp)
  800d6c:	dec00104 	addi	sp,sp,4
  800d70:	f800283a 	ret

00800d74 <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
  800d74:	defffa04 	addi	sp,sp,-24
  800d78:	df000515 	stw	fp,20(sp)
  800d7c:	df000504 	addi	fp,sp,20
  800d80:	e13ffd15 	stw	r4,-12(fp)
  800d84:	e17ffe15 	stw	r5,-8(fp)
  800d88:	e1bfff15 	stw	r6,-4(fp)
  int rc = -ENOTTY;
  800d8c:	00bff9c4 	movi	r2,-25
  800d90:	e0bffb15 	stw	r2,-20(fp)

  switch (req)
  800d94:	e0bffe17 	ldw	r2,-8(fp)
  800d98:	10da8060 	cmpeqi	r3,r2,27137
  800d9c:	1800031e 	bne	r3,zero,800dac <altera_avalon_jtag_uart_ioctl+0x38>
  800da0:	109a80a0 	cmpeqi	r2,r2,27138
  800da4:	1000181e 	bne	r2,zero,800e08 <altera_avalon_jtag_uart_ioctl+0x94>
      rc = 0;
    }
    break;

  default:
    break;
  800da8:	00002906 	br	800e50 <altera_avalon_jtag_uart_ioctl+0xdc>

  switch (req)
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
  800dac:	e0bffd17 	ldw	r2,-12(fp)
  800db0:	10c00117 	ldw	r3,4(r2)
  800db4:	00a00034 	movhi	r2,32768
  800db8:	10bfffc4 	addi	r2,r2,-1
  800dbc:	18802126 	beq	r3,r2,800e44 <altera_avalon_jtag_uart_ioctl+0xd0>
    {
      int timeout = *((int *)arg);
  800dc0:	e0bfff17 	ldw	r2,-4(fp)
  800dc4:	10800017 	ldw	r2,0(r2)
  800dc8:	e0bffc15 	stw	r2,-16(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
  800dcc:	e0bffc17 	ldw	r2,-16(fp)
  800dd0:	10800090 	cmplti	r2,r2,2
  800dd4:	1000061e 	bne	r2,zero,800df0 <altera_avalon_jtag_uart_ioctl+0x7c>
  800dd8:	e0fffc17 	ldw	r3,-16(fp)
  800ddc:	00a00034 	movhi	r2,32768
  800de0:	10bfffc4 	addi	r2,r2,-1
  800de4:	18800226 	beq	r3,r2,800df0 <altera_avalon_jtag_uart_ioctl+0x7c>
  800de8:	e0bffc17 	ldw	r2,-16(fp)
  800dec:	00000206 	br	800df8 <altera_avalon_jtag_uart_ioctl+0x84>
  800df0:	00a00034 	movhi	r2,32768
  800df4:	10bfff84 	addi	r2,r2,-2
  800df8:	e0fffd17 	ldw	r3,-12(fp)
  800dfc:	18800115 	stw	r2,4(r3)
      rc = 0;
  800e00:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
  800e04:	00000f06 	br	800e44 <altera_avalon_jtag_uart_ioctl+0xd0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
  800e08:	e0bffd17 	ldw	r2,-12(fp)
  800e0c:	10c00117 	ldw	r3,4(r2)
  800e10:	00a00034 	movhi	r2,32768
  800e14:	10bfffc4 	addi	r2,r2,-1
  800e18:	18800c26 	beq	r3,r2,800e4c <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
  800e1c:	e0bffd17 	ldw	r2,-12(fp)
  800e20:	10c00917 	ldw	r3,36(r2)
  800e24:	e0bffd17 	ldw	r2,-12(fp)
  800e28:	10800117 	ldw	r2,4(r2)
  800e2c:	1885803a 	cmpltu	r2,r3,r2
  800e30:	10c03fcc 	andi	r3,r2,255
  800e34:	e0bfff17 	ldw	r2,-4(fp)
  800e38:	10c00015 	stw	r3,0(r2)
      rc = 0;
  800e3c:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
  800e40:	00000206 	br	800e4c <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      int timeout = *((int *)arg);
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
      rc = 0;
    }
    break;
  800e44:	0001883a 	nop
  800e48:	00000106 	br	800e50 <altera_avalon_jtag_uart_ioctl+0xdc>
    if (sp->timeout != INT_MAX)
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
      rc = 0;
    }
    break;
  800e4c:	0001883a 	nop

  default:
    break;
  }

  return rc;
  800e50:	e0bffb17 	ldw	r2,-20(fp)
}
  800e54:	e037883a 	mov	sp,fp
  800e58:	df000017 	ldw	fp,0(sp)
  800e5c:	dec00104 	addi	sp,sp,4
  800e60:	f800283a 	ret

00800e64 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
  800e64:	defff304 	addi	sp,sp,-52
  800e68:	dfc00c15 	stw	ra,48(sp)
  800e6c:	df000b15 	stw	fp,44(sp)
  800e70:	df000b04 	addi	fp,sp,44
  800e74:	e13ffc15 	stw	r4,-16(fp)
  800e78:	e17ffd15 	stw	r5,-12(fp)
  800e7c:	e1bffe15 	stw	r6,-8(fp)
  800e80:	e1ffff15 	stw	r7,-4(fp)
  char * ptr = buffer;
  800e84:	e0bffd17 	ldw	r2,-12(fp)
  800e88:	e0bff515 	stw	r2,-44(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
  800e8c:	00004706 	br	800fac <altera_avalon_jtag_uart_read+0x148>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
  800e90:	e0bffc17 	ldw	r2,-16(fp)
  800e94:	10800a17 	ldw	r2,40(r2)
  800e98:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
  800e9c:	e0bffc17 	ldw	r2,-16(fp)
  800ea0:	10800b17 	ldw	r2,44(r2)
  800ea4:	e0bff815 	stw	r2,-32(fp)

      if (in >= out)
  800ea8:	e0fff717 	ldw	r3,-36(fp)
  800eac:	e0bff817 	ldw	r2,-32(fp)
  800eb0:	18800536 	bltu	r3,r2,800ec8 <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
  800eb4:	e0fff717 	ldw	r3,-36(fp)
  800eb8:	e0bff817 	ldw	r2,-32(fp)
  800ebc:	1885c83a 	sub	r2,r3,r2
  800ec0:	e0bff615 	stw	r2,-40(fp)
  800ec4:	00000406 	br	800ed8 <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
  800ec8:	00c20004 	movi	r3,2048
  800ecc:	e0bff817 	ldw	r2,-32(fp)
  800ed0:	1885c83a 	sub	r2,r3,r2
  800ed4:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
  800ed8:	e0bff617 	ldw	r2,-40(fp)
  800edc:	10001e26 	beq	r2,zero,800f58 <altera_avalon_jtag_uart_read+0xf4>
        break; /* No more data available */

      if (n > space)
  800ee0:	e0fffe17 	ldw	r3,-8(fp)
  800ee4:	e0bff617 	ldw	r2,-40(fp)
  800ee8:	1880022e 	bgeu	r3,r2,800ef4 <altera_avalon_jtag_uart_read+0x90>
        n = space;
  800eec:	e0bffe17 	ldw	r2,-8(fp)
  800ef0:	e0bff615 	stw	r2,-40(fp)

      memcpy(ptr, sp->rx_buf + out, n);
  800ef4:	e0bffc17 	ldw	r2,-16(fp)
  800ef8:	10c00e04 	addi	r3,r2,56
  800efc:	e0bff817 	ldw	r2,-32(fp)
  800f00:	1885883a 	add	r2,r3,r2
  800f04:	e1bff617 	ldw	r6,-40(fp)
  800f08:	100b883a 	mov	r5,r2
  800f0c:	e13ff517 	ldw	r4,-44(fp)
  800f10:	08044640 	call	804464 <memcpy>
      ptr   += n;
  800f14:	e0fff517 	ldw	r3,-44(fp)
  800f18:	e0bff617 	ldw	r2,-40(fp)
  800f1c:	1885883a 	add	r2,r3,r2
  800f20:	e0bff515 	stw	r2,-44(fp)
      space -= n;
  800f24:	e0fffe17 	ldw	r3,-8(fp)
  800f28:	e0bff617 	ldw	r2,-40(fp)
  800f2c:	1885c83a 	sub	r2,r3,r2
  800f30:	e0bffe15 	stw	r2,-8(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
  800f34:	e0fff817 	ldw	r3,-32(fp)
  800f38:	e0bff617 	ldw	r2,-40(fp)
  800f3c:	1885883a 	add	r2,r3,r2
  800f40:	10c1ffcc 	andi	r3,r2,2047
  800f44:	e0bffc17 	ldw	r2,-16(fp)
  800f48:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
  800f4c:	e0bffe17 	ldw	r2,-8(fp)
  800f50:	00bfcf16 	blt	zero,r2,800e90 <__alt_data_end+0xff800e90>
  800f54:	00000106 	br	800f5c <altera_avalon_jtag_uart_read+0xf8>
        n = in - out;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;

      if (n == 0)
        break; /* No more data available */
  800f58:	0001883a 	nop
      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
  800f5c:	e0fff517 	ldw	r3,-44(fp)
  800f60:	e0bffd17 	ldw	r2,-12(fp)
  800f64:	1880141e 	bne	r3,r2,800fb8 <altera_avalon_jtag_uart_read+0x154>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
  800f68:	e0bfff17 	ldw	r2,-4(fp)
  800f6c:	1090000c 	andi	r2,r2,16384
  800f70:	1000131e 	bne	r2,zero,800fc0 <altera_avalon_jtag_uart_read+0x15c>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
  800f74:	0001883a 	nop
  800f78:	e0bffc17 	ldw	r2,-16(fp)
  800f7c:	10c00a17 	ldw	r3,40(r2)
  800f80:	e0bff717 	ldw	r2,-36(fp)
  800f84:	1880051e 	bne	r3,r2,800f9c <altera_avalon_jtag_uart_read+0x138>
  800f88:	e0bffc17 	ldw	r2,-16(fp)
  800f8c:	10c00917 	ldw	r3,36(r2)
  800f90:	e0bffc17 	ldw	r2,-16(fp)
  800f94:	10800117 	ldw	r2,4(r2)
  800f98:	18bff736 	bltu	r3,r2,800f78 <__alt_data_end+0xff800f78>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
  800f9c:	e0bffc17 	ldw	r2,-16(fp)
  800fa0:	10c00a17 	ldw	r3,40(r2)
  800fa4:	e0bff717 	ldw	r2,-36(fp)
  800fa8:	18800726 	beq	r3,r2,800fc8 <altera_avalon_jtag_uart_read+0x164>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
  800fac:	e0bffe17 	ldw	r2,-8(fp)
  800fb0:	00bfb716 	blt	zero,r2,800e90 <__alt_data_end+0xff800e90>
  800fb4:	00000506 	br	800fcc <altera_avalon_jtag_uart_read+0x168>
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
      break;
  800fb8:	0001883a 	nop
  800fbc:	00000306 	br	800fcc <altera_avalon_jtag_uart_read+0x168>

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
      break;
  800fc0:	0001883a 	nop
  800fc4:	00000106 	br	800fcc <altera_avalon_jtag_uart_read+0x168>
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
      break;
  800fc8:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
  800fcc:	e0fff517 	ldw	r3,-44(fp)
  800fd0:	e0bffd17 	ldw	r2,-12(fp)
  800fd4:	18801826 	beq	r3,r2,801038 <altera_avalon_jtag_uart_read+0x1d4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  800fd8:	0005303a 	rdctl	r2,status
  800fdc:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  800fe0:	e0fffb17 	ldw	r3,-20(fp)
  800fe4:	00bfff84 	movi	r2,-2
  800fe8:	1884703a 	and	r2,r3,r2
  800fec:	1001703a 	wrctl	status,r2
  
  return context;
  800ff0:	e0bffb17 	ldw	r2,-20(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
  800ff4:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
  800ff8:	e0bffc17 	ldw	r2,-16(fp)
  800ffc:	10800817 	ldw	r2,32(r2)
  801000:	10c00054 	ori	r3,r2,1
  801004:	e0bffc17 	ldw	r2,-16(fp)
  801008:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
  80100c:	e0bffc17 	ldw	r2,-16(fp)
  801010:	10800017 	ldw	r2,0(r2)
  801014:	10800104 	addi	r2,r2,4
  801018:	1007883a 	mov	r3,r2
  80101c:	e0bffc17 	ldw	r2,-16(fp)
  801020:	10800817 	ldw	r2,32(r2)
  801024:	18800035 	stwio	r2,0(r3)
  801028:	e0bffa17 	ldw	r2,-24(fp)
  80102c:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  801030:	e0bff917 	ldw	r2,-28(fp)
  801034:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
  801038:	e0fff517 	ldw	r3,-44(fp)
  80103c:	e0bffd17 	ldw	r2,-12(fp)
  801040:	18800426 	beq	r3,r2,801054 <altera_avalon_jtag_uart_read+0x1f0>
    return ptr - buffer;
  801044:	e0fff517 	ldw	r3,-44(fp)
  801048:	e0bffd17 	ldw	r2,-12(fp)
  80104c:	1885c83a 	sub	r2,r3,r2
  801050:	00000606 	br	80106c <altera_avalon_jtag_uart_read+0x208>
  else if (flags & O_NONBLOCK)
  801054:	e0bfff17 	ldw	r2,-4(fp)
  801058:	1090000c 	andi	r2,r2,16384
  80105c:	10000226 	beq	r2,zero,801068 <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
  801060:	00bffd44 	movi	r2,-11
  801064:	00000106 	br	80106c <altera_avalon_jtag_uart_read+0x208>
  else
    return -EIO;
  801068:	00bffec4 	movi	r2,-5
}
  80106c:	e037883a 	mov	sp,fp
  801070:	dfc00117 	ldw	ra,4(sp)
  801074:	df000017 	ldw	fp,0(sp)
  801078:	dec00204 	addi	sp,sp,8
  80107c:	f800283a 	ret

00801080 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
  801080:	defff304 	addi	sp,sp,-52
  801084:	dfc00c15 	stw	ra,48(sp)
  801088:	df000b15 	stw	fp,44(sp)
  80108c:	df000b04 	addi	fp,sp,44
  801090:	e13ffc15 	stw	r4,-16(fp)
  801094:	e17ffd15 	stw	r5,-12(fp)
  801098:	e1bffe15 	stw	r6,-8(fp)
  80109c:	e1ffff15 	stw	r7,-4(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
  8010a0:	e03ff515 	stw	zero,-44(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
  8010a4:	e0bffd17 	ldw	r2,-12(fp)
  8010a8:	e0bff715 	stw	r2,-36(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
  8010ac:	00003706 	br	80118c <altera_avalon_jtag_uart_write+0x10c>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
  8010b0:	e0bffc17 	ldw	r2,-16(fp)
  8010b4:	10800c17 	ldw	r2,48(r2)
  8010b8:	e0bff915 	stw	r2,-28(fp)
      out = sp->tx_out;
  8010bc:	e0bffc17 	ldw	r2,-16(fp)
  8010c0:	10800d17 	ldw	r2,52(r2)
  8010c4:	e0bff515 	stw	r2,-44(fp)

      if (in < out)
  8010c8:	e0fff917 	ldw	r3,-28(fp)
  8010cc:	e0bff517 	ldw	r2,-44(fp)
  8010d0:	1880062e 	bgeu	r3,r2,8010ec <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
  8010d4:	e0fff517 	ldw	r3,-44(fp)
  8010d8:	e0bff917 	ldw	r2,-28(fp)
  8010dc:	1885c83a 	sub	r2,r3,r2
  8010e0:	10bfffc4 	addi	r2,r2,-1
  8010e4:	e0bff615 	stw	r2,-40(fp)
  8010e8:	00000b06 	br	801118 <altera_avalon_jtag_uart_write+0x98>
      else if (out > 0)
  8010ec:	e0bff517 	ldw	r2,-44(fp)
  8010f0:	10000526 	beq	r2,zero,801108 <altera_avalon_jtag_uart_write+0x88>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
  8010f4:	00c20004 	movi	r3,2048
  8010f8:	e0bff917 	ldw	r2,-28(fp)
  8010fc:	1885c83a 	sub	r2,r3,r2
  801100:	e0bff615 	stw	r2,-40(fp)
  801104:	00000406 	br	801118 <altera_avalon_jtag_uart_write+0x98>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
  801108:	00c1ffc4 	movi	r3,2047
  80110c:	e0bff917 	ldw	r2,-28(fp)
  801110:	1885c83a 	sub	r2,r3,r2
  801114:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
  801118:	e0bff617 	ldw	r2,-40(fp)
  80111c:	10001e26 	beq	r2,zero,801198 <altera_avalon_jtag_uart_write+0x118>
        break;

      if (n > count)
  801120:	e0fffe17 	ldw	r3,-8(fp)
  801124:	e0bff617 	ldw	r2,-40(fp)
  801128:	1880022e 	bgeu	r3,r2,801134 <altera_avalon_jtag_uart_write+0xb4>
        n = count;
  80112c:	e0bffe17 	ldw	r2,-8(fp)
  801130:	e0bff615 	stw	r2,-40(fp)

      memcpy(sp->tx_buf + in, ptr, n);
  801134:	e0bffc17 	ldw	r2,-16(fp)
  801138:	10c20e04 	addi	r3,r2,2104
  80113c:	e0bff917 	ldw	r2,-28(fp)
  801140:	1885883a 	add	r2,r3,r2
  801144:	e1bff617 	ldw	r6,-40(fp)
  801148:	e17ffd17 	ldw	r5,-12(fp)
  80114c:	1009883a 	mov	r4,r2
  801150:	08044640 	call	804464 <memcpy>
      ptr   += n;
  801154:	e0fffd17 	ldw	r3,-12(fp)
  801158:	e0bff617 	ldw	r2,-40(fp)
  80115c:	1885883a 	add	r2,r3,r2
  801160:	e0bffd15 	stw	r2,-12(fp)
      count -= n;
  801164:	e0fffe17 	ldw	r3,-8(fp)
  801168:	e0bff617 	ldw	r2,-40(fp)
  80116c:	1885c83a 	sub	r2,r3,r2
  801170:	e0bffe15 	stw	r2,-8(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
  801174:	e0fff917 	ldw	r3,-28(fp)
  801178:	e0bff617 	ldw	r2,-40(fp)
  80117c:	1885883a 	add	r2,r3,r2
  801180:	10c1ffcc 	andi	r3,r2,2047
  801184:	e0bffc17 	ldw	r2,-16(fp)
  801188:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
  80118c:	e0bffe17 	ldw	r2,-8(fp)
  801190:	00bfc716 	blt	zero,r2,8010b0 <__alt_data_end+0xff8010b0>
  801194:	00000106 	br	80119c <altera_avalon_jtag_uart_write+0x11c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;

      if (n == 0)
        break;
  801198:	0001883a 	nop
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  80119c:	0005303a 	rdctl	r2,status
  8011a0:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  8011a4:	e0fffb17 	ldw	r3,-20(fp)
  8011a8:	00bfff84 	movi	r2,-2
  8011ac:	1884703a 	and	r2,r3,r2
  8011b0:	1001703a 	wrctl	status,r2
  
  return context;
  8011b4:	e0bffb17 	ldw	r2,-20(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
  8011b8:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
  8011bc:	e0bffc17 	ldw	r2,-16(fp)
  8011c0:	10800817 	ldw	r2,32(r2)
  8011c4:	10c00094 	ori	r3,r2,2
  8011c8:	e0bffc17 	ldw	r2,-16(fp)
  8011cc:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
  8011d0:	e0bffc17 	ldw	r2,-16(fp)
  8011d4:	10800017 	ldw	r2,0(r2)
  8011d8:	10800104 	addi	r2,r2,4
  8011dc:	1007883a 	mov	r3,r2
  8011e0:	e0bffc17 	ldw	r2,-16(fp)
  8011e4:	10800817 	ldw	r2,32(r2)
  8011e8:	18800035 	stwio	r2,0(r3)
  8011ec:	e0bffa17 	ldw	r2,-24(fp)
  8011f0:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  8011f4:	e0bff817 	ldw	r2,-32(fp)
  8011f8:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
  8011fc:	e0bffe17 	ldw	r2,-8(fp)
  801200:	0080100e 	bge	zero,r2,801244 <altera_avalon_jtag_uart_write+0x1c4>
    {
      if (flags & O_NONBLOCK)
  801204:	e0bfff17 	ldw	r2,-4(fp)
  801208:	1090000c 	andi	r2,r2,16384
  80120c:	1000101e 	bne	r2,zero,801250 <altera_avalon_jtag_uart_write+0x1d0>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
  801210:	0001883a 	nop
  801214:	e0bffc17 	ldw	r2,-16(fp)
  801218:	10c00d17 	ldw	r3,52(r2)
  80121c:	e0bff517 	ldw	r2,-44(fp)
  801220:	1880051e 	bne	r3,r2,801238 <altera_avalon_jtag_uart_write+0x1b8>
  801224:	e0bffc17 	ldw	r2,-16(fp)
  801228:	10c00917 	ldw	r3,36(r2)
  80122c:	e0bffc17 	ldw	r2,-16(fp)
  801230:	10800117 	ldw	r2,4(r2)
  801234:	18bff736 	bltu	r3,r2,801214 <__alt_data_end+0xff801214>
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
  801238:	e0bffc17 	ldw	r2,-16(fp)
  80123c:	10800917 	ldw	r2,36(r2)
  801240:	1000051e 	bne	r2,zero,801258 <altera_avalon_jtag_uart_write+0x1d8>
         break;
    }
  }
  while (count > 0);
  801244:	e0bffe17 	ldw	r2,-8(fp)
  801248:	00bfd016 	blt	zero,r2,80118c <__alt_data_end+0xff80118c>
  80124c:	00000306 	br	80125c <altera_avalon_jtag_uart_write+0x1dc>
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    {
      if (flags & O_NONBLOCK)
        break;
  801250:	0001883a 	nop
  801254:	00000106 	br	80125c <altera_avalon_jtag_uart_write+0x1dc>
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
         break;
  801258:	0001883a 	nop
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
  80125c:	e0fffd17 	ldw	r3,-12(fp)
  801260:	e0bff717 	ldw	r2,-36(fp)
  801264:	18800426 	beq	r3,r2,801278 <altera_avalon_jtag_uart_write+0x1f8>
    return ptr - start;
  801268:	e0fffd17 	ldw	r3,-12(fp)
  80126c:	e0bff717 	ldw	r2,-36(fp)
  801270:	1885c83a 	sub	r2,r3,r2
  801274:	00000606 	br	801290 <altera_avalon_jtag_uart_write+0x210>
  else if (flags & O_NONBLOCK)
  801278:	e0bfff17 	ldw	r2,-4(fp)
  80127c:	1090000c 	andi	r2,r2,16384
  801280:	10000226 	beq	r2,zero,80128c <altera_avalon_jtag_uart_write+0x20c>
    return -EWOULDBLOCK;
  801284:	00bffd44 	movi	r2,-11
  801288:	00000106 	br	801290 <altera_avalon_jtag_uart_write+0x210>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
  80128c:	00bffec4 	movi	r2,-5
}
  801290:	e037883a 	mov	sp,fp
  801294:	dfc00117 	ldw	ra,4(sp)
  801298:	df000017 	ldw	fp,0(sp)
  80129c:	dec00204 	addi	sp,sp,8
  8012a0:	f800283a 	ret

008012a4 <lcd_write_command>:

/* --------------------------------------------------------------------- */

static void lcd_write_command(altera_avalon_lcd_16207_state* sp, 
  unsigned char command)
{
  8012a4:	defffa04 	addi	sp,sp,-24
  8012a8:	dfc00515 	stw	ra,20(sp)
  8012ac:	df000415 	stw	fp,16(sp)
  8012b0:	df000404 	addi	fp,sp,16
  8012b4:	e13ffe15 	stw	r4,-8(fp)
  8012b8:	2805883a 	mov	r2,r5
  8012bc:	e0bfff05 	stb	r2,-4(fp)
  unsigned int base = sp->base;
  8012c0:	e0bffe17 	ldw	r2,-8(fp)
  8012c4:	10800017 	ldw	r2,0(r2)
  8012c8:	e0bffd15 	stw	r2,-12(fp)
  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
  8012cc:	008003f4 	movhi	r2,15
  8012d0:	10909004 	addi	r2,r2,16960
  8012d4:	e0bffc15 	stw	r2,-16(fp)

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
  8012d8:	e0bffe17 	ldw	r2,-8(fp)
  8012dc:	10800803 	ldbu	r2,32(r2)
  8012e0:	10803fcc 	andi	r2,r2,255
  8012e4:	1080201c 	xori	r2,r2,128
  8012e8:	10bfe004 	addi	r2,r2,-128
  8012ec:	1000151e 	bne	r2,zero,801344 <lcd_write_command+0xa0>
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
  8012f0:	00000906 	br	801318 <lcd_write_command+0x74>
    if (--i == 0)
  8012f4:	e0bffc17 	ldw	r2,-16(fp)
  8012f8:	10bfffc4 	addi	r2,r2,-1
  8012fc:	e0bffc15 	stw	r2,-16(fp)
  801300:	e0bffc17 	ldw	r2,-16(fp)
  801304:	1000041e 	bne	r2,zero,801318 <lcd_write_command+0x74>
    {
      sp->broken = 1;
  801308:	e0bffe17 	ldw	r2,-8(fp)
  80130c:	00c00044 	movi	r3,1
  801310:	10c00805 	stb	r3,32(r2)
      return;
  801314:	00000c06 	br	801348 <lcd_write_command+0xa4>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
  801318:	e0bffd17 	ldw	r2,-12(fp)
  80131c:	10800104 	addi	r2,r2,4
  801320:	10800037 	ldwio	r2,0(r2)
  801324:	1080200c 	andi	r2,r2,128
  801328:	103ff21e 	bne	r2,zero,8012f4 <__alt_data_end+0xff8012f4>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
  80132c:	01001904 	movi	r4,100
  801330:	0803f180 	call	803f18 <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, command);
  801334:	e0bffd17 	ldw	r2,-12(fp)
  801338:	e0ffff03 	ldbu	r3,-4(fp)
  80133c:	10c00035 	stwio	r3,0(r2)
  801340:	00000106 	br	801348 <lcd_write_command+0xa4>
   */
  int i = 1000000;

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;
  801344:	0001883a 	nop
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);

  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, command);
}
  801348:	e037883a 	mov	sp,fp
  80134c:	dfc00117 	ldw	ra,4(sp)
  801350:	df000017 	ldw	fp,0(sp)
  801354:	dec00204 	addi	sp,sp,8
  801358:	f800283a 	ret

0080135c <lcd_write_data>:

/* --------------------------------------------------------------------- */

static void lcd_write_data(altera_avalon_lcd_16207_state* sp, 
  unsigned char data)
{
  80135c:	defffa04 	addi	sp,sp,-24
  801360:	dfc00515 	stw	ra,20(sp)
  801364:	df000415 	stw	fp,16(sp)
  801368:	df000404 	addi	fp,sp,16
  80136c:	e13ffe15 	stw	r4,-8(fp)
  801370:	2805883a 	mov	r2,r5
  801374:	e0bfff05 	stb	r2,-4(fp)
  unsigned int base = sp->base;
  801378:	e0bffe17 	ldw	r2,-8(fp)
  80137c:	10800017 	ldw	r2,0(r2)
  801380:	e0bffd15 	stw	r2,-12(fp)
  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
  801384:	008003f4 	movhi	r2,15
  801388:	10909004 	addi	r2,r2,16960
  80138c:	e0bffc15 	stw	r2,-16(fp)

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
  801390:	e0bffe17 	ldw	r2,-8(fp)
  801394:	10800803 	ldbu	r2,32(r2)
  801398:	10803fcc 	andi	r2,r2,255
  80139c:	1080201c 	xori	r2,r2,128
  8013a0:	10bfe004 	addi	r2,r2,-128
  8013a4:	10001d1e 	bne	r2,zero,80141c <lcd_write_data+0xc0>
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
  8013a8:	00000906 	br	8013d0 <lcd_write_data+0x74>
    if (--i == 0)
  8013ac:	e0bffc17 	ldw	r2,-16(fp)
  8013b0:	10bfffc4 	addi	r2,r2,-1
  8013b4:	e0bffc15 	stw	r2,-16(fp)
  8013b8:	e0bffc17 	ldw	r2,-16(fp)
  8013bc:	1000041e 	bne	r2,zero,8013d0 <lcd_write_data+0x74>
    {
      sp->broken = 1;
  8013c0:	e0bffe17 	ldw	r2,-8(fp)
  8013c4:	00c00044 	movi	r3,1
  8013c8:	10c00805 	stb	r3,32(r2)
      return;
  8013cc:	00001406 	br	801420 <lcd_write_data+0xc4>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
  8013d0:	e0bffd17 	ldw	r2,-12(fp)
  8013d4:	10800104 	addi	r2,r2,4
  8013d8:	10800037 	ldwio	r2,0(r2)
  8013dc:	1080200c 	andi	r2,r2,128
  8013e0:	103ff21e 	bne	r2,zero,8013ac <__alt_data_end+0xff8013ac>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
  8013e4:	01001904 	movi	r4,100
  8013e8:	0803f180 	call	803f18 <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_DATA(base, data);
  8013ec:	e0bffd17 	ldw	r2,-12(fp)
  8013f0:	10800204 	addi	r2,r2,8
  8013f4:	1007883a 	mov	r3,r2
  8013f8:	e0bfff03 	ldbu	r2,-4(fp)
  8013fc:	18800035 	stwio	r2,0(r3)

  sp->address++;
  801400:	e0bffe17 	ldw	r2,-8(fp)
  801404:	108008c3 	ldbu	r2,35(r2)
  801408:	10800044 	addi	r2,r2,1
  80140c:	1007883a 	mov	r3,r2
  801410:	e0bffe17 	ldw	r2,-8(fp)
  801414:	10c008c5 	stb	r3,35(r2)
  801418:	00000106 	br	801420 <lcd_write_data+0xc4>
   */
  int i = 1000000;

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;
  80141c:	0001883a 	nop
  usleep(100);

  IOWR_ALTERA_AVALON_LCD_16207_DATA(base, data);

  sp->address++;
}
  801420:	e037883a 	mov	sp,fp
  801424:	dfc00117 	ldw	ra,4(sp)
  801428:	df000017 	ldw	fp,0(sp)
  80142c:	dec00204 	addi	sp,sp,8
  801430:	f800283a 	ret

00801434 <lcd_clear_screen>:

/* --------------------------------------------------------------------- */

static void lcd_clear_screen(altera_avalon_lcd_16207_state* sp)
{
  801434:	defffc04 	addi	sp,sp,-16
  801438:	dfc00315 	stw	ra,12(sp)
  80143c:	df000215 	stw	fp,8(sp)
  801440:	df000204 	addi	fp,sp,8
  801444:	e13fff15 	stw	r4,-4(fp)
  int y;

  lcd_write_command(sp, LCD_CMD_CLEAR);
  801448:	01400044 	movi	r5,1
  80144c:	e13fff17 	ldw	r4,-4(fp)
  801450:	08012a40 	call	8012a4 <lcd_write_command>

  sp->x = 0;
  801454:	e0bfff17 	ldw	r2,-4(fp)
  801458:	10000845 	stb	zero,33(r2)
  sp->y = 0;
  80145c:	e0bfff17 	ldw	r2,-4(fp)
  801460:	10000885 	stb	zero,34(r2)
  sp->address = 0;
  801464:	e0bfff17 	ldw	r2,-4(fp)
  801468:	100008c5 	stb	zero,35(r2)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  80146c:	e03ffe15 	stw	zero,-8(fp)
  801470:	00001b06 	br	8014e0 <lcd_clear_screen+0xac>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
  801474:	e0bffe17 	ldw	r2,-8(fp)
  801478:	108018e4 	muli	r2,r2,99
  80147c:	10801004 	addi	r2,r2,64
  801480:	e0ffff17 	ldw	r3,-4(fp)
  801484:	1885883a 	add	r2,r3,r2
  801488:	01801444 	movi	r6,81
  80148c:	01400804 	movi	r5,32
  801490:	1009883a 	mov	r4,r2
  801494:	08045ac0 	call	8045ac <memset>
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
  801498:	e0bffe17 	ldw	r2,-8(fp)
  80149c:	108018e4 	muli	r2,r2,99
  8014a0:	10800c04 	addi	r2,r2,48
  8014a4:	e0ffff17 	ldw	r3,-4(fp)
  8014a8:	1885883a 	add	r2,r3,r2
  8014ac:	01800404 	movi	r6,16
  8014b0:	01400804 	movi	r5,32
  8014b4:	1009883a 	mov	r4,r2
  8014b8:	08045ac0 	call	8045ac <memset>
    sp->line[y].width = 0;
  8014bc:	e0ffff17 	ldw	r3,-4(fp)
  8014c0:	e0bffe17 	ldw	r2,-8(fp)
  8014c4:	108018e4 	muli	r2,r2,99
  8014c8:	1885883a 	add	r2,r3,r2
  8014cc:	10802444 	addi	r2,r2,145
  8014d0:	10000005 	stb	zero,0(r2)

  sp->x = 0;
  sp->y = 0;
  sp->address = 0;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  8014d4:	e0bffe17 	ldw	r2,-8(fp)
  8014d8:	10800044 	addi	r2,r2,1
  8014dc:	e0bffe15 	stw	r2,-8(fp)
  8014e0:	e0bffe17 	ldw	r2,-8(fp)
  8014e4:	10800090 	cmplti	r2,r2,2
  8014e8:	103fe21e 	bne	r2,zero,801474 <__alt_data_end+0xff801474>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
    sp->line[y].width = 0;
  }
}
  8014ec:	0001883a 	nop
  8014f0:	e037883a 	mov	sp,fp
  8014f4:	dfc00117 	ldw	ra,4(sp)
  8014f8:	df000017 	ldw	fp,0(sp)
  8014fc:	dec00204 	addi	sp,sp,8
  801500:	f800283a 	ret

00801504 <lcd_repaint_screen>:

/* --------------------------------------------------------------------- */

static void lcd_repaint_screen(altera_avalon_lcd_16207_state* sp)
{
  801504:	defff704 	addi	sp,sp,-36
  801508:	dfc00815 	stw	ra,32(sp)
  80150c:	df000715 	stw	fp,28(sp)
  801510:	df000704 	addi	fp,sp,28
  801514:	e13fff15 	stw	r4,-4(fp)
  /* scrollpos controls how much the lines have scrolled round.  The speed
   * each line scrolls at is controlled by its speed variable - while
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;
  801518:	e0bfff17 	ldw	r2,-4(fp)
  80151c:	10800943 	ldbu	r2,37(r2)
  801520:	10803fcc 	andi	r2,r2,255
  801524:	e0bffc15 	stw	r2,-16(fp)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  801528:	e03ff915 	stw	zero,-28(fp)
  80152c:	00006706 	br	8016cc <lcd_repaint_screen+0x1c8>
  {
    int width  = sp->line[y].width;
  801530:	e0ffff17 	ldw	r3,-4(fp)
  801534:	e0bff917 	ldw	r2,-28(fp)
  801538:	108018e4 	muli	r2,r2,99
  80153c:	1885883a 	add	r2,r3,r2
  801540:	10802444 	addi	r2,r2,145
  801544:	10800003 	ldbu	r2,0(r2)
  801548:	10803fcc 	andi	r2,r2,255
  80154c:	1080201c 	xori	r2,r2,128
  801550:	10bfe004 	addi	r2,r2,-128
  801554:	e0bffd15 	stw	r2,-12(fp)
    int offset = (scrollpos * sp->line[y].speed) >> 8;
  801558:	e0ffff17 	ldw	r3,-4(fp)
  80155c:	e0bff917 	ldw	r2,-28(fp)
  801560:	108018e4 	muli	r2,r2,99
  801564:	1885883a 	add	r2,r3,r2
  801568:	10802484 	addi	r2,r2,146
  80156c:	10800003 	ldbu	r2,0(r2)
  801570:	10c03fcc 	andi	r3,r2,255
  801574:	e0bffc17 	ldw	r2,-16(fp)
  801578:	1885383a 	mul	r2,r3,r2
  80157c:	1005d23a 	srai	r2,r2,8
  801580:	e0bffb15 	stw	r2,-20(fp)
    if (offset >= width)
  801584:	e0fffb17 	ldw	r3,-20(fp)
  801588:	e0bffd17 	ldw	r2,-12(fp)
  80158c:	18800116 	blt	r3,r2,801594 <lcd_repaint_screen+0x90>
      offset = 0;
  801590:	e03ffb15 	stw	zero,-20(fp)

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
  801594:	e03ffa15 	stw	zero,-24(fp)
  801598:	00004606 	br	8016b4 <lcd_repaint_screen+0x1b0>
    {
      char c = sp->line[y].data[(x + offset) % width];
  80159c:	e0fffa17 	ldw	r3,-24(fp)
  8015a0:	e0bffb17 	ldw	r2,-20(fp)
  8015a4:	1885883a 	add	r2,r3,r2
  8015a8:	e17ffd17 	ldw	r5,-12(fp)
  8015ac:	1009883a 	mov	r4,r2
  8015b0:	08069200 	call	806920 <__modsi3>
  8015b4:	1009883a 	mov	r4,r2
  8015b8:	e0ffff17 	ldw	r3,-4(fp)
  8015bc:	e0bff917 	ldw	r2,-28(fp)
  8015c0:	108018e4 	muli	r2,r2,99
  8015c4:	1885883a 	add	r2,r3,r2
  8015c8:	1105883a 	add	r2,r2,r4
  8015cc:	10801004 	addi	r2,r2,64
  8015d0:	10800003 	ldbu	r2,0(r2)
  8015d4:	e0bffe05 	stb	r2,-8(fp)

      /* Writing data takes 40us, so don't do it unless required */
      if (sp->line[y].visible[x] != c)
  8015d8:	e0ffff17 	ldw	r3,-4(fp)
  8015dc:	e0bff917 	ldw	r2,-28(fp)
  8015e0:	108018e4 	muli	r2,r2,99
  8015e4:	1887883a 	add	r3,r3,r2
  8015e8:	e0bffa17 	ldw	r2,-24(fp)
  8015ec:	1885883a 	add	r2,r3,r2
  8015f0:	10800c04 	addi	r2,r2,48
  8015f4:	10800003 	ldbu	r2,0(r2)
  8015f8:	10c03fcc 	andi	r3,r2,255
  8015fc:	18c0201c 	xori	r3,r3,128
  801600:	18ffe004 	addi	r3,r3,-128
  801604:	e0bffe07 	ldb	r2,-8(fp)
  801608:	18802726 	beq	r3,r2,8016a8 <lcd_repaint_screen+0x1a4>
      {
        unsigned char address = x + colstart[y];
  80160c:	e0fff917 	ldw	r3,-28(fp)
  801610:	d0a00004 	addi	r2,gp,-32768
  801614:	1885883a 	add	r2,r3,r2
  801618:	10800003 	ldbu	r2,0(r2)
  80161c:	1007883a 	mov	r3,r2
  801620:	e0bffa17 	ldw	r2,-24(fp)
  801624:	1885883a 	add	r2,r3,r2
  801628:	e0bffe45 	stb	r2,-7(fp)

        if (address != sp->address)
  80162c:	e0fffe43 	ldbu	r3,-7(fp)
  801630:	e0bfff17 	ldw	r2,-4(fp)
  801634:	108008c3 	ldbu	r2,35(r2)
  801638:	10803fcc 	andi	r2,r2,255
  80163c:	1080201c 	xori	r2,r2,128
  801640:	10bfe004 	addi	r2,r2,-128
  801644:	18800a26 	beq	r3,r2,801670 <lcd_repaint_screen+0x16c>
        {
          lcd_write_command(sp, LCD_CMD_WRITE_DATA | address);
  801648:	e0fffe43 	ldbu	r3,-7(fp)
  80164c:	00bfe004 	movi	r2,-128
  801650:	1884b03a 	or	r2,r3,r2
  801654:	10803fcc 	andi	r2,r2,255
  801658:	100b883a 	mov	r5,r2
  80165c:	e13fff17 	ldw	r4,-4(fp)
  801660:	08012a40 	call	8012a4 <lcd_write_command>
          sp->address = address;
  801664:	e0fffe43 	ldbu	r3,-7(fp)
  801668:	e0bfff17 	ldw	r2,-4(fp)
  80166c:	10c008c5 	stb	r3,35(r2)
        }

        lcd_write_data(sp, c);
  801670:	e0bffe03 	ldbu	r2,-8(fp)
  801674:	10803fcc 	andi	r2,r2,255
  801678:	100b883a 	mov	r5,r2
  80167c:	e13fff17 	ldw	r4,-4(fp)
  801680:	080135c0 	call	80135c <lcd_write_data>
        sp->line[y].visible[x] = c;
  801684:	e0ffff17 	ldw	r3,-4(fp)
  801688:	e0bff917 	ldw	r2,-28(fp)
  80168c:	108018e4 	muli	r2,r2,99
  801690:	1887883a 	add	r3,r3,r2
  801694:	e0bffa17 	ldw	r2,-24(fp)
  801698:	1885883a 	add	r2,r3,r2
  80169c:	10800c04 	addi	r2,r2,48
  8016a0:	e0fffe03 	ldbu	r3,-8(fp)
  8016a4:	10c00005 	stb	r3,0(r2)
    int width  = sp->line[y].width;
    int offset = (scrollpos * sp->line[y].speed) >> 8;
    if (offset >= width)
      offset = 0;

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
  8016a8:	e0bffa17 	ldw	r2,-24(fp)
  8016ac:	10800044 	addi	r2,r2,1
  8016b0:	e0bffa15 	stw	r2,-24(fp)
  8016b4:	e0bffa17 	ldw	r2,-24(fp)
  8016b8:	10800410 	cmplti	r2,r2,16
  8016bc:	103fb71e 	bne	r2,zero,80159c <__alt_data_end+0xff80159c>
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  8016c0:	e0bff917 	ldw	r2,-28(fp)
  8016c4:	10800044 	addi	r2,r2,1
  8016c8:	e0bff915 	stw	r2,-28(fp)
  8016cc:	e0bff917 	ldw	r2,-28(fp)
  8016d0:	10800090 	cmplti	r2,r2,2
  8016d4:	103f961e 	bne	r2,zero,801530 <__alt_data_end+0xff801530>
        lcd_write_data(sp, c);
        sp->line[y].visible[x] = c;
      }
    }
  }
}
  8016d8:	0001883a 	nop
  8016dc:	e037883a 	mov	sp,fp
  8016e0:	dfc00117 	ldw	ra,4(sp)
  8016e4:	df000017 	ldw	fp,0(sp)
  8016e8:	dec00204 	addi	sp,sp,8
  8016ec:	f800283a 	ret

008016f0 <lcd_scroll_up>:

/* --------------------------------------------------------------------- */

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
  8016f0:	defffc04 	addi	sp,sp,-16
  8016f4:	dfc00315 	stw	ra,12(sp)
  8016f8:	df000215 	stw	fp,8(sp)
  8016fc:	df000204 	addi	fp,sp,8
  801700:	e13fff15 	stw	r4,-4(fp)
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  801704:	e03ffe15 	stw	zero,-8(fp)
  801708:	00001d06 	br	801780 <lcd_scroll_up+0x90>
  {
    if (y < ALT_LCD_HEIGHT-1)
  80170c:	e0bffe17 	ldw	r2,-8(fp)
  801710:	00800f16 	blt	zero,r2,801750 <lcd_scroll_up+0x60>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
  801714:	e0bffe17 	ldw	r2,-8(fp)
  801718:	108018e4 	muli	r2,r2,99
  80171c:	10801004 	addi	r2,r2,64
  801720:	e0ffff17 	ldw	r3,-4(fp)
  801724:	1889883a 	add	r4,r3,r2
  801728:	e0bffe17 	ldw	r2,-8(fp)
  80172c:	10800044 	addi	r2,r2,1
  801730:	108018e4 	muli	r2,r2,99
  801734:	10801004 	addi	r2,r2,64
  801738:	e0ffff17 	ldw	r3,-4(fp)
  80173c:	1885883a 	add	r2,r3,r2
  801740:	01801404 	movi	r6,80
  801744:	100b883a 	mov	r5,r2
  801748:	08044640 	call	804464 <memcpy>
  80174c:	00000906 	br	801774 <lcd_scroll_up+0x84>
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
  801750:	e0bffe17 	ldw	r2,-8(fp)
  801754:	108018e4 	muli	r2,r2,99
  801758:	10801004 	addi	r2,r2,64
  80175c:	e0ffff17 	ldw	r3,-4(fp)
  801760:	1885883a 	add	r2,r3,r2
  801764:	01801404 	movi	r6,80
  801768:	01400804 	movi	r5,32
  80176c:	1009883a 	mov	r4,r2
  801770:	08045ac0 	call	8045ac <memset>

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  801774:	e0bffe17 	ldw	r2,-8(fp)
  801778:	10800044 	addi	r2,r2,1
  80177c:	e0bffe15 	stw	r2,-8(fp)
  801780:	e0bffe17 	ldw	r2,-8(fp)
  801784:	10800090 	cmplti	r2,r2,2
  801788:	103fe01e 	bne	r2,zero,80170c <__alt_data_end+0xff80170c>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
  }

  sp->y--;
  80178c:	e0bfff17 	ldw	r2,-4(fp)
  801790:	10800883 	ldbu	r2,34(r2)
  801794:	10bfffc4 	addi	r2,r2,-1
  801798:	1007883a 	mov	r3,r2
  80179c:	e0bfff17 	ldw	r2,-4(fp)
  8017a0:	10c00885 	stb	r3,34(r2)
}
  8017a4:	0001883a 	nop
  8017a8:	e037883a 	mov	sp,fp
  8017ac:	dfc00117 	ldw	ra,4(sp)
  8017b0:	df000017 	ldw	fp,0(sp)
  8017b4:	dec00204 	addi	sp,sp,8
  8017b8:	f800283a 	ret

008017bc <lcd_handle_escape>:

/* --------------------------------------------------------------------- */

static void lcd_handle_escape(altera_avalon_lcd_16207_state* sp, char c)
{
  8017bc:	defff904 	addi	sp,sp,-28
  8017c0:	dfc00615 	stw	ra,24(sp)
  8017c4:	df000515 	stw	fp,20(sp)
  8017c8:	df000504 	addi	fp,sp,20
  8017cc:	e13ffe15 	stw	r4,-8(fp)
  8017d0:	2805883a 	mov	r2,r5
  8017d4:	e0bfff05 	stb	r2,-4(fp)
  int parm1 = 0, parm2 = 0;
  8017d8:	e03ffb15 	stw	zero,-20(fp)
  8017dc:	e03ffc15 	stw	zero,-16(fp)

  if (sp->escape[0] == '[')
  8017e0:	e0bffe17 	ldw	r2,-8(fp)
  8017e4:	10800a03 	ldbu	r2,40(r2)
  8017e8:	10803fcc 	andi	r2,r2,255
  8017ec:	1080201c 	xori	r2,r2,128
  8017f0:	10bfe004 	addi	r2,r2,-128
  8017f4:	108016d8 	cmpnei	r2,r2,91
  8017f8:	1000411e 	bne	r2,zero,801900 <lcd_handle_escape+0x144>
  {
    char * ptr = sp->escape+1;
  8017fc:	e0bffe17 	ldw	r2,-8(fp)
  801800:	10800a04 	addi	r2,r2,40
  801804:	10800044 	addi	r2,r2,1
  801808:	e0bffd15 	stw	r2,-12(fp)
    while (isdigit(*ptr))
  80180c:	00000c06 	br	801840 <lcd_handle_escape+0x84>
      parm1 = (parm1 * 10) + (*ptr++ - '0');
  801810:	e0bffb17 	ldw	r2,-20(fp)
  801814:	10c002a4 	muli	r3,r2,10
  801818:	e0bffd17 	ldw	r2,-12(fp)
  80181c:	11000044 	addi	r4,r2,1
  801820:	e13ffd15 	stw	r4,-12(fp)
  801824:	10800003 	ldbu	r2,0(r2)
  801828:	10803fcc 	andi	r2,r2,255
  80182c:	1080201c 	xori	r2,r2,128
  801830:	10bfe004 	addi	r2,r2,-128
  801834:	10bff404 	addi	r2,r2,-48
  801838:	1885883a 	add	r2,r3,r2
  80183c:	e0bffb15 	stw	r2,-20(fp)
  int parm1 = 0, parm2 = 0;

  if (sp->escape[0] == '[')
  {
    char * ptr = sp->escape+1;
    while (isdigit(*ptr))
  801840:	d0e00a17 	ldw	r3,-32728(gp)
  801844:	e0bffd17 	ldw	r2,-12(fp)
  801848:	10800003 	ldbu	r2,0(r2)
  80184c:	10803fcc 	andi	r2,r2,255
  801850:	1080201c 	xori	r2,r2,128
  801854:	10bfe004 	addi	r2,r2,-128
  801858:	10800044 	addi	r2,r2,1
  80185c:	1885883a 	add	r2,r3,r2
  801860:	10800003 	ldbu	r2,0(r2)
  801864:	10803fcc 	andi	r2,r2,255
  801868:	1080010c 	andi	r2,r2,4
  80186c:	103fe81e 	bne	r2,zero,801810 <__alt_data_end+0xff801810>
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
  801870:	e0bffd17 	ldw	r2,-12(fp)
  801874:	10800003 	ldbu	r2,0(r2)
  801878:	10803fcc 	andi	r2,r2,255
  80187c:	1080201c 	xori	r2,r2,128
  801880:	10bfe004 	addi	r2,r2,-128
  801884:	10800ed8 	cmpnei	r2,r2,59
  801888:	10001f1e 	bne	r2,zero,801908 <lcd_handle_escape+0x14c>
    {
      ptr++;
  80188c:	e0bffd17 	ldw	r2,-12(fp)
  801890:	10800044 	addi	r2,r2,1
  801894:	e0bffd15 	stw	r2,-12(fp)
      while (isdigit(*ptr))
  801898:	00000c06 	br	8018cc <lcd_handle_escape+0x110>
        parm2 = (parm2 * 10) + (*ptr++ - '0');
  80189c:	e0bffc17 	ldw	r2,-16(fp)
  8018a0:	10c002a4 	muli	r3,r2,10
  8018a4:	e0bffd17 	ldw	r2,-12(fp)
  8018a8:	11000044 	addi	r4,r2,1
  8018ac:	e13ffd15 	stw	r4,-12(fp)
  8018b0:	10800003 	ldbu	r2,0(r2)
  8018b4:	10803fcc 	andi	r2,r2,255
  8018b8:	1080201c 	xori	r2,r2,128
  8018bc:	10bfe004 	addi	r2,r2,-128
  8018c0:	10bff404 	addi	r2,r2,-48
  8018c4:	1885883a 	add	r2,r3,r2
  8018c8:	e0bffc15 	stw	r2,-16(fp)
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
    {
      ptr++;
      while (isdigit(*ptr))
  8018cc:	d0e00a17 	ldw	r3,-32728(gp)
  8018d0:	e0bffd17 	ldw	r2,-12(fp)
  8018d4:	10800003 	ldbu	r2,0(r2)
  8018d8:	10803fcc 	andi	r2,r2,255
  8018dc:	1080201c 	xori	r2,r2,128
  8018e0:	10bfe004 	addi	r2,r2,-128
  8018e4:	10800044 	addi	r2,r2,1
  8018e8:	1885883a 	add	r2,r3,r2
  8018ec:	10800003 	ldbu	r2,0(r2)
  8018f0:	10803fcc 	andi	r2,r2,255
  8018f4:	1080010c 	andi	r2,r2,4
  8018f8:	103fe81e 	bne	r2,zero,80189c <__alt_data_end+0xff80189c>
  8018fc:	00000206 	br	801908 <lcd_handle_escape+0x14c>
        parm2 = (parm2 * 10) + (*ptr++ - '0');
    }
  }
  else
    parm1 = -1;
  801900:	00bfffc4 	movi	r2,-1
  801904:	e0bffb15 	stw	r2,-20(fp)

  switch (c)
  801908:	e0bfff07 	ldb	r2,-4(fp)
  80190c:	10c012a0 	cmpeqi	r3,r2,74
  801910:	1800291e 	bne	r3,zero,8019b8 <lcd_handle_escape+0x1fc>
  801914:	10c012c8 	cmpgei	r3,r2,75
  801918:	1800031e 	bne	r3,zero,801928 <lcd_handle_escape+0x16c>
  80191c:	10801220 	cmpeqi	r2,r2,72
  801920:	1000061e 	bne	r2,zero,80193c <lcd_handle_escape+0x180>
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
    }
    break;
  }
}
  801924:	00004a06 	br	801a50 <lcd_handle_escape+0x294>
    }
  }
  else
    parm1 = -1;

  switch (c)
  801928:	10c012e0 	cmpeqi	r3,r2,75
  80192c:	1800281e 	bne	r3,zero,8019d0 <lcd_handle_escape+0x214>
  801930:	108019a0 	cmpeqi	r2,r2,102
  801934:	1000011e 	bne	r2,zero,80193c <lcd_handle_escape+0x180>
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
    }
    break;
  }
}
  801938:	00004506 	br	801a50 <lcd_handle_escape+0x294>

  switch (c)
  {
  case 'H': /* ESC '[' <y> ';' <x> 'H'  : Move cursor to location */
  case 'f': /* Same as above */
    if (parm2 > 0)
  80193c:	e0bffc17 	ldw	r2,-16(fp)
  801940:	0080050e 	bge	zero,r2,801958 <lcd_handle_escape+0x19c>
      sp->x = parm2 - 1;
  801944:	e0bffc17 	ldw	r2,-16(fp)
  801948:	10bfffc4 	addi	r2,r2,-1
  80194c:	1007883a 	mov	r3,r2
  801950:	e0bffe17 	ldw	r2,-8(fp)
  801954:	10c00845 	stb	r3,33(r2)
    if (parm1 > 0)
  801958:	e0bffb17 	ldw	r2,-20(fp)
  80195c:	0080370e 	bge	zero,r2,801a3c <lcd_handle_escape+0x280>
    {
      sp->y = parm1 - 1;
  801960:	e0bffb17 	ldw	r2,-20(fp)
  801964:	10bfffc4 	addi	r2,r2,-1
  801968:	1007883a 	mov	r3,r2
  80196c:	e0bffe17 	ldw	r2,-8(fp)
  801970:	10c00885 	stb	r3,34(r2)
      if (sp->y > ALT_LCD_HEIGHT * 2)
  801974:	e0bffe17 	ldw	r2,-8(fp)
  801978:	10800883 	ldbu	r2,34(r2)
  80197c:	10803fcc 	andi	r2,r2,255
  801980:	10800170 	cmpltui	r2,r2,5
  801984:	1000061e 	bne	r2,zero,8019a0 <lcd_handle_escape+0x1e4>
        sp->y = ALT_LCD_HEIGHT * 2;
  801988:	e0bffe17 	ldw	r2,-8(fp)
  80198c:	00c00104 	movi	r3,4
  801990:	10c00885 	stb	r3,34(r2)
      while (sp->y > ALT_LCD_HEIGHT)
  801994:	00000206 	br	8019a0 <lcd_handle_escape+0x1e4>
        lcd_scroll_up(sp);
  801998:	e13ffe17 	ldw	r4,-8(fp)
  80199c:	08016f00 	call	8016f0 <lcd_scroll_up>
    if (parm1 > 0)
    {
      sp->y = parm1 - 1;
      if (sp->y > ALT_LCD_HEIGHT * 2)
        sp->y = ALT_LCD_HEIGHT * 2;
      while (sp->y > ALT_LCD_HEIGHT)
  8019a0:	e0bffe17 	ldw	r2,-8(fp)
  8019a4:	10800883 	ldbu	r2,34(r2)
  8019a8:	10803fcc 	andi	r2,r2,255
  8019ac:	108000e8 	cmpgeui	r2,r2,3
  8019b0:	103ff91e 	bne	r2,zero,801998 <__alt_data_end+0xff801998>
        lcd_scroll_up(sp);
    }
    break;
  8019b4:	00002106 	br	801a3c <lcd_handle_escape+0x280>
    /*   ESC J      is clear to beginning of line    [unimplemented]
     *   ESC [ 0 J  is clear to bottom of screen     [unimplemented]
     *   ESC [ 1 J  is clear to beginning of screen  [unimplemented]
     *   ESC [ 2 J  is clear screen
     */
    if (parm1 == 2)
  8019b8:	e0bffb17 	ldw	r2,-20(fp)
  8019bc:	10800098 	cmpnei	r2,r2,2
  8019c0:	1000201e 	bne	r2,zero,801a44 <lcd_handle_escape+0x288>
      lcd_clear_screen(sp);
  8019c4:	e13ffe17 	ldw	r4,-8(fp)
  8019c8:	08014340 	call	801434 <lcd_clear_screen>
    break;
  8019cc:	00001d06 	br	801a44 <lcd_handle_escape+0x288>
    /*   ESC K      is clear to end of line
     *   ESC [ 0 K  is clear to end of line
     *   ESC [ 1 K  is clear to beginning of line    [unimplemented]
     *   ESC [ 2 K  is clear line                    [unimplemented]
     */
    if (parm1 < 1)
  8019d0:	e0bffb17 	ldw	r2,-20(fp)
  8019d4:	00801d16 	blt	zero,r2,801a4c <lcd_handle_escape+0x290>
    {
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
  8019d8:	e0bffe17 	ldw	r2,-8(fp)
  8019dc:	10800843 	ldbu	r2,33(r2)
  8019e0:	10803fcc 	andi	r2,r2,255
  8019e4:	10801428 	cmpgeui	r2,r2,80
  8019e8:	1000181e 	bne	r2,zero,801a4c <lcd_handle_escape+0x290>
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
  8019ec:	e0bffe17 	ldw	r2,-8(fp)
  8019f0:	10800883 	ldbu	r2,34(r2)
  8019f4:	10803fcc 	andi	r2,r2,255
  8019f8:	108018e4 	muli	r2,r2,99
  8019fc:	10801004 	addi	r2,r2,64
  801a00:	e0fffe17 	ldw	r3,-8(fp)
  801a04:	1887883a 	add	r3,r3,r2
  801a08:	e0bffe17 	ldw	r2,-8(fp)
  801a0c:	10800843 	ldbu	r2,33(r2)
  801a10:	10803fcc 	andi	r2,r2,255
  801a14:	1889883a 	add	r4,r3,r2
  801a18:	e0bffe17 	ldw	r2,-8(fp)
  801a1c:	10800843 	ldbu	r2,33(r2)
  801a20:	10803fcc 	andi	r2,r2,255
  801a24:	00c01404 	movi	r3,80
  801a28:	1885c83a 	sub	r2,r3,r2
  801a2c:	100d883a 	mov	r6,r2
  801a30:	01400804 	movi	r5,32
  801a34:	08045ac0 	call	8045ac <memset>
    }
    break;
  801a38:	00000406 	br	801a4c <lcd_handle_escape+0x290>
      if (sp->y > ALT_LCD_HEIGHT * 2)
        sp->y = ALT_LCD_HEIGHT * 2;
      while (sp->y > ALT_LCD_HEIGHT)
        lcd_scroll_up(sp);
    }
    break;
  801a3c:	0001883a 	nop
  801a40:	00000306 	br	801a50 <lcd_handle_escape+0x294>
     *   ESC [ 1 J  is clear to beginning of screen  [unimplemented]
     *   ESC [ 2 J  is clear screen
     */
    if (parm1 == 2)
      lcd_clear_screen(sp);
    break;
  801a44:	0001883a 	nop
  801a48:	00000106 	br	801a50 <lcd_handle_escape+0x294>
    if (parm1 < 1)
    {
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
    }
    break;
  801a4c:	0001883a 	nop
  }
}
  801a50:	0001883a 	nop
  801a54:	e037883a 	mov	sp,fp
  801a58:	dfc00117 	ldw	ra,4(sp)
  801a5c:	df000017 	ldw	fp,0(sp)
  801a60:	dec00204 	addi	sp,sp,8
  801a64:	f800283a 	ret

00801a68 <altera_avalon_lcd_16207_write>:

/* --------------------------------------------------------------------- */

int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp, 
  const char* ptr, int len, int flags)
{
  801a68:	defff304 	addi	sp,sp,-52
  801a6c:	dfc00c15 	stw	ra,48(sp)
  801a70:	df000b15 	stw	fp,44(sp)
  801a74:	df000b04 	addi	fp,sp,44
  801a78:	e13ffc15 	stw	r4,-16(fp)
  801a7c:	e17ffd15 	stw	r5,-12(fp)
  801a80:	e1bffe15 	stw	r6,-8(fp)
  801a84:	e1ffff15 	stw	r7,-4(fp)
  const char* end = ptr + len;
  801a88:	e0bffe17 	ldw	r2,-8(fp)
  801a8c:	e0fffd17 	ldw	r3,-12(fp)
  801a90:	1885883a 	add	r2,r3,r2
  801a94:	e0bff815 	stw	r2,-32(fp)

  ALT_SEM_PEND (sp->write_lock, 0);

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;
  801a98:	e0bffc17 	ldw	r2,-16(fp)
  801a9c:	00c00044 	movi	r3,1
  801aa0:	10c009c5 	stb	r3,39(r2)

  for ( ; ptr < end ; ptr++)
  801aa4:	00009906 	br	801d0c <altera_avalon_lcd_16207_write+0x2a4>
  {
    char c = *ptr;
  801aa8:	e0bffd17 	ldw	r2,-12(fp)
  801aac:	10800003 	ldbu	r2,0(r2)
  801ab0:	e0bff905 	stb	r2,-28(fp)

    if (sp->esccount >= 0)
  801ab4:	e0bffc17 	ldw	r2,-16(fp)
  801ab8:	10800903 	ldbu	r2,36(r2)
  801abc:	10803fcc 	andi	r2,r2,255
  801ac0:	1080201c 	xori	r2,r2,128
  801ac4:	10bfe004 	addi	r2,r2,-128
  801ac8:	10003716 	blt	r2,zero,801ba8 <altera_avalon_lcd_16207_write+0x140>
    {
      unsigned int esccount = sp->esccount;
  801acc:	e0bffc17 	ldw	r2,-16(fp)
  801ad0:	10800903 	ldbu	r2,36(r2)
  801ad4:	10803fcc 	andi	r2,r2,255
  801ad8:	1080201c 	xori	r2,r2,128
  801adc:	10bfe004 	addi	r2,r2,-128
  801ae0:	e0bffa15 	stw	r2,-24(fp)

      /* Single character escape sequences can end with any character
       * Multi character escape sequences start with '[' and contain
       * digits and semicolons before terminating
       */
      if ((esccount == 0 && c != '[') ||
  801ae4:	e0bffa17 	ldw	r2,-24(fp)
  801ae8:	1000031e 	bne	r2,zero,801af8 <altera_avalon_lcd_16207_write+0x90>
  801aec:	e0bff907 	ldb	r2,-28(fp)
  801af0:	108016d8 	cmpnei	r2,r2,91
  801af4:	10000d1e 	bne	r2,zero,801b2c <altera_avalon_lcd_16207_write+0xc4>
  801af8:	e0bffa17 	ldw	r2,-24(fp)
  801afc:	10001826 	beq	r2,zero,801b60 <altera_avalon_lcd_16207_write+0xf8>
          (esccount > 0 && !isdigit(c) && c != ';'))
  801b00:	d0e00a17 	ldw	r3,-32728(gp)
  801b04:	e0bff907 	ldb	r2,-28(fp)
  801b08:	10800044 	addi	r2,r2,1
  801b0c:	1885883a 	add	r2,r3,r2
  801b10:	10800003 	ldbu	r2,0(r2)
  801b14:	10803fcc 	andi	r2,r2,255
  801b18:	1080010c 	andi	r2,r2,4
  801b1c:	1000101e 	bne	r2,zero,801b60 <altera_avalon_lcd_16207_write+0xf8>
  801b20:	e0bff907 	ldb	r2,-28(fp)
  801b24:	10800ee0 	cmpeqi	r2,r2,59
  801b28:	10000d1e 	bne	r2,zero,801b60 <altera_avalon_lcd_16207_write+0xf8>
      {
        sp->escape[esccount] = 0;
  801b2c:	e0fffc17 	ldw	r3,-16(fp)
  801b30:	e0bffa17 	ldw	r2,-24(fp)
  801b34:	1885883a 	add	r2,r3,r2
  801b38:	10800a04 	addi	r2,r2,40
  801b3c:	10000005 	stb	zero,0(r2)

        lcd_handle_escape(sp, c);
  801b40:	e0bff907 	ldb	r2,-28(fp)
  801b44:	100b883a 	mov	r5,r2
  801b48:	e13ffc17 	ldw	r4,-16(fp)
  801b4c:	08017bc0 	call	8017bc <lcd_handle_escape>

        sp->esccount = -1;
  801b50:	e0bffc17 	ldw	r2,-16(fp)
  801b54:	00ffffc4 	movi	r3,-1
  801b58:	10c00905 	stb	r3,36(r2)
  801b5c:	00006806 	br	801d00 <altera_avalon_lcd_16207_write+0x298>
      }
      else if (sp->esccount < sizeof(sp->escape)-1)
  801b60:	e0bffc17 	ldw	r2,-16(fp)
  801b64:	10800903 	ldbu	r2,36(r2)
  801b68:	10803fcc 	andi	r2,r2,255
  801b6c:	108001e8 	cmpgeui	r2,r2,7
  801b70:	1000631e 	bne	r2,zero,801d00 <altera_avalon_lcd_16207_write+0x298>
      {
        sp->escape[esccount] = c;
  801b74:	e0fffc17 	ldw	r3,-16(fp)
  801b78:	e0bffa17 	ldw	r2,-24(fp)
  801b7c:	1885883a 	add	r2,r3,r2
  801b80:	10800a04 	addi	r2,r2,40
  801b84:	e0fff903 	ldbu	r3,-28(fp)
  801b88:	10c00005 	stb	r3,0(r2)
        sp->esccount++;
  801b8c:	e0bffc17 	ldw	r2,-16(fp)
  801b90:	10800903 	ldbu	r2,36(r2)
  801b94:	10800044 	addi	r2,r2,1
  801b98:	1007883a 	mov	r3,r2
  801b9c:	e0bffc17 	ldw	r2,-16(fp)
  801ba0:	10c00905 	stb	r3,36(r2)
  801ba4:	00005606 	br	801d00 <altera_avalon_lcd_16207_write+0x298>
      }
    }
    else if (c == 27) /* ESC */
  801ba8:	e0bff907 	ldb	r2,-28(fp)
  801bac:	108006d8 	cmpnei	r2,r2,27
  801bb0:	1000031e 	bne	r2,zero,801bc0 <altera_avalon_lcd_16207_write+0x158>
    {
      sp->esccount = 0;
  801bb4:	e0bffc17 	ldw	r2,-16(fp)
  801bb8:	10000905 	stb	zero,36(r2)
  801bbc:	00005006 	br	801d00 <altera_avalon_lcd_16207_write+0x298>
    }
    else if (c == '\r')
  801bc0:	e0bff907 	ldb	r2,-28(fp)
  801bc4:	10800358 	cmpnei	r2,r2,13
  801bc8:	1000031e 	bne	r2,zero,801bd8 <altera_avalon_lcd_16207_write+0x170>
    {
      sp->x = 0;
  801bcc:	e0bffc17 	ldw	r2,-16(fp)
  801bd0:	10000845 	stb	zero,33(r2)
  801bd4:	00004a06 	br	801d00 <altera_avalon_lcd_16207_write+0x298>
    }
    else if (c == '\n')
  801bd8:	e0bff907 	ldb	r2,-28(fp)
  801bdc:	10800298 	cmpnei	r2,r2,10
  801be0:	1000101e 	bne	r2,zero,801c24 <altera_avalon_lcd_16207_write+0x1bc>
    {
      sp->x = 0;
  801be4:	e0bffc17 	ldw	r2,-16(fp)
  801be8:	10000845 	stb	zero,33(r2)
      sp->y++;
  801bec:	e0bffc17 	ldw	r2,-16(fp)
  801bf0:	10800883 	ldbu	r2,34(r2)
  801bf4:	10800044 	addi	r2,r2,1
  801bf8:	1007883a 	mov	r3,r2
  801bfc:	e0bffc17 	ldw	r2,-16(fp)
  801c00:	10c00885 	stb	r3,34(r2)

      /* Let the cursor sit at X=0, Y=HEIGHT without scrolling so the user
       * can print two lines of data without losing one.
       */
      if (sp->y > ALT_LCD_HEIGHT)
  801c04:	e0bffc17 	ldw	r2,-16(fp)
  801c08:	10800883 	ldbu	r2,34(r2)
  801c0c:	10803fcc 	andi	r2,r2,255
  801c10:	108000f0 	cmpltui	r2,r2,3
  801c14:	10003a1e 	bne	r2,zero,801d00 <altera_avalon_lcd_16207_write+0x298>
        lcd_scroll_up(sp);
  801c18:	e13ffc17 	ldw	r4,-16(fp)
  801c1c:	08016f00 	call	8016f0 <lcd_scroll_up>
  801c20:	00003706 	br	801d00 <altera_avalon_lcd_16207_write+0x298>
    }
    else if (c == '\b')
  801c24:	e0bff907 	ldb	r2,-28(fp)
  801c28:	10800218 	cmpnei	r2,r2,8
  801c2c:	10000b1e 	bne	r2,zero,801c5c <altera_avalon_lcd_16207_write+0x1f4>
    {
      if (sp->x > 0)
  801c30:	e0bffc17 	ldw	r2,-16(fp)
  801c34:	10800843 	ldbu	r2,33(r2)
  801c38:	10803fcc 	andi	r2,r2,255
  801c3c:	10003026 	beq	r2,zero,801d00 <altera_avalon_lcd_16207_write+0x298>
        sp->x--;
  801c40:	e0bffc17 	ldw	r2,-16(fp)
  801c44:	10800843 	ldbu	r2,33(r2)
  801c48:	10bfffc4 	addi	r2,r2,-1
  801c4c:	1007883a 	mov	r3,r2
  801c50:	e0bffc17 	ldw	r2,-16(fp)
  801c54:	10c00845 	stb	r3,33(r2)
  801c58:	00002906 	br	801d00 <altera_avalon_lcd_16207_write+0x298>
    }
    else if (isprint(c))
  801c5c:	d0e00a17 	ldw	r3,-32728(gp)
  801c60:	e0bff907 	ldb	r2,-28(fp)
  801c64:	10800044 	addi	r2,r2,1
  801c68:	1885883a 	add	r2,r3,r2
  801c6c:	10800003 	ldbu	r2,0(r2)
  801c70:	10803fcc 	andi	r2,r2,255
  801c74:	1080201c 	xori	r2,r2,128
  801c78:	10bfe004 	addi	r2,r2,-128
  801c7c:	108025cc 	andi	r2,r2,151
  801c80:	10001f26 	beq	r2,zero,801d00 <altera_avalon_lcd_16207_write+0x298>
    {
      /* If we didn't scroll on the last linefeed then we might need to do
       * it now. */
      if (sp->y >= ALT_LCD_HEIGHT)
  801c84:	e0bffc17 	ldw	r2,-16(fp)
  801c88:	10800883 	ldbu	r2,34(r2)
  801c8c:	10803fcc 	andi	r2,r2,255
  801c90:	108000b0 	cmpltui	r2,r2,2
  801c94:	1000021e 	bne	r2,zero,801ca0 <altera_avalon_lcd_16207_write+0x238>
        lcd_scroll_up(sp);
  801c98:	e13ffc17 	ldw	r4,-16(fp)
  801c9c:	08016f00 	call	8016f0 <lcd_scroll_up>

      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
  801ca0:	e0bffc17 	ldw	r2,-16(fp)
  801ca4:	10800843 	ldbu	r2,33(r2)
  801ca8:	10803fcc 	andi	r2,r2,255
  801cac:	10801428 	cmpgeui	r2,r2,80
  801cb0:	10000d1e 	bne	r2,zero,801ce8 <altera_avalon_lcd_16207_write+0x280>
        sp->line[sp->y].data[sp->x] = c;
  801cb4:	e0bffc17 	ldw	r2,-16(fp)
  801cb8:	10800883 	ldbu	r2,34(r2)
  801cbc:	10c03fcc 	andi	r3,r2,255
  801cc0:	e0bffc17 	ldw	r2,-16(fp)
  801cc4:	10800843 	ldbu	r2,33(r2)
  801cc8:	10803fcc 	andi	r2,r2,255
  801ccc:	e13ffc17 	ldw	r4,-16(fp)
  801cd0:	18c018e4 	muli	r3,r3,99
  801cd4:	20c7883a 	add	r3,r4,r3
  801cd8:	1885883a 	add	r2,r3,r2
  801cdc:	10801004 	addi	r2,r2,64
  801ce0:	e0fff903 	ldbu	r3,-28(fp)
  801ce4:	10c00005 	stb	r3,0(r2)

      sp->x++;
  801ce8:	e0bffc17 	ldw	r2,-16(fp)
  801cec:	10800843 	ldbu	r2,33(r2)
  801cf0:	10800044 	addi	r2,r2,1
  801cf4:	1007883a 	mov	r3,r2
  801cf8:	e0bffc17 	ldw	r2,-16(fp)
  801cfc:	10c00845 	stb	r3,33(r2)

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;

  for ( ; ptr < end ; ptr++)
  801d00:	e0bffd17 	ldw	r2,-12(fp)
  801d04:	10800044 	addi	r2,r2,1
  801d08:	e0bffd15 	stw	r2,-12(fp)
  801d0c:	e0fffd17 	ldw	r3,-12(fp)
  801d10:	e0bff817 	ldw	r2,-32(fp)
  801d14:	18bf6436 	bltu	r3,r2,801aa8 <__alt_data_end+0xff801aa8>
      sp->x++;
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  801d18:	00800404 	movi	r2,16
  801d1c:	e0bff615 	stw	r2,-40(fp)
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  801d20:	e03ff515 	stw	zero,-44(fp)
  801d24:	00003706 	br	801e04 <altera_avalon_lcd_16207_write+0x39c>
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
  801d28:	00801404 	movi	r2,80
  801d2c:	e0bff715 	stw	r2,-36(fp)
  801d30:	00001106 	br	801d78 <altera_avalon_lcd_16207_write+0x310>
      if (sp->line[y].data[width-1] != ' ')
  801d34:	e0bff717 	ldw	r2,-36(fp)
  801d38:	10bfffc4 	addi	r2,r2,-1
  801d3c:	e13ffc17 	ldw	r4,-16(fp)
  801d40:	e0fff517 	ldw	r3,-44(fp)
  801d44:	18c018e4 	muli	r3,r3,99
  801d48:	20c7883a 	add	r3,r4,r3
  801d4c:	1885883a 	add	r2,r3,r2
  801d50:	10801004 	addi	r2,r2,64
  801d54:	10800003 	ldbu	r2,0(r2)
  801d58:	10803fcc 	andi	r2,r2,255
  801d5c:	1080201c 	xori	r2,r2,128
  801d60:	10bfe004 	addi	r2,r2,-128
  801d64:	10800820 	cmpeqi	r2,r2,32
  801d68:	10000626 	beq	r2,zero,801d84 <altera_avalon_lcd_16207_write+0x31c>
  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
  801d6c:	e0bff717 	ldw	r2,-36(fp)
  801d70:	10bfffc4 	addi	r2,r2,-1
  801d74:	e0bff715 	stw	r2,-36(fp)
  801d78:	e0bff717 	ldw	r2,-36(fp)
  801d7c:	00bfed16 	blt	zero,r2,801d34 <__alt_data_end+0xff801d34>
  801d80:	00000106 	br	801d88 <altera_avalon_lcd_16207_write+0x320>
      if (sp->line[y].data[width-1] != ' ')
        break;
  801d84:	0001883a 	nop

    /* The minimum width is the size of the LCD panel.  If the real width
     * is long enough to require scrolling then add an extra space so the
     * end of the message doesn't run into the beginning of it.
     */
    if (width <= ALT_LCD_WIDTH)
  801d88:	e0bff717 	ldw	r2,-36(fp)
  801d8c:	10800448 	cmpgei	r2,r2,17
  801d90:	1000031e 	bne	r2,zero,801da0 <altera_avalon_lcd_16207_write+0x338>
      width = ALT_LCD_WIDTH;
  801d94:	00800404 	movi	r2,16
  801d98:	e0bff715 	stw	r2,-36(fp)
  801d9c:	00000306 	br	801dac <altera_avalon_lcd_16207_write+0x344>
    else
      width++;
  801da0:	e0bff717 	ldw	r2,-36(fp)
  801da4:	10800044 	addi	r2,r2,1
  801da8:	e0bff715 	stw	r2,-36(fp)

    sp->line[y].width = width;
  801dac:	e0bff717 	ldw	r2,-36(fp)
  801db0:	1009883a 	mov	r4,r2
  801db4:	e0fffc17 	ldw	r3,-16(fp)
  801db8:	e0bff517 	ldw	r2,-44(fp)
  801dbc:	108018e4 	muli	r2,r2,99
  801dc0:	1885883a 	add	r2,r3,r2
  801dc4:	10802444 	addi	r2,r2,145
  801dc8:	11000005 	stb	r4,0(r2)
    if (widthmax < width)
  801dcc:	e0fff617 	ldw	r3,-40(fp)
  801dd0:	e0bff717 	ldw	r2,-36(fp)
  801dd4:	1880020e 	bge	r3,r2,801de0 <altera_avalon_lcd_16207_write+0x378>
      widthmax = width;
  801dd8:	e0bff717 	ldw	r2,-36(fp)
  801ddc:	e0bff615 	stw	r2,-40(fp)
    sp->line[y].speed = 0; /* By default lines don't scroll */
  801de0:	e0fffc17 	ldw	r3,-16(fp)
  801de4:	e0bff517 	ldw	r2,-44(fp)
  801de8:	108018e4 	muli	r2,r2,99
  801dec:	1885883a 	add	r2,r3,r2
  801df0:	10802484 	addi	r2,r2,146
  801df4:	10000005 	stb	zero,0(r2)
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  801df8:	e0bff517 	ldw	r2,-44(fp)
  801dfc:	10800044 	addi	r2,r2,1
  801e00:	e0bff515 	stw	r2,-44(fp)
  801e04:	e0bff517 	ldw	r2,-44(fp)
  801e08:	10800090 	cmplti	r2,r2,2
  801e0c:	103fc61e 	bne	r2,zero,801d28 <__alt_data_end+0xff801d28>
    if (widthmax < width)
      widthmax = width;
    sp->line[y].speed = 0; /* By default lines don't scroll */
  }

  if (widthmax <= ALT_LCD_WIDTH)
  801e10:	e0bff617 	ldw	r2,-40(fp)
  801e14:	10800448 	cmpgei	r2,r2,17
  801e18:	1000031e 	bne	r2,zero,801e28 <altera_avalon_lcd_16207_write+0x3c0>
    sp->scrollmax = 0;
  801e1c:	e0bffc17 	ldw	r2,-16(fp)
  801e20:	10000985 	stb	zero,38(r2)
  801e24:	00002e06 	br	801ee0 <altera_avalon_lcd_16207_write+0x478>
  else
  {
    widthmax *= 2;
  801e28:	e0bff617 	ldw	r2,-40(fp)
  801e2c:	1085883a 	add	r2,r2,r2
  801e30:	e0bff615 	stw	r2,-40(fp)
    sp->scrollmax = widthmax;
  801e34:	e0bff617 	ldw	r2,-40(fp)
  801e38:	1007883a 	mov	r3,r2
  801e3c:	e0bffc17 	ldw	r2,-16(fp)
  801e40:	10c00985 	stb	r3,38(r2)

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  801e44:	e03ff515 	stw	zero,-44(fp)
  801e48:	00002206 	br	801ed4 <altera_avalon_lcd_16207_write+0x46c>
      if (sp->line[y].width > ALT_LCD_WIDTH)
  801e4c:	e0fffc17 	ldw	r3,-16(fp)
  801e50:	e0bff517 	ldw	r2,-44(fp)
  801e54:	108018e4 	muli	r2,r2,99
  801e58:	1885883a 	add	r2,r3,r2
  801e5c:	10802444 	addi	r2,r2,145
  801e60:	10800003 	ldbu	r2,0(r2)
  801e64:	10803fcc 	andi	r2,r2,255
  801e68:	1080201c 	xori	r2,r2,128
  801e6c:	10bfe004 	addi	r2,r2,-128
  801e70:	10800450 	cmplti	r2,r2,17
  801e74:	1000141e 	bne	r2,zero,801ec8 <altera_avalon_lcd_16207_write+0x460>
         */
#if 1
        /* This option makes all the lines scroll round at different speeds
         * which are chosen so that all the scrolls finish at the same time.
         */
        sp->line[y].speed = 256 * sp->line[y].width / widthmax;
  801e78:	e0fffc17 	ldw	r3,-16(fp)
  801e7c:	e0bff517 	ldw	r2,-44(fp)
  801e80:	108018e4 	muli	r2,r2,99
  801e84:	1885883a 	add	r2,r3,r2
  801e88:	10802444 	addi	r2,r2,145
  801e8c:	10800003 	ldbu	r2,0(r2)
  801e90:	10803fcc 	andi	r2,r2,255
  801e94:	1080201c 	xori	r2,r2,128
  801e98:	10bfe004 	addi	r2,r2,-128
  801e9c:	1004923a 	slli	r2,r2,8
  801ea0:	e17ff617 	ldw	r5,-40(fp)
  801ea4:	1009883a 	mov	r4,r2
  801ea8:	080689c0 	call	80689c <__divsi3>
  801eac:	1009883a 	mov	r4,r2
  801eb0:	e0fffc17 	ldw	r3,-16(fp)
  801eb4:	e0bff517 	ldw	r2,-44(fp)
  801eb8:	108018e4 	muli	r2,r2,99
  801ebc:	1885883a 	add	r2,r3,r2
  801ec0:	10802484 	addi	r2,r2,146
  801ec4:	11000005 	stb	r4,0(r2)
  {
    widthmax *= 2;
    sp->scrollmax = widthmax;

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  801ec8:	e0bff517 	ldw	r2,-44(fp)
  801ecc:	10800044 	addi	r2,r2,1
  801ed0:	e0bff515 	stw	r2,-44(fp)
  801ed4:	e0bff517 	ldw	r2,-44(fp)
  801ed8:	10800090 	cmplti	r2,r2,2
  801edc:	103fdb1e 	bne	r2,zero,801e4c <__alt_data_end+0xff801e4c>
   * (because active was set when the timer interrupt occurred).  If there
   * has been a missed repaint then paint again.  And again.  etc.
   */
  for ( ; ; )
  {
    int old_scrollpos = sp->scrollpos;
  801ee0:	e0bffc17 	ldw	r2,-16(fp)
  801ee4:	10800943 	ldbu	r2,37(r2)
  801ee8:	10803fcc 	andi	r2,r2,255
  801eec:	e0bffb15 	stw	r2,-20(fp)

    lcd_repaint_screen(sp);
  801ef0:	e13ffc17 	ldw	r4,-16(fp)
  801ef4:	08015040 	call	801504 <lcd_repaint_screen>

    /* Let the timer routines repaint the display again */
    sp->active = 0;
  801ef8:	e0bffc17 	ldw	r2,-16(fp)
  801efc:	100009c5 	stb	zero,39(r2)

    /* Have the timer routines tried to scroll while we were painting?
     * If not then we can exit */
    if (sp->scrollpos == old_scrollpos)
  801f00:	e0bffc17 	ldw	r2,-16(fp)
  801f04:	10800943 	ldbu	r2,37(r2)
  801f08:	10c03fcc 	andi	r3,r2,255
  801f0c:	e0bffb17 	ldw	r2,-20(fp)
  801f10:	18800426 	beq	r3,r2,801f24 <altera_avalon_lcd_16207_write+0x4bc>
      break;

    /* We need to repaint again since the display scrolled while we were
     * painting last time */
    sp->active = 1;
  801f14:	e0bffc17 	ldw	r2,-16(fp)
  801f18:	00c00044 	movi	r3,1
  801f1c:	10c009c5 	stb	r3,39(r2)
  }
  801f20:	003fef06 	br	801ee0 <__alt_data_end+0xff801ee0>
    sp->active = 0;

    /* Have the timer routines tried to scroll while we were painting?
     * If not then we can exit */
    if (sp->scrollpos == old_scrollpos)
      break;
  801f24:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->write_lock);

  return len;
  801f28:	e0bffe17 	ldw	r2,-8(fp)
}
  801f2c:	e037883a 	mov	sp,fp
  801f30:	dfc00117 	ldw	ra,4(sp)
  801f34:	df000017 	ldw	fp,0(sp)
  801f38:	dec00204 	addi	sp,sp,8
  801f3c:	f800283a 	ret

00801f40 <alt_lcd_16207_timeout>:
/*
 * Timeout routine is called every second
 */

static alt_u32 alt_lcd_16207_timeout(void* context) 
{
  801f40:	defffc04 	addi	sp,sp,-16
  801f44:	dfc00315 	stw	ra,12(sp)
  801f48:	df000215 	stw	fp,8(sp)
  801f4c:	df000204 	addi	fp,sp,8
  801f50:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_lcd_16207_state* sp = (altera_avalon_lcd_16207_state*)context;
  801f54:	e0bfff17 	ldw	r2,-4(fp)
  801f58:	e0bffe15 	stw	r2,-8(fp)

  /* Update the scrolling position */
  if (sp->scrollpos + 1 >= sp->scrollmax)
  801f5c:	e0bffe17 	ldw	r2,-8(fp)
  801f60:	10800943 	ldbu	r2,37(r2)
  801f64:	10803fcc 	andi	r2,r2,255
  801f68:	10c00044 	addi	r3,r2,1
  801f6c:	e0bffe17 	ldw	r2,-8(fp)
  801f70:	10800983 	ldbu	r2,38(r2)
  801f74:	10803fcc 	andi	r2,r2,255
  801f78:	18800316 	blt	r3,r2,801f88 <alt_lcd_16207_timeout+0x48>
    sp->scrollpos = 0;
  801f7c:	e0bffe17 	ldw	r2,-8(fp)
  801f80:	10000945 	stb	zero,37(r2)
  801f84:	00000606 	br	801fa0 <alt_lcd_16207_timeout+0x60>
  else
    sp->scrollpos = sp->scrollpos + 1;
  801f88:	e0bffe17 	ldw	r2,-8(fp)
  801f8c:	10800943 	ldbu	r2,37(r2)
  801f90:	10800044 	addi	r2,r2,1
  801f94:	1007883a 	mov	r3,r2
  801f98:	e0bffe17 	ldw	r2,-8(fp)
  801f9c:	10c00945 	stb	r3,37(r2)

  /* Repaint the panel unless the foreground will do it again soon */
  if (sp->scrollmax > 0 && !sp->active)
  801fa0:	e0bffe17 	ldw	r2,-8(fp)
  801fa4:	10800983 	ldbu	r2,38(r2)
  801fa8:	10803fcc 	andi	r2,r2,255
  801fac:	10000826 	beq	r2,zero,801fd0 <alt_lcd_16207_timeout+0x90>
  801fb0:	e0bffe17 	ldw	r2,-8(fp)
  801fb4:	108009c3 	ldbu	r2,39(r2)
  801fb8:	10803fcc 	andi	r2,r2,255
  801fbc:	1080201c 	xori	r2,r2,128
  801fc0:	10bfe004 	addi	r2,r2,-128
  801fc4:	1000021e 	bne	r2,zero,801fd0 <alt_lcd_16207_timeout+0x90>
    lcd_repaint_screen(sp);
  801fc8:	e13ffe17 	ldw	r4,-8(fp)
  801fcc:	08015040 	call	801504 <lcd_repaint_screen>

  return sp->period;
  801fd0:	e0bffe17 	ldw	r2,-8(fp)
  801fd4:	10800717 	ldw	r2,28(r2)
}
  801fd8:	e037883a 	mov	sp,fp
  801fdc:	dfc00117 	ldw	ra,4(sp)
  801fe0:	df000017 	ldw	fp,0(sp)
  801fe4:	dec00204 	addi	sp,sp,8
  801fe8:	f800283a 	ret

00801fec <altera_avalon_lcd_16207_init>:

/*
 * Called at boot time to initialise the LCD driver
 */
void altera_avalon_lcd_16207_init(altera_avalon_lcd_16207_state* sp)
{
  801fec:	defffc04 	addi	sp,sp,-16
  801ff0:	dfc00315 	stw	ra,12(sp)
  801ff4:	df000215 	stw	fp,8(sp)
  801ff8:	df000204 	addi	fp,sp,8
  801ffc:	e13fff15 	stw	r4,-4(fp)
  unsigned int base = sp->base;
  802000:	e0bfff17 	ldw	r2,-4(fp)
  802004:	10800017 	ldw	r2,0(r2)
  802008:	e0bffe15 	stw	r2,-8(fp)

  /* Mark the device as functional */
  sp->broken = 0;
  80200c:	e0bfff17 	ldw	r2,-4(fp)
  802010:	10000805 	stb	zero,32(r2)
   * the BUSY bit in the status register doesn't work until the display
   * has been reset three times.
   */

  /* Wait for 15 ms then reset */
  usleep(15000);
  802014:	010ea604 	movi	r4,15000
  802018:	0803f180 	call	803f18 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
  80201c:	e0bffe17 	ldw	r2,-8(fp)
  802020:	00c00c04 	movi	r3,48
  802024:	10c00035 	stwio	r3,0(r2)

  /* Wait for another 4.1ms and reset again */
  usleep(4100);  
  802028:	01040104 	movi	r4,4100
  80202c:	0803f180 	call	803f18 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
  802030:	e0bffe17 	ldw	r2,-8(fp)
  802034:	00c00c04 	movi	r3,48
  802038:	10c00035 	stwio	r3,0(r2)

  /* Wait a further 1 ms and reset a third time */
  usleep(1000);
  80203c:	0100fa04 	movi	r4,1000
  802040:	0803f180 	call	803f18 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
  802044:	e0bffe17 	ldw	r2,-8(fp)
  802048:	00c00c04 	movi	r3,48
  80204c:	10c00035 	stwio	r3,0(r2)

  /* Setup interface parameters: 8 bit bus, 2 rows, 5x7 font */
  lcd_write_command(sp, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT | LCD_CMD_TWO_LINE);
  802050:	01400e04 	movi	r5,56
  802054:	e13fff17 	ldw	r4,-4(fp)
  802058:	08012a40 	call	8012a4 <lcd_write_command>
  
  /* Turn display off */
  lcd_write_command(sp, LCD_CMD_ONOFF);
  80205c:	01400204 	movi	r5,8
  802060:	e13fff17 	ldw	r4,-4(fp)
  802064:	08012a40 	call	8012a4 <lcd_write_command>

  /* Clear display */
  lcd_clear_screen(sp);
  802068:	e13fff17 	ldw	r4,-4(fp)
  80206c:	08014340 	call	801434 <lcd_clear_screen>
  
  /* Set mode: increment after writing, don't shift display */
  lcd_write_command(sp, LCD_CMD_MODES | LCD_CMD_MODE_INC);
  802070:	01400184 	movi	r5,6
  802074:	e13fff17 	ldw	r4,-4(fp)
  802078:	08012a40 	call	8012a4 <lcd_write_command>

  /* Turn display on */
  lcd_write_command(sp, LCD_CMD_ONOFF | LCD_CMD_ENABLE_DISP);
  80207c:	01400304 	movi	r5,12
  802080:	e13fff17 	ldw	r4,-4(fp)
  802084:	08012a40 	call	8012a4 <lcd_write_command>

  sp->esccount = -1;
  802088:	e0bfff17 	ldw	r2,-4(fp)
  80208c:	00ffffc4 	movi	r3,-1
  802090:	10c00905 	stb	r3,36(r2)
  memset(sp->escape, 0, sizeof(sp->escape));
  802094:	e0bfff17 	ldw	r2,-4(fp)
  802098:	10800a04 	addi	r2,r2,40
  80209c:	01800204 	movi	r6,8
  8020a0:	000b883a 	mov	r5,zero
  8020a4:	1009883a 	mov	r4,r2
  8020a8:	08045ac0 	call	8045ac <memset>

  sp->scrollpos = 0;
  8020ac:	e0bfff17 	ldw	r2,-4(fp)
  8020b0:	10000945 	stb	zero,37(r2)
  sp->scrollmax = 0;
  8020b4:	e0bfff17 	ldw	r2,-4(fp)
  8020b8:	10000985 	stb	zero,38(r2)
  sp->active = 0;
  8020bc:	e0bfff17 	ldw	r2,-4(fp)
  8020c0:	100009c5 	stb	zero,39(r2)
  8020c4:	d0a74217 	ldw	r2,-25336(gp)

  sp->period = alt_ticks_per_second() / 10; /* Call every 100ms */
  8020c8:	01400284 	movi	r5,10
  8020cc:	1009883a 	mov	r4,r2
  8020d0:	08069940 	call	806994 <__udivsi3>
  8020d4:	1007883a 	mov	r3,r2
  8020d8:	e0bfff17 	ldw	r2,-4(fp)
  8020dc:	10c00715 	stw	r3,28(r2)

  alt_alarm_start(&sp->alarm, sp->period, &alt_lcd_16207_timeout, sp);
  8020e0:	e0bfff17 	ldw	r2,-4(fp)
  8020e4:	10c00104 	addi	r3,r2,4
  8020e8:	e0bfff17 	ldw	r2,-4(fp)
  8020ec:	10800717 	ldw	r2,28(r2)
  8020f0:	e1ffff17 	ldw	r7,-4(fp)
  8020f4:	01802034 	movhi	r6,128
  8020f8:	3187d004 	addi	r6,r6,8000
  8020fc:	100b883a 	mov	r5,r2
  802100:	1809883a 	mov	r4,r3
  802104:	08032ec0 	call	8032ec <alt_alarm_start>
}
  802108:	0001883a 	nop
  80210c:	e037883a 	mov	sp,fp
  802110:	dfc00117 	ldw	ra,4(sp)
  802114:	df000017 	ldw	fp,0(sp)
  802118:	dec00204 	addi	sp,sp,8
  80211c:	f800283a 	ret

00802120 <altera_avalon_lcd_16207_write_fd>:
extern int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp,
  const char* ptr, int count, int flags);

int 
altera_avalon_lcd_16207_write_fd(alt_fd* fd, const char* buffer, int space)
{
  802120:	defffa04 	addi	sp,sp,-24
  802124:	dfc00515 	stw	ra,20(sp)
  802128:	df000415 	stw	fp,16(sp)
  80212c:	df000404 	addi	fp,sp,16
  802130:	e13ffd15 	stw	r4,-12(fp)
  802134:	e17ffe15 	stw	r5,-8(fp)
  802138:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_lcd_16207_dev* dev = (altera_avalon_lcd_16207_dev*) fd->dev; 
  80213c:	e0bffd17 	ldw	r2,-12(fp)
  802140:	10800017 	ldw	r2,0(r2)
  802144:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_lcd_16207_write(&dev->state, buffer, space,
  802148:	e0bffc17 	ldw	r2,-16(fp)
  80214c:	10c00a04 	addi	r3,r2,40
  802150:	e0bffd17 	ldw	r2,-12(fp)
  802154:	10800217 	ldw	r2,8(r2)
  802158:	100f883a 	mov	r7,r2
  80215c:	e1bfff17 	ldw	r6,-4(fp)
  802160:	e17ffe17 	ldw	r5,-8(fp)
  802164:	1809883a 	mov	r4,r3
  802168:	0801a680 	call	801a68 <altera_avalon_lcd_16207_write>
      fd->fd_flags);
}
  80216c:	e037883a 	mov	sp,fp
  802170:	dfc00117 	ldw	ra,4(sp)
  802174:	df000017 	ldw	fp,0(sp)
  802178:	dec00204 	addi	sp,sp,8
  80217c:	f800283a 	ret

00802180 <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
  802180:	defff904 	addi	sp,sp,-28
  802184:	dfc00615 	stw	ra,24(sp)
  802188:	df000515 	stw	fp,20(sp)
  80218c:	df000504 	addi	fp,sp,20
  802190:	e13ffe15 	stw	r4,-8(fp)
  802194:	e17fff15 	stw	r5,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
  802198:	0007883a 	mov	r3,zero
  80219c:	e0bffe17 	ldw	r2,-8(fp)
  8021a0:	10c00035 	stwio	r3,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
  8021a4:	e0bffe17 	ldw	r2,-8(fp)
  8021a8:	10800104 	addi	r2,r2,4
  8021ac:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  8021b0:	0005303a 	rdctl	r2,status
  8021b4:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  8021b8:	e0fffc17 	ldw	r3,-16(fp)
  8021bc:	00bfff84 	movi	r2,-2
  8021c0:	1884703a 	and	r2,r3,r2
  8021c4:	1001703a 	wrctl	status,r2
  
  return context;
  8021c8:	e0bffc17 	ldw	r2,-16(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
  8021cc:	e0bffb15 	stw	r2,-20(fp)
  alt_tick ();
  8021d0:	0803e100 	call	803e10 <alt_tick>
  8021d4:	e0bffb17 	ldw	r2,-20(fp)
  8021d8:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  8021dc:	e0bffd17 	ldw	r2,-12(fp)
  8021e0:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
  8021e4:	0001883a 	nop
  8021e8:	e037883a 	mov	sp,fp
  8021ec:	dfc00117 	ldw	ra,4(sp)
  8021f0:	df000017 	ldw	fp,0(sp)
  8021f4:	dec00204 	addi	sp,sp,8
  8021f8:	f800283a 	ret

008021fc <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
  8021fc:	defff904 	addi	sp,sp,-28
  802200:	dfc00615 	stw	ra,24(sp)
  802204:	df000515 	stw	fp,20(sp)
  802208:	df000504 	addi	fp,sp,20
  80220c:	e13ffc15 	stw	r4,-16(fp)
  802210:	e17ffd15 	stw	r5,-12(fp)
  802214:	e1bffe15 	stw	r6,-8(fp)
  802218:	e1ffff15 	stw	r7,-4(fp)
  80221c:	e0bfff17 	ldw	r2,-4(fp)
  802220:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
  802224:	d0a74217 	ldw	r2,-25336(gp)
  802228:	1000021e 	bne	r2,zero,802234 <alt_avalon_timer_sc_init+0x38>
  {
    _alt_tick_rate = nticks;
  80222c:	e0bffb17 	ldw	r2,-20(fp)
  802230:	d0a74215 	stw	r2,-25336(gp)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
  802234:	e0bffc17 	ldw	r2,-16(fp)
  802238:	10800104 	addi	r2,r2,4
  80223c:	00c001c4 	movi	r3,7
  802240:	10c00035 	stwio	r3,0(r2)
  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
  802244:	01802034 	movhi	r6,128
  802248:	31886004 	addi	r6,r6,8576
  80224c:	e17ffc17 	ldw	r5,-16(fp)
  802250:	e13ffe17 	ldw	r4,-8(fp)
  802254:	080393c0 	call	80393c <alt_irq_register>
#endif  
}
  802258:	0001883a 	nop
  80225c:	e037883a 	mov	sp,fp
  802260:	dfc00117 	ldw	ra,4(sp)
  802264:	df000017 	ldw	fp,0(sp)
  802268:	dec00204 	addi	sp,sp,8
  80226c:	f800283a 	ret

00802270 <altera_avalon_uart_read_fd>:
 *
 */

int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
  802270:	defffa04 	addi	sp,sp,-24
  802274:	dfc00515 	stw	ra,20(sp)
  802278:	df000415 	stw	fp,16(sp)
  80227c:	df000404 	addi	fp,sp,16
  802280:	e13ffd15 	stw	r4,-12(fp)
  802284:	e17ffe15 	stw	r5,-8(fp)
  802288:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
  80228c:	e0bffd17 	ldw	r2,-12(fp)
  802290:	10800017 	ldw	r2,0(r2)
  802294:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_read(&dev->state, buffer, space,
  802298:	e0bffc17 	ldw	r2,-16(fp)
  80229c:	10c00a04 	addi	r3,r2,40
  8022a0:	e0bffd17 	ldw	r2,-12(fp)
  8022a4:	10800217 	ldw	r2,8(r2)
  8022a8:	100f883a 	mov	r7,r2
  8022ac:	e1bfff17 	ldw	r6,-4(fp)
  8022b0:	e17ffe17 	ldw	r5,-8(fp)
  8022b4:	1809883a 	mov	r4,r3
  8022b8:	08027800 	call	802780 <altera_avalon_uart_read>
      fd->fd_flags);
}
  8022bc:	e037883a 	mov	sp,fp
  8022c0:	dfc00117 	ldw	ra,4(sp)
  8022c4:	df000017 	ldw	fp,0(sp)
  8022c8:	dec00204 	addi	sp,sp,8
  8022cc:	f800283a 	ret

008022d0 <altera_avalon_uart_write_fd>:

int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
  8022d0:	defffa04 	addi	sp,sp,-24
  8022d4:	dfc00515 	stw	ra,20(sp)
  8022d8:	df000415 	stw	fp,16(sp)
  8022dc:	df000404 	addi	fp,sp,16
  8022e0:	e13ffd15 	stw	r4,-12(fp)
  8022e4:	e17ffe15 	stw	r5,-8(fp)
  8022e8:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
  8022ec:	e0bffd17 	ldw	r2,-12(fp)
  8022f0:	10800017 	ldw	r2,0(r2)
  8022f4:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_write(&dev->state, buffer, space,
  8022f8:	e0bffc17 	ldw	r2,-16(fp)
  8022fc:	10c00a04 	addi	r3,r2,40
  802300:	e0bffd17 	ldw	r2,-12(fp)
  802304:	10800217 	ldw	r2,8(r2)
  802308:	100f883a 	mov	r7,r2
  80230c:	e1bfff17 	ldw	r6,-4(fp)
  802310:	e17ffe17 	ldw	r5,-8(fp)
  802314:	1809883a 	mov	r4,r3
  802318:	08029980 	call	802998 <altera_avalon_uart_write>
      fd->fd_flags);
}
  80231c:	e037883a 	mov	sp,fp
  802320:	dfc00117 	ldw	ra,4(sp)
  802324:	df000017 	ldw	fp,0(sp)
  802328:	dec00204 	addi	sp,sp,8
  80232c:	f800283a 	ret

00802330 <altera_avalon_uart_close_fd>:

#endif /* ALTERA_AVALON_UART_USE_IOCTL */

int 
altera_avalon_uart_close_fd(alt_fd* fd)
{
  802330:	defffc04 	addi	sp,sp,-16
  802334:	dfc00315 	stw	ra,12(sp)
  802338:	df000215 	stw	fp,8(sp)
  80233c:	df000204 	addi	fp,sp,8
  802340:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
  802344:	e0bfff17 	ldw	r2,-4(fp)
  802348:	10800017 	ldw	r2,0(r2)
  80234c:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_uart_close(&dev->state, fd->fd_flags);
  802350:	e0bffe17 	ldw	r2,-8(fp)
  802354:	10c00a04 	addi	r3,r2,40
  802358:	e0bfff17 	ldw	r2,-4(fp)
  80235c:	10800217 	ldw	r2,8(r2)
  802360:	100b883a 	mov	r5,r2
  802364:	1809883a 	mov	r4,r3
  802368:	08026f00 	call	8026f0 <altera_avalon_uart_close>
}
  80236c:	e037883a 	mov	sp,fp
  802370:	dfc00117 	ldw	ra,4(sp)
  802374:	df000017 	ldw	fp,0(sp)
  802378:	dec00204 	addi	sp,sp,8
  80237c:	f800283a 	ret

00802380 <altera_avalon_uart_init>:
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
  802380:	defff904 	addi	sp,sp,-28
  802384:	dfc00615 	stw	ra,24(sp)
  802388:	df000515 	stw	fp,20(sp)
  80238c:	df000504 	addi	fp,sp,20
  802390:	e13ffd15 	stw	r4,-12(fp)
  802394:	e17ffe15 	stw	r5,-8(fp)
  802398:	e1bfff15 	stw	r6,-4(fp)
  void* base = sp->base;
  80239c:	e0bffd17 	ldw	r2,-12(fp)
  8023a0:	10800017 	ldw	r2,0(r2)
  8023a4:	e0bffb15 	stw	r2,-20(fp)
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
  8023a8:	0005883a 	mov	r2,zero
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
  8023ac:	1000041e 	bne	r2,zero,8023c0 <altera_avalon_uart_init+0x40>
  8023b0:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
  8023b4:	1000021e 	bne	r2,zero,8023c0 <altera_avalon_uart_init+0x40>
  8023b8:	0005883a 	mov	r2,zero
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
  8023bc:	10000226 	beq	r2,zero,8023c8 <altera_avalon_uart_init+0x48>
  8023c0:	00800044 	movi	r2,1
  8023c4:	00000106 	br	8023cc <altera_avalon_uart_init+0x4c>
  8023c8:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
  8023cc:	e0bffc15 	stw	r2,-16(fp)
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
  8023d0:	e0bffc17 	ldw	r2,-16(fp)
  8023d4:	10000d1e 	bne	r2,zero,80240c <altera_avalon_uart_init+0x8c>
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
  8023d8:	e0bffd17 	ldw	r2,-12(fp)
  8023dc:	00c32004 	movi	r3,3200
  8023e0:	10c00115 	stw	r3,4(r2)
                ALTERA_AVALON_UART_CONTROL_RRDY_MSK |
                ALTERA_AVALON_UART_CONTROL_DCTS_MSK;

    IOWR_ALTERA_AVALON_UART_CONTROL(base, sp->ctrl); 
  8023e4:	e0bffb17 	ldw	r2,-20(fp)
  8023e8:	10800304 	addi	r2,r2,12
  8023ec:	e0fffd17 	ldw	r3,-12(fp)
  8023f0:	18c00117 	ldw	r3,4(r3)
  8023f4:	10c00035 	stwio	r3,0(r2)
    /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
    alt_ic_isr_register(irq_controller_id, irq, altera_avalon_uart_irq, sp, 
      0x0);
#else
    alt_irq_register (irq, sp, altera_avalon_uart_irq);
  8023f8:	01802034 	movhi	r6,128
  8023fc:	31890904 	addi	r6,r6,9252
  802400:	e17ffd17 	ldw	r5,-12(fp)
  802404:	e13fff17 	ldw	r4,-4(fp)
  802408:	080393c0 	call	80393c <alt_irq_register>
#endif  
  }
}
  80240c:	0001883a 	nop
  802410:	e037883a 	mov	sp,fp
  802414:	dfc00117 	ldw	ra,4(sp)
  802418:	df000017 	ldw	fp,0(sp)
  80241c:	dec00204 	addi	sp,sp,8
  802420:	f800283a 	ret

00802424 <altera_avalon_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_uart_irq(void* context)
#else
static void altera_avalon_uart_irq(void* context, alt_u32 id)
#endif
{
  802424:	defff904 	addi	sp,sp,-28
  802428:	dfc00615 	stw	ra,24(sp)
  80242c:	df000515 	stw	fp,20(sp)
  802430:	df000504 	addi	fp,sp,20
  802434:	e13ffe15 	stw	r4,-8(fp)
  802438:	e17fff15 	stw	r5,-4(fp)
  alt_u32 status;

  altera_avalon_uart_state* sp = (altera_avalon_uart_state*) context;
  80243c:	e0bffe17 	ldw	r2,-8(fp)
  802440:	e0bffb15 	stw	r2,-20(fp)
  void* base               = sp->base;
  802444:	e0bffb17 	ldw	r2,-20(fp)
  802448:	10800017 	ldw	r2,0(r2)
  80244c:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Read the status register in order to determine the cause of the
   * interrupt.
   */

  status = IORD_ALTERA_AVALON_UART_STATUS(base);
  802450:	e0bffc17 	ldw	r2,-16(fp)
  802454:	10800204 	addi	r2,r2,8
  802458:	10800037 	ldwio	r2,0(r2)
  80245c:	e0bffd15 	stw	r2,-12(fp)

  /* Clear any error flags set at the device */
  IOWR_ALTERA_AVALON_UART_STATUS(base, 0);
  802460:	e0bffc17 	ldw	r2,-16(fp)
  802464:	10800204 	addi	r2,r2,8
  802468:	0007883a 	mov	r3,zero
  80246c:	10c00035 	stwio	r3,0(r2)

  /* Dummy read to ensure IRQ is negated before ISR returns */
  IORD_ALTERA_AVALON_UART_STATUS(base);
  802470:	e0bffc17 	ldw	r2,-16(fp)
  802474:	10800204 	addi	r2,r2,8
  802478:	10800037 	ldwio	r2,0(r2)
  
  /* process a read irq */
  if (status & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
  80247c:	e0bffd17 	ldw	r2,-12(fp)
  802480:	1080200c 	andi	r2,r2,128
  802484:	10000326 	beq	r2,zero,802494 <altera_avalon_uart_irq+0x70>
  {
    altera_avalon_uart_rxirq(sp, status);
  802488:	e17ffd17 	ldw	r5,-12(fp)
  80248c:	e13ffb17 	ldw	r4,-20(fp)
  802490:	08024c40 	call	8024c4 <altera_avalon_uart_rxirq>
  }

  /* process a write irq */
  if (status & (ALTERA_AVALON_UART_STATUS_TRDY_MSK | 
  802494:	e0bffd17 	ldw	r2,-12(fp)
  802498:	1081100c 	andi	r2,r2,1088
  80249c:	10000326 	beq	r2,zero,8024ac <altera_avalon_uart_irq+0x88>
                  ALTERA_AVALON_UART_STATUS_DCTS_MSK))
  {
    altera_avalon_uart_txirq(sp, status);
  8024a0:	e17ffd17 	ldw	r5,-12(fp)
  8024a4:	e13ffb17 	ldw	r4,-20(fp)
  8024a8:	08025a80 	call	8025a8 <altera_avalon_uart_txirq>
  }
  

}
  8024ac:	0001883a 	nop
  8024b0:	e037883a 	mov	sp,fp
  8024b4:	dfc00117 	ldw	ra,4(sp)
  8024b8:	df000017 	ldw	fp,0(sp)
  8024bc:	dec00204 	addi	sp,sp,8
  8024c0:	f800283a 	ret

008024c4 <altera_avalon_uart_rxirq>:
 * the receive circular buffer, and sets the apropriate flags to indicate 
 * that there is data ready to be processed.
 */
static void 
altera_avalon_uart_rxirq(altera_avalon_uart_state* sp, alt_u32 status)
{
  8024c4:	defffc04 	addi	sp,sp,-16
  8024c8:	df000315 	stw	fp,12(sp)
  8024cc:	df000304 	addi	fp,sp,12
  8024d0:	e13ffe15 	stw	r4,-8(fp)
  8024d4:	e17fff15 	stw	r5,-4(fp)
  alt_u32 next;
  
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
  8024d8:	e0bfff17 	ldw	r2,-4(fp)
  8024dc:	108000cc 	andi	r2,r2,3
  8024e0:	10002c1e 	bne	r2,zero,802594 <altera_avalon_uart_rxirq+0xd0>
   * In a multi-threaded environment, set the read event flag to indicate
   * that there is data ready. This is only done if the circular buffer was
   * previously empty.
   */

  if (sp->rx_end == sp->rx_start)
  8024e4:	e0bffe17 	ldw	r2,-8(fp)
  8024e8:	10800317 	ldw	r2,12(r2)
  8024ec:	e0bffe17 	ldw	r2,-8(fp)
  8024f0:	10800217 	ldw	r2,8(r2)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
  8024f4:	e0bffe17 	ldw	r2,-8(fp)
  8024f8:	10800317 	ldw	r2,12(r2)
  8024fc:	10800044 	addi	r2,r2,1
  802500:	10800fcc 	andi	r2,r2,63
  802504:	e0bffd15 	stw	r2,-12(fp)

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
  802508:	e0bffe17 	ldw	r2,-8(fp)
  80250c:	10800317 	ldw	r2,12(r2)
  802510:	e0fffe17 	ldw	r3,-8(fp)
  802514:	18c00017 	ldw	r3,0(r3)
  802518:	18c00037 	ldwio	r3,0(r3)
  80251c:	1809883a 	mov	r4,r3
  802520:	e0fffe17 	ldw	r3,-8(fp)
  802524:	1885883a 	add	r2,r3,r2
  802528:	10800704 	addi	r2,r2,28
  80252c:	11000005 	stb	r4,0(r2)

  sp->rx_end = next;
  802530:	e0bffe17 	ldw	r2,-8(fp)
  802534:	e0fffd17 	ldw	r3,-12(fp)
  802538:	10c00315 	stw	r3,12(r2)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
  80253c:	e0bffe17 	ldw	r2,-8(fp)
  802540:	10800317 	ldw	r2,12(r2)
  802544:	10800044 	addi	r2,r2,1
  802548:	10800fcc 	andi	r2,r2,63
  80254c:	e0bffd15 	stw	r2,-12(fp)
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
  802550:	e0bffe17 	ldw	r2,-8(fp)
  802554:	10c00217 	ldw	r3,8(r2)
  802558:	e0bffd17 	ldw	r2,-12(fp)
  80255c:	18800e1e 	bne	r3,r2,802598 <altera_avalon_uart_rxirq+0xd4>
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
  802560:	e0bffe17 	ldw	r2,-8(fp)
  802564:	10c00117 	ldw	r3,4(r2)
  802568:	00bfdfc4 	movi	r2,-129
  80256c:	1886703a 	and	r3,r3,r2
  802570:	e0bffe17 	ldw	r2,-8(fp)
  802574:	10c00115 	stw	r3,4(r2)
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
  802578:	e0bffe17 	ldw	r2,-8(fp)
  80257c:	10800017 	ldw	r2,0(r2)
  802580:	10800304 	addi	r2,r2,12
  802584:	e0fffe17 	ldw	r3,-8(fp)
  802588:	18c00117 	ldw	r3,4(r3)
  80258c:	10c00035 	stwio	r3,0(r2)
  802590:	00000106 	br	802598 <altera_avalon_uart_rxirq+0xd4>
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
                  ALTERA_AVALON_UART_STATUS_FE_MSK))
  {
    return;
  802594:	0001883a 	nop
  if (next == sp->rx_start)
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
  }   
}
  802598:	e037883a 	mov	sp,fp
  80259c:	df000017 	ldw	fp,0(sp)
  8025a0:	dec00104 	addi	sp,sp,4
  8025a4:	f800283a 	ret

008025a8 <altera_avalon_uart_txirq>:
 * buffer to the device, and sets the apropriate flags to indicate that 
 * there is data ready to be processed.
 */
static void 
altera_avalon_uart_txirq(altera_avalon_uart_state* sp, alt_u32 status)
{
  8025a8:	defffb04 	addi	sp,sp,-20
  8025ac:	df000415 	stw	fp,16(sp)
  8025b0:	df000404 	addi	fp,sp,16
  8025b4:	e13ffc15 	stw	r4,-16(fp)
  8025b8:	e17ffd15 	stw	r5,-12(fp)
  /* Transfer data if there is some ready to be transfered */

  if (sp->tx_start != sp->tx_end)
  8025bc:	e0bffc17 	ldw	r2,-16(fp)
  8025c0:	10c00417 	ldw	r3,16(r2)
  8025c4:	e0bffc17 	ldw	r2,-16(fp)
  8025c8:	10800517 	ldw	r2,20(r2)
  8025cc:	18803226 	beq	r3,r2,802698 <altera_avalon_uart_txirq+0xf0>
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
  8025d0:	e0bffc17 	ldw	r2,-16(fp)
  8025d4:	10800617 	ldw	r2,24(r2)
  8025d8:	1080008c 	andi	r2,r2,2
  8025dc:	10000326 	beq	r2,zero,8025ec <altera_avalon_uart_txirq+0x44>
      (status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
  8025e0:	e0bffd17 	ldw	r2,-12(fp)
  8025e4:	1082000c 	andi	r2,r2,2048
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
  8025e8:	10001d26 	beq	r2,zero,802660 <altera_avalon_uart_txirq+0xb8>
       * In a multi-threaded environment, set the write event flag to indicate
       * that there is space in the circular buffer. This is only done if the
       * buffer was previously empty.
       */

      if (sp->tx_start == ((sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK))
  8025ec:	e0bffc17 	ldw	r2,-16(fp)
  8025f0:	10800417 	ldw	r2,16(r2)
  8025f4:	e0bffc17 	ldw	r2,-16(fp)
  8025f8:	10800517 	ldw	r2,20(r2)
                       OS_FLAG_SET);
      }

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);
  8025fc:	e0bffc17 	ldw	r2,-16(fp)
  802600:	10800017 	ldw	r2,0(r2)
  802604:	10800104 	addi	r2,r2,4
  802608:	e0fffc17 	ldw	r3,-16(fp)
  80260c:	18c00417 	ldw	r3,16(r3)
  802610:	e13ffc17 	ldw	r4,-16(fp)
  802614:	20c7883a 	add	r3,r4,r3
  802618:	18c01704 	addi	r3,r3,92
  80261c:	18c00003 	ldbu	r3,0(r3)
  802620:	18c03fcc 	andi	r3,r3,255
  802624:	10c00035 	stwio	r3,0(r2)

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
  802628:	e0bffc17 	ldw	r2,-16(fp)
  80262c:	10800417 	ldw	r2,16(r2)
  802630:	10800044 	addi	r2,r2,1
  802634:	e0fffc17 	ldw	r3,-16(fp)
  802638:	18800415 	stw	r2,16(r3)
  80263c:	10c00fcc 	andi	r3,r2,63
  802640:	e0bffc17 	ldw	r2,-16(fp)
  802644:	10c00415 	stw	r3,16(r2)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
  802648:	e0bffc17 	ldw	r2,-16(fp)
  80264c:	10800117 	ldw	r2,4(r2)
  802650:	10c01014 	ori	r3,r2,64
  802654:	e0bffc17 	ldw	r2,-16(fp)
  802658:	10c00115 	stw	r3,4(r2)
  80265c:	00000e06 	br	802698 <altera_avalon_uart_txirq+0xf0>
       * the last write to the status register. To avoid this resulting in
       * deadlock, it's necessary to re-check the status register here
       * before throttling.
       */
 
      status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); 
  802660:	e0bffc17 	ldw	r2,-16(fp)
  802664:	10800017 	ldw	r2,0(r2)
  802668:	10800204 	addi	r2,r2,8
  80266c:	10800037 	ldwio	r2,0(r2)
  802670:	e0bffd15 	stw	r2,-12(fp)

      if (!(status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
  802674:	e0bffd17 	ldw	r2,-12(fp)
  802678:	1082000c 	andi	r2,r2,2048
  80267c:	1000061e 	bne	r2,zero,802698 <altera_avalon_uart_txirq+0xf0>
      {
        sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
  802680:	e0bffc17 	ldw	r2,-16(fp)
  802684:	10c00117 	ldw	r3,4(r2)
  802688:	00bfefc4 	movi	r2,-65
  80268c:	1886703a 	and	r3,r3,r2
  802690:	e0bffc17 	ldw	r2,-16(fp)
  802694:	10c00115 	stw	r3,4(r2)
  /*
   * If the circular buffer is empty, disable the interrupt. This will be
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
  802698:	e0bffc17 	ldw	r2,-16(fp)
  80269c:	10c00417 	ldw	r3,16(r2)
  8026a0:	e0bffc17 	ldw	r2,-16(fp)
  8026a4:	10800517 	ldw	r2,20(r2)
  8026a8:	1880061e 	bne	r3,r2,8026c4 <altera_avalon_uart_txirq+0x11c>
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
  8026ac:	e0bffc17 	ldw	r2,-16(fp)
  8026b0:	10c00117 	ldw	r3,4(r2)
  8026b4:	00beefc4 	movi	r2,-1089
  8026b8:	1886703a 	and	r3,r3,r2
  8026bc:	e0bffc17 	ldw	r2,-16(fp)
  8026c0:	10c00115 	stw	r3,4(r2)
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
  8026c4:	e0bffc17 	ldw	r2,-16(fp)
  8026c8:	10800017 	ldw	r2,0(r2)
  8026cc:	10800304 	addi	r2,r2,12
  8026d0:	e0fffc17 	ldw	r3,-16(fp)
  8026d4:	18c00117 	ldw	r3,4(r3)
  8026d8:	10c00035 	stwio	r3,0(r2)
}
  8026dc:	0001883a 	nop
  8026e0:	e037883a 	mov	sp,fp
  8026e4:	df000017 	ldw	fp,0(sp)
  8026e8:	dec00104 	addi	sp,sp,4
  8026ec:	f800283a 	ret

008026f0 <altera_avalon_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  8026f0:	defffd04 	addi	sp,sp,-12
  8026f4:	df000215 	stw	fp,8(sp)
  8026f8:	df000204 	addi	fp,sp,8
  8026fc:	e13ffe15 	stw	r4,-8(fp)
  802700:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
  802704:	00000506 	br	80271c <altera_avalon_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
  802708:	e0bfff17 	ldw	r2,-4(fp)
  80270c:	1090000c 	andi	r2,r2,16384
  802710:	10000226 	beq	r2,zero,80271c <altera_avalon_uart_close+0x2c>
      return -EWOULDBLOCK; 
  802714:	00bffd44 	movi	r2,-11
  802718:	00000606 	br	802734 <altera_avalon_uart_close+0x44>
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
  80271c:	e0bffe17 	ldw	r2,-8(fp)
  802720:	10c00417 	ldw	r3,16(r2)
  802724:	e0bffe17 	ldw	r2,-8(fp)
  802728:	10800517 	ldw	r2,20(r2)
  80272c:	18bff61e 	bne	r3,r2,802708 <__alt_data_end+0xff802708>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
  802730:	0005883a 	mov	r2,zero
}
  802734:	e037883a 	mov	sp,fp
  802738:	df000017 	ldw	fp,0(sp)
  80273c:	dec00104 	addi	sp,sp,4
  802740:	f800283a 	ret

00802744 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  802744:	defffe04 	addi	sp,sp,-8
  802748:	dfc00115 	stw	ra,4(sp)
  80274c:	df000015 	stw	fp,0(sp)
  802750:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  802754:	d0a00617 	ldw	r2,-32744(gp)
  802758:	10000326 	beq	r2,zero,802768 <alt_get_errno+0x24>
  80275c:	d0a00617 	ldw	r2,-32744(gp)
  802760:	103ee83a 	callr	r2
  802764:	00000106 	br	80276c <alt_get_errno+0x28>
  802768:	d0a74504 	addi	r2,gp,-25324
}
  80276c:	e037883a 	mov	sp,fp
  802770:	dfc00117 	ldw	ra,4(sp)
  802774:	df000017 	ldw	fp,0(sp)
  802778:	dec00204 	addi	sp,sp,8
  80277c:	f800283a 	ret

00802780 <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
  802780:	defff204 	addi	sp,sp,-56
  802784:	dfc00d15 	stw	ra,52(sp)
  802788:	df000c15 	stw	fp,48(sp)
  80278c:	df000c04 	addi	fp,sp,48
  802790:	e13ffc15 	stw	r4,-16(fp)
  802794:	e17ffd15 	stw	r5,-12(fp)
  802798:	e1bffe15 	stw	r6,-8(fp)
  80279c:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             block;
  alt_u8          read_would_block = 0;
  8027a0:	e03ff405 	stb	zero,-48(fp)
  int             count = 0;
  8027a4:	e03ff515 	stw	zero,-44(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  block = !(flags & O_NONBLOCK);
  8027a8:	e0bfff17 	ldw	r2,-4(fp)
  8027ac:	1090000c 	andi	r2,r2,16384
  8027b0:	1005003a 	cmpeq	r2,r2,zero
  8027b4:	10803fcc 	andi	r2,r2,255
  8027b8:	e0bff615 	stw	r2,-40(fp)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
  8027bc:	00001306 	br	80280c <altera_avalon_uart_read+0x8c>
    {
      count++;
  8027c0:	e0bff517 	ldw	r2,-44(fp)
  8027c4:	10800044 	addi	r2,r2,1
  8027c8:	e0bff515 	stw	r2,-44(fp)
      *ptr++ = sp->rx_buf[sp->rx_start];
  8027cc:	e0bffd17 	ldw	r2,-12(fp)
  8027d0:	10c00044 	addi	r3,r2,1
  8027d4:	e0fffd15 	stw	r3,-12(fp)
  8027d8:	e0fffc17 	ldw	r3,-16(fp)
  8027dc:	18c00217 	ldw	r3,8(r3)
  8027e0:	e13ffc17 	ldw	r4,-16(fp)
  8027e4:	20c7883a 	add	r3,r4,r3
  8027e8:	18c00704 	addi	r3,r3,28
  8027ec:	18c00003 	ldbu	r3,0(r3)
  8027f0:	10c00005 	stb	r3,0(r2)
      
      sp->rx_start = (sp->rx_start+1) & ALT_AVALON_UART_BUF_MSK;
  8027f4:	e0bffc17 	ldw	r2,-16(fp)
  8027f8:	10800217 	ldw	r2,8(r2)
  8027fc:	10800044 	addi	r2,r2,1
  802800:	10c00fcc 	andi	r3,r2,63
  802804:	e0bffc17 	ldw	r2,-16(fp)
  802808:	10c00215 	stw	r3,8(r2)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
  80280c:	e0fff517 	ldw	r3,-44(fp)
  802810:	e0bffe17 	ldw	r2,-8(fp)
  802814:	1880050e 	bge	r3,r2,80282c <altera_avalon_uart_read+0xac>
  802818:	e0bffc17 	ldw	r2,-16(fp)
  80281c:	10c00217 	ldw	r3,8(r2)
  802820:	e0bffc17 	ldw	r2,-16(fp)
  802824:	10800317 	ldw	r2,12(r2)
  802828:	18bfe51e 	bne	r3,r2,8027c0 <__alt_data_end+0xff8027c0>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
  80282c:	e0bff517 	ldw	r2,-44(fp)
  802830:	1000251e 	bne	r2,zero,8028c8 <altera_avalon_uart_read+0x148>
  802834:	e0bffc17 	ldw	r2,-16(fp)
  802838:	10c00217 	ldw	r3,8(r2)
  80283c:	e0bffc17 	ldw	r2,-16(fp)
  802840:	10800317 	ldw	r2,12(r2)
  802844:	1880201e 	bne	r3,r2,8028c8 <altera_avalon_uart_read+0x148>
    {
      if (!block)
  802848:	e0bff617 	ldw	r2,-40(fp)
  80284c:	1000071e 	bne	r2,zero,80286c <altera_avalon_uart_read+0xec>
      {
        /* Set errno to indicate the reason we're not returning any data */

        ALT_ERRNO = EWOULDBLOCK;
  802850:	08027440 	call	802744 <alt_get_errno>
  802854:	1007883a 	mov	r3,r2
  802858:	008002c4 	movi	r2,11
  80285c:	18800015 	stw	r2,0(r3)
        read_would_block = 1;
  802860:	00800044 	movi	r2,1
  802864:	e0bff405 	stb	r2,-48(fp)
        break;
  802868:	00001b06 	br	8028d8 <altera_avalon_uart_read+0x158>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  80286c:	0005303a 	rdctl	r2,status
  802870:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  802874:	e0fff917 	ldw	r3,-28(fp)
  802878:	00bfff84 	movi	r2,-2
  80287c:	1884703a 	and	r2,r3,r2
  802880:	1001703a 	wrctl	status,r2
  
  return context;
  802884:	e0bff917 	ldw	r2,-28(fp)
      {
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
  802888:	e0bff815 	stw	r2,-32(fp)
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
  80288c:	e0bffc17 	ldw	r2,-16(fp)
  802890:	10800117 	ldw	r2,4(r2)
  802894:	10c02014 	ori	r3,r2,128
  802898:	e0bffc17 	ldw	r2,-16(fp)
  80289c:	10c00115 	stw	r3,4(r2)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
  8028a0:	e0bffc17 	ldw	r2,-16(fp)
  8028a4:	10800017 	ldw	r2,0(r2)
  8028a8:	10800304 	addi	r2,r2,12
  8028ac:	e0fffc17 	ldw	r3,-16(fp)
  8028b0:	18c00117 	ldw	r3,4(r3)
  8028b4:	10c00035 	stwio	r3,0(r2)
  8028b8:	e0bff817 	ldw	r2,-32(fp)
  8028bc:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  8028c0:	e0bffa17 	ldw	r2,-24(fp)
  8028c4:	1001703a 	wrctl	status,r2
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  while (!count && len);
  8028c8:	e0bff517 	ldw	r2,-44(fp)
  8028cc:	1000021e 	bne	r2,zero,8028d8 <altera_avalon_uart_read+0x158>
  8028d0:	e0bffe17 	ldw	r2,-8(fp)
  8028d4:	103fcd1e 	bne	r2,zero,80280c <__alt_data_end+0xff80280c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  8028d8:	0005303a 	rdctl	r2,status
  8028dc:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  8028e0:	e0fffb17 	ldw	r3,-20(fp)
  8028e4:	00bfff84 	movi	r2,-2
  8028e8:	1884703a 	and	r2,r3,r2
  8028ec:	1001703a 	wrctl	status,r2
  
  return context;
  8028f0:	e0bffb17 	ldw	r2,-20(fp)
  /*
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
  8028f4:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
  8028f8:	e0bffc17 	ldw	r2,-16(fp)
  8028fc:	10800117 	ldw	r2,4(r2)
  802900:	10c02014 	ori	r3,r2,128
  802904:	e0bffc17 	ldw	r2,-16(fp)
  802908:	10c00115 	stw	r3,4(r2)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
  80290c:	e0bffc17 	ldw	r2,-16(fp)
  802910:	10800017 	ldw	r2,0(r2)
  802914:	10800304 	addi	r2,r2,12
  802918:	e0fffc17 	ldw	r3,-16(fp)
  80291c:	18c00117 	ldw	r3,4(r3)
  802920:	10c00035 	stwio	r3,0(r2)
  802924:	e0bff817 	ldw	r2,-32(fp)
  802928:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  80292c:	e0bff717 	ldw	r2,-36(fp)
  802930:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* Return the number of bytes read */
  if(read_would_block) {
  802934:	e0bff403 	ldbu	r2,-48(fp)
  802938:	10000226 	beq	r2,zero,802944 <altera_avalon_uart_read+0x1c4>
    return -EWOULDBLOCK;
  80293c:	00bffd44 	movi	r2,-11
  802940:	00000106 	br	802948 <altera_avalon_uart_read+0x1c8>
  }
  else {
    return count;
  802944:	e0bff517 	ldw	r2,-44(fp)
  }
}
  802948:	e037883a 	mov	sp,fp
  80294c:	dfc00117 	ldw	ra,4(sp)
  802950:	df000017 	ldw	fp,0(sp)
  802954:	dec00204 	addi	sp,sp,8
  802958:	f800283a 	ret

0080295c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  80295c:	defffe04 	addi	sp,sp,-8
  802960:	dfc00115 	stw	ra,4(sp)
  802964:	df000015 	stw	fp,0(sp)
  802968:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  80296c:	d0a00617 	ldw	r2,-32744(gp)
  802970:	10000326 	beq	r2,zero,802980 <alt_get_errno+0x24>
  802974:	d0a00617 	ldw	r2,-32744(gp)
  802978:	103ee83a 	callr	r2
  80297c:	00000106 	br	802984 <alt_get_errno+0x28>
  802980:	d0a74504 	addi	r2,gp,-25324
}
  802984:	e037883a 	mov	sp,fp
  802988:	dfc00117 	ldw	ra,4(sp)
  80298c:	df000017 	ldw	fp,0(sp)
  802990:	dec00204 	addi	sp,sp,8
  802994:	f800283a 	ret

00802998 <altera_avalon_uart_write>:
 */

int
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
  802998:	defff204 	addi	sp,sp,-56
  80299c:	dfc00d15 	stw	ra,52(sp)
  8029a0:	df000c15 	stw	fp,48(sp)
  8029a4:	df000c04 	addi	fp,sp,48
  8029a8:	e13ffc15 	stw	r4,-16(fp)
  8029ac:	e17ffd15 	stw	r5,-12(fp)
  8029b0:	e1bffe15 	stw	r6,-8(fp)
  8029b4:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             no_block;
  alt_u32         next;
  int             count = len;
  8029b8:	e0bffe17 	ldw	r2,-8(fp)
  8029bc:	e0bff415 	stw	r2,-48(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  no_block = (flags & O_NONBLOCK);
  8029c0:	e0bfff17 	ldw	r2,-4(fp)
  8029c4:	1090000c 	andi	r2,r2,16384
  8029c8:	e0bff515 	stw	r2,-44(fp)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
  8029cc:	00003c06 	br	802ac0 <altera_avalon_uart_write+0x128>
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
  8029d0:	e0bffc17 	ldw	r2,-16(fp)
  8029d4:	10800517 	ldw	r2,20(r2)
  8029d8:	10800044 	addi	r2,r2,1
  8029dc:	10800fcc 	andi	r2,r2,63
  8029e0:	e0bff715 	stw	r2,-36(fp)

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
  8029e4:	e0bffc17 	ldw	r2,-16(fp)
  8029e8:	10c00417 	ldw	r3,16(r2)
  8029ec:	e0bff717 	ldw	r2,-36(fp)
  8029f0:	1880221e 	bne	r3,r2,802a7c <altera_avalon_uart_write+0xe4>
    {
      if (no_block)
  8029f4:	e0bff517 	ldw	r2,-44(fp)
  8029f8:	10000526 	beq	r2,zero,802a10 <altera_avalon_uart_write+0x78>
      {
        /* Set errno to indicate why this function returned early */
 
        ALT_ERRNO = EWOULDBLOCK;
  8029fc:	080295c0 	call	80295c <alt_get_errno>
  802a00:	1007883a 	mov	r3,r2
  802a04:	008002c4 	movi	r2,11
  802a08:	18800015 	stw	r2,0(r3)
        break;
  802a0c:	00002e06 	br	802ac8 <altera_avalon_uart_write+0x130>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  802a10:	0005303a 	rdctl	r2,status
  802a14:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  802a18:	e0fff917 	ldw	r3,-28(fp)
  802a1c:	00bfff84 	movi	r2,-2
  802a20:	1884703a 	and	r2,r3,r2
  802a24:	1001703a 	wrctl	status,r2
  
  return context;
  802a28:	e0bff917 	ldw	r2,-28(fp)
      {
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
  802a2c:	e0bff815 	stw	r2,-32(fp)
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
  802a30:	e0bffc17 	ldw	r2,-16(fp)
  802a34:	10800117 	ldw	r2,4(r2)
  802a38:	10c11014 	ori	r3,r2,1088
  802a3c:	e0bffc17 	ldw	r2,-16(fp)
  802a40:	10c00115 	stw	r3,4(r2)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
  802a44:	e0bffc17 	ldw	r2,-16(fp)
  802a48:	10800017 	ldw	r2,0(r2)
  802a4c:	10800304 	addi	r2,r2,12
  802a50:	e0fffc17 	ldw	r3,-16(fp)
  802a54:	18c00117 	ldw	r3,4(r3)
  802a58:	10c00035 	stwio	r3,0(r2)
  802a5c:	e0bff817 	ldw	r2,-32(fp)
  802a60:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  802a64:	e0bff617 	ldw	r2,-40(fp)
  802a68:	1001703a 	wrctl	status,r2
          ALT_FLAG_PEND (sp->events, 
                         ALT_UART_WRITE_RDY,
                         OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                         0);
        }
        while ((next == sp->tx_start));
  802a6c:	e0bffc17 	ldw	r2,-16(fp)
  802a70:	10c00417 	ldw	r3,16(r2)
  802a74:	e0bff717 	ldw	r2,-36(fp)
  802a78:	18bffc26 	beq	r3,r2,802a6c <__alt_data_end+0xff802a6c>
      }
    }

    count--;
  802a7c:	e0bff417 	ldw	r2,-48(fp)
  802a80:	10bfffc4 	addi	r2,r2,-1
  802a84:	e0bff415 	stw	r2,-48(fp)

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
  802a88:	e0bffc17 	ldw	r2,-16(fp)
  802a8c:	10c00517 	ldw	r3,20(r2)
  802a90:	e0bffd17 	ldw	r2,-12(fp)
  802a94:	11000044 	addi	r4,r2,1
  802a98:	e13ffd15 	stw	r4,-12(fp)
  802a9c:	10800003 	ldbu	r2,0(r2)
  802aa0:	1009883a 	mov	r4,r2
  802aa4:	e0bffc17 	ldw	r2,-16(fp)
  802aa8:	10c5883a 	add	r2,r2,r3
  802aac:	10801704 	addi	r2,r2,92
  802ab0:	11000005 	stb	r4,0(r2)
    sp->tx_end = next;
  802ab4:	e0bffc17 	ldw	r2,-16(fp)
  802ab8:	e0fff717 	ldw	r3,-36(fp)
  802abc:	10c00515 	stw	r3,20(r2)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
  802ac0:	e0bff417 	ldw	r2,-48(fp)
  802ac4:	103fc21e 	bne	r2,zero,8029d0 <__alt_data_end+0xff8029d0>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  802ac8:	0005303a 	rdctl	r2,status
  802acc:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  802ad0:	e0fffb17 	ldw	r3,-20(fp)
  802ad4:	00bfff84 	movi	r2,-2
  802ad8:	1884703a 	and	r2,r3,r2
  802adc:	1001703a 	wrctl	status,r2
  
  return context;
  802ae0:	e0bffb17 	ldw	r2,-20(fp)
  /* 
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
  802ae4:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
  802ae8:	e0bffc17 	ldw	r2,-16(fp)
  802aec:	10800117 	ldw	r2,4(r2)
  802af0:	10c11014 	ori	r3,r2,1088
  802af4:	e0bffc17 	ldw	r2,-16(fp)
  802af8:	10c00115 	stw	r3,4(r2)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
  802afc:	e0bffc17 	ldw	r2,-16(fp)
  802b00:	10800017 	ldw	r2,0(r2)
  802b04:	10800304 	addi	r2,r2,12
  802b08:	e0fffc17 	ldw	r3,-16(fp)
  802b0c:	18c00117 	ldw	r3,4(r3)
  802b10:	10c00035 	stwio	r3,0(r2)
  802b14:	e0bff817 	ldw	r2,-32(fp)
  802b18:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  802b1c:	e0bffa17 	ldw	r2,-24(fp)
  802b20:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* return the number of bytes written */

  return (len - count);
  802b24:	e0fffe17 	ldw	r3,-8(fp)
  802b28:	e0bff417 	ldw	r2,-48(fp)
  802b2c:	1885c83a 	sub	r2,r3,r2
}
  802b30:	e037883a 	mov	sp,fp
  802b34:	dfc00117 	ldw	ra,4(sp)
  802b38:	df000017 	ldw	fp,0(sp)
  802b3c:	dec00204 	addi	sp,sp,8
  802b40:	f800283a 	ret

00802b44 <alt_up_audio_open_dev>:
#include "altera_up_avalon_audio_regs.h"

///////////////////////////////////////////////////////////////////////////
// Direct functions
alt_up_audio_dev* alt_up_audio_open_dev(const char* name)
{
  802b44:	defffc04 	addi	sp,sp,-16
  802b48:	dfc00315 	stw	ra,12(sp)
  802b4c:	df000215 	stw	fp,8(sp)
  802b50:	df000204 	addi	fp,sp,8
  802b54:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_audio_dev *dev = (alt_up_audio_dev*)alt_find_dev(name, &alt_dev_list);
  802b58:	d1600304 	addi	r5,gp,-32756
  802b5c:	e13fff17 	ldw	r4,-4(fp)
  802b60:	08037380 	call	803738 <alt_find_dev>
  802b64:	e0bffe15 	stw	r2,-8(fp)
  return dev;
  802b68:	e0bffe17 	ldw	r2,-8(fp)
}
  802b6c:	e037883a 	mov	sp,fp
  802b70:	dfc00117 	ldw	ra,4(sp)
  802b74:	df000017 	ldw	fp,0(sp)
  802b78:	dec00204 	addi	sp,sp,8
  802b7c:	f800283a 	ret

00802b80 <alt_up_audio_enable_read_interrupt>:

void alt_up_audio_enable_read_interrupt(alt_up_audio_dev *audio)
{
  802b80:	defffd04 	addi	sp,sp,-12
  802b84:	df000215 	stw	fp,8(sp)
  802b88:	df000204 	addi	fp,sp,8
  802b8c:	e13fff15 	stw	r4,-4(fp)
	unsigned int ctrl_reg;
	ctrl_reg = IORD_ALT_UP_AUDIO_CONTROL(audio->base); 
  802b90:	e0bfff17 	ldw	r2,-4(fp)
  802b94:	10800a17 	ldw	r2,40(r2)
  802b98:	10800037 	ldwio	r2,0(r2)
  802b9c:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 1 while maintaining other bits the same
	ctrl_reg |= ALT_UP_AUDIO_CONTROL_RE_MSK;
  802ba0:	e0bffe17 	ldw	r2,-8(fp)
  802ba4:	10800054 	ori	r2,r2,1
  802ba8:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_AUDIO_CONTROL(audio->base, ctrl_reg);
  802bac:	e0bfff17 	ldw	r2,-4(fp)
  802bb0:	10800a17 	ldw	r2,40(r2)
  802bb4:	1007883a 	mov	r3,r2
  802bb8:	e0bffe17 	ldw	r2,-8(fp)
  802bbc:	18800035 	stwio	r2,0(r3)
}
  802bc0:	0001883a 	nop
  802bc4:	e037883a 	mov	sp,fp
  802bc8:	df000017 	ldw	fp,0(sp)
  802bcc:	dec00104 	addi	sp,sp,4
  802bd0:	f800283a 	ret

00802bd4 <alt_up_audio_disable_read_interrupt>:

void alt_up_audio_disable_read_interrupt(alt_up_audio_dev *audio)
{
  802bd4:	defffd04 	addi	sp,sp,-12
  802bd8:	df000215 	stw	fp,8(sp)
  802bdc:	df000204 	addi	fp,sp,8
  802be0:	e13fff15 	stw	r4,-4(fp)
	unsigned int ctrl_reg;
	ctrl_reg = IORD_ALT_UP_AUDIO_CONTROL(audio->base); 
  802be4:	e0bfff17 	ldw	r2,-4(fp)
  802be8:	10800a17 	ldw	r2,40(r2)
  802bec:	10800037 	ldwio	r2,0(r2)
  802bf0:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 0 while maintaining other bits the same
	ctrl_reg &= ~ALT_UP_AUDIO_CONTROL_RE_MSK;
  802bf4:	e0fffe17 	ldw	r3,-8(fp)
  802bf8:	00bfff84 	movi	r2,-2
  802bfc:	1884703a 	and	r2,r3,r2
  802c00:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_AUDIO_CONTROL(audio->base, ctrl_reg);
  802c04:	e0bfff17 	ldw	r2,-4(fp)
  802c08:	10800a17 	ldw	r2,40(r2)
  802c0c:	1007883a 	mov	r3,r2
  802c10:	e0bffe17 	ldw	r2,-8(fp)
  802c14:	18800035 	stwio	r2,0(r3)
}
  802c18:	0001883a 	nop
  802c1c:	e037883a 	mov	sp,fp
  802c20:	df000017 	ldw	fp,0(sp)
  802c24:	dec00104 	addi	sp,sp,4
  802c28:	f800283a 	ret

00802c2c <alt_up_audio_enable_write_interrupt>:

void alt_up_audio_enable_write_interrupt(alt_up_audio_dev *audio)
{
  802c2c:	defffd04 	addi	sp,sp,-12
  802c30:	df000215 	stw	fp,8(sp)
  802c34:	df000204 	addi	fp,sp,8
  802c38:	e13fff15 	stw	r4,-4(fp)
	unsigned int ctrl_reg;
	ctrl_reg = IORD_ALT_UP_AUDIO_CONTROL(audio->base); 
  802c3c:	e0bfff17 	ldw	r2,-4(fp)
  802c40:	10800a17 	ldw	r2,40(r2)
  802c44:	10800037 	ldwio	r2,0(r2)
  802c48:	e0bffe15 	stw	r2,-8(fp)
	// set WE to 1 while maintaining other bits the same
	ctrl_reg |= ALT_UP_AUDIO_CONTROL_WE_MSK;
  802c4c:	e0bffe17 	ldw	r2,-8(fp)
  802c50:	10800094 	ori	r2,r2,2
  802c54:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_AUDIO_CONTROL(audio->base, ctrl_reg);
  802c58:	e0bfff17 	ldw	r2,-4(fp)
  802c5c:	10800a17 	ldw	r2,40(r2)
  802c60:	1007883a 	mov	r3,r2
  802c64:	e0bffe17 	ldw	r2,-8(fp)
  802c68:	18800035 	stwio	r2,0(r3)
}
  802c6c:	0001883a 	nop
  802c70:	e037883a 	mov	sp,fp
  802c74:	df000017 	ldw	fp,0(sp)
  802c78:	dec00104 	addi	sp,sp,4
  802c7c:	f800283a 	ret

00802c80 <alt_up_audio_disable_write_interrupt>:

void alt_up_audio_disable_write_interrupt(alt_up_audio_dev *audio)
{
  802c80:	defffd04 	addi	sp,sp,-12
  802c84:	df000215 	stw	fp,8(sp)
  802c88:	df000204 	addi	fp,sp,8
  802c8c:	e13fff15 	stw	r4,-4(fp)
	unsigned int ctrl_reg;
	ctrl_reg = IORD_ALT_UP_AUDIO_CONTROL(audio->base); 
  802c90:	e0bfff17 	ldw	r2,-4(fp)
  802c94:	10800a17 	ldw	r2,40(r2)
  802c98:	10800037 	ldwio	r2,0(r2)
  802c9c:	e0bffe15 	stw	r2,-8(fp)
	// set WE to 0 while maintaining other bits the same
	ctrl_reg &= ~ALT_UP_AUDIO_CONTROL_WE_MSK;
  802ca0:	e0fffe17 	ldw	r3,-8(fp)
  802ca4:	00bfff44 	movi	r2,-3
  802ca8:	1884703a 	and	r2,r3,r2
  802cac:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_AUDIO_CONTROL(audio->base, ctrl_reg);
  802cb0:	e0bfff17 	ldw	r2,-4(fp)
  802cb4:	10800a17 	ldw	r2,40(r2)
  802cb8:	1007883a 	mov	r3,r2
  802cbc:	e0bffe17 	ldw	r2,-8(fp)
  802cc0:	18800035 	stwio	r2,0(r3)
}
  802cc4:	0001883a 	nop
  802cc8:	e037883a 	mov	sp,fp
  802ccc:	df000017 	ldw	fp,0(sp)
  802cd0:	dec00104 	addi	sp,sp,4
  802cd4:	f800283a 	ret

00802cd8 <alt_up_audio_read_interrupt_pending>:

int alt_up_audio_read_interrupt_pending(alt_up_audio_dev *audio)
{
  802cd8:	defffd04 	addi	sp,sp,-12
  802cdc:	df000215 	stw	fp,8(sp)
  802ce0:	df000204 	addi	fp,sp,8
  802ce4:	e13fff15 	stw	r4,-4(fp)
	unsigned int ctrl_reg;
	ctrl_reg = IORD_ALT_UP_AUDIO_CONTROL(audio->base); 
  802ce8:	e0bfff17 	ldw	r2,-4(fp)
  802cec:	10800a17 	ldw	r2,40(r2)
  802cf0:	10800037 	ldwio	r2,0(r2)
  802cf4:	e0bffe15 	stw	r2,-8(fp)
	// return 1 if RI is set to 1
	return ( (ctrl_reg & ALT_UP_AUDIO_CONTROL_RI_MSK) ? 1 : 0 );
  802cf8:	e0bffe17 	ldw	r2,-8(fp)
  802cfc:	1080400c 	andi	r2,r2,256
  802d00:	1004c03a 	cmpne	r2,r2,zero
  802d04:	10803fcc 	andi	r2,r2,255
}
  802d08:	e037883a 	mov	sp,fp
  802d0c:	df000017 	ldw	fp,0(sp)
  802d10:	dec00104 	addi	sp,sp,4
  802d14:	f800283a 	ret

00802d18 <alt_up_audio_write_interrupt_pending>:

int alt_up_audio_write_interrupt_pending(alt_up_audio_dev *audio)
{
  802d18:	defffd04 	addi	sp,sp,-12
  802d1c:	df000215 	stw	fp,8(sp)
  802d20:	df000204 	addi	fp,sp,8
  802d24:	e13fff15 	stw	r4,-4(fp)
	unsigned int ctrl_reg;
	ctrl_reg = IORD_ALT_UP_AUDIO_CONTROL(audio->base); 
  802d28:	e0bfff17 	ldw	r2,-4(fp)
  802d2c:	10800a17 	ldw	r2,40(r2)
  802d30:	10800037 	ldwio	r2,0(r2)
  802d34:	e0bffe15 	stw	r2,-8(fp)
	// return the WI value
	return ( (ctrl_reg & ALT_UP_AUDIO_CONTROL_WI_MSK) ? 1 : 0 );
  802d38:	e0bffe17 	ldw	r2,-8(fp)
  802d3c:	1080800c 	andi	r2,r2,512
  802d40:	1004c03a 	cmpne	r2,r2,zero
  802d44:	10803fcc 	andi	r2,r2,255
}
  802d48:	e037883a 	mov	sp,fp
  802d4c:	df000017 	ldw	fp,0(sp)
  802d50:	dec00104 	addi	sp,sp,4
  802d54:	f800283a 	ret

00802d58 <alt_up_audio_reset_audio_core>:

void alt_up_audio_reset_audio_core(alt_up_audio_dev *audio)
{
  802d58:	defffd04 	addi	sp,sp,-12
  802d5c:	df000215 	stw	fp,8(sp)
  802d60:	df000204 	addi	fp,sp,8
  802d64:	e13fff15 	stw	r4,-4(fp)
	unsigned int ctrl_reg;
	ctrl_reg = IORD_ALT_UP_AUDIO_CONTROL(audio->base); 
  802d68:	e0bfff17 	ldw	r2,-4(fp)
  802d6c:	10800a17 	ldw	r2,40(r2)
  802d70:	10800037 	ldwio	r2,0(r2)
  802d74:	e0bffe15 	stw	r2,-8(fp)
	// set CR and CW to 1 while maintaining other bits the same
	ctrl_reg |= ALT_UP_AUDIO_CONTROL_CR_MSK;
  802d78:	e0bffe17 	ldw	r2,-8(fp)
  802d7c:	10800114 	ori	r2,r2,4
  802d80:	e0bffe15 	stw	r2,-8(fp)
	ctrl_reg |= ALT_UP_AUDIO_CONTROL_CW_MSK;
  802d84:	e0bffe17 	ldw	r2,-8(fp)
  802d88:	10800214 	ori	r2,r2,8
  802d8c:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_AUDIO_CONTROL(audio->base, ctrl_reg);
  802d90:	e0bfff17 	ldw	r2,-4(fp)
  802d94:	10800a17 	ldw	r2,40(r2)
  802d98:	1007883a 	mov	r3,r2
  802d9c:	e0bffe17 	ldw	r2,-8(fp)
  802da0:	18800035 	stwio	r2,0(r3)
	// set CR and CW to 0 while maintaining other bits the same
	ctrl_reg &= ~ALT_UP_AUDIO_CONTROL_CR_MSK;
  802da4:	e0fffe17 	ldw	r3,-8(fp)
  802da8:	00bffec4 	movi	r2,-5
  802dac:	1884703a 	and	r2,r3,r2
  802db0:	e0bffe15 	stw	r2,-8(fp)
	ctrl_reg &= ~ALT_UP_AUDIO_CONTROL_CW_MSK;
  802db4:	e0fffe17 	ldw	r3,-8(fp)
  802db8:	00bffdc4 	movi	r2,-9
  802dbc:	1884703a 	and	r2,r3,r2
  802dc0:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_AUDIO_CONTROL(audio->base, ctrl_reg);
  802dc4:	e0bfff17 	ldw	r2,-4(fp)
  802dc8:	10800a17 	ldw	r2,40(r2)
  802dcc:	1007883a 	mov	r3,r2
  802dd0:	e0bffe17 	ldw	r2,-8(fp)
  802dd4:	18800035 	stwio	r2,0(r3)
}
  802dd8:	0001883a 	nop
  802ddc:	e037883a 	mov	sp,fp
  802de0:	df000017 	ldw	fp,0(sp)
  802de4:	dec00104 	addi	sp,sp,4
  802de8:	f800283a 	ret

00802dec <alt_up_audio_read_fifo_avail>:

/* Provides number of words of data available in the incoming FIFO: RALC or RARC */
unsigned int alt_up_audio_read_fifo_avail(alt_up_audio_dev *audio, int channel)
{
  802dec:	defffc04 	addi	sp,sp,-16
  802df0:	df000315 	stw	fp,12(sp)
  802df4:	df000304 	addi	fp,sp,12
  802df8:	e13ffe15 	stw	r4,-8(fp)
  802dfc:	e17fff15 	stw	r5,-4(fp)
	unsigned int fifospace;
	// read the whole fifospace register
	fifospace = IORD_ALT_UP_AUDIO_FIFOSPACE(audio->base);
  802e00:	e0bffe17 	ldw	r2,-8(fp)
  802e04:	10800a17 	ldw	r2,40(r2)
  802e08:	10800104 	addi	r2,r2,4
  802e0c:	10800037 	ldwio	r2,0(r2)
  802e10:	e0bffd15 	stw	r2,-12(fp)
	// extract the part for proper Channel Read Space
	fifospace = (channel == ALT_UP_AUDIO_LEFT) ? 
		(fifospace & ALT_UP_AUDIO_FIFOSPACE_RALC_MSK) >> ALT_UP_AUDIO_FIFOSPACE_RALC_OFST :
  802e14:	e0bfff17 	ldw	r2,-4(fp)
  802e18:	1000041e 	bne	r2,zero,802e2c <alt_up_audio_read_fifo_avail+0x40>
  802e1c:	e0bffd17 	ldw	r2,-12(fp)
  802e20:	10bfc00c 	andi	r2,r2,65280
  802e24:	1004d23a 	srli	r2,r2,8
  802e28:	00000206 	br	802e34 <alt_up_audio_read_fifo_avail+0x48>
  802e2c:	e0bffd17 	ldw	r2,-12(fp)
  802e30:	10803fcc 	andi	r2,r2,255
{
	unsigned int fifospace;
	// read the whole fifospace register
	fifospace = IORD_ALT_UP_AUDIO_FIFOSPACE(audio->base);
	// extract the part for proper Channel Read Space
	fifospace = (channel == ALT_UP_AUDIO_LEFT) ? 
  802e34:	e0bffd15 	stw	r2,-12(fp)
		(fifospace & ALT_UP_AUDIO_FIFOSPACE_RALC_MSK) >> ALT_UP_AUDIO_FIFOSPACE_RALC_OFST :
		(fifospace & ALT_UP_AUDIO_FIFOSPACE_RARC_MSK) >> ALT_UP_AUDIO_FIFOSPACE_RARC_OFST;
	return (fifospace);
  802e38:	e0bffd17 	ldw	r2,-12(fp)
}
  802e3c:	e037883a 	mov	sp,fp
  802e40:	df000017 	ldw	fp,0(sp)
  802e44:	dec00104 	addi	sp,sp,4
  802e48:	f800283a 	ret

00802e4c <alt_up_audio_record_r>:
/* Checks if the read FIFO for the right channel has at least BUF_THRESHOLD data words 
 * available. If it doesn't, then just returns 0. If it does, then data is read from the
 * FIFO up to a maximum of len words, and stored into buf.
 */
unsigned int alt_up_audio_record_r(alt_up_audio_dev *audio, unsigned int *buf, int len)
{
  802e4c:	defffa04 	addi	sp,sp,-24
  802e50:	dfc00515 	stw	ra,20(sp)
  802e54:	df000415 	stw	fp,16(sp)
  802e58:	df000404 	addi	fp,sp,16
  802e5c:	e13ffd15 	stw	r4,-12(fp)
  802e60:	e17ffe15 	stw	r5,-8(fp)
  802e64:	e1bfff15 	stw	r6,-4(fp)
	unsigned int data_words = alt_up_audio_read_fifo_avail (audio, ALT_UP_AUDIO_RIGHT);
  802e68:	01400044 	movi	r5,1
  802e6c:	e13ffd17 	ldw	r4,-12(fp)
  802e70:	0802dec0 	call	802dec <alt_up_audio_read_fifo_avail>
  802e74:	e0bffc15 	stw	r2,-16(fp)
	if (data_words <= BUF_THRESHOLD)
  802e78:	e0bffc17 	ldw	r2,-16(fp)
  802e7c:	10801868 	cmpgeui	r2,r2,97
  802e80:	1000021e 	bne	r2,zero,802e8c <alt_up_audio_record_r+0x40>
		return 0;
  802e84:	0005883a 	mov	r2,zero
  802e88:	00000506 	br	802ea0 <alt_up_audio_record_r+0x54>
	else
		return (alt_up_audio_read_fifo(audio, buf, len, ALT_UP_AUDIO_RIGHT));
  802e8c:	01c00044 	movi	r7,1
  802e90:	e1bfff17 	ldw	r6,-4(fp)
  802e94:	e17ffe17 	ldw	r5,-8(fp)
  802e98:	e13ffd17 	ldw	r4,-12(fp)
  802e9c:	080304c0 	call	80304c <alt_up_audio_read_fifo>
}
  802ea0:	e037883a 	mov	sp,fp
  802ea4:	dfc00117 	ldw	ra,4(sp)
  802ea8:	df000017 	ldw	fp,0(sp)
  802eac:	dec00204 	addi	sp,sp,8
  802eb0:	f800283a 	ret

00802eb4 <alt_up_audio_record_l>:
/* Checks if the read FIFO for the left channel has at least BUF_THRESHOLD data words 
 * available. If it doesn't, then just returns 0. If it does, then data is read from the
 * FIFO up to a maximum of len words, and stored into buf.
 */
unsigned int alt_up_audio_record_l(alt_up_audio_dev *audio, unsigned int *buf, int len)
{
  802eb4:	defffa04 	addi	sp,sp,-24
  802eb8:	dfc00515 	stw	ra,20(sp)
  802ebc:	df000415 	stw	fp,16(sp)
  802ec0:	df000404 	addi	fp,sp,16
  802ec4:	e13ffd15 	stw	r4,-12(fp)
  802ec8:	e17ffe15 	stw	r5,-8(fp)
  802ecc:	e1bfff15 	stw	r6,-4(fp)
	unsigned int data_words = alt_up_audio_read_fifo_avail (audio, ALT_UP_AUDIO_LEFT);
  802ed0:	000b883a 	mov	r5,zero
  802ed4:	e13ffd17 	ldw	r4,-12(fp)
  802ed8:	0802dec0 	call	802dec <alt_up_audio_read_fifo_avail>
  802edc:	e0bffc15 	stw	r2,-16(fp)
	if (data_words <= BUF_THRESHOLD)
  802ee0:	e0bffc17 	ldw	r2,-16(fp)
  802ee4:	10801868 	cmpgeui	r2,r2,97
  802ee8:	1000021e 	bne	r2,zero,802ef4 <alt_up_audio_record_l+0x40>
		return 0;
  802eec:	0005883a 	mov	r2,zero
  802ef0:	00000506 	br	802f08 <alt_up_audio_record_l+0x54>
	else
		return (alt_up_audio_read_fifo(audio, buf, len, ALT_UP_AUDIO_LEFT));
  802ef4:	000f883a 	mov	r7,zero
  802ef8:	e1bfff17 	ldw	r6,-4(fp)
  802efc:	e17ffe17 	ldw	r5,-8(fp)
  802f00:	e13ffd17 	ldw	r4,-12(fp)
  802f04:	080304c0 	call	80304c <alt_up_audio_read_fifo>
}
  802f08:	e037883a 	mov	sp,fp
  802f0c:	dfc00117 	ldw	ra,4(sp)
  802f10:	df000017 	ldw	fp,0(sp)
  802f14:	dec00204 	addi	sp,sp,8
  802f18:	f800283a 	ret

00802f1c <alt_up_audio_write_fifo_space>:

/* Provides the amount of empty space available in the outgoing FIFO: WSLC or WSRC */
unsigned int alt_up_audio_write_fifo_space(alt_up_audio_dev *audio, int channel)
{
  802f1c:	defffc04 	addi	sp,sp,-16
  802f20:	df000315 	stw	fp,12(sp)
  802f24:	df000304 	addi	fp,sp,12
  802f28:	e13ffe15 	stw	r4,-8(fp)
  802f2c:	e17fff15 	stw	r5,-4(fp)
	unsigned int fifospace;
	// read the whole fifospace register
	fifospace = IORD_ALT_UP_AUDIO_FIFOSPACE(audio->base);
  802f30:	e0bffe17 	ldw	r2,-8(fp)
  802f34:	10800a17 	ldw	r2,40(r2)
  802f38:	10800104 	addi	r2,r2,4
  802f3c:	10800037 	ldwio	r2,0(r2)
  802f40:	e0bffd15 	stw	r2,-12(fp)
	// extract the part for proper Channel Read Space
	fifospace = (channel == ALT_UP_AUDIO_LEFT) ? 
		(fifospace & ALT_UP_AUDIO_FIFOSPACE_WSLC_MSK) >> ALT_UP_AUDIO_FIFOSPACE_WSLC_OFST :
  802f44:	e0bfff17 	ldw	r2,-4(fp)
  802f48:	1000031e 	bne	r2,zero,802f58 <alt_up_audio_write_fifo_space+0x3c>
  802f4c:	e0bffd17 	ldw	r2,-12(fp)
  802f50:	1004d63a 	srli	r2,r2,24
  802f54:	00000306 	br	802f64 <alt_up_audio_write_fifo_space+0x48>
		(fifospace & ALT_UP_AUDIO_FIFOSPACE_WSRC_MSK) >> ALT_UP_AUDIO_FIFOSPACE_WSRC_OFST;
  802f58:	e0bffd17 	ldw	r2,-12(fp)
  802f5c:	10803fec 	andhi	r2,r2,255
	unsigned int fifospace;
	// read the whole fifospace register
	fifospace = IORD_ALT_UP_AUDIO_FIFOSPACE(audio->base);
	// extract the part for proper Channel Read Space
	fifospace = (channel == ALT_UP_AUDIO_LEFT) ? 
		(fifospace & ALT_UP_AUDIO_FIFOSPACE_WSLC_MSK) >> ALT_UP_AUDIO_FIFOSPACE_WSLC_OFST :
  802f60:	1004d43a 	srli	r2,r2,16
{
	unsigned int fifospace;
	// read the whole fifospace register
	fifospace = IORD_ALT_UP_AUDIO_FIFOSPACE(audio->base);
	// extract the part for proper Channel Read Space
	fifospace = (channel == ALT_UP_AUDIO_LEFT) ? 
  802f64:	e0bffd15 	stw	r2,-12(fp)
		(fifospace & ALT_UP_AUDIO_FIFOSPACE_WSLC_MSK) >> ALT_UP_AUDIO_FIFOSPACE_WSLC_OFST :
		(fifospace & ALT_UP_AUDIO_FIFOSPACE_WSRC_MSK) >> ALT_UP_AUDIO_FIFOSPACE_WSRC_OFST;
	return (fifospace);
  802f68:	e0bffd17 	ldw	r2,-12(fp)
}
  802f6c:	e037883a 	mov	sp,fp
  802f70:	df000017 	ldw	fp,0(sp)
  802f74:	dec00104 	addi	sp,sp,4
  802f78:	f800283a 	ret

00802f7c <alt_up_audio_play_r>:
/* Checks if the write FIFO for the right channel has at least BUF_THRESHOLD space available.
 * If it doesn't, then just returns 0. If it does, then data from buf is written into the 
 * FIFO, up to a maximum of len words.
 */
unsigned int alt_up_audio_play_r(alt_up_audio_dev *audio, unsigned int *buf, int len)
{
  802f7c:	defffa04 	addi	sp,sp,-24
  802f80:	dfc00515 	stw	ra,20(sp)
  802f84:	df000415 	stw	fp,16(sp)
  802f88:	df000404 	addi	fp,sp,16
  802f8c:	e13ffd15 	stw	r4,-12(fp)
  802f90:	e17ffe15 	stw	r5,-8(fp)
  802f94:	e1bfff15 	stw	r6,-4(fp)
	unsigned int space = alt_up_audio_write_fifo_space (audio, ALT_UP_AUDIO_RIGHT);
  802f98:	01400044 	movi	r5,1
  802f9c:	e13ffd17 	ldw	r4,-12(fp)
  802fa0:	0802f1c0 	call	802f1c <alt_up_audio_write_fifo_space>
  802fa4:	e0bffc15 	stw	r2,-16(fp)
	if (space <= BUF_THRESHOLD)
  802fa8:	e0bffc17 	ldw	r2,-16(fp)
  802fac:	10801868 	cmpgeui	r2,r2,97
  802fb0:	1000021e 	bne	r2,zero,802fbc <alt_up_audio_play_r+0x40>
		return 0;
  802fb4:	0005883a 	mov	r2,zero
  802fb8:	00000506 	br	802fd0 <alt_up_audio_play_r+0x54>
	else
		return (alt_up_audio_write_fifo(audio, buf, len, ALT_UP_AUDIO_RIGHT));
  802fbc:	01c00044 	movi	r7,1
  802fc0:	e1bfff17 	ldw	r6,-4(fp)
  802fc4:	e17ffe17 	ldw	r5,-8(fp)
  802fc8:	e13ffd17 	ldw	r4,-12(fp)
  802fcc:	080312c0 	call	80312c <alt_up_audio_write_fifo>
}
  802fd0:	e037883a 	mov	sp,fp
  802fd4:	dfc00117 	ldw	ra,4(sp)
  802fd8:	df000017 	ldw	fp,0(sp)
  802fdc:	dec00204 	addi	sp,sp,8
  802fe0:	f800283a 	ret

00802fe4 <alt_up_audio_play_l>:
/* Checks if the write FIFO for the left channel has at least BUF_THRESHOLD space available.
 * If it doesn't, then just returns 0. If it does, then data from buf is written into the 
 * FIFO, up to a maximum of len words.
 */
unsigned int alt_up_audio_play_l(alt_up_audio_dev *audio, unsigned int *buf, int len)
{
  802fe4:	defffa04 	addi	sp,sp,-24
  802fe8:	dfc00515 	stw	ra,20(sp)
  802fec:	df000415 	stw	fp,16(sp)
  802ff0:	df000404 	addi	fp,sp,16
  802ff4:	e13ffd15 	stw	r4,-12(fp)
  802ff8:	e17ffe15 	stw	r5,-8(fp)
  802ffc:	e1bfff15 	stw	r6,-4(fp)
	unsigned int space = alt_up_audio_write_fifo_space (audio, ALT_UP_AUDIO_LEFT);
  803000:	000b883a 	mov	r5,zero
  803004:	e13ffd17 	ldw	r4,-12(fp)
  803008:	0802f1c0 	call	802f1c <alt_up_audio_write_fifo_space>
  80300c:	e0bffc15 	stw	r2,-16(fp)
	if (space <= BUF_THRESHOLD)
  803010:	e0bffc17 	ldw	r2,-16(fp)
  803014:	10801868 	cmpgeui	r2,r2,97
  803018:	1000021e 	bne	r2,zero,803024 <alt_up_audio_play_l+0x40>
		return 0;
  80301c:	0005883a 	mov	r2,zero
  803020:	00000506 	br	803038 <alt_up_audio_play_l+0x54>
	else
		return (alt_up_audio_write_fifo(audio, buf, len, ALT_UP_AUDIO_LEFT));
  803024:	000f883a 	mov	r7,zero
  803028:	e1bfff17 	ldw	r6,-4(fp)
  80302c:	e17ffe17 	ldw	r5,-8(fp)
  803030:	e13ffd17 	ldw	r4,-12(fp)
  803034:	080312c0 	call	80312c <alt_up_audio_write_fifo>
}
  803038:	e037883a 	mov	sp,fp
  80303c:	dfc00117 	ldw	ra,4(sp)
  803040:	df000017 	ldw	fp,0(sp)
  803044:	dec00204 	addi	sp,sp,8
  803048:	f800283a 	ret

0080304c <alt_up_audio_read_fifo>:

int alt_up_audio_read_fifo(alt_up_audio_dev *audio, unsigned int *buf, int len, int channel)
{
  80304c:	defff904 	addi	sp,sp,-28
  803050:	df000615 	stw	fp,24(sp)
  803054:	df000604 	addi	fp,sp,24
  803058:	e13ffc15 	stw	r4,-16(fp)
  80305c:	e17ffd15 	stw	r5,-12(fp)
  803060:	e1bffe15 	stw	r6,-8(fp)
  803064:	e1ffff15 	stw	r7,-4(fp)
	unsigned int fifospace;
	int count = 0;
  803068:	e03ffa15 	stw	zero,-24(fp)
	while ( count < len ) 
  80306c:	00002506 	br	803104 <alt_up_audio_read_fifo+0xb8>
	{
		// read the whole fifospace register
		fifospace = IORD_ALT_UP_AUDIO_FIFOSPACE(audio->base);
  803070:	e0bffc17 	ldw	r2,-16(fp)
  803074:	10800a17 	ldw	r2,40(r2)
  803078:	10800104 	addi	r2,r2,4
  80307c:	10800037 	ldwio	r2,0(r2)
  803080:	e0bffb15 	stw	r2,-20(fp)
		// extract the part for proper Channel Read Space
		fifospace = (channel == ALT_UP_AUDIO_LEFT) ? 
			(fifospace & ALT_UP_AUDIO_FIFOSPACE_RALC_MSK) >> ALT_UP_AUDIO_FIFOSPACE_RALC_OFST 
			:
  803084:	e0bfff17 	ldw	r2,-4(fp)
  803088:	1000041e 	bne	r2,zero,80309c <alt_up_audio_read_fifo+0x50>
	{
		// read the whole fifospace register
		fifospace = IORD_ALT_UP_AUDIO_FIFOSPACE(audio->base);
		// extract the part for proper Channel Read Space
		fifospace = (channel == ALT_UP_AUDIO_LEFT) ? 
			(fifospace & ALT_UP_AUDIO_FIFOSPACE_RALC_MSK) >> ALT_UP_AUDIO_FIFOSPACE_RALC_OFST 
  80308c:	e0bffb17 	ldw	r2,-20(fp)
  803090:	10bfc00c 	andi	r2,r2,65280
			:
  803094:	1004d23a 	srli	r2,r2,8
  803098:	00000206 	br	8030a4 <alt_up_audio_read_fifo+0x58>
  80309c:	e0bffb17 	ldw	r2,-20(fp)
  8030a0:	10803fcc 	andi	r2,r2,255
	while ( count < len ) 
	{
		// read the whole fifospace register
		fifospace = IORD_ALT_UP_AUDIO_FIFOSPACE(audio->base);
		// extract the part for proper Channel Read Space
		fifospace = (channel == ALT_UP_AUDIO_LEFT) ? 
  8030a4:	e0bffb15 	stw	r2,-20(fp)
			(fifospace & ALT_UP_AUDIO_FIFOSPACE_RALC_MSK) >> ALT_UP_AUDIO_FIFOSPACE_RALC_OFST 
			:
			(fifospace & ALT_UP_AUDIO_FIFOSPACE_RARC_MSK) >> ALT_UP_AUDIO_FIFOSPACE_RARC_OFST;
		if (fifospace > 0) 
  8030a8:	e0bffb17 	ldw	r2,-20(fp)
  8030ac:	10001926 	beq	r2,zero,803114 <alt_up_audio_read_fifo+0xc8>
		{
			buf[count] = (channel == ALT_UP_AUDIO_LEFT) ? 
  8030b0:	e0bffa17 	ldw	r2,-24(fp)
  8030b4:	1085883a 	add	r2,r2,r2
  8030b8:	1085883a 	add	r2,r2,r2
  8030bc:	1007883a 	mov	r3,r2
  8030c0:	e0bffd17 	ldw	r2,-12(fp)
  8030c4:	10c5883a 	add	r2,r2,r3
  8030c8:	e0ffff17 	ldw	r3,-4(fp)
  8030cc:	1800051e 	bne	r3,zero,8030e4 <alt_up_audio_read_fifo+0x98>
				IORD_ALT_UP_AUDIO_LEFTDATA(audio->base) :
  8030d0:	e0fffc17 	ldw	r3,-16(fp)
  8030d4:	18c00a17 	ldw	r3,40(r3)
  8030d8:	18c00204 	addi	r3,r3,8
  8030dc:	18c00037 	ldwio	r3,0(r3)
  8030e0:	00000406 	br	8030f4 <alt_up_audio_read_fifo+0xa8>
				IORD_ALT_UP_AUDIO_RIGHTDATA(audio->base);
  8030e4:	e0fffc17 	ldw	r3,-16(fp)
  8030e8:	18c00a17 	ldw	r3,40(r3)
  8030ec:	18c00304 	addi	r3,r3,12
  8030f0:	18c00037 	ldwio	r3,0(r3)
			(fifospace & ALT_UP_AUDIO_FIFOSPACE_RALC_MSK) >> ALT_UP_AUDIO_FIFOSPACE_RALC_OFST 
			:
			(fifospace & ALT_UP_AUDIO_FIFOSPACE_RARC_MSK) >> ALT_UP_AUDIO_FIFOSPACE_RARC_OFST;
		if (fifospace > 0) 
		{
			buf[count] = (channel == ALT_UP_AUDIO_LEFT) ? 
  8030f4:	10c00015 	stw	r3,0(r2)
				IORD_ALT_UP_AUDIO_LEFTDATA(audio->base) :
				IORD_ALT_UP_AUDIO_RIGHTDATA(audio->base);
			count ++;
  8030f8:	e0bffa17 	ldw	r2,-24(fp)
  8030fc:	10800044 	addi	r2,r2,1
  803100:	e0bffa15 	stw	r2,-24(fp)

int alt_up_audio_read_fifo(alt_up_audio_dev *audio, unsigned int *buf, int len, int channel)
{
	unsigned int fifospace;
	int count = 0;
	while ( count < len ) 
  803104:	e0fffa17 	ldw	r3,-24(fp)
  803108:	e0bffe17 	ldw	r2,-8(fp)
  80310c:	18bfd816 	blt	r3,r2,803070 <__alt_data_end+0xff803070>
  803110:	00000106 	br	803118 <alt_up_audio_read_fifo+0xcc>
			count ++;
		}
		else
		{
			// no more data to read
			break;
  803114:	0001883a 	nop
		}
	}
	return count;
  803118:	e0bffa17 	ldw	r2,-24(fp)
}
  80311c:	e037883a 	mov	sp,fp
  803120:	df000017 	ldw	fp,0(sp)
  803124:	dec00104 	addi	sp,sp,4
  803128:	f800283a 	ret

0080312c <alt_up_audio_write_fifo>:

int alt_up_audio_write_fifo(alt_up_audio_dev *audio, unsigned int *buf, int len, int channel)
{
  80312c:	defff904 	addi	sp,sp,-28
  803130:	df000615 	stw	fp,24(sp)
  803134:	df000604 	addi	fp,sp,24
  803138:	e13ffc15 	stw	r4,-16(fp)
  80313c:	e17ffd15 	stw	r5,-12(fp)
  803140:	e1bffe15 	stw	r6,-8(fp)
  803144:	e1ffff15 	stw	r7,-4(fp)
	unsigned int fifospace;
	int count = 0;
  803148:	e03ffa15 	stw	zero,-24(fp)
	while ( count < len ) 
  80314c:	00002f06 	br	80320c <alt_up_audio_write_fifo+0xe0>
	{
		// read the whole fifospace register
		fifospace = IORD_ALT_UP_AUDIO_FIFOSPACE(audio->base);
  803150:	e0bffc17 	ldw	r2,-16(fp)
  803154:	10800a17 	ldw	r2,40(r2)
  803158:	10800104 	addi	r2,r2,4
  80315c:	10800037 	ldwio	r2,0(r2)
  803160:	e0bffb15 	stw	r2,-20(fp)
		// extract the part for Left Channel Write Space 
		fifospace = (channel == ALT_UP_AUDIO_LEFT) ? 
			(fifospace & ALT_UP_AUDIO_FIFOSPACE_WSLC_MSK) >> ALT_UP_AUDIO_FIFOSPACE_WSLC_OFST :
  803164:	e0bfff17 	ldw	r2,-4(fp)
  803168:	1000031e 	bne	r2,zero,803178 <alt_up_audio_write_fifo+0x4c>
  80316c:	e0bffb17 	ldw	r2,-20(fp)
  803170:	1004d63a 	srli	r2,r2,24
  803174:	00000306 	br	803184 <alt_up_audio_write_fifo+0x58>
			(fifospace & ALT_UP_AUDIO_FIFOSPACE_WSRC_MSK) >> ALT_UP_AUDIO_FIFOSPACE_WSRC_OFST;
  803178:	e0bffb17 	ldw	r2,-20(fp)
  80317c:	10803fec 	andhi	r2,r2,255
	{
		// read the whole fifospace register
		fifospace = IORD_ALT_UP_AUDIO_FIFOSPACE(audio->base);
		// extract the part for Left Channel Write Space 
		fifospace = (channel == ALT_UP_AUDIO_LEFT) ? 
			(fifospace & ALT_UP_AUDIO_FIFOSPACE_WSLC_MSK) >> ALT_UP_AUDIO_FIFOSPACE_WSLC_OFST :
  803180:	1004d43a 	srli	r2,r2,16
	while ( count < len ) 
	{
		// read the whole fifospace register
		fifospace = IORD_ALT_UP_AUDIO_FIFOSPACE(audio->base);
		// extract the part for Left Channel Write Space 
		fifospace = (channel == ALT_UP_AUDIO_LEFT) ? 
  803184:	e0bffb15 	stw	r2,-20(fp)
			(fifospace & ALT_UP_AUDIO_FIFOSPACE_WSLC_MSK) >> ALT_UP_AUDIO_FIFOSPACE_WSLC_OFST :
			(fifospace & ALT_UP_AUDIO_FIFOSPACE_WSRC_MSK) >> ALT_UP_AUDIO_FIFOSPACE_WSRC_OFST;
		if (fifospace > 0) 
  803188:	e0bffb17 	ldw	r2,-20(fp)
  80318c:	10002326 	beq	r2,zero,80321c <alt_up_audio_write_fifo+0xf0>
		{
			if (channel == ALT_UP_AUDIO_LEFT) 
  803190:	e0bfff17 	ldw	r2,-4(fp)
  803194:	10000f1e 	bne	r2,zero,8031d4 <alt_up_audio_write_fifo+0xa8>
				IOWR_ALT_UP_AUDIO_LEFTDATA(audio->base, buf[count++]);
  803198:	e0bffc17 	ldw	r2,-16(fp)
  80319c:	10800a17 	ldw	r2,40(r2)
  8031a0:	10800204 	addi	r2,r2,8
  8031a4:	1009883a 	mov	r4,r2
  8031a8:	e0bffa17 	ldw	r2,-24(fp)
  8031ac:	10c00044 	addi	r3,r2,1
  8031b0:	e0fffa15 	stw	r3,-24(fp)
  8031b4:	1085883a 	add	r2,r2,r2
  8031b8:	1085883a 	add	r2,r2,r2
  8031bc:	1007883a 	mov	r3,r2
  8031c0:	e0bffd17 	ldw	r2,-12(fp)
  8031c4:	10c5883a 	add	r2,r2,r3
  8031c8:	10800017 	ldw	r2,0(r2)
  8031cc:	20800035 	stwio	r2,0(r4)
  8031d0:	00000e06 	br	80320c <alt_up_audio_write_fifo+0xe0>
			else
				IOWR_ALT_UP_AUDIO_RIGHTDATA(audio->base, buf[count++]);
  8031d4:	e0bffc17 	ldw	r2,-16(fp)
  8031d8:	10800a17 	ldw	r2,40(r2)
  8031dc:	10800304 	addi	r2,r2,12
  8031e0:	1009883a 	mov	r4,r2
  8031e4:	e0bffa17 	ldw	r2,-24(fp)
  8031e8:	10c00044 	addi	r3,r2,1
  8031ec:	e0fffa15 	stw	r3,-24(fp)
  8031f0:	1085883a 	add	r2,r2,r2
  8031f4:	1085883a 	add	r2,r2,r2
  8031f8:	1007883a 	mov	r3,r2
  8031fc:	e0bffd17 	ldw	r2,-12(fp)
  803200:	10c5883a 	add	r2,r2,r3
  803204:	10800017 	ldw	r2,0(r2)
  803208:	20800035 	stwio	r2,0(r4)

int alt_up_audio_write_fifo(alt_up_audio_dev *audio, unsigned int *buf, int len, int channel)
{
	unsigned int fifospace;
	int count = 0;
	while ( count < len ) 
  80320c:	e0fffa17 	ldw	r3,-24(fp)
  803210:	e0bffe17 	ldw	r2,-8(fp)
  803214:	18bfce16 	blt	r3,r2,803150 <__alt_data_end+0xff803150>
  803218:	00000106 	br	803220 <alt_up_audio_write_fifo+0xf4>
				IOWR_ALT_UP_AUDIO_RIGHTDATA(audio->base, buf[count++]);
		}
		else
		{
			// no more space to write
			break;
  80321c:	0001883a 	nop
		}
	}
	return count;
  803220:	e0bffa17 	ldw	r2,-24(fp)
}
  803224:	e037883a 	mov	sp,fp
  803228:	df000017 	ldw	fp,0(sp)
  80322c:	dec00104 	addi	sp,sp,4
  803230:	f800283a 	ret

00803234 <alt_up_audio_read_fifo_head>:

unsigned int alt_up_audio_read_fifo_head(alt_up_audio_dev *audio, int channel)
{
  803234:	defffd04 	addi	sp,sp,-12
  803238:	df000215 	stw	fp,8(sp)
  80323c:	df000204 	addi	fp,sp,8
  803240:	e13ffe15 	stw	r4,-8(fp)
  803244:	e17fff15 	stw	r5,-4(fp)
	return ( (channel == ALT_UP_AUDIO_LEFT) ?  IORD_ALT_UP_AUDIO_LEFTDATA(audio->base) :
  803248:	e0bfff17 	ldw	r2,-4(fp)
  80324c:	1000051e 	bne	r2,zero,803264 <alt_up_audio_read_fifo_head+0x30>
  803250:	e0bffe17 	ldw	r2,-8(fp)
  803254:	10800a17 	ldw	r2,40(r2)
  803258:	10800204 	addi	r2,r2,8
  80325c:	10800037 	ldwio	r2,0(r2)
  803260:	00000406 	br	803274 <alt_up_audio_read_fifo_head+0x40>
				IORD_ALT_UP_AUDIO_RIGHTDATA(audio->base) );
  803264:	e0bffe17 	ldw	r2,-8(fp)
  803268:	10800a17 	ldw	r2,40(r2)
  80326c:	10800304 	addi	r2,r2,12
  803270:	10800037 	ldwio	r2,0(r2)
}
  803274:	e037883a 	mov	sp,fp
  803278:	df000017 	ldw	fp,0(sp)
  80327c:	dec00104 	addi	sp,sp,4
  803280:	f800283a 	ret

00803284 <alt_up_audio_write_fifo_head>:

void alt_up_audio_write_fifo_head(alt_up_audio_dev *audio, unsigned int data, int channel)
{
  803284:	defffc04 	addi	sp,sp,-16
  803288:	df000315 	stw	fp,12(sp)
  80328c:	df000304 	addi	fp,sp,12
  803290:	e13ffd15 	stw	r4,-12(fp)
  803294:	e17ffe15 	stw	r5,-8(fp)
  803298:	e1bfff15 	stw	r6,-4(fp)
	if (channel == ALT_UP_AUDIO_LEFT) 
  80329c:	e0bfff17 	ldw	r2,-4(fp)
  8032a0:	1000071e 	bne	r2,zero,8032c0 <alt_up_audio_write_fifo_head+0x3c>
		IOWR_ALT_UP_AUDIO_LEFTDATA(audio->base, data);
  8032a4:	e0bffd17 	ldw	r2,-12(fp)
  8032a8:	10800a17 	ldw	r2,40(r2)
  8032ac:	10800204 	addi	r2,r2,8
  8032b0:	1007883a 	mov	r3,r2
  8032b4:	e0bffe17 	ldw	r2,-8(fp)
  8032b8:	18800035 	stwio	r2,0(r3)
	else
		IOWR_ALT_UP_AUDIO_RIGHTDATA(audio->base, data);
}
  8032bc:	00000606 	br	8032d8 <alt_up_audio_write_fifo_head+0x54>
void alt_up_audio_write_fifo_head(alt_up_audio_dev *audio, unsigned int data, int channel)
{
	if (channel == ALT_UP_AUDIO_LEFT) 
		IOWR_ALT_UP_AUDIO_LEFTDATA(audio->base, data);
	else
		IOWR_ALT_UP_AUDIO_RIGHTDATA(audio->base, data);
  8032c0:	e0bffd17 	ldw	r2,-12(fp)
  8032c4:	10800a17 	ldw	r2,40(r2)
  8032c8:	10800304 	addi	r2,r2,12
  8032cc:	1007883a 	mov	r3,r2
  8032d0:	e0bffe17 	ldw	r2,-8(fp)
  8032d4:	18800035 	stwio	r2,0(r3)
}
  8032d8:	0001883a 	nop
  8032dc:	e037883a 	mov	sp,fp
  8032e0:	df000017 	ldw	fp,0(sp)
  8032e4:	dec00104 	addi	sp,sp,4
  8032e8:	f800283a 	ret

008032ec <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
  8032ec:	defff504 	addi	sp,sp,-44
  8032f0:	df000a15 	stw	fp,40(sp)
  8032f4:	df000a04 	addi	fp,sp,40
  8032f8:	e13ffc15 	stw	r4,-16(fp)
  8032fc:	e17ffd15 	stw	r5,-12(fp)
  803300:	e1bffe15 	stw	r6,-8(fp)
  803304:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
  803308:	e03ff615 	stw	zero,-40(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
  80330c:	d0a74217 	ldw	r2,-25336(gp)
  
  if (alt_ticks_per_second ())
  803310:	10003c26 	beq	r2,zero,803404 <alt_alarm_start+0x118>
  {
    if (alarm)
  803314:	e0bffc17 	ldw	r2,-16(fp)
  803318:	10003826 	beq	r2,zero,8033fc <alt_alarm_start+0x110>
    {
      alarm->callback = callback;
  80331c:	e0bffc17 	ldw	r2,-16(fp)
  803320:	e0fffe17 	ldw	r3,-8(fp)
  803324:	10c00315 	stw	r3,12(r2)
      alarm->context  = context;
  803328:	e0bffc17 	ldw	r2,-16(fp)
  80332c:	e0ffff17 	ldw	r3,-4(fp)
  803330:	10c00515 	stw	r3,20(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  803334:	0005303a 	rdctl	r2,status
  803338:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  80333c:	e0fff917 	ldw	r3,-28(fp)
  803340:	00bfff84 	movi	r2,-2
  803344:	1884703a 	and	r2,r3,r2
  803348:	1001703a 	wrctl	status,r2
  
  return context;
  80334c:	e0bff917 	ldw	r2,-28(fp)
 
      irq_context = alt_irq_disable_all ();
  803350:	e0bff815 	stw	r2,-32(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
  803354:	d0a74317 	ldw	r2,-25332(gp)
      
      current_nticks = alt_nticks();
  803358:	e0bff615 	stw	r2,-40(fp)
      
      alarm->time = nticks + current_nticks + 1; 
  80335c:	e0fffd17 	ldw	r3,-12(fp)
  803360:	e0bff617 	ldw	r2,-40(fp)
  803364:	1885883a 	add	r2,r3,r2
  803368:	10c00044 	addi	r3,r2,1
  80336c:	e0bffc17 	ldw	r2,-16(fp)
  803370:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
  803374:	e0bffc17 	ldw	r2,-16(fp)
  803378:	10c00217 	ldw	r3,8(r2)
  80337c:	e0bff617 	ldw	r2,-40(fp)
  803380:	1880042e 	bgeu	r3,r2,803394 <alt_alarm_start+0xa8>
      {
        alarm->rollover = 1;
  803384:	e0bffc17 	ldw	r2,-16(fp)
  803388:	00c00044 	movi	r3,1
  80338c:	10c00405 	stb	r3,16(r2)
  803390:	00000206 	br	80339c <alt_alarm_start+0xb0>
      }
      else
      {
        alarm->rollover = 0;
  803394:	e0bffc17 	ldw	r2,-16(fp)
  803398:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
  80339c:	e0bffc17 	ldw	r2,-16(fp)
  8033a0:	d0e00804 	addi	r3,gp,-32736
  8033a4:	e0fffa15 	stw	r3,-24(fp)
  8033a8:	e0bffb15 	stw	r2,-20(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
  8033ac:	e0bffb17 	ldw	r2,-20(fp)
  8033b0:	e0fffa17 	ldw	r3,-24(fp)
  8033b4:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
  8033b8:	e0bffa17 	ldw	r2,-24(fp)
  8033bc:	10c00017 	ldw	r3,0(r2)
  8033c0:	e0bffb17 	ldw	r2,-20(fp)
  8033c4:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
  8033c8:	e0bffa17 	ldw	r2,-24(fp)
  8033cc:	10800017 	ldw	r2,0(r2)
  8033d0:	e0fffb17 	ldw	r3,-20(fp)
  8033d4:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
  8033d8:	e0bffa17 	ldw	r2,-24(fp)
  8033dc:	e0fffb17 	ldw	r3,-20(fp)
  8033e0:	10c00015 	stw	r3,0(r2)
  8033e4:	e0bff817 	ldw	r2,-32(fp)
  8033e8:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  8033ec:	e0bff717 	ldw	r2,-36(fp)
  8033f0:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
  8033f4:	0005883a 	mov	r2,zero
  8033f8:	00000306 	br	803408 <alt_alarm_start+0x11c>
    }
    else
    {
      return -EINVAL;
  8033fc:	00bffa84 	movi	r2,-22
  803400:	00000106 	br	803408 <alt_alarm_start+0x11c>
    }
  }
  else
  {
    return -ENOTSUP;
  803404:	00bfde84 	movi	r2,-134
  }
}
  803408:	e037883a 	mov	sp,fp
  80340c:	df000017 	ldw	fp,0(sp)
  803410:	dec00104 	addi	sp,sp,4
  803414:	f800283a 	ret

00803418 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  803418:	defffe04 	addi	sp,sp,-8
  80341c:	dfc00115 	stw	ra,4(sp)
  803420:	df000015 	stw	fp,0(sp)
  803424:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  803428:	d0a00617 	ldw	r2,-32744(gp)
  80342c:	10000326 	beq	r2,zero,80343c <alt_get_errno+0x24>
  803430:	d0a00617 	ldw	r2,-32744(gp)
  803434:	103ee83a 	callr	r2
  803438:	00000106 	br	803440 <alt_get_errno+0x28>
  80343c:	d0a74504 	addi	r2,gp,-25324
}
  803440:	e037883a 	mov	sp,fp
  803444:	dfc00117 	ldw	ra,4(sp)
  803448:	df000017 	ldw	fp,0(sp)
  80344c:	dec00204 	addi	sp,sp,8
  803450:	f800283a 	ret

00803454 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
  803454:	defffb04 	addi	sp,sp,-20
  803458:	dfc00415 	stw	ra,16(sp)
  80345c:	df000315 	stw	fp,12(sp)
  803460:	df000304 	addi	fp,sp,12
  803464:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
  803468:	e0bfff17 	ldw	r2,-4(fp)
  80346c:	10000616 	blt	r2,zero,803488 <close+0x34>
  803470:	e0bfff17 	ldw	r2,-4(fp)
  803474:	10c00324 	muli	r3,r2,12
  803478:	00802074 	movhi	r2,129
  80347c:	10a1b604 	addi	r2,r2,-31016
  803480:	1885883a 	add	r2,r3,r2
  803484:	00000106 	br	80348c <close+0x38>
  803488:	0005883a 	mov	r2,zero
  80348c:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
  803490:	e0bffd17 	ldw	r2,-12(fp)
  803494:	10001926 	beq	r2,zero,8034fc <close+0xa8>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
  803498:	e0bffd17 	ldw	r2,-12(fp)
  80349c:	10800017 	ldw	r2,0(r2)
  8034a0:	10800417 	ldw	r2,16(r2)
  8034a4:	10000626 	beq	r2,zero,8034c0 <close+0x6c>
  8034a8:	e0bffd17 	ldw	r2,-12(fp)
  8034ac:	10800017 	ldw	r2,0(r2)
  8034b0:	10800417 	ldw	r2,16(r2)
  8034b4:	e13ffd17 	ldw	r4,-12(fp)
  8034b8:	103ee83a 	callr	r2
  8034bc:	00000106 	br	8034c4 <close+0x70>
  8034c0:	0005883a 	mov	r2,zero
  8034c4:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
  8034c8:	e13fff17 	ldw	r4,-4(fp)
  8034cc:	0803d100 	call	803d10 <alt_release_fd>
    if (rval < 0)
  8034d0:	e0bffe17 	ldw	r2,-8(fp)
  8034d4:	1000070e 	bge	r2,zero,8034f4 <close+0xa0>
    {
      ALT_ERRNO = -rval;
  8034d8:	08034180 	call	803418 <alt_get_errno>
  8034dc:	1007883a 	mov	r3,r2
  8034e0:	e0bffe17 	ldw	r2,-8(fp)
  8034e4:	0085c83a 	sub	r2,zero,r2
  8034e8:	18800015 	stw	r2,0(r3)
      return -1;
  8034ec:	00bfffc4 	movi	r2,-1
  8034f0:	00000706 	br	803510 <close+0xbc>
    }
    return 0;
  8034f4:	0005883a 	mov	r2,zero
  8034f8:	00000506 	br	803510 <close+0xbc>
  }
  else
  {
    ALT_ERRNO = EBADFD;
  8034fc:	08034180 	call	803418 <alt_get_errno>
  803500:	1007883a 	mov	r3,r2
  803504:	00801444 	movi	r2,81
  803508:	18800015 	stw	r2,0(r3)
    return -1;
  80350c:	00bfffc4 	movi	r2,-1
  }
}
  803510:	e037883a 	mov	sp,fp
  803514:	dfc00117 	ldw	ra,4(sp)
  803518:	df000017 	ldw	fp,0(sp)
  80351c:	dec00204 	addi	sp,sp,8
  803520:	f800283a 	ret

00803524 <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
  803524:	defffe04 	addi	sp,sp,-8
  803528:	df000115 	stw	fp,4(sp)
  80352c:	df000104 	addi	fp,sp,4
#if NIOS2_DCACHE_SIZE > 0
  char* i;
  
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  803530:	e03fff15 	stw	zero,-4(fp)
  803534:	00000506 	br	80354c <alt_dcache_flush_all+0x28>
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  803538:	e0bfff17 	ldw	r2,-4(fp)
  80353c:	1000003b 	flushd	0(r2)
void alt_dcache_flush_all (void)
{
#if NIOS2_DCACHE_SIZE > 0
  char* i;
  
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  803540:	e0bfff17 	ldw	r2,-4(fp)
  803544:	10800804 	addi	r2,r2,32
  803548:	e0bfff15 	stw	r2,-4(fp)
  80354c:	e0bfff17 	ldw	r2,-4(fp)
  803550:	10820030 	cmpltui	r2,r2,2048
  803554:	103ff81e 	bne	r2,zero,803538 <__alt_data_end+0xff803538>
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
  803558:	0001883a 	nop
  80355c:	e037883a 	mov	sp,fp
  803560:	df000017 	ldw	fp,0(sp)
  803564:	dec00104 	addi	sp,sp,4
  803568:	f800283a 	ret

0080356c <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
  80356c:	defffc04 	addi	sp,sp,-16
  803570:	df000315 	stw	fp,12(sp)
  803574:	df000304 	addi	fp,sp,12
  803578:	e13ffd15 	stw	r4,-12(fp)
  80357c:	e17ffe15 	stw	r5,-8(fp)
  803580:	e1bfff15 	stw	r6,-4(fp)
  return len;
  803584:	e0bfff17 	ldw	r2,-4(fp)
}
  803588:	e037883a 	mov	sp,fp
  80358c:	df000017 	ldw	fp,0(sp)
  803590:	dec00104 	addi	sp,sp,4
  803594:	f800283a 	ret

00803598 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  803598:	defffe04 	addi	sp,sp,-8
  80359c:	dfc00115 	stw	ra,4(sp)
  8035a0:	df000015 	stw	fp,0(sp)
  8035a4:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  8035a8:	d0a00617 	ldw	r2,-32744(gp)
  8035ac:	10000326 	beq	r2,zero,8035bc <alt_get_errno+0x24>
  8035b0:	d0a00617 	ldw	r2,-32744(gp)
  8035b4:	103ee83a 	callr	r2
  8035b8:	00000106 	br	8035c0 <alt_get_errno+0x28>
  8035bc:	d0a74504 	addi	r2,gp,-25324
}
  8035c0:	e037883a 	mov	sp,fp
  8035c4:	dfc00117 	ldw	ra,4(sp)
  8035c8:	df000017 	ldw	fp,0(sp)
  8035cc:	dec00204 	addi	sp,sp,8
  8035d0:	f800283a 	ret

008035d4 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
  8035d4:	defffa04 	addi	sp,sp,-24
  8035d8:	dfc00515 	stw	ra,20(sp)
  8035dc:	df000415 	stw	fp,16(sp)
  8035e0:	df000404 	addi	fp,sp,16
  8035e4:	e13ffe15 	stw	r4,-8(fp)
  8035e8:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
  8035ec:	e0bffe17 	ldw	r2,-8(fp)
  8035f0:	10000326 	beq	r2,zero,803600 <alt_dev_llist_insert+0x2c>
  8035f4:	e0bffe17 	ldw	r2,-8(fp)
  8035f8:	10800217 	ldw	r2,8(r2)
  8035fc:	1000061e 	bne	r2,zero,803618 <alt_dev_llist_insert+0x44>
  {
    ALT_ERRNO = EINVAL;
  803600:	08035980 	call	803598 <alt_get_errno>
  803604:	1007883a 	mov	r3,r2
  803608:	00800584 	movi	r2,22
  80360c:	18800015 	stw	r2,0(r3)
    return -EINVAL;
  803610:	00bffa84 	movi	r2,-22
  803614:	00001306 	br	803664 <alt_dev_llist_insert+0x90>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
  803618:	e0bffe17 	ldw	r2,-8(fp)
  80361c:	e0ffff17 	ldw	r3,-4(fp)
  803620:	e0fffc15 	stw	r3,-16(fp)
  803624:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
  803628:	e0bffd17 	ldw	r2,-12(fp)
  80362c:	e0fffc17 	ldw	r3,-16(fp)
  803630:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
  803634:	e0bffc17 	ldw	r2,-16(fp)
  803638:	10c00017 	ldw	r3,0(r2)
  80363c:	e0bffd17 	ldw	r2,-12(fp)
  803640:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
  803644:	e0bffc17 	ldw	r2,-16(fp)
  803648:	10800017 	ldw	r2,0(r2)
  80364c:	e0fffd17 	ldw	r3,-12(fp)
  803650:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
  803654:	e0bffc17 	ldw	r2,-16(fp)
  803658:	e0fffd17 	ldw	r3,-12(fp)
  80365c:	10c00015 	stw	r3,0(r2)

  return 0;  
  803660:	0005883a 	mov	r2,zero
}
  803664:	e037883a 	mov	sp,fp
  803668:	dfc00117 	ldw	ra,4(sp)
  80366c:	df000017 	ldw	fp,0(sp)
  803670:	dec00204 	addi	sp,sp,8
  803674:	f800283a 	ret

00803678 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
  803678:	defffd04 	addi	sp,sp,-12
  80367c:	dfc00215 	stw	ra,8(sp)
  803680:	df000115 	stw	fp,4(sp)
  803684:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
  803688:	00802034 	movhi	r2,128
  80368c:	109c3004 	addi	r2,r2,28864
  803690:	e0bfff15 	stw	r2,-4(fp)
  803694:	00000606 	br	8036b0 <_do_ctors+0x38>
        (*ctor) (); 
  803698:	e0bfff17 	ldw	r2,-4(fp)
  80369c:	10800017 	ldw	r2,0(r2)
  8036a0:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
  8036a4:	e0bfff17 	ldw	r2,-4(fp)
  8036a8:	10bfff04 	addi	r2,r2,-4
  8036ac:	e0bfff15 	stw	r2,-4(fp)
  8036b0:	e0ffff17 	ldw	r3,-4(fp)
  8036b4:	00802034 	movhi	r2,128
  8036b8:	109c3104 	addi	r2,r2,28868
  8036bc:	18bff62e 	bgeu	r3,r2,803698 <__alt_data_end+0xff803698>
        (*ctor) (); 
}
  8036c0:	0001883a 	nop
  8036c4:	e037883a 	mov	sp,fp
  8036c8:	dfc00117 	ldw	ra,4(sp)
  8036cc:	df000017 	ldw	fp,0(sp)
  8036d0:	dec00204 	addi	sp,sp,8
  8036d4:	f800283a 	ret

008036d8 <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
  8036d8:	defffd04 	addi	sp,sp,-12
  8036dc:	dfc00215 	stw	ra,8(sp)
  8036e0:	df000115 	stw	fp,4(sp)
  8036e4:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
  8036e8:	00802034 	movhi	r2,128
  8036ec:	109c3004 	addi	r2,r2,28864
  8036f0:	e0bfff15 	stw	r2,-4(fp)
  8036f4:	00000606 	br	803710 <_do_dtors+0x38>
        (*dtor) (); 
  8036f8:	e0bfff17 	ldw	r2,-4(fp)
  8036fc:	10800017 	ldw	r2,0(r2)
  803700:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
  803704:	e0bfff17 	ldw	r2,-4(fp)
  803708:	10bfff04 	addi	r2,r2,-4
  80370c:	e0bfff15 	stw	r2,-4(fp)
  803710:	e0ffff17 	ldw	r3,-4(fp)
  803714:	00802034 	movhi	r2,128
  803718:	109c3104 	addi	r2,r2,28868
  80371c:	18bff62e 	bgeu	r3,r2,8036f8 <__alt_data_end+0xff8036f8>
        (*dtor) (); 
}
  803720:	0001883a 	nop
  803724:	e037883a 	mov	sp,fp
  803728:	dfc00117 	ldw	ra,4(sp)
  80372c:	df000017 	ldw	fp,0(sp)
  803730:	dec00204 	addi	sp,sp,8
  803734:	f800283a 	ret

00803738 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
  803738:	defffa04 	addi	sp,sp,-24
  80373c:	dfc00515 	stw	ra,20(sp)
  803740:	df000415 	stw	fp,16(sp)
  803744:	df000404 	addi	fp,sp,16
  803748:	e13ffe15 	stw	r4,-8(fp)
  80374c:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
  803750:	e0bfff17 	ldw	r2,-4(fp)
  803754:	10800017 	ldw	r2,0(r2)
  803758:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
  80375c:	e13ffe17 	ldw	r4,-8(fp)
  803760:	080483c0 	call	80483c <strlen>
  803764:	10800044 	addi	r2,r2,1
  803768:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
  80376c:	00000d06 	br	8037a4 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
  803770:	e0bffc17 	ldw	r2,-16(fp)
  803774:	10800217 	ldw	r2,8(r2)
  803778:	e0fffd17 	ldw	r3,-12(fp)
  80377c:	180d883a 	mov	r6,r3
  803780:	e17ffe17 	ldw	r5,-8(fp)
  803784:	1009883a 	mov	r4,r2
  803788:	08043e80 	call	8043e8 <memcmp>
  80378c:	1000021e 	bne	r2,zero,803798 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
  803790:	e0bffc17 	ldw	r2,-16(fp)
  803794:	00000706 	br	8037b4 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
  803798:	e0bffc17 	ldw	r2,-16(fp)
  80379c:	10800017 	ldw	r2,0(r2)
  8037a0:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
  8037a4:	e0fffc17 	ldw	r3,-16(fp)
  8037a8:	e0bfff17 	ldw	r2,-4(fp)
  8037ac:	18bff01e 	bne	r3,r2,803770 <__alt_data_end+0xff803770>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
  8037b0:	0005883a 	mov	r2,zero
}
  8037b4:	e037883a 	mov	sp,fp
  8037b8:	dfc00117 	ldw	ra,4(sp)
  8037bc:	df000017 	ldw	fp,0(sp)
  8037c0:	dec00204 	addi	sp,sp,8
  8037c4:	f800283a 	ret

008037c8 <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
  8037c8:	defffe04 	addi	sp,sp,-8
  8037cc:	dfc00115 	stw	ra,4(sp)
  8037d0:	df000015 	stw	fp,0(sp)
  8037d4:	d839883a 	mov	fp,sp
#if NIOS2_ICACHE_SIZE > 0
  alt_icache_flush (0, NIOS2_ICACHE_SIZE);
  8037d8:	01440004 	movi	r5,4096
  8037dc:	0009883a 	mov	r4,zero
  8037e0:	08042700 	call	804270 <alt_icache_flush>
#endif
}
  8037e4:	0001883a 	nop
  8037e8:	e037883a 	mov	sp,fp
  8037ec:	dfc00117 	ldw	ra,4(sp)
  8037f0:	df000017 	ldw	fp,0(sp)
  8037f4:	dec00204 	addi	sp,sp,8
  8037f8:	f800283a 	ret

008037fc <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
  8037fc:	defff904 	addi	sp,sp,-28
  803800:	dfc00615 	stw	ra,24(sp)
  803804:	df000515 	stw	fp,20(sp)
  803808:	df000504 	addi	fp,sp,20
  80380c:	e13ffc15 	stw	r4,-16(fp)
  803810:	e17ffd15 	stw	r5,-12(fp)
  803814:	e1bffe15 	stw	r6,-8(fp)
  803818:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
  80381c:	e1bfff17 	ldw	r6,-4(fp)
  803820:	e17ffe17 	ldw	r5,-8(fp)
  803824:	e13ffd17 	ldw	r4,-12(fp)
  803828:	0803bbc0 	call	803bbc <open>
  80382c:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
  803830:	e0bffb17 	ldw	r2,-20(fp)
  803834:	10001c16 	blt	r2,zero,8038a8 <alt_open_fd+0xac>
  {
    fd->dev      = alt_fd_list[old].dev;
  803838:	00802074 	movhi	r2,129
  80383c:	10a1b604 	addi	r2,r2,-31016
  803840:	e0fffb17 	ldw	r3,-20(fp)
  803844:	18c00324 	muli	r3,r3,12
  803848:	10c5883a 	add	r2,r2,r3
  80384c:	10c00017 	ldw	r3,0(r2)
  803850:	e0bffc17 	ldw	r2,-16(fp)
  803854:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
  803858:	00802074 	movhi	r2,129
  80385c:	10a1b604 	addi	r2,r2,-31016
  803860:	e0fffb17 	ldw	r3,-20(fp)
  803864:	18c00324 	muli	r3,r3,12
  803868:	10c5883a 	add	r2,r2,r3
  80386c:	10800104 	addi	r2,r2,4
  803870:	10c00017 	ldw	r3,0(r2)
  803874:	e0bffc17 	ldw	r2,-16(fp)
  803878:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
  80387c:	00802074 	movhi	r2,129
  803880:	10a1b604 	addi	r2,r2,-31016
  803884:	e0fffb17 	ldw	r3,-20(fp)
  803888:	18c00324 	muli	r3,r3,12
  80388c:	10c5883a 	add	r2,r2,r3
  803890:	10800204 	addi	r2,r2,8
  803894:	10c00017 	ldw	r3,0(r2)
  803898:	e0bffc17 	ldw	r2,-16(fp)
  80389c:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
  8038a0:	e13ffb17 	ldw	r4,-20(fp)
  8038a4:	0803d100 	call	803d10 <alt_release_fd>
  }
} 
  8038a8:	0001883a 	nop
  8038ac:	e037883a 	mov	sp,fp
  8038b0:	dfc00117 	ldw	ra,4(sp)
  8038b4:	df000017 	ldw	fp,0(sp)
  8038b8:	dec00204 	addi	sp,sp,8
  8038bc:	f800283a 	ret

008038c0 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
  8038c0:	defffb04 	addi	sp,sp,-20
  8038c4:	dfc00415 	stw	ra,16(sp)
  8038c8:	df000315 	stw	fp,12(sp)
  8038cc:	df000304 	addi	fp,sp,12
  8038d0:	e13ffd15 	stw	r4,-12(fp)
  8038d4:	e17ffe15 	stw	r5,-8(fp)
  8038d8:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
  8038dc:	01c07fc4 	movi	r7,511
  8038e0:	01800044 	movi	r6,1
  8038e4:	e17ffd17 	ldw	r5,-12(fp)
  8038e8:	01002074 	movhi	r4,129
  8038ec:	2121b904 	addi	r4,r4,-31004
  8038f0:	08037fc0 	call	8037fc <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
  8038f4:	01c07fc4 	movi	r7,511
  8038f8:	000d883a 	mov	r6,zero
  8038fc:	e17ffe17 	ldw	r5,-8(fp)
  803900:	01002074 	movhi	r4,129
  803904:	2121b604 	addi	r4,r4,-31016
  803908:	08037fc0 	call	8037fc <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
  80390c:	01c07fc4 	movi	r7,511
  803910:	01800044 	movi	r6,1
  803914:	e17fff17 	ldw	r5,-4(fp)
  803918:	01002074 	movhi	r4,129
  80391c:	2121bc04 	addi	r4,r4,-30992
  803920:	08037fc0 	call	8037fc <alt_open_fd>
}  
  803924:	0001883a 	nop
  803928:	e037883a 	mov	sp,fp
  80392c:	dfc00117 	ldw	ra,4(sp)
  803930:	df000017 	ldw	fp,0(sp)
  803934:	dec00204 	addi	sp,sp,8
  803938:	f800283a 	ret

0080393c <alt_irq_register>:
 */
 
int alt_irq_register (alt_u32 id, 
                      void* context, 
                      alt_isr_func handler)
{
  80393c:	defff004 	addi	sp,sp,-64
  803940:	df000f15 	stw	fp,60(sp)
  803944:	df000f04 	addi	fp,sp,60
  803948:	e13ffd15 	stw	r4,-12(fp)
  80394c:	e17ffe15 	stw	r5,-8(fp)
  803950:	e1bfff15 	stw	r6,-4(fp)
  int rc = -EINVAL;  
  803954:	00bffa84 	movi	r2,-22
  803958:	e0bff115 	stw	r2,-60(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
  80395c:	e0bffd17 	ldw	r2,-12(fp)
  803960:	10800828 	cmpgeui	r2,r2,32
  803964:	1000501e 	bne	r2,zero,803aa8 <alt_irq_register+0x16c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  803968:	0005303a 	rdctl	r2,status
  80396c:	e0bff615 	stw	r2,-40(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  803970:	e0fff617 	ldw	r3,-40(fp)
  803974:	00bfff84 	movi	r2,-2
  803978:	1884703a 	and	r2,r3,r2
  80397c:	1001703a 	wrctl	status,r2
  
  return context;
  803980:	e0bff617 	ldw	r2,-40(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all ();
  803984:	e0bff315 	stw	r2,-52(fp)

    alt_irq[id].handler = handler;
  803988:	00802074 	movhi	r2,129
  80398c:	10ab7404 	addi	r2,r2,-21040
  803990:	e0fffd17 	ldw	r3,-12(fp)
  803994:	180690fa 	slli	r3,r3,3
  803998:	10c5883a 	add	r2,r2,r3
  80399c:	e0ffff17 	ldw	r3,-4(fp)
  8039a0:	10c00015 	stw	r3,0(r2)
    alt_irq[id].context = context;
  8039a4:	00802074 	movhi	r2,129
  8039a8:	10ab7404 	addi	r2,r2,-21040
  8039ac:	e0fffd17 	ldw	r3,-12(fp)
  8039b0:	180690fa 	slli	r3,r3,3
  8039b4:	10c5883a 	add	r2,r2,r3
  8039b8:	10800104 	addi	r2,r2,4
  8039bc:	e0fffe17 	ldw	r3,-8(fp)
  8039c0:	10c00015 	stw	r3,0(r2)

    rc = (handler) ? alt_irq_enable (id): alt_irq_disable (id);
  8039c4:	e0bfff17 	ldw	r2,-4(fp)
  8039c8:	10001926 	beq	r2,zero,803a30 <alt_irq_register+0xf4>
  8039cc:	e0bffd17 	ldw	r2,-12(fp)
  8039d0:	e0bff215 	stw	r2,-56(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  8039d4:	0005303a 	rdctl	r2,status
  8039d8:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  8039dc:	e0fff717 	ldw	r3,-36(fp)
  8039e0:	00bfff84 	movi	r2,-2
  8039e4:	1884703a 	and	r2,r3,r2
  8039e8:	1001703a 	wrctl	status,r2
  
  return context;
  8039ec:	e0bff717 	ldw	r2,-36(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
  8039f0:	e0bff815 	stw	r2,-32(fp)

  alt_irq_active |= (1 << id);
  8039f4:	00c00044 	movi	r3,1
  8039f8:	e0bff217 	ldw	r2,-56(fp)
  8039fc:	1884983a 	sll	r2,r3,r2
  803a00:	1007883a 	mov	r3,r2
  803a04:	d0a74117 	ldw	r2,-25340(gp)
  803a08:	1884b03a 	or	r2,r3,r2
  803a0c:	d0a74115 	stw	r2,-25340(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
  803a10:	d0a74117 	ldw	r2,-25340(gp)
  803a14:	100170fa 	wrctl	ienable,r2
  803a18:	e0bff817 	ldw	r2,-32(fp)
  803a1c:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  803a20:	e0bff917 	ldw	r2,-28(fp)
  803a24:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
  803a28:	0005883a 	mov	r2,zero
  803a2c:	00001906 	br	803a94 <alt_irq_register+0x158>
  803a30:	e0bffd17 	ldw	r2,-12(fp)
  803a34:	e0bff415 	stw	r2,-48(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  803a38:	0005303a 	rdctl	r2,status
  803a3c:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  803a40:	e0fffa17 	ldw	r3,-24(fp)
  803a44:	00bfff84 	movi	r2,-2
  803a48:	1884703a 	and	r2,r3,r2
  803a4c:	1001703a 	wrctl	status,r2
  
  return context;
  803a50:	e0bffa17 	ldw	r2,-24(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
  803a54:	e0bffb15 	stw	r2,-20(fp)

  alt_irq_active &= ~(1 << id);
  803a58:	00c00044 	movi	r3,1
  803a5c:	e0bff417 	ldw	r2,-48(fp)
  803a60:	1884983a 	sll	r2,r3,r2
  803a64:	0084303a 	nor	r2,zero,r2
  803a68:	1007883a 	mov	r3,r2
  803a6c:	d0a74117 	ldw	r2,-25340(gp)
  803a70:	1884703a 	and	r2,r3,r2
  803a74:	d0a74115 	stw	r2,-25340(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
  803a78:	d0a74117 	ldw	r2,-25340(gp)
  803a7c:	100170fa 	wrctl	ienable,r2
  803a80:	e0bffb17 	ldw	r2,-20(fp)
  803a84:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  803a88:	e0bffc17 	ldw	r2,-16(fp)
  803a8c:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
  803a90:	0005883a 	mov	r2,zero
  803a94:	e0bff115 	stw	r2,-60(fp)
  803a98:	e0bff317 	ldw	r2,-52(fp)
  803a9c:	e0bff515 	stw	r2,-44(fp)
  803aa0:	e0bff517 	ldw	r2,-44(fp)
  803aa4:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }
  return rc; 
  803aa8:	e0bff117 	ldw	r2,-60(fp)
}
  803aac:	e037883a 	mov	sp,fp
  803ab0:	df000017 	ldw	fp,0(sp)
  803ab4:	dec00104 	addi	sp,sp,4
  803ab8:	f800283a 	ret

00803abc <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  803abc:	defffe04 	addi	sp,sp,-8
  803ac0:	dfc00115 	stw	ra,4(sp)
  803ac4:	df000015 	stw	fp,0(sp)
  803ac8:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  803acc:	d0a00617 	ldw	r2,-32744(gp)
  803ad0:	10000326 	beq	r2,zero,803ae0 <alt_get_errno+0x24>
  803ad4:	d0a00617 	ldw	r2,-32744(gp)
  803ad8:	103ee83a 	callr	r2
  803adc:	00000106 	br	803ae4 <alt_get_errno+0x28>
  803ae0:	d0a74504 	addi	r2,gp,-25324
}
  803ae4:	e037883a 	mov	sp,fp
  803ae8:	dfc00117 	ldw	ra,4(sp)
  803aec:	df000017 	ldw	fp,0(sp)
  803af0:	dec00204 	addi	sp,sp,8
  803af4:	f800283a 	ret

00803af8 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
  803af8:	defffd04 	addi	sp,sp,-12
  803afc:	df000215 	stw	fp,8(sp)
  803b00:	df000204 	addi	fp,sp,8
  803b04:	e13fff15 	stw	r4,-4(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
  803b08:	e0bfff17 	ldw	r2,-4(fp)
  803b0c:	10800217 	ldw	r2,8(r2)
  803b10:	10d00034 	orhi	r3,r2,16384
  803b14:	e0bfff17 	ldw	r2,-4(fp)
  803b18:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  803b1c:	e03ffe15 	stw	zero,-8(fp)
  803b20:	00001d06 	br	803b98 <alt_file_locked+0xa0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
  803b24:	00802074 	movhi	r2,129
  803b28:	10a1b604 	addi	r2,r2,-31016
  803b2c:	e0fffe17 	ldw	r3,-8(fp)
  803b30:	18c00324 	muli	r3,r3,12
  803b34:	10c5883a 	add	r2,r2,r3
  803b38:	10c00017 	ldw	r3,0(r2)
  803b3c:	e0bfff17 	ldw	r2,-4(fp)
  803b40:	10800017 	ldw	r2,0(r2)
  803b44:	1880111e 	bne	r3,r2,803b8c <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
  803b48:	00802074 	movhi	r2,129
  803b4c:	10a1b604 	addi	r2,r2,-31016
  803b50:	e0fffe17 	ldw	r3,-8(fp)
  803b54:	18c00324 	muli	r3,r3,12
  803b58:	10c5883a 	add	r2,r2,r3
  803b5c:	10800204 	addi	r2,r2,8
  803b60:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
  803b64:	1000090e 	bge	r2,zero,803b8c <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
  803b68:	e0bffe17 	ldw	r2,-8(fp)
  803b6c:	10c00324 	muli	r3,r2,12
  803b70:	00802074 	movhi	r2,129
  803b74:	10a1b604 	addi	r2,r2,-31016
  803b78:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
  803b7c:	e0bfff17 	ldw	r2,-4(fp)
  803b80:	18800226 	beq	r3,r2,803b8c <alt_file_locked+0x94>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
  803b84:	00bffcc4 	movi	r2,-13
  803b88:	00000806 	br	803bac <alt_file_locked+0xb4>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  803b8c:	e0bffe17 	ldw	r2,-8(fp)
  803b90:	10800044 	addi	r2,r2,1
  803b94:	e0bffe15 	stw	r2,-8(fp)
  803b98:	d0a00517 	ldw	r2,-32748(gp)
  803b9c:	1007883a 	mov	r3,r2
  803ba0:	e0bffe17 	ldw	r2,-8(fp)
  803ba4:	18bfdf2e 	bgeu	r3,r2,803b24 <__alt_data_end+0xff803b24>
    }
  }
  
  /* The device is not locked */
 
  return 0;
  803ba8:	0005883a 	mov	r2,zero
}
  803bac:	e037883a 	mov	sp,fp
  803bb0:	df000017 	ldw	fp,0(sp)
  803bb4:	dec00104 	addi	sp,sp,4
  803bb8:	f800283a 	ret

00803bbc <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
  803bbc:	defff604 	addi	sp,sp,-40
  803bc0:	dfc00915 	stw	ra,36(sp)
  803bc4:	df000815 	stw	fp,32(sp)
  803bc8:	df000804 	addi	fp,sp,32
  803bcc:	e13ffd15 	stw	r4,-12(fp)
  803bd0:	e17ffe15 	stw	r5,-8(fp)
  803bd4:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
  803bd8:	00bfffc4 	movi	r2,-1
  803bdc:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
  803be0:	00bffb44 	movi	r2,-19
  803be4:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
  803be8:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
  803bec:	d1600304 	addi	r5,gp,-32756
  803bf0:	e13ffd17 	ldw	r4,-12(fp)
  803bf4:	08037380 	call	803738 <alt_find_dev>
  803bf8:	e0bff815 	stw	r2,-32(fp)
  803bfc:	e0bff817 	ldw	r2,-32(fp)
  803c00:	1000051e 	bne	r2,zero,803c18 <open+0x5c>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
  803c04:	e13ffd17 	ldw	r4,-12(fp)
  803c08:	08040c40 	call	8040c4 <alt_find_file>
  803c0c:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
  803c10:	00800044 	movi	r2,1
  803c14:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
  803c18:	e0bff817 	ldw	r2,-32(fp)
  803c1c:	10002926 	beq	r2,zero,803cc4 <open+0x108>
  {
    if ((index = alt_get_fd (dev)) < 0)
  803c20:	e13ff817 	ldw	r4,-32(fp)
  803c24:	08041cc0 	call	8041cc <alt_get_fd>
  803c28:	e0bff915 	stw	r2,-28(fp)
  803c2c:	e0bff917 	ldw	r2,-28(fp)
  803c30:	1000030e 	bge	r2,zero,803c40 <open+0x84>
    {
      status = index;
  803c34:	e0bff917 	ldw	r2,-28(fp)
  803c38:	e0bffa15 	stw	r2,-24(fp)
  803c3c:	00002306 	br	803ccc <open+0x110>
    }
    else
    {
      fd = &alt_fd_list[index];
  803c40:	e0bff917 	ldw	r2,-28(fp)
  803c44:	10c00324 	muli	r3,r2,12
  803c48:	00802074 	movhi	r2,129
  803c4c:	10a1b604 	addi	r2,r2,-31016
  803c50:	1885883a 	add	r2,r3,r2
  803c54:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
  803c58:	e0fffe17 	ldw	r3,-8(fp)
  803c5c:	00900034 	movhi	r2,16384
  803c60:	10bfffc4 	addi	r2,r2,-1
  803c64:	1886703a 	and	r3,r3,r2
  803c68:	e0bffc17 	ldw	r2,-16(fp)
  803c6c:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
  803c70:	e0bffb17 	ldw	r2,-20(fp)
  803c74:	1000051e 	bne	r2,zero,803c8c <open+0xd0>
  803c78:	e13ffc17 	ldw	r4,-16(fp)
  803c7c:	0803af80 	call	803af8 <alt_file_locked>
  803c80:	e0bffa15 	stw	r2,-24(fp)
  803c84:	e0bffa17 	ldw	r2,-24(fp)
  803c88:	10001016 	blt	r2,zero,803ccc <open+0x110>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
  803c8c:	e0bff817 	ldw	r2,-32(fp)
  803c90:	10800317 	ldw	r2,12(r2)
  803c94:	10000826 	beq	r2,zero,803cb8 <open+0xfc>
  803c98:	e0bff817 	ldw	r2,-32(fp)
  803c9c:	10800317 	ldw	r2,12(r2)
  803ca0:	e1ffff17 	ldw	r7,-4(fp)
  803ca4:	e1bffe17 	ldw	r6,-8(fp)
  803ca8:	e17ffd17 	ldw	r5,-12(fp)
  803cac:	e13ffc17 	ldw	r4,-16(fp)
  803cb0:	103ee83a 	callr	r2
  803cb4:	00000106 	br	803cbc <open+0x100>
  803cb8:	0005883a 	mov	r2,zero
  803cbc:	e0bffa15 	stw	r2,-24(fp)
  803cc0:	00000206 	br	803ccc <open+0x110>
      }
    }
  }
  else
  {
    status = -ENODEV;
  803cc4:	00bffb44 	movi	r2,-19
  803cc8:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
  803ccc:	e0bffa17 	ldw	r2,-24(fp)
  803cd0:	1000090e 	bge	r2,zero,803cf8 <open+0x13c>
  {
    alt_release_fd (index);  
  803cd4:	e13ff917 	ldw	r4,-28(fp)
  803cd8:	0803d100 	call	803d10 <alt_release_fd>
    ALT_ERRNO = -status;
  803cdc:	0803abc0 	call	803abc <alt_get_errno>
  803ce0:	1007883a 	mov	r3,r2
  803ce4:	e0bffa17 	ldw	r2,-24(fp)
  803ce8:	0085c83a 	sub	r2,zero,r2
  803cec:	18800015 	stw	r2,0(r3)
    return -1;
  803cf0:	00bfffc4 	movi	r2,-1
  803cf4:	00000106 	br	803cfc <open+0x140>
  }
  
  /* return the reference upon success */

  return index;
  803cf8:	e0bff917 	ldw	r2,-28(fp)
}
  803cfc:	e037883a 	mov	sp,fp
  803d00:	dfc00117 	ldw	ra,4(sp)
  803d04:	df000017 	ldw	fp,0(sp)
  803d08:	dec00204 	addi	sp,sp,8
  803d0c:	f800283a 	ret

00803d10 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
  803d10:	defffe04 	addi	sp,sp,-8
  803d14:	df000115 	stw	fp,4(sp)
  803d18:	df000104 	addi	fp,sp,4
  803d1c:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
  803d20:	e0bfff17 	ldw	r2,-4(fp)
  803d24:	108000d0 	cmplti	r2,r2,3
  803d28:	10000d1e 	bne	r2,zero,803d60 <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
  803d2c:	00802074 	movhi	r2,129
  803d30:	10a1b604 	addi	r2,r2,-31016
  803d34:	e0ffff17 	ldw	r3,-4(fp)
  803d38:	18c00324 	muli	r3,r3,12
  803d3c:	10c5883a 	add	r2,r2,r3
  803d40:	10800204 	addi	r2,r2,8
  803d44:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
  803d48:	00802074 	movhi	r2,129
  803d4c:	10a1b604 	addi	r2,r2,-31016
  803d50:	e0ffff17 	ldw	r3,-4(fp)
  803d54:	18c00324 	muli	r3,r3,12
  803d58:	10c5883a 	add	r2,r2,r3
  803d5c:	10000015 	stw	zero,0(r2)
  }
}
  803d60:	0001883a 	nop
  803d64:	e037883a 	mov	sp,fp
  803d68:	df000017 	ldw	fp,0(sp)
  803d6c:	dec00104 	addi	sp,sp,4
  803d70:	f800283a 	ret

00803d74 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
  803d74:	defffa04 	addi	sp,sp,-24
  803d78:	df000515 	stw	fp,20(sp)
  803d7c:	df000504 	addi	fp,sp,20
  803d80:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  803d84:	0005303a 	rdctl	r2,status
  803d88:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  803d8c:	e0fffc17 	ldw	r3,-16(fp)
  803d90:	00bfff84 	movi	r2,-2
  803d94:	1884703a 	and	r2,r3,r2
  803d98:	1001703a 	wrctl	status,r2
  
  return context;
  803d9c:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
  803da0:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
  803da4:	e0bfff17 	ldw	r2,-4(fp)
  803da8:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
  803dac:	e0bffd17 	ldw	r2,-12(fp)
  803db0:	10800017 	ldw	r2,0(r2)
  803db4:	e0fffd17 	ldw	r3,-12(fp)
  803db8:	18c00117 	ldw	r3,4(r3)
  803dbc:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
  803dc0:	e0bffd17 	ldw	r2,-12(fp)
  803dc4:	10800117 	ldw	r2,4(r2)
  803dc8:	e0fffd17 	ldw	r3,-12(fp)
  803dcc:	18c00017 	ldw	r3,0(r3)
  803dd0:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
  803dd4:	e0bffd17 	ldw	r2,-12(fp)
  803dd8:	e0fffd17 	ldw	r3,-12(fp)
  803ddc:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
  803de0:	e0bffd17 	ldw	r2,-12(fp)
  803de4:	e0fffd17 	ldw	r3,-12(fp)
  803de8:	10c00015 	stw	r3,0(r2)
  803dec:	e0bffb17 	ldw	r2,-20(fp)
  803df0:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  803df4:	e0bffe17 	ldw	r2,-8(fp)
  803df8:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
  803dfc:	0001883a 	nop
  803e00:	e037883a 	mov	sp,fp
  803e04:	df000017 	ldw	fp,0(sp)
  803e08:	dec00104 	addi	sp,sp,4
  803e0c:	f800283a 	ret

00803e10 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
  803e10:	defffb04 	addi	sp,sp,-20
  803e14:	dfc00415 	stw	ra,16(sp)
  803e18:	df000315 	stw	fp,12(sp)
  803e1c:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
  803e20:	d0a00817 	ldw	r2,-32736(gp)
  803e24:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
  803e28:	d0a74317 	ldw	r2,-25332(gp)
  803e2c:	10800044 	addi	r2,r2,1
  803e30:	d0a74315 	stw	r2,-25332(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
  803e34:	00002e06 	br	803ef0 <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
  803e38:	e0bffd17 	ldw	r2,-12(fp)
  803e3c:	10800017 	ldw	r2,0(r2)
  803e40:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
  803e44:	e0bffd17 	ldw	r2,-12(fp)
  803e48:	10800403 	ldbu	r2,16(r2)
  803e4c:	10803fcc 	andi	r2,r2,255
  803e50:	10000426 	beq	r2,zero,803e64 <alt_tick+0x54>
  803e54:	d0a74317 	ldw	r2,-25332(gp)
  803e58:	1000021e 	bne	r2,zero,803e64 <alt_tick+0x54>
    {
      alarm->rollover = 0;
  803e5c:	e0bffd17 	ldw	r2,-12(fp)
  803e60:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
  803e64:	e0bffd17 	ldw	r2,-12(fp)
  803e68:	10800217 	ldw	r2,8(r2)
  803e6c:	d0e74317 	ldw	r3,-25332(gp)
  803e70:	18801d36 	bltu	r3,r2,803ee8 <alt_tick+0xd8>
  803e74:	e0bffd17 	ldw	r2,-12(fp)
  803e78:	10800403 	ldbu	r2,16(r2)
  803e7c:	10803fcc 	andi	r2,r2,255
  803e80:	1000191e 	bne	r2,zero,803ee8 <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
  803e84:	e0bffd17 	ldw	r2,-12(fp)
  803e88:	10800317 	ldw	r2,12(r2)
  803e8c:	e0fffd17 	ldw	r3,-12(fp)
  803e90:	18c00517 	ldw	r3,20(r3)
  803e94:	1809883a 	mov	r4,r3
  803e98:	103ee83a 	callr	r2
  803e9c:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
  803ea0:	e0bfff17 	ldw	r2,-4(fp)
  803ea4:	1000031e 	bne	r2,zero,803eb4 <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
  803ea8:	e13ffd17 	ldw	r4,-12(fp)
  803eac:	0803d740 	call	803d74 <alt_alarm_stop>
  803eb0:	00000d06 	br	803ee8 <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
  803eb4:	e0bffd17 	ldw	r2,-12(fp)
  803eb8:	10c00217 	ldw	r3,8(r2)
  803ebc:	e0bfff17 	ldw	r2,-4(fp)
  803ec0:	1887883a 	add	r3,r3,r2
  803ec4:	e0bffd17 	ldw	r2,-12(fp)
  803ec8:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
  803ecc:	e0bffd17 	ldw	r2,-12(fp)
  803ed0:	10c00217 	ldw	r3,8(r2)
  803ed4:	d0a74317 	ldw	r2,-25332(gp)
  803ed8:	1880032e 	bgeu	r3,r2,803ee8 <alt_tick+0xd8>
        {
          alarm->rollover = 1;
  803edc:	e0bffd17 	ldw	r2,-12(fp)
  803ee0:	00c00044 	movi	r3,1
  803ee4:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
  803ee8:	e0bffe17 	ldw	r2,-8(fp)
  803eec:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
  803ef0:	e0fffd17 	ldw	r3,-12(fp)
  803ef4:	d0a00804 	addi	r2,gp,-32736
  803ef8:	18bfcf1e 	bne	r3,r2,803e38 <__alt_data_end+0xff803e38>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
  803efc:	0001883a 	nop
}
  803f00:	0001883a 	nop
  803f04:	e037883a 	mov	sp,fp
  803f08:	dfc00117 	ldw	ra,4(sp)
  803f0c:	df000017 	ldw	fp,0(sp)
  803f10:	dec00204 	addi	sp,sp,8
  803f14:	f800283a 	ret

00803f18 <usleep>:
#if defined (__GNUC__) && __GNUC__ >= 4
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
  803f18:	defffd04 	addi	sp,sp,-12
  803f1c:	dfc00215 	stw	ra,8(sp)
  803f20:	df000115 	stw	fp,4(sp)
  803f24:	df000104 	addi	fp,sp,4
  803f28:	e13fff15 	stw	r4,-4(fp)
  return alt_busy_sleep(us);
  803f2c:	e13fff17 	ldw	r4,-4(fp)
  803f30:	0803f6c0 	call	803f6c <alt_busy_sleep>
}
  803f34:	e037883a 	mov	sp,fp
  803f38:	dfc00117 	ldw	ra,4(sp)
  803f3c:	df000017 	ldw	fp,0(sp)
  803f40:	dec00204 	addi	sp,sp,8
  803f44:	f800283a 	ret

00803f48 <altera_nios2_gen2_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_gen2_irq_init(void) 
{
  803f48:	deffff04 	addi	sp,sp,-4
  803f4c:	df000015 	stw	fp,0(sp)
  803f50:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
  803f54:	000170fa 	wrctl	ienable,zero
}
  803f58:	0001883a 	nop
  803f5c:	e037883a 	mov	sp,fp
  803f60:	df000017 	ldw	fp,0(sp)
  803f64:	dec00104 	addi	sp,sp,4
  803f68:	f800283a 	ret

00803f6c <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
  803f6c:	defffa04 	addi	sp,sp,-24
  803f70:	dfc00515 	stw	ra,20(sp)
  803f74:	df000415 	stw	fp,16(sp)
  803f78:	df000404 	addi	fp,sp,16
  803f7c:	e13fff15 	stw	r4,-4(fp)
  {
    cycles_per_loop = 9;
  }
  else  
  {
    cycles_per_loop = 3;
  803f80:	008000c4 	movi	r2,3
  803f84:	e0bffd15 	stw	r2,-12(fp)
  }
  

  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));
  803f88:	e0fffd17 	ldw	r3,-12(fp)
  803f8c:	008003f4 	movhi	r2,15
  803f90:	10909004 	addi	r2,r2,16960
  803f94:	1885383a 	mul	r2,r3,r2
  803f98:	100b883a 	mov	r5,r2
  803f9c:	0100bef4 	movhi	r4,763
  803fa0:	213c2004 	addi	r4,r4,-3968
  803fa4:	08069940 	call	806994 <__udivsi3>
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
  803fa8:	100b883a 	mov	r5,r2
  803fac:	01200034 	movhi	r4,32768
  803fb0:	213fffc4 	addi	r4,r4,-1
  803fb4:	08069940 	call	806994 <__udivsi3>
  803fb8:	100b883a 	mov	r5,r2
  803fbc:	e13fff17 	ldw	r4,-4(fp)
  803fc0:	08069940 	call	806994 <__udivsi3>
  803fc4:	e0bffe15 	stw	r2,-8(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  803fc8:	e0bffe17 	ldw	r2,-8(fp)
  803fcc:	10002a26 	beq	r2,zero,804078 <alt_busy_sleep+0x10c>
  {
    for(i=0;i<big_loops;i++)
  803fd0:	e03ffc15 	stw	zero,-16(fp)
  803fd4:	00001706 	br	804034 <alt_busy_sleep+0xc8>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
  803fd8:	00a00034 	movhi	r2,32768
  803fdc:	10bfffc4 	addi	r2,r2,-1
  803fe0:	10bfffc4 	addi	r2,r2,-1
  803fe4:	103ffe1e 	bne	r2,zero,803fe0 <__alt_data_end+0xff803fe0>
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
      (cycles_per_loop * 1000000)));
  803fe8:	e0fffd17 	ldw	r3,-12(fp)
  803fec:	008003f4 	movhi	r2,15
  803ff0:	10909004 	addi	r2,r2,16960
  803ff4:	1885383a 	mul	r2,r3,r2
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
  803ff8:	100b883a 	mov	r5,r2
  803ffc:	0100bef4 	movhi	r4,763
  804000:	213c2004 	addi	r4,r4,-3968
  804004:	08069940 	call	806994 <__udivsi3>
  804008:	100b883a 	mov	r5,r2
  80400c:	01200034 	movhi	r4,32768
  804010:	213fffc4 	addi	r4,r4,-1
  804014:	08069940 	call	806994 <__udivsi3>
  804018:	1007883a 	mov	r3,r2
  80401c:	e0bfff17 	ldw	r2,-4(fp)
  804020:	10c5c83a 	sub	r2,r2,r3
  804024:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
  804028:	e0bffc17 	ldw	r2,-16(fp)
  80402c:	10800044 	addi	r2,r2,1
  804030:	e0bffc15 	stw	r2,-16(fp)
  804034:	e0fffc17 	ldw	r3,-16(fp)
  804038:	e0bffe17 	ldw	r2,-8(fp)
  80403c:	18bfe616 	blt	r3,r2,803fd8 <__alt_data_end+0xff803fd8>
      "\n\tbne %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  804040:	e0fffd17 	ldw	r3,-12(fp)
  804044:	008003f4 	movhi	r2,15
  804048:	10909004 	addi	r2,r2,16960
  80404c:	1885383a 	mul	r2,r3,r2
  804050:	100b883a 	mov	r5,r2
  804054:	0100bef4 	movhi	r4,763
  804058:	213c2004 	addi	r4,r4,-3968
  80405c:	08069940 	call	806994 <__udivsi3>
  804060:	1007883a 	mov	r3,r2
  804064:	e0bfff17 	ldw	r2,-4(fp)
  804068:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
  80406c:	10bfffc4 	addi	r2,r2,-1
  804070:	103ffe1e 	bne	r2,zero,80406c <__alt_data_end+0xff80406c>
  804074:	00000d06 	br	8040ac <alt_busy_sleep+0x140>
      "\n\tbgt %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  804078:	e0fffd17 	ldw	r3,-12(fp)
  80407c:	008003f4 	movhi	r2,15
  804080:	10909004 	addi	r2,r2,16960
  804084:	1885383a 	mul	r2,r3,r2
  804088:	100b883a 	mov	r5,r2
  80408c:	0100bef4 	movhi	r4,763
  804090:	213c2004 	addi	r4,r4,-3968
  804094:	08069940 	call	806994 <__udivsi3>
  804098:	1007883a 	mov	r3,r2
  80409c:	e0bfff17 	ldw	r2,-4(fp)
  8040a0:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
  8040a4:	10bfffc4 	addi	r2,r2,-1
  8040a8:	00bffe16 	blt	zero,r2,8040a4 <__alt_data_end+0xff8040a4>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
  8040ac:	0005883a 	mov	r2,zero
}
  8040b0:	e037883a 	mov	sp,fp
  8040b4:	dfc00117 	ldw	ra,4(sp)
  8040b8:	df000017 	ldw	fp,0(sp)
  8040bc:	dec00204 	addi	sp,sp,8
  8040c0:	f800283a 	ret

008040c4 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
  8040c4:	defffb04 	addi	sp,sp,-20
  8040c8:	dfc00415 	stw	ra,16(sp)
  8040cc:	df000315 	stw	fp,12(sp)
  8040d0:	df000304 	addi	fp,sp,12
  8040d4:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
  8040d8:	d0a00117 	ldw	r2,-32764(gp)
  8040dc:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
  8040e0:	00003106 	br	8041a8 <alt_find_file+0xe4>
  {
    len = strlen(next->name);
  8040e4:	e0bffd17 	ldw	r2,-12(fp)
  8040e8:	10800217 	ldw	r2,8(r2)
  8040ec:	1009883a 	mov	r4,r2
  8040f0:	080483c0 	call	80483c <strlen>
  8040f4:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
  8040f8:	e0bffd17 	ldw	r2,-12(fp)
  8040fc:	10c00217 	ldw	r3,8(r2)
  804100:	e0bffe17 	ldw	r2,-8(fp)
  804104:	10bfffc4 	addi	r2,r2,-1
  804108:	1885883a 	add	r2,r3,r2
  80410c:	10800003 	ldbu	r2,0(r2)
  804110:	10803fcc 	andi	r2,r2,255
  804114:	1080201c 	xori	r2,r2,128
  804118:	10bfe004 	addi	r2,r2,-128
  80411c:	10800bd8 	cmpnei	r2,r2,47
  804120:	1000031e 	bne	r2,zero,804130 <alt_find_file+0x6c>
    {
      len -= 1;
  804124:	e0bffe17 	ldw	r2,-8(fp)
  804128:	10bfffc4 	addi	r2,r2,-1
  80412c:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
  804130:	e0bffe17 	ldw	r2,-8(fp)
  804134:	e0ffff17 	ldw	r3,-4(fp)
  804138:	1885883a 	add	r2,r3,r2
  80413c:	10800003 	ldbu	r2,0(r2)
  804140:	10803fcc 	andi	r2,r2,255
  804144:	1080201c 	xori	r2,r2,128
  804148:	10bfe004 	addi	r2,r2,-128
  80414c:	10800be0 	cmpeqi	r2,r2,47
  804150:	1000081e 	bne	r2,zero,804174 <alt_find_file+0xb0>
  804154:	e0bffe17 	ldw	r2,-8(fp)
  804158:	e0ffff17 	ldw	r3,-4(fp)
  80415c:	1885883a 	add	r2,r3,r2
  804160:	10800003 	ldbu	r2,0(r2)
  804164:	10803fcc 	andi	r2,r2,255
  804168:	1080201c 	xori	r2,r2,128
  80416c:	10bfe004 	addi	r2,r2,-128
  804170:	10000a1e 	bne	r2,zero,80419c <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
  804174:	e0bffd17 	ldw	r2,-12(fp)
  804178:	10800217 	ldw	r2,8(r2)
  80417c:	e0fffe17 	ldw	r3,-8(fp)
  804180:	180d883a 	mov	r6,r3
  804184:	e17fff17 	ldw	r5,-4(fp)
  804188:	1009883a 	mov	r4,r2
  80418c:	08043e80 	call	8043e8 <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
  804190:	1000021e 	bne	r2,zero,80419c <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
  804194:	e0bffd17 	ldw	r2,-12(fp)
  804198:	00000706 	br	8041b8 <alt_find_file+0xf4>
    }
    next = (alt_dev*) next->llist.next;
  80419c:	e0bffd17 	ldw	r2,-12(fp)
  8041a0:	10800017 	ldw	r2,0(r2)
  8041a4:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
  8041a8:	e0fffd17 	ldw	r3,-12(fp)
  8041ac:	d0a00104 	addi	r2,gp,-32764
  8041b0:	18bfcc1e 	bne	r3,r2,8040e4 <__alt_data_end+0xff8040e4>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
  8041b4:	0005883a 	mov	r2,zero
}
  8041b8:	e037883a 	mov	sp,fp
  8041bc:	dfc00117 	ldw	ra,4(sp)
  8041c0:	df000017 	ldw	fp,0(sp)
  8041c4:	dec00204 	addi	sp,sp,8
  8041c8:	f800283a 	ret

008041cc <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
  8041cc:	defffc04 	addi	sp,sp,-16
  8041d0:	df000315 	stw	fp,12(sp)
  8041d4:	df000304 	addi	fp,sp,12
  8041d8:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
  8041dc:	00bffa04 	movi	r2,-24
  8041e0:	e0bffe15 	stw	r2,-8(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
  8041e4:	e03ffd15 	stw	zero,-12(fp)
  8041e8:	00001906 	br	804250 <alt_get_fd+0x84>
  {
    if (!alt_fd_list[i].dev)
  8041ec:	00802074 	movhi	r2,129
  8041f0:	10a1b604 	addi	r2,r2,-31016
  8041f4:	e0fffd17 	ldw	r3,-12(fp)
  8041f8:	18c00324 	muli	r3,r3,12
  8041fc:	10c5883a 	add	r2,r2,r3
  804200:	10800017 	ldw	r2,0(r2)
  804204:	10000f1e 	bne	r2,zero,804244 <alt_get_fd+0x78>
    {
      alt_fd_list[i].dev = dev;
  804208:	00802074 	movhi	r2,129
  80420c:	10a1b604 	addi	r2,r2,-31016
  804210:	e0fffd17 	ldw	r3,-12(fp)
  804214:	18c00324 	muli	r3,r3,12
  804218:	10c5883a 	add	r2,r2,r3
  80421c:	e0ffff17 	ldw	r3,-4(fp)
  804220:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
  804224:	d0e00517 	ldw	r3,-32748(gp)
  804228:	e0bffd17 	ldw	r2,-12(fp)
  80422c:	1880020e 	bge	r3,r2,804238 <alt_get_fd+0x6c>
      {
        alt_max_fd = i;
  804230:	e0bffd17 	ldw	r2,-12(fp)
  804234:	d0a00515 	stw	r2,-32748(gp)
      }
      rc = i;
  804238:	e0bffd17 	ldw	r2,-12(fp)
  80423c:	e0bffe15 	stw	r2,-8(fp)
      goto alt_get_fd_exit;
  804240:	00000606 	br	80425c <alt_get_fd+0x90>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
  804244:	e0bffd17 	ldw	r2,-12(fp)
  804248:	10800044 	addi	r2,r2,1
  80424c:	e0bffd15 	stw	r2,-12(fp)
  804250:	e0bffd17 	ldw	r2,-12(fp)
  804254:	10800810 	cmplti	r2,r2,32
  804258:	103fe41e 	bne	r2,zero,8041ec <__alt_data_end+0xff8041ec>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
  80425c:	e0bffe17 	ldw	r2,-8(fp)
}
  804260:	e037883a 	mov	sp,fp
  804264:	df000017 	ldw	fp,0(sp)
  804268:	dec00104 	addi	sp,sp,4
  80426c:	f800283a 	ret

00804270 <alt_icache_flush>:
 * alt_icache_flush() is called to flush the instruction cache for a memory
 * region of length "len" bytes, starting at address "start".
 */

void alt_icache_flush (void* start, alt_u32 len)
{
  804270:	defffb04 	addi	sp,sp,-20
  804274:	df000415 	stw	fp,16(sp)
  804278:	df000404 	addi	fp,sp,16
  80427c:	e13ffe15 	stw	r4,-8(fp)
  804280:	e17fff15 	stw	r5,-4(fp)

  /*
   * This is the most we would ever need to flush.
   */
 
  if (len > NIOS2_ICACHE_SIZE)
  804284:	e0bfff17 	ldw	r2,-4(fp)
  804288:	10840070 	cmpltui	r2,r2,4097
  80428c:	1000021e 	bne	r2,zero,804298 <alt_icache_flush+0x28>
  {
    len = NIOS2_ICACHE_SIZE;
  804290:	00840004 	movi	r2,4096
  804294:	e0bfff15 	stw	r2,-4(fp)
  }

  end = ((char*) start) + len;
  804298:	e0fffe17 	ldw	r3,-8(fp)
  80429c:	e0bfff17 	ldw	r2,-4(fp)
  8042a0:	1885883a 	add	r2,r3,r2
  8042a4:	e0bffd15 	stw	r2,-12(fp)

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
  8042a8:	e0bffe17 	ldw	r2,-8(fp)
  8042ac:	e0bffc15 	stw	r2,-16(fp)
  8042b0:	00000506 	br	8042c8 <alt_icache_flush+0x58>
  { 
    __asm__ volatile ("flushi %0" :: "r" (i)); 
  8042b4:	e0bffc17 	ldw	r2,-16(fp)
  8042b8:	1000603a 	flushi	r2
    len = NIOS2_ICACHE_SIZE;
  }

  end = ((char*) start) + len;

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
  8042bc:	e0bffc17 	ldw	r2,-16(fp)
  8042c0:	10800804 	addi	r2,r2,32
  8042c4:	e0bffc15 	stw	r2,-16(fp)
  8042c8:	e0fffc17 	ldw	r3,-16(fp)
  8042cc:	e0bffd17 	ldw	r2,-12(fp)
  8042d0:	18bff836 	bltu	r3,r2,8042b4 <__alt_data_end+0xff8042b4>
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_ICACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_ICACHE_LINE_SIZE - 1))
  8042d4:	e0bffe17 	ldw	r2,-8(fp)
  8042d8:	108007cc 	andi	r2,r2,31
  8042dc:	10000226 	beq	r2,zero,8042e8 <alt_icache_flush+0x78>
  {
    __asm__ volatile ("flushi %0" :: "r" (i));
  8042e0:	e0bffc17 	ldw	r2,-16(fp)
  8042e4:	1000603a 	flushi	r2
  /* 
   * Having flushed the cache, flush any stale instructions in the 
   * pipeline 
   */

  __asm__ volatile ("flushp");
  8042e8:	0000203a 	flushp

#endif /* NIOS2_ICACHE_SIZE > 0 */
}
  8042ec:	0001883a 	nop
  8042f0:	e037883a 	mov	sp,fp
  8042f4:	df000017 	ldw	fp,0(sp)
  8042f8:	dec00104 	addi	sp,sp,4
  8042fc:	f800283a 	ret

00804300 <alt_exception_cause_generated_bad_addr>:
 * Return: 1: BADADDR (bad_addr argument to handler) is valid
 *         0: BADADDR is not valid
 */
int 
alt_exception_cause_generated_bad_addr(alt_exception_cause cause)
{
  804300:	defffe04 	addi	sp,sp,-8
  804304:	df000115 	stw	fp,4(sp)
  804308:	df000104 	addi	fp,sp,4
  80430c:	e13fff15 	stw	r4,-4(fp)
  switch (cause) {
  804310:	e0bfff17 	ldw	r2,-4(fp)
  804314:	10bffe84 	addi	r2,r2,-6
  804318:	10c00428 	cmpgeui	r3,r2,16
  80431c:	18001a1e 	bne	r3,zero,804388 <alt_exception_cause_generated_bad_addr+0x88>
  804320:	100690ba 	slli	r3,r2,2
  804324:	00802034 	movhi	r2,128
  804328:	1090ce04 	addi	r2,r2,17208
  80432c:	1885883a 	add	r2,r3,r2
  804330:	10800017 	ldw	r2,0(r2)
  804334:	1000683a 	jmp	r2
  804338:	00804378 	rdprs	r2,zero,269
  80433c:	00804378 	rdprs	r2,zero,269
  804340:	00804388 	cmpgei	r2,zero,270
  804344:	00804388 	cmpgei	r2,zero,270
  804348:	00804388 	cmpgei	r2,zero,270
  80434c:	00804378 	rdprs	r2,zero,269
  804350:	00804380 	call	80438 <__alt_mem_sdram_0-0x77fbc8>
  804354:	00804388 	cmpgei	r2,zero,270
  804358:	00804378 	rdprs	r2,zero,269
  80435c:	00804378 	rdprs	r2,zero,269
  804360:	00804388 	cmpgei	r2,zero,270
  804364:	00804378 	rdprs	r2,zero,269
  804368:	00804380 	call	80438 <__alt_mem_sdram_0-0x77fbc8>
  80436c:	00804388 	cmpgei	r2,zero,270
  804370:	00804388 	cmpgei	r2,zero,270
  804374:	00804378 	rdprs	r2,zero,269
  case NIOS2_EXCEPTION_MISALIGNED_TARGET_PC:
  case NIOS2_EXCEPTION_TLB_READ_PERM_VIOLATION:
  case NIOS2_EXCEPTION_TLB_WRITE_PERM_VIOLATION:
  case NIOS2_EXCEPTION_MPU_DATA_REGION_VIOLATION:
  case NIOS2_EXCEPTION_ECC_DATA_ERR:
    return 1;
  804378:	00800044 	movi	r2,1
  80437c:	00000306 	br	80438c <alt_exception_cause_generated_bad_addr+0x8c>

  case NIOS2_EXCEPTION_TLB_MISS:
  case NIOS2_EXCEPTION_ECC_TLB_ERR:
    return 0;
  804380:	0005883a 	mov	r2,zero
  804384:	00000106 	br	80438c <alt_exception_cause_generated_bad_addr+0x8c>

  default:
    return 0;
  804388:	0005883a 	mov	r2,zero
  }
}
  80438c:	e037883a 	mov	sp,fp
  804390:	df000017 	ldw	fp,0(sp)
  804394:	dec00104 	addi	sp,sp,4
  804398:	f800283a 	ret

0080439c <atexit>:
  80439c:	200b883a 	mov	r5,r4
  8043a0:	000f883a 	mov	r7,zero
  8043a4:	000d883a 	mov	r6,zero
  8043a8:	0009883a 	mov	r4,zero
  8043ac:	0804b801 	jmpi	804b80 <__register_exitproc>

008043b0 <exit>:
  8043b0:	defffe04 	addi	sp,sp,-8
  8043b4:	000b883a 	mov	r5,zero
  8043b8:	dc000015 	stw	r16,0(sp)
  8043bc:	dfc00115 	stw	ra,4(sp)
  8043c0:	2021883a 	mov	r16,r4
  8043c4:	0804c980 	call	804c98 <__call_exitprocs>
  8043c8:	00802074 	movhi	r2,129
  8043cc:	10a42c04 	addi	r2,r2,-28496
  8043d0:	11000017 	ldw	r4,0(r2)
  8043d4:	20800f17 	ldw	r2,60(r4)
  8043d8:	10000126 	beq	r2,zero,8043e0 <exit+0x30>
  8043dc:	103ee83a 	callr	r2
  8043e0:	8009883a 	mov	r4,r16
  8043e4:	0806a500 	call	806a50 <_exit>

008043e8 <memcmp>:
  8043e8:	01c000c4 	movi	r7,3
  8043ec:	3980192e 	bgeu	r7,r6,804454 <memcmp+0x6c>
  8043f0:	2144b03a 	or	r2,r4,r5
  8043f4:	11c4703a 	and	r2,r2,r7
  8043f8:	10000f26 	beq	r2,zero,804438 <memcmp+0x50>
  8043fc:	20800003 	ldbu	r2,0(r4)
  804400:	28c00003 	ldbu	r3,0(r5)
  804404:	10c0151e 	bne	r2,r3,80445c <memcmp+0x74>
  804408:	31bfff84 	addi	r6,r6,-2
  80440c:	01ffffc4 	movi	r7,-1
  804410:	00000406 	br	804424 <memcmp+0x3c>
  804414:	20800003 	ldbu	r2,0(r4)
  804418:	28c00003 	ldbu	r3,0(r5)
  80441c:	31bfffc4 	addi	r6,r6,-1
  804420:	10c00e1e 	bne	r2,r3,80445c <memcmp+0x74>
  804424:	21000044 	addi	r4,r4,1
  804428:	29400044 	addi	r5,r5,1
  80442c:	31fff91e 	bne	r6,r7,804414 <__alt_data_end+0xff804414>
  804430:	0005883a 	mov	r2,zero
  804434:	f800283a 	ret
  804438:	20c00017 	ldw	r3,0(r4)
  80443c:	28800017 	ldw	r2,0(r5)
  804440:	18bfee1e 	bne	r3,r2,8043fc <__alt_data_end+0xff8043fc>
  804444:	31bfff04 	addi	r6,r6,-4
  804448:	21000104 	addi	r4,r4,4
  80444c:	29400104 	addi	r5,r5,4
  804450:	39bff936 	bltu	r7,r6,804438 <__alt_data_end+0xff804438>
  804454:	303fe91e 	bne	r6,zero,8043fc <__alt_data_end+0xff8043fc>
  804458:	003ff506 	br	804430 <__alt_data_end+0xff804430>
  80445c:	10c5c83a 	sub	r2,r2,r3
  804460:	f800283a 	ret

00804464 <memcpy>:
  804464:	defffd04 	addi	sp,sp,-12
  804468:	dfc00215 	stw	ra,8(sp)
  80446c:	dc400115 	stw	r17,4(sp)
  804470:	dc000015 	stw	r16,0(sp)
  804474:	00c003c4 	movi	r3,15
  804478:	2005883a 	mov	r2,r4
  80447c:	1980452e 	bgeu	r3,r6,804594 <memcpy+0x130>
  804480:	2906b03a 	or	r3,r5,r4
  804484:	18c000cc 	andi	r3,r3,3
  804488:	1800441e 	bne	r3,zero,80459c <memcpy+0x138>
  80448c:	347ffc04 	addi	r17,r6,-16
  804490:	8822d13a 	srli	r17,r17,4
  804494:	28c00104 	addi	r3,r5,4
  804498:	23400104 	addi	r13,r4,4
  80449c:	8820913a 	slli	r16,r17,4
  8044a0:	2b000204 	addi	r12,r5,8
  8044a4:	22c00204 	addi	r11,r4,8
  8044a8:	84000504 	addi	r16,r16,20
  8044ac:	2a800304 	addi	r10,r5,12
  8044b0:	22400304 	addi	r9,r4,12
  8044b4:	2c21883a 	add	r16,r5,r16
  8044b8:	2811883a 	mov	r8,r5
  8044bc:	200f883a 	mov	r7,r4
  8044c0:	41000017 	ldw	r4,0(r8)
  8044c4:	1fc00017 	ldw	ra,0(r3)
  8044c8:	63c00017 	ldw	r15,0(r12)
  8044cc:	39000015 	stw	r4,0(r7)
  8044d0:	53800017 	ldw	r14,0(r10)
  8044d4:	6fc00015 	stw	ra,0(r13)
  8044d8:	5bc00015 	stw	r15,0(r11)
  8044dc:	4b800015 	stw	r14,0(r9)
  8044e0:	18c00404 	addi	r3,r3,16
  8044e4:	39c00404 	addi	r7,r7,16
  8044e8:	42000404 	addi	r8,r8,16
  8044ec:	6b400404 	addi	r13,r13,16
  8044f0:	63000404 	addi	r12,r12,16
  8044f4:	5ac00404 	addi	r11,r11,16
  8044f8:	52800404 	addi	r10,r10,16
  8044fc:	4a400404 	addi	r9,r9,16
  804500:	1c3fef1e 	bne	r3,r16,8044c0 <__alt_data_end+0xff8044c0>
  804504:	89c00044 	addi	r7,r17,1
  804508:	380e913a 	slli	r7,r7,4
  80450c:	310003cc 	andi	r4,r6,15
  804510:	02c000c4 	movi	r11,3
  804514:	11c7883a 	add	r3,r2,r7
  804518:	29cb883a 	add	r5,r5,r7
  80451c:	5900212e 	bgeu	r11,r4,8045a4 <memcpy+0x140>
  804520:	1813883a 	mov	r9,r3
  804524:	2811883a 	mov	r8,r5
  804528:	200f883a 	mov	r7,r4
  80452c:	42800017 	ldw	r10,0(r8)
  804530:	4a400104 	addi	r9,r9,4
  804534:	39ffff04 	addi	r7,r7,-4
  804538:	4abfff15 	stw	r10,-4(r9)
  80453c:	42000104 	addi	r8,r8,4
  804540:	59fffa36 	bltu	r11,r7,80452c <__alt_data_end+0xff80452c>
  804544:	213fff04 	addi	r4,r4,-4
  804548:	2008d0ba 	srli	r4,r4,2
  80454c:	318000cc 	andi	r6,r6,3
  804550:	21000044 	addi	r4,r4,1
  804554:	2109883a 	add	r4,r4,r4
  804558:	2109883a 	add	r4,r4,r4
  80455c:	1907883a 	add	r3,r3,r4
  804560:	290b883a 	add	r5,r5,r4
  804564:	30000626 	beq	r6,zero,804580 <memcpy+0x11c>
  804568:	198d883a 	add	r6,r3,r6
  80456c:	29c00003 	ldbu	r7,0(r5)
  804570:	18c00044 	addi	r3,r3,1
  804574:	29400044 	addi	r5,r5,1
  804578:	19ffffc5 	stb	r7,-1(r3)
  80457c:	19bffb1e 	bne	r3,r6,80456c <__alt_data_end+0xff80456c>
  804580:	dfc00217 	ldw	ra,8(sp)
  804584:	dc400117 	ldw	r17,4(sp)
  804588:	dc000017 	ldw	r16,0(sp)
  80458c:	dec00304 	addi	sp,sp,12
  804590:	f800283a 	ret
  804594:	2007883a 	mov	r3,r4
  804598:	003ff206 	br	804564 <__alt_data_end+0xff804564>
  80459c:	2007883a 	mov	r3,r4
  8045a0:	003ff106 	br	804568 <__alt_data_end+0xff804568>
  8045a4:	200d883a 	mov	r6,r4
  8045a8:	003fee06 	br	804564 <__alt_data_end+0xff804564>

008045ac <memset>:
  8045ac:	20c000cc 	andi	r3,r4,3
  8045b0:	2005883a 	mov	r2,r4
  8045b4:	18004426 	beq	r3,zero,8046c8 <memset+0x11c>
  8045b8:	31ffffc4 	addi	r7,r6,-1
  8045bc:	30004026 	beq	r6,zero,8046c0 <memset+0x114>
  8045c0:	2813883a 	mov	r9,r5
  8045c4:	200d883a 	mov	r6,r4
  8045c8:	2007883a 	mov	r3,r4
  8045cc:	00000406 	br	8045e0 <memset+0x34>
  8045d0:	3a3fffc4 	addi	r8,r7,-1
  8045d4:	31800044 	addi	r6,r6,1
  8045d8:	38003926 	beq	r7,zero,8046c0 <memset+0x114>
  8045dc:	400f883a 	mov	r7,r8
  8045e0:	18c00044 	addi	r3,r3,1
  8045e4:	32400005 	stb	r9,0(r6)
  8045e8:	1a0000cc 	andi	r8,r3,3
  8045ec:	403ff81e 	bne	r8,zero,8045d0 <__alt_data_end+0xff8045d0>
  8045f0:	010000c4 	movi	r4,3
  8045f4:	21c02d2e 	bgeu	r4,r7,8046ac <memset+0x100>
  8045f8:	29003fcc 	andi	r4,r5,255
  8045fc:	200c923a 	slli	r6,r4,8
  804600:	3108b03a 	or	r4,r6,r4
  804604:	200c943a 	slli	r6,r4,16
  804608:	218cb03a 	or	r6,r4,r6
  80460c:	010003c4 	movi	r4,15
  804610:	21c0182e 	bgeu	r4,r7,804674 <memset+0xc8>
  804614:	3b3ffc04 	addi	r12,r7,-16
  804618:	6018d13a 	srli	r12,r12,4
  80461c:	1a000104 	addi	r8,r3,4
  804620:	1ac00204 	addi	r11,r3,8
  804624:	6008913a 	slli	r4,r12,4
  804628:	1a800304 	addi	r10,r3,12
  80462c:	1813883a 	mov	r9,r3
  804630:	21000504 	addi	r4,r4,20
  804634:	1909883a 	add	r4,r3,r4
  804638:	49800015 	stw	r6,0(r9)
  80463c:	41800015 	stw	r6,0(r8)
  804640:	59800015 	stw	r6,0(r11)
  804644:	51800015 	stw	r6,0(r10)
  804648:	42000404 	addi	r8,r8,16
  80464c:	4a400404 	addi	r9,r9,16
  804650:	5ac00404 	addi	r11,r11,16
  804654:	52800404 	addi	r10,r10,16
  804658:	413ff71e 	bne	r8,r4,804638 <__alt_data_end+0xff804638>
  80465c:	63000044 	addi	r12,r12,1
  804660:	6018913a 	slli	r12,r12,4
  804664:	39c003cc 	andi	r7,r7,15
  804668:	010000c4 	movi	r4,3
  80466c:	1b07883a 	add	r3,r3,r12
  804670:	21c00e2e 	bgeu	r4,r7,8046ac <memset+0x100>
  804674:	1813883a 	mov	r9,r3
  804678:	3811883a 	mov	r8,r7
  80467c:	010000c4 	movi	r4,3
  804680:	49800015 	stw	r6,0(r9)
  804684:	423fff04 	addi	r8,r8,-4
  804688:	4a400104 	addi	r9,r9,4
  80468c:	223ffc36 	bltu	r4,r8,804680 <__alt_data_end+0xff804680>
  804690:	393fff04 	addi	r4,r7,-4
  804694:	2008d0ba 	srli	r4,r4,2
  804698:	39c000cc 	andi	r7,r7,3
  80469c:	21000044 	addi	r4,r4,1
  8046a0:	2109883a 	add	r4,r4,r4
  8046a4:	2109883a 	add	r4,r4,r4
  8046a8:	1907883a 	add	r3,r3,r4
  8046ac:	38000526 	beq	r7,zero,8046c4 <memset+0x118>
  8046b0:	19cf883a 	add	r7,r3,r7
  8046b4:	19400005 	stb	r5,0(r3)
  8046b8:	18c00044 	addi	r3,r3,1
  8046bc:	38fffd1e 	bne	r7,r3,8046b4 <__alt_data_end+0xff8046b4>
  8046c0:	f800283a 	ret
  8046c4:	f800283a 	ret
  8046c8:	2007883a 	mov	r3,r4
  8046cc:	300f883a 	mov	r7,r6
  8046d0:	003fc706 	br	8045f0 <__alt_data_end+0xff8045f0>

008046d4 <_putc_r>:
  8046d4:	defffc04 	addi	sp,sp,-16
  8046d8:	dc000215 	stw	r16,8(sp)
  8046dc:	dfc00315 	stw	ra,12(sp)
  8046e0:	2021883a 	mov	r16,r4
  8046e4:	20000226 	beq	r4,zero,8046f0 <_putc_r+0x1c>
  8046e8:	20800e17 	ldw	r2,56(r4)
  8046ec:	10001b26 	beq	r2,zero,80475c <_putc_r+0x88>
  8046f0:	30800217 	ldw	r2,8(r6)
  8046f4:	10bfffc4 	addi	r2,r2,-1
  8046f8:	30800215 	stw	r2,8(r6)
  8046fc:	10000a16 	blt	r2,zero,804728 <_putc_r+0x54>
  804700:	30800017 	ldw	r2,0(r6)
  804704:	11400005 	stb	r5,0(r2)
  804708:	30800017 	ldw	r2,0(r6)
  80470c:	10c00044 	addi	r3,r2,1
  804710:	30c00015 	stw	r3,0(r6)
  804714:	10800003 	ldbu	r2,0(r2)
  804718:	dfc00317 	ldw	ra,12(sp)
  80471c:	dc000217 	ldw	r16,8(sp)
  804720:	dec00404 	addi	sp,sp,16
  804724:	f800283a 	ret
  804728:	30c00617 	ldw	r3,24(r6)
  80472c:	10c00616 	blt	r2,r3,804748 <_putc_r+0x74>
  804730:	30800017 	ldw	r2,0(r6)
  804734:	00c00284 	movi	r3,10
  804738:	11400005 	stb	r5,0(r2)
  80473c:	30800017 	ldw	r2,0(r6)
  804740:	11400003 	ldbu	r5,0(r2)
  804744:	28fff11e 	bne	r5,r3,80470c <__alt_data_end+0xff80470c>
  804748:	8009883a 	mov	r4,r16
  80474c:	dfc00317 	ldw	ra,12(sp)
  804750:	dc000217 	ldw	r16,8(sp)
  804754:	dec00404 	addi	sp,sp,16
  804758:	08048d41 	jmpi	8048d4 <__swbuf_r>
  80475c:	d9400015 	stw	r5,0(sp)
  804760:	d9800115 	stw	r6,4(sp)
  804764:	08054100 	call	805410 <__sinit>
  804768:	d9800117 	ldw	r6,4(sp)
  80476c:	d9400017 	ldw	r5,0(sp)
  804770:	003fdf06 	br	8046f0 <__alt_data_end+0xff8046f0>

00804774 <putc>:
  804774:	00802074 	movhi	r2,129
  804778:	defffc04 	addi	sp,sp,-16
  80477c:	10a42d04 	addi	r2,r2,-28492
  804780:	dc000115 	stw	r16,4(sp)
  804784:	14000017 	ldw	r16,0(r2)
  804788:	dc400215 	stw	r17,8(sp)
  80478c:	dfc00315 	stw	ra,12(sp)
  804790:	2023883a 	mov	r17,r4
  804794:	80000226 	beq	r16,zero,8047a0 <putc+0x2c>
  804798:	80800e17 	ldw	r2,56(r16)
  80479c:	10001a26 	beq	r2,zero,804808 <putc+0x94>
  8047a0:	28800217 	ldw	r2,8(r5)
  8047a4:	10bfffc4 	addi	r2,r2,-1
  8047a8:	28800215 	stw	r2,8(r5)
  8047ac:	10000b16 	blt	r2,zero,8047dc <putc+0x68>
  8047b0:	28800017 	ldw	r2,0(r5)
  8047b4:	14400005 	stb	r17,0(r2)
  8047b8:	28800017 	ldw	r2,0(r5)
  8047bc:	10c00044 	addi	r3,r2,1
  8047c0:	28c00015 	stw	r3,0(r5)
  8047c4:	10800003 	ldbu	r2,0(r2)
  8047c8:	dfc00317 	ldw	ra,12(sp)
  8047cc:	dc400217 	ldw	r17,8(sp)
  8047d0:	dc000117 	ldw	r16,4(sp)
  8047d4:	dec00404 	addi	sp,sp,16
  8047d8:	f800283a 	ret
  8047dc:	28c00617 	ldw	r3,24(r5)
  8047e0:	10c00e16 	blt	r2,r3,80481c <putc+0xa8>
  8047e4:	28800017 	ldw	r2,0(r5)
  8047e8:	01000284 	movi	r4,10
  8047ec:	14400005 	stb	r17,0(r2)
  8047f0:	28800017 	ldw	r2,0(r5)
  8047f4:	10c00003 	ldbu	r3,0(r2)
  8047f8:	193ff01e 	bne	r3,r4,8047bc <__alt_data_end+0xff8047bc>
  8047fc:	280d883a 	mov	r6,r5
  804800:	180b883a 	mov	r5,r3
  804804:	00000706 	br	804824 <putc+0xb0>
  804808:	8009883a 	mov	r4,r16
  80480c:	d9400015 	stw	r5,0(sp)
  804810:	08054100 	call	805410 <__sinit>
  804814:	d9400017 	ldw	r5,0(sp)
  804818:	003fe106 	br	8047a0 <__alt_data_end+0xff8047a0>
  80481c:	280d883a 	mov	r6,r5
  804820:	880b883a 	mov	r5,r17
  804824:	8009883a 	mov	r4,r16
  804828:	dfc00317 	ldw	ra,12(sp)
  80482c:	dc400217 	ldw	r17,8(sp)
  804830:	dc000117 	ldw	r16,4(sp)
  804834:	dec00404 	addi	sp,sp,16
  804838:	08048d41 	jmpi	8048d4 <__swbuf_r>

0080483c <strlen>:
  80483c:	208000cc 	andi	r2,r4,3
  804840:	10002026 	beq	r2,zero,8048c4 <strlen+0x88>
  804844:	20800007 	ldb	r2,0(r4)
  804848:	10002026 	beq	r2,zero,8048cc <strlen+0x90>
  80484c:	2005883a 	mov	r2,r4
  804850:	00000206 	br	80485c <strlen+0x20>
  804854:	10c00007 	ldb	r3,0(r2)
  804858:	18001826 	beq	r3,zero,8048bc <strlen+0x80>
  80485c:	10800044 	addi	r2,r2,1
  804860:	10c000cc 	andi	r3,r2,3
  804864:	183ffb1e 	bne	r3,zero,804854 <__alt_data_end+0xff804854>
  804868:	10c00017 	ldw	r3,0(r2)
  80486c:	01ffbff4 	movhi	r7,65279
  804870:	39ffbfc4 	addi	r7,r7,-257
  804874:	00ca303a 	nor	r5,zero,r3
  804878:	01a02074 	movhi	r6,32897
  80487c:	19c7883a 	add	r3,r3,r7
  804880:	31a02004 	addi	r6,r6,-32640
  804884:	1946703a 	and	r3,r3,r5
  804888:	1986703a 	and	r3,r3,r6
  80488c:	1800091e 	bne	r3,zero,8048b4 <strlen+0x78>
  804890:	10800104 	addi	r2,r2,4
  804894:	10c00017 	ldw	r3,0(r2)
  804898:	19cb883a 	add	r5,r3,r7
  80489c:	00c6303a 	nor	r3,zero,r3
  8048a0:	28c6703a 	and	r3,r5,r3
  8048a4:	1986703a 	and	r3,r3,r6
  8048a8:	183ff926 	beq	r3,zero,804890 <__alt_data_end+0xff804890>
  8048ac:	00000106 	br	8048b4 <strlen+0x78>
  8048b0:	10800044 	addi	r2,r2,1
  8048b4:	10c00007 	ldb	r3,0(r2)
  8048b8:	183ffd1e 	bne	r3,zero,8048b0 <__alt_data_end+0xff8048b0>
  8048bc:	1105c83a 	sub	r2,r2,r4
  8048c0:	f800283a 	ret
  8048c4:	2005883a 	mov	r2,r4
  8048c8:	003fe706 	br	804868 <__alt_data_end+0xff804868>
  8048cc:	0005883a 	mov	r2,zero
  8048d0:	f800283a 	ret

008048d4 <__swbuf_r>:
  8048d4:	defffb04 	addi	sp,sp,-20
  8048d8:	dcc00315 	stw	r19,12(sp)
  8048dc:	dc800215 	stw	r18,8(sp)
  8048e0:	dc000015 	stw	r16,0(sp)
  8048e4:	dfc00415 	stw	ra,16(sp)
  8048e8:	dc400115 	stw	r17,4(sp)
  8048ec:	2025883a 	mov	r18,r4
  8048f0:	2827883a 	mov	r19,r5
  8048f4:	3021883a 	mov	r16,r6
  8048f8:	20000226 	beq	r4,zero,804904 <__swbuf_r+0x30>
  8048fc:	20800e17 	ldw	r2,56(r4)
  804900:	10004226 	beq	r2,zero,804a0c <__swbuf_r+0x138>
  804904:	80800617 	ldw	r2,24(r16)
  804908:	8100030b 	ldhu	r4,12(r16)
  80490c:	80800215 	stw	r2,8(r16)
  804910:	2080020c 	andi	r2,r4,8
  804914:	10003626 	beq	r2,zero,8049f0 <__swbuf_r+0x11c>
  804918:	80c00417 	ldw	r3,16(r16)
  80491c:	18003426 	beq	r3,zero,8049f0 <__swbuf_r+0x11c>
  804920:	2088000c 	andi	r2,r4,8192
  804924:	9c403fcc 	andi	r17,r19,255
  804928:	10001a26 	beq	r2,zero,804994 <__swbuf_r+0xc0>
  80492c:	80800017 	ldw	r2,0(r16)
  804930:	81000517 	ldw	r4,20(r16)
  804934:	10c7c83a 	sub	r3,r2,r3
  804938:	1900200e 	bge	r3,r4,8049bc <__swbuf_r+0xe8>
  80493c:	18c00044 	addi	r3,r3,1
  804940:	81000217 	ldw	r4,8(r16)
  804944:	11400044 	addi	r5,r2,1
  804948:	81400015 	stw	r5,0(r16)
  80494c:	213fffc4 	addi	r4,r4,-1
  804950:	81000215 	stw	r4,8(r16)
  804954:	14c00005 	stb	r19,0(r2)
  804958:	80800517 	ldw	r2,20(r16)
  80495c:	10c01e26 	beq	r2,r3,8049d8 <__swbuf_r+0x104>
  804960:	8080030b 	ldhu	r2,12(r16)
  804964:	1080004c 	andi	r2,r2,1
  804968:	10000226 	beq	r2,zero,804974 <__swbuf_r+0xa0>
  80496c:	00800284 	movi	r2,10
  804970:	88801926 	beq	r17,r2,8049d8 <__swbuf_r+0x104>
  804974:	8805883a 	mov	r2,r17
  804978:	dfc00417 	ldw	ra,16(sp)
  80497c:	dcc00317 	ldw	r19,12(sp)
  804980:	dc800217 	ldw	r18,8(sp)
  804984:	dc400117 	ldw	r17,4(sp)
  804988:	dc000017 	ldw	r16,0(sp)
  80498c:	dec00504 	addi	sp,sp,20
  804990:	f800283a 	ret
  804994:	81401917 	ldw	r5,100(r16)
  804998:	00b7ffc4 	movi	r2,-8193
  80499c:	21080014 	ori	r4,r4,8192
  8049a0:	2884703a 	and	r2,r5,r2
  8049a4:	80801915 	stw	r2,100(r16)
  8049a8:	80800017 	ldw	r2,0(r16)
  8049ac:	8100030d 	sth	r4,12(r16)
  8049b0:	81000517 	ldw	r4,20(r16)
  8049b4:	10c7c83a 	sub	r3,r2,r3
  8049b8:	193fe016 	blt	r3,r4,80493c <__alt_data_end+0xff80493c>
  8049bc:	800b883a 	mov	r5,r16
  8049c0:	9009883a 	mov	r4,r18
  8049c4:	08050340 	call	805034 <_fflush_r>
  8049c8:	1000071e 	bne	r2,zero,8049e8 <__swbuf_r+0x114>
  8049cc:	80800017 	ldw	r2,0(r16)
  8049d0:	00c00044 	movi	r3,1
  8049d4:	003fda06 	br	804940 <__alt_data_end+0xff804940>
  8049d8:	800b883a 	mov	r5,r16
  8049dc:	9009883a 	mov	r4,r18
  8049e0:	08050340 	call	805034 <_fflush_r>
  8049e4:	103fe326 	beq	r2,zero,804974 <__alt_data_end+0xff804974>
  8049e8:	00bfffc4 	movi	r2,-1
  8049ec:	003fe206 	br	804978 <__alt_data_end+0xff804978>
  8049f0:	800b883a 	mov	r5,r16
  8049f4:	9009883a 	mov	r4,r18
  8049f8:	0804a2c0 	call	804a2c <__swsetup_r>
  8049fc:	103ffa1e 	bne	r2,zero,8049e8 <__alt_data_end+0xff8049e8>
  804a00:	8100030b 	ldhu	r4,12(r16)
  804a04:	80c00417 	ldw	r3,16(r16)
  804a08:	003fc506 	br	804920 <__alt_data_end+0xff804920>
  804a0c:	08054100 	call	805410 <__sinit>
  804a10:	003fbc06 	br	804904 <__alt_data_end+0xff804904>

00804a14 <__swbuf>:
  804a14:	00802074 	movhi	r2,129
  804a18:	10a42d04 	addi	r2,r2,-28492
  804a1c:	280d883a 	mov	r6,r5
  804a20:	200b883a 	mov	r5,r4
  804a24:	11000017 	ldw	r4,0(r2)
  804a28:	08048d41 	jmpi	8048d4 <__swbuf_r>

00804a2c <__swsetup_r>:
  804a2c:	00802074 	movhi	r2,129
  804a30:	defffd04 	addi	sp,sp,-12
  804a34:	10a42d04 	addi	r2,r2,-28492
  804a38:	dc400115 	stw	r17,4(sp)
  804a3c:	2023883a 	mov	r17,r4
  804a40:	11000017 	ldw	r4,0(r2)
  804a44:	dc000015 	stw	r16,0(sp)
  804a48:	dfc00215 	stw	ra,8(sp)
  804a4c:	2821883a 	mov	r16,r5
  804a50:	20000226 	beq	r4,zero,804a5c <__swsetup_r+0x30>
  804a54:	20800e17 	ldw	r2,56(r4)
  804a58:	10003126 	beq	r2,zero,804b20 <__swsetup_r+0xf4>
  804a5c:	8080030b 	ldhu	r2,12(r16)
  804a60:	10c0020c 	andi	r3,r2,8
  804a64:	1009883a 	mov	r4,r2
  804a68:	18000f26 	beq	r3,zero,804aa8 <__swsetup_r+0x7c>
  804a6c:	80c00417 	ldw	r3,16(r16)
  804a70:	18001526 	beq	r3,zero,804ac8 <__swsetup_r+0x9c>
  804a74:	1100004c 	andi	r4,r2,1
  804a78:	20001c1e 	bne	r4,zero,804aec <__swsetup_r+0xc0>
  804a7c:	1080008c 	andi	r2,r2,2
  804a80:	1000291e 	bne	r2,zero,804b28 <__swsetup_r+0xfc>
  804a84:	80800517 	ldw	r2,20(r16)
  804a88:	80800215 	stw	r2,8(r16)
  804a8c:	18001c26 	beq	r3,zero,804b00 <__swsetup_r+0xd4>
  804a90:	0005883a 	mov	r2,zero
  804a94:	dfc00217 	ldw	ra,8(sp)
  804a98:	dc400117 	ldw	r17,4(sp)
  804a9c:	dc000017 	ldw	r16,0(sp)
  804aa0:	dec00304 	addi	sp,sp,12
  804aa4:	f800283a 	ret
  804aa8:	2080040c 	andi	r2,r4,16
  804aac:	10002e26 	beq	r2,zero,804b68 <__swsetup_r+0x13c>
  804ab0:	2080010c 	andi	r2,r4,4
  804ab4:	10001e1e 	bne	r2,zero,804b30 <__swsetup_r+0x104>
  804ab8:	80c00417 	ldw	r3,16(r16)
  804abc:	20800214 	ori	r2,r4,8
  804ac0:	8080030d 	sth	r2,12(r16)
  804ac4:	183feb1e 	bne	r3,zero,804a74 <__alt_data_end+0xff804a74>
  804ac8:	1100a00c 	andi	r4,r2,640
  804acc:	01408004 	movi	r5,512
  804ad0:	217fe826 	beq	r4,r5,804a74 <__alt_data_end+0xff804a74>
  804ad4:	800b883a 	mov	r5,r16
  804ad8:	8809883a 	mov	r4,r17
  804adc:	0805a1c0 	call	805a1c <__smakebuf_r>
  804ae0:	8080030b 	ldhu	r2,12(r16)
  804ae4:	80c00417 	ldw	r3,16(r16)
  804ae8:	003fe206 	br	804a74 <__alt_data_end+0xff804a74>
  804aec:	80800517 	ldw	r2,20(r16)
  804af0:	80000215 	stw	zero,8(r16)
  804af4:	0085c83a 	sub	r2,zero,r2
  804af8:	80800615 	stw	r2,24(r16)
  804afc:	183fe41e 	bne	r3,zero,804a90 <__alt_data_end+0xff804a90>
  804b00:	80c0030b 	ldhu	r3,12(r16)
  804b04:	0005883a 	mov	r2,zero
  804b08:	1900200c 	andi	r4,r3,128
  804b0c:	203fe126 	beq	r4,zero,804a94 <__alt_data_end+0xff804a94>
  804b10:	18c01014 	ori	r3,r3,64
  804b14:	80c0030d 	sth	r3,12(r16)
  804b18:	00bfffc4 	movi	r2,-1
  804b1c:	003fdd06 	br	804a94 <__alt_data_end+0xff804a94>
  804b20:	08054100 	call	805410 <__sinit>
  804b24:	003fcd06 	br	804a5c <__alt_data_end+0xff804a5c>
  804b28:	0005883a 	mov	r2,zero
  804b2c:	003fd606 	br	804a88 <__alt_data_end+0xff804a88>
  804b30:	81400c17 	ldw	r5,48(r16)
  804b34:	28000626 	beq	r5,zero,804b50 <__swsetup_r+0x124>
  804b38:	80801004 	addi	r2,r16,64
  804b3c:	28800326 	beq	r5,r2,804b4c <__swsetup_r+0x120>
  804b40:	8809883a 	mov	r4,r17
  804b44:	08055840 	call	805584 <_free_r>
  804b48:	8100030b 	ldhu	r4,12(r16)
  804b4c:	80000c15 	stw	zero,48(r16)
  804b50:	80c00417 	ldw	r3,16(r16)
  804b54:	00bff6c4 	movi	r2,-37
  804b58:	1108703a 	and	r4,r2,r4
  804b5c:	80000115 	stw	zero,4(r16)
  804b60:	80c00015 	stw	r3,0(r16)
  804b64:	003fd506 	br	804abc <__alt_data_end+0xff804abc>
  804b68:	00800244 	movi	r2,9
  804b6c:	88800015 	stw	r2,0(r17)
  804b70:	20801014 	ori	r2,r4,64
  804b74:	8080030d 	sth	r2,12(r16)
  804b78:	00bfffc4 	movi	r2,-1
  804b7c:	003fc506 	br	804a94 <__alt_data_end+0xff804a94>

00804b80 <__register_exitproc>:
  804b80:	defffa04 	addi	sp,sp,-24
  804b84:	dc000315 	stw	r16,12(sp)
  804b88:	04002074 	movhi	r16,129
  804b8c:	84242c04 	addi	r16,r16,-28496
  804b90:	80c00017 	ldw	r3,0(r16)
  804b94:	dc400415 	stw	r17,16(sp)
  804b98:	dfc00515 	stw	ra,20(sp)
  804b9c:	18805217 	ldw	r2,328(r3)
  804ba0:	2023883a 	mov	r17,r4
  804ba4:	10003726 	beq	r2,zero,804c84 <__register_exitproc+0x104>
  804ba8:	10c00117 	ldw	r3,4(r2)
  804bac:	010007c4 	movi	r4,31
  804bb0:	20c00e16 	blt	r4,r3,804bec <__register_exitproc+0x6c>
  804bb4:	1a000044 	addi	r8,r3,1
  804bb8:	8800221e 	bne	r17,zero,804c44 <__register_exitproc+0xc4>
  804bbc:	18c00084 	addi	r3,r3,2
  804bc0:	18c7883a 	add	r3,r3,r3
  804bc4:	18c7883a 	add	r3,r3,r3
  804bc8:	12000115 	stw	r8,4(r2)
  804bcc:	10c7883a 	add	r3,r2,r3
  804bd0:	19400015 	stw	r5,0(r3)
  804bd4:	0005883a 	mov	r2,zero
  804bd8:	dfc00517 	ldw	ra,20(sp)
  804bdc:	dc400417 	ldw	r17,16(sp)
  804be0:	dc000317 	ldw	r16,12(sp)
  804be4:	dec00604 	addi	sp,sp,24
  804be8:	f800283a 	ret
  804bec:	00800034 	movhi	r2,0
  804bf0:	10800004 	addi	r2,r2,0
  804bf4:	10002626 	beq	r2,zero,804c90 <__register_exitproc+0x110>
  804bf8:	01006404 	movi	r4,400
  804bfc:	d9400015 	stw	r5,0(sp)
  804c00:	d9800115 	stw	r6,4(sp)
  804c04:	d9c00215 	stw	r7,8(sp)
  804c08:	00000000 	call	0 <__alt_mem_sdram_0-0x800000>
  804c0c:	d9400017 	ldw	r5,0(sp)
  804c10:	d9800117 	ldw	r6,4(sp)
  804c14:	d9c00217 	ldw	r7,8(sp)
  804c18:	10001d26 	beq	r2,zero,804c90 <__register_exitproc+0x110>
  804c1c:	81000017 	ldw	r4,0(r16)
  804c20:	10000115 	stw	zero,4(r2)
  804c24:	02000044 	movi	r8,1
  804c28:	22405217 	ldw	r9,328(r4)
  804c2c:	0007883a 	mov	r3,zero
  804c30:	12400015 	stw	r9,0(r2)
  804c34:	20805215 	stw	r2,328(r4)
  804c38:	10006215 	stw	zero,392(r2)
  804c3c:	10006315 	stw	zero,396(r2)
  804c40:	883fde26 	beq	r17,zero,804bbc <__alt_data_end+0xff804bbc>
  804c44:	18c9883a 	add	r4,r3,r3
  804c48:	2109883a 	add	r4,r4,r4
  804c4c:	1109883a 	add	r4,r2,r4
  804c50:	21802215 	stw	r6,136(r4)
  804c54:	01800044 	movi	r6,1
  804c58:	12406217 	ldw	r9,392(r2)
  804c5c:	30cc983a 	sll	r6,r6,r3
  804c60:	4992b03a 	or	r9,r9,r6
  804c64:	12406215 	stw	r9,392(r2)
  804c68:	21c04215 	stw	r7,264(r4)
  804c6c:	01000084 	movi	r4,2
  804c70:	893fd21e 	bne	r17,r4,804bbc <__alt_data_end+0xff804bbc>
  804c74:	11006317 	ldw	r4,396(r2)
  804c78:	218cb03a 	or	r6,r4,r6
  804c7c:	11806315 	stw	r6,396(r2)
  804c80:	003fce06 	br	804bbc <__alt_data_end+0xff804bbc>
  804c84:	18805304 	addi	r2,r3,332
  804c88:	18805215 	stw	r2,328(r3)
  804c8c:	003fc606 	br	804ba8 <__alt_data_end+0xff804ba8>
  804c90:	00bfffc4 	movi	r2,-1
  804c94:	003fd006 	br	804bd8 <__alt_data_end+0xff804bd8>

00804c98 <__call_exitprocs>:
  804c98:	defff504 	addi	sp,sp,-44
  804c9c:	df000915 	stw	fp,36(sp)
  804ca0:	dd400615 	stw	r21,24(sp)
  804ca4:	dc800315 	stw	r18,12(sp)
  804ca8:	dfc00a15 	stw	ra,40(sp)
  804cac:	ddc00815 	stw	r23,32(sp)
  804cb0:	dd800715 	stw	r22,28(sp)
  804cb4:	dd000515 	stw	r20,20(sp)
  804cb8:	dcc00415 	stw	r19,16(sp)
  804cbc:	dc400215 	stw	r17,8(sp)
  804cc0:	dc000115 	stw	r16,4(sp)
  804cc4:	d9000015 	stw	r4,0(sp)
  804cc8:	2839883a 	mov	fp,r5
  804ccc:	04800044 	movi	r18,1
  804cd0:	057fffc4 	movi	r21,-1
  804cd4:	00802074 	movhi	r2,129
  804cd8:	10a42c04 	addi	r2,r2,-28496
  804cdc:	12000017 	ldw	r8,0(r2)
  804ce0:	45005217 	ldw	r20,328(r8)
  804ce4:	44c05204 	addi	r19,r8,328
  804ce8:	a0001c26 	beq	r20,zero,804d5c <__call_exitprocs+0xc4>
  804cec:	a0800117 	ldw	r2,4(r20)
  804cf0:	15ffffc4 	addi	r23,r2,-1
  804cf4:	b8000d16 	blt	r23,zero,804d2c <__call_exitprocs+0x94>
  804cf8:	14000044 	addi	r16,r2,1
  804cfc:	8421883a 	add	r16,r16,r16
  804d00:	8421883a 	add	r16,r16,r16
  804d04:	84402004 	addi	r17,r16,128
  804d08:	a463883a 	add	r17,r20,r17
  804d0c:	a421883a 	add	r16,r20,r16
  804d10:	e0001e26 	beq	fp,zero,804d8c <__call_exitprocs+0xf4>
  804d14:	80804017 	ldw	r2,256(r16)
  804d18:	e0801c26 	beq	fp,r2,804d8c <__call_exitprocs+0xf4>
  804d1c:	bdffffc4 	addi	r23,r23,-1
  804d20:	843fff04 	addi	r16,r16,-4
  804d24:	8c7fff04 	addi	r17,r17,-4
  804d28:	bd7ff91e 	bne	r23,r21,804d10 <__alt_data_end+0xff804d10>
  804d2c:	00800034 	movhi	r2,0
  804d30:	10800004 	addi	r2,r2,0
  804d34:	10000926 	beq	r2,zero,804d5c <__call_exitprocs+0xc4>
  804d38:	a0800117 	ldw	r2,4(r20)
  804d3c:	1000301e 	bne	r2,zero,804e00 <__call_exitprocs+0x168>
  804d40:	a0800017 	ldw	r2,0(r20)
  804d44:	10003226 	beq	r2,zero,804e10 <__call_exitprocs+0x178>
  804d48:	a009883a 	mov	r4,r20
  804d4c:	98800015 	stw	r2,0(r19)
  804d50:	00000000 	call	0 <__alt_mem_sdram_0-0x800000>
  804d54:	9d000017 	ldw	r20,0(r19)
  804d58:	a03fe41e 	bne	r20,zero,804cec <__alt_data_end+0xff804cec>
  804d5c:	dfc00a17 	ldw	ra,40(sp)
  804d60:	df000917 	ldw	fp,36(sp)
  804d64:	ddc00817 	ldw	r23,32(sp)
  804d68:	dd800717 	ldw	r22,28(sp)
  804d6c:	dd400617 	ldw	r21,24(sp)
  804d70:	dd000517 	ldw	r20,20(sp)
  804d74:	dcc00417 	ldw	r19,16(sp)
  804d78:	dc800317 	ldw	r18,12(sp)
  804d7c:	dc400217 	ldw	r17,8(sp)
  804d80:	dc000117 	ldw	r16,4(sp)
  804d84:	dec00b04 	addi	sp,sp,44
  804d88:	f800283a 	ret
  804d8c:	a0800117 	ldw	r2,4(r20)
  804d90:	80c00017 	ldw	r3,0(r16)
  804d94:	10bfffc4 	addi	r2,r2,-1
  804d98:	15c01426 	beq	r2,r23,804dec <__call_exitprocs+0x154>
  804d9c:	80000015 	stw	zero,0(r16)
  804da0:	183fde26 	beq	r3,zero,804d1c <__alt_data_end+0xff804d1c>
  804da4:	95c8983a 	sll	r4,r18,r23
  804da8:	a0806217 	ldw	r2,392(r20)
  804dac:	a5800117 	ldw	r22,4(r20)
  804db0:	2084703a 	and	r2,r4,r2
  804db4:	10000b26 	beq	r2,zero,804de4 <__call_exitprocs+0x14c>
  804db8:	a0806317 	ldw	r2,396(r20)
  804dbc:	2088703a 	and	r4,r4,r2
  804dc0:	20000c1e 	bne	r4,zero,804df4 <__call_exitprocs+0x15c>
  804dc4:	89400017 	ldw	r5,0(r17)
  804dc8:	d9000017 	ldw	r4,0(sp)
  804dcc:	183ee83a 	callr	r3
  804dd0:	a0800117 	ldw	r2,4(r20)
  804dd4:	15bfbf1e 	bne	r2,r22,804cd4 <__alt_data_end+0xff804cd4>
  804dd8:	98800017 	ldw	r2,0(r19)
  804ddc:	153fcf26 	beq	r2,r20,804d1c <__alt_data_end+0xff804d1c>
  804de0:	003fbc06 	br	804cd4 <__alt_data_end+0xff804cd4>
  804de4:	183ee83a 	callr	r3
  804de8:	003ff906 	br	804dd0 <__alt_data_end+0xff804dd0>
  804dec:	a5c00115 	stw	r23,4(r20)
  804df0:	003feb06 	br	804da0 <__alt_data_end+0xff804da0>
  804df4:	89000017 	ldw	r4,0(r17)
  804df8:	183ee83a 	callr	r3
  804dfc:	003ff406 	br	804dd0 <__alt_data_end+0xff804dd0>
  804e00:	a0800017 	ldw	r2,0(r20)
  804e04:	a027883a 	mov	r19,r20
  804e08:	1029883a 	mov	r20,r2
  804e0c:	003fb606 	br	804ce8 <__alt_data_end+0xff804ce8>
  804e10:	0005883a 	mov	r2,zero
  804e14:	003ffb06 	br	804e04 <__alt_data_end+0xff804e04>

00804e18 <__sflush_r>:
  804e18:	2880030b 	ldhu	r2,12(r5)
  804e1c:	defffb04 	addi	sp,sp,-20
  804e20:	dcc00315 	stw	r19,12(sp)
  804e24:	dc400115 	stw	r17,4(sp)
  804e28:	dfc00415 	stw	ra,16(sp)
  804e2c:	dc800215 	stw	r18,8(sp)
  804e30:	dc000015 	stw	r16,0(sp)
  804e34:	10c0020c 	andi	r3,r2,8
  804e38:	2823883a 	mov	r17,r5
  804e3c:	2027883a 	mov	r19,r4
  804e40:	1800311e 	bne	r3,zero,804f08 <__sflush_r+0xf0>
  804e44:	28c00117 	ldw	r3,4(r5)
  804e48:	10820014 	ori	r2,r2,2048
  804e4c:	2880030d 	sth	r2,12(r5)
  804e50:	00c04b0e 	bge	zero,r3,804f80 <__sflush_r+0x168>
  804e54:	8a000a17 	ldw	r8,40(r17)
  804e58:	40002326 	beq	r8,zero,804ee8 <__sflush_r+0xd0>
  804e5c:	9c000017 	ldw	r16,0(r19)
  804e60:	10c4000c 	andi	r3,r2,4096
  804e64:	98000015 	stw	zero,0(r19)
  804e68:	18004826 	beq	r3,zero,804f8c <__sflush_r+0x174>
  804e6c:	89801417 	ldw	r6,80(r17)
  804e70:	10c0010c 	andi	r3,r2,4
  804e74:	18000626 	beq	r3,zero,804e90 <__sflush_r+0x78>
  804e78:	88c00117 	ldw	r3,4(r17)
  804e7c:	88800c17 	ldw	r2,48(r17)
  804e80:	30cdc83a 	sub	r6,r6,r3
  804e84:	10000226 	beq	r2,zero,804e90 <__sflush_r+0x78>
  804e88:	88800f17 	ldw	r2,60(r17)
  804e8c:	308dc83a 	sub	r6,r6,r2
  804e90:	89400717 	ldw	r5,28(r17)
  804e94:	000f883a 	mov	r7,zero
  804e98:	9809883a 	mov	r4,r19
  804e9c:	403ee83a 	callr	r8
  804ea0:	00ffffc4 	movi	r3,-1
  804ea4:	10c04426 	beq	r2,r3,804fb8 <__sflush_r+0x1a0>
  804ea8:	88c0030b 	ldhu	r3,12(r17)
  804eac:	89000417 	ldw	r4,16(r17)
  804eb0:	88000115 	stw	zero,4(r17)
  804eb4:	197dffcc 	andi	r5,r3,63487
  804eb8:	8940030d 	sth	r5,12(r17)
  804ebc:	89000015 	stw	r4,0(r17)
  804ec0:	18c4000c 	andi	r3,r3,4096
  804ec4:	18002c1e 	bne	r3,zero,804f78 <__sflush_r+0x160>
  804ec8:	89400c17 	ldw	r5,48(r17)
  804ecc:	9c000015 	stw	r16,0(r19)
  804ed0:	28000526 	beq	r5,zero,804ee8 <__sflush_r+0xd0>
  804ed4:	88801004 	addi	r2,r17,64
  804ed8:	28800226 	beq	r5,r2,804ee4 <__sflush_r+0xcc>
  804edc:	9809883a 	mov	r4,r19
  804ee0:	08055840 	call	805584 <_free_r>
  804ee4:	88000c15 	stw	zero,48(r17)
  804ee8:	0005883a 	mov	r2,zero
  804eec:	dfc00417 	ldw	ra,16(sp)
  804ef0:	dcc00317 	ldw	r19,12(sp)
  804ef4:	dc800217 	ldw	r18,8(sp)
  804ef8:	dc400117 	ldw	r17,4(sp)
  804efc:	dc000017 	ldw	r16,0(sp)
  804f00:	dec00504 	addi	sp,sp,20
  804f04:	f800283a 	ret
  804f08:	2c800417 	ldw	r18,16(r5)
  804f0c:	903ff626 	beq	r18,zero,804ee8 <__alt_data_end+0xff804ee8>
  804f10:	2c000017 	ldw	r16,0(r5)
  804f14:	108000cc 	andi	r2,r2,3
  804f18:	2c800015 	stw	r18,0(r5)
  804f1c:	84a1c83a 	sub	r16,r16,r18
  804f20:	1000131e 	bne	r2,zero,804f70 <__sflush_r+0x158>
  804f24:	28800517 	ldw	r2,20(r5)
  804f28:	88800215 	stw	r2,8(r17)
  804f2c:	04000316 	blt	zero,r16,804f3c <__sflush_r+0x124>
  804f30:	003fed06 	br	804ee8 <__alt_data_end+0xff804ee8>
  804f34:	90a5883a 	add	r18,r18,r2
  804f38:	043feb0e 	bge	zero,r16,804ee8 <__alt_data_end+0xff804ee8>
  804f3c:	88800917 	ldw	r2,36(r17)
  804f40:	89400717 	ldw	r5,28(r17)
  804f44:	800f883a 	mov	r7,r16
  804f48:	900d883a 	mov	r6,r18
  804f4c:	9809883a 	mov	r4,r19
  804f50:	103ee83a 	callr	r2
  804f54:	80a1c83a 	sub	r16,r16,r2
  804f58:	00bff616 	blt	zero,r2,804f34 <__alt_data_end+0xff804f34>
  804f5c:	88c0030b 	ldhu	r3,12(r17)
  804f60:	00bfffc4 	movi	r2,-1
  804f64:	18c01014 	ori	r3,r3,64
  804f68:	88c0030d 	sth	r3,12(r17)
  804f6c:	003fdf06 	br	804eec <__alt_data_end+0xff804eec>
  804f70:	0005883a 	mov	r2,zero
  804f74:	003fec06 	br	804f28 <__alt_data_end+0xff804f28>
  804f78:	88801415 	stw	r2,80(r17)
  804f7c:	003fd206 	br	804ec8 <__alt_data_end+0xff804ec8>
  804f80:	28c00f17 	ldw	r3,60(r5)
  804f84:	00ffb316 	blt	zero,r3,804e54 <__alt_data_end+0xff804e54>
  804f88:	003fd706 	br	804ee8 <__alt_data_end+0xff804ee8>
  804f8c:	89400717 	ldw	r5,28(r17)
  804f90:	000d883a 	mov	r6,zero
  804f94:	01c00044 	movi	r7,1
  804f98:	9809883a 	mov	r4,r19
  804f9c:	403ee83a 	callr	r8
  804fa0:	100d883a 	mov	r6,r2
  804fa4:	00bfffc4 	movi	r2,-1
  804fa8:	30801426 	beq	r6,r2,804ffc <__sflush_r+0x1e4>
  804fac:	8880030b 	ldhu	r2,12(r17)
  804fb0:	8a000a17 	ldw	r8,40(r17)
  804fb4:	003fae06 	br	804e70 <__alt_data_end+0xff804e70>
  804fb8:	98c00017 	ldw	r3,0(r19)
  804fbc:	183fba26 	beq	r3,zero,804ea8 <__alt_data_end+0xff804ea8>
  804fc0:	01000744 	movi	r4,29
  804fc4:	19000626 	beq	r3,r4,804fe0 <__sflush_r+0x1c8>
  804fc8:	01000584 	movi	r4,22
  804fcc:	19000426 	beq	r3,r4,804fe0 <__sflush_r+0x1c8>
  804fd0:	88c0030b 	ldhu	r3,12(r17)
  804fd4:	18c01014 	ori	r3,r3,64
  804fd8:	88c0030d 	sth	r3,12(r17)
  804fdc:	003fc306 	br	804eec <__alt_data_end+0xff804eec>
  804fe0:	8880030b 	ldhu	r2,12(r17)
  804fe4:	88c00417 	ldw	r3,16(r17)
  804fe8:	88000115 	stw	zero,4(r17)
  804fec:	10bdffcc 	andi	r2,r2,63487
  804ff0:	8880030d 	sth	r2,12(r17)
  804ff4:	88c00015 	stw	r3,0(r17)
  804ff8:	003fb306 	br	804ec8 <__alt_data_end+0xff804ec8>
  804ffc:	98800017 	ldw	r2,0(r19)
  805000:	103fea26 	beq	r2,zero,804fac <__alt_data_end+0xff804fac>
  805004:	00c00744 	movi	r3,29
  805008:	10c00226 	beq	r2,r3,805014 <__sflush_r+0x1fc>
  80500c:	00c00584 	movi	r3,22
  805010:	10c0031e 	bne	r2,r3,805020 <__sflush_r+0x208>
  805014:	9c000015 	stw	r16,0(r19)
  805018:	0005883a 	mov	r2,zero
  80501c:	003fb306 	br	804eec <__alt_data_end+0xff804eec>
  805020:	88c0030b 	ldhu	r3,12(r17)
  805024:	3005883a 	mov	r2,r6
  805028:	18c01014 	ori	r3,r3,64
  80502c:	88c0030d 	sth	r3,12(r17)
  805030:	003fae06 	br	804eec <__alt_data_end+0xff804eec>

00805034 <_fflush_r>:
  805034:	defffd04 	addi	sp,sp,-12
  805038:	dc000115 	stw	r16,4(sp)
  80503c:	dfc00215 	stw	ra,8(sp)
  805040:	2021883a 	mov	r16,r4
  805044:	20000226 	beq	r4,zero,805050 <_fflush_r+0x1c>
  805048:	20800e17 	ldw	r2,56(r4)
  80504c:	10000c26 	beq	r2,zero,805080 <_fflush_r+0x4c>
  805050:	2880030f 	ldh	r2,12(r5)
  805054:	1000051e 	bne	r2,zero,80506c <_fflush_r+0x38>
  805058:	0005883a 	mov	r2,zero
  80505c:	dfc00217 	ldw	ra,8(sp)
  805060:	dc000117 	ldw	r16,4(sp)
  805064:	dec00304 	addi	sp,sp,12
  805068:	f800283a 	ret
  80506c:	8009883a 	mov	r4,r16
  805070:	dfc00217 	ldw	ra,8(sp)
  805074:	dc000117 	ldw	r16,4(sp)
  805078:	dec00304 	addi	sp,sp,12
  80507c:	0804e181 	jmpi	804e18 <__sflush_r>
  805080:	d9400015 	stw	r5,0(sp)
  805084:	08054100 	call	805410 <__sinit>
  805088:	d9400017 	ldw	r5,0(sp)
  80508c:	003ff006 	br	805050 <__alt_data_end+0xff805050>

00805090 <fflush>:
  805090:	20000526 	beq	r4,zero,8050a8 <fflush+0x18>
  805094:	00802074 	movhi	r2,129
  805098:	10a42d04 	addi	r2,r2,-28492
  80509c:	200b883a 	mov	r5,r4
  8050a0:	11000017 	ldw	r4,0(r2)
  8050a4:	08050341 	jmpi	805034 <_fflush_r>
  8050a8:	00802074 	movhi	r2,129
  8050ac:	10a42c04 	addi	r2,r2,-28496
  8050b0:	11000017 	ldw	r4,0(r2)
  8050b4:	01402034 	movhi	r5,128
  8050b8:	29540d04 	addi	r5,r5,20532
  8050bc:	08059581 	jmpi	805958 <_fwalk_reent>

008050c0 <__fp_unlock>:
  8050c0:	0005883a 	mov	r2,zero
  8050c4:	f800283a 	ret

008050c8 <_cleanup_r>:
  8050c8:	01402034 	movhi	r5,128
  8050cc:	29598a04 	addi	r5,r5,26152
  8050d0:	08059581 	jmpi	805958 <_fwalk_reent>

008050d4 <__sinit.part.1>:
  8050d4:	defff704 	addi	sp,sp,-36
  8050d8:	00c02034 	movhi	r3,128
  8050dc:	dfc00815 	stw	ra,32(sp)
  8050e0:	ddc00715 	stw	r23,28(sp)
  8050e4:	dd800615 	stw	r22,24(sp)
  8050e8:	dd400515 	stw	r21,20(sp)
  8050ec:	dd000415 	stw	r20,16(sp)
  8050f0:	dcc00315 	stw	r19,12(sp)
  8050f4:	dc800215 	stw	r18,8(sp)
  8050f8:	dc400115 	stw	r17,4(sp)
  8050fc:	dc000015 	stw	r16,0(sp)
  805100:	18d43204 	addi	r3,r3,20680
  805104:	24000117 	ldw	r16,4(r4)
  805108:	20c00f15 	stw	r3,60(r4)
  80510c:	2080bb04 	addi	r2,r4,748
  805110:	00c000c4 	movi	r3,3
  805114:	20c0b915 	stw	r3,740(r4)
  805118:	2080ba15 	stw	r2,744(r4)
  80511c:	2000b815 	stw	zero,736(r4)
  805120:	05c00204 	movi	r23,8
  805124:	00800104 	movi	r2,4
  805128:	2025883a 	mov	r18,r4
  80512c:	b80d883a 	mov	r6,r23
  805130:	81001704 	addi	r4,r16,92
  805134:	000b883a 	mov	r5,zero
  805138:	80000015 	stw	zero,0(r16)
  80513c:	80000115 	stw	zero,4(r16)
  805140:	80000215 	stw	zero,8(r16)
  805144:	8080030d 	sth	r2,12(r16)
  805148:	80001915 	stw	zero,100(r16)
  80514c:	8000038d 	sth	zero,14(r16)
  805150:	80000415 	stw	zero,16(r16)
  805154:	80000515 	stw	zero,20(r16)
  805158:	80000615 	stw	zero,24(r16)
  80515c:	08045ac0 	call	8045ac <memset>
  805160:	05802034 	movhi	r22,128
  805164:	94400217 	ldw	r17,8(r18)
  805168:	05402034 	movhi	r21,128
  80516c:	05002034 	movhi	r20,128
  805170:	04c02034 	movhi	r19,128
  805174:	b5990e04 	addi	r22,r22,25656
  805178:	ad592504 	addi	r21,r21,25748
  80517c:	a5194404 	addi	r20,r20,25872
  805180:	9cd95b04 	addi	r19,r19,25964
  805184:	85800815 	stw	r22,32(r16)
  805188:	85400915 	stw	r21,36(r16)
  80518c:	85000a15 	stw	r20,40(r16)
  805190:	84c00b15 	stw	r19,44(r16)
  805194:	84000715 	stw	r16,28(r16)
  805198:	00800284 	movi	r2,10
  80519c:	8880030d 	sth	r2,12(r17)
  8051a0:	00800044 	movi	r2,1
  8051a4:	b80d883a 	mov	r6,r23
  8051a8:	89001704 	addi	r4,r17,92
  8051ac:	000b883a 	mov	r5,zero
  8051b0:	88000015 	stw	zero,0(r17)
  8051b4:	88000115 	stw	zero,4(r17)
  8051b8:	88000215 	stw	zero,8(r17)
  8051bc:	88001915 	stw	zero,100(r17)
  8051c0:	8880038d 	sth	r2,14(r17)
  8051c4:	88000415 	stw	zero,16(r17)
  8051c8:	88000515 	stw	zero,20(r17)
  8051cc:	88000615 	stw	zero,24(r17)
  8051d0:	08045ac0 	call	8045ac <memset>
  8051d4:	94000317 	ldw	r16,12(r18)
  8051d8:	00800484 	movi	r2,18
  8051dc:	8c400715 	stw	r17,28(r17)
  8051e0:	8d800815 	stw	r22,32(r17)
  8051e4:	8d400915 	stw	r21,36(r17)
  8051e8:	8d000a15 	stw	r20,40(r17)
  8051ec:	8cc00b15 	stw	r19,44(r17)
  8051f0:	8080030d 	sth	r2,12(r16)
  8051f4:	00800084 	movi	r2,2
  8051f8:	80000015 	stw	zero,0(r16)
  8051fc:	80000115 	stw	zero,4(r16)
  805200:	80000215 	stw	zero,8(r16)
  805204:	80001915 	stw	zero,100(r16)
  805208:	8080038d 	sth	r2,14(r16)
  80520c:	80000415 	stw	zero,16(r16)
  805210:	80000515 	stw	zero,20(r16)
  805214:	80000615 	stw	zero,24(r16)
  805218:	b80d883a 	mov	r6,r23
  80521c:	000b883a 	mov	r5,zero
  805220:	81001704 	addi	r4,r16,92
  805224:	08045ac0 	call	8045ac <memset>
  805228:	00800044 	movi	r2,1
  80522c:	84000715 	stw	r16,28(r16)
  805230:	85800815 	stw	r22,32(r16)
  805234:	85400915 	stw	r21,36(r16)
  805238:	85000a15 	stw	r20,40(r16)
  80523c:	84c00b15 	stw	r19,44(r16)
  805240:	90800e15 	stw	r2,56(r18)
  805244:	dfc00817 	ldw	ra,32(sp)
  805248:	ddc00717 	ldw	r23,28(sp)
  80524c:	dd800617 	ldw	r22,24(sp)
  805250:	dd400517 	ldw	r21,20(sp)
  805254:	dd000417 	ldw	r20,16(sp)
  805258:	dcc00317 	ldw	r19,12(sp)
  80525c:	dc800217 	ldw	r18,8(sp)
  805260:	dc400117 	ldw	r17,4(sp)
  805264:	dc000017 	ldw	r16,0(sp)
  805268:	dec00904 	addi	sp,sp,36
  80526c:	f800283a 	ret

00805270 <__fp_lock>:
  805270:	0005883a 	mov	r2,zero
  805274:	f800283a 	ret

00805278 <__sfmoreglue>:
  805278:	defffc04 	addi	sp,sp,-16
  80527c:	dc400115 	stw	r17,4(sp)
  805280:	2c7fffc4 	addi	r17,r5,-1
  805284:	8c401a24 	muli	r17,r17,104
  805288:	dc800215 	stw	r18,8(sp)
  80528c:	2825883a 	mov	r18,r5
  805290:	89401d04 	addi	r5,r17,116
  805294:	dc000015 	stw	r16,0(sp)
  805298:	dfc00315 	stw	ra,12(sp)
  80529c:	0805bd80 	call	805bd8 <_malloc_r>
  8052a0:	1021883a 	mov	r16,r2
  8052a4:	10000726 	beq	r2,zero,8052c4 <__sfmoreglue+0x4c>
  8052a8:	11000304 	addi	r4,r2,12
  8052ac:	10000015 	stw	zero,0(r2)
  8052b0:	14800115 	stw	r18,4(r2)
  8052b4:	11000215 	stw	r4,8(r2)
  8052b8:	89801a04 	addi	r6,r17,104
  8052bc:	000b883a 	mov	r5,zero
  8052c0:	08045ac0 	call	8045ac <memset>
  8052c4:	8005883a 	mov	r2,r16
  8052c8:	dfc00317 	ldw	ra,12(sp)
  8052cc:	dc800217 	ldw	r18,8(sp)
  8052d0:	dc400117 	ldw	r17,4(sp)
  8052d4:	dc000017 	ldw	r16,0(sp)
  8052d8:	dec00404 	addi	sp,sp,16
  8052dc:	f800283a 	ret

008052e0 <__sfp>:
  8052e0:	defffb04 	addi	sp,sp,-20
  8052e4:	dc000015 	stw	r16,0(sp)
  8052e8:	04002074 	movhi	r16,129
  8052ec:	84242c04 	addi	r16,r16,-28496
  8052f0:	dcc00315 	stw	r19,12(sp)
  8052f4:	2027883a 	mov	r19,r4
  8052f8:	81000017 	ldw	r4,0(r16)
  8052fc:	dfc00415 	stw	ra,16(sp)
  805300:	dc800215 	stw	r18,8(sp)
  805304:	20800e17 	ldw	r2,56(r4)
  805308:	dc400115 	stw	r17,4(sp)
  80530c:	1000021e 	bne	r2,zero,805318 <__sfp+0x38>
  805310:	08050d40 	call	8050d4 <__sinit.part.1>
  805314:	81000017 	ldw	r4,0(r16)
  805318:	2480b804 	addi	r18,r4,736
  80531c:	047fffc4 	movi	r17,-1
  805320:	91000117 	ldw	r4,4(r18)
  805324:	94000217 	ldw	r16,8(r18)
  805328:	213fffc4 	addi	r4,r4,-1
  80532c:	20000a16 	blt	r4,zero,805358 <__sfp+0x78>
  805330:	8080030f 	ldh	r2,12(r16)
  805334:	10000c26 	beq	r2,zero,805368 <__sfp+0x88>
  805338:	80c01d04 	addi	r3,r16,116
  80533c:	00000206 	br	805348 <__sfp+0x68>
  805340:	18bfe60f 	ldh	r2,-104(r3)
  805344:	10000826 	beq	r2,zero,805368 <__sfp+0x88>
  805348:	213fffc4 	addi	r4,r4,-1
  80534c:	1c3ffd04 	addi	r16,r3,-12
  805350:	18c01a04 	addi	r3,r3,104
  805354:	247ffa1e 	bne	r4,r17,805340 <__alt_data_end+0xff805340>
  805358:	90800017 	ldw	r2,0(r18)
  80535c:	10001d26 	beq	r2,zero,8053d4 <__sfp+0xf4>
  805360:	1025883a 	mov	r18,r2
  805364:	003fee06 	br	805320 <__alt_data_end+0xff805320>
  805368:	00bfffc4 	movi	r2,-1
  80536c:	8080038d 	sth	r2,14(r16)
  805370:	00800044 	movi	r2,1
  805374:	8080030d 	sth	r2,12(r16)
  805378:	80001915 	stw	zero,100(r16)
  80537c:	80000015 	stw	zero,0(r16)
  805380:	80000215 	stw	zero,8(r16)
  805384:	80000115 	stw	zero,4(r16)
  805388:	80000415 	stw	zero,16(r16)
  80538c:	80000515 	stw	zero,20(r16)
  805390:	80000615 	stw	zero,24(r16)
  805394:	01800204 	movi	r6,8
  805398:	000b883a 	mov	r5,zero
  80539c:	81001704 	addi	r4,r16,92
  8053a0:	08045ac0 	call	8045ac <memset>
  8053a4:	8005883a 	mov	r2,r16
  8053a8:	80000c15 	stw	zero,48(r16)
  8053ac:	80000d15 	stw	zero,52(r16)
  8053b0:	80001115 	stw	zero,68(r16)
  8053b4:	80001215 	stw	zero,72(r16)
  8053b8:	dfc00417 	ldw	ra,16(sp)
  8053bc:	dcc00317 	ldw	r19,12(sp)
  8053c0:	dc800217 	ldw	r18,8(sp)
  8053c4:	dc400117 	ldw	r17,4(sp)
  8053c8:	dc000017 	ldw	r16,0(sp)
  8053cc:	dec00504 	addi	sp,sp,20
  8053d0:	f800283a 	ret
  8053d4:	01400104 	movi	r5,4
  8053d8:	9809883a 	mov	r4,r19
  8053dc:	08052780 	call	805278 <__sfmoreglue>
  8053e0:	90800015 	stw	r2,0(r18)
  8053e4:	103fde1e 	bne	r2,zero,805360 <__alt_data_end+0xff805360>
  8053e8:	00800304 	movi	r2,12
  8053ec:	98800015 	stw	r2,0(r19)
  8053f0:	0005883a 	mov	r2,zero
  8053f4:	003ff006 	br	8053b8 <__alt_data_end+0xff8053b8>

008053f8 <_cleanup>:
  8053f8:	00802074 	movhi	r2,129
  8053fc:	10a42c04 	addi	r2,r2,-28496
  805400:	11000017 	ldw	r4,0(r2)
  805404:	01402034 	movhi	r5,128
  805408:	29598a04 	addi	r5,r5,26152
  80540c:	08059581 	jmpi	805958 <_fwalk_reent>

00805410 <__sinit>:
  805410:	20800e17 	ldw	r2,56(r4)
  805414:	10000126 	beq	r2,zero,80541c <__sinit+0xc>
  805418:	f800283a 	ret
  80541c:	08050d41 	jmpi	8050d4 <__sinit.part.1>

00805420 <__sfp_lock_acquire>:
  805420:	f800283a 	ret

00805424 <__sfp_lock_release>:
  805424:	f800283a 	ret

00805428 <__sinit_lock_acquire>:
  805428:	f800283a 	ret

0080542c <__sinit_lock_release>:
  80542c:	f800283a 	ret

00805430 <__fp_lock_all>:
  805430:	00802074 	movhi	r2,129
  805434:	10a42d04 	addi	r2,r2,-28492
  805438:	11000017 	ldw	r4,0(r2)
  80543c:	01402034 	movhi	r5,128
  805440:	29549c04 	addi	r5,r5,21104
  805444:	08058941 	jmpi	805894 <_fwalk>

00805448 <__fp_unlock_all>:
  805448:	00802074 	movhi	r2,129
  80544c:	10a42d04 	addi	r2,r2,-28492
  805450:	11000017 	ldw	r4,0(r2)
  805454:	01402034 	movhi	r5,128
  805458:	29543004 	addi	r5,r5,20672
  80545c:	08058941 	jmpi	805894 <_fwalk>

00805460 <_malloc_trim_r>:
  805460:	defffb04 	addi	sp,sp,-20
  805464:	dcc00315 	stw	r19,12(sp)
  805468:	04c02074 	movhi	r19,129
  80546c:	dc800215 	stw	r18,8(sp)
  805470:	dc400115 	stw	r17,4(sp)
  805474:	dc000015 	stw	r16,0(sp)
  805478:	dfc00415 	stw	ra,16(sp)
  80547c:	2821883a 	mov	r16,r5
  805480:	9ce31f04 	addi	r19,r19,-29572
  805484:	2025883a 	mov	r18,r4
  805488:	0806d600 	call	806d60 <__malloc_lock>
  80548c:	98800217 	ldw	r2,8(r19)
  805490:	14400117 	ldw	r17,4(r2)
  805494:	00bfff04 	movi	r2,-4
  805498:	88a2703a 	and	r17,r17,r2
  80549c:	8c21c83a 	sub	r16,r17,r16
  8054a0:	8403fbc4 	addi	r16,r16,4079
  8054a4:	8020d33a 	srli	r16,r16,12
  8054a8:	0083ffc4 	movi	r2,4095
  8054ac:	843fffc4 	addi	r16,r16,-1
  8054b0:	8020933a 	slli	r16,r16,12
  8054b4:	1400060e 	bge	r2,r16,8054d0 <_malloc_trim_r+0x70>
  8054b8:	000b883a 	mov	r5,zero
  8054bc:	9009883a 	mov	r4,r18
  8054c0:	08063e40 	call	8063e4 <_sbrk_r>
  8054c4:	98c00217 	ldw	r3,8(r19)
  8054c8:	1c47883a 	add	r3,r3,r17
  8054cc:	10c00a26 	beq	r2,r3,8054f8 <_malloc_trim_r+0x98>
  8054d0:	9009883a 	mov	r4,r18
  8054d4:	0806d840 	call	806d84 <__malloc_unlock>
  8054d8:	0005883a 	mov	r2,zero
  8054dc:	dfc00417 	ldw	ra,16(sp)
  8054e0:	dcc00317 	ldw	r19,12(sp)
  8054e4:	dc800217 	ldw	r18,8(sp)
  8054e8:	dc400117 	ldw	r17,4(sp)
  8054ec:	dc000017 	ldw	r16,0(sp)
  8054f0:	dec00504 	addi	sp,sp,20
  8054f4:	f800283a 	ret
  8054f8:	040bc83a 	sub	r5,zero,r16
  8054fc:	9009883a 	mov	r4,r18
  805500:	08063e40 	call	8063e4 <_sbrk_r>
  805504:	00ffffc4 	movi	r3,-1
  805508:	10c00d26 	beq	r2,r3,805540 <_malloc_trim_r+0xe0>
  80550c:	00c02074 	movhi	r3,129
  805510:	18eb6a04 	addi	r3,r3,-21080
  805514:	18800017 	ldw	r2,0(r3)
  805518:	99000217 	ldw	r4,8(r19)
  80551c:	8c23c83a 	sub	r17,r17,r16
  805520:	8c400054 	ori	r17,r17,1
  805524:	1421c83a 	sub	r16,r2,r16
  805528:	24400115 	stw	r17,4(r4)
  80552c:	9009883a 	mov	r4,r18
  805530:	1c000015 	stw	r16,0(r3)
  805534:	0806d840 	call	806d84 <__malloc_unlock>
  805538:	00800044 	movi	r2,1
  80553c:	003fe706 	br	8054dc <__alt_data_end+0xff8054dc>
  805540:	000b883a 	mov	r5,zero
  805544:	9009883a 	mov	r4,r18
  805548:	08063e40 	call	8063e4 <_sbrk_r>
  80554c:	99000217 	ldw	r4,8(r19)
  805550:	014003c4 	movi	r5,15
  805554:	1107c83a 	sub	r3,r2,r4
  805558:	28ffdd0e 	bge	r5,r3,8054d0 <__alt_data_end+0xff8054d0>
  80555c:	01402074 	movhi	r5,129
  805560:	29642e04 	addi	r5,r5,-28488
  805564:	29400017 	ldw	r5,0(r5)
  805568:	18c00054 	ori	r3,r3,1
  80556c:	20c00115 	stw	r3,4(r4)
  805570:	00c02074 	movhi	r3,129
  805574:	1145c83a 	sub	r2,r2,r5
  805578:	18eb6a04 	addi	r3,r3,-21080
  80557c:	18800015 	stw	r2,0(r3)
  805580:	003fd306 	br	8054d0 <__alt_data_end+0xff8054d0>

00805584 <_free_r>:
  805584:	28004126 	beq	r5,zero,80568c <_free_r+0x108>
  805588:	defffd04 	addi	sp,sp,-12
  80558c:	dc400115 	stw	r17,4(sp)
  805590:	dc000015 	stw	r16,0(sp)
  805594:	2023883a 	mov	r17,r4
  805598:	2821883a 	mov	r16,r5
  80559c:	dfc00215 	stw	ra,8(sp)
  8055a0:	0806d600 	call	806d60 <__malloc_lock>
  8055a4:	81ffff17 	ldw	r7,-4(r16)
  8055a8:	00bfff84 	movi	r2,-2
  8055ac:	01002074 	movhi	r4,129
  8055b0:	81bffe04 	addi	r6,r16,-8
  8055b4:	3884703a 	and	r2,r7,r2
  8055b8:	21231f04 	addi	r4,r4,-29572
  8055bc:	308b883a 	add	r5,r6,r2
  8055c0:	2a400117 	ldw	r9,4(r5)
  8055c4:	22000217 	ldw	r8,8(r4)
  8055c8:	00ffff04 	movi	r3,-4
  8055cc:	48c6703a 	and	r3,r9,r3
  8055d0:	2a005726 	beq	r5,r8,805730 <_free_r+0x1ac>
  8055d4:	28c00115 	stw	r3,4(r5)
  8055d8:	39c0004c 	andi	r7,r7,1
  8055dc:	3800091e 	bne	r7,zero,805604 <_free_r+0x80>
  8055e0:	823ffe17 	ldw	r8,-8(r16)
  8055e4:	22400204 	addi	r9,r4,8
  8055e8:	320dc83a 	sub	r6,r6,r8
  8055ec:	31c00217 	ldw	r7,8(r6)
  8055f0:	1205883a 	add	r2,r2,r8
  8055f4:	3a406526 	beq	r7,r9,80578c <_free_r+0x208>
  8055f8:	32000317 	ldw	r8,12(r6)
  8055fc:	3a000315 	stw	r8,12(r7)
  805600:	41c00215 	stw	r7,8(r8)
  805604:	28cf883a 	add	r7,r5,r3
  805608:	39c00117 	ldw	r7,4(r7)
  80560c:	39c0004c 	andi	r7,r7,1
  805610:	38003a26 	beq	r7,zero,8056fc <_free_r+0x178>
  805614:	10c00054 	ori	r3,r2,1
  805618:	30c00115 	stw	r3,4(r6)
  80561c:	3087883a 	add	r3,r6,r2
  805620:	18800015 	stw	r2,0(r3)
  805624:	00c07fc4 	movi	r3,511
  805628:	18801936 	bltu	r3,r2,805690 <_free_r+0x10c>
  80562c:	1004d0fa 	srli	r2,r2,3
  805630:	01c00044 	movi	r7,1
  805634:	21400117 	ldw	r5,4(r4)
  805638:	10c00044 	addi	r3,r2,1
  80563c:	18c7883a 	add	r3,r3,r3
  805640:	1005d0ba 	srai	r2,r2,2
  805644:	18c7883a 	add	r3,r3,r3
  805648:	18c7883a 	add	r3,r3,r3
  80564c:	1907883a 	add	r3,r3,r4
  805650:	3884983a 	sll	r2,r7,r2
  805654:	19c00017 	ldw	r7,0(r3)
  805658:	1a3ffe04 	addi	r8,r3,-8
  80565c:	1144b03a 	or	r2,r2,r5
  805660:	32000315 	stw	r8,12(r6)
  805664:	31c00215 	stw	r7,8(r6)
  805668:	20800115 	stw	r2,4(r4)
  80566c:	19800015 	stw	r6,0(r3)
  805670:	39800315 	stw	r6,12(r7)
  805674:	8809883a 	mov	r4,r17
  805678:	dfc00217 	ldw	ra,8(sp)
  80567c:	dc400117 	ldw	r17,4(sp)
  805680:	dc000017 	ldw	r16,0(sp)
  805684:	dec00304 	addi	sp,sp,12
  805688:	0806d841 	jmpi	806d84 <__malloc_unlock>
  80568c:	f800283a 	ret
  805690:	100ad27a 	srli	r5,r2,9
  805694:	00c00104 	movi	r3,4
  805698:	19404a36 	bltu	r3,r5,8057c4 <_free_r+0x240>
  80569c:	100ad1ba 	srli	r5,r2,6
  8056a0:	28c00e44 	addi	r3,r5,57
  8056a4:	18c7883a 	add	r3,r3,r3
  8056a8:	29400e04 	addi	r5,r5,56
  8056ac:	18c7883a 	add	r3,r3,r3
  8056b0:	18c7883a 	add	r3,r3,r3
  8056b4:	1909883a 	add	r4,r3,r4
  8056b8:	20c00017 	ldw	r3,0(r4)
  8056bc:	01c02074 	movhi	r7,129
  8056c0:	213ffe04 	addi	r4,r4,-8
  8056c4:	39e31f04 	addi	r7,r7,-29572
  8056c8:	20c04426 	beq	r4,r3,8057dc <_free_r+0x258>
  8056cc:	01ffff04 	movi	r7,-4
  8056d0:	19400117 	ldw	r5,4(r3)
  8056d4:	29ca703a 	and	r5,r5,r7
  8056d8:	1140022e 	bgeu	r2,r5,8056e4 <_free_r+0x160>
  8056dc:	18c00217 	ldw	r3,8(r3)
  8056e0:	20fffb1e 	bne	r4,r3,8056d0 <__alt_data_end+0xff8056d0>
  8056e4:	19000317 	ldw	r4,12(r3)
  8056e8:	31000315 	stw	r4,12(r6)
  8056ec:	30c00215 	stw	r3,8(r6)
  8056f0:	21800215 	stw	r6,8(r4)
  8056f4:	19800315 	stw	r6,12(r3)
  8056f8:	003fde06 	br	805674 <__alt_data_end+0xff805674>
  8056fc:	29c00217 	ldw	r7,8(r5)
  805700:	10c5883a 	add	r2,r2,r3
  805704:	00c02074 	movhi	r3,129
  805708:	18e32104 	addi	r3,r3,-29564
  80570c:	38c03b26 	beq	r7,r3,8057fc <_free_r+0x278>
  805710:	2a000317 	ldw	r8,12(r5)
  805714:	11400054 	ori	r5,r2,1
  805718:	3087883a 	add	r3,r6,r2
  80571c:	3a000315 	stw	r8,12(r7)
  805720:	41c00215 	stw	r7,8(r8)
  805724:	31400115 	stw	r5,4(r6)
  805728:	18800015 	stw	r2,0(r3)
  80572c:	003fbd06 	br	805624 <__alt_data_end+0xff805624>
  805730:	39c0004c 	andi	r7,r7,1
  805734:	10c5883a 	add	r2,r2,r3
  805738:	3800071e 	bne	r7,zero,805758 <_free_r+0x1d4>
  80573c:	81fffe17 	ldw	r7,-8(r16)
  805740:	31cdc83a 	sub	r6,r6,r7
  805744:	30c00317 	ldw	r3,12(r6)
  805748:	31400217 	ldw	r5,8(r6)
  80574c:	11c5883a 	add	r2,r2,r7
  805750:	28c00315 	stw	r3,12(r5)
  805754:	19400215 	stw	r5,8(r3)
  805758:	10c00054 	ori	r3,r2,1
  80575c:	30c00115 	stw	r3,4(r6)
  805760:	00c02074 	movhi	r3,129
  805764:	18e42f04 	addi	r3,r3,-28484
  805768:	18c00017 	ldw	r3,0(r3)
  80576c:	21800215 	stw	r6,8(r4)
  805770:	10ffc036 	bltu	r2,r3,805674 <__alt_data_end+0xff805674>
  805774:	00802074 	movhi	r2,129
  805778:	10ab6904 	addi	r2,r2,-21084
  80577c:	11400017 	ldw	r5,0(r2)
  805780:	8809883a 	mov	r4,r17
  805784:	08054600 	call	805460 <_malloc_trim_r>
  805788:	003fba06 	br	805674 <__alt_data_end+0xff805674>
  80578c:	28c9883a 	add	r4,r5,r3
  805790:	21000117 	ldw	r4,4(r4)
  805794:	2100004c 	andi	r4,r4,1
  805798:	2000391e 	bne	r4,zero,805880 <_free_r+0x2fc>
  80579c:	29c00217 	ldw	r7,8(r5)
  8057a0:	29000317 	ldw	r4,12(r5)
  8057a4:	1885883a 	add	r2,r3,r2
  8057a8:	10c00054 	ori	r3,r2,1
  8057ac:	39000315 	stw	r4,12(r7)
  8057b0:	21c00215 	stw	r7,8(r4)
  8057b4:	30c00115 	stw	r3,4(r6)
  8057b8:	308d883a 	add	r6,r6,r2
  8057bc:	30800015 	stw	r2,0(r6)
  8057c0:	003fac06 	br	805674 <__alt_data_end+0xff805674>
  8057c4:	00c00504 	movi	r3,20
  8057c8:	19401536 	bltu	r3,r5,805820 <_free_r+0x29c>
  8057cc:	28c01704 	addi	r3,r5,92
  8057d0:	18c7883a 	add	r3,r3,r3
  8057d4:	294016c4 	addi	r5,r5,91
  8057d8:	003fb406 	br	8056ac <__alt_data_end+0xff8056ac>
  8057dc:	280bd0ba 	srai	r5,r5,2
  8057e0:	00c00044 	movi	r3,1
  8057e4:	38800117 	ldw	r2,4(r7)
  8057e8:	194a983a 	sll	r5,r3,r5
  8057ec:	2007883a 	mov	r3,r4
  8057f0:	2884b03a 	or	r2,r5,r2
  8057f4:	38800115 	stw	r2,4(r7)
  8057f8:	003fbb06 	br	8056e8 <__alt_data_end+0xff8056e8>
  8057fc:	21800515 	stw	r6,20(r4)
  805800:	21800415 	stw	r6,16(r4)
  805804:	10c00054 	ori	r3,r2,1
  805808:	31c00315 	stw	r7,12(r6)
  80580c:	31c00215 	stw	r7,8(r6)
  805810:	30c00115 	stw	r3,4(r6)
  805814:	308d883a 	add	r6,r6,r2
  805818:	30800015 	stw	r2,0(r6)
  80581c:	003f9506 	br	805674 <__alt_data_end+0xff805674>
  805820:	00c01504 	movi	r3,84
  805824:	19400536 	bltu	r3,r5,80583c <_free_r+0x2b8>
  805828:	100ad33a 	srli	r5,r2,12
  80582c:	28c01bc4 	addi	r3,r5,111
  805830:	18c7883a 	add	r3,r3,r3
  805834:	29401b84 	addi	r5,r5,110
  805838:	003f9c06 	br	8056ac <__alt_data_end+0xff8056ac>
  80583c:	00c05504 	movi	r3,340
  805840:	19400536 	bltu	r3,r5,805858 <_free_r+0x2d4>
  805844:	100ad3fa 	srli	r5,r2,15
  805848:	28c01e04 	addi	r3,r5,120
  80584c:	18c7883a 	add	r3,r3,r3
  805850:	29401dc4 	addi	r5,r5,119
  805854:	003f9506 	br	8056ac <__alt_data_end+0xff8056ac>
  805858:	00c15504 	movi	r3,1364
  80585c:	19400536 	bltu	r3,r5,805874 <_free_r+0x2f0>
  805860:	100ad4ba 	srli	r5,r2,18
  805864:	28c01f44 	addi	r3,r5,125
  805868:	18c7883a 	add	r3,r3,r3
  80586c:	29401f04 	addi	r5,r5,124
  805870:	003f8e06 	br	8056ac <__alt_data_end+0xff8056ac>
  805874:	00c03f84 	movi	r3,254
  805878:	01401f84 	movi	r5,126
  80587c:	003f8b06 	br	8056ac <__alt_data_end+0xff8056ac>
  805880:	10c00054 	ori	r3,r2,1
  805884:	30c00115 	stw	r3,4(r6)
  805888:	308d883a 	add	r6,r6,r2
  80588c:	30800015 	stw	r2,0(r6)
  805890:	003f7806 	br	805674 <__alt_data_end+0xff805674>

00805894 <_fwalk>:
  805894:	defff704 	addi	sp,sp,-36
  805898:	dd000415 	stw	r20,16(sp)
  80589c:	dfc00815 	stw	ra,32(sp)
  8058a0:	ddc00715 	stw	r23,28(sp)
  8058a4:	dd800615 	stw	r22,24(sp)
  8058a8:	dd400515 	stw	r21,20(sp)
  8058ac:	dcc00315 	stw	r19,12(sp)
  8058b0:	dc800215 	stw	r18,8(sp)
  8058b4:	dc400115 	stw	r17,4(sp)
  8058b8:	dc000015 	stw	r16,0(sp)
  8058bc:	2500b804 	addi	r20,r4,736
  8058c0:	a0002326 	beq	r20,zero,805950 <_fwalk+0xbc>
  8058c4:	282b883a 	mov	r21,r5
  8058c8:	002f883a 	mov	r23,zero
  8058cc:	05800044 	movi	r22,1
  8058d0:	04ffffc4 	movi	r19,-1
  8058d4:	a4400117 	ldw	r17,4(r20)
  8058d8:	a4800217 	ldw	r18,8(r20)
  8058dc:	8c7fffc4 	addi	r17,r17,-1
  8058e0:	88000d16 	blt	r17,zero,805918 <_fwalk+0x84>
  8058e4:	94000304 	addi	r16,r18,12
  8058e8:	94800384 	addi	r18,r18,14
  8058ec:	8080000b 	ldhu	r2,0(r16)
  8058f0:	8c7fffc4 	addi	r17,r17,-1
  8058f4:	813ffd04 	addi	r4,r16,-12
  8058f8:	b080042e 	bgeu	r22,r2,80590c <_fwalk+0x78>
  8058fc:	9080000f 	ldh	r2,0(r18)
  805900:	14c00226 	beq	r2,r19,80590c <_fwalk+0x78>
  805904:	a83ee83a 	callr	r21
  805908:	b8aeb03a 	or	r23,r23,r2
  80590c:	84001a04 	addi	r16,r16,104
  805910:	94801a04 	addi	r18,r18,104
  805914:	8cfff51e 	bne	r17,r19,8058ec <__alt_data_end+0xff8058ec>
  805918:	a5000017 	ldw	r20,0(r20)
  80591c:	a03fed1e 	bne	r20,zero,8058d4 <__alt_data_end+0xff8058d4>
  805920:	b805883a 	mov	r2,r23
  805924:	dfc00817 	ldw	ra,32(sp)
  805928:	ddc00717 	ldw	r23,28(sp)
  80592c:	dd800617 	ldw	r22,24(sp)
  805930:	dd400517 	ldw	r21,20(sp)
  805934:	dd000417 	ldw	r20,16(sp)
  805938:	dcc00317 	ldw	r19,12(sp)
  80593c:	dc800217 	ldw	r18,8(sp)
  805940:	dc400117 	ldw	r17,4(sp)
  805944:	dc000017 	ldw	r16,0(sp)
  805948:	dec00904 	addi	sp,sp,36
  80594c:	f800283a 	ret
  805950:	002f883a 	mov	r23,zero
  805954:	003ff206 	br	805920 <__alt_data_end+0xff805920>

00805958 <_fwalk_reent>:
  805958:	defff704 	addi	sp,sp,-36
  80595c:	dd000415 	stw	r20,16(sp)
  805960:	dfc00815 	stw	ra,32(sp)
  805964:	ddc00715 	stw	r23,28(sp)
  805968:	dd800615 	stw	r22,24(sp)
  80596c:	dd400515 	stw	r21,20(sp)
  805970:	dcc00315 	stw	r19,12(sp)
  805974:	dc800215 	stw	r18,8(sp)
  805978:	dc400115 	stw	r17,4(sp)
  80597c:	dc000015 	stw	r16,0(sp)
  805980:	2500b804 	addi	r20,r4,736
  805984:	a0002326 	beq	r20,zero,805a14 <_fwalk_reent+0xbc>
  805988:	282b883a 	mov	r21,r5
  80598c:	2027883a 	mov	r19,r4
  805990:	002f883a 	mov	r23,zero
  805994:	05800044 	movi	r22,1
  805998:	04bfffc4 	movi	r18,-1
  80599c:	a4400117 	ldw	r17,4(r20)
  8059a0:	a4000217 	ldw	r16,8(r20)
  8059a4:	8c7fffc4 	addi	r17,r17,-1
  8059a8:	88000c16 	blt	r17,zero,8059dc <_fwalk_reent+0x84>
  8059ac:	84000304 	addi	r16,r16,12
  8059b0:	8080000b 	ldhu	r2,0(r16)
  8059b4:	8c7fffc4 	addi	r17,r17,-1
  8059b8:	817ffd04 	addi	r5,r16,-12
  8059bc:	b080052e 	bgeu	r22,r2,8059d4 <_fwalk_reent+0x7c>
  8059c0:	8080008f 	ldh	r2,2(r16)
  8059c4:	9809883a 	mov	r4,r19
  8059c8:	14800226 	beq	r2,r18,8059d4 <_fwalk_reent+0x7c>
  8059cc:	a83ee83a 	callr	r21
  8059d0:	b8aeb03a 	or	r23,r23,r2
  8059d4:	84001a04 	addi	r16,r16,104
  8059d8:	8cbff51e 	bne	r17,r18,8059b0 <__alt_data_end+0xff8059b0>
  8059dc:	a5000017 	ldw	r20,0(r20)
  8059e0:	a03fee1e 	bne	r20,zero,80599c <__alt_data_end+0xff80599c>
  8059e4:	b805883a 	mov	r2,r23
  8059e8:	dfc00817 	ldw	ra,32(sp)
  8059ec:	ddc00717 	ldw	r23,28(sp)
  8059f0:	dd800617 	ldw	r22,24(sp)
  8059f4:	dd400517 	ldw	r21,20(sp)
  8059f8:	dd000417 	ldw	r20,16(sp)
  8059fc:	dcc00317 	ldw	r19,12(sp)
  805a00:	dc800217 	ldw	r18,8(sp)
  805a04:	dc400117 	ldw	r17,4(sp)
  805a08:	dc000017 	ldw	r16,0(sp)
  805a0c:	dec00904 	addi	sp,sp,36
  805a10:	f800283a 	ret
  805a14:	002f883a 	mov	r23,zero
  805a18:	003ff206 	br	8059e4 <__alt_data_end+0xff8059e4>

00805a1c <__smakebuf_r>:
  805a1c:	2880030b 	ldhu	r2,12(r5)
  805a20:	10c0008c 	andi	r3,r2,2
  805a24:	1800411e 	bne	r3,zero,805b2c <__smakebuf_r+0x110>
  805a28:	deffec04 	addi	sp,sp,-80
  805a2c:	dc000f15 	stw	r16,60(sp)
  805a30:	2821883a 	mov	r16,r5
  805a34:	2940038f 	ldh	r5,14(r5)
  805a38:	dc401015 	stw	r17,64(sp)
  805a3c:	dfc01315 	stw	ra,76(sp)
  805a40:	dcc01215 	stw	r19,72(sp)
  805a44:	dc801115 	stw	r18,68(sp)
  805a48:	2023883a 	mov	r17,r4
  805a4c:	28001c16 	blt	r5,zero,805ac0 <__smakebuf_r+0xa4>
  805a50:	d80d883a 	mov	r6,sp
  805a54:	080672c0 	call	80672c <_fstat_r>
  805a58:	10001816 	blt	r2,zero,805abc <__smakebuf_r+0xa0>
  805a5c:	d8800117 	ldw	r2,4(sp)
  805a60:	00e00014 	movui	r3,32768
  805a64:	10bc000c 	andi	r2,r2,61440
  805a68:	14c80020 	cmpeqi	r19,r2,8192
  805a6c:	10c03726 	beq	r2,r3,805b4c <__smakebuf_r+0x130>
  805a70:	80c0030b 	ldhu	r3,12(r16)
  805a74:	18c20014 	ori	r3,r3,2048
  805a78:	80c0030d 	sth	r3,12(r16)
  805a7c:	00c80004 	movi	r3,8192
  805a80:	10c0521e 	bne	r2,r3,805bcc <__smakebuf_r+0x1b0>
  805a84:	8140038f 	ldh	r5,14(r16)
  805a88:	8809883a 	mov	r4,r17
  805a8c:	08067880 	call	806788 <_isatty_r>
  805a90:	10004c26 	beq	r2,zero,805bc4 <__smakebuf_r+0x1a8>
  805a94:	8080030b 	ldhu	r2,12(r16)
  805a98:	80c010c4 	addi	r3,r16,67
  805a9c:	80c00015 	stw	r3,0(r16)
  805aa0:	10800054 	ori	r2,r2,1
  805aa4:	8080030d 	sth	r2,12(r16)
  805aa8:	00800044 	movi	r2,1
  805aac:	80c00415 	stw	r3,16(r16)
  805ab0:	80800515 	stw	r2,20(r16)
  805ab4:	04810004 	movi	r18,1024
  805ab8:	00000706 	br	805ad8 <__smakebuf_r+0xbc>
  805abc:	8080030b 	ldhu	r2,12(r16)
  805ac0:	10c0200c 	andi	r3,r2,128
  805ac4:	18001f1e 	bne	r3,zero,805b44 <__smakebuf_r+0x128>
  805ac8:	04810004 	movi	r18,1024
  805acc:	10820014 	ori	r2,r2,2048
  805ad0:	8080030d 	sth	r2,12(r16)
  805ad4:	0027883a 	mov	r19,zero
  805ad8:	900b883a 	mov	r5,r18
  805adc:	8809883a 	mov	r4,r17
  805ae0:	0805bd80 	call	805bd8 <_malloc_r>
  805ae4:	10002c26 	beq	r2,zero,805b98 <__smakebuf_r+0x17c>
  805ae8:	80c0030b 	ldhu	r3,12(r16)
  805aec:	01002034 	movhi	r4,128
  805af0:	21143204 	addi	r4,r4,20680
  805af4:	89000f15 	stw	r4,60(r17)
  805af8:	18c02014 	ori	r3,r3,128
  805afc:	80c0030d 	sth	r3,12(r16)
  805b00:	80800015 	stw	r2,0(r16)
  805b04:	80800415 	stw	r2,16(r16)
  805b08:	84800515 	stw	r18,20(r16)
  805b0c:	98001a1e 	bne	r19,zero,805b78 <__smakebuf_r+0x15c>
  805b10:	dfc01317 	ldw	ra,76(sp)
  805b14:	dcc01217 	ldw	r19,72(sp)
  805b18:	dc801117 	ldw	r18,68(sp)
  805b1c:	dc401017 	ldw	r17,64(sp)
  805b20:	dc000f17 	ldw	r16,60(sp)
  805b24:	dec01404 	addi	sp,sp,80
  805b28:	f800283a 	ret
  805b2c:	288010c4 	addi	r2,r5,67
  805b30:	28800015 	stw	r2,0(r5)
  805b34:	28800415 	stw	r2,16(r5)
  805b38:	00800044 	movi	r2,1
  805b3c:	28800515 	stw	r2,20(r5)
  805b40:	f800283a 	ret
  805b44:	04801004 	movi	r18,64
  805b48:	003fe006 	br	805acc <__alt_data_end+0xff805acc>
  805b4c:	81000a17 	ldw	r4,40(r16)
  805b50:	00c02034 	movhi	r3,128
  805b54:	18d94404 	addi	r3,r3,25872
  805b58:	20ffc51e 	bne	r4,r3,805a70 <__alt_data_end+0xff805a70>
  805b5c:	8080030b 	ldhu	r2,12(r16)
  805b60:	04810004 	movi	r18,1024
  805b64:	84801315 	stw	r18,76(r16)
  805b68:	1484b03a 	or	r2,r2,r18
  805b6c:	8080030d 	sth	r2,12(r16)
  805b70:	0027883a 	mov	r19,zero
  805b74:	003fd806 	br	805ad8 <__alt_data_end+0xff805ad8>
  805b78:	8140038f 	ldh	r5,14(r16)
  805b7c:	8809883a 	mov	r4,r17
  805b80:	08067880 	call	806788 <_isatty_r>
  805b84:	103fe226 	beq	r2,zero,805b10 <__alt_data_end+0xff805b10>
  805b88:	8080030b 	ldhu	r2,12(r16)
  805b8c:	10800054 	ori	r2,r2,1
  805b90:	8080030d 	sth	r2,12(r16)
  805b94:	003fde06 	br	805b10 <__alt_data_end+0xff805b10>
  805b98:	8080030b 	ldhu	r2,12(r16)
  805b9c:	10c0800c 	andi	r3,r2,512
  805ba0:	183fdb1e 	bne	r3,zero,805b10 <__alt_data_end+0xff805b10>
  805ba4:	10800094 	ori	r2,r2,2
  805ba8:	80c010c4 	addi	r3,r16,67
  805bac:	8080030d 	sth	r2,12(r16)
  805bb0:	00800044 	movi	r2,1
  805bb4:	80c00015 	stw	r3,0(r16)
  805bb8:	80c00415 	stw	r3,16(r16)
  805bbc:	80800515 	stw	r2,20(r16)
  805bc0:	003fd306 	br	805b10 <__alt_data_end+0xff805b10>
  805bc4:	04810004 	movi	r18,1024
  805bc8:	003fc306 	br	805ad8 <__alt_data_end+0xff805ad8>
  805bcc:	0027883a 	mov	r19,zero
  805bd0:	04810004 	movi	r18,1024
  805bd4:	003fc006 	br	805ad8 <__alt_data_end+0xff805ad8>

00805bd8 <_malloc_r>:
  805bd8:	defff504 	addi	sp,sp,-44
  805bdc:	dc800315 	stw	r18,12(sp)
  805be0:	dfc00a15 	stw	ra,40(sp)
  805be4:	df000915 	stw	fp,36(sp)
  805be8:	ddc00815 	stw	r23,32(sp)
  805bec:	dd800715 	stw	r22,28(sp)
  805bf0:	dd400615 	stw	r21,24(sp)
  805bf4:	dd000515 	stw	r20,20(sp)
  805bf8:	dcc00415 	stw	r19,16(sp)
  805bfc:	dc400215 	stw	r17,8(sp)
  805c00:	dc000115 	stw	r16,4(sp)
  805c04:	288002c4 	addi	r2,r5,11
  805c08:	00c00584 	movi	r3,22
  805c0c:	2025883a 	mov	r18,r4
  805c10:	18807f2e 	bgeu	r3,r2,805e10 <_malloc_r+0x238>
  805c14:	047ffe04 	movi	r17,-8
  805c18:	1462703a 	and	r17,r2,r17
  805c1c:	8800a316 	blt	r17,zero,805eac <_malloc_r+0x2d4>
  805c20:	8940a236 	bltu	r17,r5,805eac <_malloc_r+0x2d4>
  805c24:	0806d600 	call	806d60 <__malloc_lock>
  805c28:	00807dc4 	movi	r2,503
  805c2c:	1441e92e 	bgeu	r2,r17,8063d4 <_malloc_r+0x7fc>
  805c30:	8804d27a 	srli	r2,r17,9
  805c34:	1000a126 	beq	r2,zero,805ebc <_malloc_r+0x2e4>
  805c38:	00c00104 	movi	r3,4
  805c3c:	18811e36 	bltu	r3,r2,8060b8 <_malloc_r+0x4e0>
  805c40:	8804d1ba 	srli	r2,r17,6
  805c44:	12000e44 	addi	r8,r2,57
  805c48:	11c00e04 	addi	r7,r2,56
  805c4c:	4209883a 	add	r4,r8,r8
  805c50:	04c02074 	movhi	r19,129
  805c54:	2109883a 	add	r4,r4,r4
  805c58:	9ce31f04 	addi	r19,r19,-29572
  805c5c:	2109883a 	add	r4,r4,r4
  805c60:	9909883a 	add	r4,r19,r4
  805c64:	24000117 	ldw	r16,4(r4)
  805c68:	213ffe04 	addi	r4,r4,-8
  805c6c:	24009726 	beq	r4,r16,805ecc <_malloc_r+0x2f4>
  805c70:	80800117 	ldw	r2,4(r16)
  805c74:	01bfff04 	movi	r6,-4
  805c78:	014003c4 	movi	r5,15
  805c7c:	1184703a 	and	r2,r2,r6
  805c80:	1447c83a 	sub	r3,r2,r17
  805c84:	28c00716 	blt	r5,r3,805ca4 <_malloc_r+0xcc>
  805c88:	1800920e 	bge	r3,zero,805ed4 <_malloc_r+0x2fc>
  805c8c:	84000317 	ldw	r16,12(r16)
  805c90:	24008e26 	beq	r4,r16,805ecc <_malloc_r+0x2f4>
  805c94:	80800117 	ldw	r2,4(r16)
  805c98:	1184703a 	and	r2,r2,r6
  805c9c:	1447c83a 	sub	r3,r2,r17
  805ca0:	28fff90e 	bge	r5,r3,805c88 <__alt_data_end+0xff805c88>
  805ca4:	3809883a 	mov	r4,r7
  805ca8:	01802074 	movhi	r6,129
  805cac:	9c000417 	ldw	r16,16(r19)
  805cb0:	31a31f04 	addi	r6,r6,-29572
  805cb4:	32000204 	addi	r8,r6,8
  805cb8:	82013426 	beq	r16,r8,80618c <_malloc_r+0x5b4>
  805cbc:	80c00117 	ldw	r3,4(r16)
  805cc0:	00bfff04 	movi	r2,-4
  805cc4:	188e703a 	and	r7,r3,r2
  805cc8:	3c45c83a 	sub	r2,r7,r17
  805ccc:	00c003c4 	movi	r3,15
  805cd0:	18811f16 	blt	r3,r2,806150 <_malloc_r+0x578>
  805cd4:	32000515 	stw	r8,20(r6)
  805cd8:	32000415 	stw	r8,16(r6)
  805cdc:	10007f0e 	bge	r2,zero,805edc <_malloc_r+0x304>
  805ce0:	00807fc4 	movi	r2,511
  805ce4:	11c0fd36 	bltu	r2,r7,8060dc <_malloc_r+0x504>
  805ce8:	3806d0fa 	srli	r3,r7,3
  805cec:	01c00044 	movi	r7,1
  805cf0:	30800117 	ldw	r2,4(r6)
  805cf4:	19400044 	addi	r5,r3,1
  805cf8:	294b883a 	add	r5,r5,r5
  805cfc:	1807d0ba 	srai	r3,r3,2
  805d00:	294b883a 	add	r5,r5,r5
  805d04:	294b883a 	add	r5,r5,r5
  805d08:	298b883a 	add	r5,r5,r6
  805d0c:	38c6983a 	sll	r3,r7,r3
  805d10:	29c00017 	ldw	r7,0(r5)
  805d14:	2a7ffe04 	addi	r9,r5,-8
  805d18:	1886b03a 	or	r3,r3,r2
  805d1c:	82400315 	stw	r9,12(r16)
  805d20:	81c00215 	stw	r7,8(r16)
  805d24:	30c00115 	stw	r3,4(r6)
  805d28:	2c000015 	stw	r16,0(r5)
  805d2c:	3c000315 	stw	r16,12(r7)
  805d30:	2005d0ba 	srai	r2,r4,2
  805d34:	01400044 	movi	r5,1
  805d38:	288a983a 	sll	r5,r5,r2
  805d3c:	19406f36 	bltu	r3,r5,805efc <_malloc_r+0x324>
  805d40:	28c4703a 	and	r2,r5,r3
  805d44:	10000a1e 	bne	r2,zero,805d70 <_malloc_r+0x198>
  805d48:	00bfff04 	movi	r2,-4
  805d4c:	294b883a 	add	r5,r5,r5
  805d50:	2088703a 	and	r4,r4,r2
  805d54:	28c4703a 	and	r2,r5,r3
  805d58:	21000104 	addi	r4,r4,4
  805d5c:	1000041e 	bne	r2,zero,805d70 <_malloc_r+0x198>
  805d60:	294b883a 	add	r5,r5,r5
  805d64:	28c4703a 	and	r2,r5,r3
  805d68:	21000104 	addi	r4,r4,4
  805d6c:	103ffc26 	beq	r2,zero,805d60 <__alt_data_end+0xff805d60>
  805d70:	02bfff04 	movi	r10,-4
  805d74:	024003c4 	movi	r9,15
  805d78:	21800044 	addi	r6,r4,1
  805d7c:	318d883a 	add	r6,r6,r6
  805d80:	318d883a 	add	r6,r6,r6
  805d84:	318d883a 	add	r6,r6,r6
  805d88:	998d883a 	add	r6,r19,r6
  805d8c:	333ffe04 	addi	r12,r6,-8
  805d90:	2017883a 	mov	r11,r4
  805d94:	31800104 	addi	r6,r6,4
  805d98:	34000017 	ldw	r16,0(r6)
  805d9c:	31fffd04 	addi	r7,r6,-12
  805da0:	81c0041e 	bne	r16,r7,805db4 <_malloc_r+0x1dc>
  805da4:	0000fb06 	br	806194 <_malloc_r+0x5bc>
  805da8:	1801030e 	bge	r3,zero,8061b8 <_malloc_r+0x5e0>
  805dac:	84000317 	ldw	r16,12(r16)
  805db0:	81c0f826 	beq	r16,r7,806194 <_malloc_r+0x5bc>
  805db4:	80800117 	ldw	r2,4(r16)
  805db8:	1284703a 	and	r2,r2,r10
  805dbc:	1447c83a 	sub	r3,r2,r17
  805dc0:	48fff90e 	bge	r9,r3,805da8 <__alt_data_end+0xff805da8>
  805dc4:	80800317 	ldw	r2,12(r16)
  805dc8:	81000217 	ldw	r4,8(r16)
  805dcc:	89400054 	ori	r5,r17,1
  805dd0:	81400115 	stw	r5,4(r16)
  805dd4:	20800315 	stw	r2,12(r4)
  805dd8:	11000215 	stw	r4,8(r2)
  805ddc:	8463883a 	add	r17,r16,r17
  805de0:	9c400515 	stw	r17,20(r19)
  805de4:	9c400415 	stw	r17,16(r19)
  805de8:	18800054 	ori	r2,r3,1
  805dec:	88800115 	stw	r2,4(r17)
  805df0:	8a000315 	stw	r8,12(r17)
  805df4:	8a000215 	stw	r8,8(r17)
  805df8:	88e3883a 	add	r17,r17,r3
  805dfc:	88c00015 	stw	r3,0(r17)
  805e00:	9009883a 	mov	r4,r18
  805e04:	0806d840 	call	806d84 <__malloc_unlock>
  805e08:	80800204 	addi	r2,r16,8
  805e0c:	00001b06 	br	805e7c <_malloc_r+0x2a4>
  805e10:	04400404 	movi	r17,16
  805e14:	89402536 	bltu	r17,r5,805eac <_malloc_r+0x2d4>
  805e18:	0806d600 	call	806d60 <__malloc_lock>
  805e1c:	00800184 	movi	r2,6
  805e20:	01000084 	movi	r4,2
  805e24:	04c02074 	movhi	r19,129
  805e28:	1085883a 	add	r2,r2,r2
  805e2c:	9ce31f04 	addi	r19,r19,-29572
  805e30:	1085883a 	add	r2,r2,r2
  805e34:	9885883a 	add	r2,r19,r2
  805e38:	14000117 	ldw	r16,4(r2)
  805e3c:	10fffe04 	addi	r3,r2,-8
  805e40:	80c0d926 	beq	r16,r3,8061a8 <_malloc_r+0x5d0>
  805e44:	80c00117 	ldw	r3,4(r16)
  805e48:	81000317 	ldw	r4,12(r16)
  805e4c:	00bfff04 	movi	r2,-4
  805e50:	1884703a 	and	r2,r3,r2
  805e54:	81400217 	ldw	r5,8(r16)
  805e58:	8085883a 	add	r2,r16,r2
  805e5c:	10c00117 	ldw	r3,4(r2)
  805e60:	29000315 	stw	r4,12(r5)
  805e64:	21400215 	stw	r5,8(r4)
  805e68:	18c00054 	ori	r3,r3,1
  805e6c:	10c00115 	stw	r3,4(r2)
  805e70:	9009883a 	mov	r4,r18
  805e74:	0806d840 	call	806d84 <__malloc_unlock>
  805e78:	80800204 	addi	r2,r16,8
  805e7c:	dfc00a17 	ldw	ra,40(sp)
  805e80:	df000917 	ldw	fp,36(sp)
  805e84:	ddc00817 	ldw	r23,32(sp)
  805e88:	dd800717 	ldw	r22,28(sp)
  805e8c:	dd400617 	ldw	r21,24(sp)
  805e90:	dd000517 	ldw	r20,20(sp)
  805e94:	dcc00417 	ldw	r19,16(sp)
  805e98:	dc800317 	ldw	r18,12(sp)
  805e9c:	dc400217 	ldw	r17,8(sp)
  805ea0:	dc000117 	ldw	r16,4(sp)
  805ea4:	dec00b04 	addi	sp,sp,44
  805ea8:	f800283a 	ret
  805eac:	00800304 	movi	r2,12
  805eb0:	90800015 	stw	r2,0(r18)
  805eb4:	0005883a 	mov	r2,zero
  805eb8:	003ff006 	br	805e7c <__alt_data_end+0xff805e7c>
  805ebc:	01002004 	movi	r4,128
  805ec0:	02001004 	movi	r8,64
  805ec4:	01c00fc4 	movi	r7,63
  805ec8:	003f6106 	br	805c50 <__alt_data_end+0xff805c50>
  805ecc:	4009883a 	mov	r4,r8
  805ed0:	003f7506 	br	805ca8 <__alt_data_end+0xff805ca8>
  805ed4:	81000317 	ldw	r4,12(r16)
  805ed8:	003fde06 	br	805e54 <__alt_data_end+0xff805e54>
  805edc:	81c5883a 	add	r2,r16,r7
  805ee0:	11400117 	ldw	r5,4(r2)
  805ee4:	9009883a 	mov	r4,r18
  805ee8:	29400054 	ori	r5,r5,1
  805eec:	11400115 	stw	r5,4(r2)
  805ef0:	0806d840 	call	806d84 <__malloc_unlock>
  805ef4:	80800204 	addi	r2,r16,8
  805ef8:	003fe006 	br	805e7c <__alt_data_end+0xff805e7c>
  805efc:	9c000217 	ldw	r16,8(r19)
  805f00:	00bfff04 	movi	r2,-4
  805f04:	85800117 	ldw	r22,4(r16)
  805f08:	b0ac703a 	and	r22,r22,r2
  805f0c:	b4400336 	bltu	r22,r17,805f1c <_malloc_r+0x344>
  805f10:	b445c83a 	sub	r2,r22,r17
  805f14:	00c003c4 	movi	r3,15
  805f18:	18805d16 	blt	r3,r2,806090 <_malloc_r+0x4b8>
  805f1c:	05c02074 	movhi	r23,129
  805f20:	00802074 	movhi	r2,129
  805f24:	10ab6904 	addi	r2,r2,-21084
  805f28:	bde42e04 	addi	r23,r23,-28488
  805f2c:	15400017 	ldw	r21,0(r2)
  805f30:	b8c00017 	ldw	r3,0(r23)
  805f34:	00bfffc4 	movi	r2,-1
  805f38:	858d883a 	add	r6,r16,r22
  805f3c:	8d6b883a 	add	r21,r17,r21
  805f40:	1880ea26 	beq	r3,r2,8062ec <_malloc_r+0x714>
  805f44:	ad4403c4 	addi	r21,r21,4111
  805f48:	00bc0004 	movi	r2,-4096
  805f4c:	a8aa703a 	and	r21,r21,r2
  805f50:	a80b883a 	mov	r5,r21
  805f54:	9009883a 	mov	r4,r18
  805f58:	d9800015 	stw	r6,0(sp)
  805f5c:	08063e40 	call	8063e4 <_sbrk_r>
  805f60:	1029883a 	mov	r20,r2
  805f64:	00bfffc4 	movi	r2,-1
  805f68:	d9800017 	ldw	r6,0(sp)
  805f6c:	a080e826 	beq	r20,r2,806310 <_malloc_r+0x738>
  805f70:	a180a636 	bltu	r20,r6,80620c <_malloc_r+0x634>
  805f74:	07002074 	movhi	fp,129
  805f78:	e72b6a04 	addi	fp,fp,-21080
  805f7c:	e0800017 	ldw	r2,0(fp)
  805f80:	a887883a 	add	r3,r21,r2
  805f84:	e0c00015 	stw	r3,0(fp)
  805f88:	3500e626 	beq	r6,r20,806324 <_malloc_r+0x74c>
  805f8c:	b9000017 	ldw	r4,0(r23)
  805f90:	00bfffc4 	movi	r2,-1
  805f94:	2080ee26 	beq	r4,r2,806350 <_malloc_r+0x778>
  805f98:	a185c83a 	sub	r2,r20,r6
  805f9c:	10c5883a 	add	r2,r2,r3
  805fa0:	e0800015 	stw	r2,0(fp)
  805fa4:	a0c001cc 	andi	r3,r20,7
  805fa8:	1800bc26 	beq	r3,zero,80629c <_malloc_r+0x6c4>
  805fac:	a0e9c83a 	sub	r20,r20,r3
  805fb0:	00840204 	movi	r2,4104
  805fb4:	a5000204 	addi	r20,r20,8
  805fb8:	10c7c83a 	sub	r3,r2,r3
  805fbc:	a545883a 	add	r2,r20,r21
  805fc0:	1083ffcc 	andi	r2,r2,4095
  805fc4:	18abc83a 	sub	r21,r3,r2
  805fc8:	a80b883a 	mov	r5,r21
  805fcc:	9009883a 	mov	r4,r18
  805fd0:	08063e40 	call	8063e4 <_sbrk_r>
  805fd4:	00ffffc4 	movi	r3,-1
  805fd8:	10c0e126 	beq	r2,r3,806360 <_malloc_r+0x788>
  805fdc:	1505c83a 	sub	r2,r2,r20
  805fe0:	1545883a 	add	r2,r2,r21
  805fe4:	10800054 	ori	r2,r2,1
  805fe8:	e0c00017 	ldw	r3,0(fp)
  805fec:	9d000215 	stw	r20,8(r19)
  805ff0:	a0800115 	stw	r2,4(r20)
  805ff4:	a8c7883a 	add	r3,r21,r3
  805ff8:	e0c00015 	stw	r3,0(fp)
  805ffc:	84c00e26 	beq	r16,r19,806038 <_malloc_r+0x460>
  806000:	018003c4 	movi	r6,15
  806004:	3580a72e 	bgeu	r6,r22,8062a4 <_malloc_r+0x6cc>
  806008:	81400117 	ldw	r5,4(r16)
  80600c:	013ffe04 	movi	r4,-8
  806010:	b0bffd04 	addi	r2,r22,-12
  806014:	1104703a 	and	r2,r2,r4
  806018:	2900004c 	andi	r4,r5,1
  80601c:	2088b03a 	or	r4,r4,r2
  806020:	81000115 	stw	r4,4(r16)
  806024:	01400144 	movi	r5,5
  806028:	8089883a 	add	r4,r16,r2
  80602c:	21400115 	stw	r5,4(r4)
  806030:	21400215 	stw	r5,8(r4)
  806034:	3080cd36 	bltu	r6,r2,80636c <_malloc_r+0x794>
  806038:	00802074 	movhi	r2,129
  80603c:	10ab6804 	addi	r2,r2,-21088
  806040:	11000017 	ldw	r4,0(r2)
  806044:	20c0012e 	bgeu	r4,r3,80604c <_malloc_r+0x474>
  806048:	10c00015 	stw	r3,0(r2)
  80604c:	00802074 	movhi	r2,129
  806050:	10ab6704 	addi	r2,r2,-21092
  806054:	11000017 	ldw	r4,0(r2)
  806058:	9c000217 	ldw	r16,8(r19)
  80605c:	20c0012e 	bgeu	r4,r3,806064 <_malloc_r+0x48c>
  806060:	10c00015 	stw	r3,0(r2)
  806064:	80c00117 	ldw	r3,4(r16)
  806068:	00bfff04 	movi	r2,-4
  80606c:	1886703a 	and	r3,r3,r2
  806070:	1c45c83a 	sub	r2,r3,r17
  806074:	1c400236 	bltu	r3,r17,806080 <_malloc_r+0x4a8>
  806078:	00c003c4 	movi	r3,15
  80607c:	18800416 	blt	r3,r2,806090 <_malloc_r+0x4b8>
  806080:	9009883a 	mov	r4,r18
  806084:	0806d840 	call	806d84 <__malloc_unlock>
  806088:	0005883a 	mov	r2,zero
  80608c:	003f7b06 	br	805e7c <__alt_data_end+0xff805e7c>
  806090:	88c00054 	ori	r3,r17,1
  806094:	80c00115 	stw	r3,4(r16)
  806098:	8463883a 	add	r17,r16,r17
  80609c:	10800054 	ori	r2,r2,1
  8060a0:	9c400215 	stw	r17,8(r19)
  8060a4:	88800115 	stw	r2,4(r17)
  8060a8:	9009883a 	mov	r4,r18
  8060ac:	0806d840 	call	806d84 <__malloc_unlock>
  8060b0:	80800204 	addi	r2,r16,8
  8060b4:	003f7106 	br	805e7c <__alt_data_end+0xff805e7c>
  8060b8:	00c00504 	movi	r3,20
  8060bc:	18804a2e 	bgeu	r3,r2,8061e8 <_malloc_r+0x610>
  8060c0:	00c01504 	movi	r3,84
  8060c4:	18806e36 	bltu	r3,r2,806280 <_malloc_r+0x6a8>
  8060c8:	8804d33a 	srli	r2,r17,12
  8060cc:	12001bc4 	addi	r8,r2,111
  8060d0:	11c01b84 	addi	r7,r2,110
  8060d4:	4209883a 	add	r4,r8,r8
  8060d8:	003edd06 	br	805c50 <__alt_data_end+0xff805c50>
  8060dc:	3804d27a 	srli	r2,r7,9
  8060e0:	00c00104 	movi	r3,4
  8060e4:	1880442e 	bgeu	r3,r2,8061f8 <_malloc_r+0x620>
  8060e8:	00c00504 	movi	r3,20
  8060ec:	18808136 	bltu	r3,r2,8062f4 <_malloc_r+0x71c>
  8060f0:	11401704 	addi	r5,r2,92
  8060f4:	10c016c4 	addi	r3,r2,91
  8060f8:	294b883a 	add	r5,r5,r5
  8060fc:	294b883a 	add	r5,r5,r5
  806100:	294b883a 	add	r5,r5,r5
  806104:	994b883a 	add	r5,r19,r5
  806108:	28800017 	ldw	r2,0(r5)
  80610c:	01802074 	movhi	r6,129
  806110:	297ffe04 	addi	r5,r5,-8
  806114:	31a31f04 	addi	r6,r6,-29572
  806118:	28806526 	beq	r5,r2,8062b0 <_malloc_r+0x6d8>
  80611c:	01bfff04 	movi	r6,-4
  806120:	10c00117 	ldw	r3,4(r2)
  806124:	1986703a 	and	r3,r3,r6
  806128:	38c0022e 	bgeu	r7,r3,806134 <_malloc_r+0x55c>
  80612c:	10800217 	ldw	r2,8(r2)
  806130:	28bffb1e 	bne	r5,r2,806120 <__alt_data_end+0xff806120>
  806134:	11400317 	ldw	r5,12(r2)
  806138:	98c00117 	ldw	r3,4(r19)
  80613c:	81400315 	stw	r5,12(r16)
  806140:	80800215 	stw	r2,8(r16)
  806144:	2c000215 	stw	r16,8(r5)
  806148:	14000315 	stw	r16,12(r2)
  80614c:	003ef806 	br	805d30 <__alt_data_end+0xff805d30>
  806150:	88c00054 	ori	r3,r17,1
  806154:	80c00115 	stw	r3,4(r16)
  806158:	8463883a 	add	r17,r16,r17
  80615c:	34400515 	stw	r17,20(r6)
  806160:	34400415 	stw	r17,16(r6)
  806164:	10c00054 	ori	r3,r2,1
  806168:	8a000315 	stw	r8,12(r17)
  80616c:	8a000215 	stw	r8,8(r17)
  806170:	88c00115 	stw	r3,4(r17)
  806174:	88a3883a 	add	r17,r17,r2
  806178:	88800015 	stw	r2,0(r17)
  80617c:	9009883a 	mov	r4,r18
  806180:	0806d840 	call	806d84 <__malloc_unlock>
  806184:	80800204 	addi	r2,r16,8
  806188:	003f3c06 	br	805e7c <__alt_data_end+0xff805e7c>
  80618c:	30c00117 	ldw	r3,4(r6)
  806190:	003ee706 	br	805d30 <__alt_data_end+0xff805d30>
  806194:	5ac00044 	addi	r11,r11,1
  806198:	588000cc 	andi	r2,r11,3
  80619c:	31800204 	addi	r6,r6,8
  8061a0:	103efd1e 	bne	r2,zero,805d98 <__alt_data_end+0xff805d98>
  8061a4:	00002406 	br	806238 <_malloc_r+0x660>
  8061a8:	14000317 	ldw	r16,12(r2)
  8061ac:	143f251e 	bne	r2,r16,805e44 <__alt_data_end+0xff805e44>
  8061b0:	21000084 	addi	r4,r4,2
  8061b4:	003ebc06 	br	805ca8 <__alt_data_end+0xff805ca8>
  8061b8:	8085883a 	add	r2,r16,r2
  8061bc:	10c00117 	ldw	r3,4(r2)
  8061c0:	81000317 	ldw	r4,12(r16)
  8061c4:	81400217 	ldw	r5,8(r16)
  8061c8:	18c00054 	ori	r3,r3,1
  8061cc:	10c00115 	stw	r3,4(r2)
  8061d0:	29000315 	stw	r4,12(r5)
  8061d4:	21400215 	stw	r5,8(r4)
  8061d8:	9009883a 	mov	r4,r18
  8061dc:	0806d840 	call	806d84 <__malloc_unlock>
  8061e0:	80800204 	addi	r2,r16,8
  8061e4:	003f2506 	br	805e7c <__alt_data_end+0xff805e7c>
  8061e8:	12001704 	addi	r8,r2,92
  8061ec:	11c016c4 	addi	r7,r2,91
  8061f0:	4209883a 	add	r4,r8,r8
  8061f4:	003e9606 	br	805c50 <__alt_data_end+0xff805c50>
  8061f8:	3804d1ba 	srli	r2,r7,6
  8061fc:	11400e44 	addi	r5,r2,57
  806200:	10c00e04 	addi	r3,r2,56
  806204:	294b883a 	add	r5,r5,r5
  806208:	003fbc06 	br	8060fc <__alt_data_end+0xff8060fc>
  80620c:	84ff5926 	beq	r16,r19,805f74 <__alt_data_end+0xff805f74>
  806210:	00802074 	movhi	r2,129
  806214:	10a31f04 	addi	r2,r2,-29572
  806218:	14000217 	ldw	r16,8(r2)
  80621c:	00bfff04 	movi	r2,-4
  806220:	80c00117 	ldw	r3,4(r16)
  806224:	1886703a 	and	r3,r3,r2
  806228:	003f9106 	br	806070 <__alt_data_end+0xff806070>
  80622c:	60800217 	ldw	r2,8(r12)
  806230:	213fffc4 	addi	r4,r4,-1
  806234:	1300651e 	bne	r2,r12,8063cc <_malloc_r+0x7f4>
  806238:	208000cc 	andi	r2,r4,3
  80623c:	633ffe04 	addi	r12,r12,-8
  806240:	103ffa1e 	bne	r2,zero,80622c <__alt_data_end+0xff80622c>
  806244:	98800117 	ldw	r2,4(r19)
  806248:	0146303a 	nor	r3,zero,r5
  80624c:	1884703a 	and	r2,r3,r2
  806250:	98800115 	stw	r2,4(r19)
  806254:	294b883a 	add	r5,r5,r5
  806258:	117f2836 	bltu	r2,r5,805efc <__alt_data_end+0xff805efc>
  80625c:	283f2726 	beq	r5,zero,805efc <__alt_data_end+0xff805efc>
  806260:	2886703a 	and	r3,r5,r2
  806264:	5809883a 	mov	r4,r11
  806268:	183ec31e 	bne	r3,zero,805d78 <__alt_data_end+0xff805d78>
  80626c:	294b883a 	add	r5,r5,r5
  806270:	2886703a 	and	r3,r5,r2
  806274:	21000104 	addi	r4,r4,4
  806278:	183ffc26 	beq	r3,zero,80626c <__alt_data_end+0xff80626c>
  80627c:	003ebe06 	br	805d78 <__alt_data_end+0xff805d78>
  806280:	00c05504 	movi	r3,340
  806284:	18801236 	bltu	r3,r2,8062d0 <_malloc_r+0x6f8>
  806288:	8804d3fa 	srli	r2,r17,15
  80628c:	12001e04 	addi	r8,r2,120
  806290:	11c01dc4 	addi	r7,r2,119
  806294:	4209883a 	add	r4,r8,r8
  806298:	003e6d06 	br	805c50 <__alt_data_end+0xff805c50>
  80629c:	00c40004 	movi	r3,4096
  8062a0:	003f4606 	br	805fbc <__alt_data_end+0xff805fbc>
  8062a4:	00800044 	movi	r2,1
  8062a8:	a0800115 	stw	r2,4(r20)
  8062ac:	003f7406 	br	806080 <__alt_data_end+0xff806080>
  8062b0:	1805d0ba 	srai	r2,r3,2
  8062b4:	01c00044 	movi	r7,1
  8062b8:	30c00117 	ldw	r3,4(r6)
  8062bc:	388e983a 	sll	r7,r7,r2
  8062c0:	2805883a 	mov	r2,r5
  8062c4:	38c6b03a 	or	r3,r7,r3
  8062c8:	30c00115 	stw	r3,4(r6)
  8062cc:	003f9b06 	br	80613c <__alt_data_end+0xff80613c>
  8062d0:	00c15504 	movi	r3,1364
  8062d4:	18801a36 	bltu	r3,r2,806340 <_malloc_r+0x768>
  8062d8:	8804d4ba 	srli	r2,r17,18
  8062dc:	12001f44 	addi	r8,r2,125
  8062e0:	11c01f04 	addi	r7,r2,124
  8062e4:	4209883a 	add	r4,r8,r8
  8062e8:	003e5906 	br	805c50 <__alt_data_end+0xff805c50>
  8062ec:	ad400404 	addi	r21,r21,16
  8062f0:	003f1706 	br	805f50 <__alt_data_end+0xff805f50>
  8062f4:	00c01504 	movi	r3,84
  8062f8:	18802336 	bltu	r3,r2,806388 <_malloc_r+0x7b0>
  8062fc:	3804d33a 	srli	r2,r7,12
  806300:	11401bc4 	addi	r5,r2,111
  806304:	10c01b84 	addi	r3,r2,110
  806308:	294b883a 	add	r5,r5,r5
  80630c:	003f7b06 	br	8060fc <__alt_data_end+0xff8060fc>
  806310:	9c000217 	ldw	r16,8(r19)
  806314:	00bfff04 	movi	r2,-4
  806318:	80c00117 	ldw	r3,4(r16)
  80631c:	1886703a 	and	r3,r3,r2
  806320:	003f5306 	br	806070 <__alt_data_end+0xff806070>
  806324:	3083ffcc 	andi	r2,r6,4095
  806328:	103f181e 	bne	r2,zero,805f8c <__alt_data_end+0xff805f8c>
  80632c:	99000217 	ldw	r4,8(r19)
  806330:	b545883a 	add	r2,r22,r21
  806334:	10800054 	ori	r2,r2,1
  806338:	20800115 	stw	r2,4(r4)
  80633c:	003f3e06 	br	806038 <__alt_data_end+0xff806038>
  806340:	01003f84 	movi	r4,254
  806344:	02001fc4 	movi	r8,127
  806348:	01c01f84 	movi	r7,126
  80634c:	003e4006 	br	805c50 <__alt_data_end+0xff805c50>
  806350:	00802074 	movhi	r2,129
  806354:	10a42e04 	addi	r2,r2,-28488
  806358:	15000015 	stw	r20,0(r2)
  80635c:	003f1106 	br	805fa4 <__alt_data_end+0xff805fa4>
  806360:	00800044 	movi	r2,1
  806364:	002b883a 	mov	r21,zero
  806368:	003f1f06 	br	805fe8 <__alt_data_end+0xff805fe8>
  80636c:	81400204 	addi	r5,r16,8
  806370:	9009883a 	mov	r4,r18
  806374:	08055840 	call	805584 <_free_r>
  806378:	00802074 	movhi	r2,129
  80637c:	10ab6a04 	addi	r2,r2,-21080
  806380:	10c00017 	ldw	r3,0(r2)
  806384:	003f2c06 	br	806038 <__alt_data_end+0xff806038>
  806388:	00c05504 	movi	r3,340
  80638c:	18800536 	bltu	r3,r2,8063a4 <_malloc_r+0x7cc>
  806390:	3804d3fa 	srli	r2,r7,15
  806394:	11401e04 	addi	r5,r2,120
  806398:	10c01dc4 	addi	r3,r2,119
  80639c:	294b883a 	add	r5,r5,r5
  8063a0:	003f5606 	br	8060fc <__alt_data_end+0xff8060fc>
  8063a4:	00c15504 	movi	r3,1364
  8063a8:	18800536 	bltu	r3,r2,8063c0 <_malloc_r+0x7e8>
  8063ac:	3804d4ba 	srli	r2,r7,18
  8063b0:	11401f44 	addi	r5,r2,125
  8063b4:	10c01f04 	addi	r3,r2,124
  8063b8:	294b883a 	add	r5,r5,r5
  8063bc:	003f4f06 	br	8060fc <__alt_data_end+0xff8060fc>
  8063c0:	01403f84 	movi	r5,254
  8063c4:	00c01f84 	movi	r3,126
  8063c8:	003f4c06 	br	8060fc <__alt_data_end+0xff8060fc>
  8063cc:	98800117 	ldw	r2,4(r19)
  8063d0:	003fa006 	br	806254 <__alt_data_end+0xff806254>
  8063d4:	8808d0fa 	srli	r4,r17,3
  8063d8:	20800044 	addi	r2,r4,1
  8063dc:	1085883a 	add	r2,r2,r2
  8063e0:	003e9006 	br	805e24 <__alt_data_end+0xff805e24>

008063e4 <_sbrk_r>:
  8063e4:	defffd04 	addi	sp,sp,-12
  8063e8:	dc000015 	stw	r16,0(sp)
  8063ec:	04002074 	movhi	r16,129
  8063f0:	dc400115 	stw	r17,4(sp)
  8063f4:	842b6604 	addi	r16,r16,-21096
  8063f8:	2023883a 	mov	r17,r4
  8063fc:	2809883a 	mov	r4,r5
  806400:	dfc00215 	stw	ra,8(sp)
  806404:	80000015 	stw	zero,0(r16)
  806408:	0806ee00 	call	806ee0 <sbrk>
  80640c:	00ffffc4 	movi	r3,-1
  806410:	10c00526 	beq	r2,r3,806428 <_sbrk_r+0x44>
  806414:	dfc00217 	ldw	ra,8(sp)
  806418:	dc400117 	ldw	r17,4(sp)
  80641c:	dc000017 	ldw	r16,0(sp)
  806420:	dec00304 	addi	sp,sp,12
  806424:	f800283a 	ret
  806428:	80c00017 	ldw	r3,0(r16)
  80642c:	183ff926 	beq	r3,zero,806414 <__alt_data_end+0xff806414>
  806430:	88c00015 	stw	r3,0(r17)
  806434:	003ff706 	br	806414 <__alt_data_end+0xff806414>

00806438 <__sread>:
  806438:	defffe04 	addi	sp,sp,-8
  80643c:	dc000015 	stw	r16,0(sp)
  806440:	2821883a 	mov	r16,r5
  806444:	2940038f 	ldh	r5,14(r5)
  806448:	dfc00115 	stw	ra,4(sp)
  80644c:	080683c0 	call	80683c <_read_r>
  806450:	10000716 	blt	r2,zero,806470 <__sread+0x38>
  806454:	80c01417 	ldw	r3,80(r16)
  806458:	1887883a 	add	r3,r3,r2
  80645c:	80c01415 	stw	r3,80(r16)
  806460:	dfc00117 	ldw	ra,4(sp)
  806464:	dc000017 	ldw	r16,0(sp)
  806468:	dec00204 	addi	sp,sp,8
  80646c:	f800283a 	ret
  806470:	80c0030b 	ldhu	r3,12(r16)
  806474:	18fbffcc 	andi	r3,r3,61439
  806478:	80c0030d 	sth	r3,12(r16)
  80647c:	dfc00117 	ldw	ra,4(sp)
  806480:	dc000017 	ldw	r16,0(sp)
  806484:	dec00204 	addi	sp,sp,8
  806488:	f800283a 	ret

0080648c <__seofread>:
  80648c:	0005883a 	mov	r2,zero
  806490:	f800283a 	ret

00806494 <__swrite>:
  806494:	2880030b 	ldhu	r2,12(r5)
  806498:	defffb04 	addi	sp,sp,-20
  80649c:	dcc00315 	stw	r19,12(sp)
  8064a0:	dc800215 	stw	r18,8(sp)
  8064a4:	dc400115 	stw	r17,4(sp)
  8064a8:	dc000015 	stw	r16,0(sp)
  8064ac:	dfc00415 	stw	ra,16(sp)
  8064b0:	10c0400c 	andi	r3,r2,256
  8064b4:	2821883a 	mov	r16,r5
  8064b8:	2023883a 	mov	r17,r4
  8064bc:	3025883a 	mov	r18,r6
  8064c0:	3827883a 	mov	r19,r7
  8064c4:	18000526 	beq	r3,zero,8064dc <__swrite+0x48>
  8064c8:	2940038f 	ldh	r5,14(r5)
  8064cc:	01c00084 	movi	r7,2
  8064d0:	000d883a 	mov	r6,zero
  8064d4:	08067dc0 	call	8067dc <_lseek_r>
  8064d8:	8080030b 	ldhu	r2,12(r16)
  8064dc:	8140038f 	ldh	r5,14(r16)
  8064e0:	10bbffcc 	andi	r2,r2,61439
  8064e4:	980f883a 	mov	r7,r19
  8064e8:	900d883a 	mov	r6,r18
  8064ec:	8809883a 	mov	r4,r17
  8064f0:	8080030d 	sth	r2,12(r16)
  8064f4:	dfc00417 	ldw	ra,16(sp)
  8064f8:	dcc00317 	ldw	r19,12(sp)
  8064fc:	dc800217 	ldw	r18,8(sp)
  806500:	dc400117 	ldw	r17,4(sp)
  806504:	dc000017 	ldw	r16,0(sp)
  806508:	dec00504 	addi	sp,sp,20
  80650c:	08065741 	jmpi	806574 <_write_r>

00806510 <__sseek>:
  806510:	defffe04 	addi	sp,sp,-8
  806514:	dc000015 	stw	r16,0(sp)
  806518:	2821883a 	mov	r16,r5
  80651c:	2940038f 	ldh	r5,14(r5)
  806520:	dfc00115 	stw	ra,4(sp)
  806524:	08067dc0 	call	8067dc <_lseek_r>
  806528:	00ffffc4 	movi	r3,-1
  80652c:	10c00826 	beq	r2,r3,806550 <__sseek+0x40>
  806530:	80c0030b 	ldhu	r3,12(r16)
  806534:	80801415 	stw	r2,80(r16)
  806538:	18c40014 	ori	r3,r3,4096
  80653c:	80c0030d 	sth	r3,12(r16)
  806540:	dfc00117 	ldw	ra,4(sp)
  806544:	dc000017 	ldw	r16,0(sp)
  806548:	dec00204 	addi	sp,sp,8
  80654c:	f800283a 	ret
  806550:	80c0030b 	ldhu	r3,12(r16)
  806554:	18fbffcc 	andi	r3,r3,61439
  806558:	80c0030d 	sth	r3,12(r16)
  80655c:	dfc00117 	ldw	ra,4(sp)
  806560:	dc000017 	ldw	r16,0(sp)
  806564:	dec00204 	addi	sp,sp,8
  806568:	f800283a 	ret

0080656c <__sclose>:
  80656c:	2940038f 	ldh	r5,14(r5)
  806570:	08065d41 	jmpi	8065d4 <_close_r>

00806574 <_write_r>:
  806574:	defffd04 	addi	sp,sp,-12
  806578:	2805883a 	mov	r2,r5
  80657c:	dc000015 	stw	r16,0(sp)
  806580:	04002074 	movhi	r16,129
  806584:	dc400115 	stw	r17,4(sp)
  806588:	300b883a 	mov	r5,r6
  80658c:	842b6604 	addi	r16,r16,-21096
  806590:	2023883a 	mov	r17,r4
  806594:	380d883a 	mov	r6,r7
  806598:	1009883a 	mov	r4,r2
  80659c:	dfc00215 	stw	ra,8(sp)
  8065a0:	80000015 	stw	zero,0(r16)
  8065a4:	0806fcc0 	call	806fcc <write>
  8065a8:	00ffffc4 	movi	r3,-1
  8065ac:	10c00526 	beq	r2,r3,8065c4 <_write_r+0x50>
  8065b0:	dfc00217 	ldw	ra,8(sp)
  8065b4:	dc400117 	ldw	r17,4(sp)
  8065b8:	dc000017 	ldw	r16,0(sp)
  8065bc:	dec00304 	addi	sp,sp,12
  8065c0:	f800283a 	ret
  8065c4:	80c00017 	ldw	r3,0(r16)
  8065c8:	183ff926 	beq	r3,zero,8065b0 <__alt_data_end+0xff8065b0>
  8065cc:	88c00015 	stw	r3,0(r17)
  8065d0:	003ff706 	br	8065b0 <__alt_data_end+0xff8065b0>

008065d4 <_close_r>:
  8065d4:	defffd04 	addi	sp,sp,-12
  8065d8:	dc000015 	stw	r16,0(sp)
  8065dc:	04002074 	movhi	r16,129
  8065e0:	dc400115 	stw	r17,4(sp)
  8065e4:	842b6604 	addi	r16,r16,-21096
  8065e8:	2023883a 	mov	r17,r4
  8065ec:	2809883a 	mov	r4,r5
  8065f0:	dfc00215 	stw	ra,8(sp)
  8065f4:	80000015 	stw	zero,0(r16)
  8065f8:	08034540 	call	803454 <close>
  8065fc:	00ffffc4 	movi	r3,-1
  806600:	10c00526 	beq	r2,r3,806618 <_close_r+0x44>
  806604:	dfc00217 	ldw	ra,8(sp)
  806608:	dc400117 	ldw	r17,4(sp)
  80660c:	dc000017 	ldw	r16,0(sp)
  806610:	dec00304 	addi	sp,sp,12
  806614:	f800283a 	ret
  806618:	80c00017 	ldw	r3,0(r16)
  80661c:	183ff926 	beq	r3,zero,806604 <__alt_data_end+0xff806604>
  806620:	88c00015 	stw	r3,0(r17)
  806624:	003ff706 	br	806604 <__alt_data_end+0xff806604>

00806628 <_fclose_r>:
  806628:	28003926 	beq	r5,zero,806710 <_fclose_r+0xe8>
  80662c:	defffc04 	addi	sp,sp,-16
  806630:	dc400115 	stw	r17,4(sp)
  806634:	dc000015 	stw	r16,0(sp)
  806638:	dfc00315 	stw	ra,12(sp)
  80663c:	dc800215 	stw	r18,8(sp)
  806640:	2023883a 	mov	r17,r4
  806644:	2821883a 	mov	r16,r5
  806648:	20000226 	beq	r4,zero,806654 <_fclose_r+0x2c>
  80664c:	20800e17 	ldw	r2,56(r4)
  806650:	10002726 	beq	r2,zero,8066f0 <_fclose_r+0xc8>
  806654:	8080030f 	ldh	r2,12(r16)
  806658:	1000071e 	bne	r2,zero,806678 <_fclose_r+0x50>
  80665c:	0005883a 	mov	r2,zero
  806660:	dfc00317 	ldw	ra,12(sp)
  806664:	dc800217 	ldw	r18,8(sp)
  806668:	dc400117 	ldw	r17,4(sp)
  80666c:	dc000017 	ldw	r16,0(sp)
  806670:	dec00404 	addi	sp,sp,16
  806674:	f800283a 	ret
  806678:	800b883a 	mov	r5,r16
  80667c:	8809883a 	mov	r4,r17
  806680:	0804e180 	call	804e18 <__sflush_r>
  806684:	1025883a 	mov	r18,r2
  806688:	80800b17 	ldw	r2,44(r16)
  80668c:	10000426 	beq	r2,zero,8066a0 <_fclose_r+0x78>
  806690:	81400717 	ldw	r5,28(r16)
  806694:	8809883a 	mov	r4,r17
  806698:	103ee83a 	callr	r2
  80669c:	10001616 	blt	r2,zero,8066f8 <_fclose_r+0xd0>
  8066a0:	8080030b 	ldhu	r2,12(r16)
  8066a4:	1080200c 	andi	r2,r2,128
  8066a8:	1000151e 	bne	r2,zero,806700 <_fclose_r+0xd8>
  8066ac:	81400c17 	ldw	r5,48(r16)
  8066b0:	28000526 	beq	r5,zero,8066c8 <_fclose_r+0xa0>
  8066b4:	80801004 	addi	r2,r16,64
  8066b8:	28800226 	beq	r5,r2,8066c4 <_fclose_r+0x9c>
  8066bc:	8809883a 	mov	r4,r17
  8066c0:	08055840 	call	805584 <_free_r>
  8066c4:	80000c15 	stw	zero,48(r16)
  8066c8:	81401117 	ldw	r5,68(r16)
  8066cc:	28000326 	beq	r5,zero,8066dc <_fclose_r+0xb4>
  8066d0:	8809883a 	mov	r4,r17
  8066d4:	08055840 	call	805584 <_free_r>
  8066d8:	80001115 	stw	zero,68(r16)
  8066dc:	08054200 	call	805420 <__sfp_lock_acquire>
  8066e0:	8000030d 	sth	zero,12(r16)
  8066e4:	08054240 	call	805424 <__sfp_lock_release>
  8066e8:	9005883a 	mov	r2,r18
  8066ec:	003fdc06 	br	806660 <__alt_data_end+0xff806660>
  8066f0:	08054100 	call	805410 <__sinit>
  8066f4:	003fd706 	br	806654 <__alt_data_end+0xff806654>
  8066f8:	04bfffc4 	movi	r18,-1
  8066fc:	003fe806 	br	8066a0 <__alt_data_end+0xff8066a0>
  806700:	81400417 	ldw	r5,16(r16)
  806704:	8809883a 	mov	r4,r17
  806708:	08055840 	call	805584 <_free_r>
  80670c:	003fe706 	br	8066ac <__alt_data_end+0xff8066ac>
  806710:	0005883a 	mov	r2,zero
  806714:	f800283a 	ret

00806718 <fclose>:
  806718:	00802074 	movhi	r2,129
  80671c:	10a42d04 	addi	r2,r2,-28492
  806720:	200b883a 	mov	r5,r4
  806724:	11000017 	ldw	r4,0(r2)
  806728:	08066281 	jmpi	806628 <_fclose_r>

0080672c <_fstat_r>:
  80672c:	defffd04 	addi	sp,sp,-12
  806730:	2805883a 	mov	r2,r5
  806734:	dc000015 	stw	r16,0(sp)
  806738:	04002074 	movhi	r16,129
  80673c:	dc400115 	stw	r17,4(sp)
  806740:	842b6604 	addi	r16,r16,-21096
  806744:	2023883a 	mov	r17,r4
  806748:	300b883a 	mov	r5,r6
  80674c:	1009883a 	mov	r4,r2
  806750:	dfc00215 	stw	ra,8(sp)
  806754:	80000015 	stw	zero,0(r16)
  806758:	0806ac00 	call	806ac0 <fstat>
  80675c:	00ffffc4 	movi	r3,-1
  806760:	10c00526 	beq	r2,r3,806778 <_fstat_r+0x4c>
  806764:	dfc00217 	ldw	ra,8(sp)
  806768:	dc400117 	ldw	r17,4(sp)
  80676c:	dc000017 	ldw	r16,0(sp)
  806770:	dec00304 	addi	sp,sp,12
  806774:	f800283a 	ret
  806778:	80c00017 	ldw	r3,0(r16)
  80677c:	183ff926 	beq	r3,zero,806764 <__alt_data_end+0xff806764>
  806780:	88c00015 	stw	r3,0(r17)
  806784:	003ff706 	br	806764 <__alt_data_end+0xff806764>

00806788 <_isatty_r>:
  806788:	defffd04 	addi	sp,sp,-12
  80678c:	dc000015 	stw	r16,0(sp)
  806790:	04002074 	movhi	r16,129
  806794:	dc400115 	stw	r17,4(sp)
  806798:	842b6604 	addi	r16,r16,-21096
  80679c:	2023883a 	mov	r17,r4
  8067a0:	2809883a 	mov	r4,r5
  8067a4:	dfc00215 	stw	ra,8(sp)
  8067a8:	80000015 	stw	zero,0(r16)
  8067ac:	0806bac0 	call	806bac <isatty>
  8067b0:	00ffffc4 	movi	r3,-1
  8067b4:	10c00526 	beq	r2,r3,8067cc <_isatty_r+0x44>
  8067b8:	dfc00217 	ldw	ra,8(sp)
  8067bc:	dc400117 	ldw	r17,4(sp)
  8067c0:	dc000017 	ldw	r16,0(sp)
  8067c4:	dec00304 	addi	sp,sp,12
  8067c8:	f800283a 	ret
  8067cc:	80c00017 	ldw	r3,0(r16)
  8067d0:	183ff926 	beq	r3,zero,8067b8 <__alt_data_end+0xff8067b8>
  8067d4:	88c00015 	stw	r3,0(r17)
  8067d8:	003ff706 	br	8067b8 <__alt_data_end+0xff8067b8>

008067dc <_lseek_r>:
  8067dc:	defffd04 	addi	sp,sp,-12
  8067e0:	2805883a 	mov	r2,r5
  8067e4:	dc000015 	stw	r16,0(sp)
  8067e8:	04002074 	movhi	r16,129
  8067ec:	dc400115 	stw	r17,4(sp)
  8067f0:	300b883a 	mov	r5,r6
  8067f4:	842b6604 	addi	r16,r16,-21096
  8067f8:	2023883a 	mov	r17,r4
  8067fc:	380d883a 	mov	r6,r7
  806800:	1009883a 	mov	r4,r2
  806804:	dfc00215 	stw	ra,8(sp)
  806808:	80000015 	stw	zero,0(r16)
  80680c:	0806c8c0 	call	806c8c <lseek>
  806810:	00ffffc4 	movi	r3,-1
  806814:	10c00526 	beq	r2,r3,80682c <_lseek_r+0x50>
  806818:	dfc00217 	ldw	ra,8(sp)
  80681c:	dc400117 	ldw	r17,4(sp)
  806820:	dc000017 	ldw	r16,0(sp)
  806824:	dec00304 	addi	sp,sp,12
  806828:	f800283a 	ret
  80682c:	80c00017 	ldw	r3,0(r16)
  806830:	183ff926 	beq	r3,zero,806818 <__alt_data_end+0xff806818>
  806834:	88c00015 	stw	r3,0(r17)
  806838:	003ff706 	br	806818 <__alt_data_end+0xff806818>

0080683c <_read_r>:
  80683c:	defffd04 	addi	sp,sp,-12
  806840:	2805883a 	mov	r2,r5
  806844:	dc000015 	stw	r16,0(sp)
  806848:	04002074 	movhi	r16,129
  80684c:	dc400115 	stw	r17,4(sp)
  806850:	300b883a 	mov	r5,r6
  806854:	842b6604 	addi	r16,r16,-21096
  806858:	2023883a 	mov	r17,r4
  80685c:	380d883a 	mov	r6,r7
  806860:	1009883a 	mov	r4,r2
  806864:	dfc00215 	stw	ra,8(sp)
  806868:	80000015 	stw	zero,0(r16)
  80686c:	0806de40 	call	806de4 <read>
  806870:	00ffffc4 	movi	r3,-1
  806874:	10c00526 	beq	r2,r3,80688c <_read_r+0x50>
  806878:	dfc00217 	ldw	ra,8(sp)
  80687c:	dc400117 	ldw	r17,4(sp)
  806880:	dc000017 	ldw	r16,0(sp)
  806884:	dec00304 	addi	sp,sp,12
  806888:	f800283a 	ret
  80688c:	80c00017 	ldw	r3,0(r16)
  806890:	183ff926 	beq	r3,zero,806878 <__alt_data_end+0xff806878>
  806894:	88c00015 	stw	r3,0(r17)
  806898:	003ff706 	br	806878 <__alt_data_end+0xff806878>

0080689c <__divsi3>:
  80689c:	20001b16 	blt	r4,zero,80690c <__divsi3+0x70>
  8068a0:	000f883a 	mov	r7,zero
  8068a4:	28001616 	blt	r5,zero,806900 <__divsi3+0x64>
  8068a8:	200d883a 	mov	r6,r4
  8068ac:	29001a2e 	bgeu	r5,r4,806918 <__divsi3+0x7c>
  8068b0:	00800804 	movi	r2,32
  8068b4:	00c00044 	movi	r3,1
  8068b8:	00000106 	br	8068c0 <__divsi3+0x24>
  8068bc:	10000d26 	beq	r2,zero,8068f4 <__divsi3+0x58>
  8068c0:	294b883a 	add	r5,r5,r5
  8068c4:	10bfffc4 	addi	r2,r2,-1
  8068c8:	18c7883a 	add	r3,r3,r3
  8068cc:	293ffb36 	bltu	r5,r4,8068bc <__alt_data_end+0xff8068bc>
  8068d0:	0005883a 	mov	r2,zero
  8068d4:	18000726 	beq	r3,zero,8068f4 <__divsi3+0x58>
  8068d8:	0005883a 	mov	r2,zero
  8068dc:	31400236 	bltu	r6,r5,8068e8 <__divsi3+0x4c>
  8068e0:	314dc83a 	sub	r6,r6,r5
  8068e4:	10c4b03a 	or	r2,r2,r3
  8068e8:	1806d07a 	srli	r3,r3,1
  8068ec:	280ad07a 	srli	r5,r5,1
  8068f0:	183ffa1e 	bne	r3,zero,8068dc <__alt_data_end+0xff8068dc>
  8068f4:	38000126 	beq	r7,zero,8068fc <__divsi3+0x60>
  8068f8:	0085c83a 	sub	r2,zero,r2
  8068fc:	f800283a 	ret
  806900:	014bc83a 	sub	r5,zero,r5
  806904:	39c0005c 	xori	r7,r7,1
  806908:	003fe706 	br	8068a8 <__alt_data_end+0xff8068a8>
  80690c:	0109c83a 	sub	r4,zero,r4
  806910:	01c00044 	movi	r7,1
  806914:	003fe306 	br	8068a4 <__alt_data_end+0xff8068a4>
  806918:	00c00044 	movi	r3,1
  80691c:	003fee06 	br	8068d8 <__alt_data_end+0xff8068d8>

00806920 <__modsi3>:
  806920:	20001716 	blt	r4,zero,806980 <__modsi3+0x60>
  806924:	000f883a 	mov	r7,zero
  806928:	2005883a 	mov	r2,r4
  80692c:	28001216 	blt	r5,zero,806978 <__modsi3+0x58>
  806930:	2900162e 	bgeu	r5,r4,80698c <__modsi3+0x6c>
  806934:	01800804 	movi	r6,32
  806938:	00c00044 	movi	r3,1
  80693c:	00000106 	br	806944 <__modsi3+0x24>
  806940:	30000a26 	beq	r6,zero,80696c <__modsi3+0x4c>
  806944:	294b883a 	add	r5,r5,r5
  806948:	31bfffc4 	addi	r6,r6,-1
  80694c:	18c7883a 	add	r3,r3,r3
  806950:	293ffb36 	bltu	r5,r4,806940 <__alt_data_end+0xff806940>
  806954:	18000526 	beq	r3,zero,80696c <__modsi3+0x4c>
  806958:	1806d07a 	srli	r3,r3,1
  80695c:	11400136 	bltu	r2,r5,806964 <__modsi3+0x44>
  806960:	1145c83a 	sub	r2,r2,r5
  806964:	280ad07a 	srli	r5,r5,1
  806968:	183ffb1e 	bne	r3,zero,806958 <__alt_data_end+0xff806958>
  80696c:	38000126 	beq	r7,zero,806974 <__modsi3+0x54>
  806970:	0085c83a 	sub	r2,zero,r2
  806974:	f800283a 	ret
  806978:	014bc83a 	sub	r5,zero,r5
  80697c:	003fec06 	br	806930 <__alt_data_end+0xff806930>
  806980:	0109c83a 	sub	r4,zero,r4
  806984:	01c00044 	movi	r7,1
  806988:	003fe706 	br	806928 <__alt_data_end+0xff806928>
  80698c:	00c00044 	movi	r3,1
  806990:	003ff106 	br	806958 <__alt_data_end+0xff806958>

00806994 <__udivsi3>:
  806994:	200d883a 	mov	r6,r4
  806998:	2900152e 	bgeu	r5,r4,8069f0 <__udivsi3+0x5c>
  80699c:	28001416 	blt	r5,zero,8069f0 <__udivsi3+0x5c>
  8069a0:	00800804 	movi	r2,32
  8069a4:	00c00044 	movi	r3,1
  8069a8:	00000206 	br	8069b4 <__udivsi3+0x20>
  8069ac:	10000e26 	beq	r2,zero,8069e8 <__udivsi3+0x54>
  8069b0:	28000516 	blt	r5,zero,8069c8 <__udivsi3+0x34>
  8069b4:	294b883a 	add	r5,r5,r5
  8069b8:	10bfffc4 	addi	r2,r2,-1
  8069bc:	18c7883a 	add	r3,r3,r3
  8069c0:	293ffa36 	bltu	r5,r4,8069ac <__alt_data_end+0xff8069ac>
  8069c4:	18000826 	beq	r3,zero,8069e8 <__udivsi3+0x54>
  8069c8:	0005883a 	mov	r2,zero
  8069cc:	31400236 	bltu	r6,r5,8069d8 <__udivsi3+0x44>
  8069d0:	314dc83a 	sub	r6,r6,r5
  8069d4:	10c4b03a 	or	r2,r2,r3
  8069d8:	1806d07a 	srli	r3,r3,1
  8069dc:	280ad07a 	srli	r5,r5,1
  8069e0:	183ffa1e 	bne	r3,zero,8069cc <__alt_data_end+0xff8069cc>
  8069e4:	f800283a 	ret
  8069e8:	0005883a 	mov	r2,zero
  8069ec:	f800283a 	ret
  8069f0:	00c00044 	movi	r3,1
  8069f4:	003ff406 	br	8069c8 <__alt_data_end+0xff8069c8>

008069f8 <__umodsi3>:
  8069f8:	2005883a 	mov	r2,r4
  8069fc:	2900122e 	bgeu	r5,r4,806a48 <__umodsi3+0x50>
  806a00:	28001116 	blt	r5,zero,806a48 <__umodsi3+0x50>
  806a04:	01800804 	movi	r6,32
  806a08:	00c00044 	movi	r3,1
  806a0c:	00000206 	br	806a18 <__umodsi3+0x20>
  806a10:	30000c26 	beq	r6,zero,806a44 <__umodsi3+0x4c>
  806a14:	28000516 	blt	r5,zero,806a2c <__umodsi3+0x34>
  806a18:	294b883a 	add	r5,r5,r5
  806a1c:	31bfffc4 	addi	r6,r6,-1
  806a20:	18c7883a 	add	r3,r3,r3
  806a24:	293ffa36 	bltu	r5,r4,806a10 <__alt_data_end+0xff806a10>
  806a28:	18000626 	beq	r3,zero,806a44 <__umodsi3+0x4c>
  806a2c:	1806d07a 	srli	r3,r3,1
  806a30:	11400136 	bltu	r2,r5,806a38 <__umodsi3+0x40>
  806a34:	1145c83a 	sub	r2,r2,r5
  806a38:	280ad07a 	srli	r5,r5,1
  806a3c:	183ffb1e 	bne	r3,zero,806a2c <__alt_data_end+0xff806a2c>
  806a40:	f800283a 	ret
  806a44:	f800283a 	ret
  806a48:	00c00044 	movi	r3,1
  806a4c:	003ff706 	br	806a2c <__alt_data_end+0xff806a2c>

00806a50 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
  806a50:	defffd04 	addi	sp,sp,-12
  806a54:	df000215 	stw	fp,8(sp)
  806a58:	df000204 	addi	fp,sp,8
  806a5c:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
  806a60:	0001883a 	nop
  806a64:	e0bfff17 	ldw	r2,-4(fp)
  806a68:	e0bffe15 	stw	r2,-8(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int r2 asm ("r2") = exit_code;
  806a6c:	e0bffe17 	ldw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
  806a70:	10000226 	beq	r2,zero,806a7c <_exit+0x2c>
    ALT_SIM_FAIL();
  806a74:	002af070 	cmpltui	zero,zero,43969
  806a78:	00000106 	br	806a80 <_exit+0x30>
  } else {
    ALT_SIM_PASS();
  806a7c:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
  806a80:	003fff06 	br	806a80 <__alt_data_end+0xff806a80>

00806a84 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  806a84:	defffe04 	addi	sp,sp,-8
  806a88:	dfc00115 	stw	ra,4(sp)
  806a8c:	df000015 	stw	fp,0(sp)
  806a90:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  806a94:	d0a00617 	ldw	r2,-32744(gp)
  806a98:	10000326 	beq	r2,zero,806aa8 <alt_get_errno+0x24>
  806a9c:	d0a00617 	ldw	r2,-32744(gp)
  806aa0:	103ee83a 	callr	r2
  806aa4:	00000106 	br	806aac <alt_get_errno+0x28>
  806aa8:	d0a74504 	addi	r2,gp,-25324
}
  806aac:	e037883a 	mov	sp,fp
  806ab0:	dfc00117 	ldw	ra,4(sp)
  806ab4:	df000017 	ldw	fp,0(sp)
  806ab8:	dec00204 	addi	sp,sp,8
  806abc:	f800283a 	ret

00806ac0 <fstat>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_FSTAT (int file, struct stat *st)
{
  806ac0:	defffb04 	addi	sp,sp,-20
  806ac4:	dfc00415 	stw	ra,16(sp)
  806ac8:	df000315 	stw	fp,12(sp)
  806acc:	df000304 	addi	fp,sp,12
  806ad0:	e13ffe15 	stw	r4,-8(fp)
  806ad4:	e17fff15 	stw	r5,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
  806ad8:	e0bffe17 	ldw	r2,-8(fp)
  806adc:	10000616 	blt	r2,zero,806af8 <fstat+0x38>
  806ae0:	e0bffe17 	ldw	r2,-8(fp)
  806ae4:	10c00324 	muli	r3,r2,12
  806ae8:	00802074 	movhi	r2,129
  806aec:	10a1b604 	addi	r2,r2,-31016
  806af0:	1885883a 	add	r2,r3,r2
  806af4:	00000106 	br	806afc <fstat+0x3c>
  806af8:	0005883a 	mov	r2,zero
  806afc:	e0bffd15 	stw	r2,-12(fp)
  
  if (fd)
  806b00:	e0bffd17 	ldw	r2,-12(fp)
  806b04:	10001026 	beq	r2,zero,806b48 <fstat+0x88>
  {
    /* Call the drivers fstat() function to fill out the "st" structure. */

    if (fd->dev->fstat)
  806b08:	e0bffd17 	ldw	r2,-12(fp)
  806b0c:	10800017 	ldw	r2,0(r2)
  806b10:	10800817 	ldw	r2,32(r2)
  806b14:	10000726 	beq	r2,zero,806b34 <fstat+0x74>
    {
      return fd->dev->fstat(fd, st);
  806b18:	e0bffd17 	ldw	r2,-12(fp)
  806b1c:	10800017 	ldw	r2,0(r2)
  806b20:	10800817 	ldw	r2,32(r2)
  806b24:	e17fff17 	ldw	r5,-4(fp)
  806b28:	e13ffd17 	ldw	r4,-12(fp)
  806b2c:	103ee83a 	callr	r2
  806b30:	00000a06 	br	806b5c <fstat+0x9c>
     * device.
     */
 
    else
    {
      st->st_mode = _IFCHR;
  806b34:	e0bfff17 	ldw	r2,-4(fp)
  806b38:	00c80004 	movi	r3,8192
  806b3c:	10c00115 	stw	r3,4(r2)
      return 0;
  806b40:	0005883a 	mov	r2,zero
  806b44:	00000506 	br	806b5c <fstat+0x9c>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
  806b48:	0806a840 	call	806a84 <alt_get_errno>
  806b4c:	1007883a 	mov	r3,r2
  806b50:	00801444 	movi	r2,81
  806b54:	18800015 	stw	r2,0(r3)
    return -1;
  806b58:	00bfffc4 	movi	r2,-1
  }
}
  806b5c:	e037883a 	mov	sp,fp
  806b60:	dfc00117 	ldw	ra,4(sp)
  806b64:	df000017 	ldw	fp,0(sp)
  806b68:	dec00204 	addi	sp,sp,8
  806b6c:	f800283a 	ret

00806b70 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  806b70:	defffe04 	addi	sp,sp,-8
  806b74:	dfc00115 	stw	ra,4(sp)
  806b78:	df000015 	stw	fp,0(sp)
  806b7c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  806b80:	d0a00617 	ldw	r2,-32744(gp)
  806b84:	10000326 	beq	r2,zero,806b94 <alt_get_errno+0x24>
  806b88:	d0a00617 	ldw	r2,-32744(gp)
  806b8c:	103ee83a 	callr	r2
  806b90:	00000106 	br	806b98 <alt_get_errno+0x28>
  806b94:	d0a74504 	addi	r2,gp,-25324
}
  806b98:	e037883a 	mov	sp,fp
  806b9c:	dfc00117 	ldw	ra,4(sp)
  806ba0:	df000017 	ldw	fp,0(sp)
  806ba4:	dec00204 	addi	sp,sp,8
  806ba8:	f800283a 	ret

00806bac <isatty>:
 *
 * ALT_ISATTY is mapped onto the isatty() system call in alt_syscall.h
 */
 
int ALT_ISATTY (int file)
{
  806bac:	deffed04 	addi	sp,sp,-76
  806bb0:	dfc01215 	stw	ra,72(sp)
  806bb4:	df001115 	stw	fp,68(sp)
  806bb8:	df001104 	addi	fp,sp,68
  806bbc:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
  806bc0:	e0bfff17 	ldw	r2,-4(fp)
  806bc4:	10000616 	blt	r2,zero,806be0 <isatty+0x34>
  806bc8:	e0bfff17 	ldw	r2,-4(fp)
  806bcc:	10c00324 	muli	r3,r2,12
  806bd0:	00802074 	movhi	r2,129
  806bd4:	10a1b604 	addi	r2,r2,-31016
  806bd8:	1885883a 	add	r2,r3,r2
  806bdc:	00000106 	br	806be4 <isatty+0x38>
  806be0:	0005883a 	mov	r2,zero
  806be4:	e0bfef15 	stw	r2,-68(fp)
  
  if (fd)
  806be8:	e0bfef17 	ldw	r2,-68(fp)
  806bec:	10000e26 	beq	r2,zero,806c28 <isatty+0x7c>
    /*
     * If a device driver does not provide an fstat() function, then it is 
     * treated as a terminal device by default.
     */

    if (!fd->dev->fstat)
  806bf0:	e0bfef17 	ldw	r2,-68(fp)
  806bf4:	10800017 	ldw	r2,0(r2)
  806bf8:	10800817 	ldw	r2,32(r2)
  806bfc:	1000021e 	bne	r2,zero,806c08 <isatty+0x5c>
    {
      return 1;
  806c00:	00800044 	movi	r2,1
  806c04:	00000d06 	br	806c3c <isatty+0x90>
     * this is called so that the device can identify itself.
     */ 

    else
    {
      fstat (file, &stat);
  806c08:	e0bff004 	addi	r2,fp,-64
  806c0c:	100b883a 	mov	r5,r2
  806c10:	e13fff17 	ldw	r4,-4(fp)
  806c14:	0806ac00 	call	806ac0 <fstat>
      return (stat.st_mode == _IFCHR) ? 1 : 0;
  806c18:	e0bff117 	ldw	r2,-60(fp)
  806c1c:	10880020 	cmpeqi	r2,r2,8192
  806c20:	10803fcc 	andi	r2,r2,255
  806c24:	00000506 	br	806c3c <isatty+0x90>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
  806c28:	0806b700 	call	806b70 <alt_get_errno>
  806c2c:	1007883a 	mov	r3,r2
  806c30:	00801444 	movi	r2,81
  806c34:	18800015 	stw	r2,0(r3)
    return 0;
  806c38:	0005883a 	mov	r2,zero
  }
}
  806c3c:	e037883a 	mov	sp,fp
  806c40:	dfc00117 	ldw	ra,4(sp)
  806c44:	df000017 	ldw	fp,0(sp)
  806c48:	dec00204 	addi	sp,sp,8
  806c4c:	f800283a 	ret

00806c50 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  806c50:	defffe04 	addi	sp,sp,-8
  806c54:	dfc00115 	stw	ra,4(sp)
  806c58:	df000015 	stw	fp,0(sp)
  806c5c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  806c60:	d0a00617 	ldw	r2,-32744(gp)
  806c64:	10000326 	beq	r2,zero,806c74 <alt_get_errno+0x24>
  806c68:	d0a00617 	ldw	r2,-32744(gp)
  806c6c:	103ee83a 	callr	r2
  806c70:	00000106 	br	806c78 <alt_get_errno+0x28>
  806c74:	d0a74504 	addi	r2,gp,-25324
}
  806c78:	e037883a 	mov	sp,fp
  806c7c:	dfc00117 	ldw	ra,4(sp)
  806c80:	df000017 	ldw	fp,0(sp)
  806c84:	dec00204 	addi	sp,sp,8
  806c88:	f800283a 	ret

00806c8c <lseek>:
 * ALT_LSEEK is mapped onto the lseek() system call in alt_syscall.h
 *
 */

off_t ALT_LSEEK (int file, off_t ptr, int dir)
{
  806c8c:	defff904 	addi	sp,sp,-28
  806c90:	dfc00615 	stw	ra,24(sp)
  806c94:	df000515 	stw	fp,20(sp)
  806c98:	df000504 	addi	fp,sp,20
  806c9c:	e13ffd15 	stw	r4,-12(fp)
  806ca0:	e17ffe15 	stw	r5,-8(fp)
  806ca4:	e1bfff15 	stw	r6,-4(fp)
  alt_fd* fd;
  off_t   rc = 0; 
  806ca8:	e03ffb15 	stw	zero,-20(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
  806cac:	e0bffd17 	ldw	r2,-12(fp)
  806cb0:	10000616 	blt	r2,zero,806ccc <lseek+0x40>
  806cb4:	e0bffd17 	ldw	r2,-12(fp)
  806cb8:	10c00324 	muli	r3,r2,12
  806cbc:	00802074 	movhi	r2,129
  806cc0:	10a1b604 	addi	r2,r2,-31016
  806cc4:	1885883a 	add	r2,r3,r2
  806cc8:	00000106 	br	806cd0 <lseek+0x44>
  806ccc:	0005883a 	mov	r2,zero
  806cd0:	e0bffc15 	stw	r2,-16(fp)
  
  if (fd) 
  806cd4:	e0bffc17 	ldw	r2,-16(fp)
  806cd8:	10001026 	beq	r2,zero,806d1c <lseek+0x90>
    /*
     * If the device driver provides an implementation of the lseek() function,
     * then call that to process the request.
     */
 
    if (fd->dev->lseek)
  806cdc:	e0bffc17 	ldw	r2,-16(fp)
  806ce0:	10800017 	ldw	r2,0(r2)
  806ce4:	10800717 	ldw	r2,28(r2)
  806ce8:	10000926 	beq	r2,zero,806d10 <lseek+0x84>
    {
      rc = fd->dev->lseek(fd, ptr, dir);
  806cec:	e0bffc17 	ldw	r2,-16(fp)
  806cf0:	10800017 	ldw	r2,0(r2)
  806cf4:	10800717 	ldw	r2,28(r2)
  806cf8:	e1bfff17 	ldw	r6,-4(fp)
  806cfc:	e17ffe17 	ldw	r5,-8(fp)
  806d00:	e13ffc17 	ldw	r4,-16(fp)
  806d04:	103ee83a 	callr	r2
  806d08:	e0bffb15 	stw	r2,-20(fp)
  806d0c:	00000506 	br	806d24 <lseek+0x98>
     * Otherwise return an error.
     */

    else
    {
      rc = -ENOTSUP;
  806d10:	00bfde84 	movi	r2,-134
  806d14:	e0bffb15 	stw	r2,-20(fp)
  806d18:	00000206 	br	806d24 <lseek+0x98>
    }
  }
  else  
  {
    rc = -EBADFD;
  806d1c:	00bfebc4 	movi	r2,-81
  806d20:	e0bffb15 	stw	r2,-20(fp)
  }

  if (rc < 0)
  806d24:	e0bffb17 	ldw	r2,-20(fp)
  806d28:	1000070e 	bge	r2,zero,806d48 <lseek+0xbc>
  {
    ALT_ERRNO = -rc;
  806d2c:	0806c500 	call	806c50 <alt_get_errno>
  806d30:	1007883a 	mov	r3,r2
  806d34:	e0bffb17 	ldw	r2,-20(fp)
  806d38:	0085c83a 	sub	r2,zero,r2
  806d3c:	18800015 	stw	r2,0(r3)
    rc = -1;
  806d40:	00bfffc4 	movi	r2,-1
  806d44:	e0bffb15 	stw	r2,-20(fp)
  }

  return rc;
  806d48:	e0bffb17 	ldw	r2,-20(fp)
}
  806d4c:	e037883a 	mov	sp,fp
  806d50:	dfc00117 	ldw	ra,4(sp)
  806d54:	df000017 	ldw	fp,0(sp)
  806d58:	dec00204 	addi	sp,sp,8
  806d5c:	f800283a 	ret

00806d60 <__malloc_lock>:
 * configuration is single threaded, so there is nothing to do here. Note that 
 * this requires that malloc is never called by an interrupt service routine.
 */

void __malloc_lock ( struct _reent *_r )
{
  806d60:	defffe04 	addi	sp,sp,-8
  806d64:	df000115 	stw	fp,4(sp)
  806d68:	df000104 	addi	fp,sp,4
  806d6c:	e13fff15 	stw	r4,-4(fp)
}
  806d70:	0001883a 	nop
  806d74:	e037883a 	mov	sp,fp
  806d78:	df000017 	ldw	fp,0(sp)
  806d7c:	dec00104 	addi	sp,sp,4
  806d80:	f800283a 	ret

00806d84 <__malloc_unlock>:
/*
 *
 */

void __malloc_unlock ( struct _reent *_r )
{
  806d84:	defffe04 	addi	sp,sp,-8
  806d88:	df000115 	stw	fp,4(sp)
  806d8c:	df000104 	addi	fp,sp,4
  806d90:	e13fff15 	stw	r4,-4(fp)
}
  806d94:	0001883a 	nop
  806d98:	e037883a 	mov	sp,fp
  806d9c:	df000017 	ldw	fp,0(sp)
  806da0:	dec00104 	addi	sp,sp,4
  806da4:	f800283a 	ret

00806da8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  806da8:	defffe04 	addi	sp,sp,-8
  806dac:	dfc00115 	stw	ra,4(sp)
  806db0:	df000015 	stw	fp,0(sp)
  806db4:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  806db8:	d0a00617 	ldw	r2,-32744(gp)
  806dbc:	10000326 	beq	r2,zero,806dcc <alt_get_errno+0x24>
  806dc0:	d0a00617 	ldw	r2,-32744(gp)
  806dc4:	103ee83a 	callr	r2
  806dc8:	00000106 	br	806dd0 <alt_get_errno+0x28>
  806dcc:	d0a74504 	addi	r2,gp,-25324
}
  806dd0:	e037883a 	mov	sp,fp
  806dd4:	dfc00117 	ldw	ra,4(sp)
  806dd8:	df000017 	ldw	fp,0(sp)
  806ddc:	dec00204 	addi	sp,sp,8
  806de0:	f800283a 	ret

00806de4 <read>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_READ (int file, void *ptr, size_t len)
{
  806de4:	defff904 	addi	sp,sp,-28
  806de8:	dfc00615 	stw	ra,24(sp)
  806dec:	df000515 	stw	fp,20(sp)
  806df0:	df000504 	addi	fp,sp,20
  806df4:	e13ffd15 	stw	r4,-12(fp)
  806df8:	e17ffe15 	stw	r5,-8(fp)
  806dfc:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
  806e00:	e0bffd17 	ldw	r2,-12(fp)
  806e04:	10000616 	blt	r2,zero,806e20 <read+0x3c>
  806e08:	e0bffd17 	ldw	r2,-12(fp)
  806e0c:	10c00324 	muli	r3,r2,12
  806e10:	00802074 	movhi	r2,129
  806e14:	10a1b604 	addi	r2,r2,-31016
  806e18:	1885883a 	add	r2,r3,r2
  806e1c:	00000106 	br	806e24 <read+0x40>
  806e20:	0005883a 	mov	r2,zero
  806e24:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
  806e28:	e0bffb17 	ldw	r2,-20(fp)
  806e2c:	10002226 	beq	r2,zero,806eb8 <read+0xd4>
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
  806e30:	e0bffb17 	ldw	r2,-20(fp)
  806e34:	10800217 	ldw	r2,8(r2)
  806e38:	108000cc 	andi	r2,r2,3
  806e3c:	10800060 	cmpeqi	r2,r2,1
  806e40:	1000181e 	bne	r2,zero,806ea4 <read+0xc0>
        (fd->dev->read))
  806e44:	e0bffb17 	ldw	r2,-20(fp)
  806e48:	10800017 	ldw	r2,0(r2)
  806e4c:	10800517 	ldw	r2,20(r2)
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
  806e50:	10001426 	beq	r2,zero,806ea4 <read+0xc0>
        (fd->dev->read))
      {
        if ((rval = fd->dev->read(fd, ptr, len)) < 0)
  806e54:	e0bffb17 	ldw	r2,-20(fp)
  806e58:	10800017 	ldw	r2,0(r2)
  806e5c:	10800517 	ldw	r2,20(r2)
  806e60:	e0ffff17 	ldw	r3,-4(fp)
  806e64:	180d883a 	mov	r6,r3
  806e68:	e17ffe17 	ldw	r5,-8(fp)
  806e6c:	e13ffb17 	ldw	r4,-20(fp)
  806e70:	103ee83a 	callr	r2
  806e74:	e0bffc15 	stw	r2,-16(fp)
  806e78:	e0bffc17 	ldw	r2,-16(fp)
  806e7c:	1000070e 	bge	r2,zero,806e9c <read+0xb8>
        {
          ALT_ERRNO = -rval;
  806e80:	0806da80 	call	806da8 <alt_get_errno>
  806e84:	1007883a 	mov	r3,r2
  806e88:	e0bffc17 	ldw	r2,-16(fp)
  806e8c:	0085c83a 	sub	r2,zero,r2
  806e90:	18800015 	stw	r2,0(r3)
          return -1;
  806e94:	00bfffc4 	movi	r2,-1
  806e98:	00000c06 	br	806ecc <read+0xe8>
        }
        return rval;
  806e9c:	e0bffc17 	ldw	r2,-16(fp)
  806ea0:	00000a06 	br	806ecc <read+0xe8>
      }
      else
      {
        ALT_ERRNO = EACCES;
  806ea4:	0806da80 	call	806da8 <alt_get_errno>
  806ea8:	1007883a 	mov	r3,r2
  806eac:	00800344 	movi	r2,13
  806eb0:	18800015 	stw	r2,0(r3)
  806eb4:	00000406 	br	806ec8 <read+0xe4>
      }
    }
  else
  {
    ALT_ERRNO = EBADFD;
  806eb8:	0806da80 	call	806da8 <alt_get_errno>
  806ebc:	1007883a 	mov	r3,r2
  806ec0:	00801444 	movi	r2,81
  806ec4:	18800015 	stw	r2,0(r3)
  }
  return -1;
  806ec8:	00bfffc4 	movi	r2,-1
}
  806ecc:	e037883a 	mov	sp,fp
  806ed0:	dfc00117 	ldw	ra,4(sp)
  806ed4:	df000017 	ldw	fp,0(sp)
  806ed8:	dec00204 	addi	sp,sp,8
  806edc:	f800283a 	ret

00806ee0 <sbrk>:
#endif
 
caddr_t ALT_SBRK (int incr) __attribute__ ((no_instrument_function ));

caddr_t ALT_SBRK (int incr)
{ 
  806ee0:	defff904 	addi	sp,sp,-28
  806ee4:	df000615 	stw	fp,24(sp)
  806ee8:	df000604 	addi	fp,sp,24
  806eec:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  806ef0:	0005303a 	rdctl	r2,status
  806ef4:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  806ef8:	e0fffe17 	ldw	r3,-8(fp)
  806efc:	00bfff84 	movi	r2,-2
  806f00:	1884703a 	and	r2,r3,r2
  806f04:	1001703a 	wrctl	status,r2
  
  return context;
  806f08:	e0bffe17 	ldw	r2,-8(fp)
  alt_irq_context context;
  char *prev_heap_end; 

  context = alt_irq_disable_all();
  806f0c:	e0bffb15 	stw	r2,-20(fp)

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
  806f10:	d0a00f17 	ldw	r2,-32708(gp)
  806f14:	10c000c4 	addi	r3,r2,3
  806f18:	00bfff04 	movi	r2,-4
  806f1c:	1884703a 	and	r2,r3,r2
  806f20:	d0a00f15 	stw	r2,-32708(gp)
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
  806f24:	d0e00f17 	ldw	r3,-32708(gp)
  806f28:	e0bfff17 	ldw	r2,-4(fp)
  806f2c:	1887883a 	add	r3,r3,r2
  806f30:	00804034 	movhi	r2,256
  806f34:	10800004 	addi	r2,r2,0
  806f38:	10c0062e 	bgeu	r2,r3,806f54 <sbrk+0x74>
  806f3c:	e0bffb17 	ldw	r2,-20(fp)
  806f40:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  806f44:	e0bffa17 	ldw	r2,-24(fp)
  806f48:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  806f4c:	00bfffc4 	movi	r2,-1
  806f50:	00000b06 	br	806f80 <sbrk+0xa0>
  }
#endif

  prev_heap_end = heap_end; 
  806f54:	d0a00f17 	ldw	r2,-32708(gp)
  806f58:	e0bffd15 	stw	r2,-12(fp)
  heap_end += incr; 
  806f5c:	d0e00f17 	ldw	r3,-32708(gp)
  806f60:	e0bfff17 	ldw	r2,-4(fp)
  806f64:	1885883a 	add	r2,r3,r2
  806f68:	d0a00f15 	stw	r2,-32708(gp)
  806f6c:	e0bffb17 	ldw	r2,-20(fp)
  806f70:	e0bffc15 	stw	r2,-16(fp)
  806f74:	e0bffc17 	ldw	r2,-16(fp)
  806f78:	1001703a 	wrctl	status,r2

#endif

  alt_irq_enable_all(context);

  return (caddr_t) prev_heap_end; 
  806f7c:	e0bffd17 	ldw	r2,-12(fp)
} 
  806f80:	e037883a 	mov	sp,fp
  806f84:	df000017 	ldw	fp,0(sp)
  806f88:	dec00104 	addi	sp,sp,4
  806f8c:	f800283a 	ret

00806f90 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  806f90:	defffe04 	addi	sp,sp,-8
  806f94:	dfc00115 	stw	ra,4(sp)
  806f98:	df000015 	stw	fp,0(sp)
  806f9c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  806fa0:	d0a00617 	ldw	r2,-32744(gp)
  806fa4:	10000326 	beq	r2,zero,806fb4 <alt_get_errno+0x24>
  806fa8:	d0a00617 	ldw	r2,-32744(gp)
  806fac:	103ee83a 	callr	r2
  806fb0:	00000106 	br	806fb8 <alt_get_errno+0x28>
  806fb4:	d0a74504 	addi	r2,gp,-25324
}
  806fb8:	e037883a 	mov	sp,fp
  806fbc:	dfc00117 	ldw	ra,4(sp)
  806fc0:	df000017 	ldw	fp,0(sp)
  806fc4:	dec00204 	addi	sp,sp,8
  806fc8:	f800283a 	ret

00806fcc <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
  806fcc:	defff904 	addi	sp,sp,-28
  806fd0:	dfc00615 	stw	ra,24(sp)
  806fd4:	df000515 	stw	fp,20(sp)
  806fd8:	df000504 	addi	fp,sp,20
  806fdc:	e13ffd15 	stw	r4,-12(fp)
  806fe0:	e17ffe15 	stw	r5,-8(fp)
  806fe4:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
  806fe8:	e0bffd17 	ldw	r2,-12(fp)
  806fec:	10000616 	blt	r2,zero,807008 <write+0x3c>
  806ff0:	e0bffd17 	ldw	r2,-12(fp)
  806ff4:	10c00324 	muli	r3,r2,12
  806ff8:	00802074 	movhi	r2,129
  806ffc:	10a1b604 	addi	r2,r2,-31016
  807000:	1885883a 	add	r2,r3,r2
  807004:	00000106 	br	80700c <write+0x40>
  807008:	0005883a 	mov	r2,zero
  80700c:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
  807010:	e0bffb17 	ldw	r2,-20(fp)
  807014:	10002126 	beq	r2,zero,80709c <write+0xd0>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
  807018:	e0bffb17 	ldw	r2,-20(fp)
  80701c:	10800217 	ldw	r2,8(r2)
  807020:	108000cc 	andi	r2,r2,3
  807024:	10001826 	beq	r2,zero,807088 <write+0xbc>
  807028:	e0bffb17 	ldw	r2,-20(fp)
  80702c:	10800017 	ldw	r2,0(r2)
  807030:	10800617 	ldw	r2,24(r2)
  807034:	10001426 	beq	r2,zero,807088 <write+0xbc>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
  807038:	e0bffb17 	ldw	r2,-20(fp)
  80703c:	10800017 	ldw	r2,0(r2)
  807040:	10800617 	ldw	r2,24(r2)
  807044:	e0ffff17 	ldw	r3,-4(fp)
  807048:	180d883a 	mov	r6,r3
  80704c:	e17ffe17 	ldw	r5,-8(fp)
  807050:	e13ffb17 	ldw	r4,-20(fp)
  807054:	103ee83a 	callr	r2
  807058:	e0bffc15 	stw	r2,-16(fp)
  80705c:	e0bffc17 	ldw	r2,-16(fp)
  807060:	1000070e 	bge	r2,zero,807080 <write+0xb4>
      {
        ALT_ERRNO = -rval;
  807064:	0806f900 	call	806f90 <alt_get_errno>
  807068:	1007883a 	mov	r3,r2
  80706c:	e0bffc17 	ldw	r2,-16(fp)
  807070:	0085c83a 	sub	r2,zero,r2
  807074:	18800015 	stw	r2,0(r3)
        return -1;
  807078:	00bfffc4 	movi	r2,-1
  80707c:	00000c06 	br	8070b0 <write+0xe4>
      }
      return rval;
  807080:	e0bffc17 	ldw	r2,-16(fp)
  807084:	00000a06 	br	8070b0 <write+0xe4>
    }
    else
    {
      ALT_ERRNO = EACCES;
  807088:	0806f900 	call	806f90 <alt_get_errno>
  80708c:	1007883a 	mov	r3,r2
  807090:	00800344 	movi	r2,13
  807094:	18800015 	stw	r2,0(r3)
  807098:	00000406 	br	8070ac <write+0xe0>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
  80709c:	0806f900 	call	806f90 <alt_get_errno>
  8070a0:	1007883a 	mov	r3,r2
  8070a4:	00801444 	movi	r2,81
  8070a8:	18800015 	stw	r2,0(r3)
  }
  return -1;
  8070ac:	00bfffc4 	movi	r2,-1
}
  8070b0:	e037883a 	mov	sp,fp
  8070b4:	dfc00117 	ldw	ra,4(sp)
  8070b8:	df000017 	ldw	fp,0(sp)
  8070bc:	dec00204 	addi	sp,sp,8
  8070c0:	f800283a 	ret
