$date
	Sat Sep 16 19:50:55 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module majority3_tb $end
$var wire 1 ! out $end
$var reg 3 " i [2:0] $end
$scope module yu $end
$var wire 3 # i [2:0] $end
$var wire 1 ! out $end
$var wire 1 $ w1 $end
$var wire 1 % w2 $end
$var wire 1 & w3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
0$
b0 #
b0 "
0!
$end
#4
b1 "
b1 #
#8
1%
b10 "
b10 #
#12
1!
1&
b11 "
b11 #
#16
0!
0&
b100 "
b100 #
#20
1!
1&
b101 "
b101 #
#24
1$
0&
b110 "
b110 #
#28
1&
b111 "
b111 #
#32
0!
0$
0%
0&
b0 "
b0 #
#36
