

================================================================
== Vitis HLS Report for 'calculate_statistics_Pipeline_read_data'
================================================================
* Date:           Tue Feb 18 03:51:28 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        pack_stream_to_blk
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.698 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max   | min | max |                      Type                      |
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |        3|        ?|  30.000 ns|         ?|    2|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- read_data  |        1|        ?|         2|          1|          1|  1 ~ ?|       yes|
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     80|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     45|    -|
|Register         |        -|    -|      44|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      44|    125|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln86_fu_160_p2         |         +|   0|  0|  38|          31|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln86_fu_154_p2        |      icmp|   0|  0|  38|          31|          31|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  80|          64|          35|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_done_int               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2      |   9|          2|   31|         62|
    |i_fu_72                   |   9|          2|   31|         62|
    |input_stream_TDATA_blk_n  |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  45|         10|   65|        130|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_72                  |  31|   0|   31|          0|
    |lshr_ln_reg_218          |   8|   0|    8|          0|
    |trunc_ln86_reg_214       |   2|   0|    2|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  44|   0|   44|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+---------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  calculate_statistics_Pipeline_read_data|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  calculate_statistics_Pipeline_read_data|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  calculate_statistics_Pipeline_read_data|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  calculate_statistics_Pipeline_read_data|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  calculate_statistics_Pipeline_read_data|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  calculate_statistics_Pipeline_read_data|  return value|
|input_stream_TVALID  |   in|    1|        axis|                    input_stream_V_data_V|       pointer|
|input_stream_TDATA   |   in|   32|        axis|                    input_stream_V_data_V|       pointer|
|empty                |   in|   31|     ap_none|                                    empty|        scalar|
|data_3_address0      |  out|    8|   ap_memory|                                   data_3|         array|
|data_3_ce0           |  out|    1|   ap_memory|                                   data_3|         array|
|data_3_we0           |  out|    1|   ap_memory|                                   data_3|         array|
|data_3_d0            |  out|   32|   ap_memory|                                   data_3|         array|
|data_2_address0      |  out|    8|   ap_memory|                                   data_2|         array|
|data_2_ce0           |  out|    1|   ap_memory|                                   data_2|         array|
|data_2_we0           |  out|    1|   ap_memory|                                   data_2|         array|
|data_2_d0            |  out|   32|   ap_memory|                                   data_2|         array|
|data_1_address0      |  out|    8|   ap_memory|                                   data_1|         array|
|data_1_ce0           |  out|    1|   ap_memory|                                   data_1|         array|
|data_1_we0           |  out|    1|   ap_memory|                                   data_1|         array|
|data_1_d0            |  out|   32|   ap_memory|                                   data_1|         array|
|data_address0        |  out|    8|   ap_memory|                                     data|         array|
|data_ce0             |  out|    1|   ap_memory|                                     data|         array|
|data_we0             |  out|    1|   ap_memory|                                     data|         array|
|data_d0              |  out|   32|   ap_memory|                                     data|         array|
|input_stream_TREADY  |  out|    1|        axis|                    input_stream_V_last_V|       pointer|
|input_stream_TLAST   |   in|    1|        axis|                    input_stream_V_last_V|       pointer|
|input_stream_TKEEP   |   in|    4|        axis|                    input_stream_V_keep_V|       pointer|
|input_stream_TSTRB   |   in|    4|        axis|                    input_stream_V_strb_V|       pointer|
+---------------------+-----+-----+------------+-----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.69>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:86]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %input_stream_V_data_V, i4 %input_stream_V_keep_V, i4 %input_stream_V_strb_V, i1 0, i1 %input_stream_V_last_V, i1 0, i1 0, void @empty_3"   --->   Operation 6 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %input_stream_V_last_V, i4 %input_stream_V_strb_V, i4 %input_stream_V_keep_V, i32 %input_stream_V_data_V, void @empty_2, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %empty"   --->   Operation 8 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln86 = store i31 0, i31 %i" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:86]   --->   Operation 9 'store' 'store_ln86' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln86 = br void %for.inc" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:86]   --->   Operation 10 'br' 'br_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_2 = load i31 %i" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:86]   --->   Operation 11 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.52ns)   --->   "%icmp_ln86 = icmp_eq  i31 %i_2, i31 %tmp" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:86]   --->   Operation 12 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 13 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (2.52ns)   --->   "%add_ln86 = add i31 %i_2, i31 1" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:86]   --->   Operation 14 'add' 'add_ln86' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %icmp_ln86, void %for.inc.split, void %for.inc10.preheader.exitStub" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:86]   --->   Operation 15 'br' 'br_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln86 = trunc i31 %i_2" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:86]   --->   Operation 16 'trunc' 'trunc_ln86' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i31.i32.i32, i31 %i_2, i32 2, i32 9" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:86]   --->   Operation 17 'partselect' 'lshr_ln' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.56ns)   --->   "%switch_ln90 = switch i2 %trunc_ln86, void %arrayidx.case.3, i2 0, void %arrayidx.case.0, i2 1, void %arrayidx.case.1, i2 2, void %arrayidx.case.2" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:90]   --->   Operation 18 'switch' 'switch_ln90' <Predicate = (!icmp_ln86)> <Delay = 1.56>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln86 = store i31 %add_ln86, i31 %i" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:86]   --->   Operation 19 'store' 'store_ln86' <Predicate = (!icmp_ln86)> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln86 = br void %for.inc" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:86]   --->   Operation 20 'br' 'br_ln86' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 39 'ret' 'ret_ln0' <Predicate = (icmp_ln86)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.77>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln87 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:87]   --->   Operation 21 'specpipeline' 'specpipeline_ln87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln86 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:86]   --->   Operation 22 'specloopname' 'specloopname_ln86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i8 %lshr_ln" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:86]   --->   Operation 23 'zext' 'zext_ln86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.51ns)   --->   "%empty_24 = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %input_stream_V_data_V, i4 %input_stream_V_keep_V, i4 %input_stream_V_strb_V, i1 %input_stream_V_last_V" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:88]   --->   Operation 24 'read' 'empty_24' <Predicate = true> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%in_pkt_data = extractvalue i41 %empty_24" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:88]   --->   Operation 25 'extractvalue' 'in_pkt_data' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%bitcast_ln90 = bitcast i32 %in_pkt_data" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:90]   --->   Operation 26 'bitcast' 'bitcast_ln90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%data_addr = getelementptr i32 %data, i64 0, i64 %zext_ln86" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:90]   --->   Operation 27 'getelementptr' 'data_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%data_1_addr = getelementptr i32 %data_1, i64 0, i64 %zext_ln86" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:90]   --->   Operation 28 'getelementptr' 'data_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%data_2_addr = getelementptr i32 %data_2, i64 0, i64 %zext_ln86" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:90]   --->   Operation 29 'getelementptr' 'data_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%data_3_addr = getelementptr i32 %data_3, i64 0, i64 %zext_ln86" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:90]   --->   Operation 30 'getelementptr' 'data_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln90 = store i32 %bitcast_ln90, i8 %data_2_addr" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:90]   --->   Operation 31 'store' 'store_ln90' <Predicate = (trunc_ln86 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln90 = br void %arrayidx.exit" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:90]   --->   Operation 32 'br' 'br_ln90' <Predicate = (trunc_ln86 == 2)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln90 = store i32 %bitcast_ln90, i8 %data_1_addr" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:90]   --->   Operation 33 'store' 'store_ln90' <Predicate = (trunc_ln86 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln90 = br void %arrayidx.exit" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:90]   --->   Operation 34 'br' 'br_ln90' <Predicate = (trunc_ln86 == 1)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln90 = store i32 %bitcast_ln90, i8 %data_addr" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:90]   --->   Operation 35 'store' 'store_ln90' <Predicate = (trunc_ln86 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln90 = br void %arrayidx.exit" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:90]   --->   Operation 36 'br' 'br_ln90' <Predicate = (trunc_ln86 == 0)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln90 = store i32 %bitcast_ln90, i8 %data_3_addr" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:90]   --->   Operation 37 'store' 'store_ln90' <Predicate = (trunc_ln86 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln90 = br void %arrayidx.exit" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:90]   --->   Operation 38 'br' 'br_ln90' <Predicate = (trunc_ln86 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ data_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ data_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca             ) [ 010]
specaxissidechannel_ln0 (specaxissidechannel) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
tmp                     (read               ) [ 000]
store_ln86              (store              ) [ 000]
br_ln86                 (br                 ) [ 000]
i_2                     (load               ) [ 000]
icmp_ln86               (icmp               ) [ 010]
speclooptripcount_ln0   (speclooptripcount  ) [ 000]
add_ln86                (add                ) [ 000]
br_ln86                 (br                 ) [ 000]
trunc_ln86              (trunc              ) [ 011]
lshr_ln                 (partselect         ) [ 011]
switch_ln90             (switch             ) [ 000]
store_ln86              (store              ) [ 000]
br_ln86                 (br                 ) [ 000]
specpipeline_ln87       (specpipeline       ) [ 000]
specloopname_ln86       (specloopname       ) [ 000]
zext_ln86               (zext               ) [ 000]
empty_24                (read               ) [ 000]
in_pkt_data             (extractvalue       ) [ 000]
bitcast_ln90            (bitcast            ) [ 000]
data_addr               (getelementptr      ) [ 000]
data_1_addr             (getelementptr      ) [ 000]
data_2_addr             (getelementptr      ) [ 000]
data_3_addr             (getelementptr      ) [ 000]
store_ln90              (store              ) [ 000]
br_ln90                 (br                 ) [ 000]
store_ln90              (store              ) [ 000]
br_ln90                 (br                 ) [ 000]
store_ln90              (store              ) [ 000]
br_ln90                 (br                 ) [ 000]
store_ln90              (store              ) [ 000]
br_ln90                 (br                 ) [ 000]
ret_ln0                 (ret                ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="empty">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_stream_V_data_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_stream_V_keep_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="input_stream_V_strb_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="input_stream_V_last_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="i_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="tmp_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="31" slack="0"/>
<pin id="78" dir="0" index="1" bw="31" slack="0"/>
<pin id="79" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="empty_24_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="41" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="0" index="2" bw="4" slack="0"/>
<pin id="86" dir="0" index="3" bw="4" slack="0"/>
<pin id="87" dir="0" index="4" bw="1" slack="0"/>
<pin id="88" dir="1" index="5" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_24/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="data_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="8" slack="0"/>
<pin id="98" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="data_1_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="8" slack="0"/>
<pin id="105" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_1_addr/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="data_2_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="8" slack="0"/>
<pin id="112" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_2_addr/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="data_3_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="8" slack="0"/>
<pin id="119" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_3_addr/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="store_ln90_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln90/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln90_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln90/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln90_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln90/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln90_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln90/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln86_store_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="31" slack="0"/>
<pin id="149" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="i_2_load_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="31" slack="0"/>
<pin id="153" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="icmp_ln86_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="31" slack="0"/>
<pin id="156" dir="0" index="1" bw="31" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="add_ln86_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="31" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="trunc_ln86_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="31" slack="0"/>
<pin id="168" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln86/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="lshr_ln_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="31" slack="0"/>
<pin id="173" dir="0" index="2" bw="3" slack="0"/>
<pin id="174" dir="0" index="3" bw="5" slack="0"/>
<pin id="175" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="store_ln86_store_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="31" slack="0"/>
<pin id="182" dir="0" index="1" bw="31" slack="0"/>
<pin id="183" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="zext_ln86_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="1"/>
<pin id="187" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln86/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="in_pkt_data_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="41" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_pkt_data/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="bitcast_ln90_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln90/2 "/>
</bind>
</comp>

<comp id="204" class="1005" name="i_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="31" slack="0"/>
<pin id="206" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="214" class="1005" name="trunc_ln86_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="2" slack="1"/>
<pin id="216" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln86 "/>
</bind>
</comp>

<comp id="218" class="1005" name="lshr_ln_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="1"/>
<pin id="220" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="18" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="38" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="89"><net_src comp="70" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="10" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="92"><net_src comp="14" pin="0"/><net_sink comp="82" pin=3"/></net>

<net id="93"><net_src comp="16" pin="0"/><net_sink comp="82" pin=4"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="48" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="6" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="48" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="48" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="2" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="48" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="108" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="133"><net_src comp="101" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="139"><net_src comp="94" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="145"><net_src comp="115" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="40" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="158"><net_src comp="151" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="76" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="151" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="50" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="169"><net_src comp="151" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="52" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="151" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="178"><net_src comp="54" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="179"><net_src comp="56" pin="0"/><net_sink comp="170" pin=3"/></net>

<net id="184"><net_src comp="160" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="185" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="190"><net_src comp="185" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="191"><net_src comp="185" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="195"><net_src comp="82" pin="5"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="192" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="201"><net_src comp="196" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="202"><net_src comp="196" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="203"><net_src comp="196" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="207"><net_src comp="72" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="209"><net_src comp="204" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="210"><net_src comp="204" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="217"><net_src comp="166" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="170" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="185" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_3 | {2 }
	Port: data_2 | {2 }
	Port: data_1 | {2 }
	Port: data | {2 }
	Port: input_stream_V_data_V | {}
	Port: input_stream_V_keep_V | {}
	Port: input_stream_V_strb_V | {}
	Port: input_stream_V_last_V | {}
 - Input state : 
	Port: calculate_statistics_Pipeline_read_data : empty | {1 }
	Port: calculate_statistics_Pipeline_read_data : input_stream_V_data_V | {2 }
	Port: calculate_statistics_Pipeline_read_data : input_stream_V_keep_V | {2 }
	Port: calculate_statistics_Pipeline_read_data : input_stream_V_strb_V | {2 }
	Port: calculate_statistics_Pipeline_read_data : input_stream_V_last_V | {2 }
  - Chain level:
	State 1
		store_ln86 : 1
		i_2 : 1
		icmp_ln86 : 2
		add_ln86 : 2
		br_ln86 : 3
		trunc_ln86 : 2
		lshr_ln : 2
		switch_ln90 : 3
		store_ln86 : 3
	State 2
		bitcast_ln90 : 1
		data_addr : 1
		data_1_addr : 1
		data_2_addr : 1
		data_3_addr : 1
		store_ln90 : 2
		store_ln90 : 2
		store_ln90 : 2
		store_ln90 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|   icmp   |   icmp_ln86_fu_154  |    0    |    38   |
|----------|---------------------|---------|---------|
|    add   |   add_ln86_fu_160   |    0    |    38   |
|----------|---------------------|---------|---------|
|   read   |    tmp_read_fu_76   |    0    |    0    |
|          | empty_24_read_fu_82 |    0    |    0    |
|----------|---------------------|---------|---------|
|   trunc  |  trunc_ln86_fu_166  |    0    |    0    |
|----------|---------------------|---------|---------|
|partselect|    lshr_ln_fu_170   |    0    |    0    |
|----------|---------------------|---------|---------|
|   zext   |   zext_ln86_fu_185  |    0    |    0    |
|----------|---------------------|---------|---------|
|extractvalue|  in_pkt_data_fu_192 |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    76   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|     i_reg_204    |   31   |
|  lshr_ln_reg_218 |    8   |
|trunc_ln86_reg_214|    2   |
+------------------+--------+
|       Total      |   41   |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   76   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   41   |    -   |
+-----------+--------+--------+
|   Total   |   41   |   76   |
+-----------+--------+--------+
