

================================================================
== Vitis HLS Report for 'handle_output'
================================================================
* Date:           Wed Mar  8 19:14:20 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ETH_inserter_hls_prj
* Solution:       ultrascale_plus (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.10 ns|  2.229 ns|     0.20 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.200 ns|  6.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       58|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      233|    -|
|Register             |        -|     -|     1171|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1171|      291|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_condition_238                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_273                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_288                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_292                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_303                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_309                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_313                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_322                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_361                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_97                   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op103_write_state3   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op105_write_state3   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op23_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op41_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op61_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op70_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op95_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op99_write_state2    |       and|   0|  0|   2|           1|           1|
    |grp_nbreadreq_fu_128_p3           |       and|   0|  0|   2|           1|           0|
    |grp_nbreadreq_fu_142_p3           |       and|   0|  0|   2|           1|           0|
    |tmp_i_nbreadreq_fu_156_p3         |       and|   0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|   2|           1|           1|
    |select_ln132_fu_409_p3            |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  58|          29|          27|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_done                                         |   9|          2|    1|          2|
    |ap_phi_mux_storemerge1_i_phi_fu_191_p4          |  14|          3|    2|          6|
    |ap_phi_reg_pp0_iter1_sendWord_last_V_1_reg_199  |  14|          3|    1|          3|
    |ap_phi_reg_pp0_iter1_sendWord_last_V_reg_218    |  14|          3|    1|          3|
    |arpTableReplay_TDATA_blk_n                      |   9|          2|    1|          2|
    |dataOut_TDATA_blk_n                             |   9|          2|    1|          2|
    |dataOut_TDATA_int_regslice                      |  20|          4|  512|       2048|
    |dataOut_TKEEP_int_regslice                      |  20|          4|   64|        256|
    |dataOut_TLAST_int_regslice                      |  20|          4|    1|          4|
    |ip_header_checksum_blk_n                        |   9|          2|    1|          2|
    |mw_state                                        |  49|          9|    3|         27|
    |myMacAddress_blk_n                              |   9|          2|    1|          2|
    |no_ip_header_out_blk_n                          |   9|          2|    1|          2|
    |previous_word_data_V                            |  14|          3|  112|        336|
    |previous_word_keep_V                            |  14|          3|   14|         42|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 233|         48|  716|       2737|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+-----+----+-----+-----------+
    |                      Name                      |  FF | LUT| Bits| Const Bits|
    +------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                       |    1|   0|    1|          0|
    |ap_done_reg                                     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                         |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_sendWord_last_V_1_reg_199  |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_sendWord_last_V_reg_218    |    1|   0|    1|          0|
    |mw_state                                        |    3|   0|    3|          0|
    |mw_state_load_reg_517                           |    3|   0|    3|          0|
    |mw_state_load_reg_517_pp0_iter1_reg             |    3|   0|    3|          0|
    |p_Result_2_i_reg_567                            |   50|   0|   50|          0|
    |p_Result_8_i_reg_547                            |   50|   0|   50|          0|
    |previous_word_data_V                            |  112|   0|  112|          0|
    |previous_word_data_V_load_reg_521               |  112|   0|  112|          0|
    |previous_word_keep_V                            |   14|   0|   14|          0|
    |previous_word_keep_V_load_reg_528               |   14|   0|   14|          0|
    |tmp_3_i_reg_555                                 |    1|   0|    1|          0|
    |tmp_3_i_reg_555_pp0_iter1_reg                   |    1|   0|    1|          0|
    |tmp_4_i_reg_535                                 |    1|   0|    1|          0|
    |tmp_4_i_reg_535_pp0_iter1_reg                   |    1|   0|    1|          0|
    |trunc_ln674_1_reg_542                           |  400|   0|  400|          0|
    |trunc_ln674_reg_562                             |  400|   0|  400|          0|
    +------------------------------------------------+-----+----+-----+-----------+
    |Total                                           | 1171|   0| 1171|          0|
    +------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+------+------------+--------------------+--------------+
|          RTL Ports         | Dir | Bits |  Protocol  |    Source Object   |    C Type    |
+----------------------------+-----+------+------------+--------------------+--------------+
|ap_clk                      |   in|     1|  ap_ctrl_hs|       handle_output|  return value|
|ap_rst                      |   in|     1|  ap_ctrl_hs|       handle_output|  return value|
|ap_start                    |   in|     1|  ap_ctrl_hs|       handle_output|  return value|
|ap_done                     |  out|     1|  ap_ctrl_hs|       handle_output|  return value|
|ap_continue                 |   in|     1|  ap_ctrl_hs|       handle_output|  return value|
|ap_idle                     |  out|     1|  ap_ctrl_hs|       handle_output|  return value|
|ap_ready                    |  out|     1|  ap_ctrl_hs|       handle_output|  return value|
|myMacAddress_dout           |   in|    48|     ap_fifo|        myMacAddress|       pointer|
|myMacAddress_empty_n        |   in|     1|     ap_fifo|        myMacAddress|       pointer|
|myMacAddress_read           |  out|     1|     ap_fifo|        myMacAddress|       pointer|
|no_ip_header_out_dout       |   in|  1024|     ap_fifo|    no_ip_header_out|       pointer|
|no_ip_header_out_empty_n    |   in|     1|     ap_fifo|    no_ip_header_out|       pointer|
|no_ip_header_out_read       |  out|     1|     ap_fifo|    no_ip_header_out|       pointer|
|ip_header_checksum_dout     |   in|  1024|     ap_fifo|  ip_header_checksum|       pointer|
|ip_header_checksum_empty_n  |   in|     1|     ap_fifo|  ip_header_checksum|       pointer|
|ip_header_checksum_read     |  out|     1|     ap_fifo|  ip_header_checksum|       pointer|
|arpTableReplay_TVALID       |   in|     1|        axis|      arpTableReplay|       pointer|
|arpTableReplay_TDATA        |   in|   128|        axis|      arpTableReplay|       pointer|
|arpTableReplay_TREADY       |  out|     1|        axis|      arpTableReplay|       pointer|
|dataOut_TREADY              |   in|     1|        axis|    dataOut_V_last_V|       pointer|
|dataOut_TVALID              |  out|     1|        axis|    dataOut_V_last_V|       pointer|
|dataOut_TLAST               |  out|     1|        axis|    dataOut_V_last_V|       pointer|
|dataOut_TDATA               |  out|   512|        axis|    dataOut_V_data_V|       pointer|
|dataOut_TKEEP               |  out|    64|        axis|    dataOut_V_keep_V|       pointer|
|dataOut_TSTRB               |  out|    64|        axis|    dataOut_V_strb_V|       pointer|
+----------------------------+-----+------+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.21>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %myMacAddress, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.41ns)   --->   "%myMacAddress_read = read i48 @_ssdm_op_Read.ap_fifo.i48P0A, i48 %myMacAddress"   --->   Operation 5 'read' 'myMacAddress_read' <Predicate = true> <Delay = 1.41> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 4> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ip_header_checksum, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ip_header_checksum, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ip_header_checksum, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %no_ip_header_out, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %no_ip_header_out, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %no_ip_header_out, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ip_header_checksum, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %no_ip_header_out, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpTableReplay, void @empty_2, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %dataOut_V_last_V, i64 %dataOut_V_strb_V, i64 %dataOut_V_keep_V, i512 %dataOut_V_data_V, void @empty_2, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 16 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%mw_state_load = load i3 %mw_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:109]   --->   Operation 17 'load' 'mw_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%previous_word_data_V_load = load i112 %previous_word_data_V"   --->   Operation 18 'load' 'previous_word_data_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%previous_word_keep_V_load = load i14 %previous_word_keep_V"   --->   Operation 19 'load' 'previous_word_keep_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.65ns)   --->   "%switch_ln109 = switch i3 %mw_state_load, void, i3 5, void, i3 1, void, i3 2, void, i3 3, void, i3 4, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:109]   --->   Operation 20 'switch' 'switch_ln109' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_4_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %no_ip_header_out, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 21 'nbreadreq' 'tmp_4_i' <Predicate = (mw_state_load == 4)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 16> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln180 = br i1 %tmp_4_i, void %._crit_edge7.i, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:180]   --->   Operation 22 'br' 'br_ln180' <Predicate = (mw_state_load == 4)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.45ns)   --->   "%no_ip_header_out_read_1 = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %no_ip_header_out" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 23 'read' 'no_ip_header_out_read_1' <Predicate = (mw_state_load == 4 & tmp_4_i)> <Delay = 1.45> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 16> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%current_no_ip_last_V_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %no_ip_header_out_read_1, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 24 'bitselect' 'current_no_ip_last_V_1' <Predicate = (mw_state_load == 4 & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln674_1 = trunc i1024 %no_ip_header_out_read_1"   --->   Operation 25 'trunc' 'trunc_ln674_1' <Predicate = (mw_state_load == 4 & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_Result_8_i = partselect i50 @_ssdm_op_PartSelect.i50.i1024.i32.i32, i1024 %no_ip_header_out_read_1, i32 512, i32 561"   --->   Operation 26 'partselect' 'p_Result_8_i' <Predicate = (mw_state_load == 4 & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_Result_10_i = partselect i112 @_ssdm_op_PartSelect.i112.i1024.i32.i32, i1024 %no_ip_header_out_read_1, i32 400, i32 511"   --->   Operation 27 'partselect' 'p_Result_10_i' <Predicate = (mw_state_load == 4 & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.41ns)   --->   "%store_ln189 = store i112 %p_Result_10_i, i112 %previous_word_data_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:189]   --->   Operation 28 'store' 'store_ln189' <Predicate = (mw_state_load == 4 & tmp_4_i)> <Delay = 0.41>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_Result_11_i = partselect i14 @_ssdm_op_PartSelect.i14.i1024.i32.i32, i1024 %no_ip_header_out_read_1, i32 562, i32 575"   --->   Operation 29 'partselect' 'p_Result_11_i' <Predicate = (mw_state_load == 4 & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.41ns)   --->   "%store_ln190 = store i14 %p_Result_11_i, i14 %previous_word_keep_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:190]   --->   Operation 30 'store' 'store_ln190' <Predicate = (mw_state_load == 4 & tmp_4_i)> <Delay = 0.41>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%br_ln193 = br i1 %current_no_ip_last_V_1, void %._crit_edge8.i, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:193]   --->   Operation 31 'br' 'br_ln193' <Predicate = (mw_state_load == 4 & tmp_4_i)> <Delay = 0.38>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %no_ip_header_out_read_1, i32 562"   --->   Operation 32 'bitselect' 'tmp_1' <Predicate = (mw_state_load == 4 & tmp_4_i & current_no_ip_last_V_1)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln194 = br i1 %tmp_1, void, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:194]   --->   Operation 33 'br' 'br_ln194' <Predicate = (mw_state_load == 4 & tmp_4_i & current_no_ip_last_V_1)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.48ns)   --->   "%store_ln200 = store i3 0, i3 %mw_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:200]   --->   Operation 34 'store' 'store_ln200' <Predicate = (mw_state_load == 4 & tmp_4_i & current_no_ip_last_V_1 & !tmp_1)> <Delay = 0.48>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%br_ln0 = br void %._crit_edge8.i"   --->   Operation 35 'br' 'br_ln0' <Predicate = (mw_state_load == 4 & tmp_4_i & current_no_ip_last_V_1 & !tmp_1)> <Delay = 0.38>
ST_1 : Operation 36 [1/1] (0.48ns)   --->   "%store_ln196 = store i3 5, i3 %mw_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:196]   --->   Operation 36 'store' 'store_ln196' <Predicate = (mw_state_load == 4 & tmp_4_i & current_no_ip_last_V_1 & tmp_1)> <Delay = 0.48>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%br_ln197 = br void %._crit_edge8.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:197]   --->   Operation 37 'br' 'br_ln197' <Predicate = (mw_state_load == 4 & tmp_4_i & current_no_ip_last_V_1 & tmp_1)> <Delay = 0.38>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln206 = br void %handle_output.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:206]   --->   Operation 38 'br' 'br_ln206' <Predicate = (mw_state_load == 4)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_3_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %ip_header_checksum, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 39 'nbreadreq' 'tmp_3_i' <Predicate = (mw_state_load == 3)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 16> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln148 = br i1 %tmp_3_i, void %._crit_edge6.i, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:148]   --->   Operation 40 'br' 'br_ln148' <Predicate = (mw_state_load == 3)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.45ns)   --->   "%ip_header_checksum_read_1 = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %ip_header_checksum" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 41 'read' 'ip_header_checksum_read_1' <Predicate = (mw_state_load == 3 & tmp_3_i)> <Delay = 1.45> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 16> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%current_ip_checksum_last_V_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %ip_header_checksum_read_1, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 42 'bitselect' 'current_ip_checksum_last_V_1' <Predicate = (mw_state_load == 3 & tmp_3_i)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i1024 %ip_header_checksum_read_1"   --->   Operation 43 'trunc' 'trunc_ln674' <Predicate = (mw_state_load == 3 & tmp_3_i)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_Result_2_i = partselect i50 @_ssdm_op_PartSelect.i50.i1024.i32.i32, i1024 %ip_header_checksum_read_1, i32 512, i32 561"   --->   Operation 44 'partselect' 'p_Result_2_i' <Predicate = (mw_state_load == 3 & tmp_3_i)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_Result_4_i = partselect i112 @_ssdm_op_PartSelect.i112.i1024.i32.i32, i1024 %ip_header_checksum_read_1, i32 400, i32 511"   --->   Operation 45 'partselect' 'p_Result_4_i' <Predicate = (mw_state_load == 3 & tmp_3_i)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.41ns)   --->   "%store_ln157 = store i112 %p_Result_4_i, i112 %previous_word_data_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:157]   --->   Operation 46 'store' 'store_ln157' <Predicate = (mw_state_load == 3 & tmp_3_i)> <Delay = 0.41>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_Result_5_i = partselect i14 @_ssdm_op_PartSelect.i14.i1024.i32.i32, i1024 %ip_header_checksum_read_1, i32 562, i32 575"   --->   Operation 47 'partselect' 'p_Result_5_i' <Predicate = (mw_state_load == 3 & tmp_3_i)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.41ns)   --->   "%store_ln158 = store i14 %p_Result_5_i, i14 %previous_word_keep_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:158]   --->   Operation 48 'store' 'store_ln158' <Predicate = (mw_state_load == 3 & tmp_3_i)> <Delay = 0.41>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln161 = br i1 %current_ip_checksum_last_V_1, void, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:161]   --->   Operation 49 'br' 'br_ln161' <Predicate = (mw_state_load == 3 & tmp_3_i)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.48ns)   --->   "%store_ln172 = store i3 4, i3 %mw_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:172]   --->   Operation 50 'store' 'store_ln172' <Predicate = (mw_state_load == 3 & tmp_3_i & !current_ip_checksum_last_V_1)> <Delay = 0.48>
ST_1 : Operation 51 [1/1] (0.38ns)   --->   "%br_ln0 = br void"   --->   Operation 51 'br' 'br_ln0' <Predicate = (mw_state_load == 3 & tmp_3_i & !current_ip_checksum_last_V_1)> <Delay = 0.38>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %ip_header_checksum_read_1, i32 562"   --->   Operation 52 'bitselect' 'tmp' <Predicate = (mw_state_load == 3 & tmp_3_i & current_ip_checksum_last_V_1)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln162 = br i1 %tmp, void, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:162]   --->   Operation 53 'br' 'br_ln162' <Predicate = (mw_state_load == 3 & tmp_3_i & current_ip_checksum_last_V_1)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.48ns)   --->   "%store_ln168 = store i3 0, i3 %mw_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:168]   --->   Operation 54 'store' 'store_ln168' <Predicate = (mw_state_load == 3 & tmp_3_i & current_ip_checksum_last_V_1 & !tmp)> <Delay = 0.48>
ST_1 : Operation 55 [1/1] (0.38ns)   --->   "%br_ln0 = br void"   --->   Operation 55 'br' 'br_ln0' <Predicate = (mw_state_load == 3 & tmp_3_i & current_ip_checksum_last_V_1 & !tmp)> <Delay = 0.38>
ST_1 : Operation 56 [1/1] (0.48ns)   --->   "%store_ln164 = store i3 5, i3 %mw_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:164]   --->   Operation 56 'store' 'store_ln164' <Predicate = (mw_state_load == 3 & tmp_3_i & current_ip_checksum_last_V_1 & tmp)> <Delay = 0.48>
ST_1 : Operation 57 [1/1] (0.38ns)   --->   "%br_ln165 = br void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:165]   --->   Operation 57 'br' 'br_ln165' <Predicate = (mw_state_load == 3 & tmp_3_i & current_ip_checksum_last_V_1 & tmp)> <Delay = 0.38>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln177 = br void %handle_output.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:177]   --->   Operation 58 'br' 'br_ln177' <Predicate = (mw_state_load == 3)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_2_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %no_ip_header_out, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 59 'nbreadreq' 'tmp_2_i' <Predicate = (mw_state_load == 2)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 16> <FIFO>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln139 = br i1 %tmp_2_i, void %._crit_edge4.i, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:139]   --->   Operation 60 'br' 'br_ln139' <Predicate = (mw_state_load == 2)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (1.45ns)   --->   "%no_ip_header_out_read = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %no_ip_header_out" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 61 'read' 'no_ip_header_out_read' <Predicate = (mw_state_load == 2 & tmp_2_i)> <Delay = 1.45> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 16> <FIFO>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%current_no_ip_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %no_ip_header_out_read, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 62 'bitselect' 'current_no_ip_last_V' <Predicate = (mw_state_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln142 = br i1 %current_no_ip_last_V, void %._crit_edge5.i, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:142]   --->   Operation 63 'br' 'br_ln142' <Predicate = (mw_state_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.48ns)   --->   "%store_ln143 = store i3 0, i3 %mw_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:143]   --->   Operation 64 'store' 'store_ln143' <Predicate = (mw_state_load == 2 & tmp_2_i & current_no_ip_last_V)> <Delay = 0.48>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln143 = br void %._crit_edge5.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:143]   --->   Operation 65 'br' 'br_ln143' <Predicate = (mw_state_load == 2 & tmp_2_i & current_no_ip_last_V)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln144 = br void %._crit_edge4.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:144]   --->   Operation 66 'br' 'br_ln144' <Predicate = (mw_state_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln145 = br void %handle_output.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:145]   --->   Operation 67 'br' 'br_ln145' <Predicate = (mw_state_load == 2)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_1_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %ip_header_checksum, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 68 'nbreadreq' 'tmp_1_i' <Predicate = (mw_state_load == 1)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 16> <FIFO>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln128 = br i1 %tmp_1_i, void %._crit_edge3.i, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:128]   --->   Operation 69 'br' 'br_ln128' <Predicate = (mw_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (1.45ns)   --->   "%ip_header_checksum_read = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %ip_header_checksum" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 70 'read' 'ip_header_checksum_read' <Predicate = (mw_state_load == 1 & tmp_1_i)> <Delay = 1.45> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 16> <FIFO>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%current_ip_checksum_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %ip_header_checksum_read, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 71 'bitselect' 'current_ip_checksum_last_V' <Predicate = (mw_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.27ns)   --->   "%select_ln132 = select i1 %current_ip_checksum_last_V, i3 0, i3 2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:132]   --->   Operation 72 'select' 'select_ln132' <Predicate = (mw_state_load == 1 & tmp_1_i)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.48ns)   --->   "%store_ln132 = store i3 %select_ln132, i3 %mw_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:132]   --->   Operation 73 'store' 'store_ln132' <Predicate = (mw_state_load == 1 & tmp_1_i)> <Delay = 0.48>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln135 = br void %._crit_edge3.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:135]   --->   Operation 74 'br' 'br_ln135' <Predicate = (mw_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln136 = br void %handle_output.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:136]   --->   Operation 75 'br' 'br_ln136' <Predicate = (mw_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.48ns)   --->   "%store_ln215 = store i3 0, i3 %mw_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:215]   --->   Operation 76 'store' 'store_ln215' <Predicate = (mw_state_load == 5)> <Delay = 0.48>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i128P128A, i128 %arpTableReplay, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 77 'nbreadreq' 'tmp_i' <Predicate = (mw_state_load == 7) | (mw_state_load == 6) | (mw_state_load == 0)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln111 = br i1 %tmp_i, void %._crit_edge.i, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:111]   --->   Operation 78 'br' 'br_ln111' <Predicate = (mw_state_load == 7) | (mw_state_load == 6) | (mw_state_load == 0)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%arpTableReplay_read = read i128 @_ssdm_op_Read.axis.volatile.i128P128A, i128 %arpTableReplay" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 79 'read' 'arpTableReplay_read' <Predicate = (mw_state_load != 5 & mw_state_load != 1 & mw_state_load != 2 & mw_state_load != 3 & mw_state_load != 4 & tmp_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%reply_macAddress_V = trunc i128 %arpTableReplay_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 80 'trunc' 'reply_macAddress_V' <Predicate = (mw_state_load != 5 & mw_state_load != 1 & mw_state_load != 2 & mw_state_load != 3 & mw_state_load != 4 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%reply_hit = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %arpTableReplay_read, i32 64" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 81 'bitselect' 'reply_hit' <Predicate = (mw_state_load != 5 & mw_state_load != 1 & mw_state_load != 2 & mw_state_load != 3 & mw_state_load != 4 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.38ns)   --->   "%br_ln114 = br i1 %reply_hit, void %._crit_edge2.i, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:114]   --->   Operation 82 'br' 'br_ln114' <Predicate = (mw_state_load != 5 & mw_state_load != 1 & mw_state_load != 2 & mw_state_load != 3 & mw_state_load != 4 & tmp_i)> <Delay = 0.38>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i112 @_ssdm_op_BitConcatenate.i112.i16.i48.i48, i16 8, i48 %myMacAddress_read, i48 %reply_macAddress_V"   --->   Operation 83 'bitconcatenate' 'p_Result_s' <Predicate = (mw_state_load != 5 & mw_state_load != 1 & mw_state_load != 2 & mw_state_load != 3 & mw_state_load != 4 & tmp_i & reply_hit)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.41ns)   --->   "%store_ln391 = store i112 %p_Result_s, i112 %previous_word_data_V"   --->   Operation 84 'store' 'store_ln391' <Predicate = (mw_state_load != 5 & mw_state_load != 1 & mw_state_load != 2 & mw_state_load != 3 & mw_state_load != 4 & tmp_i & reply_hit)> <Delay = 0.41>
ST_1 : Operation 85 [1/1] (0.41ns)   --->   "%store_ln391 = store i14 16383, i14 %previous_word_keep_V"   --->   Operation 85 'store' 'store_ln391' <Predicate = (mw_state_load != 5 & mw_state_load != 1 & mw_state_load != 2 & mw_state_load != 3 & mw_state_load != 4 & tmp_i & reply_hit)> <Delay = 0.41>
ST_1 : Operation 86 [1/1] (0.38ns)   --->   "%br_ln122 = br void %._crit_edge2.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:122]   --->   Operation 86 'br' 'br_ln122' <Predicate = (mw_state_load != 5 & mw_state_load != 1 & mw_state_load != 2 & mw_state_load != 3 & mw_state_load != 4 & tmp_i & reply_hit)> <Delay = 0.38>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%storemerge1_i = phi i2 3, void, i2 1, void"   --->   Operation 87 'phi' 'storemerge1_i' <Predicate = (mw_state_load != 5 & mw_state_load != 1 & mw_state_load != 2 & mw_state_load != 3 & mw_state_load != 4 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i2 %storemerge1_i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:121]   --->   Operation 88 'zext' 'zext_ln121' <Predicate = (mw_state_load != 5 & mw_state_load != 1 & mw_state_load != 2 & mw_state_load != 3 & mw_state_load != 4 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.48ns)   --->   "%store_ln121 = store i3 %zext_ln121, i3 %mw_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:121]   --->   Operation 89 'store' 'store_ln121' <Predicate = (mw_state_load != 5 & mw_state_load != 1 & mw_state_load != 2 & mw_state_load != 3 & mw_state_load != 4 & tmp_i)> <Delay = 0.48>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln125 = br void %._crit_edge.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:125]   --->   Operation 90 'br' 'br_ln125' <Predicate = (mw_state_load != 5 & mw_state_load != 1 & mw_state_load != 2 & mw_state_load != 3 & mw_state_load != 4 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln126 = br void %handle_output.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:126]   --->   Operation 91 'br' 'br_ln126' <Predicate = (mw_state_load == 7) | (mw_state_load == 6) | (mw_state_load == 0)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%p_Result_9 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i400.i112, i400 %trunc_ln674_1, i112 %previous_word_data_V_load"   --->   Operation 92 'bitconcatenate' 'p_Result_9' <Predicate = (mw_state_load == 4 & tmp_4_i)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%p_Result_10 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i50.i14, i50 %p_Result_8_i, i14 %previous_word_keep_V_load"   --->   Operation 93 'bitconcatenate' 'p_Result_10' <Predicate = (mw_state_load == 4 & tmp_4_i)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%sendWord_last_V_1 = phi i1 0, void, i1 1, void, i1 0, void"   --->   Operation 94 'phi' 'sendWord_last_V_1' <Predicate = (mw_state_load == 4 & tmp_4_i)> <Delay = 0.00>
ST_2 : Operation 95 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %dataOut_V_data_V, i64 %dataOut_V_keep_V, i64 %dataOut_V_strb_V, i1 %dataOut_V_last_V, i512 %p_Result_9, i64 %p_Result_10, i64 0, i1 %sendWord_last_V_1"   --->   Operation 95 'write' 'write_ln304' <Predicate = (mw_state_load == 4 & tmp_4_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%p_Result_7 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i400.i112, i400 %trunc_ln674, i112 %previous_word_data_V_load"   --->   Operation 96 'bitconcatenate' 'p_Result_7' <Predicate = (mw_state_load == 3 & tmp_3_i)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%p_Result_8 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i50.i14, i50 %p_Result_2_i, i14 %previous_word_keep_V_load"   --->   Operation 97 'bitconcatenate' 'p_Result_8' <Predicate = (mw_state_load == 3 & tmp_3_i)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%sendWord_last_V = phi i1 0, void, i1 0, void, i1 1, void"   --->   Operation 98 'phi' 'sendWord_last_V' <Predicate = (mw_state_load == 3 & tmp_3_i)> <Delay = 0.00>
ST_2 : Operation 99 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %dataOut_V_data_V, i64 %dataOut_V_keep_V, i64 %dataOut_V_strb_V, i1 %dataOut_V_last_V, i512 %p_Result_7, i64 %p_Result_8, i64 0, i1 %sendWord_last_V"   --->   Operation 99 'write' 'write_ln304' <Predicate = (mw_state_load == 3 & tmp_3_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%p_Result_11 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i400.i112, i400 0, i112 %previous_word_data_V_load"   --->   Operation 100 'bitconcatenate' 'p_Result_11' <Predicate = (mw_state_load == 5)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%p_Result_12 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i50.i14, i50 0, i14 %previous_word_keep_V_load"   --->   Operation 101 'bitconcatenate' 'p_Result_12' <Predicate = (mw_state_load == 5)> <Delay = 0.00>
ST_2 : Operation 102 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %dataOut_V_data_V, i64 %dataOut_V_keep_V, i64 %dataOut_V_strb_V, i1 %dataOut_V_last_V, i512 %p_Result_11, i64 %p_Result_12, i64 0, i1 1"   --->   Operation 102 'write' 'write_ln304' <Predicate = (mw_state_load == 5)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 103 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %dataOut_V_data_V, i64 %dataOut_V_keep_V, i64 %dataOut_V_strb_V, i1 %dataOut_V_last_V, i512 %p_Result_9, i64 %p_Result_10, i64 0, i1 %sendWord_last_V_1"   --->   Operation 103 'write' 'write_ln304' <Predicate = (mw_state_load == 4 & tmp_4_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln205 = br void %._crit_edge7.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:205]   --->   Operation 104 'br' 'br_ln205' <Predicate = (mw_state_load == 4 & tmp_4_i)> <Delay = 0.00>
ST_3 : Operation 105 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %dataOut_V_data_V, i64 %dataOut_V_keep_V, i64 %dataOut_V_strb_V, i1 %dataOut_V_last_V, i512 %p_Result_7, i64 %p_Result_8, i64 0, i1 %sendWord_last_V"   --->   Operation 105 'write' 'write_ln304' <Predicate = (mw_state_load == 3 & tmp_3_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln176 = br void %._crit_edge6.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:176]   --->   Operation 106 'br' 'br_ln176' <Predicate = (mw_state_load == 3 & tmp_3_i)> <Delay = 0.00>
ST_3 : Operation 107 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %dataOut_V_data_V, i64 %dataOut_V_keep_V, i64 %dataOut_V_strb_V, i1 %dataOut_V_last_V, i512 %p_Result_11, i64 %p_Result_12, i64 0, i1 1"   --->   Operation 107 'write' 'write_ln304' <Predicate = (mw_state_load == 5)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln217 = br void %handle_output.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:217]   --->   Operation 108 'br' 'br_ln217' <Predicate = (mw_state_load == 5)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 109 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ arpTableReplay]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ myMacAddress]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dataOut_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dataOut_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dataOut_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dataOut_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mw_state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ previous_word_data_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ previous_word_keep_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ ip_header_checksum]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ no_ip_header_out]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0            (specinterface ) [ 0000]
myMacAddress_read            (read          ) [ 0000]
specinterface_ln0            (specinterface ) [ 0000]
specinterface_ln0            (specinterface ) [ 0000]
specinterface_ln0            (specinterface ) [ 0000]
specinterface_ln0            (specinterface ) [ 0000]
specinterface_ln0            (specinterface ) [ 0000]
specinterface_ln0            (specinterface ) [ 0000]
specinterface_ln0            (specinterface ) [ 0000]
specinterface_ln0            (specinterface ) [ 0000]
specinterface_ln0            (specinterface ) [ 0000]
specinterface_ln0            (specinterface ) [ 0000]
specpipeline_ln0             (specpipeline  ) [ 0000]
mw_state_load                (load          ) [ 0111]
previous_word_data_V_load    (load          ) [ 0110]
previous_word_keep_V_load    (load          ) [ 0110]
switch_ln109                 (switch        ) [ 0000]
tmp_4_i                      (nbreadreq     ) [ 0111]
br_ln180                     (br            ) [ 0000]
no_ip_header_out_read_1      (read          ) [ 0000]
current_no_ip_last_V_1       (bitselect     ) [ 0100]
trunc_ln674_1                (trunc         ) [ 0110]
p_Result_8_i                 (partselect    ) [ 0110]
p_Result_10_i                (partselect    ) [ 0000]
store_ln189                  (store         ) [ 0000]
p_Result_11_i                (partselect    ) [ 0000]
store_ln190                  (store         ) [ 0000]
br_ln193                     (br            ) [ 0110]
tmp_1                        (bitselect     ) [ 0100]
br_ln194                     (br            ) [ 0000]
store_ln200                  (store         ) [ 0000]
br_ln0                       (br            ) [ 0110]
store_ln196                  (store         ) [ 0000]
br_ln197                     (br            ) [ 0110]
br_ln206                     (br            ) [ 0000]
tmp_3_i                      (nbreadreq     ) [ 0111]
br_ln148                     (br            ) [ 0000]
ip_header_checksum_read_1    (read          ) [ 0000]
current_ip_checksum_last_V_1 (bitselect     ) [ 0100]
trunc_ln674                  (trunc         ) [ 0110]
p_Result_2_i                 (partselect    ) [ 0110]
p_Result_4_i                 (partselect    ) [ 0000]
store_ln157                  (store         ) [ 0000]
p_Result_5_i                 (partselect    ) [ 0000]
store_ln158                  (store         ) [ 0000]
br_ln161                     (br            ) [ 0000]
store_ln172                  (store         ) [ 0000]
br_ln0                       (br            ) [ 0110]
tmp                          (bitselect     ) [ 0100]
br_ln162                     (br            ) [ 0000]
store_ln168                  (store         ) [ 0000]
br_ln0                       (br            ) [ 0110]
store_ln164                  (store         ) [ 0000]
br_ln165                     (br            ) [ 0110]
br_ln177                     (br            ) [ 0000]
tmp_2_i                      (nbreadreq     ) [ 0100]
br_ln139                     (br            ) [ 0000]
no_ip_header_out_read        (read          ) [ 0000]
current_no_ip_last_V         (bitselect     ) [ 0100]
br_ln142                     (br            ) [ 0000]
store_ln143                  (store         ) [ 0000]
br_ln143                     (br            ) [ 0000]
br_ln144                     (br            ) [ 0000]
br_ln145                     (br            ) [ 0000]
tmp_1_i                      (nbreadreq     ) [ 0100]
br_ln128                     (br            ) [ 0000]
ip_header_checksum_read      (read          ) [ 0000]
current_ip_checksum_last_V   (bitselect     ) [ 0000]
select_ln132                 (select        ) [ 0000]
store_ln132                  (store         ) [ 0000]
br_ln135                     (br            ) [ 0000]
br_ln136                     (br            ) [ 0000]
store_ln215                  (store         ) [ 0000]
tmp_i                        (nbreadreq     ) [ 0100]
br_ln111                     (br            ) [ 0000]
arpTableReplay_read          (read          ) [ 0000]
reply_macAddress_V           (trunc         ) [ 0000]
reply_hit                    (bitselect     ) [ 0100]
br_ln114                     (br            ) [ 0000]
p_Result_s                   (bitconcatenate) [ 0000]
store_ln391                  (store         ) [ 0000]
store_ln391                  (store         ) [ 0000]
br_ln122                     (br            ) [ 0000]
storemerge1_i                (phi           ) [ 0000]
zext_ln121                   (zext          ) [ 0000]
store_ln121                  (store         ) [ 0000]
br_ln125                     (br            ) [ 0000]
br_ln126                     (br            ) [ 0000]
p_Result_9                   (bitconcatenate) [ 0101]
p_Result_10                  (bitconcatenate) [ 0101]
sendWord_last_V_1            (phi           ) [ 0111]
p_Result_7                   (bitconcatenate) [ 0101]
p_Result_8                   (bitconcatenate) [ 0101]
sendWord_last_V              (phi           ) [ 0111]
p_Result_11                  (bitconcatenate) [ 0101]
p_Result_12                  (bitconcatenate) [ 0101]
write_ln304                  (write         ) [ 0000]
br_ln205                     (br            ) [ 0000]
write_ln304                  (write         ) [ 0000]
br_ln176                     (br            ) [ 0000]
write_ln304                  (write         ) [ 0000]
br_ln217                     (br            ) [ 0000]
ret_ln0                      (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="arpTableReplay">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arpTableReplay"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="myMacAddress">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="myMacAddress"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dataOut_V_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataOut_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dataOut_V_keep_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataOut_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dataOut_V_strb_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataOut_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dataOut_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataOut_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="mw_state">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mw_state"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="previous_word_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="previous_word_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="previous_word_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="previous_word_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="ip_header_checksum">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ip_header_checksum"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="no_ip_header_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="no_ip_header_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i48P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i1024.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i1024.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i112.i1024.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i1024.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i128P128A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i128P128A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i128.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i112.i16.i48.i48"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i512.i400.i112"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i50.i14"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1004" name="myMacAddress_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="48" slack="0"/>
<pin id="124" dir="0" index="1" bw="48" slack="0"/>
<pin id="125" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="myMacAddress_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_nbreadreq_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="1024" slack="0"/>
<pin id="131" dir="0" index="2" bw="1" slack="0"/>
<pin id="132" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_4_i/1 tmp_2_i/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1024" slack="0"/>
<pin id="138" dir="0" index="1" bw="1024" slack="0"/>
<pin id="139" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="no_ip_header_out_read_1/1 no_ip_header_out_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_nbreadreq_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="1024" slack="0"/>
<pin id="145" dir="0" index="2" bw="1" slack="0"/>
<pin id="146" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_3_i/1 tmp_1_i/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1024" slack="0"/>
<pin id="152" dir="0" index="1" bw="1024" slack="0"/>
<pin id="153" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ip_header_checksum_read_1/1 ip_header_checksum_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_i_nbreadreq_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="128" slack="0"/>
<pin id="159" dir="0" index="2" bw="1" slack="0"/>
<pin id="160" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="arpTableReplay_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="128" slack="0"/>
<pin id="166" dir="0" index="1" bw="128" slack="0"/>
<pin id="167" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arpTableReplay_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_write_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="0" slack="0"/>
<pin id="172" dir="0" index="1" bw="512" slack="0"/>
<pin id="173" dir="0" index="2" bw="64" slack="0"/>
<pin id="174" dir="0" index="3" bw="64" slack="0"/>
<pin id="175" dir="0" index="4" bw="1" slack="0"/>
<pin id="176" dir="0" index="5" bw="512" slack="0"/>
<pin id="177" dir="0" index="6" bw="64" slack="0"/>
<pin id="178" dir="0" index="7" bw="1" slack="0"/>
<pin id="179" dir="0" index="8" bw="1" slack="0"/>
<pin id="180" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/2 write_ln304/2 write_ln304/2 "/>
</bind>
</comp>

<comp id="188" class="1005" name="storemerge1_i_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="190" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="storemerge1_i (phireg) "/>
</bind>
</comp>

<comp id="191" class="1004" name="storemerge1_i_phi_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="1" slack="0"/>
<pin id="195" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge1_i/1 "/>
</bind>
</comp>

<comp id="199" class="1005" name="sendWord_last_V_1_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="1"/>
<pin id="201" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sendWord_last_V_1 (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="sendWord_last_V_1_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="1"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="1" slack="1"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="4" bw="1" slack="1"/>
<pin id="211" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sendWord_last_V_1/2 "/>
</bind>
</comp>

<comp id="218" class="1005" name="sendWord_last_V_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="1"/>
<pin id="220" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sendWord_last_V (phireg) "/>
</bind>
</comp>

<comp id="224" class="1004" name="sendWord_last_V_phi_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="1"/>
<pin id="226" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="1" slack="1"/>
<pin id="228" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="4" bw="1" slack="1"/>
<pin id="230" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sendWord_last_V/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="1024" slack="0"/>
<pin id="240" dir="0" index="2" bw="11" slack="0"/>
<pin id="241" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="current_no_ip_last_V_1/1 current_no_ip_last_V/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="1024" slack="0"/>
<pin id="248" dir="0" index="2" bw="11" slack="0"/>
<pin id="249" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="current_ip_checksum_last_V_1/1 current_ip_checksum_last_V/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="mw_state_load_load_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="3" slack="0"/>
<pin id="255" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mw_state_load/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="previous_word_data_V_load_load_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="112" slack="0"/>
<pin id="259" dir="1" index="1" bw="112" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="previous_word_data_V_load/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="previous_word_keep_V_load_load_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="14" slack="0"/>
<pin id="263" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="previous_word_keep_V_load/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="trunc_ln674_1_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1024" slack="0"/>
<pin id="267" dir="1" index="1" bw="400" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674_1/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="p_Result_8_i_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="50" slack="0"/>
<pin id="271" dir="0" index="1" bw="1024" slack="0"/>
<pin id="272" dir="0" index="2" bw="11" slack="0"/>
<pin id="273" dir="0" index="3" bw="11" slack="0"/>
<pin id="274" dir="1" index="4" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_8_i/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="p_Result_10_i_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="112" slack="0"/>
<pin id="281" dir="0" index="1" bw="1024" slack="0"/>
<pin id="282" dir="0" index="2" bw="10" slack="0"/>
<pin id="283" dir="0" index="3" bw="10" slack="0"/>
<pin id="284" dir="1" index="4" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_10_i/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="store_ln189_store_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="112" slack="0"/>
<pin id="291" dir="0" index="1" bw="112" slack="0"/>
<pin id="292" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln189/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="p_Result_11_i_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="14" slack="0"/>
<pin id="297" dir="0" index="1" bw="1024" slack="0"/>
<pin id="298" dir="0" index="2" bw="11" slack="0"/>
<pin id="299" dir="0" index="3" bw="11" slack="0"/>
<pin id="300" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_11_i/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="store_ln190_store_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="14" slack="0"/>
<pin id="307" dir="0" index="1" bw="14" slack="0"/>
<pin id="308" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln190/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_1_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="1024" slack="0"/>
<pin id="314" dir="0" index="2" bw="11" slack="0"/>
<pin id="315" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="store_ln200_store_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="3" slack="0"/>
<pin id="322" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln200/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="store_ln196_store_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="3" slack="0"/>
<pin id="327" dir="0" index="1" bw="3" slack="0"/>
<pin id="328" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln196/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="trunc_ln674_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1024" slack="0"/>
<pin id="333" dir="1" index="1" bw="400" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="p_Result_2_i_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="50" slack="0"/>
<pin id="337" dir="0" index="1" bw="1024" slack="0"/>
<pin id="338" dir="0" index="2" bw="11" slack="0"/>
<pin id="339" dir="0" index="3" bw="11" slack="0"/>
<pin id="340" dir="1" index="4" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_2_i/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="p_Result_4_i_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="112" slack="0"/>
<pin id="347" dir="0" index="1" bw="1024" slack="0"/>
<pin id="348" dir="0" index="2" bw="10" slack="0"/>
<pin id="349" dir="0" index="3" bw="10" slack="0"/>
<pin id="350" dir="1" index="4" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_4_i/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="store_ln157_store_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="112" slack="0"/>
<pin id="357" dir="0" index="1" bw="112" slack="0"/>
<pin id="358" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln157/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="p_Result_5_i_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="14" slack="0"/>
<pin id="363" dir="0" index="1" bw="1024" slack="0"/>
<pin id="364" dir="0" index="2" bw="11" slack="0"/>
<pin id="365" dir="0" index="3" bw="11" slack="0"/>
<pin id="366" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_5_i/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="store_ln158_store_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="14" slack="0"/>
<pin id="373" dir="0" index="1" bw="14" slack="0"/>
<pin id="374" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln158/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="store_ln172_store_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="3" slack="0"/>
<pin id="379" dir="0" index="1" bw="3" slack="0"/>
<pin id="380" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln172/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="1024" slack="0"/>
<pin id="386" dir="0" index="2" bw="11" slack="0"/>
<pin id="387" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="391" class="1004" name="store_ln168_store_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="3" slack="0"/>
<pin id="394" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln168/1 "/>
</bind>
</comp>

<comp id="397" class="1004" name="store_ln164_store_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="3" slack="0"/>
<pin id="399" dir="0" index="1" bw="3" slack="0"/>
<pin id="400" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln164/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="store_ln143_store_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="3" slack="0"/>
<pin id="406" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="select_ln132_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="0" index="1" bw="3" slack="0"/>
<pin id="412" dir="0" index="2" bw="3" slack="0"/>
<pin id="413" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln132/1 "/>
</bind>
</comp>

<comp id="417" class="1004" name="store_ln132_store_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="3" slack="0"/>
<pin id="419" dir="0" index="1" bw="3" slack="0"/>
<pin id="420" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln132/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="store_ln215_store_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="0"/>
<pin id="425" dir="0" index="1" bw="3" slack="0"/>
<pin id="426" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln215/1 "/>
</bind>
</comp>

<comp id="429" class="1004" name="reply_macAddress_V_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="128" slack="0"/>
<pin id="431" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="reply_macAddress_V/1 "/>
</bind>
</comp>

<comp id="433" class="1004" name="reply_hit_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="0"/>
<pin id="435" dir="0" index="1" bw="128" slack="0"/>
<pin id="436" dir="0" index="2" bw="8" slack="0"/>
<pin id="437" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="reply_hit/1 "/>
</bind>
</comp>

<comp id="441" class="1004" name="p_Result_s_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="112" slack="0"/>
<pin id="443" dir="0" index="1" bw="5" slack="0"/>
<pin id="444" dir="0" index="2" bw="48" slack="0"/>
<pin id="445" dir="0" index="3" bw="48" slack="0"/>
<pin id="446" dir="1" index="4" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="451" class="1004" name="store_ln391_store_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="112" slack="0"/>
<pin id="453" dir="0" index="1" bw="112" slack="0"/>
<pin id="454" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln391/1 "/>
</bind>
</comp>

<comp id="457" class="1004" name="store_ln391_store_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="14" slack="0"/>
<pin id="460" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln391/1 "/>
</bind>
</comp>

<comp id="463" class="1004" name="zext_ln121_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="2" slack="0"/>
<pin id="465" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121/1 "/>
</bind>
</comp>

<comp id="467" class="1004" name="store_ln121_store_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="2" slack="0"/>
<pin id="469" dir="0" index="1" bw="3" slack="0"/>
<pin id="470" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln121/1 "/>
</bind>
</comp>

<comp id="473" class="1004" name="p_Result_9_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="512" slack="0"/>
<pin id="475" dir="0" index="1" bw="400" slack="1"/>
<pin id="476" dir="0" index="2" bw="112" slack="1"/>
<pin id="477" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_9/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="p_Result_10_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="64" slack="0"/>
<pin id="482" dir="0" index="1" bw="50" slack="1"/>
<pin id="483" dir="0" index="2" bw="14" slack="1"/>
<pin id="484" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_10/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="p_Result_7_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="512" slack="0"/>
<pin id="489" dir="0" index="1" bw="400" slack="1"/>
<pin id="490" dir="0" index="2" bw="112" slack="1"/>
<pin id="491" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_7/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="p_Result_8_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="64" slack="0"/>
<pin id="496" dir="0" index="1" bw="50" slack="1"/>
<pin id="497" dir="0" index="2" bw="14" slack="1"/>
<pin id="498" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_8/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="p_Result_11_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="512" slack="0"/>
<pin id="503" dir="0" index="1" bw="1" slack="0"/>
<pin id="504" dir="0" index="2" bw="112" slack="1"/>
<pin id="505" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_11/2 "/>
</bind>
</comp>

<comp id="509" class="1004" name="p_Result_12_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="64" slack="0"/>
<pin id="511" dir="0" index="1" bw="1" slack="0"/>
<pin id="512" dir="0" index="2" bw="14" slack="1"/>
<pin id="513" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_12/2 "/>
</bind>
</comp>

<comp id="517" class="1005" name="mw_state_load_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="3" slack="1"/>
<pin id="519" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="mw_state_load "/>
</bind>
</comp>

<comp id="521" class="1005" name="previous_word_data_V_load_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="112" slack="1"/>
<pin id="523" dir="1" index="1" bw="112" slack="1"/>
</pin_list>
<bind>
<opset="previous_word_data_V_load "/>
</bind>
</comp>

<comp id="528" class="1005" name="previous_word_keep_V_load_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="14" slack="1"/>
<pin id="530" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="previous_word_keep_V_load "/>
</bind>
</comp>

<comp id="535" class="1005" name="tmp_4_i_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="1"/>
<pin id="537" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_4_i "/>
</bind>
</comp>

<comp id="542" class="1005" name="trunc_ln674_1_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="400" slack="1"/>
<pin id="544" dir="1" index="1" bw="400" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln674_1 "/>
</bind>
</comp>

<comp id="547" class="1005" name="p_Result_8_i_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="50" slack="1"/>
<pin id="549" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_8_i "/>
</bind>
</comp>

<comp id="555" class="1005" name="tmp_3_i_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="1"/>
<pin id="557" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_3_i "/>
</bind>
</comp>

<comp id="562" class="1005" name="trunc_ln674_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="400" slack="1"/>
<pin id="564" dir="1" index="1" bw="400" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln674 "/>
</bind>
</comp>

<comp id="567" class="1005" name="p_Result_2_i_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="50" slack="1"/>
<pin id="569" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_2_i "/>
</bind>
</comp>

<comp id="590" class="1005" name="p_Result_9_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="512" slack="1"/>
<pin id="592" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_9 "/>
</bind>
</comp>

<comp id="595" class="1005" name="p_Result_10_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="64" slack="1"/>
<pin id="597" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_10 "/>
</bind>
</comp>

<comp id="600" class="1005" name="p_Result_7_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="512" slack="1"/>
<pin id="602" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_7 "/>
</bind>
</comp>

<comp id="605" class="1005" name="p_Result_8_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="64" slack="1"/>
<pin id="607" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_8 "/>
</bind>
</comp>

<comp id="610" class="1005" name="p_Result_11_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="512" slack="1"/>
<pin id="612" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_11 "/>
</bind>
</comp>

<comp id="615" class="1005" name="p_Result_12_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="64" slack="1"/>
<pin id="617" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_12 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="126"><net_src comp="36" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="60" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="20" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="44" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="140"><net_src comp="62" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="20" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="60" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="18" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="44" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="154"><net_src comp="62" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="18" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="161"><net_src comp="88" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="0" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="44" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="168"><net_src comp="90" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="0" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="181"><net_src comp="114" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="182"><net_src comp="4" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="183"><net_src comp="6" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="184"><net_src comp="8" pin="0"/><net_sink comp="170" pin=3"/></net>

<net id="185"><net_src comp="10" pin="0"/><net_sink comp="170" pin=4"/></net>

<net id="186"><net_src comp="116" pin="0"/><net_sink comp="170" pin=7"/></net>

<net id="187"><net_src comp="112" pin="0"/><net_sink comp="170" pin=8"/></net>

<net id="197"><net_src comp="102" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="104" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="202"><net_src comp="110" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="112" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="199" pin="1"/><net_sink comp="170" pin=8"/></net>

<net id="213"><net_src comp="199" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="214"><net_src comp="199" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="215"><net_src comp="199" pin="1"/><net_sink comp="205" pin=4"/></net>

<net id="216"><net_src comp="205" pin="6"/><net_sink comp="170" pin=8"/></net>

<net id="217"><net_src comp="205" pin="6"/><net_sink comp="199" pin=0"/></net>

<net id="221"><net_src comp="110" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="112" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="218" pin="1"/><net_sink comp="170" pin=8"/></net>

<net id="232"><net_src comp="218" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="233"><net_src comp="218" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="234"><net_src comp="218" pin="1"/><net_sink comp="224" pin=4"/></net>

<net id="235"><net_src comp="224" pin="6"/><net_sink comp="170" pin=8"/></net>

<net id="236"><net_src comp="224" pin="6"/><net_sink comp="218" pin=0"/></net>

<net id="242"><net_src comp="64" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="136" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="66" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="250"><net_src comp="64" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="150" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="66" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="256"><net_src comp="12" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="14" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="16" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="136" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="68" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="136" pin="2"/><net_sink comp="269" pin=1"/></net>

<net id="277"><net_src comp="70" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="278"><net_src comp="72" pin="0"/><net_sink comp="269" pin=3"/></net>

<net id="285"><net_src comp="74" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="136" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="287"><net_src comp="76" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="288"><net_src comp="78" pin="0"/><net_sink comp="279" pin=3"/></net>

<net id="293"><net_src comp="279" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="14" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="301"><net_src comp="80" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="302"><net_src comp="136" pin="2"/><net_sink comp="295" pin=1"/></net>

<net id="303"><net_src comp="82" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="304"><net_src comp="84" pin="0"/><net_sink comp="295" pin=3"/></net>

<net id="309"><net_src comp="295" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="16" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="316"><net_src comp="64" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="136" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="82" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="323"><net_src comp="86" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="12" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="50" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="12" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="334"><net_src comp="150" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="341"><net_src comp="68" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="150" pin="2"/><net_sink comp="335" pin=1"/></net>

<net id="343"><net_src comp="70" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="344"><net_src comp="72" pin="0"/><net_sink comp="335" pin=3"/></net>

<net id="351"><net_src comp="74" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="150" pin="2"/><net_sink comp="345" pin=1"/></net>

<net id="353"><net_src comp="76" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="354"><net_src comp="78" pin="0"/><net_sink comp="345" pin=3"/></net>

<net id="359"><net_src comp="345" pin="4"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="14" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="367"><net_src comp="80" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="150" pin="2"/><net_sink comp="361" pin=1"/></net>

<net id="369"><net_src comp="82" pin="0"/><net_sink comp="361" pin=2"/></net>

<net id="370"><net_src comp="84" pin="0"/><net_sink comp="361" pin=3"/></net>

<net id="375"><net_src comp="361" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="16" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="58" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="12" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="388"><net_src comp="64" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="150" pin="2"/><net_sink comp="383" pin=1"/></net>

<net id="390"><net_src comp="82" pin="0"/><net_sink comp="383" pin=2"/></net>

<net id="395"><net_src comp="86" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="12" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="50" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="12" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="86" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="12" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="414"><net_src comp="245" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="86" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="416"><net_src comp="54" pin="0"/><net_sink comp="409" pin=2"/></net>

<net id="421"><net_src comp="409" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="12" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="86" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="12" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="432"><net_src comp="164" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="438"><net_src comp="92" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="439"><net_src comp="164" pin="2"/><net_sink comp="433" pin=1"/></net>

<net id="440"><net_src comp="94" pin="0"/><net_sink comp="433" pin=2"/></net>

<net id="447"><net_src comp="96" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="448"><net_src comp="98" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="449"><net_src comp="122" pin="2"/><net_sink comp="441" pin=2"/></net>

<net id="450"><net_src comp="429" pin="1"/><net_sink comp="441" pin=3"/></net>

<net id="455"><net_src comp="441" pin="4"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="14" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="100" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="16" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="466"><net_src comp="191" pin="4"/><net_sink comp="463" pin=0"/></net>

<net id="471"><net_src comp="463" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="12" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="478"><net_src comp="106" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="473" pin="3"/><net_sink comp="170" pin=5"/></net>

<net id="485"><net_src comp="108" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="480" pin="3"/><net_sink comp="170" pin=6"/></net>

<net id="492"><net_src comp="106" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="493"><net_src comp="487" pin="3"/><net_sink comp="170" pin=5"/></net>

<net id="499"><net_src comp="108" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="494" pin="3"/><net_sink comp="170" pin=6"/></net>

<net id="506"><net_src comp="106" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="507"><net_src comp="118" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="508"><net_src comp="501" pin="3"/><net_sink comp="170" pin=5"/></net>

<net id="514"><net_src comp="108" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="515"><net_src comp="120" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="516"><net_src comp="509" pin="3"/><net_sink comp="170" pin=6"/></net>

<net id="520"><net_src comp="253" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="524"><net_src comp="257" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="473" pin=2"/></net>

<net id="526"><net_src comp="521" pin="1"/><net_sink comp="487" pin=2"/></net>

<net id="527"><net_src comp="521" pin="1"/><net_sink comp="501" pin=2"/></net>

<net id="531"><net_src comp="261" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="480" pin=2"/></net>

<net id="533"><net_src comp="528" pin="1"/><net_sink comp="494" pin=2"/></net>

<net id="534"><net_src comp="528" pin="1"/><net_sink comp="509" pin=2"/></net>

<net id="538"><net_src comp="128" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="545"><net_src comp="265" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="550"><net_src comp="269" pin="4"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="558"><net_src comp="142" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="565"><net_src comp="331" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="570"><net_src comp="335" pin="4"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="593"><net_src comp="473" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="170" pin=5"/></net>

<net id="598"><net_src comp="480" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="170" pin=6"/></net>

<net id="603"><net_src comp="487" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="170" pin=5"/></net>

<net id="608"><net_src comp="494" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="170" pin=6"/></net>

<net id="613"><net_src comp="501" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="170" pin=5"/></net>

<net id="618"><net_src comp="509" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="170" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: arpTableReplay | {}
	Port: myMacAddress | {}
	Port: dataOut_V_data_V | {3 }
	Port: dataOut_V_keep_V | {3 }
	Port: dataOut_V_strb_V | {3 }
	Port: dataOut_V_last_V | {3 }
	Port: mw_state | {1 }
	Port: previous_word_data_V | {1 }
	Port: previous_word_keep_V | {1 }
	Port: ip_header_checksum | {}
	Port: no_ip_header_out | {}
 - Input state : 
	Port: handle_output : arpTableReplay | {1 }
	Port: handle_output : myMacAddress | {1 }
	Port: handle_output : dataOut_V_data_V | {}
	Port: handle_output : dataOut_V_keep_V | {}
	Port: handle_output : dataOut_V_strb_V | {}
	Port: handle_output : dataOut_V_last_V | {}
	Port: handle_output : mw_state | {1 }
	Port: handle_output : previous_word_data_V | {1 }
	Port: handle_output : previous_word_keep_V | {1 }
	Port: handle_output : ip_header_checksum | {1 }
	Port: handle_output : no_ip_header_out | {1 }
  - Chain level:
	State 1
		switch_ln109 : 1
		store_ln189 : 1
		store_ln190 : 1
		br_ln193 : 1
		br_ln194 : 1
		store_ln157 : 1
		store_ln158 : 1
		br_ln161 : 1
		br_ln162 : 1
		br_ln142 : 1
		select_ln132 : 1
		store_ln132 : 2
		br_ln114 : 1
		p_Result_s : 1
		store_ln391 : 2
		storemerge1_i : 2
		zext_ln121 : 3
		store_ln121 : 4
	State 2
		write_ln304 : 1
		write_ln304 : 1
		write_ln304 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|  select  |       select_ln132_fu_409       |    0    |    3    |
|----------|---------------------------------|---------|---------|
|          |  myMacAddress_read_read_fu_122  |    0    |    0    |
|   read   |         grp_read_fu_136         |    0    |    0    |
|          |         grp_read_fu_150         |    0    |    0    |
|          | arpTableReplay_read_read_fu_164 |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |       grp_nbreadreq_fu_128      |    0    |    0    |
| nbreadreq|       grp_nbreadreq_fu_142      |    0    |    0    |
|          |      tmp_i_nbreadreq_fu_156     |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   write  |         grp_write_fu_170        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |            grp_fu_237           |    0    |    0    |
|          |            grp_fu_245           |    0    |    0    |
| bitselect|           tmp_1_fu_311          |    0    |    0    |
|          |            tmp_fu_383           |    0    |    0    |
|          |         reply_hit_fu_433        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |       trunc_ln674_1_fu_265      |    0    |    0    |
|   trunc  |        trunc_ln674_fu_331       |    0    |    0    |
|          |    reply_macAddress_V_fu_429    |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |       p_Result_8_i_fu_269       |    0    |    0    |
|          |       p_Result_10_i_fu_279      |    0    |    0    |
|partselect|       p_Result_11_i_fu_295      |    0    |    0    |
|          |       p_Result_2_i_fu_335       |    0    |    0    |
|          |       p_Result_4_i_fu_345       |    0    |    0    |
|          |       p_Result_5_i_fu_361       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |        p_Result_s_fu_441        |    0    |    0    |
|          |        p_Result_9_fu_473        |    0    |    0    |
|          |        p_Result_10_fu_480       |    0    |    0    |
|bitconcatenate|        p_Result_7_fu_487        |    0    |    0    |
|          |        p_Result_8_fu_494        |    0    |    0    |
|          |        p_Result_11_fu_501       |    0    |    0    |
|          |        p_Result_12_fu_509       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   zext   |        zext_ln121_fu_463        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |    3    |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|      mw_state_load_reg_517      |    3   |
|       p_Result_10_reg_595       |   64   |
|       p_Result_11_reg_610       |   512  |
|       p_Result_12_reg_615       |   64   |
|       p_Result_2_i_reg_567      |   50   |
|        p_Result_7_reg_600       |   512  |
|       p_Result_8_i_reg_547      |   50   |
|        p_Result_8_reg_605       |   64   |
|        p_Result_9_reg_590       |   512  |
|previous_word_data_V_load_reg_521|   112  |
|previous_word_keep_V_load_reg_528|   14   |
|    sendWord_last_V_1_reg_199    |    1   |
|     sendWord_last_V_reg_218     |    1   |
|      storemerge1_i_reg_188      |    2   |
|         tmp_3_i_reg_555         |    1   |
|         tmp_4_i_reg_535         |    1   |
|      trunc_ln674_1_reg_542      |   400  |
|       trunc_ln674_reg_562       |   400  |
+---------------------------------+--------+
|              Total              |  2763  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------|------|------|------|--------||---------||---------|
|            Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------|------|------|------|--------||---------||---------|
|      grp_write_fu_170     |  p5  |   6  |  512 |  3072  ||    31   |
|      grp_write_fu_170     |  p6  |   6  |  64  |   384  ||    31   |
|      grp_write_fu_170     |  p8  |   5  |   1  |    5   ||    26   |
| sendWord_last_V_1_reg_199 |  p0  |   3  |   1  |    3   ||    9    |
|  sendWord_last_V_reg_218  |  p0  |   3  |   1  |    3   ||    9    |
|---------------------------|------|------|------|--------||---------||---------|
|           Total           |      |      |      |  3467  || 2.36214 ||   106   |
|---------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |    3   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   106  |
|  Register |    -   |  2763  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |  2763  |   109  |
+-----------+--------+--------+--------+
