@inproceedings{Graphicionado, 
author={Tae Jun Ham and Lisa, Wu and Narayanan, Sundaram and Nadathur, Satish and Margaret, Martonosi}, 
title={Graphicionado: A High-Performance and Energy Efficient Accelerator for Graph Analytics}, 
booktitle={the 49th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)}, 
year={2016}
}

@inproceedings{GraphOps,
 author = {Oguntebi, Tayo and Olukotun, Kunle},
 title = {GraphOps: A Dataflow Library for Graph Analytics Acceleration},
 booktitle = {Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays},
 series = {FPGA '16},
 year = {2016},
 isbn = {978-1-4503-3856-1},
 location = {Monterey, California, USA},
 pages = {111--117},
 numpages = {7},
 url = {http://doi.acm.org/10.1145/2847263.2847337},
 doi = {10.1145/2847263.2847337},
 acmid = {2847337},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {accelerator, analytics, dataflow, fpga, graph analysis}
}

@inproceedings{Tesseract,
 author = {Ahn, Junwhan and Hong, Sungpack and Yoo, Sungjoo and Mutlu, Onur and Choi, Kiyoung},
 title = {Tesseract: A Scalable Processing-in-memory Accelerator for Parallel Graph Processing},
 booktitle = {Proceedings of the 42Nd Annual International Symposium on Computer Architecture},
 series = {ISCA '15},
 year = {2015},
 isbn = {978-1-4503-3402-0},
 location = {Portland, Oregon},
 pages = {105--117},
 numpages = {13},
 url = {http://doi.acm.org/10.1145/2749469.2750386},
 doi = {10.1145/2749469.2750386},
 acmid = {2750386},
 publisher = {ACM},
 address = {New York, NY, USA}
}  

@article{GraphMat,
author = {Sundaram, Narayanan and Satish, Nadathur and Patwary, Md Mostofa Ali and Dulloor, Subramanya R. and Anderson, Michael J. and Vadlamudi, Satya Gautam and Das, Dipankar and Dubey, Pradeep},
 title = {GraphMat: High Performance Graph Analytics Made Productive},
 journal = {Proc. VLDB Endow.},
 issue_date = {July 2015},
 volume = {8},
 number = {11},
 month = jul,
 year = {2015},
 issn = {2150-8097},
 pages = {1214--1225},
 numpages = {12},
 url = {http://dx.doi.org/10.14778/2809974.2809983},
 doi = {10.14778/2809974.2809983},
 acmid = {2809983},
 publisher = {VLDB Endowment}
}

@inproceedings{MapGraph,
author = {Fu, Zhisong and Personick, Michael and Thompson, Bryan},
 title = {MapGraph: A High Level API for Fast Development of High Performance Graph Analytics on GPUs},
 booktitle = {Proceedings of Workshop on GRAph Data Management Experiences and Systems},
 series = {GRADES'14},
 year = {2014},
 isbn = {978-1-4503-2982-8},
 location = {Snowbird, UT, USA},
 pages = {2:1--2:6},
 articleno = {2},
 numpages = {6},
 url = {http://doi.acm.org/10.1145/2621934.2621936},
 doi = {10.1145/2621934.2621936},
 acmid = {2621936},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {GPU, Graph analytics, high-level API}
}

@misc{GraphX,
  author = {Lawrence Page and Sergey Brin and Rajeev Motwani and Terry Winograd},
  title = {Apache Spark's API for graph and graph-parallel computation},
  howpublished = {\url{http://spark.apache.org/graphx/}}
}

@inproceedings{Galois,
 author = {Nguyen, Donald and Lenharth, Andrew and Pingali, Keshav},
 title = {A Lightweight Infrastructure for Graph Analytics},
 booktitle = {Proceedings of the Twenty-Fourth ACM Symposium on Operating Systems Principles},
 series = {SOSP '13},
 year = {2013},
 isbn = {978-1-4503-2388-8},
 location = {Farminton, Pennsylvania},
 pages = {456--471},
 numpages = {16},
 url = {http://doi.acm.org/10.1145/2517349.2522739},
 doi = {10.1145/2517349.2522739},
 acmid = {2522739},
 publisher = {ACM},
 address = {New York, NY, USA}
} 

@article{GraphLab,
 author = {Low, Yucheng and Bickson, Danny and Gonzalez, Joseph and Guestrin, Carlos and Kyrola, Aapo and Hellerstein, Joseph M.},
 title = {Distributed GraphLab: A Framework for Machine Learning and Data Mining in the Cloud},
 journal = {Proc. VLDB Endow.},
 issue_date = {April 2012},
 volume = {5},
 number = {8},
 month = apr,
 year = {2012},
 issn = {2150-8097},
 pages = {716--727},
 numpages = {12},
 url = {http://dx.doi.org/10.14778/2212351.2212354},
 doi = {10.14778/2212351.2212354},
 acmid = {2212354},
 publisher = {VLDB Endowment}
} 

@inproceedings{Pregel,
 author = {Malewicz, Grzegorz and Austern, Matthew H. and Bik, Aart J.C and Dehnert, James C. and Horn, Ilan and Leiser, Naty and Czajkowski, Grzegorz},
 title = {Pregel: A System for Large-scale Graph Processing},
 booktitle = {Proceedings of the 2010 ACM SIGMOD International Conference on Management of Data},
 series = {SIGMOD '10},
 year = {2010},
 isbn = {978-1-4503-0032-2},
 location = {Indianapolis, Indiana, USA},
 pages = {135--146},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/1807167.1807184},
 doi = {10.1145/1807167.1807184},
 acmid = {1807184},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {distributed computing, graph algorigthms}
} 

@inproceedings{GraphsCompare,
 author = {Satish, Nadathur and Sundaram, Narayanan and Patwary, Md. Mostofa Ali and Seo, Jiwon and Park, Jongsoo and Hassaan, M. Amber and Sengupta, Shubho and Yin, Zhaoming and Dubey, Pradeep},
 title = {Navigating the Maze of Graph Analytics Frameworks Using Massive Graph Datasets},
 booktitle = {Proceedings of the 2014 ACM SIGMOD International Conference on Management of Data},
 series = {SIGMOD '14},
 year = {2014},
 isbn = {978-1-4503-2376-5},
 location = {Snowbird, Utah, USA},
 pages = {979--990},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/2588555.2610518},
 doi = {10.1145/2588555.2610518},
 acmid = {2610518},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {Galois, analysis, cluster, combblas, frameworks, giraph, graph analytics, graphlab, graphs, performance, socialite}
} 

@inproceedings{DCSC, 
author={A. Buluc and J. R. Gilbert}, 
booktitle={2008 IEEE International Symposium on Parallel and Distributed Processing}, 
title={On the representation and multiplication of hypersparse matrices}, 
year={2008}, 
pages={1-11}, 
keywords={microcomputers;multiprocessing systems;sparse matrices;SpGEMM;data structure;hypersparse matrices;massive parallelism;multicore processors;multiplication algorithms;parallel sparse matrix multiplication;polyalgorithm;sequential kernel;single processor;Algorithm design and analysis;Arithmetic;Computer science;Concurrent computing;Kernel;Multicore processing;Numerical analysis;Partitioning algorithms;Sparse matrices;Transmission line matrix methods}, 
doi={10.1109/IPDPS.2008.4536313}, 
ISSN={1530-2075}, 
month={April}
}

@misc{CSC,
author={wikipedia},
title={Sparse matrix},
howpublished = {\url{https://en.wikipedia.org/wiki/Sparse_matrix}}
}

@INPROCEEDINGS{SPMV-HBM, 
author={J. Fowers and K. Ovtcharov and K. Strauss and E. S. Chung and G. Stitt}, 
booktitle={2014 IEEE 22nd Annual International Symposium on Field-Programmable Custom Computing Machines}, 
title={A High Memory Bandwidth FPGA Accelerator for Sparse Matrix-Vector Multiplication}, 
year={2014}, 
pages={36-43}, 
keywords={field programmable gate arrays;graphics processing units;sparse matrices;vectors;FPGA-optimized SMVM architecture;GPU SVMV performance;hardware complexity;high memory bandwidth FPGA accelerator;irregular memory access characteristics;onchip memory usage;sparse matrix encoding;sparse matrix-vector multiplication;Abstracts;Computer architecture;Decoding;Encoding;Field programmable gate arrays;Sparse matrices;Vectors;FPGA;HPC;SMVM;SPMV;accelerator;reconfigurable computing;sparse matrix vector multiplication}, 
doi={10.1109/FCCM.2014.23}, 
month={May}
}

@INPROCEEDINGS{SPMV-CSC, 
author={Y. Umuroglu and M. Jahre}, 
booktitle={2014 IEEE 32nd International Conference on Computer Design (ICCD)}, 
title={An energy efficient column-major backend for FPGA SpMV accelerators}, 
year={2014}, 
pages={432-439}, 
keywords={DRAM chips;energy conservation;field programmable gate arrays;DRAM power efficiency;FPGA SpMV accelerators;datapath optimizations;energy efficient acceleration;energy efficient column-major backend;sparse matrix-vector multiplication;Bandwidth;Computer architecture;Field programmable gate arrays;Kernel;Random access memory;Sparse matrices;Vectors}, 
doi={10.1109/ICCD.2014.6974716}, 
ISSN={1063-6404}, 
month={Oct}
}

@inproceedings{SPMV-Blas,
 author = {Dorrance, Richard and Ren, Fengbo and Markovi\'{c}, Dejan},
 title = {A Scalable Sparse Matrix-vector Multiplication Kernel for Energy-efficient Sparse-blas on FPGAs},
 booktitle = {Proceedings of the 2014 ACM/SIGDA International Symposium on Field-programmable Gate Arrays},
 series = {FPGA '14},
 year = {2014},
 isbn = {978-1-4503-2671-1},
 location = {Monterey, California, USA},
 pages = {161--170},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/2554688.2554785},
 doi = {10.1145/2554688.2554785},
 acmid = {2554785},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {benchmarking, computational efficiency, cpu, energy-efficiency, fpga, gpu, sparse-blas, spmxv}
} 

@inproceedings{SPMV-Basic,
 author = {Zhuo, Ling and Prasanna, Viktor K.},
 title = {Sparse Matrix-Vector Multiplication on FPGAs},
 booktitle = {Proceedings of the 2005 ACM/SIGDA 13th International Symposium on Field-programmable Gate Arrays},
 series = {FPGA '05},
 year = {2005},
 isbn = {1-59593-029-9},
 location = {Monterey, California, USA},
 pages = {63--74},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/1046192.1046202},
 doi = {10.1145/1046192.1046202},
 acmid = {1046202},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {FPGA, floating-point, high performance, reconfigurable architecture, sparse matrix}
} 

@inproceedings{SPMV-GPU,
 author = {Greathouse, Joseph L. and Daga, Mayank},
 title = {Efficient Sparse Matrix-vector Multiplication on GPUs Using the CSR Storage Format},
 booktitle = {Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis},
 series = {SC '14},
 year = {2014},
 isbn = {978-1-4799-5500-8},
 location = {New Orleans, Louisana},
 pages = {769--780},
 numpages = {12},
 url = {http://dx.doi.org/10.1109/SC.2014.68},
 doi = {10.1109/SC.2014.68},
 acmid = {2683678},
 publisher = {IEEE Press},
 address = {Piscataway, NJ, USA},
 keywords = {AMD, compressed sparse row (CSR), general purpose computation on graphics processing units (GPGPU), performance acceleration, sparse matrix-vector multiplication (SpMV)}
} 

@inproceedings{CPU-FPGA,
 author = {Choi, Young-kyu and Cong, Jason and Fang, Zhenman and Hao, Yuchen and Reinman, Glenn and Wei, Peng},
 title = {A Quantitative Analysis on Microarchitectures of Modern CPU-FPGA Platforms},
 booktitle = {Proceedings of the 53rd Annual Design Automation Conference},
 series = {DAC '16},
 year = {2016},
 isbn = {978-1-4503-4236-0},
 location = {Austin, Texas},
 pages = {109:1--109:6},
 articleno = {109},
 numpages = {6},
 url = {http://doi.acm.org/10.1145/2897937.2897972},
 doi = {10.1145/2897937.2897972},
 acmid = {2897972},
 publisher = {ACM},
 address = {New York, NY, USA}
} 

@INPROCEEDINGS{Chisel, 
author={J. Bachrach and H. Vo and B. Richards and Y. Lee and A. Waterman and R. Avižienis and J. Wawrzynek and K. Asanović}, 
booktitle={Design Automation Conference (DAC), 2012 49th ACM/EDAC/IEEE}, 
title={Chisel: Constructing hardware in a Scala embedded language}, 
year={2012}, 
pages={1212-1221}, 
keywords={C++ language;application specific integrated circuits;field programmable gate arrays;hardware description languages;Chisel;FPGA;Scala embedded language;functional programming;hardware construction language;hardware design abstraction;high-speed C++-based cycle-accurate software simulator;low-level Verilog;standard ASIC flow;type inference;Finite impulse response filter;Generators;Hardware;Hardware design languages;Registers;Vectors;Wires;CAD}, 
doi={10.1145/2228360.2228584}, 
ISSN={0738-100X}, 
month={June}
}

@INPROCEEDINGS{SystemC, 
author={P. R. Panda}, 
booktitle={System Synthesis, 2001. Proceedings. The 14th International Symposium on}, 
title={SystemC - a modeling platform supporting multiple design abstractions}, 
year={2001}, 
pages={75-80}, 
keywords={C++ language;hardware description languages;hardware-software codesign;industrial property;software libraries;C++ based modeling platform;C++ libraries;C/C++ design methodology;IP exchange;Open SystemC Initiative;SystemC;class library;common design environment;design abstractions;design automation tool vendors;design specification language;embedded software developers;hardware-software co-design;modeling abstraction;register-transfer level;simulation kernel;system-level design;Design automation;Design methodology;Embedded software;Hardware design languages;Integrated circuit synthesis;Kernel;Software libraries;Standardization;System testing;System-level design}, 
doi={10.1109/ISSS.2001.156535}, 
month={}
}

@article{MyHDL,
 author = {Decaluwe, Jan},
 title = {MyHDL: A Python-based Hardware Description Language},
 journal = {Linux J.},
 issue_date = {November 2004},
 volume = {2004},
 number = {127},
 month = nov,
 year = {2004},
 issn = {1075-3583},
 pages = {5--},
 url = {http://dl.acm.org/citation.cfm?id=1029015.1029020},
 acmid = {1029020},
 publisher = {Belltown Media},
 address = {Houston, TX}
} 

@misc{CHDL,
  author = {Chad D. Kersey},
  title = {CHDL: Open­Source C++ Hardware Design Library},
  howpublished = {\url{https://github.com/cdkersey/chdl}},
  year = {2012}
}

@misc{Cocoh,
  author = {Blaise Tine},
  title = {Cocoh, A C++ Domain Specific Library for Hardware Design and Simulation},
  howpublished = {\url{http://casl.gatech.edu/research/cocoh}},
  year = {2017}
}

@INPROCEEDINGS{JHDL, 
author={P. Bellows and B. Hutchings}, 
booktitle={FPGAs for Custom Computing Machines, 1998. Proceedings. IEEE Symposium on}, 
title={JHDL-an HDL for reconfigurable systems}, 
year={1998}, 
pages={175-184}, 
keywords={field programmable gate arrays;hardware description languages;object-oriented languages;reconfigurable architectures;FPGA resources;HDL;JHDL;Java;circuit organizations;configurable computing machine;design tool;dual simulation;execution environment;hardware execution;object-oriented languages;reconfigurable systems;software simulation;Application software;Circuit simulation;Dynamic programming;Hardware design languages;Java;Memory management;Object oriented modeling;Resource management;Standards organizations;Switches}, 
doi={10.1109/FPGA.1998.707895}, 
month={Apr}
}

@inproceedings{PyMTL,
 author = {Lockhart, Derek and Zibrat, Gary and Batten, Christopher},
 title = {PyMTL: A Unified Framework for Vertically Integrated Computer Architecture Research},
 booktitle = {Proceedings of the 47th Annual IEEE/ACM International Symposium on Microarchitecture},
 series = {MICRO-47},
 year = {2014},
 isbn = {978-1-4799-6998-2},
 location = {Cambridge, United Kingdom},
 pages = {280--292},
 numpages = {13},
 url = {http://dx.doi.org/10.1109/MICRO.2014.50},
 doi = {10.1109/MICRO.2014.50},
 acmid = {2742183},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA}
} 

@inproceedings{Bluespec,
 author = {Arvind},
 title = {Bluespec: A Language for Hardware Design, Simulation, Synthesis and Verification Invited Talk},
 booktitle = {Proceedings of the First ACM and IEEE International Conference on Formal Methods and Models for Co-Design},
 series = {MEMOCODE '03},
 year = {2003},
 isbn = {0-7695-1923-7},
 pages = {249--},
 url = {http://dl.acm.org/citation.cfm?id=823453.823860},
 acmid = {823860},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA}
} 

@article{Esterel,
 author = {Berry, G{\'e}rard and Gonthier, Georges},
 title = {The ESTEREL Synchronous Programming Language: Design, Semantics, Implementation},
 journal = {Sci. Comput. Program.},
 issue_date = {Nov. 1992},
 volume = {19},
 number = {2},
 month = nov,
 year = {1992},
 issn = {0167-6423},
 pages = {87--152},
 numpages = {66},
 url = {http://dx.doi.org/10.1016/0167-6423(92)90005-V},
 doi = {10.1016/0167-6423(92)90005-V},
 acmid = {147279},
 publisher = {Elsevier North-Holland, Inc.},
 address = {Amsterdam, The Netherlands, The Netherlands}
} 

@INPROCEEDINGS{QPI, 
author={N. Oliver and R. R. Sharma and S. Chang and B. Chitlur and E. Garcia and J. Grecco and A. Grier and N. Ijih and Y. Liu and P. Marolia and H. Mitchel and S. Subhaschandra and A. Sheiman and T. Whisonant and P. Gupta}, 
booktitle={2011 International Conference on Reconfigurable Computing and FPGAs}, 
title={A Reconfigurable Computing System Based on a Cache-Coherent Fabric}, 
year={2011}, 
pages={80-85}, 
keywords={cache storage;field programmable gate arrays;reconfigurable architectures;I/O interconnect;Intel Quick Path Interconnect;PCIe;bandwidth performance;cache-coherent fabric;in-socket FPGA;on-streaming-data applications;packet sizes;reconfigurable computing system;Fabrics;Field programmable gate arrays;Hardware;Kernel;Memory management;Protocols;Reconfigurable computing;cache coherent;in-socket FPGA;shared virtual memory}, 
doi={10.1109/ReConFig.2011.4}, 
ISSN={2325-6532}, 
month={Nov}
}

@misc{Intel-FPGA,
author = {PK Gupta},
title = {Intel Xeon+FPGA Platform for the Data Center},
howpublished = {\url{http://reconfigurablecomputing4themasses.net/files/2.2%20PK.pdf}}
}

@misc{IBM-FPGA,
author = {Fei Chen, Yonghua Lin},
title = {FPGA Acceleration in a Power8 Cloud},
howpublished = {\url{https://openpowerfoundation.org/blogs/fpga-acceleration-in-a-power8-cloud}}
}

@misc{HARP,
author = {PK Gupta},
title = {Intel Xeon+FPGA Platform for the Data Center},
howpublished = {\url{http://reconfigurablecomputing4themasses.net/files/2.2%20PK.pdf}}
}

@ARTICLE{CAPI, 
author={J. Stuecheli and B. Blaner and C. R. Johns and M. S. Siegel}, 
journal={IBM Journal of Research and Development}, 
title={CAPI: A Coherent Accelerator Processor Interface}, 
year={2015}, 
volume={59}, 
number={1}, 
pages={7:1-7:7}, 
keywords={Field programmable gate arrays;Harmonic analysis;Heterogeneous computing systems;High performance computing;Memory management;Operating systems;Performance evaluation;System analysis and design}, 
doi={10.1147/JRD.2014.2380198}, 
ISSN={0018-8646}, 
month={Jan}
}

@INPROCEEDINGS{Dark-Silicon, 
author={H. Esmaeilzadeh and E. Blem and R. S. Amant and K. Sankaralingam and D. Burger}, 
booktitle={2011 38th Annual International Symposium on Computer Architecture (ISCA)}, 
title={Dark silicon and the end of multicore scaling}, 
year={2011}, 
pages={365-376}, 
keywords={graphics processing units;microprocessor chips;multiprocessing systems;network topology;parallel processing;Dennard scaling;ITRS projections;Moore's law scaling;Pareto-optimal frontiers;asymmetric topology;chip topology;composed topology;computing community;dark silicon;device scaling parameters;dynamic topology;fixed-size chip;lower-bound core power;massively threaded GPU-like multicore chip organizations;multicore designs;multicore parts;multicore scaling limits;parallel workloads;performance model;processor designers;single-core performance;single-core scaling;single-threaded CPU-like multicore chip organizations;speedup potential;technology generations;upper-bound performance;Instruction sets;Microarchitecture;Multicore processing;Organizations;Performance evaluation;Topology;Transistors;Dark Silicon;Modeling;Multicore;Power;Technology Scaling}, 
ISSN={1063-6897}, 
month={June}
}

@article{Catapult,
 author = {Putnam, Andrew and Caulfield, Adrian M. and Chung, Eric S. and Chiou, Derek and Constantinides, Kypros and Demme, John and Esmaeilzadeh, Hadi and Fowers, Jeremy and Gopal, Gopi Prashanth and Gray, Jan and Haselman, Michael and Hauck, Scott and Heil, Stephen and Hormati, Amir and Kim, Joo-Young and Lanka, Sitaram and Larus, James and Peterson, Eric and Pope, Simon and Smith, Aaron and Thong, Jason and Xiao, Phillip Yi and Burger, Doug},
 title = {A Reconfigurable Fabric for Accelerating Large-scale Datacenter Services},
 journal = {SIGARCH Comput. Archit. News},
 issue_date = {June 2014},
 volume = {42},
 number = {3},
 month = jun,
 year = {2014},
 issn = {0163-5964},
 pages = {13--24},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/2678373.2665678},
 doi = {10.1145/2678373.2665678},
 acmid = {2665678},
 publisher = {ACM},
 address = {New York, NY, USA}
} 

@misc{BigData,
  author = {D. Gage},
  title = {The New Shape of Big Data},
  year = {2013},
  howpublished = {\url{http://www.wsj.com/articles/SB10001424127887323452204578288264046780392}}
}

@techreport{PageRank,
          number = {1999-66},
           month = {November},
          author = {Lawrence Page and Sergey Brin and Rajeev Motwani and Terry Winograd},
            note = {Previous number = SIDL-WP-1999-0120},
           title = {The PageRank Citation Ranking: Bringing Order to the Web.},
            type = {Technical Report},
       publisher = {Stanford InfoLab},
            year = {1999},
     institution = {Stanford InfoLab},
             url = {http://ilpubs.stanford.edu:8090/422/}
}

@misc{BFS,
  author = {wikipedia},
  title = {Breadth-first search},
  howpublished = {\url{https://en.wikipedia.org/wiki/Breadth-first_search}}
}

@misc{SSSP,
  author = {wikipedia},
  title = {Shortest path problem},
  howpublished = {\url{https://en.wikipedia.org/wiki/Shortest_path_problem}}
}