{"Source Block": ["hdl/library/jesd204/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac_core.v@84:120@HdlStmFor", "\n  localparam CDW = DATA_PATH_WIDTH * 16;\n\n  generate\n  genvar i;\n  for (i = 0; i < NUM_CHANNELS; i = i + 1) begin: g_channel\n    ad_ip_jesd204_tpl_dac_channel #(\n      .DATA_PATH_WIDTH (DATA_PATH_WIDTH),\n      .DATAPATH_DISABLE (DATAPATH_DISABLE),\n      .DAC_DDS_TYPE (DAC_DDS_TYPE),\n      .DAC_DDS_CORDIC_DW (DAC_DDS_CORDIC_DW),\n      .DAC_DDS_CORDIC_PHASE_DW (DAC_DDS_CORDIC_PHASE_DW)\n    ) i_channel (\n      .clk (clk),\n      .dac_enable (enable[i]),\n      .dac_data (dac_data_s[CDW*i+:CDW]),\n      .dma_data (dac_ddata[CDW*i+:CDW]),\n\n      .dac_data_sync (dac_sync),\n      .dac_dds_format (dac_dds_format),\n\n      .dac_data_sel (dac_data_sel[4*i+:4]),\n\n      .dac_dds_scale_0 (dac_dds_scale_0[16*i+:16]),\n      .dac_dds_init_0 (dac_dds_init_0[16*i+:16]),\n      .dac_dds_incr_0 (dac_dds_incr_0[16*i+:16]),\n      .dac_dds_scale_1 (dac_dds_scale_1[16*i+:16]),\n      .dac_dds_init_1 (dac_dds_init_1[16*i+:16]),\n      .dac_dds_incr_1 (dac_dds_incr_1[16*i+:16]),\n\n      .dac_pat_data_0 (dac_pat_data_0[16*i+:16]),\n      .dac_pat_data_1 (dac_pat_data_1[16*i+:16])\n    );\n  end\n  endgenerate\n\nendmodule\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[93, "      .DAC_DDS_TYPE (DAC_DDS_TYPE),\n"], [94, "      .DAC_DDS_CORDIC_DW (DAC_DDS_CORDIC_DW),\n"], [95, "      .DAC_DDS_CORDIC_PHASE_DW (DAC_DDS_CORDIC_PHASE_DW)\n"]], "Add": [[95, "      .DDS_TYPE (DDS_TYPE),\n"], [95, "      .DDS_CORDIC_DW (DDS_CORDIC_DW),\n"], [95, "      .DDS_CORDIC_PHASE_DW (DDS_CORDIC_PHASE_DW)\n"]]}}