<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=utf-8" http-equiv="Content-Type"/><link href="insn.css" rel="stylesheet" type="text/css"/><meta content="iform.xsl" name="generator"/><title>LDAXRB -- A64</title></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old"><a href="../../ISA_v82A_A64_xml_00bet3.1/xhtml/ldaxrb.html">ISA_v82A_A64_xml_00bet3.1 (old)</a></td><td class="explain">htmldiff from-ISA_v82A_A64_xml_00bet3.1</td><td class="new"><a href="../xhtml/ldaxrb.html">(new) ISA_v82A_A64_xml_00bet3.1_OPT</a></td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="permindex.html">Permuted Index</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">LDAXRB</h2><p id="desc"><p class="aml">Load-Acquire Exclusive Register Byte derives an address from a base register value, loads a byte from memory, zero-extends it and writes it to a register. The memory access is atomic. The PE marks the physical address being accessed as an exclusive access. This exclusive access mark is checked by Store Exclusive instructions. See <a class="armarm-xref" title="Reference to ARM ARM section">Synchronization and semaphores</a>. The instruction also has memory ordering semantics as described in <a class="armarm-xref" title="Reference to ARM ARM section">Load-Acquire, Store-Release</a>. For information about memory accesses see <a class="armarm-xref" title="Reference to ARM ARM section">Load/Store addressing modes</a>.</p></p><p class="desc"></p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td class="r">0</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="lr">1</td><td class="lr">0</td><td class="l">(1)</td><td>(1)</td><td>(1)</td><td>(1)</td><td class="r">(1)</td><td class="lr">1</td><td class="l">(1)</td><td>(1)</td><td>(1)</td><td>(1)</td><td class="r">(1)</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr><tr class="secondrow"><td class="droppedname" colspan="2">size</td><td colspan="6"></td><td></td><td class="droppedname">L</td><td></td><td class="droppedname" colspan="5">Rs</td><td class="droppedname">o0</td><td class="droppedname" colspan="5">Rt2</td><td colspan="5"></td><td colspan="5"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">No offset</h4><p class="asm-code"><a id="LDAXRB_LR32_ldstexcl" name="LDAXRB_LR32_ldstexcl">LDAXRB  <a href="#wt" title="32-bit general-purpose register to be transferred (field &quot;Rt&quot;)">&lt;Wt></a>, [<a href="#xn_sp" title="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP></a>{,#0}]</a></p></div><p class="pseudocode">integer n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rn);
integer t = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a><ins>(Rt);</ins><del>(Rt);
integer t2 =</del><a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)"><del>UInt</del></a><del>(Rt2); // ignored by load/store single register
integer s = </del><a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)"><del>UInt</del></a><del>(Rs);   // ignored by all loads and store-release

</del><a href="shared_pseudocode.html#AccType" title="enumeration AccType {AccType_NORMAL, AccType_VEC, AccType_STREAM, AccType_VECSTREAM, AccType_ATOMIC, AccType_ATOMICRW, AccType_ORDERED, AccType_ORDEREDRW, AccType_LIMITEDORDERED, AccType_UNPRIV, AccType_IFETCH, AccType_PTW,  AccType_DC, AccType_IC, AccType_DCZVA, AccType_AT}"><del>AccType</del></a><del> acctype = if o0 == '1' then </del><a href="shared_pseudocode.html#AccType_ORDERED" title="enumeration AccType {AccType_NORMAL, AccType_VEC, AccType_STREAM, AccType_VECSTREAM, AccType_ATOMIC, AccType_ATOMICRW, AccType_ORDERED, AccType_ORDEREDRW, AccType_LIMITEDORDERED, AccType_UNPRIV, AccType_IFETCH, AccType_PTW,  AccType_DC, AccType_IC, AccType_DCZVA, AccType_AT}"><del>AccType_ORDERED</del></a><del> else </del><a href="shared_pseudocode.html#AccType_ATOMIC" title="enumeration AccType {AccType_NORMAL, AccType_VEC, AccType_STREAM, AccType_VECSTREAM, AccType_ATOMIC, AccType_ATOMICRW, AccType_ORDERED, AccType_ORDEREDRW, AccType_LIMITEDORDERED, AccType_UNPRIV, AccType_IFETCH, AccType_PTW,  AccType_DC, AccType_IC, AccType_DCZVA, AccType_AT}"><del>AccType_ATOMIC</del></a><del>;
boolean pair = FALSE;
</del><a href="shared_pseudocode.html#MemOp" title="enumeration MemOp {MemOp_LOAD, MemOp_STORE, MemOp_PREFETCH}"><del>MemOp</del></a><del> memop = if L == '1' then </del><a href="shared_pseudocode.html#MemOp_LOAD" title="enumeration MemOp {MemOp_LOAD, MemOp_STORE, MemOp_PREFETCH}"><del>MemOp_LOAD</del></a><del> else </del><a href="shared_pseudocode.html#MemOp_STORE" title="enumeration MemOp {MemOp_LOAD, MemOp_STORE, MemOp_PREFETCH}"><del>MemOp_STORE</del></a><del>;
integer elsize = 8 &lt;&lt; </del><a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)"><del>UInt</del></a><del>(size);
integer regsize = if elsize == 64 then 64 else 32;
integer datasize = if pair then elsize * 2 else elsize;</del></p><p class="encoding-notes"></p><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Wt></td><td><a id="wt" name="wt"><p class="aml">Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.</p></a></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xn|SP></td><td><a id="xn_sp" name="xn_sp"><p class="aml">Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.</p></a></td></tr></table></div><p class="syntax-notes"></p><div class="ps" psname="commonps"><a id="commonps" name="commonps"></a><h3 class="pseudocode">Operation</h3><p class="pseudocode">bits(64) address;
<ins>bits(8) data;
</ins><del>bits(datasize) data;
constant integer dbytes = datasize DIV 8;
boolean rt_unknown = FALSE;
boolean rn_unknown = FALSE;
</del>
<ins>if n == 31 then</ins><del>if memop ==</del>
    <a href="shared_pseudocode.html#MemOp_LOAD" title="enumeration MemOp {MemOp_LOAD, MemOp_STORE, MemOp_PREFETCH}"><del>MemOp_LOAD</del></a><del> &amp;&amp; pair &amp;&amp; t == t2 then
    </del><a href="shared_pseudocode.html#Constraint" title="enumeration Constraint    { Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP, Constraint_TRUE, Constraint_FALSE, Constraint_DISABLED, Constraint_UNCOND, Constraint_COND, Constraint_ADDITIONAL_DECODE,  Constraint_WBSUPPRESS, Constraint_FAULT,  Constraint_FORCE, Constraint_FORCENOSLCHECK}"><del>Constraint</del></a><del> c = </del><a href="shared_pseudocode.html#impl-shared.ConstrainUnpredictable.1" title="function: Constraint ConstrainUnpredictable(Unpredictable which)"><del>ConstrainUnpredictable</del></a><del>(</del><a href="shared_pseudocode.html#Unpredictable_LDPOVERLAP" title="enumeration Unpredictable { Unpredictable_WBOVERLAPLD,  Unpredictable_WBOVERLAPST,  Unpredictable_LDPOVERLAP,  Unpredictable_BASEOVERLAP,  Unpredictable_DATAOVERLAP,  Unpredictable_DEVPAGE2,  Unpredictable_INSTRDEVICE,  Unpredictable_RESMAIR,  Unpredictable_RESTEXCB,  Unpredictable_RESPRRR,  Unpredictable_RESDACR,  Unpredictable_RESVTCRS,  Unpredictable_RESTnSZ,  Unpredictable_LARGEIPA,  Unpredictable_ESRCONDPASS,  Unpredictable_ILZEROIT,  Unpredictable_ILZEROT,  Unpredictable_BPVECTORCATCHPRI,  Unpredictable_VCMATCHHALF,  Unpredictable_VCMATCHDAPA,  Unpredictable_WPMASKANDBAS,  Unpredictable_WPBASCONTIGUOUS,  Unpredictable_RESWPMASK,  Unpredictable_WPMASKEDBITS,  Unpredictable_RESBPWPCTRL,  Unpredictable_BPNOTIMPL,  Unpredictable_RESBPTYPE,  Unpredictable_BPNOTCTXCMP,  Unpredictable_BPMATCHHALF,  Unpredictable_BPMISMATCHHALF,  Unpredictable_RESTARTALIGNPC,  Unpredictable_RESTARTZEROUPPERPC,  Unpredictable_ZEROUPPER,  Unpredictable_ERETZEROUPPERPC,  Unpredictable_A32FORCEALIGNPC,  Unpredictable_SMD,  Unpredictable_AFUPDATE,  Unpredictable_IESBinDebug,  Unpredictable_ZEROPMSEVFR,  Unpredictable_NOINSTRTYPES,  Unpredictable_ZEROMINLATENCY,  Unpredictable_TBD}"><del>Unpredictable_LDPOVERLAP</del></a><del>);
    assert c IN {</del><a href="shared_pseudocode.html#Constraint_UNKNOWN" title="enumeration Constraint    { Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP, Constraint_TRUE, Constraint_FALSE, Constraint_DISABLED, Constraint_UNCOND, Constraint_COND, Constraint_ADDITIONAL_DECODE,  Constraint_WBSUPPRESS, Constraint_FAULT,  Constraint_FORCE, Constraint_FORCENOSLCHECK}"><del>Constraint_UNKNOWN</del></a><del>, </del><a href="shared_pseudocode.html#Constraint_UNDEF" title="enumeration Constraint    { Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP, Constraint_TRUE, Constraint_FALSE, Constraint_DISABLED, Constraint_UNCOND, Constraint_COND, Constraint_ADDITIONAL_DECODE,  Constraint_WBSUPPRESS, Constraint_FAULT,  Constraint_FORCE, Constraint_FORCENOSLCHECK}"><del>Constraint_UNDEF</del></a><del>, </del><a href="shared_pseudocode.html#Constraint_NOP" title="enumeration Constraint    { Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP, Constraint_TRUE, Constraint_FALSE, Constraint_DISABLED, Constraint_UNCOND, Constraint_COND, Constraint_ADDITIONAL_DECODE,  Constraint_WBSUPPRESS, Constraint_FAULT,  Constraint_FORCE, Constraint_FORCENOSLCHECK}"><del>Constraint_NOP</del></a><del>};
    case c of
        when </del><a href="shared_pseudocode.html#Constraint_UNKNOWN" title="enumeration Constraint    { Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP, Constraint_TRUE, Constraint_FALSE, Constraint_DISABLED, Constraint_UNCOND, Constraint_COND, Constraint_ADDITIONAL_DECODE,  Constraint_WBSUPPRESS, Constraint_FAULT,  Constraint_FORCE, Constraint_FORCENOSLCHECK}"><del>Constraint_UNKNOWN</del></a><del>    rt_unknown = TRUE;    // result is UNKNOWN
        when </del><a href="shared_pseudocode.html#Constraint_UNDEF" title="enumeration Constraint    { Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP, Constraint_TRUE, Constraint_FALSE, Constraint_DISABLED, Constraint_UNCOND, Constraint_COND, Constraint_ADDITIONAL_DECODE,  Constraint_WBSUPPRESS, Constraint_FAULT,  Constraint_FORCE, Constraint_FORCENOSLCHECK}"><del>Constraint_UNDEF</del></a><del>      </del><a href="shared_pseudocode.html#impl-shared.UnallocatedEncoding.0" title="function: UnallocatedEncoding()"><del>UnallocatedEncoding</del></a><del>();
        when </del><a href="shared_pseudocode.html#Constraint_NOP" title="enumeration Constraint    { Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP, Constraint_TRUE, Constraint_FALSE, Constraint_DISABLED, Constraint_UNCOND, Constraint_COND, Constraint_ADDITIONAL_DECODE,  Constraint_WBSUPPRESS, Constraint_FAULT,  Constraint_FORCE, Constraint_FORCENOSLCHECK}"><del>Constraint_NOP</del></a><del>        </del><a href="shared_pseudocode.html#impl-shared.EndOfInstruction.0" title="function: EndOfInstruction()"><del>EndOfInstruction</del></a><del>();

if memop == </del><a href="shared_pseudocode.html#MemOp_STORE" title="enumeration MemOp {MemOp_LOAD, MemOp_STORE, MemOp_PREFETCH}"><del>MemOp_STORE</del></a><del> then
    if s == t || (pair &amp;&amp; s == t2) then
        </del><a href="shared_pseudocode.html#Constraint" title="enumeration Constraint    { Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP, Constraint_TRUE, Constraint_FALSE, Constraint_DISABLED, Constraint_UNCOND, Constraint_COND, Constraint_ADDITIONAL_DECODE,  Constraint_WBSUPPRESS, Constraint_FAULT,  Constraint_FORCE, Constraint_FORCENOSLCHECK}"><del>Constraint</del></a><del> c = </del><a href="shared_pseudocode.html#impl-shared.ConstrainUnpredictable.1" title="function: Constraint ConstrainUnpredictable(Unpredictable which)"><del>ConstrainUnpredictable</del></a><del>(</del><a href="shared_pseudocode.html#Unpredictable_DATAOVERLAP" title="enumeration Unpredictable { Unpredictable_WBOVERLAPLD,  Unpredictable_WBOVERLAPST,  Unpredictable_LDPOVERLAP,  Unpredictable_BASEOVERLAP,  Unpredictable_DATAOVERLAP,  Unpredictable_DEVPAGE2,  Unpredictable_INSTRDEVICE,  Unpredictable_RESMAIR,  Unpredictable_RESTEXCB,  Unpredictable_RESPRRR,  Unpredictable_RESDACR,  Unpredictable_RESVTCRS,  Unpredictable_RESTnSZ,  Unpredictable_LARGEIPA,  Unpredictable_ESRCONDPASS,  Unpredictable_ILZEROIT,  Unpredictable_ILZEROT,  Unpredictable_BPVECTORCATCHPRI,  Unpredictable_VCMATCHHALF,  Unpredictable_VCMATCHDAPA,  Unpredictable_WPMASKANDBAS,  Unpredictable_WPBASCONTIGUOUS,  Unpredictable_RESWPMASK,  Unpredictable_WPMASKEDBITS,  Unpredictable_RESBPWPCTRL,  Unpredictable_BPNOTIMPL,  Unpredictable_RESBPTYPE,  Unpredictable_BPNOTCTXCMP,  Unpredictable_BPMATCHHALF,  Unpredictable_BPMISMATCHHALF,  Unpredictable_RESTARTALIGNPC,  Unpredictable_RESTARTZEROUPPERPC,  Unpredictable_ZEROUPPER,  Unpredictable_ERETZEROUPPERPC,  Unpredictable_A32FORCEALIGNPC,  Unpredictable_SMD,  Unpredictable_AFUPDATE,  Unpredictable_IESBinDebug,  Unpredictable_ZEROPMSEVFR,  Unpredictable_NOINSTRTYPES,  Unpredictable_ZEROMINLATENCY,  Unpredictable_TBD}"><del>Unpredictable_DATAOVERLAP</del></a><del>);
        assert c IN {</del><a href="shared_pseudocode.html#Constraint_UNKNOWN" title="enumeration Constraint    { Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP, Constraint_TRUE, Constraint_FALSE, Constraint_DISABLED, Constraint_UNCOND, Constraint_COND, Constraint_ADDITIONAL_DECODE,  Constraint_WBSUPPRESS, Constraint_FAULT,  Constraint_FORCE, Constraint_FORCENOSLCHECK}"><del>Constraint_UNKNOWN</del></a><del>, </del><a href="shared_pseudocode.html#Constraint_NONE" title="enumeration Constraint    { Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP, Constraint_TRUE, Constraint_FALSE, Constraint_DISABLED, Constraint_UNCOND, Constraint_COND, Constraint_ADDITIONAL_DECODE,  Constraint_WBSUPPRESS, Constraint_FAULT,  Constraint_FORCE, Constraint_FORCENOSLCHECK}"><del>Constraint_NONE</del></a><del>, </del><a href="shared_pseudocode.html#Constraint_UNDEF" title="enumeration Constraint    { Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP, Constraint_TRUE, Constraint_FALSE, Constraint_DISABLED, Constraint_UNCOND, Constraint_COND, Constraint_ADDITIONAL_DECODE,  Constraint_WBSUPPRESS, Constraint_FAULT,  Constraint_FORCE, Constraint_FORCENOSLCHECK}"><del>Constraint_UNDEF</del></a><del>, </del><a href="shared_pseudocode.html#Constraint_NOP" title="enumeration Constraint    { Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP, Constraint_TRUE, Constraint_FALSE, Constraint_DISABLED, Constraint_UNCOND, Constraint_COND, Constraint_ADDITIONAL_DECODE,  Constraint_WBSUPPRESS, Constraint_FAULT,  Constraint_FORCE, Constraint_FORCENOSLCHECK}"><del>Constraint_NOP</del></a><del>};
        case c of
            when </del><a href="shared_pseudocode.html#Constraint_UNKNOWN" title="enumeration Constraint    { Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP, Constraint_TRUE, Constraint_FALSE, Constraint_DISABLED, Constraint_UNCOND, Constraint_COND, Constraint_ADDITIONAL_DECODE,  Constraint_WBSUPPRESS, Constraint_FAULT,  Constraint_FORCE, Constraint_FORCENOSLCHECK}"><del>Constraint_UNKNOWN</del></a><del>    rt_unknown = TRUE;    // store UNKNOWN value
            when </del><a href="shared_pseudocode.html#Constraint_NONE" title="enumeration Constraint    { Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP, Constraint_TRUE, Constraint_FALSE, Constraint_DISABLED, Constraint_UNCOND, Constraint_COND, Constraint_ADDITIONAL_DECODE,  Constraint_WBSUPPRESS, Constraint_FAULT,  Constraint_FORCE, Constraint_FORCENOSLCHECK}"><del>Constraint_NONE</del></a><del>       rt_unknown = FALSE;   // store original value
            when </del><a href="shared_pseudocode.html#Constraint_UNDEF" title="enumeration Constraint    { Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP, Constraint_TRUE, Constraint_FALSE, Constraint_DISABLED, Constraint_UNCOND, Constraint_COND, Constraint_ADDITIONAL_DECODE,  Constraint_WBSUPPRESS, Constraint_FAULT,  Constraint_FORCE, Constraint_FORCENOSLCHECK}"><del>Constraint_UNDEF</del></a><del>      </del><a href="shared_pseudocode.html#impl-shared.UnallocatedEncoding.0" title="function: UnallocatedEncoding()"><del>UnallocatedEncoding</del></a><del>();
            when </del><a href="shared_pseudocode.html#Constraint_NOP" title="enumeration Constraint    { Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP, Constraint_TRUE, Constraint_FALSE, Constraint_DISABLED, Constraint_UNCOND, Constraint_COND, Constraint_ADDITIONAL_DECODE,  Constraint_WBSUPPRESS, Constraint_FAULT,  Constraint_FORCE, Constraint_FORCENOSLCHECK}"><del>Constraint_NOP</del></a><del>        </del><a href="shared_pseudocode.html#impl-shared.EndOfInstruction.0" title="function: EndOfInstruction()"><del>EndOfInstruction</del></a><del>();
    if s == n &amp;&amp; n != 31 then
        </del><a href="shared_pseudocode.html#Constraint" title="enumeration Constraint    { Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP, Constraint_TRUE, Constraint_FALSE, Constraint_DISABLED, Constraint_UNCOND, Constraint_COND, Constraint_ADDITIONAL_DECODE,  Constraint_WBSUPPRESS, Constraint_FAULT,  Constraint_FORCE, Constraint_FORCENOSLCHECK}"><del>Constraint</del></a><del> c = </del><a href="shared_pseudocode.html#impl-shared.ConstrainUnpredictable.1" title="function: Constraint ConstrainUnpredictable(Unpredictable which)"><del>ConstrainUnpredictable</del></a><del>(</del><a href="shared_pseudocode.html#Unpredictable_BASEOVERLAP" title="enumeration Unpredictable { Unpredictable_WBOVERLAPLD,  Unpredictable_WBOVERLAPST,  Unpredictable_LDPOVERLAP,  Unpredictable_BASEOVERLAP,  Unpredictable_DATAOVERLAP,  Unpredictable_DEVPAGE2,  Unpredictable_INSTRDEVICE,  Unpredictable_RESMAIR,  Unpredictable_RESTEXCB,  Unpredictable_RESPRRR,  Unpredictable_RESDACR,  Unpredictable_RESVTCRS,  Unpredictable_RESTnSZ,  Unpredictable_LARGEIPA,  Unpredictable_ESRCONDPASS,  Unpredictable_ILZEROIT,  Unpredictable_ILZEROT,  Unpredictable_BPVECTORCATCHPRI,  Unpredictable_VCMATCHHALF,  Unpredictable_VCMATCHDAPA,  Unpredictable_WPMASKANDBAS,  Unpredictable_WPBASCONTIGUOUS,  Unpredictable_RESWPMASK,  Unpredictable_WPMASKEDBITS,  Unpredictable_RESBPWPCTRL,  Unpredictable_BPNOTIMPL,  Unpredictable_RESBPTYPE,  Unpredictable_BPNOTCTXCMP,  Unpredictable_BPMATCHHALF,  Unpredictable_BPMISMATCHHALF,  Unpredictable_RESTARTALIGNPC,  Unpredictable_RESTARTZEROUPPERPC,  Unpredictable_ZEROUPPER,  Unpredictable_ERETZEROUPPERPC,  Unpredictable_A32FORCEALIGNPC,  Unpredictable_SMD,  Unpredictable_AFUPDATE,  Unpredictable_IESBinDebug,  Unpredictable_ZEROPMSEVFR,  Unpredictable_NOINSTRTYPES,  Unpredictable_ZEROMINLATENCY,  Unpredictable_TBD}"><del>Unpredictable_BASEOVERLAP</del></a><del>);
        assert c IN {</del><a href="shared_pseudocode.html#Constraint_UNKNOWN" title="enumeration Constraint    { Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP, Constraint_TRUE, Constraint_FALSE, Constraint_DISABLED, Constraint_UNCOND, Constraint_COND, Constraint_ADDITIONAL_DECODE,  Constraint_WBSUPPRESS, Constraint_FAULT,  Constraint_FORCE, Constraint_FORCENOSLCHECK}"><del>Constraint_UNKNOWN</del></a><del>, </del><a href="shared_pseudocode.html#Constraint_NONE" title="enumeration Constraint    { Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP, Constraint_TRUE, Constraint_FALSE, Constraint_DISABLED, Constraint_UNCOND, Constraint_COND, Constraint_ADDITIONAL_DECODE,  Constraint_WBSUPPRESS, Constraint_FAULT,  Constraint_FORCE, Constraint_FORCENOSLCHECK}"><del>Constraint_NONE</del></a><del>, </del><a href="shared_pseudocode.html#Constraint_UNDEF" title="enumeration Constraint    { Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP, Constraint_TRUE, Constraint_FALSE, Constraint_DISABLED, Constraint_UNCOND, Constraint_COND, Constraint_ADDITIONAL_DECODE,  Constraint_WBSUPPRESS, Constraint_FAULT,  Constraint_FORCE, Constraint_FORCENOSLCHECK}"><del>Constraint_UNDEF</del></a><del>, </del><a href="shared_pseudocode.html#Constraint_NOP" title="enumeration Constraint    { Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP, Constraint_TRUE, Constraint_FALSE, Constraint_DISABLED, Constraint_UNCOND, Constraint_COND, Constraint_ADDITIONAL_DECODE,  Constraint_WBSUPPRESS, Constraint_FAULT,  Constraint_FORCE, Constraint_FORCENOSLCHECK}"><del>Constraint_NOP</del></a><del>};
        case c of
            when </del><a href="shared_pseudocode.html#Constraint_UNKNOWN" title="enumeration Constraint    { Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP, Constraint_TRUE, Constraint_FALSE, Constraint_DISABLED, Constraint_UNCOND, Constraint_COND, Constraint_ADDITIONAL_DECODE,  Constraint_WBSUPPRESS, Constraint_FAULT,  Constraint_FORCE, Constraint_FORCENOSLCHECK}"><del>Constraint_UNKNOWN</del></a><del>    rn_unknown = TRUE;    // address is UNKNOWN
            when </del><a href="shared_pseudocode.html#Constraint_NONE" title="enumeration Constraint    { Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP, Constraint_TRUE, Constraint_FALSE, Constraint_DISABLED, Constraint_UNCOND, Constraint_COND, Constraint_ADDITIONAL_DECODE,  Constraint_WBSUPPRESS, Constraint_FAULT,  Constraint_FORCE, Constraint_FORCENOSLCHECK}"><del>Constraint_NONE</del></a><del>       rn_unknown = FALSE;   // address is original base
            when </del><a href="shared_pseudocode.html#Constraint_UNDEF" title="enumeration Constraint    { Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP, Constraint_TRUE, Constraint_FALSE, Constraint_DISABLED, Constraint_UNCOND, Constraint_COND, Constraint_ADDITIONAL_DECODE,  Constraint_WBSUPPRESS, Constraint_FAULT,  Constraint_FORCE, Constraint_FORCENOSLCHECK}"><del>Constraint_UNDEF</del></a><del>      </del><a href="shared_pseudocode.html#impl-shared.UnallocatedEncoding.0" title="function: UnallocatedEncoding()"><del>UnallocatedEncoding</del></a><del>();
            when </del><a href="shared_pseudocode.html#Constraint_NOP" title="enumeration Constraint    { Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP, Constraint_TRUE, Constraint_FALSE, Constraint_DISABLED, Constraint_UNCOND, Constraint_COND, Constraint_ADDITIONAL_DECODE,  Constraint_WBSUPPRESS, Constraint_FAULT,  Constraint_FORCE, Constraint_FORCENOSLCHECK}"><del>Constraint_NOP</del></a><del>        </del><a href="shared_pseudocode.html#impl-shared.EndOfInstruction.0" title="function: EndOfInstruction()"><del>EndOfInstruction</del></a><del>();

if n == 31 then
    </del><a href="shared_pseudocode.html#impl-aarch64.CheckSPAlignment.0" title="function: CheckSPAlignment()">CheckSPAlignment</a>();
    address = <a href="shared_pseudocode.html#impl-aarch64.SP.read.0" title="accessor: bits(width) SP[]">SP</a>[];
<del>elsif rn_unknown then
    address = bits(64) UNKNOWN;
</del>else
    address = <a href="shared_pseudocode.html#impl-aarch64.X.read.1" title="accessor: bits(width) X[integer n]">X</a>[n];

<ins>// Tell the Exclusive Monitors to record a sequence of one or more atomic
// memory reads from virtual address range [address, address+dbytes-1].
// The Exclusive Monitor will only be set if all the reads are from the
// same dbytes-aligned physical address, to allow for the possibility of
// an atomicity break if the translation is changed between reads.</ins><del>case memop of
    when</del>
<a href="shared_pseudocode.html#MemOp_STORE" title="enumeration MemOp {MemOp_LOAD, MemOp_STORE, MemOp_PREFETCH}"><del>MemOp_STORE</del></a><del>
        if rt_unknown then
            data = bits(datasize) UNKNOWN;
        elsif pair then
            bits(datasize DIV 2) el1 = </del><a href="shared_pseudocode.html#impl-aarch64.X.read.1" title="accessor: bits(width) X[integer n]"><del>X</del></a><del>[t];
            bits(datasize DIV 2) el2 = </del><a href="shared_pseudocode.html#impl-aarch64.X.read.1" title="accessor: bits(width) X[integer n]"><del>X</del></a><del>[t2];
            data = if </del><a href="shared_pseudocode.html#impl-shared.BigEndian.0" title="function: boolean BigEndian()"><del>BigEndian</del></a><del>() then el1 : el2 else el2 : el1;
        else
            data = </del><a href="shared_pseudocode.html#impl-aarch64.X.read.1" title="accessor: bits(width) X[integer n]"><del>X</del></a><del>[t];

        bit status = '1';
        // Check whether the Exclusive Monitors are set to include the
        // physical memory locations corresponding to virtual address
        // range [address, address+dbytes-1].
        if </del><a href="shared_pseudocode.html#AArch64.ExclusiveMonitorsPass.2" title="function: boolean AArch64.ExclusiveMonitorsPass(bits(64) address, integer size)"><del>AArch64.ExclusiveMonitorsPass</del></a><del>(address, dbytes) then
            // This atomic write will be rejected if it does not refer
            // to the same physical locations after address translation.
            </del><a href="shared_pseudocode.html#impl-aarch64.Mem.write.3" title="accessor: Mem[bits(64) address, integer size, AccType acctype] = bits(size*8) value"><del>Mem</del></a><del>[address, dbytes, acctype] = data;
            status = </del><a href="shared_pseudocode.html#impl-shared.ExclusiveMonitorsStatus.0" title="function: bit ExclusiveMonitorsStatus()"><del>ExclusiveMonitorsStatus</del></a><del>();
        </del><a href="shared_pseudocode.html#impl-aarch64.X.write.1" title="accessor: X[integer n] = bits(width) value"><del>X</del></a><del>[s] = </del><a href="shared_pseudocode.html#impl-shared.ZeroExtend.2" title="function: bits(N) ZeroExtend(bits(M) x, integer N)"><del>ZeroExtend</del></a><del>(status, 32);

    when </del><a href="shared_pseudocode.html#MemOp_LOAD" title="enumeration MemOp {MemOp_LOAD, MemOp_STORE, MemOp_PREFETCH}"><del>MemOp_LOAD</del></a><del>
        // Tell the Exclusive Monitors to record a sequence of one or more atomic
        // memory reads from virtual address range [address, address+dbytes-1].
        // The Exclusive Monitor will only be set if all the reads are from the
        // same dbytes-aligned physical address, to allow for the possibility of
        // an atomicity break if the translation is changed between reads.
        </del><a href="shared_pseudocode.html#AArch64.SetExclusiveMonitors.2" title="function: AArch64.SetExclusiveMonitors(bits(64) address, integer size)">AArch64.SetExclusiveMonitors</a><ins>(address, 1);
</ins><del>(address, dbytes);
</del>
<ins>data =</ins><del>        if pair then
            if rt_unknown then
                // ConstrainedUNPREDICTABLE case</del> <a href="shared_pseudocode.html#impl-aarch64.X.write.1" title="accessor: X[integer n] = bits(width) value"><del>X</del></a><del>[t]  = bits(datasize) UNKNOWN;
            elsif elsize == 32 then
                // 32-bit load exclusive pair (atomic)
                data = </del><a href="shared_pseudocode.html#impl-aarch64.Mem.read.3" title="accessor: bits(size*8) Mem[bits(64) address, integer size, AccType acctype]">Mem</a><ins>[address, 1,</ins><del>[address, dbytes, acctype];
                if</del> <del>() then
                    </del><a href="shared_pseudocode.html#impl-aarch64.X.write.1" title="accessor: X[integer n] = bits(width) value"><del>X</del></a><del>[t]  = data&lt;datasize-1:elsize>;
                    </del><a href="shared_pseudocode.html#impl-aarch64.X.write.1" title="accessor: X[integer n] = bits(width) value"><del>X</del></a><del>[t2] = data&lt;elsize-1:0>;
                else
                    </del><a href="shared_pseudocode.html#impl-aarch64.X.write.1" title="accessor: X[integer n] = bits(width) value"><del>X</del></a><del>[t]  = data&lt;elsize-1:0>;
                    </del><a href="shared_pseudocode.html#impl-aarch64.X.write.1" title="accessor: X[integer n] = bits(width) value"><del>X</del></a><del>[t2] = data&lt;datasize-1:elsize>;
            else // elsize == 64
                // 64-bit load exclusive pair (not atomic),
                // but must be 128-bit aligned
                if address != </del><a href="shared_pseudocode.html#impl-shared.Align.2" title="function: integer Align(integer x, integer y)"><del>Align</del></a><del>(address, dbytes) then
                    iswrite = FALSE;
                    secondstage = FALSE;
                    </del><a href="shared_pseudocode.html#AArch64.Abort.2" title="function: AArch64.Abort(bits(64) vaddress, FaultRecord fault)"><del>AArch64.Abort</del></a><del>(address, </del><a href="shared_pseudocode.html#AArch64.AlignmentFault.3" title="function: FaultRecord AArch64.AlignmentFault(AccType acctype, boolean iswrite, boolean secondstage)"><del>AArch64.AlignmentFault</del></a><del>(acctype, iswrite, secondstage));
                </del><a href="shared_pseudocode.html#impl-aarch64.X.write.1" title="accessor: X[integer n] = bits(width) value"><del>X</del></a><del>[t]  = </del><a href="shared_pseudocode.html#impl-aarch64.Mem.read.3" title="accessor: bits(size*8) Mem[bits(64) address, integer size, AccType acctype]"><del>Mem</del></a><del>[address + 0, 8, acctype];
                </del><a href="shared_pseudocode.html#impl-aarch64.X.write.1" title="accessor: X[integer n] = bits(width) value"><del>X</del></a><del>[t2] = </del><a href="shared_pseudocode.html#impl-aarch64.Mem.read.3" title="accessor: bits(size*8) Mem[bits(64) address, integer size, AccType acctype]"><del>Mem</del></a><del>[address + 8, 8, acctype];
        else
            data = </del><a href="shared_pseudocode.html#impl-aarch64.Mem.read.3" title="accessor: bits(size*8) Mem[bits(64) address, integer size, AccType acctype]"><del>Mem</del></a><a href="shared_pseudocode.html#AccType_ORDERED" title="enumeration AccType {AccType_NORMAL, AccType_VEC, AccType_STREAM, AccType_VECSTREAM, AccType_ATOMIC, AccType_ATOMICRW, AccType_ORDERED, AccType_ORDEREDRW, AccType_LIMITEDORDERED, AccType_UNPRIV, AccType_IFETCH, AccType_PTW,  AccType_DC, AccType_IC, AccType_DCZVA, AccType_AT}"><ins>AccType_ORDERED</ins></a><a href="shared_pseudocode.html#impl-shared.BigEndian.0" title="function: boolean BigEndian()"><del>BigEndian</del></a><ins>];</ins><del>[address, dbytes, acctype];</del>
<a href="shared_pseudocode.html#impl-aarch64.X.write.1" title="accessor: X[integer n] = bits(width) value">X</a>[t] = <a href="shared_pseudocode.html#impl-shared.ZeroExtend.2" title="function: bits(N) ZeroExtend(bits(M) x, integer N)">ZeroExtend</a><ins>(data, 32);</ins><del>(data, regsize);</del></p></div><hr/><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="permindex.html">Permuted Index</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa v25.07, AdvSIMD v23.0, pseudocode v31.3
    </p><p class="copyconf">
      Copyright Â© 2010-2017 ARM Limited or its affiliates. All rights reserved.
      This document is Confidential.
    </p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old"><a href="../../ISA_v82A_A64_xml_00bet3.1/xhtml/ldaxrb.html">ISA_v82A_A64_xml_00bet3.1 (old)</a></td><td class="explain">htmldiff from-ISA_v82A_A64_xml_00bet3.1</td><td class="new"><a href="../xhtml/ldaxrb.html">(new) ISA_v82A_A64_xml_00bet3.1_OPT</a></td></tr></tbody></table></div></body></html>