Release 14.1 - xst P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /home/cc/cs150/sp13/class/cs150-ax/dviproj/synthesis/xst_temp_dir/


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"/home/cc/cs150/sp13/class/cs150-ax/dviproj/pcores/" "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc5vlx110tff1136-1
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" in Library work.
Entity <system> compiled.
Entity <system> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system> in library <work> (architecture <STRUCTURE>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> in library <work> (Architecture <STRUCTURE>).
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'INTERRUPT_ACK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'MB_Halted' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'MB_Error' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'LOCKSTEP_MASTER_OUT' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'LOCKSTEP_OUT' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_IP_AWID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_IP_AWADDR' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_IP_AWLEN' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_IP_AWSIZE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_IP_AWBURST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_IP_AWLOCK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_IP_AWCACHE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_IP_AWPROT' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_IP_AWQOS' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_IP_AWVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_IP_WDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_IP_WSTRB' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_IP_WLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_IP_WVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_IP_BREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_IP_ARID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_IP_ARADDR' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_IP_ARLEN' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_IP_ARSIZE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_IP_ARBURST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_IP_ARLOCK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_IP_ARCACHE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_IP_ARPROT' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_IP_ARQOS' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_IP_ARVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_IP_RREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_DP_AWID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_DP_AWADDR' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_DP_AWLEN' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_DP_AWSIZE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_DP_AWBURST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_DP_AWLOCK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_DP_AWCACHE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_DP_AWPROT' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_DP_AWQOS' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_DP_AWVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_DP_WDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_DP_WSTRB' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_DP_WLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_DP_WVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_DP_BREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_DP_ARID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_DP_ARADDR' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_DP_ARLEN' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_DP_ARSIZE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_DP_ARBURST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_DP_ARLOCK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_DP_ARCACHE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_DP_ARPROT' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_DP_ARQOS' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_DP_ARVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_DP_RREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_IC_AWID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_IC_AWADDR' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_IC_AWLEN' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_IC_AWSIZE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_IC_AWBURST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_IC_AWLOCK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_IC_AWCACHE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_IC_AWPROT' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_IC_AWQOS' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_IC_AWVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_IC_AWUSER' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_IC_WDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_IC_WSTRB' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_IC_WLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_IC_WVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_IC_WUSER' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_IC_BREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_IC_ARID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_IC_ARADDR' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_IC_ARLEN' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_IC_ARSIZE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_IC_ARBURST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_IC_ARLOCK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_IC_ARCACHE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_IC_ARPROT' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_IC_ARQOS' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_IC_ARVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_IC_ARUSER' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_IC_RREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_DC_AWID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_DC_AWADDR' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_DC_AWLEN' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_DC_AWSIZE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_DC_AWBURST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_DC_AWLOCK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_DC_AWCACHE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_DC_AWPROT' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_DC_AWQOS' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_DC_AWVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_DC_AWUSER' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_DC_WDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_DC_WSTRB' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_DC_WLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_DC_WVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_DC_WUSER' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_DC_BREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_DC_ARID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_DC_ARADDR' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_DC_ARLEN' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_DC_ARSIZE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_DC_ARBURST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_DC_ARLOCK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_DC_ARCACHE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_DC_ARPROT' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_DC_ARQOS' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_DC_ARVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_DC_ARUSER' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M_AXI_DC_RREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'Trace_Instruction' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'Trace_Valid_Instr' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'Trace_PC' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'Trace_Reg_Write' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'Trace_Reg_Addr' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'Trace_MSR_Reg' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'Trace_PID_Reg' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'Trace_New_Reg_Value' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'Trace_Exception_Taken' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'Trace_Exception_Kind' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'Trace_Jump_Taken' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'Trace_Delay_Slot' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'Trace_Data_Address' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'Trace_Data_Access' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'Trace_Data_Read' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'Trace_Data_Write' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'Trace_Data_Write_Value' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'Trace_Data_Byte_Enable' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'Trace_DCache_Req' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'Trace_DCache_Hit' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'Trace_DCache_Rdy' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'Trace_DCache_Read' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'Trace_ICache_Req' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'Trace_ICache_Hit' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'Trace_ICache_Rdy' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'Trace_OF_PipeRun' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'Trace_EX_PipeRun' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'Trace_MEM_PipeRun' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'Trace_MB_Halted' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'Trace_Jump_Hit' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL0_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL0_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL1_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL1_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL2_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL2_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL2_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL2_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL2_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL2_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL3_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL3_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL3_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL3_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL3_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL3_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL4_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL4_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL4_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL4_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL4_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL4_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL5_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL5_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL5_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL5_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL5_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL5_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL6_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL6_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL6_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL6_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL6_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL6_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL7_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL7_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL7_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL7_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL7_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL7_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL8_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL8_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL8_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL8_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL8_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL8_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL9_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL9_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL9_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL9_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL9_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL9_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL10_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL10_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL10_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL10_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL10_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL10_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL11_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL11_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL11_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL11_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL11_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL11_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL12_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL12_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL12_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL12_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL12_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL12_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL13_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL13_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL13_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL13_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL13_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL13_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL14_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL14_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL14_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL14_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL14_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL14_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL15_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL15_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL15_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL15_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL15_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'FSL15_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M0_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M0_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M0_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'S0_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M1_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M1_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M1_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'S1_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M2_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M2_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M2_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'S2_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M3_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M3_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M3_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'S3_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M4_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M4_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M4_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'S4_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M5_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M5_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M5_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'S5_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M6_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M6_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M6_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'S6_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M7_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M7_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M7_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'S7_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M8_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M8_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M8_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'S8_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M9_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M9_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M9_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'S9_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M10_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M10_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M10_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'S10_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M11_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M11_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M11_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'S11_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M12_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M12_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M12_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'S12_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M13_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M13_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M13_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'S13_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M14_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M14_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M14_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'S14_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M15_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M15_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'M15_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'S15_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'ICACHE_FSL_IN_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'ICACHE_FSL_IN_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'ICACHE_FSL_OUT_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'ICACHE_FSL_OUT_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'ICACHE_FSL_OUT_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'ICACHE_FSL_OUT_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'DCACHE_FSL_IN_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'DCACHE_FSL_IN_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'DCACHE_FSL_OUT_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'DCACHE_FSL_OUT_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'DCACHE_FSL_OUT_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 3559: Unconnected output port 'DCACHE_FSL_OUT_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4160: Unconnected output port 'PLB_Rst' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4160: Unconnected output port 'MPLB_Rst' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4160: Unconnected output port 'PLB_dcrAck' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4160: Unconnected output port 'PLB_dcrDBus' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4160: Unconnected output port 'PLB_SaddrAck' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4160: Unconnected output port 'PLB_SMRdErr' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4160: Unconnected output port 'PLB_SMWrErr' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4160: Unconnected output port 'PLB_SMBusy' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4160: Unconnected output port 'PLB_SrdBTerm' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4160: Unconnected output port 'PLB_SrdComp' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4160: Unconnected output port 'PLB_SrdDAck' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4160: Unconnected output port 'PLB_SrdDBus' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4160: Unconnected output port 'PLB_SrdWdAddr' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4160: Unconnected output port 'PLB_Srearbitrate' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4160: Unconnected output port 'PLB_Sssize' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4160: Unconnected output port 'PLB_Swait' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4160: Unconnected output port 'PLB_SwrBTerm' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4160: Unconnected output port 'PLB_SwrComp' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4160: Unconnected output port 'PLB_SwrDAck' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4160: Unconnected output port 'Bus_Error_Det' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4319: Unconnected output port 'Interrupt' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4319: Unconnected output port 'SPLB_CTRL_Sl_addrAck' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4319: Unconnected output port 'SPLB_CTRL_Sl_SSize' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4319: Unconnected output port 'SPLB_CTRL_Sl_wait' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4319: Unconnected output port 'SPLB_CTRL_Sl_rearbitrate' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4319: Unconnected output port 'SPLB_CTRL_Sl_wrDAck' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4319: Unconnected output port 'SPLB_CTRL_Sl_wrComp' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4319: Unconnected output port 'SPLB_CTRL_Sl_rdDBus' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4319: Unconnected output port 'SPLB_CTRL_Sl_rdDAck' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4319: Unconnected output port 'SPLB_CTRL_Sl_rdComp' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4319: Unconnected output port 'SPLB_CTRL_Sl_MBusy' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4319: Unconnected output port 'SPLB_CTRL_Sl_MWrErr' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4319: Unconnected output port 'SPLB_CTRL_Sl_MRdErr' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4319: Unconnected output port 'SPLB_CTRL_Sl_wrBTerm' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4319: Unconnected output port 'SPLB_CTRL_Sl_rdWdAddr' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4319: Unconnected output port 'SPLB_CTRL_Sl_rdBTerm' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4319: Unconnected output port 'SPLB_CTRL_Sl_MIRQ' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4319: Unconnected output port 'S_AXI_CTRL_AWREADY' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4319: Unconnected output port 'S_AXI_CTRL_WREADY' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4319: Unconnected output port 'S_AXI_CTRL_BRESP' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4319: Unconnected output port 'S_AXI_CTRL_BVALID' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4319: Unconnected output port 'S_AXI_CTRL_ARREADY' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4319: Unconnected output port 'S_AXI_CTRL_RDATA' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4319: Unconnected output port 'S_AXI_CTRL_RRESP' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4319: Unconnected output port 'S_AXI_CTRL_RVALID' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4403: Unconnected output port 'Interrupt' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4403: Unconnected output port 'SPLB_CTRL_Sl_addrAck' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4403: Unconnected output port 'SPLB_CTRL_Sl_SSize' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4403: Unconnected output port 'SPLB_CTRL_Sl_wait' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4403: Unconnected output port 'SPLB_CTRL_Sl_rearbitrate' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4403: Unconnected output port 'SPLB_CTRL_Sl_wrDAck' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4403: Unconnected output port 'SPLB_CTRL_Sl_wrComp' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4403: Unconnected output port 'SPLB_CTRL_Sl_rdDBus' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4403: Unconnected output port 'SPLB_CTRL_Sl_rdDAck' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4403: Unconnected output port 'SPLB_CTRL_Sl_rdComp' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4403: Unconnected output port 'SPLB_CTRL_Sl_MBusy' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4403: Unconnected output port 'SPLB_CTRL_Sl_MWrErr' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4403: Unconnected output port 'SPLB_CTRL_Sl_MRdErr' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4403: Unconnected output port 'SPLB_CTRL_Sl_wrBTerm' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4403: Unconnected output port 'SPLB_CTRL_Sl_rdWdAddr' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4403: Unconnected output port 'SPLB_CTRL_Sl_rdBTerm' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4403: Unconnected output port 'SPLB_CTRL_Sl_MIRQ' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4403: Unconnected output port 'S_AXI_CTRL_AWREADY' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4403: Unconnected output port 'S_AXI_CTRL_WREADY' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4403: Unconnected output port 'S_AXI_CTRL_BRESP' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4403: Unconnected output port 'S_AXI_CTRL_BVALID' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4403: Unconnected output port 'S_AXI_CTRL_ARREADY' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4403: Unconnected output port 'S_AXI_CTRL_RDATA' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4403: Unconnected output port 'S_AXI_CTRL_RRESP' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4403: Unconnected output port 'S_AXI_CTRL_RVALID' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4505: Unconnected output port 'Interrupt' of component 'system_rs232_uart_1_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'FSL0_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'FSL0_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'FSL0_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'FSL0_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'FSL0_B_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'FSL0_B_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'FSL0_B_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'FSL0_B_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA0_Rx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA0_Tx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA0_RstOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA0_TX_D' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA0_TX_Rem' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA0_TX_SOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA0_TX_EOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA0_TX_SOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA0_TX_EOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA0_TX_Src_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA0_RX_Dst_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL0_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL0_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL0_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL0_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL0_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL0_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL0_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL0_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL0_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL0_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL0_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL0_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL0_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL0_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL0_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL0_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PIM0_AddrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PIM0_RdFIFO_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PIM0_RdFIFO_RdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PIM0_WrFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PIM0_WrFIFO_AlmostFull' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PIM0_RdFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PIM0_RdFIFO_Latency' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PIM0_InitDone' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PPC440MC0_MCMIReadData' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PPC440MC0_MCMIReadDataValid' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PPC440MC0_MCMIReadDataErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PPC440MC0_MCMIAddrReadyToAccept' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'VFBC0_Cmd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'VFBC0_Cmd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'VFBC0_Cmd_Idle' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'VFBC0_Wd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'VFBC0_Wd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'VFBC0_Rd_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'VFBC0_Rd_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'VFBC0_Rd_Almost_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB0_cmd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB0_cmd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB0_wr_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB0_wr_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB0_wr_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB0_wr_underrun' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB0_wr_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB0_rd_data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB0_rd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB0_rd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB0_rd_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB0_rd_overflow' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB0_rd_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'FSL1_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'FSL1_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'FSL1_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'FSL1_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'FSL1_B_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'FSL1_B_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'FSL1_B_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'FSL1_B_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB1_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB1_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB1_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB1_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB1_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB1_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB1_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB1_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB1_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB1_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB1_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB1_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB1_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB1_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB1_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB1_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA1_Rx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA1_Tx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA1_RstOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA1_TX_D' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA1_TX_Rem' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA1_TX_SOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA1_TX_EOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA1_TX_SOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA1_TX_EOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA1_TX_Src_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA1_RX_Dst_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL1_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL1_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL1_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL1_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL1_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL1_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL1_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL1_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL1_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL1_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL1_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL1_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL1_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL1_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL1_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL1_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PPC440MC1_MCMIReadData' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PPC440MC1_MCMIReadDataValid' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PPC440MC1_MCMIReadDataErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PPC440MC1_MCMIAddrReadyToAccept' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'VFBC1_Cmd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'VFBC1_Cmd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'VFBC1_Cmd_Idle' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'VFBC1_Wd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'VFBC1_Wd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'VFBC1_Rd_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'VFBC1_Rd_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'VFBC1_Rd_Almost_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB1_cmd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB1_cmd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB1_wr_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB1_wr_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB1_wr_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB1_wr_underrun' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB1_wr_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB1_rd_data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB1_rd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB1_rd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB1_rd_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB1_rd_overflow' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB1_rd_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'FSL2_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'FSL2_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'FSL2_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'FSL2_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'FSL2_B_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'FSL2_B_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'FSL2_B_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'FSL2_B_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB2_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB2_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB2_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB2_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB2_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB2_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB2_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB2_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB2_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB2_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB2_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB2_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB2_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB2_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB2_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB2_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA2_Rx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA2_Tx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA2_RstOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA2_TX_D' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA2_TX_Rem' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA2_TX_SOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA2_TX_EOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA2_TX_SOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA2_TX_EOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA2_TX_Src_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA2_RX_Dst_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL2_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL2_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL2_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL2_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL2_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL2_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL2_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL2_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL2_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL2_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL2_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL2_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL2_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL2_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL2_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL2_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PPC440MC2_MCMIReadData' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PPC440MC2_MCMIReadDataValid' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PPC440MC2_MCMIReadDataErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PPC440MC2_MCMIAddrReadyToAccept' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'VFBC2_Cmd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'VFBC2_Cmd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'VFBC2_Cmd_Idle' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'VFBC2_Wd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'VFBC2_Wd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'VFBC2_Rd_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'VFBC2_Rd_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'VFBC2_Rd_Almost_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB2_cmd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB2_cmd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB2_wr_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB2_wr_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB2_wr_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB2_wr_underrun' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB2_wr_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB2_rd_data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB2_rd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB2_rd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB2_rd_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB2_rd_overflow' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB2_rd_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'FSL3_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'FSL3_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'FSL3_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'FSL3_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'FSL3_B_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'FSL3_B_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'FSL3_B_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'FSL3_B_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB3_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB3_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB3_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB3_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB3_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB3_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB3_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB3_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB3_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB3_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB3_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB3_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB3_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB3_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB3_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB3_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA3_Rx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA3_Tx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA3_RstOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA3_TX_D' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA3_TX_Rem' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA3_TX_SOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA3_TX_EOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA3_TX_SOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA3_TX_EOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA3_TX_Src_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA3_RX_Dst_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL3_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL3_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL3_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL3_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL3_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL3_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL3_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL3_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL3_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL3_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL3_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL3_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL3_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL3_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL3_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL3_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PIM3_AddrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PIM3_RdFIFO_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PIM3_RdFIFO_RdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PIM3_WrFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PIM3_WrFIFO_AlmostFull' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PIM3_RdFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PIM3_RdFIFO_Latency' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PIM3_InitDone' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PPC440MC3_MCMIReadData' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PPC440MC3_MCMIReadDataValid' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PPC440MC3_MCMIReadDataErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PPC440MC3_MCMIAddrReadyToAccept' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'VFBC3_Cmd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'VFBC3_Cmd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'VFBC3_Cmd_Idle' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'VFBC3_Wd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'VFBC3_Wd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'VFBC3_Rd_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'VFBC3_Rd_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'VFBC3_Rd_Almost_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB3_cmd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB3_cmd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB3_wr_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB3_wr_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB3_wr_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB3_wr_underrun' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB3_wr_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB3_rd_data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB3_rd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB3_rd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB3_rd_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB3_rd_overflow' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB3_rd_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'FSL4_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'FSL4_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'FSL4_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'FSL4_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'FSL4_B_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'FSL4_B_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'FSL4_B_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'FSL4_B_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB4_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB4_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB4_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB4_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB4_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB4_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB4_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB4_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB4_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB4_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB4_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB4_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB4_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB4_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB4_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB4_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA4_Rx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA4_Tx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA4_RstOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA4_TX_D' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA4_TX_Rem' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA4_TX_SOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA4_TX_EOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA4_TX_SOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA4_TX_EOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA4_TX_Src_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA4_RX_Dst_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL4_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL4_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL4_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL4_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL4_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL4_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL4_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL4_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL4_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL4_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL4_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL4_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL4_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL4_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL4_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL4_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PIM4_AddrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PIM4_RdFIFO_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PIM4_RdFIFO_RdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PIM4_WrFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PIM4_WrFIFO_AlmostFull' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PIM4_RdFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PIM4_RdFIFO_Latency' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PIM4_InitDone' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PPC440MC4_MCMIReadData' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PPC440MC4_MCMIReadDataValid' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PPC440MC4_MCMIReadDataErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PPC440MC4_MCMIAddrReadyToAccept' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'VFBC4_Cmd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'VFBC4_Cmd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'VFBC4_Cmd_Idle' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'VFBC4_Wd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'VFBC4_Wd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'VFBC4_Rd_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'VFBC4_Rd_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'VFBC4_Rd_Almost_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB4_cmd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB4_cmd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB4_wr_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB4_wr_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB4_wr_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB4_wr_underrun' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB4_wr_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB4_rd_data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB4_rd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB4_rd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB4_rd_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB4_rd_overflow' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB4_rd_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'FSL5_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'FSL5_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'FSL5_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'FSL5_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'FSL5_B_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'FSL5_B_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'FSL5_B_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'FSL5_B_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB5_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB5_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB5_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB5_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB5_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB5_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB5_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB5_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB5_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB5_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB5_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB5_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB5_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB5_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB5_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB5_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA5_Rx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA5_Tx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA5_RstOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA5_TX_D' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA5_TX_Rem' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA5_TX_SOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA5_TX_EOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA5_TX_SOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA5_TX_EOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA5_TX_Src_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA5_RX_Dst_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL5_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL5_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL5_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL5_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL5_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL5_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL5_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL5_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL5_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL5_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL5_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL5_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL5_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL5_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL5_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL5_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PIM5_AddrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PIM5_RdFIFO_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PIM5_RdFIFO_RdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PIM5_WrFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PIM5_WrFIFO_AlmostFull' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PIM5_RdFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PIM5_RdFIFO_Latency' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PIM5_InitDone' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PPC440MC5_MCMIReadData' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PPC440MC5_MCMIReadDataValid' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PPC440MC5_MCMIReadDataErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PPC440MC5_MCMIAddrReadyToAccept' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'VFBC5_Cmd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'VFBC5_Cmd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'VFBC5_Cmd_Idle' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'VFBC5_Wd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'VFBC5_Wd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'VFBC5_Rd_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'VFBC5_Rd_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'VFBC5_Rd_Almost_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB5_cmd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB5_cmd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB5_wr_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB5_wr_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB5_wr_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB5_wr_underrun' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB5_wr_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB5_rd_data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB5_rd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB5_rd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB5_rd_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB5_rd_overflow' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB5_rd_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'FSL6_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'FSL6_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'FSL6_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'FSL6_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'FSL6_B_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'FSL6_B_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'FSL6_B_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'FSL6_B_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB6_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB6_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB6_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB6_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB6_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB6_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB6_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB6_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB6_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB6_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB6_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB6_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB6_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB6_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB6_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB6_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA6_Rx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA6_Tx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA6_RstOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA6_TX_D' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA6_TX_Rem' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA6_TX_SOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA6_TX_EOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA6_TX_SOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA6_TX_EOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA6_TX_Src_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA6_RX_Dst_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL6_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL6_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL6_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL6_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL6_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL6_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL6_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL6_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL6_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL6_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL6_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL6_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL6_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL6_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL6_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL6_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PIM6_AddrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PIM6_RdFIFO_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PIM6_RdFIFO_RdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PIM6_WrFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PIM6_WrFIFO_AlmostFull' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PIM6_RdFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PIM6_RdFIFO_Latency' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PIM6_InitDone' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PPC440MC6_MCMIReadData' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PPC440MC6_MCMIReadDataValid' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PPC440MC6_MCMIReadDataErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PPC440MC6_MCMIAddrReadyToAccept' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'VFBC6_Cmd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'VFBC6_Cmd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'VFBC6_Cmd_Idle' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'VFBC6_Wd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'VFBC6_Wd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'VFBC6_Rd_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'VFBC6_Rd_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'VFBC6_Rd_Almost_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB6_cmd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB6_cmd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB6_wr_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB6_wr_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB6_wr_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB6_wr_underrun' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB6_wr_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB6_rd_data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB6_rd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB6_rd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB6_rd_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB6_rd_overflow' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB6_rd_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'FSL7_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'FSL7_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'FSL7_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'FSL7_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'FSL7_B_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'FSL7_B_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'FSL7_B_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'FSL7_B_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB7_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB7_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB7_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB7_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB7_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB7_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB7_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB7_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB7_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB7_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB7_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB7_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB7_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB7_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB7_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SPLB7_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA7_Rx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA7_Tx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA7_RstOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA7_TX_D' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA7_TX_Rem' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA7_TX_SOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA7_TX_EOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA7_TX_SOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA7_TX_EOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA7_TX_Src_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA7_RX_Dst_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL7_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL7_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL7_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL7_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL7_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL7_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL7_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL7_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL7_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL7_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL7_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL7_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL7_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL7_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL7_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDMA_CTRL7_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PIM7_AddrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PIM7_RdFIFO_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PIM7_RdFIFO_RdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PIM7_WrFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PIM7_WrFIFO_AlmostFull' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PIM7_RdFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PIM7_RdFIFO_Latency' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PIM7_InitDone' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PPC440MC7_MCMIReadData' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PPC440MC7_MCMIReadDataValid' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PPC440MC7_MCMIReadDataErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'PPC440MC7_MCMIAddrReadyToAccept' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'VFBC7_Cmd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'VFBC7_Cmd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'VFBC7_Cmd_Idle' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'VFBC7_Wd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'VFBC7_Wd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'VFBC7_Rd_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'VFBC7_Rd_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'VFBC7_Rd_Almost_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB7_cmd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB7_cmd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB7_wr_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB7_wr_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB7_wr_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB7_wr_underrun' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB7_wr_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB7_rd_data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB7_rd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB7_rd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB7_rd_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB7_rd_overflow' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MCB7_rd_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MPMC_CTRL_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MPMC_CTRL_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MPMC_CTRL_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MPMC_CTRL_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MPMC_CTRL_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MPMC_CTRL_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MPMC_CTRL_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MPMC_CTRL_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MPMC_CTRL_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MPMC_CTRL_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MPMC_CTRL_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MPMC_CTRL_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MPMC_CTRL_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MPMC_CTRL_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MPMC_CTRL_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MPMC_CTRL_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MPMC_Clk_Mem_2x_bufpll_o' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MPMC_Clk_Mem_2x_180_bufpll_o' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MPMC_Clk_Mem_2x_CE0_bufpll_o' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MPMC_Clk_Mem_2x_CE90_bufpll_o' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MPMC_PLL_Lock_bufpll_o' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MPMC_Idelayctrl_Rdy_O' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MPMC_InitDone' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MPMC_ECC_Intr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MPMC_DCM_PSEN' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'MPMC_DCM_PSINCDEC' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDRAM_Clk' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDRAM_CE' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDRAM_CS_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDRAM_RAS_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDRAM_CAS_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDRAM_WE_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDRAM_BankAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDRAM_Addr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected inout port 'SDRAM_DQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'SDRAM_DM' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'DDR_Clk' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'DDR_Clk_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'DDR_CE' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'DDR_CS_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'DDR_RAS_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'DDR_CAS_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'DDR_WE_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'DDR_BankAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'DDR_Addr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected inout port 'DDR_DQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'DDR_DM' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected inout port 'DDR_DQS' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'DDR_DQS_Div_O' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'DDR2_DQS_Div_O' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'DDR3_Clk' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'DDR3_Clk_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'DDR3_CE' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'DDR3_CS_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'DDR3_ODT' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'DDR3_RAS_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'DDR3_CAS_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'DDR3_WE_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'DDR3_BankAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'DDR3_Addr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected inout port 'DDR3_DQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'DDR3_DM' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'DDR3_Reset_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected inout port 'DDR3_DQS' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected inout port 'DDR3_DQS_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'mcbx_dram_addr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'mcbx_dram_ba' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'mcbx_dram_ras_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'mcbx_dram_cas_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'mcbx_dram_we_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'mcbx_dram_cke' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'mcbx_dram_clk' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'mcbx_dram_clk_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected inout port 'mcbx_dram_dq' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected inout port 'mcbx_dram_dqs' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected inout port 'mcbx_dram_dqs_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected inout port 'mcbx_dram_udqs' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected inout port 'mcbx_dram_udqs_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'mcbx_dram_udm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'mcbx_dram_ldm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'mcbx_dram_odt' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'mcbx_dram_ddr3_rst' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected output port 'selfrefresh_mode' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected inout port 'rzq' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 4554: Unconnected inout port 'zio' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6334: Unconnected output port 'CLKOUT4' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6334: Unconnected output port 'CLKOUT5' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6334: Unconnected output port 'CLKOUT6' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6334: Unconnected output port 'CLKOUT7' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6334: Unconnected output port 'CLKOUT8' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6334: Unconnected output port 'CLKOUT9' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6334: Unconnected output port 'CLKOUT10' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6334: Unconnected output port 'CLKOUT11' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6334: Unconnected output port 'CLKOUT12' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6334: Unconnected output port 'CLKOUT13' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6334: Unconnected output port 'CLKOUT14' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6334: Unconnected output port 'CLKOUT15' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6334: Unconnected output port 'CLKFBOUT' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6334: Unconnected output port 'PSDONE' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6363: Unconnected output port 'Interrupt' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6363: Unconnected output port 'S_AXI_AWREADY' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6363: Unconnected output port 'S_AXI_WREADY' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6363: Unconnected output port 'S_AXI_BRESP' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6363: Unconnected output port 'S_AXI_BVALID' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6363: Unconnected output port 'S_AXI_ARREADY' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6363: Unconnected output port 'S_AXI_RDATA' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6363: Unconnected output port 'S_AXI_RRESP' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6363: Unconnected output port 'S_AXI_RVALID' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6363: Unconnected output port 'Dbg_Clk_1' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6363: Unconnected output port 'Dbg_TDI_1' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6363: Unconnected output port 'Dbg_Reg_En_1' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6363: Unconnected output port 'Dbg_Capture_1' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6363: Unconnected output port 'Dbg_Shift_1' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6363: Unconnected output port 'Dbg_Update_1' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6363: Unconnected output port 'Dbg_Rst_1' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6363: Unconnected output port 'Dbg_Clk_2' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6363: Unconnected output port 'Dbg_TDI_2' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6363: Unconnected output port 'Dbg_Reg_En_2' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6363: Unconnected output port 'Dbg_Capture_2' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6363: Unconnected output port 'Dbg_Shift_2' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6363: Unconnected output port 'Dbg_Update_2' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6363: Unconnected output port 'Dbg_Rst_2' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6363: Unconnected output port 'Dbg_Clk_3' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6363: Unconnected output port 'Dbg_TDI_3' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6363: Unconnected output port 'Dbg_Reg_En_3' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6363: Unconnected output port 'Dbg_Capture_3' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6363: Unconnected output port 'Dbg_Shift_3' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6363: Unconnected output port 'Dbg_Update_3' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6363: Unconnected output port 'Dbg_Rst_3' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6363: Unconnected output port 'Dbg_Clk_4' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6363: Unconnected output port 'Dbg_TDI_4' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6363: Unconnected output port 'Dbg_Reg_En_4' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6363: Unconnected output port 'Dbg_Capture_4' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6363: Unconnected output port 'Dbg_Shift_4' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6363: Unconnected output port 'Dbg_Update_4' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6363: Unconnected output port 'Dbg_Rst_4' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6363: Unconnected output port 'Dbg_Clk_5' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6363: Unconnected output port 'Dbg_TDI_5' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6363: Unconnected output port 'Dbg_Reg_En_5' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6363: Unconnected output port 'Dbg_Capture_5' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6363: Unconnected output port 'Dbg_Shift_5' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6363: Unconnected output port 'Dbg_Update_5' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6363: Unconnected output port 'Dbg_Rst_5' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6363: Unconnected output port 'Dbg_Clk_6' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6363: Unconnected output port 'Dbg_TDI_6' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6363: Unconnected output port 'Dbg_Reg_En_6' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6363: Unconnected output port 'Dbg_Capture_6' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6363: Unconnected output port 'Dbg_Shift_6' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6363: Unconnected output port 'Dbg_Update_6' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6363: Unconnected output port 'Dbg_Rst_6' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6363: Unconnected output port 'Dbg_Clk_7' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6363: Unconnected output port 'Dbg_TDI_7' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6363: Unconnected output port 'Dbg_Reg_En_7' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6363: Unconnected output port 'Dbg_Capture_7' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6363: Unconnected output port 'Dbg_Shift_7' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6363: Unconnected output port 'Dbg_Update_7' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6363: Unconnected output port 'Dbg_Rst_7' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6363: Unconnected output port 'bscan_tdi' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6363: Unconnected output port 'bscan_reset' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6363: Unconnected output port 'bscan_shift' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6363: Unconnected output port 'bscan_update' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6363: Unconnected output port 'bscan_capture' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6363: Unconnected output port 'bscan_sel1' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6363: Unconnected output port 'bscan_drck1' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6363: Unconnected output port 'Ext_JTAG_DRCK' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6363: Unconnected output port 'Ext_JTAG_RESET' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6363: Unconnected output port 'Ext_JTAG_SEL' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6363: Unconnected output port 'Ext_JTAG_CAPTURE' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6363: Unconnected output port 'Ext_JTAG_SHIFT' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6363: Unconnected output port 'Ext_JTAG_UPDATE' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6363: Unconnected output port 'Ext_JTAG_TDI' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6512: Unconnected output port 'RstcPPCresetcore_0' of component 'system_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6512: Unconnected output port 'RstcPPCresetchip_0' of component 'system_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6512: Unconnected output port 'RstcPPCresetsys_0' of component 'system_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6512: Unconnected output port 'RstcPPCresetcore_1' of component 'system_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6512: Unconnected output port 'RstcPPCresetchip_1' of component 'system_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6512: Unconnected output port 'RstcPPCresetsys_1' of component 'system_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6512: Unconnected output port 'Interconnect_aresetn' of component 'system_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6512: Unconnected output port 'Peripheral_aresetn' of component 'system_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6538: Unconnected output port 'FSL_Rst' of component 'system_readcop_0_to_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6538: Unconnected output port 'FSL_Full' of component 'system_readcop_0_to_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6538: Unconnected output port 'FSL_Has_Data' of component 'system_readcop_0_to_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6538: Unconnected output port 'FSL_Control_IRQ' of component 'system_readcop_0_to_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6558: Unconnected output port 'FSL_Rst' of component 'system_microblaze_0_to_readcop_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6558: Unconnected output port 'FSL_Full' of component 'system_microblaze_0_to_readcop_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6558: Unconnected output port 'FSL_Has_Data' of component 'system_microblaze_0_to_readcop_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6558: Unconnected output port 'FSL_Control_IRQ' of component 'system_microblaze_0_to_readcop_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6578: Unconnected output port 'FSL_Rst' of component 'system_vgain_0_to_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6578: Unconnected output port 'FSL_Full' of component 'system_vgain_0_to_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6578: Unconnected output port 'FSL_Has_Data' of component 'system_vgain_0_to_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6578: Unconnected output port 'FSL_Control_IRQ' of component 'system_vgain_0_to_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6643: Unconnected output port 'FSL_Rst' of component 'system_microblaze_0_to_vgain_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6643: Unconnected output port 'FSL_Full' of component 'system_microblaze_0_to_vgain_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6643: Unconnected output port 'FSL_Has_Data' of component 'system_microblaze_0_to_vgain_0_wrapper'.
WARNING:Xst:753 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6643: Unconnected output port 'FSL_Control_IRQ' of component 'system_microblaze_0_to_vgain_0_wrapper'.
WARNING:Xst:2211 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6714: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd" line 6722: Instantiating black box module <IOBUF>.
Entity <system> analyzed. Unit <system> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <system>.
    Related source file is "/home/cc/cs150/sp13/class/cs150-ax/dviproj/hdl/system.vhd".
Unit <system> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/system_microblaze_0_wrapper.ngc>.
Reading core <../implementation/system_mb_plb_wrapper.ngc>.
Reading core <../implementation/system_ilmb_wrapper.ngc>.
Reading core <../implementation/system_dlmb_wrapper.ngc>.
Reading core <../implementation/system_dlmb_cntlr_wrapper.ngc>.
Reading core <../implementation/system_ilmb_cntlr_wrapper.ngc>.
Reading core <../implementation/system_lmb_bram_wrapper.ngc>.
Reading core <../implementation/system_rs232_uart_1_wrapper.ngc>.
Reading core <../implementation/system_ddr2_sdram_wrapper.ngc>.
Reading core <../implementation/system_clock_generator_0_wrapper.ngc>.
Reading core <../implementation/system_mdm_0_wrapper.ngc>.
Reading core <../implementation/system_proc_sys_reset_0_wrapper.ngc>.
Reading core <../implementation/system_readcop_0_to_microblaze_0_wrapper.ngc>.
Reading core <../implementation/system_microblaze_0_to_readcop_0_wrapper.ngc>.
Reading core <../implementation/system_vgain_0_to_microblaze_0_wrapper.ngc>.
Reading core <../implementation/system_vgain_0_wrapper.ngc>.
Reading core <../implementation/system_microblaze_0_to_vgain_0_wrapper.ngc>.
Reading core <../implementation/system_readcop_0_wrapper.ngc>.
Loading core <system_microblaze_0_wrapper> for timing and area information for instance <microblaze_0>.
Loading core <system_mb_plb_wrapper> for timing and area information for instance <mb_plb>.
Loading core <system_ilmb_wrapper> for timing and area information for instance <ilmb>.
Loading core <system_dlmb_wrapper> for timing and area information for instance <dlmb>.
Loading core <system_dlmb_cntlr_wrapper> for timing and area information for instance <dlmb_cntlr>.
Loading core <system_ilmb_cntlr_wrapper> for timing and area information for instance <ilmb_cntlr>.
Loading core <system_lmb_bram_wrapper> for timing and area information for instance <lmb_bram>.
Loading core <system_rs232_uart_1_wrapper> for timing and area information for instance <RS232_Uart_1>.
Loading core <system_ddr2_sdram_wrapper> for timing and area information for instance <DDR2_SDRAM>.
Loading core <system_clock_generator_0_wrapper> for timing and area information for instance <clock_generator_0>.
Loading core <system_mdm_0_wrapper> for timing and area information for instance <mdm_0>.
Loading core <system_proc_sys_reset_0_wrapper> for timing and area information for instance <proc_sys_reset_0>.
Loading core <system_readcop_0_to_microblaze_0_wrapper> for timing and area information for instance <readcop_0_to_microblaze_0>.
Loading core <system_microblaze_0_to_readcop_0_wrapper> for timing and area information for instance <microblaze_0_to_readcop_0>.
Loading core <system_vgain_0_to_microblaze_0_wrapper> for timing and area information for instance <vgain_0_to_microblaze_0>.
Loading core <system_vgain_0_wrapper> for timing and area information for instance <vgain_0>.
Loading core <system_microblaze_0_to_vgain_0_wrapper> for timing and area information for instance <microblaze_0_to_vgain_0>.
Loading core <system_readcop_0_wrapper> for timing and area information for instance <readcop_0>.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2170 - Unit readcop_0_to_microblaze_0 : the following signal(s) form a combinatorial loop: readcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Direction_0_or0000.
WARNING:Xst:2170 - Unit microblaze_0_to_readcop_0 : the following signal(s) form a combinatorial loop: microblaze_0_to_readcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Direction_0_or0000.
WARNING:Xst:2170 - Unit vgain_0_to_microblaze_0 : the following signal(s) form a combinatorial loop: vgain_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Direction_0_or0000.
WARNING:Xst:2170 - Unit microblaze_0_to_vgain_0 : the following signal(s) form a combinatorial loop: microblaze_0_to_vgain_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Direction_0_or0000.

Optimizing unit <system> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <mb_plb> is equivalent to the following 5 FFs/Latches : <mb_plb/GEN_MPLB_RST[0].I_MPLB_RST> <mb_plb/GEN_SPLB_RST[2].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[1].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[0].I_SPLB_RST> <mb_plb/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_0> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_1> <DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1> in Unit <DDR2_SDRAM> is equivalent to the following 13 FFs/Latches : <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_1> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_2> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_3> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_4> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_5>
   <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_6> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_7> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_8> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_9> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_10> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_11> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_12>
   <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_13> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/Rst_tocore_9> in Unit <DDR2_SDRAM> is equivalent to the following 7 FFs/Latches : <DDR2_SDRAM/Rst_tocore_8> <DDR2_SDRAM/Rst_tocore_5> <DDR2_SDRAM/Rst_tocore_3> <DDR2_SDRAM/Rst_tocore_2> <DDR2_SDRAM/Rst_tocore_4> <DDR2_SDRAM/Rst_tocore_0> <DDR2_SDRAM/Rst_tocore_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[0].u_iob_dm/u_dm_ce> in Unit <DDR2_SDRAM> is equivalent to the following 7 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[1].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[2].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[3].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[4].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[5].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[6].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[7].u_iob_dm/u_dm_ce> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/InitDone_i2_0> in Unit <DDR2_SDRAM> is equivalent to the following 3 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/InitDone_i2_1> <DDR2_SDRAM/mpmc_core_0/InitDone_i2_2> <DDR2_SDRAM/mpmc_core_0/InitDone> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_rst_n_r> in Unit <DDR2_SDRAM> is equivalent to the following 7 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_rst_n_r> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack_i> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2rd_sample_cycle_i> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <vgain_0/fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <vgain_0/fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <vgain_0/fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <vgain_0/fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <readcop_0/fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <readcop_0/fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <readcop_0/fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <readcop_0/fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <mb_plb> is equivalent to the following 5 FFs/Latches : <mb_plb/GEN_MPLB_RST[0].I_MPLB_RST> <mb_plb/GEN_SPLB_RST[2].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[1].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[0].I_SPLB_RST> <mb_plb/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_0> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_1> <DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1> in Unit <DDR2_SDRAM> is equivalent to the following 13 FFs/Latches : <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_1> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_2> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_3> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_4> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_5>
   <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_6> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_7> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_8> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_9> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_10> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_11> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_12>
   <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_13> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/Rst_tocore_9> in Unit <DDR2_SDRAM> is equivalent to the following 7 FFs/Latches : <DDR2_SDRAM/Rst_tocore_8> <DDR2_SDRAM/Rst_tocore_5> <DDR2_SDRAM/Rst_tocore_3> <DDR2_SDRAM/Rst_tocore_2> <DDR2_SDRAM/Rst_tocore_4> <DDR2_SDRAM/Rst_tocore_0> <DDR2_SDRAM/Rst_tocore_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[0].u_iob_dm/u_dm_ce> in Unit <DDR2_SDRAM> is equivalent to the following 7 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[1].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[2].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[3].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[4].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[5].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[6].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[7].u_iob_dm/u_dm_ce> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/InitDone_i2_0> in Unit <DDR2_SDRAM> is equivalent to the following 3 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/InitDone_i2_1> <DDR2_SDRAM/mpmc_core_0/InitDone_i2_2> <DDR2_SDRAM/mpmc_core_0/InitDone> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_rst_n_r> in Unit <DDR2_SDRAM> is equivalent to the following 7 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_rst_n_r> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack_i> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2rd_sample_cycle_i> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <vgain_0/fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <vgain_0/fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <vgain_0/fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <vgain_0/fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <readcop_0/fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <readcop_0/fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <readcop_0/fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <readcop_0/fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 171

Cell Usage :
# BELS                             : 7988
#      BUF                         : 10
#      GND                         : 28
#      INV                         : 179
#      LUT1                        : 272
#      LUT2                        : 784
#      LUT3                        : 1033
#      LUT4                        : 916
#      LUT5                        : 1262
#      LUT6                        : 1838
#      LUT6_2                      : 79
#      MULT_AND                    : 2
#      MUXCY                       : 517
#      MUXCY_L                     : 241
#      MUXF5                       : 2
#      MUXF6                       : 1
#      MUXF7                       : 220
#      OR3                         : 2
#      VCC                         : 27
#      XORCY                       : 575
# FlipFlops/Latches                : 8545
#      FD                          : 1943
#      FD_1                        : 11
#      FDC                         : 243
#      FDC_1                       : 5
#      FDCE                        : 217
#      FDCPE                       : 24
#      FDCPE_1                     : 8
#      FDE                         : 817
#      FDE_1                       : 8
#      FDP                         : 303
#      FDPE                        : 14
#      FDR                         : 2123
#      FDR_1                       : 3
#      FDRE                        : 1466
#      FDRE_1                      : 1
#      FDRS                        : 105
#      FDRSE                       : 408
#      FDRSE_1                     : 136
#      FDS                         : 412
#      FDS_1                       : 2
#      FDSE                        : 71
#      IDDR_2CLK                   : 64
#      LDC                         : 1
#      ODDR                        : 160
# RAMS                             : 152
#      RAM32M                      : 36
#      RAM32X1D                    : 12
#      RAMB16                      : 25
#      RAMB18                      : 1
#      RAMB36_EXP                  : 78
# Shift Registers                  : 412
#      SRL16                       : 289
#      SRL16E                      : 33
#      SRLC16E                     : 54
#      SRLC32E                     : 36
# Clock Buffers                    : 11
#      BUFG                        : 10
#      BUFGP                       : 1
# IO Buffers                       : 160
#      IBUF                        : 33
#      IOBUF                       : 66
#      IOBUFDS                     : 8
#      OBUF                        : 51
#      OBUFDS                      : 2
# DSPs                             : 3
#      DSP48E                      : 3
# Others                           : 94
#      BSCAN_VIRTEX5               : 2
#      BUFIO                       : 8
#      IDELAYCTRL                  : 3
#      IODELAY                     : 80
#      PLL_ADV                     : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx110tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:            8545  out of  69120    12%  
 Number of Slice LUTs:                 6943  out of  69120    10%  
    Number used as Logic:              6363  out of  69120     9%  
    Number used as Memory:              580  out of  17920     3%  
       Number used as RAM:              168
       Number used as SRL:              412

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  11991
   Number with an unused Flip Flop:    3446  out of  11991    28%  
   Number with an unused LUT:          5048  out of  11991    42%  
   Number of fully used LUT-FF pairs:  3497  out of  11991    29%  
   Number of unique control sets:       824

IO Utilization: 
 Number of IOs:                         171
 Number of bonded IOBs:                 171  out of    640    26%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               92  out of    148    62%  
    Number using Block RAM only:         92
 Number of BUFG/BUFGCTRLs:               11  out of     32    34%  
 Number of DSP48Es:                       3  out of     64     4%  
 Number of PLL_ADVs:                      1  out of      6    16%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                                                                                            | Clock buffer(FF name)                                                                                                         | Load  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------+
clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT3                                                                                                                                                                                    | BUFG                                                                                                                          | 3897  |
mdm_0/mdm_0/drck_i                                                                                                                                                                                                                      | BUFG                                                                                                                          | 209   |
mdm_0/bscan_update1                                                                                                                                                                                                                     | BUFG                                                                                                                          | 42    |
clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1                                                                                                                                                                                    | BUFG                                                                                                                          | 4272  |
clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0                                                                                                                                                                                    | BUFG                                                                                                                          | 316   |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce)| 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce)| 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce)| 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce)| 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce)| 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce)| 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce)| 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce)| 1     |
VGA_IN_DATA_CLK                                                                                                                                                                                                                         | BUFGP                                                                                                                         | 214   |
vgain_0/vgain_0/icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL                                                                                                                                                                             | BUFG                                                                                                                          | 151   |
vgain_0/vgain_0/icon/CONTROL0<13>(vgain_0/vgain_0/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE:O)                                                                                                                                  | NONE(*)(vgain_0/vgain_0/ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC)                                                              | 1     |
vgain_0/vgain_0/icon/U0/iUPDATE_OUT                                                                                                                                                                                                     | NONE(vgain_0/vgain_0/icon/U0/U_ICON/U_iDATA_CMD)                                                                              | 1     |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------+
(*) These 9 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                    | Buffer(FF name)                                                                                                                                                                                                       | Load  |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
vgain_0/vgain_0/ila/N0(vgain_0/vgain_0/ila/XST_GND:G)                                                                                                                                                                                                             | NONE(vgain_0/vgain_0/ila/U0/I_DQ.G_DW[0].U_DQ)                                                                                                                                                                        | 258   |
vgain_0/vgain_0/ila/N1(vgain_0/vgain_0/ila/XST_VCC:P)                                                                                                                                                                                                             | NONE(vgain_0/vgain_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)                               | 232   |
vgain_0/vgain_0/fifo/N0(vgain_0/vgain_0/fifo/XST_GND:G)                                                                                                                                                                                                           | NONE(vgain_0/vgain_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)     | 152   |
readcop_0/readcop_0/fifo/N0(readcop_0/readcop_0/fifo/XST_GND:G)                                                                                                                                                                                                   | NONE(readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)| 112   |
DDR2_SDRAM/SDMA_CTRL6_Sl_MBusy<0>(DDR2_SDRAM/XST_GND:G)                                                                                                                                                                                                           | NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram)                             | 95    |
lmb_bram/lmb_bram/net_gnd0(lmb_bram/lmb_bram/XST_GND:G)                                                                                                                                                                                                           | NONE(lmb_bram/lmb_bram/ramb36_0)                                                                                                                                                                                      | 64    |
readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<0>(readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0:Q)                                                                                 | NONE(readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_0)                                                                                    | 54    |
readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<1>(readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1:Q)                                                                                 | NONE(readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_0)                                                                                    | 53    |
readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)                                                                                 | NONE(readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_0)                                                                                    | 52    |
vgain_0/vgain_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<1>(vgain_0/vgain_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1:Q)                                                                                         | NONE(vgain_0/vgain_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_0)                                                                                        | 52    |
vgain_0/vgain_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<0>(vgain_0/vgain_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0:Q)                                                                                         | NONE(vgain_0/vgain_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_0)                                                                                        | 52    |
vgain_0/vgain_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(vgain_0/vgain_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)                                                                                         | NONE(vgain_0/vgain_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_0)                                                                                                | 41    |
vgain_0/vgain_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(vgain_0/vgain_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)                                                                                         | NONE(vgain_0/vgain_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0)                                                                                                           | 39    |
readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)                                                                                 | NONE(readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i)                                                                                            | 30    |
mdm_0/mdm_0/MDM_Core_I1/Config_Reg_Acst_inv(mdm_0/mdm_0/MDM_Core_I1/Config_Reg_Acst_inv1_INV_0:O)                                                                                                                                                                 | NONE(mdm_0/mdm_0/MDM_Core_I1/Config_Reg_0)                                                                                                                                                                            | 23    |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i:Q)                                                                                        | NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_cke[0].u_ff_cke)                                                                                                                | 17    |
mdm_0/mdm_0/MDM_Core_I1/SEL_inv(mdm_0/mdm_0/MDM_Core_I1/SEL_inv1_INV_0:O)                                                                                                                                                                                         | NONE(mdm_0/mdm_0/MDM_Core_I1/PORT_Selector_0)                                                                                                                                                                         | 12    |
vgain_0/vgain_0/icon/U0/U_ICON/U_CMD/iSEL_n(vgain_0/vgain_0/icon/U0/U_ICON/U_CMD/U_SEL_n:O)                                                                                                                                                                       | NONE(vgain_0/vgain_0/icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET)                                                                                                                                                | 10    |
microblaze_0_to_readcop_0/FSL_Rst(microblaze_0_to_readcop_0/microblaze_0_to_readcop_0/POR_FF_I:Q)                                                                                                                                                                 | NONE(microblaze_0_to_readcop_0/microblaze_0_to_readcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Dir_Latched_0)                                                                                | 9     |
microblaze_0_to_vgain_0/FSL_Rst(microblaze_0_to_vgain_0/microblaze_0_to_vgain_0/POR_FF_I:Q)                                                                                                                                                                       | NONE(microblaze_0_to_vgain_0/microblaze_0_to_vgain_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Dir_Latched_0)                                                                                    | 9     |
readcop_0_to_microblaze_0/FSL_Rst(readcop_0_to_microblaze_0/readcop_0_to_microblaze_0/POR_FF_I:Q)                                                                                                                                                                 | NONE(readcop_0_to_microblaze_0/readcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Dir_Latched_0)                                                                                | 9     |
vgain_0_to_microblaze_0/FSL_Rst(vgain_0_to_microblaze_0/vgain_0_to_microblaze_0/POR_FF_I:Q)                                                                                                                                                                       | NONE(vgain_0_to_microblaze_0/vgain_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Dir_Latched_0)                                                                                    | 9     |
readcop_0/readcop_0/_or0000(readcop_0/readcop_0/_or00001:O)                                                                                                                                                                                                       | NONE(readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN)                                                                                                                          | 6     |
vgain_0/vgain_0/_or0000(vgain_0/vgain_0/_or00001_INV_0:O)                                                                                                                                                                                                         | NONE(vgain_0/vgain_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN)                                                                                                                              | 6     |
vgain_0/vgain_0/ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iCLR(vgain_0/vgain_0/ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR:O)                                                                                                                                       | NONE(vgain_0/vgain_0/ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0)                                                                                                                                                   | 4     |
vgain_0/vgain_0/ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iCLR(vgain_0/vgain_0/ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR:O)                                                                                                                                     | NONE(vgain_0/vgain_0/ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0)                                                                                                                                                  | 4     |
vgain_0/vgain_0/ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR(vgain_0/vgain_0/ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_CLEAR:O)                                                                                                                                             | NONE(vgain_0/vgain_0/ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0)                                                                                                                                                      | 4     |
readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                                                                   | NONE(readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                                                                                                          | 3     |
vgain_0/vgain_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(vgain_0/vgain_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                                                                           | NONE(vgain_0/vgain_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                                                                                                              | 3     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_Rst(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_Rst:Q)                                  | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_0)                                                                                                    | 2     |
readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)                                                                                              | NONE(readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)                                                                                             | 2     |
readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                                                                   | NONE(readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0)                                                                                                                          | 2     |
vgain_0/vgain_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(vgain_0/vgain_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)                                                                                                      | NONE(vgain_0/vgain_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)                                                                                                 | 2     |
vgain_0/vgain_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(vgain_0/vgain_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                                                                           | NONE(vgain_0/vgain_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0)                                                                                                                              | 2     |
vgain_0/vgain_0/icon/CONTROL0<20>(vgain_0/vgain_0/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE:O)                                                                                                                                                            | NONE(vgain_0/vgain_0/ila/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1)               | 2     |
vgain_0/vgain_0/ila/U0/I_YES_D.U_ILA/iARM(vgain_0/vgain_0/ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD:Q)                                                                                                                                            | NONE(vgain_0/vgain_0/ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE)                                                                                                                                                        | 2     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)                              | NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce)                                                                                                    | 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)                              | NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce)                                                                                                    | 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)                              | NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce)                                                                                                    | 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)                              | NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce)                                                                                                    | 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)                              | NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce)                                                                                                    | 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)                              | NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce)                                                                                                    | 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)                              | NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce)                                                                                                    | 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)                              | NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce)                                                                                                    | 1     |
mdm_0/bscan_update1(mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:UPDATE)                                                                                                                                                                                               | BUFG(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/running_clock)                                                                                                    | 1     |
mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_inv(mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_inv1_INV_0:O)                                                                                                                                                 | NONE(mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/execute)                                                                                                                                                                  | 1     |
mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/local_sel_n3(mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[4].LUT_Delay:O)                                                                                                                                          | NONE(mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I)                                                                                                                                                                    | 1     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk:Q)                              | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk)                                                                                           | 1     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_cmd_i(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_cmd_i:Q)                                | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk)                                                                                                  | 1     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i:Q)                              | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk)                                                                                                 | 1     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step:Q)                              | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk)                                                                                                 | 1     |
microblaze_0_to_readcop_0/microblaze_0_to_readcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Empty_I(microblaze_0_to_readcop_0/microblaze_0_to_readcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Empty_I_0_and0000:O)| NONE(microblaze_0_to_readcop_0/microblaze_0_to_readcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Empty_Out_0)                                                                                  | 1     |
microblaze_0_to_readcop_0/microblaze_0_to_readcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_I(microblaze_0_to_readcop_0/microblaze_0_to_readcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_I_0_and0000:O)  | NONE(microblaze_0_to_readcop_0/microblaze_0_to_readcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_Out_0)                                                                                   | 1     |
microblaze_0_to_vgain_0/microblaze_0_to_vgain_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Empty_I(microblaze_0_to_vgain_0/microblaze_0_to_vgain_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Empty_I_0_and0000:O)        | NONE(microblaze_0_to_vgain_0/microblaze_0_to_vgain_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Empty_Out_0)                                                                                      | 1     |
microblaze_0_to_vgain_0/microblaze_0_to_vgain_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_I(microblaze_0_to_vgain_0/microblaze_0_to_vgain_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_I_0_and0000:O)          | NONE(microblaze_0_to_vgain_0/microblaze_0_to_vgain_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_Out_0)                                                                                       | 1     |
readcop_0_to_microblaze_0/readcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Empty_I(readcop_0_to_microblaze_0/readcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Empty_I_0_and0000:O)| NONE(readcop_0_to_microblaze_0/readcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Empty_Out_0)                                                                                  | 1     |
readcop_0_to_microblaze_0/readcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_I(readcop_0_to_microblaze_0/readcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_I_0_and0000:O)  | NONE(readcop_0_to_microblaze_0/readcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_Out_0)                                                                                   | 1     |
vgain_0/vgain_0/icon/CONTROL0<13>(vgain_0/vgain_0/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE:O)                                                                                                                                                            | NONE(vgain_0/vgain_0/ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE)                                                                                                                                                        | 1     |
vgain_0/vgain_0/icon/U0/U_ICON/iSEL_n(vgain_0/vgain_0/icon/U0/U_ICON/U_iSEL_n:O)                                                                                                                                                                                  | NONE(vgain_0/vgain_0/icon/U0/U_ICON/U_iDATA_CMD)                                                                                                                                                                      | 1     |
vgain_0/vgain_0/ila/U0/I_YES_D.U_ILA/U_STAT/ACTRESET_pulse(vgain_0/vgain_0/ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT:Q)                                                                                                                               | NONE(vgain_0/vgain_0/ila/U0/I_YES_D.U_ILA/U_STAT/U_RISING)                                                                                                                                                            | 1     |
vgain_0/vgain_0/ila/U0/I_YES_D.U_ILA/iRESET<1>(vgain_0/vgain_0/ila/U0/I_YES_D.U_ILA/U_RST/G_RST[1].U_RST:Q)                                                                                                                                                       | NONE(vgain_0/vgain_0/ila/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG)                                                                                                                     | 1     |
vgain_0_to_microblaze_0/vgain_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Empty_I(vgain_0_to_microblaze_0/vgain_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Empty_I_0_and0000:O)        | NONE(vgain_0_to_microblaze_0/vgain_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Empty_Out_0)                                                                                      | 1     |
vgain_0_to_microblaze_0/vgain_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_I(vgain_0_to_microblaze_0/vgain_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_I_0_and0000:O)          | NONE(vgain_0_to_microblaze_0/vgain_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_Out_0)                                                                                       | 1     |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 20.643ns (Maximum Frequency: 48.443MHz)
   Minimum input arrival time before clock: 3.802ns
   Maximum output required time after clock: 8.043ns
   Maximum combinational path delay: 1.397ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT3'
  Clock period: 20.643ns (frequency: 48.443MHz)
  Total number of paths / destination ports: 2777359257499 / 9859
-------------------------------------------------------------------------
Delay:               20.643ns (Levels of Logic = 40)
  Source:            readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:       readcop_0/readcop_0/dvi/DVIData/VideoBuf/bit[11].ODDR (FF)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT3 rising
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT3 rising

  Data Path: readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP to readcop_0/readcop_0/dvi/DVIData/VideoBuf/bit[11].ODDR
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB36_EXP:REGCLKBU->DOB7    1   2.180   0.973  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb3<7>)
     LUT6:I1->O           19   0.094   1.072  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_mux<12>1 (dout<12>)
     end scope: 'readcop_0/fifo'
     LUT5:I0->O            1   0.094   1.069  readcop_0/color_conversion/Mmult_Y_tmp_mult0001_Madd_1011 (readcop_0/color_conversion/Mmult_Y_tmp_mult0001_Madd_101)
     LUT6:I0->O            1   0.094   0.000  readcop_0/color_conversion/Mmult_Y_tmp_mult0001_Madd2_lut<10> (readcop_0/color_conversion/Mmult_Y_tmp_mult0001_Madd2_lut<10>)
     MUXCY:S->O            1   0.372   0.000  readcop_0/color_conversion/Mmult_Y_tmp_mult0001_Madd2_cy<10> (readcop_0/color_conversion/Mmult_Y_tmp_mult0001_Madd2_cy<10>)
     MUXCY:CI->O           1   0.026   0.000  readcop_0/color_conversion/Mmult_Y_tmp_mult0001_Madd2_cy<11> (readcop_0/color_conversion/Mmult_Y_tmp_mult0001_Madd2_cy<11>)
     MUXCY:CI->O           1   0.026   0.000  readcop_0/color_conversion/Mmult_Y_tmp_mult0001_Madd2_cy<12> (readcop_0/color_conversion/Mmult_Y_tmp_mult0001_Madd2_cy<12>)
     XORCY:CI->O           1   0.357   0.480  readcop_0/color_conversion/Mmult_Y_tmp_mult0001_Madd2_xor<13> (readcop_0/color_conversion/Y_tmp_mult0001<13>)
     LUT2:I1->O            1   0.094   0.000  readcop_0/color_conversion/Madd_Y_tmp_addsub0001_lut<13> (readcop_0/color_conversion/Madd_Y_tmp_addsub0001_lut<13>)
     MUXCY:S->O            1   0.372   0.000  readcop_0/color_conversion/Madd_Y_tmp_addsub0001_cy<13> (readcop_0/color_conversion/Madd_Y_tmp_addsub0001_cy<13>)
     XORCY:CI->O           1   0.357   0.576  readcop_0/color_conversion/Madd_Y_tmp_addsub0001_xor<14> (readcop_0/color_conversion/Y_tmp_addsub0001<14>)
     LUT2:I0->O            1   0.094   0.000  readcop_0/color_conversion/Maddsub_Y_tmp_mult0002_Madd_lut<14> (readcop_0/color_conversion/Maddsub_Y_tmp_mult0002_Madd_lut<14>)
     MUXCY:S->O            1   0.372   0.000  readcop_0/color_conversion/Maddsub_Y_tmp_mult0002_Madd_cy<14> (readcop_0/color_conversion/Maddsub_Y_tmp_mult0002_Madd_cy<14>)
     MUXCY:CI->O           1   0.026   0.000  readcop_0/color_conversion/Maddsub_Y_tmp_mult0002_Madd_cy<15> (readcop_0/color_conversion/Maddsub_Y_tmp_mult0002_Madd_cy<15>)
     MUXCY:CI->O           1   0.026   0.000  readcop_0/color_conversion/Maddsub_Y_tmp_mult0002_Madd_cy<16> (readcop_0/color_conversion/Maddsub_Y_tmp_mult0002_Madd_cy<16>)
     MUXCY:CI->O           0   0.026   0.000  readcop_0/color_conversion/Maddsub_Y_tmp_mult0002_Madd_cy<17> (readcop_0/color_conversion/Maddsub_Y_tmp_mult0002_Madd_cy<17>)
     XORCY:CI->O          32   0.357   0.703  readcop_0/color_conversion/Maddsub_Y_tmp_mult0002_Madd_xor<18> (readcop_0/color_conversion/Y_tmp<8>)
     LUT3:I1->O            1   0.094   0.000  readcop_0/color_conversion/Msub_Cb_tmp_signed_addsub0000_lut<0> (readcop_0/color_conversion/Msub_Cb_tmp_signed_addsub0000_lut<0>)
     MUXCY:S->O            1   0.372   0.000  readcop_0/color_conversion/Msub_Cb_tmp_signed_addsub0000_cy<0> (readcop_0/color_conversion/Msub_Cb_tmp_signed_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  readcop_0/color_conversion/Msub_Cb_tmp_signed_addsub0000_cy<1> (readcop_0/color_conversion/Msub_Cb_tmp_signed_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  readcop_0/color_conversion/Msub_Cb_tmp_signed_addsub0000_cy<2> (readcop_0/color_conversion/Msub_Cb_tmp_signed_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  readcop_0/color_conversion/Msub_Cb_tmp_signed_addsub0000_cy<3> (readcop_0/color_conversion/Msub_Cb_tmp_signed_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  readcop_0/color_conversion/Msub_Cb_tmp_signed_addsub0000_cy<4> (readcop_0/color_conversion/Msub_Cb_tmp_signed_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  readcop_0/color_conversion/Msub_Cb_tmp_signed_addsub0000_cy<5> (readcop_0/color_conversion/Msub_Cb_tmp_signed_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  readcop_0/color_conversion/Msub_Cb_tmp_signed_addsub0000_cy<6> (readcop_0/color_conversion/Msub_Cb_tmp_signed_addsub0000_cy<6>)
     XORCY:CI->O           7   0.357   1.102  readcop_0/color_conversion/Msub_Cb_tmp_signed_addsub0000_xor<7> (readcop_0/color_conversion/Maddsub_Cb_tmp_signed_mult0000_Madd1_lut<16>)
     LUT6:I0->O            3   0.094   0.491  readcop_0/color_conversion/Maddsub_Cb_tmp_signed_mult0000_Madd1_xor<10>111 (readcop_0/color_conversion/N2)
     LUT5:I4->O            9   0.094   1.113  readcop_0/color_conversion/Maddsub_Cb_tmp_signed_mult0000_Madd1_cy<10>11 (readcop_0/color_conversion/Maddsub_Cb_tmp_signed_mult0000_Madd1_cy<10>)
     LUT6:I0->O            1   0.094   0.000  readcop_0/color_conversion/Maddsub_Cb_tmp_signed_mult0000_Madd1_cy<16>1111 (readcop_0/color_conversion/Maddsub_Cb_tmp_signed_mult0000_Madd1_cy<16>111)
     MUXF7:I1->O           3   0.254   0.721  readcop_0/color_conversion/Maddsub_Cb_tmp_signed_mult0000_Madd1_cy<16>111_f7 (readcop_0/color_conversion/N20)
     LUT6:I3->O            1   0.094   0.000  readcop_0/color_conversion/Maddsub_Cb_tmp_signed_mult0000_Madd2_lut<15> (readcop_0/color_conversion/Maddsub_Cb_tmp_signed_mult0000_Madd2_lut<15>)
     MUXCY:S->O            1   0.372   0.000  readcop_0/color_conversion/Maddsub_Cb_tmp_signed_mult0000_Madd2_cy<15> (readcop_0/color_conversion/Maddsub_Cb_tmp_signed_mult0000_Madd2_cy<15>)
     MUXCY:CI->O           1   0.026   0.000  readcop_0/color_conversion/Maddsub_Cb_tmp_signed_mult0000_Madd2_cy<16> (readcop_0/color_conversion/Maddsub_Cb_tmp_signed_mult0000_Madd2_cy<16>)
     MUXCY:CI->O           1   0.026   0.000  readcop_0/color_conversion/Maddsub_Cb_tmp_signed_mult0000_Madd2_cy<17> (readcop_0/color_conversion/Maddsub_Cb_tmp_signed_mult0000_Madd2_cy<17>)
     MUXCY:CI->O           0   0.026   0.000  readcop_0/color_conversion/Maddsub_Cb_tmp_signed_mult0000_Madd2_cy<18> (readcop_0/color_conversion/Maddsub_Cb_tmp_signed_mult0000_Madd2_cy<18>)
     XORCY:CI->O           8   0.357   0.748  readcop_0/color_conversion/Maddsub_Cb_tmp_signed_mult0000_Madd2_xor<19> (readcop_0/color_conversion/Maddsub_Cb_tmp_signed_mult0000_19)
     LUT4:I1->O            3   0.094   1.080  readcop_0/color_conversion/Cb<4>1 (readcop_0/ycrcb_video<4>)
     LUT6:I0->O            1   0.094   0.789  readcop_0/video<0>2142 (readcop_0/video<0>2142)
     LUT6:I2->O           34   0.094   1.197  readcop_0/video<0>2190 (readcop_0/video<0>2190)
     LUT6:I0->O            1   0.094   0.336  readcop_0/video<7>1 (readcop_0/video<7>)
     ODDR:D2                   0.434          readcop_0/dvi/DVIData/VideoBuf/bit[7].ODDR
    ----------------------------------------
    Total                     20.643ns (8.193ns logic, 12.450ns route)
                                       (39.7% logic, 60.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mdm_0/mdm_0/drck_i'
  Clock period: 6.198ns (frequency: 161.342MHz)
  Total number of paths / destination ports: 303 / 251
-------------------------------------------------------------------------
Delay:               3.099ns (Levels of Logic = 4)
  Source:            mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (FF)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7 (FF)
  Source Clock:      mdm_0/mdm_0/drck_i falling
  Destination Clock: mdm_0/mdm_0/drck_i rising

  Data Path: mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           1   0.467   0.973  JTAG_CONTROL_I/SYNC_FDRE (JTAG_CONTROL_I/sync)
     LUT6:I1->O            9   0.094   0.380  JTAG_CONTROL_I/shifting_Data (Dbg_Shift_7)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     INV:I->O              8   0.238   0.374  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Shift_inv1_INV_0 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Shift_inv)
     FDR:R                     0.573          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_0
    ----------------------------------------
    Total                      3.099ns (1.372ns logic, 1.727ns route)
                                       (44.3% logic, 55.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mdm_0/bscan_update1'
  Clock period: 6.602ns (frequency: 151.469MHz)
  Total number of paths / destination ports: 329 / 50
-------------------------------------------------------------------------
Delay:               3.301ns (Levels of Logic = 5)
  Source:            mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_0 (FF)
  Source Clock:      mdm_0/bscan_update1 falling
  Destination Clock: mdm_0/bscan_update1 rising

  Data Path: mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           14   0.467   0.647  JTAG_CONTROL_I/FDC_I (JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            6   0.094   0.816  JTAG_CONTROL_I/Dbg_Reg_En_I<0>1 (Dbg_Reg_En_0<0>)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     LUT4:I0->O            4   0.094   0.496  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En31 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En_bdd4)
     LUT5:I4->O            9   0.094   0.380  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En1 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En)
     FDCE:CE                   0.213          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk
    ----------------------------------------
    Total                      3.301ns (0.962ns logic, 2.339ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1'
  Clock period: 5.506ns (frequency: 181.633MHz)
  Total number of paths / destination ports: 26674 / 8802
-------------------------------------------------------------------------
Delay:               5.506ns (Levels of Logic = 7)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/pushaddr_r_10 (FF)
  Destination:       readcop_0/readcop_0/pixel_ind_5 (FF)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1 rising
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1 rising

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/pushaddr_r_10 to readcop_0/readcop_0/pixel_ind_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.471   0.789  DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/pushaddr_r_10 (DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/pushaddr_r<10>)
     LUT4:I0->O            1   0.094   0.480  DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty94 (DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty94)
     LUT5:I4->O            1   0.094   0.576  DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty118 (DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty118)
     LUT3:I1->O            8   0.094   1.107  DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty136 (PIM1_RdFIFO_Empty)
     end scope: 'DDR2_SDRAM'
     begin scope: 'readcop_0'
     LUT6:I0->O           66   0.094   0.844  readcop_0/pixel_rdf_valid_mux000011 (readcop_0/N4)
     LUT5:I2->O           19   0.094   0.675  readcop_0/pixel_ind_mux0000<0>2140 (readcop_0/N3)
     LUT5:I3->O            1   0.094   0.000  readcop_0/pixel_ind_1_rstpot (readcop_0/pixel_ind_1_rstpot)
     FD:D                     -0.018          readcop_0/pixel_ind_1
    ----------------------------------------
    Total                      5.506ns (1.035ns logic, 4.471ns route)
                                       (18.8% logic, 81.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0'
  Clock period: 2.762ns (frequency: 362.056MHz)
  Total number of paths / destination ports: 804 / 654
-------------------------------------------------------------------------
Delay:               1.381ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1 (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_1 (FF)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0 falling
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0 rising

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1 to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS_1:C->Q            2   0.467   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1 (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270<1>)
     FDR:R                     0.573          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_1
    ----------------------------------------
    Total                      1.381ns (1.040ns logic, 0.341ns route)
                                       (75.3% logic, 24.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'VGA_IN_DATA_CLK'
  Clock period: 3.486ns (frequency: 286.880MHz)
  Total number of paths / destination ports: 3358 / 991
-------------------------------------------------------------------------
Delay:               3.486ns (Levels of Logic = 4)
  Source:            vgain_0/vgain_0/vga_index/h_counter_6 (FF)
  Destination:       vgain_0/vgain_0/data_84_65 (FF)
  Source Clock:      VGA_IN_DATA_CLK rising
  Destination Clock: VGA_IN_DATA_CLK rising

  Data Path: vgain_0/vgain_0/vga_index/h_counter_6 to vgain_0/vgain_0/data_84_65
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.471   1.000  vgain_0/vga_index/h_counter_6 (vgain_0/vga_index/h_counter<6>)
     LUT5:I0->O           12   0.094   0.540  vgain_0/vga_index/Msub_j_xor<7>121 (vgain_0/vga_index/N44)
     LUT5:I4->O            2   0.094   0.485  vgain_0/vga_index/valid_SW2 (N43)
     LUT5:I4->O           67   0.094   0.614  vgain_0/vga_index/valid (vgain_0/vga_valid)
     LUT4:I3->O            1   0.094   0.000  vgain_0/data_84_32_rstpot (vgain_0/data_84_32_rstpot)
     FD:D                     -0.018          vgain_0/data_84_32
    ----------------------------------------
    Total                      3.486ns (0.847ns logic, 2.639ns route)
                                       (24.3% logic, 75.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'vgain_0/vgain_0/icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Clock period: 8.049ns (frequency: 124.239MHz)
  Total number of paths / destination ports: 3797 / 1001
-------------------------------------------------------------------------
Delay:               8.049ns (Levels of Logic = 8)
  Source:            vgain_0/vgain_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36 (RAM)
  Destination:       vgain_0/vgain_0/icon/U0/U_ICON/U_TDO_reg (FF)
  Source Clock:      vgain_0/vgain_0/icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising
  Destination Clock: vgain_0/vgain_0/icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: vgain_0/vgain_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36 to vgain_0/vgain_0/icon/U0/U_ICON/U_TDO_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB36_EXP:REGCLKAL->DOPA0    1   2.190   0.973  U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36 (U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<170>)
     LUT6:I1->O            1   0.094   0.973  U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_1914 (U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_1914)
     LUT6:I1->O            1   0.094   0.973  U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_145 (U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_145)
     LUT6:I1->O            1   0.094   0.973  U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_91 (U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_91)
     LUT6:I1->O            1   0.094   0.000  U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_41 (U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_4)
     MUXF7:I0->O           1   0.251   0.576  U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_2_f7 (U0/I_YES_D.U_ILA/iDATA_DOUT)
     LUT3:I1->O            1   0.094   0.576  U0/I_YES_D.U_ILA/U_DOUT (CONTROL<3>)
     end scope: 'vgain_0/ila'
     begin scope: 'vgain_0/icon'
     LUT6:I4->O            1   0.094   0.000  U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11 (U0/U_ICON/iTDO_next)
     FDE:D                    -0.018          U0/U_ICON/U_TDO_reg
    ----------------------------------------
    Total                      8.049ns (3.005ns logic, 5.044ns route)
                                       (37.3% logic, 62.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'vgain_0/vgain_0/icon/U0/iUPDATE_OUT'
  Clock period: 1.392ns (frequency: 718.391MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.392ns (Levels of Logic = 1)
  Source:            vgain_0/vgain_0/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:       vgain_0/vgain_0/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Source Clock:      vgain_0/vgain_0/icon/U0/iUPDATE_OUT rising
  Destination Clock: vgain_0/vgain_0/icon/U0/iUPDATE_OUT rising

  Data Path: vgain_0/vgain_0/icon/U0/U_ICON/U_iDATA_CMD to vgain_0/vgain_0/icon/U0/U_ICON/U_iDATA_CMD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.471   0.347  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              1   0.238   0.336  U0/U_ICON/U_iDATA_CMD_n (U0/U_ICON/iDATA_CMD_n)
     FDC:D                    -0.018          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      1.392ns (0.709ns logic, 0.683ns route)
                                       (50.9% logic, 49.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mdm_0/mdm_0/drck_i'
  Total number of paths / destination ports: 119 / 99
-------------------------------------------------------------------------
Offset:              2.750ns (Levels of Logic = 4)
  Source:            mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:SHIFT (PAD)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7 (FF)
  Destination Clock: mdm_0/mdm_0/drck_i rising

  Data Path: mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:SHIFT to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX5:SHIFT    5   0.000   0.000  mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I (bscan_shift)
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT6:I0->O            9   0.094   0.380  JTAG_CONTROL_I/shifting_Data (Dbg_Shift_7)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     INV:I->O              8   0.238   0.374  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Shift_inv1_INV_0 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Shift_inv)
     FDR:R                     0.573          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_0
    ----------------------------------------
    Total                      2.750ns (1.996ns logic, 0.754ns route)
                                       (72.6% logic, 27.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT3'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              1.981ns (Levels of Logic = 3)
  Source:            IIC_SDA_VIDEO (PAD)
  Destination:       readcop_0/readcop_0/dvi/DVIInit/I2CControl/Master/SDAShft/SHIFT.Register/Out_0 (FF)
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT3 rising

  Data Path: IIC_SDA_VIDEO to readcop_0/readcop_0/dvi/DVIInit/I2CControl/Master/SDAShft/SHIFT.Register/Out_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   0.818   1.069  iobuf_1 (readcop_0_IIC_SDA_VIDEO_I)
     begin scope: 'readcop_0'
     LUT6:I0->O            1   0.094   0.000  readcop_0/dvi/DVIInit/I2CControl/Master/SDAShft/_mux0000<0> (readcop_0/dvi/DVIInit/I2CControl/Master/SDAShft/_mux0000<0>)
     FDRSE:D                  -0.018          readcop_0/dvi/DVIInit/I2CControl/Master/SDAShft/SHIFT.Register/Out_0
    ----------------------------------------
    Total                      1.981ns (0.912ns logic, 1.069ns route)
                                       (46.0% logic, 54.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1'
  Total number of paths / destination ports: 300 / 300
-------------------------------------------------------------------------
Offset:              2.414ns (Levels of Logic = 3)
  Source:            GPIO_COMPSW_1 (PAD)
  Destination:       readcop_0/readcop_0/rst_parse/count_21 (FF)
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1 rising

  Data Path: GPIO_COMPSW_1 to readcop_0/readcop_0/rst_parse/count_21
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.818   0.336  GPIO_COMPSW_1_IBUF (GPIO_COMPSW_1_IBUF)
     begin scope: 'readcop_0'
     INV:I->O             22   0.238   0.449  readcop_0/GPIO_COMPSW_1_inv1_INV_0 (readcop_0/GPIO_COMPSW_1_inv)
     FDR:R                     0.573          readcop_0/rst_parse/count_0
    ----------------------------------------
    Total                      2.414ns (1.629ns logic, 0.785ns route)
                                       (67.5% logic, 32.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mdm_0/bscan_update1'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              1.788ns (Levels of Logic = 2)
  Source:            mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:SEL (PAD)
  Destination:       mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_1_0 (FF)
  Destination Clock: mdm_0/bscan_update1 rising

  Data Path: mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:SEL to mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX5:SEL      8   0.000   0.000  mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I (mdm_0/sel)
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT6:I0->O            8   0.094   0.374  JTAG_CONTROL_I/command_1_and00001 (JTAG_CONTROL_I/command_1_and0000)
     FDE:CE                    0.213          JTAG_CONTROL_I/command_1_7
    ----------------------------------------
    Total                      1.788ns (1.414ns logic, 0.374ns route)
                                       (79.1% logic, 20.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_IN_DATA_CLK'
  Total number of paths / destination ports: 102 / 73
-------------------------------------------------------------------------
Offset:              2.840ns (Levels of Logic = 4)
  Source:            VGA_IN_HSOUT (PAD)
  Destination:       vgain_0/vgain_0/vga_index/h_counter_3 (FF)
  Destination Clock: VGA_IN_DATA_CLK rising

  Data Path: VGA_IN_HSOUT to vgain_0/vgain_0/vga_index/h_counter_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   0.818   1.124  VGA_IN_HSOUT_IBUF (VGA_IN_HSOUT_IBUF)
     begin scope: 'vgain_0'
     LUT6:I0->O            1   0.094   0.710  vgain_0/vga_index/h_counter_mux0000<7>_SW4 (N87)
     LUT5:I2->O            1   0.094   0.000  vgain_0/vga_index/h_counter_mux0000<7> (vgain_0/vga_index/h_counter_mux0000<7>)
     FDR:D                    -0.018          vgain_0/vga_index/h_counter_3
    ----------------------------------------
    Total                      2.840ns (1.006ns logic, 1.834ns route)
                                       (35.4% logic, 64.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'vgain_0/vgain_0/icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Total number of paths / destination ports: 200 / 190
-------------------------------------------------------------------------
Offset:              3.802ns (Levels of Logic = 5)
  Source:            vgain_0/vgain_0/icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_V5.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT (PAD)
  Destination:       vgain_0/vgain_0/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[0].U_FDRE (FF)
  Destination Clock: vgain_0/vgain_0/icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: vgain_0/vgain_0/icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_V5.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT to vgain_0/vgain_0/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[0].U_FDRE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX5:SHIFT    3   0.000   0.491  U0/U_ICON/I_YES_BSCAN.U_BS/I_V5.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O           32   0.094   0.916  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     LUT4:I0->O            2   0.094   0.581  U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE (CONTROL0<4>)
     end scope: 'vgain_0/icon'
     begin scope: 'vgain_0/ila'
     LUT2:I0->O            1   0.094   0.336  U0/I_YES_D.U_ILA/U_STAT/U_STATCMD (U0/I_YES_D.U_ILA/U_STAT/iSTATCMD_CE)
     INV:I->O             10   0.238   0.385  U0/I_YES_D.U_ILA/U_STAT/U_STATCMD_n (U0/I_YES_D.U_ILA/U_STAT/iSTATCMD_CE_n)
     FDRE:R                    0.573          U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[0].U_FDRE
    ----------------------------------------
    Total                      3.802ns (1.093ns logic, 2.709ns route)
                                       (28.7% logic, 71.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT3'
  Total number of paths / destination ports: 263 / 260
-------------------------------------------------------------------------
Offset:              4.171ns (Levels of Logic = 3)
  Source:            readcop_0/readcop_0/dvi/DVIInit/I2CControl/Master/CurrentState_FSM_FFd1 (FF)
  Destination:       IIC_SCL_VIDEO (PAD)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT3 rising

  Data Path: readcop_0/readcop_0/dvi/DVIInit/I2CControl/Master/CurrentState_FSM_FFd1 to IIC_SCL_VIDEO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            21   0.471   0.818  readcop_0/dvi/DVIInit/I2CControl/Master/CurrentState_FSM_FFd1 (readcop_0/dvi/DVIInit/I2CControl/Master/CurrentState_FSM_FFd1)
     LUT3:I0->O            1   0.094   0.336  readcop_0/dvi/DVIInit/I2CControl/Master/SCL_T1 (IIC_SCL_VIDEO_T)
     end scope: 'readcop_0'
     IOBUF:T->IO               2.452          iobuf_0 (IIC_SCL_VIDEO)
    ----------------------------------------
    Total                      4.171ns (3.017ns logic, 1.154ns route)
                                       (72.3% logic, 27.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1'
  Total number of paths / destination ports: 85 / 61
-------------------------------------------------------------------------
Offset:              3.980ns (Levels of Logic = 3)
  Source:            readcop_0/readcop_0/dvi_rst (FF)
  Destination:       DVI_RESET_B (PAD)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1 rising

  Data Path: readcop_0/readcop_0/dvi_rst to DVI_RESET_B
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q           140   0.471   0.483  readcop_0/dvi_rst (readcop_0/dvi_rst)
     INV:I->O              1   0.238   0.336  readcop_0/dvi/DVIData/DVI_RESET_B1_INV_0 (DVI_RESET_B)
     end scope: 'readcop_0'
     OBUF:I->O                 2.452          DVI_RESET_B_OBUF (DVI_RESET_B)
    ----------------------------------------
    Total                      3.980ns (3.161ns logic, 0.819ns route)
                                       (79.4% logic, 20.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0'
  Total number of paths / destination ports: 136 / 72
-------------------------------------------------------------------------
Offset:              3.395ns (Levels of Logic = 2)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/u_oddr_dq (FF)
  Destination:       fpga_0_DDR2_SDRAM_DDR2_DQ_pin<63> (PAD)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0 rising

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/u_oddr_dq to fpga_0_DDR2_SDRAM_DDR2_DQ_pin<63>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.607   0.336  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/u_oddr_dq (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/dq_out)
     IOBUF:I->IO               2.452          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/u_iobuf_dq (DDR2_DQ<63>)
     end scope: 'DDR2_SDRAM'
    ----------------------------------------
    Total                      3.395ns (3.059ns logic, 0.336ns route)
                                       (90.1% logic, 9.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<0>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<1>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<2>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<3>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<4>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<5>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<6>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<7>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mdm_0/mdm_0/drck_i'
  Total number of paths / destination ports: 125 / 1
-------------------------------------------------------------------------
Offset:              8.043ns (Levels of Logic = 11)
  Source:            microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_0 (FF)
  Destination:       mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:TDO (PAD)
  Source Clock:      mdm_0/mdm_0/drck_i rising

  Data Path: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_0 to mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             26   0.471   1.195  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_0 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count<0>)
     LUT6:I0->O            1   0.094   0.973  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO_Data_Reg_111 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO_Data_Reg_111)
     LUT6:I1->O            1   0.094   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO_Data_Reg_6 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO_Data_Reg_6)
     MUXF7:I1->O           1   0.254   1.069  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO_Data_Reg_5_f7 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO_Data_Reg_5_f7)
     LUT6:I0->O            1   0.094   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO1422 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO1422)
     MUXF7:I0->O           1   0.251   0.973  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO142_f7 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO142)
     LUT5:I0->O            1   0.094   1.069  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO1444 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'mdm_0'
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT6:I0->O            1   0.094   0.000  TDO_i901 (TDO_i901)
     MUXF7:I0->O           1   0.251   0.973  TDO_i90_f7 (TDO_i90)
     LUT5:I0->O            0   0.094   0.000  TDO_i227 (TDO)
     end scope: 'mdm_0/MDM_Core_I1'
    BSCAN_VIRTEX5:TDO          0.000          mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I
    ----------------------------------------
    Total                      8.043ns (1.791ns logic, 6.252ns route)
                                       (22.3% logic, 77.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mdm_0/bscan_update1'
  Total number of paths / destination ports: 74 / 1
-------------------------------------------------------------------------
Offset:              6.408ns (Levels of Logic = 11)
  Source:            mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:TDO (PAD)
  Source Clock:      mdm_0/bscan_update1 falling

  Data Path: mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           14   0.467   0.647  JTAG_CONTROL_I/FDC_I (JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            9   0.094   1.017  JTAG_CONTROL_I/Dbg_Reg_En_I<7>1 (Dbg_Reg_En_0<7>)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     LUT5:I0->O            1   0.094   0.710  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO1399 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO1399)
     LUT5:I2->O            1   0.094   0.710  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO1428 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO1428)
     LUT5:I2->O            1   0.094   1.069  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO1444 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'mdm_0'
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT6:I0->O            1   0.094   0.000  TDO_i901 (TDO_i901)
     MUXF7:I0->O           1   0.251   0.973  TDO_i90_f7 (TDO_i90)
     LUT5:I0->O            0   0.094   0.000  TDO_i227 (TDO)
     end scope: 'mdm_0/MDM_Core_I1'
    BSCAN_VIRTEX5:TDO          0.000          mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I
    ----------------------------------------
    Total                      6.408ns (1.282ns logic, 5.126ns route)
                                       (20.0% logic, 80.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'vgain_0/vgain_0/icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.471ns (Levels of Logic = 0)
  Source:            vgain_0/vgain_0/icon/U0/U_ICON/U_TDO_reg (FF)
  Destination:       vgain_0/vgain_0/icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_V5.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:TDO (PAD)
  Source Clock:      vgain_0/vgain_0/icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: vgain_0/vgain_0/icon/U0/U_ICON/U_TDO_reg to vgain_0/vgain_0/icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_V5.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              0   0.471   0.000  U0/U_ICON/U_TDO_reg (U0/U_ICON/iTDO)
    BSCAN_VIRTEX5:TDO          0.000          U0/U_ICON/I_YES_BSCAN.U_BS/I_V5.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS
    ----------------------------------------
    Total                      0.471ns (0.471ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 203 / 203
-------------------------------------------------------------------------
Delay:               1.397ns (Levels of Logic = 3)
  Source:            fpga_0_rst_1_sys_rst_pin (PAD)
  Destination:       clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst:RST (PAD)

  Data Path: fpga_0_rst_1_sys_rst_pin to clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst:RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.818   0.341  fpga_0_rst_1_sys_rst_pin_IBUF (fpga_0_rst_1_sys_rst_pin_IBUF)
     begin scope: 'clock_generator_0'
     INV:I->O              0   0.238   0.000  clock_generator_0/PLL0_INST/rsti1_INV_0 (clock_generator_0/PLL0_INST/rsti)
    PLL_ADV:RST                0.000          clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    ----------------------------------------
    Total                      1.397ns (1.056ns logic, 0.341ns route)
                                       (75.6% logic, 24.4% route)

=========================================================================


Total REAL time to Xst completion: 647.00 secs
Total CPU time to Xst completion: 642.58 secs
 
--> 


Total memory usage is 823976 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1221 (   0 filtered)
Number of infos    :   37 (   0 filtered)

