// Seed: 706652105
module module_0 (
    input uwire id_0,
    input wire id_1,
    input supply0 id_2,
    input tri0 id_3,
    output supply0 id_4
);
  tri1 id_6 = 1;
  wire id_7;
  assign id_7 = 1 == 1;
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    input tri1 id_0,
    output wire id_1,
    input uwire id_2,
    output tri1 id_3,
    input supply0 id_4,
    output wire id_5,
    input wor id_6,
    input tri0 id_7,
    output tri0 id_8,
    input uwire id_9,
    input tri id_10,
    input supply1 id_11,
    output supply1 id_12,
    input wand id_13,
    input logic id_14,
    input uwire id_15,
    input uwire id_16,
    output wire id_17,
    input wand id_18,
    input supply0 id_19,
    output logic id_20,
    input uwire id_21,
    output wire id_22,
    input wire id_23,
    input supply0 id_24,
    input supply1 id_25,
    output tri0 id_26,
    input wor id_27,
    input supply0 id_28,
    output tri id_29,
    input tri id_30,
    input tri0 id_31,
    output uwire id_32,
    output tri1 id_33,
    input tri1 void id_34
);
  wire id_36, id_37;
  module_0(
      id_19, id_34, id_24, id_27, id_1
  );
  wire id_38;
  assign id_22 = id_21;
  wire id_39 = !id_9;
  wire id_40;
  initial begin
    $display(1, id_2, 1, 1);
    id_20 <= id_14;
  end
endmodule
