Analysis & Synthesis report for FPGA_MiniProject
Mon Apr 22 21:10:05 2019
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Registers Packed Into Inferred Megafunctions
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for Sample:sample|altsyncram:sampleData_rtl_0|altsyncram_u8n1:auto_generated
 14. Parameter Settings for Inferred Entity Instance: Sample:sample|altsyncram:sampleData_rtl_0
 15. altsyncram Parameter Settings by Entity Instance
 16. Port Connectivity Checks: "Sample:sample"
 17. Port Connectivity Checks: "VGA_IP_Top:VGA"
 18. Post-Synthesis Netlist Statistics for Top Partition
 19. Elapsed Time Per Partition
 20. Analysis & Synthesis Messages
 21. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Apr 22 21:10:05 2019       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; FPGA_MiniProject                            ;
; Top-level Entity Name           ; FPGA_MiniProject                            ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 151                                         ;
; Total pins                      ; 35                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 11,214                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; FPGA_MiniProject   ; FPGA_MiniProject   ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; VGA_IP_Top.v                     ; yes             ; User Verilog HDL File        ; D:/FPGA_MiniProject/VGA_IP_Top.v                                             ;         ;
; VGA_IP.v                         ; yes             ; User Verilog HDL File        ; D:/FPGA_MiniProject/VGA_IP.v                                                 ;         ;
; FPGA_MiniProject.v               ; yes             ; User Verilog HDL File        ; D:/FPGA_MiniProject/FPGA_MiniProject.v                                       ;         ;
; sineGen.v                        ; yes             ; User Verilog HDL File        ; D:/FPGA_MiniProject/sineGen.v                                                ;         ;
; Sample_IP.v                      ; yes             ; User Verilog HDL File        ; D:/FPGA_MiniProject/Sample_IP.v                                              ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal171.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_u8n1.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/FPGA_MiniProject/db/altsyncram_u8n1.tdf                                   ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 135         ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 234         ;
;     -- 7 input functions                    ; 2           ;
;     -- 6 input functions                    ; 33          ;
;     -- 5 input functions                    ; 29          ;
;     -- 4 input functions                    ; 19          ;
;     -- <=3 input functions                  ; 151         ;
;                                             ;             ;
; Dedicated logic registers                   ; 151         ;
;                                             ;             ;
; I/O pins                                    ; 35          ;
; Total MLAB memory bits                      ; 0           ;
; Total block memory bits                     ; 11214       ;
;                                             ;             ;
; Total DSP Blocks                            ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; clock~input ;
; Maximum fan-out                             ; 92          ;
; Total fan-out                               ; 1584        ;
; Average fan-out                             ; 3.38        ;
+---------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                               ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------+------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                        ; Entity Name      ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------+------------------+--------------+
; |FPGA_MiniProject                         ; 234 (6)             ; 151 (3)                   ; 11214             ; 0          ; 35   ; 0            ; |FPGA_MiniProject                                                                          ; FPGA_MiniProject ; work         ;
;    |Sample:sample|                        ; 52 (52)             ; 37 (37)                   ; 11214             ; 0          ; 0    ; 0            ; |FPGA_MiniProject|Sample:sample                                                            ; Sample           ; work         ;
;       |altsyncram:sampleData_rtl_0|       ; 0 (0)               ; 0 (0)                     ; 11214             ; 0          ; 0    ; 0            ; |FPGA_MiniProject|Sample:sample|altsyncram:sampleData_rtl_0                                ; altsyncram       ; work         ;
;          |altsyncram_u8n1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 11214             ; 0          ; 0    ; 0            ; |FPGA_MiniProject|Sample:sample|altsyncram:sampleData_rtl_0|altsyncram_u8n1:auto_generated ; altsyncram_u8n1  ; work         ;
;    |VGA_IP_Top:VGA|                       ; 121 (1)             ; 70 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |FPGA_MiniProject|VGA_IP_Top:VGA                                                           ; VGA_IP_Top       ; work         ;
;       |gridandwave:gaw|                   ; 82 (82)             ; 43 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |FPGA_MiniProject|VGA_IP_Top:VGA|gridandwave:gaw                                           ; gridandwave      ; work         ;
;       |hsync:hs|                          ; 18 (18)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |FPGA_MiniProject|VGA_IP_Top:VGA|hsync:hs                                                  ; hsync            ; work         ;
;       |vsync:vs|                          ; 20 (20)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |FPGA_MiniProject|VGA_IP_Top:VGA|vsync:vs                                                  ; vsync            ; work         ;
;    |sine_wave_gen:testWave|               ; 55 (55)             ; 41 (41)                   ; 0                 ; 0          ; 0    ; 0            ; |FPGA_MiniProject|sine_wave_gen:testWave                                                   ; sine_wave_gen    ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                         ;
+-------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Sample:sample|altsyncram:sampleData_rtl_0|altsyncram_u8n1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 801          ; 14           ; 801          ; 14           ; 11214 ; None ;
+-------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                   ;
+----------------------------------------------+-------------------------------------------------------+
; Register name                                ; Reason for Removal                                    ;
+----------------------------------------------+-------------------------------------------------------+
; VGA_IP_Top:VGA|gridandwave:gaw|pixel_R[1..7] ; Merged with VGA_IP_Top:VGA|gridandwave:gaw|pixel_R[0] ;
; VGA_IP_Top:VGA|gridandwave:gaw|pixel_B[1..7] ; Merged with VGA_IP_Top:VGA|gridandwave:gaw|pixel_B[0] ;
; VGA_IP_Top:VGA|gridandwave:gaw|pixel_G[1..7] ; Merged with VGA_IP_Top:VGA|gridandwave:gaw|pixel_G[0] ;
; sine_wave_gen:testWave|data_out[9..13]       ; Merged with sine_wave_gen:testWave|data_out[8]        ;
; Sample:sample|triggerHighPoint[8,9,11..13]   ; Merged with Sample:sample|triggerHighPoint[10]        ;
; Total Number of Removed Registers = 31       ;                                                       ;
+----------------------------------------------+-------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 151   ;
; Number of registers using Synchronous Clear  ; 131   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 26    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                            ;
+---------------------------------+--------------------------------+------+
; Register Name                   ; Megafunction                   ; Type ;
+---------------------------------+--------------------------------+------+
; Sample:sample|outputData[0..13] ; Sample:sample|sampleData_rtl_0 ; RAM  ;
+---------------------------------+--------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |FPGA_MiniProject|Sample:sample|triggercounter[10]     ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |FPGA_MiniProject|Sample:sample|samplecounter[1]       ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |FPGA_MiniProject|Sample:sample|triggerHighPoint[7]    ;
; 4:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |FPGA_MiniProject|VGA_IP_Top:VGA|gridandwave:gaw|x[13] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for Sample:sample|altsyncram:sampleData_rtl_0|altsyncram_u8n1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Sample:sample|altsyncram:sampleData_rtl_0 ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                        ;
; WIDTH_A                            ; 14                   ; Untyped                        ;
; WIDTHAD_A                          ; 10                   ; Untyped                        ;
; NUMWORDS_A                         ; 801                  ; Untyped                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 14                   ; Untyped                        ;
; WIDTHAD_B                          ; 10                   ; Untyped                        ;
; NUMWORDS_B                         ; 801                  ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_u8n1      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                      ;
+-------------------------------------------+-------------------------------------------+
; Name                                      ; Value                                     ;
+-------------------------------------------+-------------------------------------------+
; Number of entity instances                ; 1                                         ;
; Entity Instance                           ; Sample:sample|altsyncram:sampleData_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                 ;
;     -- WIDTH_A                            ; 14                                        ;
;     -- NUMWORDS_A                         ; 801                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                              ;
;     -- WIDTH_B                            ; 14                                        ;
;     -- NUMWORDS_B                         ; 801                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                  ;
+-------------------------------------------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sample:sample"                                                                                                                                                                         ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; reset[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_IP_Top:VGA"                                                                                ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; cursorY1[4..3]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cursorY1[10..5] ; Input  ; Info     ; Stuck at GND                                                                        ;
; cursorY1[2..1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; cursorY1[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cursorY2[6..5]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cursorY2[10..7] ; Input  ; Info     ; Stuck at GND                                                                        ;
; cursorY2[4..3]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; cursorY2[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; cursorY2[2]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cursorX1[10..6] ; Input  ; Info     ; Stuck at GND                                                                        ;
; cursorX1[4..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; cursorX1[5]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cursorX2[4..3]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cursorX2[10..7] ; Input  ; Info     ; Stuck at GND                                                                        ;
; cursorX2[6]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cursorX2[5]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; cursorX2[2]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; cursorX2[1]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cursorX2[0]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; waveSigIn2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; sY              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 151                         ;
;     ENA               ; 3                           ;
;     ENA SCLR          ; 23                          ;
;     SCLR              ; 108                         ;
;     plain             ; 17                          ;
; arriav_lcell_comb     ; 234                         ;
;     arith             ; 130                         ;
;         1 data inputs ; 127                         ;
;         2 data inputs ; 1                           ;
;         4 data inputs ; 2                           ;
;     extend            ; 2                           ;
;         7 data inputs ; 2                           ;
;     normal            ; 102                         ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 8                           ;
;         3 data inputs ; 13                          ;
;         4 data inputs ; 17                          ;
;         5 data inputs ; 29                          ;
;         6 data inputs ; 33                          ;
; boundary_port         ; 35                          ;
; stratixv_ram_block    ; 14                          ;
;                       ;                             ;
; Max LUT depth         ; 6.60                        ;
; Average LUT depth     ; 3.09                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Mon Apr 22 21:09:51 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_MiniProject -c FPGA_MiniProject
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file vgatb.v
    Info (12023): Found entity 1: VGATest_tb File: D:/FPGA_MiniProject/VGATB.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file vga_ip_top.v
    Info (12023): Found entity 1: VGA_IP_Top File: D:/FPGA_MiniProject/VGA_IP_Top.v Line: 2
Info (12021): Found 4 design units, including 4 entities, in source file vga_ip.v
    Info (12023): Found entity 1: vsync File: D:/FPGA_MiniProject/VGA_IP.v Line: 1
    Info (12023): Found entity 2: hsync File: D:/FPGA_MiniProject/VGA_IP.v Line: 38
    Info (12023): Found entity 3: color File: D:/FPGA_MiniProject/VGA_IP.v Line: 91
    Info (12023): Found entity 4: gridandwave File: D:/FPGA_MiniProject/VGA_IP.v Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file adda_ip.v
    Info (12023): Found entity 1: ADDA File: D:/FPGA_MiniProject/ADDA_IP.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file fpga_miniproject.v
    Info (12023): Found entity 1: FPGA_MiniProject File: D:/FPGA_MiniProject/FPGA_MiniProject.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file sinegen.v
    Info (12023): Found entity 1: sine_wave_gen File: D:/FPGA_MiniProject/sineGen.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file sample_ip.v
    Info (12023): Found entity 1: Sample File: D:/FPGA_MiniProject/Sample_IP.v Line: 3
Warning (10236): Verilog HDL Implicit Net warning at VGATB.v(28): created implicit net for "R" File: D:/FPGA_MiniProject/VGATB.v Line: 28
Warning (10236): Verilog HDL Implicit Net warning at FPGA_MiniProject.v(49): created implicit net for "waveSigIn2" File: D:/FPGA_MiniProject/FPGA_MiniProject.v Line: 49
Info (12127): Elaborating entity "FPGA_MiniProject" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at FPGA_MiniProject.v(70): truncated value with size 32 to match size of target (3) File: D:/FPGA_MiniProject/FPGA_MiniProject.v Line: 70
Warning (10030): Net "waveSigIn2" at FPGA_MiniProject.v(49) has no driver or initial value, using a default initial value '0' File: D:/FPGA_MiniProject/FPGA_MiniProject.v Line: 49
Info (12128): Elaborating entity "sine_wave_gen" for hierarchy "sine_wave_gen:testWave" File: D:/FPGA_MiniProject/FPGA_MiniProject.v Line: 38
Warning (10230): Verilog HDL assignment warning at sineGen.v(32): truncated value with size 32 to match size of target (14) File: D:/FPGA_MiniProject/sineGen.v Line: 32
Warning (10230): Verilog HDL assignment warning at sineGen.v(33): truncated value with size 32 to match size of target (14) File: D:/FPGA_MiniProject/sineGen.v Line: 33
Warning (10230): Verilog HDL assignment warning at sineGen.v(34): truncated value with size 32 to match size of target (14) File: D:/FPGA_MiniProject/sineGen.v Line: 34
Warning (10230): Verilog HDL assignment warning at sineGen.v(35): truncated value with size 32 to match size of target (14) File: D:/FPGA_MiniProject/sineGen.v Line: 35
Warning (10230): Verilog HDL assignment warning at sineGen.v(36): truncated value with size 32 to match size of target (14) File: D:/FPGA_MiniProject/sineGen.v Line: 36
Warning (10230): Verilog HDL assignment warning at sineGen.v(37): truncated value with size 32 to match size of target (14) File: D:/FPGA_MiniProject/sineGen.v Line: 37
Warning (10230): Verilog HDL assignment warning at sineGen.v(38): truncated value with size 32 to match size of target (14) File: D:/FPGA_MiniProject/sineGen.v Line: 38
Warning (10230): Verilog HDL assignment warning at sineGen.v(39): truncated value with size 32 to match size of target (14) File: D:/FPGA_MiniProject/sineGen.v Line: 39
Warning (10230): Verilog HDL assignment warning at sineGen.v(40): truncated value with size 32 to match size of target (14) File: D:/FPGA_MiniProject/sineGen.v Line: 40
Warning (10230): Verilog HDL assignment warning at sineGen.v(41): truncated value with size 32 to match size of target (14) File: D:/FPGA_MiniProject/sineGen.v Line: 41
Warning (10230): Verilog HDL assignment warning at sineGen.v(42): truncated value with size 32 to match size of target (14) File: D:/FPGA_MiniProject/sineGen.v Line: 42
Warning (10230): Verilog HDL assignment warning at sineGen.v(43): truncated value with size 32 to match size of target (14) File: D:/FPGA_MiniProject/sineGen.v Line: 43
Warning (10230): Verilog HDL assignment warning at sineGen.v(44): truncated value with size 32 to match size of target (14) File: D:/FPGA_MiniProject/sineGen.v Line: 44
Warning (10230): Verilog HDL assignment warning at sineGen.v(45): truncated value with size 32 to match size of target (14) File: D:/FPGA_MiniProject/sineGen.v Line: 45
Warning (10230): Verilog HDL assignment warning at sineGen.v(51): truncated value with size 32 to match size of target (14) File: D:/FPGA_MiniProject/sineGen.v Line: 51
Warning (10030): Net "sine.data_a" at sineGen.v(9) has no driver or initial value, using a default initial value '0' File: D:/FPGA_MiniProject/sineGen.v Line: 9
Warning (10030): Net "sine.waddr_a" at sineGen.v(9) has no driver or initial value, using a default initial value '0' File: D:/FPGA_MiniProject/sineGen.v Line: 9
Warning (10030): Net "sine.we_a" at sineGen.v(9) has no driver or initial value, using a default initial value '0' File: D:/FPGA_MiniProject/sineGen.v Line: 9
Info (12128): Elaborating entity "VGA_IP_Top" for hierarchy "VGA_IP_Top:VGA" File: D:/FPGA_MiniProject/FPGA_MiniProject.v Line: 59
Info (12128): Elaborating entity "hsync" for hierarchy "VGA_IP_Top:VGA|hsync:hs" File: D:/FPGA_MiniProject/VGA_IP_Top.v Line: 30
Warning (10230): Verilog HDL assignment warning at VGA_IP.v(53): truncated value with size 32 to match size of target (11) File: D:/FPGA_MiniProject/VGA_IP.v Line: 53
Info (12128): Elaborating entity "vsync" for hierarchy "VGA_IP_Top:VGA|vsync:vs" File: D:/FPGA_MiniProject/VGA_IP_Top.v Line: 36
Warning (10230): Verilog HDL assignment warning at VGA_IP.v(13): truncated value with size 32 to match size of target (11) File: D:/FPGA_MiniProject/VGA_IP.v Line: 13
Info (12128): Elaborating entity "gridandwave" for hierarchy "VGA_IP_Top:VGA|gridandwave:gaw" File: D:/FPGA_MiniProject/VGA_IP_Top.v Line: 58
Warning (10230): Verilog HDL assignment warning at VGA_IP.v(144): truncated value with size 20 to match size of target (11) File: D:/FPGA_MiniProject/VGA_IP.v Line: 144
Warning (10230): Verilog HDL assignment warning at VGA_IP.v(145): truncated value with size 20 to match size of target (11) File: D:/FPGA_MiniProject/VGA_IP.v Line: 145
Warning (10230): Verilog HDL assignment warning at VGA_IP.v(155): truncated value with size 32 to match size of target (20) File: D:/FPGA_MiniProject/VGA_IP.v Line: 155
Warning (10230): Verilog HDL assignment warning at VGA_IP.v(288): truncated value with size 32 to match size of target (20) File: D:/FPGA_MiniProject/VGA_IP.v Line: 288
Warning (10230): Verilog HDL assignment warning at VGA_IP.v(291): truncated value with size 32 to match size of target (8) File: D:/FPGA_MiniProject/VGA_IP.v Line: 291
Warning (10230): Verilog HDL assignment warning at VGA_IP.v(292): truncated value with size 32 to match size of target (8) File: D:/FPGA_MiniProject/VGA_IP.v Line: 292
Warning (10230): Verilog HDL assignment warning at VGA_IP.v(293): truncated value with size 32 to match size of target (8) File: D:/FPGA_MiniProject/VGA_IP.v Line: 293
Info (12128): Elaborating entity "Sample" for hierarchy "Sample:sample" File: D:/FPGA_MiniProject/FPGA_MiniProject.v Line: 67
Warning (10036): Verilog HDL or VHDL warning at Sample_IP.v(15): object "outputcounter" assigned a value but never read File: D:/FPGA_MiniProject/Sample_IP.v Line: 15
Warning (10036): Verilog HDL or VHDL warning at Sample_IP.v(17): object "randomreg1" assigned a value but never read File: D:/FPGA_MiniProject/Sample_IP.v Line: 17
Warning (10036): Verilog HDL or VHDL warning at Sample_IP.v(18): object "randomreg2" assigned a value but never read File: D:/FPGA_MiniProject/Sample_IP.v Line: 18
Warning (10230): Verilog HDL assignment warning at Sample_IP.v(45): truncated value with size 32 to match size of target (14) File: D:/FPGA_MiniProject/Sample_IP.v Line: 45
Warning (10230): Verilog HDL assignment warning at Sample_IP.v(46): truncated value with size 32 to match size of target (14) File: D:/FPGA_MiniProject/Sample_IP.v Line: 46
Warning (10230): Verilog HDL assignment warning at Sample_IP.v(50): truncated value with size 32 to match size of target (14) File: D:/FPGA_MiniProject/Sample_IP.v Line: 50
Warning (10230): Verilog HDL assignment warning at Sample_IP.v(51): truncated value with size 32 to match size of target (14) File: D:/FPGA_MiniProject/Sample_IP.v Line: 51
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer Mux0 File: D:/FPGA_MiniProject/FPGA_MiniProject.v Line: 33
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "sine_wave_gen:testWave|sine" is uninferred due to inappropriate RAM size File: D:/FPGA_MiniProject/sineGen.v Line: 9
Critical Warning (127005): Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File "D:/FPGA_MiniProject/db/FPGA_MiniProject.ram0_sine_wave_gen_630b7358.hdl.mif" -- setting initial value for remaining addresses to 0
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Sample:sample|sampleData_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 14
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 801
        Info (286033): Parameter WIDTH_B set to 14
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 801
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "Sample:sample|altsyncram:sampleData_rtl_0"
Info (12133): Instantiated megafunction "Sample:sample|altsyncram:sampleData_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "14"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "801"
    Info (12134): Parameter "WIDTH_B" = "14"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "801"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u8n1.tdf
    Info (12023): Found entity 1: altsyncram_u8n1 File: D:/FPGA_MiniProject/db/altsyncram_u8n1.tdf Line: 27
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file D:/FPGA_MiniProject/output_files/FPGA_MiniProject.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clockTest[2]" File: D:/FPGA_MiniProject/FPGA_MiniProject.v Line: 13
Info (21057): Implemented 324 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 27 output pins
    Info (21061): Implemented 275 logic cells
    Info (21064): Implemented 14 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings
    Info: Peak virtual memory: 4875 megabytes
    Info: Processing ended: Mon Apr 22 21:10:05 2019
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:29


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/FPGA_MiniProject/output_files/FPGA_MiniProject.map.smsg.


