INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/impl/timing/xsim/top_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer
INFO: [VRFC 10-311] analyzing module LED_decoder
INFO: [VRFC 10-311] analyzing module Serializer
INFO: [VRFC 10-311] analyzing module Synchronizer
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module memory_block
INFO: [VRFC 10-311] analyzing module memory_block_HD2
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module memory_block_bindec
INFO: [VRFC 10-311] analyzing module memory_block_bindec_HD7
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_generic_cstr_HD6
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_mux_HD8
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width_HD9
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized0_HD31
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized10_HD13
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized11_HD15
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized12_HD17
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized13_HD19
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized14_HD21
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized15_HD23
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized16_HD25
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized17_HD27
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized18_HD29
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized19_HD33
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized1_HD53
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized20_HD35
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized21_HD37
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized22
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized22_HD39
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized23
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized23_HD41
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized24
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized24_HD43
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized25
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized25_HD45
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized26
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized26_HD47
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized27
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized27_HD49
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized28
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized28_HD51
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized29
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized29_HD55
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized2_HD75
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized30
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized30_HD57
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized31
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized31_HD59
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized32
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized32_HD61
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized33
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized33_HD63
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized34
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized34_HD65
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized35
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized35_HD67
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized36
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized36_HD69
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized37
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized37_HD71
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized38
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized38_HD73
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized39
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized39_HD77
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized3_HD97
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized40
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized40_HD79
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized41
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized41_HD81
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized42
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized42_HD83
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized43
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized43_HD85
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized44
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized44_HD87
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized45
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized45_HD89
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized46
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized46_HD91
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized47
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized47_HD93
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized48
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized48_HD95
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized49
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized49_HD99
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized4_HD103
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized50
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized50_HD101
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized5_HD105
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized6_HD107
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized7_HD109
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized8_HD111
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized9_HD11
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper_HD10
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized0_HD32
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized10
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized10_HD14
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized11
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized11_HD16
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized12
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized12_HD18
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized13
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized13_HD20
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized14
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized14_HD22
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized15
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized15_HD24
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized16
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized16_HD26
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized17
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized17_HD28
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized18
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized18_HD30
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized19
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized19_HD34
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized1_HD54
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized20
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized20_HD36
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized21
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized21_HD38
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized22
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized22_HD40
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized23
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized23_HD42
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized24
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized24_HD44
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized25
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized25_HD46
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized26
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized26_HD48
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized27
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized27_HD50
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized28
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized28_HD52
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized29
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized29_HD56
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized2_HD76
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized30
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized30_HD58
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized31
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized31_HD60
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized32
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized32_HD62
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized33
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized33_HD64
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized34
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized34_HD66
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized35
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized35_HD68
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized36
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized36_HD70
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized37
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized37_HD72
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized38
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized38_HD74
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized39
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized39_HD78
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized3_HD98
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized40
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized40_HD80
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized41
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized41_HD82
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized42
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized42_HD84
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized43
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized43_HD86
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized44
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized44_HD88
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized45
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized45_HD90
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized46
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized46_HD92
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized47
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized47_HD94
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized48
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized48_HD96
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized49
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized49_HD100
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized4_HD104
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized50
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized50_HD102
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized5_HD106
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized6_HD108
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized7_HD110
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized8
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized8_HD112
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized9
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized9_HD12
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_top_HD5
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_v8_4_4_HD3
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_v8_4_4_synth_HD4
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Serializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/timer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/LED_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Synchronizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/controller_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/sim_post_imp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'top_tb' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/sim_post_imp.sv:23]
