

================================================================
== Vitis HLS Report for 'substring'
================================================================
* Date:           Sun Jun 23 03:45:57 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        substring
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.956 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    98343|    98343|  0.492 ms|  0.492 ms|  98344|  98344|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------+--------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                       |                                            |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                        Instance                       |                   Module                   |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +-------------------------------------------------------+--------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82    |substring_Pipeline_loop_0_VITIS_LOOP_31_1   |    12292|    12292|  61.460 us|  61.460 us|  12292|  12292|       no|
        |grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91    |substring_Pipeline_loop_1_VITIS_LOOP_49_2   |    12292|    12292|  61.460 us|  61.460 us|  12292|  12292|       no|
        |grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100   |substring_Pipeline_loop_2_VITIS_LOOP_67_3   |    12292|    12292|  61.460 us|  61.460 us|  12292|  12292|       no|
        |grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109   |substring_Pipeline_loop_3_VITIS_LOOP_85_4   |    12292|    12292|  61.460 us|  61.460 us|  12292|  12292|       no|
        |grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118  |substring_Pipeline_loop_4_VITIS_LOOP_103_5  |    12292|    12292|  61.460 us|  61.460 us|  12292|  12292|       no|
        |grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127  |substring_Pipeline_loop_5_VITIS_LOOP_121_6  |    12292|    12292|  61.460 us|  61.460 us|  12292|  12292|       no|
        |grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136  |substring_Pipeline_loop_6_VITIS_LOOP_139_7  |    12292|    12292|  61.460 us|  61.460 us|  12292|  12292|       no|
        |grp_substring_Pipeline_loop_7_VITIS_LOOP_157_8_fu_145  |substring_Pipeline_loop_7_VITIS_LOOP_157_8  |    12283|    12283|  61.415 us|  61.415 us|  12283|  12283|       no|
        +-------------------------------------------------------+--------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%s_7_18_loc = alloca i64 1"   --->   Operation 18 'alloca' 's_7_18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%s_6_17_loc = alloca i64 1"   --->   Operation 19 'alloca' 's_6_17_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%s_5_16_loc = alloca i64 1"   --->   Operation 20 'alloca' 's_5_16_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%s_4_15_loc = alloca i64 1"   --->   Operation 21 'alloca' 's_4_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%s_3_14_loc = alloca i64 1"   --->   Operation 22 'alloca' 's_3_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%s_2_13_loc = alloca i64 1"   --->   Operation 23 'alloca' 's_2_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%s_1_12_loc = alloca i64 1"   --->   Operation 24 'alloca' 's_1_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%s_0_11_loc = alloca i64 1"   --->   Operation 25 'alloca' 's_0_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (0.00ns)   --->   "%call_ln0 = call void @substring_Pipeline_loop_0_VITIS_LOOP_31_1, i32 %str_0, i32 %str_1, i32 %s_0_11_loc"   --->   Operation 26 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 27 [1/2] (0.00ns)   --->   "%call_ln0 = call void @substring_Pipeline_loop_0_VITIS_LOOP_31_1, i32 %str_0, i32 %str_1, i32 %s_0_11_loc"   --->   Operation 27 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 28 [2/2] (0.00ns)   --->   "%call_ln0 = call void @substring_Pipeline_loop_1_VITIS_LOOP_49_2, i32 %str_1, i32 %str_2, i32 %s_1_12_loc"   --->   Operation 28 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln0 = call void @substring_Pipeline_loop_1_VITIS_LOOP_49_2, i32 %str_1, i32 %str_2, i32 %s_1_12_loc"   --->   Operation 29 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 30 [2/2] (0.00ns)   --->   "%call_ln0 = call void @substring_Pipeline_loop_2_VITIS_LOOP_67_3, i32 %str_2, i32 %str_3, i32 %s_2_13_loc"   --->   Operation 30 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln0 = call void @substring_Pipeline_loop_2_VITIS_LOOP_67_3, i32 %str_2, i32 %str_3, i32 %s_2_13_loc"   --->   Operation 31 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 32 [2/2] (0.00ns)   --->   "%call_ln0 = call void @substring_Pipeline_loop_3_VITIS_LOOP_85_4, i32 %str_3, i32 %str_4, i32 %s_3_14_loc"   --->   Operation 32 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 33 [1/2] (0.00ns)   --->   "%call_ln0 = call void @substring_Pipeline_loop_3_VITIS_LOOP_85_4, i32 %str_3, i32 %str_4, i32 %s_3_14_loc"   --->   Operation 33 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 34 [2/2] (0.00ns)   --->   "%call_ln0 = call void @substring_Pipeline_loop_4_VITIS_LOOP_103_5, i32 %str_4, i32 %str_5, i32 %s_4_15_loc"   --->   Operation 34 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 35 [1/2] (0.00ns)   --->   "%call_ln0 = call void @substring_Pipeline_loop_4_VITIS_LOOP_103_5, i32 %str_4, i32 %str_5, i32 %s_4_15_loc"   --->   Operation 35 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 36 [2/2] (0.00ns)   --->   "%call_ln0 = call void @substring_Pipeline_loop_5_VITIS_LOOP_121_6, i32 %str_5, i32 %str_6, i32 %s_5_16_loc"   --->   Operation 36 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 37 [1/2] (0.00ns)   --->   "%call_ln0 = call void @substring_Pipeline_loop_5_VITIS_LOOP_121_6, i32 %str_5, i32 %str_6, i32 %s_5_16_loc"   --->   Operation 37 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 38 [2/2] (0.00ns)   --->   "%call_ln0 = call void @substring_Pipeline_loop_6_VITIS_LOOP_139_7, i32 %str_6, i32 %str_7, i32 %s_6_17_loc"   --->   Operation 38 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 39 [1/2] (0.00ns)   --->   "%call_ln0 = call void @substring_Pipeline_loop_6_VITIS_LOOP_139_7, i32 %str_6, i32 %str_7, i32 %s_6_17_loc"   --->   Operation 39 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 40 [2/2] (0.00ns)   --->   "%call_ln0 = call void @substring_Pipeline_loop_7_VITIS_LOOP_157_8, i32 %str_7, i32 %s_7_18_loc"   --->   Operation 40 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 41 [1/2] (0.00ns)   --->   "%call_ln0 = call void @substring_Pipeline_loop_7_VITIS_LOOP_157_8, i32 %str_7, i32 %s_7_18_loc"   --->   Operation 41 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 2.95>
ST_17 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 43 [1/1] (0.00ns)   --->   "%spectopmodule_ln14 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [HLS-benchmarks/Inter-Block/substring/substring.cpp:14]   --->   Operation 43 'spectopmodule' 'spectopmodule_ln14' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %str_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %str_0"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %str_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %str_1"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %str_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %str_2"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %str_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %str_3"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %str_4, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %str_4"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %str_5, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %str_5"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %str_6, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %str_6"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %str_7, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %str_7"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 60 [1/1] (0.00ns)   --->   "%s_0_11_loc_load = load i32 %s_0_11_loc"   --->   Operation 60 'load' 's_0_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 61 [1/1] (0.00ns)   --->   "%s_1_12_loc_load = load i32 %s_1_12_loc"   --->   Operation 61 'load' 's_1_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 62 [1/1] (0.00ns)   --->   "%s_2_13_loc_load = load i32 %s_2_13_loc"   --->   Operation 62 'load' 's_2_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 63 [1/1] (0.00ns)   --->   "%s_3_14_loc_load = load i32 %s_3_14_loc"   --->   Operation 63 'load' 's_3_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 64 [1/1] (0.00ns)   --->   "%s_4_15_loc_load = load i32 %s_4_15_loc"   --->   Operation 64 'load' 's_4_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 65 [1/1] (0.00ns)   --->   "%s_5_16_loc_load = load i32 %s_5_16_loc"   --->   Operation 65 'load' 's_5_16_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 66 [1/1] (0.00ns)   --->   "%s_6_17_loc_load = load i32 %s_6_17_loc"   --->   Operation 66 'load' 's_6_17_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 67 [1/1] (0.00ns)   --->   "%s_7_18_loc_load = load i32 %s_7_18_loc"   --->   Operation 67 'load' 's_7_18_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 68 [1/1] (1.14ns)   --->   "%add_ln168 = add i32 %s_1_12_loc_load, i32 %s_0_11_loc_load" [HLS-benchmarks/Inter-Block/substring/substring.cpp:168]   --->   Operation 68 'add' 'add_ln168' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 69 [1/1] (1.14ns)   --->   "%add_ln168_1 = add i32 %s_2_13_loc_load, i32 %s_3_14_loc_load" [HLS-benchmarks/Inter-Block/substring/substring.cpp:168]   --->   Operation 69 'add' 'add_ln168_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 70 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln168_2 = add i32 %add_ln168_1, i32 %add_ln168" [HLS-benchmarks/Inter-Block/substring/substring.cpp:168]   --->   Operation 70 'add' 'add_ln168_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 71 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln168_3 = add i32 %s_4_15_loc_load, i32 %s_5_16_loc_load" [HLS-benchmarks/Inter-Block/substring/substring.cpp:168]   --->   Operation 71 'add' 'add_ln168_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 72 [1/1] (1.14ns)   --->   "%add_ln168_4 = add i32 %s_6_17_loc_load, i32 %s_7_18_loc_load" [HLS-benchmarks/Inter-Block/substring/substring.cpp:168]   --->   Operation 72 'add' 'add_ln168_4' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 73 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln168_5 = add i32 %add_ln168_4, i32 %add_ln168_3" [HLS-benchmarks/Inter-Block/substring/substring.cpp:168]   --->   Operation 73 'add' 'add_ln168_5' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 74 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln168_6 = add i32 %add_ln168_5, i32 %add_ln168_2" [HLS-benchmarks/Inter-Block/substring/substring.cpp:168]   --->   Operation 74 'add' 'add_ln168_6' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 75 [1/1] (0.00ns)   --->   "%ret_ln168 = ret i32 %add_ln168_6" [HLS-benchmarks/Inter-Block/substring/substring.cpp:168]   --->   Operation 75 'ret' 'ret_ln168' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ str_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ str_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ str_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ str_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ str_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ str_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ str_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ str_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
s_7_18_loc         (alloca       ) [ 001111111111111111]
s_6_17_loc         (alloca       ) [ 001111111111111111]
s_5_16_loc         (alloca       ) [ 001111111111111111]
s_4_15_loc         (alloca       ) [ 001111111111111111]
s_3_14_loc         (alloca       ) [ 001111111111111111]
s_2_13_loc         (alloca       ) [ 001111111111111111]
s_1_12_loc         (alloca       ) [ 001111111111111111]
s_0_11_loc         (alloca       ) [ 011111111111111111]
call_ln0           (call         ) [ 000000000000000000]
call_ln0           (call         ) [ 000000000000000000]
call_ln0           (call         ) [ 000000000000000000]
call_ln0           (call         ) [ 000000000000000000]
call_ln0           (call         ) [ 000000000000000000]
call_ln0           (call         ) [ 000000000000000000]
call_ln0           (call         ) [ 000000000000000000]
call_ln0           (call         ) [ 000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000000000000000]
spectopmodule_ln14 (spectopmodule) [ 000000000000000000]
specinterface_ln0  (specinterface) [ 000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000000000000000]
specinterface_ln0  (specinterface) [ 000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000000000000000]
specinterface_ln0  (specinterface) [ 000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000000000000000]
specinterface_ln0  (specinterface) [ 000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000000000000000]
specinterface_ln0  (specinterface) [ 000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000000000000000]
specinterface_ln0  (specinterface) [ 000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000000000000000]
specinterface_ln0  (specinterface) [ 000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000000000000000]
specinterface_ln0  (specinterface) [ 000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000000000000000]
s_0_11_loc_load    (load         ) [ 000000000000000000]
s_1_12_loc_load    (load         ) [ 000000000000000000]
s_2_13_loc_load    (load         ) [ 000000000000000000]
s_3_14_loc_load    (load         ) [ 000000000000000000]
s_4_15_loc_load    (load         ) [ 000000000000000000]
s_5_16_loc_load    (load         ) [ 000000000000000000]
s_6_17_loc_load    (load         ) [ 000000000000000000]
s_7_18_loc_load    (load         ) [ 000000000000000000]
add_ln168          (add          ) [ 000000000000000000]
add_ln168_1        (add          ) [ 000000000000000000]
add_ln168_2        (add          ) [ 000000000000000000]
add_ln168_3        (add          ) [ 000000000000000000]
add_ln168_4        (add          ) [ 000000000000000000]
add_ln168_5        (add          ) [ 000000000000000000]
add_ln168_6        (add          ) [ 000000000000000000]
ret_ln168          (ret          ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="str_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="str_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="str_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="str_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="str_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="str_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="str_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="str_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="str_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="str_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="str_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="str_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="str_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="str_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="str_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="str_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="substring_Pipeline_loop_0_VITIS_LOOP_31_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="substring_Pipeline_loop_1_VITIS_LOOP_49_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="substring_Pipeline_loop_2_VITIS_LOOP_67_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="substring_Pipeline_loop_3_VITIS_LOOP_85_4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="substring_Pipeline_loop_4_VITIS_LOOP_103_5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="substring_Pipeline_loop_5_VITIS_LOOP_121_6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="substring_Pipeline_loop_6_VITIS_LOOP_139_7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="substring_Pipeline_loop_7_VITIS_LOOP_157_8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="s_7_18_loc_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_7_18_loc/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="s_6_17_loc_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_6_17_loc/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="s_5_16_loc_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_5_16_loc/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="s_4_15_loc_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_4_15_loc/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="s_3_14_loc_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_3_14_loc/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="s_2_13_loc_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_2_13_loc/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="s_1_12_loc_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_1_12_loc/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="s_0_11_loc_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_0_11_loc/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="0" index="2" bw="32" slack="0"/>
<pin id="86" dir="0" index="3" bw="32" slack="0"/>
<pin id="87" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="0" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="0"/>
<pin id="94" dir="0" index="2" bw="32" slack="0"/>
<pin id="95" dir="0" index="3" bw="32" slack="2"/>
<pin id="96" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="0" index="2" bw="32" slack="0"/>
<pin id="104" dir="0" index="3" bw="32" slack="4"/>
<pin id="105" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="0" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="0"/>
<pin id="112" dir="0" index="2" bw="32" slack="0"/>
<pin id="113" dir="0" index="3" bw="32" slack="6"/>
<pin id="114" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="0" index="2" bw="32" slack="0"/>
<pin id="122" dir="0" index="3" bw="32" slack="8"/>
<pin id="123" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/9 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="0" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="0"/>
<pin id="130" dir="0" index="2" bw="32" slack="0"/>
<pin id="131" dir="0" index="3" bw="32" slack="10"/>
<pin id="132" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/11 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="32" slack="0"/>
<pin id="140" dir="0" index="3" bw="32" slack="12"/>
<pin id="141" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/13 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_substring_Pipeline_loop_7_VITIS_LOOP_157_8_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="0" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="0"/>
<pin id="148" dir="0" index="2" bw="32" slack="14"/>
<pin id="149" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/15 "/>
</bind>
</comp>

<comp id="152" class="1004" name="s_0_11_loc_load_load_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="16"/>
<pin id="154" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_0_11_loc_load/17 "/>
</bind>
</comp>

<comp id="155" class="1004" name="s_1_12_loc_load_load_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="16"/>
<pin id="157" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_1_12_loc_load/17 "/>
</bind>
</comp>

<comp id="158" class="1004" name="s_2_13_loc_load_load_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="16"/>
<pin id="160" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_2_13_loc_load/17 "/>
</bind>
</comp>

<comp id="161" class="1004" name="s_3_14_loc_load_load_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="16"/>
<pin id="163" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_3_14_loc_load/17 "/>
</bind>
</comp>

<comp id="164" class="1004" name="s_4_15_loc_load_load_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="16"/>
<pin id="166" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_4_15_loc_load/17 "/>
</bind>
</comp>

<comp id="167" class="1004" name="s_5_16_loc_load_load_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="16"/>
<pin id="169" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_5_16_loc_load/17 "/>
</bind>
</comp>

<comp id="170" class="1004" name="s_6_17_loc_load_load_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="16"/>
<pin id="172" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_6_17_loc_load/17 "/>
</bind>
</comp>

<comp id="173" class="1004" name="s_7_18_loc_load_load_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="16"/>
<pin id="175" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_7_18_loc_load/17 "/>
</bind>
</comp>

<comp id="176" class="1004" name="add_ln168_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln168/17 "/>
</bind>
</comp>

<comp id="182" class="1004" name="add_ln168_1_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln168_1/17 "/>
</bind>
</comp>

<comp id="188" class="1004" name="add_ln168_2_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln168_2/17 "/>
</bind>
</comp>

<comp id="194" class="1004" name="add_ln168_3_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln168_3/17 "/>
</bind>
</comp>

<comp id="200" class="1004" name="add_ln168_4_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln168_4/17 "/>
</bind>
</comp>

<comp id="206" class="1004" name="add_ln168_5_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln168_5/17 "/>
</bind>
</comp>

<comp id="212" class="1004" name="add_ln168_6_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln168_6/17 "/>
</bind>
</comp>

<comp id="218" class="1005" name="s_7_18_loc_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="14"/>
<pin id="220" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="s_7_18_loc "/>
</bind>
</comp>

<comp id="224" class="1005" name="s_6_17_loc_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="12"/>
<pin id="226" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="s_6_17_loc "/>
</bind>
</comp>

<comp id="230" class="1005" name="s_5_16_loc_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="10"/>
<pin id="232" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="s_5_16_loc "/>
</bind>
</comp>

<comp id="236" class="1005" name="s_4_15_loc_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="8"/>
<pin id="238" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="s_4_15_loc "/>
</bind>
</comp>

<comp id="242" class="1005" name="s_3_14_loc_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="6"/>
<pin id="244" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="s_3_14_loc "/>
</bind>
</comp>

<comp id="248" class="1005" name="s_2_13_loc_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="4"/>
<pin id="250" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="s_2_13_loc "/>
</bind>
</comp>

<comp id="254" class="1005" name="s_1_12_loc_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="2"/>
<pin id="256" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="s_1_12_loc "/>
</bind>
</comp>

<comp id="260" class="1005" name="s_0_11_loc_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="s_0_11_loc "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="16" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="16" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="16" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="16" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="16" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="16" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="16" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="88"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="90"><net_src comp="2" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="97"><net_src comp="20" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="98"><net_src comp="2" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="91" pin=2"/></net>

<net id="106"><net_src comp="22" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="108"><net_src comp="6" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="115"><net_src comp="24" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="116"><net_src comp="6" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="109" pin=2"/></net>

<net id="124"><net_src comp="26" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="126"><net_src comp="10" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="133"><net_src comp="28" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="134"><net_src comp="10" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="135"><net_src comp="12" pin="0"/><net_sink comp="127" pin=2"/></net>

<net id="142"><net_src comp="30" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="12" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="144"><net_src comp="14" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="150"><net_src comp="32" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="14" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="180"><net_src comp="155" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="152" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="158" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="161" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="182" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="176" pin="2"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="164" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="167" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="170" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="173" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="200" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="194" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="206" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="188" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="221"><net_src comp="50" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="223"><net_src comp="218" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="227"><net_src comp="54" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="136" pin=3"/></net>

<net id="229"><net_src comp="224" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="233"><net_src comp="58" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="127" pin=3"/></net>

<net id="235"><net_src comp="230" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="239"><net_src comp="62" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="118" pin=3"/></net>

<net id="241"><net_src comp="236" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="245"><net_src comp="66" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="109" pin=3"/></net>

<net id="247"><net_src comp="242" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="251"><net_src comp="70" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="100" pin=3"/></net>

<net id="253"><net_src comp="248" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="257"><net_src comp="74" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="91" pin=3"/></net>

<net id="259"><net_src comp="254" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="263"><net_src comp="78" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="82" pin=3"/></net>

<net id="265"><net_src comp="260" pin="1"/><net_sink comp="152" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: substring : str_0 | {1 2 }
	Port: substring : str_1 | {1 2 3 4 }
	Port: substring : str_2 | {3 4 5 6 }
	Port: substring : str_3 | {5 6 7 8 }
	Port: substring : str_4 | {7 8 9 10 }
	Port: substring : str_5 | {9 10 11 12 }
	Port: substring : str_6 | {11 12 13 14 }
	Port: substring : str_7 | {13 14 15 16 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		add_ln168 : 1
		add_ln168_1 : 1
		add_ln168_2 : 2
		add_ln168_3 : 1
		add_ln168_4 : 1
		add_ln168_5 : 2
		add_ln168_6 : 3
		ret_ln168 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------|---------|---------|---------|
| Operation|                    Functional Unit                    |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------|---------|---------|---------|
|          |  grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82  |   0.92  |   182   |   382   |
|          |  grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91  |   0.92  |   182   |   382   |
|          |  grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100 |   0.92  |   182   |   382   |
|   call   |  grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109 |   0.92  |   182   |   382   |
|          | grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118 |   0.92  |   182   |   382   |
|          | grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127 |   0.92  |   182   |   382   |
|          | grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136 |   0.92  |   182   |   382   |
|          | grp_substring_Pipeline_loop_7_VITIS_LOOP_157_8_fu_145 |   0.46  |   186   |   338   |
|----------|-------------------------------------------------------|---------|---------|---------|
|          |                    add_ln168_fu_176                   |    0    |    0    |    39   |
|          |                   add_ln168_1_fu_182                  |    0    |    0    |    39   |
|          |                   add_ln168_2_fu_188                  |    0    |    0    |    32   |
|    add   |                   add_ln168_3_fu_194                  |    0    |    0    |    32   |
|          |                   add_ln168_4_fu_200                  |    0    |    0    |    39   |
|          |                   add_ln168_5_fu_206                  |    0    |    0    |    32   |
|          |                   add_ln168_6_fu_212                  |    0    |    0    |    32   |
|----------|-------------------------------------------------------|---------|---------|---------|
|   Total  |                                                       |   6.9   |   1460  |   3257  |
|----------|-------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|s_0_11_loc_reg_260|   32   |
|s_1_12_loc_reg_254|   32   |
|s_2_13_loc_reg_248|   32   |
|s_3_14_loc_reg_242|   32   |
|s_4_15_loc_reg_236|   32   |
|s_5_16_loc_reg_230|   32   |
|s_6_17_loc_reg_224|   32   |
|s_7_18_loc_reg_218|   32   |
+------------------+--------+
|       Total      |   256  |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    6   |  1460  |  3257  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   256  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |  1716  |  3257  |
+-----------+--------+--------+--------+
