# mips32-pipelined-processor
5-stage pipelined MIPS32 processor implemented in Verilog
