<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>GICD_ICFGR&lt;n&gt;E</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">GICD_ICFGR&lt;n&gt;E, Interrupt Configuration Registers (Extended SPI Range), n =
      0 - 63</h1><p>The GICD_ICFGR&lt;n&gt;E characteristics are:</p><h2>Purpose</h2>
        <p>Determines whether the corresponding SPI in the extended SPI range is edge-triggered or level-sensitive.</p>
      <h2>Configuration</h2><p>RW fields in this register reset to architecturally <span class="arm-defined-word">UNKNOWN</span> values.</p><p>This register is present only
    when GIC, &gt;=3.1 is implemented.
      
    Otherwise, direct accesses to GICD_ICFGR&lt;n&gt;E are <span class="arm-defined-word">RES0</span>.</p>
        <p>When GICD_TYPER.ESPI==0, these registers are <span class="arm-defined-word">RES0</span>.</p>

      
        <p>When GICD_TYPER.ESPI==1, the number of implemented GICD_ICFGR&lt;n&gt;E registers is ((GICD_TYPER.ESPI_range+1)*2). Registers are numbered from 0.</p>
      <h2>Attributes</h2>
            <p>GICD_ICFGR&lt;n&gt;E is a 32-bit register.</p>
          <h2>Field descriptions</h2><p>The GICD_ICFGR&lt;n&gt;E bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#Int_config&lt;x&gt;_31">Int_config&lt;x&gt;, bits [2x+1:2x], for x = 0 to 15</a></td></tr></tbody></table><div class="text_before_fields">
      
  

    </div><h4 id="Int_config&lt;x&gt;_31">Int_config&lt;x&gt;, bits [2x+1:2x], for x = 0 to 15</h4>
          
  <p>Indicates whether the interrupt with ID 16n + x is level-sensitive or edge-triggered.</p>
<p>Int_config[0] (bit[2x]) is <span class="arm-defined-word">RES0</span>.</p>
<p>Possible values of Int_config[1] (bit[2x+1]) are:</p>

        <table class="valuetable"><tr><th>Int_config&lt;x&gt;</th><th>Meaning</th></tr><tr><td class="bitfield">0b00</td><td>
  <p>Corresponding interrupt is level-sensitive.</p>
</td></tr><tr><td class="bitfield">0b01</td><td>
  <p>Corresponding interrupt is edge-triggered.</p>
</td></tr></table><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><div class="text_after_fields">
    
  

    </div><h2>Accessing the GICD_ICFGR&lt;n&gt;E</h2>
        <p>When affinity routing is not enabled for the Security state of an interrupt in GICD_ICFGR&lt;n&gt;E, the corresponding bit is <span class="arm-defined-word">RES0</span>.</p>

      
        <p>When <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.DS==0, a register bit that corresponds to a Group 0 or Secure Group 1 interrupt is RAZ/WI to Non-secure accesses.</p>

      
        <p>Bits corresponding to unimplemented interrupts are RAZ/WI.</p>
      <h4>GICD_ICFGR&lt;n&gt;E can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Offset</th><th>Instance</th></tr><tr><td>GIC Distributor</td><td><span class="hexnumber">0x3000</span> + 4n</td><td>GICD_ICFGR&lt;n&gt;E</td></tr></table><p>This interface is accessible as follows:</p><ul><li>When GICD_CTLR.DS == 0b0
            accesses to this register are <span class="access_level">RW</span>.
          </li><li>When IsAccessSecure()
            accesses to this register are <span class="access_level">RW</span>.
          </li><li>When !IsAccessSecure()
            accesses to this register are <span class="access_level">RW</span>.
          </li></ul><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">27/09/2019 18:48; 6134483bd14dc8c12a99c984cbfe3431cc1c9707</p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
