// Seed: 556790354
module module_0;
  generate
  endgenerate
endmodule
module module_1;
  wire id_2, id_3;
  wire id_4 = id_4;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri  id_0,
    inout  wand id_1,
    input  tri  id_2,
    output wor  id_3,
    input  wire id_4
);
  wire id_6;
  module_0 modCall_1 ();
endmodule
module module_3 (
    input tri id_0
);
  assign id_2 = -1;
  wand id_3;
  tri0 id_4;
  wire id_5;
  tri  id_6;
  assign id_2 = id_4;
  tri1 id_7;
  wand id_8, id_9;
  assign id_7 = id_2;
  assign id_2 = id_3;
  wire id_10;
  assign id_3.id_10 = id_2;
  uwire id_11, id_12, id_13;
  wire id_14;
  wire id_15;
  wire id_16;
  wire id_17;
  wire id_18;
  always id_6 = id_9;
  genvar id_19;
  wire id_20;
  module_0 modCall_1 ();
  assign id_7 = id_3;
  assign id_6 = 1;
  id_21(
      ~id_12
  );
endmodule
