var areaJSON='{"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[16.2286, 10.7591, 6.51763, 11.6732, 0], "total":[11789, 14283, 60, 0], "name":"Kernel System", "max_resources":[109572, 219144, 514, 112], "children":[{"name":"Board interface", "type":"resource", "data":[2160, 1908, 20, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}, {"name":"Global interconnect", "type":"resource", "data":[6577, 8915, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"https://www.altera.com/documentation/mwh1391807516407.html#hnj1476724450050"}]}]}, {"name":"vector_add", "compute_units":1, "type":"function", "total_percent":[4.08205, 2.78538, 1.57887, 7.7821, 0], "total_kernel_resources":[3052, 3460, 40, 0], "details":[{"type":"text", "text":"Number of compute units: 1"}], "children":[{"name":"Function overhead", "type":"resource", "data":[1574, 1505, 0, 0], "details":[{"type":"text", "text":"Kernel dispatch logic."}]}, {"name":"vector_add.B0", "type":"basicblock", "children":[{"name":"Computation", "type":"resource", "children":[{"name":"hello_world.cl:7", "type":"resource", "data":[1478, 1955, 40, 0], "debug":[[{"filename":"/home/diego/vitis_opencl/altera_test/hello_world.cl", "line":7}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[636, 662, 26, 0], "details":[{"type":"text", "text":"Load uses a Streaming LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[809, 1293, 14, 0], "details":[{"type":"text", "text":"Store uses a Streaming LSU"}]}], "replace_name":"true"}]}]}]}]}';
var area_srcJSON='{"max_resources":[109572,219144,514,112],"name":"Kernel System","children":[{"name":"Board interface","type":"resource","data":[2160,1908,20,0],"details":[{"text":"Platform interface logic.","type":"text"}]},{"name":"Global interconnect","type":"resource","data":[6577,8915,0,0],"details":[{"text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"See %L for more information","type":"text","links":[{"link":"https://www.altera.com/documentation/mwh1391807516407.html#hnj1476724450050","guide":"Best Practices Guide : Global Memory Interconnect"}]}]},{"name":"vector_add","total_kernel_resources":[3052,3460,40,0],"type":"function","total_percent":[4.08205,2.78538,1.57887,7.7821,0],"children":[{"detail":[{"text":"Feedback + Cluster logic","type":"text"}],"name":"Data control overhead","type":"resource","data":[0,0,0,0]},{"name":"Function overhead","type":"resource","data":[1574,1505,0,0],"details":[{"text":"Kernel dispatch logic.","type":"text"}]},{"name":"/home/diego/vitis_opencl/altera_test/hello_world.cl:7","debug":[[{"filename":"/home/diego/vitis_opencl/altera_test/hello_world.cl","line":7}]],"replace_name":"true","type":"resource","data":[1478,1955,40,0],"children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/home/diego/vitis_opencl/altera_test/hello_world.cl","line":7}]],"type":"resource","data":[33,0,0,0]},{"count":2,"name":"Load","debug":[[{"filename":"/home/diego/vitis_opencl/altera_test/hello_world.cl","line":7}]],"type":"resource","data":[636,662,26,0]},{"count":1,"name":"Store","debug":[[{"filename":"/home/diego/vitis_opencl/altera_test/hello_world.cl","line":7}]],"type":"resource","data":[809,1293,14,0]}]}],"data":[3052,3460,40,0],"details":[{"text":"Number of compute units: 1","type":"text"}],"compute_units":1}],"data":[11789,14283,60,0],"total_percent":[16.2286,10.7591,6.51763,11.6732,0],"total":[11789,14283,60,0],"debug_enabled":"true","columns":["","ALUTs","FFs","RAMs","DSPs","Details"],"type":"module"}';
var mavJSON='{"nodes":[{"type":"kernel", "id":2, "name":"vector_add", "children":[{"type":"bb", "id":3, "name":"vector_add.B0", "children":[{"type":"inst", "id":4, "name":"Load", "debug":[[{"filename":"/home/diego/vitis_opencl/altera_test/hello_world.cl", "line":7}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Streaming", "Stall-free":"No", "Start Cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":5, "name":"Load", "debug":[[{"filename":"/home/diego/vitis_opencl/altera_test/hello_world.cl", "line":7}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Streaming", "Stall-free":"No", "Start Cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":6, "name":"Store", "debug":[[{"filename":"/home/diego/vitis_opencl/altera_test/hello_world.cl", "line":7}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Streaming", "Stall-free":"No", "Start Cycle":"4", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":7, "name":"begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":8, "name":"end", "details":[{"type":"table", "Start Cycle":"5", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"5"}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":9, "name":"Unknown name", "details":[{"type":"table", "Number of banks":"1"}]}]}], "links":[{"from":4, "to":8}, {"from":5, "to":8}, {"from":6, "to":8}, {"from":7, "to":4}, {"from":7, "to":5}, {"from":4, "to":6}, {"from":5, "to":6}, {"from":9, "to":4}, {"from":6, "to":9}, {"from":9, "to":5}]}';
var lmvJSON='{"nodes":[], "links":[]}';
var loopsJSON='{"columns":["", "Pipelined", "II", "Bottleneck", "Details"], "children":[{"name":"Kernel: vector_add", "data":["", "", ""], "debug":[[{"filename":"/home/diego/vitis_opencl/altera_test/hello_world.cl", "line":3}]], "details":[{"type":"brief", "text":"ND-Range"}, {"type":"text", "text":"ND-Range"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"}]}]}]}';
var summaryJSON='{"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units"], "children":[{"name":"vector_add", "data":["NDRange", "No", "n/a", 1], "details":[{"type":"text", "text":"Kernel type: NDRange"}, {"type":"text", "text":"The kernel does not use any work-group information (such as get_local_id() or get_group_id()).Local work-group size will be automatically modified to match global work-group size on launch.This is a hardware optimization."}], "debug":[[{"filename":"/home/diego/vitis_opencl/altera_test/hello_world.cl", "line":3}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs "], "children":[{"name":"vector_add", "data":[3052, 3460, 40, 0], "debug":[[{"filename":"/home/diego/vitis_opencl/altera_test/hello_world.cl", "line":3}]]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[6577, 8915, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[2160, 1908, 20, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[11789, 14283, 60, 0], "data_percent":[10.7591, 6.51763, 11.6732, 0]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[109572, 219144, 514, 112]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[]}}';
var infoJSON='{"name":"Info","rows":[{"name":"Project Name","data":["hello_world"],"classes":["info-table"]},{"name":"Target Family, Device, Board","data":["Cyclone V, 5CSXFC6D6F31C8ES, de10_nano:de10_nano_sharedonly"]},{"name":"AOC Version","data":["18.1.0 Build 625"]},{"name":"Quartus Version","data":["18.1.0 Build 625"]},{"name":"Command","data":["aoc hello_world.cl -o vector_add.aocx --report"]},{"name":"Reports Generated At", "data":["Tue Sep 15 23:17:36 2020"]}]}';
var warningsJSON='{"rows":[]}';
var fileJSON=[{"path":"/home/diego/vitis_opencl/altera_test/hello_world.cl", "name":"hello_world.cl", "has_active_debug_locs":true, "absName":"/home/diego/vitis_opencl/altera_test/hello_world.cl", "content":"// Simple test of OpenCL addition\012__kernel void vector_add (__global const int* restrict a, __global const int* restrict b, __global int* restrict c)\012{\012    int i = get_global_id(0);\012\012    // The actual function\012    c[i] = a[i] + b[i];\012}\012"}];