*** Start analyzing build configuration ***
Auto-config - Scanning: /home/student/kgaweda/VDIC2020/lab01
Auto-config - VLOG: /home/student/kgaweda/VDIC2020/lab01
Auto-config - VHDL: /home/student/kgaweda/VDIC2020/lab01
Auto-config - Wrote:
    /home/student/kgaweda/VDIC2020/lab01/.dvt/default.build.auto.1
*** List of included argument files ***
    Build configuration file:  /home/student/kgaweda/VDIC2020/lab01/.dvt/default.build
    -f /home/student/kgaweda/VDIC2020/lab01/.dvt/default.build.auto.1
*** List of invocations ***
Invocation #1 +dvt_init+dvt in /home/student/kgaweda/VDIC2020/lab01/.dvt/default.build.auto.1 at line 9
*** Done analyzing build configuration [154 ms] ***

*** Start VHDL build ***
*** Done parsing [273.0 ms] ***
*** Total number of lines [0] ***
Performing post full build step 1 (VHDL - RU) [6 ms] ...
*** Done VHDL build [282 ms] ***

*** Start SystemVerilog build ***
*** Invocation #1***
Loading (1) /home/student/kgaweda/VDIC2020/lab01/alu_testbench.sv ...
Done /home/student/kgaweda/VDIC2020/lab01/alu_testbench.sv [208 ms, 84 lines, SystemVerilog_2012] ...
Loading (2) /home/student/kgaweda/VDIC2020/lab01/mtm_Alu.vp ...
Done /home/student/kgaweda/VDIC2020/lab01/mtm_Alu.vp [3 ms, 474 lines, SystemVerilog_2012] ...
*** Done invocation #1 [21 ms] ***
*** Done parsing [LT 21.0 ms, PT 21.0 ms] ***
*** Total number of lines [558] ***
*** Error: SYSTEM_VERILOG_2012: Unexpected token 'endmodule'
    at line 83 in /home/student/kgaweda/VDIC2020/lab01/alu_testbench.sv [compile index 1][invocation 1]
Performing post full build actions ...
Performing post full build step 1 (SRI) [0 ms] ...
Performing post full build step 2 (RI) [1 ms] ...
Performing post full build step 3 (RCP) [0 ms] ...
*** Done SystemVerilog build [219 ms] ***

*** Start mixed mode extension build ***
Performing mixed post full build step 1 (VHDL - RU) [6 ms] ...
Performing mixed post full build step 2 (VHDL - RT) [51 ms] ...
Performing mixed post full build step 3 (VHDL - RD) [5 ms] ...
Performing mixed post full build step 4 (VHDL - FSC) [53 ms] ...
Performing mixed post full build step 5 (VHDL - RPC) [1 ms] ...
Performing mixed post full build step 6 (VHDL - US) [0 ms] ...
Performing mixed post full build step 7 (VHDL - USBD) [51 ms] ...
Performing mixed post full build step 1 (Verilog - RI) [0 ms] ...
Performing mixed post full build step 2 (Verilog - RC) [0 ms] ...
Performing mixed post full build step 3 (Verilog - RPC) [3 ms] ...
Performing mixed post full build step 4 (Verilog - RD) [1 ms] ...
Performing mixed post full build step 5 (Verilog - FSC) [51 ms] ...
Performing mixed post full build step 6 (Verilog - EV) [52 ms] ...
Performing mixed post full build step 7 (Verilog - US) [51 ms] ...
*** Error: UNDECLARED_IDENTIFIER: Identifier 'loop_iterations' is not declared
    at line 73 in /home/student/kgaweda/VDIC2020/lab01/alu_testbench.sv [compile index 1]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'loop_ite' is not declared
    at line 78 in /home/student/kgaweda/VDIC2020/lab01/alu_testbench.sv [compile index 1]
*** Done mixed mode extension build [512 ms] ***
*** Start adding/validating the DVT Auto-Linked resources ***
*** Done adding/validating the DVT Auto-Linked resources [1 ms] ***
*** Total build time [1s.171ms] ***
