$date
	Wed May 17 16:07:56 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module instruction_cache_tb $end
$var wire 1 ! readmem $end
$var wire 32 " out [31:0] $end
$var wire 256 # new_line_read [255:0] $end
$var wire 1 $ clk_stall $end
$var wire 9 % block_addr [8:0] $end
$var reg 32 & addr [31:0] $end
$var reg 1 ' clk $end
$scope module instr_cache_inst $end
$var wire 32 ( addr [31:0] $end
$var wire 1 ' clk $end
$var wire 1 ) data_cache_busy $end
$var wire 32 * out [31:0] $end
$var wire 256 + new_line [255:0] $end
$var wire 3 , addr_word_offset [2:0] $end
$var wire 6 - addr_tag [5:0] $end
$var wire 3 . addr_index [2:0] $end
$var wire 3 / addr_buf_word_offset [2:0] $end
$var wire 6 0 addr_buf_tag [5:0] $end
$var wire 3 1 addr_buf_index [2:0] $end
$var reg 32 2 addr_buf [31:0] $end
$var reg 1 $ clk_stall $end
$var reg 32 3 instr_buf [31:0] $end
$var reg 256 4 line_buf [255:0] $end
$var reg 9 5 mem_block_addr [8:0] $end
$var reg 1 ! readmem $end
$var integer 32 6 i [31:0] $end
$var integer 32 7 state [31:0] $end
$upscope $end
$scope module main_mem $end
$var wire 9 8 block_addr [8:0] $end
$var wire 1 ' clk $end
$var wire 256 9 data_write [255:0] $end
$var wire 1 ! readmem $end
$var wire 1 : writemem $end
$var reg 256 ; data_read [255:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx ;
0:
b0 9
bx 8
b0 7
b1000 6
bx 5
bx 4
bx 3
b0 2
b0 1
b0 0
b0 /
bx .
bx -
bx ,
bx +
bx *
z)
bx (
0'
bx &
bx %
0$
bx #
bx "
0!
$end
#1
1'
#2
0'
#3
1'
#4
0'
#5
b0 -
b0 .
b0 ,
1'
b0 &
b0 (
#6
0'
#7
1'
b1 &
b1 (
#8
0'
#9
1'
#10
0'
#11
1'
#12
0'
#13
1'
#14
0'
#15
1'
#16
0'
#17
1'
#18
0'
#19
1'
#20
0'
#21
1'
#22
0'
#23
1'
#24
0'
#25
1'
#26
0'
#27
1'
b10 &
b10 (
#28
0'
#29
1'
b11 &
b11 (
#30
0'
#31
1'
#32
0'
#33
1'
#34
0'
#35
1'
#36
0'
#37
1'
#38
0'
#39
1'
#40
0'
#41
1'
#42
0'
#43
1'
#44
0'
#45
1'
#46
0'
#47
1'
#48
0'
#49
b1 ,
1'
b100 &
b100 (
#50
0'
#51
1'
b101 &
b101 (
#52
0'
#53
1'
#54
0'
#55
1'
#56
0'
#57
1'
#58
0'
#59
1'
#60
0'
#61
1'
#62
0'
#63
1'
#64
0'
#65
1'
#66
0'
#67
1'
#68
0'
#69
1'
#70
0'
#71
1'
b110 &
b110 (
#72
0'
#73
1'
b111 &
b111 (
#74
0'
#75
1'
#76
0'
#77
1'
#78
0'
#79
1'
#80
0'
#81
1'
#82
0'
#83
1'
#84
0'
#85
1'
#86
0'
#87
1'
#88
0'
#89
1'
#90
0'
#91
1'
#92
0'
#93
b10 ,
1'
b1000 &
b1000 (
#94
0'
#95
1'
b1001 &
b1001 (
#96
0'
#97
1'
#98
0'
#99
1'
#100
0'
#101
1'
#102
0'
#103
1'
#104
0'
#105
1'
#106
0'
#107
1'
#108
0'
#109
1'
#110
0'
#111
1'
#112
0'
#113
1'
#114
0'
#115
1'
b1010 &
b1010 (
#116
0'
#117
1'
b1011 &
b1011 (
#118
0'
#119
1'
#120
0'
#121
1'
#122
0'
#123
1'
#124
0'
#125
1'
#126
0'
#127
1'
#128
0'
#129
1'
#130
0'
#131
1'
#132
0'
#133
1'
#134
0'
#135
1'
#136
0'
#137
b11 ,
1'
b1100 &
b1100 (
#138
0'
#139
1'
b1101 &
b1101 (
#140
0'
#141
1'
#142
0'
#143
1'
#144
0'
#145
1'
#146
0'
#147
1'
#148
0'
#149
1'
#150
0'
#151
1'
#152
0'
#153
1'
#154
0'
#155
1'
#156
0'
#157
1'
#158
0'
#159
1'
b1110 &
b1110 (
#160
0'
#161
1'
b1111 &
b1111 (
#162
0'
#163
1'
#164
0'
#165
1'
#166
0'
#167
1'
#168
0'
#169
1'
#170
0'
#171
1'
#172
0'
#173
1'
#174
0'
#175
1'
#176
0'
#177
1'
#178
0'
#179
1'
#180
0'
#181
1'
#182
0'
#183
1'
#184
0'
#185
1'
#186
0'
#187
1'
#188
0'
#189
1'
#190
0'
#191
1'
#192
0'
#193
1'
#194
0'
#195
1'
#196
0'
#197
1'
#198
0'
#199
1'
#200
0'
#201
1'
