{\rtf1\adeflang1025\ansi\ansicpg1252\uc1\adeff31507\deff0\stshfdbch31506\stshfloch31506\stshfhich31506\stshfbi31507\deflang1036\deflangfe1036\themelang1036\themelangfe0\themelangcs0{\fonttbl{\f0\fbidi \froman\fcharset0\fprq2{\*\panose 02020603050405020304}Times New Roman;}{\f2\fbidi \fmodern\fcharset0\fprq1{\*\panose 02070309020205020404}Courier New;}
{\f3\fbidi \froman\fcharset2\fprq2{\*\panose 05050102010706020507}Symbol;}{\f10\fbidi \fnil\fcharset2\fprq2{\*\panose 05000000000000000000}Wingdings;}{\f34\fbidi \froman\fcharset1\fprq2{\*\panose 02040503050406030204}Cambria Math;}
{\f36\fbidi \froman\fcharset0\fprq2{\*\panose 02040503050406030204}Cambria;}{\f37\fbidi \fswiss\fcharset0\fprq2{\*\panose 020f0502020204030204}Calibri;}{\f38\fbidi \fswiss\fcharset0\fprq2{\*\panose 00000000000000000000}Tahoma;}
{\flomajor\f31500\fbidi \froman\fcharset0\fprq2{\*\panose 02020603050405020304}Times New Roman;}{\fdbmajor\f31501\fbidi \froman\fcharset0\fprq2{\*\panose 02020603050405020304}Times New Roman;}
{\fhimajor\f31502\fbidi \froman\fcharset0\fprq2{\*\panose 02040503050406030204}Cambria;}{\fbimajor\f31503\fbidi \froman\fcharset0\fprq2{\*\panose 02020603050405020304}Times New Roman;}
{\flominor\f31504\fbidi \froman\fcharset0\fprq2{\*\panose 02020603050405020304}Times New Roman;}{\fdbminor\f31505\fbidi \froman\fcharset0\fprq2{\*\panose 02020603050405020304}Times New Roman;}
{\fhiminor\f31506\fbidi \fswiss\fcharset0\fprq2{\*\panose 020f0502020204030204}Calibri;}{\fbiminor\f31507\fbidi \froman\fcharset0\fprq2{\*\panose 02020603050405020304}Times New Roman;}{\f42\fbidi \froman\fcharset238\fprq2 Times New Roman CE;}
{\f43\fbidi \froman\fcharset204\fprq2 Times New Roman Cyr;}{\f45\fbidi \froman\fcharset161\fprq2 Times New Roman Greek;}{\f46\fbidi \froman\fcharset162\fprq2 Times New Roman Tur;}{\f47\fbidi \froman\fcharset177\fprq2 Times New Roman (Hebrew);}
{\f48\fbidi \froman\fcharset178\fprq2 Times New Roman (Arabic);}{\f49\fbidi \froman\fcharset186\fprq2 Times New Roman Baltic;}{\f50\fbidi \froman\fcharset163\fprq2 Times New Roman (Vietnamese);}{\f62\fbidi \fmodern\fcharset238\fprq1 Courier New CE;}
{\f63\fbidi \fmodern\fcharset204\fprq1 Courier New Cyr;}{\f65\fbidi \fmodern\fcharset161\fprq1 Courier New Greek;}{\f66\fbidi \fmodern\fcharset162\fprq1 Courier New Tur;}{\f67\fbidi \fmodern\fcharset177\fprq1 Courier New (Hebrew);}
{\f68\fbidi \fmodern\fcharset178\fprq1 Courier New (Arabic);}{\f69\fbidi \fmodern\fcharset186\fprq1 Courier New Baltic;}{\f70\fbidi \fmodern\fcharset163\fprq1 Courier New (Vietnamese);}{\f402\fbidi \froman\fcharset238\fprq2 Cambria CE;}
{\f403\fbidi \froman\fcharset204\fprq2 Cambria Cyr;}{\f405\fbidi \froman\fcharset161\fprq2 Cambria Greek;}{\f406\fbidi \froman\fcharset162\fprq2 Cambria Tur;}{\f409\fbidi \froman\fcharset186\fprq2 Cambria Baltic;}
{\f410\fbidi \froman\fcharset163\fprq2 Cambria (Vietnamese);}{\f412\fbidi \fswiss\fcharset238\fprq2 Calibri CE;}{\f413\fbidi \fswiss\fcharset204\fprq2 Calibri Cyr;}{\f415\fbidi \fswiss\fcharset161\fprq2 Calibri Greek;}
{\f416\fbidi \fswiss\fcharset162\fprq2 Calibri Tur;}{\f419\fbidi \fswiss\fcharset186\fprq2 Calibri Baltic;}{\f420\fbidi \fswiss\fcharset163\fprq2 Calibri (Vietnamese);}{\f422\fbidi \fswiss\fcharset238\fprq2 Tahoma CE;}
{\f423\fbidi \fswiss\fcharset204\fprq2 Tahoma Cyr;}{\f425\fbidi \fswiss\fcharset161\fprq2 Tahoma Greek;}{\f426\fbidi \fswiss\fcharset162\fprq2 Tahoma Tur;}{\f427\fbidi \fswiss\fcharset177\fprq2 Tahoma (Hebrew);}
{\f428\fbidi \fswiss\fcharset178\fprq2 Tahoma (Arabic);}{\f429\fbidi \fswiss\fcharset186\fprq2 Tahoma Baltic;}{\f430\fbidi \fswiss\fcharset163\fprq2 Tahoma (Vietnamese);}{\f431\fbidi \fswiss\fcharset222\fprq2 Tahoma (Thai);}
{\flomajor\f31508\fbidi \froman\fcharset238\fprq2 Times New Roman CE;}{\flomajor\f31509\fbidi \froman\fcharset204\fprq2 Times New Roman Cyr;}{\flomajor\f31511\fbidi \froman\fcharset161\fprq2 Times New Roman Greek;}
{\flomajor\f31512\fbidi \froman\fcharset162\fprq2 Times New Roman Tur;}{\flomajor\f31513\fbidi \froman\fcharset177\fprq2 Times New Roman (Hebrew);}{\flomajor\f31514\fbidi \froman\fcharset178\fprq2 Times New Roman (Arabic);}
{\flomajor\f31515\fbidi \froman\fcharset186\fprq2 Times New Roman Baltic;}{\flomajor\f31516\fbidi \froman\fcharset163\fprq2 Times New Roman (Vietnamese);}{\fdbmajor\f31518\fbidi \froman\fcharset238\fprq2 Times New Roman CE;}
{\fdbmajor\f31519\fbidi \froman\fcharset204\fprq2 Times New Roman Cyr;}{\fdbmajor\f31521\fbidi \froman\fcharset161\fprq2 Times New Roman Greek;}{\fdbmajor\f31522\fbidi \froman\fcharset162\fprq2 Times New Roman Tur;}
{\fdbmajor\f31523\fbidi \froman\fcharset177\fprq2 Times New Roman (Hebrew);}{\fdbmajor\f31524\fbidi \froman\fcharset178\fprq2 Times New Roman (Arabic);}{\fdbmajor\f31525\fbidi \froman\fcharset186\fprq2 Times New Roman Baltic;}
{\fdbmajor\f31526\fbidi \froman\fcharset163\fprq2 Times New Roman (Vietnamese);}{\fhimajor\f31528\fbidi \froman\fcharset238\fprq2 Cambria CE;}{\fhimajor\f31529\fbidi \froman\fcharset204\fprq2 Cambria Cyr;}
{\fhimajor\f31531\fbidi \froman\fcharset161\fprq2 Cambria Greek;}{\fhimajor\f31532\fbidi \froman\fcharset162\fprq2 Cambria Tur;}{\fhimajor\f31535\fbidi \froman\fcharset186\fprq2 Cambria Baltic;}
{\fhimajor\f31536\fbidi \froman\fcharset163\fprq2 Cambria (Vietnamese);}{\fbimajor\f31538\fbidi \froman\fcharset238\fprq2 Times New Roman CE;}{\fbimajor\f31539\fbidi \froman\fcharset204\fprq2 Times New Roman Cyr;}
{\fbimajor\f31541\fbidi \froman\fcharset161\fprq2 Times New Roman Greek;}{\fbimajor\f31542\fbidi \froman\fcharset162\fprq2 Times New Roman Tur;}{\fbimajor\f31543\fbidi \froman\fcharset177\fprq2 Times New Roman (Hebrew);}
{\fbimajor\f31544\fbidi \froman\fcharset178\fprq2 Times New Roman (Arabic);}{\fbimajor\f31545\fbidi \froman\fcharset186\fprq2 Times New Roman Baltic;}{\fbimajor\f31546\fbidi \froman\fcharset163\fprq2 Times New Roman (Vietnamese);}
{\flominor\f31548\fbidi \froman\fcharset238\fprq2 Times New Roman CE;}{\flominor\f31549\fbidi \froman\fcharset204\fprq2 Times New Roman Cyr;}{\flominor\f31551\fbidi \froman\fcharset161\fprq2 Times New Roman Greek;}
{\flominor\f31552\fbidi \froman\fcharset162\fprq2 Times New Roman Tur;}{\flominor\f31553\fbidi \froman\fcharset177\fprq2 Times New Roman (Hebrew);}{\flominor\f31554\fbidi \froman\fcharset178\fprq2 Times New Roman (Arabic);}
{\flominor\f31555\fbidi \froman\fcharset186\fprq2 Times New Roman Baltic;}{\flominor\f31556\fbidi \froman\fcharset163\fprq2 Times New Roman (Vietnamese);}{\fdbminor\f31558\fbidi \froman\fcharset238\fprq2 Times New Roman CE;}
{\fdbminor\f31559\fbidi \froman\fcharset204\fprq2 Times New Roman Cyr;}{\fdbminor\f31561\fbidi \froman\fcharset161\fprq2 Times New Roman Greek;}{\fdbminor\f31562\fbidi \froman\fcharset162\fprq2 Times New Roman Tur;}
{\fdbminor\f31563\fbidi \froman\fcharset177\fprq2 Times New Roman (Hebrew);}{\fdbminor\f31564\fbidi \froman\fcharset178\fprq2 Times New Roman (Arabic);}{\fdbminor\f31565\fbidi \froman\fcharset186\fprq2 Times New Roman Baltic;}
{\fdbminor\f31566\fbidi \froman\fcharset163\fprq2 Times New Roman (Vietnamese);}{\fhiminor\f31568\fbidi \fswiss\fcharset238\fprq2 Calibri CE;}{\fhiminor\f31569\fbidi \fswiss\fcharset204\fprq2 Calibri Cyr;}
{\fhiminor\f31571\fbidi \fswiss\fcharset161\fprq2 Calibri Greek;}{\fhiminor\f31572\fbidi \fswiss\fcharset162\fprq2 Calibri Tur;}{\fhiminor\f31575\fbidi \fswiss\fcharset186\fprq2 Calibri Baltic;}
{\fhiminor\f31576\fbidi \fswiss\fcharset163\fprq2 Calibri (Vietnamese);}{\fbiminor\f31578\fbidi \froman\fcharset238\fprq2 Times New Roman CE;}{\fbiminor\f31579\fbidi \froman\fcharset204\fprq2 Times New Roman Cyr;}
{\fbiminor\f31581\fbidi \froman\fcharset161\fprq2 Times New Roman Greek;}{\fbiminor\f31582\fbidi \froman\fcharset162\fprq2 Times New Roman Tur;}{\fbiminor\f31583\fbidi \froman\fcharset177\fprq2 Times New Roman (Hebrew);}
{\fbiminor\f31584\fbidi \froman\fcharset178\fprq2 Times New Roman (Arabic);}{\fbiminor\f31585\fbidi \froman\fcharset186\fprq2 Times New Roman Baltic;}{\fbiminor\f31586\fbidi \froman\fcharset163\fprq2 Times New Roman (Vietnamese);}}
{\colortbl;\red0\green0\blue0;\red0\green0\blue255;\red0\green255\blue255;\red0\green255\blue0;\red255\green0\blue255;\red255\green0\blue0;\red255\green255\blue0;\red255\green255\blue255;\red0\green0\blue128;\red0\green128\blue128;\red0\green128\blue0;
\red128\green0\blue128;\red128\green0\blue0;\red128\green128\blue0;\red128\green128\blue128;\red192\green192\blue192;\caccentone\ctint255\cshade255\red79\green129\blue189;\chyperlink\ctint255\cshade255\red0\green0\blue255;}{\*\defchp 
\f31506\fs22\lang1036\langfe1033\langfenp1033 }{\*\defpap \ql \li0\ri0\sa200\sl276\slmult1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 }\noqfpromote {\stylesheet{\ql \li0\ri0\sa200\sl276\slmult1
\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af31507\afs22\alang1025 \ltrch\fcs0 \f31506\fs22\lang1036\langfe1033\cgrid\langnp1036\langfenp1033 \snext0 \sqformat \spriority0 Normal;}{
\s1\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\pagebb\widctlpar\wrapdefault\aspalpha\aspnum\faauto\outlinelevel0\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af0\afs48\alang1025 \ltrch\fcs0 \b\fs48\lang1036\langfe1036\kerning36\cgrid\langnp1036\langfenp1036 
\sbasedon0 \snext1 \slink16 \sqformat \spriority9 \styrsid1272693 heading 1;}{\s2\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af0\afs36\alang1025 
\ltrch\fcs0 \b\fs36\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 \sbasedon0 \snext2 \slink18 \sqformat \spriority9 \styrsid13333603 heading 2;}{\s3\ql \li0\ri0\sb200\sl276\slmult1
\keep\keepn\widctlpar\wrapdefault\aspalpha\aspnum\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af31503\afs22\alang1025 \ltrch\fcs0 \b\fs22\cf17\lang1036\langfe1033\loch\f31502\hich\af31502\dbch\af31501\cgrid\langnp1036\langfenp1033 
\sbasedon0 \snext0 \slink33 \ssemihidden \sunhideused \sqformat \spriority9 \styrsid13333603 heading 3;}{\*\cs10 \additive \ssemihidden \sunhideused \spriority1 Default Paragraph Font;}{\*
\ts11\tsrowd\trftsWidthB3\trpaddl108\trpaddr108\trpaddfl3\trpaddft3\trpaddfb3\trpaddfr3\tblind0\tblindtype3\tsvertalt\tsbrdrt\tsbrdrl\tsbrdrb\tsbrdrr\tsbrdrdgl\tsbrdrdgr\tsbrdrh\tsbrdrv \ql \li0\ri0\sa200\sl276\slmult1
\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af31507\afs22\alang1025 \ltrch\fcs0 \f31506\fs22\lang1036\langfe1033\cgrid\langnp1036\langfenp1033 \snext11 \ssemihidden \sunhideused Normal Table;}{\*\cs15 \additive 
\rtlch\fcs1 \af0 \ltrch\fcs0 \f2\fs20 \sbasedon10 \sqformat \spriority1 \styrsid12914371 code10;}{\*\cs16 \additive \rtlch\fcs1 \ab\af0\afs48 \ltrch\fcs0 \b\f0\fs48\lang0\langfe1036\kerning36\langfenp1036 
\sbasedon10 \slink1 \slocked \spriority9 \styrsid1272693 Titre 1 Car;}{\*\cs17 \additive \rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf18 \sbasedon10 \sunhideused \styrsid13333603 Hyperlink;}{\*\cs18 \additive \rtlch\fcs1 \ab\af0\afs36 \ltrch\fcs0 
\b\f0\fs36\lang0\langfe1036\langfenp1036 \sbasedon10 \slink2 \slocked \spriority9 \styrsid13333603 Titre 2 Car;}{\s19\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\af0\afs24\alang1025 \ltrch\fcs0 \fs24\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 \sbasedon0 \snext19 \ssemihidden \sunhideused \styrsid13333603 Normal (Web);}{\s20\ql \li0\ri0\widctlpar
\tx916\tx1832\tx2748\tx3664\tx4580\tx5496\tx6412\tx7328\tx8244\tx9160\tx10076\tx10992\tx11908\tx12824\tx13740\tx14656\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af2\afs20\alang1025 \ltrch\fcs0 
\f2\fs20\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 \sbasedon0 \snext20 \slink21 \ssemihidden \sunhideused \styrsid13333603 HTML Preformatted;}{\*\cs21 \additive \rtlch\fcs1 \af2\afs20 \ltrch\fcs0 \f2\fs20\lang0\langfe1036\langfenp1036 
\sbasedon10 \slink20 \slocked \ssemihidden \styrsid13333603 Pr\'e9format\'e9 HTML Car;}{\*\cs22 \additive \rtlch\fcs1 \af0 \ltrch\fcs0 \sbasedon10 \spriority0 \styrsid13333603 kn;}{\*\cs23 \additive \rtlch\fcs1 \af0 \ltrch\fcs0 
\sbasedon10 \spriority0 \styrsid13333603 nn;}{\*\cs24 \additive \rtlch\fcs1 \af0 \ltrch\fcs0 \sbasedon10 \spriority0 \styrsid13333603 k;}{\*\cs25 \additive \rtlch\fcs1 \af0 \ltrch\fcs0 \sbasedon10 \spriority0 \styrsid13333603 p;}{\*\cs26 \additive 
\rtlch\fcs1 \af0 \ltrch\fcs0 \sbasedon10 \spriority0 \styrsid13333603 ne;}{\*\cs27 \additive \rtlch\fcs1 \af0 \ltrch\fcs0 \sbasedon10 \spriority0 \styrsid13333603 s;}{\*\cs28 \additive \rtlch\fcs1 \af0 \ltrch\fcs0 \sbasedon10 \spriority0 \styrsid13333603 
n;}{\*\cs29 \additive \rtlch\fcs1 \af0 \ltrch\fcs0 \sbasedon10 \spriority0 \styrsid13333603 o;}{\*\cs30 \additive \rtlch\fcs1 \af0 \ltrch\fcs0 \sbasedon10 \spriority0 \styrsid13333603 c;}{\*\cs31 \additive \rtlch\fcs1 \af0 \ltrch\fcs0 
\sbasedon10 \spriority0 \styrsid13333603 bp;}{\*\cs32 \additive \rtlch\fcs1 \af0 \ltrch\fcs0 \sbasedon10 \spriority0 \styrsid13333603 mi;}{\*\cs33 \additive \rtlch\fcs1 \ab\af31503 \ltrch\fcs0 \b\cf17\loch\f31502\hich\af31502\dbch\af31501 
\sbasedon10 \slink3 \slocked \ssemihidden \spriority9 \styrsid13333603 Titre 3 Car;}{\*\cs34 \additive \rtlch\fcs1 \af0 \ltrch\fcs0 \sbasedon10 \spriority0 \styrsid13333603 mf;}{\*\cs35 \additive \rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i 
\sbasedon10 \sqformat \spriority20 \styrsid13333603 Emphasis;}{\*\cs36 \additive \rtlch\fcs1 \af0 \ltrch\fcs0 \sbasedon10 \spriority0 \styrsid13333603 ow;}{\*\cs37 \additive \rtlch\fcs1 \af0 \ltrch\fcs0 \sbasedon10 \spriority0 \styrsid13333603 nf;}{\*
\cs38 \additive \rtlch\fcs1 \af0 \ltrch\fcs0 \sbasedon10 \spriority0 \styrsid13333603 si;}{\*\cs39 \additive \rtlch\fcs1 \af0 \ltrch\fcs0 \sbasedon10 \spriority0 \styrsid13333603 nb;}{\s40\ql \li0\ri0\widctlpar
\tqc\tx4536\tqr\tx9072\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af31507\afs22\alang1025 \ltrch\fcs0 \f31506\fs22\lang1036\langfe1033\cgrid\langnp1036\langfenp1033 
\sbasedon0 \snext40 \slink41 \sunhideused \styrsid10180116 header;}{\*\cs41 \additive \rtlch\fcs1 \af0 \ltrch\fcs0 \sbasedon10 \slink40 \slocked \styrsid10180116 En-t\'eate Car;}{\s42\ql \li0\ri0\widctlpar
\tqc\tx4536\tqr\tx9072\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af31507\afs22\alang1025 \ltrch\fcs0 \f31506\fs22\lang1036\langfe1033\cgrid\langnp1036\langfenp1033 
\sbasedon0 \snext42 \slink43 \sunhideused \styrsid10180116 footer;}{\*\cs43 \additive \rtlch\fcs1 \af0 \ltrch\fcs0 \sbasedon10 \slink42 \slocked \styrsid10180116 Pied de page Car;}{
\s44\ql \li0\ri0\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af38\afs16\alang1025 \ltrch\fcs0 \f38\fs16\lang1036\langfe1033\cgrid\langnp1036\langfenp1033 
\sbasedon0 \snext44 \slink45 \ssemihidden \sunhideused \styrsid10180116 Balloon Text;}{\*\cs45 \additive \rtlch\fcs1 \af38\afs16 \ltrch\fcs0 \f38\fs16 \sbasedon10 \slink44 \slocked \ssemihidden \styrsid10180116 Texte de bulles Car;}}{\*\listtable
{\list\listtemplateid1742906800{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext\'01\u-3913 ?;}{\levelnumbers;}\f3\fs20\fbias0 \fi-360\li720\jclisttab\tx720\lin720 }{\listlevel\levelnfc23
\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'01o;}{\levelnumbers;}\f2\fs20\fbias0 \fi-360\li1440\jclisttab\tx1440\lin1440 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0
\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'01\u-3929 ?;}{\levelnumbers;}\f10\fs20\fbias0 \fi-360\li2160\jclisttab\tx2160\lin2160 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative
\levelspace0\levelindent0{\leveltext\'01\u-3929 ?;}{\levelnumbers;}\f10\fs20\fbias0 \fi-360\li2880\jclisttab\tx2880\lin2880 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext
\'01\u-3929 ?;}{\levelnumbers;}\f10\fs20\fbias0 \fi-360\li3600\jclisttab\tx3600\lin3600 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'01\u-3929 ?;}{\levelnumbers;}
\f10\fs20\fbias0 \fi-360\li4320\jclisttab\tx4320\lin4320 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'01\u-3929 ?;}{\levelnumbers;}\f10\fs20\fbias0 \fi-360\li5040
\jclisttab\tx5040\lin5040 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'01\u-3929 ?;}{\levelnumbers;}\f10\fs20\fbias0 \fi-360\li5760\jclisttab\tx5760\lin5760 }
{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'01\u-3929 ?;}{\levelnumbers;}\f10\fs20\fbias0 \fi-360\li6480\jclisttab\tx6480\lin6480 }{\listname ;}\listid2068986954}
{\list\listtemplateid-2109409296{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext\'01\u-3913 ?;}{\levelnumbers;}\f3\fs20\fbias0 \fi-360\li720\jclisttab\tx720\lin720 }{\listlevel\levelnfc23
\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'01o;}{\levelnumbers;}\f2\fs20\fbias0 \fi-360\li1440\jclisttab\tx1440\lin1440 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0
\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'01\u-3929 ?;}{\levelnumbers;}\f10\fs20\fbias0 \fi-360\li2160\jclisttab\tx2160\lin2160 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative
\levelspace0\levelindent0{\leveltext\'01\u-3929 ?;}{\levelnumbers;}\f10\fs20\fbias0 \fi-360\li2880\jclisttab\tx2880\lin2880 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext
\'01\u-3929 ?;}{\levelnumbers;}\f10\fs20\fbias0 \fi-360\li3600\jclisttab\tx3600\lin3600 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'01\u-3929 ?;}{\levelnumbers;}
\f10\fs20\fbias0 \fi-360\li4320\jclisttab\tx4320\lin4320 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'01\u-3929 ?;}{\levelnumbers;}\f10\fs20\fbias0 \fi-360\li5040
\jclisttab\tx5040\lin5040 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'01\u-3929 ?;}{\levelnumbers;}\f10\fs20\fbias0 \fi-360\li5760\jclisttab\tx5760\lin5760 }
{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'01\u-3929 ?;}{\levelnumbers;}\f10\fs20\fbias0 \fi-360\li6480\jclisttab\tx6480\lin6480 }{\listname ;}\listid2078285580}}
{\*\listoverridetable{\listoverride\listid2068986954\listoverridecount0\ls1}{\listoverride\listid2078285580\listoverridecount0\ls2}}{\*\pgptbl {\pgp\ipgp25\itap0\li0\ri0\sb0\sa0}{\pgp\ipgp9\itap0\li0\ri0\sb0\sa0}{\pgp\ipgp9\itap0\li0\ri0\sb0\sa0}{\pgp
\ipgp0\itap0\li0\ri0\sb0\sa0}{\pgp\ipgp0\itap0\li0\ri0\sb0\sa0}{\pgp\ipgp19\itap0\li0\ri0\sb0\sa0}{\pgp\ipgp19\itap0\li0\ri0\sb0\sa0}{\pgp\ipgp41\itap0\li0\ri0\sb0\sa0}{\pgp\ipgp14\itap0\li0\ri0\sb0\sa0}{\pgp\ipgp9\itap0\li0\ri0\sb0\sa0}{\pgp\ipgp19\itap0
\li0\ri0\sb0\sa0}{\pgp\ipgp9\itap0\li0\ri0\sb0\sa0}{\pgp\ipgp25\itap0\li0\ri0\sb0\sa0}{\pgp\ipgp0\itap0\li0\ri0\sb0\sa0}{\pgp\ipgp25\itap0\li0\ri0\sb0\sa0}{\pgp\ipgp9\itap0\li0\ri0\sb0\sa0}{\pgp\ipgp5\itap0\li0\ri0\sb0\sa0}{\pgp\ipgp9\itap0\li0\ri0\sb0
\sa0}{\pgp\ipgp42\itap0\li0\ri0\sb0\sa0}{\pgp\ipgp25\itap0\li0\ri0\sb0\sa0}{\pgp\ipgp19\itap0\li0\ri0\sb0\sa0}{\pgp\ipgp25\itap0\li0\ri0\sb0\sa0}{\pgp\ipgp41\itap0\li0\ri0\sb0\sa0}{\pgp\ipgp17\itap0\li0\ri0\sb0\sa0}{\pgp\ipgp30\itap0\li0\ri0\sb0\sa0}{\pgp
\ipgp25\itap0\li0\ri0\sb0\sa0}{\pgp\ipgp25\itap0\li0\ri0\sb0\sa0}{\pgp\ipgp9\itap0\li0\ri0\sb0\sa0}{\pgp\ipgp19\itap0\li0\ri0\sb0\sa0}{\pgp\ipgp0\itap0\li0\ri0\sb0\sa0}{\pgp\ipgp25\itap0\li0\ri0\sb0\sa0}{\pgp\ipgp19\itap0\li0\ri0\sb0\sa0}{\pgp\ipgp25
\itap0\li0\ri0\sb0\sa0}{\pgp\ipgp9\itap0\li0\ri0\sb0\sa0}{\pgp\ipgp41\itap0\li0\ri0\sb0\sa0}{\pgp\ipgp25\itap0\li0\ri0\sb0\sa0}{\pgp\ipgp25\itap0\li0\ri0\sb0\sa0}{\pgp\ipgp41\itap0\li0\ri0\sb0\sa0}{\pgp\ipgp9\itap0\li0\ri0\sb0\sa0}{\pgp\ipgp25\itap0\li0
\ri0\sb0\sa0}{\pgp\ipgp4\itap0\li0\ri0\sb0\sa0}{\pgp\ipgp0\itap0\li0\ri0\sb0\sa0}{\pgp\ipgp25\itap0\li0\ri0\sb0\sa0}{\pgp\ipgp25\itap0\li0\ri0\sb0\sa0}{\pgp\ipgp25\itap0\li0\ri0\sb0\sa0}{\pgp\ipgp19\itap0\li0\ri0\sb0\sa0}{\pgp\ipgp9\itap0\li0\ri0\sb0\sa0}
{\pgp\ipgp9\itap0\li0\ri0\sb0\sa0}{\pgp\ipgp25\itap0\li0\ri0\sb0\sa0}{\pgp\ipgp41\itap0\li0\ri0\sb0\sa0}{\pgp\ipgp41\itap0\li0\ri0\sb0\sa0}{\pgp\ipgp25\itap0\li0\ri0\sb0\sa0}}{\*\rsidtbl \rsid2903\rsid14618\rsid14673\rsid16899\rsid146356\rsid149790
\rsid161109\rsid206572\rsid213953\rsid275349\rsid532399\rsid550289\rsid656756\rsid740469\rsid946175\rsid987273\rsid989000\rsid1065308\rsid1070716\rsid1072812\rsid1080467\rsid1130071\rsid1131505\rsid1144302\rsid1189258\rsid1193040\rsid1195765\rsid1272693
\rsid1323128\rsid1333586\rsid1396730\rsid1523931\rsid1528181\rsid1707891\rsid1710094\rsid1798078\rsid1844133\rsid1919217\rsid2056706\rsid2104779\rsid2127019\rsid2187926\rsid2294732\rsid2324001\rsid2368502\rsid2496834\rsid2499832\rsid2560935\rsid2571905
\rsid2755562\rsid2823047\rsid2827764\rsid2845202\rsid2847111\rsid2848166\rsid2901076\rsid3019063\rsid3022829\rsid3149666\rsid3357020\rsid3438988\rsid3490257\rsid3500426\rsid3552785\rsid3567056\rsid3624835\rsid3636611\rsid3887251\rsid4022374\rsid4084288
\rsid4150961\rsid4207855\rsid4346566\rsid4413709\rsid4423450\rsid4483609\rsid4532100\rsid4553633\rsid4653303\rsid4654727\rsid5055695\rsid5122321\rsid5134323\rsid5207086\rsid5259937\rsid5312097\rsid5329088\rsid5403954\rsid5463311\rsid5642261\rsid5783034
\rsid5901357\rsid5983716\rsid5984682\rsid6058122\rsid6125594\rsid6187369\rsid6234588\rsid6446654\rsid6501224\rsid6567716\rsid6578117\rsid6580331\rsid6620225\rsid6643287\rsid6714009\rsid6823520\rsid6833452\rsid6890611\rsid6894055\rsid6895735\rsid6962086
\rsid7087281\rsid7093548\rsid7106157\rsid7169888\rsid7230129\rsid7284627\rsid7428919\rsid7483275\rsid7483518\rsid7610155\rsid7630993\rsid7686272\rsid7749124\rsid7759085\rsid7804458\rsid7868551\rsid7932523\rsid7959049\rsid8014111\rsid8014936\rsid8025347
\rsid8090790\rsid8195549\rsid8201759\rsid8219523\rsid8264049\rsid8273322\rsid8282002\rsid8325042\rsid8342189\rsid8342991\rsid8343841\rsid8394504\rsid8471438\rsid8543171\rsid8683072\rsid8728169\rsid8738650\rsid8805021\rsid9054917\rsid9060084\rsid9133112
\rsid9139620\rsid9184762\rsid9246375\rsid9336258\rsid9380275\rsid9592272\rsid9834305\rsid9860757\rsid10029976\rsid10099207\rsid10165419\rsid10174625\rsid10180116\rsid10185397\rsid10229427\rsid10234610\rsid10245312\rsid10289299\rsid10311344\rsid10321780
\rsid10437049\rsid10452789\rsid10489939\rsid10579395\rsid10627693\rsid10637430\rsid10701233\rsid10826432\rsid10839136\rsid10880269\rsid10891927\rsid10973443\rsid11161269\rsid11165511\rsid11294512\rsid11296974\rsid11354717\rsid11469041\rsid11473974
\rsid11479440\rsid11559792\rsid11618340\rsid11620343\rsid11626760\rsid11685872\rsid11735353\rsid11862880\rsid11882901\rsid11948220\rsid12071241\rsid12074934\rsid12144921\rsid12151527\rsid12197908\rsid12203445\rsid12278886\rsid12340228\rsid12415327
\rsid12465473\rsid12465654\rsid12546589\rsid12664324\rsid12864844\rsid12914371\rsid12999976\rsid13045602\rsid13245286\rsid13263747\rsid13323240\rsid13333603\rsid13371465\rsid13451075\rsid13457363\rsid13519877\rsid13717764\rsid13782464\rsid13840580
\rsid14033257\rsid14175373\rsid14183194\rsid14253432\rsid14356967\rsid14357998\rsid14374965\rsid14493046\rsid14498756\rsid14509361\rsid14551359\rsid14561569\rsid14581731\rsid14746060\rsid14752673\rsid14755098\rsid15025541\rsid15073510\rsid15073570
\rsid15105017\rsid15211931\rsid15217840\rsid15225139\rsid15361836\rsid15490762\rsid15545112\rsid15563578\rsid15605091\rsid15624326\rsid15811720\rsid15890444\rsid16021252\rsid16131426\rsid16140477\rsid16153470\rsid16404933\rsid16412068\rsid16461656
\rsid16467595\rsid16546193\rsid16596483\rsid16611660\rsid16661507\rsid16665280}{\mmathPr\mmathFont34\mbrkBin0\mbrkBinSub0\msmallFrac0\mdispDef1\mlMargin0\mrMargin0\mdefJc1\mwrapIndent1440\mintLim0\mnaryLim1}{\info{\author MAYER Bernard}
{\operator MAYER Bernard}{\creatim\yr2017\mo10\dy11\hr14\min20}{\revtim\yr2017\mo10\dy11\hr14\min25}{\version3}{\edmins5}{\nofpages11}{\nofwords1963}{\nofchars10802}{\*\company CA Technologies}{\nofcharsws12740}{\vern49167}}{\*\xmlnstbl {\xmlns1 http://sc
hemas.microsoft.com/office/word/2003/wordml}}\paperw11906\paperh16838\margl1417\margr1417\margt1417\margb1417\gutter0\ltrsect 
\deftab708\widowctrl\ftnbj\aenddoc\hyphhotz425\trackmoves0\trackformatting1\donotembedsysfont1\relyonvml0\donotembedlingdata0\grfdocevents0\validatexml1\showplaceholdtext0\ignoremixedcontent0\saveinvalidxml0
\showxmlerrors1\noxlattoyen\expshrtn\noultrlspc\dntblnsbdb\nospaceforul\formshade\horzdoc\dgmargin\dghspace180\dgvspace180\dghorigin1417\dgvorigin1417\dghshow1\dgvshow1
\jexpand\viewkind1\viewscale100\pgbrdrhead\pgbrdrfoot\splytwnine\ftnlytwnine\htmautsp\nolnhtadjtbl\useltbaln\alntblind\lytcalctblwd\lyttblrtgr\lnbrkrule\nobrkwrptbl\snaptogridincell\allowfieldendsel\wrppunct
\asianbrkrule\rsidroot3149666\newtblstyruls\nogrowautofit\usenormstyforlist\noindnmbrts\felnbrelev\nocxsptable\indrlsweleven\noafcnsttbl\afelev\utinl\hwelev\spltpgpar\notcvasp\notbrkcnstfrctbl\notvatxbx\krnprsnet\cachedcolbal \nouicompat \fet0
{\*\wgrffmtfilter 2450}\nofeaturethrottle1\ilfomacatclnup0{\*\ftnsep \ltrpar \pard\plain \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid10180116 \rtlch\fcs1 \af31507\afs22\alang1025 \ltrch\fcs0 
\f31506\fs22\lang1036\langfe1033\cgrid\langnp1036\langfenp1033 {\rtlch\fcs1 \af31507 \ltrch\fcs0 \insrsid5312097 \chftnsep 
\par }}{\*\ftnsepc \ltrpar \pard\plain \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid10180116 \rtlch\fcs1 \af31507\afs22\alang1025 \ltrch\fcs0 
\f31506\fs22\lang1036\langfe1033\cgrid\langnp1036\langfenp1033 {\rtlch\fcs1 \af31507 \ltrch\fcs0 \insrsid5312097 \chftnsepc 
\par }}{\*\aftnsep \ltrpar \pard\plain \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid10180116 \rtlch\fcs1 \af31507\afs22\alang1025 \ltrch\fcs0 
\f31506\fs22\lang1036\langfe1033\cgrid\langnp1036\langfenp1033 {\rtlch\fcs1 \af31507 \ltrch\fcs0 \insrsid5312097 \chftnsep 
\par }}{\*\aftnsepc \ltrpar \pard\plain \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid10180116 \rtlch\fcs1 \af31507\afs22\alang1025 \ltrch\fcs0 
\f31506\fs22\lang1036\langfe1033\cgrid\langnp1036\langfenp1033 {\rtlch\fcs1 \af31507 \ltrch\fcs0 \insrsid5312097 \chftnsepc 
\par }}\ltrpar \sectd \ltrsect\linex0\headery708\footery708\colsx708\endnhere\sectlinegrid360\sectdefaultcl\sftnbj {\headerl \ltrpar \pard\plain \ltrpar\s40\ql \li0\ri0\widctlpar
\tqc\tx4536\tqr\tx9072\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af31507\afs22\alang1025 \ltrch\fcs0 \f31506\fs22\lang1036\langfe1033\cgrid\langnp1036\langfenp1033 {\rtlch\fcs1 \af31507 \ltrch\fcs0 \insrsid10180116 

\par }}{\headerr \ltrpar \pard\plain \ltrpar\s40\ql \li0\ri0\widctlpar\tqc\tx4536\tqr\tx9072\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af31507\afs22\alang1025 \ltrch\fcs0 
\f31506\fs22\lang1036\langfe1033\cgrid\langnp1036\langfenp1033 {\rtlch\fcs1 \af31507 \ltrch\fcs0 \insrsid10180116 
\par }}{\footerl \ltrpar \pard\plain \ltrpar\s42\ql \li0\ri0\widctlpar\tqc\tx4536\tqr\tx9072\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af31507\afs22\alang1025 \ltrch\fcs0 
\f31506\fs22\lang1036\langfe1033\cgrid\langnp1036\langfenp1033 {\rtlch\fcs1 \af31507 \ltrch\fcs0 \insrsid10180116 
\par }}{\footerr \ltrpar \pard\plain \ltrpar\s42\qc \li0\ri0\widctlpar\tqc\tx4536\tqr\tx9072\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid10180116 \rtlch\fcs1 \af31507\afs22\alang1025 \ltrch\fcs0 
\f31506\fs22\lang1036\langfe1033\cgrid\langnp1036\langfenp1033 {\rtlch\fcs1 \af31507 \ltrch\fcs0 \insrsid10180116 Page }{\field{\*\fldinst {\rtlch\fcs1 \af31507 \ltrch\fcs0 \insrsid10180116  PAGE   \\* MERGEFORMAT }}{\fldrslt {\rtlch\fcs1 \af31507 
\ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid10180116 11}}}\sectd \ltrsect\linex0\endnhere\sectdefaultcl\sftnbj {\rtlch\fcs1 \af31507 \ltrch\fcs0 \insrsid10180116  sur }{\field{\*\fldinst {\rtlch\fcs1 \af31507 \ltrch\fcs0 \insrsid10180116  NUMPAGES   
\\* MERGEFORMAT }}{\fldrslt {\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid10180116 11}}}\sectd \ltrsect\linex0\endnhere\sectdefaultcl\sftnbj {\rtlch\fcs1 \af31507 \ltrch\fcs0 \insrsid10180116  de }{\field{\*\fldinst {\rtlch\fcs1 
\af31507 \ltrch\fcs0 \insrsid10180116  FILENAME   \\* MERGEFORMAT }}{\fldrslt {\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid10180116 RPi.gpio-.rtf}}}\sectd \ltrsect\linex0\endnhere\sectdefaultcl\sftnbj {\rtlch\fcs1 \af31507 
\ltrch\fcs0 \insrsid10180116  du }{\field{\*\fldinst {\rtlch\fcs1 \af31507 \ltrch\fcs0 \insrsid10180116  SAVEDATE  \\@ "d MMMM yyyy"  \\* MERGEFORMAT }}{\fldrslt {\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid10180116 
11 octobre 2017}}}\sectd \ltrsect\linex0\endnhere\sectdefaultcl\sftnbj {\rtlch\fcs1 \af31507 \ltrch\fcs0 \insrsid10180116 
\par }}{\headerf \ltrpar \pard\plain \ltrpar\s40\ql \li0\ri0\widctlpar\tqc\tx4536\tqr\tx9072\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af31507\afs22\alang1025 \ltrch\fcs0 
\f31506\fs22\lang1036\langfe1033\cgrid\langnp1036\langfenp1033 {\rtlch\fcs1 \af31507 \ltrch\fcs0 \insrsid10180116 
\par }}{\footerf \ltrpar \pard\plain \ltrpar\s42\ql \li0\ri0\widctlpar\tqc\tx4536\tqr\tx9072\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af31507\afs22\alang1025 \ltrch\fcs0 
\f31506\fs22\lang1036\langfe1033\cgrid\langnp1036\langfenp1033 {\rtlch\fcs1 \af31507 \ltrch\fcs0 \insrsid10180116 
\par }}{\*\pnseclvl1\pnucrm\pnstart1\pnindent720\pnhang {\pntxta .}}{\*\pnseclvl2\pnucltr\pnstart1\pnindent720\pnhang {\pntxta .}}{\*\pnseclvl3\pndec\pnstart1\pnindent720\pnhang {\pntxta .}}{\*\pnseclvl4\pnlcltr\pnstart1\pnindent720\pnhang {\pntxta )}}
{\*\pnseclvl5\pndec\pnstart1\pnindent720\pnhang {\pntxtb (}{\pntxta )}}{\*\pnseclvl6\pnlcltr\pnstart1\pnindent720\pnhang {\pntxtb (}{\pntxta )}}{\*\pnseclvl7\pnlcrm\pnstart1\pnindent720\pnhang {\pntxtb (}{\pntxta )}}{\*\pnseclvl8
\pnlcltr\pnstart1\pnindent720\pnhang {\pntxtb (}{\pntxta )}}{\*\pnseclvl9\pnlcrm\pnstart1\pnindent720\pnhang {\pntxtb (}{\pntxta )}}\pard\plain \ltrpar\ql \li0\ri0\sa200\sl276\slmult1
\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af31507\afs22\alang1025 \ltrch\fcs0 \f31506\fs22\lang1036\langfe1033\cgrid\langnp1036\langfenp1033 {\rtlch\fcs1 \af31507 \ltrch\fcs0 \insrsid15073510 
\par }{\field{\*\fldinst {\rtlch\fcs1 \af31507 \ltrch\fcs0 \insrsid13333603  HYPERLINK "}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \insrsid13333603\charrsid13333603 https://pypi.python.org/pypi/RPi.GPIO}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \insrsid13333603 " }}{\fldrslt 
{\rtlch\fcs1 \af31507 \ltrch\fcs0 \cs17\ul\cf18\insrsid13333603\charrsid12874065 https://pypi.python.org/pypi/RPi.GPIO}}}\sectd \ltrsect\linex0\headery708\footery708\colsx708\endnhere\sectlinegrid360\sectdefaultcl\sftnbj {\rtlch\fcs1 \af31507 \ltrch\fcs0 
\insrsid13333603  
\par }{\field{\*\fldinst {\rtlch\fcs1 \af31507 \ltrch\fcs0 \insrsid13333603  HYPERLINK "}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \insrsid13333603\charrsid13333603 https://sourceforge.net/p/raspberry-gpio-python/wiki/Examples/}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\insrsid13333603 " }}{\fldrslt {\rtlch\fcs1 \af31507 \ltrch\fcs0 \cs17\ul\cf18\insrsid13333603\charrsid12874065 https://sourceforge.net/p/raspberry-gpio-python/wiki/Examples/}}}\sectd \ltrsect
\linex0\headery708\footery708\colsx708\endnhere\sectlinegrid360\sectdefaultcl\sftnbj {\rtlch\fcs1 \af31507 \ltrch\fcs0 \insrsid13333603  
\par 
\par }\pard\plain \ltrpar\s1\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\pagebb\widctlpar\wrapdefault\aspalpha\aspnum\faauto\outlinelevel0\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \ab\af0\afs48\alang1025 \ltrch\fcs0 
\b\fs48\lang1036\langfe1036\kerning36\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 RPi.GPIO module basics}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 
\par }\pard\plain \ltrpar\s2\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\outlinelevel1\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \ab\af0\afs36\alang1025 \ltrch\fcs0 
\b\fs36\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 Importing the module
\par }\pard\plain \ltrpar\s19\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 To import the RPi.GPIO module:
\par }\pard\plain \ltrpar\s20\ql \li0\ri0\widctlpar\tx916\tx1832\tx2748\tx3664\tx4580\tx5496\tx6412\tx7328\tx8244\tx9160\tx10076\tx10992\tx11908\tx12824\tx13740\tx14656\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 
\rtlch\fcs1 \af2\afs20\alang1025 \ltrch\fcs0 \f2\fs20\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af2 \ltrch\fcs0 \cs22\insrsid13333603 import}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cs23\insrsid13333603 RPi.GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs22\insrsid13333603 as}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs23\insrsid13333603 GPIO}{\rtlch\fcs1 
\af2 \ltrch\fcs0 \insrsid13333603 
\par }\pard\plain \ltrpar\s19\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 By doing it this way, you can refer to it as just GPIO through the rest of your script. 
\par To import the module and check to see if it is successful:
\par }\pard\plain \ltrpar\s20\ql \li0\ri0\widctlpar\tx916\tx1832\tx2748\tx3664\tx4580\tx5496\tx6412\tx7328\tx8244\tx9160\tx10076\tx10992\tx11908\tx12824\tx13740\tx14656\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 
\rtlch\fcs1 \af2\afs20\alang1025 \ltrch\fcs0 \f2\fs20\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af2 \ltrch\fcs0 \cs24\insrsid13333603 try}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 :}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\insrsid13333603 
\par     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs22\insrsid13333603 import}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs23\insrsid13333603 RPi.GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cs22\insrsid13333603 as}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs23\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 
\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs24\insrsid13333603 except}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs26\insrsid13333603 RuntimeError}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 :}{\rtlch\fcs1 \af2 
\ltrch\fcs0 \insrsid13333603 
\par     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs24\insrsid13333603 print}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs27\insrsid13333603 "Error importing RPi.GPIO!  This is probably because you need superuser privileges.  
You can achieve this by using 'sudo' to run your script"}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 )}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 
\par }\pard\plain \ltrpar\s2\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\outlinelevel1\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \ab\af0\afs36\alang1025 \ltrch\fcs0 
\b\fs36\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 Pin numbering
\par }\pard\plain \ltrpar\s19\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 
There are two ways of numbering the IO pins on a Raspberry Pi within RPi.GPIO. The first is using the BOARD numbering system. This refers to the pin numbers on the P1 header of the Ras
pberry Pi board. The advantage of using this numbering system is that your hardware will always work, regardless of the board revision of the RPi. You will not need to rewire your connector or change your code. 
\par The second numbering system is the BCM numbe
rs. This is a lower level way of working - it refers to the channel numbers on the Broadcom SOC. You have to always work with a diagram of which channel number goes to which pin on the RPi board. Your script could break between revisions of Raspberry Pi b
oards. 
\par To specify which you are using using (mandatory):
\par }\pard\plain \ltrpar\s20\ql \li0\ri0\widctlpar\tx916\tx1832\tx2748\tx3664\tx4580\tx5496\tx6412\tx7328\tx8244\tx9160\tx10076\tx10992\tx11908\tx12824\tx13740\tx14656\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 
\rtlch\fcs1 \af2\afs20\alang1025 \ltrch\fcs0 \f2\fs20\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cs28\insrsid13333603 setmode}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 BOARD}{
\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 )}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 
\par   }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs30\insrsid13333603 # or}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 
\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 setmode}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 
\ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 BCM}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 )}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 

\par }\pard\plain \ltrpar\s19\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 To detect which pin numbering system has been set (for example, by another Python module):
\par }\pard\plain \ltrpar\s20\ql \li0\ri0\widctlpar\tx916\tx1832\tx2748\tx3664\tx4580\tx5496\tx6412\tx7328\tx8244\tx9160\tx10076\tx10992\tx11908\tx12824\tx13740\tx14656\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 
\rtlch\fcs1 \af2\afs20\alang1025 \ltrch\fcs0 \f2\fs20\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 mode}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cs29\insrsid13333603 =}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 getmode}{
\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ()}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 
\par }\pard\plain \ltrpar\s19\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 The mode will be GPIO.BOARD, GPIO.BCM or None}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 
\par }\pard\plain \ltrpar\s2\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\outlinelevel1\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \ab\af0\afs36\alang1025 \ltrch\fcs0 
\b\fs36\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 Warnings
\par }\pard\plain \ltrpar\s19\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 
It is possible that you have more than one script/circuit on the GPIO of your Raspberry Pi. As a result of this, if RPi.GPIO detects that a pin has been configured to something other than the default (
input), you get a warning when you try to configure a script. To disable these warnings:
\par }\pard\plain \ltrpar\s20\ql \li0\ri0\widctlpar\tx916\tx1832\tx2748\tx3664\tx4580\tx5496\tx6412\tx7328\tx8244\tx9160\tx10076\tx10992\tx11908\tx12824\tx13740\tx14656\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 
\rtlch\fcs1 \af2\afs20\alang1025 \ltrch\fcs0 \f2\fs20\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cs28\insrsid13333603 setwarnings}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs31\insrsid13333603 False}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 )}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 
\par }\pard\plain \ltrpar\s2\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\outlinelevel1\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \ab\af0\afs36\alang1025 \ltrch\fcs0 
\b\fs36\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 Setup up a channel
\par }\pard\plain \ltrpar\s19\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 You need to set up every channel you are using as an input or an output. To configure a channel as an input:
\par }\pard\plain \ltrpar\s20\ql \li0\ri0\widctlpar\tx916\tx1832\tx2748\tx3664\tx4580\tx5496\tx6412\tx7328\tx8244\tx9160\tx10076\tx10992\tx11908\tx12824\tx13740\tx14656\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 
\rtlch\fcs1 \af2\afs20\alang1025 \ltrch\fcs0 \f2\fs20\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cs28\insrsid13333603 setup}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 channel}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ,}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{
\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 IN}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 )}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\insrsid13333603 
\par }\pard\plain \ltrpar\s19\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 (where channel is the channel number based on the numbering system you have specified (BOARD or BCM)). 
\par More advanced information about setting up input channels can be found }{\field\fldedit{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603  HYPERLINK "https://sourceforge.net/p/raspberry-gpio-python/wiki/Inputs/" }}{\fldrslt {\rtlch\fcs1 \af0 
\ltrch\fcs0 \cs17\ul\cf18\insrsid13333603 here}}}\sectd \ltrsect\linex0\headery708\footery708\colsx708\endnhere\sectlinegrid360\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 . 
\par To set up a channel as an output:
\par }\pard\plain \ltrpar\s20\ql \li0\ri0\widctlpar\tx916\tx1832\tx2748\tx3664\tx4580\tx5496\tx6412\tx7328\tx8244\tx9160\tx10076\tx10992\tx11908\tx12824\tx13740\tx14656\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 
\rtlch\fcs1 \af2\afs20\alang1025 \ltrch\fcs0 \f2\fs20\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cs28\insrsid13333603 setup}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 channel}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ,}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{
\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 OUT}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 )}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\insrsid13333603 
\par }\pard\plain \ltrpar\s19\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 (where channel is the channel number based on the numbering system you have specified (BOARD or BCM)). 
\par You can also specify an initial value for your output channel:
\par }\pard\plain \ltrpar\s20\ql \li0\ri0\widctlpar\tx916\tx1832\tx2748\tx3664\tx4580\tx5496\tx6412\tx7328\tx8244\tx9160\tx10076\tx10992\tx11908\tx12824\tx13740\tx14656\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 
\rtlch\fcs1 \af2\afs20\alang1025 \ltrch\fcs0 \f2\fs20\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cs28\insrsid13333603 setup}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 channel}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ,}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{
\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 OUT}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ,}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 initial}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 =}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{
\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 HIGH}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 )}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 
\par }\pard\plain \ltrpar\s2\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\outlinelevel1\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \ab\af0\afs36\alang1025 \ltrch\fcs0 
\b\fs36\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 Setup more than one channel
\par }\pard\plain \ltrpar\s19\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 You can set up more than one channel per call (release 0.5.8 onwards). For example:
\par }\pard\plain \ltrpar\s20\ql \li0\ri0\widctlpar\tx916\tx1832\tx2748\tx3664\tx4580\tx5496\tx6412\tx7328\tx8244\tx9160\tx10076\tx10992\tx11908\tx12824\tx13740\tx14656\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 
\rtlch\fcs1 \af2\afs20\alang1025 \ltrch\fcs0 \f2\fs20\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 chan_list}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cs29\insrsid13333603 =}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 [}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs32\insrsid13333603 11}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ,}{\rtlch\fcs1 \af2 
\ltrch\fcs0 \cs32\insrsid13333603 12}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ]}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs30\insrsid13333603 # add as many channels as you want!}{\rtlch\fcs1 \af2 
\ltrch\fcs0 \insrsid13333603 
\par                        }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs30\insrsid13333603 # you can tuples instead i.e.:}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 
\par                        }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs30\insrsid13333603 #   chan_list = (11,12)}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 
\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 setup}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cs28\insrsid13333603 chan_list}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ,}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{
\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 OUT}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 )}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 
\par }\pard\plain \ltrpar\s2\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\outlinelevel1\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \ab\af0\afs36\alang1025 \ltrch\fcs0 
\b\fs36\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 Input
\par }\pard\plain \ltrpar\s19\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 To read the value of a GPIO pin:
\par }\pard\plain \ltrpar\s20\ql \li0\ri0\widctlpar\tx916\tx1832\tx2748\tx3664\tx4580\tx5496\tx6412\tx7328\tx8244\tx9160\tx10076\tx10992\tx11908\tx12824\tx13740\tx14656\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 
\rtlch\fcs1 \af2\afs20\alang1025 \ltrch\fcs0 \f2\fs20\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cs28\insrsid13333603 input}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 channel}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 )}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 
\par }\pard\plain \ltrpar\s19\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 (where channel is the channel number based on the numbering system you have specified (
BOARD or BCM)). This will return either 0 / GPIO.LOW / False or 1 / GPIO.HIGH / True. }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 
\par }\pard\plain \ltrpar\s2\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\outlinelevel1\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \ab\af0\afs36\alang1025 \ltrch\fcs0 
\b\fs36\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 Output
\par }\pard\plain \ltrpar\s19\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 To set the output state of a GPIO pin:
\par }\pard\plain \ltrpar\s20\ql \li0\ri0\widctlpar\tx916\tx1832\tx2748\tx3664\tx4580\tx5496\tx6412\tx7328\tx8244\tx9160\tx10076\tx10992\tx11908\tx12824\tx13740\tx14656\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 
\rtlch\fcs1 \af2\afs20\alang1025 \ltrch\fcs0 \f2\fs20\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cs28\insrsid13333603 output}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 channel}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ,}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{
\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 state}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 )}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 
\par }\pard\plain \ltrpar\s19\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 (where channel is the channel number based on the numbering system you have specified (BOARD or BCM)). 
\par State can be 0 / GPIO.LOW / False or 1 / GPIO.HIGH / True. }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 
\par }\pard\plain \ltrpar\s2\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\outlinelevel1\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \ab\af0\afs36\alang1025 \ltrch\fcs0 
\b\fs36\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 Output to several channels
\par }\pard\plain \ltrpar\s19\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 You can output to many channels in the same call (release 0.5.8 onwards). For example:
\par }\pard\plain \ltrpar\s20\ql \li0\ri0\widctlpar\tx916\tx1832\tx2748\tx3664\tx4580\tx5496\tx6412\tx7328\tx8244\tx9160\tx10076\tx10992\tx11908\tx12824\tx13740\tx14656\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 
\rtlch\fcs1 \af2\afs20\alang1025 \ltrch\fcs0 \f2\fs20\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 chan_list}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cs29\insrsid13333603 =}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 [}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs32\insrsid13333603 11}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ,}{\rtlch\fcs1 \af2 
\ltrch\fcs0 \cs32\insrsid13333603 12}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ]}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603                              }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs30\insrsid13333603 # also works with tuples}{
\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 
\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 output}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cs28\insrsid13333603 chan_list}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ,}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{
\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 LOW}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 )}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603                 }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs30\insrsid13333603 # sets all to GPIO.LOW}{
\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 
\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 output}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cs28\insrsid13333603 chan_list}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ,}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{
\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 HIGH}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ,}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 LOW}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ))}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603    }{
\rtlch\fcs1 \af2 \ltrch\fcs0 \cs30\insrsid13333603 # sets first HIGH and second LOW}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 
\par }\pard\plain \ltrpar\s2\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\outlinelevel1\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \ab\af0\afs36\alang1025 \ltrch\fcs0 
\b\fs36\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 Cleanup
\par }\pard\plain \ltrpar\s19\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 A
t the end any program, it is good practice to clean up any resources you might have used. This is no different with RPi.GPIO. By returning all channels you have used back to inputs with no pull up/down, you can avoid accidental damage to your RPi by short
ing out the pins. Note that this will only clean up GPIO channels that your script has used. Note that GPIO.cleanup() also clears the pin numbering system in use.
\par To clean up at the end of your script:
\par }\pard\plain \ltrpar\s20\ql \li0\ri0\widctlpar\tx916\tx1832\tx2748\tx3664\tx4580\tx5496\tx6412\tx7328\tx8244\tx9160\tx10076\tx10992\tx11908\tx12824\tx13740\tx14656\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 
\rtlch\fcs1 \af2\afs20\alang1025 \ltrch\fcs0 \f2\fs20\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cs28\insrsid13333603 cleanup}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ()}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 
\par }\pard\plain \ltrpar\s19\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 It is possible that don't want to clean 
up every channel leaving some set up when your program exits. You can clean up individual channels, a list or a tuple of channels:
\par }\pard\plain \ltrpar\s20\ql \li0\ri0\widctlpar\tx916\tx1832\tx2748\tx3664\tx4580\tx5496\tx6412\tx7328\tx8244\tx9160\tx10076\tx10992\tx11908\tx12824\tx13740\tx14656\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 
\rtlch\fcs1 \af2\afs20\alang1025 \ltrch\fcs0 \f2\fs20\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cs28\insrsid13333603 cleanup}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 channel}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 )}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 
\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 cleanup}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 
\ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 channel1}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ,}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{
\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 channel2}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 )}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 )}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\insrsid13333603 
\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 cleanup}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 
\ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 [}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 channel1}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ,}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{
\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 channel2}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ]}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 )}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\insrsid13333603 
\par }\pard\plain \ltrpar\s2\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\outlinelevel1\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \ab\af0\afs36\alang1025 \ltrch\fcs0 
\b\fs36\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 RPi Board Information and RPi.GPIO version
\par }\pard\plain \ltrpar\s19\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 To discover information about your RPi:
\par }\pard\plain \ltrpar\s20\ql \li0\ri0\widctlpar\tx916\tx1832\tx2748\tx3664\tx4580\tx5496\tx6412\tx7328\tx8244\tx9160\tx10076\tx10992\tx11908\tx12824\tx13740\tx14656\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 
\rtlch\fcs1 \af2\afs20\alang1025 \ltrch\fcs0 \f2\fs20\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 GPIO.RPI_INFO
\par }\pard\plain \ltrpar\s19\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 To discover the Raspberry Pi board revision:
\par }\pard\plain \ltrpar\s20\ql \li0\ri0\widctlpar\tx916\tx1832\tx2748\tx3664\tx4580\tx5496\tx6412\tx7328\tx8244\tx9160\tx10076\tx10992\tx11908\tx12824\tx13740\tx14656\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 
\rtlch\fcs1 \af2\afs20\alang1025 \ltrch\fcs0 \f2\fs20\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 GPIO.RPI_INFO['P1_REVISION']
\par GPIO.RPI_REVISION    (deprecated)
\par }\pard\plain \ltrpar\s19\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 To discover the version of RPi.GPIO: 
\par }\pard\plain \ltrpar\s20\ql \li0\ri0\widctlpar\tx916\tx1832\tx2748\tx3664\tx4580\tx5496\tx6412\tx7328\tx8244\tx9160\tx10076\tx10992\tx11908\tx12824\tx13740\tx14656\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 
\rtlch\fcs1 \af2\afs20\alang1025 \ltrch\fcs0 \f2\fs20\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 GPIO.VERSION
\par }\pard\plain \ltrpar\ql \li0\ri0\sa200\sl276\slmult1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af31507\afs22\alang1025 \ltrch\fcs0 \f31506\fs22\lang1036\langfe1033\cgrid\langnp1036\langfenp1033 {\rtlch\fcs1 
\af31507 \ltrch\fcs0 \insrsid13333603 
\par }\pard\plain \ltrpar\s1\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\pagebb\widctlpar\wrapdefault\aspalpha\aspnum\faauto\outlinelevel0\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \ab\af0\afs48\alang1025 \ltrch\fcs0 
\b\fs48\lang1036\langfe1036\kerning36\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 Inputs
\par }\pard\plain \ltrpar\s19\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 
There are several ways of getting GPIO input into your program. The first and simplest way is to check the input value at a point in time. This is known as 'polling' and can potentially miss an input if your program reads the value at the wrong time
. Polling is performed in loops and can potentially be processor intensive. The other way of responding to a GPIO input is using 'interrupts' (edge detection). An edge is the name of a transition from HIGH to LOW (falling edge) or LOW to HIGH (rising edge
). }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 
\par }\pard\plain \ltrpar\s2\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\outlinelevel1\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \ab\af0\afs36\alang1025 \ltrch\fcs0 
\b\fs36\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 Pull up / Pull down resistors
\par }\pard\plain \ltrpar\s19\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 
If you do not have the input pin connected to anything, it will 'float'. In other words, the value that is read in is undefined because it is not connected to anything until you press a button or switch. It 
will probably change value a lot as a result of receiving mains interference. 
\par To get round this, we use a pull up or a pull down resistor. In this way, the default value of the input can be set. It is possible to have pull up/down resistors in hardware an
d using software. In hardware, a 10K resistor between the input channel and 3.3V (pull-up) or 0V (pull-down) is commonly used. The RPi.GPIO module allows you to configure the Broadcom SOC to do this in software:
\par }\pard\plain \ltrpar\s20\ql \li0\ri0\widctlpar\tx916\tx1832\tx2748\tx3664\tx4580\tx5496\tx6412\tx7328\tx8244\tx9160\tx10076\tx10992\tx11908\tx12824\tx13740\tx14656\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 
\rtlch\fcs1 \af2\afs20\alang1025 \ltrch\fcs0 \f2\fs20\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cs28\insrsid13333603 setup}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 channel}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ,}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{
\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 IN}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ,}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 pull_up_down}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 =}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{
\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 PUD_UP}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 )}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 
\par   }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs30\insrsid13333603 # or}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 
\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 setup}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cs28\insrsid13333603 channel}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ,}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{
\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 IN}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ,}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 pull_up_down}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cs29\insrsid13333603 =}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 PUD_DOWN}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 )}{
\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 
\par }\pard\plain \ltrpar\s19\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 (where channel is the channel number based on the numbering system you have specified - BOARD or BCM). }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 

\par }\pard\plain \ltrpar\s2\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\outlinelevel1\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \ab\af0\afs36\alang1025 \ltrch\fcs0 
\b\fs36\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 Testing inputs (polling)
\par }\pard\plain \ltrpar\s19\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 You can take a snapshot of an input at a moment in time:
\par }\pard\plain \ltrpar\s20\ql \li0\ri0\widctlpar\tx916\tx1832\tx2748\tx3664\tx4580\tx5496\tx6412\tx7328\tx8244\tx9160\tx10076\tx10992\tx11908\tx12824\tx13740\tx14656\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 
\rtlch\fcs1 \af2\afs20\alang1025 \ltrch\fcs0 \f2\fs20\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af2 \ltrch\fcs0 \cs24\insrsid13333603 if}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 input}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 channel}{
\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ):}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 
\par     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs24\insrsid13333603 print}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs27\insrsid13333603 'Input was HIGH'}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 )}{\rtlch\fcs1 
\af2 \ltrch\fcs0 \insrsid13333603 
\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs24\insrsid13333603 else}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 :}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 
\par     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs24\insrsid13333603 print}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs27\insrsid13333603 'Input was LOW'}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 )}{\rtlch\fcs1 
\af2 \ltrch\fcs0 \insrsid13333603 
\par }\pard\plain \ltrpar\s19\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 To wait for a button press by polling in a loop:
\par }\pard\plain \ltrpar\s20\ql \li0\ri0\widctlpar\tx916\tx1832\tx2748\tx3664\tx4580\tx5496\tx6412\tx7328\tx8244\tx9160\tx10076\tx10992\tx11908\tx12824\tx13740\tx14656\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 
\rtlch\fcs1 \af2\afs20\alang1025 \ltrch\fcs0 \f2\fs20\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af2 \ltrch\fcs0 \cs24\insrsid13333603 while}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 input}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 channel}{
\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 )}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 ==}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 LOW}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 :}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 
\par     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 time}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 sleep}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 
\ltrch\fcs0 \cs34\insrsid13333603 0.01}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 )}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603   }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs30\insrsid13333603 # wait 10 ms to give CPU chance to do other things}{
\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 
\par }\pard\plain \ltrpar\s19\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 (this assumes that pressing the button changes the input from LOW to HIGH) }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 
\par }\pard\plain \ltrpar\s2\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\outlinelevel1\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \ab\af0\afs36\alang1025 \ltrch\fcs0 
\b\fs36\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 Interrupts and Edge detection
\par }\pard\plain \ltrpar\s19\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 An edge is the change in state of an electrical signal from LOW to HIGH (rising edge) or from HIGH to LOW (falling edge). Quite often, we are more con
cerned by a change in state of an input than it's value. This change in state is an }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \cs35\i\insrsid13333603 event}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 . 
\par To avoid missing a button press while your program is busy doing something else, there are two ways to get round this: 
\par {\listtext\pard\plain\ltrpar \rtlch\fcs1 \af31507\afs22 \ltrch\fcs0 \f3\fs20\insrsid13333603 \loch\af3\dbch\af31506\hich\f3 \'b7\tab}}\pard\plain \ltrpar\ql \fi-360\li720\ri0\sb100\sa100\sbauto1\saauto1\widctlpar
\jclisttab\tx720\wrapdefault\aspalpha\aspnum\faauto\ls1\adjustright\rin0\lin720\itap0\pararsid13333603 \rtlch\fcs1 \af31507\afs22\alang1025 \ltrch\fcs0 \f31506\fs22\lang1036\langfe1033\cgrid\langnp1036\langfenp1033 {\rtlch\fcs1 \af31507 \ltrch\fcs0 
\insrsid13333603 the wait_for_edge() function 
\par {\listtext\pard\plain\ltrpar \rtlch\fcs1 \af31507\afs22 \ltrch\fcs0 \f3\fs20\insrsid13333603 \loch\af3\dbch\af31506\hich\f3 \'b7\tab}the event_detected() function 
\par {\listtext\pard\plain\ltrpar \rtlch\fcs1 \af31507\afs22 \ltrch\fcs0 \f3\fs20\insrsid13333603 \loch\af3\dbch\af31506\hich\f3 \'b7\tab}a threaded callback function that is run when an edge is detected }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \insrsid13333603 

\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb200\sl276\slmult1\keep\keepn\widctlpar\wrapdefault\aspalpha\aspnum\faauto\outlinelevel2\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \ab\af31503\afs22\alang1025 \ltrch\fcs0 
\b\fs22\cf17\lang1036\langfe1033\loch\af31502\hich\af31502\dbch\af31501\cgrid\langnp1036\langfenp1033 {\rtlch\fcs1 \af31503 \ltrch\fcs0 \insrsid13333603 \hich\af31502\dbch\af31501\loch\f31502 wait_for_edge() function
\par }\pard\plain \ltrpar\s19\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 The wait_for_edge() function is designed to block execution of your program until an edge is detected. In other words, the example above that waits
 for a button press could be rewritten as:
\par }\pard\plain \ltrpar\s20\ql \li0\ri0\widctlpar\tx916\tx1832\tx2748\tx3664\tx4580\tx5496\tx6412\tx7328\tx8244\tx9160\tx10076\tx10992\tx11908\tx12824\tx13740\tx14656\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 
\rtlch\fcs1 \af2\afs20\alang1025 \ltrch\fcs0 \f2\fs20\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cs28\insrsid13333603 wait_for_edge}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 channel}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ,}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{
\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 RISING}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 )}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\insrsid13333603 
\par }\pard\plain \ltrpar\s19\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 
Note that you can detect edges of type GPIO.RISING, GPIO.FALLING or GPIO.BOTH. The advantage of doing it this way is that it uses a negligible amount of CPU, so there is plenty left for other tasks. 
\par If you only want to wait for a certain length of time, you can use the timeout parameter:
\par }\pard\plain \ltrpar\s20\ql \li0\ri0\widctlpar\tx916\tx1832\tx2748\tx3664\tx4580\tx5496\tx6412\tx7328\tx8244\tx9160\tx10076\tx10992\tx11908\tx12824\tx13740\tx14656\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 
\rtlch\fcs1 \af2\afs20\alang1025 \ltrch\fcs0 \f2\fs20\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af2 \ltrch\fcs0 \cs30\insrsid13333603 # wait for up to 5 seconds for a rising edge (timeout is in milliseconds)}{\rtlch\fcs1 \af2 
\ltrch\fcs0 \insrsid13333603 
\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 channel}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 =}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 wait_for_edge}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 
channel}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ,}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO_RISING}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ,}{\rtlch\fcs1 \af2 
\ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 timeout}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 =}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs32\insrsid13333603 5000}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 )
}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 
\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs24\insrsid13333603 if}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 channel}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cs36\insrsid13333603 is}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs31\insrsid13333603 None}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 :}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 
\par     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs24\insrsid13333603 print}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs27\insrsid13333603 'Timeout occurred'}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 )}{\rtlch\fcs1 
\af2 \ltrch\fcs0 \insrsid13333603 
\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs24\insrsid13333603 else}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 :}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 
\par     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs24\insrsid13333603 print}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs27\insrsid13333603 'Edge detected on channel'}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ,}{
\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 channel}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 )}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb200\sl276\slmult1\keep\keepn\widctlpar\wrapdefault\aspalpha\aspnum\faauto\outlinelevel2\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \ab\af31503\afs22\alang1025 \ltrch\fcs0 
\b\fs22\cf17\lang1036\langfe1033\loch\af31502\hich\af31502\dbch\af31501\cgrid\langnp1036\langfenp1033 {\rtlch\fcs1 \af31503 \ltrch\fcs0 \insrsid13333603 \hich\af31502\dbch\af31501\loch\f31502 event_detected() function
\par }\pard\plain \ltrpar\s19\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 The event_detected() function is designed to be used in a loop with other things, but unlike polling it is not going to miss t
he change in state of an input while the CPU is busy working on other things. This could be useful when using something like Pygame or PyQt where there is a main loop listening and responding to GUI events in a timely basis.
\par }\pard\plain \ltrpar\s20\ql \li0\ri0\widctlpar\tx916\tx1832\tx2748\tx3664\tx4580\tx5496\tx6412\tx7328\tx8244\tx9160\tx10076\tx10992\tx11908\tx12824\tx13740\tx14656\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 
\rtlch\fcs1 \af2\afs20\alang1025 \ltrch\fcs0 \f2\fs20\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cs28\insrsid13333603 add_event_detect}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 channel}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ,}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  
}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 RISING}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 )}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\insrsid13333603   }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs30\insrsid13333603 # add rising edge detection on a channel}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 
\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 do_something}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ()}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 
\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs24\insrsid13333603 if}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cs28\insrsid13333603 event_detected}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 channel}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ):}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 

\par     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs24\insrsid13333603 print}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs27\insrsid13333603 'Button pressed'}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 )}{\rtlch\fcs1 
\af2 \ltrch\fcs0 \insrsid13333603 
\par }\pard\plain \ltrpar\s19\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 Note that you can detect events for GPIO.RISING, GPIO.FALLING or GPIO.BOTH. }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb200\sl276\slmult1\keep\keepn\widctlpar\wrapdefault\aspalpha\aspnum\faauto\outlinelevel2\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \ab\af31503\afs22\alang1025 \ltrch\fcs0 
\b\fs22\cf17\lang1036\langfe1033\loch\af31502\hich\af31502\dbch\af31501\cgrid\langnp1036\langfenp1033 {\rtlch\fcs1 \af31503 \ltrch\fcs0 \insrsid13333603 \hich\af31502\dbch\af31501\loch\f31502 Threaded callbacks
\par }\pard\plain \ltrpar\s19\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 RPi.GPIO runs a second thread
 for callback functions. This means that callback functions can be run at the same time as your main program, in immediate response to an edge. For example:
\par }\pard\plain \ltrpar\s20\ql \li0\ri0\widctlpar\tx916\tx1832\tx2748\tx3664\tx4580\tx5496\tx6412\tx7328\tx8244\tx9160\tx10076\tx10992\tx11908\tx12824\tx13740\tx14656\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 
\rtlch\fcs1 \af2\afs20\alang1025 \ltrch\fcs0 \f2\fs20\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af2 \ltrch\fcs0 \cs24\insrsid13333603 def}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cs37\insrsid13333603 my_callback}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 channel}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ):}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 

\par     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs24\insrsid13333603 print}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs27\insrsid13333603 'This is a edge event callback function!'}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cs25\insrsid13333603 )}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 
\par     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs24\insrsid13333603 print}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs27\insrsid13333603 'Edge detected on channel }{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cs38\dbch\af31501\insrsid13333603 \hich\af2\dbch\af31501\loch\f2 %s}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs27\insrsid13333603 '}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 %}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 channel}{\rtlch\fcs1 \af2 
\ltrch\fcs0 \cs25\insrsid13333603 )}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 
\par     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs24\insrsid13333603 print}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs27\insrsid13333603 'This is run in a different thread to your main program'}{\rtlch\fcs1 \af2 
\ltrch\fcs0 \cs25\insrsid13333603 )}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 
\par 
\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 add_event_detect}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 
\ltrch\fcs0 \cs28\insrsid13333603 channel}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ,}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .
}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 RISING}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ,}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 callback}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cs29\insrsid13333603 =}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 my_callback}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 )}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603   }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs30\insrsid13333603 
# add rising edge detection on a channel}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 
\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 ...}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 the}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 rest}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 of}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 your}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 
\ltrch\fcs0 \cs28\insrsid13333603 program}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 ...}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 
\par }\pard\plain \ltrpar\s19\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 If you wanted more than one callback function:
\par }\pard\plain \ltrpar\s20\ql \li0\ri0\widctlpar\tx916\tx1832\tx2748\tx3664\tx4580\tx5496\tx6412\tx7328\tx8244\tx9160\tx10076\tx10992\tx11908\tx12824\tx13740\tx14656\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 
\rtlch\fcs1 \af2\afs20\alang1025 \ltrch\fcs0 \f2\fs20\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af2 \ltrch\fcs0 \cs24\insrsid13333603 def}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cs37\insrsid13333603 my_callback_one}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 channel}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ):}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 

\par     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs24\insrsid13333603 print}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs27\insrsid13333603 'Callback one'}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 )}{\rtlch\fcs1 
\af2 \ltrch\fcs0 \insrsid13333603 
\par 
\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs24\insrsid13333603 def}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs37\insrsid13333603 my_callback_two}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 
\ltrch\fcs0 \cs28\insrsid13333603 channel}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ):}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 
\par     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs24\insrsid13333603 print}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs27\insrsid13333603 'Callback two'}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 )}{\rtlch\fcs1 
\af2 \ltrch\fcs0 \insrsid13333603 
\par 
\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 add_event_detect}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 
\ltrch\fcs0 \cs28\insrsid13333603 channel}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ,}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .
}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 RISING}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 )}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 
\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 add_event_callback}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 
\ltrch\fcs0 \cs28\insrsid13333603 channel}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ,}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 my_callback_one}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cs25\insrsid13333603 )}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 
\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 add_event_callback}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 
\ltrch\fcs0 \cs28\insrsid13333603 channel}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ,}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 my_callback_two}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cs25\insrsid13333603 )}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 
\par }\pard\plain \ltrpar\s19\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 
Note that in this case, the callback functions are run sequentially, not concurrently. This is because there is only one thread used for callbacks, in which every callback is run, in the order in which they have been defined. }{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid13333603 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb200\sl276\slmult1\keep\keepn\widctlpar\wrapdefault\aspalpha\aspnum\faauto\outlinelevel2\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \ab\af31503\afs22\alang1025 \ltrch\fcs0 
\b\fs22\cf17\lang1036\langfe1033\loch\af31502\hich\af31502\dbch\af31501\cgrid\langnp1036\langfenp1033 {\rtlch\fcs1 \af31503 \ltrch\fcs0 \insrsid13333603 \hich\af31502\dbch\af31501\loch\f31502 Switch debounce
\par }\pard\plain \ltrpar\s19\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 
You may notice that the callbacks are called more than once for each button press. This is as a result of what is known as 'switch bounce'. There are two ways of dealing with switch bounce: 
\par {\listtext\pard\plain\ltrpar \rtlch\fcs1 \af31507\afs22 \ltrch\fcs0 \f3\fs20\insrsid13333603 \loch\af3\dbch\af31506\hich\f3 \'b7\tab}}\pard\plain \ltrpar\ql \fi-360\li720\ri0\sb100\sa100\sbauto1\saauto1\widctlpar
\jclisttab\tx720\wrapdefault\aspalpha\aspnum\faauto\ls2\adjustright\rin0\lin720\itap0\pararsid13333603 \rtlch\fcs1 \af31507\afs22\alang1025 \ltrch\fcs0 \f31506\fs22\lang1036\langfe1033\cgrid\langnp1036\langfenp1033 {\rtlch\fcs1 \af31507 \ltrch\fcs0 
\insrsid13333603 add a 0.1uF capacitor across your switch. 
\par {\listtext\pard\plain\ltrpar \rtlch\fcs1 \af31507\afs22 \ltrch\fcs0 \f3\fs20\insrsid13333603 \loch\af3\dbch\af31506\hich\f3 \'b7\tab}software debouncing 
\par {\listtext\pard\plain\ltrpar \rtlch\fcs1 \af31507\afs22 \ltrch\fcs0 \f3\fs20\insrsid13333603 \loch\af3\dbch\af31506\hich\f3 \'b7\tab}a combination of both 
\par }\pard\plain \ltrpar\s19\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 
To debounce using software, add the bouncetime= parameter to a function where you specify a callback function. Bouncetime should be specified in milliseconds. For example:
\par }\pard\plain \ltrpar\s20\ql \li0\ri0\widctlpar\tx916\tx1832\tx2748\tx3664\tx4580\tx5496\tx6412\tx7328\tx8244\tx9160\tx10076\tx10992\tx11908\tx12824\tx13740\tx14656\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 
\rtlch\fcs1 \af2\afs20\alang1025 \ltrch\fcs0 \f2\fs20\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af2 \ltrch\fcs0 \cs30\insrsid13333603 # add rising edge detection on
 a channel, ignoring further edges for 200ms for switch bounce handling}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 
\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 add_event_detect}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 
\ltrch\fcs0 \cs28\insrsid13333603 channel}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ,}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .
}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 RISING}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ,}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 callback}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cs29\insrsid13333603 =}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 my_callback}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ,}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 bouncetime}{
\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 =}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs32\insrsid13333603 200}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 )}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 
\par }\pard\plain \ltrpar\s19\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 or
\par }\pard\plain \ltrpar\s20\ql \li0\ri0\widctlpar\tx916\tx1832\tx2748\tx3664\tx4580\tx5496\tx6412\tx7328\tx8244\tx9160\tx10076\tx10992\tx11908\tx12824\tx13740\tx14656\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 
\rtlch\fcs1 \af2\afs20\alang1025 \ltrch\fcs0 \f2\fs20\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cs28\insrsid13333603 add_event_callback}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 channel}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ,}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 my_callback}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ,}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 bouncetime}{
\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 =}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs32\insrsid13333603 200}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 )}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb200\sl276\slmult1\keep\keepn\widctlpar\wrapdefault\aspalpha\aspnum\faauto\outlinelevel2\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \ab\af31503\afs22\alang1025 \ltrch\fcs0 
\b\fs22\cf17\lang1036\langfe1033\loch\af31502\hich\af31502\dbch\af31501\cgrid\langnp1036\langfenp1033 {\rtlch\fcs1 \af31503 \ltrch\fcs0 \insrsid13333603 \hich\af31502\dbch\af31501\loch\f31502 Remove event detection
\par }\pard\plain \ltrpar\s19\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 If for some reason, your program no longer wishes to detect edge events, it is possible to stop them:
\par }\pard\plain \ltrpar\s20\ql \li0\ri0\widctlpar\tx916\tx1832\tx2748\tx3664\tx4580\tx5496\tx6412\tx7328\tx8244\tx9160\tx10076\tx10992\tx11908\tx12824\tx13740\tx14656\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 
\rtlch\fcs1 \af2\afs20\alang1025 \ltrch\fcs0 \f2\fs20\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cs28\insrsid13333603 remove_event_detect}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 channel}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 )}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\insrsid13333603 
\par }\pard\plain \ltrpar\ql \li0\ri0\sa200\sl276\slmult1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af31507\afs22\alang1025 \ltrch\fcs0 \f31506\fs22\lang1036\langfe1033\cgrid\langnp1036\langfenp1033 {\rtlch\fcs1 
\af31507 \ltrch\fcs0 \insrsid13333603 
\par }\pard\plain \ltrpar\s1\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\pagebb\widctlpar\wrapdefault\aspalpha\aspnum\faauto\outlinelevel0\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \ab\af0\afs48\alang1025 \ltrch\fcs0 
\b\fs48\lang1036\langfe1036\kerning36\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 GPIO Outputs
\par }\pard\plain \ltrpar\s19\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 1. First set up RPi.GPIO (as described }{\field\fldedit{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603  
HYPERLINK "https://sourceforge.net/p/raspberry-gpio-python/wiki/BasicUsage/" }}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \cs17\ul\cf18\insrsid13333603 here}}}\sectd \ltrsect
\linex0\headery708\footery708\colsx708\endnhere\sectlinegrid360\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 ) 
\par }\pard\plain \ltrpar\s20\ql \li0\ri0\widctlpar\tx916\tx1832\tx2748\tx3664\tx4580\tx5496\tx6412\tx7328\tx8244\tx9160\tx10076\tx10992\tx11908\tx12824\tx13740\tx14656\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 
\rtlch\fcs1 \af2\afs20\alang1025 \ltrch\fcs0 \f2\fs20\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af2 \ltrch\fcs0 \cs22\insrsid13333603 import}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cs23\insrsid13333603 RPi.GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs22\insrsid13333603 as}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs23\insrsid13333603 GPIO}{\rtlch\fcs1 
\af2 \ltrch\fcs0 \insrsid13333603 
\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 setmode}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 
\ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 BOARD}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 )}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 

\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 setup}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cs32\insrsid13333603 12}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ,}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 
\af2 \ltrch\fcs0 \cs28\insrsid13333603 OUT}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 )}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 
\par }\pard\plain \ltrpar\s19\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 2. To set an output high: 
\par }\pard\plain \ltrpar\s20\ql \li0\ri0\widctlpar\tx916\tx1832\tx2748\tx3664\tx4580\tx5496\tx6412\tx7328\tx8244\tx9160\tx10076\tx10992\tx11908\tx12824\tx13740\tx14656\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 
\rtlch\fcs1 \af2\afs20\alang1025 \ltrch\fcs0 \f2\fs20\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cs28\insrsid13333603 output}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs32\insrsid13333603 12}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ,}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 
\af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 HIGH}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 )}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\insrsid13333603 
\par  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs30\insrsid13333603 # or}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 
\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 output}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cs32\insrsid13333603 12}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ,}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs32\insrsid13333603 1}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 )}{\rtlch\fcs1 \af2 
\ltrch\fcs0 \insrsid13333603 
\par  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs30\insrsid13333603 # or}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 
\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 output}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cs32\insrsid13333603 12}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ,}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs31\insrsid13333603 True}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 )}{\rtlch\fcs1 
\af2 \ltrch\fcs0 \insrsid13333603 
\par }\pard\plain \ltrpar\s19\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 3. To set an output low: 
\par }\pard\plain \ltrpar\s20\ql \li0\ri0\widctlpar\tx916\tx1832\tx2748\tx3664\tx4580\tx5496\tx6412\tx7328\tx8244\tx9160\tx10076\tx10992\tx11908\tx12824\tx13740\tx14656\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 
\rtlch\fcs1 \af2\afs20\alang1025 \ltrch\fcs0 \f2\fs20\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cs28\insrsid13333603 output}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs32\insrsid13333603 12}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ,}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 
\af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 LOW}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 )}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 

\par  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs30\insrsid13333603 # or}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 
\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 output}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cs32\insrsid13333603 12}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ,}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs32\insrsid13333603 0}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 )}{\rtlch\fcs1 \af2 
\ltrch\fcs0 \insrsid13333603 
\par  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs30\insrsid13333603 # or}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 
\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 output}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cs32\insrsid13333603 12}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ,}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs31\insrsid13333603 False}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 )}{\rtlch\fcs1 
\af2 \ltrch\fcs0 \insrsid13333603 
\par }\pard\plain \ltrpar\s19\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 4. To output to several channels at the same time:
\par }\pard\plain \ltrpar\s20\ql \li0\ri0\widctlpar\tx916\tx1832\tx2748\tx3664\tx4580\tx5496\tx6412\tx7328\tx8244\tx9160\tx10076\tx10992\tx11908\tx12824\tx13740\tx14656\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 
\rtlch\fcs1 \af2\afs20\alang1025 \ltrch\fcs0 \f2\fs20\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 chan_list}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cs29\insrsid13333603 =}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs32\insrsid13333603 11}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ,}{\rtlch\fcs1 \af2 
\ltrch\fcs0 \cs32\insrsid13333603 12}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 )}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 
\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 output}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cs28\insrsid13333603 chan_list}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ,}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{
\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 LOW}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 )}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs30\insrsid13333603 # all LOW}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\insrsid13333603 
\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 output}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cs28\insrsid13333603 chan_list}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ,}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{
\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 HIGH}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ,}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 LOW}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ))}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603   }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs30\insrsid13333603 
# first LOW, second HIGH}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 
\par }\pard\plain \ltrpar\s19\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 5. Clean up at the end of your program 
\par }\pard\plain \ltrpar\s20\ql \li0\ri0\widctlpar\tx916\tx1832\tx2748\tx3664\tx4580\tx5496\tx6412\tx7328\tx8244\tx9160\tx10076\tx10992\tx11908\tx12824\tx13740\tx14656\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 
\rtlch\fcs1 \af2\afs20\alang1025 \ltrch\fcs0 \f2\fs20\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cs28\insrsid13333603 cleanup}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ()}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 
\par }\pard\plain \ltrpar\s19\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 Note that you can read the current state of a channel set up as an output using the input() function. For example to toggle an output: 
\par }\pard\plain \ltrpar\s20\ql \li0\ri0\widctlpar\tx916\tx1832\tx2748\tx3664\tx4580\tx5496\tx6412\tx7328\tx8244\tx9160\tx10076\tx10992\tx11908\tx12824\tx13740\tx14656\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 
\rtlch\fcs1 \af2\afs20\alang1025 \ltrch\fcs0 \f2\fs20\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cs28\insrsid13333603 output}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs32\insrsid13333603 12}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ,}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 
\af2 \ltrch\fcs0 \cs36\insrsid13333603 not}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 
input}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs32\insrsid13333603 12}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ))}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 
\par }\pard\plain \ltrpar\ql \li0\ri0\sa200\sl276\slmult1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af31507\afs22\alang1025 \ltrch\fcs0 \f31506\fs22\lang1036\langfe1033\cgrid\langnp1036\langfenp1033 {\rtlch\fcs1 
\af31507 \ltrch\fcs0 \insrsid13333603 
\par }\pard\plain \ltrpar\s1\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\pagebb\widctlpar\wrapdefault\aspalpha\aspnum\faauto\outlinelevel0\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \ab\af0\afs48\alang1025 \ltrch\fcs0 
\b\fs48\lang1036\langfe1036\kerning36\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 Using PWM in RPi.GPIO
\par }\pard\plain \ltrpar\s19\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 To create a PWM instance:
\par }\pard\plain \ltrpar\s20\ql \li0\ri0\widctlpar\tx916\tx1832\tx2748\tx3664\tx4580\tx5496\tx6412\tx7328\tx8244\tx9160\tx10076\tx10992\tx11908\tx12824\tx13740\tx14656\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 
\rtlch\fcs1 \af2\afs20\alang1025 \ltrch\fcs0 \f2\fs20\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 p}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cs29\insrsid13333603 =}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 PWM}{\rtlch\fcs1 
\af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 channel}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ,}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cs28\insrsid13333603 frequency}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 )}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 
\par }\pard\plain \ltrpar\s19\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 To start PWM:
\par }\pard\plain \ltrpar\s20\ql \li0\ri0\widctlpar\tx916\tx1832\tx2748\tx3664\tx4580\tx5496\tx6412\tx7328\tx8244\tx9160\tx10076\tx10992\tx11908\tx12824\tx13740\tx14656\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 
\rtlch\fcs1 \af2\afs20\alang1025 \ltrch\fcs0 \f2\fs20\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 p}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cs28\insrsid13333603 start}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 dc}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 )}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603    }{\rtlch\fcs1 
\af2 \ltrch\fcs0 \cs30\insrsid13333603 # where dc is the duty cycle (0.0 <= dc <= 100.0)}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 
\par }\pard\plain \ltrpar\s19\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 To change the frequency:
\par }\pard\plain \ltrpar\s20\ql \li0\ri0\widctlpar\tx916\tx1832\tx2748\tx3664\tx4580\tx5496\tx6412\tx7328\tx8244\tx9160\tx10076\tx10992\tx11908\tx12824\tx13740\tx14656\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 
\rtlch\fcs1 \af2\afs20\alang1025 \ltrch\fcs0 \f2\fs20\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 p}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cs28\insrsid13333603 ChangeFrequency}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 freq}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 )}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603    }{
\rtlch\fcs1 \af2 \ltrch\fcs0 \cs30\insrsid13333603 # where freq is the new frequency in Hz}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 
\par }\pard\plain \ltrpar\s19\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 To change the duty cycle:
\par }\pard\plain \ltrpar\s20\ql \li0\ri0\widctlpar\tx916\tx1832\tx2748\tx3664\tx4580\tx5496\tx6412\tx7328\tx8244\tx9160\tx10076\tx10992\tx11908\tx12824\tx13740\tx14656\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 
\rtlch\fcs1 \af2\afs20\alang1025 \ltrch\fcs0 \f2\fs20\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 p}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cs28\insrsid13333603 ChangeDutyCycle}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 dc}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 )}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603   }{
\rtlch\fcs1 \af2 \ltrch\fcs0 \cs30\insrsid13333603 # where 0.0 <= dc <= 100.0}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 
\par }\pard\plain \ltrpar\s19\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 To stop PWM:
\par }\pard\plain \ltrpar\s20\ql \li0\ri0\widctlpar\tx916\tx1832\tx2748\tx3664\tx4580\tx5496\tx6412\tx7328\tx8244\tx9160\tx10076\tx10992\tx11908\tx12824\tx13740\tx14656\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 
\rtlch\fcs1 \af2\afs20\alang1025 \ltrch\fcs0 \f2\fs20\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 p}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cs28\insrsid13333603 stop}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ()}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 
\par }\pard\plain \ltrpar\s19\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 Note that PWM will also stop if the instance variable 'p' goes out of scope. 
\par An example to blink an LED once every two seconds:
\par }\pard\plain \ltrpar\s20\ql \li0\ri0\widctlpar\tx916\tx1832\tx2748\tx3664\tx4580\tx5496\tx6412\tx7328\tx8244\tx9160\tx10076\tx10992\tx11908\tx12824\tx13740\tx14656\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 
\rtlch\fcs1 \af2\afs20\alang1025 \ltrch\fcs0 \f2\fs20\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af2 \ltrch\fcs0 \cs22\insrsid13333603 import}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cs23\insrsid13333603 RPi.GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs22\insrsid13333603 as}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs23\insrsid13333603 GPIO}{\rtlch\fcs1 
\af2 \ltrch\fcs0 \insrsid13333603 
\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 setmode}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 
\ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 BOARD}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 )}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 

\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 setup}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cs32\insrsid13333603 12}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ,}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 
\af2 \ltrch\fcs0 \cs28\insrsid13333603 OUT}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 )}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 
\par 
\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 p}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 =}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 PWM}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs32\insrsid13333603 12}{
\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ,}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs34\insrsid13333603 0.5}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 )}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\insrsid13333603 
\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 p}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 start}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cs32\insrsid13333603 1}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 )}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 
\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs39\insrsid13333603 input}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs27\insrsid13333603 'Press return to stop:'}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 )}{
\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603    }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs30\insrsid13333603 # use raw_input for Python 2}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 
\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 p}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 stop}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ()}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\insrsid13333603 
\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 cleanup}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ()}{\rtlch\fcs1 \af2 
\ltrch\fcs0 \insrsid13333603 
\par }\pard\plain \ltrpar\s19\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 An example to brighten/dim an LED:
\par }\pard\plain \ltrpar\s20\ql \li0\ri0\widctlpar\tx916\tx1832\tx2748\tx3664\tx4580\tx5496\tx6412\tx7328\tx8244\tx9160\tx10076\tx10992\tx11908\tx12824\tx13740\tx14656\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 
\rtlch\fcs1 \af2\afs20\alang1025 \ltrch\fcs0 \f2\fs20\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af2 \ltrch\fcs0 \cs22\insrsid13333603 import}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cs23\insrsid13333603 time}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 
\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs22\insrsid13333603 import}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs23\insrsid13333603 RPi.GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cs22\insrsid13333603 as}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs23\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 
\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 setmode}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 
\ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 BOARD}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 )}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 

\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 setup}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cs32\insrsid13333603 12}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ,}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 
\af2 \ltrch\fcs0 \cs28\insrsid13333603 OUT}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 )}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 
\par 
\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 p}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 =}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 PWM}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs32\insrsid13333603 12}{
\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ,}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs32\insrsid13333603 50}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 )}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\insrsid13333603   }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs30\insrsid13333603 # channel=12 frequency=50Hz}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 
\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 p}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 start}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cs32\insrsid13333603 0}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 )}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 
\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs24\insrsid13333603 try}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 :}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 
\par     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs24\insrsid13333603 while}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs32\insrsid13333603 1}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 :}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\insrsid13333603 
\par         }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs24\insrsid13333603 for}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 dc}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cs36\insrsid13333603 in}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs39\insrsid13333603 range}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs32\insrsid13333603 0}{\rtlch\fcs1 
\af2 \ltrch\fcs0 \cs25\insrsid13333603 ,}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs32\insrsid13333603 101}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ,}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{
\rtlch\fcs1 \af2 \ltrch\fcs0 \cs32\insrsid13333603 5}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ):}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 
\par             }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 p}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 ChangeDutyCycle}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{
\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 dc}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 )}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 
\par             }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 time}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 sleep}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 
\ltrch\fcs0 \cs34\insrsid13333603 0.1}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 )}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 
\par         }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs24\insrsid13333603 for}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 dc}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cs36\insrsid13333603 in}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs39\insrsid13333603 range}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs32\insrsid13333603 100}{\rtlch\fcs1 
\af2 \ltrch\fcs0 \cs25\insrsid13333603 ,}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 -}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs32\insrsid13333603 1}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ,}{
\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 -}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs32\insrsid13333603 5}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ):}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\insrsid13333603 
\par             }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 p}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 ChangeDutyCycle}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{
\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 dc}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 )}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 
\par             }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 time}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 sleep}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 
\ltrch\fcs0 \cs34\insrsid13333603 0.1}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 )}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 
\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs24\insrsid13333603 except}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs26\insrsid13333603 KeyboardInterrupt}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 :}{\rtlch\fcs1 \af2 
\ltrch\fcs0 \insrsid13333603 
\par     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs24\insrsid13333603 pass}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 
\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 p}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 stop}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ()}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\insrsid13333603 
\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 cleanup}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 ()}{\rtlch\fcs1 \af2 
\ltrch\fcs0 \insrsid13333603 
\par }\pard\plain \ltrpar\ql \li0\ri0\sa200\sl276\slmult1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af31507\afs22\alang1025 \ltrch\fcs0 \f31506\fs22\lang1036\langfe1033\cgrid\langnp1036\langfenp1033 {\rtlch\fcs1 
\af31507 \ltrch\fcs0 \insrsid13333603 
\par 
\par }\pard\plain \ltrpar\s1\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\pagebb\widctlpar\wrapdefault\aspalpha\aspnum\faauto\outlinelevel0\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \ab\af0\afs48\alang1025 \ltrch\fcs0 
\b\fs48\lang1036\langfe1036\kerning36\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 gpio_function(channel)
\par }\pard\plain \ltrpar\s19\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 Shows the function of a GPIO channel.\line For example:
\par }\pard\plain \ltrpar\s20\ql \li0\ri0\widctlpar\tx916\tx1832\tx2748\tx3664\tx4580\tx5496\tx6412\tx7328\tx8244\tx9160\tx10076\tx10992\tx11908\tx12824\tx13740\tx14656\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 
\rtlch\fcs1 \af2\afs20\alang1025 \ltrch\fcs0 \f2\fs20\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af2 \ltrch\fcs0 \cs22\insrsid13333603 import}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cs23\insrsid13333603 RPi.GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs22\insrsid13333603 as}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs23\insrsid13333603 GPIO}{\rtlch\fcs1 
\af2 \ltrch\fcs0 \insrsid13333603 
\par 
\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 setmode}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 
\ltrch\fcs0 \cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 BOARD}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 )}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 

\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 func}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 =}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603  }{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cs28\insrsid13333603 GPIO}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs29\insrsid13333603 .}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 gpio_function}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 (}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs28\insrsid13333603 
pin}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cs25\insrsid13333603 )}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid13333603 
\par }\pard\plain \ltrpar\s19\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid13333603 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1036\langfe1036\cgrid\langnp1036\langfenp1036 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid13333603 will return a value from:\line GPIO.IN, GPIO.OUT, GPIO.SPI, GPIO.I2C, GPIO.HARD_PWM, GPIO.SERIAL, GPIO.UNKNOWN
\par }\pard\plain \ltrpar\ql \li0\ri0\sa200\sl276\slmult1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af31507\afs22\alang1025 \ltrch\fcs0 \f31506\fs22\lang1036\langfe1033\cgrid\langnp1036\langfenp1033 {\rtlch\fcs1 
\af31507 \ltrch\fcs0 \insrsid13333603 
\par 
\par 
\par }{\*\themedata 504b030414000600080000002100e9de0fbfff0000001c020000130000005b436f6e74656e745f54797065735d2e786d6cac91cb4ec3301045f748fc83e52d4a
9cb2400825e982c78ec7a27cc0c8992416c9d8b2a755fbf74cd25442a820166c2cd933f79e3be372bd1f07b5c3989ca74aaff2422b24eb1b475da5df374fd9ad
5689811a183c61a50f98f4babebc2837878049899a52a57be670674cb23d8e90721f90a4d2fa3802cb35762680fd800ecd7551dc18eb899138e3c943d7e503b6
b01d583deee5f99824e290b4ba3f364eac4a430883b3c092d4eca8f946c916422ecab927f52ea42b89a1cd59c254f919b0e85e6535d135a8de20f20b8c12c3b0
0c895fcf6720192de6bf3b9e89ecdbd6596cbcdd8eb28e7c365ecc4ec1ff1460f53fe813d3cc7f5b7f020000ffff0300504b030414000600080000002100a5d6
a7e7c0000000360100000b0000005f72656c732f2e72656c73848fcf6ac3300c87ef85bd83d17d51d2c31825762fa590432fa37d00e1287f68221bdb1bebdb4f
c7060abb0884a4eff7a93dfeae8bf9e194e720169aaa06c3e2433fcb68e1763dbf7f82c985a4a725085b787086a37bdbb55fbc50d1a33ccd311ba548b6309512
0f88d94fbc52ae4264d1c910d24a45db3462247fa791715fd71f989e19e0364cd3f51652d73760ae8fa8c9ffb3c330cc9e4fc17faf2ce545046e37944c69e462
a1a82fe353bd90a865aad41ed0b5b8f9d6fd010000ffff0300504b0304140006000800000021006b799616830000008a0000001c0000007468656d652f746865
6d652f7468656d654d616e616765722e786d6c0ccc4d0ac3201040e17da17790d93763bb284562b2cbaebbf600439c1a41c7a0d29fdbd7e5e38337cedf14d59b
4b0d592c9c070d8a65cd2e88b7f07c2ca71ba8da481cc52c6ce1c715e6e97818c9b48d13df49c873517d23d59085adb5dd20d6b52bd521ef2cdd5eb9246a3d8b
4757e8d3f729e245eb2b260a0238fd010000ffff0300504b030414000600080000002100b18954f3ac060000a51b0000160000007468656d652f7468656d652f
7468656d65312e786d6cec594f6f1b4514bf23f11d467b6f6327761a4775aad8b11b68d346b15bd4e37877bc3bcdecce6a669cd437d41e9190100571a0123790
1050a995b894131f25500445ea57e0cdccee7a275e93a48da082e6d0dab3bf79ffdf6fdeac2f5fb91733744084a43c697bf58b350f91c4e7014dc2b6776bd8bf
b0e621a9701260c613d2f6a6447a5736de7de7325e5711890982fd895cc76d2f522a5d5f5a923e2c637991a7248167632e62ace0ab089702810f416ecc96966b
b5d5a518d3c443098e41ec30faf91b1076733ca63ef13672e93d062a1225f582cfc440cb26d9961236d8af6b849cca2e13e800b3b6078a027e3824f794871896
0a1eb4bd9af9f396362e2fe1f56c13530bf696f6f5cd5fb62fdb10ec2f1b9d221c154aebfd46ebd25621df00989ac7f57abd6eaf5ec83300ecfbe0a9b5a52cb3
d15fab7772992590fd382fbb5b6bd61a2ebe247f65cee656a7d369b6325bac5003b21f1b73f8b5da6a6373d9c11b90c537e7f08dce66b7bbeae00dc8e257e7f0
fd4badd5868b37a088d1647f0ead13daef67d20bc898b3ed4af81ac0d76a197c86826a28aa4bab18f3442daab518dfe5a20f000d6458d104a9694ac6d88732ee
e2782428d60af03ac1a52776c997734b5a1792bea0a96a7befa7185a6226efe5b3ef5e3e7b828eee3f3dbaffe3d1830747f77fb0829c5ddb3809cbbb5e7cfdc9
9f8f3e447f3cf9eac5c3cfaaf1b28cfff5fb8f7ef9e9d36a20b4cfcc9ce79f3ffeede9e3e75f7cfcfbb70f2be09b028fcaf0218d894437c821dae3313866a2e2
5a4e46e26c3b8611a6e51d9b49287182b5960af93d1539e81b53ccb2ec387674881bc1db02e8a30a787572d73178108989a2159aaf45b103dce19c75b8a88cc2
35adab14e6e12409ab958b4919b787f14195ee2e4e9cfcf62629f0665e968ee3dd883866ee329c281c928428a49ff17d422abcbb43a913d71dea0b2ef958a13b
147530ad0cc9908e9c6a9a6ddaa631e4655ae533e4db89cdce6dd4e1accaeb2d72e022a12b30ab307e489813c6ab78a2705c25728863560ef875aca22a230753
e197713da920d321611cf5022265d59e9b02fc2d25fd1a06c6aa4cfb0e9bc62e5228ba5f25f33ae6bc8cdce2fbdd08c76915764093a88c7d4fee438962b4cb55
157c87bb1da2bf431e70b230ddb72971d27d321bdca2a163d2ac40f49389a8c8e555c29dfa1d4cd91813433540ea0e57c734f93be2661498db6a383fe206aa7c
fee5a30abbdf54cade84d3abaa67b68f11f522dc717aee7211d0379f9db7f024d925d010f347d45b727e4bcede7f9e9c17f5f3f953f28c8581a0f52c62076d33
76c70ba7ee31656ca0a68c5c9766f09670f6047d58d4fbcc959314b7b034828fba934181830b05367b90e0ea03aaa241845318daeb9e1612ca4c742851ca255c
16cd72a56c8d87c15fd9ab66535f422c7348ac7678609757f4727ed728c418ab4273a1cd15ad6801a755b67229130abebd8ab2ba36ead4daeac634438a8eb6c2
651d627329879017aec162114d186a108c4210e555b8f46bd570d9c18c043aee3647795a4c16ce334532c201c972a4fd9ecf51dd2429af953947b41fb618f4c5
f184a895b4b5b4d8d7d0769a2495d53516a8cbb3f73a59ca2b7896259076bc1d59526e4e96a0c3b6d76a2e373de4e3b4ed8de19e0c1fe314b22ef51c8959086f
9b7c256cd99fd8cca6cb67d96ce58eb94d5087571f36ee730e3b3c900aa9b6b08c6c6998475909b0446bb2f62f3721ace7e540051b9dce8a953528867fcd0a88
a39b5a321e135f95935d5ad1b1b35f332ae51345c4200a0ed1884dc41e86f4eb52057f022ae175876104fd05decde9689b472e39674d577e236670761db334c2
19ddea16cd3bd9c20d211536986f25f3c0b74adb8d736777c5b4fc39b9522ee3ff992bfa3c81b70f2b81ce800fef860546ba53da1e172ae2c0426944fdbe80c1
c17007540bbcdf85c75054f086dafc2fc881fedff69c9561da1a2e916a8f864850388f542408d9055a32d57782b07a767659912c13642aaa64ae4cadd9237240
d85073e0aa3edb3d1441a91b36c968c0e08ed79ffb3deba051a8879c72bf394c569cbdb607fee9c9c7363338e5f2b01968f2f8172616e3c1ec54b5fbcdf6fcec
2d3ba21fccc6ac46de15a0ac7414b4b2b67f4513ce78d45ac69af378b9991b07599cf718168b812885774848ff03e71f153eb3bf76e80375c8f7805b11fc78a1
8541d940555fb08307d2046917473038d9455b4c5a940d6d363ae9a8e587f5394fba85de63c1d6969d26df670c76319cb9ea9c5e3ccf60671176626dd716861a
327bbc4561699c5f644c62ccef64e55fb2f8e82e247a0b7e339830254d31c1ef5402c30c3d307d00cd6f359aad1b7f010000ffff0300504b0304140006000800
000021000dd1909fb60000001b010000270000007468656d652f7468656d652f5f72656c732f7468656d654d616e616765722e786d6c2e72656c73848f4d0ac2
301484f78277086f6fd3ba109126dd88d0add40384e4350d363f2451eced0dae2c082e8761be9969bb979dc9136332de3168aa1a083ae995719ac16db8ec8e40
52164e89d93b64b060828e6f37ed1567914b284d262452282e3198720e274a939cd08a54f980ae38a38f56e422a3a641c8bbd048f7757da0f19b017cc524bd62
107bd5001996509affb3fd381a89672f1f165dfe514173d9850528a2c6cce0239baa4c04ca5bbabac4df000000ffff0300504b01022d00140006000800000021
00e9de0fbfff0000001c0200001300000000000000000000000000000000005b436f6e74656e745f54797065735d2e786d6c504b01022d001400060008000000
2100a5d6a7e7c0000000360100000b00000000000000000000000000300100005f72656c732f2e72656c73504b01022d00140006000800000021006b79961683
0000008a0000001c00000000000000000000000000190200007468656d652f7468656d652f7468656d654d616e616765722e786d6c504b01022d001400060008
0000002100b18954f3ac060000a51b00001600000000000000000000000000d60200007468656d652f7468656d652f7468656d65312e786d6c504b01022d0014
0006000800000021000dd1909fb60000001b0100002700000000000000000000000000b60900007468656d652f7468656d652f5f72656c732f7468656d654d616e616765722e786d6c2e72656c73504b050600000000050005005d010000b10a00000000}
{\*\colorschememapping 3c3f786d6c2076657273696f6e3d22312e302220656e636f64696e673d225554462d3822207374616e64616c6f6e653d22796573223f3e0d0a3c613a636c724d
617020786d6c6e733a613d22687474703a2f2f736368656d61732e6f70656e786d6c666f726d6174732e6f72672f64726177696e676d6c2f323030362f6d6169
6e22206267313d226c743122207478313d22646b3122206267323d226c743222207478323d22646b322220616363656e74313d22616363656e74312220616363
656e74323d22616363656e74322220616363656e74333d22616363656e74332220616363656e74343d22616363656e74342220616363656e74353d22616363656e74352220616363656e74363d22616363656e74362220686c696e6b3d22686c696e6b2220666f6c486c696e6b3d22666f6c486c696e6b222f3e}
{\*\latentstyles\lsdstimax267\lsdlockeddef0\lsdsemihiddendef1\lsdunhideuseddef1\lsdqformatdef0\lsdprioritydef99{\lsdlockedexcept \lsdsemihidden0 \lsdunhideused0 \lsdqformat1 \lsdpriority0 \lsdlocked0 Normal;
\lsdsemihidden0 \lsdunhideused0 \lsdqformat1 \lsdpriority9 \lsdlocked0 heading 1;\lsdqformat1 \lsdpriority9 \lsdlocked0 heading 2;\lsdqformat1 \lsdpriority9 \lsdlocked0 heading 3;\lsdqformat1 \lsdpriority9 \lsdlocked0 heading 4;
\lsdqformat1 \lsdpriority9 \lsdlocked0 heading 5;\lsdqformat1 \lsdpriority9 \lsdlocked0 heading 6;\lsdqformat1 \lsdpriority9 \lsdlocked0 heading 7;\lsdqformat1 \lsdpriority9 \lsdlocked0 heading 8;\lsdqformat1 \lsdpriority9 \lsdlocked0 heading 9;
\lsdpriority39 \lsdlocked0 toc 1;\lsdpriority39 \lsdlocked0 toc 2;\lsdpriority39 \lsdlocked0 toc 3;\lsdpriority39 \lsdlocked0 toc 4;\lsdpriority39 \lsdlocked0 toc 5;\lsdpriority39 \lsdlocked0 toc 6;\lsdpriority39 \lsdlocked0 toc 7;
\lsdpriority39 \lsdlocked0 toc 8;\lsdpriority39 \lsdlocked0 toc 9;\lsdqformat1 \lsdpriority35 \lsdlocked0 caption;\lsdsemihidden0 \lsdunhideused0 \lsdqformat1 \lsdpriority10 \lsdlocked0 Title;\lsdpriority1 \lsdlocked0 Default Paragraph Font;
\lsdsemihidden0 \lsdunhideused0 \lsdqformat1 \lsdpriority11 \lsdlocked0 Subtitle;\lsdsemihidden0 \lsdunhideused0 \lsdqformat1 \lsdpriority22 \lsdlocked0 Strong;\lsdsemihidden0 \lsdunhideused0 \lsdqformat1 \lsdpriority20 \lsdlocked0 Emphasis;
\lsdsemihidden0 \lsdunhideused0 \lsdpriority59 \lsdlocked0 Table Grid;\lsdunhideused0 \lsdlocked0 Placeholder Text;\lsdsemihidden0 \lsdunhideused0 \lsdqformat1 \lsdpriority1 \lsdlocked0 No Spacing;
\lsdsemihidden0 \lsdunhideused0 \lsdpriority60 \lsdlocked0 Light Shading;\lsdsemihidden0 \lsdunhideused0 \lsdpriority61 \lsdlocked0 Light List;\lsdsemihidden0 \lsdunhideused0 \lsdpriority62 \lsdlocked0 Light Grid;
\lsdsemihidden0 \lsdunhideused0 \lsdpriority63 \lsdlocked0 Medium Shading 1;\lsdsemihidden0 \lsdunhideused0 \lsdpriority64 \lsdlocked0 Medium Shading 2;\lsdsemihidden0 \lsdunhideused0 \lsdpriority65 \lsdlocked0 Medium List 1;
\lsdsemihidden0 \lsdunhideused0 \lsdpriority66 \lsdlocked0 Medium List 2;\lsdsemihidden0 \lsdunhideused0 \lsdpriority67 \lsdlocked0 Medium Grid 1;\lsdsemihidden0 \lsdunhideused0 \lsdpriority68 \lsdlocked0 Medium Grid 2;
\lsdsemihidden0 \lsdunhideused0 \lsdpriority69 \lsdlocked0 Medium Grid 3;\lsdsemihidden0 \lsdunhideused0 \lsdpriority70 \lsdlocked0 Dark List;\lsdsemihidden0 \lsdunhideused0 \lsdpriority71 \lsdlocked0 Colorful Shading;
\lsdsemihidden0 \lsdunhideused0 \lsdpriority72 \lsdlocked0 Colorful List;\lsdsemihidden0 \lsdunhideused0 \lsdpriority73 \lsdlocked0 Colorful Grid;\lsdsemihidden0 \lsdunhideused0 \lsdpriority60 \lsdlocked0 Light Shading Accent 1;
\lsdsemihidden0 \lsdunhideused0 \lsdpriority61 \lsdlocked0 Light List Accent 1;\lsdsemihidden0 \lsdunhideused0 \lsdpriority62 \lsdlocked0 Light Grid Accent 1;\lsdsemihidden0 \lsdunhideused0 \lsdpriority63 \lsdlocked0 Medium Shading 1 Accent 1;
\lsdsemihidden0 \lsdunhideused0 \lsdpriority64 \lsdlocked0 Medium Shading 2 Accent 1;\lsdsemihidden0 \lsdunhideused0 \lsdpriority65 \lsdlocked0 Medium List 1 Accent 1;\lsdunhideused0 \lsdlocked0 Revision;
\lsdsemihidden0 \lsdunhideused0 \lsdqformat1 \lsdpriority34 \lsdlocked0 List Paragraph;\lsdsemihidden0 \lsdunhideused0 \lsdqformat1 \lsdpriority29 \lsdlocked0 Quote;\lsdsemihidden0 \lsdunhideused0 \lsdqformat1 \lsdpriority30 \lsdlocked0 Intense Quote;
\lsdsemihidden0 \lsdunhideused0 \lsdpriority66 \lsdlocked0 Medium List 2 Accent 1;\lsdsemihidden0 \lsdunhideused0 \lsdpriority67 \lsdlocked0 Medium Grid 1 Accent 1;\lsdsemihidden0 \lsdunhideused0 \lsdpriority68 \lsdlocked0 Medium Grid 2 Accent 1;
\lsdsemihidden0 \lsdunhideused0 \lsdpriority69 \lsdlocked0 Medium Grid 3 Accent 1;\lsdsemihidden0 \lsdunhideused0 \lsdpriority70 \lsdlocked0 Dark List Accent 1;\lsdsemihidden0 \lsdunhideused0 \lsdpriority71 \lsdlocked0 Colorful Shading Accent 1;
\lsdsemihidden0 \lsdunhideused0 \lsdpriority72 \lsdlocked0 Colorful List Accent 1;\lsdsemihidden0 \lsdunhideused0 \lsdpriority73 \lsdlocked0 Colorful Grid Accent 1;\lsdsemihidden0 \lsdunhideused0 \lsdpriority60 \lsdlocked0 Light Shading Accent 2;
\lsdsemihidden0 \lsdunhideused0 \lsdpriority61 \lsdlocked0 Light List Accent 2;\lsdsemihidden0 \lsdunhideused0 \lsdpriority62 \lsdlocked0 Light Grid Accent 2;\lsdsemihidden0 \lsdunhideused0 \lsdpriority63 \lsdlocked0 Medium Shading 1 Accent 2;
\lsdsemihidden0 \lsdunhideused0 \lsdpriority64 \lsdlocked0 Medium Shading 2 Accent 2;\lsdsemihidden0 \lsdunhideused0 \lsdpriority65 \lsdlocked0 Medium List 1 Accent 2;\lsdsemihidden0 \lsdunhideused0 \lsdpriority66 \lsdlocked0 Medium List 2 Accent 2;
\lsdsemihidden0 \lsdunhideused0 \lsdpriority67 \lsdlocked0 Medium Grid 1 Accent 2;\lsdsemihidden0 \lsdunhideused0 \lsdpriority68 \lsdlocked0 Medium Grid 2 Accent 2;\lsdsemihidden0 \lsdunhideused0 \lsdpriority69 \lsdlocked0 Medium Grid 3 Accent 2;
\lsdsemihidden0 \lsdunhideused0 \lsdpriority70 \lsdlocked0 Dark List Accent 2;\lsdsemihidden0 \lsdunhideused0 \lsdpriority71 \lsdlocked0 Colorful Shading Accent 2;\lsdsemihidden0 \lsdunhideused0 \lsdpriority72 \lsdlocked0 Colorful List Accent 2;
\lsdsemihidden0 \lsdunhideused0 \lsdpriority73 \lsdlocked0 Colorful Grid Accent 2;\lsdsemihidden0 \lsdunhideused0 \lsdpriority60 \lsdlocked0 Light Shading Accent 3;\lsdsemihidden0 \lsdunhideused0 \lsdpriority61 \lsdlocked0 Light List Accent 3;
\lsdsemihidden0 \lsdunhideused0 \lsdpriority62 \lsdlocked0 Light Grid Accent 3;\lsdsemihidden0 \lsdunhideused0 \lsdpriority63 \lsdlocked0 Medium Shading 1 Accent 3;\lsdsemihidden0 \lsdunhideused0 \lsdpriority64 \lsdlocked0 Medium Shading 2 Accent 3;
\lsdsemihidden0 \lsdunhideused0 \lsdpriority65 \lsdlocked0 Medium List 1 Accent 3;\lsdsemihidden0 \lsdunhideused0 \lsdpriority66 \lsdlocked0 Medium List 2 Accent 3;\lsdsemihidden0 \lsdunhideused0 \lsdpriority67 \lsdlocked0 Medium Grid 1 Accent 3;
\lsdsemihidden0 \lsdunhideused0 \lsdpriority68 \lsdlocked0 Medium Grid 2 Accent 3;\lsdsemihidden0 \lsdunhideused0 \lsdpriority69 \lsdlocked0 Medium Grid 3 Accent 3;\lsdsemihidden0 \lsdunhideused0 \lsdpriority70 \lsdlocked0 Dark List Accent 3;
\lsdsemihidden0 \lsdunhideused0 \lsdpriority71 \lsdlocked0 Colorful Shading Accent 3;\lsdsemihidden0 \lsdunhideused0 \lsdpriority72 \lsdlocked0 Colorful List Accent 3;\lsdsemihidden0 \lsdunhideused0 \lsdpriority73 \lsdlocked0 Colorful Grid Accent 3;
\lsdsemihidden0 \lsdunhideused0 \lsdpriority60 \lsdlocked0 Light Shading Accent 4;\lsdsemihidden0 \lsdunhideused0 \lsdpriority61 \lsdlocked0 Light List Accent 4;\lsdsemihidden0 \lsdunhideused0 \lsdpriority62 \lsdlocked0 Light Grid Accent 4;
\lsdsemihidden0 \lsdunhideused0 \lsdpriority63 \lsdlocked0 Medium Shading 1 Accent 4;\lsdsemihidden0 \lsdunhideused0 \lsdpriority64 \lsdlocked0 Medium Shading 2 Accent 4;\lsdsemihidden0 \lsdunhideused0 \lsdpriority65 \lsdlocked0 Medium List 1 Accent 4;
\lsdsemihidden0 \lsdunhideused0 \lsdpriority66 \lsdlocked0 Medium List 2 Accent 4;\lsdsemihidden0 \lsdunhideused0 \lsdpriority67 \lsdlocked0 Medium Grid 1 Accent 4;\lsdsemihidden0 \lsdunhideused0 \lsdpriority68 \lsdlocked0 Medium Grid 2 Accent 4;
\lsdsemihidden0 \lsdunhideused0 \lsdpriority69 \lsdlocked0 Medium Grid 3 Accent 4;\lsdsemihidden0 \lsdunhideused0 \lsdpriority70 \lsdlocked0 Dark List Accent 4;\lsdsemihidden0 \lsdunhideused0 \lsdpriority71 \lsdlocked0 Colorful Shading Accent 4;
\lsdsemihidden0 \lsdunhideused0 \lsdpriority72 \lsdlocked0 Colorful List Accent 4;\lsdsemihidden0 \lsdunhideused0 \lsdpriority73 \lsdlocked0 Colorful Grid Accent 4;\lsdsemihidden0 \lsdunhideused0 \lsdpriority60 \lsdlocked0 Light Shading Accent 5;
\lsdsemihidden0 \lsdunhideused0 \lsdpriority61 \lsdlocked0 Light List Accent 5;\lsdsemihidden0 \lsdunhideused0 \lsdpriority62 \lsdlocked0 Light Grid Accent 5;\lsdsemihidden0 \lsdunhideused0 \lsdpriority63 \lsdlocked0 Medium Shading 1 Accent 5;
\lsdsemihidden0 \lsdunhideused0 \lsdpriority64 \lsdlocked0 Medium Shading 2 Accent 5;\lsdsemihidden0 \lsdunhideused0 \lsdpriority65 \lsdlocked0 Medium List 1 Accent 5;\lsdsemihidden0 \lsdunhideused0 \lsdpriority66 \lsdlocked0 Medium List 2 Accent 5;
\lsdsemihidden0 \lsdunhideused0 \lsdpriority67 \lsdlocked0 Medium Grid 1 Accent 5;\lsdsemihidden0 \lsdunhideused0 \lsdpriority68 \lsdlocked0 Medium Grid 2 Accent 5;\lsdsemihidden0 \lsdunhideused0 \lsdpriority69 \lsdlocked0 Medium Grid 3 Accent 5;
\lsdsemihidden0 \lsdunhideused0 \lsdpriority70 \lsdlocked0 Dark List Accent 5;\lsdsemihidden0 \lsdunhideused0 \lsdpriority71 \lsdlocked0 Colorful Shading Accent 5;\lsdsemihidden0 \lsdunhideused0 \lsdpriority72 \lsdlocked0 Colorful List Accent 5;
\lsdsemihidden0 \lsdunhideused0 \lsdpriority73 \lsdlocked0 Colorful Grid Accent 5;\lsdsemihidden0 \lsdunhideused0 \lsdpriority60 \lsdlocked0 Light Shading Accent 6;\lsdsemihidden0 \lsdunhideused0 \lsdpriority61 \lsdlocked0 Light List Accent 6;
\lsdsemihidden0 \lsdunhideused0 \lsdpriority62 \lsdlocked0 Light Grid Accent 6;\lsdsemihidden0 \lsdunhideused0 \lsdpriority63 \lsdlocked0 Medium Shading 1 Accent 6;\lsdsemihidden0 \lsdunhideused0 \lsdpriority64 \lsdlocked0 Medium Shading 2 Accent 6;
\lsdsemihidden0 \lsdunhideused0 \lsdpriority65 \lsdlocked0 Medium List 1 Accent 6;\lsdsemihidden0 \lsdunhideused0 \lsdpriority66 \lsdlocked0 Medium List 2 Accent 6;\lsdsemihidden0 \lsdunhideused0 \lsdpriority67 \lsdlocked0 Medium Grid 1 Accent 6;
\lsdsemihidden0 \lsdunhideused0 \lsdpriority68 \lsdlocked0 Medium Grid 2 Accent 6;\lsdsemihidden0 \lsdunhideused0 \lsdpriority69 \lsdlocked0 Medium Grid 3 Accent 6;\lsdsemihidden0 \lsdunhideused0 \lsdpriority70 \lsdlocked0 Dark List Accent 6;
\lsdsemihidden0 \lsdunhideused0 \lsdpriority71 \lsdlocked0 Colorful Shading Accent 6;\lsdsemihidden0 \lsdunhideused0 \lsdpriority72 \lsdlocked0 Colorful List Accent 6;\lsdsemihidden0 \lsdunhideused0 \lsdpriority73 \lsdlocked0 Colorful Grid Accent 6;
\lsdsemihidden0 \lsdunhideused0 \lsdqformat1 \lsdpriority19 \lsdlocked0 Subtle Emphasis;\lsdsemihidden0 \lsdunhideused0 \lsdqformat1 \lsdpriority21 \lsdlocked0 Intense Emphasis;
\lsdsemihidden0 \lsdunhideused0 \lsdqformat1 \lsdpriority31 \lsdlocked0 Subtle Reference;\lsdsemihidden0 \lsdunhideused0 \lsdqformat1 \lsdpriority32 \lsdlocked0 Intense Reference;
\lsdsemihidden0 \lsdunhideused0 \lsdqformat1 \lsdpriority33 \lsdlocked0 Book Title;\lsdpriority37 \lsdlocked0 Bibliography;\lsdqformat1 \lsdpriority39 \lsdlocked0 TOC Heading;}}{\*\datastore 010500000200000018000000
4d73786d6c322e534158584d4c5265616465722e362e30000000000000000000000e0000
d0cf11e0a1b11ae1000000000000000000000000000000003e000300feff0900060000000000000000000000010000000100000000000000001000000200000001000000feffffff0000000000000000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
fffffffffffffffffdffffff04000000feffffff05000000fefffffffeffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffff52006f006f007400200045006e00740072007900000000000000000000000000000000000000000000000000000000000000000000000000000000000000000016000500ffffffffffffffff010000000c6ad98892f1d411a65f0040963251e50000000000000000000000007070
2b0a8c42d3010300000080020000000000004d0073006f004400610074006100530074006f0072006500000000000000000000000000000000000000000000000000000000000000000000000000000000001a000101ffffffffffffffff02000000000000000000000000000000000000000000000070702b0a8c42d301
70702b0a8c42d30100000000000000000000000041003100350055005a00d9004300d500db0055003400de00cd004500c0004a00c200d900c1004b004200d0003d003d000000000000000000000000000000000032000101ffffffffffffffff03000000000000000000000000000000000000000000000070702b0a8c42
d30170702b0a8c42d3010000000000000000000000004900740065006d0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000a000201ffffffff04000000ffffffff000000000000000000000000000000000000000000000000
00000000000000000000000000000000cd00000000000000010000000200000003000000feffffff0500000006000000070000000800000009000000feffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff3c623a536f757263657320786d6c6e733a623d22687474703a2f2f736368656d61732e6f70656e786d6c666f726d6174732e6f72672f6f6666696365446f63756d656e742f323030362f6269626c696f6772617068792220786d6c6e733d
22687474703a2f2f736368656d61732e6f70656e786d6c666f726d6174732e6f72672f6f6666696365446f63756d656e742f323030362f6269626c696f677261706879222053656c65637465645374796c653d225c4150412e58534c22205374796c654e616d653d22415041222f3e000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000003c3f786d6c2076657273696f6e3d22312e302220656e636f64696e673d225554462d3822207374616e64616c6f6e653d226e6f223f3e0d0a3c64733a6461746173746f72654974656d2064733a6974656d49443d227b36374434
423730312d423539302d343745442d424542342d3438303938423938344130377d2220786d6c6e733a64733d22687474703a2f2f736368656d61732e6f70656e786d6c666f726d6174732e6f72672f6f6666696365446f63756d656e742f323030362f637573746f6d586d6c223e3c64733a736368656d61526566733e3c
64733a736368656d615265662064733a7572693d22687474703a2f2f736368656d61732e6f70656e500072006f007000650072007400690065007300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000016000200ffffffffffffffffffffffff000000000000
0000000000000000000000000000000000000000000000000000000000000400000055010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000ffffffffffffffffffffffff00000000
00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000ffffffffffffffffffffffff0000
000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000ffffffffffffffffffffffff
000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000786d6c666f726d6174732e6f72672f6f6666696365446f63756d656e742f323030362f6269626c696f677261706879222f3e3c2f64733a736368656d61526566733e3c2f64733a6461746173746f
72654974656d3e0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000105000000000000}}