<profile>

<section name = "Vitis HLS Report for 'process_r'" level="0">
<item name = "Date">Tue Mar  2 22:35:41 2021
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">conv_acc</item>
<item name = "Solution">solution3 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1297, 1297, 12.970 us, 12.970 us, 1297, 1297, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- INDATA_LOAD_VITIS_LOOP_32_1_VITIS_LOOP_34_2">1024, 1024, 2, 1, 1, 1024, yes</column>
<column name="- WDATA_LOAD_VITIS_LOOP_55_2_VITIS_LOOP_57_3">257, 257, 3, 1, 1, 256, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 207, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 234, -</column>
<column name="Register">-, -, 110, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln30_fu_447_p2">+, 0, 0, 18, 11, 1</column>
<column name="add_ln51_1_fu_459_p2">+, 0, 0, 16, 9, 1</column>
<column name="add_ln51_fu_471_p2">+, 0, 0, 10, 3, 1</column>
<column name="add_ln53_1_fu_639_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln53_fu_545_p2">+, 0, 0, 10, 3, 1</column>
<column name="add_ln55_fu_619_p2">+, 0, 0, 13, 6, 1</column>
<column name="add_ln57_fu_613_p2">+, 0, 0, 10, 3, 1</column>
<column name="and_ln51_1_fu_539_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln51_fu_527_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln53_fu_575_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state18_pp1_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state9_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln30_fu_453_p2">icmp, 0, 0, 12, 11, 12</column>
<column name="icmp_ln51_fu_465_p2">icmp, 0, 0, 11, 9, 10</column>
<column name="icmp_ln53_fu_477_p2">icmp, 0, 0, 11, 8, 7</column>
<column name="icmp_ln55_fu_533_p2">icmp, 0, 0, 10, 6, 5</column>
<column name="icmp_ln57_fu_521_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="or_ln53_fu_569_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln55_1_fu_625_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln55_2_fu_595_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln55_fu_589_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln51_1_fu_491_p3">select, 0, 0, 3, 1, 3</column>
<column name="select_ln51_2_fu_507_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln51_fu_483_p3">select, 0, 0, 3, 1, 1</column>
<column name="select_ln53_1_fu_581_p3">select, 0, 0, 3, 1, 3</column>
<column name="select_ln53_2_fu_645_p3">select, 0, 0, 8, 1, 1</column>
<column name="select_ln53_fu_555_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln55_1_fu_631_p3">select, 0, 0, 6, 1, 1</column>
<column name="select_ln55_fu_601_p3">select, 0, 0, 3, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="xor_ln51_fu_515_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln53_fu_563_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="In_ddr_blk_n_AR">9, 2, 1, 2</column>
<column name="In_ddr_blk_n_R">9, 2, 1, 2</column>
<column name="L_chi_reg_414">9, 2, 3, 6</column>
<column name="L_cho_reg_392">9, 2, 3, 6</column>
<column name="L_kr_reg_436">9, 2, 3, 6</column>
<column name="W_ddr_blk_n_AR">9, 2, 1, 2</column>
<column name="W_ddr_blk_n_R">9, 2, 1, 2</column>
<column name="ap_NS_fsm">89, 18, 1, 18</column>
<column name="ap_enable_reg_pp0_iter1">14, 3, 1, 3</column>
<column name="ap_enable_reg_pp1_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter2">14, 3, 1, 3</column>
<column name="ap_phi_mux_L_cho_phi_fu_396_p4">9, 2, 3, 6</column>
<column name="indvar_flatten11_reg_370">9, 2, 11, 22</column>
<column name="indvar_flatten19_reg_425">9, 2, 6, 12</column>
<column name="indvar_flatten31_reg_403">9, 2, 8, 16</column>
<column name="indvar_flatten53_reg_381">9, 2, 9, 18</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="L_chi_reg_414">3, 0, 3, 0</column>
<column name="L_cho_reg_392">3, 0, 3, 0</column>
<column name="L_kr_reg_436">3, 0, 3, 0</column>
<column name="ap_CS_fsm">17, 0, 17, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter2">1, 0, 1, 0</column>
<column name="bitcast_ln59_reg_721">32, 0, 32, 0</column>
<column name="icmp_ln30_reg_685">1, 0, 1, 0</column>
<column name="icmp_ln51_reg_694">1, 0, 1, 0</column>
<column name="icmp_ln51_reg_694_pp1_iter1_reg">1, 0, 1, 0</column>
<column name="indvar_flatten11_reg_370">11, 0, 11, 0</column>
<column name="indvar_flatten19_reg_425">6, 0, 6, 0</column>
<column name="indvar_flatten31_reg_403">8, 0, 8, 0</column>
<column name="indvar_flatten53_reg_381">9, 0, 9, 0</column>
<column name="select_ln51_1_reg_698">3, 0, 3, 0</column>
<column name="select_ln53_reg_707">2, 0, 2, 0</column>
<column name="select_ln55_reg_716">3, 0, 3, 0</column>
<column name="trunc_ln51_reg_703">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, process, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, process, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, process, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, process, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, process, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, process, return value</column>
<column name="m_axi_In_ddr_AWVALID">out, 1, m_axi, In_ddr, pointer</column>
<column name="m_axi_In_ddr_AWREADY">in, 1, m_axi, In_ddr, pointer</column>
<column name="m_axi_In_ddr_AWADDR">out, 64, m_axi, In_ddr, pointer</column>
<column name="m_axi_In_ddr_AWID">out, 1, m_axi, In_ddr, pointer</column>
<column name="m_axi_In_ddr_AWLEN">out, 32, m_axi, In_ddr, pointer</column>
<column name="m_axi_In_ddr_AWSIZE">out, 3, m_axi, In_ddr, pointer</column>
<column name="m_axi_In_ddr_AWBURST">out, 2, m_axi, In_ddr, pointer</column>
<column name="m_axi_In_ddr_AWLOCK">out, 2, m_axi, In_ddr, pointer</column>
<column name="m_axi_In_ddr_AWCACHE">out, 4, m_axi, In_ddr, pointer</column>
<column name="m_axi_In_ddr_AWPROT">out, 3, m_axi, In_ddr, pointer</column>
<column name="m_axi_In_ddr_AWQOS">out, 4, m_axi, In_ddr, pointer</column>
<column name="m_axi_In_ddr_AWREGION">out, 4, m_axi, In_ddr, pointer</column>
<column name="m_axi_In_ddr_AWUSER">out, 1, m_axi, In_ddr, pointer</column>
<column name="m_axi_In_ddr_WVALID">out, 1, m_axi, In_ddr, pointer</column>
<column name="m_axi_In_ddr_WREADY">in, 1, m_axi, In_ddr, pointer</column>
<column name="m_axi_In_ddr_WDATA">out, 32, m_axi, In_ddr, pointer</column>
<column name="m_axi_In_ddr_WSTRB">out, 4, m_axi, In_ddr, pointer</column>
<column name="m_axi_In_ddr_WLAST">out, 1, m_axi, In_ddr, pointer</column>
<column name="m_axi_In_ddr_WID">out, 1, m_axi, In_ddr, pointer</column>
<column name="m_axi_In_ddr_WUSER">out, 1, m_axi, In_ddr, pointer</column>
<column name="m_axi_In_ddr_ARVALID">out, 1, m_axi, In_ddr, pointer</column>
<column name="m_axi_In_ddr_ARREADY">in, 1, m_axi, In_ddr, pointer</column>
<column name="m_axi_In_ddr_ARADDR">out, 64, m_axi, In_ddr, pointer</column>
<column name="m_axi_In_ddr_ARID">out, 1, m_axi, In_ddr, pointer</column>
<column name="m_axi_In_ddr_ARLEN">out, 32, m_axi, In_ddr, pointer</column>
<column name="m_axi_In_ddr_ARSIZE">out, 3, m_axi, In_ddr, pointer</column>
<column name="m_axi_In_ddr_ARBURST">out, 2, m_axi, In_ddr, pointer</column>
<column name="m_axi_In_ddr_ARLOCK">out, 2, m_axi, In_ddr, pointer</column>
<column name="m_axi_In_ddr_ARCACHE">out, 4, m_axi, In_ddr, pointer</column>
<column name="m_axi_In_ddr_ARPROT">out, 3, m_axi, In_ddr, pointer</column>
<column name="m_axi_In_ddr_ARQOS">out, 4, m_axi, In_ddr, pointer</column>
<column name="m_axi_In_ddr_ARREGION">out, 4, m_axi, In_ddr, pointer</column>
<column name="m_axi_In_ddr_ARUSER">out, 1, m_axi, In_ddr, pointer</column>
<column name="m_axi_In_ddr_RVALID">in, 1, m_axi, In_ddr, pointer</column>
<column name="m_axi_In_ddr_RREADY">out, 1, m_axi, In_ddr, pointer</column>
<column name="m_axi_In_ddr_RDATA">in, 32, m_axi, In_ddr, pointer</column>
<column name="m_axi_In_ddr_RLAST">in, 1, m_axi, In_ddr, pointer</column>
<column name="m_axi_In_ddr_RID">in, 1, m_axi, In_ddr, pointer</column>
<column name="m_axi_In_ddr_RUSER">in, 1, m_axi, In_ddr, pointer</column>
<column name="m_axi_In_ddr_RRESP">in, 2, m_axi, In_ddr, pointer</column>
<column name="m_axi_In_ddr_BVALID">in, 1, m_axi, In_ddr, pointer</column>
<column name="m_axi_In_ddr_BREADY">out, 1, m_axi, In_ddr, pointer</column>
<column name="m_axi_In_ddr_BRESP">in, 2, m_axi, In_ddr, pointer</column>
<column name="m_axi_In_ddr_BID">in, 1, m_axi, In_ddr, pointer</column>
<column name="m_axi_In_ddr_BUSER">in, 1, m_axi, In_ddr, pointer</column>
<column name="m_axi_W_ddr_AWVALID">out, 1, m_axi, W_ddr, pointer</column>
<column name="m_axi_W_ddr_AWREADY">in, 1, m_axi, W_ddr, pointer</column>
<column name="m_axi_W_ddr_AWADDR">out, 64, m_axi, W_ddr, pointer</column>
<column name="m_axi_W_ddr_AWID">out, 1, m_axi, W_ddr, pointer</column>
<column name="m_axi_W_ddr_AWLEN">out, 32, m_axi, W_ddr, pointer</column>
<column name="m_axi_W_ddr_AWSIZE">out, 3, m_axi, W_ddr, pointer</column>
<column name="m_axi_W_ddr_AWBURST">out, 2, m_axi, W_ddr, pointer</column>
<column name="m_axi_W_ddr_AWLOCK">out, 2, m_axi, W_ddr, pointer</column>
<column name="m_axi_W_ddr_AWCACHE">out, 4, m_axi, W_ddr, pointer</column>
<column name="m_axi_W_ddr_AWPROT">out, 3, m_axi, W_ddr, pointer</column>
<column name="m_axi_W_ddr_AWQOS">out, 4, m_axi, W_ddr, pointer</column>
<column name="m_axi_W_ddr_AWREGION">out, 4, m_axi, W_ddr, pointer</column>
<column name="m_axi_W_ddr_AWUSER">out, 1, m_axi, W_ddr, pointer</column>
<column name="m_axi_W_ddr_WVALID">out, 1, m_axi, W_ddr, pointer</column>
<column name="m_axi_W_ddr_WREADY">in, 1, m_axi, W_ddr, pointer</column>
<column name="m_axi_W_ddr_WDATA">out, 32, m_axi, W_ddr, pointer</column>
<column name="m_axi_W_ddr_WSTRB">out, 4, m_axi, W_ddr, pointer</column>
<column name="m_axi_W_ddr_WLAST">out, 1, m_axi, W_ddr, pointer</column>
<column name="m_axi_W_ddr_WID">out, 1, m_axi, W_ddr, pointer</column>
<column name="m_axi_W_ddr_WUSER">out, 1, m_axi, W_ddr, pointer</column>
<column name="m_axi_W_ddr_ARVALID">out, 1, m_axi, W_ddr, pointer</column>
<column name="m_axi_W_ddr_ARREADY">in, 1, m_axi, W_ddr, pointer</column>
<column name="m_axi_W_ddr_ARADDR">out, 64, m_axi, W_ddr, pointer</column>
<column name="m_axi_W_ddr_ARID">out, 1, m_axi, W_ddr, pointer</column>
<column name="m_axi_W_ddr_ARLEN">out, 32, m_axi, W_ddr, pointer</column>
<column name="m_axi_W_ddr_ARSIZE">out, 3, m_axi, W_ddr, pointer</column>
<column name="m_axi_W_ddr_ARBURST">out, 2, m_axi, W_ddr, pointer</column>
<column name="m_axi_W_ddr_ARLOCK">out, 2, m_axi, W_ddr, pointer</column>
<column name="m_axi_W_ddr_ARCACHE">out, 4, m_axi, W_ddr, pointer</column>
<column name="m_axi_W_ddr_ARPROT">out, 3, m_axi, W_ddr, pointer</column>
<column name="m_axi_W_ddr_ARQOS">out, 4, m_axi, W_ddr, pointer</column>
<column name="m_axi_W_ddr_ARREGION">out, 4, m_axi, W_ddr, pointer</column>
<column name="m_axi_W_ddr_ARUSER">out, 1, m_axi, W_ddr, pointer</column>
<column name="m_axi_W_ddr_RVALID">in, 1, m_axi, W_ddr, pointer</column>
<column name="m_axi_W_ddr_RREADY">out, 1, m_axi, W_ddr, pointer</column>
<column name="m_axi_W_ddr_RDATA">in, 32, m_axi, W_ddr, pointer</column>
<column name="m_axi_W_ddr_RLAST">in, 1, m_axi, W_ddr, pointer</column>
<column name="m_axi_W_ddr_RID">in, 1, m_axi, W_ddr, pointer</column>
<column name="m_axi_W_ddr_RUSER">in, 1, m_axi, W_ddr, pointer</column>
<column name="m_axi_W_ddr_RRESP">in, 2, m_axi, W_ddr, pointer</column>
<column name="m_axi_W_ddr_BVALID">in, 1, m_axi, W_ddr, pointer</column>
<column name="m_axi_W_ddr_BREADY">out, 1, m_axi, W_ddr, pointer</column>
<column name="m_axi_W_ddr_BRESP">in, 2, m_axi, W_ddr, pointer</column>
<column name="m_axi_W_ddr_BID">in, 1, m_axi, W_ddr, pointer</column>
<column name="m_axi_W_ddr_BUSER">in, 1, m_axi, W_ddr, pointer</column>
<column name="w_0_address0">out, 4, ap_memory, w_0, array</column>
<column name="w_0_ce0">out, 1, ap_memory, w_0, array</column>
<column name="w_0_we0">out, 1, ap_memory, w_0, array</column>
<column name="w_0_d0">out, 32, ap_memory, w_0, array</column>
<column name="w_01_address0">out, 4, ap_memory, w_01, array</column>
<column name="w_01_ce0">out, 1, ap_memory, w_01, array</column>
<column name="w_01_we0">out, 1, ap_memory, w_01, array</column>
<column name="w_01_d0">out, 32, ap_memory, w_01, array</column>
<column name="w_02_address0">out, 4, ap_memory, w_02, array</column>
<column name="w_02_ce0">out, 1, ap_memory, w_02, array</column>
<column name="w_02_we0">out, 1, ap_memory, w_02, array</column>
<column name="w_02_d0">out, 32, ap_memory, w_02, array</column>
<column name="w_03_address0">out, 4, ap_memory, w_03, array</column>
<column name="w_03_ce0">out, 1, ap_memory, w_03, array</column>
<column name="w_03_we0">out, 1, ap_memory, w_03, array</column>
<column name="w_03_d0">out, 32, ap_memory, w_03, array</column>
<column name="w_014_address0">out, 4, ap_memory, w_014, array</column>
<column name="w_014_ce0">out, 1, ap_memory, w_014, array</column>
<column name="w_014_we0">out, 1, ap_memory, w_014, array</column>
<column name="w_014_d0">out, 32, ap_memory, w_014, array</column>
<column name="w_015_address0">out, 4, ap_memory, w_015, array</column>
<column name="w_015_ce0">out, 1, ap_memory, w_015, array</column>
<column name="w_015_we0">out, 1, ap_memory, w_015, array</column>
<column name="w_015_d0">out, 32, ap_memory, w_015, array</column>
<column name="w_016_address0">out, 4, ap_memory, w_016, array</column>
<column name="w_016_ce0">out, 1, ap_memory, w_016, array</column>
<column name="w_016_we0">out, 1, ap_memory, w_016, array</column>
<column name="w_016_d0">out, 32, ap_memory, w_016, array</column>
<column name="w_017_address0">out, 4, ap_memory, w_017, array</column>
<column name="w_017_ce0">out, 1, ap_memory, w_017, array</column>
<column name="w_017_we0">out, 1, ap_memory, w_017, array</column>
<column name="w_017_d0">out, 32, ap_memory, w_017, array</column>
<column name="w_028_address0">out, 4, ap_memory, w_028, array</column>
<column name="w_028_ce0">out, 1, ap_memory, w_028, array</column>
<column name="w_028_we0">out, 1, ap_memory, w_028, array</column>
<column name="w_028_d0">out, 32, ap_memory, w_028, array</column>
<column name="w_029_address0">out, 4, ap_memory, w_029, array</column>
<column name="w_029_ce0">out, 1, ap_memory, w_029, array</column>
<column name="w_029_we0">out, 1, ap_memory, w_029, array</column>
<column name="w_029_d0">out, 32, ap_memory, w_029, array</column>
<column name="w_0210_address0">out, 4, ap_memory, w_0210, array</column>
<column name="w_0210_ce0">out, 1, ap_memory, w_0210, array</column>
<column name="w_0210_we0">out, 1, ap_memory, w_0210, array</column>
<column name="w_0210_d0">out, 32, ap_memory, w_0210, array</column>
<column name="w_0211_address0">out, 4, ap_memory, w_0211, array</column>
<column name="w_0211_ce0">out, 1, ap_memory, w_0211, array</column>
<column name="w_0211_we0">out, 1, ap_memory, w_0211, array</column>
<column name="w_0211_d0">out, 32, ap_memory, w_0211, array</column>
<column name="w_0312_address0">out, 4, ap_memory, w_0312, array</column>
<column name="w_0312_ce0">out, 1, ap_memory, w_0312, array</column>
<column name="w_0312_we0">out, 1, ap_memory, w_0312, array</column>
<column name="w_0312_d0">out, 32, ap_memory, w_0312, array</column>
<column name="w_0313_address0">out, 4, ap_memory, w_0313, array</column>
<column name="w_0313_ce0">out, 1, ap_memory, w_0313, array</column>
<column name="w_0313_we0">out, 1, ap_memory, w_0313, array</column>
<column name="w_0313_d0">out, 32, ap_memory, w_0313, array</column>
<column name="w_0314_address0">out, 4, ap_memory, w_0314, array</column>
<column name="w_0314_ce0">out, 1, ap_memory, w_0314, array</column>
<column name="w_0314_we0">out, 1, ap_memory, w_0314, array</column>
<column name="w_0314_d0">out, 32, ap_memory, w_0314, array</column>
<column name="w_0315_address0">out, 4, ap_memory, w_0315, array</column>
<column name="w_0315_ce0">out, 1, ap_memory, w_0315, array</column>
<column name="w_0315_we0">out, 1, ap_memory, w_0315, array</column>
<column name="w_0315_d0">out, 32, ap_memory, w_0315, array</column>
</table>
</item>
</section>
</profile>
