// Seed: 1979164861
module module_0 #(
    parameter id_4 = 32'd61,
    parameter id_5 = 32'd33
);
  assign id_1 = id_1 ^ -1;
  assign module_1.type_11 = 0;
  localparam id_2 = 1 - id_2 + id_2;
  wire id_3;
  defparam id_4 = 1, id_5 = id_4;
endmodule
module module_1 (
    input  wor   id_0,
    output tri0  id_1,
    input  uwire id_2,
    output tri1  id_3
);
  wire id_5, id_6, id_7;
  module_0 modCall_1 ();
  wire id_8, id_9;
  integer id_10;
endmodule
program module_2 (
    output wor   id_0,
    output logic id_1#(.id_5(-1'b0)),
    input  wire  id_2,
    input  uwire id_3
);
  wire id_6 = id_6;
  assign id_0 = id_5 - id_3;
  tri0 id_7;
  id_8(
      id_5
  );
  localparam id_9 = "";
  final id_5 = 1'd0;
  wire id_10;
  always begin : LABEL_0
    if (id_7) id_1 <= 1 !== ^ -1;
  end
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  wire id_11;
endmodule
