$date
	Sat Oct 22 23:16:33 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#870320
b11001 !
1"
#870322
b11001 &
b11001 %
1$
#870323
0"
#870326
b1001100 &
b1001100 %
#870330
b100110 &
b100110 %
#870334
b10011 &
b10011 %
#870338
b111010 &
b111010 %
#870342
b11101 &
b11101 %
#870346
b1011000 &
b1011000 %
#870350
b101100 &
b101100 %
#870354
b10110 &
b10110 %
#870358
b1011 &
b1011 %
#870362
b100010 &
b100010 %
#870366
b10001 &
b10001 %
#870370
b110100 &
b110100 %
#870374
b11010 &
b11010 %
#870378
b1101 &
b1101 %
#870382
b101000 &
b101000 %
#870386
b10100 &
b10100 %
#870390
b1010 &
b1010 %
#870394
b101 &
b101 %
#870398
b10000 &
b10000 %
#870402
b1000 &
b1000 %
#870406
b100 &
b100 %
#870410
b10 &
b10 %
#870414
b1 &
1#
b1 %
#870418
b0 &
b0 %
0#
0$
#1879970
b1010 &
b1010 %
1$
b1010 !
1"
#1879971
0"
#1879974
b101 &
b101 %
#1879978
b10000 &
b10000 %
#1879982
b1000 &
b1000 %
#1879986
b100 &
b100 %
#1879990
b10 &
b10 %
#1879994
b1 &
b1 %
1#
#1879998
b0 &
0#
b0 %
0$
#2802609
b10 !
1"
#2802610
b10 &
b10 %
1$
#2802611
0"
#2802614
b1 &
1#
b1 %
#2802618
b0 &
b0 %
0#
0$
#4500012
