<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from yosys
rc: 1 (means success: 0)
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/memories
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/memories/simple_sram_byte_en.v.html" target="file-frame">third_party/tools/yosys/tests/memories/simple_sram_byte_en.v</a>
defines: 
time_elapsed: 1.092s
ram usage: 36612 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpympld80t/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/memories <a href="../../../../third_party/tools/yosys/tests/memories/simple_sram_byte_en.v.html" target="file-frame">third_party/tools/yosys/tests/memories/simple_sram_byte_en.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/memories/simple_sram_byte_en.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/memories/simple_sram_byte_en.v:4</a>: No timescale set for &#34;generic_sram_byte_en&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/memories/simple_sram_byte_en.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/memories/simple_sram_byte_en.v:4</a>: Compile module &#34;work@generic_sram_byte_en&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tools/yosys/tests/memories/simple_sram_byte_en.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/memories/simple_sram_byte_en.v:4</a>: Top level module &#34;work@generic_sram_byte_en&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpympld80t/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_generic_sram_byte_en
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpympld80t/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 69560e94, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1599047454335/work=/usr/local/src/conda/uhdm-integration-0.0_0129_g3867371 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpympld80t/yosys-script&#39; --

1. Executing UHDM frontend.
Generating RTLIL representation for module `\work_generic_sram_byte_en&#39;.
verilog-ast&gt; AST_MODULE &lt;<a href="../../../../third_party/tools/yosys/tests/memories/simple_sram_byte_en.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/memories/simple_sram_byte_en.v:4</a>.0-4.0&gt; [0x2a4c4f0] str=&#39;\work_generic_sram_byte_en&#39;
verilog-ast&gt;   AST_PARAMETER &lt;<a href="../../../../third_party/tools/yosys/tests/memories/simple_sram_byte_en.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/memories/simple_sram_byte_en.v:5</a>.0-5.0&gt; [0x2a5cc00] str=&#39;\DATA_WIDTH&#39; basic_prep
verilog-ast&gt;     AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/memories/simple_sram_byte_en.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/memories/simple_sram_byte_en.v:5</a>.0-5.0&gt; [0x2a5cd20] bits=&#39;00000000000000000000000000100000&#39;(32) basic_prep range=[31:0] int=32
verilog-ast&gt;   AST_PARAMETER &lt;<a href="../../../../third_party/tools/yosys/tests/memories/simple_sram_byte_en.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/memories/simple_sram_byte_en.v:6</a>.0-6.0&gt; [0x2a5c900] str=&#39;\ADDRESS_WIDTH&#39; basic_prep
verilog-ast&gt;     AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/memories/simple_sram_byte_en.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/memories/simple_sram_byte_en.v:6</a>.0-6.0&gt; [0x2a5ca20] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
verilog-ast&gt;   AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/memories/simple_sram_byte_en.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/memories/simple_sram_byte_en.v:8</a>.0-8.0&gt; [0x2a5f4e0] str=&#39;\i_clk&#39; input basic_prep port=7 range=[0:0]
verilog-ast&gt;   AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/memories/simple_sram_byte_en.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/memories/simple_sram_byte_en.v:9</a>.0-9.0&gt; [0x2a5f660] str=&#39;\i_write_data&#39; input basic_prep port=8 range=[31:0]
verilog-ast&gt;     AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/memories/simple_sram_byte_en.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/memories/simple_sram_byte_en.v:9</a>.0-9.0&gt; [0x2a5d1c0] basic_prep range=[31:0]
verilog-ast&gt;       AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a5d3c0] bits=&#39;00000000000000000000000000011111&#39;(32) basic_prep range=[31:0] int=31
verilog-ast&gt;       AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a5d580] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
verilog-ast&gt;   AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/memories/simple_sram_byte_en.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/memories/simple_sram_byte_en.v:10</a>.0-10.0&gt; [0x2a5f840] str=&#39;\i_write_enable&#39; input basic_prep port=9 range=[0:0]
verilog-ast&gt;   AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/memories/simple_sram_byte_en.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/memories/simple_sram_byte_en.v:11</a>.0-11.0&gt; [0x2a5f9e0] str=&#39;\i_address&#39; input basic_prep port=10 range=[3:0]
verilog-ast&gt;     AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/memories/simple_sram_byte_en.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/memories/simple_sram_byte_en.v:11</a>.0-11.0&gt; [0x2a5d980] basic_prep range=[3:0]
verilog-ast&gt;       AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a5db60] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
verilog-ast&gt;       AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a5dd20] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
verilog-ast&gt;   AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/memories/simple_sram_byte_en.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/memories/simple_sram_byte_en.v:12</a>.0-12.0&gt; [0x2a5fc20] str=&#39;\i_byte_enable&#39; input basic_prep port=11 range=[3:0]
verilog-ast&gt;     AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/memories/simple_sram_byte_en.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/memories/simple_sram_byte_en.v:12</a>.0-12.0&gt; [0x2a5dfa0] basic_prep range=[3:0]
verilog-ast&gt;       AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a5e160] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
verilog-ast&gt;       AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a5e320] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
verilog-ast&gt;   AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/memories/simple_sram_byte_en.v.html#l-13" target="file-frame">third_party/tools/yosys/tests/memories/simple_sram_byte_en.v:13</a>.0-13.0&gt; [0x2a5fe20] str=&#39;\o_read_data&#39; output reg basic_prep port=12 range=[31:0]
verilog-ast&gt;     AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/memories/simple_sram_byte_en.v.html#l-13" target="file-frame">third_party/tools/yosys/tests/memories/simple_sram_byte_en.v:13</a>.0-13.0&gt; [0x2a5e5a0] basic_prep range=[31:0]
verilog-ast&gt;       AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a5e760] bits=&#39;00000000000000000000000000011111&#39;(32) basic_prep range=[31:0] int=31
verilog-ast&gt;       AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a5e920] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
verilog-ast&gt;   AST_MEMORY &lt;<a href="../../../../third_party/tools/yosys/tests/memories/simple_sram_byte_en.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/memories/simple_sram_byte_en.v:16</a>.0-16.0&gt; [0x2a5ea80] str=&#39;\mem&#39; basic_prep
verilog-ast&gt;     AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/memories/simple_sram_byte_en.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/memories/simple_sram_byte_en.v:16</a>.0-16.0&gt; [0x2a5eba0] basic_prep range=[31:0]
verilog-ast&gt;       AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a5eda0] bits=&#39;00000000000000000000000000011111&#39;(32) basic_prep range=[31:0] int=31
verilog-ast&gt;       AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a5ef60] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
verilog-ast&gt;     AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/memories/simple_sram_byte_en.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/memories/simple_sram_byte_en.v:16</a>.0-16.0&gt; [0x2a5f0c0] basic_prep swapped_range=[1:0]
verilog-ast&gt;       AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a5f1e0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
verilog-ast&gt;       AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a5f380] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
verilog-ast&gt;   AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/memories/simple_sram_byte_en.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/memories/simple_sram_byte_en.v:17</a>.0-17.0&gt; [0x2a60020 -&gt; 0x2a68fa0] str=&#39;\i&#39; basic_prep
verilog-ast&gt;   AST_ALWAYS &lt;<a href="../../../../third_party/tools/yosys/tests/memories/simple_sram_byte_en.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/memories/simple_sram_byte_en.v:19</a>.0-19.0&gt; [0x2a4ec50]
verilog-ast&gt;     AST_POSEDGE &lt;<a href="../../../../third_party/tools/yosys/tests/memories/simple_sram_byte_en.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/memories/simple_sram_byte_en.v:19</a>.0-19.0&gt; [0x2a4ef90] basic_prep
verilog-ast&gt;       AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/memories/simple_sram_byte_en.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/memories/simple_sram_byte_en.v:19</a>.0-19.0&gt; [0x2a4f190 -&gt; 0x2a5f4e0] str=&#39;\i_clk&#39; basic_prep
verilog-ast&gt;     AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a4fd30] reg basic_prep range=[0:0]
verilog-ast&gt;     AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/memories/simple_sram_byte_en.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/memories/simple_sram_byte_en.v:19</a>.0-19.0&gt; [0x2a4edb0]
verilog-ast&gt;       AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/memories/simple_sram_byte_en.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/memories/simple_sram_byte_en.v:19</a>.0-19.0&gt; [0x2a4f4b0]
verilog-ast&gt;         AST_FOR &lt;<a href="../../../../third_party/tools/yosys/tests/memories/simple_sram_byte_en.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/memories/simple_sram_byte_en.v:20</a>.0-20.0&gt; [0x2a4f610]
verilog-ast&gt;           AST_ASSIGN_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a4f830]
verilog-ast&gt;             AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/memories/simple_sram_byte_en.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/memories/simple_sram_byte_en.v:20</a>.0-20.0&gt; [0x2a4f990] basic_prep range=[0:0]
verilog-ast&gt;             AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a4fbd0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
verilog-ast&gt;           AST_LT &lt;<a href="../../../../third_party/tools/yosys/tests/memories/simple_sram_byte_en.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/memories/simple_sram_byte_en.v:20</a>.0-20.0&gt; [0x2a4fe50]
verilog-ast&gt;             AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/memories/simple_sram_byte_en.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/memories/simple_sram_byte_en.v:20</a>.0-20.0&gt; [0x2a4ff70] str=&#39;\i&#39;
verilog-ast&gt;             AST_DIV &lt;<a href="../../../../third_party/tools/yosys/tests/memories/simple_sram_byte_en.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/memories/simple_sram_byte_en.v:20</a>.0-20.0&gt; [0x2a50190]
verilog-ast&gt;               AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/memories/simple_sram_byte_en.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/memories/simple_sram_byte_en.v:20</a>.0-20.0&gt; [0x2a50350] str=&#39;\DATA_WIDTH&#39;
verilog-ast&gt;               AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a50590] bits=&#39;00000000000000000000000000001000&#39;(32) range=[31:0] int=8
verilog-ast&gt;           AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/memories/simple_sram_byte_en.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/memories/simple_sram_byte_en.v:20</a>.0-20.0&gt; [0x2a506f0]
verilog-ast&gt;             AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/memories/simple_sram_byte_en.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/memories/simple_sram_byte_en.v:20</a>.0-20.0&gt; [0x2a50810] str=&#39;\i&#39;
verilog-ast&gt;             AST_ADD &lt;<a href="../../../../third_party/tools/yosys/tests/memories/simple_sram_byte_en.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/memories/simple_sram_byte_en.v:20</a>.0-20.0&gt; [0x2a509f0]
verilog-ast&gt;               AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/memories/simple_sram_byte_en.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/memories/simple_sram_byte_en.v:20</a>.0-20.0&gt; [0x2a50b50] str=&#39;\i&#39;
verilog-ast&gt;               AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a50d90] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
verilog-ast&gt;           AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a5bec0]
verilog-ast&gt;             AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/memories/simple_sram_byte_en.v.html#l-21" target="file-frame">third_party/tools/yosys/tests/memories/simple_sram_byte_en.v:21</a>.0-21.0&gt; [0x2a50ef0]
verilog-ast&gt;               AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a51010]
verilog-ast&gt;                 AST_LOGIC_AND &lt;<a href="../../../../third_party/tools/yosys/tests/memories/simple_sram_byte_en.v.html#l-21" target="file-frame">third_party/tools/yosys/tests/memories/simple_sram_byte_en.v:21</a>.0-21.0&gt; [0x2a51130]
verilog-ast&gt;                   AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/memories/simple_sram_byte_en.v.html#l-21" target="file-frame">third_party/tools/yosys/tests/memories/simple_sram_byte_en.v:21</a>.0-21.0&gt; [0x2a580f0] str=&#39;\i_write_enable&#39;
verilog-ast&gt;                   AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/memories/simple_sram_byte_en.v.html#l-21" target="file-frame">third_party/tools/yosys/tests/memories/simple_sram_byte_en.v:21</a>.0-21.0&gt; [0x2a58210] str=&#39;\i_byte_enable&#39;
verilog-ast&gt;                     AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/memories/simple_sram_byte_en.v.html#l-21" target="file-frame">third_party/tools/yosys/tests/memories/simple_sram_byte_en.v:21</a>.0-21.0&gt; [0x2a58570]
verilog-ast&gt;                       AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/memories/simple_sram_byte_en.v.html#l-21" target="file-frame">third_party/tools/yosys/tests/memories/simple_sram_byte_en.v:21</a>.0-21.0&gt; [0x2a58370] str=&#39;\i&#39;
verilog-ast&gt;                 AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a58730]
verilog-ast&gt;                   AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a58850] bits=&#39;1&#39;(1) range=[0:0] int=1
verilog-ast&gt;                   AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a5bda0]
verilog-ast&gt;                     AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/memories/simple_sram_byte_en.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/memories/simple_sram_byte_en.v:22</a>.0-22.0&gt; [0x2a58970]
verilog-ast&gt;                       AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/memories/simple_sram_byte_en.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/memories/simple_sram_byte_en.v:22</a>.0-22.0&gt; [0x2a58ab0] str=&#39;\mem&#39;
verilog-ast&gt;                         AST_MULTIRANGE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a5aa70]
verilog-ast&gt;                           AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/memories/simple_sram_byte_en.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/memories/simple_sram_byte_en.v:22</a>.0-22.0&gt; [0x2a58ed0]
verilog-ast&gt;                             AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/memories/simple_sram_byte_en.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/memories/simple_sram_byte_en.v:22</a>.0-22.0&gt; [0x2a58cd0] str=&#39;\i_address&#39;
verilog-ast&gt;                           AST_RANGE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a59eb0]
verilog-ast&gt;                             AST_MUL &lt;<a href="../../../../third_party/tools/yosys/tests/memories/simple_sram_byte_en.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/memories/simple_sram_byte_en.v:22</a>.0-22.0&gt; [0x2a59fd0]
verilog-ast&gt;                               AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/memories/simple_sram_byte_en.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/memories/simple_sram_byte_en.v:22</a>.0-22.0&gt; [0x2a5a150] str=&#39;\i&#39;
verilog-ast&gt;                               AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a5a2d0] bits=&#39;00000000000000000000000000001000&#39;(32) range=[31:0] int=8
verilog-ast&gt;                             AST_ADD &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a5a3f0]
verilog-ast&gt;                               AST_MUL &lt;<a href="../../../../third_party/tools/yosys/tests/memories/simple_sram_byte_en.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/memories/simple_sram_byte_en.v:22</a>.0-22.0&gt; [0x2a5a510]
verilog-ast&gt;                                 AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/memories/simple_sram_byte_en.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/memories/simple_sram_byte_en.v:22</a>.0-22.0&gt; [0x2a5a690] str=&#39;\i&#39;
verilog-ast&gt;                                 AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a5a810] bits=&#39;00000000000000000000000000001000&#39;(32) range=[31:0] int=8
verilog-ast&gt;                               AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a5a930] bits=&#39;00000000000000000000000000001000&#39;(32) range=[31:0] int=8
verilog-ast&gt;                       AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/memories/simple_sram_byte_en.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/memories/simple_sram_byte_en.v:22</a>.0-22.0&gt; [0x2a5abf0] str=&#39;\i_write_data&#39;
verilog-ast&gt;                         AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/memories/simple_sram_byte_en.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/memories/simple_sram_byte_en.v:22</a>.0-22.0&gt; [0x2a5b020]
verilog-ast&gt;                           AST_MUL &lt;<a href="../../../../third_party/tools/yosys/tests/memories/simple_sram_byte_en.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/memories/simple_sram_byte_en.v:22</a>.0-22.0&gt; [0x2a5b1a0]
verilog-ast&gt;                             AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/memories/simple_sram_byte_en.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/memories/simple_sram_byte_en.v:22</a>.0-22.0&gt; [0x2a5b3a0] str=&#39;\i&#39;
verilog-ast&gt;                             AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a5b5e0] bits=&#39;00000000000000000000000000001000&#39;(32) range=[31:0] int=8
verilog-ast&gt;                           AST_ADD &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a5b860]
verilog-ast&gt;                             AST_MUL &lt;<a href="../../../../third_party/tools/yosys/tests/memories/simple_sram_byte_en.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/memories/simple_sram_byte_en.v:22</a>.0-22.0&gt; [0x2a5b980]
verilog-ast&gt;                               AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/memories/simple_sram_byte_en.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/memories/simple_sram_byte_en.v:22</a>.0-22.0&gt; [0x2a5baa0] str=&#39;\i&#39;
verilog-ast&gt;                               AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a5bc20] bits=&#39;00000000000000000000000000001000&#39;(32) range=[31:0] int=8
verilog-ast&gt;                             AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a5b740] bits=&#39;00000000000000000000000000001000&#39;(32) range=[31:0] int=8
verilog-ast&gt;         AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/memories/simple_sram_byte_en.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/memories/simple_sram_byte_en.v:23</a>.0-23.0&gt; [0x2a5bfe0]
verilog-ast&gt;           AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/memories/simple_sram_byte_en.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/memories/simple_sram_byte_en.v:23</a>.0-23.0&gt; [0x2a5c100] str=&#39;\o_read_data&#39;
verilog-ast&gt;           AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/memories/simple_sram_byte_en.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/memories/simple_sram_byte_en.v:23</a>.0-23.0&gt; [0x2a5c2e0] str=&#39;\mem&#39;
verilog-ast&gt;             AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/memories/simple_sram_byte_en.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/memories/simple_sram_byte_en.v:23</a>.0-23.0&gt; [0x2a5c620]
verilog-ast&gt;               AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/memories/simple_sram_byte_en.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/memories/simple_sram_byte_en.v:23</a>.0-23.0&gt; [0x2a5c420] str=&#39;\i_address&#39;
verilog-ast&gt;   AST_AUTOWIRE &lt;<a href="../../../../third_party/tools/yosys/tests/memories/simple_sram_byte_en.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/memories/simple_sram_byte_en.v:0</a>.0-0.0&gt; [0x2a68fa0] str=&#39;\i&#39;
<a href="../../../../third_party/tools/yosys/tests/memories/simple_sram_byte_en.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/memories/simple_sram_byte_en.v:20</a>: ERROR: Don&#39;t know how to detect sign and width for AST_WIRE node!

</pre>
</body>