// Seed: 664176890
`define pp_5 0
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    output id_3,
    input id_4
);
  assign id_3[1] = id_1;
  logic id_5;
  logic id_6;
  assign id_5 = id_0;
endmodule
