

## Lab 1: Lab-1: Design and verification of control-driven switching and arithmetic circuits using hierarchical VHDL modeling.

Q1: Design and implementation of a 2Ã—2 digital switch using control-driven combinational logic.

Q2: Design and verification of a configurable 16-bit arithmetic circuit (add, subtract, increment, decrement) using multi-adder and single-adder architectures.

Q3: Design and verification of an 8-bit signed saturation adder with overflow detection and output clamping.
