INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Guy/X_projects/NeuroMem2018/NeuroMem2018.ip_user_files/ip/vector256/vector256_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vector256
INFO: [VRFC 10-311] analyzing module vector256_dist_mem_gen_v8_0_12
INFO: [VRFC 10-311] analyzing module vector256_dist_mem_gen_v8_0_12_synth
INFO: [VRFC 10-311] analyzing module vector256_spram
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Guy/X_projects/NeuroMem2018/NeuroMem2018.srcs/sources_1/Open_Source_Neurons/neuron.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neuron
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Guy/X_projects/NeuroMem2018/NeuroMem2018.srcs/sources_1/Open_Source_Neurons/neuron_cluster.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neuroncluster
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Guy/X_projects/NeuroMem2018/NeuroMem2018.srcs/sources_1/Top_Verilog/nm96_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nm_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Guy/X_projects/NeuroMem2018/NeuroMem2018.srcs/sim_1/imports/Testbenches/CMtb_RBF_parallel_one_chip_quick.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NM500_test
INFO: [VRFC 10-2458] undeclared symbol DCO, assumed default net type wire [C:/Users/Guy/X_projects/NeuroMem2018/NeuroMem2018.srcs/sim_1/imports/Testbenches/CMtb_RBF_parallel_one_chip_quick.v:79]
