Return-Path: <stable+bounces-183097-lists+stable=lfdr.de@vger.kernel.org>
X-Original-To: lists+stable@lfdr.de
Delivered-To: lists+stable@lfdr.de
Received: from ny.mirrors.kernel.org (ny.mirrors.kernel.org [IPv6:2604:1380:45d1:ec00::1])
	by mail.lfdr.de (Postfix) with ESMTPS id E0F6FBB45C1
	for <lists+stable@lfdr.de>; Thu, 02 Oct 2025 17:32:31 +0200 (CEST)
Received: from smtp.subspace.kernel.org (relay.kernel.org [52.25.139.140])
	(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by ny.mirrors.kernel.org (Postfix) with ESMTPS id AB20E3263CA
	for <lists+stable@lfdr.de>; Thu,  2 Oct 2025 15:32:07 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 7259322259B;
	Thu,  2 Oct 2025 15:31:03 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="aMmGt+/J"
X-Original-To: stable@vger.kernel.org
Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2E02421D3E6;
	Thu,  2 Oct 2025 15:31:03 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1759419063; cv=none; b=nstaT/8zITye0z0ywQPUPysEtVvWYrFs61X9MqLBGW83d9NViEwA3qIcye73hKpEwDoejXeAVX6UX8S8h6VkPG6KZBFAUEM4UlFmv3URagLW/hmFw1s1Z1OP+WO25ExE3swrYtZB9iRk465SuxwrRi+Ij/sOOaS4D+XcfE2FXE8=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1759419063; c=relaxed/simple;
	bh=0vEpvlpGMilWtBF8Fq5EQjm4ceeFw+nZ2cMdX+YvsFA=;
	h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References:
	 MIME-Version:Content-Type; b=fT2TrpgEVbaKBJy8+vuLM6iiZl/53+plFh2/7FZUQQvPOw1tx4Wg6aYMkp/K901Iidj/S8l9MgHWYzpMhMBfqLa9mdwxzTCCVrjkUg998CwFuUQlt/NrIS6w2E6mWrqW/02Daa+dxE3tyPEmHYXP0H8wYNgJge0ndp1uY5hlJDc=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=aMmGt+/J; arc=none smtp.client-ip=10.30.226.201
Received: by smtp.kernel.org (Postfix) with ESMTPSA id 28F9DC4CEFD;
	Thu,  2 Oct 2025 15:31:02 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org;
	s=k20201202; t=1759419063;
	bh=0vEpvlpGMilWtBF8Fq5EQjm4ceeFw+nZ2cMdX+YvsFA=;
	h=From:To:Cc:Subject:Date:In-Reply-To:References:From;
	b=aMmGt+/JIp7lrTcwst0AZJIEXmFvcLQhvadEgLTPQU/knuCft0X4Nc5IdlQQdSEHR
	 6XlHnNzprFpHSxbH48P2kgu6QBQmDkRLRrjH0ihYgKVl7QKJMvmxa7zGMSk7EU6x7H
	 jw3dWrlYlon8G84vuNuT3ZCVtXledWl13yUf6x6XqWBVIOEbJMNQ52nI+rCG7hMSCw
	 dVyy8DIpm10fA4VwOhrvmDrOCwCUlCLu/kB/pvJWwZ5vBVe/V2JjAVHu3FA3llop1f
	 pET8xGq7eDnwO1LFzcylF8+conXF9e5YpwyPfiZKfpeiIidjJ6MaYRJqTwCC4Exnyr
	 p+c0yuis7+LTg==
From: Sasha Levin <sashal@kernel.org>
To: patches@lists.linux.dev,
	stable@vger.kernel.org
Cc: Yicong Yang <yangyicong@hisilicon.com>,
	Jonathan Cameron <jonathan.cameron@huawei.com>,
	Yushan Wang <wangyushan12@huawei.com>,
	Will Deacon <will@kernel.org>,
	Sasha Levin <sashal@kernel.org>,
	zhangshaokun@hisilicon.com
Subject: [PATCH AUTOSEL 6.17-6.6] drivers/perf: hisi: Relax the event ID check in the framework
Date: Thu,  2 Oct 2025 11:30:14 -0400
Message-ID: <20251002153025.2209281-27-sashal@kernel.org>
X-Mailer: git-send-email 2.51.0
In-Reply-To: <20251002153025.2209281-1-sashal@kernel.org>
References: <20251002153025.2209281-1-sashal@kernel.org>
Precedence: bulk
X-Mailing-List: stable@vger.kernel.org
List-Id: <stable.vger.kernel.org>
List-Subscribe: <mailto:stable+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:stable+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
X-stable: review
X-Patchwork-Hint: Ignore
X-stable-base: Linux 6.17
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit

From: Yicong Yang <yangyicong@hisilicon.com>

[ Upstream commit 43de0ac332b815cf56dbdce63687de9acfd35d49 ]

Event ID is only using the attr::config bit [7, 0] but we check the
event range using the whole 64bit field. It blocks the usage of the
rest field of attr::config. Relax the check by only using the
bit [7, 0].

Acked-by: Jonathan Cameron <jonathan.cameron@huawei.com>
Signed-off-by: Yicong Yang <yangyicong@hisilicon.com>
Signed-off-by: Yushan Wang <wangyushan12@huawei.com>
Signed-off-by: Will Deacon <will@kernel.org>
Signed-off-by: Sasha Levin <sashal@kernel.org>
---

LLM Generated explanations, may be completely bogus:

## Backport Analysis: HiSilicon PMU Event ID Check Fix

**Backport Recommendation: YES**

### Detailed Analysis

#### Bug Being Fixed

The commit fixes an overly restrictive validation bug in
`hisi_uncore_pmu_event_init()` at
**drivers/perf/hisilicon/hisi_uncore_pmu.c:237**.

**Original code:**
```c
if (event->attr.config > hisi_pmu->check_event)
    return -EINVAL;
```

**Fixed code:**
```c
if ((event->attr.config & HISI_EVENTID_MASK) > hisi_pmu->check_event)
    return -EINVAL;
```

Where `HISI_EVENTID_MASK = GENMASK(7, 0) = 0xFF`.

#### Root Cause Analysis

1. **Event ID Layout:** HiSilicon uncore PMUs use only bits [7:0] of
   `attr.config` for the event ID. This is evident from format
   attributes across all drivers:
   - `hisi_uncore_l3c_pmu.c:386`: `"config:0-7"`
   - `hisi_uncore_hha_pmu.c:336`: `"config:0-7"`
   - `hisi_uncore_pa_pmu.c:304`: `"config:0-7"`
   - `hisi_uncore_sllc_pmu.c:368`: `"config:0-7"`
   - `hisi_uncore_uc_pmu.c:402`: `"config:0-7"`
   - `hisi_uncore_ddrc_pmu.c:272`: `"config:0-4"` (V1) and
     `"config:0-7"` (V2)
   - `hisi_uncore_cpa_pmu.c:205`: `"config:0-15"` (exception)

2. **Incorrect Validation:** The validation was comparing the entire
   64-bit `attr.config` value against `check_event` (typically 0xFF for
   8-bit event IDs), which would incorrectly reject valid event
   configurations if any upper bits were set.

3. **Blocking Future Extensions:** The commit message explicitly states:
   "It blocks the usage of the rest field of attr::config." This
   indicates that upper bits of `attr.config` may be needed for
   additional configuration parameters beyond the base event ID.

#### Scope of Impact

This fix affects all HiSilicon uncore PMU drivers that use the shared
`hisi_pmu_init()` function, which sets `pmu->event_init =
hisi_uncore_pmu_event_init` (at **hisi_uncore_pmu.c:610**):

- L3C PMU (L3 Cache)
- HHA PMU (Hydra Home Agent)
- DDRC PMU (DDR Controller)
- PA PMU (Protocol Adapter)
- SLLC PMU (Super L3 Cache)
- UC PMU (Uncore)
- CPA PMU (Coherent Protocol Agent)

#### Code Changes Analysis

**File 1: drivers/perf/hisilicon/hisi_uncore_pmu.c**
- **Line 237:** Mask `attr.config` with `HISI_EVENTID_MASK` before
  comparison
- **Impact:** Only validates event ID bits [7:0], allowing upper bits
  for other purposes

**File 2: drivers/perf/hisilicon/hisi_uncore_pmu.h**
- **Line 46:** Define `HISI_EVENTID_MASK` as `GENMASK(7, 0)`
- **Line 47:** Update `HISI_GET_EVENTID` macro to use the new mask
  (consistency improvement)
- **Impact:** Provides centralized, self-documenting definition of event
  ID field

#### Backport Suitability Assessment

**Positive Factors:**
1. ✅ **Fixes a clear bug:** Incorrect validation logic blocking
   legitimate use cases
2. ✅ **Small and contained:** Only 5 lines changed across 2 files
3. ✅ **Low regression risk:** The change makes validation less strict,
   not more strict
4. ✅ **Well-reviewed:** Acked by Jonathan Cameron (prominent kernel
   maintainer)
5. ✅ **No dependencies:** Self-contained fix with no related commits
6. ✅ **Driver-level fix:** Affects only HiSilicon PMU drivers, not core
   kernel
7. ✅ **Minimal side effects:** Only affects event validation path during
   initialization

**Risk Assessment:**
- **Regression risk:** Very low - relaxing validation cannot break
  working configurations
- **Functional risk:** None - the fix enables correct behavior
- **Architectural risk:** None - no architectural changes
- **Dependency risk:** None - no follow-up fixes or related patches
  required

**Follows Stable Tree Rules:**
- ✅ Fixes an important bug affecting users of HiSilicon hardware
- ✅ Small, obvious, and correct change
- ✅ No new features introduced
- ✅ Minimal risk of regression
- ✅ Confined to specific driver subsystem

### Conclusion

This commit is an **excellent candidate for backporting** to stable
kernel trees. It fixes a genuine validation bug that prevents legitimate
usage of the perf event configuration interface on HiSilicon hardware.
The fix is minimal, well-contained, properly reviewed, and carries
virtually no regression risk.

 drivers/perf/hisilicon/hisi_uncore_pmu.c | 2 +-
 drivers/perf/hisilicon/hisi_uncore_pmu.h | 3 ++-
 2 files changed, 3 insertions(+), 2 deletions(-)

diff --git a/drivers/perf/hisilicon/hisi_uncore_pmu.c b/drivers/perf/hisilicon/hisi_uncore_pmu.c
index a449651f79c9f..6594d64b03a9e 100644
--- a/drivers/perf/hisilicon/hisi_uncore_pmu.c
+++ b/drivers/perf/hisilicon/hisi_uncore_pmu.c
@@ -234,7 +234,7 @@ int hisi_uncore_pmu_event_init(struct perf_event *event)
 		return -EINVAL;
 
 	hisi_pmu = to_hisi_pmu(event->pmu);
-	if (event->attr.config > hisi_pmu->check_event)
+	if ((event->attr.config & HISI_EVENTID_MASK) > hisi_pmu->check_event)
 		return -EINVAL;
 
 	if (hisi_pmu->on_cpu == -1)
diff --git a/drivers/perf/hisilicon/hisi_uncore_pmu.h b/drivers/perf/hisilicon/hisi_uncore_pmu.h
index 777675838b808..e69660f72be67 100644
--- a/drivers/perf/hisilicon/hisi_uncore_pmu.h
+++ b/drivers/perf/hisilicon/hisi_uncore_pmu.h
@@ -43,7 +43,8 @@
 		return FIELD_GET(GENMASK_ULL(hi, lo), event->attr.config);  \
 	}
 
-#define HISI_GET_EVENTID(ev) (ev->hw.config_base & 0xff)
+#define HISI_EVENTID_MASK		GENMASK(7, 0)
+#define HISI_GET_EVENTID(ev)		((ev)->hw.config_base & HISI_EVENTID_MASK)
 
 #define HISI_PMU_EVTYPE_BITS		8
 #define HISI_PMU_EVTYPE_SHIFT(idx)	((idx) % 4 * HISI_PMU_EVTYPE_BITS)
-- 
2.51.0


