tests:
- name: rev16_1
  bytes: [0x21, 0x04, 0xc0, 0xda]
  directives: |
      check: entry: // entry block; no preds!
      nextln:   v0 = i64.read_reg "x1"
      nextln:   v1 = i16.reverse_bytes v0
      nextln:   v2 = i16.or 0x0, v1
      nextln:   v3 = i64.ror v2, 0x10
      nextln:   v4 = i64.ror v0, 0x10
      nextln:   v5 = i16.reverse_bytes v4
      nextln:   v6 = i16.or v3, v5
      nextln:   v7 = i64.ror v6, 0x10
      nextln:   v8 = i64.ror v4, 0x10
      nextln:   v9 = i16.reverse_bytes v8
      nextln:   v10 = i16.or v7, v9
      nextln:   v11 = i64.ror v10, 0x10
      nextln:   v12 = i64.ror v8, 0x10
      nextln:   v13 = i16.reverse_bytes v12
      nextln:   v14 = i16.or v11, v13
      nextln:   v15 = i64.ror v14, 0x10
      nextln:   v16 = i64.ror v12, 0x10
      nextln:   i64.write_reg v15, "x1"
- name: rev16_2
  bytes: [0x21, 0x04, 0xc0, 0x5a]
  directives: |
      check: entry: // entry block; no preds!
      nextln:   v0 = i64.read_reg "x1"
      nextln:   v1 = i32.trunc_i64 v0
      nextln:   v2 = i16.reverse_bytes v1
      nextln:   v3 = i16.or 0x0, v2
      nextln:   v4 = i32.ror v3, 0x10
      nextln:   v5 = i32.ror v1, 0x10
      nextln:   v6 = i16.reverse_bytes v5
      nextln:   v7 = i16.or v4, v6
      nextln:   v8 = i32.ror v7, 0x10
      nextln:   v9 = i32.ror v5, 0x10
      nextln:   i32.write_reg v8, "x1"
