# Real-Time Object Detection Using Hardware-Accelerated CNN on Xilinx Zynq FPGA with Arm Processor

## Overview
This project demonstrates real-time CNN inference acceleration on a Xilinx Zynq SoC by offloading compute-intensive layers to FPGA fabric while using the Arm processor for control and preprocessing.

A hardware-accelerated CNN IP was developed using Vitis HLS, integrated into Vivado, and deployed on a PYNQ-Z2 board.

## Key Features
- FPGA-accelerated CNN inference
- Hardware/Software co-design using Vitis and Vivado
- Real-time image classification/object detection
- Quantitative comparison with CPU-only implementation

## Hardware Platform
- Xilinx Zynq SoC (PYNQ-Z2)
- ARM Cortex-A9
- FPGA Fabric with DSP acceleration

## Software Stack
- Vitis HLS
- Vivado Design Suite
- PYNQ Framework
- Python + OpenCV

## Performance Highlights
| Metric | CPU Only | FPGA Accelerated |
|------|---------|-----------------|
| Latency (ms) | XX | XX |
| FPS | XX | XX |
| Speedup | XX | XX |
| Power Efficiency | XX | XX |

## GitHub Repository Structure
```
fpga-cnn-accelerator-zynq/
â”‚
â”œâ”€â”€ README.md
â”œâ”€â”€ LICENSE
â”œâ”€â”€ docs/
â”‚Â  Â â”œâ”€â”€ architecture.md
â”‚Â  Â â”œâ”€â”€ design_partitioning.md
â”‚Â  Â â”œâ”€â”€ performance_analysis.md
â”‚Â  Â â”œâ”€â”€ cpu_vs_fpga_comparison.md
â”‚Â  Â â”œâ”€â”€ power_analysis.md
â”‚Â  Â â”œâ”€â”€ resource_utilization.md
â”‚Â  Â â””â”€â”€ diagrams/
â”‚Â  Â  Â  Â â”œâ”€â”€ system_architecture.png
â”‚Â  Â  Â  Â â”œâ”€â”€ hw_sw_partition.png
â”‚Â  Â  Â  Â â”œâ”€â”€ cnn_accelerator_pipeline.png
â”‚
â”œâ”€â”€ hls/
â”‚Â  Â â”œâ”€â”€ cnn_accelerator.cpp
â”‚Â  Â â”œâ”€â”€ cnn_accelerator.h
â”‚Â  Â â”œâ”€â”€ tb_cnn.cpp
â”‚Â  Â â”œâ”€â”€ vitis_hls_project/
â”‚
â”œâ”€â”€ vivado/
â”‚Â  Â â”œâ”€â”€ block_design/
â”‚Â  Â â”œâ”€â”€ constraints/
â”‚Â  Â â”œâ”€â”€ bitstream/
â”‚Â  Â â”‚Â  Â â””â”€â”€ design.bit
â”‚
â”œâ”€â”€ software/
â”‚Â  Â â”œâ”€â”€ cpu_only/
â”‚Â  Â â”‚Â  Â â”œâ”€â”€ cnn_cpu.cpp
â”‚Â  Â â”‚Â  Â â””â”€â”€ benchmark_cpu.py
â”‚Â  Â â”œâ”€â”€ fpga_accel/
â”‚Â  Â â”‚Â  Â â”œâ”€â”€ overlay.bit
â”‚Â  Â â”‚Â  Â â”œâ”€â”€ overlay.hwh
â”‚Â  Â â”‚Â  Â â”œâ”€â”€ inference_fpga.py
â”‚Â  Â â”‚Â  Â â””â”€â”€ dma_utils.py
â”‚
â”œâ”€â”€ dataset/
â”‚Â  Â â””â”€â”€ sample_images/
â”‚
â”œâ”€â”€ results/
â”‚Â  Â â”œâ”€â”€ latency_fps.csv
â”‚Â  Â â”œâ”€â”€ accuracy_results.csv
â”‚Â  Â â””â”€â”€ screenshots/
â”‚
â”œâ”€â”€ demo/
â”‚Â  Â â”œâ”€â”€ demo_video_link.txt
â”‚Â  Â â””â”€â”€ demo_script.md
â”‚
â””â”€â”€ report/
Â  Â  â”œâ”€â”€ Final_Project_Report.pdf
Â  Â  â””â”€â”€ figures/
```

## Demo
â–¶ Demo Video: 


## ğŸš€ How to Run

### Prerequisites
- PYNQ-Z2 (or compatible Zynq board)
- SD Card (â‰¥16GB recommended)
- PYNQ Linux image
- Python 3.x
- OpenCV installed on board
- FPGA bitstream (`.bit`) and hardware handoff file (`.hwh`)
- CNN model weights

### Hardware Setup
1. Flash the PYNQ image to the SD card  
2. Insert the SD card into the board  
3. Connect power, Ethernet/USB, and camera (optional)  
4. Power ON the board  

### Deploy FPGA Bitstream
```bash
scp overlay.bit xilinx@<board_ip>:/home/xilinx/
scp overlay.hwh xilinx@<board_ip>:/home/xilinx/
python3 load_overlay.py
```

## â–¶ï¸ Execution Commands

### Run CPU-Only Baseline
```bash
cd software/cpu_only
python3 cnn_cpu.py --image sample.jpg
```

### CPU-Only Baseline
```bash
cd software/cpu_only
python3 cnn_cpu.py --image sample.jpg
```
Output: Prediction, confidence, latency (ms), FPS

### FPGA-Accelerated Inference
```bash
cd ../fpga_accel
python3 inference_fpga.py --image sample.jpg
```
Output: Prediction, confidence, latency (ms), FPS

### Live Camera Inference
```bash
python3 inference_fpga.py --camera 1
```
Press q to exit

### Performance Benchmarking
```bash
python3 benchmark.py
```
Output: Average latency, FPS, speedup ratio

## Repository Structure
See `/docs` for architecture and performance analysis.

## Authors
- Royce Niran George A
- Kamalesh S
- Ranjith Ganesh B

