--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/g/r/grosas/6.111/Final_Project/bodydrums/final_submission/final_submission.ise
-intstyle ise -v 3 -s 4 -xml labkit_experiment labkit_experiment.ncd -o
labkit_experiment.twr labkit_experiment.pcf -ucf labkit.ucf

Design file:              labkit_experiment.ncd
Physical constraint file: labkit_experiment.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ac97_bit_clock
-------------+------------+------------+--------------------+--------+
             |  Setup to  |  Hold to   |                    | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
-------------+------------+------------+--------------------+--------+
ac97_sdata_in|   -0.963(F)|    1.235(F)|ac97_bit_clock_BUFGP|   0.000|
-------------+------------+------------+--------------------+--------+

Setup/Hold to clock clock_27mhz
-------------+------------+------------+------------------+--------+
             |  Setup to  |  Hold to   |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
button0      |    3.966(R)|   -1.861(R)|clock_27mhz_IBUFG |   0.000|
button1      |    4.249(R)|   -1.713(R)|clock_27mhz_IBUFG |   0.000|
button2      |    4.061(R)|   -2.055(R)|clock_27mhz_IBUFG |   0.000|
button3      |    6.704(R)|   -3.471(R)|clock_27mhz_IBUFG |   0.000|
button_down  |    4.359(R)|   -2.074(R)|clock_27mhz_IBUFG |   0.000|
button_enter |    4.716(R)|   -2.553(R)|clock_27mhz_IBUFG |   0.000|
button_left  |    4.289(R)|   -2.320(R)|clock_27mhz_IBUFG |   0.000|
button_right |    5.041(R)|   -1.676(R)|clock_27mhz_IBUFG |   0.000|
button_up    |    4.601(R)|   -2.678(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<0> |    2.592(R)|   -2.320(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<1> |    2.859(R)|   -2.587(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<2> |    2.320(R)|   -2.048(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<3> |    2.812(R)|   -2.540(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<4> |    2.408(R)|   -2.136(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<5> |    3.247(R)|   -2.975(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<6> |    3.042(R)|   -2.770(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<7> |    3.091(R)|   -2.819(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<8> |    3.182(R)|   -2.910(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<9> |    2.956(R)|   -2.684(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<10>|    2.650(R)|   -2.378(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<11>|    3.163(R)|   -2.891(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<12>|    2.596(R)|   -2.324(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<13>|    2.938(R)|   -2.666(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<14>|    2.613(R)|   -2.341(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<15>|    3.116(R)|   -2.844(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<16>|    2.910(R)|   -2.638(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<17>|    2.327(R)|   -2.055(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<18>|    2.937(R)|   -2.665(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<19>|    3.372(R)|   -3.100(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<20>|    2.996(R)|   -2.724(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<21>|    3.830(R)|   -3.558(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<22>|    3.929(R)|   -3.657(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<23>|    3.734(R)|   -3.462(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<24>|    4.011(R)|   -3.739(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<25>|    4.801(R)|   -4.529(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<26>|    2.953(R)|   -2.681(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<27>|    3.835(R)|   -3.563(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<28>|    3.238(R)|   -2.966(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<29>|    3.895(R)|   -3.623(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<30>|    3.808(R)|   -3.536(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<31>|    4.354(R)|   -4.082(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<32>|    4.080(R)|   -3.808(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<33>|    3.605(R)|   -3.333(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<34>|    4.073(R)|   -3.801(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<35>|    3.892(R)|   -3.620(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<0> |    0.950(R)|   -0.678(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<1> |    1.169(R)|   -0.897(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<2> |    1.093(R)|   -0.821(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<3> |    1.320(R)|   -1.048(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<4> |    2.258(R)|   -1.986(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<5> |    0.998(R)|   -0.726(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<6> |    1.141(R)|   -0.869(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<7> |    1.048(R)|   -0.776(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<8> |    1.387(R)|   -1.115(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<9> |    1.262(R)|   -0.990(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<10>|    1.587(R)|   -1.315(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<11>|    1.777(R)|   -1.505(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<12>|    0.941(R)|   -0.669(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<13>|    1.757(R)|   -1.485(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<14>|    1.032(R)|   -0.760(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<15>|    1.537(R)|   -1.265(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<16>|    2.074(R)|   -1.802(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<17>|    2.616(R)|   -2.344(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<18>|    1.892(R)|   -1.620(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<19>|    2.615(R)|   -2.343(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<20>|    2.455(R)|   -2.183(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<21>|    2.597(R)|   -2.325(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<22>|    2.619(R)|   -2.347(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<23>|    2.802(R)|   -2.530(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<24>|    2.640(R)|   -2.368(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<25>|    2.740(R)|   -2.468(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<26>|    2.172(R)|   -1.900(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<27>|    1.904(R)|   -1.632(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<28>|    1.584(R)|   -1.312(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<29>|    2.636(R)|   -2.364(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<30>|    2.523(R)|   -2.251(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<31>|    2.312(R)|   -2.040(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<32>|    2.244(R)|   -1.972(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<33>|    2.787(R)|   -2.515(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<34>|    2.675(R)|   -2.403(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<35>|    2.324(R)|   -2.052(R)|clock_27mhz_IBUFG |   0.000|
switch<0>    |    5.041(R)|   -1.488(R)|clock_27mhz_IBUFG |   0.000|
switch<1>    |    6.189(R)|   -2.142(R)|clock_27mhz_IBUFG |   0.000|
switch<2>    |    7.751(R)|   -4.515(R)|clock_27mhz_IBUFG |   0.000|
switch<3>    |    4.938(R)|   -1.825(R)|clock_27mhz_IBUFG |   0.000|
switch<4>    |    4.764(R)|   -2.174(R)|clock_27mhz_IBUFG |   0.000|
switch<5>    |    5.749(R)|   -1.628(R)|clock_27mhz_IBUFG |   0.000|
switch<6>    |    7.162(R)|   -3.138(R)|clock_27mhz_IBUFG |   0.000|
switch<7>    |    6.404(R)|   -2.800(R)|clock_27mhz_IBUFG |   0.000|
-------------+------------+------------+------------------+--------+

Clock ac97_bit_clock to Pad
--------------+------------+--------------------+--------+
              | clk (edge) |                    | Clock  |
Destination   |   to PAD   |Internal Clock(s)   | Phase  |
--------------+------------+--------------------+--------+
ac97_sdata_out|   14.668(R)|ac97_bit_clock_BUFGP|   0.000|
ac97_synch    |   13.963(R)|ac97_bit_clock_BUFGP|   0.000|
--------------+------------+--------------------+--------+

Clock clock_27mhz to Pad
----------------+------------+------------------+--------+
                | clk (edge) |                  | Clock  |
Destination     |   to PAD   |Internal Clock(s) | Phase  |
----------------+------------+------------------+--------+
audio_reset_b   |   10.247(R)|clock_27mhz_IBUFG |   0.000|
disp_clock      |    9.814(R)|clock_27mhz_IBUFG |   0.000|
led<0>          |   16.200(R)|clock_27mhz_IBUFG |   0.000|
led<1>          |   15.762(R)|clock_27mhz_IBUFG |   0.000|
led<2>          |   21.814(R)|clock_27mhz_IBUFG |   0.000|
led<3>          |   13.271(R)|clock_27mhz_IBUFG |   0.000|
led<4>          |   14.585(R)|clock_27mhz_IBUFG |   0.000|
led<6>          |   18.276(R)|clock_27mhz_IBUFG |   0.000|
led<7>          |   17.834(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<0> |   14.359(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<1> |   11.533(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<2> |   14.236(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<3> |   19.085(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<4> |   13.390(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<5> |   13.719(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<6> |   11.588(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<7> |   12.889(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<8> |   12.528(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<9> |   12.604(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<10>|   15.161(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<11>|   15.201(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<12>|   13.019(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<13>|   15.464(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<14>|   14.859(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<15>|   13.998(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<16>|   12.294(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<17>|   13.019(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<18>|   11.978(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<0>    |   12.719(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<1>    |   12.927(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<2>    |   12.434(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<3>    |   12.122(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<4>    |   12.488(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<5>    |   12.307(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<6>    |   12.440(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<7>    |   12.637(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<8>    |   12.908(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<9>    |   12.487(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<10>   |   11.993(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<11>   |   12.606(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<12>   |   12.102(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<13>   |   12.768(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<14>   |   12.293(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<15>   |   12.778(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<16>   |   12.628(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<17>   |   12.582(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<18>   |   12.078(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<19>   |   12.019(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<20>   |   12.093(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<21>   |   12.349(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<22>   |   12.195(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<23>   |   12.181(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<24>   |   12.317(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<25>   |   12.990(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<26>   |   11.810(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<27>   |   13.003(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<28>   |   12.535(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<29>   |   12.939(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<30>   |   12.219(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<31>   |   13.226(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<32>   |   11.442(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<33>   |   12.687(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<34>   |   12.877(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<35>   |   11.963(R)|clock_27mhz_IBUFG |   0.000|
ram0_we_b       |   11.120(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<0> |   13.921(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<1> |   11.224(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<2> |   12.241(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<3> |   11.867(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<4> |   11.980(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<5> |   12.256(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<6> |   10.188(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<7> |   10.819(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<8> |   13.516(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<9> |   13.621(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<10>|   12.048(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<11>|   12.144(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<12>|   12.155(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<13>|   11.842(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<14>|   11.561(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<15>|   11.094(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<16>|    9.646(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<17>|   12.098(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<18>|   11.941(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<0>    |   10.292(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<1>    |    9.976(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<2>    |   12.579(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<3>    |   10.784(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<4>    |   10.201(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<5>    |   10.292(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<6>    |    9.993(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<7>    |   10.627(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<8>    |   10.408(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<9>    |   10.306(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<10>   |   10.608(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<11>   |   11.458(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<12>   |   10.093(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<13>   |   10.791(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<14>   |   10.897(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<15>   |   11.238(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<16>   |   11.127(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<17>   |   10.850(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<18>   |   11.178(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<19>   |   11.128(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<20>   |   10.572(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<21>   |   11.956(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<22>   |   11.892(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<23>   |   11.431(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<24>   |   10.554(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<25>   |   11.335(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<26>   |   10.749(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<27>   |   10.906(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<28>   |   11.101(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<29>   |   10.392(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<30>   |   10.454(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<31>   |   11.549(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<32>   |    9.406(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<33>   |   10.969(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<34>   |   10.942(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<35>   |   10.513(R)|clock_27mhz_IBUFG |   0.000|
ram1_we_b       |   10.382(R)|clock_27mhz_IBUFG |   0.000|
vga_out_blank_b |   12.420(R)|clock_65mhz       |   0.000|
vga_out_blue<0> |   13.007(R)|clock_65mhz       |   0.000|
vga_out_blue<1> |   12.640(R)|clock_65mhz       |   0.000|
vga_out_blue<2> |   12.184(R)|clock_65mhz       |   0.000|
vga_out_blue<3> |   12.980(R)|clock_65mhz       |   0.000|
vga_out_blue<4> |   12.512(R)|clock_65mhz       |   0.000|
vga_out_blue<5> |   12.796(R)|clock_65mhz       |   0.000|
vga_out_blue<6> |   13.156(R)|clock_65mhz       |   0.000|
vga_out_blue<7> |   12.710(R)|clock_65mhz       |   0.000|
vga_out_green<0>|   13.448(R)|clock_65mhz       |   0.000|
vga_out_green<1>|   14.448(R)|clock_65mhz       |   0.000|
vga_out_green<2>|   13.969(R)|clock_65mhz       |   0.000|
vga_out_green<3>|   13.288(R)|clock_65mhz       |   0.000|
vga_out_green<4>|   14.810(R)|clock_65mhz       |   0.000|
vga_out_green<5>|   14.529(R)|clock_65mhz       |   0.000|
vga_out_green<6>|   15.600(R)|clock_65mhz       |   0.000|
vga_out_green<7>|   14.077(R)|clock_65mhz       |   0.000|
vga_out_hsync   |   11.725(R)|clock_65mhz       |   0.000|
vga_out_red<0>  |   15.880(R)|clock_65mhz       |   0.000|
vga_out_red<1>  |   15.073(R)|clock_65mhz       |   0.000|
vga_out_red<2>  |   15.575(R)|clock_65mhz       |   0.000|
vga_out_red<3>  |   15.782(R)|clock_65mhz       |   0.000|
vga_out_red<4>  |   14.566(R)|clock_65mhz       |   0.000|
vga_out_red<5>  |   15.810(R)|clock_65mhz       |   0.000|
vga_out_red<6>  |   14.010(R)|clock_65mhz       |   0.000|
vga_out_red<7>  |   16.226(R)|clock_65mhz       |   0.000|
vga_out_vsync   |   11.767(R)|clock_65mhz       |   0.000|
----------------+------------+------------------+--------+

Clock to Setup on destination clock ac97_bit_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    8.739|         |    7.398|    3.283|
clock_27mhz    |    2.991|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    5.030|    5.226|         |         |
clock_27mhz    |   17.153|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+-------------------+---------+
Source Pad     |Destination Pad    |  Delay  |
---------------+-------------------+---------+
clock_27mhz    |ram0_clk           |    8.490|
clock_27mhz    |ram1_clk           |   12.746|
clock_27mhz    |vga_out_pixel_clock|   11.447|
---------------+-------------------+---------+


Analysis completed Mon Dec  7 18:50:04 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 764 MB



