{"vcs1":{"timestamp_begin":1731348006.636553771, "rt":17.04, "ut":14.79, "st":0.84}}
{"vcselab":{"timestamp_begin":1731348023.738983830, "rt":3.74, "ut":2.14, "st":0.12}}
{"link":{"timestamp_begin":1731348027.538768688, "rt":0.44, "ut":0.33, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731348006.098020457}
{"VCS_COMP_START_TIME": 1731348006.098020457}
{"VCS_COMP_END_TIME": 1731348614.864041906}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src +define+GATE +neg_tchk +nowarnNTCDSN"}
{"vcs1": {"peak_mem": 493036}}
{"stitch_vcselab": {"peak_mem": 304596}}
