--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml stopwatch.twx stopwatch.ncd -o stopwatch.twr stopwatch.pcf
-ucf nexys3.ucf

Design file:              stopwatch.ncd
Physical constraint file: stopwatch.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7991 paths analyzed, 444 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.505ns.
--------------------------------------------------------------------------------

Paths for end point _counter_0/sec_h_1 (SLICE_X16Y19.C4), 198 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _reset/t1/counter_2 (FF)
  Destination:          _counter_0/sec_h_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.448ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.243 - 0.265)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _reset/t1/counter_2 to _counter_0/sec_h_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.CQ      Tcko                  0.408   _reset/t1/counter<3>
                                                       _reset/t1/counter_2
    SLICE_X3Y24.B2       net (fanout=10)       1.626   _reset/t1/counter<2>
    SLICE_X3Y24.B        Tilo                  0.259   _clock_divider/clk_1hz<31>
                                                       _clock_divider/clk_1hz<31>4
    SLICE_X3Y24.A5       net (fanout=1)        0.187   _clock_divider/clk_1hz<31>3
    SLICE_X3Y24.A        Tilo                  0.259   _clock_divider/clk_1hz<31>
                                                       _clock_divider/clk_1hz<31>7
    SLICE_X16Y15.C5      net (fanout=6)        1.798   clk_1hz
    SLICE_X16Y15.C       Tilo                  0.205   N6
                                                       _counter_0/_n0443_inv141
    SLICE_X16Y18.B4      net (fanout=3)        0.642   _counter_0/_n0443_inv141
    SLICE_X16Y18.B       Tilo                  0.205   _counter_0/sec_h<3>
                                                       _counter_0/_n0443_inv13
    SLICE_X16Y19.C4      net (fanout=3)        0.518   _counter_0/_n0443_inv1
    SLICE_X16Y19.CLK     Tas                   0.341   _counter_0/sec_h<2>
                                                       _counter_0/sec_h_1_rstpot
                                                       _counter_0/sec_h_1
    -------------------------------------------------  ---------------------------
    Total                                      6.448ns (1.677ns logic, 4.771ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.578ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _reset/t1/counter_0 (FF)
  Destination:          _counter_0/sec_h_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.365ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.243 - 0.265)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _reset/t1/counter_0 to _counter_0/sec_h_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.AQ      Tcko                  0.408   _reset/t1/counter<3>
                                                       _reset/t1/counter_0
    SLICE_X3Y24.B4       net (fanout=10)       1.543   _reset/t1/counter<0>
    SLICE_X3Y24.B        Tilo                  0.259   _clock_divider/clk_1hz<31>
                                                       _clock_divider/clk_1hz<31>4
    SLICE_X3Y24.A5       net (fanout=1)        0.187   _clock_divider/clk_1hz<31>3
    SLICE_X3Y24.A        Tilo                  0.259   _clock_divider/clk_1hz<31>
                                                       _clock_divider/clk_1hz<31>7
    SLICE_X16Y15.C5      net (fanout=6)        1.798   clk_1hz
    SLICE_X16Y15.C       Tilo                  0.205   N6
                                                       _counter_0/_n0443_inv141
    SLICE_X16Y18.B4      net (fanout=3)        0.642   _counter_0/_n0443_inv141
    SLICE_X16Y18.B       Tilo                  0.205   _counter_0/sec_h<3>
                                                       _counter_0/_n0443_inv13
    SLICE_X16Y19.C4      net (fanout=3)        0.518   _counter_0/_n0443_inv1
    SLICE_X16Y19.CLK     Tas                   0.341   _counter_0/sec_h<2>
                                                       _counter_0/sec_h_1_rstpot
                                                       _counter_0/sec_h_1
    -------------------------------------------------  ---------------------------
    Total                                      6.365ns (1.677ns logic, 4.688ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _reset/t1/counter_2 (FF)
  Destination:          _counter_0/sec_h_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.154ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.243 - 0.265)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _reset/t1/counter_2 to _counter_0/sec_h_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.CQ      Tcko                  0.408   _reset/t1/counter<3>
                                                       _reset/t1/counter_2
    SLICE_X3Y24.B2       net (fanout=10)       1.626   _reset/t1/counter<2>
    SLICE_X3Y24.B        Tilo                  0.259   _clock_divider/clk_1hz<31>
                                                       _clock_divider/clk_1hz<31>4
    SLICE_X3Y24.A5       net (fanout=1)        0.187   _clock_divider/clk_1hz<31>3
    SLICE_X3Y24.A        Tilo                  0.259   _clock_divider/clk_1hz<31>
                                                       _clock_divider/clk_1hz<31>7
    SLICE_X15Y20.C4      net (fanout=6)        1.314   clk_1hz
    SLICE_X15Y20.C       Tilo                  0.259   _decrease/slow_clk_en
                                                       _counter_0/_n0443_inv12
    SLICE_X16Y18.B5      net (fanout=2)        0.778   _counter_0/_n0443_inv13
    SLICE_X16Y18.B       Tilo                  0.205   _counter_0/sec_h<3>
                                                       _counter_0/_n0443_inv13
    SLICE_X16Y19.C4      net (fanout=3)        0.518   _counter_0/_n0443_inv1
    SLICE_X16Y19.CLK     Tas                   0.341   _counter_0/sec_h<2>
                                                       _counter_0/sec_h_1_rstpot
                                                       _counter_0/sec_h_1
    -------------------------------------------------  ---------------------------
    Total                                      6.154ns (1.731ns logic, 4.423ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Paths for end point _counter_0/min_l_2 (SLICE_X19Y17.A4), 108 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _reset/t1/counter_2 (FF)
  Destination:          _counter_0/min_l_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.408ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.334 - 0.360)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _reset/t1/counter_2 to _counter_0/min_l_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.CQ      Tcko                  0.408   _reset/t1/counter<3>
                                                       _reset/t1/counter_2
    SLICE_X3Y24.B2       net (fanout=10)       1.626   _reset/t1/counter<2>
    SLICE_X3Y24.B        Tilo                  0.259   _clock_divider/clk_1hz<31>
                                                       _clock_divider/clk_1hz<31>4
    SLICE_X3Y24.A5       net (fanout=1)        0.187   _clock_divider/clk_1hz<31>3
    SLICE_X3Y24.A        Tilo                  0.259   _clock_divider/clk_1hz<31>
                                                       _clock_divider/clk_1hz<31>7
    SLICE_X14Y15.D5      net (fanout=6)        1.619   clk_1hz
    SLICE_X14Y15.D       Tilo                  0.203   _counter_0/_n0492_inv15
                                                       _counter_0/_n0492_inv15
    SLICE_X14Y15.C6      net (fanout=1)        0.118   _counter_0/_n0492_inv15
    SLICE_X14Y15.C       Tilo                  0.204   _counter_0/_n0492_inv15
                                                       _counter_0/_n0492_inv17
    SLICE_X19Y17.A4      net (fanout=4)        1.203   _counter_0/_n0492_inv1
    SLICE_X19Y17.CLK     Tas                   0.322   _counter_0/min_l<3>
                                                       _counter_0/min_l_2_rstpot
                                                       _counter_0/min_l_2
    -------------------------------------------------  ---------------------------
    Total                                      6.408ns (1.655ns logic, 4.753ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _reset/t1/counter_0 (FF)
  Destination:          _counter_0/min_l_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.325ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.334 - 0.360)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _reset/t1/counter_0 to _counter_0/min_l_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.AQ      Tcko                  0.408   _reset/t1/counter<3>
                                                       _reset/t1/counter_0
    SLICE_X3Y24.B4       net (fanout=10)       1.543   _reset/t1/counter<0>
    SLICE_X3Y24.B        Tilo                  0.259   _clock_divider/clk_1hz<31>
                                                       _clock_divider/clk_1hz<31>4
    SLICE_X3Y24.A5       net (fanout=1)        0.187   _clock_divider/clk_1hz<31>3
    SLICE_X3Y24.A        Tilo                  0.259   _clock_divider/clk_1hz<31>
                                                       _clock_divider/clk_1hz<31>7
    SLICE_X14Y15.D5      net (fanout=6)        1.619   clk_1hz
    SLICE_X14Y15.D       Tilo                  0.203   _counter_0/_n0492_inv15
                                                       _counter_0/_n0492_inv15
    SLICE_X14Y15.C6      net (fanout=1)        0.118   _counter_0/_n0492_inv15
    SLICE_X14Y15.C       Tilo                  0.204   _counter_0/_n0492_inv15
                                                       _counter_0/_n0492_inv17
    SLICE_X19Y17.A4      net (fanout=4)        1.203   _counter_0/_n0492_inv1
    SLICE_X19Y17.CLK     Tas                   0.322   _counter_0/min_l<3>
                                                       _counter_0/min_l_2_rstpot
                                                       _counter_0/min_l_2
    -------------------------------------------------  ---------------------------
    Total                                      6.325ns (1.655ns logic, 4.670ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _reset/t1/counter_3 (FF)
  Destination:          _counter_0/min_l_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.065ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.334 - 0.360)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _reset/t1/counter_3 to _counter_0/min_l_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.DQ      Tcko                  0.408   _reset/t1/counter<3>
                                                       _reset/t1/counter_3
    SLICE_X3Y24.B6       net (fanout=8)        1.283   _reset/t1/counter<3>
    SLICE_X3Y24.B        Tilo                  0.259   _clock_divider/clk_1hz<31>
                                                       _clock_divider/clk_1hz<31>4
    SLICE_X3Y24.A5       net (fanout=1)        0.187   _clock_divider/clk_1hz<31>3
    SLICE_X3Y24.A        Tilo                  0.259   _clock_divider/clk_1hz<31>
                                                       _clock_divider/clk_1hz<31>7
    SLICE_X14Y15.D5      net (fanout=6)        1.619   clk_1hz
    SLICE_X14Y15.D       Tilo                  0.203   _counter_0/_n0492_inv15
                                                       _counter_0/_n0492_inv15
    SLICE_X14Y15.C6      net (fanout=1)        0.118   _counter_0/_n0492_inv15
    SLICE_X14Y15.C       Tilo                  0.204   _counter_0/_n0492_inv15
                                                       _counter_0/_n0492_inv17
    SLICE_X19Y17.A4      net (fanout=4)        1.203   _counter_0/_n0492_inv1
    SLICE_X19Y17.CLK     Tas                   0.322   _counter_0/min_l<3>
                                                       _counter_0/min_l_2_rstpot
                                                       _counter_0/min_l_2
    -------------------------------------------------  ---------------------------
    Total                                      6.065ns (1.655ns logic, 4.410ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Paths for end point _counter_0/sec_l_3 (SLICE_X15Y15.SR), 109 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _reset/t1/counter_2 (FF)
  Destination:          _counter_0/sec_l_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.375ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.341 - 0.360)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _reset/t1/counter_2 to _counter_0/sec_l_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.CQ      Tcko                  0.408   _reset/t1/counter<3>
                                                       _reset/t1/counter_2
    SLICE_X3Y24.B2       net (fanout=10)       1.626   _reset/t1/counter<2>
    SLICE_X3Y24.B        Tilo                  0.259   _clock_divider/clk_1hz<31>
                                                       _clock_divider/clk_1hz<31>4
    SLICE_X3Y24.A5       net (fanout=1)        0.187   _clock_divider/clk_1hz<31>3
    SLICE_X3Y24.A        Tilo                  0.259   _clock_divider/clk_1hz<31>
                                                       _clock_divider/clk_1hz<31>7
    SLICE_X16Y15.C5      net (fanout=6)        1.798   clk_1hz
    SLICE_X16Y15.C       Tilo                  0.205   N6
                                                       _counter_0/_n0443_inv141
    SLICE_X16Y17.B4      net (fanout=3)        0.481   _counter_0/_n0443_inv141
    SLICE_X16Y17.B       Tilo                  0.205   _counter_0/sec_l<0>
                                                       _counter_0/Reset_OR_DriverANDClockEnable121
    SLICE_X15Y15.SR      net (fanout=3)        0.501   _counter_0/Reset_OR_DriverANDClockEnable12
    SLICE_X15Y15.CLK     Tsrck                 0.446   _counter_0/sec_l<3>
                                                       _counter_0/sec_l_3
    -------------------------------------------------  ---------------------------
    Total                                      6.375ns (1.782ns logic, 4.593ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _reset/t1/counter_0 (FF)
  Destination:          _counter_0/sec_l_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.292ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.341 - 0.360)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _reset/t1/counter_0 to _counter_0/sec_l_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.AQ      Tcko                  0.408   _reset/t1/counter<3>
                                                       _reset/t1/counter_0
    SLICE_X3Y24.B4       net (fanout=10)       1.543   _reset/t1/counter<0>
    SLICE_X3Y24.B        Tilo                  0.259   _clock_divider/clk_1hz<31>
                                                       _clock_divider/clk_1hz<31>4
    SLICE_X3Y24.A5       net (fanout=1)        0.187   _clock_divider/clk_1hz<31>3
    SLICE_X3Y24.A        Tilo                  0.259   _clock_divider/clk_1hz<31>
                                                       _clock_divider/clk_1hz<31>7
    SLICE_X16Y15.C5      net (fanout=6)        1.798   clk_1hz
    SLICE_X16Y15.C       Tilo                  0.205   N6
                                                       _counter_0/_n0443_inv141
    SLICE_X16Y17.B4      net (fanout=3)        0.481   _counter_0/_n0443_inv141
    SLICE_X16Y17.B       Tilo                  0.205   _counter_0/sec_l<0>
                                                       _counter_0/Reset_OR_DriverANDClockEnable121
    SLICE_X15Y15.SR      net (fanout=3)        0.501   _counter_0/Reset_OR_DriverANDClockEnable12
    SLICE_X15Y15.CLK     Tsrck                 0.446   _counter_0/sec_l<3>
                                                       _counter_0/sec_l_3
    -------------------------------------------------  ---------------------------
    Total                                      6.292ns (1.782ns logic, 4.510ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _reset/t1/counter_3 (FF)
  Destination:          _counter_0/sec_l_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.032ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.341 - 0.360)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _reset/t1/counter_3 to _counter_0/sec_l_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.DQ      Tcko                  0.408   _reset/t1/counter<3>
                                                       _reset/t1/counter_3
    SLICE_X3Y24.B6       net (fanout=8)        1.283   _reset/t1/counter<3>
    SLICE_X3Y24.B        Tilo                  0.259   _clock_divider/clk_1hz<31>
                                                       _clock_divider/clk_1hz<31>4
    SLICE_X3Y24.A5       net (fanout=1)        0.187   _clock_divider/clk_1hz<31>3
    SLICE_X3Y24.A        Tilo                  0.259   _clock_divider/clk_1hz<31>
                                                       _clock_divider/clk_1hz<31>7
    SLICE_X16Y15.C5      net (fanout=6)        1.798   clk_1hz
    SLICE_X16Y15.C       Tilo                  0.205   N6
                                                       _counter_0/_n0443_inv141
    SLICE_X16Y17.B4      net (fanout=3)        0.481   _counter_0/_n0443_inv141
    SLICE_X16Y17.B       Tilo                  0.205   _counter_0/sec_l<0>
                                                       _counter_0/Reset_OR_DriverANDClockEnable121
    SLICE_X15Y15.SR      net (fanout=3)        0.501   _counter_0/Reset_OR_DriverANDClockEnable12
    SLICE_X15Y15.CLK     Tsrck                 0.446   _counter_0/sec_l<3>
                                                       _counter_0/sec_l_3
    -------------------------------------------------  ---------------------------
    Total                                      6.032ns (1.782ns logic, 4.250ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point _counter_0/sec_h_2 (SLICE_X16Y19.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _counter_0/sec_h_2 (FF)
  Destination:          _counter_0/sec_h_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _counter_0/sec_h_2 to _counter_0/sec_h_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y19.DQ      Tcko                  0.200   _counter_0/sec_h<2>
                                                       _counter_0/sec_h_2
    SLICE_X16Y19.D6      net (fanout=9)        0.049   _counter_0/sec_h<2>
    SLICE_X16Y19.CLK     Tah         (-Th)    -0.190   _counter_0/sec_h<2>
                                                       _counter_0/sec_h_2_rstpot
                                                       _counter_0/sec_h_2
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.390ns logic, 0.049ns route)
                                                       (88.8% logic, 11.2% route)

--------------------------------------------------------------------------------

Paths for end point _counter_0/sec_h_3 (SLICE_X16Y18.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.446ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _counter_0/sec_h_3 (FF)
  Destination:          _counter_0/sec_h_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.446ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _counter_0/sec_h_3 to _counter_0/sec_h_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y18.AQ      Tcko                  0.200   _counter_0/sec_h<3>
                                                       _counter_0/sec_h_3
    SLICE_X16Y18.A6      net (fanout=8)        0.056   _counter_0/sec_h<3>
    SLICE_X16Y18.CLK     Tah         (-Th)    -0.190   _counter_0/sec_h<3>
                                                       _counter_0/sec_h_3_rstpot
                                                       _counter_0/sec_h_3
    -------------------------------------------------  ---------------------------
    Total                                      0.446ns (0.390ns logic, 0.056ns route)
                                                       (87.4% logic, 12.6% route)

--------------------------------------------------------------------------------

Paths for end point _counter_0/sec_l_0 (SLICE_X16Y17.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.453ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _counter_0/sec_l_0 (FF)
  Destination:          _counter_0/sec_l_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.453ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _counter_0/sec_l_0 to _counter_0/sec_l_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y17.AQ      Tcko                  0.200   _counter_0/sec_l<0>
                                                       _counter_0/sec_l_0
    SLICE_X16Y17.A6      net (fanout=24)       0.063   _counter_0/sec_l<0>
    SLICE_X16Y17.CLK     Tah         (-Th)    -0.190   _counter_0/sec_l<0>
                                                       _counter_0/sec_l_0_rstpot
                                                       _counter_0/sec_l_0
    -------------------------------------------------  ---------------------------
    Total                                      0.453ns (0.390ns logic, 0.063ns route)
                                                       (86.1% logic, 13.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: _led_display/counter_2hz<7>/CLK
  Logical resource: _led_display/counter_2hz_4/CK
  Location pin: SLICE_X20Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: _led_display/counter_2hz<7>/CLK
  Logical resource: _led_display/counter_2hz_5/CK
  Location pin: SLICE_X20Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.505|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 7991 paths, 0 nets, and 712 connections

Design statistics:
   Minimum period:   6.505ns{1}   (Maximum frequency: 153.728MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Feb 18 13:56:09 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 220 MB



