hdl_lib_name = gmi_qsfp_10G_ibert
hdl_library_clause_name = gmi_qsfp_10G_ibert_lib
hdl_lib_uses_synth = common technology gemini_poc_board spi
hdl_lib_uses_sim =
hdl_lib_technology = ip_xcvu9p_es


synth_files =
    src/verilog/example_ibert_ultrascale_gty_0.v
    src/verilog/gmi_led_axi_wrapper.v
    src/vhdl/gmi_qsfp_10G_ibert.vhd

test_bench_files =
    tb/vhdl/tb_gmi_led.vhd

[modelsim_project_file]
synth_files =
    src/verilog/axi_slave_led_reg_v1_0_S0_AXI.v
    src/verilog/gmi_led_axi_axi_slave_led_reg_0_0.v
    src/verilog/axi_slave_led_reg_v1_0.v
    src/verilog/gmi_led_axi_jtag_axi_0_0.v
    src/vhdl/gmi_led_axi.vhd
    src/verilog/gmi_led_axi_wrapper.v
    src/vhdl/gmi_led.vhd


[vivado_project_file]
synth_top_level_entity =

vivado_copy_files =

vivado_xdc_files =
    vivado/gmi_led.xdc
    $RADIOHDL/boards/gemini/libraries/gmi_board/vivado/pinning/gemini.xdc

vivado_tcl_files =
    $RADIOHDL/boards/gemini/libraries/gmi_board/vivado/gmi_board.tcl

vivado_vhdl_files =

vivado_bd_files =
    vivado/bd/gmi_led_axi.bd

vivado_ip_repo =
    ip/repo/axi_slave_led_reg_1.0.zip

vivado_xci_files =
    ip/repo/ibert_ultrascale_gty_0.xci
