--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml PROGRAMA.twx PROGRAMA.ncd -o PROGRAMA.twr PROGRAMA.pcf -ucf
PROGRAMA.ucf

Design file:              PROGRAMA.ncd
Physical constraint file: PROGRAMA.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
BOT<0>      |    3.711(R)|    0.942(R)|CLK_BUFGP         |   0.000|
BOT<1>      |    2.931(R)|   -0.264(R)|CLK_BUFGP         |   0.000|
BOT<2>      |    2.590(R)|   -0.386(R)|CLK_BUFGP         |   0.000|
SWITCH<0>   |    1.576(R)|    0.348(R)|CLK_BUFGP         |   0.000|
SWITCH<1>   |    1.994(R)|    0.419(R)|CLK_BUFGP         |   0.000|
SWITCH<2>   |    1.645(R)|    0.585(R)|CLK_BUFGP         |   0.000|
SWITCH<3>   |    1.196(R)|    0.439(R)|CLK_BUFGP         |   0.000|
SWITCH<4>   |    1.078(R)|    1.034(R)|CLK_BUFGP         |   0.000|
SWITCH<5>   |    1.268(R)|    1.120(R)|CLK_BUFGP         |   0.000|
SWITCH<6>   |    0.952(R)|    1.113(R)|CLK_BUFGP         |   0.000|
SWITCH<7>   |    1.970(R)|    0.300(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
LED<0>      |   17.819(R)|CLK_BUFGP         |   0.000|
LED<1>      |   18.387(R)|CLK_BUFGP         |   0.000|
LED<2>      |   17.562(R)|CLK_BUFGP         |   0.000|
LED<3>      |   17.107(R)|CLK_BUFGP         |   0.000|
LED<4>      |   17.364(R)|CLK_BUFGP         |   0.000|
LED<5>      |   17.985(R)|CLK_BUFGP         |   0.000|
LED<6>      |   17.029(R)|CLK_BUFGP         |   0.000|
LED<7>      |   15.084(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+


Analysis completed Mon Sep 09 15:49:11 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 120 MB



