<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>spi_test</name><vendor/><library/><version/><fileSets><fileSet fileSetId="OTHER_FILESET"><file fileid="0"><name>./spi_test.sdb</name><userFileType>SDB</userFileType></file><file fileid="1"><name>./spi_test_DataSheet.xml</name><userFileType>log</userFileType></file><file fileid="2"><name>./spi_test_manifest.txt</name><userFileType>LOG</userFileType></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="3"><name>./spi_test.v</name><fileType>verilogSource</fileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>OTHER_FILESET</fileSetRef><name>OTHER</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel><category>SmartCoreDesign</category><function>SmartDesign</function><variation>SmartDesign</variation><vendor>Actel</vendor><version>1.0</version><vendorExtension><type>SmartCoreDesign</type></vendorExtension><vendorExtension><state value="GENERATED"/></vendorExtension><vendorExtensions><previousType/><preDesignInGoodState>false</preDesignInGoodState><componentRef library="" name="" vendor="" version=""/><dependentModules><module module_class="ComponentModule" name="CLK_26MHZ::work" state="GOOD" type="1"/><module file="hdl\clock_div_1MHZ_10HZ.v" module_class="HdlModule" name="clock_div_1MHZ_10HZ" state="GOOD" type="2"/><module file="hdl\clock_div_1MHZ_1KHZ.v" module_class="HdlModule" name="clock_div_1MHZ_1KHZ" state="GOOD" type="2"/><module file="hdl\clock_div_26MHZ_1MHZ.v" module_class="HdlModule" name="clock_div_26MHZ_1MHZ" state="GOOD" type="2"/><module file="hdl\orbit_counter.v" module_class="HdlModule" name="orbit_control" state="GOOD" type="2"/><module file="hdl\SPI_Master.v" module_class="HdlModule" name="spi_master" state="GOOD" type="2"/><module file="hdl\mode_control.v" module_class="HdlModule" name="spi_mode_config" state="GOOD" type="2"/><module file="hdl\test_constants_spi.v" module_class="HdlModule" name="test_constants_spi" state="GOOD" type="2"/></dependentModules></vendorExtensions><model><signals><signal><name>CLK_48MHZ</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MOSI</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>CLK_SCK</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>RESET</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SS_CC1101</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>NEXT_CMD_MEM_CONTROL</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MEM_ENABLE</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal></signals></model></Component>