#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_006E2E78 .scope module, "DE1_SoC" "DE1_SoC" 2 4;
 .timescale 0 0;
P_006E50FC .param/l "whichClock" 2 14, +C4<011001>;
v007ECB18_0 .net "CLOCK_50", 0 0, C4<z>; 0 drivers
v006F3C10_0 .net "HEX0", 6 0, C4<zzzzzzz>; 0 drivers
v006F3C68_0 .net "HEX1", 6 0, C4<zzzzzzz>; 0 drivers
v006F3CC0_0 .net "HEX2", 6 0, C4<zzzzzzz>; 0 drivers
v007ECCF0_0 .net "HEX3", 6 0, C4<zzzzzzz>; 0 drivers
v007ECD48_0 .net "HEX4", 6 0, C4<zzzzzzz>; 0 drivers
v007ECDA0_0 .net "HEX5", 6 0, C4<zzzzzzz>; 0 drivers
v007E4E20_0 .net "KEY", 3 0, C4<zzzz>; 0 drivers
v007E4E78_0 .net "LEDR", 9 0, C4<zzzzzzzzzz>; 0 drivers
v006F0828_0 .net "SW", 9 0, C4<zzzzzzzzzz>; 0 drivers
v006F0358_0 .net "clk", 31 0, v007ECAC0_0; 1 drivers
S_006E28A0 .scope module, "cdiv" "clock_divider" 2 15, 2 26, S_006E2E78;
 .timescale 0 0;
v007ECA68_0 .alias "clock", 0 0, v007ECB18_0;
v007ECAC0_0 .var "divided_clocks", 31 0;
E_006E51D8 .event posedge, v007ECA68_0;
S_006E24E8 .scope module, "counterTestBench" "counterTestBench" 2 36;
 .timescale 0 0;
v006F1A18_0 .net "clk", 0 0, v006F03B0_0; 1 drivers
v006F1B78_0 .net "reset", 0 0, v006F02A8_0; 1 drivers
RS_006F4114 .resolv tri, L_006F18B8, L_006F1078, L_006F10D0, L_006F0D60;
v006F1A70_0 .net8 "rippleCount", 3 0, RS_006F4114; 4 drivers
S_006E3098 .scope module, "rCounter" "rippleCounter" 2 40, 3 6, S_006E24E8;
 .timescale 0 0;
v006F19C0_0 .alias "clk", 0 0, v006F1A18_0;
v006F1BD0_0 .alias "count", 3 0, v006F1A70_0;
RS_006F4294 .resolv tri, L_006F1910, L_006F0F70, L_006F1390, L_006F1128;
v006F1C80_0 .net8 "countbar", 3 0, RS_006F4294; 4 drivers
v006F1808_0 .alias "reset", 0 0, v006F1B78_0;
L_006F1860 .part RS_006F4294, 0, 1;
L_006F18B8 .part/pv v006F1AC8_0, 0, 1, 4;
L_006F1910 .part/pv L_007EE380, 0, 1, 4;
L_006F0F18 .part RS_006F4114, 0, 1;
L_006F17B0 .part RS_006F4294, 1, 1;
L_006F1078 .part/pv v006F0300_0, 1, 1, 4;
L_006F0F70 .part/pv L_0071F1C0, 1, 1, 4;
L_006F1548 .part RS_006F4114, 1, 1;
L_006F1020 .part RS_006F4294, 2, 1;
L_006F10D0 .part/pv v006F0568_0, 2, 1, 4;
L_006F1390 .part/pv L_0071F0E0, 2, 1, 4;
L_006F0D08 .part RS_006F4114, 2, 1;
L_006F1758 .part RS_006F4294, 3, 1;
L_006F0D60 .part/pv v006F0510_0, 3, 1, 4;
L_006F1128 .part/pv L_0071F150, 3, 1, 4;
S_006E2790 .scope module, "bit0" "DFlipFlop" 3 11, 4 1, S_006E3098;
 .timescale 0 0;
L_007EE380 .functor NOT 1, v006F1AC8_0, C4<0>, C4<0>, C4<0>;
v006F0408_0 .net "D", 0 0, L_006F1860; 1 drivers
v006F1968_0 .alias "clk", 0 0, v006F1A18_0;
v006F1AC8_0 .var "q", 0 0;
v006F1B20_0 .net "qBar", 0 0, L_007EE380; 1 drivers
v006F1C28_0 .alias "reset", 0 0, v006F1B78_0;
E_006E5138/0 .event negedge, v006F02A8_0;
E_006E5138/1 .event posedge, v006F03B0_0;
E_006E5138 .event/or E_006E5138/0, E_006E5138/1;
S_006E2BD0 .scope module, "bit1" "DFlipFlop" 3 12, 4 1, S_006E3098;
 .timescale 0 0;
L_0071F1C0 .functor NOT 1, v006F0300_0, C4<0>, C4<0>, C4<0>;
v006F0250_0 .net "D", 0 0, L_006F17B0; 1 drivers
v006F0670_0 .net "clk", 0 0, L_006F0F18; 1 drivers
v006F0300_0 .var "q", 0 0;
v006F0720_0 .net "qBar", 0 0, L_0071F1C0; 1 drivers
v006F06C8_0 .alias "reset", 0 0, v006F1B78_0;
E_006E53D8/0 .event negedge, v006F02A8_0;
E_006E53D8/1 .event posedge, v006F0670_0;
E_006E53D8 .event/or E_006E53D8/0, E_006E53D8/1;
S_006E2460 .scope module, "bit2" "DFlipFlop" 3 13, 4 1, S_006E3098;
 .timescale 0 0;
L_0071F0E0 .functor NOT 1, v006F0568_0, C4<0>, C4<0>, C4<0>;
v006F0460_0 .net "D", 0 0, L_006F1020; 1 drivers
v006F07D0_0 .net "clk", 0 0, L_006F1548; 1 drivers
v006F0568_0 .var "q", 0 0;
v006F01F8_0 .net "qBar", 0 0, L_0071F0E0; 1 drivers
v006F05C0_0 .alias "reset", 0 0, v006F1B78_0;
E_006E5338/0 .event negedge, v006F02A8_0;
E_006E5338/1 .event posedge, v006F07D0_0;
E_006E5338 .event/or E_006E5338/0, E_006E5338/1;
S_006E2020 .scope module, "bit3" "DFlipFlop" 3 14, 4 1, S_006E3098;
 .timescale 0 0;
L_0071F150 .functor NOT 1, v006F0510_0, C4<0>, C4<0>, C4<0>;
v006F04B8_0 .net "D", 0 0, L_006F1758; 1 drivers
v006F0778_0 .net "clk", 0 0, L_006F0D08; 1 drivers
v006F0510_0 .var "q", 0 0;
v006F0618_0 .net "qBar", 0 0, L_0071F150; 1 drivers
v006F01A0_0 .alias "reset", 0 0, v006F1B78_0;
E_006E5058/0 .event negedge, v006F02A8_0;
E_006E5058/1 .event posedge, v006F0778_0;
E_006E5058 .event/or E_006E5058/0, E_006E5058/1;
S_006E2D68 .scope module, "test" "Tester" 2 44, 2 53, S_006E24E8;
 .timescale 0 0;
P_006E529C .param/l "CLOCK" 2 63, +C4<01100100>;
v006F03B0_0 .var "clk", 0 0;
v006F00F0_0 .net "johnsonCount", 3 0, C4<0000>; 1 drivers
v006F02A8_0 .var "reset", 0 0;
v006F0148_0 .alias "rippleCount", 3 0, v006F1A70_0;
E_006E5318 .event posedge, v006F03B0_0;
    .scope S_006E28A0;
T_0 ;
    %ix/load 0, 32, 0;
    %assign/v0 v007ECAC0_0, 0, 0;
    %end;
    .thread T_0;
    .scope S_006E28A0;
T_1 ;
    %wait E_006E51D8;
    %load/v 8, v007ECAC0_0, 32;
    %mov 40, 0, 1;
    %addi 8, 1, 33;
    %ix/load 0, 32, 0;
    %assign/v0 v007ECAC0_0, 0, 8;
    %jmp T_1;
    .thread T_1;
    .scope S_006E2790;
T_2 ;
    %wait E_006E5138;
    %load/v 8, v006F1C28_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_2.0, 8;
    %set/v v006F1AC8_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v006F0408_0, 1;
    %set/v v006F1AC8_0, 8, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_006E2BD0;
T_3 ;
    %wait E_006E53D8;
    %load/v 8, v006F06C8_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_3.0, 8;
    %set/v v006F0300_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v006F0250_0, 1;
    %set/v v006F0300_0, 8, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_006E2460;
T_4 ;
    %wait E_006E5338;
    %load/v 8, v006F05C0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_4.0, 8;
    %set/v v006F0568_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v006F0460_0, 1;
    %set/v v006F0568_0, 8, 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_006E2020;
T_5 ;
    %wait E_006E5058;
    %load/v 8, v006F01A0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_5.0, 8;
    %set/v v006F0510_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v006F04B8_0, 1;
    %set/v v006F0510_0, 8, 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_006E2D68;
T_6 ;
    %vpi_call 2 59 "$display", "\011\011 clk \011 reset \011 rippleCount \011 johnsonCount \011 Time ";
    %vpi_call 2 60 "$monitor", "\011\011 %b\011 %b\011 %b \011 %b", v006F03B0_0, v006F02A8_0, v006F0148_0, v006F00F0_0, $time;
    %end;
    .thread T_6;
    .scope S_006E2D68;
T_7 ;
    %ix/load 0, 1, 0;
    %assign/v0 v006F03B0_0, 0, 0;
T_7.0 ;
    %delay 50, 0;
    %load/v 8, v006F03B0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006F03B0_0, 0, 8;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_006E2D68;
T_8 ;
    %wait E_006E5318;
    %ix/load 0, 1, 0;
    %assign/v0 v006F02A8_0, 0, 0;
    %wait E_006E5318;
    %wait E_006E5318;
    %ix/load 0, 1, 0;
    %assign/v0 v006F02A8_0, 0, 1;
    %wait E_006E5318;
    %wait E_006E5318;
    %movi 8, 30, 6;
T_8.0 %cmp/s 0, 8, 6;
    %jmp/0xz T_8.1, 5;
    %add 8, 1, 6;
    %wait E_006E5318;
    %jmp T_8.0;
T_8.1 ;
    %vpi_call 2 74 "$stop";
    %end;
    .thread T_8;
    .scope S_006E24E8;
T_9 ;
    %vpi_call 2 48 "$dumpfile", "counterTesterLog.vcd";
    %vpi_call 2 49 "$dumpvars";
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "DE1_SoC.v";
    "./rippleCounter.v";
    "./DFlipFlop.v";
