<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<html xmlns:xs="http://www.w3.org/2001/XMLSchema" xmlns:fn="http://www.w3.org/2005/xpath-functions" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:xdt="http://www.w3.org/2005/xpath-datatypes"><style type="text/css">
* {
font-family: Verdana, Helvetica, sans-serif;
color:black;
}

body {
background: #FFFFFF;
margin: 0;
padding: 0;
link: #234691;
vlink: #234691;
}

h1 {
font-size: 16pt;
color: white;
text-align: center;
background: #B70032;
padding:	20px 10px 20px 10px;
}

h3 {
font-size: 12pt;
color: black;
padding: 4px 10px 4px 10px;
border-bottom: medium solid;
border-bottom-color: #AD0829;				
}

h4 {
font-size: 10pt;
font-weight:  bold;
padding: 4px 10px 4px 10px;
}

table {
width: 90%;
border-collapse: collapse;  /* separate*/
margin-left: auto;    /* center table horizontally */
margin-right: auto;
}

th {
text-align:   left;
font-weight:  bold;
background: #848B8E;
color: white;
}

tr.even {
background: #DADEE1;
}

tr.odd {
background: #B1B6BA;
}

p, td, th, li {
font-size: 10pt;
vertical-align: top;
padding-right: 1em;
}

td.highlight {
width: 20%;
text-align: right;
color: #B70032;
}

td.head {
text-align:   left;
font-weight:  bold;
background: #848B8E;
color: white;
}

td.bold {
font-weight:  bold;
}

.small-text {
font-size: 8pt;
}
</style><head><META http-equiv="Content-Type" content="text/html; charset=UTF-8"><title>Update Report</title></head><body><h1>Update Report</h1><br><h3>Project Information</h3><table><tbody><tr><td class="highlight">Report Time</td><td>2017/08/02 11:40:33</td></tr></tbody></table><h3>Changes</h3><table style="margin-top:20px"><tbody><tr><th rowspan="2">Update Type</th><th rowspan="2">Element Type</th><th colspan="2">EcuC Object Path</th></tr><td class="head">Old Value</td><td class="head">New Value</td><tr class="even"><tr class="even"><td>ADDED</td><td>Module</td><td class="bold" colspan="2">/ActiveEcuC/FrTp</td></tr><tr class="even"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpGeneral</td></tr><tr class="odd"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpGeneral[0:FrTpAckRt]</td></tr><tr class="even"><td></td><td></td><td></td><td>false</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpGeneral[0:FrTpChangeParamApi]</td></tr><tr class="odd"><td></td><td></td><td></td><td>false</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpGeneral[0:FrTpChanNum]</td></tr><tr class="even"><td></td><td></td><td></td><td>1</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpGeneral[0:FrTpDevErrorDetect]</td></tr><tr class="odd"><td></td><td></td><td></td><td>true</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpGeneral[0:FrTpFullDuplexEnable]</td></tr><tr class="even"><td></td><td></td><td></td><td>true</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpGeneral[0:FrTpInstanceId]</td></tr><tr class="odd"><td></td><td></td><td></td><td>0</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpGeneral[0:FrTpMainFuncCycle]</td></tr><tr class="even"><td></td><td></td><td></td><td>0.005</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpGeneral[0:FrTpMultiPurposeTp]</td></tr><tr class="odd"><td></td><td></td><td></td><td>false</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpGeneral[0:FrTpReceiveCancellation]</td></tr><tr class="even"><td></td><td></td><td></td><td>false</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpGeneral[0:FrTpRuntimeMeasurementSupport]</td></tr><tr class="odd"><td></td><td></td><td></td><td>false</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpGeneral[0:FrTpRxChanNum]</td></tr><tr class="even"><td></td><td></td><td></td><td>28</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpGeneral[0:FrTpRxIndEarlierThanTxConf]</td></tr><tr class="odd"><td></td><td></td><td></td><td>false</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpGeneral[0:FrTpSafeBswChecks]</td></tr><tr class="even"><td></td><td></td><td></td><td>true</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpGeneral[0:FrTpTransmitCancellation]</td></tr><tr class="odd"><td></td><td></td><td></td><td>false</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpGeneral[0:FrTpTxChanNum]</td></tr><tr class="even"><td></td><td></td><td></td><td>14</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpGeneral[0:FrTpUnknownMsgLength]</td></tr><tr class="odd"><td></td><td></td><td></td><td>false</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpGeneral[0:FrTpVersionInfoApi]</td></tr><tr class="even"><td></td><td></td><td></td><td>false</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig</td></tr><tr class="odd"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/RxPduPool_TL_BRC_FR_32_Tp</td></tr><tr class="even"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/RxPduPool_TL_BRC_FR_32_Tp/RxPduPool_TL_BRC_FR_32_Tp</td></tr><tr class="odd"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/RxPduPool_TL_BRC_FR_32_Tp/RxPduPool_TL_BRC_FR_32_Tp[0:FrTpRxPduId]</td></tr><tr class="even"><td></td><td></td><td></td><td>0</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/RxPduPool_TL_BRC_FR_32_Tp/RxPduPool_TL_BRC_FR_32_Tp[0:FrTpRxPduRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td></td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/RxPduPool_TL_MST_GW_TRNSM_FR_254_00980001_Tp</td></tr><tr class="even"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/RxPduPool_TL_MST_GW_TRNSM_FR_254_00980001_Tp/RxPduPool_TL_MST_GW_TRNSM_FR_254_00980001_Tp</td></tr><tr class="odd"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/RxPduPool_TL_MST_GW_TRNSM_FR_254_00980001_Tp/RxPduPool_TL_MST_GW_TRNSM_FR_254_00980001_Tp[0:FrTpRxPduId]</td></tr><tr class="even"><td></td><td></td><td></td><td>1</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/RxPduPool_TL_MST_GW_TRNSM_FR_254_00980001_Tp/RxPduPool_TL_MST_GW_TRNSM_FR_254_00980001_Tp[0:FrTpRxPduRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td></td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF0_0xDFTN_0x00F0_240_TN_0x0039_41</td></tr><tr class="even"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF0_0xDFTN_0x00F0_240_TN_0x0039_41/TL_BRC_FR_32_TxF0_0xDF</td></tr><tr class="odd"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF0_0xDFTN_0x00F0_240_TN_0x0039_41/TL_BRC_FR_32_TxF0_0xDF[0:FrTpRxSduId]</td></tr><tr class="even"><td></td><td></td><td></td><td>0</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF0_0xDFTN_0x00F0_240_TN_0x0039_41/TL_BRC_FR_32_TxF0_0xDF[0:FrTpRxSduRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td>/ActiveEcuC/EcuC/EcucPduCollection/PT_TL_BRC_FR_32_TxF0_0xDF_PP_TL_BRC_FR_32_TxF0_0xDF_Rx_c0e3388d_6409b170</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF0_0xDFTN_0x00F0_240_TN_0x0039_41[0:FrTpBandwidthLimitation]</td></tr><tr class="even"><td></td><td></td><td></td><td>false</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF0_0xDFTN_0x00F0_240_TN_0x0039_41[0:FrTpConCtrlRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td>/ActiveEcuC/FrTp/FrTpMultipleConfig/TPCC</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF0_0xDFTN_0x00F0_240_TN_0x0039_41[0:FrTpLa]</td></tr><tr class="even"><td></td><td></td><td></td><td>223</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF0_0xDFTN_0x00F0_240_TN_0x0039_41[0:FrTpMultipleReceiverCon]</td></tr><tr class="odd"><td></td><td></td><td></td><td>true</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF0_0xDFTN_0x00F0_240_TN_0x0039_41[0:FrTpRa]</td></tr><tr class="even"><td></td><td></td><td></td><td>240</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF0_0xDFTN_0x00F0_240_TN_0x0039_41[0:FrTpRxPduPoolRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td>/ActiveEcuC/FrTp/FrTpMultipleConfig/RxPduPool_TL_BRC_FR_32_Tp</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF1_0xDFTN_0x00F1_241_TN_0x0039_41</td></tr><tr class="even"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF1_0xDFTN_0x00F1_241_TN_0x0039_41/TL_BRC_FR_32_TxF1_0xDF</td></tr><tr class="odd"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF1_0xDFTN_0x00F1_241_TN_0x0039_41/TL_BRC_FR_32_TxF1_0xDF[0:FrTpRxSduId]</td></tr><tr class="even"><td></td><td></td><td></td><td>1</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF1_0xDFTN_0x00F1_241_TN_0x0039_41/TL_BRC_FR_32_TxF1_0xDF[0:FrTpRxSduRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td>/ActiveEcuC/EcuC/EcucPduCollection/PT_TL_BRC_FR_32_TxF1_0xDF_PP_TL_BRC_FR_32_TxF1_0xDF_Rx_c0e3388d_6409b170</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF1_0xDFTN_0x00F1_241_TN_0x0039_41[0:FrTpBandwidthLimitation]</td></tr><tr class="even"><td></td><td></td><td></td><td>false</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF1_0xDFTN_0x00F1_241_TN_0x0039_41[0:FrTpConCtrlRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td>/ActiveEcuC/FrTp/FrTpMultipleConfig/TPCC</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF1_0xDFTN_0x00F1_241_TN_0x0039_41[0:FrTpLa]</td></tr><tr class="even"><td></td><td></td><td></td><td>223</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF1_0xDFTN_0x00F1_241_TN_0x0039_41[0:FrTpMultipleReceiverCon]</td></tr><tr class="odd"><td></td><td></td><td></td><td>true</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF1_0xDFTN_0x00F1_241_TN_0x0039_41[0:FrTpRa]</td></tr><tr class="even"><td></td><td></td><td></td><td>241</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF1_0xDFTN_0x00F1_241_TN_0x0039_41[0:FrTpRxPduPoolRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td>/ActiveEcuC/FrTp/FrTpMultipleConfig/RxPduPool_TL_BRC_FR_32_Tp</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF2_0xDFTN_0x00F2_242_TN_0x0039_41</td></tr><tr class="even"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF2_0xDFTN_0x00F2_242_TN_0x0039_41/TL_BRC_FR_32_TxF2_0xDF</td></tr><tr class="odd"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF2_0xDFTN_0x00F2_242_TN_0x0039_41/TL_BRC_FR_32_TxF2_0xDF[0:FrTpRxSduId]</td></tr><tr class="even"><td></td><td></td><td></td><td>2</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF2_0xDFTN_0x00F2_242_TN_0x0039_41/TL_BRC_FR_32_TxF2_0xDF[0:FrTpRxSduRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td>/ActiveEcuC/EcuC/EcucPduCollection/PT_TL_BRC_FR_32_TxF2_0xDF_PP_TL_BRC_FR_32_TxF2_0xDF_Rx_c0e3388d_6409b170</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF2_0xDFTN_0x00F2_242_TN_0x0039_41[0:FrTpBandwidthLimitation]</td></tr><tr class="even"><td></td><td></td><td></td><td>false</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF2_0xDFTN_0x00F2_242_TN_0x0039_41[0:FrTpConCtrlRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td>/ActiveEcuC/FrTp/FrTpMultipleConfig/TPCC</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF2_0xDFTN_0x00F2_242_TN_0x0039_41[0:FrTpLa]</td></tr><tr class="even"><td></td><td></td><td></td><td>223</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF2_0xDFTN_0x00F2_242_TN_0x0039_41[0:FrTpMultipleReceiverCon]</td></tr><tr class="odd"><td></td><td></td><td></td><td>true</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF2_0xDFTN_0x00F2_242_TN_0x0039_41[0:FrTpRa]</td></tr><tr class="even"><td></td><td></td><td></td><td>242</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF2_0xDFTN_0x00F2_242_TN_0x0039_41[0:FrTpRxPduPoolRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td>/ActiveEcuC/FrTp/FrTpMultipleConfig/RxPduPool_TL_BRC_FR_32_Tp</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF3_0xDFTN_0x00F3_243_TN_0x0039_41</td></tr><tr class="even"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF3_0xDFTN_0x00F3_243_TN_0x0039_41/TL_BRC_FR_32_TxF3_0xDF</td></tr><tr class="odd"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF3_0xDFTN_0x00F3_243_TN_0x0039_41/TL_BRC_FR_32_TxF3_0xDF[0:FrTpRxSduId]</td></tr><tr class="even"><td></td><td></td><td></td><td>3</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF3_0xDFTN_0x00F3_243_TN_0x0039_41/TL_BRC_FR_32_TxF3_0xDF[0:FrTpRxSduRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td>/ActiveEcuC/EcuC/EcucPduCollection/PT_TL_BRC_FR_32_TxF3_0xDF_PP_TL_BRC_FR_32_TxF3_0xDF_Rx_c0e3388d_6409b170</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF3_0xDFTN_0x00F3_243_TN_0x0039_41[0:FrTpBandwidthLimitation]</td></tr><tr class="even"><td></td><td></td><td></td><td>false</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF3_0xDFTN_0x00F3_243_TN_0x0039_41[0:FrTpConCtrlRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td>/ActiveEcuC/FrTp/FrTpMultipleConfig/TPCC</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF3_0xDFTN_0x00F3_243_TN_0x0039_41[0:FrTpLa]</td></tr><tr class="even"><td></td><td></td><td></td><td>223</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF3_0xDFTN_0x00F3_243_TN_0x0039_41[0:FrTpMultipleReceiverCon]</td></tr><tr class="odd"><td></td><td></td><td></td><td>true</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF3_0xDFTN_0x00F3_243_TN_0x0039_41[0:FrTpRa]</td></tr><tr class="even"><td></td><td></td><td></td><td>243</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF3_0xDFTN_0x00F3_243_TN_0x0039_41[0:FrTpRxPduPoolRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td>/ActiveEcuC/FrTp/FrTpMultipleConfig/RxPduPool_TL_BRC_FR_32_Tp</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF4_0xDFTN_0x00F4_244_TN_0x0039_41</td></tr><tr class="even"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF4_0xDFTN_0x00F4_244_TN_0x0039_41/TL_BRC_FR_32_TxF4_0xDF</td></tr><tr class="odd"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF4_0xDFTN_0x00F4_244_TN_0x0039_41/TL_BRC_FR_32_TxF4_0xDF[0:FrTpRxSduId]</td></tr><tr class="even"><td></td><td></td><td></td><td>4</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF4_0xDFTN_0x00F4_244_TN_0x0039_41/TL_BRC_FR_32_TxF4_0xDF[0:FrTpRxSduRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td>/ActiveEcuC/EcuC/EcucPduCollection/PT_TL_BRC_FR_32_TxF4_0xDF_PP_TL_BRC_FR_32_TxF4_0xDF_Rx_c0e3388d_6409b170</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF4_0xDFTN_0x00F4_244_TN_0x0039_41[0:FrTpBandwidthLimitation]</td></tr><tr class="even"><td></td><td></td><td></td><td>false</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF4_0xDFTN_0x00F4_244_TN_0x0039_41[0:FrTpConCtrlRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td>/ActiveEcuC/FrTp/FrTpMultipleConfig/TPCC</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF4_0xDFTN_0x00F4_244_TN_0x0039_41[0:FrTpLa]</td></tr><tr class="even"><td></td><td></td><td></td><td>223</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF4_0xDFTN_0x00F4_244_TN_0x0039_41[0:FrTpMultipleReceiverCon]</td></tr><tr class="odd"><td></td><td></td><td></td><td>true</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF4_0xDFTN_0x00F4_244_TN_0x0039_41[0:FrTpRa]</td></tr><tr class="even"><td></td><td></td><td></td><td>244</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF4_0xDFTN_0x00F4_244_TN_0x0039_41[0:FrTpRxPduPoolRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td>/ActiveEcuC/FrTp/FrTpMultipleConfig/RxPduPool_TL_BRC_FR_32_Tp</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF5_0xDFTN_0x00F5_245_TN_0x0039_41</td></tr><tr class="even"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF5_0xDFTN_0x00F5_245_TN_0x0039_41/TL_BRC_FR_32_TxF5_0xDF</td></tr><tr class="odd"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF5_0xDFTN_0x00F5_245_TN_0x0039_41/TL_BRC_FR_32_TxF5_0xDF[0:FrTpRxSduId]</td></tr><tr class="even"><td></td><td></td><td></td><td>5</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF5_0xDFTN_0x00F5_245_TN_0x0039_41/TL_BRC_FR_32_TxF5_0xDF[0:FrTpRxSduRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td>/ActiveEcuC/EcuC/EcucPduCollection/PT_TL_BRC_FR_32_TxF5_0xDF_PP_TL_BRC_FR_32_TxF5_0xDF_Rx_c0e3388d_6409b170</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF5_0xDFTN_0x00F5_245_TN_0x0039_41[0:FrTpBandwidthLimitation]</td></tr><tr class="even"><td></td><td></td><td></td><td>false</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF5_0xDFTN_0x00F5_245_TN_0x0039_41[0:FrTpConCtrlRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td>/ActiveEcuC/FrTp/FrTpMultipleConfig/TPCC</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF5_0xDFTN_0x00F5_245_TN_0x0039_41[0:FrTpLa]</td></tr><tr class="even"><td></td><td></td><td></td><td>223</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF5_0xDFTN_0x00F5_245_TN_0x0039_41[0:FrTpMultipleReceiverCon]</td></tr><tr class="odd"><td></td><td></td><td></td><td>true</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF5_0xDFTN_0x00F5_245_TN_0x0039_41[0:FrTpRa]</td></tr><tr class="even"><td></td><td></td><td></td><td>245</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF5_0xDFTN_0x00F5_245_TN_0x0039_41[0:FrTpRxPduPoolRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td>/ActiveEcuC/FrTp/FrTpMultipleConfig/RxPduPool_TL_BRC_FR_32_Tp</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF6_0xDFTN_0x00F6_246_TN_0x0039_41</td></tr><tr class="even"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF6_0xDFTN_0x00F6_246_TN_0x0039_41/TL_BRC_FR_32_TxF6_0xDF</td></tr><tr class="odd"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF6_0xDFTN_0x00F6_246_TN_0x0039_41/TL_BRC_FR_32_TxF6_0xDF[0:FrTpRxSduId]</td></tr><tr class="even"><td></td><td></td><td></td><td>6</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF6_0xDFTN_0x00F6_246_TN_0x0039_41/TL_BRC_FR_32_TxF6_0xDF[0:FrTpRxSduRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td>/ActiveEcuC/EcuC/EcucPduCollection/PT_TL_BRC_FR_32_TxF6_0xDF_PP_TL_BRC_FR_32_TxF6_0xDF_Rx_c0e3388d_6409b170</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF6_0xDFTN_0x00F6_246_TN_0x0039_41[0:FrTpBandwidthLimitation]</td></tr><tr class="even"><td></td><td></td><td></td><td>false</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF6_0xDFTN_0x00F6_246_TN_0x0039_41[0:FrTpConCtrlRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td>/ActiveEcuC/FrTp/FrTpMultipleConfig/TPCC</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF6_0xDFTN_0x00F6_246_TN_0x0039_41[0:FrTpLa]</td></tr><tr class="even"><td></td><td></td><td></td><td>223</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF6_0xDFTN_0x00F6_246_TN_0x0039_41[0:FrTpMultipleReceiverCon]</td></tr><tr class="odd"><td></td><td></td><td></td><td>true</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF6_0xDFTN_0x00F6_246_TN_0x0039_41[0:FrTpRa]</td></tr><tr class="even"><td></td><td></td><td></td><td>246</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF6_0xDFTN_0x00F6_246_TN_0x0039_41[0:FrTpRxPduPoolRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td>/ActiveEcuC/FrTp/FrTpMultipleConfig/RxPduPool_TL_BRC_FR_32_Tp</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF7_0xDFTN_0x00F7_247_TN_0x0039_41</td></tr><tr class="even"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF7_0xDFTN_0x00F7_247_TN_0x0039_41/TL_BRC_FR_32_TxF7_0xDF</td></tr><tr class="odd"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF7_0xDFTN_0x00F7_247_TN_0x0039_41/TL_BRC_FR_32_TxF7_0xDF[0:FrTpRxSduId]</td></tr><tr class="even"><td></td><td></td><td></td><td>7</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF7_0xDFTN_0x00F7_247_TN_0x0039_41/TL_BRC_FR_32_TxF7_0xDF[0:FrTpRxSduRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td>/ActiveEcuC/EcuC/EcucPduCollection/PT_TL_BRC_FR_32_TxF7_0xDF_PP_TL_BRC_FR_32_TxF7_0xDF_Rx_c0e3388d_6409b170</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF7_0xDFTN_0x00F7_247_TN_0x0039_41[0:FrTpBandwidthLimitation]</td></tr><tr class="even"><td></td><td></td><td></td><td>false</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF7_0xDFTN_0x00F7_247_TN_0x0039_41[0:FrTpConCtrlRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td>/ActiveEcuC/FrTp/FrTpMultipleConfig/TPCC</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF7_0xDFTN_0x00F7_247_TN_0x0039_41[0:FrTpLa]</td></tr><tr class="even"><td></td><td></td><td></td><td>223</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF7_0xDFTN_0x00F7_247_TN_0x0039_41[0:FrTpMultipleReceiverCon]</td></tr><tr class="odd"><td></td><td></td><td></td><td>true</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF7_0xDFTN_0x00F7_247_TN_0x0039_41[0:FrTpRa]</td></tr><tr class="even"><td></td><td></td><td></td><td>247</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF7_0xDFTN_0x00F7_247_TN_0x0039_41[0:FrTpRxPduPoolRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td>/ActiveEcuC/FrTp/FrTpMultipleConfig/RxPduPool_TL_BRC_FR_32_Tp</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF8_0xDFTN_0x00F8_248_TN_0x0039_41</td></tr><tr class="even"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF8_0xDFTN_0x00F8_248_TN_0x0039_41/TL_BRC_FR_32_TxF8_0xDF</td></tr><tr class="odd"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF8_0xDFTN_0x00F8_248_TN_0x0039_41/TL_BRC_FR_32_TxF8_0xDF[0:FrTpRxSduId]</td></tr><tr class="even"><td></td><td></td><td></td><td>8</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF8_0xDFTN_0x00F8_248_TN_0x0039_41/TL_BRC_FR_32_TxF8_0xDF[0:FrTpRxSduRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td>/ActiveEcuC/EcuC/EcucPduCollection/PT_TL_BRC_FR_32_TxF8_0xDF_PP_TL_BRC_FR_32_TxF8_0xDF_Rx_c0e3388d_6409b170</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF8_0xDFTN_0x00F8_248_TN_0x0039_41[0:FrTpBandwidthLimitation]</td></tr><tr class="even"><td></td><td></td><td></td><td>false</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF8_0xDFTN_0x00F8_248_TN_0x0039_41[0:FrTpConCtrlRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td>/ActiveEcuC/FrTp/FrTpMultipleConfig/TPCC</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF8_0xDFTN_0x00F8_248_TN_0x0039_41[0:FrTpLa]</td></tr><tr class="even"><td></td><td></td><td></td><td>223</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF8_0xDFTN_0x00F8_248_TN_0x0039_41[0:FrTpMultipleReceiverCon]</td></tr><tr class="odd"><td></td><td></td><td></td><td>true</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF8_0xDFTN_0x00F8_248_TN_0x0039_41[0:FrTpRa]</td></tr><tr class="even"><td></td><td></td><td></td><td>248</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF8_0xDFTN_0x00F8_248_TN_0x0039_41[0:FrTpRxPduPoolRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td>/ActiveEcuC/FrTp/FrTpMultipleConfig/RxPduPool_TL_BRC_FR_32_Tp</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF9_0xDFTN_0x00F9_249_TN_0x0039_41</td></tr><tr class="even"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF9_0xDFTN_0x00F9_249_TN_0x0039_41/TL_BRC_FR_32_TxF9_0xDF</td></tr><tr class="odd"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF9_0xDFTN_0x00F9_249_TN_0x0039_41/TL_BRC_FR_32_TxF9_0xDF[0:FrTpRxSduId]</td></tr><tr class="even"><td></td><td></td><td></td><td>9</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF9_0xDFTN_0x00F9_249_TN_0x0039_41/TL_BRC_FR_32_TxF9_0xDF[0:FrTpRxSduRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td>/ActiveEcuC/EcuC/EcucPduCollection/PT_TL_BRC_FR_32_TxF9_0xDF_PP_TL_BRC_FR_32_TxF9_0xDF_Rx_c0e3388d_6409b170</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF9_0xDFTN_0x00F9_249_TN_0x0039_41[0:FrTpBandwidthLimitation]</td></tr><tr class="even"><td></td><td></td><td></td><td>false</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF9_0xDFTN_0x00F9_249_TN_0x0039_41[0:FrTpConCtrlRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td>/ActiveEcuC/FrTp/FrTpMultipleConfig/TPCC</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF9_0xDFTN_0x00F9_249_TN_0x0039_41[0:FrTpLa]</td></tr><tr class="even"><td></td><td></td><td></td><td>223</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF9_0xDFTN_0x00F9_249_TN_0x0039_41[0:FrTpMultipleReceiverCon]</td></tr><tr class="odd"><td></td><td></td><td></td><td>true</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF9_0xDFTN_0x00F9_249_TN_0x0039_41[0:FrTpRa]</td></tr><tr class="even"><td></td><td></td><td></td><td>249</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxF9_0xDFTN_0x00F9_249_TN_0x0039_41[0:FrTpRxPduPoolRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td>/ActiveEcuC/FrTp/FrTpMultipleConfig/RxPduPool_TL_BRC_FR_32_Tp</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxFA_0xDFTN_0x00FA_250_TN_0x0039_41</td></tr><tr class="even"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxFA_0xDFTN_0x00FA_250_TN_0x0039_41/TL_BRC_FR_32_TxFA_0xDF</td></tr><tr class="odd"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxFA_0xDFTN_0x00FA_250_TN_0x0039_41/TL_BRC_FR_32_TxFA_0xDF[0:FrTpRxSduId]</td></tr><tr class="even"><td></td><td></td><td></td><td>10</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxFA_0xDFTN_0x00FA_250_TN_0x0039_41/TL_BRC_FR_32_TxFA_0xDF[0:FrTpRxSduRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td>/ActiveEcuC/EcuC/EcucPduCollection/PT_TL_BRC_FR_32_TxFA_0xDF_PP_TL_BRC_FR_32_TxFA_0xDF_Rx_c0e3388d_6409b170</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxFA_0xDFTN_0x00FA_250_TN_0x0039_41[0:FrTpBandwidthLimitation]</td></tr><tr class="even"><td></td><td></td><td></td><td>false</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxFA_0xDFTN_0x00FA_250_TN_0x0039_41[0:FrTpConCtrlRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td>/ActiveEcuC/FrTp/FrTpMultipleConfig/TPCC</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxFA_0xDFTN_0x00FA_250_TN_0x0039_41[0:FrTpLa]</td></tr><tr class="even"><td></td><td></td><td></td><td>223</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxFA_0xDFTN_0x00FA_250_TN_0x0039_41[0:FrTpMultipleReceiverCon]</td></tr><tr class="odd"><td></td><td></td><td></td><td>true</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxFA_0xDFTN_0x00FA_250_TN_0x0039_41[0:FrTpRa]</td></tr><tr class="even"><td></td><td></td><td></td><td>250</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxFA_0xDFTN_0x00FA_250_TN_0x0039_41[0:FrTpRxPduPoolRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td>/ActiveEcuC/FrTp/FrTpMultipleConfig/RxPduPool_TL_BRC_FR_32_Tp</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxFB_0xDFTN_0x00FB_251_TN_0x0039_41</td></tr><tr class="even"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxFB_0xDFTN_0x00FB_251_TN_0x0039_41/TL_BRC_FR_32_TxFB_0xDF</td></tr><tr class="odd"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxFB_0xDFTN_0x00FB_251_TN_0x0039_41/TL_BRC_FR_32_TxFB_0xDF[0:FrTpRxSduId]</td></tr><tr class="even"><td></td><td></td><td></td><td>11</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxFB_0xDFTN_0x00FB_251_TN_0x0039_41/TL_BRC_FR_32_TxFB_0xDF[0:FrTpRxSduRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td>/ActiveEcuC/EcuC/EcucPduCollection/PT_TL_BRC_FR_32_TxFB_0xDF_PP_TL_BRC_FR_32_TxFB_0xDF_Rx_c0e3388d_6409b170</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxFB_0xDFTN_0x00FB_251_TN_0x0039_41[0:FrTpBandwidthLimitation]</td></tr><tr class="even"><td></td><td></td><td></td><td>false</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxFB_0xDFTN_0x00FB_251_TN_0x0039_41[0:FrTpConCtrlRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td>/ActiveEcuC/FrTp/FrTpMultipleConfig/TPCC</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxFB_0xDFTN_0x00FB_251_TN_0x0039_41[0:FrTpLa]</td></tr><tr class="even"><td></td><td></td><td></td><td>223</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxFB_0xDFTN_0x00FB_251_TN_0x0039_41[0:FrTpMultipleReceiverCon]</td></tr><tr class="odd"><td></td><td></td><td></td><td>true</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxFB_0xDFTN_0x00FB_251_TN_0x0039_41[0:FrTpRa]</td></tr><tr class="even"><td></td><td></td><td></td><td>251</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxFB_0xDFTN_0x00FB_251_TN_0x0039_41[0:FrTpRxPduPoolRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td>/ActiveEcuC/FrTp/FrTpMultipleConfig/RxPduPool_TL_BRC_FR_32_Tp</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxFC_0xDFTN_0x00FC_252_TN_0x0039_41</td></tr><tr class="even"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxFC_0xDFTN_0x00FC_252_TN_0x0039_41/TL_BRC_FR_32_TxFC_0xDF</td></tr><tr class="odd"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxFC_0xDFTN_0x00FC_252_TN_0x0039_41/TL_BRC_FR_32_TxFC_0xDF[0:FrTpRxSduId]</td></tr><tr class="even"><td></td><td></td><td></td><td>12</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxFC_0xDFTN_0x00FC_252_TN_0x0039_41/TL_BRC_FR_32_TxFC_0xDF[0:FrTpRxSduRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td>/ActiveEcuC/EcuC/EcucPduCollection/PT_TL_BRC_FR_32_TxFC_0xDF_PP_TL_BRC_FR_32_TxFC_0xDF_Rx_c0e3388d_6409b170</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxFC_0xDFTN_0x00FC_252_TN_0x0039_41[0:FrTpBandwidthLimitation]</td></tr><tr class="even"><td></td><td></td><td></td><td>false</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxFC_0xDFTN_0x00FC_252_TN_0x0039_41[0:FrTpConCtrlRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td>/ActiveEcuC/FrTp/FrTpMultipleConfig/TPCC</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxFC_0xDFTN_0x00FC_252_TN_0x0039_41[0:FrTpLa]</td></tr><tr class="even"><td></td><td></td><td></td><td>223</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxFC_0xDFTN_0x00FC_252_TN_0x0039_41[0:FrTpMultipleReceiverCon]</td></tr><tr class="odd"><td></td><td></td><td></td><td>true</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxFC_0xDFTN_0x00FC_252_TN_0x0039_41[0:FrTpRa]</td></tr><tr class="even"><td></td><td></td><td></td><td>252</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxFC_0xDFTN_0x00FC_252_TN_0x0039_41[0:FrTpRxPduPoolRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td>/ActiveEcuC/FrTp/FrTpMultipleConfig/RxPduPool_TL_BRC_FR_32_Tp</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxFD_0xDFTN_0x00FD_253_TN_0x0039_41</td></tr><tr class="even"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxFD_0xDFTN_0x00FD_253_TN_0x0039_41/TL_BRC_FR_32_TxFD_0xDF</td></tr><tr class="odd"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxFD_0xDFTN_0x00FD_253_TN_0x0039_41/TL_BRC_FR_32_TxFD_0xDF[0:FrTpRxSduId]</td></tr><tr class="even"><td></td><td></td><td></td><td>13</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxFD_0xDFTN_0x00FD_253_TN_0x0039_41/TL_BRC_FR_32_TxFD_0xDF[0:FrTpRxSduRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td>/ActiveEcuC/EcuC/EcucPduCollection/PT_TL_BRC_FR_32_TxFD_0xDF_PP_TL_BRC_FR_32_TxFD_0xDF_Rx_c0e3388d_6409b170</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxFD_0xDFTN_0x00FD_253_TN_0x0039_41[0:FrTpBandwidthLimitation]</td></tr><tr class="even"><td></td><td></td><td></td><td>false</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxFD_0xDFTN_0x00FD_253_TN_0x0039_41[0:FrTpConCtrlRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td>/ActiveEcuC/FrTp/FrTpMultipleConfig/TPCC</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxFD_0xDFTN_0x00FD_253_TN_0x0039_41[0:FrTpLa]</td></tr><tr class="even"><td></td><td></td><td></td><td>223</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxFD_0xDFTN_0x00FD_253_TN_0x0039_41[0:FrTpMultipleReceiverCon]</td></tr><tr class="odd"><td></td><td></td><td></td><td>true</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxFD_0xDFTN_0x00FD_253_TN_0x0039_41[0:FrTpRa]</td></tr><tr class="even"><td></td><td></td><td></td><td>253</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_BRC_FR_32_TxFD_0xDFTN_0x00FD_253_TN_0x0039_41[0:FrTpRxPduPoolRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td>/ActiveEcuC/FrTp/FrTpMultipleConfig/RxPduPool_TL_BRC_FR_32_Tp</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF0TN_0x00F0_240_TN_0x0039_41</td></tr><tr class="even"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF0TN_0x00F0_240_TN_0x0039_41/TL_ECU_TRNSM_FR_32_00BC0001_RxF0</td></tr><tr class="odd"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF0TN_0x00F0_240_TN_0x0039_41/TL_ECU_TRNSM_FR_32_00BC0001_RxF0[0:FrTpTxSduId]</td></tr><tr class="even"><td></td><td></td><td></td><td>0</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF0TN_0x00F0_240_TN_0x0039_41/TL_ECU_TRNSM_FR_32_00BC0001_RxF0[0:FrTpTxSduRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td>/ActiveEcuC/EcuC/EcucPduCollection/PT_TL_ECU_TRNSM_FR_32_00BC0001_RxF0_PP_TL_ECU_TRNSM_FR_32_00BC0001_RxF0_Tx_c0e3388d_6409b170</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF0TN_0x00F0_240_TN_0x0039_41/TL_MST_GW_TRNSM_FR_254_00980001_TxF0</td></tr><tr class="even"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF0TN_0x00F0_240_TN_0x0039_41/TL_MST_GW_TRNSM_FR_254_00980001_TxF0[0:FrTpRxSduId]</td></tr><tr class="odd"><td></td><td></td><td></td><td>14</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF0TN_0x00F0_240_TN_0x0039_41/TL_MST_GW_TRNSM_FR_254_00980001_TxF0[0:FrTpRxSduRef]</td></tr><tr class="even"><td></td><td></td><td></td><td>/ActiveEcuC/EcuC/EcucPduCollection/PT_TL_MST_GW_TRNSM_FR_254_00980001_TxF0_PP_TL_MST_GW_TRNSM_FR_254_00980001_TxF0_Rx_c0e3388d_6409b170</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF0TN_0x00F0_240_TN_0x0039_41[0:FrTpBandwidthLimitation]</td></tr><tr class="odd"><td></td><td></td><td></td><td>false</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF0TN_0x00F0_240_TN_0x0039_41[0:FrTpConCtrlRef]</td></tr><tr class="even"><td></td><td></td><td></td><td>/ActiveEcuC/FrTp/FrTpMultipleConfig/TPCC</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF0TN_0x00F0_240_TN_0x0039_41[0:FrTpLa]</td></tr><tr class="odd"><td></td><td></td><td></td><td>41</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF0TN_0x00F0_240_TN_0x0039_41[0:FrTpMultipleReceiverCon]</td></tr><tr class="even"><td></td><td></td><td></td><td>false</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF0TN_0x00F0_240_TN_0x0039_41[0:FrTpRa]</td></tr><tr class="odd"><td></td><td></td><td></td><td>240</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF0TN_0x00F0_240_TN_0x0039_41[0:FrTpRxPduPoolRef]</td></tr><tr class="even"><td></td><td></td><td></td><td>/ActiveEcuC/FrTp/FrTpMultipleConfig/RxPduPool_TL_MST_GW_TRNSM_FR_254_00980001_Tp</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF0TN_0x00F0_240_TN_0x0039_41[0:FrTpTxPduPoolRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td>/ActiveEcuC/FrTp/FrTpMultipleConfig/TxPduPool_TL_ECU_TRNSM_FR_32_00BC0001_Tp</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF1TN_0x00F1_241_TN_0x0039_41</td></tr><tr class="even"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF1TN_0x00F1_241_TN_0x0039_41/TL_ECU_TRNSM_FR_32_00BC0001_RxF1</td></tr><tr class="odd"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF1TN_0x00F1_241_TN_0x0039_41/TL_ECU_TRNSM_FR_32_00BC0001_RxF1[0:FrTpTxSduId]</td></tr><tr class="even"><td></td><td></td><td></td><td>1</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF1TN_0x00F1_241_TN_0x0039_41/TL_ECU_TRNSM_FR_32_00BC0001_RxF1[0:FrTpTxSduRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td>/ActiveEcuC/EcuC/EcucPduCollection/PT_TL_ECU_TRNSM_FR_32_00BC0001_RxF1_PP_TL_ECU_TRNSM_FR_32_00BC0001_RxF1_Tx_c0e3388d_6409b170</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF1TN_0x00F1_241_TN_0x0039_41/TL_MST_GW_TRNSM_FR_254_00980001_TxF1</td></tr><tr class="even"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF1TN_0x00F1_241_TN_0x0039_41/TL_MST_GW_TRNSM_FR_254_00980001_TxF1[0:FrTpRxSduId]</td></tr><tr class="odd"><td></td><td></td><td></td><td>15</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF1TN_0x00F1_241_TN_0x0039_41/TL_MST_GW_TRNSM_FR_254_00980001_TxF1[0:FrTpRxSduRef]</td></tr><tr class="even"><td></td><td></td><td></td><td>/ActiveEcuC/EcuC/EcucPduCollection/PT_TL_MST_GW_TRNSM_FR_254_00980001_TxF1_PP_TL_MST_GW_TRNSM_FR_254_00980001_TxF1_Rx_c0e3388d_6409b170</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF1TN_0x00F1_241_TN_0x0039_41[0:FrTpBandwidthLimitation]</td></tr><tr class="odd"><td></td><td></td><td></td><td>false</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF1TN_0x00F1_241_TN_0x0039_41[0:FrTpConCtrlRef]</td></tr><tr class="even"><td></td><td></td><td></td><td>/ActiveEcuC/FrTp/FrTpMultipleConfig/TPCC</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF1TN_0x00F1_241_TN_0x0039_41[0:FrTpLa]</td></tr><tr class="odd"><td></td><td></td><td></td><td>41</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF1TN_0x00F1_241_TN_0x0039_41[0:FrTpMultipleReceiverCon]</td></tr><tr class="even"><td></td><td></td><td></td><td>false</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF1TN_0x00F1_241_TN_0x0039_41[0:FrTpRa]</td></tr><tr class="odd"><td></td><td></td><td></td><td>241</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF1TN_0x00F1_241_TN_0x0039_41[0:FrTpRxPduPoolRef]</td></tr><tr class="even"><td></td><td></td><td></td><td>/ActiveEcuC/FrTp/FrTpMultipleConfig/RxPduPool_TL_MST_GW_TRNSM_FR_254_00980001_Tp</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF1TN_0x00F1_241_TN_0x0039_41[0:FrTpTxPduPoolRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td>/ActiveEcuC/FrTp/FrTpMultipleConfig/TxPduPool_TL_ECU_TRNSM_FR_32_00BC0001_Tp</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF2TN_0x00F2_242_TN_0x0039_41</td></tr><tr class="even"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF2TN_0x00F2_242_TN_0x0039_41/TL_ECU_TRNSM_FR_32_00BC0001_RxF2</td></tr><tr class="odd"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF2TN_0x00F2_242_TN_0x0039_41/TL_ECU_TRNSM_FR_32_00BC0001_RxF2[0:FrTpTxSduId]</td></tr><tr class="even"><td></td><td></td><td></td><td>2</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF2TN_0x00F2_242_TN_0x0039_41/TL_ECU_TRNSM_FR_32_00BC0001_RxF2[0:FrTpTxSduRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td>/ActiveEcuC/EcuC/EcucPduCollection/PT_TL_ECU_TRNSM_FR_32_00BC0001_RxF2_PP_TL_ECU_TRNSM_FR_32_00BC0001_RxF2_Tx_c0e3388d_6409b170</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF2TN_0x00F2_242_TN_0x0039_41/TL_MST_GW_TRNSM_FR_254_00980001_TxF2</td></tr><tr class="even"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF2TN_0x00F2_242_TN_0x0039_41/TL_MST_GW_TRNSM_FR_254_00980001_TxF2[0:FrTpRxSduId]</td></tr><tr class="odd"><td></td><td></td><td></td><td>16</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF2TN_0x00F2_242_TN_0x0039_41/TL_MST_GW_TRNSM_FR_254_00980001_TxF2[0:FrTpRxSduRef]</td></tr><tr class="even"><td></td><td></td><td></td><td>/ActiveEcuC/EcuC/EcucPduCollection/PT_TL_MST_GW_TRNSM_FR_254_00980001_TxF2_PP_TL_MST_GW_TRNSM_FR_254_00980001_TxF2_Rx_c0e3388d_6409b170</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF2TN_0x00F2_242_TN_0x0039_41[0:FrTpBandwidthLimitation]</td></tr><tr class="odd"><td></td><td></td><td></td><td>false</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF2TN_0x00F2_242_TN_0x0039_41[0:FrTpConCtrlRef]</td></tr><tr class="even"><td></td><td></td><td></td><td>/ActiveEcuC/FrTp/FrTpMultipleConfig/TPCC</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF2TN_0x00F2_242_TN_0x0039_41[0:FrTpLa]</td></tr><tr class="odd"><td></td><td></td><td></td><td>41</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF2TN_0x00F2_242_TN_0x0039_41[0:FrTpMultipleReceiverCon]</td></tr><tr class="even"><td></td><td></td><td></td><td>false</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF2TN_0x00F2_242_TN_0x0039_41[0:FrTpRa]</td></tr><tr class="odd"><td></td><td></td><td></td><td>242</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF2TN_0x00F2_242_TN_0x0039_41[0:FrTpRxPduPoolRef]</td></tr><tr class="even"><td></td><td></td><td></td><td>/ActiveEcuC/FrTp/FrTpMultipleConfig/RxPduPool_TL_MST_GW_TRNSM_FR_254_00980001_Tp</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF2TN_0x00F2_242_TN_0x0039_41[0:FrTpTxPduPoolRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td>/ActiveEcuC/FrTp/FrTpMultipleConfig/TxPduPool_TL_ECU_TRNSM_FR_32_00BC0001_Tp</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF3TN_0x00F3_243_TN_0x0039_41</td></tr><tr class="even"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF3TN_0x00F3_243_TN_0x0039_41/TL_ECU_TRNSM_FR_32_00BC0001_RxF3</td></tr><tr class="odd"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF3TN_0x00F3_243_TN_0x0039_41/TL_ECU_TRNSM_FR_32_00BC0001_RxF3[0:FrTpTxSduId]</td></tr><tr class="even"><td></td><td></td><td></td><td>3</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF3TN_0x00F3_243_TN_0x0039_41/TL_ECU_TRNSM_FR_32_00BC0001_RxF3[0:FrTpTxSduRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td>/ActiveEcuC/EcuC/EcucPduCollection/PT_TL_ECU_TRNSM_FR_32_00BC0001_RxF3_PP_TL_ECU_TRNSM_FR_32_00BC0001_RxF3_Tx_c0e3388d_6409b170</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF3TN_0x00F3_243_TN_0x0039_41/TL_MST_GW_TRNSM_FR_254_00980001_TxF3</td></tr><tr class="even"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF3TN_0x00F3_243_TN_0x0039_41/TL_MST_GW_TRNSM_FR_254_00980001_TxF3[0:FrTpRxSduId]</td></tr><tr class="odd"><td></td><td></td><td></td><td>17</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF3TN_0x00F3_243_TN_0x0039_41/TL_MST_GW_TRNSM_FR_254_00980001_TxF3[0:FrTpRxSduRef]</td></tr><tr class="even"><td></td><td></td><td></td><td>/ActiveEcuC/EcuC/EcucPduCollection/PT_TL_MST_GW_TRNSM_FR_254_00980001_TxF3_PP_TL_MST_GW_TRNSM_FR_254_00980001_TxF3_Rx_c0e3388d_6409b170</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF3TN_0x00F3_243_TN_0x0039_41[0:FrTpBandwidthLimitation]</td></tr><tr class="odd"><td></td><td></td><td></td><td>false</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF3TN_0x00F3_243_TN_0x0039_41[0:FrTpConCtrlRef]</td></tr><tr class="even"><td></td><td></td><td></td><td>/ActiveEcuC/FrTp/FrTpMultipleConfig/TPCC</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF3TN_0x00F3_243_TN_0x0039_41[0:FrTpLa]</td></tr><tr class="odd"><td></td><td></td><td></td><td>41</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF3TN_0x00F3_243_TN_0x0039_41[0:FrTpMultipleReceiverCon]</td></tr><tr class="even"><td></td><td></td><td></td><td>false</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF3TN_0x00F3_243_TN_0x0039_41[0:FrTpRa]</td></tr><tr class="odd"><td></td><td></td><td></td><td>243</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF3TN_0x00F3_243_TN_0x0039_41[0:FrTpRxPduPoolRef]</td></tr><tr class="even"><td></td><td></td><td></td><td>/ActiveEcuC/FrTp/FrTpMultipleConfig/RxPduPool_TL_MST_GW_TRNSM_FR_254_00980001_Tp</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF3TN_0x00F3_243_TN_0x0039_41[0:FrTpTxPduPoolRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td>/ActiveEcuC/FrTp/FrTpMultipleConfig/TxPduPool_TL_ECU_TRNSM_FR_32_00BC0001_Tp</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF4TN_0x00F4_244_TN_0x0039_41</td></tr><tr class="even"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF4TN_0x00F4_244_TN_0x0039_41/TL_ECU_TRNSM_FR_32_00BC0001_RxF4</td></tr><tr class="odd"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF4TN_0x00F4_244_TN_0x0039_41/TL_ECU_TRNSM_FR_32_00BC0001_RxF4[0:FrTpTxSduId]</td></tr><tr class="even"><td></td><td></td><td></td><td>4</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF4TN_0x00F4_244_TN_0x0039_41/TL_ECU_TRNSM_FR_32_00BC0001_RxF4[0:FrTpTxSduRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td>/ActiveEcuC/EcuC/EcucPduCollection/PT_TL_ECU_TRNSM_FR_32_00BC0001_RxF4_PP_TL_ECU_TRNSM_FR_32_00BC0001_RxF4_Tx_c0e3388d_6409b170</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF4TN_0x00F4_244_TN_0x0039_41/TL_MST_GW_TRNSM_FR_254_00980001_TxF4</td></tr><tr class="even"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF4TN_0x00F4_244_TN_0x0039_41/TL_MST_GW_TRNSM_FR_254_00980001_TxF4[0:FrTpRxSduId]</td></tr><tr class="odd"><td></td><td></td><td></td><td>18</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF4TN_0x00F4_244_TN_0x0039_41/TL_MST_GW_TRNSM_FR_254_00980001_TxF4[0:FrTpRxSduRef]</td></tr><tr class="even"><td></td><td></td><td></td><td>/ActiveEcuC/EcuC/EcucPduCollection/PT_TL_MST_GW_TRNSM_FR_254_00980001_TxF4_PP_TL_MST_GW_TRNSM_FR_254_00980001_TxF4_Rx_c0e3388d_6409b170</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF4TN_0x00F4_244_TN_0x0039_41[0:FrTpBandwidthLimitation]</td></tr><tr class="odd"><td></td><td></td><td></td><td>false</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF4TN_0x00F4_244_TN_0x0039_41[0:FrTpConCtrlRef]</td></tr><tr class="even"><td></td><td></td><td></td><td>/ActiveEcuC/FrTp/FrTpMultipleConfig/TPCC</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF4TN_0x00F4_244_TN_0x0039_41[0:FrTpLa]</td></tr><tr class="odd"><td></td><td></td><td></td><td>41</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF4TN_0x00F4_244_TN_0x0039_41[0:FrTpMultipleReceiverCon]</td></tr><tr class="even"><td></td><td></td><td></td><td>false</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF4TN_0x00F4_244_TN_0x0039_41[0:FrTpRa]</td></tr><tr class="odd"><td></td><td></td><td></td><td>244</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF4TN_0x00F4_244_TN_0x0039_41[0:FrTpRxPduPoolRef]</td></tr><tr class="even"><td></td><td></td><td></td><td>/ActiveEcuC/FrTp/FrTpMultipleConfig/RxPduPool_TL_MST_GW_TRNSM_FR_254_00980001_Tp</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF4TN_0x00F4_244_TN_0x0039_41[0:FrTpTxPduPoolRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td>/ActiveEcuC/FrTp/FrTpMultipleConfig/TxPduPool_TL_ECU_TRNSM_FR_32_00BC0001_Tp</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF5TN_0x00F5_245_TN_0x0039_41</td></tr><tr class="even"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF5TN_0x00F5_245_TN_0x0039_41/TL_ECU_TRNSM_FR_32_00BC0001_RxF5</td></tr><tr class="odd"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF5TN_0x00F5_245_TN_0x0039_41/TL_ECU_TRNSM_FR_32_00BC0001_RxF5[0:FrTpTxSduId]</td></tr><tr class="even"><td></td><td></td><td></td><td>5</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF5TN_0x00F5_245_TN_0x0039_41/TL_ECU_TRNSM_FR_32_00BC0001_RxF5[0:FrTpTxSduRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td>/ActiveEcuC/EcuC/EcucPduCollection/PT_TL_ECU_TRNSM_FR_32_00BC0001_RxF5_PP_TL_ECU_TRNSM_FR_32_00BC0001_RxF5_Tx_c0e3388d_6409b170</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF5TN_0x00F5_245_TN_0x0039_41/TL_MST_GW_TRNSM_FR_254_00980001_TxF5</td></tr><tr class="even"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF5TN_0x00F5_245_TN_0x0039_41/TL_MST_GW_TRNSM_FR_254_00980001_TxF5[0:FrTpRxSduId]</td></tr><tr class="odd"><td></td><td></td><td></td><td>19</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF5TN_0x00F5_245_TN_0x0039_41/TL_MST_GW_TRNSM_FR_254_00980001_TxF5[0:FrTpRxSduRef]</td></tr><tr class="even"><td></td><td></td><td></td><td>/ActiveEcuC/EcuC/EcucPduCollection/PT_TL_MST_GW_TRNSM_FR_254_00980001_TxF5_PP_TL_MST_GW_TRNSM_FR_254_00980001_TxF5_Rx_c0e3388d_6409b170</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF5TN_0x00F5_245_TN_0x0039_41[0:FrTpBandwidthLimitation]</td></tr><tr class="odd"><td></td><td></td><td></td><td>false</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF5TN_0x00F5_245_TN_0x0039_41[0:FrTpConCtrlRef]</td></tr><tr class="even"><td></td><td></td><td></td><td>/ActiveEcuC/FrTp/FrTpMultipleConfig/TPCC</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF5TN_0x00F5_245_TN_0x0039_41[0:FrTpLa]</td></tr><tr class="odd"><td></td><td></td><td></td><td>41</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF5TN_0x00F5_245_TN_0x0039_41[0:FrTpMultipleReceiverCon]</td></tr><tr class="even"><td></td><td></td><td></td><td>false</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF5TN_0x00F5_245_TN_0x0039_41[0:FrTpRa]</td></tr><tr class="odd"><td></td><td></td><td></td><td>245</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF5TN_0x00F5_245_TN_0x0039_41[0:FrTpRxPduPoolRef]</td></tr><tr class="even"><td></td><td></td><td></td><td>/ActiveEcuC/FrTp/FrTpMultipleConfig/RxPduPool_TL_MST_GW_TRNSM_FR_254_00980001_Tp</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF5TN_0x00F5_245_TN_0x0039_41[0:FrTpTxPduPoolRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td>/ActiveEcuC/FrTp/FrTpMultipleConfig/TxPduPool_TL_ECU_TRNSM_FR_32_00BC0001_Tp</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF6TN_0x00F6_246_TN_0x0039_41</td></tr><tr class="even"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF6TN_0x00F6_246_TN_0x0039_41/TL_ECU_TRNSM_FR_32_00BC0001_RxF6</td></tr><tr class="odd"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF6TN_0x00F6_246_TN_0x0039_41/TL_ECU_TRNSM_FR_32_00BC0001_RxF6[0:FrTpTxSduId]</td></tr><tr class="even"><td></td><td></td><td></td><td>6</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF6TN_0x00F6_246_TN_0x0039_41/TL_ECU_TRNSM_FR_32_00BC0001_RxF6[0:FrTpTxSduRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td>/ActiveEcuC/EcuC/EcucPduCollection/PT_TL_ECU_TRNSM_FR_32_00BC0001_RxF6_PP_TL_ECU_TRNSM_FR_32_00BC0001_RxF6_Tx_c0e3388d_6409b170</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF6TN_0x00F6_246_TN_0x0039_41/TL_MST_GW_TRNSM_FR_254_00980001_TxF6</td></tr><tr class="even"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF6TN_0x00F6_246_TN_0x0039_41/TL_MST_GW_TRNSM_FR_254_00980001_TxF6[0:FrTpRxSduId]</td></tr><tr class="odd"><td></td><td></td><td></td><td>20</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF6TN_0x00F6_246_TN_0x0039_41/TL_MST_GW_TRNSM_FR_254_00980001_TxF6[0:FrTpRxSduRef]</td></tr><tr class="even"><td></td><td></td><td></td><td>/ActiveEcuC/EcuC/EcucPduCollection/PT_TL_MST_GW_TRNSM_FR_254_00980001_TxF6_PP_TL_MST_GW_TRNSM_FR_254_00980001_TxF6_Rx_c0e3388d_6409b170</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF6TN_0x00F6_246_TN_0x0039_41[0:FrTpBandwidthLimitation]</td></tr><tr class="odd"><td></td><td></td><td></td><td>false</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF6TN_0x00F6_246_TN_0x0039_41[0:FrTpConCtrlRef]</td></tr><tr class="even"><td></td><td></td><td></td><td>/ActiveEcuC/FrTp/FrTpMultipleConfig/TPCC</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF6TN_0x00F6_246_TN_0x0039_41[0:FrTpLa]</td></tr><tr class="odd"><td></td><td></td><td></td><td>41</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF6TN_0x00F6_246_TN_0x0039_41[0:FrTpMultipleReceiverCon]</td></tr><tr class="even"><td></td><td></td><td></td><td>false</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF6TN_0x00F6_246_TN_0x0039_41[0:FrTpRa]</td></tr><tr class="odd"><td></td><td></td><td></td><td>246</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF6TN_0x00F6_246_TN_0x0039_41[0:FrTpRxPduPoolRef]</td></tr><tr class="even"><td></td><td></td><td></td><td>/ActiveEcuC/FrTp/FrTpMultipleConfig/RxPduPool_TL_MST_GW_TRNSM_FR_254_00980001_Tp</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF6TN_0x00F6_246_TN_0x0039_41[0:FrTpTxPduPoolRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td>/ActiveEcuC/FrTp/FrTpMultipleConfig/TxPduPool_TL_ECU_TRNSM_FR_32_00BC0001_Tp</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF7TN_0x00F7_247_TN_0x0039_41</td></tr><tr class="even"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF7TN_0x00F7_247_TN_0x0039_41/TL_ECU_TRNSM_FR_32_00BC0001_RxF7</td></tr><tr class="odd"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF7TN_0x00F7_247_TN_0x0039_41/TL_ECU_TRNSM_FR_32_00BC0001_RxF7[0:FrTpTxSduId]</td></tr><tr class="even"><td></td><td></td><td></td><td>7</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF7TN_0x00F7_247_TN_0x0039_41/TL_ECU_TRNSM_FR_32_00BC0001_RxF7[0:FrTpTxSduRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td>/ActiveEcuC/EcuC/EcucPduCollection/PT_TL_ECU_TRNSM_FR_32_00BC0001_RxF7_PP_TL_ECU_TRNSM_FR_32_00BC0001_RxF7_Tx_c0e3388d_6409b170</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF7TN_0x00F7_247_TN_0x0039_41/TL_MST_GW_TRNSM_FR_254_00980001_TxF7</td></tr><tr class="even"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF7TN_0x00F7_247_TN_0x0039_41/TL_MST_GW_TRNSM_FR_254_00980001_TxF7[0:FrTpRxSduId]</td></tr><tr class="odd"><td></td><td></td><td></td><td>21</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF7TN_0x00F7_247_TN_0x0039_41/TL_MST_GW_TRNSM_FR_254_00980001_TxF7[0:FrTpRxSduRef]</td></tr><tr class="even"><td></td><td></td><td></td><td>/ActiveEcuC/EcuC/EcucPduCollection/PT_TL_MST_GW_TRNSM_FR_254_00980001_TxF7_PP_TL_MST_GW_TRNSM_FR_254_00980001_TxF7_Rx_c0e3388d_6409b170</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF7TN_0x00F7_247_TN_0x0039_41[0:FrTpBandwidthLimitation]</td></tr><tr class="odd"><td></td><td></td><td></td><td>false</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF7TN_0x00F7_247_TN_0x0039_41[0:FrTpConCtrlRef]</td></tr><tr class="even"><td></td><td></td><td></td><td>/ActiveEcuC/FrTp/FrTpMultipleConfig/TPCC</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF7TN_0x00F7_247_TN_0x0039_41[0:FrTpLa]</td></tr><tr class="odd"><td></td><td></td><td></td><td>41</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF7TN_0x00F7_247_TN_0x0039_41[0:FrTpMultipleReceiverCon]</td></tr><tr class="even"><td></td><td></td><td></td><td>false</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF7TN_0x00F7_247_TN_0x0039_41[0:FrTpRa]</td></tr><tr class="odd"><td></td><td></td><td></td><td>247</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF7TN_0x00F7_247_TN_0x0039_41[0:FrTpRxPduPoolRef]</td></tr><tr class="even"><td></td><td></td><td></td><td>/ActiveEcuC/FrTp/FrTpMultipleConfig/RxPduPool_TL_MST_GW_TRNSM_FR_254_00980001_Tp</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF7TN_0x00F7_247_TN_0x0039_41[0:FrTpTxPduPoolRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td>/ActiveEcuC/FrTp/FrTpMultipleConfig/TxPduPool_TL_ECU_TRNSM_FR_32_00BC0001_Tp</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF8TN_0x00F8_248_TN_0x0039_41</td></tr><tr class="even"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF8TN_0x00F8_248_TN_0x0039_41/TL_ECU_TRNSM_FR_32_00BC0001_RxF8</td></tr><tr class="odd"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF8TN_0x00F8_248_TN_0x0039_41/TL_ECU_TRNSM_FR_32_00BC0001_RxF8[0:FrTpTxSduId]</td></tr><tr class="even"><td></td><td></td><td></td><td>8</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF8TN_0x00F8_248_TN_0x0039_41/TL_ECU_TRNSM_FR_32_00BC0001_RxF8[0:FrTpTxSduRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td>/ActiveEcuC/EcuC/EcucPduCollection/PT_TL_ECU_TRNSM_FR_32_00BC0001_RxF8_PP_TL_ECU_TRNSM_FR_32_00BC0001_RxF8_Tx_c0e3388d_6409b170</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF8TN_0x00F8_248_TN_0x0039_41/TL_MST_GW_TRNSM_FR_254_00980001_TxF8</td></tr><tr class="even"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF8TN_0x00F8_248_TN_0x0039_41/TL_MST_GW_TRNSM_FR_254_00980001_TxF8[0:FrTpRxSduId]</td></tr><tr class="odd"><td></td><td></td><td></td><td>22</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF8TN_0x00F8_248_TN_0x0039_41/TL_MST_GW_TRNSM_FR_254_00980001_TxF8[0:FrTpRxSduRef]</td></tr><tr class="even"><td></td><td></td><td></td><td>/ActiveEcuC/EcuC/EcucPduCollection/PT_TL_MST_GW_TRNSM_FR_254_00980001_TxF8_PP_TL_MST_GW_TRNSM_FR_254_00980001_TxF8_Rx_c0e3388d_6409b170</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF8TN_0x00F8_248_TN_0x0039_41[0:FrTpBandwidthLimitation]</td></tr><tr class="odd"><td></td><td></td><td></td><td>false</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF8TN_0x00F8_248_TN_0x0039_41[0:FrTpConCtrlRef]</td></tr><tr class="even"><td></td><td></td><td></td><td>/ActiveEcuC/FrTp/FrTpMultipleConfig/TPCC</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF8TN_0x00F8_248_TN_0x0039_41[0:FrTpLa]</td></tr><tr class="odd"><td></td><td></td><td></td><td>41</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF8TN_0x00F8_248_TN_0x0039_41[0:FrTpMultipleReceiverCon]</td></tr><tr class="even"><td></td><td></td><td></td><td>false</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF8TN_0x00F8_248_TN_0x0039_41[0:FrTpRa]</td></tr><tr class="odd"><td></td><td></td><td></td><td>248</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF8TN_0x00F8_248_TN_0x0039_41[0:FrTpRxPduPoolRef]</td></tr><tr class="even"><td></td><td></td><td></td><td>/ActiveEcuC/FrTp/FrTpMultipleConfig/RxPduPool_TL_MST_GW_TRNSM_FR_254_00980001_Tp</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF8TN_0x00F8_248_TN_0x0039_41[0:FrTpTxPduPoolRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td>/ActiveEcuC/FrTp/FrTpMultipleConfig/TxPduPool_TL_ECU_TRNSM_FR_32_00BC0001_Tp</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF9TN_0x00F9_249_TN_0x0039_41</td></tr><tr class="even"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF9TN_0x00F9_249_TN_0x0039_41/TL_ECU_TRNSM_FR_32_00BC0001_RxF9</td></tr><tr class="odd"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF9TN_0x00F9_249_TN_0x0039_41/TL_ECU_TRNSM_FR_32_00BC0001_RxF9[0:FrTpTxSduId]</td></tr><tr class="even"><td></td><td></td><td></td><td>9</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF9TN_0x00F9_249_TN_0x0039_41/TL_ECU_TRNSM_FR_32_00BC0001_RxF9[0:FrTpTxSduRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td>/ActiveEcuC/EcuC/EcucPduCollection/PT_TL_ECU_TRNSM_FR_32_00BC0001_RxF9_PP_TL_ECU_TRNSM_FR_32_00BC0001_RxF9_Tx_c0e3388d_6409b170</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF9TN_0x00F9_249_TN_0x0039_41/TL_MST_GW_TRNSM_FR_254_00980001_TxF9</td></tr><tr class="even"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF9TN_0x00F9_249_TN_0x0039_41/TL_MST_GW_TRNSM_FR_254_00980001_TxF9[0:FrTpRxSduId]</td></tr><tr class="odd"><td></td><td></td><td></td><td>23</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF9TN_0x00F9_249_TN_0x0039_41/TL_MST_GW_TRNSM_FR_254_00980001_TxF9[0:FrTpRxSduRef]</td></tr><tr class="even"><td></td><td></td><td></td><td>/ActiveEcuC/EcuC/EcucPduCollection/PT_TL_MST_GW_TRNSM_FR_254_00980001_TxF9_PP_TL_MST_GW_TRNSM_FR_254_00980001_TxF9_Rx_c0e3388d_6409b170</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF9TN_0x00F9_249_TN_0x0039_41[0:FrTpBandwidthLimitation]</td></tr><tr class="odd"><td></td><td></td><td></td><td>false</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF9TN_0x00F9_249_TN_0x0039_41[0:FrTpConCtrlRef]</td></tr><tr class="even"><td></td><td></td><td></td><td>/ActiveEcuC/FrTp/FrTpMultipleConfig/TPCC</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF9TN_0x00F9_249_TN_0x0039_41[0:FrTpLa]</td></tr><tr class="odd"><td></td><td></td><td></td><td>41</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF9TN_0x00F9_249_TN_0x0039_41[0:FrTpMultipleReceiverCon]</td></tr><tr class="even"><td></td><td></td><td></td><td>false</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF9TN_0x00F9_249_TN_0x0039_41[0:FrTpRa]</td></tr><tr class="odd"><td></td><td></td><td></td><td>249</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF9TN_0x00F9_249_TN_0x0039_41[0:FrTpRxPduPoolRef]</td></tr><tr class="even"><td></td><td></td><td></td><td>/ActiveEcuC/FrTp/FrTpMultipleConfig/RxPduPool_TL_MST_GW_TRNSM_FR_254_00980001_Tp</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxF9TN_0x00F9_249_TN_0x0039_41[0:FrTpTxPduPoolRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td>/ActiveEcuC/FrTp/FrTpMultipleConfig/TxPduPool_TL_ECU_TRNSM_FR_32_00BC0001_Tp</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxFATN_0x00FA_250_TN_0x0039_41</td></tr><tr class="even"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxFATN_0x00FA_250_TN_0x0039_41/TL_ECU_TRNSM_FR_32_00BC0001_RxFA</td></tr><tr class="odd"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxFATN_0x00FA_250_TN_0x0039_41/TL_ECU_TRNSM_FR_32_00BC0001_RxFA[0:FrTpTxSduId]</td></tr><tr class="even"><td></td><td></td><td></td><td>10</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxFATN_0x00FA_250_TN_0x0039_41/TL_ECU_TRNSM_FR_32_00BC0001_RxFA[0:FrTpTxSduRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td>/ActiveEcuC/EcuC/EcucPduCollection/PT_TL_ECU_TRNSM_FR_32_00BC0001_RxFA_PP_TL_ECU_TRNSM_FR_32_00BC0001_RxFA_Tx_c0e3388d_6409b170</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxFATN_0x00FA_250_TN_0x0039_41/TL_MST_GW_TRNSM_FR_254_00980001_TxFA</td></tr><tr class="even"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxFATN_0x00FA_250_TN_0x0039_41/TL_MST_GW_TRNSM_FR_254_00980001_TxFA[0:FrTpRxSduId]</td></tr><tr class="odd"><td></td><td></td><td></td><td>24</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxFATN_0x00FA_250_TN_0x0039_41/TL_MST_GW_TRNSM_FR_254_00980001_TxFA[0:FrTpRxSduRef]</td></tr><tr class="even"><td></td><td></td><td></td><td>/ActiveEcuC/EcuC/EcucPduCollection/PT_TL_MST_GW_TRNSM_FR_254_00980001_TxFA_PP_TL_MST_GW_TRNSM_FR_254_00980001_TxFA_Rx_c0e3388d_6409b170</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxFATN_0x00FA_250_TN_0x0039_41[0:FrTpBandwidthLimitation]</td></tr><tr class="odd"><td></td><td></td><td></td><td>false</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxFATN_0x00FA_250_TN_0x0039_41[0:FrTpConCtrlRef]</td></tr><tr class="even"><td></td><td></td><td></td><td>/ActiveEcuC/FrTp/FrTpMultipleConfig/TPCC</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxFATN_0x00FA_250_TN_0x0039_41[0:FrTpLa]</td></tr><tr class="odd"><td></td><td></td><td></td><td>41</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxFATN_0x00FA_250_TN_0x0039_41[0:FrTpMultipleReceiverCon]</td></tr><tr class="even"><td></td><td></td><td></td><td>false</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxFATN_0x00FA_250_TN_0x0039_41[0:FrTpRa]</td></tr><tr class="odd"><td></td><td></td><td></td><td>250</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxFATN_0x00FA_250_TN_0x0039_41[0:FrTpRxPduPoolRef]</td></tr><tr class="even"><td></td><td></td><td></td><td>/ActiveEcuC/FrTp/FrTpMultipleConfig/RxPduPool_TL_MST_GW_TRNSM_FR_254_00980001_Tp</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxFATN_0x00FA_250_TN_0x0039_41[0:FrTpTxPduPoolRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td>/ActiveEcuC/FrTp/FrTpMultipleConfig/TxPduPool_TL_ECU_TRNSM_FR_32_00BC0001_Tp</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxFBTN_0x00FB_251_TN_0x0039_41</td></tr><tr class="even"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxFBTN_0x00FB_251_TN_0x0039_41/TL_ECU_TRNSM_FR_32_00BC0001_RxFB</td></tr><tr class="odd"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxFBTN_0x00FB_251_TN_0x0039_41/TL_ECU_TRNSM_FR_32_00BC0001_RxFB[0:FrTpTxSduId]</td></tr><tr class="even"><td></td><td></td><td></td><td>11</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxFBTN_0x00FB_251_TN_0x0039_41/TL_ECU_TRNSM_FR_32_00BC0001_RxFB[0:FrTpTxSduRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td>/ActiveEcuC/EcuC/EcucPduCollection/PT_TL_ECU_TRNSM_FR_32_00BC0001_RxFB_PP_TL_ECU_TRNSM_FR_32_00BC0001_RxFB_Tx_c0e3388d_6409b170</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxFBTN_0x00FB_251_TN_0x0039_41/TL_MST_GW_TRNSM_FR_254_00980001_TxFB</td></tr><tr class="even"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxFBTN_0x00FB_251_TN_0x0039_41/TL_MST_GW_TRNSM_FR_254_00980001_TxFB[0:FrTpRxSduId]</td></tr><tr class="odd"><td></td><td></td><td></td><td>25</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxFBTN_0x00FB_251_TN_0x0039_41/TL_MST_GW_TRNSM_FR_254_00980001_TxFB[0:FrTpRxSduRef]</td></tr><tr class="even"><td></td><td></td><td></td><td>/ActiveEcuC/EcuC/EcucPduCollection/PT_TL_MST_GW_TRNSM_FR_254_00980001_TxFB_PP_TL_MST_GW_TRNSM_FR_254_00980001_TxFB_Rx_c0e3388d_6409b170</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxFBTN_0x00FB_251_TN_0x0039_41[0:FrTpBandwidthLimitation]</td></tr><tr class="odd"><td></td><td></td><td></td><td>false</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxFBTN_0x00FB_251_TN_0x0039_41[0:FrTpConCtrlRef]</td></tr><tr class="even"><td></td><td></td><td></td><td>/ActiveEcuC/FrTp/FrTpMultipleConfig/TPCC</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxFBTN_0x00FB_251_TN_0x0039_41[0:FrTpLa]</td></tr><tr class="odd"><td></td><td></td><td></td><td>41</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxFBTN_0x00FB_251_TN_0x0039_41[0:FrTpMultipleReceiverCon]</td></tr><tr class="even"><td></td><td></td><td></td><td>false</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxFBTN_0x00FB_251_TN_0x0039_41[0:FrTpRa]</td></tr><tr class="odd"><td></td><td></td><td></td><td>251</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxFBTN_0x00FB_251_TN_0x0039_41[0:FrTpRxPduPoolRef]</td></tr><tr class="even"><td></td><td></td><td></td><td>/ActiveEcuC/FrTp/FrTpMultipleConfig/RxPduPool_TL_MST_GW_TRNSM_FR_254_00980001_Tp</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxFBTN_0x00FB_251_TN_0x0039_41[0:FrTpTxPduPoolRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td>/ActiveEcuC/FrTp/FrTpMultipleConfig/TxPduPool_TL_ECU_TRNSM_FR_32_00BC0001_Tp</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxFCTN_0x00FC_252_TN_0x0039_41</td></tr><tr class="even"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxFCTN_0x00FC_252_TN_0x0039_41/TL_ECU_TRNSM_FR_32_00BC0001_RxFC</td></tr><tr class="odd"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxFCTN_0x00FC_252_TN_0x0039_41/TL_ECU_TRNSM_FR_32_00BC0001_RxFC[0:FrTpTxSduId]</td></tr><tr class="even"><td></td><td></td><td></td><td>12</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxFCTN_0x00FC_252_TN_0x0039_41/TL_ECU_TRNSM_FR_32_00BC0001_RxFC[0:FrTpTxSduRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td>/ActiveEcuC/EcuC/EcucPduCollection/PT_TL_ECU_TRNSM_FR_32_00BC0001_RxFC_PP_TL_ECU_TRNSM_FR_32_00BC0001_RxFC_Tx_c0e3388d_6409b170</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxFCTN_0x00FC_252_TN_0x0039_41/TL_MST_GW_TRNSM_FR_254_00980001_TxFC</td></tr><tr class="even"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxFCTN_0x00FC_252_TN_0x0039_41/TL_MST_GW_TRNSM_FR_254_00980001_TxFC[0:FrTpRxSduId]</td></tr><tr class="odd"><td></td><td></td><td></td><td>26</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxFCTN_0x00FC_252_TN_0x0039_41/TL_MST_GW_TRNSM_FR_254_00980001_TxFC[0:FrTpRxSduRef]</td></tr><tr class="even"><td></td><td></td><td></td><td>/ActiveEcuC/EcuC/EcucPduCollection/PT_TL_MST_GW_TRNSM_FR_254_00980001_TxFC_PP_TL_MST_GW_TRNSM_FR_254_00980001_TxFC_Rx_c0e3388d_6409b170</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxFCTN_0x00FC_252_TN_0x0039_41[0:FrTpBandwidthLimitation]</td></tr><tr class="odd"><td></td><td></td><td></td><td>false</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxFCTN_0x00FC_252_TN_0x0039_41[0:FrTpConCtrlRef]</td></tr><tr class="even"><td></td><td></td><td></td><td>/ActiveEcuC/FrTp/FrTpMultipleConfig/TPCC</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxFCTN_0x00FC_252_TN_0x0039_41[0:FrTpLa]</td></tr><tr class="odd"><td></td><td></td><td></td><td>41</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxFCTN_0x00FC_252_TN_0x0039_41[0:FrTpMultipleReceiverCon]</td></tr><tr class="even"><td></td><td></td><td></td><td>false</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxFCTN_0x00FC_252_TN_0x0039_41[0:FrTpRa]</td></tr><tr class="odd"><td></td><td></td><td></td><td>252</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxFCTN_0x00FC_252_TN_0x0039_41[0:FrTpRxPduPoolRef]</td></tr><tr class="even"><td></td><td></td><td></td><td>/ActiveEcuC/FrTp/FrTpMultipleConfig/RxPduPool_TL_MST_GW_TRNSM_FR_254_00980001_Tp</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxFCTN_0x00FC_252_TN_0x0039_41[0:FrTpTxPduPoolRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td>/ActiveEcuC/FrTp/FrTpMultipleConfig/TxPduPool_TL_ECU_TRNSM_FR_32_00BC0001_Tp</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxFDTN_0x00FD_253_TN_0x0039_41</td></tr><tr class="even"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxFDTN_0x00FD_253_TN_0x0039_41/TL_ECU_TRNSM_FR_32_00BC0001_RxFD</td></tr><tr class="odd"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxFDTN_0x00FD_253_TN_0x0039_41/TL_ECU_TRNSM_FR_32_00BC0001_RxFD[0:FrTpTxSduId]</td></tr><tr class="even"><td></td><td></td><td></td><td>13</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxFDTN_0x00FD_253_TN_0x0039_41/TL_ECU_TRNSM_FR_32_00BC0001_RxFD[0:FrTpTxSduRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td>/ActiveEcuC/EcuC/EcucPduCollection/PT_TL_ECU_TRNSM_FR_32_00BC0001_RxFD_PP_TL_ECU_TRNSM_FR_32_00BC0001_RxFD_Tx_c0e3388d_6409b170</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxFDTN_0x00FD_253_TN_0x0039_41/TL_MST_GW_TRNSM_FR_254_00980001_TxFD</td></tr><tr class="even"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxFDTN_0x00FD_253_TN_0x0039_41/TL_MST_GW_TRNSM_FR_254_00980001_TxFD[0:FrTpRxSduId]</td></tr><tr class="odd"><td></td><td></td><td></td><td>27</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxFDTN_0x00FD_253_TN_0x0039_41/TL_MST_GW_TRNSM_FR_254_00980001_TxFD[0:FrTpRxSduRef]</td></tr><tr class="even"><td></td><td></td><td></td><td>/ActiveEcuC/EcuC/EcucPduCollection/PT_TL_MST_GW_TRNSM_FR_254_00980001_TxFD_PP_TL_MST_GW_TRNSM_FR_254_00980001_TxFD_Rx_c0e3388d_6409b170</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxFDTN_0x00FD_253_TN_0x0039_41[0:FrTpBandwidthLimitation]</td></tr><tr class="odd"><td></td><td></td><td></td><td>false</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxFDTN_0x00FD_253_TN_0x0039_41[0:FrTpConCtrlRef]</td></tr><tr class="even"><td></td><td></td><td></td><td>/ActiveEcuC/FrTp/FrTpMultipleConfig/TPCC</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxFDTN_0x00FD_253_TN_0x0039_41[0:FrTpLa]</td></tr><tr class="odd"><td></td><td></td><td></td><td>41</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxFDTN_0x00FD_253_TN_0x0039_41[0:FrTpMultipleReceiverCon]</td></tr><tr class="even"><td></td><td></td><td></td><td>false</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxFDTN_0x00FD_253_TN_0x0039_41[0:FrTpRa]</td></tr><tr class="odd"><td></td><td></td><td></td><td>253</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxFDTN_0x00FD_253_TN_0x0039_41[0:FrTpRxPduPoolRef]</td></tr><tr class="even"><td></td><td></td><td></td><td>/ActiveEcuC/FrTp/FrTpMultipleConfig/RxPduPool_TL_MST_GW_TRNSM_FR_254_00980001_Tp</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TL_MST_GW_TRNSM_FR_254_00980001_TxFDTN_0x00FD_253_TN_0x0039_41[0:FrTpTxPduPoolRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td>/ActiveEcuC/FrTp/FrTpMultipleConfig/TxPduPool_TL_ECU_TRNSM_FR_32_00BC0001_Tp</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TPCC</td></tr><tr class="even"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TPCC[0:FrTpAckType]</td></tr><tr class="odd"><td></td><td></td><td></td><td>FRTP_ACK_WITH_RT</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TPCC[0:FrTpMaxAr]</td></tr><tr class="even"><td></td><td></td><td></td><td>2</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TPCC[0:FrTpMaxAs]</td></tr><tr class="odd"><td></td><td></td><td></td><td>2</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TPCC[0:FrTpMaxBufferSize]</td></tr><tr class="even"><td></td><td></td><td></td><td>4096</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TPCC[0:FrTpMaxFCWait]</td></tr><tr class="odd"><td></td><td></td><td></td><td>19</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TPCC[0:FrTpMaxFrIf]</td></tr><tr class="even"><td></td><td></td><td></td><td>0</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TPCC[0:FrTpMaxNbrOfNPduPerCycle]</td></tr><tr class="odd"><td></td><td></td><td></td><td>1</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TPCC[0:FrTpMaxRn]</td></tr><tr class="even"><td></td><td></td><td></td><td>2</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TPCC[0:FrTpSCexp]</td></tr><tr class="odd"><td></td><td></td><td></td><td>0</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TPCC[0:FrTpTimeBr]</td></tr><tr class="even"><td></td><td></td><td></td><td>0.005</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TPCC[0:FrTpTimeBuffer]</td></tr><tr class="odd"><td></td><td></td><td></td><td>0</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TPCC[0:FrTpTimeCs]</td></tr><tr class="even"><td></td><td></td><td></td><td>0.005</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TPCC[0:FrTpTimeFrIf]</td></tr><tr class="odd"><td></td><td></td><td></td><td>0</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TPCC[0:FrTpTimeoutAr]</td></tr><tr class="even"><td></td><td></td><td></td><td>0.9</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TPCC[0:FrTpTimeoutAs]</td></tr><tr class="odd"><td></td><td></td><td></td><td>0.285</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TPCC[0:FrTpTimeoutBs]</td></tr><tr class="even"><td></td><td></td><td></td><td>1</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TPCC[0:FrTpTimeoutCr]</td></tr><tr class="odd"><td></td><td></td><td></td><td>1.3</td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TxPduPool_TL_ECU_TRNSM_FR_32_00BC0001_Tp</td></tr><tr class="even"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Container</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TxPduPool_TL_ECU_TRNSM_FR_32_00BC0001_Tp/TxPduPool_TL_ECU_TRNSM_FR_32_00BC0001_Tp</td></tr><tr class="odd"><td></td><td></td><td>
													 n/a 
												</td><td> n/a </td></tr></tr><tr class="even"><tr class="even"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TxPduPool_TL_ECU_TRNSM_FR_32_00BC0001_Tp/TxPduPool_TL_ECU_TRNSM_FR_32_00BC0001_Tp[0:FrTpTxConfirmationPduId]</td></tr><tr class="even"><td></td><td></td><td></td><td>0</td></tr></tr><tr class="odd"><tr class="odd"><td>ADDED</td><td>Parameter</td><td class="bold" colspan="2">/ActiveEcuC/FrTp/FrTpMultipleConfig/TxPduPool_TL_ECU_TRNSM_FR_32_00BC0001_Tp/TxPduPool_TL_ECU_TRNSM_FR_32_00BC0001_Tp[0:FrTpTxPduRef]</td></tr><tr class="odd"><td></td><td></td><td></td><td></td></tr></tr></tbody></table></br></body></html>