Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon May 13 17:48:35 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ClockCounter_timing_summary_routed.rpt -pb ClockCounter_timing_summary_routed.pb -rpx ClockCounter_timing_summary_routed.rpx -warn_on_violation
| Design       : ClockCounter
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (29)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (57)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (29)
-------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: U_Clk10Hz/r_tick_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_ClkDiv/r_tick_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_sec/r_tick_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: U_secTime/r_tick_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (57)
-------------------------------------------------
 There are 57 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.326        0.000                      0                   71        0.263        0.000                      0                   71        4.500        0.000                       0                    72  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.326        0.000                      0                   71        0.263        0.000                      0                   71        4.500        0.000                       0                    72  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.326ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.326ns  (required time - arrival time)
  Source:                 U_Clk10Hz/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk10Hz/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.645ns  (logic 1.211ns (26.073%)  route 3.434ns (73.927%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.621     5.142    U_Clk10Hz/CLK
    SLICE_X62Y22         FDCE                                         r  U_Clk10Hz/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.419     5.561 f  U_Clk10Hz/counter_reg[20]/Q
                         net (fo=2, routed)           0.667     6.228    U_Clk10Hz/counter_reg_n_0_[20]
    SLICE_X62Y23         LUT4 (Prop_lut4_I0_O)        0.296     6.524 r  U_Clk10Hz/counter[23]_i_7/O
                         net (fo=1, routed)           0.430     6.954    U_Clk10Hz/counter[23]_i_7_n_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.078 r  U_Clk10Hz/counter[23]_i_6/O
                         net (fo=1, routed)           0.579     7.657    U_Clk10Hz/counter[23]_i_6_n_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.781 r  U_Clk10Hz/counter[23]_i_3/O
                         net (fo=1, routed)           0.566     8.348    U_Clk10Hz/counter[23]_i_3_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I0_O)        0.124     8.472 r  U_Clk10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          1.191     9.663    U_Clk10Hz/counter[23]_i_2_n_0
    SLICE_X62Y23         LUT2 (Prop_lut2_I0_O)        0.124     9.787 r  U_Clk10Hz/counter[18]_i_1__0/O
                         net (fo=1, routed)           0.000     9.787    U_Clk10Hz/counter[18]
    SLICE_X62Y23         FDCE                                         r  U_Clk10Hz/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.504    14.845    U_Clk10Hz/CLK
    SLICE_X62Y23         FDCE                                         r  U_Clk10Hz/counter_reg[18]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X62Y23         FDCE (Setup_fdce_C_D)        0.029    15.113    U_Clk10Hz/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -9.787    
  -------------------------------------------------------------------
                         slack                                  5.326    

Slack (MET) :             5.335ns  (required time - arrival time)
  Source:                 U_Clk10Hz/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk10Hz/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.637ns  (logic 1.211ns (26.114%)  route 3.426ns (73.886%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.621     5.142    U_Clk10Hz/CLK
    SLICE_X62Y22         FDCE                                         r  U_Clk10Hz/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.419     5.561 f  U_Clk10Hz/counter_reg[20]/Q
                         net (fo=2, routed)           0.667     6.228    U_Clk10Hz/counter_reg_n_0_[20]
    SLICE_X62Y23         LUT4 (Prop_lut4_I0_O)        0.296     6.524 r  U_Clk10Hz/counter[23]_i_7/O
                         net (fo=1, routed)           0.430     6.954    U_Clk10Hz/counter[23]_i_7_n_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.078 r  U_Clk10Hz/counter[23]_i_6/O
                         net (fo=1, routed)           0.579     7.657    U_Clk10Hz/counter[23]_i_6_n_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.781 r  U_Clk10Hz/counter[23]_i_3/O
                         net (fo=1, routed)           0.566     8.348    U_Clk10Hz/counter[23]_i_3_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I0_O)        0.124     8.472 r  U_Clk10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          1.184     9.656    U_Clk10Hz/counter[23]_i_2_n_0
    SLICE_X62Y23         LUT2 (Prop_lut2_I0_O)        0.124     9.780 r  U_Clk10Hz/counter[22]_i_1__0/O
                         net (fo=1, routed)           0.000     9.780    U_Clk10Hz/counter[22]
    SLICE_X62Y23         FDCE                                         r  U_Clk10Hz/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.504    14.845    U_Clk10Hz/CLK
    SLICE_X62Y23         FDCE                                         r  U_Clk10Hz/counter_reg[22]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X62Y23         FDCE (Setup_fdce_C_D)        0.031    15.115    U_Clk10Hz/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -9.780    
  -------------------------------------------------------------------
                         slack                                  5.335    

Slack (MET) :             5.344ns  (required time - arrival time)
  Source:                 U_Clk10Hz/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk10Hz/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.673ns  (logic 1.239ns (26.516%)  route 3.434ns (73.484%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.621     5.142    U_Clk10Hz/CLK
    SLICE_X62Y22         FDCE                                         r  U_Clk10Hz/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.419     5.561 f  U_Clk10Hz/counter_reg[20]/Q
                         net (fo=2, routed)           0.667     6.228    U_Clk10Hz/counter_reg_n_0_[20]
    SLICE_X62Y23         LUT4 (Prop_lut4_I0_O)        0.296     6.524 r  U_Clk10Hz/counter[23]_i_7/O
                         net (fo=1, routed)           0.430     6.954    U_Clk10Hz/counter[23]_i_7_n_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.078 r  U_Clk10Hz/counter[23]_i_6/O
                         net (fo=1, routed)           0.579     7.657    U_Clk10Hz/counter[23]_i_6_n_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.781 r  U_Clk10Hz/counter[23]_i_3/O
                         net (fo=1, routed)           0.566     8.348    U_Clk10Hz/counter[23]_i_3_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I0_O)        0.124     8.472 r  U_Clk10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          1.191     9.663    U_Clk10Hz/counter[23]_i_2_n_0
    SLICE_X62Y23         LUT2 (Prop_lut2_I0_O)        0.152     9.815 r  U_Clk10Hz/counter[21]_i_1__0/O
                         net (fo=1, routed)           0.000     9.815    U_Clk10Hz/counter[21]
    SLICE_X62Y23         FDCE                                         r  U_Clk10Hz/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.504    14.845    U_Clk10Hz/CLK
    SLICE_X62Y23         FDCE                                         r  U_Clk10Hz/counter_reg[21]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X62Y23         FDCE (Setup_fdce_C_D)        0.075    15.159    U_Clk10Hz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -9.815    
  -------------------------------------------------------------------
                         slack                                  5.344    

Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 U_Clk10Hz/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk10Hz/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.665ns  (logic 1.239ns (26.557%)  route 3.426ns (73.442%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.621     5.142    U_Clk10Hz/CLK
    SLICE_X62Y22         FDCE                                         r  U_Clk10Hz/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.419     5.561 f  U_Clk10Hz/counter_reg[20]/Q
                         net (fo=2, routed)           0.667     6.228    U_Clk10Hz/counter_reg_n_0_[20]
    SLICE_X62Y23         LUT4 (Prop_lut4_I0_O)        0.296     6.524 r  U_Clk10Hz/counter[23]_i_7/O
                         net (fo=1, routed)           0.430     6.954    U_Clk10Hz/counter[23]_i_7_n_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.078 r  U_Clk10Hz/counter[23]_i_6/O
                         net (fo=1, routed)           0.579     7.657    U_Clk10Hz/counter[23]_i_6_n_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.781 r  U_Clk10Hz/counter[23]_i_3/O
                         net (fo=1, routed)           0.566     8.348    U_Clk10Hz/counter[23]_i_3_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I0_O)        0.124     8.472 r  U_Clk10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          1.184     9.656    U_Clk10Hz/counter[23]_i_2_n_0
    SLICE_X62Y23         LUT2 (Prop_lut2_I0_O)        0.152     9.808 r  U_Clk10Hz/counter[23]_i_1__0/O
                         net (fo=1, routed)           0.000     9.808    U_Clk10Hz/counter[23]
    SLICE_X62Y23         FDCE                                         r  U_Clk10Hz/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.504    14.845    U_Clk10Hz/CLK
    SLICE_X62Y23         FDCE                                         r  U_Clk10Hz/counter_reg[23]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X62Y23         FDCE (Setup_fdce_C_D)        0.075    15.159    U_Clk10Hz/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -9.808    
  -------------------------------------------------------------------
                         slack                                  5.351    

Slack (MET) :             5.480ns  (required time - arrival time)
  Source:                 U_Clk10Hz/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk10Hz/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.493ns  (logic 1.211ns (26.952%)  route 3.282ns (73.048%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.621     5.142    U_Clk10Hz/CLK
    SLICE_X62Y22         FDCE                                         r  U_Clk10Hz/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.419     5.561 f  U_Clk10Hz/counter_reg[20]/Q
                         net (fo=2, routed)           0.667     6.228    U_Clk10Hz/counter_reg_n_0_[20]
    SLICE_X62Y23         LUT4 (Prop_lut4_I0_O)        0.296     6.524 r  U_Clk10Hz/counter[23]_i_7/O
                         net (fo=1, routed)           0.430     6.954    U_Clk10Hz/counter[23]_i_7_n_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.078 r  U_Clk10Hz/counter[23]_i_6/O
                         net (fo=1, routed)           0.579     7.657    U_Clk10Hz/counter[23]_i_6_n_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.781 r  U_Clk10Hz/counter[23]_i_3/O
                         net (fo=1, routed)           0.566     8.348    U_Clk10Hz/counter[23]_i_3_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I0_O)        0.124     8.472 r  U_Clk10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          1.040     9.511    U_Clk10Hz/counter[23]_i_2_n_0
    SLICE_X62Y21         LUT2 (Prop_lut2_I0_O)        0.124     9.635 r  U_Clk10Hz/counter[10]_i_1__1/O
                         net (fo=1, routed)           0.000     9.635    U_Clk10Hz/counter[10]
    SLICE_X62Y21         FDCE                                         r  U_Clk10Hz/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.507    14.848    U_Clk10Hz/CLK
    SLICE_X62Y21         FDCE                                         r  U_Clk10Hz/counter_reg[10]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X62Y21         FDCE (Setup_fdce_C_D)        0.029    15.116    U_Clk10Hz/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                          -9.635    
  -------------------------------------------------------------------
                         slack                                  5.480    

Slack (MET) :             5.490ns  (required time - arrival time)
  Source:                 U_Clk10Hz/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk10Hz/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.486ns  (logic 1.211ns (26.996%)  route 3.275ns (73.004%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.621     5.142    U_Clk10Hz/CLK
    SLICE_X62Y22         FDCE                                         r  U_Clk10Hz/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.419     5.561 f  U_Clk10Hz/counter_reg[20]/Q
                         net (fo=2, routed)           0.667     6.228    U_Clk10Hz/counter_reg_n_0_[20]
    SLICE_X62Y23         LUT4 (Prop_lut4_I0_O)        0.296     6.524 r  U_Clk10Hz/counter[23]_i_7/O
                         net (fo=1, routed)           0.430     6.954    U_Clk10Hz/counter[23]_i_7_n_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.078 r  U_Clk10Hz/counter[23]_i_6/O
                         net (fo=1, routed)           0.579     7.657    U_Clk10Hz/counter[23]_i_6_n_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.781 r  U_Clk10Hz/counter[23]_i_3/O
                         net (fo=1, routed)           0.566     8.348    U_Clk10Hz/counter[23]_i_3_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I0_O)        0.124     8.472 r  U_Clk10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          1.033     9.504    U_Clk10Hz/counter[23]_i_2_n_0
    SLICE_X62Y21         LUT2 (Prop_lut2_I0_O)        0.124     9.628 r  U_Clk10Hz/counter[15]_i_1__1/O
                         net (fo=1, routed)           0.000     9.628    U_Clk10Hz/counter[15]
    SLICE_X62Y21         FDCE                                         r  U_Clk10Hz/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.507    14.848    U_Clk10Hz/CLK
    SLICE_X62Y21         FDCE                                         r  U_Clk10Hz/counter_reg[15]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X62Y21         FDCE (Setup_fdce_C_D)        0.031    15.118    U_Clk10Hz/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                          -9.628    
  -------------------------------------------------------------------
                         slack                                  5.490    

Slack (MET) :             5.498ns  (required time - arrival time)
  Source:                 U_Clk10Hz/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk10Hz/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.521ns  (logic 1.239ns (27.405%)  route 3.282ns (72.595%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.621     5.142    U_Clk10Hz/CLK
    SLICE_X62Y22         FDCE                                         r  U_Clk10Hz/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.419     5.561 f  U_Clk10Hz/counter_reg[20]/Q
                         net (fo=2, routed)           0.667     6.228    U_Clk10Hz/counter_reg_n_0_[20]
    SLICE_X62Y23         LUT4 (Prop_lut4_I0_O)        0.296     6.524 r  U_Clk10Hz/counter[23]_i_7/O
                         net (fo=1, routed)           0.430     6.954    U_Clk10Hz/counter[23]_i_7_n_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.078 r  U_Clk10Hz/counter[23]_i_6/O
                         net (fo=1, routed)           0.579     7.657    U_Clk10Hz/counter[23]_i_6_n_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.781 r  U_Clk10Hz/counter[23]_i_3/O
                         net (fo=1, routed)           0.566     8.348    U_Clk10Hz/counter[23]_i_3_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I0_O)        0.124     8.472 r  U_Clk10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          1.040     9.511    U_Clk10Hz/counter[23]_i_2_n_0
    SLICE_X62Y21         LUT2 (Prop_lut2_I0_O)        0.152     9.663 r  U_Clk10Hz/counter[13]_i_1__1/O
                         net (fo=1, routed)           0.000     9.663    U_Clk10Hz/counter[13]
    SLICE_X62Y21         FDCE                                         r  U_Clk10Hz/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.507    14.848    U_Clk10Hz/CLK
    SLICE_X62Y21         FDCE                                         r  U_Clk10Hz/counter_reg[13]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X62Y21         FDCE (Setup_fdce_C_D)        0.075    15.162    U_Clk10Hz/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                          -9.663    
  -------------------------------------------------------------------
                         slack                                  5.498    

Slack (MET) :             5.506ns  (required time - arrival time)
  Source:                 U_Clk10Hz/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk10Hz/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.514ns  (logic 1.239ns (27.448%)  route 3.275ns (72.552%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.621     5.142    U_Clk10Hz/CLK
    SLICE_X62Y22         FDCE                                         r  U_Clk10Hz/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.419     5.561 f  U_Clk10Hz/counter_reg[20]/Q
                         net (fo=2, routed)           0.667     6.228    U_Clk10Hz/counter_reg_n_0_[20]
    SLICE_X62Y23         LUT4 (Prop_lut4_I0_O)        0.296     6.524 r  U_Clk10Hz/counter[23]_i_7/O
                         net (fo=1, routed)           0.430     6.954    U_Clk10Hz/counter[23]_i_7_n_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.078 r  U_Clk10Hz/counter[23]_i_6/O
                         net (fo=1, routed)           0.579     7.657    U_Clk10Hz/counter[23]_i_6_n_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.781 r  U_Clk10Hz/counter[23]_i_3/O
                         net (fo=1, routed)           0.566     8.348    U_Clk10Hz/counter[23]_i_3_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I0_O)        0.124     8.472 r  U_Clk10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          1.033     9.504    U_Clk10Hz/counter[23]_i_2_n_0
    SLICE_X62Y21         LUT2 (Prop_lut2_I0_O)        0.152     9.656 r  U_Clk10Hz/counter[16]_i_1__1/O
                         net (fo=1, routed)           0.000     9.656    U_Clk10Hz/counter[16]
    SLICE_X62Y21         FDCE                                         r  U_Clk10Hz/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.507    14.848    U_Clk10Hz/CLK
    SLICE_X62Y21         FDCE                                         r  U_Clk10Hz/counter_reg[16]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X62Y21         FDCE (Setup_fdce_C_D)        0.075    15.162    U_Clk10Hz/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                          -9.656    
  -------------------------------------------------------------------
                         slack                                  5.506    

Slack (MET) :             5.507ns  (required time - arrival time)
  Source:                 U_Clk10Hz/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk10Hz/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.488ns  (logic 1.211ns (26.981%)  route 3.277ns (73.019%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.621     5.142    U_Clk10Hz/CLK
    SLICE_X62Y22         FDCE                                         r  U_Clk10Hz/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.419     5.561 f  U_Clk10Hz/counter_reg[20]/Q
                         net (fo=2, routed)           0.667     6.228    U_Clk10Hz/counter_reg_n_0_[20]
    SLICE_X62Y23         LUT4 (Prop_lut4_I0_O)        0.296     6.524 r  U_Clk10Hz/counter[23]_i_7/O
                         net (fo=1, routed)           0.430     6.954    U_Clk10Hz/counter[23]_i_7_n_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.078 r  U_Clk10Hz/counter[23]_i_6/O
                         net (fo=1, routed)           0.579     7.657    U_Clk10Hz/counter[23]_i_6_n_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.781 r  U_Clk10Hz/counter[23]_i_3/O
                         net (fo=1, routed)           0.566     8.348    U_Clk10Hz/counter[23]_i_3_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I0_O)        0.124     8.472 r  U_Clk10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          1.035     9.507    U_Clk10Hz/counter[23]_i_2_n_0
    SLICE_X62Y22         LUT2 (Prop_lut2_I0_O)        0.124     9.631 r  U_Clk10Hz/counter[19]_i_1__0/O
                         net (fo=1, routed)           0.000     9.631    U_Clk10Hz/counter[19]
    SLICE_X62Y22         FDCE                                         r  U_Clk10Hz/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.505    14.846    U_Clk10Hz/CLK
    SLICE_X62Y22         FDCE                                         r  U_Clk10Hz/counter_reg[19]/C
                         clock pessimism              0.296    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X62Y22         FDCE (Setup_fdce_C_D)        0.031    15.138    U_Clk10Hz/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                          -9.631    
  -------------------------------------------------------------------
                         slack                                  5.507    

Slack (MET) :             5.523ns  (required time - arrival time)
  Source:                 U_Clk10Hz/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk10Hz/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.516ns  (logic 1.239ns (27.434%)  route 3.277ns (72.566%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.621     5.142    U_Clk10Hz/CLK
    SLICE_X62Y22         FDCE                                         r  U_Clk10Hz/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.419     5.561 f  U_Clk10Hz/counter_reg[20]/Q
                         net (fo=2, routed)           0.667     6.228    U_Clk10Hz/counter_reg_n_0_[20]
    SLICE_X62Y23         LUT4 (Prop_lut4_I0_O)        0.296     6.524 r  U_Clk10Hz/counter[23]_i_7/O
                         net (fo=1, routed)           0.430     6.954    U_Clk10Hz/counter[23]_i_7_n_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.078 r  U_Clk10Hz/counter[23]_i_6/O
                         net (fo=1, routed)           0.579     7.657    U_Clk10Hz/counter[23]_i_6_n_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.781 r  U_Clk10Hz/counter[23]_i_3/O
                         net (fo=1, routed)           0.566     8.348    U_Clk10Hz/counter[23]_i_3_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I0_O)        0.124     8.472 r  U_Clk10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          1.035     9.507    U_Clk10Hz/counter[23]_i_2_n_0
    SLICE_X62Y22         LUT2 (Prop_lut2_I0_O)        0.152     9.659 r  U_Clk10Hz/counter[20]_i_1__0/O
                         net (fo=1, routed)           0.000     9.659    U_Clk10Hz/counter[20]
    SLICE_X62Y22         FDCE                                         r  U_Clk10Hz/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.505    14.846    U_Clk10Hz/CLK
    SLICE_X62Y22         FDCE                                         r  U_Clk10Hz/counter_reg[20]/C
                         clock pessimism              0.296    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X62Y22         FDCE (Setup_fdce_C_D)        0.075    15.182    U_Clk10Hz/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                          -9.659    
  -------------------------------------------------------------------
                         slack                                  5.523    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U_Clk10Hz/r_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk10Hz/r_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.583     1.466    U_Clk10Hz/CLK
    SLICE_X63Y26         FDRE                                         r  U_Clk10Hz/r_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  U_Clk10Hz/r_tick_reg/Q
                         net (fo=15, routed)          0.168     1.775    U_Clk10Hz/r_tick_reg_0
    SLICE_X63Y26         LUT3 (Prop_lut3_I2_O)        0.045     1.820 r  U_Clk10Hz/r_tick_i_1__0/O
                         net (fo=1, routed)           0.000     1.820    U_Clk10Hz/r_tick_i_1__0_n_0
    SLICE_X63Y26         FDRE                                         r  U_Clk10Hz/r_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.851     1.978    U_Clk10Hz/CLK
    SLICE_X63Y26         FDRE                                         r  U_Clk10Hz/r_tick_reg/C
                         clock pessimism             -0.512     1.466    
    SLICE_X63Y26         FDRE (Hold_fdre_C_D)         0.091     1.557    U_Clk10Hz/r_tick_reg
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U_ClkDiv/r_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv/r_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.586     1.469    U_ClkDiv/r_tick_reg_0
    SLICE_X59Y30         FDRE                                         r  U_ClkDiv/r_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  U_ClkDiv/r_tick_reg/Q
                         net (fo=3, routed)           0.168     1.778    U_ClkDiv/CLK
    SLICE_X59Y30         LUT3 (Prop_lut3_I2_O)        0.045     1.823 r  U_ClkDiv/r_tick_i_1__1/O
                         net (fo=1, routed)           0.000     1.823    U_ClkDiv/r_tick_i_1__1_n_0
    SLICE_X59Y30         FDRE                                         r  U_ClkDiv/r_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.854     1.981    U_ClkDiv/r_tick_reg_0
    SLICE_X59Y30         FDRE                                         r  U_ClkDiv/r_tick_reg/C
                         clock pessimism             -0.512     1.469    
    SLICE_X59Y30         FDRE (Hold_fdre_C_D)         0.091     1.560    U_ClkDiv/r_tick_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 U_sec/r_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sec/r_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.452%)  route 0.183ns (49.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.556     1.439    U_sec/r_tick_reg_0
    SLICE_X57Y26         FDRE                                         r  U_sec/r_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  U_sec/r_tick_reg/Q
                         net (fo=8, routed)           0.183     1.763    U_sec/CLK
    SLICE_X57Y26         LUT3 (Prop_lut3_I2_O)        0.045     1.808 r  U_sec/r_tick_i_1__2/O
                         net (fo=1, routed)           0.000     1.808    U_sec/r_tick_i_1__2_n_0
    SLICE_X57Y26         FDRE                                         r  U_sec/r_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.822     1.949    U_sec/r_tick_reg_0
    SLICE_X57Y26         FDRE                                         r  U_sec/r_tick_reg/C
                         clock pessimism             -0.510     1.439    
    SLICE_X57Y26         FDRE (Hold_fdre_C_D)         0.091     1.530    U_sec/r_tick_reg
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 U_sec/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sec/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.581%)  route 0.197ns (51.419%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.586     1.469    U_sec/r_tick_reg_0
    SLICE_X58Y19         FDCE                                         r  U_sec/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDCE (Prop_fdce_C_Q)         0.141     1.610 f  U_sec/counter_reg[0]/Q
                         net (fo=3, routed)           0.197     1.807    U_sec/counter_reg_n_0_[0]
    SLICE_X58Y19         LUT1 (Prop_lut1_I0_O)        0.045     1.852 r  U_sec/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.852    U_sec/counter[0]
    SLICE_X58Y19         FDCE                                         r  U_sec/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.854     1.981    U_sec/r_tick_reg_0
    SLICE_X58Y19         FDCE                                         r  U_sec/counter_reg[0]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X58Y19         FDCE (Hold_fdce_C_D)         0.091     1.560    U_sec/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 U_Clk10Hz/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk10Hz/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.126%)  route 0.236ns (55.874%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.588     1.471    U_Clk10Hz/CLK
    SLICE_X62Y18         FDCE                                         r  U_Clk10Hz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.141     1.612 f  U_Clk10Hz/counter_reg[0]/Q
                         net (fo=3, routed)           0.236     1.848    U_Clk10Hz/counter_reg_n_0_[0]
    SLICE_X62Y18         LUT1 (Prop_lut1_I0_O)        0.045     1.893 r  U_Clk10Hz/counter[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.893    U_Clk10Hz/counter[0]
    SLICE_X62Y18         FDCE                                         r  U_Clk10Hz/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.857     1.984    U_Clk10Hz/CLK
    SLICE_X62Y18         FDCE                                         r  U_Clk10Hz/counter_reg[0]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X62Y18         FDCE (Hold_fdce_C_D)         0.092     1.563    U_Clk10Hz/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 U_Clk10Hz/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk10Hz/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.231ns (46.595%)  route 0.265ns (53.405%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.587     1.470    U_Clk10Hz/CLK
    SLICE_X62Y19         FDCE                                         r  U_Clk10Hz/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.141     1.611 f  U_Clk10Hz/counter_reg[1]/Q
                         net (fo=2, routed)           0.131     1.742    U_Clk10Hz/counter_reg_n_0_[1]
    SLICE_X62Y18         LUT6 (Prop_lut6_I2_O)        0.045     1.787 r  U_Clk10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          0.133     1.921    U_Clk10Hz/counter[23]_i_2_n_0
    SLICE_X62Y18         LUT2 (Prop_lut2_I0_O)        0.045     1.966 r  U_Clk10Hz/counter[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.966    U_Clk10Hz/counter[4]
    SLICE_X62Y18         FDCE                                         r  U_Clk10Hz/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.857     1.984    U_Clk10Hz/CLK
    SLICE_X62Y18         FDCE                                         r  U_Clk10Hz/counter_reg[4]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X62Y18         FDCE (Hold_fdce_C_D)         0.092     1.577    U_Clk10Hz/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 U_ClkDiv/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.210ns (41.356%)  route 0.298ns (58.644%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.558     1.441    U_ClkDiv/r_tick_reg_0
    SLICE_X54Y30         FDCE                                         r  U_ClkDiv/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDCE (Prop_fdce_C_Q)         0.164     1.605 f  U_ClkDiv/counter_reg[0]/Q
                         net (fo=3, routed)           0.146     1.751    U_ClkDiv/counter[0]
    SLICE_X55Y30         LUT1 (Prop_lut1_I0_O)        0.046     1.797 r  U_ClkDiv/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.152     1.949    U_ClkDiv/counter_0[0]
    SLICE_X54Y30         FDCE                                         r  U_ClkDiv/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.827     1.954    U_ClkDiv/r_tick_reg_0
    SLICE_X54Y30         FDCE                                         r  U_ClkDiv/counter_reg[0]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X54Y30         FDCE (Hold_fdce_C_D)         0.023     1.464    U_ClkDiv/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 U_Clk10Hz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk10Hz/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.585     1.468    U_Clk10Hz/CLK
    SLICE_X62Y21         FDCE                                         r  U_Clk10Hz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_Clk10Hz/counter_reg[15]/Q
                         net (fo=2, routed)           0.062     1.671    U_Clk10Hz/counter_reg_n_0_[15]
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.782 r  U_Clk10Hz/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.161     1.943    U_Clk10Hz/counter0_carry__2_n_5
    SLICE_X62Y21         LUT2 (Prop_lut2_I1_O)        0.108     2.051 r  U_Clk10Hz/counter[15]_i_1__1/O
                         net (fo=1, routed)           0.000     2.051    U_Clk10Hz/counter[15]
    SLICE_X62Y21         FDCE                                         r  U_Clk10Hz/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.854     1.981    U_Clk10Hz/CLK
    SLICE_X62Y21         FDCE                                         r  U_Clk10Hz/counter_reg[15]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X62Y21         FDCE (Hold_fdce_C_D)         0.092     1.560    U_Clk10Hz/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 U_Clk10Hz/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk10Hz/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.585     1.468    U_Clk10Hz/CLK
    SLICE_X62Y22         FDCE                                         r  U_Clk10Hz/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_Clk10Hz/counter_reg[19]/Q
                         net (fo=2, routed)           0.062     1.671    U_Clk10Hz/counter_reg_n_0_[19]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.782 r  U_Clk10Hz/counter0_carry__3/O[2]
                         net (fo=1, routed)           0.161     1.943    U_Clk10Hz/counter0_carry__3_n_5
    SLICE_X62Y22         LUT2 (Prop_lut2_I1_O)        0.108     2.051 r  U_Clk10Hz/counter[19]_i_1__0/O
                         net (fo=1, routed)           0.000     2.051    U_Clk10Hz/counter[19]
    SLICE_X62Y22         FDCE                                         r  U_Clk10Hz/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.853     1.980    U_Clk10Hz/CLK
    SLICE_X62Y22         FDCE                                         r  U_Clk10Hz/counter_reg[19]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X62Y22         FDCE (Hold_fdce_C_D)         0.092     1.560    U_Clk10Hz/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 U_Clk10Hz/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk10Hz/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.587     1.470    U_Clk10Hz/CLK
    SLICE_X62Y19         FDCE                                         r  U_Clk10Hz/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  U_Clk10Hz/counter_reg[7]/Q
                         net (fo=2, routed)           0.062     1.673    U_Clk10Hz/counter_reg_n_0_[7]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.784 r  U_Clk10Hz/counter0_carry__0/O[2]
                         net (fo=1, routed)           0.161     1.945    U_Clk10Hz/counter0_carry__0_n_5
    SLICE_X62Y19         LUT2 (Prop_lut2_I1_O)        0.108     2.053 r  U_Clk10Hz/counter[7]_i_1__1/O
                         net (fo=1, routed)           0.000     2.053    U_Clk10Hz/counter[7]
    SLICE_X62Y19         FDCE                                         r  U_Clk10Hz/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.856     1.983    U_Clk10Hz/CLK
    SLICE_X62Y19         FDCE                                         r  U_Clk10Hz/counter_reg[7]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X62Y19         FDCE (Hold_fdce_C_D)         0.092     1.562    U_Clk10Hz/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.491    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y21   U_Clk10Hz/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y22   U_Clk10Hz/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y21   U_Clk10Hz/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y21   U_Clk10Hz/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y22   U_Clk10Hz/counter_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y23   U_Clk10Hz/counter_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y22   U_Clk10Hz/counter_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y19   U_Clk10Hz/counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y22   U_Clk10Hz/counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y30   U_ClkDiv/r_tick_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   U_sec/counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   U_sec/counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   U_sec/counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   U_sec/counter_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   U_sec/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   U_sec/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   U_sec/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   U_sec/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   U_sec/counter_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   U_Clk10Hz/counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   U_Clk10Hz/counter_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   U_Clk10Hz/counter_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   U_Clk10Hz/counter_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   U_Clk10Hz/counter_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   U_Clk10Hz/counter_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   U_Clk10Hz/counter_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   U_Clk10Hz/counter_reg[23]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y32   U_ClkDiv/counter_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26   U_Clk10Hz/r_tick_reg/C



