
Quadro_32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00005ddc  00400000  00400000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000470  20000000  00405ddc  00010000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  2 .bss          00018c28  20000470  00406250  00010470  2**3
                  ALLOC
  3 .stack        00003000  20019098  0041ee78  00010470  2**0
                  ALLOC
  4 .ARM.attributes 0000002a  00000000  00000000  00010470  2**0
                  CONTENTS, READONLY
  5 .comment      0000005b  00000000  00000000  0001049a  2**0
                  CONTENTS, READONLY
  6 .debug_info   000211a5  00000000  00000000  000104f5  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00004e96  00000000  00000000  0003169a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000ba82  00000000  00000000  00036530  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00001088  00000000  00000000  00041fb2  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000f98  00000000  00000000  0004303a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0000f127  00000000  00000000  00043fd2  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0001c035  00000000  00000000  000530f9  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00061224  00000000  00000000  0006f12e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00002a84  00000000  00000000  000d0354  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	2001c098 	.word	0x2001c098
  400004:	00404031 	.word	0x00404031
  400008:	0040402d 	.word	0x0040402d
  40000c:	00404461 	.word	0x00404461
  400010:	0040402d 	.word	0x0040402d
  400014:	0040402d 	.word	0x0040402d
  400018:	0040402d 	.word	0x0040402d
	...
  40002c:	00402581 	.word	0x00402581
  400030:	0040402d 	.word	0x0040402d
  400034:	00000000 	.word	0x00000000
  400038:	004025fd 	.word	0x004025fd
  40003c:	00402639 	.word	0x00402639
  400040:	0040402d 	.word	0x0040402d
  400044:	0040402d 	.word	0x0040402d
  400048:	0040402d 	.word	0x0040402d
  40004c:	0040402d 	.word	0x0040402d
  400050:	0040402d 	.word	0x0040402d
  400054:	0040402d 	.word	0x0040402d
  400058:	0040402d 	.word	0x0040402d
  40005c:	0040402d 	.word	0x0040402d
  400060:	0040402d 	.word	0x0040402d
  400064:	0040402d 	.word	0x0040402d
  400068:	00000000 	.word	0x00000000
  40006c:	00403ea9 	.word	0x00403ea9
  400070:	00403ebd 	.word	0x00403ebd
  400074:	00403ed1 	.word	0x00403ed1
  400078:	0040402d 	.word	0x0040402d
  40007c:	0040402d 	.word	0x0040402d
	...
  400088:	0040402d 	.word	0x0040402d
  40008c:	00400355 	.word	0x00400355
  400090:	00400365 	.word	0x00400365
  400094:	0040402d 	.word	0x0040402d
  400098:	0040402d 	.word	0x0040402d
  40009c:	0040402d 	.word	0x0040402d
  4000a0:	0040402d 	.word	0x0040402d
  4000a4:	0040402d 	.word	0x0040402d
  4000a8:	0040402d 	.word	0x0040402d
  4000ac:	0040402d 	.word	0x0040402d
  4000b0:	0040402d 	.word	0x0040402d
  4000b4:	0040402d 	.word	0x0040402d
  4000b8:	0040402d 	.word	0x0040402d
  4000bc:	0040402d 	.word	0x0040402d
  4000c0:	0040402d 	.word	0x0040402d
  4000c4:	0040402d 	.word	0x0040402d
  4000c8:	0040402d 	.word	0x0040402d

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	20000470 	.word	0x20000470
  4000e8:	00000000 	.word	0x00000000
  4000ec:	00405ddc 	.word	0x00405ddc

004000f0 <frame_dummy>:
  4000f0:	4b08      	ldr	r3, [pc, #32]	; (400114 <frame_dummy+0x24>)
  4000f2:	b510      	push	{r4, lr}
  4000f4:	b11b      	cbz	r3, 4000fe <frame_dummy+0xe>
  4000f6:	4808      	ldr	r0, [pc, #32]	; (400118 <frame_dummy+0x28>)
  4000f8:	4908      	ldr	r1, [pc, #32]	; (40011c <frame_dummy+0x2c>)
  4000fa:	f3af 8000 	nop.w
  4000fe:	4808      	ldr	r0, [pc, #32]	; (400120 <frame_dummy+0x30>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b903      	cbnz	r3, 400106 <frame_dummy+0x16>
  400104:	bd10      	pop	{r4, pc}
  400106:	4b07      	ldr	r3, [pc, #28]	; (400124 <frame_dummy+0x34>)
  400108:	2b00      	cmp	r3, #0
  40010a:	d0fb      	beq.n	400104 <frame_dummy+0x14>
  40010c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400110:	4718      	bx	r3
  400112:	bf00      	nop
  400114:	00000000 	.word	0x00000000
  400118:	00405ddc 	.word	0x00405ddc
  40011c:	20000474 	.word	0x20000474
  400120:	00405ddc 	.word	0x00405ddc
  400124:	00000000 	.word	0x00000000

00400128 <local_twi_handler>:
/*
 * For internal use only.
 * A common TWI interrupt handler that is called for all TWI peripherals.
 */
static void local_twi_handler(const portBASE_TYPE twi_index)
{
  400128:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40012c:	b082      	sub	sp, #8
  40012e:	4607      	mov	r7, r0
	portBASE_TYPE higher_priority_task_woken = pdFALSE;
  400130:	2300      	movs	r3, #0
  400132:	9301      	str	r3, [sp, #4]
	uint32_t twi_status;
	Twi *twi_port;
	bool transfer_timeout = false;

	twi_port = all_twi_definitions[twi_index].peripheral_base_address;
  400134:	0103      	lsls	r3, r0, #4
  400136:	4a7d      	ldr	r2, [pc, #500]	; (40032c <local_twi_handler+0x204>)
  400138:	58d5      	ldr	r5, [r2, r3]

	twi_status = twi_get_interrupt_status(twi_port);
  40013a:	4628      	mov	r0, r5
  40013c:	4b7c      	ldr	r3, [pc, #496]	; (400330 <local_twi_handler+0x208>)
  40013e:	4798      	blx	r3
  400140:	4606      	mov	r6, r0
	twi_status &= twi_get_interrupt_mask(twi_port);
  400142:	4628      	mov	r0, r5
  400144:	4b7b      	ldr	r3, [pc, #492]	; (400334 <local_twi_handler+0x20c>)
  400146:	4798      	blx	r3
  400148:	4006      	ands	r6, r0

	/* Has the PDC completed a transmission? */
	if ((twi_status & TWI_SR_ENDTX) != 0UL) {
  40014a:	f416 5f00 	tst.w	r6, #8192	; 0x2000
  40014e:	d04a      	beq.n	4001e6 <local_twi_handler+0xbe>
		/* Disable PDC */
		pdc_disable_transfer(all_twi_definitions[twi_index].pdc_base_address, PERIPH_PTCR_TXTDIS);
  400150:	4b76      	ldr	r3, [pc, #472]	; (40032c <local_twi_handler+0x204>)
  400152:	eb03 1307 	add.w	r3, r3, r7, lsl #4
  400156:	6858      	ldr	r0, [r3, #4]
  400158:	f44f 7100 	mov.w	r1, #512	; 0x200
  40015c:	4b76      	ldr	r3, [pc, #472]	; (400338 <local_twi_handler+0x210>)
  40015e:	4798      	blx	r3
		twi_disable_interrupt(twi_port, TWI_IDR_ENDTX);
  400160:	4628      	mov	r0, r5
  400162:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  400166:	4b75      	ldr	r3, [pc, #468]	; (40033c <local_twi_handler+0x214>)
  400168:	4798      	blx	r3

		uint8_t status;
		uint32_t timeout_counter = 0;
  40016a:	2400      	movs	r4, #0

		/* Wait for TX ready flag */
		while (1) {
			status = twi_port->TWI_SR;
  40016c:	6a2b      	ldr	r3, [r5, #32]
			if (status & TWI_SR_TXRDY) {
  40016e:	f013 0f04 	tst.w	r3, #4
  400172:	d106      	bne.n	400182 <local_twi_handler+0x5a>
				break;
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  400174:	3401      	adds	r4, #1
  400176:	f1b4 3fff 	cmp.w	r4, #4294967295
  40017a:	d1f7      	bne.n	40016c <local_twi_handler+0x44>
				transfer_timeout = true;
  40017c:	f04f 0801 	mov.w	r8, #1
  400180:	e001      	b.n	400186 <local_twi_handler+0x5e>
static void local_twi_handler(const portBASE_TYPE twi_index)
{
	portBASE_TYPE higher_priority_task_woken = pdFALSE;
	uint32_t twi_status;
	Twi *twi_port;
	bool transfer_timeout = false;
  400182:	f04f 0800 	mov.w	r8, #0
				transfer_timeout = true;
				break;
			}
		}
		/* Complete the transfer - stop and last byte */
		twi_port->TWI_CR = TWI_CR_STOP;
  400186:	2302      	movs	r3, #2
  400188:	602b      	str	r3, [r5, #0]
		twi_port->TWI_THR = twis[twi_index].buffer[twis[twi_index].length-1];
  40018a:	4b6d      	ldr	r3, [pc, #436]	; (400340 <local_twi_handler+0x218>)
  40018c:	f853 2037 	ldr.w	r2, [r3, r7, lsl #3]
  400190:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
  400194:	685b      	ldr	r3, [r3, #4]
  400196:	4413      	add	r3, r2
  400198:	f813 3c01 	ldrb.w	r3, [r3, #-1]
  40019c:	636b      	str	r3, [r5, #52]	; 0x34

		/* Wait for TX complete flag */
		while (1) {
			status = twi_port->TWI_SR;
  40019e:	6a2b      	ldr	r3, [r5, #32]
			if (status & TWI_SR_TXCOMP) {
  4001a0:	f013 0f01 	tst.w	r3, #1
  4001a4:	d104      	bne.n	4001b0 <local_twi_handler+0x88>
				break;
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  4001a6:	3401      	adds	r4, #1
  4001a8:	f1b4 3fff 	cmp.w	r4, #4294967295
  4001ac:	d1f7      	bne.n	40019e <local_twi_handler+0x76>
  4001ae:	e09f      	b.n	4002f0 <local_twi_handler+0x1c8>
				break;
			}
		}
		/* If the driver is supporting multi-threading, then return the access
		mutex. */
		if (tx_dma_control[twi_index].peripheral_access_mutex != NULL) {
  4001b0:	4b64      	ldr	r3, [pc, #400]	; (400344 <local_twi_handler+0x21c>)
  4001b2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
  4001b6:	6858      	ldr	r0, [r3, #4]
  4001b8:	b910      	cbnz	r0, 4001c0 <local_twi_handler+0x98>
  4001ba:	e007      	b.n	4001cc <local_twi_handler+0xa4>
			if (status & TWI_SR_TXCOMP) {
				break;
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
				transfer_timeout = true;
  4001bc:	f04f 0801 	mov.w	r8, #1
			}
		}
		/* If the driver is supporting multi-threading, then return the access
		mutex. */
		if (tx_dma_control[twi_index].peripheral_access_mutex != NULL) {
			xSemaphoreGiveFromISR(
  4001c0:	2100      	movs	r1, #0
  4001c2:	aa01      	add	r2, sp, #4
  4001c4:	460b      	mov	r3, r1
  4001c6:	f8df c180 	ldr.w	ip, [pc, #384]	; 400348 <local_twi_handler+0x220>
  4001ca:	47e0      	blx	ip
					&higher_priority_task_woken);
		}

		/* if the sending task supplied a notification semaphore, then
		notify the task that the transmission has completed. */
		if (!(timeout_counter >= TWI_TIMEOUT_COUNTER)) {
  4001cc:	f1b4 3fff 	cmp.w	r4, #4294967295
  4001d0:	d00b      	beq.n	4001ea <local_twi_handler+0xc2>
			if (tx_dma_control[twi_index]. transaction_complete_notification_semaphore != NULL) {
  4001d2:	4b5c      	ldr	r3, [pc, #368]	; (400344 <local_twi_handler+0x21c>)
  4001d4:	f853 0037 	ldr.w	r0, [r3, r7, lsl #3]
  4001d8:	b138      	cbz	r0, 4001ea <local_twi_handler+0xc2>
				xSemaphoreGiveFromISR(
  4001da:	2100      	movs	r1, #0
  4001dc:	aa01      	add	r2, sp, #4
  4001de:	460b      	mov	r3, r1
  4001e0:	4c59      	ldr	r4, [pc, #356]	; (400348 <local_twi_handler+0x220>)
  4001e2:	47a0      	blx	r4
  4001e4:	e001      	b.n	4001ea <local_twi_handler+0xc2>
static void local_twi_handler(const portBASE_TYPE twi_index)
{
	portBASE_TYPE higher_priority_task_woken = pdFALSE;
	uint32_t twi_status;
	Twi *twi_port;
	bool transfer_timeout = false;
  4001e6:	f04f 0800 	mov.w	r8, #0
			}
		}
	}

	/* Has the PDC completed a reception? */
	if ((twi_status & TWI_SR_ENDRX) != 0UL) {
  4001ea:	f416 5f80 	tst.w	r6, #4096	; 0x1000
  4001ee:	d054      	beq.n	40029a <local_twi_handler+0x172>
		uint32_t timeout_counter = 0;
		uint32_t status;
		/* Must handle the two last bytes */
		/* Disable PDC */
		pdc_disable_transfer(all_twi_definitions[twi_index].pdc_base_address, PERIPH_PTCR_RXTDIS);
  4001f0:	4b4e      	ldr	r3, [pc, #312]	; (40032c <local_twi_handler+0x204>)
  4001f2:	eb03 1307 	add.w	r3, r3, r7, lsl #4
  4001f6:	6858      	ldr	r0, [r3, #4]
  4001f8:	2102      	movs	r1, #2
  4001fa:	4b4f      	ldr	r3, [pc, #316]	; (400338 <local_twi_handler+0x210>)
  4001fc:	4798      	blx	r3

		twi_disable_interrupt(twi_port, TWI_IDR_ENDRX);
  4001fe:	4628      	mov	r0, r5
  400200:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  400204:	4b4d      	ldr	r3, [pc, #308]	; (40033c <local_twi_handler+0x214>)
  400206:	4798      	blx	r3
		}
	}

	/* Has the PDC completed a reception? */
	if ((twi_status & TWI_SR_ENDRX) != 0UL) {
		uint32_t timeout_counter = 0;
  400208:	2400      	movs	r4, #0

		twi_disable_interrupt(twi_port, TWI_IDR_ENDRX);

		/* Wait for RX ready flag */
		while (1) {
			status = twi_port->TWI_SR;
  40020a:	6a2b      	ldr	r3, [r5, #32]
			if (status & TWI_SR_RXRDY) {
  40020c:	f013 0f02 	tst.w	r3, #2
  400210:	d103      	bne.n	40021a <local_twi_handler+0xf2>
				break;
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  400212:	3401      	adds	r4, #1
  400214:	f1b4 3fff 	cmp.w	r4, #4294967295
  400218:	d1f7      	bne.n	40020a <local_twi_handler+0xe2>
				break;
			}
		}
		/* Complete the transfer. */
		twi_port->TWI_CR = TWI_CR_STOP;
  40021a:	2302      	movs	r3, #2
  40021c:	602b      	str	r3, [r5, #0]
		/* Read second last data */
		twis[twi_index].buffer[(twis[twi_index].length)-2] = twi_port->TWI_RHR;
  40021e:	4b48      	ldr	r3, [pc, #288]	; (400340 <local_twi_handler+0x218>)
  400220:	f853 1037 	ldr.w	r1, [r3, r7, lsl #3]
  400224:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
  400228:	685a      	ldr	r2, [r3, #4]
  40022a:	6b28      	ldr	r0, [r5, #48]	; 0x30
  40022c:	188b      	adds	r3, r1, r2
  40022e:	f803 0c02 	strb.w	r0, [r3, #-2]

		/* Wait for RX ready flag */
		while (1) {
			status = twi_port->TWI_SR;
  400232:	6a2b      	ldr	r3, [r5, #32]
			if (status & TWI_SR_RXRDY) {
  400234:	f013 0f02 	tst.w	r3, #2
  400238:	d104      	bne.n	400244 <local_twi_handler+0x11c>
				break;
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  40023a:	3401      	adds	r4, #1
  40023c:	f1b4 3fff 	cmp.w	r4, #4294967295
  400240:	d1f7      	bne.n	400232 <local_twi_handler+0x10a>
  400242:	e068      	b.n	400316 <local_twi_handler+0x1ee>
				break;
			}
		}

		if (!(timeout_counter >= TWI_TIMEOUT_COUNTER)) {
  400244:	f1b4 3fff 	cmp.w	r4, #4294967295
  400248:	d05e      	beq.n	400308 <local_twi_handler+0x1e0>
			/* Read last data */
			twis[twi_index].buffer[(twis[twi_index].length)-1] = twi_port->TWI_RHR;
  40024a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  40024c:	440a      	add	r2, r1
  40024e:	f802 3c01 	strb.w	r3, [r2, #-1]
			timeout_counter = 0;
  400252:	2400      	movs	r4, #0
			/* Wait for TX complete flag before releasing semaphore */
			while (1) {
				status = twi_port->TWI_SR;
  400254:	6a2b      	ldr	r3, [r5, #32]
				if (status & TWI_SR_TXCOMP) {
  400256:	f013 0f01 	tst.w	r3, #1
  40025a:	d104      	bne.n	400266 <local_twi_handler+0x13e>
					break;
				}
				/* Check timeout condition. */
				if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  40025c:	3401      	adds	r4, #1
  40025e:	f1b4 3fff 	cmp.w	r4, #4294967295
  400262:	d1f7      	bne.n	400254 <local_twi_handler+0x12c>
  400264:	e04e      	b.n	400304 <local_twi_handler+0x1dc>
		}

		/* If the driver is supporting multi-threading, then return the access
		mutex.  NOTE: As the peripheral is half duplex there is only one
		access mutex, and the reception uses the tx access muted. */
		if (tx_dma_control[twi_index].peripheral_access_mutex != NULL) {
  400266:	4b37      	ldr	r3, [pc, #220]	; (400344 <local_twi_handler+0x21c>)
  400268:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
  40026c:	6858      	ldr	r0, [r3, #4]
  40026e:	b910      	cbnz	r0, 400276 <local_twi_handler+0x14e>
  400270:	e007      	b.n	400282 <local_twi_handler+0x15a>
  400272:	f04f 34ff 	mov.w	r4, #4294967295
			xSemaphoreGiveFromISR(
  400276:	2100      	movs	r1, #0
  400278:	aa01      	add	r2, sp, #4
  40027a:	460b      	mov	r3, r1
  40027c:	f8df c0c8 	ldr.w	ip, [pc, #200]	; 400348 <local_twi_handler+0x220>
  400280:	47e0      	blx	ip
					&higher_priority_task_woken);
		}

		/* if the receiving task supplied a notification semaphore, then
		notify the task that the transmission has completed. */
		if  (!(timeout_counter >= TWI_TIMEOUT_COUNTER)) {
  400282:	f1b4 3fff 	cmp.w	r4, #4294967295
  400286:	d008      	beq.n	40029a <local_twi_handler+0x172>
			if (rx_dma_control[twi_index].transaction_complete_notification_semaphore != NULL) {
  400288:	4b30      	ldr	r3, [pc, #192]	; (40034c <local_twi_handler+0x224>)
  40028a:	f853 0037 	ldr.w	r0, [r3, r7, lsl #3]
  40028e:	b120      	cbz	r0, 40029a <local_twi_handler+0x172>
				xSemaphoreGiveFromISR(
  400290:	2100      	movs	r1, #0
  400292:	aa01      	add	r2, sp, #4
  400294:	460b      	mov	r3, r1
  400296:	4c2c      	ldr	r4, [pc, #176]	; (400348 <local_twi_handler+0x220>)
  400298:	47a0      	blx	r4
						&higher_priority_task_woken);
			}
		}
	}

	if (((twi_status & SR_ERROR_INTERRUPTS) != 0) || (transfer_timeout == true)) {
  40029a:	f416 7f50 	tst.w	r6, #832	; 0x340
  40029e:	d102      	bne.n	4002a6 <local_twi_handler+0x17e>
  4002a0:	f1b8 0f00 	cmp.w	r8, #0
  4002a4:	d01f      	beq.n	4002e6 <local_twi_handler+0x1be>
		Stop the transmission, disable interrupts used by the peripheral, and
		ensure the peripheral access mutex is made available to tasks.  As this
		peripheral is half duplex, only the Tx peripheral access mutex exits.*/

		/* Stop the PDC */
		pdc_disable_transfer(all_twi_definitions[twi_index].pdc_base_address, PERIPH_PTCR_TXTDIS | PERIPH_PTCR_RXTDIS);
  4002a6:	4b21      	ldr	r3, [pc, #132]	; (40032c <local_twi_handler+0x204>)
  4002a8:	eb03 1307 	add.w	r3, r3, r7, lsl #4
  4002ac:	6858      	ldr	r0, [r3, #4]
  4002ae:	f240 2102 	movw	r1, #514	; 0x202
  4002b2:	4b21      	ldr	r3, [pc, #132]	; (400338 <local_twi_handler+0x210>)
  4002b4:	4798      	blx	r3

		if (!(twi_status & TWI_SR_NACK)) {
  4002b6:	f416 7f80 	tst.w	r6, #256	; 0x100
			/* Do not send stop if NACK received. Handled by hardware */
			twi_port->TWI_CR = TWI_CR_STOP;
  4002ba:	bf04      	itt	eq
  4002bc:	2302      	moveq	r3, #2
  4002be:	602b      	streq	r3, [r5, #0]
		}
		twi_disable_interrupt(twi_port, TWI_IDR_ENDTX);
  4002c0:	4628      	mov	r0, r5
  4002c2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  4002c6:	4c1d      	ldr	r4, [pc, #116]	; (40033c <local_twi_handler+0x214>)
  4002c8:	47a0      	blx	r4
		twi_disable_interrupt(twi_port, TWI_IDR_ENDRX);
  4002ca:	4628      	mov	r0, r5
  4002cc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4002d0:	47a0      	blx	r4

		if (tx_dma_control[twi_index].peripheral_access_mutex != NULL) {
  4002d2:	4b1c      	ldr	r3, [pc, #112]	; (400344 <local_twi_handler+0x21c>)
  4002d4:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
  4002d8:	6878      	ldr	r0, [r7, #4]
  4002da:	b120      	cbz	r0, 4002e6 <local_twi_handler+0x1be>
			xSemaphoreGiveFromISR(
  4002dc:	2100      	movs	r1, #0
  4002de:	aa01      	add	r2, sp, #4
  4002e0:	460b      	mov	r3, r1
  4002e2:	4c19      	ldr	r4, [pc, #100]	; (400348 <local_twi_handler+0x220>)
  4002e4:	47a0      	blx	r4
	has a priority equal to or higher than the currently running task (the task
	this ISR interrupted), then higher_priority_task_woken will have
	automatically been set to pdTRUE within the semaphore function.
	portEND_SWITCHING_ISR() will then ensure that this ISR returns directly to
	the higher priority unblocked task. */
	portEND_SWITCHING_ISR(higher_priority_task_woken);
  4002e6:	9b01      	ldr	r3, [sp, #4]
  4002e8:	b1e3      	cbz	r3, 400324 <local_twi_handler+0x1fc>
  4002ea:	4b19      	ldr	r3, [pc, #100]	; (400350 <local_twi_handler+0x228>)
  4002ec:	4798      	blx	r3
  4002ee:	e019      	b.n	400324 <local_twi_handler+0x1fc>
				break;
			}
		}
		/* If the driver is supporting multi-threading, then return the access
		mutex. */
		if (tx_dma_control[twi_index].peripheral_access_mutex != NULL) {
  4002f0:	4b14      	ldr	r3, [pc, #80]	; (400344 <local_twi_handler+0x21c>)
  4002f2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
  4002f6:	6858      	ldr	r0, [r3, #4]
  4002f8:	2800      	cmp	r0, #0
  4002fa:	f47f af5f 	bne.w	4001bc <local_twi_handler+0x94>
			if (status & TWI_SR_TXCOMP) {
				break;
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
				transfer_timeout = true;
  4002fe:	f04f 0801 	mov.w	r8, #1
  400302:	e772      	b.n	4001ea <local_twi_handler+0xc2>
				if (status & TWI_SR_TXCOMP) {
					break;
				}
				/* Check timeout condition. */
				if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
					transfer_timeout = true;
  400304:	f04f 0801 	mov.w	r8, #1
		}

		/* If the driver is supporting multi-threading, then return the access
		mutex.  NOTE: As the peripheral is half duplex there is only one
		access mutex, and the reception uses the tx access muted. */
		if (tx_dma_control[twi_index].peripheral_access_mutex != NULL) {
  400308:	4b0e      	ldr	r3, [pc, #56]	; (400344 <local_twi_handler+0x21c>)
  40030a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
  40030e:	6858      	ldr	r0, [r3, #4]
  400310:	2800      	cmp	r0, #0
  400312:	d1ae      	bne.n	400272 <local_twi_handler+0x14a>
  400314:	e7c1      	b.n	40029a <local_twi_handler+0x172>
  400316:	4b0b      	ldr	r3, [pc, #44]	; (400344 <local_twi_handler+0x21c>)
  400318:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
  40031c:	6858      	ldr	r0, [r3, #4]
  40031e:	2800      	cmp	r0, #0
  400320:	d1a9      	bne.n	400276 <local_twi_handler+0x14e>
  400322:	e7ba      	b.n	40029a <local_twi_handler+0x172>
	this ISR interrupted), then higher_priority_task_woken will have
	automatically been set to pdTRUE within the semaphore function.
	portEND_SWITCHING_ISR() will then ensure that this ISR returns directly to
	the higher priority unblocked task. */
	portEND_SWITCHING_ISR(higher_priority_task_woken);
}
  400324:	b002      	add	sp, #8
  400326:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40032a:	bf00      	nop
  40032c:	00405c9c 	.word	0x00405c9c
  400330:	00400a29 	.word	0x00400a29
  400334:	00400a2d 	.word	0x00400a2d
  400338:	00403a9d 	.word	0x00403a9d
  40033c:	00400a21 	.word	0x00400a21
  400340:	2000049c 	.word	0x2000049c
  400344:	200004ac 	.word	0x200004ac
  400348:	00402b21 	.word	0x00402b21
  40034c:	2000048c 	.word	0x2000048c
  400350:	004025a1 	.word	0x004025a1

00400354 <TWI0_Handler>:
#endif /* TWI */

#ifdef TWI0

void TWI0_Handler(void)
{
  400354:	b508      	push	{r3, lr}
	local_twi_handler(0);
  400356:	2000      	movs	r0, #0
  400358:	4b01      	ldr	r3, [pc, #4]	; (400360 <TWI0_Handler+0xc>)
  40035a:	4798      	blx	r3
  40035c:	bd08      	pop	{r3, pc}
  40035e:	bf00      	nop
  400360:	00400129 	.word	0x00400129

00400364 <TWI1_Handler>:
#endif

#ifdef TWI1

void TWI1_Handler(void)
{
  400364:	b508      	push	{r3, lr}
	local_twi_handler(1);
  400366:	2001      	movs	r0, #1
  400368:	4b01      	ldr	r3, [pc, #4]	; (400370 <TWI1_Handler+0xc>)
  40036a:	4798      	blx	r3
  40036c:	bd08      	pop	{r3, pc}
  40036e:	bf00      	nop
  400370:	00400129 	.word	0x00400129

00400374 <spi_master_init>:
 *
 * \param p_spi  Base address of the SPI instance.
 *
 */
void spi_master_init(Spi *p_spi)
{
  400374:	b510      	push	{r4, lr}
  400376:	4604      	mov	r4, r0
#if SAMG55
	flexcom_enable(BOARD_FLEXCOM_SPI);
	flexcom_set_opmode(BOARD_FLEXCOM_SPI, FLEXCOM_SPI);
#else
	spi_enable_clock(p_spi);
  400378:	4b10      	ldr	r3, [pc, #64]	; (4003bc <spi_master_init+0x48>)
  40037a:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_reset(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SWRST;
  40037c:	2380      	movs	r3, #128	; 0x80
  40037e:	6023      	str	r3, [r4, #0]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_master_mode(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MSTR;
  400380:	6863      	ldr	r3, [r4, #4]
  400382:	f043 0301 	orr.w	r3, r3, #1
  400386:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  400388:	6863      	ldr	r3, [r4, #4]
  40038a:	f043 0310 	orr.w	r3, r3, #16
  40038e:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  400390:	6863      	ldr	r3, [r4, #4]
  400392:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  400396:	6063      	str	r3, [r4, #4]
#endif
	spi_reset(p_spi);
	spi_set_master_mode(p_spi);
	spi_disable_mode_fault_detect(p_spi);
	spi_disable_loopback(p_spi);
	spi_set_peripheral_chip_select_value(p_spi, DEFAULT_CHIP_ID);
  400398:	4620      	mov	r0, r4
  40039a:	2100      	movs	r1, #0
  40039c:	4b08      	ldr	r3, [pc, #32]	; (4003c0 <spi_master_init+0x4c>)
  40039e:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_fixed_peripheral_select(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_PS);
  4003a0:	6863      	ldr	r3, [r4, #4]
  4003a2:	f023 0302 	bic.w	r3, r3, #2
  4003a6:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_peripheral_select_decode(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_PCSDEC);
  4003a8:	6863      	ldr	r3, [r4, #4]
  4003aa:	f023 0304 	bic.w	r3, r3, #4
  4003ae:	6063      	str	r3, [r4, #4]
	spi_set_fixed_peripheral_select(p_spi);
	spi_disable_peripheral_select_decode(p_spi);
	spi_set_delay_between_chip_select(p_spi, CONFIG_SPI_MASTER_DELAY_BCS);
  4003b0:	4620      	mov	r0, r4
  4003b2:	2100      	movs	r1, #0
  4003b4:	4b03      	ldr	r3, [pc, #12]	; (4003c4 <spi_master_init+0x50>)
  4003b6:	4798      	blx	r3
  4003b8:	bd10      	pop	{r4, pc}
  4003ba:	bf00      	nop
  4003bc:	004006e9 	.word	0x004006e9
  4003c0:	004006f9 	.word	0x004006f9
  4003c4:	00400711 	.word	0x00400711

004003c8 <spi_master_setup_device>:
 * \param baud_rate Baud rate for communication with slave device in Hz.
 * \param sel_id    Board specific select id.
 */
void spi_master_setup_device(Spi *p_spi, struct spi_device *device,
		spi_flags_t flags, uint32_t baud_rate, board_spi_select_id_t sel_id)
{
  4003c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4003ca:	4605      	mov	r5, r0
  4003cc:	460c      	mov	r4, r1
  4003ce:	4616      	mov	r6, r2
	int16_t baud_div = spi_calc_baudrate_div(baud_rate, sysclk_get_cpu_hz());
  4003d0:	4618      	mov	r0, r3
  4003d2:	4914      	ldr	r1, [pc, #80]	; (400424 <spi_master_setup_device+0x5c>)
  4003d4:	4b14      	ldr	r3, [pc, #80]	; (400428 <spi_master_setup_device+0x60>)
  4003d6:	4798      	blx	r3
  4003d8:	4607      	mov	r7, r0
	/* avoid Cppcheck Warning */
	UNUSED(sel_id);
	if (-1 == baud_div) {
		Assert(0 == "Failed to find baudrate divider");
	}
	spi_set_transfer_delay(p_spi, device->id, CONFIG_SPI_MASTER_DELAY_BS,
  4003da:	4628      	mov	r0, r5
  4003dc:	6821      	ldr	r1, [r4, #0]
  4003de:	2200      	movs	r2, #0
  4003e0:	4613      	mov	r3, r2
  4003e2:	f8df c05c 	ldr.w	ip, [pc, #92]	; 400440 <spi_master_setup_device+0x78>
  4003e6:	47e0      	blx	ip
			CONFIG_SPI_MASTER_DELAY_BCT);
	spi_set_bits_per_transfer(p_spi, device->id,
  4003e8:	4628      	mov	r0, r5
  4003ea:	6821      	ldr	r1, [r4, #0]
  4003ec:	2208      	movs	r2, #8
  4003ee:	4b0f      	ldr	r3, [pc, #60]	; (40042c <spi_master_setup_device+0x64>)
  4003f0:	4798      	blx	r3
			CONFIG_SPI_MASTER_BITS_PER_TRANSFER);
	spi_set_baudrate_div(p_spi, device->id, baud_div);
  4003f2:	4628      	mov	r0, r5
  4003f4:	6821      	ldr	r1, [r4, #0]
  4003f6:	b2fa      	uxtb	r2, r7
  4003f8:	4b0d      	ldr	r3, [pc, #52]	; (400430 <spi_master_setup_device+0x68>)
  4003fa:	4798      	blx	r3
	spi_configure_cs_behavior(p_spi, device->id, SPI_CS_KEEP_LOW);
  4003fc:	4628      	mov	r0, r5
  4003fe:	6821      	ldr	r1, [r4, #0]
  400400:	2208      	movs	r2, #8
  400402:	4b0c      	ldr	r3, [pc, #48]	; (400434 <spi_master_setup_device+0x6c>)
  400404:	4798      	blx	r3
	spi_set_clock_polarity(p_spi, device->id, flags >> 1);
  400406:	4628      	mov	r0, r5
  400408:	6821      	ldr	r1, [r4, #0]
  40040a:	0872      	lsrs	r2, r6, #1
  40040c:	4b0a      	ldr	r3, [pc, #40]	; (400438 <spi_master_setup_device+0x70>)
  40040e:	4798      	blx	r3
	spi_set_clock_phase(p_spi, device->id, ((flags & 0x1) ^ 0x1));
  400410:	f086 0201 	eor.w	r2, r6, #1
  400414:	4628      	mov	r0, r5
  400416:	6821      	ldr	r1, [r4, #0]
  400418:	f002 0201 	and.w	r2, r2, #1
  40041c:	4b07      	ldr	r3, [pc, #28]	; (40043c <spi_master_setup_device+0x74>)
  40041e:	4798      	blx	r3
  400420:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400422:	bf00      	nop
  400424:	07270e00 	.word	0x07270e00
  400428:	004007bd 	.word	0x004007bd
  40042c:	004007a9 	.word	0x004007a9
  400430:	004007d5 	.word	0x004007d5
  400434:	00400765 	.word	0x00400765
  400438:	00400725 	.word	0x00400725
  40043c:	00400745 	.word	0x00400745
  400440:	004007ed 	.word	0x004007ed

00400444 <spi_select_device>:
 * \param p_spi   Base address of the SPI instance.
 * \param device  SPI device.
 *
 */
void spi_select_device(Spi *p_spi, struct spi_device *device)
{
  400444:	b508      	push	{r3, lr}
 *
 * \return 1 for decode mode, 0 for direct mode.
 */
static inline uint32_t spi_get_peripheral_select_decode_setting(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PCSDEC) {
  400446:	6843      	ldr	r3, [r0, #4]
	if (spi_get_peripheral_select_decode_setting(p_spi)) {
  400448:	f013 0f04 	tst.w	r3, #4
  40044c:	d005      	beq.n	40045a <spi_select_device+0x16>
		if (device->id < MAX_NUM_WITH_DECODER) {
  40044e:	6809      	ldr	r1, [r1, #0]
  400450:	290f      	cmp	r1, #15
  400452:	d80a      	bhi.n	40046a <spi_select_device+0x26>
			spi_set_peripheral_chip_select_value(p_spi, device->id);
  400454:	4b05      	ldr	r3, [pc, #20]	; (40046c <spi_select_device+0x28>)
  400456:	4798      	blx	r3
  400458:	bd08      	pop	{r3, pc}
		}
	} else {
		if (device->id < MAX_NUM_WITHOUT_DECODER) {
  40045a:	680b      	ldr	r3, [r1, #0]
  40045c:	2b03      	cmp	r3, #3
  40045e:	d804      	bhi.n	40046a <spi_select_device+0x26>
			spi_set_peripheral_chip_select_value(p_spi, (~(1 << device->id)));
  400460:	2101      	movs	r1, #1
  400462:	4099      	lsls	r1, r3
  400464:	43c9      	mvns	r1, r1
  400466:	4b01      	ldr	r3, [pc, #4]	; (40046c <spi_select_device+0x28>)
  400468:	4798      	blx	r3
  40046a:	bd08      	pop	{r3, pc}
  40046c:	004006f9 	.word	0x004006f9

00400470 <spi_deselect_device>:
 * \param device  SPI device.
 *
 * \pre SPI device must be selected with spi_select_device() first.
 */
void spi_deselect_device(Spi *p_spi, struct spi_device *device)
{
  400470:	b510      	push	{r4, lr}
  400472:	4604      	mov	r4, r0
 * \retval 1 if transmissions are complete.
 * \retval 0 if transmissions are not complete.
 */
static inline uint32_t spi_is_tx_empty(Spi *p_spi)
{
	if (p_spi->SPI_SR & SPI_SR_TXEMPTY) {
  400474:	6923      	ldr	r3, [r4, #16]
	/* avoid Cppcheck Warning */
	UNUSED(device);
	while (!spi_is_tx_empty(p_spi)) {
  400476:	f413 7f00 	tst.w	r3, #512	; 0x200
  40047a:	d0fb      	beq.n	400474 <spi_deselect_device+0x4>
	}

	// Assert all lines; no peripheral is selected.
	spi_set_peripheral_chip_select_value(p_spi, NONE_CHIP_SELECT_ID);
  40047c:	4620      	mov	r0, r4
  40047e:	210f      	movs	r1, #15
  400480:	4b02      	ldr	r3, [pc, #8]	; (40048c <spi_deselect_device+0x1c>)
  400482:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_lastxfer(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_LASTXFER;
  400484:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  400488:	6023      	str	r3, [r4, #0]
  40048a:	bd10      	pop	{r4, pc}
  40048c:	004006f9 	.word	0x004006f9

00400490 <spi_write_packet>:
{
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t i = 0;
	uint8_t val;

	while (len) {
  400490:	b92a      	cbnz	r2, 40049e <spi_write_packet+0xe>
		spi_write_single(p_spi, val);
		i++;
		len--;
	}

	return STATUS_OK;
  400492:	2000      	movs	r0, #0
}
  400494:	b240      	sxtb	r0, r0
  400496:	4770      	bx	lr
	uint8_t val;

	while (len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(p_spi)) {
			if (!timeout--) {
  400498:	3b01      	subs	r3, #1
  40049a:	d106      	bne.n	4004aa <spi_write_packet+0x1a>
  40049c:	e010      	b.n	4004c0 <spi_write_packet+0x30>
 *
 * \pre SPI device must be selected with spi_select_device() first.
 */
status_code_t spi_write_packet(Spi *p_spi, const uint8_t *data,
		size_t len)
{
  40049e:	b430      	push	{r4, r5}
  4004a0:	4614      	mov	r4, r2
  4004a2:	3901      	subs	r1, #1
  4004a4:	f643 2599 	movw	r5, #15001	; 0x3a99
  4004a8:	462b      	mov	r3, r5
 * \retval 1 if transmissions are complete.
 * \retval 0 if transmissions are not complete.
 */
static inline uint32_t spi_is_tx_ready(Spi *p_spi)
{
	if (p_spi->SPI_SR & SPI_SR_TDRE) {
  4004aa:	6902      	ldr	r2, [r0, #16]
	uint32_t i = 0;
	uint8_t val;

	while (len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(p_spi)) {
  4004ac:	f012 0f02 	tst.w	r2, #2
  4004b0:	d0f2      	beq.n	400498 <spi_write_packet+0x8>
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(Spi *p_spi, uint16_t data)
{
	p_spi->SPI_TDR = SPI_TDR_TD(data);
  4004b2:	f811 3f01 	ldrb.w	r3, [r1, #1]!
  4004b6:	60c3      	str	r3, [r0, #12]
{
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t i = 0;
	uint8_t val;

	while (len) {
  4004b8:	3c01      	subs	r4, #1
  4004ba:	d1f5      	bne.n	4004a8 <spi_write_packet+0x18>
		spi_write_single(p_spi, val);
		i++;
		len--;
	}

	return STATUS_OK;
  4004bc:	2000      	movs	r0, #0
  4004be:	e000      	b.n	4004c2 <spi_write_packet+0x32>

	while (len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(p_spi)) {
			if (!timeout--) {
				return ERR_TIMEOUT;
  4004c0:	20fd      	movs	r0, #253	; 0xfd
		i++;
		len--;
	}

	return STATUS_OK;
}
  4004c2:	b240      	sxtb	r0, r0
  4004c4:	bc30      	pop	{r4, r5}
  4004c6:	4770      	bx	lr

004004c8 <spi_read_packet>:
{
	uint32_t timeout = SPI_TIMEOUT;
	uint8_t val;
	uint32_t i = 0;

	while (len) {
  4004c8:	b92a      	cbnz	r2, 4004d6 <spi_read_packet+0xe>
		data[i] = val;
		i++;
		len--;
	}

	return STATUS_OK;
  4004ca:	2000      	movs	r0, #0
}
  4004cc:	b240      	sxtb	r0, r0
  4004ce:	4770      	bx	lr
	uint32_t i = 0;

	while (len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(p_spi)) {
			if (!timeout--) {
  4004d0:	3b01      	subs	r3, #1
  4004d2:	d109      	bne.n	4004e8 <spi_read_packet+0x20>
  4004d4:	e01c      	b.n	400510 <spi_read_packet+0x48>
 * \param len       Length of data to be read.
 *
 * \pre SPI device must be selected with spi_select_device() first.
 */
status_code_t spi_read_packet(Spi *p_spi, uint8_t *data, size_t len)
{
  4004d6:	b4f0      	push	{r4, r5, r6, r7}
  4004d8:	4615      	mov	r5, r2
  4004da:	3901      	subs	r1, #1
  4004dc:	f643 2699 	movw	r6, #15001	; 0x3a99
  4004e0:	27ff      	movs	r7, #255	; 0xff
 *
 * \return 1 if the SPI Receiver is ready, otherwise 0.
 */
static inline uint32_t spi_is_rx_ready(Spi *p_spi)
{
	if ((p_spi->SPI_SR & (SPI_SR_RDRF | SPI_SR_TXEMPTY))
  4004e2:	f240 2401 	movw	r4, #513	; 0x201
  4004e6:	4633      	mov	r3, r6
 * \retval 1 if transmissions are complete.
 * \retval 0 if transmissions are not complete.
 */
static inline uint32_t spi_is_tx_ready(Spi *p_spi)
{
	if (p_spi->SPI_SR & SPI_SR_TDRE) {
  4004e8:	6902      	ldr	r2, [r0, #16]
	uint8_t val;
	uint32_t i = 0;

	while (len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(p_spi)) {
  4004ea:	f012 0f02 	tst.w	r2, #2
  4004ee:	d0ef      	beq.n	4004d0 <spi_read_packet+0x8>
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(Spi *p_spi, uint16_t data)
{
	p_spi->SPI_TDR = SPI_TDR_TD(data);
  4004f0:	60c7      	str	r7, [r0, #12]
			}
		}
		spi_write_single(p_spi, CONFIG_SPI_MASTER_DUMMY);

		timeout = SPI_TIMEOUT;
		while (!spi_is_rx_ready(p_spi)) {
  4004f2:	4632      	mov	r2, r6
  4004f4:	e001      	b.n	4004fa <spi_read_packet+0x32>
			if (!timeout--) {
  4004f6:	3a01      	subs	r2, #1
  4004f8:	d00c      	beq.n	400514 <spi_read_packet+0x4c>
 *
 * \return 1 if the SPI Receiver is ready, otherwise 0.
 */
static inline uint32_t spi_is_rx_ready(Spi *p_spi)
{
	if ((p_spi->SPI_SR & (SPI_SR_RDRF | SPI_SR_TXEMPTY))
  4004fa:	6903      	ldr	r3, [r0, #16]
  4004fc:	4023      	ands	r3, r4
			}
		}
		spi_write_single(p_spi, CONFIG_SPI_MASTER_DUMMY);

		timeout = SPI_TIMEOUT;
		while (!spi_is_rx_ready(p_spi)) {
  4004fe:	42a3      	cmp	r3, r4
  400500:	d1f9      	bne.n	4004f6 <spi_read_packet+0x2e>
 * \return The data byte
 *
 */
static inline uint16_t spi_get(Spi *p_spi)
{
	return (p_spi->SPI_RDR & SPI_RDR_RD_Msk);
  400502:	6883      	ldr	r3, [r0, #8]
 * \param data      Data to read.
 *
 */
static inline void spi_read_single(Spi *p_spi, uint8_t *data)
{
	*data = (uint8_t)spi_get(p_spi);
  400504:	f801 3f01 	strb.w	r3, [r1, #1]!
{
	uint32_t timeout = SPI_TIMEOUT;
	uint8_t val;
	uint32_t i = 0;

	while (len) {
  400508:	3d01      	subs	r5, #1
  40050a:	d1ec      	bne.n	4004e6 <spi_read_packet+0x1e>
		data[i] = val;
		i++;
		len--;
	}

	return STATUS_OK;
  40050c:	2000      	movs	r0, #0
  40050e:	e002      	b.n	400516 <spi_read_packet+0x4e>

	while (len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(p_spi)) {
			if (!timeout--) {
				return ERR_TIMEOUT;
  400510:	20fd      	movs	r0, #253	; 0xfd
  400512:	e000      	b.n	400516 <spi_read_packet+0x4e>
		spi_write_single(p_spi, CONFIG_SPI_MASTER_DUMMY);

		timeout = SPI_TIMEOUT;
		while (!spi_is_rx_ready(p_spi)) {
			if (!timeout--) {
				return ERR_TIMEOUT;
  400514:	20fd      	movs	r0, #253	; 0xfd
		i++;
		len--;
	}

	return STATUS_OK;
}
  400516:	b240      	sxtb	r0, r0
  400518:	bcf0      	pop	{r4, r5, r6, r7}
  40051a:	4770      	bx	lr

0040051c <pwm_clocks_generate>:
 *
 * \retval Return the value to be set in the PWM Clock Register (PWM Mode Register for
 * SAM3N/SAM4N/SAM4C/SAM4CP/SAM4CM) or PWM_INVALID_ARGUMENT if the configuration cannot be met.
 */
static uint32_t pwm_clocks_generate(uint32_t ul_frequency, uint32_t ul_mck)
{
  40051c:	b4f0      	push	{r4, r5, r6, r7}
  40051e:	b08c      	sub	sp, #48	; 0x30
  400520:	4607      	mov	r7, r0
  400522:	460e      	mov	r6, r1
	uint32_t ul_divisors[PWM_CLOCK_PRE_MAX] =
  400524:	ac01      	add	r4, sp, #4
  400526:	4d11      	ldr	r5, [pc, #68]	; (40056c <pwm_clocks_generate+0x50>)
  400528:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  40052a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  40052c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  40052e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  400530:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
  400534:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  400538:	aa01      	add	r2, sp, #4
			{1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024 };
	uint32_t ul_pre = 0;
  40053a:	2000      	movs	r0, #0
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	do {
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
  40053c:	f852 3b04 	ldr.w	r3, [r2], #4
  400540:	fbb6 f3f3 	udiv	r3, r6, r3
  400544:	fbb3 f3f7 	udiv	r3, r3, r7
		if (ul_div <= PWM_CLOCK_DIV_MAX) {
  400548:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
  40054c:	d905      	bls.n	40055a <pwm_clocks_generate+0x3e>
			break;
		}
		ul_pre++;
  40054e:	3001      	adds	r0, #1
	} while (ul_pre < PWM_CLOCK_PRE_MAX);
  400550:	280b      	cmp	r0, #11
  400552:	d1f3      	bne.n	40053c <pwm_clocks_generate+0x20>

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
		return ul_div | (ul_pre << 8);
	} else {
		return PWM_INVALID_ARGUMENT;
  400554:	f64f 70ff 	movw	r0, #65535	; 0xffff
  400558:	e005      	b.n	400566 <pwm_clocks_generate+0x4a>
		}
		ul_pre++;
	} while (ul_pre < PWM_CLOCK_PRE_MAX);

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
  40055a:	280a      	cmp	r0, #10
		return ul_div | (ul_pre << 8);
  40055c:	bf94      	ite	ls
  40055e:	ea43 2000 	orrls.w	r0, r3, r0, lsl #8
	} else {
		return PWM_INVALID_ARGUMENT;
  400562:	f64f 70ff 	movwhi	r0, #65535	; 0xffff
	}
}
  400566:	b00c      	add	sp, #48	; 0x30
  400568:	bcf0      	pop	{r4, r5, r6, r7}
  40056a:	4770      	bx	lr
  40056c:	00405cbc 	.word	0x00405cbc

00400570 <pwm_init>:
 * \param clock_config PWM clock configuration.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
  400570:	b570      	push	{r4, r5, r6, lr}
  400572:	4606      	mov	r6, r0
  400574:	460c      	mov	r4, r1
	uint32_t clock = 0;
	uint32_t result;

	/* Clock A */
	if (clock_config->ul_clka != 0) {
  400576:	6808      	ldr	r0, [r1, #0]
  400578:	b140      	cbz	r0, 40058c <pwm_init+0x1c>
		result = pwm_clocks_generate(clock_config->ul_clka, clock_config->ul_mck);
  40057a:	6889      	ldr	r1, [r1, #8]
  40057c:	4b0e      	ldr	r3, [pc, #56]	; (4005b8 <pwm_init+0x48>)
  40057e:	4798      	blx	r3
  400580:	4605      	mov	r5, r0
		if (result == PWM_INVALID_ARGUMENT) {
  400582:	f64f 73ff 	movw	r3, #65535	; 0xffff
  400586:	4298      	cmp	r0, r3
  400588:	d101      	bne.n	40058e <pwm_init+0x1e>
  40058a:	e00e      	b.n	4005aa <pwm_init+0x3a>
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
	uint32_t clock = 0;
  40058c:	2500      	movs	r5, #0

		clock = result;
	}

	/* Clock B */
	if (clock_config->ul_clkb != 0) {
  40058e:	6860      	ldr	r0, [r4, #4]
  400590:	b140      	cbz	r0, 4005a4 <pwm_init+0x34>
		result = pwm_clocks_generate(clock_config->ul_clkb, clock_config->ul_mck);
  400592:	68a1      	ldr	r1, [r4, #8]
  400594:	4b08      	ldr	r3, [pc, #32]	; (4005b8 <pwm_init+0x48>)
  400596:	4798      	blx	r3

		if (result == PWM_INVALID_ARGUMENT) {
  400598:	f64f 73ff 	movw	r3, #65535	; 0xffff
  40059c:	4298      	cmp	r0, r3
  40059e:	d007      	beq.n	4005b0 <pwm_init+0x40>
			return result;
		}

		clock |= (result << 16);
  4005a0:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
	}
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	p_pwm->PWM_MR = clock;
#else
	p_pwm->PWM_CLK = clock;
  4005a4:	6035      	str	r5, [r6, #0]
#endif
	return 0;
  4005a6:	2000      	movs	r0, #0
  4005a8:	bd70      	pop	{r4, r5, r6, pc}

	/* Clock A */
	if (clock_config->ul_clka != 0) {
		result = pwm_clocks_generate(clock_config->ul_clka, clock_config->ul_mck);
		if (result == PWM_INVALID_ARGUMENT) {
			return result;
  4005aa:	f64f 70ff 	movw	r0, #65535	; 0xffff
  4005ae:	bd70      	pop	{r4, r5, r6, pc}
	/* Clock B */
	if (clock_config->ul_clkb != 0) {
		result = pwm_clocks_generate(clock_config->ul_clkb, clock_config->ul_mck);

		if (result == PWM_INVALID_ARGUMENT) {
			return result;
  4005b0:	f64f 70ff 	movw	r0, #65535	; 0xffff
	p_pwm->PWM_MR = clock;
#else
	p_pwm->PWM_CLK = clock;
#endif
	return 0;
}
  4005b4:	bd70      	pop	{r4, r5, r6, pc}
  4005b6:	bf00      	nop
  4005b8:	0040051d 	.word	0x0040051d

004005bc <pwm_channel_init>:
 * \param p_channel Configurations of the specified PWM channel.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_channel_init(Pwm *p_pwm, pwm_channel_t *p_channel)
{
  4005bc:	b470      	push	{r4, r5, r6}
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;
  4005be:	680b      	ldr	r3, [r1, #0]

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
			(p_channel->polarity << 9) |
  4005c0:	8a8a      	ldrh	r2, [r1, #20]
{
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
  4005c2:	684c      	ldr	r4, [r1, #4]
  4005c4:	f004 040f 	and.w	r4, r4, #15
  4005c8:	4322      	orrs	r2, r4
			(p_channel->polarity << 9) |
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
			(p_channel->counter_event) |
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
  4005ca:	890c      	ldrh	r4, [r1, #8]
  4005cc:	4322      	orrs	r2, r4
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
			(p_channel->polarity << 9) |
  4005ce:	7a8c      	ldrb	r4, [r1, #10]
  4005d0:	ea42 2244 	orr.w	r2, r2, r4, lsl #9
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
			(p_channel->counter_event) |
			(p_channel->b_deadtime_generator << 16) |
  4005d4:	7d8c      	ldrb	r4, [r1, #22]
  4005d6:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
			(p_channel->b_pwmh_output_inverted << 17) |
  4005da:	7dcc      	ldrb	r4, [r1, #23]
  4005dc:	ea42 4244 	orr.w	r2, r2, r4, lsl #17
			(p_channel->b_pwml_output_inverted << 18) |
  4005e0:	7e0c      	ldrb	r4, [r1, #24]
{
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
  4005e2:	ea42 4284 	orr.w	r2, r2, r4, lsl #18
  4005e6:	eb00 1443 	add.w	r4, r0, r3, lsl #5
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
#endif
			(p_channel->alignment);
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = tmp_reg;
  4005ea:	f8c4 2200 	str.w	r2, [r4, #512]	; 0x200

	/* Channel Duty Cycle Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CDTY = p_channel->ul_duty;
  4005ee:	68ca      	ldr	r2, [r1, #12]
  4005f0:	f8c4 2204 	str.w	r2, [r4, #516]	; 0x204

	/* Channel Period Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
  4005f4:	690a      	ldr	r2, [r1, #16]
  4005f6:	f8c4 220c 	str.w	r2, [r4, #524]	; 0x20c
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
  4005fa:	7d8a      	ldrb	r2, [r1, #22]
  4005fc:	b13a      	cbz	r2, 40060e <pwm_channel_init+0x52>
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
				PWM_DT_DTL(p_channel->
  4005fe:	8b8c      	ldrh	r4, [r1, #28]
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
  400600:	8b4a      	ldrh	r2, [r1, #26]
  400602:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
  400606:	eb00 1443 	add.w	r4, r0, r3, lsl #5
  40060a:	f8c4 2218 	str.w	r2, [r4, #536]	; 0x218
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
  40060e:	6c84      	ldr	r4, [r0, #72]	; 0x48
  400610:	f04f 1201 	mov.w	r2, #65537	; 0x10001
  400614:	409a      	lsls	r2, r3
  400616:	43d2      	mvns	r2, r2
  400618:	ea02 0504 	and.w	r5, r2, r4
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
			(((p_channel->output_selection.b_override_pwml) << ch_num)
  40061c:	7fcc      	ldrb	r4, [r1, #31]
  40061e:	fa04 f603 	lsl.w	r6, r4, r3
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
  400622:	7f8c      	ldrb	r4, [r1, #30]
  400624:	409c      	lsls	r4, r3
  400626:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
  40062a:	432c      	orrs	r4, r5
			(((p_channel->output_selection.b_override_pwml) << ch_num)
					<< 16);
	p_pwm->PWM_OS = tmp_reg;
  40062c:	6484      	str	r4, [r0, #72]	; 0x48

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
  40062e:	6c44      	ldr	r4, [r0, #68]	; 0x44
  400630:	4014      	ands	r4, r2
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
			(((p_channel->output_selection.override_level_pwml) << ch_num)
  400632:	f891 2021 	ldrb.w	r2, [r1, #33]	; 0x21
  400636:	fa02 f503 	lsl.w	r5, r2, r3
					<< 16);
	p_pwm->PWM_OS = tmp_reg;

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
  40063a:	f891 2020 	ldrb.w	r2, [r1, #32]
  40063e:	409a      	lsls	r2, r3
  400640:	ea42 4205 	orr.w	r2, r2, r5, lsl #16
  400644:	4322      	orrs	r2, r4
			(((p_channel->output_selection.override_level_pwml) << ch_num)
					<< 16);
	p_pwm->PWM_OOV = tmp_reg;
  400646:	6442      	str	r2, [r0, #68]	; 0x44

	/* Sync Channels Mode Register */
	uint32_t channel = (1 << ch_num);
  400648:	2201      	movs	r2, #1
  40064a:	409a      	lsls	r2, r3
	if (p_channel->b_sync_ch) {
  40064c:	f891 4022 	ldrb.w	r4, [r1, #34]	; 0x22
  400650:	b11c      	cbz	r4, 40065a <pwm_channel_init+0x9e>
		p_pwm->PWM_SCM |= channel;
  400652:	6a04      	ldr	r4, [r0, #32]
  400654:	4314      	orrs	r4, r2
  400656:	6204      	str	r4, [r0, #32]
  400658:	e003      	b.n	400662 <pwm_channel_init+0xa6>
	} else {
		p_pwm->PWM_SCM &= ~((uint32_t) channel);
  40065a:	6a04      	ldr	r4, [r0, #32]
  40065c:	ea24 0402 	bic.w	r4, r4, r2
  400660:	6204      	str	r4, [r0, #32]
		} else {
			p_pwm->PWM_FPV1 &= (~((0x01 << ch_num) << 16));
		}
	}
#else
	if (p_channel->ul_fault_output_pwmh == PWM_HIGH) {
  400662:	f891 4024 	ldrb.w	r4, [r1, #36]	; 0x24
  400666:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= (0x01 << ch_num);
  400668:	6e84      	ldr	r4, [r0, #104]	; 0x68
  40066a:	bf0c      	ite	eq
  40066c:	4314      	orreq	r4, r2
	} else {
		p_pwm->PWM_FPV &= (~(0x01 << ch_num));
  40066e:	4394      	bicne	r4, r2
  400670:	6684      	str	r4, [r0, #104]	; 0x68
	}
	if (p_channel->ul_fault_output_pwml == PWM_HIGH) {
  400672:	f891 4025 	ldrb.w	r4, [r1, #37]	; 0x25
  400676:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= ((0x01 << ch_num) << 16);
  400678:	6e84      	ldr	r4, [r0, #104]	; 0x68
  40067a:	bf0c      	ite	eq
  40067c:	ea44 4202 	orreq.w	r2, r4, r2, lsl #16
	} else {
		p_pwm->PWM_FPV &= (~((0x01 << ch_num) << 16));
  400680:	ea24 4202 	bicne.w	r2, r4, r2, lsl #16
  400684:	6682      	str	r2, [r0, #104]	; 0x68
	}
#endif

#if (SAM3U || SAM3S || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
	ch_num *= 8;
	fault_enable_reg = p_pwm->PWM_FPE;
  400686:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
		p_pwm->PWM_FPE2 = fault_enable_reg;
	}
#endif

#if (SAM3U || SAM3S || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
	ch_num *= 8;
  400688:	00db      	lsls	r3, r3, #3
	fault_enable_reg = p_pwm->PWM_FPE;
	fault_enable_reg &= ~(0xFF << ch_num);
  40068a:	24ff      	movs	r4, #255	; 0xff
  40068c:	409c      	lsls	r4, r3
  40068e:	ea22 0404 	bic.w	r4, r2, r4
	fault_enable_reg |= ((p_channel->fault_id) << ch_num);
  400692:	f891 2023 	ldrb.w	r2, [r1, #35]	; 0x23
  400696:	fa02 f303 	lsl.w	r3, r2, r3
  40069a:	4323      	orrs	r3, r4
	p_pwm->PWM_FPE = fault_enable_reg;
  40069c:	66c3      	str	r3, [r0, #108]	; 0x6c
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR |= (p_channel->ul_ppm_mode & PWM_CMR_PPM);
#endif
	
	
	return 0;
}
  40069e:	2000      	movs	r0, #0
  4006a0:	bc70      	pop	{r4, r5, r6}
  4006a2:	4770      	bx	lr

004006a4 <pwm_channel_update_duty>:
 *
 * \retval 0 if changing succeeds, otherwise fails.
 */
uint32_t pwm_channel_update_duty(Pwm *p_pwm, pwm_channel_t *p_channel,
		uint32_t ul_duty)
{
  4006a4:	b410      	push	{r4}
	uint32_t ch_num = p_channel->channel;
  4006a6:	680c      	ldr	r4, [r1, #0]

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
  4006a8:	690b      	ldr	r3, [r1, #16]
  4006aa:	4293      	cmp	r3, r2
  4006ac:	d306      	bcc.n	4006bc <pwm_channel_update_duty+0x18>
		return PWM_INVALID_ARGUMENT;
	} else {
		/* Save new duty cycle value */
		p_channel->ul_duty = ul_duty;
  4006ae:	60ca      	str	r2, [r1, #12]
		mode &= ~PWM_CMR_CPD;
		p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = mode;

		p_pwm->PWM_CH_NUM[ch_num].PWM_CUPD = ul_duty;
#else
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
  4006b0:	eb00 1044 	add.w	r0, r0, r4, lsl #5
  4006b4:	f8c0 2208 	str.w	r2, [r0, #520]	; 0x208
#endif
	}

	return 0;
  4006b8:	2000      	movs	r0, #0
  4006ba:	e001      	b.n	4006c0 <pwm_channel_update_duty+0x1c>
{
	uint32_t ch_num = p_channel->channel;

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
		return PWM_INVALID_ARGUMENT;
  4006bc:	f64f 70ff 	movw	r0, #65535	; 0xffff
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
#endif
	}

	return 0;
}
  4006c0:	f85d 4b04 	ldr.w	r4, [sp], #4
  4006c4:	4770      	bx	lr
  4006c6:	bf00      	nop

004006c8 <pwm_channel_enable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to enable.
 */
void pwm_channel_enable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_ENA = (1 << ul_channel);
  4006c8:	2301      	movs	r3, #1
  4006ca:	408b      	lsls	r3, r1
  4006cc:	6043      	str	r3, [r0, #4]
  4006ce:	4770      	bx	lr

004006d0 <pwm_channel_disable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to disable.
 */
void pwm_channel_disable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_DIS = (1 << ul_channel);
  4006d0:	2301      	movs	r3, #1
  4006d2:	408b      	lsls	r3, r1
  4006d4:	6083      	str	r3, [r0, #8]
  4006d6:	4770      	bx	lr

004006d8 <pwm_channel_disable_interrupt>:
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	p_pwm->PWM_IDR = (1 << ul_event);
	/* avoid Cppcheck Warning */
	UNUSED(ul_fault);
#else
	p_pwm->PWM_IDR1 = (1 << ul_event) | (1 << (ul_fault + 16));
  4006d8:	3210      	adds	r2, #16
  4006da:	2301      	movs	r3, #1
  4006dc:	fa03 f202 	lsl.w	r2, r3, r2
  4006e0:	408b      	lsls	r3, r1
  4006e2:	4313      	orrs	r3, r2
  4006e4:	6143      	str	r3, [r0, #20]
  4006e6:	4770      	bx	lr

004006e8 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  4006e8:	b508      	push	{r3, lr}
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  4006ea:	2015      	movs	r0, #21
  4006ec:	4b01      	ldr	r3, [pc, #4]	; (4006f4 <spi_enable_clock+0xc>)
  4006ee:	4798      	blx	r3
  4006f0:	bd08      	pop	{r3, pc}
  4006f2:	bf00      	nop
  4006f4:	00403fd1 	.word	0x00403fd1

004006f8 <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  4006f8:	6843      	ldr	r3, [r0, #4]
  4006fa:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  4006fe:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  400700:	6843      	ldr	r3, [r0, #4]
  400702:	0409      	lsls	r1, r1, #16
  400704:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  400708:	430b      	orrs	r3, r1
  40070a:	6043      	str	r3, [r0, #4]
  40070c:	4770      	bx	lr
  40070e:	bf00      	nop

00400710 <spi_set_delay_between_chip_select>:
 * \param p_spi Pointer to an SPI instance.
 * \param ul_delay Delay between chip selects (in number of MCK clocks).
 */
void spi_set_delay_between_chip_select(Spi *p_spi, uint32_t ul_delay)
{
	p_spi->SPI_MR &= (~SPI_MR_DLYBCS_Msk);
  400710:	6843      	ldr	r3, [r0, #4]
  400712:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  400716:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_DLYBCS(ul_delay);
  400718:	6843      	ldr	r3, [r0, #4]
  40071a:	ea43 6101 	orr.w	r1, r3, r1, lsl #24
  40071e:	6041      	str	r1, [r0, #4]
  400720:	4770      	bx	lr
  400722:	bf00      	nop

00400724 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  400724:	b132      	cbz	r2, 400734 <spi_set_clock_polarity+0x10>
  400726:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  40072a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40072c:	f043 0301 	orr.w	r3, r3, #1
  400730:	6303      	str	r3, [r0, #48]	; 0x30
  400732:	4770      	bx	lr
  400734:	eb00 0081 	add.w	r0, r0, r1, lsl #2
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  400738:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40073a:	f023 0301 	bic.w	r3, r3, #1
  40073e:	6303      	str	r3, [r0, #48]	; 0x30
  400740:	4770      	bx	lr
  400742:	bf00      	nop

00400744 <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  400744:	b132      	cbz	r2, 400754 <spi_set_clock_phase+0x10>
  400746:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  40074a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40074c:	f043 0302 	orr.w	r3, r3, #2
  400750:	6303      	str	r3, [r0, #48]	; 0x30
  400752:	4770      	bx	lr
  400754:	eb00 0081 	add.w	r0, r0, r1, lsl #2
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  400758:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40075a:	f023 0302 	bic.w	r3, r3, #2
  40075e:	6303      	str	r3, [r0, #48]	; 0x30
  400760:	4770      	bx	lr
  400762:	bf00      	nop

00400764 <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  400764:	2a04      	cmp	r2, #4
  400766:	d10a      	bne.n	40077e <spi_configure_cs_behavior+0x1a>
  400768:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  40076c:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40076e:	f023 0308 	bic.w	r3, r3, #8
  400772:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  400774:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400776:	f043 0304 	orr.w	r3, r3, #4
  40077a:	6303      	str	r3, [r0, #48]	; 0x30
  40077c:	4770      	bx	lr
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  40077e:	b952      	cbnz	r2, 400796 <spi_configure_cs_behavior+0x32>
  400780:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400784:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400786:	f023 0308 	bic.w	r3, r3, #8
  40078a:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  40078c:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40078e:	f023 0304 	bic.w	r3, r3, #4
  400792:	6303      	str	r3, [r0, #48]	; 0x30
  400794:	4770      	bx	lr
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  400796:	2a08      	cmp	r2, #8
  400798:	d105      	bne.n	4007a6 <spi_configure_cs_behavior+0x42>
  40079a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  40079e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4007a0:	f043 0308 	orr.w	r3, r3, #8
  4007a4:	6303      	str	r3, [r0, #48]	; 0x30
  4007a6:	4770      	bx	lr

004007a8 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  4007a8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  4007ac:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4007ae:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  4007b2:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  4007b4:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4007b6:	431a      	orrs	r2, r3
  4007b8:	630a      	str	r2, [r1, #48]	; 0x30
  4007ba:	4770      	bx	lr

004007bc <spi_calc_baudrate_div>:
 * \return Divider or error code.
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
  4007bc:	1e43      	subs	r3, r0, #1
	int baud_div = div_ceil(mck, baudrate);
  4007be:	4419      	add	r1, r3
  4007c0:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  4007c4:	1e43      	subs	r3, r0, #1
  4007c6:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  4007c8:	bf94      	ite	ls
  4007ca:	b280      	uxthls	r0, r0
{
	int baud_div = div_ceil(mck, baudrate);

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
		return -1;
  4007cc:	f64f 70ff 	movwhi	r0, #65535	; 0xffff
	}

	return baud_div;
}
  4007d0:	b200      	sxth	r0, r0
  4007d2:	4770      	bx	lr

004007d4 <spi_set_baudrate_div>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param uc_baudrate_divider Baudrate divider from MCK.
 */
void spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
  4007d4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  4007d8:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4007da:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  4007de:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  4007e0:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4007e2:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
  4007e6:	630a      	str	r2, [r1, #48]	; 0x30
  4007e8:	4770      	bx	lr
  4007ea:	bf00      	nop

004007ec <spi_set_transfer_delay>:
 * \param uc_dlybs Delay before SPCK (in number of MCK clocks).
 * \param uc_dlybct Delay between consecutive transfers (in number of MCK clocks).
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
  4007ec:	b410      	push	{r4}
  4007ee:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
  4007f2:	6b08      	ldr	r0, [r1, #48]	; 0x30
  4007f4:	b280      	uxth	r0, r0
  4007f6:	6308      	str	r0, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  4007f8:	6b0c      	ldr	r4, [r1, #48]	; 0x30
  4007fa:	ea44 6303 	orr.w	r3, r4, r3, lsl #24
  4007fe:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  400802:	630a      	str	r2, [r1, #48]	; 0x30
			| SPI_CSR_DLYBCT(uc_dlybct);
}
  400804:	f85d 4b04 	ldr.w	r4, [sp], #4
  400808:	4770      	bx	lr
  40080a:	bf00      	nop

0040080c <twi_enable_master_mode>:
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
  40080c:	2308      	movs	r3, #8
  40080e:	6003      	str	r3, [r0, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
  400810:	2320      	movs	r3, #32
  400812:	6003      	str	r3, [r0, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
  400814:	2304      	movs	r3, #4
  400816:	6003      	str	r3, [r0, #0]
  400818:	4770      	bx	lr
  40081a:	bf00      	nop

0040081c <twi_set_speed>:
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
  40081c:	4b0f      	ldr	r3, [pc, #60]	; (40085c <twi_set_speed+0x40>)
  40081e:	4299      	cmp	r1, r3
  400820:	d819      	bhi.n	400856 <twi_set_speed+0x3a>
		return FAIL;
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  400822:	0049      	lsls	r1, r1, #1
  400824:	fbb2 f2f1 	udiv	r2, r2, r1
  400828:	3a04      	subs	r2, #4

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  40082a:	2aff      	cmp	r2, #255	; 0xff
  40082c:	d907      	bls.n	40083e <twi_set_speed+0x22>
  40082e:	2300      	movs	r3, #0
		/* Increase clock divider */
		ckdiv++;
  400830:	3301      	adds	r3, #1
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
  400832:	0852      	lsrs	r2, r2, #1
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400834:	2aff      	cmp	r2, #255	; 0xff
  400836:	d903      	bls.n	400840 <twi_set_speed+0x24>
  400838:	2b07      	cmp	r3, #7
  40083a:	d1f9      	bne.n	400830 <twi_set_speed+0x14>
  40083c:	e000      	b.n	400840 <twi_set_speed+0x24>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
  40083e:	2300      	movs	r3, #0
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  400840:	0211      	lsls	r1, r2, #8
  400842:	b289      	uxth	r1, r1
			TWI_CWGR_CKDIV(ckdiv);
  400844:	041b      	lsls	r3, r3, #16
  400846:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
  40084a:	430b      	orrs	r3, r1
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  40084c:	b2d2      	uxtb	r2, r2
  40084e:	431a      	orrs	r2, r3
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
  400850:	6102      	str	r2, [r0, #16]
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
  400852:	2000      	movs	r0, #0
  400854:	4770      	bx	lr
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
		return FAIL;
  400856:	2001      	movs	r0, #1
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
}
  400858:	4770      	bx	lr
  40085a:	bf00      	nop
  40085c:	00061a80 	.word	0x00061a80

00400860 <twi_master_init>:
 * \param p_opt Options for initializing the TWI module (see \ref twi_options_t).
 *
 * \return TWI_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twi_master_init(Twi *p_twi, const twi_options_t *p_opt)
{
  400860:	b538      	push	{r3, r4, r5, lr}
  400862:	4604      	mov	r4, r0
  400864:	460d      	mov	r5, r1
	uint32_t status = TWI_SUCCESS;

	/* Disable TWI interrupts */
	p_twi->TWI_IDR = ~0UL;
  400866:	f04f 33ff 	mov.w	r3, #4294967295
  40086a:	6283      	str	r3, [r0, #40]	; 0x28

	/* Dummy read in status register */
	p_twi->TWI_SR;
  40086c:	6a03      	ldr	r3, [r0, #32]
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
  40086e:	2380      	movs	r3, #128	; 0x80
  400870:	6003      	str	r3, [r0, #0]
	p_twi->TWI_RHR;
  400872:	6b03      	ldr	r3, [r0, #48]	; 0x30
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
  400874:	2308      	movs	r3, #8
  400876:	6003      	str	r3, [r0, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
  400878:	2320      	movs	r3, #32
  40087a:	6003      	str	r3, [r0, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
  40087c:	2304      	movs	r3, #4
  40087e:	6003      	str	r3, [r0, #0]
	twi_reset(p_twi);

	twi_enable_master_mode(p_twi);

	/* Select the speed */
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
  400880:	6849      	ldr	r1, [r1, #4]
  400882:	682a      	ldr	r2, [r5, #0]
  400884:	4b05      	ldr	r3, [pc, #20]	; (40089c <twi_master_init+0x3c>)
  400886:	4798      	blx	r3
  400888:	2801      	cmp	r0, #1
  40088a:	bf14      	ite	ne
  40088c:	2000      	movne	r0, #0
  40088e:	2001      	moveq	r0, #1
		/* The desired speed setting is rejected */
		status = TWI_INVALID_ARGUMENT;
	}

	if (p_opt->smbus == 1) {
  400890:	7a6b      	ldrb	r3, [r5, #9]
  400892:	2b01      	cmp	r3, #1
		p_twi->TWI_CR = TWI_CR_QUICK;
  400894:	bf04      	itt	eq
  400896:	2340      	moveq	r3, #64	; 0x40
  400898:	6023      	streq	r3, [r4, #0]
	}

	return status;
}
  40089a:	bd38      	pop	{r3, r4, r5, pc}
  40089c:	0040081d 	.word	0x0040081d

004008a0 <twi_master_read>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were read, error code otherwise.
 */
uint32_t twi_master_read(Twi *p_twi, twi_packet_t *p_packet)
{
  4008a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint32_t status;
	uint32_t cnt = p_packet->length;
  4008a4:	68ca      	ldr	r2, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
  4008a6:	688d      	ldr	r5, [r1, #8]
	uint8_t stop_sent = 0;
	uint32_t timeout = TWI_TIMEOUT;;
	
	/* Check argument */
	if (cnt == 0) {
  4008a8:	2a00      	cmp	r2, #0
  4008aa:	d048      	beq.n	40093e <twi_master_read+0x9e>
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
  4008ac:	2600      	movs	r6, #0
  4008ae:	6046      	str	r6, [r0, #4]
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
  4008b0:	684b      	ldr	r3, [r1, #4]
  4008b2:	021b      	lsls	r3, r3, #8
  4008b4:	f403 7340 	and.w	r3, r3, #768	; 0x300
  4008b8:	f443 5480 	orr.w	r4, r3, #4096	; 0x1000
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
  4008bc:	7c0b      	ldrb	r3, [r1, #16]
  4008be:	041b      	lsls	r3, r3, #16
  4008c0:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
  4008c4:	4323      	orrs	r3, r4
  4008c6:	6043      	str	r3, [r0, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
  4008c8:	60c6      	str	r6, [r0, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  4008ca:	684c      	ldr	r4, [r1, #4]
 */
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
  4008cc:	b15c      	cbz	r4, 4008e6 <twi_master_read+0x46>
		return 0;

	val = addr[0];
  4008ce:	780b      	ldrb	r3, [r1, #0]
	if (len > 1) {
  4008d0:	2c01      	cmp	r4, #1
		val <<= 8;
		val |= addr[1];
  4008d2:	bfc4      	itt	gt
  4008d4:	784e      	ldrbgt	r6, [r1, #1]
  4008d6:	ea46 2303 	orrgt.w	r3, r6, r3, lsl #8
	}
	if (len > 2) {
  4008da:	2c02      	cmp	r4, #2
  4008dc:	dd04      	ble.n	4008e8 <twi_master_read+0x48>
		val <<= 8;
		val |= addr[2];
  4008de:	7889      	ldrb	r1, [r1, #2]
  4008e0:	ea41 2303 	orr.w	r3, r1, r3, lsl #8
  4008e4:	e000      	b.n	4008e8 <twi_master_read+0x48>
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
		return 0;
  4008e6:	2300      	movs	r3, #0
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  4008e8:	60c3      	str	r3, [r0, #12]

	/* Send a START condition */
	if (cnt == 1) {
  4008ea:	2a01      	cmp	r2, #1
  4008ec:	d103      	bne.n	4008f6 <twi_master_read+0x56>
		p_twi->TWI_CR = TWI_CR_START | TWI_CR_STOP;
  4008ee:	2303      	movs	r3, #3
  4008f0:	6003      	str	r3, [r0, #0]
		stop_sent = 1;
  4008f2:	2701      	movs	r7, #1
  4008f4:	e02f      	b.n	400956 <twi_master_read+0xb6>
	} else {
		p_twi->TWI_CR = TWI_CR_START;
  4008f6:	2301      	movs	r3, #1
  4008f8:	6003      	str	r3, [r0, #0]
		stop_sent = 0;
  4008fa:	2700      	movs	r7, #0
  4008fc:	e02b      	b.n	400956 <twi_master_read+0xb6>
		if (cnt == 1  && !stop_sent) {
			p_twi->TWI_CR = TWI_CR_STOP;
			stop_sent = 1;
		}

		if (!(status & TWI_SR_RXRDY)) {
  4008fe:	4621      	mov	r1, r4
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
  400900:	6a03      	ldr	r3, [r0, #32]
		if (status & TWI_SR_NACK) {
  400902:	f413 7f80 	tst.w	r3, #256	; 0x100
  400906:	d11d      	bne.n	400944 <twi_master_read+0xa4>
			return TWI_RECEIVE_NACK;
		}

		if (!timeout--) {
  400908:	1e4c      	subs	r4, r1, #1
  40090a:	b1f1      	cbz	r1, 40094a <twi_master_read+0xaa>
			return TWI_ERROR_TIMEOUT;
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
  40090c:	2a01      	cmp	r2, #1
  40090e:	d104      	bne.n	40091a <twi_master_read+0x7a>
  400910:	bb77      	cbnz	r7, 400970 <twi_master_read+0xd0>
			p_twi->TWI_CR = TWI_CR_STOP;
  400912:	f8c0 8000 	str.w	r8, [r0]
			stop_sent = 1;
  400916:	4667      	mov	r7, ip
  400918:	e02a      	b.n	400970 <twi_master_read+0xd0>
		}

		if (!(status & TWI_SR_RXRDY)) {
  40091a:	f013 0f02 	tst.w	r3, #2
  40091e:	d005      	beq.n	40092c <twi_master_read+0x8c>
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
  400920:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400922:	702b      	strb	r3, [r5, #0]

		cnt--;
  400924:	3a01      	subs	r2, #1
		}

		if (!(status & TWI_SR_RXRDY)) {
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
  400926:	3501      	adds	r5, #1

		cnt--;
		timeout = TWI_TIMEOUT;
  400928:	4631      	mov	r1, r6
  40092a:	e000      	b.n	40092e <twi_master_read+0x8e>
  40092c:	4621      	mov	r1, r4
	} else {
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
  40092e:	2a00      	cmp	r2, #0
  400930:	d1e6      	bne.n	400900 <twi_master_read+0x60>

		cnt--;
		timeout = TWI_TIMEOUT;
	}

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  400932:	6a03      	ldr	r3, [r0, #32]
  400934:	f013 0f01 	tst.w	r3, #1
  400938:	d0fb      	beq.n	400932 <twi_master_read+0x92>
	}

	p_twi->TWI_SR;
  40093a:	6a03      	ldr	r3, [r0, #32]

	return TWI_SUCCESS;
  40093c:	e01c      	b.n	400978 <twi_master_read+0xd8>
	uint8_t stop_sent = 0;
	uint32_t timeout = TWI_TIMEOUT;;
	
	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
  40093e:	f04f 0e01 	mov.w	lr, #1
  400942:	e019      	b.n	400978 <twi_master_read+0xd8>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  400944:	f04f 0e05 	mov.w	lr, #5
  400948:	e016      	b.n	400978 <twi_master_read+0xd8>
		}

		if (!timeout--) {
			return TWI_ERROR_TIMEOUT;
  40094a:	f04f 0e09 	mov.w	lr, #9
  40094e:	e013      	b.n	400978 <twi_master_read+0xd8>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  400950:	f04f 0e05 	mov.w	lr, #5
  400954:	e010      	b.n	400978 <twi_master_read+0xd8>
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
  400956:	6a03      	ldr	r3, [r0, #32]
		if (status & TWI_SR_NACK) {
  400958:	f413 7e80 	ands.w	lr, r3, #256	; 0x100
  40095c:	d1f8      	bne.n	400950 <twi_master_read+0xb0>
  40095e:	f643 2497 	movw	r4, #14999	; 0x3a97
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;

		cnt--;
		timeout = TWI_TIMEOUT;
  400962:	f643 2698 	movw	r6, #15000	; 0x3a98
			return TWI_ERROR_TIMEOUT;
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
			p_twi->TWI_CR = TWI_CR_STOP;
  400966:	f04f 0802 	mov.w	r8, #2
			stop_sent = 1;
  40096a:	f04f 0c01 	mov.w	ip, #1
  40096e:	e7cd      	b.n	40090c <twi_master_read+0x6c>
		}

		if (!(status & TWI_SR_RXRDY)) {
  400970:	f013 0f02 	tst.w	r3, #2
  400974:	d0c3      	beq.n	4008fe <twi_master_read+0x5e>
  400976:	e7d3      	b.n	400920 <twi_master_read+0x80>
	}

	p_twi->TWI_SR;

	return TWI_SUCCESS;
}
  400978:	4670      	mov	r0, lr
  40097a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40097e:	bf00      	nop

00400980 <twi_master_write>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twi_master_write(Twi *p_twi, twi_packet_t *p_packet)
{
  400980:	4603      	mov	r3, r0
	uint32_t status;
	uint32_t cnt = p_packet->length;
  400982:	68ca      	ldr	r2, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
  400984:	6888      	ldr	r0, [r1, #8]

	/* Check argument */
	if (cnt == 0) {
  400986:	2a00      	cmp	r2, #0
  400988:	d040      	beq.n	400a0c <twi_master_write+0x8c>
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twi_master_write(Twi *p_twi, twi_packet_t *p_packet)
{
  40098a:	b470      	push	{r4, r5, r6}
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
  40098c:	2600      	movs	r6, #0
  40098e:	605e      	str	r6, [r3, #4]
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  400990:	7c0c      	ldrb	r4, [r1, #16]
  400992:	0424      	lsls	r4, r4, #16
  400994:	f404 05fe 	and.w	r5, r4, #8323072	; 0x7f0000
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
  400998:	684c      	ldr	r4, [r1, #4]
  40099a:	0224      	lsls	r4, r4, #8
  40099c:	f404 7440 	and.w	r4, r4, #768	; 0x300
		return TWI_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  4009a0:	432c      	orrs	r4, r5
  4009a2:	605c      	str	r4, [r3, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
  4009a4:	60de      	str	r6, [r3, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  4009a6:	684d      	ldr	r5, [r1, #4]
 */
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
  4009a8:	b15d      	cbz	r5, 4009c2 <twi_master_write+0x42>
		return 0;

	val = addr[0];
  4009aa:	780c      	ldrb	r4, [r1, #0]
	if (len > 1) {
  4009ac:	2d01      	cmp	r5, #1
		val <<= 8;
		val |= addr[1];
  4009ae:	bfc4      	itt	gt
  4009b0:	784e      	ldrbgt	r6, [r1, #1]
  4009b2:	ea46 2404 	orrgt.w	r4, r6, r4, lsl #8
	}
	if (len > 2) {
  4009b6:	2d02      	cmp	r5, #2
  4009b8:	dd04      	ble.n	4009c4 <twi_master_write+0x44>
		val <<= 8;
		val |= addr[2];
  4009ba:	7889      	ldrb	r1, [r1, #2]
  4009bc:	ea41 2404 	orr.w	r4, r1, r4, lsl #8
  4009c0:	e000      	b.n	4009c4 <twi_master_write+0x44>
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
		return 0;
  4009c2:	2400      	movs	r4, #0
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  4009c4:	60dc      	str	r4, [r3, #12]
  4009c6:	e00b      	b.n	4009e0 <twi_master_write+0x60>

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
  4009c8:	6a19      	ldr	r1, [r3, #32]
		if (status & TWI_SR_NACK) {
  4009ca:	f411 7f80 	tst.w	r1, #256	; 0x100
  4009ce:	d11f      	bne.n	400a10 <twi_master_write+0x90>
			return TWI_RECEIVE_NACK;
		}

		if (!(status & TWI_SR_TXRDY)) {
  4009d0:	f011 0f04 	tst.w	r1, #4
  4009d4:	d0f8      	beq.n	4009c8 <twi_master_write+0x48>
			continue;
		}
		p_twi->TWI_THR = *buffer++;
  4009d6:	f810 1b01 	ldrb.w	r1, [r0], #1
  4009da:	6359      	str	r1, [r3, #52]	; 0x34
	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);

	/* Send all bytes */
	while (cnt > 0) {
  4009dc:	3a01      	subs	r2, #1
  4009de:	d007      	beq.n	4009f0 <twi_master_write+0x70>
		status = p_twi->TWI_SR;
  4009e0:	6a19      	ldr	r1, [r3, #32]
		if (status & TWI_SR_NACK) {
  4009e2:	f411 7f80 	tst.w	r1, #256	; 0x100
  4009e6:	d115      	bne.n	400a14 <twi_master_write+0x94>
			return TWI_RECEIVE_NACK;
		}

		if (!(status & TWI_SR_TXRDY)) {
  4009e8:	f011 0f04 	tst.w	r1, #4
  4009ec:	d0ec      	beq.n	4009c8 <twi_master_write+0x48>
  4009ee:	e7f2      	b.n	4009d6 <twi_master_write+0x56>

		cnt--;
	}

	while (1) {
		status = p_twi->TWI_SR;
  4009f0:	6a1a      	ldr	r2, [r3, #32]
		if (status & TWI_SR_NACK) {
  4009f2:	f412 7080 	ands.w	r0, r2, #256	; 0x100
  4009f6:	d10f      	bne.n	400a18 <twi_master_write+0x98>
			return TWI_RECEIVE_NACK;
		}

		if (status & TWI_SR_TXRDY) {
  4009f8:	f012 0f04 	tst.w	r2, #4
  4009fc:	d0f8      	beq.n	4009f0 <twi_master_write+0x70>
			break;
		}
	}

	p_twi->TWI_CR = TWI_CR_STOP;
  4009fe:	2202      	movs	r2, #2
  400a00:	601a      	str	r2, [r3, #0]

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  400a02:	6a1a      	ldr	r2, [r3, #32]
  400a04:	f012 0f01 	tst.w	r2, #1
  400a08:	d0fb      	beq.n	400a02 <twi_master_write+0x82>
  400a0a:	e006      	b.n	400a1a <twi_master_write+0x9a>
	uint32_t cnt = p_packet->length;
	uint8_t *buffer = p_packet->buffer;

	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
  400a0c:	2001      	movs	r0, #1

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
	}

	return TWI_SUCCESS;
}
  400a0e:	4770      	bx	lr

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  400a10:	2005      	movs	r0, #5
  400a12:	e002      	b.n	400a1a <twi_master_write+0x9a>
  400a14:	2005      	movs	r0, #5
  400a16:	e000      	b.n	400a1a <twi_master_write+0x9a>
	}

	while (1) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  400a18:	2005      	movs	r0, #5

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
	}

	return TWI_SUCCESS;
}
  400a1a:	bc70      	pop	{r4, r5, r6}
  400a1c:	4770      	bx	lr
  400a1e:	bf00      	nop

00400a20 <twi_disable_interrupt>:
 * \param ul_sources Interrupts to be disabled.
 */
void twi_disable_interrupt(Twi *p_twi, uint32_t ul_sources)
{
	/* Disable the specified interrupts */
	p_twi->TWI_IDR = ul_sources;
  400a20:	6281      	str	r1, [r0, #40]	; 0x28
	/* Dummy read */
	p_twi->TWI_SR;
  400a22:	6a03      	ldr	r3, [r0, #32]
  400a24:	4770      	bx	lr
  400a26:	bf00      	nop

00400a28 <twi_get_interrupt_status>:
 *
 * \retval TWI interrupt status.
 */
uint32_t twi_get_interrupt_status(Twi *p_twi)
{
	return p_twi->TWI_SR;
  400a28:	6a00      	ldr	r0, [r0, #32]
}
  400a2a:	4770      	bx	lr

00400a2c <twi_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t twi_get_interrupt_mask(Twi *p_twi)
{
	return p_twi->TWI_IMR;
  400a2c:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  400a2e:	4770      	bx	lr

00400a30 <twi_init>:
#define TWI_SPEED				390000//100KHZ default


/********/
void twi_init(void)
{
  400a30:	b5f0      	push	{r4, r5, r6, r7, lr}
  400a32:	b085      	sub	sp, #20

	vTaskDelay(10/portTICK_RATE_MS);
  400a34:	200a      	movs	r0, #10
  400a36:	4f0f      	ldr	r7, [pc, #60]	; (400a74 <twi_init+0x44>)
  400a38:	47b8      	blx	r7
		
	 twi_master_options_t opt = {
  400a3a:	2300      	movs	r3, #0
  400a3c:	9303      	str	r3, [sp, #12]
  400a3e:	4b0e      	ldr	r3, [pc, #56]	; (400a78 <twi_init+0x48>)
  400a40:	9302      	str	r3, [sp, #8]
  400a42:	2319      	movs	r3, #25
  400a44:	f88d 300c 	strb.w	r3, [sp, #12]
typedef twi_packet_t twi_package_t;

static inline uint32_t twi_master_setup(twi_master_t p_twi,
		twi_master_options_t *p_opt)
{
	p_opt->master_clk = sysclk_get_cpu_hz();
  400a48:	ac04      	add	r4, sp, #16
  400a4a:	4b0c      	ldr	r3, [pc, #48]	; (400a7c <twi_init+0x4c>)
  400a4c:	f844 3d0c 	str.w	r3, [r4, #-12]!
  400a50:	2013      	movs	r0, #19
  400a52:	4b0b      	ldr	r3, [pc, #44]	; (400a80 <twi_init+0x50>)
  400a54:	4798      	blx	r3
	} else {
		// Do Nothing
	}
#endif

	return (twi_master_init(p_twi, p_opt));
  400a56:	4d0b      	ldr	r5, [pc, #44]	; (400a84 <twi_init+0x54>)
  400a58:	4628      	mov	r0, r5
  400a5a:	4621      	mov	r1, r4
  400a5c:	4e0a      	ldr	r6, [pc, #40]	; (400a88 <twi_init+0x58>)
  400a5e:	47b0      	blx	r6
		 .speed = TWI_SPEED,
		 .chip  = 0x19,
	 };
	 
	twi_master_setup(TWI0, &opt);
	vTaskDelay(10/portTICK_RATE_MS);
  400a60:	200a      	movs	r0, #10
  400a62:	47b8      	blx	r7
 	twi_master_init(TWI0, &opt);
  400a64:	4628      	mov	r0, r5
  400a66:	4621      	mov	r1, r4
  400a68:	47b0      	blx	r6
 	twi_master_enable(TWI0);
  400a6a:	4628      	mov	r0, r5
  400a6c:	4b07      	ldr	r3, [pc, #28]	; (400a8c <twi_init+0x5c>)
  400a6e:	4798      	blx	r3
 //	 vTaskDelay(200/portTICK_RATE_MS);
}
  400a70:	b005      	add	sp, #20
  400a72:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400a74:	00403271 	.word	0x00403271
  400a78:	0005f370 	.word	0x0005f370
  400a7c:	07270e00 	.word	0x07270e00
  400a80:	00403fd1 	.word	0x00403fd1
  400a84:	40018000 	.word	0x40018000
  400a88:	00400861 	.word	0x00400861
  400a8c:	0040080d 	.word	0x0040080d

00400a90 <eic_setup>:



 void eic_setup(void)	//external inerrupt
 {	
  400a90:	b530      	push	{r4, r5, lr}
  400a92:	b083      	sub	sp, #12
	 
	//pmc_enable_periph_clk(ID_PIOA);
	
	pio_set_input(PIOA, PIO_PA17, PIO_PULLUP);
  400a94:	4c17      	ldr	r4, [pc, #92]	; (400af4 <eic_setup+0x64>)
  400a96:	4620      	mov	r0, r4
  400a98:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  400a9c:	2201      	movs	r2, #1
  400a9e:	4d16      	ldr	r5, [pc, #88]	; (400af8 <eic_setup+0x68>)
  400aa0:	47a8      	blx	r5
	pio_set_input(PIOA, PIO_PA18, PIO_PULLUP);
  400aa2:	4620      	mov	r0, r4
  400aa4:	f44f 2180 	mov.w	r1, #262144	; 0x40000
  400aa8:	2201      	movs	r2, #1
  400aaa:	47a8      	blx	r5
	//pio_set_input(PIOA, PIO_PA24, PIO_PULLUP);
	
	pio_handler_set(PIOA, ID_PIOA, PIO_PA18, PIO_IT_RISE_EDGE, Semtech_IRQ0);
  400aac:	4b13      	ldr	r3, [pc, #76]	; (400afc <eic_setup+0x6c>)
  400aae:	9300      	str	r3, [sp, #0]
  400ab0:	4620      	mov	r0, r4
  400ab2:	210b      	movs	r1, #11
  400ab4:	f44f 2280 	mov.w	r2, #262144	; 0x40000
  400ab8:	2370      	movs	r3, #112	; 0x70
  400aba:	4d11      	ldr	r5, [pc, #68]	; (400b00 <eic_setup+0x70>)
  400abc:	47a8      	blx	r5
	pio_handler_set(PIOA, ID_PIOA, PIO_PA17, PIO_IT_RISE_EDGE, Semtech_IRQ1);
  400abe:	4b11      	ldr	r3, [pc, #68]	; (400b04 <eic_setup+0x74>)
  400ac0:	9300      	str	r3, [sp, #0]
  400ac2:	4620      	mov	r0, r4
  400ac4:	210b      	movs	r1, #11
  400ac6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
  400aca:	2370      	movs	r3, #112	; 0x70
  400acc:	47a8      	blx	r5
	//pio_handler_set(PIOA, ID_PIOA, PIO_PA24, PIO_IT_RISE_EDGE, Semtech_IRQ2);
	
	pio_enable_interrupt(PIOA, PIO_PA18);
  400ace:	4620      	mov	r0, r4
  400ad0:	f44f 2180 	mov.w	r1, #262144	; 0x40000
  400ad4:	4d0c      	ldr	r5, [pc, #48]	; (400b08 <eic_setup+0x78>)
  400ad6:	47a8      	blx	r5
	pio_enable_interrupt(PIOA, PIO_PA17);
  400ad8:	4620      	mov	r0, r4
  400ada:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  400ade:	47a8      	blx	r5
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400ae0:	4b0a      	ldr	r3, [pc, #40]	; (400b0c <eic_setup+0x7c>)
  400ae2:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400ae6:	601a      	str	r2, [r3, #0]
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  400ae8:	22a0      	movs	r2, #160	; 0xa0
  400aea:	f883 230b 	strb.w	r2, [r3, #779]	; 0x30b
	
	NVIC_EnableIRQ(PIOA_IRQn);
	NVIC_SetPriority(PIOA_IRQn,configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY);

 	
  400aee:	b003      	add	sp, #12
  400af0:	bd30      	pop	{r4, r5, pc}
  400af2:	bf00      	nop
  400af4:	400e0e00 	.word	0x400e0e00
  400af8:	00403c41 	.word	0x00403c41
  400afc:	004042a5 	.word	0x004042a5
  400b00:	00403e69 	.word	0x00403e69
  400b04:	004042f9 	.word	0x004042f9
  400b08:	00403ccd 	.word	0x00403ccd
  400b0c:	e000e100 	.word	0xe000e100

00400b10 <Filter_D>:
float	wanted_yaw=0;
uint16_t	wanted_power=0;

/* D filtrace */
Filter_D(float * D_p,float* D_r,float * D_y)
{	
  400b10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400b14:	b083      	sub	sp, #12
  400b16:	4680      	mov	r8, r0
  400b18:	460f      	mov	r7, r1
  400b1a:	4616      	mov	r6, r2
	
	static float Sum_p=0, Sum_r=0, Sum_y=0;
	static float Pole_p[ARRAY], Pole_r[ARRAY], Pole_y[ARRAY];
	static uint16_t counter=0;
	
	Sum_p+=*D_p;
  400b1c:	f8d0 a000 	ldr.w	sl, [r0]
  400b20:	4c2d      	ldr	r4, [pc, #180]	; (400bd8 <Filter_D+0xc8>)
  400b22:	4d2e      	ldr	r5, [pc, #184]	; (400bdc <Filter_D+0xcc>)
  400b24:	4650      	mov	r0, sl
  400b26:	6821      	ldr	r1, [r4, #0]
  400b28:	47a8      	blx	r5
  400b2a:	4681      	mov	r9, r0
  400b2c:	6020      	str	r0, [r4, #0]
	Pole_p[counter]=*D_p;
  400b2e:	4b2c      	ldr	r3, [pc, #176]	; (400be0 <Filter_D+0xd0>)
  400b30:	881c      	ldrh	r4, [r3, #0]
  400b32:	4b2c      	ldr	r3, [pc, #176]	; (400be4 <Filter_D+0xd4>)
  400b34:	f843 a024 	str.w	sl, [r3, r4, lsl #2]
	
	Sum_r+=*D_r;
  400b38:	f8d7 a000 	ldr.w	sl, [r7]
  400b3c:	f8df b0b8 	ldr.w	fp, [pc, #184]	; 400bf8 <Filter_D+0xe8>
  400b40:	4650      	mov	r0, sl
  400b42:	f8db 1000 	ldr.w	r1, [fp]
  400b46:	47a8      	blx	r5
  400b48:	9001      	str	r0, [sp, #4]
  400b4a:	f8cb 0000 	str.w	r0, [fp]
	Pole_r[counter]=*D_r;
  400b4e:	4b26      	ldr	r3, [pc, #152]	; (400be8 <Filter_D+0xd8>)
  400b50:	f843 a024 	str.w	sl, [r3, r4, lsl #2]
	
	Sum_y+=*D_y;
  400b54:	f8d6 a000 	ldr.w	sl, [r6]
  400b58:	4650      	mov	r0, sl
  400b5a:	4b24      	ldr	r3, [pc, #144]	; (400bec <Filter_D+0xdc>)
  400b5c:	6819      	ldr	r1, [r3, #0]
  400b5e:	47a8      	blx	r5
  400b60:	4605      	mov	r5, r0
	Pole_y[counter]=*D_y;
  400b62:	4b23      	ldr	r3, [pc, #140]	; (400bf0 <Filter_D+0xe0>)
  400b64:	f843 a024 	str.w	sl, [r3, r4, lsl #2]
	
	counter++;
  400b68:	3401      	adds	r4, #1
  400b6a:	b2a4      	uxth	r4, r4
	if (counter==ARRAY) counter=0;
  400b6c:	2c14      	cmp	r4, #20
  400b6e:	d002      	beq.n	400b76 <Filter_D+0x66>
	Pole_r[counter]=*D_r;
	
	Sum_y+=*D_y;
	Pole_y[counter]=*D_y;
	
	counter++;
  400b70:	4b1b      	ldr	r3, [pc, #108]	; (400be0 <Filter_D+0xd0>)
  400b72:	801c      	strh	r4, [r3, #0]
  400b74:	e002      	b.n	400b7c <Filter_D+0x6c>
	if (counter==ARRAY) counter=0;
  400b76:	2200      	movs	r2, #0
  400b78:	4b19      	ldr	r3, [pc, #100]	; (400be0 <Filter_D+0xd0>)
  400b7a:	801a      	strh	r2, [r3, #0]
	
	Sum_p-=Pole_p[counter];
  400b7c:	4b18      	ldr	r3, [pc, #96]	; (400be0 <Filter_D+0xd0>)
  400b7e:	f8b3 a000 	ldrh.w	sl, [r3]
  400b82:	4c1c      	ldr	r4, [pc, #112]	; (400bf4 <Filter_D+0xe4>)
  400b84:	4648      	mov	r0, r9
  400b86:	4b17      	ldr	r3, [pc, #92]	; (400be4 <Filter_D+0xd4>)
  400b88:	f853 102a 	ldr.w	r1, [r3, sl, lsl #2]
  400b8c:	47a0      	blx	r4
  400b8e:	4681      	mov	r9, r0
  400b90:	4b11      	ldr	r3, [pc, #68]	; (400bd8 <Filter_D+0xc8>)
  400b92:	6018      	str	r0, [r3, #0]
	Sum_r-=Pole_r[counter];
  400b94:	9801      	ldr	r0, [sp, #4]
  400b96:	4b14      	ldr	r3, [pc, #80]	; (400be8 <Filter_D+0xd8>)
  400b98:	f853 102a 	ldr.w	r1, [r3, sl, lsl #2]
  400b9c:	47a0      	blx	r4
  400b9e:	4683      	mov	fp, r0
  400ba0:	4b15      	ldr	r3, [pc, #84]	; (400bf8 <Filter_D+0xe8>)
  400ba2:	6018      	str	r0, [r3, #0]
	Sum_y-=Pole_y[counter];
  400ba4:	4628      	mov	r0, r5
  400ba6:	4b12      	ldr	r3, [pc, #72]	; (400bf0 <Filter_D+0xe0>)
  400ba8:	f853 102a 	ldr.w	r1, [r3, sl, lsl #2]
  400bac:	47a0      	blx	r4
  400bae:	4605      	mov	r5, r0
  400bb0:	4b0e      	ldr	r3, [pc, #56]	; (400bec <Filter_D+0xdc>)
  400bb2:	6018      	str	r0, [r3, #0]
	
	*D_p=(float)(Sum_p/ARRAY);
  400bb4:	4c11      	ldr	r4, [pc, #68]	; (400bfc <Filter_D+0xec>)
  400bb6:	4648      	mov	r0, r9
  400bb8:	4911      	ldr	r1, [pc, #68]	; (400c00 <Filter_D+0xf0>)
  400bba:	47a0      	blx	r4
  400bbc:	f8c8 0000 	str.w	r0, [r8]
	*D_r=(float)(Sum_r/ARRAY);
  400bc0:	4658      	mov	r0, fp
  400bc2:	490f      	ldr	r1, [pc, #60]	; (400c00 <Filter_D+0xf0>)
  400bc4:	47a0      	blx	r4
  400bc6:	6038      	str	r0, [r7, #0]
	*D_y=(float)(Sum_y/ARRAY);
  400bc8:	4628      	mov	r0, r5
  400bca:	490d      	ldr	r1, [pc, #52]	; (400c00 <Filter_D+0xf0>)
  400bcc:	47a0      	blx	r4
  400bce:	6030      	str	r0, [r6, #0]
}
  400bd0:	b003      	add	sp, #12
  400bd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400bd6:	bf00      	nop
  400bd8:	200005ac 	.word	0x200005ac
  400bdc:	004052fd 	.word	0x004052fd
  400be0:	200005e8 	.word	0x200005e8
  400be4:	2000050c 	.word	0x2000050c
  400be8:	2000055c 	.word	0x2000055c
  400bec:	200005b0 	.word	0x200005b0
  400bf0:	200004bc 	.word	0x200004bc
  400bf4:	004052f9 	.word	0x004052f9
  400bf8:	200005d8 	.word	0x200005d8
  400bfc:	00405675 	.word	0x00405675
  400c00:	41a00000 	.word	0x41a00000

00400c04 <PID_Calculate>:

/* PID */
PID_Calculate(Motor_Queue *position,PID_terms *pid)
{	
  400c04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  400c08:	b086      	sub	sp, #24
  400c0a:	4607      	mov	r7, r0
  400c0c:	460c      	mov	r4, r1
	static float prev_error_p, prev_error_r, prev_error_y;
	static float  dt=0.001f;
	static portTickType CurrentTime=0;
	static portTickType LastTime=0;
		
	LastTime=CurrentTime;
  400c0e:	4d4f      	ldr	r5, [pc, #316]	; (400d4c <PID_Calculate+0x148>)
  400c10:	4e4f      	ldr	r6, [pc, #316]	; (400d50 <PID_Calculate+0x14c>)
  400c12:	6833      	ldr	r3, [r6, #0]
  400c14:	602b      	str	r3, [r5, #0]
	CurrentTime=xTaskGetTickCount();
  400c16:	4b4f      	ldr	r3, [pc, #316]	; (400d54 <PID_Calculate+0x150>)
  400c18:	4798      	blx	r3
  400c1a:	6030      	str	r0, [r6, #0]
	dt=(double)((CurrentTime-LastTime));
  400c1c:	682b      	ldr	r3, [r5, #0]
  400c1e:	1ac0      	subs	r0, r0, r3
  400c20:	4b4d      	ldr	r3, [pc, #308]	; (400d58 <PID_Calculate+0x154>)
  400c22:	4798      	blx	r3
  400c24:	4b4d      	ldr	r3, [pc, #308]	; (400d5c <PID_Calculate+0x158>)
  400c26:	4798      	blx	r3
	dt/=1000;			
  400c28:	494d      	ldr	r1, [pc, #308]	; (400d60 <PID_Calculate+0x15c>)
  400c2a:	4b4e      	ldr	r3, [pc, #312]	; (400d64 <PID_Calculate+0x160>)
  400c2c:	4798      	blx	r3
  400c2e:	4605      	mov	r5, r0
  400c30:	4b4d      	ldr	r3, [pc, #308]	; (400d68 <PID_Calculate+0x164>)
  400c32:	6018      	str	r0, [r3, #0]
	/* P sloka */
	p_p = wanted_pitch - position->pitch;
  400c34:	4e4d      	ldr	r6, [pc, #308]	; (400d6c <PID_Calculate+0x168>)
  400c36:	4b4e      	ldr	r3, [pc, #312]	; (400d70 <PID_Calculate+0x16c>)
  400c38:	6818      	ldr	r0, [r3, #0]
  400c3a:	6839      	ldr	r1, [r7, #0]
  400c3c:	47b0      	blx	r6
  400c3e:	9005      	str	r0, [sp, #20]
	p_r = wanted_roll - position->roll;
  400c40:	4b4c      	ldr	r3, [pc, #304]	; (400d74 <PID_Calculate+0x170>)
  400c42:	6818      	ldr	r0, [r3, #0]
  400c44:	6879      	ldr	r1, [r7, #4]
  400c46:	47b0      	blx	r6
  400c48:	9004      	str	r0, [sp, #16]
	p_y = wanted_yaw - position->yaw;
  400c4a:	4b4b      	ldr	r3, [pc, #300]	; (400d78 <PID_Calculate+0x174>)
  400c4c:	6818      	ldr	r0, [r3, #0]
  400c4e:	68b9      	ldr	r1, [r7, #8]
  400c50:	47b0      	blx	r6
  400c52:	9003      	str	r0, [sp, #12]
	
	/* I poloka */
	integral_p = integral_p + p_p*dt;
  400c54:	9905      	ldr	r1, [sp, #20]
  400c56:	4f49      	ldr	r7, [pc, #292]	; (400d7c <PID_Calculate+0x178>)
  400c58:	4628      	mov	r0, r5
  400c5a:	47b8      	blx	r7
  400c5c:	f8df 8130 	ldr.w	r8, [pc, #304]	; 400d90 <PID_Calculate+0x18c>
  400c60:	4e47      	ldr	r6, [pc, #284]	; (400d80 <PID_Calculate+0x17c>)
  400c62:	f8d8 1000 	ldr.w	r1, [r8]
  400c66:	47b0      	blx	r6
  400c68:	4681      	mov	r9, r0
  400c6a:	f8c8 0000 	str.w	r0, [r8]
	integral_r = integral_r + p_r*dt;
  400c6e:	9904      	ldr	r1, [sp, #16]
  400c70:	4628      	mov	r0, r5
  400c72:	47b8      	blx	r7
  400c74:	f8df a11c 	ldr.w	sl, [pc, #284]	; 400d94 <PID_Calculate+0x190>
  400c78:	f8da 1000 	ldr.w	r1, [sl]
  400c7c:	47b0      	blx	r6
  400c7e:	4680      	mov	r8, r0
  400c80:	f8ca 0000 	str.w	r0, [sl]
	integral_y = integral_y + p_y*dt;
  400c84:	9903      	ldr	r1, [sp, #12]
  400c86:	4628      	mov	r0, r5
  400c88:	47b8      	blx	r7
  400c8a:	4f3e      	ldr	r7, [pc, #248]	; (400d84 <PID_Calculate+0x180>)
  400c8c:	6839      	ldr	r1, [r7, #0]
  400c8e:	47b0      	blx	r6
  400c90:	4606      	mov	r6, r0
  400c92:	6038      	str	r0, [r7, #0]
	
	if (integral_p>5) integral_p=5;
  400c94:	4648      	mov	r0, r9
  400c96:	493c      	ldr	r1, [pc, #240]	; (400d88 <PID_Calculate+0x184>)
  400c98:	4b3c      	ldr	r3, [pc, #240]	; (400d8c <PID_Calculate+0x188>)
  400c9a:	4798      	blx	r3
  400c9c:	b110      	cbz	r0, 400ca4 <PID_Calculate+0xa0>
  400c9e:	4a3a      	ldr	r2, [pc, #232]	; (400d88 <PID_Calculate+0x184>)
  400ca0:	4b3b      	ldr	r3, [pc, #236]	; (400d90 <PID_Calculate+0x18c>)
  400ca2:	601a      	str	r2, [r3, #0]
	if (integral_r>5) integral_r=5;
  400ca4:	4640      	mov	r0, r8
  400ca6:	4938      	ldr	r1, [pc, #224]	; (400d88 <PID_Calculate+0x184>)
  400ca8:	4b38      	ldr	r3, [pc, #224]	; (400d8c <PID_Calculate+0x188>)
  400caa:	4798      	blx	r3
  400cac:	b110      	cbz	r0, 400cb4 <PID_Calculate+0xb0>
  400cae:	4a36      	ldr	r2, [pc, #216]	; (400d88 <PID_Calculate+0x184>)
  400cb0:	4b38      	ldr	r3, [pc, #224]	; (400d94 <PID_Calculate+0x190>)
  400cb2:	601a      	str	r2, [r3, #0]
	if (integral_y>5) integral_y=5;
  400cb4:	4630      	mov	r0, r6
  400cb6:	4934      	ldr	r1, [pc, #208]	; (400d88 <PID_Calculate+0x184>)
  400cb8:	4b34      	ldr	r3, [pc, #208]	; (400d8c <PID_Calculate+0x188>)
  400cba:	4798      	blx	r3
  400cbc:	b110      	cbz	r0, 400cc4 <PID_Calculate+0xc0>
  400cbe:	4a32      	ldr	r2, [pc, #200]	; (400d88 <PID_Calculate+0x184>)
  400cc0:	4b30      	ldr	r3, [pc, #192]	; (400d84 <PID_Calculate+0x180>)
  400cc2:	601a      	str	r2, [r3, #0]
	
		
	/* D sloka */
	derivative_p = (float)((p_p - prev_error_p)/dt);
  400cc4:	9805      	ldr	r0, [sp, #20]
  400cc6:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 400d9c <PID_Calculate+0x198>
  400cca:	4f28      	ldr	r7, [pc, #160]	; (400d6c <PID_Calculate+0x168>)
  400ccc:	f8da 1000 	ldr.w	r1, [sl]
  400cd0:	47b8      	blx	r7
  400cd2:	4e24      	ldr	r6, [pc, #144]	; (400d64 <PID_Calculate+0x160>)
  400cd4:	4629      	mov	r1, r5
  400cd6:	47b0      	blx	r6
  400cd8:	9002      	str	r0, [sp, #8]
	derivative_r = (float)((p_r - prev_error_r)/dt);
  400cda:	9804      	ldr	r0, [sp, #16]
  400cdc:	f8df 90c0 	ldr.w	r9, [pc, #192]	; 400da0 <PID_Calculate+0x19c>
  400ce0:	f8d9 1000 	ldr.w	r1, [r9]
  400ce4:	47b8      	blx	r7
  400ce6:	4629      	mov	r1, r5
  400ce8:	47b0      	blx	r6
  400cea:	9001      	str	r0, [sp, #4]
	derivative_y = (float)((p_y - prev_error_y)/dt);
  400cec:	9803      	ldr	r0, [sp, #12]
  400cee:	f8df 80b4 	ldr.w	r8, [pc, #180]	; 400da4 <PID_Calculate+0x1a0>
  400cf2:	f8d8 1000 	ldr.w	r1, [r8]
  400cf6:	47b8      	blx	r7
  400cf8:	4629      	mov	r1, r5
  400cfa:	47b0      	blx	r6
  400cfc:	9000      	str	r0, [sp, #0]
	
	prev_error_p=p_p;
  400cfe:	9b05      	ldr	r3, [sp, #20]
  400d00:	f8ca 3000 	str.w	r3, [sl]
	prev_error_r=p_r;
  400d04:	9b04      	ldr	r3, [sp, #16]
  400d06:	f8c9 3000 	str.w	r3, [r9]
	prev_error_y=p_y;
  400d0a:	9b03      	ldr	r3, [sp, #12]
  400d0c:	f8c8 3000 	str.w	r3, [r8]
	
	/* filtrace D sloky pid - LP */
	Filter_D(&derivative_p,&derivative_r,&derivative_y);
  400d10:	a802      	add	r0, sp, #8
  400d12:	a901      	add	r1, sp, #4
  400d14:	466a      	mov	r2, sp
  400d16:	4b20      	ldr	r3, [pc, #128]	; (400d98 <PID_Calculate+0x194>)
  400d18:	4798      	blx	r3
	
	pid->P_p=p_p;
  400d1a:	9b05      	ldr	r3, [sp, #20]
  400d1c:	6023      	str	r3, [r4, #0]
	pid->P_r=p_r;
  400d1e:	9b04      	ldr	r3, [sp, #16]
  400d20:	60e3      	str	r3, [r4, #12]
	pid->P_y=p_y;
  400d22:	9b03      	ldr	r3, [sp, #12]
  400d24:	61a3      	str	r3, [r4, #24]
	
	pid->I_p=integral_p;
  400d26:	4b1a      	ldr	r3, [pc, #104]	; (400d90 <PID_Calculate+0x18c>)
  400d28:	681b      	ldr	r3, [r3, #0]
  400d2a:	6063      	str	r3, [r4, #4]
	pid->I_r=integral_r;
  400d2c:	4b19      	ldr	r3, [pc, #100]	; (400d94 <PID_Calculate+0x190>)
  400d2e:	681b      	ldr	r3, [r3, #0]
  400d30:	6123      	str	r3, [r4, #16]
	pid->I_y=integral_y;
  400d32:	4b14      	ldr	r3, [pc, #80]	; (400d84 <PID_Calculate+0x180>)
  400d34:	681b      	ldr	r3, [r3, #0]
  400d36:	61e3      	str	r3, [r4, #28]
	
	pid->D_p=derivative_p;
  400d38:	9b02      	ldr	r3, [sp, #8]
  400d3a:	60a3      	str	r3, [r4, #8]
	pid->D_r=derivative_r;
  400d3c:	9b01      	ldr	r3, [sp, #4]
  400d3e:	6163      	str	r3, [r4, #20]
	pid->D_y=derivative_y;
  400d40:	9b00      	ldr	r3, [sp, #0]
  400d42:	6223      	str	r3, [r4, #32]
	
}
  400d44:	b006      	add	sp, #24
  400d46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  400d4a:	bf00      	nop
  400d4c:	200005d0 	.word	0x200005d0
  400d50:	200005e4 	.word	0x200005e4
  400d54:	0040302d 	.word	0x0040302d
  400d58:	00404bf1 	.word	0x00404bf1
  400d5c:	00405251 	.word	0x00405251
  400d60:	447a0000 	.word	0x447a0000
  400d64:	00405675 	.word	0x00405675
  400d68:	2000000c 	.word	0x2000000c
  400d6c:	004052f9 	.word	0x004052f9
  400d70:	200005cc 	.word	0x200005cc
  400d74:	200005b8 	.word	0x200005b8
  400d78:	200005c4 	.word	0x200005c4
  400d7c:	0040550d 	.word	0x0040550d
  400d80:	004052fd 	.word	0x004052fd
  400d84:	200005b4 	.word	0x200005b4
  400d88:	40a00000 	.word	0x40a00000
  400d8c:	00405885 	.word	0x00405885
  400d90:	200005dc 	.word	0x200005dc
  400d94:	200005c8 	.word	0x200005c8
  400d98:	00400b11 	.word	0x00400b11
  400d9c:	200005d4 	.word	0x200005d4
  400da0:	200005bc 	.word	0x200005bc
  400da4:	200005c0 	.word	0x200005c0

00400da8 <Motor_Update>:


void Motor_Update(Motor_Queue *position,PID_terms *pid)
{	
  400da8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	uint16_t Final_M2=0;
	uint16_t Final_M3=0;
	uint16_t Final_M4=0;
	
	/* PITCH */
 	Power_M1+=-(float)(P_PITCH*pid->P_p)+I_PITCH*pid->I_p;//+D_PITCH*pid->D_p);//+pid->I_p+pid->D_p;
  400dac:	6848      	ldr	r0, [r1, #4]
  400dae:	680e      	ldr	r6, [r1, #0]
// 	Power_M1+=+(float)(P_ROLL*pid->P_r);//+I_ROLL*pid->I_r+D_PITCH*pid->D_p);//+pid->I_p+pid->D_p;
// 	Power_M2+=Power_M1;
// 	Power_M3+=-Power_M1;
// 	Power_M4+=-Power_M1;
		
	if (wanted_power>55)
  400db0:	4b32      	ldr	r3, [pc, #200]	; (400e7c <Motor_Update+0xd4>)
  400db2:	881d      	ldrh	r5, [r3, #0]
  400db4:	2d37      	cmp	r5, #55	; 0x37
  400db6:	d927      	bls.n	400e08 <Motor_Update+0x60>
	uint16_t Final_M2=0;
	uint16_t Final_M3=0;
	uint16_t Final_M4=0;
	
	/* PITCH */
 	Power_M1+=-(float)(P_PITCH*pid->P_p)+I_PITCH*pid->I_p;//+D_PITCH*pid->D_p);//+pid->I_p+pid->D_p;
  400db8:	4c31      	ldr	r4, [pc, #196]	; (400e80 <Motor_Update+0xd8>)
  400dba:	4932      	ldr	r1, [pc, #200]	; (400e84 <Motor_Update+0xdc>)
  400dbc:	47a0      	blx	r4
  400dbe:	4607      	mov	r7, r0
  400dc0:	4630      	mov	r0, r6
  400dc2:	4931      	ldr	r1, [pc, #196]	; (400e88 <Motor_Update+0xe0>)
  400dc4:	47a0      	blx	r4
  400dc6:	4601      	mov	r1, r0
  400dc8:	4e30      	ldr	r6, [pc, #192]	; (400e8c <Motor_Update+0xe4>)
  400dca:	4638      	mov	r0, r7
  400dcc:	47b0      	blx	r6
  400dce:	4c30      	ldr	r4, [pc, #192]	; (400e90 <Motor_Update+0xe8>)
  400dd0:	2100      	movs	r1, #0
  400dd2:	47a0      	blx	r4
  400dd4:	4607      	mov	r7, r0
// 	Power_M3+=-Power_M1;
// 	Power_M4+=-Power_M1;
		
	if (wanted_power>55)
	{
		Final_M1=(uint16_t)(wanted_power+Power_M1);
  400dd6:	4628      	mov	r0, r5
  400dd8:	4b2e      	ldr	r3, [pc, #184]	; (400e94 <Motor_Update+0xec>)
  400dda:	4798      	blx	r3
  400ddc:	4681      	mov	r9, r0
  400dde:	4639      	mov	r1, r7
  400de0:	47a0      	blx	r4
  400de2:	4d2d      	ldr	r5, [pc, #180]	; (400e98 <Motor_Update+0xf0>)
  400de4:	47a8      	blx	r5
  400de6:	fa1f f880 	uxth.w	r8, r0
	uint16_t Final_M4=0;
	
	/* PITCH */
 	Power_M1+=-(float)(P_PITCH*pid->P_p)+I_PITCH*pid->I_p;//+D_PITCH*pid->D_p);//+pid->I_p+pid->D_p;
 	Power_M3+=Power_M1;
 	Power_M2+=(-1)*Power_M1;
  400dea:	2000      	movs	r0, #0
  400dec:	4639      	mov	r1, r7
  400dee:	47b0      	blx	r6
// 	Power_M4+=-Power_M1;
		
	if (wanted_power>55)
	{
		Final_M1=(uint16_t)(wanted_power+Power_M1);
		Final_M2=(uint16_t)(wanted_power+Power_M2);
  400df0:	4649      	mov	r1, r9
  400df2:	47a0      	blx	r4
  400df4:	47a8      	blx	r5
  400df6:	b286      	uxth	r6, r0
	uint16_t Final_M3=0;
	uint16_t Final_M4=0;
	
	/* PITCH */
 	Power_M1+=-(float)(P_PITCH*pid->P_p)+I_PITCH*pid->I_p;//+D_PITCH*pid->D_p);//+pid->I_p+pid->D_p;
 	Power_M3+=Power_M1;
  400df8:	4638      	mov	r0, r7
  400dfa:	2100      	movs	r1, #0
  400dfc:	47a0      	blx	r4
		
	if (wanted_power>55)
	{
		Final_M1=(uint16_t)(wanted_power+Power_M1);
		Final_M2=(uint16_t)(wanted_power+Power_M2);
		Final_M3=(uint16_t)(wanted_power+Power_M3);
  400dfe:	4649      	mov	r1, r9
  400e00:	47a0      	blx	r4
  400e02:	47a8      	blx	r5
  400e04:	b287      	uxth	r7, r0
  400e06:	e002      	b.n	400e0e <Motor_Update+0x66>
	}
	else
	{
		Final_M1=50;
		Final_M2=50;
		Final_M3=50;
  400e08:	2732      	movs	r7, #50	; 0x32
	
	}
	else
	{
		Final_M1=50;
		Final_M2=50;
  400e0a:	463e      	mov	r6, r7
		Final_M4=(uint16_t)(wanted_power+Power_M4);
	
	}
	else
	{
		Final_M1=50;
  400e0c:	46b8      	mov	r8, r7
	if (Final_M2>95) Final_M2=95;
	if (Final_M3>95) Final_M3=95;
	if (Final_M4>95) Final_M4=95;
	
	
	pwm_channel_disable(PWM, 0);
  400e0e:	4c23      	ldr	r4, [pc, #140]	; (400e9c <Motor_Update+0xf4>)
  400e10:	4620      	mov	r0, r4
  400e12:	2100      	movs	r1, #0
  400e14:	4d22      	ldr	r5, [pc, #136]	; (400ea0 <Motor_Update+0xf8>)
  400e16:	47a8      	blx	r5
	pwm_channel_disable(PWM, 1);
  400e18:	4620      	mov	r0, r4
  400e1a:	2101      	movs	r1, #1
  400e1c:	47a8      	blx	r5
	pwm_channel_disable(PWM, 2);
  400e1e:	4620      	mov	r0, r4
  400e20:	2102      	movs	r1, #2
  400e22:	47a8      	blx	r5
	pwm_channel_disable(PWM, 3);
  400e24:	4620      	mov	r0, r4
  400e26:	2103      	movs	r1, #3
  400e28:	47a8      	blx	r5
	
	pwm_channel_update_duty(PWM,&pwm_channel_0,Final_M1);
  400e2a:	4620      	mov	r0, r4
  400e2c:	491d      	ldr	r1, [pc, #116]	; (400ea4 <Motor_Update+0xfc>)
  400e2e:	4642      	mov	r2, r8
  400e30:	2a5f      	cmp	r2, #95	; 0x5f
  400e32:	bf28      	it	cs
  400e34:	225f      	movcs	r2, #95	; 0x5f
  400e36:	4d1c      	ldr	r5, [pc, #112]	; (400ea8 <Motor_Update+0x100>)
  400e38:	47a8      	blx	r5
	pwm_channel_update_duty(PWM,&pwm_channel_1,Final_M2);
  400e3a:	2e5f      	cmp	r6, #95	; 0x5f
  400e3c:	bf28      	it	cs
  400e3e:	265f      	movcs	r6, #95	; 0x5f
  400e40:	4620      	mov	r0, r4
  400e42:	491a      	ldr	r1, [pc, #104]	; (400eac <Motor_Update+0x104>)
  400e44:	4632      	mov	r2, r6
  400e46:	47a8      	blx	r5
	pwm_channel_update_duty(PWM,&pwm_channel_2,Final_M3);
  400e48:	4620      	mov	r0, r4
  400e4a:	4919      	ldr	r1, [pc, #100]	; (400eb0 <Motor_Update+0x108>)
  400e4c:	463a      	mov	r2, r7
  400e4e:	2f5f      	cmp	r7, #95	; 0x5f
  400e50:	bf28      	it	cs
  400e52:	225f      	movcs	r2, #95	; 0x5f
  400e54:	47a8      	blx	r5
	pwm_channel_update_duty(PWM,&pwm_channel_3,Final_M4);
  400e56:	4620      	mov	r0, r4
  400e58:	4916      	ldr	r1, [pc, #88]	; (400eb4 <Motor_Update+0x10c>)
  400e5a:	4632      	mov	r2, r6
  400e5c:	47a8      	blx	r5
	
	pwm_channel_enable(PWM, 0);
  400e5e:	4620      	mov	r0, r4
  400e60:	2100      	movs	r1, #0
  400e62:	4d15      	ldr	r5, [pc, #84]	; (400eb8 <Motor_Update+0x110>)
  400e64:	47a8      	blx	r5
	pwm_channel_enable(PWM, 1);
  400e66:	4620      	mov	r0, r4
  400e68:	2101      	movs	r1, #1
  400e6a:	47a8      	blx	r5
	pwm_channel_enable(PWM, 2);
  400e6c:	4620      	mov	r0, r4
  400e6e:	2102      	movs	r1, #2
  400e70:	47a8      	blx	r5
	pwm_channel_enable(PWM, 3);
  400e72:	4620      	mov	r0, r4
  400e74:	2103      	movs	r1, #3
  400e76:	47a8      	blx	r5
  400e78:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400e7c:	200005e0 	.word	0x200005e0
  400e80:	0040550d 	.word	0x0040550d
  400e84:	3a83126f 	.word	0x3a83126f
  400e88:	3d4ccccd 	.word	0x3d4ccccd
  400e8c:	004052f9 	.word	0x004052f9
  400e90:	004052fd 	.word	0x004052fd
  400e94:	00405465 	.word	0x00405465
  400e98:	004058e5 	.word	0x004058e5
  400e9c:	40020000 	.word	0x40020000
  400ea0:	004006d1 	.word	0x004006d1
  400ea4:	20018f4c 	.word	0x20018f4c
  400ea8:	004006a5 	.word	0x004006a5
  400eac:	20018fc4 	.word	0x20018fc4
  400eb0:	20018f9c 	.word	0x20018f9c
  400eb4:	20018f74 	.word	0x20018f74
  400eb8:	004006c9 	.word	0x004006c9

00400ebc <PWM_init>:

		
}
/* PWM init function */
void PWM_init(void)
{	
  400ebc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400ec0:	b085      	sub	sp, #20
	pmc_enable_periph_clk(ID_PWM);
  400ec2:	201f      	movs	r0, #31
  400ec4:	4c7f      	ldr	r4, [pc, #508]	; (4010c4 <PWM_init+0x208>)
  400ec6:	47a0      	blx	r4
	pmc_enable_periph_clk(ID_PIOA);
  400ec8:	200b      	movs	r0, #11
  400eca:	47a0      	blx	r4
	pmc_enable_periph_clk(ID_PIOB);
  400ecc:	200c      	movs	r0, #12
  400ece:	47a0      	blx	r4
	pmc_enable_periph_clk(ID_PIOC);
  400ed0:	200d      	movs	r0, #13
  400ed2:	47a0      	blx	r4
	
	/* pins */
	pio_configure_pin(PWM_M1,PIO_TYPE_PIO_PERIPH_B);
  400ed4:	2017      	movs	r0, #23
  400ed6:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400eda:	4d7b      	ldr	r5, [pc, #492]	; (4010c8 <PWM_init+0x20c>)
  400edc:	47a8      	blx	r5
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400ede:	4c7b      	ldr	r4, [pc, #492]	; (4010cc <PWM_init+0x210>)
  400ee0:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
  400ee4:	6063      	str	r3, [r4, #4]
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400ee6:	6123      	str	r3, [r4, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400ee8:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
	ioport_disable_pin(PWM_M1);	
	ioport_set_pin_dir(PWM_M1,IOPORT_DIR_OUTPUT);
	
	pio_configure_pin(PWM_M2,PIO_TYPE_PIO_PERIPH_A);
  400eec:	2001      	movs	r0, #1
  400eee:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400ef2:	47a8      	blx	r5
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400ef4:	2302      	movs	r3, #2
  400ef6:	6063      	str	r3, [r4, #4]
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400ef8:	6123      	str	r3, [r4, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400efa:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
	ioport_disable_pin(PWM_M2);
	ioport_set_pin_dir(PWM_M2,IOPORT_DIR_OUTPUT);
	
	pio_configure_pin(PWM_M3,PIO_TYPE_PIO_PERIPH_B);
  400efe:	2019      	movs	r0, #25
  400f00:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400f04:	47a8      	blx	r5
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400f06:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
  400f0a:	6063      	str	r3, [r4, #4]
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400f0c:	6123      	str	r3, [r4, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400f0e:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
	ioport_disable_pin(PWM_M3);
	ioport_set_pin_dir(PWM_M3,IOPORT_DIR_OUTPUT);
	
	pio_configure_pin(PWM_M4,PIO_TYPE_PIO_PERIPH_B);
  400f12:	2055      	movs	r0, #85	; 0x55
  400f14:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400f18:	47a8      	blx	r5
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400f1a:	4b6d      	ldr	r3, [pc, #436]	; (4010d0 <PWM_init+0x214>)
  400f1c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400f20:	605a      	str	r2, [r3, #4]
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400f22:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400f24:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	ioport_disable_pin(PWM_M4);
	ioport_set_pin_dir(PWM_M4,IOPORT_DIR_OUTPUT);
	 
	/* Disable PWM channels*/
	pwm_channel_disable(PWM, 0);
  400f28:	486a      	ldr	r0, [pc, #424]	; (4010d4 <PWM_init+0x218>)
  400f2a:	2100      	movs	r1, #0
  400f2c:	f8df a1c0 	ldr.w	sl, [pc, #448]	; 4010f0 <PWM_init+0x234>
  400f30:	47d0      	blx	sl
	pwm_channel_disable(PWM, 1);
  400f32:	4868      	ldr	r0, [pc, #416]	; (4010d4 <PWM_init+0x218>)
  400f34:	2101      	movs	r1, #1
  400f36:	47d0      	blx	sl
	pwm_channel_disable(PWM, 2);
  400f38:	4866      	ldr	r0, [pc, #408]	; (4010d4 <PWM_init+0x218>)
  400f3a:	2102      	movs	r1, #2
  400f3c:	47d0      	blx	sl
	pwm_channel_disable(PWM, 3);
  400f3e:	4865      	ldr	r0, [pc, #404]	; (4010d4 <PWM_init+0x218>)
  400f40:	2103      	movs	r1, #3
  400f42:	47d0      	blx	sl
		
	pwm_clock_t clock_setting = {
  400f44:	f64b 3380 	movw	r3, #48000	; 0xbb80
  400f48:	9301      	str	r3, [sp, #4]
  400f4a:	2500      	movs	r5, #0
  400f4c:	9502      	str	r5, [sp, #8]
  400f4e:	4b62      	ldr	r3, [pc, #392]	; (4010d8 <PWM_init+0x21c>)
  400f50:	9303      	str	r3, [sp, #12]
		.ul_clka = PWM_FREQUENCY * PERIOD_VALUE,
		.ul_clkb = 0,
		.ul_mck = sysclk_get_peripheral_bus_hz(PWM)
	};
	pwm_init(PWM, &clock_setting);
  400f52:	4860      	ldr	r0, [pc, #384]	; (4010d4 <PWM_init+0x218>)
  400f54:	a901      	add	r1, sp, #4
  400f56:	4b61      	ldr	r3, [pc, #388]	; (4010dc <PWM_init+0x220>)
  400f58:	4798      	blx	r3
	
	/* Period is left-aligned */
	pwm_channel_0.alignment = PWM_ALIGN_LEFT;
  400f5a:	4f61      	ldr	r7, [pc, #388]	; (4010e0 <PWM_init+0x224>)
  400f5c:	813d      	strh	r5, [r7, #8]
	/* Output waveform starts at a low level */
	pwm_channel_0.polarity =PWM_HIGH;
  400f5e:	f04f 0301 	mov.w	r3, #1
  400f62:	72bb      	strb	r3, [r7, #10]
	/* Use PWM clock A as source clock */
	pwm_channel_0.ul_prescaler = PWM_CMR_CPRE_CLKA;
  400f64:	f04f 090b 	mov.w	r9, #11
  400f68:	f8c7 9004 	str.w	r9, [r7, #4]
	/* Period value of output waveform */
	pwm_channel_0.ul_period = PERIOD_VALUE;
  400f6c:	2364      	movs	r3, #100	; 0x64
  400f6e:	613b      	str	r3, [r7, #16]
	/* Duty cycle value of output waveform */
	pwm_channel_0.ul_duty = 50;
  400f70:	2332      	movs	r3, #50	; 0x32
  400f72:	60fb      	str	r3, [r7, #12]
	pwm_channel_0.channel = 0;
  400f74:	603d      	str	r5, [r7, #0]
	pwm_channel_init(PWM, &pwm_channel_0);
  400f76:	4857      	ldr	r0, [pc, #348]	; (4010d4 <PWM_init+0x218>)
  400f78:	4639      	mov	r1, r7
  400f7a:	f8df 8178 	ldr.w	r8, [pc, #376]	; 4010f4 <PWM_init+0x238>
  400f7e:	47c0      	blx	r8
	
	/* Period is left-aligned */
	pwm_channel_1.alignment = PWM_ALIGN_LEFT;
  400f80:	4c58      	ldr	r4, [pc, #352]	; (4010e4 <PWM_init+0x228>)
  400f82:	8125      	strh	r5, [r4, #8]
	/* Output waveform starts at a low level */
	pwm_channel_1.polarity = PWM_HIGH;
  400f84:	f04f 0301 	mov.w	r3, #1
  400f88:	72a3      	strb	r3, [r4, #10]
	/* Use PWM clock A as source clock */
	pwm_channel_1.ul_prescaler = PWM_CMR_CPRE_CLKA;
  400f8a:	f8c4 9004 	str.w	r9, [r4, #4]
	/* Period value of output waveform */
	pwm_channel_1.ul_period = PERIOD_VALUE;
  400f8e:	2364      	movs	r3, #100	; 0x64
  400f90:	6123      	str	r3, [r4, #16]
	/* Duty cycle value of output waveform */
	pwm_channel_1.ul_duty = 95;
  400f92:	235f      	movs	r3, #95	; 0x5f
  400f94:	60e3      	str	r3, [r4, #12]
	pwm_channel_1.channel = 1;
  400f96:	2301      	movs	r3, #1
  400f98:	6023      	str	r3, [r4, #0]
	pwm_channel_init(PWM, &pwm_channel_1);
  400f9a:	484e      	ldr	r0, [pc, #312]	; (4010d4 <PWM_init+0x218>)
  400f9c:	4621      	mov	r1, r4
  400f9e:	47c0      	blx	r8
	
	/* Period is left-aligned */
	pwm_channel_2.alignment = PWM_ALIGN_LEFT;
  400fa0:	f8df b154 	ldr.w	fp, [pc, #340]	; 4010f8 <PWM_init+0x23c>
  400fa4:	f8ab 5008 	strh.w	r5, [fp, #8]
	/* Output waveform starts at a low level */
	pwm_channel_2.polarity = PWM_HIGH;
  400fa8:	f04f 0301 	mov.w	r3, #1
  400fac:	f88b 300a 	strb.w	r3, [fp, #10]
	/* Use PWM clock A as source clock */
	pwm_channel_2.ul_prescaler = PWM_CMR_CPRE_CLKA;
  400fb0:	f8cb 9004 	str.w	r9, [fp, #4]
	/* Period value of output waveform */
	pwm_channel_2.ul_period = PERIOD_VALUE;
  400fb4:	2364      	movs	r3, #100	; 0x64
  400fb6:	f8cb 3010 	str.w	r3, [fp, #16]
	/* Duty cycle value of output waveform */
	pwm_channel_2.ul_duty = 50;
  400fba:	2332      	movs	r3, #50	; 0x32
  400fbc:	f8cb 300c 	str.w	r3, [fp, #12]
	pwm_channel_2.channel = 2;
  400fc0:	2302      	movs	r3, #2
  400fc2:	f8cb 3000 	str.w	r3, [fp]
	pwm_channel_init(PWM, &pwm_channel_2);
  400fc6:	4843      	ldr	r0, [pc, #268]	; (4010d4 <PWM_init+0x218>)
  400fc8:	4659      	mov	r1, fp
  400fca:	47c0      	blx	r8
	
	/* Period is left-aligned */
	pwm_channel_3.alignment = PWM_ALIGN_LEFT;
  400fcc:	4e46      	ldr	r6, [pc, #280]	; (4010e8 <PWM_init+0x22c>)
  400fce:	8135      	strh	r5, [r6, #8]
	/* Output waveform starts at a low level */
	pwm_channel_3.polarity = PWM_HIGH;
  400fd0:	f04f 0301 	mov.w	r3, #1
  400fd4:	72b3      	strb	r3, [r6, #10]
	/* Use PWM clock A as source clock */
	pwm_channel_3.ul_prescaler = PWM_CMR_CPRE_CLKA;
  400fd6:	f8c6 9004 	str.w	r9, [r6, #4]
	/* Period value of output waveform */
	pwm_channel_3.ul_period = PERIOD_VALUE;
  400fda:	2364      	movs	r3, #100	; 0x64
  400fdc:	6133      	str	r3, [r6, #16]
	/* Duty cycle value of output waveform */
	pwm_channel_3.ul_duty = 50;
  400fde:	2332      	movs	r3, #50	; 0x32
  400fe0:	60f3      	str	r3, [r6, #12]
	pwm_channel_3.channel = 3;
  400fe2:	2303      	movs	r3, #3
  400fe4:	6033      	str	r3, [r6, #0]
	pwm_channel_init(PWM, &pwm_channel_3);
  400fe6:	483b      	ldr	r0, [pc, #236]	; (4010d4 <PWM_init+0x218>)
  400fe8:	4631      	mov	r1, r6
  400fea:	47c0      	blx	r8

	/*dissable int */
	pwm_channel_disable_interrupt(PWM, 0, 0);
  400fec:	4839      	ldr	r0, [pc, #228]	; (4010d4 <PWM_init+0x218>)
  400fee:	4629      	mov	r1, r5
  400ff0:	462a      	mov	r2, r5
  400ff2:	f8df 8108 	ldr.w	r8, [pc, #264]	; 4010fc <PWM_init+0x240>
  400ff6:	47c0      	blx	r8
	pwm_channel_disable_interrupt(PWM, 1, 0);
  400ff8:	4836      	ldr	r0, [pc, #216]	; (4010d4 <PWM_init+0x218>)
  400ffa:	2101      	movs	r1, #1
  400ffc:	462a      	mov	r2, r5
  400ffe:	47c0      	blx	r8
	pwm_channel_disable_interrupt(PWM, 2, 0);
  401000:	4834      	ldr	r0, [pc, #208]	; (4010d4 <PWM_init+0x218>)
  401002:	2102      	movs	r1, #2
  401004:	462a      	mov	r2, r5
  401006:	47c0      	blx	r8
	pwm_channel_disable_interrupt(PWM, 3, 0);
  401008:	4832      	ldr	r0, [pc, #200]	; (4010d4 <PWM_init+0x218>)
  40100a:	2103      	movs	r1, #3
  40100c:	462a      	mov	r2, r5
  40100e:	47c0      	blx	r8
	
	pwm_channel_0.channel = PWM_CHANNEL_0;
  401010:	603d      	str	r5, [r7, #0]
	pwm_channel_1.channel = PWM_CHANNEL_1;
  401012:	2301      	movs	r3, #1
  401014:	6023      	str	r3, [r4, #0]
	pwm_channel_2.channel = PWM_CHANNEL_2;
  401016:	2302      	movs	r3, #2
  401018:	f8cb 3000 	str.w	r3, [fp]
	pwm_channel_3.channel = PWM_CHANNEL_3;
  40101c:	2303      	movs	r3, #3
  40101e:	6033      	str	r3, [r6, #0]
	pwm_channel_update_duty(PWM,&pwm_channel_0,95);
  401020:	482c      	ldr	r0, [pc, #176]	; (4010d4 <PWM_init+0x218>)
  401022:	4639      	mov	r1, r7
  401024:	225f      	movs	r2, #95	; 0x5f
  401026:	f8df 90d8 	ldr.w	r9, [pc, #216]	; 401100 <PWM_init+0x244>
  40102a:	47c8      	blx	r9
	pwm_channel_update_duty(PWM,&pwm_channel_1,95);
  40102c:	4829      	ldr	r0, [pc, #164]	; (4010d4 <PWM_init+0x218>)
  40102e:	4621      	mov	r1, r4
  401030:	225f      	movs	r2, #95	; 0x5f
  401032:	47c8      	blx	r9
	pwm_channel_update_duty(PWM,&pwm_channel_2,95);
  401034:	4827      	ldr	r0, [pc, #156]	; (4010d4 <PWM_init+0x218>)
  401036:	4659      	mov	r1, fp
  401038:	225f      	movs	r2, #95	; 0x5f
  40103a:	47c8      	blx	r9
	pwm_channel_update_duty(PWM,&pwm_channel_3,95);
  40103c:	4825      	ldr	r0, [pc, #148]	; (4010d4 <PWM_init+0x218>)
  40103e:	4631      	mov	r1, r6
  401040:	225f      	movs	r2, #95	; 0x5f
  401042:	47c8      	blx	r9
// 	
// 	/* Enable PWM channels */
 	pwm_channel_enable(PWM, 0);
  401044:	4823      	ldr	r0, [pc, #140]	; (4010d4 <PWM_init+0x218>)
  401046:	4629      	mov	r1, r5
  401048:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 401104 <PWM_init+0x248>
  40104c:	47c0      	blx	r8
 	pwm_channel_enable(PWM, 1);
  40104e:	4821      	ldr	r0, [pc, #132]	; (4010d4 <PWM_init+0x218>)
  401050:	2101      	movs	r1, #1
  401052:	47c0      	blx	r8
 	pwm_channel_enable(PWM, 2);
  401054:	481f      	ldr	r0, [pc, #124]	; (4010d4 <PWM_init+0x218>)
  401056:	2102      	movs	r1, #2
  401058:	47c0      	blx	r8
 	pwm_channel_enable(PWM, 3);
  40105a:	481e      	ldr	r0, [pc, #120]	; (4010d4 <PWM_init+0x218>)
  40105c:	2103      	movs	r1, #3
  40105e:	47c0      	blx	r8
	vTaskDelay(500/portTICK_RATE_MS);
  401060:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
  401064:	4b21      	ldr	r3, [pc, #132]	; (4010ec <PWM_init+0x230>)
  401066:	4798      	blx	r3
	
	pwm_channel_disable(PWM, 0);
  401068:	481a      	ldr	r0, [pc, #104]	; (4010d4 <PWM_init+0x218>)
  40106a:	4629      	mov	r1, r5
  40106c:	47d0      	blx	sl
	pwm_channel_disable(PWM, 1);
  40106e:	4819      	ldr	r0, [pc, #100]	; (4010d4 <PWM_init+0x218>)
  401070:	2101      	movs	r1, #1
  401072:	47d0      	blx	sl
	pwm_channel_disable(PWM, 2);
  401074:	4817      	ldr	r0, [pc, #92]	; (4010d4 <PWM_init+0x218>)
  401076:	2102      	movs	r1, #2
  401078:	47d0      	blx	sl
	pwm_channel_disable(PWM, 3);
  40107a:	4816      	ldr	r0, [pc, #88]	; (4010d4 <PWM_init+0x218>)
  40107c:	2103      	movs	r1, #3
  40107e:	47d0      	blx	sl
	
	pwm_channel_update_duty(PWM,&pwm_channel_0,50);
  401080:	4814      	ldr	r0, [pc, #80]	; (4010d4 <PWM_init+0x218>)
  401082:	4639      	mov	r1, r7
  401084:	2232      	movs	r2, #50	; 0x32
  401086:	47c8      	blx	r9
	pwm_channel_update_duty(PWM,&pwm_channel_1,50);
  401088:	4812      	ldr	r0, [pc, #72]	; (4010d4 <PWM_init+0x218>)
  40108a:	4621      	mov	r1, r4
  40108c:	2232      	movs	r2, #50	; 0x32
  40108e:	47c8      	blx	r9
	pwm_channel_update_duty(PWM,&pwm_channel_2,50);
  401090:	4810      	ldr	r0, [pc, #64]	; (4010d4 <PWM_init+0x218>)
  401092:	4659      	mov	r1, fp
  401094:	2232      	movs	r2, #50	; 0x32
  401096:	47c8      	blx	r9
	pwm_channel_update_duty(PWM,&pwm_channel_3,50);
  401098:	480e      	ldr	r0, [pc, #56]	; (4010d4 <PWM_init+0x218>)
  40109a:	4631      	mov	r1, r6
  40109c:	2232      	movs	r2, #50	; 0x32
  40109e:	47c8      	blx	r9
	/* Enable PWM channels */
	pwm_channel_enable(PWM, 0);
  4010a0:	480c      	ldr	r0, [pc, #48]	; (4010d4 <PWM_init+0x218>)
  4010a2:	4629      	mov	r1, r5
  4010a4:	47c0      	blx	r8
	pwm_channel_enable(PWM, 1);
  4010a6:	480b      	ldr	r0, [pc, #44]	; (4010d4 <PWM_init+0x218>)
  4010a8:	2101      	movs	r1, #1
  4010aa:	47c0      	blx	r8
	pwm_channel_enable(PWM, 2);
  4010ac:	4809      	ldr	r0, [pc, #36]	; (4010d4 <PWM_init+0x218>)
  4010ae:	2102      	movs	r1, #2
  4010b0:	47c0      	blx	r8
	pwm_channel_enable(PWM, 3);
  4010b2:	4808      	ldr	r0, [pc, #32]	; (4010d4 <PWM_init+0x218>)
  4010b4:	2103      	movs	r1, #3
  4010b6:	47c0      	blx	r8
	vTaskDelay(100/portTICK_RATE_MS);
  4010b8:	2064      	movs	r0, #100	; 0x64
  4010ba:	4b0c      	ldr	r3, [pc, #48]	; (4010ec <PWM_init+0x230>)
  4010bc:	4798      	blx	r3

	
}
  4010be:	b005      	add	sp, #20
  4010c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4010c4:	00403fd1 	.word	0x00403fd1
  4010c8:	00403cdd 	.word	0x00403cdd
  4010cc:	400e0e00 	.word	0x400e0e00
  4010d0:	400e1200 	.word	0x400e1200
  4010d4:	40020000 	.word	0x40020000
  4010d8:	07270e00 	.word	0x07270e00
  4010dc:	00400571 	.word	0x00400571
  4010e0:	20018f4c 	.word	0x20018f4c
  4010e4:	20018fc4 	.word	0x20018fc4
  4010e8:	20018f74 	.word	0x20018f74
  4010ec:	00403271 	.word	0x00403271
  4010f0:	004006d1 	.word	0x004006d1
  4010f4:	004005bd 	.word	0x004005bd
  4010f8:	20018f9c 	.word	0x20018f9c
  4010fc:	004006d9 	.word	0x004006d9
  401100:	004006a5 	.word	0x004006a5
  401104:	004006c9 	.word	0x004006c9

00401108 <Motor_Task>:
 
 
 void Motor_Task(void *pvParameters)
 {
  401108:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40110c:	b091      	sub	sp, #68	; 0x44
	Motor_Queue Position;
	PID_terms	Pid;
	uint16_t y0_output=0;
	/* PWM inicializace */ 
 	PWM_init();
  40110e:	4b2e      	ldr	r3, [pc, #184]	; (4011c8 <Motor_Task+0xc0>)
  401110:	4798      	blx	r3
// 	pwm_channel_update_duty(PWM,&pwm_channel_1,80);
// 	pwm_channel_update_duty(PWM,&pwm_channel_2,80);
// 	pwm_channel_update_duty(PWM,&pwm_channel_3,80);
	while(1)
	{
 		if(xQueueReceive(Queue_Motor_Task,&Position,portMAX_DELAY)==pdPASS)
  401112:	4c2e      	ldr	r4, [pc, #184]	; (4011cc <Motor_Task+0xc4>)
 				PID_Calculate(&Position,&Pid);
				Motor_Update(&Position,&Pid);
 			}
 			else if(Position.type_of_data==FROM_TX)
 			{
 				wanted_power=(uint16_t)((-0.045f*Position.TX_CH_xx[3])+185);
  401114:	f8df b0ec 	ldr.w	fp, [pc, #236]	; 401204 <Motor_Task+0xfc>
  401118:	f8df a0ec 	ldr.w	sl, [pc, #236]	; 401208 <Motor_Task+0x100>
				 if (wanted_power>95) wanted_power=95;
				 if (wanted_power<50) wanted_power=50;
				
				wanted_pitch=(float)(Position.TX_CH_xx[2]*(-0.09f)+225);
  40111c:	f8df 90ec 	ldr.w	r9, [pc, #236]	; 40120c <Motor_Task+0x104>
  401120:	f8df 80ec 	ldr.w	r8, [pc, #236]	; 401210 <Motor_Task+0x108>
// 	pwm_channel_update_duty(PWM,&pwm_channel_1,80);
// 	pwm_channel_update_duty(PWM,&pwm_channel_2,80);
// 	pwm_channel_update_duty(PWM,&pwm_channel_3,80);
	while(1)
	{
 		if(xQueueReceive(Queue_Motor_Task,&Position,portMAX_DELAY)==pdPASS)
  401124:	6820      	ldr	r0, [r4, #0]
  401126:	a90a      	add	r1, sp, #40	; 0x28
  401128:	f04f 32ff 	mov.w	r2, #4294967295
  40112c:	2300      	movs	r3, #0
  40112e:	4d28      	ldr	r5, [pc, #160]	; (4011d0 <Motor_Task+0xc8>)
  401130:	47a8      	blx	r5
  401132:	2801      	cmp	r0, #1
  401134:	d1f6      	bne.n	401124 <Motor_Task+0x1c>
 		{	
 			if (Position.type_of_data==FROM_SENZOR)
  401136:	f89d 303c 	ldrb.w	r3, [sp, #60]	; 0x3c
  40113a:	2b02      	cmp	r3, #2
  40113c:	d108      	bne.n	401150 <Motor_Task+0x48>
 			{
 				PID_Calculate(&Position,&Pid);
  40113e:	a80a      	add	r0, sp, #40	; 0x28
  401140:	a901      	add	r1, sp, #4
  401142:	4b24      	ldr	r3, [pc, #144]	; (4011d4 <Motor_Task+0xcc>)
  401144:	4798      	blx	r3
				Motor_Update(&Position,&Pid);
  401146:	a80a      	add	r0, sp, #40	; 0x28
  401148:	a901      	add	r1, sp, #4
  40114a:	4b23      	ldr	r3, [pc, #140]	; (4011d8 <Motor_Task+0xd0>)
  40114c:	4798      	blx	r3
  40114e:	e7e9      	b.n	401124 <Motor_Task+0x1c>
 			}
 			else if(Position.type_of_data==FROM_TX)
  401150:	2b01      	cmp	r3, #1
  401152:	d1e7      	bne.n	401124 <Motor_Task+0x1c>
 			{
 				wanted_power=(uint16_t)((-0.045f*Position.TX_CH_xx[3])+185);
  401154:	f8bd 003a 	ldrh.w	r0, [sp, #58]	; 0x3a
  401158:	4b20      	ldr	r3, [pc, #128]	; (4011dc <Motor_Task+0xd4>)
  40115a:	4798      	blx	r3
  40115c:	4659      	mov	r1, fp
  40115e:	4b20      	ldr	r3, [pc, #128]	; (4011e0 <Motor_Task+0xd8>)
  401160:	4798      	blx	r3
  401162:	4651      	mov	r1, sl
  401164:	4b1f      	ldr	r3, [pc, #124]	; (4011e4 <Motor_Task+0xdc>)
  401166:	4798      	blx	r3
  401168:	4b1f      	ldr	r3, [pc, #124]	; (4011e8 <Motor_Task+0xe0>)
  40116a:	4798      	blx	r3
  40116c:	b280      	uxth	r0, r0
  40116e:	4b1f      	ldr	r3, [pc, #124]	; (4011ec <Motor_Task+0xe4>)
  401170:	8018      	strh	r0, [r3, #0]
				 if (wanted_power>95) wanted_power=95;
  401172:	285f      	cmp	r0, #95	; 0x5f
  401174:	d902      	bls.n	40117c <Motor_Task+0x74>
  401176:	225f      	movs	r2, #95	; 0x5f
  401178:	801a      	strh	r2, [r3, #0]
  40117a:	e004      	b.n	401186 <Motor_Task+0x7e>
				 if (wanted_power<50) wanted_power=50;
  40117c:	2831      	cmp	r0, #49	; 0x31
  40117e:	d802      	bhi.n	401186 <Motor_Task+0x7e>
  401180:	2232      	movs	r2, #50	; 0x32
  401182:	4b1a      	ldr	r3, [pc, #104]	; (4011ec <Motor_Task+0xe4>)
  401184:	801a      	strh	r2, [r3, #0]
				
				wanted_pitch=(float)(Position.TX_CH_xx[2]*(-0.09f)+225);
  401186:	4e15      	ldr	r6, [pc, #84]	; (4011dc <Motor_Task+0xd4>)
  401188:	f8bd 0038 	ldrh.w	r0, [sp, #56]	; 0x38
  40118c:	47b0      	blx	r6
  40118e:	4d14      	ldr	r5, [pc, #80]	; (4011e0 <Motor_Task+0xd8>)
  401190:	4649      	mov	r1, r9
  401192:	47a8      	blx	r5
  401194:	4f13      	ldr	r7, [pc, #76]	; (4011e4 <Motor_Task+0xdc>)
  401196:	4641      	mov	r1, r8
  401198:	47b8      	blx	r7
  40119a:	4b15      	ldr	r3, [pc, #84]	; (4011f0 <Motor_Task+0xe8>)
  40119c:	6018      	str	r0, [r3, #0]
				wanted_roll=(float)(Position.TX_CH_xx[0]*(-0.09f)+225);
  40119e:	f8bd 0034 	ldrh.w	r0, [sp, #52]	; 0x34
  4011a2:	47b0      	blx	r6
  4011a4:	4649      	mov	r1, r9
  4011a6:	47a8      	blx	r5
  4011a8:	4641      	mov	r1, r8
  4011aa:	47b8      	blx	r7
  4011ac:	4b11      	ldr	r3, [pc, #68]	; (4011f4 <Motor_Task+0xec>)
  4011ae:	6018      	str	r0, [r3, #0]
				wanted_yaw=(float)(Position.TX_CH_xx[1]*0.09f-225);
  4011b0:	f8bd 0036 	ldrh.w	r0, [sp, #54]	; 0x36
  4011b4:	47b0      	blx	r6
  4011b6:	4910      	ldr	r1, [pc, #64]	; (4011f8 <Motor_Task+0xf0>)
  4011b8:	47a8      	blx	r5
  4011ba:	4641      	mov	r1, r8
  4011bc:	4b0f      	ldr	r3, [pc, #60]	; (4011fc <Motor_Task+0xf4>)
  4011be:	4798      	blx	r3
  4011c0:	4b0f      	ldr	r3, [pc, #60]	; (401200 <Motor_Task+0xf8>)
  4011c2:	6018      	str	r0, [r3, #0]
  4011c4:	e7ae      	b.n	401124 <Motor_Task+0x1c>
  4011c6:	bf00      	nop
  4011c8:	00400ebd 	.word	0x00400ebd
  4011cc:	20019078 	.word	0x20019078
  4011d0:	00402bb1 	.word	0x00402bb1
  4011d4:	00400c05 	.word	0x00400c05
  4011d8:	00400da9 	.word	0x00400da9
  4011dc:	00405465 	.word	0x00405465
  4011e0:	0040550d 	.word	0x0040550d
  4011e4:	004052fd 	.word	0x004052fd
  4011e8:	004058e5 	.word	0x004058e5
  4011ec:	200005e0 	.word	0x200005e0
  4011f0:	200005cc 	.word	0x200005cc
  4011f4:	200005b8 	.word	0x200005b8
  4011f8:	3db851ec 	.word	0x3db851ec
  4011fc:	004052f9 	.word	0x004052f9
  401200:	200005c4 	.word	0x200005c4
  401204:	bd3851ec 	.word	0xbd3851ec
  401208:	43390000 	.word	0x43390000
  40120c:	bdb851ec 	.word	0xbdb851ec
  401210:	43610000 	.word	0x43610000

00401214 <RX_done_LR>:
extern tSX1276LR SX1276LR;
Motor_Queue Position;

/****************************************************************************/
void RX_done_LR(RF_Queue *Semtech,short *crc)
{	
  401214:	b538      	push	{r3, r4, r5, lr}
  401216:	460d      	mov	r5, r1
	static double RxPacketRssiValue;
	static uint8_t RFBuffer[RF_BUFFER_SIZE];
	
	
	
	SX1276LoRaSetOpMode(RFLR_OPMODE_STANDBY);
  401218:	2001      	movs	r0, #1
  40121a:	4b4e      	ldr	r3, [pc, #312]	; (401354 <RX_done_LR+0x140>)
  40121c:	4798      	blx	r3
	
	//SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_RXDONE  );
	SX1276Read( REG_LR_IRQFLAGS, &SX1276LR.RegIrqFlags );
  40121e:	4c4e      	ldr	r4, [pc, #312]	; (401358 <RX_done_LR+0x144>)
  401220:	2012      	movs	r0, #18
  401222:	4621      	mov	r1, r4
  401224:	4b4d      	ldr	r3, [pc, #308]	; (40135c <RX_done_LR+0x148>)
  401226:	4798      	blx	r3
	
	if( ( SX1276LR.RegIrqFlags & RFLR_IRQFLAGS_PAYLOADCRCERROR ) == RFLR_IRQFLAGS_PAYLOADCRCERROR )
  401228:	7821      	ldrb	r1, [r4, #0]
  40122a:	f011 0f20 	tst.w	r1, #32
  40122e:	d005      	beq.n	40123c <RX_done_LR+0x28>
	{
		// Clear Irq
		 SX1276Write( REG_LR_IRQFLAGS,SX1276LR.RegIrqFlags  );
  401230:	2012      	movs	r0, #18
  401232:	4b4b      	ldr	r3, [pc, #300]	; (401360 <RX_done_LR+0x14c>)
  401234:	4798      	blx	r3
		//gpio_set_pin_high(LED0);
		//Semtech->State = RFLR_STATE_RX_INIT;
		*crc=CRC_FALSE;
  401236:	2364      	movs	r3, #100	; 0x64
  401238:	802b      	strh	r3, [r5, #0]
  40123a:	bd38      	pop	{r3, r4, r5, pc}
		//Semtech->Rssi=SX1276LoRaReadRssi();
				
	}
	else if ((SX1276LR.RegIrqFlags & RFLR_IRQFLAGS_RXDONE ) == RFLR_IRQFLAGS_RXDONE)
  40123c:	f011 0f40 	tst.w	r1, #64	; 0x40
  401240:	f000 8082 	beq.w	401348 <RX_done_LR+0x134>
	{
		*crc=CRC_OK;
  401244:	2363      	movs	r3, #99	; 0x63
  401246:	802b      	strh	r3, [r5, #0]
		SX1276Write( REG_LR_IRQFLAGS,SX1276LR.RegIrqFlags ); //RFLR_IRQFLAGS_RXDONE_MASK
  401248:	2012      	movs	r0, #18
  40124a:	4b46      	ldr	r3, [pc, #280]	; (401364 <RX_done_LR+0x150>)
  40124c:	7c99      	ldrb	r1, [r3, #18]
  40124e:	4b44      	ldr	r3, [pc, #272]	; (401360 <RX_done_LR+0x14c>)
  401250:	4798      	blx	r3
__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	Pio *port = arch_ioport_pin_to_base(pin);
	ioport_port_mask_t mask = arch_ioport_pin_to_mask(pin);

	if (port->PIO_PDSR & arch_ioport_pin_to_mask(pin)) {
  401252:	4b45      	ldr	r3, [pc, #276]	; (401368 <RX_done_LR+0x154>)
  401254:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  401256:	f413 6f80 	tst.w	r3, #1024	; 0x400
		port->PIO_CODR = mask;
  40125a:	f44f 6280 	mov.w	r2, #1024	; 0x400
  40125e:	4b42      	ldr	r3, [pc, #264]	; (401368 <RX_done_LR+0x154>)
  401260:	bf14      	ite	ne
  401262:	635a      	strne	r2, [r3, #52]	; 0x34
	} else {
		port->PIO_SODR = mask;
  401264:	631a      	streq	r2, [r3, #48]	; 0x30
		//ioport_toggle_pin(LED_OK);
		ioport_toggle_pin_level(LEDR);
		
		RxPacketRssiValue=SX1276LoRaReadRssi();
  401266:	4b41      	ldr	r3, [pc, #260]	; (40136c <RX_done_LR+0x158>)
  401268:	4798      	blx	r3
  40126a:	4b41      	ldr	r3, [pc, #260]	; (401370 <RX_done_LR+0x15c>)
  40126c:	e9c3 0100 	strd	r0, r1, [r3]
		
		if( LoRaSettings.RxSingleOn == true ) // Rx single mode
  401270:	4b40      	ldr	r3, [pc, #256]	; (401374 <RX_done_LR+0x160>)
  401272:	7a9b      	ldrb	r3, [r3, #10]
  401274:	b1eb      	cbz	r3, 4012b2 <RX_done_LR+0x9e>
		{
			
			SX1276LR.RegFifoAddrPtr =SX1276LR.RegFifoRxBaseAddr;;
  401276:	4b3b      	ldr	r3, [pc, #236]	; (401364 <RX_done_LR+0x150>)
  401278:	7bd9      	ldrb	r1, [r3, #15]
  40127a:	7359      	strb	r1, [r3, #13]
			SX1276Write( REG_LR_FIFOADDRPTR, SX1276LR.RegFifoAddrPtr );
  40127c:	200d      	movs	r0, #13
  40127e:	4b38      	ldr	r3, [pc, #224]	; (401360 <RX_done_LR+0x14c>)
  401280:	4798      	blx	r3

			if( LoRaSettings.ImplicitHeaderOn == true )
  401282:	4b3c      	ldr	r3, [pc, #240]	; (401374 <RX_done_LR+0x160>)
  401284:	7a5b      	ldrb	r3, [r3, #9]
  401286:	b143      	cbz	r3, 40129a <RX_done_LR+0x86>
			{
				RxPacketSize = SX1276LR.RegPayloadLength;
  401288:	4b36      	ldr	r3, [pc, #216]	; (401364 <RX_done_LR+0x150>)
  40128a:	f893 1022 	ldrb.w	r1, [r3, #34]	; 0x22
  40128e:	4b3a      	ldr	r3, [pc, #232]	; (401378 <RX_done_LR+0x164>)
  401290:	8019      	strh	r1, [r3, #0]
				SX1276ReadFifo( RFBuffer,RxPacketSize); //SX1276LR->RegPayloadLength
  401292:	483a      	ldr	r0, [pc, #232]	; (40137c <RX_done_LR+0x168>)
  401294:	4b3a      	ldr	r3, [pc, #232]	; (401380 <RX_done_LR+0x16c>)
  401296:	4798      	blx	r3
  401298:	e038      	b.n	40130c <RX_done_LR+0xf8>
			}
			else
			{
				SX1276Read( REG_LR_NBRXBYTES, &SX1276LR.RegNbRxBytes );	//Nuber of recieved bytes
  40129a:	4c3a      	ldr	r4, [pc, #232]	; (401384 <RX_done_LR+0x170>)
  40129c:	2013      	movs	r0, #19
  40129e:	4621      	mov	r1, r4
  4012a0:	4b2e      	ldr	r3, [pc, #184]	; (40135c <RX_done_LR+0x148>)
  4012a2:	4798      	blx	r3
				RxPacketSize = SX1276LR.RegNbRxBytes;
  4012a4:	7821      	ldrb	r1, [r4, #0]
  4012a6:	4b34      	ldr	r3, [pc, #208]	; (401378 <RX_done_LR+0x164>)
  4012a8:	8019      	strh	r1, [r3, #0]
				SX1276ReadFifo( RFBuffer, RxPacketSize); //
  4012aa:	4834      	ldr	r0, [pc, #208]	; (40137c <RX_done_LR+0x168>)
  4012ac:	4b34      	ldr	r3, [pc, #208]	; (401380 <RX_done_LR+0x16c>)
  4012ae:	4798      	blx	r3
  4012b0:	e02c      	b.n	40130c <RX_done_LR+0xf8>
			}
		}
		else // Rx continuous mode
		{
			SX1276Read( REG_LR_FIFORXCURRENTADDR, &SX1276LR.RegFifoRxCurrentAddr );
  4012b2:	2010      	movs	r0, #16
  4012b4:	4934      	ldr	r1, [pc, #208]	; (401388 <RX_done_LR+0x174>)
  4012b6:	4b29      	ldr	r3, [pc, #164]	; (40135c <RX_done_LR+0x148>)
  4012b8:	4798      	blx	r3

			if( LoRaSettings.ImplicitHeaderOn == true )
  4012ba:	4b2e      	ldr	r3, [pc, #184]	; (401374 <RX_done_LR+0x160>)
  4012bc:	7a5b      	ldrb	r3, [r3, #9]
  4012be:	b18b      	cbz	r3, 4012e4 <RX_done_LR+0xd0>
			{
				RxPacketSize = SX1276LR.RegPayloadLength;
  4012c0:	4c28      	ldr	r4, [pc, #160]	; (401364 <RX_done_LR+0x150>)
  4012c2:	f894 1022 	ldrb.w	r1, [r4, #34]	; 0x22
  4012c6:	4b2c      	ldr	r3, [pc, #176]	; (401378 <RX_done_LR+0x164>)
  4012c8:	8019      	strh	r1, [r3, #0]
				SX1276LR.RegFifoAddrPtr = SX1276LR.RegFifoRxCurrentAddr - SX1276LR.RegPayloadLength;
  4012ca:	7c23      	ldrb	r3, [r4, #16]
  4012cc:	1a59      	subs	r1, r3, r1
  4012ce:	b2c9      	uxtb	r1, r1
  4012d0:	7361      	strb	r1, [r4, #13]
				SX1276Write( REG_LR_FIFOADDRPTR, SX1276LR.RegFifoAddrPtr );
  4012d2:	200d      	movs	r0, #13
  4012d4:	4b22      	ldr	r3, [pc, #136]	; (401360 <RX_done_LR+0x14c>)
  4012d6:	4798      	blx	r3
				SX1276ReadFifo( RFBuffer, SX1276LR.RegPayloadLength );
  4012d8:	4828      	ldr	r0, [pc, #160]	; (40137c <RX_done_LR+0x168>)
  4012da:	f894 1022 	ldrb.w	r1, [r4, #34]	; 0x22
  4012de:	4b28      	ldr	r3, [pc, #160]	; (401380 <RX_done_LR+0x16c>)
  4012e0:	4798      	blx	r3
  4012e2:	e013      	b.n	40130c <RX_done_LR+0xf8>
			}
			else
			{
				
				SX1276Read( REG_LR_NBRXBYTES, &SX1276LR.RegNbRxBytes );
  4012e4:	4c27      	ldr	r4, [pc, #156]	; (401384 <RX_done_LR+0x170>)
  4012e6:	2013      	movs	r0, #19
  4012e8:	4621      	mov	r1, r4
  4012ea:	4b1c      	ldr	r3, [pc, #112]	; (40135c <RX_done_LR+0x148>)
  4012ec:	4798      	blx	r3
				RxPacketSize = SX1276LR.RegNbRxBytes;
  4012ee:	f814 1913 	ldrb.w	r1, [r4], #-19
  4012f2:	4b21      	ldr	r3, [pc, #132]	; (401378 <RX_done_LR+0x164>)
  4012f4:	8019      	strh	r1, [r3, #0]
				SX1276LR.RegFifoAddrPtr = SX1276LR.RegFifoRxCurrentAddr - SX1276LR.RegNbRxBytes;
  4012f6:	7c23      	ldrb	r3, [r4, #16]
  4012f8:	1a59      	subs	r1, r3, r1
  4012fa:	b2c9      	uxtb	r1, r1
  4012fc:	7361      	strb	r1, [r4, #13]
				SX1276Write( REG_LR_FIFOADDRPTR, SX1276LR.RegFifoAddrPtr );
  4012fe:	200d      	movs	r0, #13
  401300:	4b17      	ldr	r3, [pc, #92]	; (401360 <RX_done_LR+0x14c>)
  401302:	4798      	blx	r3
				SX1276ReadFifo( RFBuffer, SX1276LR.RegNbRxBytes );
  401304:	481d      	ldr	r0, [pc, #116]	; (40137c <RX_done_LR+0x168>)
  401306:	7ce1      	ldrb	r1, [r4, #19]
  401308:	4b1d      	ldr	r3, [pc, #116]	; (401380 <RX_done_LR+0x16c>)
  40130a:	4798      	blx	r3
		
	
		
		
		Position.TX_CH_xx[0]=RFBuffer[0];
		Position.TX_CH_xx[0]|=(RFBuffer[1]<<8);
  40130c:	491f      	ldr	r1, [pc, #124]	; (40138c <RX_done_LR+0x178>)
  40130e:	4b1b      	ldr	r3, [pc, #108]	; (40137c <RX_done_LR+0x168>)
  401310:	7858      	ldrb	r0, [r3, #1]
  401312:	781a      	ldrb	r2, [r3, #0]
  401314:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
  401318:	818a      	strh	r2, [r1, #12]
		
		Position.TX_CH_xx[1]=RFBuffer[2];
		Position.TX_CH_xx[1]|=(RFBuffer[3]<<8);
  40131a:	78d8      	ldrb	r0, [r3, #3]
  40131c:	789a      	ldrb	r2, [r3, #2]
  40131e:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
  401322:	81ca      	strh	r2, [r1, #14]
		
		Position.TX_CH_xx[2]=RFBuffer[4];
		Position.TX_CH_xx[2]|=(RFBuffer[5]<<8);
  401324:	7958      	ldrb	r0, [r3, #5]
  401326:	791a      	ldrb	r2, [r3, #4]
  401328:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
  40132c:	820a      	strh	r2, [r1, #16]
		
		Position.TX_CH_xx[3]=RFBuffer[6];
		Position.TX_CH_xx[3]|=(RFBuffer[7]<<8);
  40132e:	79da      	ldrb	r2, [r3, #7]
  401330:	799b      	ldrb	r3, [r3, #6]
  401332:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  401336:	824b      	strh	r3, [r1, #18]
		
		/* Send new TX data to motor task */
		Position.type_of_data=FROM_TX;
  401338:	2201      	movs	r2, #1
  40133a:	750a      	strb	r2, [r1, #20]
		if(xQueueSend(Queue_Motor_Task,&Position,1))	//pdPASS=1-
  40133c:	4b14      	ldr	r3, [pc, #80]	; (401390 <RX_done_LR+0x17c>)
  40133e:	6818      	ldr	r0, [r3, #0]
  401340:	2300      	movs	r3, #0
  401342:	4c14      	ldr	r4, [pc, #80]	; (401394 <RX_done_LR+0x180>)
  401344:	47a0      	blx	r4
  401346:	bd38      	pop	{r3, r4, r5, pc}
		}
 	
	//Clear all irqs in SEMTECH
	}else
	{
		SX1276Write( REG_LR_IRQFLAGS, 0xFF );
  401348:	2012      	movs	r0, #18
  40134a:	21ff      	movs	r1, #255	; 0xff
  40134c:	4b04      	ldr	r3, [pc, #16]	; (401360 <RX_done_LR+0x14c>)
  40134e:	4798      	blx	r3
  401350:	bd38      	pop	{r3, r4, r5, pc}
  401352:	bf00      	nop
  401354:	00401bad 	.word	0x00401bad
  401358:	20019016 	.word	0x20019016
  40135c:	00401aa5 	.word	0x00401aa5
  401360:	00401a41 	.word	0x00401a41
  401364:	20019004 	.word	0x20019004
  401368:	400e0e00 	.word	0x400e0e00
  40136c:	00401d29 	.word	0x00401d29
  401370:	200005f0 	.word	0x200005f0
  401374:	20000014 	.word	0x20000014
  401378:	200005f8 	.word	0x200005f8
  40137c:	200005fc 	.word	0x200005fc
  401380:	00401ac9 	.word	0x00401ac9
  401384:	20019017 	.word	0x20019017
  401388:	20019014 	.word	0x20019014
  40138c:	20018fec 	.word	0x20018fec
  401390:	20019078 	.word	0x20019078
  401394:	00402a01 	.word	0x00402a01

00401398 <Start_RX_LR>:
	
}
/************************************************************************/

void Start_RX_LR(void)
{	
  401398:	b570      	push	{r4, r5, r6, lr}
	SX1276LoRaSetOpMode( RFLR_OPMODE_STANDBY );
  40139a:	2001      	movs	r0, #1
  40139c:	4b15      	ldr	r3, [pc, #84]	; (4013f4 <Start_RX_LR+0x5c>)
  40139e:	4798      	blx	r3
		 SX1276Write( REG_LR_IRQFLAGS,0xFF  );
  4013a0:	2012      	movs	r0, #18
  4013a2:	21ff      	movs	r1, #255	; 0xff
  4013a4:	4e14      	ldr	r6, [pc, #80]	; (4013f8 <Start_RX_LR+0x60>)
  4013a6:	47b0      	blx	r6
	
	SX1276LR.RegIrqFlagsMask =
  4013a8:	4c14      	ldr	r4, [pc, #80]	; (4013fc <Start_RX_LR+0x64>)
  4013aa:	211f      	movs	r1, #31
  4013ac:	7461      	strb	r1, [r4, #17]
	RFLR_IRQFLAGS_TXDONE |
	RFLR_IRQFLAGS_CADDONE |
	RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL |
	RFLR_IRQFLAGS_CADDETECTED;
	
	SX1276Write( REG_LR_IRQFLAGSMASK, SX1276LR.RegIrqFlagsMask );
  4013ae:	2011      	movs	r0, #17
  4013b0:	47b0      	blx	r6

	SX1276LR.RegHopPeriod = 0;	//Datasheet says 0 ... nebo stara verze 255?
  4013b2:	2500      	movs	r5, #0
  4013b4:	f884 5024 	strb.w	r5, [r4, #36]	; 0x24
	SX1276Write( REG_LR_HOPPERIOD, SX1276LR.RegHopPeriod );
  4013b8:	2024      	movs	r0, #36	; 0x24
  4013ba:	4629      	mov	r1, r5
  4013bc:	47b0      	blx	r6
	// RxDone                    RxTimeout                   FhssChangeChannel           CadDone
	SX1276LR.RegDioMapping1 = RFLR_DIOMAPPING1_DIO0_00;// |
  4013be:	f884 503f 	strb.w	r5, [r4, #63]	; 0x3f
	RFLR_DIOMAPPING1_DIO1_00;// | 	//RXTimeout
	// RFLR_DIOMAPPING1_DIO2_00 |
	// RFLR_DIOMAPPING1_DIO3_10; //CRC error
	// CadDetected               ModeReady
	SX1276LR.RegDioMapping2 =0;// RFLR_DIOMAPPING2_DIO4_00 | RFLR_DIOMAPPING2_DIO5_00;
  4013c2:	f884 5040 	strb.w	r5, [r4, #64]	; 0x40
	SX1276WriteBuffer( REG_LR_DIOMAPPING1, &SX1276LR.RegDioMapping1, 2 );
  4013c6:	2040      	movs	r0, #64	; 0x40
  4013c8:	f104 013f 	add.w	r1, r4, #63	; 0x3f
  4013cc:	2202      	movs	r2, #2
  4013ce:	4b0c      	ldr	r3, [pc, #48]	; (401400 <Start_RX_LR+0x68>)
  4013d0:	4798      	blx	r3

	// 	 // see errata note
	//SX1276Write( 0x2F, 0x14 );
	//SX1276LoRaSetPayloadLength( LoRaSettings.PayloadLength,&SX1276LR );	//
	
	if( LoRaSettings.RxSingleOn == true ) // Rx single mode
  4013d2:	4b0c      	ldr	r3, [pc, #48]	; (401404 <Start_RX_LR+0x6c>)
  4013d4:	7a9b      	ldrb	r3, [r3, #10]
  4013d6:	b11b      	cbz	r3, 4013e0 <Start_RX_LR+0x48>
	{
		SX1276LoRaSetOpMode( RFLR_OPMODE_RECEIVER_SINGLE );
  4013d8:	2006      	movs	r0, #6
  4013da:	4b06      	ldr	r3, [pc, #24]	; (4013f4 <Start_RX_LR+0x5c>)
  4013dc:	4798      	blx	r3
  4013de:	bd70      	pop	{r4, r5, r6, pc}
	}
	else // Rx continuous mode
	{
		SX1276LR.RegFifoAddrPtr = SX1276LR.RegFifoRxBaseAddr;
  4013e0:	4b06      	ldr	r3, [pc, #24]	; (4013fc <Start_RX_LR+0x64>)
  4013e2:	7bd9      	ldrb	r1, [r3, #15]
  4013e4:	7359      	strb	r1, [r3, #13]
		SX1276Write( REG_LR_FIFOADDRPTR, SX1276LR.RegFifoAddrPtr );
  4013e6:	200d      	movs	r0, #13
  4013e8:	4b03      	ldr	r3, [pc, #12]	; (4013f8 <Start_RX_LR+0x60>)
  4013ea:	4798      	blx	r3
		
		SX1276LoRaSetOpMode( RFLR_OPMODE_RECEIVER );
  4013ec:	2005      	movs	r0, #5
  4013ee:	4b01      	ldr	r3, [pc, #4]	; (4013f4 <Start_RX_LR+0x5c>)
  4013f0:	4798      	blx	r3
  4013f2:	bd70      	pop	{r4, r5, r6, pc}
  4013f4:	00401bad 	.word	0x00401bad
  4013f8:	00401a41 	.word	0x00401a41
  4013fc:	20019004 	.word	0x20019004
  401400:	004019f9 	.word	0x004019f9
  401404:	20000014 	.word	0x20000014

00401408 <Send_data_LR>:
		
}

/************************************************************************/
void Send_data_LR(uint8_t *data,uint8_t Length)
{
  401408:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40140c:	4681      	mov	r9, r0
  40140e:	460f      	mov	r7, r1
	//uint8_t Temp=0;
//	uint16_t Timeout=2600;	// u kzadeho oboju musi byt jinak ?!?!?
				
	// see errata note
	//SX1276LoRaSetOpMode( RFLR_OPMODE_SLEEP );
	SX1276LoRaSetOpMode( RFLR_OPMODE_STANDBY );
  401410:	2001      	movs	r0, #1
  401412:	f8df 806c 	ldr.w	r8, [pc, #108]	; 401480 <Send_data_LR+0x78>
  401416:	47c0      	blx	r8
	
// 	SX1276Read(REG_LR_IRQFLAGSMASK,&Temp);
 //	SX1276Write( REG_LR_IRQFLAGS, 0xFF  );
	
	SX1276LR.RegIrqFlagsMask =
  401418:	4c15      	ldr	r4, [pc, #84]	; (401470 <Send_data_LR+0x68>)
  40141a:	23f7      	movs	r3, #247	; 0xf7
  40141c:	7463      	strb	r3, [r4, #17]
	RFLR_IRQFLAGS_CADDONE |
	RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL
	|RFLR_IRQFLAGS_CADDETECTED
	;
	
	SX1276LR.RegHopPeriod = 0;
  40141e:	2500      	movs	r5, #0
  401420:	f884 5024 	strb.w	r5, [r4, #36]	; 0x24
	
	SX1276Write(REG_LR_HOPPERIOD, SX1276LR.RegHopPeriod );	//0x1C
  401424:	2024      	movs	r0, #36	; 0x24
  401426:	4629      	mov	r1, r5
  401428:	4e12      	ldr	r6, [pc, #72]	; (401474 <Send_data_LR+0x6c>)
  40142a:	47b0      	blx	r6
	SX1276Write( REG_LR_IRQFLAGSMASK, SX1276LR.RegIrqFlagsMask );
  40142c:	2011      	movs	r0, #17
  40142e:	7c61      	ldrb	r1, [r4, #17]
  401430:	47b0      	blx	r6

	// Initializes the payload size
	SX1276LR.RegPayloadLength = Length;
  401432:	f884 7022 	strb.w	r7, [r4, #34]	; 0x22
	SX1276Write(REG_LR_PAYLOADLENGTH, SX1276LR.RegPayloadLength );	//0x17
  401436:	2022      	movs	r0, #34	; 0x22
  401438:	4639      	mov	r1, r7
  40143a:	47b0      	blx	r6
	
	SX1276LR.RegFifoTxBaseAddr = 0x00; // Full buffer used for Tx
  40143c:	73a5      	strb	r5, [r4, #14]
	SX1276Write( REG_LR_FIFOTXBASEADDR, SX1276LR.RegFifoTxBaseAddr );
  40143e:	200e      	movs	r0, #14
  401440:	4629      	mov	r1, r5
  401442:	47b0      	blx	r6

	SX1276LR.RegFifoAddrPtr = SX1276LR.RegFifoTxBaseAddr;
  401444:	7ba1      	ldrb	r1, [r4, #14]
  401446:	7361      	strb	r1, [r4, #13]
	SX1276Write( REG_LR_FIFOADDRPTR, SX1276LR.RegFifoAddrPtr );
  401448:	200d      	movs	r0, #13
  40144a:	47b0      	blx	r6
	
	// Write payload buffer to LORA modem
	SX1276WriteFifo(data,Length);
  40144c:	4648      	mov	r0, r9
  40144e:	4639      	mov	r1, r7
  401450:	4b09      	ldr	r3, [pc, #36]	; (401478 <Send_data_LR+0x70>)
  401452:	4798      	blx	r3
	
	///TX done						//CAD DONE							//Detected CAD
	SX1276LR.RegDioMapping1 = RFLR_DIOMAPPING1_DIO0_01;// | RFLR_DIOMAPPING1_DIO0_10 |RFLR_DIOMAPPING1_DIO1_10 ;//| RFLR_DIOMAPPING1_DIO1_00 | RFLR_DIOMAPPING1_DIO2_00 | RFLR_DIOMAPPING1_DIO3_01;
  401454:	2040      	movs	r0, #64	; 0x40
  401456:	f884 003f 	strb.w	r0, [r4, #63]	; 0x3f
	// PllLock              Mode Ready
	SX1276LR.RegDioMapping2 = 0;//RFLR_DIOMAPPING2_DIO4_01 | RFLR_DIOMAPPING2_DIO5_00;
  40145a:	f884 5040 	strb.w	r5, [r4, #64]	; 0x40
	SX1276WriteBuffer( REG_LR_DIOMAPPING1, &SX1276LR.RegDioMapping1, 2 );
  40145e:	f104 013f 	add.w	r1, r4, #63	; 0x3f
  401462:	2202      	movs	r2, #2
  401464:	4b05      	ldr	r3, [pc, #20]	; (40147c <Send_data_LR+0x74>)
  401466:	4798      	blx	r3

	
	SX1276LoRaSetOpMode( RFLR_OPMODE_TRANSMITTER );
  401468:	2003      	movs	r0, #3
  40146a:	47c0      	blx	r8
  40146c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401470:	20019004 	.word	0x20019004
  401474:	00401a41 	.word	0x00401a41
  401478:	00401ab5 	.word	0x00401ab5
  40147c:	004019f9 	.word	0x004019f9
  401480:	00401bad 	.word	0x00401bad

00401484 <Check_status>:
{
	//uint8_t Temp;
	//RF_Queue Semtech;
		
		
		if (Line==0)
  401484:	b150      	cbz	r0, 40149c <Check_status+0x18>
}



uint8_t Check_status(char Line)
{
  401486:	b508      	push	{r3, lr}
			return	RFLR_STATE_TX_DONE;
#else
# error "TX or RX?"
#endif
			 
		}else if(Line==1)
  401488:	2801      	cmp	r0, #1
  40148a:	d009      	beq.n	4014a0 <Check_status+0x1c>
		{
			// SX1276Write( 0x12, RFLR_IRQFLAGS_RXTIMEOUT_MASK);//
			 return	RFLR_STATE_RX_TIMEOUT;
			 
		}else if(Line==2)
  40148c:	2802      	cmp	r0, #2
  40148e:	d109      	bne.n	4014a4 <Check_status+0x20>
		{
			SX1276Write( 0x12,RFLR_IRQFLAGS_PAYLOADCRCERROR_MASK);
  401490:	2012      	movs	r0, #18
  401492:	2120      	movs	r1, #32
  401494:	4b04      	ldr	r3, [pc, #16]	; (4014a8 <Check_status+0x24>)
  401496:	4798      	blx	r3
			return RFLR_STATE_CRC_ERROR;
  401498:	200a      	movs	r0, #10
  40149a:	bd08      	pop	{r3, pc}
		{
			//SX1276Write( 0x12, RFLR_IRQFLAGS_RXDONE_MASK);
#if (RX_NEW_CMD==1)
			return	RFLR_STATE_RX_DONE;
#elif (TX_TO_MATLAB==1)			
			return	RFLR_STATE_TX_DONE;
  40149c:	2006      	movs	r0, #6
		{
		 	//SX1276Write( 0x12, 0);
		 	return 0x66;
		}
	
}
  40149e:	4770      	bx	lr
#endif
			 
		}else if(Line==1)
		{
			// SX1276Write( 0x12, RFLR_IRQFLAGS_RXTIMEOUT_MASK);//
			 return	RFLR_STATE_RX_TIMEOUT;
  4014a0:	2007      	movs	r0, #7
  4014a2:	bd08      	pop	{r3, pc}
			SX1276Write( 0x12,RFLR_IRQFLAGS_PAYLOADCRCERROR_MASK);
			return RFLR_STATE_CRC_ERROR;
		}else
		{
		 	//SX1276Write( 0x12, 0);
		 	return 0x66;
  4014a4:	2066      	movs	r0, #102	; 0x66
		}
	
}
  4014a6:	bd08      	pop	{r3, pc}
  4014a8:	00401a41 	.word	0x00401a41

004014ac <Rf_mode>:

void Rf_mode(RF_Queue *Sem_in)
{	
  4014ac:	b530      	push	{r4, r5, lr}
  4014ae:	b09d      	sub	sp, #116	; 0x74
	RF_Queue Semtech;
	short Valid_packet=0;
  4014b0:	2300      	movs	r3, #0
  4014b2:	f8ad 3002 	strh.w	r3, [sp, #2]
	static uint8_t TX_READY=1;

	switch (Sem_in->Stat.Data_State)
  4014b6:	f9b0 306a 	ldrsh.w	r3, [r0, #106]	; 0x6a
  4014ba:	3b01      	subs	r3, #1
  4014bc:	2b0a      	cmp	r3, #10
  4014be:	f200 8085 	bhi.w	4015cc <Rf_mode+0x120>
  4014c2:	e8df f003 	tbb	[pc, r3]
  4014c6:	8315      	.short	0x8315
  4014c8:	76835b18 	.word	0x76835b18
  4014cc:	4c83832c 	.word	0x4c83832c
  4014d0:	06          	.byte	0x06
  4014d1:	00          	.byte	0x00
			

			break;
		
		case RFLR_STATE_ERROR:
			Semtech.Stat.Data_State=RFLR_STATE_RX_INIT;
  4014d2:	2301      	movs	r3, #1
  4014d4:	f8ad 306e 	strh.w	r3, [sp, #110]	; 0x6e
			Semtech.Stat.Cmd=STAY_IN_STATE;			
  4014d8:	23cb      	movs	r3, #203	; 0xcb
  4014da:	f8ad 306c 	strh.w	r3, [sp, #108]	; 0x6c
			xQueueSend(Queue_RF_Task,&Semtech,3000);
  4014de:	4b3c      	ldr	r3, [pc, #240]	; (4015d0 <Rf_mode+0x124>)
  4014e0:	6818      	ldr	r0, [r3, #0]
  4014e2:	a901      	add	r1, sp, #4
  4014e4:	f640 32b8 	movw	r2, #3000	; 0xbb8
  4014e8:	2300      	movs	r3, #0
  4014ea:	4c3a      	ldr	r4, [pc, #232]	; (4015d4 <Rf_mode+0x128>)
  4014ec:	47a0      	blx	r4
		
			break;
  4014ee:	e06d      	b.n	4015cc <Rf_mode+0x120>
		
		case RFLR_STATE_RX_INIT:
			#ifdef LORA
				Start_RX_LR();
  4014f0:	4b39      	ldr	r3, [pc, #228]	; (4015d8 <Rf_mode+0x12c>)
  4014f2:	4798      	blx	r3
				
			#else
				Start_RX_FSK();
			#endif
			
			break;
  4014f4:	e06a      	b.n	4015cc <Rf_mode+0x120>
			break;
		
		case RFLR_STATE_RX_DONE:
			
			#ifdef LORA
					RX_done_LR(&Semtech,&Valid_packet);
  4014f6:	a801      	add	r0, sp, #4
  4014f8:	f10d 0102 	add.w	r1, sp, #2
  4014fc:	4b37      	ldr	r3, [pc, #220]	; (4015dc <Rf_mode+0x130>)
  4014fe:	4798      	blx	r3
			#else
					RX_done_FSK(&Semtech,&Valid_packet);
			#endif
			
			Semtech.Stat.Data_State=RFLR_STATE_RX_INIT;
  401500:	2301      	movs	r3, #1
  401502:	f8ad 306e 	strh.w	r3, [sp, #110]	; 0x6e
			Semtech.Stat.Cmd=STAY_IN_STATE;
  401506:	23cb      	movs	r3, #203	; 0xcb
  401508:	f8ad 306c 	strh.w	r3, [sp, #108]	; 0x6c
			if(xQueueSend(Queue_RF_Task,&Semtech,portMAX_DELAY)!=pdPASS)
  40150c:	4b30      	ldr	r3, [pc, #192]	; (4015d0 <Rf_mode+0x124>)
  40150e:	6818      	ldr	r0, [r3, #0]
  401510:	a901      	add	r1, sp, #4
  401512:	f04f 32ff 	mov.w	r2, #4294967295
  401516:	2300      	movs	r3, #0
  401518:	4c2e      	ldr	r4, [pc, #184]	; (4015d4 <Rf_mode+0x128>)
  40151a:	47a0      	blx	r4
		
			}
		
			
		
			break;
  40151c:	e056      	b.n	4015cc <Rf_mode+0x120>
		
		case RFLR_STATE_RX_TIMEOUT:
			
			SX1276LoRaSetOpMode(RFLR_OPMODE_STANDBY);
  40151e:	2001      	movs	r0, #1
  401520:	4b2f      	ldr	r3, [pc, #188]	; (4015e0 <Rf_mode+0x134>)
  401522:	4798      	blx	r3
			SX1276Write( REG_LR_IRQFLAGS, 0xFF );
  401524:	2012      	movs	r0, #18
  401526:	21ff      	movs	r1, #255	; 0xff
  401528:	4b2e      	ldr	r3, [pc, #184]	; (4015e4 <Rf_mode+0x138>)
  40152a:	4798      	blx	r3
			Semtech.Stat.Cmd=STAY_IN_STATE;
  40152c:	23cb      	movs	r3, #203	; 0xcb
  40152e:	f8ad 306c 	strh.w	r3, [sp, #108]	; 0x6c
			Semtech.Stat.Data_State=RFLR_STATE_RX_INIT;
  401532:	2301      	movs	r3, #1
  401534:	f8ad 306e 	strh.w	r3, [sp, #110]	; 0x6e
__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	Pio *port = arch_ioport_pin_to_base(pin);
	ioport_port_mask_t mask = arch_ioport_pin_to_mask(pin);

	if (port->PIO_PDSR & arch_ioport_pin_to_mask(pin)) {
  401538:	4b2b      	ldr	r3, [pc, #172]	; (4015e8 <Rf_mode+0x13c>)
  40153a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  40153c:	f413 6f80 	tst.w	r3, #1024	; 0x400
		port->PIO_CODR = mask;
  401540:	f44f 6280 	mov.w	r2, #1024	; 0x400
  401544:	4b28      	ldr	r3, [pc, #160]	; (4015e8 <Rf_mode+0x13c>)
  401546:	bf14      	ite	ne
  401548:	635a      	strne	r2, [r3, #52]	; 0x34
	} else {
		port->PIO_SODR = mask;
  40154a:	631a      	streq	r2, [r3, #48]	; 0x30
			ioport_toggle_pin_level(LEDR);
	
			if(xQueueSend(Queue_RF_Task,&Semtech,portMAX_DELAY)!=pdPASS)
  40154c:	4b20      	ldr	r3, [pc, #128]	; (4015d0 <Rf_mode+0x124>)
  40154e:	6818      	ldr	r0, [r3, #0]
  401550:	a901      	add	r1, sp, #4
  401552:	f04f 32ff 	mov.w	r2, #4294967295
  401556:	2300      	movs	r3, #0
  401558:	4c1e      	ldr	r4, [pc, #120]	; (4015d4 <Rf_mode+0x128>)
  40155a:	47a0      	blx	r4
			{
				
			}
			
			break;
  40155c:	e036      	b.n	4015cc <Rf_mode+0x120>
		
		case RFLR_STATE_CRC_ERROR:	//nepouito
		
			Semtech.Stat.Cmd=STAY_IN_STATE;
  40155e:	23cb      	movs	r3, #203	; 0xcb
  401560:	f8ad 306c 	strh.w	r3, [sp, #108]	; 0x6c
			Semtech.Stat.Data_State=RFLR_STATE_RX_INIT;
  401564:	2301      	movs	r3, #1
  401566:	f8ad 306e 	strh.w	r3, [sp, #110]	; 0x6e
			if(xQueueSend(Queue_RF_Task,&Semtech,10000)!=pdPASS)
  40156a:	4b19      	ldr	r3, [pc, #100]	; (4015d0 <Rf_mode+0x124>)
  40156c:	6818      	ldr	r0, [r3, #0]
  40156e:	a901      	add	r1, sp, #4
  401570:	f242 7210 	movw	r2, #10000	; 0x2710
  401574:	2300      	movs	r3, #0
  401576:	4c17      	ldr	r4, [pc, #92]	; (4015d4 <Rf_mode+0x128>)
  401578:	47a0      	blx	r4
			{
				
			}
			break;
  40157a:	e027      	b.n	4015cc <Rf_mode+0x120>
		
		case RFLR_STATE_TX_INIT:
			
			if (TX_READY==1)
  40157c:	4b1b      	ldr	r3, [pc, #108]	; (4015ec <Rf_mode+0x140>)
  40157e:	781b      	ldrb	r3, [r3, #0]
  401580:	2b01      	cmp	r3, #1
  401582:	d123      	bne.n	4015cc <Rf_mode+0x120>
			{
				TX_READY=0;
  401584:	2400      	movs	r4, #0
  401586:	4b19      	ldr	r3, [pc, #100]	; (4015ec <Rf_mode+0x140>)
  401588:	701c      	strb	r4, [r3, #0]
				#if (LORA==1)
				Send_data_LR(Sem_in->Buffer,LoRaSettings.PayloadLength);
  40158a:	3002      	adds	r0, #2
  40158c:	4b18      	ldr	r3, [pc, #96]	; (4015f0 <Rf_mode+0x144>)
  40158e:	7e19      	ldrb	r1, [r3, #24]
  401590:	4b18      	ldr	r3, [pc, #96]	; (4015f4 <Rf_mode+0x148>)
  401592:	4798      	blx	r3
				#else
				#error "NO LORA or FSK Defined"
				
				#endif
				
				Semtech.Stat.Cmd=STAY_IN_STATE;
  401594:	23cb      	movs	r3, #203	; 0xcb
  401596:	f8ad 306c 	strh.w	r3, [sp, #108]	; 0x6c
				Semtech.Stat.Data_State=RFLR_STATE_TX_RUNNING;
  40159a:	2305      	movs	r3, #5
  40159c:	f8ad 306e 	strh.w	r3, [sp, #110]	; 0x6e
				if(xQueueSend(Queue_RF_Task,&Semtech,portMAX_DELAY)!=pdPASS)
  4015a0:	4b0b      	ldr	r3, [pc, #44]	; (4015d0 <Rf_mode+0x124>)
  4015a2:	6818      	ldr	r0, [r3, #0]
  4015a4:	a901      	add	r1, sp, #4
  4015a6:	f04f 32ff 	mov.w	r2, #4294967295
  4015aa:	4623      	mov	r3, r4
  4015ac:	4c09      	ldr	r4, [pc, #36]	; (4015d4 <Rf_mode+0x128>)
  4015ae:	47a0      	blx	r4
  4015b0:	e00c      	b.n	4015cc <Rf_mode+0x120>
		
			break;
		
		case RFLR_STATE_TX_DONE:
			
			TX_READY=1;
  4015b2:	2501      	movs	r5, #1
  4015b4:	4b0d      	ldr	r3, [pc, #52]	; (4015ec <Rf_mode+0x140>)
  4015b6:	701d      	strb	r5, [r3, #0]
			
			SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_TXDONE  );	
  4015b8:	2012      	movs	r0, #18
  4015ba:	2108      	movs	r1, #8
  4015bc:	4c09      	ldr	r4, [pc, #36]	; (4015e4 <Rf_mode+0x138>)
  4015be:	47a0      	blx	r4
			// optimize the power consumption by switching off the transmitter as soon as the packet has been sent
			SX1276LoRaSetOpMode( RFLR_OPMODE_STANDBY);
  4015c0:	4628      	mov	r0, r5
  4015c2:	4b07      	ldr	r3, [pc, #28]	; (4015e0 <Rf_mode+0x134>)
  4015c4:	4798      	blx	r3
			SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_TXDONE  );
  4015c6:	2012      	movs	r0, #18
  4015c8:	2108      	movs	r1, #8
  4015ca:	47a0      	blx	r4
		
		
		default:
			break;
	}
}
  4015cc:	b01d      	add	sp, #116	; 0x74
  4015ce:	bd30      	pop	{r4, r5, pc}
  4015d0:	20019080 	.word	0x20019080
  4015d4:	00402a01 	.word	0x00402a01
  4015d8:	00401399 	.word	0x00401399
  4015dc:	00401215 	.word	0x00401215
  4015e0:	00401bad 	.word	0x00401bad
  4015e4:	00401a41 	.word	0x00401a41
  4015e8:	400e0e00 	.word	0x400e0e00
  4015ec:	20000010 	.word	0x20000010
  4015f0:	20000014 	.word	0x20000014
  4015f4:	00401409 	.word	0x00401409

004015f8 <RF_Task>:

/**************************************************************************/
void RF_Task(void *pvParameters)
{
  4015f8:	b570      	push	{r4, r5, r6, lr}
  4015fa:	b09c      	sub	sp, #112	; 0x70
 	
 	
// 	portTickType LastWakeTime;
// 	LastWakeTime=xTaskGetTickCount();
	 
	taskENTER_CRITICAL();
  4015fc:	4b21      	ldr	r3, [pc, #132]	; (401684 <RF_Task+0x8c>)
  4015fe:	4798      	blx	r3
	SX1276Init();
  401600:	4b21      	ldr	r3, [pc, #132]	; (401688 <RF_Task+0x90>)
  401602:	4798      	blx	r3
 	delay_ms(1);
  401604:	f242 107c 	movw	r0, #8572	; 0x217c
  401608:	4b20      	ldr	r3, [pc, #128]	; (40168c <RF_Task+0x94>)
  40160a:	4798      	blx	r3
	taskEXIT_CRITICAL();
  40160c:	4b20      	ldr	r3, [pc, #128]	; (401690 <RF_Task+0x98>)
  40160e:	4798      	blx	r3
	
	eic_setup();		
  401610:	4b20      	ldr	r3, [pc, #128]	; (401694 <RF_Task+0x9c>)
  401612:	4798      	blx	r3
// 	vSemaphoreCreateBinary(Lights_RF_Busy);
// 	xSemaphoreTake(Lights_RF_Busy,0);
	cpu_irq_enable();
  401614:	2201      	movs	r2, #1
  401616:	4b20      	ldr	r3, [pc, #128]	; (401698 <RF_Task+0xa0>)
  401618:	701a      	strb	r2, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  40161a:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  40161e:	b662      	cpsie	i

	
	for (;;)
	{	
	
  		if(xQueueReceive(Queue_RF_Task,&Semtech,portMAX_DELAY)==pdPASS)
  401620:	4d1e      	ldr	r5, [pc, #120]	; (40169c <RF_Task+0xa4>)
  401622:	4c1f      	ldr	r4, [pc, #124]	; (4016a0 <RF_Task+0xa8>)
				}
				
			}
			else if(Semtech.Stat.Cmd==STAY_IN_STATE)
			{
				Rf_mode(&Semtech);
  401624:	4e1f      	ldr	r6, [pc, #124]	; (4016a4 <RF_Task+0xac>)

	
	for (;;)
	{	
	
  		if(xQueueReceive(Queue_RF_Task,&Semtech,portMAX_DELAY)==pdPASS)
  401626:	6828      	ldr	r0, [r5, #0]
  401628:	a901      	add	r1, sp, #4
  40162a:	f04f 32ff 	mov.w	r2, #4294967295
  40162e:	2300      	movs	r3, #0
  401630:	47a0      	blx	r4
  401632:	2801      	cmp	r0, #1
  401634:	d1f7      	bne.n	401626 <RF_Task+0x2e>
		{
								
			if (Semtech.Stat.Cmd==CHANGE_STATE)
  401636:	f8bd 306c 	ldrh.w	r3, [sp, #108]	; 0x6c
  40163a:	b21a      	sxth	r2, r3
  40163c:	2aca      	cmp	r2, #202	; 0xca
  40163e:	d11a      	bne.n	401676 <RF_Task+0x7e>
			{
				if (Semtech.Stat.Data_State==STATE_OFF)
  401640:	f8bd 306e 	ldrh.w	r3, [sp, #110]	; 0x6e
  401644:	b21a      	sxth	r2, r3
  401646:	2ac9      	cmp	r2, #201	; 0xc9
  401648:	d107      	bne.n	40165a <RF_Task+0x62>
				{
					SX1276Write( REG_LR_IRQFLAGS, 0xFF );
  40164a:	2012      	movs	r0, #18
  40164c:	21ff      	movs	r1, #255	; 0xff
  40164e:	4b16      	ldr	r3, [pc, #88]	; (4016a8 <RF_Task+0xb0>)
  401650:	4798      	blx	r3
					SX1276LoRaSetOpMode(RFLR_OPMODE_SLEEP);
  401652:	2000      	movs	r0, #0
  401654:	4b15      	ldr	r3, [pc, #84]	; (4016ac <RF_Task+0xb4>)
  401656:	4798      	blx	r3
  401658:	e7e5      	b.n	401626 <RF_Task+0x2e>
// 					Manage_data.Task=RF_i;
// 					Manage_data.State_RDY=RDY_TO_SLEEP;
// 					xQueueSend(Queue_Manage,&Manage_data,portMAX_DELAY);
					//xSemaphoreGive(Lights_Distance);
				}
				else if(Semtech.Stat.Data_State==STATE_ON)
  40165a:	b21b      	sxth	r3, r3
  40165c:	2bc8      	cmp	r3, #200	; 0xc8
  40165e:	d1e2      	bne.n	401626 <RF_Task+0x2e>
				{
					taskENTER_CRITICAL();
  401660:	4b08      	ldr	r3, [pc, #32]	; (401684 <RF_Task+0x8c>)
  401662:	4798      	blx	r3
					SX1276Init();
  401664:	4b08      	ldr	r3, [pc, #32]	; (401688 <RF_Task+0x90>)
  401666:	4798      	blx	r3
					delay_ms(1);
  401668:	f242 107c 	movw	r0, #8572	; 0x217c
  40166c:	4b07      	ldr	r3, [pc, #28]	; (40168c <RF_Task+0x94>)
  40166e:	4798      	blx	r3
					taskEXIT_CRITICAL();
  401670:	4b07      	ldr	r3, [pc, #28]	; (401690 <RF_Task+0x98>)
  401672:	4798      	blx	r3
  401674:	e7d7      	b.n	401626 <RF_Task+0x2e>
				}
				
			}
			else if(Semtech.Stat.Cmd==STAY_IN_STATE)
  401676:	b21b      	sxth	r3, r3
  401678:	2bcb      	cmp	r3, #203	; 0xcb
  40167a:	d1d4      	bne.n	401626 <RF_Task+0x2e>
			{
				Rf_mode(&Semtech);
  40167c:	a801      	add	r0, sp, #4
  40167e:	47b0      	blx	r6
  401680:	e7d1      	b.n	401626 <RF_Task+0x2e>
  401682:	bf00      	nop
  401684:	004025c1 	.word	0x004025c1
  401688:	00401ded 	.word	0x00401ded
  40168c:	20000001 	.word	0x20000001
  401690:	004025e1 	.word	0x004025e1
  401694:	00400a91 	.word	0x00400a91
  401698:	2000003c 	.word	0x2000003c
  40169c:	20019080 	.word	0x20019080
  4016a0:	00402bb1 	.word	0x00402bb1
  4016a4:	004014ad 	.word	0x004014ad
  4016a8:	00401a41 	.word	0x00401a41
  4016ac:	00401bad 	.word	0x00401bad

004016b0 <SX1276LoRaSetRFPower>:
	SX1276LR->RegPaDac&=0x4;	//0x7 pro 20dBm
	SX1276Write( REG_LR_PADAC, SX1276LR->RegPaDac );	//PA +20dBm
}

void SX1276LoRaSetRFPower( int8_t power,tSX1276LR *SX1276LR  )
{
  4016b0:	b570      	push	{r4, r5, r6, lr}
  4016b2:	4604      	mov	r4, r0
  4016b4:	460d      	mov	r5, r1
	SX1276Read( REG_LR_PACONFIG, &SX1276LR->RegPaConfig );
  4016b6:	2009      	movs	r0, #9
  4016b8:	4401      	add	r1, r0
  4016ba:	4e22      	ldr	r6, [pc, #136]	; (401744 <SX1276LoRaSetRFPower+0x94>)
  4016bc:	47b0      	blx	r6
	SX1276Read( REG_LR_PADAC, &SX1276LR->RegPaDac );
  4016be:	204d      	movs	r0, #77	; 0x4d
  4016c0:	f105 014c 	add.w	r1, r5, #76	; 0x4c
  4016c4:	47b0      	blx	r6
	
	if( ( SX1276LR->RegPaConfig & RFLR_PACONFIG_PASELECT_PABOOST ) == RFLR_PACONFIG_PASELECT_PABOOST )
  4016c6:	7a6a      	ldrb	r2, [r5, #9]
  4016c8:	f012 0f80 	tst.w	r2, #128	; 0x80
  4016cc:	d025      	beq.n	40171a <SX1276LoRaSetRFPower+0x6a>
	{
		if( ( SX1276LR->RegPaDac & 0x87 ) == 0x87 )
  4016ce:	f895 304c 	ldrb.w	r3, [r5, #76]	; 0x4c
  4016d2:	f003 0387 	and.w	r3, r3, #135	; 0x87
  4016d6:	2b87      	cmp	r3, #135	; 0x87
  4016d8:	d10f      	bne.n	4016fa <SX1276LoRaSetRFPower+0x4a>
		{
			if( power < 5 )
			{
				power = 5;
  4016da:	2c05      	cmp	r4, #5
  4016dc:	bfb8      	it	lt
  4016de:	2405      	movlt	r4, #5
  4016e0:	2c14      	cmp	r4, #20
  4016e2:	bfa8      	it	ge
  4016e4:	2414      	movge	r4, #20
			if( power > 20 )
			{
				power = 20;
			}
			SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_MAX_POWER_MASK ) | 0x70;
			SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power - 5 ) & 0x0F );
  4016e6:	3c05      	subs	r4, #5
  4016e8:	f004 040f 	and.w	r4, r4, #15
			}
			if( power > 20 )
			{
				power = 20;
			}
			SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_MAX_POWER_MASK ) | 0x70;
  4016ec:	f042 0270 	orr.w	r2, r2, #112	; 0x70
			SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power - 5 ) & 0x0F );
  4016f0:	f022 020f 	bic.w	r2, r2, #15
  4016f4:	4314      	orrs	r4, r2
  4016f6:	726c      	strb	r4, [r5, #9]
  4016f8:	e01e      	b.n	401738 <SX1276LoRaSetRFPower+0x88>
		}
		else
		{
			if( power < 2 )
			{
				power = 2;
  4016fa:	2c02      	cmp	r4, #2
  4016fc:	bfb8      	it	lt
  4016fe:	2402      	movlt	r4, #2
  401700:	2c11      	cmp	r4, #17
  401702:	bfa8      	it	ge
  401704:	2411      	movge	r4, #17
			if( power > 17 )
			{
				power = 17;
			}
			SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_MAX_POWER_MASK ) | 0x70;
			SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power - 2 ) & 0x0F );
  401706:	3c02      	subs	r4, #2
  401708:	f004 040f 	and.w	r4, r4, #15
			}
			if( power > 17 )
			{
				power = 17;
			}
			SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_MAX_POWER_MASK ) | 0x70;
  40170c:	f042 0270 	orr.w	r2, r2, #112	; 0x70
			SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power - 2 ) & 0x0F );
  401710:	f022 020f 	bic.w	r2, r2, #15
  401714:	4314      	orrs	r4, r2
  401716:	726c      	strb	r4, [r5, #9]
  401718:	e00e      	b.n	401738 <SX1276LoRaSetRFPower+0x88>
  40171a:	ea44 73e4 	orr.w	r3, r4, r4, asr #31
  40171e:	b25b      	sxtb	r3, r3
  401720:	2b0e      	cmp	r3, #14
  401722:	bfa8      	it	ge
  401724:	230e      	movge	r3, #14
		if( power > 14 )
		{
			power = 14;
		}
		SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_MAX_POWER_MASK ) | 0x70;
		SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power + 1 ) & 0x0F );
  401726:	3301      	adds	r3, #1
  401728:	f003 030f 	and.w	r3, r3, #15
		}
		if( power > 14 )
		{
			power = 14;
		}
		SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_MAX_POWER_MASK ) | 0x70;
  40172c:	f042 0270 	orr.w	r2, r2, #112	; 0x70
		SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power + 1 ) & 0x0F );
  401730:	f022 020f 	bic.w	r2, r2, #15
  401734:	4313      	orrs	r3, r2
  401736:	726b      	strb	r3, [r5, #9]
	}
	SX1276Write( REG_LR_PACONFIG, SX1276LR->RegPaConfig );
  401738:	2009      	movs	r0, #9
  40173a:	7a69      	ldrb	r1, [r5, #9]
  40173c:	4b02      	ldr	r3, [pc, #8]	; (401748 <SX1276LoRaSetRFPower+0x98>)
  40173e:	4798      	blx	r3
  401740:	bd70      	pop	{r4, r5, r6, pc}
  401742:	bf00      	nop
  401744:	00401aa5 	.word	0x00401aa5
  401748:	00401a41 	.word	0x00401a41

0040174c <SX1276LoRaSetPAOutput>:
	//LoRaSettings.Power = power;
}


void SX1276LoRaSetPAOutput( uint8_t outputPin,  tSX1276LR *SX1276LR )
{
  40174c:	b538      	push	{r3, r4, r5, lr}
  40174e:	4605      	mov	r5, r0
  401750:	460c      	mov	r4, r1
	SX1276Read( REG_LR_PACONFIG, &SX1276LR->RegPaConfig );
  401752:	2009      	movs	r0, #9
  401754:	4401      	add	r1, r0
  401756:	4b05      	ldr	r3, [pc, #20]	; (40176c <SX1276LoRaSetPAOutput+0x20>)
  401758:	4798      	blx	r3
	SX1276LR->RegPaConfig = (SX1276LR->RegPaConfig & RFLR_PACONFIG_PASELECT_MASK ) | outputPin;
  40175a:	7a61      	ldrb	r1, [r4, #9]
  40175c:	f001 017f 	and.w	r1, r1, #127	; 0x7f
  401760:	4329      	orrs	r1, r5
  401762:	7261      	strb	r1, [r4, #9]
	SX1276Write( REG_LR_PACONFIG, SX1276LR->RegPaConfig );
  401764:	2009      	movs	r0, #9
  401766:	4b02      	ldr	r3, [pc, #8]	; (401770 <SX1276LoRaSetPAOutput+0x24>)
  401768:	4798      	blx	r3
  40176a:	bd38      	pop	{r3, r4, r5, pc}
  40176c:	00401aa5 	.word	0x00401aa5
  401770:	00401a41 	.word	0x00401a41

00401774 <SX1276LoRaSetPa20dBm>:
}

void SX1276LoRaSetPa20dBm( bool enale,  tSX1276LR *SX1276LR )
{
  401774:	b570      	push	{r4, r5, r6, lr}
  401776:	4606      	mov	r6, r0
  401778:	460c      	mov	r4, r1
	SX1276Read( REG_LR_PADAC, &SX1276LR->RegPaDac );
  40177a:	204d      	movs	r0, #77	; 0x4d
  40177c:	314c      	adds	r1, #76	; 0x4c
  40177e:	4d0b      	ldr	r5, [pc, #44]	; (4017ac <SX1276LoRaSetPa20dBm+0x38>)
  401780:	47a8      	blx	r5
	SX1276Read( REG_LR_PACONFIG, &SX1276LR->RegPaConfig );
  401782:	2009      	movs	r0, #9
  401784:	1821      	adds	r1, r4, r0
  401786:	47a8      	blx	r5

	if( ( SX1276LR->RegPaConfig & RFLR_PACONFIG_PASELECT_PABOOST ) == RFLR_PACONFIG_PASELECT_PABOOST )
  401788:	f994 3009 	ldrsb.w	r3, [r4, #9]
  40178c:	2b00      	cmp	r3, #0
  40178e:	da04      	bge.n	40179a <SX1276LoRaSetPa20dBm+0x26>
	{
		if( enale == true )
  401790:	b136      	cbz	r6, 4017a0 <SX1276LoRaSetPa20dBm+0x2c>
		{
			SX1276LR->RegPaDac = 0x87;
  401792:	2387      	movs	r3, #135	; 0x87
  401794:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
  401798:	e002      	b.n	4017a0 <SX1276LoRaSetPa20dBm+0x2c>
		}
	}
	else
	{
		SX1276LR->RegPaDac = 0x84;
  40179a:	2384      	movs	r3, #132	; 0x84
  40179c:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
	}
	SX1276Write( REG_LR_PADAC, SX1276LR->RegPaDac );
  4017a0:	204d      	movs	r0, #77	; 0x4d
  4017a2:	f894 104c 	ldrb.w	r1, [r4, #76]	; 0x4c
  4017a6:	4b02      	ldr	r3, [pc, #8]	; (4017b0 <SX1276LoRaSetPa20dBm+0x3c>)
  4017a8:	4798      	blx	r3
  4017aa:	bd70      	pop	{r4, r5, r6, pc}
  4017ac:	00401aa5 	.word	0x00401aa5
  4017b0:	00401a41 	.word	0x00401a41
  4017b4:	00000000 	.word	0x00000000

004017b8 <SX1276LoRaSetRFFrequency>:
}


void SX1276LoRaSetRFFrequency( uint32_t freq,  tSX1276LR *SX1276LR )
{
  4017b8:	b538      	push	{r3, r4, r5, lr}
  4017ba:	460c      	mov	r4, r1
	freq = ( uint32_t )( ( double )freq / ( double )FREQ_STEP );
  4017bc:	4b0c      	ldr	r3, [pc, #48]	; (4017f0 <SX1276LoRaSetRFFrequency+0x38>)
  4017be:	4798      	blx	r3
  4017c0:	a309      	add	r3, pc, #36	; (adr r3, 4017e8 <SX1276LoRaSetRFFrequency+0x30>)
  4017c2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4017c6:	4d0b      	ldr	r5, [pc, #44]	; (4017f4 <SX1276LoRaSetRFFrequency+0x3c>)
  4017c8:	47a8      	blx	r5
  4017ca:	4b0b      	ldr	r3, [pc, #44]	; (4017f8 <SX1276LoRaSetRFFrequency+0x40>)
  4017cc:	4798      	blx	r3
	SX1276LR->RegFrfMsb = ( uint8_t )( ( freq >> 16 ) & 0xFF );
  4017ce:	0c03      	lsrs	r3, r0, #16
  4017d0:	71a3      	strb	r3, [r4, #6]
	SX1276LR->RegFrfMid = ( uint8_t )( ( freq >> 8 ) & 0xFF );
  4017d2:	0a03      	lsrs	r3, r0, #8
  4017d4:	71e3      	strb	r3, [r4, #7]
	SX1276LR->RegFrfLsb = ( uint8_t )( freq & 0xFF );
  4017d6:	7220      	strb	r0, [r4, #8]
	SX1276WriteBuffer( REG_LR_FRFMSB, &SX1276LR->RegFrfMsb, 3 );
  4017d8:	2006      	movs	r0, #6
  4017da:	1821      	adds	r1, r4, r0
  4017dc:	2203      	movs	r2, #3
  4017de:	4b07      	ldr	r3, [pc, #28]	; (4017fc <SX1276LoRaSetRFFrequency+0x44>)
  4017e0:	4798      	blx	r3
  4017e2:	bd38      	pop	{r3, r4, r5, pc}
  4017e4:	f3af 8000 	nop.w
  4017e8:	00000000 	.word	0x00000000
  4017ec:	404e8480 	.word	0x404e8480
  4017f0:	00404bf1 	.word	0x00404bf1
  4017f4:	00404f31 	.word	0x00404f31
  4017f8:	00405211 	.word	0x00405211
  4017fc:	004019f9 	.word	0x004019f9

00401800 <SX1276LoRaSetNbTrigPeaks>:
	
}


void SX1276LoRaSetNbTrigPeaks( uint8_t value,tSX1276LR *SX1276LR)
{
  401800:	b538      	push	{r3, r4, r5, lr}
  401802:	4605      	mov	r5, r0
  401804:	460c      	mov	r4, r1
	SX1276Read( 0x31, &SX1276LR->RegTestReserved31 );
  401806:	2031      	movs	r0, #49	; 0x31
  401808:	3130      	adds	r1, #48	; 0x30
  40180a:	4b06      	ldr	r3, [pc, #24]	; (401824 <SX1276LoRaSetNbTrigPeaks+0x24>)
  40180c:	4798      	blx	r3
	SX1276LR->RegTestReserved31 = ( SX1276LR->RegTestReserved31 & 0xF8 ) | value;
  40180e:	f894 1030 	ldrb.w	r1, [r4, #48]	; 0x30
  401812:	f021 0107 	bic.w	r1, r1, #7
  401816:	4329      	orrs	r1, r5
  401818:	f884 1030 	strb.w	r1, [r4, #48]	; 0x30
	SX1276Write( 0x31, SX1276LR->RegTestReserved31 );
  40181c:	2031      	movs	r0, #49	; 0x31
  40181e:	4b02      	ldr	r3, [pc, #8]	; (401828 <SX1276LoRaSetNbTrigPeaks+0x28>)
  401820:	4798      	blx	r3
  401822:	bd38      	pop	{r3, r4, r5, pc}
  401824:	00401aa5 	.word	0x00401aa5
  401828:	00401a41 	.word	0x00401a41

0040182c <SX1276LoRaSetSpreadingFactor>:
	SX1276WriteBuffer( REG_LR_FRFMSB, &SX1276LR->RegFrfMsb, 3 );
}


void SX1276LoRaSetSpreadingFactor( uint8_t factor,tSX1276LR *SX1276LR )
{
  40182c:	b538      	push	{r3, r4, r5, lr}
  40182e:	4605      	mov	r5, r0
  401830:	460c      	mov	r4, r1

	if( factor > 12 )
  401832:	280c      	cmp	r0, #12
  401834:	d809      	bhi.n	40184a <SX1276LoRaSetSpreadingFactor+0x1e>
	{
		factor = 12;
	}
	else if( factor < 6 )
  401836:	2805      	cmp	r0, #5
  401838:	d901      	bls.n	40183e <SX1276LoRaSetSpreadingFactor+0x12>
	{
		factor = 6;
	}
	
	if( factor == 6 )
  40183a:	2806      	cmp	r0, #6
  40183c:	d106      	bne.n	40184c <SX1276LoRaSetSpreadingFactor+0x20>
	{
		SX1276LoRaSetNbTrigPeaks( 5,SX1276LR);
  40183e:	2005      	movs	r0, #5
  401840:	4621      	mov	r1, r4
  401842:	4b0c      	ldr	r3, [pc, #48]	; (401874 <SX1276LoRaSetSpreadingFactor+0x48>)
  401844:	4798      	blx	r3
  401846:	2506      	movs	r5, #6
  401848:	e004      	b.n	401854 <SX1276LoRaSetSpreadingFactor+0x28>
void SX1276LoRaSetSpreadingFactor( uint8_t factor,tSX1276LR *SX1276LR )
{

	if( factor > 12 )
	{
		factor = 12;
  40184a:	250c      	movs	r5, #12
	{
		SX1276LoRaSetNbTrigPeaks( 5,SX1276LR);
	}
	else
	{
		SX1276LoRaSetNbTrigPeaks( 3,SX1276LR );
  40184c:	2003      	movs	r0, #3
  40184e:	4621      	mov	r1, r4
  401850:	4b08      	ldr	r3, [pc, #32]	; (401874 <SX1276LoRaSetSpreadingFactor+0x48>)
  401852:	4798      	blx	r3
	}

	SX1276Read( REG_LR_MODEMCONFIG2, &SX1276LR->RegModemConfig2 );
  401854:	201e      	movs	r0, #30
  401856:	1821      	adds	r1, r4, r0
  401858:	4b07      	ldr	r3, [pc, #28]	; (401878 <SX1276LoRaSetSpreadingFactor+0x4c>)
  40185a:	4798      	blx	r3
	SX1276LR->RegModemConfig2 = ( SX1276LR->RegModemConfig2 & RFLR_MODEMCONFIG2_SF_MASK ) | ( factor << 4 );
  40185c:	7fa1      	ldrb	r1, [r4, #30]
  40185e:	f001 010f 	and.w	r1, r1, #15
  401862:	ea41 1105 	orr.w	r1, r1, r5, lsl #4
  401866:	b2c9      	uxtb	r1, r1
  401868:	77a1      	strb	r1, [r4, #30]
	SX1276Write( REG_LR_MODEMCONFIG2, SX1276LR->RegModemConfig2 );
  40186a:	201e      	movs	r0, #30
  40186c:	4b03      	ldr	r3, [pc, #12]	; (40187c <SX1276LoRaSetSpreadingFactor+0x50>)
  40186e:	4798      	blx	r3
  401870:	bd38      	pop	{r3, r4, r5, pc}
  401872:	bf00      	nop
  401874:	00401801 	.word	0x00401801
  401878:	00401aa5 	.word	0x00401aa5
  40187c:	00401a41 	.word	0x00401a41

00401880 <SX1276LoRaSetErrorCoding>:
	SX1276LR->RegTestReserved31 = ( SX1276LR->RegTestReserved31 & 0xF8 ) | value;
	SX1276Write( 0x31, SX1276LR->RegTestReserved31 );
}

void SX1276LoRaSetErrorCoding( uint8_t value,tSX1276LR *SX1276LR )
{
  401880:	b538      	push	{r3, r4, r5, lr}
  401882:	4605      	mov	r5, r0
  401884:	460c      	mov	r4, r1
	SX1276Read( REG_LR_MODEMCONFIG1, &SX1276LR->RegModemConfig1 );
  401886:	201d      	movs	r0, #29
  401888:	4401      	add	r1, r0
  40188a:	4b06      	ldr	r3, [pc, #24]	; (4018a4 <SX1276LoRaSetErrorCoding+0x24>)
  40188c:	4798      	blx	r3
	SX1276LR->RegModemConfig1 = ( SX1276LR->RegModemConfig1 & RFLR_MODEMCONFIG1_CODINGRATE_MASK ) | ( value << 1 );
  40188e:	7f61      	ldrb	r1, [r4, #29]
  401890:	f021 010e 	bic.w	r1, r1, #14
  401894:	ea41 0145 	orr.w	r1, r1, r5, lsl #1
  401898:	b2c9      	uxtb	r1, r1
  40189a:	7761      	strb	r1, [r4, #29]
	SX1276Write( REG_LR_MODEMCONFIG1, SX1276LR->RegModemConfig1 );
  40189c:	201d      	movs	r0, #29
  40189e:	4b02      	ldr	r3, [pc, #8]	; (4018a8 <SX1276LoRaSetErrorCoding+0x28>)
  4018a0:	4798      	blx	r3
  4018a2:	bd38      	pop	{r3, r4, r5, pc}
  4018a4:	00401aa5 	.word	0x00401aa5
  4018a8:	00401a41 	.word	0x00401a41

004018ac <SX1276LoRaSetPacketCrcOn>:
	
}


void SX1276LoRaSetPacketCrcOn( bool enable,tSX1276LR *SX1276LR )
{
  4018ac:	b538      	push	{r3, r4, r5, lr}
  4018ae:	4605      	mov	r5, r0
  4018b0:	460c      	mov	r4, r1
	SX1276Read( REG_LR_MODEMCONFIG2, &SX1276LR->RegModemConfig2 );
  4018b2:	201e      	movs	r0, #30
  4018b4:	4401      	add	r1, r0
  4018b6:	4b06      	ldr	r3, [pc, #24]	; (4018d0 <SX1276LoRaSetPacketCrcOn+0x24>)
  4018b8:	4798      	blx	r3
	SX1276LR->RegModemConfig2 = ( SX1276LR->RegModemConfig2 & RFLR_MODEMCONFIG2_RXPAYLOADCRC_MASK ) | ( enable << 2 );
  4018ba:	7fa1      	ldrb	r1, [r4, #30]
  4018bc:	f021 0104 	bic.w	r1, r1, #4
  4018c0:	ea41 0185 	orr.w	r1, r1, r5, lsl #2
  4018c4:	b2c9      	uxtb	r1, r1
  4018c6:	77a1      	strb	r1, [r4, #30]
	SX1276Write( REG_LR_MODEMCONFIG2, SX1276LR->RegModemConfig2 );
  4018c8:	201e      	movs	r0, #30
  4018ca:	4b02      	ldr	r3, [pc, #8]	; (4018d4 <SX1276LoRaSetPacketCrcOn+0x28>)
  4018cc:	4798      	blx	r3
  4018ce:	bd38      	pop	{r3, r4, r5, pc}
  4018d0:	00401aa5 	.word	0x00401aa5
  4018d4:	00401a41 	.word	0x00401a41

004018d8 <SX1276LoRaSetSignalBandwidth>:
	
}

void SX1276LoRaSetSignalBandwidth( uint8_t bw,tSX1276LR *SX1276LR )
{
  4018d8:	b538      	push	{r3, r4, r5, lr}
  4018da:	4605      	mov	r5, r0
  4018dc:	460c      	mov	r4, r1
	SX1276Read( REG_LR_MODEMCONFIG1, &SX1276LR->RegModemConfig1 );
  4018de:	201d      	movs	r0, #29
  4018e0:	4401      	add	r1, r0
  4018e2:	4b06      	ldr	r3, [pc, #24]	; (4018fc <SX1276LoRaSetSignalBandwidth+0x24>)
  4018e4:	4798      	blx	r3
	SX1276LR->RegModemConfig1 = ( SX1276LR->RegModemConfig1 & RFLR_MODEMCONFIG1_BW_MASK ) | ( bw << 4 );
  4018e6:	7f61      	ldrb	r1, [r4, #29]
  4018e8:	f001 010f 	and.w	r1, r1, #15
  4018ec:	ea41 1105 	orr.w	r1, r1, r5, lsl #4
  4018f0:	b2c9      	uxtb	r1, r1
  4018f2:	7761      	strb	r1, [r4, #29]
	SX1276Write( REG_LR_MODEMCONFIG1, SX1276LR->RegModemConfig1 );
  4018f4:	201d      	movs	r0, #29
  4018f6:	4b02      	ldr	r3, [pc, #8]	; (401900 <SX1276LoRaSetSignalBandwidth+0x28>)
  4018f8:	4798      	blx	r3
  4018fa:	bd38      	pop	{r3, r4, r5, pc}
  4018fc:	00401aa5 	.word	0x00401aa5
  401900:	00401a41 	.word	0x00401a41

00401904 <SX1276LoRaSetImplicitHeaderOn>:
	
}


void SX1276LoRaSetImplicitHeaderOn( bool enable,tSX1276LR *SX1276LR )
{
  401904:	b538      	push	{r3, r4, r5, lr}
  401906:	4605      	mov	r5, r0
  401908:	460c      	mov	r4, r1
	SX1276Read( REG_LR_MODEMCONFIG1, &SX1276LR->RegModemConfig1 );
  40190a:	201d      	movs	r0, #29
  40190c:	4401      	add	r1, r0
  40190e:	4b05      	ldr	r3, [pc, #20]	; (401924 <SX1276LoRaSetImplicitHeaderOn+0x20>)
  401910:	4798      	blx	r3
	SX1276LR->RegModemConfig1 = ( SX1276LR->RegModemConfig1 & RFLR_MODEMCONFIG1_IMPLICITHEADER_MASK ) | ( enable );
  401912:	7f61      	ldrb	r1, [r4, #29]
  401914:	f021 0101 	bic.w	r1, r1, #1
  401918:	4329      	orrs	r1, r5
  40191a:	7761      	strb	r1, [r4, #29]
	SX1276Write( REG_LR_MODEMCONFIG1, SX1276LR->RegModemConfig1 );
  40191c:	201d      	movs	r0, #29
  40191e:	4b02      	ldr	r3, [pc, #8]	; (401928 <SX1276LoRaSetImplicitHeaderOn+0x24>)
  401920:	4798      	blx	r3
  401922:	bd38      	pop	{r3, r4, r5, pc}
  401924:	00401aa5 	.word	0x00401aa5
  401928:	00401a41 	.word	0x00401a41

0040192c <SX1276LoRaSetSymbTimeout>:
	
}

void SX1276LoRaSetSymbTimeout( uint16_t value,tSX1276LR *SX1276LR )
{
  40192c:	b570      	push	{r4, r5, r6, lr}
  40192e:	4606      	mov	r6, r0
  401930:	460c      	mov	r4, r1
	SX1276ReadBuffer( REG_LR_MODEMCONFIG2, &SX1276LR->RegModemConfig2, 2 );
  401932:	f101 051e 	add.w	r5, r1, #30
  401936:	201e      	movs	r0, #30
  401938:	4629      	mov	r1, r5
  40193a:	2202      	movs	r2, #2
  40193c:	4b07      	ldr	r3, [pc, #28]	; (40195c <SX1276LoRaSetSymbTimeout+0x30>)
  40193e:	4798      	blx	r3

	SX1276LR->RegModemConfig2 = ( SX1276LR->RegModemConfig2 & RFLR_MODEMCONFIG2_SYMBTIMEOUTMSB_MASK ) | ( ( value >> 8 ) & ~RFLR_MODEMCONFIG2_SYMBTIMEOUTMSB_MASK );
  401940:	f3c6 2201 	ubfx	r2, r6, #8, #2
  401944:	7fa3      	ldrb	r3, [r4, #30]
  401946:	f023 0303 	bic.w	r3, r3, #3
  40194a:	4313      	orrs	r3, r2
  40194c:	77a3      	strb	r3, [r4, #30]
	SX1276LR->RegSymbTimeoutLsb = value & 0xFF;
  40194e:	77e6      	strb	r6, [r4, #31]
	SX1276WriteBuffer( REG_LR_MODEMCONFIG2, &SX1276LR->RegModemConfig2, 2 );
  401950:	201e      	movs	r0, #30
  401952:	4629      	mov	r1, r5
  401954:	2202      	movs	r2, #2
  401956:	4b02      	ldr	r3, [pc, #8]	; (401960 <SX1276LoRaSetSymbTimeout+0x34>)
  401958:	4798      	blx	r3
  40195a:	bd70      	pop	{r4, r5, r6, pc}
  40195c:	00401a5d 	.word	0x00401a5d
  401960:	004019f9 	.word	0x004019f9

00401964 <SX1276LoRaSetPayloadLength>:
}

void SX1276LoRaSetPayloadLength( uint8_t value,tSX1276LR *SX1276LR )
{
  401964:	b508      	push	{r3, lr}
  401966:	4603      	mov	r3, r0
	SX1276LR->RegPayloadLength = value;
  401968:	f881 0022 	strb.w	r0, [r1, #34]	; 0x22
	SX1276Write( REG_LR_PAYLOADLENGTH, SX1276LR->RegPayloadLength );
  40196c:	2022      	movs	r0, #34	; 0x22
  40196e:	4619      	mov	r1, r3
  401970:	4b01      	ldr	r3, [pc, #4]	; (401978 <SX1276LoRaSetPayloadLength+0x14>)
  401972:	4798      	blx	r3
  401974:	bd08      	pop	{r3, pc}
  401976:	bf00      	nop
  401978:	00401a41 	.word	0x00401a41

0040197c <SX1276LoRaSetLowDatarateOptimize>:
	
}

void SX1276LoRaSetLowDatarateOptimize( bool enable,tSX1276LR *SX1276LR )
{
  40197c:	b538      	push	{r3, r4, r5, lr}
  40197e:	4605      	mov	r5, r0
  401980:	460c      	mov	r4, r1
	SX1276Read( REG_LR_MODEMCONFIG3, &SX1276LR->RegModemConfig3 );
  401982:	2026      	movs	r0, #38	; 0x26
  401984:	4401      	add	r1, r0
  401986:	4b07      	ldr	r3, [pc, #28]	; (4019a4 <SX1276LoRaSetLowDatarateOptimize+0x28>)
  401988:	4798      	blx	r3
	SX1276LR->RegModemConfig3 = ( SX1276LR->RegModemConfig3 & RFLR_MODEMCONFIG3_LOWDATARATEOPTIMIZE_MASK ) | ( enable << 3 );
  40198a:	f894 1026 	ldrb.w	r1, [r4, #38]	; 0x26
  40198e:	f021 0108 	bic.w	r1, r1, #8
  401992:	ea41 01c5 	orr.w	r1, r1, r5, lsl #3
  401996:	b2c9      	uxtb	r1, r1
  401998:	f884 1026 	strb.w	r1, [r4, #38]	; 0x26
	SX1276Write( REG_LR_MODEMCONFIG3, SX1276LR->RegModemConfig3 );
  40199c:	2026      	movs	r0, #38	; 0x26
  40199e:	4b02      	ldr	r3, [pc, #8]	; (4019a8 <SX1276LoRaSetLowDatarateOptimize+0x2c>)
  4019a0:	4798      	blx	r3
  4019a2:	bd38      	pop	{r3, r4, r5, pc}
  4019a4:	00401aa5 	.word	0x00401aa5
  4019a8:	00401a41 	.word	0x00401a41

004019ac <SX1276InitIo>:

extern struct spi_device device_rf;


void SX1276InitIo( void )
{
  4019ac:	b570      	push	{r4, r5, r6, lr}
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4019ae:	4c0f      	ldr	r4, [pc, #60]	; (4019ec <SX1276InitIo+0x40>)
  4019b0:	2340      	movs	r3, #64	; 0x40
  4019b2:	6123      	str	r3, [r4, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4019b4:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4019b8:	6323      	str	r3, [r4, #48]	; 0x30
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4019ba:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  4019be:	6123      	str	r3, [r4, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4019c0:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4019c4:	6323      	str	r3, [r4, #48]	; 0x30
	ioport_set_pin_level(SX1276_RxTx_PIN,true);
	
	ioport_set_pin_dir(SX1276_RESET_PIN, IOPORT_DIR_OUTPUT );
	ioport_set_pin_level(SX1276_RESET_PIN,true);
	
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  4019c6:	4e0a      	ldr	r6, [pc, #40]	; (4019f0 <SX1276InitIo+0x44>)
  4019c8:	200c      	movs	r0, #12
  4019ca:	4631      	mov	r1, r6
  4019cc:	4d09      	ldr	r5, [pc, #36]	; (4019f4 <SX1276InitIo+0x48>)
  4019ce:	47a8      	blx	r5
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  4019d0:	200d      	movs	r0, #13
  4019d2:	4631      	mov	r1, r6
  4019d4:	47a8      	blx	r5
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  4019d6:	200e      	movs	r0, #14
  4019d8:	4631      	mov	r1, r6
  4019da:	47a8      	blx	r5
		
	gpio_configure_pin(SX1276_CS_PIN, SPI_NPCS0_FLAGS);
  4019dc:	200b      	movs	r0, #11
  4019de:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4019e2:	47a8      	blx	r5
  4019e4:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4019e8:	6323      	str	r3, [r4, #48]	; 0x30
  4019ea:	bd70      	pop	{r4, r5, r6, pc}
  4019ec:	400e0e00 	.word	0x400e0e00
  4019f0:	08000001 	.word	0x08000001
  4019f4:	00403cdd 	.word	0x00403cdd

004019f8 <SX1276WriteBuffer>:
// 	spi_deselect_device(SPI, &ss);
// 	return;
// }

void SX1276WriteBuffer( uint8_t addr, uint8_t *buffer, uint8_t size )
{
  4019f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4019fc:	4605      	mov	r5, r0
  4019fe:	4688      	mov	r8, r1
  401a00:	4617      	mov	r7, r2
     
//	taskENTER_CRITICAL();
	//spi_set_peripheral_chip_select_value(SPI, 1);	//pridano
	
	spi_select_device(SPI, &device_rf);
  401a02:	4c0a      	ldr	r4, [pc, #40]	; (401a2c <SX1276WriteBuffer+0x34>)
  401a04:	4e0a      	ldr	r6, [pc, #40]	; (401a30 <SX1276WriteBuffer+0x38>)
  401a06:	4620      	mov	r0, r4
  401a08:	4631      	mov	r1, r6
  401a0a:	4b0a      	ldr	r3, [pc, #40]	; (401a34 <SX1276WriteBuffer+0x3c>)
  401a0c:	4798      	blx	r3
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(Spi *p_spi, uint16_t data)
{
	p_spi->SPI_TDR = SPI_TDR_TD(data);
  401a0e:	f045 0580 	orr.w	r5, r5, #128	; 0x80
  401a12:	60e5      	str	r5, [r4, #12]
	//ioport_set_pin_level(SX1276_CS_PIN, false);
	spi_put(SPI, addr | 0x80);

	spi_write_packet(SPI,buffer,size);
  401a14:	4620      	mov	r0, r4
  401a16:	4641      	mov	r1, r8
  401a18:	463a      	mov	r2, r7
  401a1a:	4b07      	ldr	r3, [pc, #28]	; (401a38 <SX1276WriteBuffer+0x40>)
  401a1c:	4798      	blx	r3
	
	spi_deselect_device(SPI, &device_rf);
  401a1e:	4620      	mov	r0, r4
  401a20:	4631      	mov	r1, r6
  401a22:	4b06      	ldr	r3, [pc, #24]	; (401a3c <SX1276WriteBuffer+0x44>)
  401a24:	4798      	blx	r3
  401a26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401a2a:	bf00      	nop
  401a2c:	40008000 	.word	0x40008000
  401a30:	20000604 	.word	0x20000604
  401a34:	00400445 	.word	0x00400445
  401a38:	00400491 	.word	0x00400491
  401a3c:	00400471 	.word	0x00400471

00401a40 <SX1276Write>:
		ioport_set_pin_level(SX1276_RESET_PIN, false);
	}
}

void SX1276Write( uint8_t addr, uint8_t data )
{
  401a40:	b500      	push	{lr}
  401a42:	b083      	sub	sp, #12
  401a44:	ab02      	add	r3, sp, #8
  401a46:	f803 1d01 	strb.w	r1, [r3, #-1]!
    SX1276WriteBuffer( addr, &data, 1 );
  401a4a:	4619      	mov	r1, r3
  401a4c:	2201      	movs	r2, #1
  401a4e:	4b02      	ldr	r3, [pc, #8]	; (401a58 <SX1276Write+0x18>)
  401a50:	4798      	blx	r3
}
  401a52:	b003      	add	sp, #12
  401a54:	f85d fb04 	ldr.w	pc, [sp], #4
  401a58:	004019f9 	.word	0x004019f9

00401a5c <SX1276ReadBuffer>:
		

}

void SX1276ReadBuffer( uint8_t addr, uint8_t *buffer, uint8_t size )
{
  401a5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401a60:	4605      	mov	r5, r0
  401a62:	4688      	mov	r8, r1
  401a64:	4617      	mov	r7, r2
   
 //	taskENTER_CRITICAL();
	//spi_set_peripheral_chip_select_value(SPI, 1);	//pridano
    
	//ioport_set_pin_level(SX1276_CS_PIN, false);
	spi_select_device(SPI, &device_rf);
  401a66:	4c0a      	ldr	r4, [pc, #40]	; (401a90 <SX1276ReadBuffer+0x34>)
  401a68:	4e0a      	ldr	r6, [pc, #40]	; (401a94 <SX1276ReadBuffer+0x38>)
  401a6a:	4620      	mov	r0, r4
  401a6c:	4631      	mov	r1, r6
  401a6e:	4b0a      	ldr	r3, [pc, #40]	; (401a98 <SX1276ReadBuffer+0x3c>)
  401a70:	4798      	blx	r3
  401a72:	f005 057f 	and.w	r5, r5, #127	; 0x7f
  401a76:	60e5      	str	r5, [r4, #12]
	
	spi_put(SPI, addr & 0x7F);
	spi_read_packet(SPI,buffer,size);
  401a78:	4620      	mov	r0, r4
  401a7a:	4641      	mov	r1, r8
  401a7c:	463a      	mov	r2, r7
  401a7e:	4b07      	ldr	r3, [pc, #28]	; (401a9c <SX1276ReadBuffer+0x40>)
  401a80:	4798      	blx	r3

	//ioport_set_pin_level(SX1276_CS_PIN, true);
	spi_deselect_device(SPI, &device_rf);
  401a82:	4620      	mov	r0, r4
  401a84:	4631      	mov	r1, r6
  401a86:	4b06      	ldr	r3, [pc, #24]	; (401aa0 <SX1276ReadBuffer+0x44>)
  401a88:	4798      	blx	r3
  401a8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401a8e:	bf00      	nop
  401a90:	40008000 	.word	0x40008000
  401a94:	20000604 	.word	0x20000604
  401a98:	00400445 	.word	0x00400445
  401a9c:	004004c9 	.word	0x004004c9
  401aa0:	00400471 	.word	0x00400471

00401aa4 <SX1276Read>:
{
    SX1276WriteBuffer( addr, &data, 1 );
}

void SX1276Read( uint8_t addr, uint8_t *data )
{
  401aa4:	b508      	push	{r3, lr}
    SX1276ReadBuffer( addr, data, 1 );
  401aa6:	2201      	movs	r2, #1
  401aa8:	4b01      	ldr	r3, [pc, #4]	; (401ab0 <SX1276Read+0xc>)
  401aaa:	4798      	blx	r3
  401aac:	bd08      	pop	{r3, pc}
  401aae:	bf00      	nop
  401ab0:	00401a5d 	.word	0x00401a5d

00401ab4 <SX1276WriteFifo>:
 //	taskEXIT_CRITICAL();
	
}

void SX1276WriteFifo( uint8_t *buffer, uint8_t size )
{
  401ab4:	b508      	push	{r3, lr}
  401ab6:	4603      	mov	r3, r0
  401ab8:	460a      	mov	r2, r1
    SX1276WriteBuffer( 0, buffer, size );
  401aba:	2000      	movs	r0, #0
  401abc:	4619      	mov	r1, r3
  401abe:	4b01      	ldr	r3, [pc, #4]	; (401ac4 <SX1276WriteFifo+0x10>)
  401ac0:	4798      	blx	r3
  401ac2:	bd08      	pop	{r3, pc}
  401ac4:	004019f9 	.word	0x004019f9

00401ac8 <SX1276ReadFifo>:
}

void SX1276ReadFifo( uint8_t *buffer, uint8_t size )
{
  401ac8:	b508      	push	{r3, lr}
  401aca:	4603      	mov	r3, r0
  401acc:	460a      	mov	r2, r1
    SX1276ReadBuffer( 0, buffer, size );
  401ace:	2000      	movs	r0, #0
  401ad0:	4619      	mov	r1, r3
  401ad2:	4b01      	ldr	r3, [pc, #4]	; (401ad8 <SX1276ReadFifo+0x10>)
  401ad4:	4798      	blx	r3
  401ad6:	bd08      	pop	{r3, pc}
  401ad8:	00401a5d 	.word	0x00401a5d

00401adc <SX1276WriteRxTx>:
}


void SX1276WriteRxTx( uint8_t txEnable )
{
    if( txEnable != 0 )
  401adc:	b118      	cbz	r0, 401ae6 <SX1276WriteRxTx+0xa>
  401ade:	2240      	movs	r2, #64	; 0x40
  401ae0:	4b03      	ldr	r3, [pc, #12]	; (401af0 <SX1276WriteRxTx+0x14>)
  401ae2:	631a      	str	r2, [r3, #48]	; 0x30
  401ae4:	4770      	bx	lr
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  401ae6:	2240      	movs	r2, #64	; 0x40
  401ae8:	4b01      	ldr	r3, [pc, #4]	; (401af0 <SX1276WriteRxTx+0x14>)
  401aea:	635a      	str	r2, [r3, #52]	; 0x34
  401aec:	4770      	bx	lr
  401aee:	bf00      	nop
  401af0:	400e0e00 	.word	0x400e0e00

00401af4 <SX1276LoRaSetDefaults>:


}

void SX1276LoRaSetDefaults( void )
{	
  401af4:	b510      	push	{r4, lr}
	//See app note
	if (LoRaSettings.SignalBw<9)	//mensi nez 500
  401af6:	4b29      	ldr	r3, [pc, #164]	; (401b9c <SX1276LoRaSetDefaults+0xa8>)
  401af8:	795b      	ldrb	r3, [r3, #5]
  401afa:	2b08      	cmp	r3, #8
  401afc:	d80f      	bhi.n	401b1e <SX1276LoRaSetDefaults+0x2a>
	{
		SX1276Read( 0x31, &SX1276LR.RegTestReserved31 );
  401afe:	4c28      	ldr	r4, [pc, #160]	; (401ba0 <SX1276LoRaSetDefaults+0xac>)
  401b00:	2031      	movs	r0, #49	; 0x31
  401b02:	4621      	mov	r1, r4
  401b04:	4b27      	ldr	r3, [pc, #156]	; (401ba4 <SX1276LoRaSetDefaults+0xb0>)
  401b06:	4798      	blx	r3
		// Sets IF frequency selection manual
		SX1276LR.RegTestReserved31 &= 0x7F; // pro pasmo krome 5000 khz musime vycistiti bit 7
  401b08:	4623      	mov	r3, r4
  401b0a:	f813 1930 	ldrb.w	r1, [r3], #-48
  401b0e:	f001 017f 	and.w	r1, r1, #127	; 0x7f
  401b12:	f883 1030 	strb.w	r1, [r3, #48]	; 0x30
		SX1276LR.RegTestReserved31 &=~ 0x80; //7 bit vznulovat
		SX1276Write( 0x31, SX1276LR.RegTestReserved31 );
  401b16:	2031      	movs	r0, #49	; 0x31
  401b18:	4b23      	ldr	r3, [pc, #140]	; (401ba8 <SX1276LoRaSetDefaults+0xb4>)
  401b1a:	4798      	blx	r3
  401b1c:	e014      	b.n	401b48 <SX1276LoRaSetDefaults+0x54>
		
	}else
	{
		SX1276Read( 0x31, &SX1276LR.RegTestReserved31 );
  401b1e:	4c20      	ldr	r4, [pc, #128]	; (401ba0 <SX1276LoRaSetDefaults+0xac>)
  401b20:	2031      	movs	r0, #49	; 0x31
  401b22:	4621      	mov	r1, r4
  401b24:	4b1f      	ldr	r3, [pc, #124]	; (401ba4 <SX1276LoRaSetDefaults+0xb0>)
  401b26:	4798      	blx	r3
		// Sets IF frequency selection manual
		SX1276LR.RegTestReserved31 &= 0x7F; // pro pasmo krome 5000 khz musime vycistiti bit 7
  401b28:	4623      	mov	r3, r4
  401b2a:	f813 1930 	ldrb.w	r1, [r3], #-48
		SX1276LR.RegTestReserved31 |= 0x80; //7 bit set
  401b2e:	f041 0180 	orr.w	r1, r1, #128	; 0x80
  401b32:	f883 1030 	strb.w	r1, [r3, #48]	; 0x30
		SX1276Write( 0x31, SX1276LR.RegTestReserved31 );
  401b36:	2031      	movs	r0, #49	; 0x31
  401b38:	4c1b      	ldr	r4, [pc, #108]	; (401ba8 <SX1276LoRaSetDefaults+0xb4>)
  401b3a:	47a0      	blx	r4
		SX1276Write( 0x36, 0x2);	//See Erata
  401b3c:	2036      	movs	r0, #54	; 0x36
  401b3e:	2102      	movs	r1, #2
  401b40:	47a0      	blx	r4
		SX1276Write( 0x3a, 0x64);	//See Erata
  401b42:	203a      	movs	r0, #58	; 0x3a
  401b44:	2164      	movs	r1, #100	; 0x64
  401b46:	47a0      	blx	r4
	}
	
	if(LoRaSettings.SignalBw==0)   SX1276Write( 0x2F, 0x48 );
  401b48:	4b14      	ldr	r3, [pc, #80]	; (401b9c <SX1276LoRaSetDefaults+0xa8>)
  401b4a:	795b      	ldrb	r3, [r3, #5]
  401b4c:	b91b      	cbnz	r3, 401b56 <SX1276LoRaSetDefaults+0x62>
  401b4e:	202f      	movs	r0, #47	; 0x2f
  401b50:	2148      	movs	r1, #72	; 0x48
  401b52:	4b15      	ldr	r3, [pc, #84]	; (401ba8 <SX1276LoRaSetDefaults+0xb4>)
  401b54:	4798      	blx	r3
	if((LoRaSettings.SignalBw>=0)&&(LoRaSettings.SignalBw<=5))   SX1276Write( 0x2F, 0x44 );
  401b56:	4b11      	ldr	r3, [pc, #68]	; (401b9c <SX1276LoRaSetDefaults+0xa8>)
  401b58:	795b      	ldrb	r3, [r3, #5]
  401b5a:	2b05      	cmp	r3, #5
  401b5c:	d803      	bhi.n	401b66 <SX1276LoRaSetDefaults+0x72>
  401b5e:	202f      	movs	r0, #47	; 0x2f
  401b60:	2144      	movs	r1, #68	; 0x44
  401b62:	4b11      	ldr	r3, [pc, #68]	; (401ba8 <SX1276LoRaSetDefaults+0xb4>)
  401b64:	4798      	blx	r3
	if((LoRaSettings.SignalBw>=6)&&(LoRaSettings.SignalBw<=8))   SX1276Write( 0x2F, 0x40 );
  401b66:	4b0d      	ldr	r3, [pc, #52]	; (401b9c <SX1276LoRaSetDefaults+0xa8>)
  401b68:	795b      	ldrb	r3, [r3, #5]
  401b6a:	3b06      	subs	r3, #6
  401b6c:	b2db      	uxtb	r3, r3
  401b6e:	2b02      	cmp	r3, #2
  401b70:	d803      	bhi.n	401b7a <SX1276LoRaSetDefaults+0x86>
  401b72:	202f      	movs	r0, #47	; 0x2f
  401b74:	2140      	movs	r1, #64	; 0x40
  401b76:	4b0c      	ldr	r3, [pc, #48]	; (401ba8 <SX1276LoRaSetDefaults+0xb4>)
  401b78:	4798      	blx	r3
	
	
	//	SX1276Write( 0x2F, 0x40 );
	SX1276Read( 0x30, &SX1276LR.RegTestReserved31 );
  401b7a:	4c09      	ldr	r4, [pc, #36]	; (401ba0 <SX1276LoRaSetDefaults+0xac>)
  401b7c:	2030      	movs	r0, #48	; 0x30
  401b7e:	4621      	mov	r1, r4
  401b80:	4b08      	ldr	r3, [pc, #32]	; (401ba4 <SX1276LoRaSetDefaults+0xb0>)
  401b82:	4798      	blx	r3
	SX1276LR.RegTestReserved31&=0xFE;
  401b84:	4623      	mov	r3, r4
  401b86:	f813 1930 	ldrb.w	r1, [r3], #-48
  401b8a:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
  401b8e:	f883 1030 	strb.w	r1, [r3, #48]	; 0x30
	SX1276Write( 0x30, SX1276LR.RegTestReserved31 );
  401b92:	2030      	movs	r0, #48	; 0x30
  401b94:	4b04      	ldr	r3, [pc, #16]	; (401ba8 <SX1276LoRaSetDefaults+0xb4>)
  401b96:	4798      	blx	r3
  401b98:	bd10      	pop	{r4, pc}
  401b9a:	bf00      	nop
  401b9c:	20000014 	.word	0x20000014
  401ba0:	20019034 	.word	0x20019034
  401ba4:	00401aa5 	.word	0x00401aa5
  401ba8:	00401a41 	.word	0x00401a41

00401bac <SX1276LoRaSetOpMode>:
    // Wait 6ms
    delay_ms(60)    ;
}

void SX1276LoRaSetOpMode( uint8_t opMode )
{	
  401bac:	b538      	push	{r3, r4, r5, lr}
  401bae:	4604      	mov	r4, r0
		else
		{
			antennaSwitchTxOn = false;
		}

		RXTX( antennaSwitchTxOn ); // Antenna switch control
  401bb0:	2803      	cmp	r0, #3
  401bb2:	bf14      	ite	ne
  401bb4:	2000      	movne	r0, #0
  401bb6:	2001      	moveq	r0, #1
  401bb8:	4b0b      	ldr	r3, [pc, #44]	; (401be8 <SX1276LoRaSetOpMode+0x3c>)
  401bba:	4798      	blx	r3

		SX1276LR.RegOpMode = ( SX1276LR.RegOpMode & RFLR_OPMODE_MASK ) | opMode;
  401bbc:	b2e4      	uxtb	r4, r4
  401bbe:	4d0b      	ldr	r5, [pc, #44]	; (401bec <SX1276LoRaSetOpMode+0x40>)
  401bc0:	786b      	ldrb	r3, [r5, #1]
  401bc2:	f023 0307 	bic.w	r3, r3, #7
  401bc6:	4323      	orrs	r3, r4
  401bc8:	4629      	mov	r1, r5
  401bca:	f801 3f01 	strb.w	r3, [r1, #1]!
		
		SX1276Read( REG_LR_OPMODE, &SX1276LR.RegOpMode );
  401bce:	2001      	movs	r0, #1
  401bd0:	4b07      	ldr	r3, [pc, #28]	; (401bf0 <SX1276LoRaSetOpMode+0x44>)
  401bd2:	4798      	blx	r3
		
		SX1276LR.RegOpMode = ( SX1276LR.RegOpMode & RFLR_OPMODE_MASK ) | opMode;
  401bd4:	7869      	ldrb	r1, [r5, #1]
  401bd6:	f021 0107 	bic.w	r1, r1, #7
  401bda:	4321      	orrs	r1, r4
  401bdc:	7069      	strb	r1, [r5, #1]
		SX1276Write( REG_LR_OPMODE, SX1276LR.RegOpMode );
  401bde:	2001      	movs	r0, #1
  401be0:	4b04      	ldr	r3, [pc, #16]	; (401bf4 <SX1276LoRaSetOpMode+0x48>)
  401be2:	4798      	blx	r3
  401be4:	bd38      	pop	{r3, r4, r5, pc}
  401be6:	bf00      	nop
  401be8:	00401add 	.word	0x00401add
  401bec:	20019004 	.word	0x20019004
  401bf0:	00401aa5 	.word	0x00401aa5
  401bf4:	00401a41 	.word	0x00401a41

00401bf8 <SX1276LoRaInit>:

 tSX1276LR  SX1276LR;


void SX1276LoRaInit( void )
{
  401bf8:	b538      	push	{r3, r4, r5, lr}
   
    SX1276LoRaSetOpMode( RFLR_OPMODE_STANDBY );	
  401bfa:	2001      	movs	r0, #1
  401bfc:	4b35      	ldr	r3, [pc, #212]	; (401cd4 <SX1276LoRaInit+0xdc>)
  401bfe:	4798      	blx	r3
	SX1276LoRaSetDefaults( );
  401c00:	4b35      	ldr	r3, [pc, #212]	; (401cd8 <SX1276LoRaInit+0xe0>)
  401c02:	4798      	blx	r3
		
	SX1276ReadBuffer( 0x1,(uint8_t*)&SX1276LR, 0x70 - 1 );
  401c04:	4d35      	ldr	r5, [pc, #212]	; (401cdc <SX1276LoRaInit+0xe4>)
  401c06:	2001      	movs	r0, #1
  401c08:	4629      	mov	r1, r5
  401c0a:	226f      	movs	r2, #111	; 0x6f
  401c0c:	4b34      	ldr	r3, [pc, #208]	; (401ce0 <SX1276LoRaInit+0xe8>)
  401c0e:	4798      	blx	r3
       
    // set the RF settings 
    SX1276LoRaSetRFFrequency( LoRaSettings.RFFrequency,&SX1276LR );
  401c10:	4c34      	ldr	r4, [pc, #208]	; (401ce4 <SX1276LoRaInit+0xec>)
  401c12:	6820      	ldr	r0, [r4, #0]
  401c14:	4629      	mov	r1, r5
  401c16:	4b34      	ldr	r3, [pc, #208]	; (401ce8 <SX1276LoRaInit+0xf0>)
  401c18:	4798      	blx	r3
    SX1276LoRaSetSpreadingFactor( LoRaSettings.SpreadingFactor,&SX1276LR ); // SF6 only operates in implicit header mode.
  401c1a:	79a0      	ldrb	r0, [r4, #6]
  401c1c:	4629      	mov	r1, r5
  401c1e:	4b33      	ldr	r3, [pc, #204]	; (401cec <SX1276LoRaInit+0xf4>)
  401c20:	4798      	blx	r3
    SX1276LoRaSetErrorCoding( LoRaSettings.ErrorCoding,&SX1276LR );
  401c22:	79e0      	ldrb	r0, [r4, #7]
  401c24:	4629      	mov	r1, r5
  401c26:	4b32      	ldr	r3, [pc, #200]	; (401cf0 <SX1276LoRaInit+0xf8>)
  401c28:	4798      	blx	r3
    SX1276LoRaSetPacketCrcOn( LoRaSettings.CrcOn,&SX1276LR );
  401c2a:	7a20      	ldrb	r0, [r4, #8]
  401c2c:	4629      	mov	r1, r5
  401c2e:	4b31      	ldr	r3, [pc, #196]	; (401cf4 <SX1276LoRaInit+0xfc>)
  401c30:	4798      	blx	r3
    SX1276LoRaSetSignalBandwidth( LoRaSettings.SignalBw,&SX1276LR );
  401c32:	7960      	ldrb	r0, [r4, #5]
  401c34:	4629      	mov	r1, r5
  401c36:	4b30      	ldr	r3, [pc, #192]	; (401cf8 <SX1276LoRaInit+0x100>)
  401c38:	4798      	blx	r3
    
    SX1276LoRaSetImplicitHeaderOn( LoRaSettings.ImplicitHeaderOn,&SX1276LR );
  401c3a:	7a60      	ldrb	r0, [r4, #9]
  401c3c:	4629      	mov	r1, r5
  401c3e:	4b2f      	ldr	r3, [pc, #188]	; (401cfc <SX1276LoRaInit+0x104>)
  401c40:	4798      	blx	r3
    SX1276LoRaSetSymbTimeout(LoRaSettings.RxPacketTimeout,&SX1276LR );	// 
  401c42:	8aa0      	ldrh	r0, [r4, #20]
  401c44:	4629      	mov	r1, r5
  401c46:	4b2e      	ldr	r3, [pc, #184]	; (401d00 <SX1276LoRaInit+0x108>)
  401c48:	4798      	blx	r3
    SX1276LoRaSetPayloadLength( LoRaSettings.PayloadLength,&SX1276LR );	//
  401c4a:	7e20      	ldrb	r0, [r4, #24]
  401c4c:	4629      	mov	r1, r5
  401c4e:	4b2d      	ldr	r3, [pc, #180]	; (401d04 <SX1276LoRaInit+0x10c>)
  401c50:	4798      	blx	r3
	 
	 
	  if (LoRaSettings.SpreadingFactor>=11)
  401c52:	79a3      	ldrb	r3, [r4, #6]
  401c54:	2b0a      	cmp	r3, #10
	  {
		  SX1276LoRaSetLowDatarateOptimize( true,&SX1276LR );	//pouze pro SF11 a SF12
  401c56:	bf87      	ittee	hi
  401c58:	2001      	movhi	r0, #1
  401c5a:	4629      	movhi	r1, r5
	  }else
	  {
		  
		  SX1276LoRaSetLowDatarateOptimize( false,&SX1276LR );	//pouze pro SF11 a SF12
  401c5c:	2000      	movls	r0, #0
  401c5e:	491f      	ldrls	r1, [pc, #124]	; (401cdc <SX1276LoRaInit+0xe4>)
  401c60:	4b29      	ldr	r3, [pc, #164]	; (401d08 <SX1276LoRaInit+0x110>)
  401c62:	4798      	blx	r3
	  }
    
	
	
	/*AGC AUTO*/
 	SX1276Read( REG_LR_MODEMCONFIG3,&SX1276LR.RegModemConfig3 );
  401c64:	4c29      	ldr	r4, [pc, #164]	; (401d0c <SX1276LoRaInit+0x114>)
  401c66:	2026      	movs	r0, #38	; 0x26
  401c68:	4621      	mov	r1, r4
  401c6a:	4b29      	ldr	r3, [pc, #164]	; (401d10 <SX1276LoRaInit+0x118>)
  401c6c:	4798      	blx	r3
 	SX1276LR.RegModemConfig3|=0x4;
  401c6e:	4623      	mov	r3, r4
  401c70:	f813 1926 	ldrb.w	r1, [r3], #-38
  401c74:	f041 0104 	orr.w	r1, r1, #4
  401c78:	f883 1026 	strb.w	r1, [r3, #38]	; 0x26
 	SX1276Write( REG_LR_MODEMCONFIG3,SX1276LR.RegModemConfig3 );
  401c7c:	2026      	movs	r0, #38	; 0x26
  401c7e:	4b25      	ldr	r3, [pc, #148]	; (401d14 <SX1276LoRaInit+0x11c>)
  401c80:	4798      	blx	r3
		SX1276LoRaSetRFPower( LoRaSettings.Power,&SX1276LR );
	}
	
#elif( MODULE_SX1276RF1JAS == 1 )

	if( LoRaSettings.RFFrequency > 860000000 )
  401c82:	4b18      	ldr	r3, [pc, #96]	; (401ce4 <SX1276LoRaInit+0xec>)
  401c84:	681a      	ldr	r2, [r3, #0]
  401c86:	4b24      	ldr	r3, [pc, #144]	; (401d18 <SX1276LoRaInit+0x120>)
  401c88:	429a      	cmp	r2, r3
  401c8a:	d90f      	bls.n	401cac <SX1276LoRaInit+0xb4>
	{
		SX1276LoRaSetPAOutput( RFLR_PACONFIG_PASELECT_PABOOST,&SX1276LR );
  401c8c:	3c26      	subs	r4, #38	; 0x26
  401c8e:	2080      	movs	r0, #128	; 0x80
  401c90:	4621      	mov	r1, r4
  401c92:	4b22      	ldr	r3, [pc, #136]	; (401d1c <SX1276LoRaInit+0x124>)
  401c94:	4798      	blx	r3
		SX1276LoRaSetPa20dBm( true,&SX1276LR );
  401c96:	2001      	movs	r0, #1
  401c98:	4621      	mov	r1, r4
  401c9a:	4b21      	ldr	r3, [pc, #132]	; (401d20 <SX1276LoRaInit+0x128>)
  401c9c:	4798      	blx	r3
		LoRaSettings.Power = 20;
  401c9e:	2014      	movs	r0, #20
  401ca0:	4b10      	ldr	r3, [pc, #64]	; (401ce4 <SX1276LoRaInit+0xec>)
  401ca2:	7118      	strb	r0, [r3, #4]
		SX1276LoRaSetRFPower( LoRaSettings.Power,&SX1276LR );
  401ca4:	4621      	mov	r1, r4
  401ca6:	4b1f      	ldr	r3, [pc, #124]	; (401d24 <SX1276LoRaInit+0x12c>)
  401ca8:	4798      	blx	r3
  401caa:	e00e      	b.n	401cca <SX1276LoRaInit+0xd2>
	}
	else
	{
		SX1276LoRaSetPAOutput( RFLR_PACONFIG_PASELECT_RFO,&SX1276LR );
  401cac:	4c0b      	ldr	r4, [pc, #44]	; (401cdc <SX1276LoRaInit+0xe4>)
  401cae:	2000      	movs	r0, #0
  401cb0:	4621      	mov	r1, r4
  401cb2:	4b1a      	ldr	r3, [pc, #104]	; (401d1c <SX1276LoRaInit+0x124>)
  401cb4:	4798      	blx	r3
		SX1276LoRaSetPa20dBm( false,&SX1276LR );
  401cb6:	2000      	movs	r0, #0
  401cb8:	4621      	mov	r1, r4
  401cba:	4b19      	ldr	r3, [pc, #100]	; (401d20 <SX1276LoRaInit+0x128>)
  401cbc:	4798      	blx	r3
		LoRaSettings.Power = 14;
  401cbe:	200e      	movs	r0, #14
  401cc0:	4b08      	ldr	r3, [pc, #32]	; (401ce4 <SX1276LoRaInit+0xec>)
  401cc2:	7118      	strb	r0, [r3, #4]
		SX1276LoRaSetRFPower( LoRaSettings.Power,&SX1276LR );
  401cc4:	4621      	mov	r1, r4
  401cc6:	4b17      	ldr	r3, [pc, #92]	; (401d24 <SX1276LoRaInit+0x12c>)
  401cc8:	4798      	blx	r3
	
#else
	#error "Not defined Module for SX1276"
#endif

    SX1276LoRaSetOpMode( RFLR_OPMODE_STANDBY );
  401cca:	2001      	movs	r0, #1
  401ccc:	4b01      	ldr	r3, [pc, #4]	; (401cd4 <SX1276LoRaInit+0xdc>)
  401cce:	4798      	blx	r3
  401cd0:	bd38      	pop	{r3, r4, r5, pc}
  401cd2:	bf00      	nop
  401cd4:	00401bad 	.word	0x00401bad
  401cd8:	00401af5 	.word	0x00401af5
  401cdc:	20019004 	.word	0x20019004
  401ce0:	00401a5d 	.word	0x00401a5d
  401ce4:	20000014 	.word	0x20000014
  401ce8:	004017b9 	.word	0x004017b9
  401cec:	0040182d 	.word	0x0040182d
  401cf0:	00401881 	.word	0x00401881
  401cf4:	004018ad 	.word	0x004018ad
  401cf8:	004018d9 	.word	0x004018d9
  401cfc:	00401905 	.word	0x00401905
  401d00:	0040192d 	.word	0x0040192d
  401d04:	00401965 	.word	0x00401965
  401d08:	0040197d 	.word	0x0040197d
  401d0c:	2001902a 	.word	0x2001902a
  401d10:	00401aa5 	.word	0x00401aa5
  401d14:	00401a41 	.word	0x00401a41
  401d18:	33428f00 	.word	0x33428f00
  401d1c:	0040174d 	.word	0x0040174d
  401d20:	00401775 	.word	0x00401775
  401d24:	004016b1 	.word	0x004016b1

00401d28 <SX1276LoRaReadRssi>:
//     SX1276Read( REG_LR_LNA, &SX1276LR->RegLna );
//     return( SX1276LR->RegLna >> 5 ) & 0x07;
// }

double SX1276LoRaReadRssi( void )
{
  401d28:	b538      	push	{r3, r4, r5, lr}
    // Reads the RSSI value
    SX1276Read( REG_LR_RSSIVALUE, &SX1276LR.RegRssiValue );
  401d2a:	4d09      	ldr	r5, [pc, #36]	; (401d50 <SX1276LoRaReadRssi+0x28>)
  401d2c:	201b      	movs	r0, #27
  401d2e:	4629      	mov	r1, r5
  401d30:	4b08      	ldr	r3, [pc, #32]	; (401d54 <SX1276LoRaReadRssi+0x2c>)
  401d32:	4798      	blx	r3

    return RssiOffset[LoRaSettings.SignalBw] + ( double )SX1276LR.RegRssiValue;
  401d34:	4b08      	ldr	r3, [pc, #32]	; (401d58 <SX1276LoRaReadRssi+0x30>)
  401d36:	795c      	ldrb	r4, [r3, #5]
  401d38:	4b08      	ldr	r3, [pc, #32]	; (401d5c <SX1276LoRaReadRssi+0x34>)
  401d3a:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
  401d3e:	7828      	ldrb	r0, [r5, #0]
  401d40:	4b07      	ldr	r3, [pc, #28]	; (401d60 <SX1276LoRaReadRssi+0x38>)
  401d42:	4798      	blx	r3
  401d44:	e9d4 2300 	ldrd	r2, r3, [r4]
  401d48:	4c06      	ldr	r4, [pc, #24]	; (401d64 <SX1276LoRaReadRssi+0x3c>)
  401d4a:	47a0      	blx	r4
}
  401d4c:	bd38      	pop	{r3, r4, r5, pc}
  401d4e:	bf00      	nop
  401d50:	2001901f 	.word	0x2001901f
  401d54:	00401aa5 	.word	0x00401aa5
  401d58:	20000014 	.word	0x20000014
  401d5c:	00405ce8 	.word	0x00405ce8
  401d60:	00404bf1 	.word	0x00404bf1
  401d64:	00404979 	.word	0x00404979

00401d68 <SX1276Reset>:


}

void SX1276Reset( void )
{
  401d68:	b570      	push	{r4, r5, r6, lr}
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  401d6a:	4c0b      	ldr	r4, [pc, #44]	; (401d98 <SX1276Reset+0x30>)
  401d6c:	f04f 7580 	mov.w	r5, #16777216	; 0x1000000
  401d70:	6165      	str	r5, [r4, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401d72:	f8c4 50a0 	str.w	r5, [r4, #160]	; 0xa0
    
    
	ioport_set_pin_dir(SX1276_RESET_PIN,IOPORT_DIR_INPUT);
	delay_ms(10);
  401d76:	4809      	ldr	r0, [pc, #36]	; (401d9c <SX1276Reset+0x34>)
  401d78:	4e09      	ldr	r6, [pc, #36]	; (401da0 <SX1276Reset+0x38>)
  401d7a:	47b0      	blx	r6
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  401d7c:	6125      	str	r5, [r4, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401d7e:	f8c4 50a0 	str.w	r5, [r4, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  401d82:	6365      	str	r5, [r4, #52]	; 0x34
	
	ioport_set_pin_dir(SX1276_RESET_PIN,IOPORT_DIR_OUTPUT);
	ioport_set_pin_level(SX1276_RESET_PIN, false);
	delay_ms(2);
  401d84:	f244 20f7 	movw	r0, #17143	; 0x42f7
  401d88:	47b0      	blx	r6
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  401d8a:	6165      	str	r5, [r4, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401d8c:	f8c4 50a0 	str.w	r5, [r4, #160]	; 0xa0
	
	ioport_set_pin_dir(SX1276_RESET_PIN,IOPORT_DIR_INPUT);
	delay_ms(6);
  401d90:	f64c 00e5 	movw	r0, #51429	; 0xc8e5
  401d94:	47b0      	blx	r6
  401d96:	bd70      	pop	{r4, r5, r6, pc}
  401d98:	400e0e00 	.word	0x400e0e00
  401d9c:	00014ed3 	.word	0x00014ed3
  401da0:	20000001 	.word	0x20000001

00401da4 <SX1276SetLoRaOn>:

	
}

void SX1276SetLoRaOn(void)
{
  401da4:	b538      	push	{r3, r4, r5, lr}
    SX1276LoRaSetOpMode( RFLR_OPMODE_SLEEP );
  401da6:	2000      	movs	r0, #0
  401da8:	4d0c      	ldr	r5, [pc, #48]	; (401ddc <SX1276SetLoRaOn+0x38>)
  401daa:	47a8      	blx	r5
        
    SX1276LR.RegOpMode = ( SX1276LR.RegOpMode & RFLR_OPMODE_LONGRANGEMODE_MASK ) | RFLR_OPMODE_LONGRANGEMODE_ON;	
  401dac:	4c0c      	ldr	r4, [pc, #48]	; (401de0 <SX1276SetLoRaOn+0x3c>)
	SX1276LR.RegOpMode&=~0x8;	// vynuluju bit pro LF
  401dae:	7861      	ldrb	r1, [r4, #1]
  401db0:	f021 0108 	bic.w	r1, r1, #8
  401db4:	f041 0180 	orr.w	r1, r1, #128	; 0x80
  401db8:	7061      	strb	r1, [r4, #1]
    SX1276Write( REG_LR_OPMODE, SX1276LR.RegOpMode );
  401dba:	2001      	movs	r0, #1
  401dbc:	4b09      	ldr	r3, [pc, #36]	; (401de4 <SX1276SetLoRaOn+0x40>)
  401dbe:	4798      	blx	r3
        
    SX1276LoRaSetOpMode( RFLR_OPMODE_STANDBY );
  401dc0:	2001      	movs	r0, #1
  401dc2:	47a8      	blx	r5
                                    // RxDone               RxTimeout                   FhssChangeChannel           CadDone
   SX1276LR.RegDioMapping1 = RFLR_DIOMAPPING1_DIO0_00 |
  401dc4:	2300      	movs	r3, #0
  401dc6:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
   RFLR_DIOMAPPING1_DIO1_00 ; 	//RXTimeout
   // RFLR_DIOMAPPING1_DIO2_00 |
   // RFLR_DIOMAPPING1_DIO3_10; //CRC error
   // CadDetected               ModeReady
   SX1276LR.RegDioMapping2 =0;// RFLR_DIOMAPPING2_DIO4_00 | RFLR_DIOMAPPING2_DIO5_00;
  401dca:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40

                                    // CadDetected          ModeReady
    SX1276LR.RegDioMapping2 = RFLR_DIOMAPPING2_DIO4_00 | RFLR_DIOMAPPING2_DIO5_00;
	
    SX1276WriteBuffer( REG_LR_DIOMAPPING1, &SX1276LR.RegDioMapping1, 2 );
  401dce:	2040      	movs	r0, #64	; 0x40
  401dd0:	f104 013f 	add.w	r1, r4, #63	; 0x3f
  401dd4:	2202      	movs	r2, #2
  401dd6:	4b04      	ldr	r3, [pc, #16]	; (401de8 <SX1276SetLoRaOn+0x44>)
  401dd8:	4798      	blx	r3
  401dda:	bd38      	pop	{r3, r4, r5, pc}
  401ddc:	00401bad 	.word	0x00401bad
  401de0:	20019004 	.word	0x20019004
  401de4:	00401a41 	.word	0x00401a41
  401de8:	004019f9 	.word	0x004019f9

00401dec <SX1276Init>:

#define CONF_ILI9341_CLOCK_SPEED   1000000UL


void SX1276Init( void )
{
  401dec:	b530      	push	{r4, r5, lr}
  401dee:	b083      	sub	sp, #12
  
	spi_flags_t spi_flags = SPI_MODE_0;
	//board_spi_select_id_t spi_select_id = 0;
	spi_master_init(SPI);
  401df0:	4c0b      	ldr	r4, [pc, #44]	; (401e20 <SX1276Init+0x34>)
  401df2:	4620      	mov	r0, r4
  401df4:	4b0b      	ldr	r3, [pc, #44]	; (401e24 <SX1276Init+0x38>)
  401df6:	4798      	blx	r3
	//	spi_set_master_mode(CONF_ILI9341_SPI);
	spi_master_setup_device(SPI, &device_rf, spi_flags,	CONF_ILI9341_CLOCK_SPEED/4, 0);
  401df8:	2200      	movs	r2, #0
  401dfa:	9200      	str	r2, [sp, #0]
  401dfc:	4620      	mov	r0, r4
  401dfe:	490a      	ldr	r1, [pc, #40]	; (401e28 <SX1276Init+0x3c>)
  401e00:	4b0a      	ldr	r3, [pc, #40]	; (401e2c <SX1276Init+0x40>)
  401e02:	4d0b      	ldr	r5, [pc, #44]	; (401e30 <SX1276Init+0x44>)
  401e04:	47a8      	blx	r5
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_enable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIEN;
  401e06:	2301      	movs	r3, #1
  401e08:	6023      	str	r3, [r4, #0]

	//spi_set_peripheral_chip_select_value(CONF_ILI9341_SPI, 1);
	spi_enable(SPI);
	
    SX1276InitIo( );
  401e0a:	4b0a      	ldr	r3, [pc, #40]	; (401e34 <SX1276Init+0x48>)
  401e0c:	4798      	blx	r3
	SX1276Reset( );
  401e0e:	4b0a      	ldr	r3, [pc, #40]	; (401e38 <SX1276Init+0x4c>)
  401e10:	4798      	blx	r3
	
	
	
#ifdef	LORA
	SX1276SetLoRaOn();
  401e12:	4b0a      	ldr	r3, [pc, #40]	; (401e3c <SX1276Init+0x50>)
  401e14:	4798      	blx	r3
	SX1276LoRaInit( );
  401e16:	4b0a      	ldr	r3, [pc, #40]	; (401e40 <SX1276Init+0x54>)
  401e18:	4798      	blx	r3
	SX1276FskInit( );
#endif
    


}
  401e1a:	b003      	add	sp, #12
  401e1c:	bd30      	pop	{r4, r5, pc}
  401e1e:	bf00      	nop
  401e20:	40008000 	.word	0x40008000
  401e24:	00400375 	.word	0x00400375
  401e28:	20000604 	.word	0x20000604
  401e2c:	0003d090 	.word	0x0003d090
  401e30:	004003c9 	.word	0x004003c9
  401e34:	004019ad 	.word	0x004019ad
  401e38:	00401d69 	.word	0x00401d69
  401e3c:	00401da5 	.word	0x00401da5
  401e40:	00401bf9 	.word	0x00401bf9

00401e44 <MPU6050_WriteBits>:
 * @param bitStart First bit position to write (0-7)
 * @param length Number of bits to write (not more than 8)
 * @param data Right-aligned value to write
 */
void MPU6050_WriteBits(uint8_t slaveAddr, uint8_t regAddr, uint8_t bitStart, uint8_t length, uint8_t data)
{
  401e44:	b570      	push	{r4, r5, r6, lr}
  401e46:	b082      	sub	sp, #8
  401e48:	460d      	mov	r5, r1
  401e4a:	4614      	mov	r4, r2
  401e4c:	461e      	mov	r6, r3
void MPU6050_I2C_BufferRead(uint8_t slaveAddr, uint8_t* pBuffer, uint8_t readAddr, short NumByteToRead)
{
    // ENTR_CRT_SECTION();
 //	for (short i=0;i<NumByteToRead;i++)
 //	{
		MPU_9150_read(readAddr,&pBuffer[0],NumByteToRead);	
  401e4e:	4608      	mov	r0, r1
  401e50:	f10d 0107 	add.w	r1, sp, #7
  401e54:	2201      	movs	r2, #1
  401e56:	4b0e      	ldr	r3, [pc, #56]	; (401e90 <MPU6050_WriteBits+0x4c>)
  401e58:	4798      	blx	r3
    // 10101111 original value (sample)
    // 10100011 original & ~mask
    // 10101011 masked | value
    uint8_t tmp;
    MPU6050_I2C_BufferRead(slaveAddr, &tmp, regAddr, 1);
    uint8_t mask = ((1 << length) - 1) << (bitStart - length + 1);
  401e5a:	1ba1      	subs	r1, r4, r6
  401e5c:	3101      	adds	r1, #1
  401e5e:	2201      	movs	r2, #1
  401e60:	fa02 f306 	lsl.w	r3, r2, r6
  401e64:	3b01      	subs	r3, #1
  401e66:	408b      	lsls	r3, r1
    data <<= (bitStart - length + 1); // shift data into correct position
  401e68:	f89d 0018 	ldrb.w	r0, [sp, #24]
  401e6c:	fa00 f101 	lsl.w	r1, r0, r1
  401e70:	b2c9      	uxtb	r1, r1
    data &= mask; // zero all non-important bits in data
    tmp &= ~(mask); // zero all important bits in existing byte
  401e72:	f89d 0007 	ldrb.w	r0, [sp, #7]
  401e76:	ea20 0003 	bic.w	r0, r0, r3
    // 10101011 masked | value
    uint8_t tmp;
    MPU6050_I2C_BufferRead(slaveAddr, &tmp, regAddr, 1);
    uint8_t mask = ((1 << length) - 1) << (bitStart - length + 1);
    data <<= (bitStart - length + 1); // shift data into correct position
    data &= mask; // zero all non-important bits in data
  401e7a:	400b      	ands	r3, r1
    tmp &= ~(mask); // zero all important bits in existing byte
    tmp |= data; // combine data with existing byte
  401e7c:	4303      	orrs	r3, r0
  401e7e:	f88d 3007 	strb.w	r3, [sp, #7]
 */
void MPU6050_I2C_ByteWrite(uint8_t slaveAddr, uint8_t* pBuffer, uint8_t writeAddr)
{
    // ENTR_CRT_SECTION();
	
	MPU_9150_send(writeAddr,pBuffer,1);
  401e82:	4628      	mov	r0, r5
  401e84:	f10d 0107 	add.w	r1, sp, #7
  401e88:	4b02      	ldr	r3, [pc, #8]	; (401e94 <MPU6050_WriteBits+0x50>)
  401e8a:	4798      	blx	r3
    data <<= (bitStart - length + 1); // shift data into correct position
    data &= mask; // zero all non-important bits in data
    tmp &= ~(mask); // zero all important bits in existing byte
    tmp |= data; // combine data with existing byte
    MPU6050_I2C_ByteWrite(slaveAddr, &tmp, regAddr);
}
  401e8c:	b002      	add	sp, #8
  401e8e:	bd70      	pop	{r4, r5, r6, pc}
  401e90:	00402089 	.word	0x00402089
  401e94:	00402051 	.word	0x00402051

00401e98 <MPU6050_SetClockSource>:
 * @see MPU6050_RA_PWR_MGMT_1
 * @see MPU6050_PWR1_CLKSEL_BIT
 * @see MPU6050_PWR1_CLKSEL_LENGTH
 */
void MPU6050_SetClockSource(uint8_t source)
{
  401e98:	b510      	push	{r4, lr}
  401e9a:	b082      	sub	sp, #8
    MPU6050_WriteBits(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_PWR_MGMT_1, MPU6050_PWR1_CLKSEL_BIT, MPU6050_PWR1_CLKSEL_LENGTH, source);
  401e9c:	9000      	str	r0, [sp, #0]
  401e9e:	2068      	movs	r0, #104	; 0x68
  401ea0:	216b      	movs	r1, #107	; 0x6b
  401ea2:	2202      	movs	r2, #2
  401ea4:	2303      	movs	r3, #3
  401ea6:	4c02      	ldr	r4, [pc, #8]	; (401eb0 <MPU6050_SetClockSource+0x18>)
  401ea8:	47a0      	blx	r4
}
  401eaa:	b002      	add	sp, #8
  401eac:	bd10      	pop	{r4, pc}
  401eae:	bf00      	nop
  401eb0:	00401e45 	.word	0x00401e45

00401eb4 <MPU6050_SetFullScaleGyroRange>:
 * @see MPU6050_RA_GYRO_CONFIG
 * @see MPU6050_GCONFIG_FS_SEL_BIT
 * @see MPU6050_GCONFIG_FS_SEL_LENGTH
 */
void MPU6050_SetFullScaleGyroRange(uint8_t range)
{
  401eb4:	b510      	push	{r4, lr}
  401eb6:	b082      	sub	sp, #8
    MPU6050_WriteBits(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_GYRO_CONFIG, MPU6050_GCONFIG_FS_SEL_BIT, MPU6050_GCONFIG_FS_SEL_LENGTH, range);
  401eb8:	9000      	str	r0, [sp, #0]
  401eba:	2068      	movs	r0, #104	; 0x68
  401ebc:	211b      	movs	r1, #27
  401ebe:	2204      	movs	r2, #4
  401ec0:	2302      	movs	r3, #2
  401ec2:	4c02      	ldr	r4, [pc, #8]	; (401ecc <MPU6050_SetFullScaleGyroRange+0x18>)
  401ec4:	47a0      	blx	r4
}
  401ec6:	b002      	add	sp, #8
  401ec8:	bd10      	pop	{r4, pc}
  401eca:	bf00      	nop
  401ecc:	00401e45 	.word	0x00401e45

00401ed0 <MPU6050_SetFullScaleAccelRange>:
/** Set full-scale accelerometer range.
 * @param range New full-scale accelerometer range setting
 * @see MPU6050_GetFullScaleAccelRange()
 */
void MPU6050_SetFullScaleAccelRange(uint8_t range)
{
  401ed0:	b510      	push	{r4, lr}
  401ed2:	b082      	sub	sp, #8
    MPU6050_WriteBits(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_CONFIG, MPU6050_ACONFIG_AFS_SEL_BIT, MPU6050_ACONFIG_AFS_SEL_LENGTH, range);
  401ed4:	9000      	str	r0, [sp, #0]
  401ed6:	2068      	movs	r0, #104	; 0x68
  401ed8:	211c      	movs	r1, #28
  401eda:	2204      	movs	r2, #4
  401edc:	2302      	movs	r3, #2
  401ede:	4c02      	ldr	r4, [pc, #8]	; (401ee8 <MPU6050_SetFullScaleAccelRange+0x18>)
  401ee0:	47a0      	blx	r4
}
  401ee2:	b002      	add	sp, #8
  401ee4:	bd10      	pop	{r4, pc}
  401ee6:	bf00      	nop
  401ee8:	00401e45 	.word	0x00401e45

00401eec <MPU6050_ReadBits>:
 * @param length Number of bits to read (not more than 8)
 * @param data Container for right-aligned value (i.e. '101' read from any bitStart position will equal 0x05)
 * @param timeout Optional read timeout in milliseconds (0 to disable, leave off to use default class value in readTimeout)
 */
void MPU6050_ReadBits(uint8_t slaveAddr, uint8_t regAddr, uint8_t bitStart, uint8_t length, uint8_t *data)
{
  401eec:	b530      	push	{r4, r5, lr}
  401eee:	b083      	sub	sp, #12
  401ef0:	4614      	mov	r4, r2
  401ef2:	461d      	mov	r5, r3
void MPU6050_I2C_BufferRead(uint8_t slaveAddr, uint8_t* pBuffer, uint8_t readAddr, short NumByteToRead)
{
    // ENTR_CRT_SECTION();
 //	for (short i=0;i<NumByteToRead;i++)
 //	{
		MPU_9150_read(readAddr,&pBuffer[0],NumByteToRead);	
  401ef4:	4608      	mov	r0, r1
  401ef6:	f10d 0107 	add.w	r1, sp, #7
  401efa:	2201      	movs	r2, #1
  401efc:	4b07      	ldr	r3, [pc, #28]	; (401f1c <MPU6050_ReadBits+0x30>)
  401efe:	4798      	blx	r3
    //    xxx   args: bitStart=4, length=3
    //    010   masked
    //   -> 010 shifted
    uint8_t tmp;
    MPU6050_I2C_BufferRead(slaveAddr, &tmp, regAddr, 1);
    uint8_t mask = ((1 << length) - 1) << (bitStart - length + 1);
  401f00:	1b62      	subs	r2, r4, r5
  401f02:	3201      	adds	r2, #1
  401f04:	2301      	movs	r3, #1
  401f06:	40ab      	lsls	r3, r5
  401f08:	3b01      	subs	r3, #1
  401f0a:	4093      	lsls	r3, r2
     tmp &= mask;
  401f0c:	f89d 1007 	ldrb.w	r1, [sp, #7]
     tmp >>= (bitStart - length + 1);
  401f10:	400b      	ands	r3, r1
  401f12:	4113      	asrs	r3, r2
  401f14:	9a06      	ldr	r2, [sp, #24]
  401f16:	7013      	strb	r3, [r2, #0]
    *data = tmp;
}
  401f18:	b003      	add	sp, #12
  401f1a:	bd30      	pop	{r4, r5, pc}
  401f1c:	00402089 	.word	0x00402089

00401f20 <MPU6050_GetDeviceID>:
 * @see MPU6050_RA_WHO_AM_I
 * @see MPU6050_WHO_AM_I_BIT
 * @see MPU6050_WHO_AM_I_LENGTH
 */
uint8_t MPU6050_GetDeviceID(void)
{
  401f20:	b510      	push	{r4, lr}
  401f22:	b084      	sub	sp, #16
    uint8_t tmp;
    MPU6050_ReadBits(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_WHO_AM_I, MPU6050_WHO_AM_I_BIT, MPU6050_WHO_AM_I_LENGTH, &tmp);
  401f24:	f10d 030f 	add.w	r3, sp, #15
  401f28:	9300      	str	r3, [sp, #0]
  401f2a:	2068      	movs	r0, #104	; 0x68
  401f2c:	2175      	movs	r1, #117	; 0x75
  401f2e:	2206      	movs	r2, #6
  401f30:	4613      	mov	r3, r2
  401f32:	4c03      	ldr	r4, [pc, #12]	; (401f40 <MPU6050_GetDeviceID+0x20>)
  401f34:	47a0      	blx	r4
    return tmp;
}
  401f36:	f89d 000f 	ldrb.w	r0, [sp, #15]
  401f3a:	b004      	add	sp, #16
  401f3c:	bd10      	pop	{r4, pc}
  401f3e:	bf00      	nop
  401f40:	00401eed 	.word	0x00401eed

00401f44 <MPU6050_TestConnection>:
/** Verify the I2C connection.
 * Make sure the device is connected and responds as expected.
 * @return True if connection is valid, FALSE otherwise
 */
bool MPU6050_TestConnection(void)
{
  401f44:	b508      	push	{r3, lr}
	return MPU6050_GetDeviceID() == 0x34 ? true : false; //0b110100; 8-bit representation in hex = 0x34
  401f46:	4b03      	ldr	r3, [pc, #12]	; (401f54 <MPU6050_TestConnection+0x10>)
  401f48:	4798      	blx	r3
}
  401f4a:	2834      	cmp	r0, #52	; 0x34
  401f4c:	bf14      	ite	ne
  401f4e:	2000      	movne	r0, #0
  401f50:	2001      	moveq	r0, #1
  401f52:	bd08      	pop	{r3, pc}
  401f54:	00401f21 	.word	0x00401f21

00401f58 <MPU6050_Initialize>:
 * to their most sensitive settings, namely +/- 4g and +/- 250 degrees/sec, and sets
 * the clock source to use the X Gyro for reference, which is slightly better than
 * the default internal clock source.
 */
void MPU6050_Initialize(void)
{	
  401f58:	b5f0      	push	{r4, r5, r6, r7, lr}
  401f5a:	b083      	sub	sp, #12
	
	unsigned char data[6];
	
	delay_ms(100);
  401f5c:	4f31      	ldr	r7, [pc, #196]	; (402024 <MPU6050_Initialize+0xcc>)
  401f5e:	4638      	mov	r0, r7
  401f60:	4e31      	ldr	r6, [pc, #196]	; (402028 <MPU6050_Initialize+0xd0>)
  401f62:	47b0      	blx	r6

	
    /* Reset device. */
    data[0] = BIT_RESET;
  401f64:	ac02      	add	r4, sp, #8
  401f66:	2380      	movs	r3, #128	; 0x80
  401f68:	f804 3d08 	strb.w	r3, [r4, #-8]!
 */
void MPU6050_I2C_ByteWrite(uint8_t slaveAddr, uint8_t* pBuffer, uint8_t writeAddr)
{
    // ENTR_CRT_SECTION();
	
	MPU_9150_send(writeAddr,pBuffer,1);
  401f6c:	206b      	movs	r0, #107	; 0x6b
  401f6e:	4621      	mov	r1, r4
  401f70:	2201      	movs	r2, #1
  401f72:	4d2e      	ldr	r5, [pc, #184]	; (40202c <MPU6050_Initialize+0xd4>)
  401f74:	47a8      	blx	r5

	
    /* Reset device. */
    data[0] = BIT_RESET;
	MPU6050_I2C_ByteWrite(10,&data[0],MPU6050_RA_PWR_MGMT_1 );
	delay_ms(100);
  401f76:	4638      	mov	r0, r7
  401f78:	47b0      	blx	r6
	
	/* Wake up chip. */
	data[0] = 0x00;
  401f7a:	2300      	movs	r3, #0
  401f7c:	f88d 3000 	strb.w	r3, [sp]
 */
void MPU6050_I2C_ByteWrite(uint8_t slaveAddr, uint8_t* pBuffer, uint8_t writeAddr)
{
    // ENTR_CRT_SECTION();
	
	MPU_9150_send(writeAddr,pBuffer,1);
  401f80:	206b      	movs	r0, #107	; 0x6b
  401f82:	4621      	mov	r1, r4
  401f84:	2201      	movs	r2, #1
  401f86:	47a8      	blx	r5
	
	/* Wake up chip. */
	data[0] = 0x00;
	MPU6050_I2C_ByteWrite(10,&data[0],MPU6050_RA_PWR_MGMT_1 );
	
	while(!MPU6050_TestConnection())
  401f88:	4c29      	ldr	r4, [pc, #164]	; (402030 <MPU6050_Initialize+0xd8>)
  401f8a:	47a0      	blx	r4
  401f8c:	2800      	cmp	r0, #0
  401f8e:	d0fc      	beq.n	401f8a <MPU6050_Initialize+0x32>
	{
		/*MPU6050_GetDeviceID();*/
	}
	
	 /* Wake up chip. */
	 data[0] = 0x00;
  401f90:	2600      	movs	r6, #0
  401f92:	ac02      	add	r4, sp, #8
  401f94:	f804 6d08 	strb.w	r6, [r4, #-8]!
 */
void MPU6050_I2C_ByteWrite(uint8_t slaveAddr, uint8_t* pBuffer, uint8_t writeAddr)
{
    // ENTR_CRT_SECTION();
	
	MPU_9150_send(writeAddr,pBuffer,1);
  401f98:	206b      	movs	r0, #107	; 0x6b
  401f9a:	4621      	mov	r1, r4
  401f9c:	2201      	movs	r2, #1
  401f9e:	4d23      	ldr	r5, [pc, #140]	; (40202c <MPU6050_Initialize+0xd4>)
  401fa0:	47a8      	blx	r5
	
	 /* Wake up chip. */
	 data[0] = 0x00;
	 MPU6050_I2C_ByteWrite(10,&data[0],MPU6050_RA_PWR_MGMT_1 );
	 /*set clock */
	 MPU6050_SetClockSource(MPU6050_CLOCK_PLL_XGYRO );	// 
  401fa2:	2001      	movs	r0, #1
  401fa4:	4b23      	ldr	r3, [pc, #140]	; (402034 <MPU6050_Initialize+0xdc>)
  401fa6:	4798      	blx	r3
	
// 	 /* Wake up chip. */
 	 data[0] = 0x00;
  401fa8:	f88d 6000 	strb.w	r6, [sp]
 */
void MPU6050_I2C_ByteWrite(uint8_t slaveAddr, uint8_t* pBuffer, uint8_t writeAddr)
{
    // ENTR_CRT_SECTION();
	
	MPU_9150_send(writeAddr,pBuffer,1);
  401fac:	206b      	movs	r0, #107	; 0x6b
  401fae:	4621      	mov	r1, r4
  401fb0:	2201      	movs	r2, #1
  401fb2:	47a8      	blx	r5
	
// 	 /* Wake up chip. */
 	 data[0] = 0x00;
 	 MPU6050_I2C_ByteWrite(10,&data[0],MPU6050_RA_PWR_MGMT_1 );
	
	data[0] = 0x00;
  401fb4:	f88d 6000 	strb.w	r6, [sp]
 */
void MPU6050_I2C_ByteWrite(uint8_t slaveAddr, uint8_t* pBuffer, uint8_t writeAddr)
{
    // ENTR_CRT_SECTION();
	
	MPU_9150_send(writeAddr,pBuffer,1);
  401fb8:	2038      	movs	r0, #56	; 0x38
  401fba:	4621      	mov	r1, r4
  401fbc:	2201      	movs	r2, #1
  401fbe:	47a8      	blx	r5
  401fc0:	2023      	movs	r0, #35	; 0x23
  401fc2:	4621      	mov	r1, r4
  401fc4:	2201      	movs	r2, #1
  401fc6:	47a8      	blx	r5
  401fc8:	206b      	movs	r0, #107	; 0x6b
  401fca:	4621      	mov	r1, r4
  401fcc:	2201      	movs	r2, #1
  401fce:	47a8      	blx	r5
  401fd0:	2024      	movs	r0, #36	; 0x24
  401fd2:	4621      	mov	r1, r4
  401fd4:	2201      	movs	r2, #1
  401fd6:	47a8      	blx	r5
  401fd8:	206a      	movs	r0, #106	; 0x6a
  401fda:	4621      	mov	r1, r4
  401fdc:	2201      	movs	r2, #1
  401fde:	47a8      	blx	r5
	MPU6050_I2C_ByteWrite(10,data, MPU6050_RA_INT_ENABLE);   // Disable all interrupts
	MPU6050_I2C_ByteWrite(10,data, MPU6050_RA_FIFO_EN);      // Disable FIFO
	MPU6050_I2C_ByteWrite(10,data, MPU6050_RA_PWR_MGMT_1);   // Turn on internal clock source
	MPU6050_I2C_ByteWrite(10,data, MPU6050_RA_I2C_MST_CTRL); // Disable I2C master
	MPU6050_I2C_ByteWrite(10,data, MPU6050_RA_USER_CTRL);    // Disable FIFO and I2C master modes
	data[0] = 0x0C;
  401fe0:	230c      	movs	r3, #12
  401fe2:	f88d 3000 	strb.w	r3, [sp]
 */
void MPU6050_I2C_ByteWrite(uint8_t slaveAddr, uint8_t* pBuffer, uint8_t writeAddr)
{
    // ENTR_CRT_SECTION();
	
	MPU_9150_send(writeAddr,pBuffer,1);
  401fe6:	206a      	movs	r0, #106	; 0x6a
  401fe8:	4621      	mov	r1, r4
  401fea:	2201      	movs	r2, #1
  401fec:	47a8      	blx	r5
	MPU6050_I2C_ByteWrite(10,data, MPU6050_RA_USER_CTRL);    // Disable FIFO and I2C master modes
	data[0] = 0x0C;
	MPU6050_I2C_ByteWrite(10,data, MPU6050_RA_USER_CTRL);    // Reset FIFO and DMP
			
	 /*set LPF and Fs to 8khz - internal */
	 data[0]=3;	/* 3=42 hz - used in Afroflight, 4=21Hz cut off 0 & 7 = off*/ 
  401fee:	2703      	movs	r7, #3
  401ff0:	f88d 7000 	strb.w	r7, [sp]
 */
void MPU6050_I2C_ByteWrite(uint8_t slaveAddr, uint8_t* pBuffer, uint8_t writeAddr)
{
    // ENTR_CRT_SECTION();
	
	MPU_9150_send(writeAddr,pBuffer,1);
  401ff4:	201a      	movs	r0, #26
  401ff6:	4621      	mov	r1, r4
  401ff8:	2201      	movs	r2, #1
  401ffa:	47a8      	blx	r5
	 /*set LPF and Fs to 8khz - internal */
	 data[0]=3;	/* 3=42 hz - used in Afroflight, 4=21Hz cut off 0 & 7 = off*/ 
	 MPU6050_I2C_ByteWrite(10,&data[0], MPU6050_RA_CONFIG);
	
	 /* set sample rate */
	 data[0]=0;
  401ffc:	f88d 6000 	strb.w	r6, [sp]
 */
void MPU6050_I2C_ByteWrite(uint8_t slaveAddr, uint8_t* pBuffer, uint8_t writeAddr)
{
    // ENTR_CRT_SECTION();
	
	MPU_9150_send(writeAddr,pBuffer,1);
  402000:	2019      	movs	r0, #25
  402002:	4621      	mov	r1, r4
  402004:	2201      	movs	r2, #1
  402006:	47a8      	blx	r5
	 /* set sample rate */
	 data[0]=0;
	 MPU6050_I2C_ByteWrite(10,data,MPU6050_RA_SMPLRT_DIV); // 1khz / (1 + 3) =250hz
	 
	 /* Set citlivost */
	 MPU6050_SetFullScaleGyroRange(MPU6050_GYRO_FS_2000);
  402008:	4638      	mov	r0, r7
  40200a:	4b0b      	ldr	r3, [pc, #44]	; (402038 <MPU6050_Initialize+0xe0>)
  40200c:	4798      	blx	r3
// 	 data[0]=0x14;
// 	 MPU6050_I2C_ByteWrite(10,data,0x1B);
	
	 MPU6050_SetFullScaleAccelRange(MPU6050_ACCEL_FS_4);
  40200e:	2001      	movs	r0, #1
  402010:	4b0a      	ldr	r3, [pc, #40]	; (40203c <MPU6050_Initialize+0xe4>)
  402012:	4798      	blx	r3
	
#if (RAW_MPU9150==1)
	data[0]=0; // no INT
	
#elif (RAW_INT_MPU9150==1)
  	data[0]=0x1;//INT DRDY
  402014:	2201      	movs	r2, #1
  402016:	f88d 2000 	strb.w	r2, [sp]
 */
void MPU6050_I2C_ByteWrite(uint8_t slaveAddr, uint8_t* pBuffer, uint8_t writeAddr)
{
    // ENTR_CRT_SECTION();
	
	MPU_9150_send(writeAddr,pBuffer,1);
  40201a:	2038      	movs	r0, #56	; 0x38
  40201c:	4621      	mov	r1, r4
  40201e:	47a8      	blx	r5
#endif

  	MPU6050_I2C_ByteWrite(10,&data[0],MPU6050_RA_INT_ENABLE);
	

}
  402020:	b003      	add	sp, #12
  402022:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402024:	000d1437 	.word	0x000d1437
  402028:	20000001 	.word	0x20000001
  40202c:	00402051 	.word	0x00402051
  402030:	00401f45 	.word	0x00401f45
  402034:	00401e99 	.word	0x00401e99
  402038:	00401eb5 	.word	0x00401eb5
  40203c:	00401ed1 	.word	0x00401ed1

00402040 <MPU6050_I2C_BufferRead>:
 * @param  readAddr : MPU6050's internal address to read from.
 * @param  NumByteToRead : number of bytes to read from the MPU6050 ( NumByteToRead >1  only for the Mgnetometer readinf).
 * @return None
 */
void MPU6050_I2C_BufferRead(uint8_t slaveAddr, uint8_t* pBuffer, uint8_t readAddr, short NumByteToRead)
{
  402040:	b508      	push	{r3, lr}
    // ENTR_CRT_SECTION();
 //	for (short i=0;i<NumByteToRead;i++)
 //	{
		MPU_9150_read(readAddr,&pBuffer[0],NumByteToRead);	
  402042:	4610      	mov	r0, r2
  402044:	461a      	mov	r2, r3
  402046:	4b01      	ldr	r3, [pc, #4]	; (40204c <MPU6050_I2C_BufferRead+0xc>)
  402048:	4798      	blx	r3
  40204a:	bd08      	pop	{r3, pc}
  40204c:	00402089 	.word	0x00402089

00402050 <MPU_9150_send>:
#include <asf.h>
#include "MPU_9150_HAL.h"
#include "MPU_9150.h"

void MPU_9150_send(unsigned char Adress, unsigned char *Data, unsigned char Length)
{
  402050:	b530      	push	{r4, r5, lr}
  402052:	b087      	sub	sp, #28
//	taskENTER_CRITICAL();

	twi_package_t packet_write = {
  402054:	2300      	movs	r3, #0
  402056:	9301      	str	r3, [sp, #4]
  402058:	9305      	str	r3, [sp, #20]
  40205a:	f88d 0004 	strb.w	r0, [sp, #4]
  40205e:	2301      	movs	r3, #1
  402060:	9302      	str	r3, [sp, #8]
  402062:	9103      	str	r1, [sp, #12]
  402064:	9204      	str	r2, [sp, #16]
  402066:	2368      	movs	r3, #104	; 0x68
  402068:	f88d 3014 	strb.w	r3, [sp, #20]
		.buffer       = Data,                        // transfer data destination buffer
		.length       = Length  // transfer data size (bytes)

	};
	
	while(twi_master_write(TWI0, &packet_write) != TWI_SUCCESS);
  40206c:	4d04      	ldr	r5, [pc, #16]	; (402080 <MPU_9150_send+0x30>)
  40206e:	4c05      	ldr	r4, [pc, #20]	; (402084 <MPU_9150_send+0x34>)
  402070:	4628      	mov	r0, r5
  402072:	a901      	add	r1, sp, #4
  402074:	47a0      	blx	r4
  402076:	2800      	cmp	r0, #0
  402078:	d1fa      	bne.n	402070 <MPU_9150_send+0x20>
	//twi_master_write(&TWIC, &packet_write);
//	taskEXIT_CRITICAL();

}
  40207a:	b007      	add	sp, #28
  40207c:	bd30      	pop	{r4, r5, pc}
  40207e:	bf00      	nop
  402080:	40018000 	.word	0x40018000
  402084:	00400981 	.word	0x00400981

00402088 <MPU_9150_read>:
/**************************************/

void MPU_9150_read(unsigned char Adress, unsigned char *Data, short Length)
{	
  402088:	b500      	push	{lr}
  40208a:	b087      	sub	sp, #28
	//taskENTER_CRITICAL();

	twi_package_t packet_read = {
  40208c:	2300      	movs	r3, #0
  40208e:	9301      	str	r3, [sp, #4]
  402090:	9305      	str	r3, [sp, #20]
  402092:	f88d 0004 	strb.w	r0, [sp, #4]
  402096:	2301      	movs	r3, #1
  402098:	9302      	str	r3, [sp, #8]
  40209a:	9103      	str	r1, [sp, #12]
  40209c:	9204      	str	r2, [sp, #16]
  40209e:	2368      	movs	r3, #104	; 0x68
  4020a0:	f88d 3014 	strb.w	r3, [sp, #20]
		.length       = Length  // transfer data size (bytes)

	};
	// Perform a multi-byte read access then check the result.
	//twi_master_read(TWI0, &packet_read);
	twi_master_read(TWI0, &packet_read);
  4020a4:	4803      	ldr	r0, [pc, #12]	; (4020b4 <MPU_9150_read+0x2c>)
  4020a6:	a901      	add	r1, sp, #4
  4020a8:	4b03      	ldr	r3, [pc, #12]	; (4020b8 <MPU_9150_read+0x30>)
  4020aa:	4798      	blx	r3
	//twi

	//taskEXIT_CRITICAL();
}
  4020ac:	b007      	add	sp, #28
  4020ae:	f85d fb04 	ldr.w	pc, [sp], #4
  4020b2:	bf00      	nop
  4020b4:	40018000 	.word	0x40018000
  4020b8:	004008a1 	.word	0x004008a1

004020bc <MPU9150_INT>:
}

#endif

void MPU9150_INT(void)
{	
  4020bc:	b5f0      	push	{r4, r5, r6, r7, lr}
  4020be:	b087      	sub	sp, #28
	MPU9150_Queue Data_Queue_MPU;
	//MPU9150_Buffer XYZ;
	
	signed portBASE_TYPE xHigherPriorityTaskWoken;
	xHigherPriorityTaskWoken=pdTRUE;	//peruen se dokon cel= pdFalse
  4020c0:	2401      	movs	r4, #1
  4020c2:	9400      	str	r4, [sp, #0]
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4020c4:	4d0f      	ldr	r5, [pc, #60]	; (402104 <MPU9150_INT+0x48>)
  4020c6:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
  4020ca:	632e      	str	r6, [r5, #48]	; 0x30
 //	MPU9150_getMotion66(GL_XYZ.MPU_FIFO,offset);
	//MPU6050_I2C_BufferRead(MPU6050_DEFAULT_ADDRESS,GL_XYZ.MPU_FIFO,MPU6050_RA_ACCEL_XOUT_H, 14);
	
	ioport_set_pin_level(PERIODE_PIN,true);
	//ioport_set_pin_level(PERIODE_PIN,false);
	MPU6050_I2C_BufferRead(MPU6050_DEFAULT_ADDRESS,Data_Queue_MPU.MPU_FIFO,MPU6050_RA_ACCEL_XOUT_H, 14);
  4020cc:	2068      	movs	r0, #104	; 0x68
  4020ce:	a901      	add	r1, sp, #4
  4020d0:	223b      	movs	r2, #59	; 0x3b
  4020d2:	230e      	movs	r3, #14
  4020d4:	4f0c      	ldr	r7, [pc, #48]	; (402108 <MPU9150_INT+0x4c>)
  4020d6:	47b8      	blx	r7
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4020d8:	636e      	str	r6, [r5, #52]	; 0x34
	ioport_set_pin_level(PERIODE_PIN,false);			
							
	//ioport_toggle_pin_level(PERIODE_PIN);
	Data_Queue_MPU.Vycti_data=1;
  4020da:	f88d 4012 	strb.w	r4, [sp, #18]

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  4020de:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  4020e2:	4b0a      	ldr	r3, [pc, #40]	; (40210c <MPU9150_INT+0x50>)
  4020e4:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
	NVIC_ClearPendingIRQ(PIOB_IRQn);	
  // 	while(xQueueSendToBackFromISR(Queue_Senzor_Task,&GL_XYZ,&xHigherPriorityTaskWoken)!=pdTRUE); //ekm dokud se data neodelou do fronty
	xQueueSendToBackFromISR(Queue_Senzor_Task,&Data_Queue_MPU,&xHigherPriorityTaskWoken);
  4020e8:	4b09      	ldr	r3, [pc, #36]	; (402110 <MPU9150_INT+0x54>)
  4020ea:	6818      	ldr	r0, [r3, #0]
  4020ec:	a901      	add	r1, sp, #4
  4020ee:	466a      	mov	r2, sp
  4020f0:	2300      	movs	r3, #0
  4020f2:	4c08      	ldr	r4, [pc, #32]	; (402114 <MPU9150_INT+0x58>)
  4020f4:	47a0      	blx	r4
   
   if (xHigherPriorityTaskWoken==pdTRUE) portYIELD();
  4020f6:	9b00      	ldr	r3, [sp, #0]
  4020f8:	2b01      	cmp	r3, #1
  4020fa:	d101      	bne.n	402100 <MPU9150_INT+0x44>
  4020fc:	4b06      	ldr	r3, [pc, #24]	; (402118 <MPU9150_INT+0x5c>)
  4020fe:	4798      	blx	r3

}
  402100:	b007      	add	sp, #28
  402102:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402104:	400e0e00 	.word	0x400e0e00
  402108:	00402041 	.word	0x00402041
  40210c:	e000e100 	.word	0xe000e100
  402110:	20019084 	.word	0x20019084
  402114:	00402b21 	.word	0x00402b21
  402118:	004025a1 	.word	0x004025a1

0040211c <INT_init>:

void INT_init(void)
{
  40211c:	b530      	push	{r4, r5, lr}
  40211e:	b083      	sub	sp, #12
	//pmc_enable_periph_clk(ID_PIOB);
	pio_set_input(PIOB, MPU9150_PIN_INT, PIO_PULLUP);
  402120:	4c0d      	ldr	r4, [pc, #52]	; (402158 <INT_init+0x3c>)
  402122:	4620      	mov	r0, r4
  402124:	2120      	movs	r1, #32
  402126:	2201      	movs	r2, #1
  402128:	4b0c      	ldr	r3, [pc, #48]	; (40215c <INT_init+0x40>)
  40212a:	4798      	blx	r3
	
	pio_handler_set(PIOB, ID_PIOB, PIO_PB0, PIO_IT_RISE_EDGE, MPU9150_INT);
  40212c:	4b0c      	ldr	r3, [pc, #48]	; (402160 <INT_init+0x44>)
  40212e:	9300      	str	r3, [sp, #0]
  402130:	4620      	mov	r0, r4
  402132:	210c      	movs	r1, #12
  402134:	2201      	movs	r2, #1
  402136:	2370      	movs	r3, #112	; 0x70
  402138:	4d0a      	ldr	r5, [pc, #40]	; (402164 <INT_init+0x48>)
  40213a:	47a8      	blx	r5
	
	pio_enable_interrupt(PIOB, PIO_PB0);
  40213c:	4620      	mov	r0, r4
  40213e:	2101      	movs	r1, #1
  402140:	4b09      	ldr	r3, [pc, #36]	; (402168 <INT_init+0x4c>)
  402142:	4798      	blx	r3
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  402144:	4b09      	ldr	r3, [pc, #36]	; (40216c <INT_init+0x50>)
  402146:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  40214a:	601a      	str	r2, [r3, #0]
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  40214c:	22a0      	movs	r2, #160	; 0xa0
  40214e:	f883 230c 	strb.w	r2, [r3, #780]	; 0x30c
	
	NVIC_EnableIRQ(PIOB_IRQn);
	NVIC_SetPriority(PIOB_IRQn,configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY);
}
  402152:	b003      	add	sp, #12
  402154:	bd30      	pop	{r4, r5, pc}
  402156:	bf00      	nop
  402158:	400e1000 	.word	0x400e1000
  40215c:	00403c41 	.word	0x00403c41
  402160:	004020bd 	.word	0x004020bd
  402164:	00403e69 	.word	0x00403e69
  402168:	00403ccd 	.word	0x00403ccd
  40216c:	e000e100 	.word	0xe000e100

00402170 <Akce_Angle>:

}


void Akce_Angle(short a_x, short a_y, short a_z,EulerAngles *uhly)
{
  402170:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402174:	b083      	sub	sp, #12
  402176:	461f      	mov	r7, r3
	double		Temp2 = 0;
	double       Temp3 = 0;
	
	
	
	Suma1+=a_x;
  402178:	4b3b      	ldr	r3, [pc, #236]	; (402268 <Akce_Angle+0xf8>)
  40217a:	681c      	ldr	r4, [r3, #0]
  40217c:	4404      	add	r4, r0
	pole1[counter]=a_x;
  40217e:	4b3b      	ldr	r3, [pc, #236]	; (40226c <Akce_Angle+0xfc>)
  402180:	681d      	ldr	r5, [r3, #0]
  402182:	4b3b      	ldr	r3, [pc, #236]	; (402270 <Akce_Angle+0x100>)
  402184:	f823 0015 	strh.w	r0, [r3, r5, lsl #1]
	Suma2+=a_y;
  402188:	4b3a      	ldr	r3, [pc, #232]	; (402274 <Akce_Angle+0x104>)
  40218a:	681e      	ldr	r6, [r3, #0]
  40218c:	440e      	add	r6, r1
	pole2[counter]=a_y;
  40218e:	4b3a      	ldr	r3, [pc, #232]	; (402278 <Akce_Angle+0x108>)
  402190:	f823 1015 	strh.w	r1, [r3, r5, lsl #1]
	Suma3+=a_z;
  402194:	4b39      	ldr	r3, [pc, #228]	; (40227c <Akce_Angle+0x10c>)
  402196:	681b      	ldr	r3, [r3, #0]
  402198:	4413      	add	r3, r2
	pole3[counter]=a_z;
  40219a:	4939      	ldr	r1, [pc, #228]	; (402280 <Akce_Angle+0x110>)
  40219c:	f821 2015 	strh.w	r2, [r1, r5, lsl #1]
	counter++;
  4021a0:	3501      	adds	r5, #1

	if (counter==AAA) counter=0;
  4021a2:	2d19      	cmp	r5, #25
  4021a4:	d002      	beq.n	4021ac <Akce_Angle+0x3c>
	pole1[counter]=a_x;
	Suma2+=a_y;
	pole2[counter]=a_y;
	Suma3+=a_z;
	pole3[counter]=a_z;
	counter++;
  4021a6:	4a31      	ldr	r2, [pc, #196]	; (40226c <Akce_Angle+0xfc>)
  4021a8:	6015      	str	r5, [r2, #0]
  4021aa:	e002      	b.n	4021b2 <Akce_Angle+0x42>

	if (counter==AAA) counter=0;
  4021ac:	2100      	movs	r1, #0
  4021ae:	4a2f      	ldr	r2, [pc, #188]	; (40226c <Akce_Angle+0xfc>)
  4021b0:	6011      	str	r1, [r2, #0]

	Suma1-=pole1[counter];
  4021b2:	4a2e      	ldr	r2, [pc, #184]	; (40226c <Akce_Angle+0xfc>)
  4021b4:	6812      	ldr	r2, [r2, #0]
  4021b6:	492e      	ldr	r1, [pc, #184]	; (402270 <Akce_Angle+0x100>)
  4021b8:	f931 0012 	ldrsh.w	r0, [r1, r2, lsl #1]
  4021bc:	1a24      	subs	r4, r4, r0
  4021be:	492a      	ldr	r1, [pc, #168]	; (402268 <Akce_Angle+0xf8>)
  4021c0:	600c      	str	r4, [r1, #0]
	Temp1=(Suma1/AAA);
	Suma2-=pole2[counter];
  4021c2:	492d      	ldr	r1, [pc, #180]	; (402278 <Akce_Angle+0x108>)
  4021c4:	f931 8012 	ldrsh.w	r8, [r1, r2, lsl #1]
  4021c8:	ebc8 0806 	rsb	r8, r8, r6
  4021cc:	4929      	ldr	r1, [pc, #164]	; (402274 <Akce_Angle+0x104>)
  4021ce:	f8c1 8000 	str.w	r8, [r1]
	Temp2=(Suma2/AAA);
	Suma3-=pole3[counter];
  4021d2:	492b      	ldr	r1, [pc, #172]	; (402280 <Akce_Angle+0x110>)
  4021d4:	f931 0012 	ldrsh.w	r0, [r1, r2, lsl #1]
  4021d8:	1a1b      	subs	r3, r3, r0
  4021da:	4a28      	ldr	r2, [pc, #160]	; (40227c <Akce_Angle+0x10c>)
  4021dc:	6013      	str	r3, [r2, #0]
	Temp3=(Suma3/AAA);
  4021de:	4d29      	ldr	r5, [pc, #164]	; (402284 <Akce_Angle+0x114>)
  4021e0:	fb85 2003 	smull	r2, r0, r5, r3
  4021e4:	17db      	asrs	r3, r3, #31
  4021e6:	4e28      	ldr	r6, [pc, #160]	; (402288 <Akce_Angle+0x118>)
  4021e8:	ebc3 00e0 	rsb	r0, r3, r0, asr #3
  4021ec:	47b0      	blx	r6
  4021ee:	4682      	mov	sl, r0
  4021f0:	468b      	mov	fp, r1
	if (counter==AAA) counter=0;

	Suma1-=pole1[counter];
	Temp1=(Suma1/AAA);
	Suma2-=pole2[counter];
	Temp2=(Suma2/AAA);
  4021f2:	fb85 3008 	smull	r3, r0, r5, r8
  4021f6:	ea4f 78e8 	mov.w	r8, r8, asr #31
  4021fa:	ebc8 00e0 	rsb	r0, r8, r0, asr #3
  4021fe:	47b0      	blx	r6
	Suma3-=pole3[counter];
	Temp3=(Suma3/AAA);
	
	uhly->pitch=(float)((atan2((double)Temp2,(double)Temp3)*(180)/3.141f));
  402200:	e9cd ab00 	strd	sl, fp, [sp]
  402204:	4652      	mov	r2, sl
  402206:	465b      	mov	r3, fp
  402208:	f8df b084 	ldr.w	fp, [pc, #132]	; 402290 <Akce_Angle+0x120>
  40220c:	47d8      	blx	fp
  40220e:	f8df a084 	ldr.w	sl, [pc, #132]	; 402294 <Akce_Angle+0x124>
  402212:	2200      	movs	r2, #0
  402214:	4b1d      	ldr	r3, [pc, #116]	; (40228c <Akce_Angle+0x11c>)
  402216:	47d0      	blx	sl
  402218:	f8df 907c 	ldr.w	r9, [pc, #124]	; 402298 <Akce_Angle+0x128>
  40221c:	a310      	add	r3, pc, #64	; (adr r3, 402260 <Akce_Angle+0xf0>)
  40221e:	e9d3 2300 	ldrd	r2, r3, [r3]
  402222:	47c8      	blx	r9
  402224:	f8df 8074 	ldr.w	r8, [pc, #116]	; 40229c <Akce_Angle+0x12c>
  402228:	47c0      	blx	r8
  40222a:	6078      	str	r0, [r7, #4]
	counter++;

	if (counter==AAA) counter=0;

	Suma1-=pole1[counter];
	Temp1=(Suma1/AAA);
  40222c:	fb85 3004 	smull	r3, r0, r5, r4
  402230:	17e4      	asrs	r4, r4, #31
  402232:	ebc4 00e0 	rsb	r0, r4, r0, asr #3
  402236:	47b0      	blx	r6
// 	if (Alfa1<-90) Alfa1=-90;
	
	
	//uhly->pitch=(float)(Alfa1);
	
	uhly->roll=(float)((-atan2((double)Temp1,(double)Temp3)*(180)/3.141f));
  402238:	e9dd 2300 	ldrd	r2, r3, [sp]
  40223c:	47d8      	blx	fp
  40223e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
  402242:	4619      	mov	r1, r3
  402244:	2200      	movs	r2, #0
  402246:	4b11      	ldr	r3, [pc, #68]	; (40228c <Akce_Angle+0x11c>)
  402248:	47d0      	blx	sl
  40224a:	a305      	add	r3, pc, #20	; (adr r3, 402260 <Akce_Angle+0xf0>)
  40224c:	e9d3 2300 	ldrd	r2, r3, [r3]
  402250:	47c8      	blx	r9
  402252:	47c0      	blx	r8
  402254:	6038      	str	r0, [r7, #0]
	
	//uhly->pitch=(float)(Alfa2);
	
	
	
}
  402256:	b003      	add	sp, #12
  402258:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40225c:	f3af 8000 	nop.w
  402260:	a0000000 	.word	0xa0000000
  402264:	400920c4 	.word	0x400920c4
  402268:	2000065c 	.word	0x2000065c
  40226c:	20000640 	.word	0x20000640
  402270:	20000694 	.word	0x20000694
  402274:	20000608 	.word	0x20000608
  402278:	2000060c 	.word	0x2000060c
  40227c:	20000650 	.word	0x20000650
  402280:	20000660 	.word	0x20000660
  402284:	51eb851f 	.word	0x51eb851f
  402288:	00404c11 	.word	0x00404c11
  40228c:	40668000 	.word	0x40668000
  402290:	00404471 	.word	0x00404471
  402294:	00404cdd 	.word	0x00404cdd
  402298:	00404f31 	.word	0x00404f31
  40229c:	00405251 	.word	0x00405251

004022a0 <Senzor_Task>:



void Senzor_Task(void *pvParameters)
{	
  4022a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4022a4:	b0ad      	sub	sp, #180	; 0xb4
 	short MagXYZ[3];
	short AccXYZ[3];
	
	float dt=0;
	uint8_t data[2];
	uhel[0]=0;	
  4022a6:	4b6c      	ldr	r3, [pc, #432]	; (402458 <Senzor_Task+0x1b8>)
  4022a8:	2200      	movs	r2, #0
  4022aa:	601a      	str	r2, [r3, #0]
	uhel[1]=0;
  4022ac:	605a      	str	r2, [r3, #4]
	uhel[2]=0;
  4022ae:	609a      	str	r2, [r3, #8]
 	
 	//pwm_channel_enable(PWM, PWM_CHANNEL_0);
	//PWM_ENA=3;
 	
	
	taskENTER_CRITICAL();
  4022b0:	4b6a      	ldr	r3, [pc, #424]	; (40245c <Senzor_Task+0x1bc>)
  4022b2:	4798      	blx	r3
	twi_init();
  4022b4:	4b6a      	ldr	r3, [pc, #424]	; (402460 <Senzor_Task+0x1c0>)
  4022b6:	4798      	blx	r3
	MPU6050_Initialize();
  4022b8:	4b6a      	ldr	r3, [pc, #424]	; (402464 <Senzor_Task+0x1c4>)
  4022ba:	4798      	blx	r3
	taskEXIT_CRITICAL();
  4022bc:	4b6a      	ldr	r3, [pc, #424]	; (402468 <Senzor_Task+0x1c8>)
  4022be:	4798      	blx	r3
	CurrentTime=xTaskGetTickCount();
	LastTime=xTaskGetTickCount();
#elif ((RAW_INT_MPU9150==1))

		//MPU9150_Gyro_Tempr_Bias_no_fifo(offset);
		INT_init();
  4022c0:	4b6a      	ldr	r3, [pc, #424]	; (40246c <Senzor_Task+0x1cc>)
  4022c2:	4798      	blx	r3
		CurrentTime=xTaskGetTickCount();
  4022c4:	4c6a      	ldr	r4, [pc, #424]	; (402470 <Senzor_Task+0x1d0>)
  4022c6:	47a0      	blx	r4
		LastTime=xTaskGetTickCount();  
  4022c8:	47a0      	blx	r4
		LastTime=xTaskGetTickCount();
#else
# error "Please specify Way to get a datta from MPU9150"
#endif
		
		offset[0]=-44;
  4022ca:	4b6a      	ldr	r3, [pc, #424]	; (402474 <Senzor_Task+0x1d4>)
  4022cc:	f64f 72d4 	movw	r2, #65492	; 0xffd4
  4022d0:	801a      	strh	r2, [r3, #0]
		offset[1]=-13;
  4022d2:	f64f 72f3 	movw	r2, #65523	; 0xfff3
  4022d6:	805a      	strh	r2, [r3, #2]
		offset[2]=22;
  4022d8:	2216      	movs	r2, #22
  4022da:	809a      	strh	r2, [r3, #4]
			Semtech.Buffer[2]=(uint8_t) temp[1];
			Semtech.Buffer[3]=(uint8_t) (temp[1]>>8);
			Semtech.Buffer[4]=(uint8_t) temp[2];
			Semtech.Buffer[5]=(uint8_t)( temp[2]>>8);
			Semtech.Buffer[6]=(uint8_t) temp[3];
			Semtech.Buffer[7]=(uint8_t)( temp[3]>>8);
  4022dc:	2400      	movs	r4, #0
		uhel[1]+=(float)f_temp[1];
		uhel[2]+=(float)f_temp[2];
				 			
#elif ((RAW_INT_MPU9150==1))		
		 
		if(xQueueReceive(Queue_Senzor_Task,&Senzor,portMAX_DELAY)==pdPASS)
  4022de:	f8df a1c0 	ldr.w	sl, [pc, #448]	; 4024a0 <Senzor_Task+0x200>
  4022e2:	f8df b1c0 	ldr.w	fp, [pc, #448]	; 4024a4 <Senzor_Task+0x204>
  4022e6:	f8da 0000 	ldr.w	r0, [sl]
  4022ea:	a927      	add	r1, sp, #156	; 0x9c
  4022ec:	f04f 32ff 	mov.w	r2, #4294967295
  4022f0:	2300      	movs	r3, #0
  4022f2:	47d8      	blx	fp
  4022f4:	2801      	cmp	r0, #1
  4022f6:	d16e      	bne.n	4023d6 <Senzor_Task+0x136>
		{	
			if (Senzor.Vycti_data==1)
  4022f8:	f89d 30aa 	ldrb.w	r3, [sp, #170]	; 0xaa
  4022fc:	2b01      	cmp	r3, #1
  4022fe:	d16a      	bne.n	4023d6 <Senzor_Task+0x136>

				AccXYZ[0]=(((short)(Senzor.MPU_FIFO[0]) << 8 ) | Senzor.MPU_FIFO[1]);
				AccXYZ[1]=(((short)(Senzor.MPU_FIFO[2]) << 8 ) | Senzor.MPU_FIFO[3]);
				AccXYZ[2]=(((short)(Senzor.MPU_FIFO[4]) << 8 ) | Senzor.MPU_FIFO[5]);
				
				GyroXYZ[0]=(((short)(Senzor.MPU_FIFO[8]) << 8 ) | Senzor.MPU_FIFO[9])-offset[0];
  402300:	495c      	ldr	r1, [pc, #368]	; (402474 <Senzor_Task+0x1d4>)
  402302:	880d      	ldrh	r5, [r1, #0]
  402304:	f89d 20a4 	ldrb.w	r2, [sp, #164]	; 0xa4
  402308:	f89d 30a5 	ldrb.w	r3, [sp, #165]	; 0xa5
  40230c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  402310:	1b5d      	subs	r5, r3, r5
  402312:	b2ad      	uxth	r5, r5
				GyroXYZ[1]=(((short)(Senzor.MPU_FIFO[10]) << 8 ) | Senzor.MPU_FIFO[11])-offset[1];
  402314:	8848      	ldrh	r0, [r1, #2]
  402316:	f89d 30a6 	ldrb.w	r3, [sp, #166]	; 0xa6
  40231a:	f89d 20a7 	ldrb.w	r2, [sp, #167]	; 0xa7
  40231e:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
  402322:	1a1b      	subs	r3, r3, r0
  402324:	b29b      	uxth	r3, r3
  402326:	9300      	str	r3, [sp, #0]
				GyroXYZ[2]=(((short)(Senzor.MPU_FIFO[12]) << 8 ) | Senzor.MPU_FIFO[13])-offset[2];
  402328:	8889      	ldrh	r1, [r1, #4]
  40232a:	f89d 30a8 	ldrb.w	r3, [sp, #168]	; 0xa8
  40232e:	f89d 20a9 	ldrb.w	r2, [sp, #169]	; 0xa9
  402332:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
  402336:	1a5b      	subs	r3, r3, r1
  402338:	fa1f f983 	uxth.w	r9, r3
			{
				
				
				//MPU6050_I2C_BufferRead(MPU6050_DEFAULT_ADDRESS,XYZ.MPU_FIFO,MPU6050_RA_ACCEL_XOUT_H, 14);

				AccXYZ[0]=(((short)(Senzor.MPU_FIFO[0]) << 8 ) | Senzor.MPU_FIFO[1]);
  40233c:	f89d 009c 	ldrb.w	r0, [sp, #156]	; 0x9c
  402340:	f89d 309d 	ldrb.w	r3, [sp, #157]	; 0x9d
  402344:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
				AccXYZ[1]=(((short)(Senzor.MPU_FIFO[2]) << 8 ) | Senzor.MPU_FIFO[3]);
  402348:	f89d 109e 	ldrb.w	r1, [sp, #158]	; 0x9e
  40234c:	f89d 309f 	ldrb.w	r3, [sp, #159]	; 0x9f
  402350:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
				AccXYZ[2]=(((short)(Senzor.MPU_FIFO[4]) << 8 ) | Senzor.MPU_FIFO[5]);
  402354:	f89d 20a0 	ldrb.w	r2, [sp, #160]	; 0xa0
  402358:	f89d 30a1 	ldrb.w	r3, [sp, #161]	; 0xa1
  40235c:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
				GyroXYZ[0]=(((short)(Senzor.MPU_FIFO[8]) << 8 ) | Senzor.MPU_FIFO[9])-offset[0];
				GyroXYZ[1]=(((short)(Senzor.MPU_FIFO[10]) << 8 ) | Senzor.MPU_FIFO[11])-offset[1];
				GyroXYZ[2]=(((short)(Senzor.MPU_FIFO[12]) << 8 ) | Senzor.MPU_FIFO[13])-offset[2];
				
								
				Akce_Angle(AccXYZ[0],AccXYZ[1],AccXYZ[2],&Angles_A);
  402360:	b200      	sxth	r0, r0
  402362:	b209      	sxth	r1, r1
  402364:	b212      	sxth	r2, r2
  402366:	ab03      	add	r3, sp, #12
  402368:	4e43      	ldr	r6, [pc, #268]	; (402478 <Senzor_Task+0x1d8>)
  40236a:	47b0      	blx	r6
// 				LastTime=CurrentTime;
// 				CurrentTime=xTaskGetTickCount();
// 				dt=(double)((CurrentTime-LastTime)/1000);
				dt=0.001;
				uhel[0] =CONST_FILTER*(uhel[0]+(float)(GyroXYZ[0]*0.06103515f*dt)) + (1-CONST_FILTER)*Angles_A.pitch;
  40236c:	4e3a      	ldr	r6, [pc, #232]	; (402458 <Senzor_Task+0x1b8>)
  40236e:	f8df 8138 	ldr.w	r8, [pc, #312]	; 4024a8 <Senzor_Task+0x208>
  402372:	b228      	sxth	r0, r5
  402374:	47c0      	blx	r8
  402376:	4d41      	ldr	r5, [pc, #260]	; (40247c <Senzor_Task+0x1dc>)
  402378:	4941      	ldr	r1, [pc, #260]	; (402480 <Senzor_Task+0x1e0>)
  40237a:	47a8      	blx	r5
  40237c:	4941      	ldr	r1, [pc, #260]	; (402484 <Senzor_Task+0x1e4>)
  40237e:	47a8      	blx	r5
  402380:	4f41      	ldr	r7, [pc, #260]	; (402488 <Senzor_Task+0x1e8>)
  402382:	6831      	ldr	r1, [r6, #0]
  402384:	47b8      	blx	r7
  402386:	4941      	ldr	r1, [pc, #260]	; (40248c <Senzor_Task+0x1ec>)
  402388:	47a8      	blx	r5
  40238a:	9001      	str	r0, [sp, #4]
  40238c:	9804      	ldr	r0, [sp, #16]
  40238e:	4940      	ldr	r1, [pc, #256]	; (402490 <Senzor_Task+0x1f0>)
  402390:	47a8      	blx	r5
  402392:	4601      	mov	r1, r0
  402394:	9801      	ldr	r0, [sp, #4]
  402396:	47b8      	blx	r7
  402398:	6030      	str	r0, [r6, #0]
				uhel[1] =CONST_FILTER*(uhel[1]+(float)(GyroXYZ[1]*0.06103515f*dt)) + (1-CONST_FILTER)*Angles_A.roll;
  40239a:	f9bd 0000 	ldrsh.w	r0, [sp]
  40239e:	47c0      	blx	r8
  4023a0:	4937      	ldr	r1, [pc, #220]	; (402480 <Senzor_Task+0x1e0>)
  4023a2:	47a8      	blx	r5
  4023a4:	4937      	ldr	r1, [pc, #220]	; (402484 <Senzor_Task+0x1e4>)
  4023a6:	47a8      	blx	r5
  4023a8:	6871      	ldr	r1, [r6, #4]
  4023aa:	47b8      	blx	r7
  4023ac:	4937      	ldr	r1, [pc, #220]	; (40248c <Senzor_Task+0x1ec>)
  4023ae:	47a8      	blx	r5
  4023b0:	9000      	str	r0, [sp, #0]
  4023b2:	9803      	ldr	r0, [sp, #12]
  4023b4:	4936      	ldr	r1, [pc, #216]	; (402490 <Senzor_Task+0x1f0>)
  4023b6:	47a8      	blx	r5
  4023b8:	4601      	mov	r1, r0
  4023ba:	9800      	ldr	r0, [sp, #0]
  4023bc:	47b8      	blx	r7
  4023be:	6070      	str	r0, [r6, #4]
				uhel[2] +=(float)(GyroXYZ[2]*0.06103515f*dt);
  4023c0:	fa0f f089 	sxth.w	r0, r9
  4023c4:	47c0      	blx	r8
  4023c6:	492e      	ldr	r1, [pc, #184]	; (402480 <Senzor_Task+0x1e0>)
  4023c8:	47a8      	blx	r5
  4023ca:	492e      	ldr	r1, [pc, #184]	; (402484 <Senzor_Task+0x1e4>)
  4023cc:	47a8      	blx	r5
  4023ce:	4601      	mov	r1, r0
  4023d0:	68b0      	ldr	r0, [r6, #8]
  4023d2:	47b8      	blx	r7
  4023d4:	60b0      	str	r0, [r6, #8]

#if (RX_NEW_CMD==1)

#elif (TX_TO_MATLAB==1)
			
			temp[0]=(short)(uhel[0]);
  4023d6:	4d20      	ldr	r5, [pc, #128]	; (402458 <Senzor_Task+0x1b8>)
  4023d8:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 4024ac <Senzor_Task+0x20c>
  4023dc:	6828      	ldr	r0, [r5, #0]
  4023de:	47c0      	blx	r8
  4023e0:	b287      	uxth	r7, r0
			temp[1]=(short)(uhel[1]);
  4023e2:	6868      	ldr	r0, [r5, #4]
  4023e4:	47c0      	blx	r8
  4023e6:	b286      	uxth	r6, r0
			temp[2]=(short)(uhel[2]);
  4023e8:	68a8      	ldr	r0, [r5, #8]
  4023ea:	47c0      	blx	r8
  4023ec:	b280      	uxth	r0, r0
			
			Semtech.Buffer[0]=(uint8_t)temp[0];	//LOW
  4023ee:	f88d 701a 	strb.w	r7, [sp, #26]
			Semtech.Buffer[1]=(uint8_t)(temp[0]>>8);		//HIGH
  4023f2:	f347 2707 	sbfx	r7, r7, #8, #8
  4023f6:	f88d 701b 	strb.w	r7, [sp, #27]
			Semtech.Buffer[2]=(uint8_t) temp[1];
  4023fa:	f88d 601c 	strb.w	r6, [sp, #28]
			Semtech.Buffer[3]=(uint8_t) (temp[1]>>8);
  4023fe:	f346 2607 	sbfx	r6, r6, #8, #8
  402402:	f88d 601d 	strb.w	r6, [sp, #29]
			Semtech.Buffer[4]=(uint8_t) temp[2];
  402406:	f88d 001e 	strb.w	r0, [sp, #30]
			Semtech.Buffer[5]=(uint8_t)( temp[2]>>8);
  40240a:	f340 2007 	sbfx	r0, r0, #8, #8
  40240e:	f88d 001f 	strb.w	r0, [sp, #31]
			Semtech.Buffer[6]=(uint8_t) temp[3];
  402412:	2300      	movs	r3, #0
  402414:	f88d 3020 	strb.w	r3, [sp, #32]
			Semtech.Buffer[7]=(uint8_t)( temp[3]>>8);
  402418:	f88d 4021 	strb.w	r4, [sp, #33]	; 0x21
			
			Semtech.Stat.Data_State=RFLR_STATE_TX_INIT;
  40241c:	2304      	movs	r3, #4
  40241e:	f8ad 3082 	strh.w	r3, [sp, #130]	; 0x82
			Semtech.Stat.Cmd=STAY_IN_STATE;
  402422:	23cb      	movs	r3, #203	; 0xcb
  402424:	f8ad 3080 	strh.w	r3, [sp, #128]	; 0x80
			/* Send data to Matlab */
			if(xQueueSend(Queue_RF_Task,&Semtech,1))	//pdPASS=1-
  402428:	4b1a      	ldr	r3, [pc, #104]	; (402494 <Senzor_Task+0x1f4>)
  40242a:	6818      	ldr	r0, [r3, #0]
  40242c:	a906      	add	r1, sp, #24
  40242e:	2201      	movs	r2, #1
  402430:	2300      	movs	r3, #0
  402432:	4e19      	ldr	r6, [pc, #100]	; (402498 <Senzor_Task+0x1f8>)
  402434:	47b0      	blx	r6
	# error "TX or RX?"
#endif

// 						 
			/* Send new position to motor task */
			Position.pitch=uhel[0];
  402436:	682b      	ldr	r3, [r5, #0]
  402438:	9321      	str	r3, [sp, #132]	; 0x84
			Position.roll=uhel[1];
  40243a:	686b      	ldr	r3, [r5, #4]
  40243c:	9322      	str	r3, [sp, #136]	; 0x88
			Position.yaw=uhel[2];
  40243e:	68ab      	ldr	r3, [r5, #8]
  402440:	9323      	str	r3, [sp, #140]	; 0x8c
				
			Position.type_of_data=FROM_SENZOR;		
  402442:	2302      	movs	r3, #2
  402444:	f88d 3098 	strb.w	r3, [sp, #152]	; 0x98
			if(xQueueSend(Queue_Motor_Task,&Position,1))	//pdPASS=1-
  402448:	4b14      	ldr	r3, [pc, #80]	; (40249c <Senzor_Task+0x1fc>)
  40244a:	6818      	ldr	r0, [r3, #0]
  40244c:	a921      	add	r1, sp, #132	; 0x84
  40244e:	2201      	movs	r2, #1
  402450:	2300      	movs	r3, #0
  402452:	47b0      	blx	r6
  402454:	e747      	b.n	4022e6 <Senzor_Task+0x46>
  402456:	bf00      	nop
  402458:	20000644 	.word	0x20000644
  40245c:	004025c1 	.word	0x004025c1
  402460:	00400a31 	.word	0x00400a31
  402464:	00401f59 	.word	0x00401f59
  402468:	004025e1 	.word	0x004025e1
  40246c:	0040211d 	.word	0x0040211d
  402470:	0040302d 	.word	0x0040302d
  402474:	20000654 	.word	0x20000654
  402478:	00402171 	.word	0x00402171
  40247c:	0040550d 	.word	0x0040550d
  402480:	3d79fffe 	.word	0x3d79fffe
  402484:	3a83126f 	.word	0x3a83126f
  402488:	004052fd 	.word	0x004052fd
  40248c:	3f7f7cee 	.word	0x3f7f7cee
  402490:	3b031200 	.word	0x3b031200
  402494:	20019080 	.word	0x20019080
  402498:	00402a01 	.word	0x00402a01
  40249c:	20019078 	.word	0x20019078
  4024a0:	20019084 	.word	0x20019084
  4024a4:	00402bb1 	.word	0x00402bb1
  4024a8:	00405465 	.word	0x00405465
  4024ac:	00405899 	.word	0x00405899

004024b0 <vListInitialise>:
void vListInitialise( xList *pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
  4024b0:	f100 0308 	add.w	r3, r0, #8
  4024b4:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
  4024b6:	f04f 32ff 	mov.w	r2, #4294967295
  4024ba:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
  4024bc:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
  4024be:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
  4024c0:	2300      	movs	r3, #0
  4024c2:	6003      	str	r3, [r0, #0]
  4024c4:	4770      	bx	lr
  4024c6:	bf00      	nop

004024c8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
  4024c8:	2300      	movs	r3, #0
  4024ca:	6103      	str	r3, [r0, #16]
  4024cc:	4770      	bx	lr
  4024ce:	bf00      	nop

004024d0 <vListInsertEnd>:

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
  4024d0:	6843      	ldr	r3, [r0, #4]

	pxNewListItem->pxNext = pxIndex->pxNext;
  4024d2:	685a      	ldr	r2, [r3, #4]
  4024d4:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
  4024d6:	6842      	ldr	r2, [r0, #4]
  4024d8:	608a      	str	r2, [r1, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
  4024da:	685a      	ldr	r2, [r3, #4]
  4024dc:	6091      	str	r1, [r2, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
  4024de:	6059      	str	r1, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
  4024e0:	6041      	str	r1, [r0, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  4024e2:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  4024e4:	6803      	ldr	r3, [r0, #0]
  4024e6:	3301      	adds	r3, #1
  4024e8:	6003      	str	r3, [r0, #0]
  4024ea:	4770      	bx	lr

004024ec <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( xList *pxList, xListItem *pxNewListItem )
{
  4024ec:	b410      	push	{r4}
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
  4024ee:	680c      	ldr	r4, [r1, #0]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
  4024f0:	f1b4 3fff 	cmp.w	r4, #4294967295
  4024f4:	d101      	bne.n	4024fa <vListInsert+0xe>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
  4024f6:	6903      	ldr	r3, [r0, #16]
  4024f8:	e00a      	b.n	402510 <vListInsert+0x24>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/

		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
  4024fa:	f100 0308 	add.w	r3, r0, #8
  4024fe:	68c2      	ldr	r2, [r0, #12]
  402500:	6812      	ldr	r2, [r2, #0]
  402502:	4294      	cmp	r4, r2
  402504:	d304      	bcc.n	402510 <vListInsert+0x24>
  402506:	685b      	ldr	r3, [r3, #4]
  402508:	685a      	ldr	r2, [r3, #4]
  40250a:	6812      	ldr	r2, [r2, #0]
  40250c:	4294      	cmp	r4, r2
  40250e:	d2fa      	bcs.n	402506 <vListInsert+0x1a>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
  402510:	685a      	ldr	r2, [r3, #4]
  402512:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
  402514:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
  402516:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
  402518:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  40251a:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  40251c:	6803      	ldr	r3, [r0, #0]
  40251e:	3301      	adds	r3, #1
  402520:	6003      	str	r3, [r0, #0]
}
  402522:	f85d 4b04 	ldr.w	r4, [sp], #4
  402526:	4770      	bx	lr

00402528 <uxListRemove>:

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
  402528:	6843      	ldr	r3, [r0, #4]
  40252a:	6882      	ldr	r2, [r0, #8]
  40252c:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
  40252e:	6883      	ldr	r3, [r0, #8]
  402530:	6842      	ldr	r2, [r0, #4]
  402532:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
  402534:	6903      	ldr	r3, [r0, #16]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
  402536:	685a      	ldr	r2, [r3, #4]
  402538:	4282      	cmp	r2, r0
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
  40253a:	bf04      	itt	eq
  40253c:	6882      	ldreq	r2, [r0, #8]
  40253e:	605a      	streq	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
  402540:	2200      	movs	r2, #0
  402542:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
  402544:	681a      	ldr	r2, [r3, #0]
  402546:	3a01      	subs	r2, #1
  402548:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
  40254a:	6818      	ldr	r0, [r3, #0]
}
  40254c:	4770      	bx	lr
  40254e:	bf00      	nop

00402550 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
  402550:	4803      	ldr	r0, [pc, #12]	; (402560 <prvPortStartFirstTask+0x10>)
  402552:	6800      	ldr	r0, [r0, #0]
  402554:	6800      	ldr	r0, [r0, #0]
  402556:	f380 8808 	msr	MSP, r0
  40255a:	b662      	cpsie	i
  40255c:	df00      	svc	0
  40255e:	bf00      	nop
  402560:	e000ed08 	.word	0xe000ed08

00402564 <pxPortInitialiseStack>:
portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
{
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
  402564:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  402568:	f840 3c04 	str.w	r3, [r0, #-4]
	pxTopOfStack--;
	*pxTopOfStack = ( portSTACK_TYPE ) pxCode;	/* PC */
  40256c:	f840 1c08 	str.w	r1, [r0, #-8]
	pxTopOfStack--;
	*pxTopOfStack = 0;	/* LR */
  402570:	2300      	movs	r3, #0
  402572:	f840 3c0c 	str.w	r3, [r0, #-12]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
	*pxTopOfStack = ( portSTACK_TYPE ) pvParameters;	/* R0 */
  402576:	f840 2c20 	str.w	r2, [r0, #-32]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */

	return pxTopOfStack;
}
  40257a:	3840      	subs	r0, #64	; 0x40
  40257c:	4770      	bx	lr
  40257e:	bf00      	nop

00402580 <SVC_Handler>:
/*-----------------------------------------------------------*/

__attribute__ (( naked )) void SVC_Handler( void )
{
	__asm volatile (
  402580:	4b06      	ldr	r3, [pc, #24]	; (40259c <pxCurrentTCBConst2>)
  402582:	6819      	ldr	r1, [r3, #0]
  402584:	6808      	ldr	r0, [r1, #0]
  402586:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40258a:	f380 8809 	msr	PSP, r0
  40258e:	f04f 0000 	mov.w	r0, #0
  402592:	f380 8811 	msr	BASEPRI, r0
  402596:	f04e 0e0d 	orr.w	lr, lr, #13
  40259a:	4770      	bx	lr

0040259c <pxCurrentTCBConst2>:
  40259c:	20018e50 	.word	0x20018e50

004025a0 <vPortYieldFromISR>:
/*-----------------------------------------------------------*/

void vPortYieldFromISR( void )
{
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  4025a0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4025a4:	4b01      	ldr	r3, [pc, #4]	; (4025ac <vPortYieldFromISR+0xc>)
  4025a6:	601a      	str	r2, [r3, #0]
  4025a8:	4770      	bx	lr
  4025aa:	bf00      	nop
  4025ac:	e000ed04 	.word	0xe000ed04

004025b0 <ulPortSetInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile														\
  4025b0:	f3ef 8011 	mrs	r0, BASEPRI
  4025b4:	f04f 01a0 	mov.w	r1, #160	; 0xa0
  4025b8:	f381 8811 	msr	BASEPRI, r1
  4025bc:	4770      	bx	lr
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
}
  4025be:	2000      	movs	r0, #0

004025c0 <vPortEnterCritical>:
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
  4025c0:	b508      	push	{r3, lr}
	portDISABLE_INTERRUPTS();
  4025c2:	4b03      	ldr	r3, [pc, #12]	; (4025d0 <vPortEnterCritical+0x10>)
  4025c4:	4798      	blx	r3
	uxCriticalNesting++;
  4025c6:	4a03      	ldr	r2, [pc, #12]	; (4025d4 <vPortEnterCritical+0x14>)
  4025c8:	6813      	ldr	r3, [r2, #0]
  4025ca:	3301      	adds	r3, #1
  4025cc:	6013      	str	r3, [r2, #0]
  4025ce:	bd08      	pop	{r3, pc}
  4025d0:	004025b1 	.word	0x004025b1
  4025d4:	20000030 	.word	0x20000030

004025d8 <vPortClearInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( unsigned long ulNewMaskValue )
{
	__asm volatile													\
  4025d8:	f380 8811 	msr	BASEPRI, r0
  4025dc:	4770      	bx	lr
  4025de:	bf00      	nop

004025e0 <vPortExitCritical>:
	uxCriticalNesting++;
}
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
  4025e0:	b508      	push	{r3, lr}
	uxCriticalNesting--;
  4025e2:	4a04      	ldr	r2, [pc, #16]	; (4025f4 <vPortExitCritical+0x14>)
  4025e4:	6813      	ldr	r3, [r2, #0]
  4025e6:	3b01      	subs	r3, #1
  4025e8:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
  4025ea:	b913      	cbnz	r3, 4025f2 <vPortExitCritical+0x12>
	{
		portENABLE_INTERRUPTS();
  4025ec:	2000      	movs	r0, #0
  4025ee:	4b02      	ldr	r3, [pc, #8]	; (4025f8 <vPortExitCritical+0x18>)
  4025f0:	4798      	blx	r3
  4025f2:	bd08      	pop	{r3, pc}
  4025f4:	20000030 	.word	0x20000030
  4025f8:	004025d9 	.word	0x004025d9

004025fc <PendSV_Handler>:

__attribute__(( naked )) void PendSV_Handler( void )
{
	/* This is a naked function. */

	__asm volatile
  4025fc:	f3ef 8009 	mrs	r0, PSP
  402600:	4b0c      	ldr	r3, [pc, #48]	; (402634 <pxCurrentTCBConst>)
  402602:	681a      	ldr	r2, [r3, #0]
  402604:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
  402608:	6010      	str	r0, [r2, #0]
  40260a:	e92d 4008 	stmdb	sp!, {r3, lr}
  40260e:	f04f 00a0 	mov.w	r0, #160	; 0xa0
  402612:	f380 8811 	msr	BASEPRI, r0
  402616:	f000 fe95 	bl	403344 <vTaskSwitchContext>
  40261a:	f04f 0000 	mov.w	r0, #0
  40261e:	f380 8811 	msr	BASEPRI, r0
  402622:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  402626:	6819      	ldr	r1, [r3, #0]
  402628:	6808      	ldr	r0, [r1, #0]
  40262a:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40262e:	f380 8809 	msr	PSP, r0
  402632:	4770      	bx	lr

00402634 <pxCurrentTCBConst>:
  402634:	20018e50 	.word	0x20018e50

00402638 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void SysTick_Handler( void )
{
  402638:	b508      	push	{r3, lr}
	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  40263a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40263e:	4b05      	ldr	r3, [pc, #20]	; (402654 <SysTick_Handler+0x1c>)
  402640:	601a      	str	r2, [r3, #0]
	to generate the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
		portNVIC_SYSTICK_LOAD_REG = ulTimerReloadValueForOneTick;
	#endif

	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
  402642:	4b05      	ldr	r3, [pc, #20]	; (402658 <SysTick_Handler+0x20>)
  402644:	4798      	blx	r3
	{
		vTaskIncrementTick();
  402646:	4b05      	ldr	r3, [pc, #20]	; (40265c <SysTick_Handler+0x24>)
  402648:	4798      	blx	r3
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
  40264a:	2000      	movs	r0, #0
  40264c:	4b04      	ldr	r3, [pc, #16]	; (402660 <SysTick_Handler+0x28>)
  40264e:	4798      	blx	r3
  402650:	bd08      	pop	{r3, pc}
  402652:	bf00      	nop
  402654:	e000ed04 	.word	0xe000ed04
  402658:	004025b1 	.word	0x004025b1
  40265c:	0040304d 	.word	0x0040304d
  402660:	004025d9 	.word	0x004025d9

00402664 <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = 45UL / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;;
  402664:	4a03      	ldr	r2, [pc, #12]	; (402674 <vPortSetupTimerInterrupt+0x10>)
  402666:	4b04      	ldr	r3, [pc, #16]	; (402678 <vPortSetupTimerInterrupt+0x14>)
  402668:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
  40266a:	2207      	movs	r2, #7
  40266c:	3b04      	subs	r3, #4
  40266e:	601a      	str	r2, [r3, #0]
  402670:	4770      	bx	lr
  402672:	bf00      	nop
  402674:	0001d4bf 	.word	0x0001d4bf
  402678:	e000e014 	.word	0xe000e014

0040267c <xPortStartScheduler>:

/*
 * See header file for description.
 */
portBASE_TYPE xPortStartScheduler( void )
{
  40267c:	b510      	push	{r4, lr}
	/* configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0.
	See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
  40267e:	4b09      	ldr	r3, [pc, #36]	; (4026a4 <xPortStartScheduler+0x28>)
  402680:	681a      	ldr	r2, [r3, #0]
  402682:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
  402686:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
  402688:	681a      	ldr	r2, [r3, #0]
  40268a:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
  40268e:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
  402690:	4b05      	ldr	r3, [pc, #20]	; (4026a8 <xPortStartScheduler+0x2c>)
  402692:	4798      	blx	r3

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
  402694:	2400      	movs	r4, #0
  402696:	4b05      	ldr	r3, [pc, #20]	; (4026ac <xPortStartScheduler+0x30>)
  402698:	601c      	str	r4, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
  40269a:	4b05      	ldr	r3, [pc, #20]	; (4026b0 <xPortStartScheduler+0x34>)
  40269c:	4798      	blx	r3

	/* Should not get here! */
	return 0;
}
  40269e:	4620      	mov	r0, r4
  4026a0:	bd10      	pop	{r4, pc}
  4026a2:	bf00      	nop
  4026a4:	e000ed20 	.word	0xe000ed20
  4026a8:	00402665 	.word	0x00402665
  4026ac:	20000030 	.word	0x20000030
  4026b0:	00402551 	.word	0x00402551

004026b4 <prvInsertBlockIntoFreeList>:
xBlockLink *pxIterator;
unsigned char *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
  4026b4:	4a13      	ldr	r2, [pc, #76]	; (402704 <prvInsertBlockIntoFreeList+0x50>)
  4026b6:	e000      	b.n	4026ba <prvInsertBlockIntoFreeList+0x6>
  4026b8:	461a      	mov	r2, r3
  4026ba:	6813      	ldr	r3, [r2, #0]
  4026bc:	4283      	cmp	r3, r0
  4026be:	d3fb      	bcc.n	4026b8 <prvInsertBlockIntoFreeList+0x4>
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
  4026c0:	b430      	push	{r4, r5}
  4026c2:	4611      	mov	r1, r2
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */	
	puc = ( unsigned char * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
  4026c4:	6854      	ldr	r4, [r2, #4]
  4026c6:	1915      	adds	r5, r2, r4
  4026c8:	4285      	cmp	r5, r0
  4026ca:	d103      	bne.n	4026d4 <prvInsertBlockIntoFreeList+0x20>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
  4026cc:	6868      	ldr	r0, [r5, #4]
  4026ce:	4404      	add	r4, r0
  4026d0:	6054      	str	r4, [r2, #4]
  4026d2:	4610      	mov	r0, r2
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( unsigned char * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
  4026d4:	6842      	ldr	r2, [r0, #4]
  4026d6:	1884      	adds	r4, r0, r2
  4026d8:	429c      	cmp	r4, r3
  4026da:	d10c      	bne.n	4026f6 <prvInsertBlockIntoFreeList+0x42>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
  4026dc:	4b0a      	ldr	r3, [pc, #40]	; (402708 <prvInsertBlockIntoFreeList+0x54>)
  4026de:	681b      	ldr	r3, [r3, #0]
  4026e0:	429c      	cmp	r4, r3
  4026e2:	d006      	beq.n	4026f2 <prvInsertBlockIntoFreeList+0x3e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
  4026e4:	6863      	ldr	r3, [r4, #4]
  4026e6:	441a      	add	r2, r3
  4026e8:	6042      	str	r2, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
  4026ea:	680b      	ldr	r3, [r1, #0]
  4026ec:	681b      	ldr	r3, [r3, #0]
  4026ee:	6003      	str	r3, [r0, #0]
  4026f0:	e002      	b.n	4026f8 <prvInsertBlockIntoFreeList+0x44>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
  4026f2:	6004      	str	r4, [r0, #0]
  4026f4:	e000      	b.n	4026f8 <prvInsertBlockIntoFreeList+0x44>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;		
  4026f6:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
  4026f8:	4281      	cmp	r1, r0
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
  4026fa:	bf18      	it	ne
  4026fc:	6008      	strne	r0, [r1, #0]
	}
}
  4026fe:	bc30      	pop	{r4, r5}
  402700:	4770      	bx	lr
  402702:	bf00      	nop
  402704:	20018d6c 	.word	0x20018d6c
  402708:	20018d68 	.word	0x20018d68

0040270c <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
  40270c:	b538      	push	{r3, r4, r5, lr}
  40270e:	4604      	mov	r4, r0
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;

	vTaskSuspendAll();
  402710:	4b29      	ldr	r3, [pc, #164]	; (4027b8 <pvPortMalloc+0xac>)
  402712:	4798      	blx	r3
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
  402714:	4b29      	ldr	r3, [pc, #164]	; (4027bc <pvPortMalloc+0xb0>)
  402716:	681b      	ldr	r3, [r3, #0]
  402718:	b9ab      	cbnz	r3, 402746 <pvPortMalloc+0x3a>
	/* Ensure the start of the heap is aligned. */
	configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
  40271a:	4a29      	ldr	r2, [pc, #164]	; (4027c0 <pvPortMalloc+0xb4>)
  40271c:	4b29      	ldr	r3, [pc, #164]	; (4027c4 <pvPortMalloc+0xb8>)
  40271e:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
  402720:	2100      	movs	r1, #0
  402722:	6051      	str	r1, [r2, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
	pucHeapEnd -= heapSTRUCT_SIZE;
	pxEnd = ( void * ) pucHeapEnd;
  402724:	f503 32c3 	add.w	r2, r3, #99840	; 0x18600
  402728:	f102 0090 	add.w	r0, r2, #144	; 0x90
  40272c:	4d23      	ldr	r5, [pc, #140]	; (4027bc <pvPortMalloc+0xb0>)
  40272e:	6028      	str	r0, [r5, #0]
	configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
	pxEnd->xBlockSize = 0;
  402730:	f8c2 1094 	str.w	r1, [r2, #148]	; 0x94
	pxEnd->pxNextFreeBlock = NULL;
  402734:	f8c2 1090 	str.w	r1, [r2, #144]	; 0x90

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
	pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
  402738:	4a23      	ldr	r2, [pc, #140]	; (4027c8 <pvPortMalloc+0xbc>)
  40273a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
  40273c:	6018      	str	r0, [r3, #0]

	/* The heap now contains pxEnd. */
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
  40273e:	4a23      	ldr	r2, [pc, #140]	; (4027cc <pvPortMalloc+0xc0>)
  402740:	6813      	ldr	r3, [r2, #0]
  402742:	3b10      	subs	r3, #16
  402744:	6013      	str	r3, [r2, #0]
			prvHeapInit();
		}

		/* The wanted size is increased so it can contain a xBlockLink
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
  402746:	2c00      	cmp	r4, #0
  402748:	d02d      	beq.n	4027a6 <pvPortMalloc+0x9a>
		{
			xWantedSize += heapSTRUCT_SIZE;
  40274a:	f104 0210 	add.w	r2, r4, #16

			/* Ensure that blocks are always aligned to the required number of 
			bytes. */
			if( xWantedSize & portBYTE_ALIGNMENT_MASK )
  40274e:	f012 0f07 	tst.w	r2, #7
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
  402752:	bf1c      	itt	ne
  402754:	f022 0207 	bicne.w	r2, r2, #7
  402758:	3208      	addne	r2, #8
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
  40275a:	1e51      	subs	r1, r2, #1
  40275c:	4b1c      	ldr	r3, [pc, #112]	; (4027d0 <pvPortMalloc+0xc4>)
  40275e:	4299      	cmp	r1, r3
  402760:	d823      	bhi.n	4027aa <pvPortMalloc+0x9e>
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
  402762:	4917      	ldr	r1, [pc, #92]	; (4027c0 <pvPortMalloc+0xb4>)
  402764:	680c      	ldr	r4, [r1, #0]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
  402766:	e001      	b.n	40276c <pvPortMalloc+0x60>
  402768:	4621      	mov	r1, r4
			{
				pxPreviousBlock = pxBlock;
				pxBlock = pxBlock->pxNextFreeBlock;
  40276a:	461c      	mov	r4, r3
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
  40276c:	6863      	ldr	r3, [r4, #4]
  40276e:	429a      	cmp	r2, r3
  402770:	d902      	bls.n	402778 <pvPortMalloc+0x6c>
  402772:	6823      	ldr	r3, [r4, #0]
  402774:	2b00      	cmp	r3, #0
  402776:	d1f7      	bne.n	402768 <pvPortMalloc+0x5c>
				pxBlock = pxBlock->pxNextFreeBlock;
			}

			/* If the end marker was reached then a block of adequate size was
			not found. */
			if( pxBlock != pxEnd )
  402778:	4b10      	ldr	r3, [pc, #64]	; (4027bc <pvPortMalloc+0xb0>)
  40277a:	681b      	ldr	r3, [r3, #0]
  40277c:	429c      	cmp	r4, r3
  40277e:	d016      	beq.n	4027ae <pvPortMalloc+0xa2>
			{
				/* Return the memory space - jumping over the xBlockLink structure
				at its start. */
				pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
  402780:	680d      	ldr	r5, [r1, #0]
  402782:	3510      	adds	r5, #16

				/* This block is being returned for use so must be taken out of
				the	list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
  402784:	6823      	ldr	r3, [r4, #0]
  402786:	600b      	str	r3, [r1, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
  402788:	6863      	ldr	r3, [r4, #4]
  40278a:	1a9b      	subs	r3, r3, r2
  40278c:	2b20      	cmp	r3, #32
  40278e:	d904      	bls.n	40279a <pvPortMalloc+0x8e>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
  402790:	18a0      	adds	r0, r4, r2

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
  402792:	6043      	str	r3, [r0, #4]
					pxBlock->xBlockSize = xWantedSize;
  402794:	6062      	str	r2, [r4, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
  402796:	4b0f      	ldr	r3, [pc, #60]	; (4027d4 <pvPortMalloc+0xc8>)
  402798:	4798      	blx	r3
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
  40279a:	4a0c      	ldr	r2, [pc, #48]	; (4027cc <pvPortMalloc+0xc0>)
  40279c:	6813      	ldr	r3, [r2, #0]
  40279e:	6861      	ldr	r1, [r4, #4]
  4027a0:	1a5b      	subs	r3, r3, r1
  4027a2:	6013      	str	r3, [r2, #0]
  4027a4:	e004      	b.n	4027b0 <pvPortMalloc+0xa4>
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
  4027a6:	2500      	movs	r5, #0
  4027a8:	e002      	b.n	4027b0 <pvPortMalloc+0xa4>
  4027aa:	2500      	movs	r5, #0
  4027ac:	e000      	b.n	4027b0 <pvPortMalloc+0xa4>
  4027ae:	2500      	movs	r5, #0

				xFreeBytesRemaining -= pxBlock->xBlockSize;
			}
		}
	}
	xTaskResumeAll();
  4027b0:	4b09      	ldr	r3, [pc, #36]	; (4027d8 <pvPortMalloc+0xcc>)
  4027b2:	4798      	blx	r3
		}
	}
	#endif

	return pvReturn;
}
  4027b4:	4628      	mov	r0, r5
  4027b6:	bd38      	pop	{r3, r4, r5, pc}
  4027b8:	0040301d 	.word	0x0040301d
  4027bc:	20018d68 	.word	0x20018d68
  4027c0:	20018d6c 	.word	0x20018d6c
  4027c4:	200006c8 	.word	0x200006c8
  4027c8:	00018690 	.word	0x00018690
  4027cc:	20000034 	.word	0x20000034
  4027d0:	0001869e 	.word	0x0001869e
  4027d4:	004026b5 	.word	0x004026b5
  4027d8:	0040316d 	.word	0x0040316d

004027dc <vPortFree>:
void vPortFree( void *pv )
{
unsigned char *puc = ( unsigned char * ) pv;
xBlockLink *pxLink;

	if( pv != NULL )
  4027dc:	b180      	cbz	r0, 402800 <vPortFree+0x24>
	return pvReturn;
}
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
  4027de:	b510      	push	{r4, lr}
  4027e0:	4604      	mov	r4, r0
		puc -= heapSTRUCT_SIZE;

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;

		vTaskSuspendAll();
  4027e2:	4b08      	ldr	r3, [pc, #32]	; (402804 <vPortFree+0x28>)
  4027e4:	4798      	blx	r3
		{
			/* Add this block to the list of free blocks. */
			xFreeBytesRemaining += pxLink->xBlockSize;
  4027e6:	4a08      	ldr	r2, [pc, #32]	; (402808 <vPortFree+0x2c>)
  4027e8:	6811      	ldr	r1, [r2, #0]
  4027ea:	f854 3c0c 	ldr.w	r3, [r4, #-12]
  4027ee:	440b      	add	r3, r1
  4027f0:	6013      	str	r3, [r2, #0]
			prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );			
  4027f2:	f1a4 0010 	sub.w	r0, r4, #16
  4027f6:	4b05      	ldr	r3, [pc, #20]	; (40280c <vPortFree+0x30>)
  4027f8:	4798      	blx	r3
		}
		xTaskResumeAll();
  4027fa:	4b05      	ldr	r3, [pc, #20]	; (402810 <vPortFree+0x34>)
  4027fc:	4798      	blx	r3
  4027fe:	bd10      	pop	{r4, pc}
  402800:	4770      	bx	lr
  402802:	bf00      	nop
  402804:	0040301d 	.word	0x0040301d
  402808:	20000034 	.word	0x20000034
  40280c:	004026b5 	.word	0x004026b5
  402810:	0040316d 	.word	0x0040316d

00402814 <prvCopyDataToQueue>:

#endif
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
  402814:	b510      	push	{r4, lr}
  402816:	4604      	mov	r4, r0
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
  402818:	6c03      	ldr	r3, [r0, #64]	; 0x40
  40281a:	b93b      	cbnz	r3, 40282c <prvCopyDataToQueue+0x18>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  40281c:	6803      	ldr	r3, [r0, #0]
  40281e:	bb1b      	cbnz	r3, 402868 <prvCopyDataToQueue+0x54>
			{
				/* The mutex is no longer being held. */
				vTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
  402820:	6840      	ldr	r0, [r0, #4]
  402822:	4b13      	ldr	r3, [pc, #76]	; (402870 <prvCopyDataToQueue+0x5c>)
  402824:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
  402826:	2300      	movs	r3, #0
  402828:	6063      	str	r3, [r4, #4]
  40282a:	e01d      	b.n	402868 <prvCopyDataToQueue+0x54>
			}
		}
		#endif
	}
	else if( xPosition == queueSEND_TO_BACK )
  40282c:	b96a      	cbnz	r2, 40284a <prvCopyDataToQueue+0x36>
	{
		memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
  40282e:	6880      	ldr	r0, [r0, #8]
  402830:	461a      	mov	r2, r3
  402832:	4b10      	ldr	r3, [pc, #64]	; (402874 <prvCopyDataToQueue+0x60>)
  402834:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
  402836:	68a2      	ldr	r2, [r4, #8]
  402838:	6c23      	ldr	r3, [r4, #64]	; 0x40
  40283a:	4413      	add	r3, r2
  40283c:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail )
  40283e:	6862      	ldr	r2, [r4, #4]
  402840:	4293      	cmp	r3, r2
  402842:	d311      	bcc.n	402868 <prvCopyDataToQueue+0x54>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
  402844:	6823      	ldr	r3, [r4, #0]
  402846:	60a3      	str	r3, [r4, #8]
  402848:	e00e      	b.n	402868 <prvCopyDataToQueue+0x54>
		}
	}
	else
	{
		memcpy( ( void * ) pxQueue->pcReadFrom, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
  40284a:	68c0      	ldr	r0, [r0, #12]
  40284c:	461a      	mov	r2, r3
  40284e:	4b09      	ldr	r3, [pc, #36]	; (402874 <prvCopyDataToQueue+0x60>)
  402850:	4798      	blx	r3
		pxQueue->pcReadFrom -= pxQueue->uxItemSize;
  402852:	6c23      	ldr	r3, [r4, #64]	; 0x40
  402854:	425b      	negs	r3, r3
  402856:	68e2      	ldr	r2, [r4, #12]
  402858:	441a      	add	r2, r3
  40285a:	60e2      	str	r2, [r4, #12]
		if( pxQueue->pcReadFrom < pxQueue->pcHead )
  40285c:	6821      	ldr	r1, [r4, #0]
  40285e:	428a      	cmp	r2, r1
  402860:	d202      	bcs.n	402868 <prvCopyDataToQueue+0x54>
		{
			pxQueue->pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
  402862:	6862      	ldr	r2, [r4, #4]
  402864:	4413      	add	r3, r2
  402866:	60e3      	str	r3, [r4, #12]
		}
	}

	++( pxQueue->uxMessagesWaiting );
  402868:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  40286a:	3301      	adds	r3, #1
  40286c:	63a3      	str	r3, [r4, #56]	; 0x38
  40286e:	bd10      	pop	{r4, pc}
  402870:	00403691 	.word	0x00403691
  402874:	00405975 	.word	0x00405975

00402878 <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void *pvBuffer )
{
  402878:	b538      	push	{r3, r4, r5, lr}
  40287a:	4603      	mov	r3, r0
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
  40287c:	6800      	ldr	r0, [r0, #0]
  40287e:	b158      	cbz	r0, 402898 <prvCopyDataFromQueue+0x20>
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
  402880:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  402882:	68dc      	ldr	r4, [r3, #12]
  402884:	4414      	add	r4, r2
  402886:	60dc      	str	r4, [r3, #12]
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
  402888:	685d      	ldr	r5, [r3, #4]
  40288a:	42ac      	cmp	r4, r5
		{
			pxQueue->pcReadFrom = pxQueue->pcHead;
  40288c:	bf28      	it	cs
  40288e:	60d8      	strcs	r0, [r3, #12]
  402890:	4608      	mov	r0, r1
		}
		memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->pcReadFrom, ( unsigned ) pxQueue->uxItemSize );
  402892:	68d9      	ldr	r1, [r3, #12]
  402894:	4b01      	ldr	r3, [pc, #4]	; (40289c <prvCopyDataFromQueue+0x24>)
  402896:	4798      	blx	r3
  402898:	bd38      	pop	{r3, r4, r5, pc}
  40289a:	bf00      	nop
  40289c:	00405975 	.word	0x00405975

004028a0 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( xQueueHandle pxQueue )
{
  4028a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4028a2:	4604      	mov	r4, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
  4028a4:	4b1e      	ldr	r3, [pc, #120]	; (402920 <prvUnlockQueue+0x80>)
  4028a6:	4798      	blx	r3
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  4028a8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4028aa:	2b00      	cmp	r3, #0
  4028ac:	dd13      	ble.n	4028d6 <prvUnlockQueue+0x36>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  4028ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4028b0:	b91b      	cbnz	r3, 4028ba <prvUnlockQueue+0x1a>
  4028b2:	e010      	b.n	4028d6 <prvUnlockQueue+0x36>
  4028b4:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4028b6:	b923      	cbnz	r3, 4028c2 <prvUnlockQueue+0x22>
  4028b8:	e00d      	b.n	4028d6 <prvUnlockQueue+0x36>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  4028ba:	f104 0624 	add.w	r6, r4, #36	; 0x24
  4028be:	4d19      	ldr	r5, [pc, #100]	; (402924 <prvUnlockQueue+0x84>)
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
  4028c0:	4f19      	ldr	r7, [pc, #100]	; (402928 <prvUnlockQueue+0x88>)
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  4028c2:	4630      	mov	r0, r6
  4028c4:	47a8      	blx	r5
  4028c6:	b100      	cbz	r0, 4028ca <prvUnlockQueue+0x2a>
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
  4028c8:	47b8      	blx	r7
				}

				--( pxQueue->xTxLock );
  4028ca:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4028cc:	3b01      	subs	r3, #1
  4028ce:	64a3      	str	r3, [r4, #72]	; 0x48
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  4028d0:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4028d2:	2b00      	cmp	r3, #0
  4028d4:	dcee      	bgt.n	4028b4 <prvUnlockQueue+0x14>
			{
				break;
			}
		}

		pxQueue->xTxLock = queueUNLOCKED;
  4028d6:	f04f 33ff 	mov.w	r3, #4294967295
  4028da:	64a3      	str	r3, [r4, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
  4028dc:	4b13      	ldr	r3, [pc, #76]	; (40292c <prvUnlockQueue+0x8c>)
  4028de:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
  4028e0:	4b0f      	ldr	r3, [pc, #60]	; (402920 <prvUnlockQueue+0x80>)
  4028e2:	4798      	blx	r3
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  4028e4:	6c63      	ldr	r3, [r4, #68]	; 0x44
  4028e6:	2b00      	cmp	r3, #0
  4028e8:	dd13      	ble.n	402912 <prvUnlockQueue+0x72>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  4028ea:	6923      	ldr	r3, [r4, #16]
  4028ec:	b91b      	cbnz	r3, 4028f6 <prvUnlockQueue+0x56>
  4028ee:	e010      	b.n	402912 <prvUnlockQueue+0x72>
  4028f0:	6923      	ldr	r3, [r4, #16]
  4028f2:	b923      	cbnz	r3, 4028fe <prvUnlockQueue+0x5e>
  4028f4:	e00d      	b.n	402912 <prvUnlockQueue+0x72>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  4028f6:	f104 0610 	add.w	r6, r4, #16
  4028fa:	4d0a      	ldr	r5, [pc, #40]	; (402924 <prvUnlockQueue+0x84>)
				{
					vTaskMissedYield();
  4028fc:	4f0a      	ldr	r7, [pc, #40]	; (402928 <prvUnlockQueue+0x88>)
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  4028fe:	4630      	mov	r0, r6
  402900:	47a8      	blx	r5
  402902:	b100      	cbz	r0, 402906 <prvUnlockQueue+0x66>
				{
					vTaskMissedYield();
  402904:	47b8      	blx	r7
				}

				--( pxQueue->xRxLock );
  402906:	6c63      	ldr	r3, [r4, #68]	; 0x44
  402908:	3b01      	subs	r3, #1
  40290a:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  40290c:	6c63      	ldr	r3, [r4, #68]	; 0x44
  40290e:	2b00      	cmp	r3, #0
  402910:	dcee      	bgt.n	4028f0 <prvUnlockQueue+0x50>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
  402912:	f04f 33ff 	mov.w	r3, #4294967295
  402916:	6463      	str	r3, [r4, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
  402918:	4b04      	ldr	r3, [pc, #16]	; (40292c <prvUnlockQueue+0x8c>)
  40291a:	4798      	blx	r3
  40291c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40291e:	bf00      	nop
  402920:	004025c1 	.word	0x004025c1
  402924:	004034a9 	.word	0x004034a9
  402928:	004035d9 	.word	0x004035d9
  40292c:	004025e1 	.word	0x004025e1

00402930 <xQueueGenericReset>:
/*-----------------------------------------------------------
 * PUBLIC QUEUE MANAGEMENT API documented in queue.h
 *----------------------------------------------------------*/

portBASE_TYPE xQueueGenericReset( xQueueHandle pxQueue, portBASE_TYPE xNewQueue )
{
  402930:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
  402932:	b918      	cbnz	r0, 40293c <xQueueGenericReset+0xc>
  402934:	4b17      	ldr	r3, [pc, #92]	; (402994 <xQueueGenericReset+0x64>)
  402936:	4798      	blx	r3
  402938:	bf00      	nop
  40293a:	e7fd      	b.n	402938 <xQueueGenericReset+0x8>
  40293c:	460d      	mov	r5, r1
  40293e:	4604      	mov	r4, r0

	taskENTER_CRITICAL();
  402940:	4b15      	ldr	r3, [pc, #84]	; (402998 <xQueueGenericReset+0x68>)
  402942:	4798      	blx	r3
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
  402944:	6822      	ldr	r2, [r4, #0]
  402946:	6c21      	ldr	r1, [r4, #64]	; 0x40
  402948:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  40294a:	fb03 f301 	mul.w	r3, r3, r1
  40294e:	18d0      	adds	r0, r2, r3
  402950:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
  402952:	2000      	movs	r0, #0
  402954:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
  402956:	60a2      	str	r2, [r4, #8]
		pxQueue->pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( unsigned portBASE_TYPE ) 1U ) * pxQueue->uxItemSize );
  402958:	1a5b      	subs	r3, r3, r1
  40295a:	4413      	add	r3, r2
  40295c:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
  40295e:	f04f 33ff 	mov.w	r3, #4294967295
  402962:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
  402964:	64a3      	str	r3, [r4, #72]	; 0x48

		if( xNewQueue == pdFALSE )
  402966:	b955      	cbnz	r5, 40297e <xQueueGenericReset+0x4e>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to	write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  402968:	6923      	ldr	r3, [r4, #16]
  40296a:	b17b      	cbz	r3, 40298c <xQueueGenericReset+0x5c>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  40296c:	f104 0010 	add.w	r0, r4, #16
  402970:	4b0a      	ldr	r3, [pc, #40]	; (40299c <xQueueGenericReset+0x6c>)
  402972:	4798      	blx	r3
  402974:	2801      	cmp	r0, #1
  402976:	d109      	bne.n	40298c <xQueueGenericReset+0x5c>
				{
					portYIELD_WITHIN_API();
  402978:	4b09      	ldr	r3, [pc, #36]	; (4029a0 <xQueueGenericReset+0x70>)
  40297a:	4798      	blx	r3
  40297c:	e006      	b.n	40298c <xQueueGenericReset+0x5c>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
  40297e:	f104 0010 	add.w	r0, r4, #16
  402982:	4d08      	ldr	r5, [pc, #32]	; (4029a4 <xQueueGenericReset+0x74>)
  402984:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
  402986:	f104 0024 	add.w	r0, r4, #36	; 0x24
  40298a:	47a8      	blx	r5
		}
	}
	taskEXIT_CRITICAL();
  40298c:	4b06      	ldr	r3, [pc, #24]	; (4029a8 <xQueueGenericReset+0x78>)
  40298e:	4798      	blx	r3

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
}
  402990:	2001      	movs	r0, #1
  402992:	bd38      	pop	{r3, r4, r5, pc}
  402994:	004025b1 	.word	0x004025b1
  402998:	004025c1 	.word	0x004025c1
  40299c:	004034a9 	.word	0x004034a9
  4029a0:	004025a1 	.word	0x004025a1
  4029a4:	004024b1 	.word	0x004024b1
  4029a8:	004025e1 	.word	0x004025e1

004029ac <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

xQueueHandle xQueueGenericCreate( unsigned portBASE_TYPE uxQueueLength, unsigned portBASE_TYPE uxItemSize, unsigned char ucQueueType )
{
  4029ac:	b570      	push	{r4, r5, r6, lr}
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
  4029ae:	b198      	cbz	r0, 4029d8 <xQueueGenericCreate+0x2c>
  4029b0:	460d      	mov	r5, r1
  4029b2:	4606      	mov	r6, r0
	{
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
  4029b4:	204c      	movs	r0, #76	; 0x4c
  4029b6:	4b0e      	ldr	r3, [pc, #56]	; (4029f0 <xQueueGenericCreate+0x44>)
  4029b8:	4798      	blx	r3
		if( pxNewQueue != NULL )
  4029ba:	4604      	mov	r4, r0
  4029bc:	b160      	cbz	r0, 4029d8 <xQueueGenericCreate+0x2c>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1;
  4029be:	fb05 f006 	mul.w	r0, r5, r6

			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
  4029c2:	3001      	adds	r0, #1
  4029c4:	4b0a      	ldr	r3, [pc, #40]	; (4029f0 <xQueueGenericCreate+0x44>)
  4029c6:	4798      	blx	r3
  4029c8:	6020      	str	r0, [r4, #0]
			if( pxNewQueue->pcHead != NULL )
  4029ca:	b940      	cbnz	r0, 4029de <xQueueGenericCreate+0x32>
				xReturn = pxNewQueue;
			}
			else
			{
				traceQUEUE_CREATE_FAILED( ucQueueType );
				vPortFree( pxNewQueue );
  4029cc:	4620      	mov	r0, r4
  4029ce:	4b09      	ldr	r3, [pc, #36]	; (4029f4 <xQueueGenericCreate+0x48>)
  4029d0:	4798      	blx	r3
  4029d2:	e001      	b.n	4029d8 <xQueueGenericCreate+0x2c>
			}
		}
	}

	configASSERT( xReturn );
  4029d4:	bf00      	nop
  4029d6:	e7fd      	b.n	4029d4 <xQueueGenericCreate+0x28>
  4029d8:	4b07      	ldr	r3, [pc, #28]	; (4029f8 <xQueueGenericCreate+0x4c>)
  4029da:	4798      	blx	r3
  4029dc:	e7fa      	b.n	4029d4 <xQueueGenericCreate+0x28>
			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
			if( pxNewQueue->pcHead != NULL )
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->uxLength = uxQueueLength;
  4029de:	63e6      	str	r6, [r4, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
  4029e0:	6425      	str	r5, [r4, #64]	; 0x40
				xQueueGenericReset( pxNewQueue, pdTRUE );
  4029e2:	4620      	mov	r0, r4
  4029e4:	2101      	movs	r1, #1
  4029e6:	4b05      	ldr	r3, [pc, #20]	; (4029fc <xQueueGenericCreate+0x50>)
  4029e8:	4798      	blx	r3
	}

	configASSERT( xReturn );

	return xReturn;
}
  4029ea:	4620      	mov	r0, r4
  4029ec:	bd70      	pop	{r4, r5, r6, pc}
  4029ee:	bf00      	nop
  4029f0:	0040270d 	.word	0x0040270d
  4029f4:	004027dd 	.word	0x004027dd
  4029f8:	004025b1 	.word	0x004025b1
  4029fc:	00402931 	.word	0x00402931

00402a00 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
  402a00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402a04:	b085      	sub	sp, #20
  402a06:	9201      	str	r2, [sp, #4]
  402a08:	9300      	str	r3, [sp, #0]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
  402a0a:	b918      	cbnz	r0, 402a14 <xQueueGenericSend+0x14>
  402a0c:	4b38      	ldr	r3, [pc, #224]	; (402af0 <xQueueGenericSend+0xf0>)
  402a0e:	4798      	blx	r3
  402a10:	bf00      	nop
  402a12:	e7fd      	b.n	402a10 <xQueueGenericSend+0x10>
  402a14:	468a      	mov	sl, r1
  402a16:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  402a18:	b929      	cbnz	r1, 402a26 <xQueueGenericSend+0x26>
  402a1a:	6c03      	ldr	r3, [r0, #64]	; 0x40
  402a1c:	b12b      	cbz	r3, 402a2a <xQueueGenericSend+0x2a>
  402a1e:	4b34      	ldr	r3, [pc, #208]	; (402af0 <xQueueGenericSend+0xf0>)
  402a20:	4798      	blx	r3
  402a22:	bf00      	nop
  402a24:	e7fd      	b.n	402a22 <xQueueGenericSend+0x22>
  402a26:	2700      	movs	r7, #0
  402a28:	e000      	b.n	402a2c <xQueueGenericSend+0x2c>
  402a2a:	2700      	movs	r7, #0
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
  402a2c:	4e31      	ldr	r6, [pc, #196]	; (402af4 <xQueueGenericSend+0xf4>)
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  402a2e:	f8df b0ec 	ldr.w	fp, [pc, #236]	; 402b1c <xQueueGenericSend+0x11c>
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
  402a32:	4d31      	ldr	r5, [pc, #196]	; (402af8 <xQueueGenericSend+0xf8>)
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
  402a34:	47b0      	blx	r6
		{
			/* Is there room on the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
  402a36:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  402a38:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  402a3a:	429a      	cmp	r2, r3
  402a3c:	d212      	bcs.n	402a64 <xQueueGenericSend+0x64>
			{
				traceQUEUE_SEND( pxQueue );
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  402a3e:	4620      	mov	r0, r4
  402a40:	4651      	mov	r1, sl
  402a42:	9a00      	ldr	r2, [sp, #0]
  402a44:	4b2d      	ldr	r3, [pc, #180]	; (402afc <xQueueGenericSend+0xfc>)
  402a46:	4798      	blx	r3

				/* If there was a task waiting for data to arrive on the
				queue then unblock it now. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  402a48:	6a63      	ldr	r3, [r4, #36]	; 0x24
  402a4a:	b13b      	cbz	r3, 402a5c <xQueueGenericSend+0x5c>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
  402a4c:	f104 0024 	add.w	r0, r4, #36	; 0x24
  402a50:	4b2b      	ldr	r3, [pc, #172]	; (402b00 <xQueueGenericSend+0x100>)
  402a52:	4798      	blx	r3
  402a54:	2801      	cmp	r0, #1
  402a56:	d101      	bne.n	402a5c <xQueueGenericSend+0x5c>
					{
						/* The unblocked task has a priority higher than
						our own so yield immediately.  Yes it is ok to do
						this from within the critical section - the kernel
						takes care of that. */
						portYIELD_WITHIN_API();
  402a58:	4b2a      	ldr	r3, [pc, #168]	; (402b04 <xQueueGenericSend+0x104>)
  402a5a:	4798      	blx	r3
					}
				}

				taskEXIT_CRITICAL();
  402a5c:	4b26      	ldr	r3, [pc, #152]	; (402af8 <xQueueGenericSend+0xf8>)
  402a5e:	4798      	blx	r3

				/* Return to the original privilege level before exiting the
				function. */
				return pdPASS;
  402a60:	2001      	movs	r0, #1
  402a62:	e042      	b.n	402aea <xQueueGenericSend+0xea>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
  402a64:	9b01      	ldr	r3, [sp, #4]
  402a66:	b91b      	cbnz	r3, 402a70 <xQueueGenericSend+0x70>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
  402a68:	4b23      	ldr	r3, [pc, #140]	; (402af8 <xQueueGenericSend+0xf8>)
  402a6a:	4798      	blx	r3

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
  402a6c:	2000      	movs	r0, #0
  402a6e:	e03c      	b.n	402aea <xQueueGenericSend+0xea>
				}
				else if( xEntryTimeSet == pdFALSE )
  402a70:	b917      	cbnz	r7, 402a78 <xQueueGenericSend+0x78>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  402a72:	a802      	add	r0, sp, #8
  402a74:	47d8      	blx	fp
					xEntryTimeSet = pdTRUE;
  402a76:	2701      	movs	r7, #1
				}
			}
		}
		taskEXIT_CRITICAL();
  402a78:	47a8      	blx	r5

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
  402a7a:	4b23      	ldr	r3, [pc, #140]	; (402b08 <xQueueGenericSend+0x108>)
  402a7c:	4798      	blx	r3
		prvLockQueue( pxQueue );
  402a7e:	47b0      	blx	r6
  402a80:	6c63      	ldr	r3, [r4, #68]	; 0x44
  402a82:	f1b3 3fff 	cmp.w	r3, #4294967295
  402a86:	bf04      	itt	eq
  402a88:	2300      	moveq	r3, #0
  402a8a:	6463      	streq	r3, [r4, #68]	; 0x44
  402a8c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402a8e:	f1b3 3fff 	cmp.w	r3, #4294967295
  402a92:	bf04      	itt	eq
  402a94:	2300      	moveq	r3, #0
  402a96:	64a3      	streq	r3, [r4, #72]	; 0x48
  402a98:	47a8      	blx	r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  402a9a:	a802      	add	r0, sp, #8
  402a9c:	a901      	add	r1, sp, #4
  402a9e:	4b1b      	ldr	r3, [pc, #108]	; (402b0c <xQueueGenericSend+0x10c>)
  402aa0:	4798      	blx	r3
  402aa2:	b9e0      	cbnz	r0, 402ade <xQueueGenericSend+0xde>

static signed portBASE_TYPE prvIsQueueFull( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
  402aa4:	47b0      	blx	r6
		xReturn = ( pxQueue->uxMessagesWaiting == pxQueue->uxLength );
  402aa6:	f8d4 9038 	ldr.w	r9, [r4, #56]	; 0x38
  402aaa:	f8d4 803c 	ldr.w	r8, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
  402aae:	47a8      	blx	r5
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
  402ab0:	45c1      	cmp	r9, r8
  402ab2:	d10e      	bne.n	402ad2 <xQueueGenericSend+0xd2>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
  402ab4:	f104 0010 	add.w	r0, r4, #16
  402ab8:	9901      	ldr	r1, [sp, #4]
  402aba:	4b15      	ldr	r3, [pc, #84]	; (402b10 <xQueueGenericSend+0x110>)
  402abc:	4798      	blx	r3
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
  402abe:	4620      	mov	r0, r4
  402ac0:	4b14      	ldr	r3, [pc, #80]	; (402b14 <xQueueGenericSend+0x114>)
  402ac2:	4798      	blx	r3
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
  402ac4:	4b14      	ldr	r3, [pc, #80]	; (402b18 <xQueueGenericSend+0x118>)
  402ac6:	4798      	blx	r3
  402ac8:	2800      	cmp	r0, #0
  402aca:	d1b3      	bne.n	402a34 <xQueueGenericSend+0x34>
				{
					portYIELD_WITHIN_API();
  402acc:	4b0d      	ldr	r3, [pc, #52]	; (402b04 <xQueueGenericSend+0x104>)
  402ace:	4798      	blx	r3
  402ad0:	e7b0      	b.n	402a34 <xQueueGenericSend+0x34>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
  402ad2:	4620      	mov	r0, r4
  402ad4:	4b0f      	ldr	r3, [pc, #60]	; (402b14 <xQueueGenericSend+0x114>)
  402ad6:	4798      	blx	r3
				( void ) xTaskResumeAll();
  402ad8:	4b0f      	ldr	r3, [pc, #60]	; (402b18 <xQueueGenericSend+0x118>)
  402ada:	4798      	blx	r3
  402adc:	e7aa      	b.n	402a34 <xQueueGenericSend+0x34>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
  402ade:	4620      	mov	r0, r4
  402ae0:	4b0c      	ldr	r3, [pc, #48]	; (402b14 <xQueueGenericSend+0x114>)
  402ae2:	4798      	blx	r3
			( void ) xTaskResumeAll();
  402ae4:	4b0c      	ldr	r3, [pc, #48]	; (402b18 <xQueueGenericSend+0x118>)
  402ae6:	4798      	blx	r3

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
  402ae8:	2000      	movs	r0, #0
		}
	}
}
  402aea:	b005      	add	sp, #20
  402aec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402af0:	004025b1 	.word	0x004025b1
  402af4:	004025c1 	.word	0x004025c1
  402af8:	004025e1 	.word	0x004025e1
  402afc:	00402815 	.word	0x00402815
  402b00:	004034a9 	.word	0x004034a9
  402b04:	004025a1 	.word	0x004025a1
  402b08:	0040301d 	.word	0x0040301d
  402b0c:	00403555 	.word	0x00403555
  402b10:	00403405 	.word	0x00403405
  402b14:	004028a1 	.word	0x004028a1
  402b18:	0040316d 	.word	0x0040316d
  402b1c:	0040352d 	.word	0x0040352d

00402b20 <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSendFromISR( xQueueHandle pxQueue, const void * const pvItemToQueue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portBASE_TYPE xCopyPosition )
{
  402b20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
signed portBASE_TYPE xReturn;
unsigned portBASE_TYPE uxSavedInterruptStatus;

	configASSERT( pxQueue );
  402b24:	b918      	cbnz	r0, 402b2e <xQueueGenericSendFromISR+0xe>
  402b26:	4b1e      	ldr	r3, [pc, #120]	; (402ba0 <xQueueGenericSendFromISR+0x80>)
  402b28:	4798      	blx	r3
  402b2a:	bf00      	nop
  402b2c:	e7fd      	b.n	402b2a <xQueueGenericSendFromISR+0xa>
  402b2e:	460e      	mov	r6, r1
  402b30:	4615      	mov	r5, r2
  402b32:	4698      	mov	r8, r3
  402b34:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  402b36:	b929      	cbnz	r1, 402b44 <xQueueGenericSendFromISR+0x24>
  402b38:	6c03      	ldr	r3, [r0, #64]	; 0x40
  402b3a:	b11b      	cbz	r3, 402b44 <xQueueGenericSendFromISR+0x24>
  402b3c:	4b18      	ldr	r3, [pc, #96]	; (402ba0 <xQueueGenericSendFromISR+0x80>)
  402b3e:	4798      	blx	r3
  402b40:	bf00      	nop
  402b42:	e7fd      	b.n	402b40 <xQueueGenericSendFromISR+0x20>
	/* Similar to xQueueGenericSend, except we don't block if there is no room
	in the queue.  Also we don't directly wake a task that was blocked on a
	queue read, instead we return a flag to say whether a context switch is
	required or not (i.e. has a task with a higher priority than us been woken
	by this	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
  402b44:	4b16      	ldr	r3, [pc, #88]	; (402ba0 <xQueueGenericSendFromISR+0x80>)
  402b46:	4798      	blx	r3
  402b48:	4607      	mov	r7, r0
	{
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
  402b4a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  402b4c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  402b4e:	429a      	cmp	r2, r3
  402b50:	d218      	bcs.n	402b84 <xQueueGenericSendFromISR+0x64>
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  402b52:	4620      	mov	r0, r4
  402b54:	4631      	mov	r1, r6
  402b56:	4642      	mov	r2, r8
  402b58:	4b12      	ldr	r3, [pc, #72]	; (402ba4 <xQueueGenericSendFromISR+0x84>)
  402b5a:	4798      	blx	r3

			/* If the queue is locked we do not alter the event list.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
  402b5c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402b5e:	f1b3 3fff 	cmp.w	r3, #4294967295
  402b62:	d10a      	bne.n	402b7a <xQueueGenericSendFromISR+0x5a>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  402b64:	6a63      	ldr	r3, [r4, #36]	; 0x24
  402b66:	b17b      	cbz	r3, 402b88 <xQueueGenericSendFromISR+0x68>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  402b68:	f104 0024 	add.w	r0, r4, #36	; 0x24
  402b6c:	4b0e      	ldr	r3, [pc, #56]	; (402ba8 <xQueueGenericSendFromISR+0x88>)
  402b6e:	4798      	blx	r3
  402b70:	b160      	cbz	r0, 402b8c <xQueueGenericSendFromISR+0x6c>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						if( pxHigherPriorityTaskWoken != NULL )
  402b72:	b16d      	cbz	r5, 402b90 <xQueueGenericSendFromISR+0x70>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
  402b74:	2401      	movs	r4, #1
  402b76:	602c      	str	r4, [r5, #0]
  402b78:	e00b      	b.n	402b92 <xQueueGenericSendFromISR+0x72>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
  402b7a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402b7c:	3301      	adds	r3, #1
  402b7e:	64a3      	str	r3, [r4, #72]	; 0x48
			}

			xReturn = pdPASS;
  402b80:	2401      	movs	r4, #1
  402b82:	e006      	b.n	402b92 <xQueueGenericSendFromISR+0x72>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
  402b84:	2400      	movs	r4, #0
  402b86:	e004      	b.n	402b92 <xQueueGenericSendFromISR+0x72>
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
			}

			xReturn = pdPASS;
  402b88:	2401      	movs	r4, #1
  402b8a:	e002      	b.n	402b92 <xQueueGenericSendFromISR+0x72>
  402b8c:	2401      	movs	r4, #1
  402b8e:	e000      	b.n	402b92 <xQueueGenericSendFromISR+0x72>
  402b90:	2401      	movs	r4, #1
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
  402b92:	4638      	mov	r0, r7
  402b94:	4b05      	ldr	r3, [pc, #20]	; (402bac <xQueueGenericSendFromISR+0x8c>)
  402b96:	4798      	blx	r3

	return xReturn;
}
  402b98:	4620      	mov	r0, r4
  402b9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402b9e:	bf00      	nop
  402ba0:	004025b1 	.word	0x004025b1
  402ba4:	00402815 	.word	0x00402815
  402ba8:	004034a9 	.word	0x004034a9
  402bac:	004025d9 	.word	0x004025d9

00402bb0 <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
  402bb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402bb4:	b085      	sub	sp, #20
  402bb6:	9201      	str	r2, [sp, #4]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
  402bb8:	b918      	cbnz	r0, 402bc2 <xQueueGenericReceive+0x12>
  402bba:	4b46      	ldr	r3, [pc, #280]	; (402cd4 <xQueueGenericReceive+0x124>)
  402bbc:	4798      	blx	r3
  402bbe:	bf00      	nop
  402bc0:	e7fd      	b.n	402bbe <xQueueGenericReceive+0xe>
  402bc2:	4689      	mov	r9, r1
  402bc4:	469a      	mov	sl, r3
  402bc6:	4604      	mov	r4, r0
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  402bc8:	b929      	cbnz	r1, 402bd6 <xQueueGenericReceive+0x26>
  402bca:	6c03      	ldr	r3, [r0, #64]	; 0x40
  402bcc:	b12b      	cbz	r3, 402bda <xQueueGenericReceive+0x2a>
  402bce:	4b41      	ldr	r3, [pc, #260]	; (402cd4 <xQueueGenericReceive+0x124>)
  402bd0:	4798      	blx	r3
  402bd2:	bf00      	nop
  402bd4:	e7fd      	b.n	402bd2 <xQueueGenericReceive+0x22>
  402bd6:	2700      	movs	r7, #0
  402bd8:	e000      	b.n	402bdc <xQueueGenericReceive+0x2c>
  402bda:	2700      	movs	r7, #0
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
  402bdc:	4e3e      	ldr	r6, [pc, #248]	; (402cd8 <xQueueGenericReceive+0x128>)
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  402bde:	f8df b128 	ldr.w	fp, [pc, #296]	; 402d08 <xQueueGenericReceive+0x158>
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
  402be2:	4d3e      	ldr	r5, [pc, #248]	; (402cdc <xQueueGenericReceive+0x12c>)
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
  402be4:	47b0      	blx	r6
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
  402be6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  402be8:	b343      	cbz	r3, 402c3c <xQueueGenericReceive+0x8c>
			{
				/* Remember our read position in case we are just peeking. */
				pcOriginalReadPosition = pxQueue->pcReadFrom;
  402bea:	68e5      	ldr	r5, [r4, #12]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
  402bec:	4620      	mov	r0, r4
  402bee:	4649      	mov	r1, r9
  402bf0:	4b3b      	ldr	r3, [pc, #236]	; (402ce0 <xQueueGenericReceive+0x130>)
  402bf2:	4798      	blx	r3

				if( xJustPeeking == pdFALSE )
  402bf4:	f1ba 0f00 	cmp.w	sl, #0
  402bf8:	d112      	bne.n	402c20 <xQueueGenericReceive+0x70>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* We are actually removing data. */
					--( pxQueue->uxMessagesWaiting );
  402bfa:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  402bfc:	3b01      	subs	r3, #1
  402bfe:	63a3      	str	r3, [r4, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  402c00:	6823      	ldr	r3, [r4, #0]
  402c02:	b913      	cbnz	r3, 402c0a <xQueueGenericReceive+0x5a>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = xTaskGetCurrentTaskHandle();
  402c04:	4b37      	ldr	r3, [pc, #220]	; (402ce4 <xQueueGenericReceive+0x134>)
  402c06:	4798      	blx	r3
  402c08:	6060      	str	r0, [r4, #4]
						}
					}
					#endif

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  402c0a:	6923      	ldr	r3, [r4, #16]
  402c0c:	b193      	cbz	r3, 402c34 <xQueueGenericReceive+0x84>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  402c0e:	f104 0010 	add.w	r0, r4, #16
  402c12:	4b35      	ldr	r3, [pc, #212]	; (402ce8 <xQueueGenericReceive+0x138>)
  402c14:	4798      	blx	r3
  402c16:	2801      	cmp	r0, #1
  402c18:	d10c      	bne.n	402c34 <xQueueGenericReceive+0x84>
						{
							portYIELD_WITHIN_API();
  402c1a:	4b34      	ldr	r3, [pc, #208]	; (402cec <xQueueGenericReceive+0x13c>)
  402c1c:	4798      	blx	r3
  402c1e:	e009      	b.n	402c34 <xQueueGenericReceive+0x84>
				{
					traceQUEUE_PEEK( pxQueue );

					/* We are not removing the data, so reset our read
					pointer. */
					pxQueue->pcReadFrom = pcOriginalReadPosition;
  402c20:	60e5      	str	r5, [r4, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  402c22:	6a63      	ldr	r3, [r4, #36]	; 0x24
  402c24:	b133      	cbz	r3, 402c34 <xQueueGenericReceive+0x84>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  402c26:	f104 0024 	add.w	r0, r4, #36	; 0x24
  402c2a:	4b2f      	ldr	r3, [pc, #188]	; (402ce8 <xQueueGenericReceive+0x138>)
  402c2c:	4798      	blx	r3
  402c2e:	b108      	cbz	r0, 402c34 <xQueueGenericReceive+0x84>
						{
							/* The task waiting has a higher priority than this task. */
							portYIELD_WITHIN_API();
  402c30:	4b2e      	ldr	r3, [pc, #184]	; (402cec <xQueueGenericReceive+0x13c>)
  402c32:	4798      	blx	r3
						}
					}
				}

				taskEXIT_CRITICAL();
  402c34:	4b29      	ldr	r3, [pc, #164]	; (402cdc <xQueueGenericReceive+0x12c>)
  402c36:	4798      	blx	r3
				return pdPASS;
  402c38:	2001      	movs	r0, #1
  402c3a:	e048      	b.n	402cce <xQueueGenericReceive+0x11e>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
  402c3c:	9b01      	ldr	r3, [sp, #4]
  402c3e:	b91b      	cbnz	r3, 402c48 <xQueueGenericReceive+0x98>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
  402c40:	4b26      	ldr	r3, [pc, #152]	; (402cdc <xQueueGenericReceive+0x12c>)
  402c42:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
  402c44:	2000      	movs	r0, #0
  402c46:	e042      	b.n	402cce <xQueueGenericReceive+0x11e>
				}
				else if( xEntryTimeSet == pdFALSE )
  402c48:	b917      	cbnz	r7, 402c50 <xQueueGenericReceive+0xa0>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  402c4a:	a802      	add	r0, sp, #8
  402c4c:	47d8      	blx	fp
					xEntryTimeSet = pdTRUE;
  402c4e:	2701      	movs	r7, #1
				}
			}
		}
		taskEXIT_CRITICAL();
  402c50:	47a8      	blx	r5

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
  402c52:	4b27      	ldr	r3, [pc, #156]	; (402cf0 <xQueueGenericReceive+0x140>)
  402c54:	4798      	blx	r3
		prvLockQueue( pxQueue );
  402c56:	47b0      	blx	r6
  402c58:	6c63      	ldr	r3, [r4, #68]	; 0x44
  402c5a:	f1b3 3fff 	cmp.w	r3, #4294967295
  402c5e:	bf04      	itt	eq
  402c60:	2300      	moveq	r3, #0
  402c62:	6463      	streq	r3, [r4, #68]	; 0x44
  402c64:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402c66:	f1b3 3fff 	cmp.w	r3, #4294967295
  402c6a:	bf04      	itt	eq
  402c6c:	2300      	moveq	r3, #0
  402c6e:	64a3      	streq	r3, [r4, #72]	; 0x48
  402c70:	47a8      	blx	r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  402c72:	a802      	add	r0, sp, #8
  402c74:	a901      	add	r1, sp, #4
  402c76:	4b1f      	ldr	r3, [pc, #124]	; (402cf4 <xQueueGenericReceive+0x144>)
  402c78:	4798      	blx	r3
  402c7a:	bb10      	cbnz	r0, 402cc2 <xQueueGenericReceive+0x112>

static signed portBASE_TYPE prvIsQueueEmpty( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
  402c7c:	47b0      	blx	r6
		xReturn = ( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0 );
  402c7e:	f8d4 8038 	ldr.w	r8, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
  402c82:	47a8      	blx	r5
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
  402c84:	f1b8 0f00 	cmp.w	r8, #0
  402c88:	d115      	bne.n	402cb6 <xQueueGenericReceive+0x106>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  402c8a:	6823      	ldr	r3, [r4, #0]
  402c8c:	b923      	cbnz	r3, 402c98 <xQueueGenericReceive+0xe8>
					{
						portENTER_CRITICAL();
  402c8e:	47b0      	blx	r6
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
  402c90:	6860      	ldr	r0, [r4, #4]
  402c92:	4b19      	ldr	r3, [pc, #100]	; (402cf8 <xQueueGenericReceive+0x148>)
  402c94:	4798      	blx	r3
						}
						portEXIT_CRITICAL();
  402c96:	47a8      	blx	r5
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  402c98:	f104 0024 	add.w	r0, r4, #36	; 0x24
  402c9c:	9901      	ldr	r1, [sp, #4]
  402c9e:	4b17      	ldr	r3, [pc, #92]	; (402cfc <xQueueGenericReceive+0x14c>)
  402ca0:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  402ca2:	4620      	mov	r0, r4
  402ca4:	4b16      	ldr	r3, [pc, #88]	; (402d00 <xQueueGenericReceive+0x150>)
  402ca6:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  402ca8:	4b16      	ldr	r3, [pc, #88]	; (402d04 <xQueueGenericReceive+0x154>)
  402caa:	4798      	blx	r3
  402cac:	2800      	cmp	r0, #0
  402cae:	d199      	bne.n	402be4 <xQueueGenericReceive+0x34>
				{
					portYIELD_WITHIN_API();
  402cb0:	4b0e      	ldr	r3, [pc, #56]	; (402cec <xQueueGenericReceive+0x13c>)
  402cb2:	4798      	blx	r3
  402cb4:	e796      	b.n	402be4 <xQueueGenericReceive+0x34>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
  402cb6:	4620      	mov	r0, r4
  402cb8:	4b11      	ldr	r3, [pc, #68]	; (402d00 <xQueueGenericReceive+0x150>)
  402cba:	4798      	blx	r3
				( void ) xTaskResumeAll();
  402cbc:	4b11      	ldr	r3, [pc, #68]	; (402d04 <xQueueGenericReceive+0x154>)
  402cbe:	4798      	blx	r3
  402cc0:	e790      	b.n	402be4 <xQueueGenericReceive+0x34>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
  402cc2:	4620      	mov	r0, r4
  402cc4:	4b0e      	ldr	r3, [pc, #56]	; (402d00 <xQueueGenericReceive+0x150>)
  402cc6:	4798      	blx	r3
			( void ) xTaskResumeAll();
  402cc8:	4b0e      	ldr	r3, [pc, #56]	; (402d04 <xQueueGenericReceive+0x154>)
  402cca:	4798      	blx	r3
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
  402ccc:	2000      	movs	r0, #0
		}
	}
}
  402cce:	b005      	add	sp, #20
  402cd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402cd4:	004025b1 	.word	0x004025b1
  402cd8:	004025c1 	.word	0x004025c1
  402cdc:	004025e1 	.word	0x004025e1
  402ce0:	00402879 	.word	0x00402879
  402ce4:	004035e5 	.word	0x004035e5
  402ce8:	004034a9 	.word	0x004034a9
  402cec:	004025a1 	.word	0x004025a1
  402cf0:	0040301d 	.word	0x0040301d
  402cf4:	00403555 	.word	0x00403555
  402cf8:	00403611 	.word	0x00403611
  402cfc:	00403405 	.word	0x00403405
  402d00:	004028a1 	.word	0x004028a1
  402d04:	0040316d 	.word	0x0040316d
  402d08:	0040352d 	.word	0x0040352d

00402d0c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vQueueWaitForMessageRestricted( xQueueHandle pxQueue, portTickType xTicksToWait )
	{
  402d0c:	b538      	push	{r3, r4, r5, lr}
  402d0e:	4604      	mov	r4, r0
  402d10:	460d      	mov	r5, r1
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
  402d12:	4b0d      	ldr	r3, [pc, #52]	; (402d48 <vQueueWaitForMessageRestricted+0x3c>)
  402d14:	4798      	blx	r3
  402d16:	6c63      	ldr	r3, [r4, #68]	; 0x44
  402d18:	f1b3 3fff 	cmp.w	r3, #4294967295
  402d1c:	bf04      	itt	eq
  402d1e:	2300      	moveq	r3, #0
  402d20:	6463      	streq	r3, [r4, #68]	; 0x44
  402d22:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402d24:	f1b3 3fff 	cmp.w	r3, #4294967295
  402d28:	bf04      	itt	eq
  402d2a:	2300      	moveq	r3, #0
  402d2c:	64a3      	streq	r3, [r4, #72]	; 0x48
  402d2e:	4b07      	ldr	r3, [pc, #28]	; (402d4c <vQueueWaitForMessageRestricted+0x40>)
  402d30:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0U )
  402d32:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  402d34:	b923      	cbnz	r3, 402d40 <vQueueWaitForMessageRestricted+0x34>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  402d36:	f104 0024 	add.w	r0, r4, #36	; 0x24
  402d3a:	4629      	mov	r1, r5
  402d3c:	4b04      	ldr	r3, [pc, #16]	; (402d50 <vQueueWaitForMessageRestricted+0x44>)
  402d3e:	4798      	blx	r3
		}
		prvUnlockQueue( pxQueue );
  402d40:	4620      	mov	r0, r4
  402d42:	4b04      	ldr	r3, [pc, #16]	; (402d54 <vQueueWaitForMessageRestricted+0x48>)
  402d44:	4798      	blx	r3
  402d46:	bd38      	pop	{r3, r4, r5, pc}
  402d48:	004025c1 	.word	0x004025c1
  402d4c:	004025e1 	.word	0x004025e1
  402d50:	00403465 	.word	0x00403465
  402d54:	004028a1 	.word	0x004028a1

00402d58 <prvAddCurrentTaskToDelayedList>:
	#endif
}
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
  402d58:	b510      	push	{r4, lr}
  402d5a:	4604      	mov	r4, r0
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
  402d5c:	4b0e      	ldr	r3, [pc, #56]	; (402d98 <prvAddCurrentTaskToDelayedList+0x40>)
  402d5e:	681b      	ldr	r3, [r3, #0]
  402d60:	6058      	str	r0, [r3, #4]

	if( xTimeToWake < xTickCount )
  402d62:	4b0e      	ldr	r3, [pc, #56]	; (402d9c <prvAddCurrentTaskToDelayedList+0x44>)
  402d64:	681b      	ldr	r3, [r3, #0]
  402d66:	4298      	cmp	r0, r3
  402d68:	d207      	bcs.n	402d7a <prvAddCurrentTaskToDelayedList+0x22>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  402d6a:	4b0d      	ldr	r3, [pc, #52]	; (402da0 <prvAddCurrentTaskToDelayedList+0x48>)
  402d6c:	6818      	ldr	r0, [r3, #0]
  402d6e:	4b0a      	ldr	r3, [pc, #40]	; (402d98 <prvAddCurrentTaskToDelayedList+0x40>)
  402d70:	6819      	ldr	r1, [r3, #0]
  402d72:	3104      	adds	r1, #4
  402d74:	4b0b      	ldr	r3, [pc, #44]	; (402da4 <prvAddCurrentTaskToDelayedList+0x4c>)
  402d76:	4798      	blx	r3
  402d78:	bd10      	pop	{r4, pc}
	}
	else
	{
		/* The wake time has not overflowed, so we can use the current block list. */
		vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  402d7a:	4b0b      	ldr	r3, [pc, #44]	; (402da8 <prvAddCurrentTaskToDelayedList+0x50>)
  402d7c:	6818      	ldr	r0, [r3, #0]
  402d7e:	4b06      	ldr	r3, [pc, #24]	; (402d98 <prvAddCurrentTaskToDelayedList+0x40>)
  402d80:	6819      	ldr	r1, [r3, #0]
  402d82:	3104      	adds	r1, #4
  402d84:	4b07      	ldr	r3, [pc, #28]	; (402da4 <prvAddCurrentTaskToDelayedList+0x4c>)
  402d86:	4798      	blx	r3

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
  402d88:	4b08      	ldr	r3, [pc, #32]	; (402dac <prvAddCurrentTaskToDelayedList+0x54>)
  402d8a:	681b      	ldr	r3, [r3, #0]
  402d8c:	429c      	cmp	r4, r3
		{
			xNextTaskUnblockTime = xTimeToWake;
  402d8e:	bf3c      	itt	cc
  402d90:	4b06      	ldrcc	r3, [pc, #24]	; (402dac <prvAddCurrentTaskToDelayedList+0x54>)
  402d92:	601c      	strcc	r4, [r3, #0]
  402d94:	bd10      	pop	{r4, pc}
  402d96:	bf00      	nop
  402d98:	20018e50 	.word	0x20018e50
  402d9c:	20018e6c 	.word	0x20018e6c
  402da0:	20018e70 	.word	0x20018e70
  402da4:	004024ed 	.word	0x004024ed
  402da8:	20018d8c 	.word	0x20018d8c
  402dac:	20000038 	.word	0x20000038

00402db0 <xTaskGenericCreate>:
/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
  402db0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402db4:	b083      	sub	sp, #12
  402db6:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  402db8:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  402dbc:	9e0e      	ldr	r6, [sp, #56]	; 0x38
signed portBASE_TYPE xReturn;
tskTCB * pxNewTCB;

	configASSERT( pxTaskCode );
  402dbe:	9001      	str	r0, [sp, #4]
  402dc0:	b918      	cbnz	r0, 402dca <xTaskGenericCreate+0x1a>
  402dc2:	4b61      	ldr	r3, [pc, #388]	; (402f48 <xTaskGenericCreate+0x198>)
  402dc4:	4798      	blx	r3
  402dc6:	bf00      	nop
  402dc8:	e7fd      	b.n	402dc6 <xTaskGenericCreate+0x16>
  402dca:	4689      	mov	r9, r1
  402dcc:	4615      	mov	r5, r2
  402dce:	469b      	mov	fp, r3
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );
  402dd0:	2f06      	cmp	r7, #6
  402dd2:	d903      	bls.n	402ddc <xTaskGenericCreate+0x2c>
  402dd4:	4b5c      	ldr	r3, [pc, #368]	; (402f48 <xTaskGenericCreate+0x198>)
  402dd6:	4798      	blx	r3
  402dd8:	bf00      	nop
  402dda:	e7fd      	b.n	402dd8 <xTaskGenericCreate+0x28>
{
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
  402ddc:	2044      	movs	r0, #68	; 0x44
  402dde:	4b5b      	ldr	r3, [pc, #364]	; (402f4c <xTaskGenericCreate+0x19c>)
  402de0:	4798      	blx	r3

	if( pxNewTCB != NULL )
  402de2:	4604      	mov	r4, r0
  402de4:	2800      	cmp	r0, #0
  402de6:	f000 80aa 	beq.w	402f3e <xTaskGenericCreate+0x18e>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
  402dea:	2e00      	cmp	r6, #0
  402dec:	f040 80a4 	bne.w	402f38 <xTaskGenericCreate+0x188>
  402df0:	00a8      	lsls	r0, r5, #2
  402df2:	4b56      	ldr	r3, [pc, #344]	; (402f4c <xTaskGenericCreate+0x19c>)
  402df4:	4798      	blx	r3
  402df6:	6320      	str	r0, [r4, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
  402df8:	b918      	cbnz	r0, 402e02 <xTaskGenericCreate+0x52>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
  402dfa:	4620      	mov	r0, r4
  402dfc:	4b54      	ldr	r3, [pc, #336]	; (402f50 <xTaskGenericCreate+0x1a0>)
  402dfe:	4798      	blx	r3
  402e00:	e09d      	b.n	402f3e <xTaskGenericCreate+0x18e>
			pxNewTCB = NULL;
		}
		else
		{
			/* Just to help debugging. */
			memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( portSTACK_TYPE ) );
  402e02:	21a5      	movs	r1, #165	; 0xa5
  402e04:	00aa      	lsls	r2, r5, #2
  402e06:	4b53      	ldr	r3, [pc, #332]	; (402f54 <xTaskGenericCreate+0x1a4>)
  402e08:	4798      	blx	r3
		stack grows from high memory to low (as per the 80x86) or visa versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
  402e0a:	f105 4580 	add.w	r5, r5, #1073741824	; 0x40000000
  402e0e:	3d01      	subs	r5, #1
  402e10:	6b23      	ldr	r3, [r4, #48]	; 0x30
  402e12:	eb03 0385 	add.w	r3, r3, r5, lsl #2
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) );
  402e16:	f023 0507 	bic.w	r5, r3, #7
{
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
  402e1a:	f104 0034 	add.w	r0, r4, #52	; 0x34
  402e1e:	4649      	mov	r1, r9
  402e20:	220c      	movs	r2, #12
  402e22:	4b4d      	ldr	r3, [pc, #308]	; (402f58 <xTaskGenericCreate+0x1a8>)
  402e24:	4798      	blx	r3
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
  402e26:	2300      	movs	r3, #0
  402e28:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
  402e2c:	463e      	mov	r6, r7
  402e2e:	2f06      	cmp	r7, #6
  402e30:	bf28      	it	cs
  402e32:	2606      	movcs	r6, #6
	if( uxPriority >= configMAX_PRIORITIES )
	{
		uxPriority = configMAX_PRIORITIES - ( unsigned portBASE_TYPE ) 1U;
	}

	pxTCB->uxPriority = uxPriority;
  402e34:	62e6      	str	r6, [r4, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
  402e36:	6426      	str	r6, [r4, #64]	; 0x40
	}
	#endif

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
  402e38:	f104 0904 	add.w	r9, r4, #4
  402e3c:	4648      	mov	r0, r9
  402e3e:	f8df a168 	ldr.w	sl, [pc, #360]	; 402fa8 <xTaskGenericCreate+0x1f8>
  402e42:	47d0      	blx	sl
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
  402e44:	f104 0018 	add.w	r0, r4, #24
  402e48:	47d0      	blx	sl

	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
  402e4a:	6124      	str	r4, [r4, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
  402e4c:	f1c6 0607 	rsb	r6, r6, #7
  402e50:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
  402e52:	6264      	str	r4, [r4, #36]	; 0x24
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
  402e54:	4628      	mov	r0, r5
  402e56:	9901      	ldr	r1, [sp, #4]
  402e58:	465a      	mov	r2, fp
  402e5a:	4b40      	ldr	r3, [pc, #256]	; (402f5c <xTaskGenericCreate+0x1ac>)
  402e5c:	4798      	blx	r3
  402e5e:	6020      	str	r0, [r4, #0]
		}
		#endif

		/* Check the alignment of the initialised stack. */
		portALIGNMENT_ASSERT_pxCurrentTCB( ( ( ( unsigned long ) pxNewTCB->pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
  402e60:	f010 0f07 	tst.w	r0, #7
  402e64:	d003      	beq.n	402e6e <xTaskGenericCreate+0xbe>
  402e66:	4b38      	ldr	r3, [pc, #224]	; (402f48 <xTaskGenericCreate+0x198>)
  402e68:	4798      	blx	r3
  402e6a:	bf00      	nop
  402e6c:	e7fd      	b.n	402e6a <xTaskGenericCreate+0xba>

		if( ( void * ) pxCreatedTask != NULL )
  402e6e:	f1b8 0f00 	cmp.w	r8, #0
  402e72:	d001      	beq.n	402e78 <xTaskGenericCreate+0xc8>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
  402e74:	f8c8 4000 	str.w	r4, [r8]
		}

		/* We are going to manipulate the task queues to add this task to a
		ready list, so must make sure no interrupts occur. */
		taskENTER_CRITICAL();
  402e78:	4b39      	ldr	r3, [pc, #228]	; (402f60 <xTaskGenericCreate+0x1b0>)
  402e7a:	4798      	blx	r3
		{
			uxCurrentNumberOfTasks++;
  402e7c:	4a39      	ldr	r2, [pc, #228]	; (402f64 <xTaskGenericCreate+0x1b4>)
  402e7e:	6813      	ldr	r3, [r2, #0]
  402e80:	3301      	adds	r3, #1
  402e82:	6013      	str	r3, [r2, #0]
			if( pxCurrentTCB == NULL )
  402e84:	4b38      	ldr	r3, [pc, #224]	; (402f68 <xTaskGenericCreate+0x1b8>)
  402e86:	681b      	ldr	r3, [r3, #0]
  402e88:	bb0b      	cbnz	r3, 402ece <xTaskGenericCreate+0x11e>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
  402e8a:	4b37      	ldr	r3, [pc, #220]	; (402f68 <xTaskGenericCreate+0x1b8>)
  402e8c:	601c      	str	r4, [r3, #0]

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
  402e8e:	6813      	ldr	r3, [r2, #0]
  402e90:	2b01      	cmp	r3, #1
  402e92:	d126      	bne.n	402ee2 <xTaskGenericCreate+0x132>
  402e94:	4d35      	ldr	r5, [pc, #212]	; (402f6c <xTaskGenericCreate+0x1bc>)
  402e96:	f105 088c 	add.w	r8, r5, #140	; 0x8c
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
  402e9a:	4e35      	ldr	r6, [pc, #212]	; (402f70 <xTaskGenericCreate+0x1c0>)
  402e9c:	4628      	mov	r0, r5
  402e9e:	47b0      	blx	r6
  402ea0:	3514      	adds	r5, #20

static void prvInitialiseTaskLists( void )
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
  402ea2:	4545      	cmp	r5, r8
  402ea4:	d1fa      	bne.n	402e9c <xTaskGenericCreate+0xec>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( ( xList * ) &xDelayedTaskList1 );
  402ea6:	f8df 8104 	ldr.w	r8, [pc, #260]	; 402fac <xTaskGenericCreate+0x1fc>
  402eaa:	4640      	mov	r0, r8
  402eac:	4d30      	ldr	r5, [pc, #192]	; (402f70 <xTaskGenericCreate+0x1c0>)
  402eae:	47a8      	blx	r5
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
  402eb0:	4e30      	ldr	r6, [pc, #192]	; (402f74 <xTaskGenericCreate+0x1c4>)
  402eb2:	4630      	mov	r0, r6
  402eb4:	47a8      	blx	r5
	vListInitialise( ( xList * ) &xPendingReadyList );
  402eb6:	4830      	ldr	r0, [pc, #192]	; (402f78 <xTaskGenericCreate+0x1c8>)
  402eb8:	47a8      	blx	r5

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( ( xList * ) &xTasksWaitingTermination );
  402eba:	4830      	ldr	r0, [pc, #192]	; (402f7c <xTaskGenericCreate+0x1cc>)
  402ebc:	47a8      	blx	r5
	}
	#endif

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( ( xList * ) &xSuspendedTaskList );
  402ebe:	4830      	ldr	r0, [pc, #192]	; (402f80 <xTaskGenericCreate+0x1d0>)
  402ec0:	47a8      	blx	r5
	}
	#endif

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
  402ec2:	4b30      	ldr	r3, [pc, #192]	; (402f84 <xTaskGenericCreate+0x1d4>)
  402ec4:	f8c3 8000 	str.w	r8, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
  402ec8:	4b2f      	ldr	r3, [pc, #188]	; (402f88 <xTaskGenericCreate+0x1d8>)
  402eca:	601e      	str	r6, [r3, #0]
  402ecc:	e009      	b.n	402ee2 <xTaskGenericCreate+0x132>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
  402ece:	4b2f      	ldr	r3, [pc, #188]	; (402f8c <xTaskGenericCreate+0x1dc>)
  402ed0:	681b      	ldr	r3, [r3, #0]
  402ed2:	b933      	cbnz	r3, 402ee2 <xTaskGenericCreate+0x132>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
  402ed4:	4b24      	ldr	r3, [pc, #144]	; (402f68 <xTaskGenericCreate+0x1b8>)
  402ed6:	681b      	ldr	r3, [r3, #0]
  402ed8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  402eda:	429f      	cmp	r7, r3
					{
						pxCurrentTCB = pxNewTCB;
  402edc:	bf24      	itt	cs
  402ede:	4b22      	ldrcs	r3, [pc, #136]	; (402f68 <xTaskGenericCreate+0x1b8>)
  402ee0:	601c      	strcs	r4, [r3, #0]
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
  402ee2:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  402ee4:	4b2a      	ldr	r3, [pc, #168]	; (402f90 <xTaskGenericCreate+0x1e0>)
  402ee6:	681b      	ldr	r3, [r3, #0]
  402ee8:	4298      	cmp	r0, r3
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
  402eea:	bf84      	itt	hi
  402eec:	4b28      	ldrhi	r3, [pc, #160]	; (402f90 <xTaskGenericCreate+0x1e0>)
  402eee:	6018      	strhi	r0, [r3, #0]
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
			}
			#endif
			uxTaskNumber++;
  402ef0:	4a28      	ldr	r2, [pc, #160]	; (402f94 <xTaskGenericCreate+0x1e4>)
  402ef2:	6813      	ldr	r3, [r2, #0]
  402ef4:	3301      	adds	r3, #1
  402ef6:	6013      	str	r3, [r2, #0]

			prvAddTaskToReadyQueue( pxNewTCB );
  402ef8:	4b27      	ldr	r3, [pc, #156]	; (402f98 <xTaskGenericCreate+0x1e8>)
  402efa:	681b      	ldr	r3, [r3, #0]
  402efc:	4298      	cmp	r0, r3
  402efe:	bf84      	itt	hi
  402f00:	4b25      	ldrhi	r3, [pc, #148]	; (402f98 <xTaskGenericCreate+0x1e8>)
  402f02:	6018      	strhi	r0, [r3, #0]
  402f04:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402f08:	4b18      	ldr	r3, [pc, #96]	; (402f6c <xTaskGenericCreate+0x1bc>)
  402f0a:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  402f0e:	4649      	mov	r1, r9
  402f10:	4b22      	ldr	r3, [pc, #136]	; (402f9c <xTaskGenericCreate+0x1ec>)
  402f12:	4798      	blx	r3

			xReturn = pdPASS;
			portSETUP_TCB( pxNewTCB );
			traceTASK_CREATE( pxNewTCB );
		}
		taskEXIT_CRITICAL();
  402f14:	4b22      	ldr	r3, [pc, #136]	; (402fa0 <xTaskGenericCreate+0x1f0>)
  402f16:	4798      	blx	r3
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
	{
		if( xSchedulerRunning != pdFALSE )
  402f18:	4b1c      	ldr	r3, [pc, #112]	; (402f8c <xTaskGenericCreate+0x1dc>)
  402f1a:	681b      	ldr	r3, [r3, #0]
  402f1c:	b143      	cbz	r3, 402f30 <xTaskGenericCreate+0x180>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
  402f1e:	4b12      	ldr	r3, [pc, #72]	; (402f68 <xTaskGenericCreate+0x1b8>)
  402f20:	681b      	ldr	r3, [r3, #0]
  402f22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  402f24:	429f      	cmp	r7, r3
  402f26:	d905      	bls.n	402f34 <xTaskGenericCreate+0x184>
			{
				portYIELD_WITHIN_API();
  402f28:	4b1e      	ldr	r3, [pc, #120]	; (402fa4 <xTaskGenericCreate+0x1f4>)
  402f2a:	4798      	blx	r3
  402f2c:	2001      	movs	r0, #1
  402f2e:	e008      	b.n	402f42 <xTaskGenericCreate+0x192>
  402f30:	2001      	movs	r0, #1
  402f32:	e006      	b.n	402f42 <xTaskGenericCreate+0x192>
  402f34:	2001      	movs	r0, #1
  402f36:	e004      	b.n	402f42 <xTaskGenericCreate+0x192>
	if( pxNewTCB != NULL )
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
  402f38:	6306      	str	r6, [r0, #48]	; 0x30
  402f3a:	4630      	mov	r0, r6
  402f3c:	e761      	b.n	402e02 <xTaskGenericCreate+0x52>
		}
		taskEXIT_CRITICAL();
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
  402f3e:	f04f 30ff 	mov.w	r0, #4294967295
			}
		}
	}

	return xReturn;
}
  402f42:	b003      	add	sp, #12
  402f44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402f48:	004025b1 	.word	0x004025b1
  402f4c:	0040270d 	.word	0x0040270d
  402f50:	004027dd 	.word	0x004027dd
  402f54:	00405aa9 	.word	0x00405aa9
  402f58:	00405b45 	.word	0x00405b45
  402f5c:	00402565 	.word	0x00402565
  402f60:	004025c1 	.word	0x004025c1
  402f64:	20018e94 	.word	0x20018e94
  402f68:	20018e50 	.word	0x20018e50
  402f6c:	20018dc0 	.word	0x20018dc0
  402f70:	004024b1 	.word	0x004024b1
  402f74:	20018dac 	.word	0x20018dac
  402f78:	20018e54 	.word	0x20018e54
  402f7c:	20018d98 	.word	0x20018d98
  402f80:	20018d78 	.word	0x20018d78
  402f84:	20018d8c 	.word	0x20018d8c
  402f88:	20018e70 	.word	0x20018e70
  402f8c:	20018d90 	.word	0x20018d90
  402f90:	20018e98 	.word	0x20018e98
  402f94:	20018e78 	.word	0x20018e78
  402f98:	20018e74 	.word	0x20018e74
  402f9c:	004024d1 	.word	0x004024d1
  402fa0:	004025e1 	.word	0x004025e1
  402fa4:	004025a1 	.word	0x004025a1
  402fa8:	004024c9 	.word	0x004024c9
  402fac:	20018e7c 	.word	0x20018e7c

00402fb0 <vTaskStartScheduler>:
 * PUBLIC SCHEDULER CONTROL documented in task.h
 *----------------------------------------------------------*/


void vTaskStartScheduler( void )
{
  402fb0:	b510      	push	{r4, lr}
  402fb2:	b084      	sub	sp, #16
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle );
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );
  402fb4:	2300      	movs	r3, #0
  402fb6:	9300      	str	r3, [sp, #0]
  402fb8:	9301      	str	r3, [sp, #4]
  402fba:	9302      	str	r3, [sp, #8]
  402fbc:	9303      	str	r3, [sp, #12]
  402fbe:	480f      	ldr	r0, [pc, #60]	; (402ffc <vTaskStartScheduler+0x4c>)
  402fc0:	490f      	ldr	r1, [pc, #60]	; (403000 <vTaskStartScheduler+0x50>)
  402fc2:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
  402fc6:	4c0f      	ldr	r4, [pc, #60]	; (403004 <vTaskStartScheduler+0x54>)
  402fc8:	47a0      	blx	r4
	}
	#endif

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
  402fca:	2801      	cmp	r0, #1
  402fcc:	d10e      	bne.n	402fec <vTaskStartScheduler+0x3c>
		{
			xReturn = xTimerCreateTimerTask();
  402fce:	4b0e      	ldr	r3, [pc, #56]	; (403008 <vTaskStartScheduler+0x58>)
  402fd0:	4798      	blx	r3
		}
	}
	#endif

	if( xReturn == pdPASS )
  402fd2:	2801      	cmp	r0, #1
  402fd4:	d10a      	bne.n	402fec <vTaskStartScheduler+0x3c>
		so interrupts will automatically get re-enabled when the first task
		starts to run.

		STEPPING THROUGH HERE USING A DEBUGGER CAN CAUSE BIG PROBLEMS IF THE
		DEBUGGER ALLOWS INTERRUPTS TO BE PROCESSED. */
		portDISABLE_INTERRUPTS();
  402fd6:	4b0d      	ldr	r3, [pc, #52]	; (40300c <vTaskStartScheduler+0x5c>)
  402fd8:	4798      	blx	r3

		xSchedulerRunning = pdTRUE;
  402fda:	2201      	movs	r2, #1
  402fdc:	4b0c      	ldr	r3, [pc, #48]	; (403010 <vTaskStartScheduler+0x60>)
  402fde:	601a      	str	r2, [r3, #0]
		xTickCount = ( portTickType ) 0U;
  402fe0:	2200      	movs	r2, #0
  402fe2:	4b0c      	ldr	r3, [pc, #48]	; (403014 <vTaskStartScheduler+0x64>)
  402fe4:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
  402fe6:	4b0c      	ldr	r3, [pc, #48]	; (403018 <vTaskStartScheduler+0x68>)
  402fe8:	4798      	blx	r3
  402fea:	e004      	b.n	402ff6 <vTaskStartScheduler+0x46>
			/* Should only reach here if a task calls xTaskEndScheduler(). */
		}
	}

	/* This line will only be reached if the kernel could not be started. */
	configASSERT( xReturn );
  402fec:	b918      	cbnz	r0, 402ff6 <vTaskStartScheduler+0x46>
  402fee:	4b07      	ldr	r3, [pc, #28]	; (40300c <vTaskStartScheduler+0x5c>)
  402ff0:	4798      	blx	r3
  402ff2:	bf00      	nop
  402ff4:	e7fd      	b.n	402ff2 <vTaskStartScheduler+0x42>
}
  402ff6:	b004      	add	sp, #16
  402ff8:	bd10      	pop	{r4, pc}
  402ffa:	bf00      	nop
  402ffc:	004032b9 	.word	0x004032b9
  403000:	00405d38 	.word	0x00405d38
  403004:	00402db1 	.word	0x00402db1
  403008:	00403789 	.word	0x00403789
  40300c:	004025b1 	.word	0x004025b1
  403010:	20018d90 	.word	0x20018d90
  403014:	20018e6c 	.word	0x20018e6c
  403018:	0040267d 	.word	0x0040267d

0040301c <vTaskSuspendAll>:

void vTaskSuspendAll( void )
{
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
  40301c:	4a02      	ldr	r2, [pc, #8]	; (403028 <vTaskSuspendAll+0xc>)
  40301e:	6813      	ldr	r3, [r2, #0]
  403020:	3301      	adds	r3, #1
  403022:	6013      	str	r3, [r2, #0]
  403024:	4770      	bx	lr
  403026:	bf00      	nop
  403028:	20018e4c 	.word	0x20018e4c

0040302c <xTaskGetTickCount>:
 *----------------------------------------------------------*/



portTickType xTaskGetTickCount( void )
{
  40302c:	b510      	push	{r4, lr}
portTickType xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
  40302e:	4b04      	ldr	r3, [pc, #16]	; (403040 <xTaskGetTickCount+0x14>)
  403030:	4798      	blx	r3
	{
		xTicks = xTickCount;
  403032:	4b04      	ldr	r3, [pc, #16]	; (403044 <xTaskGetTickCount+0x18>)
  403034:	681c      	ldr	r4, [r3, #0]
	}
	taskEXIT_CRITICAL();
  403036:	4b04      	ldr	r3, [pc, #16]	; (403048 <xTaskGetTickCount+0x1c>)
  403038:	4798      	blx	r3

	return xTicks;
}
  40303a:	4620      	mov	r0, r4
  40303c:	bd10      	pop	{r4, pc}
  40303e:	bf00      	nop
  403040:	004025c1 	.word	0x004025c1
  403044:	20018e6c 	.word	0x20018e6c
  403048:	004025e1 	.word	0x004025e1

0040304c <vTaskIncrementTick>:
 * SCHEDULER INTERNALS AVAILABLE FOR PORTING PURPOSES
 * documented in task.h
 *----------------------------------------------------------*/

void vTaskIncrementTick( void )
{
  40304c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  403050:	4b3a      	ldr	r3, [pc, #232]	; (40313c <vTaskIncrementTick+0xf0>)
  403052:	681b      	ldr	r3, [r3, #0]
  403054:	2b00      	cmp	r3, #0
  403056:	d16b      	bne.n	403130 <vTaskIncrementTick+0xe4>
	{
		++xTickCount;
  403058:	4b39      	ldr	r3, [pc, #228]	; (403140 <vTaskIncrementTick+0xf4>)
  40305a:	681a      	ldr	r2, [r3, #0]
  40305c:	3201      	adds	r2, #1
  40305e:	601a      	str	r2, [r3, #0]
		if( xTickCount == ( portTickType ) 0U )
  403060:	681b      	ldr	r3, [r3, #0]
  403062:	bb03      	cbnz	r3, 4030a6 <vTaskIncrementTick+0x5a>
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
  403064:	4b37      	ldr	r3, [pc, #220]	; (403144 <vTaskIncrementTick+0xf8>)
  403066:	681b      	ldr	r3, [r3, #0]
  403068:	681b      	ldr	r3, [r3, #0]
  40306a:	b11b      	cbz	r3, 403074 <vTaskIncrementTick+0x28>
  40306c:	4b36      	ldr	r3, [pc, #216]	; (403148 <vTaskIncrementTick+0xfc>)
  40306e:	4798      	blx	r3
  403070:	bf00      	nop
  403072:	e7fd      	b.n	403070 <vTaskIncrementTick+0x24>

			pxTemp = pxDelayedTaskList;
  403074:	4b33      	ldr	r3, [pc, #204]	; (403144 <vTaskIncrementTick+0xf8>)
  403076:	6819      	ldr	r1, [r3, #0]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
  403078:	4a34      	ldr	r2, [pc, #208]	; (40314c <vTaskIncrementTick+0x100>)
  40307a:	6810      	ldr	r0, [r2, #0]
  40307c:	6018      	str	r0, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
  40307e:	6011      	str	r1, [r2, #0]
			xNumOfOverflows++;
  403080:	4933      	ldr	r1, [pc, #204]	; (403150 <vTaskIncrementTick+0x104>)
  403082:	680a      	ldr	r2, [r1, #0]
  403084:	3201      	adds	r2, #1
  403086:	600a      	str	r2, [r1, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  403088:	681b      	ldr	r3, [r3, #0]
  40308a:	681b      	ldr	r3, [r3, #0]
  40308c:	b923      	cbnz	r3, 403098 <vTaskIncrementTick+0x4c>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
  40308e:	f04f 32ff 	mov.w	r2, #4294967295
  403092:	4b30      	ldr	r3, [pc, #192]	; (403154 <vTaskIncrementTick+0x108>)
  403094:	601a      	str	r2, [r3, #0]
  403096:	e006      	b.n	4030a6 <vTaskIncrementTick+0x5a>
			{
				/* The new current delayed list is not empty, get the value of
				the item at the head of the delayed list.  This is the time at
				which the task at the head of the delayed list should be removed
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  403098:	4b2a      	ldr	r3, [pc, #168]	; (403144 <vTaskIncrementTick+0xf8>)
  40309a:	681b      	ldr	r3, [r3, #0]
  40309c:	68db      	ldr	r3, [r3, #12]
  40309e:	68db      	ldr	r3, [r3, #12]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
  4030a0:	685a      	ldr	r2, [r3, #4]
  4030a2:	4b2c      	ldr	r3, [pc, #176]	; (403154 <vTaskIncrementTick+0x108>)
  4030a4:	601a      	str	r2, [r3, #0]
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
  4030a6:	4b26      	ldr	r3, [pc, #152]	; (403140 <vTaskIncrementTick+0xf4>)
  4030a8:	681a      	ldr	r2, [r3, #0]
  4030aa:	4b2a      	ldr	r3, [pc, #168]	; (403154 <vTaskIncrementTick+0x108>)
  4030ac:	681b      	ldr	r3, [r3, #0]
  4030ae:	429a      	cmp	r2, r3
  4030b0:	d342      	bcc.n	403138 <vTaskIncrementTick+0xec>
  4030b2:	4b24      	ldr	r3, [pc, #144]	; (403144 <vTaskIncrementTick+0xf8>)
  4030b4:	681b      	ldr	r3, [r3, #0]
  4030b6:	681b      	ldr	r3, [r3, #0]
  4030b8:	b16b      	cbz	r3, 4030d6 <vTaskIncrementTick+0x8a>
  4030ba:	4b22      	ldr	r3, [pc, #136]	; (403144 <vTaskIncrementTick+0xf8>)
  4030bc:	681b      	ldr	r3, [r3, #0]
  4030be:	68db      	ldr	r3, [r3, #12]
  4030c0:	68dc      	ldr	r4, [r3, #12]
  4030c2:	6863      	ldr	r3, [r4, #4]
  4030c4:	4a1e      	ldr	r2, [pc, #120]	; (403140 <vTaskIncrementTick+0xf4>)
  4030c6:	6812      	ldr	r2, [r2, #0]
  4030c8:	4293      	cmp	r3, r2
  4030ca:	d813      	bhi.n	4030f4 <vTaskIncrementTick+0xa8>
  4030cc:	4e22      	ldr	r6, [pc, #136]	; (403158 <vTaskIncrementTick+0x10c>)
  4030ce:	4f23      	ldr	r7, [pc, #140]	; (40315c <vTaskIncrementTick+0x110>)
  4030d0:	f8df 8094 	ldr.w	r8, [pc, #148]	; 403168 <vTaskIncrementTick+0x11c>
  4030d4:	e012      	b.n	4030fc <vTaskIncrementTick+0xb0>
  4030d6:	f04f 32ff 	mov.w	r2, #4294967295
  4030da:	4b1e      	ldr	r3, [pc, #120]	; (403154 <vTaskIncrementTick+0x108>)
  4030dc:	601a      	str	r2, [r3, #0]
  4030de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4030e2:	4b18      	ldr	r3, [pc, #96]	; (403144 <vTaskIncrementTick+0xf8>)
  4030e4:	681b      	ldr	r3, [r3, #0]
  4030e6:	68db      	ldr	r3, [r3, #12]
  4030e8:	68dc      	ldr	r4, [r3, #12]
  4030ea:	6863      	ldr	r3, [r4, #4]
  4030ec:	4a14      	ldr	r2, [pc, #80]	; (403140 <vTaskIncrementTick+0xf4>)
  4030ee:	6812      	ldr	r2, [r2, #0]
  4030f0:	4293      	cmp	r3, r2
  4030f2:	d903      	bls.n	4030fc <vTaskIncrementTick+0xb0>
  4030f4:	4a17      	ldr	r2, [pc, #92]	; (403154 <vTaskIncrementTick+0x108>)
  4030f6:	6013      	str	r3, [r2, #0]
  4030f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4030fc:	1d25      	adds	r5, r4, #4
  4030fe:	4628      	mov	r0, r5
  403100:	47b0      	blx	r6
  403102:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  403104:	b113      	cbz	r3, 40310c <vTaskIncrementTick+0xc0>
  403106:	f104 0018 	add.w	r0, r4, #24
  40310a:	47b0      	blx	r6
  40310c:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  40310e:	683b      	ldr	r3, [r7, #0]
  403110:	4298      	cmp	r0, r3
  403112:	bf88      	it	hi
  403114:	6038      	strhi	r0, [r7, #0]
  403116:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  40311a:	eb08 0080 	add.w	r0, r8, r0, lsl #2
  40311e:	4629      	mov	r1, r5
  403120:	4b0f      	ldr	r3, [pc, #60]	; (403160 <vTaskIncrementTick+0x114>)
  403122:	4798      	blx	r3
  403124:	4b07      	ldr	r3, [pc, #28]	; (403144 <vTaskIncrementTick+0xf8>)
  403126:	681b      	ldr	r3, [r3, #0]
  403128:	681b      	ldr	r3, [r3, #0]
  40312a:	2b00      	cmp	r3, #0
  40312c:	d1d9      	bne.n	4030e2 <vTaskIncrementTick+0x96>
  40312e:	e7d2      	b.n	4030d6 <vTaskIncrementTick+0x8a>
	}
	else
	{
		++uxMissedTicks;
  403130:	4a0c      	ldr	r2, [pc, #48]	; (403164 <vTaskIncrementTick+0x118>)
  403132:	6813      	ldr	r3, [r2, #0]
  403134:	3301      	adds	r3, #1
  403136:	6013      	str	r3, [r2, #0]
  403138:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40313c:	20018e4c 	.word	0x20018e4c
  403140:	20018e6c 	.word	0x20018e6c
  403144:	20018d8c 	.word	0x20018d8c
  403148:	004025b1 	.word	0x004025b1
  40314c:	20018e70 	.word	0x20018e70
  403150:	20018e68 	.word	0x20018e68
  403154:	20000038 	.word	0x20000038
  403158:	00402529 	.word	0x00402529
  40315c:	20018e74 	.word	0x20018e74
  403160:	004024d1 	.word	0x004024d1
  403164:	20018d74 	.word	0x20018d74
  403168:	20018dc0 	.word	0x20018dc0

0040316c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE != 0  */
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
  40316c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
  403170:	4b30      	ldr	r3, [pc, #192]	; (403234 <xTaskResumeAll+0xc8>)
  403172:	681b      	ldr	r3, [r3, #0]
  403174:	b91b      	cbnz	r3, 40317e <xTaskResumeAll+0x12>
  403176:	4b30      	ldr	r3, [pc, #192]	; (403238 <xTaskResumeAll+0xcc>)
  403178:	4798      	blx	r3
  40317a:	bf00      	nop
  40317c:	e7fd      	b.n	40317a <xTaskResumeAll+0xe>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
  40317e:	4b2f      	ldr	r3, [pc, #188]	; (40323c <xTaskResumeAll+0xd0>)
  403180:	4798      	blx	r3
	{
		--uxSchedulerSuspended;
  403182:	4b2c      	ldr	r3, [pc, #176]	; (403234 <xTaskResumeAll+0xc8>)
  403184:	681a      	ldr	r2, [r3, #0]
  403186:	3a01      	subs	r2, #1
  403188:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  40318a:	681b      	ldr	r3, [r3, #0]
  40318c:	2b00      	cmp	r3, #0
  40318e:	d149      	bne.n	403224 <xTaskResumeAll+0xb8>
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0U )
  403190:	4b2b      	ldr	r3, [pc, #172]	; (403240 <xTaskResumeAll+0xd4>)
  403192:	681b      	ldr	r3, [r3, #0]
  403194:	bb03      	cbnz	r3, 4031d8 <xTaskResumeAll+0x6c>
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
  403196:	2400      	movs	r4, #0
  403198:	e047      	b.n	40322a <xTaskResumeAll+0xbe>

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
  40319a:	f8d8 300c 	ldr.w	r3, [r8, #12]
  40319e:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xEventListItem ) );
  4031a0:	f104 0018 	add.w	r0, r4, #24
  4031a4:	47b8      	blx	r7
					uxListRemove( &( pxTCB->xGenericListItem ) );
  4031a6:	f104 0904 	add.w	r9, r4, #4
  4031aa:	4648      	mov	r0, r9
  4031ac:	47b8      	blx	r7
					prvAddTaskToReadyQueue( pxTCB );
  4031ae:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  4031b0:	6833      	ldr	r3, [r6, #0]
  4031b2:	4298      	cmp	r0, r3
  4031b4:	bf88      	it	hi
  4031b6:	6030      	strhi	r0, [r6, #0]
  4031b8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4031bc:	4b21      	ldr	r3, [pc, #132]	; (403244 <xTaskResumeAll+0xd8>)
  4031be:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  4031c2:	4649      	mov	r1, r9
  4031c4:	4b20      	ldr	r3, [pc, #128]	; (403248 <xTaskResumeAll+0xdc>)
  4031c6:	4798      	blx	r3

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  4031c8:	4b20      	ldr	r3, [pc, #128]	; (40324c <xTaskResumeAll+0xe0>)
  4031ca:	681b      	ldr	r3, [r3, #0]
  4031cc:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  4031ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
					{
						xYieldRequired = pdTRUE;
  4031d0:	429a      	cmp	r2, r3
  4031d2:	bf28      	it	cs
  4031d4:	2501      	movcs	r5, #1
  4031d6:	e004      	b.n	4031e2 <xTaskResumeAll+0x76>
  4031d8:	2500      	movs	r5, #0
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
  4031da:	f8df 8090 	ldr.w	r8, [pc, #144]	; 40326c <xTaskResumeAll+0x100>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
					uxListRemove( &( pxTCB->xEventListItem ) );
  4031de:	4f1c      	ldr	r7, [pc, #112]	; (403250 <xTaskResumeAll+0xe4>)
					uxListRemove( &( pxTCB->xGenericListItem ) );
					prvAddTaskToReadyQueue( pxTCB );
  4031e0:	4e1c      	ldr	r6, [pc, #112]	; (403254 <xTaskResumeAll+0xe8>)
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
  4031e2:	f8d8 3000 	ldr.w	r3, [r8]
  4031e6:	2b00      	cmp	r3, #0
  4031e8:	d1d7      	bne.n	40319a <xTaskResumeAll+0x2e>
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
  4031ea:	4b1b      	ldr	r3, [pc, #108]	; (403258 <xTaskResumeAll+0xec>)
  4031ec:	681b      	ldr	r3, [r3, #0]
  4031ee:	b163      	cbz	r3, 40320a <xTaskResumeAll+0x9e>
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
  4031f0:	4b19      	ldr	r3, [pc, #100]	; (403258 <xTaskResumeAll+0xec>)
  4031f2:	681b      	ldr	r3, [r3, #0]
  4031f4:	b17b      	cbz	r3, 403216 <xTaskResumeAll+0xaa>
					{
						vTaskIncrementTick();
  4031f6:	4d19      	ldr	r5, [pc, #100]	; (40325c <xTaskResumeAll+0xf0>)
						--uxMissedTicks;
  4031f8:	4c17      	ldr	r4, [pc, #92]	; (403258 <xTaskResumeAll+0xec>)
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
					{
						vTaskIncrementTick();
  4031fa:	47a8      	blx	r5
						--uxMissedTicks;
  4031fc:	6823      	ldr	r3, [r4, #0]
  4031fe:	3b01      	subs	r3, #1
  403200:	6023      	str	r3, [r4, #0]
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
  403202:	6823      	ldr	r3, [r4, #0]
  403204:	2b00      	cmp	r3, #0
  403206:	d1f8      	bne.n	4031fa <xTaskResumeAll+0x8e>
  403208:	e005      	b.n	403216 <xTaskResumeAll+0xaa>
						xYieldRequired = pdTRUE;
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
  40320a:	2d01      	cmp	r5, #1
  40320c:	d003      	beq.n	403216 <xTaskResumeAll+0xaa>
  40320e:	4b14      	ldr	r3, [pc, #80]	; (403260 <xTaskResumeAll+0xf4>)
  403210:	681b      	ldr	r3, [r3, #0]
  403212:	2b01      	cmp	r3, #1
  403214:	d108      	bne.n	403228 <xTaskResumeAll+0xbc>
				{
					xAlreadyYielded = pdTRUE;
					xMissedYield = pdFALSE;
  403216:	2200      	movs	r2, #0
  403218:	4b11      	ldr	r3, [pc, #68]	; (403260 <xTaskResumeAll+0xf4>)
  40321a:	601a      	str	r2, [r3, #0]
					portYIELD_WITHIN_API();
  40321c:	4b11      	ldr	r3, [pc, #68]	; (403264 <xTaskResumeAll+0xf8>)
  40321e:	4798      	blx	r3
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
				{
					xAlreadyYielded = pdTRUE;
  403220:	2401      	movs	r4, #1
  403222:	e002      	b.n	40322a <xTaskResumeAll+0xbe>
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
  403224:	2400      	movs	r4, #0
  403226:	e000      	b.n	40322a <xTaskResumeAll+0xbe>
  403228:	2400      	movs	r4, #0
					portYIELD_WITHIN_API();
				}
			}
		}
	}
	taskEXIT_CRITICAL();
  40322a:	4b0f      	ldr	r3, [pc, #60]	; (403268 <xTaskResumeAll+0xfc>)
  40322c:	4798      	blx	r3

	return xAlreadyYielded;
}
  40322e:	4620      	mov	r0, r4
  403230:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403234:	20018e4c 	.word	0x20018e4c
  403238:	004025b1 	.word	0x004025b1
  40323c:	004025c1 	.word	0x004025c1
  403240:	20018e94 	.word	0x20018e94
  403244:	20018dc0 	.word	0x20018dc0
  403248:	004024d1 	.word	0x004024d1
  40324c:	20018e50 	.word	0x20018e50
  403250:	00402529 	.word	0x00402529
  403254:	20018e74 	.word	0x20018e74
  403258:	20018d74 	.word	0x20018d74
  40325c:	0040304d 	.word	0x0040304d
  403260:	20018e90 	.word	0x20018e90
  403264:	004025a1 	.word	0x004025a1
  403268:	004025e1 	.word	0x004025e1
  40326c:	20018e54 	.word	0x20018e54

00403270 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( portTickType xTicksToDelay )
	{
  403270:	b510      	push	{r4, lr}
	portTickType xTimeToWake;
	signed portBASE_TYPE xAlreadyYielded = pdFALSE;

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( portTickType ) 0U )
  403272:	b180      	cbz	r0, 403296 <vTaskDelay+0x26>
  403274:	4604      	mov	r4, r0
		{
			vTaskSuspendAll();
  403276:	4b09      	ldr	r3, [pc, #36]	; (40329c <vTaskDelay+0x2c>)
  403278:	4798      	blx	r3
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
  40327a:	4b09      	ldr	r3, [pc, #36]	; (4032a0 <vTaskDelay+0x30>)
  40327c:	681b      	ldr	r3, [r3, #0]
  40327e:	441c      	add	r4, r3

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
  403280:	4b08      	ldr	r3, [pc, #32]	; (4032a4 <vTaskDelay+0x34>)
  403282:	6818      	ldr	r0, [r3, #0]
  403284:	3004      	adds	r0, #4
  403286:	4b08      	ldr	r3, [pc, #32]	; (4032a8 <vTaskDelay+0x38>)
  403288:	4798      	blx	r3
					/* The current task must be in a ready list, so there is
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  40328a:	4620      	mov	r0, r4
  40328c:	4b07      	ldr	r3, [pc, #28]	; (4032ac <vTaskDelay+0x3c>)
  40328e:	4798      	blx	r3
			}
			xAlreadyYielded = xTaskResumeAll();
  403290:	4b07      	ldr	r3, [pc, #28]	; (4032b0 <vTaskDelay+0x40>)
  403292:	4798      	blx	r3
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
  403294:	b908      	cbnz	r0, 40329a <vTaskDelay+0x2a>
		{
			portYIELD_WITHIN_API();
  403296:	4b07      	ldr	r3, [pc, #28]	; (4032b4 <vTaskDelay+0x44>)
  403298:	4798      	blx	r3
  40329a:	bd10      	pop	{r4, pc}
  40329c:	0040301d 	.word	0x0040301d
  4032a0:	20018e6c 	.word	0x20018e6c
  4032a4:	20018e50 	.word	0x20018e50
  4032a8:	00402529 	.word	0x00402529
  4032ac:	00402d59 	.word	0x00402d59
  4032b0:	0040316d 	.word	0x0040316d
  4032b4:	004025a1 	.word	0x004025a1

004032b8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
  4032b8:	b580      	push	{r7, lr}
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
  4032ba:	4d16      	ldr	r5, [pc, #88]	; (403314 <prvIdleTask+0x5c>)
		{
			vTaskSuspendAll();
  4032bc:	f8df 807c 	ldr.w	r8, [pc, #124]	; 40333c <prvIdleTask+0x84>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  4032c0:	4e15      	ldr	r6, [pc, #84]	; (403318 <prvIdleTask+0x60>)
			xTaskResumeAll();
  4032c2:	4f16      	ldr	r7, [pc, #88]	; (40331c <prvIdleTask+0x64>)
  4032c4:	e019      	b.n	4032fa <prvIdleTask+0x42>

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
		{
			vTaskSuspendAll();
  4032c6:	47c0      	blx	r8
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  4032c8:	6834      	ldr	r4, [r6, #0]
			xTaskResumeAll();
  4032ca:	47b8      	blx	r7

			if( xListIsEmpty == pdFALSE )
  4032cc:	b1ac      	cbz	r4, 4032fa <prvIdleTask+0x42>
			{
				tskTCB *pxTCB;

				taskENTER_CRITICAL();
  4032ce:	4b14      	ldr	r3, [pc, #80]	; (403320 <prvIdleTask+0x68>)
  4032d0:	4798      	blx	r3
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
  4032d2:	68f3      	ldr	r3, [r6, #12]
  4032d4:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xGenericListItem ) );
  4032d6:	1d20      	adds	r0, r4, #4
  4032d8:	4b12      	ldr	r3, [pc, #72]	; (403324 <prvIdleTask+0x6c>)
  4032da:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
  4032dc:	4a12      	ldr	r2, [pc, #72]	; (403328 <prvIdleTask+0x70>)
  4032de:	6813      	ldr	r3, [r2, #0]
  4032e0:	3b01      	subs	r3, #1
  4032e2:	6013      	str	r3, [r2, #0]
					--uxTasksDeleted;
  4032e4:	682b      	ldr	r3, [r5, #0]
  4032e6:	3b01      	subs	r3, #1
  4032e8:	602b      	str	r3, [r5, #0]
				}
				taskEXIT_CRITICAL();
  4032ea:	4b10      	ldr	r3, [pc, #64]	; (40332c <prvIdleTask+0x74>)
  4032ec:	4798      	blx	r3
		want to allocate and clean RAM statically. */
		portCLEAN_UP_TCB( pxTCB );

		/* Free up the memory allocated by the scheduler for the task.  It is up to
		the task to free any memory allocated at the application level. */
		vPortFreeAligned( pxTCB->pxStack );
  4032ee:	6b20      	ldr	r0, [r4, #48]	; 0x30
  4032f0:	f8df 904c 	ldr.w	r9, [pc, #76]	; 403340 <prvIdleTask+0x88>
  4032f4:	47c8      	blx	r9
		vPortFree( pxTCB );
  4032f6:	4620      	mov	r0, r4
  4032f8:	47c8      	blx	r9
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
  4032fa:	682b      	ldr	r3, [r5, #0]
  4032fc:	2b00      	cmp	r3, #0
  4032fe:	d1e2      	bne.n	4032c6 <prvIdleTask+0xe>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
  403300:	4b0b      	ldr	r3, [pc, #44]	; (403330 <prvIdleTask+0x78>)
  403302:	681b      	ldr	r3, [r3, #0]
  403304:	2b01      	cmp	r3, #1
  403306:	d901      	bls.n	40330c <prvIdleTask+0x54>
			{
				taskYIELD();
  403308:	4b0a      	ldr	r3, [pc, #40]	; (403334 <prvIdleTask+0x7c>)
  40330a:	4798      	blx	r3
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
  40330c:	4b0a      	ldr	r3, [pc, #40]	; (403338 <prvIdleTask+0x80>)
  40330e:	4798      	blx	r3
				}
				xTaskResumeAll();
			}
		}
		#endif
	}
  403310:	e7f3      	b.n	4032fa <prvIdleTask+0x42>
  403312:	bf00      	nop
  403314:	20018d94 	.word	0x20018d94
  403318:	20018d98 	.word	0x20018d98
  40331c:	0040316d 	.word	0x0040316d
  403320:	004025c1 	.word	0x004025c1
  403324:	00402529 	.word	0x00402529
  403328:	20018e94 	.word	0x20018e94
  40332c:	004025e1 	.word	0x004025e1
  403330:	20018dc0 	.word	0x20018dc0
  403334:	004025a1 	.word	0x004025a1
  403338:	0040444d 	.word	0x0040444d
  40333c:	0040301d 	.word	0x0040301d
  403340:	004027dd 	.word	0x004027dd

00403344 <vTaskSwitchContext>:
#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
  403344:	4b28      	ldr	r3, [pc, #160]	; (4033e8 <vTaskSwitchContext+0xa4>)
  403346:	681b      	ldr	r3, [r3, #0]
  403348:	b11b      	cbz	r3, 403352 <vTaskSwitchContext+0xe>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
  40334a:	2201      	movs	r2, #1
  40334c:	4b27      	ldr	r3, [pc, #156]	; (4033ec <vTaskSwitchContext+0xa8>)
  40334e:	601a      	str	r2, [r3, #0]
  403350:	4770      	bx	lr

#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
  403352:	b510      	push	{r4, lr}
				pxCurrentTCB->ulRunTimeCounter += ( ulTempCounter - ulTaskSwitchedInTime );
				ulTaskSwitchedInTime = ulTempCounter;
		}
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
  403354:	4b26      	ldr	r3, [pc, #152]	; (4033f0 <vTaskSwitchContext+0xac>)
  403356:	681a      	ldr	r2, [r3, #0]
  403358:	681b      	ldr	r3, [r3, #0]
  40335a:	6812      	ldr	r2, [r2, #0]
  40335c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40335e:	429a      	cmp	r2, r3
  403360:	d805      	bhi.n	40336e <vTaskSwitchContext+0x2a>
  403362:	4b23      	ldr	r3, [pc, #140]	; (4033f0 <vTaskSwitchContext+0xac>)
  403364:	6818      	ldr	r0, [r3, #0]
  403366:	6819      	ldr	r1, [r3, #0]
  403368:	3134      	adds	r1, #52	; 0x34
  40336a:	4b22      	ldr	r3, [pc, #136]	; (4033f4 <vTaskSwitchContext+0xb0>)
  40336c:	4798      	blx	r3
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
  40336e:	4b22      	ldr	r3, [pc, #136]	; (4033f8 <vTaskSwitchContext+0xb4>)
  403370:	681b      	ldr	r3, [r3, #0]
  403372:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  403376:	009b      	lsls	r3, r3, #2
  403378:	4a20      	ldr	r2, [pc, #128]	; (4033fc <vTaskSwitchContext+0xb8>)
  40337a:	58d3      	ldr	r3, [r2, r3]
  40337c:	b9ab      	cbnz	r3, 4033aa <vTaskSwitchContext+0x66>
  40337e:	4b1e      	ldr	r3, [pc, #120]	; (4033f8 <vTaskSwitchContext+0xb4>)
  403380:	681b      	ldr	r3, [r3, #0]
  403382:	b123      	cbz	r3, 40338e <vTaskSwitchContext+0x4a>
  403384:	4a1c      	ldr	r2, [pc, #112]	; (4033f8 <vTaskSwitchContext+0xb4>)
  403386:	491d      	ldr	r1, [pc, #116]	; (4033fc <vTaskSwitchContext+0xb8>)
  403388:	e005      	b.n	403396 <vTaskSwitchContext+0x52>
  40338a:	6813      	ldr	r3, [r2, #0]
  40338c:	b91b      	cbnz	r3, 403396 <vTaskSwitchContext+0x52>
  40338e:	4b1c      	ldr	r3, [pc, #112]	; (403400 <vTaskSwitchContext+0xbc>)
  403390:	4798      	blx	r3
  403392:	bf00      	nop
  403394:	e7fd      	b.n	403392 <vTaskSwitchContext+0x4e>
  403396:	6813      	ldr	r3, [r2, #0]
  403398:	3b01      	subs	r3, #1
  40339a:	6013      	str	r3, [r2, #0]
  40339c:	6813      	ldr	r3, [r2, #0]
  40339e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4033a2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
  4033a6:	2b00      	cmp	r3, #0
  4033a8:	d0ef      	beq.n	40338a <vTaskSwitchContext+0x46>
  4033aa:	4b13      	ldr	r3, [pc, #76]	; (4033f8 <vTaskSwitchContext+0xb4>)
  4033ac:	681b      	ldr	r3, [r3, #0]
  4033ae:	4a13      	ldr	r2, [pc, #76]	; (4033fc <vTaskSwitchContext+0xb8>)
  4033b0:	0099      	lsls	r1, r3, #2
  4033b2:	18c8      	adds	r0, r1, r3
  4033b4:	eb02 0080 	add.w	r0, r2, r0, lsl #2
  4033b8:	6844      	ldr	r4, [r0, #4]
  4033ba:	6864      	ldr	r4, [r4, #4]
  4033bc:	6044      	str	r4, [r0, #4]
  4033be:	4602      	mov	r2, r0
  4033c0:	3208      	adds	r2, #8
  4033c2:	4294      	cmp	r4, r2
  4033c4:	d106      	bne.n	4033d4 <vTaskSwitchContext+0x90>
  4033c6:	6860      	ldr	r0, [r4, #4]
  4033c8:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  4033cc:	4a0b      	ldr	r2, [pc, #44]	; (4033fc <vTaskSwitchContext+0xb8>)
  4033ce:	eb02 0281 	add.w	r2, r2, r1, lsl #2
  4033d2:	6050      	str	r0, [r2, #4]
  4033d4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4033d8:	4a08      	ldr	r2, [pc, #32]	; (4033fc <vTaskSwitchContext+0xb8>)
  4033da:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  4033de:	685b      	ldr	r3, [r3, #4]
  4033e0:	68da      	ldr	r2, [r3, #12]
  4033e2:	4b03      	ldr	r3, [pc, #12]	; (4033f0 <vTaskSwitchContext+0xac>)
  4033e4:	601a      	str	r2, [r3, #0]
  4033e6:	bd10      	pop	{r4, pc}
  4033e8:	20018e4c 	.word	0x20018e4c
  4033ec:	20018e90 	.word	0x20018e90
  4033f0:	20018e50 	.word	0x20018e50
  4033f4:	00404451 	.word	0x00404451
  4033f8:	20018e74 	.word	0x20018e74
  4033fc:	20018dc0 	.word	0x20018dc0
  403400:	004025b1 	.word	0x004025b1

00403404 <vTaskPlaceOnEventList>:
	}
}
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( const xList * const pxEventList, portTickType xTicksToWait )
{
  403404:	b538      	push	{r3, r4, r5, lr}
portTickType xTimeToWake;

	configASSERT( pxEventList );
  403406:	b918      	cbnz	r0, 403410 <vTaskPlaceOnEventList+0xc>
  403408:	4b0e      	ldr	r3, [pc, #56]	; (403444 <vTaskPlaceOnEventList+0x40>)
  40340a:	4798      	blx	r3
  40340c:	bf00      	nop
  40340e:	e7fd      	b.n	40340c <vTaskPlaceOnEventList+0x8>
  403410:	460c      	mov	r4, r1
	SCHEDULER SUSPENDED. */

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event. */
	vListInsert( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
  403412:	4d0d      	ldr	r5, [pc, #52]	; (403448 <vTaskPlaceOnEventList+0x44>)
  403414:	6829      	ldr	r1, [r5, #0]
  403416:	3118      	adds	r1, #24
  403418:	4b0c      	ldr	r3, [pc, #48]	; (40344c <vTaskPlaceOnEventList+0x48>)
  40341a:	4798      	blx	r3

	/* We must remove ourselves from the ready list before adding ourselves
	to the blocked list as the same list item is used for both lists.  We have
	exclusive access to the ready lists as the scheduler is locked. */
	if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
  40341c:	6828      	ldr	r0, [r5, #0]
  40341e:	3004      	adds	r0, #4
  403420:	4b0b      	ldr	r3, [pc, #44]	; (403450 <vTaskPlaceOnEventList+0x4c>)
  403422:	4798      	blx	r3
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
  403424:	f1b4 3fff 	cmp.w	r4, #4294967295
  403428:	d105      	bne.n	403436 <vTaskPlaceOnEventList+0x32>
		{
			/* Add ourselves to the suspended task list instead of a delayed task
			list to ensure we are not woken by a timing event.  We will block
			indefinitely. */
			vListInsertEnd( ( xList * ) &xSuspendedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  40342a:	6829      	ldr	r1, [r5, #0]
  40342c:	4809      	ldr	r0, [pc, #36]	; (403454 <vTaskPlaceOnEventList+0x50>)
  40342e:	3104      	adds	r1, #4
  403430:	4b09      	ldr	r3, [pc, #36]	; (403458 <vTaskPlaceOnEventList+0x54>)
  403432:	4798      	blx	r3
  403434:	bd38      	pop	{r3, r4, r5, pc}
		}
		else
		{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
  403436:	4b09      	ldr	r3, [pc, #36]	; (40345c <vTaskPlaceOnEventList+0x58>)
  403438:	6818      	ldr	r0, [r3, #0]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
  40343a:	4420      	add	r0, r4
  40343c:	4b08      	ldr	r3, [pc, #32]	; (403460 <vTaskPlaceOnEventList+0x5c>)
  40343e:	4798      	blx	r3
  403440:	bd38      	pop	{r3, r4, r5, pc}
  403442:	bf00      	nop
  403444:	004025b1 	.word	0x004025b1
  403448:	20018e50 	.word	0x20018e50
  40344c:	004024ed 	.word	0x004024ed
  403450:	00402529 	.word	0x00402529
  403454:	20018d78 	.word	0x20018d78
  403458:	004024d1 	.word	0x004024d1
  40345c:	20018e6c 	.word	0x20018e6c
  403460:	00402d59 	.word	0x00402d59

00403464 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( const xList * const pxEventList, portTickType xTicksToWait )
	{
  403464:	b538      	push	{r3, r4, r5, lr}
	portTickType xTimeToWake;

		configASSERT( pxEventList );
  403466:	b918      	cbnz	r0, 403470 <vTaskPlaceOnEventListRestricted+0xc>
  403468:	4b09      	ldr	r3, [pc, #36]	; (403490 <vTaskPlaceOnEventListRestricted+0x2c>)
  40346a:	4798      	blx	r3
  40346c:	bf00      	nop
  40346e:	e7fd      	b.n	40346c <vTaskPlaceOnEventListRestricted+0x8>
  403470:	460d      	mov	r5, r1

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
  403472:	4c08      	ldr	r4, [pc, #32]	; (403494 <vTaskPlaceOnEventListRestricted+0x30>)
  403474:	6821      	ldr	r1, [r4, #0]
  403476:	3118      	adds	r1, #24
  403478:	4b07      	ldr	r3, [pc, #28]	; (403498 <vTaskPlaceOnEventListRestricted+0x34>)
  40347a:	4798      	blx	r3

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
  40347c:	6820      	ldr	r0, [r4, #0]
  40347e:	3004      	adds	r0, #4
  403480:	4b06      	ldr	r3, [pc, #24]	; (40349c <vTaskPlaceOnEventListRestricted+0x38>)
  403482:	4798      	blx	r3
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
  403484:	4b06      	ldr	r3, [pc, #24]	; (4034a0 <vTaskPlaceOnEventListRestricted+0x3c>)
  403486:	6818      	ldr	r0, [r3, #0]
		
		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
  403488:	4428      	add	r0, r5
  40348a:	4b06      	ldr	r3, [pc, #24]	; (4034a4 <vTaskPlaceOnEventListRestricted+0x40>)
  40348c:	4798      	blx	r3
  40348e:	bd38      	pop	{r3, r4, r5, pc}
  403490:	004025b1 	.word	0x004025b1
  403494:	20018e50 	.word	0x20018e50
  403498:	004024d1 	.word	0x004024d1
  40349c:	00402529 	.word	0x00402529
  4034a0:	20018e6c 	.word	0x20018e6c
  4034a4:	00402d59 	.word	0x00402d59

004034a8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xTaskRemoveFromEventList( const xList * const pxEventList )
{
  4034a8:	b538      	push	{r3, r4, r5, lr}
	get called - the lock count on the queue will get modified instead.  This
	means we can always expect exclusive access to the event list here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
  4034aa:	68c3      	ldr	r3, [r0, #12]
  4034ac:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
  4034ae:	b91c      	cbnz	r4, 4034b8 <xTaskRemoveFromEventList+0x10>
  4034b0:	4b16      	ldr	r3, [pc, #88]	; (40350c <xTaskRemoveFromEventList+0x64>)
  4034b2:	4798      	blx	r3
  4034b4:	bf00      	nop
  4034b6:	e7fd      	b.n	4034b4 <xTaskRemoveFromEventList+0xc>
	uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
  4034b8:	f104 0518 	add.w	r5, r4, #24
  4034bc:	4628      	mov	r0, r5
  4034be:	4b14      	ldr	r3, [pc, #80]	; (403510 <xTaskRemoveFromEventList+0x68>)
  4034c0:	4798      	blx	r3

	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  4034c2:	4b14      	ldr	r3, [pc, #80]	; (403514 <xTaskRemoveFromEventList+0x6c>)
  4034c4:	681b      	ldr	r3, [r3, #0]
  4034c6:	b99b      	cbnz	r3, 4034f0 <xTaskRemoveFromEventList+0x48>
	{
		uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
  4034c8:	1d25      	adds	r5, r4, #4
  4034ca:	4628      	mov	r0, r5
  4034cc:	4b10      	ldr	r3, [pc, #64]	; (403510 <xTaskRemoveFromEventList+0x68>)
  4034ce:	4798      	blx	r3
		prvAddTaskToReadyQueue( pxUnblockedTCB );
  4034d0:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  4034d2:	4b11      	ldr	r3, [pc, #68]	; (403518 <xTaskRemoveFromEventList+0x70>)
  4034d4:	681b      	ldr	r3, [r3, #0]
  4034d6:	4298      	cmp	r0, r3
  4034d8:	bf84      	itt	hi
  4034da:	4b0f      	ldrhi	r3, [pc, #60]	; (403518 <xTaskRemoveFromEventList+0x70>)
  4034dc:	6018      	strhi	r0, [r3, #0]
  4034de:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4034e2:	4b0e      	ldr	r3, [pc, #56]	; (40351c <xTaskRemoveFromEventList+0x74>)
  4034e4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  4034e8:	4629      	mov	r1, r5
  4034ea:	4b0d      	ldr	r3, [pc, #52]	; (403520 <xTaskRemoveFromEventList+0x78>)
  4034ec:	4798      	blx	r3
  4034ee:	e003      	b.n	4034f8 <xTaskRemoveFromEventList+0x50>
	}
	else
	{
		/* We cannot access the delayed or ready lists, so will hold this
		task pending until the scheduler is resumed. */
		vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
  4034f0:	480c      	ldr	r0, [pc, #48]	; (403524 <xTaskRemoveFromEventList+0x7c>)
  4034f2:	4629      	mov	r1, r5
  4034f4:	4b0a      	ldr	r3, [pc, #40]	; (403520 <xTaskRemoveFromEventList+0x78>)
  4034f6:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority >= pxCurrentTCB->uxPriority )
  4034f8:	4b0b      	ldr	r3, [pc, #44]	; (403528 <xTaskRemoveFromEventList+0x80>)
  4034fa:	681b      	ldr	r3, [r3, #0]
  4034fc:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  4034fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	{
		xReturn = pdFALSE;
	}

	return xReturn;
}
  403500:	4298      	cmp	r0, r3
  403502:	bf34      	ite	cc
  403504:	2000      	movcc	r0, #0
  403506:	2001      	movcs	r0, #1
  403508:	bd38      	pop	{r3, r4, r5, pc}
  40350a:	bf00      	nop
  40350c:	004025b1 	.word	0x004025b1
  403510:	00402529 	.word	0x00402529
  403514:	20018e4c 	.word	0x20018e4c
  403518:	20018e74 	.word	0x20018e74
  40351c:	20018dc0 	.word	0x20018dc0
  403520:	004024d1 	.word	0x004024d1
  403524:	20018e54 	.word	0x20018e54
  403528:	20018e50 	.word	0x20018e50

0040352c <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
  40352c:	b508      	push	{r3, lr}
	configASSERT( pxTimeOut );
  40352e:	b918      	cbnz	r0, 403538 <vTaskSetTimeOutState+0xc>
  403530:	4b05      	ldr	r3, [pc, #20]	; (403548 <vTaskSetTimeOutState+0x1c>)
  403532:	4798      	blx	r3
  403534:	bf00      	nop
  403536:	e7fd      	b.n	403534 <vTaskSetTimeOutState+0x8>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
  403538:	4a04      	ldr	r2, [pc, #16]	; (40354c <vTaskSetTimeOutState+0x20>)
  40353a:	6812      	ldr	r2, [r2, #0]
  40353c:	6002      	str	r2, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
  40353e:	4a04      	ldr	r2, [pc, #16]	; (403550 <vTaskSetTimeOutState+0x24>)
  403540:	6812      	ldr	r2, [r2, #0]
  403542:	6042      	str	r2, [r0, #4]
  403544:	bd08      	pop	{r3, pc}
  403546:	bf00      	nop
  403548:	004025b1 	.word	0x004025b1
  40354c:	20018e68 	.word	0x20018e68
  403550:	20018e6c 	.word	0x20018e6c

00403554 <xTaskCheckForTimeOut>:
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTaskCheckForTimeOut( xTimeOutType * const pxTimeOut, portTickType * const pxTicksToWait )
{
  403554:	b538      	push	{r3, r4, r5, lr}
portBASE_TYPE xReturn;

	configASSERT( pxTimeOut );
  403556:	b918      	cbnz	r0, 403560 <xTaskCheckForTimeOut+0xc>
  403558:	4b19      	ldr	r3, [pc, #100]	; (4035c0 <xTaskCheckForTimeOut+0x6c>)
  40355a:	4798      	blx	r3
  40355c:	bf00      	nop
  40355e:	e7fd      	b.n	40355c <xTaskCheckForTimeOut+0x8>
  403560:	460d      	mov	r5, r1
  403562:	4604      	mov	r4, r0
	configASSERT( pxTicksToWait );
  403564:	b919      	cbnz	r1, 40356e <xTaskCheckForTimeOut+0x1a>
  403566:	4b16      	ldr	r3, [pc, #88]	; (4035c0 <xTaskCheckForTimeOut+0x6c>)
  403568:	4798      	blx	r3
  40356a:	bf00      	nop
  40356c:	e7fd      	b.n	40356a <xTaskCheckForTimeOut+0x16>

	taskENTER_CRITICAL();
  40356e:	4b15      	ldr	r3, [pc, #84]	; (4035c4 <xTaskCheckForTimeOut+0x70>)
  403570:	4798      	blx	r3
	{
		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
  403572:	682b      	ldr	r3, [r5, #0]
  403574:	f1b3 3fff 	cmp.w	r3, #4294967295
  403578:	d018      	beq.n	4035ac <xTaskCheckForTimeOut+0x58>
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( ( portTickType ) xTickCount >= ( portTickType ) pxTimeOut->xTimeOnEntering ) )
  40357a:	4a13      	ldr	r2, [pc, #76]	; (4035c8 <xTaskCheckForTimeOut+0x74>)
  40357c:	6812      	ldr	r2, [r2, #0]
  40357e:	6821      	ldr	r1, [r4, #0]
  403580:	4291      	cmp	r1, r2
  403582:	d004      	beq.n	40358e <xTaskCheckForTimeOut+0x3a>
  403584:	4a11      	ldr	r2, [pc, #68]	; (4035cc <xTaskCheckForTimeOut+0x78>)
  403586:	6812      	ldr	r2, [r2, #0]
  403588:	6861      	ldr	r1, [r4, #4]
  40358a:	4291      	cmp	r1, r2
  40358c:	d910      	bls.n	4035b0 <xTaskCheckForTimeOut+0x5c>
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
		}
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
  40358e:	4a0f      	ldr	r2, [pc, #60]	; (4035cc <xTaskCheckForTimeOut+0x78>)
  403590:	6811      	ldr	r1, [r2, #0]
  403592:	6860      	ldr	r0, [r4, #4]
  403594:	1a09      	subs	r1, r1, r0
  403596:	428b      	cmp	r3, r1
  403598:	d90c      	bls.n	4035b4 <xTaskCheckForTimeOut+0x60>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering );
  40359a:	6812      	ldr	r2, [r2, #0]
  40359c:	1a12      	subs	r2, r2, r0
  40359e:	1a9b      	subs	r3, r3, r2
  4035a0:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
  4035a2:	4620      	mov	r0, r4
  4035a4:	4b0a      	ldr	r3, [pc, #40]	; (4035d0 <xTaskCheckForTimeOut+0x7c>)
  4035a6:	4798      	blx	r3
			xReturn = pdFALSE;
  4035a8:	2400      	movs	r4, #0
  4035aa:	e004      	b.n	4035b6 <xTaskCheckForTimeOut+0x62>
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
			{
				xReturn = pdFALSE;
  4035ac:	2400      	movs	r4, #0
  4035ae:	e002      	b.n	4035b6 <xTaskCheckForTimeOut+0x62>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
  4035b0:	2401      	movs	r4, #1
  4035b2:	e000      	b.n	4035b6 <xTaskCheckForTimeOut+0x62>
			vTaskSetTimeOutState( pxTimeOut );
			xReturn = pdFALSE;
		}
		else
		{
			xReturn = pdTRUE;
  4035b4:	2401      	movs	r4, #1
		}
	}
	taskEXIT_CRITICAL();
  4035b6:	4b07      	ldr	r3, [pc, #28]	; (4035d4 <xTaskCheckForTimeOut+0x80>)
  4035b8:	4798      	blx	r3

	return xReturn;
}
  4035ba:	4620      	mov	r0, r4
  4035bc:	bd38      	pop	{r3, r4, r5, pc}
  4035be:	bf00      	nop
  4035c0:	004025b1 	.word	0x004025b1
  4035c4:	004025c1 	.word	0x004025c1
  4035c8:	20018e68 	.word	0x20018e68
  4035cc:	20018e6c 	.word	0x20018e6c
  4035d0:	0040352d 	.word	0x0040352d
  4035d4:	004025e1 	.word	0x004025e1

004035d8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
	xMissedYield = pdTRUE;
  4035d8:	2201      	movs	r2, #1
  4035da:	4b01      	ldr	r3, [pc, #4]	; (4035e0 <vTaskMissedYield+0x8>)
  4035dc:	601a      	str	r2, [r3, #0]
  4035de:	4770      	bx	lr
  4035e0:	20018e90 	.word	0x20018e90

004035e4 <xTaskGetCurrentTaskHandle>:
	xTaskHandle xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
  4035e4:	4b01      	ldr	r3, [pc, #4]	; (4035ec <xTaskGetCurrentTaskHandle+0x8>)
  4035e6:	6818      	ldr	r0, [r3, #0]

		return xReturn;
	}
  4035e8:	4770      	bx	lr
  4035ea:	bf00      	nop
  4035ec:	20018e50 	.word	0x20018e50

004035f0 <xTaskGetSchedulerState>:

	portBASE_TYPE xTaskGetSchedulerState( void )
	{
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
  4035f0:	4b05      	ldr	r3, [pc, #20]	; (403608 <xTaskGetSchedulerState+0x18>)
  4035f2:	681b      	ldr	r3, [r3, #0]
  4035f4:	b133      	cbz	r3, 403604 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  4035f6:	4b05      	ldr	r3, [pc, #20]	; (40360c <xTaskGetSchedulerState+0x1c>)
  4035f8:	681b      	ldr	r3, [r3, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
  4035fa:	2b00      	cmp	r3, #0
  4035fc:	bf0c      	ite	eq
  4035fe:	2001      	moveq	r0, #1
  403600:	2002      	movne	r0, #2
  403602:	4770      	bx	lr
	{
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
  403604:	2000      	movs	r0, #0
				xReturn = taskSCHEDULER_SUSPENDED;
			}
		}

		return xReturn;
	}
  403606:	4770      	bx	lr
  403608:	20018d90 	.word	0x20018d90
  40360c:	20018e4c 	.word	0x20018e4c

00403610 <vTaskPriorityInherit>:
	{
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
  403610:	2800      	cmp	r0, #0
  403612:	d031      	beq.n	403678 <vTaskPriorityInherit+0x68>
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( xTaskHandle * const pxMutexHolder )
	{
  403614:	b538      	push	{r3, r4, r5, lr}

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
  403616:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  403618:	4918      	ldr	r1, [pc, #96]	; (40367c <vTaskPriorityInherit+0x6c>)
  40361a:	6809      	ldr	r1, [r1, #0]
  40361c:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  40361e:	428b      	cmp	r3, r1
  403620:	d229      	bcs.n	403676 <vTaskPriorityInherit+0x66>
			{
				/* Adjust the mutex holder state to account for its new priority. */
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxCurrentTCB->uxPriority );
  403622:	4916      	ldr	r1, [pc, #88]	; (40367c <vTaskPriorityInherit+0x6c>)
  403624:	6809      	ldr	r1, [r1, #0]
  403626:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  403628:	f1c1 0107 	rsb	r1, r1, #7
  40362c:	6181      	str	r1, [r0, #24]

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
  40362e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  403632:	4913      	ldr	r1, [pc, #76]	; (403680 <vTaskPriorityInherit+0x70>)
  403634:	eb01 0383 	add.w	r3, r1, r3, lsl #2
  403638:	6941      	ldr	r1, [r0, #20]
  40363a:	4299      	cmp	r1, r3
  40363c:	d117      	bne.n	40366e <vTaskPriorityInherit+0x5e>
  40363e:	4605      	mov	r5, r0
				{
					if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
  403640:	1d04      	adds	r4, r0, #4
  403642:	4620      	mov	r0, r4
  403644:	4b0f      	ldr	r3, [pc, #60]	; (403684 <vTaskPriorityInherit+0x74>)
  403646:	4798      	blx	r3
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  403648:	4b0c      	ldr	r3, [pc, #48]	; (40367c <vTaskPriorityInherit+0x6c>)
  40364a:	681b      	ldr	r3, [r3, #0]
  40364c:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
  40364e:	62e8      	str	r0, [r5, #44]	; 0x2c
					prvAddTaskToReadyQueue( pxTCB );
  403650:	4b0d      	ldr	r3, [pc, #52]	; (403688 <vTaskPriorityInherit+0x78>)
  403652:	681b      	ldr	r3, [r3, #0]
  403654:	4298      	cmp	r0, r3
  403656:	bf84      	itt	hi
  403658:	4b0b      	ldrhi	r3, [pc, #44]	; (403688 <vTaskPriorityInherit+0x78>)
  40365a:	6018      	strhi	r0, [r3, #0]
  40365c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  403660:	4b07      	ldr	r3, [pc, #28]	; (403680 <vTaskPriorityInherit+0x70>)
  403662:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  403666:	4621      	mov	r1, r4
  403668:	4b08      	ldr	r3, [pc, #32]	; (40368c <vTaskPriorityInherit+0x7c>)
  40366a:	4798      	blx	r3
  40366c:	bd38      	pop	{r3, r4, r5, pc}
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  40366e:	4b03      	ldr	r3, [pc, #12]	; (40367c <vTaskPriorityInherit+0x6c>)
  403670:	681b      	ldr	r3, [r3, #0]
  403672:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  403674:	62c3      	str	r3, [r0, #44]	; 0x2c
  403676:	bd38      	pop	{r3, r4, r5, pc}
  403678:	4770      	bx	lr
  40367a:	bf00      	nop
  40367c:	20018e50 	.word	0x20018e50
  403680:	20018dc0 	.word	0x20018dc0
  403684:	00402529 	.word	0x00402529
  403688:	20018e74 	.word	0x20018e74
  40368c:	004024d1 	.word	0x004024d1

00403690 <vTaskPriorityDisinherit>:

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		if( pxMutexHolder != NULL )
  403690:	b1e8      	cbz	r0, 4036ce <vTaskPriorityDisinherit+0x3e>
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
  403692:	b538      	push	{r3, r4, r5, lr}
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		if( pxMutexHolder != NULL )
		{
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
  403694:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
  403696:	6c02      	ldr	r2, [r0, #64]	; 0x40
  403698:	4291      	cmp	r1, r2
  40369a:	d017      	beq.n	4036cc <vTaskPriorityDisinherit+0x3c>
  40369c:	4604      	mov	r4, r0
			{
				/* We must be the running task to be able to give the mutex back.
				Remove ourselves from the ready list we currently appear in. */
				if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
  40369e:	1d05      	adds	r5, r0, #4
  4036a0:	4628      	mov	r0, r5
  4036a2:	4b0b      	ldr	r3, [pc, #44]	; (4036d0 <vTaskPriorityDisinherit+0x40>)
  4036a4:	4798      	blx	r3
				}

				/* Disinherit the priority before adding the task into the new
				ready list. */
				traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
				pxTCB->uxPriority = pxTCB->uxBasePriority;
  4036a6:	6c20      	ldr	r0, [r4, #64]	; 0x40
  4036a8:	62e0      	str	r0, [r4, #44]	; 0x2c
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxTCB->uxPriority );
  4036aa:	f1c0 0307 	rsb	r3, r0, #7
  4036ae:	61a3      	str	r3, [r4, #24]
				prvAddTaskToReadyQueue( pxTCB );
  4036b0:	4b08      	ldr	r3, [pc, #32]	; (4036d4 <vTaskPriorityDisinherit+0x44>)
  4036b2:	681b      	ldr	r3, [r3, #0]
  4036b4:	4298      	cmp	r0, r3
  4036b6:	bf84      	itt	hi
  4036b8:	4b06      	ldrhi	r3, [pc, #24]	; (4036d4 <vTaskPriorityDisinherit+0x44>)
  4036ba:	6018      	strhi	r0, [r3, #0]
  4036bc:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4036c0:	4b05      	ldr	r3, [pc, #20]	; (4036d8 <vTaskPriorityDisinherit+0x48>)
  4036c2:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  4036c6:	4629      	mov	r1, r5
  4036c8:	4b04      	ldr	r3, [pc, #16]	; (4036dc <vTaskPriorityDisinherit+0x4c>)
  4036ca:	4798      	blx	r3
  4036cc:	bd38      	pop	{r3, r4, r5, pc}
  4036ce:	4770      	bx	lr
  4036d0:	00402529 	.word	0x00402529
  4036d4:	20018e74 	.word	0x20018e74
  4036d8:	20018dc0 	.word	0x20018dc0
  4036dc:	004024d1 	.word	0x004024d1

004036e0 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
  4036e0:	b510      	push	{r4, lr}
  4036e2:	4604      	mov	r4, r0
portBASE_TYPE xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
  4036e4:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  4036e6:	6120      	str	r0, [r4, #16]

	if( xNextExpiryTime <= xTimeNow )
  4036e8:	4291      	cmp	r1, r2
  4036ea:	d80a      	bhi.n	403702 <prvInsertTimerInActiveList+0x22>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
  4036ec:	1ad2      	subs	r2, r2, r3
  4036ee:	6983      	ldr	r3, [r0, #24]
  4036f0:	429a      	cmp	r2, r3
  4036f2:	d211      	bcs.n	403718 <prvInsertTimerInActiveList+0x38>
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
  4036f4:	4b0a      	ldr	r3, [pc, #40]	; (403720 <prvInsertTimerInActiveList+0x40>)
  4036f6:	6818      	ldr	r0, [r3, #0]
  4036f8:	1d21      	adds	r1, r4, #4
  4036fa:	4b0a      	ldr	r3, [pc, #40]	; (403724 <prvInsertTimerInActiveList+0x44>)
  4036fc:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
portBASE_TYPE xProcessTimerNow = pdFALSE;
  4036fe:	2000      	movs	r0, #0
  403700:	bd10      	pop	{r4, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
  403702:	429a      	cmp	r2, r3
  403704:	d201      	bcs.n	40370a <prvInsertTimerInActiveList+0x2a>
  403706:	4299      	cmp	r1, r3
  403708:	d208      	bcs.n	40371c <prvInsertTimerInActiveList+0x3c>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  40370a:	4b07      	ldr	r3, [pc, #28]	; (403728 <prvInsertTimerInActiveList+0x48>)
  40370c:	6818      	ldr	r0, [r3, #0]
  40370e:	1d21      	adds	r1, r4, #4
  403710:	4b04      	ldr	r3, [pc, #16]	; (403724 <prvInsertTimerInActiveList+0x44>)
  403712:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
portBASE_TYPE xProcessTimerNow = pdFALSE;
  403714:	2000      	movs	r0, #0
  403716:	bd10      	pop	{r4, pc}
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
  403718:	2001      	movs	r0, #1
  40371a:	bd10      	pop	{r4, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
  40371c:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
  40371e:	bd10      	pop	{r4, pc}
  403720:	20018ed0 	.word	0x20018ed0
  403724:	004024ed 	.word	0x004024ed
  403728:	20018e9c 	.word	0x20018e9c

0040372c <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
  40372c:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
  40372e:	4b0d      	ldr	r3, [pc, #52]	; (403764 <prvCheckForValidListAndQueue+0x38>)
  403730:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
  403732:	4b0d      	ldr	r3, [pc, #52]	; (403768 <prvCheckForValidListAndQueue+0x3c>)
  403734:	681b      	ldr	r3, [r3, #0]
  403736:	b98b      	cbnz	r3, 40375c <prvCheckForValidListAndQueue+0x30>
		{
			vListInitialise( &xActiveTimerList1 );
  403738:	4d0c      	ldr	r5, [pc, #48]	; (40376c <prvCheckForValidListAndQueue+0x40>)
  40373a:	4628      	mov	r0, r5
  40373c:	4e0c      	ldr	r6, [pc, #48]	; (403770 <prvCheckForValidListAndQueue+0x44>)
  40373e:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
  403740:	4c0c      	ldr	r4, [pc, #48]	; (403774 <prvCheckForValidListAndQueue+0x48>)
  403742:	4620      	mov	r0, r4
  403744:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
  403746:	4b0c      	ldr	r3, [pc, #48]	; (403778 <prvCheckForValidListAndQueue+0x4c>)
  403748:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
  40374a:	4b0c      	ldr	r3, [pc, #48]	; (40377c <prvCheckForValidListAndQueue+0x50>)
  40374c:	601c      	str	r4, [r3, #0]
			xTimerQueue = xQueueCreate( ( unsigned portBASE_TYPE ) configTIMER_QUEUE_LENGTH, sizeof( xTIMER_MESSAGE ) );
  40374e:	2006      	movs	r0, #6
  403750:	210c      	movs	r1, #12
  403752:	2200      	movs	r2, #0
  403754:	4b0a      	ldr	r3, [pc, #40]	; (403780 <prvCheckForValidListAndQueue+0x54>)
  403756:	4798      	blx	r3
  403758:	4b03      	ldr	r3, [pc, #12]	; (403768 <prvCheckForValidListAndQueue+0x3c>)
  40375a:	6018      	str	r0, [r3, #0]
		}
	}
	taskEXIT_CRITICAL();
  40375c:	4b09      	ldr	r3, [pc, #36]	; (403784 <prvCheckForValidListAndQueue+0x58>)
  40375e:	4798      	blx	r3
  403760:	bd70      	pop	{r4, r5, r6, pc}
  403762:	bf00      	nop
  403764:	004025c1 	.word	0x004025c1
  403768:	20018ecc 	.word	0x20018ecc
  40376c:	20018ea0 	.word	0x20018ea0
  403770:	004024b1 	.word	0x004024b1
  403774:	20018eb4 	.word	0x20018eb4
  403778:	20018e9c 	.word	0x20018e9c
  40377c:	20018ed0 	.word	0x20018ed0
  403780:	004029ad 	.word	0x004029ad
  403784:	004025e1 	.word	0x004025e1

00403788 <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

portBASE_TYPE xTimerCreateTimerTask( void )
{
  403788:	b510      	push	{r4, lr}
  40378a:	b084      	sub	sp, #16

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
  40378c:	4b0b      	ldr	r3, [pc, #44]	; (4037bc <xTimerCreateTimerTask+0x34>)
  40378e:	4798      	blx	r3

	if( xTimerQueue != NULL )
  403790:	4b0b      	ldr	r3, [pc, #44]	; (4037c0 <xTimerCreateTimerTask+0x38>)
  403792:	681b      	ldr	r3, [r3, #0]
  403794:	b163      	cbz	r3, 4037b0 <xTimerCreateTimerTask+0x28>
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
  403796:	2306      	movs	r3, #6
  403798:	9300      	str	r3, [sp, #0]
  40379a:	2300      	movs	r3, #0
  40379c:	9301      	str	r3, [sp, #4]
  40379e:	9302      	str	r3, [sp, #8]
  4037a0:	9303      	str	r3, [sp, #12]
  4037a2:	4808      	ldr	r0, [pc, #32]	; (4037c4 <xTimerCreateTimerTask+0x3c>)
  4037a4:	4908      	ldr	r1, [pc, #32]	; (4037c8 <xTimerCreateTimerTask+0x40>)
  4037a6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  4037aa:	4c08      	ldr	r4, [pc, #32]	; (4037cc <xTimerCreateTimerTask+0x44>)
  4037ac:	47a0      	blx	r4
		}
		#endif
	}

	configASSERT( xReturn );
  4037ae:	b918      	cbnz	r0, 4037b8 <xTimerCreateTimerTask+0x30>
  4037b0:	4b07      	ldr	r3, [pc, #28]	; (4037d0 <xTimerCreateTimerTask+0x48>)
  4037b2:	4798      	blx	r3
  4037b4:	bf00      	nop
  4037b6:	e7fd      	b.n	4037b4 <xTimerCreateTimerTask+0x2c>
	return xReturn;
}
  4037b8:	b004      	add	sp, #16
  4037ba:	bd10      	pop	{r4, pc}
  4037bc:	0040372d 	.word	0x0040372d
  4037c0:	20018ecc 	.word	0x20018ecc
  4037c4:	0040392d 	.word	0x0040392d
  4037c8:	00405d40 	.word	0x00405d40
  4037cc:	00402db1 	.word	0x00402db1
  4037d0:	004025b1 	.word	0x004025b1

004037d4 <xTimerCreate>:
/*-----------------------------------------------------------*/

xTimerHandle xTimerCreate( const signed char *pcTimerName, portTickType xTimerPeriodInTicks, unsigned portBASE_TYPE uxAutoReload, void *pvTimerID, tmrTIMER_CALLBACK pxCallbackFunction )
{
  4037d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
xTIMER *pxNewTimer;

	/* Allocate the timer structure. */
	if( xTimerPeriodInTicks == ( portTickType ) 0U )
  4037d8:	b919      	cbnz	r1, 4037e2 <xTimerCreate+0xe>
	{
		pxNewTimer = NULL;
		configASSERT( ( xTimerPeriodInTicks > 0 ) );
  4037da:	4b0e      	ldr	r3, [pc, #56]	; (403814 <xTimerCreate+0x40>)
  4037dc:	4798      	blx	r3
  4037de:	bf00      	nop
  4037e0:	e7fd      	b.n	4037de <xTimerCreate+0xa>
  4037e2:	4680      	mov	r8, r0
  4037e4:	4616      	mov	r6, r2
  4037e6:	461d      	mov	r5, r3
  4037e8:	460f      	mov	r7, r1
	}
	else
	{
		pxNewTimer = ( xTIMER * ) pvPortMalloc( sizeof( xTIMER ) );
  4037ea:	2028      	movs	r0, #40	; 0x28
  4037ec:	4b0a      	ldr	r3, [pc, #40]	; (403818 <xTimerCreate+0x44>)
  4037ee:	4798      	blx	r3
		if( pxNewTimer != NULL )
  4037f0:	4604      	mov	r4, r0
  4037f2:	b158      	cbz	r0, 40380c <xTimerCreate+0x38>
		{
			/* Ensure the infrastructure used by the timer service task has been
			created/initialised. */
			prvCheckForValidListAndQueue();
  4037f4:	4b09      	ldr	r3, [pc, #36]	; (40381c <xTimerCreate+0x48>)
  4037f6:	4798      	blx	r3

			/* Initialise the timer structure members using the function parameters. */
			pxNewTimer->pcTimerName = pcTimerName;
  4037f8:	f8c4 8000 	str.w	r8, [r4]
			pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
  4037fc:	61a7      	str	r7, [r4, #24]
			pxNewTimer->uxAutoReload = uxAutoReload;
  4037fe:	61e6      	str	r6, [r4, #28]
			pxNewTimer->pvTimerID = pvTimerID;
  403800:	6225      	str	r5, [r4, #32]
			pxNewTimer->pxCallbackFunction = pxCallbackFunction;
  403802:	9b06      	ldr	r3, [sp, #24]
  403804:	6263      	str	r3, [r4, #36]	; 0x24
			vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
  403806:	1d20      	adds	r0, r4, #4
  403808:	4b05      	ldr	r3, [pc, #20]	; (403820 <xTimerCreate+0x4c>)
  40380a:	4798      	blx	r3
			traceTIMER_CREATE_FAILED();
		}
	}

	return ( xTimerHandle ) pxNewTimer;
}
  40380c:	4620      	mov	r0, r4
  40380e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403812:	bf00      	nop
  403814:	004025b1 	.word	0x004025b1
  403818:	0040270d 	.word	0x0040270d
  40381c:	0040372d 	.word	0x0040372d
  403820:	004024c9 	.word	0x004024c9

00403824 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
  403824:	b530      	push	{r4, r5, lr}
  403826:	b085      	sub	sp, #20
portBASE_TYPE xReturn = pdFAIL;
xTIMER_MESSAGE xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
  403828:	4c0f      	ldr	r4, [pc, #60]	; (403868 <xTimerGenericCommand+0x44>)
  40382a:	6825      	ldr	r5, [r4, #0]
  40382c:	b1c5      	cbz	r5, 403860 <xTimerGenericCommand+0x3c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
  40382e:	9101      	str	r1, [sp, #4]
		xMessage.xMessageValue = xOptionalValue;
  403830:	9202      	str	r2, [sp, #8]
		xMessage.pxTimer = ( xTIMER * ) xTimer;
  403832:	9003      	str	r0, [sp, #12]

		if( pxHigherPriorityTaskWoken == NULL )
  403834:	b96b      	cbnz	r3, 403852 <xTimerGenericCommand+0x2e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
  403836:	4b0d      	ldr	r3, [pc, #52]	; (40386c <xTimerGenericCommand+0x48>)
  403838:	4798      	blx	r3
  40383a:	2801      	cmp	r0, #1
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xBlockTime );
  40383c:	4b0a      	ldr	r3, [pc, #40]	; (403868 <xTimerGenericCommand+0x44>)
  40383e:	6818      	ldr	r0, [r3, #0]
  403840:	a901      	add	r1, sp, #4
  403842:	bf07      	ittee	eq
  403844:	9a08      	ldreq	r2, [sp, #32]
  403846:	2300      	moveq	r3, #0
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
  403848:	2200      	movne	r2, #0
  40384a:	4613      	movne	r3, r2
  40384c:	4c08      	ldr	r4, [pc, #32]	; (403870 <xTimerGenericCommand+0x4c>)
  40384e:	47a0      	blx	r4
  403850:	e007      	b.n	403862 <xTimerGenericCommand+0x3e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
  403852:	4628      	mov	r0, r5
  403854:	a901      	add	r1, sp, #4
  403856:	461a      	mov	r2, r3
  403858:	2300      	movs	r3, #0
  40385a:	4c06      	ldr	r4, [pc, #24]	; (403874 <xTimerGenericCommand+0x50>)
  40385c:	47a0      	blx	r4
  40385e:	e000      	b.n	403862 <xTimerGenericCommand+0x3e>
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
portBASE_TYPE xReturn = pdFAIL;
  403860:	2000      	movs	r0, #0

		traceTIMER_COMMAND_SEND( xTimer, xCommandID, xOptionalValue, xReturn );
	}

	return xReturn;
}
  403862:	b005      	add	sp, #20
  403864:	bd30      	pop	{r4, r5, pc}
  403866:	bf00      	nop
  403868:	20018ecc 	.word	0x20018ecc
  40386c:	004035f1 	.word	0x004035f1
  403870:	00402a01 	.word	0x00402a01
  403874:	00402b21 	.word	0x00402b21

00403878 <prvSampleTimeNow>:
	return xNextExpireTime;
}
/*-----------------------------------------------------------*/

static portTickType prvSampleTimeNow( portBASE_TYPE *pxTimerListsWereSwitched )
{
  403878:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40387c:	b082      	sub	sp, #8
  40387e:	4681      	mov	r9, r0
portTickType xTimeNow;
PRIVILEGED_DATA static portTickType xLastTime = ( portTickType ) 0U;

	xTimeNow = xTaskGetTickCount();
  403880:	4b22      	ldr	r3, [pc, #136]	; (40390c <prvSampleTimeNow+0x94>)
  403882:	4798      	blx	r3
  403884:	4680      	mov	r8, r0

	if( xTimeNow < xLastTime )
  403886:	4b22      	ldr	r3, [pc, #136]	; (403910 <prvSampleTimeNow+0x98>)
  403888:	681b      	ldr	r3, [r3, #0]
  40388a:	4298      	cmp	r0, r3
  40388c:	d234      	bcs.n	4038f8 <prvSampleTimeNow+0x80>
  40388e:	e024      	b.n	4038da <prvSampleTimeNow+0x62>
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  403890:	68da      	ldr	r2, [r3, #12]
  403892:	f8d2 a000 	ldr.w	sl, [r2]

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  403896:	68db      	ldr	r3, [r3, #12]
  403898:	68dc      	ldr	r4, [r3, #12]
		uxListRemove( &( pxTimer->xTimerListItem ) );
  40389a:	1d25      	adds	r5, r4, #4
  40389c:	4628      	mov	r0, r5
  40389e:	47b8      	blx	r7

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
  4038a0:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4038a2:	4620      	mov	r0, r4
  4038a4:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
  4038a6:	69e3      	ldr	r3, [r4, #28]
  4038a8:	2b01      	cmp	r3, #1
  4038aa:	d118      	bne.n	4038de <prvSampleTimeNow+0x66>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
  4038ac:	69a3      	ldr	r3, [r4, #24]
  4038ae:	4453      	add	r3, sl
			if( xReloadTime > xNextExpireTime )
  4038b0:	4553      	cmp	r3, sl
  4038b2:	d906      	bls.n	4038c2 <prvSampleTimeNow+0x4a>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
  4038b4:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  4038b6:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  4038b8:	6830      	ldr	r0, [r6, #0]
  4038ba:	4629      	mov	r1, r5
  4038bc:	4b15      	ldr	r3, [pc, #84]	; (403914 <prvSampleTimeNow+0x9c>)
  4038be:	4798      	blx	r3
  4038c0:	e00d      	b.n	4038de <prvSampleTimeNow+0x66>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
  4038c2:	2300      	movs	r3, #0
  4038c4:	9300      	str	r3, [sp, #0]
  4038c6:	4620      	mov	r0, r4
  4038c8:	4619      	mov	r1, r3
  4038ca:	4652      	mov	r2, sl
  4038cc:	4c12      	ldr	r4, [pc, #72]	; (403918 <prvSampleTimeNow+0xa0>)
  4038ce:	47a0      	blx	r4
				configASSERT( xResult );
  4038d0:	b928      	cbnz	r0, 4038de <prvSampleTimeNow+0x66>
  4038d2:	4b12      	ldr	r3, [pc, #72]	; (40391c <prvSampleTimeNow+0xa4>)
  4038d4:	4798      	blx	r3
  4038d6:	bf00      	nop
  4038d8:	e7fd      	b.n	4038d6 <prvSampleTimeNow+0x5e>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  4038da:	4e11      	ldr	r6, [pc, #68]	; (403920 <prvSampleTimeNow+0xa8>)
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
		uxListRemove( &( pxTimer->xTimerListItem ) );
  4038dc:	4f11      	ldr	r7, [pc, #68]	; (403924 <prvSampleTimeNow+0xac>)

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  4038de:	6833      	ldr	r3, [r6, #0]
  4038e0:	681a      	ldr	r2, [r3, #0]
  4038e2:	2a00      	cmp	r2, #0
  4038e4:	d1d4      	bne.n	403890 <prvSampleTimeNow+0x18>
			}
		}
	}

	pxTemp = pxCurrentTimerList;
	pxCurrentTimerList = pxOverflowTimerList;
  4038e6:	4a10      	ldr	r2, [pc, #64]	; (403928 <prvSampleTimeNow+0xb0>)
  4038e8:	6810      	ldr	r0, [r2, #0]
  4038ea:	490d      	ldr	r1, [pc, #52]	; (403920 <prvSampleTimeNow+0xa8>)
  4038ec:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
  4038ee:	6013      	str	r3, [r2, #0]
	xTimeNow = xTaskGetTickCount();

	if( xTimeNow < xLastTime )
	{
		prvSwitchTimerLists( xLastTime );
		*pxTimerListsWereSwitched = pdTRUE;
  4038f0:	2301      	movs	r3, #1
  4038f2:	f8c9 3000 	str.w	r3, [r9]
  4038f6:	e002      	b.n	4038fe <prvSampleTimeNow+0x86>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
  4038f8:	2300      	movs	r3, #0
  4038fa:	f8c9 3000 	str.w	r3, [r9]
	}

	xLastTime = xTimeNow;
  4038fe:	4b04      	ldr	r3, [pc, #16]	; (403910 <prvSampleTimeNow+0x98>)
  403900:	f8c3 8000 	str.w	r8, [r3]

	return xTimeNow;
}
  403904:	4640      	mov	r0, r8
  403906:	b002      	add	sp, #8
  403908:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40390c:	0040302d 	.word	0x0040302d
  403910:	20018ec8 	.word	0x20018ec8
  403914:	004024ed 	.word	0x004024ed
  403918:	00403825 	.word	0x00403825
  40391c:	004025b1 	.word	0x004025b1
  403920:	20018e9c 	.word	0x20018e9c
  403924:	00402529 	.word	0x00402529
  403928:	20018ed0 	.word	0x20018ed0

0040392c <prvTimerTask>:
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
}
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
  40392c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  403930:	b087      	sub	sp, #28
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
  403932:	4d4d      	ldr	r5, [pc, #308]	; (403a68 <prvTimerTask+0x13c>)
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
	uxListRemove( &( pxTimer->xTimerListItem ) );
  403934:	f8df 8160 	ldr.w	r8, [pc, #352]	; 403a98 <prvTimerTask+0x16c>
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  403938:	4b4c      	ldr	r3, [pc, #304]	; (403a6c <prvTimerTask+0x140>)
  40393a:	681b      	ldr	r3, [r3, #0]
  40393c:	681a      	ldr	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
  40393e:	2a00      	cmp	r2, #0
  403940:	f000 8087 	beq.w	403a52 <prvTimerTask+0x126>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  403944:	68db      	ldr	r3, [r3, #12]
  403946:	681e      	ldr	r6, [r3, #0]
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
  403948:	4b49      	ldr	r3, [pc, #292]	; (403a70 <prvTimerTask+0x144>)
  40394a:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  40394c:	a803      	add	r0, sp, #12
  40394e:	4b49      	ldr	r3, [pc, #292]	; (403a74 <prvTimerTask+0x148>)
  403950:	4798      	blx	r3
  403952:	4607      	mov	r7, r0
		if( xTimerListsWereSwitched == pdFALSE )
  403954:	9b03      	ldr	r3, [sp, #12]
  403956:	2b00      	cmp	r3, #0
  403958:	d130      	bne.n	4039bc <prvTimerTask+0x90>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
  40395a:	4286      	cmp	r6, r0
  40395c:	d824      	bhi.n	4039a8 <prvTimerTask+0x7c>
			{
				xTaskResumeAll();
  40395e:	4b46      	ldr	r3, [pc, #280]	; (403a78 <prvTimerTask+0x14c>)
  403960:	4798      	blx	r3
xTIMER *pxTimer;
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  403962:	4b42      	ldr	r3, [pc, #264]	; (403a6c <prvTimerTask+0x140>)
  403964:	681b      	ldr	r3, [r3, #0]
  403966:	68db      	ldr	r3, [r3, #12]
  403968:	68dc      	ldr	r4, [r3, #12]
	uxListRemove( &( pxTimer->xTimerListItem ) );
  40396a:	1d20      	adds	r0, r4, #4
  40396c:	47c0      	blx	r8
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
  40396e:	69e3      	ldr	r3, [r4, #28]
  403970:	2b01      	cmp	r3, #1
  403972:	d114      	bne.n	40399e <prvTimerTask+0x72>
		a time relative to anything other than the current time.  It
		will therefore be inserted into the correct list relative to
		the time this task thinks it is now, even if a command to
		switch lists due to a tick count overflow is already waiting in
		the timer queue. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
  403974:	69a1      	ldr	r1, [r4, #24]
  403976:	4620      	mov	r0, r4
  403978:	4431      	add	r1, r6
  40397a:	463a      	mov	r2, r7
  40397c:	4633      	mov	r3, r6
  40397e:	4f3f      	ldr	r7, [pc, #252]	; (403a7c <prvTimerTask+0x150>)
  403980:	47b8      	blx	r7
  403982:	2801      	cmp	r0, #1
  403984:	d10b      	bne.n	40399e <prvTimerTask+0x72>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
  403986:	2300      	movs	r3, #0
  403988:	9300      	str	r3, [sp, #0]
  40398a:	4620      	mov	r0, r4
  40398c:	4619      	mov	r1, r3
  40398e:	4632      	mov	r2, r6
  403990:	4e3b      	ldr	r6, [pc, #236]	; (403a80 <prvTimerTask+0x154>)
  403992:	47b0      	blx	r6
			configASSERT( xResult );
  403994:	b918      	cbnz	r0, 40399e <prvTimerTask+0x72>
  403996:	4b3b      	ldr	r3, [pc, #236]	; (403a84 <prvTimerTask+0x158>)
  403998:	4798      	blx	r3
  40399a:	bf00      	nop
  40399c:	e7fd      	b.n	40399a <prvTimerTask+0x6e>
			( void ) xResult;
		}
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
  40399e:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4039a0:	4620      	mov	r0, r4
  4039a2:	4798      	blx	r3
  4039a4:	e00c      	b.n	4039c0 <prvTimerTask+0x94>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( portTickType ) 0U;
  4039a6:	2600      	movs	r6, #0
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
  4039a8:	6828      	ldr	r0, [r5, #0]
  4039aa:	1bf1      	subs	r1, r6, r7
  4039ac:	4b36      	ldr	r3, [pc, #216]	; (403a88 <prvTimerTask+0x15c>)
  4039ae:	4798      	blx	r3

				if( xTaskResumeAll() == pdFALSE )
  4039b0:	4b31      	ldr	r3, [pc, #196]	; (403a78 <prvTimerTask+0x14c>)
  4039b2:	4798      	blx	r3
  4039b4:	b920      	cbnz	r0, 4039c0 <prvTimerTask+0x94>
				{
					/* Yield to wait for either a command to arrive, or the block time
					to expire.  If a command arrived between the critical section being
					exited and this yield then the yield will not cause the task
					to block. */
					portYIELD_WITHIN_API();
  4039b6:	4b35      	ldr	r3, [pc, #212]	; (403a8c <prvTimerTask+0x160>)
  4039b8:	4798      	blx	r3
  4039ba:	e001      	b.n	4039c0 <prvTimerTask+0x94>
				}
			}
		}
		else
		{
			xTaskResumeAll();
  4039bc:	4b2e      	ldr	r3, [pc, #184]	; (403a78 <prvTimerTask+0x14c>)
  4039be:	4798      	blx	r3
portBASE_TYPE xTimerListsWereSwitched, xResult;
portTickType xTimeNow;

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  4039c0:	a802      	add	r0, sp, #8
  4039c2:	4b2c      	ldr	r3, [pc, #176]	; (403a74 <prvTimerTask+0x148>)
  4039c4:	4798      	blx	r3
  4039c6:	4607      	mov	r7, r0

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
  4039c8:	4e31      	ldr	r6, [pc, #196]	; (403a90 <prvTimerTask+0x164>)
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
  4039ca:	f8df 90b0 	ldr.w	r9, [pc, #176]	; 403a7c <prvTimerTask+0x150>
  4039ce:	e038      	b.n	403a42 <prvTimerTask+0x116>
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
	{
		pxTimer = xMessage.pxTimer;
  4039d0:	9c05      	ldr	r4, [sp, #20]

		/* Is the timer already in a list of active timers?  When the command
		is trmCOMMAND_PROCESS_TIMER_OVERFLOW, the timer will be NULL as the
		command is to the task rather than to an individual timer. */
		if( pxTimer != NULL )
  4039d2:	b11c      	cbz	r4, 4039dc <prvTimerTask+0xb0>
		{
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
  4039d4:	6963      	ldr	r3, [r4, #20]
  4039d6:	b10b      	cbz	r3, 4039dc <prvTimerTask+0xb0>
			{
				/* The timer is in a list, remove it. */
				uxListRemove( &( pxTimer->xTimerListItem ) );
  4039d8:	1d20      	adds	r0, r4, #4
  4039da:	47c0      	blx	r8
			}
		}

		traceTIMER_COMMAND_RECEIVED( pxTimer, xMessage.xMessageID, xMessage.xMessageValue );

		switch( xMessage.xMessageID )
  4039dc:	9b03      	ldr	r3, [sp, #12]
  4039de:	2b02      	cmp	r3, #2
  4039e0:	d01f      	beq.n	403a22 <prvTimerTask+0xf6>
  4039e2:	2b03      	cmp	r3, #3
  4039e4:	d02a      	beq.n	403a3c <prvTimerTask+0x110>
  4039e6:	2b00      	cmp	r3, #0
  4039e8:	d12b      	bne.n	403a42 <prvTimerTask+0x116>
		{
			case tmrCOMMAND_START :
				/* Start or restart a timer. */
				if( prvInsertTimerInActiveList( pxTimer,  xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.xMessageValue ) == pdTRUE )
  4039ea:	9b04      	ldr	r3, [sp, #16]
  4039ec:	69a1      	ldr	r1, [r4, #24]
  4039ee:	4620      	mov	r0, r4
  4039f0:	4419      	add	r1, r3
  4039f2:	463a      	mov	r2, r7
  4039f4:	47c8      	blx	r9
  4039f6:	2801      	cmp	r0, #1
  4039f8:	d123      	bne.n	403a42 <prvTimerTask+0x116>
				{
					/* The timer expired before it was added to the active timer
					list.  Process it now. */
					pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
  4039fa:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4039fc:	4620      	mov	r0, r4
  4039fe:	4798      	blx	r3

					if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
  403a00:	69e3      	ldr	r3, [r4, #28]
  403a02:	2b01      	cmp	r3, #1
  403a04:	d11d      	bne.n	403a42 <prvTimerTask+0x116>
					{
						xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
  403a06:	69a2      	ldr	r2, [r4, #24]
  403a08:	2300      	movs	r3, #0
  403a0a:	9300      	str	r3, [sp, #0]
  403a0c:	4620      	mov	r0, r4
  403a0e:	4619      	mov	r1, r3
  403a10:	9c04      	ldr	r4, [sp, #16]
  403a12:	4422      	add	r2, r4
  403a14:	4c1a      	ldr	r4, [pc, #104]	; (403a80 <prvTimerTask+0x154>)
  403a16:	47a0      	blx	r4
						configASSERT( xResult );
  403a18:	b998      	cbnz	r0, 403a42 <prvTimerTask+0x116>
  403a1a:	4b1a      	ldr	r3, [pc, #104]	; (403a84 <prvTimerTask+0x158>)
  403a1c:	4798      	blx	r3
  403a1e:	bf00      	nop
  403a20:	e7fd      	b.n	403a1e <prvTimerTask+0xf2>
				/* The timer has already been removed from the active list.
				There is nothing to do here. */
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
  403a22:	9904      	ldr	r1, [sp, #16]
  403a24:	61a1      	str	r1, [r4, #24]
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
  403a26:	b919      	cbnz	r1, 403a30 <prvTimerTask+0x104>
  403a28:	4b16      	ldr	r3, [pc, #88]	; (403a84 <prvTimerTask+0x158>)
  403a2a:	4798      	blx	r3
  403a2c:	bf00      	nop
  403a2e:	e7fd      	b.n	403a2c <prvTimerTask+0x100>
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
  403a30:	4620      	mov	r0, r4
  403a32:	4439      	add	r1, r7
  403a34:	463a      	mov	r2, r7
  403a36:	463b      	mov	r3, r7
  403a38:	47c8      	blx	r9
  403a3a:	e002      	b.n	403a42 <prvTimerTask+0x116>
				break;

			case tmrCOMMAND_DELETE :
				/* The timer has already been removed from the active list,
				just free up the memory. */
				vPortFree( pxTimer );
  403a3c:	4620      	mov	r0, r4
  403a3e:	4b15      	ldr	r3, [pc, #84]	; (403a94 <prvTimerTask+0x168>)
  403a40:	4798      	blx	r3

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
  403a42:	6828      	ldr	r0, [r5, #0]
  403a44:	a903      	add	r1, sp, #12
  403a46:	2200      	movs	r2, #0
  403a48:	4613      	mov	r3, r2
  403a4a:	47b0      	blx	r6
  403a4c:	2800      	cmp	r0, #0
  403a4e:	d1bf      	bne.n	4039d0 <prvTimerTask+0xa4>
  403a50:	e772      	b.n	403938 <prvTimerTask+0xc>
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
  403a52:	4b07      	ldr	r3, [pc, #28]	; (403a70 <prvTimerTask+0x144>)
  403a54:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  403a56:	a803      	add	r0, sp, #12
  403a58:	4b06      	ldr	r3, [pc, #24]	; (403a74 <prvTimerTask+0x148>)
  403a5a:	4798      	blx	r3
  403a5c:	4607      	mov	r7, r0
		if( xTimerListsWereSwitched == pdFALSE )
  403a5e:	9b03      	ldr	r3, [sp, #12]
  403a60:	2b00      	cmp	r3, #0
  403a62:	d0a0      	beq.n	4039a6 <prvTimerTask+0x7a>
  403a64:	e7aa      	b.n	4039bc <prvTimerTask+0x90>
  403a66:	bf00      	nop
  403a68:	20018ecc 	.word	0x20018ecc
  403a6c:	20018e9c 	.word	0x20018e9c
  403a70:	0040301d 	.word	0x0040301d
  403a74:	00403879 	.word	0x00403879
  403a78:	0040316d 	.word	0x0040316d
  403a7c:	004036e1 	.word	0x004036e1
  403a80:	00403825 	.word	0x00403825
  403a84:	004025b1 	.word	0x004025b1
  403a88:	00402d0d 	.word	0x00402d0d
  403a8c:	004025a1 	.word	0x004025a1
  403a90:	00402bb1 	.word	0x00402bb1
  403a94:	004027dd 	.word	0x004027dd
  403a98:	00402529 	.word	0x00402529

00403a9c <pdc_disable_transfer>:
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
			ul_controls & (PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS);
  403a9c:	f421 71fe 	bic.w	r1, r1, #508	; 0x1fc
  403aa0:	f021 0101 	bic.w	r1, r1, #1
  403aa4:	0589      	lsls	r1, r1, #22
  403aa6:	0d89      	lsrs	r1, r1, #22
		uint32_t ul_controls)
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
  403aa8:	6201      	str	r1, [r0, #32]
  403aaa:	4770      	bx	lr

00403aac <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  403aac:	b510      	push	{r4, lr}
	/* Set 
	
	 wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  403aae:	480e      	ldr	r0, [pc, #56]	; (403ae8 <sysclk_init+0x3c>)
  403ab0:	4b0e      	ldr	r3, [pc, #56]	; (403aec <sysclk_init+0x40>)
  403ab2:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  403ab4:	2000      	movs	r0, #0
  403ab6:	213e      	movs	r1, #62	; 0x3e
  403ab8:	4b0d      	ldr	r3, [pc, #52]	; (403af0 <sysclk_init+0x44>)
  403aba:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  403abc:	4c0d      	ldr	r4, [pc, #52]	; (403af4 <sysclk_init+0x48>)
  403abe:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  403ac0:	2800      	cmp	r0, #0
  403ac2:	d0fc      	beq.n	403abe <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  403ac4:	4b0c      	ldr	r3, [pc, #48]	; (403af8 <sysclk_init+0x4c>)
  403ac6:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  403ac8:	4a0c      	ldr	r2, [pc, #48]	; (403afc <sysclk_init+0x50>)
  403aca:	4b0d      	ldr	r3, [pc, #52]	; (403b00 <sysclk_init+0x54>)
  403acc:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  403ace:	4c0d      	ldr	r4, [pc, #52]	; (403b04 <sysclk_init+0x58>)
  403ad0:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  403ad2:	2800      	cmp	r0, #0
  403ad4:	d0fc      	beq.n	403ad0 <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  403ad6:	2010      	movs	r0, #16
  403ad8:	4b0b      	ldr	r3, [pc, #44]	; (403b08 <sysclk_init+0x5c>)
  403ada:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  403adc:	4b0b      	ldr	r3, [pc, #44]	; (403b0c <sysclk_init+0x60>)
  403ade:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  403ae0:	4801      	ldr	r0, [pc, #4]	; (403ae8 <sysclk_init+0x3c>)
  403ae2:	4b02      	ldr	r3, [pc, #8]	; (403aec <sysclk_init+0x40>)
  403ae4:	4798      	blx	r3
  403ae6:	bd10      	pop	{r4, pc}
  403ae8:	07270e00 	.word	0x07270e00
  403aec:	004041f5 	.word	0x004041f5
  403af0:	00403f4d 	.word	0x00403f4d
  403af4:	00403fa1 	.word	0x00403fa1
  403af8:	00403fb1 	.word	0x00403fb1
  403afc:	20133f01 	.word	0x20133f01
  403b00:	400e0400 	.word	0x400e0400
  403b04:	00403fc1 	.word	0x00403fc1
  403b08:	00403ee5 	.word	0x00403ee5
  403b0c:	004040e1 	.word	0x004040e1

00403b10 <board_init>:
 * \addtogroup sam4s_xplained_pro_group
 * @{
 */

void board_init(void)
{
  403b10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	wdt_disable(WDT);
  403b12:	481d      	ldr	r0, [pc, #116]	; (403b88 <board_init+0x78>)
  403b14:	4b1d      	ldr	r3, [pc, #116]	; (403b8c <board_init+0x7c>)
  403b16:	4798      	blx	r3
  403b18:	200b      	movs	r0, #11
  403b1a:	4c1d      	ldr	r4, [pc, #116]	; (403b90 <board_init+0x80>)
  403b1c:	47a0      	blx	r4
  403b1e:	200c      	movs	r0, #12
  403b20:	47a0      	blx	r4
  403b22:	200d      	movs	r0, #13
  403b24:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403b26:	4c1b      	ldr	r4, [pc, #108]	; (403b94 <board_init+0x84>)
  403b28:	2310      	movs	r3, #16
  403b2a:	6123      	str	r3, [r4, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403b2c:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403b30:	2508      	movs	r5, #8
  403b32:	6125      	str	r5, [r4, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403b34:	f8c4 50a0 	str.w	r5, [r4, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  403b38:	6363      	str	r3, [r4, #52]	; 0x34
  403b3a:	6365      	str	r5, [r4, #52]	; 0x34
	//Compass
	ioport_set_pin_dir(I2C_SCL_PIN, IOPORT_DIR_OUTPUT);
	ioport_set_pin_dir(I2C_SDA_PIN, IOPORT_DIR_OUTPUT);
	ioport_set_pin_level(I2C_SCL_PIN,false);
	ioport_set_pin_level(I2C_SDA_PIN,false);
	delay_ms(15);
  403b3c:	4816      	ldr	r0, [pc, #88]	; (403b98 <board_init+0x88>)
  403b3e:	4b17      	ldr	r3, [pc, #92]	; (403b9c <board_init+0x8c>)
  403b40:	4798      	blx	r3
	gpio_configure_pin(I2C_SCL_PIN, TWI0_CLK_FLAGS);
  403b42:	4f17      	ldr	r7, [pc, #92]	; (403ba0 <board_init+0x90>)
  403b44:	2004      	movs	r0, #4
  403b46:	4639      	mov	r1, r7
  403b48:	4e16      	ldr	r6, [pc, #88]	; (403ba4 <board_init+0x94>)
  403b4a:	47b0      	blx	r6
	gpio_configure_pin(I2C_SDA_PIN, TWI0_DATA_FLAGS);
  403b4c:	2003      	movs	r0, #3
  403b4e:	4639      	mov	r1, r7
  403b50:	47b0      	blx	r6
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403b52:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
  403b56:	6123      	str	r3, [r4, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403b58:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403b5c:	4b12      	ldr	r3, [pc, #72]	; (403ba8 <board_init+0x98>)
  403b5e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  403b62:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403b64:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403b68:	f5a3 7300 	sub.w	r3, r3, #512	; 0x200
  403b6c:	611d      	str	r5, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403b6e:	f8c3 50a0 	str.w	r5, [r3, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403b72:	2202      	movs	r2, #2
  403b74:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403b76:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403b7a:	f44f 6380 	mov.w	r3, #1024	; 0x400
  403b7e:	6123      	str	r3, [r4, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403b80:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
  403b84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403b86:	bf00      	nop
  403b88:	400e1450 	.word	0x400e1450
  403b8c:	00404025 	.word	0x00404025
  403b90:	00403fd1 	.word	0x00403fd1
  403b94:	400e0e00 	.word	0x400e0e00
  403b98:	0001f63c 	.word	0x0001f63c
  403b9c:	20000001 	.word	0x20000001
  403ba0:	08000001 	.word	0x08000001
  403ba4:	00403cdd 	.word	0x00403cdd
  403ba8:	400e1200 	.word	0x400e1200

00403bac <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  403bac:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  403bae:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  403bb2:	d02f      	beq.n	403c14 <pio_set_peripheral+0x68>
  403bb4:	d807      	bhi.n	403bc6 <pio_set_peripheral+0x1a>
  403bb6:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  403bba:	d014      	beq.n	403be6 <pio_set_peripheral+0x3a>
  403bbc:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  403bc0:	d01e      	beq.n	403c00 <pio_set_peripheral+0x54>
  403bc2:	b939      	cbnz	r1, 403bd4 <pio_set_peripheral+0x28>
  403bc4:	4770      	bx	lr
  403bc6:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  403bca:	d037      	beq.n	403c3c <pio_set_peripheral+0x90>
  403bcc:	d804      	bhi.n	403bd8 <pio_set_peripheral+0x2c>
  403bce:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  403bd2:	d029      	beq.n	403c28 <pio_set_peripheral+0x7c>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  403bd4:	6042      	str	r2, [r0, #4]
  403bd6:	4770      	bx	lr

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  403bd8:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  403bdc:	d02e      	beq.n	403c3c <pio_set_peripheral+0x90>
  403bde:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  403be2:	d02b      	beq.n	403c3c <pio_set_peripheral+0x90>
  403be4:	e7f6      	b.n	403bd4 <pio_set_peripheral+0x28>
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  403be6:	b410      	push	{r4}
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  403be8:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  403bea:	6f04      	ldr	r4, [r0, #112]	; 0x70
  403bec:	43d3      	mvns	r3, r2
  403bee:	4021      	ands	r1, r4
  403bf0:	4019      	ands	r1, r3
  403bf2:	6701      	str	r1, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  403bf4:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  403bf6:	6f44      	ldr	r4, [r0, #116]	; 0x74
  403bf8:	4021      	ands	r1, r4
  403bfa:	400b      	ands	r3, r1
  403bfc:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  403bfe:	e01a      	b.n	403c36 <pio_set_peripheral+0x8a>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  403c00:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  403c02:	4313      	orrs	r3, r2
  403c04:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  403c06:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  403c08:	6f41      	ldr	r1, [r0, #116]	; 0x74
  403c0a:	400b      	ands	r3, r1
  403c0c:	ea23 0302 	bic.w	r3, r3, r2
  403c10:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  403c12:	e7df      	b.n	403bd4 <pio_set_peripheral+0x28>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  403c14:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  403c16:	6f01      	ldr	r1, [r0, #112]	; 0x70
  403c18:	400b      	ands	r3, r1
  403c1a:	ea23 0302 	bic.w	r3, r3, r2
  403c1e:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  403c20:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  403c22:	4313      	orrs	r3, r2
  403c24:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  403c26:	e7d5      	b.n	403bd4 <pio_set_peripheral+0x28>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  403c28:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  403c2a:	4313      	orrs	r3, r2
  403c2c:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  403c2e:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  403c30:	4313      	orrs	r3, r2
  403c32:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  403c34:	e7ce      	b.n	403bd4 <pio_set_peripheral+0x28>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  403c36:	6042      	str	r2, [r0, #4]
}
  403c38:	f85d 4b04 	ldr.w	r4, [sp], #4
  403c3c:	4770      	bx	lr
  403c3e:	bf00      	nop

00403c40 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  403c40:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  403c42:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  403c46:	bf14      	ite	ne
  403c48:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  403c4a:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  403c4c:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  403c50:	bf14      	ite	ne
  403c52:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
  403c54:	6241      	streq	r1, [r0, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  403c56:	f012 0f02 	tst.w	r2, #2
  403c5a:	d002      	beq.n	403c62 <pio_set_input+0x22>
		p_pio->PIO_IFSCDR = ul_mask;
  403c5c:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  403c60:	e004      	b.n	403c6c <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  403c62:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  403c66:	bf18      	it	ne
  403c68:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  403c6c:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  403c6e:	6001      	str	r1, [r0, #0]
  403c70:	4770      	bx	lr
  403c72:	bf00      	nop

00403c74 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  403c74:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  403c76:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  403c78:	9c01      	ldr	r4, [sp, #4]
  403c7a:	b10c      	cbz	r4, 403c80 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
  403c7c:	6641      	str	r1, [r0, #100]	; 0x64
  403c7e:	e000      	b.n	403c82 <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  403c80:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  403c82:	b10b      	cbz	r3, 403c88 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
  403c84:	6501      	str	r1, [r0, #80]	; 0x50
  403c86:	e000      	b.n	403c8a <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  403c88:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  403c8a:	b10a      	cbz	r2, 403c90 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
  403c8c:	6301      	str	r1, [r0, #48]	; 0x30
  403c8e:	e000      	b.n	403c92 <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
  403c90:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  403c92:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  403c94:	6001      	str	r1, [r0, #0]
}
  403c96:	f85d 4b04 	ldr.w	r4, [sp], #4
  403c9a:	4770      	bx	lr

00403c9c <pio_configure_interrupt>:
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  403c9c:	f012 0f10 	tst.w	r2, #16
  403ca0:	d010      	beq.n	403cc4 <pio_configure_interrupt+0x28>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  403ca2:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  403ca6:	f012 0f20 	tst.w	r2, #32
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  403caa:	bf14      	ite	ne
  403cac:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  403cb0:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  403cb4:	f012 0f40 	tst.w	r2, #64	; 0x40
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  403cb8:	bf14      	ite	ne
  403cba:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
  403cbe:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
  403cc2:	4770      	bx	lr
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
  403cc4:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  403cc8:	4770      	bx	lr
  403cca:	bf00      	nop

00403ccc <pio_enable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_ISR;
  403ccc:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
	p_pio->PIO_IER = ul_mask;
  403cce:	6401      	str	r1, [r0, #64]	; 0x40
  403cd0:	4770      	bx	lr
  403cd2:	bf00      	nop

00403cd4 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  403cd4:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  403cd6:	4770      	bx	lr

00403cd8 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  403cd8:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  403cda:	4770      	bx	lr

00403cdc <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  403cdc:	b570      	push	{r4, r5, r6, lr}
  403cde:	b082      	sub	sp, #8
  403ce0:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  403ce2:	0943      	lsrs	r3, r0, #5
  403ce4:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  403ce8:	f203 7307 	addw	r3, r3, #1799	; 0x707
  403cec:	025c      	lsls	r4, r3, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  403cee:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  403cf2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  403cf6:	d047      	beq.n	403d88 <pio_configure_pin+0xac>
  403cf8:	d809      	bhi.n	403d0e <pio_configure_pin+0x32>
  403cfa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  403cfe:	d021      	beq.n	403d44 <pio_configure_pin+0x68>
  403d00:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  403d04:	d02f      	beq.n	403d66 <pio_configure_pin+0x8a>
  403d06:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  403d0a:	d16f      	bne.n	403dec <pio_configure_pin+0x110>
  403d0c:	e009      	b.n	403d22 <pio_configure_pin+0x46>
  403d0e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  403d12:	d055      	beq.n	403dc0 <pio_configure_pin+0xe4>
  403d14:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  403d18:	d052      	beq.n	403dc0 <pio_configure_pin+0xe4>
  403d1a:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  403d1e:	d044      	beq.n	403daa <pio_configure_pin+0xce>
  403d20:	e064      	b.n	403dec <pio_configure_pin+0x110>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  403d22:	f000 001f 	and.w	r0, r0, #31
  403d26:	2601      	movs	r6, #1
  403d28:	4086      	lsls	r6, r0
  403d2a:	4620      	mov	r0, r4
  403d2c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  403d30:	4632      	mov	r2, r6
  403d32:	4b30      	ldr	r3, [pc, #192]	; (403df4 <pio_configure_pin+0x118>)
  403d34:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  403d36:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  403d3a:	bf14      	ite	ne
  403d3c:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  403d3e:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  403d40:	2001      	movs	r0, #1
  403d42:	e054      	b.n	403dee <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  403d44:	f000 001f 	and.w	r0, r0, #31
  403d48:	2601      	movs	r6, #1
  403d4a:	4086      	lsls	r6, r0
  403d4c:	4620      	mov	r0, r4
  403d4e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  403d52:	4632      	mov	r2, r6
  403d54:	4b27      	ldr	r3, [pc, #156]	; (403df4 <pio_configure_pin+0x118>)
  403d56:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  403d58:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  403d5c:	bf14      	ite	ne
  403d5e:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  403d60:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  403d62:	2001      	movs	r0, #1
  403d64:	e043      	b.n	403dee <pio_configure_pin+0x112>
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  403d66:	f000 001f 	and.w	r0, r0, #31
  403d6a:	2601      	movs	r6, #1
  403d6c:	4086      	lsls	r6, r0
  403d6e:	4620      	mov	r0, r4
  403d70:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  403d74:	4632      	mov	r2, r6
  403d76:	4b1f      	ldr	r3, [pc, #124]	; (403df4 <pio_configure_pin+0x118>)
  403d78:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  403d7a:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  403d7e:	bf14      	ite	ne
  403d80:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  403d82:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  403d84:	2001      	movs	r0, #1
  403d86:	e032      	b.n	403dee <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  403d88:	f000 001f 	and.w	r0, r0, #31
  403d8c:	2601      	movs	r6, #1
  403d8e:	4086      	lsls	r6, r0
  403d90:	4620      	mov	r0, r4
  403d92:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  403d96:	4632      	mov	r2, r6
  403d98:	4b16      	ldr	r3, [pc, #88]	; (403df4 <pio_configure_pin+0x118>)
  403d9a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  403d9c:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  403da0:	bf14      	ite	ne
  403da2:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  403da4:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  403da6:	2001      	movs	r0, #1
  403da8:	e021      	b.n	403dee <pio_configure_pin+0x112>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  403daa:	f000 031f 	and.w	r3, r0, #31
  403dae:	2601      	movs	r6, #1
  403db0:	4620      	mov	r0, r4
  403db2:	fa06 f103 	lsl.w	r1, r6, r3
  403db6:	462a      	mov	r2, r5
  403db8:	4b0f      	ldr	r3, [pc, #60]	; (403df8 <pio_configure_pin+0x11c>)
  403dba:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  403dbc:	4630      	mov	r0, r6
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
  403dbe:	e016      	b.n	403dee <pio_configure_pin+0x112>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  403dc0:	f000 031f 	and.w	r3, r0, #31
  403dc4:	2601      	movs	r6, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  403dc6:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  403dca:	ea05 0106 	and.w	r1, r5, r6
  403dce:	9100      	str	r1, [sp, #0]
  403dd0:	4620      	mov	r0, r4
  403dd2:	fa06 f103 	lsl.w	r1, r6, r3
  403dd6:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  403dda:	bf14      	ite	ne
  403ddc:	2200      	movne	r2, #0
  403dde:	2201      	moveq	r2, #1
  403de0:	f3c5 0380 	ubfx	r3, r5, #2, #1
  403de4:	4c05      	ldr	r4, [pc, #20]	; (403dfc <pio_configure_pin+0x120>)
  403de6:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  403de8:	4630      	mov	r0, r6
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  403dea:	e000      	b.n	403dee <pio_configure_pin+0x112>

	default:
		return 0;
  403dec:	2000      	movs	r0, #0
	}

	return 1;
}
  403dee:	b002      	add	sp, #8
  403df0:	bd70      	pop	{r4, r5, r6, pc}
  403df2:	bf00      	nop
  403df4:	00403bad 	.word	0x00403bad
  403df8:	00403c41 	.word	0x00403c41
  403dfc:	00403c75 	.word	0x00403c75

00403e00 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  403e00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  403e04:	4681      	mov	r9, r0
  403e06:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  403e08:	4b12      	ldr	r3, [pc, #72]	; (403e54 <pio_handler_process+0x54>)
  403e0a:	4798      	blx	r3
  403e0c:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  403e0e:	4648      	mov	r0, r9
  403e10:	4b11      	ldr	r3, [pc, #68]	; (403e58 <pio_handler_process+0x58>)
  403e12:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  403e14:	4005      	ands	r5, r0
  403e16:	d013      	beq.n	403e40 <pio_handler_process+0x40>
  403e18:	4c10      	ldr	r4, [pc, #64]	; (403e5c <pio_handler_process+0x5c>)
  403e1a:	f104 0660 	add.w	r6, r4, #96	; 0x60
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  403e1e:	6823      	ldr	r3, [r4, #0]
  403e20:	4543      	cmp	r3, r8
  403e22:	d108      	bne.n	403e36 <pio_handler_process+0x36>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  403e24:	6861      	ldr	r1, [r4, #4]
  403e26:	4229      	tst	r1, r5
  403e28:	d005      	beq.n	403e36 <pio_handler_process+0x36>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  403e2a:	68e3      	ldr	r3, [r4, #12]
  403e2c:	4640      	mov	r0, r8
  403e2e:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  403e30:	6863      	ldr	r3, [r4, #4]
  403e32:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  403e36:	42b4      	cmp	r4, r6
  403e38:	d002      	beq.n	403e40 <pio_handler_process+0x40>
  403e3a:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  403e3c:	2d00      	cmp	r5, #0
  403e3e:	d1ee      	bne.n	403e1e <pio_handler_process+0x1e>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  403e40:	4b07      	ldr	r3, [pc, #28]	; (403e60 <pio_handler_process+0x60>)
  403e42:	681b      	ldr	r3, [r3, #0]
  403e44:	b123      	cbz	r3, 403e50 <pio_handler_process+0x50>
		if (pio_capture_handler) {
  403e46:	4b07      	ldr	r3, [pc, #28]	; (403e64 <pio_handler_process+0x64>)
  403e48:	681b      	ldr	r3, [r3, #0]
  403e4a:	b10b      	cbz	r3, 403e50 <pio_handler_process+0x50>
			pio_capture_handler(p_pio);
  403e4c:	4648      	mov	r0, r9
  403e4e:	4798      	blx	r3
  403e50:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403e54:	00403cd5 	.word	0x00403cd5
  403e58:	00403cd9 	.word	0x00403cd9
  403e5c:	20018edc 	.word	0x20018edc
  403e60:	20019074 	.word	0x20019074
  403e64:	20018ed8 	.word	0x20018ed8

00403e68 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  403e68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  403e6a:	4c0c      	ldr	r4, [pc, #48]	; (403e9c <pio_handler_set+0x34>)
  403e6c:	6824      	ldr	r4, [r4, #0]
  403e6e:	2c06      	cmp	r4, #6
  403e70:	d811      	bhi.n	403e96 <pio_handler_set+0x2e>
  403e72:	4615      	mov	r5, r2
		return 1;

	/* Define new source */
	pSource = &(gs_interrupt_sources[gs_ul_nb_sources]);
	pSource->id = ul_id;
  403e74:	4f0a      	ldr	r7, [pc, #40]	; (403ea0 <pio_handler_set+0x38>)
  403e76:	0122      	lsls	r2, r4, #4
  403e78:	18be      	adds	r6, r7, r2
  403e7a:	50b9      	str	r1, [r7, r2]
	pSource->mask = ul_mask;
  403e7c:	6075      	str	r5, [r6, #4]
	pSource->attr = ul_attr;
  403e7e:	60b3      	str	r3, [r6, #8]
	pSource->handler = p_handler;
  403e80:	9a06      	ldr	r2, [sp, #24]
  403e82:	60f2      	str	r2, [r6, #12]
	gs_ul_nb_sources++;
  403e84:	3401      	adds	r4, #1
  403e86:	4a05      	ldr	r2, [pc, #20]	; (403e9c <pio_handler_set+0x34>)
  403e88:	6014      	str	r4, [r2, #0]

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  403e8a:	4629      	mov	r1, r5
  403e8c:	461a      	mov	r2, r3
  403e8e:	4b05      	ldr	r3, [pc, #20]	; (403ea4 <pio_handler_set+0x3c>)
  403e90:	4798      	blx	r3

	return 0;
  403e92:	2000      	movs	r0, #0
  403e94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;
  403e96:	2001      	movs	r0, #1

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);

	return 0;
}
  403e98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403e9a:	bf00      	nop
  403e9c:	20018ed4 	.word	0x20018ed4
  403ea0:	20018edc 	.word	0x20018edc
  403ea4:	00403c9d 	.word	0x00403c9d

00403ea8 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  403ea8:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  403eaa:	4802      	ldr	r0, [pc, #8]	; (403eb4 <PIOA_Handler+0xc>)
  403eac:	210b      	movs	r1, #11
  403eae:	4b02      	ldr	r3, [pc, #8]	; (403eb8 <PIOA_Handler+0x10>)
  403eb0:	4798      	blx	r3
  403eb2:	bd08      	pop	{r3, pc}
  403eb4:	400e0e00 	.word	0x400e0e00
  403eb8:	00403e01 	.word	0x00403e01

00403ebc <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  403ebc:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  403ebe:	4802      	ldr	r0, [pc, #8]	; (403ec8 <PIOB_Handler+0xc>)
  403ec0:	210c      	movs	r1, #12
  403ec2:	4b02      	ldr	r3, [pc, #8]	; (403ecc <PIOB_Handler+0x10>)
  403ec4:	4798      	blx	r3
  403ec6:	bd08      	pop	{r3, pc}
  403ec8:	400e1000 	.word	0x400e1000
  403ecc:	00403e01 	.word	0x00403e01

00403ed0 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  403ed0:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  403ed2:	4802      	ldr	r0, [pc, #8]	; (403edc <PIOC_Handler+0xc>)
  403ed4:	210d      	movs	r1, #13
  403ed6:	4b02      	ldr	r3, [pc, #8]	; (403ee0 <PIOC_Handler+0x10>)
  403ed8:	4798      	blx	r3
  403eda:	bd08      	pop	{r3, pc}
  403edc:	400e1200 	.word	0x400e1200
  403ee0:	00403e01 	.word	0x00403e01

00403ee4 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  403ee4:	4a18      	ldr	r2, [pc, #96]	; (403f48 <pmc_switch_mck_to_pllack+0x64>)
  403ee6:	6b13      	ldr	r3, [r2, #48]	; 0x30
  403ee8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  403eec:	4318      	orrs	r0, r3
  403eee:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  403ef0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  403ef2:	f013 0f08 	tst.w	r3, #8
  403ef6:	d003      	beq.n	403f00 <pmc_switch_mck_to_pllack+0x1c>
  403ef8:	e009      	b.n	403f0e <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  403efa:	3b01      	subs	r3, #1
  403efc:	d103      	bne.n	403f06 <pmc_switch_mck_to_pllack+0x22>
  403efe:	e01e      	b.n	403f3e <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  403f00:	f44f 6300 	mov.w	r3, #2048	; 0x800
  403f04:	4910      	ldr	r1, [pc, #64]	; (403f48 <pmc_switch_mck_to_pllack+0x64>)
  403f06:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  403f08:	f012 0f08 	tst.w	r2, #8
  403f0c:	d0f5      	beq.n	403efa <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  403f0e:	4a0e      	ldr	r2, [pc, #56]	; (403f48 <pmc_switch_mck_to_pllack+0x64>)
  403f10:	6b13      	ldr	r3, [r2, #48]	; 0x30
  403f12:	f023 0303 	bic.w	r3, r3, #3
  403f16:	f043 0302 	orr.w	r3, r3, #2
  403f1a:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  403f1c:	6e90      	ldr	r0, [r2, #104]	; 0x68
  403f1e:	f010 0008 	ands.w	r0, r0, #8
  403f22:	d004      	beq.n	403f2e <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  403f24:	2000      	movs	r0, #0
  403f26:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
  403f28:	3b01      	subs	r3, #1
  403f2a:	d103      	bne.n	403f34 <pmc_switch_mck_to_pllack+0x50>
  403f2c:	e009      	b.n	403f42 <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  403f2e:	f44f 6300 	mov.w	r3, #2048	; 0x800
  403f32:	4905      	ldr	r1, [pc, #20]	; (403f48 <pmc_switch_mck_to_pllack+0x64>)
  403f34:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  403f36:	f012 0f08 	tst.w	r2, #8
  403f3a:	d0f5      	beq.n	403f28 <pmc_switch_mck_to_pllack+0x44>
  403f3c:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  403f3e:	2001      	movs	r0, #1
  403f40:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  403f42:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  403f44:	4770      	bx	lr
  403f46:	bf00      	nop
  403f48:	400e0400 	.word	0x400e0400

00403f4c <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  403f4c:	b138      	cbz	r0, 403f5e <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  403f4e:	4911      	ldr	r1, [pc, #68]	; (403f94 <pmc_switch_mainck_to_xtal+0x48>)
  403f50:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  403f52:	4a11      	ldr	r2, [pc, #68]	; (403f98 <pmc_switch_mainck_to_xtal+0x4c>)
  403f54:	401a      	ands	r2, r3
  403f56:	4b11      	ldr	r3, [pc, #68]	; (403f9c <pmc_switch_mainck_to_xtal+0x50>)
  403f58:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  403f5a:	620b      	str	r3, [r1, #32]
  403f5c:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  403f5e:	4a0d      	ldr	r2, [pc, #52]	; (403f94 <pmc_switch_mainck_to_xtal+0x48>)
  403f60:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  403f62:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  403f66:	f023 0303 	bic.w	r3, r3, #3
  403f6a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  403f6e:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  403f72:	0209      	lsls	r1, r1, #8
  403f74:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  403f76:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  403f78:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  403f7a:	6e93      	ldr	r3, [r2, #104]	; 0x68
  403f7c:	f013 0f01 	tst.w	r3, #1
  403f80:	d0fb      	beq.n	403f7a <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  403f82:	4a04      	ldr	r2, [pc, #16]	; (403f94 <pmc_switch_mainck_to_xtal+0x48>)
  403f84:	6a13      	ldr	r3, [r2, #32]
  403f86:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  403f8a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  403f8e:	6213      	str	r3, [r2, #32]
  403f90:	4770      	bx	lr
  403f92:	bf00      	nop
  403f94:	400e0400 	.word	0x400e0400
  403f98:	fec8fffc 	.word	0xfec8fffc
  403f9c:	01370002 	.word	0x01370002

00403fa0 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  403fa0:	4b02      	ldr	r3, [pc, #8]	; (403fac <pmc_osc_is_ready_mainck+0xc>)
  403fa2:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  403fa4:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  403fa8:	4770      	bx	lr
  403faa:	bf00      	nop
  403fac:	400e0400 	.word	0x400e0400

00403fb0 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  403fb0:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  403fb4:	4b01      	ldr	r3, [pc, #4]	; (403fbc <pmc_disable_pllack+0xc>)
  403fb6:	629a      	str	r2, [r3, #40]	; 0x28
  403fb8:	4770      	bx	lr
  403fba:	bf00      	nop
  403fbc:	400e0400 	.word	0x400e0400

00403fc0 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  403fc0:	4b02      	ldr	r3, [pc, #8]	; (403fcc <pmc_is_locked_pllack+0xc>)
  403fc2:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  403fc4:	f000 0002 	and.w	r0, r0, #2
  403fc8:	4770      	bx	lr
  403fca:	bf00      	nop
  403fcc:	400e0400 	.word	0x400e0400

00403fd0 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  403fd0:	2822      	cmp	r0, #34	; 0x22
  403fd2:	d81e      	bhi.n	404012 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  403fd4:	281f      	cmp	r0, #31
  403fd6:	d80c      	bhi.n	403ff2 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  403fd8:	4b11      	ldr	r3, [pc, #68]	; (404020 <pmc_enable_periph_clk+0x50>)
  403fda:	699a      	ldr	r2, [r3, #24]
  403fdc:	2301      	movs	r3, #1
  403fde:	4083      	lsls	r3, r0
  403fe0:	401a      	ands	r2, r3
  403fe2:	4293      	cmp	r3, r2
  403fe4:	d017      	beq.n	404016 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  403fe6:	2301      	movs	r3, #1
  403fe8:	4083      	lsls	r3, r0
  403fea:	4a0d      	ldr	r2, [pc, #52]	; (404020 <pmc_enable_periph_clk+0x50>)
  403fec:	6113      	str	r3, [r2, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  403fee:	2000      	movs	r0, #0
  403ff0:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  403ff2:	4b0b      	ldr	r3, [pc, #44]	; (404020 <pmc_enable_periph_clk+0x50>)
  403ff4:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  403ff8:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  403ffa:	2301      	movs	r3, #1
  403ffc:	4083      	lsls	r3, r0
  403ffe:	401a      	ands	r2, r3
  404000:	4293      	cmp	r3, r2
  404002:	d00a      	beq.n	40401a <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  404004:	2301      	movs	r3, #1
  404006:	4083      	lsls	r3, r0
  404008:	4a05      	ldr	r2, [pc, #20]	; (404020 <pmc_enable_periph_clk+0x50>)
  40400a:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  40400e:	2000      	movs	r0, #0
  404010:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  404012:	2001      	movs	r0, #1
  404014:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  404016:	2000      	movs	r0, #0
  404018:	4770      	bx	lr
  40401a:	2000      	movs	r0, #0
}
  40401c:	4770      	bx	lr
  40401e:	bf00      	nop
  404020:	400e0400 	.word	0x400e0400

00404024 <wdt_disable>:
/**
 * \brief Disable the watchdog timer.
 */
void wdt_disable(Wdt *p_wdt)
{
	p_wdt->WDT_MR = WDT_MR_WDDIS;
  404024:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  404028:	6043      	str	r3, [r0, #4]
  40402a:	4770      	bx	lr

0040402c <Dummy_Handler>:
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
	while (1) {
	}
  40402c:	e7fe      	b.n	40402c <Dummy_Handler>
  40402e:	bf00      	nop

00404030 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  404030:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
  404032:	4b20      	ldr	r3, [pc, #128]	; (4040b4 <Reset_Handler+0x84>)
  404034:	4a20      	ldr	r2, [pc, #128]	; (4040b8 <Reset_Handler+0x88>)
  404036:	429a      	cmp	r2, r3
  404038:	d913      	bls.n	404062 <Reset_Handler+0x32>
		for (; pDest < &_erelocate;) {
  40403a:	4b20      	ldr	r3, [pc, #128]	; (4040bc <Reset_Handler+0x8c>)
  40403c:	4a1d      	ldr	r2, [pc, #116]	; (4040b4 <Reset_Handler+0x84>)
  40403e:	429a      	cmp	r2, r3
  404040:	d21f      	bcs.n	404082 <Reset_Handler+0x52>
  404042:	4611      	mov	r1, r2
  404044:	3204      	adds	r2, #4
  404046:	3303      	adds	r3, #3
  404048:	1a9b      	subs	r3, r3, r2
  40404a:	f023 0303 	bic.w	r3, r3, #3
  40404e:	3304      	adds	r3, #4
  404050:	4a19      	ldr	r2, [pc, #100]	; (4040b8 <Reset_Handler+0x88>)
  404052:	4413      	add	r3, r2
			*pDest++ = *pSrc++;
  404054:	f852 0b04 	ldr.w	r0, [r2], #4
  404058:	f841 0b04 	str.w	r0, [r1], #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
		for (; pDest < &_erelocate;) {
  40405c:	429a      	cmp	r2, r3
  40405e:	d1f9      	bne.n	404054 <Reset_Handler+0x24>
  404060:	e00f      	b.n	404082 <Reset_Handler+0x52>
			*pDest++ = *pSrc++;
		}
	} else if (pSrc < pDest) {
  404062:	4b14      	ldr	r3, [pc, #80]	; (4040b4 <Reset_Handler+0x84>)
  404064:	4a14      	ldr	r2, [pc, #80]	; (4040b8 <Reset_Handler+0x88>)
  404066:	429a      	cmp	r2, r3
  404068:	d20b      	bcs.n	404082 <Reset_Handler+0x52>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  40406a:	4b14      	ldr	r3, [pc, #80]	; (4040bc <Reset_Handler+0x8c>)
  40406c:	4a11      	ldr	r2, [pc, #68]	; (4040b4 <Reset_Handler+0x84>)
  40406e:	1a9a      	subs	r2, r3, r2
  404070:	4813      	ldr	r0, [pc, #76]	; (4040c0 <Reset_Handler+0x90>)
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  404072:	1881      	adds	r1, r0, r2
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  404074:	b12a      	cbz	r2, 404082 <Reset_Handler+0x52>
			*pDest-- = *pSrc--;
  404076:	f851 2904 	ldr.w	r2, [r1], #-4
  40407a:	f843 2d04 	str.w	r2, [r3, #-4]!
		}
	} else if (pSrc < pDest) {
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  40407e:	4281      	cmp	r1, r0
  404080:	d1f9      	bne.n	404076 <Reset_Handler+0x46>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  404082:	bf00      	nop
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  404084:	4b0f      	ldr	r3, [pc, #60]	; (4040c4 <Reset_Handler+0x94>)
  404086:	4a10      	ldr	r2, [pc, #64]	; (4040c8 <Reset_Handler+0x98>)
  404088:	429a      	cmp	r2, r3
  40408a:	d20b      	bcs.n	4040a4 <Reset_Handler+0x74>
  40408c:	1d13      	adds	r3, r2, #4
  40408e:	4a0f      	ldr	r2, [pc, #60]	; (4040cc <Reset_Handler+0x9c>)
  404090:	1ad2      	subs	r2, r2, r3
  404092:	f022 0203 	bic.w	r2, r2, #3
  404096:	441a      	add	r2, r3
  404098:	3b04      	subs	r3, #4
		*pDest++ = 0;
  40409a:	2100      	movs	r1, #0
  40409c:	f843 1b04 	str.w	r1, [r3], #4
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  4040a0:	4293      	cmp	r3, r2
  4040a2:	d1fb      	bne.n	40409c <Reset_Handler+0x6c>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc);
  4040a4:	4b0a      	ldr	r3, [pc, #40]	; (4040d0 <Reset_Handler+0xa0>)
  4040a6:	4a0b      	ldr	r2, [pc, #44]	; (4040d4 <Reset_Handler+0xa4>)
  4040a8:	609a      	str	r2, [r3, #8]

	/* Initialize the C library */
	__libc_init_array();
  4040aa:	4b0b      	ldr	r3, [pc, #44]	; (4040d8 <Reset_Handler+0xa8>)
  4040ac:	4798      	blx	r3

	/* Branch to main function */
	main();
  4040ae:	4b0b      	ldr	r3, [pc, #44]	; (4040dc <Reset_Handler+0xac>)
  4040b0:	4798      	blx	r3

	/* Infinite loop */
	while (1);
  4040b2:	e7fe      	b.n	4040b2 <Reset_Handler+0x82>
  4040b4:	20000000 	.word	0x20000000
  4040b8:	00405ddc 	.word	0x00405ddc
  4040bc:	20000470 	.word	0x20000470
  4040c0:	00405dd8 	.word	0x00405dd8
  4040c4:	20019098 	.word	0x20019098
  4040c8:	20000470 	.word	0x20000470
  4040cc:	2001909b 	.word	0x2001909b
  4040d0:	e000ed00 	.word	0xe000ed00
  4040d4:	00400000 	.word	0x00400000
  4040d8:	00405925 	.word	0x00405925
  4040dc:	00404349 	.word	0x00404349

004040e0 <SystemCoreClockUpdate>:
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  4040e0:	4b3d      	ldr	r3, [pc, #244]	; (4041d8 <SystemCoreClockUpdate+0xf8>)
  4040e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4040e4:	f003 0303 	and.w	r3, r3, #3
  4040e8:	2b03      	cmp	r3, #3
  4040ea:	d85d      	bhi.n	4041a8 <SystemCoreClockUpdate+0xc8>
  4040ec:	e8df f003 	tbb	[pc, r3]
  4040f0:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  4040f4:	4b39      	ldr	r3, [pc, #228]	; (4041dc <SystemCoreClockUpdate+0xfc>)
  4040f6:	695b      	ldr	r3, [r3, #20]
  4040f8:	f013 0f80 	tst.w	r3, #128	; 0x80
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4040fc:	bf14      	ite	ne
  4040fe:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  404102:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  404106:	4b36      	ldr	r3, [pc, #216]	; (4041e0 <SystemCoreClockUpdate+0x100>)
  404108:	601a      	str	r2, [r3, #0]
  40410a:	e04d      	b.n	4041a8 <SystemCoreClockUpdate+0xc8>
			}
		break;
		
	case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  40410c:	4b32      	ldr	r3, [pc, #200]	; (4041d8 <SystemCoreClockUpdate+0xf8>)
  40410e:	6a1b      	ldr	r3, [r3, #32]
  404110:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  404114:	d003      	beq.n	40411e <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL;
  404116:	4a33      	ldr	r2, [pc, #204]	; (4041e4 <SystemCoreClockUpdate+0x104>)
  404118:	4b31      	ldr	r3, [pc, #196]	; (4041e0 <SystemCoreClockUpdate+0x100>)
  40411a:	601a      	str	r2, [r3, #0]
  40411c:	e044      	b.n	4041a8 <SystemCoreClockUpdate+0xc8>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40411e:	4a32      	ldr	r2, [pc, #200]	; (4041e8 <SystemCoreClockUpdate+0x108>)
  404120:	4b2f      	ldr	r3, [pc, #188]	; (4041e0 <SystemCoreClockUpdate+0x100>)
  404122:	601a      	str	r2, [r3, #0]
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  404124:	4b2c      	ldr	r3, [pc, #176]	; (4041d8 <SystemCoreClockUpdate+0xf8>)
  404126:	6a1b      	ldr	r3, [r3, #32]
  404128:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40412c:	2b10      	cmp	r3, #16
  40412e:	d002      	beq.n	404136 <SystemCoreClockUpdate+0x56>
  404130:	2b20      	cmp	r3, #32
  404132:	d004      	beq.n	40413e <SystemCoreClockUpdate+0x5e>
  404134:	e038      	b.n	4041a8 <SystemCoreClockUpdate+0xc8>
			case CKGR_MOR_MOSCRCF_4_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
			break;
			
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  404136:	4a2d      	ldr	r2, [pc, #180]	; (4041ec <SystemCoreClockUpdate+0x10c>)
  404138:	4b29      	ldr	r3, [pc, #164]	; (4041e0 <SystemCoreClockUpdate+0x100>)
  40413a:	601a      	str	r2, [r3, #0]
			break;
  40413c:	e034      	b.n	4041a8 <SystemCoreClockUpdate+0xc8>
			
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  40413e:	4a29      	ldr	r2, [pc, #164]	; (4041e4 <SystemCoreClockUpdate+0x104>)
  404140:	4b27      	ldr	r3, [pc, #156]	; (4041e0 <SystemCoreClockUpdate+0x100>)
  404142:	601a      	str	r2, [r3, #0]
			break;
  404144:	e030      	b.n	4041a8 <SystemCoreClockUpdate+0xc8>
		}
		break;
		
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_PLLB_CLK:	/* PLLB clock */
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  404146:	4b24      	ldr	r3, [pc, #144]	; (4041d8 <SystemCoreClockUpdate+0xf8>)
  404148:	6a1b      	ldr	r3, [r3, #32]
  40414a:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  40414e:	d003      	beq.n	404158 <SystemCoreClockUpdate+0x78>
				SystemCoreClock = CHIP_FREQ_XTAL;
  404150:	4a24      	ldr	r2, [pc, #144]	; (4041e4 <SystemCoreClockUpdate+0x104>)
  404152:	4b23      	ldr	r3, [pc, #140]	; (4041e0 <SystemCoreClockUpdate+0x100>)
  404154:	601a      	str	r2, [r3, #0]
  404156:	e012      	b.n	40417e <SystemCoreClockUpdate+0x9e>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  404158:	4a23      	ldr	r2, [pc, #140]	; (4041e8 <SystemCoreClockUpdate+0x108>)
  40415a:	4b21      	ldr	r3, [pc, #132]	; (4041e0 <SystemCoreClockUpdate+0x100>)
  40415c:	601a      	str	r2, [r3, #0]
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  40415e:	4b1e      	ldr	r3, [pc, #120]	; (4041d8 <SystemCoreClockUpdate+0xf8>)
  404160:	6a1b      	ldr	r3, [r3, #32]
  404162:	f003 0370 	and.w	r3, r3, #112	; 0x70
  404166:	2b10      	cmp	r3, #16
  404168:	d002      	beq.n	404170 <SystemCoreClockUpdate+0x90>
  40416a:	2b20      	cmp	r3, #32
  40416c:	d004      	beq.n	404178 <SystemCoreClockUpdate+0x98>
  40416e:	e006      	b.n	40417e <SystemCoreClockUpdate+0x9e>
				case CKGR_MOR_MOSCRCF_4_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
					break;
				
				case CKGR_MOR_MOSCRCF_8_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  404170:	4a1e      	ldr	r2, [pc, #120]	; (4041ec <SystemCoreClockUpdate+0x10c>)
  404172:	4b1b      	ldr	r3, [pc, #108]	; (4041e0 <SystemCoreClockUpdate+0x100>)
  404174:	601a      	str	r2, [r3, #0]
					break;
  404176:	e002      	b.n	40417e <SystemCoreClockUpdate+0x9e>
				
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  404178:	4a1a      	ldr	r2, [pc, #104]	; (4041e4 <SystemCoreClockUpdate+0x104>)
  40417a:	4b19      	ldr	r3, [pc, #100]	; (4041e0 <SystemCoreClockUpdate+0x100>)
  40417c:	601a      	str	r2, [r3, #0]
				default:
					break;
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  40417e:	4b16      	ldr	r3, [pc, #88]	; (4041d8 <SystemCoreClockUpdate+0xf8>)
  404180:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  404182:	f003 0303 	and.w	r3, r3, #3
  404186:	2b02      	cmp	r3, #2
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  404188:	4a13      	ldr	r2, [pc, #76]	; (4041d8 <SystemCoreClockUpdate+0xf8>)
  40418a:	bf07      	ittee	eq
  40418c:	6a93      	ldreq	r3, [r2, #40]	; 0x28
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  40418e:	6a92      	ldreq	r2, [r2, #40]	; 0x28
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  404190:	6ad3      	ldrne	r3, [r2, #44]	; 0x2c
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  404192:	6ad2      	ldrne	r2, [r2, #44]	; 0x2c
  404194:	4812      	ldr	r0, [pc, #72]	; (4041e0 <SystemCoreClockUpdate+0x100>)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  404196:	f3c3 410a 	ubfx	r1, r3, #16, #11
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  40419a:	6803      	ldr	r3, [r0, #0]
  40419c:	fb01 3303 	mla	r3, r1, r3, r3
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
						>> CKGR_PLLBR_DIVB_Pos));
  4041a0:	b2d2      	uxtb	r2, r2
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  4041a2:	fbb3 f3f2 	udiv	r3, r3, r2
  4041a6:	6003      	str	r3, [r0, #0]
		
	default:
		break;
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  4041a8:	4b0b      	ldr	r3, [pc, #44]	; (4041d8 <SystemCoreClockUpdate+0xf8>)
  4041aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4041ac:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4041b0:	2b70      	cmp	r3, #112	; 0x70
  4041b2:	d107      	bne.n	4041c4 <SystemCoreClockUpdate+0xe4>
		SystemCoreClock /= 3U;
  4041b4:	4a0a      	ldr	r2, [pc, #40]	; (4041e0 <SystemCoreClockUpdate+0x100>)
  4041b6:	6813      	ldr	r3, [r2, #0]
  4041b8:	490d      	ldr	r1, [pc, #52]	; (4041f0 <SystemCoreClockUpdate+0x110>)
  4041ba:	fba1 1303 	umull	r1, r3, r1, r3
  4041be:	085b      	lsrs	r3, r3, #1
  4041c0:	6013      	str	r3, [r2, #0]
  4041c2:	4770      	bx	lr
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4041c4:	4b04      	ldr	r3, [pc, #16]	; (4041d8 <SystemCoreClockUpdate+0xf8>)
  4041c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  4041c8:	4905      	ldr	r1, [pc, #20]	; (4041e0 <SystemCoreClockUpdate+0x100>)
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4041ca:	f3c2 1202 	ubfx	r2, r2, #4, #3
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  4041ce:	680b      	ldr	r3, [r1, #0]
  4041d0:	40d3      	lsrs	r3, r2
  4041d2:	600b      	str	r3, [r1, #0]
  4041d4:	4770      	bx	lr
  4041d6:	bf00      	nop
  4041d8:	400e0400 	.word	0x400e0400
  4041dc:	400e1410 	.word	0x400e1410
  4041e0:	20000040 	.word	0x20000040
  4041e4:	00b71b00 	.word	0x00b71b00
  4041e8:	003d0900 	.word	0x003d0900
  4041ec:	007a1200 	.word	0x007a1200
  4041f0:	aaaaaaab 	.word	0xaaaaaaab

004041f4 <system_init_flash>:
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  4041f4:	4b1a      	ldr	r3, [pc, #104]	; (404260 <system_init_flash+0x6c>)
  4041f6:	4298      	cmp	r0, r3
  4041f8:	d807      	bhi.n	40420a <system_init_flash+0x16>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4041fa:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  4041fe:	4a19      	ldr	r2, [pc, #100]	; (404264 <system_init_flash+0x70>)
  404200:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  404202:	f502 7200 	add.w	r2, r2, #512	; 0x200
  404206:	6013      	str	r3, [r2, #0]
  404208:	4770      	bx	lr
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  40420a:	4b17      	ldr	r3, [pc, #92]	; (404268 <system_init_flash+0x74>)
  40420c:	4298      	cmp	r0, r3
  40420e:	d806      	bhi.n	40421e <system_init_flash+0x2a>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  404210:	4b16      	ldr	r3, [pc, #88]	; (40426c <system_init_flash+0x78>)
  404212:	4a14      	ldr	r2, [pc, #80]	; (404264 <system_init_flash+0x70>)
  404214:	6013      	str	r3, [r2, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  404216:	f502 7200 	add.w	r2, r2, #512	; 0x200
  40421a:	6013      	str	r3, [r2, #0]
  40421c:	4770      	bx	lr
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  40421e:	4b14      	ldr	r3, [pc, #80]	; (404270 <system_init_flash+0x7c>)
  404220:	4298      	cmp	r0, r3
  404222:	d806      	bhi.n	404232 <system_init_flash+0x3e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  404224:	4b13      	ldr	r3, [pc, #76]	; (404274 <system_init_flash+0x80>)
  404226:	4a0f      	ldr	r2, [pc, #60]	; (404264 <system_init_flash+0x70>)
  404228:	6013      	str	r3, [r2, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  40422a:	f502 7200 	add.w	r2, r2, #512	; 0x200
  40422e:	6013      	str	r3, [r2, #0]
  404230:	4770      	bx	lr
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  404232:	4b11      	ldr	r3, [pc, #68]	; (404278 <system_init_flash+0x84>)
  404234:	4298      	cmp	r0, r3
  404236:	d806      	bhi.n	404246 <system_init_flash+0x52>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  404238:	4b10      	ldr	r3, [pc, #64]	; (40427c <system_init_flash+0x88>)
  40423a:	4a0a      	ldr	r2, [pc, #40]	; (404264 <system_init_flash+0x70>)
  40423c:	6013      	str	r3, [r2, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  40423e:	f502 7200 	add.w	r2, r2, #512	; 0x200
  404242:	6013      	str	r3, [r2, #0]
  404244:	4770      	bx	lr
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  404246:	4b0e      	ldr	r3, [pc, #56]	; (404280 <system_init_flash+0x8c>)
  404248:	4298      	cmp	r0, r3
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  40424a:	bf94      	ite	ls
  40424c:	f04f 2304 	movls.w	r3, #67109888	; 0x4000400
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  404250:	4b0c      	ldrhi	r3, [pc, #48]	; (404284 <system_init_flash+0x90>)
  404252:	4a04      	ldr	r2, [pc, #16]	; (404264 <system_init_flash+0x70>)
  404254:	6013      	str	r3, [r2, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  404256:	f502 7200 	add.w	r2, r2, #512	; 0x200
  40425a:	6013      	str	r3, [r2, #0]
  40425c:	4770      	bx	lr
  40425e:	bf00      	nop
  404260:	01312cff 	.word	0x01312cff
  404264:	400e0a00 	.word	0x400e0a00
  404268:	026259ff 	.word	0x026259ff
  40426c:	04000100 	.word	0x04000100
  404270:	039386ff 	.word	0x039386ff
  404274:	04000200 	.word	0x04000200
  404278:	04c4b3ff 	.word	0x04c4b3ff
  40427c:	04000300 	.word	0x04000300
  404280:	05f5e0ff 	.word	0x05f5e0ff
  404284:	04000500 	.word	0x04000500

00404288 <System_TimerCallback>:
__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	Pio *port = arch_ioport_pin_to_base(pin);
	ioport_port_mask_t mask = arch_ioport_pin_to_mask(pin);

	if (port->PIO_PDSR & arch_ioport_pin_to_mask(pin)) {
  404288:	4b05      	ldr	r3, [pc, #20]	; (4042a0 <System_TimerCallback+0x18>)
  40428a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  40428c:	f013 0f02 	tst.w	r3, #2
		port->PIO_CODR = mask;
  404290:	f04f 0202 	mov.w	r2, #2
  404294:	4b02      	ldr	r3, [pc, #8]	; (4042a0 <System_TimerCallback+0x18>)
  404296:	bf14      	ite	ne
  404298:	635a      	strne	r2, [r3, #52]	; 0x34
	} else {
		port->PIO_SODR = mask;
  40429a:	631a      	streq	r2, [r3, #48]	; 0x30
  40429c:	4770      	bx	lr
  40429e:	bf00      	nop
  4042a0:	400e1000 	.word	0x400e1000

004042a4 <Semtech_IRQ0>:
volatile xTimerHandle MPU_Timer;
volatile xTimerHandle System_Timer;

/*NIRQ0 - From RF Semtech - RX Done*/
void Semtech_IRQ0(void)
{
  4042a4:	b510      	push	{r4, lr}
  4042a6:	b09c      	sub	sp, #112	; 0x70
	RF_Queue	Semtech;
	
	signed portBASE_TYPE xHigherPriorityTaskWoken;
	xHigherPriorityTaskWoken=pdTRUE;	//peruen se dokon cel= pdFalse
  4042a8:	2301      	movs	r3, #1
  4042aa:	9300      	str	r3, [sp, #0]

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  4042ac:	f44f 6200 	mov.w	r2, #2048	; 0x800
  4042b0:	4b0c      	ldr	r3, [pc, #48]	; (4042e4 <Semtech_IRQ0+0x40>)
  4042b2:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
	
	NVIC_ClearPendingIRQ(PIOA_IRQn);
	
	Semtech.Stat.Cmd=STAY_IN_STATE;
  4042b6:	23cb      	movs	r3, #203	; 0xcb
  4042b8:	f8ad 306c 	strh.w	r3, [sp, #108]	; 0x6c
	Semtech.Stat.Data_State=Check_status(0);
  4042bc:	2000      	movs	r0, #0
  4042be:	4b0a      	ldr	r3, [pc, #40]	; (4042e8 <Semtech_IRQ0+0x44>)
  4042c0:	4798      	blx	r3
  4042c2:	f8ad 006e 	strh.w	r0, [sp, #110]	; 0x6e
	//xTaskResumeFromISR(Sx1276_id);
 	//while(xQueueSendToBackFromISR(Queue_RF_Task,&Semtech,&xHigherPriorityTaskWoken)!=pdTRUE);	//lep pouvat Back..
 	xQueueSendToBackFromISR(Queue_RF_Task,&Semtech,&xHigherPriorityTaskWoken);
  4042c6:	4b09      	ldr	r3, [pc, #36]	; (4042ec <Semtech_IRQ0+0x48>)
  4042c8:	6818      	ldr	r0, [r3, #0]
  4042ca:	a901      	add	r1, sp, #4
  4042cc:	466a      	mov	r2, sp
  4042ce:	2300      	movs	r3, #0
  4042d0:	4c07      	ldr	r4, [pc, #28]	; (4042f0 <Semtech_IRQ0+0x4c>)
  4042d2:	47a0      	blx	r4
   if (xHigherPriorityTaskWoken==pdTRUE) portYIELD();
  4042d4:	9b00      	ldr	r3, [sp, #0]
  4042d6:	2b01      	cmp	r3, #1
  4042d8:	d101      	bne.n	4042de <Semtech_IRQ0+0x3a>
  4042da:	4b06      	ldr	r3, [pc, #24]	; (4042f4 <Semtech_IRQ0+0x50>)
  4042dc:	4798      	blx	r3
   
	
}
  4042de:	b01c      	add	sp, #112	; 0x70
  4042e0:	bd10      	pop	{r4, pc}
  4042e2:	bf00      	nop
  4042e4:	e000e100 	.word	0xe000e100
  4042e8:	00401485 	.word	0x00401485
  4042ec:	20019080 	.word	0x20019080
  4042f0:	00402b21 	.word	0x00402b21
  4042f4:	004025a1 	.word	0x004025a1

004042f8 <Semtech_IRQ1>:

/*NIRQ1 - From RF Semtech - Timeout*/
void Semtech_IRQ1(void)
{
  4042f8:	b510      	push	{r4, lr}
  4042fa:	b09c      	sub	sp, #112	; 0x70
	RF_Queue	Semtech;
	signed portBASE_TYPE xHigherPriorityTaskWoken;
	xHigherPriorityTaskWoken=pdTRUE;	//peruen se dokon cel= pdFalse
  4042fc:	2001      	movs	r0, #1
  4042fe:	9000      	str	r0, [sp, #0]
  404300:	f44f 6200 	mov.w	r2, #2048	; 0x800
  404304:	4b0b      	ldr	r3, [pc, #44]	; (404334 <Semtech_IRQ1+0x3c>)
  404306:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
	
	NVIC_ClearPendingIRQ(PIOA_IRQn);
	Semtech.Stat.Cmd=STAY_IN_STATE;
  40430a:	23cb      	movs	r3, #203	; 0xcb
  40430c:	f8ad 306c 	strh.w	r3, [sp, #108]	; 0x6c
	Semtech.Stat.Data_State=Check_status(1);
  404310:	4b09      	ldr	r3, [pc, #36]	; (404338 <Semtech_IRQ1+0x40>)
  404312:	4798      	blx	r3
  404314:	f8ad 006e 	strh.w	r0, [sp, #110]	; 0x6e
	
	xQueueSendToBackFromISR(Queue_RF_Task,&Semtech,&xHigherPriorityTaskWoken);
  404318:	4b08      	ldr	r3, [pc, #32]	; (40433c <Semtech_IRQ1+0x44>)
  40431a:	6818      	ldr	r0, [r3, #0]
  40431c:	a901      	add	r1, sp, #4
  40431e:	466a      	mov	r2, sp
  404320:	2300      	movs	r3, #0
  404322:	4c07      	ldr	r4, [pc, #28]	; (404340 <Semtech_IRQ1+0x48>)
  404324:	47a0      	blx	r4
	if (xHigherPriorityTaskWoken==pdTRUE) portYIELD();
  404326:	9b00      	ldr	r3, [sp, #0]
  404328:	2b01      	cmp	r3, #1
  40432a:	d101      	bne.n	404330 <Semtech_IRQ1+0x38>
  40432c:	4b05      	ldr	r3, [pc, #20]	; (404344 <Semtech_IRQ1+0x4c>)
  40432e:	4798      	blx	r3
	
	
}
  404330:	b01c      	add	sp, #112	; 0x70
  404332:	bd10      	pop	{r4, pc}
  404334:	e000e100 	.word	0xe000e100
  404338:	00401485 	.word	0x00401485
  40433c:	20019080 	.word	0x20019080
  404340:	00402b21 	.word	0x00402b21
  404344:	004025a1 	.word	0x004025a1

00404348 <main>:
// 	stdio_serial_init(CONF_UART, &uart_serial_options);
// }


int main (void)
{	
  404348:	b500      	push	{lr}
  40434a:	b085      	sub	sp, #20
	sysclk_init();
  40434c:	4b28      	ldr	r3, [pc, #160]	; (4043f0 <main+0xa8>)
  40434e:	4798      	blx	r3
	board_init();
  404350:	4b28      	ldr	r3, [pc, #160]	; (4043f4 <main+0xac>)
  404352:	4798      	blx	r3
	/* Initialize trace library before using any FreeRTOS APIs if enabled */
//	Trace_Init();
	/* Start tracing */
	//uiTraceStart();
	
	Queue_RF_Task=xQueueCreate(6,sizeof(RF_Queue));
  404354:	2006      	movs	r0, #6
  404356:	216c      	movs	r1, #108	; 0x6c
  404358:	2200      	movs	r2, #0
  40435a:	4c27      	ldr	r4, [pc, #156]	; (4043f8 <main+0xb0>)
  40435c:	47a0      	blx	r4
  40435e:	4b27      	ldr	r3, [pc, #156]	; (4043fc <main+0xb4>)
  404360:	6018      	str	r0, [r3, #0]
	Queue_Motor_Task=xQueueCreate(5,sizeof(Motor_Queue));
  404362:	2005      	movs	r0, #5
  404364:	2118      	movs	r1, #24
  404366:	2200      	movs	r2, #0
  404368:	47a0      	blx	r4
  40436a:	4b25      	ldr	r3, [pc, #148]	; (404400 <main+0xb8>)
  40436c:	6018      	str	r0, [r3, #0]
	
#if (RAW_MPU9150==1)

#elif ((RAW_INT_MPU9150==1))

	Queue_Senzor_Task=xQueueCreate(8,sizeof(MPU9150_Queue));	
  40436e:	2008      	movs	r0, #8
  404370:	2112      	movs	r1, #18
  404372:	2200      	movs	r2, #0
  404374:	47a0      	blx	r4
  404376:	4b23      	ldr	r3, [pc, #140]	; (404404 <main+0xbc>)
  404378:	6018      	str	r0, [r3, #0]
#else
	# error "Please specifyWay to get a datta from MPU9150"
#endif
	
	
 	System_Timer=xTimerCreate("Timer_System",(250/portTICK_RATE_MS),pdTRUE,0,System_TimerCallback);
  40437a:	4b23      	ldr	r3, [pc, #140]	; (404408 <main+0xc0>)
  40437c:	9300      	str	r3, [sp, #0]
  40437e:	4823      	ldr	r0, [pc, #140]	; (40440c <main+0xc4>)
  404380:	21fa      	movs	r1, #250	; 0xfa
  404382:	2201      	movs	r2, #1
  404384:	2300      	movs	r3, #0
  404386:	4c22      	ldr	r4, [pc, #136]	; (404410 <main+0xc8>)
  404388:	47a0      	blx	r4
  40438a:	4b22      	ldr	r3, [pc, #136]	; (404414 <main+0xcc>)
  40438c:	6018      	str	r0, [r3, #0]
 	if(xTimerStart(System_Timer,0)!=pdPASS){}
  40438e:	681d      	ldr	r5, [r3, #0]
  404390:	4b21      	ldr	r3, [pc, #132]	; (404418 <main+0xd0>)
  404392:	4798      	blx	r3
  404394:	4602      	mov	r2, r0
  404396:	2400      	movs	r4, #0
  404398:	9400      	str	r4, [sp, #0]
  40439a:	4628      	mov	r0, r5
  40439c:	4621      	mov	r1, r4
  40439e:	4623      	mov	r3, r4
  4043a0:	4d1e      	ldr	r5, [pc, #120]	; (40441c <main+0xd4>)
  4043a2:	47a8      	blx	r5
	
	
	/*Create Compass Task*/
	xTaskCreate(Senzor_Task,(const signed char * const) "Senzor",configMINIMAL_STACK_SIZE+350,NULL, 1,&Senzor_id);	
  4043a4:	2601      	movs	r6, #1
  4043a6:	9600      	str	r6, [sp, #0]
  4043a8:	4b1d      	ldr	r3, [pc, #116]	; (404420 <main+0xd8>)
  4043aa:	9301      	str	r3, [sp, #4]
  4043ac:	9402      	str	r4, [sp, #8]
  4043ae:	9403      	str	r4, [sp, #12]
  4043b0:	481c      	ldr	r0, [pc, #112]	; (404424 <main+0xdc>)
  4043b2:	491d      	ldr	r1, [pc, #116]	; (404428 <main+0xe0>)
  4043b4:	f240 3252 	movw	r2, #850	; 0x352
  4043b8:	4623      	mov	r3, r4
  4043ba:	4d1c      	ldr	r5, [pc, #112]	; (40442c <main+0xe4>)
  4043bc:	47a8      	blx	r5
	/*Create Semtech Task*/
	xTaskCreate(RF_Task,(const signed char * const) "Sx1276",configMINIMAL_STACK_SIZE+350,NULL, 1,&Sx1276_id);
  4043be:	9600      	str	r6, [sp, #0]
  4043c0:	4b1b      	ldr	r3, [pc, #108]	; (404430 <main+0xe8>)
  4043c2:	9301      	str	r3, [sp, #4]
  4043c4:	9402      	str	r4, [sp, #8]
  4043c6:	9403      	str	r4, [sp, #12]
  4043c8:	481a      	ldr	r0, [pc, #104]	; (404434 <main+0xec>)
  4043ca:	491b      	ldr	r1, [pc, #108]	; (404438 <main+0xf0>)
  4043cc:	f240 3252 	movw	r2, #850	; 0x352
  4043d0:	4623      	mov	r3, r4
  4043d2:	47a8      	blx	r5
	/*Create Motor Task*/
	xTaskCreate(Motor_Task,(const signed char * const) "Motor",configMINIMAL_STACK_SIZE+300,NULL, 1,&Motor_id);		
  4043d4:	9600      	str	r6, [sp, #0]
  4043d6:	4b19      	ldr	r3, [pc, #100]	; (40443c <main+0xf4>)
  4043d8:	9301      	str	r3, [sp, #4]
  4043da:	9402      	str	r4, [sp, #8]
  4043dc:	9403      	str	r4, [sp, #12]
  4043de:	4818      	ldr	r0, [pc, #96]	; (404440 <main+0xf8>)
  4043e0:	4918      	ldr	r1, [pc, #96]	; (404444 <main+0xfc>)
  4043e2:	f44f 7248 	mov.w	r2, #800	; 0x320
  4043e6:	4623      	mov	r3, r4
  4043e8:	47a8      	blx	r5
	
	vTaskStartScheduler();
  4043ea:	4b17      	ldr	r3, [pc, #92]	; (404448 <main+0x100>)
  4043ec:	4798      	blx	r3
		
	while (1) {
		
	}
  4043ee:	e7fe      	b.n	4043ee <main+0xa6>
  4043f0:	00403aad 	.word	0x00403aad
  4043f4:	00403b11 	.word	0x00403b11
  4043f8:	004029ad 	.word	0x004029ad
  4043fc:	20019080 	.word	0x20019080
  404400:	20019078 	.word	0x20019078
  404404:	20019084 	.word	0x20019084
  404408:	00404289 	.word	0x00404289
  40440c:	00405d48 	.word	0x00405d48
  404410:	004037d5 	.word	0x004037d5
  404414:	20019088 	.word	0x20019088
  404418:	0040302d 	.word	0x0040302d
  40441c:	00403825 	.word	0x00403825
  404420:	20019094 	.word	0x20019094
  404424:	004022a1 	.word	0x004022a1
  404428:	00405d58 	.word	0x00405d58
  40442c:	00402db1 	.word	0x00402db1
  404430:	2001907c 	.word	0x2001907c
  404434:	004015f9 	.word	0x004015f9
  404438:	00405d60 	.word	0x00405d60
  40443c:	20019090 	.word	0x20019090
  404440:	00401109 	.word	0x00401109
  404444:	00405d68 	.word	0x00405d68
  404448:	00402fb1 	.word	0x00402fb1

0040444c <vApplicationIdleHook>:
{	
	
	while(1){

		
	}
  40444c:	e7fe      	b.n	40444c <vApplicationIdleHook>
  40444e:	bf00      	nop

00404450 <vApplicationStackOverflowHook>:
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  404450:	f44f 6280 	mov.w	r2, #1024	; 0x400
  404454:	4b01      	ldr	r3, [pc, #4]	; (40445c <vApplicationStackOverflowHook+0xc>)
  404456:	631a      	str	r2, [r3, #48]	; 0x30
// 		pole[i]=pcTaskName[i];
// 	}
	
	ioport_set_pin_level(LEDR,true);
		   	
	__ASM volatile("BKPT #01");	
  404458:	be01      	bkpt	0x0001
    /* Run time stack overflow checking is performed if
    configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2.  This hook
    function is called if a stack overflow is detected. */
    	
    for (;; ) {}
  40445a:	e7fe      	b.n	40445a <vApplicationStackOverflowHook+0xa>
  40445c:	400e0e00 	.word	0x400e0e00

00404460 <HardFault_Handler>:
  404460:	f44f 6280 	mov.w	r2, #1024	; 0x400
  404464:	4b01      	ldr	r3, [pc, #4]	; (40446c <HardFault_Handler+0xc>)
  404466:	631a      	str	r2, [r3, #48]	; 0x30
//  	sprintf(zprava2, "SCB->CFSR = 0x%08x\n", SCB->CFSR );
 	
		ioport_set_pin_level(LEDR,true);
		
 //}	
 __ASM volatile("BKPT #01");
  404468:	be01      	bkpt	0x0001
 	while(1);
  40446a:	e7fe      	b.n	40446a <HardFault_Handler+0xa>
  40446c:	400e0e00 	.word	0x400e0e00

00404470 <atan2>:
  404470:	f000 b802 	b.w	404478 <__ieee754_atan2>
  404474:	0000      	movs	r0, r0
	...

00404478 <__ieee754_atan2>:
  404478:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40447c:	4254      	negs	r4, r2
  40447e:	4314      	orrs	r4, r2
  404480:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
  404484:	f8df c178 	ldr.w	ip, [pc, #376]	; 404600 <__ieee754_atan2+0x188>
  404488:	ea49 74d4 	orr.w	r4, r9, r4, lsr #31
  40448c:	4564      	cmp	r4, ip
  40448e:	4617      	mov	r7, r2
  404490:	469e      	mov	lr, r3
  404492:	4606      	mov	r6, r0
  404494:	460d      	mov	r5, r1
  404496:	d841      	bhi.n	40451c <__ieee754_atan2+0xa4>
  404498:	4244      	negs	r4, r0
  40449a:	4304      	orrs	r4, r0
  40449c:	f021 4b00 	bic.w	fp, r1, #2147483648	; 0x80000000
  4044a0:	ea4b 74d4 	orr.w	r4, fp, r4, lsr #31
  4044a4:	4564      	cmp	r4, ip
  4044a6:	468a      	mov	sl, r1
  4044a8:	d838      	bhi.n	40451c <__ieee754_atan2+0xa4>
  4044aa:	f103 4440 	add.w	r4, r3, #3221225472	; 0xc0000000
  4044ae:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
  4044b2:	4314      	orrs	r4, r2
  4044b4:	d049      	beq.n	40454a <__ieee754_atan2+0xd2>
  4044b6:	179c      	asrs	r4, r3, #30
  4044b8:	f004 0402 	and.w	r4, r4, #2
  4044bc:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
  4044c0:	ea5b 0100 	orrs.w	r1, fp, r0
  4044c4:	d032      	beq.n	40452c <__ieee754_atan2+0xb4>
  4044c6:	ea59 0107 	orrs.w	r1, r9, r7
  4044ca:	d038      	beq.n	40453e <__ieee754_atan2+0xc6>
  4044cc:	494c      	ldr	r1, [pc, #304]	; (404600 <__ieee754_atan2+0x188>)
  4044ce:	4589      	cmp	r9, r1
  4044d0:	d048      	beq.n	404564 <__ieee754_atan2+0xec>
  4044d2:	494b      	ldr	r1, [pc, #300]	; (404600 <__ieee754_atan2+0x188>)
  4044d4:	458b      	cmp	fp, r1
  4044d6:	d032      	beq.n	40453e <__ieee754_atan2+0xc6>
  4044d8:	ebc9 090b 	rsb	r9, r9, fp
  4044dc:	ea4f 5929 	mov.w	r9, r9, asr #20
  4044e0:	f1b9 0f3c 	cmp.w	r9, #60	; 0x3c
  4044e4:	dc3a      	bgt.n	40455c <__ieee754_atan2+0xe4>
  4044e6:	f1be 0f00 	cmp.w	lr, #0
  4044ea:	db64      	blt.n	4045b6 <__ieee754_atan2+0x13e>
  4044ec:	4630      	mov	r0, r6
  4044ee:	4629      	mov	r1, r5
  4044f0:	f000 fd1e 	bl	404f30 <__aeabi_ddiv>
  4044f4:	f000 fa36 	bl	404964 <fabs>
  4044f8:	f000 f89a 	bl	404630 <atan>
  4044fc:	2c01      	cmp	r4, #1
  4044fe:	d057      	beq.n	4045b0 <__ieee754_atan2+0x138>
  404500:	2c02      	cmp	r4, #2
  404502:	d048      	beq.n	404596 <__ieee754_atan2+0x11e>
  404504:	b184      	cbz	r4, 404528 <__ieee754_atan2+0xb0>
  404506:	a338      	add	r3, pc, #224	; (adr r3, 4045e8 <__ieee754_atan2+0x170>)
  404508:	e9d3 2300 	ldrd	r2, r3, [r3]
  40450c:	f000 fa32 	bl	404974 <__aeabi_dsub>
  404510:	a337      	add	r3, pc, #220	; (adr r3, 4045f0 <__ieee754_atan2+0x178>)
  404512:	e9d3 2300 	ldrd	r2, r3, [r3]
  404516:	f000 fa2d 	bl	404974 <__aeabi_dsub>
  40451a:	e005      	b.n	404528 <__ieee754_atan2+0xb0>
  40451c:	4610      	mov	r0, r2
  40451e:	4619      	mov	r1, r3
  404520:	4632      	mov	r2, r6
  404522:	462b      	mov	r3, r5
  404524:	f000 fa28 	bl	404978 <__adddf3>
  404528:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40452c:	2c03      	cmp	r4, #3
  40452e:	d8ca      	bhi.n	4044c6 <__ieee754_atan2+0x4e>
  404530:	e8df f004 	tbb	[pc, r4]
  404534:	0f021212 	.word	0x0f021212
  404538:	4832      	ldr	r0, [pc, #200]	; (404604 <__ieee754_atan2+0x18c>)
  40453a:	4933      	ldr	r1, [pc, #204]	; (404608 <__ieee754_atan2+0x190>)
  40453c:	e7f4      	b.n	404528 <__ieee754_atan2+0xb0>
  40453e:	f1ba 0f00 	cmp.w	sl, #0
  404542:	4830      	ldr	r0, [pc, #192]	; (404604 <__ieee754_atan2+0x18c>)
  404544:	db25      	blt.n	404592 <__ieee754_atan2+0x11a>
  404546:	4931      	ldr	r1, [pc, #196]	; (40460c <__ieee754_atan2+0x194>)
  404548:	e7ee      	b.n	404528 <__ieee754_atan2+0xb0>
  40454a:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40454e:	f000 b86f 	b.w	404630 <atan>
  404552:	482c      	ldr	r0, [pc, #176]	; (404604 <__ieee754_atan2+0x18c>)
  404554:	492e      	ldr	r1, [pc, #184]	; (404610 <__ieee754_atan2+0x198>)
  404556:	e7e7      	b.n	404528 <__ieee754_atan2+0xb0>
  404558:	4629      	mov	r1, r5
  40455a:	e7e5      	b.n	404528 <__ieee754_atan2+0xb0>
  40455c:	a126      	add	r1, pc, #152	; (adr r1, 4045f8 <__ieee754_atan2+0x180>)
  40455e:	e9d1 0100 	ldrd	r0, r1, [r1]
  404562:	e7cb      	b.n	4044fc <__ieee754_atan2+0x84>
  404564:	45cb      	cmp	fp, r9
  404566:	d02c      	beq.n	4045c2 <__ieee754_atan2+0x14a>
  404568:	2c03      	cmp	r4, #3
  40456a:	d8b2      	bhi.n	4044d2 <__ieee754_atan2+0x5a>
  40456c:	a101      	add	r1, pc, #4	; (adr r1, 404574 <__ieee754_atan2+0xfc>)
  40456e:	f851 f024 	ldr.w	pc, [r1, r4, lsl #2]
  404572:	bf00      	nop
  404574:	00404585 	.word	0x00404585
  404578:	0040458b 	.word	0x0040458b
  40457c:	00404539 	.word	0x00404539
  404580:	00404553 	.word	0x00404553
  404584:	2000      	movs	r0, #0
  404586:	4601      	mov	r1, r0
  404588:	e7ce      	b.n	404528 <__ieee754_atan2+0xb0>
  40458a:	2000      	movs	r0, #0
  40458c:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  404590:	e7ca      	b.n	404528 <__ieee754_atan2+0xb0>
  404592:	4920      	ldr	r1, [pc, #128]	; (404614 <__ieee754_atan2+0x19c>)
  404594:	e7c8      	b.n	404528 <__ieee754_atan2+0xb0>
  404596:	a314      	add	r3, pc, #80	; (adr r3, 4045e8 <__ieee754_atan2+0x170>)
  404598:	e9d3 2300 	ldrd	r2, r3, [r3]
  40459c:	f000 f9ea 	bl	404974 <__aeabi_dsub>
  4045a0:	4602      	mov	r2, r0
  4045a2:	460b      	mov	r3, r1
  4045a4:	a112      	add	r1, pc, #72	; (adr r1, 4045f0 <__ieee754_atan2+0x178>)
  4045a6:	e9d1 0100 	ldrd	r0, r1, [r1]
  4045aa:	f000 f9e3 	bl	404974 <__aeabi_dsub>
  4045ae:	e7bb      	b.n	404528 <__ieee754_atan2+0xb0>
  4045b0:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  4045b4:	e7b8      	b.n	404528 <__ieee754_atan2+0xb0>
  4045b6:	f119 0f3c 	cmn.w	r9, #60	; 0x3c
  4045ba:	da97      	bge.n	4044ec <__ieee754_atan2+0x74>
  4045bc:	2000      	movs	r0, #0
  4045be:	2100      	movs	r1, #0
  4045c0:	e79c      	b.n	4044fc <__ieee754_atan2+0x84>
  4045c2:	2c03      	cmp	r4, #3
  4045c4:	d8bb      	bhi.n	40453e <__ieee754_atan2+0xc6>
  4045c6:	e8df f004 	tbb	[pc, r4]
  4045ca:	0b02      	.short	0x0b02
  4045cc:	0508      	.short	0x0508
  4045ce:	480d      	ldr	r0, [pc, #52]	; (404604 <__ieee754_atan2+0x18c>)
  4045d0:	4911      	ldr	r1, [pc, #68]	; (404618 <__ieee754_atan2+0x1a0>)
  4045d2:	e7a9      	b.n	404528 <__ieee754_atan2+0xb0>
  4045d4:	4811      	ldr	r0, [pc, #68]	; (40461c <__ieee754_atan2+0x1a4>)
  4045d6:	4912      	ldr	r1, [pc, #72]	; (404620 <__ieee754_atan2+0x1a8>)
  4045d8:	e7a6      	b.n	404528 <__ieee754_atan2+0xb0>
  4045da:	4810      	ldr	r0, [pc, #64]	; (40461c <__ieee754_atan2+0x1a4>)
  4045dc:	4911      	ldr	r1, [pc, #68]	; (404624 <__ieee754_atan2+0x1ac>)
  4045de:	e7a3      	b.n	404528 <__ieee754_atan2+0xb0>
  4045e0:	4808      	ldr	r0, [pc, #32]	; (404604 <__ieee754_atan2+0x18c>)
  4045e2:	4911      	ldr	r1, [pc, #68]	; (404628 <__ieee754_atan2+0x1b0>)
  4045e4:	e7a0      	b.n	404528 <__ieee754_atan2+0xb0>
  4045e6:	bf00      	nop
  4045e8:	33145c07 	.word	0x33145c07
  4045ec:	3ca1a626 	.word	0x3ca1a626
  4045f0:	54442d18 	.word	0x54442d18
  4045f4:	400921fb 	.word	0x400921fb
  4045f8:	54442d18 	.word	0x54442d18
  4045fc:	3ff921fb 	.word	0x3ff921fb
  404600:	7ff00000 	.word	0x7ff00000
  404604:	54442d18 	.word	0x54442d18
  404608:	400921fb 	.word	0x400921fb
  40460c:	3ff921fb 	.word	0x3ff921fb
  404610:	c00921fb 	.word	0xc00921fb
  404614:	bff921fb 	.word	0xbff921fb
  404618:	3fe921fb 	.word	0x3fe921fb
  40461c:	7f3321d2 	.word	0x7f3321d2
  404620:	c002d97c 	.word	0xc002d97c
  404624:	4002d97c 	.word	0x4002d97c
  404628:	bfe921fb 	.word	0xbfe921fb
  40462c:	00000000 	.word	0x00000000

00404630 <atan>:
  404630:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404634:	4bbe      	ldr	r3, [pc, #760]	; (404930 <atan+0x300>)
  404636:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
  40463a:	429e      	cmp	r6, r3
  40463c:	460d      	mov	r5, r1
  40463e:	468a      	mov	sl, r1
  404640:	4604      	mov	r4, r0
  404642:	dd0f      	ble.n	404664 <atan+0x34>
  404644:	4bbb      	ldr	r3, [pc, #748]	; (404934 <atan+0x304>)
  404646:	429e      	cmp	r6, r3
  404648:	f300 80b0 	bgt.w	4047ac <atan+0x17c>
  40464c:	f000 80ab 	beq.w	4047a6 <atan+0x176>
  404650:	4bb9      	ldr	r3, [pc, #740]	; (404938 <atan+0x308>)
  404652:	49ba      	ldr	r1, [pc, #744]	; (40493c <atan+0x30c>)
  404654:	4cba      	ldr	r4, [pc, #744]	; (404940 <atan+0x310>)
  404656:	f1ba 0f00 	cmp.w	sl, #0
  40465a:	bfc8      	it	gt
  40465c:	4619      	movgt	r1, r3
  40465e:	4620      	mov	r0, r4
  404660:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404664:	4bb7      	ldr	r3, [pc, #732]	; (404944 <atan+0x314>)
  404666:	429e      	cmp	r6, r3
  404668:	f300 80ba 	bgt.w	4047e0 <atan+0x1b0>
  40466c:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
  404670:	429e      	cmp	r6, r3
  404672:	f340 80a5 	ble.w	4047c0 <atan+0x190>
  404676:	f04f 3bff 	mov.w	fp, #4294967295
  40467a:	4622      	mov	r2, r4
  40467c:	462b      	mov	r3, r5
  40467e:	4620      	mov	r0, r4
  404680:	4629      	mov	r1, r5
  404682:	f000 fb2b 	bl	404cdc <__aeabi_dmul>
  404686:	4602      	mov	r2, r0
  404688:	460b      	mov	r3, r1
  40468a:	4680      	mov	r8, r0
  40468c:	4689      	mov	r9, r1
  40468e:	f000 fb25 	bl	404cdc <__aeabi_dmul>
  404692:	a38f      	add	r3, pc, #572	; (adr r3, 4048d0 <atan+0x2a0>)
  404694:	e9d3 2300 	ldrd	r2, r3, [r3]
  404698:	4606      	mov	r6, r0
  40469a:	460f      	mov	r7, r1
  40469c:	f000 fb1e 	bl	404cdc <__aeabi_dmul>
  4046a0:	a38d      	add	r3, pc, #564	; (adr r3, 4048d8 <atan+0x2a8>)
  4046a2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4046a6:	f000 f967 	bl	404978 <__adddf3>
  4046aa:	4632      	mov	r2, r6
  4046ac:	463b      	mov	r3, r7
  4046ae:	f000 fb15 	bl	404cdc <__aeabi_dmul>
  4046b2:	a38b      	add	r3, pc, #556	; (adr r3, 4048e0 <atan+0x2b0>)
  4046b4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4046b8:	f000 f95e 	bl	404978 <__adddf3>
  4046bc:	4632      	mov	r2, r6
  4046be:	463b      	mov	r3, r7
  4046c0:	f000 fb0c 	bl	404cdc <__aeabi_dmul>
  4046c4:	a388      	add	r3, pc, #544	; (adr r3, 4048e8 <atan+0x2b8>)
  4046c6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4046ca:	f000 f955 	bl	404978 <__adddf3>
  4046ce:	4632      	mov	r2, r6
  4046d0:	463b      	mov	r3, r7
  4046d2:	f000 fb03 	bl	404cdc <__aeabi_dmul>
  4046d6:	a386      	add	r3, pc, #536	; (adr r3, 4048f0 <atan+0x2c0>)
  4046d8:	e9d3 2300 	ldrd	r2, r3, [r3]
  4046dc:	f000 f94c 	bl	404978 <__adddf3>
  4046e0:	4632      	mov	r2, r6
  4046e2:	463b      	mov	r3, r7
  4046e4:	f000 fafa 	bl	404cdc <__aeabi_dmul>
  4046e8:	a383      	add	r3, pc, #524	; (adr r3, 4048f8 <atan+0x2c8>)
  4046ea:	e9d3 2300 	ldrd	r2, r3, [r3]
  4046ee:	f000 f943 	bl	404978 <__adddf3>
  4046f2:	4642      	mov	r2, r8
  4046f4:	464b      	mov	r3, r9
  4046f6:	f000 faf1 	bl	404cdc <__aeabi_dmul>
  4046fa:	a381      	add	r3, pc, #516	; (adr r3, 404900 <atan+0x2d0>)
  4046fc:	e9d3 2300 	ldrd	r2, r3, [r3]
  404700:	4680      	mov	r8, r0
  404702:	4689      	mov	r9, r1
  404704:	4630      	mov	r0, r6
  404706:	4639      	mov	r1, r7
  404708:	f000 fae8 	bl	404cdc <__aeabi_dmul>
  40470c:	a37e      	add	r3, pc, #504	; (adr r3, 404908 <atan+0x2d8>)
  40470e:	e9d3 2300 	ldrd	r2, r3, [r3]
  404712:	f000 f92f 	bl	404974 <__aeabi_dsub>
  404716:	4632      	mov	r2, r6
  404718:	463b      	mov	r3, r7
  40471a:	f000 fadf 	bl	404cdc <__aeabi_dmul>
  40471e:	a37c      	add	r3, pc, #496	; (adr r3, 404910 <atan+0x2e0>)
  404720:	e9d3 2300 	ldrd	r2, r3, [r3]
  404724:	f000 f926 	bl	404974 <__aeabi_dsub>
  404728:	4632      	mov	r2, r6
  40472a:	463b      	mov	r3, r7
  40472c:	f000 fad6 	bl	404cdc <__aeabi_dmul>
  404730:	a379      	add	r3, pc, #484	; (adr r3, 404918 <atan+0x2e8>)
  404732:	e9d3 2300 	ldrd	r2, r3, [r3]
  404736:	f000 f91d 	bl	404974 <__aeabi_dsub>
  40473a:	4632      	mov	r2, r6
  40473c:	463b      	mov	r3, r7
  40473e:	f000 facd 	bl	404cdc <__aeabi_dmul>
  404742:	a377      	add	r3, pc, #476	; (adr r3, 404920 <atan+0x2f0>)
  404744:	e9d3 2300 	ldrd	r2, r3, [r3]
  404748:	f000 f914 	bl	404974 <__aeabi_dsub>
  40474c:	4632      	mov	r2, r6
  40474e:	463b      	mov	r3, r7
  404750:	f000 fac4 	bl	404cdc <__aeabi_dmul>
  404754:	f1bb 3fff 	cmp.w	fp, #4294967295
  404758:	4602      	mov	r2, r0
  40475a:	460b      	mov	r3, r1
  40475c:	d067      	beq.n	40482e <atan+0x1fe>
  40475e:	4640      	mov	r0, r8
  404760:	4649      	mov	r1, r9
  404762:	f000 f909 	bl	404978 <__adddf3>
  404766:	4622      	mov	r2, r4
  404768:	462b      	mov	r3, r5
  40476a:	f000 fab7 	bl	404cdc <__aeabi_dmul>
  40476e:	4e76      	ldr	r6, [pc, #472]	; (404948 <atan+0x318>)
  404770:	4b76      	ldr	r3, [pc, #472]	; (40494c <atan+0x31c>)
  404772:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
  404776:	445e      	add	r6, fp
  404778:	449b      	add	fp, r3
  40477a:	e9db 2300 	ldrd	r2, r3, [fp]
  40477e:	f000 f8f9 	bl	404974 <__aeabi_dsub>
  404782:	4622      	mov	r2, r4
  404784:	462b      	mov	r3, r5
  404786:	f000 f8f5 	bl	404974 <__aeabi_dsub>
  40478a:	4602      	mov	r2, r0
  40478c:	460b      	mov	r3, r1
  40478e:	e9d6 0100 	ldrd	r0, r1, [r6]
  404792:	f000 f8ef 	bl	404974 <__aeabi_dsub>
  404796:	f1ba 0f00 	cmp.w	sl, #0
  40479a:	4604      	mov	r4, r0
  40479c:	f6bf af5f 	bge.w	40465e <atan+0x2e>
  4047a0:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  4047a4:	e75b      	b.n	40465e <atan+0x2e>
  4047a6:	2800      	cmp	r0, #0
  4047a8:	f43f af52 	beq.w	404650 <atan+0x20>
  4047ac:	4622      	mov	r2, r4
  4047ae:	4620      	mov	r0, r4
  4047b0:	4629      	mov	r1, r5
  4047b2:	462b      	mov	r3, r5
  4047b4:	f000 f8e0 	bl	404978 <__adddf3>
  4047b8:	4604      	mov	r4, r0
  4047ba:	4620      	mov	r0, r4
  4047bc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4047c0:	a359      	add	r3, pc, #356	; (adr r3, 404928 <atan+0x2f8>)
  4047c2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4047c6:	f000 f8d7 	bl	404978 <__adddf3>
  4047ca:	2200      	movs	r2, #0
  4047cc:	4b60      	ldr	r3, [pc, #384]	; (404950 <atan+0x320>)
  4047ce:	f000 fd15 	bl	4051fc <__aeabi_dcmpgt>
  4047d2:	2800      	cmp	r0, #0
  4047d4:	f43f af4f 	beq.w	404676 <atan+0x46>
  4047d8:	4629      	mov	r1, r5
  4047da:	4620      	mov	r0, r4
  4047dc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4047e0:	f000 f8c0 	bl	404964 <fabs>
  4047e4:	4b5b      	ldr	r3, [pc, #364]	; (404954 <atan+0x324>)
  4047e6:	429e      	cmp	r6, r3
  4047e8:	4604      	mov	r4, r0
  4047ea:	460d      	mov	r5, r1
  4047ec:	dc2f      	bgt.n	40484e <atan+0x21e>
  4047ee:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
  4047f2:	429e      	cmp	r6, r3
  4047f4:	dc54      	bgt.n	4048a0 <atan+0x270>
  4047f6:	4602      	mov	r2, r0
  4047f8:	460b      	mov	r3, r1
  4047fa:	f000 f8bd 	bl	404978 <__adddf3>
  4047fe:	2200      	movs	r2, #0
  404800:	4b53      	ldr	r3, [pc, #332]	; (404950 <atan+0x320>)
  404802:	f000 f8b7 	bl	404974 <__aeabi_dsub>
  404806:	2200      	movs	r2, #0
  404808:	4606      	mov	r6, r0
  40480a:	460f      	mov	r7, r1
  40480c:	4620      	mov	r0, r4
  40480e:	4629      	mov	r1, r5
  404810:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  404814:	f000 f8b0 	bl	404978 <__adddf3>
  404818:	4602      	mov	r2, r0
  40481a:	460b      	mov	r3, r1
  40481c:	4630      	mov	r0, r6
  40481e:	4639      	mov	r1, r7
  404820:	f000 fb86 	bl	404f30 <__aeabi_ddiv>
  404824:	f04f 0b00 	mov.w	fp, #0
  404828:	4604      	mov	r4, r0
  40482a:	460d      	mov	r5, r1
  40482c:	e725      	b.n	40467a <atan+0x4a>
  40482e:	4640      	mov	r0, r8
  404830:	4649      	mov	r1, r9
  404832:	f000 f8a1 	bl	404978 <__adddf3>
  404836:	4622      	mov	r2, r4
  404838:	462b      	mov	r3, r5
  40483a:	f000 fa4f 	bl	404cdc <__aeabi_dmul>
  40483e:	4602      	mov	r2, r0
  404840:	460b      	mov	r3, r1
  404842:	4620      	mov	r0, r4
  404844:	4629      	mov	r1, r5
  404846:	f000 f895 	bl	404974 <__aeabi_dsub>
  40484a:	4604      	mov	r4, r0
  40484c:	e707      	b.n	40465e <atan+0x2e>
  40484e:	4b42      	ldr	r3, [pc, #264]	; (404958 <atan+0x328>)
  404850:	429e      	cmp	r6, r3
  404852:	dc1a      	bgt.n	40488a <atan+0x25a>
  404854:	2200      	movs	r2, #0
  404856:	4b41      	ldr	r3, [pc, #260]	; (40495c <atan+0x32c>)
  404858:	f000 f88c 	bl	404974 <__aeabi_dsub>
  40485c:	2200      	movs	r2, #0
  40485e:	4606      	mov	r6, r0
  404860:	460f      	mov	r7, r1
  404862:	4620      	mov	r0, r4
  404864:	4629      	mov	r1, r5
  404866:	4b3d      	ldr	r3, [pc, #244]	; (40495c <atan+0x32c>)
  404868:	f000 fa38 	bl	404cdc <__aeabi_dmul>
  40486c:	2200      	movs	r2, #0
  40486e:	4b38      	ldr	r3, [pc, #224]	; (404950 <atan+0x320>)
  404870:	f000 f882 	bl	404978 <__adddf3>
  404874:	4602      	mov	r2, r0
  404876:	460b      	mov	r3, r1
  404878:	4630      	mov	r0, r6
  40487a:	4639      	mov	r1, r7
  40487c:	f000 fb58 	bl	404f30 <__aeabi_ddiv>
  404880:	f04f 0b02 	mov.w	fp, #2
  404884:	4604      	mov	r4, r0
  404886:	460d      	mov	r5, r1
  404888:	e6f7      	b.n	40467a <atan+0x4a>
  40488a:	4602      	mov	r2, r0
  40488c:	460b      	mov	r3, r1
  40488e:	2000      	movs	r0, #0
  404890:	4933      	ldr	r1, [pc, #204]	; (404960 <atan+0x330>)
  404892:	f000 fb4d 	bl	404f30 <__aeabi_ddiv>
  404896:	f04f 0b03 	mov.w	fp, #3
  40489a:	4604      	mov	r4, r0
  40489c:	460d      	mov	r5, r1
  40489e:	e6ec      	b.n	40467a <atan+0x4a>
  4048a0:	2200      	movs	r2, #0
  4048a2:	4b2b      	ldr	r3, [pc, #172]	; (404950 <atan+0x320>)
  4048a4:	f000 f866 	bl	404974 <__aeabi_dsub>
  4048a8:	2200      	movs	r2, #0
  4048aa:	4606      	mov	r6, r0
  4048ac:	460f      	mov	r7, r1
  4048ae:	4620      	mov	r0, r4
  4048b0:	4629      	mov	r1, r5
  4048b2:	4b27      	ldr	r3, [pc, #156]	; (404950 <atan+0x320>)
  4048b4:	f000 f860 	bl	404978 <__adddf3>
  4048b8:	4602      	mov	r2, r0
  4048ba:	460b      	mov	r3, r1
  4048bc:	4630      	mov	r0, r6
  4048be:	4639      	mov	r1, r7
  4048c0:	f000 fb36 	bl	404f30 <__aeabi_ddiv>
  4048c4:	f04f 0b01 	mov.w	fp, #1
  4048c8:	4604      	mov	r4, r0
  4048ca:	460d      	mov	r5, r1
  4048cc:	e6d5      	b.n	40467a <atan+0x4a>
  4048ce:	bf00      	nop
  4048d0:	e322da11 	.word	0xe322da11
  4048d4:	3f90ad3a 	.word	0x3f90ad3a
  4048d8:	24760deb 	.word	0x24760deb
  4048dc:	3fa97b4b 	.word	0x3fa97b4b
  4048e0:	a0d03d51 	.word	0xa0d03d51
  4048e4:	3fb10d66 	.word	0x3fb10d66
  4048e8:	c54c206e 	.word	0xc54c206e
  4048ec:	3fb745cd 	.word	0x3fb745cd
  4048f0:	920083ff 	.word	0x920083ff
  4048f4:	3fc24924 	.word	0x3fc24924
  4048f8:	5555550d 	.word	0x5555550d
  4048fc:	3fd55555 	.word	0x3fd55555
  404900:	2c6a6c2f 	.word	0x2c6a6c2f
  404904:	bfa2b444 	.word	0xbfa2b444
  404908:	52defd9a 	.word	0x52defd9a
  40490c:	3fadde2d 	.word	0x3fadde2d
  404910:	af749a6d 	.word	0xaf749a6d
  404914:	3fb3b0f2 	.word	0x3fb3b0f2
  404918:	fe231671 	.word	0xfe231671
  40491c:	3fbc71c6 	.word	0x3fbc71c6
  404920:	9998ebc4 	.word	0x9998ebc4
  404924:	3fc99999 	.word	0x3fc99999
  404928:	8800759c 	.word	0x8800759c
  40492c:	7e37e43c 	.word	0x7e37e43c
  404930:	440fffff 	.word	0x440fffff
  404934:	7ff00000 	.word	0x7ff00000
  404938:	3ff921fb 	.word	0x3ff921fb
  40493c:	bff921fb 	.word	0xbff921fb
  404940:	54442d18 	.word	0x54442d18
  404944:	3fdbffff 	.word	0x3fdbffff
  404948:	00405d90 	.word	0x00405d90
  40494c:	00405d70 	.word	0x00405d70
  404950:	3ff00000 	.word	0x3ff00000
  404954:	3ff2ffff 	.word	0x3ff2ffff
  404958:	40037fff 	.word	0x40037fff
  40495c:	3ff80000 	.word	0x3ff80000
  404960:	bff00000 	.word	0xbff00000

00404964 <fabs>:
  404964:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  404968:	4770      	bx	lr
  40496a:	bf00      	nop

0040496c <__aeabi_drsub>:
  40496c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  404970:	e002      	b.n	404978 <__adddf3>
  404972:	bf00      	nop

00404974 <__aeabi_dsub>:
  404974:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00404978 <__adddf3>:
  404978:	b530      	push	{r4, r5, lr}
  40497a:	ea4f 0441 	mov.w	r4, r1, lsl #1
  40497e:	ea4f 0543 	mov.w	r5, r3, lsl #1
  404982:	ea94 0f05 	teq	r4, r5
  404986:	bf08      	it	eq
  404988:	ea90 0f02 	teqeq	r0, r2
  40498c:	bf1f      	itttt	ne
  40498e:	ea54 0c00 	orrsne.w	ip, r4, r0
  404992:	ea55 0c02 	orrsne.w	ip, r5, r2
  404996:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  40499a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40499e:	f000 80e2 	beq.w	404b66 <__adddf3+0x1ee>
  4049a2:	ea4f 5454 	mov.w	r4, r4, lsr #21
  4049a6:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  4049aa:	bfb8      	it	lt
  4049ac:	426d      	neglt	r5, r5
  4049ae:	dd0c      	ble.n	4049ca <__adddf3+0x52>
  4049b0:	442c      	add	r4, r5
  4049b2:	ea80 0202 	eor.w	r2, r0, r2
  4049b6:	ea81 0303 	eor.w	r3, r1, r3
  4049ba:	ea82 0000 	eor.w	r0, r2, r0
  4049be:	ea83 0101 	eor.w	r1, r3, r1
  4049c2:	ea80 0202 	eor.w	r2, r0, r2
  4049c6:	ea81 0303 	eor.w	r3, r1, r3
  4049ca:	2d36      	cmp	r5, #54	; 0x36
  4049cc:	bf88      	it	hi
  4049ce:	bd30      	pophi	{r4, r5, pc}
  4049d0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4049d4:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4049d8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  4049dc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  4049e0:	d002      	beq.n	4049e8 <__adddf3+0x70>
  4049e2:	4240      	negs	r0, r0
  4049e4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4049e8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  4049ec:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4049f0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  4049f4:	d002      	beq.n	4049fc <__adddf3+0x84>
  4049f6:	4252      	negs	r2, r2
  4049f8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  4049fc:	ea94 0f05 	teq	r4, r5
  404a00:	f000 80a7 	beq.w	404b52 <__adddf3+0x1da>
  404a04:	f1a4 0401 	sub.w	r4, r4, #1
  404a08:	f1d5 0e20 	rsbs	lr, r5, #32
  404a0c:	db0d      	blt.n	404a2a <__adddf3+0xb2>
  404a0e:	fa02 fc0e 	lsl.w	ip, r2, lr
  404a12:	fa22 f205 	lsr.w	r2, r2, r5
  404a16:	1880      	adds	r0, r0, r2
  404a18:	f141 0100 	adc.w	r1, r1, #0
  404a1c:	fa03 f20e 	lsl.w	r2, r3, lr
  404a20:	1880      	adds	r0, r0, r2
  404a22:	fa43 f305 	asr.w	r3, r3, r5
  404a26:	4159      	adcs	r1, r3
  404a28:	e00e      	b.n	404a48 <__adddf3+0xd0>
  404a2a:	f1a5 0520 	sub.w	r5, r5, #32
  404a2e:	f10e 0e20 	add.w	lr, lr, #32
  404a32:	2a01      	cmp	r2, #1
  404a34:	fa03 fc0e 	lsl.w	ip, r3, lr
  404a38:	bf28      	it	cs
  404a3a:	f04c 0c02 	orrcs.w	ip, ip, #2
  404a3e:	fa43 f305 	asr.w	r3, r3, r5
  404a42:	18c0      	adds	r0, r0, r3
  404a44:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  404a48:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  404a4c:	d507      	bpl.n	404a5e <__adddf3+0xe6>
  404a4e:	f04f 0e00 	mov.w	lr, #0
  404a52:	f1dc 0c00 	rsbs	ip, ip, #0
  404a56:	eb7e 0000 	sbcs.w	r0, lr, r0
  404a5a:	eb6e 0101 	sbc.w	r1, lr, r1
  404a5e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  404a62:	d31b      	bcc.n	404a9c <__adddf3+0x124>
  404a64:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  404a68:	d30c      	bcc.n	404a84 <__adddf3+0x10c>
  404a6a:	0849      	lsrs	r1, r1, #1
  404a6c:	ea5f 0030 	movs.w	r0, r0, rrx
  404a70:	ea4f 0c3c 	mov.w	ip, ip, rrx
  404a74:	f104 0401 	add.w	r4, r4, #1
  404a78:	ea4f 5244 	mov.w	r2, r4, lsl #21
  404a7c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  404a80:	f080 809a 	bcs.w	404bb8 <__adddf3+0x240>
  404a84:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  404a88:	bf08      	it	eq
  404a8a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  404a8e:	f150 0000 	adcs.w	r0, r0, #0
  404a92:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  404a96:	ea41 0105 	orr.w	r1, r1, r5
  404a9a:	bd30      	pop	{r4, r5, pc}
  404a9c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  404aa0:	4140      	adcs	r0, r0
  404aa2:	eb41 0101 	adc.w	r1, r1, r1
  404aa6:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  404aaa:	f1a4 0401 	sub.w	r4, r4, #1
  404aae:	d1e9      	bne.n	404a84 <__adddf3+0x10c>
  404ab0:	f091 0f00 	teq	r1, #0
  404ab4:	bf04      	itt	eq
  404ab6:	4601      	moveq	r1, r0
  404ab8:	2000      	moveq	r0, #0
  404aba:	fab1 f381 	clz	r3, r1
  404abe:	bf08      	it	eq
  404ac0:	3320      	addeq	r3, #32
  404ac2:	f1a3 030b 	sub.w	r3, r3, #11
  404ac6:	f1b3 0220 	subs.w	r2, r3, #32
  404aca:	da0c      	bge.n	404ae6 <__adddf3+0x16e>
  404acc:	320c      	adds	r2, #12
  404ace:	dd08      	ble.n	404ae2 <__adddf3+0x16a>
  404ad0:	f102 0c14 	add.w	ip, r2, #20
  404ad4:	f1c2 020c 	rsb	r2, r2, #12
  404ad8:	fa01 f00c 	lsl.w	r0, r1, ip
  404adc:	fa21 f102 	lsr.w	r1, r1, r2
  404ae0:	e00c      	b.n	404afc <__adddf3+0x184>
  404ae2:	f102 0214 	add.w	r2, r2, #20
  404ae6:	bfd8      	it	le
  404ae8:	f1c2 0c20 	rsble	ip, r2, #32
  404aec:	fa01 f102 	lsl.w	r1, r1, r2
  404af0:	fa20 fc0c 	lsr.w	ip, r0, ip
  404af4:	bfdc      	itt	le
  404af6:	ea41 010c 	orrle.w	r1, r1, ip
  404afa:	4090      	lslle	r0, r2
  404afc:	1ae4      	subs	r4, r4, r3
  404afe:	bfa2      	ittt	ge
  404b00:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  404b04:	4329      	orrge	r1, r5
  404b06:	bd30      	popge	{r4, r5, pc}
  404b08:	ea6f 0404 	mvn.w	r4, r4
  404b0c:	3c1f      	subs	r4, #31
  404b0e:	da1c      	bge.n	404b4a <__adddf3+0x1d2>
  404b10:	340c      	adds	r4, #12
  404b12:	dc0e      	bgt.n	404b32 <__adddf3+0x1ba>
  404b14:	f104 0414 	add.w	r4, r4, #20
  404b18:	f1c4 0220 	rsb	r2, r4, #32
  404b1c:	fa20 f004 	lsr.w	r0, r0, r4
  404b20:	fa01 f302 	lsl.w	r3, r1, r2
  404b24:	ea40 0003 	orr.w	r0, r0, r3
  404b28:	fa21 f304 	lsr.w	r3, r1, r4
  404b2c:	ea45 0103 	orr.w	r1, r5, r3
  404b30:	bd30      	pop	{r4, r5, pc}
  404b32:	f1c4 040c 	rsb	r4, r4, #12
  404b36:	f1c4 0220 	rsb	r2, r4, #32
  404b3a:	fa20 f002 	lsr.w	r0, r0, r2
  404b3e:	fa01 f304 	lsl.w	r3, r1, r4
  404b42:	ea40 0003 	orr.w	r0, r0, r3
  404b46:	4629      	mov	r1, r5
  404b48:	bd30      	pop	{r4, r5, pc}
  404b4a:	fa21 f004 	lsr.w	r0, r1, r4
  404b4e:	4629      	mov	r1, r5
  404b50:	bd30      	pop	{r4, r5, pc}
  404b52:	f094 0f00 	teq	r4, #0
  404b56:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  404b5a:	bf06      	itte	eq
  404b5c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  404b60:	3401      	addeq	r4, #1
  404b62:	3d01      	subne	r5, #1
  404b64:	e74e      	b.n	404a04 <__adddf3+0x8c>
  404b66:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  404b6a:	bf18      	it	ne
  404b6c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  404b70:	d029      	beq.n	404bc6 <__adddf3+0x24e>
  404b72:	ea94 0f05 	teq	r4, r5
  404b76:	bf08      	it	eq
  404b78:	ea90 0f02 	teqeq	r0, r2
  404b7c:	d005      	beq.n	404b8a <__adddf3+0x212>
  404b7e:	ea54 0c00 	orrs.w	ip, r4, r0
  404b82:	bf04      	itt	eq
  404b84:	4619      	moveq	r1, r3
  404b86:	4610      	moveq	r0, r2
  404b88:	bd30      	pop	{r4, r5, pc}
  404b8a:	ea91 0f03 	teq	r1, r3
  404b8e:	bf1e      	ittt	ne
  404b90:	2100      	movne	r1, #0
  404b92:	2000      	movne	r0, #0
  404b94:	bd30      	popne	{r4, r5, pc}
  404b96:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  404b9a:	d105      	bne.n	404ba8 <__adddf3+0x230>
  404b9c:	0040      	lsls	r0, r0, #1
  404b9e:	4149      	adcs	r1, r1
  404ba0:	bf28      	it	cs
  404ba2:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  404ba6:	bd30      	pop	{r4, r5, pc}
  404ba8:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  404bac:	bf3c      	itt	cc
  404bae:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  404bb2:	bd30      	popcc	{r4, r5, pc}
  404bb4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  404bb8:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  404bbc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  404bc0:	f04f 0000 	mov.w	r0, #0
  404bc4:	bd30      	pop	{r4, r5, pc}
  404bc6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  404bca:	bf1a      	itte	ne
  404bcc:	4619      	movne	r1, r3
  404bce:	4610      	movne	r0, r2
  404bd0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  404bd4:	bf1c      	itt	ne
  404bd6:	460b      	movne	r3, r1
  404bd8:	4602      	movne	r2, r0
  404bda:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  404bde:	bf06      	itte	eq
  404be0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  404be4:	ea91 0f03 	teqeq	r1, r3
  404be8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  404bec:	bd30      	pop	{r4, r5, pc}
  404bee:	bf00      	nop

00404bf0 <__aeabi_ui2d>:
  404bf0:	f090 0f00 	teq	r0, #0
  404bf4:	bf04      	itt	eq
  404bf6:	2100      	moveq	r1, #0
  404bf8:	4770      	bxeq	lr
  404bfa:	b530      	push	{r4, r5, lr}
  404bfc:	f44f 6480 	mov.w	r4, #1024	; 0x400
  404c00:	f104 0432 	add.w	r4, r4, #50	; 0x32
  404c04:	f04f 0500 	mov.w	r5, #0
  404c08:	f04f 0100 	mov.w	r1, #0
  404c0c:	e750      	b.n	404ab0 <__adddf3+0x138>
  404c0e:	bf00      	nop

00404c10 <__aeabi_i2d>:
  404c10:	f090 0f00 	teq	r0, #0
  404c14:	bf04      	itt	eq
  404c16:	2100      	moveq	r1, #0
  404c18:	4770      	bxeq	lr
  404c1a:	b530      	push	{r4, r5, lr}
  404c1c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  404c20:	f104 0432 	add.w	r4, r4, #50	; 0x32
  404c24:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  404c28:	bf48      	it	mi
  404c2a:	4240      	negmi	r0, r0
  404c2c:	f04f 0100 	mov.w	r1, #0
  404c30:	e73e      	b.n	404ab0 <__adddf3+0x138>
  404c32:	bf00      	nop

00404c34 <__aeabi_f2d>:
  404c34:	0042      	lsls	r2, r0, #1
  404c36:	ea4f 01e2 	mov.w	r1, r2, asr #3
  404c3a:	ea4f 0131 	mov.w	r1, r1, rrx
  404c3e:	ea4f 7002 	mov.w	r0, r2, lsl #28
  404c42:	bf1f      	itttt	ne
  404c44:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  404c48:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  404c4c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  404c50:	4770      	bxne	lr
  404c52:	f092 0f00 	teq	r2, #0
  404c56:	bf14      	ite	ne
  404c58:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  404c5c:	4770      	bxeq	lr
  404c5e:	b530      	push	{r4, r5, lr}
  404c60:	f44f 7460 	mov.w	r4, #896	; 0x380
  404c64:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  404c68:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  404c6c:	e720      	b.n	404ab0 <__adddf3+0x138>
  404c6e:	bf00      	nop

00404c70 <__aeabi_ul2d>:
  404c70:	ea50 0201 	orrs.w	r2, r0, r1
  404c74:	bf08      	it	eq
  404c76:	4770      	bxeq	lr
  404c78:	b530      	push	{r4, r5, lr}
  404c7a:	f04f 0500 	mov.w	r5, #0
  404c7e:	e00a      	b.n	404c96 <__aeabi_l2d+0x16>

00404c80 <__aeabi_l2d>:
  404c80:	ea50 0201 	orrs.w	r2, r0, r1
  404c84:	bf08      	it	eq
  404c86:	4770      	bxeq	lr
  404c88:	b530      	push	{r4, r5, lr}
  404c8a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  404c8e:	d502      	bpl.n	404c96 <__aeabi_l2d+0x16>
  404c90:	4240      	negs	r0, r0
  404c92:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  404c96:	f44f 6480 	mov.w	r4, #1024	; 0x400
  404c9a:	f104 0432 	add.w	r4, r4, #50	; 0x32
  404c9e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  404ca2:	f43f aedc 	beq.w	404a5e <__adddf3+0xe6>
  404ca6:	f04f 0203 	mov.w	r2, #3
  404caa:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  404cae:	bf18      	it	ne
  404cb0:	3203      	addne	r2, #3
  404cb2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  404cb6:	bf18      	it	ne
  404cb8:	3203      	addne	r2, #3
  404cba:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  404cbe:	f1c2 0320 	rsb	r3, r2, #32
  404cc2:	fa00 fc03 	lsl.w	ip, r0, r3
  404cc6:	fa20 f002 	lsr.w	r0, r0, r2
  404cca:	fa01 fe03 	lsl.w	lr, r1, r3
  404cce:	ea40 000e 	orr.w	r0, r0, lr
  404cd2:	fa21 f102 	lsr.w	r1, r1, r2
  404cd6:	4414      	add	r4, r2
  404cd8:	e6c1      	b.n	404a5e <__adddf3+0xe6>
  404cda:	bf00      	nop

00404cdc <__aeabi_dmul>:
  404cdc:	b570      	push	{r4, r5, r6, lr}
  404cde:	f04f 0cff 	mov.w	ip, #255	; 0xff
  404ce2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  404ce6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  404cea:	bf1d      	ittte	ne
  404cec:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  404cf0:	ea94 0f0c 	teqne	r4, ip
  404cf4:	ea95 0f0c 	teqne	r5, ip
  404cf8:	f000 f8de 	bleq	404eb8 <__aeabi_dmul+0x1dc>
  404cfc:	442c      	add	r4, r5
  404cfe:	ea81 0603 	eor.w	r6, r1, r3
  404d02:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  404d06:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  404d0a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  404d0e:	bf18      	it	ne
  404d10:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  404d14:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  404d18:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  404d1c:	d038      	beq.n	404d90 <__aeabi_dmul+0xb4>
  404d1e:	fba0 ce02 	umull	ip, lr, r0, r2
  404d22:	f04f 0500 	mov.w	r5, #0
  404d26:	fbe1 e502 	umlal	lr, r5, r1, r2
  404d2a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  404d2e:	fbe0 e503 	umlal	lr, r5, r0, r3
  404d32:	f04f 0600 	mov.w	r6, #0
  404d36:	fbe1 5603 	umlal	r5, r6, r1, r3
  404d3a:	f09c 0f00 	teq	ip, #0
  404d3e:	bf18      	it	ne
  404d40:	f04e 0e01 	orrne.w	lr, lr, #1
  404d44:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  404d48:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  404d4c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  404d50:	d204      	bcs.n	404d5c <__aeabi_dmul+0x80>
  404d52:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  404d56:	416d      	adcs	r5, r5
  404d58:	eb46 0606 	adc.w	r6, r6, r6
  404d5c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  404d60:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  404d64:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  404d68:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  404d6c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  404d70:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  404d74:	bf88      	it	hi
  404d76:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  404d7a:	d81e      	bhi.n	404dba <__aeabi_dmul+0xde>
  404d7c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  404d80:	bf08      	it	eq
  404d82:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  404d86:	f150 0000 	adcs.w	r0, r0, #0
  404d8a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  404d8e:	bd70      	pop	{r4, r5, r6, pc}
  404d90:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  404d94:	ea46 0101 	orr.w	r1, r6, r1
  404d98:	ea40 0002 	orr.w	r0, r0, r2
  404d9c:	ea81 0103 	eor.w	r1, r1, r3
  404da0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  404da4:	bfc2      	ittt	gt
  404da6:	ebd4 050c 	rsbsgt	r5, r4, ip
  404daa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  404dae:	bd70      	popgt	{r4, r5, r6, pc}
  404db0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  404db4:	f04f 0e00 	mov.w	lr, #0
  404db8:	3c01      	subs	r4, #1
  404dba:	f300 80ab 	bgt.w	404f14 <__aeabi_dmul+0x238>
  404dbe:	f114 0f36 	cmn.w	r4, #54	; 0x36
  404dc2:	bfde      	ittt	le
  404dc4:	2000      	movle	r0, #0
  404dc6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  404dca:	bd70      	pople	{r4, r5, r6, pc}
  404dcc:	f1c4 0400 	rsb	r4, r4, #0
  404dd0:	3c20      	subs	r4, #32
  404dd2:	da35      	bge.n	404e40 <__aeabi_dmul+0x164>
  404dd4:	340c      	adds	r4, #12
  404dd6:	dc1b      	bgt.n	404e10 <__aeabi_dmul+0x134>
  404dd8:	f104 0414 	add.w	r4, r4, #20
  404ddc:	f1c4 0520 	rsb	r5, r4, #32
  404de0:	fa00 f305 	lsl.w	r3, r0, r5
  404de4:	fa20 f004 	lsr.w	r0, r0, r4
  404de8:	fa01 f205 	lsl.w	r2, r1, r5
  404dec:	ea40 0002 	orr.w	r0, r0, r2
  404df0:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  404df4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  404df8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  404dfc:	fa21 f604 	lsr.w	r6, r1, r4
  404e00:	eb42 0106 	adc.w	r1, r2, r6
  404e04:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  404e08:	bf08      	it	eq
  404e0a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  404e0e:	bd70      	pop	{r4, r5, r6, pc}
  404e10:	f1c4 040c 	rsb	r4, r4, #12
  404e14:	f1c4 0520 	rsb	r5, r4, #32
  404e18:	fa00 f304 	lsl.w	r3, r0, r4
  404e1c:	fa20 f005 	lsr.w	r0, r0, r5
  404e20:	fa01 f204 	lsl.w	r2, r1, r4
  404e24:	ea40 0002 	orr.w	r0, r0, r2
  404e28:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  404e2c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  404e30:	f141 0100 	adc.w	r1, r1, #0
  404e34:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  404e38:	bf08      	it	eq
  404e3a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  404e3e:	bd70      	pop	{r4, r5, r6, pc}
  404e40:	f1c4 0520 	rsb	r5, r4, #32
  404e44:	fa00 f205 	lsl.w	r2, r0, r5
  404e48:	ea4e 0e02 	orr.w	lr, lr, r2
  404e4c:	fa20 f304 	lsr.w	r3, r0, r4
  404e50:	fa01 f205 	lsl.w	r2, r1, r5
  404e54:	ea43 0302 	orr.w	r3, r3, r2
  404e58:	fa21 f004 	lsr.w	r0, r1, r4
  404e5c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  404e60:	fa21 f204 	lsr.w	r2, r1, r4
  404e64:	ea20 0002 	bic.w	r0, r0, r2
  404e68:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  404e6c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  404e70:	bf08      	it	eq
  404e72:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  404e76:	bd70      	pop	{r4, r5, r6, pc}
  404e78:	f094 0f00 	teq	r4, #0
  404e7c:	d10f      	bne.n	404e9e <__aeabi_dmul+0x1c2>
  404e7e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  404e82:	0040      	lsls	r0, r0, #1
  404e84:	eb41 0101 	adc.w	r1, r1, r1
  404e88:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  404e8c:	bf08      	it	eq
  404e8e:	3c01      	subeq	r4, #1
  404e90:	d0f7      	beq.n	404e82 <__aeabi_dmul+0x1a6>
  404e92:	ea41 0106 	orr.w	r1, r1, r6
  404e96:	f095 0f00 	teq	r5, #0
  404e9a:	bf18      	it	ne
  404e9c:	4770      	bxne	lr
  404e9e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  404ea2:	0052      	lsls	r2, r2, #1
  404ea4:	eb43 0303 	adc.w	r3, r3, r3
  404ea8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  404eac:	bf08      	it	eq
  404eae:	3d01      	subeq	r5, #1
  404eb0:	d0f7      	beq.n	404ea2 <__aeabi_dmul+0x1c6>
  404eb2:	ea43 0306 	orr.w	r3, r3, r6
  404eb6:	4770      	bx	lr
  404eb8:	ea94 0f0c 	teq	r4, ip
  404ebc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  404ec0:	bf18      	it	ne
  404ec2:	ea95 0f0c 	teqne	r5, ip
  404ec6:	d00c      	beq.n	404ee2 <__aeabi_dmul+0x206>
  404ec8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  404ecc:	bf18      	it	ne
  404ece:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  404ed2:	d1d1      	bne.n	404e78 <__aeabi_dmul+0x19c>
  404ed4:	ea81 0103 	eor.w	r1, r1, r3
  404ed8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  404edc:	f04f 0000 	mov.w	r0, #0
  404ee0:	bd70      	pop	{r4, r5, r6, pc}
  404ee2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  404ee6:	bf06      	itte	eq
  404ee8:	4610      	moveq	r0, r2
  404eea:	4619      	moveq	r1, r3
  404eec:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  404ef0:	d019      	beq.n	404f26 <__aeabi_dmul+0x24a>
  404ef2:	ea94 0f0c 	teq	r4, ip
  404ef6:	d102      	bne.n	404efe <__aeabi_dmul+0x222>
  404ef8:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  404efc:	d113      	bne.n	404f26 <__aeabi_dmul+0x24a>
  404efe:	ea95 0f0c 	teq	r5, ip
  404f02:	d105      	bne.n	404f10 <__aeabi_dmul+0x234>
  404f04:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  404f08:	bf1c      	itt	ne
  404f0a:	4610      	movne	r0, r2
  404f0c:	4619      	movne	r1, r3
  404f0e:	d10a      	bne.n	404f26 <__aeabi_dmul+0x24a>
  404f10:	ea81 0103 	eor.w	r1, r1, r3
  404f14:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  404f18:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  404f1c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  404f20:	f04f 0000 	mov.w	r0, #0
  404f24:	bd70      	pop	{r4, r5, r6, pc}
  404f26:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  404f2a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  404f2e:	bd70      	pop	{r4, r5, r6, pc}

00404f30 <__aeabi_ddiv>:
  404f30:	b570      	push	{r4, r5, r6, lr}
  404f32:	f04f 0cff 	mov.w	ip, #255	; 0xff
  404f36:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  404f3a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  404f3e:	bf1d      	ittte	ne
  404f40:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  404f44:	ea94 0f0c 	teqne	r4, ip
  404f48:	ea95 0f0c 	teqne	r5, ip
  404f4c:	f000 f8a7 	bleq	40509e <__aeabi_ddiv+0x16e>
  404f50:	eba4 0405 	sub.w	r4, r4, r5
  404f54:	ea81 0e03 	eor.w	lr, r1, r3
  404f58:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  404f5c:	ea4f 3101 	mov.w	r1, r1, lsl #12
  404f60:	f000 8088 	beq.w	405074 <__aeabi_ddiv+0x144>
  404f64:	ea4f 3303 	mov.w	r3, r3, lsl #12
  404f68:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  404f6c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  404f70:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  404f74:	ea4f 2202 	mov.w	r2, r2, lsl #8
  404f78:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  404f7c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  404f80:	ea4f 2600 	mov.w	r6, r0, lsl #8
  404f84:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  404f88:	429d      	cmp	r5, r3
  404f8a:	bf08      	it	eq
  404f8c:	4296      	cmpeq	r6, r2
  404f8e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  404f92:	f504 7440 	add.w	r4, r4, #768	; 0x300
  404f96:	d202      	bcs.n	404f9e <__aeabi_ddiv+0x6e>
  404f98:	085b      	lsrs	r3, r3, #1
  404f9a:	ea4f 0232 	mov.w	r2, r2, rrx
  404f9e:	1ab6      	subs	r6, r6, r2
  404fa0:	eb65 0503 	sbc.w	r5, r5, r3
  404fa4:	085b      	lsrs	r3, r3, #1
  404fa6:	ea4f 0232 	mov.w	r2, r2, rrx
  404faa:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  404fae:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  404fb2:	ebb6 0e02 	subs.w	lr, r6, r2
  404fb6:	eb75 0e03 	sbcs.w	lr, r5, r3
  404fba:	bf22      	ittt	cs
  404fbc:	1ab6      	subcs	r6, r6, r2
  404fbe:	4675      	movcs	r5, lr
  404fc0:	ea40 000c 	orrcs.w	r0, r0, ip
  404fc4:	085b      	lsrs	r3, r3, #1
  404fc6:	ea4f 0232 	mov.w	r2, r2, rrx
  404fca:	ebb6 0e02 	subs.w	lr, r6, r2
  404fce:	eb75 0e03 	sbcs.w	lr, r5, r3
  404fd2:	bf22      	ittt	cs
  404fd4:	1ab6      	subcs	r6, r6, r2
  404fd6:	4675      	movcs	r5, lr
  404fd8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  404fdc:	085b      	lsrs	r3, r3, #1
  404fde:	ea4f 0232 	mov.w	r2, r2, rrx
  404fe2:	ebb6 0e02 	subs.w	lr, r6, r2
  404fe6:	eb75 0e03 	sbcs.w	lr, r5, r3
  404fea:	bf22      	ittt	cs
  404fec:	1ab6      	subcs	r6, r6, r2
  404fee:	4675      	movcs	r5, lr
  404ff0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  404ff4:	085b      	lsrs	r3, r3, #1
  404ff6:	ea4f 0232 	mov.w	r2, r2, rrx
  404ffa:	ebb6 0e02 	subs.w	lr, r6, r2
  404ffe:	eb75 0e03 	sbcs.w	lr, r5, r3
  405002:	bf22      	ittt	cs
  405004:	1ab6      	subcs	r6, r6, r2
  405006:	4675      	movcs	r5, lr
  405008:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  40500c:	ea55 0e06 	orrs.w	lr, r5, r6
  405010:	d018      	beq.n	405044 <__aeabi_ddiv+0x114>
  405012:	ea4f 1505 	mov.w	r5, r5, lsl #4
  405016:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  40501a:	ea4f 1606 	mov.w	r6, r6, lsl #4
  40501e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  405022:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  405026:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  40502a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  40502e:	d1c0      	bne.n	404fb2 <__aeabi_ddiv+0x82>
  405030:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405034:	d10b      	bne.n	40504e <__aeabi_ddiv+0x11e>
  405036:	ea41 0100 	orr.w	r1, r1, r0
  40503a:	f04f 0000 	mov.w	r0, #0
  40503e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  405042:	e7b6      	b.n	404fb2 <__aeabi_ddiv+0x82>
  405044:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405048:	bf04      	itt	eq
  40504a:	4301      	orreq	r1, r0
  40504c:	2000      	moveq	r0, #0
  40504e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  405052:	bf88      	it	hi
  405054:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  405058:	f63f aeaf 	bhi.w	404dba <__aeabi_dmul+0xde>
  40505c:	ebb5 0c03 	subs.w	ip, r5, r3
  405060:	bf04      	itt	eq
  405062:	ebb6 0c02 	subseq.w	ip, r6, r2
  405066:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40506a:	f150 0000 	adcs.w	r0, r0, #0
  40506e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  405072:	bd70      	pop	{r4, r5, r6, pc}
  405074:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  405078:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  40507c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  405080:	bfc2      	ittt	gt
  405082:	ebd4 050c 	rsbsgt	r5, r4, ip
  405086:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40508a:	bd70      	popgt	{r4, r5, r6, pc}
  40508c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  405090:	f04f 0e00 	mov.w	lr, #0
  405094:	3c01      	subs	r4, #1
  405096:	e690      	b.n	404dba <__aeabi_dmul+0xde>
  405098:	ea45 0e06 	orr.w	lr, r5, r6
  40509c:	e68d      	b.n	404dba <__aeabi_dmul+0xde>
  40509e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4050a2:	ea94 0f0c 	teq	r4, ip
  4050a6:	bf08      	it	eq
  4050a8:	ea95 0f0c 	teqeq	r5, ip
  4050ac:	f43f af3b 	beq.w	404f26 <__aeabi_dmul+0x24a>
  4050b0:	ea94 0f0c 	teq	r4, ip
  4050b4:	d10a      	bne.n	4050cc <__aeabi_ddiv+0x19c>
  4050b6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4050ba:	f47f af34 	bne.w	404f26 <__aeabi_dmul+0x24a>
  4050be:	ea95 0f0c 	teq	r5, ip
  4050c2:	f47f af25 	bne.w	404f10 <__aeabi_dmul+0x234>
  4050c6:	4610      	mov	r0, r2
  4050c8:	4619      	mov	r1, r3
  4050ca:	e72c      	b.n	404f26 <__aeabi_dmul+0x24a>
  4050cc:	ea95 0f0c 	teq	r5, ip
  4050d0:	d106      	bne.n	4050e0 <__aeabi_ddiv+0x1b0>
  4050d2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4050d6:	f43f aefd 	beq.w	404ed4 <__aeabi_dmul+0x1f8>
  4050da:	4610      	mov	r0, r2
  4050dc:	4619      	mov	r1, r3
  4050de:	e722      	b.n	404f26 <__aeabi_dmul+0x24a>
  4050e0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4050e4:	bf18      	it	ne
  4050e6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4050ea:	f47f aec5 	bne.w	404e78 <__aeabi_dmul+0x19c>
  4050ee:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  4050f2:	f47f af0d 	bne.w	404f10 <__aeabi_dmul+0x234>
  4050f6:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  4050fa:	f47f aeeb 	bne.w	404ed4 <__aeabi_dmul+0x1f8>
  4050fe:	e712      	b.n	404f26 <__aeabi_dmul+0x24a>

00405100 <__gedf2>:
  405100:	f04f 3cff 	mov.w	ip, #4294967295
  405104:	e006      	b.n	405114 <__cmpdf2+0x4>
  405106:	bf00      	nop

00405108 <__ledf2>:
  405108:	f04f 0c01 	mov.w	ip, #1
  40510c:	e002      	b.n	405114 <__cmpdf2+0x4>
  40510e:	bf00      	nop

00405110 <__cmpdf2>:
  405110:	f04f 0c01 	mov.w	ip, #1
  405114:	f84d cd04 	str.w	ip, [sp, #-4]!
  405118:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40511c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405120:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  405124:	bf18      	it	ne
  405126:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  40512a:	d01b      	beq.n	405164 <__cmpdf2+0x54>
  40512c:	b001      	add	sp, #4
  40512e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  405132:	bf0c      	ite	eq
  405134:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  405138:	ea91 0f03 	teqne	r1, r3
  40513c:	bf02      	ittt	eq
  40513e:	ea90 0f02 	teqeq	r0, r2
  405142:	2000      	moveq	r0, #0
  405144:	4770      	bxeq	lr
  405146:	f110 0f00 	cmn.w	r0, #0
  40514a:	ea91 0f03 	teq	r1, r3
  40514e:	bf58      	it	pl
  405150:	4299      	cmppl	r1, r3
  405152:	bf08      	it	eq
  405154:	4290      	cmpeq	r0, r2
  405156:	bf2c      	ite	cs
  405158:	17d8      	asrcs	r0, r3, #31
  40515a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  40515e:	f040 0001 	orr.w	r0, r0, #1
  405162:	4770      	bx	lr
  405164:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  405168:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40516c:	d102      	bne.n	405174 <__cmpdf2+0x64>
  40516e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  405172:	d107      	bne.n	405184 <__cmpdf2+0x74>
  405174:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  405178:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40517c:	d1d6      	bne.n	40512c <__cmpdf2+0x1c>
  40517e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  405182:	d0d3      	beq.n	40512c <__cmpdf2+0x1c>
  405184:	f85d 0b04 	ldr.w	r0, [sp], #4
  405188:	4770      	bx	lr
  40518a:	bf00      	nop

0040518c <__aeabi_cdrcmple>:
  40518c:	4684      	mov	ip, r0
  40518e:	4610      	mov	r0, r2
  405190:	4662      	mov	r2, ip
  405192:	468c      	mov	ip, r1
  405194:	4619      	mov	r1, r3
  405196:	4663      	mov	r3, ip
  405198:	e000      	b.n	40519c <__aeabi_cdcmpeq>
  40519a:	bf00      	nop

0040519c <__aeabi_cdcmpeq>:
  40519c:	b501      	push	{r0, lr}
  40519e:	f7ff ffb7 	bl	405110 <__cmpdf2>
  4051a2:	2800      	cmp	r0, #0
  4051a4:	bf48      	it	mi
  4051a6:	f110 0f00 	cmnmi.w	r0, #0
  4051aa:	bd01      	pop	{r0, pc}

004051ac <__aeabi_dcmpeq>:
  4051ac:	f84d ed08 	str.w	lr, [sp, #-8]!
  4051b0:	f7ff fff4 	bl	40519c <__aeabi_cdcmpeq>
  4051b4:	bf0c      	ite	eq
  4051b6:	2001      	moveq	r0, #1
  4051b8:	2000      	movne	r0, #0
  4051ba:	f85d fb08 	ldr.w	pc, [sp], #8
  4051be:	bf00      	nop

004051c0 <__aeabi_dcmplt>:
  4051c0:	f84d ed08 	str.w	lr, [sp, #-8]!
  4051c4:	f7ff ffea 	bl	40519c <__aeabi_cdcmpeq>
  4051c8:	bf34      	ite	cc
  4051ca:	2001      	movcc	r0, #1
  4051cc:	2000      	movcs	r0, #0
  4051ce:	f85d fb08 	ldr.w	pc, [sp], #8
  4051d2:	bf00      	nop

004051d4 <__aeabi_dcmple>:
  4051d4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4051d8:	f7ff ffe0 	bl	40519c <__aeabi_cdcmpeq>
  4051dc:	bf94      	ite	ls
  4051de:	2001      	movls	r0, #1
  4051e0:	2000      	movhi	r0, #0
  4051e2:	f85d fb08 	ldr.w	pc, [sp], #8
  4051e6:	bf00      	nop

004051e8 <__aeabi_dcmpge>:
  4051e8:	f84d ed08 	str.w	lr, [sp, #-8]!
  4051ec:	f7ff ffce 	bl	40518c <__aeabi_cdrcmple>
  4051f0:	bf94      	ite	ls
  4051f2:	2001      	movls	r0, #1
  4051f4:	2000      	movhi	r0, #0
  4051f6:	f85d fb08 	ldr.w	pc, [sp], #8
  4051fa:	bf00      	nop

004051fc <__aeabi_dcmpgt>:
  4051fc:	f84d ed08 	str.w	lr, [sp, #-8]!
  405200:	f7ff ffc4 	bl	40518c <__aeabi_cdrcmple>
  405204:	bf34      	ite	cc
  405206:	2001      	movcc	r0, #1
  405208:	2000      	movcs	r0, #0
  40520a:	f85d fb08 	ldr.w	pc, [sp], #8
  40520e:	bf00      	nop

00405210 <__aeabi_d2uiz>:
  405210:	004a      	lsls	r2, r1, #1
  405212:	d211      	bcs.n	405238 <__aeabi_d2uiz+0x28>
  405214:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  405218:	d211      	bcs.n	40523e <__aeabi_d2uiz+0x2e>
  40521a:	d50d      	bpl.n	405238 <__aeabi_d2uiz+0x28>
  40521c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  405220:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  405224:	d40e      	bmi.n	405244 <__aeabi_d2uiz+0x34>
  405226:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40522a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40522e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  405232:	fa23 f002 	lsr.w	r0, r3, r2
  405236:	4770      	bx	lr
  405238:	f04f 0000 	mov.w	r0, #0
  40523c:	4770      	bx	lr
  40523e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  405242:	d102      	bne.n	40524a <__aeabi_d2uiz+0x3a>
  405244:	f04f 30ff 	mov.w	r0, #4294967295
  405248:	4770      	bx	lr
  40524a:	f04f 0000 	mov.w	r0, #0
  40524e:	4770      	bx	lr

00405250 <__aeabi_d2f>:
  405250:	ea4f 0241 	mov.w	r2, r1, lsl #1
  405254:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  405258:	bf24      	itt	cs
  40525a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  40525e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  405262:	d90d      	bls.n	405280 <__aeabi_d2f+0x30>
  405264:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  405268:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  40526c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  405270:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  405274:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  405278:	bf08      	it	eq
  40527a:	f020 0001 	biceq.w	r0, r0, #1
  40527e:	4770      	bx	lr
  405280:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  405284:	d121      	bne.n	4052ca <__aeabi_d2f+0x7a>
  405286:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  40528a:	bfbc      	itt	lt
  40528c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  405290:	4770      	bxlt	lr
  405292:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  405296:	ea4f 5252 	mov.w	r2, r2, lsr #21
  40529a:	f1c2 0218 	rsb	r2, r2, #24
  40529e:	f1c2 0c20 	rsb	ip, r2, #32
  4052a2:	fa10 f30c 	lsls.w	r3, r0, ip
  4052a6:	fa20 f002 	lsr.w	r0, r0, r2
  4052aa:	bf18      	it	ne
  4052ac:	f040 0001 	orrne.w	r0, r0, #1
  4052b0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  4052b4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  4052b8:	fa03 fc0c 	lsl.w	ip, r3, ip
  4052bc:	ea40 000c 	orr.w	r0, r0, ip
  4052c0:	fa23 f302 	lsr.w	r3, r3, r2
  4052c4:	ea4f 0343 	mov.w	r3, r3, lsl #1
  4052c8:	e7cc      	b.n	405264 <__aeabi_d2f+0x14>
  4052ca:	ea7f 5362 	mvns.w	r3, r2, asr #21
  4052ce:	d107      	bne.n	4052e0 <__aeabi_d2f+0x90>
  4052d0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  4052d4:	bf1e      	ittt	ne
  4052d6:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  4052da:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  4052de:	4770      	bxne	lr
  4052e0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  4052e4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  4052e8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4052ec:	4770      	bx	lr
  4052ee:	bf00      	nop

004052f0 <__aeabi_frsub>:
  4052f0:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
  4052f4:	e002      	b.n	4052fc <__addsf3>
  4052f6:	bf00      	nop

004052f8 <__aeabi_fsub>:
  4052f8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

004052fc <__addsf3>:
  4052fc:	0042      	lsls	r2, r0, #1
  4052fe:	bf1f      	itttt	ne
  405300:	ea5f 0341 	movsne.w	r3, r1, lsl #1
  405304:	ea92 0f03 	teqne	r2, r3
  405308:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
  40530c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  405310:	d06a      	beq.n	4053e8 <__addsf3+0xec>
  405312:	ea4f 6212 	mov.w	r2, r2, lsr #24
  405316:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
  40531a:	bfc1      	itttt	gt
  40531c:	18d2      	addgt	r2, r2, r3
  40531e:	4041      	eorgt	r1, r0
  405320:	4048      	eorgt	r0, r1
  405322:	4041      	eorgt	r1, r0
  405324:	bfb8      	it	lt
  405326:	425b      	neglt	r3, r3
  405328:	2b19      	cmp	r3, #25
  40532a:	bf88      	it	hi
  40532c:	4770      	bxhi	lr
  40532e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  405332:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  405336:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
  40533a:	bf18      	it	ne
  40533c:	4240      	negne	r0, r0
  40533e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  405342:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
  405346:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
  40534a:	bf18      	it	ne
  40534c:	4249      	negne	r1, r1
  40534e:	ea92 0f03 	teq	r2, r3
  405352:	d03f      	beq.n	4053d4 <__addsf3+0xd8>
  405354:	f1a2 0201 	sub.w	r2, r2, #1
  405358:	fa41 fc03 	asr.w	ip, r1, r3
  40535c:	eb10 000c 	adds.w	r0, r0, ip
  405360:	f1c3 0320 	rsb	r3, r3, #32
  405364:	fa01 f103 	lsl.w	r1, r1, r3
  405368:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  40536c:	d502      	bpl.n	405374 <__addsf3+0x78>
  40536e:	4249      	negs	r1, r1
  405370:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
  405374:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
  405378:	d313      	bcc.n	4053a2 <__addsf3+0xa6>
  40537a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
  40537e:	d306      	bcc.n	40538e <__addsf3+0x92>
  405380:	0840      	lsrs	r0, r0, #1
  405382:	ea4f 0131 	mov.w	r1, r1, rrx
  405386:	f102 0201 	add.w	r2, r2, #1
  40538a:	2afe      	cmp	r2, #254	; 0xfe
  40538c:	d251      	bcs.n	405432 <__addsf3+0x136>
  40538e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
  405392:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  405396:	bf08      	it	eq
  405398:	f020 0001 	biceq.w	r0, r0, #1
  40539c:	ea40 0003 	orr.w	r0, r0, r3
  4053a0:	4770      	bx	lr
  4053a2:	0049      	lsls	r1, r1, #1
  4053a4:	eb40 0000 	adc.w	r0, r0, r0
  4053a8:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
  4053ac:	f1a2 0201 	sub.w	r2, r2, #1
  4053b0:	d1ed      	bne.n	40538e <__addsf3+0x92>
  4053b2:	fab0 fc80 	clz	ip, r0
  4053b6:	f1ac 0c08 	sub.w	ip, ip, #8
  4053ba:	ebb2 020c 	subs.w	r2, r2, ip
  4053be:	fa00 f00c 	lsl.w	r0, r0, ip
  4053c2:	bfaa      	itet	ge
  4053c4:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
  4053c8:	4252      	neglt	r2, r2
  4053ca:	4318      	orrge	r0, r3
  4053cc:	bfbc      	itt	lt
  4053ce:	40d0      	lsrlt	r0, r2
  4053d0:	4318      	orrlt	r0, r3
  4053d2:	4770      	bx	lr
  4053d4:	f092 0f00 	teq	r2, #0
  4053d8:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
  4053dc:	bf06      	itte	eq
  4053de:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
  4053e2:	3201      	addeq	r2, #1
  4053e4:	3b01      	subne	r3, #1
  4053e6:	e7b5      	b.n	405354 <__addsf3+0x58>
  4053e8:	ea4f 0341 	mov.w	r3, r1, lsl #1
  4053ec:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  4053f0:	bf18      	it	ne
  4053f2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  4053f6:	d021      	beq.n	40543c <__addsf3+0x140>
  4053f8:	ea92 0f03 	teq	r2, r3
  4053fc:	d004      	beq.n	405408 <__addsf3+0x10c>
  4053fe:	f092 0f00 	teq	r2, #0
  405402:	bf08      	it	eq
  405404:	4608      	moveq	r0, r1
  405406:	4770      	bx	lr
  405408:	ea90 0f01 	teq	r0, r1
  40540c:	bf1c      	itt	ne
  40540e:	2000      	movne	r0, #0
  405410:	4770      	bxne	lr
  405412:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
  405416:	d104      	bne.n	405422 <__addsf3+0x126>
  405418:	0040      	lsls	r0, r0, #1
  40541a:	bf28      	it	cs
  40541c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
  405420:	4770      	bx	lr
  405422:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
  405426:	bf3c      	itt	cc
  405428:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
  40542c:	4770      	bxcc	lr
  40542e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  405432:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
  405436:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40543a:	4770      	bx	lr
  40543c:	ea7f 6222 	mvns.w	r2, r2, asr #24
  405440:	bf16      	itet	ne
  405442:	4608      	movne	r0, r1
  405444:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
  405448:	4601      	movne	r1, r0
  40544a:	0242      	lsls	r2, r0, #9
  40544c:	bf06      	itte	eq
  40544e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
  405452:	ea90 0f01 	teqeq	r0, r1
  405456:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
  40545a:	4770      	bx	lr

0040545c <__aeabi_ui2f>:
  40545c:	f04f 0300 	mov.w	r3, #0
  405460:	e004      	b.n	40546c <__aeabi_i2f+0x8>
  405462:	bf00      	nop

00405464 <__aeabi_i2f>:
  405464:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
  405468:	bf48      	it	mi
  40546a:	4240      	negmi	r0, r0
  40546c:	ea5f 0c00 	movs.w	ip, r0
  405470:	bf08      	it	eq
  405472:	4770      	bxeq	lr
  405474:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
  405478:	4601      	mov	r1, r0
  40547a:	f04f 0000 	mov.w	r0, #0
  40547e:	e01c      	b.n	4054ba <__aeabi_l2f+0x2a>

00405480 <__aeabi_ul2f>:
  405480:	ea50 0201 	orrs.w	r2, r0, r1
  405484:	bf08      	it	eq
  405486:	4770      	bxeq	lr
  405488:	f04f 0300 	mov.w	r3, #0
  40548c:	e00a      	b.n	4054a4 <__aeabi_l2f+0x14>
  40548e:	bf00      	nop

00405490 <__aeabi_l2f>:
  405490:	ea50 0201 	orrs.w	r2, r0, r1
  405494:	bf08      	it	eq
  405496:	4770      	bxeq	lr
  405498:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
  40549c:	d502      	bpl.n	4054a4 <__aeabi_l2f+0x14>
  40549e:	4240      	negs	r0, r0
  4054a0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4054a4:	ea5f 0c01 	movs.w	ip, r1
  4054a8:	bf02      	ittt	eq
  4054aa:	4684      	moveq	ip, r0
  4054ac:	4601      	moveq	r1, r0
  4054ae:	2000      	moveq	r0, #0
  4054b0:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
  4054b4:	bf08      	it	eq
  4054b6:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
  4054ba:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
  4054be:	fabc f28c 	clz	r2, ip
  4054c2:	3a08      	subs	r2, #8
  4054c4:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
  4054c8:	db10      	blt.n	4054ec <__aeabi_l2f+0x5c>
  4054ca:	fa01 fc02 	lsl.w	ip, r1, r2
  4054ce:	4463      	add	r3, ip
  4054d0:	fa00 fc02 	lsl.w	ip, r0, r2
  4054d4:	f1c2 0220 	rsb	r2, r2, #32
  4054d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  4054dc:	fa20 f202 	lsr.w	r2, r0, r2
  4054e0:	eb43 0002 	adc.w	r0, r3, r2
  4054e4:	bf08      	it	eq
  4054e6:	f020 0001 	biceq.w	r0, r0, #1
  4054ea:	4770      	bx	lr
  4054ec:	f102 0220 	add.w	r2, r2, #32
  4054f0:	fa01 fc02 	lsl.w	ip, r1, r2
  4054f4:	f1c2 0220 	rsb	r2, r2, #32
  4054f8:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
  4054fc:	fa21 f202 	lsr.w	r2, r1, r2
  405500:	eb43 0002 	adc.w	r0, r3, r2
  405504:	bf08      	it	eq
  405506:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  40550a:	4770      	bx	lr

0040550c <__aeabi_fmul>:
  40550c:	f04f 0cff 	mov.w	ip, #255	; 0xff
  405510:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  405514:	bf1e      	ittt	ne
  405516:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  40551a:	ea92 0f0c 	teqne	r2, ip
  40551e:	ea93 0f0c 	teqne	r3, ip
  405522:	d06f      	beq.n	405604 <__aeabi_fmul+0xf8>
  405524:	441a      	add	r2, r3
  405526:	ea80 0c01 	eor.w	ip, r0, r1
  40552a:	0240      	lsls	r0, r0, #9
  40552c:	bf18      	it	ne
  40552e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
  405532:	d01e      	beq.n	405572 <__aeabi_fmul+0x66>
  405534:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
  405538:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
  40553c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
  405540:	fba0 3101 	umull	r3, r1, r0, r1
  405544:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  405548:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
  40554c:	bf3e      	ittt	cc
  40554e:	0049      	lslcc	r1, r1, #1
  405550:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
  405554:	005b      	lslcc	r3, r3, #1
  405556:	ea40 0001 	orr.w	r0, r0, r1
  40555a:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
  40555e:	2afd      	cmp	r2, #253	; 0xfd
  405560:	d81d      	bhi.n	40559e <__aeabi_fmul+0x92>
  405562:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
  405566:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  40556a:	bf08      	it	eq
  40556c:	f020 0001 	biceq.w	r0, r0, #1
  405570:	4770      	bx	lr
  405572:	f090 0f00 	teq	r0, #0
  405576:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  40557a:	bf08      	it	eq
  40557c:	0249      	lsleq	r1, r1, #9
  40557e:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  405582:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
  405586:	3a7f      	subs	r2, #127	; 0x7f
  405588:	bfc2      	ittt	gt
  40558a:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  40558e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  405592:	4770      	bxgt	lr
  405594:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  405598:	f04f 0300 	mov.w	r3, #0
  40559c:	3a01      	subs	r2, #1
  40559e:	dc5d      	bgt.n	40565c <__aeabi_fmul+0x150>
  4055a0:	f112 0f19 	cmn.w	r2, #25
  4055a4:	bfdc      	itt	le
  4055a6:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
  4055aa:	4770      	bxle	lr
  4055ac:	f1c2 0200 	rsb	r2, r2, #0
  4055b0:	0041      	lsls	r1, r0, #1
  4055b2:	fa21 f102 	lsr.w	r1, r1, r2
  4055b6:	f1c2 0220 	rsb	r2, r2, #32
  4055ba:	fa00 fc02 	lsl.w	ip, r0, r2
  4055be:	ea5f 0031 	movs.w	r0, r1, rrx
  4055c2:	f140 0000 	adc.w	r0, r0, #0
  4055c6:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
  4055ca:	bf08      	it	eq
  4055cc:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  4055d0:	4770      	bx	lr
  4055d2:	f092 0f00 	teq	r2, #0
  4055d6:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  4055da:	bf02      	ittt	eq
  4055dc:	0040      	lsleq	r0, r0, #1
  4055de:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  4055e2:	3a01      	subeq	r2, #1
  4055e4:	d0f9      	beq.n	4055da <__aeabi_fmul+0xce>
  4055e6:	ea40 000c 	orr.w	r0, r0, ip
  4055ea:	f093 0f00 	teq	r3, #0
  4055ee:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  4055f2:	bf02      	ittt	eq
  4055f4:	0049      	lsleq	r1, r1, #1
  4055f6:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  4055fa:	3b01      	subeq	r3, #1
  4055fc:	d0f9      	beq.n	4055f2 <__aeabi_fmul+0xe6>
  4055fe:	ea41 010c 	orr.w	r1, r1, ip
  405602:	e78f      	b.n	405524 <__aeabi_fmul+0x18>
  405604:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  405608:	ea92 0f0c 	teq	r2, ip
  40560c:	bf18      	it	ne
  40560e:	ea93 0f0c 	teqne	r3, ip
  405612:	d00a      	beq.n	40562a <__aeabi_fmul+0x11e>
  405614:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  405618:	bf18      	it	ne
  40561a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  40561e:	d1d8      	bne.n	4055d2 <__aeabi_fmul+0xc6>
  405620:	ea80 0001 	eor.w	r0, r0, r1
  405624:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  405628:	4770      	bx	lr
  40562a:	f090 0f00 	teq	r0, #0
  40562e:	bf17      	itett	ne
  405630:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
  405634:	4608      	moveq	r0, r1
  405636:	f091 0f00 	teqne	r1, #0
  40563a:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
  40563e:	d014      	beq.n	40566a <__aeabi_fmul+0x15e>
  405640:	ea92 0f0c 	teq	r2, ip
  405644:	d101      	bne.n	40564a <__aeabi_fmul+0x13e>
  405646:	0242      	lsls	r2, r0, #9
  405648:	d10f      	bne.n	40566a <__aeabi_fmul+0x15e>
  40564a:	ea93 0f0c 	teq	r3, ip
  40564e:	d103      	bne.n	405658 <__aeabi_fmul+0x14c>
  405650:	024b      	lsls	r3, r1, #9
  405652:	bf18      	it	ne
  405654:	4608      	movne	r0, r1
  405656:	d108      	bne.n	40566a <__aeabi_fmul+0x15e>
  405658:	ea80 0001 	eor.w	r0, r0, r1
  40565c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  405660:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  405664:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  405668:	4770      	bx	lr
  40566a:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  40566e:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
  405672:	4770      	bx	lr

00405674 <__aeabi_fdiv>:
  405674:	f04f 0cff 	mov.w	ip, #255	; 0xff
  405678:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  40567c:	bf1e      	ittt	ne
  40567e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  405682:	ea92 0f0c 	teqne	r2, ip
  405686:	ea93 0f0c 	teqne	r3, ip
  40568a:	d069      	beq.n	405760 <__aeabi_fdiv+0xec>
  40568c:	eba2 0203 	sub.w	r2, r2, r3
  405690:	ea80 0c01 	eor.w	ip, r0, r1
  405694:	0249      	lsls	r1, r1, #9
  405696:	ea4f 2040 	mov.w	r0, r0, lsl #9
  40569a:	d037      	beq.n	40570c <__aeabi_fdiv+0x98>
  40569c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  4056a0:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
  4056a4:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
  4056a8:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  4056ac:	428b      	cmp	r3, r1
  4056ae:	bf38      	it	cc
  4056b0:	005b      	lslcc	r3, r3, #1
  4056b2:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
  4056b6:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
  4056ba:	428b      	cmp	r3, r1
  4056bc:	bf24      	itt	cs
  4056be:	1a5b      	subcs	r3, r3, r1
  4056c0:	ea40 000c 	orrcs.w	r0, r0, ip
  4056c4:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
  4056c8:	bf24      	itt	cs
  4056ca:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
  4056ce:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4056d2:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
  4056d6:	bf24      	itt	cs
  4056d8:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
  4056dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  4056e0:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
  4056e4:	bf24      	itt	cs
  4056e6:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
  4056ea:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  4056ee:	011b      	lsls	r3, r3, #4
  4056f0:	bf18      	it	ne
  4056f2:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
  4056f6:	d1e0      	bne.n	4056ba <__aeabi_fdiv+0x46>
  4056f8:	2afd      	cmp	r2, #253	; 0xfd
  4056fa:	f63f af50 	bhi.w	40559e <__aeabi_fmul+0x92>
  4056fe:	428b      	cmp	r3, r1
  405700:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  405704:	bf08      	it	eq
  405706:	f020 0001 	biceq.w	r0, r0, #1
  40570a:	4770      	bx	lr
  40570c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  405710:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  405714:	327f      	adds	r2, #127	; 0x7f
  405716:	bfc2      	ittt	gt
  405718:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  40571c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  405720:	4770      	bxgt	lr
  405722:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  405726:	f04f 0300 	mov.w	r3, #0
  40572a:	3a01      	subs	r2, #1
  40572c:	e737      	b.n	40559e <__aeabi_fmul+0x92>
  40572e:	f092 0f00 	teq	r2, #0
  405732:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  405736:	bf02      	ittt	eq
  405738:	0040      	lsleq	r0, r0, #1
  40573a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  40573e:	3a01      	subeq	r2, #1
  405740:	d0f9      	beq.n	405736 <__aeabi_fdiv+0xc2>
  405742:	ea40 000c 	orr.w	r0, r0, ip
  405746:	f093 0f00 	teq	r3, #0
  40574a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  40574e:	bf02      	ittt	eq
  405750:	0049      	lsleq	r1, r1, #1
  405752:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  405756:	3b01      	subeq	r3, #1
  405758:	d0f9      	beq.n	40574e <__aeabi_fdiv+0xda>
  40575a:	ea41 010c 	orr.w	r1, r1, ip
  40575e:	e795      	b.n	40568c <__aeabi_fdiv+0x18>
  405760:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  405764:	ea92 0f0c 	teq	r2, ip
  405768:	d108      	bne.n	40577c <__aeabi_fdiv+0x108>
  40576a:	0242      	lsls	r2, r0, #9
  40576c:	f47f af7d 	bne.w	40566a <__aeabi_fmul+0x15e>
  405770:	ea93 0f0c 	teq	r3, ip
  405774:	f47f af70 	bne.w	405658 <__aeabi_fmul+0x14c>
  405778:	4608      	mov	r0, r1
  40577a:	e776      	b.n	40566a <__aeabi_fmul+0x15e>
  40577c:	ea93 0f0c 	teq	r3, ip
  405780:	d104      	bne.n	40578c <__aeabi_fdiv+0x118>
  405782:	024b      	lsls	r3, r1, #9
  405784:	f43f af4c 	beq.w	405620 <__aeabi_fmul+0x114>
  405788:	4608      	mov	r0, r1
  40578a:	e76e      	b.n	40566a <__aeabi_fmul+0x15e>
  40578c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  405790:	bf18      	it	ne
  405792:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  405796:	d1ca      	bne.n	40572e <__aeabi_fdiv+0xba>
  405798:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
  40579c:	f47f af5c 	bne.w	405658 <__aeabi_fmul+0x14c>
  4057a0:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  4057a4:	f47f af3c 	bne.w	405620 <__aeabi_fmul+0x114>
  4057a8:	e75f      	b.n	40566a <__aeabi_fmul+0x15e>
  4057aa:	bf00      	nop

004057ac <__gesf2>:
  4057ac:	f04f 3cff 	mov.w	ip, #4294967295
  4057b0:	e006      	b.n	4057c0 <__cmpsf2+0x4>
  4057b2:	bf00      	nop

004057b4 <__lesf2>:
  4057b4:	f04f 0c01 	mov.w	ip, #1
  4057b8:	e002      	b.n	4057c0 <__cmpsf2+0x4>
  4057ba:	bf00      	nop

004057bc <__cmpsf2>:
  4057bc:	f04f 0c01 	mov.w	ip, #1
  4057c0:	f84d cd04 	str.w	ip, [sp, #-4]!
  4057c4:	ea4f 0240 	mov.w	r2, r0, lsl #1
  4057c8:	ea4f 0341 	mov.w	r3, r1, lsl #1
  4057cc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  4057d0:	bf18      	it	ne
  4057d2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  4057d6:	d011      	beq.n	4057fc <__cmpsf2+0x40>
  4057d8:	b001      	add	sp, #4
  4057da:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
  4057de:	bf18      	it	ne
  4057e0:	ea90 0f01 	teqne	r0, r1
  4057e4:	bf58      	it	pl
  4057e6:	ebb2 0003 	subspl.w	r0, r2, r3
  4057ea:	bf88      	it	hi
  4057ec:	17c8      	asrhi	r0, r1, #31
  4057ee:	bf38      	it	cc
  4057f0:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
  4057f4:	bf18      	it	ne
  4057f6:	f040 0001 	orrne.w	r0, r0, #1
  4057fa:	4770      	bx	lr
  4057fc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  405800:	d102      	bne.n	405808 <__cmpsf2+0x4c>
  405802:	ea5f 2c40 	movs.w	ip, r0, lsl #9
  405806:	d105      	bne.n	405814 <__cmpsf2+0x58>
  405808:	ea7f 6c23 	mvns.w	ip, r3, asr #24
  40580c:	d1e4      	bne.n	4057d8 <__cmpsf2+0x1c>
  40580e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
  405812:	d0e1      	beq.n	4057d8 <__cmpsf2+0x1c>
  405814:	f85d 0b04 	ldr.w	r0, [sp], #4
  405818:	4770      	bx	lr
  40581a:	bf00      	nop

0040581c <__aeabi_cfrcmple>:
  40581c:	4684      	mov	ip, r0
  40581e:	4608      	mov	r0, r1
  405820:	4661      	mov	r1, ip
  405822:	e7ff      	b.n	405824 <__aeabi_cfcmpeq>

00405824 <__aeabi_cfcmpeq>:
  405824:	b50f      	push	{r0, r1, r2, r3, lr}
  405826:	f7ff ffc9 	bl	4057bc <__cmpsf2>
  40582a:	2800      	cmp	r0, #0
  40582c:	bf48      	it	mi
  40582e:	f110 0f00 	cmnmi.w	r0, #0
  405832:	bd0f      	pop	{r0, r1, r2, r3, pc}

00405834 <__aeabi_fcmpeq>:
  405834:	f84d ed08 	str.w	lr, [sp, #-8]!
  405838:	f7ff fff4 	bl	405824 <__aeabi_cfcmpeq>
  40583c:	bf0c      	ite	eq
  40583e:	2001      	moveq	r0, #1
  405840:	2000      	movne	r0, #0
  405842:	f85d fb08 	ldr.w	pc, [sp], #8
  405846:	bf00      	nop

00405848 <__aeabi_fcmplt>:
  405848:	f84d ed08 	str.w	lr, [sp, #-8]!
  40584c:	f7ff ffea 	bl	405824 <__aeabi_cfcmpeq>
  405850:	bf34      	ite	cc
  405852:	2001      	movcc	r0, #1
  405854:	2000      	movcs	r0, #0
  405856:	f85d fb08 	ldr.w	pc, [sp], #8
  40585a:	bf00      	nop

0040585c <__aeabi_fcmple>:
  40585c:	f84d ed08 	str.w	lr, [sp, #-8]!
  405860:	f7ff ffe0 	bl	405824 <__aeabi_cfcmpeq>
  405864:	bf94      	ite	ls
  405866:	2001      	movls	r0, #1
  405868:	2000      	movhi	r0, #0
  40586a:	f85d fb08 	ldr.w	pc, [sp], #8
  40586e:	bf00      	nop

00405870 <__aeabi_fcmpge>:
  405870:	f84d ed08 	str.w	lr, [sp, #-8]!
  405874:	f7ff ffd2 	bl	40581c <__aeabi_cfrcmple>
  405878:	bf94      	ite	ls
  40587a:	2001      	movls	r0, #1
  40587c:	2000      	movhi	r0, #0
  40587e:	f85d fb08 	ldr.w	pc, [sp], #8
  405882:	bf00      	nop

00405884 <__aeabi_fcmpgt>:
  405884:	f84d ed08 	str.w	lr, [sp, #-8]!
  405888:	f7ff ffc8 	bl	40581c <__aeabi_cfrcmple>
  40588c:	bf34      	ite	cc
  40588e:	2001      	movcc	r0, #1
  405890:	2000      	movcs	r0, #0
  405892:	f85d fb08 	ldr.w	pc, [sp], #8
  405896:	bf00      	nop

00405898 <__aeabi_f2iz>:
  405898:	ea4f 0240 	mov.w	r2, r0, lsl #1
  40589c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
  4058a0:	d30f      	bcc.n	4058c2 <__aeabi_f2iz+0x2a>
  4058a2:	f04f 039e 	mov.w	r3, #158	; 0x9e
  4058a6:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
  4058aa:	d90d      	bls.n	4058c8 <__aeabi_f2iz+0x30>
  4058ac:	ea4f 2300 	mov.w	r3, r0, lsl #8
  4058b0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  4058b4:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  4058b8:	fa23 f002 	lsr.w	r0, r3, r2
  4058bc:	bf18      	it	ne
  4058be:	4240      	negne	r0, r0
  4058c0:	4770      	bx	lr
  4058c2:	f04f 0000 	mov.w	r0, #0
  4058c6:	4770      	bx	lr
  4058c8:	f112 0f61 	cmn.w	r2, #97	; 0x61
  4058cc:	d101      	bne.n	4058d2 <__aeabi_f2iz+0x3a>
  4058ce:	0242      	lsls	r2, r0, #9
  4058d0:	d105      	bne.n	4058de <__aeabi_f2iz+0x46>
  4058d2:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
  4058d6:	bf08      	it	eq
  4058d8:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  4058dc:	4770      	bx	lr
  4058de:	f04f 0000 	mov.w	r0, #0
  4058e2:	4770      	bx	lr

004058e4 <__aeabi_f2uiz>:
  4058e4:	0042      	lsls	r2, r0, #1
  4058e6:	d20e      	bcs.n	405906 <__aeabi_f2uiz+0x22>
  4058e8:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
  4058ec:	d30b      	bcc.n	405906 <__aeabi_f2uiz+0x22>
  4058ee:	f04f 039e 	mov.w	r3, #158	; 0x9e
  4058f2:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
  4058f6:	d409      	bmi.n	40590c <__aeabi_f2uiz+0x28>
  4058f8:	ea4f 2300 	mov.w	r3, r0, lsl #8
  4058fc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  405900:	fa23 f002 	lsr.w	r0, r3, r2
  405904:	4770      	bx	lr
  405906:	f04f 0000 	mov.w	r0, #0
  40590a:	4770      	bx	lr
  40590c:	f112 0f61 	cmn.w	r2, #97	; 0x61
  405910:	d101      	bne.n	405916 <__aeabi_f2uiz+0x32>
  405912:	0242      	lsls	r2, r0, #9
  405914:	d102      	bne.n	40591c <__aeabi_f2uiz+0x38>
  405916:	f04f 30ff 	mov.w	r0, #4294967295
  40591a:	4770      	bx	lr
  40591c:	f04f 0000 	mov.w	r0, #0
  405920:	4770      	bx	lr
  405922:	bf00      	nop

00405924 <__libc_init_array>:
  405924:	b570      	push	{r4, r5, r6, lr}
  405926:	4e0f      	ldr	r6, [pc, #60]	; (405964 <__libc_init_array+0x40>)
  405928:	4d0f      	ldr	r5, [pc, #60]	; (405968 <__libc_init_array+0x44>)
  40592a:	1b76      	subs	r6, r6, r5
  40592c:	10b6      	asrs	r6, r6, #2
  40592e:	bf18      	it	ne
  405930:	2400      	movne	r4, #0
  405932:	d005      	beq.n	405940 <__libc_init_array+0x1c>
  405934:	3401      	adds	r4, #1
  405936:	f855 3b04 	ldr.w	r3, [r5], #4
  40593a:	4798      	blx	r3
  40593c:	42a6      	cmp	r6, r4
  40593e:	d1f9      	bne.n	405934 <__libc_init_array+0x10>
  405940:	4e0a      	ldr	r6, [pc, #40]	; (40596c <__libc_init_array+0x48>)
  405942:	4d0b      	ldr	r5, [pc, #44]	; (405970 <__libc_init_array+0x4c>)
  405944:	1b76      	subs	r6, r6, r5
  405946:	f000 fa37 	bl	405db8 <_init>
  40594a:	10b6      	asrs	r6, r6, #2
  40594c:	bf18      	it	ne
  40594e:	2400      	movne	r4, #0
  405950:	d006      	beq.n	405960 <__libc_init_array+0x3c>
  405952:	3401      	adds	r4, #1
  405954:	f855 3b04 	ldr.w	r3, [r5], #4
  405958:	4798      	blx	r3
  40595a:	42a6      	cmp	r6, r4
  40595c:	d1f9      	bne.n	405952 <__libc_init_array+0x2e>
  40595e:	bd70      	pop	{r4, r5, r6, pc}
  405960:	bd70      	pop	{r4, r5, r6, pc}
  405962:	bf00      	nop
  405964:	00405dc4 	.word	0x00405dc4
  405968:	00405dc4 	.word	0x00405dc4
  40596c:	00405dcc 	.word	0x00405dcc
  405970:	00405dc4 	.word	0x00405dc4

00405974 <memcpy>:
  405974:	4684      	mov	ip, r0
  405976:	ea41 0300 	orr.w	r3, r1, r0
  40597a:	f013 0303 	ands.w	r3, r3, #3
  40597e:	d16d      	bne.n	405a5c <memcpy+0xe8>
  405980:	3a40      	subs	r2, #64	; 0x40
  405982:	d341      	bcc.n	405a08 <memcpy+0x94>
  405984:	f851 3b04 	ldr.w	r3, [r1], #4
  405988:	f840 3b04 	str.w	r3, [r0], #4
  40598c:	f851 3b04 	ldr.w	r3, [r1], #4
  405990:	f840 3b04 	str.w	r3, [r0], #4
  405994:	f851 3b04 	ldr.w	r3, [r1], #4
  405998:	f840 3b04 	str.w	r3, [r0], #4
  40599c:	f851 3b04 	ldr.w	r3, [r1], #4
  4059a0:	f840 3b04 	str.w	r3, [r0], #4
  4059a4:	f851 3b04 	ldr.w	r3, [r1], #4
  4059a8:	f840 3b04 	str.w	r3, [r0], #4
  4059ac:	f851 3b04 	ldr.w	r3, [r1], #4
  4059b0:	f840 3b04 	str.w	r3, [r0], #4
  4059b4:	f851 3b04 	ldr.w	r3, [r1], #4
  4059b8:	f840 3b04 	str.w	r3, [r0], #4
  4059bc:	f851 3b04 	ldr.w	r3, [r1], #4
  4059c0:	f840 3b04 	str.w	r3, [r0], #4
  4059c4:	f851 3b04 	ldr.w	r3, [r1], #4
  4059c8:	f840 3b04 	str.w	r3, [r0], #4
  4059cc:	f851 3b04 	ldr.w	r3, [r1], #4
  4059d0:	f840 3b04 	str.w	r3, [r0], #4
  4059d4:	f851 3b04 	ldr.w	r3, [r1], #4
  4059d8:	f840 3b04 	str.w	r3, [r0], #4
  4059dc:	f851 3b04 	ldr.w	r3, [r1], #4
  4059e0:	f840 3b04 	str.w	r3, [r0], #4
  4059e4:	f851 3b04 	ldr.w	r3, [r1], #4
  4059e8:	f840 3b04 	str.w	r3, [r0], #4
  4059ec:	f851 3b04 	ldr.w	r3, [r1], #4
  4059f0:	f840 3b04 	str.w	r3, [r0], #4
  4059f4:	f851 3b04 	ldr.w	r3, [r1], #4
  4059f8:	f840 3b04 	str.w	r3, [r0], #4
  4059fc:	f851 3b04 	ldr.w	r3, [r1], #4
  405a00:	f840 3b04 	str.w	r3, [r0], #4
  405a04:	3a40      	subs	r2, #64	; 0x40
  405a06:	d2bd      	bcs.n	405984 <memcpy+0x10>
  405a08:	3230      	adds	r2, #48	; 0x30
  405a0a:	d311      	bcc.n	405a30 <memcpy+0xbc>
  405a0c:	f851 3b04 	ldr.w	r3, [r1], #4
  405a10:	f840 3b04 	str.w	r3, [r0], #4
  405a14:	f851 3b04 	ldr.w	r3, [r1], #4
  405a18:	f840 3b04 	str.w	r3, [r0], #4
  405a1c:	f851 3b04 	ldr.w	r3, [r1], #4
  405a20:	f840 3b04 	str.w	r3, [r0], #4
  405a24:	f851 3b04 	ldr.w	r3, [r1], #4
  405a28:	f840 3b04 	str.w	r3, [r0], #4
  405a2c:	3a10      	subs	r2, #16
  405a2e:	d2ed      	bcs.n	405a0c <memcpy+0x98>
  405a30:	320c      	adds	r2, #12
  405a32:	d305      	bcc.n	405a40 <memcpy+0xcc>
  405a34:	f851 3b04 	ldr.w	r3, [r1], #4
  405a38:	f840 3b04 	str.w	r3, [r0], #4
  405a3c:	3a04      	subs	r2, #4
  405a3e:	d2f9      	bcs.n	405a34 <memcpy+0xc0>
  405a40:	3204      	adds	r2, #4
  405a42:	d008      	beq.n	405a56 <memcpy+0xe2>
  405a44:	07d2      	lsls	r2, r2, #31
  405a46:	bf1c      	itt	ne
  405a48:	f811 3b01 	ldrbne.w	r3, [r1], #1
  405a4c:	f800 3b01 	strbne.w	r3, [r0], #1
  405a50:	d301      	bcc.n	405a56 <memcpy+0xe2>
  405a52:	880b      	ldrh	r3, [r1, #0]
  405a54:	8003      	strh	r3, [r0, #0]
  405a56:	4660      	mov	r0, ip
  405a58:	4770      	bx	lr
  405a5a:	bf00      	nop
  405a5c:	2a08      	cmp	r2, #8
  405a5e:	d313      	bcc.n	405a88 <memcpy+0x114>
  405a60:	078b      	lsls	r3, r1, #30
  405a62:	d08d      	beq.n	405980 <memcpy+0xc>
  405a64:	f010 0303 	ands.w	r3, r0, #3
  405a68:	d08a      	beq.n	405980 <memcpy+0xc>
  405a6a:	f1c3 0304 	rsb	r3, r3, #4
  405a6e:	1ad2      	subs	r2, r2, r3
  405a70:	07db      	lsls	r3, r3, #31
  405a72:	bf1c      	itt	ne
  405a74:	f811 3b01 	ldrbne.w	r3, [r1], #1
  405a78:	f800 3b01 	strbne.w	r3, [r0], #1
  405a7c:	d380      	bcc.n	405980 <memcpy+0xc>
  405a7e:	f831 3b02 	ldrh.w	r3, [r1], #2
  405a82:	f820 3b02 	strh.w	r3, [r0], #2
  405a86:	e77b      	b.n	405980 <memcpy+0xc>
  405a88:	3a04      	subs	r2, #4
  405a8a:	d3d9      	bcc.n	405a40 <memcpy+0xcc>
  405a8c:	3a01      	subs	r2, #1
  405a8e:	f811 3b01 	ldrb.w	r3, [r1], #1
  405a92:	f800 3b01 	strb.w	r3, [r0], #1
  405a96:	d2f9      	bcs.n	405a8c <memcpy+0x118>
  405a98:	780b      	ldrb	r3, [r1, #0]
  405a9a:	7003      	strb	r3, [r0, #0]
  405a9c:	784b      	ldrb	r3, [r1, #1]
  405a9e:	7043      	strb	r3, [r0, #1]
  405aa0:	788b      	ldrb	r3, [r1, #2]
  405aa2:	7083      	strb	r3, [r0, #2]
  405aa4:	4660      	mov	r0, ip
  405aa6:	4770      	bx	lr

00405aa8 <memset>:
  405aa8:	b470      	push	{r4, r5, r6}
  405aaa:	0784      	lsls	r4, r0, #30
  405aac:	d046      	beq.n	405b3c <memset+0x94>
  405aae:	1e54      	subs	r4, r2, #1
  405ab0:	2a00      	cmp	r2, #0
  405ab2:	d041      	beq.n	405b38 <memset+0x90>
  405ab4:	b2cd      	uxtb	r5, r1
  405ab6:	4603      	mov	r3, r0
  405ab8:	e002      	b.n	405ac0 <memset+0x18>
  405aba:	1e62      	subs	r2, r4, #1
  405abc:	b3e4      	cbz	r4, 405b38 <memset+0x90>
  405abe:	4614      	mov	r4, r2
  405ac0:	f803 5b01 	strb.w	r5, [r3], #1
  405ac4:	079a      	lsls	r2, r3, #30
  405ac6:	d1f8      	bne.n	405aba <memset+0x12>
  405ac8:	2c03      	cmp	r4, #3
  405aca:	d92e      	bls.n	405b2a <memset+0x82>
  405acc:	b2cd      	uxtb	r5, r1
  405ace:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  405ad2:	2c0f      	cmp	r4, #15
  405ad4:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  405ad8:	d919      	bls.n	405b0e <memset+0x66>
  405ada:	f103 0210 	add.w	r2, r3, #16
  405ade:	4626      	mov	r6, r4
  405ae0:	3e10      	subs	r6, #16
  405ae2:	2e0f      	cmp	r6, #15
  405ae4:	f842 5c10 	str.w	r5, [r2, #-16]
  405ae8:	f842 5c0c 	str.w	r5, [r2, #-12]
  405aec:	f842 5c08 	str.w	r5, [r2, #-8]
  405af0:	f842 5c04 	str.w	r5, [r2, #-4]
  405af4:	f102 0210 	add.w	r2, r2, #16
  405af8:	d8f2      	bhi.n	405ae0 <memset+0x38>
  405afa:	f1a4 0210 	sub.w	r2, r4, #16
  405afe:	f022 020f 	bic.w	r2, r2, #15
  405b02:	f004 040f 	and.w	r4, r4, #15
  405b06:	3210      	adds	r2, #16
  405b08:	2c03      	cmp	r4, #3
  405b0a:	4413      	add	r3, r2
  405b0c:	d90d      	bls.n	405b2a <memset+0x82>
  405b0e:	461e      	mov	r6, r3
  405b10:	4622      	mov	r2, r4
  405b12:	3a04      	subs	r2, #4
  405b14:	2a03      	cmp	r2, #3
  405b16:	f846 5b04 	str.w	r5, [r6], #4
  405b1a:	d8fa      	bhi.n	405b12 <memset+0x6a>
  405b1c:	1f22      	subs	r2, r4, #4
  405b1e:	f022 0203 	bic.w	r2, r2, #3
  405b22:	3204      	adds	r2, #4
  405b24:	4413      	add	r3, r2
  405b26:	f004 0403 	and.w	r4, r4, #3
  405b2a:	b12c      	cbz	r4, 405b38 <memset+0x90>
  405b2c:	b2c9      	uxtb	r1, r1
  405b2e:	441c      	add	r4, r3
  405b30:	f803 1b01 	strb.w	r1, [r3], #1
  405b34:	42a3      	cmp	r3, r4
  405b36:	d1fb      	bne.n	405b30 <memset+0x88>
  405b38:	bc70      	pop	{r4, r5, r6}
  405b3a:	4770      	bx	lr
  405b3c:	4614      	mov	r4, r2
  405b3e:	4603      	mov	r3, r0
  405b40:	e7c2      	b.n	405ac8 <memset+0x20>
  405b42:	bf00      	nop

00405b44 <strncpy>:
  405b44:	ea40 0301 	orr.w	r3, r0, r1
  405b48:	079b      	lsls	r3, r3, #30
  405b4a:	b470      	push	{r4, r5, r6}
  405b4c:	d12b      	bne.n	405ba6 <strncpy+0x62>
  405b4e:	2a03      	cmp	r2, #3
  405b50:	d929      	bls.n	405ba6 <strncpy+0x62>
  405b52:	460c      	mov	r4, r1
  405b54:	4603      	mov	r3, r0
  405b56:	4621      	mov	r1, r4
  405b58:	f854 6b04 	ldr.w	r6, [r4], #4
  405b5c:	f1a6 3501 	sub.w	r5, r6, #16843009	; 0x1010101
  405b60:	ea25 0506 	bic.w	r5, r5, r6
  405b64:	f015 3f80 	tst.w	r5, #2155905152	; 0x80808080
  405b68:	d105      	bne.n	405b76 <strncpy+0x32>
  405b6a:	3a04      	subs	r2, #4
  405b6c:	2a03      	cmp	r2, #3
  405b6e:	f843 6b04 	str.w	r6, [r3], #4
  405b72:	4621      	mov	r1, r4
  405b74:	d8ef      	bhi.n	405b56 <strncpy+0x12>
  405b76:	b1a2      	cbz	r2, 405ba2 <strncpy+0x5e>
  405b78:	780c      	ldrb	r4, [r1, #0]
  405b7a:	701c      	strb	r4, [r3, #0]
  405b7c:	3a01      	subs	r2, #1
  405b7e:	3301      	adds	r3, #1
  405b80:	3101      	adds	r1, #1
  405b82:	b13c      	cbz	r4, 405b94 <strncpy+0x50>
  405b84:	b16a      	cbz	r2, 405ba2 <strncpy+0x5e>
  405b86:	f811 4b01 	ldrb.w	r4, [r1], #1
  405b8a:	f803 4b01 	strb.w	r4, [r3], #1
  405b8e:	3a01      	subs	r2, #1
  405b90:	2c00      	cmp	r4, #0
  405b92:	d1f7      	bne.n	405b84 <strncpy+0x40>
  405b94:	b12a      	cbz	r2, 405ba2 <strncpy+0x5e>
  405b96:	441a      	add	r2, r3
  405b98:	2100      	movs	r1, #0
  405b9a:	f803 1b01 	strb.w	r1, [r3], #1
  405b9e:	4293      	cmp	r3, r2
  405ba0:	d1fb      	bne.n	405b9a <strncpy+0x56>
  405ba2:	bc70      	pop	{r4, r5, r6}
  405ba4:	4770      	bx	lr
  405ba6:	4603      	mov	r3, r0
  405ba8:	e7e5      	b.n	405b76 <strncpy+0x32>
  405baa:	bf00      	nop

00405bac <register_fini>:
  405bac:	4b02      	ldr	r3, [pc, #8]	; (405bb8 <register_fini+0xc>)
  405bae:	b113      	cbz	r3, 405bb6 <register_fini+0xa>
  405bb0:	4802      	ldr	r0, [pc, #8]	; (405bbc <register_fini+0x10>)
  405bb2:	f000 b805 	b.w	405bc0 <atexit>
  405bb6:	4770      	bx	lr
  405bb8:	00000000 	.word	0x00000000
  405bbc:	00405bcd 	.word	0x00405bcd

00405bc0 <atexit>:
  405bc0:	4601      	mov	r1, r0
  405bc2:	2000      	movs	r0, #0
  405bc4:	4602      	mov	r2, r0
  405bc6:	4603      	mov	r3, r0
  405bc8:	f000 b816 	b.w	405bf8 <__register_exitproc>

00405bcc <__libc_fini_array>:
  405bcc:	b538      	push	{r3, r4, r5, lr}
  405bce:	4b08      	ldr	r3, [pc, #32]	; (405bf0 <__libc_fini_array+0x24>)
  405bd0:	4d08      	ldr	r5, [pc, #32]	; (405bf4 <__libc_fini_array+0x28>)
  405bd2:	1aed      	subs	r5, r5, r3
  405bd4:	10ac      	asrs	r4, r5, #2
  405bd6:	bf18      	it	ne
  405bd8:	18ed      	addne	r5, r5, r3
  405bda:	d005      	beq.n	405be8 <__libc_fini_array+0x1c>
  405bdc:	3c01      	subs	r4, #1
  405bde:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  405be2:	4798      	blx	r3
  405be4:	2c00      	cmp	r4, #0
  405be6:	d1f9      	bne.n	405bdc <__libc_fini_array+0x10>
  405be8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  405bec:	f000 b8ee 	b.w	405dcc <_fini>
  405bf0:	00405dd8 	.word	0x00405dd8
  405bf4:	00405ddc 	.word	0x00405ddc

00405bf8 <__register_exitproc>:
  405bf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  405bfc:	4c25      	ldr	r4, [pc, #148]	; (405c94 <__register_exitproc+0x9c>)
  405bfe:	6825      	ldr	r5, [r4, #0]
  405c00:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  405c04:	4606      	mov	r6, r0
  405c06:	4688      	mov	r8, r1
  405c08:	4692      	mov	sl, r2
  405c0a:	4699      	mov	r9, r3
  405c0c:	b3cc      	cbz	r4, 405c82 <__register_exitproc+0x8a>
  405c0e:	6860      	ldr	r0, [r4, #4]
  405c10:	281f      	cmp	r0, #31
  405c12:	dc18      	bgt.n	405c46 <__register_exitproc+0x4e>
  405c14:	1c43      	adds	r3, r0, #1
  405c16:	b17e      	cbz	r6, 405c38 <__register_exitproc+0x40>
  405c18:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  405c1c:	2101      	movs	r1, #1
  405c1e:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  405c22:	f8d4 7188 	ldr.w	r7, [r4, #392]	; 0x188
  405c26:	fa01 f200 	lsl.w	r2, r1, r0
  405c2a:	4317      	orrs	r7, r2
  405c2c:	2e02      	cmp	r6, #2
  405c2e:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  405c32:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  405c36:	d01e      	beq.n	405c76 <__register_exitproc+0x7e>
  405c38:	3002      	adds	r0, #2
  405c3a:	6063      	str	r3, [r4, #4]
  405c3c:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  405c40:	2000      	movs	r0, #0
  405c42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405c46:	4b14      	ldr	r3, [pc, #80]	; (405c98 <__register_exitproc+0xa0>)
  405c48:	b303      	cbz	r3, 405c8c <__register_exitproc+0x94>
  405c4a:	f44f 70c8 	mov.w	r0, #400	; 0x190
  405c4e:	f3af 8000 	nop.w
  405c52:	4604      	mov	r4, r0
  405c54:	b1d0      	cbz	r0, 405c8c <__register_exitproc+0x94>
  405c56:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  405c5a:	2700      	movs	r7, #0
  405c5c:	e880 0088 	stmia.w	r0, {r3, r7}
  405c60:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  405c64:	4638      	mov	r0, r7
  405c66:	2301      	movs	r3, #1
  405c68:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  405c6c:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  405c70:	2e00      	cmp	r6, #0
  405c72:	d0e1      	beq.n	405c38 <__register_exitproc+0x40>
  405c74:	e7d0      	b.n	405c18 <__register_exitproc+0x20>
  405c76:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  405c7a:	430a      	orrs	r2, r1
  405c7c:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  405c80:	e7da      	b.n	405c38 <__register_exitproc+0x40>
  405c82:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  405c86:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  405c8a:	e7c0      	b.n	405c0e <__register_exitproc+0x16>
  405c8c:	f04f 30ff 	mov.w	r0, #4294967295
  405c90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405c94:	00405db4 	.word	0x00405db4
  405c98:	00000000 	.word	0x00000000

00405c9c <all_twi_definitions>:
  405c9c:	40018000 40018100 00000013 00000013     ...@...@........
  405cac:	4001c000 4001c100 00000014 00000014     ...@...@........
  405cbc:	00000001 00000002 00000004 00000008     ................
  405ccc:	00000010 00000020 00000040 00000080     .... ...@.......
  405cdc:	00000100 00000200 00000400              ............

00405ce8 <RssiOffset>:
  405ce8:	00000000 c062c000 00000000 c062c000     ......b.......b.
  405cf8:	00000000 c062c000 00000000 c062c000     ......b.......b.
  405d08:	00000000 c062c000 00000000 c062c000     ......b.......b.
  405d18:	00000000 c062c000 00000000 c062c000     ......b.......b.
  405d28:	00000000 c062c000 00000000 c062c000     ......b.......b.
  405d38:	454c4449 00000000 20726d54 00637653     IDLE....Tmr Svc.
  405d48:	656d6954 79535f72 6d657473 00000000     Timer_System....
  405d58:	7a6e6553 0000726f 32317853 00003637     Senzor..Sx1276..
  405d68:	6f746f4d 00000072                       Motor...

00405d70 <atanlo>:
  405d70:	222f65e2 3c7a2b7f 33145c07 3c81a626     .e/".+z<.\.3&..<
  405d80:	7af0cbbd 3c700788 33145c07 3c91a626     ...z..p<.\.3&..<

00405d90 <atanhi>:
  405d90:	0561bb4f 3fddac67 54442d18 3fe921fb     O.a.g..?.-DT.!.?
  405da0:	d281f69b 3fef730b 54442d18 3ff921fb     .....s.?.-DT.!.?
  405db0:	00000043                                C...

00405db4 <_global_impure_ptr>:
  405db4:	20000048                                H.. 

00405db8 <_init>:
  405db8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405dba:	bf00      	nop
  405dbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
  405dbe:	bc08      	pop	{r3}
  405dc0:	469e      	mov	lr, r3
  405dc2:	4770      	bx	lr

00405dc4 <__init_array_start>:
  405dc4:	00405bad 	.word	0x00405bad

00405dc8 <__frame_dummy_init_array_entry>:
  405dc8:	004000f1                                ..@.

00405dcc <_fini>:
  405dcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405dce:	bf00      	nop
  405dd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  405dd2:	bc08      	pop	{r3}
  405dd4:	469e      	mov	lr, r3
  405dd6:	4770      	bx	lr

00405dd8 <__fini_array_start>:
  405dd8:	004000cd 	.word	0x004000cd

Disassembly of section .relocate:

20000000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20000000:	f3bf 8f5f 	dmb	sy
20000004:	3801      	subs	r0, #1
20000006:	d1fb      	bne.n	20000000 <portable_delay_cycles>
20000008:	4770      	bx	lr
2000000a:	bf00      	nop

2000000c <dt.12264>:
2000000c:	126f 3a83                                   o..:

20000010 <TX_READY.9869>:
20000010:	0001 0000                                   ....

20000014 <LoRaSettings>:
20000014:	e608 33d3 0900 0108 0101 0001 0004 0000     ...3............
20000024:	00c8 0000 02bc 0000 0008 0000               ............

20000030 <uxCriticalNesting>:
20000030:	aaaa aaaa                                   ....

20000034 <xFreeBytesRemaining>:
20000034:	86a0 0001                                   ....

20000038 <xNextTaskUnblockTime>:
20000038:	ffff ffff                                   ....

2000003c <g_interrupt_enabled>:
2000003c:	0001 0000                                   ....

20000040 <SystemCoreClock>:
20000040:	0900 003d 0000 0000                         ..=.....

20000048 <impure_data>:
20000048:	0000 0000 0334 2000 039c 2000 0404 2000     ....4.. ... ... 
	...
2000007c:	5db0 0040 0000 0000 0000 0000 0000 0000     .]@.............
	...
200000f0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
20000100:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...
