// Seed: 1689278109
module module_0 (
    output tri1 id_0,
    output wire id_1,
    output tri0 id_2
    , id_10,
    input supply0 id_3,
    input tri1 id_4,
    output tri0 id_5,
    input tri id_6,
    input tri1 id_7,
    output tri0 id_8
);
  wand id_11 = id_10 >> id_7;
  assign id_0 = ~id_3;
  wire id_12;
endmodule
module module_1 (
    input  uwire id_0,
    output tri0  id_1
    , id_4,
    output wire  id_2
);
  wire id_5;
  wand id_6 = 1;
  wire id_7;
  module_0(
      id_1, id_1, id_1, id_0, id_0, id_2, id_0, id_0, id_2
  );
  wire id_8;
endmodule
