Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 20 23:00:56 2023
| Host         : DESKTOP-M3QN9GM running 64-bit major release  (build 9200)
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.138ns  (required time - arrival time)
  Source:                 nolabel_line100/clock_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            nolabel_line100/data_out_reg/R
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        10.636ns  (logic 5.546ns (52.145%)  route 5.090ns (47.855%))
  Logic Levels:           19  (CARRY4=12 LUT1=1 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.611     5.119    nolabel_line100/clk_100mhz_IBUF_BUFG
    SLICE_X4Y69          FDRE                                         r  nolabel_line100/clock_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDRE (Prop_fdre_C_Q)         0.456     5.575 r  nolabel_line100/clock_counter_reg[4]/Q
                         net (fo=34, routed)          0.532     6.106    nolabel_line100/clock_counter_reg[4]
    SLICE_X5Y69          LUT3 (Prop_lut3_I0_O)        0.124     6.230 r  nolabel_line100/data_clk_out1_carry__0_i_2/O
                         net (fo=5, routed)           0.848     7.078    nolabel_line100/data_clk_out1_carry__0_i_2_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.476 r  nolabel_line100/data_clk_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.476    nolabel_line100/data_clk_out1_carry__0_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.698 r  nolabel_line100/data_clk_out1_carry__1/O[0]
                         net (fo=2, routed)           0.627     8.325    nolabel_line100/data_clk_out1_carry__1_n_7
    SLICE_X2Y70          LUT2 (Prop_lut2_I0_O)        0.299     8.624 r  nolabel_line100/data_clk_out1__244_carry_i_1/O
                         net (fo=1, routed)           0.000     8.624    nolabel_line100/data_clk_out1__244_carry_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.000 r  nolabel_line100/data_clk_out1__244_carry/CO[3]
                         net (fo=1, routed)           0.000     9.000    nolabel_line100/data_clk_out1__244_carry_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.117 r  nolabel_line100/data_clk_out1__244_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.117    nolabel_line100/data_clk_out1__244_carry__0_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.234 r  nolabel_line100/data_clk_out1__244_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.234    nolabel_line100/data_clk_out1__244_carry__1_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.351 r  nolabel_line100/data_clk_out1__244_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.351    nolabel_line100/data_clk_out1__244_carry__2_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.468 r  nolabel_line100/data_clk_out1__244_carry__3/CO[3]
                         net (fo=1, routed)           0.009     9.477    nolabel_line100/data_clk_out1__244_carry__3_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.792 r  nolabel_line100/data_clk_out1__244_carry__4/O[3]
                         net (fo=5, routed)           0.496    10.288    nolabel_line100/data_clk_out1__244_carry__4_n_4
    SLICE_X5Y79          LUT3 (Prop_lut3_I1_O)        0.307    10.595 r  nolabel_line100/data_clk_out1__323_carry__3_i_11/O
                         net (fo=1, routed)           0.312    10.907    nolabel_line100/data_clk_out1__323_carry__3_i_11_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I1_O)        0.124    11.031 r  nolabel_line100/data_clk_out1__323_carry__3_i_3/O
                         net (fo=1, routed)           0.633    11.664    nolabel_line100/data_clk_out1__323_carry__3_i_3_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.171 r  nolabel_line100/data_clk_out1__323_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.171    nolabel_line100/data_clk_out1__323_carry__3_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.393 f  nolabel_line100/data_clk_out1__323_carry__4/O[0]
                         net (fo=1, routed)           0.458    12.852    nolabel_line100/data_clk_out1__323_carry__4_n_7
    SLICE_X6Y78          LUT1 (Prop_lut1_I0_O)        0.299    13.151 r  nolabel_line100/data_clk_out1__368_carry_i_2/O
                         net (fo=1, routed)           0.000    13.151    nolabel_line100/data_clk_out1__368_carry_i_2_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.729 r  nolabel_line100/data_clk_out1__368_carry/O[2]
                         net (fo=1, routed)           0.408    14.136    nolabel_line100/data_clk_out1__368_carry_n_5
    SLICE_X7Y78          LUT2 (Prop_lut2_I1_O)        0.301    14.437 r  nolabel_line100/data_clk_out1__373_carry_i_1/O
                         net (fo=1, routed)           0.000    14.437    nolabel_line100/data_clk_out1__373_carry_i_1_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    14.685 f  nolabel_line100/data_clk_out1__373_carry/O[2]
                         net (fo=4, routed)           0.437    15.122    nolabel_line100/data_clk_out1__373_carry_n_5
    SLICE_X5Y78          LUT6 (Prop_lut6_I2_O)        0.302    15.424 r  nolabel_line100/data_out_i_1_comp/O
                         net (fo=1, routed)           0.330    15.755    nolabel_line100/data_out_i_1_n_0
    SLICE_X7Y78          FDRE                                         r  nolabel_line100/data_out_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.495    14.824    nolabel_line100/clk_100mhz_IBUF_BUFG
    SLICE_X7Y78          FDRE                                         r  nolabel_line100/data_out_reg/C
                         clock pessimism              0.257    15.081    
                         clock uncertainty           -0.035    15.045    
    SLICE_X7Y78          FDRE (Setup_fdre_C_R)       -0.429    14.616    nolabel_line100/data_out_reg
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                         -15.755    
  -------------------------------------------------------------------
                         slack                                 -1.138    




