<stg><name>xillybus_wrapper</name>


<trans_list>

<trans id="45" from="1" to="2">
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="46" from="2" to="3">
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="3" to="4">
<condition id="15">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="3" to="5">
<condition id="13">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="49" from="4" to="4">
<condition id="17">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="4" to="2">
<condition id="19">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="5" to="6">
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_r) nounwind, !map !12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_r) nounwind, !map !16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecInterface(i32* %in_r, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecInterface(i32* %out_r, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %p_0_rec_i = phi i5 [ 0, %0 ], [ %p_rec_i, %2 ]

]]></node>
<StgValue><ssdm name="p_0_rec_i"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="32" op_0_bw="5">
<![CDATA[
:1  %p_0_rec_i_cast = zext i5 %p_0_rec_i to i32

]]></node>
<StgValue><ssdm name="p_0_rec_i_cast"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="5" op_0_bw="7" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  %p_str3_addr = getelementptr [17 x i7]* @p_str3, i32 0, i32 %p_0_rec_i_cast

]]></node>
<StgValue><ssdm name="p_str3_addr"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="7" op_0_bw="5">
<![CDATA[
:3  %p_str3_load = load i7* %p_str3_addr, align 1

]]></node>
<StgValue><ssdm name="p_str3_load"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %tmp_i = icmp eq i5 %p_0_rec_i, -16

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:7  %p_rec_i = add i5 %p_0_rec_i, 1

]]></node>
<StgValue><ssdm name="p_rec_i"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="20" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="7" op_0_bw="5">
<![CDATA[
:3  %p_str3_load = load i7* %p_str3_addr, align 1

]]></node>
<StgValue><ssdm name="p_str3_load"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="8" op_0_bw="7">
<![CDATA[
:4  %p_str3_load_cast = zext i7 %p_str3_load to i8

]]></node>
<StgValue><ssdm name="p_str3_load_cast"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_i, label %xilly_puts.exit, label %.preheader.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
xilly_puts.exit:0  %in_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %in_r) nounwind

]]></node>
<StgValue><ssdm name="in_read"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="8" op_0_bw="32">
<![CDATA[
xilly_puts.exit:1  %b = trunc i32 %in_read to i8

]]></node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
xilly_puts.exit:2  %r = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %in_read, i32 16, i32 23)

]]></node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
xilly_puts.exit:4  %g = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %in_read, i32 8, i32 15)

]]></node>
<StgValue><ssdm name="g"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="9" op_0_bw="8">
<![CDATA[
xilly_puts.exit:5  %g_cast = zext i8 %g to i9

]]></node>
<StgValue><ssdm name="g_cast"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="9" op_0_bw="8">
<![CDATA[
xilly_puts.exit:6  %b_cast = zext i8 %b to i9

]]></node>
<StgValue><ssdm name="b_cast"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
xilly_puts.exit:7  %tmp1 = add i9 %b_cast, %g_cast

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="8" op_0_bw="8">
<![CDATA[
.preheader.i:0  %debug_ready_load = load volatile i8* @debug_ready, align 1

]]></node>
<StgValue><ssdm name="debug_ready_load"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="1" op_0_bw="8">
<![CDATA[
.preheader.i:1  %tmp = trunc i8 %debug_ready_load to i1

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:2  br i1 %tmp, label %2, label %.preheader.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  store volatile i8 %p_str3_load_cast, i8* @debug_out, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="36" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="10" op_0_bw="8">
<![CDATA[
xilly_puts.exit:3  %r_cast = zext i8 %r to i10

]]></node>
<StgValue><ssdm name="r_cast"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="10" op_0_bw="9">
<![CDATA[
xilly_puts.exit:8  %tmp1_cast = zext i9 %tmp1 to i10

]]></node>
<StgValue><ssdm name="tmp1_cast"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
xilly_puts.exit:9  %tmp_3 = add i10 %tmp1_cast, %r_cast

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="22" op_0_bw="10">
<![CDATA[
xilly_puts.exit:10  %zext_cast = zext i10 %tmp_3 to i22

]]></node>
<StgValue><ssdm name="zext_cast"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
xilly_puts.exit:11  %mul = mul i22 %zext_cast, 1366

]]></node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="10" op_0_bw="10" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
xilly_puts.exit:12  %y = call i10 @_ssdm_op_PartSelect.i10.i22.i32.i32(i22 %mul, i32 12, i32 21)

]]></node>
<StgValue><ssdm name="y"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="42" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="32" op_0_bw="10">
<![CDATA[
xilly_puts.exit:13  %y_cast = zext i10 %y to i32

]]></node>
<StgValue><ssdm name="y_cast"/></StgValue>
</operation>

<operation id="43" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
xilly_puts.exit:14  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %out_r, i32 %y_cast) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="0">
<![CDATA[
xilly_puts.exit:15  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="53" name="in_r" dir="0" iftype="3">
<core>FIFO</core><StgValue><ssdm name="in_r"/></StgValue>
</port>
<port id="54" name="out_r" dir="1" iftype="3">
<core>FIFO</core><StgValue><ssdm name="out_r"/></StgValue>
</port>
<port id="55" name="p_str3" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="p_str3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="56" name="debug_ready" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="debug_ready"/></StgValue>
</port>
<port id="57" name="debug_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="debug_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="59" from="_ssdm_op_SpecBitsMap" to="stg_7" fromId="58" toId="7">
</dataflow>
<dataflow id="60" from="in_r" to="stg_7" fromId="53" toId="7">
</dataflow>
<dataflow id="61" from="_ssdm_op_SpecBitsMap" to="stg_8" fromId="58" toId="8">
</dataflow>
<dataflow id="62" from="out_r" to="stg_8" fromId="54" toId="8">
</dataflow>
<dataflow id="64" from="_ssdm_op_SpecTopModule" to="stg_9" fromId="63" toId="9">
</dataflow>
<dataflow id="66" from="str" to="stg_9" fromId="65" toId="9">
</dataflow>
<dataflow id="68" from="_ssdm_op_SpecInterface" to="stg_10" fromId="67" toId="10">
</dataflow>
<dataflow id="69" from="in_r" to="stg_10" fromId="53" toId="10">
</dataflow>
<dataflow id="71" from="p_str" to="stg_10" fromId="70" toId="10">
</dataflow>
<dataflow id="73" from="stg_72" to="stg_10" fromId="72" toId="10">
</dataflow>
<dataflow id="74" from="stg_72" to="stg_10" fromId="72" toId="10">
</dataflow>
<dataflow id="75" from="stg_72" to="stg_10" fromId="72" toId="10">
</dataflow>
<dataflow id="76" from="stg_72" to="stg_10" fromId="72" toId="10">
</dataflow>
<dataflow id="78" from="p_str1" to="stg_10" fromId="77" toId="10">
</dataflow>
<dataflow id="79" from="p_str1" to="stg_10" fromId="77" toId="10">
</dataflow>
<dataflow id="80" from="p_str1" to="stg_10" fromId="77" toId="10">
</dataflow>
<dataflow id="81" from="_ssdm_op_SpecInterface" to="stg_11" fromId="67" toId="11">
</dataflow>
<dataflow id="82" from="out_r" to="stg_11" fromId="54" toId="11">
</dataflow>
<dataflow id="83" from="p_str" to="stg_11" fromId="70" toId="11">
</dataflow>
<dataflow id="84" from="stg_72" to="stg_11" fromId="72" toId="11">
</dataflow>
<dataflow id="85" from="stg_72" to="stg_11" fromId="72" toId="11">
</dataflow>
<dataflow id="86" from="stg_72" to="stg_11" fromId="72" toId="11">
</dataflow>
<dataflow id="87" from="stg_72" to="stg_11" fromId="72" toId="11">
</dataflow>
<dataflow id="88" from="p_str1" to="stg_11" fromId="77" toId="11">
</dataflow>
<dataflow id="89" from="p_str1" to="stg_11" fromId="77" toId="11">
</dataflow>
<dataflow id="90" from="p_str1" to="stg_11" fromId="77" toId="11">
</dataflow>
<dataflow id="91" from="_ssdm_op_SpecInterface" to="stg_12" fromId="67" toId="12">
</dataflow>
<dataflow id="92" from="stg_72" to="stg_12" fromId="72" toId="12">
</dataflow>
<dataflow id="94" from="p_str2" to="stg_12" fromId="93" toId="12">
</dataflow>
<dataflow id="95" from="stg_72" to="stg_12" fromId="72" toId="12">
</dataflow>
<dataflow id="96" from="stg_72" to="stg_12" fromId="72" toId="12">
</dataflow>
<dataflow id="97" from="stg_72" to="stg_12" fromId="72" toId="12">
</dataflow>
<dataflow id="98" from="stg_72" to="stg_12" fromId="72" toId="12">
</dataflow>
<dataflow id="99" from="p_str1" to="stg_12" fromId="77" toId="12">
</dataflow>
<dataflow id="100" from="p_str1" to="stg_12" fromId="77" toId="12">
</dataflow>
<dataflow id="101" from="p_str1" to="stg_12" fromId="77" toId="12">
</dataflow>
<dataflow id="103" from="stg_102" to="p_0_rec_i" fromId="102" toId="14">
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="104" from="stg_13" to="p_0_rec_i" fromId="13" toId="14">
</dataflow>
<dataflow id="105" from="p_rec_i" to="p_0_rec_i" fromId="19" toId="14">
<BackEdge/>
<condition id="35">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="106" from="stg_35" to="p_0_rec_i" fromId="35" toId="14">
<BackEdge/>
</dataflow>
<dataflow id="107" from="p_0_rec_i" to="p_0_rec_i_cast" fromId="14" toId="15">
</dataflow>
<dataflow id="108" from="p_str3" to="p_str3_addr" fromId="55" toId="16">
</dataflow>
<dataflow id="109" from="stg_72" to="p_str3_addr" fromId="72" toId="16">
</dataflow>
<dataflow id="110" from="p_0_rec_i_cast" to="p_str3_addr" fromId="15" toId="16">
</dataflow>
<dataflow id="111" from="p_str3_addr" to="p_str3_load" fromId="16" toId="17">
</dataflow>
<dataflow id="112" from="p_0_rec_i" to="tmp_i" fromId="14" toId="18">
</dataflow>
<dataflow id="114" from="stg_113" to="tmp_i" fromId="113" toId="18">
</dataflow>
<dataflow id="115" from="p_0_rec_i" to="p_rec_i" fromId="14" toId="19">
</dataflow>
<dataflow id="117" from="stg_116" to="p_rec_i" fromId="116" toId="19">
</dataflow>
<dataflow id="118" from="p_str3_addr" to="p_str3_load" fromId="16" toId="20">
</dataflow>
<dataflow id="119" from="p_str3_load" to="p_str3_load_cast" fromId="20" toId="21">
</dataflow>
<dataflow id="121" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="120" toId="22">
</dataflow>
<dataflow id="123" from="stg_122" to="empty" fromId="122" toId="22">
</dataflow>
<dataflow id="124" from="stg_122" to="empty" fromId="122" toId="22">
</dataflow>
<dataflow id="125" from="stg_122" to="empty" fromId="122" toId="22">
</dataflow>
<dataflow id="126" from="tmp_i" to="stg_23" fromId="18" toId="23">
</dataflow>
<dataflow id="128" from="_ssdm_op_Read.ap_fifo.i32P" to="in_read" fromId="127" toId="24">
</dataflow>
<dataflow id="129" from="in_r" to="in_read" fromId="53" toId="24">
</dataflow>
<dataflow id="130" from="in_read" to="b" fromId="24" toId="25">
</dataflow>
<dataflow id="132" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="r" fromId="131" toId="26">
</dataflow>
<dataflow id="133" from="in_read" to="r" fromId="24" toId="26">
</dataflow>
<dataflow id="135" from="stg_134" to="r" fromId="134" toId="26">
</dataflow>
<dataflow id="137" from="stg_136" to="r" fromId="136" toId="26">
</dataflow>
<dataflow id="138" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="g" fromId="131" toId="27">
</dataflow>
<dataflow id="139" from="in_read" to="g" fromId="24" toId="27">
</dataflow>
<dataflow id="141" from="stg_140" to="g" fromId="140" toId="27">
</dataflow>
<dataflow id="143" from="stg_142" to="g" fromId="142" toId="27">
</dataflow>
<dataflow id="144" from="g" to="g_cast" fromId="27" toId="28">
</dataflow>
<dataflow id="145" from="b" to="b_cast" fromId="25" toId="29">
</dataflow>
<dataflow id="146" from="b_cast" to="tmp1" fromId="29" toId="30">
</dataflow>
<dataflow id="147" from="g_cast" to="tmp1" fromId="28" toId="30">
</dataflow>
<dataflow id="148" from="debug_ready" to="debug_ready_load" fromId="56" toId="31">
</dataflow>
<dataflow id="149" from="debug_ready_load" to="tmp" fromId="31" toId="32">
</dataflow>
<dataflow id="150" from="tmp" to="stg_33" fromId="32" toId="33">
</dataflow>
<dataflow id="151" from="p_str3_load_cast" to="stg_34" fromId="21" toId="34">
</dataflow>
<dataflow id="152" from="debug_out" to="stg_34" fromId="57" toId="34">
</dataflow>
<dataflow id="153" from="r" to="r_cast" fromId="26" toId="36">
</dataflow>
<dataflow id="154" from="tmp1" to="tmp1_cast" fromId="30" toId="37">
</dataflow>
<dataflow id="155" from="tmp1_cast" to="tmp_3" fromId="37" toId="38">
</dataflow>
<dataflow id="156" from="r_cast" to="tmp_3" fromId="36" toId="38">
</dataflow>
<dataflow id="157" from="tmp_3" to="zext_cast" fromId="38" toId="39">
</dataflow>
<dataflow id="158" from="zext_cast" to="mul" fromId="39" toId="40">
</dataflow>
<dataflow id="160" from="stg_159" to="mul" fromId="159" toId="40">
</dataflow>
<dataflow id="162" from="_ssdm_op_PartSelect.i10.i22.i32.i32" to="y" fromId="161" toId="41">
</dataflow>
<dataflow id="163" from="mul" to="y" fromId="40" toId="41">
</dataflow>
<dataflow id="165" from="stg_164" to="y" fromId="164" toId="41">
</dataflow>
<dataflow id="167" from="stg_166" to="y" fromId="166" toId="41">
</dataflow>
<dataflow id="168" from="y" to="y_cast" fromId="41" toId="42">
</dataflow>
<dataflow id="170" from="_ssdm_op_Write.ap_fifo.i32P" to="stg_43" fromId="169" toId="43">
</dataflow>
<dataflow id="171" from="out_r" to="stg_43" fromId="54" toId="43">
</dataflow>
<dataflow id="172" from="y_cast" to="stg_43" fromId="42" toId="43">
</dataflow>
<dataflow id="173" from="tmp_i" to="stg_3" fromId="18" toId="3">
</dataflow>
<dataflow id="174" from="tmp" to="stg_4" fromId="32" toId="4">
</dataflow>
</dataflows>


</stg>
