halfadder.v,verilog,xil_defaultlib,../../../../FullAdder.srcs/sources_1/ip/halfadder_0/sources_1/new/halfadder.v,
halfadder_0.v,verilog,xil_defaultlib,../../../../FullAdder.srcs/sources_1/ip/halfadder_0/sim/halfadder_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
