{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1507427154353 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1507427154354 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct  7 22:45:54 2017 " "Processing started: Sat Oct  7 22:45:54 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1507427154354 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507427154354 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off relogio -c relogio " "Command: quartus_map --read_settings_files=on --write_settings_files=off relogio -c relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507427154354 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1507427154588 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1507427154588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmSM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alarmSM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alarmSM-BEHAVIOR " "Found design unit 1: alarmSM-BEHAVIOR" {  } { { "alarmSM.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/alarmSM.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507427164364 ""} { "Info" "ISGN_ENTITY_NAME" "1 alarmSM " "Found entity 1: alarmSM" {  } { { "alarmSM.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/alarmSM.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507427164364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507427164364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SM1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SM1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SM1-BEHAVIOR " "Found design unit 1: SM1-BEHAVIOR" {  } { { "SM1.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/SM1.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507427164365 ""} { "Info" "ISGN_ENTITY_NAME" "1 SM1 " "Found entity 1: SM1" {  } { { "SM1.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/SM1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507427164365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507427164365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xor2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor2-Behavioral " "Found design unit 1: xor2-Behavioral" {  } { { "xor2.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/xor2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507427164365 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor2 " "Found entity 1: xor2" {  } { { "xor2.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/xor2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507427164365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507427164365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-Behavioral " "Found design unit 1: mux2-Behavioral" {  } { { "mux2.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/mux2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507427164366 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/mux2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507427164366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507427164366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CountOneSec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CountOneSec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CountOneSec-CountOneSec_behaviour " "Found design unit 1: CountOneSec-CountOneSec_behaviour" {  } { { "CountOneSec.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/CountOneSec.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507427164366 ""} { "Info" "ISGN_ENTITY_NAME" "1 CountOneSec " "Found entity 1: CountOneSec" {  } { { "CountOneSec.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/CountOneSec.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507427164366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507427164366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FSMtopLevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FSMtopLevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSMtopLevel-FSMtopLevel_architecture " "Found design unit 1: FSMtopLevel-FSMtopLevel_architecture" {  } { { "FSMtopLevel.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/FSMtopLevel.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507427164367 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSMtopLevel " "Found entity 1: FSMtopLevel" {  } { { "FSMtopLevel.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/FSMtopLevel.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507427164367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507427164367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorHex7Seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorHex7Seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/conversorHex7Seg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507427164367 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/conversorHex7Seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507427164367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507427164367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-comportamento " "Found design unit 1: registrador-comportamento" {  } { { "registrador.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/registrador.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507427164368 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/registrador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507427164368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507427164368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-comportamento " "Found design unit 1: ULA-comportamento" {  } { { "ULA.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/ULA.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507427164368 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507427164368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507427164368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tempo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tempo-tempo_architecture " "Found design unit 1: tempo-tempo_architecture" {  } { { "tempo.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/tempo.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507427164369 ""} { "Info" "ISGN_ENTITY_NAME" "1 tempo " "Found entity 1: tempo" {  } { { "tempo.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/tempo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507427164369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507427164369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file not2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 not2-func " "Found design unit 1: not2-func" {  } { { "not2.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/not2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507427164369 ""} { "Info" "ISGN_ENTITY_NAME" "1 not2 " "Found entity 1: not2" {  } { { "not2.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/not2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507427164369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507427164369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux1-Behavioral " "Found design unit 1: mux1-Behavioral" {  } { { "mux1.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/mux1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507427164370 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux1 " "Found entity 1: mux1" {  } { { "mux1.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/mux1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507427164370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507427164370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-Behavioral " "Found design unit 1: debounce-Behavioral" {  } { { "debounce.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/debounce.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507427164370 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/debounce.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507427164370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507427164370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux2-Behavioral " "Found design unit 1: demux2-Behavioral" {  } { { "demux2.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/demux2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507427164370 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux2 " "Found entity 1: demux2" {  } { { "demux2.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/demux2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507427164370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507427164370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo_alarme.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tempo_alarme.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tempo_alarme-tempo_architecture " "Found design unit 1: tempo_alarme-tempo_architecture" {  } { { "tempo_alarme.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/tempo_alarme.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507427164371 ""} { "Info" "ISGN_ENTITY_NAME" "1 tempo_alarme " "Found entity 1: tempo_alarme" {  } { { "tempo_alarme.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/tempo_alarme.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507427164371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507427164371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux0-Behavioral " "Found design unit 1: mux0-Behavioral" {  } { { "mux0.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/mux0.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507427164371 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux0 " "Found entity 1: mux0" {  } { { "mux0.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/mux0.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507427164371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507427164371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xor1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor1-Behavioral " "Found design unit 1: xor1-Behavioral" {  } { { "xor1.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/xor1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507427164372 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor1 " "Found entity 1: xor1" {  } { { "xor1.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/xor1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507427164372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507427164372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alarm_and-Behavioral " "Found design unit 1: alarm_and-Behavioral" {  } { { "and2.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/and2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507427164372 ""} { "Info" "ISGN_ENTITY_NAME" "1 alarm_and " "Found entity 1: alarm_and" {  } { { "and2.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/and2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507427164372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507427164372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countdownSM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file countdownSM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 countdownSM-BEHAVIOR " "Found design unit 1: countdownSM-BEHAVIOR" {  } { { "countdownSM.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/countdownSM.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507427164373 ""} { "Info" "ISGN_ENTITY_NAME" "1 countdownSM " "Found entity 1: countdownSM" {  } { { "countdownSM.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/countdownSM.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507427164373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507427164373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CountOneMin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CountOneMin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CountOneMin-CountOneMin_behaviour " "Found design unit 1: CountOneMin-CountOneMin_behaviour" {  } { { "CountOneMin.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/CountOneMin.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507427164373 ""} { "Info" "ISGN_ENTITY_NAME" "1 CountOneMin " "Found entity 1: CountOneMin" {  } { { "CountOneMin.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/CountOneMin.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507427164373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507427164373 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FSMtopLevel " "Elaborating entity \"FSMtopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1507427164424 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "output_dh FSMtopLevel.vhd(21) " "Verilog HDL or VHDL warning at FSMtopLevel.vhd(21): object \"output_dh\" assigned a value but never read" {  } { { "FSMtopLevel.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/FSMtopLevel.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1507427164426 "|FSMtopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW FSMtopLevel.vhd(109) " "VHDL Process Statement warning at FSMtopLevel.vhd(109): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSMtopLevel.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/FSMtopLevel.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1507427164429 "|FSMtopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW FSMtopLevel.vhd(113) " "VHDL Process Statement warning at FSMtopLevel.vhd(113): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSMtopLevel.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/FSMtopLevel.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1507427164430 "|FSMtopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW FSMtopLevel.vhd(135) " "VHDL Process Statement warning at FSMtopLevel.vhd(135): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSMtopLevel.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/FSMtopLevel.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1507427164430 "|FSMtopLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SM1 SM1:SM_relogio " "Elaborating entity \"SM1\" for hierarchy \"SM1:SM_relogio\"" {  } { { "FSMtopLevel.vhd" "SM_relogio" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/FSMtopLevel.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507427164439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarmSM alarmSM:SM_alarm " "Elaborating entity \"alarmSM\" for hierarchy \"alarmSM:SM_alarm\"" {  } { { "FSMtopLevel.vhd" "SM_alarm" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/FSMtopLevel.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507427164440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux1 mux1:mux_set_minuto " "Elaborating entity \"mux1\" for hierarchy \"mux1:mux_set_minuto\"" {  } { { "FSMtopLevel.vhd" "mux_set_minuto" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/FSMtopLevel.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507427164441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:btn_set " "Elaborating entity \"debounce\" for hierarchy \"debounce:btn_set\"" {  } { { "FSMtopLevel.vhd" "btn_set" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/FSMtopLevel.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507427164443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CountOneSec CountOneSec:counter " "Elaborating entity \"CountOneSec\" for hierarchy \"CountOneSec:counter\"" {  } { { "FSMtopLevel.vhd" "counter" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/FSMtopLevel.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507427164444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux0 mux0:mux_alarme_mode " "Elaborating entity \"mux0\" for hierarchy \"mux0:mux_alarme_mode\"" {  } { { "FSMtopLevel.vhd" "mux_alarme_mode" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/FSMtopLevel.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507427164445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tempo tempo:unidade_segundo " "Elaborating entity \"tempo\" for hierarchy \"tempo:unidade_segundo\"" {  } { { "FSMtopLevel.vhd" "unidade_segundo" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/FSMtopLevel.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507427164447 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dezena tempo.vhd(42) " "VHDL Process Statement warning at tempo.vhd(42): signal \"dezena\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tempo.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/tempo.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1507427164447 "|FSMtopLevel|tempo:unidade_segundo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ULA_IN_A tempo.vhd(46) " "VHDL Process Statement warning at tempo.vhd(46): signal \"ULA_IN_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tempo.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/tempo.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1507427164447 "|FSMtopLevel|tempo:unidade_segundo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ULA_IN_A tempo.vhd(52) " "VHDL Process Statement warning at tempo.vhd(52): signal \"ULA_IN_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tempo.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/tempo.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1507427164447 "|FSMtopLevel|tempo:unidade_segundo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador tempo:unidade_segundo\|registrador:reg " "Elaborating entity \"registrador\" for hierarchy \"tempo:unidade_segundo\|registrador:reg\"" {  } { { "tempo.vhd" "reg" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/tempo.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507427164448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA tempo:unidade_segundo\|ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"tempo:unidade_segundo\|ULA:ULA\"" {  } { { "tempo.vhd" "ULA" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/tempo.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507427164448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor2 tempo:unidade_segundo\|xor2:XOR1 " "Elaborating entity \"xor2\" for hierarchy \"tempo:unidade_segundo\|xor2:XOR1\"" {  } { { "tempo.vhd" "XOR1" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/tempo.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507427164449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 tempo:unidade_segundo\|mux2:MUX1 " "Elaborating entity \"mux2\" for hierarchy \"tempo:unidade_segundo\|mux2:MUX1\"" {  } { { "tempo.vhd" "MUX1" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/tempo.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507427164450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg tempo:unidade_segundo\|conversorHex7Seg:display0 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"tempo:unidade_segundo\|conversorHex7Seg:display0\"" {  } { { "tempo.vhd" "display0" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/tempo.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507427164450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not2 tempo:unidade_segundo\|not2:saida " "Elaborating entity \"not2\" for hierarchy \"tempo:unidade_segundo\|not2:saida\"" {  } { { "tempo.vhd" "saida" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/tempo.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507427164451 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "X\[3..1\] not2.vhd(7) " "Using initial value X (don't care) for net \"X\[3..1\]\" at not2.vhd(7)" {  } { { "not2.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/not2.vhd" 7 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507427164451 "|FSMtopLevel|tempo:unidade_segundo|not2:saida"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tempo_alarme tempo_alarme:unidade_minuto " "Elaborating entity \"tempo_alarme\" for hierarchy \"tempo_alarme:unidade_minuto\"" {  } { { "FSMtopLevel.vhd" "unidade_minuto" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/FSMtopLevel.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507427164454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux2 tempo_alarme:unidade_minuto\|demux2:DEMUX_REG " "Elaborating entity \"demux2\" for hierarchy \"tempo_alarme:unidade_minuto\|demux2:DEMUX_REG\"" {  } { { "tempo_alarme.vhd" "DEMUX_REG" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/tempo_alarme.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507427164460 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SEL demux2.vhd(15) " "VHDL Process Statement warning at demux2.vhd(15): signal \"SEL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "demux2.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/demux2.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1507427164460 "|FSMtopLevel|tempo_alarme:unidade_minuto|demux2:DEMUX_REG"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A demux2.vhd(13) " "VHDL Process Statement warning at demux2.vhd(13): inferring latch(es) for signal or variable \"A\", which holds its previous value in one or more paths through the process" {  } { { "demux2.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/demux2.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1507427164460 "|FSMtopLevel|tempo_alarme:unidade_minuto|demux2:DEMUX_REG"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B demux2.vhd(13) " "VHDL Process Statement warning at demux2.vhd(13): inferring latch(es) for signal or variable \"B\", which holds its previous value in one or more paths through the process" {  } { { "demux2.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/demux2.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1507427164460 "|FSMtopLevel|tempo_alarme:unidade_minuto|demux2:DEMUX_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[0\] demux2.vhd(13) " "Inferred latch for \"B\[0\]\" at demux2.vhd(13)" {  } { { "demux2.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/demux2.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507427164460 "|FSMtopLevel|tempo_alarme:unidade_minuto|demux2:DEMUX_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[1\] demux2.vhd(13) " "Inferred latch for \"B\[1\]\" at demux2.vhd(13)" {  } { { "demux2.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/demux2.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507427164460 "|FSMtopLevel|tempo_alarme:unidade_minuto|demux2:DEMUX_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[2\] demux2.vhd(13) " "Inferred latch for \"B\[2\]\" at demux2.vhd(13)" {  } { { "demux2.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/demux2.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507427164460 "|FSMtopLevel|tempo_alarme:unidade_minuto|demux2:DEMUX_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[3\] demux2.vhd(13) " "Inferred latch for \"B\[3\]\" at demux2.vhd(13)" {  } { { "demux2.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/demux2.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507427164460 "|FSMtopLevel|tempo_alarme:unidade_minuto|demux2:DEMUX_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[0\] demux2.vhd(13) " "Inferred latch for \"A\[0\]\" at demux2.vhd(13)" {  } { { "demux2.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/demux2.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507427164460 "|FSMtopLevel|tempo_alarme:unidade_minuto|demux2:DEMUX_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[1\] demux2.vhd(13) " "Inferred latch for \"A\[1\]\" at demux2.vhd(13)" {  } { { "demux2.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/demux2.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507427164460 "|FSMtopLevel|tempo_alarme:unidade_minuto|demux2:DEMUX_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[2\] demux2.vhd(13) " "Inferred latch for \"A\[2\]\" at demux2.vhd(13)" {  } { { "demux2.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/demux2.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507427164461 "|FSMtopLevel|tempo_alarme:unidade_minuto|demux2:DEMUX_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[3\] demux2.vhd(13) " "Inferred latch for \"A\[3\]\" at demux2.vhd(13)" {  } { { "demux2.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/demux2.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507427164461 "|FSMtopLevel|tempo_alarme:unidade_minuto|demux2:DEMUX_REG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor1 tempo_alarme:unidade_minuto\|xor1:compare_alarm " "Elaborating entity \"xor1\" for hierarchy \"tempo_alarme:unidade_minuto\|xor1:compare_alarm\"" {  } { { "tempo_alarme.vhd" "compare_alarm" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/tempo_alarme.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507427164462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_and alarm_and:compare_alarm " "Elaborating entity \"alarm_and\" for hierarchy \"alarm_and:compare_alarm\"" {  } { { "FSMtopLevel.vhd" "compare_alarm" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/FSMtopLevel.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507427164471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tempo_alarme:unidade_minuto\|demux2:DEMUX_REG\|A\[0\] " "Latch tempo_alarme:unidade_minuto\|demux2:DEMUX_REG\|A\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:btn_set\|output\[0\] " "Ports D and ENA on the latch are fed by the same signal debounce:btn_set\|output\[0\]" {  } { { "debounce.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/debounce.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507427164977 ""}  } { { "demux2.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/demux2.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507427164977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tempo_alarme:unidade_minuto\|demux2:DEMUX_REG\|B\[0\] " "Latch tempo_alarme:unidade_minuto\|demux2:DEMUX_REG\|B\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:btn_set\|output\[0\] " "Ports D and ENA on the latch are fed by the same signal debounce:btn_set\|output\[0\]" {  } { { "debounce.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/debounce.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507427164977 ""}  } { { "demux2.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/demux2.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507427164977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tempo_alarme:unidade_minuto\|demux2:DEMUX_REG\|A\[1\] " "Latch tempo_alarme:unidade_minuto\|demux2:DEMUX_REG\|A\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:btn_set\|output\[0\] " "Ports D and ENA on the latch are fed by the same signal debounce:btn_set\|output\[0\]" {  } { { "debounce.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/debounce.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507427164977 ""}  } { { "demux2.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/demux2.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507427164977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tempo_alarme:unidade_minuto\|demux2:DEMUX_REG\|B\[1\] " "Latch tempo_alarme:unidade_minuto\|demux2:DEMUX_REG\|B\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:btn_set\|output\[0\] " "Ports D and ENA on the latch are fed by the same signal debounce:btn_set\|output\[0\]" {  } { { "debounce.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/debounce.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507427164977 ""}  } { { "demux2.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/demux2.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507427164977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tempo_alarme:unidade_minuto\|demux2:DEMUX_REG\|A\[2\] " "Latch tempo_alarme:unidade_minuto\|demux2:DEMUX_REG\|A\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:btn_set\|output\[0\] " "Ports D and ENA on the latch are fed by the same signal debounce:btn_set\|output\[0\]" {  } { { "debounce.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/debounce.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507427164977 ""}  } { { "demux2.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/demux2.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507427164977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tempo_alarme:unidade_minuto\|demux2:DEMUX_REG\|B\[2\] " "Latch tempo_alarme:unidade_minuto\|demux2:DEMUX_REG\|B\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:btn_set\|output\[0\] " "Ports D and ENA on the latch are fed by the same signal debounce:btn_set\|output\[0\]" {  } { { "debounce.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/debounce.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507427164977 ""}  } { { "demux2.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/demux2.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507427164977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tempo_alarme:unidade_minuto\|demux2:DEMUX_REG\|A\[3\] " "Latch tempo_alarme:unidade_minuto\|demux2:DEMUX_REG\|A\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:btn_set\|output\[0\] " "Ports D and ENA on the latch are fed by the same signal debounce:btn_set\|output\[0\]" {  } { { "debounce.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/debounce.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507427164977 ""}  } { { "demux2.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/demux2.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507427164977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tempo_alarme:unidade_minuto\|demux2:DEMUX_REG\|B\[3\] " "Latch tempo_alarme:unidade_minuto\|demux2:DEMUX_REG\|B\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:btn_set\|output\[0\] " "Ports D and ENA on the latch are fed by the same signal debounce:btn_set\|output\[0\]" {  } { { "debounce.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/debounce.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507427164977 ""}  } { { "demux2.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/demux2.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507427164977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tempo_alarme:dezena_minuto\|demux2:DEMUX_REG\|A\[0\] " "Latch tempo_alarme:dezena_minuto\|demux2:DEMUX_REG\|A\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:btn_set\|output\[0\] " "Ports D and ENA on the latch are fed by the same signal debounce:btn_set\|output\[0\]" {  } { { "debounce.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/debounce.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507427164977 ""}  } { { "demux2.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/demux2.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507427164977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tempo_alarme:dezena_minuto\|demux2:DEMUX_REG\|B\[0\] " "Latch tempo_alarme:dezena_minuto\|demux2:DEMUX_REG\|B\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:btn_set\|output\[0\] " "Ports D and ENA on the latch are fed by the same signal debounce:btn_set\|output\[0\]" {  } { { "debounce.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/debounce.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507427164977 ""}  } { { "demux2.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/demux2.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507427164977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tempo_alarme:dezena_minuto\|demux2:DEMUX_REG\|A\[1\] " "Latch tempo_alarme:dezena_minuto\|demux2:DEMUX_REG\|A\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:btn_set\|output\[0\] " "Ports D and ENA on the latch are fed by the same signal debounce:btn_set\|output\[0\]" {  } { { "debounce.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/debounce.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507427164977 ""}  } { { "demux2.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/demux2.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507427164977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tempo_alarme:dezena_minuto\|demux2:DEMUX_REG\|B\[1\] " "Latch tempo_alarme:dezena_minuto\|demux2:DEMUX_REG\|B\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:btn_set\|output\[0\] " "Ports D and ENA on the latch are fed by the same signal debounce:btn_set\|output\[0\]" {  } { { "debounce.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/debounce.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507427164977 ""}  } { { "demux2.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/demux2.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507427164977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tempo_alarme:dezena_minuto\|demux2:DEMUX_REG\|A\[2\] " "Latch tempo_alarme:dezena_minuto\|demux2:DEMUX_REG\|A\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:btn_set\|output\[0\] " "Ports D and ENA on the latch are fed by the same signal debounce:btn_set\|output\[0\]" {  } { { "debounce.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/debounce.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507427164977 ""}  } { { "demux2.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/demux2.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507427164977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tempo_alarme:dezena_minuto\|demux2:DEMUX_REG\|B\[2\] " "Latch tempo_alarme:dezena_minuto\|demux2:DEMUX_REG\|B\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:btn_set\|output\[0\] " "Ports D and ENA on the latch are fed by the same signal debounce:btn_set\|output\[0\]" {  } { { "debounce.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/debounce.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507427164978 ""}  } { { "demux2.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/demux2.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507427164978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tempo_alarme:unidade_hora\|demux2:DEMUX_REG\|A\[0\] " "Latch tempo_alarme:unidade_hora\|demux2:DEMUX_REG\|A\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:btn_set\|output\[0\] " "Ports D and ENA on the latch are fed by the same signal debounce:btn_set\|output\[0\]" {  } { { "debounce.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/debounce.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507427164978 ""}  } { { "demux2.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/demux2.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507427164978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tempo_alarme:unidade_hora\|demux2:DEMUX_REG\|B\[0\] " "Latch tempo_alarme:unidade_hora\|demux2:DEMUX_REG\|B\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:btn_set\|output\[0\] " "Ports D and ENA on the latch are fed by the same signal debounce:btn_set\|output\[0\]" {  } { { "debounce.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/debounce.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507427164978 ""}  } { { "demux2.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/demux2.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507427164978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tempo_alarme:unidade_hora\|demux2:DEMUX_REG\|A\[1\] " "Latch tempo_alarme:unidade_hora\|demux2:DEMUX_REG\|A\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:btn_set\|output\[0\] " "Ports D and ENA on the latch are fed by the same signal debounce:btn_set\|output\[0\]" {  } { { "debounce.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/debounce.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507427164978 ""}  } { { "demux2.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/demux2.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507427164978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tempo_alarme:unidade_hora\|demux2:DEMUX_REG\|B\[1\] " "Latch tempo_alarme:unidade_hora\|demux2:DEMUX_REG\|B\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:btn_set\|output\[0\] " "Ports D and ENA on the latch are fed by the same signal debounce:btn_set\|output\[0\]" {  } { { "debounce.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/debounce.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507427164978 ""}  } { { "demux2.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/demux2.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507427164978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tempo_alarme:unidade_hora\|demux2:DEMUX_REG\|A\[2\] " "Latch tempo_alarme:unidade_hora\|demux2:DEMUX_REG\|A\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:btn_set\|output\[0\] " "Ports D and ENA on the latch are fed by the same signal debounce:btn_set\|output\[0\]" {  } { { "debounce.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/debounce.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507427164978 ""}  } { { "demux2.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/demux2.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507427164978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tempo_alarme:unidade_hora\|demux2:DEMUX_REG\|B\[2\] " "Latch tempo_alarme:unidade_hora\|demux2:DEMUX_REG\|B\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:btn_set\|output\[0\] " "Ports D and ENA on the latch are fed by the same signal debounce:btn_set\|output\[0\]" {  } { { "debounce.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/debounce.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507427164978 ""}  } { { "demux2.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/demux2.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507427164978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tempo_alarme:unidade_hora\|demux2:DEMUX_REG\|A\[3\] " "Latch tempo_alarme:unidade_hora\|demux2:DEMUX_REG\|A\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:btn_set\|output\[0\] " "Ports D and ENA on the latch are fed by the same signal debounce:btn_set\|output\[0\]" {  } { { "debounce.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/debounce.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507427164978 ""}  } { { "demux2.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/demux2.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507427164978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tempo_alarme:unidade_hora\|demux2:DEMUX_REG\|B\[3\] " "Latch tempo_alarme:unidade_hora\|demux2:DEMUX_REG\|B\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:btn_set\|output\[0\] " "Ports D and ENA on the latch are fed by the same signal debounce:btn_set\|output\[0\]" {  } { { "debounce.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/debounce.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507427164978 ""}  } { { "demux2.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/demux2.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507427164978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tempo_alarme:dezena_hora\|demux2:DEMUX_REG\|A\[0\] " "Latch tempo_alarme:dezena_hora\|demux2:DEMUX_REG\|A\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:btn_set\|output\[0\] " "Ports D and ENA on the latch are fed by the same signal debounce:btn_set\|output\[0\]" {  } { { "debounce.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/debounce.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507427164978 ""}  } { { "demux2.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/demux2.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507427164978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tempo_alarme:dezena_hora\|demux2:DEMUX_REG\|B\[0\] " "Latch tempo_alarme:dezena_hora\|demux2:DEMUX_REG\|B\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:btn_set\|output\[0\] " "Ports D and ENA on the latch are fed by the same signal debounce:btn_set\|output\[0\]" {  } { { "debounce.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/debounce.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507427164978 ""}  } { { "demux2.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/demux2.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507427164978 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "FSMtopLevel.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/FSMtopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507427165398 "|FSMtopLevel|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "FSMtopLevel.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/FSMtopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507427165398 "|FSMtopLevel|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "FSMtopLevel.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/FSMtopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507427165398 "|FSMtopLevel|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "FSMtopLevel.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/FSMtopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507427165398 "|FSMtopLevel|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "FSMtopLevel.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/FSMtopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507427165398 "|FSMtopLevel|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "FSMtopLevel.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/FSMtopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507427165398 "|FSMtopLevel|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "FSMtopLevel.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/FSMtopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507427165398 "|FSMtopLevel|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "FSMtopLevel.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/FSMtopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507427165398 "|FSMtopLevel|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "FSMtopLevel.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/FSMtopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507427165398 "|FSMtopLevel|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "FSMtopLevel.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/FSMtopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507427165398 "|FSMtopLevel|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "FSMtopLevel.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/FSMtopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507427165398 "|FSMtopLevel|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "FSMtopLevel.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/FSMtopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507427165398 "|FSMtopLevel|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "FSMtopLevel.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/FSMtopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507427165398 "|FSMtopLevel|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "FSMtopLevel.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/FSMtopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507427165398 "|FSMtopLevel|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "FSMtopLevel.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/FSMtopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507427165398 "|FSMtopLevel|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "FSMtopLevel.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/FSMtopLevel.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507427165398 "|FSMtopLevel|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "FSMtopLevel.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/FSMtopLevel.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507427165398 "|FSMtopLevel|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "FSMtopLevel.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/FSMtopLevel.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507427165398 "|FSMtopLevel|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Pin \"HEX0\[2\]\" is stuck at VCC" {  } { { "FSMtopLevel.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/FSMtopLevel.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507427165398 "|FSMtopLevel|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "FSMtopLevel.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/FSMtopLevel.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507427165398 "|FSMtopLevel|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] VCC " "Pin \"HEX0\[4\]\" is stuck at VCC" {  } { { "FSMtopLevel.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/FSMtopLevel.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507427165398 "|FSMtopLevel|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "FSMtopLevel.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/FSMtopLevel.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507427165398 "|FSMtopLevel|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "FSMtopLevel.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/FSMtopLevel.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507427165398 "|FSMtopLevel|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "FSMtopLevel.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/FSMtopLevel.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507427165398 "|FSMtopLevel|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "FSMtopLevel.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/FSMtopLevel.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507427165398 "|FSMtopLevel|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "FSMtopLevel.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/FSMtopLevel.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507427165398 "|FSMtopLevel|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "FSMtopLevel.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/FSMtopLevel.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507427165398 "|FSMtopLevel|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "FSMtopLevel.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/FSMtopLevel.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507427165398 "|FSMtopLevel|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "FSMtopLevel.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/FSMtopLevel.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507427165398 "|FSMtopLevel|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "FSMtopLevel.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/FSMtopLevel.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507427165398 "|FSMtopLevel|HEX1[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1507427165398 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1507427165461 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1507427165922 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1507427166074 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507427166074 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "FSMtopLevel.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/FSMtopLevel.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507427166140 "|FSMtopLevel|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "FSMtopLevel.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/FSMtopLevel.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507427166140 "|FSMtopLevel|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "FSMtopLevel.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/FSMtopLevel.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507427166140 "|FSMtopLevel|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "FSMtopLevel.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/FSMtopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507427166140 "|FSMtopLevel|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "FSMtopLevel.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/FSMtopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507427166140 "|FSMtopLevel|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "FSMtopLevel.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/FSMtopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507427166140 "|FSMtopLevel|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "FSMtopLevel.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/FSMtopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507427166140 "|FSMtopLevel|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "FSMtopLevel.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/FSMtopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507427166140 "|FSMtopLevel|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "FSMtopLevel.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/FSMtopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507427166140 "|FSMtopLevel|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "FSMtopLevel.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/FSMtopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507427166140 "|FSMtopLevel|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "FSMtopLevel.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/FSMtopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507427166140 "|FSMtopLevel|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "FSMtopLevel.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/FSMtopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507427166140 "|FSMtopLevel|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "FSMtopLevel.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/FSMtopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507427166140 "|FSMtopLevel|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "FSMtopLevel.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/FSMtopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507427166140 "|FSMtopLevel|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "FSMtopLevel.vhd" "" { Text "/home/parallels/Documents/DesignDeComputadores/FPGA-Clock/FSMtopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507427166140 "|FSMtopLevel|SW[14]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1507427166140 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "468 " "Implemented 468 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1507427166140 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1507427166140 ""} { "Info" "ICUT_CUT_TM_LCELLS" "362 " "Implemented 362 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1507427166140 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1507427166140 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 107 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 107 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1014 " "Peak virtual memory: 1014 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1507427166153 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct  7 22:46:06 2017 " "Processing ended: Sat Oct  7 22:46:06 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1507427166153 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1507427166153 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1507427166153 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1507427166153 ""}
