#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Mar 25 11:35:02 2022
# Process ID: 29972
# Current directory: D:/dataD files/FPGA Lab/Lab5/project_13
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26020 D:\dataD files\FPGA Lab\Lab5\project_13\project_13.xpr
# Log file: D:/dataD files/FPGA Lab/Lab5/project_13/vivado.log
# Journal file: D:/dataD files/FPGA Lab/Lab5/project_13\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/dataD files/FPGA Lab/Lab5/project_13/project_13.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/VIVADO/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'vio_0' is locked:
* The IP Data in the repository is incompatible with the current instance (despite having identical Version and Revision). You will need to upgrade the IP before viewing the customization and generating outputs.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 1025.348 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Mar 25 11:35:44 2022] Launched synth_1...
Run output will be captured here: D:/dataD files/FPGA Lab/Lab5/project_13/project_13.runs/synth_1/runme.log
[Fri Mar 25 11:35:44 2022] Launched impl_1...
Run output will be captured here: D:/dataD files/FPGA Lab/Lab5/project_13/project_13.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/dataD files/FPGA Lab/Lab5/project_13/project_13.runs/synth_1

synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: Main_ALU
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1408.586 ; gain = 233.379
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Main_ALU' [D:/dataD files/FPGA Lab/Lab5/project_13/project_13.srcs/sources_1/new/Main_ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/dataD files/FPGA Lab/Lab5/project_13/project_13.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (1#1) [D:/dataD files/FPGA Lab/Lab5/project_13/project_13.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'vio_0' [D:/dataD files/FPGA Lab/Lab5/project_13/.Xil/Vivado-29972-karthikteja/realtime/vio_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vio_0' (2#1) [D:/dataD files/FPGA Lab/Lab5/project_13/.Xil/Vivado-29972-karthikteja/realtime/vio_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'v1'. This will prevent further optimization [D:/dataD files/FPGA Lab/Lab5/project_13/project_13.srcs/sources_1/new/Main_ALU.v:32]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'a1'. This will prevent further optimization [D:/dataD files/FPGA Lab/Lab5/project_13/project_13.srcs/sources_1/new/Main_ALU.v:31]
INFO: [Synth 8-6155] done synthesizing module 'Main_ALU' (3#1) [D:/dataD files/FPGA Lab/Lab5/project_13/project_13.srcs/sources_1/new/Main_ALU.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1461.336 ; gain = 286.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1461.336 ; gain = 286.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1461.336 ; gain = 286.129
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/dataD files/FPGA Lab/Lab5/project_13/project_13.srcs/sources_1/ip/vio_0/vio_0.dcp' for cell 'v1'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1461.336 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/dataD files/FPGA Lab/Lab5/project_13/project_13.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'v1'
Finished Parsing XDC File [d:/dataD files/FPGA Lab/Lab5/project_13/project_13.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'v1'
Parsing XDC File [D:/dataD files/FPGA Lab/Lab5/project_13/project_13.srcs/constrs_1/new/ALU.xdc]
Finished Parsing XDC File [D:/dataD files/FPGA Lab/Lab5/project_13/project_13.srcs/constrs_1/new/ALU.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1593.078 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 1593.438 ; gain = 418.230
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1593.438 ; gain = 568.090
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Mar 25 11:37:01 2022] Launched synth_1...
Run output will be captured here: D:/dataD files/FPGA Lab/Lab5/project_13/project_13.runs/synth_1/runme.log
[Fri Mar 25 11:37:01 2022] Launched impl_1...
Run output will be captured here: D:/dataD files/FPGA Lab/Lab5/project_13/project_13.runs/impl_1/runme.log
open_hw_manager
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-06:40:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1612.980 ; gain = 16.281
disconnect_hw_server: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2906.766 ; gain = 1293.121
connect_hw_server -url localhost:3121 -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210248B188D9]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210248B188D9]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248B188D9
set_property PROGRAM.FILE {D:/dataD files/FPGA Lab/Lab5/project_13/project_13.runs/impl_1/Main_ALU.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {D:/dataD files/FPGA Lab/Lab5/project_13/project_13.runs/impl_1/Main_ALU.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/dataD files/FPGA Lab/Lab5/project_13/project_13.runs/impl_1/Main_ALU.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1972] Mismatch between the design programmed into the device xc7z020 (JTAG device index = 1) and the probes file(s) D:/dataD files/FPGA Lab/Lab5/project_13/project_13.runs/impl_1/Main_ALU.ltx.
 The core at location uuid_7DC8AE91E1615BD8B94E978E77BA0C34 has different widths for VIO input port 1. Port width in the device core is 1, but port width in the probes file is 8.
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1972] Mismatch between the design programmed into the device xc7z020 (JTAG device index = 1) and the probes file(s) D:/dataD files/FPGA Lab/Lab5/project_13/project_13.runs/impl_1/Main_ALU.ltx.
 The core at location uuid_7DC8AE91E1615BD8B94E978E77BA0C34 has different widths for VIO input port 1. Port width in the device core is 1, but port width in the probes file is 8.
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248B188D9
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248B188D9
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {D:/dataD files/FPGA Lab/Lab5/project_13/project_13.runs/impl_1/Main_ALU.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/dataD files/FPGA Lab/Lab5/project_13/project_13.runs/impl_1/Main_ALU.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/dataD files/FPGA Lab/Lab5/project_13/project_13.runs/impl_1/Main_ALU.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
INFO: [Labtools 27-1889] Uploading output probe values for VIO core [hw_vio_1]
set_property OUTPUT_VALUE 0 [get_hw_probes S -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"v1"}]]
commit_hw_vio [get_hw_probes {S} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"v1"}]]
set_property OUTPUT_VALUE 10 [get_hw_probes A -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"v1"}]]
commit_hw_vio [get_hw_probes {A} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"v1"}]]
set_property OUTPUT_VALUE 10 [get_hw_probes B -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"v1"}]]
commit_hw_vio [get_hw_probes {B} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"v1"}]]
set_property OUTPUT_VALUE 6 [get_hw_probes S -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"v1"}]]
commit_hw_vio [get_hw_probes {S} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"v1"}]]
set_property OUTPUT_VALUE 11 [get_hw_probes B -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"v1"}]]
commit_hw_vio [get_hw_probes {B} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"v1"}]]
set_property OUTPUT_VALUE 5 [get_hw_probes S -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"v1"}]]
commit_hw_vio [get_hw_probes {S} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"v1"}]]
set_property OUTPUT_VALUE 3 [get_hw_probes S -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"v1"}]]
commit_hw_vio [get_hw_probes {S} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"v1"}]]
set_property OUTPUT_VALUE 44 [get_hw_probes A -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"v1"}]]
commit_hw_vio [get_hw_probes {A} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"v1"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes S -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"v1"}]]
commit_hw_vio [get_hw_probes {S} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"v1"}]]
set_property OUTPUT_VALUE 3 [get_hw_probes S -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"v1"}]]
commit_hw_vio [get_hw_probes {S} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"v1"}]]
set_property OUTPUT_VALUE 44 [get_hw_probes A -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"v1"}]]
commit_hw_vio [get_hw_probes {A} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"v1"}]]
set_property OUTPUT_VALUE 43 [get_hw_probes A -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"v1"}]]
commit_hw_vio [get_hw_probes {A} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"v1"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes S -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"v1"}]]
commit_hw_vio [get_hw_probes {S} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"v1"}]]
set_property OUTPUT_VALUE 1 [get_hw_probes S -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"v1"}]]
commit_hw_vio [get_hw_probes {S} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"v1"}]]
set_property OUTPUT_VALUE 2 [get_hw_probes S -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"v1"}]]
commit_hw_vio [get_hw_probes {S} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"v1"}]]
set_property OUTPUT_VALUE 3 [get_hw_probes S -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"v1"}]]
commit_hw_vio [get_hw_probes {S} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"v1"}]]
set_property OUTPUT_VALUE 7 [get_hw_probes S -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"v1"}]]
commit_hw_vio [get_hw_probes {S} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"v1"}]]
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 25 11:55:49 2022...
