$date
	Tue Dec  6 02:19:52 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module parallel_buffer_TB $end
$scope module dut $end
$var wire 11 ! parallel_out [10:0] $end
$var wire 1 " rst $end
$var wire 1 # ser_data_in $end
$var wire 1 $ sr_clk $end
$var reg 11 % bitShift [10:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11111111111 %
0$
x#
0"
b11111111111 !
$end
#5
1"
#7
0#
#8
b1111111111 %
b1111111111 !
1$
#9
0$
#10
1#
#11
b10111111111 %
b10111111111 !
1$
#12
0$
#13
0#
#14
b1011111111 %
b1011111111 !
1$
#15
0$
#16
1#
#17
b10101111111 %
b10101111111 !
1$
#18
0$
#19
0#
#20
b1010111111 %
b1010111111 !
1$
#21
0$
#22
1#
#23
b10101011111 %
b10101011111 !
1$
#24
0$
#25
0#
#26
b1010101111 %
b1010101111 !
1$
#27
0$
#28
1#
#29
b10101010111 %
b10101010111 !
1$
#30
0$
#31
0#
#32
b1010101011 %
b1010101011 !
1$
#33
0$
#34
1#
#35
b10101010101 %
b10101010101 !
1$
#36
0$
#37
0#
#38
b1010101010 %
b1010101010 !
1$
#39
0$
#59
