$date
	Tue Oct 14 19:38:08 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module comparator_4bit_tb $end
$var wire 1 ! sm $end
$var wire 1 " gt $end
$var wire 1 # eq $end
$var reg 4 $ a [3:0] $end
$var reg 4 % b [3:0] $end
$scope module comparator_4bit_df_1 $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 ! sm $end
$var wire 1 " gt $end
$var wire 1 # eq $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
b0 &
b0 %
b0 $
1#
0"
0!
$end
#10
b11 %
b11 '
0#
1"
b101 $
b101 &
#20
b110 %
b110 '
0"
1!
b10 $
b10 &
#30
1#
b1111 %
b1111 '
0"
0!
b1111 $
b1111 &
#40
1"
b111 %
b111 '
0#
0!
b1001 $
b1001 &
#50
b1000 %
b1000 '
0"
1!
b1 $
b1 &
#60
