# RTL
../src/rtl/axi_iic_verilog.sv

# testbench
../src/testbench/interfaces/axi4Lite_intf.sv
../src/testbench/axi4Lite_transaction.sv
../src/testbench/agents/axi4Lite_monitor.sv
../src/testbench/agents/axi4Lite_driver.sv
../src/testbench/agents/axi4Lite_agent.sv
../src/testbench/scoreboard.sv
../src/testbench/sequences/axi4Lite_baseSequence.sv
../src/testbench/environment.sv
../src/testbench/tests/base_test.sv
../src/testbench/testbench.sv
