   1              		.cpu arm7tdmi
   2              		.fpu softvfp
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 6
  10              		.eabi_attribute 18, 4
  11              		.file	"intcontroller.c"
  21              	.Ltext0:
  22              		.file 1 "../intcontroller.c"
 1701              		.align	2
 1702              		.global	ic_init
 1704              	ic_init:
 1705              	.LFB0:
   1:../intcontroller.c **** /*-------------------------------------------------------------------
   2:../intcontroller.c **** **
   3:../intcontroller.c **** **  Fichero:
   4:../intcontroller.c **** **    intcontroller.c  3/3/2016
   5:../intcontroller.c **** **
   6:../intcontroller.c **** **    Estructura de Computadores
   7:../intcontroller.c **** **    Dpto. de Arquitectura de Computadores y Automática
   8:../intcontroller.c **** **    Facultad de Informática. Universidad Complutense de Madrid
   9:../intcontroller.c **** **
  10:../intcontroller.c **** **  Propósito:
  11:../intcontroller.c **** **    Contiene las implementación del módulo intcontroller
  12:../intcontroller.c **** **
  13:../intcontroller.c **** **-----------------------------------------------------------------*/
  14:../intcontroller.c **** 
  15:../intcontroller.c **** /*--- ficheros de cabecera ---*/
  16:../intcontroller.c **** #include "44b.h"
  17:../intcontroller.c **** #include "intcontroller.h"
  18:../intcontroller.c **** 
  19:../intcontroller.c **** void ic_init(void)
  20:../intcontroller.c **** {
 1706              		.loc 1 20 0
 1707              		.cfi_startproc
 1708              		@ Function supports interworking.
 1709              		@ args = 0, pretend = 0, frame = 0
 1710              		@ frame_needed = 1, uses_anonymous_args = 0
 1711 0000 0DC0A0E1 		mov	ip, sp
 1712              	.LCFI0:
 1713              		.cfi_def_cfa_register 12
 1714 0004 00D82DE9 		stmfd	sp!, {fp, ip, lr, pc}
 1715 0008 04B04CE2 		sub	fp, ip, #4
 1716              		.cfi_offset 14, -8
 1717              		.cfi_offset 13, -12
 1718              		.cfi_offset 11, -16
 1719              	.LCFI1:
 1720              		.cfi_def_cfa 11, 4
  21:../intcontroller.c **** 	/* Configuración por defector del controlador de interrupciones:
  22:../intcontroller.c **** 	 *    Lineas IRQ y FIQ no habilitadas
  23:../intcontroller.c **** 	 *    Linea IRQ en modo no vectorizado
  24:../intcontroller.c **** 	 *    Todo por la línea IRQ
  25:../intcontroller.c **** 	 *    Todas las interrupciones enmascaradas
  26:../intcontroller.c **** 	 **/
  27:../intcontroller.c **** 	rINTMOD = 0x0; // Configura las lineas como de tipo IRQ
 1721              		.loc 1 27 0
 1722 000c 28309FE5 		ldr	r3, .L2
 1723 0010 0020A0E3 		mov	r2, #0
 1724 0014 002083E5 		str	r2, [r3, #0]
  28:../intcontroller.c **** 	rINTCON = 0x7; // IRQ y FIQ enmascaradas, IRQ en modo no vectorizado
 1725              		.loc 1 28 0
 1726 0018 1E36A0E3 		mov	r3, #31457280
 1727 001c 0720A0E3 		mov	r2, #7
 1728 0020 002083E5 		str	r2, [r3, #0]
  29:../intcontroller.c **** 	rINTMSK = ~(0x0); // Enmascara todas las lineas
 1729              		.loc 1 29 0
 1730 0024 14309FE5 		ldr	r3, .L2+4
 1731 0028 0020E0E3 		mvn	r2, #0
 1732 002c 002083E5 		str	r2, [r3, #0]
  30:../intcontroller.c **** }
 1733              		.loc 1 30 0
 1734 0030 0CD04BE2 		sub	sp, fp, #12
 1735 0034 00689DE8 		ldmfd	sp, {fp, sp, lr}
 1736 0038 1EFF2FE1 		bx	lr
 1737              	.L3:
 1738              		.align	2
 1739              	.L2:
 1740 003c 0800E001 		.word	31457288
 1741 0040 0C00E001 		.word	31457292
 1742              		.cfi_endproc
 1743              	.LFE0:
 1745              		.align	2
 1746              		.global	ic_conf_irq
 1748              	ic_conf_irq:
 1749              	.LFB1:
  31:../intcontroller.c **** 
  32:../intcontroller.c **** int ic_conf_irq(enum enable st, enum int_vec vec)
  33:../intcontroller.c **** {
 1750              		.loc 1 33 0
 1751              		.cfi_startproc
 1752              		@ Function supports interworking.
 1753              		@ args = 0, pretend = 0, frame = 16
 1754              		@ frame_needed = 1, uses_anonymous_args = 0
 1755 0044 0DC0A0E1 		mov	ip, sp
 1756              	.LCFI2:
 1757              		.cfi_def_cfa_register 12
 1758 0048 00D82DE9 		stmfd	sp!, {fp, ip, lr, pc}
 1759 004c 04B04CE2 		sub	fp, ip, #4
 1760              		.cfi_offset 14, -8
 1761              		.cfi_offset 13, -12
 1762              		.cfi_offset 11, -16
 1763              	.LCFI3:
 1764              		.cfi_def_cfa 11, 4
 1765 0050 10D04DE2 		sub	sp, sp, #16
 1766 0054 0020A0E1 		mov	r2, r0
 1767 0058 0130A0E1 		mov	r3, r1
 1768 005c 15204BE5 		strb	r2, [fp, #-21]
 1769 0060 16304BE5 		strb	r3, [fp, #-22]
  34:../intcontroller.c **** 	int conf = rINTCON;
 1770              		.loc 1 34 0
 1771 0064 1E36A0E3 		mov	r3, #31457280
 1772 0068 003093E5 		ldr	r3, [r3, #0]
 1773 006c 10300BE5 		str	r3, [fp, #-16]
  35:../intcontroller.c **** 
  36:../intcontroller.c **** 	if (st != ENABLE && st != DISABLE)
 1774              		.loc 1 36 0
 1775 0070 15305BE5 		ldrb	r3, [fp, #-21]	@ zero_extendqisi2
 1776 0074 010053E3 		cmp	r3, #1
 1777 0078 0400000A 		beq	.L5
 1778              		.loc 1 36 0 is_stmt 0 discriminator 1
 1779 007c 15305BE5 		ldrb	r3, [fp, #-21]	@ zero_extendqisi2
 1780 0080 000053E3 		cmp	r3, #0
 1781 0084 0100000A 		beq	.L5
  37:../intcontroller.c **** 		return -1;
 1782              		.loc 1 37 0 is_stmt 1
 1783 0088 0030E0E3 		mvn	r3, #0
 1784 008c 170000EA 		b	.L6
 1785              	.L5:
  38:../intcontroller.c **** 
  39:../intcontroller.c **** 	if (vec == VEC) {
 1786              		.loc 1 39 0
 1787 0090 16305BE5 		ldrb	r3, [fp, #-22]	@ zero_extendqisi2
 1788 0094 000053E3 		cmp	r3, #0
 1789 0098 0300001A 		bne	.L7
  40:../intcontroller.c ****         conf = conf & ~(1 << 2);
 1790              		.loc 1 40 0
 1791 009c 10301BE5 		ldr	r3, [fp, #-16]
 1792 00a0 0430C3E3 		bic	r3, r3, #4
 1793 00a4 10300BE5 		str	r3, [fp, #-16]
 1794 00a8 020000EA 		b	.L8
 1795              	.L7:
  41:../intcontroller.c ****     }
  42:../intcontroller.c **** 	else {
  43:../intcontroller.c ****         conf = conf | (1 << 2);
 1796              		.loc 1 43 0
 1797 00ac 10301BE5 		ldr	r3, [fp, #-16]
 1798 00b0 043083E3 		orr	r3, r3, #4
 1799 00b4 10300BE5 		str	r3, [fp, #-16]
 1800              	.L8:
  44:../intcontroller.c ****     }
  45:../intcontroller.c **** 
  46:../intcontroller.c **** 	if (st == ENABLE) {
 1801              		.loc 1 46 0
 1802 00b8 15305BE5 		ldrb	r3, [fp, #-21]	@ zero_extendqisi2
 1803 00bc 010053E3 		cmp	r3, #1
 1804 00c0 0300001A 		bne	.L9
  47:../intcontroller.c ****         conf = conf & ~(1 << 1);
 1805              		.loc 1 47 0
 1806 00c4 10301BE5 		ldr	r3, [fp, #-16]
 1807 00c8 0230C3E3 		bic	r3, r3, #2
 1808 00cc 10300BE5 		str	r3, [fp, #-16]
 1809 00d0 020000EA 		b	.L10
 1810              	.L9:
  48:../intcontroller.c ****     }
  49:../intcontroller.c **** 	else {
  50:../intcontroller.c ****         conf = conf | (1 << 1);
 1811              		.loc 1 50 0
 1812 00d4 10301BE5 		ldr	r3, [fp, #-16]
 1813 00d8 023083E3 		orr	r3, r3, #2
 1814 00dc 10300BE5 		str	r3, [fp, #-16]
 1815              	.L10:
  51:../intcontroller.c ****     }
  52:../intcontroller.c **** 
  53:../intcontroller.c **** 	rINTCON = conf;
 1816              		.loc 1 53 0
 1817 00e0 1E36A0E3 		mov	r3, #31457280
 1818 00e4 10201BE5 		ldr	r2, [fp, #-16]
 1819 00e8 002083E5 		str	r2, [r3, #0]
  54:../intcontroller.c **** 	return 0;
 1820              		.loc 1 54 0
 1821 00ec 0030A0E3 		mov	r3, #0
 1822              	.L6:
  55:../intcontroller.c **** }
 1823              		.loc 1 55 0
 1824 00f0 0300A0E1 		mov	r0, r3
 1825 00f4 0CD04BE2 		sub	sp, fp, #12
 1826 00f8 00689DE8 		ldmfd	sp, {fp, sp, lr}
 1827 00fc 1EFF2FE1 		bx	lr
 1828              		.cfi_endproc
 1829              	.LFE1:
 1831              		.align	2
 1832              		.global	ic_conf_fiq
 1834              	ic_conf_fiq:
 1835              	.LFB2:
  56:../intcontroller.c **** 
  57:../intcontroller.c **** int ic_conf_fiq(enum enable st)
  58:../intcontroller.c **** {
 1836              		.loc 1 58 0
 1837              		.cfi_startproc
 1838              		@ Function supports interworking.
 1839              		@ args = 0, pretend = 0, frame = 16
 1840              		@ frame_needed = 1, uses_anonymous_args = 0
 1841 0100 0DC0A0E1 		mov	ip, sp
 1842              	.LCFI4:
 1843              		.cfi_def_cfa_register 12
 1844 0104 00D82DE9 		stmfd	sp!, {fp, ip, lr, pc}
 1845 0108 04B04CE2 		sub	fp, ip, #4
 1846              		.cfi_offset 14, -8
 1847              		.cfi_offset 13, -12
 1848              		.cfi_offset 11, -16
 1849              	.LCFI5:
 1850              		.cfi_def_cfa 11, 4
 1851 010c 10D04DE2 		sub	sp, sp, #16
 1852 0110 0030A0E1 		mov	r3, r0
 1853 0114 15304BE5 		strb	r3, [fp, #-21]
  59:../intcontroller.c **** 	int ret = 0;
 1854              		.loc 1 59 0
 1855 0118 0030A0E3 		mov	r3, #0
 1856 011c 10300BE5 		str	r3, [fp, #-16]
  60:../intcontroller.c **** 
  61:../intcontroller.c **** 	if (st == ENABLE) {
 1857              		.loc 1 61 0
 1858 0120 15305BE5 		ldrb	r3, [fp, #-21]	@ zero_extendqisi2
 1859 0124 010053E3 		cmp	r3, #1
 1860 0128 0500001A 		bne	.L12
  62:../intcontroller.c ****         rINTCON = rINTCON & ~(1);
 1861              		.loc 1 62 0
 1862 012c 1E36A0E3 		mov	r3, #31457280
 1863 0130 1E26A0E3 		mov	r2, #31457280
 1864 0134 002092E5 		ldr	r2, [r2, #0]
 1865 0138 0120C2E3 		bic	r2, r2, #1
 1866 013c 002083E5 		str	r2, [r3, #0]
 1867 0140 0A0000EA 		b	.L13
 1868              	.L12:
  63:../intcontroller.c ****     }
  64:../intcontroller.c **** 	else if (st == DISABLE) {
 1869              		.loc 1 64 0
 1870 0144 15305BE5 		ldrb	r3, [fp, #-21]	@ zero_extendqisi2
 1871 0148 000053E3 		cmp	r3, #0
 1872 014c 0500001A 		bne	.L14
  65:../intcontroller.c ****         rINTCON = rINTCON | 1;
 1873              		.loc 1 65 0
 1874 0150 1E36A0E3 		mov	r3, #31457280
 1875 0154 1E26A0E3 		mov	r2, #31457280
 1876 0158 002092E5 		ldr	r2, [r2, #0]
 1877 015c 012082E3 		orr	r2, r2, #1
 1878 0160 002083E5 		str	r2, [r3, #0]
 1879 0164 010000EA 		b	.L13
 1880              	.L14:
  66:../intcontroller.c ****     }
  67:../intcontroller.c **** 	else
  68:../intcontroller.c **** 		ret = -1;
 1881              		.loc 1 68 0
 1882 0168 0030E0E3 		mvn	r3, #0
 1883 016c 10300BE5 		str	r3, [fp, #-16]
 1884              	.L13:
  69:../intcontroller.c **** 
  70:../intcontroller.c **** 	return ret;
 1885              		.loc 1 70 0
 1886 0170 10301BE5 		ldr	r3, [fp, #-16]
  71:../intcontroller.c **** }
 1887              		.loc 1 71 0
 1888 0174 0300A0E1 		mov	r0, r3
 1889 0178 0CD04BE2 		sub	sp, fp, #12
 1890 017c 00689DE8 		ldmfd	sp, {fp, sp, lr}
 1891 0180 1EFF2FE1 		bx	lr
 1892              		.cfi_endproc
 1893              	.LFE2:
 1895              		.align	2
 1896              		.global	ic_conf_line
 1898              	ic_conf_line:
 1899              	.LFB3:
  72:../intcontroller.c **** 
  73:../intcontroller.c **** int ic_conf_line(enum int_line line, enum int_mode mode)
  74:../intcontroller.c **** {
 1900              		.loc 1 74 0
 1901              		.cfi_startproc
 1902              		@ Function supports interworking.
 1903              		@ args = 0, pretend = 0, frame = 16
 1904              		@ frame_needed = 1, uses_anonymous_args = 0
 1905 0184 0DC0A0E1 		mov	ip, sp
 1906              	.LCFI6:
 1907              		.cfi_def_cfa_register 12
 1908 0188 00D82DE9 		stmfd	sp!, {fp, ip, lr, pc}
 1909 018c 04B04CE2 		sub	fp, ip, #4
 1910              		.cfi_offset 14, -8
 1911              		.cfi_offset 13, -12
 1912              		.cfi_offset 11, -16
 1913              	.LCFI7:
 1914              		.cfi_def_cfa 11, 4
 1915 0190 10D04DE2 		sub	sp, sp, #16
 1916 0194 0020A0E1 		mov	r2, r0
 1917 0198 0130A0E1 		mov	r3, r1
 1918 019c 15204BE5 		strb	r2, [fp, #-21]
 1919 01a0 16304BE5 		strb	r3, [fp, #-22]
  75:../intcontroller.c **** 	unsigned int bit = INT_BIT(line);
 1920              		.loc 1 75 0
 1921 01a4 15305BE5 		ldrb	r3, [fp, #-21]	@ zero_extendqisi2
 1922 01a8 0120A0E3 		mov	r2, #1
 1923 01ac 1233A0E1 		mov	r3, r2, asl r3
 1924 01b0 10300BE5 		str	r3, [fp, #-16]
  76:../intcontroller.c **** 
  77:../intcontroller.c **** 	if (line < 0 || line > 26)
 1925              		.loc 1 77 0
 1926 01b4 15305BE5 		ldrb	r3, [fp, #-21]	@ zero_extendqisi2
 1927 01b8 1A0053E3 		cmp	r3, #26
 1928 01bc 0100009A 		bls	.L16
  78:../intcontroller.c **** 		return -1;
 1929              		.loc 1 78 0
 1930 01c0 0030E0E3 		mvn	r3, #0
 1931 01c4 190000EA 		b	.L17
 1932              	.L16:
  79:../intcontroller.c **** 
  80:../intcontroller.c **** 	if (mode != IRQ && mode != FIQ)
 1933              		.loc 1 80 0
 1934 01c8 16305BE5 		ldrb	r3, [fp, #-22]	@ zero_extendqisi2
 1935 01cc 000053E3 		cmp	r3, #0
 1936 01d0 0400000A 		beq	.L18
 1937              		.loc 1 80 0 is_stmt 0 discriminator 1
 1938 01d4 16305BE5 		ldrb	r3, [fp, #-22]	@ zero_extendqisi2
 1939 01d8 010053E3 		cmp	r3, #1
 1940 01dc 0100000A 		beq	.L18
  81:../intcontroller.c **** 		return -1;
 1941              		.loc 1 81 0 is_stmt 1
 1942 01e0 0030E0E3 		mvn	r3, #0
 1943 01e4 110000EA 		b	.L17
 1944              	.L18:
  82:../intcontroller.c **** 
  83:../intcontroller.c **** 	if (mode == IRQ) {
 1945              		.loc 1 83 0
 1946 01e8 16305BE5 		ldrb	r3, [fp, #-22]	@ zero_extendqisi2
 1947 01ec 000053E3 		cmp	r3, #0
 1948 01f0 0700001A 		bne	.L19
  84:../intcontroller.c ****         rINTMOD = rINTMOD & ~(bit);
 1949              		.loc 1 84 0
 1950 01f4 44309FE5 		ldr	r3, .L21
 1951 01f8 40209FE5 		ldr	r2, .L21
 1952 01fc 001092E5 		ldr	r1, [r2, #0]
 1953 0200 10201BE5 		ldr	r2, [fp, #-16]
 1954 0204 0220E0E1 		mvn	r2, r2
 1955 0208 022001E0 		and	r2, r1, r2
 1956 020c 002083E5 		str	r2, [r3, #0]
 1957 0210 050000EA 		b	.L20
 1958              	.L19:
  85:../intcontroller.c ****     }
  86:../intcontroller.c **** 	else {
  87:../intcontroller.c ****         rINTMOD = rINTMOD | (bit);
 1959              		.loc 1 87 0
 1960 0214 24309FE5 		ldr	r3, .L21
 1961 0218 20209FE5 		ldr	r2, .L21
 1962 021c 001092E5 		ldr	r1, [r2, #0]
 1963 0220 10201BE5 		ldr	r2, [fp, #-16]
 1964 0224 022081E1 		orr	r2, r1, r2
 1965 0228 002083E5 		str	r2, [r3, #0]
 1966              	.L20:
  88:../intcontroller.c ****     }
  89:../intcontroller.c **** 
  90:../intcontroller.c **** 	return 0;
 1967              		.loc 1 90 0
 1968 022c 0030A0E3 		mov	r3, #0
 1969              	.L17:
  91:../intcontroller.c **** }
 1970              		.loc 1 91 0
 1971 0230 0300A0E1 		mov	r0, r3
 1972 0234 0CD04BE2 		sub	sp, fp, #12
 1973 0238 00689DE8 		ldmfd	sp, {fp, sp, lr}
 1974 023c 1EFF2FE1 		bx	lr
 1975              	.L22:
 1976              		.align	2
 1977              	.L21:
 1978 0240 0800E001 		.word	31457288
 1979              		.cfi_endproc
 1980              	.LFE3:
 1982              		.align	2
 1983              		.global	ic_enable
 1985              	ic_enable:
 1986              	.LFB4:
  92:../intcontroller.c **** 
  93:../intcontroller.c **** int ic_enable(enum int_line line)
  94:../intcontroller.c **** {
 1987              		.loc 1 94 0
 1988              		.cfi_startproc
 1989              		@ Function supports interworking.
 1990              		@ args = 0, pretend = 0, frame = 16
 1991              		@ frame_needed = 1, uses_anonymous_args = 0
 1992 0244 0DC0A0E1 		mov	ip, sp
 1993              	.LCFI8:
 1994              		.cfi_def_cfa_register 12
 1995 0248 00D82DE9 		stmfd	sp!, {fp, ip, lr, pc}
 1996 024c 04B04CE2 		sub	fp, ip, #4
 1997              		.cfi_offset 14, -8
 1998              		.cfi_offset 13, -12
 1999              		.cfi_offset 11, -16
 2000              	.LCFI9:
 2001              		.cfi_def_cfa 11, 4
 2002 0250 10D04DE2 		sub	sp, sp, #16
 2003 0254 0030A0E1 		mov	r3, r0
 2004 0258 15304BE5 		strb	r3, [fp, #-21]
  95:../intcontroller.c **** 	if (line < 0 || line > 26)
 2005              		.loc 1 95 0
 2006 025c 15305BE5 		ldrb	r3, [fp, #-21]	@ zero_extendqisi2
 2007 0260 1A0053E3 		cmp	r3, #26
 2008 0264 0100009A 		bls	.L24
  96:../intcontroller.c **** 		return -1;
 2009              		.loc 1 96 0
 2010 0268 0030E0E3 		mvn	r3, #0
 2011 026c 0B0000EA 		b	.L25
 2012              	.L24:
  97:../intcontroller.c ****     
  98:../intcontroller.c ****     unsigned int bit = INT_BIT(line);
 2013              		.loc 1 98 0
 2014 0270 15305BE5 		ldrb	r3, [fp, #-21]	@ zero_extendqisi2
 2015 0274 0120A0E3 		mov	r2, #1
 2016 0278 1233A0E1 		mov	r3, r2, asl r3
 2017 027c 10300BE5 		str	r3, [fp, #-16]
  99:../intcontroller.c ****     rINTMSK = rINTMSK & ~(bit);
 2018              		.loc 1 99 0
 2019 0280 28309FE5 		ldr	r3, .L26
 2020 0284 24209FE5 		ldr	r2, .L26
 2021 0288 001092E5 		ldr	r1, [r2, #0]
 2022 028c 10201BE5 		ldr	r2, [fp, #-16]
 2023 0290 0220E0E1 		mvn	r2, r2
 2024 0294 022001E0 		and	r2, r1, r2
 2025 0298 002083E5 		str	r2, [r3, #0]
 100:../intcontroller.c **** 
 101:../intcontroller.c **** 	return 0;
 2026              		.loc 1 101 0
 2027 029c 0030A0E3 		mov	r3, #0
 2028              	.L25:
 102:../intcontroller.c **** }
 2029              		.loc 1 102 0
 2030 02a0 0300A0E1 		mov	r0, r3
 2031 02a4 0CD04BE2 		sub	sp, fp, #12
 2032 02a8 00689DE8 		ldmfd	sp, {fp, sp, lr}
 2033 02ac 1EFF2FE1 		bx	lr
 2034              	.L27:
 2035              		.align	2
 2036              	.L26:
 2037 02b0 0C00E001 		.word	31457292
 2038              		.cfi_endproc
 2039              	.LFE4:
 2041              		.align	2
 2042              		.global	ic_disable
 2044              	ic_disable:
 2045              	.LFB5:
 103:../intcontroller.c **** 
 104:../intcontroller.c **** int ic_disable(enum int_line line)
 105:../intcontroller.c **** {
 2046              		.loc 1 105 0
 2047              		.cfi_startproc
 2048              		@ Function supports interworking.
 2049              		@ args = 0, pretend = 0, frame = 16
 2050              		@ frame_needed = 1, uses_anonymous_args = 0
 2051 02b4 0DC0A0E1 		mov	ip, sp
 2052              	.LCFI10:
 2053              		.cfi_def_cfa_register 12
 2054 02b8 00D82DE9 		stmfd	sp!, {fp, ip, lr, pc}
 2055 02bc 04B04CE2 		sub	fp, ip, #4
 2056              		.cfi_offset 14, -8
 2057              		.cfi_offset 13, -12
 2058              		.cfi_offset 11, -16
 2059              	.LCFI11:
 2060              		.cfi_def_cfa 11, 4
 2061 02c0 10D04DE2 		sub	sp, sp, #16
 2062 02c4 0030A0E1 		mov	r3, r0
 2063 02c8 15304BE5 		strb	r3, [fp, #-21]
 106:../intcontroller.c **** 	if (line < 0 || line > 26)
 2064              		.loc 1 106 0
 2065 02cc 15305BE5 		ldrb	r3, [fp, #-21]	@ zero_extendqisi2
 2066 02d0 1A0053E3 		cmp	r3, #26
 2067 02d4 0100009A 		bls	.L29
 107:../intcontroller.c **** 		return -1;
 2068              		.loc 1 107 0
 2069 02d8 0030E0E3 		mvn	r3, #0
 2070 02dc 0A0000EA 		b	.L30
 2071              	.L29:
 108:../intcontroller.c **** 
 109:../intcontroller.c ****     unsigned int bit = INT_BIT(line);
 2072              		.loc 1 109 0
 2073 02e0 15305BE5 		ldrb	r3, [fp, #-21]	@ zero_extendqisi2
 2074 02e4 0120A0E3 		mov	r2, #1
 2075 02e8 1233A0E1 		mov	r3, r2, asl r3
 2076 02ec 10300BE5 		str	r3, [fp, #-16]
 110:../intcontroller.c ****     rINTMSK = rINTMSK | (bit);
 2077              		.loc 1 110 0
 2078 02f0 24309FE5 		ldr	r3, .L31
 2079 02f4 20209FE5 		ldr	r2, .L31
 2080 02f8 001092E5 		ldr	r1, [r2, #0]
 2081 02fc 10201BE5 		ldr	r2, [fp, #-16]
 2082 0300 022081E1 		orr	r2, r1, r2
 2083 0304 002083E5 		str	r2, [r3, #0]
 111:../intcontroller.c **** 	
 112:../intcontroller.c **** 	return 0;
 2084              		.loc 1 112 0
 2085 0308 0030A0E3 		mov	r3, #0
 2086              	.L30:
 113:../intcontroller.c **** }
 2087              		.loc 1 113 0
 2088 030c 0300A0E1 		mov	r0, r3
 2089 0310 0CD04BE2 		sub	sp, fp, #12
 2090 0314 00689DE8 		ldmfd	sp, {fp, sp, lr}
 2091 0318 1EFF2FE1 		bx	lr
 2092              	.L32:
 2093              		.align	2
 2094              	.L31:
 2095 031c 0C00E001 		.word	31457292
 2096              		.cfi_endproc
 2097              	.LFE5:
 2099              		.align	2
 2100              		.global	ic_cleanflag
 2102              	ic_cleanflag:
 2103              	.LFB6:
 114:../intcontroller.c **** 
 115:../intcontroller.c **** int ic_cleanflag(enum int_line line)
 116:../intcontroller.c **** {
 2104              		.loc 1 116 0
 2105              		.cfi_startproc
 2106              		@ Function supports interworking.
 2107              		@ args = 0, pretend = 0, frame = 16
 2108              		@ frame_needed = 1, uses_anonymous_args = 0
 2109 0320 0DC0A0E1 		mov	ip, sp
 2110              	.LCFI12:
 2111              		.cfi_def_cfa_register 12
 2112 0324 00D82DE9 		stmfd	sp!, {fp, ip, lr, pc}
 2113 0328 04B04CE2 		sub	fp, ip, #4
 2114              		.cfi_offset 14, -8
 2115              		.cfi_offset 13, -12
 2116              		.cfi_offset 11, -16
 2117              	.LCFI13:
 2118              		.cfi_def_cfa 11, 4
 2119 032c 10D04DE2 		sub	sp, sp, #16
 2120 0330 0030A0E1 		mov	r3, r0
 2121 0334 15304BE5 		strb	r3, [fp, #-21]
 117:../intcontroller.c **** 	int bit;
 118:../intcontroller.c **** 
 119:../intcontroller.c **** 	if (line < 0 || line > 26)
 2122              		.loc 1 119 0
 2123 0338 15305BE5 		ldrb	r3, [fp, #-21]	@ zero_extendqisi2
 2124 033c 1A0053E3 		cmp	r3, #26
 2125 0340 0100009A 		bls	.L34
 120:../intcontroller.c **** 		return -1;
 2126              		.loc 1 120 0
 2127 0344 0030E0E3 		mvn	r3, #0
 2128 0348 170000EA 		b	.L35
 2129              	.L34:
 121:../intcontroller.c **** 
 122:../intcontroller.c **** 	bit = INT_BIT(line);
 2130              		.loc 1 122 0
 2131 034c 15305BE5 		ldrb	r3, [fp, #-21]	@ zero_extendqisi2
 2132 0350 0120A0E3 		mov	r2, #1
 2133 0354 1233A0E1 		mov	r3, r2, asl r3
 2134 0358 10300BE5 		str	r3, [fp, #-16]
 123:../intcontroller.c **** 
 124:../intcontroller.c **** 	if (rINTMOD & bit) {
 2135              		.loc 1 124 0
 2136 035c 58309FE5 		ldr	r3, .L38
 2137 0360 002093E5 		ldr	r2, [r3, #0]
 2138 0364 10301BE5 		ldr	r3, [fp, #-16]
 2139 0368 033002E0 		and	r3, r2, r3
 2140 036c 000053E3 		cmp	r3, #0
 2141 0370 0600000A 		beq	.L36
 125:../intcontroller.c ****         rF_ISPC = rF_ISPC | bit;
 2142              		.loc 1 125 0
 2143 0374 44309FE5 		ldr	r3, .L38+4
 2144 0378 40209FE5 		ldr	r2, .L38+4
 2145 037c 001092E5 		ldr	r1, [r2, #0]
 2146 0380 10201BE5 		ldr	r2, [fp, #-16]
 2147 0384 022081E1 		orr	r2, r1, r2
 2148 0388 002083E5 		str	r2, [r3, #0]
 2149 038c 050000EA 		b	.L37
 2150              	.L36:
 126:../intcontroller.c ****     }
 127:../intcontroller.c **** 	else {
 128:../intcontroller.c ****         rI_ISPC = rI_ISPC | bit;
 2151              		.loc 1 128 0
 2152 0390 2C309FE5 		ldr	r3, .L38+8
 2153 0394 28209FE5 		ldr	r2, .L38+8
 2154 0398 001092E5 		ldr	r1, [r2, #0]
 2155 039c 10201BE5 		ldr	r2, [fp, #-16]
 2156 03a0 022081E1 		orr	r2, r1, r2
 2157 03a4 002083E5 		str	r2, [r3, #0]
 2158              	.L37:
 129:../intcontroller.c ****     }
 130:../intcontroller.c **** 
 131:../intcontroller.c **** 	return 0;
 2159              		.loc 1 131 0
 2160 03a8 0030A0E3 		mov	r3, #0
 2161              	.L35:
 132:../intcontroller.c **** }
 2162              		.loc 1 132 0
 2163 03ac 0300A0E1 		mov	r0, r3
 2164 03b0 0CD04BE2 		sub	sp, fp, #12
 2165 03b4 00689DE8 		ldmfd	sp, {fp, sp, lr}
 2166 03b8 1EFF2FE1 		bx	lr
 2167              	.L39:
 2168              		.align	2
 2169              	.L38:
 2170 03bc 0800E001 		.word	31457288
 2171 03c0 3C00E001 		.word	31457340
 2172 03c4 2400E001 		.word	31457316
 2173              		.cfi_endproc
 2174              	.LFE6:
 2176              	.Letext0:
DEFINED SYMBOLS
                            *ABS*:00000000 intcontroller.c
C:\Users\Celia\AppData\Local\Temp\ccQZ1yJ5.s:1701   .text:00000000 $a
C:\Users\Celia\AppData\Local\Temp\ccQZ1yJ5.s:1704   .text:00000000 ic_init
C:\Users\Celia\AppData\Local\Temp\ccQZ1yJ5.s:1740   .text:0000003c $d
C:\Users\Celia\AppData\Local\Temp\ccQZ1yJ5.s:1745   .text:00000044 $a
C:\Users\Celia\AppData\Local\Temp\ccQZ1yJ5.s:1748   .text:00000044 ic_conf_irq
C:\Users\Celia\AppData\Local\Temp\ccQZ1yJ5.s:1834   .text:00000100 ic_conf_fiq
C:\Users\Celia\AppData\Local\Temp\ccQZ1yJ5.s:1898   .text:00000184 ic_conf_line
C:\Users\Celia\AppData\Local\Temp\ccQZ1yJ5.s:1978   .text:00000240 $d
C:\Users\Celia\AppData\Local\Temp\ccQZ1yJ5.s:1982   .text:00000244 $a
C:\Users\Celia\AppData\Local\Temp\ccQZ1yJ5.s:1985   .text:00000244 ic_enable
C:\Users\Celia\AppData\Local\Temp\ccQZ1yJ5.s:2037   .text:000002b0 $d
C:\Users\Celia\AppData\Local\Temp\ccQZ1yJ5.s:2041   .text:000002b4 $a
C:\Users\Celia\AppData\Local\Temp\ccQZ1yJ5.s:2044   .text:000002b4 ic_disable
C:\Users\Celia\AppData\Local\Temp\ccQZ1yJ5.s:2095   .text:0000031c $d
C:\Users\Celia\AppData\Local\Temp\ccQZ1yJ5.s:2099   .text:00000320 $a
C:\Users\Celia\AppData\Local\Temp\ccQZ1yJ5.s:2102   .text:00000320 ic_cleanflag
C:\Users\Celia\AppData\Local\Temp\ccQZ1yJ5.s:2170   .text:000003bc $d
                     .debug_frame:00000010 $d

NO UNDEFINED SYMBOLS
