.ALIASES
_    G0(VCC_AND=VCC_PG IN1_AND=A0 IN2_AND=B0 OUT_AND=G0 GND_AND=0 ) CN 
+@GP_4BIT_BLOCK.PG_BLOCK(sch_1):AND1@GP_4BIT_BLOCK.AND_BLOCK(sch_1)
M_G0_M2          G0.M2(d=G0_N03392 g=A0 s=0 b=0 ) CN
+@GP_4BIT_BLOCK.PG_BLOCK(sch_1):AND1@GP_4BIT_BLOCK.AND_BLOCK(sch_1):INS3456@BREAKOUT.MbreakN4.Normal(chips)
M_G0_M1          G0.M1(d=G0_A_NAND_B g=B0 s=G0_N03392 b=0 ) CN
+@GP_4BIT_BLOCK.PG_BLOCK(sch_1):AND1@GP_4BIT_BLOCK.AND_BLOCK(sch_1):INS3304@BREAKOUT.MbreakN4.Normal(chips)
M_G0_M3          G0.M3(d=G0 g=G0_A_NAND_B s=0 b=0 ) CN
+@GP_4BIT_BLOCK.PG_BLOCK(sch_1):AND1@GP_4BIT_BLOCK.AND_BLOCK(sch_1):INS3356@BREAKOUT.MbreakN4.Normal(chips)
M_G0_M4          G0.M4(d=G0 g=G0_A_NAND_B s=VCC_PG b=VCC_PG ) CN
+@GP_4BIT_BLOCK.PG_BLOCK(sch_1):AND1@GP_4BIT_BLOCK.AND_BLOCK(sch_1):INS3188@BREAKOUT.MbreakP4.Normal(chips)
M_G0_M6          G0.M6(d=G0_A_NAND_B g=B0 s=VCC_PG b=VCC_PG ) CN
+@GP_4BIT_BLOCK.PG_BLOCK(sch_1):AND1@GP_4BIT_BLOCK.AND_BLOCK(sch_1):INS3124@BREAKOUT.MbreakP4.Normal(chips)
M_G0_M5          G0.M5(d=G0_A_NAND_B g=A0 s=VCC_PG b=VCC_PG ) CN
+@GP_4BIT_BLOCK.PG_BLOCK(sch_1):AND1@GP_4BIT_BLOCK.AND_BLOCK(sch_1):INS3094@BREAKOUT.MbreakP4.Normal(chips)
_    _(G0.A_NAND_B=G0_A_NAND_B)
_    _(G0.GND_AND=0)
_    _(G0.IN1_AND=A0)
_    _(G0.IN2_AND=B0)
_    _(G0.B=B0)
_    _(G0.OUT_AND=G0)
_    _(G0.VCC_AND=VCC_PG)
_    P0(IN1_XOR=A0 IN2_XOR=B0 GND_XOR=0 VCC_XOR=VCC_PG OUT_XOR=P0 ) CN 
+@GP_4BIT_BLOCK.PG_BLOCK(sch_1):P0@GP_4BIT_BLOCK.XOR_BLOCK(sch_1)
M_P0_M105          P0.M105(d=P0_OUT1_XNOR g=A0 s=P0_N14272 b=VCC_PG ) CN
+@GP_4BIT_BLOCK.PG_BLOCK(sch_1):P0@GP_4BIT_BLOCK.XOR_BLOCK(sch_1):INS14300@BREAKOUT.MbreakP4.Normal(chips)
M_P0_M102          P0.M102(d=P0_N14272 g=B0 s=VCC_PG b=VCC_PG ) CN
+@GP_4BIT_BLOCK.PG_BLOCK(sch_1):P0@GP_4BIT_BLOCK.XOR_BLOCK(sch_1):INS14080@BREAKOUT.MbreakP4.Normal(chips)
M_P0_M106          P0.M106(d=P0_IN2_INV g=B0 s=VCC_PG b=VCC_PG ) CN
+@GP_4BIT_BLOCK.PG_BLOCK(sch_1):P0@GP_4BIT_BLOCK.XOR_BLOCK(sch_1):INS14012@BREAKOUT.MbreakP4.Normal(chips)
M_P0_M1          P0.M1(d=P0_OUT1_XNOR g=P0_IN1_INV s=P0_N14654 b=0 ) CN
+@GP_4BIT_BLOCK.PG_BLOCK(sch_1):P0@GP_4BIT_BLOCK.XOR_BLOCK(sch_1):INS14506@BREAKOUT.MbreakN4.Normal(chips)
M_P0_M101          P0.M101(d=P0_N14272 g=P0_IN1_INV s=VCC_PG b=VCC_PG ) CN
+@GP_4BIT_BLOCK.PG_BLOCK(sch_1):P0@GP_4BIT_BLOCK.XOR_BLOCK(sch_1):INS14050@BREAKOUT.MbreakP4.Normal(chips)
M_P0_M4          P0.M4(d=P0_N14660 g=P0_IN2_INV s=0 b=0 ) CN
+@GP_4BIT_BLOCK.PG_BLOCK(sch_1):P0@GP_4BIT_BLOCK.XOR_BLOCK(sch_1):INS14730@BREAKOUT.MbreakN4.Normal(chips)
M_P0_M3          P0.M3(d=P0_OUT1_XNOR g=A0 s=P0_N14660 b=0 ) CN
+@GP_4BIT_BLOCK.PG_BLOCK(sch_1):P0@GP_4BIT_BLOCK.XOR_BLOCK(sch_1):INS14544@BREAKOUT.MbreakN4.Normal(chips)
M_P0_M108          P0.M108(d=P0 g=P0_OUT1_XNOR s=0 b=0 ) CN
+@GP_4BIT_BLOCK.PG_BLOCK(sch_1):P0@GP_4BIT_BLOCK.XOR_BLOCK(sch_1):INS14578@BREAKOUT.MbreakN4.Normal(chips)
M_P0_M6          P0.M6(d=P0_IN2_INV g=B0 s=0 b=0 ) CN
+@GP_4BIT_BLOCK.PG_BLOCK(sch_1):P0@GP_4BIT_BLOCK.XOR_BLOCK(sch_1):INS14240@BREAKOUT.MbreakN4.Normal(chips)
M_P0_M107          P0.M107(d=P0 g=P0_OUT1_XNOR s=VCC_PG b=VCC_PG ) CN
+@GP_4BIT_BLOCK.PG_BLOCK(sch_1):P0@GP_4BIT_BLOCK.XOR_BLOCK(sch_1):INS14376@BREAKOUT.MbreakP4.Normal(chips)
M_P0_M2          P0.M2(d=P0_N14654 g=B0 s=0 b=0 ) CN
+@GP_4BIT_BLOCK.PG_BLOCK(sch_1):P0@GP_4BIT_BLOCK.XOR_BLOCK(sch_1):INS14700@BREAKOUT.MbreakN4.Normal(chips)
M_P0_M5          P0.M5(d=P0_IN1_INV g=A0 s=0 b=0 ) CN
+@GP_4BIT_BLOCK.PG_BLOCK(sch_1):P0@GP_4BIT_BLOCK.XOR_BLOCK(sch_1):INS14210@BREAKOUT.MbreakN4.Normal(chips)
M_P0_M104          P0.M104(d=P0_OUT1_XNOR g=P0_IN2_INV s=P0_N14272 b=VCC_PG ) CN
+@GP_4BIT_BLOCK.PG_BLOCK(sch_1):P0@GP_4BIT_BLOCK.XOR_BLOCK(sch_1):INS14330@BREAKOUT.MbreakP4.Normal(chips)
M_P0_M9          P0.M9(d=P0_IN1_INV g=A0 s=VCC_PG b=VCC_PG ) CN
+@GP_4BIT_BLOCK.PG_BLOCK(sch_1):P0@GP_4BIT_BLOCK.XOR_BLOCK(sch_1):INS13958@BREAKOUT.MbreakP4.Normal(chips)
_    _(P0.GND_XOR=0)
_    _(P0.IN1_INV=P0_IN1_INV)
_    _(P0.IN1_XOR=A0)
_    _(P0.IN2_INV=P0_IN2_INV)
_    _(P0.IN2_XOR=B0)
_    _(P0.OUT1_XNOR=P0_OUT1_XNOR)
_    _(P0.OUT_XOR=P0)
_    _(P0.VCC_XOR=VCC_PG)
V_V1            V1(+=VCC_PG -=0 ) CN @GP_4BIT_BLOCK.PG_BLOCK(sch_1):INS860@SOURCE.VDC.Normal(chips)
V_V5            V5(+=B0 -=0 ) CN @GP_4BIT_BLOCK.PG_BLOCK(sch_1):INS7365@SOURCE.VPWL.Normal(chips)
V_V6            V6(+=A0 -=0 ) CN @GP_4BIT_BLOCK.PG_BLOCK(sch_1):INS7349@SOURCE.VPWL.Normal(chips)
_    _(A0=A0)
_    _(B0=B0)
_    _(G0=G0)
_    _(P0=P0)
_    _(VCC_PG=VCC_PG)
.ENDALIASES
