Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 18:22:19 2022
| Host         : DESKTOP-3E3A running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
| Design       : au_top_0
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              36 |           11 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              52 |           26 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+-------------------------------------------------+----------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                  Enable Signal                  |      Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+-------------------------------------------------+----------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                                  |                                                 |                            |                2 |              2 |         1.00 |
|  clk_IBUF_BUFG                                  |                                                 | reset_cond/M_reset_cond_in |                2 |              4 |         2.00 |
|  controller/auto/slowClock/M_ctr_q_reg[26]_0[2] |                                                 | reset_cond/Q[0]            |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                                  | controller/auto/slowClockEdge/E[0]              | reset_cond/Q[0]            |                5 |              5 |         1.00 |
|  clk_IBUF_BUFG                                  | controller/manual/M_alufn_dff_d                 | reset_cond/Q[0]            |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG                                  | controller/manual/goNextState/M_goNextState_out | reset_cond/Q[0]            |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | controller/manual/M_b_dff_d                     | reset_cond/Q[0]            |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG                                  | controller/manual/M_a_dff_d                     | reset_cond/Q[0]            |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG                                  |                                                 | reset_cond/Q[0]            |                7 |             27 |         3.86 |
+-------------------------------------------------+-------------------------------------------------+----------------------------+------------------+----------------+--------------+


