Search.setIndex({"docnames": ["aes", "alu", "ao_sysctrl", "aobureg", "apb_thru", "bio_bdma", "bio_fifo0", "bio_fifo1", "bio_fifo2", "bio_fifo3", "combohash", "coresub_sramtrm", "dkpc", "duart", "evc", "gluechain", "index", "interrupts", "iox", "mbox_apb", "mdma", "mesh", "pke", "pwm", "qfc", "rbist_wrp", "rrc", "sce_glbsfr", "scedma", "sddc", "sensorc", "sysctrl", "timer_intf", "trng", "udma_adc", "udma_camera", "udma_ctrl", "udma_filter", "udma_i2c_0", "udma_i2c_1", "udma_i2c_2", "udma_i2c_3", "udma_i2s", "udma_scif", "udma_sdio", "udma_spim_0", "udma_spim_1", "udma_spim_2", "udma_spim_3", "udma_spis_0", "udma_spis_1", "udma_uart_0", "udma_uart_1", "udma_uart_2", "udma_uart_3", "wdg_intf"], "filenames": ["aes.rst", "alu.rst", "ao_sysctrl.rst", "aobureg.rst", "apb_thru.rst", "bio_bdma.rst", "bio_fifo0.rst", "bio_fifo1.rst", "bio_fifo2.rst", "bio_fifo3.rst", "combohash.rst", "coresub_sramtrm.rst", "dkpc.rst", "duart.rst", "evc.rst", "gluechain.rst", "index.rst", "interrupts.rst", "iox.rst", "mbox_apb.rst", "mdma.rst", "mesh.rst", "pke.rst", "pwm.rst", "qfc.rst", "rbist_wrp.rst", "rrc.rst", "sce_glbsfr.rst", "scedma.rst", "sddc.rst", "sensorc.rst", "sysctrl.rst", "timer_intf.rst", "trng.rst", "udma_adc.rst", "udma_camera.rst", "udma_ctrl.rst", "udma_filter.rst", "udma_i2c_0.rst", "udma_i2c_1.rst", "udma_i2c_2.rst", "udma_i2c_3.rst", "udma_i2s.rst", "udma_scif.rst", "udma_sdio.rst", "udma_spim_0.rst", "udma_spim_1.rst", "udma_spim_2.rst", "udma_spim_3.rst", "udma_spis_0.rst", "udma_spis_1.rst", "udma_uart_0.rst", "udma_uart_1.rst", "udma_uart_2.rst", "udma_uart_3.rst", "wdg_intf.rst"], "titles": ["AES", "ALU", "AO_SYSCTRL", "AOBUREG", "APB_THRU", "BIO_BDMA", "BIO_FIFO0", "BIO_FIFO1", "BIO_FIFO2", "BIO_FIFO3", "COMBOHASH", "CORESUB_SRAMTRM", "DKPC", "DUART", "EVC", "GLUECHAIN", "Documentation for Baochip-1x SoC", "Interrupt Controller", "IOX", "MBOX_APB", "MDMA", "MESH", "PKE", "PWM", "QFC", "RBIST_WRP", "RRC", "SCE_GLBSFR", "SCEDMA", "SDDC", "SENSORC", "SYSCTRL", "TIMER_INTF", "TRNG", "UDMA_ADC", "UDMA_CAMERA", "UDMA_CTRL", "UDMA_FILTER", "UDMA_I2C_0", "UDMA_I2C_1", "UDMA_I2C_2", "UDMA_I2C_3", "UDMA_I2S", "UDMA_SCIF", "UDMA_SDIO", "UDMA_SPIM_0", "UDMA_SPIM_1", "UDMA_SPIM_2", "UDMA_SPIM_3", "UDMA_SPIS_0", "UDMA_SPIS_1", "UDMA_UART_0", "UDMA_UART_1", "UDMA_UART_2", "UDMA_UART_3", "WDG_INTF"], "terms": {"address": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55], "0x4002d000": 0, "0x4002d004": 0, "0x4002d008": 0, "0x4002d00c": 0, "0x4002d010": 0, "0x4002d014": 0, "0x4002d018": 0, "0x4002d020": 0, "0x4002d024": 0, "0x4002d030": 0, "0x4002d034": 0, "0x4002d038": 0, "0x4002d03c": 0, "0x0": [0, 1, 2, 3, 4, 5, 10, 11, 12, 13, 14, 15, 18, 19, 20, 21, 22, 23, 24, 25, 26, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55], "see": [0, 1, 2, 3, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54], "file": [], "f": [], "code": [], "cram": [], "nto": [], "modul": 17, "crypto_top": [], "rtl": [], "sv": [0, 1, 2, 3, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54], "field": [0, 1, 2, 3, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54], "name": [0, 1, 2, 3, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54], "descript": [0, 1, 2, 3, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54], "7": [0, 1, 2, 5, 6, 7, 8, 9, 10, 12, 13, 14, 18, 20, 22, 23, 24, 27, 28, 29, 30, 31, 36, 42, 43, 44, 45, 46, 47, 48, 51, 52, 53, 54], "0": [0, 1, 2, 3, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54], "sfr_crfunc": [0, 1], "read": [0, 1, 2, 3, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 18, 19, 20, 21, 22, 24, 25, 26, 27, 28, 29, 30, 31, 33], "write": [0, 1, 2, 3, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 18, 19, 20, 21, 22, 24, 25, 26, 27, 28, 29, 30, 31, 33], "control": [0, 1, 2, 3, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 18, 19, 20, 21, 22, 24, 25, 26, 27, 28, 29, 30, 31, 33], "0x4": [0, 1, 2, 3, 5, 10, 11, 12, 13, 14, 15, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 29, 30, 31, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54], "31": [0, 1, 2, 3, 5, 6, 7, 8, 9, 10, 12, 14, 15, 18, 19, 21, 22, 24, 25, 26, 27, 28, 29, 31, 33, 35, 36, 37, 42, 43, 44, 51, 52, 53, 54], "sfr_ar": [0, 1, 10, 24, 29], "perform": [0, 1, 2, 10, 19, 22, 24, 25, 26, 27, 28, 29, 31, 33], "action": [0, 1, 2, 10, 19, 22, 24, 25, 26, 27, 28, 29, 31, 33], "valu": [0, 1, 2, 5, 10, 19, 22, 24, 25, 26, 27, 28, 29, 31, 33], "0x5a": [0, 1, 2, 10, 22, 24, 25, 29, 31], "0x8": [0, 1, 2, 3, 5, 10, 11, 12, 13, 14, 15, 18, 19, 20, 22, 24, 25, 26, 27, 30, 31, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54], "sfr_srmfsm": 0, "onli": [0, 1, 2, 5, 6, 7, 8, 9, 10, 12, 13, 15, 18, 19, 20, 21, 22, 25, 26, 27, 30, 31, 33], "statu": [0, 1, 2, 5, 6, 7, 8, 9, 10, 12, 13, 15, 18, 19, 20, 21, 22, 25, 26, 27, 30, 31, 33], "0xc": [0, 1, 2, 3, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 18, 20, 22, 23, 26, 30, 31, 33, 37], "mfsm_done": [0, 1, 10, 22], "flag": [0, 1, 2, 10, 11, 14, 18, 22, 26, 27, 30, 31, 33], "1": [0, 1, 2, 5, 6, 7, 8, 9, 10, 11, 12, 14, 18, 19, 22, 23, 24, 26, 27, 28, 29, 30, 31, 33, 35, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54], "mean": [0, 1, 2, 10, 11, 14, 18, 22, 26, 27, 30, 31, 33], "event": [0, 1, 2, 10, 11, 14, 17, 18, 22, 26, 27, 30, 31, 33], "happen": [0, 1, 2, 10, 11, 14, 18, 22, 26, 27, 30, 31, 33], "back": [0, 1, 2, 10, 11, 14, 18, 22, 26, 27, 30, 31, 33], "respect": [0, 1, 2, 10, 11, 14, 18, 22, 26, 27, 30, 31, 33], "bit": [0, 1, 2, 10, 11, 14, 18, 22, 26, 27, 30, 31, 33], "posit": [0, 1, 2, 10, 11, 14, 18, 22, 26, 27, 30, 31, 33], "clear": [0, 1, 2, 10, 11, 14, 18, 22, 26, 27, 30, 31, 33], "acore_don": 0, "2": [0, 1, 2, 5, 6, 7, 8, 9, 10, 11, 12, 19, 22, 23, 33, 35, 42, 43, 44, 45, 46, 47, 48, 51, 52, 53, 54], "chnlo_don": [0, 1, 10, 22], "3": [0, 1, 2, 5, 6, 7, 8, 9, 10, 11, 12, 19, 22, 23, 28, 30, 37, 42, 43, 51, 52, 53, 54], "chnli_don": [0, 1, 10, 22], "0x10": [0, 1, 2, 3, 5, 6, 10, 11, 12, 14, 18, 20, 21, 22, 23, 24, 27, 28, 29, 30, 31, 33, 34, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54], "opt_klen0": 0, "4": [0, 1, 2, 5, 6, 7, 8, 9, 10, 11, 12, 19, 20, 22, 23, 26, 27, 34, 35, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54], "opt_mode0": 0, "8": [0, 1, 2, 5, 6, 7, 8, 9, 12, 22, 23, 29, 36, 37, 42, 43, 44, 51, 52, 53, 54], "opt_ifstart0": 0, "0x14": [0, 1, 2, 3, 5, 7, 10, 11, 12, 14, 18, 20, 21, 22, 23, 24, 26, 27, 28, 29, 30, 31, 33, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54], "15": [0, 1, 5, 6, 7, 8, 9, 10, 12, 13, 14, 18, 22, 23, 24, 27, 28, 29, 30, 31, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54], "sfr_opt1": 0, "0x18": [0, 1, 2, 3, 5, 8, 10, 14, 18, 19, 20, 22, 23, 24, 26, 27, 28, 29, 30, 31, 33, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54], "5": [0, 1, 2, 5, 10, 12, 19, 24, 27, 30, 34, 36, 42, 43, 51, 52, 53, 54], "sfr_optltx": [0, 1, 22], "0x20": [0, 2, 5, 6, 10, 11, 14, 18, 20, 21, 22, 23, 24, 26, 27, 28, 29, 30, 31, 33, 35, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54], "sfr_maskse": [0, 22], "0x24": [0, 2, 5, 7, 10, 14, 18, 20, 21, 22, 23, 24, 26, 27, 28, 29, 30, 31, 33, 35, 37, 38, 39, 40, 41, 42, 43, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54], "sfr_maskseedar": [0, 22], "0x30": [0, 1, 5, 10, 11, 12, 14, 20, 21, 22, 27, 28, 29, 30, 31, 33, 35, 37, 38, 39, 40, 41, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54], "11": [0, 5, 6, 7, 8, 9, 10, 22, 23, 24, 28, 34, 35, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54], "ptrid_iv": 0, "cr_segptrstart": [0, 10, 22], "0x34": [0, 1, 2, 5, 10, 14, 20, 21, 22, 27, 28, 29, 30, 31, 35, 37, 43, 44, 49, 50, 51, 52, 53, 54], "ptrid_akei": 0, "0x38": [0, 1, 2, 5, 6, 7, 8, 9, 20, 21, 22, 28, 29, 30, 31, 37, 38, 39, 40, 41, 43, 44], "ptrid_aib": 0, "0x3c": [0, 1, 2, 5, 6, 7, 8, 9, 10, 20, 21, 22, 28, 29, 30, 31, 37, 44], "ptrid_aob": 0, "0x4002f000": 1, "0x4002f004": 1, "0x4002f008": 1, "0x4002f00c": 1, "0x4002f010": 1, "0x4002f014": 1, "0x4002f018": 1, "0x4002f01c": 1, "0x4002f030": 1, "0x4002f034": 1, "0x4002f038": 1, "0x4002f03c": 1, "crypto_alu": [], "mfsm": [1, 10, 22], "crreg": 1, "div_don": 1, "qs0err": 1, "aluinvld": 1, "sfr_crdivlen": 1, "sfr_srdivlen": 1, "sfr_opt": [1, 33], "0x1c": [1, 2, 3, 5, 9, 10, 14, 18, 19, 20, 22, 23, 24, 26, 27, 28, 29, 31, 37], "19": [1, 5, 23, 44], "cr_segcfg0": 1, "cr_segcfg": 1, "cr_segcfg1": 1, "cr_segcfg2": 1, "cr_segcfg3": 1, "0x40060000": 2, "0x40060004": 2, "0x40060008": 2, "0x4006000c": 2, "0x40060010": 2, "0x40060014": 2, "0x40060018": 2, "0x4006001c": 2, "0x40060020": 2, "0x40060024": 2, "0x40060028": 2, "0x4006002c": 2, "0x40060034": 2, "0x40060038": 2, "0x4006003c": 2, "0x40060040": 2, "0x40060044": 2, "0x40060050": 2, "0x40060060": 2, "0x40060064": 2, "ao": [], "clk32kselreg": 2, "pdisoen": 2, "pclkicg": 2, "13": [2, 5, 22, 42, 44], "cr_clk1hzfd": 2, "inten": 2, "17": [2, 23, 29, 42, 44], "wkupmask": 2, "cr_rstcrmask": 2, "pmucrreg": 2, "sfrpmucrlp": 2, "sfrpmucrpd": 2, "pmudftreg": 2, "pmutrmreg": 2, "0x28": [2, 5, 8, 18, 20, 21, 23, 26, 29, 30, 31, 33, 35, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54], "sfrpmutrmlp": 2, "0x2c": [2, 5, 9, 10, 18, 20, 21, 29, 30, 31, 35, 37, 42, 43, 44, 49, 50, 51, 52, 53, 54], "sfrosccr": 2, "sfrosctrm": 2, "sfrosccrlp": 2, "sfrosctrmlp": 2, "sfrosccrpd": 2, "sfr_pmusr": 2, "sfr_pmufr": 2, "0x40": [2, 5, 6, 7, 8, 9, 14, 20, 22, 23, 24, 27, 28, 29, 30, 31, 33, 37, 44], "9": [2, 5, 10, 18, 22, 23, 26, 28, 37, 43, 51, 52, 53, 54], "sfr_aofr": 2, "0x44": [2, 5, 14, 20, 23, 24, 27, 28, 29, 30, 31, 33, 37, 44], "sfr_pmupdar": 2, "0x50": [2, 5, 14, 20, 22, 23, 24, 27, 28, 29, 31, 37], "ar_aoperi_clrint": 2, "0xaa": [2, 28], "0x60": [2, 5, 10, 14, 22, 23, 27, 28, 29, 31, 37], "sfr_iox": 2, "0x64": [2, 5, 22, 23, 29, 31], "sfr_aopadpu": 2, "0x40065000": 3, "0x40065004": 3, "0x40065008": 3, "0x4006500c": 3, "0x40065010": 3, "0x40065014": 3, "0x40065018": 3, "0x4006501c": 3, "cr_buregs0": 3, "cr_bureg": 3, "cr_buregs1": 3, "cr_buregs2": 3, "cr_buregs3": 3, "cr_buregs4": 3, "cr_buregs5": 3, "cr_buregs6": 3, "cr_buregs7": 3, "0x50122000": 4, "0x50124000": 5, "0x50124004": 5, "0x50124008": 5, "0x5012400c": 5, "0x50124010": 5, "0x50124014": 5, "0x50124018": 5, "0x5012401c": 5, "0x50124020": 5, "0x50124024": 5, "0x50124028": 5, "0x5012402c": 5, "0x50124030": 5, "0x50124034": 5, "0x50124038": 5, "0x5012403c": 5, "0x50124040": 5, "0x50124044": 5, "0x50124048": 5, "0x50124050": 5, "0x50124054": 5, "0x50124058": 5, "0x5012405c": 5, "0x50124060": 5, "0x50124064": 5, "0x50124068": 5, "0x5012406c": 5, "0x50124070": 5, "0x50124074": 5, "0x50124078": 5, "0x5012407c": 5, "0x50124080": 5, "0x50124084": 5, "0x50124088": 5, "0x50124090": 5, "0x50124094": 5, "0x50124098": 5, "0x5012409c": 5, "0x501240a0": 5, "0x501240a4": 5, "0x501240b0": 5, "0x501240b4": 5, "0x501240b8": 5, "0x501240bc": 5, "0x501240c0": 5, "0x501240c4": 5, "0x501240c8": 5, "0x501240cc": 5, "0x501240d0": 5, "0x501240d4": 5, "0x501240d8": 5, "0x501240dc": 5, "0x501240e0": 5, "0x501240e4": 5, "0x501240e8": 5, "0x501240ec": 5, "0x501240f0": 5, "0x501240f4": 5, "0x501240f8": 5, "0x501240fc": 5, "en": 5, "restart": 5, "clkdiv_restart": 5, "constant0": 5, "constant": 5, "constant1": 5, "16": [5, 12, 23, 29, 31, 33, 36, 37, 42, 43, 44, 51, 52, 53, 54], "constant2": 5, "4096": 5, "snap_output_to_which": 5, "snap_output_to_quantum": 5, "snap_input_to_which": 5, "snap_input_to_quantum": 5, "6": [5, 10, 24, 31, 35, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54], "disable_filter_peri": 5, "disable_filter_mem": 5, "clocking_mod": 5, "pclk_regfifo_level0": [5, 6, 7, 8, 9], "pclk_regfifo_level": [5, 6, 7, 8, 9], "pclk_regfifo_level1": [5, 6, 7, 8, 9], "pclk_regfifo_level2": [5, 6, 7, 8, 9], "12": [5, 6, 7, 8, 9, 23, 33, 42], "pclk_regfifo_level3": [5, 6, 7, 8, 9], "fdin": [5, 6, 7, 8, 9], "fdout": [5, 6, 7, 8, 9], "fifo_event_level0": 5, "fifo_event_level": 5, "fifo_event_level1": 5, "fifo_event_level2": 5, "fifo_event_level3": 5, "fifo_event_level4": 5, "23": [5, 6, 7, 8, 9, 12, 23, 25, 29, 36, 42], "20": [5, 37], "fifo_event_level5": 5, "27": [5, 34], "24": [5, 29, 31, 36, 42], "fifo_event_level6": 5, "28": [5, 42], "fifo_event_level7": 5, "fifo_event_lt_mask": 5, "fifo_event_eq_mask": 5, "fifo_event_gt_mask": 5, "sfr_event_set": [5, 6, 7, 8, 9], "sfr_event_clr": [5, 6, 7, 8, 9], "sfr_event_statu": [5, 6, 7, 8, 9], "use_extclk": 5, "extclk_gpio_0": 5, "extclk_gpio_1": 5, "18": [5, 23], "14": [5, 24, 31, 37, 42, 43], "extclk_gpio_2": 5, "extclk_gpio_3": 5, "0x48": [5, 14, 20, 24, 27, 29, 30, 31, 33, 37, 44], "sfr_fifo_clr": 5, "unused_div": 5, "div_frac": 5, "div_int": 5, "0x54": [5, 14, 20, 22, 23, 27, 28, 29, 31, 37], "0x58": [5, 14, 20, 23, 28, 29, 37], "0x5c": [5, 14, 20, 23, 28, 29], "sfr_sync_bypass": 5, "sfr_io_oe_inv": 5, "0x68": [5, 23, 29, 31], "sfr_io_o_inv": 5, "0x6c": [5, 29, 31], "sfr_io_i_inv": 5, "0x70": [5, 28, 29], "sfr_irqmask_0": 5, "0x74": [5, 28, 29], "sfr_irqmask_1": 5, "0x78": [5, 29], "sfr_irqmask_2": 5, "0x7c": [5, 29], "sfr_irqmask_3": 5, "0x80": [5, 14, 23, 29, 31], "sfr_irq_edg": 5, "0x84": [5, 14, 23, 29, 31], "sfr_dbg_padout": 5, "0x88": [5, 29, 31], "sfr_dbg_pado": 5, "0x90": [5, 14, 23, 29, 31], "dbg_pc": 5, "trap": 5, "0x94": [5, 14, 23, 29, 31], "0x98": [5, 14, 23, 29, 31], "0x9c": [5, 14, 23, 29, 31], "0xa0": [5, 14, 23, 29, 31], "sfr_mem_gutt": 5, "0xa4": [5, 23, 29, 31], "sfr_peri_gutt": 5, "0xb0": [5, 29], "cr_evmap0": 5, "cr_evmap": 5, "0xb4": [5, 29], "cr_evmap1": 5, "0xb8": [5, 29], "cr_evmap2": 5, "0xbc": [5, 29], "cr_evmap3": 5, "0xc0": [5, 23, 29], "cr_evmap4": 5, "0xc4": [5, 23, 29], "cr_evmap5": 5, "0xc8": [5, 29], "sr_evstat0": 5, "sr_evstat": 5, "0xcc": [5, 23, 29], "sr_evstat1": 5, "0xd0": [5, 23, 29], "sr_evstat2": 5, "0xd4": [5, 23, 29], "sr_evstat3": 5, "0xd8": [5, 23, 29], "sr_evstat4": 5, "0xdc": [5, 23, 29], "sr_evstat5": 5, "0xe0": [5, 23, 27, 29], "filter_bas": 5, "0xe4": [5, 23, 27, 29], "filter_bound": 5, "0xe8": [5, 23, 27, 29], "0xec": [5, 27, 29], "0xf0": [5, 26], "0xf4": 5, "0xf8": 5, "0xfc": 5, "0x5012900c": 6, "0x50129010": 6, "0x50129020": 6, "0x50129038": 6, "0x5012903c": 6, "0x50129040": 6, "0x50129000": 6, "bio_bdma": [6, 7, 8, 9, 16], "0x5012a00c": 7, "0x5012a014": 7, "0x5012a024": 7, "0x5012a038": 7, "0x5012a03c": 7, "0x5012a040": 7, "0x5012a000": 7, "0x5012b00c": 8, "0x5012b018": 8, "0x5012b028": 8, "0x5012b038": 8, "0x5012b03c": 8, "0x5012b040": 8, "0x5012b000": 8, "0x5012c00c": 9, "0x5012c01c": 9, "0x5012c02c": 9, "0x5012c038": 9, "0x5012c03c": 9, "0x5012c040": 9, "0x5012c000": 9, "0x4002b000": 10, "0x4002b004": 10, "0x4002b008": 10, "0x4002b00c": 10, "0x4002b010": 10, "0x4002b014": 10, "0x4002b018": 10, "0x4002b01c": 10, "0x4002b020": 10, "0x4002b024": 10, "0x4002b02c": 10, "0x4002b030": 10, "0x4002b034": 10, "0x4002b03c": 10, "0x4002b060": 10, "combohasha": 10, "cr_func": [10, 22], "hash_don": 10, "chkdone": 10, "chkpass": 10, "chkfail": 10, "cr_opt_hashcnt": 10, "cr_opt_scrtchk": 10, "cr_opt": 10, "scrtchk": 10, "cr_opt_ifsob": 10, "ifsob": 10, "cr_opt_ifstart": 10, "ifstart": 10, "opt_schnr1_0": 10, "opt_schnr": 10, "tsmode": 10, "cr_opt_ifskei": 10, "ifskei": 10, "sfr_opt3": 10, "sfr_blkt0": 10, "segid_lkei": 10, "segid_kei": 10, "segid_scrt": 10, "segid_msg": 10, "segid_hout": 10, "segid_hout2": 10, "sfr_keyidx": 10, "0x40014000": 11, "0x40014004": 11, "0x40014008": 11, "0x4001400c": 11, "0x40014010": 11, "0x40014014": 11, "0x40014020": 11, "0x40014030": 11, "core": [], "sfr_cach": 11, "sfr_itcm": 11, "sfr_dtcm": 11, "sfr_sram0": 11, "sfr_sram1": 11, "sfr_vexram": 11, "srambankerr": 11, "ramsec": 11, "0x40064000": 12, "0x40064004": 12, "0x40064008": 12, "0x4006400c": 12, "0x40064010": 12, "0x40064014": 12, "0x40064030": 12, "kpopo0": 12, "kpopo1": 12, "kpooe0": 12, "kpooe1": 12, "dkpcen": 12, "autosleepen": 12, "cfg_step": 12, "cfg_filter": 12, "cfg_cnt1m": 12, "cfg_cnt": 12, "kpnoderiseen": 12, "kpnodefallen": 12, "kpnodereg": 12, "kpi0_pi": 12, "kpi": 12, "pi": 12, "kpi1_pi": 12, "kpi2_pi": 12, "kpi3_pi": 12, "sfr_sr1": 12, "sfr_cfg4": 12, "0x40042000": 13, "0x40042004": 13, "0x40042008": 13, "0x4004200c": 13, "sfr_txd": 13, "sfr_cr": 13, "sfr_sr": 13, "sfr_etuc": 13, "0x40044000": 14, "0x40044004": 14, "0x40044008": 14, "0x4004400c": 14, "0x40044010": 14, "0x40044014": 14, "0x40044018": 14, "0x4004401c": 14, "0x40044020": 14, "0x40044024": 14, "0x40044030": 14, "0x40044034": 14, "0x40044040": 14, "0x40044044": 14, "0x40044048": 14, "0x4004404c": 14, "0x40044050": 14, "0x40044054": 14, "0x40044058": 14, "0x4004405c": 14, "0x40044060": 14, "0x40044080": 14, "0x40044084": 14, "0x40044090": 14, "0x40044094": 14, "0x40044098": 14, "0x4004409c": 14, "0x400440a0": 14, "sysctrl": 16, "cm7evsel0": 14, "cm7evsel": 14, "cm7evsel1": 14, "cm7evsel2": 14, "cm7evsel3": 14, "cm7evsel4": 14, "cm7evsel5": 14, "cm7evsel6": 14, "cm7evsel7": 14, "cm7even": 14, "cm7ev": 14, "tmr_evsel": 14, "sfr_tmreven": 14, "ifeven0": 14, "ifeven": 14, "ifeven1": 14, "ifeven2": 14, "0x4c": [14, 20, 23, 24, 27, 29, 30, 31, 33, 37], "ifeven3": 14, "ifeven4": 14, "ifeven5": 14, "ifeven6": 14, "ifeven7": 14, "ifev_err": 14, "errin": 14, "erren": 14, "rrc_evsel0": 14, "rrc_evsel": 14, "rrc_evsel1": 14, "rrc_evsel2": 14, "rrc_evsel3": 14, "rrc_even": 14, "0x40054000": 15, "0x40054004": 15, "0x40054008": 15, "0x4005400c": 15, "sec": [], "cr_gcmask0": 15, "cr_gcmask": 15, "gluereg0": 15, "gluereg": 15, "gluerst0": 15, "gluerst": 15, "gluetest0": 15, "gluetest": 15, "interrupt": 16, "alu": 16, "ae": 16, "combohash": 16, "pke": 16, "trng": 16, "scedma": 16, "sce_glbsfr": 16, "duart": 16, "rbist_wrp": 16, "wdg_intf": 16, "timer_intf": 16, "evc": 16, "apb_thru": 16, "iox": 16, "pwm": 16, "sddc": 16, "coresub_sramtrm": 16, "mdma": 16, "qfc": 16, "mbox_apb": 16, "rrc": 16, "gluechain": 16, "mesh": 16, "sensorc": 16, "aobureg": 16, "ao_sysctrl": 16, "dkpc": 16, "udma_ctrl": 16, "udma_uart_0": 16, "udma_uart_1": 16, "udma_uart_2": 16, "udma_uart_3": 16, "udma_spim_0": 16, "udma_spim_1": 16, "udma_spim_2": 16, "udma_spim_3": 16, "udma_i2c_0": 16, "udma_i2c_1": 16, "udma_i2c_2": 16, "udma_i2c_3": 16, "udma_sdio": 16, "udma_i2": 16, "udma_camera": 16, "udma_filt": 16, "udma_scif": 16, "udma_spis_0": 16, "udma_spis_1": 16, "udma_adc": 16, "bio_fifo0": 16, "bio_fifo1": 16, "bio_fifo2": 16, "bio_fifo3": 16, "index": 16, "search": 16, "page": 16, "thi": 17, "devic": 17, "ha": 17, "an": 17, "eventmanag": 17, "base": 17, "system": 17, "individu": 17, "gener": 17, "which": 17, "ar": [0, 1, 2, 3, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 17, 18, 19, 20, 21, 22, 24, 25, 26, 27, 28, 29, 30, 31, 33], "wire": 17, "central": 17, "when": 17, "occur": 17, "you": 17, "should": 17, "look": 17, "number": [0, 1, 2, 3, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 17, 18, 19, 20, 21, 22, 24, 25, 26, 27, 28, 29, 30, 31, 33], "up": 17, "cpu": 17, "specif": 17, "tabl": 17, "call": 17, "relev": 17, "The": 17, "follow": 17, "0x5012f000": 18, "0x5012f004": 18, "0x5012f008": 18, "0x5012f00c": 18, "0x5012f010": 18, "0x5012f014": 18, "0x5012f018": 18, "0x5012f01c": 18, "0x5012f020": 18, "0x5012f024": 18, "0x5012f028": 18, "0x5012f02c": 18, "0x5012f100": 18, "0x5012f104": 18, "0x5012f108": 18, "0x5012f10c": 18, "0x5012f110": 18, "0x5012f114": 18, "0x5012f118": 18, "0x5012f11c": 18, "0x5012f120": 18, "0x5012f130": 18, "0x5012f134": 18, "0x5012f138": 18, "0x5012f13c": 18, "0x5012f140": 18, "0x5012f144": 18, "0x5012f148": 18, "0x5012f14c": 18, "0x5012f150": 18, "0x5012f154": 18, "0x5012f158": 18, "0x5012f15c": 18, "0x5012f160": 18, "0x5012f164": 18, "0x5012f168": 18, "0x5012f16c": 18, "0x5012f170": 18, "0x5012f174": 18, "0x5012f178": 18, "0x5012f17c": 18, "0x5012f180": 18, "0x5012f184": 18, "0x5012f188": 18, "0x5012f18c": 18, "0x5012f200": 18, "0x5012f230": 18, "0x5012f234": 18, "0x5012f238": 18, "0x5012f23c": 18, "0x5012f240": 18, "0x5012f244": 18, "0x5012f248": 18, "0x5012f24c": 18, "0x5012f250": 18, "0x5012f254": 18, "0x5012f258": 18, "0x5012f25c": 18, "0x5012f260": 18, "0x5012f264": 18, "0x5012f268": 18, "0x5012f26c": 18, "0x5012f270": 18, "0x5012f274": 18, "ifsub": [], "crafsel0": 18, "crafsel": 18, "crafsel1": 18, "crafsel2": 18, "crafsel3": 18, "crafsel4": 18, "crafsel5": 18, "crafsel6": 18, "crafsel7": 18, "crafsel8": 18, "crafsel9": 18, "crafsel10": 18, "crafsel11": 18, "0x100": [18, 23, 29], "crint0": 18, "crint": 18, "0x104": [18, 23, 29], "crint1": 18, "0x108": [18, 29], "crint2": 18, "0x10c": [18, 29], "crint3": 18, "0x110": [18, 29], "crint4": 18, "0x114": [18, 29], "crint5": 18, "0x118": [18, 29], "crint6": 18, "0x11c": [18, 29], "crint7": 18, "0x120": [18, 29], "frint": 18, "0x130": [18, 29], "crgo0": 18, "crgo": 18, "0x134": [18, 29], "crgo1": 18, "0x138": [18, 29], "crgo2": 18, "0x13c": [18, 29], "crgo3": 18, "0x140": [18, 23, 29], "crgo4": 18, "0x144": [18, 23, 29], "crgo5": 18, "0x148": [18, 23, 29], "crgoe0": 18, "crgoe": 18, "0x14c": [18, 23, 29], "crgoe1": 18, "0x150": [18, 29], "crgoe2": 18, "0x154": [18, 29], "crgoe3": 18, "0x158": [18, 29], "crgoe4": 18, "0x15c": [18, 29], "crgoe5": 18, "0x160": [18, 29], "crgpu0": 18, "crgpu": 18, "0x164": 18, "crgpu1": 18, "0x168": [18, 29], "crgpu2": 18, "0x16c": [18, 29], "crgpu3": 18, "0x170": [18, 29], "crgpu4": 18, "0x174": [18, 29], "crgpu5": 18, "0x178": [18, 29], "srgi0": 18, "srgi": 18, "0x17c": [18, 29], "srgi1": 18, "0x180": [18, 29], "srgi2": 18, "0x184": 18, "srgi3": 18, "0x188": [18, 29], "srgi4": 18, "0x18c": [18, 29], "srgi5": 18, "0x200": 18, "piosel": 18, "0x230": 18, "cr_cfg_schmsel0": 18, "cr_cfg_schmsel": 18, "0x234": 18, "cr_cfg_schmsel1": 18, "0x238": 18, "cr_cfg_schmsel2": 18, "0x23c": 18, "cr_cfg_schmsel3": 18, "0x240": 18, "cr_cfg_schmsel4": 18, "0x244": 18, "cr_cfg_schmsel5": 18, "0x248": 18, "cr_cfg_slewslow0": 18, "cr_cfg_slewslow": 18, "0x24c": 18, "cr_cfg_slewslow1": 18, "0x250": 18, "cr_cfg_slewslow2": 18, "0x254": 18, "cr_cfg_slewslow3": 18, "0x258": 18, "cr_cfg_slewslow4": 18, "0x25c": 18, "cr_cfg_slewslow5": 18, "0x260": 18, "cr_cfg_drvsel0": 18, "cr_cfg_drvsel": 18, "0x264": 18, "cr_cfg_drvsel1": 18, "0x268": 18, "cr_cfg_drvsel2": 18, "0x26c": 18, "cr_cfg_drvsel3": 18, "0x270": 18, "cr_cfg_drvsel4": 18, "0x274": 18, "cr_cfg_drvsel5": 18, "0x40013000": 19, "0x40013004": 19, "0x40013008": 19, "0x40013018": 19, "0x4001301c": 19, "vexriscv": [], "lib": [], "mbox_v0": 19, "sfr_wdata": 19, "sfr_rdata": 19, "rx_avail": 19, "tx_free": 19, "abort_in_progress": 19, "abort_ack": 19, "tx_err": 19, "rx_err": 19, "sfr_abort": 19, "0x1": 19, "sfr_done": 19, "0x40012000": 20, "0x40012004": 20, "0x40012008": 20, "0x4001200c": 20, "0x40012010": 20, "0x40012014": 20, "0x40012018": 20, "0x4001201c": 20, "0x40012020": 20, "0x40012024": 20, "0x40012028": 20, "0x4001202c": 20, "0x40012030": 20, "0x40012034": 20, "0x40012038": 20, "0x4001203c": 20, "0x40012040": 20, "0x40012044": 20, "0x40012048": 20, "0x4001204c": 20, "0x40012050": 20, "0x40012054": 20, "0x40012058": 20, "0x4001205c": 20, "cr_evsel0": 20, "cr_evsel": 20, "cr_evsel1": 20, "cr_evsel2": 20, "cr_evsel3": 20, "cr_evsel4": 20, "cr_evsel5": 20, "cr_evsel6": 20, "cr_evsel7": 20, "cr_mdmareq0": 20, "cr_mdmareq": 20, "cr_mdmareq1": 20, "cr_mdmareq2": 20, "cr_mdmareq3": 20, "cr_mdmareq4": 20, "cr_mdmareq5": 20, "cr_mdmareq6": 20, "cr_mdmareq7": 20, "sr_mdmareq0": 20, "sr_mdmareq": 20, "sr_mdmareq1": 20, "sr_mdmareq2": 20, "sr_mdmareq3": 20, "sr_mdmareq4": 20, "sr_mdmareq5": 20, "sr_mdmareq6": 20, "sr_mdmareq7": 20, "0x40052000": 21, "0x40052004": 21, "0x40052010": 21, "0x40052014": 21, "0x40052020": 21, "0x40052024": 21, "0x40052028": 21, "0x4005202c": 21, "0x40052030": 21, "0x40052034": 21, "0x40052038": 21, "0x4005203c": 21, "cr_mldrv0": 21, "cr_mldrv": 21, "cr_mldrv1": 21, "cr_mlie0": 21, "cr_mlie": 21, "cr_mlie1": 21, "sr_mlsr0": 21, "sr_mlsr": 21, "sr_mlsr1": 21, "sr_mlsr2": 21, "sr_mlsr3": 21, "sr_mlsr4": 21, "sr_mlsr5": 21, "sr_mlsr6": 21, "sr_mlsr7": 21, "0x4002c000": 22, "0x4002c004": 22, "0x4002c008": 22, "0x4002c00c": 22, "0x4002c010": 22, "0x4002c014": 22, "0x4002c018": 22, "0x4002c01c": 22, "0x4002c020": 22, "0x4002c024": 22, "0x4002c030": 22, "0x4002c034": 22, "0x4002c038": 22, "0x4002c03c": 22, "0x4002c040": 22, "0x4002c050": 22, "0x4002c054": 22, "0x4002c060": 22, "0x4002c064": 22, "cr_pcoreir": 22, "sfr_ar2": 22, "0xff": 22, "modinvreadi": 22, "pcore_don": 22, "chnlx_done": 22, "sfr_optnw": 22, "sfr_optew": 22, "sfr_optrw": 22, "sfr_optmask": 22, "sfr_mimmcr": 22, "ptrid_pcon": 22, "ptrid_pib0": 22, "ptrid_pib1": 22, "ptrid_pkb": 22, "ptrid_pob": 22, "sfr_tickcyc": [22, 27], "sfr_tickcnt": [22, 27], "0x50120000": 23, "0x50120004": 23, "0x5012000c": 23, "0x50120010": 23, "0x50120014": 23, "0x50120018": 23, "0x5012001c": 23, "0x50120020": 23, "0x50120024": 23, "0x50120028": 23, "0x50120040": 23, "0x50120044": 23, "0x5012004c": 23, "0x50120050": 23, "0x50120054": 23, "0x50120058": 23, "0x5012005c": 23, "0x50120060": 23, "0x50120064": 23, "0x50120068": 23, "0x50120080": 23, "0x50120084": 23, "0x5012008c": 23, "0x50120090": 23, "0x50120094": 23, "0x50120098": 23, "0x5012009c": 23, "0x501200a0": 23, "0x501200a4": 23, "0x501200a8": 23, "0x501200c0": 23, "0x501200c4": 23, "0x501200cc": 23, "0x501200d0": 23, "0x501200d4": 23, "0x501200d8": 23, "0x501200dc": 23, "0x501200e0": 23, "0x501200e4": 23, "0x501200e8": 23, "0x50120100": 23, "0x50120104": 23, "0x50120140": 23, "0x50120144": 23, "0x50120148": 23, "0x5012014c": 23, "ip": [], "apb": [], "apb_adv_tim": [], "adv_timer_apb_if": 23, "r_timer0_start": 23, "r_timer0_stop": 23, "r_timer0_upd": 23, "r_timer0_rst": 23, "r_timer0_arm": 23, "r_timer0_in_sel": 23, "10": 23, "r_timer0_in_mod": 23, "r_timer0_in_clk": 23, "r_timer0_saw": 23, "r_timer0_presc": 23, "r_timer0_ch0_th": 23, "r_timer0_ch0_mod": 23, "r_timer0_ch1_th": 23, "r_timer0_ch1_mod": 23, "r_timer0_ch2_th": 23, "r_timer0_ch2_mod": 23, "r_timer0_ch3_th": 23, "r_timer0_ch3_mod": 23, "r_timer0_ch0_lut": 23, "r_timer0_ch0_flt": 23, "r_timer0_ch1_lut": 23, "r_timer0_ch1_flt": 23, "r_timer0_ch2_lut": 23, "r_timer0_ch2_flt": 23, "r_timer0_ch3_lut": 23, "r_timer0_ch3_flt": 23, "r_timer1_start": 23, "r_timer1_stop": 23, "r_timer1_upd": 23, "r_timer1_rst": 23, "r_timer1_arm": 23, "r_timer1_in_sel": 23, "r_timer1_in_mod": 23, "r_timer1_in_clk": 23, "r_timer1_saw": 23, "r_timer1_presc": 23, "r_timer1_ch0_th": 23, "r_timer1_ch0_mod": 23, "r_timer1_ch1_th": 23, "r_timer1_ch1_mod": 23, "r_timer1_ch2_th": 23, "r_timer1_ch2_mod": 23, "r_timer1_ch3_th": 23, "r_timer1_ch3_mod": 23, "r_timer1_ch0_lut": 23, "r_timer1_ch0_flt": 23, "r_timer1_ch1_lut": 23, "r_timer1_ch1_flt": 23, "r_timer1_ch2_lut": 23, "r_timer1_ch2_flt": 23, "r_timer1_ch3_lut": 23, "r_timer1_ch3_flt": 23, "r_timer2_start": 23, "r_timer2_stop": 23, "r_timer2_upd": 23, "r_timer2_rst": 23, "r_timer2_arm": 23, "r_timer2_in_sel": 23, "r_timer2_in_mod": 23, "r_timer2_in_clk": 23, "r_timer2_saw": 23, "r_timer2_presc": 23, "0x8c": [23, 29], "r_timer2_ch0_th": 23, "r_timer2_ch0_mod": 23, "r_timer2_ch1_th": 23, "r_timer2_ch1_mod": 23, "r_timer2_ch2_th": 23, "r_timer2_ch2_mod": 23, "r_timer2_ch3_th": 23, "r_timer2_ch3_mod": 23, "r_timer2_ch0_lut": 23, "r_timer2_ch0_flt": 23, "r_timer2_ch1_lut": 23, "r_timer2_ch1_flt": 23, "r_timer2_ch2_lut": 23, "r_timer2_ch2_flt": 23, "0xa8": [23, 29, 31], "r_timer2_ch3_lut": 23, "r_timer2_ch3_flt": 23, "r_timer3_start": 23, "r_timer3_stop": 23, "r_timer3_upd": 23, "r_timer3_rst": 23, "r_timer3_arm": 23, "r_timer3_in_sel": 23, "r_timer3_in_mod": 23, "r_timer3_in_clk": 23, "r_timer3_saw": 23, "r_timer3_presc": 23, "r_timer3_ch0_th": 23, "r_timer3_ch0_mod": 23, "r_timer3_ch1_th": 23, "r_timer3_ch1_mod": 23, "r_timer3_ch2_th": 23, "r_timer3_ch2_mod": 23, "r_timer3_ch3_th": 23, "r_timer3_ch3_mod": 23, "r_timer3_ch0_lut": 23, "r_timer3_ch0_flt": 23, "r_timer3_ch1_lut": 23, "r_timer3_ch1_flt": 23, "r_timer3_ch2_lut": 23, "r_timer3_ch2_flt": 23, "r_timer3_ch3_lut": 23, "r_timer3_ch3_flt": 23, "r_event_sel_0": 23, "r_event_sel_1": 23, "r_event_sel_2": 23, "r_event_sel_3": 23, "r_event_en": 23, "r_clk_en": 23, "lsclk_prefd_0": 23, "lsclk_prefd_1": 23, "lsclk_prefd_2": 23, "lsclk_prefd_3": 23, "0x40010000": 24, "0x40010004": 24, "0x40010008": 24, "0x40010010": 24, "0x40010014": 24, "0x40010018": 24, "0x4001001c": 24, "0x40010020": 24, "0x40010024": 24, "0x40010040": 24, "0x40010044": 24, "0x40010048": 24, "0x4001004c": 24, "0x40010050": 24, "sfr_io": [24, 29], "paddrvsel": 24, "cr_xip_addrmod": 24, "cr_xip_opcod": 24, "cr_xip_width": 24, "cr_xip_ssel": 24, "cr_xip_dumcyc": 24, "cr_xip_cfg": 24, "aeskeyin0": 24, "cr_aeskei": 24, "aeskeyin1": 24, "aeskeyin2": 24, "aeskeyin3": 24, "cr_aesena": 24, "0x40045000": 25, "0x40045004": 25, "0x40045008": 25, "rbist": [], "sfrcr_trm": 25, "sfrsr_trm": 25, "sfrar_trm": 25, "0x40000000": 26, "0x40000004": 26, "0x40000008": 26, "0x4000000c": 26, "0x40000014": 26, "0x40000018": 26, "0x4000001c": 26, "0x40000020": 26, "0x40000024": 26, "0x40000028": 26, "0x400000f0": 26, "sfr_rrccr": 26, "sfr_rrcfd": 26, "sfr_rrcsr": 26, "sfr_rrcfr": 26, "trc_set_failur": 26, "trc_reset_failur": 26, "trc_fourth_read_failur": 26, "sfr_rrcar": 26, "0x2468": 26, "0x40028004": 27, "0x40028008": 27, "0x40028010": 27, "0x40028014": 27, "0x40028018": 27, "0x4002801c": 27, "0x40028020": 27, "0x40028024": 27, "0x40028030": 27, "0x40028034": 27, "0x40028040": 27, "0x40028044": 27, "0x40028048": 27, "0x4002804c": 27, "0x40028050": 27, "0x40028054": 27, "0x40028060": 27, "0x400280e0": 27, "0x400280e4": 27, "0x400280e8": 27, "0x400280ec": 27, "0x40028000": 27, "sce_glbsfra": 27, "cr_suben": 27, "cr_apbsopt": 27, "sr_busi": 27, "fr_done": 27, "fr_err": 27, "ar_clrram": 27, "0xa5": 27, "cr_ffen": 27, "ar_ffclr": 27, "32": 27, "hff00": 27, "i": 27, "sr_ff0": 27, "sr_ff": 27, "sr_ff1": 27, "sr_ff2": 27, "sr_ff3": 27, "sr_ff4": 27, "sr_ff5": 27, "fr_acerr": 27, "sr_ts0": 27, "sr_t": 27, "sr_ts1": 27, "sr_ts2": 27, "sr_ts3": 27, "0x40029000": 28, "0x40029010": 28, "0x40029014": 28, "0x40029018": 28, "0x4002901c": 28, "0x40029020": 28, "0x40029024": 28, "0x40029030": 28, "0x40029034": 28, "0x40029038": 28, "0x4002903c": 28, "0x40029040": 28, "0x40029044": 28, "0x40029050": 28, "0x40029054": 28, "0x40029058": 28, "0x4002905c": 28, "0x40029060": 28, "0x40029070": 28, "0x40029074": 28, "sfr_schstart_ar": 28, "xchcr_func": 28, "xchcr_opt": 28, "xchcr_axstart": 28, "xchcr_segid": 28, "xchcr_segstart": 28, "29": [28, 35, 42], "xchcr_transiz": 28, "schcr_func": 28, "schcr_opt": 28, "schcr_axstart": 28, "schcr_segid": 28, "schcr_segstart": 28, "schcr_transiz": 28, "sfr_ich_opt": 28, "sfr_ich_segid": 28, "ichcr_rpstart": 28, "ichcr_wpstart": 28, "ichcr_trans": 28, "sfr_wdatabypass_mod": 28, "sfr_wdatabypass_data": 28, "0x50121000": 29, "0x50121004": 29, "0x50121010": 29, "0x50121014": 29, "0x50121018": 29, "0x5012101c": 29, "0x50121020": 29, "0x50121024": 29, "0x50121028": 29, "0x5012102c": 29, "0x50121030": 29, "0x50121034": 29, "0x50121038": 29, "0x5012103c": 29, "0x50121040": 29, "0x50121044": 29, "0x50121048": 29, "0x5012104c": 29, "0x50121050": 29, "0x50121054": 29, "0x50121058": 29, "0x5012105c": 29, "0x50121060": 29, "0x50121064": 29, "0x50121068": 29, "0x5012106c": 29, "0x50121070": 29, "0x50121074": 29, "0x50121078": 29, "0x5012107c": 29, "0x50121080": 29, "0x50121084": 29, "0x50121088": 29, "0x5012108c": 29, "0x50121090": 29, "0x50121094": 29, "0x50121098": 29, "0x5012109c": 29, "0x501210a0": 29, "0x501210a4": 29, "0x501210a8": 29, "0x501210ac": 29, "0x501210b0": 29, "0x501210b4": 29, "0x501210b8": 29, "0x501210bc": 29, "0x501210c0": 29, "0x501210c4": 29, "0x501210c8": 29, "0x501210cc": 29, "0x501210d0": 29, "0x501210d4": 29, "0x501210d8": 29, "0x501210dc": 29, "0x501210e0": 29, "0x501210e4": 29, "0x501210e8": 29, "0x501210ec": 29, "0x50121100": 29, "0x50121104": 29, "0x50121108": 29, "0x5012110c": 29, "0x50121110": 29, "0x50121114": 29, "0x50121118": 29, "0x5012111c": 29, "0x50121120": 29, "0x50121124": 29, "0x50121128": 29, "0x5012112c": 29, "0x50121130": 29, "0x50121134": 29, "0x50121138": 29, "0x5012113c": 29, "0x50121140": 29, "0x50121144": 29, "0x50121148": 29, "0x5012114c": 29, "0x50121150": 29, "0x50121154": 29, "0x50121158": 29, "0x5012115c": 29, "0x50121160": 29, "0x50121168": 29, "0x5012116c": 29, "0x50121170": 29, "0x50121174": 29, "0x50121178": 29, "0x5012117c": 29, "0x50121180": 29, "0x50121188": 29, "0x5012118c": 29, "0x50121190": 29, "0x50121194": 29, "0x50121198": 29, "0x5012119c": 29, "0x501211a0": 29, "0x501211a8": 29, "0x501211ac": 29, "0x501211b0": 29, "0x501211b4": 29, "0x501211b8": 29, "0x501211bc": 29, "0x501211c0": 29, "0x501211c8": 29, "0x501211cc": 29, "0x501211d0": 29, "0x501211d4": 29, "0x501211d8": 29, "0x501211dc": 29, "0x501211e0": 29, "0x501211f0": 29, "cr_ocr": 29, "cr_rdffthre": 29, "cfg_reg_sd_spec_revis": 29, "cfg_reg_cccr_sdio_revis": 29, "cfg_base_addr_csa": 29, "cfg_base_addr_io_func0": 29, "cfg_base_addr_io_func": 29, "cfg_base_addr_io_func1": 29, "cfg_base_addr_io_func2": 29, "cfg_base_addr_io_func3": 29, "cfg_base_addr_io_func4": 29, "cfg_base_addr_io_func5": 29, "cfg_base_addr_io_func6": 29, "cfg_base_addr_io_func7": 29, "cfg_reg_func_cis_ptr0": 29, "cfg_reg_func_cis_ptr": 29, "cfg_reg_func_cis_ptr1": 29, "cfg_reg_func_cis_ptr2": 29, "cfg_reg_func_cis_ptr3": 29, "cfg_reg_func_cis_ptr4": 29, "cfg_reg_func_cis_ptr5": 29, "cfg_reg_func_cis_ptr6": 29, "cfg_reg_func_cis_ptr7": 29, "cfg_reg_func_ext_std_code0": 29, "cfg_reg_func_ext_std_cod": 29, "cfg_reg_func_ext_std_code1": 29, "cfg_reg_func_ext_std_code2": 29, "cfg_reg_func_ext_std_code3": 29, "cfg_reg_func_ext_std_code4": 29, "cfg_reg_func_ext_std_code5": 29, "cfg_reg_func_ext_std_code6": 29, "cfg_reg_func_ext_std_code7": 29, "cr_write_protect": 29, "cr_reg_dsr": 29, "cfg_reg_cid0": 29, "cr_reg_cid": 29, "cfg_reg_cid1": 29, "cfg_reg_cid2": 29, "cfg_reg_cid3": 29, "cfg_reg_csd0": 29, "cr_reg_csd": 29, "cfg_reg_csd1": 29, "cfg_reg_csd2": 29, "cfg_reg_csd3": 29, "cfg_reg_scr0": 29, "cr_reg_scr": 29, "0xac": [29, 31], "cfg_reg_scr1": 29, "cfg_reg_sd_status0": 29, "cr_reg_sd_statu": 29, "cfg_reg_sd_status1": 29, "cfg_reg_sd_status2": 29, "cfg_reg_sd_status3": 29, "cfg_reg_sd_status4": 29, "cfg_reg_sd_status5": 29, "cfg_reg_sd_status6": 29, "cfg_reg_sd_status7": 29, "cfg_reg_sd_status8": 29, "cfg_reg_sd_status9": 29, "cfg_reg_sd_status10": 29, "cfg_reg_sd_status11": 29, "cfg_reg_sd_status12": 29, "cfg_reg_sd_status13": 29, "cfg_reg_sd_status14": 29, "cfg_reg_sd_status15": 29, "cfg_base_addr_mem_func0": 29, "cfg_base_addr_mem_func": 29, "cfg_base_addr_mem_func1": 29, "cfg_base_addr_mem_func2": 29, "cfg_base_addr_mem_func3": 29, "cfg_base_addr_mem_func4": 29, "cfg_base_addr_mem_func5": 29, "cfg_base_addr_mem_func6": 29, "cfg_base_addr_mem_func7": 29, "cfg_base_addr_mem_func8": 29, "0x124": 29, "cfg_base_addr_mem_func9": 29, "0x128": 29, "cfg_base_addr_mem_func10": 29, "0x12c": 29, "cfg_base_addr_mem_func11": 29, "cfg_base_addr_mem_func12": 29, "cfg_base_addr_mem_func13": 29, "cfg_base_addr_mem_func14": 29, "cfg_base_addr_mem_func15": 29, "cfg_base_addr_mem_func16": 29, "cfg_base_addr_mem_func17": 29, "cfg_reg_func_isdio_interface_code0": 29, "cfg_reg_func_isdio_interface_cod": 29, "cfg_reg_func_isdio_interface_code1": 29, "cfg_reg_func_isdio_interface_code2": 29, "cfg_reg_func_isdio_interface_code3": 29, "cfg_reg_func_isdio_interface_code4": 29, "cfg_reg_func_isdio_interface_code5": 29, "cfg_reg_func_isdio_interface_code6": 29, "cfg_reg_func_manufact_code0": 29, "cfg_reg_func_manufact_cod": 29, "cfg_reg_func_manufact_code1": 29, "cfg_reg_func_manufact_code2": 29, "cfg_reg_func_manufact_code3": 29, "cfg_reg_func_manufact_code4": 29, "cfg_reg_func_manufact_code5": 29, "cfg_reg_func_manufact_code6": 29, "cfg_reg_func_manufact_info0": 29, "cfg_reg_func_manufact_info": 29, "cfg_reg_func_manufact_info1": 29, "0x190": 29, "cfg_reg_func_manufact_info2": 29, "0x194": 29, "cfg_reg_func_manufact_info3": 29, "0x198": 29, "cfg_reg_func_manufact_info4": 29, "0x19c": 29, "cfg_reg_func_manufact_info5": 29, "0x1a0": 29, "cfg_reg_func_manufact_info6": 29, "0x1a8": 29, "cfg_reg_func_isdio_type_sup_code0": 29, "cfg_reg_func_isdio_type_sup_cod": 29, "0x1ac": 29, "cfg_reg_func_isdio_type_sup_code1": 29, "0x1b0": 29, "cfg_reg_func_isdio_type_sup_code2": 29, "0x1b4": 29, "cfg_reg_func_isdio_type_sup_code3": 29, "0x1b8": 29, "cfg_reg_func_isdio_type_sup_code4": 29, "0x1bc": 29, "cfg_reg_func_isdio_type_sup_code5": 29, "0x1c0": 29, "cfg_reg_func_isdio_type_sup_code6": 29, "0x1c8": 29, "cfg_reg_func_info0": 29, "cfg_reg_func_info": 29, "0x1cc": 29, "cfg_reg_func_info1": 29, "0x1d0": 29, "cfg_reg_func_info2": 29, "0x1d4": 29, "cfg_reg_func_info3": 29, "0x1d8": 29, "cfg_reg_func_info4": 29, "0x1dc": 29, "cfg_reg_func_info5": 29, "0x1e0": 29, "cfg_reg_func_info6": 29, "0x1f0": 29, "cfg_reg_max_curr": 29, "cfg_reg_data_strc_vers": 29, "cfg_reg_uhs_1_support": 29, "0x40053000": 30, "0x40053004": 30, "0x40053008": 30, "0x4005300c": 30, "0x40053010": 30, "0x40053014": 30, "0x40053018": 30, "0x40053020": 30, "0x40053024": 30, "0x40053028": 30, "0x4005302c": 30, "0x40053030": 30, "0x40053034": 30, "0x40053038": 30, "0x4005303c": 30, "0x40053040": 30, "0x40053044": 30, "0x40053048": 30, "0x4005304c": 30, "cr_vdmask0": 30, "cr_vdmask1": 30, "vdflag": 30, "cr_ldmask": 30, "sr_ldsr": 30, "sfr_ldcfg": 30, "cr_vdcfg0": 30, "cr_vdcfg": 30, "cr_vdcfg1": 30, "cr_vdcfg2": 30, "cr_vdcfg3": 30, "cr_vdcfg4": 30, "cr_vdcfg5": 30, "cr_vdcfg6": 30, "cr_vdcfg7": 30, "vdena": 30, "vdtst": 30, "ldtst": 30, "sfr_ldip_fd": 30, "0x40040000": 31, "0x40040004": 31, "0x40040008": 31, "0x4004000c": 31, "0x40040010": 31, "0x40040014": 31, "0x40040018": 31, "0x4004001c": 31, "0x40040020": 31, "0x40040024": 31, "0x40040028": 31, "0x4004002c": 31, "0x40040030": 31, "0x40040034": 31, "0x40040038": 31, "0x4004003c": 31, "0x40040040": 31, "0x40040044": 31, "0x40040048": 31, "0x4004004c": 31, "0x40040050": 31, "0x40040054": 31, "0x40040060": 31, "0x40040064": 31, "0x40040068": 31, "0x4004006c": 31, "0x40040080": 31, "0x40040084": 31, "0x40040088": 31, "0x40040090": 31, "0x40040094": 31, "0x40040098": 31, "0x4004009c": 31, "0x400400a0": 31, "0x400400a4": 31, "0x400400a8": 31, "0x400400ac": 31, "sfr_cgusec": 31, "sfr_cgulp": 31, "sfr_seed": 31, "sfr_seedar": 31, "sfr_cgusel0": 31, "cfgfdcr_0_4_0": 31, "cfgfdcr": 31, "cfgfdcr_0_4_1": 31, "cfgfdcr_0_4_2": 31, "cfgfdcr_0_4_3": 31, "cfgfdcr_0_4_4": 31, "sfr_cguset": 31, "0x32": 31, "sfr_cgusel1": 31, "sfr_cgufdpk": 31, "sfr_cgufdaoram": 31, "sfr_cgufdper": 31, "fsfreq0": 31, "fsfreq": 31, "fsfreq1": 31, "fsfreq2": 31, "fsfreq3": 31, "sfr_cgufsvld": 31, "sfr_cgufscr": 31, "aclksubg": 31, "hclksubgat": 31, "iclksubg": 31, "pclksubgat": 31, "sfr_rcurst0": 31, "0x55aa": 31, "sfr_rcurst1": 31, "sfr_rcusrcfr": 31, "sfr_ipcaripflow": 31, "0x57": 31, "sfr_ipcen": 31, "sfr_ipclpen": 31, "sfr_ipcosc": 31, "sfr_ipcpllmn": 31, "sfr_ipcpllf": 31, "sfr_ipcpllq": 31, "sfr_ipccr": 31, "0x40043000": 32, "0x4002e000": 33, "0x4002e004": 33, "0x4002e008": 33, "0x4002e00c": 33, "0x4002e010": 33, "0x4002e014": 33, "0x4002e018": 33, "0x4002e020": 33, "0x4002e024": 33, "0x4002e028": 33, "0x4002e030": 33, "0x4002e040": 33, "0x4002e044": 33, "0x4002e048": 33, "0x4002e04c": 33, "sfr_crsrc": 33, "sfr_crana": 33, "sfr_pp": 33, "sr_rng": 33, "sfr_ar_gen": 33, "0x55": 33, "sfr_fr": 33, "sfr_drpsz": 33, "sfr_drgen": 33, "sfr_drrese": 33, "sfr_buf": 33, "rngchainen0": 33, "rngchainen": 33, "rngchainen1": 33, "rngchainen2": 33, "rngchainen3": 33, "0x50114000": 34, "0x50114004": 34, "0x50114008": 34, "0x50114010": 34, "udma_adc_ts_reg_if": 34, "r_rx_startaddr": [34, 35, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54], "r_rx_size": [34, 35, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54], "r_rx_continu": [34, 35, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54], "r_rx_en": [34, 35, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54], "r_rx_clr": [34, 35, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54], "cr_adc": 34, "0x5010f000": 35, "0x5010f004": 35, "0x5010f008": 35, "0x5010f020": 35, "0x5010f024": 35, "0x5010f028": 35, "0x5010f02c": 35, "0x5010f030": 35, "0x5010f034": 35, "udma": [], "camera_reg_if": 35, "r_rx_datas": [35, 42, 45, 46, 47, 48], "r_cam_cfg": 35, "30": [35, 42], "cfg_cam_ip_en_i": 35, "r_cam_cfg_ll": 35, "r_cam_cfg_ur": 35, "r_cam_cfg_siz": 35, "r_cam_cfg_filt": 35, "r_cam_vsync_polar": 35, "r_cam_hsync_polar": 35, "0x50100000": 36, "0x50100004": 36, "0x50100008": 36, "udma_cor": [], "common": [], "r_cg": 36, "r_cmp_evt_0": 36, "r_cmp_evt_1": 36, "r_cmp_evt_2": 36, "r_cmp_evt_3": 36, "r_rst": 36, "0x50110000": 37, "0x50110004": 37, "0x50110008": 37, "0x5011000c": 37, "0x50110010": 37, "0x50110014": 37, "0x50110018": 37, "0x5011001c": 37, "0x50110020": 37, "0x50110024": 37, "0x50110028": 37, "0x5011002c": 37, "0x50110030": 37, "0x50110034": 37, "0x50110038": 37, "0x5011003c": 37, "0x50110040": 37, "0x50110044": 37, "0x50110048": 37, "0x5011004c": 37, "0x50110050": 37, "0x50110054": 37, "0x50110058": 37, "0x50110060": 37, "udma_filter_reg_if": 37, "r_filter_tx_start_addr_0": 37, "r_filter_tx_datasize_0": 37, "r_filter_tx_mode_0": 37, "r_filter_tx_len0_0": 37, "r_filter_tx_len1_0": 37, "r_filter_tx_len2_0": 37, "r_filter_tx_start_addr_1": 37, "r_filter_tx_datasize_1": 37, "r_filter_tx_mode_1": 37, "r_filter_tx_len0_1": 37, "r_filter_tx_len1_1": 37, "r_filter_tx_len2_1": 37, "r_filter_rx_start_addr": 37, "r_filter_rx_datas": 37, "r_filter_rx_mod": 37, "r_filter_rx_len0": 37, "r_filter_rx_len1": 37, "r_filter_rx_len2": 37, "r_au_use_sign": 37, "r_au_bypass": 37, "r_au_mod": 37, "r_au_shift": 37, "r_commit_au_reg0": 37, "r_commit_au_reg1": 37, "r_commit_bincu_threshold": 37, "r_bincu_count": 37, "r_bincu_en_count": 37, "r_bincu_datas": 37, "bincu_counter_i": 37, "r_filter_mod": 37, "r_filter_don": 37, "0x50109000": 38, "0x50109004": 38, "0x50109008": 38, "0x50109010": 38, "0x50109014": 38, "0x50109018": 38, "0x50109020": 38, "0x50109024": 38, "0x50109028": 38, "0x50109030": 38, "0x50109038": 38, "udma_i2c": [], "udma_i2c_reg_if": [38, 39, 40, 41], "r_tx_startaddr": [38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54], "r_tx_size": [38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54], "r_tx_continu": [38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54], "r_tx_en": [38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54], "r_cmd_startaddr": [38, 39, 40, 41, 45, 46, 47, 48], "r_cmd_size": [38, 39, 40, 41, 45, 46, 47, 48], "r_cmd_continu": [38, 39, 40, 41, 45, 46, 47, 48], "r_cmd_en": [38, 39, 40, 41, 45, 46, 47, 48], "r_busi": [38, 39, 40, 41], "r_al": [38, 39, 40, 41], "r_nack": [38, 39, 40, 41], "0x5010a000": 39, "0x5010a004": 39, "0x5010a008": 39, "0x5010a010": 39, "0x5010a014": 39, "0x5010a018": 39, "0x5010a020": 39, "0x5010a024": 39, "0x5010a028": 39, "0x5010a030": 39, "0x5010a038": 39, "0x5010b000": 40, "0x5010b004": 40, "0x5010b008": 40, "0x5010b010": 40, "0x5010b014": 40, "0x5010b018": 40, "0x5010b020": 40, "0x5010b024": 40, "0x5010b028": 40, "0x5010b030": 40, "0x5010b038": 40, "0x5010c000": 41, "0x5010c004": 41, "0x5010c008": 41, "0x5010c010": 41, "0x5010c014": 41, "0x5010c018": 41, "0x5010c020": 41, "0x5010c024": 41, "0x5010c028": 41, "0x5010c030": 41, "0x5010c038": 41, "0x5010e000": 42, "0x5010e004": 42, "0x5010e008": 42, "0x5010e010": 42, "0x5010e014": 42, "0x5010e018": 42, "0x5010e020": 42, "0x5010e024": 42, "0x5010e028": 42, "0x5010e02c": 42, "udma_i2s_reg_if": 42, "r_tx_datas": [42, 45, 46, 47, 48], "r_tx_clr": [42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54], "r_master_gen_clk_div": 42, "r_slave_gen_clk_div": 42, "r_common_gen_clk_div": 42, "r_slave_clk_en": 42, "25": [42, 44], "r_master_clk_en": 42, "26": 42, "r_pdm_clk_en": 42, "r_slave_sel_ext": 42, "r_slave_sel_num": 42, "r_master_sel_ext": 42, "r_master_sel_num": 42, "r_slave_i2s_word": 42, "r_slave_i2s_bits_word": 42, "r_slave_i2s_lsb_first": 42, "r_slave_i2s_2ch": 42, "r_slave_i2s_en": 42, "r_master_i2s_word": 42, "r_master_i2s_bits_word": 42, "r_master_i2s_lsb_first": 42, "r_master_i2s_2ch": 42, "r_master_i2s_en": 42, "r_slave_pdm_shift": 42, "r_slave_pdm_decim": 42, "r_slave_pdm_mod": 42, "r_slave_pdm_en": 42, "0x50111000": 43, "0x50111004": 43, "0x50111008": 43, "0x50111010": 43, "0x50111014": 43, "0x50111018": 43, "0x50111020": 43, "0x50111024": 43, "0x50111028": 43, "0x5011102c": 43, "0x50111030": 43, "0x50111034": 43, "0x50111038": 43, "udma_scif_reg": 43, "status_i": [43, 45, 46, 47, 48, 51, 52, 53, 54], "r_scif_parity_en": 43, "r_scif_bit": 43, "r_scif_stop_bit": 43, "r_scif_rx_polling_en": 43, "r_scif_rx_clean_fifo": 43, "r_scif_en_tx": 43, "r_scif_en_rx": 43, "r_scif_clksel": 43, "r_scif_div": 43, "r_err_overflow": [43, 51, 52, 53, 54], "r_err_par": [43, 51, 52, 53, 54], "r_scif_rx_irq_en": 43, "r_scif_err_irq_en": 43, "r_scif_rx_data_valid": 43, "r_scif_rx_data": 43, "r_scif_etu": 43, "0x5010d000": 44, "0x5010d004": 44, "0x5010d008": 44, "0x5010d010": 44, "0x5010d014": 44, "0x5010d018": 44, "0x5010d020": 44, "0x5010d028": 44, "0x5010d02c": 44, "0x5010d030": 44, "0x5010d034": 44, "0x5010d038": 44, "0x5010d03c": 44, "0x5010d040": 44, "0x5010d044": 44, "0x5010d048": 44, "udma_sdio_reg_if": 44, "r_cmd_rsp_type": 44, "r_cmd_op": 44, "r_cmd_stopopt": 44, "r_data_en": 44, "r_data_rwn": 44, "r_data_quad": 44, "r_data_block_num": 44, "r_data_block_s": 44, "r_sdio_start": 44, "cfg_rsp_data_i_31_0": 44, "cfg_rsp_data_i_63_32": 44, "cfg_rsp_data_i_95_64": 44, "cfg_rsp_data_i_127_96": 44, "r_clk_div_data": 44, "r_clk_div_valid": 44, "r_eot": 44, "r_err": 44, "r_data_timeout": 44, "0x50105000": 45, "0x50105004": 45, "0x50105008": 45, "0x50105010": 45, "0x50105014": 45, "0x50105018": 45, "0x50105020": 45, "0x50105024": 45, "0x50105028": 45, "0x50105030": 45, "udma_qspi": [], "udma_spim_reg_if": [45, 46, 47, 48], "r_rx_backpressur": [45, 46, 47, 48], "r_cmd_clr": [45, 46, 47, 48], "0x50106000": 46, "0x50106004": 46, "0x50106008": 46, "0x50106010": 46, "0x50106014": 46, "0x50106018": 46, "0x50106020": 46, "0x50106024": 46, "0x50106028": 46, "0x50106030": 46, "0x50107000": 47, "0x50107004": 47, "0x50107008": 47, "0x50107010": 47, "0x50107014": 47, "0x50107018": 47, "0x50107020": 47, "0x50107024": 47, "0x50107028": 47, "0x50107030": 47, "0x50108000": 48, "0x50108004": 48, "0x50108008": 48, "0x50108010": 48, "0x50108014": 48, "0x50108018": 48, "0x50108020": 48, "0x50108024": 48, "0x50108028": 48, "0x50108030": 48, "0x50112000": 49, "0x50112004": 49, "0x50112008": 49, "0x50112010": 49, "0x50112014": 49, "0x50112018": 49, "0x50112020": 49, "0x50112024": 49, "0x50112028": 49, "0x5011202c": 49, "0x50112030": 49, "0x50112034": 49, "udma_spis_reg": [49, 50], "cfgcpol": [49, 50], "cfgcpha": [49, 50], "sr_seot_cnt": [49, 50], "seot_irq_en": [49, 50], "cfgrxcnt": [49, 50], "cfgtxcnt": [49, 50], "cfgdmcnt": [49, 50], "0x50113000": 50, "0x50113004": 50, "0x50113008": 50, "0x50113010": 50, "0x50113014": 50, "0x50113018": 50, "0x50113020": 50, "0x50113024": 50, "0x50113028": 50, "0x5011302c": 50, "0x50113030": 50, "0x50113034": 50, "0x50101000": 51, "0x50101004": 51, "0x50101008": 51, "0x50101010": 51, "0x50101014": 51, "0x50101018": 51, "0x50101020": 51, "0x50101024": 51, "0x50101028": 51, "0x5010102c": 51, "0x50101030": 51, "0x50101034": 51, "udma_uart": [], "udma_uart_reg_if": [51, 52, 53, 54], "r_uart_parity_en": [51, 52, 53, 54], "r_uart_bit": [51, 52, 53, 54], "r_uart_stop_bit": [51, 52, 53, 54], "r_uart_rx_polling_en": [51, 52, 53, 54], "r_uart_rx_clean_fifo": [51, 52, 53, 54], "r_uart_en_tx": [51, 52, 53, 54], "r_uart_en_rx": [51, 52, 53, 54], "r_uart_div": [51, 52, 53, 54], "r_uart_rx_irq_en": [51, 52, 53, 54], "r_uart_err_irq_en": [51, 52, 53, 54], "r_uart_rx_data_valid": [51, 52, 53, 54], "r_uart_rx_data": [51, 52, 53, 54], "0x50102000": 52, "0x50102004": 52, "0x50102008": 52, "0x50102010": 52, "0x50102014": 52, "0x50102018": 52, "0x50102020": 52, "0x50102024": 52, "0x50102028": 52, "0x5010202c": 52, "0x50102030": 52, "0x50102034": 52, "0x50103000": 53, "0x50103004": 53, "0x50103008": 53, "0x50103010": 53, "0x50103014": 53, "0x50103018": 53, "0x50103020": 53, "0x50103024": 53, "0x50103028": 53, "0x5010302c": 53, "0x50103030": 53, "0x50103034": 53, "0x50104000": 54, "0x50104004": 54, "0x50104008": 54, "0x50104010": 54, "0x50104014": 54, "0x50104018": 54, "0x50104020": 54, "0x50104024": 54, "0x50104028": 54, "0x5010402c": 54, "0x50104030": 54, "0x50104034": 54, "0x40041000": 55, "http": [], "github": [], "com": [], "baochip": [], "1x": [], "tree": [], "main": [], "ao_": [], "ysctrl": [], "aobu": [], "reg": [], "rt": [], "l": [], "co": [], "resub_sramtrm": [], "du": [], "art": [], "glu": [], "echain": [], "ox": [], "li": [], "b": [], "md": [], "ma": [], "er": [], "r": [], "bist_wrp": [], "": [], "ddc": [], "sen": [], "sorc": [], "u": [], "dma_adc_ts_reg_if": [], "udma_cam": [], "tl": [], "dma_scif_reg": [], "dma_spis_reg": [], "rtlmodul": [], "lapb_cr": [], "A": [], "h00": [], "dw": [], "cr": [], "prdata32": [], "lapb_ar": [], "h04": [], "h5a": [], "start": [], "lapb_sr": [], "h08": [], "sr": [], "lapb_fr": [], "h0c": [], "fr": [], "h10": [], "h14": [], "opt_aescnt0": [], "h18": [], "cr_optltx": [], "h20": [], "maskse": [], "h24": [], "maskseedupd": [], "h30": [], "scedma_pkg": [], "aw": [], "sfrcnt": [], "sfr_segptr": [], "al": [], "cr_divlen": [], "sr_divlen": [], "cr_opt32": [], "h1c": [], "h0": [], "iv": [], "h6": [], "cr_cr": [], "h4": [], "h3fff": [], "clk1hzfd": [], "h8": [], "cr_wkupmask": [], "hc": [], "h1f": [], "rstcrmask": [], "pmucrw": [], "sfr_pmucsr": [], "iv_pmucr": [], "sfr_pmucrlp": [], "sfr_pmucrpd": [], "pmudftw": [], "sfr_pmudftsr": [], "sfr_pmutrm0csr": [], "pmutrmw": [], "sfr_pmutrm1csr": [], "h28": [], "iv_pmutrm": [], "sfr_pmutrmlp0": [], "h2c": [], "sfr_pmutrmlp1": [], "h34": [], "osctrmw": [], "iv_osc32kcr": [], "iv_osc32ktrm": [], "sfr_osccr": [], "h38": [], "sfrpmusr": [], "h3c": [], "h40": [], "aofr": [], "h44": [], "sfrpmupdar": [], "h50": [], "haa": [], "aoperi_clrint": [], "h60": [], "kpiosel": [], "h64": [], "h3ff": [], "aopadpu": [], "regcnt": [], "sfr_bureg": [], "bio_": [], "bdma": [], "lapb_ac2r": [], "sfr_ctrl": [], "ctl_action": [], "self_clear": [], "ctl_action_sync_ack": [], "sfr_cfginfo": [], "d4096": [], "d4": [], "d8": [], "sfr_config": [], "sfr_flevel": [], "lapb_acr": [], "sfr_txf0": [], "push": [], "sfr_txf1": [], "sfr_txf2": [], "sfr_txf3": [], "lapb_asr": [], "sfr_rxf0": [], "pull": [], "sfr_rxf1": [], "sfr_rxf2": [], "sfr_rxf3": [], "sfr_elevel": [], "sfr_etyp": [], "pclk_event_set": [], "pclk_event_set_valid": [], "pclk_event_clr": [], "pclk_event_clr_valid": [], "pclk_event_statu": [], "sfr_extclock": [], "h48": [], "fifo_to_reset": [], "do_fifo_clr": [], "sfr_qdiv0": [], "h54": [], "sfr_qdiv1": [], "h58": [], "sfr_qdiv2": [], "h5c": [], "sfr_qdiv3": [], "sync_bypass": [], "oe_invert": [], "h68": [], "out_invert": [], "h6c": [], "in_invert": [], "h70": [], "irqmask0": [], "h74": [], "irqmask1": [], "h78": [], "irqmask2": [], "h7c": [], "irqmask3": [], "h80": [], "irq_edg": [], "h84": [], "gpio_out": [], "h88": [], "gpio_dir": [], "h90": [], "sfr_dbg0": [], "h94": [], "sfr_dbg1": [], "h98": [], "sfr_dbg2": [], "h9c": [], "sfr_dbg3": [], "ha0": [], "mem_gutt": [], "ha4": [], "peri_gutt": [], "hb0": [], "evc_reg": [], "sfr_dmareq_map": [], "sfr_dmareq_stat": [], "he0": [], "sfr_filter_base_0": [], "he4": [], "sfr_filter_bounds_0": [], "he8": [], "sfr_filter_base_1": [], "hec": [], "sfr_filter_bounds_1": [], "hf0": [], "sfr_filter_base_2": [], "hf4": [], "sfr_filter_bounds_2": [], "hf8": [], "sfr_filter_base_3": [], "hfc": [], "sfr_filter_bounds_3": [], "mbohasha": [], "hashcnt": [], "sfr_opt2": [], "cfg_blkt0": [], "segcnt": [], "kid": [], "coresub_": [], "sramtrm": [], "cr_cach": [], "cr_itcm": [], "cr_dtcm": [], "h2": [], "cr_sram0": [], "cr_sram1": [], "h3": [], "cr_vexram": [], "sfr_sramerr": [], "sfr_ramsec": [], "la": [], "pb_cr": [], "hd": [], "sfr_cfg0": [], "h1f1010": [], "sfr_cfg1": [], "hff20_18_10": [], "sfr_cfg2": [], "hffffffff": [], "sfr_cfg3": [], "pb_sr": [], "kpoc": [], "kpic": [], "sfr_sr0": [], "evffvld": [], "d500": [], "cfg_deep10m": [], "sfrtxd": [], "sfrcr": [], "sfrsr": [], "initetu": [], "sfretu": [], "v": [], "evcntw": [], "revi": [], "cm7evcnt": [], "sfr_cm7evsel": [], "sfr_cm7even": [], "sfr_cm7evfr": [], "sfr_tmrevsel": [], "tmr_even": [], "evcnt": [], "sfr_ifeven": [], "sfr_ifeverrfr": [], "errcnt": [], "sfr_cm7errfr": [], "sfr_cm7errcr": [], "rrcevcnt": [], "sfr_rrcevsel": [], "sfr_rrceven": [], "gcx": [], "sfr_gcmask": [], "sfr_gcsr": [], "sfr_gcrst": [], "sfr_gctest": [], "ioc": [], "afcw": [], "sfr_afsel": [], "h100": [], "iocw": [], "intc": [], "sfr_intcr": [], "sfr_intfr": [], "h130": [], "gpiosfrc": [], "sfr_gpioout": [], "sfr_gpiooe": [], "hffff": [], "sfr_gpiopu": [], "sfr_gpioin": [], "h200": [], "revx": [], "sfr_piosel": [], "h230": [], "sfr_cfg_schm": [], "sfr_cfg_slew": [], "sfr_cfg_drvsel": [], "mbox": [], "_v0": [], "wdata": [], "wdata_written": [], "rdata": [], "rdata_read": [], "sfr_statu": [], "status_read": [], "h1": [], "abort": [], "done": [], "evcw": [], "chnlc": [], "sfr_evsel": [], "apb_cr": [], "lc": [], "sfr_mldrv": [], "sfr_mlie": [], "apb_sr": [], "gc": [], "sfr_mlsr": [], "pk": [], "e": [], "hff": [], "ramclrar": [], "opt_nw": [], "opt_ew": [], "opt_rw": [], "opt_mask": [], "mimmcr": [], "tickcyc": [], "tickcntsr": [], "hfe": [], "cr_io": [], "apb_ar": [], "arreset": [], "sfr_iodrv": [], "cfg_xip_addr_mod": [], "cfg_xip_opcod": [], "cfg_xip_width": [], "cfg_xip_ssel": [], "cfg_xip_dumcyc": [], "cfg_xip_cfg": [], "aeskeyin": [], "aesena": [], "rbist_w": [], "rp": [], "trmcr": [], "trmsr": [], "trmar": [], "rrccr": [], "hrdata32": [], "resetn": [], "coreresetn": [], "sfrlock": [], "b0": [], "h7": [], "rrcfd": [], "rrcsr": [], "pb_fr": [], "rrcfr": [], "sfr_rrcsr_set0": [], "sfr_rrcsr_set1": [], "63": [], "sfr_rrcsr_rst0": [], "sfr_rrcsr_rst1": [], "sfr_rrcsr_rd0": [], "sfr_rrcsr_rd1": [], "pb_ar": [], "pm_rram_suicid": [], "rrcar_suicid": [], "sc": [], "e_glbsfra": [], "subcnt": [], "sfr_suben": [], "sfr_apb": [], "srcnt": [], "sfr_srbusi": [], "frcnt": [], "sfr_frdone": [], "sfr_frerr": [], "ha5": [], "sfr_arclr": [], "ffcnt": [], "sfr_ffen": [], "resetn0": [], "sfr_ffclr": [], "sfr_ffcnt": [], "chnlaccnt": [], "sfr_fracerr": [], "tsc": [], "sfr_t": [], "edma": [], "schstart": [], "sfr_xch_func": [], "xchcr": [], "func": [], "sfr_xch_opt": [], "opt": [], "sfr_xch_axstart": [], "axstart": [], "sfr_xch_segid": [], "segid": [], "sfr_xch_segstart": [], "segstart": [], "tsw": [], "sfr_xch_transiz": [], "transiz": [], "sfr_sch_func": [], "schcr": [], "sfr_sch_opt": [], "sfr_sch_axstart": [], "sfr_sch_segid": [], "sfr_sch_segstart": [], "sfr_sch_transiz": [], "ichcr_opt": [], "ichcr_segid": [], "sfr_ich_rpstart": [], "sfr_ich_wpstart": [], "sfr_ich_trans": [], "wdatabypass_mod": [], "wdatabypass_data": [], "b10": [], "cfg_reg_ocr": [], "cfg_rd_fifo_threshold": [], "cr_rev": [], "cfgbaaw": [], "cr_bacsa": [], "cr_baiofn": [], "cr_fncisptr": [], "cr_fnextstdcod": [], "cfg_write_protect": [], "cfg_reg_dsr": [], "cfg_reg_cid": [], "cfg_reg_csd": [], "ha8": [], "cfg_reg_scr": [], "cfg_reg_sd_statu": [], "cr_base_addr_mem_func": [], "h148": [], "cr_reg_func_isdio_interface_cod": [], "h168": [], "cr_reg_func_manufact_cod": [], "h188": [], "cr_reg_func_manufact_info": [], "h1a8": [], "cr_reg_func_isdio_type_sup_cod": [], "h1c8": [], "cr_reg_func_info": [], "h1f0": [], "cr_reg_uhs_1_support": [], "vdc": [], "b1": [], "sfr_vdmask0": [], "sfr_vdmask1": [], "sfr_vdsr": [], "sfr_vdfr": [], "ldc": [], "sfr_ldmask": [], "sfr_ldsr": [], "cr_ldcfg": [], "sfr_vdcfg": [], "sfr_vdip_ena": [], "sfr_vdip_test": [], "sfr_ldip_test": [], "h4c": [], "h1ff": [], "ldfd": [], "sysct": [], "rl": [], "cgusec": [], "cgulp": [], "clkcipherse": [], "clkcipherseedupd": [], "cfgsel0cr": [], "h00000f7f": [], "sfr_cgufd": [], "h0f0f0f0f": [], "sfr_cgufdao": [], "h32": [], "cfgsetar": [], "cfgsel1": [], "sysresetn": [], "cfgfdpke": [], "h0f0f": [], "cfgfdaoram": [], "hffffff": [], "cfgfdper": [], "sfr_cgufssr": [], "fsvld": [], "d48": [], "fsintv": [], "ackcnt": [], "sfr_aclkgr": [], "hckcnt": [], "sfr_hclkgr": [], "ickcnt": [], "sfr_iclkgr": [], "pckcnt": [], "sfr_pclkgr": [], "h55aa": [], "sysreset_sw": [], "corereset_sw": [], "rcufr": [], "h57": [], "ipflow_setar": [], "h01": [], "ipc_en": [], "ipc_lpen": [], "iv_osc32mtrm": [], "ipc_osc": [], "pllmniv": [], "ipc_pllmn": [], "ipc_pllf": [], "ipc_pllq": [], "hac": [], "h53": [], "ipccr": [], "tr": [], "ng": [], "cr_src": [], "cr_ana": [], "cr_postproc": [], "h55": [], "ar_gener": [], "lapb_shfin": [], "dr": [], "dr_psz_str": [], "dr_gen_dat": [], "dr_gen_rese": [], "lapb_buf": [], "baw": [], "chainw": [], "sfr_chain": [], "l140": [0, 14], "l141": [0, 1, 14], "l142": [0, 1, 14, 29], "l143": [0, 1], "l145": [0, 14], "l146": [0, 1, 18], "l147": [0, 14, 18], "l150": [0, 14, 29], "l151": [0, 14, 29], "l153": [0, 14, 29], "l136": [1, 29], "l137": [1, 29], "l138": [1, 29], "l139": [1, 29], "l144": [1, 14], "l367": 2, "l368": 2, "l369": 2, "l370": 2, "l376": 2, "l373": 2, "l374": 2, "l377": 2, "l383": 2, "l384": 2, "l381": 2, "l382": 2, "l386": 2, "l387": 2, "l388": 2, "l390": 2, "l391": 2, "l393": 2, "l400": 2, "l401": 2, "l33": 3, "l488": 5, "l489": 5, "l490": 5, "l492": [5, 6, 7, 8, 9], "l493": [5, 6], "l494": [5, 7], "l495": [5, 8], "l496": [5, 9], "l497": [5, 6], "l498": [5, 7], "l499": [5, 8], "l500": [5, 9], "l502": 5, "l503": 5, "l504": [5, 6, 7, 8, 9], "l505": [5, 6, 7, 8, 9], "l506": [5, 6, 7, 8, 9], "l508": 5, "l509": 5, "l511": 5, "l512": 5, "l513": 5, "l514": 5, "l516": 5, "l517": 5, "l518": 5, "l519": 5, "l521": 5, "l522": 5, "l523": 5, "l524": 5, "l525": 5, "l526": 5, "l527": 5, "l529": 5, "l530": 5, "l531": 5, "l532": 5, "l535": 5, "l536": 5, "l571": 5, "l572": 5, "l593": 5, "l594": 5, "l595": 5, "l596": 5, "l597": 5, "l598": 5, "l599": 5, "l600": 5, "l208": 10, "l209": 10, "l210": 10, "l211": 10, "l213": 10, "l214": 10, "l215": 10, "l216": 10, "l219": 10, "l217": 10, "l54": 11, "l55": 11, "l56": 11, "l57": 11, "l58": 11, "l59": 11, "l60": 11, "l61": 11, "l167": 12, "l168": 12, "l169": 12, "l170": 12, "l173": 12, "l174": [12, 25], "l171": 12, "l42": 13, "l43": 13, "l44": [13, 15], "l45": [13, 15], "l148": [14, 18], "l154": [14, 29], "l46": 15, "l47": 15, "l73": 18, "l127": 18, "l128": 18, "l149": 18, "l249": 18, "l225": 18, "l226": 18, "l227": 18, "l105": [19, 28, 33], "l106": [19, 28, 33], "l107": [19, 28, 33], "l108": [19, 28, 33], "l109": [19, 28], "l102": [20, 28], "l103": 20, "l104": [20, 28], "l49": 21, "l50": 21, "l51": 21, "l294": 22, "l296": 22, "l297": 22, "l298": 22, "l300": 22, "l301": 22, "l302": 22, "l303": 22, "l305": 22, "l306": 22, "l307": 22, "l309": 22, "l310": 22, "l312": 22, "l313": 22, "l189": 24, "l190": 24, "l191": 24, "l193": 24, "l194": 24, "l195": 24, "l196": 24, "l197": 24, "l198": 24, "l200": 24, "l201": 24, "l175": 25, "l176": 25, "l261": 26, "l262": 26, "l263": 26, "l264": 26, "l266": 26, "l267": 26, "l268": 26, "l269": 26, "l270": 26, "l271": 26, "l273": 26, "l76": 27, "l77": [27, 30], "l79": 27, "l80": 27, "l81": 27, "l84": 27, "l116": [27, 29], "l117": [27, 28, 29, 33], "l90": 27, "l96": 27, "l91": 27, "l86": 27, "l100": [27, 28], "l95": 28, "l97": 28, "l98": 28, "l99": 28, "l101": 28, "l111": 28, "l112": [28, 33], "l113": [28, 29], "l114": [28, 29, 33], "l115": [28, 33], "l118": [28, 29], "l120": 29, "l121": 29, "l123": 29, "l124": 29, "l134": 29, "l135": 29, "l152": 29, "l159": 29, "l63": 30, "l64": 30, "l65": 30, "l66": 30, "l68": 30, "l69": 30, "l70": 30, "l72": 30, "l74": 30, "l75": 30, "l78": 30, "l768": 31, "l769": 31, "l771": 31, "l772": 31, "l774": 31, "l775": 31, "l778": 31, "l781": 31, "l782": 31, "l777": 31, "l779": 31, "l776": 31, "l785": 31, "l786": 31, "l787": 31, "l794": 31, "l795": 31, "l796": 31, "l797": 31, "l804": 31, "l805": 31, "l806": 31, "l810": 31, "l811": 31, "l812": 31, "l813": 31, "l814": 31, "l815": 31, "l816": 31, "l817": 31, "l239": 33, "l240": 33, "l241": 33, "l242": 33, "lu": [], "ao_sysctr": [], "bio": [], "_bdma": [], "c": [], "ombohasha": [], "coresub": [], "_sramtrm": [], "gluechai": [], "n": [], "mbo": [], "x_v0": [], "p": [], "ke": [], "apb_adv_ti": [], "mer": [], "rbist_": [], "wrp": [], "ce_glbsfra": [], "cedma": [], "sysc": [], "trl": [], "t": [], "rng": [], "ra": [], "line": [0, 1, 2, 3, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 18, 19, 20, 21, 22, 24, 25, 26, 27, 28, 29, 30, 31, 33], "approxim": [0, 1, 2, 3, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 18, 19, 20, 21, 22, 24, 25, 26, 27, 28, 29, 30, 31, 33], "ao_sysct": [], "bi": [], "o_bdma": [], "coresu": [], "b_sramtrm": [], "gluecha": [], "mb": [], "ox_v0": [], "apb_adv_t": [], "imer": [], "_wrp": [], "sy": [], "ctrl": [], "era": [], "udma_fil": [], "ter": [], "udma_sdi": [], "o": [], "udma_qsp": [], "udma_uar": [], "cry": [], "pto_top": [], "pto_alu": [], "modu": [], "le": [], "re": [], "ifsu": [], "ifs": [], "ub": [], "cor": [], "mod": [], "ul": [], "rypto_top": [], "sub": [], "ypto_top": [], "ypto_alu": [], "ore": [], "sctrl": [], "se": [], "rr": [], "mo": [], "dule": [], "fsub": [], "l679": [], "l680": [], "l681": [], "l682": [], "l684": [], "l685": [], "l686": [], "l689": [], "l690": [], "l692": [], "l745": [], "l746": [], "l747": [], "l748": [], "l750": [], "l751": [], "l752": [], "l753": [], "l755": [], "l1059": [], "l1060": [], "l1061": [], "l1062": [], "l1068": [], "l1065": [], "l1066": [], "l1069": [], "l1075": [], "l1076": [], "l1073": [], "l1074": [], "l1078": [], "l1079": [], "l1080": [], "l1082": [], "l1083": [], "l1085": [], "l1092": [], "l1093": [], "l71": [], "l3027": [], "l3028": [], "l3029": [], "l3031": [], "l3032": [], "l3033": [], "l3034": [], "l3035": [], "l3036": [], "l3037": [], "l3038": [], "l3039": [], "l3041": [], "l3042": [], "l3043": [], "l3044": [], "l3045": [], "l3047": [], "l3048": [], "l3050": [], "l3051": [], "l3052": [], "l3053": [], "l3055": [], "l3056": [], "l3057": [], "l3058": [], "l3060": [], "l3061": [], "l3062": [], "l3063": [], "l3064": [], "l3065": [], "l3066": [], "l3068": [], "l3069": [], "l3070": [], "l3071": [], "l3074": [], "l3075": [], "l3110": [], "l3111": [], "l3132": [], "l3133": [], "l3134": [], "l3135": [], "l3136": [], "l3137": [], "l3138": [], "l3139": [], "l1107": [], "l1108": [], "l1109": [], "l1110": [], "l1112": [], "l1113": [], "l1114": [], "l1115": [], "l1118": [], "l1116": [], "l125": [], "l126": [], "l129": [], "l130": [], "l131": [], "l132": [], "l715": [], "l716": [], "l717": [], "l718": [], "l721": [], "l722": [], "l719": [], "l156": [], "l157": [], "l158": [], "l304": [], "l308": [], "l311": [], "l314": [], "l435": [], "l510": [], "l611": [], "l587": [], "l588": [], "l589": [], "l338": [], "l339": [], "l340": [], "l341": [], "l342": [], "l287": [], "l288": [], "l289": [], "l315": [], "l316": [], "l317": [], "l1833": [], "l1835": [], "l1836": [], "l1837": [], "l1839": [], "l1840": [], "l1841": [], "l1842": [], "l1844": [], "l1845": [], "l1846": [], "l1848": [], "l1849": [], "l1851": [], "l1852": [], "l832": [], "l833": [], "l834": [], "l836": [], "l837": [], "l838": [], "l839": [], "l840": [], "l841": [], "l843": [], "l844": [], "l632": [], "l633": [], "l634": [], "l1299": [], "l1300": [], "l1301": [], "l1302": [], "l1304": [], "l1305": [], "l1306": [], "l1307": [], "l1308": [], "l1309": [], "l1311": [], "l232": [], "l233": [], "l235": [], "l236": [], "l237": [], "l272": [], "l246": [], "l252": [], "l247": [], "l256": [], "l446": [], "l448": [], "l449": [], "l450": [], "l451": [], "l452": [], "l453": [], "l455": [], "l456": [], "l457": [], "l458": [], "l459": [], "l460": [], "l462": [], "l463": [], "l464": [], "l465": [], "l466": [], "l468": [], "l469": [], "l487": [], "l491": [], "l528": [], "l533": [], "l192": [], "l199": [], "l202": [], "l204": [], "l205": [], "l1765": [], "l1766": [], "l1768": [], "l1769": [], "l1771": [], "l1772": [], "l1775": [], "l1778": [], "l1779": [], "l1774": [], "l1776": [], "l1773": [], "l1782": [], "l1783": [], "l1784": [], "l1791": [], "l1792": [], "l1793": [], "l1794": [], "l1801": [], "l1802": [], "l1803": [], "l1807": [], "l1808": [], "l1809": [], "l1810": [], "l1811": [], "l1812": [], "l1813": [], "l1814": [], "l603": [], "l601": [], "l604": [], "l728": [], "l729": [], "l730": [], "l731": [], "l606": [], "l371": [], "l375": [], "l378": [], "l385": [], "l389": [], "l392": [], "l394": [], "l402": [], "l640": [], "l641": [], "l642": [], "l644": [], "l645": [], "l646": [], "l647": [], "l648": [], "l649": [], "l650": [], "l651": [], "l652": [], "l654": [], "l655": [], "l656": [], "l657": [], "l658": [], "l660": [], "l661": [], "l663": [], "l664": [], "l665": [], "l666": [], "l668": [], "l669": [], "l670": [], "l671": [], "l673": [], "l674": [], "l675": [], "l676": [], "l677": [], "l678": [], "l683": [], "l687": [], "l688": [], "l723": [], "l724": [], "l749": [], "l203": [], "l318": [], "l319": [], "l320": [], "l321": [], "l322": [], "l323": [], "l325": [], "l326": [], "l784": [], "l788": [], "l790": [], "l791": [], "l798": [], "l793": [], "l792": [], "l801": [], "l802": [], "l803": [], "l820": [], "l821": [], "l822": [], "l826": [], "l827": [], "l828": [], "l829": [], "l830": [], "l831": [], "l274": [], "l275": [], "l155": [], "l160": [], "l161": [], "l163": [], "l395": [], "l398": [], "l399": [], "l408": [], "l409": [], "l406": [], "l407": [], "l411": [], "l412": [], "l413": [], "l415": [], "l416": [], "l418": [], "l425": [], "l426": [], "l34": [], "l705": [], "l706": [], "l707": [], "l709": [], "l710": [], "l711": [], "l712": [], "l713": [], "l714": [], "l720": [], "l725": [], "l726": [], "l733": [], "l734": [], "l735": [], "l736": [], "l738": [], "l739": [], "l740": [], "l741": [], "l742": [], "l743": [], "l744": [], "l789": [], "l218": [], "l220": [], "l221": [], "l223": [], "l224": [], "l229": [], "l62": [], "l67": [], "l212": [], "l48": [], "l162": [], "l164": [], "l165": [], "l260": [], "l238": [], "l52": [], "l53": [], "l328": [], "l329": [], "l327": [], "l331": [], "l332": [], "l333": [], "l334": [], "l335": [], "l336": [], "l177": [], "l178": [], "l179": [], "l92": [], "l94": [], "l119": [], "l122": [], "l133": [], "l172": [], "l181": [], "l82": [], "l87": [], "l89": [], "l823": [], "l824": [], "l842": [], "l849": [], "l850": [], "l851": [], "l852": [], "l859": [], "l860": [], "l861": [], "l865": [], "l866": [], "l867": [], "l868": [], "l869": [], "l870": [], "l871": [], "l872": [], "l290": [], "l291": [], "l166": [], "l330": [], "l345": [], "l346": [], "l343": [], "l344": [], "l348": [], "l349": [], "l350": [], "l352": [], "l353": [], "l355": [], "l362": [], "l363": [], "l32": [], "l602": [], "l605": [], "l607": [], "l608": [], "l609": [], "l612": [], "l613": [], "l614": [], "l615": [], "l617": [], "l618": [], "l620": [], "l621": [], "l622": [], "l623": [], "l625": [], "l626": [], "l627": [], "l628": [], "l630": [], "l631": [], "l635": [], "l636": [], "l638": [], "l639": [], "l702": [], "l703": [], "l704": [], "l708": [], "l182": [], "l183": [], "l184": [], "l186": [], "l187": [], "l188": [], "l20": [], "l21": [], "l22": [], "l23": [], "l37": [], "l38": [], "l39": [], "l40": [], "l29": [], "l30": [], "l31": [], "l257": [], "l259": [], "l265": [], "l276": [], "l206": [], "l207": [], "l85": [], "l110": [], "l737": [], "l754": [], "l756": [], "l757": [], "l758": [], "l759": [], "l760": [], "l88": [], "l93": [], "l222": [], "l410": [], "l414": [], "l417": [], "l423": [], "l424": [], "l421": [], "l422": [], "l427": [], "l428": [], "l430": [], "l431": [], "l433": [], "l440": [], "l441": [], "l691": [], "l693": [], "l694": [], "l695": [], "l697": [], "l698": [], "l699": [], "l700": [], "l701": [], "l727": [], "l766": [], "l767": [], "l243": [], "l244": [], "l230": [], "l231": [], "l337": [], "l347": [], "l83": [], "l857": [], "l858": [], "l863": [], "l864": [], "l874": [], "l875": [], "l876": [], "l883": [], "l884": [], "l885": [], "l886": [], "l893": [], "l894": [], "l895": [], "l899": [], "l900": [], "l901": [], "l902": [], "l903": [], "l904": [], "l905": [], "l906": [], "l324": [], "l420": [], "l429": [], "l432": [], "l439": [], "l537": [], "l538": [], "l539": [], "l540": [], "l541": [], "l542": [], "l543": [], "l545": [], "l546": [], "l547": [], "l548": [], "l549": [], "l551": [], "l552": [], "l554": [], "l555": [], "l556": [], "l557": [], "l559": [], "l560": [], "l561": [], "l562": [], "l564": [], "l565": [], "l566": [], "l567": [], "l568": [], "l569": [], "l570": [], "l573": [], "l574": [], "l575": [], "l578": [], "l579": [], "l637": [], "l643": [], "l845": [], "l847": [], "l848": [], "l854": [], "l855": [], "l877": [], "l878": [], "l879": [], "l887": [], "l888": [], "l889": [], "l890": [], "l292": [], "l293": []}, "objects": {}, "objtypes": {}, "objnames": {}, "titleterms": {"ae": 0, "regist": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55], "list": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55], "aes_sfr_crfunc": 0, "aes_sfr_ar": 0, "aes_sfr_srmfsm": 0, "aes_sfr_fr": 0, "aes_sfr_opt": 0, "aes_sfr_opt1": 0, "aes_sfr_optltx": 0, "aes_sfr_maskse": 0, "aes_sfr_maskseedar": 0, "aes_sfr_segptr_ptrid_iv": 0, "aes_sfr_segptr_ptrid_akei": 0, "aes_sfr_segptr_ptrid_aib": 0, "aes_sfr_segptr_ptrid_aob": 0, "alu": 1, "alu_sfr_crfunc": 1, "alu_sfr_ar": 1, "alu_sfr_srmfsm": 1, "alu_sfr_fr": 1, "alu_sfr_crdivlen": 1, "alu_sfr_srdivlen": 1, "alu_sfr_opt": 1, "alu_sfr_optltx": 1, "alu_sfr_segptr_cr_segcfg0": 1, "alu_sfr_segptr_cr_segcfg1": 1, "alu_sfr_segptr_cr_segcfg2": 1, "alu_sfr_segptr_cr_segcfg3": 1, "ao_sysctrl": 2, "ao_sysctrl_cr_cr": 2, "ao_sysctrl_cr_clk1hzfd": 2, "ao_sysctrl_cr_wkupmask": 2, "ao_sysctrl_cr_rstcrmask": 2, "ao_sysctrl_sfr_pmucsr": 2, "ao_sysctrl_sfr_pmucrlp": 2, "ao_sysctrl_sfr_pmucrpd": 2, "ao_sysctrl_sfr_pmudftsr": 2, "ao_sysctrl_sfr_pmutrm0csr": 2, "ao_sysctrl_sfr_pmutrm1csr": 2, "ao_sysctrl_sfr_pmutrmlp0": 2, "ao_sysctrl_sfr_pmutrmlp1": 2, "ao_sysctrl_sfr_osccr": 2, "ao_sysctrl_sfr_pmusr": 2, "ao_sysctrl_sfr_pmufr": 2, "ao_sysctrl_sfr_aofr": 2, "ao_sysctrl_sfr_pmupdar": 2, "ao_sysctrl_ar_aoperi_clrint": 2, "ao_sysctrl_sfr_iox": 2, "ao_sysctrl_sfr_aopadpu": 2, "aobureg": 3, "aobureg_sfr_bureg_cr_buregs0": 3, "aobureg_sfr_bureg_cr_buregs1": 3, "aobureg_sfr_bureg_cr_buregs2": 3, "aobureg_sfr_bureg_cr_buregs3": 3, "aobureg_sfr_bureg_cr_buregs4": 3, "aobureg_sfr_bureg_cr_buregs5": 3, "aobureg_sfr_bureg_cr_buregs6": 3, "aobureg_sfr_bureg_cr_buregs7": 3, "apb_thru": 4, "apb_thru_reserved0": 4, "bio_bdma": 5, "bio_bdma_sfr_ctrl": 5, "bio_bdma_sfr_cfginfo": 5, "bio_bdma_sfr_config": 5, "bio_bdma_sfr_flevel": 5, "bio_bdma_sfr_txf0": 5, "bio_bdma_sfr_txf1": 5, "bio_bdma_sfr_txf2": 5, "bio_bdma_sfr_txf3": 5, "bio_bdma_sfr_rxf0": 5, "bio_bdma_sfr_rxf1": 5, "bio_bdma_sfr_rxf2": 5, "bio_bdma_sfr_rxf3": 5, "bio_bdma_sfr_elevel": 5, "bio_bdma_sfr_etyp": 5, "bio_bdma_sfr_event_set": 5, "bio_bdma_sfr_event_clr": 5, "bio_bdma_sfr_event_statu": 5, "bio_bdma_sfr_extclock": 5, "bio_bdma_sfr_fifo_clr": 5, "bio_bdma_sfr_qdiv0": 5, "bio_bdma_sfr_qdiv1": 5, "bio_bdma_sfr_qdiv2": 5, "bio_bdma_sfr_qdiv3": 5, "bio_bdma_sfr_sync_bypass": 5, "bio_bdma_sfr_io_oe_inv": 5, "bio_bdma_sfr_io_o_inv": 5, "bio_bdma_sfr_io_i_inv": 5, "bio_bdma_sfr_irqmask_0": 5, "bio_bdma_sfr_irqmask_1": 5, "bio_bdma_sfr_irqmask_2": 5, "bio_bdma_sfr_irqmask_3": 5, "bio_bdma_sfr_irq_edg": 5, "bio_bdma_sfr_dbg_padout": 5, "bio_bdma_sfr_dbg_pado": 5, "bio_bdma_sfr_dbg0": 5, "bio_bdma_sfr_dbg1": 5, "bio_bdma_sfr_dbg2": 5, "bio_bdma_sfr_dbg3": 5, "bio_bdma_sfr_mem_gutt": 5, "bio_bdma_sfr_peri_gutt": 5, "bio_bdma_sfr_dmareq_map_cr_evmap0": 5, "bio_bdma_sfr_dmareq_map_cr_evmap1": 5, "bio_bdma_sfr_dmareq_map_cr_evmap2": 5, "bio_bdma_sfr_dmareq_map_cr_evmap3": 5, "bio_bdma_sfr_dmareq_map_cr_evmap4": 5, "bio_bdma_sfr_dmareq_map_cr_evmap5": 5, "bio_bdma_sfr_dmareq_stat_sr_evstat0": 5, "bio_bdma_sfr_dmareq_stat_sr_evstat1": 5, "bio_bdma_sfr_dmareq_stat_sr_evstat2": 5, "bio_bdma_sfr_dmareq_stat_sr_evstat3": 5, "bio_bdma_sfr_dmareq_stat_sr_evstat4": 5, "bio_bdma_sfr_dmareq_stat_sr_evstat5": 5, "bio_bdma_sfr_filter_base_0": 5, "bio_bdma_sfr_filter_bounds_0": 5, "bio_bdma_sfr_filter_base_1": 5, "bio_bdma_sfr_filter_bounds_1": 5, "bio_bdma_sfr_filter_base_2": 5, "bio_bdma_sfr_filter_bounds_2": 5, "bio_bdma_sfr_filter_base_3": 5, "bio_bdma_sfr_filter_bounds_3": 5, "bio_fifo0": 6, "bio_fifo0_sfr_flevel": 6, "bio_fifo0_sfr_txf0": 6, "bio_fifo0_sfr_rxf0": 6, "bio_fifo0_sfr_event_set": 6, "bio_fifo0_sfr_event_clr": 6, "bio_fifo0_sfr_event_statu": 6, "bio_fifo1": 7, "bio_fifo1_sfr_flevel": 7, "bio_fifo1_sfr_txf1": 7, "bio_fifo1_sfr_rxf1": 7, "bio_fifo1_sfr_event_set": 7, "bio_fifo1_sfr_event_clr": 7, "bio_fifo1_sfr_event_statu": 7, "bio_fifo2": 8, "bio_fifo2_sfr_flevel": 8, "bio_fifo2_sfr_txf2": 8, "bio_fifo2_sfr_rxf2": 8, "bio_fifo2_sfr_event_set": 8, "bio_fifo2_sfr_event_clr": 8, "bio_fifo2_sfr_event_statu": 8, "bio_fifo3": 9, "bio_fifo3_sfr_flevel": 9, "bio_fifo3_sfr_txf3": 9, "bio_fifo3_sfr_rxf3": 9, "bio_fifo3_sfr_event_set": 9, "bio_fifo3_sfr_event_clr": 9, "bio_fifo3_sfr_event_statu": 9, "combohash": 10, "combohash_sfr_crfunc": 10, "combohash_sfr_ar": 10, "combohash_sfr_srmfsm": 10, "combohash_sfr_fr": 10, "combohash_sfr_opt1": 10, "combohash_sfr_opt2": 10, "combohash_sfr_opt3": 10, "combohash_sfr_blkt0": 10, "combohash_sfr_segptr_segid_lkei": 10, "combohash_sfr_segptr_segid_kei": 10, "combohash_sfr_segptr_segid_scrt": 10, "combohash_sfr_segptr_segid_msg": 10, "combohash_sfr_segptr_segid_hout": 10, "combohash_sfr_segptr_segid_hout2": 10, "combohash_sfr_keyidx": 10, "coresub_sramtrm": 11, "coresub_sramtrm_sfr_cach": 11, "coresub_sramtrm_sfr_itcm": 11, "coresub_sramtrm_sfr_dtcm": 11, "coresub_sramtrm_sfr_sram0": 11, "coresub_sramtrm_sfr_sram1": 11, "coresub_sramtrm_sfr_vexram": 11, "coresub_sramtrm_sfr_sramerr": 11, "coresub_sramtrm_sfr_ramsec": 11, "dkpc": 12, "dkpc_sfr_cfg0": 12, "dkpc_sfr_cfg1": 12, "dkpc_sfr_cfg2": 12, "dkpc_sfr_cfg3": 12, "dkpc_sfr_sr0": 12, "dkpc_sfr_sr1": 12, "dkpc_sfr_cfg4": 12, "duart": 13, "duart_sfr_txd": 13, "duart_sfr_cr": 13, "duart_sfr_sr": 13, "duart_sfr_etuc": 13, "evc": 14, "evc_sfr_cm7evsel_cm7evsel0": 14, "evc_sfr_cm7evsel_cm7evsel1": 14, "evc_sfr_cm7evsel_cm7evsel2": 14, "evc_sfr_cm7evsel_cm7evsel3": 14, "evc_sfr_cm7evsel_cm7evsel4": 14, "evc_sfr_cm7evsel_cm7evsel5": 14, "evc_sfr_cm7evsel_cm7evsel6": 14, "evc_sfr_cm7evsel_cm7evsel7": 14, "evc_sfr_cm7even": 14, "evc_sfr_cm7evfr": 14, "evc_sfr_tmrevsel": 14, "evc_sfr_tmreven": 14, "evc_sfr_ifeven_ifeven0": 14, "evc_sfr_ifeven_ifeven1": 14, "evc_sfr_ifeven_ifeven2": 14, "evc_sfr_ifeven_ifeven3": 14, "evc_sfr_ifeven_ifeven4": 14, "evc_sfr_ifeven_ifeven5": 14, "evc_sfr_ifeven_ifeven6": 14, "evc_sfr_ifeven_ifeven7": 14, "evc_sfr_ifeverrfr": 14, "evc_sfr_cm7errfr": 14, "evc_sfr_cm7errcr": 14, "evc_sfr_rrcevsel_rrc_evsel0": 14, "evc_sfr_rrcevsel_rrc_evsel1": 14, "evc_sfr_rrcevsel_rrc_evsel2": 14, "evc_sfr_rrcevsel_rrc_evsel3": 14, "evc_sfr_rrceven": 14, "gluechain": 15, "gluechain_sfr_gcmask_cr_gcmask0": 15, "gluechain_sfr_gcsr_gluereg0": 15, "gluechain_sfr_gcrst_gluerst0": 15, "gluechain_sfr_gctest_gluetest0": 15, "document": 16, "baochip": 16, "1x": 16, "soc": 16, "modul": 16, "group": 16, "indic": 16, "tabl": 16, "interrupt": 17, "control": 17, "assign": 17, "iox": 18, "iox_sfr_afsel_crafsel0": 18, "iox_sfr_afsel_crafsel1": 18, "iox_sfr_afsel_crafsel2": 18, "iox_sfr_afsel_crafsel3": 18, "iox_sfr_afsel_crafsel4": 18, "iox_sfr_afsel_crafsel5": 18, "iox_sfr_afsel_crafsel6": 18, "iox_sfr_afsel_crafsel7": 18, "iox_sfr_afsel_crafsel8": 18, "iox_sfr_afsel_crafsel9": 18, "iox_sfr_afsel_crafsel10": 18, "iox_sfr_afsel_crafsel11": 18, "iox_sfr_intcr_crint0": 18, "iox_sfr_intcr_crint1": 18, "iox_sfr_intcr_crint2": 18, "iox_sfr_intcr_crint3": 18, "iox_sfr_intcr_crint4": 18, "iox_sfr_intcr_crint5": 18, "iox_sfr_intcr_crint6": 18, "iox_sfr_intcr_crint7": 18, "iox_sfr_intfr": 18, "iox_sfr_gpioout_crgo0": 18, "iox_sfr_gpioout_crgo1": 18, "iox_sfr_gpioout_crgo2": 18, "iox_sfr_gpioout_crgo3": 18, "iox_sfr_gpioout_crgo4": 18, "iox_sfr_gpioout_crgo5": 18, "iox_sfr_gpiooe_crgoe0": 18, "iox_sfr_gpiooe_crgoe1": 18, "iox_sfr_gpiooe_crgoe2": 18, "iox_sfr_gpiooe_crgoe3": 18, "iox_sfr_gpiooe_crgoe4": 18, "iox_sfr_gpiooe_crgoe5": 18, "iox_sfr_gpiopu_crgpu0": 18, "iox_sfr_gpiopu_crgpu1": 18, "iox_sfr_gpiopu_crgpu2": 18, "iox_sfr_gpiopu_crgpu3": 18, "iox_sfr_gpiopu_crgpu4": 18, "iox_sfr_gpiopu_crgpu5": 18, "iox_sfr_gpioin_srgi0": 18, "iox_sfr_gpioin_srgi1": 18, "iox_sfr_gpioin_srgi2": 18, "iox_sfr_gpioin_srgi3": 18, "iox_sfr_gpioin_srgi4": 18, "iox_sfr_gpioin_srgi5": 18, "iox_sfr_piosel": 18, "iox_sfr_cfg_schm_cr_cfg_schmsel0": 18, "iox_sfr_cfg_schm_cr_cfg_schmsel1": 18, "iox_sfr_cfg_schm_cr_cfg_schmsel2": 18, "iox_sfr_cfg_schm_cr_cfg_schmsel3": 18, "iox_sfr_cfg_schm_cr_cfg_schmsel4": 18, "iox_sfr_cfg_schm_cr_cfg_schmsel5": 18, "iox_sfr_cfg_slew_cr_cfg_slewslow0": 18, "iox_sfr_cfg_slew_cr_cfg_slewslow1": 18, "iox_sfr_cfg_slew_cr_cfg_slewslow2": 18, "iox_sfr_cfg_slew_cr_cfg_slewslow3": 18, "iox_sfr_cfg_slew_cr_cfg_slewslow4": 18, "iox_sfr_cfg_slew_cr_cfg_slewslow5": 18, "iox_sfr_cfg_drvsel_cr_cfg_drvsel0": 18, "iox_sfr_cfg_drvsel_cr_cfg_drvsel1": 18, "iox_sfr_cfg_drvsel_cr_cfg_drvsel2": 18, "iox_sfr_cfg_drvsel_cr_cfg_drvsel3": 18, "iox_sfr_cfg_drvsel_cr_cfg_drvsel4": 18, "iox_sfr_cfg_drvsel_cr_cfg_drvsel5": 18, "mbox_apb": 19, "mbox_apb_sfr_wdata": 19, "mbox_apb_sfr_rdata": 19, "mbox_apb_sfr_statu": 19, "mbox_apb_sfr_abort": 19, "mbox_apb_sfr_don": 19, "mdma": 20, "mdma_sfr_evsel_cr_evsel0": 20, "mdma_sfr_evsel_cr_evsel1": 20, "mdma_sfr_evsel_cr_evsel2": 20, "mdma_sfr_evsel_cr_evsel3": 20, "mdma_sfr_evsel_cr_evsel4": 20, "mdma_sfr_evsel_cr_evsel5": 20, "mdma_sfr_evsel_cr_evsel6": 20, "mdma_sfr_evsel_cr_evsel7": 20, "mdma_sfr_cr_cr_mdmareq0": 20, "mdma_sfr_cr_cr_mdmareq1": 20, "mdma_sfr_cr_cr_mdmareq2": 20, "mdma_sfr_cr_cr_mdmareq3": 20, "mdma_sfr_cr_cr_mdmareq4": 20, "mdma_sfr_cr_cr_mdmareq5": 20, "mdma_sfr_cr_cr_mdmareq6": 20, "mdma_sfr_cr_cr_mdmareq7": 20, "mdma_sfr_sr_sr_mdmareq0": 20, "mdma_sfr_sr_sr_mdmareq1": 20, "mdma_sfr_sr_sr_mdmareq2": 20, "mdma_sfr_sr_sr_mdmareq3": 20, "mdma_sfr_sr_sr_mdmareq4": 20, "mdma_sfr_sr_sr_mdmareq5": 20, "mdma_sfr_sr_sr_mdmareq6": 20, "mdma_sfr_sr_sr_mdmareq7": 20, "mesh": 21, "mesh_sfr_mldrv_cr_mldrv0": 21, "mesh_sfr_mldrv_cr_mldrv1": 21, "mesh_sfr_mlie_cr_mlie0": 21, "mesh_sfr_mlie_cr_mlie1": 21, "mesh_sfr_mlsr_sr_mlsr0": 21, "mesh_sfr_mlsr_sr_mlsr1": 21, "mesh_sfr_mlsr_sr_mlsr2": 21, "mesh_sfr_mlsr_sr_mlsr3": 21, "mesh_sfr_mlsr_sr_mlsr4": 21, "mesh_sfr_mlsr_sr_mlsr5": 21, "mesh_sfr_mlsr_sr_mlsr6": 21, "mesh_sfr_mlsr_sr_mlsr7": 21, "pke": 22, "pke_sfr_crfunc": 22, "pke_sfr_ar2": 22, "pke_sfr_srmfsm": 22, "pke_sfr_fr": 22, "pke_sfr_optnw": 22, "pke_sfr_optew": 22, "pke_sfr_optrw": 22, "pke_sfr_optltx": 22, "pke_sfr_optmask": 22, "pke_sfr_mimmcr": 22, "pke_sfr_segptr_ptrid_pcon": 22, "pke_sfr_segptr_ptrid_pib0": 22, "pke_sfr_segptr_ptrid_pib1": 22, "pke_sfr_segptr_ptrid_pkb": 22, "pke_sfr_segptr_ptrid_pob": 22, "pke_sfr_tickcyc": 22, "pke_sfr_tickcnt": 22, "pke_sfr_maskse": 22, "pke_sfr_maskseedar": 22, "pwm": 23, "pwm_reg_tim0_cmd": 23, "pwm_reg_tim0_cfg": 23, "pwm_reg_tim0_ch0_th": 23, "pwm_reg_tim0_ch1_th": 23, "pwm_reg_tim0_ch2_th": 23, "pwm_reg_tim0_ch3_th": 23, "pwm_reg_tim0_ch0_lut": 23, "pwm_reg_tim0_ch1_lut": 23, "pwm_reg_tim0_ch2_lut": 23, "pwm_reg_tim0_ch3_lut": 23, "pwm_reg_tim1_cmd": 23, "pwm_reg_tim1_cfg": 23, "pwm_reg_tim1_ch0_th": 23, "pwm_reg_tim1_ch1_th": 23, "pwm_reg_tim1_ch2_th": 23, "pwm_reg_tim1_ch3_th": 23, "pwm_reg_tim1_ch0_lut": 23, "pwm_reg_tim1_ch1_lut": 23, "pwm_reg_tim1_ch2_lut": 23, "pwm_reg_tim1_ch3_lut": 23, "pwm_reg_tim2_cmd": 23, "pwm_reg_tim2_cfg": 23, "pwm_reg_tim2_ch0_th": 23, "pwm_reg_tim2_ch1_th": 23, "pwm_reg_tim2_ch2_th": 23, "pwm_reg_tim2_ch3_th": 23, "pwm_reg_tim2_ch0_lut": 23, "pwm_reg_tim2_ch1_lut": 23, "pwm_reg_tim2_ch2_lut": 23, "pwm_reg_tim2_ch3_lut": 23, "pwm_reg_tim3_cmd": 23, "pwm_reg_tim3_cfg": 23, "pwm_reg_tim3_ch0_th": 23, "pwm_reg_tim3_ch1_th": 23, "pwm_reg_tim3_ch2_th": 23, "pwm_reg_tim3_ch3_th": 23, "pwm_reg_tim3_ch0_lut": 23, "pwm_reg_tim3_ch1_lut": 23, "pwm_reg_tim3_ch2_lut": 23, "pwm_reg_tim3_ch3_lut": 23, "pwm_reg_event_cfg": 23, "pwm_reg_ch_en": 23, "pwm_reg_prefd0": 23, "pwm_reg_prefd1": 23, "pwm_reg_prefd2": 23, "pwm_reg_prefd3": 23, "qfc": 24, "qfc_sfr_io": 24, "qfc_sfr_ar": 24, "qfc_sfr_iodrv": 24, "qfc_cr_xip_addrmod": 24, "qfc_cr_xip_opcod": 24, "qfc_cr_xip_width": 24, "qfc_cr_xip_ssel": 24, "qfc_cr_xip_dumcyc": 24, "qfc_cr_xip_cfg": 24, "qfc_cr_aeskey_aeskeyin0": 24, "qfc_cr_aeskey_aeskeyin1": 24, "qfc_cr_aeskey_aeskeyin2": 24, "qfc_cr_aeskey_aeskeyin3": 24, "qfc_cr_aesena": 24, "rbist_wrp": 25, "rbist_wrp_sfrcr_trm": 25, "rbist_wrp_sfrsr_trm": 25, "rbist_wrp_sfrar_trm": 25, "rrc": 26, "rrc_sfr_rrccr": 26, "rrc_sfr_rrcfd": 26, "rrc_sfr_rrcsr": 26, "rrc_sfr_rrcfr": 26, "rrc_sfr_rrcsr_set0": 26, "rrc_sfr_rrcsr_set1": 26, "rrc_sfr_rrcsr_rst0": 26, "rrc_sfr_rrcsr_rst1": 26, "rrc_sfr_rrcsr_rd0": 26, "rrc_sfr_rrcsr_rd1": 26, "rrc_sfr_rrcar": 26, "sce_glbsfr": 27, "sce_glbsfr_sfr_suben": 27, "sce_glbsfr_sfr_apb": 27, "sce_glbsfr_sfr_srbusi": 27, "sce_glbsfr_sfr_frdon": 27, "sce_glbsfr_sfr_frerr": 27, "sce_glbsfr_sfr_arclr": 27, "sce_glbsfr_sfr_tickcyc": 27, "sce_glbsfr_sfr_tickcnt": 27, "sce_glbsfr_sfr_ffen": 27, "sce_glbsfr_sfr_ffclr": 27, "sce_glbsfr_sfr_ffcnt_sr_ff0": 27, "sce_glbsfr_sfr_ffcnt_sr_ff1": 27, "sce_glbsfr_sfr_ffcnt_sr_ff2": 27, "sce_glbsfr_sfr_ffcnt_sr_ff3": 27, "sce_glbsfr_sfr_ffcnt_sr_ff4": 27, "sce_glbsfr_sfr_ffcnt_sr_ff5": 27, "sce_glbsfr_sfr_fracerr": 27, "sce_glbsfr_sfr_ts_sr_ts0": 27, "sce_glbsfr_sfr_ts_sr_ts1": 27, "sce_glbsfr_sfr_ts_sr_ts2": 27, "sce_glbsfr_sfr_ts_sr_ts3": 27, "scedma": 28, "scedma_sfr_schstart_ar": 28, "scedma_sfr_xch_func": 28, "scedma_sfr_xch_opt": 28, "scedma_sfr_xch_axstart": 28, "scedma_sfr_xch_segid": 28, "scedma_sfr_xch_segstart": 28, "scedma_sfr_xch_trans": 28, "scedma_sfr_sch_func": 28, "scedma_sfr_sch_opt": 28, "scedma_sfr_sch_axstart": 28, "scedma_sfr_sch_segid": 28, "scedma_sfr_sch_segstart": 28, "scedma_sfr_sch_trans": 28, "scedma_sfr_ich_opt": 28, "scedma_sfr_ich_segid": 28, "scedma_sfr_ich_rpstart": 28, "scedma_sfr_ich_wpstart": 28, "scedma_sfr_ich_trans": 28, "scedma_sfr_wdatabypass_mod": 28, "scedma_sfr_wdatabypass_data": 28, "sddc": 29, "sddc_sfr_io": 29, "sddc_sfr_ar": 29, "sddc_cr_ocr": 29, "sddc_cr_rdffthre": 29, "sddc_cr_rev": 29, "sddc_cr_bacsa": 29, "sddc_cr_baiofn_cfg_base_addr_io_func0": 29, "sddc_cr_baiofn_cfg_base_addr_io_func1": 29, "sddc_cr_baiofn_cfg_base_addr_io_func2": 29, "sddc_cr_baiofn_cfg_base_addr_io_func3": 29, "sddc_cr_baiofn_cfg_base_addr_io_func4": 29, "sddc_cr_baiofn_cfg_base_addr_io_func5": 29, "sddc_cr_baiofn_cfg_base_addr_io_func6": 29, "sddc_cr_baiofn_cfg_base_addr_io_func7": 29, "sddc_cr_fncisptr_cfg_reg_func_cis_ptr0": 29, "sddc_cr_fncisptr_cfg_reg_func_cis_ptr1": 29, "sddc_cr_fncisptr_cfg_reg_func_cis_ptr2": 29, "sddc_cr_fncisptr_cfg_reg_func_cis_ptr3": 29, "sddc_cr_fncisptr_cfg_reg_func_cis_ptr4": 29, "sddc_cr_fncisptr_cfg_reg_func_cis_ptr5": 29, "sddc_cr_fncisptr_cfg_reg_func_cis_ptr6": 29, "sddc_cr_fncisptr_cfg_reg_func_cis_ptr7": 29, "sddc_cr_fnextstdcode_cfg_reg_func_ext_std_code0": 29, "sddc_cr_fnextstdcode_cfg_reg_func_ext_std_code1": 29, "sddc_cr_fnextstdcode_cfg_reg_func_ext_std_code2": 29, "sddc_cr_fnextstdcode_cfg_reg_func_ext_std_code3": 29, "sddc_cr_fnextstdcode_cfg_reg_func_ext_std_code4": 29, "sddc_cr_fnextstdcode_cfg_reg_func_ext_std_code5": 29, "sddc_cr_fnextstdcode_cfg_reg_func_ext_std_code6": 29, "sddc_cr_fnextstdcode_cfg_reg_func_ext_std_code7": 29, "sddc_cr_write_protect": 29, "sddc_cr_reg_dsr": 29, "sddc_cr_reg_cid_cfg_reg_cid0": 29, "sddc_cr_reg_cid_cfg_reg_cid1": 29, "sddc_cr_reg_cid_cfg_reg_cid2": 29, "sddc_cr_reg_cid_cfg_reg_cid3": 29, "sddc_cr_reg_csd_cfg_reg_csd0": 29, "sddc_cr_reg_csd_cfg_reg_csd1": 29, "sddc_cr_reg_csd_cfg_reg_csd2": 29, "sddc_cr_reg_csd_cfg_reg_csd3": 29, "sddc_cr_reg_scr_cfg_reg_scr0": 29, "sddc_cr_reg_scr_cfg_reg_scr1": 29, "sddc_cr_reg_sd_status_cfg_reg_sd_status0": 29, "sddc_cr_reg_sd_status_cfg_reg_sd_status1": 29, "sddc_cr_reg_sd_status_cfg_reg_sd_status2": 29, "sddc_cr_reg_sd_status_cfg_reg_sd_status3": 29, "sddc_cr_reg_sd_status_cfg_reg_sd_status4": 29, "sddc_cr_reg_sd_status_cfg_reg_sd_status5": 29, "sddc_cr_reg_sd_status_cfg_reg_sd_status6": 29, "sddc_cr_reg_sd_status_cfg_reg_sd_status7": 29, "sddc_cr_reg_sd_status_cfg_reg_sd_status8": 29, "sddc_cr_reg_sd_status_cfg_reg_sd_status9": 29, "sddc_cr_reg_sd_status_cfg_reg_sd_status10": 29, "sddc_cr_reg_sd_status_cfg_reg_sd_status11": 29, "sddc_cr_reg_sd_status_cfg_reg_sd_status12": 29, "sddc_cr_reg_sd_status_cfg_reg_sd_status13": 29, "sddc_cr_reg_sd_status_cfg_reg_sd_status14": 29, "sddc_cr_reg_sd_status_cfg_reg_sd_status15": 29, "sddc_cr_base_addr_mem_func_cfg_base_addr_mem_func0": 29, "sddc_cr_base_addr_mem_func_cfg_base_addr_mem_func1": 29, "sddc_cr_base_addr_mem_func_cfg_base_addr_mem_func2": 29, "sddc_cr_base_addr_mem_func_cfg_base_addr_mem_func3": 29, "sddc_cr_base_addr_mem_func_cfg_base_addr_mem_func4": 29, "sddc_cr_base_addr_mem_func_cfg_base_addr_mem_func5": 29, "sddc_cr_base_addr_mem_func_cfg_base_addr_mem_func6": 29, "sddc_cr_base_addr_mem_func_cfg_base_addr_mem_func7": 29, "sddc_cr_base_addr_mem_func_cfg_base_addr_mem_func8": 29, "sddc_cr_base_addr_mem_func_cfg_base_addr_mem_func9": 29, "sddc_cr_base_addr_mem_func_cfg_base_addr_mem_func10": 29, "sddc_cr_base_addr_mem_func_cfg_base_addr_mem_func11": 29, "sddc_cr_base_addr_mem_func_cfg_base_addr_mem_func12": 29, "sddc_cr_base_addr_mem_func_cfg_base_addr_mem_func13": 29, "sddc_cr_base_addr_mem_func_cfg_base_addr_mem_func14": 29, "sddc_cr_base_addr_mem_func_cfg_base_addr_mem_func15": 29, "sddc_cr_base_addr_mem_func_cfg_base_addr_mem_func16": 29, "sddc_cr_base_addr_mem_func_cfg_base_addr_mem_func17": 29, "sddc_cr_reg_func_isdio_interface_code_cfg_reg_func_isdio_interface_code0": 29, "sddc_cr_reg_func_isdio_interface_code_cfg_reg_func_isdio_interface_code1": 29, "sddc_cr_reg_func_isdio_interface_code_cfg_reg_func_isdio_interface_code2": 29, "sddc_cr_reg_func_isdio_interface_code_cfg_reg_func_isdio_interface_code3": 29, "sddc_cr_reg_func_isdio_interface_code_cfg_reg_func_isdio_interface_code4": 29, "sddc_cr_reg_func_isdio_interface_code_cfg_reg_func_isdio_interface_code5": 29, "sddc_cr_reg_func_isdio_interface_code_cfg_reg_func_isdio_interface_code6": 29, "sddc_cr_reg_func_manufact_code_cfg_reg_func_manufact_code0": 29, "sddc_cr_reg_func_manufact_code_cfg_reg_func_manufact_code1": 29, "sddc_cr_reg_func_manufact_code_cfg_reg_func_manufact_code2": 29, "sddc_cr_reg_func_manufact_code_cfg_reg_func_manufact_code3": 29, "sddc_cr_reg_func_manufact_code_cfg_reg_func_manufact_code4": 29, "sddc_cr_reg_func_manufact_code_cfg_reg_func_manufact_code5": 29, "sddc_cr_reg_func_manufact_code_cfg_reg_func_manufact_code6": 29, "sddc_cr_reg_func_manufact_info_cfg_reg_func_manufact_info0": 29, "sddc_cr_reg_func_manufact_info_cfg_reg_func_manufact_info1": 29, "sddc_cr_reg_func_manufact_info_cfg_reg_func_manufact_info2": 29, "sddc_cr_reg_func_manufact_info_cfg_reg_func_manufact_info3": 29, "sddc_cr_reg_func_manufact_info_cfg_reg_func_manufact_info4": 29, "sddc_cr_reg_func_manufact_info_cfg_reg_func_manufact_info5": 29, "sddc_cr_reg_func_manufact_info_cfg_reg_func_manufact_info6": 29, "sddc_cr_reg_func_isdio_type_sup_code_cfg_reg_func_isdio_type_sup_code0": 29, "sddc_cr_reg_func_isdio_type_sup_code_cfg_reg_func_isdio_type_sup_code1": 29, "sddc_cr_reg_func_isdio_type_sup_code_cfg_reg_func_isdio_type_sup_code2": 29, "sddc_cr_reg_func_isdio_type_sup_code_cfg_reg_func_isdio_type_sup_code3": 29, "sddc_cr_reg_func_isdio_type_sup_code_cfg_reg_func_isdio_type_sup_code4": 29, "sddc_cr_reg_func_isdio_type_sup_code_cfg_reg_func_isdio_type_sup_code5": 29, "sddc_cr_reg_func_isdio_type_sup_code_cfg_reg_func_isdio_type_sup_code6": 29, "sddc_cr_reg_func_info_cfg_reg_func_info0": 29, "sddc_cr_reg_func_info_cfg_reg_func_info1": 29, "sddc_cr_reg_func_info_cfg_reg_func_info2": 29, "sddc_cr_reg_func_info_cfg_reg_func_info3": 29, "sddc_cr_reg_func_info_cfg_reg_func_info4": 29, "sddc_cr_reg_func_info_cfg_reg_func_info5": 29, "sddc_cr_reg_func_info_cfg_reg_func_info6": 29, "sddc_cr_reg_uhs_1_support": 29, "sensorc": 30, "sensorc_sfr_vdmask0": 30, "sensorc_sfr_vdmask1": 30, "sensorc_sfr_vdsr": 30, "sensorc_sfr_vdfr": 30, "sensorc_sfr_ldmask": 30, "sensorc_sfr_ldsr": 30, "sensorc_sfr_ldcfg": 30, "sensorc_sfr_vdcfg_cr_vdcfg0": 30, "sensorc_sfr_vdcfg_cr_vdcfg1": 30, "sensorc_sfr_vdcfg_cr_vdcfg2": 30, "sensorc_sfr_vdcfg_cr_vdcfg3": 30, "sensorc_sfr_vdcfg_cr_vdcfg4": 30, "sensorc_sfr_vdcfg_cr_vdcfg5": 30, "sensorc_sfr_vdcfg_cr_vdcfg6": 30, "sensorc_sfr_vdcfg_cr_vdcfg7": 30, "sensorc_sfr_vdip_ena": 30, "sensorc_sfr_vdip_test": 30, "sensorc_sfr_ldip_test": 30, "sensorc_sfr_ldip_fd": 30, "sysctrl": 31, "sysctrl_sfr_cgusec": 31, "sysctrl_sfr_cgulp": 31, "sysctrl_sfr_se": 31, "sysctrl_sfr_seedar": 31, "sysctrl_sfr_cgusel0": 31, "sysctrl_sfr_cgufd_cfgfdcr_0_4_0": 31, "sysctrl_sfr_cgufd_cfgfdcr_0_4_1": 31, "sysctrl_sfr_cgufd_cfgfdcr_0_4_2": 31, "sysctrl_sfr_cgufd_cfgfdcr_0_4_3": 31, "sysctrl_sfr_cgufd_cfgfdcr_0_4_4": 31, "sysctrl_sfr_cgufdao": 31, "sysctrl_sfr_cguset": 31, "sysctrl_sfr_cgusel1": 31, "sysctrl_sfr_cgufdpk": 31, "sysctrl_sfr_cgufdaoram": 31, "sysctrl_sfr_cgufdp": 31, "sysctrl_sfr_cgufssr_fsfreq0": 31, "sysctrl_sfr_cgufssr_fsfreq1": 31, "sysctrl_sfr_cgufssr_fsfreq2": 31, "sysctrl_sfr_cgufssr_fsfreq3": 31, "sysctrl_sfr_cgufsvld": 31, "sysctrl_sfr_cgufscr": 31, "sysctrl_sfr_aclkgr": 31, "sysctrl_sfr_hclkgr": 31, "sysctrl_sfr_iclkgr": 31, "sysctrl_sfr_pclkgr": 31, "sysctrl_sfr_rcurst0": 31, "sysctrl_sfr_rcurst1": 31, "sysctrl_sfr_rcusrcfr": 31, "sysctrl_sfr_ipcaripflow": 31, "sysctrl_sfr_ipcen": 31, "sysctrl_sfr_ipclpen": 31, "sysctrl_sfr_ipcosc": 31, "sysctrl_sfr_ipcpllmn": 31, "sysctrl_sfr_ipcpllf": 31, "sysctrl_sfr_ipcpllq": 31, "sysctrl_sfr_ipccr": 31, "timer_intf": 32, "timer_intf_reserved0": 32, "trng": 33, "trng_sfr_crsrc": 33, "trng_sfr_crana": 33, "trng_sfr_pp": 33, "trng_sfr_opt": 33, "trng_sfr_sr": 33, "trng_sfr_ar_gen": 33, "trng_sfr_fr": 33, "trng_sfr_drpsz": 33, "trng_sfr_drgen": 33, "trng_sfr_drrese": 33, "trng_sfr_buf": 33, "trng_sfr_chain_rngchainen0": 33, "trng_sfr_chain_rngchainen1": 33, "trng_sfr_chain_rngchainen2": 33, "trng_sfr_chain_rngchainen3": 33, "udma_adc": 34, "udma_adc_reg_rx_saddr": 34, "udma_adc_reg_rx_s": 34, "udma_adc_reg_rx_cfg": 34, "udma_adc_reg_cr_adc": 34, "udma_camera": 35, "udma_camera_reg_rx_saddr": 35, "udma_camera_reg_rx_s": 35, "udma_camera_reg_rx_cfg": 35, "udma_camera_reg_cam_cfg_glob": 35, "udma_camera_reg_cam_cfg_l": 35, "udma_camera_reg_cam_cfg_ur": 35, "udma_camera_reg_cam_cfg_s": 35, "udma_camera_reg_cam_cfg_filt": 35, "udma_camera_reg_cam_vsync_polar": 35, "udma_ctrl": 36, "udma_ctrl_reg_cg": 36, "udma_ctrl_reg_cfg_evt": 36, "udma_ctrl_reg_rst": 36, "udma_filt": 37, "udma_filter_reg_tx_ch0_add": 37, "udma_filter_reg_tx_ch0_cfg": 37, "udma_filter_reg_tx_ch0_len0": 37, "udma_filter_reg_tx_ch0_len1": 37, "udma_filter_reg_tx_ch0_len2": 37, "udma_filter_reg_tx_ch1_add": 37, "udma_filter_reg_tx_ch1_cfg": 37, "udma_filter_reg_tx_ch1_len0": 37, "udma_filter_reg_tx_ch1_len1": 37, "udma_filter_reg_tx_ch1_len2": 37, "udma_filter_reg_rx_ch_add": 37, "udma_filter_reg_rx_ch_cfg": 37, "udma_filter_reg_rx_ch_len0": 37, "udma_filter_reg_rx_ch_len1": 37, "udma_filter_reg_rx_ch_len2": 37, "udma_filter_reg_au_cfg": 37, "udma_filter_reg_au_reg0": 37, "udma_filter_reg_au_reg1": 37, "udma_filter_reg_bincu_th": 37, "udma_filter_reg_bincu_cnt": 37, "udma_filter_reg_bincu_setup": 37, "udma_filter_reg_bincu_v": 37, "udma_filter_reg_filt": 37, "udma_filter_reg_statu": 37, "udma_i2c_0": 38, "udma_i2c_0_reg_rx_saddr": 38, "udma_i2c_0_reg_rx_s": 38, "udma_i2c_0_reg_rx_cfg": 38, "udma_i2c_0_reg_tx_saddr": 38, "udma_i2c_0_reg_tx_s": 38, "udma_i2c_0_reg_tx_cfg": 38, "udma_i2c_0_reg_cmd_saddr": 38, "udma_i2c_0_reg_cmd_s": 38, "udma_i2c_0_reg_cmd_cfg": 38, "udma_i2c_0_reg_statu": 38, "udma_i2c_0_reg_ack": 38, "udma_i2c_1": 39, "udma_i2c_1_reg_rx_saddr": 39, "udma_i2c_1_reg_rx_s": 39, "udma_i2c_1_reg_rx_cfg": 39, "udma_i2c_1_reg_tx_saddr": 39, "udma_i2c_1_reg_tx_s": 39, "udma_i2c_1_reg_tx_cfg": 39, "udma_i2c_1_reg_cmd_saddr": 39, "udma_i2c_1_reg_cmd_s": 39, "udma_i2c_1_reg_cmd_cfg": 39, "udma_i2c_1_reg_statu": 39, "udma_i2c_1_reg_ack": 39, "udma_i2c_2": 40, "udma_i2c_2_reg_rx_saddr": 40, "udma_i2c_2_reg_rx_s": 40, "udma_i2c_2_reg_rx_cfg": 40, "udma_i2c_2_reg_tx_saddr": 40, "udma_i2c_2_reg_tx_s": 40, "udma_i2c_2_reg_tx_cfg": 40, "udma_i2c_2_reg_cmd_saddr": 40, "udma_i2c_2_reg_cmd_s": 40, "udma_i2c_2_reg_cmd_cfg": 40, "udma_i2c_2_reg_statu": 40, "udma_i2c_2_reg_ack": 40, "udma_i2c_3": 41, "udma_i2c_3_reg_rx_saddr": 41, "udma_i2c_3_reg_rx_s": 41, "udma_i2c_3_reg_rx_cfg": 41, "udma_i2c_3_reg_tx_saddr": 41, "udma_i2c_3_reg_tx_s": 41, "udma_i2c_3_reg_tx_cfg": 41, "udma_i2c_3_reg_cmd_saddr": 41, "udma_i2c_3_reg_cmd_s": 41, "udma_i2c_3_reg_cmd_cfg": 41, "udma_i2c_3_reg_statu": 41, "udma_i2c_3_reg_ack": 41, "udma_i2": 42, "udma_i2s_reg_rx_saddr": 42, "udma_i2s_reg_rx_s": 42, "udma_i2s_reg_rx_cfg": 42, "udma_i2s_reg_tx_saddr": 42, "udma_i2s_reg_tx_s": 42, "udma_i2s_reg_tx_cfg": 42, "udma_i2s_reg_i2s_clkcfg_setup": 42, "udma_i2s_reg_i2s_slv_setup": 42, "udma_i2s_reg_i2s_mst_setup": 42, "udma_i2s_reg_i2s_pdm_setup": 42, "udma_scif": 43, "udma_scif_reg_rx_saddr": 43, "udma_scif_reg_rx_s": 43, "udma_scif_reg_rx_cfg": 43, "udma_scif_reg_tx_saddr": 43, "udma_scif_reg_tx_s": 43, "udma_scif_reg_tx_cfg": 43, "udma_scif_reg_statu": 43, "udma_scif_reg_scif_setup": 43, "udma_scif_reg_error": 43, "udma_scif_reg_irq_en": 43, "udma_scif_reg_valid": 43, "udma_scif_reg_data": 43, "udma_scif_reg_scif_etu": 43, "udma_sdio": 44, "udma_sdio_reg_rx_saddr": 44, "udma_sdio_reg_rx_s": 44, "udma_sdio_reg_rx_cfg": 44, "udma_sdio_reg_tx_saddr": 44, "udma_sdio_reg_tx_s": 44, "udma_sdio_reg_tx_cfg": 44, "udma_sdio_reg_cmd_op": 44, "udma_sdio_reg_data_setup": 44, "udma_sdio_reg_start": 44, "udma_sdio_reg_rsp0": 44, "udma_sdio_reg_rsp1": 44, "udma_sdio_reg_rsp2": 44, "udma_sdio_reg_rsp3": 44, "udma_sdio_reg_clk_div": 44, "udma_sdio_reg_statu": 44, "udma_sdio_reg_data_timeout": 44, "udma_spim_0": 45, "udma_spim_0_reg_rx_saddr": 45, "udma_spim_0_reg_rx_s": 45, "udma_spim_0_reg_rx_cfg": 45, "udma_spim_0_reg_tx_saddr": 45, "udma_spim_0_reg_tx_s": 45, "udma_spim_0_reg_tx_cfg": 45, "udma_spim_0_reg_cmd_saddr": 45, "udma_spim_0_reg_cmd_s": 45, "udma_spim_0_reg_cmd_cfg": 45, "udma_spim_0_reg_statu": 45, "udma_spim_1": 46, "udma_spim_1_reg_rx_saddr": 46, "udma_spim_1_reg_rx_s": 46, "udma_spim_1_reg_rx_cfg": 46, "udma_spim_1_reg_tx_saddr": 46, "udma_spim_1_reg_tx_s": 46, "udma_spim_1_reg_tx_cfg": 46, "udma_spim_1_reg_cmd_saddr": 46, "udma_spim_1_reg_cmd_s": 46, "udma_spim_1_reg_cmd_cfg": 46, "udma_spim_1_reg_statu": 46, "udma_spim_2": 47, "udma_spim_2_reg_rx_saddr": 47, "udma_spim_2_reg_rx_s": 47, "udma_spim_2_reg_rx_cfg": 47, "udma_spim_2_reg_tx_saddr": 47, "udma_spim_2_reg_tx_s": 47, "udma_spim_2_reg_tx_cfg": 47, "udma_spim_2_reg_cmd_saddr": 47, "udma_spim_2_reg_cmd_s": 47, "udma_spim_2_reg_cmd_cfg": 47, "udma_spim_2_reg_statu": 47, "udma_spim_3": 48, "udma_spim_3_reg_rx_saddr": 48, "udma_spim_3_reg_rx_s": 48, "udma_spim_3_reg_rx_cfg": 48, "udma_spim_3_reg_tx_saddr": 48, "udma_spim_3_reg_tx_s": 48, "udma_spim_3_reg_tx_cfg": 48, "udma_spim_3_reg_cmd_saddr": 48, "udma_spim_3_reg_cmd_s": 48, "udma_spim_3_reg_cmd_cfg": 48, "udma_spim_3_reg_statu": 48, "udma_spis_0": 49, "udma_spis_0_reg_rx_saddr": 49, "udma_spis_0_reg_rx_s": 49, "udma_spis_0_reg_rx_cfg": 49, "udma_spis_0_reg_tx_saddr": 49, "udma_spis_0_reg_tx_s": 49, "udma_spis_0_reg_tx_cfg": 49, "udma_spis_0_reg_spis_setup": 49, "udma_spis_0_reg_seot_cnt": 49, "udma_spis_0_reg_spis_irq_en": 49, "udma_spis_0_reg_spis_rxcnt": 49, "udma_spis_0_reg_spis_txcnt": 49, "udma_spis_0_reg_spis_dmcnt": 49, "udma_spis_1": 50, "udma_spis_1_reg_rx_saddr": 50, "udma_spis_1_reg_rx_s": 50, "udma_spis_1_reg_rx_cfg": 50, "udma_spis_1_reg_tx_saddr": 50, "udma_spis_1_reg_tx_s": 50, "udma_spis_1_reg_tx_cfg": 50, "udma_spis_1_reg_spis_setup": 50, "udma_spis_1_reg_seot_cnt": 50, "udma_spis_1_reg_spis_irq_en": 50, "udma_spis_1_reg_spis_rxcnt": 50, "udma_spis_1_reg_spis_txcnt": 50, "udma_spis_1_reg_spis_dmcnt": 50, "udma_uart_0": 51, "udma_uart_0_reg_rx_saddr": 51, "udma_uart_0_reg_rx_s": 51, "udma_uart_0_reg_rx_cfg": 51, "udma_uart_0_reg_tx_saddr": 51, "udma_uart_0_reg_tx_s": 51, "udma_uart_0_reg_tx_cfg": 51, "udma_uart_0_reg_statu": 51, "udma_uart_0_reg_uart_setup": 51, "udma_uart_0_reg_error": 51, "udma_uart_0_reg_irq_en": 51, "udma_uart_0_reg_valid": 51, "udma_uart_0_reg_data": 51, "udma_uart_1": 52, "udma_uart_1_reg_rx_saddr": 52, "udma_uart_1_reg_rx_s": 52, "udma_uart_1_reg_rx_cfg": 52, "udma_uart_1_reg_tx_saddr": 52, "udma_uart_1_reg_tx_s": 52, "udma_uart_1_reg_tx_cfg": 52, "udma_uart_1_reg_statu": 52, "udma_uart_1_reg_uart_setup": 52, "udma_uart_1_reg_error": 52, "udma_uart_1_reg_irq_en": 52, "udma_uart_1_reg_valid": 52, "udma_uart_1_reg_data": 52, "udma_uart_2": 53, "udma_uart_2_reg_rx_saddr": 53, "udma_uart_2_reg_rx_s": 53, "udma_uart_2_reg_rx_cfg": 53, "udma_uart_2_reg_tx_saddr": 53, "udma_uart_2_reg_tx_s": 53, "udma_uart_2_reg_tx_cfg": 53, "udma_uart_2_reg_statu": 53, "udma_uart_2_reg_uart_setup": 53, "udma_uart_2_reg_error": 53, "udma_uart_2_reg_irq_en": 53, "udma_uart_2_reg_valid": 53, "udma_uart_2_reg_data": 53, "udma_uart_3": 54, "udma_uart_3_reg_rx_saddr": 54, "udma_uart_3_reg_rx_s": 54, "udma_uart_3_reg_rx_cfg": 54, "udma_uart_3_reg_tx_saddr": 54, "udma_uart_3_reg_tx_s": 54, "udma_uart_3_reg_tx_cfg": 54, "udma_uart_3_reg_statu": 54, "udma_uart_3_reg_uart_setup": 54, "udma_uart_3_reg_error": 54, "udma_uart_3_reg_irq_en": 54, "udma_uart_3_reg_valid": 54, "udma_uart_3_reg_data": 54, "wdg_intf": 55, "wdg_intf_reserved0": 55}, "envversion": {"sphinx.domains.c": 2, "sphinx.domains.changeset": 1, "sphinx.domains.citation": 1, "sphinx.domains.cpp": 8, "sphinx.domains.index": 1, "sphinx.domains.javascript": 2, "sphinx.domains.math": 2, "sphinx.domains.python": 3, "sphinx.domains.rst": 2, "sphinx.domains.std": 2, "sphinx": 57}, "alltitles": {"AES": [[0, "aes"]], "Register Listing for AES": [[0, "register-listing-for-aes"]], "AES_SFR_CRFUNC": [[0, "aes-sfr-crfunc"]], "AES_SFR_AR": [[0, "aes-sfr-ar"]], "AES_SFR_SRMFSM": [[0, "aes-sfr-srmfsm"]], "AES_SFR_FR": [[0, "aes-sfr-fr"]], "AES_SFR_OPT": [[0, "aes-sfr-opt"]], "AES_SFR_OPT1": [[0, "aes-sfr-opt1"]], "AES_SFR_OPTLTX": [[0, "aes-sfr-optltx"]], "AES_SFR_MASKSEED": [[0, "aes-sfr-maskseed"]], "AES_SFR_MASKSEEDAR": [[0, "aes-sfr-maskseedar"]], "AES_SFR_SEGPTR_PTRID_IV": [[0, "aes-sfr-segptr-ptrid-iv"]], "AES_SFR_SEGPTR_PTRID_AKEY": [[0, "aes-sfr-segptr-ptrid-akey"]], "AES_SFR_SEGPTR_PTRID_AIB": [[0, "aes-sfr-segptr-ptrid-aib"]], "AES_SFR_SEGPTR_PTRID_AOB": [[0, "aes-sfr-segptr-ptrid-aob"]], "ALU": [[1, "alu"]], "Register Listing for ALU": [[1, "register-listing-for-alu"]], "ALU_SFR_CRFUNC": [[1, "alu-sfr-crfunc"]], "ALU_SFR_AR": [[1, "alu-sfr-ar"]], "ALU_SFR_SRMFSM": [[1, "alu-sfr-srmfsm"]], "ALU_SFR_FR": [[1, "alu-sfr-fr"]], "ALU_SFR_CRDIVLEN": [[1, "alu-sfr-crdivlen"]], "ALU_SFR_SRDIVLEN": [[1, "alu-sfr-srdivlen"]], "ALU_SFR_OPT": [[1, "alu-sfr-opt"]], "ALU_SFR_OPTLTX": [[1, "alu-sfr-optltx"]], "ALU_SFR_SEGPTR_CR_SEGCFG0": [[1, "alu-sfr-segptr-cr-segcfg0"]], "ALU_SFR_SEGPTR_CR_SEGCFG1": [[1, "alu-sfr-segptr-cr-segcfg1"]], "ALU_SFR_SEGPTR_CR_SEGCFG2": [[1, "alu-sfr-segptr-cr-segcfg2"]], "ALU_SFR_SEGPTR_CR_SEGCFG3": [[1, "alu-sfr-segptr-cr-segcfg3"]], "AO_SYSCTRL": [[2, "ao-sysctrl"]], "Register Listing for AO_SYSCTRL": [[2, "register-listing-for-ao-sysctrl"]], "AO_SYSCTRL_CR_CR": [[2, "ao-sysctrl-cr-cr"]], "AO_SYSCTRL_CR_CLK1HZFD": [[2, "ao-sysctrl-cr-clk1hzfd"]], "AO_SYSCTRL_CR_WKUPMASK": [[2, "ao-sysctrl-cr-wkupmask"]], "AO_SYSCTRL_CR_RSTCRMASK": [[2, "ao-sysctrl-cr-rstcrmask"]], "AO_SYSCTRL_SFR_PMUCSR": [[2, "ao-sysctrl-sfr-pmucsr"]], "AO_SYSCTRL_SFR_PMUCRLP": [[2, "ao-sysctrl-sfr-pmucrlp"]], "AO_SYSCTRL_SFR_PMUCRPD": [[2, "ao-sysctrl-sfr-pmucrpd"]], "AO_SYSCTRL_SFR_PMUDFTSR": [[2, "ao-sysctrl-sfr-pmudftsr"]], "AO_SYSCTRL_SFR_PMUTRM0CSR": [[2, "ao-sysctrl-sfr-pmutrm0csr"]], "AO_SYSCTRL_SFR_PMUTRM1CSR": [[2, "ao-sysctrl-sfr-pmutrm1csr"]], "AO_SYSCTRL_SFR_PMUTRMLP0": [[2, "ao-sysctrl-sfr-pmutrmlp0"]], "AO_SYSCTRL_SFR_PMUTRMLP1": [[2, "ao-sysctrl-sfr-pmutrmlp1"]], "AO_SYSCTRL_SFR_OSCCR": [[2, "ao-sysctrl-sfr-osccr"]], "AO_SYSCTRL_SFR_PMUSR": [[2, "ao-sysctrl-sfr-pmusr"]], "AO_SYSCTRL_SFR_PMUFR": [[2, "ao-sysctrl-sfr-pmufr"]], "AO_SYSCTRL_SFR_AOFR": [[2, "ao-sysctrl-sfr-aofr"]], "AO_SYSCTRL_SFR_PMUPDAR": [[2, "ao-sysctrl-sfr-pmupdar"]], "AO_SYSCTRL_AR_AOPERI_CLRINT": [[2, "ao-sysctrl-ar-aoperi-clrint"]], "AO_SYSCTRL_SFR_IOX": [[2, "ao-sysctrl-sfr-iox"]], "AO_SYSCTRL_SFR_AOPADPU": [[2, "ao-sysctrl-sfr-aopadpu"]], "AOBUREG": [[3, "aobureg"]], "Register Listing for AOBUREG": [[3, "register-listing-for-aobureg"]], "AOBUREG_SFR_BUREG_CR_BUREGS0": [[3, "aobureg-sfr-bureg-cr-buregs0"]], "AOBUREG_SFR_BUREG_CR_BUREGS1": [[3, "aobureg-sfr-bureg-cr-buregs1"]], "AOBUREG_SFR_BUREG_CR_BUREGS2": [[3, "aobureg-sfr-bureg-cr-buregs2"]], "AOBUREG_SFR_BUREG_CR_BUREGS3": [[3, "aobureg-sfr-bureg-cr-buregs3"]], "AOBUREG_SFR_BUREG_CR_BUREGS4": [[3, "aobureg-sfr-bureg-cr-buregs4"]], "AOBUREG_SFR_BUREG_CR_BUREGS5": [[3, "aobureg-sfr-bureg-cr-buregs5"]], "AOBUREG_SFR_BUREG_CR_BUREGS6": [[3, "aobureg-sfr-bureg-cr-buregs6"]], "AOBUREG_SFR_BUREG_CR_BUREGS7": [[3, "aobureg-sfr-bureg-cr-buregs7"]], "APB_THRU": [[4, "apb-thru"]], "Register Listing for APB_THRU": [[4, "register-listing-for-apb-thru"]], "APB_THRU_RESERVED0": [[4, "apb-thru-reserved0"]], "BIO_BDMA": [[5, "bio-bdma"]], "Register Listing for BIO_BDMA": [[5, "register-listing-for-bio-bdma"]], "BIO_BDMA_SFR_CTRL": [[5, "bio-bdma-sfr-ctrl"]], "BIO_BDMA_SFR_CFGINFO": [[5, "bio-bdma-sfr-cfginfo"]], "BIO_BDMA_SFR_CONFIG": [[5, "bio-bdma-sfr-config"]], "BIO_BDMA_SFR_FLEVEL": [[5, "bio-bdma-sfr-flevel"]], "BIO_BDMA_SFR_TXF0": [[5, "bio-bdma-sfr-txf0"]], "BIO_BDMA_SFR_TXF1": [[5, "bio-bdma-sfr-txf1"]], "BIO_BDMA_SFR_TXF2": [[5, "bio-bdma-sfr-txf2"]], "BIO_BDMA_SFR_TXF3": [[5, "bio-bdma-sfr-txf3"]], "BIO_BDMA_SFR_RXF0": [[5, "bio-bdma-sfr-rxf0"]], "BIO_BDMA_SFR_RXF1": [[5, "bio-bdma-sfr-rxf1"]], "BIO_BDMA_SFR_RXF2": [[5, "bio-bdma-sfr-rxf2"]], "BIO_BDMA_SFR_RXF3": [[5, "bio-bdma-sfr-rxf3"]], "BIO_BDMA_SFR_ELEVEL": [[5, "bio-bdma-sfr-elevel"]], "BIO_BDMA_SFR_ETYPE": [[5, "bio-bdma-sfr-etype"]], "BIO_BDMA_SFR_EVENT_SET": [[5, "bio-bdma-sfr-event-set"]], "BIO_BDMA_SFR_EVENT_CLR": [[5, "bio-bdma-sfr-event-clr"]], "BIO_BDMA_SFR_EVENT_STATUS": [[5, "bio-bdma-sfr-event-status"]], "BIO_BDMA_SFR_EXTCLOCK": [[5, "bio-bdma-sfr-extclock"]], "BIO_BDMA_SFR_FIFO_CLR": [[5, "bio-bdma-sfr-fifo-clr"]], "BIO_BDMA_SFR_QDIV0": [[5, "bio-bdma-sfr-qdiv0"]], "BIO_BDMA_SFR_QDIV1": [[5, "bio-bdma-sfr-qdiv1"]], "BIO_BDMA_SFR_QDIV2": [[5, "bio-bdma-sfr-qdiv2"]], "BIO_BDMA_SFR_QDIV3": [[5, "bio-bdma-sfr-qdiv3"]], "BIO_BDMA_SFR_SYNC_BYPASS": [[5, "bio-bdma-sfr-sync-bypass"]], "BIO_BDMA_SFR_IO_OE_INV": [[5, "bio-bdma-sfr-io-oe-inv"]], "BIO_BDMA_SFR_IO_O_INV": [[5, "bio-bdma-sfr-io-o-inv"]], "BIO_BDMA_SFR_IO_I_INV": [[5, "bio-bdma-sfr-io-i-inv"]], "BIO_BDMA_SFR_IRQMASK_0": [[5, "bio-bdma-sfr-irqmask-0"]], "BIO_BDMA_SFR_IRQMASK_1": [[5, "bio-bdma-sfr-irqmask-1"]], "BIO_BDMA_SFR_IRQMASK_2": [[5, "bio-bdma-sfr-irqmask-2"]], "BIO_BDMA_SFR_IRQMASK_3": [[5, "bio-bdma-sfr-irqmask-3"]], "BIO_BDMA_SFR_IRQ_EDGE": [[5, "bio-bdma-sfr-irq-edge"]], "BIO_BDMA_SFR_DBG_PADOUT": [[5, "bio-bdma-sfr-dbg-padout"]], "BIO_BDMA_SFR_DBG_PADOE": [[5, "bio-bdma-sfr-dbg-padoe"]], "BIO_BDMA_SFR_DBG0": [[5, "bio-bdma-sfr-dbg0"]], "BIO_BDMA_SFR_DBG1": [[5, "bio-bdma-sfr-dbg1"]], "BIO_BDMA_SFR_DBG2": [[5, "bio-bdma-sfr-dbg2"]], "BIO_BDMA_SFR_DBG3": [[5, "bio-bdma-sfr-dbg3"]], "BIO_BDMA_SFR_MEM_GUTTER": [[5, "bio-bdma-sfr-mem-gutter"]], "BIO_BDMA_SFR_PERI_GUTTER": [[5, "bio-bdma-sfr-peri-gutter"]], "BIO_BDMA_SFR_DMAREQ_MAP_CR_EVMAP0": [[5, "bio-bdma-sfr-dmareq-map-cr-evmap0"]], "BIO_BDMA_SFR_DMAREQ_MAP_CR_EVMAP1": [[5, "bio-bdma-sfr-dmareq-map-cr-evmap1"]], "BIO_BDMA_SFR_DMAREQ_MAP_CR_EVMAP2": [[5, "bio-bdma-sfr-dmareq-map-cr-evmap2"]], "BIO_BDMA_SFR_DMAREQ_MAP_CR_EVMAP3": [[5, "bio-bdma-sfr-dmareq-map-cr-evmap3"]], "BIO_BDMA_SFR_DMAREQ_MAP_CR_EVMAP4": [[5, "bio-bdma-sfr-dmareq-map-cr-evmap4"]], "BIO_BDMA_SFR_DMAREQ_MAP_CR_EVMAP5": [[5, "bio-bdma-sfr-dmareq-map-cr-evmap5"]], "BIO_BDMA_SFR_DMAREQ_STAT_SR_EVSTAT0": [[5, "bio-bdma-sfr-dmareq-stat-sr-evstat0"]], "BIO_BDMA_SFR_DMAREQ_STAT_SR_EVSTAT1": [[5, "bio-bdma-sfr-dmareq-stat-sr-evstat1"]], "BIO_BDMA_SFR_DMAREQ_STAT_SR_EVSTAT2": [[5, "bio-bdma-sfr-dmareq-stat-sr-evstat2"]], "BIO_BDMA_SFR_DMAREQ_STAT_SR_EVSTAT3": [[5, "bio-bdma-sfr-dmareq-stat-sr-evstat3"]], "BIO_BDMA_SFR_DMAREQ_STAT_SR_EVSTAT4": [[5, "bio-bdma-sfr-dmareq-stat-sr-evstat4"]], "BIO_BDMA_SFR_DMAREQ_STAT_SR_EVSTAT5": [[5, "bio-bdma-sfr-dmareq-stat-sr-evstat5"]], "BIO_BDMA_SFR_FILTER_BASE_0": [[5, "bio-bdma-sfr-filter-base-0"]], "BIO_BDMA_SFR_FILTER_BOUNDS_0": [[5, "bio-bdma-sfr-filter-bounds-0"]], "BIO_BDMA_SFR_FILTER_BASE_1": [[5, "bio-bdma-sfr-filter-base-1"]], "BIO_BDMA_SFR_FILTER_BOUNDS_1": [[5, "bio-bdma-sfr-filter-bounds-1"]], "BIO_BDMA_SFR_FILTER_BASE_2": [[5, "bio-bdma-sfr-filter-base-2"]], "BIO_BDMA_SFR_FILTER_BOUNDS_2": [[5, "bio-bdma-sfr-filter-bounds-2"]], "BIO_BDMA_SFR_FILTER_BASE_3": [[5, "bio-bdma-sfr-filter-base-3"]], "BIO_BDMA_SFR_FILTER_BOUNDS_3": [[5, "bio-bdma-sfr-filter-bounds-3"]], "BIO_FIFO0": [[6, "bio-fifo0"]], "Register Listing for BIO_FIFO0": [[6, "register-listing-for-bio-fifo0"]], "BIO_FIFO0_SFR_FLEVEL": [[6, "bio-fifo0-sfr-flevel"]], "BIO_FIFO0_SFR_TXF0": [[6, "bio-fifo0-sfr-txf0"]], "BIO_FIFO0_SFR_RXF0": [[6, "bio-fifo0-sfr-rxf0"]], "BIO_FIFO0_SFR_EVENT_SET": [[6, "bio-fifo0-sfr-event-set"]], "BIO_FIFO0_SFR_EVENT_CLR": [[6, "bio-fifo0-sfr-event-clr"]], "BIO_FIFO0_SFR_EVENT_STATUS": [[6, "bio-fifo0-sfr-event-status"]], "BIO_FIFO1": [[7, "bio-fifo1"]], "Register Listing for BIO_FIFO1": [[7, "register-listing-for-bio-fifo1"]], "BIO_FIFO1_SFR_FLEVEL": [[7, "bio-fifo1-sfr-flevel"]], "BIO_FIFO1_SFR_TXF1": [[7, "bio-fifo1-sfr-txf1"]], "BIO_FIFO1_SFR_RXF1": [[7, "bio-fifo1-sfr-rxf1"]], "BIO_FIFO1_SFR_EVENT_SET": [[7, "bio-fifo1-sfr-event-set"]], "BIO_FIFO1_SFR_EVENT_CLR": [[7, "bio-fifo1-sfr-event-clr"]], "BIO_FIFO1_SFR_EVENT_STATUS": [[7, "bio-fifo1-sfr-event-status"]], "BIO_FIFO2": [[8, "bio-fifo2"]], "Register Listing for BIO_FIFO2": [[8, "register-listing-for-bio-fifo2"]], "BIO_FIFO2_SFR_FLEVEL": [[8, "bio-fifo2-sfr-flevel"]], "BIO_FIFO2_SFR_TXF2": [[8, "bio-fifo2-sfr-txf2"]], "BIO_FIFO2_SFR_RXF2": [[8, "bio-fifo2-sfr-rxf2"]], "BIO_FIFO2_SFR_EVENT_SET": [[8, "bio-fifo2-sfr-event-set"]], "BIO_FIFO2_SFR_EVENT_CLR": [[8, "bio-fifo2-sfr-event-clr"]], "BIO_FIFO2_SFR_EVENT_STATUS": [[8, "bio-fifo2-sfr-event-status"]], "BIO_FIFO3": [[9, "bio-fifo3"]], "Register Listing for BIO_FIFO3": [[9, "register-listing-for-bio-fifo3"]], "BIO_FIFO3_SFR_FLEVEL": [[9, "bio-fifo3-sfr-flevel"]], "BIO_FIFO3_SFR_TXF3": [[9, "bio-fifo3-sfr-txf3"]], "BIO_FIFO3_SFR_RXF3": [[9, "bio-fifo3-sfr-rxf3"]], "BIO_FIFO3_SFR_EVENT_SET": [[9, "bio-fifo3-sfr-event-set"]], "BIO_FIFO3_SFR_EVENT_CLR": [[9, "bio-fifo3-sfr-event-clr"]], "BIO_FIFO3_SFR_EVENT_STATUS": [[9, "bio-fifo3-sfr-event-status"]], "COMBOHASH": [[10, "combohash"]], "Register Listing for COMBOHASH": [[10, "register-listing-for-combohash"]], "COMBOHASH_SFR_CRFUNC": [[10, "combohash-sfr-crfunc"]], "COMBOHASH_SFR_AR": [[10, "combohash-sfr-ar"]], "COMBOHASH_SFR_SRMFSM": [[10, "combohash-sfr-srmfsm"]], "COMBOHASH_SFR_FR": [[10, "combohash-sfr-fr"]], "COMBOHASH_SFR_OPT1": [[10, "combohash-sfr-opt1"]], "COMBOHASH_SFR_OPT2": [[10, "combohash-sfr-opt2"]], "COMBOHASH_SFR_OPT3": [[10, "combohash-sfr-opt3"]], "COMBOHASH_SFR_BLKT0": [[10, "combohash-sfr-blkt0"]], "COMBOHASH_SFR_SEGPTR_SEGID_LKEY": [[10, "combohash-sfr-segptr-segid-lkey"]], "COMBOHASH_SFR_SEGPTR_SEGID_KEY": [[10, "combohash-sfr-segptr-segid-key"]], "COMBOHASH_SFR_SEGPTR_SEGID_SCRT": [[10, "combohash-sfr-segptr-segid-scrt"]], "COMBOHASH_SFR_SEGPTR_SEGID_MSG": [[10, "combohash-sfr-segptr-segid-msg"]], "COMBOHASH_SFR_SEGPTR_SEGID_HOUT": [[10, "combohash-sfr-segptr-segid-hout"]], "COMBOHASH_SFR_SEGPTR_SEGID_HOUT2": [[10, "combohash-sfr-segptr-segid-hout2"]], "COMBOHASH_SFR_KEYIDX": [[10, "combohash-sfr-keyidx"]], "CORESUB_SRAMTRM": [[11, "coresub-sramtrm"]], "Register Listing for CORESUB_SRAMTRM": [[11, "register-listing-for-coresub-sramtrm"]], "CORESUB_SRAMTRM_SFR_CACHE": [[11, "coresub-sramtrm-sfr-cache"]], "CORESUB_SRAMTRM_SFR_ITCM": [[11, "coresub-sramtrm-sfr-itcm"]], "CORESUB_SRAMTRM_SFR_DTCM": [[11, "coresub-sramtrm-sfr-dtcm"]], "CORESUB_SRAMTRM_SFR_SRAM0": [[11, "coresub-sramtrm-sfr-sram0"]], "CORESUB_SRAMTRM_SFR_SRAM1": [[11, "coresub-sramtrm-sfr-sram1"]], "CORESUB_SRAMTRM_SFR_VEXRAM": [[11, "coresub-sramtrm-sfr-vexram"]], "CORESUB_SRAMTRM_SFR_SRAMERR": [[11, "coresub-sramtrm-sfr-sramerr"]], "CORESUB_SRAMTRM_SFR_RAMSEC": [[11, "coresub-sramtrm-sfr-ramsec"]], "DKPC": [[12, "dkpc"]], "Register Listing for DKPC": [[12, "register-listing-for-dkpc"]], "DKPC_SFR_CFG0": [[12, "dkpc-sfr-cfg0"]], "DKPC_SFR_CFG1": [[12, "dkpc-sfr-cfg1"]], "DKPC_SFR_CFG2": [[12, "dkpc-sfr-cfg2"]], "DKPC_SFR_CFG3": [[12, "dkpc-sfr-cfg3"]], "DKPC_SFR_SR0": [[12, "dkpc-sfr-sr0"]], "DKPC_SFR_SR1": [[12, "dkpc-sfr-sr1"]], "DKPC_SFR_CFG4": [[12, "dkpc-sfr-cfg4"]], "DUART": [[13, "duart"]], "Register Listing for DUART": [[13, "register-listing-for-duart"]], "DUART_SFR_TXD": [[13, "duart-sfr-txd"]], "DUART_SFR_CR": [[13, "duart-sfr-cr"]], "DUART_SFR_SR": [[13, "duart-sfr-sr"]], "DUART_SFR_ETUC": [[13, "duart-sfr-etuc"]], "EVC": [[14, "evc"]], "Register Listing for EVC": [[14, "register-listing-for-evc"]], "EVC_SFR_CM7EVSEL_CM7EVSEL0": [[14, "evc-sfr-cm7evsel-cm7evsel0"]], "EVC_SFR_CM7EVSEL_CM7EVSEL1": [[14, "evc-sfr-cm7evsel-cm7evsel1"]], "EVC_SFR_CM7EVSEL_CM7EVSEL2": [[14, "evc-sfr-cm7evsel-cm7evsel2"]], "EVC_SFR_CM7EVSEL_CM7EVSEL3": [[14, "evc-sfr-cm7evsel-cm7evsel3"]], "EVC_SFR_CM7EVSEL_CM7EVSEL4": [[14, "evc-sfr-cm7evsel-cm7evsel4"]], "EVC_SFR_CM7EVSEL_CM7EVSEL5": [[14, "evc-sfr-cm7evsel-cm7evsel5"]], "EVC_SFR_CM7EVSEL_CM7EVSEL6": [[14, "evc-sfr-cm7evsel-cm7evsel6"]], "EVC_SFR_CM7EVSEL_CM7EVSEL7": [[14, "evc-sfr-cm7evsel-cm7evsel7"]], "EVC_SFR_CM7EVEN": [[14, "evc-sfr-cm7even"]], "EVC_SFR_CM7EVFR": [[14, "evc-sfr-cm7evfr"]], "EVC_SFR_TMREVSEL": [[14, "evc-sfr-tmrevsel"]], "EVC_SFR_TMREVEN": [[14, "evc-sfr-tmreven"]], "EVC_SFR_IFEVEN_IFEVEN0": [[14, "evc-sfr-ifeven-ifeven0"]], "EVC_SFR_IFEVEN_IFEVEN1": [[14, "evc-sfr-ifeven-ifeven1"]], "EVC_SFR_IFEVEN_IFEVEN2": [[14, "evc-sfr-ifeven-ifeven2"]], "EVC_SFR_IFEVEN_IFEVEN3": [[14, "evc-sfr-ifeven-ifeven3"]], "EVC_SFR_IFEVEN_IFEVEN4": [[14, "evc-sfr-ifeven-ifeven4"]], "EVC_SFR_IFEVEN_IFEVEN5": [[14, "evc-sfr-ifeven-ifeven5"]], "EVC_SFR_IFEVEN_IFEVEN6": [[14, "evc-sfr-ifeven-ifeven6"]], "EVC_SFR_IFEVEN_IFEVEN7": [[14, "evc-sfr-ifeven-ifeven7"]], "EVC_SFR_IFEVERRFR": [[14, "evc-sfr-ifeverrfr"]], "EVC_SFR_CM7ERRFR": [[14, "evc-sfr-cm7errfr"]], "EVC_SFR_CM7ERRCR": [[14, "evc-sfr-cm7errcr"]], "EVC_SFR_RRCEVSEL_RRC_EVSEL0": [[14, "evc-sfr-rrcevsel-rrc-evsel0"]], "EVC_SFR_RRCEVSEL_RRC_EVSEL1": [[14, "evc-sfr-rrcevsel-rrc-evsel1"]], "EVC_SFR_RRCEVSEL_RRC_EVSEL2": [[14, "evc-sfr-rrcevsel-rrc-evsel2"]], "EVC_SFR_RRCEVSEL_RRC_EVSEL3": [[14, "evc-sfr-rrcevsel-rrc-evsel3"]], "EVC_SFR_RRCEVEN": [[14, "evc-sfr-rrceven"]], "GLUECHAIN": [[15, "gluechain"]], "Register Listing for GLUECHAIN": [[15, "register-listing-for-gluechain"]], "GLUECHAIN_SFR_GCMASK_CR_GCMASK0": [[15, "gluechain-sfr-gcmask-cr-gcmask0"]], "GLUECHAIN_SFR_GCSR_GLUEREG0": [[15, "gluechain-sfr-gcsr-gluereg0"]], "GLUECHAIN_SFR_GCRST_GLUERST0": [[15, "gluechain-sfr-gcrst-gluerst0"]], "GLUECHAIN_SFR_GCTEST_GLUETEST0": [[15, "gluechain-sfr-gctest-gluetest0"]], "Documentation for Baochip-1x SoC": [[16, "documentation-for-baochip-1x-soc"]], "Modules": [[16, "modules"]], "Register Groups": [[16, "register-groups"]], "Indices and tables": [[16, "indices-and-tables"]], "Interrupt Controller": [[17, "interrupt-controller"]], "Assigned Interrupts": [[17, "assigned-interrupts"]], "IOX": [[18, "iox"]], "Register Listing for IOX": [[18, "register-listing-for-iox"]], "IOX_SFR_AFSEL_CRAFSEL0": [[18, "iox-sfr-afsel-crafsel0"]], "IOX_SFR_AFSEL_CRAFSEL1": [[18, "iox-sfr-afsel-crafsel1"]], "IOX_SFR_AFSEL_CRAFSEL2": [[18, "iox-sfr-afsel-crafsel2"]], "IOX_SFR_AFSEL_CRAFSEL3": [[18, "iox-sfr-afsel-crafsel3"]], "IOX_SFR_AFSEL_CRAFSEL4": [[18, "iox-sfr-afsel-crafsel4"]], "IOX_SFR_AFSEL_CRAFSEL5": [[18, "iox-sfr-afsel-crafsel5"]], "IOX_SFR_AFSEL_CRAFSEL6": [[18, "iox-sfr-afsel-crafsel6"]], "IOX_SFR_AFSEL_CRAFSEL7": [[18, "iox-sfr-afsel-crafsel7"]], "IOX_SFR_AFSEL_CRAFSEL8": [[18, "iox-sfr-afsel-crafsel8"]], "IOX_SFR_AFSEL_CRAFSEL9": [[18, "iox-sfr-afsel-crafsel9"]], "IOX_SFR_AFSEL_CRAFSEL10": [[18, "iox-sfr-afsel-crafsel10"]], "IOX_SFR_AFSEL_CRAFSEL11": [[18, "iox-sfr-afsel-crafsel11"]], "IOX_SFR_INTCR_CRINT0": [[18, "iox-sfr-intcr-crint0"]], "IOX_SFR_INTCR_CRINT1": [[18, "iox-sfr-intcr-crint1"]], "IOX_SFR_INTCR_CRINT2": [[18, "iox-sfr-intcr-crint2"]], "IOX_SFR_INTCR_CRINT3": [[18, "iox-sfr-intcr-crint3"]], "IOX_SFR_INTCR_CRINT4": [[18, "iox-sfr-intcr-crint4"]], "IOX_SFR_INTCR_CRINT5": [[18, "iox-sfr-intcr-crint5"]], "IOX_SFR_INTCR_CRINT6": [[18, "iox-sfr-intcr-crint6"]], "IOX_SFR_INTCR_CRINT7": [[18, "iox-sfr-intcr-crint7"]], "IOX_SFR_INTFR": [[18, "iox-sfr-intfr"]], "IOX_SFR_GPIOOUT_CRGO0": [[18, "iox-sfr-gpioout-crgo0"]], "IOX_SFR_GPIOOUT_CRGO1": [[18, "iox-sfr-gpioout-crgo1"]], "IOX_SFR_GPIOOUT_CRGO2": [[18, "iox-sfr-gpioout-crgo2"]], "IOX_SFR_GPIOOUT_CRGO3": [[18, "iox-sfr-gpioout-crgo3"]], "IOX_SFR_GPIOOUT_CRGO4": [[18, "iox-sfr-gpioout-crgo4"]], "IOX_SFR_GPIOOUT_CRGO5": [[18, "iox-sfr-gpioout-crgo5"]], "IOX_SFR_GPIOOE_CRGOE0": [[18, "iox-sfr-gpiooe-crgoe0"]], "IOX_SFR_GPIOOE_CRGOE1": [[18, "iox-sfr-gpiooe-crgoe1"]], "IOX_SFR_GPIOOE_CRGOE2": [[18, "iox-sfr-gpiooe-crgoe2"]], "IOX_SFR_GPIOOE_CRGOE3": [[18, "iox-sfr-gpiooe-crgoe3"]], "IOX_SFR_GPIOOE_CRGOE4": [[18, "iox-sfr-gpiooe-crgoe4"]], "IOX_SFR_GPIOOE_CRGOE5": [[18, "iox-sfr-gpiooe-crgoe5"]], "IOX_SFR_GPIOPU_CRGPU0": [[18, "iox-sfr-gpiopu-crgpu0"]], "IOX_SFR_GPIOPU_CRGPU1": [[18, "iox-sfr-gpiopu-crgpu1"]], "IOX_SFR_GPIOPU_CRGPU2": [[18, "iox-sfr-gpiopu-crgpu2"]], "IOX_SFR_GPIOPU_CRGPU3": [[18, "iox-sfr-gpiopu-crgpu3"]], "IOX_SFR_GPIOPU_CRGPU4": [[18, "iox-sfr-gpiopu-crgpu4"]], "IOX_SFR_GPIOPU_CRGPU5": [[18, "iox-sfr-gpiopu-crgpu5"]], "IOX_SFR_GPIOIN_SRGI0": [[18, "iox-sfr-gpioin-srgi0"]], "IOX_SFR_GPIOIN_SRGI1": [[18, "iox-sfr-gpioin-srgi1"]], "IOX_SFR_GPIOIN_SRGI2": [[18, "iox-sfr-gpioin-srgi2"]], "IOX_SFR_GPIOIN_SRGI3": [[18, "iox-sfr-gpioin-srgi3"]], "IOX_SFR_GPIOIN_SRGI4": [[18, "iox-sfr-gpioin-srgi4"]], "IOX_SFR_GPIOIN_SRGI5": [[18, "iox-sfr-gpioin-srgi5"]], "IOX_SFR_PIOSEL": [[18, "iox-sfr-piosel"]], "IOX_SFR_CFG_SCHM_CR_CFG_SCHMSEL0": [[18, "iox-sfr-cfg-schm-cr-cfg-schmsel0"]], "IOX_SFR_CFG_SCHM_CR_CFG_SCHMSEL1": [[18, "iox-sfr-cfg-schm-cr-cfg-schmsel1"]], "IOX_SFR_CFG_SCHM_CR_CFG_SCHMSEL2": [[18, "iox-sfr-cfg-schm-cr-cfg-schmsel2"]], "IOX_SFR_CFG_SCHM_CR_CFG_SCHMSEL3": [[18, "iox-sfr-cfg-schm-cr-cfg-schmsel3"]], "IOX_SFR_CFG_SCHM_CR_CFG_SCHMSEL4": [[18, "iox-sfr-cfg-schm-cr-cfg-schmsel4"]], "IOX_SFR_CFG_SCHM_CR_CFG_SCHMSEL5": [[18, "iox-sfr-cfg-schm-cr-cfg-schmsel5"]], "IOX_SFR_CFG_SLEW_CR_CFG_SLEWSLOW0": [[18, "iox-sfr-cfg-slew-cr-cfg-slewslow0"]], "IOX_SFR_CFG_SLEW_CR_CFG_SLEWSLOW1": [[18, "iox-sfr-cfg-slew-cr-cfg-slewslow1"]], "IOX_SFR_CFG_SLEW_CR_CFG_SLEWSLOW2": [[18, "iox-sfr-cfg-slew-cr-cfg-slewslow2"]], "IOX_SFR_CFG_SLEW_CR_CFG_SLEWSLOW3": [[18, "iox-sfr-cfg-slew-cr-cfg-slewslow3"]], "IOX_SFR_CFG_SLEW_CR_CFG_SLEWSLOW4": [[18, "iox-sfr-cfg-slew-cr-cfg-slewslow4"]], "IOX_SFR_CFG_SLEW_CR_CFG_SLEWSLOW5": [[18, "iox-sfr-cfg-slew-cr-cfg-slewslow5"]], "IOX_SFR_CFG_DRVSEL_CR_CFG_DRVSEL0": [[18, "iox-sfr-cfg-drvsel-cr-cfg-drvsel0"]], "IOX_SFR_CFG_DRVSEL_CR_CFG_DRVSEL1": [[18, "iox-sfr-cfg-drvsel-cr-cfg-drvsel1"]], "IOX_SFR_CFG_DRVSEL_CR_CFG_DRVSEL2": [[18, "iox-sfr-cfg-drvsel-cr-cfg-drvsel2"]], "IOX_SFR_CFG_DRVSEL_CR_CFG_DRVSEL3": [[18, "iox-sfr-cfg-drvsel-cr-cfg-drvsel3"]], "IOX_SFR_CFG_DRVSEL_CR_CFG_DRVSEL4": [[18, "iox-sfr-cfg-drvsel-cr-cfg-drvsel4"]], "IOX_SFR_CFG_DRVSEL_CR_CFG_DRVSEL5": [[18, "iox-sfr-cfg-drvsel-cr-cfg-drvsel5"]], "MBOX_APB": [[19, "mbox-apb"]], "Register Listing for MBOX_APB": [[19, "register-listing-for-mbox-apb"]], "MBOX_APB_SFR_WDATA": [[19, "mbox-apb-sfr-wdata"]], "MBOX_APB_SFR_RDATA": [[19, "mbox-apb-sfr-rdata"]], "MBOX_APB_SFR_STATUS": [[19, "mbox-apb-sfr-status"]], "MBOX_APB_SFR_ABORT": [[19, "mbox-apb-sfr-abort"]], "MBOX_APB_SFR_DONE": [[19, "mbox-apb-sfr-done"]], "MDMA": [[20, "mdma"]], "Register Listing for MDMA": [[20, "register-listing-for-mdma"]], "MDMA_SFR_EVSEL_CR_EVSEL0": [[20, "mdma-sfr-evsel-cr-evsel0"]], "MDMA_SFR_EVSEL_CR_EVSEL1": [[20, "mdma-sfr-evsel-cr-evsel1"]], "MDMA_SFR_EVSEL_CR_EVSEL2": [[20, "mdma-sfr-evsel-cr-evsel2"]], "MDMA_SFR_EVSEL_CR_EVSEL3": [[20, "mdma-sfr-evsel-cr-evsel3"]], "MDMA_SFR_EVSEL_CR_EVSEL4": [[20, "mdma-sfr-evsel-cr-evsel4"]], "MDMA_SFR_EVSEL_CR_EVSEL5": [[20, "mdma-sfr-evsel-cr-evsel5"]], "MDMA_SFR_EVSEL_CR_EVSEL6": [[20, "mdma-sfr-evsel-cr-evsel6"]], "MDMA_SFR_EVSEL_CR_EVSEL7": [[20, "mdma-sfr-evsel-cr-evsel7"]], "MDMA_SFR_CR_CR_MDMAREQ0": [[20, "mdma-sfr-cr-cr-mdmareq0"]], "MDMA_SFR_CR_CR_MDMAREQ1": [[20, "mdma-sfr-cr-cr-mdmareq1"]], "MDMA_SFR_CR_CR_MDMAREQ2": [[20, "mdma-sfr-cr-cr-mdmareq2"]], "MDMA_SFR_CR_CR_MDMAREQ3": [[20, "mdma-sfr-cr-cr-mdmareq3"]], "MDMA_SFR_CR_CR_MDMAREQ4": [[20, "mdma-sfr-cr-cr-mdmareq4"]], "MDMA_SFR_CR_CR_MDMAREQ5": [[20, "mdma-sfr-cr-cr-mdmareq5"]], "MDMA_SFR_CR_CR_MDMAREQ6": [[20, "mdma-sfr-cr-cr-mdmareq6"]], "MDMA_SFR_CR_CR_MDMAREQ7": [[20, "mdma-sfr-cr-cr-mdmareq7"]], "MDMA_SFR_SR_SR_MDMAREQ0": [[20, "mdma-sfr-sr-sr-mdmareq0"]], "MDMA_SFR_SR_SR_MDMAREQ1": [[20, "mdma-sfr-sr-sr-mdmareq1"]], "MDMA_SFR_SR_SR_MDMAREQ2": [[20, "mdma-sfr-sr-sr-mdmareq2"]], "MDMA_SFR_SR_SR_MDMAREQ3": [[20, "mdma-sfr-sr-sr-mdmareq3"]], "MDMA_SFR_SR_SR_MDMAREQ4": [[20, "mdma-sfr-sr-sr-mdmareq4"]], "MDMA_SFR_SR_SR_MDMAREQ5": [[20, "mdma-sfr-sr-sr-mdmareq5"]], "MDMA_SFR_SR_SR_MDMAREQ6": [[20, "mdma-sfr-sr-sr-mdmareq6"]], "MDMA_SFR_SR_SR_MDMAREQ7": [[20, "mdma-sfr-sr-sr-mdmareq7"]], "MESH": [[21, "mesh"]], "Register Listing for MESH": [[21, "register-listing-for-mesh"]], "MESH_SFR_MLDRV_CR_MLDRV0": [[21, "mesh-sfr-mldrv-cr-mldrv0"]], "MESH_SFR_MLDRV_CR_MLDRV1": [[21, "mesh-sfr-mldrv-cr-mldrv1"]], "MESH_SFR_MLIE_CR_MLIE0": [[21, "mesh-sfr-mlie-cr-mlie0"]], "MESH_SFR_MLIE_CR_MLIE1": [[21, "mesh-sfr-mlie-cr-mlie1"]], "MESH_SFR_MLSR_SR_MLSR0": [[21, "mesh-sfr-mlsr-sr-mlsr0"]], "MESH_SFR_MLSR_SR_MLSR1": [[21, "mesh-sfr-mlsr-sr-mlsr1"]], "MESH_SFR_MLSR_SR_MLSR2": [[21, "mesh-sfr-mlsr-sr-mlsr2"]], "MESH_SFR_MLSR_SR_MLSR3": [[21, "mesh-sfr-mlsr-sr-mlsr3"]], "MESH_SFR_MLSR_SR_MLSR4": [[21, "mesh-sfr-mlsr-sr-mlsr4"]], "MESH_SFR_MLSR_SR_MLSR5": [[21, "mesh-sfr-mlsr-sr-mlsr5"]], "MESH_SFR_MLSR_SR_MLSR6": [[21, "mesh-sfr-mlsr-sr-mlsr6"]], "MESH_SFR_MLSR_SR_MLSR7": [[21, "mesh-sfr-mlsr-sr-mlsr7"]], "PKE": [[22, "pke"]], "Register Listing for PKE": [[22, "register-listing-for-pke"]], "PKE_SFR_CRFUNC": [[22, "pke-sfr-crfunc"]], "PKE_SFR_AR2": [[22, "pke-sfr-ar2"]], "PKE_SFR_SRMFSM": [[22, "pke-sfr-srmfsm"]], "PKE_SFR_FR": [[22, "pke-sfr-fr"]], "PKE_SFR_OPTNW": [[22, "pke-sfr-optnw"]], "PKE_SFR_OPTEW": [[22, "pke-sfr-optew"]], "PKE_SFR_OPTRW": [[22, "pke-sfr-optrw"]], "PKE_SFR_OPTLTX": [[22, "pke-sfr-optltx"]], "PKE_SFR_OPTMASK": [[22, "pke-sfr-optmask"]], "PKE_SFR_MIMMCR": [[22, "pke-sfr-mimmcr"]], "PKE_SFR_SEGPTR_PTRID_PCON": [[22, "pke-sfr-segptr-ptrid-pcon"]], "PKE_SFR_SEGPTR_PTRID_PIB0": [[22, "pke-sfr-segptr-ptrid-pib0"]], "PKE_SFR_SEGPTR_PTRID_PIB1": [[22, "pke-sfr-segptr-ptrid-pib1"]], "PKE_SFR_SEGPTR_PTRID_PKB": [[22, "pke-sfr-segptr-ptrid-pkb"]], "PKE_SFR_SEGPTR_PTRID_POB": [[22, "pke-sfr-segptr-ptrid-pob"]], "PKE_SFR_TICKCYC": [[22, "pke-sfr-tickcyc"]], "PKE_SFR_TICKCNT": [[22, "pke-sfr-tickcnt"]], "PKE_SFR_MASKSEED": [[22, "pke-sfr-maskseed"]], "PKE_SFR_MASKSEEDAR": [[22, "pke-sfr-maskseedar"]], "PWM": [[23, "pwm"]], "Register Listing for PWM": [[23, "register-listing-for-pwm"]], "PWM_REG_TIM0_CMD": [[23, "pwm-reg-tim0-cmd"]], "PWM_REG_TIM0_CFG": [[23, "pwm-reg-tim0-cfg"]], "PWM_REG_TIM0_CH0_TH": [[23, "pwm-reg-tim0-ch0-th"]], "PWM_REG_TIM0_CH1_TH": [[23, "pwm-reg-tim0-ch1-th"]], "PWM_REG_TIM0_CH2_TH": [[23, "pwm-reg-tim0-ch2-th"]], "PWM_REG_TIM0_CH3_TH": [[23, "pwm-reg-tim0-ch3-th"]], "PWM_REG_TIM0_CH0_LUT": [[23, "pwm-reg-tim0-ch0-lut"]], "PWM_REG_TIM0_CH1_LUT": [[23, "pwm-reg-tim0-ch1-lut"]], "PWM_REG_TIM0_CH2_LUT": [[23, "pwm-reg-tim0-ch2-lut"]], "PWM_REG_TIM0_CH3_LUT": [[23, "pwm-reg-tim0-ch3-lut"]], "PWM_REG_TIM1_CMD": [[23, "pwm-reg-tim1-cmd"]], "PWM_REG_TIM1_CFG": [[23, "pwm-reg-tim1-cfg"]], "PWM_REG_TIM1_CH0_TH": [[23, "pwm-reg-tim1-ch0-th"]], "PWM_REG_TIM1_CH1_TH": [[23, "pwm-reg-tim1-ch1-th"]], "PWM_REG_TIM1_CH2_TH": [[23, "pwm-reg-tim1-ch2-th"]], "PWM_REG_TIM1_CH3_TH": [[23, "pwm-reg-tim1-ch3-th"]], "PWM_REG_TIM1_CH0_LUT": [[23, "pwm-reg-tim1-ch0-lut"]], "PWM_REG_TIM1_CH1_LUT": [[23, "pwm-reg-tim1-ch1-lut"]], "PWM_REG_TIM1_CH2_LUT": [[23, "pwm-reg-tim1-ch2-lut"]], "PWM_REG_TIM1_CH3_LUT": [[23, "pwm-reg-tim1-ch3-lut"]], "PWM_REG_TIM2_CMD": [[23, "pwm-reg-tim2-cmd"]], "PWM_REG_TIM2_CFG": [[23, "pwm-reg-tim2-cfg"]], "PWM_REG_TIM2_CH0_TH": [[23, "pwm-reg-tim2-ch0-th"]], "PWM_REG_TIM2_CH1_TH": [[23, "pwm-reg-tim2-ch1-th"]], "PWM_REG_TIM2_CH2_TH": [[23, "pwm-reg-tim2-ch2-th"]], "PWM_REG_TIM2_CH3_TH": [[23, "pwm-reg-tim2-ch3-th"]], "PWM_REG_TIM2_CH0_LUT": [[23, "pwm-reg-tim2-ch0-lut"]], "PWM_REG_TIM2_CH1_LUT": [[23, "pwm-reg-tim2-ch1-lut"]], "PWM_REG_TIM2_CH2_LUT": [[23, "pwm-reg-tim2-ch2-lut"]], "PWM_REG_TIM2_CH3_LUT": [[23, "pwm-reg-tim2-ch3-lut"]], "PWM_REG_TIM3_CMD": [[23, "pwm-reg-tim3-cmd"]], "PWM_REG_TIM3_CFG": [[23, "pwm-reg-tim3-cfg"]], "PWM_REG_TIM3_CH0_TH": [[23, "pwm-reg-tim3-ch0-th"]], "PWM_REG_TIM3_CH1_TH": [[23, "pwm-reg-tim3-ch1-th"]], "PWM_REG_TIM3_CH2_TH": [[23, "pwm-reg-tim3-ch2-th"]], "PWM_REG_TIM3_CH3_TH": [[23, "pwm-reg-tim3-ch3-th"]], "PWM_REG_TIM3_CH0_LUT": [[23, "pwm-reg-tim3-ch0-lut"]], "PWM_REG_TIM3_CH1_LUT": [[23, "pwm-reg-tim3-ch1-lut"]], "PWM_REG_TIM3_CH2_LUT": [[23, "pwm-reg-tim3-ch2-lut"]], "PWM_REG_TIM3_CH3_LUT": [[23, "pwm-reg-tim3-ch3-lut"]], "PWM_REG_EVENT_CFG": [[23, "pwm-reg-event-cfg"]], "PWM_REG_CH_EN": [[23, "pwm-reg-ch-en"]], "PWM_REG_PREFD0": [[23, "pwm-reg-prefd0"]], "PWM_REG_PREFD1": [[23, "pwm-reg-prefd1"]], "PWM_REG_PREFD2": [[23, "pwm-reg-prefd2"]], "PWM_REG_PREFD3": [[23, "pwm-reg-prefd3"]], "QFC": [[24, "qfc"]], "Register Listing for QFC": [[24, "register-listing-for-qfc"]], "QFC_SFR_IO": [[24, "qfc-sfr-io"]], "QFC_SFR_AR": [[24, "qfc-sfr-ar"]], "QFC_SFR_IODRV": [[24, "qfc-sfr-iodrv"]], "QFC_CR_XIP_ADDRMODE": [[24, "qfc-cr-xip-addrmode"]], "QFC_CR_XIP_OPCODE": [[24, "qfc-cr-xip-opcode"]], "QFC_CR_XIP_WIDTH": [[24, "qfc-cr-xip-width"]], "QFC_CR_XIP_SSEL": [[24, "qfc-cr-xip-ssel"]], "QFC_CR_XIP_DUMCYC": [[24, "qfc-cr-xip-dumcyc"]], "QFC_CR_XIP_CFG": [[24, "qfc-cr-xip-cfg"]], "QFC_CR_AESKEY_AESKEYIN0": [[24, "qfc-cr-aeskey-aeskeyin0"]], "QFC_CR_AESKEY_AESKEYIN1": [[24, "qfc-cr-aeskey-aeskeyin1"]], "QFC_CR_AESKEY_AESKEYIN2": [[24, "qfc-cr-aeskey-aeskeyin2"]], "QFC_CR_AESKEY_AESKEYIN3": [[24, "qfc-cr-aeskey-aeskeyin3"]], "QFC_CR_AESENA": [[24, "qfc-cr-aesena"]], "RBIST_WRP": [[25, "rbist-wrp"]], "Register Listing for RBIST_WRP": [[25, "register-listing-for-rbist-wrp"]], "RBIST_WRP_SFRCR_TRM": [[25, "rbist-wrp-sfrcr-trm"]], "RBIST_WRP_SFRSR_TRM": [[25, "rbist-wrp-sfrsr-trm"]], "RBIST_WRP_SFRAR_TRM": [[25, "rbist-wrp-sfrar-trm"]], "RRC": [[26, "rrc"]], "Register Listing for RRC": [[26, "register-listing-for-rrc"]], "RRC_SFR_RRCCR": [[26, "rrc-sfr-rrccr"]], "RRC_SFR_RRCFD": [[26, "rrc-sfr-rrcfd"]], "RRC_SFR_RRCSR": [[26, "rrc-sfr-rrcsr"]], "RRC_SFR_RRCFR": [[26, "rrc-sfr-rrcfr"]], "RRC_SFR_RRCSR_SET0": [[26, "rrc-sfr-rrcsr-set0"]], "RRC_SFR_RRCSR_SET1": [[26, "rrc-sfr-rrcsr-set1"]], "RRC_SFR_RRCSR_RST0": [[26, "rrc-sfr-rrcsr-rst0"]], "RRC_SFR_RRCSR_RST1": [[26, "rrc-sfr-rrcsr-rst1"]], "RRC_SFR_RRCSR_RD0": [[26, "rrc-sfr-rrcsr-rd0"]], "RRC_SFR_RRCSR_RD1": [[26, "rrc-sfr-rrcsr-rd1"]], "RRC_SFR_RRCAR": [[26, "rrc-sfr-rrcar"]], "SCE_GLBSFR": [[27, "sce-glbsfr"]], "Register Listing for SCE_GLBSFR": [[27, "register-listing-for-sce-glbsfr"]], "SCE_GLBSFR_SFR_SUBEN": [[27, "sce-glbsfr-sfr-suben"]], "SCE_GLBSFR_SFR_APBS": [[27, "sce-glbsfr-sfr-apbs"]], "SCE_GLBSFR_SFR_SRBUSY": [[27, "sce-glbsfr-sfr-srbusy"]], "SCE_GLBSFR_SFR_FRDONE": [[27, "sce-glbsfr-sfr-frdone"]], "SCE_GLBSFR_SFR_FRERR": [[27, "sce-glbsfr-sfr-frerr"]], "SCE_GLBSFR_SFR_ARCLR": [[27, "sce-glbsfr-sfr-arclr"]], "SCE_GLBSFR_SFR_TICKCYC": [[27, "sce-glbsfr-sfr-tickcyc"]], "SCE_GLBSFR_SFR_TICKCNT": [[27, "sce-glbsfr-sfr-tickcnt"]], "SCE_GLBSFR_SFR_FFEN": [[27, "sce-glbsfr-sfr-ffen"]], "SCE_GLBSFR_SFR_FFCLR": [[27, "sce-glbsfr-sfr-ffclr"]], "SCE_GLBSFR_SFR_FFCNT_SR_FF0": [[27, "sce-glbsfr-sfr-ffcnt-sr-ff0"]], "SCE_GLBSFR_SFR_FFCNT_SR_FF1": [[27, "sce-glbsfr-sfr-ffcnt-sr-ff1"]], "SCE_GLBSFR_SFR_FFCNT_SR_FF2": [[27, "sce-glbsfr-sfr-ffcnt-sr-ff2"]], "SCE_GLBSFR_SFR_FFCNT_SR_FF3": [[27, "sce-glbsfr-sfr-ffcnt-sr-ff3"]], "SCE_GLBSFR_SFR_FFCNT_SR_FF4": [[27, "sce-glbsfr-sfr-ffcnt-sr-ff4"]], "SCE_GLBSFR_SFR_FFCNT_SR_FF5": [[27, "sce-glbsfr-sfr-ffcnt-sr-ff5"]], "SCE_GLBSFR_SFR_FRACERR": [[27, "sce-glbsfr-sfr-fracerr"]], "SCE_GLBSFR_SFR_TS_SR_TS0": [[27, "sce-glbsfr-sfr-ts-sr-ts0"]], "SCE_GLBSFR_SFR_TS_SR_TS1": [[27, "sce-glbsfr-sfr-ts-sr-ts1"]], "SCE_GLBSFR_SFR_TS_SR_TS2": [[27, "sce-glbsfr-sfr-ts-sr-ts2"]], "SCE_GLBSFR_SFR_TS_SR_TS3": [[27, "sce-glbsfr-sfr-ts-sr-ts3"]], "SCEDMA": [[28, "scedma"]], "Register Listing for SCEDMA": [[28, "register-listing-for-scedma"]], "SCEDMA_SFR_SCHSTART_AR": [[28, "scedma-sfr-schstart-ar"]], "SCEDMA_SFR_XCH_FUNC": [[28, "scedma-sfr-xch-func"]], "SCEDMA_SFR_XCH_OPT": [[28, "scedma-sfr-xch-opt"]], "SCEDMA_SFR_XCH_AXSTART": [[28, "scedma-sfr-xch-axstart"]], "SCEDMA_SFR_XCH_SEGID": [[28, "scedma-sfr-xch-segid"]], "SCEDMA_SFR_XCH_SEGSTART": [[28, "scedma-sfr-xch-segstart"]], "SCEDMA_SFR_XCH_TRANSIZE": [[28, "scedma-sfr-xch-transize"]], "SCEDMA_SFR_SCH_FUNC": [[28, "scedma-sfr-sch-func"]], "SCEDMA_SFR_SCH_OPT": [[28, "scedma-sfr-sch-opt"]], "SCEDMA_SFR_SCH_AXSTART": [[28, "scedma-sfr-sch-axstart"]], "SCEDMA_SFR_SCH_SEGID": [[28, "scedma-sfr-sch-segid"]], "SCEDMA_SFR_SCH_SEGSTART": [[28, "scedma-sfr-sch-segstart"]], "SCEDMA_SFR_SCH_TRANSIZE": [[28, "scedma-sfr-sch-transize"]], "SCEDMA_SFR_ICH_OPT": [[28, "scedma-sfr-ich-opt"]], "SCEDMA_SFR_ICH_SEGID": [[28, "scedma-sfr-ich-segid"]], "SCEDMA_SFR_ICH_RPSTART": [[28, "scedma-sfr-ich-rpstart"]], "SCEDMA_SFR_ICH_WPSTART": [[28, "scedma-sfr-ich-wpstart"]], "SCEDMA_SFR_ICH_TRANSIZE": [[28, "scedma-sfr-ich-transize"]], "SCEDMA_SFR_WDATABYPASS_MODE": [[28, "scedma-sfr-wdatabypass-mode"]], "SCEDMA_SFR_WDATABYPASS_DATA": [[28, "scedma-sfr-wdatabypass-data"]], "SDDC": [[29, "sddc"]], "Register Listing for SDDC": [[29, "register-listing-for-sddc"]], "SDDC_SFR_IO": [[29, "sddc-sfr-io"]], "SDDC_SFR_AR": [[29, "sddc-sfr-ar"]], "SDDC_CR_OCR": [[29, "sddc-cr-ocr"]], "SDDC_CR_RDFFTHRES": [[29, "sddc-cr-rdffthres"]], "SDDC_CR_REV": [[29, "sddc-cr-rev"]], "SDDC_CR_BACSA": [[29, "sddc-cr-bacsa"]], "SDDC_CR_BAIOFN_CFG_BASE_ADDR_IO_FUNC0": [[29, "sddc-cr-baiofn-cfg-base-addr-io-func0"]], "SDDC_CR_BAIOFN_CFG_BASE_ADDR_IO_FUNC1": [[29, "sddc-cr-baiofn-cfg-base-addr-io-func1"]], "SDDC_CR_BAIOFN_CFG_BASE_ADDR_IO_FUNC2": [[29, "sddc-cr-baiofn-cfg-base-addr-io-func2"]], "SDDC_CR_BAIOFN_CFG_BASE_ADDR_IO_FUNC3": [[29, "sddc-cr-baiofn-cfg-base-addr-io-func3"]], "SDDC_CR_BAIOFN_CFG_BASE_ADDR_IO_FUNC4": [[29, "sddc-cr-baiofn-cfg-base-addr-io-func4"]], "SDDC_CR_BAIOFN_CFG_BASE_ADDR_IO_FUNC5": [[29, "sddc-cr-baiofn-cfg-base-addr-io-func5"]], "SDDC_CR_BAIOFN_CFG_BASE_ADDR_IO_FUNC6": [[29, "sddc-cr-baiofn-cfg-base-addr-io-func6"]], "SDDC_CR_BAIOFN_CFG_BASE_ADDR_IO_FUNC7": [[29, "sddc-cr-baiofn-cfg-base-addr-io-func7"]], "SDDC_CR_FNCISPTR_CFG_REG_FUNC_CIS_PTR0": [[29, "sddc-cr-fncisptr-cfg-reg-func-cis-ptr0"]], "SDDC_CR_FNCISPTR_CFG_REG_FUNC_CIS_PTR1": [[29, "sddc-cr-fncisptr-cfg-reg-func-cis-ptr1"]], "SDDC_CR_FNCISPTR_CFG_REG_FUNC_CIS_PTR2": [[29, "sddc-cr-fncisptr-cfg-reg-func-cis-ptr2"]], "SDDC_CR_FNCISPTR_CFG_REG_FUNC_CIS_PTR3": [[29, "sddc-cr-fncisptr-cfg-reg-func-cis-ptr3"]], "SDDC_CR_FNCISPTR_CFG_REG_FUNC_CIS_PTR4": [[29, "sddc-cr-fncisptr-cfg-reg-func-cis-ptr4"]], "SDDC_CR_FNCISPTR_CFG_REG_FUNC_CIS_PTR5": [[29, "sddc-cr-fncisptr-cfg-reg-func-cis-ptr5"]], "SDDC_CR_FNCISPTR_CFG_REG_FUNC_CIS_PTR6": [[29, "sddc-cr-fncisptr-cfg-reg-func-cis-ptr6"]], "SDDC_CR_FNCISPTR_CFG_REG_FUNC_CIS_PTR7": [[29, "sddc-cr-fncisptr-cfg-reg-func-cis-ptr7"]], "SDDC_CR_FNEXTSTDCODE_CFG_REG_FUNC_EXT_STD_CODE0": [[29, "sddc-cr-fnextstdcode-cfg-reg-func-ext-std-code0"]], "SDDC_CR_FNEXTSTDCODE_CFG_REG_FUNC_EXT_STD_CODE1": [[29, "sddc-cr-fnextstdcode-cfg-reg-func-ext-std-code1"]], "SDDC_CR_FNEXTSTDCODE_CFG_REG_FUNC_EXT_STD_CODE2": [[29, "sddc-cr-fnextstdcode-cfg-reg-func-ext-std-code2"]], "SDDC_CR_FNEXTSTDCODE_CFG_REG_FUNC_EXT_STD_CODE3": [[29, "sddc-cr-fnextstdcode-cfg-reg-func-ext-std-code3"]], "SDDC_CR_FNEXTSTDCODE_CFG_REG_FUNC_EXT_STD_CODE4": [[29, "sddc-cr-fnextstdcode-cfg-reg-func-ext-std-code4"]], "SDDC_CR_FNEXTSTDCODE_CFG_REG_FUNC_EXT_STD_CODE5": [[29, "sddc-cr-fnextstdcode-cfg-reg-func-ext-std-code5"]], "SDDC_CR_FNEXTSTDCODE_CFG_REG_FUNC_EXT_STD_CODE6": [[29, "sddc-cr-fnextstdcode-cfg-reg-func-ext-std-code6"]], "SDDC_CR_FNEXTSTDCODE_CFG_REG_FUNC_EXT_STD_CODE7": [[29, "sddc-cr-fnextstdcode-cfg-reg-func-ext-std-code7"]], "SDDC_CR_WRITE_PROTECT": [[29, "sddc-cr-write-protect"]], "SDDC_CR_REG_DSR": [[29, "sddc-cr-reg-dsr"]], "SDDC_CR_REG_CID_CFG_REG_CID0": [[29, "sddc-cr-reg-cid-cfg-reg-cid0"]], "SDDC_CR_REG_CID_CFG_REG_CID1": [[29, "sddc-cr-reg-cid-cfg-reg-cid1"]], "SDDC_CR_REG_CID_CFG_REG_CID2": [[29, "sddc-cr-reg-cid-cfg-reg-cid2"]], "SDDC_CR_REG_CID_CFG_REG_CID3": [[29, "sddc-cr-reg-cid-cfg-reg-cid3"]], "SDDC_CR_REG_CSD_CFG_REG_CSD0": [[29, "sddc-cr-reg-csd-cfg-reg-csd0"]], "SDDC_CR_REG_CSD_CFG_REG_CSD1": [[29, "sddc-cr-reg-csd-cfg-reg-csd1"]], "SDDC_CR_REG_CSD_CFG_REG_CSD2": [[29, "sddc-cr-reg-csd-cfg-reg-csd2"]], "SDDC_CR_REG_CSD_CFG_REG_CSD3": [[29, "sddc-cr-reg-csd-cfg-reg-csd3"]], "SDDC_CR_REG_SCR_CFG_REG_SCR0": [[29, "sddc-cr-reg-scr-cfg-reg-scr0"]], "SDDC_CR_REG_SCR_CFG_REG_SCR1": [[29, "sddc-cr-reg-scr-cfg-reg-scr1"]], "SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS0": [[29, "sddc-cr-reg-sd-status-cfg-reg-sd-status0"]], "SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS1": [[29, "sddc-cr-reg-sd-status-cfg-reg-sd-status1"]], "SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS2": [[29, "sddc-cr-reg-sd-status-cfg-reg-sd-status2"]], "SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS3": [[29, "sddc-cr-reg-sd-status-cfg-reg-sd-status3"]], "SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS4": [[29, "sddc-cr-reg-sd-status-cfg-reg-sd-status4"]], "SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS5": [[29, "sddc-cr-reg-sd-status-cfg-reg-sd-status5"]], "SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS6": [[29, "sddc-cr-reg-sd-status-cfg-reg-sd-status6"]], "SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS7": [[29, "sddc-cr-reg-sd-status-cfg-reg-sd-status7"]], "SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS8": [[29, "sddc-cr-reg-sd-status-cfg-reg-sd-status8"]], "SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS9": [[29, "sddc-cr-reg-sd-status-cfg-reg-sd-status9"]], "SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS10": [[29, "sddc-cr-reg-sd-status-cfg-reg-sd-status10"]], "SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS11": [[29, "sddc-cr-reg-sd-status-cfg-reg-sd-status11"]], "SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS12": [[29, "sddc-cr-reg-sd-status-cfg-reg-sd-status12"]], "SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS13": [[29, "sddc-cr-reg-sd-status-cfg-reg-sd-status13"]], "SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS14": [[29, "sddc-cr-reg-sd-status-cfg-reg-sd-status14"]], "SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS15": [[29, "sddc-cr-reg-sd-status-cfg-reg-sd-status15"]], "SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC0": [[29, "sddc-cr-base-addr-mem-func-cfg-base-addr-mem-func0"]], "SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC1": [[29, "sddc-cr-base-addr-mem-func-cfg-base-addr-mem-func1"]], "SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC2": [[29, "sddc-cr-base-addr-mem-func-cfg-base-addr-mem-func2"]], "SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC3": [[29, "sddc-cr-base-addr-mem-func-cfg-base-addr-mem-func3"]], "SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC4": [[29, "sddc-cr-base-addr-mem-func-cfg-base-addr-mem-func4"]], "SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC5": [[29, "sddc-cr-base-addr-mem-func-cfg-base-addr-mem-func5"]], "SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC6": [[29, "sddc-cr-base-addr-mem-func-cfg-base-addr-mem-func6"]], "SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC7": [[29, "sddc-cr-base-addr-mem-func-cfg-base-addr-mem-func7"]], "SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC8": [[29, "sddc-cr-base-addr-mem-func-cfg-base-addr-mem-func8"]], "SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC9": [[29, "sddc-cr-base-addr-mem-func-cfg-base-addr-mem-func9"]], "SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC10": [[29, "sddc-cr-base-addr-mem-func-cfg-base-addr-mem-func10"]], "SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC11": [[29, "sddc-cr-base-addr-mem-func-cfg-base-addr-mem-func11"]], "SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC12": [[29, "sddc-cr-base-addr-mem-func-cfg-base-addr-mem-func12"]], "SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC13": [[29, "sddc-cr-base-addr-mem-func-cfg-base-addr-mem-func13"]], "SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC14": [[29, "sddc-cr-base-addr-mem-func-cfg-base-addr-mem-func14"]], "SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC15": [[29, "sddc-cr-base-addr-mem-func-cfg-base-addr-mem-func15"]], "SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC16": [[29, "sddc-cr-base-addr-mem-func-cfg-base-addr-mem-func16"]], "SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC17": [[29, "sddc-cr-base-addr-mem-func-cfg-base-addr-mem-func17"]], "SDDC_CR_REG_FUNC_ISDIO_INTERFACE_CODE_CFG_REG_FUNC_ISDIO_INTERFACE_CODE0": [[29, "sddc-cr-reg-func-isdio-interface-code-cfg-reg-func-isdio-interface-code0"]], "SDDC_CR_REG_FUNC_ISDIO_INTERFACE_CODE_CFG_REG_FUNC_ISDIO_INTERFACE_CODE1": [[29, "sddc-cr-reg-func-isdio-interface-code-cfg-reg-func-isdio-interface-code1"]], "SDDC_CR_REG_FUNC_ISDIO_INTERFACE_CODE_CFG_REG_FUNC_ISDIO_INTERFACE_CODE2": [[29, "sddc-cr-reg-func-isdio-interface-code-cfg-reg-func-isdio-interface-code2"]], "SDDC_CR_REG_FUNC_ISDIO_INTERFACE_CODE_CFG_REG_FUNC_ISDIO_INTERFACE_CODE3": [[29, "sddc-cr-reg-func-isdio-interface-code-cfg-reg-func-isdio-interface-code3"]], "SDDC_CR_REG_FUNC_ISDIO_INTERFACE_CODE_CFG_REG_FUNC_ISDIO_INTERFACE_CODE4": [[29, "sddc-cr-reg-func-isdio-interface-code-cfg-reg-func-isdio-interface-code4"]], "SDDC_CR_REG_FUNC_ISDIO_INTERFACE_CODE_CFG_REG_FUNC_ISDIO_INTERFACE_CODE5": [[29, "sddc-cr-reg-func-isdio-interface-code-cfg-reg-func-isdio-interface-code5"]], "SDDC_CR_REG_FUNC_ISDIO_INTERFACE_CODE_CFG_REG_FUNC_ISDIO_INTERFACE_CODE6": [[29, "sddc-cr-reg-func-isdio-interface-code-cfg-reg-func-isdio-interface-code6"]], "SDDC_CR_REG_FUNC_MANUFACT_CODE_CFG_REG_FUNC_MANUFACT_CODE0": [[29, "sddc-cr-reg-func-manufact-code-cfg-reg-func-manufact-code0"]], "SDDC_CR_REG_FUNC_MANUFACT_CODE_CFG_REG_FUNC_MANUFACT_CODE1": [[29, "sddc-cr-reg-func-manufact-code-cfg-reg-func-manufact-code1"]], "SDDC_CR_REG_FUNC_MANUFACT_CODE_CFG_REG_FUNC_MANUFACT_CODE2": [[29, "sddc-cr-reg-func-manufact-code-cfg-reg-func-manufact-code2"]], "SDDC_CR_REG_FUNC_MANUFACT_CODE_CFG_REG_FUNC_MANUFACT_CODE3": [[29, "sddc-cr-reg-func-manufact-code-cfg-reg-func-manufact-code3"]], "SDDC_CR_REG_FUNC_MANUFACT_CODE_CFG_REG_FUNC_MANUFACT_CODE4": [[29, "sddc-cr-reg-func-manufact-code-cfg-reg-func-manufact-code4"]], "SDDC_CR_REG_FUNC_MANUFACT_CODE_CFG_REG_FUNC_MANUFACT_CODE5": [[29, "sddc-cr-reg-func-manufact-code-cfg-reg-func-manufact-code5"]], "SDDC_CR_REG_FUNC_MANUFACT_CODE_CFG_REG_FUNC_MANUFACT_CODE6": [[29, "sddc-cr-reg-func-manufact-code-cfg-reg-func-manufact-code6"]], "SDDC_CR_REG_FUNC_MANUFACT_INFO_CFG_REG_FUNC_MANUFACT_INFO0": [[29, "sddc-cr-reg-func-manufact-info-cfg-reg-func-manufact-info0"]], "SDDC_CR_REG_FUNC_MANUFACT_INFO_CFG_REG_FUNC_MANUFACT_INFO1": [[29, "sddc-cr-reg-func-manufact-info-cfg-reg-func-manufact-info1"]], "SDDC_CR_REG_FUNC_MANUFACT_INFO_CFG_REG_FUNC_MANUFACT_INFO2": [[29, "sddc-cr-reg-func-manufact-info-cfg-reg-func-manufact-info2"]], "SDDC_CR_REG_FUNC_MANUFACT_INFO_CFG_REG_FUNC_MANUFACT_INFO3": [[29, "sddc-cr-reg-func-manufact-info-cfg-reg-func-manufact-info3"]], "SDDC_CR_REG_FUNC_MANUFACT_INFO_CFG_REG_FUNC_MANUFACT_INFO4": [[29, "sddc-cr-reg-func-manufact-info-cfg-reg-func-manufact-info4"]], "SDDC_CR_REG_FUNC_MANUFACT_INFO_CFG_REG_FUNC_MANUFACT_INFO5": [[29, "sddc-cr-reg-func-manufact-info-cfg-reg-func-manufact-info5"]], "SDDC_CR_REG_FUNC_MANUFACT_INFO_CFG_REG_FUNC_MANUFACT_INFO6": [[29, "sddc-cr-reg-func-manufact-info-cfg-reg-func-manufact-info6"]], "SDDC_CR_REG_FUNC_ISDIO_TYPE_SUP_CODE_CFG_REG_FUNC_ISDIO_TYPE_SUP_CODE0": [[29, "sddc-cr-reg-func-isdio-type-sup-code-cfg-reg-func-isdio-type-sup-code0"]], "SDDC_CR_REG_FUNC_ISDIO_TYPE_SUP_CODE_CFG_REG_FUNC_ISDIO_TYPE_SUP_CODE1": [[29, "sddc-cr-reg-func-isdio-type-sup-code-cfg-reg-func-isdio-type-sup-code1"]], "SDDC_CR_REG_FUNC_ISDIO_TYPE_SUP_CODE_CFG_REG_FUNC_ISDIO_TYPE_SUP_CODE2": [[29, "sddc-cr-reg-func-isdio-type-sup-code-cfg-reg-func-isdio-type-sup-code2"]], "SDDC_CR_REG_FUNC_ISDIO_TYPE_SUP_CODE_CFG_REG_FUNC_ISDIO_TYPE_SUP_CODE3": [[29, "sddc-cr-reg-func-isdio-type-sup-code-cfg-reg-func-isdio-type-sup-code3"]], "SDDC_CR_REG_FUNC_ISDIO_TYPE_SUP_CODE_CFG_REG_FUNC_ISDIO_TYPE_SUP_CODE4": [[29, "sddc-cr-reg-func-isdio-type-sup-code-cfg-reg-func-isdio-type-sup-code4"]], "SDDC_CR_REG_FUNC_ISDIO_TYPE_SUP_CODE_CFG_REG_FUNC_ISDIO_TYPE_SUP_CODE5": [[29, "sddc-cr-reg-func-isdio-type-sup-code-cfg-reg-func-isdio-type-sup-code5"]], "SDDC_CR_REG_FUNC_ISDIO_TYPE_SUP_CODE_CFG_REG_FUNC_ISDIO_TYPE_SUP_CODE6": [[29, "sddc-cr-reg-func-isdio-type-sup-code-cfg-reg-func-isdio-type-sup-code6"]], "SDDC_CR_REG_FUNC_INFO_CFG_REG_FUNC_INFO0": [[29, "sddc-cr-reg-func-info-cfg-reg-func-info0"]], "SDDC_CR_REG_FUNC_INFO_CFG_REG_FUNC_INFO1": [[29, "sddc-cr-reg-func-info-cfg-reg-func-info1"]], "SDDC_CR_REG_FUNC_INFO_CFG_REG_FUNC_INFO2": [[29, "sddc-cr-reg-func-info-cfg-reg-func-info2"]], "SDDC_CR_REG_FUNC_INFO_CFG_REG_FUNC_INFO3": [[29, "sddc-cr-reg-func-info-cfg-reg-func-info3"]], "SDDC_CR_REG_FUNC_INFO_CFG_REG_FUNC_INFO4": [[29, "sddc-cr-reg-func-info-cfg-reg-func-info4"]], "SDDC_CR_REG_FUNC_INFO_CFG_REG_FUNC_INFO5": [[29, "sddc-cr-reg-func-info-cfg-reg-func-info5"]], "SDDC_CR_REG_FUNC_INFO_CFG_REG_FUNC_INFO6": [[29, "sddc-cr-reg-func-info-cfg-reg-func-info6"]], "SDDC_CR_REG_UHS_1_SUPPORT": [[29, "sddc-cr-reg-uhs-1-support"]], "SENSORC": [[30, "sensorc"]], "Register Listing for SENSORC": [[30, "register-listing-for-sensorc"]], "SENSORC_SFR_VDMASK0": [[30, "sensorc-sfr-vdmask0"]], "SENSORC_SFR_VDMASK1": [[30, "sensorc-sfr-vdmask1"]], "SENSORC_SFR_VDSR": [[30, "sensorc-sfr-vdsr"]], "SENSORC_SFR_VDFR": [[30, "sensorc-sfr-vdfr"]], "SENSORC_SFR_LDMASK": [[30, "sensorc-sfr-ldmask"]], "SENSORC_SFR_LDSR": [[30, "sensorc-sfr-ldsr"]], "SENSORC_SFR_LDCFG": [[30, "sensorc-sfr-ldcfg"]], "SENSORC_SFR_VDCFG_CR_VDCFG0": [[30, "sensorc-sfr-vdcfg-cr-vdcfg0"]], "SENSORC_SFR_VDCFG_CR_VDCFG1": [[30, "sensorc-sfr-vdcfg-cr-vdcfg1"]], "SENSORC_SFR_VDCFG_CR_VDCFG2": [[30, "sensorc-sfr-vdcfg-cr-vdcfg2"]], "SENSORC_SFR_VDCFG_CR_VDCFG3": [[30, "sensorc-sfr-vdcfg-cr-vdcfg3"]], "SENSORC_SFR_VDCFG_CR_VDCFG4": [[30, "sensorc-sfr-vdcfg-cr-vdcfg4"]], "SENSORC_SFR_VDCFG_CR_VDCFG5": [[30, "sensorc-sfr-vdcfg-cr-vdcfg5"]], "SENSORC_SFR_VDCFG_CR_VDCFG6": [[30, "sensorc-sfr-vdcfg-cr-vdcfg6"]], "SENSORC_SFR_VDCFG_CR_VDCFG7": [[30, "sensorc-sfr-vdcfg-cr-vdcfg7"]], "SENSORC_SFR_VDIP_ENA": [[30, "sensorc-sfr-vdip-ena"]], "SENSORC_SFR_VDIP_TEST": [[30, "sensorc-sfr-vdip-test"]], "SENSORC_SFR_LDIP_TEST": [[30, "sensorc-sfr-ldip-test"]], "SENSORC_SFR_LDIP_FD": [[30, "sensorc-sfr-ldip-fd"]], "SYSCTRL": [[31, "sysctrl"]], "Register Listing for SYSCTRL": [[31, "register-listing-for-sysctrl"]], "SYSCTRL_SFR_CGUSEC": [[31, "sysctrl-sfr-cgusec"]], "SYSCTRL_SFR_CGULP": [[31, "sysctrl-sfr-cgulp"]], "SYSCTRL_SFR_SEED": [[31, "sysctrl-sfr-seed"]], "SYSCTRL_SFR_SEEDAR": [[31, "sysctrl-sfr-seedar"]], "SYSCTRL_SFR_CGUSEL0": [[31, "sysctrl-sfr-cgusel0"]], "SYSCTRL_SFR_CGUFD_CFGFDCR_0_4_0": [[31, "sysctrl-sfr-cgufd-cfgfdcr-0-4-0"]], "SYSCTRL_SFR_CGUFD_CFGFDCR_0_4_1": [[31, "sysctrl-sfr-cgufd-cfgfdcr-0-4-1"]], "SYSCTRL_SFR_CGUFD_CFGFDCR_0_4_2": [[31, "sysctrl-sfr-cgufd-cfgfdcr-0-4-2"]], "SYSCTRL_SFR_CGUFD_CFGFDCR_0_4_3": [[31, "sysctrl-sfr-cgufd-cfgfdcr-0-4-3"]], "SYSCTRL_SFR_CGUFD_CFGFDCR_0_4_4": [[31, "sysctrl-sfr-cgufd-cfgfdcr-0-4-4"]], "SYSCTRL_SFR_CGUFDAO": [[31, "sysctrl-sfr-cgufdao"]], "SYSCTRL_SFR_CGUSET": [[31, "sysctrl-sfr-cguset"]], "SYSCTRL_SFR_CGUSEL1": [[31, "sysctrl-sfr-cgusel1"]], "SYSCTRL_SFR_CGUFDPKE": [[31, "sysctrl-sfr-cgufdpke"]], "SYSCTRL_SFR_CGUFDAORAM": [[31, "sysctrl-sfr-cgufdaoram"]], "SYSCTRL_SFR_CGUFDPER": [[31, "sysctrl-sfr-cgufdper"]], "SYSCTRL_SFR_CGUFSSR_FSFREQ0": [[31, "sysctrl-sfr-cgufssr-fsfreq0"]], "SYSCTRL_SFR_CGUFSSR_FSFREQ1": [[31, "sysctrl-sfr-cgufssr-fsfreq1"]], "SYSCTRL_SFR_CGUFSSR_FSFREQ2": [[31, "sysctrl-sfr-cgufssr-fsfreq2"]], "SYSCTRL_SFR_CGUFSSR_FSFREQ3": [[31, "sysctrl-sfr-cgufssr-fsfreq3"]], "SYSCTRL_SFR_CGUFSVLD": [[31, "sysctrl-sfr-cgufsvld"]], "SYSCTRL_SFR_CGUFSCR": [[31, "sysctrl-sfr-cgufscr"]], "SYSCTRL_SFR_ACLKGR": [[31, "sysctrl-sfr-aclkgr"]], "SYSCTRL_SFR_HCLKGR": [[31, "sysctrl-sfr-hclkgr"]], "SYSCTRL_SFR_ICLKGR": [[31, "sysctrl-sfr-iclkgr"]], "SYSCTRL_SFR_PCLKGR": [[31, "sysctrl-sfr-pclkgr"]], "SYSCTRL_SFR_RCURST0": [[31, "sysctrl-sfr-rcurst0"]], "SYSCTRL_SFR_RCURST1": [[31, "sysctrl-sfr-rcurst1"]], "SYSCTRL_SFR_RCUSRCFR": [[31, "sysctrl-sfr-rcusrcfr"]], "SYSCTRL_SFR_IPCARIPFLOW": [[31, "sysctrl-sfr-ipcaripflow"]], "SYSCTRL_SFR_IPCEN": [[31, "sysctrl-sfr-ipcen"]], "SYSCTRL_SFR_IPCLPEN": [[31, "sysctrl-sfr-ipclpen"]], "SYSCTRL_SFR_IPCOSC": [[31, "sysctrl-sfr-ipcosc"]], "SYSCTRL_SFR_IPCPLLMN": [[31, "sysctrl-sfr-ipcpllmn"]], "SYSCTRL_SFR_IPCPLLF": [[31, "sysctrl-sfr-ipcpllf"]], "SYSCTRL_SFR_IPCPLLQ": [[31, "sysctrl-sfr-ipcpllq"]], "SYSCTRL_SFR_IPCCR": [[31, "sysctrl-sfr-ipccr"]], "TIMER_INTF": [[32, "timer-intf"]], "Register Listing for TIMER_INTF": [[32, "register-listing-for-timer-intf"]], "TIMER_INTF_RESERVED0": [[32, "timer-intf-reserved0"]], "TRNG": [[33, "trng"]], "Register Listing for TRNG": [[33, "register-listing-for-trng"]], "TRNG_SFR_CRSRC": [[33, "trng-sfr-crsrc"]], "TRNG_SFR_CRANA": [[33, "trng-sfr-crana"]], "TRNG_SFR_PP": [[33, "trng-sfr-pp"]], "TRNG_SFR_OPT": [[33, "trng-sfr-opt"]], "TRNG_SFR_SR": [[33, "trng-sfr-sr"]], "TRNG_SFR_AR_GEN": [[33, "trng-sfr-ar-gen"]], "TRNG_SFR_FR": [[33, "trng-sfr-fr"]], "TRNG_SFR_DRPSZ": [[33, "trng-sfr-drpsz"]], "TRNG_SFR_DRGEN": [[33, "trng-sfr-drgen"]], "TRNG_SFR_DRRESEED": [[33, "trng-sfr-drreseed"]], "TRNG_SFR_BUF": [[33, "trng-sfr-buf"]], "TRNG_SFR_CHAIN_RNGCHAINEN0": [[33, "trng-sfr-chain-rngchainen0"]], "TRNG_SFR_CHAIN_RNGCHAINEN1": [[33, "trng-sfr-chain-rngchainen1"]], "TRNG_SFR_CHAIN_RNGCHAINEN2": [[33, "trng-sfr-chain-rngchainen2"]], "TRNG_SFR_CHAIN_RNGCHAINEN3": [[33, "trng-sfr-chain-rngchainen3"]], "UDMA_ADC": [[34, "udma-adc"]], "Register Listing for UDMA_ADC": [[34, "register-listing-for-udma-adc"]], "UDMA_ADC_REG_RX_SADDR": [[34, "udma-adc-reg-rx-saddr"]], "UDMA_ADC_REG_RX_SIZE": [[34, "udma-adc-reg-rx-size"]], "UDMA_ADC_REG_RX_CFG": [[34, "udma-adc-reg-rx-cfg"]], "UDMA_ADC_REG_CR_ADC": [[34, "udma-adc-reg-cr-adc"]], "UDMA_CAMERA": [[35, "udma-camera"]], "Register Listing for UDMA_CAMERA": [[35, "register-listing-for-udma-camera"]], "UDMA_CAMERA_REG_RX_SADDR": [[35, "udma-camera-reg-rx-saddr"]], "UDMA_CAMERA_REG_RX_SIZE": [[35, "udma-camera-reg-rx-size"]], "UDMA_CAMERA_REG_RX_CFG": [[35, "udma-camera-reg-rx-cfg"]], "UDMA_CAMERA_REG_CAM_CFG_GLOB": [[35, "udma-camera-reg-cam-cfg-glob"]], "UDMA_CAMERA_REG_CAM_CFG_LL": [[35, "udma-camera-reg-cam-cfg-ll"]], "UDMA_CAMERA_REG_CAM_CFG_UR": [[35, "udma-camera-reg-cam-cfg-ur"]], "UDMA_CAMERA_REG_CAM_CFG_SIZE": [[35, "udma-camera-reg-cam-cfg-size"]], "UDMA_CAMERA_REG_CAM_CFG_FILTER": [[35, "udma-camera-reg-cam-cfg-filter"]], "UDMA_CAMERA_REG_CAM_VSYNC_POLARITY": [[35, "udma-camera-reg-cam-vsync-polarity"]], "UDMA_CTRL": [[36, "udma-ctrl"]], "Register Listing for UDMA_CTRL": [[36, "register-listing-for-udma-ctrl"]], "UDMA_CTRL_REG_CG": [[36, "udma-ctrl-reg-cg"]], "UDMA_CTRL_REG_CFG_EVT": [[36, "udma-ctrl-reg-cfg-evt"]], "UDMA_CTRL_REG_RST": [[36, "udma-ctrl-reg-rst"]], "UDMA_FILTER": [[37, "udma-filter"]], "Register Listing for UDMA_FILTER": [[37, "register-listing-for-udma-filter"]], "UDMA_FILTER_REG_TX_CH0_ADD": [[37, "udma-filter-reg-tx-ch0-add"]], "UDMA_FILTER_REG_TX_CH0_CFG": [[37, "udma-filter-reg-tx-ch0-cfg"]], "UDMA_FILTER_REG_TX_CH0_LEN0": [[37, "udma-filter-reg-tx-ch0-len0"]], "UDMA_FILTER_REG_TX_CH0_LEN1": [[37, "udma-filter-reg-tx-ch0-len1"]], "UDMA_FILTER_REG_TX_CH0_LEN2": [[37, "udma-filter-reg-tx-ch0-len2"]], "UDMA_FILTER_REG_TX_CH1_ADD": [[37, "udma-filter-reg-tx-ch1-add"]], "UDMA_FILTER_REG_TX_CH1_CFG": [[37, "udma-filter-reg-tx-ch1-cfg"]], "UDMA_FILTER_REG_TX_CH1_LEN0": [[37, "udma-filter-reg-tx-ch1-len0"]], "UDMA_FILTER_REG_TX_CH1_LEN1": [[37, "udma-filter-reg-tx-ch1-len1"]], "UDMA_FILTER_REG_TX_CH1_LEN2": [[37, "udma-filter-reg-tx-ch1-len2"]], "UDMA_FILTER_REG_RX_CH_ADD": [[37, "udma-filter-reg-rx-ch-add"]], "UDMA_FILTER_REG_RX_CH_CFG": [[37, "udma-filter-reg-rx-ch-cfg"]], "UDMA_FILTER_REG_RX_CH_LEN0": [[37, "udma-filter-reg-rx-ch-len0"]], "UDMA_FILTER_REG_RX_CH_LEN1": [[37, "udma-filter-reg-rx-ch-len1"]], "UDMA_FILTER_REG_RX_CH_LEN2": [[37, "udma-filter-reg-rx-ch-len2"]], "UDMA_FILTER_REG_AU_CFG": [[37, "udma-filter-reg-au-cfg"]], "UDMA_FILTER_REG_AU_REG0": [[37, "udma-filter-reg-au-reg0"]], "UDMA_FILTER_REG_AU_REG1": [[37, "udma-filter-reg-au-reg1"]], "UDMA_FILTER_REG_BINCU_TH": [[37, "udma-filter-reg-bincu-th"]], "UDMA_FILTER_REG_BINCU_CNT": [[37, "udma-filter-reg-bincu-cnt"]], "UDMA_FILTER_REG_BINCU_SETUP": [[37, "udma-filter-reg-bincu-setup"]], "UDMA_FILTER_REG_BINCU_VAL": [[37, "udma-filter-reg-bincu-val"]], "UDMA_FILTER_REG_FILT": [[37, "udma-filter-reg-filt"]], "UDMA_FILTER_REG_STATUS": [[37, "udma-filter-reg-status"]], "UDMA_I2C_0": [[38, "udma-i2c-0"]], "Register Listing for UDMA_I2C_0": [[38, "register-listing-for-udma-i2c-0"]], "UDMA_I2C_0_REG_RX_SADDR": [[38, "udma-i2c-0-reg-rx-saddr"]], "UDMA_I2C_0_REG_RX_SIZE": [[38, "udma-i2c-0-reg-rx-size"]], "UDMA_I2C_0_REG_RX_CFG": [[38, "udma-i2c-0-reg-rx-cfg"]], "UDMA_I2C_0_REG_TX_SADDR": [[38, "udma-i2c-0-reg-tx-saddr"]], "UDMA_I2C_0_REG_TX_SIZE": [[38, "udma-i2c-0-reg-tx-size"]], "UDMA_I2C_0_REG_TX_CFG": [[38, "udma-i2c-0-reg-tx-cfg"]], "UDMA_I2C_0_REG_CMD_SADDR": [[38, "udma-i2c-0-reg-cmd-saddr"]], "UDMA_I2C_0_REG_CMD_SIZE": [[38, "udma-i2c-0-reg-cmd-size"]], "UDMA_I2C_0_REG_CMD_CFG": [[38, "udma-i2c-0-reg-cmd-cfg"]], "UDMA_I2C_0_REG_STATUS": [[38, "udma-i2c-0-reg-status"]], "UDMA_I2C_0_REG_ACK": [[38, "udma-i2c-0-reg-ack"]], "UDMA_I2C_1": [[39, "udma-i2c-1"]], "Register Listing for UDMA_I2C_1": [[39, "register-listing-for-udma-i2c-1"]], "UDMA_I2C_1_REG_RX_SADDR": [[39, "udma-i2c-1-reg-rx-saddr"]], "UDMA_I2C_1_REG_RX_SIZE": [[39, "udma-i2c-1-reg-rx-size"]], "UDMA_I2C_1_REG_RX_CFG": [[39, "udma-i2c-1-reg-rx-cfg"]], "UDMA_I2C_1_REG_TX_SADDR": [[39, "udma-i2c-1-reg-tx-saddr"]], "UDMA_I2C_1_REG_TX_SIZE": [[39, "udma-i2c-1-reg-tx-size"]], "UDMA_I2C_1_REG_TX_CFG": [[39, "udma-i2c-1-reg-tx-cfg"]], "UDMA_I2C_1_REG_CMD_SADDR": [[39, "udma-i2c-1-reg-cmd-saddr"]], "UDMA_I2C_1_REG_CMD_SIZE": [[39, "udma-i2c-1-reg-cmd-size"]], "UDMA_I2C_1_REG_CMD_CFG": [[39, "udma-i2c-1-reg-cmd-cfg"]], "UDMA_I2C_1_REG_STATUS": [[39, "udma-i2c-1-reg-status"]], "UDMA_I2C_1_REG_ACK": [[39, "udma-i2c-1-reg-ack"]], "UDMA_I2C_2": [[40, "udma-i2c-2"]], "Register Listing for UDMA_I2C_2": [[40, "register-listing-for-udma-i2c-2"]], "UDMA_I2C_2_REG_RX_SADDR": [[40, "udma-i2c-2-reg-rx-saddr"]], "UDMA_I2C_2_REG_RX_SIZE": [[40, "udma-i2c-2-reg-rx-size"]], "UDMA_I2C_2_REG_RX_CFG": [[40, "udma-i2c-2-reg-rx-cfg"]], "UDMA_I2C_2_REG_TX_SADDR": [[40, "udma-i2c-2-reg-tx-saddr"]], "UDMA_I2C_2_REG_TX_SIZE": [[40, "udma-i2c-2-reg-tx-size"]], "UDMA_I2C_2_REG_TX_CFG": [[40, "udma-i2c-2-reg-tx-cfg"]], "UDMA_I2C_2_REG_CMD_SADDR": [[40, "udma-i2c-2-reg-cmd-saddr"]], "UDMA_I2C_2_REG_CMD_SIZE": [[40, "udma-i2c-2-reg-cmd-size"]], "UDMA_I2C_2_REG_CMD_CFG": [[40, "udma-i2c-2-reg-cmd-cfg"]], "UDMA_I2C_2_REG_STATUS": [[40, "udma-i2c-2-reg-status"]], "UDMA_I2C_2_REG_ACK": [[40, "udma-i2c-2-reg-ack"]], "UDMA_I2C_3": [[41, "udma-i2c-3"]], "Register Listing for UDMA_I2C_3": [[41, "register-listing-for-udma-i2c-3"]], "UDMA_I2C_3_REG_RX_SADDR": [[41, "udma-i2c-3-reg-rx-saddr"]], "UDMA_I2C_3_REG_RX_SIZE": [[41, "udma-i2c-3-reg-rx-size"]], "UDMA_I2C_3_REG_RX_CFG": [[41, "udma-i2c-3-reg-rx-cfg"]], "UDMA_I2C_3_REG_TX_SADDR": [[41, "udma-i2c-3-reg-tx-saddr"]], "UDMA_I2C_3_REG_TX_SIZE": [[41, "udma-i2c-3-reg-tx-size"]], "UDMA_I2C_3_REG_TX_CFG": [[41, "udma-i2c-3-reg-tx-cfg"]], "UDMA_I2C_3_REG_CMD_SADDR": [[41, "udma-i2c-3-reg-cmd-saddr"]], "UDMA_I2C_3_REG_CMD_SIZE": [[41, "udma-i2c-3-reg-cmd-size"]], "UDMA_I2C_3_REG_CMD_CFG": [[41, "udma-i2c-3-reg-cmd-cfg"]], "UDMA_I2C_3_REG_STATUS": [[41, "udma-i2c-3-reg-status"]], "UDMA_I2C_3_REG_ACK": [[41, "udma-i2c-3-reg-ack"]], "UDMA_I2S": [[42, "udma-i2s"]], "Register Listing for UDMA_I2S": [[42, "register-listing-for-udma-i2s"]], "UDMA_I2S_REG_RX_SADDR": [[42, "udma-i2s-reg-rx-saddr"]], "UDMA_I2S_REG_RX_SIZE": [[42, "udma-i2s-reg-rx-size"]], "UDMA_I2S_REG_RX_CFG": [[42, "udma-i2s-reg-rx-cfg"]], "UDMA_I2S_REG_TX_SADDR": [[42, "udma-i2s-reg-tx-saddr"]], "UDMA_I2S_REG_TX_SIZE": [[42, "udma-i2s-reg-tx-size"]], "UDMA_I2S_REG_TX_CFG": [[42, "udma-i2s-reg-tx-cfg"]], "UDMA_I2S_REG_I2S_CLKCFG_SETUP": [[42, "udma-i2s-reg-i2s-clkcfg-setup"]], "UDMA_I2S_REG_I2S_SLV_SETUP": [[42, "udma-i2s-reg-i2s-slv-setup"]], "UDMA_I2S_REG_I2S_MST_SETUP": [[42, "udma-i2s-reg-i2s-mst-setup"]], "UDMA_I2S_REG_I2S_PDM_SETUP": [[42, "udma-i2s-reg-i2s-pdm-setup"]], "UDMA_SCIF": [[43, "udma-scif"]], "Register Listing for UDMA_SCIF": [[43, "register-listing-for-udma-scif"]], "UDMA_SCIF_REG_RX_SADDR": [[43, "udma-scif-reg-rx-saddr"]], "UDMA_SCIF_REG_RX_SIZE": [[43, "udma-scif-reg-rx-size"]], "UDMA_SCIF_REG_RX_CFG": [[43, "udma-scif-reg-rx-cfg"]], "UDMA_SCIF_REG_TX_SADDR": [[43, "udma-scif-reg-tx-saddr"]], "UDMA_SCIF_REG_TX_SIZE": [[43, "udma-scif-reg-tx-size"]], "UDMA_SCIF_REG_TX_CFG": [[43, "udma-scif-reg-tx-cfg"]], "UDMA_SCIF_REG_STATUS": [[43, "udma-scif-reg-status"]], "UDMA_SCIF_REG_SCIF_SETUP": [[43, "udma-scif-reg-scif-setup"]], "UDMA_SCIF_REG_ERROR": [[43, "udma-scif-reg-error"]], "UDMA_SCIF_REG_IRQ_EN": [[43, "udma-scif-reg-irq-en"]], "UDMA_SCIF_REG_VALID": [[43, "udma-scif-reg-valid"]], "UDMA_SCIF_REG_DATA": [[43, "udma-scif-reg-data"]], "UDMA_SCIF_REG_SCIF_ETU": [[43, "udma-scif-reg-scif-etu"]], "UDMA_SDIO": [[44, "udma-sdio"]], "Register Listing for UDMA_SDIO": [[44, "register-listing-for-udma-sdio"]], "UDMA_SDIO_REG_RX_SADDR": [[44, "udma-sdio-reg-rx-saddr"]], "UDMA_SDIO_REG_RX_SIZE": [[44, "udma-sdio-reg-rx-size"]], "UDMA_SDIO_REG_RX_CFG": [[44, "udma-sdio-reg-rx-cfg"]], "UDMA_SDIO_REG_TX_SADDR": [[44, "udma-sdio-reg-tx-saddr"]], "UDMA_SDIO_REG_TX_SIZE": [[44, "udma-sdio-reg-tx-size"]], "UDMA_SDIO_REG_TX_CFG": [[44, "udma-sdio-reg-tx-cfg"]], "UDMA_SDIO_REG_CMD_OP": [[44, "udma-sdio-reg-cmd-op"]], "UDMA_SDIO_REG_DATA_SETUP": [[44, "udma-sdio-reg-data-setup"]], "UDMA_SDIO_REG_START": [[44, "udma-sdio-reg-start"]], "UDMA_SDIO_REG_RSP0": [[44, "udma-sdio-reg-rsp0"]], "UDMA_SDIO_REG_RSP1": [[44, "udma-sdio-reg-rsp1"]], "UDMA_SDIO_REG_RSP2": [[44, "udma-sdio-reg-rsp2"]], "UDMA_SDIO_REG_RSP3": [[44, "udma-sdio-reg-rsp3"]], "UDMA_SDIO_REG_CLK_DIV": [[44, "udma-sdio-reg-clk-div"]], "UDMA_SDIO_REG_STATUS": [[44, "udma-sdio-reg-status"]], "UDMA_SDIO_REG_DATA_TIMEOUT": [[44, "udma-sdio-reg-data-timeout"]], "UDMA_SPIM_0": [[45, "udma-spim-0"]], "Register Listing for UDMA_SPIM_0": [[45, "register-listing-for-udma-spim-0"]], "UDMA_SPIM_0_REG_RX_SADDR": [[45, "udma-spim-0-reg-rx-saddr"]], "UDMA_SPIM_0_REG_RX_SIZE": [[45, "udma-spim-0-reg-rx-size"]], "UDMA_SPIM_0_REG_RX_CFG": [[45, "udma-spim-0-reg-rx-cfg"]], "UDMA_SPIM_0_REG_TX_SADDR": [[45, "udma-spim-0-reg-tx-saddr"]], "UDMA_SPIM_0_REG_TX_SIZE": [[45, "udma-spim-0-reg-tx-size"]], "UDMA_SPIM_0_REG_TX_CFG": [[45, "udma-spim-0-reg-tx-cfg"]], "UDMA_SPIM_0_REG_CMD_SADDR": [[45, "udma-spim-0-reg-cmd-saddr"]], "UDMA_SPIM_0_REG_CMD_SIZE": [[45, "udma-spim-0-reg-cmd-size"]], "UDMA_SPIM_0_REG_CMD_CFG": [[45, "udma-spim-0-reg-cmd-cfg"]], "UDMA_SPIM_0_REG_STATUS": [[45, "udma-spim-0-reg-status"]], "UDMA_SPIM_1": [[46, "udma-spim-1"]], "Register Listing for UDMA_SPIM_1": [[46, "register-listing-for-udma-spim-1"]], "UDMA_SPIM_1_REG_RX_SADDR": [[46, "udma-spim-1-reg-rx-saddr"]], "UDMA_SPIM_1_REG_RX_SIZE": [[46, "udma-spim-1-reg-rx-size"]], "UDMA_SPIM_1_REG_RX_CFG": [[46, "udma-spim-1-reg-rx-cfg"]], "UDMA_SPIM_1_REG_TX_SADDR": [[46, "udma-spim-1-reg-tx-saddr"]], "UDMA_SPIM_1_REG_TX_SIZE": [[46, "udma-spim-1-reg-tx-size"]], "UDMA_SPIM_1_REG_TX_CFG": [[46, "udma-spim-1-reg-tx-cfg"]], "UDMA_SPIM_1_REG_CMD_SADDR": [[46, "udma-spim-1-reg-cmd-saddr"]], "UDMA_SPIM_1_REG_CMD_SIZE": [[46, "udma-spim-1-reg-cmd-size"]], "UDMA_SPIM_1_REG_CMD_CFG": [[46, "udma-spim-1-reg-cmd-cfg"]], "UDMA_SPIM_1_REG_STATUS": [[46, "udma-spim-1-reg-status"]], "UDMA_SPIM_2": [[47, "udma-spim-2"]], "Register Listing for UDMA_SPIM_2": [[47, "register-listing-for-udma-spim-2"]], "UDMA_SPIM_2_REG_RX_SADDR": [[47, "udma-spim-2-reg-rx-saddr"]], "UDMA_SPIM_2_REG_RX_SIZE": [[47, "udma-spim-2-reg-rx-size"]], "UDMA_SPIM_2_REG_RX_CFG": [[47, "udma-spim-2-reg-rx-cfg"]], "UDMA_SPIM_2_REG_TX_SADDR": [[47, "udma-spim-2-reg-tx-saddr"]], "UDMA_SPIM_2_REG_TX_SIZE": [[47, "udma-spim-2-reg-tx-size"]], "UDMA_SPIM_2_REG_TX_CFG": [[47, "udma-spim-2-reg-tx-cfg"]], "UDMA_SPIM_2_REG_CMD_SADDR": [[47, "udma-spim-2-reg-cmd-saddr"]], "UDMA_SPIM_2_REG_CMD_SIZE": [[47, "udma-spim-2-reg-cmd-size"]], "UDMA_SPIM_2_REG_CMD_CFG": [[47, "udma-spim-2-reg-cmd-cfg"]], "UDMA_SPIM_2_REG_STATUS": [[47, "udma-spim-2-reg-status"]], "UDMA_SPIM_3": [[48, "udma-spim-3"]], "Register Listing for UDMA_SPIM_3": [[48, "register-listing-for-udma-spim-3"]], "UDMA_SPIM_3_REG_RX_SADDR": [[48, "udma-spim-3-reg-rx-saddr"]], "UDMA_SPIM_3_REG_RX_SIZE": [[48, "udma-spim-3-reg-rx-size"]], "UDMA_SPIM_3_REG_RX_CFG": [[48, "udma-spim-3-reg-rx-cfg"]], "UDMA_SPIM_3_REG_TX_SADDR": [[48, "udma-spim-3-reg-tx-saddr"]], "UDMA_SPIM_3_REG_TX_SIZE": [[48, "udma-spim-3-reg-tx-size"]], "UDMA_SPIM_3_REG_TX_CFG": [[48, "udma-spim-3-reg-tx-cfg"]], "UDMA_SPIM_3_REG_CMD_SADDR": [[48, "udma-spim-3-reg-cmd-saddr"]], "UDMA_SPIM_3_REG_CMD_SIZE": [[48, "udma-spim-3-reg-cmd-size"]], "UDMA_SPIM_3_REG_CMD_CFG": [[48, "udma-spim-3-reg-cmd-cfg"]], "UDMA_SPIM_3_REG_STATUS": [[48, "udma-spim-3-reg-status"]], "UDMA_SPIS_0": [[49, "udma-spis-0"]], "Register Listing for UDMA_SPIS_0": [[49, "register-listing-for-udma-spis-0"]], "UDMA_SPIS_0_REG_RX_SADDR": [[49, "udma-spis-0-reg-rx-saddr"]], "UDMA_SPIS_0_REG_RX_SIZE": [[49, "udma-spis-0-reg-rx-size"]], "UDMA_SPIS_0_REG_RX_CFG": [[49, "udma-spis-0-reg-rx-cfg"]], "UDMA_SPIS_0_REG_TX_SADDR": [[49, "udma-spis-0-reg-tx-saddr"]], "UDMA_SPIS_0_REG_TX_SIZE": [[49, "udma-spis-0-reg-tx-size"]], "UDMA_SPIS_0_REG_TX_CFG": [[49, "udma-spis-0-reg-tx-cfg"]], "UDMA_SPIS_0_REG_SPIS_SETUP": [[49, "udma-spis-0-reg-spis-setup"]], "UDMA_SPIS_0_REG_SEOT_CNT": [[49, "udma-spis-0-reg-seot-cnt"]], "UDMA_SPIS_0_REG_SPIS_IRQ_EN": [[49, "udma-spis-0-reg-spis-irq-en"]], "UDMA_SPIS_0_REG_SPIS_RXCNT": [[49, "udma-spis-0-reg-spis-rxcnt"]], "UDMA_SPIS_0_REG_SPIS_TXCNT": [[49, "udma-spis-0-reg-spis-txcnt"]], "UDMA_SPIS_0_REG_SPIS_DMCNT": [[49, "udma-spis-0-reg-spis-dmcnt"]], "UDMA_SPIS_1": [[50, "udma-spis-1"]], "Register Listing for UDMA_SPIS_1": [[50, "register-listing-for-udma-spis-1"]], "UDMA_SPIS_1_REG_RX_SADDR": [[50, "udma-spis-1-reg-rx-saddr"]], "UDMA_SPIS_1_REG_RX_SIZE": [[50, "udma-spis-1-reg-rx-size"]], "UDMA_SPIS_1_REG_RX_CFG": [[50, "udma-spis-1-reg-rx-cfg"]], "UDMA_SPIS_1_REG_TX_SADDR": [[50, "udma-spis-1-reg-tx-saddr"]], "UDMA_SPIS_1_REG_TX_SIZE": [[50, "udma-spis-1-reg-tx-size"]], "UDMA_SPIS_1_REG_TX_CFG": [[50, "udma-spis-1-reg-tx-cfg"]], "UDMA_SPIS_1_REG_SPIS_SETUP": [[50, "udma-spis-1-reg-spis-setup"]], "UDMA_SPIS_1_REG_SEOT_CNT": [[50, "udma-spis-1-reg-seot-cnt"]], "UDMA_SPIS_1_REG_SPIS_IRQ_EN": [[50, "udma-spis-1-reg-spis-irq-en"]], "UDMA_SPIS_1_REG_SPIS_RXCNT": [[50, "udma-spis-1-reg-spis-rxcnt"]], "UDMA_SPIS_1_REG_SPIS_TXCNT": [[50, "udma-spis-1-reg-spis-txcnt"]], "UDMA_SPIS_1_REG_SPIS_DMCNT": [[50, "udma-spis-1-reg-spis-dmcnt"]], "UDMA_UART_0": [[51, "udma-uart-0"]], "Register Listing for UDMA_UART_0": [[51, "register-listing-for-udma-uart-0"]], "UDMA_UART_0_REG_RX_SADDR": [[51, "udma-uart-0-reg-rx-saddr"]], "UDMA_UART_0_REG_RX_SIZE": [[51, "udma-uart-0-reg-rx-size"]], "UDMA_UART_0_REG_RX_CFG": [[51, "udma-uart-0-reg-rx-cfg"]], "UDMA_UART_0_REG_TX_SADDR": [[51, "udma-uart-0-reg-tx-saddr"]], "UDMA_UART_0_REG_TX_SIZE": [[51, "udma-uart-0-reg-tx-size"]], "UDMA_UART_0_REG_TX_CFG": [[51, "udma-uart-0-reg-tx-cfg"]], "UDMA_UART_0_REG_STATUS": [[51, "udma-uart-0-reg-status"]], "UDMA_UART_0_REG_UART_SETUP": [[51, "udma-uart-0-reg-uart-setup"]], "UDMA_UART_0_REG_ERROR": [[51, "udma-uart-0-reg-error"]], "UDMA_UART_0_REG_IRQ_EN": [[51, "udma-uart-0-reg-irq-en"]], "UDMA_UART_0_REG_VALID": [[51, "udma-uart-0-reg-valid"]], "UDMA_UART_0_REG_DATA": [[51, "udma-uart-0-reg-data"]], "UDMA_UART_1": [[52, "udma-uart-1"]], "Register Listing for UDMA_UART_1": [[52, "register-listing-for-udma-uart-1"]], "UDMA_UART_1_REG_RX_SADDR": [[52, "udma-uart-1-reg-rx-saddr"]], "UDMA_UART_1_REG_RX_SIZE": [[52, "udma-uart-1-reg-rx-size"]], "UDMA_UART_1_REG_RX_CFG": [[52, "udma-uart-1-reg-rx-cfg"]], "UDMA_UART_1_REG_TX_SADDR": [[52, "udma-uart-1-reg-tx-saddr"]], "UDMA_UART_1_REG_TX_SIZE": [[52, "udma-uart-1-reg-tx-size"]], "UDMA_UART_1_REG_TX_CFG": [[52, "udma-uart-1-reg-tx-cfg"]], "UDMA_UART_1_REG_STATUS": [[52, "udma-uart-1-reg-status"]], "UDMA_UART_1_REG_UART_SETUP": [[52, "udma-uart-1-reg-uart-setup"]], "UDMA_UART_1_REG_ERROR": [[52, "udma-uart-1-reg-error"]], "UDMA_UART_1_REG_IRQ_EN": [[52, "udma-uart-1-reg-irq-en"]], "UDMA_UART_1_REG_VALID": [[52, "udma-uart-1-reg-valid"]], "UDMA_UART_1_REG_DATA": [[52, "udma-uart-1-reg-data"]], "UDMA_UART_2": [[53, "udma-uart-2"]], "Register Listing for UDMA_UART_2": [[53, "register-listing-for-udma-uart-2"]], "UDMA_UART_2_REG_RX_SADDR": [[53, "udma-uart-2-reg-rx-saddr"]], "UDMA_UART_2_REG_RX_SIZE": [[53, "udma-uart-2-reg-rx-size"]], "UDMA_UART_2_REG_RX_CFG": [[53, "udma-uart-2-reg-rx-cfg"]], "UDMA_UART_2_REG_TX_SADDR": [[53, "udma-uart-2-reg-tx-saddr"]], "UDMA_UART_2_REG_TX_SIZE": [[53, "udma-uart-2-reg-tx-size"]], "UDMA_UART_2_REG_TX_CFG": [[53, "udma-uart-2-reg-tx-cfg"]], "UDMA_UART_2_REG_STATUS": [[53, "udma-uart-2-reg-status"]], "UDMA_UART_2_REG_UART_SETUP": [[53, "udma-uart-2-reg-uart-setup"]], "UDMA_UART_2_REG_ERROR": [[53, "udma-uart-2-reg-error"]], "UDMA_UART_2_REG_IRQ_EN": [[53, "udma-uart-2-reg-irq-en"]], "UDMA_UART_2_REG_VALID": [[53, "udma-uart-2-reg-valid"]], "UDMA_UART_2_REG_DATA": [[53, "udma-uart-2-reg-data"]], "UDMA_UART_3": [[54, "udma-uart-3"]], "Register Listing for UDMA_UART_3": [[54, "register-listing-for-udma-uart-3"]], "UDMA_UART_3_REG_RX_SADDR": [[54, "udma-uart-3-reg-rx-saddr"]], "UDMA_UART_3_REG_RX_SIZE": [[54, "udma-uart-3-reg-rx-size"]], "UDMA_UART_3_REG_RX_CFG": [[54, "udma-uart-3-reg-rx-cfg"]], "UDMA_UART_3_REG_TX_SADDR": [[54, "udma-uart-3-reg-tx-saddr"]], "UDMA_UART_3_REG_TX_SIZE": [[54, "udma-uart-3-reg-tx-size"]], "UDMA_UART_3_REG_TX_CFG": [[54, "udma-uart-3-reg-tx-cfg"]], "UDMA_UART_3_REG_STATUS": [[54, "udma-uart-3-reg-status"]], "UDMA_UART_3_REG_UART_SETUP": [[54, "udma-uart-3-reg-uart-setup"]], "UDMA_UART_3_REG_ERROR": [[54, "udma-uart-3-reg-error"]], "UDMA_UART_3_REG_IRQ_EN": [[54, "udma-uart-3-reg-irq-en"]], "UDMA_UART_3_REG_VALID": [[54, "udma-uart-3-reg-valid"]], "UDMA_UART_3_REG_DATA": [[54, "udma-uart-3-reg-data"]], "WDG_INTF": [[55, "wdg-intf"]], "Register Listing for WDG_INTF": [[55, "register-listing-for-wdg-intf"]], "WDG_INTF_RESERVED0": [[55, "wdg-intf-reserved0"]]}, "indexentries": {}})