alt_fifo_sync_72_72.v,verilog,xil_defaultlib,../../../../scfifo.srcs/sources_1/ip/alt_fifo_sync_72_72/sim/alt_fifo_sync_72_72.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
