{
  "OmittingUserDefinedMainModuleIdentifierInSynthesisSettingsChoosesModuleWithMainIdentiferAsMainModule": {
    "inputCircuit": "module incr(inout a(2)) ++= a module decr(inout a(2)) --= a module main(inout a(2)) a ^= 1",
    "simulationRuns": [
      {
        "in": "00",
        "out": "10"
      },
      {
        "in": "10",
        "out": "00"
      },
      {
        "in": "01",
        "out": "11"
      },
      {
        "in": "11",
        "out": "01"
      }
    ]
  },
  "OmittingUserDefinedMainModuleIdentifierInSynthesisSettingsChoosesLastDefinedModuleAsMainModuleIfNoModuleWithIdentifierMainExists": {
    "inputCircuit": "module incr(inout a(2)) ++= a module decr(inout a(2)) --= a module xor(inout a(2)) a ^= 1",
    "simulationRuns": [
      {
        "in": "00",
        "out": "10"
      },
      {
        "in": "10",
        "out": "00"
      },
      {
        "in": "01",
        "out": "11"
      },
      {
        "in": "11",
        "out": "01"
      }
    ]
  },
  "OmittingUserDefinedMainModuleIdentifierInSynthesisSettingsChoosesLastDefinedModuleAsMainModuleIfNoModuleWithIdentifierMatchingMainExactlyExists": {
    "inputCircuit": "module main_incr(inout a(2)) ++= a module decr_main(inout a(2)) --= a module MAIN(inout a(2)) ~= a module xor(inout a(2)) a ^= 1",
    "simulationRuns": [
      {
        "in": "00",
        "out": "10"
      },
      {
        "in": "10",
        "out": "00"
      },
      {
        "in": "01",
        "out": "11"
      },
      {
        "in": "11",
        "out": "01"
      }
    ]
  },

  "OmittingUserDefinedMainModuleIdentifierInSynthesisSettingsChoosesLastDefinedModuleAsMainModuleIfNoModuleWithIdentifierMatchingMainInSameCasingExists": {
    "inputCircuit": "module incr(inout a(2)) ++= a module MAIN(inout a(2)) --= a module main(inout a(2)) call incr(a)",
    "simulationRuns": [
      {
        "in": "00",
        "out": "10"
      },
      {
        "in": "10",
        "out": "01"
      },
      {
        "in": "01",
        "out": "11"
      },
      {
        "in": "11",
        "out": "00"
      }
    ]
  },

  "UserDefinedMainModuleIdentifierInSynthesisSettingsChoosesMatchingModuleInsteadOfModuleWithIdentifierMain": {
    "inputCircuit": "module incr(inout a(2)) ++= a module main(inout a(2)) --= a",
    "simulationRuns": [
      {
        "in": "00",
        "out": "10"
      },
      {
        "in": "10",
        "out": "01"
      },
      {
        "in": "01",
        "out": "11"
      },
      {
        "in": "11",
        "out": "00"
      }
    ]
  },
  "UserDefinedMainModuleIdentifierInSynthesisSettingsOnlyPartiallyMatchingModuleWithFullMatchFoundSelectsLatterAsModuleModule": {
    "inputCircuit": "module incr_4(inout a(4)) --= a module twoQubit_incr(inout a(2)) --= a module main(inout a(2)) --= a module incr(inout a(2)) ++= a",
    "simulationRuns": [
      {
        "in": "00",
        "out": "10"
      },
      {
        "in": "10",
        "out": "01"
      },
      {
        "in": "01",
        "out": "11"
      },
      {
        "in": "11",
        "out": "00"
      }
    ]
  },
  "UserDefinedMainModuleIdentifierInSynthesisSettingsAllowedToMatchOverloadedModuleIdentifierWithLastDefinedModuleSelectedAsMainModule": {
    "inputCircuit": "module incr(inout a(1)) ++= a module incr(inout a(2)) ++= a.1 module incr(inout a(3)) ++= a.2",
    "simulationRuns": [
      {
        "in": "000",
        "out": "001"
      }
    ]
  },
  "UserDefinedModuleIdentifierInSynthesisSettingsOnlyMatchingModulesWithSameIdentifierCharacterCasing": {
    "inputCircuit": "module incr(inout a(1)) ++= a module INCR(inout a(2)) ++= a.1 module incr(inout a(3)) ++= a.2",
    "simulationRuns": [
      {
        "in": "00",
        "out": "01"
      }
    ]
  },

  "LogicalNegationOfConstantZero": {
    "inputCircuit": "module main(out a(1)) a ^= !0",
    "simulationRuns": [
      {
        "in": "0",
        "out": "1"
      }
    ]
  },
  "LogicalNegationOfConstantOne": {
    "inputCircuit": "module main(out a(1)) a ^= !1",
    "simulationRuns": [
      {
        "in": "0",
        "out": "1"
      }
    ]
  },
  "LogicalNegationOfNestedExpression": {
    "inputCircuit": "module main(in a(1), in b(1), out c(1)) c ^= !(a & b)",
    "simulationRuns": [
      {
        "in": "000",
        "out": "001"
      },
      {
        "in": "100",
        "out": "101"
      },
      {
        "in": "010",
        "out": "011"
      },
      {
        "in": "110",
        "out": "110"
      }
    ]
  },
  "LogicalNegationOfUnaryExpression": {
    "inputCircuit": "module main(in a(1), in b(1), out c(1)) c ^= !~(a | b)",
    "simulationRuns": [
      {
        "in": "000",
        "out": "000"
      },
      {
        "in": "100",
        "out": "101"
      },
      {
        "in": "010",
        "out": "011"
      },
      {
        "in": "110",
        "out": "111"
      }
    ]
  },
  "LogicalNegationOfVariable": {
    "inputCircuit": "module main(in a(2), out b(1)) b ^= !a.1",
    "simulationRuns": [
      {
        "in": "000",
        "out": "001"
      },
      {
        "in": "100",
        "out": "101"
      },
      {
        "in": "010",
        "out": "010"
      },
      {
        "in": "110",
        "out": "110"
      },
      {
        "in": "001",
        "out": "000"
      },
      {
        "in": "101",
        "out": "100"
      },
      {
        "in": "011",
        "out": "011"
      },
      {
        "in": "111",
        "out": "111"
      }
    ]
  },
  "BitwiseNegationOfConstant": {
    "inputCircuit": "module main(out a(2)) a ^= ~2",
    "simulationRuns": [
      {
        "in": "00",
        "out": "10"
      },
      {
        "in": "10",
        "out": "00"
      },
      {
        "in": "01",
        "out": "11"
      },
      {
        "in": "11",
        "out": "01"
      }
    ]
  },
  "BitwiseNegationOfVariable": {
    "inputCircuit": "module main(in a(2), out b(2)) b ^= ~a",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0011"
      },
      {
        "in": "1000",
        "out": "1001"
      },
      {
        "in": "0100",
        "out": "0110"
      },
      {
        "in": "1100",
        "out": "1100"
      }
    ]
  },
  "BitwiseNegationOfBinaryExpression": {
    "inputCircuit": "module main(in a(2), in b(2), out c(2)) c ^= ~(a.1:0 & b.0:1)",
    "simulationRuns": [
      {
        "in": "000000",
        "out": "000011"
      },
      {
        "in": "100000",
        "out": "100011"
      },
      {
        "in": "010000",
        "out": "010011"
      },
      {
        "in": "110000",
        "out": "110011"
      },
      {
        "in": "001000",
        "out": "001011"
      },
      {
        "in": "101000",
        "out": "101011"
      },
      {
        "in": "011000",
        "out": "011001"
      },
      {
        "in": "111000",
        "out": "111001"
      },
      {
        "in": "000100",
        "out": "000111"
      },
      {
        "in": "100100",
        "out": "100110"
      },
      {
        "in": "010100",
        "out": "010111"
      },
      {
        "in": "110100",
        "out": "110110"
      },
      {
        "in": "001100",
        "out": "001111"
      },
      {
        "in": "101100",
        "out": "101110"
      },
      {
        "in": "011100",
        "out": "011101"
      },
      {
        "in": "111100",
        "out": "111100"
      }
    ]
  },
  "BitwiseNegationOfShiftExpression": {
    "inputCircuit": "module main(in a(4), out b(4)) b ^= ~(a >> 2)",
    "simulationRuns": [
      {
        "in": "00000000",
        "out": "00001111"
      },
      {
        "in": "10000000",
        "out": "10001111"
      },
      {
        "in": "01000000",
        "out": "01001111"
      },
      {
        "in": "11000000",
        "out": "11001111"
      },
      {
        "in": "00100000",
        "out": "00100111"
      },
      {
        "in": "10100000",
        "out": "10100111"
      },
      {
        "in": "01100000",
        "out": "01100111"
      },
      {
        "in": "11100000",
        "out": "11100111"
      },
      {
        "in": "00010000",
        "out": "00011011"
      },
      {
        "in": "10010000",
        "out": "10011011"
      },
      {
        "in": "01010000",
        "out": "01011011"
      },
      {
        "in": "11010000",
        "out": "11011011"
      },
      {
        "in": "00110000",
        "out": "00110011"
      },
      {
        "in": "10110000",
        "out": "10110011"
      },
      {
        "in": "01110000",
        "out": "01110011"
      },
      {
        "in": "11110000",
        "out": "11110011"
      }
    ]
  },
  "BitwiseNegationOfUnaryExpression": {
    "inputCircuit": "module main(in a(1), in b(1), out c(1)) c ^= ~!(a | b)",
    "simulationRuns": [
      {
        "in": "000",
        "out": "000"
      },
      {
        "in": "100",
        "out": "101"
      },
      {
        "in": "010",
        "out": "011"
      },
      {
        "in": "110",
        "out": "111"
      }
    ]
  },

  "LeftShiftWithShiftAmountEqualToIntegerConstant": {
    "inputCircuit": "module main(inout a(2), in b(2)) a ^= (b << 1)",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0000"
      },
      {
        "in": "1000",
        "out": "1000"
      },
      {
        "in": "0100",
        "out": "0100"
      },
      {
        "in": "1100",
        "out": "1100"
      },
      {
        "in": "0010",
        "out": "0110"
      },
      {
        "in": "1010",
        "out": "1110"
      },
      {
        "in": "0110",
        "out": "0010"
      },
      {
        "in": "1110",
        "out": "1010"
      },
      {
        "in": "0001",
        "out": "0001"
      },
      {
        "in": "1001",
        "out": "1001"
      },
      {
        "in": "0101",
        "out": "0101"
      },
      {
        "in": "1101",
        "out": "1101"
      },
      {
        "in": "0011",
        "out": "0111"
      },
      {
        "in": "1011",
        "out": "1111"
      },
      {
        "in": "0111",
        "out": "0011"
      },
      {
        "in": "1111",
        "out": "1011"
      }
    ]
  },
  "LeftShiftWithShiftAmountEqualToLoopVariable": {
    "inputCircuit": "module main(inout a(2), in b(2)) for $i = 1 to (#a - 1) step 1 do a ^= (b << $i) rof",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0000"
      },
      {
        "in": "1000",
        "out": "1000"
      },
      {
        "in": "0100",
        "out": "0100"
      },
      {
        "in": "1100",
        "out": "1100"
      },
      {
        "in": "0010",
        "out": "0110"
      },
      {
        "in": "1010",
        "out": "1110"
      },
      {
        "in": "0110",
        "out": "0010"
      },
      {
        "in": "1110",
        "out": "1010"
      },
      {
        "in": "0001",
        "out": "0001"
      },
      {
        "in": "1001",
        "out": "1001"
      },
      {
        "in": "0101",
        "out": "0101"
      },
      {
        "in": "1101",
        "out": "1101"
      },
      {
        "in": "0011",
        "out": "0111"
      },
      {
        "in": "1011",
        "out": "1111"
      },
      {
        "in": "0111",
        "out": "0011"
      },
      {
        "in": "1111",
        "out": "1011"
      }
    ]
  },
  "LeftShiftWithShiftAmountEqualToConstantExpression": {
    "inputCircuit": "module main(inout a(2), in b(2)) a ^= (b << ((#b + 1) - #a))",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0000"
      },
      {
        "in": "1000",
        "out": "1000"
      },
      {
        "in": "0100",
        "out": "0100"
      },
      {
        "in": "1100",
        "out": "1100"
      },
      {
        "in": "0010",
        "out": "0110"
      },
      {
        "in": "1010",
        "out": "1110"
      },
      {
        "in": "0110",
        "out": "0010"
      },
      {
        "in": "1110",
        "out": "1010"
      },
      {
        "in": "0001",
        "out": "0001"
      },
      {
        "in": "1001",
        "out": "1001"
      },
      {
        "in": "0101",
        "out": "0101"
      },
      {
        "in": "1101",
        "out": "1101"
      },
      {
        "in": "0011",
        "out": "0111"
      },
      {
        "in": "1011",
        "out": "1111"
      },
      {
        "in": "0111",
        "out": "0011"
      },
      {
        "in": "1111",
        "out": "1011"
      }
    ]
  },
  "LeftShiftWithShiftAmountEqualToIntegerConstantZero": {
    "inputCircuit": "module main(inout a(2), in b(2)) a ^= (b << 0)",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0000"
      },
      {
        "in": "1000",
        "out": "1000"
      },
      {
        "in": "0100",
        "out": "0100"
      },
      {
        "in": "1100",
        "out": "1100"
      },
      {
        "in": "0010",
        "out": "1010"
      },
      {
        "in": "1010",
        "out": "0010"
      },
      {
        "in": "0110",
        "out": "1110"
      },
      {
        "in": "1110",
        "out": "0110"
      },
      {
        "in": "0001",
        "out": "0101"
      },
      {
        "in": "1001",
        "out": "1101"
      },
      {
        "in": "0101",
        "out": "0001"
      },
      {
        "in": "1101",
        "out": "1001"
      },
      {
        "in": "0011",
        "out": "1111"
      },
      {
        "in": "1011",
        "out": "0111"
      },
      {
        "in": "0111",
        "out": "1011"
      },
      {
        "in": "1111",
        "out": "0011"
      }
    ]
  },
  "LeftShiftWithShiftAmountEvaluatingDuringSynthesisToConstantZero": {
    "inputCircuit": "module main(inout a(2), in b(2)) a^= (b << (#b - #a))",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0000"
      },
      {
        "in": "1000",
        "out": "1000"
      },
      {
        "in": "0100",
        "out": "0100"
      },
      {
        "in": "1100",
        "out": "1100"
      },
      {
        "in": "0010",
        "out": "1010"
      },
      {
        "in": "1010",
        "out": "0010"
      },
      {
        "in": "0110",
        "out": "1110"
      },
      {
        "in": "1110",
        "out": "0110"
      },
      {
        "in": "0001",
        "out": "0101"
      },
      {
        "in": "1001",
        "out": "1101"
      },
      {
        "in": "0101",
        "out": "0001"
      },
      {
        "in": "1101",
        "out": "1001"
      },
      {
        "in": "0011",
        "out": "1111"
      },
      {
        "in": "1011",
        "out": "0111"
      },
      {
        "in": "0111",
        "out": "1011"
      },
      {
        "in": "1111",
        "out": "0011"
      }
    ]
  },
  "LeftShiftWithShiftAmountEqualToIntegerConstantEqualToShiftedExpressionBitwidth": {
    "inputCircuit": "module main(inout a(2), in b(2)) a ^= (b << 2)",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0000"
      },
      {
        "in": "1000",
        "out": "1000"
      },
      {
        "in": "0100",
        "out": "0100"
      },
      {
        "in": "1100",
        "out": "1100"
      },
      {
        "in": "0010",
        "out": "0010"
      },
      {
        "in": "1010",
        "out": "1010"
      },
      {
        "in": "0110",
        "out": "0110"
      },
      {
        "in": "1110",
        "out": "1110"
      },
      {
        "in": "0001",
        "out": "0001"
      },
      {
        "in": "1001",
        "out": "1001"
      },
      {
        "in": "0101",
        "out": "0101"
      },
      {
        "in": "1101",
        "out": "1101"
      },
      {
        "in": "0011",
        "out": "0011"
      },
      {
        "in": "1011",
        "out": "1011"
      },
      {
        "in": "0111",
        "out": "0111"
      },
      {
        "in": "1111",
        "out": "1111"
      }
    ]
  },
  "LeftShiftWithShiftAmountEqualToIntegerConstantEvaluatingDuringSynthesisToValueEqualToShiftedExpressionBitwidth": {
    "inputCircuit": "module main(inout a(2), in b(2)) for $j = 1 to 3 step 1 do for $i = (#b + $j) to 5 step 1 do a ^= (b << ($i - $j)) rof rof",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0000"
      },
      {
        "in": "1000",
        "out": "1000"
      },
      {
        "in": "0100",
        "out": "0100"
      },
      {
        "in": "1100",
        "out": "1100"
      },
      {
        "in": "0010",
        "out": "0010"
      },
      {
        "in": "1010",
        "out": "1010"
      },
      {
        "in": "0110",
        "out": "0110"
      },
      {
        "in": "1110",
        "out": "1110"
      },
      {
        "in": "0001",
        "out": "0001"
      },
      {
        "in": "1001",
        "out": "1001"
      },
      {
        "in": "0101",
        "out": "0101"
      },
      {
        "in": "1101",
        "out": "1101"
      },
      {
        "in": "0011",
        "out": "0011"
      },
      {
        "in": "1011",
        "out": "1011"
      },
      {
        "in": "0111",
        "out": "0111"
      },
      {
        "in": "1111",
        "out": "1111"
      }
    ]
  },
  "LeftShiftWithShiftAmountEqualToIntegerConstantLargerThanShiftedExpressionBitwidth": {
    "inputCircuit": "module main(inout a(2), in b(2)) a ^= (b << 3)",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0000"
      },
      {
        "in": "1000",
        "out": "1000"
      },
      {
        "in": "0100",
        "out": "0100"
      },
      {
        "in": "1100",
        "out": "1100"
      },
      {
        "in": "0010",
        "out": "0010"
      },
      {
        "in": "1010",
        "out": "1010"
      },
      {
        "in": "0110",
        "out": "0110"
      },
      {
        "in": "1110",
        "out": "1110"
      },
      {
        "in": "0001",
        "out": "0001"
      },
      {
        "in": "1001",
        "out": "1001"
      },
      {
        "in": "0101",
        "out": "0101"
      },
      {
        "in": "1101",
        "out": "1101"
      },
      {
        "in": "0011",
        "out": "0011"
      },
      {
        "in": "1011",
        "out": "1011"
      },
      {
        "in": "0111",
        "out": "0111"
      },
      {
        "in": "1111",
        "out": "1111"
      }
    ]
  },
  "LeftShiftWithShiftAmountEqualToIntegerConstantEvaluatingDuringSynthesisToValueLargerThanShiftedExpressionBitwidth": {
    "inputCircuit": "module main(inout a(2), in b(2)) for $i = 3 to 5 step 1 do a ^= (b << ($i + #b)) rof",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0000"
      },
      {
        "in": "1000",
        "out": "1000"
      },
      {
        "in": "0100",
        "out": "0100"
      },
      {
        "in": "1100",
        "out": "1100"
      },
      {
        "in": "0010",
        "out": "0010"
      },
      {
        "in": "1010",
        "out": "1010"
      },
      {
        "in": "0110",
        "out": "0110"
      },
      {
        "in": "1110",
        "out": "1110"
      },
      {
        "in": "0001",
        "out": "0001"
      },
      {
        "in": "1001",
        "out": "1001"
      },
      {
        "in": "0101",
        "out": "0101"
      },
      {
        "in": "1101",
        "out": "1101"
      },
      {
        "in": "0011",
        "out": "0011"
      },
      {
        "in": "1011",
        "out": "1011"
      },
      {
        "in": "0111",
        "out": "0111"
      },
      {
        "in": "1111",
        "out": "1111"
      }
    ]
  },
  "LeftShiftWithShiftedExpressionEqualToIntegerConstant": {
    "inputCircuit": "module main(inout a(3)) a ^= (3 << 1)",
    "simulationRuns": [
      {
        "in": "000",
        "out": "011"
      },
      {
        "in": "100",
        "out": "111"
      },
      {
        "in": "010",
        "out": "001"
      },
      {
        "in": "110",
        "out": "101"
      },
      {
        "in": "001",
        "out": "010"
      },
      {
        "in": "101",
        "out": "110"
      },
      {
        "in": "011",
        "out": "000"
      },
      {
        "in": "111",
        "out": "100"
      }
    ]
  },
  "LeftShiftWithShiftedExpressionEqualToConstantExpression": {
    "inputCircuit": "module main(inout a(3)) for $i = 3 to #a step 1 do a ^= (($i - 2) << 2) rof",
    "simulationRuns": [
      {
        "in": "000",
        "out": "001"
      },
      {
        "in": "100",
        "out": "101"
      },
      {
        "in": "010",
        "out": "011"
      },
      {
        "in": "110",
        "out": "111"
      },
      {
        "in": "001",
        "out": "000"
      },
      {
        "in": "101",
        "out": "100"
      },
      {
        "in": "011",
        "out": "010"
      },
      {
        "in": "111",
        "out": "110"
      }
    ]
  },
  "LeftShiftWithShiftedExpressionEqualToVariableAccess": {
    "inputCircuit": "module main(inout a[2](2)) a[0] ^= (a[1] << 1)",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0000"
      },
      {
        "in": "1000",
        "out": "1000"
      },
      {
        "in": "0100",
        "out": "0100"
      },
      {
        "in": "1100",
        "out": "1100"
      },
      {
        "in": "0010",
        "out": "0110"
      },
      {
        "in": "1010",
        "out": "1110"
      },
      {
        "in": "0110",
        "out": "0010"
      },
      {
        "in": "1110",
        "out": "1010"
      },
      {
        "in": "0001",
        "out": "0001"
      },
      {
        "in": "1001",
        "out": "1001"
      },
      {
        "in": "0101",
        "out": "0101"
      },
      {
        "in": "1101",
        "out": "1101"
      },
      {
        "in": "0011",
        "out": "0111"
      },
      {
        "in": "1011",
        "out": "1111"
      },
      {
        "in": "0111",
        "out": "0011"
      },
      {
        "in": "1111",
        "out": "1011"
      }
    ]
  },
  "LeftShiftWithShiftedExpressionEqualToBinaryExpression": {
    "inputCircuit": "module main(inout a(2), in b(2)) a ^= (((b * 2) - b) << 1)",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0000"
      },
      {
        "in": "1000",
        "out": "1000"
      },
      {
        "in": "0100",
        "out": "0100"
      },
      {
        "in": "1100",
        "out": "1100"
      },
      {
        "in": "0010",
        "out": "0110"
      },
      {
        "in": "1010",
        "out": "1110"
      },
      {
        "in": "0110",
        "out": "0010"
      },
      {
        "in": "1110",
        "out": "1010"
      },
      {
        "in": "0001",
        "out": "0001"
      },
      {
        "in": "1001",
        "out": "1001"
      },
      {
        "in": "0101",
        "out": "0101"
      },
      {
        "in": "1101",
        "out": "1101"
      },
      {
        "in": "0011",
        "out": "0111"
      },
      {
        "in": "1011",
        "out": "1111"
      },
      {
        "in": "0111",
        "out": "0011"
      },
      {
        "in": "1111",
        "out": "1011"
      }
    ]
  },
  "LeftShiftWithShiftedExpressionEqualToUnaryExpression": {
    "inputCircuit": "module main(inout a(2), in b(2)) a.1 ^= ((b.0 != b.1) << 0)",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0000"
      },
      {
        "in": "1000",
        "out": "1000"
      },
      {
        "in": "0100",
        "out": "0100"
      },
      {
        "in": "1100",
        "out": "1100"
      },
      {
        "in": "0010",
        "out": "0110"
      },
      {
        "in": "1010",
        "out": "1110"
      },
      {
        "in": "0110",
        "out": "0010"
      },
      {
        "in": "1110",
        "out": "1010"
      },
      {
        "in": "0001",
        "out": "0101"
      },
      {
        "in": "1001",
        "out": "1101"
      },
      {
        "in": "0101",
        "out": "0001"
      },
      {
        "in": "1101",
        "out": "1001"
      },
      {
        "in": "0011",
        "out": "0011"
      },
      {
        "in": "1011",
        "out": "1011"
      },
      {
        "in": "0111",
        "out": "0111"
      },
      {
        "in": "1111",
        "out": "1111"
      }
    ]
  },
  "LeftShiftWithShiftedExpressionEqualToShiftExpression": {
    "inputCircuit": "module main(inout a(2), in b(2)) a ^= (((b << 1) - b) << 1)",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0000"
      },
      {
        "in": "1000",
        "out": "1000"
      },
      {
        "in": "0100",
        "out": "0100"
      },
      {
        "in": "1100",
        "out": "1100"
      },
      {
        "in": "0010",
        "out": "0110"
      },
      {
        "in": "1010",
        "out": "1110"
      },
      {
        "in": "0110",
        "out": "0010"
      },
      {
        "in": "1110",
        "out": "1010"
      },
      {
        "in": "0001",
        "out": "0001"
      },
      {
        "in": "1001",
        "out": "1001"
      },
      {
        "in": "0101",
        "out": "0101"
      },
      {
        "in": "1101",
        "out": "1101"
      },
      {
        "in": "0011",
        "out": "0111"
      },
      {
        "in": "1011",
        "out": "1111"
      },
      {
        "in": "0111",
        "out": "0011"
      },
      {
        "in": "1111",
        "out": "1011"
      }
    ]
  },

  "RightShiftWithShiftAmountEqualToIntegerConstant": {
    "inputCircuit": "module main(inout a(2), in b(2)) a ^= (b >> 1)",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0000"
      },
      {
        "in": "1000",
        "out": "1000"
      },
      {
        "in": "0100",
        "out": "0100"
      },
      {
        "in": "1100",
        "out": "1100"
      },
      {
        "in": "0010",
        "out": "0010"
      },
      {
        "in": "1010",
        "out": "1010"
      },
      {
        "in": "0110",
        "out": "0110"
      },
      {
        "in": "1110",
        "out": "1110"
      },
      {
        "in": "0001",
        "out": "1001"
      },
      {
        "in": "1001",
        "out": "0001"
      },
      {
        "in": "0101",
        "out": "1101"
      },
      {
        "in": "1101",
        "out": "0101"
      },
      {
        "in": "0011",
        "out": "1011"
      },
      {
        "in": "1011",
        "out": "0011"
      },
      {
        "in": "0111",
        "out": "1111"
      },
      {
        "in": "1111",
        "out": "0111"
      }
    ]
  },
  "RightShiftWithShiftAmountEqualToLoopVariable": {
    "inputCircuit": "module main(inout a(2), in b(2)) for $i = 1 to (#a - 1) step 1 do a ^= (b >> $i) rof",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0000"
      },
      {
        "in": "1000",
        "out": "1000"
      },
      {
        "in": "0100",
        "out": "0100"
      },
      {
        "in": "1100",
        "out": "1100"
      },
      {
        "in": "0010",
        "out": "0010"
      },
      {
        "in": "1010",
        "out": "1010"
      },
      {
        "in": "0110",
        "out": "0110"
      },
      {
        "in": "1110",
        "out": "1110"
      },
      {
        "in": "0001",
        "out": "1001"
      },
      {
        "in": "1001",
        "out": "0001"
      },
      {
        "in": "0101",
        "out": "1101"
      },
      {
        "in": "1101",
        "out": "0101"
      },
      {
        "in": "0011",
        "out": "1011"
      },
      {
        "in": "1011",
        "out": "0011"
      },
      {
        "in": "0111",
        "out": "1111"
      },
      {
        "in": "1111",
        "out": "0111"
      }
    ]
  },
  "RightShiftWithShiftAmountEqualToConstantExpression": {
    "inputCircuit": "module main(inout a(2), in b(2)) a ^= (b >> ((#b + 1) - #a))",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0000"
      },
      {
        "in": "1000",
        "out": "1000"
      },
      {
        "in": "0100",
        "out": "0100"
      },
      {
        "in": "1100",
        "out": "1100"
      },
      {
        "in": "0010",
        "out": "0010"
      },
      {
        "in": "1010",
        "out": "1010"
      },
      {
        "in": "0110",
        "out": "0110"
      },
      {
        "in": "1110",
        "out": "1110"
      },
      {
        "in": "0001",
        "out": "1001"
      },
      {
        "in": "1001",
        "out": "0001"
      },
      {
        "in": "0101",
        "out": "1101"
      },
      {
        "in": "1101",
        "out": "0101"
      },
      {
        "in": "0011",
        "out": "1011"
      },
      {
        "in": "1011",
        "out": "0011"
      },
      {
        "in": "0111",
        "out": "1111"
      },
      {
        "in": "1111",
        "out": "0111"
      }
    ]
  },
  "RightShiftWithShiftAmountEqualToIntegerConstantZero": {
    "inputCircuit": "module main(inout a(2), in b(2)) a ^= (b >> 0)",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0000"
      },
      {
        "in": "1000",
        "out": "1000"
      },
      {
        "in": "0100",
        "out": "0100"
      },
      {
        "in": "1100",
        "out": "1100"
      },
      {
        "in": "0010",
        "out": "1010"
      },
      {
        "in": "1010",
        "out": "0010"
      },
      {
        "in": "0110",
        "out": "1110"
      },
      {
        "in": "1110",
        "out": "0110"
      },
      {
        "in": "0001",
        "out": "0101"
      },
      {
        "in": "1001",
        "out": "1101"
      },
      {
        "in": "0101",
        "out": "0001"
      },
      {
        "in": "1101",
        "out": "1001"
      },
      {
        "in": "0011",
        "out": "1111"
      },
      {
        "in": "1011",
        "out": "0111"
      },
      {
        "in": "0111",
        "out": "1011"
      },
      {
        "in": "1111",
        "out": "0011"
      }
    ]
  },
  "RightShiftWithShiftAmountEvaluatingDuringSynthesisToConstantZero": {
    "inputCircuit": "module main(inout a(2), in b(2)) a^= (b >> (#b - #a))",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0000"
      },
      {
        "in": "1000",
        "out": "1000"
      },
      {
        "in": "0100",
        "out": "0100"
      },
      {
        "in": "1100",
        "out": "1100"
      },
      {
        "in": "0010",
        "out": "1010"
      },
      {
        "in": "1010",
        "out": "0010"
      },
      {
        "in": "0110",
        "out": "1110"
      },
      {
        "in": "1110",
        "out": "0110"
      },
      {
        "in": "0001",
        "out": "0101"
      },
      {
        "in": "1001",
        "out": "1101"
      },
      {
        "in": "0101",
        "out": "0001"
      },
      {
        "in": "1101",
        "out": "1001"
      },
      {
        "in": "0011",
        "out": "1111"
      },
      {
        "in": "1011",
        "out": "0111"
      },
      {
        "in": "0111",
        "out": "1011"
      },
      {
        "in": "1111",
        "out": "0011"
      }
    ]
  },
  "RightShiftWithShiftAmountEqualToIntegerConstantEqualToShiftedExpressionBitwidth": {
    "inputCircuit": "module main(inout a(2), in b(2)) a ^= (b >> 2)",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0000"
      },
      {
        "in": "1000",
        "out": "1000"
      },
      {
        "in": "0100",
        "out": "0100"
      },
      {
        "in": "1100",
        "out": "1100"
      },
      {
        "in": "0010",
        "out": "0010"
      },
      {
        "in": "1010",
        "out": "1010"
      },
      {
        "in": "0110",
        "out": "0110"
      },
      {
        "in": "1110",
        "out": "1110"
      },
      {
        "in": "0001",
        "out": "0001"
      },
      {
        "in": "1001",
        "out": "1001"
      },
      {
        "in": "0101",
        "out": "0101"
      },
      {
        "in": "1101",
        "out": "1101"
      },
      {
        "in": "0011",
        "out": "0011"
      },
      {
        "in": "1011",
        "out": "1011"
      },
      {
        "in": "0111",
        "out": "0111"
      },
      {
        "in": "1111",
        "out": "1111"
      }
    ]
  },
  "RightShiftWithShiftAmountEqualToIntegerConstantEvaluatingDuringSynthesisToValueEqualToShiftedExpressionBitwidth": {
    "inputCircuit": "module main(inout a(2), in b(2)) for $j = 1 to 3 step 1 do for $i = (#b + $j) to 5 step 1 do a ^= (b >> ($i - $j)) rof rof",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0000"
      },
      {
        "in": "1000",
        "out": "1000"
      },
      {
        "in": "0100",
        "out": "0100"
      },
      {
        "in": "1100",
        "out": "1100"
      },
      {
        "in": "0010",
        "out": "0010"
      },
      {
        "in": "1010",
        "out": "1010"
      },
      {
        "in": "0110",
        "out": "0110"
      },
      {
        "in": "1110",
        "out": "1110"
      },
      {
        "in": "0001",
        "out": "0001"
      },
      {
        "in": "1001",
        "out": "1001"
      },
      {
        "in": "0101",
        "out": "0101"
      },
      {
        "in": "1101",
        "out": "1101"
      },
      {
        "in": "0011",
        "out": "0011"
      },
      {
        "in": "1011",
        "out": "1011"
      },
      {
        "in": "0111",
        "out": "0111"
      },
      {
        "in": "1111",
        "out": "1111"
      }
    ]
  },
  "RightShiftWithShiftAmountEqualToIntegerConstantLargerThanShiftedExpressionBitwidth": {
    "inputCircuit": "module main(inout a(2), in b(2)) a ^= (b >> 3)",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0000"
      },
      {
        "in": "1000",
        "out": "1000"
      },
      {
        "in": "0100",
        "out": "0100"
      },
      {
        "in": "1100",
        "out": "1100"
      },
      {
        "in": "0010",
        "out": "0010"
      },
      {
        "in": "1010",
        "out": "1010"
      },
      {
        "in": "0110",
        "out": "0110"
      },
      {
        "in": "1110",
        "out": "1110"
      },
      {
        "in": "0001",
        "out": "0001"
      },
      {
        "in": "1001",
        "out": "1001"
      },
      {
        "in": "0101",
        "out": "0101"
      },
      {
        "in": "1101",
        "out": "1101"
      },
      {
        "in": "0011",
        "out": "0011"
      },
      {
        "in": "1011",
        "out": "1011"
      },
      {
        "in": "0111",
        "out": "0111"
      },
      {
        "in": "1111",
        "out": "1111"
      }
    ]
  },
  "RightShiftWithShiftAmountEqualToIntegerConstantEvaluatingDuringSynthesisToValueLargerThanShiftedExpressionBitwidth": {
    "inputCircuit": "module main(inout a(2), in b(2)) for $i = 3 to 5 step 1 do a ^= (b >> ($i + #b)) rof",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0000"
      },
      {
        "in": "1000",
        "out": "1000"
      },
      {
        "in": "0100",
        "out": "0100"
      },
      {
        "in": "1100",
        "out": "1100"
      },
      {
        "in": "0010",
        "out": "0010"
      },
      {
        "in": "1010",
        "out": "1010"
      },
      {
        "in": "0110",
        "out": "0110"
      },
      {
        "in": "1110",
        "out": "1110"
      },
      {
        "in": "0001",
        "out": "0001"
      },
      {
        "in": "1001",
        "out": "1001"
      },
      {
        "in": "0101",
        "out": "0101"
      },
      {
        "in": "1101",
        "out": "1101"
      },
      {
        "in": "0011",
        "out": "0011"
      },
      {
        "in": "1011",
        "out": "1011"
      },
      {
        "in": "0111",
        "out": "0111"
      },
      {
        "in": "1111",
        "out": "1111"
      }
    ]
  },
  "RightShiftWithShiftedExpressionEqualToIntegerConstant": {
    "inputCircuit": "module main(inout a(3)) a ^= (3 >> 1)",
    "simulationRuns": [
      {
        "in": "000",
        "out": "100"
      },
      {
        "in": "100",
        "out": "000"
      },
      {
        "in": "010",
        "out": "110"
      },
      {
        "in": "110",
        "out": "010"
      },
      {
        "in": "001",
        "out": "101"
      },
      {
        "in": "101",
        "out": "001"
      },
      {
        "in": "011",
        "out": "111"
      },
      {
        "in": "111",
        "out": "011"
      }
    ]
  },
  "RightShiftWithShiftedExpressionEqualToConstantExpression": {
    "inputCircuit": "module main(inout a(3)) for $i = 5 to (#a + 2) step 1 do a ^= (($i + 2) >> 2) rof",
    "simulationRuns": [
      {
        "in": "000",
        "out": "100"
      },
      {
        "in": "100",
        "out": "000"
      },
      {
        "in": "010",
        "out": "110"
      },
      {
        "in": "110",
        "out": "010"
      },
      {
        "in": "001",
        "out": "101"
      },
      {
        "in": "101",
        "out": "001"
      },
      {
        "in": "011",
        "out": "111"
      },
      {
        "in": "111",
        "out": "011"
      }
    ]
  },
  "RightShiftWithShiftedExpressionEqualToVariableAccess": {
    "inputCircuit": "module main(inout a[2](2)) a[0] ^= (a[1] >> 1)",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0000"
      },
      {
        "in": "1000",
        "out": "1000"
      },
      {
        "in": "0100",
        "out": "0100"
      },
      {
        "in": "1100",
        "out": "1100"
      },
      {
        "in": "0010",
        "out": "0010"
      },
      {
        "in": "1010",
        "out": "1010"
      },
      {
        "in": "0110",
        "out": "0110"
      },
      {
        "in": "1110",
        "out": "1110"
      },
      {
        "in": "0001",
        "out": "1001"
      },
      {
        "in": "1001",
        "out": "0001"
      },
      {
        "in": "0101",
        "out": "1101"
      },
      {
        "in": "1101",
        "out": "0101"
      },
      {
        "in": "0011",
        "out": "1011"
      },
      {
        "in": "1011",
        "out": "0011"
      },
      {
        "in": "0111",
        "out": "1111"
      },
      {
        "in": "1111",
        "out": "0111"
      }
    ]
  },
  "RightShiftWithShiftedExpressionEqualToBinaryExpression": {
    "inputCircuit": "module main(inout a(2), in b(2)) a ^= (((b * 2) - b) >> 1)",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0000"
      },
      {
        "in": "1000",
        "out": "1000"
      },
      {
        "in": "0100",
        "out": "0100"
      },
      {
        "in": "1100",
        "out": "1100"
      },
      {
        "in": "0010",
        "out": "0010"
      },
      {
        "in": "1010",
        "out": "1010"
      },
      {
        "in": "0110",
        "out": "0110"
      },
      {
        "in": "1110",
        "out": "1110"
      },
      {
        "in": "0001",
        "out": "1001"
      },
      {
        "in": "1001",
        "out": "0001"
      },
      {
        "in": "0101",
        "out": "1101"
      },
      {
        "in": "1101",
        "out": "0101"
      },
      {
        "in": "0011",
        "out": "1011"
      },
      {
        "in": "1011",
        "out": "0011"
      },
      {
        "in": "0111",
        "out": "1111"
      },
      {
        "in": "1111",
        "out": "0111"
      }
    ]
  },
  "RightShiftWithShiftedExpressionEqualToUnaryExpression": {
    "inputCircuit": "module main(inout a(2), in b(2)) a.1 ^= ((b.0 != b.1) >> 0)",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0000"
      },
      {
        "in": "1000",
        "out": "1000"
      },
      {
        "in": "0100",
        "out": "0100"
      },
      {
        "in": "1100",
        "out": "1100"
      },
      {
        "in": "0010",
        "out": "0110"
      },
      {
        "in": "1010",
        "out": "1110"
      },
      {
        "in": "0110",
        "out": "0010"
      },
      {
        "in": "1110",
        "out": "1010"
      },
      {
        "in": "0001",
        "out": "0101"
      },
      {
        "in": "1001",
        "out": "1101"
      },
      {
        "in": "0101",
        "out": "0001"
      },
      {
        "in": "1101",
        "out": "1001"
      },
      {
        "in": "0011",
        "out": "0011"
      },
      {
        "in": "1011",
        "out": "1011"
      },
      {
        "in": "0111",
        "out": "0111"
      },
      {
        "in": "1111",
        "out": "1111"
      }
    ]
  },
  "RightShiftWithShiftedExpressionEqualToShiftExpression": {
    "inputCircuit": "module main(inout a(2), in b(2)) a ^= (((b << 1) - b) >> 1)",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0000"
      },
      {
        "in": "1000",
        "out": "1000"
      },
      {
        "in": "0100",
        "out": "0100"
      },
      {
        "in": "1100",
        "out": "1100"
      },
      {
        "in": "0010",
        "out": "0010"
      },
      {
        "in": "1010",
        "out": "1010"
      },
      {
        "in": "0110",
        "out": "0110"
      },
      {
        "in": "1110",
        "out": "1110"
      },
      {
        "in": "0001",
        "out": "1001"
      },
      {
        "in": "1001",
        "out": "0001"
      },
      {
        "in": "0101",
        "out": "1101"
      },
      {
        "in": "1101",
        "out": "0101"
      },
      {
        "in": "0011",
        "out": "1011"
      },
      {
        "in": "1011",
        "out": "0011"
      },
      {
        "in": "0111",
        "out": "1111"
      },
      {
        "in": "1111",
        "out": "0111"
      }
    ]
  },
  "BinaryOperationDivision": {
    "inputCircuit": "module main(in a(2), in b(2), out c(2)) c ^= (a / b)",
    "simulationRuns": [
      {
        "in": "001000",
        "out": "001000"
      },
      {
        "in": "101000",
        "out": "101010"
      },
      {
        "in": "011000",
        "out": "011001"
      },
      {
        "in": "111000",
        "out": "111011"
      },
      {
        "in": "000100",
        "out": "000100"
      },
      {
        "in": "100100",
        "out": "100100"
      },
      {
        "in": "010100",
        "out": "010110"
      },
      {
        "in": "110100",
        "out": "110110"
      },
      {
        "in": "001100",
        "out": "001100"
      },
      {
        "in": "101100",
        "out": "101100"
      },
      {
        "in": "011100",
        "out": "011100"
      },
      {
        "in": "111100",
        "out": "111110"
      }
    ]
  },
  "BinaryOperationModulo": {
    "inputCircuit": "module main(in a(2), in b(2), out c(2)) c ^= (a % b)",
    "simulationRuns": [
      {
        "in": "001000",
        "out": "001000"
      },
      {
        "in": "101000",
        "out": "101000"
      },
      {
        "in": "011000",
        "out": "011000"
      },
      {
        "in": "111000",
        "out": "111000"
      },
      {
        "in": "000100",
        "out": "000100"
      },
      {
        "in": "100100",
        "out": "100110"
      },
      {
        "in": "010100",
        "out": "010100"
      },
      {
        "in": "110100",
        "out": "110110"
      },
      {
        "in": "001100",
        "out": "001100"
      },
      {
        "in": "101100",
        "out": "101110"
      },
      {
        "in": "011100",
        "out": "011101"
      },
      {
        "in": "111100",
        "out": "111100"
      }
    ]
  },
  "AddAssignWithRightHandSideEqualToVariable": {
    "inputCircuit": "module main(inout a(4), in b(4)) a += b",
    "simulationRuns": [
      {
        "in": "00000000",
        "out": "00000000"
      },
      {
        "in": "00001000",
        "out": "10001000"
      },
      {
        "in": "00000100",
        "out": "01000100"
      },
      {
        "in": "00001100",
        "out": "11001100"
      },
      {
        "in": "00000010",
        "out": "00100010"
      },
      {
        "in": "00001010",
        "out": "10101010"
      },
      {
        "in": "00000110",
        "out": "01100110"
      },
      {
        "in": "00001110",
        "out": "11101110"
      },
      {
        "in": "00000001",
        "out": "00010001"
      },
      {
        "in": "00001001",
        "out": "10011001"
      },
      {
        "in": "00000101",
        "out": "01010101"
      },
      {
        "in": "00001101",
        "out": "11011101"
      },
      {
        "in": "00000011",
        "out": "00110011"
      },
      {
        "in": "00001011",
        "out": "10111011"
      },
      {
        "in": "00000111",
        "out": "01110111"
      },
      {
        "in": "00001111",
        "out": "11111111"
      }
    ]
  },
  "AddAssignWithRightHandSideEqualToConstant": {
    "inputCircuit": "module main(inout a(3)) a += 2",
    "simulationRuns": [
      {
        "in": "000",
        "out": "010"
      },
      {
        "in": "100",
        "out": "110"
      },
      {
        "in": "010",
        "out": "001"
      },
      {
        "in": "110",
        "out": "101"
      },
      {
        "in": "001",
        "out": "011"
      },
      {
        "in": "101",
        "out": "111"
      },
      {
        "in": "011",
        "out": "000"
      },
      {
        "in": "111",
        "out": "100"
      }
    ]
  },
  "AddAssignWithRightHandSideEqualToShiftExpression": {
    "inputCircuit": "module main(inout a(2), in b(2)) a += (b << 1)",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0000"
      },
      {
        "in": "1000",
        "out": "1000"
      },
      {
        "in": "0100",
        "out": "0100"
      },
      {
        "in": "1100",
        "out": "1100"
      },
      {
        "in": "0010",
        "out": "0110"
      },
      {
        "in": "1010",
        "out": "1110"
      },
      {
        "in": "0110",
        "out": "0010"
      },
      {
        "in": "1110",
        "out": "1010"
      },
      {
        "in": "0001",
        "out": "0001"
      },
      {
        "in": "1001",
        "out": "1001"
      },
      {
        "in": "0101",
        "out": "0101"
      },
      {
        "in": "1101",
        "out": "1101"
      },
      {
        "in": "0011",
        "out": "0111"
      },
      {
        "in": "1011",
        "out": "1111"
      },
      {
        "in": "0111",
        "out": "0011"
      },
      {
        "in": "1111",
        "out": "1011"
      }
    ]
  },
  "AddAssignWithRightHandSideEqualToUnaryExpression": {
    "inputCircuit": "module main(inout a(2), in b(2)) a.1 += !(b.0 != b.1)",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0100"
      },
      {
        "in": "1000",
        "out": "1100"
      },
      {
        "in": "0100",
        "out": "0000"
      },
      {
        "in": "1100",
        "out": "1000"
      },
      {
        "in": "0010",
        "out": "0010"
      },
      {
        "in": "1010",
        "out": "1010"
      },
      {
        "in": "0110",
        "out": "0110"
      },
      {
        "in": "1110",
        "out": "1110"
      },
      {
        "in": "0001",
        "out": "0001"
      },
      {
        "in": "1001",
        "out": "1001"
      },
      {
        "in": "0101",
        "out": "0101"
      },
      {
        "in": "1101",
        "out": "1101"
      },
      {
        "in": "0011",
        "out": "0111"
      },
      {
        "in": "1011",
        "out": "1111"
      },
      {
        "in": "0111",
        "out": "0011"
      },
      {
        "in": "1111",
        "out": "1011"
      }
    ]
  },
  "AddAssignWithRightHandSideEqualToNestedExpression": {
    "inputCircuit": "module main(inout a(2), in b(2)) a.1 += ((b > 0) && (b < 3))",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0000"
      },
      {
        "in": "1000",
        "out": "1000"
      },
      {
        "in": "0100",
        "out": "0100"
      },
      {
        "in": "1100",
        "out": "1100"
      },
      {
        "in": "0010",
        "out": "0110"
      },
      {
        "in": "1010",
        "out": "1110"
      },
      {
        "in": "0110",
        "out": "0010"
      },
      {
        "in": "1110",
        "out": "1010"
      },
      {
        "in": "0001",
        "out": "0101"
      },
      {
        "in": "1001",
        "out": "1101"
      },
      {
        "in": "0101",
        "out": "0001"
      },
      {
        "in": "1101",
        "out": "1001"
      },
      {
        "in": "0011",
        "out": "0011"
      },
      {
        "in": "1011",
        "out": "1011"
      },
      {
        "in": "0111",
        "out": "0111"
      },
      {
        "in": "1111",
        "out": "1111"
      }
    ]
  },
  "AddAssignOfBitOfVariable": {
    "inputCircuit": "module main(inout a(3)) a.1 += 1",
    "simulationRuns": [
      {
        "in": "000",
        "out": "010"
      },
      {
        "in": "100",
        "out": "110"
      },
      {
        "in": "010",
        "out": "000"
      },
      {
        "in": "110",
        "out": "100"
      },
      {
        "in": "001",
        "out": "011"
      },
      {
        "in": "101",
        "out": "111"
      },
      {
        "in": "011",
        "out": "001"
      },
      {
        "in": "111",
        "out": "101"
      }
    ]
  },
  "AddAssignOfBitrangeOfVariableWithStartLargerThanEnd": {
    "inputCircuit": "module main(inout a(3)) a.2:1 += 1",
    "simulationRuns": [
      {
        "in": "000",
        "out": "001"
      },
      {
        "in": "100",
        "out": "101"
      },
      {
        "in": "010",
        "out": "011"
      },
      {
        "in": "110",
        "out": "111"
      },
      {
        "in": "001",
        "out": "010"
      },
      {
        "in": "101",
        "out": "110"
      },
      {
        "in": "011",
        "out": "000"
      },
      {
        "in": "111",
        "out": "100"
      }
    ]
  },
  "AddAssignOfBitrangeOfVariableWithStartSmallerThanEnd": {
    "inputCircuit": "module main(inout a(3)) a.1:2 += 1",
    "simulationRuns": [
      {
        "in": "000",
        "out": "010"
      },
      {
        "in": "100",
        "out": "110"
      },
      {
        "in": "010",
        "out": "001"
      },
      {
        "in": "110",
        "out": "101"
      },
      {
        "in": "001",
        "out": "011"
      },
      {
        "in": "101",
        "out": "111"
      },
      {
        "in": "011",
        "out": "000"
      },
      {
        "in": "111",
        "out": "100"
      }
    ]
  },
  "AddAssignOfValueOfDimensionOfVariable": {
    "inputCircuit": "module main(inout a[2](2)) a[1] += 2",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0001"
      },
      {
        "in": "1000",
        "out": "1001"
      },
      {
        "in": "0100",
        "out": "0101"
      },
      {
        "in": "1100",
        "out": "1101"
      },
      {
        "in": "0010",
        "out": "0011"
      },
      {
        "in": "1010",
        "out": "1011"
      },
      {
        "in": "0110",
        "out": "0111"
      },
      {
        "in": "1110",
        "out": "1111"
      },
      {
        "in": "0001",
        "out": "0000"
      },
      {
        "in": "1001",
        "out": "1000"
      },
      {
        "in": "0101",
        "out": "0100"
      },
      {
        "in": "1101",
        "out": "1100"
      },
      {
        "in": "0011",
        "out": "0010"
      },
      {
        "in": "1011",
        "out": "1010"
      },
      {
        "in": "0111",
        "out": "0110"
      },
      {
        "in": "1111",
        "out": "1110"
      }
    ]
  },
  "AddAssignOfBitOfValueOfDimensionOfVariable": {
    "inputCircuit": "module main(inout a[2](2)) a[1].1 += 1",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0001"
      },
      {
        "in": "1000",
        "out": "1001"
      },
      {
        "in": "0100",
        "out": "0101"
      },
      {
        "in": "1100",
        "out": "1101"
      },
      {
        "in": "0010",
        "out": "0011"
      },
      {
        "in": "1010",
        "out": "1011"
      },
      {
        "in": "0110",
        "out": "0111"
      },
      {
        "in": "1110",
        "out": "1111"
      },
      {
        "in": "0001",
        "out": "0000"
      },
      {
        "in": "1001",
        "out": "1000"
      },
      {
        "in": "0101",
        "out": "0100"
      },
      {
        "in": "1101",
        "out": "1100"
      },
      {
        "in": "0011",
        "out": "0010"
      },
      {
        "in": "1011",
        "out": "1010"
      },
      {
        "in": "0111",
        "out": "0110"
      },
      {
        "in": "1111",
        "out": "1110"
      }
    ]
  },
  "AddAssignOfBitrangeOfValueOfDimensionOfVariableWithStartSmallerThanEnd": {
    "inputCircuit": "module main(inout a[2](2)) a[1].0:1 += 3",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0011"
      },
      {
        "in": "1000",
        "out": "1011"
      },
      {
        "in": "0100",
        "out": "0111"
      },
      {
        "in": "1100",
        "out": "1111"
      },
      {
        "in": "0010",
        "out": "0000"
      },
      {
        "in": "1010",
        "out": "1000"
      },
      {
        "in": "0110",
        "out": "0100"
      },
      {
        "in": "1110",
        "out": "1100"
      },
      {
        "in": "0001",
        "out": "0010"
      },
      {
        "in": "1001",
        "out": "1010"
      },
      {
        "in": "0101",
        "out": "0110"
      },
      {
        "in": "1101",
        "out": "1110"
      },
      {
        "in": "0011",
        "out": "0001"
      },
      {
        "in": "1011",
        "out": "1001"
      },
      {
        "in": "0111",
        "out": "0101"
      },
      {
        "in": "1111",
        "out": "1101"
      }
    ]
  },
  "AddAssignOfBitrangeOfValueOfDimensionOfVariableWithStartLargerThanEnd": {
    "inputCircuit": "module main(inout a[2](2)) a[1].1:0 += 3",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0011"
      },
      {
        "in": "1000",
        "out": "1011"
      },
      {
        "in": "0100",
        "out": "0111"
      },
      {
        "in": "1100",
        "out": "1111"
      },
      {
        "in": "0010",
        "out": "0001"
      },
      {
        "in": "1010",
        "out": "1001"
      },
      {
        "in": "0110",
        "out": "0101"
      },
      {
        "in": "1110",
        "out": "1101"
      },
      {
        "in": "0001",
        "out": "0000"
      },
      {
        "in": "1001",
        "out": "1000"
      },
      {
        "in": "0101",
        "out": "0100"
      },
      {
        "in": "1101",
        "out": "1100"
      },
      {
        "in": "0011",
        "out": "0010"
      },
      {
        "in": "1011",
        "out": "1010"
      },
      {
        "in": "0111",
        "out": "0110"
      },
      {
        "in": "1111",
        "out": "1110"
      }
    ]
  },
  "AddAssignOfBitrangeOfValueOfDimensionOfVariableWithStartEqualToEnd": {
    "inputCircuit": "module main(inout a[2](2)) a[0].1:1 += 1",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0100"
      },
      {
        "in": "1000",
        "out": "1100"
      },
      {
        "in": "0100",
        "out": "0000"
      },
      {
        "in": "1100",
        "out": "1000"
      },
      {
        "in": "0010",
        "out": "0110"
      },
      {
        "in": "1010",
        "out": "1110"
      },
      {
        "in": "0110",
        "out": "0010"
      },
      {
        "in": "1110",
        "out": "1010"
      },
      {
        "in": "0001",
        "out": "0101"
      },
      {
        "in": "1001",
        "out": "1101"
      },
      {
        "in": "0101",
        "out": "0001"
      },
      {
        "in": "1101",
        "out": "1001"
      },
      {
        "in": "0011",
        "out": "0111"
      },
      {
        "in": "1011",
        "out": "1111"
      },
      {
        "in": "0111",
        "out": "0011"
      },
      {
        "in": "1111",
        "out": "1011"
      }
    ]
  },
  "IncrementAssignOfVariable": {
    "inputCircuit": "module main(inout a(3)) ++= a",
    "simulationRuns": [
      {
        "in": "000",
        "out": "100"
      },
      {
        "in": "100",
        "out": "010"
      },
      {
        "in": "010",
        "out": "110"
      },
      {
        "in": "110",
        "out": "001"
      },
      {
        "in": "001",
        "out": "101"
      },
      {
        "in": "101",
        "out": "011"
      },
      {
        "in": "011",
        "out": "111"
      },
      {
        "in": "111",
        "out": "000"
      }
    ]
  },
  "IncrementAssignOfBitOfVariable": {
    "inputCircuit": "module main(inout a(3)) ++= a.1",
    "simulationRuns": [
      {
        "in": "000",
        "out": "010"
      },
      {
        "in": "100",
        "out": "110"
      },
      {
        "in": "010",
        "out": "000"
      },
      {
        "in": "110",
        "out": "100"
      },
      {
        "in": "001",
        "out": "011"
      },
      {
        "in": "101",
        "out": "111"
      },
      {
        "in": "011",
        "out": "001"
      },
      {
        "in": "111",
        "out": "101"
      }
    ]
  },
  "IncrementAssignOfBitrangeOfVariableWithBitrangeStartLargerThanEnd": {
    "inputCircuit": "module main(inout a(4)) ++= a.2:1",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0010"
      },
      {
        "in": "1000",
        "out": "1010"
      },
      {
        "in": "0100",
        "out": "0110"
      },
      {
        "in": "1100",
        "out": "1110"
      },
      {
        "in": "0010",
        "out": "0100"
      },
      {
        "in": "1010",
        "out": "1100"
      },
      {
        "in": "0110",
        "out": "0000"
      },
      {
        "in": "1110",
        "out": "1000"
      },
      {
        "in": "0001",
        "out": "0011"
      },
      {
        "in": "1001",
        "out": "1011"
      },
      {
        "in": "0101",
        "out": "0111"
      },
      {
        "in": "1101",
        "out": "1111"
      },
      {
        "in": "0011",
        "out": "0101"
      },
      {
        "in": "1011",
        "out": "1101"
      },
      {
        "in": "0111",
        "out": "0001"
      },
      {
        "in": "1111",
        "out": "1001"
      }
    ]
  },
  "IncrementAssignOfBitrangeOfVariableWithBitrangeStartSmallerThanEnd": {
    "inputCircuit": "module main(inout a(4)) ++= a.1:2",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0100"
      },
      {
        "in": "1000",
        "out": "1100"
      },
      {
        "in": "0100",
        "out": "0010"
      },
      {
        "in": "1100",
        "out": "1010"
      },
      {
        "in": "0010",
        "out": "0110"
      },
      {
        "in": "1010",
        "out": "1110"
      },
      {
        "in": "0110",
        "out": "0000"
      },
      {
        "in": "1110",
        "out": "1000"
      },
      {
        "in": "0001",
        "out": "0101"
      },
      {
        "in": "1001",
        "out": "1101"
      },
      {
        "in": "0101",
        "out": "0011"
      },
      {
        "in": "1101",
        "out": "1011"
      },
      {
        "in": "0011",
        "out": "0111"
      },
      {
        "in": "1011",
        "out": "1111"
      },
      {
        "in": "0111",
        "out": "0001"
      },
      {
        "in": "1111",
        "out": "1001"
      }
    ]
  },
  "IncrementValueOfDimensionOfVariable": {
    "inputCircuit": "module main(inout a[2](2)) ++= a[1]",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0010"
      },
      {
        "in": "1000",
        "out": "1010"
      },
      {
        "in": "0100",
        "out": "0110"
      },
      {
        "in": "1100",
        "out": "1110"
      },
      {
        "in": "0010",
        "out": "0001"
      },
      {
        "in": "1010",
        "out": "1001"
      },
      {
        "in": "0110",
        "out": "0101"
      },
      {
        "in": "1110",
        "out": "1101"
      },
      {
        "in": "0001",
        "out": "0011"
      },
      {
        "in": "1001",
        "out": "1011"
      },
      {
        "in": "0101",
        "out": "0111"
      },
      {
        "in": "1101",
        "out": "1111"
      },
      {
        "in": "0011",
        "out": "0000"
      },
      {
        "in": "1011",
        "out": "1000"
      },
      {
        "in": "0111",
        "out": "0100"
      },
      {
        "in": "1111",
        "out": "1100"
      }
    ]
  },
  "IncrementBitOfValueOfDimensionOfVariable": {
    "inputCircuit": "module main(inout a[2](2)) ++= a[0].1",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0100"
      },
      {
        "in": "1000",
        "out": "1100"
      },
      {
        "in": "0100",
        "out": "0000"
      },
      {
        "in": "1100",
        "out": "1000"
      },
      {
        "in": "0010",
        "out": "0110"
      },
      {
        "in": "1010",
        "out": "1110"
      },
      {
        "in": "0110",
        "out": "0010"
      },
      {
        "in": "1110",
        "out": "1010"
      },
      {
        "in": "0001",
        "out": "0101"
      },
      {
        "in": "1001",
        "out": "1101"
      },
      {
        "in": "0101",
        "out": "0001"
      },
      {
        "in": "1101",
        "out": "1001"
      },
      {
        "in": "0011",
        "out": "0111"
      },
      {
        "in": "1011",
        "out": "1111"
      },
      {
        "in": "0111",
        "out": "0011"
      },
      {
        "in": "1111",
        "out": "1011"
      }
    ]
  },
  "IncrementBitrangeOfValueOfDimensionOfVariableWithBitrangeStartLargerThanEnd": {
    "inputCircuit": "module main(inout a[2](2)) ++= a[1].1:0",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0001"
      },
      {
        "in": "1000",
        "out": "1001"
      },
      {
        "in": "0100",
        "out": "0101"
      },
      {
        "in": "1100",
        "out": "1101"
      },
      {
        "in": "0010",
        "out": "0011"
      },
      {
        "in": "1010",
        "out": "1011"
      },
      {
        "in": "0110",
        "out": "0111"
      },
      {
        "in": "1110",
        "out": "1111"
      },
      {
        "in": "0001",
        "out": "0010"
      },
      {
        "in": "1001",
        "out": "1010"
      },
      {
        "in": "0101",
        "out": "0110"
      },
      {
        "in": "1101",
        "out": "1110"
      },
      {
        "in": "0011",
        "out": "0000"
      },
      {
        "in": "1011",
        "out": "1000"
      },
      {
        "in": "0111",
        "out": "0100"
      },
      {
        "in": "1111",
        "out": "1100"
      }
    ]
  },
  "IncrementBitrangeOfValueOfDimensionOfVariableWithBitrangeStartSmallerThanEnd": {
    "inputCircuit": "module main(inout a[2](2)) ++= a[0].0:1",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "1000"
      },
      {
        "in": "1000",
        "out": "0100"
      },
      {
        "in": "0100",
        "out": "1100"
      },
      {
        "in": "1100",
        "out": "0000"
      },
      {
        "in": "0010",
        "out": "1010"
      },
      {
        "in": "1010",
        "out": "0110"
      },
      {
        "in": "0110",
        "out": "1110"
      },
      {
        "in": "1110",
        "out": "0010"
      },
      {
        "in": "0001",
        "out": "1001"
      },
      {
        "in": "1001",
        "out": "0101"
      },
      {
        "in": "0101",
        "out": "1101"
      },
      {
        "in": "1101",
        "out": "0001"
      },
      {
        "in": "0011",
        "out": "1011"
      },
      {
        "in": "1011",
        "out": "0111"
      },
      {
        "in": "0111",
        "out": "1111"
      },
      {
        "in": "1111",
        "out": "0011"
      }
    ]
  },
  "IncrementBitrangeOfValueOfDimensionOfVariableWithBitrangeStartEqualToEnd": {
    "inputCircuit": "module main(inout a[2](2)) ++= a[0].1:1",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0100"
      },
      {
        "in": "1000",
        "out": "1100"
      },
      {
        "in": "0100",
        "out": "0000"
      },
      {
        "in": "1100",
        "out": "1000"
      },
      {
        "in": "0010",
        "out": "0110"
      },
      {
        "in": "1010",
        "out": "1110"
      },
      {
        "in": "0110",
        "out": "0010"
      },
      {
        "in": "1110",
        "out": "1010"
      },
      {
        "in": "0001",
        "out": "0101"
      },
      {
        "in": "1001",
        "out": "1101"
      },
      {
        "in": "0101",
        "out": "0001"
      },
      {
        "in": "1101",
        "out": "1001"
      },
      {
        "in": "0011",
        "out": "0111"
      },
      {
        "in": "1011",
        "out": "1111"
      },
      {
        "in": "0111",
        "out": "0011"
      },
      {
        "in": "1111",
        "out": "1011"
      }
    ]
  },
  "AccessOnSameQubitOfGuardConditionPossibleOnLefthandSideOfAssignment": {
    "inputCircuit": "module main(inout a(2)) if a.1 then a.1 ^= 1 else skip fi a.1",
    "simulationRuns": [
      {
        "in": "00",
        "out": "00"
      },
      {
        "in": "10",
        "out": "10"
      },
      {
        "in": "01",
        "out": "00"
      },
      {
        "in": "11",
        "out": "10"
      }
    ]
  },
  "OverlappingAccessOnQubitOfGuardConditionPossibleOnLefthandSideOfAssignment": {
    "inputCircuit": "module main(inout a(2)) if a.1 then a += 1 else skip fi a.1",
    "simulationRuns": [
      {
        "in": "00",
        "out": "00"
      },
      {
        "in": "10",
        "out": "10"
      },
      {
        "in": "01",
        "out": "11"
      },
      {
        "in": "11",
        "out": "00"
      }
    ]
  },
  "AccessOnSameQubitOfGuardConditionPossibleOnRighthandSideOfAssignmentUsingPrefixAssignmentOperand": {
    "inputCircuit": "module main(inout a(2)) if a.1 then ++= a.1 else skip fi a.1",
    "simulationRuns": [
      {
        "in": "00",
        "out": "00"
      },
      {
        "in": "10",
        "out": "10"
      },
      {
        "in": "01",
        "out": "00"
      },
      {
        "in": "11",
        "out": "10"
      }
    ]
  },
  "OverlappingAccessOnQubitOfGuardConditionPossibleOnRighthandSideOfAssignmentUsingPrefixAssignmentOperand": {
    "inputCircuit": "module main(inout a(2)) if a.1 then ++= a else skip fi a.1",
    "simulationRuns": [
      {
        "in": "00",
        "out": "00"
      },
      {
        "in": "10",
        "out": "10"
      },
      {
        "in": "01",
        "out": "11"
      },
      {
        "in": "11",
        "out": "00"
      }
    ]
  },

  "UsageOfVariableOfTypeInAsValueForParameterOfTypeInOfCalledModule": {
    "inputCircuit": "module add(inout a(2), in b(2)) a += b module main(inout a(2), in b(2)) call add(a, b)",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0000"
      },
      {
        "in": "1000",
        "out": "1000"
      },
      {
        "in": "0100",
        "out": "0100"
      },
      {
        "in": "1100",
        "out": "1100"
      },
      {
        "in": "0010",
        "out": "1010"
      },
      {
        "in": "1010",
        "out": "0110"
      },
      {
        "in": "0110",
        "out": "1110"
      },
      {
        "in": "1110",
        "out": "0010"
      },
      {
        "in": "0001",
        "out": "0101"
      },
      {
        "in": "1001",
        "out": "1101"
      },
      {
        "in": "0101",
        "out": "0001"
      },
      {
        "in": "1101",
        "out": "1001"
      },
      {
        "in": "0011",
        "out": "1111"
      },
      {
        "in": "1011",
        "out": "0011"
      },
      {
        "in": "0111",
        "out": "1011"
      },
      {
        "in": "1111",
        "out": "0111"
      }
    ]
  },
  "UsageOfVariableOfTypeInoutAsValueForParameterOfTypeInOfCalledModule": {
    "inputCircuit": "module add(inout a(2), in b(2)) a += b module main(inout a(2), inout b(2)) call add(a, b)",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0000"
      },
      {
        "in": "1000",
        "out": "1000"
      },
      {
        "in": "0100",
        "out": "0100"
      },
      {
        "in": "1100",
        "out": "1100"
      },
      {
        "in": "0010",
        "out": "1010"
      },
      {
        "in": "1010",
        "out": "0110"
      },
      {
        "in": "0110",
        "out": "1110"
      },
      {
        "in": "1110",
        "out": "0010"
      },
      {
        "in": "0001",
        "out": "0101"
      },
      {
        "in": "1001",
        "out": "1101"
      },
      {
        "in": "0101",
        "out": "0001"
      },
      {
        "in": "1101",
        "out": "1001"
      },
      {
        "in": "0011",
        "out": "1111"
      },
      {
        "in": "1011",
        "out": "0011"
      },
      {
        "in": "0111",
        "out": "1011"
      },
      {
        "in": "1111",
        "out": "0111"
      }
    ]
  },
  "UsageOfVariableOfTypeOutAsValueForParameterOfTypeInOfCalledModule": {
    "inputCircuit": "module add(inout a(2), in b(2)) a += b module main(inout a(2), out b(2)) call add(a, b)",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0000"
      },
      {
        "in": "1000",
        "out": "1000"
      },
      {
        "in": "0100",
        "out": "0100"
      },
      {
        "in": "1100",
        "out": "1100"
      },
      {
        "in": "0010",
        "out": "1010"
      },
      {
        "in": "1010",
        "out": "0110"
      },
      {
        "in": "0110",
        "out": "1110"
      },
      {
        "in": "1110",
        "out": "0010"
      },
      {
        "in": "0001",
        "out": "0101"
      },
      {
        "in": "1001",
        "out": "1101"
      },
      {
        "in": "0101",
        "out": "0001"
      },
      {
        "in": "1101",
        "out": "1001"
      },
      {
        "in": "0011",
        "out": "1111"
      },
      {
        "in": "1011",
        "out": "0011"
      },
      {
        "in": "0111",
        "out": "1011"
      },
      {
        "in": "1111",
        "out": "0111"
      }
    ]
  },
  "UsageOfVariableOfTypeWireAsValueForParameterOfTypeInOfCalledModule": {
    "inputCircuit": "module add(inout a(2), in b(2)) a += b module main(inout a(2), in b(2)) wire t(2) t ^= b; call add(a, t)",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0000"
      },
      {
        "in": "1000",
        "out": "1000"
      },
      {
        "in": "0100",
        "out": "0100"
      },
      {
        "in": "1100",
        "out": "1100"
      },
      {
        "in": "0010",
        "out": "1010"
      },
      {
        "in": "1010",
        "out": "0110"
      },
      {
        "in": "0110",
        "out": "1110"
      },
      {
        "in": "1110",
        "out": "0010"
      },
      {
        "in": "0001",
        "out": "0101"
      },
      {
        "in": "1001",
        "out": "1101"
      },
      {
        "in": "0101",
        "out": "0001"
      },
      {
        "in": "1101",
        "out": "1001"
      },
      {
        "in": "0011",
        "out": "1111"
      },
      {
        "in": "1011",
        "out": "0011"
      },
      {
        "in": "0111",
        "out": "1011"
      },
      {
        "in": "1111",
        "out": "0111"
      }
    ]
  },
  "UsageOfVariableOfTypeStateAsValueForParameterOfTypeInOfCalledModule": {
    "inputCircuit": "module add(inout a(2), in b(2)) a += b module main(inout a(2), in b(2)) state t(2) call add(a, t)",
    "simulationRuns": [
      {
        "in": "000000",
        "out": "000000"
      },
      {
        "in": "100000",
        "out": "100000"
      },
      {
        "in": "010000",
        "out": "010000"
      },
      {
        "in": "110000",
        "out": "110000"
      },
      {
        "in": "001010",
        "out": "101010"
      },
      {
        "in": "101010",
        "out": "011010"
      },
      {
        "in": "011010",
        "out": "111010"
      },
      {
        "in": "111010",
        "out": "001010"
      },
      {
        "in": "000101",
        "out": "010101"
      },
      {
        "in": "100101",
        "out": "110101"
      },
      {
        "in": "010101",
        "out": "000101"
      },
      {
        "in": "110101",
        "out": "100101"
      },
      {
        "in": "001111",
        "out": "111111"
      },
      {
        "in": "101111",
        "out": "001111"
      },
      {
        "in": "011111",
        "out": "101111"
      },
      {
        "in": "111111",
        "out": "011111"
      }
    ]
  },
  "UsageOfVariableOfTypeInoutAsValueForParameterOfTypeInoutOfCalledModule": {
    "inputCircuit": "module add(inout a(2), in b(2)) a += b module main(inout a(2), in b(2)) call add(a, b)",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0000"
      },
      {
        "in": "1000",
        "out": "1000"
      },
      {
        "in": "0100",
        "out": "0100"
      },
      {
        "in": "1100",
        "out": "1100"
      },
      {
        "in": "0010",
        "out": "1010"
      },
      {
        "in": "1010",
        "out": "0110"
      },
      {
        "in": "0110",
        "out": "1110"
      },
      {
        "in": "1110",
        "out": "0010"
      },
      {
        "in": "0001",
        "out": "0101"
      },
      {
        "in": "1001",
        "out": "1101"
      },
      {
        "in": "0101",
        "out": "0001"
      },
      {
        "in": "1101",
        "out": "1001"
      },
      {
        "in": "0011",
        "out": "1111"
      },
      {
        "in": "1011",
        "out": "0011"
      },
      {
        "in": "0111",
        "out": "1011"
      },
      {
        "in": "1111",
        "out": "0111"
      }
    ]
  },
  "UsageOfVariableOfTypeOutAsValueForParameterOfTypeInoutOfCalledModule": {
    "inputCircuit": "module add(inout a(2), in b(2)) a += b module main(out a(2), in b(2)) call add(a, b)",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0000"
      },
      {
        "in": "1000",
        "out": "1000"
      },
      {
        "in": "0100",
        "out": "0100"
      },
      {
        "in": "1100",
        "out": "1100"
      },
      {
        "in": "0010",
        "out": "1010"
      },
      {
        "in": "1010",
        "out": "0110"
      },
      {
        "in": "0110",
        "out": "1110"
      },
      {
        "in": "1110",
        "out": "0010"
      },
      {
        "in": "0001",
        "out": "0101"
      },
      {
        "in": "1001",
        "out": "1101"
      },
      {
        "in": "0101",
        "out": "0001"
      },
      {
        "in": "1101",
        "out": "1001"
      },
      {
        "in": "0011",
        "out": "1111"
      },
      {
        "in": "1011",
        "out": "0011"
      },
      {
        "in": "0111",
        "out": "1011"
      },
      {
        "in": "1111",
        "out": "0111"
      }
    ]
  },
  "UsageOfVariableOfTypeWireAsValueForParameterOfTypeInoutOfCalledModule": {
    "inputCircuit": "module add(inout a(2), inout b(2)) a += b module main(inout a(2), in b(2)) wire t(2) t ^= b; call add(a, t)",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0000"
      },
      {
        "in": "1000",
        "out": "1000"
      },
      {
        "in": "0100",
        "out": "0100"
      },
      {
        "in": "1100",
        "out": "1100"
      },
      {
        "in": "0010",
        "out": "1010"
      },
      {
        "in": "1010",
        "out": "0110"
      },
      {
        "in": "0110",
        "out": "1110"
      },
      {
        "in": "1110",
        "out": "0010"
      },
      {
        "in": "0001",
        "out": "0101"
      },
      {
        "in": "1001",
        "out": "1101"
      },
      {
        "in": "0101",
        "out": "0001"
      },
      {
        "in": "1101",
        "out": "1001"
      },
      {
        "in": "0011",
        "out": "1111"
      },
      {
        "in": "1011",
        "out": "0011"
      },
      {
        "in": "0111",
        "out": "1011"
      },
      {
        "in": "1111",
        "out": "0111"
      }
    ]
  },
  "UsageOfVariableOfTypeInoutAsValueForParameterOfTypeOutOfCalledModule": {
    "inputCircuit": "module add(out a(2), in b(2)) a += b module main(inout a(2), in b(2)) call add(a, b)",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0000"
      },
      {
        "in": "1000",
        "out": "1000"
      },
      {
        "in": "0100",
        "out": "0100"
      },
      {
        "in": "1100",
        "out": "1100"
      },
      {
        "in": "0010",
        "out": "1010"
      },
      {
        "in": "1010",
        "out": "0110"
      },
      {
        "in": "0110",
        "out": "1110"
      },
      {
        "in": "1110",
        "out": "0010"
      },
      {
        "in": "0001",
        "out": "0101"
      },
      {
        "in": "1001",
        "out": "1101"
      },
      {
        "in": "0101",
        "out": "0001"
      },
      {
        "in": "1101",
        "out": "1001"
      },
      {
        "in": "0011",
        "out": "1111"
      },
      {
        "in": "1011",
        "out": "0011"
      },
      {
        "in": "0111",
        "out": "1011"
      },
      {
        "in": "1111",
        "out": "0111"
      }
    ]
  },
  "UsageOfVariableOfTypeOutAsValueForParameterOfTypeOutOfCalledModule": {
    "inputCircuit": "module add(out a(2), in b(2)) a += b module main(out a(2), in b(2)) call add(a, b)",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0000"
      },
      {
        "in": "1000",
        "out": "1000"
      },
      {
        "in": "0100",
        "out": "0100"
      },
      {
        "in": "1100",
        "out": "1100"
      },
      {
        "in": "0010",
        "out": "1010"
      },
      {
        "in": "1010",
        "out": "0110"
      },
      {
        "in": "0110",
        "out": "1110"
      },
      {
        "in": "1110",
        "out": "0010"
      },
      {
        "in": "0001",
        "out": "0101"
      },
      {
        "in": "1001",
        "out": "1101"
      },
      {
        "in": "0101",
        "out": "0001"
      },
      {
        "in": "1101",
        "out": "1001"
      },
      {
        "in": "0011",
        "out": "1111"
      },
      {
        "in": "1011",
        "out": "0011"
      },
      {
        "in": "0111",
        "out": "1011"
      },
      {
        "in": "1111",
        "out": "0111"
      }
    ]
  },
  "UsageOfVariableOfTypeWireAsValueForParameterOfTypeOutOfCalledModule": {
    "inputCircuit": "module add(out a(2), in b(2)) a += b module main(out a(2), in b(2)) wire t(2) call add(t, b); a += t",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0000"
      },
      {
        "in": "1000",
        "out": "1000"
      },
      {
        "in": "0100",
        "out": "0100"
      },
      {
        "in": "1100",
        "out": "1100"
      },
      {
        "in": "0010",
        "out": "1010"
      },
      {
        "in": "1010",
        "out": "0110"
      },
      {
        "in": "0110",
        "out": "1110"
      },
      {
        "in": "1110",
        "out": "0010"
      },
      {
        "in": "0001",
        "out": "0101"
      },
      {
        "in": "1001",
        "out": "1101"
      },
      {
        "in": "0101",
        "out": "0001"
      },
      {
        "in": "1101",
        "out": "1001"
      },
      {
        "in": "0011",
        "out": "1111"
      },
      {
        "in": "1011",
        "out": "0011"
      },
      {
        "in": "0111",
        "out": "1011"
      },
      {
        "in": "1111",
        "out": "0111"
      }
    ]
  },
  "UsageOfNDimensionalModuleParameterAsValueForParameterOfCalledModule": {
    "inputCircuit": "module add(inout a[2](2)) a[0] += a[1] module main(inout a[2](2)) call add(a)",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0000"
      },
      {
        "in": "1000",
        "out": "1000"
      },
      {
        "in": "0100",
        "out": "0100"
      },
      {
        "in": "1100",
        "out": "1100"
      },
      {
        "in": "0010",
        "out": "1010"
      },
      {
        "in": "1010",
        "out": "0110"
      },
      {
        "in": "0110",
        "out": "1110"
      },
      {
        "in": "1110",
        "out": "0010"
      },
      {
        "in": "0001",
        "out": "0101"
      },
      {
        "in": "1001",
        "out": "1101"
      },
      {
        "in": "0101",
        "out": "0001"
      },
      {
        "in": "1101",
        "out": "1001"
      },
      {
        "in": "0011",
        "out": "1111"
      },
      {
        "in": "1011",
        "out": "0011"
      },
      {
        "in": "0111",
        "out": "1011"
      },
      {
        "in": "1111",
        "out": "0111"
      }
    ]
  },
  "UsageOfNDimensionalLocalModuleVariableAsValueForParameterOfCalledModule": {
    "inputCircuit": "module add(inout a[2](2)) a[0] += a[1] module main(inout a[2](2)) wire t[2](2) t[0] ^= a[0]; t[1] ^= a[1]; call add(t); a[0] += t[1]",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0000"
      },
      {
        "in": "1000",
        "out": "1000"
      },
      {
        "in": "0100",
        "out": "0100"
      },
      {
        "in": "1100",
        "out": "1100"
      },
      {
        "in": "0010",
        "out": "1010"
      },
      {
        "in": "1010",
        "out": "0110"
      },
      {
        "in": "0110",
        "out": "1110"
      },
      {
        "in": "1110",
        "out": "0010"
      },
      {
        "in": "0001",
        "out": "0101"
      },
      {
        "in": "1001",
        "out": "1101"
      },
      {
        "in": "0101",
        "out": "0001"
      },
      {
        "in": "1101",
        "out": "1001"
      },
      {
        "in": "0011",
        "out": "1111"
      },
      {
        "in": "1011",
        "out": "0011"
      },
      {
        "in": "0111",
        "out": "1011"
      },
      {
        "in": "1111",
        "out": "0111"
      }
    ]
  },

  "SynthesisOfAssignStatementUsingAddAssignOperationInCalledModule": {
    "inputCircuit": "module child(inout a(2), in b(2)) a += b module main(inout a(2), in b(2)) call child(a, b)",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0000"
      },
      {
        "in": "1000",
        "out": "1000"
      },
      {
        "in": "0100",
        "out": "0100"
      },
      {
        "in": "1100",
        "out": "1100"
      },
      {
        "in": "0010",
        "out": "1010"
      },
      {
        "in": "1010",
        "out": "0110"
      },
      {
        "in": "0110",
        "out": "1110"
      },
      {
        "in": "1110",
        "out": "0010"
      },
      {
        "in": "0001",
        "out": "0101"
      },
      {
        "in": "1001",
        "out": "1101"
      },
      {
        "in": "0101",
        "out": "0001"
      },
      {
        "in": "1101",
        "out": "1001"
      },
      {
        "in": "0011",
        "out": "1111"
      },
      {
        "in": "1011",
        "out": "0011"
      },
      {
        "in": "0111",
        "out": "1011"
      },
      {
        "in": "1111",
        "out": "0111"
      }
    ]
  },
  "SynthesisOfAssignStatementUsingSubAssignOperationInCalledModule": {
    "inputCircuit": "module child(inout a(2), in b(2)) a -= b module main(inout a(2), in b(2)) call child(a, b)",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0000"
      },
      {
        "in": "1000",
        "out": "1000"
      },
      {
        "in": "0100",
        "out": "0100"
      },
      {
        "in": "1100",
        "out": "1100"
      },
      {
        "in": "0010",
        "out": "1110"
      },
      {
        "in": "1010",
        "out": "0010"
      },
      {
        "in": "0110",
        "out": "1010"
      },
      {
        "in": "1110",
        "out": "0110"
      },
      {
        "in": "0001",
        "out": "0101"
      },
      {
        "in": "1001",
        "out": "1101"
      },
      {
        "in": "0101",
        "out": "0001"
      },
      {
        "in": "1101",
        "out": "1001"
      },
      {
        "in": "0011",
        "out": "1011"
      },
      {
        "in": "1011",
        "out": "0111"
      },
      {
        "in": "0111",
        "out": "1111"
      },
      {
        "in": "1111",
        "out": "0011"
      }
    ]
  },
  "SynthesisOfAssignStatementUsingXorAssignOperationInCalledModule": {
    "inputCircuit": "module child(inout a(2), in b(2)) a ^= b module main(inout a(2), in b(2)) call child(a, b)",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0000"
      },
      {
        "in": "1000",
        "out": "1000"
      },
      {
        "in": "0100",
        "out": "0100"
      },
      {
        "in": "1100",
        "out": "1100"
      },
      {
        "in": "0010",
        "out": "1010"
      },
      {
        "in": "1010",
        "out": "0010"
      },
      {
        "in": "0110",
        "out": "1110"
      },
      {
        "in": "1110",
        "out": "0110"
      },
      {
        "in": "0001",
        "out": "0101"
      },
      {
        "in": "1001",
        "out": "1101"
      },
      {
        "in": "0101",
        "out": "0001"
      },
      {
        "in": "1101",
        "out": "1001"
      },
      {
        "in": "0011",
        "out": "1111"
      },
      {
        "in": "1011",
        "out": "0111"
      },
      {
        "in": "0111",
        "out": "1011"
      },
      {
        "in": "1111",
        "out": "0011"
      }
    ]
  },
  "SynthesisOfCallStatementInCalledModule": {
    "inputCircuit": "module xor(inout a(1)) a ^= 1 module child(inout a(1), inout c(1)) call xor(a); c ^= a module main(inout a(1), inout b(1), inout c(1)) call child(a, c)",
    "simulationRuns": [
      {
        "in": "000",
        "out": "101"
      },
      {
        "in": "100",
        "out": "000"
      },
      {
        "in": "010",
        "out": "111"
      },
      {
        "in": "110",
        "out": "010"
      },
      {
        "in": "001",
        "out": "100"
      },
      {
        "in": "101",
        "out": "001"
      },
      {
        "in": "011",
        "out": "110"
      },
      {
        "in": "111",
        "out": "011"
      }
    ]
  },
  "SynthesisOfForStatementWithStartSmallerThanEndInCalledModule": {
    "inputCircuit": "module child(inout a(3)) for $i = 1 to (#a - 1) do a.$i ^= a.($i - 1) rof module main(inout a(3)) call child(a)",
    "simulationRuns": [
      {
        "in": "000",
        "out": "000"
      },
      {
        "in": "100",
        "out": "111"
      },
      {
        "in": "010",
        "out": "011"
      },
      {
        "in": "110",
        "out": "100"
      },
      {
        "in": "001",
        "out": "001"
      },
      {
        "in": "101",
        "out": "110"
      },
      {
        "in": "011",
        "out": "010"
      },
      {
        "in": "111",
        "out": "101"
      }
    ]
  },
  "SynthesisOfForStatementWithStartLargerThanEndInCalledModule": {
    "inputCircuit": "module child(inout a(3)) for $i = (#a - 2) to 0 do a.$i ^= a.($i + 1) rof module main(inout a(3)) call child(a)",
    "simulationRuns": [
      {
        "in": "000",
        "out": "000"
      },
      {
        "in": "100",
        "out": "100"
      },
      {
        "in": "010",
        "out": "110"
      },
      {
        "in": "110",
        "out": "010"
      },
      {
        "in": "001",
        "out": "111"
      },
      {
        "in": "101",
        "out": "011"
      },
      {
        "in": "011",
        "out": "001"
      },
      {
        "in": "111",
        "out": "101"
      }
    ]
  },
  "SynthesisOfForStatementWithOnlyUpperBoundOfIterationRangeDefinedInCalledModule": {
    "inputCircuit": "module child(inout a(3)) for (#a - 1) do a += 1 rof module main(inout a(3)) call child(a)",
    "simulationRuns": [
      {
        "in": "000",
        "out": "110"
      },
      {
        "in": "100",
        "out": "001"
      },
      {
        "in": "010",
        "out": "101"
      },
      {
        "in": "110",
        "out": "011"
      },
      {
        "in": "001",
        "out": "111"
      },
      {
        "in": "101",
        "out": "000"
      },
      {
        "in": "011",
        "out": "100"
      },
      {
        "in": "111",
        "out": "010"
      }
    ]
  },
  "SynthesisOfIfStatementInCalledModule": {
    "inputCircuit": "module child(inout a(3)) if a.1 then a.0 ^= 1 else a.2 ^= 1 fi a.1 module main(inout a(3)) call child(a)",
    "simulationRuns": [
      {
        "in": "000",
        "out": "001"
      },
      {
        "in": "100",
        "out": "101"
      },
      {
        "in": "010",
        "out": "110"
      },
      {
        "in": "110",
        "out": "010"
      },
      {
        "in": "001",
        "out": "000"
      },
      {
        "in": "101",
        "out": "100"
      },
      {
        "in": "011",
        "out": "111"
      },
      {
        "in": "111",
        "out": "011"
      }
    ]
  },
  "SynthesisOfSkipStatementInCalledModule": {
    "inputCircuit": "module child(inout a(2)) skip; a += 1; skip module main(inout a(2)) call child(a)",
    "simulationRuns": [
      {
        "in": "00",
        "out": "10"
      },
      {
        "in": "10",
        "out": "01"
      },
      {
        "in": "01",
        "out": "11"
      },
      {
        "in": "11",
        "out": "00"
      }
    ]
  },
  "SynthesisOfSwapStatementInCalledModule": {
    "inputCircuit": "module child(inout a(3)) a.0 <=> a.2 module main(inout a(3)) call child(a)",
    "simulationRuns": [
      {
        "in": "000",
        "out": "000"
      },
      {
        "in": "100",
        "out": "001"
      },
      {
        "in": "010",
        "out": "010"
      },
      {
        "in": "110",
        "out": "011"
      },
      {
        "in": "001",
        "out": "100"
      },
      {
        "in": "101",
        "out": "101"
      },
      {
        "in": "011",
        "out": "110"
      },
      {
        "in": "111",
        "out": "111"
      }
    ]
  },
  "SynthesisOfUncallStatementInCalledModule": {
    "inputCircuit": "module xor(inout a(1), inout c(1)) a ^= 1; c ^= a module child(inout a(1), inout c(1)) uncall xor(a, c) module main(inout a(1), inout b(1), inout c(1)) call child(a, c)",
    "simulationRuns": [
      {
        "in": "000",
        "out": "100"
      },
      {
        "in": "100",
        "out": "001"
      },
      {
        "in": "010",
        "out": "110"
      },
      {
        "in": "110",
        "out": "011"
      },
      {
        "in": "001",
        "out": "101"
      },
      {
        "in": "101",
        "out": "000"
      },
      {
        "in": "011",
        "out": "111"
      },
      {
        "in": "111",
        "out": "010"
      }
    ]
  },
  "SynthesisOfUnaryAssignStatementUsingIncrementOperationInCalledModule": {
    "inputCircuit": "module child(inout a(3)) ++= a module main(inout a(3)) call child(a)",
    "simulationRuns": [
      {
        "in": "000",
        "out": "100"
      },
      {
        "in": "100",
        "out": "010"
      },
      {
        "in": "010",
        "out": "110"
      },
      {
        "in": "110",
        "out": "001"
      },
      {
        "in": "001",
        "out": "101"
      },
      {
        "in": "101",
        "out": "011"
      },
      {
        "in": "011",
        "out": "111"
      },
      {
        "in": "111",
        "out": "000"
      }
    ]
  },
  "SynthesisOfUnaryAssignStatementUsingDecrementOperationInCalledModule": {
    "inputCircuit": "module child(inout a(3)) --= a module main(inout a(3)) call child(a)",
    "simulationRuns": [
      {
        "in": "000",
        "out": "111"
      },
      {
        "in": "100",
        "out": "000"
      },
      {
        "in": "010",
        "out": "100"
      },
      {
        "in": "110",
        "out": "010"
      },
      {
        "in": "001",
        "out": "110"
      },
      {
        "in": "101",
        "out": "001"
      },
      {
        "in": "011",
        "out": "101"
      },
      {
        "in": "111",
        "out": "011"
      }
    ]
  },
  "SynthesisOfUnaryAssignStatementUsingBitwiseNegationOperationInCalledModule": {
    "inputCircuit": "module child(inout a(3)) ~= a module main(inout a(3)) call child(a)",
    "simulationRuns": [
      {
        "in": "000",
        "out": "111"
      },
      {
        "in": "100",
        "out": "011"
      },
      {
        "in": "010",
        "out": "101"
      },
      {
        "in": "110",
        "out": "001"
      },
      {
        "in": "001",
        "out": "110"
      },
      {
        "in": "101",
        "out": "010"
      },
      {
        "in": "011",
        "out": "100"
      },
      {
        "in": "111",
        "out": "000"
      }
    ]
  },
  "SynthesisOfMultipleStatementsInCalledModule": {
    "inputCircuit": "module child(inout a(3)) a.0 ^= 1; a.2 ^= 1; a.0 <=> a.2 module main(inout a(3)) call child(a)",
    "simulationRuns": [
      {
        "in": "000",
        "out": "101"
      },
      {
        "in": "100",
        "out": "100"
      },
      {
        "in": "010",
        "out": "111"
      },
      {
        "in": "110",
        "out": "110"
      },
      {
        "in": "001",
        "out": "001"
      },
      {
        "in": "101",
        "out": "000"
      },
      {
        "in": "011",
        "out": "011"
      },
      {
        "in": "111",
        "out": "010"
      }
    ]
  },

  "UsageOfVariableOfTypeInAsValueForParameterOfTypeInOfUncalledModule": {
    "inputCircuit": "module add(inout a(2), in b(2)) a += b module main(inout a(2), in b(2)) call add(a, b)",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0000"
      },
      {
        "in": "1000",
        "out": "1000"
      },
      {
        "in": "0100",
        "out": "0100"
      },
      {
        "in": "1100",
        "out": "1100"
      },
      {
        "in": "0010",
        "out": "1010"
      },
      {
        "in": "1010",
        "out": "0110"
      },
      {
        "in": "0110",
        "out": "1110"
      },
      {
        "in": "1110",
        "out": "0010"
      },
      {
        "in": "0001",
        "out": "0101"
      },
      {
        "in": "1001",
        "out": "1101"
      },
      {
        "in": "0101",
        "out": "0001"
      },
      {
        "in": "1101",
        "out": "1001"
      },
      {
        "in": "0011",
        "out": "1111"
      },
      {
        "in": "1011",
        "out": "0011"
      },
      {
        "in": "0111",
        "out": "1011"
      },
      {
        "in": "1111",
        "out": "0111"
      }
    ]
  },
  "UsageOfVariableOfTypeInoutAsValueForParameterOfTypeInOfUncalledModule": {
    "inputCircuit": "module add(inout a(2), in b(2)) a += b module main(inout a(2), inout b(2)) call add(a, b)",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0000"
      },
      {
        "in": "1000",
        "out": "1000"
      },
      {
        "in": "0100",
        "out": "0100"
      },
      {
        "in": "1100",
        "out": "1100"
      },
      {
        "in": "0010",
        "out": "1010"
      },
      {
        "in": "1010",
        "out": "0110"
      },
      {
        "in": "0110",
        "out": "1110"
      },
      {
        "in": "1110",
        "out": "0010"
      },
      {
        "in": "0001",
        "out": "0101"
      },
      {
        "in": "1001",
        "out": "1101"
      },
      {
        "in": "0101",
        "out": "0001"
      },
      {
        "in": "1101",
        "out": "1001"
      },
      {
        "in": "0011",
        "out": "1111"
      },
      {
        "in": "1011",
        "out": "0011"
      },
      {
        "in": "0111",
        "out": "1011"
      },
      {
        "in": "1111",
        "out": "0111"
      }
    ]
  },
  "UsageOfVariableOfTypeOutAsValueForParameterOfTypeInOfUncalledModule": {
    "inputCircuit": "module add(inout a(2), in b(2)) a += b module main(inout a(2), out b(2)) call add(a, b)",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0000"
      },
      {
        "in": "1000",
        "out": "1000"
      },
      {
        "in": "0100",
        "out": "0100"
      },
      {
        "in": "1100",
        "out": "1100"
      },
      {
        "in": "0010",
        "out": "1010"
      },
      {
        "in": "1010",
        "out": "0110"
      },
      {
        "in": "0110",
        "out": "1110"
      },
      {
        "in": "1110",
        "out": "0010"
      },
      {
        "in": "0001",
        "out": "0101"
      },
      {
        "in": "1001",
        "out": "1101"
      },
      {
        "in": "0101",
        "out": "0001"
      },
      {
        "in": "1101",
        "out": "1001"
      },
      {
        "in": "0011",
        "out": "1111"
      },
      {
        "in": "1011",
        "out": "0011"
      },
      {
        "in": "0111",
        "out": "1011"
      },
      {
        "in": "1111",
        "out": "0111"
      }
    ]
  },
  "UsageOfVariableOfTypeWireAsValueForParameterOfTypeInOfUncalledModule": {
    "inputCircuit": "module add(inout a(2), in b(2)) a += b module main(inout a(2), in b(2)) wire t(2) t ^= b; call add(a, t)",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0000"
      },
      {
        "in": "1000",
        "out": "1000"
      },
      {
        "in": "0100",
        "out": "0100"
      },
      {
        "in": "1100",
        "out": "1100"
      },
      {
        "in": "0010",
        "out": "1010"
      },
      {
        "in": "1010",
        "out": "0110"
      },
      {
        "in": "0110",
        "out": "1110"
      },
      {
        "in": "1110",
        "out": "0010"
      },
      {
        "in": "0001",
        "out": "0101"
      },
      {
        "in": "1001",
        "out": "1101"
      },
      {
        "in": "0101",
        "out": "0001"
      },
      {
        "in": "1101",
        "out": "1001"
      },
      {
        "in": "0011",
        "out": "1111"
      },
      {
        "in": "1011",
        "out": "0011"
      },
      {
        "in": "0111",
        "out": "1011"
      },
      {
        "in": "1111",
        "out": "0111"
      }
    ]
  },
  "UsageOfVariableOfTypeStateAsValueForParameterOfTypeInOfUncalledModule": {
    "inputCircuit": "module add(inout a(2), in b(2)) a += b module main(inout a(2), in b(2)) state t(2) call add(a, t)",
    "simulationRuns": [
      {
        "in": "000000",
        "out": "000000"
      },
      {
        "in": "100000",
        "out": "100000"
      },
      {
        "in": "010000",
        "out": "010000"
      },
      {
        "in": "110000",
        "out": "110000"
      },
      {
        "in": "001010",
        "out": "101010"
      },
      {
        "in": "101010",
        "out": "011010"
      },
      {
        "in": "011010",
        "out": "111010"
      },
      {
        "in": "111010",
        "out": "001010"
      },
      {
        "in": "000101",
        "out": "010101"
      },
      {
        "in": "100101",
        "out": "110101"
      },
      {
        "in": "010101",
        "out": "000101"
      },
      {
        "in": "110101",
        "out": "100101"
      },
      {
        "in": "001111",
        "out": "111111"
      },
      {
        "in": "101111",
        "out": "001111"
      },
      {
        "in": "011111",
        "out": "101111"
      },
      {
        "in": "111111",
        "out": "011111"
      }
    ]
  },
  "UsageOfVariableOfTypeInoutAsValueForParameterOfTypeInoutOfUncalledModule": {
    "inputCircuit": "module add(inout a(2), in b(2)) a += b module main(inout a(2), in b(2)) call add(a, b)",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0000"
      },
      {
        "in": "1000",
        "out": "1000"
      },
      {
        "in": "0100",
        "out": "0100"
      },
      {
        "in": "1100",
        "out": "1100"
      },
      {
        "in": "0010",
        "out": "1010"
      },
      {
        "in": "1010",
        "out": "0110"
      },
      {
        "in": "0110",
        "out": "1110"
      },
      {
        "in": "1110",
        "out": "0010"
      },
      {
        "in": "0001",
        "out": "0101"
      },
      {
        "in": "1001",
        "out": "1101"
      },
      {
        "in": "0101",
        "out": "0001"
      },
      {
        "in": "1101",
        "out": "1001"
      },
      {
        "in": "0011",
        "out": "1111"
      },
      {
        "in": "1011",
        "out": "0011"
      },
      {
        "in": "0111",
        "out": "1011"
      },
      {
        "in": "1111",
        "out": "0111"
      }
    ]
  },
  "UsageOfVariableOfTypeOutAsValueForParameterOfTypeInoutOfUncalledModule": {
    "inputCircuit": "module add(inout a(2), in b(2)) a += b module main(out a(2), in b(2)) call add(a, b)",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0000"
      },
      {
        "in": "1000",
        "out": "1000"
      },
      {
        "in": "0100",
        "out": "0100"
      },
      {
        "in": "1100",
        "out": "1100"
      },
      {
        "in": "0010",
        "out": "1010"
      },
      {
        "in": "1010",
        "out": "0110"
      },
      {
        "in": "0110",
        "out": "1110"
      },
      {
        "in": "1110",
        "out": "0010"
      },
      {
        "in": "0001",
        "out": "0101"
      },
      {
        "in": "1001",
        "out": "1101"
      },
      {
        "in": "0101",
        "out": "0001"
      },
      {
        "in": "1101",
        "out": "1001"
      },
      {
        "in": "0011",
        "out": "1111"
      },
      {
        "in": "1011",
        "out": "0011"
      },
      {
        "in": "0111",
        "out": "1011"
      },
      {
        "in": "1111",
        "out": "0111"
      }
    ]
  },
  "UsageOfVariableOfTypeWireAsValueForParameterOfTypeInoutOfUncalledModule": {
    "inputCircuit": "module add(inout a(2), inout b(2)) a += b module main(inout a(2), in b(2)) wire t(2) t ^= b; call add(a, t)",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0000"
      },
      {
        "in": "1000",
        "out": "1000"
      },
      {
        "in": "0100",
        "out": "0100"
      },
      {
        "in": "1100",
        "out": "1100"
      },
      {
        "in": "0010",
        "out": "1010"
      },
      {
        "in": "1010",
        "out": "0110"
      },
      {
        "in": "0110",
        "out": "1110"
      },
      {
        "in": "1110",
        "out": "0010"
      },
      {
        "in": "0001",
        "out": "0101"
      },
      {
        "in": "1001",
        "out": "1101"
      },
      {
        "in": "0101",
        "out": "0001"
      },
      {
        "in": "1101",
        "out": "1001"
      },
      {
        "in": "0011",
        "out": "1111"
      },
      {
        "in": "1011",
        "out": "0011"
      },
      {
        "in": "0111",
        "out": "1011"
      },
      {
        "in": "1111",
        "out": "0111"
      }
    ]
  },
  "UsageOfVariableOfTypeInoutAsValueForParameterOfTypeOutOfUncalledModule": {
    "inputCircuit": "module add(out a(2), in b(2)) a += b module main(inout a(2), in b(2)) call add(a, b)",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0000"
      },
      {
        "in": "1000",
        "out": "1000"
      },
      {
        "in": "0100",
        "out": "0100"
      },
      {
        "in": "1100",
        "out": "1100"
      },
      {
        "in": "0010",
        "out": "1010"
      },
      {
        "in": "1010",
        "out": "0110"
      },
      {
        "in": "0110",
        "out": "1110"
      },
      {
        "in": "1110",
        "out": "0010"
      },
      {
        "in": "0001",
        "out": "0101"
      },
      {
        "in": "1001",
        "out": "1101"
      },
      {
        "in": "0101",
        "out": "0001"
      },
      {
        "in": "1101",
        "out": "1001"
      },
      {
        "in": "0011",
        "out": "1111"
      },
      {
        "in": "1011",
        "out": "0011"
      },
      {
        "in": "0111",
        "out": "1011"
      },
      {
        "in": "1111",
        "out": "0111"
      }
    ]
  },
  "UsageOfVariableOfTypeOutAsValueForParameterOfTypeOutOfUncalledModule": {
    "inputCircuit": "module add(out a(2), in b(2)) a += b module main(out a(2), in b(2)) call add(a, b)",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0000"
      },
      {
        "in": "1000",
        "out": "1000"
      },
      {
        "in": "0100",
        "out": "0100"
      },
      {
        "in": "1100",
        "out": "1100"
      },
      {
        "in": "0010",
        "out": "1010"
      },
      {
        "in": "1010",
        "out": "0110"
      },
      {
        "in": "0110",
        "out": "1110"
      },
      {
        "in": "1110",
        "out": "0010"
      },
      {
        "in": "0001",
        "out": "0101"
      },
      {
        "in": "1001",
        "out": "1101"
      },
      {
        "in": "0101",
        "out": "0001"
      },
      {
        "in": "1101",
        "out": "1001"
      },
      {
        "in": "0011",
        "out": "1111"
      },
      {
        "in": "1011",
        "out": "0011"
      },
      {
        "in": "0111",
        "out": "1011"
      },
      {
        "in": "1111",
        "out": "0111"
      }
    ]
  },
  "UsageOfVariableOfTypeWireAsValueForParameterOfTypeOutOfUncalledModule": {
    "inputCircuit": "module add(out a(2), in b(2)) a += b module main(out a(2), in b(2)) wire t(2) call add(t, b); a += t",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0000"
      },
      {
        "in": "1000",
        "out": "1000"
      },
      {
        "in": "0100",
        "out": "0100"
      },
      {
        "in": "1100",
        "out": "1100"
      },
      {
        "in": "0010",
        "out": "1010"
      },
      {
        "in": "1010",
        "out": "0110"
      },
      {
        "in": "0110",
        "out": "1110"
      },
      {
        "in": "1110",
        "out": "0010"
      },
      {
        "in": "0001",
        "out": "0101"
      },
      {
        "in": "1001",
        "out": "1101"
      },
      {
        "in": "0101",
        "out": "0001"
      },
      {
        "in": "1101",
        "out": "1001"
      },
      {
        "in": "0011",
        "out": "1111"
      },
      {
        "in": "1011",
        "out": "0011"
      },
      {
        "in": "0111",
        "out": "1011"
      },
      {
        "in": "1111",
        "out": "0111"
      }
    ]
  },
  "UsageOfNDimensionalModuleParameterAsValueForParameterOfUncalledModule": {
    "inputCircuit": "module add(inout a[2](2)) a[0] += a[1] module main(inout a[2](2)) call add(a)",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0000"
      },
      {
        "in": "1000",
        "out": "1000"
      },
      {
        "in": "0100",
        "out": "0100"
      },
      {
        "in": "1100",
        "out": "1100"
      },
      {
        "in": "0010",
        "out": "1010"
      },
      {
        "in": "1010",
        "out": "0110"
      },
      {
        "in": "0110",
        "out": "1110"
      },
      {
        "in": "1110",
        "out": "0010"
      },
      {
        "in": "0001",
        "out": "0101"
      },
      {
        "in": "1001",
        "out": "1101"
      },
      {
        "in": "0101",
        "out": "0001"
      },
      {
        "in": "1101",
        "out": "1001"
      },
      {
        "in": "0011",
        "out": "1111"
      },
      {
        "in": "1011",
        "out": "0011"
      },
      {
        "in": "0111",
        "out": "1011"
      },
      {
        "in": "1111",
        "out": "0111"
      }
    ]
  },
  "UsageOfNDimensionalLocalModuleVariableAsValueForParameterOfUncalledModule": {
    "inputCircuit": "module add(inout a[2](2)) a[0] += a[1] module main(inout a[2](2)) wire t[2](2) t[0] ^= a[0]; t[1] ^= a[1]; call add(t); a[0] += t[1]",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0000"
      },
      {
        "in": "1000",
        "out": "1000"
      },
      {
        "in": "0100",
        "out": "0100"
      },
      {
        "in": "1100",
        "out": "1100"
      },
      {
        "in": "0010",
        "out": "1010"
      },
      {
        "in": "1010",
        "out": "0110"
      },
      {
        "in": "0110",
        "out": "1110"
      },
      {
        "in": "1110",
        "out": "0010"
      },
      {
        "in": "0001",
        "out": "0101"
      },
      {
        "in": "1001",
        "out": "1101"
      },
      {
        "in": "0101",
        "out": "0001"
      },
      {
        "in": "1101",
        "out": "1001"
      },
      {
        "in": "0011",
        "out": "1111"
      },
      {
        "in": "1011",
        "out": "0011"
      },
      {
        "in": "0111",
        "out": "1011"
      },
      {
        "in": "1111",
        "out": "0111"
      }
    ]
  },

  "InverseOfAssignStatementUsingAddAssignOperationInUncalledModule": {
    "inputCircuit": "module child(inout a(3)) a += 2 module main(inout a(3)) uncall child(a)",
    "simulationRuns": [
      {
        "in": "000",
        "out": "011"
      },
      {
        "in": "100",
        "out": "111"
      },
      {
        "in": "010",
        "out": "000"
      },
      {
        "in": "110",
        "out": "100"
      },
      {
        "in": "001",
        "out": "010"
      },
      {
        "in": "101",
        "out": "110"
      },
      {
        "in": "011",
        "out": "001"
      },
      {
        "in": "111",
        "out": "101"
      }
    ]
  },
  "InverseOfAssignStatementUsingSubAssignOperationInUncalledModule": {
    "inputCircuit": "module child(inout a(3)) a -= 2 module main(inout a(3)) uncall child(a)",
    "simulationRuns": [
      {
        "in": "000",
        "out": "010"
      },
      {
        "in": "100",
        "out": "110"
      },
      {
        "in": "010",
        "out": "001"
      },
      {
        "in": "110",
        "out": "101"
      },
      {
        "in": "001",
        "out": "011"
      },
      {
        "in": "101",
        "out": "111"
      },
      {
        "in": "011",
        "out": "000"
      },
      {
        "in": "111",
        "out": "100"
      }
    ]
  },
  "InverseOfAssignStatementUsingXorAssignOperationInUncalledModule": {
    "inputCircuit": "module child(inout a(3)) a ^= 2 module main(inout a(3)) uncall child(a)",
    "simulationRuns": [
      {
        "in": "000",
        "out": "010"
      },
      {
        "in": "100",
        "out": "110"
      },
      {
        "in": "010",
        "out": "000"
      },
      {
        "in": "110",
        "out": "100"
      },
      {
        "in": "001",
        "out": "011"
      },
      {
        "in": "101",
        "out": "111"
      },
      {
        "in": "011",
        "out": "001"
      },
      {
        "in": "111",
        "out": "101"
      }
    ]
  },
  "InverseOfCallStatementInUncalledModule": {
    "inputCircuit": "module grandChild(inout a(2), inout b(2)) a += b; a ^= 1 module child(inout a(2), inout b(2)) call grandChild(a, b); b ^= 1 module main(inout a(2), inout b(2)) uncall child(a, b)",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0010"
      },
      {
        "in": "1000",
        "out": "1110"
      },
      {
        "in": "0100",
        "out": "0110"
      },
      {
        "in": "1100",
        "out": "1010"
      },
      {
        "in": "0010",
        "out": "1000"
      },
      {
        "in": "1010",
        "out": "0000"
      },
      {
        "in": "0110",
        "out": "1100"
      },
      {
        "in": "1110",
        "out": "0100"
      },
      {
        "in": "0001",
        "out": "0111"
      },
      {
        "in": "1001",
        "out": "1011"
      },
      {
        "in": "0101",
        "out": "0011"
      },
      {
        "in": "1101",
        "out": "1111"
      },
      {
        "in": "0011",
        "out": "1101"
      },
      {
        "in": "1011",
        "out": "0101"
      },
      {
        "in": "0111",
        "out": "1001"
      },
      {
        "in": "1111",
        "out": "0001"
      }
    ]
  },
  "InverseOfForStatementWithStartSmallerThanEndInUncalledModule": {
    "inputCircuit": "module child(inout a(3)) for $i = 0 to 1 do ++= a; a.$i <=> a.($i + 1) rof module main(inout a(3)) uncall child(a)",
    "simulationRuns": [
      {
        "in": "000",
        "out": "011"
      },
      {
        "in": "100",
        "out": "111"
      },
      {
        "in": "010",
        "out": "010"
      },
      {
        "in": "110",
        "out": "110"
      },
      {
        "in": "001",
        "out": "100"
      },
      {
        "in": "101",
        "out": "000"
      },
      {
        "in": "011",
        "out": "101"
      },
      {
        "in": "111",
        "out": "001"
      }
    ]
  },
  "InverseOfForStatementWithStartLargerThanEndInUncalledModule": {
    "inputCircuit": "module child(inout a(3)) for $i = (#a - 1) to 1 do ++= a; a.$i <=> a.($i - 1) rof module main(inout a(3)) uncall child(a)",
    "simulationRuns": [
      {
        "in": "000",
        "out": "011"
      },
      {
        "in": "100",
        "out": "000"
      },
      {
        "in": "010",
        "out": "111"
      },
      {
        "in": "110",
        "out": "110"
      },
      {
        "in": "001",
        "out": "001"
      },
      {
        "in": "101",
        "out": "010"
      },
      {
        "in": "011",
        "out": "100"
      },
      {
        "in": "111",
        "out": "101"
      }
    ]
  },
  "InverseOfForStatementWithOnlyUpperBoundOfIterationRangeDefinedInUncalledModule": {
    "inputCircuit": "module child(inout a(3)) for (#a - 1) do ++= a rof module main(inout a(3)) uncall child(a)",
    "simulationRuns": [
      {
        "in": "000",
        "out": "101"
      },
      {
        "in": "100",
        "out": "011"
      },
      {
        "in": "010",
        "out": "111"
      },
      {
        "in": "110",
        "out": "000"
      },
      {
        "in": "001",
        "out": "100"
      },
      {
        "in": "101",
        "out": "010"
      },
      {
        "in": "011",
        "out": "110"
      },
      {
        "in": "111",
        "out": "001"
      }
    ]
  },
  "InverseOfIfStatementInUncalledModule": {
    "inputCircuit": "module child(inout a(3)) if a.1 then a.0 <=> a.2; ++= a else a.0 <=> a.2; --= a fi a.1 module main(inout a(3)) uncall child(a)",
    "simulationRuns": [
      {
        "in": "000",
        "out": "001"
      },
      {
        "in": "100",
        "out": "010"
      },
      {
        "in": "010",
        "out": "001"
      },
      {
        "in": "110",
        "out": "010"
      },
      {
        "in": "001",
        "out": "101"
      },
      {
        "in": "101",
        "out": "110"
      },
      {
        "in": "011",
        "out": "101"
      },
      {
        "in": "111",
        "out": "110"
      }
    ]
  },
  "InverseOfSkipStatementInUncalledModule": {
    "inputCircuit": "module child(inout a(2)) skip; ++= a; skip module main(inout a(2)) uncall child(a)",
    "simulationRuns": [
      {
        "in": "00",
        "out": "11"
      },
      {
        "in": "10",
        "out": "00"
      },
      {
        "in": "01",
        "out": "10"
      },
      {
        "in": "11",
        "out": "01"
      }
    ]
  },
  "InverseOfSwapStatementInUncalledModule": {
    "inputCircuit": "module child(inout a(2), inout b(2)) a.1 <=> b.1 module main(inout a(2), inout b(2)) uncall child(a, b)",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0000"
      },
      {
        "in": "1000",
        "out": "1000"
      },
      {
        "in": "0100",
        "out": "0001"
      },
      {
        "in": "1100",
        "out": "1001"
      },
      {
        "in": "0010",
        "out": "0010"
      },
      {
        "in": "1010",
        "out": "1010"
      },
      {
        "in": "0110",
        "out": "0011"
      },
      {
        "in": "1110",
        "out": "1011"
      },
      {
        "in": "0001",
        "out": "0100"
      },
      {
        "in": "1001",
        "out": "1100"
      },
      {
        "in": "0101",
        "out": "0101"
      },
      {
        "in": "1101",
        "out": "1101"
      },
      {
        "in": "0011",
        "out": "0110"
      },
      {
        "in": "1011",
        "out": "1110"
      },
      {
        "in": "0111",
        "out": "0111"
      },
      {
        "in": "1111",
        "out": "1111"
      }
    ]
  },
  "InverseOfUncallStatementInUncalledModule": {
    "inputCircuit": "module grandChild(inout a(2), inout b(2)) a += b; a ^= 1 module child(inout a(2), inout b(2)) uncall grandChild(a, b); b ^= 1 module main(inout a(2), inout b(2)) uncall child(a, b)",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0010"
      },
      {
        "in": "1000",
        "out": "1110"
      },
      {
        "in": "0100",
        "out": "0110"
      },
      {
        "in": "1100",
        "out": "1010"
      },
      {
        "in": "0010",
        "out": "1000"
      },
      {
        "in": "1010",
        "out": "0000"
      },
      {
        "in": "0110",
        "out": "1100"
      },
      {
        "in": "1110",
        "out": "0100"
      },
      {
        "in": "0001",
        "out": "0111"
      },
      {
        "in": "1001",
        "out": "1011"
      },
      {
        "in": "0101",
        "out": "0011"
      },
      {
        "in": "1101",
        "out": "1111"
      },
      {
        "in": "0011",
        "out": "1101"
      },
      {
        "in": "1011",
        "out": "0101"
      },
      {
        "in": "0111",
        "out": "1001"
      },
      {
        "in": "1111",
        "out": "0001"
      }
    ]
  },
  "InverseOfUnaryAssignStatementUsingIncrementOperationInUncalledModule": {
    "inputCircuit": "module child(inout a(2)) ++= a module main(inout a(2)) uncall child(a)",
    "simulationRuns": [
      {
        "in": "00",
        "out": "11"
      },
      {
        "in": "10",
        "out": "00"
      },
      {
        "in": "01",
        "out": "10"
      },
      {
        "in": "11",
        "out": "01"
      }
    ]
  },
  "InverseOfUnaryAssignStatementUsingDecrementOperationInUncalledModule": {
    "inputCircuit": "module child(inout a(2)) --= a module main(inout a(2)) uncall child(a)",
    "simulationRuns": [
      {
        "in": "00",
        "out": "10"
      },
      {
        "in": "10",
        "out": "01"
      },
      {
        "in": "01",
        "out": "11"
      },
      {
        "in": "11",
        "out": "00"
      }
    ]
  },
  "InverseOfUnaryAssignStatementUsingBitwiseNegationOperationInUncalledModule": {
    "inputCircuit": "module child(inout a(2)) ~= a module main(inout a(2)) uncall child(a)",
    "simulationRuns": [
      {
        "in": "00",
        "out": "11"
      },
      {
        "in": "10",
        "out": "01"
      },
      {
        "in": "01",
        "out": "10"
      },
      {
        "in": "11",
        "out": "00"
      }
    ]
  },
  "InverseOfMultipleStatementsInUncalledModule": {
    "inputCircuit": "module child(inout a(3)) --= a; if a.1 then a.0 <=> a.1 else a.0 <=> a.2 fi a.1; ++= a module main(inout a(3)) uncall child(a)",
    "simulationRuns": [
      {
        "in": "000",
        "out": "000"
      },
      {
        "in": "100",
        "out": "100"
      },
      {
        "in": "010",
        "out": "101"
      },
      {
        "in": "110",
        "out": "010"
      },
      {
        "in": "001",
        "out": "001"
      },
      {
        "in": "101",
        "out": "010"
      },
      {
        "in": "011",
        "out": "011"
      },
      {
        "in": "111",
        "out": "011"
      }
    ]
  }
}
