#include "registers.h"
/**
 * @brief: FLEXSPI Memory Map/Register, 27.7, p.1695
 * All registers can be accessed with 8-bit, 16-bit, and 32-bit width
 * operations. Neverchange the setting value of reserved fields in control
 * registers. Changing the value ofreserved fields may impact the normal
 * functioning of the controller.
 *
 * NOTE: For usage that FlexSPI is capable of accessing sensitivememory
 * contents, protection should be done to FlexSPIcontroller using resource
 * isolation (e.g. XRDC2, XRDC, RDC) or any kind of equivalent partition control
 * via SCFW, to makesure only trusted software be allowed to access the FlexSPI
 * controller register interface
 *
 * FlexSPI base address: 402A_8000h
 * FlexSPI2 base address: 402A_4000h
 **/
// 32bit access to FlexSPI + FlexSPI2
#define FLEXSPI_32BASE0x0 MAP_32BIT_REGISTER(0x402a8000) // FLEXSPI 32bit
#define FLEXSPI2_32BASE0x0 MAP_32BIT_REGISTER(0x402a4000) // FLEXSPI2 32bit

// 16 bit access to FlexSPI + FlexSPI2
#define FLEXSPI_16BASE0x0 MAP_16BIT_REGISTER(0x402a8000) // FLEXSPI 16bit
#define FLEXSPI2_16BASE0x0 MAP_16BIT_REGISTER(0x402a4000) // FLEXSPI2 16bit

// 8bit access to FlexSPI
#define FLEXSPI_8BASE0x0 MAP_8BIT_REGISTER(0x402a8000) // FLEXSPI 8bit 0x0
#define FLEXSPI_8BASE0x60 MAP_8BIT_REGISTER(0x402a8060) // FLEXSPI 8bit 0x60
#define FLEXSPI_8BASE0xa0 MAP_8BIT_REGISTER(0x402a80a0) // FLEXSPI 8bit 0xa0
#define FLEXSPI_8BASE0xe0 MAP_8BIT_REGISTER(0x402a80e0) // FLEXSPI 8bit 0xe0
#define FLEXSPI_8BASE0x120 MAP_8BIT_REGISTER(0x402a8120) // FLEXSPI 8bit 0x120
#define FLEXSPI_8BASE0x160 MAP_8BIT_REGISTER(0x402a8160) // FLEXSPI 8bit 0x160
#define FLEXSPI_8BASE0x1a0 MAP_8BIT_REGISTER(0x402a81a0) // FLEXSPI 8bit 0x1a0
#define FLEXSPI_8BASE0x1e0 MAP_8BIT_REGISTER(0x402a81e0) // FLEXSPI 8bit 0x1e0
#define FLEXSPI_8BASE0x220 MAP_8BIT_REGISTER(0x402a8220) // FLEXSPI 8bit 0x220
#define FLEXSPI_8BASE0x260 MAP_8BIT_REGISTER(0x402a8260) // FLEXSPI 8bit 0x260
#define FLEXSPI_8BASE0x2a0 MAP_8BIT_REGISTER(0x402a82a0) // FLEXSPI 8bit 0x2a0
#define FLEXSPI_8BASE0x2e0 MAP_8BIT_REGISTER(0x402a82e0) // FLEXSPI 8bit 0x2e0
#define FLEXSPI_8BASE0x320 MAP_8BIT_REGISTER(0x402a8320) // FLEXSPI 8bit 0x320

// 8bit access to FlexSPI2
#define FLEXSPI2_8BASE0x0 MAP_8BIT_REGISTER(0x402a4000) // FLEXSPI2 8bit 0x0
#define FLEXSPI2_8BASE0x60 MAP_8BIT_REGISTER(0x402a4060) // FLEXSPI2 8bit 0x60
#define FLEXSPI2_8BASE0xa0 MAP_8BIT_REGISTER(0x402a40a0) // FLEXSPI2 8bit 0xa0
#define FLEXSPI2_8BASE0xe0 MAP_8BIT_REGISTER(0x402a40e0) // FLEXSPI2 8bit 0xe0
#define FLEXSPI2_8BASE0x120 MAP_8BIT_REGISTER(0x402a4120) // FLEXSPI2 8bit 0x120
#define FLEXSPI2_8BASE0x160 MAP_8BIT_REGISTER(0x402a4160) // FLEXSPI2 8bit 0x160
#define FLEXSPI2_8BASE0x1a0 MAP_8BIT_REGISTER(0x402a41a0) // FLEXSPI2 8bit 0x1a0
#define FLEXSPI2_8BASE0x1e0 MAP_8BIT_REGISTER(0x402a41e0) // FLEXSPI2 8bit 0x1e0
#define FLEXSPI2_8BASE0x220 MAP_8BIT_REGISTER(0x402a4220) // FLEXSPI2 8bit 0x220
#define FLEXSPI2_8BASE0x260 MAP_8BIT_REGISTER(0x402a4260) // FLEXSPI2 8bit 0x260
#define FLEXSPI2_8BASE0x2a0 MAP_8BIT_REGISTER(0x402a42a0) // FLEXSPI2 8bit 0x2a0
#define FLEXSPI2_8BASE0x2e0 MAP_8BIT_REGISTER(0x402a42e0) // FLEXSPI2 8bit 0x2e0
#define FLEXSPI2_8BASE0x320 MAP_8BIT_REGISTER(0x402a4320) // FLEXSPI2 8bit 0x320

/**
 * @brief: FLEXSPI1 8bit adressess
 * (Add offsets on a 4/1, meaning 4 per 1 already defined below)
 **/
// 8BIT Register pointers to FLEXSPI2
#define b8t_FLEXSPI_MCR0 FLEXSPI_8BASE0x0._0x000 // Module Control Register 0
#define b8t_FLEXSPI_MCR1 FLEXSPI_8BASE0x0._0x004 // Module Control Register 1
#define b8t_FLEXSPI_MCR2 FLEXSPI_8BASE0x0._0x008 // Module Control Register 2
#define b8t_FLEXSPI_AHBCR FLEXSPI_8BASE0x0._0x00c // AHB Bus Control Register
#define b8t_FLEXSPI_INTEN FLEXSPI_8BASE0x0._0x010 // Interrupt Enable Register
#define b8t_FLEXSPI_INTR FLEXSPI_8BASE0x0._0x014 // Interrupt Register
#define b8t_FLEXSPI_LUTKEY FLEXSPI_8BASE0x0._0x018 // LUT Key Register
#define b8t_FLEXSPI_LUTCR FLEXSPI_8BASE0x0._0x01c // LUT Control Register
#define b8t_FLEXSPI_AHB_RXBUF0 FLEXSPI_8BASE0x0._0x020 // RXBUF0 Ctrl. Reg.
#define b8t_FLEXSPI_AHB_RXBUF1 FLEXSPI_8BASE0x0._0x024 // RXBUF1 Ctrl. Reg.
#define b8t_FLEXSPI_AHB_RXBUF2 FLEXSPI_8BASE0x0._0x028 // RXBUF2 Ctrl. Reg.
#define b8t_FLEXSPI_AHB_RXBUF3 FLEXSPI_8BASE0x0._0x02c // RXBUF3 Ctrl. Reg.
#define b8t_FLEXSPI_FLSHA1_CR0 FLEXSPI_8BASE0x60._0x000 // Flash Ctrl Reg. 0
#define b8t_FLEXSPI_FLSHA2_CR0 FLEXSPI_8BASE0x60._0x004 // Flash Ctrl Reg. 0
#define b8t_FLEXSPI_FLSHB1_CR0 FLEXSPI_8BASE0x60._0x008 // Flash Ctrl Reg. 0
#define b8t_FLEXSPI_FLSHB2_CR0 FLEXSPI_8BASE0x60._0x00c // Flash Ctrl Reg. 0
#define b8t_FLEXSPI_FLSHA1_CR1 FLEXSPI_8BASE0x60._0x010 // Flash Ctrl Reg. 1
#define b8t_FLEXSPI_FLSHA2_CR1 FLEXSPI_8BASE0x60._0x014 // Flash Ctrl Reg. 1
#define b8t_FLEXSPI_FLSHB1_CR1 FLEXSPI_8BASE0x60._0x018 // Flash Ctrl Reg. 1
#define b8t_FLEXSPI_FLSHB2_CR1 FLEXSPI_8BASE0x60._0x01c // Flash Ctrl Reg. 1
#define b8t_FLEXSPI_FLSHA1_CR2 FLEXSPI_8BASE0x60._0x020 // Flash Ctrl Reg. 2
#define b8t_FLEXSPI_FLSHA2_CR2 FLEXSPI_8BASE0x60._0x024 // Flash Ctrl Reg. 2
#define b8t_FLEXSPI_FLSHB1_CR2 FLEXSPI_8BASE0x60._0x028 // Flash Ctrl Reg. 2
#define b8t_FLEXSPI_FLSHB2_CR2 FLEXSPI_8BASE0x60._0x02c // Flash Ctrl Reg. 2
#define b8t_FLEXSPI_FLSH_CR4 FLEXSPI_8BASE0x60._0x034 // Flash Control Reg. 4
#define b8t_FLEXSPI_IPCR0 FLEXSPI_8BASE0xa0._0x000 // IP Control Register
#define b8t_FLEXSPI_IPCR1 FLEXSPI_8BASE0xa0._0x004 // IP Control Register
#define b8t_FLEXSPI_IPCMD FLEXSPI_8BASE0xa0._0x010 // IP CMD Register
#define b8t_FLEXSPI_IPRXCR FLEXSPI_8BASE0xa0._0x018 // RX FIFO Control Register
#define b8t_FLEXSPI_IPTXCR FLEXSPI_8BASE0xa0._0x01c // TX FIFO Control Register
#define b8t_FLEXSPI_DLLACR FLEXSPI_8BASE0xa0._0x020 // DDLA Control Register
#define b8t_FLEXSPI_DLLBCR FLEXSPI_8BASE0xa0._0x024 // DDLB Control Register
#define b8t_FLEXSPI_STAT0 FLEXSPI_8BASE0xe0._0x000 // Status Register 0
#define b8t_FLEXSPI_STAT1 FLEXSPI_8BASE0xe0._0x004 // Status Register 1
#define b8t_FLEXSPI_STAT2 FLEXSPI_8BASE0xe0._0x008 // Status Register 2
#define b8t_FLEXSPI_AHB_SUSPND FLEXSPI_8BASE0xe0._0x00c // Suspend Stat. Reg.

// FLEXSPI2 FIFO Status Register
#define b8t_FLEXSPI_RXSR FLEXSPI_8BASE0xe0._0x010 // RX FIFO Status Register
#define b8t_FLEXSPI_TXSR FLEXSPI_8BASE0xe0._0x01c // TX FIFO Status Register

// FLEXSPI2 RX FIFO Data Register 0-31
// Offset:  100h + (a × 4h), a = [0,31]
#define b8t_FLEXSPI_RX_FDR00 FLEXSPI_8BASE0xe0._0x020 // RX FIFO, IPS bus 00
#define b8t_FLEXSPI_RX_FDR01 FLEXSPI_8BASE0xe0._0x024 // RX FIFO, IPS bus 01
#define b8t_FLEXSPI_RX_FDR02 FLEXSPI_8BASE0xe0._0x028 // RX FIFO, IPS bus 02
#define b8t_FLEXSPI_RX_FDR03 FLEXSPI_8BASE0xe0._0x02c // RX FIFO, IPS bus 03
#define b8t_FLEXSPI_RX_FDR04 FLEXSPI_8BASE0xe0._0x030 // RX FIFO, IPS bus 04
#define b8t_FLEXSPI_RX_FDR05 FLEXSPI_8BASE0xe0._0x034 // RX FIFO, IPS bus 05
#define b8t_FLEXSPI_RX_FDR06 FLEXSPI_8BASE0xe0._0x038 // RX FIFO, IPS bus 06
#define b8t_FLEXSPI_RX_FDR07 FLEXSPI_8BASE0xe0._0x03c // RX FIFO, IPS bus 07
#define b8t_FLEXSPI_RX_FDR08 FLEXSPI_8BASE0x120._0x000 // RX FIFO, IPS bus 09
#define b8t_FLEXSPI_RX_FDR09 FLEXSPI_8BASE0x120._0x004 // RX FIFO, IPS bus 09
#define b8t_FLEXSPI_RX_FDR10 FLEXSPI_8BASE0x120._0x008 // RX FIFO, IPS bus 10
#define b8t_FLEXSPI_RX_FDR11 FLEXSPI_8BASE0x120._0x00c // RX FIFO, IPS bus 11
#define b8t_FLEXSPI_RX_FDR12 FLEXSPI_8BASE0x120._0x010 // RX FIFO, IPS bus 12
#define b8t_FLEXSPI_RX_FDR13 FLEXSPI_8BASE0x120._0x014 // RX FIFO, IPS bus 13
#define b8t_FLEXSPI_RX_FDR14 FLEXSPI_8BASE0x120._0x018 // RX FIFO, IPS bus 14
#define b8t_FLEXSPI_RX_FDR15 FLEXSPI_8BASE0x120._0x01c // RX FIFO, IPS bus 15
#define b8t_FLEXSPI_RX_FDR16 FLEXSPI_8BASE0x120._0x020 // RX FIFO, IPS bus 16
#define b8t_FLEXSPI_RX_FDR17 FLEXSPI_8BASE0x120._0x024 // RX FIFO, IPS bus 17
#define b8t_FLEXSPI_RX_FDR18 FLEXSPI_8BASE0x120._0x028 // RX FIFO, IPS bus 18
#define b8t_FLEXSPI_RX_FDR19 FLEXSPI_8BASE0x120._0x02c // RX FIFO, IPS bus 19
#define b8t_FLEXSPI_RX_FDR20 FLEXSPI_8BASE0x120._0x030 // RX FIFO, IPS bus 20
#define b8t_FLEXSPI_RX_FDR21 FLEXSPI_8BASE0x120._0x034 // RX FIFO, IPS bus 21
#define b8t_FLEXSPI_RX_FDR22 FLEXSPI_8BASE0x120._0x038 // RX FIFO, IPS bus 22
#define b8t_FLEXSPI_RX_FDR23 FLEXSPI_8BASE0x120._0x03c // RX FIFO, IPS bus 23
#define b8t_FLEXSPI_RX_FDR24 FLEXSPI_8BASE0x160._0x000 // RX FIFO, IPS bus 24
#define b8t_FLEXSPI_RX_FDR25 FLEXSPI_8BASE0x160._0x004 // RX FIFO, IPS bus 25
#define b8t_FLEXSPI_RX_FDR26 FLEXSPI_8BASE0x160._0x008 // RX FIFO, IPS bus 26
#define b8t_FLEXSPI_RX_FDR27 FLEXSPI_8BASE0x160._0x00c // RX FIFO, IPS bus 27
#define b8t_FLEXSPI_RX_FDR28 FLEXSPI_8BASE0x160._0x010 // RX FIFO, IPS bus 28
#define b8t_FLEXSPI_RX_FDR29 FLEXSPI_8BASE0x160._0x014 // RX FIFO, IPS bus 29
#define b8t_FLEXSPI_RX_FDR30 FLEXSPI_8BASE0x160._0x018 // RX FIFO, IPS bus 30
#define b8t_FLEXSPI_RX_FDR31 FLEXSPI_8BASE0x160._0x01c // RX FIFO, IPS bus 31

// Flex SPI RX FIFO Data Register 0-31
// 180h + (a × 4h), a = [0,31]
#define b8t_FLEXSPI_TX_FDR00 FLEXSPI_8BASE0x160._0x020 // TX FIFO, IPS bus 00
#define b8t_FLEXSPI_TX_FDR01 FLEXSPI_8BASE0x160._0x024 // TX FIFO, IPS bus 01
#define b8t_FLEXSPI_TX_FDR02 FLEXSPI_8BASE0x160._0x028 // TX FIFO, IPS bus 02
#define b8t_FLEXSPI_TX_FDR03 FLEXSPI_8BASE0x160._0x02c // TX FIFO, IPS bus 03
#define b8t_FLEXSPI_TX_FDR04 FLEXSPI_8BASE0x160._0x030 // TX FIFO, IPS bus 04
#define b8t_FLEXSPI_TX_FDR05 FLEXSPI_8BASE0x160._0x034 // TX FIFO, IPS bus 05
#define b8t_FLEXSPI_TX_FDR06 FLEXSPI_8BASE0x160._0x038 // TX FIFO, IPS bus 06
#define b8t_FLEXSPI_TX_FDR07 FLEXSPI_8BASE0x160._0x03c // TX FIFO, IPS bus 07
#define b8t_FLEXSPI_TX_FDR08 FLEXSPI_8BASE0x1a0._0x000 // TX FIFO, IPS bus 09
#define b8t_FLEXSPI_TX_FDR09 FLEXSPI_8BASE0x1a0._0x004 // TX FIFO, IPS bus 09
#define b8t_FLEXSPI_TX_FDR10 FLEXSPI_8BASE0x1a0._0x008 // TX FIFO, IPS bus 10
#define b8t_FLEXSPI_TX_FDR11 FLEXSPI_8BASE0x1a0._0x00c // TX FIFO, IPS bus 11
#define b8t_FLEXSPI_TX_FDR12 FLEXSPI_8BASE0x1a0._0x010 // TX FIFO, IPS bus 12
#define b8t_FLEXSPI_TX_FDR13 FLEXSPI_8BASE0x1a0._0x014 // TX FIFO, IPS bus 13
#define b8t_FLEXSPI_TX_FDR14 FLEXSPI_8BASE0x1a0._0x018 // TX FIFO, IPS bus 14
#define b8t_FLEXSPI_TX_FDR15 FLEXSPI_8BASE0x1a0._0x01c // TX FIFO, IPS bus 15
#define b8t_FLEXSPI_TX_FDR16 FLEXSPI_8BASE0x1a0._0x020 // TX FIFO, IPS bus 16
#define b8t_FLEXSPI_TX_FDR17 FLEXSPI_8BASE0x1a0._0x024 // TX FIFO, IPS bus 17
#define b8t_FLEXSPI_TX_FDR18 FLEXSPI_8BASE0x1a0._0x028 // TX FIFO, IPS bus 18
#define b8t_FLEXSPI_TX_FDR19 FLEXSPI_8BASE0x1a0._0x02c // TX FIFO, IPS bus 19
#define b8t_FLEXSPI_TX_FDR20 FLEXSPI_8BASE0x1a0._0x030 // TX FIFO, IPS bus 20
#define b8t_FLEXSPI_TX_FDR21 FLEXSPI_8BASE0x1a0._0x034 // TX FIFO, IPS bus 21
#define b8t_FLEXSPI_TX_FDR22 FLEXSPI_8BASE0x1a0._0x038 // TX FIFO, IPS bus 22
#define b8t_FLEXSPI_TX_FDR23 FLEXSPI_8BASE0x1a0._0x03c // TX FIFO, IPS bus 23
#define b8t_FLEXSPI_TX_FDR24 FLEXSPI_8BASE0x1e0._0x000 // TX FIFO, IPS bus 24
#define b8t_FLEXSPI_TX_FDR25 FLEXSPI_8BASE0x1e0._0x004 // TX FIFO, IPS bus 25
#define b8t_FLEXSPI_TX_FDR26 FLEXSPI_8BASE0x1e0._0x008 // TX FIFO, IPS bus 26
#define b8t_FLEXSPI_TX_FDR27 FLEXSPI_8BASE0x1e0._0x00c // TX FIFO, IPS bus 27
#define b8t_FLEXSPI_TX_FDR28 FLEXSPI_8BASE0x1e0._0x010 // TX FIFO, IPS bus 28
#define b8t_FLEXSPI_TX_FDR29 FLEXSPI_8BASE0x1e0._0x014 // TX FIFO, IPS bus 29
#define b8t_FLEXSPI_TX_FDR30 FLEXSPI_8BASE0x1e0._0x018 // TX FIFO, IPS bus 30
#define b8t_FLEXSPI_TX_FDR31 FLEXSPI_8BASE0x1e0._0x01c // TX FIFO, IPS bus 31

//// 200h + (a × 4h), a = [0,63]
#define b8t_FLEXSPI_LUT00 FLEXSPI_8BASE0x1e0._0x020 // LookUpTable 00
#define b8t_FLEXSPI_LUT01 FLEXSPI_8BASE0x1e0._0x024 // LookUpTable 01
#define b8t_FLEXSPI_LUT02 FLEXSPI_8BASE0x1e0._0x028 // LookUpTable 02
#define b8t_FLEXSPI_LUT03 FLEXSPI_8BASE0x1e0._0x02c // LookUpTable 03
#define b8t_FLEXSPI_LUT04 FLEXSPI_8BASE0x1e0._0x030 // LookUpTable 04
#define b8t_FLEXSPI_LUT05 FLEXSPI_8BASE0x1e0._0x034 // LookUpTable 05
#define b8t_FLEXSPI_LUT06 FLEXSPI_8BASE0x1e0._0x038 // LookUpTable 06
#define b8t_FLEXSPI_LUT07 FLEXSPI_8BASE0x1e0._0x03c // LookUpTable 07
#define b8t_FLEXSPI_LUT08 FLEXSPI_8BASE0x220._0x000 // LookUpTable 08
#define b8t_FLEXSPI_LUT09 FLEXSPI_8BASE0x220._0x004 // LookUpTable 09
#define b8t_FLEXSPI_LUT10 FLEXSPI_8BASE0x220._0x008 // LookUpTable 10
#define b8t_FLEXSPI_LUT11 FLEXSPI_8BASE0x220._0x00c // LookUpTable 11
#define b8t_FLEXSPI_LUT12 FLEXSPI_8BASE0x220._0x010 // LookUpTable 12
#define b8t_FLEXSPI_LUT13 FLEXSPI_8BASE0x220._0x014 // LookUpTable 13
#define b8t_FLEXSPI_LUT14 FLEXSPI_8BASE0x220._0x018 // LookUpTable 14
#define b8t_FLEXSPI_LUT15 FLEXSPI_8BASE0x220._0x01c // LookUpTable 15
#define b8t_FLEXSPI_LUT16 FLEXSPI_8BASE0x220._0x020 // LookUpTable 16
#define b8t_FLEXSPI_LUT17 FLEXSPI_8BASE0x220._0x024 // LookUpTable 17
#define b8t_FLEXSPI_LUT18 FLEXSPI_8BASE0x220._0x028 // LookUpTable 18
#define b8t_FLEXSPI_LUT19 FLEXSPI_8BASE0x220._0x02c // LookUpTable 19
#define b8t_FLEXSPI_LUT20 FLEXSPI_8BASE0x220._0x030 // LookUpTable 20
#define b8t_FLEXSPI_LUT21 FLEXSPI_8BASE0x220._0x034 // LookUpTable 21
#define b8t_FLEXSPI_LUT22 FLEXSPI_8BASE0x220._0x038 // LookUpTable 22
#define b8t_FLEXSPI_LUT23 FLEXSPI_8BASE0x220._0x03c // LookUpTable 23
#define b8t_FLEXSPI_LUT24 FLEXSPI_8BASE0x260._0x000 // LookUpTable 24
#define b8t_FLEXSPI_LUT25 FLEXSPI_8BASE0x260._0x004 // LookUpTable 25
#define b8t_FLEXSPI_LUT26 FLEXSPI_8BASE0x260._0x008 // LookUpTable 26
#define b8t_FLEXSPI_LUT27 FLEXSPI_8BASE0x260._0x00c // LookUpTable 27
#define b8t_FLEXSPI_LUT28 FLEXSPI_8BASE0x260._0x010 // LookUpTable 28
#define b8t_FLEXSPI_LUT29 FLEXSPI_8BASE0x260._0x014 // LookUpTable 29
#define b8t_FLEXSPI_LUT30 FLEXSPI_8BASE0x260._0x018 // LookUpTable 30
#define b8t_FLEXSPI_LUT31 FLEXSPI_8BASE0x260._0x01c // LookUpTable 31
#define b8t_FLEXSPI_LUT32 FLEXSPI_8BASE0x260._0x020 // LookUpTable 32
#define b8t_FLEXSPI_LUT33 FLEXSPI_8BASE0x260._0x024 // LookUpTable 33
#define b8t_FLEXSPI_LUT34 FLEXSPI_8BASE0x260._0x028 // LookUpTable 34
#define b8t_FLEXSPI_LUT35 FLEXSPI_8BASE0x260._0x02c // LookUpTable 35
#define b8t_FLEXSPI_LUT36 FLEXSPI_8BASE0x260._0x030 // LookUpTable 36
#define b8t_FLEXSPI_LUT37 FLEXSPI_8BASE0x260._0x034 // LookUpTable 37
#define b8t_FLEXSPI_LUT38 FLEXSPI_8BASE0x260._0x038 // LookUpTable 38
#define b8t_FLEXSPI_LUT39 FLEXSPI_8BASE0x260._0x03c // LookUpTable 39
#define b8t_FLEXSPI_LUT40 FLEXSPI_8BASE0x2a0._0x000 // LookUpTable 40
#define b8t_FLEXSPI_LUT41 FLEXSPI_8BASE0x2a0._0x004 // LookUpTable 41
#define b8t_FLEXSPI_LUT42 FLEXSPI_8BASE0x2a0._0x008 // LookUpTable 42
#define b8t_FLEXSPI_LUT43 FLEXSPI_8BASE0x2a0._0x00c // LookUpTable 43
#define b8t_FLEXSPI_LUT44 FLEXSPI_8BASE0x2a0._0x010 // LookUpTable 44
#define b8t_FLEXSPI_LUT45 FLEXSPI_8BASE0x2a0._0x014 // LookUpTable 45
#define b8t_FLEXSPI_LUT46 FLEXSPI_8BASE0x2a0._0x018 // LookUpTable 46
#define b8t_FLEXSPI_LUT47 FLEXSPI_8BASE0x2a0._0x01c // LookUpTable 47
#define b8t_FLEXSPI_LUT48 FLEXSPI_8BASE0x2a0._0x020 // LookUpTable 48
#define b8t_FLEXSPI_LUT49 FLEXSPI_8BASE0x2a0._0x024 // LookUpTable 49
#define b8t_FLEXSPI_LUT50 FLEXSPI_8BASE0x2a0._0x028 // LookUpTable 50
#define b8t_FLEXSPI_LUT51 FLEXSPI_8BASE0x2a0._0x02c // LookUpTable 51
#define b8t_FLEXSPI_LUT52 FLEXSPI_8BASE0x2a0._0x030 // LookUpTable 52
#define b8t_FLEXSPI_LUT53 FLEXSPI_8BASE0x2a0._0x034 // LookUpTable 53
#define b8t_FLEXSPI_LUT54 FLEXSPI_8BASE0x2a0._0x038 // LookUpTable 54
#define b8t_FLEXSPI_LUT55 FLEXSPI_8BASE0x2a0._0x03c // LookUpTable 55
#define b8t_FLEXSPI_LUT56 FLEXSPI_8BASE0x2e0._0x000 // LookUpTable 56
#define b8t_FLEXSPI_LUT57 FLEXSPI_8BASE0x2e0._0x004 // LookUpTable 57
#define b8t_FLEXSPI_LUT58 FLEXSPI_8BASE0x2e0._0x008 // LookUpTable 58
#define b8t_FLEXSPI_LUT59 FLEXSPI_8BASE0x2e0._0x00c // LookUpTable 59
#define b8t_FLEXSPI_LUT60 FLEXSPI_8BASE0x2e0._0x010 // LookUpTable 60
#define b8t_FLEXSPI_LUT61 FLEXSPI_8BASE0x2e0._0x014 // LookUpTable 61
#define b8t_FLEXSPI_LUT62 FLEXSPI_8BASE0x2e0._0x018 // LookUpTable 62
#define b8t_FLEXSPI_LUT63 FLEXSPI_8BASE0x2e0._0x01c // LookUpTable 63

/**
 * @brief: FLEXSPI2
 **/
// 8BIT Register pointers to FLEXSPI2
#define b8t_FLEXSPI2_MCR0 FLEXSPI2_8BASE0x0._0x000 // Module Control Register 0
#define b8t_FLEXSPI2_MCR1 FLEXSPI2_8BASE0x0._0x004 // Module Control Register 1
#define b8t_FLEXSPI2_MCR2 FLEXSPI2_8BASE0x0._0x008 // Module Control Register 2
#define b8t_FLEXSPI2_AHBCR FLEXSPI2_8BASE0x0._0x00c // AHB Bus Control Register
#define b8t_FLEXSPI2_INTEN FLEXSPI2_8BASE0x0._0x010 // Interrupt Enable Register
#define b8t_FLEXSPI2_INTR FLEXSPI2_8BASE0x0._0x014 // Interrupt Register
#define b8t_FLEXSPI2_LUTKEY FLEXSPI2_8BASE0x0._0x018 // LUT Key Register
#define b8t_FLEXSPI2_LUTCR FLEXSPI2_8BASE0x0._0x01c // LUT Control Register
#define b8t_FLEXSPI2_AHB_RXBUF0 FLEXSPI2_8BASE0x0._0x020 // RXBUF0 Ctrl. Reg.
#define b8t_FLEXSPI2_AHB_RXBUF1 FLEXSPI2_8BASE0x0._0x024 // RXBUF1 Ctrl. Reg.
#define b8t_FLEXSPI2_AHB_RXBUF2 FLEXSPI2_8BASE0x0._0x028 // RXBUF2 Ctrl. Reg.
#define b8t_FLEXSPI2_AHB_RXBUF3 FLEXSPI2_8BASE0x0._0x02c // RXBUF3 Ctrl. Reg.
#define b8t_FLEXSPI2_FLSHA1_CR0 FLEXSPI2_8BASE0x60._0x000 // Flash Ctrl Reg. 0
#define b8t_FLEXSPI2_FLSHA2_CR0 FLEXSPI2_8BASE0x60._0x004 // Flash Ctrl Reg. 0
#define b8t_FLEXSPI2_FLSHB1_CR0 FLEXSPI2_8BASE0x60._0x008 // Flash Ctrl Reg. 0
#define b8t_FLEXSPI2_FLSHB2_CR0 FLEXSPI2_8BASE0x60._0x00c // Flash Ctrl Reg. 0
#define b8t_FLEXSPI2_FLSHA1_CR1 FLEXSPI2_8BASE0x60._0x010 // Flash Ctrl Reg. 1
#define b8t_FLEXSPI2_FLSHA2_CR1 FLEXSPI2_8BASE0x60._0x014 // Flash Ctrl Reg. 1
#define b8t_FLEXSPI2_FLSHB1_CR1 FLEXSPI2_8BASE0x60._0x018 // Flash Ctrl Reg. 1
#define b8t_FLEXSPI2_FLSHB2_CR1 FLEXSPI2_8BASE0x60._0x01c // Flash Ctrl Reg. 1
#define b8t_FLEXSPI2_FLSHA1_CR2 FLEXSPI2_8BASE0x60._0x020 // Flash Ctrl Reg. 2
#define b8t_FLEXSPI2_FLSHA2_CR2 FLEXSPI2_8BASE0x60._0x024 // Flash Ctrl Reg. 2
#define b8t_FLEXSPI2_FLSHB1_CR2 FLEXSPI2_8BASE0x60._0x028 // Flash Ctrl Reg. 2
#define b8t_FLEXSPI2_FLSHB2_CR2 FLEXSPI2_8BASE0x60._0x02c // Flash Ctrl Reg. 2
#define b8t_FLEXSPI2_FLSH_CR4 FLEXSPI2_8BASE0x60._0x034 // Flash Control Reg. 4
#define b8t_FLEXSPI2_IPCR0 FLEXSPI2_8BASE0xa0._0x000 // IP Control Register
#define b8t_FLEXSPI2_IPCR1 FLEXSPI2_8BASE0xa0._0x004 // IP Control Register
#define b8t_FLEXSPI2_IPCMD FLEXSPI2_8BASE0xa0._0x010 // IP CMD Register
#define b8t_FLEXSPI2_IPRXCR                                                    \
  FLEXSPI2_8BASE0xa0._0x018 // RX FIFO Control Register
#define b8t_FLEXSPI2_IPTXCR FLEXSPI2_8BASE0xa0._0x01c // TX FIFO Ctrl Reg.
#define b8t_FLEXSPI2_DLLACR FLEXSPI2_8BASE0xa0._0x020 // DDLA Control Register
#define b8t_FLEXSPI2_DLLBCR FLEXSPI2_8BASE0xa0._0x024 // DLLB Control Register
#define b8t_FLEXSPI2_STAT0 FLEXSPI2_8BASE0xe0._0x000 // Status Register 0
#define b8t_FLEXSPI2_STAT1 FLEXSPI2_8BASE0xe0._0x004 // Status Register 1
#define b8t_FLEXSPI2_STAT2 FLEXSPI2_8BASE0xe0._0x008 // Status Register 2
#define b8t_FLEXSPI2_AHB_SUSPND FLEXSPI2_8BASE0xe0._0x00c // Suspend Stat. Reg.

// FLEXSPI2 FIFO Status Register
#define b8t_FLEXSPI2_RXSR FLEXSPI2_8BASE0xe0._0x010 // RX FIFO Status Register
#define b8t_FLEXSPI2_TXSR FLEXSPI2_8BASE0xe0._0x01c // TX FIFO Status Register

// FLEXSPI2 RX FIFO Data Register 0-31
// Offset:  100h + (a × 4h), a = [0,31]
#define b8t_FLEXSPI2_RX_FDR00 FLEXSPI2_8BASE0xe0._0x020 // RX FIFO, IPS bus 00
#define b8t_FLEXSPI2_RX_FDR01 FLEXSPI2_8BASE0xe0._0x024 // RX FIFO, IPS bus 01
#define b8t_FLEXSPI2_RX_FDR02 FLEXSPI2_8BASE0xe0._0x028 // RX FIFO, IPS bus 02
#define b8t_FLEXSPI2_RX_FDR03 FLEXSPI2_8BASE0xe0._0x02c // RX FIFO, IPS bus 03
#define b8t_FLEXSPI2_RX_FDR04 FLEXSPI2_8BASE0xe0._0x030 // RX FIFO, IPS bus 04
#define b8t_FLEXSPI2_RX_FDR05 FLEXSPI2_8BASE0xe0._0x034 // RX FIFO, IPS bus 05
#define b8t_FLEXSPI2_RX_FDR06 FLEXSPI2_8BASE0xe0._0x038 // RX FIFO, IPS bus 06
#define b8t_FLEXSPI2_RX_FDR07 FLEXSPI2_8BASE0xe0._0x03c // RX FIFO, IPS bus 07
#define b8t_FLEXSPI2_RX_FDR08 FLEXSPI2_8BASE0x120._0x000 // RX FIFO, IPS bus 09
#define b8t_FLEXSPI2_RX_FDR09 FLEXSPI2_8BASE0x120._0x004 // RX FIFO, IPS bus 09
#define b8t_FLEXSPI2_RX_FDR10 FLEXSPI2_8BASE0x120._0x008 // RX FIFO, IPS bus 10
#define b8t_FLEXSPI2_RX_FDR11 FLEXSPI2_8BASE0x120._0x00c // RX FIFO, IPS bus 11
#define b8t_FLEXSPI2_RX_FDR12 FLEXSPI2_8BASE0x120._0x010 // RX FIFO, IPS bus 12
#define b8t_FLEXSPI2_RX_FDR13 FLEXSPI2_8BASE0x120._0x014 // RX FIFO, IPS bus 13
#define b8t_FLEXSPI2_RX_FDR14 FLEXSPI2_8BASE0x120._0x018 // RX FIFO, IPS bus 14
#define b8t_FLEXSPI2_RX_FDR15 FLEXSPI2_8BASE0x120._0x01c // RX FIFO, IPS bus 15
#define b8t_FLEXSPI2_RX_FDR16 FLEXSPI2_8BASE0x120._0x020 // RX FIFO, IPS bus 16
#define b8t_FLEXSPI2_RX_FDR17 FLEXSPI2_8BASE0x120._0x024 // RX FIFO, IPS bus 17
#define b8t_FLEXSPI2_RX_FDR18 FLEXSPI2_8BASE0x120._0x028 // RX FIFO, IPS bus 18
#define b8t_FLEXSPI2_RX_FDR19 FLEXSPI2_8BASE0x120._0x02c // RX FIFO, IPS bus 19
#define b8t_FLEXSPI2_RX_FDR20 FLEXSPI2_8BASE0x120._0x030 // RX FIFO, IPS bus 20
#define b8t_FLEXSPI2_RX_FDR21 FLEXSPI2_8BASE0x120._0x034 // RX FIFO, IPS bus 21
#define b8t_FLEXSPI2_RX_FDR22 FLEXSPI2_8BASE0x120._0x038 // RX FIFO, IPS bus 22
#define b8t_FLEXSPI2_RX_FDR23 FLEXSPI2_8BASE0x120._0x03c // RX FIFO, IPS bus 23
#define b8t_FLEXSPI2_RX_FDR24 FLEXSPI2_8BASE0x160._0x000 // RX FIFO, IPS bus 24
#define b8t_FLEXSPI2_RX_FDR25 FLEXSPI2_8BASE0x160._0x004 // RX FIFO, IPS bus 25
#define b8t_FLEXSPI2_RX_FDR26 FLEXSPI2_8BASE0x160._0x008 // RX FIFO, IPS bus 26
#define b8t_FLEXSPI2_RX_FDR27 FLEXSPI2_8BASE0x160._0x00c // RX FIFO, IPS bus 27
#define b8t_FLEXSPI2_RX_FDR28 FLEXSPI2_8BASE0x160._0x010 // RX FIFO, IPS bus 28
#define b8t_FLEXSPI2_RX_FDR29 FLEXSPI2_8BASE0x160._0x014 // RX FIFO, IPS bus 29
#define b8t_FLEXSPI2_RX_FDR30 FLEXSPI2_8BASE0x160._0x018 // RX FIFO, IPS bus 30
#define b8t_FLEXSPI2_RX_FDR31 FLEXSPI2_8BASE0x160._0x01c // RX FIFO, IPS bus 31

// Flex SPI RX FIFO Data Register 0-31
// 180h + (a × 4h), a = [0,31]
#define b8t_FLEXSPI2_TX_FDR00 FLEXSPI2_8BASE0x160._0x020 // TX FIFO, IPS bus 00
#define b8t_FLEXSPI2_TX_FDR01 FLEXSPI2_8BASE0x160._0x024 // TX FIFO, IPS bus 01
#define b8t_FLEXSPI2_TX_FDR02 FLEXSPI2_8BASE0x160._0x028 // TX FIFO, IPS bus 02
#define b8t_FLEXSPI2_TX_FDR03 FLEXSPI2_8BASE0x160._0x02c // TX FIFO, IPS bus 03
#define b8t_FLEXSPI2_TX_FDR04 FLEXSPI2_8BASE0x160._0x030 // TX FIFO, IPS bus 04
#define b8t_FLEXSPI2_TX_FDR05 FLEXSPI2_8BASE0x160._0x034 // TX FIFO, IPS bus 05
#define b8t_FLEXSPI2_TX_FDR06 FLEXSPI2_8BASE0x160._0x038 // TX FIFO, IPS bus 06
#define b8t_FLEXSPI2_TX_FDR07 FLEXSPI2_8BASE0x160._0x03c // TX FIFO, IPS bus 07
#define b8t_FLEXSPI2_TX_FDR08 FLEXSPI2_8BASE0x1a0._0x000 // TX FIFO, IPS bus 09
#define b8t_FLEXSPI2_TX_FDR09 FLEXSPI2_8BASE0x1a0._0x004 // TX FIFO, IPS bus 09
#define b8t_FLEXSPI2_TX_FDR10 FLEXSPI2_8BASE0x1a0._0x008 // TX FIFO, IPS bus 10
#define b8t_FLEXSPI2_TX_FDR11 FLEXSPI2_8BASE0x1a0._0x00c // TX FIFO, IPS bus 11
#define b8t_FLEXSPI2_TX_FDR12 FLEXSPI2_8BASE0x1a0._0x010 // TX FIFO, IPS bus 12
#define b8t_FLEXSPI2_TX_FDR13 FLEXSPI2_8BASE0x1a0._0x014 // TX FIFO, IPS bus 13
#define b8t_FLEXSPI2_TX_FDR14 FLEXSPI2_8BASE0x1a0._0x018 // TX FIFO, IPS bus 14
#define b8t_FLEXSPI2_TX_FDR15 FLEXSPI2_8BASE0x1a0._0x01c // TX FIFO, IPS bus 15
#define b8t_FLEXSPI2_TX_FDR16 FLEXSPI2_8BASE0x1a0._0x020 // TX FIFO, IPS bus 16
#define b8t_FLEXSPI2_TX_FDR17 FLEXSPI2_8BASE0x1a0._0x024 // TX FIFO, IPS bus 17
#define b8t_FLEXSPI2_TX_FDR18 FLEXSPI2_8BASE0x1a0._0x028 // TX FIFO, IPS bus 18
#define b8t_FLEXSPI2_TX_FDR19 FLEXSPI2_8BASE0x1a0._0x02c // TX FIFO, IPS bus 19
#define b8t_FLEXSPI2_TX_FDR20 FLEXSPI2_8BASE0x1a0._0x030 // TX FIFO, IPS bus 20
#define b8t_FLEXSPI2_TX_FDR21 FLEXSPI2_8BASE0x1a0._0x034 // TX FIFO, IPS bus 21
#define b8t_FLEXSPI2_TX_FDR22 FLEXSPI2_8BASE0x1a0._0x038 // TX FIFO, IPS bus 22
#define b8t_FLEXSPI2_TX_FDR23 FLEXSPI2_8BASE0x1a0._0x03c // TX FIFO, IPS bus 23
#define b8t_FLEXSPI2_TX_FDR24 FLEXSPI2_8BASE0x1e0._0x000 // TX FIFO, IPS bus 24
#define b8t_FLEXSPI2_TX_FDR25 FLEXSPI2_8BASE0x1e0._0x004 // TX FIFO, IPS bus 25
#define b8t_FLEXSPI2_TX_FDR26 FLEXSPI2_8BASE0x1e0._0x008 // TX FIFO, IPS bus 26
#define b8t_FLEXSPI2_TX_FDR27 FLEXSPI2_8BASE0x1e0._0x00c // TX FIFO, IPS bus 27
#define b8t_FLEXSPI2_TX_FDR28 FLEXSPI2_8BASE0x1e0._0x010 // TX FIFO, IPS bus 28
#define b8t_FLEXSPI2_TX_FDR29 FLEXSPI2_8BASE0x1e0._0x014 // TX FIFO, IPS bus 29
#define b8t_FLEXSPI2_TX_FDR30 FLEXSPI2_8BASE0x1e0._0x018 // TX FIFO, IPS bus 30
#define b8t_FLEXSPI2_TX_FDR31 FLEXSPI2_8BASE0x1e0._0x01c // TX FIFO, IPS bus 31

//// 200h + (a × 4h), a = [0,63]
#define b8t_FLEXSPI2_LUT00 FLEXSPI2_8BASE0x1e0._0x020 // LookUpTable 00
#define b8t_FLEXSPI2_LUT01 FLEXSPI2_8BASE0x1e0._0x024 // LookUpTable 01
#define b8t_FLEXSPI2_LUT02 FLEXSPI2_8BASE0x1e0._0x028 // LookUpTable 02
#define b8t_FLEXSPI2_LUT03 FLEXSPI2_8BASE0x1e0._0x02c // LookUpTable 03
#define b8t_FLEXSPI2_LUT04 FLEXSPI2_8BASE0x1e0._0x030 // LookUpTable 04
#define b8t_FLEXSPI2_LUT05 FLEXSPI2_8BASE0x1e0._0x034 // LookUpTable 05
#define b8t_FLEXSPI2_LUT06 FLEXSPI2_8BASE0x1e0._0x038 // LookUpTable 06
#define b8t_FLEXSPI2_LUT07 FLEXSPI2_8BASE0x1e0._0x03c // LookUpTable 07
#define b8t_FLEXSPI2_LUT08 FLEXSPI2_8BASE0x220._0x000 // LookUpTable 08
#define b8t_FLEXSPI2_LUT09 FLEXSPI2_8BASE0x220._0x004 // LookUpTable 09
#define b8t_FLEXSPI2_LUT10 FLEXSPI2_8BASE0x220._0x008 // LookUpTable 10
#define b8t_FLEXSPI2_LUT11 FLEXSPI2_8BASE0x220._0x00c // LookUpTable 11
#define b8t_FLEXSPI2_LUT12 FLEXSPI2_8BASE0x220._0x010 // LookUpTable 12
#define b8t_FLEXSPI2_LUT13 FLEXSPI2_8BASE0x220._0x014 // LookUpTable 13
#define b8t_FLEXSPI2_LUT14 FLEXSPI2_8BASE0x220._0x018 // LookUpTable 14
#define b8t_FLEXSPI2_LUT15 FLEXSPI2_8BASE0x220._0x01c // LookUpTable 15
#define b8t_FLEXSPI2_LUT16 FLEXSPI2_8BASE0x220._0x020 // LookUpTable 16
#define b8t_FLEXSPI2_LUT17 FLEXSPI2_8BASE0x220._0x024 // LookUpTable 17
#define b8t_FLEXSPI2_LUT18 FLEXSPI2_8BASE0x220._0x028 // LookUpTable 18
#define b8t_FLEXSPI2_LUT19 FLEXSPI2_8BASE0x220._0x02c // LookUpTable 19
#define b8t_FLEXSPI2_LUT20 FLEXSPI2_8BASE0x220._0x030 // LookUpTable 20
#define b8t_FLEXSPI2_LUT21 FLEXSPI2_8BASE0x220._0x034 // LookUpTable 21
#define b8t_FLEXSPI2_LUT22 FLEXSPI2_8BASE0x220._0x038 // LookUpTable 22
#define b8t_FLEXSPI2_LUT23 FLEXSPI2_8BASE0x220._0x03c // LookUpTable 23
#define b8t_FLEXSPI2_LUT24 FLEXSPI2_8BASE0x260._0x000 // LookUpTable 24
#define b8t_FLEXSPI2_LUT25 FLEXSPI2_8BASE0x260._0x004 // LookUpTable 25
#define b8t_FLEXSPI2_LUT26 FLEXSPI2_8BASE0x260._0x008 // LookUpTable 26
#define b8t_FLEXSPI2_LUT27 FLEXSPI2_8BASE0x260._0x00c // LookUpTable 27
#define b8t_FLEXSPI2_LUT28 FLEXSPI2_8BASE0x260._0x010 // LookUpTable 28
#define b8t_FLEXSPI2_LUT29 FLEXSPI2_8BASE0x260._0x014 // LookUpTable 29
#define b8t_FLEXSPI2_LUT30 FLEXSPI2_8BASE0x260._0x018 // LookUpTable 30
#define b8t_FLEXSPI2_LUT31 FLEXSPI2_8BASE0x260._0x01c // LookUpTable 31
#define b8t_FLEXSPI2_LUT32 FLEXSPI2_8BASE0x260._0x020 // LookUpTable 32
#define b8t_FLEXSPI2_LUT33 FLEXSPI2_8BASE0x260._0x024 // LookUpTable 33
#define b8t_FLEXSPI2_LUT34 FLEXSPI2_8BASE0x260._0x028 // LookUpTable 34
#define b8t_FLEXSPI2_LUT35 FLEXSPI2_8BASE0x260._0x02c // LookUpTable 35
#define b8t_FLEXSPI2_LUT36 FLEXSPI2_8BASE0x260._0x030 // LookUpTable 36
#define b8t_FLEXSPI2_LUT37 FLEXSPI2_8BASE0x260._0x034 // LookUpTable 37
#define b8t_FLEXSPI2_LUT38 FLEXSPI2_8BASE0x260._0x038 // LookUpTable 38
#define b8t_FLEXSPI2_LUT39 FLEXSPI2_8BASE0x260._0x03c // LookUpTable 39
#define b8t_FLEXSPI2_LUT40 FLEXSPI2_8BASE0x2a0._0x000 // LookUpTable 40
#define b8t_FLEXSPI2_LUT41 FLEXSPI2_8BASE0x2a0._0x004 // LookUpTable 41
#define b8t_FLEXSPI2_LUT42 FLEXSPI2_8BASE0x2a0._0x008 // LookUpTable 42
#define b8t_FLEXSPI2_LUT43 FLEXSPI2_8BASE0x2a0._0x00c // LookUpTable 43
#define b8t_FLEXSPI2_LUT44 FLEXSPI2_8BASE0x2a0._0x010 // LookUpTable 44
#define b8t_FLEXSPI2_LUT45 FLEXSPI2_8BASE0x2a0._0x014 // LookUpTable 45
#define b8t_FLEXSPI2_LUT46 FLEXSPI2_8BASE0x2a0._0x018 // LookUpTable 46
#define b8t_FLEXSPI2_LUT47 FLEXSPI2_8BASE0x2a0._0x01c // LookUpTable 47
#define b8t_FLEXSPI2_LUT48 FLEXSPI2_8BASE0x2a0._0x020 // LookUpTable 48
#define b8t_FLEXSPI2_LUT49 FLEXSPI2_8BASE0x2a0._0x024 // LookUpTable 49
#define b8t_FLEXSPI2_LUT50 FLEXSPI2_8BASE0x2a0._0x028 // LookUpTable 50
#define b8t_FLEXSPI2_LUT51 FLEXSPI2_8BASE0x2a0._0x02c // LookUpTable 51
#define b8t_FLEXSPI2_LUT52 FLEXSPI2_8BASE0x2a0._0x030 // LookUpTable 52
#define b8t_FLEXSPI2_LUT53 FLEXSPI2_8BASE0x2a0._0x034 // LookUpTable 53
#define b8t_FLEXSPI2_LUT54 FLEXSPI2_8BASE0x2a0._0x038 // LookUpTable 54
#define b8t_FLEXSPI2_LUT55 FLEXSPI2_8BASE0x2a0._0x03c // LookUpTable 55
#define b8t_FLEXSPI2_LUT56 FLEXSPI2_8BASE0x2e0._0x000 // LookUpTable 56
#define b8t_FLEXSPI2_LUT57 FLEXSPI2_8BASE0x2e0._0x004 // LookUpTable 57
#define b8t_FLEXSPI2_LUT58 FLEXSPI2_8BASE0x2e0._0x008 // LookUpTable 58
#define b8t_FLEXSPI2_LUT59 FLEXSPI2_8BASE0x2e0._0x00c // LookUpTable 59
#define b8t_FLEXSPI2_LUT60 FLEXSPI2_8BASE0x2e0._0x010 // LookUpTable 60
#define b8t_FLEXSPI2_LUT61 FLEXSPI2_8BASE0x2e0._0x014 // LookUpTable 61
#define b8t_FLEXSPI2_LUT62 FLEXSPI2_8BASE0x2e0._0x018 // LookUpTable 62
#define b8t_FLEXSPI2_LUT63 FLEXSPI2_8BASE0x2e0._0x01c // LookUpTable 63

/**
 * @brief: FLEXSPI1 16BIT ADDRESSES
 * (Add offsets on a 2/1, meaning 2 per 1 already defined below)
 **/
// 16BIT Register pointers to FLEXSPI
#define b16t_FLEXSPI_MCR0 FLEXSPI_16BASE0x0._0x0000 // Module Control Register 0
#define b16t_FLEXSPI_MCR1 FLEXSPI_16BASE0x0._0x0004 // Module Control Register 1
#define b16t_FLEXSPI_MCR2 FLEXSPI_16BASE0x0._0x0008 // Module Control Register 2
#define b16t_FLEXSPI_AHBCR FLEXSPI_16BASE0x0._0x000c // AHB Bus Control Register
#define b16t_FLEXSPI_INTEN FLEXSPI_16BASE0x0._0x0010 // Interrupt Enable Reg.
#define b16t_FLEXSPI_INTR FLEXSPI_16BASE0x0._0x0014 // Interrupt Register
#define b16t_FLEXSPI_LUTKEY FLEXSPI_16BASE0x0._0x0018 // LUT Key Register
#define b16t_FLEXSPI_LUTCR FLEXSPI_16BASE0x0._0x001c // LUT Control Register
#define b16t_FLEXSPI_AHB_RXBUF0 FLEXSPI_16BASE0x0._0x0020 // RXBUF0 Ctrl. Reg.
#define b16t_FLEXSPI_AHB_RXBUF1 FLEXSPI_16BASE0x0._0x0024 // RXBUF1 Ctrl. Reg.
#define b16t_FLEXSPI_AHB_RXBUF2 FLEXSPI_16BASE0x0._0x0028 // RXBUF2 Ctrl. Reg.
#define b16t_FLEXSPI_AHB_RXBUF3 FLEXSPI_16BASE0x0._0x002c // RXBUF3 Ctrl. Reg.
#define b16t_FLEXSPI_FLSHA1_CR0 FLEXSPI_16BASE0x0._0x0060 // Flash Ctrl Reg. 0
#define b16t_FLEXSPI_FLSHA2_CR0 FLEXSPI_16BASE0x0._0x0064 // Flash Ctrl Reg. 0
#define b16t_FLEXSPI_FLSHB1_CR0 FLEXSPI_16BASE0x0._0x0068 // Flash Ctrl Reg. 0
#define b16t_FLEXSPI_FLSHB2_CR0 FLEXSPI_16BASE0x0._0x006c // Flash Ctrl Reg. 0
#define b16t_FLEXSPI_FLSHA1_CR1 FLEXSPI_16BASE0x0._0x0070 // Flash Ctrl Reg. 1
#define b16t_FLEXSPI_FLSHA2_CR1 FLEXSPI_16BASE0x0._0x0074 // Flash Ctrl Reg. 1
#define b16t_FLEXSPI_FLSHB1_CR1 FLEXSPI_16BASE0x0._0x0078 // Flash Ctrl Reg. 1
#define b16t_FLEXSPI_FLSHB2_CR1 FLEXSPI_16BASE0x0._0x007c // Flash Ctrl Reg. 1
#define b16t_FLEXSPI_FLSHA1_CR2 FLEXSPI_16BASE0x0._0x0080 // Flash Ctrl Reg. 2
#define b16t_FLEXSPI_FLSHA2_CR2 FLEXSPI_16BASE0x0._0x0084 // Flash Ctrl Reg. 2
#define b16t_FLEXSPI_FLSHB1_CR2 FLEXSPI_16BASE0x0._0x0088 // Flash Ctrl Reg. 2
#define b16t_FLEXSPI_FLSHB2_CR2 FLEXSPI_16BASE0x0._0x008c // Flash Ctrl Reg. 2
#define b16t_FLEXSPI_FLSH_CR4 FLEXSPI_16BASE0x0._0x0094 // Flash Control Reg. 4
#define b16t_FLEXSPI_IPCR0 FLEXSPI_16BASE0x0._0x00a0 // IP Control Register
#define b16t_FLEXSPI_IPCR1 FLEXSPI_16BASE0x0._0x00a4 // IP Control Register
#define b16t_FLEXSPI_IPCMD FLEXSPI_16BASE0x0._0x00b0 // IP CMD Register
#define b16t_FLEXSPI_IPRXCR FLEXSPI_16BASE0x0._0x00b8 // RX FIFO Ctrl Reg.
#define b16t_FLEXSPI_IPTXCR FLEXSPI_16BASE0x0._0x00bc // TX FIFO Ctrl Reg.
#define b16t_FLEXSPI_DLLACR FLEXSPI_16BASE0x0._0x00c0 // DDLA Control Register
#define b16t_FLEXSPI_DLLBCR FLEXSPI_16BASE0x0._0x00c4 // DLLB Control Register
#define b16t_FLEXSPI_STAT0 FLEXSPI_16BASE0x0._0x00e0 // Status Register 0
#define b16t_FLEXSPI_STAT1 FLEXSPI_16BASE0x0._0x00e4 // Status Register 1
#define b16t_FLEXSPI_STAT2 FLEXSPI_16BASE0x0._0x00e8 // Status Register 2
#define b16t_FLEXSPI_AHB_SUSPND FLEXSPI_16BASE0x0._0x00ec // Suspend Stat. Reg.

// FLEXSPI2 FIFO Status Register
#define b16t_FLEXSPI_RXSR FLEXSPI_16BASE0x0._0x0010 // RX FIFO Status Register
#define b16t_FLEXSPI_TXSR FLEXSPI_16BASE0x0._0x001c // TX FIFO Status Register

// FLEXSPI2 RX FIFO Data Register 0-31
// Offset:  100h + (a × 4h), a = [0,31]
#define b16t_FLEXSPI_RX_FDR00 FLEXSPI_16BASE0x0._0x0100 // RX FIFO, IPS bus 00
#define b16t_FLEXSPI_RX_FDR01 FLEXSPI_16BASE0x0._0x0104 // RX FIFO, IPS bus 01
#define b16t_FLEXSPI_RX_FDR02 FLEXSPI_16BASE0x0._0x0108 // RX FIFO, IPS bus 02
#define b16t_FLEXSPI_RX_FDR03 FLEXSPI_16BASE0x0._0x010c // RX FIFO, IPS bus 03
#define b16t_FLEXSPI_RX_FDR04 FLEXSPI_16BASE0x0._0x0110 // RX FIFO, IPS bus 04
#define b16t_FLEXSPI_RX_FDR05 FLEXSPI_16BASE0x0._0x0114 // RX FIFO, IPS bus 05
#define b16t_FLEXSPI_RX_FDR06 FLEXSPI_16BASE0x0._0x0118 // RX FIFO, IPS bus 06
#define b16t_FLEXSPI_RX_FDR07 FLEXSPI_16BASE0x0._0x011c // RX FIFO, IPS bus 07
#define b16t_FLEXSPI_RX_FDR08 FLEXSPI_16BASE0x0._0x0120 // RX FIFO, IPS bus 09
#define b16t_FLEXSPI_RX_FDR09 FLEXSPI_16BASE0x0._0x0124 // RX FIFO, IPS bus 09
#define b16t_FLEXSPI_RX_FDR10 FLEXSPI_16BASE0x0._0x0128 // RX FIFO, IPS bus 10
#define b16t_FLEXSPI_RX_FDR11 FLEXSPI_16BASE0x0._0x012c // RX FIFO, IPS bus 11
#define b16t_FLEXSPI_RX_FDR12 FLEXSPI_16BASE0x0._0x0130 // RX FIFO, IPS bus 12
#define b16t_FLEXSPI_RX_FDR13 FLEXSPI_16BASE0x0._0x0134 // RX FIFO, IPS bus 13
#define b16t_FLEXSPI_RX_FDR14 FLEXSPI_16BASE0x0._0x0138 // RX FIFO, IPS bus 14
#define b16t_FLEXSPI_RX_FDR15 FLEXSPI_16BASE0x0._0x013c // RX FIFO, IPS bus 15
#define b16t_FLEXSPI_RX_FDR16 FLEXSPI_16BASE0x0._0x0140 // RX FIFO, IPS bus 16
#define b16t_FLEXSPI_RX_FDR17 FLEXSPI_16BASE0x0._0x0144 // RX FIFO, IPS bus 17
#define b16t_FLEXSPI_RX_FDR18 FLEXSPI_16BASE0x0._0x0148 // RX FIFO, IPS bus 18
#define b16t_FLEXSPI_RX_FDR19 FLEXSPI_16BASE0x0._0x014c // RX FIFO, IPS bus 19
#define b16t_FLEXSPI_RX_FDR20 FLEXSPI_16BASE0x0._0x0150 // RX FIFO, IPS bus 20
#define b16t_FLEXSPI_RX_FDR21 FLEXSPI_16BASE0x0._0x0154 // RX FIFO, IPS bus 21
#define b16t_FLEXSPI_RX_FDR22 FLEXSPI_16BASE0x0._0x0158 // RX FIFO, IPS bus 22
#define b16t_FLEXSPI_RX_FDR23 FLEXSPI_16BASE0x0._0x015c // RX FIFO, IPS bus 23
#define b16t_FLEXSPI_RX_FDR24 FLEXSPI_16BASE0x0._0x0160 // RX FIFO, IPS bus 24
#define b16t_FLEXSPI_RX_FDR25 FLEXSPI_16BASE0x0._0x0164 // RX FIFO, IPS bus 25
#define b16t_FLEXSPI_RX_FDR26 FLEXSPI_16BASE0x0._0x0168 // RX FIFO, IPS bus 26
#define b16t_FLEXSPI_RX_FDR27 FLEXSPI_16BASE0x0._0x016c // RX FIFO, IPS bus 27
#define b16t_FLEXSPI_RX_FDR28 FLEXSPI_16BASE0x0._0x0170 // RX FIFO, IPS bus 28
#define b16t_FLEXSPI_RX_FDR29 FLEXSPI_16BASE0x0._0x0174 // RX FIFO, IPS bus 29
#define b16t_FLEXSPI_RX_FDR30 FLEXSPI_16BASE0x0._0x0178 // RX FIFO, IPS bus 30
#define b16t_FLEXSPI_RX_FDR31 FLEXSPI_16BASE0x0._0x017c // RX FIFO, IPS bus 31

// Flex SPI RX FIFO Data Register 0-31
// 180h + (a × 4h), a = [0,31]
#define b16t_FLEXSPI_TX_FDR00 FLEXSPI_16BASE0x0._0x0180 // TX FIFO, IPS bus 00
#define b16t_FLEXSPI_TX_FDR01 FLEXSPI_16BASE0x0._0x0184 // TX FIFO, IPS bus 01
#define b16t_FLEXSPI_TX_FDR02 FLEXSPI_16BASE0x0._0x0188 // TX FIFO, IPS bus 02
#define b16t_FLEXSPI_TX_FDR03 FLEXSPI_16BASE0x0._0x018c // TX FIFO, IPS bus 03
#define b16t_FLEXSPI_TX_FDR04 FLEXSPI_16BASE0x0._0x0190 // TX FIFO, IPS bus 04
#define b16t_FLEXSPI_TX_FDR05 FLEXSPI_16BASE0x0._0x0194 // TX FIFO, IPS bus 05
#define b16t_FLEXSPI_TX_FDR06 FLEXSPI_16BASE0x0._0x0198 // TX FIFO, IPS bus 06
#define b16t_FLEXSPI_TX_FDR07 FLEXSPI_16BASE0x0._0x019c // TX FIFO, IPS bus 07
#define b16t_FLEXSPI_TX_FDR08 FLEXSPI_16BASE0x0._0x01a0 // TX FIFO, IPS bus 09
#define b16t_FLEXSPI_TX_FDR09 FLEXSPI_16BASE0x0._0x01a4 // TX FIFO, IPS bus 09
#define b16t_FLEXSPI_TX_FDR10 FLEXSPI_16BASE0x0._0x01a8 // TX FIFO, IPS bus 10
#define b16t_FLEXSPI_TX_FDR11 FLEXSPI_16BASE0x0._0x01ac // TX FIFO, IPS bus 11
#define b16t_FLEXSPI_TX_FDR12 FLEXSPI_16BASE0x0._0x01b0 // TX FIFO, IPS bus 12
#define b16t_FLEXSPI_TX_FDR13 FLEXSPI_16BASE0x0._0x01b4 // TX FIFO, IPS bus 13
#define b16t_FLEXSPI_TX_FDR14 FLEXSPI_16BASE0x0._0x01b8 // TX FIFO, IPS bus 14
#define b16t_FLEXSPI_TX_FDR15 FLEXSPI_16BASE0x0._0x01bc // TX FIFO, IPS bus 15
#define b16t_FLEXSPI_TX_FDR16 FLEXSPI_16BASE0x0._0x01c0 // TX FIFO, IPS bus 16
#define b16t_FLEXSPI_TX_FDR17 FLEXSPI_16BASE0x0._0x01c4 // TX FIFO, IPS bus 17
#define b16t_FLEXSPI_TX_FDR18 FLEXSPI_16BASE0x0._0x01c8 // TX FIFO, IPS bus 18
#define b16t_FLEXSPI_TX_FDR19 FLEXSPI_16BASE0x0._0x01cc // TX FIFO, IPS bus 19
#define b16t_FLEXSPI_TX_FDR20 FLEXSPI_16BASE0x0._0x01d0 // TX FIFO, IPS bus 20
#define b16t_FLEXSPI_TX_FDR21 FLEXSPI_16BASE0x0._0x01d4 // TX FIFO, IPS bus 21
#define b16t_FLEXSPI_TX_FDR22 FLEXSPI_16BASE0x0._0x01d8 // TX FIFO, IPS bus 22
#define b16t_FLEXSPI_TX_FDR23 FLEXSPI_16BASE0x0._0x01dc // TX FIFO, IPS bus 23
#define b16t_FLEXSPI_TX_FDR24 FLEXSPI_16BASE0x0._0x01e0 // TX FIFO, IPS bus 24
#define b16t_FLEXSPI_TX_FDR25 FLEXSPI_16BASE0x0._0x01e4 // TX FIFO, IPS bus 25
#define b16t_FLEXSPI_TX_FDR26 FLEXSPI_16BASE0x0._0x01e8 // TX FIFO, IPS bus 26
#define b16t_FLEXSPI_TX_FDR27 FLEXSPI_16BASE0x0._0x01ec // TX FIFO, IPS bus 27
#define b16t_FLEXSPI_TX_FDR28 FLEXSPI_16BASE0x0._0x01f0 // TX FIFO, IPS bus 28
#define b16t_FLEXSPI_TX_FDR29 FLEXSPI_16BASE0x0._0x01f4 // TX FIFO, IPS bus 29
#define b16t_FLEXSPI_TX_FDR30 FLEXSPI_16BASE0x0._0x01f8 // TX FIFO, IPS bus 30
#define b16t_FLEXSPI_TX_FDR31 FLEXSPI_16BASE0x0._0x01fc // TX FIFO, IPS bus 31

//// 200h + (a × 4h), a = [0,63]
#define b16t_FLEXSPI_LUT00 FLEXSPI_16BASE0x0._0x020 // LookUpTable 00
#define b16t_FLEXSPI_LUT01 FLEXSPI_16BASE0x0._0x024 // LookUpTable 01
#define b16t_FLEXSPI_LUT02 FLEXSPI_16BASE0x0._0x028 // LookUpTable 02
#define b16t_FLEXSPI_LUT03 FLEXSPI_16BASE0x0._0x02c // LookUpTable 03
#define b16t_FLEXSPI_LUT04 FLEXSPI_16BASE0x0._0x030 // LookUpTable 04
#define b16t_FLEXSPI_LUT05 FLEXSPI_16BASE0x0._0x034 // LookUpTable 05
#define b16t_FLEXSPI_LUT06 FLEXSPI_16BASE0x0._0x038 // LookUpTable 06
#define b16t_FLEXSPI_LUT07 FLEXSPI_16BASE0x0._0x03c // LookUpTable 07
#define b16t_FLEXSPI_LUT08 FLEXSPI_16BASE0x0._0x000 // LookUpTable 08
#define b16t_FLEXSPI_LUT09 FLEXSPI_16BASE0x0._0x004 // LookUpTable 09
#define b16t_FLEXSPI_LUT10 FLEXSPI_16BASE0x0._0x008 // LookUpTable 10
#define b16t_FLEXSPI_LUT11 FLEXSPI_16BASE0x0._0x00c // LookUpTable 11
#define b16t_FLEXSPI_LUT12 FLEXSPI_16BASE0x0._0x010 // LookUpTable 12
#define b16t_FLEXSPI_LUT13 FLEXSPI_16BASE0x0._0x014 // LookUpTable 13
#define b16t_FLEXSPI_LUT14 FLEXSPI_16BASE0x0._0x018 // LookUpTable 14
#define b16t_FLEXSPI_LUT15 FLEXSPI_16BASE0x0._0x01c // LookUpTable 15
#define b16t_FLEXSPI_LUT16 FLEXSPI_16BASE0x0._0x020 // LookUpTable 16
#define b16t_FLEXSPI_LUT17 FLEXSPI_16BASE0x0._0x024 // LookUpTable 17
#define b16t_FLEXSPI_LUT18 FLEXSPI_16BASE0x0._0x028 // LookUpTable 18
#define b16t_FLEXSPI_LUT19 FLEXSPI_16BASE0x0._0x02c // LookUpTable 19
#define b16t_FLEXSPI_LUT20 FLEXSPI_16BASE0x0._0x030 // LookUpTable 20
#define b16t_FLEXSPI_LUT21 FLEXSPI_16BASE0x0._0x034 // LookUpTable 21
#define b16t_FLEXSPI_LUT22 FLEXSPI_16BASE0x0._0x038 // LookUpTable 22
#define b16t_FLEXSPI_LUT23 FLEXSPI_16BASE0x0._0x03c // LookUpTable 23
#define b16t_FLEXSPI_LUT24 FLEXSPI_16BASE0x0._0x000 // LookUpTable 24
#define b16t_FLEXSPI_LUT25 FLEXSPI_16BASE0x0._0x004 // LookUpTable 25
#define b16t_FLEXSPI_LUT26 FLEXSPI_16BASE0x0._0x008 // LookUpTable 26
#define b16t_FLEXSPI_LUT27 FLEXSPI_16BASE0x0._0x00c // LookUpTable 27
#define b16t_FLEXSPI_LUT28 FLEXSPI_16BASE0x0._0x010 // LookUpTable 28
#define b16t_FLEXSPI_LUT29 FLEXSPI_16BASE0x0._0x014 // LookUpTable 29
#define b16t_FLEXSPI_LUT30 FLEXSPI_16BASE0x0._0x018 // LookUpTable 30
#define b16t_FLEXSPI_LUT31 FLEXSPI_16BASE0x0._0x01c // LookUpTable 31
#define b16t_FLEXSPI_LUT32 FLEXSPI_16BASE0x0._0x020 // LookUpTable 32
#define b16t_FLEXSPI_LUT33 FLEXSPI_16BASE0x0._0x024 // LookUpTable 33
#define b16t_FLEXSPI_LUT34 FLEXSPI_16BASE0x0._0x028 // LookUpTable 34
#define b16t_FLEXSPI_LUT35 FLEXSPI_16BASE0x0._0x02c // LookUpTable 35
#define b16t_FLEXSPI_LUT36 FLEXSPI_16BASE0x0._0x030 // LookUpTable 36
#define b16t_FLEXSPI_LUT37 FLEXSPI_16BASE0x0._0x034 // LookUpTable 37
#define b16t_FLEXSPI_LUT38 FLEXSPI_16BASE0x0._0x038 // LookUpTable 38
#define b16t_FLEXSPI_LUT39 FLEXSPI_16BASE0x0._0x03c // LookUpTable 39
#define b16t_FLEXSPI_LUT40 FLEXSPI_16BASE0x0._0x000 // LookUpTable 40
#define b16t_FLEXSPI_LUT41 FLEXSPI_16BASE0x0._0x004 // LookUpTable 41
#define b16t_FLEXSPI_LUT42 FLEXSPI_16BASE0x0._0x008 // LookUpTable 42
#define b16t_FLEXSPI_LUT43 FLEXSPI_16BASE0x0._0x00c // LookUpTable 43
#define b16t_FLEXSPI_LUT44 FLEXSPI_16BASE0x0._0x010 // LookUpTable 44
#define b16t_FLEXSPI_LUT45 FLEXSPI_16BASE0x0._0x014 // LookUpTable 45
#define b16t_FLEXSPI_LUT46 FLEXSPI_16BASE0x0._0x018 // LookUpTable 46
#define b16t_FLEXSPI_LUT47 FLEXSPI_16BASE0x0._0x01c // LookUpTable 47
#define b16t_FLEXSPI_LUT48 FLEXSPI_16BASE0x0._0x020 // LookUpTable 48
#define b16t_FLEXSPI_LUT49 FLEXSPI_16BASE0x0._0x024 // LookUpTable 49
#define b16t_FLEXSPI_LUT50 FLEXSPI_16BASE0x0._0x028 // LookUpTable 50
#define b16t_FLEXSPI_LUT51 FLEXSPI_16BASE0x0._0x02c // LookUpTable 51
#define b16t_FLEXSPI_LUT52 FLEXSPI_16BASE0x0._0x030 // LookUpTable 52
#define b16t_FLEXSPI_LUT53 FLEXSPI_16BASE0x0._0x034 // LookUpTable 53
#define b16t_FLEXSPI_LUT54 FLEXSPI_16BASE0x0._0x038 // LookUpTable 54
#define b16t_FLEXSPI_LUT55 FLEXSPI_16BASE0x0._0x03c // LookUpTable 55
#define b16t_FLEXSPI_LUT56 FLEXSPI_16BASE0x0._0x000 // LookUpTable 56
#define b16t_FLEXSPI_LUT57 FLEXSPI_16BASE0x0._0x004 // LookUpTable 57
#define b16t_FLEXSPI_LUT58 FLEXSPI_16BASE0x0._0x008 // LookUpTable 58
#define b16t_FLEXSPI_LUT59 FLEXSPI_16BASE0x0._0x00c // LookUpTable 59
#define b16t_FLEXSPI_LUT60 FLEXSPI_16BASE0x0._0x010 // LookUpTable 60
#define b16t_FLEXSPI_LUT61 FLEXSPI_16BASE0x0._0x014 // LookUpTable 61
#define b16t_FLEXSPI_LUT62 FLEXSPI_16BASE0x0._0x018 // LookUpTable 62
#define b16t_FLEXSPI_LUT63 FLEXSPI_16BASE0x0._0x01c // LookUpTable 63
/**
 * @brief: FLEXSPI2 16BIT ADDRESSES
 * (Add offsets on a 2/1, meaning 2 per 1 already defined below)
 **/

// 16BIT Register pointers to FLEXSPI2
#define b16t_FLEXSPI2_MCR0 FLEXSPI_16BASE0x0._0x0000 // Module Control Reg. 0
#define b16t_FLEXSPI2_MCR1 FLEXSPI_16BASE0x0._0x0004 // Module Control Reg. 1
#define b16t_FLEXSPI2_MCR2 FLEXSPI_16BASE0x0._0x0008 // Module Control Reg. 2
#define b16t_FLEXSPI2_AHBCR FLEXSPI_16BASE0x0._0x000c // AHB Bus Ctrl Reg.
#define b16t_FLEXSPI2_INTEN FLEXSPI_16BASE0x0._0x0010 // Interrupt Enable Reg.
#define b16t_FLEXSPI2_INTR FLEXSPI_16BASE0x0._0x0014 // Interrupt Register
#define b16t_FLEXSPI2_LUTKEY FLEXSPI_16BASE0x0._0x0018 // LUT Key Register
#define b16t_FLEXSPI2_LUTCR FLEXSPI_16BASE0x0._0x001c // LUT Control Register
#define b16t_FLEXSPI2_AHB_RXBUF0 FLEXSPI_16BASE0x0._0x0020 // RXBUF0 Ctrl. Reg.
#define b16t_FLEXSPI2_AHB_RXBUF1 FLEXSPI_16BASE0x0._0x0024 // RXBUF1 Ctrl. Reg.
#define b16t_FLEXSPI2_AHB_RXBUF2 FLEXSPI_16BASE0x0._0x0028 // RXBUF2 Ctrl. Reg.
#define b16t_FLEXSPI2_AHB_RXBUF3 FLEXSPI_16BASE0x0._0x002c // RXBUF3 Ctrl. Reg.
#define b16t_FLEXSPI2_FLSHA1_CR0 FLEXSPI_16BASE0x0._0x0060 // Flash Ctrl Reg. 0
#define b16t_FLEXSPI2_FLSHA2_CR0 FLEXSPI_16BASE0x0._0x0064 // Flash Ctrl Reg. 0
#define b16t_FLEXSPI2_FLSHB1_CR0 FLEXSPI_16BASE0x0._0x0068 // Flash Ctrl Reg. 0
#define b16t_FLEXSPI2_FLSHB2_CR0 FLEXSPI_16BASE0x0._0x006c // Flash Ctrl Reg. 0
#define b16t_FLEXSPI2_FLSHA1_CR1 FLEXSPI_16BASE0x0._0x0070 // Flash Ctrl Reg. 1
#define b16t_FLEXSPI2_FLSHA2_CR1 FLEXSPI_16BASE0x0._0x0074 // Flash Ctrl Reg. 1
#define b16t_FLEXSPI2_FLSHB1_CR1 FLEXSPI_16BASE0x0._0x0078 // Flash Ctrl Reg. 1
#define b16t_FLEXSPI2_FLSHB2_CR1 FLEXSPI_16BASE0x0._0x007c // Flash Ctrl Reg. 1
#define b16t_FLEXSPI2_FLSHA1_CR2 FLEXSPI_16BASE0x0._0x0080 // Flash Ctrl Reg. 2
#define b16t_FLEXSPI2_FLSHA2_CR2 FLEXSPI_16BASE0x0._0x0084 // Flash Ctrl Reg. 2
#define b16t_FLEXSPI2_FLSHB1_CR2 FLEXSPI_16BASE0x0._0x0088 // Flash Ctrl Reg. 2
#define b16t_FLEXSPI2_FLSHB2_CR2 FLEXSPI_16BASE0x0._0x008c // Flash Ctrl Reg. 2
#define b16t_FLEXSPI2_FLSH_CR4 FLEXSPI_16BASE0x0._0x0094 // Flash Control Reg. 4
#define b16t_FLEXSPI2_IPCR0 FLEXSPI_16BASE0x0._0x00a0 // IP Control Register
#define b16t_FLEXSPI2_IPCR1 FLEXSPI_16BASE0x0._0x00a4 // IP Control Register
#define b16t_FLEXSPI2_IPCMD FLEXSPI_16BASE0x0._0x00b0 // IP CMD Register
#define b16t_FLEXSPI2_IPRXCR FLEXSPI_16BASE0x0._0x00b8 // RX FIFO Ctrl Reg.
#define b16t_FLEXSPI2_IPTXCR FLEXSPI_16BASE0x0._0x00bc // TX FIFO Ctrl Reg.
#define b16t_FLEXSPI2_DLLACR FLEXSPI_16BASE0x0._0x00c0 // DDLA Control Register
#define b16t_FLEXSPI2_DLLBCR FLEXSPI_16BASE0x0._0x00c4 // DLLB Control Register
#define b16t_FLEXSPI2_STAT0 FLEXSPI_16BASE0x0._0x00e0 // Status Register 0
#define b16t_FLEXSPI2_STAT1 FLEXSPI_16BASE0x0._0x00e4 // Status Register 1
#define b16t_FLEXSPI2_STAT2 FLEXSPI_16BASE0x0._0x00e8 // Status Register 2
#define b16t_FLEXSPI2_AHB_SUSPND FLEXSPI_16BASE0x0._0x00ec // Suspend Stat. Reg.

// FLEXSPI2 FIFO Status Register
#define b16t_FLEXSPI2_RXSR FLEXSPI_16BASE0x0._0x0010 // RX FIFO Status Register
#define b16t_FLEXSPI2_TXSR FLEXSPI_16BASE0x0._0x001c // TX FIFO Status Register

// FLEXSPI2 RX FIFO Data Register 0-31
// Offset:  100h + (a × 4h), a = [0,31]
#define b16t_FLEXSPI2_RX_FDR00 FLEXSPI_16BASE0x0._0x0100 // RX FIFO, IPS bus 00
#define b16t_FLEXSPI2_RX_FDR01 FLEXSPI_16BASE0x0._0x0104 // RX FIFO, IPS bus 01
#define b16t_FLEXSPI2_RX_FDR02 FLEXSPI_16BASE0x0._0x0108 // RX FIFO, IPS bus 02
#define b16t_FLEXSPI2_RX_FDR03 FLEXSPI_16BASE0x0._0x010c // RX FIFO, IPS bus 03
#define b16t_FLEXSPI2_RX_FDR04 FLEXSPI_16BASE0x0._0x0110 // RX FIFO, IPS bus 04
#define b16t_FLEXSPI2_RX_FDR05 FLEXSPI_16BASE0x0._0x0114 // RX FIFO, IPS bus 05
#define b16t_FLEXSPI2_RX_FDR06 FLEXSPI_16BASE0x0._0x0118 // RX FIFO, IPS bus 06
#define b16t_FLEXSPI2_RX_FDR07 FLEXSPI_16BASE0x0._0x011c // RX FIFO, IPS bus 07
#define b16t_FLEXSPI2_RX_FDR08 FLEXSPI_16BASE0x0._0x0120 // RX FIFO, IPS bus 09
#define b16t_FLEXSPI2_RX_FDR09 FLEXSPI_16BASE0x0._0x0124 // RX FIFO, IPS bus 09
#define b16t_FLEXSPI2_RX_FDR10 FLEXSPI_16BASE0x0._0x0128 // RX FIFO, IPS bus 10
#define b16t_FLEXSPI2_RX_FDR11 FLEXSPI_16BASE0x0._0x012c // RX FIFO, IPS bus 11
#define b16t_FLEXSPI2_RX_FDR12 FLEXSPI_16BASE0x0._0x0130 // RX FIFO, IPS bus 12
#define b16t_FLEXSPI2_RX_FDR13 FLEXSPI_16BASE0x0._0x0134 // RX FIFO, IPS bus 13
#define b16t_FLEXSPI2_RX_FDR14 FLEXSPI_16BASE0x0._0x0138 // RX FIFO, IPS bus 14
#define b16t_FLEXSPI2_RX_FDR15 FLEXSPI_16BASE0x0._0x013c // RX FIFO, IPS bus 15
#define b16t_FLEXSPI2_RX_FDR16 FLEXSPI_16BASE0x0._0x0140 // RX FIFO, IPS bus 16
#define b16t_FLEXSPI2_RX_FDR17 FLEXSPI_16BASE0x0._0x0144 // RX FIFO, IPS bus 17
#define b16t_FLEXSPI2_RX_FDR18 FLEXSPI_16BASE0x0._0x0148 // RX FIFO, IPS bus 18
#define b16t_FLEXSPI2_RX_FDR19 FLEXSPI_16BASE0x0._0x014c // RX FIFO, IPS bus 19
#define b16t_FLEXSPI2_RX_FDR20 FLEXSPI_16BASE0x0._0x0150 // RX FIFO, IPS bus 20
#define b16t_FLEXSPI2_RX_FDR21 FLEXSPI_16BASE0x0._0x0154 // RX FIFO, IPS bus 21
#define b16t_FLEXSPI2_RX_FDR22 FLEXSPI_16BASE0x0._0x0158 // RX FIFO, IPS bus 22
#define b16t_FLEXSPI2_RX_FDR23 FLEXSPI_16BASE0x0._0x015c // RX FIFO, IPS bus 23
#define b16t_FLEXSPI2_RX_FDR24 FLEXSPI_16BASE0x0._0x0160 // RX FIFO, IPS bus 24
#define b16t_FLEXSPI2_RX_FDR25 FLEXSPI_16BASE0x0._0x0164 // RX FIFO, IPS bus 25
#define b16t_FLEXSPI2_RX_FDR26 FLEXSPI_16BASE0x0._0x0168 // RX FIFO, IPS bus 26
#define b16t_FLEXSPI2_RX_FDR27 FLEXSPI_16BASE0x0._0x016c // RX FIFO, IPS bus 27
#define b16t_FLEXSPI2_RX_FDR28 FLEXSPI_16BASE0x0._0x0170 // RX FIFO, IPS bus 28
#define b16t_FLEXSPI2_RX_FDR29 FLEXSPI_16BASE0x0._0x0174 // RX FIFO, IPS bus 29
#define b16t_FLEXSPI2_RX_FDR30 FLEXSPI_16BASE0x0._0x0178 // RX FIFO, IPS bus 30
#define b16t_FLEXSPI2_RX_FDR31 FLEXSPI_16BASE0x0._0x017c // RX FIFO, IPS bus 31

// Flex SPI RX FIFO Data Register 0-31
// 180h + (a × 4h), a = [0,31]
#define b16t_FLEXSPI2_TX_FDR00 FLEXSPI_16BASE0x0._0x0180 // TX FIFO, IPS bus 00
#define b16t_FLEXSPI2_TX_FDR01 FLEXSPI_16BASE0x0._0x0184 // TX FIFO, IPS bus 01
#define b16t_FLEXSPI2_TX_FDR02 FLEXSPI_16BASE0x0._0x0188 // TX FIFO, IPS bus 02
#define b16t_FLEXSPI2_TX_FDR03 FLEXSPI_16BASE0x0._0x018c // TX FIFO, IPS bus 03
#define b16t_FLEXSPI2_TX_FDR04 FLEXSPI_16BASE0x0._0x0190 // TX FIFO, IPS bus 04
#define b16t_FLEXSPI2_TX_FDR05 FLEXSPI_16BASE0x0._0x0194 // TX FIFO, IPS bus 05
#define b16t_FLEXSPI2_TX_FDR06 FLEXSPI_16BASE0x0._0x0198 // TX FIFO, IPS bus 06
#define b16t_FLEXSPI2_TX_FDR07 FLEXSPI_16BASE0x0._0x019c // TX FIFO, IPS bus 07
#define b16t_FLEXSPI2_TX_FDR08 FLEXSPI_16BASE0x0._0x01a0 // TX FIFO, IPS bus 09
#define b16t_FLEXSPI2_TX_FDR09 FLEXSPI_16BASE0x0._0x01a4 // TX FIFO, IPS bus 09
#define b16t_FLEXSPI2_TX_FDR10 FLEXSPI_16BASE0x0._0x01a8 // TX FIFO, IPS bus 10
#define b16t_FLEXSPI2_TX_FDR11 FLEXSPI_16BASE0x0._0x01ac // TX FIFO, IPS bus 11
#define b16t_FLEXSPI2_TX_FDR12 FLEXSPI_16BASE0x0._0x01b0 // TX FIFO, IPS bus 12
#define b16t_FLEXSPI2_TX_FDR13 FLEXSPI_16BASE0x0._0x01b4 // TX FIFO, IPS bus 13
#define b16t_FLEXSPI2_TX_FDR14 FLEXSPI_16BASE0x0._0x01b8 // TX FIFO, IPS bus 14
#define b16t_FLEXSPI2_TX_FDR15 FLEXSPI_16BASE0x0._0x01bc // TX FIFO, IPS bus 15
#define b16t_FLEXSPI2_TX_FDR16 FLEXSPI_16BASE0x0._0x01c0 // TX FIFO, IPS bus 16
#define b16t_FLEXSPI2_TX_FDR17 FLEXSPI_16BASE0x0._0x01c4 // TX FIFO, IPS bus 17
#define b16t_FLEXSPI2_TX_FDR18 FLEXSPI_16BASE0x0._0x01c8 // TX FIFO, IPS bus 18
#define b16t_FLEXSPI2_TX_FDR19 FLEXSPI_16BASE0x0._0x01cc // TX FIFO, IPS bus 19
#define b16t_FLEXSPI2_TX_FDR20 FLEXSPI_16BASE0x0._0x01d0 // TX FIFO, IPS bus 20
#define b16t_FLEXSPI2_TX_FDR21 FLEXSPI_16BASE0x0._0x01d4 // TX FIFO, IPS bus 21
#define b16t_FLEXSPI2_TX_FDR22 FLEXSPI_16BASE0x0._0x01d8 // TX FIFO, IPS bus 22
#define b16t_FLEXSPI2_TX_FDR23 FLEXSPI_16BASE0x0._0x01dc // TX FIFO, IPS bus 23
#define b16t_FLEXSPI2_TX_FDR24 FLEXSPI_16BASE0x0._0x01e0 // TX FIFO, IPS bus 24
#define b16t_FLEXSPI2_TX_FDR25 FLEXSPI_16BASE0x0._0x01e4 // TX FIFO, IPS bus 25
#define b16t_FLEXSPI2_TX_FDR26 FLEXSPI_16BASE0x0._0x01e8 // TX FIFO, IPS bus 26
#define b16t_FLEXSPI2_TX_FDR27 FLEXSPI_16BASE0x0._0x01ec // TX FIFO, IPS bus 27
#define b16t_FLEXSPI2_TX_FDR28 FLEXSPI_16BASE0x0._0x01f0 // TX FIFO, IPS bus 28
#define b16t_FLEXSPI2_TX_FDR29 FLEXSPI_16BASE0x0._0x01f4 // TX FIFO, IPS bus 29
#define b16t_FLEXSPI2_TX_FDR30 FLEXSPI_16BASE0x0._0x01f8 // TX FIFO, IPS bus 30
#define b16t_FLEXSPI2_TX_FDR31 FLEXSPI_16BASE0x0._0x01fc // TX FIFO, IPS bus 31

//// 200h + (a × 4h), a = [0,63]
#define b16t_FLEXSPI2_LUT00 FLEXSPI_16BASE0x0._0x0200 // LookUpTable 00
#define b16t_FLEXSPI2_LUT01 FLEXSPI_16BASE0x0._0x0204 // LookUpTable 01
#define b16t_FLEXSPI2_LUT02 FLEXSPI_16BASE0x0._0x0208 // LookUpTable 02
#define b16t_FLEXSPI2_LUT03 FLEXSPI_16BASE0x0._0x020c // LookUpTable 03
#define b16t_FLEXSPI2_LUT04 FLEXSPI_16BASE0x0._0x0210 // LookUpTable 04
#define b16t_FLEXSPI2_LUT05 FLEXSPI_16BASE0x0._0x0214 // LookUpTable 05
#define b16t_FLEXSPI2_LUT06 FLEXSPI_16BASE0x0._0x0218 // LookUpTable 06
#define b16t_FLEXSPI2_LUT07 FLEXSPI_16BASE0x0._0x021c // LookUpTable 07
#define b16t_FLEXSPI2_LUT08 FLEXSPI_16BASE0x0._0x0220 // LookUpTable 08
#define b16t_FLEXSPI2_LUT09 FLEXSPI_16BASE0x0._0x0224 // LookUpTable 09
#define b16t_FLEXSPI2_LUT10 FLEXSPI_16BASE0x0._0x0228 // LookUpTable 10
#define b16t_FLEXSPI2_LUT11 FLEXSPI_16BASE0x0._0x022c // LookUpTable 11
#define b16t_FLEXSPI2_LUT12 FLEXSPI_16BASE0x0._0x0230 // LookUpTable 12
#define b16t_FLEXSPI2_LUT13 FLEXSPI_16BASE0x0._0x0234 // LookUpTable 13
#define b16t_FLEXSPI2_LUT14 FLEXSPI_16BASE0x0._0x0238 // LookUpTable 14
#define b16t_FLEXSPI2_LUT15 FLEXSPI_16BASE0x0._0x023c // LookUpTable 15
#define b16t_FLEXSPI2_LUT16 FLEXSPI_16BASE0x0._0x0240 // LookUpTable 16
#define b16t_FLEXSPI2_LUT17 FLEXSPI_16BASE0x0._0x0244 // LookUpTable 17
#define b16t_FLEXSPI2_LUT18 FLEXSPI_16BASE0x0._0x0248 // LookUpTable 18
#define b16t_FLEXSPI2_LUT19 FLEXSPI_16BASE0x0._0x024c // LookUpTable 19
#define b16t_FLEXSPI2_LUT20 FLEXSPI_16BASE0x0._0x0250 // LookUpTable 20
#define b16t_FLEXSPI2_LUT21 FLEXSPI_16BASE0x0._0x0254 // LookUpTable 21
#define b16t_FLEXSPI2_LUT22 FLEXSPI_16BASE0x0._0x0258 // LookUpTable 22
#define b16t_FLEXSPI2_LUT23 FLEXSPI_16BASE0x0._0x025c // LookUpTable 23
#define b16t_FLEXSPI2_LUT24 FLEXSPI_16BASE0x0._0x0260 // LookUpTable 24
#define b16t_FLEXSPI2_LUT25 FLEXSPI_16BASE0x0._0x0264 // LookUpTable 25
#define b16t_FLEXSPI2_LUT26 FLEXSPI_16BASE0x0._0x0268 // LookUpTable 26
#define b16t_FLEXSPI2_LUT27 FLEXSPI_16BASE0x0._0x026c // LookUpTable 27
#define b16t_FLEXSPI2_LUT28 FLEXSPI_16BASE0x0._0x0270 // LookUpTable 28
#define b16t_FLEXSPI2_LUT29 FLEXSPI_16BASE0x0._0x0274 // LookUpTable 29
#define b16t_FLEXSPI2_LUT30 FLEXSPI_16BASE0x0._0x0278 // LookUpTable 30
#define b16t_FLEXSPI2_LUT31 FLEXSPI_16BASE0x0._0x027c // LookUpTable 31
#define b16t_FLEXSPI2_LUT32 FLEXSPI_16BASE0x0._0x0280 // LookUpTable 32
#define b16t_FLEXSPI2_LUT33 FLEXSPI_16BASE0x0._0x0284 // LookUpTable 33
#define b16t_FLEXSPI2_LUT34 FLEXSPI_16BASE0x0._0x0288 // LookUpTable 34
#define b16t_FLEXSPI2_LUT35 FLEXSPI_16BASE0x0._0x028c // LookUpTable 35
#define b16t_FLEXSPI2_LUT36 FLEXSPI_16BASE0x0._0x0290 // LookUpTable 36
#define b16t_FLEXSPI2_LUT37 FLEXSPI_16BASE0x0._0x0294 // LookUpTable 37
#define b16t_FLEXSPI2_LUT38 FLEXSPI_16BASE0x0._0x0298 // LookUpTable 38
#define b16t_FLEXSPI2_LUT39 FLEXSPI_16BASE0x0._0x029c // LookUpTable 39
#define b16t_FLEXSPI2_LUT40 FLEXSPI_16BASE0x0._0x02a0 // LookUpTable 40
#define b16t_FLEXSPI2_LUT41 FLEXSPI_16BASE0x0._0x02a4 // LookUpTable 41
#define b16t_FLEXSPI2_LUT42 FLEXSPI_16BASE0x0._0x02a8 // LookUpTable 42
#define b16t_FLEXSPI2_LUT43 FLEXSPI_16BASE0x0._0x02ac // LookUpTable 43
#define b16t_FLEXSPI2_LUT44 FLEXSPI_16BASE0x0._0x02b0 // LookUpTable 44
#define b16t_FLEXSPI2_LUT45 FLEXSPI_16BASE0x0._0x02b4 // LookUpTable 45
#define b16t_FLEXSPI2_LUT46 FLEXSPI_16BASE0x0._0x02b8 // LookUpTable 46
#define b16t_FLEXSPI2_LUT47 FLEXSPI_16BASE0x0._0x02bc // LookUpTable 47
#define b16t_FLEXSPI2_LUT48 FLEXSPI_16BASE0x0._0x02c0 // LookUpTable 48
#define b16t_FLEXSPI2_LUT49 FLEXSPI_16BASE0x0._0x02c4 // LookUpTable 49
#define b16t_FLEXSPI2_LUT50 FLEXSPI_16BASE0x0._0x02c8 // LookUpTable 50
#define b16t_FLEXSPI2_LUT51 FLEXSPI_16BASE0x0._0x02cc // LookUpTable 51
#define b16t_FLEXSPI2_LUT52 FLEXSPI_16BASE0x0._0x02d0 // LookUpTable 52
#define b16t_FLEXSPI2_LUT53 FLEXSPI_16BASE0x0._0x02d4 // LookUpTable 53
#define b16t_FLEXSPI2_LUT54 FLEXSPI_16BASE0x0._0x02d8 // LookUpTable 54
#define b16t_FLEXSPI2_LUT55 FLEXSPI_16BASE0x0._0x02dc // LookUpTable 55
#define b16t_FLEXSPI2_LUT56 FLEXSPI_16BASE0x0._0x02e0 // LookUpTable 56
#define b16t_FLEXSPI2_LUT57 FLEXSPI_16BASE0x0._0x02e4 // LookUpTable 57
#define b16t_FLEXSPI2_LUT58 FLEXSPI_16BASE0x0._0x02e8 // LookUpTable 58
#define b16t_FLEXSPI2_LUT59 FLEXSPI_16BASE0x0._0x02ec // LookUpTable 59
#define b16t_FLEXSPI2_LUT60 FLEXSPI_16BASE0x0._0x02f0 // LookUpTable 60
#define b16t_FLEXSPI2_LUT61 FLEXSPI_16BASE0x0._0x02f4 // LookUpTable 61
#define b16t_FLEXSPI2_LUT62 FLEXSPI_16BASE0x0._0x02f8 // LookUpTable 62
#define b16t_FLEXSPI2_LUT63 FLEXSPI_16BASE0x0._0x02fc // LookUpTable 63

/**
 * @brief: FLEXSPI1 32BIT ADDRESSES
 * (Add no offsets)
 **/

// 16BIT Register pointers to FLEXSPI
#define b32t_FLEXSPI_MCR0 FLEXSPI_32BASE0x0._0x0000 // Module Control Register 0
#define b32t_FLEXSPI_MCR1 FLEXSPI_32BASE0x0._0x0004 // Module Control Register 1
#define b32t_FLEXSPI_MCR2 FLEXSPI_32BASE0x0._0x0008 // Module Control Register 2
#define b32t_FLEXSPI_AHBCR FLEXSPI_32BASE0x0._0x000c // AHB Bus Control Register
#define b32t_FLEXSPI_INTEN FLEXSPI_32BASE0x0._0x0010 // Interrupt Enable Reg.
#define b32t_FLEXSPI_INTR FLEXSPI_32BASE0x0._0x0014 // Interrupt Register
#define b32t_FLEXSPI_LUTKEY FLEXSPI_32BASE0x0._0x0018 // LUT Key Register
#define b32t_FLEXSPI_LUTCR FLEXSPI_32BASE0x0._0x001c // LUT Control Register
#define b32t_FLEXSPI_AHB_RXBUF0 FLEXSPI_32BASE0x0._0x0020 // RXBUF0 Ctrl. Reg.
#define b32t_FLEXSPI_AHB_RXBUF1 FLEXSPI_32BASE0x0._0x0024 // RXBUF1 Ctrl. Reg.
#define b32t_FLEXSPI_AHB_RXBUF2 FLEXSPI_32BASE0x0._0x0028 // RXBUF2 Ctrl. Reg.
#define b32t_FLEXSPI_AHB_RXBUF3 FLEXSPI_32BASE0x0._0x002c // RXBUF3 Ctrl. Reg.
#define b32t_FLEXSPI_FLSHA1_CR0 FLEXSPI_32BASE0x0._0x0060 // Flash Ctrl Reg. 0
#define b32t_FLEXSPI_FLSHA2_CR0 FLEXSPI_32BASE0x0._0x0064 // Flash Ctrl Reg. 0
#define b32t_FLEXSPI_FLSHB1_CR0 FLEXSPI_32BASE0x0._0x0068 // Flash Ctrl Reg. 0
#define b32t_FLEXSPI_FLSHB2_CR0 FLEXSPI_32BASE0x0._0x006c // Flash Ctrl Reg. 0
#define b32t_FLEXSPI_FLSHA1_CR1 FLEXSPI_32BASE0x0._0x0070 // Flash Ctrl Reg. 1
#define b32t_FLEXSPI_FLSHA2_CR1 FLEXSPI_32BASE0x0._0x0074 // Flash Ctrl Reg. 1
#define b32t_FLEXSPI_FLSHB1_CR1 FLEXSPI_32BASE0x0._0x0078 // Flash Ctrl Reg. 1
#define b32t_FLEXSPI_FLSHB2_CR1 FLEXSPI_32BASE0x0._0x007c // Flash Ctrl Reg. 1
#define b32t_FLEXSPI_FLSHA1_CR2 FLEXSPI_32BASE0x0._0x0080 // Flash Ctrl Reg. 2
#define b32t_FLEXSPI_FLSHA2_CR2 FLEXSPI_32BASE0x0._0x0084 // Flash Ctrl Reg. 2
#define b32t_FLEXSPI_FLSHB1_CR2 FLEXSPI_32BASE0x0._0x0088 // Flash Ctrl Reg. 2
#define b32t_FLEXSPI_FLSHB2_CR2 FLEXSPI_32BASE0x0._0x008c // Flash Ctrl Reg. 2
#define b32t_FLEXSPI_FLSH_CR4 FLEXSPI_32BASE0x0._0x0094 // Flash Control Reg. 4
#define b32t_FLEXSPI_IPCR0 FLEXSPI_32BASE0x0._0x00a0 // IP Control Register
#define b32t_FLEXSPI_IPCR1 FLEXSPI_32BASE0x0._0x00a4 // IP Control Register
#define b32t_FLEXSPI_IPCMD FLEXSPI_32BASE0x0._0x00b0 // IP CMD Register
#define b32t_FLEXSPI_IPRXCR                                                    \
  FLEXSPI_32BASE0x0._0x00b8 // RX FIFO Control Register
#define b32t_FLEXSPI_IPTXCR FLEXSPI_32BASE0x0._0x00bc // TX FIFO Ctrl Reg.
#define b32t_FLEXSPI_DLLACR FLEXSPI_32BASE0x0._0x00b0 // DDLA Control Register
#define b32t_FLEXSPI_DLLBCR FLEXSPI_32BASE0x0._0x00c4 // DLLB Control Register
#define b32t_FLEXSPI_STAT0 FLEXSPI_32BASE0x0._0x00e0 // Status Register 0
#define b32t_FLEXSPI_STAT1 FLEXSPI_32BASE0x0._0x00e4 // Status Register 1
#define b32t_FLEXSPI_STAT2 FLEXSPI_32BASE0x0._0x00e8 // Status Register 2
#define b32t_FLEXSPI_AHB_SUSPND FLEXSPI_32BASE0x0._0x00ec // Suspend Stat. Reg.

// FLEXSPI2 FIFO Status Register
#define b32t_FLEXSPI_RXSR FLEXSPI_32BASE0x0._0x0010 // RX FIFO Status Register
#define b32t_FLEXSPI_TXSR FLEXSPI_32BASE0x0._0x001c // TX FIFO Status Register

// FLEXSPI2 RX FIFO Data Register 0-31
// Offset:  100h + (a × 4h), a = [0,31]
#define b32t_FLEXSPI_RX_FDR00 FLEXSPI_32BASE0x0._0x0100 // RX FIFO, IPS bus 00
#define b32t_FLEXSPI_RX_FDR01 FLEXSPI_32BASE0x0._0x0104 // RX FIFO, IPS bus 01
#define b32t_FLEXSPI_RX_FDR02 FLEXSPI_32BASE0x0._0x0108 // RX FIFO, IPS bus 02
#define b32t_FLEXSPI_RX_FDR03 FLEXSPI_32BASE0x0._0x010c // RX FIFO, IPS bus 03
#define b32t_FLEXSPI_RX_FDR04 FLEXSPI_32BASE0x0._0x0110 // RX FIFO, IPS bus 04
#define b32t_FLEXSPI_RX_FDR05 FLEXSPI_32BASE0x0._0x0114 // RX FIFO, IPS bus 05
#define b32t_FLEXSPI_RX_FDR06 FLEXSPI_32BASE0x0._0x0118 // RX FIFO, IPS bus 06
#define b32t_FLEXSPI_RX_FDR07 FLEXSPI_32BASE0x0._0x011c // RX FIFO, IPS bus 07
#define b32t_FLEXSPI_RX_FDR08 FLEXSPI_32BASE0x0._0x0120 // RX FIFO, IPS bus 09
#define b32t_FLEXSPI_RX_FDR09 FLEXSPI_32BASE0x0._0x0124 // RX FIFO, IPS bus 09
#define b32t_FLEXSPI_RX_FDR10 FLEXSPI_32BASE0x0._0x0128 // RX FIFO, IPS bus 10
#define b32t_FLEXSPI_RX_FDR11 FLEXSPI_32BASE0x0._0x012c // RX FIFO, IPS bus 11
#define b32t_FLEXSPI_RX_FDR12 FLEXSPI_32BASE0x0._0x0130 // RX FIFO, IPS bus 12
#define b32t_FLEXSPI_RX_FDR13 FLEXSPI_32BASE0x0._0x0134 // RX FIFO, IPS bus 13
#define b32t_FLEXSPI_RX_FDR14 FLEXSPI_32BASE0x0._0x0138 // RX FIFO, IPS bus 14
#define b32t_FLEXSPI_RX_FDR15 FLEXSPI_32BASE0x0._0x013c // RX FIFO, IPS bus 15
#define b32t_FLEXSPI_RX_FDR16 FLEXSPI_32BASE0x0._0x0140 // RX FIFO, IPS bus 16
#define b32t_FLEXSPI_RX_FDR17 FLEXSPI_32BASE0x0._0x0144 // RX FIFO, IPS bus 17
#define b32t_FLEXSPI_RX_FDR18 FLEXSPI_32BASE0x0._0x0148 // RX FIFO, IPS bus 18
#define b32t_FLEXSPI_RX_FDR19 FLEXSPI_32BASE0x0._0x014c // RX FIFO, IPS bus 19
#define b32t_FLEXSPI_RX_FDR20 FLEXSPI_32BASE0x0._0x0150 // RX FIFO, IPS bus 20
#define b32t_FLEXSPI_RX_FDR21 FLEXSPI_32BASE0x0._0x0154 // RX FIFO, IPS bus 21
#define b32t_FLEXSPI_RX_FDR22 FLEXSPI_32BASE0x0._0x0158 // RX FIFO, IPS bus 22
#define b32t_FLEXSPI_RX_FDR23 FLEXSPI_32BASE0x0._0x015c // RX FIFO, IPS bus 23
#define b32t_FLEXSPI_RX_FDR24 FLEXSPI_32BASE0x0._0x0160 // RX FIFO, IPS bus 24
#define b32t_FLEXSPI_RX_FDR25 FLEXSPI_32BASE0x0._0x0164 // RX FIFO, IPS bus 25
#define b32t_FLEXSPI_RX_FDR26 FLEXSPI_32BASE0x0._0x0168 // RX FIFO, IPS bus 26
#define b32t_FLEXSPI_RX_FDR27 FLEXSPI_32BASE0x0._0x016c // RX FIFO, IPS bus 27
#define b32t_FLEXSPI_RX_FDR28 FLEXSPI_32BASE0x0._0x0170 // RX FIFO, IPS bus 28
#define b32t_FLEXSPI_RX_FDR29 FLEXSPI_32BASE0x0._0x0174 // RX FIFO, IPS bus 29
#define b32t_FLEXSPI_RX_FDR30 FLEXSPI_32BASE0x0._0x0178 // RX FIFO, IPS bus 30
#define b32t_FLEXSPI_RX_FDR31 FLEXSPI_32BASE0x0._0x017c // RX FIFO, IPS bus 31

// Flex SPI RX FIFO Data Register 0-31
// 180h + (a × 4h), a = [0,31]
#define b32t_FLEXSPI_TX_FDR00 FLEXSPI_32BASE0x0._0x0180 // TX FIFO, IPS bus 00
#define b32t_FLEXSPI_TX_FDR01 FLEXSPI_32BASE0x0._0x0184 // TX FIFO, IPS bus 01
#define b32t_FLEXSPI_TX_FDR02 FLEXSPI_32BASE0x0._0x0188 // TX FIFO, IPS bus 02
#define b32t_FLEXSPI_TX_FDR03 FLEXSPI_32BASE0x0._0x018c // TX FIFO, IPS bus 03
#define b32t_FLEXSPI_TX_FDR04 FLEXSPI_32BASE0x0._0x0190 // TX FIFO, IPS bus 04
#define b32t_FLEXSPI_TX_FDR05 FLEXSPI_32BASE0x0._0x0194 // TX FIFO, IPS bus 05
#define b32t_FLEXSPI_TX_FDR06 FLEXSPI_32BASE0x0._0x0198 // TX FIFO, IPS bus 06
#define b32t_FLEXSPI_TX_FDR07 FLEXSPI_32BASE0x0._0x019c // TX FIFO, IPS bus 07
#define b32t_FLEXSPI_TX_FDR08 FLEXSPI_32BASE0x0._0x01a0 // TX FIFO, IPS bus 09
#define b32t_FLEXSPI_TX_FDR09 FLEXSPI_32BASE0x0._0x01a4 // TX FIFO, IPS bus 09
#define b32t_FLEXSPI_TX_FDR10 FLEXSPI_32BASE0x0._0x01a8 // TX FIFO, IPS bus 10
#define b32t_FLEXSPI_TX_FDR11 FLEXSPI_32BASE0x0._0x01ac // TX FIFO, IPS bus 11
#define b32t_FLEXSPI_TX_FDR12 FLEXSPI_32BASE0x0._0x01b0 // TX FIFO, IPS bus 12
#define b32t_FLEXSPI_TX_FDR13 FLEXSPI_32BASE0x0._0x01b4 // TX FIFO, IPS bus 13
#define b32t_FLEXSPI_TX_FDR14 FLEXSPI_32BASE0x0._0x01b8 // TX FIFO, IPS bus 14
#define b32t_FLEXSPI_TX_FDR15 FLEXSPI_32BASE0x0._0x01bc // TX FIFO, IPS bus 15
#define b32t_FLEXSPI_TX_FDR16 FLEXSPI_32BASE0x0._0x01c0 // TX FIFO, IPS bus 16
#define b32t_FLEXSPI_TX_FDR17 FLEXSPI_32BASE0x0._0x01c4 // TX FIFO, IPS bus 17
#define b32t_FLEXSPI_TX_FDR18 FLEXSPI_32BASE0x0._0x01c8 // TX FIFO, IPS bus 18
#define b32t_FLEXSPI_TX_FDR19 FLEXSPI_32BASE0x0._0x01cc // TX FIFO, IPS bus 19
#define b32t_FLEXSPI_TX_FDR20 FLEXSPI_32BASE0x0._0x01d0 // TX FIFO, IPS bus 20
#define b32t_FLEXSPI_TX_FDR21 FLEXSPI_32BASE0x0._0x01d4 // TX FIFO, IPS bus 21
#define b32t_FLEXSPI_TX_FDR22 FLEXSPI_32BASE0x0._0x01d8 // TX FIFO, IPS bus 22
#define b32t_FLEXSPI_TX_FDR23 FLEXSPI_32BASE0x0._0x01dc // TX FIFO, IPS bus 23
#define b32t_FLEXSPI_TX_FDR24 FLEXSPI_32BASE0x0._0x01e0 // TX FIFO, IPS bus 24
#define b32t_FLEXSPI_TX_FDR25 FLEXSPI_32BASE0x0._0x01e4 // TX FIFO, IPS bus 25
#define b32t_FLEXSPI_TX_FDR26 FLEXSPI_32BASE0x0._0x01e8 // TX FIFO, IPS bus 26
#define b32t_FLEXSPI_TX_FDR27 FLEXSPI_32BASE0x0._0x01ec // TX FIFO, IPS bus 27
#define b32t_FLEXSPI_TX_FDR28 FLEXSPI_32BASE0x0._0x01f0 // TX FIFO, IPS bus 28
#define b32t_FLEXSPI_TX_FDR29 FLEXSPI_32BASE0x0._0x01f4 // TX FIFO, IPS bus 29
#define b32t_FLEXSPI_TX_FDR30 FLEXSPI_32BASE0x0._0x01f8 // TX FIFO, IPS bus 30
#define b32t_FLEXSPI_TX_FDR31 FLEXSPI_32BASE0x0._0x01fc // TX FIFO, IPS bus 31

//// 200h + (a × 4h), a = [0,63]
#define b32t_FLEXSPI_LUT00 FLEXSPI_32BASE0x0._0x020 // LookUpTable 00
#define b32t_FLEXSPI_LUT01 FLEXSPI_32BASE0x0._0x024 // LookUpTable 01
#define b32t_FLEXSPI_LUT02 FLEXSPI_32BASE0x0._0x028 // LookUpTable 02
#define b32t_FLEXSPI_LUT03 FLEXSPI_32BASE0x0._0x02c // LookUpTable 03
#define b32t_FLEXSPI_LUT04 FLEXSPI_32BASE0x0._0x030 // LookUpTable 04
#define b32t_FLEXSPI_LUT05 FLEXSPI_32BASE0x0._0x034 // LookUpTable 05
#define b32t_FLEXSPI_LUT06 FLEXSPI_32BASE0x0._0x038 // LookUpTable 06
#define b32t_FLEXSPI_LUT07 FLEXSPI_32BASE0x0._0x03c // LookUpTable 07
#define b32t_FLEXSPI_LUT08 FLEXSPI_32BASE0x0._0x000 // LookUpTable 08
#define b32t_FLEXSPI_LUT09 FLEXSPI_32BASE0x0._0x004 // LookUpTable 09
#define b32t_FLEXSPI_LUT10 FLEXSPI_32BASE0x0._0x008 // LookUpTable 10
#define b32t_FLEXSPI_LUT11 FLEXSPI_32BASE0x0._0x00c // LookUpTable 11
#define b32t_FLEXSPI_LUT12 FLEXSPI_32BASE0x0._0x010 // LookUpTable 12
#define b32t_FLEXSPI_LUT13 FLEXSPI_32BASE0x0._0x014 // LookUpTable 13
#define b32t_FLEXSPI_LUT14 FLEXSPI_32BASE0x0._0x018 // LookUpTable 14
#define b32t_FLEXSPI_LUT15 FLEXSPI_32BASE0x0._0x01c // LookUpTable 15
#define b32t_FLEXSPI_LUT16 FLEXSPI_32BASE0x0._0x020 // LookUpTable 16
#define b32t_FLEXSPI_LUT17 FLEXSPI_32BASE0x0._0x024 // LookUpTable 17
#define b32t_FLEXSPI_LUT18 FLEXSPI_32BASE0x0._0x028 // LookUpTable 18
#define b32t_FLEXSPI_LUT19 FLEXSPI_32BASE0x0._0x02c // LookUpTable 19
#define b32t_FLEXSPI_LUT20 FLEXSPI_32BASE0x0._0x030 // LookUpTable 20
#define b32t_FLEXSPI_LUT21 FLEXSPI_32BASE0x0._0x034 // LookUpTable 21
#define b32t_FLEXSPI_LUT22 FLEXSPI_32BASE0x0._0x038 // LookUpTable 22
#define b32t_FLEXSPI_LUT23 FLEXSPI_32BASE0x0._0x03c // LookUpTable 23
#define b32t_FLEXSPI_LUT24 FLEXSPI_32BASE0x0._0x000 // LookUpTable 24
#define b32t_FLEXSPI_LUT25 FLEXSPI_32BASE0x0._0x004 // LookUpTable 25
#define b32t_FLEXSPI_LUT26 FLEXSPI_32BASE0x0._0x008 // LookUpTable 26
#define b32t_FLEXSPI_LUT27 FLEXSPI_32BASE0x0._0x00c // LookUpTable 27
#define b32t_FLEXSPI_LUT28 FLEXSPI_32BASE0x0._0x010 // LookUpTable 28
#define b32t_FLEXSPI_LUT29 FLEXSPI_32BASE0x0._0x014 // LookUpTable 29
#define b32t_FLEXSPI_LUT30 FLEXSPI_32BASE0x0._0x018 // LookUpTable 30
#define b32t_FLEXSPI_LUT31 FLEXSPI_32BASE0x0._0x01c // LookUpTable 31
#define b32t_FLEXSPI_LUT32 FLEXSPI_32BASE0x0._0x020 // LookUpTable 32
#define b32t_FLEXSPI_LUT33 FLEXSPI_32BASE0x0._0x024 // LookUpTable 33
#define b32t_FLEXSPI_LUT34 FLEXSPI_32BASE0x0._0x028 // LookUpTable 34
#define b32t_FLEXSPI_LUT35 FLEXSPI_32BASE0x0._0x02c // LookUpTable 35
#define b32t_FLEXSPI_LUT36 FLEXSPI_32BASE0x0._0x030 // LookUpTable 36
#define b32t_FLEXSPI_LUT37 FLEXSPI_32BASE0x0._0x034 // LookUpTable 37
#define b32t_FLEXSPI_LUT38 FLEXSPI_32BASE0x0._0x038 // LookUpTable 38
#define b32t_FLEXSPI_LUT39 FLEXSPI_32BASE0x0._0x03c // LookUpTable 39
#define b32t_FLEXSPI_LUT40 FLEXSPI_32BASE0x0._0x000 // LookUpTable 40
#define b32t_FLEXSPI_LUT41 FLEXSPI_32BASE0x0._0x004 // LookUpTable 41
#define b32t_FLEXSPI_LUT42 FLEXSPI_32BASE0x0._0x008 // LookUpTable 42
#define b32t_FLEXSPI_LUT43 FLEXSPI_32BASE0x0._0x00c // LookUpTable 43
#define b32t_FLEXSPI_LUT44 FLEXSPI_32BASE0x0._0x010 // LookUpTable 44
#define b32t_FLEXSPI_LUT45 FLEXSPI_32BASE0x0._0x014 // LookUpTable 45
#define b32t_FLEXSPI_LUT46 FLEXSPI_32BASE0x0._0x018 // LookUpTable 46
#define b32t_FLEXSPI_LUT47 FLEXSPI_32BASE0x0._0x01c // LookUpTable 47
#define b32t_FLEXSPI_LUT48 FLEXSPI_32BASE0x0._0x020 // LookUpTable 48
#define b32t_FLEXSPI_LUT49 FLEXSPI_32BASE0x0._0x024 // LookUpTable 49
#define b32t_FLEXSPI_LUT50 FLEXSPI_32BASE0x0._0x028 // LookUpTable 50
#define b32t_FLEXSPI_LUT51 FLEXSPI_32BASE0x0._0x02c // LookUpTable 51
#define b32t_FLEXSPI_LUT52 FLEXSPI_32BASE0x0._0x030 // LookUpTable 52
#define b32t_FLEXSPI_LUT53 FLEXSPI_32BASE0x0._0x034 // LookUpTable 53
#define b32t_FLEXSPI_LUT54 FLEXSPI_32BASE0x0._0x038 // LookUpTable 54
#define b32t_FLEXSPI_LUT55 FLEXSPI_32BASE0x0._0x03c // LookUpTable 55
#define b32t_FLEXSPI_LUT56 FLEXSPI_32BASE0x0._0x000 // LookUpTable 56
#define b32t_FLEXSPI_LUT57 FLEXSPI_32BASE0x0._0x004 // LookUpTable 57
#define b32t_FLEXSPI_LUT58 FLEXSPI_32BASE0x0._0x008 // LookUpTable 58
#define b32t_FLEXSPI_LUT59 FLEXSPI_32BASE0x0._0x00c // LookUpTable 59
#define b32t_FLEXSPI_LUT60 FLEXSPI_32BASE0x0._0x010 // LookUpTable 60
#define b32t_FLEXSPI_LUT61 FLEXSPI_32BASE0x0._0x014 // LookUpTable 61
#define b32t_FLEXSPI_LUT62 FLEXSPI_32BASE0x0._0x018 // LookUpTable 62
#define b32t_FLEXSPI_LUT63 FLEXSPI_32BASE0x0._0x01c // LookUpTable 63
/**
 * @brief: FLEXSPI2 32BIT ADDRESSES
 **/
// 16BIT Register pointers to FLEXSPI2
#define b32t_FLEXSPI2_MCR0 FLEXSPI2_32BASE0x0._0x0000 // Module Control Reg. 0
#define b32t_FLEXSPI2_MCR1 FLEXSPI2_32BASE0x0._0x0004 // Module Control Reg. 1
#define b32t_FLEXSPI2_MCR2 FLEXSPI2_32BASE0x0._0x0008 // Module Control Reg. 2
#define b32t_FLEXSPI2_AHBCR FLEXSPI2_32BASE0x0._0x000c // AHB Bus Ctrl Reg.
#define b32t_FLEXSPI2_INTEN FLEXSPI2_32BASE0x0._0x0010 // Interrupt Enable Reg.
#define b32t_FLEXSPI2_INTR FLEXSPI2_32BASE0x0._0x0014 // Interrupt Register
#define b32t_FLEXSPI2_LUTKEY FLEXSPI2_32BASE0x0._0x0018 // LUT Key Register
#define b32t_FLEXSPI2_LUTCR FLEXSPI2_32BASE0x0._0x001c // LUT Control Register
#define b32t_FLEXSPI2_AHB_RXBUF0 FLEXSPI2_32BASE0x0._0x0020 // RXBUF0 Ctrl. Reg.
#define b32t_FLEXSPI2_AHB_RXBUF1 FLEXSPI2_32BASE0x0._0x0024 // RXBUF1 Ctrl. Reg.
#define b32t_FLEXSPI2_AHB_RXBUF2 FLEXSPI2_32BASE0x0._0x0028 // RXBUF2 Ctrl. Reg.
#define b32t_FLEXSPI2_AHB_RXBUF3 FLEXSPI2_32BASE0x0._0x002c // RXBUF3 Ctrl. Reg.
#define b32t_FLEXSPI2_FLSHA1_CR0 FLEXSPI2_32BASE0x0._0x0060 // Flash Ctrl Reg. 0
#define b32t_FLEXSPI2_FLSHA2_CR0 FLEXSPI2_32BASE0x0._0x0064 // Flash Ctrl Reg. 0
#define b32t_FLEXSPI2_FLSHB1_CR0 FLEXSPI2_32BASE0x0._0x0068 // Flash Ctrl Reg. 0
#define b32t_FLEXSPI2_FLSHB2_CR0 FLEXSPI2_32BASE0x0._0x006c // Flash Ctrl Reg. 0
#define b32t_FLEXSPI2_FLSHA1_CR1 FLEXSPI2_32BASE0x0._0x0070 // Flash Ctrl Reg. 1
#define b32t_FLEXSPI2_FLSHA2_CR1 FLEXSPI2_32BASE0x0._0x0074 // Flash Ctrl Reg. 1
#define b32t_FLEXSPI2_FLSHB1_CR1 FLEXSPI2_32BASE0x0._0x0078 // Flash Ctrl Reg. 1
#define b32t_FLEXSPI2_FLSHB2_CR1 FLEXSPI2_32BASE0x0._0x007c // Flash Ctrl Reg. 1
#define b32t_FLEXSPI2_FLSHA1_CR2 FLEXSPI2_32BASE0x0._0x0080 // Flash Ctrl Reg. 2
#define b32t_FLEXSPI2_FLSHA2_CR2 FLEXSPI2_32BASE0x0._0x0084 // Flash Ctrl Reg. 2
#define b32t_FLEXSPI2_FLSHB1_CR2 FLEXSPI2_32BASE0x0._0x0088 // Flash Ctrl Reg. 2
#define b32t_FLEXSPI2_FLSHB2_CR2 FLEXSPI2_32BASE0x0._0x008c // Flash Ctrl Reg. 2
#define b32t_FLEXSPI2_FLSH_CR4 FLEXSPI2_32BASE0x0._0x0094 // Flash Ctrl Reg. 4
#define b32t_FLEXSPI2_IPCR0 FLEXSPI2_32BASE0x0._0x00a0 // IP Control Register
#define b32t_FLEXSPI2_IPCR1 FLEXSPI2_32BASE0x0._0x00a4 // IP Control Register
#define b32t_FLEXSPI2_IPCMD FLEXSPI2_32BASE0x0._0x00b0 // IP CMD Register
#define b32t_FLEXSPI2_IPRXCR FLEXSPI2_32BASE0x0._0x00b8 // RX FIFO Ctrl Reg.
#define b32t_FLEXSPI2_IPTXCR FLEXSPI2_32BASE0x0._0x00bc // TX FIFO Ctrl Reg.
#define b32t_FLEXSPI2_DLLACR FLEXSPI2_32BASE0x0._0x00b0 // DDLA Control Register
#define b32t_FLEXSPI2_DLLBCR FLEXSPI2_32BASE0x0._0x00c4 // DLLB Control Register
#define b32t_FLEXSPI2_STAT0 FLEXSPI2_32BASE0x0._0x00e0 // Status Register 0
#define b32t_FLEXSPI2_STAT1 FLEXSPI2_32BASE0x0._0x00e4 // Status Register 1
#define b32t_FLEXSPI2_STAT2 FLEXSPI2_32BASE0x0._0x00e8 // Status Register 2
#define b32t_FLEXSPI2_AHB_SUSPND                                               \
  FLEXSPI2_32BASE0x0._0x00ec // Suspend Stat. Reg.

// FLEXSPI2 FIFO Status Register
#define b32t_FLEXSPI2_RXSR FLEXSPI2_32BASE0x0._0x0010 // RX FIFO Status Register
#define b32t_FLEXSPI2_TXSR FLEXSPI2_32BASE0x0._0x001c // TX FIFO Status Register

// FLEXSPI2 RX FIFO Data Register 0-31
// Offset:  100h + (a × 4h), a = [0,31]
#define b32t_FLEXSPI2_RX_FDR00 FLEXSPI2_32BASE0x0._0x0100 // RX FIFO, IPS bus 00
#define b32t_FLEXSPI2_RX_FDR01 FLEXSPI2_32BASE0x0._0x0104 // RX FIFO, IPS bus 01
#define b32t_FLEXSPI2_RX_FDR02 FLEXSPI2_32BASE0x0._0x0108 // RX FIFO, IPS bus 02
#define b32t_FLEXSPI2_RX_FDR03 FLEXSPI2_32BASE0x0._0x010c // RX FIFO, IPS bus 03
#define b32t_FLEXSPI2_RX_FDR04 FLEXSPI2_32BASE0x0._0x0110 // RX FIFO, IPS bus 04
#define b32t_FLEXSPI2_RX_FDR05 FLEXSPI2_32BASE0x0._0x0114 // RX FIFO, IPS bus 05
#define b32t_FLEXSPI2_RX_FDR06 FLEXSPI2_32BASE0x0._0x0118 // RX FIFO, IPS bus 06
#define b32t_FLEXSPI2_RX_FDR07 FLEXSPI2_32BASE0x0._0x011c // RX FIFO, IPS bus 07
#define b32t_FLEXSPI2_RX_FDR08 FLEXSPI2_32BASE0x0._0x0120 // RX FIFO, IPS bus 09
#define b32t_FLEXSPI2_RX_FDR09 FLEXSPI2_32BASE0x0._0x0124 // RX FIFO, IPS bus 09
#define b32t_FLEXSPI2_RX_FDR10 FLEXSPI2_32BASE0x0._0x0128 // RX FIFO, IPS bus 10
#define b32t_FLEXSPI2_RX_FDR11 FLEXSPI2_32BASE0x0._0x012c // RX FIFO, IPS bus 11
#define b32t_FLEXSPI2_RX_FDR12 FLEXSPI2_32BASE0x0._0x0130 // RX FIFO, IPS bus 12
#define b32t_FLEXSPI2_RX_FDR13 FLEXSPI2_32BASE0x0._0x0134 // RX FIFO, IPS bus 13
#define b32t_FLEXSPI2_RX_FDR14 FLEXSPI2_32BASE0x0._0x0138 // RX FIFO, IPS bus 14
#define b32t_FLEXSPI2_RX_FDR15 FLEXSPI2_32BASE0x0._0x013c // RX FIFO, IPS bus 15
#define b32t_FLEXSPI2_RX_FDR16 FLEXSPI2_32BASE0x0._0x0140 // RX FIFO, IPS bus 16
#define b32t_FLEXSPI2_RX_FDR17 FLEXSPI2_32BASE0x0._0x0144 // RX FIFO, IPS bus 17
#define b32t_FLEXSPI2_RX_FDR18 FLEXSPI2_32BASE0x0._0x0148 // RX FIFO, IPS bus 18
#define b32t_FLEXSPI2_RX_FDR19 FLEXSPI2_32BASE0x0._0x014c // RX FIFO, IPS bus 19
#define b32t_FLEXSPI2_RX_FDR20 FLEXSPI2_32BASE0x0._0x0150 // RX FIFO, IPS bus 20
#define b32t_FLEXSPI2_RX_FDR21 FLEXSPI2_32BASE0x0._0x0154 // RX FIFO, IPS bus 21
#define b32t_FLEXSPI2_RX_FDR22 FLEXSPI2_32BASE0x0._0x0158 // RX FIFO, IPS bus 22
#define b32t_FLEXSPI2_RX_FDR23 FLEXSPI2_32BASE0x0._0x015c // RX FIFO, IPS bus 23
#define b32t_FLEXSPI2_RX_FDR24 FLEXSPI2_32BASE0x0._0x0160 // RX FIFO, IPS bus 24
#define b32t_FLEXSPI2_RX_FDR25 FLEXSPI2_32BASE0x0._0x0164 // RX FIFO, IPS bus 25
#define b32t_FLEXSPI2_RX_FDR26 FLEXSPI2_32BASE0x0._0x0168 // RX FIFO, IPS bus 26
#define b32t_FLEXSPI2_RX_FDR27 FLEXSPI2_32BASE0x0._0x016c // RX FIFO, IPS bus 27
#define b32t_FLEXSPI2_RX_FDR28 FLEXSPI2_32BASE0x0._0x0170 // RX FIFO, IPS bus 28
#define b32t_FLEXSPI2_RX_FDR29 FLEXSPI2_32BASE0x0._0x0174 // RX FIFO, IPS bus 29
#define b32t_FLEXSPI2_RX_FDR30 FLEXSPI2_32BASE0x0._0x0178 // RX FIFO, IPS bus 30
#define b32t_FLEXSPI2_RX_FDR31 FLEXSPI2_32BASE0x0._0x017c // RX FIFO, IPS bus 31

// Flex SPI RX FIFO Data Register 0-31
// 180h + (a × 4h), a = [0,31]
#define b32t_FLEXSPI2_TX_FDR00 FLEXSPI2_32BASE0x0._0x0180 // TX FIFO, IPS bus 00
#define b32t_FLEXSPI2_TX_FDR01 FLEXSPI2_32BASE0x0._0x0184 // TX FIFO, IPS bus 01
#define b32t_FLEXSPI2_TX_FDR02 FLEXSPI2_32BASE0x0._0x0188 // TX FIFO, IPS bus 02
#define b32t_FLEXSPI2_TX_FDR03 FLEXSPI2_32BASE0x0._0x018c // TX FIFO, IPS bus 03
#define b32t_FLEXSPI2_TX_FDR04 FLEXSPI2_32BASE0x0._0x0190 // TX FIFO, IPS bus 04
#define b32t_FLEXSPI2_TX_FDR05 FLEXSPI2_32BASE0x0._0x0194 // TX FIFO, IPS bus 05
#define b32t_FLEXSPI2_TX_FDR06 FLEXSPI2_32BASE0x0._0x0198 // TX FIFO, IPS bus 06
#define b32t_FLEXSPI2_TX_FDR07 FLEXSPI2_32BASE0x0._0x019c // TX FIFO, IPS bus 07
#define b32t_FLEXSPI2_TX_FDR08 FLEXSPI2_32BASE0x0._0x01a0 // TX FIFO, IPS bus 09
#define b32t_FLEXSPI2_TX_FDR09 FLEXSPI2_32BASE0x0._0x01a4 // TX FIFO, IPS bus 09
#define b32t_FLEXSPI2_TX_FDR10 FLEXSPI2_32BASE0x0._0x01a8 // TX FIFO, IPS bus 10
#define b32t_FLEXSPI2_TX_FDR11 FLEXSPI2_32BASE0x0._0x01ac // TX FIFO, IPS bus 11
#define b32t_FLEXSPI2_TX_FDR12 FLEXSPI2_32BASE0x0._0x01b0 // TX FIFO, IPS bus 12
#define b32t_FLEXSPI2_TX_FDR13 FLEXSPI2_32BASE0x0._0x01b4 // TX FIFO, IPS bus 13
#define b32t_FLEXSPI2_TX_FDR14 FLEXSPI2_32BASE0x0._0x01b8 // TX FIFO, IPS bus 14
#define b32t_FLEXSPI2_TX_FDR15 FLEXSPI2_32BASE0x0._0x01bc // TX FIFO, IPS bus 15
#define b32t_FLEXSPI2_TX_FDR16 FLEXSPI2_32BASE0x0._0x01c0 // TX FIFO, IPS bus 16
#define b32t_FLEXSPI2_TX_FDR17 FLEXSPI2_32BASE0x0._0x01c4 // TX FIFO, IPS bus 17
#define b32t_FLEXSPI2_TX_FDR18 FLEXSPI2_32BASE0x0._0x01c8 // TX FIFO, IPS bus 18
#define b32t_FLEXSPI2_TX_FDR19 FLEXSPI2_32BASE0x0._0x01cc // TX FIFO, IPS bus 19
#define b32t_FLEXSPI2_TX_FDR20 FLEXSPI2_32BASE0x0._0x01d0 // TX FIFO, IPS bus 20
#define b32t_FLEXSPI2_TX_FDR21 FLEXSPI2_32BASE0x0._0x01d4 // TX FIFO, IPS bus 21
#define b32t_FLEXSPI2_TX_FDR22 FLEXSPI2_32BASE0x0._0x01d8 // TX FIFO, IPS bus 22
#define b32t_FLEXSPI2_TX_FDR23 FLEXSPI2_32BASE0x0._0x01dc // TX FIFO, IPS bus 23
#define b32t_FLEXSPI2_TX_FDR24 FLEXSPI2_32BASE0x0._0x01e0 // TX FIFO, IPS bus 24
#define b32t_FLEXSPI2_TX_FDR25 FLEXSPI2_32BASE0x0._0x01e4 // TX FIFO, IPS bus 25
#define b32t_FLEXSPI2_TX_FDR26 FLEXSPI2_32BASE0x0._0x01e8 // TX FIFO, IPS bus 26
#define b32t_FLEXSPI2_TX_FDR27 FLEXSPI2_32BASE0x0._0x01ec // TX FIFO, IPS bus 27
#define b32t_FLEXSPI2_TX_FDR28 FLEXSPI2_32BASE0x0._0x01f0 // TX FIFO, IPS bus 28
#define b32t_FLEXSPI2_TX_FDR29 FLEXSPI2_32BASE0x0._0x01f4 // TX FIFO, IPS bus 29
#define b32t_FLEXSPI2_TX_FDR30 FLEXSPI2_32BASE0x0._0x01f8 // TX FIFO, IPS bus 30
#define b32t_FLEXSPI2_TX_FDR31 FLEXSPI2_32BASE0x0._0x01fc // TX FIFO, IPS bus 31

//// 200h + (a × 4h), a = [0,63]
#define b32t_FLEXSPI2_LUT00 FLEXSPI2_32BASE0x0._0x0200 // LookUpTable 00
#define b32t_FLEXSPI2_LUT01 FLEXSPI2_32BASE0x0._0x0204 // LookUpTable 01
#define b32t_FLEXSPI2_LUT02 FLEXSPI2_32BASE0x0._0x0208 // LookUpTable 02
#define b32t_FLEXSPI2_LUT03 FLEXSPI2_32BASE0x0._0x020c // LookUpTable 03
#define b32t_FLEXSPI2_LUT04 FLEXSPI2_32BASE0x0._0x0210 // LookUpTable 04
#define b32t_FLEXSPI2_LUT05 FLEXSPI2_32BASE0x0._0x0214 // LookUpTable 05
#define b32t_FLEXSPI2_LUT06 FLEXSPI2_32BASE0x0._0x0218 // LookUpTable 06
#define b32t_FLEXSPI2_LUT07 FLEXSPI2_32BASE0x0._0x021c // LookUpTable 07
#define b32t_FLEXSPI2_LUT08 FLEXSPI2_32BASE0x0._0x0220 // LookUpTable 08
#define b32t_FLEXSPI2_LUT09 FLEXSPI2_32BASE0x0._0x0224 // LookUpTable 09
#define b32t_FLEXSPI2_LUT10 FLEXSPI2_32BASE0x0._0x0228 // LookUpTable 10
#define b32t_FLEXSPI2_LUT11 FLEXSPI2_32BASE0x0._0x022c // LookUpTable 11
#define b32t_FLEXSPI2_LUT12 FLEXSPI2_32BASE0x0._0x0230 // LookUpTable 12
#define b32t_FLEXSPI2_LUT13 FLEXSPI2_32BASE0x0._0x0234 // LookUpTable 13
#define b32t_FLEXSPI2_LUT14 FLEXSPI2_32BASE0x0._0x0238 // LookUpTable 14
#define b32t_FLEXSPI2_LUT15 FLEXSPI2_32BASE0x0._0x023c // LookUpTable 15
#define b32t_FLEXSPI2_LUT16 FLEXSPI2_32BASE0x0._0x0240 // LookUpTable 16
#define b32t_FLEXSPI2_LUT17 FLEXSPI2_32BASE0x0._0x0244 // LookUpTable 17
#define b32t_FLEXSPI2_LUT18 FLEXSPI2_32BASE0x0._0x0248 // LookUpTable 18
#define b32t_FLEXSPI2_LUT19 FLEXSPI2_32BASE0x0._0x024c // LookUpTable 19
#define b32t_FLEXSPI2_LUT20 FLEXSPI2_32BASE0x0._0x0250 // LookUpTable 20
#define b32t_FLEXSPI2_LUT21 FLEXSPI2_32BASE0x0._0x0254 // LookUpTable 21
#define b32t_FLEXSPI2_LUT22 FLEXSPI2_32BASE0x0._0x0258 // LookUpTable 22
#define b32t_FLEXSPI2_LUT23 FLEXSPI2_32BASE0x0._0x025c // LookUpTable 23
#define b32t_FLEXSPI2_LUT24 FLEXSPI2_32BASE0x0._0x0260 // LookUpTable 24
#define b32t_FLEXSPI2_LUT25 FLEXSPI2_32BASE0x0._0x0264 // LookUpTable 25
#define b32t_FLEXSPI2_LUT26 FLEXSPI2_32BASE0x0._0x0268 // LookUpTable 26
#define b32t_FLEXSPI2_LUT27 FLEXSPI2_32BASE0x0._0x026c // LookUpTable 27
#define b32t_FLEXSPI2_LUT28 FLEXSPI2_32BASE0x0._0x0270 // LookUpTable 28
#define b32t_FLEXSPI2_LUT29 FLEXSPI2_32BASE0x0._0x0274 // LookUpTable 29
#define b32t_FLEXSPI2_LUT30 FLEXSPI2_32BASE0x0._0x0278 // LookUpTable 30
#define b32t_FLEXSPI2_LUT31 FLEXSPI2_32BASE0x0._0x027c // LookUpTable 31
#define b32t_FLEXSPI2_LUT32 FLEXSPI2_32BASE0x0._0x0280 // LookUpTable 32
#define b32t_FLEXSPI2_LUT33 FLEXSPI2_32BASE0x0._0x0284 // LookUpTable 33
#define b32t_FLEXSPI2_LUT34 FLEXSPI2_32BASE0x0._0x0288 // LookUpTable 34
#define b32t_FLEXSPI2_LUT35 FLEXSPI2_32BASE0x0._0x028c // LookUpTable 35
#define b32t_FLEXSPI2_LUT36 FLEXSPI2_32BASE0x0._0x0290 // LookUpTable 36
#define b32t_FLEXSPI2_LUT37 FLEXSPI2_32BASE0x0._0x0294 // LookUpTable 37
#define b32t_FLEXSPI2_LUT38 FLEXSPI2_32BASE0x0._0x0298 // LookUpTable 38
#define b32t_FLEXSPI2_LUT39 FLEXSPI2_32BASE0x0._0x029c // LookUpTable 39
#define b32t_FLEXSPI2_LUT40 FLEXSPI2_32BASE0x0._0x02a0 // LookUpTable 40
#define b32t_FLEXSPI2_LUT41 FLEXSPI2_32BASE0x0._0x02a4 // LookUpTable 41
#define b32t_FLEXSPI2_LUT42 FLEXSPI2_32BASE0x0._0x02a8 // LookUpTable 42
#define b32t_FLEXSPI2_LUT43 FLEXSPI2_32BASE0x0._0x02ac // LookUpTable 43
#define b32t_FLEXSPI2_LUT44 FLEXSPI2_32BASE0x0._0x02b0 // LookUpTable 44
#define b32t_FLEXSPI2_LUT45 FLEXSPI2_32BASE0x0._0x02b4 // LookUpTable 45
#define b32t_FLEXSPI2_LUT46 FLEXSPI2_32BASE0x0._0x02b8 // LookUpTable 46
#define b32t_FLEXSPI2_LUT47 FLEXSPI2_32BASE0x0._0x02bc // LookUpTable 47
#define b32t_FLEXSPI2_LUT48 FLEXSPI2_32BASE0x0._0x02c0 // LookUpTable 48
#define b32t_FLEXSPI2_LUT49 FLEXSPI2_32BASE0x0._0x02c4 // LookUpTable 49
#define b32t_FLEXSPI2_LUT50 FLEXSPI2_32BASE0x0._0x02c8 // LookUpTable 50
#define b32t_FLEXSPI2_LUT51 FLEXSPI2_32BASE0x0._0x02cc // LookUpTable 51
#define b32t_FLEXSPI2_LUT52 FLEXSPI2_32BASE0x0._0x02d0 // LookUpTable 52
#define b32t_FLEXSPI2_LUT53 FLEXSPI2_32BASE0x0._0x02d4 // LookUpTable 53
#define b32t_FLEXSPI2_LUT54 FLEXSPI2_32BASE0x0._0x02d8 // LookUpTable 54
#define b32t_FLEXSPI2_LUT55 FLEXSPI2_32BASE0x0._0x02dc // LookUpTable 55
#define b32t_FLEXSPI2_LUT56 FLEXSPI2_32BASE0x0._0x02e0 // LookUpTable 56
#define b32t_FLEXSPI2_LUT57 FLEXSPI2_32BASE0x0._0x02e4 // LookUpTable 57
#define b32t_FLEXSPI2_LUT58 FLEXSPI2_32BASE0x0._0x02e8 // LookUpTable 58
#define b32t_FLEXSPI2_LUT59 FLEXSPI2_32BASE0x0._0x02ec // LookUpTable 59
#define b32t_FLEXSPI2_LUT60 FLEXSPI2_32BASE0x0._0x02f0 // LookUpTable 60
#define b32t_FLEXSPI2_LUT61 FLEXSPI2_32BASE0x0._0x02f4 // LookUpTable 61
#define b32t_FLEXSPI2_LUT62 FLEXSPI2_32BASE0x0._0x02f8 // LookUpTable 62
#define b32t_FLEXSPI2_LUT63 FLEXSPI2_32BASE0x0._0x02fc // LookUpTable 63
