Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Mar  9 03:13:56 2022
| Host         : DESKTOP-BN0IERJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              16 |            4 |
| Yes          | No                    | No                     |              11 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              30 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+-----------------------+------------------+------------------+----------------+--------------+
|         Clock Signal        |     Enable Signal     | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+-----------------------+------------------+------------------+----------------+--------------+
|  clk_div_inst/inst/clk_out1 |                       |                  |                3 |              4 |         1.33 |
|  clk_div_inst/inst/clk_out1 |                       | p_0_in           |                1 |              4 |         4.00 |
|  clk_div_inst/inst/clk_out1 | v_pxl_cntr            |                  |                1 |              5 |         5.00 |
|  clk_div_inst/inst/clk_out1 | h_pxl_cntr0           |                  |                2 |              6 |         3.00 |
|  clk_div_inst/inst/clk_out1 | active                | h_pxl_cntr0      |                3 |              9 |         3.00 |
|  clk_div_inst/inst/clk_out1 | v_pxl_cntr[8]_i_2_n_0 | v_pxl_cntr       |                3 |              9 |         3.00 |
|  clk_div_inst/inst/clk_out1 |                       | eqOp2_in         |                3 |             12 |         4.00 |
|  clk_div_inst/inst/clk_out1 | eqOp2_in              | v_cntr_reg0      |                3 |             12 |         4.00 |
+-----------------------------+-----------------------+------------------+------------------+----------------+--------------+


