{
  "name": "icestudio",
  "version": "0.5.1dev",
  "sha": "00000000",
  "description": "Visual editor for Verilog designs",
  "repository": "https://github.com/juanmard/icestudio",
  "license": "GPL-2.0",
  "main": "index.html",
  "chromium-args": "--enable-experimental-web-platform-features",
  "development": {
    "mode": false
  },
  "window": {
    "width": 1024,
    "height": 700,
    "min_width": 800,
    "min_height": 200,
    "resizable": true,
    "position": "center",
    "icon": "resources/images/icestudio-logo.png"
  },
  "collection": "0.3.3",
  "apio": {
    "min": "0.5.0",
    "max": "0.6.0",
    "extras": [
      "blackiceprog",
      "tinyfpgab",
      "tinyprog",
      "icefunprog"
    ]
  },
  "engines": {
    "node": ">= 0.10.0"
  },
  "dependencies": {
    "adm-zip": "~0.4.13",
    "angular-gettext-tools": "~2.5.1",
    "copy-paste": "~1.3.0",
    "extract-zip": "~1.6.5",
    "fast-copy": "^2.0.3",
    "fs-extra": "~1.0.0",
    "getos": "~3.1.1",
    "glob": "~7.1.4",
    "is-online": "~5.2.0",
    "jexcel": "^3.9.1",
    "jquery": "~3.4.0",
    "jsuites": "^2.7.1",
    "lodash.debounce": "~4.0.8",
    "marked": "~0.8.0",
    "mustache": "^4.0.0",
    "node-emoji": "~1.10.0",
    "node-lang-info": "~0.2.1",
    "openurl": "~1.1.1",
    "rmdir": "~1.2.0",
    "rsyncwrapper": "~2.0.1",
    "sha1": "~1.1.1",
    "ssh-exec": "~2.0.0",
    "sudo-prompt": "~8.2.0",
    "svgo": "~0.7.2",
    "tmp": "~0.1.0",
    "ace-builds": "~1.4.6",
    "alertifyjs": "~1.13.1",
    "angular": "~1.6.9",
    "angular-gettext": "https://github.com/Jesus89/angular-gettext.git#master",
    "angular-route": "~1.6.9",
    "angular-ui-bootstrap": "~1.3.3",
    "async": "~1.5.2",
    "backbone": "~1.4.0",
    "bootstrap": "~3.3.7",
    "jointjs": "~1.1.0",
    "jquery-resize": "https://github.com/cowboy/jquery-resize#v1.1",
    "lodash": "~3.10.1",
    "underscore": "~1.9.1",
    "select2": "~4.0.5",
    "svg-pan-zoom": "~3.4.1"
  },
  "readme": "../README.md",
  "keywords": ["FPGA", "FOSS", "hardware", "HDL", "ICE", "verilog" ]
}
