Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Apr  4 23:46:25 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               67          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (48)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (48)
--------------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.340        0.000                      0                 1577        0.101        0.000                      0                 1577       54.305        0.000                       0                   584  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               6.340        0.000                      0                 1573        0.101        0.000                      0                 1573       54.305        0.000                       0                   584  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  106.694        0.000                      0                    4        0.919        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.340ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.340ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.913ns  (logic 59.588ns (57.344%)  route 44.325ns (42.656%))
  Logic Levels:           318  (CARRY4=286 LUT2=1 LUT3=22 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 116.004 - 111.111 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.623     5.207    display/clk
    SLICE_X60Y28         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.518     5.725 f  display/D_ddr_q_reg/Q
                         net (fo=78, routed)          2.088     7.813    sm/M_display_reading
    SLICE_X43Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.937 f  sm/ram_reg_i_166/O
                         net (fo=1, routed)           0.648     8.586    sm/ram_reg_i_166_n_0
    SLICE_X43Y13         LUT6 (Prop_lut6_I0_O)        0.124     8.710 f  sm/ram_reg_i_143/O
                         net (fo=1, routed)           0.426     9.135    sm/ram_reg_i_143_n_0
    SLICE_X44Y13         LUT6 (Prop_lut6_I4_O)        0.124     9.259 r  sm/ram_reg_i_118/O
                         net (fo=64, routed)          1.438    10.697    L_reg/M_sm_ra1[1]
    SLICE_X52Y31         LUT6 (Prop_lut6_I2_O)        0.124    10.821 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           0.851    11.672    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X52Y31         LUT3 (Prop_lut3_I0_O)        0.148    11.820 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          1.081    12.902    sm/M_alum_a[31]
    SLICE_X54Y25         LUT2 (Prop_lut2_I1_O)        0.328    13.230 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.230    alum/S[0]
    SLICE_X54Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.743 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.743    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.860 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.860    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.977 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.977    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.094 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.094    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.211 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.211    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.328 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.328    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.445 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.445    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.562 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.562    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.816 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.114    15.929    alum/temp_out0[31]
    SLICE_X50Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    16.767 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.767    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.884 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.884    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.001 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.001    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.118 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.118    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.235 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.235    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.352 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.352    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.469 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.469    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.586 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.586    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.743 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.921    18.664    alum/temp_out0[30]
    SLICE_X51Y27         LUT3 (Prop_lut3_I0_O)        0.332    18.996 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.996    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.546 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.546    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.660 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.660    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.774 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.774    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.888 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.888    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.002 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.002    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.116 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.116    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.230 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.230    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.344 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.344    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.501 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.976    21.478    alum/temp_out0[29]
    SLICE_X48Y28         LUT3 (Prop_lut3_I0_O)        0.329    21.807 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    21.807    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.357 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.357    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.471 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.471    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.585 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.585    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.699 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.699    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.813 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.813    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.927 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.927    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.041 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.041    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.155 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.155    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.312 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.089    24.400    alum/temp_out0[28]
    SLICE_X46Y29         LUT3 (Prop_lut3_I0_O)        0.329    24.729 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.729    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.262 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.262    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.379 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.379    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.496 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.496    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.613 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.613    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.730 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.730    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.847 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.847    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.964 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.964    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.081 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.081    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.238 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.938    27.176    alum/temp_out0[27]
    SLICE_X45Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    27.964 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.964    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.078 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.078    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.192 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.192    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.306 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.306    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.420 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.420    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.534 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.534    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.648 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.648    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X45Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.762 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.762    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.919 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.892    29.812    alum/temp_out0[26]
    SLICE_X44Y33         LUT3 (Prop_lut3_I0_O)        0.329    30.141 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    30.141    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.691 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.691    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.805 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.805    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.919 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.919    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.033 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.033    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.147 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.147    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.261 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.261    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.375 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.375    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.489 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.489    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.646 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.148    32.793    alum/temp_out0[25]
    SLICE_X42Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    33.593 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.593    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.710 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.710    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.827 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.827    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.944 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.944    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.061 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.061    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.178 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.178    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.295 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.295    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.412 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.412    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.569 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.109    35.678    alum/temp_out0[24]
    SLICE_X49Y26         LUT3 (Prop_lut3_I0_O)        0.332    36.010 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.010    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.560 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.560    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.674 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.674    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.788 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.788    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.902 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.902    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.016 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.016    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.130 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.130    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.244 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.244    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.358 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.358    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.515 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.125    38.640    alum/temp_out0[23]
    SLICE_X53Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    39.425 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.425    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.539 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.539    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.653 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.653    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.767 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.767    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.881 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.881    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.995 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.995    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.109 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.109    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.223 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.223    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.380 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.159    41.539    alum/temp_out0[22]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.329    41.868 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.868    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.401 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.401    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.518 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.518    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.635 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.635    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.752 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.752    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.869 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.009    42.878    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.995 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.995    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.112 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.112    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.229 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.229    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.386 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.208    44.594    alum/temp_out0[21]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.332    44.926 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.926    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.476 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.476    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.590 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.590    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.704 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.704    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.818 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.818    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.932 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.932    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.046 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.009    46.055    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.169 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.169    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.283 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.283    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.440 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.310    47.750    alum/temp_out0[20]
    SLICE_X46Y18         LUT3 (Prop_lut3_I0_O)        0.329    48.079 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.079    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.612 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.612    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.729 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.729    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.846 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.846    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.963 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.963    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.080 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.080    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.197 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.197    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.314 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.009    49.323    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.440 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.440    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.597 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.153    50.750    alum/temp_out0[19]
    SLICE_X45Y15         LUT3 (Prop_lut3_I0_O)        0.332    51.082 r  alum/D_registers_q[7][18]_i_59/O
                         net (fo=1, routed)           0.000    51.082    alum/D_registers_q[7][18]_i_59_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.632 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.632    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.746 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.746    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.860 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.860    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.974 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.974    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.088 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.088    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.202 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.202    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.316 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.316    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.473 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.839    53.312    alum/temp_out0[18]
    SLICE_X44Y14         LUT3 (Prop_lut3_I0_O)        0.329    53.641 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.641    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.191 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.191    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.305 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.305    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.419 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.419    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.533 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.533    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.647 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.647    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.761 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.761    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.875 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.875    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.989 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.989    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.146 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.861    56.007    alum/temp_out0[17]
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.329    56.336 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.336    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.886 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.886    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.000 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.000    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.114 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.114    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.228 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.228    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.342 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.342    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.456 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.456    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.570 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.009    57.579    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.693 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.693    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.850 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.032    58.882    alum/temp_out0[16]
    SLICE_X41Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.667 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.667    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.781 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.781    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.895 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.895    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.009 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.009    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.123 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.123    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.237 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.009    60.246    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.360 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.360    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.474 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.474    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.631 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.194    61.825    alum/temp_out0[15]
    SLICE_X47Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    62.610 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.610    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.724 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.724    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.838 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.838    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.952 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.952    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.066 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.066    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.180 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.009    63.189    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.303 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.303    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.417 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.417    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.574 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.325    64.899    alum/temp_out0[14]
    SLICE_X40Y15         LUT3 (Prop_lut3_I0_O)        0.329    65.228 r  alum/D_registers_q[7][13]_i_57/O
                         net (fo=1, routed)           0.000    65.228    alum/D_registers_q[7][13]_i_57_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.778 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.778    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.892 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.892    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.006 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    66.006    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.120 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.120    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.234 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.234    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.348 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.348    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.462 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.462    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.619 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.976    67.596    alum/temp_out0[13]
    SLICE_X39Y16         LUT3 (Prop_lut3_I0_O)        0.329    67.925 r  alum/D_registers_q[7][12]_i_53/O
                         net (fo=1, routed)           0.000    67.925    alum/D_registers_q[7][12]_i_53_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    68.326 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.326    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.440 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.440    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.554 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.554    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.668 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.668    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.782 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.782    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.896 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.896    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.010 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.010    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.124 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.124    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.281 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.860    70.140    alum/temp_out0[12]
    SLICE_X39Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    70.925 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.925    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.039 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.039    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.153 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.153    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.267 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.267    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.381 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.381    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.495 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.495    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.609 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.609    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.723 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.723    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.880 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.941    72.822    alum/temp_out0[11]
    SLICE_X35Y28         LUT3 (Prop_lut3_I0_O)        0.329    73.151 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.151    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.701 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.701    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.815 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.815    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.929 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.929    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.043 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.043    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.157 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.157    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.271 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.271    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.385 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.385    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.499 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.499    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.656 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.356    76.012    alum/temp_out0[10]
    SLICE_X34Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    76.812 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.812    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.929 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.929    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.046 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.046    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.163 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.009    77.172    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.289 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.289    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.406 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.406    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.523 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.523    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.640 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.640    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.797 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.139    78.936    alum/temp_out0[9]
    SLICE_X35Y19         LUT3 (Prop_lut3_I0_O)        0.332    79.268 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.268    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.818 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.818    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.932 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.932    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.046 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.046    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.160 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.160    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.274 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.274    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.388 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.009    80.397    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.511 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.511    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.625 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.625    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.782 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.037    81.819    alum/temp_out0[8]
    SLICE_X37Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    82.604 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.604    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.718 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.718    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.832 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.832    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.946 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.946    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.060 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.009    83.069    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.183 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.183    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.297 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.297    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.411 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.411    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.568 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.104    84.672    alum/temp_out0[7]
    SLICE_X38Y19         LUT3 (Prop_lut3_I0_O)        0.329    85.001 r  alum/D_registers_q[7][3]_i_177/O
                         net (fo=1, routed)           0.000    85.001    alum/D_registers_q[7][3]_i_177_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    85.381 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.381    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.498 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.498    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.615 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.615    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.732 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.732    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.849 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.849    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.966 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.009    85.975    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.092 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.092    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.209 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.209    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.366 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.993    87.359    alum/temp_out0[6]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.332    87.691 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.691    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.241 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.241    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.355 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.355    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.469 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.469    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.583 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.583    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.697 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.697    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.811 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.811    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.925 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.009    88.934    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.048 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.048    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.205 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.041    90.246    alum/temp_out0[5]
    SLICE_X31Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    91.031 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.031    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.145 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.145    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.259 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.259    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.373 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.373    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.487 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.487    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.601 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.601    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.715 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.009    91.724    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.838 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.838    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.995 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.937    92.931    alum/temp_out0[4]
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.329    93.260 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.260    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.810 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.810    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.924 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.924    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.038 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.038    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.152 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.152    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.266 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.266    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.380 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.009    94.389    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.503 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.503    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.617 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.617    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.774 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.183    95.957    alum/temp_out0[3]
    SLICE_X28Y18         LUT3 (Prop_lut3_I0_O)        0.329    96.286 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.286    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.836 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.836    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.950 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.950    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.064 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.064    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.178 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.178    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.292 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.292    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.406 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.406    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.520 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.009    97.529    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.643 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.643    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.800 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.033    98.833    alum/temp_out0[2]
    SLICE_X30Y17         LUT3 (Prop_lut3_I0_O)        0.329    99.162 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    99.162    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.695 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.695    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.812 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.812    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.929 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.929    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.046 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.046    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.163 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.163    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.280 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.280    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.397 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.397    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.514 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.009   100.523    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.680 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.076   101.756    alum/temp_out0[1]
    SLICE_X33Y17         LUT3 (Prop_lut3_I0_O)        0.332   102.088 r  alum/D_registers_q[7][0]_i_80/O
                         net (fo=1, routed)           0.000   102.088    alum/D_registers_q[7][0]_i_80_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   102.489 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.489    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.603 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.603    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.717 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.717    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.831 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.831    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.945 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.945    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.059 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.059    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.173 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.173    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.287 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.009   103.296    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.453 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.750   104.203    sm/temp_out0[0]
    SLICE_X43Y27         LUT5 (Prop_lut5_I4_O)        0.329   104.532 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.564   105.096    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X44Y28         LUT4 (Prop_lut4_I1_O)        0.124   105.220 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.499   105.719    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X44Y28         LUT6 (Prop_lut6_I0_O)        0.124   105.843 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.489   107.331    sm/M_alum_out[0]
    SLICE_X48Y12         LUT5 (Prop_lut5_I4_O)        0.150   107.481 r  sm/ram_reg_i_44/O
                         net (fo=2, routed)           0.824   108.305    sm/brams/override_address[0]
    SLICE_X48Y10         LUT4 (Prop_lut4_I2_O)        0.360   108.665 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.455   109.120    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y5          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.489   116.004    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y5          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.264    
                         clock uncertainty           -0.035   116.229    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.768   115.461    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.461    
                         arrival time                        -109.121    
  -------------------------------------------------------------------
                         slack                                  6.340    

Slack (MET) :             6.449ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.006ns  (logic 59.560ns (57.266%)  route 44.446ns (42.734%))
  Logic Levels:           318  (CARRY4=286 LUT2=1 LUT3=22 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 116.004 - 111.111 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.623     5.207    display/clk
    SLICE_X60Y28         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.518     5.725 f  display/D_ddr_q_reg/Q
                         net (fo=78, routed)          2.088     7.813    sm/M_display_reading
    SLICE_X43Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.937 f  sm/ram_reg_i_166/O
                         net (fo=1, routed)           0.648     8.586    sm/ram_reg_i_166_n_0
    SLICE_X43Y13         LUT6 (Prop_lut6_I0_O)        0.124     8.710 f  sm/ram_reg_i_143/O
                         net (fo=1, routed)           0.426     9.135    sm/ram_reg_i_143_n_0
    SLICE_X44Y13         LUT6 (Prop_lut6_I4_O)        0.124     9.259 r  sm/ram_reg_i_118/O
                         net (fo=64, routed)          1.438    10.697    L_reg/M_sm_ra1[1]
    SLICE_X52Y31         LUT6 (Prop_lut6_I2_O)        0.124    10.821 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           0.851    11.672    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X52Y31         LUT3 (Prop_lut3_I0_O)        0.148    11.820 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          1.081    12.902    sm/M_alum_a[31]
    SLICE_X54Y25         LUT2 (Prop_lut2_I1_O)        0.328    13.230 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.230    alum/S[0]
    SLICE_X54Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.743 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.743    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.860 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.860    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.977 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.977    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.094 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.094    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.211 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.211    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.328 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.328    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.445 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.445    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.562 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.562    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.816 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.114    15.929    alum/temp_out0[31]
    SLICE_X50Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    16.767 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.767    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.884 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.884    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.001 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.001    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.118 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.118    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.235 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.235    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.352 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.352    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.469 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.469    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.586 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.586    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.743 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.921    18.664    alum/temp_out0[30]
    SLICE_X51Y27         LUT3 (Prop_lut3_I0_O)        0.332    18.996 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.996    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.546 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.546    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.660 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.660    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.774 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.774    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.888 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.888    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.002 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.002    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.116 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.116    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.230 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.230    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.344 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.344    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.501 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.976    21.478    alum/temp_out0[29]
    SLICE_X48Y28         LUT3 (Prop_lut3_I0_O)        0.329    21.807 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    21.807    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.357 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.357    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.471 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.471    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.585 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.585    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.699 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.699    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.813 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.813    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.927 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.927    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.041 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.041    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.155 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.155    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.312 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.089    24.400    alum/temp_out0[28]
    SLICE_X46Y29         LUT3 (Prop_lut3_I0_O)        0.329    24.729 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.729    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.262 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.262    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.379 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.379    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.496 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.496    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.613 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.613    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.730 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.730    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.847 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.847    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.964 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.964    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.081 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.081    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.238 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.938    27.176    alum/temp_out0[27]
    SLICE_X45Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    27.964 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.964    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.078 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.078    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.192 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.192    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.306 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.306    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.420 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.420    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.534 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.534    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.648 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.648    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X45Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.762 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.762    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.919 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.892    29.812    alum/temp_out0[26]
    SLICE_X44Y33         LUT3 (Prop_lut3_I0_O)        0.329    30.141 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    30.141    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.691 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.691    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.805 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.805    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.919 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.919    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.033 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.033    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.147 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.147    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.261 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.261    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.375 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.375    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.489 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.489    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.646 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.148    32.793    alum/temp_out0[25]
    SLICE_X42Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    33.593 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.593    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.710 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.710    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.827 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.827    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.944 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.944    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.061 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.061    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.178 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.178    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.295 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.295    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.412 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.412    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.569 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.109    35.678    alum/temp_out0[24]
    SLICE_X49Y26         LUT3 (Prop_lut3_I0_O)        0.332    36.010 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.010    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.560 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.560    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.674 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.674    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.788 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.788    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.902 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.902    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.016 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.016    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.130 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.130    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.244 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.244    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.358 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.358    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.515 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.125    38.640    alum/temp_out0[23]
    SLICE_X53Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    39.425 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.425    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.539 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.539    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.653 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.653    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.767 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.767    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.881 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.881    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.995 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.995    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.109 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.109    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.223 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.223    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.380 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.159    41.539    alum/temp_out0[22]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.329    41.868 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.868    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.401 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.401    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.518 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.518    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.635 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.635    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.752 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.752    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.869 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.009    42.878    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.995 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.995    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.112 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.112    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.229 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.229    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.386 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.208    44.594    alum/temp_out0[21]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.332    44.926 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.926    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.476 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.476    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.590 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.590    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.704 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.704    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.818 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.818    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.932 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.932    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.046 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.009    46.055    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.169 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.169    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.283 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.283    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.440 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.310    47.750    alum/temp_out0[20]
    SLICE_X46Y18         LUT3 (Prop_lut3_I0_O)        0.329    48.079 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.079    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.612 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.612    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.729 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.729    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.846 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.846    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.963 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.963    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.080 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.080    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.197 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.197    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.314 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.009    49.323    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.440 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.440    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.597 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.153    50.750    alum/temp_out0[19]
    SLICE_X45Y15         LUT3 (Prop_lut3_I0_O)        0.332    51.082 r  alum/D_registers_q[7][18]_i_59/O
                         net (fo=1, routed)           0.000    51.082    alum/D_registers_q[7][18]_i_59_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.632 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.632    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.746 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.746    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.860 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.860    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.974 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.974    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.088 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.088    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.202 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.202    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.316 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.316    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.473 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.839    53.312    alum/temp_out0[18]
    SLICE_X44Y14         LUT3 (Prop_lut3_I0_O)        0.329    53.641 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.641    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.191 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.191    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.305 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.305    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.419 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.419    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.533 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.533    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.647 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.647    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.761 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.761    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.875 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.875    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.989 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.989    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.146 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.861    56.007    alum/temp_out0[17]
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.329    56.336 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.336    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.886 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.886    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.000 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.000    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.114 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.114    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.228 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.228    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.342 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.342    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.456 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.456    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.570 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.009    57.579    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.693 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.693    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.850 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.032    58.882    alum/temp_out0[16]
    SLICE_X41Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.667 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.667    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.781 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.781    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.895 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.895    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.009 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.009    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.123 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.123    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.237 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.009    60.246    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.360 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.360    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.474 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.474    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.631 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.194    61.825    alum/temp_out0[15]
    SLICE_X47Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    62.610 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.610    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.724 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.724    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.838 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.838    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.952 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.952    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.066 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.066    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.180 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.009    63.189    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.303 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.303    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.417 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.417    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.574 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.325    64.899    alum/temp_out0[14]
    SLICE_X40Y15         LUT3 (Prop_lut3_I0_O)        0.329    65.228 r  alum/D_registers_q[7][13]_i_57/O
                         net (fo=1, routed)           0.000    65.228    alum/D_registers_q[7][13]_i_57_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.778 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.778    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.892 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.892    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.006 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    66.006    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.120 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.120    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.234 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.234    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.348 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.348    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.462 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.462    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.619 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.976    67.596    alum/temp_out0[13]
    SLICE_X39Y16         LUT3 (Prop_lut3_I0_O)        0.329    67.925 r  alum/D_registers_q[7][12]_i_53/O
                         net (fo=1, routed)           0.000    67.925    alum/D_registers_q[7][12]_i_53_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    68.326 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.326    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.440 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.440    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.554 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.554    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.668 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.668    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.782 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.782    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.896 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.896    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.010 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.010    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.124 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.124    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.281 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.860    70.140    alum/temp_out0[12]
    SLICE_X39Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    70.925 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.925    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.039 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.039    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.153 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.153    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.267 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.267    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.381 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.381    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.495 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.495    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.609 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.609    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.723 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.723    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.880 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.941    72.822    alum/temp_out0[11]
    SLICE_X35Y28         LUT3 (Prop_lut3_I0_O)        0.329    73.151 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.151    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.701 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.701    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.815 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.815    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.929 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.929    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.043 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.043    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.157 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.157    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.271 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.271    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.385 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.385    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.499 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.499    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.656 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.356    76.012    alum/temp_out0[10]
    SLICE_X34Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    76.812 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.812    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.929 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.929    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.046 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.046    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.163 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.009    77.172    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.289 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.289    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.406 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.406    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.523 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.523    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.640 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.640    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.797 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.139    78.936    alum/temp_out0[9]
    SLICE_X35Y19         LUT3 (Prop_lut3_I0_O)        0.332    79.268 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.268    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.818 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.818    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.932 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.932    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.046 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.046    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.160 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.160    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.274 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.274    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.388 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.009    80.397    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.511 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.511    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.625 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.625    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.782 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.037    81.819    alum/temp_out0[8]
    SLICE_X37Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    82.604 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.604    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.718 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.718    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.832 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.832    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.946 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.946    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.060 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.009    83.069    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.183 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.183    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.297 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.297    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.411 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.411    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.568 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.104    84.672    alum/temp_out0[7]
    SLICE_X38Y19         LUT3 (Prop_lut3_I0_O)        0.329    85.001 r  alum/D_registers_q[7][3]_i_177/O
                         net (fo=1, routed)           0.000    85.001    alum/D_registers_q[7][3]_i_177_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    85.381 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.381    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.498 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.498    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.615 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.615    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.732 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.732    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.849 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.849    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.966 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.009    85.975    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.092 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.092    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.209 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.209    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.366 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.993    87.359    alum/temp_out0[6]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.332    87.691 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.691    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.241 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.241    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.355 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.355    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.469 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.469    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.583 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.583    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.697 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.697    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.811 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.811    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.925 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.009    88.934    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.048 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.048    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.205 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.041    90.246    alum/temp_out0[5]
    SLICE_X31Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    91.031 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.031    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.145 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.145    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.259 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.259    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.373 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.373    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.487 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.487    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.601 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.601    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.715 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.009    91.724    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.838 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.838    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.995 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.937    92.931    alum/temp_out0[4]
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.329    93.260 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.260    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.810 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.810    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.924 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.924    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.038 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.038    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.152 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.152    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.266 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.266    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.380 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.009    94.389    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.503 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.503    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.617 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.617    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.774 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.183    95.957    alum/temp_out0[3]
    SLICE_X28Y18         LUT3 (Prop_lut3_I0_O)        0.329    96.286 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.286    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.836 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.836    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.950 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.950    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.064 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.064    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.178 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.178    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.292 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.292    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.406 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.406    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.520 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.009    97.529    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.643 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.643    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.800 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.033    98.833    alum/temp_out0[2]
    SLICE_X30Y17         LUT3 (Prop_lut3_I0_O)        0.329    99.162 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    99.162    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.695 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.695    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.812 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.812    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.929 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.929    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.046 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.046    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.163 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.163    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.280 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.280    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.397 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.397    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.514 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.009   100.523    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.680 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.076   101.756    alum/temp_out0[1]
    SLICE_X33Y17         LUT3 (Prop_lut3_I0_O)        0.332   102.088 r  alum/D_registers_q[7][0]_i_80/O
                         net (fo=1, routed)           0.000   102.088    alum/D_registers_q[7][0]_i_80_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   102.489 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.489    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.603 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.603    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.717 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.717    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.831 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.831    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.945 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.945    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.059 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.059    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.173 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.173    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.287 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.009   103.296    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.453 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.750   104.203    sm/temp_out0[0]
    SLICE_X43Y27         LUT5 (Prop_lut5_I4_O)        0.329   104.532 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.564   105.096    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X44Y28         LUT4 (Prop_lut4_I1_O)        0.124   105.220 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.499   105.719    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X44Y28         LUT6 (Prop_lut6_I0_O)        0.124   105.843 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.489   107.331    sm/M_alum_out[0]
    SLICE_X48Y12         LUT5 (Prop_lut5_I4_O)        0.150   107.481 r  sm/ram_reg_i_44/O
                         net (fo=2, routed)           0.824   108.305    sm/brams/override_address[0]
    SLICE_X48Y10         LUT4 (Prop_lut4_I0_O)        0.332   108.637 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.576   109.214    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y4          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.489   116.004    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.264    
                         clock uncertainty           -0.035   116.229    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.663    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.663    
                         arrival time                        -109.214    
  -------------------------------------------------------------------
                         slack                                  6.449    

Slack (MET) :             6.697ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.159ns  (logic 59.653ns (57.271%)  route 44.506ns (42.729%))
  Logic Levels:           319  (CARRY4=286 LUT2=2 LUT3=22 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 115.958 - 111.111 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.623     5.207    display/clk
    SLICE_X60Y28         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.518     5.725 f  display/D_ddr_q_reg/Q
                         net (fo=78, routed)          2.088     7.813    sm/M_display_reading
    SLICE_X43Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.937 f  sm/ram_reg_i_166/O
                         net (fo=1, routed)           0.648     8.586    sm/ram_reg_i_166_n_0
    SLICE_X43Y13         LUT6 (Prop_lut6_I0_O)        0.124     8.710 f  sm/ram_reg_i_143/O
                         net (fo=1, routed)           0.426     9.135    sm/ram_reg_i_143_n_0
    SLICE_X44Y13         LUT6 (Prop_lut6_I4_O)        0.124     9.259 r  sm/ram_reg_i_118/O
                         net (fo=64, routed)          1.438    10.697    L_reg/M_sm_ra1[1]
    SLICE_X52Y31         LUT6 (Prop_lut6_I2_O)        0.124    10.821 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           0.851    11.672    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X52Y31         LUT3 (Prop_lut3_I0_O)        0.148    11.820 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          1.081    12.902    sm/M_alum_a[31]
    SLICE_X54Y25         LUT2 (Prop_lut2_I1_O)        0.328    13.230 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.230    alum/S[0]
    SLICE_X54Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.743 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.743    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.860 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.860    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.977 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.977    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.094 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.094    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.211 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.211    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.328 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.328    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.445 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.445    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.562 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.562    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.816 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.114    15.929    alum/temp_out0[31]
    SLICE_X50Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    16.767 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.767    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.884 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.884    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.001 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.001    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.118 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.118    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.235 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.235    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.352 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.352    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.469 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.469    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.586 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.586    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.743 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.921    18.664    alum/temp_out0[30]
    SLICE_X51Y27         LUT3 (Prop_lut3_I0_O)        0.332    18.996 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.996    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.546 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.546    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.660 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.660    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.774 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.774    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.888 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.888    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.002 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.002    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.116 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.116    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.230 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.230    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.344 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.344    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.501 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.976    21.478    alum/temp_out0[29]
    SLICE_X48Y28         LUT3 (Prop_lut3_I0_O)        0.329    21.807 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    21.807    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.357 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.357    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.471 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.471    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.585 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.585    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.699 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.699    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.813 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.813    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.927 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.927    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.041 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.041    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.155 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.155    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.312 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.089    24.400    alum/temp_out0[28]
    SLICE_X46Y29         LUT3 (Prop_lut3_I0_O)        0.329    24.729 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.729    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.262 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.262    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.379 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.379    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.496 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.496    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.613 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.613    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.730 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.730    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.847 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.847    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.964 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.964    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.081 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.081    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.238 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.938    27.176    alum/temp_out0[27]
    SLICE_X45Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    27.964 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.964    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.078 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.078    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.192 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.192    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.306 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.306    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.420 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.420    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.534 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.534    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.648 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.648    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X45Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.762 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.762    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.919 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.892    29.812    alum/temp_out0[26]
    SLICE_X44Y33         LUT3 (Prop_lut3_I0_O)        0.329    30.141 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    30.141    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.691 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.691    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.805 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.805    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.919 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.919    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.033 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.033    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.147 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.147    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.261 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.261    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.375 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.375    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.489 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.489    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.646 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.148    32.793    alum/temp_out0[25]
    SLICE_X42Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    33.593 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.593    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.710 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.710    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.827 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.827    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.944 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.944    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.061 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.061    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.178 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.178    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.295 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.295    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.412 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.412    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.569 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.109    35.678    alum/temp_out0[24]
    SLICE_X49Y26         LUT3 (Prop_lut3_I0_O)        0.332    36.010 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.010    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.560 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.560    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.674 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.674    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.788 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.788    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.902 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.902    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.016 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.016    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.130 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.130    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.244 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.244    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.358 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.358    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.515 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.125    38.640    alum/temp_out0[23]
    SLICE_X53Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    39.425 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.425    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.539 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.539    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.653 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.653    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.767 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.767    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.881 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.881    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.995 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.995    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.109 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.109    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.223 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.223    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.380 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.159    41.539    alum/temp_out0[22]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.329    41.868 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.868    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.401 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.401    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.518 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.518    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.635 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.635    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.752 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.752    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.869 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.009    42.878    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.995 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.995    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.112 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.112    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.229 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.229    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.386 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.208    44.594    alum/temp_out0[21]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.332    44.926 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.926    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.476 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.476    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.590 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.590    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.704 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.704    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.818 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.818    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.932 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.932    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.046 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.009    46.055    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.169 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.169    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.283 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.283    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.440 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.310    47.750    alum/temp_out0[20]
    SLICE_X46Y18         LUT3 (Prop_lut3_I0_O)        0.329    48.079 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.079    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.612 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.612    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.729 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.729    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.846 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.846    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.963 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.963    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.080 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.080    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.197 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.197    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.314 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.009    49.323    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.440 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.440    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.597 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.153    50.750    alum/temp_out0[19]
    SLICE_X45Y15         LUT3 (Prop_lut3_I0_O)        0.332    51.082 r  alum/D_registers_q[7][18]_i_59/O
                         net (fo=1, routed)           0.000    51.082    alum/D_registers_q[7][18]_i_59_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.632 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.632    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.746 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.746    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.860 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.860    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.974 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.974    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.088 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.088    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.202 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.202    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.316 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.316    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.473 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.839    53.312    alum/temp_out0[18]
    SLICE_X44Y14         LUT3 (Prop_lut3_I0_O)        0.329    53.641 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.641    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.191 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.191    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.305 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.305    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.419 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.419    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.533 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.533    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.647 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.647    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.761 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.761    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.875 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.875    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.989 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.989    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.146 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.861    56.007    alum/temp_out0[17]
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.329    56.336 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.336    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.886 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.886    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.000 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.000    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.114 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.114    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.228 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.228    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.342 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.342    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.456 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.456    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.570 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.009    57.579    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.693 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.693    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.850 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.032    58.882    alum/temp_out0[16]
    SLICE_X41Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.667 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.667    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.781 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.781    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.895 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.895    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.009 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.009    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.123 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.123    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.237 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.009    60.246    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.360 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.360    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.474 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.474    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.631 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.194    61.825    alum/temp_out0[15]
    SLICE_X47Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    62.610 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.610    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.724 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.724    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.838 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.838    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.952 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.952    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.066 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.066    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.180 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.009    63.189    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.303 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.303    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.417 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.417    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.574 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.325    64.899    alum/temp_out0[14]
    SLICE_X40Y15         LUT3 (Prop_lut3_I0_O)        0.329    65.228 r  alum/D_registers_q[7][13]_i_57/O
                         net (fo=1, routed)           0.000    65.228    alum/D_registers_q[7][13]_i_57_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.778 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.778    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.892 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.892    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.006 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    66.006    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.120 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.120    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.234 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.234    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.348 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.348    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.462 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.462    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.619 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.976    67.596    alum/temp_out0[13]
    SLICE_X39Y16         LUT3 (Prop_lut3_I0_O)        0.329    67.925 r  alum/D_registers_q[7][12]_i_53/O
                         net (fo=1, routed)           0.000    67.925    alum/D_registers_q[7][12]_i_53_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    68.326 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.326    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.440 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.440    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.554 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.554    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.668 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.668    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.782 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.782    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.896 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.896    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.010 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.010    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.124 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.124    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.281 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.860    70.140    alum/temp_out0[12]
    SLICE_X39Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    70.925 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.925    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.039 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.039    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.153 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.153    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.267 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.267    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.381 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.381    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.495 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.495    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.609 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.609    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.723 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.723    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.880 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.941    72.822    alum/temp_out0[11]
    SLICE_X35Y28         LUT3 (Prop_lut3_I0_O)        0.329    73.151 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.151    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.701 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.701    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.815 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.815    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.929 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.929    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.043 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.043    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.157 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.157    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.271 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.271    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.385 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.385    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.499 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.499    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.656 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.356    76.012    alum/temp_out0[10]
    SLICE_X34Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    76.812 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.812    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.929 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.929    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.046 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.046    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.163 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.009    77.172    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.289 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.289    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.406 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.406    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.523 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.523    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.640 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.640    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.797 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.139    78.936    alum/temp_out0[9]
    SLICE_X35Y19         LUT3 (Prop_lut3_I0_O)        0.332    79.268 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.268    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.818 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.818    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.932 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.932    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.046 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.046    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.160 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.160    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.274 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.274    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.388 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.009    80.397    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.511 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.511    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.625 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.625    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.782 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.037    81.819    alum/temp_out0[8]
    SLICE_X37Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    82.604 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.604    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.718 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.718    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.832 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.832    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.946 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.946    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.060 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.009    83.069    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.183 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.183    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.297 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.297    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.411 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.411    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.568 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.104    84.672    alum/temp_out0[7]
    SLICE_X38Y19         LUT3 (Prop_lut3_I0_O)        0.329    85.001 r  alum/D_registers_q[7][3]_i_177/O
                         net (fo=1, routed)           0.000    85.001    alum/D_registers_q[7][3]_i_177_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    85.381 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.381    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.498 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.498    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.615 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.615    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.732 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.732    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.849 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.849    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.966 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.009    85.975    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.092 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.092    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.209 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.209    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.366 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.993    87.359    alum/temp_out0[6]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.332    87.691 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.691    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.241 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.241    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.355 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.355    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.469 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.469    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.583 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.583    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.697 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.697    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.811 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.811    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.925 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.009    88.934    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.048 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.048    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.205 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.041    90.246    alum/temp_out0[5]
    SLICE_X31Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    91.031 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.031    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.145 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.145    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.259 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.259    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.373 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.373    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.487 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.487    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.601 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.601    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.715 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.009    91.724    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.838 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.838    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.995 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.937    92.931    alum/temp_out0[4]
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.329    93.260 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.260    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.810 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.810    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.924 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.924    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.038 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.038    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.152 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.152    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.266 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.266    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.380 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.009    94.389    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.503 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.503    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.617 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.617    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.774 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.183    95.957    alum/temp_out0[3]
    SLICE_X28Y18         LUT3 (Prop_lut3_I0_O)        0.329    96.286 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.286    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.836 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.836    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.950 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.950    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.064 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.064    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.178 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.178    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.292 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.292    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.406 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.406    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.520 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.009    97.529    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.643 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.643    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.800 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.033    98.833    alum/temp_out0[2]
    SLICE_X30Y17         LUT3 (Prop_lut3_I0_O)        0.329    99.162 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    99.162    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.695 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.695    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.812 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.812    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.929 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.929    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.046 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.046    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.163 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.163    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.280 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.280    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.397 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.397    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.514 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.009   100.523    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.680 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.076   101.756    alum/temp_out0[1]
    SLICE_X33Y17         LUT3 (Prop_lut3_I0_O)        0.332   102.088 r  alum/D_registers_q[7][0]_i_80/O
                         net (fo=1, routed)           0.000   102.088    alum/D_registers_q[7][0]_i_80_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   102.489 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.489    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.603 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.603    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.717 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.717    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.831 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.831    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.945 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.945    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.059 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.059    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.173 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.173    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.287 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.009   103.296    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.453 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.750   104.203    sm/temp_out0[0]
    SLICE_X43Y27         LUT5 (Prop_lut5_I4_O)        0.329   104.532 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.564   105.096    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X44Y28         LUT4 (Prop_lut4_I1_O)        0.124   105.220 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.499   105.719    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X44Y28         LUT6 (Prop_lut6_I0_O)        0.124   105.843 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.207   107.050    sm/M_alum_out[0]
    SLICE_X35Y13         LUT2 (Prop_lut2_I1_O)        0.119   107.169 r  sm/D_states_q[4]_i_8/O
                         net (fo=3, routed)           0.753   107.921    sm/D_states_q[4]_i_8_n_0
    SLICE_X32Y11         LUT6 (Prop_lut6_I1_O)        0.332   108.253 r  sm/D_states_q[1]_i_5/O
                         net (fo=3, routed)           0.518   108.771    sm/D_states_q[1]_i_5_n_0
    SLICE_X33Y11         LUT6 (Prop_lut6_I3_O)        0.124   108.895 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.471   109.366    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X33Y11         FDRE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.442   115.958    sm/clk
    SLICE_X33Y11         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.187   116.145    
                         clock uncertainty           -0.035   116.110    
    SLICE_X33Y11         FDRE (Setup_fdre_C_D)       -0.047   116.063    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        116.063    
                         arrival time                        -109.366    
  -------------------------------------------------------------------
                         slack                                  6.697    

Slack (MET) :             6.768ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.072ns  (logic 59.653ns (57.319%)  route 44.419ns (42.681%))
  Logic Levels:           319  (CARRY4=286 LUT2=2 LUT3=22 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 115.958 - 111.111 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.623     5.207    display/clk
    SLICE_X60Y28         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.518     5.725 f  display/D_ddr_q_reg/Q
                         net (fo=78, routed)          2.088     7.813    sm/M_display_reading
    SLICE_X43Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.937 f  sm/ram_reg_i_166/O
                         net (fo=1, routed)           0.648     8.586    sm/ram_reg_i_166_n_0
    SLICE_X43Y13         LUT6 (Prop_lut6_I0_O)        0.124     8.710 f  sm/ram_reg_i_143/O
                         net (fo=1, routed)           0.426     9.135    sm/ram_reg_i_143_n_0
    SLICE_X44Y13         LUT6 (Prop_lut6_I4_O)        0.124     9.259 r  sm/ram_reg_i_118/O
                         net (fo=64, routed)          1.438    10.697    L_reg/M_sm_ra1[1]
    SLICE_X52Y31         LUT6 (Prop_lut6_I2_O)        0.124    10.821 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           0.851    11.672    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X52Y31         LUT3 (Prop_lut3_I0_O)        0.148    11.820 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          1.081    12.902    sm/M_alum_a[31]
    SLICE_X54Y25         LUT2 (Prop_lut2_I1_O)        0.328    13.230 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.230    alum/S[0]
    SLICE_X54Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.743 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.743    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.860 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.860    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.977 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.977    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.094 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.094    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.211 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.211    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.328 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.328    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.445 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.445    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.562 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.562    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.816 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.114    15.929    alum/temp_out0[31]
    SLICE_X50Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    16.767 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.767    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.884 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.884    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.001 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.001    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.118 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.118    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.235 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.235    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.352 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.352    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.469 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.469    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.586 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.586    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.743 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.921    18.664    alum/temp_out0[30]
    SLICE_X51Y27         LUT3 (Prop_lut3_I0_O)        0.332    18.996 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.996    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.546 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.546    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.660 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.660    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.774 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.774    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.888 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.888    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.002 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.002    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.116 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.116    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.230 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.230    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.344 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.344    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.501 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.976    21.478    alum/temp_out0[29]
    SLICE_X48Y28         LUT3 (Prop_lut3_I0_O)        0.329    21.807 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    21.807    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.357 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.357    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.471 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.471    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.585 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.585    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.699 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.699    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.813 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.813    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.927 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.927    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.041 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.041    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.155 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.155    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.312 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.089    24.400    alum/temp_out0[28]
    SLICE_X46Y29         LUT3 (Prop_lut3_I0_O)        0.329    24.729 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.729    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.262 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.262    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.379 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.379    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.496 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.496    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.613 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.613    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.730 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.730    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.847 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.847    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.964 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.964    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.081 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.081    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.238 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.938    27.176    alum/temp_out0[27]
    SLICE_X45Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    27.964 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.964    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.078 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.078    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.192 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.192    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.306 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.306    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.420 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.420    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.534 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.534    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.648 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.648    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X45Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.762 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.762    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.919 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.892    29.812    alum/temp_out0[26]
    SLICE_X44Y33         LUT3 (Prop_lut3_I0_O)        0.329    30.141 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    30.141    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.691 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.691    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.805 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.805    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.919 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.919    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.033 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.033    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.147 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.147    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.261 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.261    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.375 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.375    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.489 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.489    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.646 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.148    32.793    alum/temp_out0[25]
    SLICE_X42Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    33.593 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.593    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.710 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.710    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.827 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.827    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.944 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.944    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.061 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.061    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.178 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.178    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.295 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.295    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.412 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.412    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.569 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.109    35.678    alum/temp_out0[24]
    SLICE_X49Y26         LUT3 (Prop_lut3_I0_O)        0.332    36.010 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.010    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.560 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.560    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.674 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.674    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.788 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.788    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.902 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.902    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.016 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.016    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.130 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.130    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.244 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.244    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.358 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.358    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.515 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.125    38.640    alum/temp_out0[23]
    SLICE_X53Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    39.425 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.425    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.539 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.539    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.653 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.653    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.767 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.767    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.881 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.881    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.995 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.995    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.109 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.109    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.223 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.223    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.380 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.159    41.539    alum/temp_out0[22]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.329    41.868 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.868    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.401 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.401    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.518 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.518    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.635 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.635    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.752 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.752    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.869 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.009    42.878    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.995 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.995    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.112 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.112    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.229 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.229    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.386 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.208    44.594    alum/temp_out0[21]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.332    44.926 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.926    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.476 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.476    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.590 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.590    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.704 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.704    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.818 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.818    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.932 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.932    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.046 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.009    46.055    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.169 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.169    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.283 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.283    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.440 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.310    47.750    alum/temp_out0[20]
    SLICE_X46Y18         LUT3 (Prop_lut3_I0_O)        0.329    48.079 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.079    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.612 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.612    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.729 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.729    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.846 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.846    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.963 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.963    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.080 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.080    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.197 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.197    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.314 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.009    49.323    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.440 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.440    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.597 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.153    50.750    alum/temp_out0[19]
    SLICE_X45Y15         LUT3 (Prop_lut3_I0_O)        0.332    51.082 r  alum/D_registers_q[7][18]_i_59/O
                         net (fo=1, routed)           0.000    51.082    alum/D_registers_q[7][18]_i_59_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.632 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.632    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.746 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.746    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.860 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.860    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.974 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.974    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.088 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.088    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.202 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.202    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.316 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.316    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.473 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.839    53.312    alum/temp_out0[18]
    SLICE_X44Y14         LUT3 (Prop_lut3_I0_O)        0.329    53.641 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.641    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.191 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.191    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.305 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.305    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.419 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.419    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.533 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.533    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.647 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.647    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.761 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.761    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.875 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.875    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.989 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.989    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.146 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.861    56.007    alum/temp_out0[17]
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.329    56.336 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.336    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.886 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.886    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.000 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.000    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.114 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.114    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.228 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.228    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.342 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.342    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.456 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.456    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.570 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.009    57.579    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.693 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.693    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.850 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.032    58.882    alum/temp_out0[16]
    SLICE_X41Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.667 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.667    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.781 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.781    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.895 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.895    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.009 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.009    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.123 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.123    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.237 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.009    60.246    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.360 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.360    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.474 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.474    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.631 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.194    61.825    alum/temp_out0[15]
    SLICE_X47Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    62.610 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.610    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.724 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.724    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.838 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.838    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.952 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.952    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.066 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.066    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.180 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.009    63.189    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.303 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.303    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.417 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.417    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.574 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.325    64.899    alum/temp_out0[14]
    SLICE_X40Y15         LUT3 (Prop_lut3_I0_O)        0.329    65.228 r  alum/D_registers_q[7][13]_i_57/O
                         net (fo=1, routed)           0.000    65.228    alum/D_registers_q[7][13]_i_57_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.778 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.778    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.892 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.892    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.006 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    66.006    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.120 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.120    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.234 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.234    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.348 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.348    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.462 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.462    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.619 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.976    67.596    alum/temp_out0[13]
    SLICE_X39Y16         LUT3 (Prop_lut3_I0_O)        0.329    67.925 r  alum/D_registers_q[7][12]_i_53/O
                         net (fo=1, routed)           0.000    67.925    alum/D_registers_q[7][12]_i_53_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    68.326 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.326    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.440 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.440    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.554 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.554    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.668 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.668    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.782 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.782    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.896 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.896    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.010 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.010    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.124 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.124    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.281 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.860    70.140    alum/temp_out0[12]
    SLICE_X39Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    70.925 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.925    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.039 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.039    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.153 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.153    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.267 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.267    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.381 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.381    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.495 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.495    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.609 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.609    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.723 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.723    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.880 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.941    72.822    alum/temp_out0[11]
    SLICE_X35Y28         LUT3 (Prop_lut3_I0_O)        0.329    73.151 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.151    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.701 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.701    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.815 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.815    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.929 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.929    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.043 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.043    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.157 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.157    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.271 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.271    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.385 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.385    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.499 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.499    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.656 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.356    76.012    alum/temp_out0[10]
    SLICE_X34Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    76.812 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.812    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.929 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.929    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.046 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.046    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.163 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.009    77.172    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.289 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.289    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.406 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.406    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.523 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.523    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.640 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.640    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.797 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.139    78.936    alum/temp_out0[9]
    SLICE_X35Y19         LUT3 (Prop_lut3_I0_O)        0.332    79.268 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.268    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.818 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.818    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.932 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.932    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.046 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.046    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.160 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.160    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.274 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.274    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.388 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.009    80.397    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.511 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.511    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.625 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.625    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.782 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.037    81.819    alum/temp_out0[8]
    SLICE_X37Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    82.604 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.604    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.718 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.718    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.832 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.832    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.946 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.946    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.060 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.009    83.069    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.183 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.183    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.297 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.297    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.411 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.411    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.568 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.104    84.672    alum/temp_out0[7]
    SLICE_X38Y19         LUT3 (Prop_lut3_I0_O)        0.329    85.001 r  alum/D_registers_q[7][3]_i_177/O
                         net (fo=1, routed)           0.000    85.001    alum/D_registers_q[7][3]_i_177_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    85.381 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.381    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.498 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.498    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.615 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.615    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.732 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.732    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.849 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.849    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.966 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.009    85.975    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.092 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.092    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.209 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.209    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.366 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.993    87.359    alum/temp_out0[6]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.332    87.691 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.691    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.241 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.241    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.355 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.355    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.469 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.469    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.583 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.583    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.697 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.697    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.811 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.811    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.925 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.009    88.934    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.048 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.048    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.205 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.041    90.246    alum/temp_out0[5]
    SLICE_X31Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    91.031 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.031    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.145 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.145    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.259 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.259    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.373 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.373    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.487 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.487    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.601 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.601    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.715 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.009    91.724    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.838 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.838    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.995 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.937    92.931    alum/temp_out0[4]
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.329    93.260 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.260    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.810 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.810    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.924 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.924    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.038 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.038    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.152 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.152    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.266 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.266    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.380 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.009    94.389    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.503 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.503    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.617 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.617    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.774 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.183    95.957    alum/temp_out0[3]
    SLICE_X28Y18         LUT3 (Prop_lut3_I0_O)        0.329    96.286 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.286    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.836 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.836    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.950 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.950    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.064 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.064    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.178 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.178    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.292 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.292    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.406 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.406    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.520 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.009    97.529    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.643 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.643    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.800 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.033    98.833    alum/temp_out0[2]
    SLICE_X30Y17         LUT3 (Prop_lut3_I0_O)        0.329    99.162 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    99.162    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.695 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.695    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.812 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.812    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.929 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.929    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.046 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.046    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.163 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.163    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.280 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.280    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.397 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.397    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.514 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.009   100.523    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.680 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.076   101.756    alum/temp_out0[1]
    SLICE_X33Y17         LUT3 (Prop_lut3_I0_O)        0.332   102.088 r  alum/D_registers_q[7][0]_i_80/O
                         net (fo=1, routed)           0.000   102.088    alum/D_registers_q[7][0]_i_80_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   102.489 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.489    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.603 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.603    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.717 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.717    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.831 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.831    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.945 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.945    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.059 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.059    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.173 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.173    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.287 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.009   103.296    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.453 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.750   104.203    sm/temp_out0[0]
    SLICE_X43Y27         LUT5 (Prop_lut5_I4_O)        0.329   104.532 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.564   105.096    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X44Y28         LUT4 (Prop_lut4_I1_O)        0.124   105.220 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.499   105.719    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X44Y28         LUT6 (Prop_lut6_I0_O)        0.124   105.843 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.207   107.050    sm/M_alum_out[0]
    SLICE_X35Y13         LUT2 (Prop_lut2_I1_O)        0.119   107.169 r  sm/D_states_q[4]_i_8/O
                         net (fo=3, routed)           0.753   107.921    sm/D_states_q[4]_i_8_n_0
    SLICE_X32Y11         LUT6 (Prop_lut6_I1_O)        0.332   108.253 r  sm/D_states_q[1]_i_5/O
                         net (fo=3, routed)           0.523   108.776    sm/D_states_q[1]_i_5_n_0
    SLICE_X33Y11         LUT6 (Prop_lut6_I3_O)        0.124   108.900 r  sm/D_states_q[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.379   109.280    sm/D_states_q[1]_rep__0_i_1_n_0
    SLICE_X33Y11         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.442   115.958    sm/clk
    SLICE_X33Y11         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.187   116.145    
                         clock uncertainty           -0.035   116.110    
    SLICE_X33Y11         FDRE (Setup_fdre_C_D)       -0.062   116.048    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                        116.048    
                         arrival time                        -109.280    
  -------------------------------------------------------------------
                         slack                                  6.768    

Slack (MET) :             6.868ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.039ns  (logic 59.653ns (57.337%)  route 44.386ns (42.663%))
  Logic Levels:           319  (CARRY4=286 LUT2=2 LUT3=22 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 115.957 - 111.111 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.623     5.207    display/clk
    SLICE_X60Y28         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.518     5.725 f  display/D_ddr_q_reg/Q
                         net (fo=78, routed)          2.088     7.813    sm/M_display_reading
    SLICE_X43Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.937 f  sm/ram_reg_i_166/O
                         net (fo=1, routed)           0.648     8.586    sm/ram_reg_i_166_n_0
    SLICE_X43Y13         LUT6 (Prop_lut6_I0_O)        0.124     8.710 f  sm/ram_reg_i_143/O
                         net (fo=1, routed)           0.426     9.135    sm/ram_reg_i_143_n_0
    SLICE_X44Y13         LUT6 (Prop_lut6_I4_O)        0.124     9.259 r  sm/ram_reg_i_118/O
                         net (fo=64, routed)          1.438    10.697    L_reg/M_sm_ra1[1]
    SLICE_X52Y31         LUT6 (Prop_lut6_I2_O)        0.124    10.821 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           0.851    11.672    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X52Y31         LUT3 (Prop_lut3_I0_O)        0.148    11.820 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          1.081    12.902    sm/M_alum_a[31]
    SLICE_X54Y25         LUT2 (Prop_lut2_I1_O)        0.328    13.230 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.230    alum/S[0]
    SLICE_X54Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.743 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.743    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.860 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.860    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.977 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.977    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.094 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.094    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.211 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.211    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.328 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.328    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.445 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.445    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.562 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.562    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.816 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.114    15.929    alum/temp_out0[31]
    SLICE_X50Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    16.767 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.767    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.884 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.884    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.001 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.001    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.118 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.118    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.235 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.235    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.352 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.352    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.469 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.469    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.586 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.586    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.743 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.921    18.664    alum/temp_out0[30]
    SLICE_X51Y27         LUT3 (Prop_lut3_I0_O)        0.332    18.996 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.996    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.546 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.546    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.660 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.660    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.774 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.774    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.888 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.888    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.002 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.002    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.116 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.116    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.230 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.230    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.344 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.344    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.501 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.976    21.478    alum/temp_out0[29]
    SLICE_X48Y28         LUT3 (Prop_lut3_I0_O)        0.329    21.807 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    21.807    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.357 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.357    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.471 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.471    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.585 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.585    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.699 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.699    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.813 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.813    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.927 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.927    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.041 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.041    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.155 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.155    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.312 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.089    24.400    alum/temp_out0[28]
    SLICE_X46Y29         LUT3 (Prop_lut3_I0_O)        0.329    24.729 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.729    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.262 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.262    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.379 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.379    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.496 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.496    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.613 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.613    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.730 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.730    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.847 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.847    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.964 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.964    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.081 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.081    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.238 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.938    27.176    alum/temp_out0[27]
    SLICE_X45Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    27.964 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.964    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.078 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.078    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.192 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.192    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.306 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.306    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.420 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.420    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.534 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.534    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.648 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.648    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X45Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.762 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.762    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.919 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.892    29.812    alum/temp_out0[26]
    SLICE_X44Y33         LUT3 (Prop_lut3_I0_O)        0.329    30.141 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    30.141    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.691 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.691    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.805 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.805    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.919 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.919    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.033 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.033    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.147 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.147    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.261 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.261    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.375 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.375    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.489 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.489    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.646 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.148    32.793    alum/temp_out0[25]
    SLICE_X42Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    33.593 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.593    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.710 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.710    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.827 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.827    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.944 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.944    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.061 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.061    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.178 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.178    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.295 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.295    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.412 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.412    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.569 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.109    35.678    alum/temp_out0[24]
    SLICE_X49Y26         LUT3 (Prop_lut3_I0_O)        0.332    36.010 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.010    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.560 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.560    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.674 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.674    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.788 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.788    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.902 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.902    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.016 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.016    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.130 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.130    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.244 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.244    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.358 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.358    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.515 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.125    38.640    alum/temp_out0[23]
    SLICE_X53Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    39.425 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.425    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.539 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.539    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.653 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.653    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.767 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.767    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.881 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.881    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.995 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.995    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.109 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.109    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.223 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.223    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.380 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.159    41.539    alum/temp_out0[22]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.329    41.868 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.868    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.401 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.401    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.518 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.518    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.635 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.635    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.752 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.752    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.869 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.009    42.878    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.995 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.995    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.112 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.112    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.229 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.229    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.386 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.208    44.594    alum/temp_out0[21]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.332    44.926 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.926    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.476 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.476    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.590 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.590    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.704 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.704    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.818 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.818    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.932 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.932    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.046 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.009    46.055    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.169 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.169    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.283 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.283    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.440 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.310    47.750    alum/temp_out0[20]
    SLICE_X46Y18         LUT3 (Prop_lut3_I0_O)        0.329    48.079 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.079    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.612 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.612    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.729 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.729    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.846 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.846    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.963 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.963    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.080 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.080    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.197 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.197    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.314 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.009    49.323    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.440 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.440    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.597 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.153    50.750    alum/temp_out0[19]
    SLICE_X45Y15         LUT3 (Prop_lut3_I0_O)        0.332    51.082 r  alum/D_registers_q[7][18]_i_59/O
                         net (fo=1, routed)           0.000    51.082    alum/D_registers_q[7][18]_i_59_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.632 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.632    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.746 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.746    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.860 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.860    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.974 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.974    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.088 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.088    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.202 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.202    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.316 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.316    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.473 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.839    53.312    alum/temp_out0[18]
    SLICE_X44Y14         LUT3 (Prop_lut3_I0_O)        0.329    53.641 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.641    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.191 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.191    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.305 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.305    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.419 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.419    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.533 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.533    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.647 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.647    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.761 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.761    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.875 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.875    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.989 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.989    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.146 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.861    56.007    alum/temp_out0[17]
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.329    56.336 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.336    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.886 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.886    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.000 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.000    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.114 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.114    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.228 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.228    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.342 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.342    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.456 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.456    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.570 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.009    57.579    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.693 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.693    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.850 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.032    58.882    alum/temp_out0[16]
    SLICE_X41Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.667 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.667    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.781 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.781    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.895 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.895    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.009 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.009    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.123 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.123    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.237 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.009    60.246    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.360 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.360    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.474 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.474    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.631 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.194    61.825    alum/temp_out0[15]
    SLICE_X47Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    62.610 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.610    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.724 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.724    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.838 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.838    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.952 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.952    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.066 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.066    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.180 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.009    63.189    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.303 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.303    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.417 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.417    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.574 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.325    64.899    alum/temp_out0[14]
    SLICE_X40Y15         LUT3 (Prop_lut3_I0_O)        0.329    65.228 r  alum/D_registers_q[7][13]_i_57/O
                         net (fo=1, routed)           0.000    65.228    alum/D_registers_q[7][13]_i_57_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.778 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.778    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.892 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.892    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.006 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    66.006    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.120 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.120    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.234 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.234    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.348 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.348    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.462 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.462    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.619 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.976    67.596    alum/temp_out0[13]
    SLICE_X39Y16         LUT3 (Prop_lut3_I0_O)        0.329    67.925 r  alum/D_registers_q[7][12]_i_53/O
                         net (fo=1, routed)           0.000    67.925    alum/D_registers_q[7][12]_i_53_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    68.326 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.326    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.440 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.440    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.554 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.554    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.668 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.668    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.782 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.782    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.896 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.896    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.010 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.010    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.124 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.124    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.281 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.860    70.140    alum/temp_out0[12]
    SLICE_X39Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    70.925 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.925    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.039 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.039    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.153 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.153    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.267 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.267    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.381 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.381    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.495 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.495    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.609 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.609    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.723 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.723    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.880 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.941    72.822    alum/temp_out0[11]
    SLICE_X35Y28         LUT3 (Prop_lut3_I0_O)        0.329    73.151 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.151    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.701 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.701    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.815 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.815    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.929 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.929    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.043 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.043    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.157 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.157    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.271 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.271    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.385 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.385    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.499 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.499    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.656 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.356    76.012    alum/temp_out0[10]
    SLICE_X34Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    76.812 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.812    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.929 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.929    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.046 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.046    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.163 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.009    77.172    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.289 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.289    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.406 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.406    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.523 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.523    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.640 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.640    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.797 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.139    78.936    alum/temp_out0[9]
    SLICE_X35Y19         LUT3 (Prop_lut3_I0_O)        0.332    79.268 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.268    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.818 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.818    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.932 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.932    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.046 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.046    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.160 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.160    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.274 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.274    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.388 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.009    80.397    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.511 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.511    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.625 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.625    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.782 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.037    81.819    alum/temp_out0[8]
    SLICE_X37Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    82.604 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.604    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.718 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.718    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.832 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.832    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.946 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.946    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.060 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.009    83.069    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.183 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.183    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.297 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.297    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.411 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.411    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.568 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.104    84.672    alum/temp_out0[7]
    SLICE_X38Y19         LUT3 (Prop_lut3_I0_O)        0.329    85.001 r  alum/D_registers_q[7][3]_i_177/O
                         net (fo=1, routed)           0.000    85.001    alum/D_registers_q[7][3]_i_177_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    85.381 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.381    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.498 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.498    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.615 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.615    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.732 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.732    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.849 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.849    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.966 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.009    85.975    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.092 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.092    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.209 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.209    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.366 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.993    87.359    alum/temp_out0[6]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.332    87.691 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.691    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.241 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.241    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.355 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.355    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.469 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.469    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.583 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.583    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.697 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.697    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.811 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.811    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.925 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.009    88.934    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.048 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.048    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.205 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.041    90.246    alum/temp_out0[5]
    SLICE_X31Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    91.031 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.031    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.145 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.145    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.259 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.259    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.373 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.373    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.487 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.487    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.601 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.601    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.715 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.009    91.724    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.838 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.838    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.995 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.937    92.931    alum/temp_out0[4]
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.329    93.260 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.260    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.810 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.810    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.924 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.924    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.038 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.038    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.152 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.152    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.266 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.266    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.380 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.009    94.389    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.503 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.503    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.617 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.617    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.774 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.183    95.957    alum/temp_out0[3]
    SLICE_X28Y18         LUT3 (Prop_lut3_I0_O)        0.329    96.286 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.286    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.836 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.836    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.950 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.950    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.064 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.064    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.178 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.178    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.292 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.292    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.406 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.406    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.520 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.009    97.529    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.643 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.643    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.800 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.033    98.833    alum/temp_out0[2]
    SLICE_X30Y17         LUT3 (Prop_lut3_I0_O)        0.329    99.162 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    99.162    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.695 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.695    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.812 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.812    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.929 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.929    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.046 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.046    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.163 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.163    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.280 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.280    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.397 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.397    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.514 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.009   100.523    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.680 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.076   101.756    alum/temp_out0[1]
    SLICE_X33Y17         LUT3 (Prop_lut3_I0_O)        0.332   102.088 r  alum/D_registers_q[7][0]_i_80/O
                         net (fo=1, routed)           0.000   102.088    alum/D_registers_q[7][0]_i_80_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   102.489 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.489    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.603 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.603    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.717 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.717    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.831 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.831    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.945 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.945    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.059 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.059    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.173 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.173    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.287 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.009   103.296    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.453 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.750   104.203    sm/temp_out0[0]
    SLICE_X43Y27         LUT5 (Prop_lut5_I4_O)        0.329   104.532 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.564   105.096    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X44Y28         LUT4 (Prop_lut4_I1_O)        0.124   105.220 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.499   105.719    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X44Y28         LUT6 (Prop_lut6_I0_O)        0.124   105.843 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.207   107.050    sm/M_alum_out[0]
    SLICE_X35Y13         LUT2 (Prop_lut2_I1_O)        0.119   107.169 f  sm/D_states_q[4]_i_8/O
                         net (fo=3, routed)           0.515   107.683    sm/D_states_q[4]_i_8_n_0
    SLICE_X35Y11         LUT6 (Prop_lut6_I2_O)        0.332   108.015 f  sm/D_states_q[4]_i_2/O
                         net (fo=1, routed)           0.722   108.738    sm/D_states_q[4]_i_2_n_0
    SLICE_X36Y12         LUT6 (Prop_lut6_I0_O)        0.124   108.862 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.385   109.246    sm/D_states_d__0[4]
    SLICE_X36Y12         FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.441   115.957    sm/clk
    SLICE_X36Y12         FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.259   116.216    
                         clock uncertainty           -0.035   116.181    
    SLICE_X36Y12         FDSE (Setup_fdse_C_D)       -0.067   116.114    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.114    
                         arrival time                        -109.247    
  -------------------------------------------------------------------
                         slack                                  6.868    

Slack (MET) :             7.081ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.824ns  (logic 59.649ns (57.452%)  route 44.175ns (42.548%))
  Logic Levels:           319  (CARRY4=286 LUT2=1 LUT3=22 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 115.956 - 111.111 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.623     5.207    display/clk
    SLICE_X60Y28         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.518     5.725 f  display/D_ddr_q_reg/Q
                         net (fo=78, routed)          2.088     7.813    sm/M_display_reading
    SLICE_X43Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.937 f  sm/ram_reg_i_166/O
                         net (fo=1, routed)           0.648     8.586    sm/ram_reg_i_166_n_0
    SLICE_X43Y13         LUT6 (Prop_lut6_I0_O)        0.124     8.710 f  sm/ram_reg_i_143/O
                         net (fo=1, routed)           0.426     9.135    sm/ram_reg_i_143_n_0
    SLICE_X44Y13         LUT6 (Prop_lut6_I4_O)        0.124     9.259 r  sm/ram_reg_i_118/O
                         net (fo=64, routed)          1.438    10.697    L_reg/M_sm_ra1[1]
    SLICE_X52Y31         LUT6 (Prop_lut6_I2_O)        0.124    10.821 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           0.851    11.672    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X52Y31         LUT3 (Prop_lut3_I0_O)        0.148    11.820 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          1.081    12.902    sm/M_alum_a[31]
    SLICE_X54Y25         LUT2 (Prop_lut2_I1_O)        0.328    13.230 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.230    alum/S[0]
    SLICE_X54Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.743 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.743    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.860 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.860    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.977 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.977    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.094 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.094    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.211 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.211    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.328 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.328    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.445 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.445    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.562 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.562    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.816 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.114    15.929    alum/temp_out0[31]
    SLICE_X50Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    16.767 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.767    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.884 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.884    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.001 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.001    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.118 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.118    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.235 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.235    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.352 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.352    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.469 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.469    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.586 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.586    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.743 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.921    18.664    alum/temp_out0[30]
    SLICE_X51Y27         LUT3 (Prop_lut3_I0_O)        0.332    18.996 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.996    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.546 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.546    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.660 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.660    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.774 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.774    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.888 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.888    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.002 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.002    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.116 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.116    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.230 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.230    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.344 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.344    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.501 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.976    21.478    alum/temp_out0[29]
    SLICE_X48Y28         LUT3 (Prop_lut3_I0_O)        0.329    21.807 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    21.807    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.357 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.357    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.471 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.471    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.585 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.585    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.699 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.699    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.813 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.813    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.927 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.927    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.041 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.041    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.155 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.155    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.312 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.089    24.400    alum/temp_out0[28]
    SLICE_X46Y29         LUT3 (Prop_lut3_I0_O)        0.329    24.729 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.729    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.262 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.262    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.379 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.379    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.496 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.496    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.613 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.613    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.730 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.730    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.847 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.847    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.964 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.964    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.081 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.081    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.238 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.938    27.176    alum/temp_out0[27]
    SLICE_X45Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    27.964 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.964    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.078 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.078    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.192 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.192    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.306 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.306    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.420 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.420    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.534 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.534    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.648 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.648    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X45Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.762 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.762    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.919 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.892    29.812    alum/temp_out0[26]
    SLICE_X44Y33         LUT3 (Prop_lut3_I0_O)        0.329    30.141 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    30.141    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.691 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.691    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.805 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.805    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.919 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.919    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.033 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.033    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.147 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.147    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.261 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.261    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.375 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.375    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.489 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.489    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.646 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.148    32.793    alum/temp_out0[25]
    SLICE_X42Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    33.593 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.593    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.710 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.710    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.827 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.827    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.944 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.944    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.061 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.061    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.178 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.178    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.295 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.295    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.412 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.412    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.569 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.109    35.678    alum/temp_out0[24]
    SLICE_X49Y26         LUT3 (Prop_lut3_I0_O)        0.332    36.010 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.010    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.560 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.560    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.674 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.674    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.788 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.788    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.902 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.902    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.016 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.016    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.130 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.130    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.244 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.244    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.358 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.358    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.515 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.125    38.640    alum/temp_out0[23]
    SLICE_X53Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    39.425 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.425    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.539 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.539    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.653 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.653    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.767 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.767    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.881 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.881    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.995 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.995    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.109 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.109    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.223 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.223    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.380 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.159    41.539    alum/temp_out0[22]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.329    41.868 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.868    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.401 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.401    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.518 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.518    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.635 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.635    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.752 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.752    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.869 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.009    42.878    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.995 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.995    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.112 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.112    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.229 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.229    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.386 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.208    44.594    alum/temp_out0[21]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.332    44.926 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.926    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.476 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.476    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.590 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.590    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.704 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.704    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.818 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.818    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.932 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.932    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.046 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.009    46.055    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.169 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.169    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.283 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.283    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.440 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.310    47.750    alum/temp_out0[20]
    SLICE_X46Y18         LUT3 (Prop_lut3_I0_O)        0.329    48.079 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.079    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.612 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.612    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.729 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.729    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.846 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.846    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.963 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.963    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.080 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.080    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.197 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.197    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.314 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.009    49.323    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.440 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.440    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.597 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.153    50.750    alum/temp_out0[19]
    SLICE_X45Y15         LUT3 (Prop_lut3_I0_O)        0.332    51.082 r  alum/D_registers_q[7][18]_i_59/O
                         net (fo=1, routed)           0.000    51.082    alum/D_registers_q[7][18]_i_59_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.632 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.632    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.746 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.746    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.860 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.860    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.974 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.974    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.088 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.088    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.202 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.202    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.316 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.316    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.473 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.839    53.312    alum/temp_out0[18]
    SLICE_X44Y14         LUT3 (Prop_lut3_I0_O)        0.329    53.641 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.641    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.191 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.191    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.305 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.305    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.419 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.419    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.533 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.533    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.647 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.647    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.761 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.761    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.875 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.875    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.989 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.989    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.146 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.861    56.007    alum/temp_out0[17]
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.329    56.336 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.336    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.886 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.886    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.000 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.000    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.114 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.114    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.228 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.228    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.342 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.342    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.456 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.456    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.570 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.009    57.579    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.693 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.693    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.850 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.032    58.882    alum/temp_out0[16]
    SLICE_X41Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.667 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.667    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.781 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.781    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.895 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.895    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.009 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.009    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.123 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.123    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.237 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.009    60.246    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.360 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.360    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.474 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.474    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.631 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.194    61.825    alum/temp_out0[15]
    SLICE_X47Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    62.610 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.610    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.724 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.724    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.838 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.838    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.952 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.952    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.066 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.066    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.180 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.009    63.189    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.303 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.303    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.417 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.417    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.574 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.325    64.899    alum/temp_out0[14]
    SLICE_X40Y15         LUT3 (Prop_lut3_I0_O)        0.329    65.228 r  alum/D_registers_q[7][13]_i_57/O
                         net (fo=1, routed)           0.000    65.228    alum/D_registers_q[7][13]_i_57_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.778 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.778    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.892 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.892    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.006 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    66.006    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.120 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.120    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.234 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.234    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.348 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.348    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.462 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.462    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.619 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.976    67.596    alum/temp_out0[13]
    SLICE_X39Y16         LUT3 (Prop_lut3_I0_O)        0.329    67.925 r  alum/D_registers_q[7][12]_i_53/O
                         net (fo=1, routed)           0.000    67.925    alum/D_registers_q[7][12]_i_53_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    68.326 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.326    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.440 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.440    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.554 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.554    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.668 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.668    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.782 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.782    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.896 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.896    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.010 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.010    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.124 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.124    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.281 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.860    70.140    alum/temp_out0[12]
    SLICE_X39Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    70.925 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.925    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.039 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.039    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.153 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.153    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.267 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.267    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.381 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.381    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.495 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.495    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.609 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.609    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.723 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.723    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.880 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.941    72.822    alum/temp_out0[11]
    SLICE_X35Y28         LUT3 (Prop_lut3_I0_O)        0.329    73.151 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.151    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.701 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.701    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.815 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.815    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.929 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.929    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.043 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.043    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.157 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.157    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.271 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.271    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.385 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.385    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.499 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.499    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.656 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.356    76.012    alum/temp_out0[10]
    SLICE_X34Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    76.812 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.812    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.929 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.929    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.046 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.046    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.163 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.009    77.172    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.289 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.289    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.406 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.406    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.523 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.523    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.640 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.640    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.797 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.139    78.936    alum/temp_out0[9]
    SLICE_X35Y19         LUT3 (Prop_lut3_I0_O)        0.332    79.268 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.268    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.818 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.818    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.932 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.932    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.046 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.046    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.160 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.160    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.274 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.274    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.388 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.009    80.397    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.511 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.511    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.625 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.625    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.782 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.037    81.819    alum/temp_out0[8]
    SLICE_X37Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    82.604 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.604    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.718 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.718    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.832 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.832    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.946 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.946    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.060 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.009    83.069    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.183 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.183    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.297 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.297    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.411 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.411    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.568 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.104    84.672    alum/temp_out0[7]
    SLICE_X38Y19         LUT3 (Prop_lut3_I0_O)        0.329    85.001 r  alum/D_registers_q[7][3]_i_177/O
                         net (fo=1, routed)           0.000    85.001    alum/D_registers_q[7][3]_i_177_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    85.381 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.381    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.498 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.498    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.615 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.615    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.732 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.732    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.849 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.849    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.966 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.009    85.975    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.092 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.092    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.209 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.209    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.366 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.993    87.359    alum/temp_out0[6]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.332    87.691 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.691    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.241 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.241    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.355 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.355    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.469 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.469    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.583 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.583    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.697 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.697    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.811 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.811    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.925 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.009    88.934    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.048 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.048    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.205 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.041    90.246    alum/temp_out0[5]
    SLICE_X31Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    91.031 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.031    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.145 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.145    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.259 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.259    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.373 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.373    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.487 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.487    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.601 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.601    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.715 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.009    91.724    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.838 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.838    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.995 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.937    92.931    alum/temp_out0[4]
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.329    93.260 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.260    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.810 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.810    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.924 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.924    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.038 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.038    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.152 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.152    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.266 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.266    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.380 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.009    94.389    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.503 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.503    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.617 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.617    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.774 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.183    95.957    alum/temp_out0[3]
    SLICE_X28Y18         LUT3 (Prop_lut3_I0_O)        0.329    96.286 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.286    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.836 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.836    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.950 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.950    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.064 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.064    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.178 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.178    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.292 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.292    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.406 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.406    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.520 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.009    97.529    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.643 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.643    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.800 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.033    98.833    alum/temp_out0[2]
    SLICE_X30Y17         LUT3 (Prop_lut3_I0_O)        0.329    99.162 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    99.162    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.695 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.695    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.812 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.812    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.929 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.929    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.046 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.046    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.163 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.163    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.280 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.280    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.397 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.397    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.514 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.009   100.523    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.680 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.076   101.756    alum/temp_out0[1]
    SLICE_X33Y17         LUT3 (Prop_lut3_I0_O)        0.332   102.088 r  alum/D_registers_q[7][0]_i_80/O
                         net (fo=1, routed)           0.000   102.088    alum/D_registers_q[7][0]_i_80_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   102.489 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.489    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.603 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.603    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.717 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.717    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.831 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.831    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.945 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.945    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.059 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.059    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.173 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.173    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.287 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.009   103.296    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.453 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.750   104.203    sm/temp_out0[0]
    SLICE_X43Y27         LUT5 (Prop_lut5_I4_O)        0.329   104.532 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.564   105.096    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X44Y28         LUT4 (Prop_lut4_I1_O)        0.124   105.220 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.499   105.719    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X44Y28         LUT6 (Prop_lut6_I0_O)        0.124   105.843 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.194   107.037    sm/M_alum_out[0]
    SLICE_X37Y14         LUT5 (Prop_lut5_I2_O)        0.120   107.157 r  sm/D_states_q[4]_i_13/O
                         net (fo=2, routed)           0.468   107.625    sm/D_states_q[4]_i_13_n_0
    SLICE_X35Y13         LUT6 (Prop_lut6_I2_O)        0.327   107.952 r  sm/D_states_q[3]_i_3/O
                         net (fo=1, routed)           0.571   108.523    sm/D_states_q[3]_i_3_n_0
    SLICE_X36Y13         LUT6 (Prop_lut6_I2_O)        0.124   108.647 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.385   109.032    sm/D_states_d__0[3]
    SLICE_X36Y13         FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.440   115.956    sm/clk
    SLICE_X36Y13         FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.259   116.215    
                         clock uncertainty           -0.035   116.180    
    SLICE_X36Y13         FDSE (Setup_fdse_C_D)       -0.067   116.113    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.113    
                         arrival time                        -109.032    
  -------------------------------------------------------------------
                         slack                                  7.081    

Slack (MET) :             7.335ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.599ns  (logic 59.653ns (57.581%)  route 43.946ns (42.419%))
  Logic Levels:           319  (CARRY4=286 LUT2=2 LUT3=22 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 115.958 - 111.111 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.623     5.207    display/clk
    SLICE_X60Y28         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.518     5.725 f  display/D_ddr_q_reg/Q
                         net (fo=78, routed)          2.088     7.813    sm/M_display_reading
    SLICE_X43Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.937 f  sm/ram_reg_i_166/O
                         net (fo=1, routed)           0.648     8.586    sm/ram_reg_i_166_n_0
    SLICE_X43Y13         LUT6 (Prop_lut6_I0_O)        0.124     8.710 f  sm/ram_reg_i_143/O
                         net (fo=1, routed)           0.426     9.135    sm/ram_reg_i_143_n_0
    SLICE_X44Y13         LUT6 (Prop_lut6_I4_O)        0.124     9.259 r  sm/ram_reg_i_118/O
                         net (fo=64, routed)          1.438    10.697    L_reg/M_sm_ra1[1]
    SLICE_X52Y31         LUT6 (Prop_lut6_I2_O)        0.124    10.821 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           0.851    11.672    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X52Y31         LUT3 (Prop_lut3_I0_O)        0.148    11.820 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          1.081    12.902    sm/M_alum_a[31]
    SLICE_X54Y25         LUT2 (Prop_lut2_I1_O)        0.328    13.230 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.230    alum/S[0]
    SLICE_X54Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.743 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.743    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.860 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.860    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.977 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.977    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.094 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.094    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.211 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.211    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.328 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.328    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.445 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.445    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.562 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.562    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.816 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.114    15.929    alum/temp_out0[31]
    SLICE_X50Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    16.767 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.767    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.884 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.884    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.001 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.001    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.118 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.118    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.235 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.235    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.352 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.352    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.469 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.469    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.586 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.586    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.743 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.921    18.664    alum/temp_out0[30]
    SLICE_X51Y27         LUT3 (Prop_lut3_I0_O)        0.332    18.996 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.996    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.546 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.546    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.660 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.660    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.774 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.774    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.888 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.888    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.002 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.002    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.116 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.116    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.230 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.230    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.344 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.344    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.501 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.976    21.478    alum/temp_out0[29]
    SLICE_X48Y28         LUT3 (Prop_lut3_I0_O)        0.329    21.807 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    21.807    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.357 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.357    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.471 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.471    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.585 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.585    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.699 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.699    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.813 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.813    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.927 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.927    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.041 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.041    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.155 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.155    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.312 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.089    24.400    alum/temp_out0[28]
    SLICE_X46Y29         LUT3 (Prop_lut3_I0_O)        0.329    24.729 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.729    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.262 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.262    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.379 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.379    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.496 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.496    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.613 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.613    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.730 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.730    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.847 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.847    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.964 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.964    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.081 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.081    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.238 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.938    27.176    alum/temp_out0[27]
    SLICE_X45Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    27.964 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.964    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.078 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.078    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.192 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.192    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.306 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.306    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.420 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.420    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.534 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.534    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.648 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.648    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X45Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.762 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.762    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.919 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.892    29.812    alum/temp_out0[26]
    SLICE_X44Y33         LUT3 (Prop_lut3_I0_O)        0.329    30.141 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    30.141    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.691 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.691    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.805 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.805    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.919 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.919    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.033 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.033    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.147 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.147    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.261 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.261    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.375 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.375    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.489 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.489    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.646 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.148    32.793    alum/temp_out0[25]
    SLICE_X42Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    33.593 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.593    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.710 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.710    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.827 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.827    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.944 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.944    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.061 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.061    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.178 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.178    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.295 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.295    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.412 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.412    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.569 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.109    35.678    alum/temp_out0[24]
    SLICE_X49Y26         LUT3 (Prop_lut3_I0_O)        0.332    36.010 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.010    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.560 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.560    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.674 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.674    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.788 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.788    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.902 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.902    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.016 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.016    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.130 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.130    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.244 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.244    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.358 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.358    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.515 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.125    38.640    alum/temp_out0[23]
    SLICE_X53Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    39.425 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.425    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.539 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.539    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.653 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.653    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.767 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.767    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.881 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.881    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.995 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.995    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.109 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.109    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.223 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.223    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.380 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.159    41.539    alum/temp_out0[22]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.329    41.868 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.868    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.401 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.401    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.518 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.518    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.635 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.635    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.752 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.752    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.869 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.009    42.878    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.995 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.995    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.112 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.112    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.229 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.229    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.386 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.208    44.594    alum/temp_out0[21]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.332    44.926 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.926    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.476 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.476    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.590 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.590    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.704 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.704    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.818 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.818    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.932 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.932    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.046 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.009    46.055    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.169 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.169    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.283 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.283    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.440 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.310    47.750    alum/temp_out0[20]
    SLICE_X46Y18         LUT3 (Prop_lut3_I0_O)        0.329    48.079 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.079    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.612 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.612    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.729 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.729    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.846 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.846    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.963 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.963    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.080 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.080    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.197 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.197    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.314 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.009    49.323    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.440 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.440    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.597 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.153    50.750    alum/temp_out0[19]
    SLICE_X45Y15         LUT3 (Prop_lut3_I0_O)        0.332    51.082 r  alum/D_registers_q[7][18]_i_59/O
                         net (fo=1, routed)           0.000    51.082    alum/D_registers_q[7][18]_i_59_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.632 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.632    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.746 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.746    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.860 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.860    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.974 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.974    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.088 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.088    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.202 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.202    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.316 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.316    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.473 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.839    53.312    alum/temp_out0[18]
    SLICE_X44Y14         LUT3 (Prop_lut3_I0_O)        0.329    53.641 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.641    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.191 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.191    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.305 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.305    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.419 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.419    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.533 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.533    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.647 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.647    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.761 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.761    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.875 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.875    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.989 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.989    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.146 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.861    56.007    alum/temp_out0[17]
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.329    56.336 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.336    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.886 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.886    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.000 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.000    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.114 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.114    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.228 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.228    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.342 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.342    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.456 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.456    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.570 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.009    57.579    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.693 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.693    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.850 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.032    58.882    alum/temp_out0[16]
    SLICE_X41Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.667 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.667    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.781 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.781    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.895 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.895    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.009 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.009    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.123 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.123    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.237 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.009    60.246    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.360 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.360    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.474 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.474    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.631 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.194    61.825    alum/temp_out0[15]
    SLICE_X47Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    62.610 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.610    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.724 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.724    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.838 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.838    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.952 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.952    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.066 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.066    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.180 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.009    63.189    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.303 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.303    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.417 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.417    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.574 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.325    64.899    alum/temp_out0[14]
    SLICE_X40Y15         LUT3 (Prop_lut3_I0_O)        0.329    65.228 r  alum/D_registers_q[7][13]_i_57/O
                         net (fo=1, routed)           0.000    65.228    alum/D_registers_q[7][13]_i_57_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.778 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.778    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.892 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.892    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.006 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    66.006    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.120 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.120    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.234 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.234    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.348 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.348    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.462 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.462    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.619 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.976    67.596    alum/temp_out0[13]
    SLICE_X39Y16         LUT3 (Prop_lut3_I0_O)        0.329    67.925 r  alum/D_registers_q[7][12]_i_53/O
                         net (fo=1, routed)           0.000    67.925    alum/D_registers_q[7][12]_i_53_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    68.326 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.326    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.440 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.440    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.554 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.554    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.668 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.668    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.782 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.782    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.896 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.896    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.010 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.010    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.124 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.124    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.281 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.860    70.140    alum/temp_out0[12]
    SLICE_X39Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    70.925 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.925    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.039 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.039    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.153 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.153    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.267 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.267    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.381 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.381    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.495 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.495    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.609 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.609    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.723 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.723    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.880 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.941    72.822    alum/temp_out0[11]
    SLICE_X35Y28         LUT3 (Prop_lut3_I0_O)        0.329    73.151 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.151    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.701 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.701    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.815 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.815    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.929 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.929    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.043 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.043    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.157 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.157    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.271 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.271    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.385 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.385    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.499 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.499    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.656 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.356    76.012    alum/temp_out0[10]
    SLICE_X34Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    76.812 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.812    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.929 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.929    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.046 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.046    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.163 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.009    77.172    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.289 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.289    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.406 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.406    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.523 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.523    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.640 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.640    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.797 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.139    78.936    alum/temp_out0[9]
    SLICE_X35Y19         LUT3 (Prop_lut3_I0_O)        0.332    79.268 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.268    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.818 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.818    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.932 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.932    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.046 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.046    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.160 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.160    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.274 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.274    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.388 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.009    80.397    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.511 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.511    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.625 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.625    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.782 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.037    81.819    alum/temp_out0[8]
    SLICE_X37Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    82.604 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.604    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.718 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.718    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.832 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.832    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.946 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.946    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.060 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.009    83.069    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.183 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.183    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.297 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.297    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.411 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.411    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.568 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.104    84.672    alum/temp_out0[7]
    SLICE_X38Y19         LUT3 (Prop_lut3_I0_O)        0.329    85.001 r  alum/D_registers_q[7][3]_i_177/O
                         net (fo=1, routed)           0.000    85.001    alum/D_registers_q[7][3]_i_177_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    85.381 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.381    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.498 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.498    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.615 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.615    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.732 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.732    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.849 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.849    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.966 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.009    85.975    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.092 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.092    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.209 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.209    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.366 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.993    87.359    alum/temp_out0[6]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.332    87.691 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.691    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.241 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.241    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.355 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.355    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.469 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.469    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.583 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.583    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.697 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.697    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.811 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.811    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.925 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.009    88.934    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.048 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.048    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.205 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.041    90.246    alum/temp_out0[5]
    SLICE_X31Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    91.031 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.031    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.145 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.145    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.259 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.259    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.373 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.373    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.487 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.487    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.601 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.601    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.715 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.009    91.724    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.838 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.838    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.995 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.937    92.931    alum/temp_out0[4]
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.329    93.260 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.260    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.810 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.810    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.924 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.924    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.038 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.038    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.152 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.152    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.266 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.266    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.380 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.009    94.389    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.503 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.503    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.617 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.617    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.774 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.183    95.957    alum/temp_out0[3]
    SLICE_X28Y18         LUT3 (Prop_lut3_I0_O)        0.329    96.286 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.286    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.836 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.836    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.950 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.950    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.064 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.064    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.178 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.178    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.292 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.292    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.406 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.406    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.520 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.009    97.529    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.643 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.643    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.800 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.033    98.833    alum/temp_out0[2]
    SLICE_X30Y17         LUT3 (Prop_lut3_I0_O)        0.329    99.162 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    99.162    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.695 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.695    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.812 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.812    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.929 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.929    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.046 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.046    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.163 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.163    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.280 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.280    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.397 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.397    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.514 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.009   100.523    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.680 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.076   101.756    alum/temp_out0[1]
    SLICE_X33Y17         LUT3 (Prop_lut3_I0_O)        0.332   102.088 r  alum/D_registers_q[7][0]_i_80/O
                         net (fo=1, routed)           0.000   102.088    alum/D_registers_q[7][0]_i_80_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   102.489 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.489    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.603 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.603    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.717 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.717    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.831 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.831    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.945 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.945    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.059 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.059    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.173 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.173    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.287 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.009   103.296    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.453 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.750   104.203    sm/temp_out0[0]
    SLICE_X43Y27         LUT5 (Prop_lut5_I4_O)        0.329   104.532 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.564   105.096    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X44Y28         LUT4 (Prop_lut4_I1_O)        0.124   105.220 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.499   105.719    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X44Y28         LUT6 (Prop_lut6_I0_O)        0.124   105.843 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.207   107.050    sm/M_alum_out[0]
    SLICE_X35Y13         LUT2 (Prop_lut2_I1_O)        0.119   107.169 r  sm/D_states_q[4]_i_8/O
                         net (fo=3, routed)           0.753   107.921    sm/D_states_q[4]_i_8_n_0
    SLICE_X32Y11         LUT6 (Prop_lut6_I1_O)        0.332   108.253 r  sm/D_states_q[1]_i_5/O
                         net (fo=3, routed)           0.429   108.682    sm/D_states_q[1]_i_5_n_0
    SLICE_X33Y11         LUT6 (Prop_lut6_I3_O)        0.124   108.806 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000   108.806    sm/D_states_d__0[1]
    SLICE_X33Y11         FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.442   115.958    sm/clk
    SLICE_X33Y11         FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.187   116.145    
                         clock uncertainty           -0.035   116.110    
    SLICE_X33Y11         FDRE (Setup_fdre_C_D)        0.031   116.141    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.141    
                         arrival time                        -108.807    
  -------------------------------------------------------------------
                         slack                                  7.335    

Slack (MET) :             7.339ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.361ns  (logic 59.352ns (57.422%)  route 44.009ns (42.578%))
  Logic Levels:           318  (CARRY4=286 LUT2=1 LUT3=22 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 115.958 - 111.111 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.623     5.207    display/clk
    SLICE_X60Y28         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.518     5.725 f  display/D_ddr_q_reg/Q
                         net (fo=78, routed)          2.088     7.813    sm/M_display_reading
    SLICE_X43Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.937 f  sm/ram_reg_i_166/O
                         net (fo=1, routed)           0.648     8.586    sm/ram_reg_i_166_n_0
    SLICE_X43Y13         LUT6 (Prop_lut6_I0_O)        0.124     8.710 f  sm/ram_reg_i_143/O
                         net (fo=1, routed)           0.426     9.135    sm/ram_reg_i_143_n_0
    SLICE_X44Y13         LUT6 (Prop_lut6_I4_O)        0.124     9.259 r  sm/ram_reg_i_118/O
                         net (fo=64, routed)          1.438    10.697    L_reg/M_sm_ra1[1]
    SLICE_X52Y31         LUT6 (Prop_lut6_I2_O)        0.124    10.821 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           0.851    11.672    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X52Y31         LUT3 (Prop_lut3_I0_O)        0.148    11.820 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          1.081    12.902    sm/M_alum_a[31]
    SLICE_X54Y25         LUT2 (Prop_lut2_I1_O)        0.328    13.230 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.230    alum/S[0]
    SLICE_X54Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.743 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.743    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.860 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.860    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.977 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.977    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.094 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.094    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.211 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.211    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.328 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.328    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.445 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.445    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.562 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.562    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.816 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.114    15.929    alum/temp_out0[31]
    SLICE_X50Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    16.767 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.767    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.884 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.884    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.001 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.001    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.118 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.118    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.235 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.235    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.352 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.352    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.469 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.469    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.586 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.586    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.743 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.921    18.664    alum/temp_out0[30]
    SLICE_X51Y27         LUT3 (Prop_lut3_I0_O)        0.332    18.996 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.996    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.546 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.546    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.660 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.660    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.774 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.774    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.888 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.888    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.002 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.002    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.116 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.116    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.230 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.230    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.344 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.344    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.501 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.976    21.478    alum/temp_out0[29]
    SLICE_X48Y28         LUT3 (Prop_lut3_I0_O)        0.329    21.807 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    21.807    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.357 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.357    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.471 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.471    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.585 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.585    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.699 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.699    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.813 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.813    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.927 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.927    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.041 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.041    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.155 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.155    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.312 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.089    24.400    alum/temp_out0[28]
    SLICE_X46Y29         LUT3 (Prop_lut3_I0_O)        0.329    24.729 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.729    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.262 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.262    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.379 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.379    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.496 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.496    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.613 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.613    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.730 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.730    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.847 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.847    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.964 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.964    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.081 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.081    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.238 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.938    27.176    alum/temp_out0[27]
    SLICE_X45Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    27.964 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.964    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.078 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.078    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.192 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.192    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.306 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.306    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.420 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.420    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.534 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.534    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.648 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.648    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X45Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.762 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.762    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.919 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.892    29.812    alum/temp_out0[26]
    SLICE_X44Y33         LUT3 (Prop_lut3_I0_O)        0.329    30.141 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    30.141    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.691 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.691    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.805 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.805    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.919 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.919    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.033 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.033    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.147 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.147    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.261 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.261    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.375 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.375    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.489 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.489    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.646 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.148    32.793    alum/temp_out0[25]
    SLICE_X42Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    33.593 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.593    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.710 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.710    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.827 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.827    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.944 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.944    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.061 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.061    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.178 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.178    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.295 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.295    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.412 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.412    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.569 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.109    35.678    alum/temp_out0[24]
    SLICE_X49Y26         LUT3 (Prop_lut3_I0_O)        0.332    36.010 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.010    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.560 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.560    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.674 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.674    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.788 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.788    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.902 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.902    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.016 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.016    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.130 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.130    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.244 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.244    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.358 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.358    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.515 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.125    38.640    alum/temp_out0[23]
    SLICE_X53Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    39.425 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.425    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.539 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.539    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.653 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.653    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.767 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.767    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.881 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.881    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.995 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.995    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.109 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.109    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.223 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.223    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.380 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.159    41.539    alum/temp_out0[22]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.329    41.868 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.868    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.401 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.401    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.518 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.518    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.635 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.635    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.752 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.752    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.869 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.009    42.878    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.995 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.995    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.112 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.112    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.229 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.229    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.386 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.208    44.594    alum/temp_out0[21]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.332    44.926 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.926    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.476 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.476    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.590 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.590    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.704 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.704    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.818 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.818    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.932 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.932    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.046 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.009    46.055    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.169 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.169    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.283 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.283    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.440 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.310    47.750    alum/temp_out0[20]
    SLICE_X46Y18         LUT3 (Prop_lut3_I0_O)        0.329    48.079 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.079    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.612 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.612    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.729 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.729    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.846 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.846    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.963 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.963    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.080 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.080    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.197 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.197    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.314 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.009    49.323    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.440 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.440    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.597 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.153    50.750    alum/temp_out0[19]
    SLICE_X45Y15         LUT3 (Prop_lut3_I0_O)        0.332    51.082 r  alum/D_registers_q[7][18]_i_59/O
                         net (fo=1, routed)           0.000    51.082    alum/D_registers_q[7][18]_i_59_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.632 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.632    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.746 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.746    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.860 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.860    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.974 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.974    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.088 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.088    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.202 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.202    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.316 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.316    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.473 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.839    53.312    alum/temp_out0[18]
    SLICE_X44Y14         LUT3 (Prop_lut3_I0_O)        0.329    53.641 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.641    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.191 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.191    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.305 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.305    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.419 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.419    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.533 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.533    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.647 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.647    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.761 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.761    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.875 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.875    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.989 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.989    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.146 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.861    56.007    alum/temp_out0[17]
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.329    56.336 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.336    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.886 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.886    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.000 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.000    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.114 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.114    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.228 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.228    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.342 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.342    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.456 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.456    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.570 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.009    57.579    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.693 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.693    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.850 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.032    58.882    alum/temp_out0[16]
    SLICE_X41Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.667 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.667    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.781 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.781    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.895 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.895    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.009 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.009    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.123 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.123    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.237 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.009    60.246    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.360 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.360    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.474 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.474    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.631 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.194    61.825    alum/temp_out0[15]
    SLICE_X47Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    62.610 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.610    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.724 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.724    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.838 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.838    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.952 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.952    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.066 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.066    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.180 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.009    63.189    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.303 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.303    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.417 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.417    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.574 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.325    64.899    alum/temp_out0[14]
    SLICE_X40Y15         LUT3 (Prop_lut3_I0_O)        0.329    65.228 r  alum/D_registers_q[7][13]_i_57/O
                         net (fo=1, routed)           0.000    65.228    alum/D_registers_q[7][13]_i_57_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.778 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.778    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.892 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.892    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.006 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    66.006    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.120 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.120    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.234 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.234    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.348 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.348    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.462 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.462    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.619 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.976    67.596    alum/temp_out0[13]
    SLICE_X39Y16         LUT3 (Prop_lut3_I0_O)        0.329    67.925 r  alum/D_registers_q[7][12]_i_53/O
                         net (fo=1, routed)           0.000    67.925    alum/D_registers_q[7][12]_i_53_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    68.326 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.326    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.440 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.440    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.554 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.554    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.668 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.668    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.782 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.782    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.896 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.896    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.010 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.010    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.124 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.124    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.281 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.860    70.140    alum/temp_out0[12]
    SLICE_X39Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    70.925 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.925    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.039 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.039    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.153 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.153    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.267 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.267    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.381 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.381    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.495 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.495    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.609 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.609    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.723 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.723    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.880 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.941    72.822    alum/temp_out0[11]
    SLICE_X35Y28         LUT3 (Prop_lut3_I0_O)        0.329    73.151 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.151    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.701 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.701    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.815 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.815    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.929 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.929    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.043 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.043    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.157 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.157    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.271 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.271    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.385 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.385    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.499 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.499    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.656 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.356    76.012    alum/temp_out0[10]
    SLICE_X34Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    76.812 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.812    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.929 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.929    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.046 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.046    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.163 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.009    77.172    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.289 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.289    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.406 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.406    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.523 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.523    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.640 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.640    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.797 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.139    78.936    alum/temp_out0[9]
    SLICE_X35Y19         LUT3 (Prop_lut3_I0_O)        0.332    79.268 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.268    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.818 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.818    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.932 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.932    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.046 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.046    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.160 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.160    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.274 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.274    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.388 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.009    80.397    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.511 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.511    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.625 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.625    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.782 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.037    81.819    alum/temp_out0[8]
    SLICE_X37Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    82.604 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.604    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.718 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.718    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.832 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.832    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.946 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.946    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.060 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.009    83.069    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.183 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.183    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.297 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.297    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.411 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.411    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.568 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.104    84.672    alum/temp_out0[7]
    SLICE_X38Y19         LUT3 (Prop_lut3_I0_O)        0.329    85.001 r  alum/D_registers_q[7][3]_i_177/O
                         net (fo=1, routed)           0.000    85.001    alum/D_registers_q[7][3]_i_177_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    85.381 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.381    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.498 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.498    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.615 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.615    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.732 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.732    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.849 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.849    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.966 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.009    85.975    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.092 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.092    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.209 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.209    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.366 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.993    87.359    alum/temp_out0[6]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.332    87.691 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.691    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.241 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.241    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.355 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.355    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.469 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.469    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.583 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.583    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.697 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.697    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.811 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.811    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.925 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.009    88.934    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.048 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.048    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.205 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.041    90.246    alum/temp_out0[5]
    SLICE_X31Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    91.031 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.031    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.145 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.145    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.259 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.259    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.373 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.373    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.487 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.487    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.601 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.601    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.715 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.009    91.724    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.838 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.838    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.995 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.937    92.931    alum/temp_out0[4]
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.329    93.260 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.260    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.810 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.810    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.924 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.924    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.038 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.038    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.152 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.152    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.266 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.266    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.380 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.009    94.389    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.503 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.503    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.617 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.617    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.774 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.183    95.957    alum/temp_out0[3]
    SLICE_X28Y18         LUT3 (Prop_lut3_I0_O)        0.329    96.286 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.286    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.836 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.836    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.950 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.950    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.064 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.064    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.178 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.178    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.292 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.292    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.406 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.406    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.520 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.009    97.529    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.643 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.643    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.800 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.033    98.833    alum/temp_out0[2]
    SLICE_X30Y17         LUT3 (Prop_lut3_I0_O)        0.329    99.162 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    99.162    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.695 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.695    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.812 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.812    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.929 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.929    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.046 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.046    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.163 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.163    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.280 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.280    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.397 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.397    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.514 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.009   100.523    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.680 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.076   101.756    alum/temp_out0[1]
    SLICE_X33Y17         LUT3 (Prop_lut3_I0_O)        0.332   102.088 r  alum/D_registers_q[7][0]_i_80/O
                         net (fo=1, routed)           0.000   102.088    alum/D_registers_q[7][0]_i_80_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   102.489 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.489    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.603 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.603    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.717 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.717    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.831 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.831    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.945 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.945    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.059 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.059    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.173 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.173    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.287 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.009   103.296    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.453 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.750   104.203    sm/temp_out0[0]
    SLICE_X43Y27         LUT5 (Prop_lut5_I4_O)        0.329   104.532 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.564   105.096    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X44Y28         LUT4 (Prop_lut4_I1_O)        0.124   105.220 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.499   105.719    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X44Y28         LUT6 (Prop_lut6_I0_O)        0.124   105.843 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.331   107.174    sm/M_alum_out[0]
    SLICE_X39Y12         LUT5 (Prop_lut5_I4_O)        0.124   107.298 f  sm/D_states_q[7]_i_11/O
                         net (fo=3, routed)           0.644   107.941    sm/D_states_q[7]_i_11_n_0
    SLICE_X39Y12         LUT4 (Prop_lut4_I1_O)        0.150   108.091 r  sm/D_states_q[6]_i_1/O
                         net (fo=1, routed)           0.477   108.568    sm/D_states_d__0[6]
    SLICE_X39Y11         FDRE                                         r  sm/D_states_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.442   115.958    sm/clk
    SLICE_X39Y11         FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.259   116.217    
                         clock uncertainty           -0.035   116.182    
    SLICE_X39Y11         FDRE (Setup_fdre_C_D)       -0.275   115.907    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        115.907    
                         arrival time                        -108.568    
  -------------------------------------------------------------------
                         slack                                  7.339    

Slack (MET) :             7.392ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.540ns  (logic 59.653ns (57.613%)  route 43.887ns (42.387%))
  Logic Levels:           319  (CARRY4=286 LUT2=2 LUT3=22 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 115.958 - 111.111 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.623     5.207    display/clk
    SLICE_X60Y28         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.518     5.725 f  display/D_ddr_q_reg/Q
                         net (fo=78, routed)          2.088     7.813    sm/M_display_reading
    SLICE_X43Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.937 f  sm/ram_reg_i_166/O
                         net (fo=1, routed)           0.648     8.586    sm/ram_reg_i_166_n_0
    SLICE_X43Y13         LUT6 (Prop_lut6_I0_O)        0.124     8.710 f  sm/ram_reg_i_143/O
                         net (fo=1, routed)           0.426     9.135    sm/ram_reg_i_143_n_0
    SLICE_X44Y13         LUT6 (Prop_lut6_I4_O)        0.124     9.259 r  sm/ram_reg_i_118/O
                         net (fo=64, routed)          1.438    10.697    L_reg/M_sm_ra1[1]
    SLICE_X52Y31         LUT6 (Prop_lut6_I2_O)        0.124    10.821 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           0.851    11.672    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X52Y31         LUT3 (Prop_lut3_I0_O)        0.148    11.820 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          1.081    12.902    sm/M_alum_a[31]
    SLICE_X54Y25         LUT2 (Prop_lut2_I1_O)        0.328    13.230 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.230    alum/S[0]
    SLICE_X54Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.743 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.743    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.860 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.860    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.977 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.977    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.094 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.094    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.211 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.211    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.328 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.328    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.445 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.445    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.562 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.562    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.816 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.114    15.929    alum/temp_out0[31]
    SLICE_X50Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    16.767 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.767    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.884 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.884    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.001 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.001    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.118 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.118    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.235 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.235    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.352 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.352    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.469 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.469    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.586 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.586    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.743 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.921    18.664    alum/temp_out0[30]
    SLICE_X51Y27         LUT3 (Prop_lut3_I0_O)        0.332    18.996 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.996    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.546 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.546    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.660 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.660    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.774 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.774    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.888 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.888    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.002 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.002    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.116 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.116    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.230 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.230    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.344 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.344    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.501 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.976    21.478    alum/temp_out0[29]
    SLICE_X48Y28         LUT3 (Prop_lut3_I0_O)        0.329    21.807 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    21.807    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.357 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.357    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.471 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.471    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.585 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.585    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.699 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.699    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.813 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.813    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.927 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.927    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.041 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.041    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.155 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.155    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.312 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.089    24.400    alum/temp_out0[28]
    SLICE_X46Y29         LUT3 (Prop_lut3_I0_O)        0.329    24.729 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.729    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.262 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.262    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.379 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.379    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.496 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.496    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.613 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.613    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.730 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.730    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.847 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.847    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.964 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.964    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.081 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.081    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.238 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.938    27.176    alum/temp_out0[27]
    SLICE_X45Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    27.964 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.964    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.078 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.078    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.192 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.192    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.306 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.306    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.420 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.420    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.534 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.534    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.648 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.648    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X45Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.762 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.762    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.919 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.892    29.812    alum/temp_out0[26]
    SLICE_X44Y33         LUT3 (Prop_lut3_I0_O)        0.329    30.141 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    30.141    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.691 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.691    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.805 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.805    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.919 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.919    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.033 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.033    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.147 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.147    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.261 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.261    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.375 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.375    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.489 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.489    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.646 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.148    32.793    alum/temp_out0[25]
    SLICE_X42Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    33.593 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.593    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.710 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.710    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.827 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.827    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.944 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.944    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.061 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.061    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.178 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.178    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.295 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.295    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.412 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.412    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.569 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.109    35.678    alum/temp_out0[24]
    SLICE_X49Y26         LUT3 (Prop_lut3_I0_O)        0.332    36.010 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.010    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.560 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.560    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.674 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.674    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.788 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.788    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.902 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.902    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.016 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.016    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.130 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.130    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.244 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.244    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.358 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.358    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.515 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.125    38.640    alum/temp_out0[23]
    SLICE_X53Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    39.425 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.425    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.539 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.539    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.653 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.653    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.767 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.767    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.881 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.881    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.995 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.995    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.109 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.109    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.223 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.223    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.380 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.159    41.539    alum/temp_out0[22]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.329    41.868 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.868    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.401 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.401    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.518 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.518    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.635 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.635    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.752 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.752    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.869 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.009    42.878    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.995 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.995    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.112 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.112    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.229 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.229    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.386 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.208    44.594    alum/temp_out0[21]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.332    44.926 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.926    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.476 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.476    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.590 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.590    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.704 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.704    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.818 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.818    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.932 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.932    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.046 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.009    46.055    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.169 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.169    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.283 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.283    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.440 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.310    47.750    alum/temp_out0[20]
    SLICE_X46Y18         LUT3 (Prop_lut3_I0_O)        0.329    48.079 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.079    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.612 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.612    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.729 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.729    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.846 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.846    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.963 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.963    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.080 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.080    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.197 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.197    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.314 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.009    49.323    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.440 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.440    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.597 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.153    50.750    alum/temp_out0[19]
    SLICE_X45Y15         LUT3 (Prop_lut3_I0_O)        0.332    51.082 r  alum/D_registers_q[7][18]_i_59/O
                         net (fo=1, routed)           0.000    51.082    alum/D_registers_q[7][18]_i_59_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.632 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.632    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.746 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.746    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.860 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.860    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.974 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.974    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.088 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.088    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.202 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.202    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.316 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.316    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.473 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.839    53.312    alum/temp_out0[18]
    SLICE_X44Y14         LUT3 (Prop_lut3_I0_O)        0.329    53.641 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.641    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.191 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.191    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.305 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.305    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.419 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.419    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.533 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.533    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.647 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.647    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.761 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.761    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.875 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.875    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.989 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.989    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.146 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.861    56.007    alum/temp_out0[17]
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.329    56.336 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.336    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.886 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.886    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.000 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.000    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.114 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.114    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.228 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.228    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.342 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.342    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.456 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.456    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.570 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.009    57.579    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.693 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.693    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.850 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.032    58.882    alum/temp_out0[16]
    SLICE_X41Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.667 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.667    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.781 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.781    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.895 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.895    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.009 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.009    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.123 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.123    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.237 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.009    60.246    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.360 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.360    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.474 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.474    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.631 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.194    61.825    alum/temp_out0[15]
    SLICE_X47Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    62.610 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.610    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.724 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.724    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.838 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.838    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.952 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.952    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.066 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.066    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.180 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.009    63.189    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.303 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.303    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.417 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.417    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.574 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.325    64.899    alum/temp_out0[14]
    SLICE_X40Y15         LUT3 (Prop_lut3_I0_O)        0.329    65.228 r  alum/D_registers_q[7][13]_i_57/O
                         net (fo=1, routed)           0.000    65.228    alum/D_registers_q[7][13]_i_57_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.778 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.778    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.892 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.892    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.006 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    66.006    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.120 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.120    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.234 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.234    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.348 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.348    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.462 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.462    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.619 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.976    67.596    alum/temp_out0[13]
    SLICE_X39Y16         LUT3 (Prop_lut3_I0_O)        0.329    67.925 r  alum/D_registers_q[7][12]_i_53/O
                         net (fo=1, routed)           0.000    67.925    alum/D_registers_q[7][12]_i_53_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    68.326 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.326    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.440 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.440    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.554 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.554    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.668 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.668    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.782 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.782    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.896 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.896    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.010 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.010    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.124 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.124    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.281 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.860    70.140    alum/temp_out0[12]
    SLICE_X39Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    70.925 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.925    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.039 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.039    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.153 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.153    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.267 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.267    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.381 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.381    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.495 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.495    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.609 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.609    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.723 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.723    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.880 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.941    72.822    alum/temp_out0[11]
    SLICE_X35Y28         LUT3 (Prop_lut3_I0_O)        0.329    73.151 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.151    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.701 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.701    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.815 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.815    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.929 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.929    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.043 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.043    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.157 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.157    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.271 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.271    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.385 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.385    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.499 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.499    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.656 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.356    76.012    alum/temp_out0[10]
    SLICE_X34Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    76.812 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.812    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.929 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.929    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.046 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.046    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.163 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.009    77.172    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.289 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.289    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.406 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.406    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.523 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.523    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.640 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.640    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.797 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.139    78.936    alum/temp_out0[9]
    SLICE_X35Y19         LUT3 (Prop_lut3_I0_O)        0.332    79.268 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.268    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.818 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.818    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.932 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.932    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.046 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.046    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.160 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.160    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.274 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.274    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.388 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.009    80.397    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.511 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.511    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.625 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.625    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.782 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.037    81.819    alum/temp_out0[8]
    SLICE_X37Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    82.604 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.604    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.718 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.718    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.832 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.832    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.946 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.946    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.060 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.009    83.069    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.183 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.183    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.297 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.297    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.411 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.411    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.568 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.104    84.672    alum/temp_out0[7]
    SLICE_X38Y19         LUT3 (Prop_lut3_I0_O)        0.329    85.001 r  alum/D_registers_q[7][3]_i_177/O
                         net (fo=1, routed)           0.000    85.001    alum/D_registers_q[7][3]_i_177_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    85.381 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.381    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.498 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.498    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.615 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.615    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.732 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.732    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.849 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.849    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.966 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.009    85.975    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.092 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.092    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.209 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.209    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.366 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.993    87.359    alum/temp_out0[6]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.332    87.691 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.691    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.241 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.241    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.355 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.355    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.469 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.469    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.583 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.583    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.697 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.697    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.811 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.811    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.925 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.009    88.934    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.048 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.048    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.205 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.041    90.246    alum/temp_out0[5]
    SLICE_X31Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    91.031 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.031    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.145 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.145    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.259 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.259    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.373 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.373    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.487 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.487    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.601 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.601    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.715 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.009    91.724    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.838 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.838    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.995 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.937    92.931    alum/temp_out0[4]
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.329    93.260 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.260    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.810 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.810    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.924 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.924    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.038 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.038    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.152 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.152    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.266 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.266    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.380 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.009    94.389    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.503 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.503    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.617 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.617    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.774 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.183    95.957    alum/temp_out0[3]
    SLICE_X28Y18         LUT3 (Prop_lut3_I0_O)        0.329    96.286 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.286    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.836 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.836    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.950 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.950    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.064 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.064    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.178 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.178    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.292 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.292    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.406 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.406    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.520 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.009    97.529    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.643 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.643    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.800 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.033    98.833    alum/temp_out0[2]
    SLICE_X30Y17         LUT3 (Prop_lut3_I0_O)        0.329    99.162 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    99.162    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.695 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.695    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.812 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.812    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.929 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.929    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.046 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.046    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.163 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.163    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.280 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.280    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.397 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.397    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.514 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.009   100.523    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.680 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.076   101.756    alum/temp_out0[1]
    SLICE_X33Y17         LUT3 (Prop_lut3_I0_O)        0.332   102.088 r  alum/D_registers_q[7][0]_i_80/O
                         net (fo=1, routed)           0.000   102.088    alum/D_registers_q[7][0]_i_80_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   102.489 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.489    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.603 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.603    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.717 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.717    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.831 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.831    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.945 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.945    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.059 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.059    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.173 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.173    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.287 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.009   103.296    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.453 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.750   104.203    sm/temp_out0[0]
    SLICE_X43Y27         LUT5 (Prop_lut5_I4_O)        0.329   104.532 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.564   105.096    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X44Y28         LUT4 (Prop_lut4_I1_O)        0.124   105.220 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.499   105.719    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X44Y28         LUT6 (Prop_lut6_I0_O)        0.124   105.843 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.207   107.050    sm/M_alum_out[0]
    SLICE_X35Y13         LUT2 (Prop_lut2_I1_O)        0.119   107.169 f  sm/D_states_q[4]_i_8/O
                         net (fo=3, routed)           0.458   107.627    sm/D_states_q[4]_i_8_n_0
    SLICE_X32Y12         LUT6 (Prop_lut6_I2_O)        0.332   107.959 r  sm/D_states_q[2]_i_4/O
                         net (fo=4, routed)           0.664   108.623    sm/D_states_q[2]_i_4_n_0
    SLICE_X33Y11         LUT6 (Prop_lut6_I3_O)        0.124   108.747 r  sm/D_states_q[2]_rep__0_i_1/O
                         net (fo=1, routed)           0.000   108.747    sm/D_states_q[2]_rep__0_i_1_n_0
    SLICE_X33Y11         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.442   115.958    sm/clk
    SLICE_X33Y11         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.187   116.145    
                         clock uncertainty           -0.035   116.110    
    SLICE_X33Y11         FDRE (Setup_fdre_C_D)        0.029   116.139    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                        116.139    
                         arrival time                        -108.747    
  -------------------------------------------------------------------
                         slack                                  7.392    

Slack (MET) :             7.417ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.516ns  (logic 59.653ns (57.627%)  route 43.863ns (42.373%))
  Logic Levels:           319  (CARRY4=286 LUT2=2 LUT3=22 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 115.958 - 111.111 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.623     5.207    display/clk
    SLICE_X60Y28         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.518     5.725 f  display/D_ddr_q_reg/Q
                         net (fo=78, routed)          2.088     7.813    sm/M_display_reading
    SLICE_X43Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.937 f  sm/ram_reg_i_166/O
                         net (fo=1, routed)           0.648     8.586    sm/ram_reg_i_166_n_0
    SLICE_X43Y13         LUT6 (Prop_lut6_I0_O)        0.124     8.710 f  sm/ram_reg_i_143/O
                         net (fo=1, routed)           0.426     9.135    sm/ram_reg_i_143_n_0
    SLICE_X44Y13         LUT6 (Prop_lut6_I4_O)        0.124     9.259 r  sm/ram_reg_i_118/O
                         net (fo=64, routed)          1.438    10.697    L_reg/M_sm_ra1[1]
    SLICE_X52Y31         LUT6 (Prop_lut6_I2_O)        0.124    10.821 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           0.851    11.672    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X52Y31         LUT3 (Prop_lut3_I0_O)        0.148    11.820 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          1.081    12.902    sm/M_alum_a[31]
    SLICE_X54Y25         LUT2 (Prop_lut2_I1_O)        0.328    13.230 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.230    alum/S[0]
    SLICE_X54Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.743 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.743    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.860 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.860    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.977 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.977    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.094 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.094    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.211 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.211    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.328 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.328    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.445 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.445    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.562 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.562    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.816 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.114    15.929    alum/temp_out0[31]
    SLICE_X50Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    16.767 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.767    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.884 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.884    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.001 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.001    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.118 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.118    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.235 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.235    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.352 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.352    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.469 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.469    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.586 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.586    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.743 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.921    18.664    alum/temp_out0[30]
    SLICE_X51Y27         LUT3 (Prop_lut3_I0_O)        0.332    18.996 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.996    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.546 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.546    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.660 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.660    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.774 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.774    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.888 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.888    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.002 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.002    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.116 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.116    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.230 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.230    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.344 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.344    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.501 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.976    21.478    alum/temp_out0[29]
    SLICE_X48Y28         LUT3 (Prop_lut3_I0_O)        0.329    21.807 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    21.807    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.357 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.357    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.471 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.471    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.585 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.585    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.699 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.699    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.813 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.813    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.927 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.927    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.041 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.041    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.155 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.155    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.312 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.089    24.400    alum/temp_out0[28]
    SLICE_X46Y29         LUT3 (Prop_lut3_I0_O)        0.329    24.729 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.729    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.262 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.262    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.379 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.379    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.496 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.496    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.613 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.613    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.730 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.730    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.847 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.847    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.964 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.964    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.081 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.081    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.238 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.938    27.176    alum/temp_out0[27]
    SLICE_X45Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    27.964 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.964    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.078 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.078    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.192 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.192    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.306 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.306    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.420 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.420    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.534 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.534    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.648 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.648    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X45Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.762 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.762    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.919 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.892    29.812    alum/temp_out0[26]
    SLICE_X44Y33         LUT3 (Prop_lut3_I0_O)        0.329    30.141 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    30.141    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.691 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.691    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.805 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.805    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.919 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.919    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.033 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.033    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.147 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.147    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.261 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.261    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.375 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.375    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.489 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.489    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.646 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.148    32.793    alum/temp_out0[25]
    SLICE_X42Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    33.593 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.593    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.710 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.710    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.827 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.827    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.944 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.944    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.061 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.061    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.178 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.178    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.295 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.295    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.412 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.412    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.569 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.109    35.678    alum/temp_out0[24]
    SLICE_X49Y26         LUT3 (Prop_lut3_I0_O)        0.332    36.010 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.010    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.560 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.560    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.674 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.674    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.788 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.788    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.902 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.902    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.016 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.016    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.130 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.130    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.244 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.244    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.358 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.358    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.515 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.125    38.640    alum/temp_out0[23]
    SLICE_X53Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    39.425 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.425    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.539 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.539    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.653 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.653    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.767 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.767    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.881 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.881    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.995 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.995    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.109 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.109    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.223 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.223    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.380 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.159    41.539    alum/temp_out0[22]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.329    41.868 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.868    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.401 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.401    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.518 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.518    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.635 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.635    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.752 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.752    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.869 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.009    42.878    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.995 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.995    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.112 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.112    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.229 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.229    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.386 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.208    44.594    alum/temp_out0[21]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.332    44.926 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.926    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.476 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.476    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.590 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.590    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.704 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.704    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.818 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.818    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.932 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.932    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.046 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.009    46.055    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.169 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.169    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.283 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.283    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.440 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.310    47.750    alum/temp_out0[20]
    SLICE_X46Y18         LUT3 (Prop_lut3_I0_O)        0.329    48.079 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.079    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.612 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.612    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.729 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.729    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.846 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.846    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.963 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.963    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.080 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.080    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.197 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.197    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.314 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.009    49.323    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.440 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.440    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.597 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.153    50.750    alum/temp_out0[19]
    SLICE_X45Y15         LUT3 (Prop_lut3_I0_O)        0.332    51.082 r  alum/D_registers_q[7][18]_i_59/O
                         net (fo=1, routed)           0.000    51.082    alum/D_registers_q[7][18]_i_59_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.632 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.632    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.746 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.746    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.860 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.860    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.974 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.974    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.088 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.088    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.202 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.202    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.316 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.316    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.473 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.839    53.312    alum/temp_out0[18]
    SLICE_X44Y14         LUT3 (Prop_lut3_I0_O)        0.329    53.641 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.641    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.191 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.191    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.305 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.305    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.419 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.419    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.533 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.533    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.647 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.647    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.761 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.761    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.875 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.875    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.989 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.989    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.146 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.861    56.007    alum/temp_out0[17]
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.329    56.336 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.336    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.886 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.886    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.000 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.000    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.114 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.114    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.228 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.228    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.342 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.342    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.456 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.456    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.570 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.009    57.579    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.693 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.693    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.850 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.032    58.882    alum/temp_out0[16]
    SLICE_X41Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.667 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.667    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.781 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.781    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.895 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.895    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.009 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.009    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.123 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.123    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.237 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.009    60.246    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.360 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.360    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.474 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.474    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.631 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.194    61.825    alum/temp_out0[15]
    SLICE_X47Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    62.610 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.610    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.724 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.724    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.838 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.838    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.952 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.952    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.066 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.066    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.180 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.009    63.189    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.303 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.303    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.417 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.417    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.574 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.325    64.899    alum/temp_out0[14]
    SLICE_X40Y15         LUT3 (Prop_lut3_I0_O)        0.329    65.228 r  alum/D_registers_q[7][13]_i_57/O
                         net (fo=1, routed)           0.000    65.228    alum/D_registers_q[7][13]_i_57_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.778 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.778    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.892 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.892    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.006 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    66.006    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.120 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.120    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.234 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.234    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.348 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.348    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.462 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.462    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.619 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.976    67.596    alum/temp_out0[13]
    SLICE_X39Y16         LUT3 (Prop_lut3_I0_O)        0.329    67.925 r  alum/D_registers_q[7][12]_i_53/O
                         net (fo=1, routed)           0.000    67.925    alum/D_registers_q[7][12]_i_53_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    68.326 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.326    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.440 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.440    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.554 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.554    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.668 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.668    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.782 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.782    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.896 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.896    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.010 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.010    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.124 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.124    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.281 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.860    70.140    alum/temp_out0[12]
    SLICE_X39Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    70.925 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.925    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.039 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.039    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.153 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.153    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.267 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.267    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.381 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.381    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.495 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.495    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.609 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.609    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.723 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.723    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.880 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.941    72.822    alum/temp_out0[11]
    SLICE_X35Y28         LUT3 (Prop_lut3_I0_O)        0.329    73.151 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.151    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.701 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.701    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.815 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.815    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.929 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.929    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.043 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.043    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.157 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.157    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.271 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.271    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.385 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.385    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.499 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.499    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.656 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.356    76.012    alum/temp_out0[10]
    SLICE_X34Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    76.812 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.812    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.929 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.929    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.046 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.046    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.163 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.009    77.172    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.289 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.289    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.406 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.406    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.523 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.523    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.640 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.640    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.797 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.139    78.936    alum/temp_out0[9]
    SLICE_X35Y19         LUT3 (Prop_lut3_I0_O)        0.332    79.268 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.268    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.818 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.818    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.932 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.932    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.046 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.046    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.160 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.160    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.274 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.274    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.388 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.009    80.397    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.511 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.511    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.625 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.625    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.782 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.037    81.819    alum/temp_out0[8]
    SLICE_X37Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    82.604 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.604    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.718 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.718    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.832 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.832    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.946 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.946    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.060 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.009    83.069    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.183 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.183    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.297 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.297    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.411 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.411    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.568 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.104    84.672    alum/temp_out0[7]
    SLICE_X38Y19         LUT3 (Prop_lut3_I0_O)        0.329    85.001 r  alum/D_registers_q[7][3]_i_177/O
                         net (fo=1, routed)           0.000    85.001    alum/D_registers_q[7][3]_i_177_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    85.381 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.381    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.498 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.498    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.615 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.615    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.732 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.732    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.849 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.849    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.966 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.009    85.975    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.092 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.092    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.209 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.209    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.366 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.993    87.359    alum/temp_out0[6]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.332    87.691 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.691    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.241 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.241    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.355 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.355    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.469 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.469    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.583 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.583    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.697 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.697    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.811 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.811    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.925 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.009    88.934    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.048 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.048    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.205 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.041    90.246    alum/temp_out0[5]
    SLICE_X31Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    91.031 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.031    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.145 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.145    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.259 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.259    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.373 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.373    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.487 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.487    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.601 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.601    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.715 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.009    91.724    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.838 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.838    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.995 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.937    92.931    alum/temp_out0[4]
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.329    93.260 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.260    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.810 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.810    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.924 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.924    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.038 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.038    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.152 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.152    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.266 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.266    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.380 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.009    94.389    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.503 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.503    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.617 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.617    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.774 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.183    95.957    alum/temp_out0[3]
    SLICE_X28Y18         LUT3 (Prop_lut3_I0_O)        0.329    96.286 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.286    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.836 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.836    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.950 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.950    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.064 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.064    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.178 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.178    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.292 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.292    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.406 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.406    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.520 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.009    97.529    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.643 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.643    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.800 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.033    98.833    alum/temp_out0[2]
    SLICE_X30Y17         LUT3 (Prop_lut3_I0_O)        0.329    99.162 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    99.162    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.695 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.695    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.812 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.812    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.929 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.929    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.046 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.046    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.163 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.163    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.280 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.280    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.397 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.397    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.514 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.009   100.523    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.680 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.076   101.756    alum/temp_out0[1]
    SLICE_X33Y17         LUT3 (Prop_lut3_I0_O)        0.332   102.088 r  alum/D_registers_q[7][0]_i_80/O
                         net (fo=1, routed)           0.000   102.088    alum/D_registers_q[7][0]_i_80_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   102.489 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.489    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.603 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.603    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.717 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.717    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.831 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.831    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.945 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.945    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.059 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.059    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.173 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.173    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.287 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.009   103.296    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.453 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.750   104.203    sm/temp_out0[0]
    SLICE_X43Y27         LUT5 (Prop_lut5_I4_O)        0.329   104.532 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.564   105.096    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X44Y28         LUT4 (Prop_lut4_I1_O)        0.124   105.220 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.499   105.719    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X44Y28         LUT6 (Prop_lut6_I0_O)        0.124   105.843 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.207   107.050    sm/M_alum_out[0]
    SLICE_X35Y13         LUT2 (Prop_lut2_I1_O)        0.119   107.169 f  sm/D_states_q[4]_i_8/O
                         net (fo=3, routed)           0.458   107.627    sm/D_states_q[4]_i_8_n_0
    SLICE_X32Y12         LUT6 (Prop_lut6_I2_O)        0.332   107.959 r  sm/D_states_q[2]_i_4/O
                         net (fo=4, routed)           0.641   108.600    sm/D_states_q[2]_i_4_n_0
    SLICE_X32Y11         LUT6 (Prop_lut6_I3_O)        0.124   108.724 r  sm/D_states_q[2]_rep__1_i_1/O
                         net (fo=1, routed)           0.000   108.724    sm/D_states_q[2]_rep__1_i_1_n_0
    SLICE_X32Y11         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.442   115.958    sm/clk
    SLICE_X32Y11         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
                         clock pessimism              0.187   116.145    
                         clock uncertainty           -0.035   116.110    
    SLICE_X32Y11         FDRE (Setup_fdre_C_D)        0.031   116.141    sm/D_states_q_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                        116.141    
                         arrival time                        -108.724    
  -------------------------------------------------------------------
                         slack                                  7.417    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.329%)  route 0.282ns (66.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.563     1.507    sr3/clk
    SLICE_X39Y6          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.282     1.930    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X38Y6          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y6          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X38Y6          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.829    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.329%)  route 0.282ns (66.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.563     1.507    sr3/clk
    SLICE_X39Y6          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.282     1.930    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X38Y6          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y6          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X38Y6          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.829    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.329%)  route 0.282ns (66.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.563     1.507    sr3/clk
    SLICE_X39Y6          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.282     1.930    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X38Y6          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X38Y6          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X38Y6          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.829    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.329%)  route 0.282ns (66.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.563     1.507    sr3/clk
    SLICE_X39Y6          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.282     1.930    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X38Y6          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X38Y6          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X38Y6          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.829    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.787%)  route 0.317ns (69.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.562     1.506    sr2/clk
    SLICE_X33Y7          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.317     1.964    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y7          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.830     2.020    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y7          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.540    
    SLICE_X34Y7          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.850    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.787%)  route 0.317ns (69.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.562     1.506    sr2/clk
    SLICE_X33Y7          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.317     1.964    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y7          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.830     2.020    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y7          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.540    
    SLICE_X34Y7          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.850    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.787%)  route 0.317ns (69.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.562     1.506    sr2/clk
    SLICE_X33Y7          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.317     1.964    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y7          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.830     2.020    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y7          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.540    
    SLICE_X34Y7          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.850    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.787%)  route 0.317ns (69.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.562     1.506    sr2/clk
    SLICE_X33Y7          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.317     1.964    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y7          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.830     2.020    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y7          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.540    
    SLICE_X34Y7          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.850    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1058834669[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_1058834669[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.558     1.502    forLoop_idx_0_1058834669[1].cond_butt_dirs/sync/clk
    SLICE_X33Y16         FDRE                                         r  forLoop_idx_0_1058834669[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  forLoop_idx_0_1058834669[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.699    forLoop_idx_0_1058834669[1].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X33Y16         FDRE                                         r  forLoop_idx_0_1058834669[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.825     2.015    forLoop_idx_0_1058834669[1].cond_butt_dirs/sync/clk
    SLICE_X33Y16         FDRE                                         r  forLoop_idx_0_1058834669[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.513     1.502    
    SLICE_X33Y16         FDRE (Hold_fdre_C_D)         0.075     1.577    forLoop_idx_0_1058834669[1].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.461%)  route 0.338ns (70.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.562     1.506    sr2/clk
    SLICE_X32Y7          FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.338     1.984    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X34Y7          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.830     2.020    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y7          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.540    
    SLICE_X34Y7          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.849    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.136    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y4    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y5    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X60Y30   D_buff1_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X48Y14   D_buff1_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X50Y15   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X54Y16   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X57Y21   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X56Y22   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X54Y23   L_reg/D_registers_q_reg[0][13]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y6    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y6    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y6    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y6    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y6    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y6    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y6    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y6    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y7    sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y7    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y6    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y6    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y6    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y6    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y6    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y6    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y6    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y6    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y7    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y7    sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      106.694ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.919ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             106.694ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.913ns  (logic 1.069ns (27.321%)  route 2.844ns (72.679%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.562     5.146    sm/clk
    SLICE_X33Y11         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDRE (Prop_fdre_C_Q)         0.419     5.565 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=115, routed)         1.051     6.617    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X39Y13         LUT2 (Prop_lut2_I1_O)        0.324     6.941 r  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          1.215     8.156    sm/D_stage_q[3]_i_2_n_0
    SLICE_X38Y9          LUT6 (Prop_lut6_I4_O)        0.326     8.482 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.577     9.059    fifo_reset_cond/AS[0]
    SLICE_X39Y8          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.444   115.960    fifo_reset_cond/clk
    SLICE_X39Y8          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.187   116.147    
                         clock uncertainty           -0.035   116.112    
    SLICE_X39Y8          FDPE (Recov_fdpe_C_PRE)     -0.359   115.753    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.753    
                         arrival time                          -9.059    
  -------------------------------------------------------------------
                         slack                                106.694    

Slack (MET) :             106.694ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.913ns  (logic 1.069ns (27.321%)  route 2.844ns (72.679%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.562     5.146    sm/clk
    SLICE_X33Y11         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDRE (Prop_fdre_C_Q)         0.419     5.565 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=115, routed)         1.051     6.617    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X39Y13         LUT2 (Prop_lut2_I1_O)        0.324     6.941 r  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          1.215     8.156    sm/D_stage_q[3]_i_2_n_0
    SLICE_X38Y9          LUT6 (Prop_lut6_I4_O)        0.326     8.482 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.577     9.059    fifo_reset_cond/AS[0]
    SLICE_X39Y8          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.444   115.960    fifo_reset_cond/clk
    SLICE_X39Y8          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.187   116.147    
                         clock uncertainty           -0.035   116.112    
    SLICE_X39Y8          FDPE (Recov_fdpe_C_PRE)     -0.359   115.753    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.753    
                         arrival time                          -9.059    
  -------------------------------------------------------------------
                         slack                                106.694    

Slack (MET) :             106.694ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.913ns  (logic 1.069ns (27.321%)  route 2.844ns (72.679%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.562     5.146    sm/clk
    SLICE_X33Y11         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDRE (Prop_fdre_C_Q)         0.419     5.565 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=115, routed)         1.051     6.617    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X39Y13         LUT2 (Prop_lut2_I1_O)        0.324     6.941 r  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          1.215     8.156    sm/D_stage_q[3]_i_2_n_0
    SLICE_X38Y9          LUT6 (Prop_lut6_I4_O)        0.326     8.482 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.577     9.059    fifo_reset_cond/AS[0]
    SLICE_X39Y8          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.444   115.960    fifo_reset_cond/clk
    SLICE_X39Y8          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.187   116.147    
                         clock uncertainty           -0.035   116.112    
    SLICE_X39Y8          FDPE (Recov_fdpe_C_PRE)     -0.359   115.753    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.753    
                         arrival time                          -9.059    
  -------------------------------------------------------------------
                         slack                                106.694    

Slack (MET) :             106.694ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.913ns  (logic 1.069ns (27.321%)  route 2.844ns (72.679%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.562     5.146    sm/clk
    SLICE_X33Y11         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDRE (Prop_fdre_C_Q)         0.419     5.565 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=115, routed)         1.051     6.617    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X39Y13         LUT2 (Prop_lut2_I1_O)        0.324     6.941 r  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          1.215     8.156    sm/D_stage_q[3]_i_2_n_0
    SLICE_X38Y9          LUT6 (Prop_lut6_I4_O)        0.326     8.482 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.577     9.059    fifo_reset_cond/AS[0]
    SLICE_X39Y8          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.444   115.960    fifo_reset_cond/clk
    SLICE_X39Y8          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.187   116.147    
                         clock uncertainty           -0.035   116.112    
    SLICE_X39Y8          FDPE (Recov_fdpe_C_PRE)     -0.359   115.753    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.753    
                         arrival time                          -9.059    
  -------------------------------------------------------------------
                         slack                                106.694    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.919ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.186ns (17.066%)  route 0.904ns (82.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.560     1.504    sm/clk
    SLICE_X35Y10         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sm/D_states_q_reg[5]/Q
                         net (fo=223, routed)         0.696     2.340    sm/D_states_q[5]
    SLICE_X38Y9          LUT6 (Prop_lut6_I1_O)        0.045     2.385 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.208     2.594    fifo_reset_cond/AS[0]
    SLICE_X39Y8          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.831     2.021    fifo_reset_cond/clk
    SLICE_X39Y8          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.251     1.770    
    SLICE_X39Y8          FDPE (Remov_fdpe_C_PRE)     -0.095     1.675    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           2.594    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             0.919ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.186ns (17.066%)  route 0.904ns (82.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.560     1.504    sm/clk
    SLICE_X35Y10         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sm/D_states_q_reg[5]/Q
                         net (fo=223, routed)         0.696     2.340    sm/D_states_q[5]
    SLICE_X38Y9          LUT6 (Prop_lut6_I1_O)        0.045     2.385 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.208     2.594    fifo_reset_cond/AS[0]
    SLICE_X39Y8          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.831     2.021    fifo_reset_cond/clk
    SLICE_X39Y8          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.251     1.770    
    SLICE_X39Y8          FDPE (Remov_fdpe_C_PRE)     -0.095     1.675    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           2.594    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             0.919ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.186ns (17.066%)  route 0.904ns (82.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.560     1.504    sm/clk
    SLICE_X35Y10         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sm/D_states_q_reg[5]/Q
                         net (fo=223, routed)         0.696     2.340    sm/D_states_q[5]
    SLICE_X38Y9          LUT6 (Prop_lut6_I1_O)        0.045     2.385 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.208     2.594    fifo_reset_cond/AS[0]
    SLICE_X39Y8          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.831     2.021    fifo_reset_cond/clk
    SLICE_X39Y8          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.251     1.770    
    SLICE_X39Y8          FDPE (Remov_fdpe_C_PRE)     -0.095     1.675    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           2.594    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             0.919ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.186ns (17.066%)  route 0.904ns (82.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.560     1.504    sm/clk
    SLICE_X35Y10         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sm/D_states_q_reg[5]/Q
                         net (fo=223, routed)         0.696     2.340    sm/D_states_q[5]
    SLICE_X38Y9          LUT6 (Prop_lut6_I1_O)        0.045     2.385 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.208     2.594    fifo_reset_cond/AS[0]
    SLICE_X39Y8          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.831     2.021    fifo_reset_cond/clk
    SLICE_X39Y8          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.251     1.770    
    SLICE_X39Y8          FDPE (Remov_fdpe_C_PRE)     -0.095     1.675    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           2.594    
  -------------------------------------------------------------------
                         slack                                  0.919    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.743ns  (logic 11.849ns (32.248%)  route 24.894ns (67.752%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=6 LUT4=2 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X55Y22         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.419     5.557 r  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          1.686     7.243    L_reg/M_sm_pac[8]
    SLICE_X58Y16         LUT3 (Prop_lut3_I2_O)        0.324     7.567 r  L_reg/L_1a14d57f_remainder0_carry_i_21/O
                         net (fo=4, routed)           0.969     8.537    L_reg/L_1a14d57f_remainder0_carry_i_21_n_0
    SLICE_X60Y15         LUT6 (Prop_lut6_I1_O)        0.332     8.869 r  L_reg/L_1a14d57f_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          0.866     9.734    L_reg/L_1a14d57f_remainder0_carry__0_i_9_n_0
    SLICE_X58Y15         LUT2 (Prop_lut2_I1_O)        0.154     9.888 f  L_reg/L_1a14d57f_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.674    10.563    L_reg/L_1a14d57f_remainder0_carry_i_15_n_0
    SLICE_X58Y15         LUT6 (Prop_lut6_I3_O)        0.327    10.890 r  L_reg/L_1a14d57f_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.654    11.544    L_reg/L_1a14d57f_remainder0_carry_i_8_n_0
    SLICE_X58Y14         LUT2 (Prop_lut2_I0_O)        0.124    11.668 r  L_reg/L_1a14d57f_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.190    11.857    aseg_driver/decimal_renderer/DI[2]
    SLICE_X59Y14         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.242 r  aseg_driver/decimal_renderer/L_1a14d57f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.242    aseg_driver/decimal_renderer/L_1a14d57f_remainder0_carry_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.356 r  aseg_driver/decimal_renderer/L_1a14d57f_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.356    aseg_driver/decimal_renderer/L_1a14d57f_remainder0_carry__0_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.595 f  aseg_driver/decimal_renderer/L_1a14d57f_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.172    13.768    L_reg/L_1a14d57f_remainder0[10]
    SLICE_X62Y15         LUT5 (Prop_lut5_I0_O)        0.302    14.070 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.867    14.937    L_reg/i__carry__1_i_10_n_0
    SLICE_X63Y15         LUT4 (Prop_lut4_I0_O)        0.124    15.061 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.818    15.878    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124    16.002 f  L_reg/i__carry__0_i_19/O
                         net (fo=2, routed)           1.000    17.002    L_reg/i__carry__0_i_19_n_0
    SLICE_X64Y14         LUT3 (Prop_lut3_I1_O)        0.152    17.154 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.843    17.997    L_reg/i__carry_i_20__0_n_0
    SLICE_X64Y13         LUT3 (Prop_lut3_I1_O)        0.374    18.371 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.978    19.349    L_reg/i__carry_i_11_n_0
    SLICE_X61Y11         LUT2 (Prop_lut2_I1_O)        0.328    19.677 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.663    20.339    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X61Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.846 r  aseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.846    aseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.960 r  aseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.960    aseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.273 f  aseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.323    22.597    L_reg/L_1a14d57f_remainder0_inferred__1/i__carry__2[3]
    SLICE_X61Y11         LUT5 (Prop_lut5_I0_O)        0.306    22.903 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.149    23.051    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X61Y11         LUT5 (Prop_lut5_I0_O)        0.124    23.175 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.752    23.928    L_reg/i__carry_i_14_0
    SLICE_X63Y12         LUT3 (Prop_lut3_I0_O)        0.150    24.078 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           1.010    25.088    L_reg/i__carry_i_25_n_0
    SLICE_X64Y11         LUT6 (Prop_lut6_I0_O)        0.326    25.414 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.808    26.222    L_reg/i__carry_i_20_n_0
    SLICE_X63Y11         LUT6 (Prop_lut6_I2_O)        0.124    26.346 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.828    27.174    L_reg/i__carry_i_13_n_0
    SLICE_X63Y9          LUT3 (Prop_lut3_I1_O)        0.152    27.326 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    28.028    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X62Y9          LUT5 (Prop_lut5_I0_O)        0.326    28.354 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.354    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.904 r  aseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.904    aseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.018 r  aseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.018    aseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.331 f  aseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           1.011    30.342    aseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y10         LUT6 (Prop_lut6_I0_O)        0.306    30.648 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    30.799    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y10         LUT6 (Prop_lut6_I1_O)        0.124    30.923 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.813    31.737    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y10         LUT3 (Prop_lut3_I1_O)        0.124    31.861 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.936    32.797    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X63Y12         LUT6 (Prop_lut6_I3_O)        0.124    32.921 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.841    33.762    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X60Y12         LUT4 (Prop_lut4_I2_O)        0.150    33.912 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.189    38.101    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.780    41.881 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.881    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.957ns  (logic 11.611ns (32.292%)  route 24.346ns (67.708%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=6 LUT4=2 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X55Y22         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.419     5.557 r  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          1.686     7.243    L_reg/M_sm_pac[8]
    SLICE_X58Y16         LUT3 (Prop_lut3_I2_O)        0.324     7.567 r  L_reg/L_1a14d57f_remainder0_carry_i_21/O
                         net (fo=4, routed)           0.969     8.537    L_reg/L_1a14d57f_remainder0_carry_i_21_n_0
    SLICE_X60Y15         LUT6 (Prop_lut6_I1_O)        0.332     8.869 r  L_reg/L_1a14d57f_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          0.866     9.734    L_reg/L_1a14d57f_remainder0_carry__0_i_9_n_0
    SLICE_X58Y15         LUT2 (Prop_lut2_I1_O)        0.154     9.888 f  L_reg/L_1a14d57f_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.674    10.563    L_reg/L_1a14d57f_remainder0_carry_i_15_n_0
    SLICE_X58Y15         LUT6 (Prop_lut6_I3_O)        0.327    10.890 r  L_reg/L_1a14d57f_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.654    11.544    L_reg/L_1a14d57f_remainder0_carry_i_8_n_0
    SLICE_X58Y14         LUT2 (Prop_lut2_I0_O)        0.124    11.668 r  L_reg/L_1a14d57f_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.190    11.857    aseg_driver/decimal_renderer/DI[2]
    SLICE_X59Y14         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.242 r  aseg_driver/decimal_renderer/L_1a14d57f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.242    aseg_driver/decimal_renderer/L_1a14d57f_remainder0_carry_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.356 r  aseg_driver/decimal_renderer/L_1a14d57f_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.356    aseg_driver/decimal_renderer/L_1a14d57f_remainder0_carry__0_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.595 f  aseg_driver/decimal_renderer/L_1a14d57f_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.172    13.768    L_reg/L_1a14d57f_remainder0[10]
    SLICE_X62Y15         LUT5 (Prop_lut5_I0_O)        0.302    14.070 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.867    14.937    L_reg/i__carry__1_i_10_n_0
    SLICE_X63Y15         LUT4 (Prop_lut4_I0_O)        0.124    15.061 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.818    15.878    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124    16.002 f  L_reg/i__carry__0_i_19/O
                         net (fo=2, routed)           1.000    17.002    L_reg/i__carry__0_i_19_n_0
    SLICE_X64Y14         LUT3 (Prop_lut3_I1_O)        0.152    17.154 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.843    17.997    L_reg/i__carry_i_20__0_n_0
    SLICE_X64Y13         LUT3 (Prop_lut3_I1_O)        0.374    18.371 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.978    19.349    L_reg/i__carry_i_11_n_0
    SLICE_X61Y11         LUT2 (Prop_lut2_I1_O)        0.328    19.677 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.663    20.339    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X61Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.846 r  aseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.846    aseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.960 r  aseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.960    aseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.273 f  aseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.323    22.597    L_reg/L_1a14d57f_remainder0_inferred__1/i__carry__2[3]
    SLICE_X61Y11         LUT5 (Prop_lut5_I0_O)        0.306    22.903 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.149    23.051    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X61Y11         LUT5 (Prop_lut5_I0_O)        0.124    23.175 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.752    23.928    L_reg/i__carry_i_14_0
    SLICE_X63Y12         LUT3 (Prop_lut3_I0_O)        0.150    24.078 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           1.010    25.088    L_reg/i__carry_i_25_n_0
    SLICE_X64Y11         LUT6 (Prop_lut6_I0_O)        0.326    25.414 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.808    26.222    L_reg/i__carry_i_20_n_0
    SLICE_X63Y11         LUT6 (Prop_lut6_I2_O)        0.124    26.346 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.828    27.174    L_reg/i__carry_i_13_n_0
    SLICE_X63Y9          LUT3 (Prop_lut3_I1_O)        0.152    27.326 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    28.028    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X62Y9          LUT5 (Prop_lut5_I0_O)        0.326    28.354 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.354    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.904 r  aseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.904    aseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.018 r  aseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.018    aseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.331 f  aseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           1.011    30.342    aseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y10         LUT6 (Prop_lut6_I0_O)        0.306    30.648 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    30.799    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y10         LUT6 (Prop_lut6_I1_O)        0.124    30.923 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.813    31.737    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y10         LUT3 (Prop_lut3_I1_O)        0.124    31.861 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.936    32.797    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X63Y12         LUT6 (Prop_lut6_I3_O)        0.124    32.921 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.841    33.762    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X60Y12         LUT4 (Prop_lut4_I0_O)        0.124    33.886 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.641    37.527    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    41.095 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.095    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.872ns  (logic 11.616ns (32.381%)  route 24.256ns (67.619%))
  Logic Levels:           32  (CARRY4=9 LUT2=1 LUT3=3 LUT4=4 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X56Y20         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y20         FDRE (Prop_fdre_C_Q)         0.518     5.660 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          2.014     7.675    L_reg/M_sm_timer[8]
    SLICE_X60Y18         LUT5 (Prop_lut5_I1_O)        0.124     7.799 f  L_reg/L_1a14d57f_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           0.602     8.401    L_reg/L_1a14d57f_remainder0_carry_i_24__1_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I3_O)        0.124     8.525 f  L_reg/L_1a14d57f_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.816     9.340    L_reg/L_1a14d57f_remainder0_carry_i_12__1_n_0
    SLICE_X60Y20         LUT3 (Prop_lut3_I0_O)        0.152     9.492 f  L_reg/L_1a14d57f_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.176    L_reg/L_1a14d57f_remainder0_carry_i_20__1_n_0
    SLICE_X60Y20         LUT5 (Prop_lut5_I4_O)        0.374    10.550 r  L_reg/L_1a14d57f_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.977    11.527    L_reg/L_1a14d57f_remainder0_carry_i_10__1_n_0
    SLICE_X58Y18         LUT4 (Prop_lut4_I1_O)        0.328    11.855 r  L_reg/L_1a14d57f_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.855    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X58Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.405 r  timerseg_driver/decimal_renderer/L_1a14d57f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.405    timerseg_driver/decimal_renderer/L_1a14d57f_remainder0_carry_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.739 f  timerseg_driver/decimal_renderer/L_1a14d57f_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.142    13.881    L_reg/L_1a14d57f_remainder0_3[5]
    SLICE_X59Y22         LUT3 (Prop_lut3_I2_O)        0.303    14.184 f  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           1.065    15.249    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X57Y21         LUT6 (Prop_lut6_I5_O)        0.124    15.373 f  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.665    16.038    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X57Y21         LUT5 (Prop_lut5_I3_O)        0.152    16.190 f  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.350    17.540    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X59Y23         LUT4 (Prop_lut4_I2_O)        0.326    17.866 f  L_reg/i__carry_i_10__4/O
                         net (fo=2, routed)           1.360    19.226    L_reg/i__carry_i_10__4_n_0
    SLICE_X57Y21         LUT4 (Prop_lut4_I3_O)        0.152    19.378 r  L_reg/i__carry_i_2__4/O
                         net (fo=2, routed)           1.095    20.473    L_reg/D_registers_q_reg[6][4]_0[1]
    SLICE_X58Y21         LUT5 (Prop_lut5_I0_O)        0.332    20.805 r  L_reg/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000    20.805    timerseg_driver/decimal_renderer/i__carry_i_5__4_0[2]
    SLICE_X58Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.203 r  timerseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.203    timerseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.317 r  timerseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.317    timerseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.630 r  timerseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.820    22.450    L_reg/L_1a14d57f_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X60Y23         LUT5 (Prop_lut5_I0_O)        0.306    22.756 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.466    23.222    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X60Y23         LUT5 (Prop_lut5_I0_O)        0.124    23.346 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.340    23.686    timerseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__0/i__carry__0_0
    SLICE_X62Y23         LUT2 (Prop_lut2_I0_O)        0.124    23.810 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.128    24.937    L_reg/i__carry_i_13__3_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I0_O)        0.152    25.089 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.582    25.672    L_reg/i__carry_i_23__3_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I0_O)        0.326    25.998 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.512    26.509    L_reg/i__carry_i_13__3_n_0
    SLICE_X62Y21         LUT3 (Prop_lut3_I1_O)        0.119    26.628 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.547    27.175    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[0]
    SLICE_X61Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    27.890 r  timerseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.890    timerseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.004 r  timerseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.004    timerseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.118 r  timerseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.118    timerseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.340 r  timerseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.004    29.344    timerseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X60Y23         LUT6 (Prop_lut6_I5_O)        0.299    29.643 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.590    30.233    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y22         LUT6 (Prop_lut6_I1_O)        0.124    30.357 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.964    31.321    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I2_O)        0.124    31.445 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.864    32.309    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.124    32.433 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.991    33.424    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X62Y27         LUT4 (Prop_lut4_I1_O)        0.150    33.574 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.680    37.254    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.761    41.014 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.014    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.826ns  (logic 11.614ns (32.417%)  route 24.212ns (67.583%))
  Logic Levels:           32  (CARRY4=9 LUT2=1 LUT3=3 LUT4=4 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X56Y20         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y20         FDRE (Prop_fdre_C_Q)         0.518     5.660 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          2.014     7.675    L_reg/M_sm_timer[8]
    SLICE_X60Y18         LUT5 (Prop_lut5_I1_O)        0.124     7.799 f  L_reg/L_1a14d57f_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           0.602     8.401    L_reg/L_1a14d57f_remainder0_carry_i_24__1_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I3_O)        0.124     8.525 f  L_reg/L_1a14d57f_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.816     9.340    L_reg/L_1a14d57f_remainder0_carry_i_12__1_n_0
    SLICE_X60Y20         LUT3 (Prop_lut3_I0_O)        0.152     9.492 f  L_reg/L_1a14d57f_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.176    L_reg/L_1a14d57f_remainder0_carry_i_20__1_n_0
    SLICE_X60Y20         LUT5 (Prop_lut5_I4_O)        0.374    10.550 r  L_reg/L_1a14d57f_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.977    11.527    L_reg/L_1a14d57f_remainder0_carry_i_10__1_n_0
    SLICE_X58Y18         LUT4 (Prop_lut4_I1_O)        0.328    11.855 r  L_reg/L_1a14d57f_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.855    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X58Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.405 r  timerseg_driver/decimal_renderer/L_1a14d57f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.405    timerseg_driver/decimal_renderer/L_1a14d57f_remainder0_carry_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.739 f  timerseg_driver/decimal_renderer/L_1a14d57f_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.142    13.881    L_reg/L_1a14d57f_remainder0_3[5]
    SLICE_X59Y22         LUT3 (Prop_lut3_I2_O)        0.303    14.184 f  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           1.065    15.249    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X57Y21         LUT6 (Prop_lut6_I5_O)        0.124    15.373 f  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.665    16.038    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X57Y21         LUT5 (Prop_lut5_I3_O)        0.152    16.190 f  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.350    17.540    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X59Y23         LUT4 (Prop_lut4_I2_O)        0.326    17.866 f  L_reg/i__carry_i_10__4/O
                         net (fo=2, routed)           1.360    19.226    L_reg/i__carry_i_10__4_n_0
    SLICE_X57Y21         LUT4 (Prop_lut4_I3_O)        0.152    19.378 r  L_reg/i__carry_i_2__4/O
                         net (fo=2, routed)           1.095    20.473    L_reg/D_registers_q_reg[6][4]_0[1]
    SLICE_X58Y21         LUT5 (Prop_lut5_I0_O)        0.332    20.805 r  L_reg/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000    20.805    timerseg_driver/decimal_renderer/i__carry_i_5__4_0[2]
    SLICE_X58Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.203 r  timerseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.203    timerseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.317 r  timerseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.317    timerseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.630 r  timerseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.820    22.450    L_reg/L_1a14d57f_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X60Y23         LUT5 (Prop_lut5_I0_O)        0.306    22.756 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.466    23.222    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X60Y23         LUT5 (Prop_lut5_I0_O)        0.124    23.346 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.340    23.686    timerseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__0/i__carry__0_0
    SLICE_X62Y23         LUT2 (Prop_lut2_I0_O)        0.124    23.810 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.128    24.937    L_reg/i__carry_i_13__3_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I0_O)        0.152    25.089 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.582    25.672    L_reg/i__carry_i_23__3_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I0_O)        0.326    25.998 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.512    26.509    L_reg/i__carry_i_13__3_n_0
    SLICE_X62Y21         LUT3 (Prop_lut3_I1_O)        0.119    26.628 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.547    27.175    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[0]
    SLICE_X61Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    27.890 r  timerseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.890    timerseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.004 r  timerseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.004    timerseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.118 r  timerseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.118    timerseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.340 f  timerseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.004    29.344    timerseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X60Y23         LUT6 (Prop_lut6_I5_O)        0.299    29.643 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.590    30.233    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y22         LUT6 (Prop_lut6_I1_O)        0.124    30.357 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.964    31.321    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I2_O)        0.124    31.445 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.864    32.309    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.124    32.433 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.983    33.416    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X62Y27         LUT4 (Prop_lut4_I0_O)        0.152    33.568 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.643    37.212    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.757    40.968 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.968    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.615ns  (logic 11.616ns (32.617%)  route 23.998ns (67.383%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=7 LUT4=1 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X55Y22         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.419     5.557 r  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          1.686     7.243    L_reg/M_sm_pac[8]
    SLICE_X58Y16         LUT3 (Prop_lut3_I2_O)        0.324     7.567 r  L_reg/L_1a14d57f_remainder0_carry_i_21/O
                         net (fo=4, routed)           0.969     8.537    L_reg/L_1a14d57f_remainder0_carry_i_21_n_0
    SLICE_X60Y15         LUT6 (Prop_lut6_I1_O)        0.332     8.869 r  L_reg/L_1a14d57f_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          0.866     9.734    L_reg/L_1a14d57f_remainder0_carry__0_i_9_n_0
    SLICE_X58Y15         LUT2 (Prop_lut2_I1_O)        0.154     9.888 f  L_reg/L_1a14d57f_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.674    10.563    L_reg/L_1a14d57f_remainder0_carry_i_15_n_0
    SLICE_X58Y15         LUT6 (Prop_lut6_I3_O)        0.327    10.890 r  L_reg/L_1a14d57f_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.654    11.544    L_reg/L_1a14d57f_remainder0_carry_i_8_n_0
    SLICE_X58Y14         LUT2 (Prop_lut2_I0_O)        0.124    11.668 r  L_reg/L_1a14d57f_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.190    11.857    aseg_driver/decimal_renderer/DI[2]
    SLICE_X59Y14         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.242 r  aseg_driver/decimal_renderer/L_1a14d57f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.242    aseg_driver/decimal_renderer/L_1a14d57f_remainder0_carry_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.356 r  aseg_driver/decimal_renderer/L_1a14d57f_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.356    aseg_driver/decimal_renderer/L_1a14d57f_remainder0_carry__0_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.595 f  aseg_driver/decimal_renderer/L_1a14d57f_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.172    13.768    L_reg/L_1a14d57f_remainder0[10]
    SLICE_X62Y15         LUT5 (Prop_lut5_I0_O)        0.302    14.070 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.867    14.937    L_reg/i__carry__1_i_10_n_0
    SLICE_X63Y15         LUT4 (Prop_lut4_I0_O)        0.124    15.061 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.818    15.878    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124    16.002 f  L_reg/i__carry__0_i_19/O
                         net (fo=2, routed)           1.000    17.002    L_reg/i__carry__0_i_19_n_0
    SLICE_X64Y14         LUT3 (Prop_lut3_I1_O)        0.152    17.154 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.843    17.997    L_reg/i__carry_i_20__0_n_0
    SLICE_X64Y13         LUT3 (Prop_lut3_I1_O)        0.374    18.371 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.978    19.349    L_reg/i__carry_i_11_n_0
    SLICE_X61Y11         LUT2 (Prop_lut2_I1_O)        0.328    19.677 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.663    20.339    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X61Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.846 r  aseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.846    aseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.960 r  aseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.960    aseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.273 f  aseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.323    22.597    L_reg/L_1a14d57f_remainder0_inferred__1/i__carry__2[3]
    SLICE_X61Y11         LUT5 (Prop_lut5_I0_O)        0.306    22.903 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.149    23.051    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X61Y11         LUT5 (Prop_lut5_I0_O)        0.124    23.175 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.752    23.928    L_reg/i__carry_i_14_0
    SLICE_X63Y12         LUT3 (Prop_lut3_I0_O)        0.150    24.078 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           1.010    25.088    L_reg/i__carry_i_25_n_0
    SLICE_X64Y11         LUT6 (Prop_lut6_I0_O)        0.326    25.414 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.808    26.222    L_reg/i__carry_i_20_n_0
    SLICE_X63Y11         LUT6 (Prop_lut6_I2_O)        0.124    26.346 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.828    27.174    L_reg/i__carry_i_13_n_0
    SLICE_X63Y9          LUT3 (Prop_lut3_I1_O)        0.152    27.326 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    28.028    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X62Y9          LUT5 (Prop_lut5_I0_O)        0.326    28.354 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.354    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.904 r  aseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.904    aseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.018 r  aseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.018    aseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.331 r  aseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           1.011    30.342    aseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y10         LUT6 (Prop_lut6_I0_O)        0.306    30.648 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    30.799    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y10         LUT6 (Prop_lut6_I1_O)        0.124    30.923 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.813    31.737    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y10         LUT3 (Prop_lut3_I1_O)        0.124    31.861 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.807    32.668    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X61Y12         LUT6 (Prop_lut6_I4_O)        0.124    32.792 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.755    33.548    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X60Y12         LUT3 (Prop_lut3_I1_O)        0.124    33.672 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.508    37.180    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    40.753 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.753    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.578ns  (logic 11.686ns (32.845%)  route 23.893ns (67.155%))
  Logic Levels:           28  (CARRY4=5 LUT2=2 LUT3=5 LUT4=3 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.563     5.147    L_reg/clk_IBUF_BUFG
    SLICE_X55Y16         FDRE                                         r  L_reg/D_registers_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  L_reg/D_registers_q_reg[3][3]/Q
                         net (fo=17, routed)          1.661     7.264    L_reg/M_sm_pbc[3]
    SLICE_X56Y10         LUT2 (Prop_lut2_I0_O)        0.124     7.388 f  L_reg/L_1a14d57f_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           0.999     8.387    L_reg/L_1a14d57f_remainder0_carry_i_25__0_n_0
    SLICE_X56Y15         LUT6 (Prop_lut6_I4_O)        0.124     8.511 f  L_reg/L_1a14d57f_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.951     9.462    L_reg/L_1a14d57f_remainder0_carry_i_12__0_n_0
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.150     9.612 f  L_reg/L_1a14d57f_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.684    10.296    L_reg/L_1a14d57f_remainder0_carry_i_20__0_n_0
    SLICE_X54Y15         LUT5 (Prop_lut5_I4_O)        0.374    10.670 r  L_reg/L_1a14d57f_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.103    11.773    L_reg/L_1a14d57f_remainder0_carry_i_10__0_n_0
    SLICE_X54Y12         LUT4 (Prop_lut4_I1_O)        0.328    12.101 r  L_reg/L_1a14d57f_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.101    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.679 r  bseg_driver/decimal_renderer/L_1a14d57f_remainder0_carry/O[2]
                         net (fo=1, routed)           0.639    13.318    L_reg/L_1a14d57f_remainder0_1[2]
    SLICE_X55Y14         LUT4 (Prop_lut4_I1_O)        0.327    13.645 f  L_reg/i__carry_i_13__2/O
                         net (fo=12, routed)          1.864    15.508    L_reg/i__carry_i_13__2_n_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I2_O)        0.326    15.834 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.665    16.499    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X57Y11         LUT5 (Prop_lut5_I3_O)        0.152    16.651 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.847    17.498    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X56Y12         LUT5 (Prop_lut5_I4_O)        0.348    17.846 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.834    18.680    L_reg/i__carry_i_19__1_n_0
    SLICE_X56Y11         LUT3 (Prop_lut3_I0_O)        0.354    19.034 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.025    20.059    L_reg/i__carry_i_11__1_n_0
    SLICE_X54Y10         LUT2 (Prop_lut2_I1_O)        0.328    20.387 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.332    20.718    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X55Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.225 r  bseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.225    bseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__0/i__carry_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.447 f  bseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.855    22.303    L_reg/L_1a14d57f_remainder0_inferred__1/i__carry__1_0[0]
    SLICE_X54Y10         LUT3 (Prop_lut3_I2_O)        0.323    22.626 f  L_reg/i__carry__0_i_9__1/O
                         net (fo=11, routed)          1.471    24.097    L_reg/D_registers_q_reg[3][6]_0
    SLICE_X51Y7          LUT3 (Prop_lut3_I2_O)        0.356    24.453 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.800    25.253    L_reg/i__carry_i_25__1_n_0
    SLICE_X52Y7          LUT6 (Prop_lut6_I0_O)        0.326    25.579 f  L_reg/i__carry_i_14__0/O
                         net (fo=8, routed)           1.219    26.798    L_reg/i__carry_i_14__0_n_0
    SLICE_X52Y9          LUT6 (Prop_lut6_I3_O)        0.124    26.922 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.827    27.749    L_reg/i__carry_i_13__1_n_0
    SLICE_X52Y7          LUT3 (Prop_lut3_I1_O)        0.146    27.895 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.635    28.530    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X53Y7          LUT5 (Prop_lut5_I0_O)        0.328    28.858 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.858    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X53Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.408 r  bseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.408    bseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__1/i__carry_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.647 r  bseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.835    30.481    bseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X52Y9          LUT6 (Prop_lut6_I4_O)        0.302    30.783 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.282    31.065    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X52Y9          LUT6 (Prop_lut6_I1_O)        0.124    31.189 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.611    31.800    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    31.924 f  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.717    32.641    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X53Y11         LUT6 (Prop_lut6_I5_O)        0.124    32.765 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.139    33.904    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X56Y9          LUT4 (Prop_lut4_I3_O)        0.152    34.056 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.901    36.956    bseg_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         3.770    40.726 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.726    bseg[3]
    R1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.573ns  (logic 11.398ns (32.041%)  route 24.175ns (67.959%))
  Logic Levels:           28  (CARRY4=5 LUT2=2 LUT3=6 LUT4=2 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.563     5.147    L_reg/clk_IBUF_BUFG
    SLICE_X55Y16         FDRE                                         r  L_reg/D_registers_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  L_reg/D_registers_q_reg[3][3]/Q
                         net (fo=17, routed)          1.661     7.264    L_reg/M_sm_pbc[3]
    SLICE_X56Y10         LUT2 (Prop_lut2_I0_O)        0.124     7.388 f  L_reg/L_1a14d57f_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           0.999     8.387    L_reg/L_1a14d57f_remainder0_carry_i_25__0_n_0
    SLICE_X56Y15         LUT6 (Prop_lut6_I4_O)        0.124     8.511 f  L_reg/L_1a14d57f_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.951     9.462    L_reg/L_1a14d57f_remainder0_carry_i_12__0_n_0
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.150     9.612 f  L_reg/L_1a14d57f_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.684    10.296    L_reg/L_1a14d57f_remainder0_carry_i_20__0_n_0
    SLICE_X54Y15         LUT5 (Prop_lut5_I4_O)        0.374    10.670 r  L_reg/L_1a14d57f_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.103    11.773    L_reg/L_1a14d57f_remainder0_carry_i_10__0_n_0
    SLICE_X54Y12         LUT4 (Prop_lut4_I1_O)        0.328    12.101 r  L_reg/L_1a14d57f_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.101    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.679 r  bseg_driver/decimal_renderer/L_1a14d57f_remainder0_carry/O[2]
                         net (fo=1, routed)           0.639    13.318    L_reg/L_1a14d57f_remainder0_1[2]
    SLICE_X55Y14         LUT4 (Prop_lut4_I1_O)        0.327    13.645 f  L_reg/i__carry_i_13__2/O
                         net (fo=12, routed)          1.864    15.508    L_reg/i__carry_i_13__2_n_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I2_O)        0.326    15.834 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.665    16.499    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X57Y11         LUT5 (Prop_lut5_I3_O)        0.152    16.651 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.847    17.498    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X56Y12         LUT5 (Prop_lut5_I4_O)        0.348    17.846 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.834    18.680    L_reg/i__carry_i_19__1_n_0
    SLICE_X56Y11         LUT3 (Prop_lut3_I0_O)        0.354    19.034 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.025    20.059    L_reg/i__carry_i_11__1_n_0
    SLICE_X54Y10         LUT2 (Prop_lut2_I1_O)        0.328    20.387 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.332    20.718    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X55Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.225 r  bseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.225    bseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__0/i__carry_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.447 f  bseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.855    22.303    L_reg/L_1a14d57f_remainder0_inferred__1/i__carry__1_0[0]
    SLICE_X54Y10         LUT3 (Prop_lut3_I2_O)        0.323    22.626 f  L_reg/i__carry__0_i_9__1/O
                         net (fo=11, routed)          1.471    24.097    L_reg/D_registers_q_reg[3][6]_0
    SLICE_X51Y7          LUT3 (Prop_lut3_I2_O)        0.356    24.453 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.800    25.253    L_reg/i__carry_i_25__1_n_0
    SLICE_X52Y7          LUT6 (Prop_lut6_I0_O)        0.326    25.579 f  L_reg/i__carry_i_14__0/O
                         net (fo=8, routed)           1.219    26.798    L_reg/i__carry_i_14__0_n_0
    SLICE_X52Y9          LUT6 (Prop_lut6_I3_O)        0.124    26.922 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.827    27.749    L_reg/i__carry_i_13__1_n_0
    SLICE_X52Y7          LUT3 (Prop_lut3_I1_O)        0.146    27.895 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.635    28.530    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X53Y7          LUT5 (Prop_lut5_I0_O)        0.328    28.858 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.858    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X53Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.408 r  bseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.408    bseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__1/i__carry_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.647 r  bseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.835    30.481    bseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X52Y9          LUT6 (Prop_lut6_I4_O)        0.302    30.783 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.282    31.065    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X52Y9          LUT6 (Prop_lut6_I1_O)        0.124    31.189 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.611    31.800    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I2_O)        0.124    31.924 r  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.513    32.437    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X52Y10         LUT6 (Prop_lut6_I5_O)        0.124    32.561 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.211    33.772    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X56Y9          LUT3 (Prop_lut3_I0_O)        0.124    33.896 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.315    37.211    bseg_OBUF[0]
    L4                   OBUF (Prop_obuf_I_O)         3.510    40.721 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.721    bseg[0]
    L4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.558ns  (logic 11.402ns (32.066%)  route 24.156ns (67.934%))
  Logic Levels:           28  (CARRY4=5 LUT2=2 LUT3=5 LUT4=3 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.563     5.147    L_reg/clk_IBUF_BUFG
    SLICE_X55Y16         FDRE                                         r  L_reg/D_registers_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  L_reg/D_registers_q_reg[3][3]/Q
                         net (fo=17, routed)          1.661     7.264    L_reg/M_sm_pbc[3]
    SLICE_X56Y10         LUT2 (Prop_lut2_I0_O)        0.124     7.388 f  L_reg/L_1a14d57f_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           0.999     8.387    L_reg/L_1a14d57f_remainder0_carry_i_25__0_n_0
    SLICE_X56Y15         LUT6 (Prop_lut6_I4_O)        0.124     8.511 f  L_reg/L_1a14d57f_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.951     9.462    L_reg/L_1a14d57f_remainder0_carry_i_12__0_n_0
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.150     9.612 f  L_reg/L_1a14d57f_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.684    10.296    L_reg/L_1a14d57f_remainder0_carry_i_20__0_n_0
    SLICE_X54Y15         LUT5 (Prop_lut5_I4_O)        0.374    10.670 r  L_reg/L_1a14d57f_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.103    11.773    L_reg/L_1a14d57f_remainder0_carry_i_10__0_n_0
    SLICE_X54Y12         LUT4 (Prop_lut4_I1_O)        0.328    12.101 r  L_reg/L_1a14d57f_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.101    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.679 r  bseg_driver/decimal_renderer/L_1a14d57f_remainder0_carry/O[2]
                         net (fo=1, routed)           0.639    13.318    L_reg/L_1a14d57f_remainder0_1[2]
    SLICE_X55Y14         LUT4 (Prop_lut4_I1_O)        0.327    13.645 f  L_reg/i__carry_i_13__2/O
                         net (fo=12, routed)          1.864    15.508    L_reg/i__carry_i_13__2_n_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I2_O)        0.326    15.834 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.665    16.499    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X57Y11         LUT5 (Prop_lut5_I3_O)        0.152    16.651 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.847    17.498    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X56Y12         LUT5 (Prop_lut5_I4_O)        0.348    17.846 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.834    18.680    L_reg/i__carry_i_19__1_n_0
    SLICE_X56Y11         LUT3 (Prop_lut3_I0_O)        0.354    19.034 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.025    20.059    L_reg/i__carry_i_11__1_n_0
    SLICE_X54Y10         LUT2 (Prop_lut2_I1_O)        0.328    20.387 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.332    20.718    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X55Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.225 r  bseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.225    bseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__0/i__carry_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.447 f  bseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.855    22.303    L_reg/L_1a14d57f_remainder0_inferred__1/i__carry__1_0[0]
    SLICE_X54Y10         LUT3 (Prop_lut3_I2_O)        0.323    22.626 f  L_reg/i__carry__0_i_9__1/O
                         net (fo=11, routed)          1.471    24.097    L_reg/D_registers_q_reg[3][6]_0
    SLICE_X51Y7          LUT3 (Prop_lut3_I2_O)        0.356    24.453 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.800    25.253    L_reg/i__carry_i_25__1_n_0
    SLICE_X52Y7          LUT6 (Prop_lut6_I0_O)        0.326    25.579 f  L_reg/i__carry_i_14__0/O
                         net (fo=8, routed)           1.219    26.798    L_reg/i__carry_i_14__0_n_0
    SLICE_X52Y9          LUT6 (Prop_lut6_I3_O)        0.124    26.922 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.827    27.749    L_reg/i__carry_i_13__1_n_0
    SLICE_X52Y7          LUT3 (Prop_lut3_I1_O)        0.146    27.895 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.635    28.530    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X53Y7          LUT5 (Prop_lut5_I0_O)        0.328    28.858 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.858    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X53Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.408 r  bseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.408    bseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__1/i__carry_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.647 r  bseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.835    30.481    bseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X52Y9          LUT6 (Prop_lut6_I4_O)        0.302    30.783 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.282    31.065    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X52Y9          LUT6 (Prop_lut6_I1_O)        0.124    31.189 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.611    31.800    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    31.924 f  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.717    32.641    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X53Y11         LUT6 (Prop_lut6_I5_O)        0.124    32.765 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.139    33.904    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X56Y9          LUT4 (Prop_lut4_I3_O)        0.124    34.028 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.164    37.191    bseg_OBUF[1]
    M4                   OBUF (Prop_obuf_I_O)         3.514    40.705 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.705    bseg[1]
    M4                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.547ns  (logic 11.618ns (32.684%)  route 23.929ns (67.316%))
  Logic Levels:           28  (CARRY4=5 LUT2=2 LUT3=5 LUT4=3 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.563     5.147    L_reg/clk_IBUF_BUFG
    SLICE_X55Y16         FDRE                                         r  L_reg/D_registers_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  L_reg/D_registers_q_reg[3][3]/Q
                         net (fo=17, routed)          1.661     7.264    L_reg/M_sm_pbc[3]
    SLICE_X56Y10         LUT2 (Prop_lut2_I0_O)        0.124     7.388 f  L_reg/L_1a14d57f_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           0.999     8.387    L_reg/L_1a14d57f_remainder0_carry_i_25__0_n_0
    SLICE_X56Y15         LUT6 (Prop_lut6_I4_O)        0.124     8.511 f  L_reg/L_1a14d57f_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.951     9.462    L_reg/L_1a14d57f_remainder0_carry_i_12__0_n_0
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.150     9.612 f  L_reg/L_1a14d57f_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.684    10.296    L_reg/L_1a14d57f_remainder0_carry_i_20__0_n_0
    SLICE_X54Y15         LUT5 (Prop_lut5_I4_O)        0.374    10.670 r  L_reg/L_1a14d57f_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.103    11.773    L_reg/L_1a14d57f_remainder0_carry_i_10__0_n_0
    SLICE_X54Y12         LUT4 (Prop_lut4_I1_O)        0.328    12.101 r  L_reg/L_1a14d57f_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.101    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.679 r  bseg_driver/decimal_renderer/L_1a14d57f_remainder0_carry/O[2]
                         net (fo=1, routed)           0.639    13.318    L_reg/L_1a14d57f_remainder0_1[2]
    SLICE_X55Y14         LUT4 (Prop_lut4_I1_O)        0.327    13.645 f  L_reg/i__carry_i_13__2/O
                         net (fo=12, routed)          1.864    15.508    L_reg/i__carry_i_13__2_n_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I2_O)        0.326    15.834 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.665    16.499    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X57Y11         LUT5 (Prop_lut5_I3_O)        0.152    16.651 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.847    17.498    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X56Y12         LUT5 (Prop_lut5_I4_O)        0.348    17.846 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.834    18.680    L_reg/i__carry_i_19__1_n_0
    SLICE_X56Y11         LUT3 (Prop_lut3_I0_O)        0.354    19.034 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.025    20.059    L_reg/i__carry_i_11__1_n_0
    SLICE_X54Y10         LUT2 (Prop_lut2_I1_O)        0.328    20.387 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.332    20.718    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X55Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.225 r  bseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.225    bseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__0/i__carry_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.447 f  bseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.855    22.303    L_reg/L_1a14d57f_remainder0_inferred__1/i__carry__1_0[0]
    SLICE_X54Y10         LUT3 (Prop_lut3_I2_O)        0.323    22.626 f  L_reg/i__carry__0_i_9__1/O
                         net (fo=11, routed)          1.471    24.097    L_reg/D_registers_q_reg[3][6]_0
    SLICE_X51Y7          LUT3 (Prop_lut3_I2_O)        0.356    24.453 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.800    25.253    L_reg/i__carry_i_25__1_n_0
    SLICE_X52Y7          LUT6 (Prop_lut6_I0_O)        0.326    25.579 f  L_reg/i__carry_i_14__0/O
                         net (fo=8, routed)           1.219    26.798    L_reg/i__carry_i_14__0_n_0
    SLICE_X52Y9          LUT6 (Prop_lut6_I3_O)        0.124    26.922 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.827    27.749    L_reg/i__carry_i_13__1_n_0
    SLICE_X52Y7          LUT3 (Prop_lut3_I1_O)        0.146    27.895 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.635    28.530    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X53Y7          LUT5 (Prop_lut5_I0_O)        0.328    28.858 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.858    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X53Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.408 r  bseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.408    bseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__1/i__carry_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.647 f  bseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.835    30.481    bseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X52Y9          LUT6 (Prop_lut6_I4_O)        0.302    30.783 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.282    31.065    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X52Y9          LUT6 (Prop_lut6_I1_O)        0.124    31.189 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.611    31.800    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I2_O)        0.124    31.924 f  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.513    32.437    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X52Y10         LUT6 (Prop_lut6_I5_O)        0.124    32.561 f  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.197    33.758    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X56Y9          LUT4 (Prop_lut4_I0_O)        0.153    33.911 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.083    36.994    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.701    40.695 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.695    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.518ns  (logic 11.606ns (32.678%)  route 23.911ns (67.322%))
  Logic Levels:           32  (CARRY4=9 LUT2=1 LUT3=3 LUT4=4 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X56Y20         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y20         FDRE (Prop_fdre_C_Q)         0.518     5.660 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          2.014     7.675    L_reg/M_sm_timer[8]
    SLICE_X60Y18         LUT5 (Prop_lut5_I1_O)        0.124     7.799 f  L_reg/L_1a14d57f_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           0.602     8.401    L_reg/L_1a14d57f_remainder0_carry_i_24__1_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I3_O)        0.124     8.525 f  L_reg/L_1a14d57f_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.816     9.340    L_reg/L_1a14d57f_remainder0_carry_i_12__1_n_0
    SLICE_X60Y20         LUT3 (Prop_lut3_I0_O)        0.152     9.492 f  L_reg/L_1a14d57f_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.176    L_reg/L_1a14d57f_remainder0_carry_i_20__1_n_0
    SLICE_X60Y20         LUT5 (Prop_lut5_I4_O)        0.374    10.550 r  L_reg/L_1a14d57f_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.977    11.527    L_reg/L_1a14d57f_remainder0_carry_i_10__1_n_0
    SLICE_X58Y18         LUT4 (Prop_lut4_I1_O)        0.328    11.855 r  L_reg/L_1a14d57f_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.855    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X58Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.405 r  timerseg_driver/decimal_renderer/L_1a14d57f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.405    timerseg_driver/decimal_renderer/L_1a14d57f_remainder0_carry_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.739 f  timerseg_driver/decimal_renderer/L_1a14d57f_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.142    13.881    L_reg/L_1a14d57f_remainder0_3[5]
    SLICE_X59Y22         LUT3 (Prop_lut3_I2_O)        0.303    14.184 f  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           1.065    15.249    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X57Y21         LUT6 (Prop_lut6_I5_O)        0.124    15.373 f  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.665    16.038    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X57Y21         LUT5 (Prop_lut5_I3_O)        0.152    16.190 f  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.350    17.540    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X59Y23         LUT4 (Prop_lut4_I2_O)        0.326    17.866 f  L_reg/i__carry_i_10__4/O
                         net (fo=2, routed)           1.360    19.226    L_reg/i__carry_i_10__4_n_0
    SLICE_X57Y21         LUT4 (Prop_lut4_I3_O)        0.152    19.378 r  L_reg/i__carry_i_2__4/O
                         net (fo=2, routed)           1.095    20.473    L_reg/D_registers_q_reg[6][4]_0[1]
    SLICE_X58Y21         LUT5 (Prop_lut5_I0_O)        0.332    20.805 r  L_reg/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000    20.805    timerseg_driver/decimal_renderer/i__carry_i_5__4_0[2]
    SLICE_X58Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.203 r  timerseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.203    timerseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.317 r  timerseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.317    timerseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.630 r  timerseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.820    22.450    L_reg/L_1a14d57f_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X60Y23         LUT5 (Prop_lut5_I0_O)        0.306    22.756 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.466    23.222    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X60Y23         LUT5 (Prop_lut5_I0_O)        0.124    23.346 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.340    23.686    timerseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__0/i__carry__0_0
    SLICE_X62Y23         LUT2 (Prop_lut2_I0_O)        0.124    23.810 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.128    24.937    L_reg/i__carry_i_13__3_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I0_O)        0.152    25.089 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.582    25.672    L_reg/i__carry_i_23__3_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I0_O)        0.326    25.998 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.512    26.509    L_reg/i__carry_i_13__3_n_0
    SLICE_X62Y21         LUT3 (Prop_lut3_I1_O)        0.119    26.628 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.547    27.175    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[0]
    SLICE_X61Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    27.890 r  timerseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.890    timerseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.004 r  timerseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.004    timerseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.118 r  timerseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.118    timerseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.340 f  timerseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.004    29.344    timerseg_driver/decimal_renderer/L_1a14d57f_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X60Y23         LUT6 (Prop_lut6_I5_O)        0.299    29.643 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.590    30.233    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y22         LUT6 (Prop_lut6_I1_O)        0.124    30.357 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.964    31.321    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I2_O)        0.124    31.445 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.864    32.309    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.124    32.433 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.201    33.634    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X62Y26         LUT4 (Prop_lut4_I0_O)        0.152    33.786 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.125    36.911    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.749    40.660 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.660    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.015ns  (logic 1.383ns (68.643%)  route 0.632ns (31.357%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.585     1.529    display/clk
    SLICE_X60Y29         FDRE                                         r  display/D_pixel_idx_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.164     1.693 r  display/D_pixel_idx_q_reg[10]/Q
                         net (fo=6, routed)           0.632     2.325    mataddr_OBUF[4]
    K2                   OBUF (Prop_obuf_I_O)         1.219     3.544 r  mataddr_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.544    mataddr[4]
    K2                                                                r  mataddr[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.033ns  (logic 1.350ns (66.374%)  route 0.684ns (33.626%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.585     1.529    display/clk
    SLICE_X62Y28         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.684     2.353    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.562 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.562    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.160ns  (logic 1.383ns (64.035%)  route 0.777ns (35.965%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.584     1.528    display/clk
    SLICE_X61Y28         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.777     2.445    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.687 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.687    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.190ns  (logic 1.369ns (62.510%)  route 0.821ns (37.490%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.584     1.528    display/clk
    SLICE_X61Y27         FDRE                                         r  display/D_pixel_idx_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  display/D_pixel_idx_q_reg[7]/Q
                         net (fo=12, routed)          0.821     2.490    mataddr_OBUF[1]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.717 r  mataddr_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.717    mataddr[1]
    J4                                                                r  mataddr[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.238ns  (logic 1.386ns (61.908%)  route 0.853ns (38.092%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.584     1.528    display/clk
    SLICE_X61Y27         FDRE                                         r  display/D_pixel_idx_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  display/D_pixel_idx_q_reg[9]/Q
                         net (fo=8, routed)           0.853     2.521    mataddr_OBUF[3]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.766 r  mataddr_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.766    mataddr[3]
    H3                                                                r  mataddr[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.259ns  (logic 1.373ns (60.770%)  route 0.886ns (39.230%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.585     1.529    display/clk
    SLICE_X62Y27         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=11, routed)          0.886     2.556    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.788 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.788    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.313ns  (logic 1.433ns (61.936%)  route 0.880ns (38.064%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.585     1.529    display/clk
    SLICE_X60Y29         FDRE                                         r  display/D_pixel_idx_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.148     1.677 r  display/D_pixel_idx_q_reg[6]/Q
                         net (fo=14, routed)          0.880     2.557    mataddr_OBUF[0]
    J5                   OBUF (Prop_obuf_I_O)         1.285     3.842 r  mataddr_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.842    mataddr[0]
    J5                                                                r  mataddr[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.333ns  (logic 1.423ns (61.003%)  route 0.910ns (38.997%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.584     1.528    display/clk
    SLICE_X61Y27         FDRE                                         r  display/D_pixel_idx_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.128     1.656 r  display/D_pixel_idx_q_reg[8]/Q
                         net (fo=10, routed)          0.910     2.565    mataddr_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         1.295     3.860 r  mataddr_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.860    mataddr[2]
    J3                                                                r  mataddr[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.633ns  (logic 1.409ns (53.503%)  route 1.224ns (46.497%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.593     1.537    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X59Y8          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y8          FDRE (Prop_fdre_C_Q)         0.141     1.678 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.593     2.271    aseg_driver/ctr/S[1]
    SLICE_X65Y13         LUT2 (Prop_lut2_I0_O)        0.045     2.316 r  aseg_driver/ctr/aseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.631     2.947    aseg_OBUF[5]
    N2                   OBUF (Prop_obuf_I_O)         1.223     4.170 r  aseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.170    aseg[5]
    N2                                                                r  aseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.726ns  (logic 1.419ns (52.057%)  route 1.307ns (47.943%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.593     1.537    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X59Y8          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y8          FDRE (Prop_fdre_C_Q)         0.141     1.678 r  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.546     2.223    aseg_driver/ctr/S[0]
    SLICE_X65Y13         LUT2 (Prop_lut2_I0_O)        0.045     2.268 r  aseg_driver/ctr/aseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.761     3.030    aseg_OBUF[7]
    M1                   OBUF (Prop_obuf_I_O)         1.233     4.263 r  aseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.263    aseg[7]
    M1                                                                r  aseg[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.129ns  (logic 1.643ns (32.034%)  route 3.486ns (67.966%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.481     4.000    reset_cond/butt_reset_IBUF
    SLICE_X42Y19         LUT1 (Prop_lut1_I0_O)        0.124     4.124 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.005     5.129    reset_cond/M_reset_cond_in
    SLICE_X46Y18         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.438     4.843    reset_cond/clk
    SLICE_X46Y18         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.129ns  (logic 1.643ns (32.034%)  route 3.486ns (67.966%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.481     4.000    reset_cond/butt_reset_IBUF
    SLICE_X42Y19         LUT1 (Prop_lut1_I0_O)        0.124     4.124 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.005     5.129    reset_cond/M_reset_cond_in
    SLICE_X46Y18         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.438     4.843    reset_cond/clk
    SLICE_X46Y18         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.667ns  (logic 1.643ns (35.198%)  route 3.025ns (64.802%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.481     4.000    reset_cond/butt_reset_IBUF
    SLICE_X42Y19         LUT1 (Prop_lut1_I0_O)        0.124     4.124 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.544     4.667    reset_cond/M_reset_cond_in
    SLICE_X46Y16         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.441     4.846    reset_cond/clk
    SLICE_X46Y16         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.667ns  (logic 1.643ns (35.198%)  route 3.025ns (64.802%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.481     4.000    reset_cond/butt_reset_IBUF
    SLICE_X42Y19         LUT1 (Prop_lut1_I0_O)        0.124     4.124 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.544     4.667    reset_cond/M_reset_cond_in
    SLICE_X46Y16         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.441     4.846    reset_cond/clk
    SLICE_X46Y16         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1578304138[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.337ns  (logic 1.639ns (37.777%)  route 2.699ns (62.223%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.699     4.213    forLoop_idx_0_1578304138[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X36Y35         LUT1 (Prop_lut1_I0_O)        0.124     4.337 r  forLoop_idx_0_1578304138[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     4.337    forLoop_idx_0_1578304138[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X36Y35         FDRE                                         r  forLoop_idx_0_1578304138[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.440     4.845    forLoop_idx_0_1578304138[1].cond_butt_sel_desel/sync/clk
    SLICE_X36Y35         FDRE                                         r  forLoop_idx_0_1578304138[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1578304138[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.213ns  (logic 1.640ns (38.927%)  route 2.573ns (61.073%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.573     4.089    forLoop_idx_0_1578304138[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X37Y35         LUT1 (Prop_lut1_I0_O)        0.124     4.213 r  forLoop_idx_0_1578304138[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     4.213    forLoop_idx_0_1578304138[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X37Y35         FDRE                                         r  forLoop_idx_0_1578304138[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.440     4.845    forLoop_idx_0_1578304138[0].cond_butt_sel_desel/sync/clk
    SLICE_X37Y35         FDRE                                         r  forLoop_idx_0_1578304138[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1058834669[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.175ns  (logic 1.653ns (39.595%)  route 2.522ns (60.405%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.522     4.051    forLoop_idx_0_1058834669[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y29         LUT1 (Prop_lut1_I0_O)        0.124     4.175 r  forLoop_idx_0_1058834669[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     4.175    forLoop_idx_0_1058834669[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X30Y29         FDRE                                         r  forLoop_idx_0_1058834669[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.434     4.839    forLoop_idx_0_1058834669[3].cond_butt_dirs/sync/clk
    SLICE_X30Y29         FDRE                                         r  forLoop_idx_0_1058834669[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.166ns  (logic 1.641ns (39.399%)  route 2.525ns (60.601%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.525     4.042    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X30Y5          LUT1 (Prop_lut1_I0_O)        0.124     4.166 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     4.166    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X30Y5          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.445     4.850    cond_butt_next_play/sync/clk
    SLICE_X30Y5          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1058834669[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.164ns  (logic 1.658ns (39.825%)  route 2.506ns (60.175%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.506     4.040    forLoop_idx_0_1058834669[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X37Y35         LUT1 (Prop_lut1_I0_O)        0.124     4.164 r  forLoop_idx_0_1058834669[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     4.164    forLoop_idx_0_1058834669[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X37Y35         FDRE                                         r  forLoop_idx_0_1058834669[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.440     4.845    forLoop_idx_0_1058834669[2].cond_butt_dirs/sync/clk
    SLICE_X37Y35         FDRE                                         r  forLoop_idx_0_1058834669[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.106ns  (logic 1.474ns (35.893%)  route 2.632ns (64.107%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           2.632     4.106    butt_cond/sync/D_pipe_q_reg[0]_0[0]
    SLICE_X64Y34         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.513     4.918    butt_cond/sync/clk
    SLICE_X64Y34         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1058834669[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.967ns  (logic 0.319ns (32.982%)  route 0.648ns (67.018%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.648     0.922    forLoop_idx_0_1058834669[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X14Y18         LUT1 (Prop_lut1_I0_O)        0.045     0.967 r  forLoop_idx_0_1058834669[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.967    forLoop_idx_0_1058834669[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X14Y18         FDRE                                         r  forLoop_idx_0_1058834669[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.827     2.017    forLoop_idx_0_1058834669[0].cond_butt_dirs/sync/clk
    SLICE_X14Y18         FDRE                                         r  forLoop_idx_0_1058834669[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1058834669[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.217ns  (logic 0.313ns (25.702%)  route 0.904ns (74.298%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.904     1.172    forLoop_idx_0_1058834669[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X33Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.217 r  forLoop_idx_0_1058834669[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.217    forLoop_idx_0_1058834669[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X33Y16         FDRE                                         r  forLoop_idx_0_1058834669[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.825     2.015    forLoop_idx_0_1058834669[1].cond_butt_dirs/sync/clk
    SLICE_X33Y16         FDRE                                         r  forLoop_idx_0_1058834669[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.341ns  (logic 0.242ns (18.023%)  route 1.099ns (81.977%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           1.099     1.341    butt_cond/sync/D_pipe_q_reg[0]_0[0]
    SLICE_X64Y34         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.860     2.050    butt_cond/sync/clk
    SLICE_X64Y34         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.450ns  (logic 0.330ns (22.758%)  route 1.120ns (77.242%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.120     1.405    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X30Y5          LUT1 (Prop_lut1_I0_O)        0.045     1.450 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.450    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X30Y5          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.832     2.022    cond_butt_next_play/sync/clk
    SLICE_X30Y5          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1058834669[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.450ns  (logic 0.341ns (23.541%)  route 1.109ns (76.459%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.109     1.405    forLoop_idx_0_1058834669[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.450 r  forLoop_idx_0_1058834669[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.450    forLoop_idx_0_1058834669[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X30Y29         FDRE                                         r  forLoop_idx_0_1058834669[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.821     2.011    forLoop_idx_0_1058834669[3].cond_butt_dirs/sync/clk
    SLICE_X30Y29         FDRE                                         r  forLoop_idx_0_1058834669[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1058834669[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.457ns  (logic 0.347ns (23.803%)  route 1.110ns (76.197%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.110     1.412    forLoop_idx_0_1058834669[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X37Y35         LUT1 (Prop_lut1_I0_O)        0.045     1.457 r  forLoop_idx_0_1058834669[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.457    forLoop_idx_0_1058834669[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X37Y35         FDRE                                         r  forLoop_idx_0_1058834669[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.827     2.017    forLoop_idx_0_1058834669[2].cond_butt_dirs/sync/clk
    SLICE_X37Y35         FDRE                                         r  forLoop_idx_0_1058834669[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1578304138[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.485ns  (logic 0.329ns (22.131%)  route 1.156ns (77.869%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.156     1.440    forLoop_idx_0_1578304138[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X37Y35         LUT1 (Prop_lut1_I0_O)        0.045     1.485 r  forLoop_idx_0_1578304138[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.485    forLoop_idx_0_1578304138[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X37Y35         FDRE                                         r  forLoop_idx_0_1578304138[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.827     2.017    forLoop_idx_0_1578304138[0].cond_butt_sel_desel/sync/clk
    SLICE_X37Y35         FDRE                                         r  forLoop_idx_0_1578304138[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1578304138[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.533ns  (logic 0.327ns (21.335%)  route 1.206ns (78.665%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.206     1.488    forLoop_idx_0_1578304138[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X36Y35         LUT1 (Prop_lut1_I0_O)        0.045     1.533 r  forLoop_idx_0_1578304138[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.533    forLoop_idx_0_1578304138[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X36Y35         FDRE                                         r  forLoop_idx_0_1578304138[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.827     2.017    forLoop_idx_0_1578304138[1].cond_butt_sel_desel/sync/clk
    SLICE_X36Y35         FDRE                                         r  forLoop_idx_0_1578304138[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.595ns  (logic 0.331ns (20.774%)  route 1.264ns (79.226%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.059     1.345    reset_cond/butt_reset_IBUF
    SLICE_X42Y19         LUT1 (Prop_lut1_I0_O)        0.045     1.390 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.205     1.595    reset_cond/M_reset_cond_in
    SLICE_X46Y16         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.827     2.017    reset_cond/clk
    SLICE_X46Y16         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.595ns  (logic 0.331ns (20.774%)  route 1.264ns (79.226%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.059     1.345    reset_cond/butt_reset_IBUF
    SLICE_X42Y19         LUT1 (Prop_lut1_I0_O)        0.045     1.390 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.205     1.595    reset_cond/M_reset_cond_in
    SLICE_X46Y16         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.827     2.017    reset_cond/clk
    SLICE_X46Y16         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C





