{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1679641341122 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1679641341122 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 24 03:02:20 2023 " "Processing started: Fri Mar 24 03:02:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1679641341122 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1679641341122 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU-System -c CPU-System " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU-System -c CPU-System" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1679641341122 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1679641341684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file select_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 select_encoder " "Found entity 1: select_encoder" {  } { { "select_encoder.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/select_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679641341761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679641341761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conff.v 2 2 " "Found 2 design units, including 2 entities, in source file conff.v" { { "Info" "ISGN_ENTITY_NAME" "1 conff " "Found entity 1: conff" {  } { { "conff.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/conff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679641341771 ""} { "Info" "ISGN_ENTITY_NAME" "2 flip_flop " "Found entity 2: flip_flop" {  } { { "conff.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/conff.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679641341771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679641341771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate.v 5 5 " "Found 5 design units, including 5 entities, in source file rotate.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left " "Found entity 1: shift_left" {  } { { "rotate.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/rotate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679641341775 ""} { "Info" "ISGN_ENTITY_NAME" "2 shift_right " "Found entity 2: shift_right" {  } { { "rotate.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/rotate.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679641341775 ""} { "Info" "ISGN_ENTITY_NAME" "3 ar_shift_right " "Found entity 3: ar_shift_right" {  } { { "rotate.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/rotate.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679641341775 ""} { "Info" "ISGN_ENTITY_NAME" "4 rotate_left " "Found entity 4: rotate_left" {  } { { "rotate.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/rotate.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679641341775 ""} { "Info" "ISGN_ENTITY_NAME" "5 rotate_right " "Found entity 5: rotate_right" {  } { { "rotate.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/rotate.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679641341775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679641341775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1 " "Found entity 1: mux_2_1" {  } { { "mux_2_1.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/mux_2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679641341777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679641341777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logical_ops.v 4 4 " "Found 4 design units, including 4 entities, in source file logical_ops.v" { { "Info" "ISGN_ENTITY_NAME" "1 logical_or " "Found entity 1: logical_or" {  } { { "logical_ops.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/logical_ops.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679641341781 ""} { "Info" "ISGN_ENTITY_NAME" "2 logical_and " "Found entity 2: logical_and" {  } { { "logical_ops.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/logical_ops.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679641341781 ""} { "Info" "ISGN_ENTITY_NAME" "3 logical_not " "Found entity 3: logical_not" {  } { { "logical_ops.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/logical_ops.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679641341781 ""} { "Info" "ISGN_ENTITY_NAME" "4 logical_negate " "Found entity 4: logical_negate" {  } { { "logical_ops.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/logical_ops.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679641341781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679641341781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_regs.v 3 3 " "Found 3 design units, including 3 entities, in source file gen_regs.v" { { "Info" "ISGN_ENTITY_NAME" "1 gen_regs " "Found entity 1: gen_regs" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679641341786 ""} { "Info" "ISGN_ENTITY_NAME" "2 pc_reg " "Found entity 2: pc_reg" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679641341786 ""} { "Info" "ISGN_ENTITY_NAME" "3 mar_reg " "Found entity 3: mar_reg" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679641341786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679641341786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_32_5.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder_32_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_32_5 " "Found entity 1: encoder_32_5" {  } { { "encoder_32_5.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/encoder_32_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679641341787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679641341787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb " "Found entity 1: datapath_tb" {  } { { "datapath_tb.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679641341787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679641341787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679641341797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679641341797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_mux " "Found entity 1: bus_mux" {  } { { "bus_mux.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/bus_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679641341803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679641341803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic_mult.v 2 2 " "Found 2 design units, including 2 entities, in source file arithmetic_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitpair_mult " "Found entity 1: bitpair_mult" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679641341806 ""} { "Info" "ISGN_ENTITY_NAME" "2 arithmetic_mult " "Found entity 2: arithmetic_mult" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679641341806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679641341806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic_div.v 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 arithmetic_div " "Found entity 1: arithmetic_div" {  } { { "arithmetic_div.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679641341812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679641341812 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu.v(13) " "Verilog HDL information at alu.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679641341816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679641341816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679641341816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_sub.v 8 8 " "Found 8 design units, including 8 entities, in source file add_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 arithmetic_sub " "Found entity 1: arithmetic_sub" {  } { { "add_sub.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679641341821 ""} { "Info" "ISGN_ENTITY_NAME" "2 arithmetic_add " "Found entity 2: arithmetic_add" {  } { { "add_sub.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679641341821 ""} { "Info" "ISGN_ENTITY_NAME" "3 HA " "Found entity 3: HA" {  } { { "add_sub.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679641341821 ""} { "Info" "ISGN_ENTITY_NAME" "4 FA " "Found entity 4: FA" {  } { { "add_sub.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679641341821 ""} { "Info" "ISGN_ENTITY_NAME" "5 RCA4 " "Found entity 5: RCA4" {  } { { "add_sub.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679641341821 ""} { "Info" "ISGN_ENTITY_NAME" "6 RCA16 " "Found entity 6: RCA16" {  } { { "add_sub.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679641341821 ""} { "Info" "ISGN_ENTITY_NAME" "7 RCA32 " "Found entity 7: RCA32" {  } { { "add_sub.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679641341821 ""} { "Info" "ISGN_ENTITY_NAME" "8 RCA64 " "Found entity 8: RCA64" {  } { { "add_sub.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679641341821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679641341821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_ram " "Found entity 1: memory_ram" {  } { { "memory_ram.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/memory_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679641341825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679641341825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679641341829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679641341829 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inport_out datapath.v(35) " "Verilog HDL Implicit Net warning at datapath.v(35): created implicit net for \"inport_out\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641341830 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "con_enable datapath.v(55) " "Verilog HDL Implicit Net warning at datapath.v(55): created implicit net for \"con_enable\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641341830 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1679641341961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_32_5 encoder_32_5:output_mux " "Elaborating entity \"encoder_32_5\" for hierarchy \"encoder_32_5:output_mux\"" {  } { { "datapath.v" "output_mux" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679641342102 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "encoder_32_5.v(5) " "Verilog HDL Case Statement warning at encoder_32_5.v(5): can't check case statement for completeness because the case expression has too many possible states" {  } { { "encoder_32_5.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/encoder_32_5.v" 5 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1679641342110 "|datapath|encoder_32_5:output_mux"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "encoder_32_5.v(5) " "Verilog HDL Case Statement information at encoder_32_5.v(5): all case item expressions in this case statement are onehot" {  } { { "encoder_32_5.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/encoder_32_5.v" 5 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1679641342110 "|datapath|encoder_32_5:output_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_1 mux_2_1:mdrMUX " "Elaborating entity \"mux_2_1\" for hierarchy \"mux_2_1:mdrMUX\"" {  } { { "datapath.v" "mdrMUX" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679641342112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_regs gen_regs:mdr " "Elaborating entity \"gen_regs\" for hierarchy \"gen_regs:mdr\"" {  } { { "datapath.v" "mdr" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679641342116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mar_reg mar_reg:mar " "Elaborating entity \"mar_reg\" for hierarchy \"mar_reg:mar\"" {  } { { "datapath.v" "mar" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679641342120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:physical_ram " "Elaborating entity \"ram\" for hierarchy \"ram:physical_ram\"" {  } { { "datapath.v" "physical_ram" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679641342132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select_encoder select_encoder:s_e " "Elaborating entity \"select_encoder\" for hierarchy \"select_encoder:s_e\"" {  } { { "datapath.v" "s_e" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679641342180 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "decode select_encoder.v(8) " "Verilog HDL warning at select_encoder.v(8): initial value for variable decode should be constant" {  } { { "select_encoder.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/select_encoder.v" 8 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1679641342180 "|datapath|select_encoder:s_e"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "decode 0 select_encoder.v(3) " "Net \"decode\" at select_encoder.v(3) has no driver or initial value, using a default initial value '0'" {  } { { "select_encoder.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/select_encoder.v" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1679641342180 "|datapath|select_encoder:s_e"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conff conff:control " "Elaborating entity \"conff\" for hierarchy \"conff:control\"" {  } { { "datapath.v" "control" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679641342185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip_flop conff:control\|flip_flop:con_flop " "Elaborating entity \"flip_flop\" for hierarchy \"conff:control\|flip_flop:con_flop\"" {  } { { "conff.v" "con_flop" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/conff.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679641342188 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 conff.v(28) " "Verilog HDL assignment warning at conff.v(28): truncated value with size 32 to match size of target (1)" {  } { { "conff.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/conff.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1679641342188 "|datapath|conff:control|flip_flop:con_flop"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d conff.v(32) " "Verilog HDL Always Construct warning at conff.v(32): variable \"d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "conff.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/conff.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1679641342188 "|datapath|conff:control|flip_flop:con_flop"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d conff.v(33) " "Verilog HDL Always Construct warning at conff.v(33): variable \"d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "conff.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/conff.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1679641342188 "|datapath|conff:control|flip_flop:con_flop"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_reg pc_reg:pc " "Elaborating entity \"pc_reg\" for hierarchy \"pc_reg:pc\"" {  } { { "datapath.v" "pc" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679641342190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_module " "Elaborating entity \"alu\" for hierarchy \"alu:alu_module\"" {  } { { "datapath.v" "alu_module" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679641342232 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out alu.v(13) " "Verilog HDL Always Construct warning at alu.v(13): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679641342238 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] alu.v(13) " "Inferred latch for \"out\[0\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679641342238 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] alu.v(13) " "Inferred latch for \"out\[1\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679641342238 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] alu.v(13) " "Inferred latch for \"out\[2\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679641342238 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] alu.v(13) " "Inferred latch for \"out\[3\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679641342238 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] alu.v(13) " "Inferred latch for \"out\[4\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679641342238 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] alu.v(13) " "Inferred latch for \"out\[5\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679641342238 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] alu.v(13) " "Inferred latch for \"out\[6\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679641342238 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] alu.v(13) " "Inferred latch for \"out\[7\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679641342238 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] alu.v(13) " "Inferred latch for \"out\[8\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679641342238 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] alu.v(13) " "Inferred latch for \"out\[9\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679641342238 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] alu.v(13) " "Inferred latch for \"out\[10\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679641342238 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] alu.v(13) " "Inferred latch for \"out\[11\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679641342238 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] alu.v(13) " "Inferred latch for \"out\[12\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679641342238 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] alu.v(13) " "Inferred latch for \"out\[13\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679641342238 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] alu.v(13) " "Inferred latch for \"out\[14\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679641342238 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] alu.v(13) " "Inferred latch for \"out\[15\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679641342238 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] alu.v(13) " "Inferred latch for \"out\[16\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679641342238 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] alu.v(13) " "Inferred latch for \"out\[17\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679641342238 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] alu.v(13) " "Inferred latch for \"out\[18\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679641342238 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] alu.v(13) " "Inferred latch for \"out\[19\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679641342238 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] alu.v(13) " "Inferred latch for \"out\[20\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679641342238 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] alu.v(13) " "Inferred latch for \"out\[21\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679641342238 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] alu.v(13) " "Inferred latch for \"out\[22\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679641342238 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] alu.v(13) " "Inferred latch for \"out\[23\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679641342238 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] alu.v(13) " "Inferred latch for \"out\[24\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679641342238 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] alu.v(13) " "Inferred latch for \"out\[25\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679641342238 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] alu.v(13) " "Inferred latch for \"out\[26\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679641342238 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] alu.v(13) " "Inferred latch for \"out\[27\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679641342238 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] alu.v(13) " "Inferred latch for \"out\[28\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679641342238 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] alu.v(13) " "Inferred latch for \"out\[29\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679641342238 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] alu.v(13) " "Inferred latch for \"out\[30\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679641342238 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] alu.v(13) " "Inferred latch for \"out\[31\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679641342238 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[32\] alu.v(13) " "Inferred latch for \"out\[32\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679641342238 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[33\] alu.v(13) " "Inferred latch for \"out\[33\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679641342238 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[34\] alu.v(13) " "Inferred latch for \"out\[34\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679641342241 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[35\] alu.v(13) " "Inferred latch for \"out\[35\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679641342241 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[36\] alu.v(13) " "Inferred latch for \"out\[36\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679641342241 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[37\] alu.v(13) " "Inferred latch for \"out\[37\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679641342241 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[38\] alu.v(13) " "Inferred latch for \"out\[38\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679641342241 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[39\] alu.v(13) " "Inferred latch for \"out\[39\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679641342241 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[40\] alu.v(13) " "Inferred latch for \"out\[40\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679641342241 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[41\] alu.v(13) " "Inferred latch for \"out\[41\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679641342241 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[42\] alu.v(13) " "Inferred latch for \"out\[42\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679641342241 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[43\] alu.v(13) " "Inferred latch for \"out\[43\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679641342241 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[44\] alu.v(13) " "Inferred latch for \"out\[44\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679641342241 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[45\] alu.v(13) " "Inferred latch for \"out\[45\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679641342241 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[46\] alu.v(13) " "Inferred latch for \"out\[46\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679641342241 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[47\] alu.v(13) " "Inferred latch for \"out\[47\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679641342241 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[48\] alu.v(13) " "Inferred latch for \"out\[48\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679641342241 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[49\] alu.v(13) " "Inferred latch for \"out\[49\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679641342241 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[50\] alu.v(13) " "Inferred latch for \"out\[50\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679641342241 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[51\] alu.v(13) " "Inferred latch for \"out\[51\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679641342241 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[52\] alu.v(13) " "Inferred latch for \"out\[52\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679641342241 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[53\] alu.v(13) " "Inferred latch for \"out\[53\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679641342242 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[54\] alu.v(13) " "Inferred latch for \"out\[54\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679641342242 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[55\] alu.v(13) " "Inferred latch for \"out\[55\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679641342242 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[56\] alu.v(13) " "Inferred latch for \"out\[56\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679641342242 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[57\] alu.v(13) " "Inferred latch for \"out\[57\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679641342242 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[58\] alu.v(13) " "Inferred latch for \"out\[58\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679641342242 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[59\] alu.v(13) " "Inferred latch for \"out\[59\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679641342242 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[60\] alu.v(13) " "Inferred latch for \"out\[60\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679641342242 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[61\] alu.v(13) " "Inferred latch for \"out\[61\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679641342242 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[62\] alu.v(13) " "Inferred latch for \"out\[62\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679641342242 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[63\] alu.v(13) " "Inferred latch for \"out\[63\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679641342242 "|datapath|alu:alu_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logical_or alu:alu_module\|logical_or:l_or " "Elaborating entity \"logical_or\" for hierarchy \"alu:alu_module\|logical_or:l_or\"" {  } { { "alu.v" "l_or" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679641342244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logical_and alu:alu_module\|logical_and:l_and " "Elaborating entity \"logical_and\" for hierarchy \"alu:alu_module\|logical_and:l_and\"" {  } { { "alu.v" "l_and" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679641342247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logical_negate alu:alu_module\|logical_negate:l_neg " "Elaborating entity \"logical_negate\" for hierarchy \"alu:alu_module\|logical_negate:l_neg\"" {  } { { "alu.v" "l_neg" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679641342250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logical_not alu:alu_module\|logical_not:l_not " "Elaborating entity \"logical_not\" for hierarchy \"alu:alu_module\|logical_not:l_not\"" {  } { { "alu.v" "l_not" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679641342256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left alu:alu_module\|shift_left:s_left " "Elaborating entity \"shift_left\" for hierarchy \"alu:alu_module\|shift_left:s_left\"" {  } { { "alu.v" "s_left" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679641342258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_right alu:alu_module\|shift_right:s_right " "Elaborating entity \"shift_right\" for hierarchy \"alu:alu_module\|shift_right:s_right\"" {  } { { "alu.v" "s_right" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679641342263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ar_shift_right alu:alu_module\|ar_shift_right:a_s_right " "Elaborating entity \"ar_shift_right\" for hierarchy \"alu:alu_module\|ar_shift_right:a_s_right\"" {  } { { "alu.v" "a_s_right" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679641342268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_left alu:alu_module\|rotate_left:rot_left " "Elaborating entity \"rotate_left\" for hierarchy \"alu:alu_module\|rotate_left:rot_left\"" {  } { { "alu.v" "rot_left" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679641342268 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "rotate.v(27) " "Verilog HDL warning at rotate.v(27): converting signed shift amount to unsigned" {  } { { "rotate.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/rotate.v" 27 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1679641342276 "|datapath|alu:alu_module|rotate_left:rot_left"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_right alu:alu_module\|rotate_right:rot_right " "Elaborating entity \"rotate_right\" for hierarchy \"alu:alu_module\|rotate_right:rot_right\"" {  } { { "alu.v" "rot_right" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679641342276 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "rotate.v(39) " "Verilog HDL warning at rotate.v(39): converting signed shift amount to unsigned" {  } { { "rotate.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/rotate.v" 39 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1679641342276 "|datapath|alu:alu_module|rotate_right:rot_right"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arithmetic_add alu:alu_module\|arithmetic_add:a_add " "Elaborating entity \"arithmetic_add\" for hierarchy \"alu:alu_module\|arithmetic_add:a_add\"" {  } { { "alu.v" "a_add" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679641342276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCA32 alu:alu_module\|arithmetic_add:a_add\|RCA32:sum " "Elaborating entity \"RCA32\" for hierarchy \"alu:alu_module\|arithmetic_add:a_add\|RCA32:sum\"" {  } { { "add_sub.v" "sum" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679641342286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCA16 alu:alu_module\|arithmetic_add:a_add\|RCA32:sum\|RCA16:RCA16_1 " "Elaborating entity \"RCA16\" for hierarchy \"alu:alu_module\|arithmetic_add:a_add\|RCA32:sum\|RCA16:RCA16_1\"" {  } { { "add_sub.v" "RCA16_1" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679641342286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCA4 alu:alu_module\|arithmetic_add:a_add\|RCA32:sum\|RCA16:RCA16_1\|RCA4:RCA4_1 " "Elaborating entity \"RCA4\" for hierarchy \"alu:alu_module\|arithmetic_add:a_add\|RCA32:sum\|RCA16:RCA16_1\|RCA4:RCA4_1\"" {  } { { "add_sub.v" "RCA4_1" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679641342297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA alu:alu_module\|arithmetic_add:a_add\|RCA32:sum\|RCA16:RCA16_1\|RCA4:RCA4_1\|FA:FA_1 " "Elaborating entity \"FA\" for hierarchy \"alu:alu_module\|arithmetic_add:a_add\|RCA32:sum\|RCA16:RCA16_1\|RCA4:RCA4_1\|FA:FA_1\"" {  } { { "add_sub.v" "FA_1" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679641342297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HA alu:alu_module\|arithmetic_add:a_add\|RCA32:sum\|RCA16:RCA16_1\|RCA4:RCA4_1\|FA:FA_1\|HA:HA_1 " "Elaborating entity \"HA\" for hierarchy \"alu:alu_module\|arithmetic_add:a_add\|RCA32:sum\|RCA16:RCA16_1\|RCA4:RCA4_1\|FA:FA_1\|HA:HA_1\"" {  } { { "add_sub.v" "HA_1" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679641342297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arithmetic_sub alu:alu_module\|arithmetic_sub:a_sub " "Elaborating entity \"arithmetic_sub\" for hierarchy \"alu:alu_module\|arithmetic_sub:a_sub\"" {  } { { "alu.v" "a_sub" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679641342547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arithmetic_mult alu:alu_module\|arithmetic_mult:a_mult " "Elaborating entity \"arithmetic_mult\" for hierarchy \"alu:alu_module\|arithmetic_mult:a_mult\"" {  } { { "alu.v" "a_mult" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679641342786 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "arithmetic_mult.v(33) " "Verilog HDL Case Statement warning at arithmetic_mult.v(33): case item expression never matches the case expression" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 33 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1679641342801 "|datapath|alu:alu_module|arithmetic_mult:a_mult"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "arithmetic_mult.v(34) " "Verilog HDL Case Statement warning at arithmetic_mult.v(34): case item expression never matches the case expression" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 34 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1679641342801 "|datapath|alu:alu_module|arithmetic_mult:a_mult"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "arithmetic_mult.v(36) " "Verilog HDL Case Statement warning at arithmetic_mult.v(36): case item expression never matches the case expression" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 36 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1679641342801 "|datapath|alu:alu_module|arithmetic_mult:a_mult"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arithmetic_div alu:alu_module\|arithmetic_div:a_div " "Elaborating entity \"arithmetic_div\" for hierarchy \"alu:alu_module\|arithmetic_div:a_div\"" {  } { { "alu.v" "a_div" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679641342807 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 arithmetic_div.v(14) " "Verilog HDL assignment warning at arithmetic_div.v(14): truncated value with size 33 to match size of target (32)" {  } { { "arithmetic_div.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1679641342809 "|datapath|alu:alu_module|arithmetic_div:a_div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_mux bus_mux:BusMux " "Elaborating entity \"bus_mux\" for hierarchy \"bus_mux:BusMux\"" {  } { { "datapath.v" "BusMux" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679641342816 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "29 " "Inferred 29 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add3 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add3\"" {  } { { "arithmetic_div.v" "Add3" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641353730 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add5 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add5\"" {  } { { "arithmetic_div.v" "Add5" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641353730 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add7 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add7\"" {  } { { "arithmetic_div.v" "Add7" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641353730 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add9 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add9\"" {  } { { "arithmetic_div.v" "Add9" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641353730 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add11 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add11\"" {  } { { "arithmetic_div.v" "Add11" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641353730 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add13 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add13\"" {  } { { "arithmetic_div.v" "Add13" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641353730 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add15 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add15\"" {  } { { "arithmetic_div.v" "Add15" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641353730 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add17 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add17\"" {  } { { "arithmetic_div.v" "Add17" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641353730 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add19 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add19\"" {  } { { "arithmetic_div.v" "Add19" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641353730 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add21 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add21\"" {  } { { "arithmetic_div.v" "Add21" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641353730 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add23 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add23\"" {  } { { "arithmetic_div.v" "Add23" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641353730 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add25 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add25\"" {  } { { "arithmetic_div.v" "Add25" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641353730 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add27 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add27\"" {  } { { "arithmetic_div.v" "Add27" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641353730 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add29 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add29\"" {  } { { "arithmetic_div.v" "Add29" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641353730 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add31 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add31\"" {  } { { "arithmetic_div.v" "Add31" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641353730 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add33 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add33\"" {  } { { "arithmetic_div.v" "Add33" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641353730 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add35 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add35\"" {  } { { "arithmetic_div.v" "Add35" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641353730 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add37 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add37\"" {  } { { "arithmetic_div.v" "Add37" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641353730 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add39 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add39\"" {  } { { "arithmetic_div.v" "Add39" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641353730 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add41 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add41\"" {  } { { "arithmetic_div.v" "Add41" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641353730 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add43 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add43\"" {  } { { "arithmetic_div.v" "Add43" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641353730 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add45 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add45\"" {  } { { "arithmetic_div.v" "Add45" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641353730 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add47 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add47\"" {  } { { "arithmetic_div.v" "Add47" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641353730 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add49 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add49\"" {  } { { "arithmetic_div.v" "Add49" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641353730 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add51 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add51\"" {  } { { "arithmetic_div.v" "Add51" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641353730 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add53 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add53\"" {  } { { "arithmetic_div.v" "Add53" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641353730 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add55 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add55\"" {  } { { "arithmetic_div.v" "Add55" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641353730 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add57 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add57\"" {  } { { "arithmetic_div.v" "Add57" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641353730 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add59 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add59\"" {  } { { "arithmetic_div.v" "Add59" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641353730 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1679641353730 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:alu_module\|arithmetic_div:a_div\|lpm_add_sub:Add3 " "Elaborated megafunction instantiation \"alu:alu_module\|arithmetic_div:a_div\|lpm_add_sub:Add3\"" {  } { { "arithmetic_div.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641353778 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:alu_module\|arithmetic_div:a_div\|lpm_add_sub:Add3 " "Instantiated megafunction \"alu:alu_module\|arithmetic_div:a_div\|lpm_add_sub:Add3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679641353789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679641353789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679641353789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679641353789 ""}  } { { "arithmetic_div.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1679641353789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gui " "Found entity 1: add_sub_gui" {  } { { "db/add_sub_gui.tdf" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/db/add_sub_gui.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679641353873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679641353873 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_module\|out\[32\] " "Latch alu:alu_module\|out\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[29\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679641356619 ""}  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679641356619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_module\|out\[0\] " "Latch alu:alu_module\|out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[31\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679641356619 ""}  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679641356619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_module\|out\[33\] " "Latch alu:alu_module\|out\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[29\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679641356619 ""}  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679641356619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_module\|out\[1\] " "Latch alu:alu_module\|out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[31\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[31\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679641356619 ""}  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679641356619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_module\|out\[34\] " "Latch alu:alu_module\|out\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[29\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679641356619 ""}  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679641356619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_module\|out\[2\] " "Latch alu:alu_module\|out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[28\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[28\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679641356619 ""}  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679641356619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_module\|out\[35\] " "Latch alu:alu_module\|out\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[29\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679641356619 ""}  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679641356619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_module\|out\[3\] " "Latch alu:alu_module\|out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[28\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[28\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679641356619 ""}  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679641356619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_module\|out\[36\] " "Latch alu:alu_module\|out\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[29\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679641356626 ""}  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679641356626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_module\|out\[4\] " "Latch alu:alu_module\|out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[28\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[28\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679641356626 ""}  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679641356626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_module\|out\[37\] " "Latch alu:alu_module\|out\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[29\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679641356626 ""}  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679641356626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_module\|out\[5\] " "Latch alu:alu_module\|out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[28\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[28\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679641356626 ""}  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679641356626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_module\|out\[38\] " "Latch alu:alu_module\|out\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[29\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679641356626 ""}  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679641356626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_module\|out\[6\] " "Latch alu:alu_module\|out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[28\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[28\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679641356626 ""}  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679641356626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_module\|out\[39\] " "Latch alu:alu_module\|out\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[29\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679641356626 ""}  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679641356626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_module\|out\[7\] " "Latch alu:alu_module\|out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[28\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[28\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679641356627 ""}  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679641356627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_module\|out\[40\] " "Latch alu:alu_module\|out\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[29\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679641356627 ""}  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679641356627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_module\|out\[8\] " "Latch alu:alu_module\|out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[28\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[28\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679641356627 ""}  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679641356627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_module\|out\[41\] " "Latch alu:alu_module\|out\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[29\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679641356627 ""}  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679641356627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_module\|out\[9\] " "Latch alu:alu_module\|out\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[28\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[28\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679641356627 ""}  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679641356627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_module\|out\[42\] " "Latch alu:alu_module\|out\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[29\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679641356627 ""}  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679641356627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_module\|out\[10\] " "Latch alu:alu_module\|out\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[28\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[28\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679641356627 ""}  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679641356627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_module\|out\[43\] " "Latch alu:alu_module\|out\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[29\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679641356627 ""}  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679641356627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_module\|out\[11\] " "Latch alu:alu_module\|out\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[28\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[28\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679641356628 ""}  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679641356628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_module\|out\[44\] " "Latch alu:alu_module\|out\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[29\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679641356628 ""}  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679641356628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_module\|out\[12\] " "Latch alu:alu_module\|out\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[28\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[28\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679641356628 ""}  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679641356628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_module\|out\[45\] " "Latch alu:alu_module\|out\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[29\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679641356628 ""}  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679641356628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_module\|out\[13\] " "Latch alu:alu_module\|out\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[28\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[28\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679641356628 ""}  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679641356628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_module\|out\[46\] " "Latch alu:alu_module\|out\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[29\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679641356628 ""}  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679641356628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_module\|out\[14\] " "Latch alu:alu_module\|out\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[28\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[28\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679641356628 ""}  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679641356628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_module\|out\[47\] " "Latch alu:alu_module\|out\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[29\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679641356628 ""}  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679641356628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_module\|out\[15\] " "Latch alu:alu_module\|out\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[28\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[28\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679641356629 ""}  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679641356629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_module\|out\[48\] " "Latch alu:alu_module\|out\[48\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[29\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679641356629 ""}  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679641356629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_module\|out\[16\] " "Latch alu:alu_module\|out\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[28\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[28\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679641356629 ""}  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679641356629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_module\|out\[49\] " "Latch alu:alu_module\|out\[49\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[29\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679641356629 ""}  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679641356629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_module\|out\[17\] " "Latch alu:alu_module\|out\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[28\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[28\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679641356629 ""}  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679641356629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_module\|out\[50\] " "Latch alu:alu_module\|out\[50\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[29\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679641356629 ""}  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679641356629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_module\|out\[18\] " "Latch alu:alu_module\|out\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[28\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[28\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679641356629 ""}  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679641356629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_module\|out\[51\] " "Latch alu:alu_module\|out\[51\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[29\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679641356629 ""}  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679641356629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_module\|out\[19\] " "Latch alu:alu_module\|out\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[28\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[28\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679641356631 ""}  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679641356631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_module\|out\[52\] " "Latch alu:alu_module\|out\[52\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[29\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679641356631 ""}  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679641356631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_module\|out\[20\] " "Latch alu:alu_module\|out\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[28\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[28\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679641356631 ""}  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679641356631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_module\|out\[53\] " "Latch alu:alu_module\|out\[53\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[29\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679641356631 ""}  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679641356631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_module\|out\[21\] " "Latch alu:alu_module\|out\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[28\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[28\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679641356631 ""}  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679641356631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_module\|out\[54\] " "Latch alu:alu_module\|out\[54\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[29\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679641356631 ""}  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679641356631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_module\|out\[22\] " "Latch alu:alu_module\|out\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[28\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[28\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679641356631 ""}  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679641356631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_module\|out\[55\] " "Latch alu:alu_module\|out\[55\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[29\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679641356632 ""}  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679641356632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_module\|out\[23\] " "Latch alu:alu_module\|out\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[28\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[28\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679641356632 ""}  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679641356632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_module\|out\[56\] " "Latch alu:alu_module\|out\[56\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[29\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679641356632 ""}  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679641356632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_module\|out\[24\] " "Latch alu:alu_module\|out\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[28\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[28\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679641356632 ""}  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679641356632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_module\|out\[57\] " "Latch alu:alu_module\|out\[57\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[29\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679641356632 ""}  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679641356632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_module\|out\[25\] " "Latch alu:alu_module\|out\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[28\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[28\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679641356632 ""}  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679641356632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_module\|out\[58\] " "Latch alu:alu_module\|out\[58\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[29\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679641356632 ""}  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679641356632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_module\|out\[26\] " "Latch alu:alu_module\|out\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[28\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[28\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679641356633 ""}  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679641356633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_module\|out\[59\] " "Latch alu:alu_module\|out\[59\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[29\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679641356633 ""}  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679641356633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_module\|out\[27\] " "Latch alu:alu_module\|out\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[28\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[28\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679641356633 ""}  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679641356633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_module\|out\[60\] " "Latch alu:alu_module\|out\[60\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[29\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679641356633 ""}  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679641356633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_module\|out\[28\] " "Latch alu:alu_module\|out\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[28\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[28\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679641356633 ""}  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679641356633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_module\|out\[61\] " "Latch alu:alu_module\|out\[61\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[29\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679641356633 ""}  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679641356633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_module\|out\[29\] " "Latch alu:alu_module\|out\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[28\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[28\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679641356633 ""}  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679641356633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_module\|out\[62\] " "Latch alu:alu_module\|out\[62\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[29\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[29\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679641356633 ""}  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679641356633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_module\|out\[30\] " "Latch alu:alu_module\|out\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[28\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[28\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679641356634 ""}  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679641356634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_module\|out\[63\] " "Latch alu:alu_module\|out\[63\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[28\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[28\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679641356634 ""}  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679641356634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_module\|out\[31\] " "Latch alu:alu_module\|out\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[28\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[28\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679641356634 ""}  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679641356634 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1679641363133 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ian/Documents/CPU-Design/CPU-System/output_files/CPU-System.map.smsg " "Generated suppressed messages file C:/Users/ian/Documents/CPU-Design/CPU-System/output_files/CPU-System.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1679641368924 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1679641369544 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641369544 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "71 " "Design contains 71 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mar_enable " "No output dependent on input pin \"mar_enable\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641370086 "|datapath|mar_enable"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_enable " "No output dependent on input pin \"ram_enable\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641370086 "|datapath|ram_enable"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gra " "No output dependent on input pin \"gra\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641370086 "|datapath|gra"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "grb " "No output dependent on input pin \"grb\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641370086 "|datapath|grb"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "grc " "No output dependent on input pin \"grc\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641370086 "|datapath|grc"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "outport_enable " "No output dependent on input pin \"outport_enable\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641370086 "|datapath|outport_enable"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_enable " "No output dependent on input pin \"inport_enable\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641370086 "|datapath|inport_enable"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data\[0\] " "No output dependent on input pin \"inport_data\[0\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641370086 "|datapath|inport_data[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data\[1\] " "No output dependent on input pin \"inport_data\[1\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641370086 "|datapath|inport_data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data\[2\] " "No output dependent on input pin \"inport_data\[2\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641370086 "|datapath|inport_data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data\[3\] " "No output dependent on input pin \"inport_data\[3\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641370086 "|datapath|inport_data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data\[4\] " "No output dependent on input pin \"inport_data\[4\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641370086 "|datapath|inport_data[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data\[5\] " "No output dependent on input pin \"inport_data\[5\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641370086 "|datapath|inport_data[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data\[6\] " "No output dependent on input pin \"inport_data\[6\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641370086 "|datapath|inport_data[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data\[7\] " "No output dependent on input pin \"inport_data\[7\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641370086 "|datapath|inport_data[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data\[8\] " "No output dependent on input pin \"inport_data\[8\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641370086 "|datapath|inport_data[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data\[9\] " "No output dependent on input pin \"inport_data\[9\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641370086 "|datapath|inport_data[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data\[10\] " "No output dependent on input pin \"inport_data\[10\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641370086 "|datapath|inport_data[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data\[11\] " "No output dependent on input pin \"inport_data\[11\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641370086 "|datapath|inport_data[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data\[12\] " "No output dependent on input pin \"inport_data\[12\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641370086 "|datapath|inport_data[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data\[13\] " "No output dependent on input pin \"inport_data\[13\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641370086 "|datapath|inport_data[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data\[14\] " "No output dependent on input pin \"inport_data\[14\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641370086 "|datapath|inport_data[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data\[15\] " "No output dependent on input pin \"inport_data\[15\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641370086 "|datapath|inport_data[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data\[16\] " "No output dependent on input pin \"inport_data\[16\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641370086 "|datapath|inport_data[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data\[17\] " "No output dependent on input pin \"inport_data\[17\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641370086 "|datapath|inport_data[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data\[18\] " "No output dependent on input pin \"inport_data\[18\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641370086 "|datapath|inport_data[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data\[19\] " "No output dependent on input pin \"inport_data\[19\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641370086 "|datapath|inport_data[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data\[20\] " "No output dependent on input pin \"inport_data\[20\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641370086 "|datapath|inport_data[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data\[21\] " "No output dependent on input pin \"inport_data\[21\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641370086 "|datapath|inport_data[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data\[22\] " "No output dependent on input pin \"inport_data\[22\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641370086 "|datapath|inport_data[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data\[23\] " "No output dependent on input pin \"inport_data\[23\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641370086 "|datapath|inport_data[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data\[24\] " "No output dependent on input pin \"inport_data\[24\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641370086 "|datapath|inport_data[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data\[25\] " "No output dependent on input pin \"inport_data\[25\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641370086 "|datapath|inport_data[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data\[26\] " "No output dependent on input pin \"inport_data\[26\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641370086 "|datapath|inport_data[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data\[27\] " "No output dependent on input pin \"inport_data\[27\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641370086 "|datapath|inport_data[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data\[28\] " "No output dependent on input pin \"inport_data\[28\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641370086 "|datapath|inport_data[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data\[29\] " "No output dependent on input pin \"inport_data\[29\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641370086 "|datapath|inport_data[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data\[30\] " "No output dependent on input pin \"inport_data\[30\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641370086 "|datapath|inport_data[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data\[31\] " "No output dependent on input pin \"inport_data\[31\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641370086 "|datapath|inport_data[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "outport_data\[0\] " "No output dependent on input pin \"outport_data\[0\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641370086 "|datapath|outport_data[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "outport_data\[1\] " "No output dependent on input pin \"outport_data\[1\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641370086 "|datapath|outport_data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "outport_data\[2\] " "No output dependent on input pin \"outport_data\[2\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641370086 "|datapath|outport_data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "outport_data\[3\] " "No output dependent on input pin \"outport_data\[3\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641370086 "|datapath|outport_data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "outport_data\[4\] " "No output dependent on input pin \"outport_data\[4\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641370086 "|datapath|outport_data[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "outport_data\[5\] " "No output dependent on input pin \"outport_data\[5\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641370086 "|datapath|outport_data[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "outport_data\[6\] " "No output dependent on input pin \"outport_data\[6\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641370086 "|datapath|outport_data[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "outport_data\[7\] " "No output dependent on input pin \"outport_data\[7\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641370086 "|datapath|outport_data[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "outport_data\[8\] " "No output dependent on input pin \"outport_data\[8\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641370086 "|datapath|outport_data[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "outport_data\[9\] " "No output dependent on input pin \"outport_data\[9\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641370086 "|datapath|outport_data[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "outport_data\[10\] " "No output dependent on input pin \"outport_data\[10\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641370086 "|datapath|outport_data[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "outport_data\[11\] " "No output dependent on input pin \"outport_data\[11\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641370086 "|datapath|outport_data[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "outport_data\[12\] " "No output dependent on input pin \"outport_data\[12\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641370086 "|datapath|outport_data[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "outport_data\[13\] " "No output dependent on input pin \"outport_data\[13\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641370086 "|datapath|outport_data[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "outport_data\[14\] " "No output dependent on input pin \"outport_data\[14\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641370086 "|datapath|outport_data[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "outport_data\[15\] " "No output dependent on input pin \"outport_data\[15\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641370086 "|datapath|outport_data[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "outport_data\[16\] " "No output dependent on input pin \"outport_data\[16\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641370086 "|datapath|outport_data[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "outport_data\[17\] " "No output dependent on input pin \"outport_data\[17\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641370086 "|datapath|outport_data[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "outport_data\[18\] " "No output dependent on input pin \"outport_data\[18\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641370086 "|datapath|outport_data[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "outport_data\[19\] " "No output dependent on input pin \"outport_data\[19\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641370086 "|datapath|outport_data[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "outport_data\[20\] " "No output dependent on input pin \"outport_data\[20\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641370086 "|datapath|outport_data[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "outport_data\[21\] " "No output dependent on input pin \"outport_data\[21\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641370086 "|datapath|outport_data[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "outport_data\[22\] " "No output dependent on input pin \"outport_data\[22\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641370086 "|datapath|outport_data[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "outport_data\[23\] " "No output dependent on input pin \"outport_data\[23\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641370086 "|datapath|outport_data[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "outport_data\[24\] " "No output dependent on input pin \"outport_data\[24\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641370086 "|datapath|outport_data[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "outport_data\[25\] " "No output dependent on input pin \"outport_data\[25\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641370086 "|datapath|outport_data[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "outport_data\[26\] " "No output dependent on input pin \"outport_data\[26\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641370086 "|datapath|outport_data[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "outport_data\[27\] " "No output dependent on input pin \"outport_data\[27\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641370086 "|datapath|outport_data[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "outport_data\[28\] " "No output dependent on input pin \"outport_data\[28\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641370086 "|datapath|outport_data[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "outport_data\[29\] " "No output dependent on input pin \"outport_data\[29\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641370086 "|datapath|outport_data[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "outport_data\[30\] " "No output dependent on input pin \"outport_data\[30\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641370086 "|datapath|outport_data[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "outport_data\[31\] " "No output dependent on input pin \"outport_data\[31\]\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679641370086 "|datapath|outport_data[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1679641370086 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7223 " "Implemented 7223 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "157 " "Implemented 157 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1679641370086 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1679641370086 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7029 " "Implemented 7029 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1679641370086 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1679641370086 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 216 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 216 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4633 " "Peak virtual memory: 4633 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1679641370146 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 24 03:02:50 2023 " "Processing ended: Fri Mar 24 03:02:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1679641370146 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1679641370146 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1679641370146 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1679641370146 ""}
