// Seed: 782281489
module module_0 (
    id_1,
    id_2[-1 :-1'h0],
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  output tri0 id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output logic [7:0] id_2;
  inout wire id_1;
  wire id_9;
  assign id_6 = -1;
  wire id_10, id_11;
  parameter id_12 = 1;
  assign id_2 = (id_9);
  assign id_1 = id_1;
endmodule
module module_1 #(
    parameter id_4 = 32'd32
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7[id_4 : {1>>""}],
    id_8,
    id_9,
    id_10#(.id_11(id_12)),
    id_13,
    id_14
);
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  module_0 modCall_1 (
      id_11,
      id_7,
      id_3,
      id_5,
      id_6,
      id_5,
      id_5,
      id_14
  );
  input wire id_9;
  input wire id_8;
  inout logic [7:0] id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire _id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_15;
  wire id_16;
endmodule
