git clone --depth 1 --no-tags https://github.com/DeliveryPickle/ELEC_374_Labs.git f:/verilog_sva_gh_scraper/data/full_repos/600108553
git clone --depth 1 --no-tags https://github.com/athira123nair/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/600790697
git clone --depth 1 --no-tags https://github.com/Jayanth2209/BTP-EE4900.git f:/verilog_sva_gh_scraper/data/full_repos/600991017
git clone --depth 1 --no-tags https://github.com/Nemsun/single-cycle-processor.git f:/verilog_sva_gh_scraper/data/full_repos/598239753
git clone --depth 1 --no-tags https://github.com/willyao0904/final_caravel_user_project.git f:/verilog_sva_gh_scraper/data/full_repos/598404560
git clone --depth 1 --no-tags https://github.com/zilin2000/Tetris-game-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/598458012
git clone --depth 1 --no-tags https://github.com/Bhaduanil/Automatic-Washing-Machine-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/598576075
git clone --depth 1 --no-tags https://github.com/johnathan-convertino-afrl/axis_1553_decoder.git f:/verilog_sva_gh_scraper/data/full_repos/601208589
git clone --depth 1 --no-tags https://github.com/SinsIsHere/simple-processor.git f:/verilog_sva_gh_scraper/data/full_repos/600297812
git clone --depth 1 --no-tags https://github.com/taylptrsn/test_userspace.git f:/verilog_sva_gh_scraper/data/full_repos/601687324
git clone --depth 1 --no-tags https://github.com/onecholas/delay-research.git f:/verilog_sva_gh_scraper/data/full_repos/602155263
git clone --depth 1 --no-tags https://github.com/ahmedkha2/Garage-Door-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/602260723
git clone --depth 1 --no-tags https://github.com/ahmedkha2/UART-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/602253156
git clone --depth 1 --no-tags https://github.com/nikaemami/32-bit-floating-point-multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/600400389
git clone --depth 1 --no-tags https://github.com/bsrimann/RISC_V-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/604275366
git clone --depth 1 --no-tags https://github.com/lrburle/test.git f:/verilog_sva_gh_scraper/data/full_repos/602560196
git clone --depth 1 --no-tags https://github.com/shreya-markhedkar/Adders_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/602388335
git clone --depth 1 --no-tags https://github.com/KathShruti/Digital-System-Design-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/603496028
git clone --depth 1 --no-tags https://github.com/birdyberth/camtohdmi.git f:/verilog_sva_gh_scraper/data/full_repos/598711528
git clone --depth 1 --no-tags https://github.com/Jpz-sdju/Proxima.git f:/verilog_sva_gh_scraper/data/full_repos/600069878
git clone --depth 1 --no-tags https://github.com/TStefan44/Tiny_RISC_V.git f:/verilog_sva_gh_scraper/data/full_repos/598676378
git clone --depth 1 --no-tags https://github.com/123deepikap/examplee.git f:/verilog_sva_gh_scraper/data/full_repos/598546367
git clone --depth 1 --no-tags https://github.com/vetalottes/keyboard_simulator_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/598932551
git clone --depth 1 --no-tags https://github.com/LinCheYu1128/2022_NYCU_ICLab_Fall.git f:/verilog_sva_gh_scraper/data/full_repos/598739993
git clone --depth 1 --no-tags https://github.com/Eragbiscool/UART.git f:/verilog_sva_gh_scraper/data/full_repos/600035424
git clone --depth 1 --no-tags https://github.com/pahanmendis/RISCV-Communication_1.git f:/verilog_sva_gh_scraper/data/full_repos/600594169
git clone --depth 1 --no-tags https://github.com/skygreat/train1.git f:/verilog_sva_gh_scraper/data/full_repos/600444507
git clone --depth 1 --no-tags https://github.com/espi3000/rply_temp_sens_sky130nm.git f:/verilog_sva_gh_scraper/data/full_repos/600096008
git clone --depth 1 --no-tags https://github.com/Jsbadhon/Verilog_Projects.git f:/verilog_sva_gh_scraper/data/full_repos/599145100
git clone --depth 1 --no-tags https://github.com/wngalles/Test2.git f:/verilog_sva_gh_scraper/data/full_repos/597823183
git clone --depth 1 --no-tags https://github.com/phuvg/dma_controller.git f:/verilog_sva_gh_scraper/data/full_repos/597581766
git clone --depth 1 --no-tags https://github.com/KereMath/MemoryImplementation.git f:/verilog_sva_gh_scraper/data/full_repos/599726900
git clone --depth 1 --no-tags https://github.com/GevinduGanganath/32-Bit-Single-Cycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/600851013
git clone --depth 1 --no-tags https://github.com/TheSilentVoice/FPGA-based-video-game-console.git f:/verilog_sva_gh_scraper/data/full_repos/601234795
git clone --depth 1 --no-tags https://github.com/farzinlize/fuzzycpu.git f:/verilog_sva_gh_scraper/data/full_repos/604190813
git clone --depth 1 --no-tags https://github.com/kirolos100/Single-Mips.git f:/verilog_sva_gh_scraper/data/full_repos/603107574
git clone --depth 1 --no-tags https://github.com/justajoke-1211/32-Bit-Floarting-Point-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/601451089
git clone --depth 1 --no-tags https://github.com/TonyHo722/my_chip.git f:/verilog_sva_gh_scraper/data/full_repos/601934784
git clone --depth 1 --no-tags https://github.com/zznjupt/GRU_AI_Accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/601879356
git clone --depth 1 --no-tags https://github.com/PCH73/Lab05-MatrixMultiplication-with-SystolicArray.git f:/verilog_sva_gh_scraper/data/full_repos/602940262
git clone --depth 1 --no-tags https://github.com/Neffrex/EC_Prac1.git f:/verilog_sva_gh_scraper/data/full_repos/602437934
git clone --depth 1 --no-tags https://github.com/Kirchoffs/verilog-demo.git f:/verilog_sva_gh_scraper/data/full_repos/602012051
git clone --depth 1 --no-tags https://github.com/PCH73/Lab02-TrainTour.git f:/verilog_sva_gh_scraper/data/full_repos/602935727
git clone --depth 1 --no-tags https://github.com/SoniyaPoudel/Biomedical-Image-Processing-using-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/603856859
git clone --depth 1 --no-tags https://github.com/LittleGreenYuan/-VerilogQuickUseModule.git f:/verilog_sva_gh_scraper/data/full_repos/604145917
git clone --depth 1 --no-tags https://github.com/AviralK98/ArcadePong_VErilog.git f:/verilog_sva_gh_scraper/data/full_repos/604066197
git clone --depth 1 --no-tags https://github.com/ArcyCola/ECE385.git f:/verilog_sva_gh_scraper/data/full_repos/602325058
git clone --depth 1 --no-tags https://github.com/adrianvirlan200/IC-design-for-Steganography.git f:/verilog_sva_gh_scraper/data/full_repos/602549809
git clone --depth 1 --no-tags https://github.com/MixedMatched/fourbeecpu.git f:/verilog_sva_gh_scraper/data/full_repos/603417793
git clone --depth 1 --no-tags https://github.com/PerkyElixir22/spis_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/603488102
git clone --depth 1 --no-tags https://github.com/PCH73/Lab06-UnixTime-Converter.git f:/verilog_sva_gh_scraper/data/full_repos/602940801
git clone --depth 1 --no-tags https://github.com/NSDN/NSCPU.git f:/verilog_sva_gh_scraper/data/full_repos/604158753
git clone --depth 1 --no-tags https://github.com/Timaisneh/ImageProcessingVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/602836909
git clone --depth 1 --no-tags https://github.com/hydrenoid/CaesarsCipher.git f:/verilog_sva_gh_scraper/data/full_repos/599671387
git clone --depth 1 --no-tags https://github.com/Dycley/pipeline_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/600322563
git clone --depth 1 --no-tags https://github.com/Shuvro-Ahmed/Four-Bit-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/600163249
git clone --depth 1 --no-tags https://github.com/Beer-and-Skittles/EE3020-Integrated-Circuit-Design.git f:/verilog_sva_gh_scraper/data/full_repos/599864737
git clone --depth 1 --no-tags https://github.com/1800201320/learngit.git f:/verilog_sva_gh_scraper/data/full_repos/600430234
git clone --depth 1 --no-tags https://github.com/l-marques-luz/Sprint10_LASD.git f:/verilog_sva_gh_scraper/data/full_repos/599875767
git clone --depth 1 --no-tags https://github.com/BaoAh/systolic_array_project.git f:/verilog_sva_gh_scraper/data/full_repos/598499900
git clone --depth 1 --no-tags https://github.com/willyao0904/Final.git f:/verilog_sva_gh_scraper/data/full_repos/598506081
git clone --depth 1 --no-tags https://github.com/A7med3id10/Integer_Clock_Divider.git f:/verilog_sva_gh_scraper/data/full_repos/598813851
git clone --depth 1 --no-tags https://github.com/AbdelrahmanKhaled826/decoder.git f:/verilog_sva_gh_scraper/data/full_repos/598813616
git clone --depth 1 --no-tags https://github.com/wu1564/small-works.git f:/verilog_sva_gh_scraper/data/full_repos/599057677
git clone --depth 1 --no-tags https://github.com/Shivaprasadm02/lifo.git f:/verilog_sva_gh_scraper/data/full_repos/601040658
git clone --depth 1 --no-tags https://github.com/DingYic/Y86-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/601155739
git clone --depth 1 --no-tags https://github.com/johnathan-convertino-afrl/axis_fifo.git f:/verilog_sva_gh_scraper/data/full_repos/601211091
git clone --depth 1 --no-tags https://github.com/johnathan-convertino-afrl/axis_moving_average.git f:/verilog_sva_gh_scraper/data/full_repos/601214220
git clone --depth 1 --no-tags https://github.com/SaraEfabless/test2.git f:/verilog_sva_gh_scraper/data/full_repos/600943565
git clone --depth 1 --no-tags https://github.com/xkllkx/MIPS_CPU_design.git f:/verilog_sva_gh_scraper/data/full_repos/601527885
git clone --depth 1 --no-tags https://github.com/ardor03/Cache-Memory-Design.git f:/verilog_sva_gh_scraper/data/full_repos/602262443
git clone --depth 1 --no-tags https://github.com/nyanklc/qos-buffer.git f:/verilog_sva_gh_scraper/data/full_repos/597577787
git clone --depth 1 --no-tags https://github.com/mnisyif/buildSilicon.git f:/verilog_sva_gh_scraper/data/full_repos/598197659
git clone --depth 1 --no-tags https://github.com/Shahid-Imsys/hw-accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/598197754
git clone --depth 1 --no-tags https://github.com/Alchemist-Kang/First_Student_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/601581909
git clone --depth 1 --no-tags https://github.com/pyamnihc/iceStick_ring_osc.git f:/verilog_sva_gh_scraper/data/full_repos/602731444
git clone --depth 1 --no-tags https://github.com/AnmolSinghNarwariya/Xilinx_verilog_code.git f:/verilog_sva_gh_scraper/data/full_repos/602875925
git clone --depth 1 --no-tags https://github.com/mannndrew/Calculator.git f:/verilog_sva_gh_scraper/data/full_repos/604008023
git clone --depth 1 --no-tags https://github.com/Shubha289/RTL-snippets.git f:/verilog_sva_gh_scraper/data/full_repos/597920345
git clone --depth 1 --no-tags https://github.com/ulisesDCM/DE10-LITE-demos.git f:/verilog_sva_gh_scraper/data/full_repos/597840693
git clone --depth 1 --no-tags https://github.com/Vinupriya-2502/AMBA.git f:/verilog_sva_gh_scraper/data/full_repos/603746760
git clone --depth 1 --no-tags https://github.com/Ly2017To/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/604214512
git clone --depth 1 --no-tags https://github.com/Abdelbaset65/Pipelined_RISC-V_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/603907410
git clone --depth 1 --no-tags https://github.com/MATHYBALA-02/Special-Task.git f:/verilog_sva_gh_scraper/data/full_repos/598162193
git clone --depth 1 --no-tags https://github.com/metamong6658/Digital-Circuits-Experiments.git f:/verilog_sva_gh_scraper/data/full_repos/598225823
git clone --depth 1 --no-tags https://github.com/induwarasenadheera/32-bit-Single-Cycle-RISCV-processor.git f:/verilog_sva_gh_scraper/data/full_repos/598586518
git clone --depth 1 --no-tags https://github.com/shenyedepisa/BUAA_CO_2019.git f:/verilog_sva_gh_scraper/data/full_repos/598602370
git clone --depth 1 --no-tags https://github.com/weinijuan/riscv.git f:/verilog_sva_gh_scraper/data/full_repos/599060145
git clone --depth 1 --no-tags https://github.com/mgamota2/ECE385.git f:/verilog_sva_gh_scraper/data/full_repos/599679844
git clone --depth 1 --no-tags https://github.com/xuao1/COD-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/601082639
git clone --depth 1 --no-tags https://github.com/karthdjd/new-assignment-of-vhdl-to-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/602436272
git clone --depth 1 --no-tags https://github.com/imoghul/APB_Events.git f:/verilog_sva_gh_scraper/data/full_repos/602307406
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/ecd_master3.git f:/verilog_sva_gh_scraper/data/full_repos/602395667
git clone --depth 1 --no-tags https://github.com/riyagupta23/day-3--hamming-code-error-detection.git f:/verilog_sva_gh_scraper/data/full_repos/600396644
git clone --depth 1 --no-tags https://github.com/dertovich/APS.git f:/verilog_sva_gh_scraper/data/full_repos/598953879
git clone --depth 1 --no-tags https://github.com/Eloquencere/Multiplier-Designs.git f:/verilog_sva_gh_scraper/data/full_repos/599111965
git clone --depth 1 --no-tags https://github.com/mkgs210/subway_turnstile.git f:/verilog_sva_gh_scraper/data/full_repos/601107048
git clone --depth 1 --no-tags https://github.com/Scienfreak/RISC-V_Processor_Mini_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/600772104
git clone --depth 1 --no-tags https://github.com/buyi678/riscv2.git f:/verilog_sva_gh_scraper/data/full_repos/600717414
git clone --depth 1 --no-tags https://github.com/AEmreEser/Morse-Code-Processor-Module.git f:/verilog_sva_gh_scraper/data/full_repos/601632184
