<<<

[#CBO_FLUSH,reftext="CBO.FLUSH"]
==== CBO.FLUSH

Synopsis::
Perform a flush operation on a cache block

pass:attributes,quotes[{cheri_cap_mode_name}] Mnemonic::
`cbo.flush 0(cs1)`

pass:attributes,quotes[{cheri_int_mode_name}] Mnemonic::
`cbo.flush 0(rs1)`

Encoding::
[wavedrom, , svg]
....
{reg: [
  {bits: 7,  name: 'opcode',    attr: ['7','MISC-MEM=0001111'],  type: 8},
  {bits: 5,  name: 'funct5',    attr: ['5','CBO=00000'],     type: 2},
  {bits: 3,  name: 'funct3',    attr: ['3','CBO=010'],  type: 8},
  {bits: 5,  name: 'cs1/rs1',   attr: ['5','base'],     type: 4},
  {bits: 12, name: 'funct12',   attr: ['12','cap: CBO.FLUSH=00.0010'],   type: 3},
]}
....

{cheri_cap_mode_name} Description::
A CBO.FLUSH instruction performs a flush operation on the cache block
whose effective address is the base address specified in `cs1`. The authorising
capability for this operation is `cs1`.

{cheri_int_mode_name} Description::
A CBO.FLUSH instruction performs a flush operation on the cache block whose
effective address is the base address specified in `rs1`. The authorising
capability for this operation is <<ddc>>.

:cbo_clean_flush:
include::cbo_exceptions.adoc[]

Prerequisites for {cheri_cap_mode_name}::
Zicbom, {cheri_base_ext_name}

Prerequisites for {cheri_int_mode_name}::
Zicbom, {cheri_default_ext_name}

Operation::
[source,SAIL,subs="verbatim,quotes"]
--
TBD
--
