Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Dec 13 23:48:49 2019
| Host         : LAPTOP-GB9H1AQM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mips_fpga_timing_summary_routed.rpt -pb mips_fpga_timing_summary_routed.pb -rpx mips_fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : mips_fpga
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3544 register/latch pins with no clock driven by root clock pin: bd/debounced_button_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clk_gen/clk_5KHz_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: mips_top/factorial_acc/factor/CU0/FSM_onehot_CS_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: mips_top/factorial_acc/factor/CU0/FSM_onehot_CS_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: mips_top/factorial_acc/factor/CU0/FSM_onehot_CS_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: mips_top/mips/dp/EXE_to_MEM_pipline/alu_outM_reg[11]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: mips_top/mips/dp/EXE_to_MEM_pipline/alu_outM_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mips_top/mips/dp/ID_to_EXE_pipline/alu_ctrlE_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mips_top/mips/dp/ID_to_EXE_pipline/alu_ctrlE_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mips_top/mips/dp/ID_to_EXE_pipline/alu_ctrlE_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8162 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.544        0.000                      0                   33        0.261        0.000                      0                   33        4.500        0.000                       0                    50  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.544        0.000                      0                   33        0.261        0.000                      0                   33        4.500        0.000                       0                    50  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.544ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.544ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.456ns  (logic 2.475ns (45.364%)  route 2.981ns (54.636%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.567     5.088    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y1          FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.456     5.544 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           1.408     6.952    clk_gen/count2[0]
    SLICE_X28Y1          LUT4 (Prop_lut4_I1_O)        0.150     7.102 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.449     7.551    clk_gen/count20_carry_i_8_n_1
    SLICE_X28Y4          LUT5 (Prop_lut5_I4_O)        0.326     7.877 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.124     9.001    clk_gen/count20_carry_i_4_n_1
    SLICE_X29Y0          LUT5 (Prop_lut5_I2_O)        0.124     9.125 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     9.125    clk_gen/count2_0[4]
    SLICE_X29Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.526 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.526    clk_gen/count20_carry_n_1
    SLICE_X29Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.640 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.640    clk_gen/count20_carry__0_n_1
    SLICE_X29Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.754 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.754    clk_gen/count20_carry__1_n_1
    SLICE_X29Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.868 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.868    clk_gen/count20_carry__2_n_1
    SLICE_X29Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.982 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.982    clk_gen/count20_carry__3_n_1
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.096 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.096    clk_gen/count20_carry__4_n_1
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.210 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.210    clk_gen/count20_carry__5_n_1
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.544 r  clk_gen/count20_carry__6/O[1]
                         net (fo=1, routed)           0.000    10.544    clk_gen/p_0_in[30]
    SLICE_X29Y7          FDRE                                         r  clk_gen/count2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.446    14.787    clk_gen/clk_IBUF_BUFG
    SLICE_X29Y7          FDRE                                         r  clk_gen/count2_reg[30]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X29Y7          FDRE (Setup_fdre_C_D)        0.062    15.088    clk_gen/count2_reg[30]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                         -10.544    
  -------------------------------------------------------------------
                         slack                                  4.544    

Slack (MET) :             4.639ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.361ns  (logic 2.380ns (44.396%)  route 2.981ns (55.604%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.567     5.088    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y1          FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.456     5.544 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           1.408     6.952    clk_gen/count2[0]
    SLICE_X28Y1          LUT4 (Prop_lut4_I1_O)        0.150     7.102 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.449     7.551    clk_gen/count20_carry_i_8_n_1
    SLICE_X28Y4          LUT5 (Prop_lut5_I4_O)        0.326     7.877 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.124     9.001    clk_gen/count20_carry_i_4_n_1
    SLICE_X29Y0          LUT5 (Prop_lut5_I2_O)        0.124     9.125 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     9.125    clk_gen/count2_0[4]
    SLICE_X29Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.526 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.526    clk_gen/count20_carry_n_1
    SLICE_X29Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.640 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.640    clk_gen/count20_carry__0_n_1
    SLICE_X29Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.754 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.754    clk_gen/count20_carry__1_n_1
    SLICE_X29Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.868 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.868    clk_gen/count20_carry__2_n_1
    SLICE_X29Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.982 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.982    clk_gen/count20_carry__3_n_1
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.096 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.096    clk_gen/count20_carry__4_n_1
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.210 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.210    clk_gen/count20_carry__5_n_1
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.449 r  clk_gen/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000    10.449    clk_gen/p_0_in[31]
    SLICE_X29Y7          FDRE                                         r  clk_gen/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.446    14.787    clk_gen/clk_IBUF_BUFG
    SLICE_X29Y7          FDRE                                         r  clk_gen/count2_reg[31]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X29Y7          FDRE (Setup_fdre_C_D)        0.062    15.088    clk_gen/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                         -10.449    
  -------------------------------------------------------------------
                         slack                                  4.639    

Slack (MET) :             4.655ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.345ns  (logic 2.364ns (44.229%)  route 2.981ns (55.771%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.567     5.088    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y1          FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.456     5.544 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           1.408     6.952    clk_gen/count2[0]
    SLICE_X28Y1          LUT4 (Prop_lut4_I1_O)        0.150     7.102 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.449     7.551    clk_gen/count20_carry_i_8_n_1
    SLICE_X28Y4          LUT5 (Prop_lut5_I4_O)        0.326     7.877 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.124     9.001    clk_gen/count20_carry_i_4_n_1
    SLICE_X29Y0          LUT5 (Prop_lut5_I2_O)        0.124     9.125 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     9.125    clk_gen/count2_0[4]
    SLICE_X29Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.526 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.526    clk_gen/count20_carry_n_1
    SLICE_X29Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.640 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.640    clk_gen/count20_carry__0_n_1
    SLICE_X29Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.754 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.754    clk_gen/count20_carry__1_n_1
    SLICE_X29Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.868 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.868    clk_gen/count20_carry__2_n_1
    SLICE_X29Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.982 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.982    clk_gen/count20_carry__3_n_1
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.096 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.096    clk_gen/count20_carry__4_n_1
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.210 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.210    clk_gen/count20_carry__5_n_1
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.433 r  clk_gen/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000    10.433    clk_gen/p_0_in[29]
    SLICE_X29Y7          FDRE                                         r  clk_gen/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.446    14.787    clk_gen/clk_IBUF_BUFG
    SLICE_X29Y7          FDRE                                         r  clk_gen/count2_reg[29]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X29Y7          FDRE (Setup_fdre_C_D)        0.062    15.088    clk_gen/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                         -10.433    
  -------------------------------------------------------------------
                         slack                                  4.655    

Slack (MET) :             4.659ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.342ns  (logic 2.361ns (44.198%)  route 2.981ns (55.802%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.567     5.088    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y1          FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.456     5.544 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           1.408     6.952    clk_gen/count2[0]
    SLICE_X28Y1          LUT4 (Prop_lut4_I1_O)        0.150     7.102 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.449     7.551    clk_gen/count20_carry_i_8_n_1
    SLICE_X28Y4          LUT5 (Prop_lut5_I4_O)        0.326     7.877 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.124     9.001    clk_gen/count20_carry_i_4_n_1
    SLICE_X29Y0          LUT5 (Prop_lut5_I2_O)        0.124     9.125 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     9.125    clk_gen/count2_0[4]
    SLICE_X29Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.526 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.526    clk_gen/count20_carry_n_1
    SLICE_X29Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.640 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.640    clk_gen/count20_carry__0_n_1
    SLICE_X29Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.754 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.754    clk_gen/count20_carry__1_n_1
    SLICE_X29Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.868 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.868    clk_gen/count20_carry__2_n_1
    SLICE_X29Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.982 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.982    clk_gen/count20_carry__3_n_1
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.096 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.096    clk_gen/count20_carry__4_n_1
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.430 r  clk_gen/count20_carry__5/O[1]
                         net (fo=1, routed)           0.000    10.430    clk_gen/p_0_in[26]
    SLICE_X29Y6          FDRE                                         r  clk_gen/count2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.447    14.788    clk_gen/clk_IBUF_BUFG
    SLICE_X29Y6          FDRE                                         r  clk_gen/count2_reg[26]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X29Y6          FDRE (Setup_fdre_C_D)        0.062    15.089    clk_gen/count2_reg[26]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -10.430    
  -------------------------------------------------------------------
                         slack                                  4.659    

Slack (MET) :             4.680ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.321ns  (logic 2.340ns (43.978%)  route 2.981ns (56.022%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.567     5.088    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y1          FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.456     5.544 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           1.408     6.952    clk_gen/count2[0]
    SLICE_X28Y1          LUT4 (Prop_lut4_I1_O)        0.150     7.102 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.449     7.551    clk_gen/count20_carry_i_8_n_1
    SLICE_X28Y4          LUT5 (Prop_lut5_I4_O)        0.326     7.877 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.124     9.001    clk_gen/count20_carry_i_4_n_1
    SLICE_X29Y0          LUT5 (Prop_lut5_I2_O)        0.124     9.125 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     9.125    clk_gen/count2_0[4]
    SLICE_X29Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.526 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.526    clk_gen/count20_carry_n_1
    SLICE_X29Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.640 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.640    clk_gen/count20_carry__0_n_1
    SLICE_X29Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.754 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.754    clk_gen/count20_carry__1_n_1
    SLICE_X29Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.868 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.868    clk_gen/count20_carry__2_n_1
    SLICE_X29Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.982 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.982    clk_gen/count20_carry__3_n_1
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.096 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.096    clk_gen/count20_carry__4_n_1
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.409 r  clk_gen/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000    10.409    clk_gen/p_0_in[28]
    SLICE_X29Y6          FDRE                                         r  clk_gen/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.447    14.788    clk_gen/clk_IBUF_BUFG
    SLICE_X29Y6          FDRE                                         r  clk_gen/count2_reg[28]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X29Y6          FDRE (Setup_fdre_C_D)        0.062    15.089    clk_gen/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -10.409    
  -------------------------------------------------------------------
                         slack                                  4.680    

Slack (MET) :             4.754ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.247ns  (logic 2.266ns (43.188%)  route 2.981ns (56.812%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.567     5.088    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y1          FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.456     5.544 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           1.408     6.952    clk_gen/count2[0]
    SLICE_X28Y1          LUT4 (Prop_lut4_I1_O)        0.150     7.102 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.449     7.551    clk_gen/count20_carry_i_8_n_1
    SLICE_X28Y4          LUT5 (Prop_lut5_I4_O)        0.326     7.877 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.124     9.001    clk_gen/count20_carry_i_4_n_1
    SLICE_X29Y0          LUT5 (Prop_lut5_I2_O)        0.124     9.125 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     9.125    clk_gen/count2_0[4]
    SLICE_X29Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.526 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.526    clk_gen/count20_carry_n_1
    SLICE_X29Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.640 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.640    clk_gen/count20_carry__0_n_1
    SLICE_X29Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.754 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.754    clk_gen/count20_carry__1_n_1
    SLICE_X29Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.868 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.868    clk_gen/count20_carry__2_n_1
    SLICE_X29Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.982 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.982    clk_gen/count20_carry__3_n_1
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.096 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.096    clk_gen/count20_carry__4_n_1
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.335 r  clk_gen/count20_carry__5/O[2]
                         net (fo=1, routed)           0.000    10.335    clk_gen/p_0_in[27]
    SLICE_X29Y6          FDRE                                         r  clk_gen/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.447    14.788    clk_gen/clk_IBUF_BUFG
    SLICE_X29Y6          FDRE                                         r  clk_gen/count2_reg[27]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X29Y6          FDRE (Setup_fdre_C_D)        0.062    15.089    clk_gen/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -10.335    
  -------------------------------------------------------------------
                         slack                                  4.754    

Slack (MET) :             4.770ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.231ns  (logic 2.250ns (43.014%)  route 2.981ns (56.986%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.567     5.088    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y1          FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.456     5.544 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           1.408     6.952    clk_gen/count2[0]
    SLICE_X28Y1          LUT4 (Prop_lut4_I1_O)        0.150     7.102 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.449     7.551    clk_gen/count20_carry_i_8_n_1
    SLICE_X28Y4          LUT5 (Prop_lut5_I4_O)        0.326     7.877 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.124     9.001    clk_gen/count20_carry_i_4_n_1
    SLICE_X29Y0          LUT5 (Prop_lut5_I2_O)        0.124     9.125 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     9.125    clk_gen/count2_0[4]
    SLICE_X29Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.526 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.526    clk_gen/count20_carry_n_1
    SLICE_X29Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.640 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.640    clk_gen/count20_carry__0_n_1
    SLICE_X29Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.754 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.754    clk_gen/count20_carry__1_n_1
    SLICE_X29Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.868 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.868    clk_gen/count20_carry__2_n_1
    SLICE_X29Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.982 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.982    clk_gen/count20_carry__3_n_1
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.096 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.096    clk_gen/count20_carry__4_n_1
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.319 r  clk_gen/count20_carry__5/O[0]
                         net (fo=1, routed)           0.000    10.319    clk_gen/p_0_in[25]
    SLICE_X29Y6          FDRE                                         r  clk_gen/count2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.447    14.788    clk_gen/clk_IBUF_BUFG
    SLICE_X29Y6          FDRE                                         r  clk_gen/count2_reg[25]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X29Y6          FDRE (Setup_fdre_C_D)        0.062    15.089    clk_gen/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -10.319    
  -------------------------------------------------------------------
                         slack                                  4.770    

Slack (MET) :             4.773ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.228ns  (logic 2.247ns (42.981%)  route 2.981ns (57.019%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.567     5.088    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y1          FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.456     5.544 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           1.408     6.952    clk_gen/count2[0]
    SLICE_X28Y1          LUT4 (Prop_lut4_I1_O)        0.150     7.102 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.449     7.551    clk_gen/count20_carry_i_8_n_1
    SLICE_X28Y4          LUT5 (Prop_lut5_I4_O)        0.326     7.877 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.124     9.001    clk_gen/count20_carry_i_4_n_1
    SLICE_X29Y0          LUT5 (Prop_lut5_I2_O)        0.124     9.125 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     9.125    clk_gen/count2_0[4]
    SLICE_X29Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.526 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.526    clk_gen/count20_carry_n_1
    SLICE_X29Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.640 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.640    clk_gen/count20_carry__0_n_1
    SLICE_X29Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.754 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.754    clk_gen/count20_carry__1_n_1
    SLICE_X29Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.868 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.868    clk_gen/count20_carry__2_n_1
    SLICE_X29Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.982 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.982    clk_gen/count20_carry__3_n_1
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.316 r  clk_gen/count20_carry__4/O[1]
                         net (fo=1, routed)           0.000    10.316    clk_gen/p_0_in[22]
    SLICE_X29Y5          FDRE                                         r  clk_gen/count2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.447    14.788    clk_gen/clk_IBUF_BUFG
    SLICE_X29Y5          FDRE                                         r  clk_gen/count2_reg[22]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X29Y5          FDRE (Setup_fdre_C_D)        0.062    15.089    clk_gen/count2_reg[22]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -10.316    
  -------------------------------------------------------------------
                         slack                                  4.773    

Slack (MET) :             4.794ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.207ns  (logic 2.226ns (42.751%)  route 2.981ns (57.249%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.567     5.088    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y1          FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.456     5.544 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           1.408     6.952    clk_gen/count2[0]
    SLICE_X28Y1          LUT4 (Prop_lut4_I1_O)        0.150     7.102 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.449     7.551    clk_gen/count20_carry_i_8_n_1
    SLICE_X28Y4          LUT5 (Prop_lut5_I4_O)        0.326     7.877 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.124     9.001    clk_gen/count20_carry_i_4_n_1
    SLICE_X29Y0          LUT5 (Prop_lut5_I2_O)        0.124     9.125 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     9.125    clk_gen/count2_0[4]
    SLICE_X29Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.526 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.526    clk_gen/count20_carry_n_1
    SLICE_X29Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.640 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.640    clk_gen/count20_carry__0_n_1
    SLICE_X29Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.754 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.754    clk_gen/count20_carry__1_n_1
    SLICE_X29Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.868 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.868    clk_gen/count20_carry__2_n_1
    SLICE_X29Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.982 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.982    clk_gen/count20_carry__3_n_1
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.295 r  clk_gen/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000    10.295    clk_gen/p_0_in[24]
    SLICE_X29Y5          FDRE                                         r  clk_gen/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.447    14.788    clk_gen/clk_IBUF_BUFG
    SLICE_X29Y5          FDRE                                         r  clk_gen/count2_reg[24]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X29Y5          FDRE (Setup_fdre_C_D)        0.062    15.089    clk_gen/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -10.295    
  -------------------------------------------------------------------
                         slack                                  4.794    

Slack (MET) :             4.868ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.133ns  (logic 2.152ns (41.926%)  route 2.981ns (58.074%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.567     5.088    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y1          FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.456     5.544 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           1.408     6.952    clk_gen/count2[0]
    SLICE_X28Y1          LUT4 (Prop_lut4_I1_O)        0.150     7.102 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.449     7.551    clk_gen/count20_carry_i_8_n_1
    SLICE_X28Y4          LUT5 (Prop_lut5_I4_O)        0.326     7.877 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.124     9.001    clk_gen/count20_carry_i_4_n_1
    SLICE_X29Y0          LUT5 (Prop_lut5_I2_O)        0.124     9.125 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     9.125    clk_gen/count2_0[4]
    SLICE_X29Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.526 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.526    clk_gen/count20_carry_n_1
    SLICE_X29Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.640 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.640    clk_gen/count20_carry__0_n_1
    SLICE_X29Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.754 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.754    clk_gen/count20_carry__1_n_1
    SLICE_X29Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.868 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.868    clk_gen/count20_carry__2_n_1
    SLICE_X29Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.982 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.982    clk_gen/count20_carry__3_n_1
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.221 r  clk_gen/count20_carry__4/O[2]
                         net (fo=1, routed)           0.000    10.221    clk_gen/p_0_in[23]
    SLICE_X29Y5          FDRE                                         r  clk_gen/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.447    14.788    clk_gen/clk_IBUF_BUFG
    SLICE_X29Y5          FDRE                                         r  clk_gen/count2_reg[23]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X29Y5          FDRE (Setup_fdre_C_D)        0.062    15.089    clk_gen/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -10.221    
  -------------------------------------------------------------------
                         slack                                  4.868    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.563     1.446    clk_gen/clk_IBUF_BUFG
    SLICE_X29Y4          FDRE                                         r  clk_gen/count2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_gen/count2_reg[20]/Q
                         net (fo=2, routed)           0.117     1.704    clk_gen/count2[20]
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  clk_gen/count20_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.812    clk_gen/p_0_in[20]
    SLICE_X29Y4          FDRE                                         r  clk_gen/count2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.833     1.960    clk_gen/clk_IBUF_BUFG
    SLICE_X29Y4          FDRE                                         r  clk_gen/count2_reg[20]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X29Y4          FDRE (Hold_fdre_C_D)         0.105     1.551    clk_gen/count2_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.564     1.447    clk_gen/clk_IBUF_BUFG
    SLICE_X29Y1          FDRE                                         r  clk_gen/count2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_gen/count2_reg[8]/Q
                         net (fo=2, routed)           0.117     1.705    clk_gen/count2[8]
    SLICE_X29Y1          LUT5 (Prop_lut5_I4_O)        0.045     1.750 r  clk_gen/count20_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.750    clk_gen/count2_0[8]
    SLICE_X29Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.813 r  clk_gen/count20_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.813    clk_gen/p_0_in[8]
    SLICE_X29Y1          FDRE                                         r  clk_gen/count2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.834     1.961    clk_gen/clk_IBUF_BUFG
    SLICE_X29Y1          FDRE                                         r  clk_gen/count2_reg[8]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X29Y1          FDRE (Hold_fdre_C_D)         0.105     1.552    clk_gen/count2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.563     1.446    clk_gen/clk_IBUF_BUFG
    SLICE_X29Y5          FDRE                                         r  clk_gen/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y5          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_gen/count2_reg[24]/Q
                         net (fo=2, routed)           0.118     1.705    clk_gen/count2[24]
    SLICE_X29Y5          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  clk_gen/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.813    clk_gen/p_0_in[24]
    SLICE_X29Y5          FDRE                                         r  clk_gen/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.833     1.960    clk_gen/clk_IBUF_BUFG
    SLICE_X29Y5          FDRE                                         r  clk_gen/count2_reg[24]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X29Y5          FDRE (Hold_fdre_C_D)         0.105     1.551    clk_gen/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.564     1.447    clk_gen/clk_IBUF_BUFG
    SLICE_X29Y2          FDRE                                         r  clk_gen/count2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_gen/count2_reg[12]/Q
                         net (fo=2, routed)           0.120     1.708    clk_gen/count2[12]
    SLICE_X29Y2          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  clk_gen/count20_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.816    clk_gen/p_0_in[12]
    SLICE_X29Y2          FDRE                                         r  clk_gen/count2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.834     1.961    clk_gen/clk_IBUF_BUFG
    SLICE_X29Y2          FDRE                                         r  clk_gen/count2_reg[12]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X29Y2          FDRE (Hold_fdre_C_D)         0.105     1.552    clk_gen/count2_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.563     1.446    clk_gen/clk_IBUF_BUFG
    SLICE_X29Y3          FDRE                                         r  clk_gen/count2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y3          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_gen/count2_reg[16]/Q
                         net (fo=2, routed)           0.120     1.707    clk_gen/count2[16]
    SLICE_X29Y3          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  clk_gen/count20_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.815    clk_gen/p_0_in[16]
    SLICE_X29Y3          FDRE                                         r  clk_gen/count2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.833     1.960    clk_gen/clk_IBUF_BUFG
    SLICE_X29Y3          FDRE                                         r  clk_gen/count2_reg[16]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X29Y3          FDRE (Hold_fdre_C_D)         0.105     1.551    clk_gen/count2_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.563     1.446    clk_gen/clk_IBUF_BUFG
    SLICE_X29Y6          FDRE                                         r  clk_gen/count2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_gen/count2_reg[28]/Q
                         net (fo=2, routed)           0.120     1.707    clk_gen/count2[28]
    SLICE_X29Y6          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  clk_gen/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.815    clk_gen/p_0_in[28]
    SLICE_X29Y6          FDRE                                         r  clk_gen/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.833     1.960    clk_gen/clk_IBUF_BUFG
    SLICE_X29Y6          FDRE                                         r  clk_gen/count2_reg[28]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X29Y6          FDRE (Hold_fdre_C_D)         0.105     1.551    clk_gen/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.564     1.447    clk_gen/clk_IBUF_BUFG
    SLICE_X29Y1          FDRE                                         r  clk_gen/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_gen/count2_reg[5]/Q
                         net (fo=2, routed)           0.116     1.704    clk_gen/count2[5]
    SLICE_X29Y1          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.819 r  clk_gen/count20_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.819    clk_gen/p_0_in[5]
    SLICE_X29Y1          FDRE                                         r  clk_gen/count2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.834     1.961    clk_gen/clk_IBUF_BUFG
    SLICE_X29Y1          FDRE                                         r  clk_gen/count2_reg[5]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X29Y1          FDRE (Hold_fdre_C_D)         0.105     1.552    clk_gen/count2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.563     1.446    clk_gen/clk_IBUF_BUFG
    SLICE_X29Y4          FDRE                                         r  clk_gen/count2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_gen/count2_reg[17]/Q
                         net (fo=2, routed)           0.116     1.703    clk_gen/count2[17]
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.818 r  clk_gen/count20_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.818    clk_gen/p_0_in[17]
    SLICE_X29Y4          FDRE                                         r  clk_gen/count2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.833     1.960    clk_gen/clk_IBUF_BUFG
    SLICE_X29Y4          FDRE                                         r  clk_gen/count2_reg[17]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X29Y4          FDRE (Hold_fdre_C_D)         0.105     1.551    clk_gen/count2_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.563     1.446    clk_gen/clk_IBUF_BUFG
    SLICE_X29Y3          FDRE                                         r  clk_gen/count2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y3          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_gen/count2_reg[15]/Q
                         net (fo=2, routed)           0.120     1.708    clk_gen/count2[15]
    SLICE_X29Y3          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.819 r  clk_gen/count20_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.819    clk_gen/p_0_in[15]
    SLICE_X29Y3          FDRE                                         r  clk_gen/count2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.833     1.960    clk_gen/clk_IBUF_BUFG
    SLICE_X29Y3          FDRE                                         r  clk_gen/count2_reg[15]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X29Y3          FDRE (Hold_fdre_C_D)         0.105     1.551    clk_gen/count2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.564     1.447    clk_gen/clk_IBUF_BUFG
    SLICE_X29Y1          FDRE                                         r  clk_gen/count2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_gen/count2_reg[7]/Q
                         net (fo=2, routed)           0.121     1.709    clk_gen/count2[7]
    SLICE_X29Y1          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.820 r  clk_gen/count20_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.820    clk_gen/p_0_in[7]
    SLICE_X29Y1          FDRE                                         r  clk_gen/count2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.834     1.961    clk_gen/clk_IBUF_BUFG
    SLICE_X29Y1          FDRE                                         r  clk_gen/count2_reg[7]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X29Y1          FDRE (Hold_fdre_C_D)         0.105     1.552    clk_gen/count2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y2    clk_gen/clk_5KHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y1    clk_gen/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y2    clk_gen/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y2    clk_gen/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y2    clk_gen/count2_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y3    clk_gen/count2_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y3    clk_gen/count2_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y3    clk_gen/count2_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y3    clk_gen/count2_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y3    clk_gen/count2_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y3    clk_gen/count2_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y3    clk_gen/count2_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y3    clk_gen/count2_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y4    clk_gen/count2_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y4    clk_gen/count2_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y4    clk_gen/count2_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y4    clk_gen/count2_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y5    clk_gen/count2_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y5    clk_gen/count2_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y2    clk_gen/clk_5KHz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y1    clk_gen/count2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y2    clk_gen/count2_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y2    clk_gen/count2_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y2    clk_gen/count2_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y0    clk_gen/count2_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y0    clk_gen/count2_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y0    clk_gen/count2_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y0    clk_gen/count2_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y1    clk_gen/count2_reg[5]/C



