
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016495    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001855    0.000927    0.000927 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023872    0.024012    0.056414    0.057342 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024022    0.000833    0.058175 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023190    0.024738    0.066946    0.125120 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024749    0.000929    0.126050 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011487    0.043729    0.182670    0.308719 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.043733    0.000419    0.309138 v fanout53/A (sg13g2_buf_8)
     8    0.043009    0.031286    0.088202    0.397341 v fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.032510    0.004658    0.401999 v _213_/A (sg13g2_nand3_1)
     2    0.012783    0.064468    0.064685    0.466684 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.064501    0.001156    0.467840 ^ _214_/B (sg13g2_xnor2_1)
     1    0.002049    0.028955    0.061651    0.529491 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.028955    0.000077    0.529568 v _300_/D (sg13g2_dfrbpq_1)
                                              0.529568   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016495    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001855    0.000927    0.000927 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023872    0.024012    0.056414    0.057342 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024022    0.000833    0.058175 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023190    0.024738    0.066946    0.125120 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024749    0.000931    0.126052 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.276052   clock uncertainty
                                  0.000000    0.276052   clock reconvergence pessimism
                                 -0.036232    0.239820   library hold time
                                              0.239820   data required time
---------------------------------------------------------------------------------------------
                                              0.239820   data required time
                                             -0.529568   data arrival time
---------------------------------------------------------------------------------------------
                                              0.289748   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016495    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001855    0.000927    0.000927 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023872    0.024012    0.056414    0.057342 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024022    0.000833    0.058175 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023190    0.024738    0.066946    0.125120 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024749    0.000929    0.126050 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011487    0.043729    0.182670    0.308719 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.043733    0.000419    0.309138 v fanout53/A (sg13g2_buf_8)
     8    0.043009    0.031286    0.088202    0.397341 v fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.032316    0.004191    0.401531 v _195_/B (sg13g2_xor2_1)
     2    0.010888    0.049112    0.086807    0.488338 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.049122    0.000707    0.489045 v _196_/B (sg13g2_xor2_1)
     1    0.004285    0.031263    0.065146    0.554192 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.031263    0.000246    0.554437 v _295_/D (sg13g2_dfrbpq_1)
                                              0.554437   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016495    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001855    0.000927    0.000927 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023872    0.024012    0.056414    0.057342 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024022    0.000833    0.058175 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023190    0.024738    0.066946    0.125120 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024749    0.000923    0.126043 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.276043   clock uncertainty
                                  0.000000    0.276043   clock reconvergence pessimism
                                 -0.036963    0.239080   library hold time
                                              0.239080   data required time
---------------------------------------------------------------------------------------------
                                              0.239080   data required time
                                             -0.554437   data arrival time
---------------------------------------------------------------------------------------------
                                              0.315358   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016495    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001855    0.000927    0.000927 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023872    0.024012    0.056414    0.057342 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024022    0.000833    0.058175 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023190    0.024738    0.066946    0.125120 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024749    0.000929    0.126050 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011487    0.043729    0.182670    0.308719 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.043733    0.000419    0.309138 v fanout53/A (sg13g2_buf_8)
     8    0.043009    0.031286    0.088202    0.397341 v fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.032654    0.004985    0.402326 v _191_/B (sg13g2_xnor2_1)
     2    0.011391    0.077364    0.091043    0.493369 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.077373    0.000693    0.494062 v _192_/B (sg13g2_xnor2_1)
     1    0.001872    0.027869    0.065178    0.559241 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.027869    0.000072    0.559312 v _294_/D (sg13g2_dfrbpq_1)
                                              0.559312   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016495    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001855    0.000927    0.000927 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023872    0.024012    0.056414    0.057342 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024022    0.000833    0.058175 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023190    0.024738    0.066946    0.125120 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024745    0.000714    0.125835 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.275835   clock uncertainty
                                  0.000000    0.275835   clock reconvergence pessimism
                                 -0.035888    0.239946   library hold time
                                              0.239946   data required time
---------------------------------------------------------------------------------------------
                                              0.239946   data required time
                                             -0.559312   data arrival time
---------------------------------------------------------------------------------------------
                                              0.319366   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016495    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001855    0.000927    0.000927 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023872    0.024012    0.056414    0.057342 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024022    0.000833    0.058175 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023190    0.024738    0.066946    0.125120 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024749    0.000929    0.126050 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011487    0.043729    0.182670    0.308719 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.043733    0.000419    0.309138 v fanout53/A (sg13g2_buf_8)
     8    0.043009    0.031286    0.088202    0.397341 v fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.031293    0.000261    0.397601 v _205_/B (sg13g2_nand2_1)
     1    0.005571    0.037044    0.044120    0.441721 ^ _205_/Y (sg13g2_nand2_1)
                                                         _035_ (net)
                      0.037045    0.000418    0.442139 ^ _209_/B1 (sg13g2_o21ai_1)
     1    0.006494    0.050889    0.059671    0.501810 v _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.050909    0.000265    0.502076 v _211_/A (sg13g2_xnor2_1)
     1    0.001781    0.026845    0.063766    0.565842 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.026845    0.000067    0.565909 v _299_/D (sg13g2_dfrbpq_2)
                                              0.565909   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016495    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001855    0.000927    0.000927 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023872    0.024012    0.056414    0.057342 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024025    0.000956    0.058297 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.025612    0.025813    0.067878    0.126175 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.025819    0.000646    0.126821 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.276821   clock uncertainty
                                  0.000000    0.276821   clock reconvergence pessimism
                                 -0.035381    0.241441   library hold time
                                              0.241441   data required time
---------------------------------------------------------------------------------------------
                                              0.241441   data required time
                                             -0.565909   data arrival time
---------------------------------------------------------------------------------------------
                                              0.324468   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016495    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001855    0.000927    0.000927 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023872    0.024012    0.056414    0.057342 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024022    0.000833    0.058175 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023190    0.024738    0.066946    0.125120 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024749    0.000929    0.126050 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011487    0.043729    0.182670    0.308719 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.043733    0.000419    0.309138 v fanout53/A (sg13g2_buf_8)
     8    0.043009    0.031286    0.088202    0.397341 v fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.031801    0.002703    0.400043 v _202_/B (sg13g2_xor2_1)
     2    0.013450    0.056884    0.097603    0.497646 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.056898    0.000855    0.498501 v _204_/A (sg13g2_xor2_1)
     1    0.003197    0.028209    0.068152    0.566653 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.028209    0.000241    0.566894 v _297_/D (sg13g2_dfrbpq_1)
                                              0.566894   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016495    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001855    0.000927    0.000927 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023872    0.024012    0.056414    0.057342 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024025    0.000956    0.058297 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.025612    0.025813    0.067878    0.126175 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.025818    0.000593    0.126768 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.276768   clock uncertainty
                                  0.000000    0.276768   clock reconvergence pessimism
                                 -0.035773    0.240995   library hold time
                                              0.240995   data required time
---------------------------------------------------------------------------------------------
                                              0.240995   data required time
                                             -0.566894   data arrival time
---------------------------------------------------------------------------------------------
                                              0.325898   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016495    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001855    0.000927    0.000927 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023872    0.024012    0.056414    0.057342 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024022    0.000833    0.058175 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023190    0.024738    0.066946    0.125120 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024749    0.000931    0.126052 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.020555    0.071035    0.204289    0.330341 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.071053    0.001067    0.331408 v output2/A (sg13g2_buf_2)
     1    0.051137    0.087262    0.151170    0.482578 v output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.087335    0.002274    0.484851 v sign (out)
                                              0.484851   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.484851   data arrival time
---------------------------------------------------------------------------------------------
                                              0.334851   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016495    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001855    0.000927    0.000927 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023872    0.024012    0.056414    0.057342 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024022    0.000833    0.058175 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023190    0.024738    0.066946    0.125120 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024749    0.000929    0.126050 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011860    0.057182    0.190690    0.316740 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.057184    0.000433    0.317172 ^ fanout53/A (sg13g2_buf_8)
     8    0.044212    0.035396    0.089853    0.407025 ^ fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.036680    0.005133    0.412158 ^ _218_/A1 (sg13g2_o21ai_1)
     1    0.008936    0.068270    0.086660    0.498818 v _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.068282    0.000717    0.499535 v _219_/A (sg13g2_inv_1)
     1    0.007020    0.044246    0.053799    0.553334 ^ _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.044263    0.000698    0.554032 ^ _301_/D (sg13g2_dfrbpq_1)
                                              0.554032   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016495    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001855    0.000927    0.000927 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023872    0.024012    0.056414    0.057342 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024022    0.000833    0.058175 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023190    0.024738    0.066946    0.125120 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024749    0.000929    0.126050 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.276050   clock uncertainty
                                  0.000000    0.276050   clock reconvergence pessimism
                                 -0.065022    0.211028   library hold time
                                              0.211028   data required time
---------------------------------------------------------------------------------------------
                                              0.211028   data required time
                                             -0.554032   data arrival time
---------------------------------------------------------------------------------------------
                                              0.343004   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016495    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001855    0.000927    0.000927 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023872    0.024012    0.056414    0.057342 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024022    0.000833    0.058175 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023190    0.024738    0.066946    0.125120 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024749    0.000929    0.126050 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011487    0.043729    0.182670    0.308719 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.043731    0.000297    0.309017 v fanout54/A (sg13g2_buf_2)
     5    0.032799    0.062996    0.114166    0.423183 v fanout54/X (sg13g2_buf_2)
                                                         net54 (net)
                      0.063058    0.001776    0.424959 v _199_/B (sg13g2_xnor2_1)
     2    0.011398    0.078320    0.103060    0.528019 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.078325    0.000716    0.528736 v _200_/B (sg13g2_xor2_1)
     1    0.001603    0.023855    0.064343    0.593078 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.023855    0.000062    0.593140 v _296_/D (sg13g2_dfrbpq_1)
                                              0.593140   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016495    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001855    0.000927    0.000927 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023872    0.024012    0.056414    0.057342 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024025    0.000956    0.058297 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.025612    0.025813    0.067878    0.126175 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.025823    0.000875    0.127050 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.277050   clock uncertainty
                                  0.000000    0.277050   clock reconvergence pessimism
                                 -0.034391    0.242659   library hold time
                                              0.242659   data required time
---------------------------------------------------------------------------------------------
                                              0.242659   data required time
                                             -0.593140   data arrival time
---------------------------------------------------------------------------------------------
                                              0.350482   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016495    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001855    0.000927    0.000927 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023872    0.024012    0.056414    0.057342 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024022    0.000833    0.058175 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023190    0.024738    0.066946    0.125120 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024749    0.000929    0.126050 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011487    0.043729    0.182670    0.308719 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.043731    0.000297    0.309017 v fanout54/A (sg13g2_buf_2)
     5    0.032799    0.062996    0.114166    0.423183 v fanout54/X (sg13g2_buf_2)
                                                         net54 (net)
                      0.063076    0.001993    0.425175 v _206_/B (sg13g2_xnor2_1)
     2    0.010928    0.075754    0.101065    0.526240 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.075758    0.000644    0.526884 v _208_/A (sg13g2_xor2_1)
     1    0.004160    0.030855    0.079718    0.606602 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.030855    0.000166    0.606768 v _298_/D (sg13g2_dfrbpq_1)
                                              0.606768   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016495    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001855    0.000927    0.000927 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023872    0.024012    0.056414    0.057342 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024025    0.000956    0.058297 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.025612    0.025813    0.067878    0.126175 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.025819    0.000621    0.126796 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.276796   clock uncertainty
                                  0.000000    0.276796   clock reconvergence pessimism
                                 -0.036611    0.240185   library hold time
                                              0.240185   data required time
---------------------------------------------------------------------------------------------
                                              0.240185   data required time
                                             -0.606768   data arrival time
---------------------------------------------------------------------------------------------
                                              0.366583   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016495    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001855    0.000927    0.000927 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023872    0.024012    0.056414    0.057342 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024022    0.000833    0.058175 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023190    0.024738    0.066946    0.125120 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024749    0.000931    0.126052 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.020555    0.071035    0.204289    0.330341 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.071063    0.001299    0.331640 v _127_/A (sg13g2_inv_1)
     1    0.006945    0.044463    0.054519    0.386159 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.044472    0.000498    0.386657 ^ output3/A (sg13g2_buf_2)
     1    0.052656    0.114024    0.145455    0.532113 ^ output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.114113    0.002610    0.534722 ^ signB (out)
                                              0.534722   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.534722   data arrival time
---------------------------------------------------------------------------------------------
                                              0.384722   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016495    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001855    0.000927    0.000927 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023872    0.024012    0.056414    0.057342 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024025    0.000956    0.058297 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.025612    0.025813    0.067878    0.126175 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.025818    0.000593    0.126768 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009175    0.046875    0.183423    0.310191 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.046878    0.000375    0.310566 ^ fanout67/A (sg13g2_buf_8)
     8    0.056882    0.041332    0.087529    0.398095 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.043984    0.007909    0.406004 ^ _155_/A2 (sg13g2_a221oi_1)
     1    0.004834    0.042064    0.081003    0.487007 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.042064    0.000304    0.487311 v output12/A (sg13g2_buf_2)
     1    0.051856    0.088098    0.138546    0.625858 v output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.088128    0.001550    0.627408 v sine_out[17] (out)
                                              0.627408   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.627408   data arrival time
---------------------------------------------------------------------------------------------
                                              0.477408   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016495    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001855    0.000927    0.000927 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023872    0.024012    0.056414    0.057342 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024025    0.000956    0.058297 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.025612    0.025813    0.067878    0.126175 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.025819    0.000646    0.126821 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.024050    0.060420    0.206560    0.333381 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060444    0.001159    0.334540 ^ fanout55/A (sg13g2_buf_8)
     8    0.045841    0.036274    0.092745    0.427285 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.036284    0.000386    0.427671 ^ _281_/A (sg13g2_nor2_1)
     1    0.014228    0.055772    0.063050    0.490720 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.055890    0.002076    0.492796 v output35/A (sg13g2_buf_2)
     1    0.052209    0.088723    0.145562    0.638358 v output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.088756    0.001622    0.639979 v sine_out[8] (out)
                                              0.639979   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.639979   data arrival time
---------------------------------------------------------------------------------------------
                                              0.489979   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016495    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001855    0.000927    0.000927 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023872    0.024012    0.056414    0.057342 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024025    0.000956    0.058297 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.025612    0.025813    0.067878    0.126175 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.025819    0.000646    0.126821 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.024050    0.060420    0.206560    0.333381 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060444    0.001159    0.334540 ^ fanout55/A (sg13g2_buf_8)
     8    0.045841    0.036274    0.092745    0.427285 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.036676    0.002821    0.430106 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.007065    0.056198    0.066171    0.496277 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.056225    0.000496    0.496773 v output15/A (sg13g2_buf_2)
     1    0.053411    0.091127    0.145312    0.642085 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.091443    0.004112    0.646197 v sine_out[1] (out)
                                              0.646197   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.646197   data arrival time
---------------------------------------------------------------------------------------------
                                              0.496197   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016495    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001855    0.000927    0.000927 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023872    0.024012    0.056414    0.057342 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024025    0.000956    0.058297 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.025612    0.025813    0.067878    0.126175 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.025819    0.000646    0.126821 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.024050    0.060420    0.206560    0.333381 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060442    0.001110    0.334491 ^ _255_/A (sg13g2_nor4_1)
     1    0.003786    0.037914    0.055625    0.390116 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.037916    0.000272    0.390389 v _256_/B2 (sg13g2_a22oi_1)
     1    0.007370    0.085256    0.084303    0.474692 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.085258    0.000465    0.475157 ^ output4/A (sg13g2_buf_2)
     1    0.054669    0.118208    0.167300    0.642457 ^ output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.118443    0.004316    0.646774 ^ sine_out[0] (out)
                                              0.646774   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.646774   data arrival time
---------------------------------------------------------------------------------------------
                                              0.496774   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016495    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001855    0.000927    0.000927 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023872    0.024012    0.056414    0.057342 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024025    0.000956    0.058297 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.025612    0.025813    0.067878    0.126175 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.025819    0.000646    0.126821 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.023774    0.049111    0.200706    0.327528 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.049111    0.000184    0.327712 v fanout58/A (sg13g2_buf_1)
     5    0.024610    0.082349    0.123034    0.450746 v fanout58/X (sg13g2_buf_1)
                                                         net58 (net)
                      0.082430    0.001697    0.452443 v _162_/B1 (sg13g2_a21oi_1)
     1    0.004092    0.050519    0.062520    0.514962 ^ _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.050519    0.000287    0.515249 ^ output16/A (sg13g2_buf_2)
     1    0.051978    0.112195    0.148205    0.663454 ^ output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.112267    0.001606    0.665060 ^ sine_out[20] (out)
                                              0.665060   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.665060   data arrival time
---------------------------------------------------------------------------------------------
                                              0.515060   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016495    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001855    0.000927    0.000927 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023872    0.024012    0.056414    0.057342 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024025    0.000956    0.058297 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.025612    0.025813    0.067878    0.126175 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.025819    0.000646    0.126821 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.024050    0.060420    0.206560    0.333381 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060420    0.000187    0.333568 ^ fanout58/A (sg13g2_buf_1)
     5    0.025049    0.108061    0.137174    0.470742 ^ fanout58/X (sg13g2_buf_1)
                                                         net58 (net)
                      0.108092    0.001499    0.472241 ^ _160_/A (sg13g2_nor2_1)
     1    0.005791    0.029577    0.069579    0.541820 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.029581    0.000358    0.542178 v output14/A (sg13g2_buf_2)
     1    0.051947    0.088147    0.132609    0.674787 v output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.088218    0.001582    0.676369 v sine_out[19] (out)
                                              0.676369   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.676369   data arrival time
---------------------------------------------------------------------------------------------
                                              0.526368   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016495    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001855    0.000927    0.000927 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023872    0.024012    0.056414    0.057342 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024025    0.000956    0.058297 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.025612    0.025813    0.067878    0.126175 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.025819    0.000646    0.126821 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.024050    0.060420    0.206560    0.333381 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060420    0.000187    0.333568 ^ fanout58/A (sg13g2_buf_1)
     5    0.025049    0.108061    0.137174    0.470742 ^ fanout58/X (sg13g2_buf_1)
                                                         net58 (net)
                      0.108102    0.001724    0.472466 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.007040    0.044348    0.066164    0.538630 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.044377    0.000542    0.539172 v output11/A (sg13g2_buf_2)
     1    0.051894    0.088164    0.139853    0.679026 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.088186    0.001339    0.680364 v sine_out[16] (out)
                                              0.680364   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.680364   data arrival time
---------------------------------------------------------------------------------------------
                                              0.530364   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016495    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001855    0.000927    0.000927 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023872    0.024012    0.056414    0.057342 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024025    0.000956    0.058297 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.025612    0.025813    0.067878    0.126175 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.025818    0.000593    0.126768 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009175    0.046875    0.183423    0.310191 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.046878    0.000375    0.310566 ^ fanout67/A (sg13g2_buf_8)
     8    0.056882    0.041332    0.087529    0.398095 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.044887    0.009287    0.407382 ^ fanout64/A (sg13g2_buf_8)
     8    0.035837    0.031096    0.081387    0.488770 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.031309    0.001861    0.490631 ^ _280_/A1 (sg13g2_a21oi_1)
     1    0.004405    0.046903    0.058888    0.549519 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.046904    0.000285    0.549804 v output36/A (sg13g2_buf_2)
     1    0.052025    0.088384    0.141047    0.690851 v output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.088416    0.001583    0.692434 v sine_out[9] (out)
                                              0.692434   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.692434   data arrival time
---------------------------------------------------------------------------------------------
                                              0.542434   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016495    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001855    0.000927    0.000927 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023872    0.024012    0.056414    0.057342 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024025    0.000956    0.058297 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.025612    0.025813    0.067878    0.126175 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.025818    0.000593    0.126768 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009175    0.046875    0.183423    0.310191 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.046878    0.000375    0.310566 ^ fanout67/A (sg13g2_buf_8)
     8    0.056882    0.041332    0.087529    0.398095 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.044887    0.009287    0.407382 ^ fanout64/A (sg13g2_buf_8)
     8    0.035837    0.031096    0.081387    0.488770 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.031301    0.001811    0.490581 ^ _139_/A1 (sg13g2_a21oi_1)
     1    0.004566    0.047703    0.059572    0.550152 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.047703    0.000301    0.550453 v output8/A (sg13g2_buf_2)
     1    0.051968    0.088306    0.141356    0.691810 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.088339    0.001600    0.693410 v sine_out[13] (out)
                                              0.693410   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.693410   data arrival time
---------------------------------------------------------------------------------------------
                                              0.543410   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016495    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001855    0.000927    0.000927 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023872    0.024012    0.056414    0.057342 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024025    0.000956    0.058297 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.025612    0.025813    0.067878    0.126175 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.025818    0.000593    0.126768 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009175    0.046875    0.183423    0.310191 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.046878    0.000375    0.310566 ^ fanout67/A (sg13g2_buf_8)
     8    0.056882    0.041332    0.087529    0.398095 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.044887    0.009287    0.407382 ^ fanout64/A (sg13g2_buf_8)
     8    0.035837    0.031096    0.081387    0.488770 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.031377    0.002225    0.490995 ^ _283_/A1 (sg13g2_a21oi_1)
     1    0.004519    0.047478    0.059391    0.550386 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.047479    0.000309    0.550695 v output6/A (sg13g2_buf_2)
     1    0.052597    0.089816    0.140502    0.691197 v output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.090078    0.003678    0.694875 v sine_out[11] (out)
                                              0.694875   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.694875   data arrival time
---------------------------------------------------------------------------------------------
                                              0.544875   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016495    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001855    0.000927    0.000927 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023872    0.024012    0.056414    0.057342 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024025    0.000956    0.058297 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.025612    0.025813    0.067878    0.126175 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.025818    0.000593    0.126768 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009175    0.046875    0.183423    0.310191 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.046878    0.000375    0.310566 ^ fanout67/A (sg13g2_buf_8)
     8    0.056882    0.041332    0.087529    0.398095 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.043038    0.006229    0.404324 ^ fanout66/A (sg13g2_buf_8)
     8    0.037018    0.031544    0.080931    0.485255 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.031872    0.002352    0.487607 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.003812    0.042816    0.062944    0.550552 v _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.042817    0.000277    0.550829 v output29/A (sg13g2_buf_2)
     1    0.054633    0.092917    0.140039    0.690868 v output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.093232    0.004427    0.695295 v sine_out[32] (out)
                                              0.695295   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.695295   data arrival time
---------------------------------------------------------------------------------------------
                                              0.545295   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016495    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001855    0.000927    0.000927 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023872    0.024012    0.056414    0.057342 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024025    0.000956    0.058297 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.025612    0.025813    0.067878    0.126175 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.025818    0.000593    0.126768 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009175    0.046875    0.183423    0.310191 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.046878    0.000375    0.310566 ^ fanout67/A (sg13g2_buf_8)
     8    0.056882    0.041332    0.087529    0.398095 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.044242    0.008320    0.406415 ^ _156_/A_N (sg13g2_nand2b_1)
     2    0.008409    0.045410    0.084538    0.490953 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.045415    0.000512    0.491466 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.004781    0.040917    0.063809    0.555274 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.040919    0.000310    0.555584 v output23/A (sg13g2_buf_2)
     1    0.054627    0.092874    0.139413    0.694997 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.093126    0.003967    0.698964 v sine_out[27] (out)
                                              0.698964   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.698964   data arrival time
---------------------------------------------------------------------------------------------
                                              0.548964   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016495    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001855    0.000927    0.000927 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023872    0.024012    0.056414    0.057342 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024025    0.000956    0.058297 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.025612    0.025813    0.067878    0.126175 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.025818    0.000593    0.126768 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009175    0.046875    0.183423    0.310191 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.046878    0.000375    0.310566 ^ fanout67/A (sg13g2_buf_8)
     8    0.056882    0.041332    0.087529    0.398095 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.044242    0.008320    0.406415 ^ _156_/A_N (sg13g2_nand2b_1)
     2    0.008409    0.045410    0.084538    0.490953 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.045414    0.000477    0.491430 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.005101    0.035208    0.071371    0.562801 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.035219    0.000330    0.563131 v output13/A (sg13g2_buf_2)
     1    0.051911    0.088133    0.135296    0.698427 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.088164    0.001569    0.699995 v sine_out[18] (out)
                                              0.699995   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.699995   data arrival time
---------------------------------------------------------------------------------------------
                                              0.549995   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016495    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001855    0.000927    0.000927 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023872    0.024012    0.056414    0.057342 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024025    0.000956    0.058297 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.025612    0.025813    0.067878    0.126175 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.025818    0.000593    0.126768 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009175    0.046875    0.183423    0.310191 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.046878    0.000375    0.310566 ^ fanout67/A (sg13g2_buf_8)
     8    0.056882    0.041332    0.087529    0.398095 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.044887    0.009287    0.407382 ^ fanout64/A (sg13g2_buf_8)
     8    0.035837    0.031096    0.081387    0.488770 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.031313    0.001886    0.490655 ^ _282_/A1 (sg13g2_a21oi_1)
     1    0.006349    0.053032    0.067241    0.557896 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.053034    0.000390    0.558286 v output5/A (sg13g2_buf_2)
     1    0.052925    0.089763    0.145079    0.703365 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.089791    0.001503    0.704869 v sine_out[10] (out)
                                              0.704869   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.704869   data arrival time
---------------------------------------------------------------------------------------------
                                              0.554869   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016495    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001855    0.000927    0.000927 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023872    0.024012    0.056414    0.057342 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024022    0.000833    0.058175 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023190    0.024738    0.066946    0.125120 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024749    0.000923    0.126043 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009587    0.048421    0.183914    0.309957 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.048433    0.000755    0.310712 ^ fanout71/A (sg13g2_buf_8)
     8    0.058260    0.041972    0.090691    0.401403 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.042555    0.003756    0.405158 ^ fanout70/A (sg13g2_buf_8)
     8    0.044605    0.035016    0.083241    0.488400 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.035344    0.002423    0.490822 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.006198    0.055378    0.074454    0.565277 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.055381    0.000401    0.565678 v output28/A (sg13g2_buf_2)
     1    0.053795    0.091695    0.145343    0.711021 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.092010    0.004113    0.715133 v sine_out[31] (out)
                                              0.715133   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.715133   data arrival time
---------------------------------------------------------------------------------------------
                                              0.565133   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016495    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001855    0.000927    0.000927 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023872    0.024012    0.056414    0.057342 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024025    0.000956    0.058297 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.025612    0.025813    0.067878    0.126175 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.025819    0.000621    0.126796 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.004580    0.029906    0.170113    0.296908 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.029906    0.000338    0.297247 ^ fanout63/A (sg13g2_buf_2)
     5    0.035569    0.081945    0.112062    0.409309 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.082288    0.004322    0.413631 ^ fanout59/A (sg13g2_buf_8)
     8    0.046635    0.037352    0.103827    0.517457 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.037642    0.001110    0.518567 ^ _275_/A (sg13g2_nor2_1)
     1    0.010742    0.045277    0.055690    0.574257 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.045307    0.000935    0.575192 v output30/A (sg13g2_buf_2)
     1    0.053782    0.091639    0.140560    0.715752 v output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.091897    0.003990    0.719742 v sine_out[3] (out)
                                              0.719742   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.719742   data arrival time
---------------------------------------------------------------------------------------------
                                              0.569742   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016495    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001855    0.000927    0.000927 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023872    0.024012    0.056414    0.057342 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024025    0.000956    0.058297 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.025612    0.025813    0.067878    0.126175 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.025823    0.000875    0.127050 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.014850    0.053659    0.191028    0.318078 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.053682    0.001042    0.319120 v fanout68/A (sg13g2_buf_8)
     8    0.043859    0.032008    0.093293    0.412413 v fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.033039    0.004366    0.416779 v _215_/B (sg13g2_nand3_1)
     2    0.007088    0.042328    0.052533    0.469312 ^ _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.042349    0.000419    0.469732 ^ _284_/B (sg13g2_and2_1)
     1    0.010724    0.054933    0.109906    0.579638 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.054948    0.000875    0.580513 ^ output7/A (sg13g2_buf_2)
     1    0.052429    0.113617    0.149751    0.730263 ^ output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.113775    0.003476    0.733739 ^ sine_out[12] (out)
                                              0.733739   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.733739   data arrival time
---------------------------------------------------------------------------------------------
                                              0.583739   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016495    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001855    0.000927    0.000927 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023872    0.024012    0.056414    0.057342 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024025    0.000956    0.058297 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.025612    0.025813    0.067878    0.126175 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.025819    0.000621    0.126796 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.004580    0.029906    0.170113    0.296908 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.029906    0.000338    0.297247 ^ fanout63/A (sg13g2_buf_2)
     5    0.035569    0.081945    0.112062    0.409309 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.082288    0.004322    0.413631 ^ fanout59/A (sg13g2_buf_8)
     8    0.046635    0.037352    0.103827    0.517457 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.037688    0.001464    0.518921 ^ _212_/A (sg13g2_nor2_1)
     2    0.015044    0.058316    0.066246    0.585167 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.058360    0.001316    0.586483 v output26/A (sg13g2_buf_2)
     1    0.054290    0.091846    0.148860    0.735343 v output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.091895    0.001965    0.737308 v sine_out[2] (out)
                                              0.737308   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.737308   data arrival time
---------------------------------------------------------------------------------------------
                                              0.587308   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016495    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001855    0.000927    0.000927 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023872    0.024012    0.056414    0.057342 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024025    0.000956    0.058297 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.025612    0.025813    0.067878    0.126175 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.025818    0.000593    0.126768 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009175    0.046875    0.183423    0.310191 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.046878    0.000375    0.310566 ^ fanout67/A (sg13g2_buf_8)
     8    0.056882    0.041332    0.087529    0.398095 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.043038    0.006229    0.404324 ^ fanout66/A (sg13g2_buf_8)
     8    0.037018    0.031544    0.080931    0.485255 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.031771    0.001822    0.487077 ^ _135_/B (sg13g2_nor2_1)
     1    0.004137    0.022278    0.033263    0.520340 v _135_/Y (sg13g2_nor2_1)
                                                         _105_ (net)
                      0.022279    0.000298    0.520638 v _174_/A (sg13g2_nand2_1)
     1    0.003755    0.025242    0.031629    0.552267 ^ _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.025243    0.000275    0.552542 ^ _175_/B (sg13g2_nand2_1)
     1    0.004840    0.038473    0.053150    0.605692 v _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.038476    0.000357    0.606049 v output22/A (sg13g2_buf_2)
     1    0.055004    0.093435    0.138521    0.744570 v output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.093710    0.004157    0.748727 v sine_out[26] (out)
                                              0.748727   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.748727   data arrival time
---------------------------------------------------------------------------------------------
                                              0.598727   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016495    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001855    0.000927    0.000927 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023872    0.024012    0.056414    0.057342 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024025    0.000956    0.058297 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.025612    0.025813    0.067878    0.126175 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.025818    0.000593    0.126768 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008888    0.036109    0.176867    0.303635 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.036112    0.000363    0.303998 v fanout67/A (sg13g2_buf_8)
     8    0.055502    0.036256    0.086741    0.390739 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.039661    0.008438    0.399177 v _151_/B (sg13g2_nand2_2)
     5    0.024967    0.060393    0.067039    0.466215 ^ _151_/Y (sg13g2_nand2_2)
                                                         _117_ (net)
                      0.060427    0.001180    0.467396 ^ _166_/B (sg13g2_nor2_1)
     1    0.003074    0.024935    0.039330    0.506726 v _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.024935    0.000122    0.506848 v _167_/B (sg13g2_nor2_1)
     1    0.007922    0.081274    0.078197    0.585045 ^ _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.081282    0.000663    0.585708 ^ output19/A (sg13g2_buf_2)
     1    0.054012    0.116881    0.164722    0.750430 ^ output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.117074    0.003881    0.754311 ^ sine_out[23] (out)
                                              0.754311   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.754311   data arrival time
---------------------------------------------------------------------------------------------
                                              0.604311   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016495    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001855    0.000927    0.000927 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023872    0.024012    0.056414    0.057342 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024022    0.000833    0.058175 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023190    0.024738    0.066946    0.125120 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024745    0.000721    0.125842 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002515    0.022578    0.163648    0.289490 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.022578    0.000176    0.289667 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009349    0.057232    0.375954    0.665620 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057232    0.000384    0.666004 ^ fanout76/A (sg13g2_buf_8)
     7    0.051346    0.038786    0.092685    0.758689 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.039184    0.002917    0.761605 ^ _128_/A (sg13g2_inv_2)
     5    0.037836    0.068212    0.068934    0.830539 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.068410    0.002986    0.833526 v _293_/D (sg13g2_dfrbpq_1)
                                              0.833526   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016495    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001855    0.000927    0.000927 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023872    0.024012    0.056414    0.057342 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024022    0.000833    0.058175 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023190    0.024738    0.066946    0.125120 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024745    0.000721    0.125842 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.275842   clock uncertainty
                                  0.000000    0.275842   clock reconvergence pessimism
                                 -0.048739    0.227103   library hold time
                                              0.227103   data required time
---------------------------------------------------------------------------------------------
                                              0.227103   data required time
                                             -0.833526   data arrival time
---------------------------------------------------------------------------------------------
                                              0.606423   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016495    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001855    0.000927    0.000927 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023872    0.024012    0.056414    0.057342 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024025    0.000956    0.058297 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.025612    0.025813    0.067878    0.126175 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.025819    0.000646    0.126821 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.024050    0.060420    0.206560    0.333381 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060444    0.001159    0.334540 ^ fanout55/A (sg13g2_buf_8)
     8    0.045841    0.036274    0.092745    0.427285 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.037022    0.004104    0.431389 ^ _130_/B (sg13g2_nor2_1)
     2    0.017627    0.063717    0.068627    0.500016 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.063783    0.001716    0.501732 v _136_/B (sg13g2_nand2b_2)
     4    0.022781    0.061440    0.068022    0.569754 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.061506    0.001076    0.570830 ^ _278_/A (sg13g2_nor2_1)
     1    0.004830    0.033163    0.050226    0.621056 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.033164    0.000337    0.621394 v output33/A (sg13g2_buf_2)
     1    0.052367    0.089394    0.133498    0.754891 v output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.089592    0.003457    0.758348 v sine_out[6] (out)
                                              0.758348   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.758348   data arrival time
---------------------------------------------------------------------------------------------
                                              0.608348   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016495    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001855    0.000927    0.000927 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023872    0.024012    0.056414    0.057342 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024022    0.000833    0.058175 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023190    0.024738    0.066946    0.125120 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024749    0.000923    0.126043 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009587    0.048421    0.183914    0.309957 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.048433    0.000755    0.310712 ^ fanout71/A (sg13g2_buf_8)
     8    0.058260    0.041972    0.090691    0.401403 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.042845    0.004653    0.406056 ^ _140_/B (sg13g2_nor2_2)
     5    0.037341    0.067257    0.074517    0.480573 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.067453    0.002997    0.483570 v _169_/A (sg13g2_nand2_1)
     1    0.005559    0.040091    0.051450    0.535020 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.040094    0.000613    0.535633 ^ _170_/B (sg13g2_nand2_1)
     1    0.008414    0.059166    0.073454    0.609088 v _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.059176    0.000627    0.609715 v output20/A (sg13g2_buf_2)
     1    0.053382    0.091092    0.146851    0.756566 v output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.091380    0.003901    0.760467 v sine_out[24] (out)
                                              0.760467   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.760467   data arrival time
---------------------------------------------------------------------------------------------
                                              0.610467   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016495    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001855    0.000927    0.000927 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023872    0.024012    0.056414    0.057342 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024025    0.000956    0.058297 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.025612    0.025813    0.067878    0.126175 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.025819    0.000646    0.126821 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.024050    0.060420    0.206560    0.333381 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060444    0.001159    0.334540 ^ fanout55/A (sg13g2_buf_8)
     8    0.045841    0.036274    0.092745    0.427285 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.037022    0.004104    0.431389 ^ _130_/B (sg13g2_nor2_1)
     2    0.017627    0.063717    0.068627    0.500016 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.063783    0.001716    0.501732 v _136_/B (sg13g2_nand2b_2)
     4    0.022781    0.061440    0.068022    0.569754 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.061575    0.001925    0.571679 ^ _279_/A (sg13g2_nor2_1)
     1    0.009336    0.045533    0.062628    0.634307 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.045556    0.000809    0.635116 v output34/A (sg13g2_buf_2)
     1    0.052181    0.088604    0.140638    0.775754 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.088632    0.001494    0.777248 v sine_out[7] (out)
                                              0.777248   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.777248   data arrival time
---------------------------------------------------------------------------------------------
                                              0.627248   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016495    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001855    0.000927    0.000927 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023872    0.024012    0.056414    0.057342 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024025    0.000956    0.058297 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.025612    0.025813    0.067878    0.126175 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.025819    0.000646    0.126821 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.024050    0.060420    0.206560    0.333381 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060444    0.001159    0.334540 ^ fanout55/A (sg13g2_buf_8)
     8    0.045841    0.036274    0.092745    0.427285 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.037022    0.004104    0.431389 ^ _130_/B (sg13g2_nor2_1)
     2    0.017627    0.063717    0.068627    0.500016 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.063783    0.001716    0.501732 v _136_/B (sg13g2_nand2b_2)
     4    0.022781    0.061440    0.068022    0.569754 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.061571    0.001889    0.571644 ^ _277_/A (sg13g2_nor2_1)
     1    0.010037    0.047581    0.064571    0.636215 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.047604    0.000830    0.637045 v output32/A (sg13g2_buf_2)
     1    0.052581    0.089791    0.140558    0.777603 v output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.090054    0.003675    0.781278 v sine_out[5] (out)
                                              0.781278   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.781278   data arrival time
---------------------------------------------------------------------------------------------
                                              0.631278   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016495    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001855    0.000927    0.000927 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023872    0.024012    0.056414    0.057342 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024025    0.000956    0.058297 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.025612    0.025813    0.067878    0.126175 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.025818    0.000593    0.126768 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009175    0.046875    0.183423    0.310191 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.046878    0.000375    0.310566 ^ fanout67/A (sg13g2_buf_8)
     8    0.056882    0.041332    0.087529    0.398095 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.043038    0.006229    0.404324 ^ fanout66/A (sg13g2_buf_8)
     8    0.037018    0.031544    0.080931    0.485255 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.031927    0.002610    0.487866 ^ _183_/A (sg13g2_and2_1)
     2    0.007988    0.044440    0.093157    0.581023 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.044440    0.000243    0.581266 ^ _184_/A2 (sg13g2_a21oi_1)
     1    0.003921    0.030745    0.065885    0.647152 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.030746    0.000275    0.647426 v output25/A (sg13g2_buf_2)
     1    0.054004    0.091220    0.135457    0.782883 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.091293    0.001640    0.784523 v sine_out[29] (out)
                                              0.784523   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.784523   data arrival time
---------------------------------------------------------------------------------------------
                                              0.634523   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016495    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001855    0.000927    0.000927 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023872    0.024012    0.056414    0.057342 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024025    0.000956    0.058297 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.025612    0.025813    0.067878    0.126175 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.025818    0.000593    0.126768 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009175    0.046875    0.183423    0.310191 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.046878    0.000375    0.310566 ^ fanout67/A (sg13g2_buf_8)
     8    0.056882    0.041332    0.087529    0.398095 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.043038    0.006229    0.404324 ^ fanout66/A (sg13g2_buf_8)
     8    0.037018    0.031544    0.080931    0.485255 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.031927    0.002610    0.487866 ^ _183_/A (sg13g2_and2_1)
     2    0.007988    0.044440    0.093157    0.581023 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.044442    0.000389    0.581412 ^ _186_/A1 (sg13g2_a21oi_1)
     1    0.005038    0.033573    0.066899    0.648311 v _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.033585    0.000334    0.648645 v output27/A (sg13g2_buf_2)
     1    0.053473    0.091147    0.133252    0.781897 v output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.091706    0.005817    0.787714 v sine_out[30] (out)
                                              0.787714   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.787714   data arrival time
---------------------------------------------------------------------------------------------
                                              0.637714   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016495    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001855    0.000927    0.000927 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023872    0.024012    0.056414    0.057342 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024025    0.000956    0.058297 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.025612    0.025813    0.067878    0.126175 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.025819    0.000646    0.126821 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.024050    0.060420    0.206560    0.333381 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060444    0.001159    0.334540 ^ fanout55/A (sg13g2_buf_8)
     8    0.045841    0.036274    0.092745    0.427285 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.037022    0.004104    0.431389 ^ _130_/B (sg13g2_nor2_1)
     2    0.017627    0.063717    0.068627    0.500016 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.063783    0.001716    0.501732 v _136_/B (sg13g2_nand2b_2)
     4    0.022781    0.061440    0.068022    0.569754 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.061580    0.001980    0.571735 ^ _276_/A (sg13g2_nor2_1)
     1    0.012616    0.055489    0.071549    0.643283 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.055523    0.001115    0.644399 v output31/A (sg13g2_buf_2)
     1    0.052931    0.090373    0.144770    0.789168 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.090629    0.003641    0.792809 v sine_out[4] (out)
                                              0.792809   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.792809   data arrival time
---------------------------------------------------------------------------------------------
                                              0.642809   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016495    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001855    0.000927    0.000927 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023872    0.024012    0.056414    0.057342 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024025    0.000956    0.058297 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.025612    0.025813    0.067878    0.126175 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.025818    0.000593    0.126768 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008888    0.036109    0.176867    0.303635 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.036112    0.000363    0.303998 v fanout67/A (sg13g2_buf_8)
     8    0.055502    0.036256    0.086741    0.390739 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.038110    0.006048    0.396787 v fanout66/A (sg13g2_buf_8)
     8    0.036370    0.028785    0.083951    0.480738 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.029130    0.002537    0.483275 v _150_/B (sg13g2_and2_1)
     3    0.012547    0.048367    0.095027    0.578302 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.048379    0.000760    0.579062 v _165_/A1 (sg13g2_a21oi_1)
     1    0.003274    0.043910    0.070302    0.649363 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.043910    0.000241    0.649604 ^ output18/A (sg13g2_buf_2)
     1    0.052537    0.113899    0.144355    0.793959 ^ output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.114065    0.003559    0.797518 ^ sine_out[22] (out)
                                              0.797518   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.797518   data arrival time
---------------------------------------------------------------------------------------------
                                              0.647518   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016495    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001855    0.000927    0.000927 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023872    0.024012    0.056414    0.057342 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024025    0.000956    0.058297 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.025612    0.025813    0.067878    0.126175 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.025818    0.000593    0.126768 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008888    0.036109    0.176867    0.303635 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.036112    0.000363    0.303998 v fanout67/A (sg13g2_buf_8)
     8    0.055502    0.036256    0.086741    0.390739 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.038110    0.006048    0.396787 v fanout66/A (sg13g2_buf_8)
     8    0.036370    0.028785    0.083951    0.480738 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.029130    0.002537    0.483275 v _150_/B (sg13g2_and2_1)
     3    0.012547    0.048367    0.095027    0.578302 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.048377    0.000695    0.578996 v _164_/A1 (sg13g2_a21oi_1)
     1    0.003809    0.046723    0.073535    0.652532 ^ _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.046723    0.000150    0.652681 ^ output17/A (sg13g2_buf_2)
     1    0.053255    0.115347    0.146742    0.799424 ^ output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.115513    0.003585    0.803009 ^ sine_out[21] (out)
                                              0.803009   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.803009   data arrival time
---------------------------------------------------------------------------------------------
                                              0.653009   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016495    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001855    0.000927    0.000927 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023872    0.024012    0.056414    0.057342 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024025    0.000956    0.058297 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.025612    0.025813    0.067878    0.126175 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.025818    0.000593    0.126768 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009175    0.046875    0.183423    0.310191 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.046878    0.000375    0.310566 ^ fanout67/A (sg13g2_buf_8)
     8    0.056882    0.041332    0.087529    0.398095 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.043700    0.007436    0.405531 ^ _178_/A1 (sg13g2_a21oi_1)
     1    0.008165    0.034344    0.080249    0.485780 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.034374    0.000812    0.486593 v _179_/B (sg13g2_nand2_1)
     2    0.014939    0.073359    0.072838    0.559431 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.073405    0.001491    0.560922 ^ _180_/B (sg13g2_nand2_1)
     1    0.010392    0.072974    0.094819    0.655741 v _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.072974    0.000400    0.656141 v output24/A (sg13g2_buf_2)
     1    0.053904    0.091373    0.155484    0.811625 v output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.091421    0.001950    0.813574 v sine_out[28] (out)
                                              0.813574   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.813574   data arrival time
---------------------------------------------------------------------------------------------
                                              0.663574   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016495    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001855    0.000927    0.000927 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023872    0.024012    0.056414    0.057342 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024022    0.000833    0.058175 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023190    0.024738    0.066946    0.125120 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024749    0.000923    0.126043 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009587    0.048421    0.183914    0.309957 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.048433    0.000755    0.310712 ^ fanout71/A (sg13g2_buf_8)
     8    0.058260    0.041972    0.090691    0.401403 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.042845    0.004653    0.406056 ^ _140_/B (sg13g2_nor2_2)
     5    0.037341    0.067257    0.074517    0.480573 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.067505    0.003353    0.483926 v _144_/A (sg13g2_nand2_1)
     2    0.009814    0.055862    0.066144    0.550071 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.055872    0.000578    0.550648 ^ _145_/B (sg13g2_nand2_1)
     1    0.014417    0.093717    0.104766    0.655414 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.093784    0.002082    0.657496 v output9/A (sg13g2_buf_2)
     1    0.052091    0.088811    0.163722    0.821219 v output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.088843    0.001584    0.822803 v sine_out[14] (out)
                                              0.822803   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.822803   data arrival time
---------------------------------------------------------------------------------------------
                                              0.672803   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016495    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001855    0.000927    0.000927 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023872    0.024012    0.056414    0.057342 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024025    0.000956    0.058297 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.025612    0.025813    0.067878    0.126175 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.025819    0.000646    0.126821 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.024050    0.060420    0.206560    0.333381 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060444    0.001159    0.334540 ^ fanout55/A (sg13g2_buf_8)
     8    0.045841    0.036274    0.092745    0.427285 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.036841    0.003478    0.430763 ^ _143_/A (sg13g2_nor2_1)
     2    0.011701    0.047989    0.057968    0.488730 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.048000    0.000605    0.489335 v _147_/A (sg13g2_nand2_1)
     2    0.019665    0.092015    0.089742    0.579077 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.092073    0.001925    0.581002 ^ _149_/B (sg13g2_nand2_1)
     1    0.013868    0.093960    0.117582    0.698585 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.094011    0.001311    0.699895 v output10/A (sg13g2_buf_2)
     1    0.052085    0.088804    0.163822    0.863717 v output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.088836    0.001589    0.865306 v sine_out[15] (out)
                                              0.865306   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.865306   data arrival time
---------------------------------------------------------------------------------------------
                                              0.715306   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016495    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001855    0.000927    0.000927 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023872    0.024012    0.056414    0.057342 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024022    0.000833    0.058175 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023190    0.024738    0.066946    0.125120 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024749    0.000923    0.126043 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009301    0.037263    0.177165    0.303208 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.037279    0.000730    0.303938 v fanout71/A (sg13g2_buf_8)
     8    0.056599    0.036421    0.089470    0.393408 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.037053    0.003633    0.397041 v fanout70/A (sg13g2_buf_8)
     8    0.043429    0.031221    0.085520    0.482561 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.031597    0.002430    0.484991 v _146_/B1 (sg13g2_o21ai_1)
     4    0.022382    0.118570    0.106538    0.591529 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.118599    0.001533    0.593062 ^ _171_/A (sg13g2_nand2_1)
     1    0.007650    0.062893    0.091709    0.684771 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.062898    0.000616    0.685387 v _172_/B (sg13g2_nand2_1)
     1    0.006079    0.043210    0.057698    0.743085 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.043214    0.000389    0.743475 ^ output21/A (sg13g2_buf_2)
     1    0.054122    0.116481    0.147388    0.890862 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.116529    0.001948    0.892810 ^ sine_out[25] (out)
                                              0.892810   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.892810   data arrival time
---------------------------------------------------------------------------------------------
                                              0.742810   slack (MET)



