#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Jul  7 15:30:29 2022
# Process ID: 59700
# Current directory: /home/raesangur/github/ppu
# Command line: vivado
# Log file: /home/raesangur/github/ppu/vivado.log
# Journal file: /home/raesangur/github/ppu/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/raesangur/github/ppu/vivado/vivado.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/raesangur/github/ppu/vivado/vivado.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/share/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/raesangur/github/ppu/vivado/vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ppu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/raesangur/github/ppu/vivado/vivado.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj ppu_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/raesangur/github/ppu/vivado/vivado.sim/sim_1/behav/xsim'
xelab -wto b3efa2b100c3434d993a9e48abd21125 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ppu_behav xil_defaultlib.ppu -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /usr/share/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto b3efa2b100c3434d993a9e48abd21125 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ppu_behav xil_defaultlib.ppu -log elaborate.log 
Using 8 slave threads.
ERROR: [VRFC 10-3006] '/home/raesangur/github/ppu/vivado/vivado.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/ppu.vdb' needs to be re-saved since 'xil_defaultlib.ppu_package' changed
ERROR: [VRFC 10-3032] 'xil_defaultlib.ppu' failed to restore
ERROR: [XSIM 43-3225] Cannot find design unit xil_defaultlib.ppu in library work located at xsim.dir/work.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/raesangur/github/ppu/vivado/vivado.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/raesangur/github/ppu/vivado/vivado.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_project
open_project /home/raesangur/github/ppu/vivado/vivado.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/raesangur/github/ppu/vivado/vivado.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/share/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/raesangur/github/ppu/vivado/vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ppu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/raesangur/github/ppu/vivado/vivado.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj ppu_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/ppu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ppu'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/raesangur/github/ppu/vivado/vivado.sim/sim_1/behav/xsim'
xelab -wto b3efa2b100c3434d993a9e48abd21125 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ppu_behav xil_defaultlib.ppu -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /usr/share/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto b3efa2b100c3434d993a9e48abd21125 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ppu_behav xil_defaultlib.ppu -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2904] 'vector_cc' already imposes an index constraint [/home/raesangur/github/ppu/ppu_package.vhd:17]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit ppu in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/raesangur/github/ppu/vivado/vivado.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/raesangur/github/ppu/vivado/vivado.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/raesangur/github/ppu/vivado/vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ppu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/raesangur/github/ppu/vivado/vivado.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj ppu_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/ppu_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/ppu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ppu'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/raesangur/github/ppu/vivado/vivado.sim/sim_1/behav/xsim'
xelab -wto b3efa2b100c3434d993a9e48abd21125 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ppu_behav xil_defaultlib.ppu -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /usr/share/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto b3efa2b100c3434d993a9e48abd21125 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ppu_behav xil_defaultlib.ppu -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2904] 'vector_cc' already imposes an index constraint [/home/raesangur/github/ppu/ppu_package.vhd:17]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit ppu in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/raesangur/github/ppu/vivado/vivado.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/raesangur/github/ppu/vivado/vivado.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property file_type {VHDL 2008} [get_files  /home/raesangur/github/ppu/ppu_package.vhd]
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jul  7 20:58:35 2022...
