{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79935,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79997,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000648787,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000707727,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 2.58096e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000707727,
	"finish__design__instance__count__class:macro": 2,
	"finish__design__instance__count__class:antenna_cell": 64,
	"finish__design__instance__count__class:clock_buffer": 196,
	"finish__design__instance__count__class:timing_repair_buffer": 1989,
	"finish__design__instance__count__class:inverter": 110,
	"finish__design__instance__count__class:clock_inverter": 54,
	"finish__design__instance__count__class:sequential_cell": 1274,
	"finish__design__instance__count__class:multi_input_combinational_cell": 5031,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 4.26424,
	"finish__clock__skew__setup": 0.550258,
	"finish__clock__skew__hold": 0.860286,
	"finish__timing__drv__max_slew_limit": 0.0401745,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.776329,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.010065,
	"finish__power__switching__total": 0.00664537,
	"finish__power__leakage__total": 3.52127e-08,
	"finish__power__total": 0.0167104,
	"finish__design__io": 7,
	"finish__design__die__area": 2.56e+06,
	"finish__design__core__area": 2.459e+06,
	"finish__design__instance__count": 32605,
	"finish__design__instance__area": 776483,
	"finish__design__instance__count__stdcell": 32603,
	"finish__design__instance__area__stdcell": 114378,
	"finish__design__instance__count__macros": 2,
	"finish__design__instance__area__macros": 662104,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.315772,
	"finish__design__instance__utilization__stdcell": 0.0636534,
	"finish__design__rows": 793,
	"finish__design__rows:unithd": 793,
	"finish__design__sites": 1427888,
	"finish__design__sites:unithd": 1427888,
	"finish__flow__warnings__count": 0,
	"finish__flow__errors__count": 0
}