// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
// Date        : Thu Jun 19 22:05:04 2025
// Host        : GV-LAPTOP-LOQ running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               c:/Users/gvenit/Projects/PhD/kan-fpga/vivado/KanAccelerator/KanAccelerator.gen/sources_1/bd/KanTop/ip/KanTop_KanAcceleratorWrapper_0_0/KanTop_KanAcceleratorWrapper_0_0_sim_netlist.v
// Design      : KanTop_KanAcceleratorWrapper_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z007sclg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "KanTop_KanAcceleratorWrapper_0_0,KanAcceleratorWrapper,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "module_ref" *) 
(* X_CORE_INFO = "KanAcceleratorWrapper,Vivado 2022.1" *) 
(* NotValidForBitStream *)
module KanTop_KanAcceleratorWrapper_0_0
   (fsm_clk,
    fsm_rst,
    core_clk,
    core_rst,
    operation_busy,
    operation_complete,
    operation_error,
    locked,
    pl2ps_intr,
    s_axil_ctrl_awaddr,
    s_axil_ctrl_awprot,
    s_axil_ctrl_awvalid,
    s_axil_ctrl_awready,
    s_axil_ctrl_wdata,
    s_axil_ctrl_wstrb,
    s_axil_ctrl_wvalid,
    s_axil_ctrl_wready,
    s_axil_ctrl_bresp,
    s_axil_ctrl_bvalid,
    s_axil_ctrl_bready,
    s_axil_ctrl_araddr,
    s_axil_ctrl_arprot,
    s_axil_ctrl_arvalid,
    s_axil_ctrl_arready,
    s_axil_ctrl_rdata,
    s_axil_ctrl_rresp,
    s_axil_ctrl_rvalid,
    s_axil_ctrl_rready,
    s00_axil_data_aclk,
    s00_axil_data_areset,
    s00_axil_data_awaddr,
    s00_axil_data_awprot,
    s00_axil_data_awvalid,
    s00_axil_data_awready,
    s00_axil_data_wdata,
    s00_axil_data_wstrb,
    s00_axil_data_wvalid,
    s00_axil_data_wready,
    s00_axil_data_bresp,
    s00_axil_data_bvalid,
    s00_axil_data_bready,
    s00_axil_data_araddr,
    s00_axil_data_arprot,
    s00_axil_data_arvalid,
    s00_axil_data_arready,
    s00_axil_data_rdata,
    s00_axil_data_rresp,
    s00_axil_data_rvalid,
    s00_axil_data_rready,
    s_axil_grid_aclk,
    s_axil_grid_areset,
    s_axil_grid_awaddr,
    s_axil_grid_awprot,
    s_axil_grid_awvalid,
    s_axil_grid_awready,
    s_axil_grid_wdata,
    s_axil_grid_wstrb,
    s_axil_grid_wvalid,
    s_axil_grid_wready,
    s_axil_grid_bresp,
    s_axil_grid_bvalid,
    s_axil_grid_bready,
    s_axil_grid_araddr,
    s_axil_grid_arprot,
    s_axil_grid_arvalid,
    s_axil_grid_arready,
    s_axil_grid_rdata,
    s_axil_grid_rresp,
    s_axil_grid_rvalid,
    s_axil_grid_rready,
    s_axil_scle_aclk,
    s_axil_scle_areset,
    s_axil_scle_awaddr,
    s_axil_scle_awprot,
    s_axil_scle_awvalid,
    s_axil_scle_awready,
    s_axil_scle_wdata,
    s_axil_scle_wstrb,
    s_axil_scle_wvalid,
    s_axil_scle_wready,
    s_axil_scle_bresp,
    s_axil_scle_bvalid,
    s_axil_scle_bready,
    s_axil_scle_araddr,
    s_axil_scle_arprot,
    s_axil_scle_arvalid,
    s_axil_scle_arready,
    s_axil_scle_rdata,
    s_axil_scle_rresp,
    s_axil_scle_rvalid,
    s_axil_scle_rready,
    s_axis_wght_aclk,
    s_axis_wght_areset,
    s_axis_wght_tdata,
    s_axis_wght_tkeep,
    s_axis_wght_tvalid,
    s_axis_wght_tready,
    s_axis_wght_tlast,
    s_axis_wght_tid,
    s_axis_wght_tdest,
    s_axis_wght_tuser,
    m_axis_rslt_aclk,
    m_axis_rslt_areset,
    m_axis_rslt_tdata,
    m_axis_rslt_tkeep,
    m_axis_rslt_tvalid,
    m_axis_rslt_tready,
    m_axis_rslt_tlast,
    m_axis_rslt_tid,
    m_axis_rslt_tdest,
    m_axis_rslt_tuser);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 fsm_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME fsm_clk, ASSOCIATED_RESET fsm_rst, ASSOCIATED_BUSIF s_axil_ctrl, FREQ_HZ 6.25e+07, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN KanTop_processing_system7_0_0_FCLK_CLK2, INSERT_VIP 0" *) input fsm_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 fsm_rst RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME fsm_rst, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input fsm_rst;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 core_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME core_clk, ASSOCIATED_RESET core_rst, FREQ_HZ 1.25e+08, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN KanTop_processing_system7_0_0_FCLK_CLK1, INSERT_VIP 0" *) input core_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 core_rst RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME core_rst, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) output core_rst;
  output operation_busy;
  output operation_complete;
  output operation_error;
  output locked;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 pl2ps_intr INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME pl2ps_intr, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output pl2ps_intr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_ctrl AWADDR" *) (* X_INTERFACE_PARAMETER = "READ_WRITE_MODE READ_WRITE,PROTOCOL AXI4LITE,DATA_WIDTH 32" *) input [5:0]s_axil_ctrl_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_ctrl AWPROT" *) input [2:0]s_axil_ctrl_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_ctrl AWVALID" *) input s_axil_ctrl_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_ctrl AWREADY" *) output s_axil_ctrl_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_ctrl WDATA" *) input [31:0]s_axil_ctrl_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_ctrl WSTRB" *) input [3:0]s_axil_ctrl_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_ctrl WVALID" *) input s_axil_ctrl_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_ctrl WREADY" *) output s_axil_ctrl_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_ctrl BRESP" *) output [1:0]s_axil_ctrl_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_ctrl BVALID" *) output s_axil_ctrl_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_ctrl BREADY" *) input s_axil_ctrl_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_ctrl ARADDR" *) input [5:0]s_axil_ctrl_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_ctrl ARPROT" *) input [2:0]s_axil_ctrl_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_ctrl ARVALID" *) input s_axil_ctrl_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_ctrl ARREADY" *) output s_axil_ctrl_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_ctrl RDATA" *) output [31:0]s_axil_ctrl_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_ctrl RRESP" *) output [1:0]s_axil_ctrl_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_ctrl RVALID" *) output s_axil_ctrl_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_ctrl RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axil_ctrl, READ_WRITE_MODE READ_WRITE, PROTOCOL AXI4LITE, DATA_WIDTH 32, FREQ_HZ 6.25e+07, ID_WIDTH 0, ADDR_WIDTH 6, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN KanTop_processing_system7_0_0_FCLK_CLK2, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axil_ctrl_rready;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 s00_axil_data_aclk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s00_axil_data_aclk, ASSOCIATED_BUSIF s00_axil_data, ASSOCIATED_RESET s00_axil_data_areset, FREQ_HZ 1.25e+08, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN KanTop_processing_system7_0_0_FCLK_CLK1, INSERT_VIP 0" *) input s00_axil_data_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 s00_axil_data_areset RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s00_axil_data_areset, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input s00_axil_data_areset;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axil_data AWADDR" *) (* X_INTERFACE_PARAMETER = "READ_WRITE_MODE READ_WRITE,PROTOCOL AXI4LITE" *) input [13:0]s00_axil_data_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axil_data AWPROT" *) input [2:0]s00_axil_data_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axil_data AWVALID" *) input s00_axil_data_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axil_data AWREADY" *) output s00_axil_data_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axil_data WDATA" *) input [31:0]s00_axil_data_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axil_data WSTRB" *) input [3:0]s00_axil_data_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axil_data WVALID" *) input s00_axil_data_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axil_data WREADY" *) output s00_axil_data_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axil_data BRESP" *) output [1:0]s00_axil_data_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axil_data BVALID" *) output s00_axil_data_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axil_data BREADY" *) input s00_axil_data_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axil_data ARADDR" *) input [13:0]s00_axil_data_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axil_data ARPROT" *) input [2:0]s00_axil_data_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axil_data ARVALID" *) input s00_axil_data_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axil_data ARREADY" *) output s00_axil_data_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axil_data RDATA" *) output [31:0]s00_axil_data_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axil_data RRESP" *) output [1:0]s00_axil_data_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axil_data RVALID" *) output s00_axil_data_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axil_data RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s00_axil_data, READ_WRITE_MODE READ_WRITE, PROTOCOL AXI4LITE, DATA_WIDTH 32, FREQ_HZ 1.25e+08, ID_WIDTH 0, ADDR_WIDTH 14, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN KanTop_processing_system7_0_0_FCLK_CLK1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s00_axil_data_rready;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 s_axil_grid_aclk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axil_grid_aclk, ASSOCIATED_BUSIF s_axil_grid, ASSOCIATED_RESET s_axil_grid_areset, FREQ_HZ 1.25e+08, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN KanTop_processing_system7_0_0_FCLK_CLK1, INSERT_VIP 0" *) input s_axil_grid_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 s_axil_grid_areset RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axil_grid_areset, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input s_axil_grid_areset;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_grid AWADDR" *) (* X_INTERFACE_PARAMETER = "READ_WRITE_MODE READ_WRITE,PROTOCOL AXI4LITE" *) input [3:0]s_axil_grid_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_grid AWPROT" *) input [2:0]s_axil_grid_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_grid AWVALID" *) input s_axil_grid_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_grid AWREADY" *) output s_axil_grid_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_grid WDATA" *) input [31:0]s_axil_grid_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_grid WSTRB" *) input [3:0]s_axil_grid_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_grid WVALID" *) input s_axil_grid_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_grid WREADY" *) output s_axil_grid_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_grid BRESP" *) output [1:0]s_axil_grid_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_grid BVALID" *) output s_axil_grid_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_grid BREADY" *) input s_axil_grid_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_grid ARADDR" *) input [3:0]s_axil_grid_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_grid ARPROT" *) input [2:0]s_axil_grid_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_grid ARVALID" *) input s_axil_grid_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_grid ARREADY" *) output s_axil_grid_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_grid RDATA" *) output [31:0]s_axil_grid_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_grid RRESP" *) output [1:0]s_axil_grid_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_grid RVALID" *) output s_axil_grid_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_grid RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axil_grid, READ_WRITE_MODE READ_WRITE, PROTOCOL AXI4LITE, DATA_WIDTH 32, FREQ_HZ 1.25e+08, ID_WIDTH 0, ADDR_WIDTH 4, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN KanTop_processing_system7_0_0_FCLK_CLK1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axil_grid_rready;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 s_axil_scle_aclk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axil_scle_aclk, ASSOCIATED_BUSIF s_axil_scle, ASSOCIATED_RESET s_axil_scle_areset, FREQ_HZ 1.25e+08, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN KanTop_processing_system7_0_0_FCLK_CLK1, INSERT_VIP 0" *) input s_axil_scle_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 s_axil_scle_areset RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axil_scle_areset, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input s_axil_scle_areset;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_scle AWADDR" *) (* X_INTERFACE_PARAMETER = "READ_WRITE_MODE READ_WRITE,PROTOCOL AXI4LITE" *) input [1:0]s_axil_scle_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_scle AWPROT" *) input [2:0]s_axil_scle_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_scle AWVALID" *) input s_axil_scle_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_scle AWREADY" *) output s_axil_scle_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_scle WDATA" *) input [31:0]s_axil_scle_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_scle WSTRB" *) input [3:0]s_axil_scle_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_scle WVALID" *) input s_axil_scle_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_scle WREADY" *) output s_axil_scle_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_scle BRESP" *) output [1:0]s_axil_scle_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_scle BVALID" *) output s_axil_scle_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_scle BREADY" *) input s_axil_scle_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_scle ARADDR" *) input [1:0]s_axil_scle_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_scle ARPROT" *) input [2:0]s_axil_scle_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_scle ARVALID" *) input s_axil_scle_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_scle ARREADY" *) output s_axil_scle_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_scle RDATA" *) output [31:0]s_axil_scle_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_scle RRESP" *) output [1:0]s_axil_scle_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_scle RVALID" *) output s_axil_scle_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_scle RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axil_scle, READ_WRITE_MODE READ_WRITE, PROTOCOL AXI4LITE, DATA_WIDTH 32, FREQ_HZ 1.25e+08, ID_WIDTH 0, ADDR_WIDTH 2, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN KanTop_processing_system7_0_0_FCLK_CLK1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axil_scle_rready;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 s_axis_wght_aclk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axis_wght_aclk, ASSOCIATED_BUSIF s_axis_wght, ASSOCIATED_RESET s_axis_wght_areset, FREQ_HZ 2.5e+08, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN KanTop_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input s_axis_wght_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 s_axis_wght_areset RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axis_wght_areset, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input s_axis_wght_areset;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_wght TDATA" *) (* X_INTERFACE_PARAMETER = "HAS_TLAST 1,HAS_TSTRB 0,HAS_TREADY 1" *) input [63:0]s_axis_wght_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_wght TKEEP" *) input [7:0]s_axis_wght_tkeep;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_wght TVALID" *) input s_axis_wght_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_wght TREADY" *) output s_axis_wght_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_wght TLAST" *) input s_axis_wght_tlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_wght TID" *) input [0:0]s_axis_wght_tid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_wght TDEST" *) input [0:0]s_axis_wght_tdest;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_wght TUSER" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axis_wght, HAS_TLAST 1, HAS_TSTRB 0, HAS_TREADY 1, TDATA_NUM_BYTES 8, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TKEEP 1, FREQ_HZ 2.5e+08, PHASE 0.0, CLK_DOMAIN KanTop_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0" *) input [0:0]s_axis_wght_tuser;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 m_axis_rslt_aclk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axis_rslt_aclk, ASSOCIATED_BUSIF m_axis_rslt, ASSOCIATED_RESET m_axis_rslt_areset, FREQ_HZ 2.5e+08, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN KanTop_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input m_axis_rslt_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 m_axis_rslt_areset RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axis_rslt_areset, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input m_axis_rslt_areset;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_rslt TDATA" *) output [63:0]m_axis_rslt_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_rslt TKEEP" *) output [7:0]m_axis_rslt_tkeep;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_rslt TVALID" *) output m_axis_rslt_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_rslt TREADY" *) input m_axis_rslt_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_rslt TLAST" *) output m_axis_rslt_tlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_rslt TID" *) output [0:0]m_axis_rslt_tid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_rslt TDEST" *) output [0:0]m_axis_rslt_tdest;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_rslt TUSER" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axis_rslt, HAS_TLAST 1, HAS_TSTRB 0, HAS_TREADY 1, TDATA_NUM_BYTES 8, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TKEEP 1, FREQ_HZ 2.5e+08, PHASE 0.0, CLK_DOMAIN KanTop_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0" *) output [0:0]m_axis_rslt_tuser;

  wire \<const0> ;
  wire core_clk;
  wire core_rst;
  wire \data_reg_reg[2][0]_srl4_i_5__0_n_0 ;
  wire \data_reg_reg[2][0]_srl4_i_5_n_0 ;
  wire \data_reg_reg[2][0]_srl4_i_6__0_n_0 ;
  wire \data_reg_reg[2][0]_srl4_i_6_n_0 ;
  wire \data_reg_reg[2][10]_srl4_i_2__0_n_0 ;
  wire \data_reg_reg[2][10]_srl4_i_2_n_0 ;
  wire \data_reg_reg[2][11]_srl4_i_2__0_n_0 ;
  wire \data_reg_reg[2][11]_srl4_i_2_n_0 ;
  wire \data_reg_reg[2][12]_srl4_i_2__0_n_0 ;
  wire \data_reg_reg[2][12]_srl4_i_2_n_0 ;
  wire \data_reg_reg[2][13]_srl4_i_2__0_n_0 ;
  wire \data_reg_reg[2][13]_srl4_i_2_n_0 ;
  wire \data_reg_reg[2][14]_srl4_i_2__0_n_0 ;
  wire \data_reg_reg[2][14]_srl4_i_2_n_0 ;
  wire \data_reg_reg[2][15]_srl4_i_2__0_n_0 ;
  wire \data_reg_reg[2][15]_srl4_i_2_n_0 ;
  wire \data_reg_reg[2][1]_srl4_i_2__0_n_0 ;
  wire \data_reg_reg[2][1]_srl4_i_2_n_0 ;
  wire \data_reg_reg[2][2]_srl4_i_2__0_n_0 ;
  wire \data_reg_reg[2][2]_srl4_i_2_n_0 ;
  wire \data_reg_reg[2][3]_srl4_i_2__0_n_0 ;
  wire \data_reg_reg[2][3]_srl4_i_2_n_0 ;
  wire \data_reg_reg[2][4]_srl4_i_2__0_n_0 ;
  wire \data_reg_reg[2][4]_srl4_i_2_n_0 ;
  wire \data_reg_reg[2][5]_srl4_i_2__0_n_0 ;
  wire \data_reg_reg[2][5]_srl4_i_2_n_0 ;
  wire \data_reg_reg[2][6]_srl4_i_2__0_n_0 ;
  wire \data_reg_reg[2][6]_srl4_i_2_n_0 ;
  wire \data_reg_reg[2][7]_srl4_i_2__0_n_0 ;
  wire \data_reg_reg[2][7]_srl4_i_2_n_0 ;
  wire \data_reg_reg[2][8]_srl4_i_2__0_n_0 ;
  wire \data_reg_reg[2][8]_srl4_i_2_n_0 ;
  wire \data_reg_reg[2][9]_srl4_i_2__0_n_0 ;
  wire \data_reg_reg[2][9]_srl4_i_2_n_0 ;
  wire fsm_clk;
  wire fsm_rst;
  wire inst_n_0;
  wire inst_n_1;
  wire inst_n_10;
  wire inst_n_100;
  wire inst_n_101;
  wire inst_n_102;
  wire inst_n_103;
  wire inst_n_104;
  wire inst_n_105;
  wire inst_n_106;
  wire inst_n_107;
  wire inst_n_108;
  wire inst_n_109;
  wire inst_n_11;
  wire inst_n_110;
  wire inst_n_111;
  wire inst_n_112;
  wire inst_n_113;
  wire inst_n_114;
  wire inst_n_115;
  wire inst_n_116;
  wire inst_n_117;
  wire inst_n_118;
  wire inst_n_119;
  wire inst_n_12;
  wire inst_n_120;
  wire inst_n_121;
  wire inst_n_122;
  wire inst_n_123;
  wire inst_n_124;
  wire inst_n_125;
  wire inst_n_126;
  wire inst_n_127;
  wire inst_n_128;
  wire inst_n_129;
  wire inst_n_13;
  wire inst_n_130;
  wire inst_n_131;
  wire inst_n_132;
  wire inst_n_133;
  wire inst_n_134;
  wire inst_n_135;
  wire inst_n_14;
  wire inst_n_142;
  wire inst_n_143;
  wire inst_n_144;
  wire inst_n_145;
  wire inst_n_146;
  wire inst_n_147;
  wire inst_n_148;
  wire inst_n_149;
  wire inst_n_15;
  wire inst_n_150;
  wire inst_n_151;
  wire inst_n_152;
  wire inst_n_153;
  wire inst_n_154;
  wire inst_n_155;
  wire inst_n_156;
  wire inst_n_157;
  wire inst_n_158;
  wire inst_n_159;
  wire inst_n_16;
  wire inst_n_160;
  wire inst_n_161;
  wire inst_n_162;
  wire inst_n_163;
  wire inst_n_164;
  wire inst_n_165;
  wire inst_n_166;
  wire inst_n_167;
  wire inst_n_168;
  wire inst_n_169;
  wire inst_n_17;
  wire inst_n_170;
  wire inst_n_171;
  wire inst_n_172;
  wire inst_n_173;
  wire inst_n_174;
  wire inst_n_175;
  wire inst_n_176;
  wire inst_n_177;
  wire inst_n_178;
  wire inst_n_179;
  wire inst_n_18;
  wire inst_n_180;
  wire inst_n_181;
  wire inst_n_182;
  wire inst_n_183;
  wire inst_n_184;
  wire inst_n_185;
  wire inst_n_186;
  wire inst_n_187;
  wire inst_n_188;
  wire inst_n_189;
  wire inst_n_19;
  wire inst_n_190;
  wire inst_n_191;
  wire inst_n_192;
  wire inst_n_193;
  wire inst_n_194;
  wire inst_n_195;
  wire inst_n_196;
  wire inst_n_197;
  wire inst_n_198;
  wire inst_n_199;
  wire inst_n_2;
  wire inst_n_20;
  wire inst_n_200;
  wire inst_n_201;
  wire inst_n_202;
  wire inst_n_203;
  wire inst_n_204;
  wire inst_n_205;
  wire inst_n_206;
  wire inst_n_21;
  wire inst_n_213;
  wire inst_n_214;
  wire inst_n_215;
  wire inst_n_216;
  wire inst_n_217;
  wire inst_n_218;
  wire inst_n_219;
  wire inst_n_22;
  wire inst_n_220;
  wire inst_n_221;
  wire inst_n_222;
  wire inst_n_223;
  wire inst_n_224;
  wire inst_n_225;
  wire inst_n_226;
  wire inst_n_227;
  wire inst_n_228;
  wire inst_n_229;
  wire inst_n_23;
  wire inst_n_230;
  wire inst_n_231;
  wire inst_n_232;
  wire inst_n_233;
  wire inst_n_234;
  wire inst_n_235;
  wire inst_n_236;
  wire inst_n_237;
  wire inst_n_238;
  wire inst_n_239;
  wire inst_n_24;
  wire inst_n_240;
  wire inst_n_241;
  wire inst_n_242;
  wire inst_n_243;
  wire inst_n_244;
  wire inst_n_246;
  wire inst_n_247;
  wire inst_n_25;
  wire inst_n_26;
  wire inst_n_27;
  wire inst_n_28;
  wire inst_n_29;
  wire inst_n_3;
  wire inst_n_30;
  wire inst_n_31;
  wire inst_n_32;
  wire inst_n_33;
  wire inst_n_34;
  wire inst_n_35;
  wire inst_n_36;
  wire inst_n_37;
  wire inst_n_38;
  wire inst_n_39;
  wire inst_n_4;
  wire inst_n_40;
  wire inst_n_41;
  wire inst_n_42;
  wire inst_n_43;
  wire inst_n_44;
  wire inst_n_45;
  wire inst_n_46;
  wire inst_n_47;
  wire inst_n_48;
  wire inst_n_49;
  wire inst_n_5;
  wire inst_n_50;
  wire inst_n_51;
  wire inst_n_52;
  wire inst_n_53;
  wire inst_n_54;
  wire inst_n_55;
  wire inst_n_56;
  wire inst_n_57;
  wire inst_n_58;
  wire inst_n_59;
  wire inst_n_6;
  wire inst_n_60;
  wire inst_n_61;
  wire inst_n_62;
  wire inst_n_63;
  wire inst_n_7;
  wire inst_n_71;
  wire inst_n_72;
  wire inst_n_73;
  wire inst_n_74;
  wire inst_n_75;
  wire inst_n_76;
  wire inst_n_77;
  wire inst_n_78;
  wire inst_n_79;
  wire inst_n_8;
  wire inst_n_80;
  wire inst_n_81;
  wire inst_n_82;
  wire inst_n_83;
  wire inst_n_84;
  wire inst_n_85;
  wire inst_n_86;
  wire inst_n_87;
  wire inst_n_88;
  wire inst_n_89;
  wire inst_n_9;
  wire inst_n_90;
  wire inst_n_91;
  wire inst_n_92;
  wire inst_n_93;
  wire inst_n_94;
  wire inst_n_95;
  wire inst_n_96;
  wire inst_n_97;
  wire inst_n_98;
  wire inst_n_99;
  wire locked;
  wire m_axis_rslt_aclk;
  wire m_axis_rslt_areset;
  wire [63:0]m_axis_rslt_tdata;
  wire [0:0]m_axis_rslt_tid;
  wire [7:0]m_axis_rslt_tkeep;
  wire m_axis_rslt_tlast;
  wire m_axis_rslt_tready;
  wire m_axis_rslt_tvalid;
  wire operation_busy;
  wire operation_complete;
  wire operation_error;
  wire pl2ps_intr;
  wire s00_axil_data_aclk;
  wire [13:0]s00_axil_data_araddr;
  wire s00_axil_data_areset;
  wire s00_axil_data_arready;
  wire s00_axil_data_arvalid;
  wire [13:0]s00_axil_data_awaddr;
  wire s00_axil_data_awvalid;
  wire s00_axil_data_bready;
  wire s00_axil_data_bvalid;
  wire [31:0]s00_axil_data_rdata;
  wire s00_axil_data_rready;
  wire s00_axil_data_rvalid;
  wire [31:0]s00_axil_data_wdata;
  wire s00_axil_data_wready;
  wire [3:0]s00_axil_data_wstrb;
  wire s00_axil_data_wvalid;
  wire [5:0]s_axil_ctrl_araddr;
  wire s_axil_ctrl_arready;
  wire s_axil_ctrl_arvalid;
  wire [5:0]s_axil_ctrl_awaddr;
  wire s_axil_ctrl_awready;
  wire s_axil_ctrl_awvalid;
  wire s_axil_ctrl_bready;
  wire s_axil_ctrl_bvalid;
  wire [31:0]s_axil_ctrl_rdata;
  wire s_axil_ctrl_rready;
  wire s_axil_ctrl_rvalid;
  wire [31:0]s_axil_ctrl_wdata;
  wire s_axil_ctrl_wready;
  wire [3:0]s_axil_ctrl_wstrb;
  wire s_axil_ctrl_wvalid;
  wire s_axil_grid_aclk;
  wire [3:0]s_axil_grid_araddr;
  wire s_axil_grid_areset;
  wire s_axil_grid_arready;
  wire s_axil_grid_arvalid;
  wire [3:0]s_axil_grid_awaddr;
  wire s_axil_grid_awvalid;
  wire s_axil_grid_bready;
  wire s_axil_grid_bvalid;
  wire [31:0]s_axil_grid_rdata;
  wire s_axil_grid_rready;
  wire s_axil_grid_rvalid;
  wire [31:0]s_axil_grid_wdata;
  wire s_axil_grid_wready;
  wire [3:0]s_axil_grid_wstrb;
  wire s_axil_grid_wvalid;
  wire \s_axil_rdata_pipe_reg_reg[0]_i_2__0_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[0]_i_2__1_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[0]_i_2_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[10]_i_2__0_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[10]_i_2__1_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[10]_i_2_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[11]_i_2__0_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[11]_i_2__1_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[11]_i_2_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[12]_i_2__0_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[12]_i_2__1_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[12]_i_2_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[13]_i_2__0_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[13]_i_2__1_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[13]_i_2_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[14]_i_2__0_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[14]_i_2__1_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[14]_i_2_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[15]_i_2__0_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[15]_i_2__1_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[15]_i_2_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[16]_i_2__0_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[16]_i_2__1_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[16]_i_2_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[17]_i_2__0_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[17]_i_2__1_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[17]_i_2_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[18]_i_2__0_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[18]_i_2__1_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[18]_i_2_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[19]_i_2__0_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[19]_i_2__1_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[19]_i_2_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[1]_i_2__0_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[1]_i_2__1_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[1]_i_2_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[20]_i_2__0_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[20]_i_2__1_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[20]_i_2_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[21]_i_2__0_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[21]_i_2__1_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[21]_i_2_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[22]_i_2__0_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[22]_i_2__1_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[22]_i_2_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[23]_i_2__0_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[23]_i_2__1_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[23]_i_2_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[24]_i_2__0_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[24]_i_2__1_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[24]_i_2_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[25]_i_2__0_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[25]_i_2__1_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[25]_i_2_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[26]_i_2__0_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[26]_i_2__1_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[26]_i_2_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[27]_i_2__0_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[27]_i_2__1_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[27]_i_2_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[28]_i_2__0_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[28]_i_2__1_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[28]_i_2_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[29]_i_2__0_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[29]_i_2__1_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[29]_i_2_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[2]_i_2__0_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[2]_i_2__1_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[2]_i_2_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[30]_i_2__0_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[30]_i_2__1_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[30]_i_2_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[31]_i_3__0_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[31]_i_3__1_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[31]_i_3_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[31]_i_4__0_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[31]_i_4__1_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[31]_i_4_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[3]_i_2__0_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[3]_i_2__1_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[3]_i_2_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[4]_i_2__0_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[4]_i_2__1_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[4]_i_2_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[5]_i_2__0_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[5]_i_2__1_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[5]_i_2_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[6]_i_2__0_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[6]_i_2__1_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[6]_i_2_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[7]_i_2__0_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[7]_i_2__1_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[7]_i_2_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[8]_i_2__0_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[8]_i_2__1_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[8]_i_2_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[9]_i_2__0_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[9]_i_2__1_n_0 ;
  wire \s_axil_rdata_pipe_reg_reg[9]_i_2_n_0 ;
  wire s_axil_scle_aclk;
  wire [1:0]s_axil_scle_araddr;
  wire s_axil_scle_areset;
  wire s_axil_scle_arready;
  wire s_axil_scle_arvalid;
  wire [1:0]s_axil_scle_awaddr;
  wire s_axil_scle_awvalid;
  wire s_axil_scle_bready;
  wire s_axil_scle_bvalid;
  wire [31:0]s_axil_scle_rdata;
  wire s_axil_scle_rready;
  wire s_axil_scle_rvalid;
  wire [31:0]s_axil_scle_wdata;
  wire s_axil_scle_wready;
  wire [3:0]s_axil_scle_wstrb;
  wire s_axil_scle_wvalid;
  wire s_axis_wght_aclk;
  wire s_axis_wght_areset;
  wire [63:0]s_axis_wght_tdata;
  wire [7:0]s_axis_wght_tkeep;
  wire s_axis_wght_tlast;
  wire s_axis_wght_tready;
  wire s_axis_wght_tvalid;
  wire \temp_m_axis_tdata_reg_reg[0]_i_2__0_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[0]_i_2__1_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[0]_i_2__2_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[0]_i_2_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[0]_i_4__0_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[0]_i_4_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[10]_i_2__0_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[10]_i_2__1_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[10]_i_2__2_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[10]_i_2_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[10]_i_4__0_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[10]_i_4_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[11]_i_2__0_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[11]_i_2__1_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[11]_i_2__2_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[11]_i_2_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[11]_i_4__0_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[11]_i_4_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[12]_i_2__0_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[12]_i_2__1_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[12]_i_2__2_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[12]_i_2_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[12]_i_4__0_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[12]_i_4_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[13]_i_2__0_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[13]_i_2__1_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[13]_i_2__2_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[13]_i_2_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[13]_i_4__0_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[13]_i_4_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[14]_i_2__0_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[14]_i_2__1_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[14]_i_2__2_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[14]_i_2_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[14]_i_4__0_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[14]_i_4_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[15]_i_3__0_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[15]_i_3__1_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[15]_i_3__2_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[15]_i_3_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[15]_i_4__0_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[15]_i_4__1_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[15]_i_4__2_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[15]_i_4_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[15]_i_6__0_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[15]_i_6_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[15]_i_7__0_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[15]_i_7_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[1]_i_2__0_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[1]_i_2__1_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[1]_i_2__2_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[1]_i_2_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[1]_i_4__0_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[1]_i_4_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[2]_i_2__0_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[2]_i_2__1_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[2]_i_2__2_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[2]_i_2_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[2]_i_4__0_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[2]_i_4_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[3]_i_2__0_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[3]_i_2__1_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[3]_i_2__2_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[3]_i_2_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[3]_i_4__0_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[3]_i_4_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[4]_i_2__0_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[4]_i_2__1_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[4]_i_2__2_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[4]_i_2_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[4]_i_4__0_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[4]_i_4_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[5]_i_2__0_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[5]_i_2__1_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[5]_i_2__2_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[5]_i_2_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[5]_i_4__0_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[5]_i_4_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[6]_i_2__0_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[6]_i_2__1_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[6]_i_2__2_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[6]_i_2_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[6]_i_4__0_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[6]_i_4_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[7]_i_2__0_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[7]_i_2__1_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[7]_i_2__2_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[7]_i_2_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[7]_i_4__0_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[7]_i_4_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[8]_i_2__0_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[8]_i_2__1_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[8]_i_2__2_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[8]_i_2_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[8]_i_4__0_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[8]_i_4_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[9]_i_2__0_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[9]_i_2__1_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[9]_i_2__2_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[9]_i_2_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[9]_i_4__0_n_0 ;
  wire \temp_m_axis_tdata_reg_reg[9]_i_4_n_0 ;
  wire \wrapper/axil_ram_data_genblock[0].axil_ram_data_inst/s_axil_arready_next ;
  wire [1:1]\wrapper/axil_ram_grid_inst/bram_inst/int_rdenb ;
  wire \wrapper/axil_ram_grid_inst/s_axil_arready_next ;
  wire [1:1]\wrapper/axil_ram_scle_inst/bram_inst/int_rdenb ;
  wire \wrapper/axil_ram_scle_inst/s_axil_arready_next ;
  wire [1:0]\wrapper/int_mcu_data_bram_en ;

  assign m_axis_rslt_tdest[0] = \<const0> ;
  assign m_axis_rslt_tuser[0] = \<const0> ;
  assign s00_axil_data_awready = s00_axil_data_wready;
  assign s00_axil_data_bresp[1] = \<const0> ;
  assign s00_axil_data_bresp[0] = \<const0> ;
  assign s00_axil_data_rresp[1] = \<const0> ;
  assign s00_axil_data_rresp[0] = \<const0> ;
  assign s_axil_ctrl_bresp[1] = \<const0> ;
  assign s_axil_ctrl_bresp[0] = \<const0> ;
  assign s_axil_ctrl_rresp[1] = \<const0> ;
  assign s_axil_ctrl_rresp[0] = \<const0> ;
  assign s_axil_grid_awready = s_axil_grid_wready;
  assign s_axil_grid_bresp[1] = \<const0> ;
  assign s_axil_grid_bresp[0] = \<const0> ;
  assign s_axil_grid_rresp[1] = \<const0> ;
  assign s_axil_grid_rresp[0] = \<const0> ;
  assign s_axil_scle_awready = s_axil_scle_wready;
  assign s_axil_scle_bresp[1] = \<const0> ;
  assign s_axil_scle_bresp[0] = \<const0> ;
  assign s_axil_scle_rresp[1] = \<const0> ;
  assign s_axil_scle_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  FDRE #(
    .INIT(1'b1)) 
    \data_reg_reg[2][0]_srl4_i_5 
       (.C(core_clk),
        .CE(1'b1),
        .D(inst_n_247),
        .Q(\data_reg_reg[2][0]_srl4_i_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \data_reg_reg[2][0]_srl4_i_5__0 
       (.C(core_clk),
        .CE(1'b1),
        .D(inst_n_246),
        .Q(\data_reg_reg[2][0]_srl4_i_5__0_n_0 ),
        .R(1'b0));
  FDRE \data_reg_reg[2][0]_srl4_i_6 
       (.C(core_clk),
        .CE(\data_reg_reg[2][0]_srl4_i_5_n_0 ),
        .D(inst_n_220),
        .Q(\data_reg_reg[2][0]_srl4_i_6_n_0 ),
        .R(1'b0));
  FDRE \data_reg_reg[2][0]_srl4_i_6__0 
       (.C(core_clk),
        .CE(\data_reg_reg[2][0]_srl4_i_5__0_n_0 ),
        .D(inst_n_228),
        .Q(\data_reg_reg[2][0]_srl4_i_6__0_n_0 ),
        .R(1'b0));
  FDRE \data_reg_reg[2][10]_srl4_i_2 
       (.C(core_clk),
        .CE(\data_reg_reg[2][0]_srl4_i_5_n_0 ),
        .D(inst_n_236),
        .Q(\data_reg_reg[2][10]_srl4_i_2_n_0 ),
        .R(1'b0));
  FDRE \data_reg_reg[2][10]_srl4_i_2__0 
       (.C(core_clk),
        .CE(\data_reg_reg[2][0]_srl4_i_5__0_n_0 ),
        .D(inst_n_243),
        .Q(\data_reg_reg[2][10]_srl4_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \data_reg_reg[2][11]_srl4_i_2 
       (.C(core_clk),
        .CE(\data_reg_reg[2][0]_srl4_i_5_n_0 ),
        .D(inst_n_235),
        .Q(\data_reg_reg[2][11]_srl4_i_2_n_0 ),
        .R(1'b0));
  FDRE \data_reg_reg[2][11]_srl4_i_2__0 
       (.C(core_clk),
        .CE(\data_reg_reg[2][0]_srl4_i_5__0_n_0 ),
        .D(inst_n_242),
        .Q(\data_reg_reg[2][11]_srl4_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \data_reg_reg[2][12]_srl4_i_2 
       (.C(core_clk),
        .CE(\data_reg_reg[2][0]_srl4_i_5_n_0 ),
        .D(inst_n_234),
        .Q(\data_reg_reg[2][12]_srl4_i_2_n_0 ),
        .R(1'b0));
  FDRE \data_reg_reg[2][12]_srl4_i_2__0 
       (.C(core_clk),
        .CE(\data_reg_reg[2][0]_srl4_i_5__0_n_0 ),
        .D(inst_n_241),
        .Q(\data_reg_reg[2][12]_srl4_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \data_reg_reg[2][13]_srl4_i_2 
       (.C(core_clk),
        .CE(\data_reg_reg[2][0]_srl4_i_5_n_0 ),
        .D(inst_n_233),
        .Q(\data_reg_reg[2][13]_srl4_i_2_n_0 ),
        .R(1'b0));
  FDRE \data_reg_reg[2][13]_srl4_i_2__0 
       (.C(core_clk),
        .CE(\data_reg_reg[2][0]_srl4_i_5__0_n_0 ),
        .D(inst_n_240),
        .Q(\data_reg_reg[2][13]_srl4_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \data_reg_reg[2][14]_srl4_i_2 
       (.C(core_clk),
        .CE(\data_reg_reg[2][0]_srl4_i_5_n_0 ),
        .D(inst_n_232),
        .Q(\data_reg_reg[2][14]_srl4_i_2_n_0 ),
        .R(1'b0));
  FDRE \data_reg_reg[2][14]_srl4_i_2__0 
       (.C(core_clk),
        .CE(\data_reg_reg[2][0]_srl4_i_5__0_n_0 ),
        .D(inst_n_239),
        .Q(\data_reg_reg[2][14]_srl4_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \data_reg_reg[2][15]_srl4_i_2 
       (.C(core_clk),
        .CE(\data_reg_reg[2][0]_srl4_i_5_n_0 ),
        .D(inst_n_231),
        .Q(\data_reg_reg[2][15]_srl4_i_2_n_0 ),
        .R(1'b0));
  FDRE \data_reg_reg[2][15]_srl4_i_2__0 
       (.C(core_clk),
        .CE(\data_reg_reg[2][0]_srl4_i_5__0_n_0 ),
        .D(inst_n_238),
        .Q(\data_reg_reg[2][15]_srl4_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \data_reg_reg[2][1]_srl4_i_2 
       (.C(core_clk),
        .CE(\data_reg_reg[2][0]_srl4_i_5_n_0 ),
        .D(inst_n_219),
        .Q(\data_reg_reg[2][1]_srl4_i_2_n_0 ),
        .R(1'b0));
  FDRE \data_reg_reg[2][1]_srl4_i_2__0 
       (.C(core_clk),
        .CE(\data_reg_reg[2][0]_srl4_i_5__0_n_0 ),
        .D(inst_n_227),
        .Q(\data_reg_reg[2][1]_srl4_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \data_reg_reg[2][2]_srl4_i_2 
       (.C(core_clk),
        .CE(\data_reg_reg[2][0]_srl4_i_5_n_0 ),
        .D(inst_n_218),
        .Q(\data_reg_reg[2][2]_srl4_i_2_n_0 ),
        .R(1'b0));
  FDRE \data_reg_reg[2][2]_srl4_i_2__0 
       (.C(core_clk),
        .CE(\data_reg_reg[2][0]_srl4_i_5__0_n_0 ),
        .D(inst_n_226),
        .Q(\data_reg_reg[2][2]_srl4_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \data_reg_reg[2][3]_srl4_i_2 
       (.C(core_clk),
        .CE(\data_reg_reg[2][0]_srl4_i_5_n_0 ),
        .D(inst_n_217),
        .Q(\data_reg_reg[2][3]_srl4_i_2_n_0 ),
        .R(1'b0));
  FDRE \data_reg_reg[2][3]_srl4_i_2__0 
       (.C(core_clk),
        .CE(\data_reg_reg[2][0]_srl4_i_5__0_n_0 ),
        .D(inst_n_225),
        .Q(\data_reg_reg[2][3]_srl4_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \data_reg_reg[2][4]_srl4_i_2 
       (.C(core_clk),
        .CE(\data_reg_reg[2][0]_srl4_i_5_n_0 ),
        .D(inst_n_216),
        .Q(\data_reg_reg[2][4]_srl4_i_2_n_0 ),
        .R(1'b0));
  FDRE \data_reg_reg[2][4]_srl4_i_2__0 
       (.C(core_clk),
        .CE(\data_reg_reg[2][0]_srl4_i_5__0_n_0 ),
        .D(inst_n_224),
        .Q(\data_reg_reg[2][4]_srl4_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \data_reg_reg[2][5]_srl4_i_2 
       (.C(core_clk),
        .CE(\data_reg_reg[2][0]_srl4_i_5_n_0 ),
        .D(inst_n_215),
        .Q(\data_reg_reg[2][5]_srl4_i_2_n_0 ),
        .R(1'b0));
  FDRE \data_reg_reg[2][5]_srl4_i_2__0 
       (.C(core_clk),
        .CE(\data_reg_reg[2][0]_srl4_i_5__0_n_0 ),
        .D(inst_n_223),
        .Q(\data_reg_reg[2][5]_srl4_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \data_reg_reg[2][6]_srl4_i_2 
       (.C(core_clk),
        .CE(\data_reg_reg[2][0]_srl4_i_5_n_0 ),
        .D(inst_n_214),
        .Q(\data_reg_reg[2][6]_srl4_i_2_n_0 ),
        .R(1'b0));
  FDRE \data_reg_reg[2][6]_srl4_i_2__0 
       (.C(core_clk),
        .CE(\data_reg_reg[2][0]_srl4_i_5__0_n_0 ),
        .D(inst_n_222),
        .Q(\data_reg_reg[2][6]_srl4_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \data_reg_reg[2][7]_srl4_i_2 
       (.C(core_clk),
        .CE(\data_reg_reg[2][0]_srl4_i_5_n_0 ),
        .D(inst_n_213),
        .Q(\data_reg_reg[2][7]_srl4_i_2_n_0 ),
        .R(1'b0));
  FDRE \data_reg_reg[2][7]_srl4_i_2__0 
       (.C(core_clk),
        .CE(\data_reg_reg[2][0]_srl4_i_5__0_n_0 ),
        .D(inst_n_221),
        .Q(\data_reg_reg[2][7]_srl4_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \data_reg_reg[2][8]_srl4_i_2 
       (.C(core_clk),
        .CE(\data_reg_reg[2][0]_srl4_i_5_n_0 ),
        .D(inst_n_229),
        .Q(\data_reg_reg[2][8]_srl4_i_2_n_0 ),
        .R(1'b0));
  FDRE \data_reg_reg[2][8]_srl4_i_2__0 
       (.C(core_clk),
        .CE(\data_reg_reg[2][0]_srl4_i_5__0_n_0 ),
        .D(inst_n_230),
        .Q(\data_reg_reg[2][8]_srl4_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \data_reg_reg[2][9]_srl4_i_2 
       (.C(core_clk),
        .CE(\data_reg_reg[2][0]_srl4_i_5_n_0 ),
        .D(inst_n_237),
        .Q(\data_reg_reg[2][9]_srl4_i_2_n_0 ),
        .R(1'b0));
  FDRE \data_reg_reg[2][9]_srl4_i_2__0 
       (.C(core_clk),
        .CE(\data_reg_reg[2][0]_srl4_i_5__0_n_0 ),
        .D(inst_n_244),
        .Q(\data_reg_reg[2][9]_srl4_i_2__0_n_0 ),
        .R(1'b0));
  KanTop_KanAcceleratorWrapper_0_0_KanAcceleratorWrapper inst
       (.DOADO({inst_n_0,inst_n_1,inst_n_2,inst_n_3,inst_n_4,inst_n_5,inst_n_6,inst_n_7}),
        .DOBDO({inst_n_8,inst_n_9,inst_n_10,inst_n_11,inst_n_12,inst_n_13,inst_n_14,inst_n_15}),
        .DOPADOP(inst_n_229),
        .DOPBDOP(inst_n_230),
        .\FSM_sequential_loc_fsm_state_reg[0] (inst_n_135),
        .\FSM_sequential_loc_fsm_state_reg[0]_0 (inst_n_206),
        .Q(core_rst),
        .core_clk(core_clk),
        .fsm_clk(fsm_clk),
        .fsm_rst(fsm_rst),
        .int_mcu_data_bram_en(\wrapper/int_mcu_data_bram_en ),
        .int_rdenb(\wrapper/axil_ram_grid_inst/bram_inst/int_rdenb ),
        .int_rdenb_1(\wrapper/axil_ram_scle_inst/bram_inst/int_rdenb ),
        .locked(locked),
        .m_axis_rslt_aclk(m_axis_rslt_aclk),
        .m_axis_rslt_areset(m_axis_rslt_areset),
        .m_axis_rslt_tdata(m_axis_rslt_tdata),
        .m_axis_rslt_tid(m_axis_rslt_tid),
        .m_axis_rslt_tkeep(m_axis_rslt_tkeep),
        .m_axis_rslt_tlast(m_axis_rslt_tlast),
        .m_axis_rslt_tready(m_axis_rslt_tready),
        .\m_axis_tdata_reg_reg[0] (\temp_m_axis_tdata_reg_reg[15]_i_3_n_0 ),
        .\m_axis_tdata_reg_reg[0]_0 (\temp_m_axis_tdata_reg_reg[0]_i_2_n_0 ),
        .\m_axis_tdata_reg_reg[0]_1 (\temp_m_axis_tdata_reg_reg[15]_i_3__0_n_0 ),
        .\m_axis_tdata_reg_reg[0]_2 (\temp_m_axis_tdata_reg_reg[0]_i_2__0_n_0 ),
        .\m_axis_tdata_reg_reg[10] (\temp_m_axis_tdata_reg_reg[10]_i_2_n_0 ),
        .\m_axis_tdata_reg_reg[10]_0 (\temp_m_axis_tdata_reg_reg[10]_i_2__0_n_0 ),
        .\m_axis_tdata_reg_reg[11] (\temp_m_axis_tdata_reg_reg[11]_i_2_n_0 ),
        .\m_axis_tdata_reg_reg[11]_0 (\temp_m_axis_tdata_reg_reg[11]_i_2__0_n_0 ),
        .\m_axis_tdata_reg_reg[12] (\temp_m_axis_tdata_reg_reg[12]_i_2_n_0 ),
        .\m_axis_tdata_reg_reg[12]_0 (\temp_m_axis_tdata_reg_reg[12]_i_2__0_n_0 ),
        .\m_axis_tdata_reg_reg[13] (\temp_m_axis_tdata_reg_reg[13]_i_2_n_0 ),
        .\m_axis_tdata_reg_reg[13]_0 (\temp_m_axis_tdata_reg_reg[13]_i_2__0_n_0 ),
        .\m_axis_tdata_reg_reg[14] (\temp_m_axis_tdata_reg_reg[14]_i_2_n_0 ),
        .\m_axis_tdata_reg_reg[14]_0 (\temp_m_axis_tdata_reg_reg[14]_i_2__0_n_0 ),
        .\m_axis_tdata_reg_reg[15] (\temp_m_axis_tdata_reg_reg[15]_i_4_n_0 ),
        .\m_axis_tdata_reg_reg[15]_0 (\temp_m_axis_tdata_reg_reg[15]_i_4__0_n_0 ),
        .\m_axis_tdata_reg_reg[1] (\temp_m_axis_tdata_reg_reg[1]_i_2_n_0 ),
        .\m_axis_tdata_reg_reg[1]_0 (\temp_m_axis_tdata_reg_reg[1]_i_2__0_n_0 ),
        .\m_axis_tdata_reg_reg[2] (\temp_m_axis_tdata_reg_reg[2]_i_2_n_0 ),
        .\m_axis_tdata_reg_reg[2]_0 (\temp_m_axis_tdata_reg_reg[2]_i_2__0_n_0 ),
        .\m_axis_tdata_reg_reg[3] (\temp_m_axis_tdata_reg_reg[3]_i_2_n_0 ),
        .\m_axis_tdata_reg_reg[3]_0 (\temp_m_axis_tdata_reg_reg[3]_i_2__0_n_0 ),
        .\m_axis_tdata_reg_reg[4] (\temp_m_axis_tdata_reg_reg[4]_i_2_n_0 ),
        .\m_axis_tdata_reg_reg[4]_0 (\temp_m_axis_tdata_reg_reg[4]_i_2__0_n_0 ),
        .\m_axis_tdata_reg_reg[5] (\temp_m_axis_tdata_reg_reg[5]_i_2_n_0 ),
        .\m_axis_tdata_reg_reg[5]_0 (\temp_m_axis_tdata_reg_reg[5]_i_2__0_n_0 ),
        .\m_axis_tdata_reg_reg[6] (\temp_m_axis_tdata_reg_reg[6]_i_2_n_0 ),
        .\m_axis_tdata_reg_reg[6]_0 (\temp_m_axis_tdata_reg_reg[6]_i_2__0_n_0 ),
        .\m_axis_tdata_reg_reg[7] (\temp_m_axis_tdata_reg_reg[7]_i_2_n_0 ),
        .\m_axis_tdata_reg_reg[7]_0 (\temp_m_axis_tdata_reg_reg[7]_i_2__0_n_0 ),
        .\m_axis_tdata_reg_reg[8] (\temp_m_axis_tdata_reg_reg[8]_i_2_n_0 ),
        .\m_axis_tdata_reg_reg[8]_0 (\temp_m_axis_tdata_reg_reg[8]_i_2__0_n_0 ),
        .\m_axis_tdata_reg_reg[9] (\temp_m_axis_tdata_reg_reg[9]_i_2_n_0 ),
        .\m_axis_tdata_reg_reg[9]_0 (\temp_m_axis_tdata_reg_reg[9]_i_2__0_n_0 ),
        .\m_axis_tvalid_pipe_reg_reg[1] (m_axis_rslt_tvalid),
        .operation_busy(operation_busy),
        .operation_complete(operation_complete),
        .operation_error(operation_error),
        .pl2ps_intr(pl2ps_intr),
        .ram_reg({inst_n_71,inst_n_72,inst_n_73,inst_n_74,inst_n_75,inst_n_76,inst_n_77,inst_n_78,inst_n_79,inst_n_80,inst_n_81,inst_n_82,inst_n_83,inst_n_84,inst_n_85,inst_n_86}),
        .ram_reg_0({inst_n_32,inst_n_33,inst_n_34,inst_n_35,inst_n_36,inst_n_37,inst_n_38,inst_n_39}),
        .ram_reg_0_0({inst_n_40,inst_n_41,inst_n_42,inst_n_43,inst_n_44,inst_n_45,inst_n_46,inst_n_47}),
        .ram_reg_0_1({inst_n_213,inst_n_214,inst_n_215,inst_n_216,inst_n_217,inst_n_218,inst_n_219,inst_n_220}),
        .ram_reg_0_2({inst_n_221,inst_n_222,inst_n_223,inst_n_224,inst_n_225,inst_n_226,inst_n_227,inst_n_228}),
        .ram_reg_1({inst_n_16,inst_n_17,inst_n_18,inst_n_19,inst_n_20,inst_n_21,inst_n_22,inst_n_23}),
        .ram_reg_1_0({inst_n_24,inst_n_25,inst_n_26,inst_n_27,inst_n_28,inst_n_29,inst_n_30,inst_n_31}),
        .ram_reg_1_1({inst_n_48,inst_n_49,inst_n_50,inst_n_51,inst_n_52,inst_n_53,inst_n_54,inst_n_55}),
        .ram_reg_1_2({inst_n_56,inst_n_57,inst_n_58,inst_n_59,inst_n_60,inst_n_61,inst_n_62,inst_n_63}),
        .ram_reg_1_3({inst_n_231,inst_n_232,inst_n_233,inst_n_234,inst_n_235,inst_n_236,inst_n_237}),
        .ram_reg_1_4({inst_n_238,inst_n_239,inst_n_240,inst_n_241,inst_n_242,inst_n_243,inst_n_244}),
        .ram_reg_2({inst_n_87,inst_n_88,inst_n_89,inst_n_90,inst_n_91,inst_n_92,inst_n_93,inst_n_94,inst_n_95,inst_n_96,inst_n_97,inst_n_98,inst_n_99,inst_n_100,inst_n_101,inst_n_102}),
        .ram_reg_3({inst_n_103,inst_n_104,inst_n_105,inst_n_106,inst_n_107,inst_n_108,inst_n_109,inst_n_110,inst_n_111,inst_n_112,inst_n_113,inst_n_114,inst_n_115,inst_n_116,inst_n_117,inst_n_118}),
        .ram_reg_4({inst_n_119,inst_n_120,inst_n_121,inst_n_122,inst_n_123,inst_n_124,inst_n_125,inst_n_126,inst_n_127,inst_n_128,inst_n_129,inst_n_130,inst_n_131,inst_n_132,inst_n_133,inst_n_134}),
        .ram_reg_5({inst_n_142,inst_n_143,inst_n_144,inst_n_145,inst_n_146,inst_n_147,inst_n_148,inst_n_149,inst_n_150,inst_n_151,inst_n_152,inst_n_153,inst_n_154,inst_n_155,inst_n_156,inst_n_157}),
        .ram_reg_6({inst_n_158,inst_n_159,inst_n_160,inst_n_161,inst_n_162,inst_n_163,inst_n_164,inst_n_165,inst_n_166,inst_n_167,inst_n_168,inst_n_169,inst_n_170,inst_n_171,inst_n_172,inst_n_173}),
        .ram_reg_7({inst_n_174,inst_n_175,inst_n_176,inst_n_177,inst_n_178,inst_n_179,inst_n_180,inst_n_181,inst_n_182,inst_n_183,inst_n_184,inst_n_185,inst_n_186,inst_n_187,inst_n_188,inst_n_189}),
        .ram_reg_8({inst_n_190,inst_n_191,inst_n_192,inst_n_193,inst_n_194,inst_n_195,inst_n_196,inst_n_197,inst_n_198,inst_n_199,inst_n_200,inst_n_201,inst_n_202,inst_n_203,inst_n_204,inst_n_205}),
        .\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg (inst_n_246),
        .\register_genblock[1].skid_buffer_genblock.m_axis_tvalid_reg_reg (inst_n_247),
        .s00_axil_data_aclk(s00_axil_data_aclk),
        .s00_axil_data_araddr(s00_axil_data_araddr[13:2]),
        .s00_axil_data_areset(s00_axil_data_areset),
        .s00_axil_data_arvalid(s00_axil_data_arvalid),
        .s00_axil_data_awaddr(s00_axil_data_awaddr[13:2]),
        .s00_axil_data_awvalid(s00_axil_data_awvalid),
        .s00_axil_data_bready(s00_axil_data_bready),
        .s00_axil_data_bvalid(s00_axil_data_bvalid),
        .s00_axil_data_rdata(s00_axil_data_rdata),
        .s00_axil_data_rready(s00_axil_data_rready),
        .s00_axil_data_wdata(s00_axil_data_wdata),
        .s00_axil_data_wready(s00_axil_data_wready),
        .s00_axil_data_wstrb(s00_axil_data_wstrb),
        .s00_axil_data_wvalid(s00_axil_data_wvalid),
        .s_axil_arready_next(\wrapper/axil_ram_data_genblock[0].axil_ram_data_inst/s_axil_arready_next ),
        .s_axil_arready_next_0(\wrapper/axil_ram_grid_inst/s_axil_arready_next ),
        .s_axil_arready_next_2(\wrapper/axil_ram_scle_inst/s_axil_arready_next ),
        .s_axil_arready_reg_reg(s00_axil_data_arready),
        .s_axil_arready_reg_reg_0(s_axil_grid_arready),
        .s_axil_arready_reg_reg_1(s_axil_scle_arready),
        .s_axil_ctrl_araddr(s_axil_ctrl_araddr[5:2]),
        .s_axil_ctrl_arready(s_axil_ctrl_arready),
        .s_axil_ctrl_arvalid(s_axil_ctrl_arvalid),
        .s_axil_ctrl_awaddr(s_axil_ctrl_awaddr[5:2]),
        .s_axil_ctrl_awready(s_axil_ctrl_awready),
        .s_axil_ctrl_awvalid(s_axil_ctrl_awvalid),
        .s_axil_ctrl_bready(s_axil_ctrl_bready),
        .s_axil_ctrl_bvalid(s_axil_ctrl_bvalid),
        .s_axil_ctrl_rdata(s_axil_ctrl_rdata),
        .s_axil_ctrl_rready(s_axil_ctrl_rready),
        .s_axil_ctrl_rvalid(s_axil_ctrl_rvalid),
        .s_axil_ctrl_wdata(s_axil_ctrl_wdata),
        .s_axil_ctrl_wready(s_axil_ctrl_wready),
        .s_axil_ctrl_wstrb(s_axil_ctrl_wstrb),
        .s_axil_ctrl_wvalid(s_axil_ctrl_wvalid),
        .s_axil_grid_aclk(s_axil_grid_aclk),
        .s_axil_grid_araddr(s_axil_grid_araddr[3:2]),
        .s_axil_grid_areset(s_axil_grid_areset),
        .s_axil_grid_arvalid(s_axil_grid_arvalid),
        .s_axil_grid_awaddr(s_axil_grid_awaddr[3:2]),
        .s_axil_grid_awvalid(s_axil_grid_awvalid),
        .s_axil_grid_bready(s_axil_grid_bready),
        .s_axil_grid_bvalid(s_axil_grid_bvalid),
        .s_axil_grid_rdata(s_axil_grid_rdata),
        .s_axil_grid_rready(s_axil_grid_rready),
        .s_axil_grid_wdata(s_axil_grid_wdata),
        .s_axil_grid_wready(s_axil_grid_wready),
        .s_axil_grid_wstrb(s_axil_grid_wstrb),
        .s_axil_grid_wvalid(s_axil_grid_wvalid),
        .\s_axil_rdata_reg_int_reg_reg[0] (\s_axil_rdata_pipe_reg_reg[0]_i_2_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[0]_0 (\s_axil_rdata_pipe_reg_reg[0]_i_2__0_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[0]_1 (\s_axil_rdata_pipe_reg_reg[0]_i_2__1_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[10] (\s_axil_rdata_pipe_reg_reg[10]_i_2_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[10]_0 (\s_axil_rdata_pipe_reg_reg[10]_i_2__0_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[10]_1 (\s_axil_rdata_pipe_reg_reg[10]_i_2__1_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[11] (\s_axil_rdata_pipe_reg_reg[11]_i_2_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[11]_0 (\s_axil_rdata_pipe_reg_reg[11]_i_2__0_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[11]_1 (\s_axil_rdata_pipe_reg_reg[11]_i_2__1_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[12] (\s_axil_rdata_pipe_reg_reg[12]_i_2_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[12]_0 (\s_axil_rdata_pipe_reg_reg[12]_i_2__0_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[12]_1 (\s_axil_rdata_pipe_reg_reg[12]_i_2__1_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[13] (\s_axil_rdata_pipe_reg_reg[13]_i_2_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[13]_0 (\s_axil_rdata_pipe_reg_reg[13]_i_2__0_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[13]_1 (\s_axil_rdata_pipe_reg_reg[13]_i_2__1_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[14] (\s_axil_rdata_pipe_reg_reg[14]_i_2_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[14]_0 (\s_axil_rdata_pipe_reg_reg[14]_i_2__0_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[14]_1 (\s_axil_rdata_pipe_reg_reg[14]_i_2__1_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[15] (\s_axil_rdata_pipe_reg_reg[15]_i_2_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[15]_0 (\s_axil_rdata_pipe_reg_reg[15]_i_2__0_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[15]_1 (\s_axil_rdata_pipe_reg_reg[15]_i_2__1_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[16] (\s_axil_rdata_pipe_reg_reg[16]_i_2_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[16]_0 (\s_axil_rdata_pipe_reg_reg[16]_i_2__0_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[16]_1 (\s_axil_rdata_pipe_reg_reg[16]_i_2__1_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[17] (\s_axil_rdata_pipe_reg_reg[17]_i_2_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[17]_0 (\s_axil_rdata_pipe_reg_reg[17]_i_2__0_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[17]_1 (\s_axil_rdata_pipe_reg_reg[17]_i_2__1_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[18] (\s_axil_rdata_pipe_reg_reg[18]_i_2_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[18]_0 (\s_axil_rdata_pipe_reg_reg[18]_i_2__0_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[18]_1 (\s_axil_rdata_pipe_reg_reg[18]_i_2__1_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[19] (\s_axil_rdata_pipe_reg_reg[19]_i_2_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[19]_0 (\s_axil_rdata_pipe_reg_reg[19]_i_2__0_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[19]_1 (\s_axil_rdata_pipe_reg_reg[19]_i_2__1_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[1] (\s_axil_rdata_pipe_reg_reg[1]_i_2_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[1]_0 (\s_axil_rdata_pipe_reg_reg[1]_i_2__0_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[1]_1 (\s_axil_rdata_pipe_reg_reg[1]_i_2__1_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[20] (\s_axil_rdata_pipe_reg_reg[20]_i_2_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[20]_0 (\s_axil_rdata_pipe_reg_reg[20]_i_2__0_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[20]_1 (\s_axil_rdata_pipe_reg_reg[20]_i_2__1_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[21] (\s_axil_rdata_pipe_reg_reg[21]_i_2_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[21]_0 (\s_axil_rdata_pipe_reg_reg[21]_i_2__0_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[21]_1 (\s_axil_rdata_pipe_reg_reg[21]_i_2__1_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[22] (\s_axil_rdata_pipe_reg_reg[22]_i_2_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[22]_0 (\s_axil_rdata_pipe_reg_reg[22]_i_2__0_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[22]_1 (\s_axil_rdata_pipe_reg_reg[22]_i_2__1_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[23] (\s_axil_rdata_pipe_reg_reg[23]_i_2_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[23]_0 (\s_axil_rdata_pipe_reg_reg[23]_i_2__0_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[23]_1 (\s_axil_rdata_pipe_reg_reg[23]_i_2__1_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[24] (\s_axil_rdata_pipe_reg_reg[24]_i_2_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[24]_0 (\s_axil_rdata_pipe_reg_reg[24]_i_2__0_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[24]_1 (\s_axil_rdata_pipe_reg_reg[24]_i_2__1_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[25] (\s_axil_rdata_pipe_reg_reg[25]_i_2_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[25]_0 (\s_axil_rdata_pipe_reg_reg[25]_i_2__0_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[25]_1 (\s_axil_rdata_pipe_reg_reg[25]_i_2__1_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[26] (\s_axil_rdata_pipe_reg_reg[26]_i_2_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[26]_0 (\s_axil_rdata_pipe_reg_reg[26]_i_2__0_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[26]_1 (\s_axil_rdata_pipe_reg_reg[26]_i_2__1_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[27] (\s_axil_rdata_pipe_reg_reg[27]_i_2_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[27]_0 (\s_axil_rdata_pipe_reg_reg[27]_i_2__0_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[27]_1 (\s_axil_rdata_pipe_reg_reg[27]_i_2__1_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[28] (\s_axil_rdata_pipe_reg_reg[28]_i_2_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[28]_0 (\s_axil_rdata_pipe_reg_reg[28]_i_2__0_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[28]_1 (\s_axil_rdata_pipe_reg_reg[28]_i_2__1_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[29] (\s_axil_rdata_pipe_reg_reg[29]_i_2_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[29]_0 (\s_axil_rdata_pipe_reg_reg[29]_i_2__0_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[29]_1 (\s_axil_rdata_pipe_reg_reg[29]_i_2__1_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[2] (\s_axil_rdata_pipe_reg_reg[2]_i_2_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[2]_0 (\s_axil_rdata_pipe_reg_reg[2]_i_2__0_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[2]_1 (\s_axil_rdata_pipe_reg_reg[2]_i_2__1_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[30] (\s_axil_rdata_pipe_reg_reg[30]_i_2_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[30]_0 (\s_axil_rdata_pipe_reg_reg[30]_i_2__0_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[30]_1 (\s_axil_rdata_pipe_reg_reg[30]_i_2__1_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[31] (\s_axil_rdata_pipe_reg_reg[31]_i_3_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[31]_0 (\s_axil_rdata_pipe_reg_reg[31]_i_4_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[31]_1 (\s_axil_rdata_pipe_reg_reg[31]_i_3__0_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[31]_2 (\s_axil_rdata_pipe_reg_reg[31]_i_4__0_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[31]_3 (\s_axil_rdata_pipe_reg_reg[31]_i_3__1_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[31]_4 (\s_axil_rdata_pipe_reg_reg[31]_i_4__1_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[3] (\s_axil_rdata_pipe_reg_reg[3]_i_2_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[3]_0 (\s_axil_rdata_pipe_reg_reg[3]_i_2__0_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[3]_1 (\s_axil_rdata_pipe_reg_reg[3]_i_2__1_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[4] (\s_axil_rdata_pipe_reg_reg[4]_i_2_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[4]_0 (\s_axil_rdata_pipe_reg_reg[4]_i_2__0_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[4]_1 (\s_axil_rdata_pipe_reg_reg[4]_i_2__1_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[5] (\s_axil_rdata_pipe_reg_reg[5]_i_2_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[5]_0 (\s_axil_rdata_pipe_reg_reg[5]_i_2__0_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[5]_1 (\s_axil_rdata_pipe_reg_reg[5]_i_2__1_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[6] (\s_axil_rdata_pipe_reg_reg[6]_i_2_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[6]_0 (\s_axil_rdata_pipe_reg_reg[6]_i_2__0_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[6]_1 (\s_axil_rdata_pipe_reg_reg[6]_i_2__1_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[7] (\s_axil_rdata_pipe_reg_reg[7]_i_2_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[7]_0 (\s_axil_rdata_pipe_reg_reg[7]_i_2__0_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[7]_1 (\s_axil_rdata_pipe_reg_reg[7]_i_2__1_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[8] (\s_axil_rdata_pipe_reg_reg[8]_i_2_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[8]_0 (\s_axil_rdata_pipe_reg_reg[8]_i_2__0_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[8]_1 (\s_axil_rdata_pipe_reg_reg[8]_i_2__1_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[9] (\s_axil_rdata_pipe_reg_reg[9]_i_2_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[9]_0 (\s_axil_rdata_pipe_reg_reg[9]_i_2__0_n_0 ),
        .\s_axil_rdata_reg_int_reg_reg[9]_1 (\s_axil_rdata_pipe_reg_reg[9]_i_2__1_n_0 ),
        .s_axil_rvalid_pipe_reg_reg(s00_axil_data_rvalid),
        .s_axil_rvalid_pipe_reg_reg_0(s_axil_grid_rvalid),
        .s_axil_rvalid_pipe_reg_reg_1(s_axil_scle_rvalid),
        .s_axil_scle_aclk(s_axil_scle_aclk),
        .s_axil_scle_araddr(s_axil_scle_araddr[1]),
        .s_axil_scle_areset(s_axil_scle_areset),
        .s_axil_scle_arvalid(s_axil_scle_arvalid),
        .s_axil_scle_awaddr(s_axil_scle_awaddr[1]),
        .s_axil_scle_awvalid(s_axil_scle_awvalid),
        .s_axil_scle_bready(s_axil_scle_bready),
        .s_axil_scle_bvalid(s_axil_scle_bvalid),
        .s_axil_scle_rdata(s_axil_scle_rdata),
        .s_axil_scle_rready(s_axil_scle_rready),
        .s_axil_scle_wdata(s_axil_scle_wdata),
        .s_axil_scle_wready(s_axil_scle_wready),
        .s_axil_scle_wstrb(s_axil_scle_wstrb),
        .s_axil_scle_wvalid(s_axil_scle_wvalid),
        .s_axis_wght_aclk(s_axis_wght_aclk),
        .s_axis_wght_areset(s_axis_wght_areset),
        .s_axis_wght_tdata(s_axis_wght_tdata),
        .s_axis_wght_tkeep(s_axis_wght_tkeep),
        .s_axis_wght_tlast(s_axis_wght_tlast),
        .s_axis_wght_tready(s_axis_wght_tready),
        .s_axis_wght_tvalid(s_axis_wght_tvalid),
        .\temp_m_axis_tdata_reg_reg[0] (\temp_m_axis_tdata_reg_reg[0]_i_4_n_0 ),
        .\temp_m_axis_tdata_reg_reg[0]_0 (\temp_m_axis_tdata_reg_reg[0]_i_4__0_n_0 ),
        .\temp_m_axis_tdata_reg_reg[0]_1 (\data_reg_reg[2][0]_srl4_i_5_n_0 ),
        .\temp_m_axis_tdata_reg_reg[0]_2 (\data_reg_reg[2][0]_srl4_i_6_n_0 ),
        .\temp_m_axis_tdata_reg_reg[0]_3 (\data_reg_reg[2][0]_srl4_i_5__0_n_0 ),
        .\temp_m_axis_tdata_reg_reg[0]_4 (\data_reg_reg[2][0]_srl4_i_6__0_n_0 ),
        .\temp_m_axis_tdata_reg_reg[0]_5 (\temp_m_axis_tdata_reg_reg[15]_i_3__1_n_0 ),
        .\temp_m_axis_tdata_reg_reg[0]_6 (\temp_m_axis_tdata_reg_reg[0]_i_2__1_n_0 ),
        .\temp_m_axis_tdata_reg_reg[0]_7 (\temp_m_axis_tdata_reg_reg[15]_i_3__2_n_0 ),
        .\temp_m_axis_tdata_reg_reg[0]_8 (\temp_m_axis_tdata_reg_reg[0]_i_2__2_n_0 ),
        .\temp_m_axis_tdata_reg_reg[10] (\temp_m_axis_tdata_reg_reg[10]_i_4_n_0 ),
        .\temp_m_axis_tdata_reg_reg[10]_0 (\temp_m_axis_tdata_reg_reg[10]_i_4__0_n_0 ),
        .\temp_m_axis_tdata_reg_reg[10]_1 (\data_reg_reg[2][10]_srl4_i_2_n_0 ),
        .\temp_m_axis_tdata_reg_reg[10]_2 (\data_reg_reg[2][10]_srl4_i_2__0_n_0 ),
        .\temp_m_axis_tdata_reg_reg[10]_3 (\temp_m_axis_tdata_reg_reg[10]_i_2__1_n_0 ),
        .\temp_m_axis_tdata_reg_reg[10]_4 (\temp_m_axis_tdata_reg_reg[10]_i_2__2_n_0 ),
        .\temp_m_axis_tdata_reg_reg[11] (\temp_m_axis_tdata_reg_reg[11]_i_4_n_0 ),
        .\temp_m_axis_tdata_reg_reg[11]_0 (\temp_m_axis_tdata_reg_reg[11]_i_4__0_n_0 ),
        .\temp_m_axis_tdata_reg_reg[11]_1 (\data_reg_reg[2][11]_srl4_i_2_n_0 ),
        .\temp_m_axis_tdata_reg_reg[11]_2 (\data_reg_reg[2][11]_srl4_i_2__0_n_0 ),
        .\temp_m_axis_tdata_reg_reg[11]_3 (\temp_m_axis_tdata_reg_reg[11]_i_2__1_n_0 ),
        .\temp_m_axis_tdata_reg_reg[11]_4 (\temp_m_axis_tdata_reg_reg[11]_i_2__2_n_0 ),
        .\temp_m_axis_tdata_reg_reg[12] (\temp_m_axis_tdata_reg_reg[12]_i_4_n_0 ),
        .\temp_m_axis_tdata_reg_reg[12]_0 (\temp_m_axis_tdata_reg_reg[12]_i_4__0_n_0 ),
        .\temp_m_axis_tdata_reg_reg[12]_1 (\data_reg_reg[2][12]_srl4_i_2_n_0 ),
        .\temp_m_axis_tdata_reg_reg[12]_2 (\data_reg_reg[2][12]_srl4_i_2__0_n_0 ),
        .\temp_m_axis_tdata_reg_reg[12]_3 (\temp_m_axis_tdata_reg_reg[12]_i_2__1_n_0 ),
        .\temp_m_axis_tdata_reg_reg[12]_4 (\temp_m_axis_tdata_reg_reg[12]_i_2__2_n_0 ),
        .\temp_m_axis_tdata_reg_reg[13] (\temp_m_axis_tdata_reg_reg[13]_i_4_n_0 ),
        .\temp_m_axis_tdata_reg_reg[13]_0 (\temp_m_axis_tdata_reg_reg[13]_i_4__0_n_0 ),
        .\temp_m_axis_tdata_reg_reg[13]_1 (\data_reg_reg[2][13]_srl4_i_2_n_0 ),
        .\temp_m_axis_tdata_reg_reg[13]_2 (\data_reg_reg[2][13]_srl4_i_2__0_n_0 ),
        .\temp_m_axis_tdata_reg_reg[13]_3 (\temp_m_axis_tdata_reg_reg[13]_i_2__1_n_0 ),
        .\temp_m_axis_tdata_reg_reg[13]_4 (\temp_m_axis_tdata_reg_reg[13]_i_2__2_n_0 ),
        .\temp_m_axis_tdata_reg_reg[14] (\temp_m_axis_tdata_reg_reg[14]_i_4_n_0 ),
        .\temp_m_axis_tdata_reg_reg[14]_0 (\temp_m_axis_tdata_reg_reg[14]_i_4__0_n_0 ),
        .\temp_m_axis_tdata_reg_reg[14]_1 (\data_reg_reg[2][14]_srl4_i_2_n_0 ),
        .\temp_m_axis_tdata_reg_reg[14]_2 (\data_reg_reg[2][14]_srl4_i_2__0_n_0 ),
        .\temp_m_axis_tdata_reg_reg[14]_3 (\temp_m_axis_tdata_reg_reg[14]_i_2__1_n_0 ),
        .\temp_m_axis_tdata_reg_reg[14]_4 (\temp_m_axis_tdata_reg_reg[14]_i_2__2_n_0 ),
        .\temp_m_axis_tdata_reg_reg[15] (\temp_m_axis_tdata_reg_reg[15]_i_6_n_0 ),
        .\temp_m_axis_tdata_reg_reg[15]_0 (\temp_m_axis_tdata_reg_reg[15]_i_7_n_0 ),
        .\temp_m_axis_tdata_reg_reg[15]_1 (\temp_m_axis_tdata_reg_reg[15]_i_6__0_n_0 ),
        .\temp_m_axis_tdata_reg_reg[15]_2 (\temp_m_axis_tdata_reg_reg[15]_i_7__0_n_0 ),
        .\temp_m_axis_tdata_reg_reg[15]_3 (\data_reg_reg[2][15]_srl4_i_2_n_0 ),
        .\temp_m_axis_tdata_reg_reg[15]_4 (\data_reg_reg[2][15]_srl4_i_2__0_n_0 ),
        .\temp_m_axis_tdata_reg_reg[15]_5 (\temp_m_axis_tdata_reg_reg[15]_i_4__1_n_0 ),
        .\temp_m_axis_tdata_reg_reg[15]_6 (\temp_m_axis_tdata_reg_reg[15]_i_4__2_n_0 ),
        .\temp_m_axis_tdata_reg_reg[1] (\temp_m_axis_tdata_reg_reg[1]_i_4_n_0 ),
        .\temp_m_axis_tdata_reg_reg[1]_0 (\temp_m_axis_tdata_reg_reg[1]_i_4__0_n_0 ),
        .\temp_m_axis_tdata_reg_reg[1]_1 (\data_reg_reg[2][1]_srl4_i_2_n_0 ),
        .\temp_m_axis_tdata_reg_reg[1]_2 (\data_reg_reg[2][1]_srl4_i_2__0_n_0 ),
        .\temp_m_axis_tdata_reg_reg[1]_3 (\temp_m_axis_tdata_reg_reg[1]_i_2__1_n_0 ),
        .\temp_m_axis_tdata_reg_reg[1]_4 (\temp_m_axis_tdata_reg_reg[1]_i_2__2_n_0 ),
        .\temp_m_axis_tdata_reg_reg[2] (\temp_m_axis_tdata_reg_reg[2]_i_4_n_0 ),
        .\temp_m_axis_tdata_reg_reg[2]_0 (\temp_m_axis_tdata_reg_reg[2]_i_4__0_n_0 ),
        .\temp_m_axis_tdata_reg_reg[2]_1 (\data_reg_reg[2][2]_srl4_i_2_n_0 ),
        .\temp_m_axis_tdata_reg_reg[2]_2 (\data_reg_reg[2][2]_srl4_i_2__0_n_0 ),
        .\temp_m_axis_tdata_reg_reg[2]_3 (\temp_m_axis_tdata_reg_reg[2]_i_2__1_n_0 ),
        .\temp_m_axis_tdata_reg_reg[2]_4 (\temp_m_axis_tdata_reg_reg[2]_i_2__2_n_0 ),
        .\temp_m_axis_tdata_reg_reg[3] (\temp_m_axis_tdata_reg_reg[3]_i_4_n_0 ),
        .\temp_m_axis_tdata_reg_reg[3]_0 (\temp_m_axis_tdata_reg_reg[3]_i_4__0_n_0 ),
        .\temp_m_axis_tdata_reg_reg[3]_1 (\data_reg_reg[2][3]_srl4_i_2_n_0 ),
        .\temp_m_axis_tdata_reg_reg[3]_2 (\data_reg_reg[2][3]_srl4_i_2__0_n_0 ),
        .\temp_m_axis_tdata_reg_reg[3]_3 (\temp_m_axis_tdata_reg_reg[3]_i_2__1_n_0 ),
        .\temp_m_axis_tdata_reg_reg[3]_4 (\temp_m_axis_tdata_reg_reg[3]_i_2__2_n_0 ),
        .\temp_m_axis_tdata_reg_reg[4] (\temp_m_axis_tdata_reg_reg[4]_i_4_n_0 ),
        .\temp_m_axis_tdata_reg_reg[4]_0 (\temp_m_axis_tdata_reg_reg[4]_i_4__0_n_0 ),
        .\temp_m_axis_tdata_reg_reg[4]_1 (\data_reg_reg[2][4]_srl4_i_2_n_0 ),
        .\temp_m_axis_tdata_reg_reg[4]_2 (\data_reg_reg[2][4]_srl4_i_2__0_n_0 ),
        .\temp_m_axis_tdata_reg_reg[4]_3 (\temp_m_axis_tdata_reg_reg[4]_i_2__1_n_0 ),
        .\temp_m_axis_tdata_reg_reg[4]_4 (\temp_m_axis_tdata_reg_reg[4]_i_2__2_n_0 ),
        .\temp_m_axis_tdata_reg_reg[5] (\temp_m_axis_tdata_reg_reg[5]_i_4_n_0 ),
        .\temp_m_axis_tdata_reg_reg[5]_0 (\temp_m_axis_tdata_reg_reg[5]_i_4__0_n_0 ),
        .\temp_m_axis_tdata_reg_reg[5]_1 (\data_reg_reg[2][5]_srl4_i_2_n_0 ),
        .\temp_m_axis_tdata_reg_reg[5]_2 (\data_reg_reg[2][5]_srl4_i_2__0_n_0 ),
        .\temp_m_axis_tdata_reg_reg[5]_3 (\temp_m_axis_tdata_reg_reg[5]_i_2__1_n_0 ),
        .\temp_m_axis_tdata_reg_reg[5]_4 (\temp_m_axis_tdata_reg_reg[5]_i_2__2_n_0 ),
        .\temp_m_axis_tdata_reg_reg[6] (\temp_m_axis_tdata_reg_reg[6]_i_4_n_0 ),
        .\temp_m_axis_tdata_reg_reg[6]_0 (\temp_m_axis_tdata_reg_reg[6]_i_4__0_n_0 ),
        .\temp_m_axis_tdata_reg_reg[6]_1 (\data_reg_reg[2][6]_srl4_i_2_n_0 ),
        .\temp_m_axis_tdata_reg_reg[6]_2 (\data_reg_reg[2][6]_srl4_i_2__0_n_0 ),
        .\temp_m_axis_tdata_reg_reg[6]_3 (\temp_m_axis_tdata_reg_reg[6]_i_2__1_n_0 ),
        .\temp_m_axis_tdata_reg_reg[6]_4 (\temp_m_axis_tdata_reg_reg[6]_i_2__2_n_0 ),
        .\temp_m_axis_tdata_reg_reg[7] (\temp_m_axis_tdata_reg_reg[7]_i_4_n_0 ),
        .\temp_m_axis_tdata_reg_reg[7]_0 (\temp_m_axis_tdata_reg_reg[7]_i_4__0_n_0 ),
        .\temp_m_axis_tdata_reg_reg[7]_1 (\data_reg_reg[2][7]_srl4_i_2_n_0 ),
        .\temp_m_axis_tdata_reg_reg[7]_2 (\data_reg_reg[2][7]_srl4_i_2__0_n_0 ),
        .\temp_m_axis_tdata_reg_reg[7]_3 (\temp_m_axis_tdata_reg_reg[7]_i_2__1_n_0 ),
        .\temp_m_axis_tdata_reg_reg[7]_4 (\temp_m_axis_tdata_reg_reg[7]_i_2__2_n_0 ),
        .\temp_m_axis_tdata_reg_reg[8] (\temp_m_axis_tdata_reg_reg[8]_i_4_n_0 ),
        .\temp_m_axis_tdata_reg_reg[8]_0 (\temp_m_axis_tdata_reg_reg[8]_i_4__0_n_0 ),
        .\temp_m_axis_tdata_reg_reg[8]_1 (\data_reg_reg[2][8]_srl4_i_2_n_0 ),
        .\temp_m_axis_tdata_reg_reg[8]_2 (\data_reg_reg[2][8]_srl4_i_2__0_n_0 ),
        .\temp_m_axis_tdata_reg_reg[8]_3 (\temp_m_axis_tdata_reg_reg[8]_i_2__1_n_0 ),
        .\temp_m_axis_tdata_reg_reg[8]_4 (\temp_m_axis_tdata_reg_reg[8]_i_2__2_n_0 ),
        .\temp_m_axis_tdata_reg_reg[9] (\temp_m_axis_tdata_reg_reg[9]_i_4_n_0 ),
        .\temp_m_axis_tdata_reg_reg[9]_0 (\temp_m_axis_tdata_reg_reg[9]_i_4__0_n_0 ),
        .\temp_m_axis_tdata_reg_reg[9]_1 (\data_reg_reg[2][9]_srl4_i_2_n_0 ),
        .\temp_m_axis_tdata_reg_reg[9]_2 (\data_reg_reg[2][9]_srl4_i_2__0_n_0 ),
        .\temp_m_axis_tdata_reg_reg[9]_3 (\temp_m_axis_tdata_reg_reg[9]_i_2__1_n_0 ),
        .\temp_m_axis_tdata_reg_reg[9]_4 (\temp_m_axis_tdata_reg_reg[9]_i_2__2_n_0 ));
  FDRE \s_axil_rdata_pipe_reg_reg[0]_i_2 
       (.C(s00_axil_data_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3_n_0 ),
        .D(inst_n_15),
        .Q(\s_axil_rdata_pipe_reg_reg[0]_i_2_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[0]_i_2__0 
       (.C(s_axil_grid_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3__0_n_0 ),
        .D(inst_n_102),
        .Q(\s_axil_rdata_pipe_reg_reg[0]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[0]_i_2__1 
       (.C(s_axil_scle_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3__1_n_0 ),
        .D(inst_n_157),
        .Q(\s_axil_rdata_pipe_reg_reg[0]_i_2__1_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[10]_i_2 
       (.C(s00_axil_data_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3_n_0 ),
        .D(inst_n_29),
        .Q(\s_axil_rdata_pipe_reg_reg[10]_i_2_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[10]_i_2__0 
       (.C(s_axil_grid_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3__0_n_0 ),
        .D(inst_n_92),
        .Q(\s_axil_rdata_pipe_reg_reg[10]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[10]_i_2__1 
       (.C(s_axil_scle_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3__1_n_0 ),
        .D(inst_n_147),
        .Q(\s_axil_rdata_pipe_reg_reg[10]_i_2__1_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[11]_i_2 
       (.C(s00_axil_data_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3_n_0 ),
        .D(inst_n_28),
        .Q(\s_axil_rdata_pipe_reg_reg[11]_i_2_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[11]_i_2__0 
       (.C(s_axil_grid_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3__0_n_0 ),
        .D(inst_n_91),
        .Q(\s_axil_rdata_pipe_reg_reg[11]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[11]_i_2__1 
       (.C(s_axil_scle_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3__1_n_0 ),
        .D(inst_n_146),
        .Q(\s_axil_rdata_pipe_reg_reg[11]_i_2__1_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[12]_i_2 
       (.C(s00_axil_data_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3_n_0 ),
        .D(inst_n_27),
        .Q(\s_axil_rdata_pipe_reg_reg[12]_i_2_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[12]_i_2__0 
       (.C(s_axil_grid_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3__0_n_0 ),
        .D(inst_n_90),
        .Q(\s_axil_rdata_pipe_reg_reg[12]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[12]_i_2__1 
       (.C(s_axil_scle_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3__1_n_0 ),
        .D(inst_n_145),
        .Q(\s_axil_rdata_pipe_reg_reg[12]_i_2__1_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[13]_i_2 
       (.C(s00_axil_data_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3_n_0 ),
        .D(inst_n_26),
        .Q(\s_axil_rdata_pipe_reg_reg[13]_i_2_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[13]_i_2__0 
       (.C(s_axil_grid_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3__0_n_0 ),
        .D(inst_n_89),
        .Q(\s_axil_rdata_pipe_reg_reg[13]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[13]_i_2__1 
       (.C(s_axil_scle_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3__1_n_0 ),
        .D(inst_n_144),
        .Q(\s_axil_rdata_pipe_reg_reg[13]_i_2__1_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[14]_i_2 
       (.C(s00_axil_data_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3_n_0 ),
        .D(inst_n_25),
        .Q(\s_axil_rdata_pipe_reg_reg[14]_i_2_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[14]_i_2__0 
       (.C(s_axil_grid_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3__0_n_0 ),
        .D(inst_n_88),
        .Q(\s_axil_rdata_pipe_reg_reg[14]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[14]_i_2__1 
       (.C(s_axil_scle_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3__1_n_0 ),
        .D(inst_n_143),
        .Q(\s_axil_rdata_pipe_reg_reg[14]_i_2__1_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[15]_i_2 
       (.C(s00_axil_data_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3_n_0 ),
        .D(inst_n_24),
        .Q(\s_axil_rdata_pipe_reg_reg[15]_i_2_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[15]_i_2__0 
       (.C(s_axil_grid_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3__0_n_0 ),
        .D(inst_n_87),
        .Q(\s_axil_rdata_pipe_reg_reg[15]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[15]_i_2__1 
       (.C(s_axil_scle_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3__1_n_0 ),
        .D(inst_n_142),
        .Q(\s_axil_rdata_pipe_reg_reg[15]_i_2__1_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[16]_i_2 
       (.C(s00_axil_data_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3_n_0 ),
        .D(inst_n_47),
        .Q(\s_axil_rdata_pipe_reg_reg[16]_i_2_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[16]_i_2__0 
       (.C(s_axil_grid_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3__0_n_0 ),
        .D(inst_n_134),
        .Q(\s_axil_rdata_pipe_reg_reg[16]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[16]_i_2__1 
       (.C(s_axil_scle_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3__1_n_0 ),
        .D(inst_n_189),
        .Q(\s_axil_rdata_pipe_reg_reg[16]_i_2__1_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[17]_i_2 
       (.C(s00_axil_data_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3_n_0 ),
        .D(inst_n_46),
        .Q(\s_axil_rdata_pipe_reg_reg[17]_i_2_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[17]_i_2__0 
       (.C(s_axil_grid_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3__0_n_0 ),
        .D(inst_n_133),
        .Q(\s_axil_rdata_pipe_reg_reg[17]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[17]_i_2__1 
       (.C(s_axil_scle_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3__1_n_0 ),
        .D(inst_n_188),
        .Q(\s_axil_rdata_pipe_reg_reg[17]_i_2__1_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[18]_i_2 
       (.C(s00_axil_data_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3_n_0 ),
        .D(inst_n_45),
        .Q(\s_axil_rdata_pipe_reg_reg[18]_i_2_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[18]_i_2__0 
       (.C(s_axil_grid_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3__0_n_0 ),
        .D(inst_n_132),
        .Q(\s_axil_rdata_pipe_reg_reg[18]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[18]_i_2__1 
       (.C(s_axil_scle_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3__1_n_0 ),
        .D(inst_n_187),
        .Q(\s_axil_rdata_pipe_reg_reg[18]_i_2__1_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[19]_i_2 
       (.C(s00_axil_data_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3_n_0 ),
        .D(inst_n_44),
        .Q(\s_axil_rdata_pipe_reg_reg[19]_i_2_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[19]_i_2__0 
       (.C(s_axil_grid_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3__0_n_0 ),
        .D(inst_n_131),
        .Q(\s_axil_rdata_pipe_reg_reg[19]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[19]_i_2__1 
       (.C(s_axil_scle_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3__1_n_0 ),
        .D(inst_n_186),
        .Q(\s_axil_rdata_pipe_reg_reg[19]_i_2__1_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[1]_i_2 
       (.C(s00_axil_data_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3_n_0 ),
        .D(inst_n_14),
        .Q(\s_axil_rdata_pipe_reg_reg[1]_i_2_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[1]_i_2__0 
       (.C(s_axil_grid_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3__0_n_0 ),
        .D(inst_n_101),
        .Q(\s_axil_rdata_pipe_reg_reg[1]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[1]_i_2__1 
       (.C(s_axil_scle_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3__1_n_0 ),
        .D(inst_n_156),
        .Q(\s_axil_rdata_pipe_reg_reg[1]_i_2__1_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[20]_i_2 
       (.C(s00_axil_data_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3_n_0 ),
        .D(inst_n_43),
        .Q(\s_axil_rdata_pipe_reg_reg[20]_i_2_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[20]_i_2__0 
       (.C(s_axil_grid_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3__0_n_0 ),
        .D(inst_n_130),
        .Q(\s_axil_rdata_pipe_reg_reg[20]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[20]_i_2__1 
       (.C(s_axil_scle_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3__1_n_0 ),
        .D(inst_n_185),
        .Q(\s_axil_rdata_pipe_reg_reg[20]_i_2__1_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[21]_i_2 
       (.C(s00_axil_data_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3_n_0 ),
        .D(inst_n_42),
        .Q(\s_axil_rdata_pipe_reg_reg[21]_i_2_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[21]_i_2__0 
       (.C(s_axil_grid_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3__0_n_0 ),
        .D(inst_n_129),
        .Q(\s_axil_rdata_pipe_reg_reg[21]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[21]_i_2__1 
       (.C(s_axil_scle_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3__1_n_0 ),
        .D(inst_n_184),
        .Q(\s_axil_rdata_pipe_reg_reg[21]_i_2__1_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[22]_i_2 
       (.C(s00_axil_data_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3_n_0 ),
        .D(inst_n_41),
        .Q(\s_axil_rdata_pipe_reg_reg[22]_i_2_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[22]_i_2__0 
       (.C(s_axil_grid_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3__0_n_0 ),
        .D(inst_n_128),
        .Q(\s_axil_rdata_pipe_reg_reg[22]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[22]_i_2__1 
       (.C(s_axil_scle_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3__1_n_0 ),
        .D(inst_n_183),
        .Q(\s_axil_rdata_pipe_reg_reg[22]_i_2__1_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[23]_i_2 
       (.C(s00_axil_data_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3_n_0 ),
        .D(inst_n_40),
        .Q(\s_axil_rdata_pipe_reg_reg[23]_i_2_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[23]_i_2__0 
       (.C(s_axil_grid_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3__0_n_0 ),
        .D(inst_n_127),
        .Q(\s_axil_rdata_pipe_reg_reg[23]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[23]_i_2__1 
       (.C(s_axil_scle_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3__1_n_0 ),
        .D(inst_n_182),
        .Q(\s_axil_rdata_pipe_reg_reg[23]_i_2__1_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[24]_i_2 
       (.C(s00_axil_data_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3_n_0 ),
        .D(inst_n_63),
        .Q(\s_axil_rdata_pipe_reg_reg[24]_i_2_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[24]_i_2__0 
       (.C(s_axil_grid_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3__0_n_0 ),
        .D(inst_n_126),
        .Q(\s_axil_rdata_pipe_reg_reg[24]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[24]_i_2__1 
       (.C(s_axil_scle_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3__1_n_0 ),
        .D(inst_n_181),
        .Q(\s_axil_rdata_pipe_reg_reg[24]_i_2__1_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[25]_i_2 
       (.C(s00_axil_data_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3_n_0 ),
        .D(inst_n_62),
        .Q(\s_axil_rdata_pipe_reg_reg[25]_i_2_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[25]_i_2__0 
       (.C(s_axil_grid_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3__0_n_0 ),
        .D(inst_n_125),
        .Q(\s_axil_rdata_pipe_reg_reg[25]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[25]_i_2__1 
       (.C(s_axil_scle_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3__1_n_0 ),
        .D(inst_n_180),
        .Q(\s_axil_rdata_pipe_reg_reg[25]_i_2__1_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[26]_i_2 
       (.C(s00_axil_data_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3_n_0 ),
        .D(inst_n_61),
        .Q(\s_axil_rdata_pipe_reg_reg[26]_i_2_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[26]_i_2__0 
       (.C(s_axil_grid_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3__0_n_0 ),
        .D(inst_n_124),
        .Q(\s_axil_rdata_pipe_reg_reg[26]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[26]_i_2__1 
       (.C(s_axil_scle_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3__1_n_0 ),
        .D(inst_n_179),
        .Q(\s_axil_rdata_pipe_reg_reg[26]_i_2__1_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[27]_i_2 
       (.C(s00_axil_data_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3_n_0 ),
        .D(inst_n_60),
        .Q(\s_axil_rdata_pipe_reg_reg[27]_i_2_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[27]_i_2__0 
       (.C(s_axil_grid_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3__0_n_0 ),
        .D(inst_n_123),
        .Q(\s_axil_rdata_pipe_reg_reg[27]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[27]_i_2__1 
       (.C(s_axil_scle_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3__1_n_0 ),
        .D(inst_n_178),
        .Q(\s_axil_rdata_pipe_reg_reg[27]_i_2__1_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[28]_i_2 
       (.C(s00_axil_data_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3_n_0 ),
        .D(inst_n_59),
        .Q(\s_axil_rdata_pipe_reg_reg[28]_i_2_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[28]_i_2__0 
       (.C(s_axil_grid_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3__0_n_0 ),
        .D(inst_n_122),
        .Q(\s_axil_rdata_pipe_reg_reg[28]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[28]_i_2__1 
       (.C(s_axil_scle_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3__1_n_0 ),
        .D(inst_n_177),
        .Q(\s_axil_rdata_pipe_reg_reg[28]_i_2__1_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[29]_i_2 
       (.C(s00_axil_data_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3_n_0 ),
        .D(inst_n_58),
        .Q(\s_axil_rdata_pipe_reg_reg[29]_i_2_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[29]_i_2__0 
       (.C(s_axil_grid_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3__0_n_0 ),
        .D(inst_n_121),
        .Q(\s_axil_rdata_pipe_reg_reg[29]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[29]_i_2__1 
       (.C(s_axil_scle_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3__1_n_0 ),
        .D(inst_n_176),
        .Q(\s_axil_rdata_pipe_reg_reg[29]_i_2__1_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[2]_i_2 
       (.C(s00_axil_data_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3_n_0 ),
        .D(inst_n_13),
        .Q(\s_axil_rdata_pipe_reg_reg[2]_i_2_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[2]_i_2__0 
       (.C(s_axil_grid_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3__0_n_0 ),
        .D(inst_n_100),
        .Q(\s_axil_rdata_pipe_reg_reg[2]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[2]_i_2__1 
       (.C(s_axil_scle_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3__1_n_0 ),
        .D(inst_n_155),
        .Q(\s_axil_rdata_pipe_reg_reg[2]_i_2__1_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[30]_i_2 
       (.C(s00_axil_data_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3_n_0 ),
        .D(inst_n_57),
        .Q(\s_axil_rdata_pipe_reg_reg[30]_i_2_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[30]_i_2__0 
       (.C(s_axil_grid_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3__0_n_0 ),
        .D(inst_n_120),
        .Q(\s_axil_rdata_pipe_reg_reg[30]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[30]_i_2__1 
       (.C(s_axil_scle_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3__1_n_0 ),
        .D(inst_n_175),
        .Q(\s_axil_rdata_pipe_reg_reg[30]_i_2__1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \s_axil_rdata_pipe_reg_reg[31]_i_3 
       (.C(s00_axil_data_aclk),
        .CE(1'b1),
        .D(\wrapper/axil_ram_data_genblock[0].axil_ram_data_inst/s_axil_arready_next ),
        .Q(\s_axil_rdata_pipe_reg_reg[31]_i_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \s_axil_rdata_pipe_reg_reg[31]_i_3__0 
       (.C(s_axil_grid_aclk),
        .CE(1'b1),
        .D(\wrapper/axil_ram_grid_inst/s_axil_arready_next ),
        .Q(\s_axil_rdata_pipe_reg_reg[31]_i_3__0_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \s_axil_rdata_pipe_reg_reg[31]_i_3__1 
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(\wrapper/axil_ram_scle_inst/s_axil_arready_next ),
        .Q(\s_axil_rdata_pipe_reg_reg[31]_i_3__1_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[31]_i_4 
       (.C(s00_axil_data_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3_n_0 ),
        .D(inst_n_56),
        .Q(\s_axil_rdata_pipe_reg_reg[31]_i_4_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[31]_i_4__0 
       (.C(s_axil_grid_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3__0_n_0 ),
        .D(inst_n_119),
        .Q(\s_axil_rdata_pipe_reg_reg[31]_i_4__0_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[31]_i_4__1 
       (.C(s_axil_scle_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3__1_n_0 ),
        .D(inst_n_174),
        .Q(\s_axil_rdata_pipe_reg_reg[31]_i_4__1_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[3]_i_2 
       (.C(s00_axil_data_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3_n_0 ),
        .D(inst_n_12),
        .Q(\s_axil_rdata_pipe_reg_reg[3]_i_2_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[3]_i_2__0 
       (.C(s_axil_grid_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3__0_n_0 ),
        .D(inst_n_99),
        .Q(\s_axil_rdata_pipe_reg_reg[3]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[3]_i_2__1 
       (.C(s_axil_scle_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3__1_n_0 ),
        .D(inst_n_154),
        .Q(\s_axil_rdata_pipe_reg_reg[3]_i_2__1_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[4]_i_2 
       (.C(s00_axil_data_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3_n_0 ),
        .D(inst_n_11),
        .Q(\s_axil_rdata_pipe_reg_reg[4]_i_2_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[4]_i_2__0 
       (.C(s_axil_grid_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3__0_n_0 ),
        .D(inst_n_98),
        .Q(\s_axil_rdata_pipe_reg_reg[4]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[4]_i_2__1 
       (.C(s_axil_scle_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3__1_n_0 ),
        .D(inst_n_153),
        .Q(\s_axil_rdata_pipe_reg_reg[4]_i_2__1_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[5]_i_2 
       (.C(s00_axil_data_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3_n_0 ),
        .D(inst_n_10),
        .Q(\s_axil_rdata_pipe_reg_reg[5]_i_2_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[5]_i_2__0 
       (.C(s_axil_grid_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3__0_n_0 ),
        .D(inst_n_97),
        .Q(\s_axil_rdata_pipe_reg_reg[5]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[5]_i_2__1 
       (.C(s_axil_scle_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3__1_n_0 ),
        .D(inst_n_152),
        .Q(\s_axil_rdata_pipe_reg_reg[5]_i_2__1_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[6]_i_2 
       (.C(s00_axil_data_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3_n_0 ),
        .D(inst_n_9),
        .Q(\s_axil_rdata_pipe_reg_reg[6]_i_2_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[6]_i_2__0 
       (.C(s_axil_grid_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3__0_n_0 ),
        .D(inst_n_96),
        .Q(\s_axil_rdata_pipe_reg_reg[6]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[6]_i_2__1 
       (.C(s_axil_scle_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3__1_n_0 ),
        .D(inst_n_151),
        .Q(\s_axil_rdata_pipe_reg_reg[6]_i_2__1_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[7]_i_2 
       (.C(s00_axil_data_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3_n_0 ),
        .D(inst_n_8),
        .Q(\s_axil_rdata_pipe_reg_reg[7]_i_2_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[7]_i_2__0 
       (.C(s_axil_grid_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3__0_n_0 ),
        .D(inst_n_95),
        .Q(\s_axil_rdata_pipe_reg_reg[7]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[7]_i_2__1 
       (.C(s_axil_scle_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3__1_n_0 ),
        .D(inst_n_150),
        .Q(\s_axil_rdata_pipe_reg_reg[7]_i_2__1_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[8]_i_2 
       (.C(s00_axil_data_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3_n_0 ),
        .D(inst_n_31),
        .Q(\s_axil_rdata_pipe_reg_reg[8]_i_2_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[8]_i_2__0 
       (.C(s_axil_grid_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3__0_n_0 ),
        .D(inst_n_94),
        .Q(\s_axil_rdata_pipe_reg_reg[8]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[8]_i_2__1 
       (.C(s_axil_scle_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3__1_n_0 ),
        .D(inst_n_149),
        .Q(\s_axil_rdata_pipe_reg_reg[8]_i_2__1_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[9]_i_2 
       (.C(s00_axil_data_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3_n_0 ),
        .D(inst_n_30),
        .Q(\s_axil_rdata_pipe_reg_reg[9]_i_2_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[9]_i_2__0 
       (.C(s_axil_grid_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3__0_n_0 ),
        .D(inst_n_93),
        .Q(\s_axil_rdata_pipe_reg_reg[9]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \s_axil_rdata_pipe_reg_reg[9]_i_2__1 
       (.C(s_axil_scle_aclk),
        .CE(\s_axil_rdata_pipe_reg_reg[31]_i_3__1_n_0 ),
        .D(inst_n_148),
        .Q(\s_axil_rdata_pipe_reg_reg[9]_i_2__1_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[0]_i_2 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_3_n_0 ),
        .D(inst_n_7),
        .Q(\temp_m_axis_tdata_reg_reg[0]_i_2_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[0]_i_2__0 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_3__0_n_0 ),
        .D(inst_n_39),
        .Q(\temp_m_axis_tdata_reg_reg[0]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[0]_i_2__1 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_3__1_n_0 ),
        .D(inst_n_118),
        .Q(\temp_m_axis_tdata_reg_reg[0]_i_2__1_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[0]_i_2__2 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_3__2_n_0 ),
        .D(inst_n_205),
        .Q(\temp_m_axis_tdata_reg_reg[0]_i_2__2_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[0]_i_4 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_6_n_0 ),
        .D(inst_n_86),
        .Q(\temp_m_axis_tdata_reg_reg[0]_i_4_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[0]_i_4__0 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_6__0_n_0 ),
        .D(inst_n_173),
        .Q(\temp_m_axis_tdata_reg_reg[0]_i_4__0_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[10]_i_2 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_3_n_0 ),
        .D(inst_n_21),
        .Q(\temp_m_axis_tdata_reg_reg[10]_i_2_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[10]_i_2__0 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_3__0_n_0 ),
        .D(inst_n_53),
        .Q(\temp_m_axis_tdata_reg_reg[10]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[10]_i_2__1 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_3__1_n_0 ),
        .D(inst_n_108),
        .Q(\temp_m_axis_tdata_reg_reg[10]_i_2__1_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[10]_i_2__2 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_3__2_n_0 ),
        .D(inst_n_195),
        .Q(\temp_m_axis_tdata_reg_reg[10]_i_2__2_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[10]_i_4 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_6_n_0 ),
        .D(inst_n_76),
        .Q(\temp_m_axis_tdata_reg_reg[10]_i_4_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[10]_i_4__0 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_6__0_n_0 ),
        .D(inst_n_163),
        .Q(\temp_m_axis_tdata_reg_reg[10]_i_4__0_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[11]_i_2 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_3_n_0 ),
        .D(inst_n_20),
        .Q(\temp_m_axis_tdata_reg_reg[11]_i_2_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[11]_i_2__0 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_3__0_n_0 ),
        .D(inst_n_52),
        .Q(\temp_m_axis_tdata_reg_reg[11]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[11]_i_2__1 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_3__1_n_0 ),
        .D(inst_n_107),
        .Q(\temp_m_axis_tdata_reg_reg[11]_i_2__1_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[11]_i_2__2 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_3__2_n_0 ),
        .D(inst_n_194),
        .Q(\temp_m_axis_tdata_reg_reg[11]_i_2__2_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[11]_i_4 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_6_n_0 ),
        .D(inst_n_75),
        .Q(\temp_m_axis_tdata_reg_reg[11]_i_4_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[11]_i_4__0 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_6__0_n_0 ),
        .D(inst_n_162),
        .Q(\temp_m_axis_tdata_reg_reg[11]_i_4__0_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[12]_i_2 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_3_n_0 ),
        .D(inst_n_19),
        .Q(\temp_m_axis_tdata_reg_reg[12]_i_2_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[12]_i_2__0 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_3__0_n_0 ),
        .D(inst_n_51),
        .Q(\temp_m_axis_tdata_reg_reg[12]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[12]_i_2__1 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_3__1_n_0 ),
        .D(inst_n_106),
        .Q(\temp_m_axis_tdata_reg_reg[12]_i_2__1_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[12]_i_2__2 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_3__2_n_0 ),
        .D(inst_n_193),
        .Q(\temp_m_axis_tdata_reg_reg[12]_i_2__2_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[12]_i_4 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_6_n_0 ),
        .D(inst_n_74),
        .Q(\temp_m_axis_tdata_reg_reg[12]_i_4_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[12]_i_4__0 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_6__0_n_0 ),
        .D(inst_n_161),
        .Q(\temp_m_axis_tdata_reg_reg[12]_i_4__0_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[13]_i_2 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_3_n_0 ),
        .D(inst_n_18),
        .Q(\temp_m_axis_tdata_reg_reg[13]_i_2_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[13]_i_2__0 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_3__0_n_0 ),
        .D(inst_n_50),
        .Q(\temp_m_axis_tdata_reg_reg[13]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[13]_i_2__1 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_3__1_n_0 ),
        .D(inst_n_105),
        .Q(\temp_m_axis_tdata_reg_reg[13]_i_2__1_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[13]_i_2__2 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_3__2_n_0 ),
        .D(inst_n_192),
        .Q(\temp_m_axis_tdata_reg_reg[13]_i_2__2_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[13]_i_4 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_6_n_0 ),
        .D(inst_n_73),
        .Q(\temp_m_axis_tdata_reg_reg[13]_i_4_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[13]_i_4__0 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_6__0_n_0 ),
        .D(inst_n_160),
        .Q(\temp_m_axis_tdata_reg_reg[13]_i_4__0_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[14]_i_2 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_3_n_0 ),
        .D(inst_n_17),
        .Q(\temp_m_axis_tdata_reg_reg[14]_i_2_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[14]_i_2__0 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_3__0_n_0 ),
        .D(inst_n_49),
        .Q(\temp_m_axis_tdata_reg_reg[14]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[14]_i_2__1 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_3__1_n_0 ),
        .D(inst_n_104),
        .Q(\temp_m_axis_tdata_reg_reg[14]_i_2__1_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[14]_i_2__2 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_3__2_n_0 ),
        .D(inst_n_191),
        .Q(\temp_m_axis_tdata_reg_reg[14]_i_2__2_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[14]_i_4 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_6_n_0 ),
        .D(inst_n_72),
        .Q(\temp_m_axis_tdata_reg_reg[14]_i_4_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[14]_i_4__0 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_6__0_n_0 ),
        .D(inst_n_159),
        .Q(\temp_m_axis_tdata_reg_reg[14]_i_4__0_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \temp_m_axis_tdata_reg_reg[15]_i_3 
       (.C(core_clk),
        .CE(1'b1),
        .D(\wrapper/int_mcu_data_bram_en [0]),
        .Q(\temp_m_axis_tdata_reg_reg[15]_i_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \temp_m_axis_tdata_reg_reg[15]_i_3__0 
       (.C(core_clk),
        .CE(1'b1),
        .D(\wrapper/int_mcu_data_bram_en [1]),
        .Q(\temp_m_axis_tdata_reg_reg[15]_i_3__0_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \temp_m_axis_tdata_reg_reg[15]_i_3__1 
       (.C(core_clk),
        .CE(1'b1),
        .D(\wrapper/axil_ram_grid_inst/bram_inst/int_rdenb ),
        .Q(\temp_m_axis_tdata_reg_reg[15]_i_3__1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \temp_m_axis_tdata_reg_reg[15]_i_3__2 
       (.C(core_clk),
        .CE(1'b1),
        .D(\wrapper/axil_ram_scle_inst/bram_inst/int_rdenb ),
        .Q(\temp_m_axis_tdata_reg_reg[15]_i_3__2_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[15]_i_4 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_3_n_0 ),
        .D(inst_n_16),
        .Q(\temp_m_axis_tdata_reg_reg[15]_i_4_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[15]_i_4__0 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_3__0_n_0 ),
        .D(inst_n_48),
        .Q(\temp_m_axis_tdata_reg_reg[15]_i_4__0_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[15]_i_4__1 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_3__1_n_0 ),
        .D(inst_n_103),
        .Q(\temp_m_axis_tdata_reg_reg[15]_i_4__1_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[15]_i_4__2 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_3__2_n_0 ),
        .D(inst_n_190),
        .Q(\temp_m_axis_tdata_reg_reg[15]_i_4__2_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \temp_m_axis_tdata_reg_reg[15]_i_6 
       (.C(core_clk),
        .CE(1'b1),
        .D(inst_n_135),
        .Q(\temp_m_axis_tdata_reg_reg[15]_i_6_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \temp_m_axis_tdata_reg_reg[15]_i_6__0 
       (.C(core_clk),
        .CE(1'b1),
        .D(inst_n_206),
        .Q(\temp_m_axis_tdata_reg_reg[15]_i_6__0_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[15]_i_7 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_6_n_0 ),
        .D(inst_n_71),
        .Q(\temp_m_axis_tdata_reg_reg[15]_i_7_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[15]_i_7__0 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_6__0_n_0 ),
        .D(inst_n_158),
        .Q(\temp_m_axis_tdata_reg_reg[15]_i_7__0_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[1]_i_2 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_3_n_0 ),
        .D(inst_n_6),
        .Q(\temp_m_axis_tdata_reg_reg[1]_i_2_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[1]_i_2__0 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_3__0_n_0 ),
        .D(inst_n_38),
        .Q(\temp_m_axis_tdata_reg_reg[1]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[1]_i_2__1 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_3__1_n_0 ),
        .D(inst_n_117),
        .Q(\temp_m_axis_tdata_reg_reg[1]_i_2__1_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[1]_i_2__2 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_3__2_n_0 ),
        .D(inst_n_204),
        .Q(\temp_m_axis_tdata_reg_reg[1]_i_2__2_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[1]_i_4 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_6_n_0 ),
        .D(inst_n_85),
        .Q(\temp_m_axis_tdata_reg_reg[1]_i_4_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[1]_i_4__0 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_6__0_n_0 ),
        .D(inst_n_172),
        .Q(\temp_m_axis_tdata_reg_reg[1]_i_4__0_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[2]_i_2 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_3_n_0 ),
        .D(inst_n_5),
        .Q(\temp_m_axis_tdata_reg_reg[2]_i_2_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[2]_i_2__0 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_3__0_n_0 ),
        .D(inst_n_37),
        .Q(\temp_m_axis_tdata_reg_reg[2]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[2]_i_2__1 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_3__1_n_0 ),
        .D(inst_n_116),
        .Q(\temp_m_axis_tdata_reg_reg[2]_i_2__1_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[2]_i_2__2 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_3__2_n_0 ),
        .D(inst_n_203),
        .Q(\temp_m_axis_tdata_reg_reg[2]_i_2__2_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[2]_i_4 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_6_n_0 ),
        .D(inst_n_84),
        .Q(\temp_m_axis_tdata_reg_reg[2]_i_4_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[2]_i_4__0 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_6__0_n_0 ),
        .D(inst_n_171),
        .Q(\temp_m_axis_tdata_reg_reg[2]_i_4__0_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[3]_i_2 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_3_n_0 ),
        .D(inst_n_4),
        .Q(\temp_m_axis_tdata_reg_reg[3]_i_2_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[3]_i_2__0 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_3__0_n_0 ),
        .D(inst_n_36),
        .Q(\temp_m_axis_tdata_reg_reg[3]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[3]_i_2__1 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_3__1_n_0 ),
        .D(inst_n_115),
        .Q(\temp_m_axis_tdata_reg_reg[3]_i_2__1_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[3]_i_2__2 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_3__2_n_0 ),
        .D(inst_n_202),
        .Q(\temp_m_axis_tdata_reg_reg[3]_i_2__2_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[3]_i_4 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_6_n_0 ),
        .D(inst_n_83),
        .Q(\temp_m_axis_tdata_reg_reg[3]_i_4_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[3]_i_4__0 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_6__0_n_0 ),
        .D(inst_n_170),
        .Q(\temp_m_axis_tdata_reg_reg[3]_i_4__0_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[4]_i_2 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_3_n_0 ),
        .D(inst_n_3),
        .Q(\temp_m_axis_tdata_reg_reg[4]_i_2_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[4]_i_2__0 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_3__0_n_0 ),
        .D(inst_n_35),
        .Q(\temp_m_axis_tdata_reg_reg[4]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[4]_i_2__1 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_3__1_n_0 ),
        .D(inst_n_114),
        .Q(\temp_m_axis_tdata_reg_reg[4]_i_2__1_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[4]_i_2__2 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_3__2_n_0 ),
        .D(inst_n_201),
        .Q(\temp_m_axis_tdata_reg_reg[4]_i_2__2_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[4]_i_4 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_6_n_0 ),
        .D(inst_n_82),
        .Q(\temp_m_axis_tdata_reg_reg[4]_i_4_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[4]_i_4__0 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_6__0_n_0 ),
        .D(inst_n_169),
        .Q(\temp_m_axis_tdata_reg_reg[4]_i_4__0_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[5]_i_2 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_3_n_0 ),
        .D(inst_n_2),
        .Q(\temp_m_axis_tdata_reg_reg[5]_i_2_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[5]_i_2__0 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_3__0_n_0 ),
        .D(inst_n_34),
        .Q(\temp_m_axis_tdata_reg_reg[5]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[5]_i_2__1 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_3__1_n_0 ),
        .D(inst_n_113),
        .Q(\temp_m_axis_tdata_reg_reg[5]_i_2__1_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[5]_i_2__2 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_3__2_n_0 ),
        .D(inst_n_200),
        .Q(\temp_m_axis_tdata_reg_reg[5]_i_2__2_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[5]_i_4 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_6_n_0 ),
        .D(inst_n_81),
        .Q(\temp_m_axis_tdata_reg_reg[5]_i_4_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[5]_i_4__0 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_6__0_n_0 ),
        .D(inst_n_168),
        .Q(\temp_m_axis_tdata_reg_reg[5]_i_4__0_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[6]_i_2 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_3_n_0 ),
        .D(inst_n_1),
        .Q(\temp_m_axis_tdata_reg_reg[6]_i_2_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[6]_i_2__0 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_3__0_n_0 ),
        .D(inst_n_33),
        .Q(\temp_m_axis_tdata_reg_reg[6]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[6]_i_2__1 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_3__1_n_0 ),
        .D(inst_n_112),
        .Q(\temp_m_axis_tdata_reg_reg[6]_i_2__1_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[6]_i_2__2 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_3__2_n_0 ),
        .D(inst_n_199),
        .Q(\temp_m_axis_tdata_reg_reg[6]_i_2__2_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[6]_i_4 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_6_n_0 ),
        .D(inst_n_80),
        .Q(\temp_m_axis_tdata_reg_reg[6]_i_4_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[6]_i_4__0 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_6__0_n_0 ),
        .D(inst_n_167),
        .Q(\temp_m_axis_tdata_reg_reg[6]_i_4__0_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[7]_i_2 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_3_n_0 ),
        .D(inst_n_0),
        .Q(\temp_m_axis_tdata_reg_reg[7]_i_2_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[7]_i_2__0 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_3__0_n_0 ),
        .D(inst_n_32),
        .Q(\temp_m_axis_tdata_reg_reg[7]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[7]_i_2__1 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_3__1_n_0 ),
        .D(inst_n_111),
        .Q(\temp_m_axis_tdata_reg_reg[7]_i_2__1_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[7]_i_2__2 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_3__2_n_0 ),
        .D(inst_n_198),
        .Q(\temp_m_axis_tdata_reg_reg[7]_i_2__2_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[7]_i_4 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_6_n_0 ),
        .D(inst_n_79),
        .Q(\temp_m_axis_tdata_reg_reg[7]_i_4_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[7]_i_4__0 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_6__0_n_0 ),
        .D(inst_n_166),
        .Q(\temp_m_axis_tdata_reg_reg[7]_i_4__0_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[8]_i_2 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_3_n_0 ),
        .D(inst_n_23),
        .Q(\temp_m_axis_tdata_reg_reg[8]_i_2_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[8]_i_2__0 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_3__0_n_0 ),
        .D(inst_n_55),
        .Q(\temp_m_axis_tdata_reg_reg[8]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[8]_i_2__1 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_3__1_n_0 ),
        .D(inst_n_110),
        .Q(\temp_m_axis_tdata_reg_reg[8]_i_2__1_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[8]_i_2__2 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_3__2_n_0 ),
        .D(inst_n_197),
        .Q(\temp_m_axis_tdata_reg_reg[8]_i_2__2_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[8]_i_4 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_6_n_0 ),
        .D(inst_n_78),
        .Q(\temp_m_axis_tdata_reg_reg[8]_i_4_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[8]_i_4__0 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_6__0_n_0 ),
        .D(inst_n_165),
        .Q(\temp_m_axis_tdata_reg_reg[8]_i_4__0_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[9]_i_2 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_3_n_0 ),
        .D(inst_n_22),
        .Q(\temp_m_axis_tdata_reg_reg[9]_i_2_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[9]_i_2__0 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_3__0_n_0 ),
        .D(inst_n_54),
        .Q(\temp_m_axis_tdata_reg_reg[9]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[9]_i_2__1 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_3__1_n_0 ),
        .D(inst_n_109),
        .Q(\temp_m_axis_tdata_reg_reg[9]_i_2__1_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[9]_i_2__2 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_3__2_n_0 ),
        .D(inst_n_196),
        .Q(\temp_m_axis_tdata_reg_reg[9]_i_2__2_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[9]_i_4 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_6_n_0 ),
        .D(inst_n_77),
        .Q(\temp_m_axis_tdata_reg_reg[9]_i_4_n_0 ),
        .R(1'b0));
  FDRE \temp_m_axis_tdata_reg_reg[9]_i_4__0 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[15]_i_6__0_n_0 ),
        .D(inst_n_164),
        .Q(\temp_m_axis_tdata_reg_reg[9]_i_4__0_n_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "AxilRamBramBridge" *) 
module KanTop_KanAcceleratorWrapper_0_0_AxilRamBramBridge
   (DOADO,
    DOBDO,
    ram_reg_1,
    ram_reg_1_0,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_1_1,
    ram_reg_1_2,
    \int_ram_data_bram_rdack[0]_0 ,
    s00_axil_data_bvalid,
    s_axil_arready_reg_reg_0,
    s00_axil_data_rready_0,
    s00_axil_data_wready,
    s_axil_rvalid_pipe_reg_reg_0,
    \int_ram_data_bram_rddata[0]_1 ,
    s00_axil_data_rdata,
    core_clk,
    s00_axil_data_aclk,
    data_bram_addr,
    s00_axil_data_wdata,
    int_mcu_data_bram_en,
    s00_axil_data_areset,
    \temp_m_axis_tdata_reg_reg[15] ,
    \temp_m_axis_tdata_reg_reg[0] ,
    \temp_m_axis_tdata_reg_reg[1] ,
    \temp_m_axis_tdata_reg_reg[2] ,
    \temp_m_axis_tdata_reg_reg[3] ,
    \temp_m_axis_tdata_reg_reg[4] ,
    \temp_m_axis_tdata_reg_reg[5] ,
    \temp_m_axis_tdata_reg_reg[6] ,
    \temp_m_axis_tdata_reg_reg[7] ,
    \temp_m_axis_tdata_reg_reg[8] ,
    \temp_m_axis_tdata_reg_reg[9] ,
    \temp_m_axis_tdata_reg_reg[10] ,
    \temp_m_axis_tdata_reg_reg[11] ,
    \temp_m_axis_tdata_reg_reg[12] ,
    \temp_m_axis_tdata_reg_reg[13] ,
    \temp_m_axis_tdata_reg_reg[14] ,
    \temp_m_axis_tdata_reg_reg[15]_0 ,
    \s_axil_rdata_reg_int_reg_reg[31]_0 ,
    \s_axil_rdata_reg_int_reg_reg[0]_0 ,
    \s_axil_rdata_reg_int_reg_reg[1]_0 ,
    \s_axil_rdata_reg_int_reg_reg[2]_0 ,
    \s_axil_rdata_reg_int_reg_reg[3]_0 ,
    \s_axil_rdata_reg_int_reg_reg[4]_0 ,
    \s_axil_rdata_reg_int_reg_reg[5]_0 ,
    \s_axil_rdata_reg_int_reg_reg[6]_0 ,
    \s_axil_rdata_reg_int_reg_reg[7]_0 ,
    \s_axil_rdata_reg_int_reg_reg[8]_0 ,
    \s_axil_rdata_reg_int_reg_reg[9]_0 ,
    \s_axil_rdata_reg_int_reg_reg[10]_0 ,
    \s_axil_rdata_reg_int_reg_reg[11]_0 ,
    \s_axil_rdata_reg_int_reg_reg[12]_0 ,
    \s_axil_rdata_reg_int_reg_reg[13]_0 ,
    \s_axil_rdata_reg_int_reg_reg[14]_0 ,
    \s_axil_rdata_reg_int_reg_reg[15]_0 ,
    \temp_m_axis_tdata_reg_reg[15]_1 ,
    \temp_m_axis_tdata_reg_reg[0]_0 ,
    \temp_m_axis_tdata_reg_reg[1]_0 ,
    \temp_m_axis_tdata_reg_reg[2]_0 ,
    \temp_m_axis_tdata_reg_reg[3]_0 ,
    \temp_m_axis_tdata_reg_reg[4]_0 ,
    \temp_m_axis_tdata_reg_reg[5]_0 ,
    \temp_m_axis_tdata_reg_reg[6]_0 ,
    \temp_m_axis_tdata_reg_reg[7]_0 ,
    \temp_m_axis_tdata_reg_reg[8]_0 ,
    \temp_m_axis_tdata_reg_reg[9]_0 ,
    \temp_m_axis_tdata_reg_reg[10]_0 ,
    \temp_m_axis_tdata_reg_reg[11]_0 ,
    \temp_m_axis_tdata_reg_reg[12]_0 ,
    \temp_m_axis_tdata_reg_reg[13]_0 ,
    \temp_m_axis_tdata_reg_reg[14]_0 ,
    \temp_m_axis_tdata_reg_reg[15]_2 ,
    \s_axil_rdata_reg_int_reg_reg[16]_0 ,
    \s_axil_rdata_reg_int_reg_reg[17]_0 ,
    \s_axil_rdata_reg_int_reg_reg[18]_0 ,
    \s_axil_rdata_reg_int_reg_reg[19]_0 ,
    \s_axil_rdata_reg_int_reg_reg[20]_0 ,
    \s_axil_rdata_reg_int_reg_reg[21]_0 ,
    \s_axil_rdata_reg_int_reg_reg[22]_0 ,
    \s_axil_rdata_reg_int_reg_reg[23]_0 ,
    \s_axil_rdata_reg_int_reg_reg[24]_0 ,
    \s_axil_rdata_reg_int_reg_reg[25]_0 ,
    \s_axil_rdata_reg_int_reg_reg[26]_0 ,
    \s_axil_rdata_reg_int_reg_reg[27]_0 ,
    \s_axil_rdata_reg_int_reg_reg[28]_0 ,
    \s_axil_rdata_reg_int_reg_reg[29]_0 ,
    \s_axil_rdata_reg_int_reg_reg[30]_0 ,
    \s_axil_rdata_reg_int_reg_reg[31]_1 ,
    s00_axil_data_rready,
    s00_axil_data_bready,
    s00_axil_data_wstrb,
    s00_axil_data_araddr,
    s00_axil_data_awaddr,
    s00_axil_data_arvalid,
    s00_axil_data_awvalid,
    s00_axil_data_wvalid);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output [7:0]ram_reg_1;
  output [7:0]ram_reg_1_0;
  output [7:0]ram_reg_0;
  output [7:0]ram_reg_0_0;
  output [7:0]ram_reg_1_1;
  output [7:0]ram_reg_1_2;
  output [1:0]\int_ram_data_bram_rdack[0]_0 ;
  output s00_axil_data_bvalid;
  output s_axil_arready_reg_reg_0;
  output s00_axil_data_rready_0;
  output s00_axil_data_wready;
  output s_axil_rvalid_pipe_reg_reg_0;
  output [31:0]\int_ram_data_bram_rddata[0]_1 ;
  output [31:0]s00_axil_data_rdata;
  input core_clk;
  input s00_axil_data_aclk;
  input [23:0]data_bram_addr;
  input [31:0]s00_axil_data_wdata;
  input [1:0]int_mcu_data_bram_en;
  input s00_axil_data_areset;
  input \temp_m_axis_tdata_reg_reg[15] ;
  input \temp_m_axis_tdata_reg_reg[0] ;
  input \temp_m_axis_tdata_reg_reg[1] ;
  input \temp_m_axis_tdata_reg_reg[2] ;
  input \temp_m_axis_tdata_reg_reg[3] ;
  input \temp_m_axis_tdata_reg_reg[4] ;
  input \temp_m_axis_tdata_reg_reg[5] ;
  input \temp_m_axis_tdata_reg_reg[6] ;
  input \temp_m_axis_tdata_reg_reg[7] ;
  input \temp_m_axis_tdata_reg_reg[8] ;
  input \temp_m_axis_tdata_reg_reg[9] ;
  input \temp_m_axis_tdata_reg_reg[10] ;
  input \temp_m_axis_tdata_reg_reg[11] ;
  input \temp_m_axis_tdata_reg_reg[12] ;
  input \temp_m_axis_tdata_reg_reg[13] ;
  input \temp_m_axis_tdata_reg_reg[14] ;
  input \temp_m_axis_tdata_reg_reg[15]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[31]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[0]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[1]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[2]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[3]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[4]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[5]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[6]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[7]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[8]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[9]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[10]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[11]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[12]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[13]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[14]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[15]_0 ;
  input \temp_m_axis_tdata_reg_reg[15]_1 ;
  input \temp_m_axis_tdata_reg_reg[0]_0 ;
  input \temp_m_axis_tdata_reg_reg[1]_0 ;
  input \temp_m_axis_tdata_reg_reg[2]_0 ;
  input \temp_m_axis_tdata_reg_reg[3]_0 ;
  input \temp_m_axis_tdata_reg_reg[4]_0 ;
  input \temp_m_axis_tdata_reg_reg[5]_0 ;
  input \temp_m_axis_tdata_reg_reg[6]_0 ;
  input \temp_m_axis_tdata_reg_reg[7]_0 ;
  input \temp_m_axis_tdata_reg_reg[8]_0 ;
  input \temp_m_axis_tdata_reg_reg[9]_0 ;
  input \temp_m_axis_tdata_reg_reg[10]_0 ;
  input \temp_m_axis_tdata_reg_reg[11]_0 ;
  input \temp_m_axis_tdata_reg_reg[12]_0 ;
  input \temp_m_axis_tdata_reg_reg[13]_0 ;
  input \temp_m_axis_tdata_reg_reg[14]_0 ;
  input \temp_m_axis_tdata_reg_reg[15]_2 ;
  input \s_axil_rdata_reg_int_reg_reg[16]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[17]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[18]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[19]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[20]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[21]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[22]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[23]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[24]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[25]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[26]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[27]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[28]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[29]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[30]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[31]_1 ;
  input s00_axil_data_rready;
  input s00_axil_data_bready;
  input [3:0]s00_axil_data_wstrb;
  input [11:0]s00_axil_data_araddr;
  input [11:0]s00_axil_data_awaddr;
  input s00_axil_data_arvalid;
  input s00_axil_data_awvalid;
  input s00_axil_data_wvalid;

  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire core_clk;
  wire [23:0]data_bram_addr;
  wire [31:0]int_douta;
  wire [1:0]int_mcu_data_bram_en;
  wire [1:0]\int_ram_data_bram_rdack[0]_0 ;
  wire [31:0]\int_ram_data_bram_rddata[0]_1 ;
  wire last_read_a_reg;
  wire last_read_a_reg_i_1_n_0;
  wire mem_rd_en_reg;
  wire p_0_in;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_0_0;
  wire [7:0]ram_reg_1;
  wire [7:0]ram_reg_1_0;
  wire [7:0]ram_reg_1_1;
  wire [7:0]ram_reg_1_2;
  wire s00_axil_data_aclk;
  wire [11:0]s00_axil_data_araddr;
  wire s00_axil_data_areset;
  wire s00_axil_data_arvalid;
  wire [11:0]s00_axil_data_awaddr;
  wire s00_axil_data_awvalid;
  wire s00_axil_data_bready;
  wire s00_axil_data_bvalid;
  wire [31:0]s00_axil_data_rdata;
  wire s00_axil_data_rready;
  wire s00_axil_data_rready_0;
  wire [31:0]s00_axil_data_wdata;
  wire s00_axil_data_wready;
  wire [3:0]s00_axil_data_wstrb;
  wire s00_axil_data_wvalid;
  wire s_axil_arready_reg_reg_0;
  wire s_axil_awready_next;
  wire s_axil_bvalid_reg_i_1__0_n_0;
  wire [31:0]s_axil_rdata_reg;
  wire [31:0]s_axil_rdata_reg_int_reg;
  wire \s_axil_rdata_reg_int_reg_reg[0]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[10]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[11]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[12]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[13]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[14]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[15]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[16]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[17]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[18]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[19]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[1]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[20]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[21]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[22]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[23]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[24]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[25]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[26]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[27]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[28]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[29]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[2]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[30]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[31]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[31]_1 ;
  wire \s_axil_rdata_reg_int_reg_reg[3]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[4]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[5]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[6]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[7]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[8]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[9]_0 ;
  wire s_axil_rvalid_pipe_reg_i_1_n_0;
  wire s_axil_rvalid_pipe_reg_reg_0;
  wire s_axil_rvalid_reg;
  wire s_axil_rvalid_reg_i_1_n_0;
  wire \temp_m_axis_tdata_reg_reg[0] ;
  wire \temp_m_axis_tdata_reg_reg[0]_0 ;
  wire \temp_m_axis_tdata_reg_reg[10] ;
  wire \temp_m_axis_tdata_reg_reg[10]_0 ;
  wire \temp_m_axis_tdata_reg_reg[11] ;
  wire \temp_m_axis_tdata_reg_reg[11]_0 ;
  wire \temp_m_axis_tdata_reg_reg[12] ;
  wire \temp_m_axis_tdata_reg_reg[12]_0 ;
  wire \temp_m_axis_tdata_reg_reg[13] ;
  wire \temp_m_axis_tdata_reg_reg[13]_0 ;
  wire \temp_m_axis_tdata_reg_reg[14] ;
  wire \temp_m_axis_tdata_reg_reg[14]_0 ;
  wire \temp_m_axis_tdata_reg_reg[15] ;
  wire \temp_m_axis_tdata_reg_reg[15]_0 ;
  wire \temp_m_axis_tdata_reg_reg[15]_1 ;
  wire \temp_m_axis_tdata_reg_reg[15]_2 ;
  wire \temp_m_axis_tdata_reg_reg[1] ;
  wire \temp_m_axis_tdata_reg_reg[1]_0 ;
  wire \temp_m_axis_tdata_reg_reg[2] ;
  wire \temp_m_axis_tdata_reg_reg[2]_0 ;
  wire \temp_m_axis_tdata_reg_reg[3] ;
  wire \temp_m_axis_tdata_reg_reg[3]_0 ;
  wire \temp_m_axis_tdata_reg_reg[4] ;
  wire \temp_m_axis_tdata_reg_reg[4]_0 ;
  wire \temp_m_axis_tdata_reg_reg[5] ;
  wire \temp_m_axis_tdata_reg_reg[5]_0 ;
  wire \temp_m_axis_tdata_reg_reg[6] ;
  wire \temp_m_axis_tdata_reg_reg[6]_0 ;
  wire \temp_m_axis_tdata_reg_reg[7] ;
  wire \temp_m_axis_tdata_reg_reg[7]_0 ;
  wire \temp_m_axis_tdata_reg_reg[8] ;
  wire \temp_m_axis_tdata_reg_reg[8]_0 ;
  wire \temp_m_axis_tdata_reg_reg[9] ;
  wire \temp_m_axis_tdata_reg_reg[9]_0 ;

  KanTop_KanAcceleratorWrapper_0_0_MultiPortBramReadEn bram_inst
       (.DOADO(DOADO),
        .DOBDO(DOBDO),
        .core_clk(core_clk),
        .data_bram_addr(data_bram_addr),
        .int_douta(int_douta),
        .int_mcu_data_bram_en(int_mcu_data_bram_en),
        .\int_ram_data_bram_rdack[0]_0 (\int_ram_data_bram_rdack[0]_0 ),
        .\int_ram_data_bram_rddata[0]_1 (\int_ram_data_bram_rddata[0]_1 ),
        .last_read_a_reg(last_read_a_reg),
        .mem_rd_en_reg(mem_rd_en_reg),
        .ram_reg_0(ram_reg_0),
        .ram_reg_0_0(ram_reg_0_0),
        .ram_reg_1(ram_reg_1),
        .ram_reg_1_0(ram_reg_1_0),
        .ram_reg_1_1(ram_reg_1_1),
        .ram_reg_1_2(ram_reg_1_2),
        .rdack_a_reg(s_axil_rvalid_pipe_reg_reg_0),
        .rdack_a_reg_0(s_axil_arready_reg_reg_0),
        .s00_axil_data_aclk(s00_axil_data_aclk),
        .s00_axil_data_araddr(s00_axil_data_araddr),
        .s00_axil_data_arvalid(s00_axil_data_arvalid),
        .s00_axil_data_awaddr(s00_axil_data_awaddr),
        .s00_axil_data_awvalid(s00_axil_data_awvalid),
        .s00_axil_data_bready(s00_axil_data_bready),
        .s00_axil_data_bvalid(s00_axil_data_bvalid),
        .s00_axil_data_rready(s00_axil_data_rready),
        .s00_axil_data_rready_0(s00_axil_data_rready_0),
        .s00_axil_data_wdata(s00_axil_data_wdata),
        .s00_axil_data_wready(s00_axil_data_wready),
        .s00_axil_data_wstrb(s00_axil_data_wstrb),
        .s00_axil_data_wvalid(s00_axil_data_wvalid),
        .s_axil_awready_next(s_axil_awready_next),
        .\s_axil_rdata_reg_int_reg_reg[0] (\s_axil_rdata_reg_int_reg_reg[0]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[10] (\s_axil_rdata_reg_int_reg_reg[10]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[11] (\s_axil_rdata_reg_int_reg_reg[11]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[12] (\s_axil_rdata_reg_int_reg_reg[12]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[13] (\s_axil_rdata_reg_int_reg_reg[13]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[14] (\s_axil_rdata_reg_int_reg_reg[14]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[15] (\s_axil_rdata_reg_int_reg_reg[15]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[16] (\s_axil_rdata_reg_int_reg_reg[16]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[17] (\s_axil_rdata_reg_int_reg_reg[17]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[18] (\s_axil_rdata_reg_int_reg_reg[18]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[19] (\s_axil_rdata_reg_int_reg_reg[19]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[1] (\s_axil_rdata_reg_int_reg_reg[1]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[20] (\s_axil_rdata_reg_int_reg_reg[20]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[21] (\s_axil_rdata_reg_int_reg_reg[21]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[22] (\s_axil_rdata_reg_int_reg_reg[22]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[23] (\s_axil_rdata_reg_int_reg_reg[23]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[24] (\s_axil_rdata_reg_int_reg_reg[24]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[25] (\s_axil_rdata_reg_int_reg_reg[25]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[26] (\s_axil_rdata_reg_int_reg_reg[26]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[27] (\s_axil_rdata_reg_int_reg_reg[27]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[28] (\s_axil_rdata_reg_int_reg_reg[28]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[29] (\s_axil_rdata_reg_int_reg_reg[29]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[2] (\s_axil_rdata_reg_int_reg_reg[2]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[30] (\s_axil_rdata_reg_int_reg_reg[30]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[31] (\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[31]_0 (\s_axil_rdata_reg_int_reg_reg[31]_1 ),
        .\s_axil_rdata_reg_int_reg_reg[3] (\s_axil_rdata_reg_int_reg_reg[3]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[4] (\s_axil_rdata_reg_int_reg_reg[4]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[5] (\s_axil_rdata_reg_int_reg_reg[5]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[6] (\s_axil_rdata_reg_int_reg_reg[6]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[7] (\s_axil_rdata_reg_int_reg_reg[7]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[8] (\s_axil_rdata_reg_int_reg_reg[8]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[9] (\s_axil_rdata_reg_int_reg_reg[9]_0 ),
        .\temp_m_axis_tdata_reg_reg[0] (\temp_m_axis_tdata_reg_reg[0] ),
        .\temp_m_axis_tdata_reg_reg[0]_0 (\temp_m_axis_tdata_reg_reg[0]_0 ),
        .\temp_m_axis_tdata_reg_reg[10] (\temp_m_axis_tdata_reg_reg[10] ),
        .\temp_m_axis_tdata_reg_reg[10]_0 (\temp_m_axis_tdata_reg_reg[10]_0 ),
        .\temp_m_axis_tdata_reg_reg[11] (\temp_m_axis_tdata_reg_reg[11] ),
        .\temp_m_axis_tdata_reg_reg[11]_0 (\temp_m_axis_tdata_reg_reg[11]_0 ),
        .\temp_m_axis_tdata_reg_reg[12] (\temp_m_axis_tdata_reg_reg[12] ),
        .\temp_m_axis_tdata_reg_reg[12]_0 (\temp_m_axis_tdata_reg_reg[12]_0 ),
        .\temp_m_axis_tdata_reg_reg[13] (\temp_m_axis_tdata_reg_reg[13] ),
        .\temp_m_axis_tdata_reg_reg[13]_0 (\temp_m_axis_tdata_reg_reg[13]_0 ),
        .\temp_m_axis_tdata_reg_reg[14] (\temp_m_axis_tdata_reg_reg[14] ),
        .\temp_m_axis_tdata_reg_reg[14]_0 (\temp_m_axis_tdata_reg_reg[14]_0 ),
        .\temp_m_axis_tdata_reg_reg[15] (\temp_m_axis_tdata_reg_reg[15] ),
        .\temp_m_axis_tdata_reg_reg[15]_0 (\temp_m_axis_tdata_reg_reg[15]_0 ),
        .\temp_m_axis_tdata_reg_reg[15]_1 (\temp_m_axis_tdata_reg_reg[15]_1 ),
        .\temp_m_axis_tdata_reg_reg[15]_2 (\temp_m_axis_tdata_reg_reg[15]_2 ),
        .\temp_m_axis_tdata_reg_reg[1] (\temp_m_axis_tdata_reg_reg[1] ),
        .\temp_m_axis_tdata_reg_reg[1]_0 (\temp_m_axis_tdata_reg_reg[1]_0 ),
        .\temp_m_axis_tdata_reg_reg[2] (\temp_m_axis_tdata_reg_reg[2] ),
        .\temp_m_axis_tdata_reg_reg[2]_0 (\temp_m_axis_tdata_reg_reg[2]_0 ),
        .\temp_m_axis_tdata_reg_reg[3] (\temp_m_axis_tdata_reg_reg[3] ),
        .\temp_m_axis_tdata_reg_reg[3]_0 (\temp_m_axis_tdata_reg_reg[3]_0 ),
        .\temp_m_axis_tdata_reg_reg[4] (\temp_m_axis_tdata_reg_reg[4] ),
        .\temp_m_axis_tdata_reg_reg[4]_0 (\temp_m_axis_tdata_reg_reg[4]_0 ),
        .\temp_m_axis_tdata_reg_reg[5] (\temp_m_axis_tdata_reg_reg[5] ),
        .\temp_m_axis_tdata_reg_reg[5]_0 (\temp_m_axis_tdata_reg_reg[5]_0 ),
        .\temp_m_axis_tdata_reg_reg[6] (\temp_m_axis_tdata_reg_reg[6] ),
        .\temp_m_axis_tdata_reg_reg[6]_0 (\temp_m_axis_tdata_reg_reg[6]_0 ),
        .\temp_m_axis_tdata_reg_reg[7] (\temp_m_axis_tdata_reg_reg[7] ),
        .\temp_m_axis_tdata_reg_reg[7]_0 (\temp_m_axis_tdata_reg_reg[7]_0 ),
        .\temp_m_axis_tdata_reg_reg[8] (\temp_m_axis_tdata_reg_reg[8] ),
        .\temp_m_axis_tdata_reg_reg[8]_0 (\temp_m_axis_tdata_reg_reg[8]_0 ),
        .\temp_m_axis_tdata_reg_reg[9] (\temp_m_axis_tdata_reg_reg[9] ),
        .\temp_m_axis_tdata_reg_reg[9]_0 (\temp_m_axis_tdata_reg_reg[9]_0 ));
  LUT6 #(
    .INIT(64'h0000000055550040)) 
    last_read_a_reg_i_1
       (.I0(s00_axil_data_areset),
        .I1(p_0_in),
        .I2(s00_axil_data_arvalid),
        .I3(s_axil_arready_reg_reg_0),
        .I4(last_read_a_reg),
        .I5(s_axil_awready_next),
        .O(last_read_a_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    last_read_a_reg_reg
       (.C(s00_axil_data_aclk),
        .CE(1'b1),
        .D(last_read_a_reg_i_1_n_0),
        .Q(last_read_a_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_axil_arready_reg_reg
       (.C(s00_axil_data_aclk),
        .CE(1'b1),
        .D(s00_axil_data_rready_0),
        .Q(s_axil_arready_reg_reg_0),
        .R(s00_axil_data_areset));
  FDRE #(
    .INIT(1'b0)) 
    s_axil_awready_reg_reg
       (.C(s00_axil_data_aclk),
        .CE(1'b1),
        .D(s_axil_awready_next),
        .Q(s00_axil_data_wready),
        .R(s00_axil_data_areset));
  LUT3 #(
    .INIT(8'hAE)) 
    s_axil_bvalid_reg_i_1__0
       (.I0(s_axil_awready_next),
        .I1(s00_axil_data_bvalid),
        .I2(s00_axil_data_bready),
        .O(s_axil_bvalid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axil_bvalid_reg_reg
       (.C(s00_axil_data_aclk),
        .CE(1'b1),
        .D(s_axil_bvalid_reg_i_1__0_n_0),
        .Q(s00_axil_data_bvalid),
        .R(s00_axil_data_areset));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[0]_i_1 
       (.I0(DOBDO[0]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[0]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[0]),
        .O(s_axil_rdata_reg[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[10]_i_1 
       (.I0(ram_reg_1_0[2]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[10]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[10]),
        .O(s_axil_rdata_reg[10]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[11]_i_1 
       (.I0(ram_reg_1_0[3]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[11]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[11]),
        .O(s_axil_rdata_reg[11]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[12]_i_1 
       (.I0(ram_reg_1_0[4]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[12]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[12]),
        .O(s_axil_rdata_reg[12]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[13]_i_1 
       (.I0(ram_reg_1_0[5]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[13]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[13]),
        .O(s_axil_rdata_reg[13]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[14]_i_1 
       (.I0(ram_reg_1_0[6]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[14]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[14]),
        .O(s_axil_rdata_reg[14]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[15]_i_1 
       (.I0(ram_reg_1_0[7]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[15]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[15]),
        .O(s_axil_rdata_reg[15]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[16]_i_1 
       (.I0(ram_reg_0_0[0]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[16]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[16]),
        .O(s_axil_rdata_reg[16]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[17]_i_1 
       (.I0(ram_reg_0_0[1]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[17]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[17]),
        .O(s_axil_rdata_reg[17]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[18]_i_1 
       (.I0(ram_reg_0_0[2]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[18]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[18]),
        .O(s_axil_rdata_reg[18]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[19]_i_1 
       (.I0(ram_reg_0_0[3]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[19]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[19]),
        .O(s_axil_rdata_reg[19]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[1]_i_1 
       (.I0(DOBDO[1]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[1]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[1]),
        .O(s_axil_rdata_reg[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[20]_i_1 
       (.I0(ram_reg_0_0[4]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[20]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[20]),
        .O(s_axil_rdata_reg[20]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[21]_i_1 
       (.I0(ram_reg_0_0[5]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[21]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[21]),
        .O(s_axil_rdata_reg[21]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[22]_i_1 
       (.I0(ram_reg_0_0[6]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[22]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[22]),
        .O(s_axil_rdata_reg[22]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[23]_i_1 
       (.I0(ram_reg_0_0[7]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[23]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[23]),
        .O(s_axil_rdata_reg[23]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[24]_i_1 
       (.I0(ram_reg_1_2[0]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[24]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[24]),
        .O(s_axil_rdata_reg[24]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[25]_i_1 
       (.I0(ram_reg_1_2[1]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[25]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[25]),
        .O(s_axil_rdata_reg[25]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[26]_i_1 
       (.I0(ram_reg_1_2[2]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[26]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[26]),
        .O(s_axil_rdata_reg[26]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[27]_i_1 
       (.I0(ram_reg_1_2[3]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[27]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[27]),
        .O(s_axil_rdata_reg[27]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[28]_i_1 
       (.I0(ram_reg_1_2[4]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[28]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[28]),
        .O(s_axil_rdata_reg[28]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[29]_i_1 
       (.I0(ram_reg_1_2[5]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[29]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[29]),
        .O(s_axil_rdata_reg[29]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[2]_i_1 
       (.I0(DOBDO[2]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[2]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[2]),
        .O(s_axil_rdata_reg[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[30]_i_1 
       (.I0(ram_reg_1_2[6]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[30]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[30]),
        .O(s_axil_rdata_reg[30]));
  LUT2 #(
    .INIT(4'hB)) 
    \s_axil_rdata_pipe_reg[31]_i_1 
       (.I0(s00_axil_data_rready),
        .I1(s_axil_rvalid_pipe_reg_reg_0),
        .O(p_0_in));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[31]_i_2 
       (.I0(ram_reg_1_2[7]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[31]_1 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[31]),
        .O(s_axil_rdata_reg[31]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[3]_i_1 
       (.I0(DOBDO[3]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[3]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[3]),
        .O(s_axil_rdata_reg[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[4]_i_1 
       (.I0(DOBDO[4]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[4]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[4]),
        .O(s_axil_rdata_reg[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[5]_i_1 
       (.I0(DOBDO[5]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[5]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[5]),
        .O(s_axil_rdata_reg[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[6]_i_1 
       (.I0(DOBDO[6]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[6]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[6]),
        .O(s_axil_rdata_reg[6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[7]_i_1 
       (.I0(DOBDO[7]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[7]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[7]),
        .O(s_axil_rdata_reg[7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[8]_i_1 
       (.I0(ram_reg_1_0[0]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[8]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[8]),
        .O(s_axil_rdata_reg[8]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[9]_i_1 
       (.I0(ram_reg_1_0[1]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[9]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[9]),
        .O(s_axil_rdata_reg[9]));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[0] 
       (.C(s00_axil_data_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[0]),
        .Q(s00_axil_data_rdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[10] 
       (.C(s00_axil_data_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[10]),
        .Q(s00_axil_data_rdata[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[11] 
       (.C(s00_axil_data_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[11]),
        .Q(s00_axil_data_rdata[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[12] 
       (.C(s00_axil_data_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[12]),
        .Q(s00_axil_data_rdata[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[13] 
       (.C(s00_axil_data_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[13]),
        .Q(s00_axil_data_rdata[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[14] 
       (.C(s00_axil_data_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[14]),
        .Q(s00_axil_data_rdata[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[15] 
       (.C(s00_axil_data_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[15]),
        .Q(s00_axil_data_rdata[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[16] 
       (.C(s00_axil_data_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[16]),
        .Q(s00_axil_data_rdata[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[17] 
       (.C(s00_axil_data_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[17]),
        .Q(s00_axil_data_rdata[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[18] 
       (.C(s00_axil_data_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[18]),
        .Q(s00_axil_data_rdata[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[19] 
       (.C(s00_axil_data_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[19]),
        .Q(s00_axil_data_rdata[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[1] 
       (.C(s00_axil_data_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[1]),
        .Q(s00_axil_data_rdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[20] 
       (.C(s00_axil_data_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[20]),
        .Q(s00_axil_data_rdata[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[21] 
       (.C(s00_axil_data_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[21]),
        .Q(s00_axil_data_rdata[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[22] 
       (.C(s00_axil_data_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[22]),
        .Q(s00_axil_data_rdata[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[23] 
       (.C(s00_axil_data_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[23]),
        .Q(s00_axil_data_rdata[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[24] 
       (.C(s00_axil_data_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[24]),
        .Q(s00_axil_data_rdata[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[25] 
       (.C(s00_axil_data_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[25]),
        .Q(s00_axil_data_rdata[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[26] 
       (.C(s00_axil_data_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[26]),
        .Q(s00_axil_data_rdata[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[27] 
       (.C(s00_axil_data_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[27]),
        .Q(s00_axil_data_rdata[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[28] 
       (.C(s00_axil_data_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[28]),
        .Q(s00_axil_data_rdata[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[29] 
       (.C(s00_axil_data_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[29]),
        .Q(s00_axil_data_rdata[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[2] 
       (.C(s00_axil_data_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[2]),
        .Q(s00_axil_data_rdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[30] 
       (.C(s00_axil_data_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[30]),
        .Q(s00_axil_data_rdata[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[31] 
       (.C(s00_axil_data_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[31]),
        .Q(s00_axil_data_rdata[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[3] 
       (.C(s00_axil_data_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[3]),
        .Q(s00_axil_data_rdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[4] 
       (.C(s00_axil_data_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[4]),
        .Q(s00_axil_data_rdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[5] 
       (.C(s00_axil_data_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[5]),
        .Q(s00_axil_data_rdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[6] 
       (.C(s00_axil_data_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[6]),
        .Q(s00_axil_data_rdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[7] 
       (.C(s00_axil_data_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[7]),
        .Q(s00_axil_data_rdata[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[8] 
       (.C(s00_axil_data_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[8]),
        .Q(s00_axil_data_rdata[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[9] 
       (.C(s00_axil_data_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[9]),
        .Q(s00_axil_data_rdata[9]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[0] 
       (.C(s00_axil_data_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[0]),
        .Q(s_axil_rdata_reg_int_reg[0]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[10] 
       (.C(s00_axil_data_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[10]),
        .Q(s_axil_rdata_reg_int_reg[10]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[11] 
       (.C(s00_axil_data_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[11]),
        .Q(s_axil_rdata_reg_int_reg[11]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[12] 
       (.C(s00_axil_data_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[12]),
        .Q(s_axil_rdata_reg_int_reg[12]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[13] 
       (.C(s00_axil_data_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[13]),
        .Q(s_axil_rdata_reg_int_reg[13]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[14] 
       (.C(s00_axil_data_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[14]),
        .Q(s_axil_rdata_reg_int_reg[14]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[15] 
       (.C(s00_axil_data_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[15]),
        .Q(s_axil_rdata_reg_int_reg[15]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[16] 
       (.C(s00_axil_data_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[16]),
        .Q(s_axil_rdata_reg_int_reg[16]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[17] 
       (.C(s00_axil_data_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[17]),
        .Q(s_axil_rdata_reg_int_reg[17]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[18] 
       (.C(s00_axil_data_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[18]),
        .Q(s_axil_rdata_reg_int_reg[18]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[19] 
       (.C(s00_axil_data_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[19]),
        .Q(s_axil_rdata_reg_int_reg[19]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[1] 
       (.C(s00_axil_data_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[1]),
        .Q(s_axil_rdata_reg_int_reg[1]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[20] 
       (.C(s00_axil_data_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[20]),
        .Q(s_axil_rdata_reg_int_reg[20]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[21] 
       (.C(s00_axil_data_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[21]),
        .Q(s_axil_rdata_reg_int_reg[21]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[22] 
       (.C(s00_axil_data_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[22]),
        .Q(s_axil_rdata_reg_int_reg[22]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[23] 
       (.C(s00_axil_data_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[23]),
        .Q(s_axil_rdata_reg_int_reg[23]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[24] 
       (.C(s00_axil_data_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[24]),
        .Q(s_axil_rdata_reg_int_reg[24]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[25] 
       (.C(s00_axil_data_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[25]),
        .Q(s_axil_rdata_reg_int_reg[25]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[26] 
       (.C(s00_axil_data_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[26]),
        .Q(s_axil_rdata_reg_int_reg[26]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[27] 
       (.C(s00_axil_data_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[27]),
        .Q(s_axil_rdata_reg_int_reg[27]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[28] 
       (.C(s00_axil_data_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[28]),
        .Q(s_axil_rdata_reg_int_reg[28]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[29] 
       (.C(s00_axil_data_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[29]),
        .Q(s_axil_rdata_reg_int_reg[29]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[2] 
       (.C(s00_axil_data_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[2]),
        .Q(s_axil_rdata_reg_int_reg[2]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[30] 
       (.C(s00_axil_data_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[30]),
        .Q(s_axil_rdata_reg_int_reg[30]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[31] 
       (.C(s00_axil_data_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[31]),
        .Q(s_axil_rdata_reg_int_reg[31]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[3] 
       (.C(s00_axil_data_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[3]),
        .Q(s_axil_rdata_reg_int_reg[3]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[4] 
       (.C(s00_axil_data_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[4]),
        .Q(s_axil_rdata_reg_int_reg[4]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[5] 
       (.C(s00_axil_data_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[5]),
        .Q(s_axil_rdata_reg_int_reg[5]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[6] 
       (.C(s00_axil_data_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[6]),
        .Q(s_axil_rdata_reg_int_reg[6]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[7] 
       (.C(s00_axil_data_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[7]),
        .Q(s_axil_rdata_reg_int_reg[7]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[8] 
       (.C(s00_axil_data_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[8]),
        .Q(s_axil_rdata_reg_int_reg[8]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[9] 
       (.C(s00_axil_data_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[9]),
        .Q(s_axil_rdata_reg_int_reg[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    s_axil_rvalid_pipe_reg_i_1
       (.I0(s_axil_rvalid_reg),
        .I1(s00_axil_data_rready),
        .I2(s_axil_rvalid_pipe_reg_reg_0),
        .O(s_axil_rvalid_pipe_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axil_rvalid_pipe_reg_reg
       (.C(s00_axil_data_aclk),
        .CE(1'b1),
        .D(s_axil_rvalid_pipe_reg_i_1_n_0),
        .Q(s_axil_rvalid_pipe_reg_reg_0),
        .R(s00_axil_data_areset));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hFF40)) 
    s_axil_rvalid_reg_i_1
       (.I0(s00_axil_data_rready),
        .I1(s_axil_rvalid_pipe_reg_reg_0),
        .I2(s_axil_rvalid_reg),
        .I3(s00_axil_data_rready_0),
        .O(s_axil_rvalid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axil_rvalid_reg_reg
       (.C(s00_axil_data_aclk),
        .CE(1'b1),
        .D(s_axil_rvalid_reg_i_1_n_0),
        .Q(s_axil_rvalid_reg),
        .R(s00_axil_data_areset));
endmodule

(* ORIG_REF_NAME = "AxilRamBramBridge" *) 
module KanTop_KanAcceleratorWrapper_0_0_AxilRamBramBridge__parameterized0
   (ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    dack_o,
    s_axil_grid_bvalid,
    s_axil_arready_reg_reg_0,
    s_axil_grid_rready_0,
    s_axil_grid_wready,
    s_axil_rvalid_pipe_reg_reg_0,
    int_ram_grid_bram_rdack,
    D,
    s_axil_grid_rdata,
    core_clk,
    s_axil_grid_aclk,
    Q,
    s_axil_grid_wdata,
    rdack_b_reg,
    int_rdenb,
    s_axil_grid_areset,
    \temp_m_axis_tdata_reg_reg[15] ,
    \temp_m_axis_tdata_reg_reg[0] ,
    \temp_m_axis_tdata_reg_reg[1] ,
    \temp_m_axis_tdata_reg_reg[2] ,
    \temp_m_axis_tdata_reg_reg[3] ,
    \temp_m_axis_tdata_reg_reg[4] ,
    \temp_m_axis_tdata_reg_reg[5] ,
    \temp_m_axis_tdata_reg_reg[6] ,
    \temp_m_axis_tdata_reg_reg[7] ,
    \temp_m_axis_tdata_reg_reg[8] ,
    \temp_m_axis_tdata_reg_reg[9] ,
    \temp_m_axis_tdata_reg_reg[10] ,
    \temp_m_axis_tdata_reg_reg[11] ,
    \temp_m_axis_tdata_reg_reg[12] ,
    \temp_m_axis_tdata_reg_reg[13] ,
    \temp_m_axis_tdata_reg_reg[14] ,
    \temp_m_axis_tdata_reg_reg[15]_0 ,
    \s_axil_rdata_reg_int_reg_reg[31]_0 ,
    \s_axil_rdata_reg_int_reg_reg[0]_0 ,
    \s_axil_rdata_reg_int_reg_reg[1]_0 ,
    \s_axil_rdata_reg_int_reg_reg[2]_0 ,
    \s_axil_rdata_reg_int_reg_reg[3]_0 ,
    \s_axil_rdata_reg_int_reg_reg[4]_0 ,
    \s_axil_rdata_reg_int_reg_reg[5]_0 ,
    \s_axil_rdata_reg_int_reg_reg[6]_0 ,
    \s_axil_rdata_reg_int_reg_reg[7]_0 ,
    \s_axil_rdata_reg_int_reg_reg[8]_0 ,
    \s_axil_rdata_reg_int_reg_reg[9]_0 ,
    \s_axil_rdata_reg_int_reg_reg[10]_0 ,
    \s_axil_rdata_reg_int_reg_reg[11]_0 ,
    \s_axil_rdata_reg_int_reg_reg[12]_0 ,
    \s_axil_rdata_reg_int_reg_reg[13]_0 ,
    \s_axil_rdata_reg_int_reg_reg[14]_0 ,
    \s_axil_rdata_reg_int_reg_reg[15]_0 ,
    \s_axil_rdata_reg_int_reg_reg[16]_0 ,
    \s_axil_rdata_reg_int_reg_reg[17]_0 ,
    \s_axil_rdata_reg_int_reg_reg[18]_0 ,
    \s_axil_rdata_reg_int_reg_reg[19]_0 ,
    \s_axil_rdata_reg_int_reg_reg[20]_0 ,
    \s_axil_rdata_reg_int_reg_reg[21]_0 ,
    \s_axil_rdata_reg_int_reg_reg[22]_0 ,
    \s_axil_rdata_reg_int_reg_reg[23]_0 ,
    \s_axil_rdata_reg_int_reg_reg[24]_0 ,
    \s_axil_rdata_reg_int_reg_reg[25]_0 ,
    \s_axil_rdata_reg_int_reg_reg[26]_0 ,
    \s_axil_rdata_reg_int_reg_reg[27]_0 ,
    \s_axil_rdata_reg_int_reg_reg[28]_0 ,
    \s_axil_rdata_reg_int_reg_reg[29]_0 ,
    \s_axil_rdata_reg_int_reg_reg[30]_0 ,
    \s_axil_rdata_reg_int_reg_reg[31]_1 ,
    s_axil_grid_rready,
    s_axil_grid_bready,
    s_axil_grid_wstrb,
    \temp_m_axis_tdata_reg_reg[0]_0 ,
    \temp_m_axis_tdata_reg_reg[0]_1 ,
    \temp_m_axis_tdata_reg_reg[1]_0 ,
    \temp_m_axis_tdata_reg_reg[2]_0 ,
    \temp_m_axis_tdata_reg_reg[3]_0 ,
    \temp_m_axis_tdata_reg_reg[4]_0 ,
    \temp_m_axis_tdata_reg_reg[5]_0 ,
    \temp_m_axis_tdata_reg_reg[6]_0 ,
    \temp_m_axis_tdata_reg_reg[7]_0 ,
    \temp_m_axis_tdata_reg_reg[8]_0 ,
    \temp_m_axis_tdata_reg_reg[9]_0 ,
    \temp_m_axis_tdata_reg_reg[10]_0 ,
    \temp_m_axis_tdata_reg_reg[11]_0 ,
    \temp_m_axis_tdata_reg_reg[12]_0 ,
    \temp_m_axis_tdata_reg_reg[13]_0 ,
    \temp_m_axis_tdata_reg_reg[14]_0 ,
    \temp_m_axis_tdata_reg_reg[15]_1 ,
    s_axil_grid_araddr,
    s_axil_grid_awaddr,
    s_axil_grid_arvalid,
    s_axil_grid_awvalid,
    s_axil_grid_wvalid);
  output [15:0]ram_reg;
  output [15:0]ram_reg_0;
  output [15:0]ram_reg_1;
  output [15:0]ram_reg_2;
  output [1:0]dack_o;
  output s_axil_grid_bvalid;
  output s_axil_arready_reg_reg_0;
  output s_axil_grid_rready_0;
  output s_axil_grid_wready;
  output s_axil_rvalid_pipe_reg_reg_0;
  output int_ram_grid_bram_rdack;
  output [15:0]D;
  output [31:0]s_axil_grid_rdata;
  input core_clk;
  input s_axil_grid_aclk;
  input [3:0]Q;
  input [31:0]s_axil_grid_wdata;
  input rdack_b_reg;
  input [0:0]int_rdenb;
  input s_axil_grid_areset;
  input \temp_m_axis_tdata_reg_reg[15] ;
  input \temp_m_axis_tdata_reg_reg[0] ;
  input \temp_m_axis_tdata_reg_reg[1] ;
  input \temp_m_axis_tdata_reg_reg[2] ;
  input \temp_m_axis_tdata_reg_reg[3] ;
  input \temp_m_axis_tdata_reg_reg[4] ;
  input \temp_m_axis_tdata_reg_reg[5] ;
  input \temp_m_axis_tdata_reg_reg[6] ;
  input \temp_m_axis_tdata_reg_reg[7] ;
  input \temp_m_axis_tdata_reg_reg[8] ;
  input \temp_m_axis_tdata_reg_reg[9] ;
  input \temp_m_axis_tdata_reg_reg[10] ;
  input \temp_m_axis_tdata_reg_reg[11] ;
  input \temp_m_axis_tdata_reg_reg[12] ;
  input \temp_m_axis_tdata_reg_reg[13] ;
  input \temp_m_axis_tdata_reg_reg[14] ;
  input \temp_m_axis_tdata_reg_reg[15]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[31]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[0]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[1]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[2]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[3]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[4]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[5]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[6]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[7]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[8]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[9]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[10]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[11]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[12]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[13]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[14]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[15]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[16]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[17]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[18]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[19]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[20]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[21]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[22]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[23]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[24]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[25]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[26]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[27]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[28]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[29]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[30]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[31]_1 ;
  input s_axil_grid_rready;
  input s_axil_grid_bready;
  input [3:0]s_axil_grid_wstrb;
  input \temp_m_axis_tdata_reg_reg[0]_0 ;
  input \temp_m_axis_tdata_reg_reg[0]_1 ;
  input \temp_m_axis_tdata_reg_reg[1]_0 ;
  input \temp_m_axis_tdata_reg_reg[2]_0 ;
  input \temp_m_axis_tdata_reg_reg[3]_0 ;
  input \temp_m_axis_tdata_reg_reg[4]_0 ;
  input \temp_m_axis_tdata_reg_reg[5]_0 ;
  input \temp_m_axis_tdata_reg_reg[6]_0 ;
  input \temp_m_axis_tdata_reg_reg[7]_0 ;
  input \temp_m_axis_tdata_reg_reg[8]_0 ;
  input \temp_m_axis_tdata_reg_reg[9]_0 ;
  input \temp_m_axis_tdata_reg_reg[10]_0 ;
  input \temp_m_axis_tdata_reg_reg[11]_0 ;
  input \temp_m_axis_tdata_reg_reg[12]_0 ;
  input \temp_m_axis_tdata_reg_reg[13]_0 ;
  input \temp_m_axis_tdata_reg_reg[14]_0 ;
  input \temp_m_axis_tdata_reg_reg[15]_1 ;
  input [1:0]s_axil_grid_araddr;
  input [1:0]s_axil_grid_awaddr;
  input s_axil_grid_arvalid;
  input s_axil_grid_awvalid;
  input s_axil_grid_wvalid;

  wire [15:0]D;
  wire [3:0]Q;
  wire core_clk;
  wire [1:0]dack_o;
  wire [31:0]int_douta;
  wire int_ram_grid_bram_rdack;
  wire [0:0]int_rdenb;
  wire last_read_a_reg;
  wire last_read_a_reg_i_1__0_n_0;
  wire mem_rd_en_reg;
  wire p_0_in;
  wire [15:0]ram_reg;
  wire [15:0]ram_reg_0;
  wire [15:0]ram_reg_1;
  wire [15:0]ram_reg_2;
  wire rdack_b_reg;
  wire s_axil_arready_reg_reg_0;
  wire s_axil_awready_next;
  wire s_axil_bvalid_reg_i_1__1_n_0;
  wire s_axil_grid_aclk;
  wire [1:0]s_axil_grid_araddr;
  wire s_axil_grid_areset;
  wire s_axil_grid_arvalid;
  wire [1:0]s_axil_grid_awaddr;
  wire s_axil_grid_awvalid;
  wire s_axil_grid_bready;
  wire s_axil_grid_bvalid;
  wire [31:0]s_axil_grid_rdata;
  wire s_axil_grid_rready;
  wire s_axil_grid_rready_0;
  wire [31:0]s_axil_grid_wdata;
  wire s_axil_grid_wready;
  wire [3:0]s_axil_grid_wstrb;
  wire s_axil_grid_wvalid;
  wire [31:0]s_axil_rdata_reg;
  wire [31:0]s_axil_rdata_reg_int_reg;
  wire \s_axil_rdata_reg_int_reg_reg[0]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[10]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[11]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[12]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[13]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[14]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[15]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[16]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[17]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[18]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[19]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[1]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[20]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[21]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[22]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[23]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[24]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[25]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[26]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[27]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[28]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[29]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[2]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[30]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[31]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[31]_1 ;
  wire \s_axil_rdata_reg_int_reg_reg[3]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[4]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[5]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[6]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[7]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[8]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[9]_0 ;
  wire s_axil_rvalid_pipe_reg_i_1__0_n_0;
  wire s_axil_rvalid_pipe_reg_reg_0;
  wire s_axil_rvalid_reg;
  wire s_axil_rvalid_reg_i_1__0_n_0;
  wire \temp_m_axis_tdata_reg_reg[0] ;
  wire \temp_m_axis_tdata_reg_reg[0]_0 ;
  wire \temp_m_axis_tdata_reg_reg[0]_1 ;
  wire \temp_m_axis_tdata_reg_reg[10] ;
  wire \temp_m_axis_tdata_reg_reg[10]_0 ;
  wire \temp_m_axis_tdata_reg_reg[11] ;
  wire \temp_m_axis_tdata_reg_reg[11]_0 ;
  wire \temp_m_axis_tdata_reg_reg[12] ;
  wire \temp_m_axis_tdata_reg_reg[12]_0 ;
  wire \temp_m_axis_tdata_reg_reg[13] ;
  wire \temp_m_axis_tdata_reg_reg[13]_0 ;
  wire \temp_m_axis_tdata_reg_reg[14] ;
  wire \temp_m_axis_tdata_reg_reg[14]_0 ;
  wire \temp_m_axis_tdata_reg_reg[15] ;
  wire \temp_m_axis_tdata_reg_reg[15]_0 ;
  wire \temp_m_axis_tdata_reg_reg[15]_1 ;
  wire \temp_m_axis_tdata_reg_reg[1] ;
  wire \temp_m_axis_tdata_reg_reg[1]_0 ;
  wire \temp_m_axis_tdata_reg_reg[2] ;
  wire \temp_m_axis_tdata_reg_reg[2]_0 ;
  wire \temp_m_axis_tdata_reg_reg[3] ;
  wire \temp_m_axis_tdata_reg_reg[3]_0 ;
  wire \temp_m_axis_tdata_reg_reg[4] ;
  wire \temp_m_axis_tdata_reg_reg[4]_0 ;
  wire \temp_m_axis_tdata_reg_reg[5] ;
  wire \temp_m_axis_tdata_reg_reg[5]_0 ;
  wire \temp_m_axis_tdata_reg_reg[6] ;
  wire \temp_m_axis_tdata_reg_reg[6]_0 ;
  wire \temp_m_axis_tdata_reg_reg[7] ;
  wire \temp_m_axis_tdata_reg_reg[7]_0 ;
  wire \temp_m_axis_tdata_reg_reg[8] ;
  wire \temp_m_axis_tdata_reg_reg[8]_0 ;
  wire \temp_m_axis_tdata_reg_reg[9] ;
  wire \temp_m_axis_tdata_reg_reg[9]_0 ;

  KanTop_KanAcceleratorWrapper_0_0_MultiPortBramReadEn__parameterized0 bram_inst
       (.D(D),
        .Q(Q),
        .core_clk(core_clk),
        .dack_o(dack_o),
        .int_douta(int_douta),
        .int_ram_grid_bram_rdack(int_ram_grid_bram_rdack),
        .int_rdenb(int_rdenb),
        .last_read_a_reg(last_read_a_reg),
        .mem_rd_en_reg(mem_rd_en_reg),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(ram_reg_1),
        .ram_reg_2(ram_reg_2),
        .rdack_a_reg(s_axil_rvalid_pipe_reg_reg_0),
        .rdack_a_reg_0(s_axil_arready_reg_reg_0),
        .rdack_b_reg(rdack_b_reg),
        .s_axil_awready_next(s_axil_awready_next),
        .s_axil_grid_aclk(s_axil_grid_aclk),
        .s_axil_grid_araddr(s_axil_grid_araddr),
        .s_axil_grid_arvalid(s_axil_grid_arvalid),
        .s_axil_grid_awaddr(s_axil_grid_awaddr),
        .s_axil_grid_awvalid(s_axil_grid_awvalid),
        .s_axil_grid_bready(s_axil_grid_bready),
        .s_axil_grid_bvalid(s_axil_grid_bvalid),
        .s_axil_grid_rready(s_axil_grid_rready),
        .s_axil_grid_rready_0(s_axil_grid_rready_0),
        .s_axil_grid_wdata(s_axil_grid_wdata),
        .s_axil_grid_wready(s_axil_grid_wready),
        .s_axil_grid_wstrb(s_axil_grid_wstrb),
        .s_axil_grid_wvalid(s_axil_grid_wvalid),
        .\s_axil_rdata_reg_int_reg_reg[0] (\s_axil_rdata_reg_int_reg_reg[0]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[10] (\s_axil_rdata_reg_int_reg_reg[10]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[11] (\s_axil_rdata_reg_int_reg_reg[11]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[12] (\s_axil_rdata_reg_int_reg_reg[12]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[13] (\s_axil_rdata_reg_int_reg_reg[13]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[14] (\s_axil_rdata_reg_int_reg_reg[14]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[15] (\s_axil_rdata_reg_int_reg_reg[15]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[16] (\s_axil_rdata_reg_int_reg_reg[16]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[17] (\s_axil_rdata_reg_int_reg_reg[17]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[18] (\s_axil_rdata_reg_int_reg_reg[18]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[19] (\s_axil_rdata_reg_int_reg_reg[19]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[1] (\s_axil_rdata_reg_int_reg_reg[1]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[20] (\s_axil_rdata_reg_int_reg_reg[20]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[21] (\s_axil_rdata_reg_int_reg_reg[21]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[22] (\s_axil_rdata_reg_int_reg_reg[22]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[23] (\s_axil_rdata_reg_int_reg_reg[23]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[24] (\s_axil_rdata_reg_int_reg_reg[24]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[25] (\s_axil_rdata_reg_int_reg_reg[25]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[26] (\s_axil_rdata_reg_int_reg_reg[26]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[27] (\s_axil_rdata_reg_int_reg_reg[27]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[28] (\s_axil_rdata_reg_int_reg_reg[28]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[29] (\s_axil_rdata_reg_int_reg_reg[29]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[2] (\s_axil_rdata_reg_int_reg_reg[2]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[30] (\s_axil_rdata_reg_int_reg_reg[30]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[31] (\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[31]_0 (\s_axil_rdata_reg_int_reg_reg[31]_1 ),
        .\s_axil_rdata_reg_int_reg_reg[3] (\s_axil_rdata_reg_int_reg_reg[3]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[4] (\s_axil_rdata_reg_int_reg_reg[4]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[5] (\s_axil_rdata_reg_int_reg_reg[5]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[6] (\s_axil_rdata_reg_int_reg_reg[6]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[7] (\s_axil_rdata_reg_int_reg_reg[7]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[8] (\s_axil_rdata_reg_int_reg_reg[8]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[9] (\s_axil_rdata_reg_int_reg_reg[9]_0 ),
        .\temp_m_axis_tdata_reg_reg[0] (\temp_m_axis_tdata_reg_reg[0] ),
        .\temp_m_axis_tdata_reg_reg[0]_0 (\temp_m_axis_tdata_reg_reg[0]_0 ),
        .\temp_m_axis_tdata_reg_reg[0]_1 (\temp_m_axis_tdata_reg_reg[0]_1 ),
        .\temp_m_axis_tdata_reg_reg[10] (\temp_m_axis_tdata_reg_reg[10] ),
        .\temp_m_axis_tdata_reg_reg[10]_0 (\temp_m_axis_tdata_reg_reg[10]_0 ),
        .\temp_m_axis_tdata_reg_reg[11] (\temp_m_axis_tdata_reg_reg[11] ),
        .\temp_m_axis_tdata_reg_reg[11]_0 (\temp_m_axis_tdata_reg_reg[11]_0 ),
        .\temp_m_axis_tdata_reg_reg[12] (\temp_m_axis_tdata_reg_reg[12] ),
        .\temp_m_axis_tdata_reg_reg[12]_0 (\temp_m_axis_tdata_reg_reg[12]_0 ),
        .\temp_m_axis_tdata_reg_reg[13] (\temp_m_axis_tdata_reg_reg[13] ),
        .\temp_m_axis_tdata_reg_reg[13]_0 (\temp_m_axis_tdata_reg_reg[13]_0 ),
        .\temp_m_axis_tdata_reg_reg[14] (\temp_m_axis_tdata_reg_reg[14] ),
        .\temp_m_axis_tdata_reg_reg[14]_0 (\temp_m_axis_tdata_reg_reg[14]_0 ),
        .\temp_m_axis_tdata_reg_reg[15] (\temp_m_axis_tdata_reg_reg[15] ),
        .\temp_m_axis_tdata_reg_reg[15]_0 (\temp_m_axis_tdata_reg_reg[15]_0 ),
        .\temp_m_axis_tdata_reg_reg[15]_1 (\temp_m_axis_tdata_reg_reg[15]_1 ),
        .\temp_m_axis_tdata_reg_reg[1] (\temp_m_axis_tdata_reg_reg[1] ),
        .\temp_m_axis_tdata_reg_reg[1]_0 (\temp_m_axis_tdata_reg_reg[1]_0 ),
        .\temp_m_axis_tdata_reg_reg[2] (\temp_m_axis_tdata_reg_reg[2] ),
        .\temp_m_axis_tdata_reg_reg[2]_0 (\temp_m_axis_tdata_reg_reg[2]_0 ),
        .\temp_m_axis_tdata_reg_reg[3] (\temp_m_axis_tdata_reg_reg[3] ),
        .\temp_m_axis_tdata_reg_reg[3]_0 (\temp_m_axis_tdata_reg_reg[3]_0 ),
        .\temp_m_axis_tdata_reg_reg[4] (\temp_m_axis_tdata_reg_reg[4] ),
        .\temp_m_axis_tdata_reg_reg[4]_0 (\temp_m_axis_tdata_reg_reg[4]_0 ),
        .\temp_m_axis_tdata_reg_reg[5] (\temp_m_axis_tdata_reg_reg[5] ),
        .\temp_m_axis_tdata_reg_reg[5]_0 (\temp_m_axis_tdata_reg_reg[5]_0 ),
        .\temp_m_axis_tdata_reg_reg[6] (\temp_m_axis_tdata_reg_reg[6] ),
        .\temp_m_axis_tdata_reg_reg[6]_0 (\temp_m_axis_tdata_reg_reg[6]_0 ),
        .\temp_m_axis_tdata_reg_reg[7] (\temp_m_axis_tdata_reg_reg[7] ),
        .\temp_m_axis_tdata_reg_reg[7]_0 (\temp_m_axis_tdata_reg_reg[7]_0 ),
        .\temp_m_axis_tdata_reg_reg[8] (\temp_m_axis_tdata_reg_reg[8] ),
        .\temp_m_axis_tdata_reg_reg[8]_0 (\temp_m_axis_tdata_reg_reg[8]_0 ),
        .\temp_m_axis_tdata_reg_reg[9] (\temp_m_axis_tdata_reg_reg[9] ),
        .\temp_m_axis_tdata_reg_reg[9]_0 (\temp_m_axis_tdata_reg_reg[9]_0 ));
  LUT6 #(
    .INIT(64'h0000000055550040)) 
    last_read_a_reg_i_1__0
       (.I0(s_axil_grid_areset),
        .I1(p_0_in),
        .I2(s_axil_grid_arvalid),
        .I3(s_axil_arready_reg_reg_0),
        .I4(last_read_a_reg),
        .I5(s_axil_awready_next),
        .O(last_read_a_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    last_read_a_reg_reg
       (.C(s_axil_grid_aclk),
        .CE(1'b1),
        .D(last_read_a_reg_i_1__0_n_0),
        .Q(last_read_a_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_axil_arready_reg_reg
       (.C(s_axil_grid_aclk),
        .CE(1'b1),
        .D(s_axil_grid_rready_0),
        .Q(s_axil_arready_reg_reg_0),
        .R(s_axil_grid_areset));
  FDRE #(
    .INIT(1'b0)) 
    s_axil_awready_reg_reg
       (.C(s_axil_grid_aclk),
        .CE(1'b1),
        .D(s_axil_awready_next),
        .Q(s_axil_grid_wready),
        .R(s_axil_grid_areset));
  LUT3 #(
    .INIT(8'hAE)) 
    s_axil_bvalid_reg_i_1__1
       (.I0(s_axil_awready_next),
        .I1(s_axil_grid_bvalid),
        .I2(s_axil_grid_bready),
        .O(s_axil_bvalid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axil_bvalid_reg_reg
       (.C(s_axil_grid_aclk),
        .CE(1'b1),
        .D(s_axil_bvalid_reg_i_1__1_n_0),
        .Q(s_axil_grid_bvalid),
        .R(s_axil_grid_areset));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[0]_i_1 
       (.I0(ram_reg_0[0]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[0]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[0]),
        .O(s_axil_rdata_reg[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[10]_i_1 
       (.I0(ram_reg_0[10]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[10]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[10]),
        .O(s_axil_rdata_reg[10]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[11]_i_1 
       (.I0(ram_reg_0[11]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[11]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[11]),
        .O(s_axil_rdata_reg[11]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[12]_i_1 
       (.I0(ram_reg_0[12]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[12]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[12]),
        .O(s_axil_rdata_reg[12]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[13]_i_1 
       (.I0(ram_reg_0[13]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[13]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[13]),
        .O(s_axil_rdata_reg[13]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[14]_i_1 
       (.I0(ram_reg_0[14]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[14]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[14]),
        .O(s_axil_rdata_reg[14]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[15]_i_1 
       (.I0(ram_reg_0[15]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[15]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[15]),
        .O(s_axil_rdata_reg[15]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[16]_i_1 
       (.I0(ram_reg_2[0]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[16]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[16]),
        .O(s_axil_rdata_reg[16]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[17]_i_1 
       (.I0(ram_reg_2[1]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[17]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[17]),
        .O(s_axil_rdata_reg[17]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[18]_i_1 
       (.I0(ram_reg_2[2]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[18]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[18]),
        .O(s_axil_rdata_reg[18]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[19]_i_1 
       (.I0(ram_reg_2[3]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[19]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[19]),
        .O(s_axil_rdata_reg[19]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[1]_i_1 
       (.I0(ram_reg_0[1]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[1]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[1]),
        .O(s_axil_rdata_reg[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[20]_i_1 
       (.I0(ram_reg_2[4]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[20]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[20]),
        .O(s_axil_rdata_reg[20]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[21]_i_1 
       (.I0(ram_reg_2[5]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[21]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[21]),
        .O(s_axil_rdata_reg[21]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[22]_i_1 
       (.I0(ram_reg_2[6]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[22]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[22]),
        .O(s_axil_rdata_reg[22]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[23]_i_1 
       (.I0(ram_reg_2[7]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[23]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[23]),
        .O(s_axil_rdata_reg[23]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[24]_i_1 
       (.I0(ram_reg_2[8]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[24]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[24]),
        .O(s_axil_rdata_reg[24]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[25]_i_1 
       (.I0(ram_reg_2[9]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[25]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[25]),
        .O(s_axil_rdata_reg[25]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[26]_i_1 
       (.I0(ram_reg_2[10]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[26]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[26]),
        .O(s_axil_rdata_reg[26]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[27]_i_1 
       (.I0(ram_reg_2[11]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[27]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[27]),
        .O(s_axil_rdata_reg[27]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[28]_i_1 
       (.I0(ram_reg_2[12]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[28]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[28]),
        .O(s_axil_rdata_reg[28]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[29]_i_1 
       (.I0(ram_reg_2[13]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[29]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[29]),
        .O(s_axil_rdata_reg[29]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[2]_i_1 
       (.I0(ram_reg_0[2]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[2]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[2]),
        .O(s_axil_rdata_reg[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[30]_i_1 
       (.I0(ram_reg_2[14]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[30]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[30]),
        .O(s_axil_rdata_reg[30]));
  LUT2 #(
    .INIT(4'hB)) 
    \s_axil_rdata_pipe_reg[31]_i_1__0 
       (.I0(s_axil_grid_rready),
        .I1(s_axil_rvalid_pipe_reg_reg_0),
        .O(p_0_in));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[31]_i_2 
       (.I0(ram_reg_2[15]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[31]_1 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[31]),
        .O(s_axil_rdata_reg[31]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[3]_i_1 
       (.I0(ram_reg_0[3]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[3]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[3]),
        .O(s_axil_rdata_reg[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[4]_i_1 
       (.I0(ram_reg_0[4]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[4]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[4]),
        .O(s_axil_rdata_reg[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[5]_i_1 
       (.I0(ram_reg_0[5]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[5]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[5]),
        .O(s_axil_rdata_reg[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[6]_i_1 
       (.I0(ram_reg_0[6]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[6]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[6]),
        .O(s_axil_rdata_reg[6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[7]_i_1 
       (.I0(ram_reg_0[7]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[7]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[7]),
        .O(s_axil_rdata_reg[7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[8]_i_1 
       (.I0(ram_reg_0[8]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[8]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[8]),
        .O(s_axil_rdata_reg[8]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[9]_i_1 
       (.I0(ram_reg_0[9]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[9]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[9]),
        .O(s_axil_rdata_reg[9]));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[0] 
       (.C(s_axil_grid_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[0]),
        .Q(s_axil_grid_rdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[10] 
       (.C(s_axil_grid_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[10]),
        .Q(s_axil_grid_rdata[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[11] 
       (.C(s_axil_grid_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[11]),
        .Q(s_axil_grid_rdata[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[12] 
       (.C(s_axil_grid_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[12]),
        .Q(s_axil_grid_rdata[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[13] 
       (.C(s_axil_grid_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[13]),
        .Q(s_axil_grid_rdata[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[14] 
       (.C(s_axil_grid_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[14]),
        .Q(s_axil_grid_rdata[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[15] 
       (.C(s_axil_grid_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[15]),
        .Q(s_axil_grid_rdata[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[16] 
       (.C(s_axil_grid_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[16]),
        .Q(s_axil_grid_rdata[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[17] 
       (.C(s_axil_grid_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[17]),
        .Q(s_axil_grid_rdata[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[18] 
       (.C(s_axil_grid_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[18]),
        .Q(s_axil_grid_rdata[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[19] 
       (.C(s_axil_grid_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[19]),
        .Q(s_axil_grid_rdata[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[1] 
       (.C(s_axil_grid_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[1]),
        .Q(s_axil_grid_rdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[20] 
       (.C(s_axil_grid_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[20]),
        .Q(s_axil_grid_rdata[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[21] 
       (.C(s_axil_grid_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[21]),
        .Q(s_axil_grid_rdata[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[22] 
       (.C(s_axil_grid_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[22]),
        .Q(s_axil_grid_rdata[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[23] 
       (.C(s_axil_grid_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[23]),
        .Q(s_axil_grid_rdata[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[24] 
       (.C(s_axil_grid_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[24]),
        .Q(s_axil_grid_rdata[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[25] 
       (.C(s_axil_grid_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[25]),
        .Q(s_axil_grid_rdata[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[26] 
       (.C(s_axil_grid_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[26]),
        .Q(s_axil_grid_rdata[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[27] 
       (.C(s_axil_grid_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[27]),
        .Q(s_axil_grid_rdata[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[28] 
       (.C(s_axil_grid_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[28]),
        .Q(s_axil_grid_rdata[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[29] 
       (.C(s_axil_grid_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[29]),
        .Q(s_axil_grid_rdata[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[2] 
       (.C(s_axil_grid_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[2]),
        .Q(s_axil_grid_rdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[30] 
       (.C(s_axil_grid_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[30]),
        .Q(s_axil_grid_rdata[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[31] 
       (.C(s_axil_grid_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[31]),
        .Q(s_axil_grid_rdata[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[3] 
       (.C(s_axil_grid_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[3]),
        .Q(s_axil_grid_rdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[4] 
       (.C(s_axil_grid_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[4]),
        .Q(s_axil_grid_rdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[5] 
       (.C(s_axil_grid_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[5]),
        .Q(s_axil_grid_rdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[6] 
       (.C(s_axil_grid_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[6]),
        .Q(s_axil_grid_rdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[7] 
       (.C(s_axil_grid_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[7]),
        .Q(s_axil_grid_rdata[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[8] 
       (.C(s_axil_grid_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[8]),
        .Q(s_axil_grid_rdata[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[9] 
       (.C(s_axil_grid_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[9]),
        .Q(s_axil_grid_rdata[9]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[0] 
       (.C(s_axil_grid_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[0]),
        .Q(s_axil_rdata_reg_int_reg[0]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[10] 
       (.C(s_axil_grid_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[10]),
        .Q(s_axil_rdata_reg_int_reg[10]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[11] 
       (.C(s_axil_grid_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[11]),
        .Q(s_axil_rdata_reg_int_reg[11]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[12] 
       (.C(s_axil_grid_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[12]),
        .Q(s_axil_rdata_reg_int_reg[12]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[13] 
       (.C(s_axil_grid_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[13]),
        .Q(s_axil_rdata_reg_int_reg[13]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[14] 
       (.C(s_axil_grid_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[14]),
        .Q(s_axil_rdata_reg_int_reg[14]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[15] 
       (.C(s_axil_grid_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[15]),
        .Q(s_axil_rdata_reg_int_reg[15]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[16] 
       (.C(s_axil_grid_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[16]),
        .Q(s_axil_rdata_reg_int_reg[16]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[17] 
       (.C(s_axil_grid_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[17]),
        .Q(s_axil_rdata_reg_int_reg[17]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[18] 
       (.C(s_axil_grid_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[18]),
        .Q(s_axil_rdata_reg_int_reg[18]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[19] 
       (.C(s_axil_grid_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[19]),
        .Q(s_axil_rdata_reg_int_reg[19]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[1] 
       (.C(s_axil_grid_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[1]),
        .Q(s_axil_rdata_reg_int_reg[1]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[20] 
       (.C(s_axil_grid_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[20]),
        .Q(s_axil_rdata_reg_int_reg[20]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[21] 
       (.C(s_axil_grid_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[21]),
        .Q(s_axil_rdata_reg_int_reg[21]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[22] 
       (.C(s_axil_grid_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[22]),
        .Q(s_axil_rdata_reg_int_reg[22]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[23] 
       (.C(s_axil_grid_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[23]),
        .Q(s_axil_rdata_reg_int_reg[23]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[24] 
       (.C(s_axil_grid_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[24]),
        .Q(s_axil_rdata_reg_int_reg[24]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[25] 
       (.C(s_axil_grid_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[25]),
        .Q(s_axil_rdata_reg_int_reg[25]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[26] 
       (.C(s_axil_grid_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[26]),
        .Q(s_axil_rdata_reg_int_reg[26]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[27] 
       (.C(s_axil_grid_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[27]),
        .Q(s_axil_rdata_reg_int_reg[27]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[28] 
       (.C(s_axil_grid_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[28]),
        .Q(s_axil_rdata_reg_int_reg[28]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[29] 
       (.C(s_axil_grid_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[29]),
        .Q(s_axil_rdata_reg_int_reg[29]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[2] 
       (.C(s_axil_grid_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[2]),
        .Q(s_axil_rdata_reg_int_reg[2]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[30] 
       (.C(s_axil_grid_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[30]),
        .Q(s_axil_rdata_reg_int_reg[30]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[31] 
       (.C(s_axil_grid_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[31]),
        .Q(s_axil_rdata_reg_int_reg[31]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[3] 
       (.C(s_axil_grid_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[3]),
        .Q(s_axil_rdata_reg_int_reg[3]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[4] 
       (.C(s_axil_grid_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[4]),
        .Q(s_axil_rdata_reg_int_reg[4]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[5] 
       (.C(s_axil_grid_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[5]),
        .Q(s_axil_rdata_reg_int_reg[5]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[6] 
       (.C(s_axil_grid_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[6]),
        .Q(s_axil_rdata_reg_int_reg[6]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[7] 
       (.C(s_axil_grid_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[7]),
        .Q(s_axil_rdata_reg_int_reg[7]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[8] 
       (.C(s_axil_grid_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[8]),
        .Q(s_axil_rdata_reg_int_reg[8]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[9] 
       (.C(s_axil_grid_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[9]),
        .Q(s_axil_rdata_reg_int_reg[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    s_axil_rvalid_pipe_reg_i_1__0
       (.I0(s_axil_rvalid_reg),
        .I1(s_axil_grid_rready),
        .I2(s_axil_rvalid_pipe_reg_reg_0),
        .O(s_axil_rvalid_pipe_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axil_rvalid_pipe_reg_reg
       (.C(s_axil_grid_aclk),
        .CE(1'b1),
        .D(s_axil_rvalid_pipe_reg_i_1__0_n_0),
        .Q(s_axil_rvalid_pipe_reg_reg_0),
        .R(s_axil_grid_areset));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'hFF40)) 
    s_axil_rvalid_reg_i_1__0
       (.I0(s_axil_grid_rready),
        .I1(s_axil_rvalid_pipe_reg_reg_0),
        .I2(s_axil_rvalid_reg),
        .I3(s_axil_grid_rready_0),
        .O(s_axil_rvalid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axil_rvalid_reg_reg
       (.C(s_axil_grid_aclk),
        .CE(1'b1),
        .D(s_axil_rvalid_reg_i_1__0_n_0),
        .Q(s_axil_rvalid_reg),
        .R(s_axil_grid_areset));
endmodule

(* ORIG_REF_NAME = "AxilRamBramBridge" *) 
module KanTop_KanAcceleratorWrapper_0_0_AxilRamBramBridge__parameterized1
   (ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    dack_o,
    s_axil_scle_bvalid,
    s_axil_arready_reg_reg_0,
    s_axil_scle_rready_0,
    s_axil_scle_wready,
    s_axil_rvalid_pipe_reg_reg_0,
    int_ram_scle_bram_rdack,
    D,
    s_axil_scle_rdata,
    s_axil_scle_aclk,
    core_clk,
    s_axil_scle_wdata,
    int_ram_scle_bram_addr,
    rdack_b_reg,
    int_rdenb_1,
    s_axil_scle_areset,
    \s_axil_rdata_reg_int_reg_reg[31]_0 ,
    \s_axil_rdata_reg_int_reg_reg[0]_0 ,
    \s_axil_rdata_reg_int_reg_reg[1]_0 ,
    \s_axil_rdata_reg_int_reg_reg[2]_0 ,
    \s_axil_rdata_reg_int_reg_reg[3]_0 ,
    \s_axil_rdata_reg_int_reg_reg[4]_0 ,
    \s_axil_rdata_reg_int_reg_reg[5]_0 ,
    \s_axil_rdata_reg_int_reg_reg[6]_0 ,
    \s_axil_rdata_reg_int_reg_reg[7]_0 ,
    \s_axil_rdata_reg_int_reg_reg[8]_0 ,
    \s_axil_rdata_reg_int_reg_reg[9]_0 ,
    \s_axil_rdata_reg_int_reg_reg[10]_0 ,
    \s_axil_rdata_reg_int_reg_reg[11]_0 ,
    \s_axil_rdata_reg_int_reg_reg[12]_0 ,
    \s_axil_rdata_reg_int_reg_reg[13]_0 ,
    \s_axil_rdata_reg_int_reg_reg[14]_0 ,
    \s_axil_rdata_reg_int_reg_reg[15]_0 ,
    \temp_m_axis_tdata_reg_reg[15] ,
    \temp_m_axis_tdata_reg_reg[0] ,
    \temp_m_axis_tdata_reg_reg[1] ,
    \temp_m_axis_tdata_reg_reg[2] ,
    \temp_m_axis_tdata_reg_reg[3] ,
    \temp_m_axis_tdata_reg_reg[4] ,
    \temp_m_axis_tdata_reg_reg[5] ,
    \temp_m_axis_tdata_reg_reg[6] ,
    \temp_m_axis_tdata_reg_reg[7] ,
    \temp_m_axis_tdata_reg_reg[8] ,
    \temp_m_axis_tdata_reg_reg[9] ,
    \temp_m_axis_tdata_reg_reg[10] ,
    \temp_m_axis_tdata_reg_reg[11] ,
    \temp_m_axis_tdata_reg_reg[12] ,
    \temp_m_axis_tdata_reg_reg[13] ,
    \temp_m_axis_tdata_reg_reg[14] ,
    \temp_m_axis_tdata_reg_reg[15]_0 ,
    \s_axil_rdata_reg_int_reg_reg[16]_0 ,
    \s_axil_rdata_reg_int_reg_reg[17]_0 ,
    \s_axil_rdata_reg_int_reg_reg[18]_0 ,
    \s_axil_rdata_reg_int_reg_reg[19]_0 ,
    \s_axil_rdata_reg_int_reg_reg[20]_0 ,
    \s_axil_rdata_reg_int_reg_reg[21]_0 ,
    \s_axil_rdata_reg_int_reg_reg[22]_0 ,
    \s_axil_rdata_reg_int_reg_reg[23]_0 ,
    \s_axil_rdata_reg_int_reg_reg[24]_0 ,
    \s_axil_rdata_reg_int_reg_reg[25]_0 ,
    \s_axil_rdata_reg_int_reg_reg[26]_0 ,
    \s_axil_rdata_reg_int_reg_reg[27]_0 ,
    \s_axil_rdata_reg_int_reg_reg[28]_0 ,
    \s_axil_rdata_reg_int_reg_reg[29]_0 ,
    \s_axil_rdata_reg_int_reg_reg[30]_0 ,
    \s_axil_rdata_reg_int_reg_reg[31]_1 ,
    s_axil_scle_rready,
    s_axil_scle_bready,
    s_axil_scle_wstrb,
    \temp_m_axis_tdata_reg_reg[0]_0 ,
    \temp_m_axis_tdata_reg_reg[0]_1 ,
    \temp_m_axis_tdata_reg_reg[1]_0 ,
    \temp_m_axis_tdata_reg_reg[2]_0 ,
    \temp_m_axis_tdata_reg_reg[3]_0 ,
    \temp_m_axis_tdata_reg_reg[4]_0 ,
    \temp_m_axis_tdata_reg_reg[5]_0 ,
    \temp_m_axis_tdata_reg_reg[6]_0 ,
    \temp_m_axis_tdata_reg_reg[7]_0 ,
    \temp_m_axis_tdata_reg_reg[8]_0 ,
    \temp_m_axis_tdata_reg_reg[9]_0 ,
    \temp_m_axis_tdata_reg_reg[10]_0 ,
    \temp_m_axis_tdata_reg_reg[11]_0 ,
    \temp_m_axis_tdata_reg_reg[12]_0 ,
    \temp_m_axis_tdata_reg_reg[13]_0 ,
    \temp_m_axis_tdata_reg_reg[14]_0 ,
    \temp_m_axis_tdata_reg_reg[15]_1 ,
    s_axil_scle_araddr,
    s_axil_scle_awaddr,
    s_axil_scle_arvalid,
    s_axil_scle_awvalid,
    s_axil_scle_wvalid);
  output [15:0]ram_reg;
  output [15:0]ram_reg_0;
  output [15:0]ram_reg_1;
  output [15:0]ram_reg_2;
  output [1:0]dack_o;
  output s_axil_scle_bvalid;
  output s_axil_arready_reg_reg_0;
  output s_axil_scle_rready_0;
  output s_axil_scle_wready;
  output s_axil_rvalid_pipe_reg_reg_0;
  output int_ram_scle_bram_rdack;
  output [15:0]D;
  output [31:0]s_axil_scle_rdata;
  input s_axil_scle_aclk;
  input core_clk;
  input [31:0]s_axil_scle_wdata;
  input int_ram_scle_bram_addr;
  input rdack_b_reg;
  input [0:0]int_rdenb_1;
  input s_axil_scle_areset;
  input \s_axil_rdata_reg_int_reg_reg[31]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[0]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[1]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[2]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[3]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[4]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[5]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[6]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[7]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[8]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[9]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[10]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[11]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[12]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[13]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[14]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[15]_0 ;
  input \temp_m_axis_tdata_reg_reg[15] ;
  input \temp_m_axis_tdata_reg_reg[0] ;
  input \temp_m_axis_tdata_reg_reg[1] ;
  input \temp_m_axis_tdata_reg_reg[2] ;
  input \temp_m_axis_tdata_reg_reg[3] ;
  input \temp_m_axis_tdata_reg_reg[4] ;
  input \temp_m_axis_tdata_reg_reg[5] ;
  input \temp_m_axis_tdata_reg_reg[6] ;
  input \temp_m_axis_tdata_reg_reg[7] ;
  input \temp_m_axis_tdata_reg_reg[8] ;
  input \temp_m_axis_tdata_reg_reg[9] ;
  input \temp_m_axis_tdata_reg_reg[10] ;
  input \temp_m_axis_tdata_reg_reg[11] ;
  input \temp_m_axis_tdata_reg_reg[12] ;
  input \temp_m_axis_tdata_reg_reg[13] ;
  input \temp_m_axis_tdata_reg_reg[14] ;
  input \temp_m_axis_tdata_reg_reg[15]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[16]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[17]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[18]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[19]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[20]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[21]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[22]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[23]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[24]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[25]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[26]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[27]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[28]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[29]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[30]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[31]_1 ;
  input s_axil_scle_rready;
  input s_axil_scle_bready;
  input [3:0]s_axil_scle_wstrb;
  input \temp_m_axis_tdata_reg_reg[0]_0 ;
  input \temp_m_axis_tdata_reg_reg[0]_1 ;
  input \temp_m_axis_tdata_reg_reg[1]_0 ;
  input \temp_m_axis_tdata_reg_reg[2]_0 ;
  input \temp_m_axis_tdata_reg_reg[3]_0 ;
  input \temp_m_axis_tdata_reg_reg[4]_0 ;
  input \temp_m_axis_tdata_reg_reg[5]_0 ;
  input \temp_m_axis_tdata_reg_reg[6]_0 ;
  input \temp_m_axis_tdata_reg_reg[7]_0 ;
  input \temp_m_axis_tdata_reg_reg[8]_0 ;
  input \temp_m_axis_tdata_reg_reg[9]_0 ;
  input \temp_m_axis_tdata_reg_reg[10]_0 ;
  input \temp_m_axis_tdata_reg_reg[11]_0 ;
  input \temp_m_axis_tdata_reg_reg[12]_0 ;
  input \temp_m_axis_tdata_reg_reg[13]_0 ;
  input \temp_m_axis_tdata_reg_reg[14]_0 ;
  input \temp_m_axis_tdata_reg_reg[15]_1 ;
  input [0:0]s_axil_scle_araddr;
  input [0:0]s_axil_scle_awaddr;
  input s_axil_scle_arvalid;
  input s_axil_scle_awvalid;
  input s_axil_scle_wvalid;

  wire [15:0]D;
  wire core_clk;
  wire [1:0]dack_o;
  wire [31:0]int_douta;
  wire int_ram_scle_bram_addr;
  wire int_ram_scle_bram_rdack;
  wire [0:0]int_rdenb_1;
  wire last_read_a_reg;
  wire last_read_a_reg_i_1__1_n_0;
  wire mem_rd_en_reg;
  wire p_0_in;
  wire [15:0]ram_reg;
  wire [15:0]ram_reg_0;
  wire [15:0]ram_reg_1;
  wire [15:0]ram_reg_2;
  wire rdack_b_reg;
  wire s_axil_arready_reg_reg_0;
  wire s_axil_awready_next;
  wire s_axil_bvalid_reg_i_1__2_n_0;
  wire [31:0]s_axil_rdata_reg;
  wire [31:0]s_axil_rdata_reg_int_reg;
  wire \s_axil_rdata_reg_int_reg_reg[0]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[10]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[11]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[12]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[13]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[14]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[15]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[16]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[17]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[18]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[19]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[1]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[20]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[21]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[22]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[23]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[24]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[25]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[26]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[27]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[28]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[29]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[2]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[30]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[31]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[31]_1 ;
  wire \s_axil_rdata_reg_int_reg_reg[3]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[4]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[5]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[6]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[7]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[8]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[9]_0 ;
  wire s_axil_rvalid_pipe_reg_i_1__1_n_0;
  wire s_axil_rvalid_pipe_reg_reg_0;
  wire s_axil_rvalid_reg;
  wire s_axil_rvalid_reg_i_1__1_n_0;
  wire s_axil_scle_aclk;
  wire [0:0]s_axil_scle_araddr;
  wire s_axil_scle_areset;
  wire s_axil_scle_arvalid;
  wire [0:0]s_axil_scle_awaddr;
  wire s_axil_scle_awvalid;
  wire s_axil_scle_bready;
  wire s_axil_scle_bvalid;
  wire [31:0]s_axil_scle_rdata;
  wire s_axil_scle_rready;
  wire s_axil_scle_rready_0;
  wire [31:0]s_axil_scle_wdata;
  wire s_axil_scle_wready;
  wire [3:0]s_axil_scle_wstrb;
  wire s_axil_scle_wvalid;
  wire \temp_m_axis_tdata_reg_reg[0] ;
  wire \temp_m_axis_tdata_reg_reg[0]_0 ;
  wire \temp_m_axis_tdata_reg_reg[0]_1 ;
  wire \temp_m_axis_tdata_reg_reg[10] ;
  wire \temp_m_axis_tdata_reg_reg[10]_0 ;
  wire \temp_m_axis_tdata_reg_reg[11] ;
  wire \temp_m_axis_tdata_reg_reg[11]_0 ;
  wire \temp_m_axis_tdata_reg_reg[12] ;
  wire \temp_m_axis_tdata_reg_reg[12]_0 ;
  wire \temp_m_axis_tdata_reg_reg[13] ;
  wire \temp_m_axis_tdata_reg_reg[13]_0 ;
  wire \temp_m_axis_tdata_reg_reg[14] ;
  wire \temp_m_axis_tdata_reg_reg[14]_0 ;
  wire \temp_m_axis_tdata_reg_reg[15] ;
  wire \temp_m_axis_tdata_reg_reg[15]_0 ;
  wire \temp_m_axis_tdata_reg_reg[15]_1 ;
  wire \temp_m_axis_tdata_reg_reg[1] ;
  wire \temp_m_axis_tdata_reg_reg[1]_0 ;
  wire \temp_m_axis_tdata_reg_reg[2] ;
  wire \temp_m_axis_tdata_reg_reg[2]_0 ;
  wire \temp_m_axis_tdata_reg_reg[3] ;
  wire \temp_m_axis_tdata_reg_reg[3]_0 ;
  wire \temp_m_axis_tdata_reg_reg[4] ;
  wire \temp_m_axis_tdata_reg_reg[4]_0 ;
  wire \temp_m_axis_tdata_reg_reg[5] ;
  wire \temp_m_axis_tdata_reg_reg[5]_0 ;
  wire \temp_m_axis_tdata_reg_reg[6] ;
  wire \temp_m_axis_tdata_reg_reg[6]_0 ;
  wire \temp_m_axis_tdata_reg_reg[7] ;
  wire \temp_m_axis_tdata_reg_reg[7]_0 ;
  wire \temp_m_axis_tdata_reg_reg[8] ;
  wire \temp_m_axis_tdata_reg_reg[8]_0 ;
  wire \temp_m_axis_tdata_reg_reg[9] ;
  wire \temp_m_axis_tdata_reg_reg[9]_0 ;

  KanTop_KanAcceleratorWrapper_0_0_MultiPortBramReadEn__parameterized1 bram_inst
       (.D(D),
        .core_clk(core_clk),
        .dack_o(dack_o),
        .int_douta(int_douta),
        .int_ram_scle_bram_addr(int_ram_scle_bram_addr),
        .int_ram_scle_bram_rdack(int_ram_scle_bram_rdack),
        .int_rdenb_1(int_rdenb_1),
        .last_read_a_reg(last_read_a_reg),
        .mem_rd_en_reg(mem_rd_en_reg),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(ram_reg_1),
        .ram_reg_2(ram_reg_2),
        .rdack_a_reg(s_axil_rvalid_pipe_reg_reg_0),
        .rdack_a_reg_0(s_axil_arready_reg_reg_0),
        .rdack_b_reg(rdack_b_reg),
        .s_axil_awready_next(s_axil_awready_next),
        .\s_axil_rdata_reg_int_reg_reg[0] (\s_axil_rdata_reg_int_reg_reg[0]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[10] (\s_axil_rdata_reg_int_reg_reg[10]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[11] (\s_axil_rdata_reg_int_reg_reg[11]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[12] (\s_axil_rdata_reg_int_reg_reg[12]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[13] (\s_axil_rdata_reg_int_reg_reg[13]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[14] (\s_axil_rdata_reg_int_reg_reg[14]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[15] (\s_axil_rdata_reg_int_reg_reg[15]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[16] (\s_axil_rdata_reg_int_reg_reg[16]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[17] (\s_axil_rdata_reg_int_reg_reg[17]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[18] (\s_axil_rdata_reg_int_reg_reg[18]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[19] (\s_axil_rdata_reg_int_reg_reg[19]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[1] (\s_axil_rdata_reg_int_reg_reg[1]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[20] (\s_axil_rdata_reg_int_reg_reg[20]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[21] (\s_axil_rdata_reg_int_reg_reg[21]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[22] (\s_axil_rdata_reg_int_reg_reg[22]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[23] (\s_axil_rdata_reg_int_reg_reg[23]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[24] (\s_axil_rdata_reg_int_reg_reg[24]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[25] (\s_axil_rdata_reg_int_reg_reg[25]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[26] (\s_axil_rdata_reg_int_reg_reg[26]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[27] (\s_axil_rdata_reg_int_reg_reg[27]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[28] (\s_axil_rdata_reg_int_reg_reg[28]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[29] (\s_axil_rdata_reg_int_reg_reg[29]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[2] (\s_axil_rdata_reg_int_reg_reg[2]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[30] (\s_axil_rdata_reg_int_reg_reg[30]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[31] (\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[31]_0 (\s_axil_rdata_reg_int_reg_reg[31]_1 ),
        .\s_axil_rdata_reg_int_reg_reg[3] (\s_axil_rdata_reg_int_reg_reg[3]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[4] (\s_axil_rdata_reg_int_reg_reg[4]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[5] (\s_axil_rdata_reg_int_reg_reg[5]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[6] (\s_axil_rdata_reg_int_reg_reg[6]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[7] (\s_axil_rdata_reg_int_reg_reg[7]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[8] (\s_axil_rdata_reg_int_reg_reg[8]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[9] (\s_axil_rdata_reg_int_reg_reg[9]_0 ),
        .s_axil_scle_aclk(s_axil_scle_aclk),
        .s_axil_scle_araddr(s_axil_scle_araddr),
        .s_axil_scle_arvalid(s_axil_scle_arvalid),
        .s_axil_scle_awaddr(s_axil_scle_awaddr),
        .s_axil_scle_awvalid(s_axil_scle_awvalid),
        .s_axil_scle_bready(s_axil_scle_bready),
        .s_axil_scle_bvalid(s_axil_scle_bvalid),
        .s_axil_scle_rready(s_axil_scle_rready),
        .s_axil_scle_rready_0(s_axil_scle_rready_0),
        .s_axil_scle_wdata(s_axil_scle_wdata),
        .s_axil_scle_wready(s_axil_scle_wready),
        .s_axil_scle_wstrb(s_axil_scle_wstrb),
        .s_axil_scle_wvalid(s_axil_scle_wvalid),
        .\temp_m_axis_tdata_reg_reg[0] (\temp_m_axis_tdata_reg_reg[0] ),
        .\temp_m_axis_tdata_reg_reg[0]_0 (\temp_m_axis_tdata_reg_reg[0]_0 ),
        .\temp_m_axis_tdata_reg_reg[0]_1 (\temp_m_axis_tdata_reg_reg[0]_1 ),
        .\temp_m_axis_tdata_reg_reg[10] (\temp_m_axis_tdata_reg_reg[10] ),
        .\temp_m_axis_tdata_reg_reg[10]_0 (\temp_m_axis_tdata_reg_reg[10]_0 ),
        .\temp_m_axis_tdata_reg_reg[11] (\temp_m_axis_tdata_reg_reg[11] ),
        .\temp_m_axis_tdata_reg_reg[11]_0 (\temp_m_axis_tdata_reg_reg[11]_0 ),
        .\temp_m_axis_tdata_reg_reg[12] (\temp_m_axis_tdata_reg_reg[12] ),
        .\temp_m_axis_tdata_reg_reg[12]_0 (\temp_m_axis_tdata_reg_reg[12]_0 ),
        .\temp_m_axis_tdata_reg_reg[13] (\temp_m_axis_tdata_reg_reg[13] ),
        .\temp_m_axis_tdata_reg_reg[13]_0 (\temp_m_axis_tdata_reg_reg[13]_0 ),
        .\temp_m_axis_tdata_reg_reg[14] (\temp_m_axis_tdata_reg_reg[14] ),
        .\temp_m_axis_tdata_reg_reg[14]_0 (\temp_m_axis_tdata_reg_reg[14]_0 ),
        .\temp_m_axis_tdata_reg_reg[15] (\temp_m_axis_tdata_reg_reg[15] ),
        .\temp_m_axis_tdata_reg_reg[15]_0 (\temp_m_axis_tdata_reg_reg[15]_0 ),
        .\temp_m_axis_tdata_reg_reg[15]_1 (\temp_m_axis_tdata_reg_reg[15]_1 ),
        .\temp_m_axis_tdata_reg_reg[1] (\temp_m_axis_tdata_reg_reg[1] ),
        .\temp_m_axis_tdata_reg_reg[1]_0 (\temp_m_axis_tdata_reg_reg[1]_0 ),
        .\temp_m_axis_tdata_reg_reg[2] (\temp_m_axis_tdata_reg_reg[2] ),
        .\temp_m_axis_tdata_reg_reg[2]_0 (\temp_m_axis_tdata_reg_reg[2]_0 ),
        .\temp_m_axis_tdata_reg_reg[3] (\temp_m_axis_tdata_reg_reg[3] ),
        .\temp_m_axis_tdata_reg_reg[3]_0 (\temp_m_axis_tdata_reg_reg[3]_0 ),
        .\temp_m_axis_tdata_reg_reg[4] (\temp_m_axis_tdata_reg_reg[4] ),
        .\temp_m_axis_tdata_reg_reg[4]_0 (\temp_m_axis_tdata_reg_reg[4]_0 ),
        .\temp_m_axis_tdata_reg_reg[5] (\temp_m_axis_tdata_reg_reg[5] ),
        .\temp_m_axis_tdata_reg_reg[5]_0 (\temp_m_axis_tdata_reg_reg[5]_0 ),
        .\temp_m_axis_tdata_reg_reg[6] (\temp_m_axis_tdata_reg_reg[6] ),
        .\temp_m_axis_tdata_reg_reg[6]_0 (\temp_m_axis_tdata_reg_reg[6]_0 ),
        .\temp_m_axis_tdata_reg_reg[7] (\temp_m_axis_tdata_reg_reg[7] ),
        .\temp_m_axis_tdata_reg_reg[7]_0 (\temp_m_axis_tdata_reg_reg[7]_0 ),
        .\temp_m_axis_tdata_reg_reg[8] (\temp_m_axis_tdata_reg_reg[8] ),
        .\temp_m_axis_tdata_reg_reg[8]_0 (\temp_m_axis_tdata_reg_reg[8]_0 ),
        .\temp_m_axis_tdata_reg_reg[9] (\temp_m_axis_tdata_reg_reg[9] ),
        .\temp_m_axis_tdata_reg_reg[9]_0 (\temp_m_axis_tdata_reg_reg[9]_0 ));
  LUT6 #(
    .INIT(64'h0000000055550040)) 
    last_read_a_reg_i_1__1
       (.I0(s_axil_scle_areset),
        .I1(p_0_in),
        .I2(s_axil_scle_arvalid),
        .I3(s_axil_arready_reg_reg_0),
        .I4(last_read_a_reg),
        .I5(s_axil_awready_next),
        .O(last_read_a_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    last_read_a_reg_reg
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(last_read_a_reg_i_1__1_n_0),
        .Q(last_read_a_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_axil_arready_reg_reg
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(s_axil_scle_rready_0),
        .Q(s_axil_arready_reg_reg_0),
        .R(s_axil_scle_areset));
  FDRE #(
    .INIT(1'b0)) 
    s_axil_awready_reg_reg
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(s_axil_awready_next),
        .Q(s_axil_scle_wready),
        .R(s_axil_scle_areset));
  LUT3 #(
    .INIT(8'hAE)) 
    s_axil_bvalid_reg_i_1__2
       (.I0(s_axil_awready_next),
        .I1(s_axil_scle_bvalid),
        .I2(s_axil_scle_bready),
        .O(s_axil_bvalid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axil_bvalid_reg_reg
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(s_axil_bvalid_reg_i_1__2_n_0),
        .Q(s_axil_scle_bvalid),
        .R(s_axil_scle_areset));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[0]_i_1 
       (.I0(ram_reg[0]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[0]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[0]),
        .O(s_axil_rdata_reg[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[10]_i_1 
       (.I0(ram_reg[10]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[10]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[10]),
        .O(s_axil_rdata_reg[10]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[11]_i_1 
       (.I0(ram_reg[11]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[11]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[11]),
        .O(s_axil_rdata_reg[11]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[12]_i_1 
       (.I0(ram_reg[12]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[12]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[12]),
        .O(s_axil_rdata_reg[12]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[13]_i_1 
       (.I0(ram_reg[13]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[13]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[13]),
        .O(s_axil_rdata_reg[13]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[14]_i_1 
       (.I0(ram_reg[14]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[14]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[14]),
        .O(s_axil_rdata_reg[14]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[15]_i_1 
       (.I0(ram_reg[15]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[15]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[15]),
        .O(s_axil_rdata_reg[15]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[16]_i_1 
       (.I0(ram_reg_1[0]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[16]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[16]),
        .O(s_axil_rdata_reg[16]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[17]_i_1 
       (.I0(ram_reg_1[1]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[17]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[17]),
        .O(s_axil_rdata_reg[17]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[18]_i_1 
       (.I0(ram_reg_1[2]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[18]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[18]),
        .O(s_axil_rdata_reg[18]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[19]_i_1 
       (.I0(ram_reg_1[3]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[19]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[19]),
        .O(s_axil_rdata_reg[19]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[1]_i_1 
       (.I0(ram_reg[1]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[1]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[1]),
        .O(s_axil_rdata_reg[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[20]_i_1 
       (.I0(ram_reg_1[4]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[20]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[20]),
        .O(s_axil_rdata_reg[20]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[21]_i_1 
       (.I0(ram_reg_1[5]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[21]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[21]),
        .O(s_axil_rdata_reg[21]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[22]_i_1 
       (.I0(ram_reg_1[6]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[22]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[22]),
        .O(s_axil_rdata_reg[22]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[23]_i_1 
       (.I0(ram_reg_1[7]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[23]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[23]),
        .O(s_axil_rdata_reg[23]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[24]_i_1 
       (.I0(ram_reg_1[8]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[24]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[24]),
        .O(s_axil_rdata_reg[24]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[25]_i_1 
       (.I0(ram_reg_1[9]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[25]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[25]),
        .O(s_axil_rdata_reg[25]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[26]_i_1 
       (.I0(ram_reg_1[10]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[26]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[26]),
        .O(s_axil_rdata_reg[26]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[27]_i_1 
       (.I0(ram_reg_1[11]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[27]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[27]),
        .O(s_axil_rdata_reg[27]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[28]_i_1 
       (.I0(ram_reg_1[12]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[28]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[28]),
        .O(s_axil_rdata_reg[28]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[29]_i_1 
       (.I0(ram_reg_1[13]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[29]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[29]),
        .O(s_axil_rdata_reg[29]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[2]_i_1 
       (.I0(ram_reg[2]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[2]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[2]),
        .O(s_axil_rdata_reg[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[30]_i_1 
       (.I0(ram_reg_1[14]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[30]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[30]),
        .O(s_axil_rdata_reg[30]));
  LUT2 #(
    .INIT(4'hB)) 
    \s_axil_rdata_pipe_reg[31]_i_1__1 
       (.I0(s_axil_scle_rready),
        .I1(s_axil_rvalid_pipe_reg_reg_0),
        .O(p_0_in));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[31]_i_2 
       (.I0(ram_reg_1[15]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[31]_1 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[31]),
        .O(s_axil_rdata_reg[31]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[3]_i_1 
       (.I0(ram_reg[3]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[3]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[3]),
        .O(s_axil_rdata_reg[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[4]_i_1 
       (.I0(ram_reg[4]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[4]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[4]),
        .O(s_axil_rdata_reg[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[5]_i_1 
       (.I0(ram_reg[5]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[5]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[5]),
        .O(s_axil_rdata_reg[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[6]_i_1 
       (.I0(ram_reg[6]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[6]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[6]),
        .O(s_axil_rdata_reg[6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[7]_i_1 
       (.I0(ram_reg[7]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[7]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[7]),
        .O(s_axil_rdata_reg[7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[8]_i_1 
       (.I0(ram_reg[8]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[8]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[8]),
        .O(s_axil_rdata_reg[8]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_rdata_pipe_reg[9]_i_1 
       (.I0(ram_reg[9]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .I2(\s_axil_rdata_reg_int_reg_reg[9]_0 ),
        .I3(mem_rd_en_reg),
        .I4(s_axil_rdata_reg_int_reg[9]),
        .O(s_axil_rdata_reg[9]));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[0] 
       (.C(s_axil_scle_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[0]),
        .Q(s_axil_scle_rdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[10] 
       (.C(s_axil_scle_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[10]),
        .Q(s_axil_scle_rdata[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[11] 
       (.C(s_axil_scle_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[11]),
        .Q(s_axil_scle_rdata[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[12] 
       (.C(s_axil_scle_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[12]),
        .Q(s_axil_scle_rdata[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[13] 
       (.C(s_axil_scle_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[13]),
        .Q(s_axil_scle_rdata[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[14] 
       (.C(s_axil_scle_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[14]),
        .Q(s_axil_scle_rdata[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[15] 
       (.C(s_axil_scle_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[15]),
        .Q(s_axil_scle_rdata[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[16] 
       (.C(s_axil_scle_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[16]),
        .Q(s_axil_scle_rdata[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[17] 
       (.C(s_axil_scle_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[17]),
        .Q(s_axil_scle_rdata[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[18] 
       (.C(s_axil_scle_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[18]),
        .Q(s_axil_scle_rdata[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[19] 
       (.C(s_axil_scle_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[19]),
        .Q(s_axil_scle_rdata[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[1] 
       (.C(s_axil_scle_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[1]),
        .Q(s_axil_scle_rdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[20] 
       (.C(s_axil_scle_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[20]),
        .Q(s_axil_scle_rdata[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[21] 
       (.C(s_axil_scle_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[21]),
        .Q(s_axil_scle_rdata[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[22] 
       (.C(s_axil_scle_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[22]),
        .Q(s_axil_scle_rdata[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[23] 
       (.C(s_axil_scle_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[23]),
        .Q(s_axil_scle_rdata[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[24] 
       (.C(s_axil_scle_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[24]),
        .Q(s_axil_scle_rdata[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[25] 
       (.C(s_axil_scle_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[25]),
        .Q(s_axil_scle_rdata[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[26] 
       (.C(s_axil_scle_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[26]),
        .Q(s_axil_scle_rdata[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[27] 
       (.C(s_axil_scle_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[27]),
        .Q(s_axil_scle_rdata[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[28] 
       (.C(s_axil_scle_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[28]),
        .Q(s_axil_scle_rdata[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[29] 
       (.C(s_axil_scle_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[29]),
        .Q(s_axil_scle_rdata[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[2] 
       (.C(s_axil_scle_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[2]),
        .Q(s_axil_scle_rdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[30] 
       (.C(s_axil_scle_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[30]),
        .Q(s_axil_scle_rdata[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[31] 
       (.C(s_axil_scle_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[31]),
        .Q(s_axil_scle_rdata[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[3] 
       (.C(s_axil_scle_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[3]),
        .Q(s_axil_scle_rdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[4] 
       (.C(s_axil_scle_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[4]),
        .Q(s_axil_scle_rdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[5] 
       (.C(s_axil_scle_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[5]),
        .Q(s_axil_scle_rdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[6] 
       (.C(s_axil_scle_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[6]),
        .Q(s_axil_scle_rdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[7] 
       (.C(s_axil_scle_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[7]),
        .Q(s_axil_scle_rdata[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[8] 
       (.C(s_axil_scle_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[8]),
        .Q(s_axil_scle_rdata[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_pipe_reg_reg[9] 
       (.C(s_axil_scle_aclk),
        .CE(p_0_in),
        .D(s_axil_rdata_reg[9]),
        .Q(s_axil_scle_rdata[9]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[0] 
       (.C(s_axil_scle_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[0]),
        .Q(s_axil_rdata_reg_int_reg[0]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[10] 
       (.C(s_axil_scle_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[10]),
        .Q(s_axil_rdata_reg_int_reg[10]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[11] 
       (.C(s_axil_scle_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[11]),
        .Q(s_axil_rdata_reg_int_reg[11]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[12] 
       (.C(s_axil_scle_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[12]),
        .Q(s_axil_rdata_reg_int_reg[12]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[13] 
       (.C(s_axil_scle_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[13]),
        .Q(s_axil_rdata_reg_int_reg[13]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[14] 
       (.C(s_axil_scle_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[14]),
        .Q(s_axil_rdata_reg_int_reg[14]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[15] 
       (.C(s_axil_scle_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[15]),
        .Q(s_axil_rdata_reg_int_reg[15]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[16] 
       (.C(s_axil_scle_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[16]),
        .Q(s_axil_rdata_reg_int_reg[16]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[17] 
       (.C(s_axil_scle_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[17]),
        .Q(s_axil_rdata_reg_int_reg[17]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[18] 
       (.C(s_axil_scle_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[18]),
        .Q(s_axil_rdata_reg_int_reg[18]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[19] 
       (.C(s_axil_scle_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[19]),
        .Q(s_axil_rdata_reg_int_reg[19]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[1] 
       (.C(s_axil_scle_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[1]),
        .Q(s_axil_rdata_reg_int_reg[1]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[20] 
       (.C(s_axil_scle_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[20]),
        .Q(s_axil_rdata_reg_int_reg[20]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[21] 
       (.C(s_axil_scle_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[21]),
        .Q(s_axil_rdata_reg_int_reg[21]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[22] 
       (.C(s_axil_scle_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[22]),
        .Q(s_axil_rdata_reg_int_reg[22]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[23] 
       (.C(s_axil_scle_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[23]),
        .Q(s_axil_rdata_reg_int_reg[23]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[24] 
       (.C(s_axil_scle_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[24]),
        .Q(s_axil_rdata_reg_int_reg[24]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[25] 
       (.C(s_axil_scle_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[25]),
        .Q(s_axil_rdata_reg_int_reg[25]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[26] 
       (.C(s_axil_scle_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[26]),
        .Q(s_axil_rdata_reg_int_reg[26]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[27] 
       (.C(s_axil_scle_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[27]),
        .Q(s_axil_rdata_reg_int_reg[27]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[28] 
       (.C(s_axil_scle_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[28]),
        .Q(s_axil_rdata_reg_int_reg[28]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[29] 
       (.C(s_axil_scle_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[29]),
        .Q(s_axil_rdata_reg_int_reg[29]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[2] 
       (.C(s_axil_scle_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[2]),
        .Q(s_axil_rdata_reg_int_reg[2]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[30] 
       (.C(s_axil_scle_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[30]),
        .Q(s_axil_rdata_reg_int_reg[30]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[31] 
       (.C(s_axil_scle_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[31]),
        .Q(s_axil_rdata_reg_int_reg[31]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[3] 
       (.C(s_axil_scle_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[3]),
        .Q(s_axil_rdata_reg_int_reg[3]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[4] 
       (.C(s_axil_scle_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[4]),
        .Q(s_axil_rdata_reg_int_reg[4]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[5] 
       (.C(s_axil_scle_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[5]),
        .Q(s_axil_rdata_reg_int_reg[5]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[6] 
       (.C(s_axil_scle_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[6]),
        .Q(s_axil_rdata_reg_int_reg[6]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[7] 
       (.C(s_axil_scle_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[7]),
        .Q(s_axil_rdata_reg_int_reg[7]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[8] 
       (.C(s_axil_scle_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[8]),
        .Q(s_axil_rdata_reg_int_reg[8]),
        .R(1'b0));
  FDRE \s_axil_rdata_reg_int_reg_reg[9] 
       (.C(s_axil_scle_aclk),
        .CE(mem_rd_en_reg),
        .D(int_douta[9]),
        .Q(s_axil_rdata_reg_int_reg[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    s_axil_rvalid_pipe_reg_i_1__1
       (.I0(s_axil_rvalid_reg),
        .I1(s_axil_scle_rready),
        .I2(s_axil_rvalid_pipe_reg_reg_0),
        .O(s_axil_rvalid_pipe_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axil_rvalid_pipe_reg_reg
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(s_axil_rvalid_pipe_reg_i_1__1_n_0),
        .Q(s_axil_rvalid_pipe_reg_reg_0),
        .R(s_axil_scle_areset));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hFF40)) 
    s_axil_rvalid_reg_i_1__1
       (.I0(s_axil_scle_rready),
        .I1(s_axil_rvalid_pipe_reg_reg_0),
        .I2(s_axil_rvalid_reg),
        .I3(s_axil_scle_rready_0),
        .O(s_axil_rvalid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axil_rvalid_reg_reg
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(s_axil_rvalid_reg_i_1__1_n_0),
        .Q(s_axil_rvalid_reg),
        .R(s_axil_scle_areset));
endmodule

(* ORIG_REF_NAME = "AxisALU" *) 
module KanTop_KanAcceleratorWrapper_0_0_AxisALU
   (stage_2_in_axis_data_tready,
    stage_2_out_axis_data_tvalid,
    stage_2_out_axis_data_tlast,
    A,
    \register_genblock[0].skid_buffer_genblock.s_axis_tready_reg_reg_0 ,
    B,
    \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ,
    Q,
    core_clk,
    p_5_in,
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out ,
    stage_2_out_axis_data_tready,
    stage_1_out_axis_grid_tvalid,
    stage_1_out_axis_scle_tvalid,
    stage_1_out_axis_data_tvalid,
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15]_0 ,
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 ,
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15]_0 );
  output stage_2_in_axis_data_tready;
  output stage_2_out_axis_data_tvalid;
  output stage_2_out_axis_data_tlast;
  output [15:0]A;
  output \register_genblock[0].skid_buffer_genblock.s_axis_tready_reg_reg_0 ;
  output [15:0]B;
  output \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ;
  input [0:0]Q;
  input core_clk;
  input p_5_in;
  input \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out ;
  input stage_2_out_axis_data_tready;
  input stage_1_out_axis_grid_tvalid;
  input stage_1_out_axis_scle_tvalid;
  input stage_1_out_axis_data_tvalid;
  input [15:0]\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15]_0 ;
  input [15:0]\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 ;
  input [15:0]\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15]_0 ;

  wire [15:0]A;
  wire [15:0]B;
  wire [0:0]Q;
  wire core_clk;
  wire i__carry__0_i_1__0_n_0;
  wire i__carry__0_i_2__0_n_0;
  wire i__carry__0_i_3__0_n_0;
  wire i__carry__0_i_4__0_n_0;
  wire i__carry__0_i_5__0_n_0;
  wire i__carry__0_i_6__0_n_0;
  wire i__carry__0_i_7__0_n_0;
  wire i__carry__0_i_8__0_n_0;
  wire i__carry__1_i_1__0_n_0;
  wire i__carry__1_i_2__0_n_0;
  wire i__carry__1_i_3__0_n_0;
  wire i__carry__1_i_4__0_n_0;
  wire i__carry__1_i_5__0_n_0;
  wire i__carry__1_i_6__0_n_0;
  wire i__carry__1_i_7__0_n_0;
  wire i__carry__1_i_8__0_n_0;
  wire i__carry__2_i_1__0_n_0;
  wire i__carry__2_i_2__0_n_0;
  wire i__carry__2_i_3__0_n_0;
  wire i__carry__2_i_4__0_n_0;
  wire i__carry__2_i_5__0_n_0;
  wire i__carry__2_i_6__0_n_0;
  wire i__carry__2_i_7__0_n_0;
  wire i__carry_i_1__0_n_0;
  wire i__carry_i_2__0_n_0;
  wire i__carry_i_3__0_n_0;
  wire i__carry_i_4__0_n_0;
  wire i__carry_i_5__0_n_0;
  wire i__carry_i_6__0_n_0;
  wire i__carry_i_7__0_n_0;
  wire i__carry_i_8__0_n_0;
  wire i__carry_i_9__0_n_0;
  wire p_5_in;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry__0_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry__0_n_1 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry__0_n_2 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry__0_n_3 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry__1_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry__1_n_1 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry__1_n_2 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry__1_n_3 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry__2_n_1 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry__2_n_2 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry__2_n_3 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry_n_1 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry_n_2 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry_n_3 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tlast_reg_i_1__2_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_i_1__0_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ;
  wire \register_genblock[0].skid_buffer_genblock.s_axis_tready_early ;
  wire \register_genblock[0].skid_buffer_genblock.s_axis_tready_reg_reg_0 ;
  wire \register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ;
  wire [15:0]\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[0] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[10] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[11] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[12] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[13] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[14] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[15] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[1] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[2] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[3] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[4] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[5] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[6] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[7] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[8] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[9] ;
  wire [15:0]\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15]_0 ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg_n_0_[0] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg_n_0_[10] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg_n_0_[11] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg_n_0_[12] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg_n_0_[13] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg_n_0_[14] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg_n_0_[15] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg_n_0_[1] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg_n_0_[2] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg_n_0_[3] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg_n_0_[4] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg_n_0_[5] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg_n_0_[6] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg_n_0_[7] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg_n_0_[8] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg_n_0_[9] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg ;
  wire [15:0]\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15]_0 ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg_n_0_[0] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg_n_0_[10] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg_n_0_[11] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg_n_0_[12] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg_n_0_[13] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg_n_0_[14] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg_n_0_[15] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg_n_0_[1] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg_n_0_[2] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg_n_0_[3] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg_n_0_[4] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg_n_0_[5] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg_n_0_[6] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg_n_0_[7] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg_n_0_[8] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg_n_0_[9] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_i_1__1_n_0 ;
  wire stage_1_out_axis_data_tvalid;
  wire stage_1_out_axis_grid_tvalid;
  wire stage_1_out_axis_scle_tvalid;
  wire stage_2_in_axis_data_tready;
  wire stage_2_out_axis_data_tlast;
  wire stage_2_out_axis_data_tready;
  wire stage_2_out_axis_data_tvalid;
  wire [3:3]\NLW_register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry__2_CO_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hBFBB8088)) 
    i__carry__0_i_1__0
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [7]),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_2_out_axis_data_tready),
        .I3(stage_2_out_axis_data_tvalid),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[7] ),
        .O(i__carry__0_i_1__0_n_0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    i__carry__0_i_2__0
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [6]),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_2_out_axis_data_tready),
        .I3(stage_2_out_axis_data_tvalid),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[6] ),
        .O(i__carry__0_i_2__0_n_0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    i__carry__0_i_3__0
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [5]),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_2_out_axis_data_tready),
        .I3(stage_2_out_axis_data_tvalid),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[5] ),
        .O(i__carry__0_i_3__0_n_0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    i__carry__0_i_4__0
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [4]),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_2_out_axis_data_tready),
        .I3(stage_2_out_axis_data_tvalid),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[4] ),
        .O(i__carry__0_i_4__0_n_0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    i__carry__0_i_5__0
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[7] ),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [7]),
        .I2(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg_n_0_[7] ),
        .I3(i__carry_i_9__0_n_0),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15]_0 [7]),
        .O(i__carry__0_i_5__0_n_0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    i__carry__0_i_6__0
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[6] ),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [6]),
        .I2(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg_n_0_[6] ),
        .I3(i__carry_i_9__0_n_0),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15]_0 [6]),
        .O(i__carry__0_i_6__0_n_0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    i__carry__0_i_7__0
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[5] ),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [5]),
        .I2(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg_n_0_[5] ),
        .I3(i__carry_i_9__0_n_0),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15]_0 [5]),
        .O(i__carry__0_i_7__0_n_0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    i__carry__0_i_8__0
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[4] ),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [4]),
        .I2(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg_n_0_[4] ),
        .I3(i__carry_i_9__0_n_0),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15]_0 [4]),
        .O(i__carry__0_i_8__0_n_0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    i__carry__1_i_1__0
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [11]),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_2_out_axis_data_tready),
        .I3(stage_2_out_axis_data_tvalid),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[11] ),
        .O(i__carry__1_i_1__0_n_0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    i__carry__1_i_2__0
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [10]),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_2_out_axis_data_tready),
        .I3(stage_2_out_axis_data_tvalid),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[10] ),
        .O(i__carry__1_i_2__0_n_0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    i__carry__1_i_3__0
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [9]),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_2_out_axis_data_tready),
        .I3(stage_2_out_axis_data_tvalid),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[9] ),
        .O(i__carry__1_i_3__0_n_0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    i__carry__1_i_4__0
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [8]),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_2_out_axis_data_tready),
        .I3(stage_2_out_axis_data_tvalid),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[8] ),
        .O(i__carry__1_i_4__0_n_0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    i__carry__1_i_5__0
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[11] ),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [11]),
        .I2(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg_n_0_[11] ),
        .I3(i__carry_i_9__0_n_0),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15]_0 [11]),
        .O(i__carry__1_i_5__0_n_0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    i__carry__1_i_6__0
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[10] ),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [10]),
        .I2(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg_n_0_[10] ),
        .I3(i__carry_i_9__0_n_0),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15]_0 [10]),
        .O(i__carry__1_i_6__0_n_0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    i__carry__1_i_7__0
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[9] ),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [9]),
        .I2(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg_n_0_[9] ),
        .I3(i__carry_i_9__0_n_0),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15]_0 [9]),
        .O(i__carry__1_i_7__0_n_0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    i__carry__1_i_8__0
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[8] ),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [8]),
        .I2(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg_n_0_[8] ),
        .I3(i__carry_i_9__0_n_0),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15]_0 [8]),
        .O(i__carry__1_i_8__0_n_0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    i__carry__2_i_1__0
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [14]),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_2_out_axis_data_tready),
        .I3(stage_2_out_axis_data_tvalid),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[14] ),
        .O(i__carry__2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    i__carry__2_i_2__0
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [13]),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_2_out_axis_data_tready),
        .I3(stage_2_out_axis_data_tvalid),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[13] ),
        .O(i__carry__2_i_2__0_n_0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    i__carry__2_i_3__0
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [12]),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_2_out_axis_data_tready),
        .I3(stage_2_out_axis_data_tvalid),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[12] ),
        .O(i__carry__2_i_3__0_n_0));
  LUT5 #(
    .INIT(32'h9999F00F)) 
    i__carry__2_i_4__0
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15]_0 [15]),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [15]),
        .I2(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg_n_0_[15] ),
        .I3(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[15] ),
        .I4(i__carry_i_9__0_n_0),
        .O(i__carry__2_i_4__0_n_0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    i__carry__2_i_5__0
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[14] ),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [14]),
        .I2(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg_n_0_[14] ),
        .I3(i__carry_i_9__0_n_0),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15]_0 [14]),
        .O(i__carry__2_i_5__0_n_0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    i__carry__2_i_6__0
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[13] ),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [13]),
        .I2(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg_n_0_[13] ),
        .I3(i__carry_i_9__0_n_0),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15]_0 [13]),
        .O(i__carry__2_i_6__0_n_0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    i__carry__2_i_7__0
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[12] ),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [12]),
        .I2(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg_n_0_[12] ),
        .I3(i__carry_i_9__0_n_0),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15]_0 [12]),
        .O(i__carry__2_i_7__0_n_0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    i__carry_i_1__0
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [3]),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_2_out_axis_data_tready),
        .I3(stage_2_out_axis_data_tvalid),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[3] ),
        .O(i__carry_i_1__0_n_0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    i__carry_i_2__0
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [2]),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_2_out_axis_data_tready),
        .I3(stage_2_out_axis_data_tvalid),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[2] ),
        .O(i__carry_i_2__0_n_0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    i__carry_i_3__0
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [1]),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_2_out_axis_data_tready),
        .I3(stage_2_out_axis_data_tvalid),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[1] ),
        .O(i__carry_i_3__0_n_0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    i__carry_i_4__0
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [0]),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_2_out_axis_data_tready),
        .I3(stage_2_out_axis_data_tvalid),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[0] ),
        .O(i__carry_i_4__0_n_0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    i__carry_i_5__0
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[3] ),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [3]),
        .I2(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg_n_0_[3] ),
        .I3(i__carry_i_9__0_n_0),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15]_0 [3]),
        .O(i__carry_i_5__0_n_0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    i__carry_i_6__0
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[2] ),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [2]),
        .I2(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg_n_0_[2] ),
        .I3(i__carry_i_9__0_n_0),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15]_0 [2]),
        .O(i__carry_i_6__0_n_0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    i__carry_i_7__0
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[1] ),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [1]),
        .I2(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg_n_0_[1] ),
        .I3(i__carry_i_9__0_n_0),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15]_0 [1]),
        .O(i__carry_i_7__0_n_0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    i__carry_i_8__0
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[0] ),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [0]),
        .I2(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg_n_0_[0] ),
        .I3(i__carry_i_9__0_n_0),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15]_0 [0]),
        .O(i__carry_i_8__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    i__carry_i_9__0
       (.I0(stage_2_in_axis_data_tready),
        .I1(stage_2_out_axis_data_tready),
        .I2(stage_2_out_axis_data_tvalid),
        .O(i__carry_i_9__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry_n_0 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry_n_1 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry_n_2 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({i__carry_i_1__0_n_0,i__carry_i_2__0_n_0,i__carry_i_3__0_n_0,i__carry_i_4__0_n_0}),
        .O(A[3:0]),
        .S({i__carry_i_5__0_n_0,i__carry_i_6__0_n_0,i__carry_i_7__0_n_0,i__carry_i_8__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry__0 
       (.CI(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry_n_0 ),
        .CO({\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry__0_n_0 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry__0_n_1 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry__0_n_2 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__0_i_1__0_n_0,i__carry__0_i_2__0_n_0,i__carry__0_i_3__0_n_0,i__carry__0_i_4__0_n_0}),
        .O(A[7:4]),
        .S({i__carry__0_i_5__0_n_0,i__carry__0_i_6__0_n_0,i__carry__0_i_7__0_n_0,i__carry__0_i_8__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry__1 
       (.CI(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry__0_n_0 ),
        .CO({\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry__1_n_0 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry__1_n_1 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry__1_n_2 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__1_i_1__0_n_0,i__carry__1_i_2__0_n_0,i__carry__1_i_3__0_n_0,i__carry__1_i_4__0_n_0}),
        .O(A[11:8]),
        .S({i__carry__1_i_5__0_n_0,i__carry__1_i_6__0_n_0,i__carry__1_i_7__0_n_0,i__carry__1_i_8__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry__2 
       (.CI(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry__1_n_0 ),
        .CO({\NLW_register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry__2_CO_UNCONNECTED [3],\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry__2_n_1 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry__2_n_2 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,i__carry__2_i_1__0_n_0,i__carry__2_i_2__0_n_0,i__carry__2_i_3__0_n_0}),
        .O(A[15:12]),
        .S({i__carry__2_i_4__0_n_0,i__carry__2_i_5__0_n_0,i__carry__2_i_6__0_n_0,i__carry__2_i_7__0_n_0}));
  LUT6 #(
    .INIT(64'hAAFACCFFAA0ACC00)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tlast_reg_i_1__2 
       (.I0(p_5_in),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg ),
        .I2(stage_2_out_axis_data_tvalid),
        .I3(stage_2_out_axis_data_tready),
        .I4(stage_2_in_axis_data_tready),
        .I5(stage_2_out_axis_data_tlast),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tlast_reg_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tlast_reg_reg 
       (.C(core_clk),
        .CE(1'b1),
        .D(\register_genblock[0].skid_buffer_genblock.m_axis_tlast_reg_i_1__2_n_0 ),
        .Q(stage_2_out_axis_data_tlast),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT5 #(
    .INIT(32'hAAFAEEF0)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_i_1__0 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out ),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg ),
        .I2(stage_2_out_axis_data_tvalid),
        .I3(stage_2_out_axis_data_tready),
        .I4(stage_2_in_axis_data_tready),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg 
       (.C(core_clk),
        .CE(1'b1),
        .D(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_i_1__0_n_0 ),
        .Q(stage_2_out_axis_data_tvalid),
        .R(Q));
  LUT6 #(
    .INIT(64'hFFFF1555FFFF5555)) 
    \register_genblock[0].skid_buffer_genblock.s_axis_tready_reg_i_1__0 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg ),
        .I1(stage_1_out_axis_grid_tvalid),
        .I2(stage_1_out_axis_scle_tvalid),
        .I3(stage_1_out_axis_data_tvalid),
        .I4(stage_2_out_axis_data_tready),
        .I5(stage_2_out_axis_data_tvalid),
        .O(\register_genblock[0].skid_buffer_genblock.s_axis_tready_early ));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.s_axis_tready_reg_reg 
       (.C(core_clk),
        .CE(1'b1),
        .D(\register_genblock[0].skid_buffer_genblock.s_axis_tready_early ),
        .Q(stage_2_in_axis_data_tready),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[0] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [0]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[10] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [10]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[11] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [11]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[12] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [12]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[13] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [13]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[14] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [14]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [15]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[1] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [1]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[2] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [2]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[3] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [3]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[4] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [4]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[5] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [5]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[6] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [6]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[7] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [7]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[8] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [8]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[9] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [9]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[0] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15]_0 [0]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[10] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15]_0 [10]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[11] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15]_0 [11]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[12] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15]_0 [12]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[13] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15]_0 [13]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[14] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15]_0 [14]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15]_0 [15]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[1] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15]_0 [1]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[2] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15]_0 [2]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[3] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15]_0 [3]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[4] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15]_0 [4]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[5] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15]_0 [5]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[6] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15]_0 [6]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[7] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15]_0 [7]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[8] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15]_0 [8]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[9] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15]_0 [9]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg_n_0_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h20)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg_i_1__1 
       (.I0(stage_2_in_axis_data_tready),
        .I1(stage_2_out_axis_data_tready),
        .I2(stage_2_out_axis_data_tvalid),
        .O(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg_reg 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(p_5_in),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[0] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15]_0 [0]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[10] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15]_0 [10]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[11] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15]_0 [11]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[12] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15]_0 [12]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[13] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15]_0 [13]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[14] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15]_0 [14]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15]_0 [15]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[1] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15]_0 [1]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[2] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15]_0 [2]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[3] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15]_0 [3]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[4] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15]_0 [4]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[5] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15]_0 [5]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[6] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15]_0 [6]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[7] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15]_0 [7]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[8] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15]_0 [8]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[9] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15]_0 [9]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT5 #(
    .INIT(32'hFBAF08A0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_i_1__1 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out ),
        .I1(stage_2_out_axis_data_tvalid),
        .I2(stage_2_out_axis_data_tready),
        .I3(stage_2_in_axis_data_tready),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg ),
        .O(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_reg 
       (.C(core_clk),
        .CE(1'b1),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_i_1__1_n_0 ),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg ),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'h80)) 
    s_axis_tready_reg_i_2__12
       (.I0(stage_2_in_axis_data_tready),
        .I1(stage_1_out_axis_scle_tvalid),
        .I2(stage_1_out_axis_grid_tvalid),
        .O(\register_genblock[0].skid_buffer_genblock.s_axis_tready_reg_reg_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    stage_3_in_axis_data_tdata_i_10__0
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15]_0 [7]),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_2_out_axis_data_tready),
        .I3(stage_2_out_axis_data_tvalid),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg_n_0_[7] ),
        .O(B[7]));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    stage_3_in_axis_data_tdata_i_11__0
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15]_0 [6]),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_2_out_axis_data_tready),
        .I3(stage_2_out_axis_data_tvalid),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg_n_0_[6] ),
        .O(B[6]));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    stage_3_in_axis_data_tdata_i_12__0
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15]_0 [5]),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_2_out_axis_data_tready),
        .I3(stage_2_out_axis_data_tvalid),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg_n_0_[5] ),
        .O(B[5]));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    stage_3_in_axis_data_tdata_i_13__0
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15]_0 [4]),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_2_out_axis_data_tready),
        .I3(stage_2_out_axis_data_tvalid),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg_n_0_[4] ),
        .O(B[4]));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    stage_3_in_axis_data_tdata_i_14__0
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15]_0 [3]),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_2_out_axis_data_tready),
        .I3(stage_2_out_axis_data_tvalid),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg_n_0_[3] ),
        .O(B[3]));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    stage_3_in_axis_data_tdata_i_15__0
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15]_0 [2]),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_2_out_axis_data_tready),
        .I3(stage_2_out_axis_data_tvalid),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg_n_0_[2] ),
        .O(B[2]));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    stage_3_in_axis_data_tdata_i_16__0
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15]_0 [1]),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_2_out_axis_data_tready),
        .I3(stage_2_out_axis_data_tvalid),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg_n_0_[1] ),
        .O(B[1]));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    stage_3_in_axis_data_tdata_i_17__0
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15]_0 [0]),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_2_out_axis_data_tready),
        .I3(stage_2_out_axis_data_tvalid),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg_n_0_[0] ),
        .O(B[0]));
  LUT3 #(
    .INIT(8'hDC)) 
    stage_3_in_axis_data_tdata_i_1__0
       (.I0(stage_2_out_axis_data_tvalid),
        .I1(stage_2_out_axis_data_tready),
        .I2(stage_2_in_axis_data_tready),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    stage_3_in_axis_data_tdata_i_2__0
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15]_0 [15]),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_2_out_axis_data_tready),
        .I3(stage_2_out_axis_data_tvalid),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg_n_0_[15] ),
        .O(B[15]));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    stage_3_in_axis_data_tdata_i_3__0
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15]_0 [14]),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_2_out_axis_data_tready),
        .I3(stage_2_out_axis_data_tvalid),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg_n_0_[14] ),
        .O(B[14]));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    stage_3_in_axis_data_tdata_i_4__0
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15]_0 [13]),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_2_out_axis_data_tready),
        .I3(stage_2_out_axis_data_tvalid),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg_n_0_[13] ),
        .O(B[13]));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    stage_3_in_axis_data_tdata_i_5__0
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15]_0 [12]),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_2_out_axis_data_tready),
        .I3(stage_2_out_axis_data_tvalid),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg_n_0_[12] ),
        .O(B[12]));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    stage_3_in_axis_data_tdata_i_6__0
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15]_0 [11]),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_2_out_axis_data_tready),
        .I3(stage_2_out_axis_data_tvalid),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg_n_0_[11] ),
        .O(B[11]));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    stage_3_in_axis_data_tdata_i_7__0
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15]_0 [10]),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_2_out_axis_data_tready),
        .I3(stage_2_out_axis_data_tvalid),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg_n_0_[10] ),
        .O(B[10]));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    stage_3_in_axis_data_tdata_i_8__0
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15]_0 [9]),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_2_out_axis_data_tready),
        .I3(stage_2_out_axis_data_tvalid),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg_n_0_[9] ),
        .O(B[9]));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    stage_3_in_axis_data_tdata_i_9__0
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15]_0 [8]),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_2_out_axis_data_tready),
        .I3(stage_2_out_axis_data_tvalid),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg_n_0_[8] ),
        .O(B[8]));
endmodule

(* ORIG_REF_NAME = "AxisALU" *) 
module KanTop_KanAcceleratorWrapper_0_0_AxisALU_46
   (stage_2_in_axis_data_tready,
    stage_2_out_axis_data_tvalid,
    stage_2_out_axis_data_tlast,
    A,
    \register_genblock[0].skid_buffer_genblock.s_axis_tready_reg_reg_0 ,
    B,
    \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ,
    Q,
    core_clk,
    p_5_in,
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out ,
    stage_2_out_axis_data_tready,
    stage_1_out_axis_grid_tvalid,
    stage_1_out_axis_scle_tvalid,
    stage_1_out_axis_data_tvalid,
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15]_0 ,
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 ,
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15]_0 );
  output stage_2_in_axis_data_tready;
  output stage_2_out_axis_data_tvalid;
  output stage_2_out_axis_data_tlast;
  output [15:0]A;
  output \register_genblock[0].skid_buffer_genblock.s_axis_tready_reg_reg_0 ;
  output [15:0]B;
  output \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ;
  input [0:0]Q;
  input core_clk;
  input p_5_in;
  input \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out ;
  input stage_2_out_axis_data_tready;
  input stage_1_out_axis_grid_tvalid;
  input stage_1_out_axis_scle_tvalid;
  input stage_1_out_axis_data_tvalid;
  input [15:0]\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15]_0 ;
  input [15:0]\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 ;
  input [15:0]\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15]_0 ;

  wire [15:0]A;
  wire [15:0]B;
  wire [0:0]Q;
  wire core_clk;
  wire i__carry__0_i_5_n_0;
  wire i__carry__0_i_6_n_0;
  wire i__carry__0_i_7_n_0;
  wire i__carry__0_i_8_n_0;
  wire i__carry__1_i_5_n_0;
  wire i__carry__1_i_6_n_0;
  wire i__carry__1_i_7_n_0;
  wire i__carry__1_i_8_n_0;
  wire i__carry__2_i_4_n_0;
  wire i__carry__2_i_5_n_0;
  wire i__carry__2_i_6_n_0;
  wire i__carry__2_i_7_n_0;
  wire i__carry_i_5_n_0;
  wire i__carry_i_6_n_0;
  wire i__carry_i_7_n_0;
  wire i__carry_i_8_n_0;
  wire i__carry_i_9_n_0;
  wire p_5_in;
  wire [14:0]\register_genblock[0].op0_i ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry__0_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry__0_n_1 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry__0_n_2 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry__0_n_3 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry__1_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry__1_n_1 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry__1_n_2 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry__1_n_3 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry__2_n_1 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry__2_n_2 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry__2_n_3 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry_n_1 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry_n_2 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry_n_3 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tlast_reg_i_1__1_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_i_1_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ;
  wire \register_genblock[0].skid_buffer_genblock.s_axis_tready_early ;
  wire \register_genblock[0].skid_buffer_genblock.s_axis_tready_reg_reg_0 ;
  wire \register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ;
  wire [15:0]\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg ;
  wire [15:0]\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 ;
  wire [15:0]\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg ;
  wire [15:0]\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15]_0 ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg ;
  wire [15:0]\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg ;
  wire [15:0]\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15]_0 ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_i_1_n_0 ;
  wire stage_1_out_axis_data_tvalid;
  wire stage_1_out_axis_grid_tvalid;
  wire stage_1_out_axis_scle_tvalid;
  wire stage_2_in_axis_data_tready;
  wire stage_2_out_axis_data_tlast;
  wire stage_2_out_axis_data_tready;
  wire stage_2_out_axis_data_tvalid;
  wire [3:3]\NLW_register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry__2_CO_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hBFBB8088)) 
    i__carry__0_i_1
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [7]),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_2_out_axis_data_tready),
        .I3(stage_2_out_axis_data_tvalid),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg [7]),
        .O(\register_genblock[0].op0_i [7]));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    i__carry__0_i_2
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [6]),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_2_out_axis_data_tready),
        .I3(stage_2_out_axis_data_tvalid),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg [6]),
        .O(\register_genblock[0].op0_i [6]));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    i__carry__0_i_3
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [5]),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_2_out_axis_data_tready),
        .I3(stage_2_out_axis_data_tvalid),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg [5]),
        .O(\register_genblock[0].op0_i [5]));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    i__carry__0_i_4
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [4]),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_2_out_axis_data_tready),
        .I3(stage_2_out_axis_data_tvalid),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg [4]),
        .O(\register_genblock[0].op0_i [4]));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    i__carry__0_i_5
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg [7]),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [7]),
        .I2(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg [7]),
        .I3(i__carry_i_9_n_0),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15]_0 [7]),
        .O(i__carry__0_i_5_n_0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    i__carry__0_i_6
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg [6]),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [6]),
        .I2(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg [6]),
        .I3(i__carry_i_9_n_0),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15]_0 [6]),
        .O(i__carry__0_i_6_n_0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    i__carry__0_i_7
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg [5]),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [5]),
        .I2(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg [5]),
        .I3(i__carry_i_9_n_0),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15]_0 [5]),
        .O(i__carry__0_i_7_n_0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    i__carry__0_i_8
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg [4]),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [4]),
        .I2(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg [4]),
        .I3(i__carry_i_9_n_0),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15]_0 [4]),
        .O(i__carry__0_i_8_n_0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    i__carry__1_i_1
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [11]),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_2_out_axis_data_tready),
        .I3(stage_2_out_axis_data_tvalid),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg [11]),
        .O(\register_genblock[0].op0_i [11]));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    i__carry__1_i_2
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [10]),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_2_out_axis_data_tready),
        .I3(stage_2_out_axis_data_tvalid),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg [10]),
        .O(\register_genblock[0].op0_i [10]));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    i__carry__1_i_3
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [9]),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_2_out_axis_data_tready),
        .I3(stage_2_out_axis_data_tvalid),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg [9]),
        .O(\register_genblock[0].op0_i [9]));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    i__carry__1_i_4
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [8]),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_2_out_axis_data_tready),
        .I3(stage_2_out_axis_data_tvalid),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg [8]),
        .O(\register_genblock[0].op0_i [8]));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    i__carry__1_i_5
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg [11]),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [11]),
        .I2(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg [11]),
        .I3(i__carry_i_9_n_0),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15]_0 [11]),
        .O(i__carry__1_i_5_n_0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    i__carry__1_i_6
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg [10]),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [10]),
        .I2(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg [10]),
        .I3(i__carry_i_9_n_0),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15]_0 [10]),
        .O(i__carry__1_i_6_n_0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    i__carry__1_i_7
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg [9]),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [9]),
        .I2(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg [9]),
        .I3(i__carry_i_9_n_0),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15]_0 [9]),
        .O(i__carry__1_i_7_n_0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    i__carry__1_i_8
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg [8]),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [8]),
        .I2(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg [8]),
        .I3(i__carry_i_9_n_0),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15]_0 [8]),
        .O(i__carry__1_i_8_n_0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    i__carry__2_i_1
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [14]),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_2_out_axis_data_tready),
        .I3(stage_2_out_axis_data_tvalid),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg [14]),
        .O(\register_genblock[0].op0_i [14]));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    i__carry__2_i_2
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [13]),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_2_out_axis_data_tready),
        .I3(stage_2_out_axis_data_tvalid),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg [13]),
        .O(\register_genblock[0].op0_i [13]));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    i__carry__2_i_3
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [12]),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_2_out_axis_data_tready),
        .I3(stage_2_out_axis_data_tvalid),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg [12]),
        .O(\register_genblock[0].op0_i [12]));
  LUT5 #(
    .INIT(32'h9999F00F)) 
    i__carry__2_i_4
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15]_0 [15]),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [15]),
        .I2(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg [15]),
        .I3(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg [15]),
        .I4(i__carry_i_9_n_0),
        .O(i__carry__2_i_4_n_0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    i__carry__2_i_5
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg [14]),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [14]),
        .I2(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg [14]),
        .I3(i__carry_i_9_n_0),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15]_0 [14]),
        .O(i__carry__2_i_5_n_0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    i__carry__2_i_6
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg [13]),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [13]),
        .I2(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg [13]),
        .I3(i__carry_i_9_n_0),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15]_0 [13]),
        .O(i__carry__2_i_6_n_0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    i__carry__2_i_7
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg [12]),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [12]),
        .I2(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg [12]),
        .I3(i__carry_i_9_n_0),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15]_0 [12]),
        .O(i__carry__2_i_7_n_0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    i__carry_i_1
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [3]),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_2_out_axis_data_tready),
        .I3(stage_2_out_axis_data_tvalid),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg [3]),
        .O(\register_genblock[0].op0_i [3]));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    i__carry_i_2
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [2]),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_2_out_axis_data_tready),
        .I3(stage_2_out_axis_data_tvalid),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg [2]),
        .O(\register_genblock[0].op0_i [2]));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    i__carry_i_3
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [1]),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_2_out_axis_data_tready),
        .I3(stage_2_out_axis_data_tvalid),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg [1]),
        .O(\register_genblock[0].op0_i [1]));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    i__carry_i_4
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [0]),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_2_out_axis_data_tready),
        .I3(stage_2_out_axis_data_tvalid),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg [0]),
        .O(\register_genblock[0].op0_i [0]));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    i__carry_i_5
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg [3]),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [3]),
        .I2(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg [3]),
        .I3(i__carry_i_9_n_0),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15]_0 [3]),
        .O(i__carry_i_5_n_0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    i__carry_i_6
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg [2]),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [2]),
        .I2(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg [2]),
        .I3(i__carry_i_9_n_0),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15]_0 [2]),
        .O(i__carry_i_6_n_0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    i__carry_i_7
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg [1]),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [1]),
        .I2(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg [1]),
        .I3(i__carry_i_9_n_0),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15]_0 [1]),
        .O(i__carry_i_7_n_0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    i__carry_i_8
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg [0]),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [0]),
        .I2(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg [0]),
        .I3(i__carry_i_9_n_0),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15]_0 [0]),
        .O(i__carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    i__carry_i_9
       (.I0(stage_2_in_axis_data_tready),
        .I1(stage_2_out_axis_data_tready),
        .I2(stage_2_out_axis_data_tvalid),
        .O(i__carry_i_9_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry_n_0 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry_n_1 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry_n_2 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI(\register_genblock[0].op0_i [3:0]),
        .O(A[3:0]),
        .S({i__carry_i_5_n_0,i__carry_i_6_n_0,i__carry_i_7_n_0,i__carry_i_8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry__0 
       (.CI(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry_n_0 ),
        .CO({\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry__0_n_0 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry__0_n_1 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry__0_n_2 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\register_genblock[0].op0_i [7:4]),
        .O(A[7:4]),
        .S({i__carry__0_i_5_n_0,i__carry__0_i_6_n_0,i__carry__0_i_7_n_0,i__carry__0_i_8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry__1 
       (.CI(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry__0_n_0 ),
        .CO({\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry__1_n_0 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry__1_n_1 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry__1_n_2 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\register_genblock[0].op0_i [11:8]),
        .O(A[11:8]),
        .S({i__carry__1_i_5_n_0,i__carry__1_i_6_n_0,i__carry__1_i_7_n_0,i__carry__1_i_8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry__2 
       (.CI(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry__1_n_0 ),
        .CO({\NLW_register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry__2_CO_UNCONNECTED [3],\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry__2_n_1 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry__2_n_2 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg0_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\register_genblock[0].op0_i [14:12]}),
        .O(A[15:12]),
        .S({i__carry__2_i_4_n_0,i__carry__2_i_5_n_0,i__carry__2_i_6_n_0,i__carry__2_i_7_n_0}));
  LUT6 #(
    .INIT(64'hAAFACCFFAA0ACC00)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tlast_reg_i_1__1 
       (.I0(p_5_in),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg ),
        .I2(stage_2_out_axis_data_tvalid),
        .I3(stage_2_out_axis_data_tready),
        .I4(stage_2_in_axis_data_tready),
        .I5(stage_2_out_axis_data_tlast),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tlast_reg_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tlast_reg_reg 
       (.C(core_clk),
        .CE(1'b1),
        .D(\register_genblock[0].skid_buffer_genblock.m_axis_tlast_reg_i_1__1_n_0 ),
        .Q(stage_2_out_axis_data_tlast),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT5 #(
    .INIT(32'hAAFAEEF0)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_i_1 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out ),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg ),
        .I2(stage_2_out_axis_data_tvalid),
        .I3(stage_2_out_axis_data_tready),
        .I4(stage_2_in_axis_data_tready),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg 
       (.C(core_clk),
        .CE(1'b1),
        .D(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_i_1_n_0 ),
        .Q(stage_2_out_axis_data_tvalid),
        .R(Q));
  LUT6 #(
    .INIT(64'hFFFF1555FFFF5555)) 
    \register_genblock[0].skid_buffer_genblock.s_axis_tready_reg_i_1 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg ),
        .I1(stage_1_out_axis_grid_tvalid),
        .I2(stage_1_out_axis_scle_tvalid),
        .I3(stage_1_out_axis_data_tvalid),
        .I4(stage_2_out_axis_data_tready),
        .I5(stage_2_out_axis_data_tvalid),
        .O(\register_genblock[0].skid_buffer_genblock.s_axis_tready_early ));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.s_axis_tready_reg_reg 
       (.C(core_clk),
        .CE(1'b1),
        .D(\register_genblock[0].skid_buffer_genblock.s_axis_tready_early ),
        .Q(stage_2_in_axis_data_tready),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[0] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [0]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[10] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [10]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[11] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [11]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[12] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [12]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[13] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [13]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[14] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [14]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [15]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[1] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [1]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[2] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [2]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[3] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [3]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[4] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [4]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[5] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [5]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[6] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [6]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[7] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [7]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[8] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [8]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[9] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 [9]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[0] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15]_0 [0]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[10] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15]_0 [10]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[11] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15]_0 [11]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[12] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15]_0 [12]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[13] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15]_0 [13]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[14] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15]_0 [14]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15]_0 [15]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[1] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15]_0 [1]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[2] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15]_0 [2]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[3] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15]_0 [3]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[4] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15]_0 [4]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[5] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15]_0 [5]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[6] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15]_0 [6]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[7] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15]_0 [7]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[8] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15]_0 [8]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[9] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15]_0 [9]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h20)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg_i_1 
       (.I0(stage_2_in_axis_data_tready),
        .I1(stage_2_out_axis_data_tready),
        .I2(stage_2_out_axis_data_tvalid),
        .O(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg_reg 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(p_5_in),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[0] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15]_0 [0]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[10] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15]_0 [10]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[11] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15]_0 [11]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[12] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15]_0 [12]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[13] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15]_0 [13]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[14] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15]_0 [14]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15]_0 [15]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[1] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15]_0 [1]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[2] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15]_0 [2]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[3] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15]_0 [3]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[4] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15]_0 [4]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[5] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15]_0 [5]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[6] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15]_0 [6]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[7] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15]_0 [7]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[8] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15]_0 [8]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[9] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15]_0 [9]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT5 #(
    .INIT(32'hFBAF08A0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_i_1 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out ),
        .I1(stage_2_out_axis_data_tvalid),
        .I2(stage_2_out_axis_data_tready),
        .I3(stage_2_in_axis_data_tready),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg ),
        .O(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_reg 
       (.C(core_clk),
        .CE(1'b1),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_i_1_n_0 ),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg ),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'h80)) 
    s_axis_tready_reg_i_2__9
       (.I0(stage_2_in_axis_data_tready),
        .I1(stage_1_out_axis_scle_tvalid),
        .I2(stage_1_out_axis_grid_tvalid),
        .O(\register_genblock[0].skid_buffer_genblock.s_axis_tready_reg_reg_0 ));
  LUT3 #(
    .INIT(8'hDC)) 
    stage_3_in_axis_data_tdata_i_1
       (.I0(stage_2_out_axis_data_tvalid),
        .I1(stage_2_out_axis_data_tready),
        .I2(stage_2_in_axis_data_tready),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    stage_3_in_axis_data_tdata_i_10
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15]_0 [7]),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_2_out_axis_data_tready),
        .I3(stage_2_out_axis_data_tvalid),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg [7]),
        .O(B[7]));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    stage_3_in_axis_data_tdata_i_11
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15]_0 [6]),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_2_out_axis_data_tready),
        .I3(stage_2_out_axis_data_tvalid),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg [6]),
        .O(B[6]));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    stage_3_in_axis_data_tdata_i_12
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15]_0 [5]),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_2_out_axis_data_tready),
        .I3(stage_2_out_axis_data_tvalid),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg [5]),
        .O(B[5]));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    stage_3_in_axis_data_tdata_i_13
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15]_0 [4]),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_2_out_axis_data_tready),
        .I3(stage_2_out_axis_data_tvalid),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg [4]),
        .O(B[4]));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    stage_3_in_axis_data_tdata_i_14
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15]_0 [3]),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_2_out_axis_data_tready),
        .I3(stage_2_out_axis_data_tvalid),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg [3]),
        .O(B[3]));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    stage_3_in_axis_data_tdata_i_15
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15]_0 [2]),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_2_out_axis_data_tready),
        .I3(stage_2_out_axis_data_tvalid),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg [2]),
        .O(B[2]));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    stage_3_in_axis_data_tdata_i_16
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15]_0 [1]),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_2_out_axis_data_tready),
        .I3(stage_2_out_axis_data_tvalid),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg [1]),
        .O(B[1]));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    stage_3_in_axis_data_tdata_i_17
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15]_0 [0]),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_2_out_axis_data_tready),
        .I3(stage_2_out_axis_data_tvalid),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg [0]),
        .O(B[0]));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    stage_3_in_axis_data_tdata_i_2
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15]_0 [15]),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_2_out_axis_data_tready),
        .I3(stage_2_out_axis_data_tvalid),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg [15]),
        .O(B[15]));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    stage_3_in_axis_data_tdata_i_3
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15]_0 [14]),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_2_out_axis_data_tready),
        .I3(stage_2_out_axis_data_tvalid),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg [14]),
        .O(B[14]));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    stage_3_in_axis_data_tdata_i_4
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15]_0 [13]),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_2_out_axis_data_tready),
        .I3(stage_2_out_axis_data_tvalid),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg [13]),
        .O(B[13]));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    stage_3_in_axis_data_tdata_i_5
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15]_0 [12]),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_2_out_axis_data_tready),
        .I3(stage_2_out_axis_data_tvalid),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg [12]),
        .O(B[12]));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    stage_3_in_axis_data_tdata_i_6
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15]_0 [11]),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_2_out_axis_data_tready),
        .I3(stage_2_out_axis_data_tvalid),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg [11]),
        .O(B[11]));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    stage_3_in_axis_data_tdata_i_7
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15]_0 [10]),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_2_out_axis_data_tready),
        .I3(stage_2_out_axis_data_tvalid),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg [10]),
        .O(B[10]));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    stage_3_in_axis_data_tdata_i_8
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15]_0 [9]),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_2_out_axis_data_tready),
        .I3(stage_2_out_axis_data_tvalid),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg [9]),
        .O(B[9]));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    stage_3_in_axis_data_tdata_i_9
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15]_0 [8]),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_2_out_axis_data_tready),
        .I3(stage_2_out_axis_data_tvalid),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg [8]),
        .O(B[8]));
endmodule

(* ORIG_REF_NAME = "AxisALU" *) 
module KanTop_KanAcceleratorWrapper_0_0_AxisALU__parameterized0
   (int_axis_data_tready,
    local_sdff_axis_data_tlast,
    \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ,
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31]_0 ,
    Q,
    core_clk,
    int_axis_data_tlast,
    int_axis_data_tvalid,
    local_sdff_axis_data_tready,
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 );
  output int_axis_data_tready;
  output [0:0]local_sdff_axis_data_tlast;
  output \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ;
  output [14:0]\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31]_0 ;
  input [0:0]Q;
  input core_clk;
  input int_axis_data_tlast;
  input int_axis_data_tvalid;
  input [0:0]local_sdff_axis_data_tready;
  input [31:0]\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 ;

  wire [0:0]Q;
  wire core_clk;
  wire int_axis_data_tlast;
  wire int_axis_data_tready;
  wire int_axis_data_tvalid;
  wire [0:0]local_sdff_axis_data_tlast;
  wire [0:0]local_sdff_axis_data_tready;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_10__0_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_11__0_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_12__0_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_14__0_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_15__0_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_16__0_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_17__0_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_18__0_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_19__0_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_1_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_20__0_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_21__0_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_22__0_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_4__0_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_5__0_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_6__0_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_7__0_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_9__0_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[17]_i_1_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[18]_i_1_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[19]_i_1_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[20]_i_1_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[20]_i_3__0_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[20]_i_4__0_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[20]_i_5__0_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[20]_i_6__0_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[21]_i_1_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[22]_i_1_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[23]_i_1_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[24]_i_1_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[24]_i_3__0_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[24]_i_4__0_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[24]_i_5__0_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[24]_i_6__0_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[25]_i_1_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[26]_i_1_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[27]_i_1_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[27]_i_3__0_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[27]_i_4__0_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[27]_i_5__0_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[27]_i_6__0_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[29]_i_1_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[30]_i_1__0_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_1__0_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_2_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_4__0_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_5__0_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_6__0_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_7__0_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_13__0_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_13__0_n_1 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_13__0_n_2 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_13__0_n_3 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_2__0_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_2__0_n_1 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_2__0_n_2 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_2__0_n_3 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_2__0_n_4 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_3__0_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_3__0_n_1 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_3__0_n_2 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_3__0_n_3 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_8__0_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_8__0_n_1 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_8__0_n_2 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_8__0_n_3 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[20]_i_2__0_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[20]_i_2__0_n_1 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[20]_i_2__0_n_2 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[20]_i_2__0_n_3 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[20]_i_2__0_n_4 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[20]_i_2__0_n_5 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[20]_i_2__0_n_6 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[20]_i_2__0_n_7 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[24]_i_2__0_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[24]_i_2__0_n_1 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[24]_i_2__0_n_2 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[24]_i_2__0_n_3 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[24]_i_2__0_n_4 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[24]_i_2__0_n_5 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[24]_i_2__0_n_6 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[24]_i_2__0_n_7 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[27]_i_2__0_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[27]_i_2__0_n_1 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[27]_i_2__0_n_2 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[27]_i_2__0_n_3 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[27]_i_2__0_n_5 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[27]_i_2__0_n_6 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[27]_i_2__0_n_7 ;
  wire [14:0]\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31]_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31]_i_3__0_n_2 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31]_i_3__0_n_3 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31]_i_3__0_n_5 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31]_i_3__0_n_6 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31]_i_3__0_n_7 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tlast_reg_i_1__0_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_i_1__4_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ;
  wire \register_genblock[0].skid_buffer_genblock.s_axis_tready_early ;
  wire \register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ;
  wire [31:0]\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[0] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[10] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[11] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[12] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[13] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[14] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[15] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[16] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[17] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[18] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[19] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[1] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[20] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[21] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[22] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[23] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[24] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[25] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[26] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[27] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[28] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[29] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[2] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[30] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[31] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[3] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[4] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[5] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[6] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[7] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[8] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[9] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_i_1__2_n_0 ;
  wire [3:0]\NLW_register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_13__0_O_UNCONNECTED ;
  wire [2:0]\NLW_register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_3__0_O_UNCONNECTED ;
  wire [3:0]\NLW_register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_8__0_O_UNCONNECTED ;
  wire [3:3]\NLW_register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[27]_i_2__0_O_UNCONNECTED ;
  wire [3:2]\NLW_register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31]_i_3__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31]_i_3__0_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFF27DD05FA22D800)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_1 
       (.I0(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_4__0_n_0 ),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [31]),
        .I2(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[31] ),
        .I3(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_2__0_n_4 ),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [16]),
        .I5(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[16] ),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h40447F77)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_10__0 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [11]),
        .I1(int_axis_data_tready),
        .I2(local_sdff_axis_data_tready),
        .I3(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[11] ),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_10__0_n_0 ));
  LUT5 #(
    .INIT(32'h40447F77)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_11__0 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [10]),
        .I1(int_axis_data_tready),
        .I2(local_sdff_axis_data_tready),
        .I3(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[10] ),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_11__0_n_0 ));
  LUT5 #(
    .INIT(32'h40447F77)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_12__0 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [9]),
        .I1(int_axis_data_tready),
        .I2(local_sdff_axis_data_tready),
        .I3(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[9] ),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_12__0_n_0 ));
  LUT5 #(
    .INIT(32'h40447F77)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_14__0 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [8]),
        .I1(int_axis_data_tready),
        .I2(local_sdff_axis_data_tready),
        .I3(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[8] ),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_14__0_n_0 ));
  LUT5 #(
    .INIT(32'h40447F77)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_15__0 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [7]),
        .I1(int_axis_data_tready),
        .I2(local_sdff_axis_data_tready),
        .I3(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[7] ),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_15__0_n_0 ));
  LUT5 #(
    .INIT(32'h40447F77)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_16__0 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [6]),
        .I1(int_axis_data_tready),
        .I2(local_sdff_axis_data_tready),
        .I3(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[6] ),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_16__0_n_0 ));
  LUT5 #(
    .INIT(32'h40447F77)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_17__0 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [5]),
        .I1(int_axis_data_tready),
        .I2(local_sdff_axis_data_tready),
        .I3(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[5] ),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_17__0_n_0 ));
  LUT5 #(
    .INIT(32'h40447F77)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_18__0 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [0]),
        .I1(int_axis_data_tready),
        .I2(local_sdff_axis_data_tready),
        .I3(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[0] ),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_18__0_n_0 ));
  LUT5 #(
    .INIT(32'h40447F77)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_19__0 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [4]),
        .I1(int_axis_data_tready),
        .I2(local_sdff_axis_data_tready),
        .I3(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[4] ),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_19__0_n_0 ));
  LUT5 #(
    .INIT(32'h40447F77)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_20__0 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [3]),
        .I1(int_axis_data_tready),
        .I2(local_sdff_axis_data_tready),
        .I3(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[3] ),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_20__0_n_0 ));
  LUT5 #(
    .INIT(32'h40447F77)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_21__0 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [2]),
        .I1(int_axis_data_tready),
        .I2(local_sdff_axis_data_tready),
        .I3(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[2] ),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_21__0_n_0 ));
  LUT5 #(
    .INIT(32'h40447F77)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_22__0 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [1]),
        .I1(int_axis_data_tready),
        .I2(local_sdff_axis_data_tready),
        .I3(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[1] ),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_22__0_n_0 ));
  LUT5 #(
    .INIT(32'h0455F755)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_4__0 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[16] ),
        .I1(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I2(local_sdff_axis_data_tready),
        .I3(int_axis_data_tready),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [16]),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h40447F77)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_5__0 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [15]),
        .I1(int_axis_data_tready),
        .I2(local_sdff_axis_data_tready),
        .I3(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[15] ),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h40447F77)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_6__0 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [14]),
        .I1(int_axis_data_tready),
        .I2(local_sdff_axis_data_tready),
        .I3(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[14] ),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'h40447F77)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_7__0 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [13]),
        .I1(int_axis_data_tready),
        .I2(local_sdff_axis_data_tready),
        .I3(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[13] ),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'h40447F77)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_9__0 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [12]),
        .I1(int_axis_data_tready),
        .I2(local_sdff_axis_data_tready),
        .I3(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[12] ),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF27DD05FA22D800)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[17]_i_1 
       (.I0(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_4__0_n_0 ),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [31]),
        .I2(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[31] ),
        .I3(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[20]_i_2__0_n_7 ),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [17]),
        .I5(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[17] ),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF27DD05FA22D800)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[18]_i_1 
       (.I0(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_4__0_n_0 ),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [31]),
        .I2(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[31] ),
        .I3(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[20]_i_2__0_n_6 ),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [18]),
        .I5(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[18] ),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF27DD05FA22D800)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[19]_i_1 
       (.I0(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_4__0_n_0 ),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [31]),
        .I2(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[31] ),
        .I3(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[20]_i_2__0_n_5 ),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [19]),
        .I5(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[19] ),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF27DD05FA22D800)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[20]_i_1 
       (.I0(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_4__0_n_0 ),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [31]),
        .I2(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[31] ),
        .I3(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[20]_i_2__0_n_4 ),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [20]),
        .I5(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[20] ),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0455F755)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[20]_i_3__0 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[20] ),
        .I1(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I2(local_sdff_axis_data_tready),
        .I3(int_axis_data_tready),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [20]),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[20]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h0455F755)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[20]_i_4__0 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[19] ),
        .I1(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I2(local_sdff_axis_data_tready),
        .I3(int_axis_data_tready),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [19]),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[20]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h0455F755)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[20]_i_5__0 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[18] ),
        .I1(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I2(local_sdff_axis_data_tready),
        .I3(int_axis_data_tready),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [18]),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[20]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h0455F755)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[20]_i_6__0 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[17] ),
        .I1(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I2(local_sdff_axis_data_tready),
        .I3(int_axis_data_tready),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [17]),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[20]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF27DD05FA22D800)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[21]_i_1 
       (.I0(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_4__0_n_0 ),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [31]),
        .I2(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[31] ),
        .I3(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[24]_i_2__0_n_7 ),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [21]),
        .I5(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[21] ),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF27DD05FA22D800)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[22]_i_1 
       (.I0(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_4__0_n_0 ),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [31]),
        .I2(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[31] ),
        .I3(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[24]_i_2__0_n_6 ),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [22]),
        .I5(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[22] ),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF27DD05FA22D800)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[23]_i_1 
       (.I0(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_4__0_n_0 ),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [31]),
        .I2(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[31] ),
        .I3(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[24]_i_2__0_n_5 ),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [23]),
        .I5(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[23] ),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF27DD05FA22D800)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[24]_i_1 
       (.I0(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_4__0_n_0 ),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [31]),
        .I2(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[31] ),
        .I3(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[24]_i_2__0_n_4 ),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [24]),
        .I5(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[24] ),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0455F755)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[24]_i_3__0 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[24] ),
        .I1(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I2(local_sdff_axis_data_tready),
        .I3(int_axis_data_tready),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [24]),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[24]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h0455F755)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[24]_i_4__0 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[23] ),
        .I1(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I2(local_sdff_axis_data_tready),
        .I3(int_axis_data_tready),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [23]),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[24]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h0455F755)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[24]_i_5__0 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[22] ),
        .I1(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I2(local_sdff_axis_data_tready),
        .I3(int_axis_data_tready),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [22]),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[24]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h0455F755)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[24]_i_6__0 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[21] ),
        .I1(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I2(local_sdff_axis_data_tready),
        .I3(int_axis_data_tready),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [21]),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[24]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF27DD05FA22D800)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[25]_i_1 
       (.I0(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_4__0_n_0 ),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [31]),
        .I2(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[31] ),
        .I3(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[27]_i_2__0_n_7 ),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [25]),
        .I5(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[25] ),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF27DD05FA22D800)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[26]_i_1 
       (.I0(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_4__0_n_0 ),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [31]),
        .I2(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[31] ),
        .I3(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[27]_i_2__0_n_6 ),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [26]),
        .I5(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[26] ),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF27DD05FA22D800)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[27]_i_1 
       (.I0(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_4__0_n_0 ),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [31]),
        .I2(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[31] ),
        .I3(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[27]_i_2__0_n_5 ),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [27]),
        .I5(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[27] ),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h40447F77)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[27]_i_3__0 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [28]),
        .I1(int_axis_data_tready),
        .I2(local_sdff_axis_data_tready),
        .I3(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[28] ),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[27]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h0455F755)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[27]_i_4__0 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[27] ),
        .I1(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I2(local_sdff_axis_data_tready),
        .I3(int_axis_data_tready),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [27]),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[27]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h0455F755)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[27]_i_5__0 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[26] ),
        .I1(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I2(local_sdff_axis_data_tready),
        .I3(int_axis_data_tready),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [26]),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[27]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h0455F755)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[27]_i_6__0 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[25] ),
        .I1(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I2(local_sdff_axis_data_tready),
        .I3(int_axis_data_tready),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [25]),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[27]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF27DD05FA22D800)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[29]_i_1 
       (.I0(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_4__0_n_0 ),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [31]),
        .I2(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[31] ),
        .I3(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31]_i_3__0_n_7 ),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [29]),
        .I5(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[29] ),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[30]_i_1__0 
       (.I0(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31]_i_3__0_n_6 ),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [30]),
        .I2(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_4__0_n_0 ),
        .I3(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[30] ),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [31]),
        .I5(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[31] ),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[30]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hDC)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_1__0 
       (.I0(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I1(local_sdff_axis_data_tready),
        .I2(int_axis_data_tready),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hA280)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_2 
       (.I0(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31]_i_3__0_n_5 ),
        .I1(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_4__0_n_0 ),
        .I2(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [31]),
        .I3(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[31] ),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_4__0 
       (.I0(int_axis_data_tready),
        .I1(local_sdff_axis_data_tready),
        .I2(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h0455F755)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_5__0 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[31] ),
        .I1(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I2(local_sdff_axis_data_tready),
        .I3(int_axis_data_tready),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [31]),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h0455F755)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_6__0 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[30] ),
        .I1(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I2(local_sdff_axis_data_tready),
        .I3(int_axis_data_tready),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [30]),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'h0455F755)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_7__0 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[29] ),
        .I1(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I2(local_sdff_axis_data_tready),
        .I3(int_axis_data_tready),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [29]),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_7__0_n_0 ));
  FDRE \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_1__0_n_0 ),
        .D(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_1_n_0 ),
        .Q(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31]_0 [0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_13__0 
       (.CI(1'b0),
        .CO({\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_13__0_n_0 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_13__0_n_1 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_13__0_n_2 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_13__0_n_3 }),
        .CYINIT(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_18__0_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_13__0_O_UNCONNECTED [3:0]),
        .S({\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_19__0_n_0 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_20__0_n_0 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_21__0_n_0 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_22__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_2__0 
       (.CI(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_3__0_n_0 ),
        .CO({\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_2__0_n_0 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_2__0_n_1 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_2__0_n_2 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_2__0_n_4 ,\NLW_register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_2__0_O_UNCONNECTED [2:0]}),
        .S({\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_4__0_n_0 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_5__0_n_0 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_6__0_n_0 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_7__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_3__0 
       (.CI(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_8__0_n_0 ),
        .CO({\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_3__0_n_0 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_3__0_n_1 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_3__0_n_2 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_3__0_O_UNCONNECTED [3:0]),
        .S({\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_9__0_n_0 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_10__0_n_0 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_11__0_n_0 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_12__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_8__0 
       (.CI(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_13__0_n_0 ),
        .CO({\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_8__0_n_0 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_8__0_n_1 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_8__0_n_2 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_8__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_8__0_O_UNCONNECTED [3:0]),
        .S({\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_14__0_n_0 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_15__0_n_0 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_16__0_n_0 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_17__0_n_0 }));
  FDRE \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[17] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_1__0_n_0 ),
        .D(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[17]_i_1_n_0 ),
        .Q(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[18] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_1__0_n_0 ),
        .D(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[18]_i_1_n_0 ),
        .Q(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[19] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_1__0_n_0 ),
        .D(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[19]_i_1_n_0 ),
        .Q(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[20] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_1__0_n_0 ),
        .D(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[20]_i_1_n_0 ),
        .Q(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31]_0 [4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[20]_i_2__0 
       (.CI(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_2__0_n_0 ),
        .CO({\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[20]_i_2__0_n_0 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[20]_i_2__0_n_1 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[20]_i_2__0_n_2 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[20]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[20]_i_2__0_n_4 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[20]_i_2__0_n_5 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[20]_i_2__0_n_6 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[20]_i_2__0_n_7 }),
        .S({\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[20]_i_3__0_n_0 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[20]_i_4__0_n_0 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[20]_i_5__0_n_0 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[20]_i_6__0_n_0 }));
  FDRE \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[21] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_1__0_n_0 ),
        .D(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[21]_i_1_n_0 ),
        .Q(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[22] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_1__0_n_0 ),
        .D(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[22]_i_1_n_0 ),
        .Q(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[23] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_1__0_n_0 ),
        .D(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[23]_i_1_n_0 ),
        .Q(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[24] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_1__0_n_0 ),
        .D(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[24]_i_1_n_0 ),
        .Q(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31]_0 [8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[24]_i_2__0 
       (.CI(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[20]_i_2__0_n_0 ),
        .CO({\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[24]_i_2__0_n_0 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[24]_i_2__0_n_1 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[24]_i_2__0_n_2 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[24]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[24]_i_2__0_n_4 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[24]_i_2__0_n_5 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[24]_i_2__0_n_6 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[24]_i_2__0_n_7 }),
        .S({\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[24]_i_3__0_n_0 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[24]_i_4__0_n_0 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[24]_i_5__0_n_0 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[24]_i_6__0_n_0 }));
  FDRE \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[25] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_1__0_n_0 ),
        .D(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[25]_i_1_n_0 ),
        .Q(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31]_0 [9]),
        .R(1'b0));
  FDRE \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[26] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_1__0_n_0 ),
        .D(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[26]_i_1_n_0 ),
        .Q(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[27] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_1__0_n_0 ),
        .D(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[27]_i_1_n_0 ),
        .Q(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31]_0 [11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[27]_i_2__0 
       (.CI(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[24]_i_2__0_n_0 ),
        .CO({\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[27]_i_2__0_n_0 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[27]_i_2__0_n_1 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[27]_i_2__0_n_2 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[27]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[27]_i_2__0_O_UNCONNECTED [3],\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[27]_i_2__0_n_5 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[27]_i_2__0_n_6 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[27]_i_2__0_n_7 }),
        .S({\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[27]_i_3__0_n_0 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[27]_i_4__0_n_0 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[27]_i_5__0_n_0 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[27]_i_6__0_n_0 }));
  FDRE \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[29] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_1__0_n_0 ),
        .D(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[29]_i_1_n_0 ),
        .Q(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[30] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_1__0_n_0 ),
        .D(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[30]_i_1__0_n_0 ),
        .Q(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_1__0_n_0 ),
        .D(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_2_n_0 ),
        .Q(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31]_0 [14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31]_i_3__0 
       (.CI(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[27]_i_2__0_n_0 ),
        .CO({\NLW_register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31]_i_3__0_CO_UNCONNECTED [3:2],\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31]_i_3__0_n_2 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31]_i_3__0_O_UNCONNECTED [3],\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31]_i_3__0_n_5 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31]_i_3__0_n_6 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31]_i_3__0_n_7 }),
        .S({1'b0,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_5__0_n_0 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_6__0_n_0 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_7__0_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tlast_reg_i_1__0 
       (.I0(int_axis_data_tlast),
        .I1(int_axis_data_tready),
        .I2(local_sdff_axis_data_tready),
        .I3(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg ),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tlast_reg_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tlast_reg_reg 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_1__0_n_0 ),
        .D(\register_genblock[0].skid_buffer_genblock.m_axis_tlast_reg_i_1__0_n_0 ),
        .Q(local_sdff_axis_data_tlast),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT5 #(
    .INIT(32'hAAFACCF0)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_i_1__4 
       (.I0(int_axis_data_tvalid),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg ),
        .I2(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I3(local_sdff_axis_data_tready),
        .I4(int_axis_data_tready),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg 
       (.C(core_clk),
        .CE(1'b1),
        .D(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_i_1__4_n_0 ),
        .Q(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .R(Q));
  LUT4 #(
    .INIT(16'hABBB)) 
    \register_genblock[0].skid_buffer_genblock.s_axis_tready_reg_i_1__3 
       (.I0(local_sdff_axis_data_tready),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg ),
        .I2(int_axis_data_tvalid),
        .I3(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .O(\register_genblock[0].skid_buffer_genblock.s_axis_tready_early ));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.s_axis_tready_reg_reg 
       (.C(core_clk),
        .CE(1'b1),
        .D(\register_genblock[0].skid_buffer_genblock.s_axis_tready_early ),
        .Q(int_axis_data_tready),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[0] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [0]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[10] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [10]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[11] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [11]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[12] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [12]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[13] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [13]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[14] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [14]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [15]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[16] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [16]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[17] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [17]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[18] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [18]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[19] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [19]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[1] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [1]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[20] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [20]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[21] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [21]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[22] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [22]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[23] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [23]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[24] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [24]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[25] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [25]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[26] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [26]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[27] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [27]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[28] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [28]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[29] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [29]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[2] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [2]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[30] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [30]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [31]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[3] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [3]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[4] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [4]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[5] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [5]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[6] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [6]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[7] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [7]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[8] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [8]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[9] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [9]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h20)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg_i_1__2 
       (.I0(int_axis_data_tready),
        .I1(local_sdff_axis_data_tready),
        .I2(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .O(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg_reg 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(int_axis_data_tlast),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT5 #(
    .INIT(32'hFB0F0800)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_i_1__2 
       (.I0(int_axis_data_tvalid),
        .I1(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I2(local_sdff_axis_data_tready),
        .I3(int_axis_data_tready),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg ),
        .O(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_reg 
       (.C(core_clk),
        .CE(1'b1),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_i_1__2_n_0 ),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg ),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "AxisALU" *) 
module KanTop_KanAcceleratorWrapper_0_0_AxisALU__parameterized0_44
   (int_axis_data_tready,
    local_sdff_axis_data_tlast,
    \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ,
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31]_0 ,
    Q,
    core_clk,
    int_axis_data_tlast,
    int_axis_data_tvalid,
    local_sdff_axis_data_tready,
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 );
  output int_axis_data_tready;
  output [0:0]local_sdff_axis_data_tlast;
  output \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ;
  output [14:0]\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31]_0 ;
  input [0:0]Q;
  input core_clk;
  input int_axis_data_tlast;
  input int_axis_data_tvalid;
  input [0:0]local_sdff_axis_data_tready;
  input [31:0]\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 ;

  wire [0:0]Q;
  wire core_clk;
  wire int_axis_data_tlast;
  wire int_axis_data_tready;
  wire int_axis_data_tvalid;
  wire [0:0]local_sdff_axis_data_tlast;
  wire [0:0]local_sdff_axis_data_tready;
  wire [31:16]p_0_in;
  wire [31:16]\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg1 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_10_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_11_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_12_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_14_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_15_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_16_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_17_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_18_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_19_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_20_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_21_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_22_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_4_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_5_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_6_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_7_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_9_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[20]_i_3_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[20]_i_4_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[20]_i_5_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[20]_i_6_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[24]_i_3_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[24]_i_4_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[24]_i_5_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[24]_i_6_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[27]_i_3_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[27]_i_4_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[27]_i_5_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[27]_i_6_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_1_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_4_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_5_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_6_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_7_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_13_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_13_n_1 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_13_n_2 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_13_n_3 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_2_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_2_n_1 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_2_n_2 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_2_n_3 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_3_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_3_n_1 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_3_n_2 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_3_n_3 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_8_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_8_n_1 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_8_n_2 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_8_n_3 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[20]_i_2_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[20]_i_2_n_1 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[20]_i_2_n_2 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[20]_i_2_n_3 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[24]_i_2_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[24]_i_2_n_1 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[24]_i_2_n_2 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[24]_i_2_n_3 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[27]_i_2_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[27]_i_2_n_1 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[27]_i_2_n_2 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[27]_i_2_n_3 ;
  wire [14:0]\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31]_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31]_i_3_n_2 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31]_i_3_n_3 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tlast_reg_i_1_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_i_1__3_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ;
  wire \register_genblock[0].skid_buffer_genblock.s_axis_tready_early ;
  wire \register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ;
  wire [31:0]\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[0] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[10] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[11] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[12] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[13] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[14] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[15] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[16] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[17] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[18] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[19] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[1] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[20] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[21] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[22] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[23] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[24] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[25] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[26] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[27] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[28] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[29] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[2] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[30] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[31] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[3] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[4] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[5] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[6] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[7] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[8] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[9] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_i_1__0_n_0 ;
  wire [3:0]\NLW_register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_13_O_UNCONNECTED ;
  wire [2:0]\NLW_register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_8_O_UNCONNECTED ;
  wire [3:3]\NLW_register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[27]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31]_i_3_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'h40447F77)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_10 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [11]),
        .I1(int_axis_data_tready),
        .I2(local_sdff_axis_data_tready),
        .I3(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[11] ),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h40447F77)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_11 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [10]),
        .I1(int_axis_data_tready),
        .I2(local_sdff_axis_data_tready),
        .I3(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[10] ),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h40447F77)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_12 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [9]),
        .I1(int_axis_data_tready),
        .I2(local_sdff_axis_data_tready),
        .I3(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[9] ),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h40447F77)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_14 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [8]),
        .I1(int_axis_data_tready),
        .I2(local_sdff_axis_data_tready),
        .I3(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[8] ),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h40447F77)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_15 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [7]),
        .I1(int_axis_data_tready),
        .I2(local_sdff_axis_data_tready),
        .I3(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[7] ),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h40447F77)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_16 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [6]),
        .I1(int_axis_data_tready),
        .I2(local_sdff_axis_data_tready),
        .I3(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[6] ),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h40447F77)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_17 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [5]),
        .I1(int_axis_data_tready),
        .I2(local_sdff_axis_data_tready),
        .I3(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[5] ),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h40447F77)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_18 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [0]),
        .I1(int_axis_data_tready),
        .I2(local_sdff_axis_data_tready),
        .I3(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[0] ),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h40447F77)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_19 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [4]),
        .I1(int_axis_data_tready),
        .I2(local_sdff_axis_data_tready),
        .I3(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[4] ),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFF27DD05FA22D800)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_1__0 
       (.I0(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_4_n_0 ),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [31]),
        .I2(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[31] ),
        .I3(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg1 [16]),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [16]),
        .I5(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[16] ),
        .O(p_0_in[16]));
  LUT5 #(
    .INIT(32'h40447F77)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_20 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [3]),
        .I1(int_axis_data_tready),
        .I2(local_sdff_axis_data_tready),
        .I3(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[3] ),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h40447F77)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_21 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [2]),
        .I1(int_axis_data_tready),
        .I2(local_sdff_axis_data_tready),
        .I3(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[2] ),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h40447F77)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_22 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [1]),
        .I1(int_axis_data_tready),
        .I2(local_sdff_axis_data_tready),
        .I3(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[1] ),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'h0455F755)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_4 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[16] ),
        .I1(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I2(local_sdff_axis_data_tready),
        .I3(int_axis_data_tready),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [16]),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h40447F77)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_5 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [15]),
        .I1(int_axis_data_tready),
        .I2(local_sdff_axis_data_tready),
        .I3(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[15] ),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h40447F77)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_6 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [14]),
        .I1(int_axis_data_tready),
        .I2(local_sdff_axis_data_tready),
        .I3(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[14] ),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h40447F77)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_7 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [13]),
        .I1(int_axis_data_tready),
        .I2(local_sdff_axis_data_tready),
        .I3(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[13] ),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h40447F77)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_9 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [12]),
        .I1(int_axis_data_tready),
        .I2(local_sdff_axis_data_tready),
        .I3(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[12] ),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFF27DD05FA22D800)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[17]_i_1__0 
       (.I0(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_4_n_0 ),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [31]),
        .I2(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[31] ),
        .I3(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg1 [17]),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [17]),
        .I5(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[17] ),
        .O(p_0_in[17]));
  LUT6 #(
    .INIT(64'hFF27DD05FA22D800)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[18]_i_1__0 
       (.I0(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_4_n_0 ),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [31]),
        .I2(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[31] ),
        .I3(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg1 [18]),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [18]),
        .I5(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[18] ),
        .O(p_0_in[18]));
  LUT6 #(
    .INIT(64'hFF27DD05FA22D800)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[19]_i_1__0 
       (.I0(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_4_n_0 ),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [31]),
        .I2(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[31] ),
        .I3(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg1 [19]),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [19]),
        .I5(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[19] ),
        .O(p_0_in[19]));
  LUT6 #(
    .INIT(64'hFF27DD05FA22D800)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[20]_i_1__0 
       (.I0(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_4_n_0 ),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [31]),
        .I2(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[31] ),
        .I3(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg1 [20]),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [20]),
        .I5(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[20] ),
        .O(p_0_in[20]));
  LUT5 #(
    .INIT(32'h0455F755)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[20]_i_3 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[20] ),
        .I1(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I2(local_sdff_axis_data_tready),
        .I3(int_axis_data_tready),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [20]),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[20]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0455F755)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[20]_i_4 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[19] ),
        .I1(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I2(local_sdff_axis_data_tready),
        .I3(int_axis_data_tready),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [19]),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[20]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h0455F755)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[20]_i_5 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[18] ),
        .I1(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I2(local_sdff_axis_data_tready),
        .I3(int_axis_data_tready),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [18]),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[20]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0455F755)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[20]_i_6 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[17] ),
        .I1(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I2(local_sdff_axis_data_tready),
        .I3(int_axis_data_tready),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [17]),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFF27DD05FA22D800)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[21]_i_1__0 
       (.I0(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_4_n_0 ),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [31]),
        .I2(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[31] ),
        .I3(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg1 [21]),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [21]),
        .I5(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[21] ),
        .O(p_0_in[21]));
  LUT6 #(
    .INIT(64'hFF27DD05FA22D800)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[22]_i_1__0 
       (.I0(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_4_n_0 ),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [31]),
        .I2(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[31] ),
        .I3(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg1 [22]),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [22]),
        .I5(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[22] ),
        .O(p_0_in[22]));
  LUT6 #(
    .INIT(64'hFF27DD05FA22D800)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[23]_i_1__0 
       (.I0(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_4_n_0 ),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [31]),
        .I2(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[31] ),
        .I3(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg1 [23]),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [23]),
        .I5(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[23] ),
        .O(p_0_in[23]));
  LUT6 #(
    .INIT(64'hFF27DD05FA22D800)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[24]_i_1__0 
       (.I0(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_4_n_0 ),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [31]),
        .I2(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[31] ),
        .I3(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg1 [24]),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [24]),
        .I5(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[24] ),
        .O(p_0_in[24]));
  LUT5 #(
    .INIT(32'h0455F755)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[24]_i_3 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[24] ),
        .I1(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I2(local_sdff_axis_data_tready),
        .I3(int_axis_data_tready),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [24]),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[24]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0455F755)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[24]_i_4 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[23] ),
        .I1(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I2(local_sdff_axis_data_tready),
        .I3(int_axis_data_tready),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [23]),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[24]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h0455F755)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[24]_i_5 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[22] ),
        .I1(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I2(local_sdff_axis_data_tready),
        .I3(int_axis_data_tready),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [22]),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[24]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0455F755)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[24]_i_6 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[21] ),
        .I1(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I2(local_sdff_axis_data_tready),
        .I3(int_axis_data_tready),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [21]),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFF27DD05FA22D800)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[25]_i_1__0 
       (.I0(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_4_n_0 ),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [31]),
        .I2(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[31] ),
        .I3(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg1 [25]),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [25]),
        .I5(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[25] ),
        .O(p_0_in[25]));
  LUT6 #(
    .INIT(64'hFF27DD05FA22D800)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[26]_i_1__0 
       (.I0(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_4_n_0 ),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [31]),
        .I2(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[31] ),
        .I3(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg1 [26]),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [26]),
        .I5(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[26] ),
        .O(p_0_in[26]));
  LUT6 #(
    .INIT(64'hFF27DD05FA22D800)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[27]_i_1__0 
       (.I0(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_4_n_0 ),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [31]),
        .I2(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[31] ),
        .I3(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg1 [27]),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [27]),
        .I5(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[27] ),
        .O(p_0_in[27]));
  LUT5 #(
    .INIT(32'h40447F77)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[27]_i_3 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [28]),
        .I1(int_axis_data_tready),
        .I2(local_sdff_axis_data_tready),
        .I3(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[28] ),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[27]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0455F755)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[27]_i_4 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[27] ),
        .I1(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I2(local_sdff_axis_data_tready),
        .I3(int_axis_data_tready),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [27]),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[27]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h0455F755)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[27]_i_5 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[26] ),
        .I1(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I2(local_sdff_axis_data_tready),
        .I3(int_axis_data_tready),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [26]),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[27]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0455F755)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[27]_i_6 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[25] ),
        .I1(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I2(local_sdff_axis_data_tready),
        .I3(int_axis_data_tready),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [25]),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFF27DD05FA22D800)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[29]_i_1__0 
       (.I0(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_4_n_0 ),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [31]),
        .I2(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[31] ),
        .I3(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg1 [29]),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [29]),
        .I5(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[29] ),
        .O(p_0_in[29]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[30]_i_1 
       (.I0(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg1 [30]),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [30]),
        .I2(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_4_n_0 ),
        .I3(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[30] ),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [31]),
        .I5(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[31] ),
        .O(p_0_in[30]));
  LUT3 #(
    .INIT(8'hDC)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_1 
       (.I0(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I1(local_sdff_axis_data_tready),
        .I2(int_axis_data_tready),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hA280)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_2__0 
       (.I0(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg1 [31]),
        .I1(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_4_n_0 ),
        .I2(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [31]),
        .I3(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[31] ),
        .O(p_0_in[31]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_4 
       (.I0(int_axis_data_tready),
        .I1(local_sdff_axis_data_tready),
        .I2(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h0455F755)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_5 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[31] ),
        .I1(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I2(local_sdff_axis_data_tready),
        .I3(int_axis_data_tready),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [31]),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0455F755)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_6 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[30] ),
        .I1(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I2(local_sdff_axis_data_tready),
        .I3(int_axis_data_tready),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [30]),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0455F755)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_7 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[29] ),
        .I1(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I2(local_sdff_axis_data_tready),
        .I3(int_axis_data_tready),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [29]),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_7_n_0 ));
  FDRE \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_1_n_0 ),
        .D(p_0_in[16]),
        .Q(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31]_0 [0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_13 
       (.CI(1'b0),
        .CO({\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_13_n_0 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_13_n_1 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_13_n_2 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_13_n_3 }),
        .CYINIT(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_18_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_13_O_UNCONNECTED [3:0]),
        .S({\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_19_n_0 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_20_n_0 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_21_n_0 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_22_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_2 
       (.CI(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_3_n_0 ),
        .CO({\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_2_n_0 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_2_n_1 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_2_n_2 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg1 [16],\NLW_register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_2_O_UNCONNECTED [2:0]}),
        .S({\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_4_n_0 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_5_n_0 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_6_n_0 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_3 
       (.CI(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_8_n_0 ),
        .CO({\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_3_n_0 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_3_n_1 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_3_n_2 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_3_O_UNCONNECTED [3:0]),
        .S({\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_9_n_0 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_10_n_0 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_11_n_0 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_12_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_8 
       (.CI(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_13_n_0 ),
        .CO({\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_8_n_0 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_8_n_1 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_8_n_2 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_8_O_UNCONNECTED [3:0]),
        .S({\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_14_n_0 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_15_n_0 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_16_n_0 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[16]_i_17_n_0 }));
  FDRE \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[17] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_1_n_0 ),
        .D(p_0_in[17]),
        .Q(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[18] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_1_n_0 ),
        .D(p_0_in[18]),
        .Q(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[19] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_1_n_0 ),
        .D(p_0_in[19]),
        .Q(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[20] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_1_n_0 ),
        .D(p_0_in[20]),
        .Q(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31]_0 [4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[20]_i_2 
       (.CI(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[16]_i_2_n_0 ),
        .CO({\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[20]_i_2_n_0 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[20]_i_2_n_1 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[20]_i_2_n_2 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg1 [20:17]),
        .S({\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[20]_i_3_n_0 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[20]_i_4_n_0 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[20]_i_5_n_0 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[20]_i_6_n_0 }));
  FDRE \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[21] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_1_n_0 ),
        .D(p_0_in[21]),
        .Q(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[22] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_1_n_0 ),
        .D(p_0_in[22]),
        .Q(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[23] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_1_n_0 ),
        .D(p_0_in[23]),
        .Q(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[24] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_1_n_0 ),
        .D(p_0_in[24]),
        .Q(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31]_0 [8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[24]_i_2 
       (.CI(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[20]_i_2_n_0 ),
        .CO({\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[24]_i_2_n_0 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[24]_i_2_n_1 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[24]_i_2_n_2 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg1 [24:21]),
        .S({\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[24]_i_3_n_0 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[24]_i_4_n_0 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[24]_i_5_n_0 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[24]_i_6_n_0 }));
  FDRE \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[25] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_1_n_0 ),
        .D(p_0_in[25]),
        .Q(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31]_0 [9]),
        .R(1'b0));
  FDRE \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[26] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_1_n_0 ),
        .D(p_0_in[26]),
        .Q(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[27] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_1_n_0 ),
        .D(p_0_in[27]),
        .Q(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31]_0 [11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[27]_i_2 
       (.CI(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[24]_i_2_n_0 ),
        .CO({\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[27]_i_2_n_0 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[27]_i_2_n_1 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[27]_i_2_n_2 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[27]_i_2_O_UNCONNECTED [3],\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg1 [27:25]}),
        .S({\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[27]_i_3_n_0 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[27]_i_4_n_0 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[27]_i_5_n_0 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[27]_i_6_n_0 }));
  FDRE \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[29] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_1_n_0 ),
        .D(p_0_in[29]),
        .Q(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[30] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_1_n_0 ),
        .D(p_0_in[30]),
        .Q(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_1_n_0 ),
        .D(p_0_in[31]),
        .Q(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31]_0 [14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31]_i_3 
       (.CI(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[27]_i_2_n_0 ),
        .CO({\NLW_register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31]_i_3_CO_UNCONNECTED [3:2],\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31]_i_3_n_2 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31]_i_3_O_UNCONNECTED [3],\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg1 [31:29]}),
        .S({1'b0,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_5_n_0 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_6_n_0 ,\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_7_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tlast_reg_i_1 
       (.I0(int_axis_data_tlast),
        .I1(int_axis_data_tready),
        .I2(local_sdff_axis_data_tready),
        .I3(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg ),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tlast_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tlast_reg_reg 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[31]_i_1_n_0 ),
        .D(\register_genblock[0].skid_buffer_genblock.m_axis_tlast_reg_i_1_n_0 ),
        .Q(local_sdff_axis_data_tlast),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT5 #(
    .INIT(32'hAAFACCF0)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_i_1__3 
       (.I0(int_axis_data_tvalid),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg ),
        .I2(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I3(local_sdff_axis_data_tready),
        .I4(int_axis_data_tready),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg 
       (.C(core_clk),
        .CE(1'b1),
        .D(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_i_1__3_n_0 ),
        .Q(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .R(Q));
  LUT4 #(
    .INIT(16'hABBB)) 
    \register_genblock[0].skid_buffer_genblock.s_axis_tready_reg_i_1__2 
       (.I0(local_sdff_axis_data_tready),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg ),
        .I2(int_axis_data_tvalid),
        .I3(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .O(\register_genblock[0].skid_buffer_genblock.s_axis_tready_early ));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.s_axis_tready_reg_reg 
       (.C(core_clk),
        .CE(1'b1),
        .D(\register_genblock[0].skid_buffer_genblock.s_axis_tready_early ),
        .Q(int_axis_data_tready),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[0] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [0]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[10] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [10]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[11] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [11]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[12] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [12]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[13] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [13]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[14] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [14]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [15]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[16] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [16]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[17] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [17]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[18] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [18]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[19] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [19]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[1] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [1]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[20] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [20]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[21] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [21]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[22] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [22]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[23] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [23]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[24] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [24]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[25] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [25]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[26] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [26]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[27] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [27]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[28] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [28]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[29] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [29]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[2] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [2]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[30] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [30]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [31]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[3] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [3]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[4] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [4]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[5] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [5]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[6] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [6]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[7] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [7]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[8] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [8]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[9] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 [9]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg_n_0_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h20)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg_i_1__0 
       (.I0(int_axis_data_tready),
        .I1(local_sdff_axis_data_tready),
        .I2(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .O(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg_reg 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(int_axis_data_tlast),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT5 #(
    .INIT(32'hFB0F0800)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_i_1__0 
       (.I0(int_axis_data_tvalid),
        .I1(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I2(local_sdff_axis_data_tready),
        .I3(int_axis_data_tready),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg ),
        .O(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_reg 
       (.C(core_clk),
        .CE(1'b1),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_i_1__0_n_0 ),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg ),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "AxisClamp" *) 
module KanTop_KanAcceleratorWrapper_0_0_AxisClamp
   (local_sdff_axis_data_tready,
    sdff_axis_data_tvalid,
    sdff_axis_data_tlast,
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[11]_0 ,
    \register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg_reg[11]_0 ,
    Q,
    core_clk,
    local_sdff_axis_data_tlast,
    local_sdff_axis_data_tvalid,
    sdff_axis_data_tready,
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[31]_0 ,
    \register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[31]_0 );
  output [1:0]local_sdff_axis_data_tready;
  output [1:0]sdff_axis_data_tvalid;
  output [1:0]sdff_axis_data_tlast;
  output [11:0]\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[11]_0 ;
  output [11:0]\register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg_reg[11]_0 ;
  input [0:0]Q;
  input core_clk;
  input [1:0]local_sdff_axis_data_tlast;
  input [1:0]local_sdff_axis_data_tvalid;
  input [1:0]sdff_axis_data_tready;
  input [14:0]\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[31]_0 ;
  input [14:0]\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[31]_0 ;

  wire [0:0]Q;
  wire core_clk;
  wire [1:0]local_sdff_axis_data_tlast;
  wire [1:0]local_sdff_axis_data_tready;
  wire [1:0]local_sdff_axis_data_tvalid;
  wire [11:0]p_2_in;
  wire [27:16]\register_genblock[0].din_i0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[11]_i_1_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[11]_i_2_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[11]_i_4_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[11]_i_5_n_0 ;
  wire [11:0]\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[11]_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tlast_reg_i_1__4_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_i_1__1_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.s_axis_tready_early ;
  wire \register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ;
  wire [31:16]\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg ;
  wire [14:0]\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[31]_0 ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_i_1__3_n_0 ;
  wire \register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg[11]_i_1_n_0 ;
  wire \register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg[11]_i_2_n_0 ;
  wire \register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg[11]_i_4_n_0 ;
  wire \register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg[11]_i_5_n_0 ;
  wire [11:0]\register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg_reg[11]_0 ;
  wire \register_genblock[1].skid_buffer_genblock.m_axis_tlast_reg_i_1__0_n_0 ;
  wire \register_genblock[1].skid_buffer_genblock.m_axis_tvalid_reg_i_1_n_0 ;
  wire \register_genblock[1].skid_buffer_genblock.s_axis_tready_early ;
  wire \register_genblock[1].skid_buffer_genblock.store_axis_input_to_temp ;
  wire [31:16]\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg ;
  wire [14:0]\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[31]_0 ;
  wire \register_genblock[1].skid_buffer_genblock.temp_m_axis_tlast_reg ;
  wire \register_genblock[1].skid_buffer_genblock.temp_m_axis_tvalid_reg ;
  wire \register_genblock[1].skid_buffer_genblock.temp_m_axis_tvalid_reg_i_1_n_0 ;
  wire [1:0]sdff_axis_data_tlast;
  wire [1:0]sdff_axis_data_tready;
  wire [1:0]sdff_axis_data_tvalid;

  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[0]_i_1 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[31]_0 [0]),
        .I1(local_sdff_axis_data_tready[0]),
        .I2(sdff_axis_data_tready[0]),
        .I3(sdff_axis_data_tvalid[0]),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg [16]),
        .O(\register_genblock[0].din_i0 [16]));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[10]_i_1 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[31]_0 [10]),
        .I1(local_sdff_axis_data_tready[0]),
        .I2(sdff_axis_data_tready[0]),
        .I3(sdff_axis_data_tvalid[0]),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg [26]),
        .O(\register_genblock[0].din_i0 [26]));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A2A202)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[11]_i_1 
       (.I0(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[11]_i_2_n_0 ),
        .I1(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[11]_i_4_n_0 ),
        .I2(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[11]_i_5_n_0 ),
        .I3(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[31]_0 [12]),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[31]_0 [13]),
        .I5(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[31]_0 [14]),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[11]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hDC)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[11]_i_2 
       (.I0(sdff_axis_data_tvalid[0]),
        .I1(sdff_axis_data_tready[0]),
        .I2(local_sdff_axis_data_tready[0]),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[11]_i_3 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[31]_0 [11]),
        .I1(local_sdff_axis_data_tready[0]),
        .I2(sdff_axis_data_tready[0]),
        .I3(sdff_axis_data_tvalid[0]),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg [27]),
        .O(\register_genblock[0].din_i0 [27]));
  LUT3 #(
    .INIT(8'h01)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[11]_i_4 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg [31]),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg [30]),
        .I2(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg [29]),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[11]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[11]_i_5 
       (.I0(local_sdff_axis_data_tready[0]),
        .I1(sdff_axis_data_tready[0]),
        .I2(sdff_axis_data_tvalid[0]),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[11]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[1]_i_1 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[31]_0 [1]),
        .I1(local_sdff_axis_data_tready[0]),
        .I2(sdff_axis_data_tready[0]),
        .I3(sdff_axis_data_tvalid[0]),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg [17]),
        .O(\register_genblock[0].din_i0 [17]));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[2]_i_1 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[31]_0 [2]),
        .I1(local_sdff_axis_data_tready[0]),
        .I2(sdff_axis_data_tready[0]),
        .I3(sdff_axis_data_tvalid[0]),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg [18]),
        .O(\register_genblock[0].din_i0 [18]));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[3]_i_1 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[31]_0 [3]),
        .I1(local_sdff_axis_data_tready[0]),
        .I2(sdff_axis_data_tready[0]),
        .I3(sdff_axis_data_tvalid[0]),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg [19]),
        .O(\register_genblock[0].din_i0 [19]));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[4]_i_1 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[31]_0 [4]),
        .I1(local_sdff_axis_data_tready[0]),
        .I2(sdff_axis_data_tready[0]),
        .I3(sdff_axis_data_tvalid[0]),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg [20]),
        .O(\register_genblock[0].din_i0 [20]));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[5]_i_1 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[31]_0 [5]),
        .I1(local_sdff_axis_data_tready[0]),
        .I2(sdff_axis_data_tready[0]),
        .I3(sdff_axis_data_tvalid[0]),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg [21]),
        .O(\register_genblock[0].din_i0 [21]));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[6]_i_1 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[31]_0 [6]),
        .I1(local_sdff_axis_data_tready[0]),
        .I2(sdff_axis_data_tready[0]),
        .I3(sdff_axis_data_tvalid[0]),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg [22]),
        .O(\register_genblock[0].din_i0 [22]));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[7]_i_1 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[31]_0 [7]),
        .I1(local_sdff_axis_data_tready[0]),
        .I2(sdff_axis_data_tready[0]),
        .I3(sdff_axis_data_tvalid[0]),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg [23]),
        .O(\register_genblock[0].din_i0 [23]));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[8]_i_1 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[31]_0 [8]),
        .I1(local_sdff_axis_data_tready[0]),
        .I2(sdff_axis_data_tready[0]),
        .I3(sdff_axis_data_tvalid[0]),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg [24]),
        .O(\register_genblock[0].din_i0 [24]));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[9]_i_1 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[31]_0 [9]),
        .I1(local_sdff_axis_data_tready[0]),
        .I2(sdff_axis_data_tready[0]),
        .I3(sdff_axis_data_tvalid[0]),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg [25]),
        .O(\register_genblock[0].din_i0 [25]));
  FDSE \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[11]_i_2_n_0 ),
        .D(\register_genblock[0].din_i0 [16]),
        .Q(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[11]_0 [0]),
        .S(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[11]_i_1_n_0 ));
  FDSE \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[11]_i_2_n_0 ),
        .D(\register_genblock[0].din_i0 [26]),
        .Q(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[11]_0 [10]),
        .S(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[11]_i_1_n_0 ));
  FDSE \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[11]_i_2_n_0 ),
        .D(\register_genblock[0].din_i0 [27]),
        .Q(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[11]_0 [11]),
        .S(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[11]_i_1_n_0 ));
  FDSE \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[11]_i_2_n_0 ),
        .D(\register_genblock[0].din_i0 [17]),
        .Q(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[11]_0 [1]),
        .S(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[11]_i_1_n_0 ));
  FDSE \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[11]_i_2_n_0 ),
        .D(\register_genblock[0].din_i0 [18]),
        .Q(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[11]_0 [2]),
        .S(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[11]_i_1_n_0 ));
  FDSE \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[11]_i_2_n_0 ),
        .D(\register_genblock[0].din_i0 [19]),
        .Q(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[11]_0 [3]),
        .S(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[11]_i_1_n_0 ));
  FDSE \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[11]_i_2_n_0 ),
        .D(\register_genblock[0].din_i0 [20]),
        .Q(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[11]_0 [4]),
        .S(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[11]_i_1_n_0 ));
  FDSE \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[11]_i_2_n_0 ),
        .D(\register_genblock[0].din_i0 [21]),
        .Q(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[11]_0 [5]),
        .S(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[11]_i_1_n_0 ));
  FDSE \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[11]_i_2_n_0 ),
        .D(\register_genblock[0].din_i0 [22]),
        .Q(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[11]_0 [6]),
        .S(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[11]_i_1_n_0 ));
  FDSE \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[11]_i_2_n_0 ),
        .D(\register_genblock[0].din_i0 [23]),
        .Q(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[11]_0 [7]),
        .S(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[11]_i_1_n_0 ));
  FDSE \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[11]_i_2_n_0 ),
        .D(\register_genblock[0].din_i0 [24]),
        .Q(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[11]_0 [8]),
        .S(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[11]_i_1_n_0 ));
  FDSE \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[11]_i_2_n_0 ),
        .D(\register_genblock[0].din_i0 [25]),
        .Q(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[11]_0 [9]),
        .S(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAFACCFFAA0ACC00)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tlast_reg_i_1__4 
       (.I0(local_sdff_axis_data_tlast[0]),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg ),
        .I2(sdff_axis_data_tvalid[0]),
        .I3(sdff_axis_data_tready[0]),
        .I4(local_sdff_axis_data_tready[0]),
        .I5(sdff_axis_data_tlast[0]),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tlast_reg_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tlast_reg_reg 
       (.C(core_clk),
        .CE(1'b1),
        .D(\register_genblock[0].skid_buffer_genblock.m_axis_tlast_reg_i_1__4_n_0 ),
        .Q(sdff_axis_data_tlast[0]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT5 #(
    .INIT(32'hAAFACCF0)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_i_1__1 
       (.I0(local_sdff_axis_data_tvalid[0]),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg ),
        .I2(sdff_axis_data_tvalid[0]),
        .I3(sdff_axis_data_tready[0]),
        .I4(local_sdff_axis_data_tready[0]),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg 
       (.C(core_clk),
        .CE(1'b1),
        .D(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_i_1__1_n_0 ),
        .Q(sdff_axis_data_tvalid[0]),
        .R(Q));
  LUT4 #(
    .INIT(16'hABBB)) 
    \register_genblock[0].skid_buffer_genblock.s_axis_tready_reg_i_1__4 
       (.I0(sdff_axis_data_tready[0]),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg ),
        .I2(local_sdff_axis_data_tvalid[0]),
        .I3(sdff_axis_data_tvalid[0]),
        .O(\register_genblock[0].skid_buffer_genblock.s_axis_tready_early ));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.s_axis_tready_reg_reg 
       (.C(core_clk),
        .CE(1'b1),
        .D(\register_genblock[0].skid_buffer_genblock.s_axis_tready_early ),
        .Q(local_sdff_axis_data_tready[0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[16] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[31]_0 [0]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[17] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[31]_0 [1]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[18] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[31]_0 [2]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[19] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[31]_0 [3]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[20] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[31]_0 [4]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[21] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[31]_0 [5]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[22] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[31]_0 [6]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[23] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[31]_0 [7]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[24] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[31]_0 [8]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[25] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[31]_0 [9]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[26] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[31]_0 [10]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[27] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[31]_0 [11]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[29] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[31]_0 [12]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[30] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[31]_0 [13]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[31] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[31]_0 [14]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg [31]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h20)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg_i_1__3 
       (.I0(local_sdff_axis_data_tready[0]),
        .I1(sdff_axis_data_tready[0]),
        .I2(sdff_axis_data_tvalid[0]),
        .O(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg_reg 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(local_sdff_axis_data_tlast[0]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT5 #(
    .INIT(32'hFB0F0800)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_i_1__3 
       (.I0(local_sdff_axis_data_tvalid[0]),
        .I1(sdff_axis_data_tvalid[0]),
        .I2(sdff_axis_data_tready[0]),
        .I3(local_sdff_axis_data_tready[0]),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg ),
        .O(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_reg 
       (.C(core_clk),
        .CE(1'b1),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_i_1__3_n_0 ),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg ),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg[0]_i_1 
       (.I0(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[31]_0 [0]),
        .I1(local_sdff_axis_data_tready[1]),
        .I2(sdff_axis_data_tready[1]),
        .I3(sdff_axis_data_tvalid[1]),
        .I4(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg [16]),
        .O(p_2_in[0]));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg[10]_i_1 
       (.I0(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[31]_0 [10]),
        .I1(local_sdff_axis_data_tready[1]),
        .I2(sdff_axis_data_tready[1]),
        .I3(sdff_axis_data_tvalid[1]),
        .I4(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg [26]),
        .O(p_2_in[10]));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A2A202)) 
    \register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg[11]_i_1 
       (.I0(\register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg[11]_i_2_n_0 ),
        .I1(\register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg[11]_i_4_n_0 ),
        .I2(\register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg[11]_i_5_n_0 ),
        .I3(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[31]_0 [12]),
        .I4(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[31]_0 [13]),
        .I5(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[31]_0 [14]),
        .O(\register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg[11]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hDC)) 
    \register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg[11]_i_2 
       (.I0(sdff_axis_data_tvalid[1]),
        .I1(sdff_axis_data_tready[1]),
        .I2(local_sdff_axis_data_tready[1]),
        .O(\register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg[11]_i_3 
       (.I0(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[31]_0 [11]),
        .I1(local_sdff_axis_data_tready[1]),
        .I2(sdff_axis_data_tready[1]),
        .I3(sdff_axis_data_tvalid[1]),
        .I4(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg [27]),
        .O(p_2_in[11]));
  LUT3 #(
    .INIT(8'h01)) 
    \register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg[11]_i_4 
       (.I0(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg [31]),
        .I1(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg [30]),
        .I2(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg [29]),
        .O(\register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg[11]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg[11]_i_5 
       (.I0(local_sdff_axis_data_tready[1]),
        .I1(sdff_axis_data_tready[1]),
        .I2(sdff_axis_data_tvalid[1]),
        .O(\register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg[11]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg[1]_i_1 
       (.I0(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[31]_0 [1]),
        .I1(local_sdff_axis_data_tready[1]),
        .I2(sdff_axis_data_tready[1]),
        .I3(sdff_axis_data_tvalid[1]),
        .I4(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg [17]),
        .O(p_2_in[1]));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg[2]_i_1 
       (.I0(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[31]_0 [2]),
        .I1(local_sdff_axis_data_tready[1]),
        .I2(sdff_axis_data_tready[1]),
        .I3(sdff_axis_data_tvalid[1]),
        .I4(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg [18]),
        .O(p_2_in[2]));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg[3]_i_1 
       (.I0(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[31]_0 [3]),
        .I1(local_sdff_axis_data_tready[1]),
        .I2(sdff_axis_data_tready[1]),
        .I3(sdff_axis_data_tvalid[1]),
        .I4(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg [19]),
        .O(p_2_in[3]));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg[4]_i_1 
       (.I0(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[31]_0 [4]),
        .I1(local_sdff_axis_data_tready[1]),
        .I2(sdff_axis_data_tready[1]),
        .I3(sdff_axis_data_tvalid[1]),
        .I4(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg [20]),
        .O(p_2_in[4]));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg[5]_i_1 
       (.I0(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[31]_0 [5]),
        .I1(local_sdff_axis_data_tready[1]),
        .I2(sdff_axis_data_tready[1]),
        .I3(sdff_axis_data_tvalid[1]),
        .I4(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg [21]),
        .O(p_2_in[5]));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg[6]_i_1 
       (.I0(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[31]_0 [6]),
        .I1(local_sdff_axis_data_tready[1]),
        .I2(sdff_axis_data_tready[1]),
        .I3(sdff_axis_data_tvalid[1]),
        .I4(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg [22]),
        .O(p_2_in[6]));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg[7]_i_1 
       (.I0(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[31]_0 [7]),
        .I1(local_sdff_axis_data_tready[1]),
        .I2(sdff_axis_data_tready[1]),
        .I3(sdff_axis_data_tvalid[1]),
        .I4(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg [23]),
        .O(p_2_in[7]));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg[8]_i_1 
       (.I0(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[31]_0 [8]),
        .I1(local_sdff_axis_data_tready[1]),
        .I2(sdff_axis_data_tready[1]),
        .I3(sdff_axis_data_tvalid[1]),
        .I4(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg [24]),
        .O(p_2_in[8]));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg[9]_i_1 
       (.I0(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[31]_0 [9]),
        .I1(local_sdff_axis_data_tready[1]),
        .I2(sdff_axis_data_tready[1]),
        .I3(sdff_axis_data_tvalid[1]),
        .I4(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg [25]),
        .O(p_2_in[9]));
  FDSE \register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(\register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg[11]_i_2_n_0 ),
        .D(p_2_in[0]),
        .Q(\register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg_reg[11]_0 [0]),
        .S(\register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg[11]_i_1_n_0 ));
  FDSE \register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(\register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg[11]_i_2_n_0 ),
        .D(p_2_in[10]),
        .Q(\register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg_reg[11]_0 [10]),
        .S(\register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg[11]_i_1_n_0 ));
  FDSE \register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(\register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg[11]_i_2_n_0 ),
        .D(p_2_in[11]),
        .Q(\register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg_reg[11]_0 [11]),
        .S(\register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg[11]_i_1_n_0 ));
  FDSE \register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(\register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg[11]_i_2_n_0 ),
        .D(p_2_in[1]),
        .Q(\register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg_reg[11]_0 [1]),
        .S(\register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg[11]_i_1_n_0 ));
  FDSE \register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(\register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg[11]_i_2_n_0 ),
        .D(p_2_in[2]),
        .Q(\register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg_reg[11]_0 [2]),
        .S(\register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg[11]_i_1_n_0 ));
  FDSE \register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(\register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg[11]_i_2_n_0 ),
        .D(p_2_in[3]),
        .Q(\register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg_reg[11]_0 [3]),
        .S(\register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg[11]_i_1_n_0 ));
  FDSE \register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(\register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg[11]_i_2_n_0 ),
        .D(p_2_in[4]),
        .Q(\register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg_reg[11]_0 [4]),
        .S(\register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg[11]_i_1_n_0 ));
  FDSE \register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(\register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg[11]_i_2_n_0 ),
        .D(p_2_in[5]),
        .Q(\register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg_reg[11]_0 [5]),
        .S(\register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg[11]_i_1_n_0 ));
  FDSE \register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(\register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg[11]_i_2_n_0 ),
        .D(p_2_in[6]),
        .Q(\register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg_reg[11]_0 [6]),
        .S(\register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg[11]_i_1_n_0 ));
  FDSE \register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(\register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg[11]_i_2_n_0 ),
        .D(p_2_in[7]),
        .Q(\register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg_reg[11]_0 [7]),
        .S(\register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg[11]_i_1_n_0 ));
  FDSE \register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(\register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg[11]_i_2_n_0 ),
        .D(p_2_in[8]),
        .Q(\register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg_reg[11]_0 [8]),
        .S(\register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg[11]_i_1_n_0 ));
  FDSE \register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(\register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg[11]_i_2_n_0 ),
        .D(p_2_in[9]),
        .Q(\register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg_reg[11]_0 [9]),
        .S(\register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAFACCFFAA0ACC00)) 
    \register_genblock[1].skid_buffer_genblock.m_axis_tlast_reg_i_1__0 
       (.I0(local_sdff_axis_data_tlast[1]),
        .I1(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tlast_reg ),
        .I2(sdff_axis_data_tvalid[1]),
        .I3(sdff_axis_data_tready[1]),
        .I4(local_sdff_axis_data_tready[1]),
        .I5(sdff_axis_data_tlast[1]),
        .O(\register_genblock[1].skid_buffer_genblock.m_axis_tlast_reg_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[1].skid_buffer_genblock.m_axis_tlast_reg_reg 
       (.C(core_clk),
        .CE(1'b1),
        .D(\register_genblock[1].skid_buffer_genblock.m_axis_tlast_reg_i_1__0_n_0 ),
        .Q(sdff_axis_data_tlast[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT5 #(
    .INIT(32'hAAFACCF0)) 
    \register_genblock[1].skid_buffer_genblock.m_axis_tvalid_reg_i_1 
       (.I0(local_sdff_axis_data_tvalid[1]),
        .I1(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tvalid_reg ),
        .I2(sdff_axis_data_tvalid[1]),
        .I3(sdff_axis_data_tready[1]),
        .I4(local_sdff_axis_data_tready[1]),
        .O(\register_genblock[1].skid_buffer_genblock.m_axis_tvalid_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[1].skid_buffer_genblock.m_axis_tvalid_reg_reg 
       (.C(core_clk),
        .CE(1'b1),
        .D(\register_genblock[1].skid_buffer_genblock.m_axis_tvalid_reg_i_1_n_0 ),
        .Q(sdff_axis_data_tvalid[1]),
        .R(Q));
  LUT4 #(
    .INIT(16'hABBB)) 
    \register_genblock[1].skid_buffer_genblock.s_axis_tready_reg_i_1__0 
       (.I0(sdff_axis_data_tready[1]),
        .I1(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tvalid_reg ),
        .I2(local_sdff_axis_data_tvalid[1]),
        .I3(sdff_axis_data_tvalid[1]),
        .O(\register_genblock[1].skid_buffer_genblock.s_axis_tready_early ));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[1].skid_buffer_genblock.s_axis_tready_reg_reg 
       (.C(core_clk),
        .CE(1'b1),
        .D(\register_genblock[1].skid_buffer_genblock.s_axis_tready_early ),
        .Q(local_sdff_axis_data_tready[1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[16] 
       (.C(core_clk),
        .CE(\register_genblock[1].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[31]_0 [0]),
        .Q(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[17] 
       (.C(core_clk),
        .CE(\register_genblock[1].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[31]_0 [1]),
        .Q(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[18] 
       (.C(core_clk),
        .CE(\register_genblock[1].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[31]_0 [2]),
        .Q(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[19] 
       (.C(core_clk),
        .CE(\register_genblock[1].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[31]_0 [3]),
        .Q(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[20] 
       (.C(core_clk),
        .CE(\register_genblock[1].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[31]_0 [4]),
        .Q(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[21] 
       (.C(core_clk),
        .CE(\register_genblock[1].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[31]_0 [5]),
        .Q(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[22] 
       (.C(core_clk),
        .CE(\register_genblock[1].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[31]_0 [6]),
        .Q(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[23] 
       (.C(core_clk),
        .CE(\register_genblock[1].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[31]_0 [7]),
        .Q(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[24] 
       (.C(core_clk),
        .CE(\register_genblock[1].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[31]_0 [8]),
        .Q(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[25] 
       (.C(core_clk),
        .CE(\register_genblock[1].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[31]_0 [9]),
        .Q(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[26] 
       (.C(core_clk),
        .CE(\register_genblock[1].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[31]_0 [10]),
        .Q(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[27] 
       (.C(core_clk),
        .CE(\register_genblock[1].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[31]_0 [11]),
        .Q(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[29] 
       (.C(core_clk),
        .CE(\register_genblock[1].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[31]_0 [12]),
        .Q(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[30] 
       (.C(core_clk),
        .CE(\register_genblock[1].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[31]_0 [13]),
        .Q(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[31] 
       (.C(core_clk),
        .CE(\register_genblock[1].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[31]_0 [14]),
        .Q(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg [31]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h20)) 
    \register_genblock[1].skid_buffer_genblock.temp_m_axis_tlast_reg_i_1 
       (.I0(local_sdff_axis_data_tready[1]),
        .I1(sdff_axis_data_tready[1]),
        .I2(sdff_axis_data_tvalid[1]),
        .O(\register_genblock[1].skid_buffer_genblock.store_axis_input_to_temp ));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[1].skid_buffer_genblock.temp_m_axis_tlast_reg_reg 
       (.C(core_clk),
        .CE(\register_genblock[1].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(local_sdff_axis_data_tlast[1]),
        .Q(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tlast_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT5 #(
    .INIT(32'hFB0F0800)) 
    \register_genblock[1].skid_buffer_genblock.temp_m_axis_tvalid_reg_i_1 
       (.I0(local_sdff_axis_data_tvalid[1]),
        .I1(sdff_axis_data_tvalid[1]),
        .I2(sdff_axis_data_tready[1]),
        .I3(local_sdff_axis_data_tready[1]),
        .I4(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tvalid_reg ),
        .O(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tvalid_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[1].skid_buffer_genblock.temp_m_axis_tvalid_reg_reg 
       (.C(core_clk),
        .CE(1'b1),
        .D(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tvalid_reg_i_1_n_0 ),
        .Q(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tvalid_reg ),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "AxisPacketJoiner" *) 
module KanTop_KanAcceleratorWrapper_0_0_AxisPacketJoiner
   (\joiner_logic_genblock.generate_tlast_out ,
    D,
    \joiner_logic_genblock.m_axis_tlast_int ,
    m_axis_tvalid_reg_reg,
    \FSM_sequential_joiner_logic_genblock.fsm_state_reg[0]_0 ,
    \select_reg_reg[1] ,
    s_axis_tready_early,
    \joiner_logic_genblock.use_channels_reg_reg[3]_0 ,
    \s_axis_tready_reg_reg[3] ,
    \joiner_logic_genblock.use_channels_reg_reg[1]_0 ,
    \joiner_logic_genblock.use_channels_reg_reg[2]_0 ,
    \joiner_logic_genblock.use_channels_reg_reg[3]_1 ,
    int_jnr_rslt_m_axis_tlast,
    \m_axis_tdata_reg_reg[13] ,
    Q,
    core_clk,
    current_s_tlast,
    \joiner_logic_genblock.operation_error_reg_0 ,
    operation_start,
    \FSM_sequential_joiner_logic_genblock.fsm_state_reg[1]_0 ,
    int_buf_rslt_m_axis_tvalid,
    E,
    extra_sig_out,
    s_axis_tready_reg_reg,
    s_axis_tready_reg_reg_0,
    s_axis_tready_reg_reg_1,
    s_axis_tready_reg_reg_2,
    s_axis_tready_reg_reg_3,
    s_axis_tready_reg_reg_4,
    \upsize.s_axis_tvalid_reg ,
    \joiner_logic_genblock.use_channels_reg_reg[3]_2 ,
    grant_valid_reg_reg,
    grant_valid_reg_reg_0,
    grant_valid_reg_reg_1,
    grant_valid_reg_reg_2,
    \temp_m_axis_tdata_reg_reg[13] ,
    \joiner_logic_genblock.use_channels_reg_reg[0]_0 );
  output \joiner_logic_genblock.generate_tlast_out ;
  output [1:0]D;
  output \joiner_logic_genblock.m_axis_tlast_int ;
  output m_axis_tvalid_reg_reg;
  output [0:0]\FSM_sequential_joiner_logic_genblock.fsm_state_reg[0]_0 ;
  output [1:0]\select_reg_reg[1] ;
  output s_axis_tready_early;
  output [3:0]\joiner_logic_genblock.use_channels_reg_reg[3]_0 ;
  output [3:0]\s_axis_tready_reg_reg[3] ;
  output \joiner_logic_genblock.use_channels_reg_reg[1]_0 ;
  output \joiner_logic_genblock.use_channels_reg_reg[2]_0 ;
  output \joiner_logic_genblock.use_channels_reg_reg[3]_1 ;
  output int_jnr_rslt_m_axis_tlast;
  output [11:0]\m_axis_tdata_reg_reg[13] ;
  input [0:0]Q;
  input core_clk;
  input current_s_tlast;
  input \joiner_logic_genblock.operation_error_reg_0 ;
  input operation_start;
  input \FSM_sequential_joiner_logic_genblock.fsm_state_reg[1]_0 ;
  input [3:0]int_buf_rslt_m_axis_tvalid;
  input [0:0]E;
  input [0:0]extra_sig_out;
  input [0:0]s_axis_tready_reg_reg;
  input [0:0]s_axis_tready_reg_reg_0;
  input [0:0]s_axis_tready_reg_reg_1;
  input [0:0]s_axis_tready_reg_reg_2;
  input [0:0]s_axis_tready_reg_reg_3;
  input [0:0]s_axis_tready_reg_reg_4;
  input \upsize.s_axis_tvalid_reg ;
  input [3:0]\joiner_logic_genblock.use_channels_reg_reg[3]_2 ;
  input grant_valid_reg_reg;
  input grant_valid_reg_reg_0;
  input grant_valid_reg_reg_1;
  input grant_valid_reg_reg_2;
  input [11:0]\temp_m_axis_tdata_reg_reg[13] ;
  input [0:0]\joiner_logic_genblock.use_channels_reg_reg[0]_0 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]\FSM_sequential_joiner_logic_genblock.fsm_state_reg[0]_0 ;
  wire \FSM_sequential_joiner_logic_genblock.fsm_state_reg[1]_0 ;
  wire [0:0]Q;
  wire core_clk;
  wire current_s_tlast;
  wire [1:1]current_s_tuser;
  wire [0:0]extra_sig_out;
  wire grant_valid_reg_reg;
  wire grant_valid_reg_reg_0;
  wire grant_valid_reg_reg_1;
  wire grant_valid_reg_reg_2;
  wire [3:0]int_buf_rslt_m_axis_tvalid;
  wire int_jnr_rslt_m_axis_tlast;
  wire \joiner_logic_genblock.arbiter_inst_n_1 ;
  wire \joiner_logic_genblock.arbiter_inst_n_10 ;
  wire \joiner_logic_genblock.arbiter_inst_n_3 ;
  wire \joiner_logic_genblock.arbiter_inst_n_4 ;
  wire \joiner_logic_genblock.arbiter_inst_n_5 ;
  wire \joiner_logic_genblock.axis_mux_inst_n_16 ;
  wire \joiner_logic_genblock.axis_mux_inst_n_17 ;
  wire \joiner_logic_genblock.axis_mux_inst_n_18 ;
  wire \joiner_logic_genblock.axis_mux_inst_n_19 ;
  wire \joiner_logic_genblock.axis_mux_inst_n_20 ;
  wire \joiner_logic_genblock.axis_mux_inst_n_21 ;
  wire \joiner_logic_genblock.axis_mux_inst_n_22 ;
  wire \joiner_logic_genblock.axis_mux_inst_n_24 ;
  wire \joiner_logic_genblock.axis_mux_inst_n_3 ;
  wire \joiner_logic_genblock.axis_mux_inst_n_4 ;
  wire [1:1]\joiner_logic_genblock.fsm_state ;
  wire \joiner_logic_genblock.generate_tlast_out ;
  wire [3:0]\joiner_logic_genblock.grant ;
  wire [1:0]\joiner_logic_genblock.grant_encoded ;
  wire \joiner_logic_genblock.grant_valid ;
  wire \joiner_logic_genblock.m_axis_tlast_int ;
  wire \joiner_logic_genblock.operation_error_reg_0 ;
  wire [0:0]\joiner_logic_genblock.use_channels_reg_reg[0]_0 ;
  wire \joiner_logic_genblock.use_channels_reg_reg[1]_0 ;
  wire \joiner_logic_genblock.use_channels_reg_reg[2]_0 ;
  wire [3:0]\joiner_logic_genblock.use_channels_reg_reg[3]_0 ;
  wire \joiner_logic_genblock.use_channels_reg_reg[3]_1 ;
  wire [3:0]\joiner_logic_genblock.use_channels_reg_reg[3]_2 ;
  wire [11:0]\m_axis_tdata_reg_reg[13] ;
  wire m_axis_tvalid_reg_reg;
  wire mask_next;
  wire operation_start;
  wire s_axis_tready_early;
  wire [0:0]s_axis_tready_reg_reg;
  wire [3:0]\s_axis_tready_reg_reg[3] ;
  wire [0:0]s_axis_tready_reg_reg_0;
  wire [0:0]s_axis_tready_reg_reg_1;
  wire [0:0]s_axis_tready_reg_reg_2;
  wire [0:0]s_axis_tready_reg_reg_3;
  wire [0:0]s_axis_tready_reg_reg_4;
  wire [1:0]\select_reg_reg[1] ;
  wire [11:0]\temp_m_axis_tdata_reg_reg[13] ;
  wire \upsize.s_axis_tvalid_reg ;

  (* FSM_ENCODED_STATES = "FSM_END:10,FSM_STR:00,FSM_ERR:11,FSM_OPE:01" *) 
  FDRE \FSM_sequential_joiner_logic_genblock.fsm_state_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\joiner_logic_genblock.axis_mux_inst_n_4 ),
        .Q(\FSM_sequential_joiner_logic_genblock.fsm_state_reg[0]_0 ),
        .R(Q));
  (* FSM_ENCODED_STATES = "FSM_END:10,FSM_STR:00,FSM_ERR:11,FSM_OPE:01" *) 
  FDRE \FSM_sequential_joiner_logic_genblock.fsm_state_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\joiner_logic_genblock.axis_mux_inst_n_3 ),
        .Q(\joiner_logic_genblock.fsm_state ),
        .R(Q));
  KanTop_KanAcceleratorWrapper_0_0_arbiter \joiner_logic_genblock.arbiter_inst 
       (.D(\joiner_logic_genblock.arbiter_inst_n_1 ),
        .E(\joiner_logic_genblock.axis_mux_inst_n_16 ),
        .Q({\joiner_logic_genblock.fsm_state ,\FSM_sequential_joiner_logic_genblock.fsm_state_reg[0]_0 }),
        .core_clk(core_clk),
        .current_s_tuser(current_s_tuser),
        .frame_reg_reg(\joiner_logic_genblock.axis_mux_inst_n_17 ),
        .frame_reg_reg_0(\joiner_logic_genblock.axis_mux_inst_n_22 ),
        .\grant_encoded_reg_reg[1]_0 (\joiner_logic_genblock.grant_encoded ),
        .\grant_encoded_reg_reg[1]_1 (\joiner_logic_genblock.use_channels_reg_reg[3]_0 ),
        .\grant_reg_reg[0]_0 (\joiner_logic_genblock.arbiter_inst_n_4 ),
        .\grant_reg_reg[1]_0 (\joiner_logic_genblock.arbiter_inst_n_3 ),
        .\grant_reg_reg[2]_0 (\joiner_logic_genblock.arbiter_inst_n_5 ),
        .\grant_reg_reg[3]_0 (\joiner_logic_genblock.grant ),
        .grant_valid_reg_reg_0(\joiner_logic_genblock.arbiter_inst_n_10 ),
        .int_buf_rslt_m_axis_tvalid(int_buf_rslt_m_axis_tvalid),
        .\joiner_logic_genblock.grant_valid (\joiner_logic_genblock.grant_valid ),
        .\joiner_logic_genblock.use_channels_reg_reg[3] (\joiner_logic_genblock.use_channels_reg_reg[3]_2 [3]),
        .\joiner_logic_genblock.use_channels_reg_reg[3]_0 (\joiner_logic_genblock.axis_mux_inst_n_21 ),
        .mask_next(mask_next),
        .\mask_reg_reg[3]_0 (Q),
        .operation_start(operation_start),
        .\temp_m_axis_tuser_reg_reg[1] (\s_axis_tready_reg_reg[3] ),
        .\temp_m_axis_tuser_reg_reg[1]_0 (grant_valid_reg_reg),
        .\temp_m_axis_tuser_reg_reg[1]_1 (grant_valid_reg_reg_0),
        .\temp_m_axis_tuser_reg_reg[1]_2 (grant_valid_reg_reg_1),
        .\temp_m_axis_tuser_reg_reg[1]_3 (grant_valid_reg_reg_2));
  KanTop_KanAcceleratorWrapper_0_0_axis_mux \joiner_logic_genblock.axis_mux_inst 
       (.D({\joiner_logic_genblock.axis_mux_inst_n_3 ,\joiner_logic_genblock.axis_mux_inst_n_4 }),
        .E(E),
        .\FSM_sequential_joiner_logic_genblock.fsm_state_reg[0] ({\joiner_logic_genblock.axis_mux_inst_n_18 ,\joiner_logic_genblock.axis_mux_inst_n_19 ,\joiner_logic_genblock.axis_mux_inst_n_20 }),
        .\FSM_sequential_joiner_logic_genblock.fsm_state_reg[0]_0 (\joiner_logic_genblock.axis_mux_inst_n_24 ),
        .\FSM_sequential_joiner_logic_genblock.fsm_state_reg[1] (\FSM_sequential_joiner_logic_genblock.fsm_state_reg[1]_0 ),
        .Q(Q),
        .core_clk(core_clk),
        .current_s_tlast(current_s_tlast),
        .current_s_tuser(current_s_tuser),
        .extra_sig_out(extra_sig_out),
        .frame_reg_reg_0(\joiner_logic_genblock.arbiter_inst_n_10 ),
        .grant_valid_reg_reg(\joiner_logic_genblock.axis_mux_inst_n_16 ),
        .grant_valid_reg_reg_0(grant_valid_reg_reg),
        .grant_valid_reg_reg_1(\joiner_logic_genblock.grant ),
        .grant_valid_reg_reg_2(grant_valid_reg_reg_0),
        .grant_valid_reg_reg_3(grant_valid_reg_reg_1),
        .grant_valid_reg_reg_4(grant_valid_reg_reg_2),
        .int_buf_rslt_m_axis_tvalid(int_buf_rslt_m_axis_tvalid),
        .int_jnr_rslt_m_axis_tlast(int_jnr_rslt_m_axis_tlast),
        .\joiner_logic_genblock.generate_tlast_out (\joiner_logic_genblock.generate_tlast_out ),
        .\joiner_logic_genblock.grant_valid (\joiner_logic_genblock.grant_valid ),
        .\joiner_logic_genblock.m_axis_tlast_int (\joiner_logic_genblock.m_axis_tlast_int ),
        .\joiner_logic_genblock.use_channels_reg_reg[0] (\joiner_logic_genblock.arbiter_inst_n_4 ),
        .\joiner_logic_genblock.use_channels_reg_reg[1] (\joiner_logic_genblock.use_channels_reg_reg[1]_0 ),
        .\joiner_logic_genblock.use_channels_reg_reg[1]_0 (\joiner_logic_genblock.arbiter_inst_n_3 ),
        .\joiner_logic_genblock.use_channels_reg_reg[2] (\joiner_logic_genblock.use_channels_reg_reg[2]_0 ),
        .\joiner_logic_genblock.use_channels_reg_reg[2]_0 (\joiner_logic_genblock.axis_mux_inst_n_22 ),
        .\joiner_logic_genblock.use_channels_reg_reg[2]_1 ({\joiner_logic_genblock.fsm_state ,\FSM_sequential_joiner_logic_genblock.fsm_state_reg[0]_0 }),
        .\joiner_logic_genblock.use_channels_reg_reg[2]_2 (\joiner_logic_genblock.arbiter_inst_n_5 ),
        .\joiner_logic_genblock.use_channels_reg_reg[2]_3 (\joiner_logic_genblock.use_channels_reg_reg[3]_2 [2:0]),
        .\joiner_logic_genblock.use_channels_reg_reg[3] (\joiner_logic_genblock.use_channels_reg_reg[3]_1 ),
        .\joiner_logic_genblock.use_channels_reg_reg[3]_0 (\joiner_logic_genblock.axis_mux_inst_n_17 ),
        .\m_axis_tdata_reg_reg[13]_0 (\m_axis_tdata_reg_reg[13] ),
        .m_axis_tvalid_reg_reg_0(m_axis_tvalid_reg_reg),
        .mask_next(mask_next),
        .operation_start(operation_start),
        .\rst_pipeline_reg[3] (\joiner_logic_genblock.axis_mux_inst_n_21 ),
        .s_axis_tready_early(s_axis_tready_early),
        .s_axis_tready_reg_reg(\joiner_logic_genblock.use_channels_reg_reg[3]_0 ),
        .\s_axis_tready_reg_reg[3]_0 (\s_axis_tready_reg_reg[3] ),
        .s_axis_tready_reg_reg_0(s_axis_tready_reg_reg),
        .s_axis_tready_reg_reg_1(s_axis_tready_reg_reg_0),
        .s_axis_tready_reg_reg_2(s_axis_tready_reg_reg_1),
        .s_axis_tready_reg_reg_3(s_axis_tready_reg_reg_2),
        .s_axis_tready_reg_reg_4(s_axis_tready_reg_reg_3),
        .s_axis_tready_reg_reg_5(s_axis_tready_reg_reg_4),
        .\select_reg_reg[1]_0 (\select_reg_reg[1] ),
        .\select_reg_reg[1]_1 (\joiner_logic_genblock.grant_encoded ),
        .\temp_m_axis_tdata_reg_reg[13]_0 (\temp_m_axis_tdata_reg_reg[13] ),
        .\upsize.s_axis_tvalid_reg (\upsize.s_axis_tvalid_reg ));
  FDRE \joiner_logic_genblock.operation_complete_reg 
       (.C(core_clk),
        .CE(1'b1),
        .D(\joiner_logic_genblock.axis_mux_inst_n_24 ),
        .Q(D[1]),
        .R(Q));
  FDRE \joiner_logic_genblock.operation_error_reg 
       (.C(core_clk),
        .CE(1'b1),
        .D(\joiner_logic_genblock.operation_error_reg_0 ),
        .Q(D[0]),
        .R(Q));
  FDRE \joiner_logic_genblock.use_channels_reg_reg[0] 
       (.C(core_clk),
        .CE(\joiner_logic_genblock.use_channels_reg_reg[0]_0 ),
        .D(\joiner_logic_genblock.axis_mux_inst_n_20 ),
        .Q(\joiner_logic_genblock.use_channels_reg_reg[3]_0 [0]),
        .R(Q));
  FDRE \joiner_logic_genblock.use_channels_reg_reg[1] 
       (.C(core_clk),
        .CE(\joiner_logic_genblock.use_channels_reg_reg[0]_0 ),
        .D(\joiner_logic_genblock.axis_mux_inst_n_19 ),
        .Q(\joiner_logic_genblock.use_channels_reg_reg[3]_0 [1]),
        .R(Q));
  FDRE \joiner_logic_genblock.use_channels_reg_reg[2] 
       (.C(core_clk),
        .CE(\joiner_logic_genblock.use_channels_reg_reg[0]_0 ),
        .D(\joiner_logic_genblock.axis_mux_inst_n_18 ),
        .Q(\joiner_logic_genblock.use_channels_reg_reg[3]_0 [2]),
        .R(Q));
  FDRE \joiner_logic_genblock.use_channels_reg_reg[3] 
       (.C(core_clk),
        .CE(\joiner_logic_genblock.use_channels_reg_reg[0]_0 ),
        .D(\joiner_logic_genblock.arbiter_inst_n_1 ),
        .Q(\joiner_logic_genblock.use_channels_reg_reg[3]_0 [3]),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "AxisPacketSplitter" *) 
module KanTop_KanAcceleratorWrapper_0_0_AxisPacketSplitter
   (s_axis_tready_reg_reg,
    operation_busy_bus,
    operation_error_bus,
    CO,
    int_aps_wght_m_axis_tlast,
    temp_m_axis_tvalid_reg,
    m_axis_tvalid_reg_reg,
    operation_start_reg,
    int_aps_wght_m_axis_tdata,
    \pckt_size_reg[17] ,
    Q,
    s_axis_tready_early,
    core_clk,
    s_axis_tlast_int,
    E,
    int_external_error,
    p_4_in_34,
    int_spl_wght_m_axis_tlast,
    operation_start,
    \temp_m_axis_tdata_reg_reg[15] ,
    s_axis_t_tready_int,
    store_t,
    s_axis_tvalid_int__0,
    D,
    \pckt_size_reg_early_reg[18]_0 );
  output s_axis_tready_reg_reg;
  output [0:0]operation_busy_bus;
  output [0:0]operation_error_bus;
  output [0:0]CO;
  output [0:0]int_aps_wght_m_axis_tlast;
  output temp_m_axis_tvalid_reg;
  output m_axis_tvalid_reg_reg;
  output operation_start_reg;
  output [15:0]int_aps_wght_m_axis_tdata;
  output [18:0]\pckt_size_reg[17] ;
  input [0:0]Q;
  input s_axis_tready_early;
  input core_clk;
  input s_axis_tlast_int;
  input [0:0]E;
  input int_external_error;
  input p_4_in_34;
  input [0:0]int_spl_wght_m_axis_tlast;
  input operation_start;
  input [15:0]\temp_m_axis_tdata_reg_reg[15] ;
  input s_axis_t_tready_int;
  input store_t;
  input s_axis_tvalid_int__0;
  input [0:0]D;
  input [18:0]\pckt_size_reg_early_reg[18]_0 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire core_clk;
  wire [1:0]fsm_state;
  wire \fsm_state[1]_i_1__15_n_0 ;
  wire generate_tlast0_carry__0_n_2;
  wire generate_tlast0_carry__0_n_3;
  wire generate_tlast0_carry_i_1_n_0;
  wire generate_tlast0_carry_i_2_n_0;
  wire generate_tlast0_carry_i_3_n_0;
  wire generate_tlast0_carry_i_4_n_0;
  wire generate_tlast0_carry_n_0;
  wire generate_tlast0_carry_n_1;
  wire generate_tlast0_carry_n_2;
  wire generate_tlast0_carry_n_3;
  wire in_axis_register_inst_n_4;
  wire in_axis_register_inst_n_5;
  wire in_axis_register_inst_n_6;
  wire [15:0]int_aps_wght_m_axis_tdata;
  wire [0:0]int_aps_wght_m_axis_tlast;
  wire int_external_error;
  wire [0:0]int_spl_wght_m_axis_tlast;
  wire m_axis_tvalid_reg_reg;
  wire [0:0]operation_busy_bus;
  wire operation_busy_i_1__7_n_0;
  wire [0:0]operation_error_bus;
  wire operation_error_i_1__8_n_0;
  wire operation_start;
  wire operation_start_reg;
  wire p_4_in_34;
  wire [18:0]pckt_size_counter_reg;
  wire [18:1]pckt_size_counter_reg0;
  wire pckt_size_counter_reg0_carry__0_n_0;
  wire pckt_size_counter_reg0_carry__0_n_1;
  wire pckt_size_counter_reg0_carry__0_n_2;
  wire pckt_size_counter_reg0_carry__0_n_3;
  wire pckt_size_counter_reg0_carry__1_n_0;
  wire pckt_size_counter_reg0_carry__1_n_1;
  wire pckt_size_counter_reg0_carry__1_n_2;
  wire pckt_size_counter_reg0_carry__1_n_3;
  wire pckt_size_counter_reg0_carry__2_n_0;
  wire pckt_size_counter_reg0_carry__2_n_1;
  wire pckt_size_counter_reg0_carry__2_n_2;
  wire pckt_size_counter_reg0_carry__2_n_3;
  wire pckt_size_counter_reg0_carry__3_n_3;
  wire pckt_size_counter_reg0_carry_n_0;
  wire pckt_size_counter_reg0_carry_n_1;
  wire pckt_size_counter_reg0_carry_n_2;
  wire pckt_size_counter_reg0_carry_n_3;
  wire \pckt_size_counter_reg[0]_i_1_n_0 ;
  wire \pckt_size_counter_reg[18]_i_1__6_n_0 ;
  wire pckt_size_counter_reg_1;
  wire [18:0]\pckt_size_reg[17] ;
  wire [18:0]pckt_size_reg_early;
  wire \pckt_size_reg_early[12]_i_2_n_0 ;
  wire \pckt_size_reg_early[12]_i_3_n_0 ;
  wire \pckt_size_reg_early[12]_i_4_n_0 ;
  wire \pckt_size_reg_early[12]_i_5_n_0 ;
  wire \pckt_size_reg_early[16]_i_2_n_0 ;
  wire \pckt_size_reg_early[16]_i_3_n_0 ;
  wire \pckt_size_reg_early[16]_i_4_n_0 ;
  wire \pckt_size_reg_early[16]_i_5_n_0 ;
  wire \pckt_size_reg_early[18]_i_3_n_0 ;
  wire \pckt_size_reg_early[18]_i_4_n_0 ;
  wire \pckt_size_reg_early[4]_i_2_n_0 ;
  wire \pckt_size_reg_early[4]_i_3_n_0 ;
  wire \pckt_size_reg_early[4]_i_4_n_0 ;
  wire \pckt_size_reg_early[4]_i_5_n_0 ;
  wire \pckt_size_reg_early[8]_i_2_n_0 ;
  wire \pckt_size_reg_early[8]_i_3_n_0 ;
  wire \pckt_size_reg_early[8]_i_4_n_0 ;
  wire \pckt_size_reg_early[8]_i_5_n_0 ;
  wire pckt_size_reg_early_0;
  wire \pckt_size_reg_early_reg[12]_i_1_n_0 ;
  wire \pckt_size_reg_early_reg[12]_i_1_n_1 ;
  wire \pckt_size_reg_early_reg[12]_i_1_n_2 ;
  wire \pckt_size_reg_early_reg[12]_i_1_n_3 ;
  wire \pckt_size_reg_early_reg[16]_i_1_n_0 ;
  wire \pckt_size_reg_early_reg[16]_i_1_n_1 ;
  wire \pckt_size_reg_early_reg[16]_i_1_n_2 ;
  wire \pckt_size_reg_early_reg[16]_i_1_n_3 ;
  wire [18:0]\pckt_size_reg_early_reg[18]_0 ;
  wire \pckt_size_reg_early_reg[18]_i_2_n_3 ;
  wire \pckt_size_reg_early_reg[4]_i_1_n_0 ;
  wire \pckt_size_reg_early_reg[4]_i_1_n_1 ;
  wire \pckt_size_reg_early_reg[4]_i_1_n_2 ;
  wire \pckt_size_reg_early_reg[4]_i_1_n_3 ;
  wire \pckt_size_reg_early_reg[8]_i_1_n_0 ;
  wire \pckt_size_reg_early_reg[8]_i_1_n_1 ;
  wire \pckt_size_reg_early_reg[8]_i_1_n_2 ;
  wire \pckt_size_reg_early_reg[8]_i_1_n_3 ;
  wire s_axis_t_tready_int;
  wire s_axis_tlast_int;
  wire s_axis_tready_early;
  wire s_axis_tready_reg_reg;
  wire s_axis_tvalid_int__0;
  wire store_t;
  wire [15:0]\temp_m_axis_tdata_reg_reg[15] ;
  wire temp_m_axis_tvalid_reg;
  wire [3:0]NLW_generate_tlast0_carry_O_UNCONNECTED;
  wire [3:3]NLW_generate_tlast0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_generate_tlast0_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_pckt_size_counter_reg0_carry__3_CO_UNCONNECTED;
  wire [3:2]NLW_pckt_size_counter_reg0_carry__3_O_UNCONNECTED;
  wire [3:1]\NLW_pckt_size_reg_early_reg[18]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_pckt_size_reg_early_reg[18]_i_2_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hAAAA0000F3FFAAAA)) 
    \fsm_state[0]_i_2 
       (.I0(operation_start),
        .I1(int_spl_wght_m_axis_tlast),
        .I2(CO),
        .I3(p_4_in_34),
        .I4(fsm_state[0]),
        .I5(fsm_state[1]),
        .O(operation_start_reg));
  LUT6 #(
    .INIT(64'h2232222222222222)) 
    \fsm_state[1]_i_1__15 
       (.I0(int_external_error),
        .I1(Q),
        .I2(p_4_in_34),
        .I3(fsm_state[1]),
        .I4(fsm_state[0]),
        .I5(int_spl_wght_m_axis_tlast),
        .O(\fsm_state[1]_i_1__15_n_0 ));
  FDRE \fsm_state_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(D),
        .Q(fsm_state[0]),
        .R(Q));
  FDRE \fsm_state_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\fsm_state[1]_i_1__15_n_0 ),
        .Q(fsm_state[1]),
        .R(Q));
  CARRY4 generate_tlast0_carry
       (.CI(1'b0),
        .CO({generate_tlast0_carry_n_0,generate_tlast0_carry_n_1,generate_tlast0_carry_n_2,generate_tlast0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_generate_tlast0_carry_O_UNCONNECTED[3:0]),
        .S({generate_tlast0_carry_i_1_n_0,generate_tlast0_carry_i_2_n_0,generate_tlast0_carry_i_3_n_0,generate_tlast0_carry_i_4_n_0}));
  CARRY4 generate_tlast0_carry__0
       (.CI(generate_tlast0_carry_n_0),
        .CO({NLW_generate_tlast0_carry__0_CO_UNCONNECTED[3],CO,generate_tlast0_carry__0_n_2,generate_tlast0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_generate_tlast0_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,in_axis_register_inst_n_4,in_axis_register_inst_n_5,in_axis_register_inst_n_6}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    generate_tlast0_carry_i_1
       (.I0(pckt_size_counter_reg[10]),
        .I1(pckt_size_reg_early[10]),
        .I2(pckt_size_counter_reg[9]),
        .I3(pckt_size_reg_early[9]),
        .I4(pckt_size_reg_early[11]),
        .I5(pckt_size_counter_reg[11]),
        .O(generate_tlast0_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    generate_tlast0_carry_i_2
       (.I0(pckt_size_counter_reg[7]),
        .I1(pckt_size_reg_early[7]),
        .I2(pckt_size_counter_reg[6]),
        .I3(pckt_size_reg_early[6]),
        .I4(pckt_size_reg_early[8]),
        .I5(pckt_size_counter_reg[8]),
        .O(generate_tlast0_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    generate_tlast0_carry_i_3
       (.I0(pckt_size_counter_reg[4]),
        .I1(pckt_size_reg_early[4]),
        .I2(pckt_size_counter_reg[3]),
        .I3(pckt_size_reg_early[3]),
        .I4(pckt_size_reg_early[5]),
        .I5(pckt_size_counter_reg[5]),
        .O(generate_tlast0_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    generate_tlast0_carry_i_4
       (.I0(pckt_size_counter_reg[1]),
        .I1(pckt_size_reg_early[1]),
        .I2(pckt_size_counter_reg[0]),
        .I3(pckt_size_reg_early[0]),
        .I4(pckt_size_reg_early[2]),
        .I5(pckt_size_counter_reg[2]),
        .O(generate_tlast0_carry_i_4_n_0));
  KanTop_KanAcceleratorWrapper_0_0_axis_register_71 in_axis_register_inst
       (.CO(CO),
        .E(E),
        .Q(Q),
        .S({in_axis_register_inst_n_4,in_axis_register_inst_n_5,in_axis_register_inst_n_6}),
        .core_clk(core_clk),
        .generate_tlast0_carry__0(pckt_size_reg_early[18:12]),
        .int_aps_wght_m_axis_tdata(int_aps_wght_m_axis_tdata),
        .int_aps_wght_m_axis_tlast(int_aps_wght_m_axis_tlast),
        .int_spl_wght_m_axis_tlast(int_spl_wght_m_axis_tlast),
        .m_axis_tvalid_reg_reg_0(m_axis_tvalid_reg_reg),
        .p_4_in_34(p_4_in_34),
        .pckt_size_counter_reg(pckt_size_counter_reg[18:12]),
        .s_axis_t_tready_int(s_axis_t_tready_int),
        .s_axis_tlast_int(s_axis_tlast_int),
        .s_axis_tready_early(s_axis_tready_early),
        .s_axis_tready_reg_reg_0(s_axis_tready_reg_reg),
        .s_axis_tvalid_int__0(s_axis_tvalid_int__0),
        .store_t(store_t),
        .\temp_m_axis_tdata_reg_reg[15]_0 (\temp_m_axis_tdata_reg_reg[15] ),
        .temp_m_axis_tvalid_reg(temp_m_axis_tvalid_reg));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    operation_busy_i_1__7
       (.I0(int_external_error),
        .I1(Q),
        .I2(operation_start_reg),
        .I3(\fsm_state[1]_i_1__15_n_0 ),
        .O(operation_busy_i_1__7_n_0));
  FDRE operation_busy_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(operation_busy_i_1__7_n_0),
        .Q(operation_busy_bus),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'hEF00)) 
    operation_error_i_1__8
       (.I0(int_external_error),
        .I1(Q),
        .I2(operation_start_reg),
        .I3(\fsm_state[1]_i_1__15_n_0 ),
        .O(operation_error_i_1__8_n_0));
  FDRE operation_error_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(operation_error_i_1__8_n_0),
        .Q(operation_error_bus),
        .R(Q));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 pckt_size_counter_reg0_carry
       (.CI(1'b0),
        .CO({pckt_size_counter_reg0_carry_n_0,pckt_size_counter_reg0_carry_n_1,pckt_size_counter_reg0_carry_n_2,pckt_size_counter_reg0_carry_n_3}),
        .CYINIT(pckt_size_counter_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pckt_size_counter_reg0[4:1]),
        .S(pckt_size_counter_reg[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 pckt_size_counter_reg0_carry__0
       (.CI(pckt_size_counter_reg0_carry_n_0),
        .CO({pckt_size_counter_reg0_carry__0_n_0,pckt_size_counter_reg0_carry__0_n_1,pckt_size_counter_reg0_carry__0_n_2,pckt_size_counter_reg0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pckt_size_counter_reg0[8:5]),
        .S(pckt_size_counter_reg[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 pckt_size_counter_reg0_carry__1
       (.CI(pckt_size_counter_reg0_carry__0_n_0),
        .CO({pckt_size_counter_reg0_carry__1_n_0,pckt_size_counter_reg0_carry__1_n_1,pckt_size_counter_reg0_carry__1_n_2,pckt_size_counter_reg0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pckt_size_counter_reg0[12:9]),
        .S(pckt_size_counter_reg[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 pckt_size_counter_reg0_carry__2
       (.CI(pckt_size_counter_reg0_carry__1_n_0),
        .CO({pckt_size_counter_reg0_carry__2_n_0,pckt_size_counter_reg0_carry__2_n_1,pckt_size_counter_reg0_carry__2_n_2,pckt_size_counter_reg0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pckt_size_counter_reg0[16:13]),
        .S(pckt_size_counter_reg[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 pckt_size_counter_reg0_carry__3
       (.CI(pckt_size_counter_reg0_carry__2_n_0),
        .CO({NLW_pckt_size_counter_reg0_carry__3_CO_UNCONNECTED[3:1],pckt_size_counter_reg0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_pckt_size_counter_reg0_carry__3_O_UNCONNECTED[3:2],pckt_size_counter_reg0[18:17]}),
        .S({1'b0,1'b0,pckt_size_counter_reg[18:17]}));
  LUT1 #(
    .INIT(2'h1)) 
    \pckt_size_counter_reg[0]_i_1 
       (.I0(pckt_size_counter_reg[0]),
        .O(\pckt_size_counter_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1033102310231023)) 
    \pckt_size_counter_reg[18]_i_1__6 
       (.I0(int_external_error),
        .I1(Q),
        .I2(operation_start_reg),
        .I3(\fsm_state[1]_i_1__15_n_0 ),
        .I4(p_4_in_34),
        .I5(CO),
        .O(\pckt_size_counter_reg[18]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'h10103323)) 
    \pckt_size_counter_reg[18]_i_2__6 
       (.I0(int_external_error),
        .I1(Q),
        .I2(operation_start_reg),
        .I3(p_4_in_34),
        .I4(\fsm_state[1]_i_1__15_n_0 ),
        .O(pckt_size_counter_reg_1));
  FDRE \pckt_size_counter_reg_reg[0] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg_1),
        .D(\pckt_size_counter_reg[0]_i_1_n_0 ),
        .Q(pckt_size_counter_reg[0]),
        .R(\pckt_size_counter_reg[18]_i_1__6_n_0 ));
  FDRE \pckt_size_counter_reg_reg[10] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg_1),
        .D(pckt_size_counter_reg0[10]),
        .Q(pckt_size_counter_reg[10]),
        .R(\pckt_size_counter_reg[18]_i_1__6_n_0 ));
  FDRE \pckt_size_counter_reg_reg[11] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg_1),
        .D(pckt_size_counter_reg0[11]),
        .Q(pckt_size_counter_reg[11]),
        .R(\pckt_size_counter_reg[18]_i_1__6_n_0 ));
  FDRE \pckt_size_counter_reg_reg[12] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg_1),
        .D(pckt_size_counter_reg0[12]),
        .Q(pckt_size_counter_reg[12]),
        .R(\pckt_size_counter_reg[18]_i_1__6_n_0 ));
  FDRE \pckt_size_counter_reg_reg[13] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg_1),
        .D(pckt_size_counter_reg0[13]),
        .Q(pckt_size_counter_reg[13]),
        .R(\pckt_size_counter_reg[18]_i_1__6_n_0 ));
  FDRE \pckt_size_counter_reg_reg[14] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg_1),
        .D(pckt_size_counter_reg0[14]),
        .Q(pckt_size_counter_reg[14]),
        .R(\pckt_size_counter_reg[18]_i_1__6_n_0 ));
  FDRE \pckt_size_counter_reg_reg[15] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg_1),
        .D(pckt_size_counter_reg0[15]),
        .Q(pckt_size_counter_reg[15]),
        .R(\pckt_size_counter_reg[18]_i_1__6_n_0 ));
  FDRE \pckt_size_counter_reg_reg[16] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg_1),
        .D(pckt_size_counter_reg0[16]),
        .Q(pckt_size_counter_reg[16]),
        .R(\pckt_size_counter_reg[18]_i_1__6_n_0 ));
  FDRE \pckt_size_counter_reg_reg[17] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg_1),
        .D(pckt_size_counter_reg0[17]),
        .Q(pckt_size_counter_reg[17]),
        .R(\pckt_size_counter_reg[18]_i_1__6_n_0 ));
  FDRE \pckt_size_counter_reg_reg[18] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg_1),
        .D(pckt_size_counter_reg0[18]),
        .Q(pckt_size_counter_reg[18]),
        .R(\pckt_size_counter_reg[18]_i_1__6_n_0 ));
  FDRE \pckt_size_counter_reg_reg[1] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg_1),
        .D(pckt_size_counter_reg0[1]),
        .Q(pckt_size_counter_reg[1]),
        .R(\pckt_size_counter_reg[18]_i_1__6_n_0 ));
  FDRE \pckt_size_counter_reg_reg[2] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg_1),
        .D(pckt_size_counter_reg0[2]),
        .Q(pckt_size_counter_reg[2]),
        .R(\pckt_size_counter_reg[18]_i_1__6_n_0 ));
  FDRE \pckt_size_counter_reg_reg[3] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg_1),
        .D(pckt_size_counter_reg0[3]),
        .Q(pckt_size_counter_reg[3]),
        .R(\pckt_size_counter_reg[18]_i_1__6_n_0 ));
  FDRE \pckt_size_counter_reg_reg[4] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg_1),
        .D(pckt_size_counter_reg0[4]),
        .Q(pckt_size_counter_reg[4]),
        .R(\pckt_size_counter_reg[18]_i_1__6_n_0 ));
  FDRE \pckt_size_counter_reg_reg[5] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg_1),
        .D(pckt_size_counter_reg0[5]),
        .Q(pckt_size_counter_reg[5]),
        .R(\pckt_size_counter_reg[18]_i_1__6_n_0 ));
  FDRE \pckt_size_counter_reg_reg[6] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg_1),
        .D(pckt_size_counter_reg0[6]),
        .Q(pckt_size_counter_reg[6]),
        .R(\pckt_size_counter_reg[18]_i_1__6_n_0 ));
  FDRE \pckt_size_counter_reg_reg[7] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg_1),
        .D(pckt_size_counter_reg0[7]),
        .Q(pckt_size_counter_reg[7]),
        .R(\pckt_size_counter_reg[18]_i_1__6_n_0 ));
  FDRE \pckt_size_counter_reg_reg[8] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg_1),
        .D(pckt_size_counter_reg0[8]),
        .Q(pckt_size_counter_reg[8]),
        .R(\pckt_size_counter_reg[18]_i_1__6_n_0 ));
  FDRE \pckt_size_counter_reg_reg[9] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg_1),
        .D(pckt_size_counter_reg0[9]),
        .Q(pckt_size_counter_reg[9]),
        .R(\pckt_size_counter_reg[18]_i_1__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pckt_size_reg_early[0]_i_1 
       (.I0(\pckt_size_reg_early_reg[18]_0 [0]),
        .O(\pckt_size_reg[17] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \pckt_size_reg_early[12]_i_2 
       (.I0(\pckt_size_reg_early_reg[18]_0 [12]),
        .O(\pckt_size_reg_early[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pckt_size_reg_early[12]_i_3 
       (.I0(\pckt_size_reg_early_reg[18]_0 [11]),
        .O(\pckt_size_reg_early[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pckt_size_reg_early[12]_i_4 
       (.I0(\pckt_size_reg_early_reg[18]_0 [10]),
        .O(\pckt_size_reg_early[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pckt_size_reg_early[12]_i_5 
       (.I0(\pckt_size_reg_early_reg[18]_0 [9]),
        .O(\pckt_size_reg_early[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pckt_size_reg_early[16]_i_2 
       (.I0(\pckt_size_reg_early_reg[18]_0 [16]),
        .O(\pckt_size_reg_early[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pckt_size_reg_early[16]_i_3 
       (.I0(\pckt_size_reg_early_reg[18]_0 [15]),
        .O(\pckt_size_reg_early[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pckt_size_reg_early[16]_i_4 
       (.I0(\pckt_size_reg_early_reg[18]_0 [14]),
        .O(\pckt_size_reg_early[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pckt_size_reg_early[16]_i_5 
       (.I0(\pckt_size_reg_early_reg[18]_0 [13]),
        .O(\pckt_size_reg_early[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0033003300230033)) 
    \pckt_size_reg_early[18]_i_1__6 
       (.I0(int_external_error),
        .I1(Q),
        .I2(operation_start_reg),
        .I3(\fsm_state[1]_i_1__15_n_0 ),
        .I4(fsm_state[0]),
        .I5(fsm_state[1]),
        .O(pckt_size_reg_early_0));
  LUT1 #(
    .INIT(2'h1)) 
    \pckt_size_reg_early[18]_i_3 
       (.I0(\pckt_size_reg_early_reg[18]_0 [18]),
        .O(\pckt_size_reg_early[18]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pckt_size_reg_early[18]_i_4 
       (.I0(\pckt_size_reg_early_reg[18]_0 [17]),
        .O(\pckt_size_reg_early[18]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pckt_size_reg_early[4]_i_2 
       (.I0(\pckt_size_reg_early_reg[18]_0 [4]),
        .O(\pckt_size_reg_early[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pckt_size_reg_early[4]_i_3 
       (.I0(\pckt_size_reg_early_reg[18]_0 [3]),
        .O(\pckt_size_reg_early[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pckt_size_reg_early[4]_i_4 
       (.I0(\pckt_size_reg_early_reg[18]_0 [2]),
        .O(\pckt_size_reg_early[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pckt_size_reg_early[4]_i_5 
       (.I0(\pckt_size_reg_early_reg[18]_0 [1]),
        .O(\pckt_size_reg_early[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pckt_size_reg_early[8]_i_2 
       (.I0(\pckt_size_reg_early_reg[18]_0 [8]),
        .O(\pckt_size_reg_early[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pckt_size_reg_early[8]_i_3 
       (.I0(\pckt_size_reg_early_reg[18]_0 [7]),
        .O(\pckt_size_reg_early[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pckt_size_reg_early[8]_i_4 
       (.I0(\pckt_size_reg_early_reg[18]_0 [6]),
        .O(\pckt_size_reg_early[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pckt_size_reg_early[8]_i_5 
       (.I0(\pckt_size_reg_early_reg[18]_0 [5]),
        .O(\pckt_size_reg_early[8]_i_5_n_0 ));
  FDRE \pckt_size_reg_early_reg[0] 
       (.C(core_clk),
        .CE(pckt_size_reg_early_0),
        .D(\pckt_size_reg[17] [0]),
        .Q(pckt_size_reg_early[0]),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[10] 
       (.C(core_clk),
        .CE(pckt_size_reg_early_0),
        .D(\pckt_size_reg[17] [10]),
        .Q(pckt_size_reg_early[10]),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[11] 
       (.C(core_clk),
        .CE(pckt_size_reg_early_0),
        .D(\pckt_size_reg[17] [11]),
        .Q(pckt_size_reg_early[11]),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[12] 
       (.C(core_clk),
        .CE(pckt_size_reg_early_0),
        .D(\pckt_size_reg[17] [12]),
        .Q(pckt_size_reg_early[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \pckt_size_reg_early_reg[12]_i_1 
       (.CI(\pckt_size_reg_early_reg[8]_i_1_n_0 ),
        .CO({\pckt_size_reg_early_reg[12]_i_1_n_0 ,\pckt_size_reg_early_reg[12]_i_1_n_1 ,\pckt_size_reg_early_reg[12]_i_1_n_2 ,\pckt_size_reg_early_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\pckt_size_reg_early_reg[18]_0 [12:9]),
        .O(\pckt_size_reg[17] [12:9]),
        .S({\pckt_size_reg_early[12]_i_2_n_0 ,\pckt_size_reg_early[12]_i_3_n_0 ,\pckt_size_reg_early[12]_i_4_n_0 ,\pckt_size_reg_early[12]_i_5_n_0 }));
  FDRE \pckt_size_reg_early_reg[13] 
       (.C(core_clk),
        .CE(pckt_size_reg_early_0),
        .D(\pckt_size_reg[17] [13]),
        .Q(pckt_size_reg_early[13]),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[14] 
       (.C(core_clk),
        .CE(pckt_size_reg_early_0),
        .D(\pckt_size_reg[17] [14]),
        .Q(pckt_size_reg_early[14]),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[15] 
       (.C(core_clk),
        .CE(pckt_size_reg_early_0),
        .D(\pckt_size_reg[17] [15]),
        .Q(pckt_size_reg_early[15]),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[16] 
       (.C(core_clk),
        .CE(pckt_size_reg_early_0),
        .D(\pckt_size_reg[17] [16]),
        .Q(pckt_size_reg_early[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \pckt_size_reg_early_reg[16]_i_1 
       (.CI(\pckt_size_reg_early_reg[12]_i_1_n_0 ),
        .CO({\pckt_size_reg_early_reg[16]_i_1_n_0 ,\pckt_size_reg_early_reg[16]_i_1_n_1 ,\pckt_size_reg_early_reg[16]_i_1_n_2 ,\pckt_size_reg_early_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\pckt_size_reg_early_reg[18]_0 [16:13]),
        .O(\pckt_size_reg[17] [16:13]),
        .S({\pckt_size_reg_early[16]_i_2_n_0 ,\pckt_size_reg_early[16]_i_3_n_0 ,\pckt_size_reg_early[16]_i_4_n_0 ,\pckt_size_reg_early[16]_i_5_n_0 }));
  FDRE \pckt_size_reg_early_reg[17] 
       (.C(core_clk),
        .CE(pckt_size_reg_early_0),
        .D(\pckt_size_reg[17] [17]),
        .Q(pckt_size_reg_early[17]),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[18] 
       (.C(core_clk),
        .CE(pckt_size_reg_early_0),
        .D(\pckt_size_reg[17] [18]),
        .Q(pckt_size_reg_early[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \pckt_size_reg_early_reg[18]_i_2 
       (.CI(\pckt_size_reg_early_reg[16]_i_1_n_0 ),
        .CO({\NLW_pckt_size_reg_early_reg[18]_i_2_CO_UNCONNECTED [3:1],\pckt_size_reg_early_reg[18]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\pckt_size_reg_early_reg[18]_0 [17]}),
        .O({\NLW_pckt_size_reg_early_reg[18]_i_2_O_UNCONNECTED [3:2],\pckt_size_reg[17] [18:17]}),
        .S({1'b0,1'b0,\pckt_size_reg_early[18]_i_3_n_0 ,\pckt_size_reg_early[18]_i_4_n_0 }));
  FDRE \pckt_size_reg_early_reg[1] 
       (.C(core_clk),
        .CE(pckt_size_reg_early_0),
        .D(\pckt_size_reg[17] [1]),
        .Q(pckt_size_reg_early[1]),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[2] 
       (.C(core_clk),
        .CE(pckt_size_reg_early_0),
        .D(\pckt_size_reg[17] [2]),
        .Q(pckt_size_reg_early[2]),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[3] 
       (.C(core_clk),
        .CE(pckt_size_reg_early_0),
        .D(\pckt_size_reg[17] [3]),
        .Q(pckt_size_reg_early[3]),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[4] 
       (.C(core_clk),
        .CE(pckt_size_reg_early_0),
        .D(\pckt_size_reg[17] [4]),
        .Q(pckt_size_reg_early[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \pckt_size_reg_early_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\pckt_size_reg_early_reg[4]_i_1_n_0 ,\pckt_size_reg_early_reg[4]_i_1_n_1 ,\pckt_size_reg_early_reg[4]_i_1_n_2 ,\pckt_size_reg_early_reg[4]_i_1_n_3 }),
        .CYINIT(\pckt_size_reg_early_reg[18]_0 [0]),
        .DI(\pckt_size_reg_early_reg[18]_0 [4:1]),
        .O(\pckt_size_reg[17] [4:1]),
        .S({\pckt_size_reg_early[4]_i_2_n_0 ,\pckt_size_reg_early[4]_i_3_n_0 ,\pckt_size_reg_early[4]_i_4_n_0 ,\pckt_size_reg_early[4]_i_5_n_0 }));
  FDRE \pckt_size_reg_early_reg[5] 
       (.C(core_clk),
        .CE(pckt_size_reg_early_0),
        .D(\pckt_size_reg[17] [5]),
        .Q(pckt_size_reg_early[5]),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[6] 
       (.C(core_clk),
        .CE(pckt_size_reg_early_0),
        .D(\pckt_size_reg[17] [6]),
        .Q(pckt_size_reg_early[6]),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[7] 
       (.C(core_clk),
        .CE(pckt_size_reg_early_0),
        .D(\pckt_size_reg[17] [7]),
        .Q(pckt_size_reg_early[7]),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[8] 
       (.C(core_clk),
        .CE(pckt_size_reg_early_0),
        .D(\pckt_size_reg[17] [8]),
        .Q(pckt_size_reg_early[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \pckt_size_reg_early_reg[8]_i_1 
       (.CI(\pckt_size_reg_early_reg[4]_i_1_n_0 ),
        .CO({\pckt_size_reg_early_reg[8]_i_1_n_0 ,\pckt_size_reg_early_reg[8]_i_1_n_1 ,\pckt_size_reg_early_reg[8]_i_1_n_2 ,\pckt_size_reg_early_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\pckt_size_reg_early_reg[18]_0 [8:5]),
        .O(\pckt_size_reg[17] [8:5]),
        .S({\pckt_size_reg_early[8]_i_2_n_0 ,\pckt_size_reg_early[8]_i_3_n_0 ,\pckt_size_reg_early[8]_i_4_n_0 ,\pckt_size_reg_early[8]_i_5_n_0 }));
  FDRE \pckt_size_reg_early_reg[9] 
       (.C(core_clk),
        .CE(pckt_size_reg_early_0),
        .D(\pckt_size_reg[17] [9]),
        .Q(pckt_size_reg_early[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "AxisPacketSplitter" *) 
module KanTop_KanAcceleratorWrapper_0_0_AxisPacketSplitter_57
   (operation_busy_bus,
    s_axis_tready_reg_reg,
    operation_error_bus,
    CO,
    int_aps_wght_m_axis_tlast,
    m_axis_tvalid_reg_reg,
    temp_m_axis_tvalid_reg_7,
    int_external_error,
    D,
    \rst_pipeline_reg[3] ,
    \rst_pipeline_reg[3]_0 ,
    \rst_pipeline_reg[3]_1 ,
    \rst_pipeline_reg[3]_2 ,
    \rst_pipeline_reg[3]_3 ,
    \rst_pipeline_reg[3]_4 ,
    int_aps_wght_m_axis_tdata,
    Q,
    core_clk,
    s_axis_tready_early_14,
    s_axis_tlast_int_15,
    \m_axis_tdata_reg_reg[0] ,
    p_4_in_33,
    int_spl_wght_m_axis_tlast,
    \fsm_state_reg[0]_0 ,
    \fsm_state_reg[0]_1 ,
    \fsm_state_reg[0]_2 ,
    \fsm_state_reg[0]_3 ,
    \fsm_state_reg[0]_4 ,
    \fsm_state_reg[0]_5 ,
    \fsm_state_reg[0]_6 ,
    operation_start,
    \fsm_state_reg[1]_0 ,
    \fsm_state_reg[1]_1 ,
    \temp_m_axis_tdata_reg_reg[15] ,
    s_axis_t_tready_int_35,
    store_t_36,
    s_axis_tvalid_int__0_48,
    \pckt_size_reg_early_reg[18]_0 );
  output [0:0]operation_busy_bus;
  output s_axis_tready_reg_reg;
  output [0:0]operation_error_bus;
  output [0:0]CO;
  output [0:0]int_aps_wght_m_axis_tlast;
  output m_axis_tvalid_reg_reg;
  output temp_m_axis_tvalid_reg_7;
  output int_external_error;
  output [0:0]D;
  output [0:0]\rst_pipeline_reg[3] ;
  output [0:0]\rst_pipeline_reg[3]_0 ;
  output [0:0]\rst_pipeline_reg[3]_1 ;
  output [0:0]\rst_pipeline_reg[3]_2 ;
  output [0:0]\rst_pipeline_reg[3]_3 ;
  output [0:0]\rst_pipeline_reg[3]_4 ;
  output [15:0]int_aps_wght_m_axis_tdata;
  input [0:0]Q;
  input core_clk;
  input s_axis_tready_early_14;
  input s_axis_tlast_int_15;
  input [0:0]\m_axis_tdata_reg_reg[0] ;
  input p_4_in_33;
  input [0:0]int_spl_wght_m_axis_tlast;
  input \fsm_state_reg[0]_0 ;
  input \fsm_state_reg[0]_1 ;
  input \fsm_state_reg[0]_2 ;
  input \fsm_state_reg[0]_3 ;
  input \fsm_state_reg[0]_4 ;
  input \fsm_state_reg[0]_5 ;
  input \fsm_state_reg[0]_6 ;
  input operation_start;
  input [0:0]\fsm_state_reg[1]_0 ;
  input [6:0]\fsm_state_reg[1]_1 ;
  input [15:0]\temp_m_axis_tdata_reg_reg[15] ;
  input s_axis_t_tready_int_35;
  input store_t_36;
  input s_axis_tvalid_int__0_48;
  input [18:0]\pckt_size_reg_early_reg[18]_0 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]Q;
  wire core_clk;
  wire [1:0]fsm_state;
  wire \fsm_state[0]_i_1__14_n_0 ;
  wire \fsm_state[1]_i_1__14_n_0 ;
  wire \fsm_state[1]_i_3_n_0 ;
  wire \fsm_state_reg[0]_0 ;
  wire \fsm_state_reg[0]_1 ;
  wire \fsm_state_reg[0]_2 ;
  wire \fsm_state_reg[0]_3 ;
  wire \fsm_state_reg[0]_4 ;
  wire \fsm_state_reg[0]_5 ;
  wire \fsm_state_reg[0]_6 ;
  wire [0:0]\fsm_state_reg[1]_0 ;
  wire [6:0]\fsm_state_reg[1]_1 ;
  wire generate_tlast0_carry__0_n_2;
  wire generate_tlast0_carry__0_n_3;
  wire generate_tlast0_carry_i_1__0_n_0;
  wire generate_tlast0_carry_i_2__0_n_0;
  wire generate_tlast0_carry_i_3__0_n_0;
  wire generate_tlast0_carry_i_4__0_n_0;
  wire generate_tlast0_carry_n_0;
  wire generate_tlast0_carry_n_1;
  wire generate_tlast0_carry_n_2;
  wire generate_tlast0_carry_n_3;
  wire in_axis_register_inst_n_4;
  wire in_axis_register_inst_n_5;
  wire in_axis_register_inst_n_6;
  wire [15:0]int_aps_wght_m_axis_tdata;
  wire [0:0]int_aps_wght_m_axis_tlast;
  wire int_external_error;
  wire [0:0]int_spl_wght_m_axis_tlast;
  wire [0:0]\m_axis_tdata_reg_reg[0] ;
  wire m_axis_tvalid_reg_reg;
  wire [0:0]operation_busy_bus;
  wire operation_busy_i_1__6_n_0;
  wire operation_busy_i_2_n_0;
  wire [0:0]operation_error_bus;
  wire operation_error_i_1__7_n_0;
  wire operation_start;
  wire p_4_in_33;
  wire pckt_size_counter_reg;
  wire pckt_size_counter_reg0_carry__0_n_0;
  wire pckt_size_counter_reg0_carry__0_n_1;
  wire pckt_size_counter_reg0_carry__0_n_2;
  wire pckt_size_counter_reg0_carry__0_n_3;
  wire pckt_size_counter_reg0_carry__0_n_4;
  wire pckt_size_counter_reg0_carry__0_n_5;
  wire pckt_size_counter_reg0_carry__0_n_6;
  wire pckt_size_counter_reg0_carry__0_n_7;
  wire pckt_size_counter_reg0_carry__1_n_0;
  wire pckt_size_counter_reg0_carry__1_n_1;
  wire pckt_size_counter_reg0_carry__1_n_2;
  wire pckt_size_counter_reg0_carry__1_n_3;
  wire pckt_size_counter_reg0_carry__1_n_4;
  wire pckt_size_counter_reg0_carry__1_n_5;
  wire pckt_size_counter_reg0_carry__1_n_6;
  wire pckt_size_counter_reg0_carry__1_n_7;
  wire pckt_size_counter_reg0_carry__2_n_0;
  wire pckt_size_counter_reg0_carry__2_n_1;
  wire pckt_size_counter_reg0_carry__2_n_2;
  wire pckt_size_counter_reg0_carry__2_n_3;
  wire pckt_size_counter_reg0_carry__2_n_4;
  wire pckt_size_counter_reg0_carry__2_n_5;
  wire pckt_size_counter_reg0_carry__2_n_6;
  wire pckt_size_counter_reg0_carry__2_n_7;
  wire pckt_size_counter_reg0_carry__3_n_3;
  wire pckt_size_counter_reg0_carry__3_n_6;
  wire pckt_size_counter_reg0_carry__3_n_7;
  wire pckt_size_counter_reg0_carry_n_0;
  wire pckt_size_counter_reg0_carry_n_1;
  wire pckt_size_counter_reg0_carry_n_2;
  wire pckt_size_counter_reg0_carry_n_3;
  wire pckt_size_counter_reg0_carry_n_4;
  wire pckt_size_counter_reg0_carry_n_5;
  wire pckt_size_counter_reg0_carry_n_6;
  wire pckt_size_counter_reg0_carry_n_7;
  wire \pckt_size_counter_reg[0]_i_1__0_n_0 ;
  wire \pckt_size_counter_reg[18]_i_1__5_n_0 ;
  wire \pckt_size_counter_reg_reg_n_0_[0] ;
  wire \pckt_size_counter_reg_reg_n_0_[10] ;
  wire \pckt_size_counter_reg_reg_n_0_[11] ;
  wire \pckt_size_counter_reg_reg_n_0_[12] ;
  wire \pckt_size_counter_reg_reg_n_0_[13] ;
  wire \pckt_size_counter_reg_reg_n_0_[14] ;
  wire \pckt_size_counter_reg_reg_n_0_[15] ;
  wire \pckt_size_counter_reg_reg_n_0_[16] ;
  wire \pckt_size_counter_reg_reg_n_0_[17] ;
  wire \pckt_size_counter_reg_reg_n_0_[18] ;
  wire \pckt_size_counter_reg_reg_n_0_[1] ;
  wire \pckt_size_counter_reg_reg_n_0_[2] ;
  wire \pckt_size_counter_reg_reg_n_0_[3] ;
  wire \pckt_size_counter_reg_reg_n_0_[4] ;
  wire \pckt_size_counter_reg_reg_n_0_[5] ;
  wire \pckt_size_counter_reg_reg_n_0_[6] ;
  wire \pckt_size_counter_reg_reg_n_0_[7] ;
  wire \pckt_size_counter_reg_reg_n_0_[8] ;
  wire \pckt_size_counter_reg_reg_n_0_[9] ;
  wire pckt_size_reg_early;
  wire [18:0]\pckt_size_reg_early_reg[18]_0 ;
  wire \pckt_size_reg_early_reg_n_0_[0] ;
  wire \pckt_size_reg_early_reg_n_0_[10] ;
  wire \pckt_size_reg_early_reg_n_0_[11] ;
  wire \pckt_size_reg_early_reg_n_0_[12] ;
  wire \pckt_size_reg_early_reg_n_0_[13] ;
  wire \pckt_size_reg_early_reg_n_0_[14] ;
  wire \pckt_size_reg_early_reg_n_0_[15] ;
  wire \pckt_size_reg_early_reg_n_0_[16] ;
  wire \pckt_size_reg_early_reg_n_0_[17] ;
  wire \pckt_size_reg_early_reg_n_0_[18] ;
  wire \pckt_size_reg_early_reg_n_0_[1] ;
  wire \pckt_size_reg_early_reg_n_0_[2] ;
  wire \pckt_size_reg_early_reg_n_0_[3] ;
  wire \pckt_size_reg_early_reg_n_0_[4] ;
  wire \pckt_size_reg_early_reg_n_0_[5] ;
  wire \pckt_size_reg_early_reg_n_0_[6] ;
  wire \pckt_size_reg_early_reg_n_0_[7] ;
  wire \pckt_size_reg_early_reg_n_0_[8] ;
  wire \pckt_size_reg_early_reg_n_0_[9] ;
  wire [0:0]\rst_pipeline_reg[3] ;
  wire [0:0]\rst_pipeline_reg[3]_0 ;
  wire [0:0]\rst_pipeline_reg[3]_1 ;
  wire [0:0]\rst_pipeline_reg[3]_2 ;
  wire [0:0]\rst_pipeline_reg[3]_3 ;
  wire [0:0]\rst_pipeline_reg[3]_4 ;
  wire s_axis_t_tready_int_35;
  wire s_axis_tlast_int_15;
  wire s_axis_tready_early_14;
  wire s_axis_tready_reg_reg;
  wire s_axis_tvalid_int__0_48;
  wire store_t_36;
  wire [15:0]\temp_m_axis_tdata_reg_reg[15] ;
  wire temp_m_axis_tvalid_reg_7;
  wire [3:0]NLW_generate_tlast0_carry_O_UNCONNECTED;
  wire [3:3]NLW_generate_tlast0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_generate_tlast0_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_pckt_size_counter_reg0_carry__3_CO_UNCONNECTED;
  wire [3:2]NLW_pckt_size_counter_reg0_carry__3_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \fsm_state[0]_i_1__10 
       (.I0(int_external_error),
        .I1(Q),
        .I2(\fsm_state_reg[0]_2 ),
        .O(\rst_pipeline_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \fsm_state[0]_i_1__11 
       (.I0(int_external_error),
        .I1(Q),
        .I2(\fsm_state_reg[0]_3 ),
        .O(\rst_pipeline_reg[3]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \fsm_state[0]_i_1__12 
       (.I0(int_external_error),
        .I1(Q),
        .I2(\fsm_state_reg[0]_4 ),
        .O(\rst_pipeline_reg[3]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \fsm_state[0]_i_1__13 
       (.I0(int_external_error),
        .I1(Q),
        .I2(\fsm_state_reg[0]_5 ),
        .O(\rst_pipeline_reg[3]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \fsm_state[0]_i_1__14 
       (.I0(int_external_error),
        .I1(Q),
        .I2(operation_busy_i_2_n_0),
        .O(\fsm_state[0]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \fsm_state[0]_i_1__15 
       (.I0(int_external_error),
        .I1(Q),
        .I2(\fsm_state_reg[0]_6 ),
        .O(\rst_pipeline_reg[3]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \fsm_state[0]_i_1__8 
       (.I0(int_external_error),
        .I1(Q),
        .I2(\fsm_state_reg[0]_0 ),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \fsm_state[0]_i_1__9 
       (.I0(int_external_error),
        .I1(Q),
        .I2(\fsm_state_reg[0]_1 ),
        .O(\rst_pipeline_reg[3] ));
  LUT6 #(
    .INIT(64'h2232222222222222)) 
    \fsm_state[1]_i_1__14 
       (.I0(int_external_error),
        .I1(Q),
        .I2(p_4_in_33),
        .I3(fsm_state[1]),
        .I4(fsm_state[0]),
        .I5(int_spl_wght_m_axis_tlast),
        .O(\fsm_state[1]_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \fsm_state[1]_i_2 
       (.I0(\fsm_state_reg[1]_0 ),
        .I1(\fsm_state[1]_i_3_n_0 ),
        .I2(\fsm_state_reg[1]_1 [6]),
        .I3(\fsm_state_reg[1]_1 [5]),
        .I4(\fsm_state_reg[1]_1 [4]),
        .I5(\fsm_state_reg[1]_1 [3]),
        .O(int_external_error));
  LUT4 #(
    .INIT(16'h8000)) 
    \fsm_state[1]_i_3 
       (.I0(operation_error_bus),
        .I1(\fsm_state_reg[1]_1 [0]),
        .I2(\fsm_state_reg[1]_1 [2]),
        .I3(\fsm_state_reg[1]_1 [1]),
        .O(\fsm_state[1]_i_3_n_0 ));
  FDRE \fsm_state_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\fsm_state[0]_i_1__14_n_0 ),
        .Q(fsm_state[0]),
        .R(Q));
  FDRE \fsm_state_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\fsm_state[1]_i_1__14_n_0 ),
        .Q(fsm_state[1]),
        .R(Q));
  CARRY4 generate_tlast0_carry
       (.CI(1'b0),
        .CO({generate_tlast0_carry_n_0,generate_tlast0_carry_n_1,generate_tlast0_carry_n_2,generate_tlast0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_generate_tlast0_carry_O_UNCONNECTED[3:0]),
        .S({generate_tlast0_carry_i_1__0_n_0,generate_tlast0_carry_i_2__0_n_0,generate_tlast0_carry_i_3__0_n_0,generate_tlast0_carry_i_4__0_n_0}));
  CARRY4 generate_tlast0_carry__0
       (.CI(generate_tlast0_carry_n_0),
        .CO({NLW_generate_tlast0_carry__0_CO_UNCONNECTED[3],CO,generate_tlast0_carry__0_n_2,generate_tlast0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_generate_tlast0_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,in_axis_register_inst_n_4,in_axis_register_inst_n_5,in_axis_register_inst_n_6}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    generate_tlast0_carry_i_1__0
       (.I0(\pckt_size_counter_reg_reg_n_0_[10] ),
        .I1(\pckt_size_reg_early_reg_n_0_[10] ),
        .I2(\pckt_size_counter_reg_reg_n_0_[9] ),
        .I3(\pckt_size_reg_early_reg_n_0_[9] ),
        .I4(\pckt_size_reg_early_reg_n_0_[11] ),
        .I5(\pckt_size_counter_reg_reg_n_0_[11] ),
        .O(generate_tlast0_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    generate_tlast0_carry_i_2__0
       (.I0(\pckt_size_counter_reg_reg_n_0_[7] ),
        .I1(\pckt_size_reg_early_reg_n_0_[7] ),
        .I2(\pckt_size_counter_reg_reg_n_0_[6] ),
        .I3(\pckt_size_reg_early_reg_n_0_[6] ),
        .I4(\pckt_size_reg_early_reg_n_0_[8] ),
        .I5(\pckt_size_counter_reg_reg_n_0_[8] ),
        .O(generate_tlast0_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    generate_tlast0_carry_i_3__0
       (.I0(\pckt_size_counter_reg_reg_n_0_[4] ),
        .I1(\pckt_size_reg_early_reg_n_0_[4] ),
        .I2(\pckt_size_counter_reg_reg_n_0_[3] ),
        .I3(\pckt_size_reg_early_reg_n_0_[3] ),
        .I4(\pckt_size_reg_early_reg_n_0_[5] ),
        .I5(\pckt_size_counter_reg_reg_n_0_[5] ),
        .O(generate_tlast0_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    generate_tlast0_carry_i_4__0
       (.I0(\pckt_size_counter_reg_reg_n_0_[1] ),
        .I1(\pckt_size_reg_early_reg_n_0_[1] ),
        .I2(\pckt_size_counter_reg_reg_n_0_[0] ),
        .I3(\pckt_size_reg_early_reg_n_0_[0] ),
        .I4(\pckt_size_reg_early_reg_n_0_[2] ),
        .I5(\pckt_size_counter_reg_reg_n_0_[2] ),
        .O(generate_tlast0_carry_i_4__0_n_0));
  KanTop_KanAcceleratorWrapper_0_0_axis_register_70 in_axis_register_inst
       (.CO(CO),
        .Q(Q),
        .S({in_axis_register_inst_n_4,in_axis_register_inst_n_5,in_axis_register_inst_n_6}),
        .core_clk(core_clk),
        .generate_tlast0_carry__0({\pckt_size_reg_early_reg_n_0_[18] ,\pckt_size_reg_early_reg_n_0_[17] ,\pckt_size_reg_early_reg_n_0_[16] ,\pckt_size_reg_early_reg_n_0_[15] ,\pckt_size_reg_early_reg_n_0_[14] ,\pckt_size_reg_early_reg_n_0_[13] ,\pckt_size_reg_early_reg_n_0_[12] }),
        .generate_tlast0_carry__0_0({\pckt_size_counter_reg_reg_n_0_[18] ,\pckt_size_counter_reg_reg_n_0_[17] }),
        .generate_tlast0_carry__0_1({\pckt_size_counter_reg_reg_n_0_[16] ,\pckt_size_counter_reg_reg_n_0_[15] ,\pckt_size_counter_reg_reg_n_0_[14] ,\pckt_size_counter_reg_reg_n_0_[13] }),
        .generate_tlast0_carry__0_2(\pckt_size_counter_reg_reg_n_0_[12] ),
        .int_aps_wght_m_axis_tdata(int_aps_wght_m_axis_tdata),
        .int_aps_wght_m_axis_tlast(int_aps_wght_m_axis_tlast),
        .int_spl_wght_m_axis_tlast(int_spl_wght_m_axis_tlast),
        .\m_axis_tdata_reg_reg[0]_0 (\m_axis_tdata_reg_reg[0] ),
        .m_axis_tvalid_reg_reg_0(m_axis_tvalid_reg_reg),
        .p_4_in_33(p_4_in_33),
        .s_axis_t_tready_int_35(s_axis_t_tready_int_35),
        .s_axis_tlast_int_15(s_axis_tlast_int_15),
        .s_axis_tready_early_14(s_axis_tready_early_14),
        .s_axis_tready_reg_reg_0(s_axis_tready_reg_reg),
        .s_axis_tvalid_int__0_48(s_axis_tvalid_int__0_48),
        .store_t_36(store_t_36),
        .\temp_m_axis_tdata_reg_reg[15]_0 (\temp_m_axis_tdata_reg_reg[15] ),
        .temp_m_axis_tvalid_reg_7(temp_m_axis_tvalid_reg_7));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    operation_busy_i_1__6
       (.I0(int_external_error),
        .I1(Q),
        .I2(operation_busy_i_2_n_0),
        .I3(\fsm_state[1]_i_1__14_n_0 ),
        .O(operation_busy_i_1__6_n_0));
  LUT6 #(
    .INIT(64'hAAAA0000F3FFAAAA)) 
    operation_busy_i_2
       (.I0(operation_start),
        .I1(int_spl_wght_m_axis_tlast),
        .I2(CO),
        .I3(p_4_in_33),
        .I4(fsm_state[0]),
        .I5(fsm_state[1]),
        .O(operation_busy_i_2_n_0));
  FDRE operation_busy_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(operation_busy_i_1__6_n_0),
        .Q(operation_busy_bus),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'hEF00)) 
    operation_error_i_1__7
       (.I0(int_external_error),
        .I1(Q),
        .I2(operation_busy_i_2_n_0),
        .I3(\fsm_state[1]_i_1__14_n_0 ),
        .O(operation_error_i_1__7_n_0));
  FDRE operation_error_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(operation_error_i_1__7_n_0),
        .Q(operation_error_bus),
        .R(Q));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 pckt_size_counter_reg0_carry
       (.CI(1'b0),
        .CO({pckt_size_counter_reg0_carry_n_0,pckt_size_counter_reg0_carry_n_1,pckt_size_counter_reg0_carry_n_2,pckt_size_counter_reg0_carry_n_3}),
        .CYINIT(\pckt_size_counter_reg_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pckt_size_counter_reg0_carry_n_4,pckt_size_counter_reg0_carry_n_5,pckt_size_counter_reg0_carry_n_6,pckt_size_counter_reg0_carry_n_7}),
        .S({\pckt_size_counter_reg_reg_n_0_[4] ,\pckt_size_counter_reg_reg_n_0_[3] ,\pckt_size_counter_reg_reg_n_0_[2] ,\pckt_size_counter_reg_reg_n_0_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 pckt_size_counter_reg0_carry__0
       (.CI(pckt_size_counter_reg0_carry_n_0),
        .CO({pckt_size_counter_reg0_carry__0_n_0,pckt_size_counter_reg0_carry__0_n_1,pckt_size_counter_reg0_carry__0_n_2,pckt_size_counter_reg0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pckt_size_counter_reg0_carry__0_n_4,pckt_size_counter_reg0_carry__0_n_5,pckt_size_counter_reg0_carry__0_n_6,pckt_size_counter_reg0_carry__0_n_7}),
        .S({\pckt_size_counter_reg_reg_n_0_[8] ,\pckt_size_counter_reg_reg_n_0_[7] ,\pckt_size_counter_reg_reg_n_0_[6] ,\pckt_size_counter_reg_reg_n_0_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 pckt_size_counter_reg0_carry__1
       (.CI(pckt_size_counter_reg0_carry__0_n_0),
        .CO({pckt_size_counter_reg0_carry__1_n_0,pckt_size_counter_reg0_carry__1_n_1,pckt_size_counter_reg0_carry__1_n_2,pckt_size_counter_reg0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pckt_size_counter_reg0_carry__1_n_4,pckt_size_counter_reg0_carry__1_n_5,pckt_size_counter_reg0_carry__1_n_6,pckt_size_counter_reg0_carry__1_n_7}),
        .S({\pckt_size_counter_reg_reg_n_0_[12] ,\pckt_size_counter_reg_reg_n_0_[11] ,\pckt_size_counter_reg_reg_n_0_[10] ,\pckt_size_counter_reg_reg_n_0_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 pckt_size_counter_reg0_carry__2
       (.CI(pckt_size_counter_reg0_carry__1_n_0),
        .CO({pckt_size_counter_reg0_carry__2_n_0,pckt_size_counter_reg0_carry__2_n_1,pckt_size_counter_reg0_carry__2_n_2,pckt_size_counter_reg0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pckt_size_counter_reg0_carry__2_n_4,pckt_size_counter_reg0_carry__2_n_5,pckt_size_counter_reg0_carry__2_n_6,pckt_size_counter_reg0_carry__2_n_7}),
        .S({\pckt_size_counter_reg_reg_n_0_[16] ,\pckt_size_counter_reg_reg_n_0_[15] ,\pckt_size_counter_reg_reg_n_0_[14] ,\pckt_size_counter_reg_reg_n_0_[13] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 pckt_size_counter_reg0_carry__3
       (.CI(pckt_size_counter_reg0_carry__2_n_0),
        .CO({NLW_pckt_size_counter_reg0_carry__3_CO_UNCONNECTED[3:1],pckt_size_counter_reg0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_pckt_size_counter_reg0_carry__3_O_UNCONNECTED[3:2],pckt_size_counter_reg0_carry__3_n_6,pckt_size_counter_reg0_carry__3_n_7}),
        .S({1'b0,1'b0,\pckt_size_counter_reg_reg_n_0_[18] ,\pckt_size_counter_reg_reg_n_0_[17] }));
  LUT1 #(
    .INIT(2'h1)) 
    \pckt_size_counter_reg[0]_i_1__0 
       (.I0(\pckt_size_counter_reg_reg_n_0_[0] ),
        .O(\pckt_size_counter_reg[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h1033102310231023)) 
    \pckt_size_counter_reg[18]_i_1__5 
       (.I0(int_external_error),
        .I1(Q),
        .I2(operation_busy_i_2_n_0),
        .I3(\fsm_state[1]_i_1__14_n_0 ),
        .I4(p_4_in_33),
        .I5(CO),
        .O(\pckt_size_counter_reg[18]_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'h10103323)) 
    \pckt_size_counter_reg[18]_i_2__5 
       (.I0(int_external_error),
        .I1(Q),
        .I2(operation_busy_i_2_n_0),
        .I3(p_4_in_33),
        .I4(\fsm_state[1]_i_1__14_n_0 ),
        .O(pckt_size_counter_reg));
  FDRE \pckt_size_counter_reg_reg[0] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(\pckt_size_counter_reg[0]_i_1__0_n_0 ),
        .Q(\pckt_size_counter_reg_reg_n_0_[0] ),
        .R(\pckt_size_counter_reg[18]_i_1__5_n_0 ));
  FDRE \pckt_size_counter_reg_reg[10] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__1_n_6),
        .Q(\pckt_size_counter_reg_reg_n_0_[10] ),
        .R(\pckt_size_counter_reg[18]_i_1__5_n_0 ));
  FDRE \pckt_size_counter_reg_reg[11] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__1_n_5),
        .Q(\pckt_size_counter_reg_reg_n_0_[11] ),
        .R(\pckt_size_counter_reg[18]_i_1__5_n_0 ));
  FDRE \pckt_size_counter_reg_reg[12] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__1_n_4),
        .Q(\pckt_size_counter_reg_reg_n_0_[12] ),
        .R(\pckt_size_counter_reg[18]_i_1__5_n_0 ));
  FDRE \pckt_size_counter_reg_reg[13] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__2_n_7),
        .Q(\pckt_size_counter_reg_reg_n_0_[13] ),
        .R(\pckt_size_counter_reg[18]_i_1__5_n_0 ));
  FDRE \pckt_size_counter_reg_reg[14] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__2_n_6),
        .Q(\pckt_size_counter_reg_reg_n_0_[14] ),
        .R(\pckt_size_counter_reg[18]_i_1__5_n_0 ));
  FDRE \pckt_size_counter_reg_reg[15] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__2_n_5),
        .Q(\pckt_size_counter_reg_reg_n_0_[15] ),
        .R(\pckt_size_counter_reg[18]_i_1__5_n_0 ));
  FDRE \pckt_size_counter_reg_reg[16] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__2_n_4),
        .Q(\pckt_size_counter_reg_reg_n_0_[16] ),
        .R(\pckt_size_counter_reg[18]_i_1__5_n_0 ));
  FDRE \pckt_size_counter_reg_reg[17] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__3_n_7),
        .Q(\pckt_size_counter_reg_reg_n_0_[17] ),
        .R(\pckt_size_counter_reg[18]_i_1__5_n_0 ));
  FDRE \pckt_size_counter_reg_reg[18] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__3_n_6),
        .Q(\pckt_size_counter_reg_reg_n_0_[18] ),
        .R(\pckt_size_counter_reg[18]_i_1__5_n_0 ));
  FDRE \pckt_size_counter_reg_reg[1] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry_n_7),
        .Q(\pckt_size_counter_reg_reg_n_0_[1] ),
        .R(\pckt_size_counter_reg[18]_i_1__5_n_0 ));
  FDRE \pckt_size_counter_reg_reg[2] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry_n_6),
        .Q(\pckt_size_counter_reg_reg_n_0_[2] ),
        .R(\pckt_size_counter_reg[18]_i_1__5_n_0 ));
  FDRE \pckt_size_counter_reg_reg[3] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry_n_5),
        .Q(\pckt_size_counter_reg_reg_n_0_[3] ),
        .R(\pckt_size_counter_reg[18]_i_1__5_n_0 ));
  FDRE \pckt_size_counter_reg_reg[4] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry_n_4),
        .Q(\pckt_size_counter_reg_reg_n_0_[4] ),
        .R(\pckt_size_counter_reg[18]_i_1__5_n_0 ));
  FDRE \pckt_size_counter_reg_reg[5] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__0_n_7),
        .Q(\pckt_size_counter_reg_reg_n_0_[5] ),
        .R(\pckt_size_counter_reg[18]_i_1__5_n_0 ));
  FDRE \pckt_size_counter_reg_reg[6] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__0_n_6),
        .Q(\pckt_size_counter_reg_reg_n_0_[6] ),
        .R(\pckt_size_counter_reg[18]_i_1__5_n_0 ));
  FDRE \pckt_size_counter_reg_reg[7] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__0_n_5),
        .Q(\pckt_size_counter_reg_reg_n_0_[7] ),
        .R(\pckt_size_counter_reg[18]_i_1__5_n_0 ));
  FDRE \pckt_size_counter_reg_reg[8] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__0_n_4),
        .Q(\pckt_size_counter_reg_reg_n_0_[8] ),
        .R(\pckt_size_counter_reg[18]_i_1__5_n_0 ));
  FDRE \pckt_size_counter_reg_reg[9] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__1_n_7),
        .Q(\pckt_size_counter_reg_reg_n_0_[9] ),
        .R(\pckt_size_counter_reg[18]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h0033003300230033)) 
    \pckt_size_reg_early[18]_i_1__5 
       (.I0(int_external_error),
        .I1(Q),
        .I2(operation_busy_i_2_n_0),
        .I3(\fsm_state[1]_i_1__14_n_0 ),
        .I4(fsm_state[0]),
        .I5(fsm_state[1]),
        .O(pckt_size_reg_early));
  FDRE \pckt_size_reg_early_reg[0] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [0]),
        .Q(\pckt_size_reg_early_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[10] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [10]),
        .Q(\pckt_size_reg_early_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[11] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [11]),
        .Q(\pckt_size_reg_early_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[12] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [12]),
        .Q(\pckt_size_reg_early_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[13] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [13]),
        .Q(\pckt_size_reg_early_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[14] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [14]),
        .Q(\pckt_size_reg_early_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[15] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [15]),
        .Q(\pckt_size_reg_early_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[16] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [16]),
        .Q(\pckt_size_reg_early_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[17] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [17]),
        .Q(\pckt_size_reg_early_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[18] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [18]),
        .Q(\pckt_size_reg_early_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[1] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [1]),
        .Q(\pckt_size_reg_early_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[2] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [2]),
        .Q(\pckt_size_reg_early_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[3] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [3]),
        .Q(\pckt_size_reg_early_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[4] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [4]),
        .Q(\pckt_size_reg_early_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[5] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [5]),
        .Q(\pckt_size_reg_early_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[6] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [6]),
        .Q(\pckt_size_reg_early_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[7] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [7]),
        .Q(\pckt_size_reg_early_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[8] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [8]),
        .Q(\pckt_size_reg_early_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[9] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [9]),
        .Q(\pckt_size_reg_early_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "AxisPacketSplitter" *) 
module KanTop_KanAcceleratorWrapper_0_0_AxisPacketSplitter_58
   (operation_busy_bus,
    s_axis_tready_reg_reg,
    operation_error_reg_0,
    CO,
    int_aps_wght_m_axis_tlast,
    m_axis_tvalid_reg_reg,
    temp_m_axis_tvalid_reg_8,
    operation_start_reg,
    int_aps_wght_m_axis_tdata,
    Q,
    core_clk,
    s_axis_tready_early_16,
    s_axis_tlast_int_17,
    \m_axis_tdata_reg_reg[0] ,
    int_external_error,
    p_4_in_32,
    int_spl_wght_m_axis_tlast,
    operation_start,
    \temp_m_axis_tdata_reg_reg[15] ,
    s_axis_t_tready_int_37,
    store_t_38,
    s_axis_tvalid_int__0_49,
    D,
    \pckt_size_reg_early_reg[18]_0 );
  output [0:0]operation_busy_bus;
  output s_axis_tready_reg_reg;
  output [0:0]operation_error_reg_0;
  output [0:0]CO;
  output [0:0]int_aps_wght_m_axis_tlast;
  output m_axis_tvalid_reg_reg;
  output temp_m_axis_tvalid_reg_8;
  output operation_start_reg;
  output [15:0]int_aps_wght_m_axis_tdata;
  input [0:0]Q;
  input core_clk;
  input s_axis_tready_early_16;
  input s_axis_tlast_int_17;
  input [0:0]\m_axis_tdata_reg_reg[0] ;
  input int_external_error;
  input p_4_in_32;
  input [0:0]int_spl_wght_m_axis_tlast;
  input operation_start;
  input [15:0]\temp_m_axis_tdata_reg_reg[15] ;
  input s_axis_t_tready_int_37;
  input store_t_38;
  input s_axis_tvalid_int__0_49;
  input [0:0]D;
  input [18:0]\pckt_size_reg_early_reg[18]_0 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]Q;
  wire core_clk;
  wire [1:0]fsm_state;
  wire \fsm_state[1]_i_1__13_n_0 ;
  wire generate_tlast0_carry__0_n_2;
  wire generate_tlast0_carry__0_n_3;
  wire generate_tlast0_carry_i_1__1_n_0;
  wire generate_tlast0_carry_i_2__1_n_0;
  wire generate_tlast0_carry_i_3__1_n_0;
  wire generate_tlast0_carry_i_4__1_n_0;
  wire generate_tlast0_carry_n_0;
  wire generate_tlast0_carry_n_1;
  wire generate_tlast0_carry_n_2;
  wire generate_tlast0_carry_n_3;
  wire in_axis_register_inst_n_4;
  wire in_axis_register_inst_n_5;
  wire in_axis_register_inst_n_6;
  wire [15:0]int_aps_wght_m_axis_tdata;
  wire [0:0]int_aps_wght_m_axis_tlast;
  wire int_external_error;
  wire [0:0]int_spl_wght_m_axis_tlast;
  wire [0:0]\m_axis_tdata_reg_reg[0] ;
  wire m_axis_tvalid_reg_reg;
  wire [0:0]operation_busy_bus;
  wire operation_busy_i_1__5_n_0;
  wire operation_error_i_1__6_n_0;
  wire [0:0]operation_error_reg_0;
  wire operation_start;
  wire operation_start_reg;
  wire p_4_in_32;
  wire pckt_size_counter_reg;
  wire pckt_size_counter_reg0_carry__0_n_0;
  wire pckt_size_counter_reg0_carry__0_n_1;
  wire pckt_size_counter_reg0_carry__0_n_2;
  wire pckt_size_counter_reg0_carry__0_n_3;
  wire pckt_size_counter_reg0_carry__0_n_4;
  wire pckt_size_counter_reg0_carry__0_n_5;
  wire pckt_size_counter_reg0_carry__0_n_6;
  wire pckt_size_counter_reg0_carry__0_n_7;
  wire pckt_size_counter_reg0_carry__1_n_0;
  wire pckt_size_counter_reg0_carry__1_n_1;
  wire pckt_size_counter_reg0_carry__1_n_2;
  wire pckt_size_counter_reg0_carry__1_n_3;
  wire pckt_size_counter_reg0_carry__1_n_4;
  wire pckt_size_counter_reg0_carry__1_n_5;
  wire pckt_size_counter_reg0_carry__1_n_6;
  wire pckt_size_counter_reg0_carry__1_n_7;
  wire pckt_size_counter_reg0_carry__2_n_0;
  wire pckt_size_counter_reg0_carry__2_n_1;
  wire pckt_size_counter_reg0_carry__2_n_2;
  wire pckt_size_counter_reg0_carry__2_n_3;
  wire pckt_size_counter_reg0_carry__2_n_4;
  wire pckt_size_counter_reg0_carry__2_n_5;
  wire pckt_size_counter_reg0_carry__2_n_6;
  wire pckt_size_counter_reg0_carry__2_n_7;
  wire pckt_size_counter_reg0_carry__3_n_3;
  wire pckt_size_counter_reg0_carry__3_n_6;
  wire pckt_size_counter_reg0_carry__3_n_7;
  wire pckt_size_counter_reg0_carry_n_0;
  wire pckt_size_counter_reg0_carry_n_1;
  wire pckt_size_counter_reg0_carry_n_2;
  wire pckt_size_counter_reg0_carry_n_3;
  wire pckt_size_counter_reg0_carry_n_4;
  wire pckt_size_counter_reg0_carry_n_5;
  wire pckt_size_counter_reg0_carry_n_6;
  wire pckt_size_counter_reg0_carry_n_7;
  wire \pckt_size_counter_reg[0]_i_1__1_n_0 ;
  wire \pckt_size_counter_reg[18]_i_1__4_n_0 ;
  wire \pckt_size_counter_reg_reg_n_0_[0] ;
  wire \pckt_size_counter_reg_reg_n_0_[10] ;
  wire \pckt_size_counter_reg_reg_n_0_[11] ;
  wire \pckt_size_counter_reg_reg_n_0_[12] ;
  wire \pckt_size_counter_reg_reg_n_0_[13] ;
  wire \pckt_size_counter_reg_reg_n_0_[14] ;
  wire \pckt_size_counter_reg_reg_n_0_[15] ;
  wire \pckt_size_counter_reg_reg_n_0_[16] ;
  wire \pckt_size_counter_reg_reg_n_0_[17] ;
  wire \pckt_size_counter_reg_reg_n_0_[18] ;
  wire \pckt_size_counter_reg_reg_n_0_[1] ;
  wire \pckt_size_counter_reg_reg_n_0_[2] ;
  wire \pckt_size_counter_reg_reg_n_0_[3] ;
  wire \pckt_size_counter_reg_reg_n_0_[4] ;
  wire \pckt_size_counter_reg_reg_n_0_[5] ;
  wire \pckt_size_counter_reg_reg_n_0_[6] ;
  wire \pckt_size_counter_reg_reg_n_0_[7] ;
  wire \pckt_size_counter_reg_reg_n_0_[8] ;
  wire \pckt_size_counter_reg_reg_n_0_[9] ;
  wire pckt_size_reg_early;
  wire [18:0]\pckt_size_reg_early_reg[18]_0 ;
  wire \pckt_size_reg_early_reg_n_0_[0] ;
  wire \pckt_size_reg_early_reg_n_0_[10] ;
  wire \pckt_size_reg_early_reg_n_0_[11] ;
  wire \pckt_size_reg_early_reg_n_0_[12] ;
  wire \pckt_size_reg_early_reg_n_0_[13] ;
  wire \pckt_size_reg_early_reg_n_0_[14] ;
  wire \pckt_size_reg_early_reg_n_0_[15] ;
  wire \pckt_size_reg_early_reg_n_0_[16] ;
  wire \pckt_size_reg_early_reg_n_0_[17] ;
  wire \pckt_size_reg_early_reg_n_0_[18] ;
  wire \pckt_size_reg_early_reg_n_0_[1] ;
  wire \pckt_size_reg_early_reg_n_0_[2] ;
  wire \pckt_size_reg_early_reg_n_0_[3] ;
  wire \pckt_size_reg_early_reg_n_0_[4] ;
  wire \pckt_size_reg_early_reg_n_0_[5] ;
  wire \pckt_size_reg_early_reg_n_0_[6] ;
  wire \pckt_size_reg_early_reg_n_0_[7] ;
  wire \pckt_size_reg_early_reg_n_0_[8] ;
  wire \pckt_size_reg_early_reg_n_0_[9] ;
  wire s_axis_t_tready_int_37;
  wire s_axis_tlast_int_17;
  wire s_axis_tready_early_16;
  wire s_axis_tready_reg_reg;
  wire s_axis_tvalid_int__0_49;
  wire store_t_38;
  wire [15:0]\temp_m_axis_tdata_reg_reg[15] ;
  wire temp_m_axis_tvalid_reg_8;
  wire [3:0]NLW_generate_tlast0_carry_O_UNCONNECTED;
  wire [3:3]NLW_generate_tlast0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_generate_tlast0_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_pckt_size_counter_reg0_carry__3_CO_UNCONNECTED;
  wire [3:2]NLW_pckt_size_counter_reg0_carry__3_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h2232222222222222)) 
    \fsm_state[1]_i_1__13 
       (.I0(int_external_error),
        .I1(Q),
        .I2(p_4_in_32),
        .I3(fsm_state[1]),
        .I4(fsm_state[0]),
        .I5(int_spl_wght_m_axis_tlast),
        .O(\fsm_state[1]_i_1__13_n_0 ));
  FDRE \fsm_state_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(D),
        .Q(fsm_state[0]),
        .R(Q));
  FDRE \fsm_state_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\fsm_state[1]_i_1__13_n_0 ),
        .Q(fsm_state[1]),
        .R(Q));
  CARRY4 generate_tlast0_carry
       (.CI(1'b0),
        .CO({generate_tlast0_carry_n_0,generate_tlast0_carry_n_1,generate_tlast0_carry_n_2,generate_tlast0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_generate_tlast0_carry_O_UNCONNECTED[3:0]),
        .S({generate_tlast0_carry_i_1__1_n_0,generate_tlast0_carry_i_2__1_n_0,generate_tlast0_carry_i_3__1_n_0,generate_tlast0_carry_i_4__1_n_0}));
  CARRY4 generate_tlast0_carry__0
       (.CI(generate_tlast0_carry_n_0),
        .CO({NLW_generate_tlast0_carry__0_CO_UNCONNECTED[3],CO,generate_tlast0_carry__0_n_2,generate_tlast0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_generate_tlast0_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,in_axis_register_inst_n_4,in_axis_register_inst_n_5,in_axis_register_inst_n_6}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    generate_tlast0_carry_i_1__1
       (.I0(\pckt_size_counter_reg_reg_n_0_[10] ),
        .I1(\pckt_size_reg_early_reg_n_0_[10] ),
        .I2(\pckt_size_counter_reg_reg_n_0_[9] ),
        .I3(\pckt_size_reg_early_reg_n_0_[9] ),
        .I4(\pckt_size_reg_early_reg_n_0_[11] ),
        .I5(\pckt_size_counter_reg_reg_n_0_[11] ),
        .O(generate_tlast0_carry_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    generate_tlast0_carry_i_2__1
       (.I0(\pckt_size_counter_reg_reg_n_0_[7] ),
        .I1(\pckt_size_reg_early_reg_n_0_[7] ),
        .I2(\pckt_size_counter_reg_reg_n_0_[6] ),
        .I3(\pckt_size_reg_early_reg_n_0_[6] ),
        .I4(\pckt_size_reg_early_reg_n_0_[8] ),
        .I5(\pckt_size_counter_reg_reg_n_0_[8] ),
        .O(generate_tlast0_carry_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    generate_tlast0_carry_i_3__1
       (.I0(\pckt_size_counter_reg_reg_n_0_[4] ),
        .I1(\pckt_size_reg_early_reg_n_0_[4] ),
        .I2(\pckt_size_counter_reg_reg_n_0_[3] ),
        .I3(\pckt_size_reg_early_reg_n_0_[3] ),
        .I4(\pckt_size_reg_early_reg_n_0_[5] ),
        .I5(\pckt_size_counter_reg_reg_n_0_[5] ),
        .O(generate_tlast0_carry_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    generate_tlast0_carry_i_4__1
       (.I0(\pckt_size_counter_reg_reg_n_0_[1] ),
        .I1(\pckt_size_reg_early_reg_n_0_[1] ),
        .I2(\pckt_size_counter_reg_reg_n_0_[0] ),
        .I3(\pckt_size_reg_early_reg_n_0_[0] ),
        .I4(\pckt_size_reg_early_reg_n_0_[2] ),
        .I5(\pckt_size_counter_reg_reg_n_0_[2] ),
        .O(generate_tlast0_carry_i_4__1_n_0));
  KanTop_KanAcceleratorWrapper_0_0_axis_register_69 in_axis_register_inst
       (.CO(CO),
        .Q(Q),
        .S({in_axis_register_inst_n_4,in_axis_register_inst_n_5,in_axis_register_inst_n_6}),
        .core_clk(core_clk),
        .generate_tlast0_carry__0({\pckt_size_reg_early_reg_n_0_[18] ,\pckt_size_reg_early_reg_n_0_[17] ,\pckt_size_reg_early_reg_n_0_[16] ,\pckt_size_reg_early_reg_n_0_[15] ,\pckt_size_reg_early_reg_n_0_[14] ,\pckt_size_reg_early_reg_n_0_[13] ,\pckt_size_reg_early_reg_n_0_[12] }),
        .generate_tlast0_carry__0_0({\pckt_size_counter_reg_reg_n_0_[18] ,\pckt_size_counter_reg_reg_n_0_[17] }),
        .generate_tlast0_carry__0_1({\pckt_size_counter_reg_reg_n_0_[16] ,\pckt_size_counter_reg_reg_n_0_[15] ,\pckt_size_counter_reg_reg_n_0_[14] ,\pckt_size_counter_reg_reg_n_0_[13] }),
        .generate_tlast0_carry__0_2(\pckt_size_counter_reg_reg_n_0_[12] ),
        .int_aps_wght_m_axis_tdata(int_aps_wght_m_axis_tdata),
        .int_aps_wght_m_axis_tlast(int_aps_wght_m_axis_tlast),
        .int_spl_wght_m_axis_tlast(int_spl_wght_m_axis_tlast),
        .\m_axis_tdata_reg_reg[0]_0 (\m_axis_tdata_reg_reg[0] ),
        .m_axis_tvalid_reg_reg_0(m_axis_tvalid_reg_reg),
        .p_4_in_32(p_4_in_32),
        .s_axis_t_tready_int_37(s_axis_t_tready_int_37),
        .s_axis_tlast_int_17(s_axis_tlast_int_17),
        .s_axis_tready_early_16(s_axis_tready_early_16),
        .s_axis_tready_reg_reg_0(s_axis_tready_reg_reg),
        .s_axis_tvalid_int__0_49(s_axis_tvalid_int__0_49),
        .store_t_38(store_t_38),
        .\temp_m_axis_tdata_reg_reg[15]_0 (\temp_m_axis_tdata_reg_reg[15] ),
        .temp_m_axis_tvalid_reg_8(temp_m_axis_tvalid_reg_8));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    operation_busy_i_1__5
       (.I0(int_external_error),
        .I1(Q),
        .I2(operation_start_reg),
        .I3(\fsm_state[1]_i_1__13_n_0 ),
        .O(operation_busy_i_1__5_n_0));
  LUT6 #(
    .INIT(64'hAAAA0000F3FFAAAA)) 
    operation_busy_i_2__0
       (.I0(operation_start),
        .I1(int_spl_wght_m_axis_tlast),
        .I2(CO),
        .I3(p_4_in_32),
        .I4(fsm_state[0]),
        .I5(fsm_state[1]),
        .O(operation_start_reg));
  FDRE operation_busy_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(operation_busy_i_1__5_n_0),
        .Q(operation_busy_bus),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'hEF00)) 
    operation_error_i_1__6
       (.I0(int_external_error),
        .I1(Q),
        .I2(operation_start_reg),
        .I3(\fsm_state[1]_i_1__13_n_0 ),
        .O(operation_error_i_1__6_n_0));
  FDRE operation_error_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(operation_error_i_1__6_n_0),
        .Q(operation_error_reg_0),
        .R(Q));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 pckt_size_counter_reg0_carry
       (.CI(1'b0),
        .CO({pckt_size_counter_reg0_carry_n_0,pckt_size_counter_reg0_carry_n_1,pckt_size_counter_reg0_carry_n_2,pckt_size_counter_reg0_carry_n_3}),
        .CYINIT(\pckt_size_counter_reg_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pckt_size_counter_reg0_carry_n_4,pckt_size_counter_reg0_carry_n_5,pckt_size_counter_reg0_carry_n_6,pckt_size_counter_reg0_carry_n_7}),
        .S({\pckt_size_counter_reg_reg_n_0_[4] ,\pckt_size_counter_reg_reg_n_0_[3] ,\pckt_size_counter_reg_reg_n_0_[2] ,\pckt_size_counter_reg_reg_n_0_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 pckt_size_counter_reg0_carry__0
       (.CI(pckt_size_counter_reg0_carry_n_0),
        .CO({pckt_size_counter_reg0_carry__0_n_0,pckt_size_counter_reg0_carry__0_n_1,pckt_size_counter_reg0_carry__0_n_2,pckt_size_counter_reg0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pckt_size_counter_reg0_carry__0_n_4,pckt_size_counter_reg0_carry__0_n_5,pckt_size_counter_reg0_carry__0_n_6,pckt_size_counter_reg0_carry__0_n_7}),
        .S({\pckt_size_counter_reg_reg_n_0_[8] ,\pckt_size_counter_reg_reg_n_0_[7] ,\pckt_size_counter_reg_reg_n_0_[6] ,\pckt_size_counter_reg_reg_n_0_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 pckt_size_counter_reg0_carry__1
       (.CI(pckt_size_counter_reg0_carry__0_n_0),
        .CO({pckt_size_counter_reg0_carry__1_n_0,pckt_size_counter_reg0_carry__1_n_1,pckt_size_counter_reg0_carry__1_n_2,pckt_size_counter_reg0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pckt_size_counter_reg0_carry__1_n_4,pckt_size_counter_reg0_carry__1_n_5,pckt_size_counter_reg0_carry__1_n_6,pckt_size_counter_reg0_carry__1_n_7}),
        .S({\pckt_size_counter_reg_reg_n_0_[12] ,\pckt_size_counter_reg_reg_n_0_[11] ,\pckt_size_counter_reg_reg_n_0_[10] ,\pckt_size_counter_reg_reg_n_0_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 pckt_size_counter_reg0_carry__2
       (.CI(pckt_size_counter_reg0_carry__1_n_0),
        .CO({pckt_size_counter_reg0_carry__2_n_0,pckt_size_counter_reg0_carry__2_n_1,pckt_size_counter_reg0_carry__2_n_2,pckt_size_counter_reg0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pckt_size_counter_reg0_carry__2_n_4,pckt_size_counter_reg0_carry__2_n_5,pckt_size_counter_reg0_carry__2_n_6,pckt_size_counter_reg0_carry__2_n_7}),
        .S({\pckt_size_counter_reg_reg_n_0_[16] ,\pckt_size_counter_reg_reg_n_0_[15] ,\pckt_size_counter_reg_reg_n_0_[14] ,\pckt_size_counter_reg_reg_n_0_[13] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 pckt_size_counter_reg0_carry__3
       (.CI(pckt_size_counter_reg0_carry__2_n_0),
        .CO({NLW_pckt_size_counter_reg0_carry__3_CO_UNCONNECTED[3:1],pckt_size_counter_reg0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_pckt_size_counter_reg0_carry__3_O_UNCONNECTED[3:2],pckt_size_counter_reg0_carry__3_n_6,pckt_size_counter_reg0_carry__3_n_7}),
        .S({1'b0,1'b0,\pckt_size_counter_reg_reg_n_0_[18] ,\pckt_size_counter_reg_reg_n_0_[17] }));
  LUT1 #(
    .INIT(2'h1)) 
    \pckt_size_counter_reg[0]_i_1__1 
       (.I0(\pckt_size_counter_reg_reg_n_0_[0] ),
        .O(\pckt_size_counter_reg[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h1033102310231023)) 
    \pckt_size_counter_reg[18]_i_1__4 
       (.I0(int_external_error),
        .I1(Q),
        .I2(operation_start_reg),
        .I3(\fsm_state[1]_i_1__13_n_0 ),
        .I4(p_4_in_32),
        .I5(CO),
        .O(\pckt_size_counter_reg[18]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'h10103323)) 
    \pckt_size_counter_reg[18]_i_2__4 
       (.I0(int_external_error),
        .I1(Q),
        .I2(operation_start_reg),
        .I3(p_4_in_32),
        .I4(\fsm_state[1]_i_1__13_n_0 ),
        .O(pckt_size_counter_reg));
  FDRE \pckt_size_counter_reg_reg[0] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(\pckt_size_counter_reg[0]_i_1__1_n_0 ),
        .Q(\pckt_size_counter_reg_reg_n_0_[0] ),
        .R(\pckt_size_counter_reg[18]_i_1__4_n_0 ));
  FDRE \pckt_size_counter_reg_reg[10] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__1_n_6),
        .Q(\pckt_size_counter_reg_reg_n_0_[10] ),
        .R(\pckt_size_counter_reg[18]_i_1__4_n_0 ));
  FDRE \pckt_size_counter_reg_reg[11] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__1_n_5),
        .Q(\pckt_size_counter_reg_reg_n_0_[11] ),
        .R(\pckt_size_counter_reg[18]_i_1__4_n_0 ));
  FDRE \pckt_size_counter_reg_reg[12] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__1_n_4),
        .Q(\pckt_size_counter_reg_reg_n_0_[12] ),
        .R(\pckt_size_counter_reg[18]_i_1__4_n_0 ));
  FDRE \pckt_size_counter_reg_reg[13] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__2_n_7),
        .Q(\pckt_size_counter_reg_reg_n_0_[13] ),
        .R(\pckt_size_counter_reg[18]_i_1__4_n_0 ));
  FDRE \pckt_size_counter_reg_reg[14] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__2_n_6),
        .Q(\pckt_size_counter_reg_reg_n_0_[14] ),
        .R(\pckt_size_counter_reg[18]_i_1__4_n_0 ));
  FDRE \pckt_size_counter_reg_reg[15] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__2_n_5),
        .Q(\pckt_size_counter_reg_reg_n_0_[15] ),
        .R(\pckt_size_counter_reg[18]_i_1__4_n_0 ));
  FDRE \pckt_size_counter_reg_reg[16] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__2_n_4),
        .Q(\pckt_size_counter_reg_reg_n_0_[16] ),
        .R(\pckt_size_counter_reg[18]_i_1__4_n_0 ));
  FDRE \pckt_size_counter_reg_reg[17] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__3_n_7),
        .Q(\pckt_size_counter_reg_reg_n_0_[17] ),
        .R(\pckt_size_counter_reg[18]_i_1__4_n_0 ));
  FDRE \pckt_size_counter_reg_reg[18] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__3_n_6),
        .Q(\pckt_size_counter_reg_reg_n_0_[18] ),
        .R(\pckt_size_counter_reg[18]_i_1__4_n_0 ));
  FDRE \pckt_size_counter_reg_reg[1] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry_n_7),
        .Q(\pckt_size_counter_reg_reg_n_0_[1] ),
        .R(\pckt_size_counter_reg[18]_i_1__4_n_0 ));
  FDRE \pckt_size_counter_reg_reg[2] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry_n_6),
        .Q(\pckt_size_counter_reg_reg_n_0_[2] ),
        .R(\pckt_size_counter_reg[18]_i_1__4_n_0 ));
  FDRE \pckt_size_counter_reg_reg[3] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry_n_5),
        .Q(\pckt_size_counter_reg_reg_n_0_[3] ),
        .R(\pckt_size_counter_reg[18]_i_1__4_n_0 ));
  FDRE \pckt_size_counter_reg_reg[4] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry_n_4),
        .Q(\pckt_size_counter_reg_reg_n_0_[4] ),
        .R(\pckt_size_counter_reg[18]_i_1__4_n_0 ));
  FDRE \pckt_size_counter_reg_reg[5] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__0_n_7),
        .Q(\pckt_size_counter_reg_reg_n_0_[5] ),
        .R(\pckt_size_counter_reg[18]_i_1__4_n_0 ));
  FDRE \pckt_size_counter_reg_reg[6] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__0_n_6),
        .Q(\pckt_size_counter_reg_reg_n_0_[6] ),
        .R(\pckt_size_counter_reg[18]_i_1__4_n_0 ));
  FDRE \pckt_size_counter_reg_reg[7] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__0_n_5),
        .Q(\pckt_size_counter_reg_reg_n_0_[7] ),
        .R(\pckt_size_counter_reg[18]_i_1__4_n_0 ));
  FDRE \pckt_size_counter_reg_reg[8] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__0_n_4),
        .Q(\pckt_size_counter_reg_reg_n_0_[8] ),
        .R(\pckt_size_counter_reg[18]_i_1__4_n_0 ));
  FDRE \pckt_size_counter_reg_reg[9] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__1_n_7),
        .Q(\pckt_size_counter_reg_reg_n_0_[9] ),
        .R(\pckt_size_counter_reg[18]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h0033003300230033)) 
    \pckt_size_reg_early[18]_i_1__4 
       (.I0(int_external_error),
        .I1(Q),
        .I2(operation_start_reg),
        .I3(\fsm_state[1]_i_1__13_n_0 ),
        .I4(fsm_state[0]),
        .I5(fsm_state[1]),
        .O(pckt_size_reg_early));
  FDRE \pckt_size_reg_early_reg[0] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [0]),
        .Q(\pckt_size_reg_early_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[10] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [10]),
        .Q(\pckt_size_reg_early_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[11] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [11]),
        .Q(\pckt_size_reg_early_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[12] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [12]),
        .Q(\pckt_size_reg_early_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[13] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [13]),
        .Q(\pckt_size_reg_early_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[14] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [14]),
        .Q(\pckt_size_reg_early_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[15] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [15]),
        .Q(\pckt_size_reg_early_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[16] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [16]),
        .Q(\pckt_size_reg_early_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[17] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [17]),
        .Q(\pckt_size_reg_early_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[18] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [18]),
        .Q(\pckt_size_reg_early_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[1] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [1]),
        .Q(\pckt_size_reg_early_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[2] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [2]),
        .Q(\pckt_size_reg_early_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[3] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [3]),
        .Q(\pckt_size_reg_early_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[4] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [4]),
        .Q(\pckt_size_reg_early_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[5] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [5]),
        .Q(\pckt_size_reg_early_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[6] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [6]),
        .Q(\pckt_size_reg_early_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[7] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [7]),
        .Q(\pckt_size_reg_early_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[8] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [8]),
        .Q(\pckt_size_reg_early_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[9] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [9]),
        .Q(\pckt_size_reg_early_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "AxisPacketSplitter" *) 
module KanTop_KanAcceleratorWrapper_0_0_AxisPacketSplitter_59
   (operation_busy_bus,
    s_axis_tready_reg_reg,
    operation_error_reg_0,
    CO,
    int_aps_wght_m_axis_tlast,
    m_axis_tvalid_reg_reg,
    temp_m_axis_tvalid_reg_9,
    operation_start_reg,
    operation_error_reg_1,
    int_aps_wght_m_axis_tdata,
    Q,
    core_clk,
    s_axis_tready_early_18,
    s_axis_tlast_int_19,
    \m_axis_tdata_reg_reg[0] ,
    int_external_error,
    p_4_in_31,
    int_spl_wght_m_axis_tlast,
    operation_start,
    \temp_m_axis_tdata_reg_reg[15] ,
    s_axis_t_tready_int_39,
    store_t_40,
    operation_error_bus,
    s_axis_tvalid_int__0_50,
    D,
    \pckt_size_reg_early_reg[18]_0 );
  output [0:0]operation_busy_bus;
  output s_axis_tready_reg_reg;
  output [0:0]operation_error_reg_0;
  output [0:0]CO;
  output [0:0]int_aps_wght_m_axis_tlast;
  output m_axis_tvalid_reg_reg;
  output temp_m_axis_tvalid_reg_9;
  output operation_start_reg;
  output operation_error_reg_1;
  output [15:0]int_aps_wght_m_axis_tdata;
  input [0:0]Q;
  input core_clk;
  input s_axis_tready_early_18;
  input s_axis_tlast_int_19;
  input [0:0]\m_axis_tdata_reg_reg[0] ;
  input int_external_error;
  input p_4_in_31;
  input [0:0]int_spl_wght_m_axis_tlast;
  input operation_start;
  input [15:0]\temp_m_axis_tdata_reg_reg[15] ;
  input s_axis_t_tready_int_39;
  input store_t_40;
  input [2:0]operation_error_bus;
  input s_axis_tvalid_int__0_50;
  input [0:0]D;
  input [18:0]\pckt_size_reg_early_reg[18]_0 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]Q;
  wire core_clk;
  wire [1:0]fsm_state;
  wire \fsm_state[1]_i_1__12_n_0 ;
  wire generate_tlast0_carry__0_n_2;
  wire generate_tlast0_carry__0_n_3;
  wire generate_tlast0_carry_i_1__2_n_0;
  wire generate_tlast0_carry_i_2__2_n_0;
  wire generate_tlast0_carry_i_3__2_n_0;
  wire generate_tlast0_carry_i_4__2_n_0;
  wire generate_tlast0_carry_n_0;
  wire generate_tlast0_carry_n_1;
  wire generate_tlast0_carry_n_2;
  wire generate_tlast0_carry_n_3;
  wire in_axis_register_inst_n_4;
  wire in_axis_register_inst_n_5;
  wire in_axis_register_inst_n_6;
  wire [15:0]int_aps_wght_m_axis_tdata;
  wire [0:0]int_aps_wght_m_axis_tlast;
  wire int_external_error;
  wire [0:0]int_spl_wght_m_axis_tlast;
  wire [0:0]\m_axis_tdata_reg_reg[0] ;
  wire m_axis_tvalid_reg_reg;
  wire [0:0]operation_busy_bus;
  wire operation_busy_i_1__4_n_0;
  wire [2:0]operation_error_bus;
  wire operation_error_i_1__5_n_0;
  wire [0:0]operation_error_reg_0;
  wire operation_error_reg_1;
  wire operation_start;
  wire operation_start_reg;
  wire p_4_in_31;
  wire pckt_size_counter_reg;
  wire pckt_size_counter_reg0_carry__0_n_0;
  wire pckt_size_counter_reg0_carry__0_n_1;
  wire pckt_size_counter_reg0_carry__0_n_2;
  wire pckt_size_counter_reg0_carry__0_n_3;
  wire pckt_size_counter_reg0_carry__0_n_4;
  wire pckt_size_counter_reg0_carry__0_n_5;
  wire pckt_size_counter_reg0_carry__0_n_6;
  wire pckt_size_counter_reg0_carry__0_n_7;
  wire pckt_size_counter_reg0_carry__1_n_0;
  wire pckt_size_counter_reg0_carry__1_n_1;
  wire pckt_size_counter_reg0_carry__1_n_2;
  wire pckt_size_counter_reg0_carry__1_n_3;
  wire pckt_size_counter_reg0_carry__1_n_4;
  wire pckt_size_counter_reg0_carry__1_n_5;
  wire pckt_size_counter_reg0_carry__1_n_6;
  wire pckt_size_counter_reg0_carry__1_n_7;
  wire pckt_size_counter_reg0_carry__2_n_0;
  wire pckt_size_counter_reg0_carry__2_n_1;
  wire pckt_size_counter_reg0_carry__2_n_2;
  wire pckt_size_counter_reg0_carry__2_n_3;
  wire pckt_size_counter_reg0_carry__2_n_4;
  wire pckt_size_counter_reg0_carry__2_n_5;
  wire pckt_size_counter_reg0_carry__2_n_6;
  wire pckt_size_counter_reg0_carry__2_n_7;
  wire pckt_size_counter_reg0_carry__3_n_3;
  wire pckt_size_counter_reg0_carry__3_n_6;
  wire pckt_size_counter_reg0_carry__3_n_7;
  wire pckt_size_counter_reg0_carry_n_0;
  wire pckt_size_counter_reg0_carry_n_1;
  wire pckt_size_counter_reg0_carry_n_2;
  wire pckt_size_counter_reg0_carry_n_3;
  wire pckt_size_counter_reg0_carry_n_4;
  wire pckt_size_counter_reg0_carry_n_5;
  wire pckt_size_counter_reg0_carry_n_6;
  wire pckt_size_counter_reg0_carry_n_7;
  wire \pckt_size_counter_reg[0]_i_1__2_n_0 ;
  wire \pckt_size_counter_reg[18]_i_1__3_n_0 ;
  wire \pckt_size_counter_reg_reg_n_0_[0] ;
  wire \pckt_size_counter_reg_reg_n_0_[10] ;
  wire \pckt_size_counter_reg_reg_n_0_[11] ;
  wire \pckt_size_counter_reg_reg_n_0_[12] ;
  wire \pckt_size_counter_reg_reg_n_0_[13] ;
  wire \pckt_size_counter_reg_reg_n_0_[14] ;
  wire \pckt_size_counter_reg_reg_n_0_[15] ;
  wire \pckt_size_counter_reg_reg_n_0_[16] ;
  wire \pckt_size_counter_reg_reg_n_0_[17] ;
  wire \pckt_size_counter_reg_reg_n_0_[18] ;
  wire \pckt_size_counter_reg_reg_n_0_[1] ;
  wire \pckt_size_counter_reg_reg_n_0_[2] ;
  wire \pckt_size_counter_reg_reg_n_0_[3] ;
  wire \pckt_size_counter_reg_reg_n_0_[4] ;
  wire \pckt_size_counter_reg_reg_n_0_[5] ;
  wire \pckt_size_counter_reg_reg_n_0_[6] ;
  wire \pckt_size_counter_reg_reg_n_0_[7] ;
  wire \pckt_size_counter_reg_reg_n_0_[8] ;
  wire \pckt_size_counter_reg_reg_n_0_[9] ;
  wire pckt_size_reg_early;
  wire [18:0]\pckt_size_reg_early_reg[18]_0 ;
  wire \pckt_size_reg_early_reg_n_0_[0] ;
  wire \pckt_size_reg_early_reg_n_0_[10] ;
  wire \pckt_size_reg_early_reg_n_0_[11] ;
  wire \pckt_size_reg_early_reg_n_0_[12] ;
  wire \pckt_size_reg_early_reg_n_0_[13] ;
  wire \pckt_size_reg_early_reg_n_0_[14] ;
  wire \pckt_size_reg_early_reg_n_0_[15] ;
  wire \pckt_size_reg_early_reg_n_0_[16] ;
  wire \pckt_size_reg_early_reg_n_0_[17] ;
  wire \pckt_size_reg_early_reg_n_0_[18] ;
  wire \pckt_size_reg_early_reg_n_0_[1] ;
  wire \pckt_size_reg_early_reg_n_0_[2] ;
  wire \pckt_size_reg_early_reg_n_0_[3] ;
  wire \pckt_size_reg_early_reg_n_0_[4] ;
  wire \pckt_size_reg_early_reg_n_0_[5] ;
  wire \pckt_size_reg_early_reg_n_0_[6] ;
  wire \pckt_size_reg_early_reg_n_0_[7] ;
  wire \pckt_size_reg_early_reg_n_0_[8] ;
  wire \pckt_size_reg_early_reg_n_0_[9] ;
  wire s_axis_t_tready_int_39;
  wire s_axis_tlast_int_19;
  wire s_axis_tready_early_18;
  wire s_axis_tready_reg_reg;
  wire s_axis_tvalid_int__0_50;
  wire store_t_40;
  wire [15:0]\temp_m_axis_tdata_reg_reg[15] ;
  wire temp_m_axis_tvalid_reg_9;
  wire [3:0]NLW_generate_tlast0_carry_O_UNCONNECTED;
  wire [3:3]NLW_generate_tlast0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_generate_tlast0_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_pckt_size_counter_reg0_carry__3_CO_UNCONNECTED;
  wire [3:2]NLW_pckt_size_counter_reg0_carry__3_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h2232222222222222)) 
    \fsm_state[1]_i_1__12 
       (.I0(int_external_error),
        .I1(Q),
        .I2(p_4_in_31),
        .I3(fsm_state[1]),
        .I4(fsm_state[0]),
        .I5(int_spl_wght_m_axis_tlast),
        .O(\fsm_state[1]_i_1__12_n_0 ));
  FDRE \fsm_state_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(D),
        .Q(fsm_state[0]),
        .R(Q));
  FDRE \fsm_state_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\fsm_state[1]_i_1__12_n_0 ),
        .Q(fsm_state[1]),
        .R(Q));
  CARRY4 generate_tlast0_carry
       (.CI(1'b0),
        .CO({generate_tlast0_carry_n_0,generate_tlast0_carry_n_1,generate_tlast0_carry_n_2,generate_tlast0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_generate_tlast0_carry_O_UNCONNECTED[3:0]),
        .S({generate_tlast0_carry_i_1__2_n_0,generate_tlast0_carry_i_2__2_n_0,generate_tlast0_carry_i_3__2_n_0,generate_tlast0_carry_i_4__2_n_0}));
  CARRY4 generate_tlast0_carry__0
       (.CI(generate_tlast0_carry_n_0),
        .CO({NLW_generate_tlast0_carry__0_CO_UNCONNECTED[3],CO,generate_tlast0_carry__0_n_2,generate_tlast0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_generate_tlast0_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,in_axis_register_inst_n_4,in_axis_register_inst_n_5,in_axis_register_inst_n_6}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    generate_tlast0_carry_i_1__2
       (.I0(\pckt_size_counter_reg_reg_n_0_[10] ),
        .I1(\pckt_size_reg_early_reg_n_0_[10] ),
        .I2(\pckt_size_counter_reg_reg_n_0_[9] ),
        .I3(\pckt_size_reg_early_reg_n_0_[9] ),
        .I4(\pckt_size_reg_early_reg_n_0_[11] ),
        .I5(\pckt_size_counter_reg_reg_n_0_[11] ),
        .O(generate_tlast0_carry_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    generate_tlast0_carry_i_2__2
       (.I0(\pckt_size_counter_reg_reg_n_0_[7] ),
        .I1(\pckt_size_reg_early_reg_n_0_[7] ),
        .I2(\pckt_size_counter_reg_reg_n_0_[6] ),
        .I3(\pckt_size_reg_early_reg_n_0_[6] ),
        .I4(\pckt_size_reg_early_reg_n_0_[8] ),
        .I5(\pckt_size_counter_reg_reg_n_0_[8] ),
        .O(generate_tlast0_carry_i_2__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    generate_tlast0_carry_i_3__2
       (.I0(\pckt_size_counter_reg_reg_n_0_[4] ),
        .I1(\pckt_size_reg_early_reg_n_0_[4] ),
        .I2(\pckt_size_counter_reg_reg_n_0_[3] ),
        .I3(\pckt_size_reg_early_reg_n_0_[3] ),
        .I4(\pckt_size_reg_early_reg_n_0_[5] ),
        .I5(\pckt_size_counter_reg_reg_n_0_[5] ),
        .O(generate_tlast0_carry_i_3__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    generate_tlast0_carry_i_4__2
       (.I0(\pckt_size_counter_reg_reg_n_0_[1] ),
        .I1(\pckt_size_reg_early_reg_n_0_[1] ),
        .I2(\pckt_size_counter_reg_reg_n_0_[0] ),
        .I3(\pckt_size_reg_early_reg_n_0_[0] ),
        .I4(\pckt_size_reg_early_reg_n_0_[2] ),
        .I5(\pckt_size_counter_reg_reg_n_0_[2] ),
        .O(generate_tlast0_carry_i_4__2_n_0));
  KanTop_KanAcceleratorWrapper_0_0_axis_register_68 in_axis_register_inst
       (.CO(CO),
        .Q(Q),
        .S({in_axis_register_inst_n_4,in_axis_register_inst_n_5,in_axis_register_inst_n_6}),
        .core_clk(core_clk),
        .generate_tlast0_carry__0({\pckt_size_reg_early_reg_n_0_[18] ,\pckt_size_reg_early_reg_n_0_[17] ,\pckt_size_reg_early_reg_n_0_[16] ,\pckt_size_reg_early_reg_n_0_[15] ,\pckt_size_reg_early_reg_n_0_[14] ,\pckt_size_reg_early_reg_n_0_[13] ,\pckt_size_reg_early_reg_n_0_[12] }),
        .generate_tlast0_carry__0_0({\pckt_size_counter_reg_reg_n_0_[18] ,\pckt_size_counter_reg_reg_n_0_[17] }),
        .generate_tlast0_carry__0_1({\pckt_size_counter_reg_reg_n_0_[16] ,\pckt_size_counter_reg_reg_n_0_[15] ,\pckt_size_counter_reg_reg_n_0_[14] ,\pckt_size_counter_reg_reg_n_0_[13] }),
        .generate_tlast0_carry__0_2(\pckt_size_counter_reg_reg_n_0_[12] ),
        .int_aps_wght_m_axis_tdata(int_aps_wght_m_axis_tdata),
        .int_aps_wght_m_axis_tlast(int_aps_wght_m_axis_tlast),
        .int_spl_wght_m_axis_tlast(int_spl_wght_m_axis_tlast),
        .\m_axis_tdata_reg_reg[0]_0 (\m_axis_tdata_reg_reg[0] ),
        .m_axis_tvalid_reg_reg_0(m_axis_tvalid_reg_reg),
        .p_4_in_31(p_4_in_31),
        .s_axis_t_tready_int_39(s_axis_t_tready_int_39),
        .s_axis_tlast_int_19(s_axis_tlast_int_19),
        .s_axis_tready_early_18(s_axis_tready_early_18),
        .s_axis_tready_reg_reg_0(s_axis_tready_reg_reg),
        .s_axis_tvalid_int__0_50(s_axis_tvalid_int__0_50),
        .store_t_40(store_t_40),
        .\temp_m_axis_tdata_reg_reg[15]_0 (\temp_m_axis_tdata_reg_reg[15] ),
        .temp_m_axis_tvalid_reg_9(temp_m_axis_tvalid_reg_9));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \multi_channel_genblock.operation_error_reg_reduced_i_2 
       (.I0(operation_error_reg_0),
        .I1(operation_error_bus[2]),
        .I2(operation_error_bus[1]),
        .I3(operation_error_bus[0]),
        .O(operation_error_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    operation_busy_i_1__4
       (.I0(int_external_error),
        .I1(Q),
        .I2(operation_start_reg),
        .I3(\fsm_state[1]_i_1__12_n_0 ),
        .O(operation_busy_i_1__4_n_0));
  LUT6 #(
    .INIT(64'hAAAA0000F3FFAAAA)) 
    operation_busy_i_2__1
       (.I0(operation_start),
        .I1(int_spl_wght_m_axis_tlast),
        .I2(CO),
        .I3(p_4_in_31),
        .I4(fsm_state[0]),
        .I5(fsm_state[1]),
        .O(operation_start_reg));
  FDRE operation_busy_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(operation_busy_i_1__4_n_0),
        .Q(operation_busy_bus),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'hEF00)) 
    operation_error_i_1__5
       (.I0(int_external_error),
        .I1(Q),
        .I2(operation_start_reg),
        .I3(\fsm_state[1]_i_1__12_n_0 ),
        .O(operation_error_i_1__5_n_0));
  FDRE operation_error_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(operation_error_i_1__5_n_0),
        .Q(operation_error_reg_0),
        .R(Q));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 pckt_size_counter_reg0_carry
       (.CI(1'b0),
        .CO({pckt_size_counter_reg0_carry_n_0,pckt_size_counter_reg0_carry_n_1,pckt_size_counter_reg0_carry_n_2,pckt_size_counter_reg0_carry_n_3}),
        .CYINIT(\pckt_size_counter_reg_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pckt_size_counter_reg0_carry_n_4,pckt_size_counter_reg0_carry_n_5,pckt_size_counter_reg0_carry_n_6,pckt_size_counter_reg0_carry_n_7}),
        .S({\pckt_size_counter_reg_reg_n_0_[4] ,\pckt_size_counter_reg_reg_n_0_[3] ,\pckt_size_counter_reg_reg_n_0_[2] ,\pckt_size_counter_reg_reg_n_0_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 pckt_size_counter_reg0_carry__0
       (.CI(pckt_size_counter_reg0_carry_n_0),
        .CO({pckt_size_counter_reg0_carry__0_n_0,pckt_size_counter_reg0_carry__0_n_1,pckt_size_counter_reg0_carry__0_n_2,pckt_size_counter_reg0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pckt_size_counter_reg0_carry__0_n_4,pckt_size_counter_reg0_carry__0_n_5,pckt_size_counter_reg0_carry__0_n_6,pckt_size_counter_reg0_carry__0_n_7}),
        .S({\pckt_size_counter_reg_reg_n_0_[8] ,\pckt_size_counter_reg_reg_n_0_[7] ,\pckt_size_counter_reg_reg_n_0_[6] ,\pckt_size_counter_reg_reg_n_0_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 pckt_size_counter_reg0_carry__1
       (.CI(pckt_size_counter_reg0_carry__0_n_0),
        .CO({pckt_size_counter_reg0_carry__1_n_0,pckt_size_counter_reg0_carry__1_n_1,pckt_size_counter_reg0_carry__1_n_2,pckt_size_counter_reg0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pckt_size_counter_reg0_carry__1_n_4,pckt_size_counter_reg0_carry__1_n_5,pckt_size_counter_reg0_carry__1_n_6,pckt_size_counter_reg0_carry__1_n_7}),
        .S({\pckt_size_counter_reg_reg_n_0_[12] ,\pckt_size_counter_reg_reg_n_0_[11] ,\pckt_size_counter_reg_reg_n_0_[10] ,\pckt_size_counter_reg_reg_n_0_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 pckt_size_counter_reg0_carry__2
       (.CI(pckt_size_counter_reg0_carry__1_n_0),
        .CO({pckt_size_counter_reg0_carry__2_n_0,pckt_size_counter_reg0_carry__2_n_1,pckt_size_counter_reg0_carry__2_n_2,pckt_size_counter_reg0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pckt_size_counter_reg0_carry__2_n_4,pckt_size_counter_reg0_carry__2_n_5,pckt_size_counter_reg0_carry__2_n_6,pckt_size_counter_reg0_carry__2_n_7}),
        .S({\pckt_size_counter_reg_reg_n_0_[16] ,\pckt_size_counter_reg_reg_n_0_[15] ,\pckt_size_counter_reg_reg_n_0_[14] ,\pckt_size_counter_reg_reg_n_0_[13] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 pckt_size_counter_reg0_carry__3
       (.CI(pckt_size_counter_reg0_carry__2_n_0),
        .CO({NLW_pckt_size_counter_reg0_carry__3_CO_UNCONNECTED[3:1],pckt_size_counter_reg0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_pckt_size_counter_reg0_carry__3_O_UNCONNECTED[3:2],pckt_size_counter_reg0_carry__3_n_6,pckt_size_counter_reg0_carry__3_n_7}),
        .S({1'b0,1'b0,\pckt_size_counter_reg_reg_n_0_[18] ,\pckt_size_counter_reg_reg_n_0_[17] }));
  LUT1 #(
    .INIT(2'h1)) 
    \pckt_size_counter_reg[0]_i_1__2 
       (.I0(\pckt_size_counter_reg_reg_n_0_[0] ),
        .O(\pckt_size_counter_reg[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h1033102310231023)) 
    \pckt_size_counter_reg[18]_i_1__3 
       (.I0(int_external_error),
        .I1(Q),
        .I2(operation_start_reg),
        .I3(\fsm_state[1]_i_1__12_n_0 ),
        .I4(p_4_in_31),
        .I5(CO),
        .O(\pckt_size_counter_reg[18]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h10103323)) 
    \pckt_size_counter_reg[18]_i_2__3 
       (.I0(int_external_error),
        .I1(Q),
        .I2(operation_start_reg),
        .I3(p_4_in_31),
        .I4(\fsm_state[1]_i_1__12_n_0 ),
        .O(pckt_size_counter_reg));
  FDRE \pckt_size_counter_reg_reg[0] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(\pckt_size_counter_reg[0]_i_1__2_n_0 ),
        .Q(\pckt_size_counter_reg_reg_n_0_[0] ),
        .R(\pckt_size_counter_reg[18]_i_1__3_n_0 ));
  FDRE \pckt_size_counter_reg_reg[10] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__1_n_6),
        .Q(\pckt_size_counter_reg_reg_n_0_[10] ),
        .R(\pckt_size_counter_reg[18]_i_1__3_n_0 ));
  FDRE \pckt_size_counter_reg_reg[11] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__1_n_5),
        .Q(\pckt_size_counter_reg_reg_n_0_[11] ),
        .R(\pckt_size_counter_reg[18]_i_1__3_n_0 ));
  FDRE \pckt_size_counter_reg_reg[12] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__1_n_4),
        .Q(\pckt_size_counter_reg_reg_n_0_[12] ),
        .R(\pckt_size_counter_reg[18]_i_1__3_n_0 ));
  FDRE \pckt_size_counter_reg_reg[13] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__2_n_7),
        .Q(\pckt_size_counter_reg_reg_n_0_[13] ),
        .R(\pckt_size_counter_reg[18]_i_1__3_n_0 ));
  FDRE \pckt_size_counter_reg_reg[14] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__2_n_6),
        .Q(\pckt_size_counter_reg_reg_n_0_[14] ),
        .R(\pckt_size_counter_reg[18]_i_1__3_n_0 ));
  FDRE \pckt_size_counter_reg_reg[15] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__2_n_5),
        .Q(\pckt_size_counter_reg_reg_n_0_[15] ),
        .R(\pckt_size_counter_reg[18]_i_1__3_n_0 ));
  FDRE \pckt_size_counter_reg_reg[16] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__2_n_4),
        .Q(\pckt_size_counter_reg_reg_n_0_[16] ),
        .R(\pckt_size_counter_reg[18]_i_1__3_n_0 ));
  FDRE \pckt_size_counter_reg_reg[17] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__3_n_7),
        .Q(\pckt_size_counter_reg_reg_n_0_[17] ),
        .R(\pckt_size_counter_reg[18]_i_1__3_n_0 ));
  FDRE \pckt_size_counter_reg_reg[18] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__3_n_6),
        .Q(\pckt_size_counter_reg_reg_n_0_[18] ),
        .R(\pckt_size_counter_reg[18]_i_1__3_n_0 ));
  FDRE \pckt_size_counter_reg_reg[1] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry_n_7),
        .Q(\pckt_size_counter_reg_reg_n_0_[1] ),
        .R(\pckt_size_counter_reg[18]_i_1__3_n_0 ));
  FDRE \pckt_size_counter_reg_reg[2] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry_n_6),
        .Q(\pckt_size_counter_reg_reg_n_0_[2] ),
        .R(\pckt_size_counter_reg[18]_i_1__3_n_0 ));
  FDRE \pckt_size_counter_reg_reg[3] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry_n_5),
        .Q(\pckt_size_counter_reg_reg_n_0_[3] ),
        .R(\pckt_size_counter_reg[18]_i_1__3_n_0 ));
  FDRE \pckt_size_counter_reg_reg[4] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry_n_4),
        .Q(\pckt_size_counter_reg_reg_n_0_[4] ),
        .R(\pckt_size_counter_reg[18]_i_1__3_n_0 ));
  FDRE \pckt_size_counter_reg_reg[5] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__0_n_7),
        .Q(\pckt_size_counter_reg_reg_n_0_[5] ),
        .R(\pckt_size_counter_reg[18]_i_1__3_n_0 ));
  FDRE \pckt_size_counter_reg_reg[6] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__0_n_6),
        .Q(\pckt_size_counter_reg_reg_n_0_[6] ),
        .R(\pckt_size_counter_reg[18]_i_1__3_n_0 ));
  FDRE \pckt_size_counter_reg_reg[7] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__0_n_5),
        .Q(\pckt_size_counter_reg_reg_n_0_[7] ),
        .R(\pckt_size_counter_reg[18]_i_1__3_n_0 ));
  FDRE \pckt_size_counter_reg_reg[8] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__0_n_4),
        .Q(\pckt_size_counter_reg_reg_n_0_[8] ),
        .R(\pckt_size_counter_reg[18]_i_1__3_n_0 ));
  FDRE \pckt_size_counter_reg_reg[9] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__1_n_7),
        .Q(\pckt_size_counter_reg_reg_n_0_[9] ),
        .R(\pckt_size_counter_reg[18]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h0033003300230033)) 
    \pckt_size_reg_early[18]_i_1__3 
       (.I0(int_external_error),
        .I1(Q),
        .I2(operation_start_reg),
        .I3(\fsm_state[1]_i_1__12_n_0 ),
        .I4(fsm_state[0]),
        .I5(fsm_state[1]),
        .O(pckt_size_reg_early));
  FDRE \pckt_size_reg_early_reg[0] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [0]),
        .Q(\pckt_size_reg_early_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[10] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [10]),
        .Q(\pckt_size_reg_early_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[11] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [11]),
        .Q(\pckt_size_reg_early_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[12] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [12]),
        .Q(\pckt_size_reg_early_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[13] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [13]),
        .Q(\pckt_size_reg_early_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[14] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [14]),
        .Q(\pckt_size_reg_early_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[15] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [15]),
        .Q(\pckt_size_reg_early_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[16] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [16]),
        .Q(\pckt_size_reg_early_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[17] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [17]),
        .Q(\pckt_size_reg_early_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[18] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [18]),
        .Q(\pckt_size_reg_early_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[1] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [1]),
        .Q(\pckt_size_reg_early_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[2] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [2]),
        .Q(\pckt_size_reg_early_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[3] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [3]),
        .Q(\pckt_size_reg_early_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[4] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [4]),
        .Q(\pckt_size_reg_early_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[5] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [5]),
        .Q(\pckt_size_reg_early_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[6] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [6]),
        .Q(\pckt_size_reg_early_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[7] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [7]),
        .Q(\pckt_size_reg_early_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[8] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [8]),
        .Q(\pckt_size_reg_early_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[9] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [9]),
        .Q(\pckt_size_reg_early_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "AxisPacketSplitter" *) 
module KanTop_KanAcceleratorWrapper_0_0_AxisPacketSplitter_60
   (operation_busy_bus,
    s_axis_tready_reg_reg,
    operation_error_reg_0,
    CO,
    int_aps_wght_m_axis_tlast,
    m_axis_tvalid_reg_reg,
    temp_m_axis_tvalid_reg_10,
    operation_start_reg,
    operation_error_reg_1,
    int_aps_wght_m_axis_tdata,
    Q,
    core_clk,
    s_axis_tready_early_20,
    s_axis_tlast_int_21,
    \m_axis_tdata_reg_reg[0] ,
    int_external_error,
    p_4_in_30,
    int_spl_wght_m_axis_tlast,
    operation_start,
    \temp_m_axis_tdata_reg_reg[15] ,
    s_axis_t_tready_int_41,
    store_u,
    \multi_channel_genblock.operation_error_reg_reduced_reg ,
    \multi_channel_genblock.operation_error_reg_reduced_reg_0 ,
    s_axis_tvalid_int__0_51,
    D,
    \pckt_size_reg_early_reg[18]_0 );
  output [0:0]operation_busy_bus;
  output s_axis_tready_reg_reg;
  output [0:0]operation_error_reg_0;
  output [0:0]CO;
  output [0:0]int_aps_wght_m_axis_tlast;
  output m_axis_tvalid_reg_reg;
  output temp_m_axis_tvalid_reg_10;
  output operation_start_reg;
  output operation_error_reg_1;
  output [15:0]int_aps_wght_m_axis_tdata;
  input [0:0]Q;
  input core_clk;
  input s_axis_tready_early_20;
  input s_axis_tlast_int_21;
  input [0:0]\m_axis_tdata_reg_reg[0] ;
  input int_external_error;
  input p_4_in_30;
  input [0:0]int_spl_wght_m_axis_tlast;
  input operation_start;
  input [15:0]\temp_m_axis_tdata_reg_reg[15] ;
  input s_axis_t_tready_int_41;
  input store_u;
  input [2:0]\multi_channel_genblock.operation_error_reg_reduced_reg ;
  input \multi_channel_genblock.operation_error_reg_reduced_reg_0 ;
  input s_axis_tvalid_int__0_51;
  input [0:0]D;
  input [18:0]\pckt_size_reg_early_reg[18]_0 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]Q;
  wire core_clk;
  wire [1:0]fsm_state;
  wire \fsm_state[1]_i_1__11_n_0 ;
  wire generate_tlast0_carry__0_n_2;
  wire generate_tlast0_carry__0_n_3;
  wire generate_tlast0_carry_i_1__3_n_0;
  wire generate_tlast0_carry_i_2__3_n_0;
  wire generate_tlast0_carry_i_3__3_n_0;
  wire generate_tlast0_carry_i_4__3_n_0;
  wire generate_tlast0_carry_n_0;
  wire generate_tlast0_carry_n_1;
  wire generate_tlast0_carry_n_2;
  wire generate_tlast0_carry_n_3;
  wire in_axis_register_inst_n_4;
  wire in_axis_register_inst_n_5;
  wire in_axis_register_inst_n_6;
  wire [15:0]int_aps_wght_m_axis_tdata;
  wire [0:0]int_aps_wght_m_axis_tlast;
  wire int_external_error;
  wire [0:0]int_spl_wght_m_axis_tlast;
  wire [0:0]\m_axis_tdata_reg_reg[0] ;
  wire m_axis_tvalid_reg_reg;
  wire [2:0]\multi_channel_genblock.operation_error_reg_reduced_reg ;
  wire \multi_channel_genblock.operation_error_reg_reduced_reg_0 ;
  wire [0:0]operation_busy_bus;
  wire operation_busy_i_1__3_n_0;
  wire operation_error_i_1__4_n_0;
  wire [0:0]operation_error_reg_0;
  wire operation_error_reg_1;
  wire operation_start;
  wire operation_start_reg;
  wire p_4_in_30;
  wire pckt_size_counter_reg;
  wire pckt_size_counter_reg0_carry__0_n_0;
  wire pckt_size_counter_reg0_carry__0_n_1;
  wire pckt_size_counter_reg0_carry__0_n_2;
  wire pckt_size_counter_reg0_carry__0_n_3;
  wire pckt_size_counter_reg0_carry__0_n_4;
  wire pckt_size_counter_reg0_carry__0_n_5;
  wire pckt_size_counter_reg0_carry__0_n_6;
  wire pckt_size_counter_reg0_carry__0_n_7;
  wire pckt_size_counter_reg0_carry__1_n_0;
  wire pckt_size_counter_reg0_carry__1_n_1;
  wire pckt_size_counter_reg0_carry__1_n_2;
  wire pckt_size_counter_reg0_carry__1_n_3;
  wire pckt_size_counter_reg0_carry__1_n_4;
  wire pckt_size_counter_reg0_carry__1_n_5;
  wire pckt_size_counter_reg0_carry__1_n_6;
  wire pckt_size_counter_reg0_carry__1_n_7;
  wire pckt_size_counter_reg0_carry__2_n_0;
  wire pckt_size_counter_reg0_carry__2_n_1;
  wire pckt_size_counter_reg0_carry__2_n_2;
  wire pckt_size_counter_reg0_carry__2_n_3;
  wire pckt_size_counter_reg0_carry__2_n_4;
  wire pckt_size_counter_reg0_carry__2_n_5;
  wire pckt_size_counter_reg0_carry__2_n_6;
  wire pckt_size_counter_reg0_carry__2_n_7;
  wire pckt_size_counter_reg0_carry__3_n_3;
  wire pckt_size_counter_reg0_carry__3_n_6;
  wire pckt_size_counter_reg0_carry__3_n_7;
  wire pckt_size_counter_reg0_carry_n_0;
  wire pckt_size_counter_reg0_carry_n_1;
  wire pckt_size_counter_reg0_carry_n_2;
  wire pckt_size_counter_reg0_carry_n_3;
  wire pckt_size_counter_reg0_carry_n_4;
  wire pckt_size_counter_reg0_carry_n_5;
  wire pckt_size_counter_reg0_carry_n_6;
  wire pckt_size_counter_reg0_carry_n_7;
  wire \pckt_size_counter_reg[0]_i_1__3_n_0 ;
  wire \pckt_size_counter_reg[18]_i_1__2_n_0 ;
  wire \pckt_size_counter_reg_reg_n_0_[0] ;
  wire \pckt_size_counter_reg_reg_n_0_[10] ;
  wire \pckt_size_counter_reg_reg_n_0_[11] ;
  wire \pckt_size_counter_reg_reg_n_0_[12] ;
  wire \pckt_size_counter_reg_reg_n_0_[13] ;
  wire \pckt_size_counter_reg_reg_n_0_[14] ;
  wire \pckt_size_counter_reg_reg_n_0_[15] ;
  wire \pckt_size_counter_reg_reg_n_0_[16] ;
  wire \pckt_size_counter_reg_reg_n_0_[17] ;
  wire \pckt_size_counter_reg_reg_n_0_[18] ;
  wire \pckt_size_counter_reg_reg_n_0_[1] ;
  wire \pckt_size_counter_reg_reg_n_0_[2] ;
  wire \pckt_size_counter_reg_reg_n_0_[3] ;
  wire \pckt_size_counter_reg_reg_n_0_[4] ;
  wire \pckt_size_counter_reg_reg_n_0_[5] ;
  wire \pckt_size_counter_reg_reg_n_0_[6] ;
  wire \pckt_size_counter_reg_reg_n_0_[7] ;
  wire \pckt_size_counter_reg_reg_n_0_[8] ;
  wire \pckt_size_counter_reg_reg_n_0_[9] ;
  wire pckt_size_reg_early;
  wire [18:0]\pckt_size_reg_early_reg[18]_0 ;
  wire \pckt_size_reg_early_reg_n_0_[0] ;
  wire \pckt_size_reg_early_reg_n_0_[10] ;
  wire \pckt_size_reg_early_reg_n_0_[11] ;
  wire \pckt_size_reg_early_reg_n_0_[12] ;
  wire \pckt_size_reg_early_reg_n_0_[13] ;
  wire \pckt_size_reg_early_reg_n_0_[14] ;
  wire \pckt_size_reg_early_reg_n_0_[15] ;
  wire \pckt_size_reg_early_reg_n_0_[16] ;
  wire \pckt_size_reg_early_reg_n_0_[17] ;
  wire \pckt_size_reg_early_reg_n_0_[18] ;
  wire \pckt_size_reg_early_reg_n_0_[1] ;
  wire \pckt_size_reg_early_reg_n_0_[2] ;
  wire \pckt_size_reg_early_reg_n_0_[3] ;
  wire \pckt_size_reg_early_reg_n_0_[4] ;
  wire \pckt_size_reg_early_reg_n_0_[5] ;
  wire \pckt_size_reg_early_reg_n_0_[6] ;
  wire \pckt_size_reg_early_reg_n_0_[7] ;
  wire \pckt_size_reg_early_reg_n_0_[8] ;
  wire \pckt_size_reg_early_reg_n_0_[9] ;
  wire s_axis_t_tready_int_41;
  wire s_axis_tlast_int_21;
  wire s_axis_tready_early_20;
  wire s_axis_tready_reg_reg;
  wire s_axis_tvalid_int__0_51;
  wire store_u;
  wire [15:0]\temp_m_axis_tdata_reg_reg[15] ;
  wire temp_m_axis_tvalid_reg_10;
  wire [3:0]NLW_generate_tlast0_carry_O_UNCONNECTED;
  wire [3:3]NLW_generate_tlast0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_generate_tlast0_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_pckt_size_counter_reg0_carry__3_CO_UNCONNECTED;
  wire [3:2]NLW_pckt_size_counter_reg0_carry__3_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h2232222222222222)) 
    \fsm_state[1]_i_1__11 
       (.I0(int_external_error),
        .I1(Q),
        .I2(p_4_in_30),
        .I3(fsm_state[1]),
        .I4(fsm_state[0]),
        .I5(int_spl_wght_m_axis_tlast),
        .O(\fsm_state[1]_i_1__11_n_0 ));
  FDRE \fsm_state_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(D),
        .Q(fsm_state[0]),
        .R(Q));
  FDRE \fsm_state_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\fsm_state[1]_i_1__11_n_0 ),
        .Q(fsm_state[1]),
        .R(Q));
  CARRY4 generate_tlast0_carry
       (.CI(1'b0),
        .CO({generate_tlast0_carry_n_0,generate_tlast0_carry_n_1,generate_tlast0_carry_n_2,generate_tlast0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_generate_tlast0_carry_O_UNCONNECTED[3:0]),
        .S({generate_tlast0_carry_i_1__3_n_0,generate_tlast0_carry_i_2__3_n_0,generate_tlast0_carry_i_3__3_n_0,generate_tlast0_carry_i_4__3_n_0}));
  CARRY4 generate_tlast0_carry__0
       (.CI(generate_tlast0_carry_n_0),
        .CO({NLW_generate_tlast0_carry__0_CO_UNCONNECTED[3],CO,generate_tlast0_carry__0_n_2,generate_tlast0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_generate_tlast0_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,in_axis_register_inst_n_4,in_axis_register_inst_n_5,in_axis_register_inst_n_6}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    generate_tlast0_carry_i_1__3
       (.I0(\pckt_size_counter_reg_reg_n_0_[10] ),
        .I1(\pckt_size_reg_early_reg_n_0_[10] ),
        .I2(\pckt_size_counter_reg_reg_n_0_[9] ),
        .I3(\pckt_size_reg_early_reg_n_0_[9] ),
        .I4(\pckt_size_reg_early_reg_n_0_[11] ),
        .I5(\pckt_size_counter_reg_reg_n_0_[11] ),
        .O(generate_tlast0_carry_i_1__3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    generate_tlast0_carry_i_2__3
       (.I0(\pckt_size_counter_reg_reg_n_0_[7] ),
        .I1(\pckt_size_reg_early_reg_n_0_[7] ),
        .I2(\pckt_size_counter_reg_reg_n_0_[6] ),
        .I3(\pckt_size_reg_early_reg_n_0_[6] ),
        .I4(\pckt_size_reg_early_reg_n_0_[8] ),
        .I5(\pckt_size_counter_reg_reg_n_0_[8] ),
        .O(generate_tlast0_carry_i_2__3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    generate_tlast0_carry_i_3__3
       (.I0(\pckt_size_counter_reg_reg_n_0_[4] ),
        .I1(\pckt_size_reg_early_reg_n_0_[4] ),
        .I2(\pckt_size_counter_reg_reg_n_0_[3] ),
        .I3(\pckt_size_reg_early_reg_n_0_[3] ),
        .I4(\pckt_size_reg_early_reg_n_0_[5] ),
        .I5(\pckt_size_counter_reg_reg_n_0_[5] ),
        .O(generate_tlast0_carry_i_3__3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    generate_tlast0_carry_i_4__3
       (.I0(\pckt_size_counter_reg_reg_n_0_[1] ),
        .I1(\pckt_size_reg_early_reg_n_0_[1] ),
        .I2(\pckt_size_counter_reg_reg_n_0_[0] ),
        .I3(\pckt_size_reg_early_reg_n_0_[0] ),
        .I4(\pckt_size_reg_early_reg_n_0_[2] ),
        .I5(\pckt_size_counter_reg_reg_n_0_[2] ),
        .O(generate_tlast0_carry_i_4__3_n_0));
  KanTop_KanAcceleratorWrapper_0_0_axis_register_67 in_axis_register_inst
       (.CO(CO),
        .Q(Q),
        .S({in_axis_register_inst_n_4,in_axis_register_inst_n_5,in_axis_register_inst_n_6}),
        .core_clk(core_clk),
        .generate_tlast0_carry__0({\pckt_size_reg_early_reg_n_0_[18] ,\pckt_size_reg_early_reg_n_0_[17] ,\pckt_size_reg_early_reg_n_0_[16] ,\pckt_size_reg_early_reg_n_0_[15] ,\pckt_size_reg_early_reg_n_0_[14] ,\pckt_size_reg_early_reg_n_0_[13] ,\pckt_size_reg_early_reg_n_0_[12] }),
        .generate_tlast0_carry__0_0({\pckt_size_counter_reg_reg_n_0_[18] ,\pckt_size_counter_reg_reg_n_0_[17] }),
        .generate_tlast0_carry__0_1({\pckt_size_counter_reg_reg_n_0_[16] ,\pckt_size_counter_reg_reg_n_0_[15] ,\pckt_size_counter_reg_reg_n_0_[14] ,\pckt_size_counter_reg_reg_n_0_[13] }),
        .generate_tlast0_carry__0_2(\pckt_size_counter_reg_reg_n_0_[12] ),
        .int_aps_wght_m_axis_tdata(int_aps_wght_m_axis_tdata),
        .int_aps_wght_m_axis_tlast(int_aps_wght_m_axis_tlast),
        .int_spl_wght_m_axis_tlast(int_spl_wght_m_axis_tlast),
        .\m_axis_tdata_reg_reg[0]_0 (\m_axis_tdata_reg_reg[0] ),
        .m_axis_tvalid_reg_reg_0(m_axis_tvalid_reg_reg),
        .p_4_in_30(p_4_in_30),
        .s_axis_t_tready_int_41(s_axis_t_tready_int_41),
        .s_axis_tlast_int_21(s_axis_tlast_int_21),
        .s_axis_tready_early_20(s_axis_tready_early_20),
        .s_axis_tready_reg_reg_0(s_axis_tready_reg_reg),
        .s_axis_tvalid_int__0_51(s_axis_tvalid_int__0_51),
        .store_u(store_u),
        .\temp_m_axis_tdata_reg_reg[15]_0 (\temp_m_axis_tdata_reg_reg[15] ),
        .temp_m_axis_tvalid_reg_10(temp_m_axis_tvalid_reg_10));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \multi_channel_genblock.operation_error_reg_reduced_i_1 
       (.I0(operation_error_reg_0),
        .I1(\multi_channel_genblock.operation_error_reg_reduced_reg [0]),
        .I2(\multi_channel_genblock.operation_error_reg_reduced_reg [1]),
        .I3(\multi_channel_genblock.operation_error_reg_reduced_reg [2]),
        .I4(\multi_channel_genblock.operation_error_reg_reduced_reg_0 ),
        .O(operation_error_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    operation_busy_i_1__3
       (.I0(int_external_error),
        .I1(Q),
        .I2(operation_start_reg),
        .I3(\fsm_state[1]_i_1__11_n_0 ),
        .O(operation_busy_i_1__3_n_0));
  LUT6 #(
    .INIT(64'hAAAA0000F3FFAAAA)) 
    operation_busy_i_2__2
       (.I0(operation_start),
        .I1(int_spl_wght_m_axis_tlast),
        .I2(CO),
        .I3(p_4_in_30),
        .I4(fsm_state[0]),
        .I5(fsm_state[1]),
        .O(operation_start_reg));
  FDRE operation_busy_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(operation_busy_i_1__3_n_0),
        .Q(operation_busy_bus),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'hEF00)) 
    operation_error_i_1__4
       (.I0(int_external_error),
        .I1(Q),
        .I2(operation_start_reg),
        .I3(\fsm_state[1]_i_1__11_n_0 ),
        .O(operation_error_i_1__4_n_0));
  FDRE operation_error_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(operation_error_i_1__4_n_0),
        .Q(operation_error_reg_0),
        .R(Q));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 pckt_size_counter_reg0_carry
       (.CI(1'b0),
        .CO({pckt_size_counter_reg0_carry_n_0,pckt_size_counter_reg0_carry_n_1,pckt_size_counter_reg0_carry_n_2,pckt_size_counter_reg0_carry_n_3}),
        .CYINIT(\pckt_size_counter_reg_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pckt_size_counter_reg0_carry_n_4,pckt_size_counter_reg0_carry_n_5,pckt_size_counter_reg0_carry_n_6,pckt_size_counter_reg0_carry_n_7}),
        .S({\pckt_size_counter_reg_reg_n_0_[4] ,\pckt_size_counter_reg_reg_n_0_[3] ,\pckt_size_counter_reg_reg_n_0_[2] ,\pckt_size_counter_reg_reg_n_0_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 pckt_size_counter_reg0_carry__0
       (.CI(pckt_size_counter_reg0_carry_n_0),
        .CO({pckt_size_counter_reg0_carry__0_n_0,pckt_size_counter_reg0_carry__0_n_1,pckt_size_counter_reg0_carry__0_n_2,pckt_size_counter_reg0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pckt_size_counter_reg0_carry__0_n_4,pckt_size_counter_reg0_carry__0_n_5,pckt_size_counter_reg0_carry__0_n_6,pckt_size_counter_reg0_carry__0_n_7}),
        .S({\pckt_size_counter_reg_reg_n_0_[8] ,\pckt_size_counter_reg_reg_n_0_[7] ,\pckt_size_counter_reg_reg_n_0_[6] ,\pckt_size_counter_reg_reg_n_0_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 pckt_size_counter_reg0_carry__1
       (.CI(pckt_size_counter_reg0_carry__0_n_0),
        .CO({pckt_size_counter_reg0_carry__1_n_0,pckt_size_counter_reg0_carry__1_n_1,pckt_size_counter_reg0_carry__1_n_2,pckt_size_counter_reg0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pckt_size_counter_reg0_carry__1_n_4,pckt_size_counter_reg0_carry__1_n_5,pckt_size_counter_reg0_carry__1_n_6,pckt_size_counter_reg0_carry__1_n_7}),
        .S({\pckt_size_counter_reg_reg_n_0_[12] ,\pckt_size_counter_reg_reg_n_0_[11] ,\pckt_size_counter_reg_reg_n_0_[10] ,\pckt_size_counter_reg_reg_n_0_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 pckt_size_counter_reg0_carry__2
       (.CI(pckt_size_counter_reg0_carry__1_n_0),
        .CO({pckt_size_counter_reg0_carry__2_n_0,pckt_size_counter_reg0_carry__2_n_1,pckt_size_counter_reg0_carry__2_n_2,pckt_size_counter_reg0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pckt_size_counter_reg0_carry__2_n_4,pckt_size_counter_reg0_carry__2_n_5,pckt_size_counter_reg0_carry__2_n_6,pckt_size_counter_reg0_carry__2_n_7}),
        .S({\pckt_size_counter_reg_reg_n_0_[16] ,\pckt_size_counter_reg_reg_n_0_[15] ,\pckt_size_counter_reg_reg_n_0_[14] ,\pckt_size_counter_reg_reg_n_0_[13] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 pckt_size_counter_reg0_carry__3
       (.CI(pckt_size_counter_reg0_carry__2_n_0),
        .CO({NLW_pckt_size_counter_reg0_carry__3_CO_UNCONNECTED[3:1],pckt_size_counter_reg0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_pckt_size_counter_reg0_carry__3_O_UNCONNECTED[3:2],pckt_size_counter_reg0_carry__3_n_6,pckt_size_counter_reg0_carry__3_n_7}),
        .S({1'b0,1'b0,\pckt_size_counter_reg_reg_n_0_[18] ,\pckt_size_counter_reg_reg_n_0_[17] }));
  LUT1 #(
    .INIT(2'h1)) 
    \pckt_size_counter_reg[0]_i_1__3 
       (.I0(\pckt_size_counter_reg_reg_n_0_[0] ),
        .O(\pckt_size_counter_reg[0]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h1033102310231023)) 
    \pckt_size_counter_reg[18]_i_1__2 
       (.I0(int_external_error),
        .I1(Q),
        .I2(operation_start_reg),
        .I3(\fsm_state[1]_i_1__11_n_0 ),
        .I4(p_4_in_30),
        .I5(CO),
        .O(\pckt_size_counter_reg[18]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h10103323)) 
    \pckt_size_counter_reg[18]_i_2__2 
       (.I0(int_external_error),
        .I1(Q),
        .I2(operation_start_reg),
        .I3(p_4_in_30),
        .I4(\fsm_state[1]_i_1__11_n_0 ),
        .O(pckt_size_counter_reg));
  FDRE \pckt_size_counter_reg_reg[0] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(\pckt_size_counter_reg[0]_i_1__3_n_0 ),
        .Q(\pckt_size_counter_reg_reg_n_0_[0] ),
        .R(\pckt_size_counter_reg[18]_i_1__2_n_0 ));
  FDRE \pckt_size_counter_reg_reg[10] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__1_n_6),
        .Q(\pckt_size_counter_reg_reg_n_0_[10] ),
        .R(\pckt_size_counter_reg[18]_i_1__2_n_0 ));
  FDRE \pckt_size_counter_reg_reg[11] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__1_n_5),
        .Q(\pckt_size_counter_reg_reg_n_0_[11] ),
        .R(\pckt_size_counter_reg[18]_i_1__2_n_0 ));
  FDRE \pckt_size_counter_reg_reg[12] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__1_n_4),
        .Q(\pckt_size_counter_reg_reg_n_0_[12] ),
        .R(\pckt_size_counter_reg[18]_i_1__2_n_0 ));
  FDRE \pckt_size_counter_reg_reg[13] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__2_n_7),
        .Q(\pckt_size_counter_reg_reg_n_0_[13] ),
        .R(\pckt_size_counter_reg[18]_i_1__2_n_0 ));
  FDRE \pckt_size_counter_reg_reg[14] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__2_n_6),
        .Q(\pckt_size_counter_reg_reg_n_0_[14] ),
        .R(\pckt_size_counter_reg[18]_i_1__2_n_0 ));
  FDRE \pckt_size_counter_reg_reg[15] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__2_n_5),
        .Q(\pckt_size_counter_reg_reg_n_0_[15] ),
        .R(\pckt_size_counter_reg[18]_i_1__2_n_0 ));
  FDRE \pckt_size_counter_reg_reg[16] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__2_n_4),
        .Q(\pckt_size_counter_reg_reg_n_0_[16] ),
        .R(\pckt_size_counter_reg[18]_i_1__2_n_0 ));
  FDRE \pckt_size_counter_reg_reg[17] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__3_n_7),
        .Q(\pckt_size_counter_reg_reg_n_0_[17] ),
        .R(\pckt_size_counter_reg[18]_i_1__2_n_0 ));
  FDRE \pckt_size_counter_reg_reg[18] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__3_n_6),
        .Q(\pckt_size_counter_reg_reg_n_0_[18] ),
        .R(\pckt_size_counter_reg[18]_i_1__2_n_0 ));
  FDRE \pckt_size_counter_reg_reg[1] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry_n_7),
        .Q(\pckt_size_counter_reg_reg_n_0_[1] ),
        .R(\pckt_size_counter_reg[18]_i_1__2_n_0 ));
  FDRE \pckt_size_counter_reg_reg[2] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry_n_6),
        .Q(\pckt_size_counter_reg_reg_n_0_[2] ),
        .R(\pckt_size_counter_reg[18]_i_1__2_n_0 ));
  FDRE \pckt_size_counter_reg_reg[3] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry_n_5),
        .Q(\pckt_size_counter_reg_reg_n_0_[3] ),
        .R(\pckt_size_counter_reg[18]_i_1__2_n_0 ));
  FDRE \pckt_size_counter_reg_reg[4] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry_n_4),
        .Q(\pckt_size_counter_reg_reg_n_0_[4] ),
        .R(\pckt_size_counter_reg[18]_i_1__2_n_0 ));
  FDRE \pckt_size_counter_reg_reg[5] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__0_n_7),
        .Q(\pckt_size_counter_reg_reg_n_0_[5] ),
        .R(\pckt_size_counter_reg[18]_i_1__2_n_0 ));
  FDRE \pckt_size_counter_reg_reg[6] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__0_n_6),
        .Q(\pckt_size_counter_reg_reg_n_0_[6] ),
        .R(\pckt_size_counter_reg[18]_i_1__2_n_0 ));
  FDRE \pckt_size_counter_reg_reg[7] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__0_n_5),
        .Q(\pckt_size_counter_reg_reg_n_0_[7] ),
        .R(\pckt_size_counter_reg[18]_i_1__2_n_0 ));
  FDRE \pckt_size_counter_reg_reg[8] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__0_n_4),
        .Q(\pckt_size_counter_reg_reg_n_0_[8] ),
        .R(\pckt_size_counter_reg[18]_i_1__2_n_0 ));
  FDRE \pckt_size_counter_reg_reg[9] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__1_n_7),
        .Q(\pckt_size_counter_reg_reg_n_0_[9] ),
        .R(\pckt_size_counter_reg[18]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0033003300230033)) 
    \pckt_size_reg_early[18]_i_1__2 
       (.I0(int_external_error),
        .I1(Q),
        .I2(operation_start_reg),
        .I3(\fsm_state[1]_i_1__11_n_0 ),
        .I4(fsm_state[0]),
        .I5(fsm_state[1]),
        .O(pckt_size_reg_early));
  FDRE \pckt_size_reg_early_reg[0] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [0]),
        .Q(\pckt_size_reg_early_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[10] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [10]),
        .Q(\pckt_size_reg_early_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[11] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [11]),
        .Q(\pckt_size_reg_early_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[12] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [12]),
        .Q(\pckt_size_reg_early_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[13] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [13]),
        .Q(\pckt_size_reg_early_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[14] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [14]),
        .Q(\pckt_size_reg_early_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[15] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [15]),
        .Q(\pckt_size_reg_early_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[16] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [16]),
        .Q(\pckt_size_reg_early_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[17] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [17]),
        .Q(\pckt_size_reg_early_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[18] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [18]),
        .Q(\pckt_size_reg_early_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[1] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [1]),
        .Q(\pckt_size_reg_early_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[2] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [2]),
        .Q(\pckt_size_reg_early_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[3] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [3]),
        .Q(\pckt_size_reg_early_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[4] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [4]),
        .Q(\pckt_size_reg_early_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[5] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [5]),
        .Q(\pckt_size_reg_early_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[6] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [6]),
        .Q(\pckt_size_reg_early_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[7] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [7]),
        .Q(\pckt_size_reg_early_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[8] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [8]),
        .Q(\pckt_size_reg_early_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[9] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [9]),
        .Q(\pckt_size_reg_early_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "AxisPacketSplitter" *) 
module KanTop_KanAcceleratorWrapper_0_0_AxisPacketSplitter_61
   (operation_busy_bus,
    s_axis_tready_reg_reg,
    operation_error_reg_0,
    CO,
    int_aps_wght_m_axis_tlast,
    m_axis_tvalid_reg_reg,
    temp_m_axis_tvalid_reg_11,
    operation_start_reg,
    int_aps_wght_m_axis_tdata,
    Q,
    core_clk,
    s_axis_tready_early_22,
    s_axis_tlast_int_23,
    \m_axis_tdata_reg_reg[0] ,
    int_external_error,
    p_4_in_29,
    int_spl_wght_m_axis_tlast,
    operation_start,
    \temp_m_axis_tdata_reg_reg[15] ,
    s_axis_t_tready_int_42,
    store_u_43,
    s_axis_tvalid_int__0_52,
    D,
    \pckt_size_reg_early_reg[18]_0 );
  output [0:0]operation_busy_bus;
  output s_axis_tready_reg_reg;
  output [0:0]operation_error_reg_0;
  output [0:0]CO;
  output [0:0]int_aps_wght_m_axis_tlast;
  output m_axis_tvalid_reg_reg;
  output temp_m_axis_tvalid_reg_11;
  output operation_start_reg;
  output [15:0]int_aps_wght_m_axis_tdata;
  input [0:0]Q;
  input core_clk;
  input s_axis_tready_early_22;
  input s_axis_tlast_int_23;
  input [0:0]\m_axis_tdata_reg_reg[0] ;
  input int_external_error;
  input p_4_in_29;
  input [0:0]int_spl_wght_m_axis_tlast;
  input operation_start;
  input [15:0]\temp_m_axis_tdata_reg_reg[15] ;
  input s_axis_t_tready_int_42;
  input store_u_43;
  input s_axis_tvalid_int__0_52;
  input [0:0]D;
  input [18:0]\pckt_size_reg_early_reg[18]_0 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]Q;
  wire core_clk;
  wire [1:0]fsm_state;
  wire \fsm_state[1]_i_1__10_n_0 ;
  wire generate_tlast0_carry__0_n_2;
  wire generate_tlast0_carry__0_n_3;
  wire generate_tlast0_carry_i_1__4_n_0;
  wire generate_tlast0_carry_i_2__4_n_0;
  wire generate_tlast0_carry_i_3__4_n_0;
  wire generate_tlast0_carry_i_4__4_n_0;
  wire generate_tlast0_carry_n_0;
  wire generate_tlast0_carry_n_1;
  wire generate_tlast0_carry_n_2;
  wire generate_tlast0_carry_n_3;
  wire in_axis_register_inst_n_4;
  wire in_axis_register_inst_n_5;
  wire in_axis_register_inst_n_6;
  wire [15:0]int_aps_wght_m_axis_tdata;
  wire [0:0]int_aps_wght_m_axis_tlast;
  wire int_external_error;
  wire [0:0]int_spl_wght_m_axis_tlast;
  wire [0:0]\m_axis_tdata_reg_reg[0] ;
  wire m_axis_tvalid_reg_reg;
  wire [0:0]operation_busy_bus;
  wire operation_busy_i_1__2_n_0;
  wire operation_error_i_1__3_n_0;
  wire [0:0]operation_error_reg_0;
  wire operation_start;
  wire operation_start_reg;
  wire p_4_in_29;
  wire pckt_size_counter_reg;
  wire pckt_size_counter_reg0_carry__0_n_0;
  wire pckt_size_counter_reg0_carry__0_n_1;
  wire pckt_size_counter_reg0_carry__0_n_2;
  wire pckt_size_counter_reg0_carry__0_n_3;
  wire pckt_size_counter_reg0_carry__0_n_4;
  wire pckt_size_counter_reg0_carry__0_n_5;
  wire pckt_size_counter_reg0_carry__0_n_6;
  wire pckt_size_counter_reg0_carry__0_n_7;
  wire pckt_size_counter_reg0_carry__1_n_0;
  wire pckt_size_counter_reg0_carry__1_n_1;
  wire pckt_size_counter_reg0_carry__1_n_2;
  wire pckt_size_counter_reg0_carry__1_n_3;
  wire pckt_size_counter_reg0_carry__1_n_4;
  wire pckt_size_counter_reg0_carry__1_n_5;
  wire pckt_size_counter_reg0_carry__1_n_6;
  wire pckt_size_counter_reg0_carry__1_n_7;
  wire pckt_size_counter_reg0_carry__2_n_0;
  wire pckt_size_counter_reg0_carry__2_n_1;
  wire pckt_size_counter_reg0_carry__2_n_2;
  wire pckt_size_counter_reg0_carry__2_n_3;
  wire pckt_size_counter_reg0_carry__2_n_4;
  wire pckt_size_counter_reg0_carry__2_n_5;
  wire pckt_size_counter_reg0_carry__2_n_6;
  wire pckt_size_counter_reg0_carry__2_n_7;
  wire pckt_size_counter_reg0_carry__3_n_3;
  wire pckt_size_counter_reg0_carry__3_n_6;
  wire pckt_size_counter_reg0_carry__3_n_7;
  wire pckt_size_counter_reg0_carry_n_0;
  wire pckt_size_counter_reg0_carry_n_1;
  wire pckt_size_counter_reg0_carry_n_2;
  wire pckt_size_counter_reg0_carry_n_3;
  wire pckt_size_counter_reg0_carry_n_4;
  wire pckt_size_counter_reg0_carry_n_5;
  wire pckt_size_counter_reg0_carry_n_6;
  wire pckt_size_counter_reg0_carry_n_7;
  wire \pckt_size_counter_reg[0]_i_1__4_n_0 ;
  wire \pckt_size_counter_reg[18]_i_1__1_n_0 ;
  wire \pckt_size_counter_reg_reg_n_0_[0] ;
  wire \pckt_size_counter_reg_reg_n_0_[10] ;
  wire \pckt_size_counter_reg_reg_n_0_[11] ;
  wire \pckt_size_counter_reg_reg_n_0_[12] ;
  wire \pckt_size_counter_reg_reg_n_0_[13] ;
  wire \pckt_size_counter_reg_reg_n_0_[14] ;
  wire \pckt_size_counter_reg_reg_n_0_[15] ;
  wire \pckt_size_counter_reg_reg_n_0_[16] ;
  wire \pckt_size_counter_reg_reg_n_0_[17] ;
  wire \pckt_size_counter_reg_reg_n_0_[18] ;
  wire \pckt_size_counter_reg_reg_n_0_[1] ;
  wire \pckt_size_counter_reg_reg_n_0_[2] ;
  wire \pckt_size_counter_reg_reg_n_0_[3] ;
  wire \pckt_size_counter_reg_reg_n_0_[4] ;
  wire \pckt_size_counter_reg_reg_n_0_[5] ;
  wire \pckt_size_counter_reg_reg_n_0_[6] ;
  wire \pckt_size_counter_reg_reg_n_0_[7] ;
  wire \pckt_size_counter_reg_reg_n_0_[8] ;
  wire \pckt_size_counter_reg_reg_n_0_[9] ;
  wire pckt_size_reg_early;
  wire [18:0]\pckt_size_reg_early_reg[18]_0 ;
  wire \pckt_size_reg_early_reg_n_0_[0] ;
  wire \pckt_size_reg_early_reg_n_0_[10] ;
  wire \pckt_size_reg_early_reg_n_0_[11] ;
  wire \pckt_size_reg_early_reg_n_0_[12] ;
  wire \pckt_size_reg_early_reg_n_0_[13] ;
  wire \pckt_size_reg_early_reg_n_0_[14] ;
  wire \pckt_size_reg_early_reg_n_0_[15] ;
  wire \pckt_size_reg_early_reg_n_0_[16] ;
  wire \pckt_size_reg_early_reg_n_0_[17] ;
  wire \pckt_size_reg_early_reg_n_0_[18] ;
  wire \pckt_size_reg_early_reg_n_0_[1] ;
  wire \pckt_size_reg_early_reg_n_0_[2] ;
  wire \pckt_size_reg_early_reg_n_0_[3] ;
  wire \pckt_size_reg_early_reg_n_0_[4] ;
  wire \pckt_size_reg_early_reg_n_0_[5] ;
  wire \pckt_size_reg_early_reg_n_0_[6] ;
  wire \pckt_size_reg_early_reg_n_0_[7] ;
  wire \pckt_size_reg_early_reg_n_0_[8] ;
  wire \pckt_size_reg_early_reg_n_0_[9] ;
  wire s_axis_t_tready_int_42;
  wire s_axis_tlast_int_23;
  wire s_axis_tready_early_22;
  wire s_axis_tready_reg_reg;
  wire s_axis_tvalid_int__0_52;
  wire store_u_43;
  wire [15:0]\temp_m_axis_tdata_reg_reg[15] ;
  wire temp_m_axis_tvalid_reg_11;
  wire [3:0]NLW_generate_tlast0_carry_O_UNCONNECTED;
  wire [3:3]NLW_generate_tlast0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_generate_tlast0_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_pckt_size_counter_reg0_carry__3_CO_UNCONNECTED;
  wire [3:2]NLW_pckt_size_counter_reg0_carry__3_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h2232222222222222)) 
    \fsm_state[1]_i_1__10 
       (.I0(int_external_error),
        .I1(Q),
        .I2(p_4_in_29),
        .I3(fsm_state[1]),
        .I4(fsm_state[0]),
        .I5(int_spl_wght_m_axis_tlast),
        .O(\fsm_state[1]_i_1__10_n_0 ));
  FDRE \fsm_state_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(D),
        .Q(fsm_state[0]),
        .R(Q));
  FDRE \fsm_state_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\fsm_state[1]_i_1__10_n_0 ),
        .Q(fsm_state[1]),
        .R(Q));
  CARRY4 generate_tlast0_carry
       (.CI(1'b0),
        .CO({generate_tlast0_carry_n_0,generate_tlast0_carry_n_1,generate_tlast0_carry_n_2,generate_tlast0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_generate_tlast0_carry_O_UNCONNECTED[3:0]),
        .S({generate_tlast0_carry_i_1__4_n_0,generate_tlast0_carry_i_2__4_n_0,generate_tlast0_carry_i_3__4_n_0,generate_tlast0_carry_i_4__4_n_0}));
  CARRY4 generate_tlast0_carry__0
       (.CI(generate_tlast0_carry_n_0),
        .CO({NLW_generate_tlast0_carry__0_CO_UNCONNECTED[3],CO,generate_tlast0_carry__0_n_2,generate_tlast0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_generate_tlast0_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,in_axis_register_inst_n_4,in_axis_register_inst_n_5,in_axis_register_inst_n_6}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    generate_tlast0_carry_i_1__4
       (.I0(\pckt_size_counter_reg_reg_n_0_[10] ),
        .I1(\pckt_size_reg_early_reg_n_0_[10] ),
        .I2(\pckt_size_counter_reg_reg_n_0_[9] ),
        .I3(\pckt_size_reg_early_reg_n_0_[9] ),
        .I4(\pckt_size_reg_early_reg_n_0_[11] ),
        .I5(\pckt_size_counter_reg_reg_n_0_[11] ),
        .O(generate_tlast0_carry_i_1__4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    generate_tlast0_carry_i_2__4
       (.I0(\pckt_size_counter_reg_reg_n_0_[7] ),
        .I1(\pckt_size_reg_early_reg_n_0_[7] ),
        .I2(\pckt_size_counter_reg_reg_n_0_[6] ),
        .I3(\pckt_size_reg_early_reg_n_0_[6] ),
        .I4(\pckt_size_reg_early_reg_n_0_[8] ),
        .I5(\pckt_size_counter_reg_reg_n_0_[8] ),
        .O(generate_tlast0_carry_i_2__4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    generate_tlast0_carry_i_3__4
       (.I0(\pckt_size_counter_reg_reg_n_0_[4] ),
        .I1(\pckt_size_reg_early_reg_n_0_[4] ),
        .I2(\pckt_size_counter_reg_reg_n_0_[3] ),
        .I3(\pckt_size_reg_early_reg_n_0_[3] ),
        .I4(\pckt_size_reg_early_reg_n_0_[5] ),
        .I5(\pckt_size_counter_reg_reg_n_0_[5] ),
        .O(generate_tlast0_carry_i_3__4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    generate_tlast0_carry_i_4__4
       (.I0(\pckt_size_counter_reg_reg_n_0_[1] ),
        .I1(\pckt_size_reg_early_reg_n_0_[1] ),
        .I2(\pckt_size_counter_reg_reg_n_0_[0] ),
        .I3(\pckt_size_reg_early_reg_n_0_[0] ),
        .I4(\pckt_size_reg_early_reg_n_0_[2] ),
        .I5(\pckt_size_counter_reg_reg_n_0_[2] ),
        .O(generate_tlast0_carry_i_4__4_n_0));
  KanTop_KanAcceleratorWrapper_0_0_axis_register_66 in_axis_register_inst
       (.CO(CO),
        .Q(Q),
        .S({in_axis_register_inst_n_4,in_axis_register_inst_n_5,in_axis_register_inst_n_6}),
        .core_clk(core_clk),
        .generate_tlast0_carry__0({\pckt_size_reg_early_reg_n_0_[18] ,\pckt_size_reg_early_reg_n_0_[17] ,\pckt_size_reg_early_reg_n_0_[16] ,\pckt_size_reg_early_reg_n_0_[15] ,\pckt_size_reg_early_reg_n_0_[14] ,\pckt_size_reg_early_reg_n_0_[13] ,\pckt_size_reg_early_reg_n_0_[12] }),
        .generate_tlast0_carry__0_0({\pckt_size_counter_reg_reg_n_0_[18] ,\pckt_size_counter_reg_reg_n_0_[17] }),
        .generate_tlast0_carry__0_1({\pckt_size_counter_reg_reg_n_0_[16] ,\pckt_size_counter_reg_reg_n_0_[15] ,\pckt_size_counter_reg_reg_n_0_[14] ,\pckt_size_counter_reg_reg_n_0_[13] }),
        .generate_tlast0_carry__0_2(\pckt_size_counter_reg_reg_n_0_[12] ),
        .int_aps_wght_m_axis_tdata(int_aps_wght_m_axis_tdata),
        .int_aps_wght_m_axis_tlast(int_aps_wght_m_axis_tlast),
        .int_spl_wght_m_axis_tlast(int_spl_wght_m_axis_tlast),
        .\m_axis_tdata_reg_reg[0]_0 (\m_axis_tdata_reg_reg[0] ),
        .m_axis_tvalid_reg_reg_0(m_axis_tvalid_reg_reg),
        .p_4_in_29(p_4_in_29),
        .s_axis_t_tready_int_42(s_axis_t_tready_int_42),
        .s_axis_tlast_int_23(s_axis_tlast_int_23),
        .s_axis_tready_early_22(s_axis_tready_early_22),
        .s_axis_tready_reg_reg_0(s_axis_tready_reg_reg),
        .s_axis_tvalid_int__0_52(s_axis_tvalid_int__0_52),
        .store_u_43(store_u_43),
        .\temp_m_axis_tdata_reg_reg[15]_0 (\temp_m_axis_tdata_reg_reg[15] ),
        .temp_m_axis_tvalid_reg_11(temp_m_axis_tvalid_reg_11));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    operation_busy_i_1__2
       (.I0(int_external_error),
        .I1(Q),
        .I2(operation_start_reg),
        .I3(\fsm_state[1]_i_1__10_n_0 ),
        .O(operation_busy_i_1__2_n_0));
  LUT6 #(
    .INIT(64'hAAAA0000F3FFAAAA)) 
    operation_busy_i_2__3
       (.I0(operation_start),
        .I1(int_spl_wght_m_axis_tlast),
        .I2(CO),
        .I3(p_4_in_29),
        .I4(fsm_state[0]),
        .I5(fsm_state[1]),
        .O(operation_start_reg));
  FDRE operation_busy_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(operation_busy_i_1__2_n_0),
        .Q(operation_busy_bus),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'hEF00)) 
    operation_error_i_1__3
       (.I0(int_external_error),
        .I1(Q),
        .I2(operation_start_reg),
        .I3(\fsm_state[1]_i_1__10_n_0 ),
        .O(operation_error_i_1__3_n_0));
  FDRE operation_error_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(operation_error_i_1__3_n_0),
        .Q(operation_error_reg_0),
        .R(Q));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 pckt_size_counter_reg0_carry
       (.CI(1'b0),
        .CO({pckt_size_counter_reg0_carry_n_0,pckt_size_counter_reg0_carry_n_1,pckt_size_counter_reg0_carry_n_2,pckt_size_counter_reg0_carry_n_3}),
        .CYINIT(\pckt_size_counter_reg_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pckt_size_counter_reg0_carry_n_4,pckt_size_counter_reg0_carry_n_5,pckt_size_counter_reg0_carry_n_6,pckt_size_counter_reg0_carry_n_7}),
        .S({\pckt_size_counter_reg_reg_n_0_[4] ,\pckt_size_counter_reg_reg_n_0_[3] ,\pckt_size_counter_reg_reg_n_0_[2] ,\pckt_size_counter_reg_reg_n_0_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 pckt_size_counter_reg0_carry__0
       (.CI(pckt_size_counter_reg0_carry_n_0),
        .CO({pckt_size_counter_reg0_carry__0_n_0,pckt_size_counter_reg0_carry__0_n_1,pckt_size_counter_reg0_carry__0_n_2,pckt_size_counter_reg0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pckt_size_counter_reg0_carry__0_n_4,pckt_size_counter_reg0_carry__0_n_5,pckt_size_counter_reg0_carry__0_n_6,pckt_size_counter_reg0_carry__0_n_7}),
        .S({\pckt_size_counter_reg_reg_n_0_[8] ,\pckt_size_counter_reg_reg_n_0_[7] ,\pckt_size_counter_reg_reg_n_0_[6] ,\pckt_size_counter_reg_reg_n_0_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 pckt_size_counter_reg0_carry__1
       (.CI(pckt_size_counter_reg0_carry__0_n_0),
        .CO({pckt_size_counter_reg0_carry__1_n_0,pckt_size_counter_reg0_carry__1_n_1,pckt_size_counter_reg0_carry__1_n_2,pckt_size_counter_reg0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pckt_size_counter_reg0_carry__1_n_4,pckt_size_counter_reg0_carry__1_n_5,pckt_size_counter_reg0_carry__1_n_6,pckt_size_counter_reg0_carry__1_n_7}),
        .S({\pckt_size_counter_reg_reg_n_0_[12] ,\pckt_size_counter_reg_reg_n_0_[11] ,\pckt_size_counter_reg_reg_n_0_[10] ,\pckt_size_counter_reg_reg_n_0_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 pckt_size_counter_reg0_carry__2
       (.CI(pckt_size_counter_reg0_carry__1_n_0),
        .CO({pckt_size_counter_reg0_carry__2_n_0,pckt_size_counter_reg0_carry__2_n_1,pckt_size_counter_reg0_carry__2_n_2,pckt_size_counter_reg0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pckt_size_counter_reg0_carry__2_n_4,pckt_size_counter_reg0_carry__2_n_5,pckt_size_counter_reg0_carry__2_n_6,pckt_size_counter_reg0_carry__2_n_7}),
        .S({\pckt_size_counter_reg_reg_n_0_[16] ,\pckt_size_counter_reg_reg_n_0_[15] ,\pckt_size_counter_reg_reg_n_0_[14] ,\pckt_size_counter_reg_reg_n_0_[13] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 pckt_size_counter_reg0_carry__3
       (.CI(pckt_size_counter_reg0_carry__2_n_0),
        .CO({NLW_pckt_size_counter_reg0_carry__3_CO_UNCONNECTED[3:1],pckt_size_counter_reg0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_pckt_size_counter_reg0_carry__3_O_UNCONNECTED[3:2],pckt_size_counter_reg0_carry__3_n_6,pckt_size_counter_reg0_carry__3_n_7}),
        .S({1'b0,1'b0,\pckt_size_counter_reg_reg_n_0_[18] ,\pckt_size_counter_reg_reg_n_0_[17] }));
  LUT1 #(
    .INIT(2'h1)) 
    \pckt_size_counter_reg[0]_i_1__4 
       (.I0(\pckt_size_counter_reg_reg_n_0_[0] ),
        .O(\pckt_size_counter_reg[0]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h1033102310231023)) 
    \pckt_size_counter_reg[18]_i_1__1 
       (.I0(int_external_error),
        .I1(Q),
        .I2(operation_start_reg),
        .I3(\fsm_state[1]_i_1__10_n_0 ),
        .I4(p_4_in_29),
        .I5(CO),
        .O(\pckt_size_counter_reg[18]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h10103323)) 
    \pckt_size_counter_reg[18]_i_2__1 
       (.I0(int_external_error),
        .I1(Q),
        .I2(operation_start_reg),
        .I3(p_4_in_29),
        .I4(\fsm_state[1]_i_1__10_n_0 ),
        .O(pckt_size_counter_reg));
  FDRE \pckt_size_counter_reg_reg[0] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(\pckt_size_counter_reg[0]_i_1__4_n_0 ),
        .Q(\pckt_size_counter_reg_reg_n_0_[0] ),
        .R(\pckt_size_counter_reg[18]_i_1__1_n_0 ));
  FDRE \pckt_size_counter_reg_reg[10] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__1_n_6),
        .Q(\pckt_size_counter_reg_reg_n_0_[10] ),
        .R(\pckt_size_counter_reg[18]_i_1__1_n_0 ));
  FDRE \pckt_size_counter_reg_reg[11] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__1_n_5),
        .Q(\pckt_size_counter_reg_reg_n_0_[11] ),
        .R(\pckt_size_counter_reg[18]_i_1__1_n_0 ));
  FDRE \pckt_size_counter_reg_reg[12] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__1_n_4),
        .Q(\pckt_size_counter_reg_reg_n_0_[12] ),
        .R(\pckt_size_counter_reg[18]_i_1__1_n_0 ));
  FDRE \pckt_size_counter_reg_reg[13] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__2_n_7),
        .Q(\pckt_size_counter_reg_reg_n_0_[13] ),
        .R(\pckt_size_counter_reg[18]_i_1__1_n_0 ));
  FDRE \pckt_size_counter_reg_reg[14] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__2_n_6),
        .Q(\pckt_size_counter_reg_reg_n_0_[14] ),
        .R(\pckt_size_counter_reg[18]_i_1__1_n_0 ));
  FDRE \pckt_size_counter_reg_reg[15] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__2_n_5),
        .Q(\pckt_size_counter_reg_reg_n_0_[15] ),
        .R(\pckt_size_counter_reg[18]_i_1__1_n_0 ));
  FDRE \pckt_size_counter_reg_reg[16] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__2_n_4),
        .Q(\pckt_size_counter_reg_reg_n_0_[16] ),
        .R(\pckt_size_counter_reg[18]_i_1__1_n_0 ));
  FDRE \pckt_size_counter_reg_reg[17] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__3_n_7),
        .Q(\pckt_size_counter_reg_reg_n_0_[17] ),
        .R(\pckt_size_counter_reg[18]_i_1__1_n_0 ));
  FDRE \pckt_size_counter_reg_reg[18] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__3_n_6),
        .Q(\pckt_size_counter_reg_reg_n_0_[18] ),
        .R(\pckt_size_counter_reg[18]_i_1__1_n_0 ));
  FDRE \pckt_size_counter_reg_reg[1] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry_n_7),
        .Q(\pckt_size_counter_reg_reg_n_0_[1] ),
        .R(\pckt_size_counter_reg[18]_i_1__1_n_0 ));
  FDRE \pckt_size_counter_reg_reg[2] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry_n_6),
        .Q(\pckt_size_counter_reg_reg_n_0_[2] ),
        .R(\pckt_size_counter_reg[18]_i_1__1_n_0 ));
  FDRE \pckt_size_counter_reg_reg[3] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry_n_5),
        .Q(\pckt_size_counter_reg_reg_n_0_[3] ),
        .R(\pckt_size_counter_reg[18]_i_1__1_n_0 ));
  FDRE \pckt_size_counter_reg_reg[4] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry_n_4),
        .Q(\pckt_size_counter_reg_reg_n_0_[4] ),
        .R(\pckt_size_counter_reg[18]_i_1__1_n_0 ));
  FDRE \pckt_size_counter_reg_reg[5] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__0_n_7),
        .Q(\pckt_size_counter_reg_reg_n_0_[5] ),
        .R(\pckt_size_counter_reg[18]_i_1__1_n_0 ));
  FDRE \pckt_size_counter_reg_reg[6] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__0_n_6),
        .Q(\pckt_size_counter_reg_reg_n_0_[6] ),
        .R(\pckt_size_counter_reg[18]_i_1__1_n_0 ));
  FDRE \pckt_size_counter_reg_reg[7] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__0_n_5),
        .Q(\pckt_size_counter_reg_reg_n_0_[7] ),
        .R(\pckt_size_counter_reg[18]_i_1__1_n_0 ));
  FDRE \pckt_size_counter_reg_reg[8] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__0_n_4),
        .Q(\pckt_size_counter_reg_reg_n_0_[8] ),
        .R(\pckt_size_counter_reg[18]_i_1__1_n_0 ));
  FDRE \pckt_size_counter_reg_reg[9] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__1_n_7),
        .Q(\pckt_size_counter_reg_reg_n_0_[9] ),
        .R(\pckt_size_counter_reg[18]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0033003300230033)) 
    \pckt_size_reg_early[18]_i_1__1 
       (.I0(int_external_error),
        .I1(Q),
        .I2(operation_start_reg),
        .I3(\fsm_state[1]_i_1__10_n_0 ),
        .I4(fsm_state[0]),
        .I5(fsm_state[1]),
        .O(pckt_size_reg_early));
  FDRE \pckt_size_reg_early_reg[0] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [0]),
        .Q(\pckt_size_reg_early_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[10] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [10]),
        .Q(\pckt_size_reg_early_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[11] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [11]),
        .Q(\pckt_size_reg_early_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[12] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [12]),
        .Q(\pckt_size_reg_early_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[13] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [13]),
        .Q(\pckt_size_reg_early_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[14] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [14]),
        .Q(\pckt_size_reg_early_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[15] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [15]),
        .Q(\pckt_size_reg_early_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[16] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [16]),
        .Q(\pckt_size_reg_early_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[17] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [17]),
        .Q(\pckt_size_reg_early_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[18] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [18]),
        .Q(\pckt_size_reg_early_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[1] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [1]),
        .Q(\pckt_size_reg_early_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[2] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [2]),
        .Q(\pckt_size_reg_early_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[3] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [3]),
        .Q(\pckt_size_reg_early_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[4] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [4]),
        .Q(\pckt_size_reg_early_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[5] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [5]),
        .Q(\pckt_size_reg_early_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[6] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [6]),
        .Q(\pckt_size_reg_early_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[7] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [7]),
        .Q(\pckt_size_reg_early_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[8] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [8]),
        .Q(\pckt_size_reg_early_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[9] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [9]),
        .Q(\pckt_size_reg_early_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "AxisPacketSplitter" *) 
module KanTop_KanAcceleratorWrapper_0_0_AxisPacketSplitter_62
   (operation_busy_bus,
    s_axis_tready_reg_reg,
    operation_error_reg_0,
    CO,
    int_aps_wght_m_axis_tlast,
    m_axis_tvalid_reg_reg,
    temp_m_axis_tvalid_reg_12,
    operation_start_reg,
    int_aps_wght_m_axis_tdata,
    Q,
    core_clk,
    s_axis_tready_early_24,
    s_axis_tlast_int_25,
    \m_axis_tdata_reg_reg[0] ,
    int_external_error,
    p_4_in_28,
    int_spl_wght_m_axis_tlast,
    operation_start,
    \temp_m_axis_tdata_reg_reg[15] ,
    s_axis_t_tready_int_44,
    store_u_45,
    s_axis_tvalid_int__0_53,
    D,
    \pckt_size_reg_early_reg[18]_0 );
  output [0:0]operation_busy_bus;
  output s_axis_tready_reg_reg;
  output [0:0]operation_error_reg_0;
  output [0:0]CO;
  output [0:0]int_aps_wght_m_axis_tlast;
  output m_axis_tvalid_reg_reg;
  output temp_m_axis_tvalid_reg_12;
  output operation_start_reg;
  output [15:0]int_aps_wght_m_axis_tdata;
  input [0:0]Q;
  input core_clk;
  input s_axis_tready_early_24;
  input s_axis_tlast_int_25;
  input [0:0]\m_axis_tdata_reg_reg[0] ;
  input int_external_error;
  input p_4_in_28;
  input [0:0]int_spl_wght_m_axis_tlast;
  input operation_start;
  input [15:0]\temp_m_axis_tdata_reg_reg[15] ;
  input s_axis_t_tready_int_44;
  input store_u_45;
  input s_axis_tvalid_int__0_53;
  input [0:0]D;
  input [18:0]\pckt_size_reg_early_reg[18]_0 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]Q;
  wire core_clk;
  wire [1:0]fsm_state;
  wire \fsm_state[1]_i_1__9_n_0 ;
  wire generate_tlast0_carry__0_n_2;
  wire generate_tlast0_carry__0_n_3;
  wire generate_tlast0_carry_i_1__5_n_0;
  wire generate_tlast0_carry_i_2__5_n_0;
  wire generate_tlast0_carry_i_3__5_n_0;
  wire generate_tlast0_carry_i_4__5_n_0;
  wire generate_tlast0_carry_n_0;
  wire generate_tlast0_carry_n_1;
  wire generate_tlast0_carry_n_2;
  wire generate_tlast0_carry_n_3;
  wire in_axis_register_inst_n_4;
  wire in_axis_register_inst_n_5;
  wire in_axis_register_inst_n_6;
  wire [15:0]int_aps_wght_m_axis_tdata;
  wire [0:0]int_aps_wght_m_axis_tlast;
  wire int_external_error;
  wire [0:0]int_spl_wght_m_axis_tlast;
  wire [0:0]\m_axis_tdata_reg_reg[0] ;
  wire m_axis_tvalid_reg_reg;
  wire [0:0]operation_busy_bus;
  wire operation_busy_i_1__1_n_0;
  wire operation_error_i_1__2_n_0;
  wire [0:0]operation_error_reg_0;
  wire operation_start;
  wire operation_start_reg;
  wire p_4_in_28;
  wire pckt_size_counter_reg;
  wire pckt_size_counter_reg0_carry__0_n_0;
  wire pckt_size_counter_reg0_carry__0_n_1;
  wire pckt_size_counter_reg0_carry__0_n_2;
  wire pckt_size_counter_reg0_carry__0_n_3;
  wire pckt_size_counter_reg0_carry__0_n_4;
  wire pckt_size_counter_reg0_carry__0_n_5;
  wire pckt_size_counter_reg0_carry__0_n_6;
  wire pckt_size_counter_reg0_carry__0_n_7;
  wire pckt_size_counter_reg0_carry__1_n_0;
  wire pckt_size_counter_reg0_carry__1_n_1;
  wire pckt_size_counter_reg0_carry__1_n_2;
  wire pckt_size_counter_reg0_carry__1_n_3;
  wire pckt_size_counter_reg0_carry__1_n_4;
  wire pckt_size_counter_reg0_carry__1_n_5;
  wire pckt_size_counter_reg0_carry__1_n_6;
  wire pckt_size_counter_reg0_carry__1_n_7;
  wire pckt_size_counter_reg0_carry__2_n_0;
  wire pckt_size_counter_reg0_carry__2_n_1;
  wire pckt_size_counter_reg0_carry__2_n_2;
  wire pckt_size_counter_reg0_carry__2_n_3;
  wire pckt_size_counter_reg0_carry__2_n_4;
  wire pckt_size_counter_reg0_carry__2_n_5;
  wire pckt_size_counter_reg0_carry__2_n_6;
  wire pckt_size_counter_reg0_carry__2_n_7;
  wire pckt_size_counter_reg0_carry__3_n_3;
  wire pckt_size_counter_reg0_carry__3_n_6;
  wire pckt_size_counter_reg0_carry__3_n_7;
  wire pckt_size_counter_reg0_carry_n_0;
  wire pckt_size_counter_reg0_carry_n_1;
  wire pckt_size_counter_reg0_carry_n_2;
  wire pckt_size_counter_reg0_carry_n_3;
  wire pckt_size_counter_reg0_carry_n_4;
  wire pckt_size_counter_reg0_carry_n_5;
  wire pckt_size_counter_reg0_carry_n_6;
  wire pckt_size_counter_reg0_carry_n_7;
  wire \pckt_size_counter_reg[0]_i_1__5_n_0 ;
  wire \pckt_size_counter_reg[18]_i_1__0_n_0 ;
  wire \pckt_size_counter_reg_reg_n_0_[0] ;
  wire \pckt_size_counter_reg_reg_n_0_[10] ;
  wire \pckt_size_counter_reg_reg_n_0_[11] ;
  wire \pckt_size_counter_reg_reg_n_0_[12] ;
  wire \pckt_size_counter_reg_reg_n_0_[13] ;
  wire \pckt_size_counter_reg_reg_n_0_[14] ;
  wire \pckt_size_counter_reg_reg_n_0_[15] ;
  wire \pckt_size_counter_reg_reg_n_0_[16] ;
  wire \pckt_size_counter_reg_reg_n_0_[17] ;
  wire \pckt_size_counter_reg_reg_n_0_[18] ;
  wire \pckt_size_counter_reg_reg_n_0_[1] ;
  wire \pckt_size_counter_reg_reg_n_0_[2] ;
  wire \pckt_size_counter_reg_reg_n_0_[3] ;
  wire \pckt_size_counter_reg_reg_n_0_[4] ;
  wire \pckt_size_counter_reg_reg_n_0_[5] ;
  wire \pckt_size_counter_reg_reg_n_0_[6] ;
  wire \pckt_size_counter_reg_reg_n_0_[7] ;
  wire \pckt_size_counter_reg_reg_n_0_[8] ;
  wire \pckt_size_counter_reg_reg_n_0_[9] ;
  wire pckt_size_reg_early;
  wire [18:0]\pckt_size_reg_early_reg[18]_0 ;
  wire \pckt_size_reg_early_reg_n_0_[0] ;
  wire \pckt_size_reg_early_reg_n_0_[10] ;
  wire \pckt_size_reg_early_reg_n_0_[11] ;
  wire \pckt_size_reg_early_reg_n_0_[12] ;
  wire \pckt_size_reg_early_reg_n_0_[13] ;
  wire \pckt_size_reg_early_reg_n_0_[14] ;
  wire \pckt_size_reg_early_reg_n_0_[15] ;
  wire \pckt_size_reg_early_reg_n_0_[16] ;
  wire \pckt_size_reg_early_reg_n_0_[17] ;
  wire \pckt_size_reg_early_reg_n_0_[18] ;
  wire \pckt_size_reg_early_reg_n_0_[1] ;
  wire \pckt_size_reg_early_reg_n_0_[2] ;
  wire \pckt_size_reg_early_reg_n_0_[3] ;
  wire \pckt_size_reg_early_reg_n_0_[4] ;
  wire \pckt_size_reg_early_reg_n_0_[5] ;
  wire \pckt_size_reg_early_reg_n_0_[6] ;
  wire \pckt_size_reg_early_reg_n_0_[7] ;
  wire \pckt_size_reg_early_reg_n_0_[8] ;
  wire \pckt_size_reg_early_reg_n_0_[9] ;
  wire s_axis_t_tready_int_44;
  wire s_axis_tlast_int_25;
  wire s_axis_tready_early_24;
  wire s_axis_tready_reg_reg;
  wire s_axis_tvalid_int__0_53;
  wire store_u_45;
  wire [15:0]\temp_m_axis_tdata_reg_reg[15] ;
  wire temp_m_axis_tvalid_reg_12;
  wire [3:0]NLW_generate_tlast0_carry_O_UNCONNECTED;
  wire [3:3]NLW_generate_tlast0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_generate_tlast0_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_pckt_size_counter_reg0_carry__3_CO_UNCONNECTED;
  wire [3:2]NLW_pckt_size_counter_reg0_carry__3_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h2232222222222222)) 
    \fsm_state[1]_i_1__9 
       (.I0(int_external_error),
        .I1(Q),
        .I2(p_4_in_28),
        .I3(fsm_state[1]),
        .I4(fsm_state[0]),
        .I5(int_spl_wght_m_axis_tlast),
        .O(\fsm_state[1]_i_1__9_n_0 ));
  FDRE \fsm_state_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(D),
        .Q(fsm_state[0]),
        .R(Q));
  FDRE \fsm_state_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\fsm_state[1]_i_1__9_n_0 ),
        .Q(fsm_state[1]),
        .R(Q));
  CARRY4 generate_tlast0_carry
       (.CI(1'b0),
        .CO({generate_tlast0_carry_n_0,generate_tlast0_carry_n_1,generate_tlast0_carry_n_2,generate_tlast0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_generate_tlast0_carry_O_UNCONNECTED[3:0]),
        .S({generate_tlast0_carry_i_1__5_n_0,generate_tlast0_carry_i_2__5_n_0,generate_tlast0_carry_i_3__5_n_0,generate_tlast0_carry_i_4__5_n_0}));
  CARRY4 generate_tlast0_carry__0
       (.CI(generate_tlast0_carry_n_0),
        .CO({NLW_generate_tlast0_carry__0_CO_UNCONNECTED[3],CO,generate_tlast0_carry__0_n_2,generate_tlast0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_generate_tlast0_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,in_axis_register_inst_n_4,in_axis_register_inst_n_5,in_axis_register_inst_n_6}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    generate_tlast0_carry_i_1__5
       (.I0(\pckt_size_counter_reg_reg_n_0_[10] ),
        .I1(\pckt_size_reg_early_reg_n_0_[10] ),
        .I2(\pckt_size_counter_reg_reg_n_0_[9] ),
        .I3(\pckt_size_reg_early_reg_n_0_[9] ),
        .I4(\pckt_size_reg_early_reg_n_0_[11] ),
        .I5(\pckt_size_counter_reg_reg_n_0_[11] ),
        .O(generate_tlast0_carry_i_1__5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    generate_tlast0_carry_i_2__5
       (.I0(\pckt_size_counter_reg_reg_n_0_[7] ),
        .I1(\pckt_size_reg_early_reg_n_0_[7] ),
        .I2(\pckt_size_counter_reg_reg_n_0_[6] ),
        .I3(\pckt_size_reg_early_reg_n_0_[6] ),
        .I4(\pckt_size_reg_early_reg_n_0_[8] ),
        .I5(\pckt_size_counter_reg_reg_n_0_[8] ),
        .O(generate_tlast0_carry_i_2__5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    generate_tlast0_carry_i_3__5
       (.I0(\pckt_size_counter_reg_reg_n_0_[4] ),
        .I1(\pckt_size_reg_early_reg_n_0_[4] ),
        .I2(\pckt_size_counter_reg_reg_n_0_[3] ),
        .I3(\pckt_size_reg_early_reg_n_0_[3] ),
        .I4(\pckt_size_reg_early_reg_n_0_[5] ),
        .I5(\pckt_size_counter_reg_reg_n_0_[5] ),
        .O(generate_tlast0_carry_i_3__5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    generate_tlast0_carry_i_4__5
       (.I0(\pckt_size_counter_reg_reg_n_0_[1] ),
        .I1(\pckt_size_reg_early_reg_n_0_[1] ),
        .I2(\pckt_size_counter_reg_reg_n_0_[0] ),
        .I3(\pckt_size_reg_early_reg_n_0_[0] ),
        .I4(\pckt_size_reg_early_reg_n_0_[2] ),
        .I5(\pckt_size_counter_reg_reg_n_0_[2] ),
        .O(generate_tlast0_carry_i_4__5_n_0));
  KanTop_KanAcceleratorWrapper_0_0_axis_register_65 in_axis_register_inst
       (.CO(CO),
        .Q(Q),
        .S({in_axis_register_inst_n_4,in_axis_register_inst_n_5,in_axis_register_inst_n_6}),
        .core_clk(core_clk),
        .generate_tlast0_carry__0({\pckt_size_reg_early_reg_n_0_[18] ,\pckt_size_reg_early_reg_n_0_[17] ,\pckt_size_reg_early_reg_n_0_[16] ,\pckt_size_reg_early_reg_n_0_[15] ,\pckt_size_reg_early_reg_n_0_[14] ,\pckt_size_reg_early_reg_n_0_[13] ,\pckt_size_reg_early_reg_n_0_[12] }),
        .generate_tlast0_carry__0_0({\pckt_size_counter_reg_reg_n_0_[18] ,\pckt_size_counter_reg_reg_n_0_[17] }),
        .generate_tlast0_carry__0_1({\pckt_size_counter_reg_reg_n_0_[16] ,\pckt_size_counter_reg_reg_n_0_[15] ,\pckt_size_counter_reg_reg_n_0_[14] ,\pckt_size_counter_reg_reg_n_0_[13] }),
        .generate_tlast0_carry__0_2(\pckt_size_counter_reg_reg_n_0_[12] ),
        .int_aps_wght_m_axis_tdata(int_aps_wght_m_axis_tdata),
        .int_aps_wght_m_axis_tlast(int_aps_wght_m_axis_tlast),
        .int_spl_wght_m_axis_tlast(int_spl_wght_m_axis_tlast),
        .\m_axis_tdata_reg_reg[0]_0 (\m_axis_tdata_reg_reg[0] ),
        .m_axis_tvalid_reg_reg_0(m_axis_tvalid_reg_reg),
        .p_4_in_28(p_4_in_28),
        .s_axis_t_tready_int_44(s_axis_t_tready_int_44),
        .s_axis_tlast_int_25(s_axis_tlast_int_25),
        .s_axis_tready_early_24(s_axis_tready_early_24),
        .s_axis_tready_reg_reg_0(s_axis_tready_reg_reg),
        .s_axis_tvalid_int__0_53(s_axis_tvalid_int__0_53),
        .store_u_45(store_u_45),
        .\temp_m_axis_tdata_reg_reg[15]_0 (\temp_m_axis_tdata_reg_reg[15] ),
        .temp_m_axis_tvalid_reg_12(temp_m_axis_tvalid_reg_12));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    operation_busy_i_1__1
       (.I0(int_external_error),
        .I1(Q),
        .I2(operation_start_reg),
        .I3(\fsm_state[1]_i_1__9_n_0 ),
        .O(operation_busy_i_1__1_n_0));
  LUT6 #(
    .INIT(64'hAAAA0000F3FFAAAA)) 
    operation_busy_i_2__4
       (.I0(operation_start),
        .I1(int_spl_wght_m_axis_tlast),
        .I2(CO),
        .I3(p_4_in_28),
        .I4(fsm_state[0]),
        .I5(fsm_state[1]),
        .O(operation_start_reg));
  FDRE operation_busy_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(operation_busy_i_1__1_n_0),
        .Q(operation_busy_bus),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'hEF00)) 
    operation_error_i_1__2
       (.I0(int_external_error),
        .I1(Q),
        .I2(operation_start_reg),
        .I3(\fsm_state[1]_i_1__9_n_0 ),
        .O(operation_error_i_1__2_n_0));
  FDRE operation_error_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(operation_error_i_1__2_n_0),
        .Q(operation_error_reg_0),
        .R(Q));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 pckt_size_counter_reg0_carry
       (.CI(1'b0),
        .CO({pckt_size_counter_reg0_carry_n_0,pckt_size_counter_reg0_carry_n_1,pckt_size_counter_reg0_carry_n_2,pckt_size_counter_reg0_carry_n_3}),
        .CYINIT(\pckt_size_counter_reg_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pckt_size_counter_reg0_carry_n_4,pckt_size_counter_reg0_carry_n_5,pckt_size_counter_reg0_carry_n_6,pckt_size_counter_reg0_carry_n_7}),
        .S({\pckt_size_counter_reg_reg_n_0_[4] ,\pckt_size_counter_reg_reg_n_0_[3] ,\pckt_size_counter_reg_reg_n_0_[2] ,\pckt_size_counter_reg_reg_n_0_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 pckt_size_counter_reg0_carry__0
       (.CI(pckt_size_counter_reg0_carry_n_0),
        .CO({pckt_size_counter_reg0_carry__0_n_0,pckt_size_counter_reg0_carry__0_n_1,pckt_size_counter_reg0_carry__0_n_2,pckt_size_counter_reg0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pckt_size_counter_reg0_carry__0_n_4,pckt_size_counter_reg0_carry__0_n_5,pckt_size_counter_reg0_carry__0_n_6,pckt_size_counter_reg0_carry__0_n_7}),
        .S({\pckt_size_counter_reg_reg_n_0_[8] ,\pckt_size_counter_reg_reg_n_0_[7] ,\pckt_size_counter_reg_reg_n_0_[6] ,\pckt_size_counter_reg_reg_n_0_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 pckt_size_counter_reg0_carry__1
       (.CI(pckt_size_counter_reg0_carry__0_n_0),
        .CO({pckt_size_counter_reg0_carry__1_n_0,pckt_size_counter_reg0_carry__1_n_1,pckt_size_counter_reg0_carry__1_n_2,pckt_size_counter_reg0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pckt_size_counter_reg0_carry__1_n_4,pckt_size_counter_reg0_carry__1_n_5,pckt_size_counter_reg0_carry__1_n_6,pckt_size_counter_reg0_carry__1_n_7}),
        .S({\pckt_size_counter_reg_reg_n_0_[12] ,\pckt_size_counter_reg_reg_n_0_[11] ,\pckt_size_counter_reg_reg_n_0_[10] ,\pckt_size_counter_reg_reg_n_0_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 pckt_size_counter_reg0_carry__2
       (.CI(pckt_size_counter_reg0_carry__1_n_0),
        .CO({pckt_size_counter_reg0_carry__2_n_0,pckt_size_counter_reg0_carry__2_n_1,pckt_size_counter_reg0_carry__2_n_2,pckt_size_counter_reg0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pckt_size_counter_reg0_carry__2_n_4,pckt_size_counter_reg0_carry__2_n_5,pckt_size_counter_reg0_carry__2_n_6,pckt_size_counter_reg0_carry__2_n_7}),
        .S({\pckt_size_counter_reg_reg_n_0_[16] ,\pckt_size_counter_reg_reg_n_0_[15] ,\pckt_size_counter_reg_reg_n_0_[14] ,\pckt_size_counter_reg_reg_n_0_[13] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 pckt_size_counter_reg0_carry__3
       (.CI(pckt_size_counter_reg0_carry__2_n_0),
        .CO({NLW_pckt_size_counter_reg0_carry__3_CO_UNCONNECTED[3:1],pckt_size_counter_reg0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_pckt_size_counter_reg0_carry__3_O_UNCONNECTED[3:2],pckt_size_counter_reg0_carry__3_n_6,pckt_size_counter_reg0_carry__3_n_7}),
        .S({1'b0,1'b0,\pckt_size_counter_reg_reg_n_0_[18] ,\pckt_size_counter_reg_reg_n_0_[17] }));
  LUT1 #(
    .INIT(2'h1)) 
    \pckt_size_counter_reg[0]_i_1__5 
       (.I0(\pckt_size_counter_reg_reg_n_0_[0] ),
        .O(\pckt_size_counter_reg[0]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h1033102310231023)) 
    \pckt_size_counter_reg[18]_i_1__0 
       (.I0(int_external_error),
        .I1(Q),
        .I2(operation_start_reg),
        .I3(\fsm_state[1]_i_1__9_n_0 ),
        .I4(p_4_in_28),
        .I5(CO),
        .O(\pckt_size_counter_reg[18]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h10103323)) 
    \pckt_size_counter_reg[18]_i_2__0 
       (.I0(int_external_error),
        .I1(Q),
        .I2(operation_start_reg),
        .I3(p_4_in_28),
        .I4(\fsm_state[1]_i_1__9_n_0 ),
        .O(pckt_size_counter_reg));
  FDRE \pckt_size_counter_reg_reg[0] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(\pckt_size_counter_reg[0]_i_1__5_n_0 ),
        .Q(\pckt_size_counter_reg_reg_n_0_[0] ),
        .R(\pckt_size_counter_reg[18]_i_1__0_n_0 ));
  FDRE \pckt_size_counter_reg_reg[10] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__1_n_6),
        .Q(\pckt_size_counter_reg_reg_n_0_[10] ),
        .R(\pckt_size_counter_reg[18]_i_1__0_n_0 ));
  FDRE \pckt_size_counter_reg_reg[11] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__1_n_5),
        .Q(\pckt_size_counter_reg_reg_n_0_[11] ),
        .R(\pckt_size_counter_reg[18]_i_1__0_n_0 ));
  FDRE \pckt_size_counter_reg_reg[12] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__1_n_4),
        .Q(\pckt_size_counter_reg_reg_n_0_[12] ),
        .R(\pckt_size_counter_reg[18]_i_1__0_n_0 ));
  FDRE \pckt_size_counter_reg_reg[13] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__2_n_7),
        .Q(\pckt_size_counter_reg_reg_n_0_[13] ),
        .R(\pckt_size_counter_reg[18]_i_1__0_n_0 ));
  FDRE \pckt_size_counter_reg_reg[14] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__2_n_6),
        .Q(\pckt_size_counter_reg_reg_n_0_[14] ),
        .R(\pckt_size_counter_reg[18]_i_1__0_n_0 ));
  FDRE \pckt_size_counter_reg_reg[15] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__2_n_5),
        .Q(\pckt_size_counter_reg_reg_n_0_[15] ),
        .R(\pckt_size_counter_reg[18]_i_1__0_n_0 ));
  FDRE \pckt_size_counter_reg_reg[16] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__2_n_4),
        .Q(\pckt_size_counter_reg_reg_n_0_[16] ),
        .R(\pckt_size_counter_reg[18]_i_1__0_n_0 ));
  FDRE \pckt_size_counter_reg_reg[17] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__3_n_7),
        .Q(\pckt_size_counter_reg_reg_n_0_[17] ),
        .R(\pckt_size_counter_reg[18]_i_1__0_n_0 ));
  FDRE \pckt_size_counter_reg_reg[18] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__3_n_6),
        .Q(\pckt_size_counter_reg_reg_n_0_[18] ),
        .R(\pckt_size_counter_reg[18]_i_1__0_n_0 ));
  FDRE \pckt_size_counter_reg_reg[1] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry_n_7),
        .Q(\pckt_size_counter_reg_reg_n_0_[1] ),
        .R(\pckt_size_counter_reg[18]_i_1__0_n_0 ));
  FDRE \pckt_size_counter_reg_reg[2] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry_n_6),
        .Q(\pckt_size_counter_reg_reg_n_0_[2] ),
        .R(\pckt_size_counter_reg[18]_i_1__0_n_0 ));
  FDRE \pckt_size_counter_reg_reg[3] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry_n_5),
        .Q(\pckt_size_counter_reg_reg_n_0_[3] ),
        .R(\pckt_size_counter_reg[18]_i_1__0_n_0 ));
  FDRE \pckt_size_counter_reg_reg[4] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry_n_4),
        .Q(\pckt_size_counter_reg_reg_n_0_[4] ),
        .R(\pckt_size_counter_reg[18]_i_1__0_n_0 ));
  FDRE \pckt_size_counter_reg_reg[5] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__0_n_7),
        .Q(\pckt_size_counter_reg_reg_n_0_[5] ),
        .R(\pckt_size_counter_reg[18]_i_1__0_n_0 ));
  FDRE \pckt_size_counter_reg_reg[6] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__0_n_6),
        .Q(\pckt_size_counter_reg_reg_n_0_[6] ),
        .R(\pckt_size_counter_reg[18]_i_1__0_n_0 ));
  FDRE \pckt_size_counter_reg_reg[7] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__0_n_5),
        .Q(\pckt_size_counter_reg_reg_n_0_[7] ),
        .R(\pckt_size_counter_reg[18]_i_1__0_n_0 ));
  FDRE \pckt_size_counter_reg_reg[8] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__0_n_4),
        .Q(\pckt_size_counter_reg_reg_n_0_[8] ),
        .R(\pckt_size_counter_reg[18]_i_1__0_n_0 ));
  FDRE \pckt_size_counter_reg_reg[9] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__1_n_7),
        .Q(\pckt_size_counter_reg_reg_n_0_[9] ),
        .R(\pckt_size_counter_reg[18]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0033003300230033)) 
    \pckt_size_reg_early[18]_i_1__0 
       (.I0(int_external_error),
        .I1(Q),
        .I2(operation_start_reg),
        .I3(\fsm_state[1]_i_1__9_n_0 ),
        .I4(fsm_state[0]),
        .I5(fsm_state[1]),
        .O(pckt_size_reg_early));
  FDRE \pckt_size_reg_early_reg[0] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [0]),
        .Q(\pckt_size_reg_early_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[10] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [10]),
        .Q(\pckt_size_reg_early_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[11] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [11]),
        .Q(\pckt_size_reg_early_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[12] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [12]),
        .Q(\pckt_size_reg_early_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[13] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [13]),
        .Q(\pckt_size_reg_early_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[14] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [14]),
        .Q(\pckt_size_reg_early_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[15] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [15]),
        .Q(\pckt_size_reg_early_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[16] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [16]),
        .Q(\pckt_size_reg_early_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[17] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [17]),
        .Q(\pckt_size_reg_early_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[18] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [18]),
        .Q(\pckt_size_reg_early_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[1] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [1]),
        .Q(\pckt_size_reg_early_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[2] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [2]),
        .Q(\pckt_size_reg_early_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[3] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [3]),
        .Q(\pckt_size_reg_early_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[4] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [4]),
        .Q(\pckt_size_reg_early_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[5] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [5]),
        .Q(\pckt_size_reg_early_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[6] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [6]),
        .Q(\pckt_size_reg_early_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[7] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [7]),
        .Q(\pckt_size_reg_early_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[8] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [8]),
        .Q(\pckt_size_reg_early_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[9] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [9]),
        .Q(\pckt_size_reg_early_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "AxisPacketSplitter" *) 
module KanTop_KanAcceleratorWrapper_0_0_AxisPacketSplitter_63
   (operation_busy_bus,
    s_axis_tready_reg_reg,
    operation_error_reg_0,
    CO,
    int_aps_wght_m_axis_tlast,
    m_axis_tvalid_reg_reg,
    temp_m_axis_tvalid_reg_13,
    operation_start_reg,
    int_aps_wght_m_axis_tdata,
    Q,
    core_clk,
    s_axis_tready_early_26,
    s_axis_tlast_int_27,
    \m_axis_tdata_reg_reg[0] ,
    int_external_error,
    p_4_in,
    int_spl_wght_m_axis_tlast,
    operation_start,
    \temp_m_axis_tdata_reg_reg[15] ,
    s_axis_t_tready_int_46,
    store_u_47,
    s_axis_tvalid_int__0_54,
    D,
    \pckt_size_reg_early_reg[18]_0 );
  output [0:0]operation_busy_bus;
  output s_axis_tready_reg_reg;
  output [0:0]operation_error_reg_0;
  output [0:0]CO;
  output [0:0]int_aps_wght_m_axis_tlast;
  output m_axis_tvalid_reg_reg;
  output temp_m_axis_tvalid_reg_13;
  output operation_start_reg;
  output [15:0]int_aps_wght_m_axis_tdata;
  input [0:0]Q;
  input core_clk;
  input s_axis_tready_early_26;
  input s_axis_tlast_int_27;
  input [0:0]\m_axis_tdata_reg_reg[0] ;
  input int_external_error;
  input p_4_in;
  input [0:0]int_spl_wght_m_axis_tlast;
  input operation_start;
  input [15:0]\temp_m_axis_tdata_reg_reg[15] ;
  input s_axis_t_tready_int_46;
  input store_u_47;
  input s_axis_tvalid_int__0_54;
  input [0:0]D;
  input [18:0]\pckt_size_reg_early_reg[18]_0 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]Q;
  wire core_clk;
  wire [1:0]fsm_state;
  wire \fsm_state[1]_i_1__8_n_0 ;
  wire generate_tlast0_carry__0_n_2;
  wire generate_tlast0_carry__0_n_3;
  wire generate_tlast0_carry_i_1__6_n_0;
  wire generate_tlast0_carry_i_2__6_n_0;
  wire generate_tlast0_carry_i_3__6_n_0;
  wire generate_tlast0_carry_i_4__6_n_0;
  wire generate_tlast0_carry_n_0;
  wire generate_tlast0_carry_n_1;
  wire generate_tlast0_carry_n_2;
  wire generate_tlast0_carry_n_3;
  wire in_axis_register_inst_n_4;
  wire in_axis_register_inst_n_5;
  wire in_axis_register_inst_n_6;
  wire [15:0]int_aps_wght_m_axis_tdata;
  wire [0:0]int_aps_wght_m_axis_tlast;
  wire int_external_error;
  wire [0:0]int_spl_wght_m_axis_tlast;
  wire [0:0]\m_axis_tdata_reg_reg[0] ;
  wire m_axis_tvalid_reg_reg;
  wire [0:0]operation_busy_bus;
  wire operation_busy_i_1__0_n_0;
  wire operation_error_i_1__1_n_0;
  wire [0:0]operation_error_reg_0;
  wire operation_start;
  wire operation_start_reg;
  wire p_4_in;
  wire pckt_size_counter_reg;
  wire pckt_size_counter_reg0_carry__0_n_0;
  wire pckt_size_counter_reg0_carry__0_n_1;
  wire pckt_size_counter_reg0_carry__0_n_2;
  wire pckt_size_counter_reg0_carry__0_n_3;
  wire pckt_size_counter_reg0_carry__0_n_4;
  wire pckt_size_counter_reg0_carry__0_n_5;
  wire pckt_size_counter_reg0_carry__0_n_6;
  wire pckt_size_counter_reg0_carry__0_n_7;
  wire pckt_size_counter_reg0_carry__1_n_0;
  wire pckt_size_counter_reg0_carry__1_n_1;
  wire pckt_size_counter_reg0_carry__1_n_2;
  wire pckt_size_counter_reg0_carry__1_n_3;
  wire pckt_size_counter_reg0_carry__1_n_4;
  wire pckt_size_counter_reg0_carry__1_n_5;
  wire pckt_size_counter_reg0_carry__1_n_6;
  wire pckt_size_counter_reg0_carry__1_n_7;
  wire pckt_size_counter_reg0_carry__2_n_0;
  wire pckt_size_counter_reg0_carry__2_n_1;
  wire pckt_size_counter_reg0_carry__2_n_2;
  wire pckt_size_counter_reg0_carry__2_n_3;
  wire pckt_size_counter_reg0_carry__2_n_4;
  wire pckt_size_counter_reg0_carry__2_n_5;
  wire pckt_size_counter_reg0_carry__2_n_6;
  wire pckt_size_counter_reg0_carry__2_n_7;
  wire pckt_size_counter_reg0_carry__3_n_3;
  wire pckt_size_counter_reg0_carry__3_n_6;
  wire pckt_size_counter_reg0_carry__3_n_7;
  wire pckt_size_counter_reg0_carry_n_0;
  wire pckt_size_counter_reg0_carry_n_1;
  wire pckt_size_counter_reg0_carry_n_2;
  wire pckt_size_counter_reg0_carry_n_3;
  wire pckt_size_counter_reg0_carry_n_4;
  wire pckt_size_counter_reg0_carry_n_5;
  wire pckt_size_counter_reg0_carry_n_6;
  wire pckt_size_counter_reg0_carry_n_7;
  wire \pckt_size_counter_reg[0]_i_1__6_n_0 ;
  wire \pckt_size_counter_reg[18]_i_1_n_0 ;
  wire \pckt_size_counter_reg_reg_n_0_[0] ;
  wire \pckt_size_counter_reg_reg_n_0_[10] ;
  wire \pckt_size_counter_reg_reg_n_0_[11] ;
  wire \pckt_size_counter_reg_reg_n_0_[12] ;
  wire \pckt_size_counter_reg_reg_n_0_[13] ;
  wire \pckt_size_counter_reg_reg_n_0_[14] ;
  wire \pckt_size_counter_reg_reg_n_0_[15] ;
  wire \pckt_size_counter_reg_reg_n_0_[16] ;
  wire \pckt_size_counter_reg_reg_n_0_[17] ;
  wire \pckt_size_counter_reg_reg_n_0_[18] ;
  wire \pckt_size_counter_reg_reg_n_0_[1] ;
  wire \pckt_size_counter_reg_reg_n_0_[2] ;
  wire \pckt_size_counter_reg_reg_n_0_[3] ;
  wire \pckt_size_counter_reg_reg_n_0_[4] ;
  wire \pckt_size_counter_reg_reg_n_0_[5] ;
  wire \pckt_size_counter_reg_reg_n_0_[6] ;
  wire \pckt_size_counter_reg_reg_n_0_[7] ;
  wire \pckt_size_counter_reg_reg_n_0_[8] ;
  wire \pckt_size_counter_reg_reg_n_0_[9] ;
  wire pckt_size_reg_early;
  wire [18:0]\pckt_size_reg_early_reg[18]_0 ;
  wire \pckt_size_reg_early_reg_n_0_[0] ;
  wire \pckt_size_reg_early_reg_n_0_[10] ;
  wire \pckt_size_reg_early_reg_n_0_[11] ;
  wire \pckt_size_reg_early_reg_n_0_[12] ;
  wire \pckt_size_reg_early_reg_n_0_[13] ;
  wire \pckt_size_reg_early_reg_n_0_[14] ;
  wire \pckt_size_reg_early_reg_n_0_[15] ;
  wire \pckt_size_reg_early_reg_n_0_[16] ;
  wire \pckt_size_reg_early_reg_n_0_[17] ;
  wire \pckt_size_reg_early_reg_n_0_[18] ;
  wire \pckt_size_reg_early_reg_n_0_[1] ;
  wire \pckt_size_reg_early_reg_n_0_[2] ;
  wire \pckt_size_reg_early_reg_n_0_[3] ;
  wire \pckt_size_reg_early_reg_n_0_[4] ;
  wire \pckt_size_reg_early_reg_n_0_[5] ;
  wire \pckt_size_reg_early_reg_n_0_[6] ;
  wire \pckt_size_reg_early_reg_n_0_[7] ;
  wire \pckt_size_reg_early_reg_n_0_[8] ;
  wire \pckt_size_reg_early_reg_n_0_[9] ;
  wire s_axis_t_tready_int_46;
  wire s_axis_tlast_int_27;
  wire s_axis_tready_early_26;
  wire s_axis_tready_reg_reg;
  wire s_axis_tvalid_int__0_54;
  wire store_u_47;
  wire [15:0]\temp_m_axis_tdata_reg_reg[15] ;
  wire temp_m_axis_tvalid_reg_13;
  wire [3:0]NLW_generate_tlast0_carry_O_UNCONNECTED;
  wire [3:3]NLW_generate_tlast0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_generate_tlast0_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_pckt_size_counter_reg0_carry__3_CO_UNCONNECTED;
  wire [3:2]NLW_pckt_size_counter_reg0_carry__3_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h2232222222222222)) 
    \fsm_state[1]_i_1__8 
       (.I0(int_external_error),
        .I1(Q),
        .I2(p_4_in),
        .I3(fsm_state[1]),
        .I4(fsm_state[0]),
        .I5(int_spl_wght_m_axis_tlast),
        .O(\fsm_state[1]_i_1__8_n_0 ));
  FDRE \fsm_state_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(D),
        .Q(fsm_state[0]),
        .R(Q));
  FDRE \fsm_state_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\fsm_state[1]_i_1__8_n_0 ),
        .Q(fsm_state[1]),
        .R(Q));
  CARRY4 generate_tlast0_carry
       (.CI(1'b0),
        .CO({generate_tlast0_carry_n_0,generate_tlast0_carry_n_1,generate_tlast0_carry_n_2,generate_tlast0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_generate_tlast0_carry_O_UNCONNECTED[3:0]),
        .S({generate_tlast0_carry_i_1__6_n_0,generate_tlast0_carry_i_2__6_n_0,generate_tlast0_carry_i_3__6_n_0,generate_tlast0_carry_i_4__6_n_0}));
  CARRY4 generate_tlast0_carry__0
       (.CI(generate_tlast0_carry_n_0),
        .CO({NLW_generate_tlast0_carry__0_CO_UNCONNECTED[3],CO,generate_tlast0_carry__0_n_2,generate_tlast0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_generate_tlast0_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,in_axis_register_inst_n_4,in_axis_register_inst_n_5,in_axis_register_inst_n_6}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    generate_tlast0_carry_i_1__6
       (.I0(\pckt_size_counter_reg_reg_n_0_[10] ),
        .I1(\pckt_size_reg_early_reg_n_0_[10] ),
        .I2(\pckt_size_counter_reg_reg_n_0_[9] ),
        .I3(\pckt_size_reg_early_reg_n_0_[9] ),
        .I4(\pckt_size_reg_early_reg_n_0_[11] ),
        .I5(\pckt_size_counter_reg_reg_n_0_[11] ),
        .O(generate_tlast0_carry_i_1__6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    generate_tlast0_carry_i_2__6
       (.I0(\pckt_size_counter_reg_reg_n_0_[7] ),
        .I1(\pckt_size_reg_early_reg_n_0_[7] ),
        .I2(\pckt_size_counter_reg_reg_n_0_[6] ),
        .I3(\pckt_size_reg_early_reg_n_0_[6] ),
        .I4(\pckt_size_reg_early_reg_n_0_[8] ),
        .I5(\pckt_size_counter_reg_reg_n_0_[8] ),
        .O(generate_tlast0_carry_i_2__6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    generate_tlast0_carry_i_3__6
       (.I0(\pckt_size_counter_reg_reg_n_0_[4] ),
        .I1(\pckt_size_reg_early_reg_n_0_[4] ),
        .I2(\pckt_size_counter_reg_reg_n_0_[3] ),
        .I3(\pckt_size_reg_early_reg_n_0_[3] ),
        .I4(\pckt_size_reg_early_reg_n_0_[5] ),
        .I5(\pckt_size_counter_reg_reg_n_0_[5] ),
        .O(generate_tlast0_carry_i_3__6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    generate_tlast0_carry_i_4__6
       (.I0(\pckt_size_counter_reg_reg_n_0_[1] ),
        .I1(\pckt_size_reg_early_reg_n_0_[1] ),
        .I2(\pckt_size_counter_reg_reg_n_0_[0] ),
        .I3(\pckt_size_reg_early_reg_n_0_[0] ),
        .I4(\pckt_size_reg_early_reg_n_0_[2] ),
        .I5(\pckt_size_counter_reg_reg_n_0_[2] ),
        .O(generate_tlast0_carry_i_4__6_n_0));
  KanTop_KanAcceleratorWrapper_0_0_axis_register_64 in_axis_register_inst
       (.CO(CO),
        .Q(Q),
        .S({in_axis_register_inst_n_4,in_axis_register_inst_n_5,in_axis_register_inst_n_6}),
        .core_clk(core_clk),
        .generate_tlast0_carry__0({\pckt_size_reg_early_reg_n_0_[18] ,\pckt_size_reg_early_reg_n_0_[17] ,\pckt_size_reg_early_reg_n_0_[16] ,\pckt_size_reg_early_reg_n_0_[15] ,\pckt_size_reg_early_reg_n_0_[14] ,\pckt_size_reg_early_reg_n_0_[13] ,\pckt_size_reg_early_reg_n_0_[12] }),
        .generate_tlast0_carry__0_0({\pckt_size_counter_reg_reg_n_0_[18] ,\pckt_size_counter_reg_reg_n_0_[17] }),
        .generate_tlast0_carry__0_1({\pckt_size_counter_reg_reg_n_0_[16] ,\pckt_size_counter_reg_reg_n_0_[15] ,\pckt_size_counter_reg_reg_n_0_[14] ,\pckt_size_counter_reg_reg_n_0_[13] }),
        .generate_tlast0_carry__0_2(\pckt_size_counter_reg_reg_n_0_[12] ),
        .int_aps_wght_m_axis_tdata(int_aps_wght_m_axis_tdata),
        .int_aps_wght_m_axis_tlast(int_aps_wght_m_axis_tlast),
        .int_spl_wght_m_axis_tlast(int_spl_wght_m_axis_tlast),
        .\m_axis_tdata_reg_reg[0]_0 (\m_axis_tdata_reg_reg[0] ),
        .m_axis_tvalid_reg_reg_0(m_axis_tvalid_reg_reg),
        .p_4_in(p_4_in),
        .s_axis_t_tready_int_46(s_axis_t_tready_int_46),
        .s_axis_tlast_int_27(s_axis_tlast_int_27),
        .s_axis_tready_early_26(s_axis_tready_early_26),
        .s_axis_tready_reg_reg_0(s_axis_tready_reg_reg),
        .s_axis_tvalid_int__0_54(s_axis_tvalid_int__0_54),
        .store_u_47(store_u_47),
        .\temp_m_axis_tdata_reg_reg[15]_0 (\temp_m_axis_tdata_reg_reg[15] ),
        .temp_m_axis_tvalid_reg_13(temp_m_axis_tvalid_reg_13));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    operation_busy_i_1__0
       (.I0(int_external_error),
        .I1(Q),
        .I2(operation_start_reg),
        .I3(\fsm_state[1]_i_1__8_n_0 ),
        .O(operation_busy_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hAAAA0000F3FFAAAA)) 
    operation_busy_i_2__5
       (.I0(operation_start),
        .I1(int_spl_wght_m_axis_tlast),
        .I2(CO),
        .I3(p_4_in),
        .I4(fsm_state[0]),
        .I5(fsm_state[1]),
        .O(operation_start_reg));
  FDRE operation_busy_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(operation_busy_i_1__0_n_0),
        .Q(operation_busy_bus),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'hEF00)) 
    operation_error_i_1__1
       (.I0(int_external_error),
        .I1(Q),
        .I2(operation_start_reg),
        .I3(\fsm_state[1]_i_1__8_n_0 ),
        .O(operation_error_i_1__1_n_0));
  FDRE operation_error_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(operation_error_i_1__1_n_0),
        .Q(operation_error_reg_0),
        .R(Q));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 pckt_size_counter_reg0_carry
       (.CI(1'b0),
        .CO({pckt_size_counter_reg0_carry_n_0,pckt_size_counter_reg0_carry_n_1,pckt_size_counter_reg0_carry_n_2,pckt_size_counter_reg0_carry_n_3}),
        .CYINIT(\pckt_size_counter_reg_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pckt_size_counter_reg0_carry_n_4,pckt_size_counter_reg0_carry_n_5,pckt_size_counter_reg0_carry_n_6,pckt_size_counter_reg0_carry_n_7}),
        .S({\pckt_size_counter_reg_reg_n_0_[4] ,\pckt_size_counter_reg_reg_n_0_[3] ,\pckt_size_counter_reg_reg_n_0_[2] ,\pckt_size_counter_reg_reg_n_0_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 pckt_size_counter_reg0_carry__0
       (.CI(pckt_size_counter_reg0_carry_n_0),
        .CO({pckt_size_counter_reg0_carry__0_n_0,pckt_size_counter_reg0_carry__0_n_1,pckt_size_counter_reg0_carry__0_n_2,pckt_size_counter_reg0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pckt_size_counter_reg0_carry__0_n_4,pckt_size_counter_reg0_carry__0_n_5,pckt_size_counter_reg0_carry__0_n_6,pckt_size_counter_reg0_carry__0_n_7}),
        .S({\pckt_size_counter_reg_reg_n_0_[8] ,\pckt_size_counter_reg_reg_n_0_[7] ,\pckt_size_counter_reg_reg_n_0_[6] ,\pckt_size_counter_reg_reg_n_0_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 pckt_size_counter_reg0_carry__1
       (.CI(pckt_size_counter_reg0_carry__0_n_0),
        .CO({pckt_size_counter_reg0_carry__1_n_0,pckt_size_counter_reg0_carry__1_n_1,pckt_size_counter_reg0_carry__1_n_2,pckt_size_counter_reg0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pckt_size_counter_reg0_carry__1_n_4,pckt_size_counter_reg0_carry__1_n_5,pckt_size_counter_reg0_carry__1_n_6,pckt_size_counter_reg0_carry__1_n_7}),
        .S({\pckt_size_counter_reg_reg_n_0_[12] ,\pckt_size_counter_reg_reg_n_0_[11] ,\pckt_size_counter_reg_reg_n_0_[10] ,\pckt_size_counter_reg_reg_n_0_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 pckt_size_counter_reg0_carry__2
       (.CI(pckt_size_counter_reg0_carry__1_n_0),
        .CO({pckt_size_counter_reg0_carry__2_n_0,pckt_size_counter_reg0_carry__2_n_1,pckt_size_counter_reg0_carry__2_n_2,pckt_size_counter_reg0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pckt_size_counter_reg0_carry__2_n_4,pckt_size_counter_reg0_carry__2_n_5,pckt_size_counter_reg0_carry__2_n_6,pckt_size_counter_reg0_carry__2_n_7}),
        .S({\pckt_size_counter_reg_reg_n_0_[16] ,\pckt_size_counter_reg_reg_n_0_[15] ,\pckt_size_counter_reg_reg_n_0_[14] ,\pckt_size_counter_reg_reg_n_0_[13] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 pckt_size_counter_reg0_carry__3
       (.CI(pckt_size_counter_reg0_carry__2_n_0),
        .CO({NLW_pckt_size_counter_reg0_carry__3_CO_UNCONNECTED[3:1],pckt_size_counter_reg0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_pckt_size_counter_reg0_carry__3_O_UNCONNECTED[3:2],pckt_size_counter_reg0_carry__3_n_6,pckt_size_counter_reg0_carry__3_n_7}),
        .S({1'b0,1'b0,\pckt_size_counter_reg_reg_n_0_[18] ,\pckt_size_counter_reg_reg_n_0_[17] }));
  LUT1 #(
    .INIT(2'h1)) 
    \pckt_size_counter_reg[0]_i_1__6 
       (.I0(\pckt_size_counter_reg_reg_n_0_[0] ),
        .O(\pckt_size_counter_reg[0]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h1033102310231023)) 
    \pckt_size_counter_reg[18]_i_1 
       (.I0(int_external_error),
        .I1(Q),
        .I2(operation_start_reg),
        .I3(\fsm_state[1]_i_1__8_n_0 ),
        .I4(p_4_in),
        .I5(CO),
        .O(\pckt_size_counter_reg[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h10103323)) 
    \pckt_size_counter_reg[18]_i_2 
       (.I0(int_external_error),
        .I1(Q),
        .I2(operation_start_reg),
        .I3(p_4_in),
        .I4(\fsm_state[1]_i_1__8_n_0 ),
        .O(pckt_size_counter_reg));
  FDRE \pckt_size_counter_reg_reg[0] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(\pckt_size_counter_reg[0]_i_1__6_n_0 ),
        .Q(\pckt_size_counter_reg_reg_n_0_[0] ),
        .R(\pckt_size_counter_reg[18]_i_1_n_0 ));
  FDRE \pckt_size_counter_reg_reg[10] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__1_n_6),
        .Q(\pckt_size_counter_reg_reg_n_0_[10] ),
        .R(\pckt_size_counter_reg[18]_i_1_n_0 ));
  FDRE \pckt_size_counter_reg_reg[11] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__1_n_5),
        .Q(\pckt_size_counter_reg_reg_n_0_[11] ),
        .R(\pckt_size_counter_reg[18]_i_1_n_0 ));
  FDRE \pckt_size_counter_reg_reg[12] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__1_n_4),
        .Q(\pckt_size_counter_reg_reg_n_0_[12] ),
        .R(\pckt_size_counter_reg[18]_i_1_n_0 ));
  FDRE \pckt_size_counter_reg_reg[13] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__2_n_7),
        .Q(\pckt_size_counter_reg_reg_n_0_[13] ),
        .R(\pckt_size_counter_reg[18]_i_1_n_0 ));
  FDRE \pckt_size_counter_reg_reg[14] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__2_n_6),
        .Q(\pckt_size_counter_reg_reg_n_0_[14] ),
        .R(\pckt_size_counter_reg[18]_i_1_n_0 ));
  FDRE \pckt_size_counter_reg_reg[15] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__2_n_5),
        .Q(\pckt_size_counter_reg_reg_n_0_[15] ),
        .R(\pckt_size_counter_reg[18]_i_1_n_0 ));
  FDRE \pckt_size_counter_reg_reg[16] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__2_n_4),
        .Q(\pckt_size_counter_reg_reg_n_0_[16] ),
        .R(\pckt_size_counter_reg[18]_i_1_n_0 ));
  FDRE \pckt_size_counter_reg_reg[17] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__3_n_7),
        .Q(\pckt_size_counter_reg_reg_n_0_[17] ),
        .R(\pckt_size_counter_reg[18]_i_1_n_0 ));
  FDRE \pckt_size_counter_reg_reg[18] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__3_n_6),
        .Q(\pckt_size_counter_reg_reg_n_0_[18] ),
        .R(\pckt_size_counter_reg[18]_i_1_n_0 ));
  FDRE \pckt_size_counter_reg_reg[1] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry_n_7),
        .Q(\pckt_size_counter_reg_reg_n_0_[1] ),
        .R(\pckt_size_counter_reg[18]_i_1_n_0 ));
  FDRE \pckt_size_counter_reg_reg[2] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry_n_6),
        .Q(\pckt_size_counter_reg_reg_n_0_[2] ),
        .R(\pckt_size_counter_reg[18]_i_1_n_0 ));
  FDRE \pckt_size_counter_reg_reg[3] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry_n_5),
        .Q(\pckt_size_counter_reg_reg_n_0_[3] ),
        .R(\pckt_size_counter_reg[18]_i_1_n_0 ));
  FDRE \pckt_size_counter_reg_reg[4] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry_n_4),
        .Q(\pckt_size_counter_reg_reg_n_0_[4] ),
        .R(\pckt_size_counter_reg[18]_i_1_n_0 ));
  FDRE \pckt_size_counter_reg_reg[5] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__0_n_7),
        .Q(\pckt_size_counter_reg_reg_n_0_[5] ),
        .R(\pckt_size_counter_reg[18]_i_1_n_0 ));
  FDRE \pckt_size_counter_reg_reg[6] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__0_n_6),
        .Q(\pckt_size_counter_reg_reg_n_0_[6] ),
        .R(\pckt_size_counter_reg[18]_i_1_n_0 ));
  FDRE \pckt_size_counter_reg_reg[7] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__0_n_5),
        .Q(\pckt_size_counter_reg_reg_n_0_[7] ),
        .R(\pckt_size_counter_reg[18]_i_1_n_0 ));
  FDRE \pckt_size_counter_reg_reg[8] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__0_n_4),
        .Q(\pckt_size_counter_reg_reg_n_0_[8] ),
        .R(\pckt_size_counter_reg[18]_i_1_n_0 ));
  FDRE \pckt_size_counter_reg_reg[9] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__1_n_7),
        .Q(\pckt_size_counter_reg_reg_n_0_[9] ),
        .R(\pckt_size_counter_reg[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0033003300230033)) 
    \pckt_size_reg_early[18]_i_1 
       (.I0(int_external_error),
        .I1(Q),
        .I2(operation_start_reg),
        .I3(\fsm_state[1]_i_1__8_n_0 ),
        .I4(fsm_state[0]),
        .I5(fsm_state[1]),
        .O(pckt_size_reg_early));
  FDRE \pckt_size_reg_early_reg[0] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [0]),
        .Q(\pckt_size_reg_early_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[10] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [10]),
        .Q(\pckt_size_reg_early_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[11] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [11]),
        .Q(\pckt_size_reg_early_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[12] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [12]),
        .Q(\pckt_size_reg_early_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[13] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [13]),
        .Q(\pckt_size_reg_early_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[14] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [14]),
        .Q(\pckt_size_reg_early_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[15] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [15]),
        .Q(\pckt_size_reg_early_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[16] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [16]),
        .Q(\pckt_size_reg_early_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[17] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [17]),
        .Q(\pckt_size_reg_early_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[18] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [18]),
        .Q(\pckt_size_reg_early_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[1] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [1]),
        .Q(\pckt_size_reg_early_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[2] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [2]),
        .Q(\pckt_size_reg_early_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[3] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [3]),
        .Q(\pckt_size_reg_early_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[4] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [4]),
        .Q(\pckt_size_reg_early_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[5] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [5]),
        .Q(\pckt_size_reg_early_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[6] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [6]),
        .Q(\pckt_size_reg_early_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[7] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [7]),
        .Q(\pckt_size_reg_early_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[8] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [8]),
        .Q(\pckt_size_reg_early_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[9] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(\pckt_size_reg_early_reg[18]_0 [9]),
        .Q(\pckt_size_reg_early_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "AxisRom" *) 
module KanTop_KanAcceleratorWrapper_0_0_AxisRom
   (ram_reg_0,
    ram_reg_0_0,
    DOPADOP,
    DOPBDOP,
    ram_reg_1,
    ram_reg_1_0,
    sdff_axis_data_tready,
    \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ,
    \register_genblock[1].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ,
    in,
    \register_genblock[1].skid_buffer_genblock.m_axis_tlast_reg_reg_0 ,
    \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_1 ,
    \register_genblock[1].skid_buffer_genblock.m_axis_tvalid_reg_reg_1 ,
    empty_next,
    empty_next_0,
    core_clk,
    Q,
    sdff_axis_data_tlast,
    \temp_m_axis_tdata_reg_reg[0] ,
    \temp_m_axis_tdata_reg_reg[0]_0 ,
    \temp_m_axis_tdata_reg_reg[1] ,
    \temp_m_axis_tdata_reg_reg[2] ,
    \temp_m_axis_tdata_reg_reg[3] ,
    \temp_m_axis_tdata_reg_reg[4] ,
    \temp_m_axis_tdata_reg_reg[5] ,
    \temp_m_axis_tdata_reg_reg[6] ,
    \temp_m_axis_tdata_reg_reg[7] ,
    \temp_m_axis_tdata_reg_reg[8] ,
    \temp_m_axis_tdata_reg_reg[9] ,
    \temp_m_axis_tdata_reg_reg[10] ,
    \temp_m_axis_tdata_reg_reg[11] ,
    \temp_m_axis_tdata_reg_reg[12] ,
    \temp_m_axis_tdata_reg_reg[13] ,
    \temp_m_axis_tdata_reg_reg[14] ,
    \temp_m_axis_tdata_reg_reg[15] ,
    \temp_m_axis_tdata_reg_reg[0]_1 ,
    \temp_m_axis_tdata_reg_reg[0]_2 ,
    \temp_m_axis_tdata_reg_reg[1]_0 ,
    \temp_m_axis_tdata_reg_reg[2]_0 ,
    \temp_m_axis_tdata_reg_reg[3]_0 ,
    \temp_m_axis_tdata_reg_reg[4]_0 ,
    \temp_m_axis_tdata_reg_reg[5]_0 ,
    \temp_m_axis_tdata_reg_reg[6]_0 ,
    \temp_m_axis_tdata_reg_reg[7]_0 ,
    \temp_m_axis_tdata_reg_reg[8]_0 ,
    \temp_m_axis_tdata_reg_reg[9]_0 ,
    \temp_m_axis_tdata_reg_reg[10]_0 ,
    \temp_m_axis_tdata_reg_reg[11]_0 ,
    \temp_m_axis_tdata_reg_reg[12]_0 ,
    \temp_m_axis_tdata_reg_reg[13]_0 ,
    \temp_m_axis_tdata_reg_reg[14]_0 ,
    \temp_m_axis_tdata_reg_reg[15]_0 ,
    sdff_axis_data_tvalid,
    full_reg,
    full_reg_1,
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[11]_0 ,
    \register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[11]_0 );
  output [7:0]ram_reg_0;
  output [7:0]ram_reg_0_0;
  output [0:0]DOPADOP;
  output [0:0]DOPBDOP;
  output [6:0]ram_reg_1;
  output [6:0]ram_reg_1_0;
  output [1:0]sdff_axis_data_tready;
  output \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ;
  output \register_genblock[1].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ;
  output [16:0]in;
  output [16:0]\register_genblock[1].skid_buffer_genblock.m_axis_tlast_reg_reg_0 ;
  output \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_1 ;
  output \register_genblock[1].skid_buffer_genblock.m_axis_tvalid_reg_reg_1 ;
  output empty_next;
  output empty_next_0;
  input core_clk;
  input [0:0]Q;
  input [1:0]sdff_axis_data_tlast;
  input \temp_m_axis_tdata_reg_reg[0] ;
  input \temp_m_axis_tdata_reg_reg[0]_0 ;
  input \temp_m_axis_tdata_reg_reg[1] ;
  input \temp_m_axis_tdata_reg_reg[2] ;
  input \temp_m_axis_tdata_reg_reg[3] ;
  input \temp_m_axis_tdata_reg_reg[4] ;
  input \temp_m_axis_tdata_reg_reg[5] ;
  input \temp_m_axis_tdata_reg_reg[6] ;
  input \temp_m_axis_tdata_reg_reg[7] ;
  input \temp_m_axis_tdata_reg_reg[8] ;
  input \temp_m_axis_tdata_reg_reg[9] ;
  input \temp_m_axis_tdata_reg_reg[10] ;
  input \temp_m_axis_tdata_reg_reg[11] ;
  input \temp_m_axis_tdata_reg_reg[12] ;
  input \temp_m_axis_tdata_reg_reg[13] ;
  input \temp_m_axis_tdata_reg_reg[14] ;
  input \temp_m_axis_tdata_reg_reg[15] ;
  input \temp_m_axis_tdata_reg_reg[0]_1 ;
  input \temp_m_axis_tdata_reg_reg[0]_2 ;
  input \temp_m_axis_tdata_reg_reg[1]_0 ;
  input \temp_m_axis_tdata_reg_reg[2]_0 ;
  input \temp_m_axis_tdata_reg_reg[3]_0 ;
  input \temp_m_axis_tdata_reg_reg[4]_0 ;
  input \temp_m_axis_tdata_reg_reg[5]_0 ;
  input \temp_m_axis_tdata_reg_reg[6]_0 ;
  input \temp_m_axis_tdata_reg_reg[7]_0 ;
  input \temp_m_axis_tdata_reg_reg[8]_0 ;
  input \temp_m_axis_tdata_reg_reg[9]_0 ;
  input \temp_m_axis_tdata_reg_reg[10]_0 ;
  input \temp_m_axis_tdata_reg_reg[11]_0 ;
  input \temp_m_axis_tdata_reg_reg[12]_0 ;
  input \temp_m_axis_tdata_reg_reg[13]_0 ;
  input \temp_m_axis_tdata_reg_reg[14]_0 ;
  input \temp_m_axis_tdata_reg_reg[15]_0 ;
  input [1:0]sdff_axis_data_tvalid;
  input full_reg;
  input full_reg_1;
  input [11:0]\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[11]_0 ;
  input [11:0]\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[11]_0 ;

  wire [0:0]DOPADOP;
  wire [0:0]DOPBDOP;
  wire [0:0]Q;
  wire core_clk;
  wire empty_next;
  wire empty_next_0;
  wire full_reg;
  wire full_reg_1;
  wire [16:0]in;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_0_0;
  wire [6:0]ram_reg_1;
  wire [6:0]ram_reg_1_0;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tlast_reg_i_1__3_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_i_1__2_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_1 ;
  wire \register_genblock[0].skid_buffer_genblock.s_axis_tready_early ;
  wire \register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ;
  wire [11:0]\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[11]_0 ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg_n_0_[0] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg_n_0_[10] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg_n_0_[11] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg_n_0_[1] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg_n_0_[2] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg_n_0_[3] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg_n_0_[4] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg_n_0_[5] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg_n_0_[6] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg_n_0_[7] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg_n_0_[8] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg_n_0_[9] ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_i_1__4_n_0 ;
  wire \register_genblock[1].skid_buffer_genblock.m_axis_tlast_reg_i_1_n_0 ;
  wire [16:0]\register_genblock[1].skid_buffer_genblock.m_axis_tlast_reg_reg_0 ;
  wire \register_genblock[1].skid_buffer_genblock.m_axis_tvalid_reg_i_1__0_n_0 ;
  wire \register_genblock[1].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ;
  wire \register_genblock[1].skid_buffer_genblock.m_axis_tvalid_reg_reg_1 ;
  wire \register_genblock[1].skid_buffer_genblock.s_axis_tready_early ;
  wire \register_genblock[1].skid_buffer_genblock.store_axis_input_to_temp ;
  wire [11:0]\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[11]_0 ;
  wire \register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg_n_0_[0] ;
  wire \register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg_n_0_[10] ;
  wire \register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg_n_0_[11] ;
  wire \register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg_n_0_[1] ;
  wire \register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg_n_0_[2] ;
  wire \register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg_n_0_[3] ;
  wire \register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg_n_0_[4] ;
  wire \register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg_n_0_[5] ;
  wire \register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg_n_0_[6] ;
  wire \register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg_n_0_[7] ;
  wire \register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg_n_0_[8] ;
  wire \register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg_n_0_[9] ;
  wire \register_genblock[1].skid_buffer_genblock.temp_m_axis_tlast_reg ;
  wire \register_genblock[1].skid_buffer_genblock.temp_m_axis_tvalid_reg ;
  wire \register_genblock[1].skid_buffer_genblock.temp_m_axis_tvalid_reg_i_1__0_n_0 ;
  wire [1:0]sdff_axis_data_tlast;
  wire [1:0]sdff_axis_data_tready;
  wire [1:0]sdff_axis_data_tvalid;
  wire \temp_m_axis_tdata_reg_reg[0] ;
  wire \temp_m_axis_tdata_reg_reg[0]_0 ;
  wire \temp_m_axis_tdata_reg_reg[0]_1 ;
  wire \temp_m_axis_tdata_reg_reg[0]_2 ;
  wire \temp_m_axis_tdata_reg_reg[10] ;
  wire \temp_m_axis_tdata_reg_reg[10]_0 ;
  wire \temp_m_axis_tdata_reg_reg[11] ;
  wire \temp_m_axis_tdata_reg_reg[11]_0 ;
  wire \temp_m_axis_tdata_reg_reg[12] ;
  wire \temp_m_axis_tdata_reg_reg[12]_0 ;
  wire \temp_m_axis_tdata_reg_reg[13] ;
  wire \temp_m_axis_tdata_reg_reg[13]_0 ;
  wire \temp_m_axis_tdata_reg_reg[14] ;
  wire \temp_m_axis_tdata_reg_reg[14]_0 ;
  wire \temp_m_axis_tdata_reg_reg[15] ;
  wire \temp_m_axis_tdata_reg_reg[15]_0 ;
  wire \temp_m_axis_tdata_reg_reg[1] ;
  wire \temp_m_axis_tdata_reg_reg[1]_0 ;
  wire \temp_m_axis_tdata_reg_reg[2] ;
  wire \temp_m_axis_tdata_reg_reg[2]_0 ;
  wire \temp_m_axis_tdata_reg_reg[3] ;
  wire \temp_m_axis_tdata_reg_reg[3]_0 ;
  wire \temp_m_axis_tdata_reg_reg[4] ;
  wire \temp_m_axis_tdata_reg_reg[4]_0 ;
  wire \temp_m_axis_tdata_reg_reg[5] ;
  wire \temp_m_axis_tdata_reg_reg[5]_0 ;
  wire \temp_m_axis_tdata_reg_reg[6] ;
  wire \temp_m_axis_tdata_reg_reg[6]_0 ;
  wire \temp_m_axis_tdata_reg_reg[7] ;
  wire \temp_m_axis_tdata_reg_reg[7]_0 ;
  wire \temp_m_axis_tdata_reg_reg[8] ;
  wire \temp_m_axis_tdata_reg_reg[8]_0 ;
  wire \temp_m_axis_tdata_reg_reg[9] ;
  wire \temp_m_axis_tdata_reg_reg[9]_0 ;

  KanTop_KanAcceleratorWrapper_0_0_ROM_simple ROM_inst
       (.DOPADOP(DOPADOP),
        .DOPBDOP(DOPBDOP),
        .Q({\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg_n_0_[11] ,\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg_n_0_[10] ,\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg_n_0_[9] ,\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg_n_0_[8] ,\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg_n_0_[7] ,\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg_n_0_[6] ,\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg_n_0_[5] ,\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg_n_0_[4] ,\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg_n_0_[3] ,\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg_n_0_[2] ,\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg_n_0_[1] ,\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg_n_0_[0] }),
        .core_clk(core_clk),
        .full_reg(full_reg),
        .full_reg_1(full_reg_1),
        .in(in[15:0]),
        .ram_reg_0(ram_reg_0),
        .ram_reg_0_0(ram_reg_0_0),
        .ram_reg_0_1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[11]_0 ),
        .ram_reg_0_2(sdff_axis_data_tready[0]),
        .ram_reg_0_3(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .ram_reg_0_4(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[11]_0 ),
        .ram_reg_0_5(sdff_axis_data_tready[1]),
        .ram_reg_0_6(\register_genblock[1].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .ram_reg_0_7({\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg_n_0_[11] ,\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg_n_0_[10] ,\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg_n_0_[9] ,\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg_n_0_[8] ,\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg_n_0_[7] ,\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg_n_0_[6] ,\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg_n_0_[5] ,\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg_n_0_[4] ,\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg_n_0_[3] ,\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg_n_0_[2] ,\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg_n_0_[1] ,\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg_n_0_[0] }),
        .ram_reg_1(ram_reg_1),
        .ram_reg_1_0(ram_reg_1_0),
        .ram_reg_1_1(\register_genblock[1].skid_buffer_genblock.m_axis_tlast_reg_reg_0 [15:0]),
        .\temp_m_axis_tdata_reg_reg[0] (\temp_m_axis_tdata_reg_reg[0] ),
        .\temp_m_axis_tdata_reg_reg[0]_0 (\temp_m_axis_tdata_reg_reg[0]_0 ),
        .\temp_m_axis_tdata_reg_reg[0]_1 (\temp_m_axis_tdata_reg_reg[0]_1 ),
        .\temp_m_axis_tdata_reg_reg[0]_2 (\temp_m_axis_tdata_reg_reg[0]_2 ),
        .\temp_m_axis_tdata_reg_reg[10] (\temp_m_axis_tdata_reg_reg[10] ),
        .\temp_m_axis_tdata_reg_reg[10]_0 (\temp_m_axis_tdata_reg_reg[10]_0 ),
        .\temp_m_axis_tdata_reg_reg[11] (\temp_m_axis_tdata_reg_reg[11] ),
        .\temp_m_axis_tdata_reg_reg[11]_0 (\temp_m_axis_tdata_reg_reg[11]_0 ),
        .\temp_m_axis_tdata_reg_reg[12] (\temp_m_axis_tdata_reg_reg[12] ),
        .\temp_m_axis_tdata_reg_reg[12]_0 (\temp_m_axis_tdata_reg_reg[12]_0 ),
        .\temp_m_axis_tdata_reg_reg[13] (\temp_m_axis_tdata_reg_reg[13] ),
        .\temp_m_axis_tdata_reg_reg[13]_0 (\temp_m_axis_tdata_reg_reg[13]_0 ),
        .\temp_m_axis_tdata_reg_reg[14] (\temp_m_axis_tdata_reg_reg[14] ),
        .\temp_m_axis_tdata_reg_reg[14]_0 (\temp_m_axis_tdata_reg_reg[14]_0 ),
        .\temp_m_axis_tdata_reg_reg[15] (\temp_m_axis_tdata_reg_reg[15] ),
        .\temp_m_axis_tdata_reg_reg[15]_0 (\temp_m_axis_tdata_reg_reg[15]_0 ),
        .\temp_m_axis_tdata_reg_reg[1] (\temp_m_axis_tdata_reg_reg[1] ),
        .\temp_m_axis_tdata_reg_reg[1]_0 (\temp_m_axis_tdata_reg_reg[1]_0 ),
        .\temp_m_axis_tdata_reg_reg[2] (\temp_m_axis_tdata_reg_reg[2] ),
        .\temp_m_axis_tdata_reg_reg[2]_0 (\temp_m_axis_tdata_reg_reg[2]_0 ),
        .\temp_m_axis_tdata_reg_reg[3] (\temp_m_axis_tdata_reg_reg[3] ),
        .\temp_m_axis_tdata_reg_reg[3]_0 (\temp_m_axis_tdata_reg_reg[3]_0 ),
        .\temp_m_axis_tdata_reg_reg[4] (\temp_m_axis_tdata_reg_reg[4] ),
        .\temp_m_axis_tdata_reg_reg[4]_0 (\temp_m_axis_tdata_reg_reg[4]_0 ),
        .\temp_m_axis_tdata_reg_reg[5] (\temp_m_axis_tdata_reg_reg[5] ),
        .\temp_m_axis_tdata_reg_reg[5]_0 (\temp_m_axis_tdata_reg_reg[5]_0 ),
        .\temp_m_axis_tdata_reg_reg[6] (\temp_m_axis_tdata_reg_reg[6] ),
        .\temp_m_axis_tdata_reg_reg[6]_0 (\temp_m_axis_tdata_reg_reg[6]_0 ),
        .\temp_m_axis_tdata_reg_reg[7] (\temp_m_axis_tdata_reg_reg[7] ),
        .\temp_m_axis_tdata_reg_reg[7]_0 (\temp_m_axis_tdata_reg_reg[7]_0 ),
        .\temp_m_axis_tdata_reg_reg[8] (\temp_m_axis_tdata_reg_reg[8] ),
        .\temp_m_axis_tdata_reg_reg[8]_0 (\temp_m_axis_tdata_reg_reg[8]_0 ),
        .\temp_m_axis_tdata_reg_reg[9] (\temp_m_axis_tdata_reg_reg[9] ),
        .\temp_m_axis_tdata_reg_reg[9]_0 (\temp_m_axis_tdata_reg_reg[9]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \data_reg_reg[2][0]_srl4_i_1__1 
       (.I0(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I1(full_reg),
        .O(empty_next));
  LUT2 #(
    .INIT(4'h2)) 
    \data_reg_reg[2][0]_srl4_i_1__2 
       (.I0(\register_genblock[1].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I1(full_reg_1),
        .O(empty_next_0));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'h73)) 
    \data_reg_reg[2][0]_srl4_i_7 
       (.I0(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I1(full_reg),
        .I2(sdff_axis_data_tready[0]),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_1 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'h73)) 
    \data_reg_reg[2][0]_srl4_i_7__0 
       (.I0(\register_genblock[1].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I1(full_reg_1),
        .I2(sdff_axis_data_tready[1]),
        .O(\register_genblock[1].skid_buffer_genblock.m_axis_tvalid_reg_reg_1 ));
  LUT6 #(
    .INIT(64'hFAAAFFCC0AAA00CC)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tlast_reg_i_1__3 
       (.I0(sdff_axis_data_tlast[0]),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg ),
        .I2(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I3(full_reg),
        .I4(sdff_axis_data_tready[0]),
        .I5(in[16]),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tlast_reg_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tlast_reg_reg 
       (.C(core_clk),
        .CE(1'b1),
        .D(\register_genblock[0].skid_buffer_genblock.m_axis_tlast_reg_i_1__3_n_0 ),
        .Q(in[16]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT5 #(
    .INIT(32'hFAAAF0CC)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_i_1__2 
       (.I0(sdff_axis_data_tvalid[0]),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg ),
        .I2(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I3(full_reg),
        .I4(sdff_axis_data_tready[0]),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg 
       (.C(core_clk),
        .CE(1'b1),
        .D(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_i_1__2_n_0 ),
        .Q(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'h1F5F)) 
    \register_genblock[0].skid_buffer_genblock.s_axis_tready_reg_i_1__1 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg ),
        .I1(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I2(full_reg),
        .I3(sdff_axis_data_tvalid[0]),
        .O(\register_genblock[0].skid_buffer_genblock.s_axis_tready_early ));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.s_axis_tready_reg_reg 
       (.C(core_clk),
        .CE(1'b1),
        .D(\register_genblock[0].skid_buffer_genblock.s_axis_tready_early ),
        .Q(sdff_axis_data_tready[0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[11]_0 [0]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[11]_0 [10]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[11]_0 [11]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[11]_0 [1]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[11]_0 [2]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[11]_0 [3]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[11]_0 [4]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[11]_0 [5]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[11]_0 [6]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[11]_0 [7]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[11]_0 [8]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[11]_0 [9]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg_i_1__4 
       (.I0(sdff_axis_data_tready[0]),
        .I1(full_reg),
        .I2(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .O(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg_reg 
       (.C(core_clk),
        .CE(\register_genblock[0].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(sdff_axis_data_tlast[0]),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT5 #(
    .INIT(32'hBFF08000)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_i_1__4 
       (.I0(sdff_axis_data_tvalid[0]),
        .I1(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I2(full_reg),
        .I3(sdff_axis_data_tready[0]),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg ),
        .O(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_reg 
       (.C(core_clk),
        .CE(1'b1),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_i_1__4_n_0 ),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg ),
        .R(Q));
  LUT6 #(
    .INIT(64'hFAAAFFCC0AAA00CC)) 
    \register_genblock[1].skid_buffer_genblock.m_axis_tlast_reg_i_1 
       (.I0(sdff_axis_data_tlast[1]),
        .I1(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tlast_reg ),
        .I2(\register_genblock[1].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I3(full_reg_1),
        .I4(sdff_axis_data_tready[1]),
        .I5(\register_genblock[1].skid_buffer_genblock.m_axis_tlast_reg_reg_0 [16]),
        .O(\register_genblock[1].skid_buffer_genblock.m_axis_tlast_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[1].skid_buffer_genblock.m_axis_tlast_reg_reg 
       (.C(core_clk),
        .CE(1'b1),
        .D(\register_genblock[1].skid_buffer_genblock.m_axis_tlast_reg_i_1_n_0 ),
        .Q(\register_genblock[1].skid_buffer_genblock.m_axis_tlast_reg_reg_0 [16]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT5 #(
    .INIT(32'hFAAAF0CC)) 
    \register_genblock[1].skid_buffer_genblock.m_axis_tvalid_reg_i_1__0 
       (.I0(sdff_axis_data_tvalid[1]),
        .I1(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tvalid_reg ),
        .I2(\register_genblock[1].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I3(full_reg_1),
        .I4(sdff_axis_data_tready[1]),
        .O(\register_genblock[1].skid_buffer_genblock.m_axis_tvalid_reg_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[1].skid_buffer_genblock.m_axis_tvalid_reg_reg 
       (.C(core_clk),
        .CE(1'b1),
        .D(\register_genblock[1].skid_buffer_genblock.m_axis_tvalid_reg_i_1__0_n_0 ),
        .Q(\register_genblock[1].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'h1F5F)) 
    \register_genblock[1].skid_buffer_genblock.s_axis_tready_reg_i_1 
       (.I0(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tvalid_reg ),
        .I1(\register_genblock[1].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I2(full_reg_1),
        .I3(sdff_axis_data_tvalid[1]),
        .O(\register_genblock[1].skid_buffer_genblock.s_axis_tready_early ));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[1].skid_buffer_genblock.s_axis_tready_reg_reg 
       (.C(core_clk),
        .CE(1'b1),
        .D(\register_genblock[1].skid_buffer_genblock.s_axis_tready_early ),
        .Q(sdff_axis_data_tready[1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(\register_genblock[1].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[11]_0 [0]),
        .Q(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(\register_genblock[1].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[11]_0 [10]),
        .Q(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(\register_genblock[1].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[11]_0 [11]),
        .Q(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(\register_genblock[1].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[11]_0 [1]),
        .Q(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(\register_genblock[1].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[11]_0 [2]),
        .Q(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(\register_genblock[1].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[11]_0 [3]),
        .Q(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(\register_genblock[1].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[11]_0 [4]),
        .Q(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(\register_genblock[1].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[11]_0 [5]),
        .Q(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(\register_genblock[1].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[11]_0 [6]),
        .Q(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(\register_genblock[1].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[11]_0 [7]),
        .Q(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(\register_genblock[1].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[11]_0 [8]),
        .Q(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(\register_genblock[1].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[11]_0 [9]),
        .Q(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \register_genblock[1].skid_buffer_genblock.temp_m_axis_tlast_reg_i_1__0 
       (.I0(sdff_axis_data_tready[1]),
        .I1(full_reg_1),
        .I2(\register_genblock[1].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .O(\register_genblock[1].skid_buffer_genblock.store_axis_input_to_temp ));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[1].skid_buffer_genblock.temp_m_axis_tlast_reg_reg 
       (.C(core_clk),
        .CE(\register_genblock[1].skid_buffer_genblock.store_axis_input_to_temp ),
        .D(sdff_axis_data_tlast[1]),
        .Q(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tlast_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT5 #(
    .INIT(32'hBFF08000)) 
    \register_genblock[1].skid_buffer_genblock.temp_m_axis_tvalid_reg_i_1__0 
       (.I0(sdff_axis_data_tvalid[1]),
        .I1(\register_genblock[1].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I2(full_reg_1),
        .I3(sdff_axis_data_tready[1]),
        .I4(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tvalid_reg ),
        .O(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tvalid_reg_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[1].skid_buffer_genblock.temp_m_axis_tvalid_reg_reg 
       (.C(core_clk),
        .CE(1'b1),
        .D(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tvalid_reg_i_1__0_n_0 ),
        .Q(\register_genblock[1].skid_buffer_genblock.temp_m_axis_tvalid_reg ),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "AxisSplitter" *) 
module KanTop_KanAcceleratorWrapper_0_0_AxisSplitter
   (s_axis_tready,
    int_spl_wght_m_axis_tlast,
    s_axis_tready_reg_reg,
    new_transfer,
    s_axis_tlast_int,
    p_4_in,
    s_axis_tvalid_int__0,
    s_axis_tlast_int_0,
    p_4_in_1,
    s_axis_tvalid_int__0_2,
    s_axis_tlast_int_3,
    p_4_in_4,
    s_axis_tvalid_int__0_5,
    s_axis_tlast_int_6,
    p_4_in_7,
    s_axis_tvalid_int__0_8,
    s_axis_tlast_int_9,
    p_4_in_10,
    s_axis_tvalid_int__0_11,
    s_axis_tlast_int_12,
    p_4_in_13,
    s_axis_tvalid_int__0_14,
    s_axis_tlast_int_15,
    p_4_in_16,
    s_axis_tvalid_int__0_17,
    s_axis_tlast_int_18,
    p_4_in_19,
    s_axis_tvalid_int__0_20,
    \m_axis_tdata_reg_reg[127] ,
    Q,
    core_clk,
    int_adp_wght_m_axis_tlast,
    int_adp_wght_m_axis_tvalid,
    \m_axis_pipe_reg_reg[0]_21 ,
    m_terminate_frame_reg,
    operation_busy_bus,
    s_axis_tready_int,
    s_axis_tready_int_22,
    s_axis_tready_int_23,
    s_axis_tready_int_24,
    s_axis_tready_int_25,
    s_axis_tready_int_26,
    s_axis_tready_int_27,
    s_axis_tready_int_28,
    CO,
    temp_m_axis_tlast_reg_reg,
    temp_m_axis_tlast_reg_reg_0,
    temp_m_axis_tlast_reg_reg_1,
    temp_m_axis_tlast_reg_reg_2,
    temp_m_axis_tlast_reg_reg_3,
    temp_m_axis_tlast_reg_reg_4,
    temp_m_axis_tlast_reg_reg_5,
    SR);
  output s_axis_tready;
  output [0:0]int_spl_wght_m_axis_tlast;
  output s_axis_tready_reg_reg;
  output new_transfer;
  output s_axis_tlast_int;
  output p_4_in;
  output s_axis_tvalid_int__0;
  output s_axis_tlast_int_0;
  output p_4_in_1;
  output s_axis_tvalid_int__0_2;
  output s_axis_tlast_int_3;
  output p_4_in_4;
  output s_axis_tvalid_int__0_5;
  output s_axis_tlast_int_6;
  output p_4_in_7;
  output s_axis_tvalid_int__0_8;
  output s_axis_tlast_int_9;
  output p_4_in_10;
  output s_axis_tvalid_int__0_11;
  output s_axis_tlast_int_12;
  output p_4_in_13;
  output s_axis_tvalid_int__0_14;
  output s_axis_tlast_int_15;
  output p_4_in_16;
  output s_axis_tvalid_int__0_17;
  output s_axis_tlast_int_18;
  output p_4_in_19;
  output s_axis_tvalid_int__0_20;
  output [127:0]\m_axis_tdata_reg_reg[127] ;
  input [0:0]Q;
  input core_clk;
  input int_adp_wght_m_axis_tlast;
  input int_adp_wght_m_axis_tvalid;
  input [136:0]\m_axis_pipe_reg_reg[0]_21 ;
  input m_terminate_frame_reg;
  input [7:0]operation_busy_bus;
  input s_axis_tready_int;
  input s_axis_tready_int_22;
  input s_axis_tready_int_23;
  input s_axis_tready_int_24;
  input s_axis_tready_int_25;
  input s_axis_tready_int_26;
  input s_axis_tready_int_27;
  input s_axis_tready_int_28;
  input [0:0]CO;
  input [0:0]temp_m_axis_tlast_reg_reg;
  input [0:0]temp_m_axis_tlast_reg_reg_0;
  input [0:0]temp_m_axis_tlast_reg_reg_1;
  input [0:0]temp_m_axis_tlast_reg_reg_2;
  input [0:0]temp_m_axis_tlast_reg_reg_3;
  input [0:0]temp_m_axis_tlast_reg_reg_4;
  input [0:0]temp_m_axis_tlast_reg_reg_5;
  input [0:0]SR;

  wire [0:0]CO;
  wire [0:0]Q;
  wire [0:0]SR;
  wire core_clk;
  wire int_adp_wght_m_axis_tlast;
  wire int_adp_wght_m_axis_tvalid;
  wire [0:0]int_spl_wght_m_axis_tlast;
  wire [7:0]locked_channels_reg;
  wire [136:0]\m_axis_pipe_reg_reg[0]_21 ;
  wire [127:0]\m_axis_tdata_reg_reg[127] ;
  wire m_terminate_frame_reg;
  wire new_transfer;
  wire [7:0]operation_busy_bus;
  wire [7:0]p_0_in;
  wire p_4_in;
  wire p_4_in_1;
  wire p_4_in_10;
  wire p_4_in_13;
  wire p_4_in_16;
  wire p_4_in_19;
  wire p_4_in_4;
  wire p_4_in_7;
  wire s_axis_tlast_int;
  wire s_axis_tlast_int_0;
  wire s_axis_tlast_int_12;
  wire s_axis_tlast_int_15;
  wire s_axis_tlast_int_18;
  wire s_axis_tlast_int_3;
  wire s_axis_tlast_int_6;
  wire s_axis_tlast_int_9;
  wire s_axis_tready;
  wire s_axis_tready_int;
  wire s_axis_tready_int_22;
  wire s_axis_tready_int_23;
  wire s_axis_tready_int_24;
  wire s_axis_tready_int_25;
  wire s_axis_tready_int_26;
  wire s_axis_tready_int_27;
  wire s_axis_tready_int_28;
  wire s_axis_tready_reg_reg;
  wire s_axis_tvalid_int__0;
  wire s_axis_tvalid_int__0_11;
  wire s_axis_tvalid_int__0_14;
  wire s_axis_tvalid_int__0_17;
  wire s_axis_tvalid_int__0_2;
  wire s_axis_tvalid_int__0_20;
  wire s_axis_tvalid_int__0_5;
  wire s_axis_tvalid_int__0_8;
  wire [0:0]temp_m_axis_tlast_reg_reg;
  wire [0:0]temp_m_axis_tlast_reg_reg_0;
  wire [0:0]temp_m_axis_tlast_reg_reg_1;
  wire [0:0]temp_m_axis_tlast_reg_reg_2;
  wire [0:0]temp_m_axis_tlast_reg_reg_3;
  wire [0:0]temp_m_axis_tlast_reg_reg_4;
  wire [0:0]temp_m_axis_tlast_reg_reg_5;

  KanTop_KanAcceleratorWrapper_0_0_axis_register__parameterized0 in_axis_register_inst
       (.CO(CO),
        .D(p_0_in),
        .Q(Q),
        .core_clk(core_clk),
        .int_adp_wght_m_axis_tlast(int_adp_wght_m_axis_tlast),
        .int_adp_wght_m_axis_tvalid(int_adp_wght_m_axis_tvalid),
        .\locked_channels_reg_reg[7] (locked_channels_reg),
        .\m_axis_pipe_reg_reg[0]_21 (\m_axis_pipe_reg_reg[0]_21 ),
        .\m_axis_tdata_reg_reg[127]_0 (\m_axis_tdata_reg_reg[127] ),
        .\m_axis_tkeep_reg_reg[0]_0 (new_transfer),
        .m_axis_tlast_reg_reg_0(int_spl_wght_m_axis_tlast),
        .m_terminate_frame_reg(m_terminate_frame_reg),
        .operation_busy_bus(operation_busy_bus),
        .p_4_in(p_4_in),
        .p_4_in_1(p_4_in_1),
        .p_4_in_10(p_4_in_10),
        .p_4_in_13(p_4_in_13),
        .p_4_in_16(p_4_in_16),
        .p_4_in_19(p_4_in_19),
        .p_4_in_4(p_4_in_4),
        .p_4_in_7(p_4_in_7),
        .s_axis_tlast_int(s_axis_tlast_int),
        .s_axis_tlast_int_0(s_axis_tlast_int_0),
        .s_axis_tlast_int_12(s_axis_tlast_int_12),
        .s_axis_tlast_int_15(s_axis_tlast_int_15),
        .s_axis_tlast_int_18(s_axis_tlast_int_18),
        .s_axis_tlast_int_3(s_axis_tlast_int_3),
        .s_axis_tlast_int_6(s_axis_tlast_int_6),
        .s_axis_tlast_int_9(s_axis_tlast_int_9),
        .s_axis_tready_int(s_axis_tready_int),
        .s_axis_tready_int_22(s_axis_tready_int_22),
        .s_axis_tready_int_23(s_axis_tready_int_23),
        .s_axis_tready_int_24(s_axis_tready_int_24),
        .s_axis_tready_int_25(s_axis_tready_int_25),
        .s_axis_tready_int_26(s_axis_tready_int_26),
        .s_axis_tready_int_27(s_axis_tready_int_27),
        .s_axis_tready_int_28(s_axis_tready_int_28),
        .s_axis_tready_reg_reg_0(s_axis_tready),
        .s_axis_tready_reg_reg_1(s_axis_tready_reg_reg),
        .s_axis_tvalid_int__0(s_axis_tvalid_int__0),
        .s_axis_tvalid_int__0_11(s_axis_tvalid_int__0_11),
        .s_axis_tvalid_int__0_14(s_axis_tvalid_int__0_14),
        .s_axis_tvalid_int__0_17(s_axis_tvalid_int__0_17),
        .s_axis_tvalid_int__0_2(s_axis_tvalid_int__0_2),
        .s_axis_tvalid_int__0_20(s_axis_tvalid_int__0_20),
        .s_axis_tvalid_int__0_5(s_axis_tvalid_int__0_5),
        .s_axis_tvalid_int__0_8(s_axis_tvalid_int__0_8),
        .temp_m_axis_tlast_reg_reg_0(temp_m_axis_tlast_reg_reg),
        .temp_m_axis_tlast_reg_reg_1(temp_m_axis_tlast_reg_reg_0),
        .temp_m_axis_tlast_reg_reg_2(temp_m_axis_tlast_reg_reg_1),
        .temp_m_axis_tlast_reg_reg_3(temp_m_axis_tlast_reg_reg_2),
        .temp_m_axis_tlast_reg_reg_4(temp_m_axis_tlast_reg_reg_3),
        .temp_m_axis_tlast_reg_reg_5(temp_m_axis_tlast_reg_reg_4),
        .temp_m_axis_tlast_reg_reg_6(temp_m_axis_tlast_reg_reg_5));
  FDRE \locked_channels_reg_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(locked_channels_reg[0]),
        .R(SR));
  FDRE \locked_channels_reg_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(locked_channels_reg[1]),
        .R(SR));
  FDRE \locked_channels_reg_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(locked_channels_reg[2]),
        .R(SR));
  FDRE \locked_channels_reg_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(locked_channels_reg[3]),
        .R(SR));
  FDRE \locked_channels_reg_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(locked_channels_reg[4]),
        .R(SR));
  FDRE \locked_channels_reg_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(locked_channels_reg[5]),
        .R(SR));
  FDRE \locked_channels_reg_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(locked_channels_reg[6]),
        .R(SR));
  FDRE \locked_channels_reg_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(locked_channels_reg[7]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "BatchedAxisPacketJoiner" *) 
module KanTop_KanAcceleratorWrapper_0_0_BatchedAxisPacketJoiner
   (\joiner_logic_genblock.generate_tlast_out ,
    D,
    \joiner_logic_genblock.m_axis_tlast_int ,
    int_jnr_rslt_m_axis_tvalid,
    \FSM_sequential_joiner_logic_genblock.fsm_state_reg[0] ,
    \select_reg_reg[1] ,
    s_axis_tready_early,
    \joiner_logic_genblock.use_channels_reg_reg[3] ,
    \s_axis_tready_reg_reg[3] ,
    \joiner_logic_genblock.use_channels_reg_reg[1] ,
    \joiner_logic_genblock.use_channels_reg_reg[2] ,
    \joiner_logic_genblock.use_channels_reg_reg[3]_0 ,
    int_jnr_rslt_m_axis_tlast,
    \m_axis_tdata_reg_reg[13] ,
    Q,
    core_clk,
    current_s_tlast,
    \joiner_logic_genblock.operation_error_reg ,
    operation_start,
    \FSM_sequential_joiner_logic_genblock.fsm_state_reg[1] ,
    int_buf_rslt_m_axis_tvalid,
    E,
    extra_sig_out,
    s_axis_tready_reg_reg,
    s_axis_tready_reg_reg_0,
    s_axis_tready_reg_reg_1,
    s_axis_tready_reg_reg_2,
    s_axis_tready_reg_reg_3,
    s_axis_tready_reg_reg_4,
    \upsize.s_axis_tvalid_reg ,
    \joiner_logic_genblock.use_channels_reg_reg[3]_1 ,
    grant_valid_reg_reg,
    grant_valid_reg_reg_0,
    grant_valid_reg_reg_1,
    grant_valid_reg_reg_2,
    \temp_m_axis_tdata_reg_reg[13] ,
    \joiner_logic_genblock.use_channels_reg_reg[0] );
  output \joiner_logic_genblock.generate_tlast_out ;
  output [1:0]D;
  output \joiner_logic_genblock.m_axis_tlast_int ;
  output int_jnr_rslt_m_axis_tvalid;
  output [0:0]\FSM_sequential_joiner_logic_genblock.fsm_state_reg[0] ;
  output [1:0]\select_reg_reg[1] ;
  output s_axis_tready_early;
  output [3:0]\joiner_logic_genblock.use_channels_reg_reg[3] ;
  output [3:0]\s_axis_tready_reg_reg[3] ;
  output \joiner_logic_genblock.use_channels_reg_reg[1] ;
  output \joiner_logic_genblock.use_channels_reg_reg[2] ;
  output \joiner_logic_genblock.use_channels_reg_reg[3]_0 ;
  output int_jnr_rslt_m_axis_tlast;
  output [11:0]\m_axis_tdata_reg_reg[13] ;
  input [0:0]Q;
  input core_clk;
  input current_s_tlast;
  input \joiner_logic_genblock.operation_error_reg ;
  input operation_start;
  input \FSM_sequential_joiner_logic_genblock.fsm_state_reg[1] ;
  input [3:0]int_buf_rslt_m_axis_tvalid;
  input [0:0]E;
  input [0:0]extra_sig_out;
  input [0:0]s_axis_tready_reg_reg;
  input [0:0]s_axis_tready_reg_reg_0;
  input [0:0]s_axis_tready_reg_reg_1;
  input [0:0]s_axis_tready_reg_reg_2;
  input [0:0]s_axis_tready_reg_reg_3;
  input [0:0]s_axis_tready_reg_reg_4;
  input \upsize.s_axis_tvalid_reg ;
  input [3:0]\joiner_logic_genblock.use_channels_reg_reg[3]_1 ;
  input grant_valid_reg_reg;
  input grant_valid_reg_reg_0;
  input grant_valid_reg_reg_1;
  input grant_valid_reg_reg_2;
  input [11:0]\temp_m_axis_tdata_reg_reg[13] ;
  input [0:0]\joiner_logic_genblock.use_channels_reg_reg[0] ;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]\FSM_sequential_joiner_logic_genblock.fsm_state_reg[0] ;
  wire \FSM_sequential_joiner_logic_genblock.fsm_state_reg[1] ;
  wire [0:0]Q;
  wire core_clk;
  wire current_s_tlast;
  wire [0:0]extra_sig_out;
  wire grant_valid_reg_reg;
  wire grant_valid_reg_reg_0;
  wire grant_valid_reg_reg_1;
  wire grant_valid_reg_reg_2;
  wire [3:0]int_buf_rslt_m_axis_tvalid;
  wire int_jnr_rslt_m_axis_tlast;
  wire int_jnr_rslt_m_axis_tvalid;
  wire \joiner_logic_genblock.generate_tlast_out ;
  wire \joiner_logic_genblock.m_axis_tlast_int ;
  wire \joiner_logic_genblock.operation_error_reg ;
  wire [0:0]\joiner_logic_genblock.use_channels_reg_reg[0] ;
  wire \joiner_logic_genblock.use_channels_reg_reg[1] ;
  wire \joiner_logic_genblock.use_channels_reg_reg[2] ;
  wire [3:0]\joiner_logic_genblock.use_channels_reg_reg[3] ;
  wire \joiner_logic_genblock.use_channels_reg_reg[3]_0 ;
  wire [3:0]\joiner_logic_genblock.use_channels_reg_reg[3]_1 ;
  wire [11:0]\m_axis_tdata_reg_reg[13] ;
  wire operation_start;
  wire s_axis_tready_early;
  wire [0:0]s_axis_tready_reg_reg;
  wire [3:0]\s_axis_tready_reg_reg[3] ;
  wire [0:0]s_axis_tready_reg_reg_0;
  wire [0:0]s_axis_tready_reg_reg_1;
  wire [0:0]s_axis_tready_reg_reg_2;
  wire [0:0]s_axis_tready_reg_reg_3;
  wire [0:0]s_axis_tready_reg_reg_4;
  wire [1:0]\select_reg_reg[1] ;
  wire [11:0]\temp_m_axis_tdata_reg_reg[13] ;
  wire \upsize.s_axis_tvalid_reg ;

  KanTop_KanAcceleratorWrapper_0_0_AxisPacketJoiner \axis_packet_joiner_batch_genblock[0].AxisPacketJoiner_i 
       (.D(D),
        .E(E),
        .\FSM_sequential_joiner_logic_genblock.fsm_state_reg[0]_0 (\FSM_sequential_joiner_logic_genblock.fsm_state_reg[0] ),
        .\FSM_sequential_joiner_logic_genblock.fsm_state_reg[1]_0 (\FSM_sequential_joiner_logic_genblock.fsm_state_reg[1] ),
        .Q(Q),
        .core_clk(core_clk),
        .current_s_tlast(current_s_tlast),
        .extra_sig_out(extra_sig_out),
        .grant_valid_reg_reg(grant_valid_reg_reg),
        .grant_valid_reg_reg_0(grant_valid_reg_reg_0),
        .grant_valid_reg_reg_1(grant_valid_reg_reg_1),
        .grant_valid_reg_reg_2(grant_valid_reg_reg_2),
        .int_buf_rslt_m_axis_tvalid(int_buf_rslt_m_axis_tvalid),
        .int_jnr_rslt_m_axis_tlast(int_jnr_rslt_m_axis_tlast),
        .\joiner_logic_genblock.generate_tlast_out (\joiner_logic_genblock.generate_tlast_out ),
        .\joiner_logic_genblock.m_axis_tlast_int (\joiner_logic_genblock.m_axis_tlast_int ),
        .\joiner_logic_genblock.operation_error_reg_0 (\joiner_logic_genblock.operation_error_reg ),
        .\joiner_logic_genblock.use_channels_reg_reg[0]_0 (\joiner_logic_genblock.use_channels_reg_reg[0] ),
        .\joiner_logic_genblock.use_channels_reg_reg[1]_0 (\joiner_logic_genblock.use_channels_reg_reg[1] ),
        .\joiner_logic_genblock.use_channels_reg_reg[2]_0 (\joiner_logic_genblock.use_channels_reg_reg[2] ),
        .\joiner_logic_genblock.use_channels_reg_reg[3]_0 (\joiner_logic_genblock.use_channels_reg_reg[3] ),
        .\joiner_logic_genblock.use_channels_reg_reg[3]_1 (\joiner_logic_genblock.use_channels_reg_reg[3]_0 ),
        .\joiner_logic_genblock.use_channels_reg_reg[3]_2 (\joiner_logic_genblock.use_channels_reg_reg[3]_1 ),
        .\m_axis_tdata_reg_reg[13] (\m_axis_tdata_reg_reg[13] ),
        .m_axis_tvalid_reg_reg(int_jnr_rslt_m_axis_tvalid),
        .operation_start(operation_start),
        .s_axis_tready_early(s_axis_tready_early),
        .s_axis_tready_reg_reg(s_axis_tready_reg_reg),
        .\s_axis_tready_reg_reg[3] (\s_axis_tready_reg_reg[3] ),
        .s_axis_tready_reg_reg_0(s_axis_tready_reg_reg_0),
        .s_axis_tready_reg_reg_1(s_axis_tready_reg_reg_1),
        .s_axis_tready_reg_reg_2(s_axis_tready_reg_reg_2),
        .s_axis_tready_reg_reg_3(s_axis_tready_reg_reg_3),
        .s_axis_tready_reg_reg_4(s_axis_tready_reg_reg_4),
        .\select_reg_reg[1] (\select_reg_reg[1] ),
        .\temp_m_axis_tdata_reg_reg[13] (\temp_m_axis_tdata_reg_reg[13] ),
        .\upsize.s_axis_tvalid_reg (\upsize.s_axis_tvalid_reg ));
endmodule

(* ORIG_REF_NAME = "BramIntrfTranslatorReadEn" *) 
module KanTop_KanAcceleratorWrapper_0_0_BramIntrfTranslatorReadEn__parameterized2
   (D,
    Q,
    core_clk,
    \temp_m_axis_tdata_reg_reg[15] ,
    \temp_m_axis_tdata_reg_reg[0] ,
    \temp_m_axis_tdata_reg_reg[0]_0 ,
    int_doutb,
    \temp_m_axis_tdata_reg_reg[1] ,
    \temp_m_axis_tdata_reg_reg[2] ,
    \temp_m_axis_tdata_reg_reg[3] ,
    \temp_m_axis_tdata_reg_reg[4] ,
    \temp_m_axis_tdata_reg_reg[5] ,
    \temp_m_axis_tdata_reg_reg[6] ,
    \temp_m_axis_tdata_reg_reg[7] ,
    \temp_m_axis_tdata_reg_reg[8] ,
    \temp_m_axis_tdata_reg_reg[9] ,
    \temp_m_axis_tdata_reg_reg[10] ,
    \temp_m_axis_tdata_reg_reg[11] ,
    \temp_m_axis_tdata_reg_reg[12] ,
    \temp_m_axis_tdata_reg_reg[13] ,
    \temp_m_axis_tdata_reg_reg[14] ,
    \temp_m_axis_tdata_reg_reg[15]_0 );
  output [15:0]D;
  input [0:0]Q;
  input core_clk;
  input [15:0]\temp_m_axis_tdata_reg_reg[15] ;
  input \temp_m_axis_tdata_reg_reg[0] ;
  input \temp_m_axis_tdata_reg_reg[0]_0 ;
  input [15:0]int_doutb;
  input \temp_m_axis_tdata_reg_reg[1] ;
  input \temp_m_axis_tdata_reg_reg[2] ;
  input \temp_m_axis_tdata_reg_reg[3] ;
  input \temp_m_axis_tdata_reg_reg[4] ;
  input \temp_m_axis_tdata_reg_reg[5] ;
  input \temp_m_axis_tdata_reg_reg[6] ;
  input \temp_m_axis_tdata_reg_reg[7] ;
  input \temp_m_axis_tdata_reg_reg[8] ;
  input \temp_m_axis_tdata_reg_reg[9] ;
  input \temp_m_axis_tdata_reg_reg[10] ;
  input \temp_m_axis_tdata_reg_reg[11] ;
  input \temp_m_axis_tdata_reg_reg[12] ;
  input \temp_m_axis_tdata_reg_reg[13] ;
  input \temp_m_axis_tdata_reg_reg[14] ;
  input \temp_m_axis_tdata_reg_reg[15]_0 ;

  wire [15:0]D;
  wire [0:0]Q;
  wire core_clk;
  wire [15:0]int_doutb;
  wire \target_banks_pipeline_reg_n_0_[0][0][0] ;
  wire \temp_m_axis_tdata_reg_reg[0] ;
  wire \temp_m_axis_tdata_reg_reg[0]_0 ;
  wire \temp_m_axis_tdata_reg_reg[10] ;
  wire \temp_m_axis_tdata_reg_reg[11] ;
  wire \temp_m_axis_tdata_reg_reg[12] ;
  wire \temp_m_axis_tdata_reg_reg[13] ;
  wire \temp_m_axis_tdata_reg_reg[14] ;
  wire [15:0]\temp_m_axis_tdata_reg_reg[15] ;
  wire \temp_m_axis_tdata_reg_reg[15]_0 ;
  wire \temp_m_axis_tdata_reg_reg[1] ;
  wire \temp_m_axis_tdata_reg_reg[2] ;
  wire \temp_m_axis_tdata_reg_reg[3] ;
  wire \temp_m_axis_tdata_reg_reg[4] ;
  wire \temp_m_axis_tdata_reg_reg[5] ;
  wire \temp_m_axis_tdata_reg_reg[6] ;
  wire \temp_m_axis_tdata_reg_reg[7] ;
  wire \temp_m_axis_tdata_reg_reg[8] ;
  wire \temp_m_axis_tdata_reg_reg[9] ;

  FDRE \target_banks_pipeline_reg[0][0][0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q),
        .Q(\target_banks_pipeline_reg_n_0_[0][0][0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \temp_m_axis_tdata_reg[0]_i_1 
       (.I0(\temp_m_axis_tdata_reg_reg[15] [0]),
        .I1(\temp_m_axis_tdata_reg_reg[0] ),
        .I2(\temp_m_axis_tdata_reg_reg[0]_0 ),
        .I3(\target_banks_pipeline_reg_n_0_[0][0][0] ),
        .I4(int_doutb[0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \temp_m_axis_tdata_reg[10]_i_1 
       (.I0(\temp_m_axis_tdata_reg_reg[15] [10]),
        .I1(\temp_m_axis_tdata_reg_reg[0] ),
        .I2(\temp_m_axis_tdata_reg_reg[10] ),
        .I3(\target_banks_pipeline_reg_n_0_[0][0][0] ),
        .I4(int_doutb[10]),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \temp_m_axis_tdata_reg[11]_i_1 
       (.I0(\temp_m_axis_tdata_reg_reg[15] [11]),
        .I1(\temp_m_axis_tdata_reg_reg[0] ),
        .I2(\temp_m_axis_tdata_reg_reg[11] ),
        .I3(\target_banks_pipeline_reg_n_0_[0][0][0] ),
        .I4(int_doutb[11]),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \temp_m_axis_tdata_reg[12]_i_1 
       (.I0(\temp_m_axis_tdata_reg_reg[15] [12]),
        .I1(\temp_m_axis_tdata_reg_reg[0] ),
        .I2(\temp_m_axis_tdata_reg_reg[12] ),
        .I3(\target_banks_pipeline_reg_n_0_[0][0][0] ),
        .I4(int_doutb[12]),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \temp_m_axis_tdata_reg[13]_i_1 
       (.I0(\temp_m_axis_tdata_reg_reg[15] [13]),
        .I1(\temp_m_axis_tdata_reg_reg[0] ),
        .I2(\temp_m_axis_tdata_reg_reg[13] ),
        .I3(\target_banks_pipeline_reg_n_0_[0][0][0] ),
        .I4(int_doutb[13]),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \temp_m_axis_tdata_reg[14]_i_1 
       (.I0(\temp_m_axis_tdata_reg_reg[15] [14]),
        .I1(\temp_m_axis_tdata_reg_reg[0] ),
        .I2(\temp_m_axis_tdata_reg_reg[14] ),
        .I3(\target_banks_pipeline_reg_n_0_[0][0][0] ),
        .I4(int_doutb[14]),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \temp_m_axis_tdata_reg[15]_i_2 
       (.I0(\temp_m_axis_tdata_reg_reg[15] [15]),
        .I1(\temp_m_axis_tdata_reg_reg[0] ),
        .I2(\temp_m_axis_tdata_reg_reg[15]_0 ),
        .I3(\target_banks_pipeline_reg_n_0_[0][0][0] ),
        .I4(int_doutb[15]),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \temp_m_axis_tdata_reg[1]_i_1 
       (.I0(\temp_m_axis_tdata_reg_reg[15] [1]),
        .I1(\temp_m_axis_tdata_reg_reg[0] ),
        .I2(\temp_m_axis_tdata_reg_reg[1] ),
        .I3(\target_banks_pipeline_reg_n_0_[0][0][0] ),
        .I4(int_doutb[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \temp_m_axis_tdata_reg[2]_i_1 
       (.I0(\temp_m_axis_tdata_reg_reg[15] [2]),
        .I1(\temp_m_axis_tdata_reg_reg[0] ),
        .I2(\temp_m_axis_tdata_reg_reg[2] ),
        .I3(\target_banks_pipeline_reg_n_0_[0][0][0] ),
        .I4(int_doutb[2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \temp_m_axis_tdata_reg[3]_i_1 
       (.I0(\temp_m_axis_tdata_reg_reg[15] [3]),
        .I1(\temp_m_axis_tdata_reg_reg[0] ),
        .I2(\temp_m_axis_tdata_reg_reg[3] ),
        .I3(\target_banks_pipeline_reg_n_0_[0][0][0] ),
        .I4(int_doutb[3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \temp_m_axis_tdata_reg[4]_i_1 
       (.I0(\temp_m_axis_tdata_reg_reg[15] [4]),
        .I1(\temp_m_axis_tdata_reg_reg[0] ),
        .I2(\temp_m_axis_tdata_reg_reg[4] ),
        .I3(\target_banks_pipeline_reg_n_0_[0][0][0] ),
        .I4(int_doutb[4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \temp_m_axis_tdata_reg[5]_i_1 
       (.I0(\temp_m_axis_tdata_reg_reg[15] [5]),
        .I1(\temp_m_axis_tdata_reg_reg[0] ),
        .I2(\temp_m_axis_tdata_reg_reg[5] ),
        .I3(\target_banks_pipeline_reg_n_0_[0][0][0] ),
        .I4(int_doutb[5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \temp_m_axis_tdata_reg[6]_i_1 
       (.I0(\temp_m_axis_tdata_reg_reg[15] [6]),
        .I1(\temp_m_axis_tdata_reg_reg[0] ),
        .I2(\temp_m_axis_tdata_reg_reg[6] ),
        .I3(\target_banks_pipeline_reg_n_0_[0][0][0] ),
        .I4(int_doutb[6]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \temp_m_axis_tdata_reg[7]_i_1 
       (.I0(\temp_m_axis_tdata_reg_reg[15] [7]),
        .I1(\temp_m_axis_tdata_reg_reg[0] ),
        .I2(\temp_m_axis_tdata_reg_reg[7] ),
        .I3(\target_banks_pipeline_reg_n_0_[0][0][0] ),
        .I4(int_doutb[7]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \temp_m_axis_tdata_reg[8]_i_1 
       (.I0(\temp_m_axis_tdata_reg_reg[15] [8]),
        .I1(\temp_m_axis_tdata_reg_reg[0] ),
        .I2(\temp_m_axis_tdata_reg_reg[8] ),
        .I3(\target_banks_pipeline_reg_n_0_[0][0][0] ),
        .I4(int_doutb[8]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \temp_m_axis_tdata_reg[9]_i_1 
       (.I0(\temp_m_axis_tdata_reg_reg[15] [9]),
        .I1(\temp_m_axis_tdata_reg_reg[0] ),
        .I2(\temp_m_axis_tdata_reg_reg[9] ),
        .I3(\target_banks_pipeline_reg_n_0_[0][0][0] ),
        .I4(int_doutb[9]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "BramIntrfTranslatorReadEn" *) 
module KanTop_KanAcceleratorWrapper_0_0_BramIntrfTranslatorReadEn__parameterized4
   (D,
    int_ram_scle_bram_addr,
    core_clk,
    \temp_m_axis_tdata_reg_reg[15] ,
    \temp_m_axis_tdata_reg_reg[0] ,
    \temp_m_axis_tdata_reg_reg[0]_0 ,
    int_doutb,
    \temp_m_axis_tdata_reg_reg[1] ,
    \temp_m_axis_tdata_reg_reg[2] ,
    \temp_m_axis_tdata_reg_reg[3] ,
    \temp_m_axis_tdata_reg_reg[4] ,
    \temp_m_axis_tdata_reg_reg[5] ,
    \temp_m_axis_tdata_reg_reg[6] ,
    \temp_m_axis_tdata_reg_reg[7] ,
    \temp_m_axis_tdata_reg_reg[8] ,
    \temp_m_axis_tdata_reg_reg[9] ,
    \temp_m_axis_tdata_reg_reg[10] ,
    \temp_m_axis_tdata_reg_reg[11] ,
    \temp_m_axis_tdata_reg_reg[12] ,
    \temp_m_axis_tdata_reg_reg[13] ,
    \temp_m_axis_tdata_reg_reg[14] ,
    \temp_m_axis_tdata_reg_reg[15]_0 );
  output [15:0]D;
  input int_ram_scle_bram_addr;
  input core_clk;
  input [15:0]\temp_m_axis_tdata_reg_reg[15] ;
  input \temp_m_axis_tdata_reg_reg[0] ;
  input \temp_m_axis_tdata_reg_reg[0]_0 ;
  input [15:0]int_doutb;
  input \temp_m_axis_tdata_reg_reg[1] ;
  input \temp_m_axis_tdata_reg_reg[2] ;
  input \temp_m_axis_tdata_reg_reg[3] ;
  input \temp_m_axis_tdata_reg_reg[4] ;
  input \temp_m_axis_tdata_reg_reg[5] ;
  input \temp_m_axis_tdata_reg_reg[6] ;
  input \temp_m_axis_tdata_reg_reg[7] ;
  input \temp_m_axis_tdata_reg_reg[8] ;
  input \temp_m_axis_tdata_reg_reg[9] ;
  input \temp_m_axis_tdata_reg_reg[10] ;
  input \temp_m_axis_tdata_reg_reg[11] ;
  input \temp_m_axis_tdata_reg_reg[12] ;
  input \temp_m_axis_tdata_reg_reg[13] ;
  input \temp_m_axis_tdata_reg_reg[14] ;
  input \temp_m_axis_tdata_reg_reg[15]_0 ;

  wire [15:0]D;
  wire core_clk;
  wire [15:0]int_doutb;
  wire int_ram_scle_bram_addr;
  wire \target_banks_pipeline_reg_n_0_[0][0][0] ;
  wire \temp_m_axis_tdata_reg_reg[0] ;
  wire \temp_m_axis_tdata_reg_reg[0]_0 ;
  wire \temp_m_axis_tdata_reg_reg[10] ;
  wire \temp_m_axis_tdata_reg_reg[11] ;
  wire \temp_m_axis_tdata_reg_reg[12] ;
  wire \temp_m_axis_tdata_reg_reg[13] ;
  wire \temp_m_axis_tdata_reg_reg[14] ;
  wire [15:0]\temp_m_axis_tdata_reg_reg[15] ;
  wire \temp_m_axis_tdata_reg_reg[15]_0 ;
  wire \temp_m_axis_tdata_reg_reg[1] ;
  wire \temp_m_axis_tdata_reg_reg[2] ;
  wire \temp_m_axis_tdata_reg_reg[3] ;
  wire \temp_m_axis_tdata_reg_reg[4] ;
  wire \temp_m_axis_tdata_reg_reg[5] ;
  wire \temp_m_axis_tdata_reg_reg[6] ;
  wire \temp_m_axis_tdata_reg_reg[7] ;
  wire \temp_m_axis_tdata_reg_reg[8] ;
  wire \temp_m_axis_tdata_reg_reg[9] ;

  FDRE \target_banks_pipeline_reg[0][0][0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(int_ram_scle_bram_addr),
        .Q(\target_banks_pipeline_reg_n_0_[0][0][0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \temp_m_axis_tdata_reg[0]_i_1 
       (.I0(\temp_m_axis_tdata_reg_reg[15] [0]),
        .I1(\temp_m_axis_tdata_reg_reg[0] ),
        .I2(\temp_m_axis_tdata_reg_reg[0]_0 ),
        .I3(\target_banks_pipeline_reg_n_0_[0][0][0] ),
        .I4(int_doutb[0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \temp_m_axis_tdata_reg[10]_i_1 
       (.I0(\temp_m_axis_tdata_reg_reg[15] [10]),
        .I1(\temp_m_axis_tdata_reg_reg[0] ),
        .I2(\temp_m_axis_tdata_reg_reg[10] ),
        .I3(\target_banks_pipeline_reg_n_0_[0][0][0] ),
        .I4(int_doutb[10]),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \temp_m_axis_tdata_reg[11]_i_1 
       (.I0(\temp_m_axis_tdata_reg_reg[15] [11]),
        .I1(\temp_m_axis_tdata_reg_reg[0] ),
        .I2(\temp_m_axis_tdata_reg_reg[11] ),
        .I3(\target_banks_pipeline_reg_n_0_[0][0][0] ),
        .I4(int_doutb[11]),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \temp_m_axis_tdata_reg[12]_i_1 
       (.I0(\temp_m_axis_tdata_reg_reg[15] [12]),
        .I1(\temp_m_axis_tdata_reg_reg[0] ),
        .I2(\temp_m_axis_tdata_reg_reg[12] ),
        .I3(\target_banks_pipeline_reg_n_0_[0][0][0] ),
        .I4(int_doutb[12]),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \temp_m_axis_tdata_reg[13]_i_1 
       (.I0(\temp_m_axis_tdata_reg_reg[15] [13]),
        .I1(\temp_m_axis_tdata_reg_reg[0] ),
        .I2(\temp_m_axis_tdata_reg_reg[13] ),
        .I3(\target_banks_pipeline_reg_n_0_[0][0][0] ),
        .I4(int_doutb[13]),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \temp_m_axis_tdata_reg[14]_i_1 
       (.I0(\temp_m_axis_tdata_reg_reg[15] [14]),
        .I1(\temp_m_axis_tdata_reg_reg[0] ),
        .I2(\temp_m_axis_tdata_reg_reg[14] ),
        .I3(\target_banks_pipeline_reg_n_0_[0][0][0] ),
        .I4(int_doutb[14]),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \temp_m_axis_tdata_reg[15]_i_2 
       (.I0(\temp_m_axis_tdata_reg_reg[15] [15]),
        .I1(\temp_m_axis_tdata_reg_reg[0] ),
        .I2(\temp_m_axis_tdata_reg_reg[15]_0 ),
        .I3(\target_banks_pipeline_reg_n_0_[0][0][0] ),
        .I4(int_doutb[15]),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \temp_m_axis_tdata_reg[1]_i_1 
       (.I0(\temp_m_axis_tdata_reg_reg[15] [1]),
        .I1(\temp_m_axis_tdata_reg_reg[0] ),
        .I2(\temp_m_axis_tdata_reg_reg[1] ),
        .I3(\target_banks_pipeline_reg_n_0_[0][0][0] ),
        .I4(int_doutb[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \temp_m_axis_tdata_reg[2]_i_1 
       (.I0(\temp_m_axis_tdata_reg_reg[15] [2]),
        .I1(\temp_m_axis_tdata_reg_reg[0] ),
        .I2(\temp_m_axis_tdata_reg_reg[2] ),
        .I3(\target_banks_pipeline_reg_n_0_[0][0][0] ),
        .I4(int_doutb[2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \temp_m_axis_tdata_reg[3]_i_1 
       (.I0(\temp_m_axis_tdata_reg_reg[15] [3]),
        .I1(\temp_m_axis_tdata_reg_reg[0] ),
        .I2(\temp_m_axis_tdata_reg_reg[3] ),
        .I3(\target_banks_pipeline_reg_n_0_[0][0][0] ),
        .I4(int_doutb[3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \temp_m_axis_tdata_reg[4]_i_1 
       (.I0(\temp_m_axis_tdata_reg_reg[15] [4]),
        .I1(\temp_m_axis_tdata_reg_reg[0] ),
        .I2(\temp_m_axis_tdata_reg_reg[4] ),
        .I3(\target_banks_pipeline_reg_n_0_[0][0][0] ),
        .I4(int_doutb[4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \temp_m_axis_tdata_reg[5]_i_1 
       (.I0(\temp_m_axis_tdata_reg_reg[15] [5]),
        .I1(\temp_m_axis_tdata_reg_reg[0] ),
        .I2(\temp_m_axis_tdata_reg_reg[5] ),
        .I3(\target_banks_pipeline_reg_n_0_[0][0][0] ),
        .I4(int_doutb[5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \temp_m_axis_tdata_reg[6]_i_1 
       (.I0(\temp_m_axis_tdata_reg_reg[15] [6]),
        .I1(\temp_m_axis_tdata_reg_reg[0] ),
        .I2(\temp_m_axis_tdata_reg_reg[6] ),
        .I3(\target_banks_pipeline_reg_n_0_[0][0][0] ),
        .I4(int_doutb[6]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \temp_m_axis_tdata_reg[7]_i_1 
       (.I0(\temp_m_axis_tdata_reg_reg[15] [7]),
        .I1(\temp_m_axis_tdata_reg_reg[0] ),
        .I2(\temp_m_axis_tdata_reg_reg[7] ),
        .I3(\target_banks_pipeline_reg_n_0_[0][0][0] ),
        .I4(int_doutb[7]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \temp_m_axis_tdata_reg[8]_i_1 
       (.I0(\temp_m_axis_tdata_reg_reg[15] [8]),
        .I1(\temp_m_axis_tdata_reg_reg[0] ),
        .I2(\temp_m_axis_tdata_reg_reg[8] ),
        .I3(\target_banks_pipeline_reg_n_0_[0][0][0] ),
        .I4(int_doutb[8]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \temp_m_axis_tdata_reg[9]_i_1 
       (.I0(\temp_m_axis_tdata_reg_reg[15] [9]),
        .I1(\temp_m_axis_tdata_reg_reg[0] ),
        .I2(\temp_m_axis_tdata_reg_reg[9] ),
        .I3(\target_banks_pipeline_reg_n_0_[0][0][0] ),
        .I4(int_doutb[9]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "BramReadEn" *) 
module KanTop_KanAcceleratorWrapper_0_0_BramReadEn
   (DOADO,
    DOBDO,
    ram_reg_1_0,
    ram_reg_1_1,
    \int_ram_data_bram_rdack[0]_0 ,
    mem_rd_en_reg,
    \int_ram_data_bram_rddata[0]_1 ,
    int_douta,
    core_clk,
    s00_axil_data_aclk,
    data_bram_addr,
    ADDRBWRADDR,
    s00_axil_data_wdata,
    int_mcu_data_bram_en,
    rdack_a_reg_0,
    \temp_m_axis_tdata_reg_reg[15] ,
    \temp_m_axis_tdata_reg_reg[0] ,
    \temp_m_axis_tdata_reg_reg[1] ,
    \temp_m_axis_tdata_reg_reg[2] ,
    \temp_m_axis_tdata_reg_reg[3] ,
    \temp_m_axis_tdata_reg_reg[4] ,
    \temp_m_axis_tdata_reg_reg[5] ,
    \temp_m_axis_tdata_reg_reg[6] ,
    \temp_m_axis_tdata_reg_reg[7] ,
    \temp_m_axis_tdata_reg_reg[8] ,
    \temp_m_axis_tdata_reg_reg[9] ,
    \temp_m_axis_tdata_reg_reg[10] ,
    \temp_m_axis_tdata_reg_reg[11] ,
    \temp_m_axis_tdata_reg_reg[12] ,
    \temp_m_axis_tdata_reg_reg[13] ,
    \temp_m_axis_tdata_reg_reg[14] ,
    \temp_m_axis_tdata_reg_reg[15]_0 ,
    \s_axil_rdata_reg_int_reg_reg[15] ,
    \s_axil_rdata_reg_int_reg_reg[0] ,
    \s_axil_rdata_reg_int_reg_reg[1] ,
    \s_axil_rdata_reg_int_reg_reg[2] ,
    \s_axil_rdata_reg_int_reg_reg[3] ,
    \s_axil_rdata_reg_int_reg_reg[4] ,
    \s_axil_rdata_reg_int_reg_reg[5] ,
    \s_axil_rdata_reg_int_reg_reg[6] ,
    \s_axil_rdata_reg_int_reg_reg[7] ,
    \s_axil_rdata_reg_int_reg_reg[8] ,
    \s_axil_rdata_reg_int_reg_reg[9] ,
    \s_axil_rdata_reg_int_reg_reg[10] ,
    \s_axil_rdata_reg_int_reg_reg[11] ,
    \s_axil_rdata_reg_int_reg_reg[12] ,
    \s_axil_rdata_reg_int_reg_reg[13] ,
    \s_axil_rdata_reg_int_reg_reg[14] ,
    \s_axil_rdata_reg_int_reg_reg[15]_0 ,
    ram_reg_1_2,
    s00_axil_data_wstrb);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output [7:0]ram_reg_1_0;
  output [7:0]ram_reg_1_1;
  output [0:0]\int_ram_data_bram_rdack[0]_0 ;
  output mem_rd_en_reg;
  output [15:0]\int_ram_data_bram_rddata[0]_1 ;
  output [15:0]int_douta;
  input core_clk;
  input s00_axil_data_aclk;
  input [11:0]data_bram_addr;
  input [11:0]ADDRBWRADDR;
  input [15:0]s00_axil_data_wdata;
  input [0:0]int_mcu_data_bram_en;
  input rdack_a_reg_0;
  input \temp_m_axis_tdata_reg_reg[15] ;
  input \temp_m_axis_tdata_reg_reg[0] ;
  input \temp_m_axis_tdata_reg_reg[1] ;
  input \temp_m_axis_tdata_reg_reg[2] ;
  input \temp_m_axis_tdata_reg_reg[3] ;
  input \temp_m_axis_tdata_reg_reg[4] ;
  input \temp_m_axis_tdata_reg_reg[5] ;
  input \temp_m_axis_tdata_reg_reg[6] ;
  input \temp_m_axis_tdata_reg_reg[7] ;
  input \temp_m_axis_tdata_reg_reg[8] ;
  input \temp_m_axis_tdata_reg_reg[9] ;
  input \temp_m_axis_tdata_reg_reg[10] ;
  input \temp_m_axis_tdata_reg_reg[11] ;
  input \temp_m_axis_tdata_reg_reg[12] ;
  input \temp_m_axis_tdata_reg_reg[13] ;
  input \temp_m_axis_tdata_reg_reg[14] ;
  input \temp_m_axis_tdata_reg_reg[15]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[15] ;
  input \s_axil_rdata_reg_int_reg_reg[0] ;
  input \s_axil_rdata_reg_int_reg_reg[1] ;
  input \s_axil_rdata_reg_int_reg_reg[2] ;
  input \s_axil_rdata_reg_int_reg_reg[3] ;
  input \s_axil_rdata_reg_int_reg_reg[4] ;
  input \s_axil_rdata_reg_int_reg_reg[5] ;
  input \s_axil_rdata_reg_int_reg_reg[6] ;
  input \s_axil_rdata_reg_int_reg_reg[7] ;
  input \s_axil_rdata_reg_int_reg_reg[8] ;
  input \s_axil_rdata_reg_int_reg_reg[9] ;
  input \s_axil_rdata_reg_int_reg_reg[10] ;
  input \s_axil_rdata_reg_int_reg_reg[11] ;
  input \s_axil_rdata_reg_int_reg_reg[12] ;
  input \s_axil_rdata_reg_int_reg_reg[13] ;
  input \s_axil_rdata_reg_int_reg_reg[14] ;
  input \s_axil_rdata_reg_int_reg_reg[15]_0 ;
  input ram_reg_1_2;
  input [1:0]s00_axil_data_wstrb;

  wire [11:0]ADDRBWRADDR;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire core_clk;
  wire [11:0]data_bram_addr;
  wire [15:0]int_douta;
  wire [0:0]int_mcu_data_bram_en;
  wire [0:0]\int_ram_data_bram_rdack[0]_0 ;
  wire [15:0]\int_ram_data_bram_rddata[0]_1 ;
  wire mem_rd_en_reg;
  wire [8:0]p_0_in;
  wire [7:0]ram_reg_1_0;
  wire [7:0]ram_reg_1_1;
  wire ram_reg_1_2;
  wire rdack_a_reg_0;
  wire s00_axil_data_aclk;
  wire [15:0]s00_axil_data_wdata;
  wire [1:0]s00_axil_data_wstrb;
  wire \s_axil_rdata_reg_int_reg_reg[0] ;
  wire \s_axil_rdata_reg_int_reg_reg[10] ;
  wire \s_axil_rdata_reg_int_reg_reg[11] ;
  wire \s_axil_rdata_reg_int_reg_reg[12] ;
  wire \s_axil_rdata_reg_int_reg_reg[13] ;
  wire \s_axil_rdata_reg_int_reg_reg[14] ;
  wire \s_axil_rdata_reg_int_reg_reg[15] ;
  wire \s_axil_rdata_reg_int_reg_reg[15]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[1] ;
  wire \s_axil_rdata_reg_int_reg_reg[2] ;
  wire \s_axil_rdata_reg_int_reg_reg[3] ;
  wire \s_axil_rdata_reg_int_reg_reg[4] ;
  wire \s_axil_rdata_reg_int_reg_reg[5] ;
  wire \s_axil_rdata_reg_int_reg_reg[6] ;
  wire \s_axil_rdata_reg_int_reg_reg[7] ;
  wire \s_axil_rdata_reg_int_reg_reg[8] ;
  wire \s_axil_rdata_reg_int_reg_reg[9] ;
  wire \temp_m_axis_tdata_reg_reg[0] ;
  wire \temp_m_axis_tdata_reg_reg[10] ;
  wire \temp_m_axis_tdata_reg_reg[11] ;
  wire \temp_m_axis_tdata_reg_reg[12] ;
  wire \temp_m_axis_tdata_reg_reg[13] ;
  wire \temp_m_axis_tdata_reg_reg[14] ;
  wire \temp_m_axis_tdata_reg_reg[15] ;
  wire \temp_m_axis_tdata_reg_reg[15]_0 ;
  wire \temp_m_axis_tdata_reg_reg[1] ;
  wire \temp_m_axis_tdata_reg_reg[2] ;
  wire \temp_m_axis_tdata_reg_reg[3] ;
  wire \temp_m_axis_tdata_reg_reg[4] ;
  wire \temp_m_axis_tdata_reg_reg[5] ;
  wire \temp_m_axis_tdata_reg_reg[6] ;
  wire \temp_m_axis_tdata_reg_reg[7] ;
  wire \temp_m_axis_tdata_reg_reg[8] ;
  wire \temp_m_axis_tdata_reg_reg[9] ;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_reg_0_DIADI_UNCONNECTED;
  wire [31:8]NLW_ram_reg_0_DIBDI_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_DIPADIP_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_DIPBDIP_UNCONNECTED;
  wire [31:8]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:8]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_reg_1_DIADI_UNCONNECTED;
  wire [31:8]NLW_ram_reg_1_DIBDI_UNCONNECTED;
  wire [3:1]NLW_ram_reg_1_DIPADIP_UNCONNECTED;
  wire [3:1]NLW_ram_reg_1_DIPBDIP_UNCONNECTED;
  wire [31:8]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:8]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "inst/wrapper/axil_ram_data_genblock[0].axil_ram_data_inst/bram_inst/bram_inst/bram_read_en_genblock[0].bram_inst/ram_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,data_bram_addr,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(core_clk),
        .CLKBWRCLK(s00_axil_data_aclk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({NLW_ram_reg_0_DIADI_UNCONNECTED[31:8],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({NLW_ram_reg_0_DIBDI_UNCONNECTED[31:8],s00_axil_data_wdata[7:0]}),
        .DIPADIP({NLW_ram_reg_0_DIPADIP_UNCONNECTED[3:1],1'b0}),
        .DIPBDIP({NLW_ram_reg_0_DIPBDIP_UNCONNECTED[3:1],1'b0}),
        .DOADO({NLW_ram_reg_0_DOADO_UNCONNECTED[31:8],DOADO}),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_0_in[0]}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_13__0
       (.I0(ram_reg_1_2),
        .I1(s00_axil_data_wstrb[0]),
        .O(p_0_in[0]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "inst/wrapper/axil_ram_data_genblock[0].axil_ram_data_inst/bram_inst/bram_inst/bram_read_en_genblock[0].bram_inst/ram_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,data_bram_addr,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(core_clk),
        .CLKBWRCLK(s00_axil_data_aclk),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({NLW_ram_reg_1_DIADI_UNCONNECTED[31:8],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({NLW_ram_reg_1_DIBDI_UNCONNECTED[31:8],s00_axil_data_wdata[15:8]}),
        .DIPADIP({NLW_ram_reg_1_DIPADIP_UNCONNECTED[3:1],1'b0}),
        .DIPBDIP({NLW_ram_reg_1_DIPBDIP_UNCONNECTED[3:1],1'b0}),
        .DOADO({NLW_ram_reg_1_DOADO_UNCONNECTED[31:8],ram_reg_1_0}),
        .DOBDO({NLW_ram_reg_1_DOBDO_UNCONNECTED[31:8],ram_reg_1_1}),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_0_in[8]}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_1_i_1
       (.I0(ram_reg_1_2),
        .I1(s00_axil_data_wstrb[1]),
        .O(p_0_in[8]));
  FDRE #(
    .INIT(1'b0)) 
    rdack_a_reg
       (.C(s00_axil_data_aclk),
        .CE(1'b1),
        .D(rdack_a_reg_0),
        .Q(mem_rd_en_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    rdack_b_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(int_mcu_data_bram_en),
        .Q(\int_ram_data_bram_rdack[0]_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[0]_i_1 
       (.I0(DOBDO[0]),
        .I1(\s_axil_rdata_reg_int_reg_reg[15] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[0] ),
        .O(int_douta[0]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[10]_i_1 
       (.I0(ram_reg_1_1[2]),
        .I1(\s_axil_rdata_reg_int_reg_reg[15] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[10] ),
        .O(int_douta[10]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[11]_i_1 
       (.I0(ram_reg_1_1[3]),
        .I1(\s_axil_rdata_reg_int_reg_reg[15] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[11] ),
        .O(int_douta[11]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[12]_i_1 
       (.I0(ram_reg_1_1[4]),
        .I1(\s_axil_rdata_reg_int_reg_reg[15] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[12] ),
        .O(int_douta[12]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[13]_i_1 
       (.I0(ram_reg_1_1[5]),
        .I1(\s_axil_rdata_reg_int_reg_reg[15] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[13] ),
        .O(int_douta[13]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[14]_i_1 
       (.I0(ram_reg_1_1[6]),
        .I1(\s_axil_rdata_reg_int_reg_reg[15] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[14] ),
        .O(int_douta[14]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[15]_i_1 
       (.I0(ram_reg_1_1[7]),
        .I1(\s_axil_rdata_reg_int_reg_reg[15] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[15]_0 ),
        .O(int_douta[15]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[1]_i_1 
       (.I0(DOBDO[1]),
        .I1(\s_axil_rdata_reg_int_reg_reg[15] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[1] ),
        .O(int_douta[1]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[2]_i_1 
       (.I0(DOBDO[2]),
        .I1(\s_axil_rdata_reg_int_reg_reg[15] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[2] ),
        .O(int_douta[2]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[3]_i_1 
       (.I0(DOBDO[3]),
        .I1(\s_axil_rdata_reg_int_reg_reg[15] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[3] ),
        .O(int_douta[3]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[4]_i_1 
       (.I0(DOBDO[4]),
        .I1(\s_axil_rdata_reg_int_reg_reg[15] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[4] ),
        .O(int_douta[4]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[5]_i_1 
       (.I0(DOBDO[5]),
        .I1(\s_axil_rdata_reg_int_reg_reg[15] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[5] ),
        .O(int_douta[5]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[6]_i_1 
       (.I0(DOBDO[6]),
        .I1(\s_axil_rdata_reg_int_reg_reg[15] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[6] ),
        .O(int_douta[6]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[7]_i_1 
       (.I0(DOBDO[7]),
        .I1(\s_axil_rdata_reg_int_reg_reg[15] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[7] ),
        .O(int_douta[7]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[8]_i_1 
       (.I0(ram_reg_1_1[0]),
        .I1(\s_axil_rdata_reg_int_reg_reg[15] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[8] ),
        .O(int_douta[8]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[9]_i_1 
       (.I0(ram_reg_1_1[1]),
        .I1(\s_axil_rdata_reg_int_reg_reg[15] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[9] ),
        .O(int_douta[9]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[0]_i_1 
       (.I0(DOADO[0]),
        .I1(\temp_m_axis_tdata_reg_reg[15] ),
        .I2(\temp_m_axis_tdata_reg_reg[0] ),
        .O(\int_ram_data_bram_rddata[0]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[10]_i_1 
       (.I0(ram_reg_1_0[2]),
        .I1(\temp_m_axis_tdata_reg_reg[15] ),
        .I2(\temp_m_axis_tdata_reg_reg[10] ),
        .O(\int_ram_data_bram_rddata[0]_1 [10]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[11]_i_1 
       (.I0(ram_reg_1_0[3]),
        .I1(\temp_m_axis_tdata_reg_reg[15] ),
        .I2(\temp_m_axis_tdata_reg_reg[11] ),
        .O(\int_ram_data_bram_rddata[0]_1 [11]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[12]_i_1 
       (.I0(ram_reg_1_0[4]),
        .I1(\temp_m_axis_tdata_reg_reg[15] ),
        .I2(\temp_m_axis_tdata_reg_reg[12] ),
        .O(\int_ram_data_bram_rddata[0]_1 [12]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[13]_i_1 
       (.I0(ram_reg_1_0[5]),
        .I1(\temp_m_axis_tdata_reg_reg[15] ),
        .I2(\temp_m_axis_tdata_reg_reg[13] ),
        .O(\int_ram_data_bram_rddata[0]_1 [13]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[14]_i_1 
       (.I0(ram_reg_1_0[6]),
        .I1(\temp_m_axis_tdata_reg_reg[15] ),
        .I2(\temp_m_axis_tdata_reg_reg[14] ),
        .O(\int_ram_data_bram_rddata[0]_1 [14]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[15]_i_2 
       (.I0(ram_reg_1_0[7]),
        .I1(\temp_m_axis_tdata_reg_reg[15] ),
        .I2(\temp_m_axis_tdata_reg_reg[15]_0 ),
        .O(\int_ram_data_bram_rddata[0]_1 [15]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[1]_i_1 
       (.I0(DOADO[1]),
        .I1(\temp_m_axis_tdata_reg_reg[15] ),
        .I2(\temp_m_axis_tdata_reg_reg[1] ),
        .O(\int_ram_data_bram_rddata[0]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[2]_i_1 
       (.I0(DOADO[2]),
        .I1(\temp_m_axis_tdata_reg_reg[15] ),
        .I2(\temp_m_axis_tdata_reg_reg[2] ),
        .O(\int_ram_data_bram_rddata[0]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[3]_i_1 
       (.I0(DOADO[3]),
        .I1(\temp_m_axis_tdata_reg_reg[15] ),
        .I2(\temp_m_axis_tdata_reg_reg[3] ),
        .O(\int_ram_data_bram_rddata[0]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[4]_i_1 
       (.I0(DOADO[4]),
        .I1(\temp_m_axis_tdata_reg_reg[15] ),
        .I2(\temp_m_axis_tdata_reg_reg[4] ),
        .O(\int_ram_data_bram_rddata[0]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[5]_i_1 
       (.I0(DOADO[5]),
        .I1(\temp_m_axis_tdata_reg_reg[15] ),
        .I2(\temp_m_axis_tdata_reg_reg[5] ),
        .O(\int_ram_data_bram_rddata[0]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[6]_i_1 
       (.I0(DOADO[6]),
        .I1(\temp_m_axis_tdata_reg_reg[15] ),
        .I2(\temp_m_axis_tdata_reg_reg[6] ),
        .O(\int_ram_data_bram_rddata[0]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[7]_i_1 
       (.I0(DOADO[7]),
        .I1(\temp_m_axis_tdata_reg_reg[15] ),
        .I2(\temp_m_axis_tdata_reg_reg[7] ),
        .O(\int_ram_data_bram_rddata[0]_1 [7]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[8]_i_1 
       (.I0(ram_reg_1_0[0]),
        .I1(\temp_m_axis_tdata_reg_reg[15] ),
        .I2(\temp_m_axis_tdata_reg_reg[8] ),
        .O(\int_ram_data_bram_rddata[0]_1 [8]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[9]_i_1 
       (.I0(ram_reg_1_0[1]),
        .I1(\temp_m_axis_tdata_reg_reg[15] ),
        .I2(\temp_m_axis_tdata_reg_reg[9] ),
        .O(\int_ram_data_bram_rddata[0]_1 [9]));
endmodule

(* ORIG_REF_NAME = "BramReadEnInitialized" *) 
module KanTop_KanAcceleratorWrapper_0_0_BramReadEnInitialized
   (ram_reg_0_0,
    ram_reg_0_1,
    DOPADOP,
    DOPBDOP,
    ram_reg_1_0,
    ram_reg_1_1,
    ram_reg_1_2,
    in,
    core_clk,
    \temp_m_axis_tdata_reg_reg[0] ,
    \temp_m_axis_tdata_reg_reg[0]_0 ,
    \temp_m_axis_tdata_reg_reg[1] ,
    \temp_m_axis_tdata_reg_reg[2] ,
    \temp_m_axis_tdata_reg_reg[3] ,
    \temp_m_axis_tdata_reg_reg[4] ,
    \temp_m_axis_tdata_reg_reg[5] ,
    \temp_m_axis_tdata_reg_reg[6] ,
    \temp_m_axis_tdata_reg_reg[7] ,
    \temp_m_axis_tdata_reg_reg[8] ,
    \temp_m_axis_tdata_reg_reg[9] ,
    \temp_m_axis_tdata_reg_reg[10] ,
    \temp_m_axis_tdata_reg_reg[11] ,
    \temp_m_axis_tdata_reg_reg[12] ,
    \temp_m_axis_tdata_reg_reg[13] ,
    \temp_m_axis_tdata_reg_reg[14] ,
    \temp_m_axis_tdata_reg_reg[15] ,
    \temp_m_axis_tdata_reg_reg[0]_1 ,
    \temp_m_axis_tdata_reg_reg[0]_2 ,
    \temp_m_axis_tdata_reg_reg[1]_0 ,
    \temp_m_axis_tdata_reg_reg[2]_0 ,
    \temp_m_axis_tdata_reg_reg[3]_0 ,
    \temp_m_axis_tdata_reg_reg[4]_0 ,
    \temp_m_axis_tdata_reg_reg[5]_0 ,
    \temp_m_axis_tdata_reg_reg[6]_0 ,
    \temp_m_axis_tdata_reg_reg[7]_0 ,
    \temp_m_axis_tdata_reg_reg[8]_0 ,
    \temp_m_axis_tdata_reg_reg[9]_0 ,
    \temp_m_axis_tdata_reg_reg[10]_0 ,
    \temp_m_axis_tdata_reg_reg[11]_0 ,
    \temp_m_axis_tdata_reg_reg[12]_0 ,
    \temp_m_axis_tdata_reg_reg[13]_0 ,
    \temp_m_axis_tdata_reg_reg[14]_0 ,
    \temp_m_axis_tdata_reg_reg[15]_0 ,
    ram_reg_0_2,
    ram_reg_0_3,
    full_reg,
    ram_reg_0_4,
    Q,
    ram_reg_0_5,
    ram_reg_0_6,
    full_reg_1,
    ram_reg_0_7,
    ram_reg_0_8);
  output [7:0]ram_reg_0_0;
  output [7:0]ram_reg_0_1;
  output [0:0]DOPADOP;
  output [0:0]DOPBDOP;
  output [6:0]ram_reg_1_0;
  output [6:0]ram_reg_1_1;
  output [15:0]ram_reg_1_2;
  output [15:0]in;
  input core_clk;
  input \temp_m_axis_tdata_reg_reg[0] ;
  input \temp_m_axis_tdata_reg_reg[0]_0 ;
  input \temp_m_axis_tdata_reg_reg[1] ;
  input \temp_m_axis_tdata_reg_reg[2] ;
  input \temp_m_axis_tdata_reg_reg[3] ;
  input \temp_m_axis_tdata_reg_reg[4] ;
  input \temp_m_axis_tdata_reg_reg[5] ;
  input \temp_m_axis_tdata_reg_reg[6] ;
  input \temp_m_axis_tdata_reg_reg[7] ;
  input \temp_m_axis_tdata_reg_reg[8] ;
  input \temp_m_axis_tdata_reg_reg[9] ;
  input \temp_m_axis_tdata_reg_reg[10] ;
  input \temp_m_axis_tdata_reg_reg[11] ;
  input \temp_m_axis_tdata_reg_reg[12] ;
  input \temp_m_axis_tdata_reg_reg[13] ;
  input \temp_m_axis_tdata_reg_reg[14] ;
  input \temp_m_axis_tdata_reg_reg[15] ;
  input \temp_m_axis_tdata_reg_reg[0]_1 ;
  input \temp_m_axis_tdata_reg_reg[0]_2 ;
  input \temp_m_axis_tdata_reg_reg[1]_0 ;
  input \temp_m_axis_tdata_reg_reg[2]_0 ;
  input \temp_m_axis_tdata_reg_reg[3]_0 ;
  input \temp_m_axis_tdata_reg_reg[4]_0 ;
  input \temp_m_axis_tdata_reg_reg[5]_0 ;
  input \temp_m_axis_tdata_reg_reg[6]_0 ;
  input \temp_m_axis_tdata_reg_reg[7]_0 ;
  input \temp_m_axis_tdata_reg_reg[8]_0 ;
  input \temp_m_axis_tdata_reg_reg[9]_0 ;
  input \temp_m_axis_tdata_reg_reg[10]_0 ;
  input \temp_m_axis_tdata_reg_reg[11]_0 ;
  input \temp_m_axis_tdata_reg_reg[12]_0 ;
  input \temp_m_axis_tdata_reg_reg[13]_0 ;
  input \temp_m_axis_tdata_reg_reg[14]_0 ;
  input \temp_m_axis_tdata_reg_reg[15]_0 ;
  input [11:0]ram_reg_0_2;
  input ram_reg_0_3;
  input full_reg;
  input ram_reg_0_4;
  input [11:0]Q;
  input [11:0]ram_reg_0_5;
  input ram_reg_0_6;
  input full_reg_1;
  input ram_reg_0_7;
  input [11:0]ram_reg_0_8;

  wire [0:0]DOPADOP;
  wire [0:0]DOPBDOP;
  wire [11:0]Q;
  wire [23:0]addr;
  wire core_clk;
  wire full_reg;
  wire full_reg_1;
  wire [15:0]in;
  wire [7:0]ram_reg_0_0;
  wire [7:0]ram_reg_0_1;
  wire [11:0]ram_reg_0_2;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire [11:0]ram_reg_0_5;
  wire ram_reg_0_6;
  wire ram_reg_0_7;
  wire [11:0]ram_reg_0_8;
  wire [6:0]ram_reg_1_0;
  wire [6:0]ram_reg_1_1;
  wire [15:0]ram_reg_1_2;
  wire \temp_m_axis_tdata_reg_reg[0] ;
  wire \temp_m_axis_tdata_reg_reg[0]_0 ;
  wire \temp_m_axis_tdata_reg_reg[0]_1 ;
  wire \temp_m_axis_tdata_reg_reg[0]_2 ;
  wire \temp_m_axis_tdata_reg_reg[10] ;
  wire \temp_m_axis_tdata_reg_reg[10]_0 ;
  wire \temp_m_axis_tdata_reg_reg[11] ;
  wire \temp_m_axis_tdata_reg_reg[11]_0 ;
  wire \temp_m_axis_tdata_reg_reg[12] ;
  wire \temp_m_axis_tdata_reg_reg[12]_0 ;
  wire \temp_m_axis_tdata_reg_reg[13] ;
  wire \temp_m_axis_tdata_reg_reg[13]_0 ;
  wire \temp_m_axis_tdata_reg_reg[14] ;
  wire \temp_m_axis_tdata_reg_reg[14]_0 ;
  wire \temp_m_axis_tdata_reg_reg[15] ;
  wire \temp_m_axis_tdata_reg_reg[15]_0 ;
  wire \temp_m_axis_tdata_reg_reg[1] ;
  wire \temp_m_axis_tdata_reg_reg[1]_0 ;
  wire \temp_m_axis_tdata_reg_reg[2] ;
  wire \temp_m_axis_tdata_reg_reg[2]_0 ;
  wire \temp_m_axis_tdata_reg_reg[3] ;
  wire \temp_m_axis_tdata_reg_reg[3]_0 ;
  wire \temp_m_axis_tdata_reg_reg[4] ;
  wire \temp_m_axis_tdata_reg_reg[4]_0 ;
  wire \temp_m_axis_tdata_reg_reg[5] ;
  wire \temp_m_axis_tdata_reg_reg[5]_0 ;
  wire \temp_m_axis_tdata_reg_reg[6] ;
  wire \temp_m_axis_tdata_reg_reg[6]_0 ;
  wire \temp_m_axis_tdata_reg_reg[7] ;
  wire \temp_m_axis_tdata_reg_reg[7]_0 ;
  wire \temp_m_axis_tdata_reg_reg[8] ;
  wire \temp_m_axis_tdata_reg_reg[8]_0 ;
  wire \temp_m_axis_tdata_reg_reg[9] ;
  wire \temp_m_axis_tdata_reg_reg[9]_0 ;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:8]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:7]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:7]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg_reg[2][0]_srl4_i_2__1 
       (.I0(ram_reg_0_0[0]),
        .I1(\temp_m_axis_tdata_reg_reg[0] ),
        .I2(\temp_m_axis_tdata_reg_reg[0]_0 ),
        .O(ram_reg_1_2[0]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg_reg[2][0]_srl4_i_2__2 
       (.I0(ram_reg_0_1[0]),
        .I1(\temp_m_axis_tdata_reg_reg[0]_1 ),
        .I2(\temp_m_axis_tdata_reg_reg[0]_2 ),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg_reg[2][10]_srl4_i_1 
       (.I0(ram_reg_1_0[1]),
        .I1(\temp_m_axis_tdata_reg_reg[0] ),
        .I2(\temp_m_axis_tdata_reg_reg[10] ),
        .O(ram_reg_1_2[10]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg_reg[2][10]_srl4_i_1__0 
       (.I0(ram_reg_1_1[1]),
        .I1(\temp_m_axis_tdata_reg_reg[0]_1 ),
        .I2(\temp_m_axis_tdata_reg_reg[10]_0 ),
        .O(in[10]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg_reg[2][11]_srl4_i_1 
       (.I0(ram_reg_1_0[2]),
        .I1(\temp_m_axis_tdata_reg_reg[0] ),
        .I2(\temp_m_axis_tdata_reg_reg[11] ),
        .O(ram_reg_1_2[11]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg_reg[2][11]_srl4_i_1__0 
       (.I0(ram_reg_1_1[2]),
        .I1(\temp_m_axis_tdata_reg_reg[0]_1 ),
        .I2(\temp_m_axis_tdata_reg_reg[11]_0 ),
        .O(in[11]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg_reg[2][12]_srl4_i_1 
       (.I0(ram_reg_1_0[3]),
        .I1(\temp_m_axis_tdata_reg_reg[0] ),
        .I2(\temp_m_axis_tdata_reg_reg[12] ),
        .O(ram_reg_1_2[12]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg_reg[2][12]_srl4_i_1__0 
       (.I0(ram_reg_1_1[3]),
        .I1(\temp_m_axis_tdata_reg_reg[0]_1 ),
        .I2(\temp_m_axis_tdata_reg_reg[12]_0 ),
        .O(in[12]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg_reg[2][13]_srl4_i_1 
       (.I0(ram_reg_1_0[4]),
        .I1(\temp_m_axis_tdata_reg_reg[0] ),
        .I2(\temp_m_axis_tdata_reg_reg[13] ),
        .O(ram_reg_1_2[13]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg_reg[2][13]_srl4_i_1__0 
       (.I0(ram_reg_1_1[4]),
        .I1(\temp_m_axis_tdata_reg_reg[0]_1 ),
        .I2(\temp_m_axis_tdata_reg_reg[13]_0 ),
        .O(in[13]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg_reg[2][14]_srl4_i_1 
       (.I0(ram_reg_1_0[5]),
        .I1(\temp_m_axis_tdata_reg_reg[0] ),
        .I2(\temp_m_axis_tdata_reg_reg[14] ),
        .O(ram_reg_1_2[14]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg_reg[2][14]_srl4_i_1__0 
       (.I0(ram_reg_1_1[5]),
        .I1(\temp_m_axis_tdata_reg_reg[0]_1 ),
        .I2(\temp_m_axis_tdata_reg_reg[14]_0 ),
        .O(in[14]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg_reg[2][15]_srl4_i_1 
       (.I0(ram_reg_1_0[6]),
        .I1(\temp_m_axis_tdata_reg_reg[0] ),
        .I2(\temp_m_axis_tdata_reg_reg[15] ),
        .O(ram_reg_1_2[15]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg_reg[2][15]_srl4_i_1__0 
       (.I0(ram_reg_1_1[6]),
        .I1(\temp_m_axis_tdata_reg_reg[0]_1 ),
        .I2(\temp_m_axis_tdata_reg_reg[15]_0 ),
        .O(in[15]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg_reg[2][1]_srl4_i_1 
       (.I0(ram_reg_0_0[1]),
        .I1(\temp_m_axis_tdata_reg_reg[0] ),
        .I2(\temp_m_axis_tdata_reg_reg[1] ),
        .O(ram_reg_1_2[1]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg_reg[2][1]_srl4_i_1__0 
       (.I0(ram_reg_0_1[1]),
        .I1(\temp_m_axis_tdata_reg_reg[0]_1 ),
        .I2(\temp_m_axis_tdata_reg_reg[1]_0 ),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg_reg[2][2]_srl4_i_1 
       (.I0(ram_reg_0_0[2]),
        .I1(\temp_m_axis_tdata_reg_reg[0] ),
        .I2(\temp_m_axis_tdata_reg_reg[2] ),
        .O(ram_reg_1_2[2]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg_reg[2][2]_srl4_i_1__0 
       (.I0(ram_reg_0_1[2]),
        .I1(\temp_m_axis_tdata_reg_reg[0]_1 ),
        .I2(\temp_m_axis_tdata_reg_reg[2]_0 ),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg_reg[2][3]_srl4_i_1 
       (.I0(ram_reg_0_0[3]),
        .I1(\temp_m_axis_tdata_reg_reg[0] ),
        .I2(\temp_m_axis_tdata_reg_reg[3] ),
        .O(ram_reg_1_2[3]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg_reg[2][3]_srl4_i_1__0 
       (.I0(ram_reg_0_1[3]),
        .I1(\temp_m_axis_tdata_reg_reg[0]_1 ),
        .I2(\temp_m_axis_tdata_reg_reg[3]_0 ),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg_reg[2][4]_srl4_i_1 
       (.I0(ram_reg_0_0[4]),
        .I1(\temp_m_axis_tdata_reg_reg[0] ),
        .I2(\temp_m_axis_tdata_reg_reg[4] ),
        .O(ram_reg_1_2[4]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg_reg[2][4]_srl4_i_1__0 
       (.I0(ram_reg_0_1[4]),
        .I1(\temp_m_axis_tdata_reg_reg[0]_1 ),
        .I2(\temp_m_axis_tdata_reg_reg[4]_0 ),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg_reg[2][5]_srl4_i_1 
       (.I0(ram_reg_0_0[5]),
        .I1(\temp_m_axis_tdata_reg_reg[0] ),
        .I2(\temp_m_axis_tdata_reg_reg[5] ),
        .O(ram_reg_1_2[5]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg_reg[2][5]_srl4_i_1__0 
       (.I0(ram_reg_0_1[5]),
        .I1(\temp_m_axis_tdata_reg_reg[0]_1 ),
        .I2(\temp_m_axis_tdata_reg_reg[5]_0 ),
        .O(in[5]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg_reg[2][6]_srl4_i_1 
       (.I0(ram_reg_0_0[6]),
        .I1(\temp_m_axis_tdata_reg_reg[0] ),
        .I2(\temp_m_axis_tdata_reg_reg[6] ),
        .O(ram_reg_1_2[6]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg_reg[2][6]_srl4_i_1__0 
       (.I0(ram_reg_0_1[6]),
        .I1(\temp_m_axis_tdata_reg_reg[0]_1 ),
        .I2(\temp_m_axis_tdata_reg_reg[6]_0 ),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg_reg[2][7]_srl4_i_1 
       (.I0(ram_reg_0_0[7]),
        .I1(\temp_m_axis_tdata_reg_reg[0] ),
        .I2(\temp_m_axis_tdata_reg_reg[7] ),
        .O(ram_reg_1_2[7]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg_reg[2][7]_srl4_i_1__0 
       (.I0(ram_reg_0_1[7]),
        .I1(\temp_m_axis_tdata_reg_reg[0]_1 ),
        .I2(\temp_m_axis_tdata_reg_reg[7]_0 ),
        .O(in[7]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg_reg[2][8]_srl4_i_1 
       (.I0(DOPADOP),
        .I1(\temp_m_axis_tdata_reg_reg[0] ),
        .I2(\temp_m_axis_tdata_reg_reg[8] ),
        .O(ram_reg_1_2[8]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg_reg[2][8]_srl4_i_1__0 
       (.I0(DOPBDOP),
        .I1(\temp_m_axis_tdata_reg_reg[0]_1 ),
        .I2(\temp_m_axis_tdata_reg_reg[8]_0 ),
        .O(in[8]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg_reg[2][9]_srl4_i_1 
       (.I0(ram_reg_1_0[0]),
        .I1(\temp_m_axis_tdata_reg_reg[0] ),
        .I2(\temp_m_axis_tdata_reg_reg[9] ),
        .O(ram_reg_1_2[9]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg_reg[2][9]_srl4_i_1__0 
       (.I0(ram_reg_1_1[0]),
        .I1(\temp_m_axis_tdata_reg_reg[0]_1 ),
        .I2(\temp_m_axis_tdata_reg_reg[9]_0 ),
        .O(in[9]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "inst/wrapper/data_processor_inst/act_func_inst/Sech2Lutram_inst/ROM_inst/ROM_if_genblock[0].dp_rom_inst/ram_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h8E31C71C738F1C71C38F1C3C7870F0787C3E0F83F03F01FE00FFC001FFFFFFFF),
    .INITP_01(256'h8E38E38E38E38E71C638E718E31CE31CE718E738C639CE318E738C738C738C71),
    .INITP_02(256'h0FC0FC1F83F07C1F07C1F0783C1E0F0F078787878F0F1E1C3870E1C38E1C70E3),
    .INITP_03(256'h0007FFC001FFF000FFE003FF801FF803FE00FF803FC03F807F00FE03F01F80FC),
    .INITP_04(256'h01FFFFFFFF80000000FFFFFFF000000FFFFFE00000FFFFF00003FFFE0001FFFC),
    .INITP_05(256'h00000000000FFFFFFFFFFFFFFFFFFC00000000000000FFFFFFFFFFFE00000000),
    .INITP_06(256'h00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h101F2E3C4A5763707B87919CA5AFB7C0C7CFD5DCE1E7EBF0F3F7F9FCFDFFFFFF),
    .INIT_01(256'h29486684A1BEDAF6112C46607A92ABC3DAF1081E33485D718598AABDCEDFF000),
    .INIT_02(256'h628FBCE8143F6A95BFE9123B638BB2D900264B7095B9DD0023466889AACAEA0A),
    .INIT_03(256'hDF19538DC6FF376FA7DE154B81B7EC215589BDF0235587B8E91A4A7AA9D80634),
    .INIT_04(256'hD0165CA1E62B6FB3F6397CBF014384C5064686C6054482C1FE3C79B5F22E69A4),
    .INIT_05(256'h6FBF0E5DACFA4896E4317ECB1764AFFB4691DC2670BA044D96DE266EB6FD448A),
    .INIT_06(256'hFA51A8FF55AC0258AD0358AD0257ABFF53A7FA4DA0F34597E93B8CDD2E7FCF1F),
    .INIT_07(256'hB10E6BC72480DC3894EF4BA6015CB7116CC6207AD42D87E03992EA439BF34BA2),
    .INIT_08(256'hD63696F757B71777D73696F655B41473D2318FEE4DAB0967C62381DF3C9AF754),
    .INIT_09(256'hA40669CB2D8FF153B51779DB3D9F0162C42587E84AAB0D6ECF3091F253B41475),
    .INIT_0A(256'h55B81A7DDF41A40669CB2E90F356B81B7DE042A5076ACC2F91F456B81B7DE042),
    .INIT_0B(256'h1A7BDD3E9F0062C32586E84AAB0D6FD13294F658BA1C7FE143A5076ACC2E91F3),
    .INIT_0C(256'h1E7CDB3A99F857B61574D43393F352B21272D23292F353B31474D53697F758B9),
    .INIT_0D(256'h82DE3994F04BA7035FBB1773CF2C89E5429FFC59B71471CF2D8BE846A50361BF),
    .INIT_0E(256'h63BA1168C0176FC61E76CE277FD83089E23B94EE47A1FA54AE0862BD1772CD28),
    .INIT_0F(256'hD52779CC1E71C4176ABD1165B80C60B5095EB2075CB1075CB2075DB30960B60D),
    .INIT_10(256'hE5327FCC1A67B50351A0EE3D8CDB2A79C81868B80858A8F94A9AEB3D8EDF3183),
    .INIT_11(256'h9BE32B73BB034C95DE2770B9034D96E12B75C00A55A0EC3782CE1A66B2FF4B98),
    .INIT_12(256'hFC3E81C306498CD013579BDF2368ACF1367BC0064B91D71D63AAF0377EC50C54),
    .INIT_13(256'h064380BEFB3977B5F33270AFEE2D6DACEC2B6BABEC2C6DADEE2F71B2F43577B9),
    .INIT_14(256'hB6EE265F97D009427BB4EE27619BD50F4A84BFFA3570ABE7225E9AD6134F8CC9),
    .INIT_15(256'h073A6EA1D5083C70A4D90D4277ACE1164B81B6EC22588FC5FC3369A1D80F477E),
    .INIT_16(256'hF2204F7DACDB0A3A6999C8F8285889B9EA1B4B7DAEDF104274A6D80A3C6FA2D4),
    .INIT_17(256'h6C96C1EB15406B96C1EC17426E9AC5F11D4A76A2CFFC295683B0DE0B396795C3),
    .INIT_18(256'h6E94BAE0072D547BA1C8F0173E668DB5DD052D557EA6CFF72049739CC5EF1842),
    .INIT_19(256'hED103254779ABCDF0225496C90B3D7FB1F43678BB0D4F91E43688DB2D7FD2248),
    .INIT_1A(256'hE0FF1E3D5C7B9BBAD9F91938587898B9D9FA1A3B5B7C9DBEE00122446687A9CB),
    .INIT_1B(256'h3E597591ADC9E5011D3956728FACC8E502203D5A7895B3D0EE0C2A486785A3C2),
    .INIT_1C(256'hFC152D465F7891ABC4DDF7102A445D7791ABC6E0FA152F4A657F9AB5D0EC0722),
    .INIT_1D(256'h12283F556B8198AEC5DCF20920374E667D94ABC3DBF20A223A526A829AB3CBE3),
    .INIT_1E(256'h798CA0B4C8DCF004182C41556A7E93A7BCD1E6FB10253A4F657A90A5BBD1E7FC),
    .INIT_1F(256'h27394A5C6E7F91A3B5C7D9ECFE102235475A6D7F92A5B8CBDEF104172B3E5265),
    .INIT_20(256'h162636455565758595A5B5C5D6E6F607172838495A6A7B8C9DAEBFD0E2F30416),
    .INIT_21(256'h404E5C6A788694A2B1BFCDDCEAF9071624334251606F7E8D9CABBAC9D9E8F707),
    .INIT_22(256'h9EAAB7C3D0DCE9F5020F1C2835424F5C697683909EABB8C6D3E0EEFC09172532),
    .INIT_23(256'h2B36414C57626D78848F9AA6B1BCC8D3DFEBF6020E1A25313D4955616D798692),
    .INIT_24(256'hE1EBF5FF09121C26303A444E58636D77818C96A0ABB5C0CAD5DFEAF5000A1520),
    .INIT_25(256'hBDC6CFD7E0E9F1FA030C151E273039424B545D677079828C959FA8B1BBC5CED8),
    .INIT_26(256'hBAC2CAD1D9E1E9F0F80008101820283038404850596169717A828A939BA4ACB5),
    .INIT_27(256'hD5DCE3E9F0F7FE050C131A21282F363D444B535A616870777E868D959CA4ABB3),
    .INIT_28(256'h0A10161C22282E343A40474D535960666C73797F868C9399A0A6ADB4BAC1C8CE),
    .INIT_29(256'h565B61666B71767C81868C91979CA2A8ADB3B8BEC4CACFD5DBE1E6ECF2F8FE04),
    .INIT_2A(256'hB7BCC0C5CACFD3D8DDE2E7EBF0F5FAFF04090E13181D22272C32373C41464C51),
    .INIT_2B(256'h2A2E33373B3F43484C5054595D61666A6E73777C8085898E92979BA0A4A9AEB2),
    .INIT_2C(256'hAEB1B5B9BDC0C4C8CBCFD3D7DBDFE2E6EAEEF2F6FAFE02060A0E12161A1E2226),
    .INIT_2D(256'h4043464A4D5053575A5D6164676B6E7275797C7F83868A8D9195989C9FA3A7AA),
    .INIT_2E(256'hDFE1E4E7EAEDF0F3F6F9FCFF0205080B0E1114171A1D202326292D303336393D),
    .INIT_2F(256'h898B8E909395989B9DA0A2A5A8AAADB0B2B5B8BABDC0C3C5C8CBCED0D3D6D9DC),
    .INIT_30(256'h3D3F414346484A4C4F515356585A5D5F616466696B6D707275777A7C7F818486),
    .INIT_31(256'hFAFCFE00020406080A0C0E10121416181A1C1E20232527292B2D2F323436383A),
    .INIT_32(256'hBEC0C2C4C5C7C9CBCCCED0D2D4D6D7D9DBDDDFE1E2E4E6E8EAECEEF0F2F4F6F8),
    .INIT_33(256'h8A8C8D8F9092939596989A9B9D9EA0A2A3A5A7A8AAACADAFB1B2B4B6B7B9BBBD),
    .INIT_34(256'h5C5D5E606163646567686A6B6C6E6F717274757678797B7C7E7F818284858788),
    .INIT_35(256'h3334353738393A3B3D3E3F40424344454748494B4C4D4E50515254555658595A),
    .INIT_36(256'h0F1011121314151617191A1B1C1D1E1F2021232425262728292B2C2D2E2F3132),
    .INIT_37(256'hEFF0F1F2F3F4F5F6F7F8F9FAFBFBFCFDFEFF0001020304060708090A0B0C0D0E),
    .INIT_38(256'hD3D4D5D5D6D7D8D9DADADBDCDDDEDFE0E1E1E2E3E4E5E6E7E8E9EAEAEBECEDEE),
    .INIT_39(256'hBABBBCBCBDBEBFBFC0C1C2C2C3C4C5C5C6C7C8C8C9CACBCCCCCDCECFD0D0D1D2),
    .INIT_3A(256'hA4A5A6A6A7A7A8A9A9AAABABACADADAEAFB0B0B1B2B2B3B4B4B5B6B7B7B8B9B9),
    .INIT_3B(256'h9191929393949495969697979898999A9A9B9B9C9D9D9E9F9FA0A0A1A2A2A3A4),
    .INIT_3C(256'h808081818282838384848585868787888889898A8A8B8B8C8C8D8E8E8F8F9090),
    .INIT_3D(256'h71717272737373747475757676777778787979797A7A7B7B7C7C7D7D7E7E7F7F),
    .INIT_3E(256'h636464656565666667676768686969696A6A6B6B6C6C6C6D6D6E6E6F6F6F7070),
    .INIT_3F(256'h5858585959595A5A5B5B5B5C5C5C5D5D5D5E5E5F5F5F60606061616262626363),
    .INIT_40(256'h4D4E4E4E4F4F4F50505050515151525252535353545454555555565656575757),
    .INIT_41(256'h444445454546464646474747484848484949494A4A4A4A4B4B4B4C4C4C4C4D4D),
    .INIT_42(256'h3C3C3D3D3D3D3E3E3E3E3F3F3F3F404040404141414142424242434343434444),
    .INIT_43(256'h3535353636363637373737373838383838393939393A3A3A3A3B3B3B3B3B3C3C),
    .INIT_44(256'h2F2F2F2F2F303030303031313131313232323232333333333334343434343535),
    .INIT_45(256'h29292A2A2A2A2A2A2B2B2B2B2B2B2C2C2C2C2C2C2D2D2D2D2D2D2E2E2E2E2E2F),
    .INIT_46(256'h2424252525252525252626262626262727272727272728282828282829292929),
    .INIT_47(256'h2020202020212121212121212222222222222222232323232323232424242424),
    .INIT_48(256'h1C1C1C1C1D1D1D1D1D1D1D1D1E1E1E1E1E1E1E1E1E1F1F1F1F1F1F1F1F202020),
    .INIT_49(256'h19191919191919191A1A1A1A1A1A1A1A1A1B1B1B1B1B1B1B1B1B1B1C1C1C1C1C),
    .INIT_4A(256'h1616161616161616171717171717171717171718181818181818181818181919),
    .INIT_4B(256'h1313131314141414141414141414141414151515151515151515151515161616),
    .INIT_4C(256'h1111111111111111111212121212121212121212121212131313131313131313),
    .INIT_4D(256'h0F0F0F0F0F0F0F0F0F0F0F101010101010101010101010101010101111111111),
    .INIT_4E(256'h0D0D0D0D0D0D0D0D0D0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F),
    .INIT_4F(256'h0B0B0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0D0D0D0D0D0D0D0D0D0D),
    .INIT_50(256'h0A0A0A0A0A0A0A0A0A0A0A0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B),
    .INIT_51(256'h090909090909090909090909090909090909090A0A0A0A0A0A0A0A0A0A0A0A0A),
    .INIT_52(256'h0808080808080808080808080808080808080808080808080909090909090909),
    .INIT_53(256'h0707070707070707070707070707070707070707070707070707080808080808),
    .INIT_54(256'h0606060606060606060606060606060606060606060606060707070707070707),
    .INIT_55(256'h0505050505050505050505050505050506060606060606060606060606060606),
    .INIT_56(256'h0404050505050505050505050505050505050505050505050505050505050505),
    .INIT_57(256'h0404040404040404040404040404040404040404040404040404040404040404),
    .INIT_58(256'h0303030303030303040404040404040404040404040404040404040404040404),
    .INIT_59(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_5A(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_5B(256'h0202020202020202020202020202020202020202020202020202020202020203),
    .INIT_5C(256'h0202020202020202020202020202020202020202020202020202020202020202),
    .INIT_5D(256'h0202020202020202020202020202020202020202020202020202020202020202),
    .INIT_5E(256'h0101010101010101010101010101010101010101010101020202020202020202),
    .INIT_5F(256'h0101010101010101010101010101010101010101010101010101010101010101),
    .INIT_60(256'h0101010101010101010101010101010101010101010101010101010101010101),
    .INIT_61(256'h0101010101010101010101010101010101010101010101010101010101010101),
    .INIT_62(256'h0101010101010101010101010101010101010101010101010101010101010101),
    .INIT_63(256'h0000000000010101010101010101010101010101010101010101010101010101),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,addr[23:12],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,addr[11:0],1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(core_clk),
        .CLKBWRCLK(core_clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_0_DOADO_UNCONNECTED[31:8],ram_reg_0_0}),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:8],ram_reg_0_1}),
        .DOPADOP({NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:1],DOPADOP}),
        .DOPBDOP({NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:1],DOPBDOP}),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hFBBB0888)) 
    ram_reg_0_i_10__0
       (.I0(ram_reg_0_5[2]),
        .I1(ram_reg_0_6),
        .I2(full_reg_1),
        .I3(ram_reg_0_7),
        .I4(ram_reg_0_8[2]),
        .O(addr[14]));
  LUT5 #(
    .INIT(32'hFBBB0888)) 
    ram_reg_0_i_11__0
       (.I0(ram_reg_0_5[1]),
        .I1(ram_reg_0_6),
        .I2(full_reg_1),
        .I3(ram_reg_0_7),
        .I4(ram_reg_0_8[1]),
        .O(addr[13]));
  LUT5 #(
    .INIT(32'hFBBB0888)) 
    ram_reg_0_i_12__0
       (.I0(ram_reg_0_5[0]),
        .I1(ram_reg_0_6),
        .I2(full_reg_1),
        .I3(ram_reg_0_7),
        .I4(ram_reg_0_8[0]),
        .O(addr[12]));
  LUT5 #(
    .INIT(32'hFBBB0888)) 
    ram_reg_0_i_13
       (.I0(ram_reg_0_2[11]),
        .I1(ram_reg_0_3),
        .I2(full_reg),
        .I3(ram_reg_0_4),
        .I4(Q[11]),
        .O(addr[11]));
  LUT5 #(
    .INIT(32'hFBBB0888)) 
    ram_reg_0_i_14
       (.I0(ram_reg_0_2[10]),
        .I1(ram_reg_0_3),
        .I2(full_reg),
        .I3(ram_reg_0_4),
        .I4(Q[10]),
        .O(addr[10]));
  LUT5 #(
    .INIT(32'hFBBB0888)) 
    ram_reg_0_i_15
       (.I0(ram_reg_0_2[9]),
        .I1(ram_reg_0_3),
        .I2(full_reg),
        .I3(ram_reg_0_4),
        .I4(Q[9]),
        .O(addr[9]));
  LUT5 #(
    .INIT(32'hFBBB0888)) 
    ram_reg_0_i_16
       (.I0(ram_reg_0_2[8]),
        .I1(ram_reg_0_3),
        .I2(full_reg),
        .I3(ram_reg_0_4),
        .I4(Q[8]),
        .O(addr[8]));
  LUT5 #(
    .INIT(32'hFBBB0888)) 
    ram_reg_0_i_17
       (.I0(ram_reg_0_2[7]),
        .I1(ram_reg_0_3),
        .I2(full_reg),
        .I3(ram_reg_0_4),
        .I4(Q[7]),
        .O(addr[7]));
  LUT5 #(
    .INIT(32'hFBBB0888)) 
    ram_reg_0_i_18
       (.I0(ram_reg_0_2[6]),
        .I1(ram_reg_0_3),
        .I2(full_reg),
        .I3(ram_reg_0_4),
        .I4(Q[6]),
        .O(addr[6]));
  LUT5 #(
    .INIT(32'hFBBB0888)) 
    ram_reg_0_i_19
       (.I0(ram_reg_0_2[5]),
        .I1(ram_reg_0_3),
        .I2(full_reg),
        .I3(ram_reg_0_4),
        .I4(Q[5]),
        .O(addr[5]));
  LUT5 #(
    .INIT(32'hFBBB0888)) 
    ram_reg_0_i_1__0
       (.I0(ram_reg_0_5[11]),
        .I1(ram_reg_0_6),
        .I2(full_reg_1),
        .I3(ram_reg_0_7),
        .I4(ram_reg_0_8[11]),
        .O(addr[23]));
  LUT5 #(
    .INIT(32'hFBBB0888)) 
    ram_reg_0_i_20
       (.I0(ram_reg_0_2[4]),
        .I1(ram_reg_0_3),
        .I2(full_reg),
        .I3(ram_reg_0_4),
        .I4(Q[4]),
        .O(addr[4]));
  LUT5 #(
    .INIT(32'hFBBB0888)) 
    ram_reg_0_i_21
       (.I0(ram_reg_0_2[3]),
        .I1(ram_reg_0_3),
        .I2(full_reg),
        .I3(ram_reg_0_4),
        .I4(Q[3]),
        .O(addr[3]));
  LUT5 #(
    .INIT(32'hFBBB0888)) 
    ram_reg_0_i_22
       (.I0(ram_reg_0_2[2]),
        .I1(ram_reg_0_3),
        .I2(full_reg),
        .I3(ram_reg_0_4),
        .I4(Q[2]),
        .O(addr[2]));
  LUT5 #(
    .INIT(32'hFBBB0888)) 
    ram_reg_0_i_23
       (.I0(ram_reg_0_2[1]),
        .I1(ram_reg_0_3),
        .I2(full_reg),
        .I3(ram_reg_0_4),
        .I4(Q[1]),
        .O(addr[1]));
  LUT5 #(
    .INIT(32'hFBBB0888)) 
    ram_reg_0_i_24
       (.I0(ram_reg_0_2[0]),
        .I1(ram_reg_0_3),
        .I2(full_reg),
        .I3(ram_reg_0_4),
        .I4(Q[0]),
        .O(addr[0]));
  LUT5 #(
    .INIT(32'hFBBB0888)) 
    ram_reg_0_i_2__0
       (.I0(ram_reg_0_5[10]),
        .I1(ram_reg_0_6),
        .I2(full_reg_1),
        .I3(ram_reg_0_7),
        .I4(ram_reg_0_8[10]),
        .O(addr[22]));
  LUT5 #(
    .INIT(32'hFBBB0888)) 
    ram_reg_0_i_3__0
       (.I0(ram_reg_0_5[9]),
        .I1(ram_reg_0_6),
        .I2(full_reg_1),
        .I3(ram_reg_0_7),
        .I4(ram_reg_0_8[9]),
        .O(addr[21]));
  LUT5 #(
    .INIT(32'hFBBB0888)) 
    ram_reg_0_i_4__0
       (.I0(ram_reg_0_5[8]),
        .I1(ram_reg_0_6),
        .I2(full_reg_1),
        .I3(ram_reg_0_7),
        .I4(ram_reg_0_8[8]),
        .O(addr[20]));
  LUT5 #(
    .INIT(32'hFBBB0888)) 
    ram_reg_0_i_5__0
       (.I0(ram_reg_0_5[7]),
        .I1(ram_reg_0_6),
        .I2(full_reg_1),
        .I3(ram_reg_0_7),
        .I4(ram_reg_0_8[7]),
        .O(addr[19]));
  LUT5 #(
    .INIT(32'hFBBB0888)) 
    ram_reg_0_i_6__0
       (.I0(ram_reg_0_5[6]),
        .I1(ram_reg_0_6),
        .I2(full_reg_1),
        .I3(ram_reg_0_7),
        .I4(ram_reg_0_8[6]),
        .O(addr[18]));
  LUT5 #(
    .INIT(32'hFBBB0888)) 
    ram_reg_0_i_7__0
       (.I0(ram_reg_0_5[5]),
        .I1(ram_reg_0_6),
        .I2(full_reg_1),
        .I3(ram_reg_0_7),
        .I4(ram_reg_0_8[5]),
        .O(addr[17]));
  LUT5 #(
    .INIT(32'hFBBB0888)) 
    ram_reg_0_i_8__0
       (.I0(ram_reg_0_5[4]),
        .I1(ram_reg_0_6),
        .I2(full_reg_1),
        .I3(ram_reg_0_7),
        .I4(ram_reg_0_8[4]),
        .O(addr[16]));
  LUT5 #(
    .INIT(32'hFBBB0888)) 
    ram_reg_0_i_9__0
       (.I0(ram_reg_0_5[3]),
        .I1(ram_reg_0_6),
        .I2(full_reg_1),
        .I3(ram_reg_0_7),
        .I4(ram_reg_0_8[3]),
        .O(addr[15]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d7" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "inst/wrapper/data_processor_inst/act_func_inst/Sech2Lutram_inst/ROM_inst/ROM_if_genblock[0].dp_rom_inst/ram_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F),
    .INIT_01(256'h7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7F7F7F7F7F7F7F7F7F7F7F7F7F7F),
    .INIT_02(256'h7B7B7B7B7C7C7C7C7C7C7C7C7C7C7C7C7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7E),
    .INIT_03(256'h7878787878787979797979797979797A7A7A7A7A7A7A7A7A7A7B7B7B7B7B7B7B),
    .INIT_04(256'h7474747474757575757575757676767676767676777777777777777777787878),
    .INIT_05(256'h6F6F707070707070707171717171717172727272727273737373737373737474),
    .INIT_06(256'h6A6A6A6A6B6B6B6B6B6C6C6C6C6C6C6C6D6D6D6D6D6D6E6E6E6E6E6E6F6F6F6F),
    .INIT_07(256'h6465656565656566666666666767676767676868686868686969696969696A6A),
    .INIT_08(256'h5E5F5F5F5F5F6060606060606161616161626262626263636363636364646464),
    .INIT_09(256'h585959595959595A5A5A5A5A5B5B5B5B5B5C5C5C5C5C5D5D5D5D5D5D5E5E5E5E),
    .INIT_0A(256'h5252535353535354545454545455555555555656565656575757575758585858),
    .INIT_0B(256'h4C4C4C4D4D4D4D4D4E4E4E4E4E4F4F4F4F4F4F50505050505151515151525252),
    .INIT_0C(256'h464646474747474748484848484849494949494A4A4A4A4A4B4B4B4B4B4B4C4C),
    .INIT_0D(256'h4040414141414142424242424243434343434344444444444545454545464646),
    .INIT_0E(256'h3B3B3B3B3B3C3C3C3C3C3C3D3D3D3D3D3D3E3E3E3E3E3E3F3F3F3F3F40404040),
    .INIT_0F(256'h353636363636363737373737373838383838383939393939393A3A3A3A3A3A3B),
    .INIT_10(256'h3031313131313132323232323232333333333333343434343434343535353535),
    .INIT_11(256'h2C2C2C2C2C2D2D2D2D2D2D2D2E2E2E2E2E2E2E2F2F2F2F2F2F2F303030303030),
    .INIT_12(256'h272828282828282829292929292929292A2A2A2A2A2A2A2B2B2B2B2B2B2B2C2C),
    .INIT_13(256'h2424242424242424242525252525252525262626262626262627272727272727),
    .INIT_14(256'h2020202020202121212121212121212222222222222222222323232323232323),
    .INIT_15(256'h1D1D1D1D1D1D1D1D1D1D1E1E1E1E1E1E1E1E1E1E1F1F1F1F1F1F1F1F1F202020),
    .INIT_16(256'h191A1A1A1A1A1A1A1A1A1A1A1B1B1B1B1B1B1B1B1B1B1C1C1C1C1C1C1C1C1C1C),
    .INIT_17(256'h1717171717171717171718181818181818181818181819191919191919191919),
    .INIT_18(256'h1414141415151515151515151515151515161616161616161616161616161717),
    .INIT_19(256'h1212121212121212131313131313131313131313131313141414141414141414),
    .INIT_1A(256'h1010101010101010101011111111111111111111111111111112121212121212),
    .INIT_1B(256'h0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F10101010101010),
    .INIT_1C(256'h0C0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0E0E0E0E0E0E0E0E0E0E0E),
    .INIT_1D(256'h0B0B0B0B0B0B0B0B0B0B0B0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_1E(256'h0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0B0B0B0B0B0B0B0B0B0B0B0B),
    .INIT_1F(256'h09090909090909090909090909090909090909090909090909090A0A0A0A0A0A),
    .INIT_20(256'h0808080808080808080808080808080808080808080808080808080808080909),
    .INIT_21(256'h0707070707070707070707070707070707070707070707070707070707070708),
    .INIT_22(256'h0606060606060606060606060606060606060606060606060606060607070707),
    .INIT_23(256'h0505050505050505050505050505050505050506060606060606060606060606),
    .INIT_24(256'h0404040405050505050505050505050505050505050505050505050505050505),
    .INIT_25(256'h0404040404040404040404040404040404040404040404040404040404040404),
    .INIT_26(256'h0303030303030303030404040404040404040404040404040404040404040404),
    .INIT_27(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_28(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_29(256'h0202020202020202020202020202020202020202020202020202020202020203),
    .INIT_2A(256'h0202020202020202020202020202020202020202020202020202020202020202),
    .INIT_2B(256'h0202020202020202020202020202020202020202020202020202020202020202),
    .INIT_2C(256'h0101010101010101010101010101010101010101010102020202020202020202),
    .INIT_2D(256'h0101010101010101010101010101010101010101010101010101010101010101),
    .INIT_2E(256'h0101010101010101010101010101010101010101010101010101010101010101),
    .INIT_2F(256'h0101010101010101010101010101010101010101010101010101010101010101),
    .INIT_30(256'h0101010101010101010101010101010101010101010101010101010101010101),
    .INIT_31(256'h0000000101010101010101010101010101010101010101010101010101010101),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,addr[23:12],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,addr[11:0],1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(core_clk),
        .CLKBWRCLK(core_clk),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_1_DOADO_UNCONNECTED[31:7],ram_reg_1_0}),
        .DOBDO({NLW_ram_reg_1_DOBDO_UNCONNECTED[31:7],ram_reg_1_1}),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "BramReadEn" *) 
module KanTop_KanAcceleratorWrapper_0_0_BramReadEn_74
   (ram_reg_0_0,
    ram_reg_0_1,
    ADDRBWRADDR,
    ram_reg_1_0,
    ram_reg_1_1,
    \int_ram_data_bram_rdack[0]_0 ,
    \int_ram_data_bram_rddata[0]_1 ,
    int_douta,
    s00_axil_data_awvalid_0,
    s00_axil_data_rready_0,
    core_clk,
    s00_axil_data_aclk,
    data_bram_addr,
    s00_axil_data_wdata,
    int_mcu_data_bram_en,
    \temp_m_axis_tdata_reg_reg[15] ,
    \temp_m_axis_tdata_reg_reg[0] ,
    \temp_m_axis_tdata_reg_reg[1] ,
    \temp_m_axis_tdata_reg_reg[2] ,
    \temp_m_axis_tdata_reg_reg[3] ,
    \temp_m_axis_tdata_reg_reg[4] ,
    \temp_m_axis_tdata_reg_reg[5] ,
    \temp_m_axis_tdata_reg_reg[6] ,
    \temp_m_axis_tdata_reg_reg[7] ,
    \temp_m_axis_tdata_reg_reg[8] ,
    \temp_m_axis_tdata_reg_reg[9] ,
    \temp_m_axis_tdata_reg_reg[10] ,
    \temp_m_axis_tdata_reg_reg[11] ,
    \temp_m_axis_tdata_reg_reg[12] ,
    \temp_m_axis_tdata_reg_reg[13] ,
    \temp_m_axis_tdata_reg_reg[14] ,
    \temp_m_axis_tdata_reg_reg[15]_0 ,
    \s_axil_rdata_reg_int_reg_reg[31] ,
    \s_axil_rdata_reg_int_reg_reg[16] ,
    \s_axil_rdata_reg_int_reg_reg[17] ,
    \s_axil_rdata_reg_int_reg_reg[18] ,
    \s_axil_rdata_reg_int_reg_reg[19] ,
    \s_axil_rdata_reg_int_reg_reg[20] ,
    \s_axil_rdata_reg_int_reg_reg[21] ,
    \s_axil_rdata_reg_int_reg_reg[22] ,
    \s_axil_rdata_reg_int_reg_reg[23] ,
    \s_axil_rdata_reg_int_reg_reg[24] ,
    \s_axil_rdata_reg_int_reg_reg[25] ,
    \s_axil_rdata_reg_int_reg_reg[26] ,
    \s_axil_rdata_reg_int_reg_reg[27] ,
    \s_axil_rdata_reg_int_reg_reg[28] ,
    \s_axil_rdata_reg_int_reg_reg[29] ,
    \s_axil_rdata_reg_int_reg_reg[30] ,
    \s_axil_rdata_reg_int_reg_reg[31]_0 ,
    s00_axil_data_wstrb,
    s00_axil_data_araddr,
    s00_axil_data_awaddr,
    s00_axil_data_rready,
    rdack_a_reg,
    s00_axil_data_arvalid,
    rdack_a_reg_0,
    s00_axil_data_awvalid,
    s00_axil_data_wvalid,
    s00_axil_data_wready,
    last_read_a_reg,
    s00_axil_data_bready,
    s00_axil_data_bvalid);
  output [7:0]ram_reg_0_0;
  output [7:0]ram_reg_0_1;
  output [11:0]ADDRBWRADDR;
  output [7:0]ram_reg_1_0;
  output [7:0]ram_reg_1_1;
  output [0:0]\int_ram_data_bram_rdack[0]_0 ;
  output [15:0]\int_ram_data_bram_rddata[0]_1 ;
  output [15:0]int_douta;
  output s00_axil_data_awvalid_0;
  output s00_axil_data_rready_0;
  input core_clk;
  input s00_axil_data_aclk;
  input [11:0]data_bram_addr;
  input [15:0]s00_axil_data_wdata;
  input [0:0]int_mcu_data_bram_en;
  input \temp_m_axis_tdata_reg_reg[15] ;
  input \temp_m_axis_tdata_reg_reg[0] ;
  input \temp_m_axis_tdata_reg_reg[1] ;
  input \temp_m_axis_tdata_reg_reg[2] ;
  input \temp_m_axis_tdata_reg_reg[3] ;
  input \temp_m_axis_tdata_reg_reg[4] ;
  input \temp_m_axis_tdata_reg_reg[5] ;
  input \temp_m_axis_tdata_reg_reg[6] ;
  input \temp_m_axis_tdata_reg_reg[7] ;
  input \temp_m_axis_tdata_reg_reg[8] ;
  input \temp_m_axis_tdata_reg_reg[9] ;
  input \temp_m_axis_tdata_reg_reg[10] ;
  input \temp_m_axis_tdata_reg_reg[11] ;
  input \temp_m_axis_tdata_reg_reg[12] ;
  input \temp_m_axis_tdata_reg_reg[13] ;
  input \temp_m_axis_tdata_reg_reg[14] ;
  input \temp_m_axis_tdata_reg_reg[15]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[31] ;
  input \s_axil_rdata_reg_int_reg_reg[16] ;
  input \s_axil_rdata_reg_int_reg_reg[17] ;
  input \s_axil_rdata_reg_int_reg_reg[18] ;
  input \s_axil_rdata_reg_int_reg_reg[19] ;
  input \s_axil_rdata_reg_int_reg_reg[20] ;
  input \s_axil_rdata_reg_int_reg_reg[21] ;
  input \s_axil_rdata_reg_int_reg_reg[22] ;
  input \s_axil_rdata_reg_int_reg_reg[23] ;
  input \s_axil_rdata_reg_int_reg_reg[24] ;
  input \s_axil_rdata_reg_int_reg_reg[25] ;
  input \s_axil_rdata_reg_int_reg_reg[26] ;
  input \s_axil_rdata_reg_int_reg_reg[27] ;
  input \s_axil_rdata_reg_int_reg_reg[28] ;
  input \s_axil_rdata_reg_int_reg_reg[29] ;
  input \s_axil_rdata_reg_int_reg_reg[30] ;
  input \s_axil_rdata_reg_int_reg_reg[31]_0 ;
  input [1:0]s00_axil_data_wstrb;
  input [11:0]s00_axil_data_araddr;
  input [11:0]s00_axil_data_awaddr;
  input s00_axil_data_rready;
  input rdack_a_reg;
  input s00_axil_data_arvalid;
  input rdack_a_reg_0;
  input s00_axil_data_awvalid;
  input s00_axil_data_wvalid;
  input s00_axil_data_wready;
  input last_read_a_reg;
  input s00_axil_data_bready;
  input s00_axil_data_bvalid;

  wire [11:0]ADDRBWRADDR;
  wire core_clk;
  wire [11:0]data_bram_addr;
  wire [15:0]int_douta;
  wire [0:0]int_mcu_data_bram_en;
  wire [0:0]\int_ram_data_bram_rdack[0]_0 ;
  wire [15:0]\int_ram_data_bram_rddata[0]_1 ;
  wire last_read_a_reg;
  wire [8:0]p_0_in;
  wire [7:0]ram_reg_0_0;
  wire [7:0]ram_reg_0_1;
  wire [7:0]ram_reg_1_0;
  wire [7:0]ram_reg_1_1;
  wire rdack_a_reg;
  wire rdack_a_reg_0;
  wire read_eligible_a;
  wire s00_axil_data_aclk;
  wire [11:0]s00_axil_data_araddr;
  wire s00_axil_data_arvalid;
  wire [11:0]s00_axil_data_awaddr;
  wire s00_axil_data_awvalid;
  wire s00_axil_data_awvalid_0;
  wire s00_axil_data_bready;
  wire s00_axil_data_bvalid;
  wire s00_axil_data_rready;
  wire s00_axil_data_rready_0;
  wire [15:0]s00_axil_data_wdata;
  wire s00_axil_data_wready;
  wire [1:0]s00_axil_data_wstrb;
  wire s00_axil_data_wvalid;
  wire s_axil_awready_reg_i_2_n_0;
  wire \s_axil_rdata_reg_int_reg_reg[16] ;
  wire \s_axil_rdata_reg_int_reg_reg[17] ;
  wire \s_axil_rdata_reg_int_reg_reg[18] ;
  wire \s_axil_rdata_reg_int_reg_reg[19] ;
  wire \s_axil_rdata_reg_int_reg_reg[20] ;
  wire \s_axil_rdata_reg_int_reg_reg[21] ;
  wire \s_axil_rdata_reg_int_reg_reg[22] ;
  wire \s_axil_rdata_reg_int_reg_reg[23] ;
  wire \s_axil_rdata_reg_int_reg_reg[24] ;
  wire \s_axil_rdata_reg_int_reg_reg[25] ;
  wire \s_axil_rdata_reg_int_reg_reg[26] ;
  wire \s_axil_rdata_reg_int_reg_reg[27] ;
  wire \s_axil_rdata_reg_int_reg_reg[28] ;
  wire \s_axil_rdata_reg_int_reg_reg[29] ;
  wire \s_axil_rdata_reg_int_reg_reg[30] ;
  wire \s_axil_rdata_reg_int_reg_reg[31] ;
  wire \s_axil_rdata_reg_int_reg_reg[31]_0 ;
  wire \temp_m_axis_tdata_reg_reg[0] ;
  wire \temp_m_axis_tdata_reg_reg[10] ;
  wire \temp_m_axis_tdata_reg_reg[11] ;
  wire \temp_m_axis_tdata_reg_reg[12] ;
  wire \temp_m_axis_tdata_reg_reg[13] ;
  wire \temp_m_axis_tdata_reg_reg[14] ;
  wire \temp_m_axis_tdata_reg_reg[15] ;
  wire \temp_m_axis_tdata_reg_reg[15]_0 ;
  wire \temp_m_axis_tdata_reg_reg[1] ;
  wire \temp_m_axis_tdata_reg_reg[2] ;
  wire \temp_m_axis_tdata_reg_reg[3] ;
  wire \temp_m_axis_tdata_reg_reg[4] ;
  wire \temp_m_axis_tdata_reg_reg[5] ;
  wire \temp_m_axis_tdata_reg_reg[6] ;
  wire \temp_m_axis_tdata_reg_reg[7] ;
  wire \temp_m_axis_tdata_reg_reg[8] ;
  wire \temp_m_axis_tdata_reg_reg[9] ;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_reg_0_DIADI_UNCONNECTED;
  wire [31:8]NLW_ram_reg_0_DIBDI_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_DIPADIP_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_DIPBDIP_UNCONNECTED;
  wire [31:8]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:8]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_reg_1_DIADI_UNCONNECTED;
  wire [31:8]NLW_ram_reg_1_DIBDI_UNCONNECTED;
  wire [3:1]NLW_ram_reg_1_DIPADIP_UNCONNECTED;
  wire [3:1]NLW_ram_reg_1_DIPBDIP_UNCONNECTED;
  wire [31:8]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:8]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "inst/wrapper/axil_ram_data_genblock[0].axil_ram_data_inst/bram_inst/bram_inst/bram_read_en_genblock[1].bram_inst/ram_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,data_bram_addr,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(core_clk),
        .CLKBWRCLK(s00_axil_data_aclk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({NLW_ram_reg_0_DIADI_UNCONNECTED[31:8],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({NLW_ram_reg_0_DIBDI_UNCONNECTED[31:8],s00_axil_data_wdata[7:0]}),
        .DIPADIP({NLW_ram_reg_0_DIPADIP_UNCONNECTED[3:1],1'b0}),
        .DIPBDIP({NLW_ram_reg_0_DIPBDIP_UNCONNECTED[3:1],1'b0}),
        .DOADO({NLW_ram_reg_0_DOADO_UNCONNECTED[31:8],ram_reg_0_0}),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:8],ram_reg_0_1}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_0_in[0]}));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_1
       (.I0(s00_axil_data_araddr[11]),
        .I1(s00_axil_data_rready_0),
        .I2(s00_axil_data_awaddr[11]),
        .O(ADDRBWRADDR[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_10
       (.I0(s00_axil_data_araddr[2]),
        .I1(s00_axil_data_rready_0),
        .I2(s00_axil_data_awaddr[2]),
        .O(ADDRBWRADDR[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_11
       (.I0(s00_axil_data_araddr[1]),
        .I1(s00_axil_data_rready_0),
        .I2(s00_axil_data_awaddr[1]),
        .O(ADDRBWRADDR[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_12
       (.I0(s00_axil_data_araddr[0]),
        .I1(s00_axil_data_rready_0),
        .I2(s00_axil_data_awaddr[0]),
        .O(ADDRBWRADDR[0]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_1__1
       (.I0(s00_axil_data_awvalid_0),
        .I1(s00_axil_data_wstrb[0]),
        .O(p_0_in[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_2
       (.I0(s00_axil_data_araddr[10]),
        .I1(s00_axil_data_rready_0),
        .I2(s00_axil_data_awaddr[10]),
        .O(ADDRBWRADDR[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_3
       (.I0(s00_axil_data_araddr[9]),
        .I1(s00_axil_data_rready_0),
        .I2(s00_axil_data_awaddr[9]),
        .O(ADDRBWRADDR[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_4
       (.I0(s00_axil_data_araddr[8]),
        .I1(s00_axil_data_rready_0),
        .I2(s00_axil_data_awaddr[8]),
        .O(ADDRBWRADDR[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_5
       (.I0(s00_axil_data_araddr[7]),
        .I1(s00_axil_data_rready_0),
        .I2(s00_axil_data_awaddr[7]),
        .O(ADDRBWRADDR[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_6
       (.I0(s00_axil_data_araddr[6]),
        .I1(s00_axil_data_rready_0),
        .I2(s00_axil_data_awaddr[6]),
        .O(ADDRBWRADDR[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_7
       (.I0(s00_axil_data_araddr[5]),
        .I1(s00_axil_data_rready_0),
        .I2(s00_axil_data_awaddr[5]),
        .O(ADDRBWRADDR[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_8
       (.I0(s00_axil_data_araddr[4]),
        .I1(s00_axil_data_rready_0),
        .I2(s00_axil_data_awaddr[4]),
        .O(ADDRBWRADDR[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_9
       (.I0(s00_axil_data_araddr[3]),
        .I1(s00_axil_data_rready_0),
        .I2(s00_axil_data_awaddr[3]),
        .O(ADDRBWRADDR[3]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "inst/wrapper/axil_ram_data_genblock[0].axil_ram_data_inst/bram_inst/bram_inst/bram_read_en_genblock[1].bram_inst/ram_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,data_bram_addr,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(core_clk),
        .CLKBWRCLK(s00_axil_data_aclk),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({NLW_ram_reg_1_DIADI_UNCONNECTED[31:8],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({NLW_ram_reg_1_DIBDI_UNCONNECTED[31:8],s00_axil_data_wdata[15:8]}),
        .DIPADIP({NLW_ram_reg_1_DIPADIP_UNCONNECTED[3:1],1'b0}),
        .DIPBDIP({NLW_ram_reg_1_DIPBDIP_UNCONNECTED[3:1],1'b0}),
        .DOADO({NLW_ram_reg_1_DOADO_UNCONNECTED[31:8],ram_reg_1_0}),
        .DOBDO({NLW_ram_reg_1_DOBDO_UNCONNECTED[31:8],ram_reg_1_1}),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_0_in[8]}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_1_i_1__0
       (.I0(s00_axil_data_awvalid_0),
        .I1(s00_axil_data_wstrb[1]),
        .O(p_0_in[8]));
  FDRE #(
    .INIT(1'b0)) 
    rdack_b_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(int_mcu_data_bram_en),
        .Q(\int_ram_data_bram_rdack[0]_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h000000B0)) 
    s_axil_arready_reg_i_1
       (.I0(s00_axil_data_rready),
        .I1(rdack_a_reg),
        .I2(s00_axil_data_arvalid),
        .I3(rdack_a_reg_0),
        .I4(s00_axil_data_awvalid_0),
        .O(s00_axil_data_rready_0));
  LUT6 #(
    .INIT(64'h0080008000000080)) 
    s_axil_awready_reg_i_1
       (.I0(s_axil_awready_reg_i_2_n_0),
        .I1(s00_axil_data_awvalid),
        .I2(s00_axil_data_wvalid),
        .I3(s00_axil_data_wready),
        .I4(read_eligible_a),
        .I5(last_read_a_reg),
        .O(s00_axil_data_awvalid_0));
  LUT2 #(
    .INIT(4'hB)) 
    s_axil_awready_reg_i_2
       (.I0(s00_axil_data_bready),
        .I1(s00_axil_data_bvalid),
        .O(s_axil_awready_reg_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h4404)) 
    s_axil_awready_reg_i_3
       (.I0(rdack_a_reg_0),
        .I1(s00_axil_data_arvalid),
        .I2(rdack_a_reg),
        .I3(s00_axil_data_rready),
        .O(read_eligible_a));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[16]_i_1 
       (.I0(ram_reg_0_1[0]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[16] ),
        .O(int_douta[0]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[17]_i_1 
       (.I0(ram_reg_0_1[1]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[17] ),
        .O(int_douta[1]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[18]_i_1 
       (.I0(ram_reg_0_1[2]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[18] ),
        .O(int_douta[2]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[19]_i_1 
       (.I0(ram_reg_0_1[3]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[19] ),
        .O(int_douta[3]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[20]_i_1 
       (.I0(ram_reg_0_1[4]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[20] ),
        .O(int_douta[4]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[21]_i_1 
       (.I0(ram_reg_0_1[5]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[21] ),
        .O(int_douta[5]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[22]_i_1 
       (.I0(ram_reg_0_1[6]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[22] ),
        .O(int_douta[6]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[23]_i_1 
       (.I0(ram_reg_0_1[7]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[23] ),
        .O(int_douta[7]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[24]_i_1 
       (.I0(ram_reg_1_1[0]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[24] ),
        .O(int_douta[8]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[25]_i_1 
       (.I0(ram_reg_1_1[1]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[25] ),
        .O(int_douta[9]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[26]_i_1 
       (.I0(ram_reg_1_1[2]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[26] ),
        .O(int_douta[10]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[27]_i_1 
       (.I0(ram_reg_1_1[3]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[27] ),
        .O(int_douta[11]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[28]_i_1 
       (.I0(ram_reg_1_1[4]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[28] ),
        .O(int_douta[12]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[29]_i_1 
       (.I0(ram_reg_1_1[5]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[29] ),
        .O(int_douta[13]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[30]_i_1 
       (.I0(ram_reg_1_1[6]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[30] ),
        .O(int_douta[14]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[31]_i_1 
       (.I0(ram_reg_1_1[7]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .O(int_douta[15]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[0]_i_1__0 
       (.I0(ram_reg_0_0[0]),
        .I1(\temp_m_axis_tdata_reg_reg[15] ),
        .I2(\temp_m_axis_tdata_reg_reg[0] ),
        .O(\int_ram_data_bram_rddata[0]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[10]_i_1__0 
       (.I0(ram_reg_1_0[2]),
        .I1(\temp_m_axis_tdata_reg_reg[15] ),
        .I2(\temp_m_axis_tdata_reg_reg[10] ),
        .O(\int_ram_data_bram_rddata[0]_1 [10]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[11]_i_1__0 
       (.I0(ram_reg_1_0[3]),
        .I1(\temp_m_axis_tdata_reg_reg[15] ),
        .I2(\temp_m_axis_tdata_reg_reg[11] ),
        .O(\int_ram_data_bram_rddata[0]_1 [11]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[12]_i_1__0 
       (.I0(ram_reg_1_0[4]),
        .I1(\temp_m_axis_tdata_reg_reg[15] ),
        .I2(\temp_m_axis_tdata_reg_reg[12] ),
        .O(\int_ram_data_bram_rddata[0]_1 [12]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[13]_i_1__0 
       (.I0(ram_reg_1_0[5]),
        .I1(\temp_m_axis_tdata_reg_reg[15] ),
        .I2(\temp_m_axis_tdata_reg_reg[13] ),
        .O(\int_ram_data_bram_rddata[0]_1 [13]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[14]_i_1__0 
       (.I0(ram_reg_1_0[6]),
        .I1(\temp_m_axis_tdata_reg_reg[15] ),
        .I2(\temp_m_axis_tdata_reg_reg[14] ),
        .O(\int_ram_data_bram_rddata[0]_1 [14]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[15]_i_2__0 
       (.I0(ram_reg_1_0[7]),
        .I1(\temp_m_axis_tdata_reg_reg[15] ),
        .I2(\temp_m_axis_tdata_reg_reg[15]_0 ),
        .O(\int_ram_data_bram_rddata[0]_1 [15]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[1]_i_1__0 
       (.I0(ram_reg_0_0[1]),
        .I1(\temp_m_axis_tdata_reg_reg[15] ),
        .I2(\temp_m_axis_tdata_reg_reg[1] ),
        .O(\int_ram_data_bram_rddata[0]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[2]_i_1__0 
       (.I0(ram_reg_0_0[2]),
        .I1(\temp_m_axis_tdata_reg_reg[15] ),
        .I2(\temp_m_axis_tdata_reg_reg[2] ),
        .O(\int_ram_data_bram_rddata[0]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[3]_i_1__0 
       (.I0(ram_reg_0_0[3]),
        .I1(\temp_m_axis_tdata_reg_reg[15] ),
        .I2(\temp_m_axis_tdata_reg_reg[3] ),
        .O(\int_ram_data_bram_rddata[0]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[4]_i_1__0 
       (.I0(ram_reg_0_0[4]),
        .I1(\temp_m_axis_tdata_reg_reg[15] ),
        .I2(\temp_m_axis_tdata_reg_reg[4] ),
        .O(\int_ram_data_bram_rddata[0]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[5]_i_1__0 
       (.I0(ram_reg_0_0[5]),
        .I1(\temp_m_axis_tdata_reg_reg[15] ),
        .I2(\temp_m_axis_tdata_reg_reg[5] ),
        .O(\int_ram_data_bram_rddata[0]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[6]_i_1__0 
       (.I0(ram_reg_0_0[6]),
        .I1(\temp_m_axis_tdata_reg_reg[15] ),
        .I2(\temp_m_axis_tdata_reg_reg[6] ),
        .O(\int_ram_data_bram_rddata[0]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[7]_i_1__0 
       (.I0(ram_reg_0_0[7]),
        .I1(\temp_m_axis_tdata_reg_reg[15] ),
        .I2(\temp_m_axis_tdata_reg_reg[7] ),
        .O(\int_ram_data_bram_rddata[0]_1 [7]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[8]_i_1__0 
       (.I0(ram_reg_1_0[0]),
        .I1(\temp_m_axis_tdata_reg_reg[15] ),
        .I2(\temp_m_axis_tdata_reg_reg[8] ),
        .O(\int_ram_data_bram_rddata[0]_1 [8]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[9]_i_1__0 
       (.I0(ram_reg_1_0[1]),
        .I1(\temp_m_axis_tdata_reg_reg[15] ),
        .I2(\temp_m_axis_tdata_reg_reg[9] ),
        .O(\int_ram_data_bram_rddata[0]_1 [9]));
endmodule

(* ORIG_REF_NAME = "BramReadEn" *) 
module KanTop_KanAcceleratorWrapper_0_0_BramReadEn__parameterized0
   (ram_reg_0,
    ram_reg_1,
    dack_o,
    mem_rd_en_reg,
    int_doutb,
    int_douta,
    int_ram_grid_bram_rdack,
    core_clk,
    s_axil_grid_aclk,
    Q,
    ADDRBWRADDR,
    s_axil_grid_wdata,
    rdack_b_reg_0,
    rdack_a_reg_0,
    \temp_m_axis_tdata_reg_reg[15] ,
    \temp_m_axis_tdata_reg_reg[0] ,
    \temp_m_axis_tdata_reg_reg[1] ,
    \temp_m_axis_tdata_reg_reg[2] ,
    \temp_m_axis_tdata_reg_reg[3] ,
    \temp_m_axis_tdata_reg_reg[4] ,
    \temp_m_axis_tdata_reg_reg[5] ,
    \temp_m_axis_tdata_reg_reg[6] ,
    \temp_m_axis_tdata_reg_reg[7] ,
    \temp_m_axis_tdata_reg_reg[8] ,
    \temp_m_axis_tdata_reg_reg[9] ,
    \temp_m_axis_tdata_reg_reg[10] ,
    \temp_m_axis_tdata_reg_reg[11] ,
    \temp_m_axis_tdata_reg_reg[12] ,
    \temp_m_axis_tdata_reg_reg[13] ,
    \temp_m_axis_tdata_reg_reg[14] ,
    \temp_m_axis_tdata_reg_reg[15]_0 ,
    \s_axil_rdata_reg_int_reg_reg[15] ,
    \s_axil_rdata_reg_int_reg_reg[0] ,
    \s_axil_rdata_reg_int_reg_reg[1] ,
    \s_axil_rdata_reg_int_reg_reg[2] ,
    \s_axil_rdata_reg_int_reg_reg[3] ,
    \s_axil_rdata_reg_int_reg_reg[4] ,
    \s_axil_rdata_reg_int_reg_reg[5] ,
    \s_axil_rdata_reg_int_reg_reg[6] ,
    \s_axil_rdata_reg_int_reg_reg[7] ,
    \s_axil_rdata_reg_int_reg_reg[8] ,
    \s_axil_rdata_reg_int_reg_reg[9] ,
    \s_axil_rdata_reg_int_reg_reg[10] ,
    \s_axil_rdata_reg_int_reg_reg[11] ,
    \s_axil_rdata_reg_int_reg_reg[12] ,
    \s_axil_rdata_reg_int_reg_reg[13] ,
    \s_axil_rdata_reg_int_reg_reg[14] ,
    \s_axil_rdata_reg_int_reg_reg[15]_0 ,
    temp_m_axis_tvalid_reg_reg,
    ram_reg_2,
    s_axil_grid_wstrb);
  output [15:0]ram_reg_0;
  output [15:0]ram_reg_1;
  output [0:0]dack_o;
  output mem_rd_en_reg;
  output [15:0]int_doutb;
  output [15:0]int_douta;
  output int_ram_grid_bram_rdack;
  input core_clk;
  input s_axil_grid_aclk;
  input [2:0]Q;
  input [1:0]ADDRBWRADDR;
  input [15:0]s_axil_grid_wdata;
  input rdack_b_reg_0;
  input rdack_a_reg_0;
  input \temp_m_axis_tdata_reg_reg[15] ;
  input \temp_m_axis_tdata_reg_reg[0] ;
  input \temp_m_axis_tdata_reg_reg[1] ;
  input \temp_m_axis_tdata_reg_reg[2] ;
  input \temp_m_axis_tdata_reg_reg[3] ;
  input \temp_m_axis_tdata_reg_reg[4] ;
  input \temp_m_axis_tdata_reg_reg[5] ;
  input \temp_m_axis_tdata_reg_reg[6] ;
  input \temp_m_axis_tdata_reg_reg[7] ;
  input \temp_m_axis_tdata_reg_reg[8] ;
  input \temp_m_axis_tdata_reg_reg[9] ;
  input \temp_m_axis_tdata_reg_reg[10] ;
  input \temp_m_axis_tdata_reg_reg[11] ;
  input \temp_m_axis_tdata_reg_reg[12] ;
  input \temp_m_axis_tdata_reg_reg[13] ;
  input \temp_m_axis_tdata_reg_reg[14] ;
  input \temp_m_axis_tdata_reg_reg[15]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[15] ;
  input \s_axil_rdata_reg_int_reg_reg[0] ;
  input \s_axil_rdata_reg_int_reg_reg[1] ;
  input \s_axil_rdata_reg_int_reg_reg[2] ;
  input \s_axil_rdata_reg_int_reg_reg[3] ;
  input \s_axil_rdata_reg_int_reg_reg[4] ;
  input \s_axil_rdata_reg_int_reg_reg[5] ;
  input \s_axil_rdata_reg_int_reg_reg[6] ;
  input \s_axil_rdata_reg_int_reg_reg[7] ;
  input \s_axil_rdata_reg_int_reg_reg[8] ;
  input \s_axil_rdata_reg_int_reg_reg[9] ;
  input \s_axil_rdata_reg_int_reg_reg[10] ;
  input \s_axil_rdata_reg_int_reg_reg[11] ;
  input \s_axil_rdata_reg_int_reg_reg[12] ;
  input \s_axil_rdata_reg_int_reg_reg[13] ;
  input \s_axil_rdata_reg_int_reg_reg[14] ;
  input \s_axil_rdata_reg_int_reg_reg[15]_0 ;
  input [0:0]temp_m_axis_tvalid_reg_reg;
  input ram_reg_2;
  input [1:0]s_axil_grid_wstrb;

  wire [1:0]ADDRBWRADDR;
  wire [2:0]Q;
  wire core_clk;
  wire [0:0]dack_o;
  wire [15:0]int_douta;
  wire [15:0]int_doutb;
  wire int_ram_grid_bram_rdack;
  wire mem_rd_en_reg;
  wire [8:0]p_0_in;
  wire [15:0]ram_reg_0;
  wire [15:0]ram_reg_1;
  wire ram_reg_2;
  wire rdack_a_reg_0;
  wire rdack_b_reg_0;
  wire s_axil_grid_aclk;
  wire [15:0]s_axil_grid_wdata;
  wire [1:0]s_axil_grid_wstrb;
  wire \s_axil_rdata_reg_int_reg_reg[0] ;
  wire \s_axil_rdata_reg_int_reg_reg[10] ;
  wire \s_axil_rdata_reg_int_reg_reg[11] ;
  wire \s_axil_rdata_reg_int_reg_reg[12] ;
  wire \s_axil_rdata_reg_int_reg_reg[13] ;
  wire \s_axil_rdata_reg_int_reg_reg[14] ;
  wire \s_axil_rdata_reg_int_reg_reg[15] ;
  wire \s_axil_rdata_reg_int_reg_reg[15]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[1] ;
  wire \s_axil_rdata_reg_int_reg_reg[2] ;
  wire \s_axil_rdata_reg_int_reg_reg[3] ;
  wire \s_axil_rdata_reg_int_reg_reg[4] ;
  wire \s_axil_rdata_reg_int_reg_reg[5] ;
  wire \s_axil_rdata_reg_int_reg_reg[6] ;
  wire \s_axil_rdata_reg_int_reg_reg[7] ;
  wire \s_axil_rdata_reg_int_reg_reg[8] ;
  wire \s_axil_rdata_reg_int_reg_reg[9] ;
  wire \temp_m_axis_tdata_reg_reg[0] ;
  wire \temp_m_axis_tdata_reg_reg[10] ;
  wire \temp_m_axis_tdata_reg_reg[11] ;
  wire \temp_m_axis_tdata_reg_reg[12] ;
  wire \temp_m_axis_tdata_reg_reg[13] ;
  wire \temp_m_axis_tdata_reg_reg[14] ;
  wire \temp_m_axis_tdata_reg_reg[15] ;
  wire \temp_m_axis_tdata_reg_reg[15]_0 ;
  wire \temp_m_axis_tdata_reg_reg[1] ;
  wire \temp_m_axis_tdata_reg_reg[2] ;
  wire \temp_m_axis_tdata_reg_reg[3] ;
  wire \temp_m_axis_tdata_reg_reg[4] ;
  wire \temp_m_axis_tdata_reg_reg[5] ;
  wire \temp_m_axis_tdata_reg_reg[6] ;
  wire \temp_m_axis_tdata_reg_reg[7] ;
  wire \temp_m_axis_tdata_reg_reg[8] ;
  wire \temp_m_axis_tdata_reg_reg[9] ;
  wire [0:0]temp_m_axis_tvalid_reg_reg;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/wrapper/axil_ram_grid_inst/bram_inst/bram_inst/bram_read_en_genblock[0].bram_inst/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "1016" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(core_clk),
        .CLKBWRCLK(s_axil_grid_aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI(s_axil_grid_wdata),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(ram_reg_0),
        .DOBDO(ram_reg_1),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,p_0_in[8],p_0_in[0]}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_3
       (.I0(ram_reg_2),
        .I1(s_axil_grid_wstrb[1]),
        .O(p_0_in[8]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_4
       (.I0(ram_reg_2),
        .I1(s_axil_grid_wstrb[0]),
        .O(p_0_in[0]));
  FDRE #(
    .INIT(1'b0)) 
    rdack_a_reg
       (.C(s_axil_grid_aclk),
        .CE(1'b1),
        .D(rdack_a_reg_0),
        .Q(mem_rd_en_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    rdack_b_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(rdack_b_reg_0),
        .Q(dack_o),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[0]_i_1__0 
       (.I0(ram_reg_1[0]),
        .I1(\s_axil_rdata_reg_int_reg_reg[15] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[0] ),
        .O(int_douta[0]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[10]_i_1__0 
       (.I0(ram_reg_1[10]),
        .I1(\s_axil_rdata_reg_int_reg_reg[15] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[10] ),
        .O(int_douta[10]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[11]_i_1__0 
       (.I0(ram_reg_1[11]),
        .I1(\s_axil_rdata_reg_int_reg_reg[15] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[11] ),
        .O(int_douta[11]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[12]_i_1__0 
       (.I0(ram_reg_1[12]),
        .I1(\s_axil_rdata_reg_int_reg_reg[15] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[12] ),
        .O(int_douta[12]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[13]_i_1__0 
       (.I0(ram_reg_1[13]),
        .I1(\s_axil_rdata_reg_int_reg_reg[15] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[13] ),
        .O(int_douta[13]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[14]_i_1__0 
       (.I0(ram_reg_1[14]),
        .I1(\s_axil_rdata_reg_int_reg_reg[15] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[14] ),
        .O(int_douta[14]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[15]_i_1__0 
       (.I0(ram_reg_1[15]),
        .I1(\s_axil_rdata_reg_int_reg_reg[15] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[15]_0 ),
        .O(int_douta[15]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[1]_i_1__0 
       (.I0(ram_reg_1[1]),
        .I1(\s_axil_rdata_reg_int_reg_reg[15] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[1] ),
        .O(int_douta[1]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[2]_i_1__0 
       (.I0(ram_reg_1[2]),
        .I1(\s_axil_rdata_reg_int_reg_reg[15] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[2] ),
        .O(int_douta[2]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[3]_i_1__0 
       (.I0(ram_reg_1[3]),
        .I1(\s_axil_rdata_reg_int_reg_reg[15] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[3] ),
        .O(int_douta[3]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[4]_i_1__0 
       (.I0(ram_reg_1[4]),
        .I1(\s_axil_rdata_reg_int_reg_reg[15] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[4] ),
        .O(int_douta[4]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[5]_i_1__0 
       (.I0(ram_reg_1[5]),
        .I1(\s_axil_rdata_reg_int_reg_reg[15] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[5] ),
        .O(int_douta[5]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[6]_i_1__0 
       (.I0(ram_reg_1[6]),
        .I1(\s_axil_rdata_reg_int_reg_reg[15] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[6] ),
        .O(int_douta[6]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[7]_i_1__0 
       (.I0(ram_reg_1[7]),
        .I1(\s_axil_rdata_reg_int_reg_reg[15] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[7] ),
        .O(int_douta[7]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[8]_i_1__0 
       (.I0(ram_reg_1[8]),
        .I1(\s_axil_rdata_reg_int_reg_reg[15] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[8] ),
        .O(int_douta[8]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[9]_i_1__0 
       (.I0(ram_reg_1[9]),
        .I1(\s_axil_rdata_reg_int_reg_reg[15] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[9] ),
        .O(int_douta[9]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[0]_i_3 
       (.I0(ram_reg_0[0]),
        .I1(\temp_m_axis_tdata_reg_reg[15] ),
        .I2(\temp_m_axis_tdata_reg_reg[0] ),
        .O(int_doutb[0]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[10]_i_3 
       (.I0(ram_reg_0[10]),
        .I1(\temp_m_axis_tdata_reg_reg[15] ),
        .I2(\temp_m_axis_tdata_reg_reg[10] ),
        .O(int_doutb[10]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[11]_i_3 
       (.I0(ram_reg_0[11]),
        .I1(\temp_m_axis_tdata_reg_reg[15] ),
        .I2(\temp_m_axis_tdata_reg_reg[11] ),
        .O(int_doutb[11]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[12]_i_3 
       (.I0(ram_reg_0[12]),
        .I1(\temp_m_axis_tdata_reg_reg[15] ),
        .I2(\temp_m_axis_tdata_reg_reg[12] ),
        .O(int_doutb[12]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[13]_i_3 
       (.I0(ram_reg_0[13]),
        .I1(\temp_m_axis_tdata_reg_reg[15] ),
        .I2(\temp_m_axis_tdata_reg_reg[13] ),
        .O(int_doutb[13]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[14]_i_3 
       (.I0(ram_reg_0[14]),
        .I1(\temp_m_axis_tdata_reg_reg[15] ),
        .I2(\temp_m_axis_tdata_reg_reg[14] ),
        .O(int_doutb[14]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[15]_i_5 
       (.I0(ram_reg_0[15]),
        .I1(\temp_m_axis_tdata_reg_reg[15] ),
        .I2(\temp_m_axis_tdata_reg_reg[15]_0 ),
        .O(int_doutb[15]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[1]_i_3 
       (.I0(ram_reg_0[1]),
        .I1(\temp_m_axis_tdata_reg_reg[15] ),
        .I2(\temp_m_axis_tdata_reg_reg[1] ),
        .O(int_doutb[1]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[2]_i_3 
       (.I0(ram_reg_0[2]),
        .I1(\temp_m_axis_tdata_reg_reg[15] ),
        .I2(\temp_m_axis_tdata_reg_reg[2] ),
        .O(int_doutb[2]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[3]_i_3 
       (.I0(ram_reg_0[3]),
        .I1(\temp_m_axis_tdata_reg_reg[15] ),
        .I2(\temp_m_axis_tdata_reg_reg[3] ),
        .O(int_doutb[3]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[4]_i_3 
       (.I0(ram_reg_0[4]),
        .I1(\temp_m_axis_tdata_reg_reg[15] ),
        .I2(\temp_m_axis_tdata_reg_reg[4] ),
        .O(int_doutb[4]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[5]_i_3 
       (.I0(ram_reg_0[5]),
        .I1(\temp_m_axis_tdata_reg_reg[15] ),
        .I2(\temp_m_axis_tdata_reg_reg[5] ),
        .O(int_doutb[5]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[6]_i_3 
       (.I0(ram_reg_0[6]),
        .I1(\temp_m_axis_tdata_reg_reg[15] ),
        .I2(\temp_m_axis_tdata_reg_reg[6] ),
        .O(int_doutb[6]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[7]_i_3 
       (.I0(ram_reg_0[7]),
        .I1(\temp_m_axis_tdata_reg_reg[15] ),
        .I2(\temp_m_axis_tdata_reg_reg[7] ),
        .O(int_doutb[7]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[8]_i_3 
       (.I0(ram_reg_0[8]),
        .I1(\temp_m_axis_tdata_reg_reg[15] ),
        .I2(\temp_m_axis_tdata_reg_reg[8] ),
        .O(int_doutb[8]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[9]_i_3 
       (.I0(ram_reg_0[9]),
        .I1(\temp_m_axis_tdata_reg_reg[15] ),
        .I2(\temp_m_axis_tdata_reg_reg[9] ),
        .O(int_doutb[9]));
  LUT2 #(
    .INIT(4'hE)) 
    temp_m_axis_tvalid_reg_i_2
       (.I0(dack_o),
        .I1(temp_m_axis_tvalid_reg_reg),
        .O(int_ram_grid_bram_rdack));
endmodule

(* ORIG_REF_NAME = "BramReadEn" *) 
module KanTop_KanAcceleratorWrapper_0_0_BramReadEn__parameterized0_73
   (ram_reg_0,
    ram_reg_1,
    ADDRBWRADDR,
    dack_o,
    int_douta,
    s_axil_grid_awvalid_0,
    s_axil_grid_rready_0,
    core_clk,
    s_axil_grid_aclk,
    Q,
    s_axil_grid_wdata,
    int_rdenb,
    \s_axil_rdata_reg_int_reg_reg[31] ,
    \s_axil_rdata_reg_int_reg_reg[16] ,
    \s_axil_rdata_reg_int_reg_reg[17] ,
    \s_axil_rdata_reg_int_reg_reg[18] ,
    \s_axil_rdata_reg_int_reg_reg[19] ,
    \s_axil_rdata_reg_int_reg_reg[20] ,
    \s_axil_rdata_reg_int_reg_reg[21] ,
    \s_axil_rdata_reg_int_reg_reg[22] ,
    \s_axil_rdata_reg_int_reg_reg[23] ,
    \s_axil_rdata_reg_int_reg_reg[24] ,
    \s_axil_rdata_reg_int_reg_reg[25] ,
    \s_axil_rdata_reg_int_reg_reg[26] ,
    \s_axil_rdata_reg_int_reg_reg[27] ,
    \s_axil_rdata_reg_int_reg_reg[28] ,
    \s_axil_rdata_reg_int_reg_reg[29] ,
    \s_axil_rdata_reg_int_reg_reg[30] ,
    \s_axil_rdata_reg_int_reg_reg[31]_0 ,
    s_axil_grid_wstrb,
    s_axil_grid_araddr,
    s_axil_grid_awaddr,
    s_axil_grid_rready,
    rdack_a_reg,
    s_axil_grid_arvalid,
    rdack_a_reg_0,
    s_axil_grid_awvalid,
    s_axil_grid_wvalid,
    s_axil_grid_wready,
    last_read_a_reg,
    s_axil_grid_bready,
    s_axil_grid_bvalid);
  output [15:0]ram_reg_0;
  output [15:0]ram_reg_1;
  output [1:0]ADDRBWRADDR;
  output [0:0]dack_o;
  output [15:0]int_douta;
  output s_axil_grid_awvalid_0;
  output s_axil_grid_rready_0;
  input core_clk;
  input s_axil_grid_aclk;
  input [2:0]Q;
  input [15:0]s_axil_grid_wdata;
  input [0:0]int_rdenb;
  input \s_axil_rdata_reg_int_reg_reg[31] ;
  input \s_axil_rdata_reg_int_reg_reg[16] ;
  input \s_axil_rdata_reg_int_reg_reg[17] ;
  input \s_axil_rdata_reg_int_reg_reg[18] ;
  input \s_axil_rdata_reg_int_reg_reg[19] ;
  input \s_axil_rdata_reg_int_reg_reg[20] ;
  input \s_axil_rdata_reg_int_reg_reg[21] ;
  input \s_axil_rdata_reg_int_reg_reg[22] ;
  input \s_axil_rdata_reg_int_reg_reg[23] ;
  input \s_axil_rdata_reg_int_reg_reg[24] ;
  input \s_axil_rdata_reg_int_reg_reg[25] ;
  input \s_axil_rdata_reg_int_reg_reg[26] ;
  input \s_axil_rdata_reg_int_reg_reg[27] ;
  input \s_axil_rdata_reg_int_reg_reg[28] ;
  input \s_axil_rdata_reg_int_reg_reg[29] ;
  input \s_axil_rdata_reg_int_reg_reg[30] ;
  input \s_axil_rdata_reg_int_reg_reg[31]_0 ;
  input [1:0]s_axil_grid_wstrb;
  input [1:0]s_axil_grid_araddr;
  input [1:0]s_axil_grid_awaddr;
  input s_axil_grid_rready;
  input rdack_a_reg;
  input s_axil_grid_arvalid;
  input rdack_a_reg_0;
  input s_axil_grid_awvalid;
  input s_axil_grid_wvalid;
  input s_axil_grid_wready;
  input last_read_a_reg;
  input s_axil_grid_bready;
  input s_axil_grid_bvalid;

  wire [1:0]ADDRBWRADDR;
  wire [2:0]Q;
  wire core_clk;
  wire [0:0]dack_o;
  wire [15:0]int_douta;
  wire [0:0]int_rdenb;
  wire last_read_a_reg;
  wire [8:0]p_0_in;
  wire [15:0]ram_reg_0;
  wire [15:0]ram_reg_1;
  wire rdack_a_reg;
  wire rdack_a_reg_0;
  wire read_eligible_a;
  wire s_axil_awready_reg_i_2__0_n_0;
  wire s_axil_grid_aclk;
  wire [1:0]s_axil_grid_araddr;
  wire s_axil_grid_arvalid;
  wire [1:0]s_axil_grid_awaddr;
  wire s_axil_grid_awvalid;
  wire s_axil_grid_awvalid_0;
  wire s_axil_grid_bready;
  wire s_axil_grid_bvalid;
  wire s_axil_grid_rready;
  wire s_axil_grid_rready_0;
  wire [15:0]s_axil_grid_wdata;
  wire s_axil_grid_wready;
  wire [1:0]s_axil_grid_wstrb;
  wire s_axil_grid_wvalid;
  wire \s_axil_rdata_reg_int_reg_reg[16] ;
  wire \s_axil_rdata_reg_int_reg_reg[17] ;
  wire \s_axil_rdata_reg_int_reg_reg[18] ;
  wire \s_axil_rdata_reg_int_reg_reg[19] ;
  wire \s_axil_rdata_reg_int_reg_reg[20] ;
  wire \s_axil_rdata_reg_int_reg_reg[21] ;
  wire \s_axil_rdata_reg_int_reg_reg[22] ;
  wire \s_axil_rdata_reg_int_reg_reg[23] ;
  wire \s_axil_rdata_reg_int_reg_reg[24] ;
  wire \s_axil_rdata_reg_int_reg_reg[25] ;
  wire \s_axil_rdata_reg_int_reg_reg[26] ;
  wire \s_axil_rdata_reg_int_reg_reg[27] ;
  wire \s_axil_rdata_reg_int_reg_reg[28] ;
  wire \s_axil_rdata_reg_int_reg_reg[29] ;
  wire \s_axil_rdata_reg_int_reg_reg[30] ;
  wire \s_axil_rdata_reg_int_reg_reg[31] ;
  wire \s_axil_rdata_reg_int_reg_reg[31]_0 ;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/wrapper/axil_ram_grid_inst/bram_inst/bram_inst/bram_read_en_genblock[1].bram_inst/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "1016" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(core_clk),
        .CLKBWRCLK(s_axil_grid_aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI(s_axil_grid_wdata),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(ram_reg_0),
        .DOBDO(ram_reg_1),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,p_0_in[8],p_0_in[0]}));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_1
       (.I0(s_axil_grid_araddr[1]),
        .I1(s_axil_grid_rready_0),
        .I2(s_axil_grid_awaddr[1]),
        .O(ADDRBWRADDR[1]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_1__1
       (.I0(s_axil_grid_awvalid_0),
        .I1(s_axil_grid_wstrb[1]),
        .O(p_0_in[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_2
       (.I0(s_axil_grid_araddr[0]),
        .I1(s_axil_grid_rready_0),
        .I2(s_axil_grid_awaddr[0]),
        .O(ADDRBWRADDR[0]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_2__0
       (.I0(s_axil_grid_awvalid_0),
        .I1(s_axil_grid_wstrb[0]),
        .O(p_0_in[0]));
  FDRE #(
    .INIT(1'b0)) 
    rdack_b_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(int_rdenb),
        .Q(dack_o),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h000000B0)) 
    s_axil_arready_reg_i_1__0
       (.I0(s_axil_grid_rready),
        .I1(rdack_a_reg),
        .I2(s_axil_grid_arvalid),
        .I3(rdack_a_reg_0),
        .I4(s_axil_grid_awvalid_0),
        .O(s_axil_grid_rready_0));
  LUT6 #(
    .INIT(64'h0080008000000080)) 
    s_axil_awready_reg_i_1__0
       (.I0(s_axil_awready_reg_i_2__0_n_0),
        .I1(s_axil_grid_awvalid),
        .I2(s_axil_grid_wvalid),
        .I3(s_axil_grid_wready),
        .I4(read_eligible_a),
        .I5(last_read_a_reg),
        .O(s_axil_grid_awvalid_0));
  LUT2 #(
    .INIT(4'hB)) 
    s_axil_awready_reg_i_2__0
       (.I0(s_axil_grid_bready),
        .I1(s_axil_grid_bvalid),
        .O(s_axil_awready_reg_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h4404)) 
    s_axil_awready_reg_i_3__0
       (.I0(rdack_a_reg_0),
        .I1(s_axil_grid_arvalid),
        .I2(rdack_a_reg),
        .I3(s_axil_grid_rready),
        .O(read_eligible_a));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[16]_i_1__0 
       (.I0(ram_reg_1[0]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[16] ),
        .O(int_douta[0]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[17]_i_1__0 
       (.I0(ram_reg_1[1]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[17] ),
        .O(int_douta[1]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[18]_i_1__0 
       (.I0(ram_reg_1[2]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[18] ),
        .O(int_douta[2]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[19]_i_1__0 
       (.I0(ram_reg_1[3]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[19] ),
        .O(int_douta[3]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[20]_i_1__0 
       (.I0(ram_reg_1[4]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[20] ),
        .O(int_douta[4]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[21]_i_1__0 
       (.I0(ram_reg_1[5]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[21] ),
        .O(int_douta[5]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[22]_i_1__0 
       (.I0(ram_reg_1[6]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[22] ),
        .O(int_douta[6]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[23]_i_1__0 
       (.I0(ram_reg_1[7]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[23] ),
        .O(int_douta[7]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[24]_i_1__0 
       (.I0(ram_reg_1[8]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[24] ),
        .O(int_douta[8]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[25]_i_1__0 
       (.I0(ram_reg_1[9]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[25] ),
        .O(int_douta[9]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[26]_i_1__0 
       (.I0(ram_reg_1[10]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[26] ),
        .O(int_douta[10]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[27]_i_1__0 
       (.I0(ram_reg_1[11]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[27] ),
        .O(int_douta[11]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[28]_i_1__0 
       (.I0(ram_reg_1[12]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[28] ),
        .O(int_douta[12]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[29]_i_1__0 
       (.I0(ram_reg_1[13]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[29] ),
        .O(int_douta[13]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[30]_i_1__0 
       (.I0(ram_reg_1[14]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[30] ),
        .O(int_douta[14]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[31]_i_1__0 
       (.I0(ram_reg_1[15]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .O(int_douta[15]));
endmodule

(* ORIG_REF_NAME = "BramReadEn" *) 
module KanTop_KanAcceleratorWrapper_0_0_BramReadEn__parameterized1
   (ram_reg_0,
    ram_reg_1,
    dack_o,
    mem_rd_en_reg,
    int_douta,
    int_doutb,
    int_ram_scle_bram_rdack,
    s_axil_scle_aclk,
    core_clk,
    ADDRARDADDR,
    s_axil_scle_wdata,
    rdack_b_reg_0,
    rdack_a_reg_0,
    \s_axil_rdata_reg_int_reg_reg[15] ,
    \s_axil_rdata_reg_int_reg_reg[0] ,
    \s_axil_rdata_reg_int_reg_reg[1] ,
    \s_axil_rdata_reg_int_reg_reg[2] ,
    \s_axil_rdata_reg_int_reg_reg[3] ,
    \s_axil_rdata_reg_int_reg_reg[4] ,
    \s_axil_rdata_reg_int_reg_reg[5] ,
    \s_axil_rdata_reg_int_reg_reg[6] ,
    \s_axil_rdata_reg_int_reg_reg[7] ,
    \s_axil_rdata_reg_int_reg_reg[8] ,
    \s_axil_rdata_reg_int_reg_reg[9] ,
    \s_axil_rdata_reg_int_reg_reg[10] ,
    \s_axil_rdata_reg_int_reg_reg[11] ,
    \s_axil_rdata_reg_int_reg_reg[12] ,
    \s_axil_rdata_reg_int_reg_reg[13] ,
    \s_axil_rdata_reg_int_reg_reg[14] ,
    \s_axil_rdata_reg_int_reg_reg[15]_0 ,
    \temp_m_axis_tdata_reg_reg[15] ,
    \temp_m_axis_tdata_reg_reg[0] ,
    \temp_m_axis_tdata_reg_reg[1] ,
    \temp_m_axis_tdata_reg_reg[2] ,
    \temp_m_axis_tdata_reg_reg[3] ,
    \temp_m_axis_tdata_reg_reg[4] ,
    \temp_m_axis_tdata_reg_reg[5] ,
    \temp_m_axis_tdata_reg_reg[6] ,
    \temp_m_axis_tdata_reg_reg[7] ,
    \temp_m_axis_tdata_reg_reg[8] ,
    \temp_m_axis_tdata_reg_reg[9] ,
    \temp_m_axis_tdata_reg_reg[10] ,
    \temp_m_axis_tdata_reg_reg[11] ,
    \temp_m_axis_tdata_reg_reg[12] ,
    \temp_m_axis_tdata_reg_reg[13] ,
    \temp_m_axis_tdata_reg_reg[14] ,
    \temp_m_axis_tdata_reg_reg[15]_0 ,
    temp_m_axis_tvalid_reg_reg,
    ram_reg_2,
    s_axil_scle_wstrb);
  output [15:0]ram_reg_0;
  output [15:0]ram_reg_1;
  output [0:0]dack_o;
  output mem_rd_en_reg;
  output [15:0]int_douta;
  output [15:0]int_doutb;
  output int_ram_scle_bram_rdack;
  input s_axil_scle_aclk;
  input core_clk;
  input [0:0]ADDRARDADDR;
  input [15:0]s_axil_scle_wdata;
  input rdack_b_reg_0;
  input rdack_a_reg_0;
  input \s_axil_rdata_reg_int_reg_reg[15] ;
  input \s_axil_rdata_reg_int_reg_reg[0] ;
  input \s_axil_rdata_reg_int_reg_reg[1] ;
  input \s_axil_rdata_reg_int_reg_reg[2] ;
  input \s_axil_rdata_reg_int_reg_reg[3] ;
  input \s_axil_rdata_reg_int_reg_reg[4] ;
  input \s_axil_rdata_reg_int_reg_reg[5] ;
  input \s_axil_rdata_reg_int_reg_reg[6] ;
  input \s_axil_rdata_reg_int_reg_reg[7] ;
  input \s_axil_rdata_reg_int_reg_reg[8] ;
  input \s_axil_rdata_reg_int_reg_reg[9] ;
  input \s_axil_rdata_reg_int_reg_reg[10] ;
  input \s_axil_rdata_reg_int_reg_reg[11] ;
  input \s_axil_rdata_reg_int_reg_reg[12] ;
  input \s_axil_rdata_reg_int_reg_reg[13] ;
  input \s_axil_rdata_reg_int_reg_reg[14] ;
  input \s_axil_rdata_reg_int_reg_reg[15]_0 ;
  input \temp_m_axis_tdata_reg_reg[15] ;
  input \temp_m_axis_tdata_reg_reg[0] ;
  input \temp_m_axis_tdata_reg_reg[1] ;
  input \temp_m_axis_tdata_reg_reg[2] ;
  input \temp_m_axis_tdata_reg_reg[3] ;
  input \temp_m_axis_tdata_reg_reg[4] ;
  input \temp_m_axis_tdata_reg_reg[5] ;
  input \temp_m_axis_tdata_reg_reg[6] ;
  input \temp_m_axis_tdata_reg_reg[7] ;
  input \temp_m_axis_tdata_reg_reg[8] ;
  input \temp_m_axis_tdata_reg_reg[9] ;
  input \temp_m_axis_tdata_reg_reg[10] ;
  input \temp_m_axis_tdata_reg_reg[11] ;
  input \temp_m_axis_tdata_reg_reg[12] ;
  input \temp_m_axis_tdata_reg_reg[13] ;
  input \temp_m_axis_tdata_reg_reg[14] ;
  input \temp_m_axis_tdata_reg_reg[15]_0 ;
  input [0:0]temp_m_axis_tvalid_reg_reg;
  input ram_reg_2;
  input [1:0]s_axil_scle_wstrb;

  wire [0:0]ADDRARDADDR;
  wire core_clk;
  wire [0:0]dack_o;
  wire [15:0]int_douta;
  wire [15:0]int_doutb;
  wire int_ram_scle_bram_rdack;
  wire mem_rd_en_reg;
  wire [8:0]p_0_in;
  wire [15:0]ram_reg_0;
  wire [15:0]ram_reg_1;
  wire ram_reg_2;
  wire rdack_a_reg_0;
  wire rdack_b_reg_0;
  wire \s_axil_rdata_reg_int_reg_reg[0] ;
  wire \s_axil_rdata_reg_int_reg_reg[10] ;
  wire \s_axil_rdata_reg_int_reg_reg[11] ;
  wire \s_axil_rdata_reg_int_reg_reg[12] ;
  wire \s_axil_rdata_reg_int_reg_reg[13] ;
  wire \s_axil_rdata_reg_int_reg_reg[14] ;
  wire \s_axil_rdata_reg_int_reg_reg[15] ;
  wire \s_axil_rdata_reg_int_reg_reg[15]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[1] ;
  wire \s_axil_rdata_reg_int_reg_reg[2] ;
  wire \s_axil_rdata_reg_int_reg_reg[3] ;
  wire \s_axil_rdata_reg_int_reg_reg[4] ;
  wire \s_axil_rdata_reg_int_reg_reg[5] ;
  wire \s_axil_rdata_reg_int_reg_reg[6] ;
  wire \s_axil_rdata_reg_int_reg_reg[7] ;
  wire \s_axil_rdata_reg_int_reg_reg[8] ;
  wire \s_axil_rdata_reg_int_reg_reg[9] ;
  wire s_axil_scle_aclk;
  wire [15:0]s_axil_scle_wdata;
  wire [1:0]s_axil_scle_wstrb;
  wire \temp_m_axis_tdata_reg_reg[0] ;
  wire \temp_m_axis_tdata_reg_reg[10] ;
  wire \temp_m_axis_tdata_reg_reg[11] ;
  wire \temp_m_axis_tdata_reg_reg[12] ;
  wire \temp_m_axis_tdata_reg_reg[13] ;
  wire \temp_m_axis_tdata_reg_reg[14] ;
  wire \temp_m_axis_tdata_reg_reg[15] ;
  wire \temp_m_axis_tdata_reg_reg[15]_0 ;
  wire \temp_m_axis_tdata_reg_reg[1] ;
  wire \temp_m_axis_tdata_reg_reg[2] ;
  wire \temp_m_axis_tdata_reg_reg[3] ;
  wire \temp_m_axis_tdata_reg_reg[4] ;
  wire \temp_m_axis_tdata_reg_reg[5] ;
  wire \temp_m_axis_tdata_reg_reg[6] ;
  wire \temp_m_axis_tdata_reg_reg[7] ;
  wire \temp_m_axis_tdata_reg_reg[8] ;
  wire \temp_m_axis_tdata_reg_reg[9] ;
  wire [0:0]temp_m_axis_tvalid_reg_reg;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32" *) 
  (* RTL_RAM_NAME = "inst/wrapper/axil_ram_scle_inst/bram_inst/bram_inst/bram_read_en_genblock[0].bram_inst/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "1022" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(s_axil_scle_aclk),
        .CLKBWRCLK(core_clk),
        .DIADI(s_axil_scle_wdata),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(ram_reg_0),
        .DOBDO(ram_reg_1),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({p_0_in[8],p_0_in[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_2__1
       (.I0(ram_reg_2),
        .I1(s_axil_scle_wstrb[1]),
        .O(p_0_in[8]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_3__0
       (.I0(ram_reg_2),
        .I1(s_axil_scle_wstrb[0]),
        .O(p_0_in[0]));
  FDRE #(
    .INIT(1'b0)) 
    rdack_a_reg
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(rdack_a_reg_0),
        .Q(mem_rd_en_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    rdack_b_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(rdack_b_reg_0),
        .Q(dack_o),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[0]_i_1__1 
       (.I0(ram_reg_0[0]),
        .I1(\s_axil_rdata_reg_int_reg_reg[15] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[0] ),
        .O(int_douta[0]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[10]_i_1__1 
       (.I0(ram_reg_0[10]),
        .I1(\s_axil_rdata_reg_int_reg_reg[15] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[10] ),
        .O(int_douta[10]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[11]_i_1__1 
       (.I0(ram_reg_0[11]),
        .I1(\s_axil_rdata_reg_int_reg_reg[15] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[11] ),
        .O(int_douta[11]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[12]_i_1__1 
       (.I0(ram_reg_0[12]),
        .I1(\s_axil_rdata_reg_int_reg_reg[15] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[12] ),
        .O(int_douta[12]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[13]_i_1__1 
       (.I0(ram_reg_0[13]),
        .I1(\s_axil_rdata_reg_int_reg_reg[15] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[13] ),
        .O(int_douta[13]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[14]_i_1__1 
       (.I0(ram_reg_0[14]),
        .I1(\s_axil_rdata_reg_int_reg_reg[15] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[14] ),
        .O(int_douta[14]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[15]_i_1__1 
       (.I0(ram_reg_0[15]),
        .I1(\s_axil_rdata_reg_int_reg_reg[15] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[15]_0 ),
        .O(int_douta[15]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[1]_i_1__1 
       (.I0(ram_reg_0[1]),
        .I1(\s_axil_rdata_reg_int_reg_reg[15] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[1] ),
        .O(int_douta[1]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[2]_i_1__1 
       (.I0(ram_reg_0[2]),
        .I1(\s_axil_rdata_reg_int_reg_reg[15] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[2] ),
        .O(int_douta[2]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[3]_i_1__1 
       (.I0(ram_reg_0[3]),
        .I1(\s_axil_rdata_reg_int_reg_reg[15] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[3] ),
        .O(int_douta[3]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[4]_i_1__1 
       (.I0(ram_reg_0[4]),
        .I1(\s_axil_rdata_reg_int_reg_reg[15] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[4] ),
        .O(int_douta[4]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[5]_i_1__1 
       (.I0(ram_reg_0[5]),
        .I1(\s_axil_rdata_reg_int_reg_reg[15] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[5] ),
        .O(int_douta[5]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[6]_i_1__1 
       (.I0(ram_reg_0[6]),
        .I1(\s_axil_rdata_reg_int_reg_reg[15] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[6] ),
        .O(int_douta[6]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[7]_i_1__1 
       (.I0(ram_reg_0[7]),
        .I1(\s_axil_rdata_reg_int_reg_reg[15] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[7] ),
        .O(int_douta[7]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[8]_i_1__1 
       (.I0(ram_reg_0[8]),
        .I1(\s_axil_rdata_reg_int_reg_reg[15] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[8] ),
        .O(int_douta[8]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[9]_i_1__1 
       (.I0(ram_reg_0[9]),
        .I1(\s_axil_rdata_reg_int_reg_reg[15] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[9] ),
        .O(int_douta[9]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[0]_i_3__0 
       (.I0(ram_reg_1[0]),
        .I1(\temp_m_axis_tdata_reg_reg[15] ),
        .I2(\temp_m_axis_tdata_reg_reg[0] ),
        .O(int_doutb[0]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[10]_i_3__0 
       (.I0(ram_reg_1[10]),
        .I1(\temp_m_axis_tdata_reg_reg[15] ),
        .I2(\temp_m_axis_tdata_reg_reg[10] ),
        .O(int_doutb[10]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[11]_i_3__0 
       (.I0(ram_reg_1[11]),
        .I1(\temp_m_axis_tdata_reg_reg[15] ),
        .I2(\temp_m_axis_tdata_reg_reg[11] ),
        .O(int_doutb[11]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[12]_i_3__0 
       (.I0(ram_reg_1[12]),
        .I1(\temp_m_axis_tdata_reg_reg[15] ),
        .I2(\temp_m_axis_tdata_reg_reg[12] ),
        .O(int_doutb[12]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[13]_i_3__0 
       (.I0(ram_reg_1[13]),
        .I1(\temp_m_axis_tdata_reg_reg[15] ),
        .I2(\temp_m_axis_tdata_reg_reg[13] ),
        .O(int_doutb[13]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[14]_i_3__0 
       (.I0(ram_reg_1[14]),
        .I1(\temp_m_axis_tdata_reg_reg[15] ),
        .I2(\temp_m_axis_tdata_reg_reg[14] ),
        .O(int_doutb[14]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[15]_i_5__0 
       (.I0(ram_reg_1[15]),
        .I1(\temp_m_axis_tdata_reg_reg[15] ),
        .I2(\temp_m_axis_tdata_reg_reg[15]_0 ),
        .O(int_doutb[15]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[1]_i_3__0 
       (.I0(ram_reg_1[1]),
        .I1(\temp_m_axis_tdata_reg_reg[15] ),
        .I2(\temp_m_axis_tdata_reg_reg[1] ),
        .O(int_doutb[1]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[2]_i_3__0 
       (.I0(ram_reg_1[2]),
        .I1(\temp_m_axis_tdata_reg_reg[15] ),
        .I2(\temp_m_axis_tdata_reg_reg[2] ),
        .O(int_doutb[2]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[3]_i_3__0 
       (.I0(ram_reg_1[3]),
        .I1(\temp_m_axis_tdata_reg_reg[15] ),
        .I2(\temp_m_axis_tdata_reg_reg[3] ),
        .O(int_doutb[3]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[4]_i_3__0 
       (.I0(ram_reg_1[4]),
        .I1(\temp_m_axis_tdata_reg_reg[15] ),
        .I2(\temp_m_axis_tdata_reg_reg[4] ),
        .O(int_doutb[4]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[5]_i_3__0 
       (.I0(ram_reg_1[5]),
        .I1(\temp_m_axis_tdata_reg_reg[15] ),
        .I2(\temp_m_axis_tdata_reg_reg[5] ),
        .O(int_doutb[5]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[6]_i_3__0 
       (.I0(ram_reg_1[6]),
        .I1(\temp_m_axis_tdata_reg_reg[15] ),
        .I2(\temp_m_axis_tdata_reg_reg[6] ),
        .O(int_doutb[6]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[7]_i_3__0 
       (.I0(ram_reg_1[7]),
        .I1(\temp_m_axis_tdata_reg_reg[15] ),
        .I2(\temp_m_axis_tdata_reg_reg[7] ),
        .O(int_doutb[7]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[8]_i_3__0 
       (.I0(ram_reg_1[8]),
        .I1(\temp_m_axis_tdata_reg_reg[15] ),
        .I2(\temp_m_axis_tdata_reg_reg[8] ),
        .O(int_doutb[8]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[9]_i_3__0 
       (.I0(ram_reg_1[9]),
        .I1(\temp_m_axis_tdata_reg_reg[15] ),
        .I2(\temp_m_axis_tdata_reg_reg[9] ),
        .O(int_doutb[9]));
  LUT2 #(
    .INIT(4'hE)) 
    temp_m_axis_tvalid_reg_i_2__0
       (.I0(dack_o),
        .I1(temp_m_axis_tvalid_reg_reg),
        .O(int_ram_scle_bram_rdack));
endmodule

(* ORIG_REF_NAME = "BramReadEn" *) 
module KanTop_KanAcceleratorWrapper_0_0_BramReadEn__parameterized1_72
   (ram_reg_0,
    ram_reg_1,
    ADDRARDADDR,
    dack_o,
    int_douta,
    s_axil_scle_awvalid_0,
    s_axil_scle_rready_0,
    s_axil_scle_aclk,
    core_clk,
    s_axil_scle_wdata,
    int_rdenb_1,
    \s_axil_rdata_reg_int_reg_reg[31] ,
    \s_axil_rdata_reg_int_reg_reg[16] ,
    \s_axil_rdata_reg_int_reg_reg[17] ,
    \s_axil_rdata_reg_int_reg_reg[18] ,
    \s_axil_rdata_reg_int_reg_reg[19] ,
    \s_axil_rdata_reg_int_reg_reg[20] ,
    \s_axil_rdata_reg_int_reg_reg[21] ,
    \s_axil_rdata_reg_int_reg_reg[22] ,
    \s_axil_rdata_reg_int_reg_reg[23] ,
    \s_axil_rdata_reg_int_reg_reg[24] ,
    \s_axil_rdata_reg_int_reg_reg[25] ,
    \s_axil_rdata_reg_int_reg_reg[26] ,
    \s_axil_rdata_reg_int_reg_reg[27] ,
    \s_axil_rdata_reg_int_reg_reg[28] ,
    \s_axil_rdata_reg_int_reg_reg[29] ,
    \s_axil_rdata_reg_int_reg_reg[30] ,
    \s_axil_rdata_reg_int_reg_reg[31]_0 ,
    s_axil_scle_wstrb,
    s_axil_scle_araddr,
    s_axil_scle_awaddr,
    s_axil_scle_rready,
    rdack_a_reg,
    s_axil_scle_arvalid,
    rdack_a_reg_0,
    s_axil_scle_awvalid,
    s_axil_scle_wvalid,
    s_axil_scle_wready,
    last_read_a_reg,
    s_axil_scle_bready,
    s_axil_scle_bvalid);
  output [15:0]ram_reg_0;
  output [15:0]ram_reg_1;
  output [0:0]ADDRARDADDR;
  output [0:0]dack_o;
  output [15:0]int_douta;
  output s_axil_scle_awvalid_0;
  output s_axil_scle_rready_0;
  input s_axil_scle_aclk;
  input core_clk;
  input [15:0]s_axil_scle_wdata;
  input [0:0]int_rdenb_1;
  input \s_axil_rdata_reg_int_reg_reg[31] ;
  input \s_axil_rdata_reg_int_reg_reg[16] ;
  input \s_axil_rdata_reg_int_reg_reg[17] ;
  input \s_axil_rdata_reg_int_reg_reg[18] ;
  input \s_axil_rdata_reg_int_reg_reg[19] ;
  input \s_axil_rdata_reg_int_reg_reg[20] ;
  input \s_axil_rdata_reg_int_reg_reg[21] ;
  input \s_axil_rdata_reg_int_reg_reg[22] ;
  input \s_axil_rdata_reg_int_reg_reg[23] ;
  input \s_axil_rdata_reg_int_reg_reg[24] ;
  input \s_axil_rdata_reg_int_reg_reg[25] ;
  input \s_axil_rdata_reg_int_reg_reg[26] ;
  input \s_axil_rdata_reg_int_reg_reg[27] ;
  input \s_axil_rdata_reg_int_reg_reg[28] ;
  input \s_axil_rdata_reg_int_reg_reg[29] ;
  input \s_axil_rdata_reg_int_reg_reg[30] ;
  input \s_axil_rdata_reg_int_reg_reg[31]_0 ;
  input [1:0]s_axil_scle_wstrb;
  input [0:0]s_axil_scle_araddr;
  input [0:0]s_axil_scle_awaddr;
  input s_axil_scle_rready;
  input rdack_a_reg;
  input s_axil_scle_arvalid;
  input rdack_a_reg_0;
  input s_axil_scle_awvalid;
  input s_axil_scle_wvalid;
  input s_axil_scle_wready;
  input last_read_a_reg;
  input s_axil_scle_bready;
  input s_axil_scle_bvalid;

  wire [0:0]ADDRARDADDR;
  wire core_clk;
  wire [0:0]dack_o;
  wire [15:0]int_douta;
  wire [0:0]int_rdenb_1;
  wire last_read_a_reg;
  wire [8:0]p_0_in;
  wire [15:0]ram_reg_0;
  wire [15:0]ram_reg_1;
  wire rdack_a_reg;
  wire rdack_a_reg_0;
  wire read_eligible_a;
  wire s_axil_awready_reg_i_2__1_n_0;
  wire \s_axil_rdata_reg_int_reg_reg[16] ;
  wire \s_axil_rdata_reg_int_reg_reg[17] ;
  wire \s_axil_rdata_reg_int_reg_reg[18] ;
  wire \s_axil_rdata_reg_int_reg_reg[19] ;
  wire \s_axil_rdata_reg_int_reg_reg[20] ;
  wire \s_axil_rdata_reg_int_reg_reg[21] ;
  wire \s_axil_rdata_reg_int_reg_reg[22] ;
  wire \s_axil_rdata_reg_int_reg_reg[23] ;
  wire \s_axil_rdata_reg_int_reg_reg[24] ;
  wire \s_axil_rdata_reg_int_reg_reg[25] ;
  wire \s_axil_rdata_reg_int_reg_reg[26] ;
  wire \s_axil_rdata_reg_int_reg_reg[27] ;
  wire \s_axil_rdata_reg_int_reg_reg[28] ;
  wire \s_axil_rdata_reg_int_reg_reg[29] ;
  wire \s_axil_rdata_reg_int_reg_reg[30] ;
  wire \s_axil_rdata_reg_int_reg_reg[31] ;
  wire \s_axil_rdata_reg_int_reg_reg[31]_0 ;
  wire s_axil_scle_aclk;
  wire [0:0]s_axil_scle_araddr;
  wire s_axil_scle_arvalid;
  wire [0:0]s_axil_scle_awaddr;
  wire s_axil_scle_awvalid;
  wire s_axil_scle_awvalid_0;
  wire s_axil_scle_bready;
  wire s_axil_scle_bvalid;
  wire s_axil_scle_rready;
  wire s_axil_scle_rready_0;
  wire [15:0]s_axil_scle_wdata;
  wire s_axil_scle_wready;
  wire [1:0]s_axil_scle_wstrb;
  wire s_axil_scle_wvalid;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32" *) 
  (* RTL_RAM_NAME = "inst/wrapper/axil_ram_scle_inst/bram_inst/bram_inst/bram_read_en_genblock[1].bram_inst/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "1022" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(s_axil_scle_aclk),
        .CLKBWRCLK(core_clk),
        .DIADI(s_axil_scle_wdata),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(ram_reg_0),
        .DOBDO(ram_reg_1),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({p_0_in[8],p_0_in[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_1__0
       (.I0(s_axil_scle_araddr),
        .I1(s_axil_scle_rready_0),
        .I2(s_axil_scle_awaddr),
        .O(ADDRARDADDR));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_1__2
       (.I0(s_axil_scle_awvalid_0),
        .I1(s_axil_scle_wstrb[1]),
        .O(p_0_in[8]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_2__2
       (.I0(s_axil_scle_awvalid_0),
        .I1(s_axil_scle_wstrb[0]),
        .O(p_0_in[0]));
  FDRE #(
    .INIT(1'b0)) 
    rdack_b_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(int_rdenb_1),
        .Q(dack_o),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h000000B0)) 
    s_axil_arready_reg_i_1__1
       (.I0(s_axil_scle_rready),
        .I1(rdack_a_reg),
        .I2(s_axil_scle_arvalid),
        .I3(rdack_a_reg_0),
        .I4(s_axil_scle_awvalid_0),
        .O(s_axil_scle_rready_0));
  LUT6 #(
    .INIT(64'h0080008000000080)) 
    s_axil_awready_reg_i_1__1
       (.I0(s_axil_awready_reg_i_2__1_n_0),
        .I1(s_axil_scle_awvalid),
        .I2(s_axil_scle_wvalid),
        .I3(s_axil_scle_wready),
        .I4(read_eligible_a),
        .I5(last_read_a_reg),
        .O(s_axil_scle_awvalid_0));
  LUT2 #(
    .INIT(4'hB)) 
    s_axil_awready_reg_i_2__1
       (.I0(s_axil_scle_bready),
        .I1(s_axil_scle_bvalid),
        .O(s_axil_awready_reg_i_2__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h4404)) 
    s_axil_awready_reg_i_3__1
       (.I0(rdack_a_reg_0),
        .I1(s_axil_scle_arvalid),
        .I2(rdack_a_reg),
        .I3(s_axil_scle_rready),
        .O(read_eligible_a));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[16]_i_1__1 
       (.I0(ram_reg_0[0]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[16] ),
        .O(int_douta[0]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[17]_i_1__1 
       (.I0(ram_reg_0[1]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[17] ),
        .O(int_douta[1]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[18]_i_1__1 
       (.I0(ram_reg_0[2]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[18] ),
        .O(int_douta[2]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[19]_i_1__1 
       (.I0(ram_reg_0[3]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[19] ),
        .O(int_douta[3]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[20]_i_1__1 
       (.I0(ram_reg_0[4]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[20] ),
        .O(int_douta[4]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[21]_i_1__1 
       (.I0(ram_reg_0[5]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[21] ),
        .O(int_douta[5]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[22]_i_1__1 
       (.I0(ram_reg_0[6]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[22] ),
        .O(int_douta[6]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[23]_i_1__1 
       (.I0(ram_reg_0[7]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[23] ),
        .O(int_douta[7]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[24]_i_1__1 
       (.I0(ram_reg_0[8]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[24] ),
        .O(int_douta[8]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[25]_i_1__1 
       (.I0(ram_reg_0[9]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[25] ),
        .O(int_douta[9]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[26]_i_1__1 
       (.I0(ram_reg_0[10]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[26] ),
        .O(int_douta[10]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[27]_i_1__1 
       (.I0(ram_reg_0[11]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[27] ),
        .O(int_douta[11]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[28]_i_1__1 
       (.I0(ram_reg_0[12]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[28] ),
        .O(int_douta[12]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[29]_i_1__1 
       (.I0(ram_reg_0[13]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[29] ),
        .O(int_douta[13]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[30]_i_1__1 
       (.I0(ram_reg_0[14]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[30] ),
        .O(int_douta[14]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_rdata_reg_int_reg[31]_i_1__1 
       (.I0(ram_reg_0[15]),
        .I1(\s_axil_rdata_reg_int_reg_reg[31] ),
        .I2(\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .O(int_douta[15]));
endmodule

(* ORIG_REF_NAME = "Buffer" *) 
module KanTop_KanAcceleratorWrapper_0_0_Buffer
   (int_buf_rslt_m_axis_tvalid,
    E,
    s_axis_tready_reg_reg,
    s_axis_tready_reg_reg_0,
    s_axis_tready_reg_reg_1,
    int_buf_rslt_m_axis_tlast,
    current_s_tlast,
    \m_axis_tdata_reg_reg[13] ,
    Q,
    core_clk,
    s_axis_tready_early,
    s_axis_tready_reg_reg_2,
    s_axis_tready_reg_reg_3,
    s_axis_tready_reg_reg_4,
    m_axis_tlast_reg_reg,
    m_axis_tlast_reg_reg_0,
    m_axis_tlast_reg_reg_1,
    m_axis_tlast_reg_reg_2,
    extra_sig_out,
    m_axis_tvalid_reg_reg,
    m_axis_tvalid_reg_reg_0,
    m_axis_tvalid_reg_reg_1,
    m_axis_tvalid_reg_reg_2,
    m_axis_tvalid_reg_reg_3,
    temp_m_axis_tlast_reg_reg,
    int_buf_rslt_s_axis_tdata);
  output [3:0]int_buf_rslt_m_axis_tvalid;
  output [0:0]E;
  output [0:0]s_axis_tready_reg_reg;
  output [0:0]s_axis_tready_reg_reg_0;
  output [0:0]s_axis_tready_reg_reg_1;
  output [3:0]int_buf_rslt_m_axis_tlast;
  output current_s_tlast;
  output [11:0]\m_axis_tdata_reg_reg[13] ;
  input [0:0]Q;
  input core_clk;
  input s_axis_tready_early;
  input s_axis_tready_reg_reg_2;
  input s_axis_tready_reg_reg_3;
  input s_axis_tready_reg_reg_4;
  input m_axis_tlast_reg_reg;
  input m_axis_tlast_reg_reg_0;
  input m_axis_tlast_reg_reg_1;
  input m_axis_tlast_reg_reg_2;
  input [0:0]extra_sig_out;
  input [3:0]m_axis_tvalid_reg_reg;
  input [3:0]m_axis_tvalid_reg_reg_0;
  input [0:0]m_axis_tvalid_reg_reg_1;
  input [0:0]m_axis_tvalid_reg_reg_2;
  input [0:0]m_axis_tvalid_reg_reg_3;
  input [1:0]temp_m_axis_tlast_reg_reg;
  input [47:0]int_buf_rslt_s_axis_tdata;

  wire [0:0]E;
  wire [0:0]Q;
  wire core_clk;
  wire current_s_tlast;
  wire [0:0]extra_sig_out;
  wire [61:0]int_buf_rslt_m_axis_tdata;
  wire [3:0]int_buf_rslt_m_axis_tlast;
  wire [3:0]int_buf_rslt_m_axis_tvalid;
  wire [47:0]int_buf_rslt_s_axis_tdata;
  wire [11:0]\m_axis_tdata_reg_reg[13] ;
  wire m_axis_tlast_reg_reg;
  wire m_axis_tlast_reg_reg_0;
  wire m_axis_tlast_reg_reg_1;
  wire m_axis_tlast_reg_reg_2;
  wire [3:0]m_axis_tvalid_reg_reg;
  wire [3:0]m_axis_tvalid_reg_reg_0;
  wire [0:0]m_axis_tvalid_reg_reg_1;
  wire [0:0]m_axis_tvalid_reg_reg_2;
  wire [0:0]m_axis_tvalid_reg_reg_3;
  wire s_axis_tready_early;
  wire [0:0]s_axis_tready_reg_reg;
  wire [0:0]s_axis_tready_reg_reg_0;
  wire [0:0]s_axis_tready_reg_reg_1;
  wire s_axis_tready_reg_reg_2;
  wire s_axis_tready_reg_reg_3;
  wire s_axis_tready_reg_reg_4;
  wire [1:0]temp_m_axis_tlast_reg_reg;

  KanTop_KanAcceleratorWrapper_0_0_axis_register__parameterized1 \genblk1[0].reg_i_inst 
       (.E(E),
        .Q(Q),
        .core_clk(core_clk),
        .extra_sig_out(extra_sig_out),
        .int_buf_rslt_m_axis_tlast(int_buf_rslt_m_axis_tlast[0]),
        .int_buf_rslt_m_axis_tvalid(int_buf_rslt_m_axis_tvalid[0]),
        .int_buf_rslt_s_axis_tdata(int_buf_rslt_s_axis_tdata[11:0]),
        .\m_axis_tdata_reg_reg[13]_0 ({\m_axis_tdata_reg_reg[13] [11:10],\m_axis_tdata_reg_reg[13] [7:2]}),
        .\m_axis_tdata_reg_reg[9]_0 ({int_buf_rslt_m_axis_tdata[9:8],int_buf_rslt_m_axis_tdata[1:0]}),
        .m_axis_tlast_reg_reg_0(m_axis_tlast_reg_reg),
        .m_axis_tvalid_reg_reg_0(m_axis_tvalid_reg_reg[0]),
        .m_axis_tvalid_reg_reg_1(m_axis_tvalid_reg_reg_0[0]),
        .s_axis_tready_early(s_axis_tready_early),
        .\temp_m_axis_tdata_reg_reg[13] ({int_buf_rslt_m_axis_tdata[61],int_buf_rslt_m_axis_tdata[58],int_buf_rslt_m_axis_tdata[55:50],int_buf_rslt_m_axis_tdata[45],int_buf_rslt_m_axis_tdata[42],int_buf_rslt_m_axis_tdata[39:34],int_buf_rslt_m_axis_tdata[29],int_buf_rslt_m_axis_tdata[26],int_buf_rslt_m_axis_tdata[23:18]}),
        .\temp_m_axis_tdata_reg_reg[13]_0 (temp_m_axis_tlast_reg_reg));
  KanTop_KanAcceleratorWrapper_0_0_axis_register__parameterized1_54 \genblk1[1].reg_i_inst 
       (.E(s_axis_tready_reg_reg),
        .Q(Q),
        .core_clk(core_clk),
        .int_buf_rslt_m_axis_tlast(int_buf_rslt_m_axis_tlast[1]),
        .int_buf_rslt_m_axis_tvalid(int_buf_rslt_m_axis_tvalid[1]),
        .int_buf_rslt_s_axis_tdata(int_buf_rslt_s_axis_tdata[23:12]),
        .\m_axis_tdata_reg_reg[13]_0 ({int_buf_rslt_m_axis_tdata[29],int_buf_rslt_m_axis_tdata[26],int_buf_rslt_m_axis_tdata[23:18]}),
        .\m_axis_tdata_reg_reg[9]_0 ({\m_axis_tdata_reg_reg[13] [9:8],\m_axis_tdata_reg_reg[13] [1:0]}),
        .m_axis_tlast_reg_reg_0(m_axis_tlast_reg_reg_0),
        .m_axis_tvalid_reg_reg_0(m_axis_tvalid_reg_reg_1),
        .m_axis_tvalid_reg_reg_1(m_axis_tvalid_reg_reg[1]),
        .m_axis_tvalid_reg_reg_2(m_axis_tvalid_reg_reg_0[1]),
        .s_axis_tready_reg_reg_0(s_axis_tready_reg_reg_2),
        .\temp_m_axis_tdata_reg_reg[9] ({int_buf_rslt_m_axis_tdata[57:56],int_buf_rslt_m_axis_tdata[49:48],int_buf_rslt_m_axis_tdata[41:40],int_buf_rslt_m_axis_tdata[33:32],int_buf_rslt_m_axis_tdata[9:8],int_buf_rslt_m_axis_tdata[1:0]}),
        .\temp_m_axis_tdata_reg_reg[9]_0 (temp_m_axis_tlast_reg_reg));
  KanTop_KanAcceleratorWrapper_0_0_axis_register__parameterized1_55 \genblk1[2].reg_i_inst 
       (.E(s_axis_tready_reg_reg_0),
        .Q(Q),
        .core_clk(core_clk),
        .int_buf_rslt_m_axis_tlast(int_buf_rslt_m_axis_tlast[2]),
        .int_buf_rslt_m_axis_tvalid(int_buf_rslt_m_axis_tvalid[2]),
        .int_buf_rslt_s_axis_tdata(int_buf_rslt_s_axis_tdata[35:24]),
        .\m_axis_tdata_reg_reg[13]_0 ({int_buf_rslt_m_axis_tdata[45],int_buf_rslt_m_axis_tdata[42:32]}),
        .m_axis_tlast_reg_reg_0(m_axis_tlast_reg_reg_1),
        .m_axis_tvalid_reg_reg_0(m_axis_tvalid_reg_reg_2),
        .m_axis_tvalid_reg_reg_1(m_axis_tvalid_reg_reg[2]),
        .m_axis_tvalid_reg_reg_2(m_axis_tvalid_reg_reg_0[2]),
        .s_axis_tready_reg_reg_0(s_axis_tready_reg_reg_3));
  KanTop_KanAcceleratorWrapper_0_0_axis_register__parameterized1_56 \genblk1[3].reg_i_inst 
       (.E(s_axis_tready_reg_reg_1),
        .Q(Q),
        .core_clk(core_clk),
        .current_s_tlast(current_s_tlast),
        .int_buf_rslt_m_axis_tlast(int_buf_rslt_m_axis_tlast[3]),
        .int_buf_rslt_m_axis_tvalid(int_buf_rslt_m_axis_tvalid[3]),
        .int_buf_rslt_s_axis_tdata(int_buf_rslt_s_axis_tdata[47:36]),
        .\m_axis_tdata_reg_reg[13]_0 ({int_buf_rslt_m_axis_tdata[61],int_buf_rslt_m_axis_tdata[58:48]}),
        .m_axis_tlast_reg_reg_0(m_axis_tlast_reg_reg_2),
        .m_axis_tvalid_reg_reg_0(m_axis_tvalid_reg_reg_3),
        .m_axis_tvalid_reg_reg_1(m_axis_tvalid_reg_reg[3]),
        .m_axis_tvalid_reg_reg_2(m_axis_tvalid_reg_reg_0[3]),
        .s_axis_tready_reg_reg_0(s_axis_tready_reg_reg_4),
        .temp_m_axis_tlast_reg_reg(int_buf_rslt_m_axis_tlast[2:0]),
        .temp_m_axis_tlast_reg_reg_0(temp_m_axis_tlast_reg_reg));
endmodule

(* ORIG_REF_NAME = "CCURegisterFile" *) 
module KanTop_KanAcceleratorWrapper_0_0_CCURegisterFile
   (s_axil_ctrl_rvalid,
    s_axil_ctrl_arready,
    s_axil_ctrl_wready,
    s_axil_ctrl_awready,
    E,
    fsm_rst_0,
    operation_done_rd,
    D,
    \s_axil_ctrl_awaddr[4] ,
    \s_axil_ctrl_awaddr[4]_0 ,
    \s_axil_ctrl_awaddr[4]_1 ,
    s_axil_ctrl_awaddr_2_sp_1,
    \s_axil_ctrl_awaddr[5] ,
    \s_axil_ctrl_awaddr[4]_2 ,
    \s_axil_ctrl_awaddr[2]_0 ,
    \s_axil_ctrl_awaddr[4]_3 ,
    \s_axil_ctrl_awaddr[4]_4 ,
    \s_axil_ctrl_awaddr[4]_5 ,
    \s_axil_ctrl_awaddr[5]_0 ,
    \s_axil_ctrl_awaddr[4]_6 ,
    \s_axil_ctrl_awaddr[2]_1 ,
    \s_axil_ctrl_awaddr[4]_7 ,
    \s_axil_ctrl_awaddr[4]_8 ,
    \s_axil_ctrl_awaddr[4]_9 ,
    \s_axil_ctrl_awaddr[5]_1 ,
    \s_axil_ctrl_awaddr[4]_10 ,
    \s_axil_ctrl_awaddr[2]_2 ,
    \s_axil_ctrl_awaddr[4]_11 ,
    \s_axil_ctrl_awaddr[4]_12 ,
    \s_axil_ctrl_awaddr[4]_13 ,
    \fsm_state_reg[1]_rep ,
    s_axil_ctrl_wstrb_3_sp_1,
    \s_axil_ctrl_awaddr[5]_2 ,
    locked_next,
    s_axil_ctrl_bvalid,
    sampled_signal_reg,
    fsm_rst_1,
    \rst_pipeline_reg[3] ,
    sampled_signal_reg_0,
    sampled_signal_reg_1,
    sampled_signal_reg_2,
    interrupt_soft_reg_early_reg,
    \fsm_state_reg[1]_rep_0 ,
    \mem_reg[6][18]_0 ,
    internal_error_asserted_reg,
    \mem_reg[3][23]_0 ,
    \iteration_reg_reg[23] ,
    \results_exported_reg_reg[22] ,
    \results_left_reg_reg[10] ,
    \results_left_reg_reg[22] ,
    \results_left_reg_reg[18] ,
    \results_left_reg_reg[14] ,
    \results_left_reg_reg[17] ,
    \mem_reg[1][4]_0 ,
    \mem_reg[0][13]_0 ,
    \mem_reg[4][18]_0 ,
    \mem_reg[2][1]_0 ,
    sampled_signal_reg_3,
    \fsm_state_reg[2] ,
    s_axil_ctrl_rdata,
    fsm_rst,
    fsm_clk,
    s_axil_ctrl_wstrb,
    s_axil_ctrl_arvalid,
    s_axil_ctrl_rready,
    operation_busy_reg,
    Q,
    \fsm_state_reg[2]_0 ,
    \fsm_state_reg[2]_1 ,
    s_axil_ctrl_awaddr,
    s_axil_ctrl_wdata,
    \mem_reg[7][7]_0 ,
    \mem_reg[6][8]_0 ,
    \mem_reg[7][23]_0 ,
    \mem_reg[8][23]_0 ,
    operation_busy,
    operation_error,
    s_axil_ctrl_bready,
    s_axil_ctrl_awvalid,
    s_axil_ctrl_wvalid,
    rslt_tlast_sampled,
    interrupt_soft_reg,
    internal_operation_error_reg,
    internal_error_asserted,
    locked_reg,
    interrupt_soft_reg_early,
    wo_reg_rst,
    results_left_reg_next,
    iteration_reg_next,
    results_exported_reg_next,
    \fsm_state_reg[1]_rep_1 ,
    \fsm_state[2]_i_4 ,
    \mem_reg[6][29]_0 ,
    \mem_reg[12][24]_0 ,
    \mem_reg[11][24]_0 ,
    \mem_reg[10][24]_0 ,
    \mem_reg[9][24]_0 ,
    \mem_reg[8][16]_0 ,
    \mem_reg[8][31]_0 ,
    \mem_reg[8][24]_0 ,
    \mem_reg[7][16]_0 ,
    \mem_reg[7][31]_0 ,
    s_axil_ctrl_araddr);
  output s_axil_ctrl_rvalid;
  output s_axil_ctrl_arready;
  output s_axil_ctrl_wready;
  output s_axil_ctrl_awready;
  output [0:0]E;
  output fsm_rst_0;
  output operation_done_rd;
  output [1:0]D;
  output \s_axil_ctrl_awaddr[4] ;
  output \s_axil_ctrl_awaddr[4]_0 ;
  output \s_axil_ctrl_awaddr[4]_1 ;
  output s_axil_ctrl_awaddr_2_sp_1;
  output \s_axil_ctrl_awaddr[5] ;
  output \s_axil_ctrl_awaddr[4]_2 ;
  output \s_axil_ctrl_awaddr[2]_0 ;
  output \s_axil_ctrl_awaddr[4]_3 ;
  output \s_axil_ctrl_awaddr[4]_4 ;
  output \s_axil_ctrl_awaddr[4]_5 ;
  output \s_axil_ctrl_awaddr[5]_0 ;
  output \s_axil_ctrl_awaddr[4]_6 ;
  output \s_axil_ctrl_awaddr[2]_1 ;
  output \s_axil_ctrl_awaddr[4]_7 ;
  output \s_axil_ctrl_awaddr[4]_8 ;
  output \s_axil_ctrl_awaddr[4]_9 ;
  output \s_axil_ctrl_awaddr[5]_1 ;
  output \s_axil_ctrl_awaddr[4]_10 ;
  output \s_axil_ctrl_awaddr[2]_2 ;
  output \s_axil_ctrl_awaddr[4]_11 ;
  output \s_axil_ctrl_awaddr[4]_12 ;
  output \s_axil_ctrl_awaddr[4]_13 ;
  output \fsm_state_reg[1]_rep ;
  output s_axil_ctrl_wstrb_3_sp_1;
  output \s_axil_ctrl_awaddr[5]_2 ;
  output locked_next;
  output s_axil_ctrl_bvalid;
  output sampled_signal_reg;
  output [0:0]fsm_rst_1;
  output \rst_pipeline_reg[3] ;
  output sampled_signal_reg_0;
  output [0:0]sampled_signal_reg_1;
  output [0:0]sampled_signal_reg_2;
  output interrupt_soft_reg_early_reg;
  output \fsm_state_reg[1]_rep_0 ;
  output \mem_reg[6][18]_0 ;
  output internal_error_asserted_reg;
  output [23:0]\mem_reg[3][23]_0 ;
  output [23:0]\iteration_reg_reg[23] ;
  output [23:0]\results_exported_reg_reg[22] ;
  output \results_left_reg_reg[10] ;
  output \results_left_reg_reg[22] ;
  output \results_left_reg_reg[18] ;
  output \results_left_reg_reg[14] ;
  output \results_left_reg_reg[17] ;
  output [4:0]\mem_reg[1][4]_0 ;
  output [12:0]\mem_reg[0][13]_0 ;
  output [18:0]\mem_reg[4][18]_0 ;
  output [1:0]\mem_reg[2][1]_0 ;
  output sampled_signal_reg_3;
  output \fsm_state_reg[2] ;
  output [31:0]s_axil_ctrl_rdata;
  input fsm_rst;
  input fsm_clk;
  input [3:0]s_axil_ctrl_wstrb;
  input s_axil_ctrl_arvalid;
  input s_axil_ctrl_rready;
  input operation_busy_reg;
  input [2:0]Q;
  input \fsm_state_reg[2]_0 ;
  input \fsm_state_reg[2]_1 ;
  input [3:0]s_axil_ctrl_awaddr;
  input [31:0]s_axil_ctrl_wdata;
  input \mem_reg[7][7]_0 ;
  input \mem_reg[6][8]_0 ;
  input [23:0]\mem_reg[7][23]_0 ;
  input [23:0]\mem_reg[8][23]_0 ;
  input operation_busy;
  input operation_error;
  input s_axil_ctrl_bready;
  input s_axil_ctrl_awvalid;
  input s_axil_ctrl_wvalid;
  input rslt_tlast_sampled;
  input interrupt_soft_reg;
  input [0:0]internal_operation_error_reg;
  input internal_error_asserted;
  input locked_reg;
  input interrupt_soft_reg_early;
  input wo_reg_rst;
  input [23:0]results_left_reg_next;
  input [22:0]iteration_reg_next;
  input [23:0]results_exported_reg_next;
  input \fsm_state_reg[1]_rep_1 ;
  input [21:0]\fsm_state[2]_i_4 ;
  input [0:0]\mem_reg[6][29]_0 ;
  input [3:0]\mem_reg[12][24]_0 ;
  input [3:0]\mem_reg[11][24]_0 ;
  input [3:0]\mem_reg[10][24]_0 ;
  input [3:0]\mem_reg[9][24]_0 ;
  input [2:0]\mem_reg[8][16]_0 ;
  input \mem_reg[8][31]_0 ;
  input \mem_reg[8][24]_0 ;
  input [2:0]\mem_reg[7][16]_0 ;
  input \mem_reg[7][31]_0 ;
  input [3:0]s_axil_ctrl_araddr;

  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [7:0]btch_size_rd;
  wire data_loaded_rd;
  wire \data_size[13]_i_2_n_0 ;
  wire \data_size[13]_i_3_n_0 ;
  wire [31:0]data_size_rd;
  wire fsm_clk;
  wire fsm_rst;
  wire fsm_rst_0;
  wire [0:0]fsm_rst_1;
  wire [21:0]\fsm_state[2]_i_4 ;
  wire \fsm_state_reg[1]_rep ;
  wire \fsm_state_reg[1]_rep_0 ;
  wire \fsm_state_reg[1]_rep_1 ;
  wire \fsm_state_reg[2] ;
  wire \fsm_state_reg[2]_0 ;
  wire \fsm_state_reg[2]_1 ;
  wire grid_loaded_rd;
  wire [31:5]grid_size_rd;
  wire internal_error_asserted;
  wire internal_error_asserted_reg;
  wire [0:0]internal_operation_error_reg;
  wire interrupt_abort;
  wire interrupt_error;
  wire interrupt_soft;
  wire interrupt_soft_reg;
  wire interrupt_soft_reg_early;
  wire interrupt_soft_reg_early_reg;
  wire interrupt_soft_reg_i_2_n_0;
  wire interrupt_soft_reg_i_3_n_0;
  wire [22:0]iteration_reg_next;
  wire [23:0]\iteration_reg_reg[23] ;
  wire locked_i_10_n_0;
  wire locked_i_11_n_0;
  wire locked_i_12_n_0;
  wire locked_i_13_n_0;
  wire locked_i_14_n_0;
  wire locked_i_15_n_0;
  wire locked_i_16_n_0;
  wire locked_i_17_n_0;
  wire locked_i_18_n_0;
  wire locked_i_19_n_0;
  wire locked_i_20_n_0;
  wire locked_i_21_n_0;
  wire locked_i_22_n_0;
  wire locked_i_23_n_0;
  wire locked_i_24_n_0;
  wire locked_i_25_n_0;
  wire locked_i_26_n_0;
  wire locked_i_3_n_0;
  wire locked_i_5_n_0;
  wire locked_i_6_n_0;
  wire locked_i_7_n_0;
  wire locked_i_8_n_0;
  wire locked_i_9_n_0;
  wire locked_next;
  wire locked_reg;
  wire [31:0]mem;
  wire \mem[0][15]_i_1_n_0 ;
  wire \mem[0][15]_i_3_n_0 ;
  wire \mem[0][23]_i_1_n_0 ;
  wire \mem[0][23]_i_3_n_0 ;
  wire \mem[0][23]_i_4_n_0 ;
  wire \mem[0][31]_i_1_n_0 ;
  wire \mem[0][31]_i_5_n_0 ;
  wire \mem[0][7]_i_1_n_0 ;
  wire \mem[0][7]_i_3_n_0 ;
  wire \mem[10][0]_i_1_n_0 ;
  wire \mem[10][10]_i_1_n_0 ;
  wire \mem[10][11]_i_1_n_0 ;
  wire \mem[10][12]_i_1_n_0 ;
  wire \mem[10][13]_i_1_n_0 ;
  wire \mem[10][14]_i_1_n_0 ;
  wire \mem[10][15]_i_2_n_0 ;
  wire \mem[10][16]_i_1_n_0 ;
  wire \mem[10][17]_i_1_n_0 ;
  wire \mem[10][18]_i_1_n_0 ;
  wire \mem[10][19]_i_1_n_0 ;
  wire \mem[10][1]_i_1_n_0 ;
  wire \mem[10][20]_i_1_n_0 ;
  wire \mem[10][21]_i_1_n_0 ;
  wire \mem[10][22]_i_1_n_0 ;
  wire \mem[10][23]_i_2_n_0 ;
  wire \mem[10][24]_i_1_n_0 ;
  wire \mem[10][25]_i_1_n_0 ;
  wire \mem[10][26]_i_1_n_0 ;
  wire \mem[10][27]_i_1_n_0 ;
  wire \mem[10][28]_i_1_n_0 ;
  wire \mem[10][29]_i_1_n_0 ;
  wire \mem[10][2]_i_1_n_0 ;
  wire \mem[10][30]_i_1_n_0 ;
  wire \mem[10][31]_i_2_n_0 ;
  wire \mem[10][3]_i_1_n_0 ;
  wire \mem[10][4]_i_1_n_0 ;
  wire \mem[10][5]_i_1_n_0 ;
  wire \mem[10][6]_i_1_n_0 ;
  wire \mem[10][7]_i_2_n_0 ;
  wire \mem[10][8]_i_1_n_0 ;
  wire \mem[10][9]_i_1_n_0 ;
  wire \mem[11][0]_i_1_n_0 ;
  wire \mem[11][10]_i_1_n_0 ;
  wire \mem[11][11]_i_1_n_0 ;
  wire \mem[11][12]_i_1_n_0 ;
  wire \mem[11][13]_i_1_n_0 ;
  wire \mem[11][14]_i_1_n_0 ;
  wire \mem[11][15]_i_2_n_0 ;
  wire \mem[11][16]_i_1_n_0 ;
  wire \mem[11][17]_i_1_n_0 ;
  wire \mem[11][18]_i_1_n_0 ;
  wire \mem[11][19]_i_1_n_0 ;
  wire \mem[11][1]_i_1_n_0 ;
  wire \mem[11][20]_i_1_n_0 ;
  wire \mem[11][21]_i_1_n_0 ;
  wire \mem[11][22]_i_1_n_0 ;
  wire \mem[11][23]_i_2_n_0 ;
  wire \mem[11][24]_i_1_n_0 ;
  wire \mem[11][25]_i_1_n_0 ;
  wire \mem[11][26]_i_1_n_0 ;
  wire \mem[11][27]_i_1_n_0 ;
  wire \mem[11][28]_i_1_n_0 ;
  wire \mem[11][29]_i_1_n_0 ;
  wire \mem[11][2]_i_1_n_0 ;
  wire \mem[11][30]_i_1_n_0 ;
  wire \mem[11][31]_i_2_n_0 ;
  wire \mem[11][3]_i_1_n_0 ;
  wire \mem[11][4]_i_1_n_0 ;
  wire \mem[11][5]_i_1_n_0 ;
  wire \mem[11][6]_i_1_n_0 ;
  wire \mem[11][7]_i_2_n_0 ;
  wire \mem[11][8]_i_1_n_0 ;
  wire \mem[11][9]_i_1_n_0 ;
  wire \mem[12][0]_i_1_n_0 ;
  wire \mem[12][10]_i_1_n_0 ;
  wire \mem[12][11]_i_1_n_0 ;
  wire \mem[12][12]_i_1_n_0 ;
  wire \mem[12][13]_i_1_n_0 ;
  wire \mem[12][14]_i_1_n_0 ;
  wire \mem[12][15]_i_2_n_0 ;
  wire \mem[12][16]_i_1_n_0 ;
  wire \mem[12][17]_i_1_n_0 ;
  wire \mem[12][18]_i_1_n_0 ;
  wire \mem[12][19]_i_1_n_0 ;
  wire \mem[12][1]_i_1_n_0 ;
  wire \mem[12][20]_i_1_n_0 ;
  wire \mem[12][21]_i_1_n_0 ;
  wire \mem[12][22]_i_1_n_0 ;
  wire \mem[12][23]_i_2_n_0 ;
  wire \mem[12][24]_i_1_n_0 ;
  wire \mem[12][25]_i_1_n_0 ;
  wire \mem[12][26]_i_1_n_0 ;
  wire \mem[12][27]_i_1_n_0 ;
  wire \mem[12][28]_i_1_n_0 ;
  wire \mem[12][29]_i_1_n_0 ;
  wire \mem[12][2]_i_1_n_0 ;
  wire \mem[12][30]_i_1_n_0 ;
  wire \mem[12][31]_i_2_n_0 ;
  wire \mem[12][3]_i_1_n_0 ;
  wire \mem[12][4]_i_1_n_0 ;
  wire \mem[12][5]_i_1_n_0 ;
  wire \mem[12][6]_i_1_n_0 ;
  wire \mem[12][7]_i_2_n_0 ;
  wire \mem[12][8]_i_1_n_0 ;
  wire \mem[12][9]_i_1_n_0 ;
  wire \mem[13][0]_i_1_n_0 ;
  wire \mem[14][15]_i_1_n_0 ;
  wire \mem[14][23]_i_1_n_0 ;
  wire \mem[14][31]_i_1_n_0 ;
  wire \mem[14][7]_i_1_n_0 ;
  wire \mem[1][15]_i_1_n_0 ;
  wire \mem[1][15]_i_2_n_0 ;
  wire \mem[1][23]_i_1_n_0 ;
  wire \mem[1][23]_i_2_n_0 ;
  wire \mem[1][31]_i_1_n_0 ;
  wire \mem[1][31]_i_2_n_0 ;
  wire \mem[1][31]_i_3_n_0 ;
  wire \mem[1][7]_i_1_n_0 ;
  wire \mem[1][7]_i_2_n_0 ;
  wire \mem[2][15]_i_1_n_0 ;
  wire \mem[2][15]_i_2_n_0 ;
  wire \mem[2][23]_i_1_n_0 ;
  wire \mem[2][23]_i_2_n_0 ;
  wire \mem[2][31]_i_1_n_0 ;
  wire \mem[2][31]_i_2_n_0 ;
  wire \mem[2][31]_i_3_n_0 ;
  wire \mem[2][7]_i_1_n_0 ;
  wire \mem[2][7]_i_2_n_0 ;
  wire \mem[3][15]_i_1_n_0 ;
  wire \mem[3][15]_i_2_n_0 ;
  wire \mem[3][23]_i_1_n_0 ;
  wire \mem[3][23]_i_2_n_0 ;
  wire \mem[3][31]_i_1_n_0 ;
  wire \mem[3][31]_i_2_n_0 ;
  wire \mem[3][31]_i_3_n_0 ;
  wire \mem[3][7]_i_1_n_0 ;
  wire \mem[3][7]_i_2_n_0 ;
  wire \mem[4][15]_i_1_n_0 ;
  wire \mem[4][15]_i_2_n_0 ;
  wire \mem[4][23]_i_1_n_0 ;
  wire \mem[4][23]_i_2_n_0 ;
  wire \mem[4][31]_i_1_n_0 ;
  wire \mem[4][31]_i_2_n_0 ;
  wire \mem[4][31]_i_3_n_0 ;
  wire \mem[4][7]_i_1_n_0 ;
  wire \mem[4][7]_i_2_n_0 ;
  wire \mem[5][15]_i_1_n_0 ;
  wire \mem[5][16]_i_1_n_0 ;
  wire \mem[5][23]_i_1_n_0 ;
  wire \mem[5][24]_i_1_n_0 ;
  wire \mem[5][31]_i_1_n_0 ;
  wire \mem[5][7]_i_1_n_0 ;
  wire \mem[5][7]_i_2_n_0 ;
  wire \mem[5][8]_i_1_n_0 ;
  wire \mem[6][0]_i_1_n_0 ;
  wire \mem[6][15]_i_1_n_0 ;
  wire \mem[6][23]_i_1_n_0 ;
  wire \mem[6][24]_i_1_n_0 ;
  wire \mem[6][25]_i_1_n_0 ;
  wire \mem[6][26]_i_1_n_0 ;
  wire \mem[6][27]_i_1_n_0 ;
  wire \mem[6][28]_i_1_n_0 ;
  wire \mem[6][30]_i_1_n_0 ;
  wire \mem[6][31]_i_1_n_0 ;
  wire \mem[6][7]_i_1_n_0 ;
  wire \mem[6][8]_i_1_n_0 ;
  wire \mem[7][0]_i_1_n_0 ;
  wire \mem[7][10]_i_1_n_0 ;
  wire \mem[7][11]_i_1_n_0 ;
  wire \mem[7][12]_i_1_n_0 ;
  wire \mem[7][13]_i_1_n_0 ;
  wire \mem[7][14]_i_1_n_0 ;
  wire \mem[7][15]_i_2_n_0 ;
  wire \mem[7][16]_i_1_n_0 ;
  wire \mem[7][17]_i_1_n_0 ;
  wire \mem[7][18]_i_1_n_0 ;
  wire \mem[7][19]_i_1_n_0 ;
  wire \mem[7][1]_i_1_n_0 ;
  wire \mem[7][20]_i_1_n_0 ;
  wire \mem[7][21]_i_1_n_0 ;
  wire \mem[7][22]_i_1_n_0 ;
  wire \mem[7][23]_i_2_n_0 ;
  wire \mem[7][2]_i_1_n_0 ;
  wire \mem[7][31]_i_1_n_0 ;
  wire \mem[7][3]_i_1_n_0 ;
  wire \mem[7][4]_i_1_n_0 ;
  wire \mem[7][5]_i_1_n_0 ;
  wire \mem[7][6]_i_1_n_0 ;
  wire \mem[7][7]_i_2_n_0 ;
  wire \mem[7][8]_i_1_n_0 ;
  wire \mem[7][9]_i_1_n_0 ;
  wire \mem[8][0]_i_1_n_0 ;
  wire \mem[8][10]_i_1_n_0 ;
  wire \mem[8][11]_i_1_n_0 ;
  wire \mem[8][12]_i_1_n_0 ;
  wire \mem[8][13]_i_1_n_0 ;
  wire \mem[8][14]_i_1_n_0 ;
  wire \mem[8][15]_i_2_n_0 ;
  wire \mem[8][16]_i_1_n_0 ;
  wire \mem[8][17]_i_1_n_0 ;
  wire \mem[8][18]_i_1_n_0 ;
  wire \mem[8][19]_i_1_n_0 ;
  wire \mem[8][1]_i_1_n_0 ;
  wire \mem[8][20]_i_1_n_0 ;
  wire \mem[8][21]_i_1_n_0 ;
  wire \mem[8][22]_i_1_n_0 ;
  wire \mem[8][23]_i_2_n_0 ;
  wire \mem[8][2]_i_1_n_0 ;
  wire \mem[8][31]_i_1_n_0 ;
  wire \mem[8][3]_i_1_n_0 ;
  wire \mem[8][4]_i_1_n_0 ;
  wire \mem[8][5]_i_1_n_0 ;
  wire \mem[8][6]_i_1_n_0 ;
  wire \mem[8][7]_i_2_n_0 ;
  wire \mem[8][8]_i_1_n_0 ;
  wire \mem[8][9]_i_1_n_0 ;
  wire \mem[9][0]_i_1_n_0 ;
  wire \mem[9][10]_i_1_n_0 ;
  wire \mem[9][11]_i_1_n_0 ;
  wire \mem[9][12]_i_1_n_0 ;
  wire \mem[9][13]_i_1_n_0 ;
  wire \mem[9][14]_i_1_n_0 ;
  wire \mem[9][15]_i_2_n_0 ;
  wire \mem[9][16]_i_1_n_0 ;
  wire \mem[9][17]_i_1_n_0 ;
  wire \mem[9][18]_i_1_n_0 ;
  wire \mem[9][19]_i_1_n_0 ;
  wire \mem[9][1]_i_1_n_0 ;
  wire \mem[9][20]_i_1_n_0 ;
  wire \mem[9][21]_i_1_n_0 ;
  wire \mem[9][22]_i_1_n_0 ;
  wire \mem[9][23]_i_2_n_0 ;
  wire \mem[9][24]_i_1_n_0 ;
  wire \mem[9][25]_i_1_n_0 ;
  wire \mem[9][26]_i_1_n_0 ;
  wire \mem[9][27]_i_1_n_0 ;
  wire \mem[9][28]_i_1_n_0 ;
  wire \mem[9][29]_i_1_n_0 ;
  wire \mem[9][2]_i_1_n_0 ;
  wire \mem[9][30]_i_1_n_0 ;
  wire \mem[9][31]_i_2_n_0 ;
  wire \mem[9][3]_i_1_n_0 ;
  wire \mem[9][4]_i_1_n_0 ;
  wire \mem[9][5]_i_1_n_0 ;
  wire \mem[9][6]_i_1_n_0 ;
  wire \mem[9][7]_i_2_n_0 ;
  wire \mem[9][8]_i_1_n_0 ;
  wire \mem[9][9]_i_1_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[0]_i_4_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[0]_i_5_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[0]_i_6_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[0]_i_7_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[10]_i_4_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[10]_i_5_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[10]_i_6_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[10]_i_7_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[11]_i_4_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[11]_i_5_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[11]_i_6_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[11]_i_7_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[12]_i_4_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[12]_i_5_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[12]_i_6_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[12]_i_7_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[13]_i_4_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[13]_i_5_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[13]_i_6_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[13]_i_7_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[14]_i_4_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[14]_i_5_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[14]_i_6_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[14]_i_7_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[15]_i_4_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[15]_i_5_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[15]_i_6_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[15]_i_7_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[16]_i_4_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[16]_i_5_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[16]_i_6_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[16]_i_7_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[17]_i_4_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[17]_i_5_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[17]_i_6_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[17]_i_7_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[18]_i_4_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[18]_i_5_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[18]_i_6_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[18]_i_7_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[19]_i_4_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[19]_i_5_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[19]_i_6_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[19]_i_7_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[1]_i_4_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[1]_i_5_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[1]_i_6_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[1]_i_7_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[20]_i_4_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[20]_i_5_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[20]_i_6_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[20]_i_7_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[21]_i_4_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[21]_i_5_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[21]_i_6_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[21]_i_7_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[22]_i_4_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[22]_i_5_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[22]_i_6_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[22]_i_7_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[23]_i_4_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[23]_i_5_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[23]_i_6_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[23]_i_7_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[24]_i_4_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[24]_i_5_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[24]_i_6_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[24]_i_7_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[25]_i_4_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[25]_i_5_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[25]_i_6_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[25]_i_7_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[26]_i_4_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[26]_i_5_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[26]_i_6_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[26]_i_7_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[27]_i_4_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[27]_i_5_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[27]_i_6_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[27]_i_7_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[28]_i_4_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[28]_i_5_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[28]_i_6_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[28]_i_7_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[29]_i_4_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[29]_i_5_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[29]_i_6_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[29]_i_7_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[2]_i_4_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[2]_i_5_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[2]_i_6_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[2]_i_7_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[30]_i_4_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[30]_i_5_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[30]_i_6_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[30]_i_7_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[31]_i_4_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[31]_i_5_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[31]_i_6_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[31]_i_7_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[3]_i_4_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[3]_i_5_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[3]_i_6_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[3]_i_7_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[4]_i_4_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[4]_i_5_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[4]_i_6_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[4]_i_7_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[5]_i_4_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[5]_i_5_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[5]_i_6_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[5]_i_7_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[6]_i_4_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[6]_i_5_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[6]_i_6_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[6]_i_7_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[7]_i_4_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[7]_i_5_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[7]_i_6_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[7]_i_7_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[8]_i_4_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[8]_i_5_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[8]_i_6_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[8]_i_7_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[9]_i_4_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[9]_i_5_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[9]_i_6_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[9]_i_7_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[0]_i_2_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[0]_i_3_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[10]_i_2_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[10]_i_3_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[11]_i_2_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[11]_i_3_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[12]_i_2_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[12]_i_3_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[13]_i_2_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[13]_i_3_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[14]_i_2_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[14]_i_3_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[15]_i_2_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[15]_i_3_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[16]_i_2_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[16]_i_3_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[17]_i_2_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[17]_i_3_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[18]_i_2_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[18]_i_3_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[19]_i_2_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[19]_i_3_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[1]_i_2_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[1]_i_3_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[20]_i_2_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[20]_i_3_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[21]_i_2_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[21]_i_3_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[22]_i_2_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[22]_i_3_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[23]_i_2_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[23]_i_3_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[24]_i_2_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[24]_i_3_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[25]_i_2_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[25]_i_3_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[26]_i_2_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[26]_i_3_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[27]_i_2_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[27]_i_3_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[28]_i_2_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[28]_i_3_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[29]_i_2_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[29]_i_3_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[2]_i_2_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[2]_i_3_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[30]_i_2_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[30]_i_3_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[31]_i_2_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[31]_i_3_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[3]_i_2_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[3]_i_3_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[4]_i_2_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[4]_i_3_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[5]_i_2_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[5]_i_3_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[6]_i_2_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[6]_i_3_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[7]_i_2_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[7]_i_3_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[8]_i_2_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[8]_i_3_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[9]_i_2_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[9]_i_3_n_0 ;
  wire [12:0]\mem_reg[0][13]_0 ;
  wire [3:0]\mem_reg[10][24]_0 ;
  wire [31:0]\mem_reg[10]_18 ;
  wire [3:0]\mem_reg[11][24]_0 ;
  wire [31:0]\mem_reg[11]_17 ;
  wire [3:0]\mem_reg[12][24]_0 ;
  wire [31:0]\mem_reg[12]_16 ;
  wire [31:1]\mem_reg[13]_13 ;
  wire [31:0]\mem_reg[14]_15 ;
  wire [31:0]\mem_reg[15]_14 ;
  wire [4:0]\mem_reg[1][4]_0 ;
  wire [1:0]\mem_reg[2][1]_0 ;
  wire [23:0]\mem_reg[3][23]_0 ;
  wire [18:0]\mem_reg[4][18]_0 ;
  wire \mem_reg[6][18]_0 ;
  wire [0:0]\mem_reg[6][29]_0 ;
  wire \mem_reg[6][8]_0 ;
  wire [2:0]\mem_reg[7][16]_0 ;
  wire [23:0]\mem_reg[7][23]_0 ;
  wire \mem_reg[7][31]_0 ;
  wire \mem_reg[7][7]_0 ;
  wire [31:0]\mem_reg[7]_21 ;
  wire [2:0]\mem_reg[8][16]_0 ;
  wire [23:0]\mem_reg[8][23]_0 ;
  wire \mem_reg[8][24]_0 ;
  wire \mem_reg[8][31]_0 ;
  wire [31:0]\mem_reg[8]_20 ;
  wire [3:0]\mem_reg[9][24]_0 ;
  wire [31:0]\mem_reg[9]_19 ;
  wire \mem_reg_n_0_[5][10] ;
  wire \mem_reg_n_0_[5][11] ;
  wire \mem_reg_n_0_[5][12] ;
  wire \mem_reg_n_0_[5][13] ;
  wire \mem_reg_n_0_[5][14] ;
  wire \mem_reg_n_0_[5][15] ;
  wire \mem_reg_n_0_[5][17] ;
  wire \mem_reg_n_0_[5][18] ;
  wire \mem_reg_n_0_[5][19] ;
  wire \mem_reg_n_0_[5][20] ;
  wire \mem_reg_n_0_[5][21] ;
  wire \mem_reg_n_0_[5][22] ;
  wire \mem_reg_n_0_[5][23] ;
  wire \mem_reg_n_0_[5][25] ;
  wire \mem_reg_n_0_[5][26] ;
  wire \mem_reg_n_0_[5][27] ;
  wire \mem_reg_n_0_[5][28] ;
  wire \mem_reg_n_0_[5][29] ;
  wire \mem_reg_n_0_[5][30] ;
  wire \mem_reg_n_0_[5][31] ;
  wire \mem_reg_n_0_[5][9] ;
  wire \mem_reg_n_0_[6][10] ;
  wire \mem_reg_n_0_[6][11] ;
  wire \mem_reg_n_0_[6][12] ;
  wire \mem_reg_n_0_[6][13] ;
  wire \mem_reg_n_0_[6][14] ;
  wire \mem_reg_n_0_[6][15] ;
  wire \mem_reg_n_0_[6][19] ;
  wire \mem_reg_n_0_[6][1] ;
  wire \mem_reg_n_0_[6][20] ;
  wire \mem_reg_n_0_[6][21] ;
  wire \mem_reg_n_0_[6][22] ;
  wire \mem_reg_n_0_[6][23] ;
  wire \mem_reg_n_0_[6][24] ;
  wire \mem_reg_n_0_[6][25] ;
  wire \mem_reg_n_0_[6][26] ;
  wire \mem_reg_n_0_[6][27] ;
  wire \mem_reg_n_0_[6][28] ;
  wire \mem_reg_n_0_[6][29] ;
  wire \mem_reg_n_0_[6][2] ;
  wire \mem_reg_n_0_[6][30] ;
  wire \mem_reg_n_0_[6][31] ;
  wire \mem_reg_n_0_[6][3] ;
  wire \mem_reg_n_0_[6][4] ;
  wire \mem_reg_n_0_[6][5] ;
  wire \mem_reg_n_0_[6][6] ;
  wire \mem_reg_n_0_[6][7] ;
  wire \mem_reg_n_0_[6][9] ;
  wire operation_busy;
  wire operation_busy_i_10_n_0;
  wire operation_busy_i_11_n_0;
  wire operation_busy_i_12_n_0;
  wire operation_busy_i_13_n_0;
  wire operation_busy_i_14_n_0;
  wire operation_busy_i_15_n_0;
  wire operation_busy_i_16_n_0;
  wire operation_busy_i_17_n_0;
  wire operation_busy_i_18_n_0;
  wire operation_busy_i_19_n_0;
  wire operation_busy_i_20_n_0;
  wire operation_busy_i_21_n_0;
  wire operation_busy_i_22_n_0;
  wire operation_busy_i_23_n_0;
  wire operation_busy_i_24_n_0;
  wire operation_busy_i_25_n_0;
  wire operation_busy_i_26_n_0;
  wire operation_busy_i_27_n_0;
  wire operation_busy_i_28_n_0;
  wire operation_busy_i_29_n_0;
  wire operation_busy_i_2__6_n_0;
  wire operation_busy_i_30_n_0;
  wire operation_busy_i_31_n_0;
  wire operation_busy_i_32_n_0;
  wire operation_busy_i_33_n_0;
  wire operation_busy_i_34_n_0;
  wire operation_busy_i_35_n_0;
  wire operation_busy_i_36_n_0;
  wire operation_busy_i_37_n_0;
  wire operation_busy_i_38_n_0;
  wire operation_busy_i_39_n_0;
  wire operation_busy_i_40_n_0;
  wire operation_busy_i_41_n_0;
  wire operation_busy_i_42_n_0;
  wire operation_busy_i_43_n_0;
  wire operation_busy_i_44_n_0;
  wire operation_busy_i_45_n_0;
  wire operation_busy_i_46_n_0;
  wire operation_busy_i_47_n_0;
  wire operation_busy_i_48_n_0;
  wire operation_busy_i_49_n_0;
  wire operation_busy_i_4_n_0;
  wire operation_busy_i_50_n_0;
  wire operation_busy_i_51_n_0;
  wire operation_busy_i_52_n_0;
  wire operation_busy_i_53_n_0;
  wire operation_busy_i_54_n_0;
  wire operation_busy_i_55_n_0;
  wire operation_busy_i_5_n_0;
  wire operation_busy_i_7_n_0;
  wire operation_busy_i_8_n_0;
  wire operation_busy_i_9_n_0;
  wire operation_busy_reg;
  wire operation_done_rd;
  wire operation_error;
  wire operation_error_i_2_n_0;
  wire operation_error_i_3_n_0;
  wire operation_start_i_2_n_0;
  wire operation_start_i_3_n_0;
  wire operation_start_rd;
  wire operation_valid;
  wire p_19_in;
  wire [31:7]p_4_out;
  wire [31:7]p_5_out;
  wire [31:7]p_8_out;
  wire [31:19]pckt_size_rd;
  wire [23:0]results_exported_reg_next;
  wire [23:0]\results_exported_reg_reg[22] ;
  wire [23:0]results_left_reg_next;
  wire \results_left_reg_reg[10] ;
  wire \results_left_reg_reg[14] ;
  wire \results_left_reg_reg[17] ;
  wire \results_left_reg_reg[18] ;
  wire \results_left_reg_reg[22] ;
  wire [31:0]rslt_size_rd;
  wire rslt_tlast_sampled;
  wire \rst_pipeline_reg[3] ;
  wire rw_op_dne_reg_en;
  wire s_axil_arready_next;
  wire s_axil_bvalid_reg_i_1_n_0;
  wire [3:0]s_axil_ctrl_araddr;
  wire s_axil_ctrl_arready;
  wire s_axil_ctrl_arvalid;
  wire [3:0]s_axil_ctrl_awaddr;
  wire \s_axil_ctrl_awaddr[2]_0 ;
  wire \s_axil_ctrl_awaddr[2]_1 ;
  wire \s_axil_ctrl_awaddr[2]_2 ;
  wire \s_axil_ctrl_awaddr[4] ;
  wire \s_axil_ctrl_awaddr[4]_0 ;
  wire \s_axil_ctrl_awaddr[4]_1 ;
  wire \s_axil_ctrl_awaddr[4]_10 ;
  wire \s_axil_ctrl_awaddr[4]_11 ;
  wire \s_axil_ctrl_awaddr[4]_12 ;
  wire \s_axil_ctrl_awaddr[4]_13 ;
  wire \s_axil_ctrl_awaddr[4]_2 ;
  wire \s_axil_ctrl_awaddr[4]_3 ;
  wire \s_axil_ctrl_awaddr[4]_4 ;
  wire \s_axil_ctrl_awaddr[4]_5 ;
  wire \s_axil_ctrl_awaddr[4]_6 ;
  wire \s_axil_ctrl_awaddr[4]_7 ;
  wire \s_axil_ctrl_awaddr[4]_8 ;
  wire \s_axil_ctrl_awaddr[4]_9 ;
  wire \s_axil_ctrl_awaddr[5] ;
  wire \s_axil_ctrl_awaddr[5]_0 ;
  wire \s_axil_ctrl_awaddr[5]_1 ;
  wire \s_axil_ctrl_awaddr[5]_2 ;
  wire s_axil_ctrl_awaddr_2_sn_1;
  wire s_axil_ctrl_awready;
  wire s_axil_ctrl_awvalid;
  wire s_axil_ctrl_bready;
  wire s_axil_ctrl_bvalid;
  wire [31:0]s_axil_ctrl_rdata;
  wire s_axil_ctrl_rready;
  wire s_axil_ctrl_rvalid;
  wire [31:0]s_axil_ctrl_wdata;
  wire s_axil_ctrl_wready;
  wire [3:0]s_axil_ctrl_wstrb;
  wire s_axil_ctrl_wstrb_3_sn_1;
  wire s_axil_ctrl_wvalid;
  wire s_axil_rvalid_reg_i_1__2_n_0;
  wire sampled_signal_reg;
  wire sampled_signal_reg_0;
  wire [0:0]sampled_signal_reg_1;
  wire [0:0]sampled_signal_reg_2;
  wire sampled_signal_reg_3;
  wire scle_loaded_rd;
  wire [31:2]scle_size_rd;
  wire wght_loaded_rd;
  wire wo_reg_rst;

  assign s_axil_ctrl_awaddr_2_sp_1 = s_axil_ctrl_awaddr_2_sn_1;
  assign s_axil_ctrl_wstrb_3_sp_1 = s_axil_ctrl_wstrb_3_sn_1;
  LUT6 #(
    .INIT(64'h5555111000000000)) 
    \data_size[13]_i_1 
       (.I0(fsm_rst_0),
        .I1(operation_busy_reg),
        .I2(Q[2]),
        .I3(\data_size[13]_i_2_n_0 ),
        .I4(\data_size[13]_i_3_n_0 ),
        .I5(operation_error_i_2_n_0),
        .O(E));
  LUT6 #(
    .INIT(64'h0000000055555755)) 
    \data_size[13]_i_2 
       (.I0(operation_busy_i_10_n_0),
        .I1(locked_i_5_n_0),
        .I2(locked_i_6_n_0),
        .I3(operation_busy_i_8_n_0),
        .I4(operation_busy_i_7_n_0),
        .I5(\fsm_state_reg[1]_rep_1 ),
        .O(\data_size[13]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \data_size[13]_i_3 
       (.I0(fsm_rst),
        .I1(interrupt_error),
        .I2(interrupt_abort),
        .I3(interrupt_soft_reg),
        .O(\data_size[13]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fsm_state[0]_i_1__7 
       (.I0(operation_busy_i_2__6_n_0),
        .O(D[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \fsm_state[0]_rep_i_1 
       (.I0(operation_busy_i_2__6_n_0),
        .O(\fsm_state_reg[1]_rep ));
  LUT1 #(
    .INIT(2'h1)) 
    \fsm_state[1]_i_1__7 
       (.I0(operation_error_i_3_n_0),
        .O(D[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \fsm_state[1]_rep_i_1 
       (.I0(operation_error_i_3_n_0),
        .O(\fsm_state_reg[2] ));
  LUT6 #(
    .INIT(64'h5555555500005444)) 
    \fsm_state[2]_i_1__7 
       (.I0(fsm_rst),
        .I1(\fsm_state_reg[2]_0 ),
        .I2(Q[2]),
        .I3(operation_done_rd),
        .I4(\fsm_state_reg[2]_1 ),
        .I5(operation_busy_i_5_n_0),
        .O(fsm_rst_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \fsm_state[2]_i_5 
       (.I0(\fsm_state[2]_i_4 [9]),
        .I1(\fsm_state[2]_i_4 [8]),
        .I2(\fsm_state[2]_i_4 [0]),
        .I3(\fsm_state[2]_i_4 [1]),
        .I4(\fsm_state[2]_i_4 [21]),
        .I5(\fsm_state[2]_i_4 [18]),
        .O(\results_left_reg_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'hFCFF8088)) 
    internal_error_asserted_i_1
       (.I0(internal_operation_error_reg),
        .I1(operation_error_i_2_n_0),
        .I2(fsm_rst_0),
        .I3(operation_error_i_3_n_0),
        .I4(internal_error_asserted),
        .O(\rst_pipeline_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'h10100010)) 
    internal_operation_error_i_1
       (.I0(internal_error_asserted),
        .I1(internal_operation_error_reg),
        .I2(operation_error_i_2_n_0),
        .I3(operation_error_i_3_n_0),
        .I4(fsm_rst_0),
        .O(internal_error_asserted_reg));
  LUT6 #(
    .INIT(64'h0EE00EE00EE00EEE)) 
    interrupt_soft_reg_early_i_1
       (.I0(interrupt_soft_reg_early),
        .I1(interrupt_soft),
        .I2(fsm_rst_0),
        .I3(operation_error_i_2_n_0),
        .I4(rslt_tlast_sampled),
        .I5(operation_error_i_3_n_0),
        .O(interrupt_soft_reg_early_reg));
  LUT6 #(
    .INIT(64'hFFFFCC5D00000051)) 
    interrupt_soft_reg_i_1
       (.I0(interrupt_soft_reg_i_2_n_0),
        .I1(fsm_rst_1),
        .I2(rslt_tlast_sampled),
        .I3(operation_error_i_3_n_0),
        .I4(interrupt_soft_reg_i_3_n_0),
        .I5(interrupt_soft_reg),
        .O(sampled_signal_reg));
  LUT2 #(
    .INIT(4'h1)) 
    interrupt_soft_reg_i_2
       (.I0(interrupt_soft),
        .I1(interrupt_soft_reg_early),
        .O(interrupt_soft_reg_i_2_n_0));
  LUT6 #(
    .INIT(64'h22222222A2A2A2AA)) 
    interrupt_soft_reg_i_3
       (.I0(fsm_rst_0),
        .I1(operation_error_i_2_n_0),
        .I2(operation_busy_reg),
        .I3(Q[2]),
        .I4(\data_size[13]_i_2_n_0 ),
        .I5(\data_size[13]_i_3_n_0 ),
        .O(interrupt_soft_reg_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \iteration_reg[0]_i_1 
       (.I0(\mem_reg[8][23]_0 [0]),
        .I1(operation_error_i_3_n_0),
        .O(\iteration_reg_reg[23] [0]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \iteration_reg[10]_i_1 
       (.I0(iteration_reg_next[9]),
        .I1(operation_error_i_3_n_0),
        .O(\iteration_reg_reg[23] [10]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \iteration_reg[11]_i_1 
       (.I0(iteration_reg_next[10]),
        .I1(operation_error_i_3_n_0),
        .O(\iteration_reg_reg[23] [11]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \iteration_reg[12]_i_1 
       (.I0(iteration_reg_next[11]),
        .I1(operation_error_i_3_n_0),
        .O(\iteration_reg_reg[23] [12]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \iteration_reg[13]_i_1 
       (.I0(iteration_reg_next[12]),
        .I1(operation_error_i_3_n_0),
        .O(\iteration_reg_reg[23] [13]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \iteration_reg[14]_i_1 
       (.I0(iteration_reg_next[13]),
        .I1(operation_error_i_3_n_0),
        .O(\iteration_reg_reg[23] [14]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \iteration_reg[15]_i_1 
       (.I0(iteration_reg_next[14]),
        .I1(operation_error_i_3_n_0),
        .O(\iteration_reg_reg[23] [15]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \iteration_reg[16]_i_1 
       (.I0(iteration_reg_next[15]),
        .I1(operation_error_i_3_n_0),
        .O(\iteration_reg_reg[23] [16]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \iteration_reg[17]_i_1 
       (.I0(iteration_reg_next[16]),
        .I1(operation_error_i_3_n_0),
        .O(\iteration_reg_reg[23] [17]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \iteration_reg[18]_i_1 
       (.I0(iteration_reg_next[17]),
        .I1(operation_error_i_3_n_0),
        .O(\iteration_reg_reg[23] [18]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \iteration_reg[19]_i_1 
       (.I0(iteration_reg_next[18]),
        .I1(operation_error_i_3_n_0),
        .O(\iteration_reg_reg[23] [19]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \iteration_reg[1]_i_1 
       (.I0(iteration_reg_next[0]),
        .I1(operation_error_i_3_n_0),
        .O(\iteration_reg_reg[23] [1]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \iteration_reg[20]_i_1 
       (.I0(iteration_reg_next[19]),
        .I1(operation_error_i_3_n_0),
        .O(\iteration_reg_reg[23] [20]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \iteration_reg[21]_i_1 
       (.I0(iteration_reg_next[20]),
        .I1(operation_error_i_3_n_0),
        .O(\iteration_reg_reg[23] [21]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \iteration_reg[22]_i_1 
       (.I0(iteration_reg_next[21]),
        .I1(operation_error_i_3_n_0),
        .O(\iteration_reg_reg[23] [22]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'h2322)) 
    \iteration_reg[23]_i_1 
       (.I0(operation_error_i_3_n_0),
        .I1(fsm_rst_0),
        .I2(operation_error_i_2_n_0),
        .I3(rslt_tlast_sampled),
        .O(sampled_signal_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \iteration_reg[23]_i_2 
       (.I0(iteration_reg_next[22]),
        .I1(operation_error_i_3_n_0),
        .O(\iteration_reg_reg[23] [23]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \iteration_reg[2]_i_1 
       (.I0(iteration_reg_next[1]),
        .I1(operation_error_i_3_n_0),
        .O(\iteration_reg_reg[23] [2]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \iteration_reg[3]_i_1 
       (.I0(iteration_reg_next[2]),
        .I1(operation_error_i_3_n_0),
        .O(\iteration_reg_reg[23] [3]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \iteration_reg[4]_i_1 
       (.I0(iteration_reg_next[3]),
        .I1(operation_error_i_3_n_0),
        .O(\iteration_reg_reg[23] [4]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \iteration_reg[5]_i_1 
       (.I0(iteration_reg_next[4]),
        .I1(operation_error_i_3_n_0),
        .O(\iteration_reg_reg[23] [5]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \iteration_reg[6]_i_1 
       (.I0(iteration_reg_next[5]),
        .I1(operation_error_i_3_n_0),
        .O(\iteration_reg_reg[23] [6]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \iteration_reg[7]_i_1 
       (.I0(iteration_reg_next[6]),
        .I1(operation_error_i_3_n_0),
        .O(\iteration_reg_reg[23] [7]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \iteration_reg[8]_i_1 
       (.I0(iteration_reg_next[7]),
        .I1(operation_error_i_3_n_0),
        .O(\iteration_reg_reg[23] [8]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \iteration_reg[9]_i_1 
       (.I0(iteration_reg_next[8]),
        .I1(operation_error_i_3_n_0),
        .O(\iteration_reg_reg[23] [9]));
  LUT6 #(
    .INIT(64'h4544444445454545)) 
    locked_i_1
       (.I0(operation_busy_i_5_n_0),
        .I1(locked_reg),
        .I2(locked_i_3_n_0),
        .I3(\mem_reg[7][7]_0 ),
        .I4(\mem_reg[6][8]_0 ),
        .I5(operation_valid),
        .O(locked_next));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    locked_i_10
       (.I0(scle_size_rd[9]),
        .I1(scle_size_rd[6]),
        .I2(data_size_rd[27]),
        .I3(grid_size_rd[12]),
        .I4(operation_busy_i_36_n_0),
        .O(locked_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    locked_i_11
       (.I0(scle_size_rd[24]),
        .I1(scle_size_rd[7]),
        .I2(grid_size_rd[28]),
        .I3(btch_size_rd[1]),
        .I4(operation_busy_i_38_n_0),
        .O(locked_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    locked_i_12
       (.I0(scle_size_rd[25]),
        .I1(scle_size_rd[14]),
        .I2(scle_size_rd[29]),
        .I3(scle_size_rd[10]),
        .I4(operation_busy_i_32_n_0),
        .O(locked_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    locked_i_13
       (.I0(scle_size_rd[30]),
        .I1(scle_size_rd[23]),
        .I2(scle_size_rd[22]),
        .I3(scle_size_rd[5]),
        .I4(operation_busy_i_34_n_0),
        .O(locked_i_13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    locked_i_14
       (.I0(grid_size_rd[10]),
        .I1(btch_size_rd[5]),
        .I2(grid_size_rd[23]),
        .I3(grid_size_rd[7]),
        .I4(operation_busy_i_46_n_0),
        .O(locked_i_14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    locked_i_15
       (.I0(data_size_rd[26]),
        .I1(btch_size_rd[4]),
        .I2(data_size_rd[24]),
        .I3(pckt_size_rd[22]),
        .I4(operation_busy_i_48_n_0),
        .O(locked_i_15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    locked_i_16
       (.I0(grid_size_rd[24]),
        .I1(data_loaded_rd),
        .I2(grid_size_rd[20]),
        .I3(wght_loaded_rd),
        .I4(operation_busy_i_42_n_0),
        .O(locked_i_16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    locked_i_17
       (.I0(data_size_rd[20]),
        .I1(btch_size_rd[6]),
        .I2(data_size_rd[17]),
        .I3(grid_size_rd[17]),
        .I4(operation_busy_i_44_n_0),
        .O(locked_i_17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    locked_i_18
       (.I0(rslt_size_rd[18]),
        .I1(rslt_size_rd[17]),
        .I2(rslt_size_rd[19]),
        .I3(rslt_size_rd[16]),
        .I4(operation_busy_i_22_n_0),
        .O(locked_i_18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    locked_i_19
       (.I0(rslt_size_rd[22]),
        .I1(rslt_size_rd[21]),
        .I2(rslt_size_rd[23]),
        .I3(rslt_size_rd[20]),
        .I4(operation_busy_i_24_n_0),
        .O(locked_i_19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    locked_i_20
       (.I0(rslt_size_rd[6]),
        .I1(rslt_size_rd[5]),
        .I2(rslt_size_rd[7]),
        .I3(rslt_size_rd[4]),
        .I4(operation_busy_i_26_n_0),
        .O(locked_i_20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    locked_i_21
       (.I0(rslt_size_rd[27]),
        .I1(rslt_size_rd[24]),
        .I2(rslt_size_rd[30]),
        .I3(rslt_size_rd[29]),
        .I4(operation_busy_i_28_n_0),
        .O(locked_i_21_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    locked_i_22
       (.I0(\mem_reg[4][18]_0 [13]),
        .I1(\mem_reg[4][18]_0 [4]),
        .I2(\mem_reg[4][18]_0 [8]),
        .O(locked_i_22_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    locked_i_23
       (.I0(\mem_reg[4][18]_0 [0]),
        .I1(\mem_reg[4][18]_0 [16]),
        .I2(\mem_reg[4][18]_0 [2]),
        .I3(\mem_reg[4][18]_0 [9]),
        .O(locked_i_23_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    locked_i_24
       (.I0(\mem_reg[4][18]_0 [6]),
        .I1(\mem_reg[4][18]_0 [11]),
        .I2(\mem_reg[4][18]_0 [5]),
        .I3(\mem_reg[4][18]_0 [10]),
        .O(locked_i_24_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    locked_i_25
       (.I0(\mem_reg[4][18]_0 [12]),
        .I1(\mem_reg[4][18]_0 [15]),
        .I2(\mem_reg[4][18]_0 [1]),
        .I3(\mem_reg[4][18]_0 [17]),
        .O(locked_i_25_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    locked_i_26
       (.I0(\mem_reg[4][18]_0 [3]),
        .I1(\mem_reg[4][18]_0 [14]),
        .I2(\mem_reg[4][18]_0 [7]),
        .I3(\mem_reg[4][18]_0 [18]),
        .O(locked_i_26_n_0));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'hDDEF)) 
    locked_i_3
       (.I0(\mem_reg[6][8]_0 ),
        .I1(Q[2]),
        .I2(operation_start_rd),
        .I3(\mem_reg[7][7]_0 ),
        .O(locked_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    locked_i_4
       (.I0(locked_i_5_n_0),
        .I1(locked_i_6_n_0),
        .I2(operation_busy_i_8_n_0),
        .I3(locked_i_7_n_0),
        .I4(locked_i_8_n_0),
        .I5(locked_i_9_n_0),
        .O(operation_valid));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    locked_i_5
       (.I0(operation_busy_i_18_n_0),
        .I1(locked_i_10_n_0),
        .I2(locked_i_11_n_0),
        .I3(locked_i_12_n_0),
        .I4(locked_i_13_n_0),
        .O(locked_i_5_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    locked_i_6
       (.I0(operation_busy_i_21_n_0),
        .I1(locked_i_14_n_0),
        .I2(locked_i_15_n_0),
        .I3(locked_i_16_n_0),
        .I4(locked_i_17_n_0),
        .O(locked_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    locked_i_7
       (.I0(operation_busy_i_14_n_0),
        .I1(\mem_reg[0][13]_0 [8]),
        .I2(\mem_reg[0][13]_0 [7]),
        .I3(data_size_rd[14]),
        .O(locked_i_7_n_0));
  LUT5 #(
    .INIT(32'hFFFF0010)) 
    locked_i_8
       (.I0(locked_i_18_n_0),
        .I1(locked_i_19_n_0),
        .I2(locked_i_20_n_0),
        .I3(locked_i_21_n_0),
        .I4(operation_busy_i_13_n_0),
        .O(locked_i_8_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA9AAAA)) 
    locked_i_9
       (.I0(pckt_size_rd[19]),
        .I1(locked_i_22_n_0),
        .I2(locked_i_23_n_0),
        .I3(locked_i_24_n_0),
        .I4(locked_i_25_n_0),
        .I5(locked_i_26_n_0),
        .O(locked_i_9_n_0));
  LUT6 #(
    .INIT(64'hFFFEFFFF00000000)) 
    \mem[0][15]_i_1 
       (.I0(s_axil_ctrl_awaddr[1]),
        .I1(s_axil_ctrl_awaddr[0]),
        .I2(s_axil_ctrl_awaddr[2]),
        .I3(s_axil_ctrl_awaddr[3]),
        .I4(\mem[0][15]_i_3_n_0 ),
        .I5(\mem[0][23]_i_4_n_0 ),
        .O(\mem[0][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAE)) 
    \mem[0][15]_i_2 
       (.I0(\mem[0][23]_i_4_n_0 ),
        .I1(\mem[0][15]_i_3_n_0 ),
        .I2(s_axil_ctrl_awaddr[3]),
        .I3(s_axil_ctrl_awaddr[2]),
        .I4(s_axil_ctrl_awaddr[0]),
        .I5(s_axil_ctrl_awaddr[1]),
        .O(p_8_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem[0][15]_i_3 
       (.I0(s_axil_ctrl_wstrb[1]),
        .I1(p_19_in),
        .O(\mem[0][15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFF00000000)) 
    \mem[0][23]_i_1 
       (.I0(s_axil_ctrl_awaddr[1]),
        .I1(s_axil_ctrl_awaddr[0]),
        .I2(s_axil_ctrl_awaddr[2]),
        .I3(s_axil_ctrl_awaddr[3]),
        .I4(\mem[0][23]_i_3_n_0 ),
        .I5(\mem[0][23]_i_4_n_0 ),
        .O(\mem[0][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAE)) 
    \mem[0][23]_i_2 
       (.I0(\mem[0][23]_i_4_n_0 ),
        .I1(\mem[0][23]_i_3_n_0 ),
        .I2(s_axil_ctrl_awaddr[3]),
        .I3(s_axil_ctrl_awaddr[2]),
        .I4(s_axil_ctrl_awaddr[0]),
        .I5(s_axil_ctrl_awaddr[1]),
        .O(p_8_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem[0][23]_i_3 
       (.I0(s_axil_ctrl_wstrb[2]),
        .I1(p_19_in),
        .O(\mem[0][23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \mem[0][23]_i_4 
       (.I0(rw_op_dne_reg_en),
        .I1(s_axil_ctrl_awaddr[3]),
        .I2(s_axil_ctrl_awaddr[2]),
        .I3(s_axil_ctrl_awaddr[0]),
        .I4(s_axil_ctrl_awaddr[1]),
        .I5(\mem[0][7]_i_3_n_0 ),
        .O(\mem[0][23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \mem[0][31]_i_1 
       (.I0(s_axil_ctrl_wstrb_3_sn_1),
        .I1(s_axil_ctrl_awaddr[3]),
        .I2(s_axil_ctrl_awaddr[2]),
        .I3(s_axil_ctrl_awaddr[0]),
        .I4(s_axil_ctrl_awaddr[1]),
        .I5(p_8_out[31]),
        .O(\mem[0][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCCCCF4CC)) 
    \mem[0][31]_i_2 
       (.I0(s_axil_ctrl_wstrb[0]),
        .I1(rw_op_dne_reg_en),
        .I2(s_axil_ctrl_wstrb[3]),
        .I3(p_19_in),
        .I4(\mem[0][31]_i_5_n_0 ),
        .O(p_8_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mem[0][31]_i_3 
       (.I0(s_axil_ctrl_wstrb[3]),
        .I1(p_19_in),
        .O(s_axil_ctrl_wstrb_3_sn_1));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAAA)) 
    \mem[0][31]_i_4 
       (.I0(interrupt_error),
        .I1(interrupt_abort),
        .I2(interrupt_soft_reg),
        .I3(Q[2]),
        .I4(\mem_reg[6][8]_0 ),
        .I5(\fsm_state_reg[2]_0 ),
        .O(rw_op_dne_reg_en));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mem[0][31]_i_5 
       (.I0(s_axil_ctrl_awaddr[3]),
        .I1(s_axil_ctrl_awaddr[2]),
        .I2(s_axil_ctrl_awaddr[0]),
        .I3(s_axil_ctrl_awaddr[1]),
        .O(\mem[0][31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \mem[0][7]_i_1 
       (.I0(rw_op_dne_reg_en),
        .I1(s_axil_ctrl_awaddr[3]),
        .I2(s_axil_ctrl_awaddr[2]),
        .I3(s_axil_ctrl_awaddr[0]),
        .I4(s_axil_ctrl_awaddr[1]),
        .I5(\mem[0][7]_i_3_n_0 ),
        .O(\mem[0][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAAA)) 
    \mem[0][7]_i_2 
       (.I0(rw_op_dne_reg_en),
        .I1(s_axil_ctrl_awaddr[3]),
        .I2(s_axil_ctrl_awaddr[2]),
        .I3(s_axil_ctrl_awaddr[0]),
        .I4(s_axil_ctrl_awaddr[1]),
        .I5(\mem[0][7]_i_3_n_0 ),
        .O(p_8_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem[0][7]_i_3 
       (.I0(s_axil_ctrl_wstrb[0]),
        .I1(p_19_in),
        .O(\mem[0][7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[10][0]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[0]),
        .I4(\s_axil_ctrl_awaddr[4]_3 ),
        .O(\mem[10][0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[10][10]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[10]),
        .I4(\s_axil_ctrl_awaddr[4]_11 ),
        .O(\mem[10][10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[10][11]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[11]),
        .I4(\s_axil_ctrl_awaddr[4]_11 ),
        .O(\mem[10][11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[10][12]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[12]),
        .I4(\s_axil_ctrl_awaddr[4]_11 ),
        .O(\mem[10][12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[10][13]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[13]),
        .I4(\s_axil_ctrl_awaddr[4]_11 ),
        .O(\mem[10][13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[10][14]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[14]),
        .I4(\s_axil_ctrl_awaddr[4]_11 ),
        .O(\mem[10][14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[10][15]_i_2 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[15]),
        .I4(\s_axil_ctrl_awaddr[4]_11 ),
        .O(\mem[10][15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \mem[10][15]_i_3 
       (.I0(\mem[0][15]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[2]),
        .I2(s_axil_ctrl_awaddr[3]),
        .I3(s_axil_ctrl_awaddr[0]),
        .I4(s_axil_ctrl_awaddr[1]),
        .O(\s_axil_ctrl_awaddr[4]_11 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[10][16]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[16]),
        .I4(\s_axil_ctrl_awaddr[4]_7 ),
        .O(\mem[10][16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[10][17]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[17]),
        .I4(\s_axil_ctrl_awaddr[4]_7 ),
        .O(\mem[10][17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[10][18]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[18]),
        .I4(\s_axil_ctrl_awaddr[4]_7 ),
        .O(\mem[10][18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[10][19]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[19]),
        .I4(\s_axil_ctrl_awaddr[4]_7 ),
        .O(\mem[10][19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[10][1]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[1]),
        .I4(\s_axil_ctrl_awaddr[4]_3 ),
        .O(\mem[10][1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[10][20]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[20]),
        .I4(\s_axil_ctrl_awaddr[4]_7 ),
        .O(\mem[10][20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[10][21]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[21]),
        .I4(\s_axil_ctrl_awaddr[4]_7 ),
        .O(\mem[10][21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[10][22]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[22]),
        .I4(\s_axil_ctrl_awaddr[4]_7 ),
        .O(\mem[10][22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[10][23]_i_2 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[23]),
        .I4(\s_axil_ctrl_awaddr[4]_7 ),
        .O(\mem[10][23]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \mem[10][23]_i_3 
       (.I0(\mem[0][23]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[2]),
        .I2(s_axil_ctrl_awaddr[3]),
        .I3(s_axil_ctrl_awaddr[0]),
        .I4(s_axil_ctrl_awaddr[1]),
        .O(\s_axil_ctrl_awaddr[4]_7 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[10][24]_i_1 
       (.I0(fsm_rst),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(s_axil_ctrl_wdata[24]),
        .I4(\s_axil_ctrl_awaddr[4]_1 ),
        .O(\mem[10][24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[10][25]_i_1 
       (.I0(fsm_rst),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(s_axil_ctrl_wdata[25]),
        .I4(\s_axil_ctrl_awaddr[4]_1 ),
        .O(\mem[10][25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[10][26]_i_1 
       (.I0(fsm_rst),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(s_axil_ctrl_wdata[26]),
        .I4(\s_axil_ctrl_awaddr[4]_1 ),
        .O(\mem[10][26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[10][27]_i_1 
       (.I0(fsm_rst),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(s_axil_ctrl_wdata[27]),
        .I4(\s_axil_ctrl_awaddr[4]_1 ),
        .O(\mem[10][27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[10][28]_i_1 
       (.I0(fsm_rst),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(s_axil_ctrl_wdata[28]),
        .I4(\s_axil_ctrl_awaddr[4]_1 ),
        .O(\mem[10][28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[10][29]_i_1 
       (.I0(fsm_rst),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(s_axil_ctrl_wdata[29]),
        .I4(\s_axil_ctrl_awaddr[4]_1 ),
        .O(\mem[10][29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[10][2]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[2]),
        .I4(\s_axil_ctrl_awaddr[4]_3 ),
        .O(\mem[10][2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[10][30]_i_1 
       (.I0(fsm_rst),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(s_axil_ctrl_wdata[30]),
        .I4(\s_axil_ctrl_awaddr[4]_1 ),
        .O(\mem[10][30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[10][31]_i_2 
       (.I0(fsm_rst),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(s_axil_ctrl_wdata[31]),
        .I4(\s_axil_ctrl_awaddr[4]_1 ),
        .O(\mem[10][31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    \mem[10][31]_i_3 
       (.I0(s_axil_ctrl_wstrb_3_sn_1),
        .I1(s_axil_ctrl_awaddr[2]),
        .I2(s_axil_ctrl_awaddr[3]),
        .I3(s_axil_ctrl_awaddr[0]),
        .I4(s_axil_ctrl_awaddr[1]),
        .O(\s_axil_ctrl_awaddr[4]_1 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[10][3]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[3]),
        .I4(\s_axil_ctrl_awaddr[4]_3 ),
        .O(\mem[10][3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[10][4]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[4]),
        .I4(\s_axil_ctrl_awaddr[4]_3 ),
        .O(\mem[10][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[10][5]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[5]),
        .I4(\s_axil_ctrl_awaddr[4]_3 ),
        .O(\mem[10][5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[10][6]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[6]),
        .I4(\s_axil_ctrl_awaddr[4]_3 ),
        .O(\mem[10][6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[10][7]_i_2 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[7]),
        .I4(\s_axil_ctrl_awaddr[4]_3 ),
        .O(\mem[10][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \mem[10][7]_i_3 
       (.I0(\mem[0][7]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[2]),
        .I2(s_axil_ctrl_awaddr[3]),
        .I3(s_axil_ctrl_awaddr[0]),
        .I4(s_axil_ctrl_awaddr[1]),
        .O(\s_axil_ctrl_awaddr[4]_3 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[10][8]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[8]),
        .I4(\s_axil_ctrl_awaddr[4]_11 ),
        .O(\mem[10][8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[10][9]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[9]),
        .I4(\s_axil_ctrl_awaddr[4]_11 ),
        .O(\mem[10][9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[11][0]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[0]),
        .I4(\s_axil_ctrl_awaddr[4]_4 ),
        .O(\mem[11][0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[11][10]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[10]),
        .I4(\s_axil_ctrl_awaddr[4]_12 ),
        .O(\mem[11][10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[11][11]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[11]),
        .I4(\s_axil_ctrl_awaddr[4]_12 ),
        .O(\mem[11][11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[11][12]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[12]),
        .I4(\s_axil_ctrl_awaddr[4]_12 ),
        .O(\mem[11][12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[11][13]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[13]),
        .I4(\s_axil_ctrl_awaddr[4]_12 ),
        .O(\mem[11][13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[11][14]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[14]),
        .I4(\s_axil_ctrl_awaddr[4]_12 ),
        .O(\mem[11][14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[11][15]_i_2 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[15]),
        .I4(\s_axil_ctrl_awaddr[4]_12 ),
        .O(\mem[11][15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \mem[11][15]_i_3 
       (.I0(\mem[0][15]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[2]),
        .I2(s_axil_ctrl_awaddr[3]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[0]),
        .O(\s_axil_ctrl_awaddr[4]_12 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[11][16]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[16]),
        .I4(\s_axil_ctrl_awaddr[4]_8 ),
        .O(\mem[11][16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[11][17]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[17]),
        .I4(\s_axil_ctrl_awaddr[4]_8 ),
        .O(\mem[11][17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[11][18]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[18]),
        .I4(\s_axil_ctrl_awaddr[4]_8 ),
        .O(\mem[11][18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[11][19]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[19]),
        .I4(\s_axil_ctrl_awaddr[4]_8 ),
        .O(\mem[11][19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[11][1]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[1]),
        .I4(\s_axil_ctrl_awaddr[4]_4 ),
        .O(\mem[11][1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[11][20]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[20]),
        .I4(\s_axil_ctrl_awaddr[4]_8 ),
        .O(\mem[11][20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[11][21]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[21]),
        .I4(\s_axil_ctrl_awaddr[4]_8 ),
        .O(\mem[11][21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[11][22]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[22]),
        .I4(\s_axil_ctrl_awaddr[4]_8 ),
        .O(\mem[11][22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[11][23]_i_2 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[23]),
        .I4(\s_axil_ctrl_awaddr[4]_8 ),
        .O(\mem[11][23]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \mem[11][23]_i_3 
       (.I0(\mem[0][23]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[2]),
        .I2(s_axil_ctrl_awaddr[3]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[0]),
        .O(\s_axil_ctrl_awaddr[4]_8 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[11][24]_i_1 
       (.I0(fsm_rst),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(s_axil_ctrl_wdata[24]),
        .I4(\s_axil_ctrl_awaddr[4]_0 ),
        .O(\mem[11][24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[11][25]_i_1 
       (.I0(fsm_rst),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(s_axil_ctrl_wdata[25]),
        .I4(\s_axil_ctrl_awaddr[4]_0 ),
        .O(\mem[11][25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[11][26]_i_1 
       (.I0(fsm_rst),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(s_axil_ctrl_wdata[26]),
        .I4(\s_axil_ctrl_awaddr[4]_0 ),
        .O(\mem[11][26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[11][27]_i_1 
       (.I0(fsm_rst),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(s_axil_ctrl_wdata[27]),
        .I4(\s_axil_ctrl_awaddr[4]_0 ),
        .O(\mem[11][27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[11][28]_i_1 
       (.I0(fsm_rst),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(s_axil_ctrl_wdata[28]),
        .I4(\s_axil_ctrl_awaddr[4]_0 ),
        .O(\mem[11][28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[11][29]_i_1 
       (.I0(fsm_rst),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(s_axil_ctrl_wdata[29]),
        .I4(\s_axil_ctrl_awaddr[4]_0 ),
        .O(\mem[11][29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[11][2]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[2]),
        .I4(\s_axil_ctrl_awaddr[4]_4 ),
        .O(\mem[11][2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[11][30]_i_1 
       (.I0(fsm_rst),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(s_axil_ctrl_wdata[30]),
        .I4(\s_axil_ctrl_awaddr[4]_0 ),
        .O(\mem[11][30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[11][31]_i_2 
       (.I0(fsm_rst),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(s_axil_ctrl_wdata[31]),
        .I4(\s_axil_ctrl_awaddr[4]_0 ),
        .O(\mem[11][31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \mem[11][31]_i_3 
       (.I0(s_axil_ctrl_wstrb_3_sn_1),
        .I1(s_axil_ctrl_awaddr[2]),
        .I2(s_axil_ctrl_awaddr[3]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[0]),
        .O(\s_axil_ctrl_awaddr[4]_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[11][3]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[3]),
        .I4(\s_axil_ctrl_awaddr[4]_4 ),
        .O(\mem[11][3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[11][4]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[4]),
        .I4(\s_axil_ctrl_awaddr[4]_4 ),
        .O(\mem[11][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[11][5]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[5]),
        .I4(\s_axil_ctrl_awaddr[4]_4 ),
        .O(\mem[11][5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[11][6]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[6]),
        .I4(\s_axil_ctrl_awaddr[4]_4 ),
        .O(\mem[11][6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[11][7]_i_2 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[7]),
        .I4(\s_axil_ctrl_awaddr[4]_4 ),
        .O(\mem[11][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \mem[11][7]_i_3 
       (.I0(\mem[0][7]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[2]),
        .I2(s_axil_ctrl_awaddr[3]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[0]),
        .O(\s_axil_ctrl_awaddr[4]_4 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[11][8]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[8]),
        .I4(\s_axil_ctrl_awaddr[4]_12 ),
        .O(\mem[11][8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[11][9]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[9]),
        .I4(\s_axil_ctrl_awaddr[4]_12 ),
        .O(\mem[11][9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[12][0]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[0]),
        .I4(\s_axil_ctrl_awaddr[4]_5 ),
        .O(\mem[12][0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[12][10]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[10]),
        .I4(\s_axil_ctrl_awaddr[4]_13 ),
        .O(\mem[12][10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[12][11]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[11]),
        .I4(\s_axil_ctrl_awaddr[4]_13 ),
        .O(\mem[12][11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[12][12]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[12]),
        .I4(\s_axil_ctrl_awaddr[4]_13 ),
        .O(\mem[12][12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[12][13]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[13]),
        .I4(\s_axil_ctrl_awaddr[4]_13 ),
        .O(\mem[12][13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[12][14]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[14]),
        .I4(\s_axil_ctrl_awaddr[4]_13 ),
        .O(\mem[12][14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[12][15]_i_2 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[15]),
        .I4(\s_axil_ctrl_awaddr[4]_13 ),
        .O(\mem[12][15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \mem[12][15]_i_3 
       (.I0(\mem[0][15]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[2]),
        .I2(s_axil_ctrl_awaddr[3]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[0]),
        .O(\s_axil_ctrl_awaddr[4]_13 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[12][16]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[16]),
        .I4(\s_axil_ctrl_awaddr[4]_9 ),
        .O(\mem[12][16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[12][17]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[17]),
        .I4(\s_axil_ctrl_awaddr[4]_9 ),
        .O(\mem[12][17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[12][18]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[18]),
        .I4(\s_axil_ctrl_awaddr[4]_9 ),
        .O(\mem[12][18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[12][19]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[19]),
        .I4(\s_axil_ctrl_awaddr[4]_9 ),
        .O(\mem[12][19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[12][1]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[1]),
        .I4(\s_axil_ctrl_awaddr[4]_5 ),
        .O(\mem[12][1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[12][20]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[20]),
        .I4(\s_axil_ctrl_awaddr[4]_9 ),
        .O(\mem[12][20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[12][21]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[21]),
        .I4(\s_axil_ctrl_awaddr[4]_9 ),
        .O(\mem[12][21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[12][22]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[22]),
        .I4(\s_axil_ctrl_awaddr[4]_9 ),
        .O(\mem[12][22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[12][23]_i_2 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[23]),
        .I4(\s_axil_ctrl_awaddr[4]_9 ),
        .O(\mem[12][23]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \mem[12][23]_i_3 
       (.I0(\mem[0][23]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[2]),
        .I2(s_axil_ctrl_awaddr[3]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[0]),
        .O(\s_axil_ctrl_awaddr[4]_9 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[12][24]_i_1 
       (.I0(fsm_rst),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(s_axil_ctrl_wdata[24]),
        .I4(\s_axil_ctrl_awaddr[4] ),
        .O(\mem[12][24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[12][25]_i_1 
       (.I0(fsm_rst),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(s_axil_ctrl_wdata[25]),
        .I4(\s_axil_ctrl_awaddr[4] ),
        .O(\mem[12][25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[12][26]_i_1 
       (.I0(fsm_rst),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(s_axil_ctrl_wdata[26]),
        .I4(\s_axil_ctrl_awaddr[4] ),
        .O(\mem[12][26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[12][27]_i_1 
       (.I0(fsm_rst),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(s_axil_ctrl_wdata[27]),
        .I4(\s_axil_ctrl_awaddr[4] ),
        .O(\mem[12][27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[12][28]_i_1 
       (.I0(fsm_rst),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(s_axil_ctrl_wdata[28]),
        .I4(\s_axil_ctrl_awaddr[4] ),
        .O(\mem[12][28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[12][29]_i_1 
       (.I0(fsm_rst),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(s_axil_ctrl_wdata[29]),
        .I4(\s_axil_ctrl_awaddr[4] ),
        .O(\mem[12][29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[12][2]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[2]),
        .I4(\s_axil_ctrl_awaddr[4]_5 ),
        .O(\mem[12][2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[12][30]_i_1 
       (.I0(fsm_rst),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(s_axil_ctrl_wdata[30]),
        .I4(\s_axil_ctrl_awaddr[4] ),
        .O(\mem[12][30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[12][31]_i_2 
       (.I0(fsm_rst),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(s_axil_ctrl_wdata[31]),
        .I4(\s_axil_ctrl_awaddr[4] ),
        .O(\mem[12][31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \mem[12][31]_i_3 
       (.I0(s_axil_ctrl_wstrb_3_sn_1),
        .I1(s_axil_ctrl_awaddr[2]),
        .I2(s_axil_ctrl_awaddr[3]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[0]),
        .O(\s_axil_ctrl_awaddr[4] ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[12][3]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[3]),
        .I4(\s_axil_ctrl_awaddr[4]_5 ),
        .O(\mem[12][3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[12][4]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[4]),
        .I4(\s_axil_ctrl_awaddr[4]_5 ),
        .O(\mem[12][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[12][5]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[5]),
        .I4(\s_axil_ctrl_awaddr[4]_5 ),
        .O(\mem[12][5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[12][6]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[6]),
        .I4(\s_axil_ctrl_awaddr[4]_5 ),
        .O(\mem[12][6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[12][7]_i_2 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[7]),
        .I4(\s_axil_ctrl_awaddr[4]_5 ),
        .O(\mem[12][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \mem[12][7]_i_3 
       (.I0(\mem[0][7]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[2]),
        .I2(s_axil_ctrl_awaddr[3]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[0]),
        .O(\s_axil_ctrl_awaddr[4]_5 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[12][8]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[8]),
        .I4(\s_axil_ctrl_awaddr[4]_13 ),
        .O(\mem[12][8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[12][9]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[9]),
        .I4(\s_axil_ctrl_awaddr[4]_13 ),
        .O(\mem[12][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAC0FFAAAAC000)) 
    \mem[13][0]_i_1 
       (.I0(s_axil_ctrl_wdata[0]),
        .I1(operation_busy_i_2__6_n_0),
        .I2(fsm_rst_0),
        .I3(rw_op_dne_reg_en),
        .I4(p_5_out[7]),
        .I5(operation_done_rd),
        .O(\mem[13][0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \mem[13][15]_i_1 
       (.I0(\mem[0][15]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[0]),
        .I2(s_axil_ctrl_awaddr[3]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[2]),
        .O(p_5_out[15]));
  LUT5 #(
    .INIT(32'h00800000)) 
    \mem[13][23]_i_1 
       (.I0(\mem[0][23]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[0]),
        .I2(s_axil_ctrl_awaddr[3]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[2]),
        .O(p_5_out[23]));
  LUT5 #(
    .INIT(32'h00400000)) 
    \mem[13][31]_i_1 
       (.I0(s_axil_ctrl_wstrb_3_sn_1),
        .I1(s_axil_ctrl_awaddr[0]),
        .I2(s_axil_ctrl_awaddr[3]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[2]),
        .O(p_5_out[31]));
  LUT5 #(
    .INIT(32'h00800000)) 
    \mem[13][7]_i_1 
       (.I0(\mem[0][7]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[0]),
        .I2(s_axil_ctrl_awaddr[3]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[2]),
        .O(p_5_out[7]));
  LUT5 #(
    .INIT(32'h00800000)) 
    \mem[14][15]_i_1 
       (.I0(\mem[0][15]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[2]),
        .I2(s_axil_ctrl_awaddr[3]),
        .I3(s_axil_ctrl_awaddr[0]),
        .I4(s_axil_ctrl_awaddr[1]),
        .O(\mem[14][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \mem[14][23]_i_1 
       (.I0(\mem[0][23]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[2]),
        .I2(s_axil_ctrl_awaddr[3]),
        .I3(s_axil_ctrl_awaddr[0]),
        .I4(s_axil_ctrl_awaddr[1]),
        .O(\mem[14][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \mem[14][31]_i_1 
       (.I0(s_axil_ctrl_wstrb_3_sn_1),
        .I1(s_axil_ctrl_awaddr[2]),
        .I2(s_axil_ctrl_awaddr[3]),
        .I3(s_axil_ctrl_awaddr[0]),
        .I4(s_axil_ctrl_awaddr[1]),
        .O(\mem[14][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \mem[14][7]_i_1 
       (.I0(\mem[0][7]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[2]),
        .I2(s_axil_ctrl_awaddr[3]),
        .I3(s_axil_ctrl_awaddr[0]),
        .I4(s_axil_ctrl_awaddr[1]),
        .O(\mem[14][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \mem[15][15]_i_1 
       (.I0(\mem[0][15]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[2]),
        .I2(s_axil_ctrl_awaddr[3]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[0]),
        .O(p_4_out[15]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \mem[15][23]_i_1 
       (.I0(\mem[0][23]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[2]),
        .I2(s_axil_ctrl_awaddr[3]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[0]),
        .O(p_4_out[23]));
  LUT5 #(
    .INIT(32'h40000000)) 
    \mem[15][31]_i_1 
       (.I0(s_axil_ctrl_wstrb_3_sn_1),
        .I1(s_axil_ctrl_awaddr[2]),
        .I2(s_axil_ctrl_awaddr[3]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[0]),
        .O(p_4_out[31]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \mem[15][7]_i_1 
       (.I0(\mem[0][7]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[2]),
        .I2(s_axil_ctrl_awaddr[3]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[0]),
        .O(p_4_out[7]));
  LUT6 #(
    .INIT(64'hFFFFFFDF00000000)) 
    \mem[1][15]_i_1 
       (.I0(\mem[0][15]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[3]),
        .I2(s_axil_ctrl_awaddr[0]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[2]),
        .I5(\mem[1][31]_i_3_n_0 ),
        .O(\mem[1][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAABAAAAAAAAAA)) 
    \mem[1][15]_i_2 
       (.I0(\mem[1][31]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[2]),
        .I2(s_axil_ctrl_awaddr[1]),
        .I3(s_axil_ctrl_awaddr[0]),
        .I4(s_axil_ctrl_awaddr[3]),
        .I5(\mem[0][15]_i_3_n_0 ),
        .O(\mem[1][15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFDF00000000)) 
    \mem[1][23]_i_1 
       (.I0(\mem[0][23]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[3]),
        .I2(s_axil_ctrl_awaddr[0]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[2]),
        .I5(\mem[1][31]_i_3_n_0 ),
        .O(\mem[1][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAABAAAAAAAAAA)) 
    \mem[1][23]_i_2 
       (.I0(\mem[1][31]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[2]),
        .I2(s_axil_ctrl_awaddr[1]),
        .I3(s_axil_ctrl_awaddr[0]),
        .I4(s_axil_ctrl_awaddr[3]),
        .I5(\mem[0][23]_i_3_n_0 ),
        .O(\mem[1][23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000000)) 
    \mem[1][31]_i_1 
       (.I0(s_axil_ctrl_wstrb_3_sn_1),
        .I1(s_axil_ctrl_awaddr[3]),
        .I2(s_axil_ctrl_awaddr[0]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[2]),
        .I5(\mem[1][31]_i_3_n_0 ),
        .O(\mem[1][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAABAA)) 
    \mem[1][31]_i_2 
       (.I0(\mem[1][31]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[2]),
        .I2(s_axil_ctrl_awaddr[1]),
        .I3(s_axil_ctrl_awaddr[0]),
        .I4(s_axil_ctrl_awaddr[3]),
        .I5(s_axil_ctrl_wstrb_3_sn_1),
        .O(\mem[1][31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8AAAAAAAAAA)) 
    \mem[1][31]_i_3 
       (.I0(rw_op_dne_reg_en),
        .I1(s_axil_ctrl_awaddr[2]),
        .I2(s_axil_ctrl_awaddr[1]),
        .I3(s_axil_ctrl_awaddr[0]),
        .I4(s_axil_ctrl_awaddr[3]),
        .I5(\mem[0][7]_i_3_n_0 ),
        .O(\mem[1][31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8AAAAAAAAAA)) 
    \mem[1][7]_i_1 
       (.I0(rw_op_dne_reg_en),
        .I1(s_axil_ctrl_awaddr[2]),
        .I2(s_axil_ctrl_awaddr[1]),
        .I3(s_axil_ctrl_awaddr[0]),
        .I4(s_axil_ctrl_awaddr[3]),
        .I5(\mem[0][7]_i_3_n_0 ),
        .O(\mem[1][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAABAAAAAAAAAA)) 
    \mem[1][7]_i_2 
       (.I0(rw_op_dne_reg_en),
        .I1(s_axil_ctrl_awaddr[2]),
        .I2(s_axil_ctrl_awaddr[1]),
        .I3(s_axil_ctrl_awaddr[0]),
        .I4(s_axil_ctrl_awaddr[3]),
        .I5(\mem[0][7]_i_3_n_0 ),
        .O(\mem[1][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFDF00000000)) 
    \mem[2][15]_i_1 
       (.I0(\mem[0][15]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[0]),
        .I2(s_axil_ctrl_awaddr[1]),
        .I3(s_axil_ctrl_awaddr[2]),
        .I4(s_axil_ctrl_awaddr[3]),
        .I5(\mem[2][31]_i_3_n_0 ),
        .O(\mem[2][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAABAAAAAAAAAA)) 
    \mem[2][15]_i_2 
       (.I0(\mem[2][31]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[3]),
        .I2(s_axil_ctrl_awaddr[2]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[0]),
        .I5(\mem[0][15]_i_3_n_0 ),
        .O(\mem[2][15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFDF00000000)) 
    \mem[2][23]_i_1 
       (.I0(\mem[0][23]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[0]),
        .I2(s_axil_ctrl_awaddr[1]),
        .I3(s_axil_ctrl_awaddr[2]),
        .I4(s_axil_ctrl_awaddr[3]),
        .I5(\mem[2][31]_i_3_n_0 ),
        .O(\mem[2][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAABAAAAAAAAAA)) 
    \mem[2][23]_i_2 
       (.I0(\mem[2][31]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[3]),
        .I2(s_axil_ctrl_awaddr[2]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[0]),
        .I5(\mem[0][23]_i_3_n_0 ),
        .O(\mem[2][23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000000)) 
    \mem[2][31]_i_1 
       (.I0(s_axil_ctrl_wstrb_3_sn_1),
        .I1(s_axil_ctrl_awaddr[0]),
        .I2(s_axil_ctrl_awaddr[1]),
        .I3(s_axil_ctrl_awaddr[2]),
        .I4(s_axil_ctrl_awaddr[3]),
        .I5(\mem[2][31]_i_3_n_0 ),
        .O(\mem[2][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAABAA)) 
    \mem[2][31]_i_2 
       (.I0(\mem[2][31]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[3]),
        .I2(s_axil_ctrl_awaddr[2]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[0]),
        .I5(s_axil_ctrl_wstrb_3_sn_1),
        .O(\mem[2][31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8AAAAAAAAAA)) 
    \mem[2][31]_i_3 
       (.I0(rw_op_dne_reg_en),
        .I1(s_axil_ctrl_awaddr[3]),
        .I2(s_axil_ctrl_awaddr[2]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[0]),
        .I5(\mem[0][7]_i_3_n_0 ),
        .O(\mem[2][31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8AAAAAAAAAA)) 
    \mem[2][7]_i_1 
       (.I0(rw_op_dne_reg_en),
        .I1(s_axil_ctrl_awaddr[3]),
        .I2(s_axil_ctrl_awaddr[2]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[0]),
        .I5(\mem[0][7]_i_3_n_0 ),
        .O(\mem[2][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAABAAAAAAAAAA)) 
    \mem[2][7]_i_2 
       (.I0(rw_op_dne_reg_en),
        .I1(s_axil_ctrl_awaddr[3]),
        .I2(s_axil_ctrl_awaddr[2]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[0]),
        .I5(\mem[0][7]_i_3_n_0 ),
        .O(\mem[2][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF7F00000000)) 
    \mem[3][15]_i_1 
       (.I0(\mem[0][15]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[1]),
        .I2(s_axil_ctrl_awaddr[0]),
        .I3(s_axil_ctrl_awaddr[2]),
        .I4(s_axil_ctrl_awaddr[3]),
        .I5(\mem[3][31]_i_3_n_0 ),
        .O(\mem[3][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
    \mem[3][15]_i_2 
       (.I0(\mem[3][31]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[3]),
        .I2(s_axil_ctrl_awaddr[2]),
        .I3(s_axil_ctrl_awaddr[0]),
        .I4(s_axil_ctrl_awaddr[1]),
        .I5(\mem[0][15]_i_3_n_0 ),
        .O(\mem[3][15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF7F00000000)) 
    \mem[3][23]_i_1 
       (.I0(\mem[0][23]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[1]),
        .I2(s_axil_ctrl_awaddr[0]),
        .I3(s_axil_ctrl_awaddr[2]),
        .I4(s_axil_ctrl_awaddr[3]),
        .I5(\mem[3][31]_i_3_n_0 ),
        .O(\mem[3][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
    \mem[3][23]_i_2 
       (.I0(\mem[3][31]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[3]),
        .I2(s_axil_ctrl_awaddr[2]),
        .I3(s_axil_ctrl_awaddr[0]),
        .I4(s_axil_ctrl_awaddr[1]),
        .I5(\mem[0][23]_i_3_n_0 ),
        .O(\mem[3][23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000000)) 
    \mem[3][31]_i_1 
       (.I0(s_axil_ctrl_wstrb_3_sn_1),
        .I1(s_axil_ctrl_awaddr[1]),
        .I2(s_axil_ctrl_awaddr[0]),
        .I3(s_axil_ctrl_awaddr[2]),
        .I4(s_axil_ctrl_awaddr[3]),
        .I5(\mem[3][31]_i_3_n_0 ),
        .O(\mem[3][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAABAAAAAA)) 
    \mem[3][31]_i_2 
       (.I0(\mem[3][31]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[3]),
        .I2(s_axil_ctrl_awaddr[2]),
        .I3(s_axil_ctrl_awaddr[0]),
        .I4(s_axil_ctrl_awaddr[1]),
        .I5(s_axil_ctrl_wstrb_3_sn_1),
        .O(\mem[3][31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA8AAAAAAAAAAAAAA)) 
    \mem[3][31]_i_3 
       (.I0(rw_op_dne_reg_en),
        .I1(s_axil_ctrl_awaddr[3]),
        .I2(s_axil_ctrl_awaddr[2]),
        .I3(s_axil_ctrl_awaddr[0]),
        .I4(s_axil_ctrl_awaddr[1]),
        .I5(\mem[0][7]_i_3_n_0 ),
        .O(\mem[3][31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA8AAAAAAAAAAAAAA)) 
    \mem[3][7]_i_1 
       (.I0(rw_op_dne_reg_en),
        .I1(s_axil_ctrl_awaddr[3]),
        .I2(s_axil_ctrl_awaddr[2]),
        .I3(s_axil_ctrl_awaddr[0]),
        .I4(s_axil_ctrl_awaddr[1]),
        .I5(\mem[0][7]_i_3_n_0 ),
        .O(\mem[3][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
    \mem[3][7]_i_2 
       (.I0(rw_op_dne_reg_en),
        .I1(s_axil_ctrl_awaddr[3]),
        .I2(s_axil_ctrl_awaddr[2]),
        .I3(s_axil_ctrl_awaddr[0]),
        .I4(s_axil_ctrl_awaddr[1]),
        .I5(\mem[0][7]_i_3_n_0 ),
        .O(\mem[3][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFDF00000000)) 
    \mem[4][15]_i_1 
       (.I0(\mem[0][15]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[3]),
        .I2(s_axil_ctrl_awaddr[2]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[0]),
        .I5(\mem[4][31]_i_3_n_0 ),
        .O(\mem[4][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAABAAAAAAAAAA)) 
    \mem[4][15]_i_2 
       (.I0(\mem[4][31]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[0]),
        .I2(s_axil_ctrl_awaddr[1]),
        .I3(s_axil_ctrl_awaddr[2]),
        .I4(s_axil_ctrl_awaddr[3]),
        .I5(\mem[0][15]_i_3_n_0 ),
        .O(\mem[4][15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFDF00000000)) 
    \mem[4][23]_i_1 
       (.I0(\mem[0][23]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[3]),
        .I2(s_axil_ctrl_awaddr[2]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[0]),
        .I5(\mem[4][31]_i_3_n_0 ),
        .O(\mem[4][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAABAAAAAAAAAA)) 
    \mem[4][23]_i_2 
       (.I0(\mem[4][31]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[0]),
        .I2(s_axil_ctrl_awaddr[1]),
        .I3(s_axil_ctrl_awaddr[2]),
        .I4(s_axil_ctrl_awaddr[3]),
        .I5(\mem[0][23]_i_3_n_0 ),
        .O(\mem[4][23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000000)) 
    \mem[4][31]_i_1 
       (.I0(s_axil_ctrl_wstrb_3_sn_1),
        .I1(s_axil_ctrl_awaddr[3]),
        .I2(s_axil_ctrl_awaddr[2]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[0]),
        .I5(\mem[4][31]_i_3_n_0 ),
        .O(\mem[4][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAABAA)) 
    \mem[4][31]_i_2 
       (.I0(\mem[4][31]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[0]),
        .I2(s_axil_ctrl_awaddr[1]),
        .I3(s_axil_ctrl_awaddr[2]),
        .I4(s_axil_ctrl_awaddr[3]),
        .I5(s_axil_ctrl_wstrb_3_sn_1),
        .O(\mem[4][31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8AAAAAAAAAA)) 
    \mem[4][31]_i_3 
       (.I0(rw_op_dne_reg_en),
        .I1(s_axil_ctrl_awaddr[0]),
        .I2(s_axil_ctrl_awaddr[1]),
        .I3(s_axil_ctrl_awaddr[2]),
        .I4(s_axil_ctrl_awaddr[3]),
        .I5(\mem[0][7]_i_3_n_0 ),
        .O(\mem[4][31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8AAAAAAAAAA)) 
    \mem[4][7]_i_1 
       (.I0(rw_op_dne_reg_en),
        .I1(s_axil_ctrl_awaddr[0]),
        .I2(s_axil_ctrl_awaddr[1]),
        .I3(s_axil_ctrl_awaddr[2]),
        .I4(s_axil_ctrl_awaddr[3]),
        .I5(\mem[0][7]_i_3_n_0 ),
        .O(\mem[4][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAABAAAAAAAAAA)) 
    \mem[4][7]_i_2 
       (.I0(rw_op_dne_reg_en),
        .I1(s_axil_ctrl_awaddr[0]),
        .I2(s_axil_ctrl_awaddr[1]),
        .I3(s_axil_ctrl_awaddr[2]),
        .I4(s_axil_ctrl_awaddr[3]),
        .I5(\mem[0][7]_i_3_n_0 ),
        .O(\mem[4][7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \mem[5][15]_i_1 
       (.I0(\mem[0][15]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[3]),
        .I2(s_axil_ctrl_awaddr[0]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[2]),
        .O(\mem[5][15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hA3A0)) 
    \mem[5][16]_i_1 
       (.I0(s_axil_ctrl_wdata[16]),
        .I1(rw_op_dne_reg_en),
        .I2(\mem[5][23]_i_1_n_0 ),
        .I3(grid_loaded_rd),
        .O(\mem[5][16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \mem[5][23]_i_1 
       (.I0(\mem[0][23]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[3]),
        .I2(s_axil_ctrl_awaddr[0]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[2]),
        .O(\mem[5][23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hA3A0)) 
    \mem[5][24]_i_1 
       (.I0(s_axil_ctrl_wdata[24]),
        .I1(rw_op_dne_reg_en),
        .I2(\mem[5][31]_i_1_n_0 ),
        .I3(scle_loaded_rd),
        .O(\mem[5][24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00100000)) 
    \mem[5][31]_i_1 
       (.I0(s_axil_ctrl_wstrb_3_sn_1),
        .I1(s_axil_ctrl_awaddr[3]),
        .I2(s_axil_ctrl_awaddr[0]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[2]),
        .O(\mem[5][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA2AAAAAAAAAA)) 
    \mem[5][7]_i_1 
       (.I0(rw_op_dne_reg_en),
        .I1(s_axil_ctrl_awaddr[2]),
        .I2(s_axil_ctrl_awaddr[1]),
        .I3(s_axil_ctrl_awaddr[0]),
        .I4(s_axil_ctrl_awaddr[3]),
        .I5(\mem[0][7]_i_3_n_0 ),
        .O(\mem[5][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAEAAAAAAAAAA)) 
    \mem[5][7]_i_2 
       (.I0(rw_op_dne_reg_en),
        .I1(s_axil_ctrl_awaddr[2]),
        .I2(s_axil_ctrl_awaddr[1]),
        .I3(s_axil_ctrl_awaddr[0]),
        .I4(s_axil_ctrl_awaddr[3]),
        .I5(\mem[0][7]_i_3_n_0 ),
        .O(\mem[5][7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hA3A0)) 
    \mem[5][8]_i_1 
       (.I0(s_axil_ctrl_wdata[8]),
        .I1(rw_op_dne_reg_en),
        .I2(\mem[5][15]_i_1_n_0 ),
        .I3(data_loaded_rd),
        .O(\mem[5][8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hA3A0)) 
    \mem[6][0]_i_1 
       (.I0(s_axil_ctrl_wdata[0]),
        .I1(rw_op_dne_reg_en),
        .I2(\mem[6][7]_i_1_n_0 ),
        .I3(wght_loaded_rd),
        .O(\mem[6][0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \mem[6][15]_i_1 
       (.I0(\mem[0][15]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[3]),
        .I2(s_axil_ctrl_awaddr[2]),
        .I3(s_axil_ctrl_awaddr[0]),
        .I4(s_axil_ctrl_awaddr[1]),
        .O(\mem[6][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \mem[6][23]_i_1 
       (.I0(\mem[0][23]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[3]),
        .I2(s_axil_ctrl_awaddr[2]),
        .I3(s_axil_ctrl_awaddr[0]),
        .I4(s_axil_ctrl_awaddr[1]),
        .O(\mem[6][23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'h1F10)) 
    \mem[6][24]_i_1 
       (.I0(operation_busy),
        .I1(operation_error),
        .I2(\s_axil_ctrl_awaddr[5]_2 ),
        .I3(s_axil_ctrl_wdata[24]),
        .O(\mem[6][24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem[6][25]_i_1 
       (.I0(operation_busy),
        .I1(\s_axil_ctrl_awaddr[5]_2 ),
        .I2(s_axil_ctrl_wdata[25]),
        .O(\mem[6][25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem[6][26]_i_1 
       (.I0(operation_error),
        .I1(\s_axil_ctrl_awaddr[5]_2 ),
        .I2(s_axil_ctrl_wdata[26]),
        .O(\mem[6][26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem[6][27]_i_1 
       (.I0(locked_next),
        .I1(\s_axil_ctrl_awaddr[5]_2 ),
        .I2(s_axil_ctrl_wdata[27]),
        .O(\mem[6][27]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mem[6][28]_i_1 
       (.I0(operation_valid),
        .I1(\s_axil_ctrl_awaddr[5]_2 ),
        .I2(s_axil_ctrl_wdata[28]),
        .O(\mem[6][28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'hFFEFFFFF)) 
    \mem[6][29]_i_2 
       (.I0(s_axil_ctrl_wstrb_3_sn_1),
        .I1(s_axil_ctrl_awaddr[3]),
        .I2(s_axil_ctrl_awaddr[2]),
        .I3(s_axil_ctrl_awaddr[0]),
        .I4(s_axil_ctrl_awaddr[1]),
        .O(\s_axil_ctrl_awaddr[5]_2 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \mem[6][30]_i_1 
       (.I0(s_axil_ctrl_wdata[30]),
        .I1(s_axil_ctrl_awaddr[1]),
        .I2(s_axil_ctrl_awaddr[0]),
        .I3(s_axil_ctrl_awaddr[2]),
        .I4(s_axil_ctrl_awaddr[3]),
        .I5(s_axil_ctrl_wstrb_3_sn_1),
        .O(\mem[6][30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \mem[6][31]_i_1 
       (.I0(s_axil_ctrl_wdata[31]),
        .I1(s_axil_ctrl_awaddr[1]),
        .I2(s_axil_ctrl_awaddr[0]),
        .I3(s_axil_ctrl_awaddr[2]),
        .I4(s_axil_ctrl_awaddr[3]),
        .I5(s_axil_ctrl_wstrb_3_sn_1),
        .O(\mem[6][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \mem[6][7]_i_1 
       (.I0(\mem[0][7]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[3]),
        .I2(s_axil_ctrl_awaddr[2]),
        .I3(s_axil_ctrl_awaddr[0]),
        .I4(s_axil_ctrl_awaddr[1]),
        .O(\mem[6][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAACFAA00)) 
    \mem[6][8]_i_1 
       (.I0(s_axil_ctrl_wdata[8]),
        .I1(Q[2]),
        .I2(\mem_reg[6][8]_0 ),
        .I3(\mem[6][15]_i_1_n_0 ),
        .I4(operation_start_rd),
        .O(\mem[6][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF004545FF000000)) 
    \mem[7][0]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[0]),
        .I4(\s_axil_ctrl_awaddr[5] ),
        .I5(\mem_reg[7][23]_0 [0]),
        .O(\mem[7][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF004545FF000000)) 
    \mem[7][10]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[10]),
        .I4(\s_axil_ctrl_awaddr[5]_1 ),
        .I5(\mem_reg[7][23]_0 [10]),
        .O(\mem[7][10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF004545FF000000)) 
    \mem[7][11]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[11]),
        .I4(\s_axil_ctrl_awaddr[5]_1 ),
        .I5(\mem_reg[7][23]_0 [11]),
        .O(\mem[7][11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF004545FF000000)) 
    \mem[7][12]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[12]),
        .I4(\s_axil_ctrl_awaddr[5]_1 ),
        .I5(\mem_reg[7][23]_0 [12]),
        .O(\mem[7][12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF004545FF000000)) 
    \mem[7][13]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[13]),
        .I4(\s_axil_ctrl_awaddr[5]_1 ),
        .I5(\mem_reg[7][23]_0 [13]),
        .O(\mem[7][13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF004545FF000000)) 
    \mem[7][14]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[14]),
        .I4(\s_axil_ctrl_awaddr[5]_1 ),
        .I5(\mem_reg[7][23]_0 [14]),
        .O(\mem[7][14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF004545FF000000)) 
    \mem[7][15]_i_2 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[15]),
        .I4(\s_axil_ctrl_awaddr[5]_1 ),
        .I5(\mem_reg[7][23]_0 [15]),
        .O(\mem[7][15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \mem[7][15]_i_3 
       (.I0(\mem[0][15]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[3]),
        .I2(s_axil_ctrl_awaddr[2]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[0]),
        .O(\s_axil_ctrl_awaddr[5]_1 ));
  LUT6 #(
    .INIT(64'hFF004545FF000000)) 
    \mem[7][16]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[16]),
        .I4(\s_axil_ctrl_awaddr[5]_0 ),
        .I5(\mem_reg[7][23]_0 [16]),
        .O(\mem[7][16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF004545FF000000)) 
    \mem[7][17]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[17]),
        .I4(\s_axil_ctrl_awaddr[5]_0 ),
        .I5(\mem_reg[7][23]_0 [17]),
        .O(\mem[7][17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF004545FF000000)) 
    \mem[7][18]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[18]),
        .I4(\s_axil_ctrl_awaddr[5]_0 ),
        .I5(\mem_reg[7][23]_0 [18]),
        .O(\mem[7][18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF004545FF000000)) 
    \mem[7][19]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[19]),
        .I4(\s_axil_ctrl_awaddr[5]_0 ),
        .I5(\mem_reg[7][23]_0 [19]),
        .O(\mem[7][19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF004545FF000000)) 
    \mem[7][1]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[1]),
        .I4(\s_axil_ctrl_awaddr[5] ),
        .I5(\mem_reg[7][23]_0 [1]),
        .O(\mem[7][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF004545FF000000)) 
    \mem[7][20]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[20]),
        .I4(\s_axil_ctrl_awaddr[5]_0 ),
        .I5(\mem_reg[7][23]_0 [20]),
        .O(\mem[7][20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF004545FF000000)) 
    \mem[7][21]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[21]),
        .I4(\s_axil_ctrl_awaddr[5]_0 ),
        .I5(\mem_reg[7][23]_0 [21]),
        .O(\mem[7][21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF004545FF000000)) 
    \mem[7][22]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[22]),
        .I4(\s_axil_ctrl_awaddr[5]_0 ),
        .I5(\mem_reg[7][23]_0 [22]),
        .O(\mem[7][22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF004545FF000000)) 
    \mem[7][23]_i_2 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[23]),
        .I4(\s_axil_ctrl_awaddr[5]_0 ),
        .I5(\mem_reg[7][23]_0 [23]),
        .O(\mem[7][23]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \mem[7][23]_i_3 
       (.I0(\mem[0][23]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[3]),
        .I2(s_axil_ctrl_awaddr[2]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[0]),
        .O(\s_axil_ctrl_awaddr[5]_0 ));
  LUT6 #(
    .INIT(64'hFF004545FF000000)) 
    \mem[7][2]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[2]),
        .I4(\s_axil_ctrl_awaddr[5] ),
        .I5(\mem_reg[7][23]_0 [2]),
        .O(\mem[7][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFFFFF00000000)) 
    \mem[7][31]_i_1 
       (.I0(s_axil_ctrl_wstrb_3_sn_1),
        .I1(s_axil_ctrl_awaddr[3]),
        .I2(s_axil_ctrl_awaddr[2]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[0]),
        .I5(\mem_reg[8][24]_0 ),
        .O(\mem[7][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF004545FF000000)) 
    \mem[7][3]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[3]),
        .I4(\s_axil_ctrl_awaddr[5] ),
        .I5(\mem_reg[7][23]_0 [3]),
        .O(\mem[7][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF004545FF000000)) 
    \mem[7][4]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[4]),
        .I4(\s_axil_ctrl_awaddr[5] ),
        .I5(\mem_reg[7][23]_0 [4]),
        .O(\mem[7][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF004545FF000000)) 
    \mem[7][5]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[5]),
        .I4(\s_axil_ctrl_awaddr[5] ),
        .I5(\mem_reg[7][23]_0 [5]),
        .O(\mem[7][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF004545FF000000)) 
    \mem[7][6]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[6]),
        .I4(\s_axil_ctrl_awaddr[5] ),
        .I5(\mem_reg[7][23]_0 [6]),
        .O(\mem[7][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF004545FF000000)) 
    \mem[7][7]_i_2 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[7]),
        .I4(\s_axil_ctrl_awaddr[5] ),
        .I5(\mem_reg[7][23]_0 [7]),
        .O(\mem[7][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \mem[7][7]_i_3 
       (.I0(\mem[0][7]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[3]),
        .I2(s_axil_ctrl_awaddr[2]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[0]),
        .O(\s_axil_ctrl_awaddr[5] ));
  LUT6 #(
    .INIT(64'hFF004545FF000000)) 
    \mem[7][8]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[8]),
        .I4(\s_axil_ctrl_awaddr[5]_1 ),
        .I5(\mem_reg[7][23]_0 [8]),
        .O(\mem[7][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF004545FF000000)) 
    \mem[7][9]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[9]),
        .I4(\s_axil_ctrl_awaddr[5]_1 ),
        .I5(\mem_reg[7][23]_0 [9]),
        .O(\mem[7][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF004545FF000000)) 
    \mem[8][0]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[0]),
        .I4(\s_axil_ctrl_awaddr[4]_2 ),
        .I5(\mem_reg[8][23]_0 [0]),
        .O(\mem[8][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF004545FF000000)) 
    \mem[8][10]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[10]),
        .I4(\s_axil_ctrl_awaddr[4]_10 ),
        .I5(\mem_reg[8][23]_0 [10]),
        .O(\mem[8][10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF004545FF000000)) 
    \mem[8][11]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[11]),
        .I4(\s_axil_ctrl_awaddr[4]_10 ),
        .I5(\mem_reg[8][23]_0 [11]),
        .O(\mem[8][11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF004545FF000000)) 
    \mem[8][12]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[12]),
        .I4(\s_axil_ctrl_awaddr[4]_10 ),
        .I5(\mem_reg[8][23]_0 [12]),
        .O(\mem[8][12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF004545FF000000)) 
    \mem[8][13]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[13]),
        .I4(\s_axil_ctrl_awaddr[4]_10 ),
        .I5(\mem_reg[8][23]_0 [13]),
        .O(\mem[8][13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF004545FF000000)) 
    \mem[8][14]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[14]),
        .I4(\s_axil_ctrl_awaddr[4]_10 ),
        .I5(\mem_reg[8][23]_0 [14]),
        .O(\mem[8][14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF004545FF000000)) 
    \mem[8][15]_i_2 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[15]),
        .I4(\s_axil_ctrl_awaddr[4]_10 ),
        .I5(\mem_reg[8][23]_0 [15]),
        .O(\mem[8][15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \mem[8][15]_i_3 
       (.I0(\mem[0][15]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[2]),
        .I2(s_axil_ctrl_awaddr[3]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[0]),
        .O(\s_axil_ctrl_awaddr[4]_10 ));
  LUT6 #(
    .INIT(64'hFF004545FF000000)) 
    \mem[8][16]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[16]),
        .I4(\s_axil_ctrl_awaddr[4]_6 ),
        .I5(\mem_reg[8][23]_0 [16]),
        .O(\mem[8][16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF004545FF000000)) 
    \mem[8][17]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[17]),
        .I4(\s_axil_ctrl_awaddr[4]_6 ),
        .I5(\mem_reg[8][23]_0 [17]),
        .O(\mem[8][17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF004545FF000000)) 
    \mem[8][18]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[18]),
        .I4(\s_axil_ctrl_awaddr[4]_6 ),
        .I5(\mem_reg[8][23]_0 [18]),
        .O(\mem[8][18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF004545FF000000)) 
    \mem[8][19]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[19]),
        .I4(\s_axil_ctrl_awaddr[4]_6 ),
        .I5(\mem_reg[8][23]_0 [19]),
        .O(\mem[8][19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF004545FF000000)) 
    \mem[8][1]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[1]),
        .I4(\s_axil_ctrl_awaddr[4]_2 ),
        .I5(\mem_reg[8][23]_0 [1]),
        .O(\mem[8][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF004545FF000000)) 
    \mem[8][20]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[20]),
        .I4(\s_axil_ctrl_awaddr[4]_6 ),
        .I5(\mem_reg[8][23]_0 [20]),
        .O(\mem[8][20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF004545FF000000)) 
    \mem[8][21]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[21]),
        .I4(\s_axil_ctrl_awaddr[4]_6 ),
        .I5(\mem_reg[8][23]_0 [21]),
        .O(\mem[8][21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF004545FF000000)) 
    \mem[8][22]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[22]),
        .I4(\s_axil_ctrl_awaddr[4]_6 ),
        .I5(\mem_reg[8][23]_0 [22]),
        .O(\mem[8][22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF004545FF000000)) 
    \mem[8][23]_i_2 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[23]),
        .I4(\s_axil_ctrl_awaddr[4]_6 ),
        .I5(\mem_reg[8][23]_0 [23]),
        .O(\mem[8][23]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \mem[8][23]_i_3 
       (.I0(\mem[0][23]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[2]),
        .I2(s_axil_ctrl_awaddr[3]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[0]),
        .O(\s_axil_ctrl_awaddr[4]_6 ));
  LUT6 #(
    .INIT(64'hFF004545FF000000)) 
    \mem[8][2]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[2]),
        .I4(\s_axil_ctrl_awaddr[4]_2 ),
        .I5(\mem_reg[8][23]_0 [2]),
        .O(\mem[8][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000000)) 
    \mem[8][31]_i_1 
       (.I0(s_axil_ctrl_wstrb_3_sn_1),
        .I1(s_axil_ctrl_awaddr[2]),
        .I2(s_axil_ctrl_awaddr[3]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[0]),
        .I5(\mem_reg[8][24]_0 ),
        .O(\mem[8][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF004545FF000000)) 
    \mem[8][3]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[3]),
        .I4(\s_axil_ctrl_awaddr[4]_2 ),
        .I5(\mem_reg[8][23]_0 [3]),
        .O(\mem[8][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF004545FF000000)) 
    \mem[8][4]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[4]),
        .I4(\s_axil_ctrl_awaddr[4]_2 ),
        .I5(\mem_reg[8][23]_0 [4]),
        .O(\mem[8][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF004545FF000000)) 
    \mem[8][5]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[5]),
        .I4(\s_axil_ctrl_awaddr[4]_2 ),
        .I5(\mem_reg[8][23]_0 [5]),
        .O(\mem[8][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF004545FF000000)) 
    \mem[8][6]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[6]),
        .I4(\s_axil_ctrl_awaddr[4]_2 ),
        .I5(\mem_reg[8][23]_0 [6]),
        .O(\mem[8][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF004545FF000000)) 
    \mem[8][7]_i_2 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[7]),
        .I4(\s_axil_ctrl_awaddr[4]_2 ),
        .I5(\mem_reg[8][23]_0 [7]),
        .O(\mem[8][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \mem[8][7]_i_3 
       (.I0(\mem[0][7]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[2]),
        .I2(s_axil_ctrl_awaddr[3]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[0]),
        .O(\s_axil_ctrl_awaddr[4]_2 ));
  LUT6 #(
    .INIT(64'hFF004545FF000000)) 
    \mem[8][8]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[8]),
        .I4(\s_axil_ctrl_awaddr[4]_10 ),
        .I5(\mem_reg[8][23]_0 [8]),
        .O(\mem[8][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF004545FF000000)) 
    \mem[8][9]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[9]),
        .I4(\s_axil_ctrl_awaddr[4]_10 ),
        .I5(\mem_reg[8][23]_0 [9]),
        .O(\mem[8][9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[9][0]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[0]),
        .I4(\s_axil_ctrl_awaddr[2]_0 ),
        .O(\mem[9][0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[9][10]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[10]),
        .I4(\s_axil_ctrl_awaddr[2]_2 ),
        .O(\mem[9][10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[9][11]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[11]),
        .I4(\s_axil_ctrl_awaddr[2]_2 ),
        .O(\mem[9][11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[9][12]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[12]),
        .I4(\s_axil_ctrl_awaddr[2]_2 ),
        .O(\mem[9][12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[9][13]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[13]),
        .I4(\s_axil_ctrl_awaddr[2]_2 ),
        .O(\mem[9][13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[9][14]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[14]),
        .I4(\s_axil_ctrl_awaddr[2]_2 ),
        .O(\mem[9][14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[9][15]_i_2 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[15]),
        .I4(\s_axil_ctrl_awaddr[2]_2 ),
        .O(\mem[9][15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \mem[9][15]_i_3 
       (.I0(\mem[0][15]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[0]),
        .I2(s_axil_ctrl_awaddr[3]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[2]),
        .O(\s_axil_ctrl_awaddr[2]_2 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[9][16]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[16]),
        .I4(\s_axil_ctrl_awaddr[2]_1 ),
        .O(\mem[9][16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[9][17]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[17]),
        .I4(\s_axil_ctrl_awaddr[2]_1 ),
        .O(\mem[9][17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[9][18]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[18]),
        .I4(\s_axil_ctrl_awaddr[2]_1 ),
        .O(\mem[9][18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[9][19]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[19]),
        .I4(\s_axil_ctrl_awaddr[2]_1 ),
        .O(\mem[9][19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[9][1]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[1]),
        .I4(\s_axil_ctrl_awaddr[2]_0 ),
        .O(\mem[9][1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[9][20]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[20]),
        .I4(\s_axil_ctrl_awaddr[2]_1 ),
        .O(\mem[9][20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[9][21]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[21]),
        .I4(\s_axil_ctrl_awaddr[2]_1 ),
        .O(\mem[9][21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[9][22]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[22]),
        .I4(\s_axil_ctrl_awaddr[2]_1 ),
        .O(\mem[9][22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[9][23]_i_2 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[23]),
        .I4(\s_axil_ctrl_awaddr[2]_1 ),
        .O(\mem[9][23]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \mem[9][23]_i_3 
       (.I0(\mem[0][23]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[0]),
        .I2(s_axil_ctrl_awaddr[3]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[2]),
        .O(\s_axil_ctrl_awaddr[2]_1 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[9][24]_i_1 
       (.I0(fsm_rst),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(s_axil_ctrl_wdata[24]),
        .I4(s_axil_ctrl_awaddr_2_sn_1),
        .O(\mem[9][24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[9][25]_i_1 
       (.I0(fsm_rst),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(s_axil_ctrl_wdata[25]),
        .I4(s_axil_ctrl_awaddr_2_sn_1),
        .O(\mem[9][25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[9][26]_i_1 
       (.I0(fsm_rst),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(s_axil_ctrl_wdata[26]),
        .I4(s_axil_ctrl_awaddr_2_sn_1),
        .O(\mem[9][26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[9][27]_i_1 
       (.I0(fsm_rst),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(s_axil_ctrl_wdata[27]),
        .I4(s_axil_ctrl_awaddr_2_sn_1),
        .O(\mem[9][27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[9][28]_i_1 
       (.I0(fsm_rst),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(s_axil_ctrl_wdata[28]),
        .I4(s_axil_ctrl_awaddr_2_sn_1),
        .O(\mem[9][28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[9][29]_i_1 
       (.I0(fsm_rst),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(s_axil_ctrl_wdata[29]),
        .I4(s_axil_ctrl_awaddr_2_sn_1),
        .O(\mem[9][29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[9][2]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[2]),
        .I4(\s_axil_ctrl_awaddr[2]_0 ),
        .O(\mem[9][2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[9][30]_i_1 
       (.I0(fsm_rst),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(s_axil_ctrl_wdata[30]),
        .I4(s_axil_ctrl_awaddr_2_sn_1),
        .O(\mem[9][30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[9][31]_i_2 
       (.I0(fsm_rst),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(s_axil_ctrl_wdata[31]),
        .I4(s_axil_ctrl_awaddr_2_sn_1),
        .O(\mem[9][31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \mem[9][31]_i_3 
       (.I0(s_axil_ctrl_wstrb_3_sn_1),
        .I1(s_axil_ctrl_awaddr[0]),
        .I2(s_axil_ctrl_awaddr[3]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[2]),
        .O(s_axil_ctrl_awaddr_2_sn_1));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[9][3]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[3]),
        .I4(\s_axil_ctrl_awaddr[2]_0 ),
        .O(\mem[9][3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[9][4]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[4]),
        .I4(\s_axil_ctrl_awaddr[2]_0 ),
        .O(\mem[9][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[9][5]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[5]),
        .I4(\s_axil_ctrl_awaddr[2]_0 ),
        .O(\mem[9][5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[9][6]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[6]),
        .I4(\s_axil_ctrl_awaddr[2]_0 ),
        .O(\mem[9][6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[9][7]_i_2 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[7]),
        .I4(\s_axil_ctrl_awaddr[2]_0 ),
        .O(\mem[9][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \mem[9][7]_i_3 
       (.I0(\mem[0][7]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[0]),
        .I2(s_axil_ctrl_awaddr[3]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[2]),
        .O(\s_axil_ctrl_awaddr[2]_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[9][8]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[8]),
        .I4(\s_axil_ctrl_awaddr[2]_2 ),
        .O(\mem[9][8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF004545)) 
    \mem[9][9]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][7]_0 ),
        .I2(\mem_reg[6][8]_0 ),
        .I3(s_axil_ctrl_wdata[9]),
        .I4(\s_axil_ctrl_awaddr[2]_2 ),
        .O(\mem[9][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[0]_i_4 
       (.I0(rslt_size_rd[0]),
        .I1(\mem_reg[2][1]_0 [0]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[1][4]_0 [0]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(data_size_rd[0]),
        .O(\mem_inferred__0/s_axil_rdata_reg[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[0]_i_5 
       (.I0(\mem_reg[7]_21 [0]),
        .I1(wght_loaded_rd),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(btch_size_rd[0]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[4][18]_0 [0]),
        .O(\mem_inferred__0/s_axil_rdata_reg[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[0]_i_6 
       (.I0(\mem_reg[11]_17 [0]),
        .I1(\mem_reg[10]_18 [0]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[9]_19 [0]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[8]_20 [0]),
        .O(\mem_inferred__0/s_axil_rdata_reg[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[0]_i_7 
       (.I0(\mem_reg[15]_14 [0]),
        .I1(\mem_reg[14]_15 [0]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(operation_done_rd),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[12]_16 [0]),
        .O(\mem_inferred__0/s_axil_rdata_reg[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[10]_i_4 
       (.I0(rslt_size_rd[10]),
        .I1(scle_size_rd[10]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(grid_size_rd[10]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[0][13]_0 [9]),
        .O(\mem_inferred__0/s_axil_rdata_reg[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[10]_i_5 
       (.I0(\mem_reg[7]_21 [10]),
        .I1(\mem_reg_n_0_[6][10] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[5][10] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[4][18]_0 [10]),
        .O(\mem_inferred__0/s_axil_rdata_reg[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[10]_i_6 
       (.I0(\mem_reg[11]_17 [10]),
        .I1(\mem_reg[10]_18 [10]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[9]_19 [10]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[8]_20 [10]),
        .O(\mem_inferred__0/s_axil_rdata_reg[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[10]_i_7 
       (.I0(\mem_reg[15]_14 [10]),
        .I1(\mem_reg[14]_15 [10]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[13]_13 [10]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[12]_16 [10]),
        .O(\mem_inferred__0/s_axil_rdata_reg[10]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[11]_i_4 
       (.I0(rslt_size_rd[11]),
        .I1(scle_size_rd[11]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(grid_size_rd[11]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[0][13]_0 [10]),
        .O(\mem_inferred__0/s_axil_rdata_reg[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[11]_i_5 
       (.I0(\mem_reg[7]_21 [11]),
        .I1(\mem_reg_n_0_[6][11] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[5][11] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[4][18]_0 [11]),
        .O(\mem_inferred__0/s_axil_rdata_reg[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[11]_i_6 
       (.I0(\mem_reg[11]_17 [11]),
        .I1(\mem_reg[10]_18 [11]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[9]_19 [11]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[8]_20 [11]),
        .O(\mem_inferred__0/s_axil_rdata_reg[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[11]_i_7 
       (.I0(\mem_reg[15]_14 [11]),
        .I1(\mem_reg[14]_15 [11]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[13]_13 [11]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[12]_16 [11]),
        .O(\mem_inferred__0/s_axil_rdata_reg[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[12]_i_4 
       (.I0(rslt_size_rd[12]),
        .I1(scle_size_rd[12]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(grid_size_rd[12]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[0][13]_0 [11]),
        .O(\mem_inferred__0/s_axil_rdata_reg[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[12]_i_5 
       (.I0(\mem_reg[7]_21 [12]),
        .I1(\mem_reg_n_0_[6][12] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[5][12] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[4][18]_0 [12]),
        .O(\mem_inferred__0/s_axil_rdata_reg[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[12]_i_6 
       (.I0(\mem_reg[11]_17 [12]),
        .I1(\mem_reg[10]_18 [12]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[9]_19 [12]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[8]_20 [12]),
        .O(\mem_inferred__0/s_axil_rdata_reg[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[12]_i_7 
       (.I0(\mem_reg[15]_14 [12]),
        .I1(\mem_reg[14]_15 [12]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[13]_13 [12]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[12]_16 [12]),
        .O(\mem_inferred__0/s_axil_rdata_reg[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[13]_i_4 
       (.I0(rslt_size_rd[13]),
        .I1(scle_size_rd[13]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(grid_size_rd[13]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[0][13]_0 [12]),
        .O(\mem_inferred__0/s_axil_rdata_reg[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[13]_i_5 
       (.I0(\mem_reg[7]_21 [13]),
        .I1(\mem_reg_n_0_[6][13] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[5][13] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[4][18]_0 [13]),
        .O(\mem_inferred__0/s_axil_rdata_reg[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[13]_i_6 
       (.I0(\mem_reg[11]_17 [13]),
        .I1(\mem_reg[10]_18 [13]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[9]_19 [13]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[8]_20 [13]),
        .O(\mem_inferred__0/s_axil_rdata_reg[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[13]_i_7 
       (.I0(\mem_reg[15]_14 [13]),
        .I1(\mem_reg[14]_15 [13]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[13]_13 [13]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[12]_16 [13]),
        .O(\mem_inferred__0/s_axil_rdata_reg[13]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[14]_i_4 
       (.I0(rslt_size_rd[14]),
        .I1(scle_size_rd[14]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(grid_size_rd[14]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(data_size_rd[14]),
        .O(\mem_inferred__0/s_axil_rdata_reg[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[14]_i_5 
       (.I0(\mem_reg[7]_21 [14]),
        .I1(\mem_reg_n_0_[6][14] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[5][14] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[4][18]_0 [14]),
        .O(\mem_inferred__0/s_axil_rdata_reg[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[14]_i_6 
       (.I0(\mem_reg[11]_17 [14]),
        .I1(\mem_reg[10]_18 [14]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[9]_19 [14]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[8]_20 [14]),
        .O(\mem_inferred__0/s_axil_rdata_reg[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[14]_i_7 
       (.I0(\mem_reg[15]_14 [14]),
        .I1(\mem_reg[14]_15 [14]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[13]_13 [14]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[12]_16 [14]),
        .O(\mem_inferred__0/s_axil_rdata_reg[14]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[15]_i_4 
       (.I0(rslt_size_rd[15]),
        .I1(scle_size_rd[15]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(grid_size_rd[15]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(data_size_rd[15]),
        .O(\mem_inferred__0/s_axil_rdata_reg[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[15]_i_5 
       (.I0(\mem_reg[7]_21 [15]),
        .I1(\mem_reg_n_0_[6][15] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[5][15] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[4][18]_0 [15]),
        .O(\mem_inferred__0/s_axil_rdata_reg[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[15]_i_6 
       (.I0(\mem_reg[11]_17 [15]),
        .I1(\mem_reg[10]_18 [15]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[9]_19 [15]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[8]_20 [15]),
        .O(\mem_inferred__0/s_axil_rdata_reg[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[15]_i_7 
       (.I0(\mem_reg[15]_14 [15]),
        .I1(\mem_reg[14]_15 [15]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[13]_13 [15]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[12]_16 [15]),
        .O(\mem_inferred__0/s_axil_rdata_reg[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[16]_i_4 
       (.I0(rslt_size_rd[16]),
        .I1(scle_size_rd[16]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(grid_size_rd[16]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(data_size_rd[16]),
        .O(\mem_inferred__0/s_axil_rdata_reg[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[16]_i_5 
       (.I0(\mem_reg[7]_21 [16]),
        .I1(interrupt_soft),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(grid_loaded_rd),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[4][18]_0 [16]),
        .O(\mem_inferred__0/s_axil_rdata_reg[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[16]_i_6 
       (.I0(\mem_reg[11]_17 [16]),
        .I1(\mem_reg[10]_18 [16]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[9]_19 [16]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[8]_20 [16]),
        .O(\mem_inferred__0/s_axil_rdata_reg[16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[16]_i_7 
       (.I0(\mem_reg[15]_14 [16]),
        .I1(\mem_reg[14]_15 [16]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[13]_13 [16]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[12]_16 [16]),
        .O(\mem_inferred__0/s_axil_rdata_reg[16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[17]_i_4 
       (.I0(rslt_size_rd[17]),
        .I1(scle_size_rd[17]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(grid_size_rd[17]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(data_size_rd[17]),
        .O(\mem_inferred__0/s_axil_rdata_reg[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[17]_i_5 
       (.I0(\mem_reg[7]_21 [17]),
        .I1(interrupt_abort),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[5][17] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[4][18]_0 [17]),
        .O(\mem_inferred__0/s_axil_rdata_reg[17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[17]_i_6 
       (.I0(\mem_reg[11]_17 [17]),
        .I1(\mem_reg[10]_18 [17]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[9]_19 [17]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[8]_20 [17]),
        .O(\mem_inferred__0/s_axil_rdata_reg[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[17]_i_7 
       (.I0(\mem_reg[15]_14 [17]),
        .I1(\mem_reg[14]_15 [17]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[13]_13 [17]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[12]_16 [17]),
        .O(\mem_inferred__0/s_axil_rdata_reg[17]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[18]_i_4 
       (.I0(rslt_size_rd[18]),
        .I1(scle_size_rd[18]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(grid_size_rd[18]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(data_size_rd[18]),
        .O(\mem_inferred__0/s_axil_rdata_reg[18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[18]_i_5 
       (.I0(\mem_reg[7]_21 [18]),
        .I1(interrupt_error),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[5][18] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[4][18]_0 [18]),
        .O(\mem_inferred__0/s_axil_rdata_reg[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[18]_i_6 
       (.I0(\mem_reg[11]_17 [18]),
        .I1(\mem_reg[10]_18 [18]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[9]_19 [18]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[8]_20 [18]),
        .O(\mem_inferred__0/s_axil_rdata_reg[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[18]_i_7 
       (.I0(\mem_reg[15]_14 [18]),
        .I1(\mem_reg[14]_15 [18]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[13]_13 [18]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[12]_16 [18]),
        .O(\mem_inferred__0/s_axil_rdata_reg[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[19]_i_4 
       (.I0(rslt_size_rd[19]),
        .I1(scle_size_rd[19]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(grid_size_rd[19]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(data_size_rd[19]),
        .O(\mem_inferred__0/s_axil_rdata_reg[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[19]_i_5 
       (.I0(\mem_reg[7]_21 [19]),
        .I1(\mem_reg_n_0_[6][19] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[5][19] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(pckt_size_rd[19]),
        .O(\mem_inferred__0/s_axil_rdata_reg[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[19]_i_6 
       (.I0(\mem_reg[11]_17 [19]),
        .I1(\mem_reg[10]_18 [19]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[9]_19 [19]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[8]_20 [19]),
        .O(\mem_inferred__0/s_axil_rdata_reg[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[19]_i_7 
       (.I0(\mem_reg[15]_14 [19]),
        .I1(\mem_reg[14]_15 [19]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[13]_13 [19]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[12]_16 [19]),
        .O(\mem_inferred__0/s_axil_rdata_reg[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[1]_i_4 
       (.I0(rslt_size_rd[1]),
        .I1(\mem_reg[2][1]_0 [1]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[1][4]_0 [1]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[0][13]_0 [0]),
        .O(\mem_inferred__0/s_axil_rdata_reg[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[1]_i_5 
       (.I0(\mem_reg[7]_21 [1]),
        .I1(\mem_reg_n_0_[6][1] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(btch_size_rd[1]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[4][18]_0 [1]),
        .O(\mem_inferred__0/s_axil_rdata_reg[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[1]_i_6 
       (.I0(\mem_reg[11]_17 [1]),
        .I1(\mem_reg[10]_18 [1]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[9]_19 [1]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[8]_20 [1]),
        .O(\mem_inferred__0/s_axil_rdata_reg[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[1]_i_7 
       (.I0(\mem_reg[15]_14 [1]),
        .I1(\mem_reg[14]_15 [1]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[13]_13 [1]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[12]_16 [1]),
        .O(\mem_inferred__0/s_axil_rdata_reg[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[20]_i_4 
       (.I0(rslt_size_rd[20]),
        .I1(scle_size_rd[20]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(grid_size_rd[20]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(data_size_rd[20]),
        .O(\mem_inferred__0/s_axil_rdata_reg[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[20]_i_5 
       (.I0(\mem_reg[7]_21 [20]),
        .I1(\mem_reg_n_0_[6][20] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[5][20] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(pckt_size_rd[20]),
        .O(\mem_inferred__0/s_axil_rdata_reg[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[20]_i_6 
       (.I0(\mem_reg[11]_17 [20]),
        .I1(\mem_reg[10]_18 [20]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[9]_19 [20]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[8]_20 [20]),
        .O(\mem_inferred__0/s_axil_rdata_reg[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[20]_i_7 
       (.I0(\mem_reg[15]_14 [20]),
        .I1(\mem_reg[14]_15 [20]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[13]_13 [20]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[12]_16 [20]),
        .O(\mem_inferred__0/s_axil_rdata_reg[20]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[21]_i_4 
       (.I0(rslt_size_rd[21]),
        .I1(scle_size_rd[21]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(grid_size_rd[21]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(data_size_rd[21]),
        .O(\mem_inferred__0/s_axil_rdata_reg[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[21]_i_5 
       (.I0(\mem_reg[7]_21 [21]),
        .I1(\mem_reg_n_0_[6][21] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[5][21] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(pckt_size_rd[21]),
        .O(\mem_inferred__0/s_axil_rdata_reg[21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[21]_i_6 
       (.I0(\mem_reg[11]_17 [21]),
        .I1(\mem_reg[10]_18 [21]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[9]_19 [21]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[8]_20 [21]),
        .O(\mem_inferred__0/s_axil_rdata_reg[21]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[21]_i_7 
       (.I0(\mem_reg[15]_14 [21]),
        .I1(\mem_reg[14]_15 [21]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[13]_13 [21]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[12]_16 [21]),
        .O(\mem_inferred__0/s_axil_rdata_reg[21]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[22]_i_4 
       (.I0(rslt_size_rd[22]),
        .I1(scle_size_rd[22]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(grid_size_rd[22]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(data_size_rd[22]),
        .O(\mem_inferred__0/s_axil_rdata_reg[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[22]_i_5 
       (.I0(\mem_reg[7]_21 [22]),
        .I1(\mem_reg_n_0_[6][22] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[5][22] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(pckt_size_rd[22]),
        .O(\mem_inferred__0/s_axil_rdata_reg[22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[22]_i_6 
       (.I0(\mem_reg[11]_17 [22]),
        .I1(\mem_reg[10]_18 [22]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[9]_19 [22]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[8]_20 [22]),
        .O(\mem_inferred__0/s_axil_rdata_reg[22]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[22]_i_7 
       (.I0(\mem_reg[15]_14 [22]),
        .I1(\mem_reg[14]_15 [22]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[13]_13 [22]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[12]_16 [22]),
        .O(\mem_inferred__0/s_axil_rdata_reg[22]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[23]_i_4 
       (.I0(rslt_size_rd[23]),
        .I1(scle_size_rd[23]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(grid_size_rd[23]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(data_size_rd[23]),
        .O(\mem_inferred__0/s_axil_rdata_reg[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[23]_i_5 
       (.I0(\mem_reg[7]_21 [23]),
        .I1(\mem_reg_n_0_[6][23] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[5][23] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(pckt_size_rd[23]),
        .O(\mem_inferred__0/s_axil_rdata_reg[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[23]_i_6 
       (.I0(\mem_reg[11]_17 [23]),
        .I1(\mem_reg[10]_18 [23]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[9]_19 [23]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[8]_20 [23]),
        .O(\mem_inferred__0/s_axil_rdata_reg[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[23]_i_7 
       (.I0(\mem_reg[15]_14 [23]),
        .I1(\mem_reg[14]_15 [23]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[13]_13 [23]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[12]_16 [23]),
        .O(\mem_inferred__0/s_axil_rdata_reg[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[24]_i_4 
       (.I0(rslt_size_rd[24]),
        .I1(scle_size_rd[24]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(grid_size_rd[24]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(data_size_rd[24]),
        .O(\mem_inferred__0/s_axil_rdata_reg[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[24]_i_5 
       (.I0(\mem_reg[7]_21 [24]),
        .I1(\mem_reg_n_0_[6][24] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(scle_loaded_rd),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(pckt_size_rd[24]),
        .O(\mem_inferred__0/s_axil_rdata_reg[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[24]_i_6 
       (.I0(\mem_reg[11]_17 [24]),
        .I1(\mem_reg[10]_18 [24]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[9]_19 [24]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[8]_20 [24]),
        .O(\mem_inferred__0/s_axil_rdata_reg[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[24]_i_7 
       (.I0(\mem_reg[15]_14 [24]),
        .I1(\mem_reg[14]_15 [24]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[13]_13 [24]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[12]_16 [24]),
        .O(\mem_inferred__0/s_axil_rdata_reg[24]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[25]_i_4 
       (.I0(rslt_size_rd[25]),
        .I1(scle_size_rd[25]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(grid_size_rd[25]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(data_size_rd[25]),
        .O(\mem_inferred__0/s_axil_rdata_reg[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[25]_i_5 
       (.I0(\mem_reg[7]_21 [25]),
        .I1(\mem_reg_n_0_[6][25] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[5][25] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(pckt_size_rd[25]),
        .O(\mem_inferred__0/s_axil_rdata_reg[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[25]_i_6 
       (.I0(\mem_reg[11]_17 [25]),
        .I1(\mem_reg[10]_18 [25]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[9]_19 [25]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[8]_20 [25]),
        .O(\mem_inferred__0/s_axil_rdata_reg[25]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[25]_i_7 
       (.I0(\mem_reg[15]_14 [25]),
        .I1(\mem_reg[14]_15 [25]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[13]_13 [25]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[12]_16 [25]),
        .O(\mem_inferred__0/s_axil_rdata_reg[25]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[26]_i_4 
       (.I0(rslt_size_rd[26]),
        .I1(scle_size_rd[26]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(grid_size_rd[26]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(data_size_rd[26]),
        .O(\mem_inferred__0/s_axil_rdata_reg[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[26]_i_5 
       (.I0(\mem_reg[7]_21 [26]),
        .I1(\mem_reg_n_0_[6][26] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[5][26] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(pckt_size_rd[26]),
        .O(\mem_inferred__0/s_axil_rdata_reg[26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[26]_i_6 
       (.I0(\mem_reg[11]_17 [26]),
        .I1(\mem_reg[10]_18 [26]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[9]_19 [26]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[8]_20 [26]),
        .O(\mem_inferred__0/s_axil_rdata_reg[26]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[26]_i_7 
       (.I0(\mem_reg[15]_14 [26]),
        .I1(\mem_reg[14]_15 [26]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[13]_13 [26]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[12]_16 [26]),
        .O(\mem_inferred__0/s_axil_rdata_reg[26]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[27]_i_4 
       (.I0(rslt_size_rd[27]),
        .I1(scle_size_rd[27]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(grid_size_rd[27]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(data_size_rd[27]),
        .O(\mem_inferred__0/s_axil_rdata_reg[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[27]_i_5 
       (.I0(\mem_reg[7]_21 [27]),
        .I1(\mem_reg_n_0_[6][27] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[5][27] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(pckt_size_rd[27]),
        .O(\mem_inferred__0/s_axil_rdata_reg[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[27]_i_6 
       (.I0(\mem_reg[11]_17 [27]),
        .I1(\mem_reg[10]_18 [27]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[9]_19 [27]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[8]_20 [27]),
        .O(\mem_inferred__0/s_axil_rdata_reg[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[27]_i_7 
       (.I0(\mem_reg[15]_14 [27]),
        .I1(\mem_reg[14]_15 [27]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[13]_13 [27]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[12]_16 [27]),
        .O(\mem_inferred__0/s_axil_rdata_reg[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[28]_i_4 
       (.I0(rslt_size_rd[28]),
        .I1(scle_size_rd[28]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(grid_size_rd[28]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(data_size_rd[28]),
        .O(\mem_inferred__0/s_axil_rdata_reg[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[28]_i_5 
       (.I0(\mem_reg[7]_21 [28]),
        .I1(\mem_reg_n_0_[6][28] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[5][28] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(pckt_size_rd[28]),
        .O(\mem_inferred__0/s_axil_rdata_reg[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[28]_i_6 
       (.I0(\mem_reg[11]_17 [28]),
        .I1(\mem_reg[10]_18 [28]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[9]_19 [28]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[8]_20 [28]),
        .O(\mem_inferred__0/s_axil_rdata_reg[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[28]_i_7 
       (.I0(\mem_reg[15]_14 [28]),
        .I1(\mem_reg[14]_15 [28]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[13]_13 [28]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[12]_16 [28]),
        .O(\mem_inferred__0/s_axil_rdata_reg[28]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[29]_i_4 
       (.I0(rslt_size_rd[29]),
        .I1(scle_size_rd[29]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(grid_size_rd[29]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(data_size_rd[29]),
        .O(\mem_inferred__0/s_axil_rdata_reg[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[29]_i_5 
       (.I0(\mem_reg[7]_21 [29]),
        .I1(\mem_reg_n_0_[6][29] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[5][29] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(pckt_size_rd[29]),
        .O(\mem_inferred__0/s_axil_rdata_reg[29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[29]_i_6 
       (.I0(\mem_reg[11]_17 [29]),
        .I1(\mem_reg[10]_18 [29]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[9]_19 [29]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[8]_20 [29]),
        .O(\mem_inferred__0/s_axil_rdata_reg[29]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[29]_i_7 
       (.I0(\mem_reg[15]_14 [29]),
        .I1(\mem_reg[14]_15 [29]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[13]_13 [29]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[12]_16 [29]),
        .O(\mem_inferred__0/s_axil_rdata_reg[29]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[2]_i_4 
       (.I0(rslt_size_rd[2]),
        .I1(scle_size_rd[2]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[1][4]_0 [2]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[0][13]_0 [1]),
        .O(\mem_inferred__0/s_axil_rdata_reg[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[2]_i_5 
       (.I0(\mem_reg[7]_21 [2]),
        .I1(\mem_reg_n_0_[6][2] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(btch_size_rd[2]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[4][18]_0 [2]),
        .O(\mem_inferred__0/s_axil_rdata_reg[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[2]_i_6 
       (.I0(\mem_reg[11]_17 [2]),
        .I1(\mem_reg[10]_18 [2]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[9]_19 [2]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[8]_20 [2]),
        .O(\mem_inferred__0/s_axil_rdata_reg[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[2]_i_7 
       (.I0(\mem_reg[15]_14 [2]),
        .I1(\mem_reg[14]_15 [2]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[13]_13 [2]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[12]_16 [2]),
        .O(\mem_inferred__0/s_axil_rdata_reg[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[30]_i_4 
       (.I0(rslt_size_rd[30]),
        .I1(scle_size_rd[30]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(grid_size_rd[30]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(data_size_rd[30]),
        .O(\mem_inferred__0/s_axil_rdata_reg[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[30]_i_5 
       (.I0(\mem_reg[7]_21 [30]),
        .I1(\mem_reg_n_0_[6][30] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[5][30] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(pckt_size_rd[30]),
        .O(\mem_inferred__0/s_axil_rdata_reg[30]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[30]_i_6 
       (.I0(\mem_reg[11]_17 [30]),
        .I1(\mem_reg[10]_18 [30]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[9]_19 [30]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[8]_20 [30]),
        .O(\mem_inferred__0/s_axil_rdata_reg[30]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[30]_i_7 
       (.I0(\mem_reg[15]_14 [30]),
        .I1(\mem_reg[14]_15 [30]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[13]_13 [30]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[12]_16 [30]),
        .O(\mem_inferred__0/s_axil_rdata_reg[30]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[31]_i_4 
       (.I0(rslt_size_rd[31]),
        .I1(scle_size_rd[31]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(grid_size_rd[31]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(data_size_rd[31]),
        .O(\mem_inferred__0/s_axil_rdata_reg[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[31]_i_5 
       (.I0(\mem_reg[7]_21 [31]),
        .I1(\mem_reg_n_0_[6][31] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[5][31] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(pckt_size_rd[31]),
        .O(\mem_inferred__0/s_axil_rdata_reg[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[31]_i_6 
       (.I0(\mem_reg[11]_17 [31]),
        .I1(\mem_reg[10]_18 [31]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[9]_19 [31]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[8]_20 [31]),
        .O(\mem_inferred__0/s_axil_rdata_reg[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[31]_i_7 
       (.I0(\mem_reg[15]_14 [31]),
        .I1(\mem_reg[14]_15 [31]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[13]_13 [31]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[12]_16 [31]),
        .O(\mem_inferred__0/s_axil_rdata_reg[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[3]_i_4 
       (.I0(rslt_size_rd[3]),
        .I1(scle_size_rd[3]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[1][4]_0 [3]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[0][13]_0 [2]),
        .O(\mem_inferred__0/s_axil_rdata_reg[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[3]_i_5 
       (.I0(\mem_reg[7]_21 [3]),
        .I1(\mem_reg_n_0_[6][3] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(btch_size_rd[3]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[4][18]_0 [3]),
        .O(\mem_inferred__0/s_axil_rdata_reg[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[3]_i_6 
       (.I0(\mem_reg[11]_17 [3]),
        .I1(\mem_reg[10]_18 [3]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[9]_19 [3]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[8]_20 [3]),
        .O(\mem_inferred__0/s_axil_rdata_reg[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[3]_i_7 
       (.I0(\mem_reg[15]_14 [3]),
        .I1(\mem_reg[14]_15 [3]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[13]_13 [3]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[12]_16 [3]),
        .O(\mem_inferred__0/s_axil_rdata_reg[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[4]_i_4 
       (.I0(rslt_size_rd[4]),
        .I1(scle_size_rd[4]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[1][4]_0 [4]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[0][13]_0 [3]),
        .O(\mem_inferred__0/s_axil_rdata_reg[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[4]_i_5 
       (.I0(\mem_reg[7]_21 [4]),
        .I1(\mem_reg_n_0_[6][4] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(btch_size_rd[4]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[4][18]_0 [4]),
        .O(\mem_inferred__0/s_axil_rdata_reg[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[4]_i_6 
       (.I0(\mem_reg[11]_17 [4]),
        .I1(\mem_reg[10]_18 [4]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[9]_19 [4]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[8]_20 [4]),
        .O(\mem_inferred__0/s_axil_rdata_reg[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[4]_i_7 
       (.I0(\mem_reg[15]_14 [4]),
        .I1(\mem_reg[14]_15 [4]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[13]_13 [4]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[12]_16 [4]),
        .O(\mem_inferred__0/s_axil_rdata_reg[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[5]_i_4 
       (.I0(rslt_size_rd[5]),
        .I1(scle_size_rd[5]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(grid_size_rd[5]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[0][13]_0 [4]),
        .O(\mem_inferred__0/s_axil_rdata_reg[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[5]_i_5 
       (.I0(\mem_reg[7]_21 [5]),
        .I1(\mem_reg_n_0_[6][5] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(btch_size_rd[5]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[4][18]_0 [5]),
        .O(\mem_inferred__0/s_axil_rdata_reg[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[5]_i_6 
       (.I0(\mem_reg[11]_17 [5]),
        .I1(\mem_reg[10]_18 [5]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[9]_19 [5]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[8]_20 [5]),
        .O(\mem_inferred__0/s_axil_rdata_reg[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[5]_i_7 
       (.I0(\mem_reg[15]_14 [5]),
        .I1(\mem_reg[14]_15 [5]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[13]_13 [5]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[12]_16 [5]),
        .O(\mem_inferred__0/s_axil_rdata_reg[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[6]_i_4 
       (.I0(rslt_size_rd[6]),
        .I1(scle_size_rd[6]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(grid_size_rd[6]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[0][13]_0 [5]),
        .O(\mem_inferred__0/s_axil_rdata_reg[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[6]_i_5 
       (.I0(\mem_reg[7]_21 [6]),
        .I1(\mem_reg_n_0_[6][6] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(btch_size_rd[6]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[4][18]_0 [6]),
        .O(\mem_inferred__0/s_axil_rdata_reg[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[6]_i_6 
       (.I0(\mem_reg[11]_17 [6]),
        .I1(\mem_reg[10]_18 [6]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[9]_19 [6]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[8]_20 [6]),
        .O(\mem_inferred__0/s_axil_rdata_reg[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[6]_i_7 
       (.I0(\mem_reg[15]_14 [6]),
        .I1(\mem_reg[14]_15 [6]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[13]_13 [6]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[12]_16 [6]),
        .O(\mem_inferred__0/s_axil_rdata_reg[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[7]_i_4 
       (.I0(rslt_size_rd[7]),
        .I1(scle_size_rd[7]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(grid_size_rd[7]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[0][13]_0 [6]),
        .O(\mem_inferred__0/s_axil_rdata_reg[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[7]_i_5 
       (.I0(\mem_reg[7]_21 [7]),
        .I1(\mem_reg_n_0_[6][7] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(btch_size_rd[7]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[4][18]_0 [7]),
        .O(\mem_inferred__0/s_axil_rdata_reg[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[7]_i_6 
       (.I0(\mem_reg[11]_17 [7]),
        .I1(\mem_reg[10]_18 [7]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[9]_19 [7]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[8]_20 [7]),
        .O(\mem_inferred__0/s_axil_rdata_reg[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[7]_i_7 
       (.I0(\mem_reg[15]_14 [7]),
        .I1(\mem_reg[14]_15 [7]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[13]_13 [7]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[12]_16 [7]),
        .O(\mem_inferred__0/s_axil_rdata_reg[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[8]_i_4 
       (.I0(rslt_size_rd[8]),
        .I1(scle_size_rd[8]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(grid_size_rd[8]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[0][13]_0 [7]),
        .O(\mem_inferred__0/s_axil_rdata_reg[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[8]_i_5 
       (.I0(\mem_reg[7]_21 [8]),
        .I1(operation_start_rd),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(data_loaded_rd),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[4][18]_0 [8]),
        .O(\mem_inferred__0/s_axil_rdata_reg[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[8]_i_6 
       (.I0(\mem_reg[11]_17 [8]),
        .I1(\mem_reg[10]_18 [8]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[9]_19 [8]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[8]_20 [8]),
        .O(\mem_inferred__0/s_axil_rdata_reg[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[8]_i_7 
       (.I0(\mem_reg[15]_14 [8]),
        .I1(\mem_reg[14]_15 [8]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[13]_13 [8]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[12]_16 [8]),
        .O(\mem_inferred__0/s_axil_rdata_reg[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[9]_i_4 
       (.I0(rslt_size_rd[9]),
        .I1(scle_size_rd[9]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(grid_size_rd[9]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[0][13]_0 [8]),
        .O(\mem_inferred__0/s_axil_rdata_reg[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[9]_i_5 
       (.I0(\mem_reg[7]_21 [9]),
        .I1(\mem_reg_n_0_[6][9] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[5][9] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[4][18]_0 [9]),
        .O(\mem_inferred__0/s_axil_rdata_reg[9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[9]_i_6 
       (.I0(\mem_reg[11]_17 [9]),
        .I1(\mem_reg[10]_18 [9]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[9]_19 [9]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[8]_20 [9]),
        .O(\mem_inferred__0/s_axil_rdata_reg[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[9]_i_7 
       (.I0(\mem_reg[15]_14 [9]),
        .I1(\mem_reg[14]_15 [9]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[13]_13 [9]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[12]_16 [9]),
        .O(\mem_inferred__0/s_axil_rdata_reg[9]_i_7_n_0 ));
  MUXF8 \mem_inferred__0/s_axil_rdata_reg_reg[0]_i_1 
       (.I0(\mem_inferred__0/s_axil_rdata_reg_reg[0]_i_2_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg_reg[0]_i_3_n_0 ),
        .O(mem[0]),
        .S(s_axil_ctrl_araddr[3]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[0]_i_2 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[0]_i_4_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[0]_i_5_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[0]_i_2_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[0]_i_3 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[0]_i_6_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[0]_i_7_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[0]_i_3_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF8 \mem_inferred__0/s_axil_rdata_reg_reg[10]_i_1 
       (.I0(\mem_inferred__0/s_axil_rdata_reg_reg[10]_i_2_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg_reg[10]_i_3_n_0 ),
        .O(mem[10]),
        .S(s_axil_ctrl_araddr[3]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[10]_i_2 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[10]_i_4_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[10]_i_5_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[10]_i_2_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[10]_i_3 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[10]_i_6_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[10]_i_7_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[10]_i_3_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF8 \mem_inferred__0/s_axil_rdata_reg_reg[11]_i_1 
       (.I0(\mem_inferred__0/s_axil_rdata_reg_reg[11]_i_2_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg_reg[11]_i_3_n_0 ),
        .O(mem[11]),
        .S(s_axil_ctrl_araddr[3]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[11]_i_2 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[11]_i_4_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[11]_i_5_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[11]_i_2_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[11]_i_3 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[11]_i_6_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[11]_i_7_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[11]_i_3_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF8 \mem_inferred__0/s_axil_rdata_reg_reg[12]_i_1 
       (.I0(\mem_inferred__0/s_axil_rdata_reg_reg[12]_i_2_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg_reg[12]_i_3_n_0 ),
        .O(mem[12]),
        .S(s_axil_ctrl_araddr[3]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[12]_i_2 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[12]_i_4_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[12]_i_5_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[12]_i_2_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[12]_i_3 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[12]_i_6_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[12]_i_7_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[12]_i_3_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF8 \mem_inferred__0/s_axil_rdata_reg_reg[13]_i_1 
       (.I0(\mem_inferred__0/s_axil_rdata_reg_reg[13]_i_2_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg_reg[13]_i_3_n_0 ),
        .O(mem[13]),
        .S(s_axil_ctrl_araddr[3]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[13]_i_2 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[13]_i_4_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[13]_i_5_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[13]_i_2_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[13]_i_3 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[13]_i_6_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[13]_i_7_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[13]_i_3_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF8 \mem_inferred__0/s_axil_rdata_reg_reg[14]_i_1 
       (.I0(\mem_inferred__0/s_axil_rdata_reg_reg[14]_i_2_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg_reg[14]_i_3_n_0 ),
        .O(mem[14]),
        .S(s_axil_ctrl_araddr[3]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[14]_i_2 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[14]_i_4_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[14]_i_5_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[14]_i_2_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[14]_i_3 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[14]_i_6_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[14]_i_7_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[14]_i_3_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF8 \mem_inferred__0/s_axil_rdata_reg_reg[15]_i_1 
       (.I0(\mem_inferred__0/s_axil_rdata_reg_reg[15]_i_2_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg_reg[15]_i_3_n_0 ),
        .O(mem[15]),
        .S(s_axil_ctrl_araddr[3]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[15]_i_2 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[15]_i_4_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[15]_i_5_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[15]_i_2_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[15]_i_3 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[15]_i_6_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[15]_i_7_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[15]_i_3_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF8 \mem_inferred__0/s_axil_rdata_reg_reg[16]_i_1 
       (.I0(\mem_inferred__0/s_axil_rdata_reg_reg[16]_i_2_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg_reg[16]_i_3_n_0 ),
        .O(mem[16]),
        .S(s_axil_ctrl_araddr[3]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[16]_i_2 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[16]_i_4_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[16]_i_5_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[16]_i_2_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[16]_i_3 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[16]_i_6_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[16]_i_7_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[16]_i_3_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF8 \mem_inferred__0/s_axil_rdata_reg_reg[17]_i_1 
       (.I0(\mem_inferred__0/s_axil_rdata_reg_reg[17]_i_2_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg_reg[17]_i_3_n_0 ),
        .O(mem[17]),
        .S(s_axil_ctrl_araddr[3]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[17]_i_2 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[17]_i_4_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[17]_i_5_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[17]_i_2_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[17]_i_3 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[17]_i_6_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[17]_i_7_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[17]_i_3_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF8 \mem_inferred__0/s_axil_rdata_reg_reg[18]_i_1 
       (.I0(\mem_inferred__0/s_axil_rdata_reg_reg[18]_i_2_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg_reg[18]_i_3_n_0 ),
        .O(mem[18]),
        .S(s_axil_ctrl_araddr[3]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[18]_i_2 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[18]_i_4_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[18]_i_5_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[18]_i_2_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[18]_i_3 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[18]_i_6_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[18]_i_7_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[18]_i_3_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF8 \mem_inferred__0/s_axil_rdata_reg_reg[19]_i_1 
       (.I0(\mem_inferred__0/s_axil_rdata_reg_reg[19]_i_2_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg_reg[19]_i_3_n_0 ),
        .O(mem[19]),
        .S(s_axil_ctrl_araddr[3]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[19]_i_2 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[19]_i_4_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[19]_i_5_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[19]_i_2_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[19]_i_3 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[19]_i_6_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[19]_i_7_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[19]_i_3_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF8 \mem_inferred__0/s_axil_rdata_reg_reg[1]_i_1 
       (.I0(\mem_inferred__0/s_axil_rdata_reg_reg[1]_i_2_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg_reg[1]_i_3_n_0 ),
        .O(mem[1]),
        .S(s_axil_ctrl_araddr[3]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[1]_i_2 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[1]_i_4_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[1]_i_5_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[1]_i_2_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[1]_i_3 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[1]_i_6_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[1]_i_7_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[1]_i_3_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF8 \mem_inferred__0/s_axil_rdata_reg_reg[20]_i_1 
       (.I0(\mem_inferred__0/s_axil_rdata_reg_reg[20]_i_2_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg_reg[20]_i_3_n_0 ),
        .O(mem[20]),
        .S(s_axil_ctrl_araddr[3]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[20]_i_2 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[20]_i_4_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[20]_i_5_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[20]_i_2_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[20]_i_3 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[20]_i_6_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[20]_i_7_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[20]_i_3_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF8 \mem_inferred__0/s_axil_rdata_reg_reg[21]_i_1 
       (.I0(\mem_inferred__0/s_axil_rdata_reg_reg[21]_i_2_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg_reg[21]_i_3_n_0 ),
        .O(mem[21]),
        .S(s_axil_ctrl_araddr[3]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[21]_i_2 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[21]_i_4_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[21]_i_5_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[21]_i_2_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[21]_i_3 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[21]_i_6_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[21]_i_7_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[21]_i_3_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF8 \mem_inferred__0/s_axil_rdata_reg_reg[22]_i_1 
       (.I0(\mem_inferred__0/s_axil_rdata_reg_reg[22]_i_2_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg_reg[22]_i_3_n_0 ),
        .O(mem[22]),
        .S(s_axil_ctrl_araddr[3]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[22]_i_2 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[22]_i_4_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[22]_i_5_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[22]_i_2_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[22]_i_3 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[22]_i_6_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[22]_i_7_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[22]_i_3_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF8 \mem_inferred__0/s_axil_rdata_reg_reg[23]_i_1 
       (.I0(\mem_inferred__0/s_axil_rdata_reg_reg[23]_i_2_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg_reg[23]_i_3_n_0 ),
        .O(mem[23]),
        .S(s_axil_ctrl_araddr[3]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[23]_i_2 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[23]_i_4_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[23]_i_5_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[23]_i_2_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[23]_i_3 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[23]_i_6_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[23]_i_7_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[23]_i_3_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF8 \mem_inferred__0/s_axil_rdata_reg_reg[24]_i_1 
       (.I0(\mem_inferred__0/s_axil_rdata_reg_reg[24]_i_2_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg_reg[24]_i_3_n_0 ),
        .O(mem[24]),
        .S(s_axil_ctrl_araddr[3]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[24]_i_2 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[24]_i_4_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[24]_i_5_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[24]_i_2_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[24]_i_3 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[24]_i_6_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[24]_i_7_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[24]_i_3_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF8 \mem_inferred__0/s_axil_rdata_reg_reg[25]_i_1 
       (.I0(\mem_inferred__0/s_axil_rdata_reg_reg[25]_i_2_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg_reg[25]_i_3_n_0 ),
        .O(mem[25]),
        .S(s_axil_ctrl_araddr[3]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[25]_i_2 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[25]_i_4_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[25]_i_5_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[25]_i_2_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[25]_i_3 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[25]_i_6_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[25]_i_7_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[25]_i_3_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF8 \mem_inferred__0/s_axil_rdata_reg_reg[26]_i_1 
       (.I0(\mem_inferred__0/s_axil_rdata_reg_reg[26]_i_2_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg_reg[26]_i_3_n_0 ),
        .O(mem[26]),
        .S(s_axil_ctrl_araddr[3]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[26]_i_2 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[26]_i_4_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[26]_i_5_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[26]_i_2_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[26]_i_3 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[26]_i_6_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[26]_i_7_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[26]_i_3_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF8 \mem_inferred__0/s_axil_rdata_reg_reg[27]_i_1 
       (.I0(\mem_inferred__0/s_axil_rdata_reg_reg[27]_i_2_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg_reg[27]_i_3_n_0 ),
        .O(mem[27]),
        .S(s_axil_ctrl_araddr[3]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[27]_i_2 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[27]_i_4_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[27]_i_5_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[27]_i_2_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[27]_i_3 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[27]_i_6_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[27]_i_7_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[27]_i_3_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF8 \mem_inferred__0/s_axil_rdata_reg_reg[28]_i_1 
       (.I0(\mem_inferred__0/s_axil_rdata_reg_reg[28]_i_2_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg_reg[28]_i_3_n_0 ),
        .O(mem[28]),
        .S(s_axil_ctrl_araddr[3]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[28]_i_2 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[28]_i_4_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[28]_i_5_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[28]_i_2_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[28]_i_3 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[28]_i_6_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[28]_i_7_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[28]_i_3_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF8 \mem_inferred__0/s_axil_rdata_reg_reg[29]_i_1 
       (.I0(\mem_inferred__0/s_axil_rdata_reg_reg[29]_i_2_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg_reg[29]_i_3_n_0 ),
        .O(mem[29]),
        .S(s_axil_ctrl_araddr[3]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[29]_i_2 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[29]_i_4_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[29]_i_5_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[29]_i_2_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[29]_i_3 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[29]_i_6_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[29]_i_7_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[29]_i_3_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF8 \mem_inferred__0/s_axil_rdata_reg_reg[2]_i_1 
       (.I0(\mem_inferred__0/s_axil_rdata_reg_reg[2]_i_2_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg_reg[2]_i_3_n_0 ),
        .O(mem[2]),
        .S(s_axil_ctrl_araddr[3]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[2]_i_2 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[2]_i_4_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[2]_i_5_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[2]_i_2_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[2]_i_3 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[2]_i_6_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[2]_i_7_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[2]_i_3_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF8 \mem_inferred__0/s_axil_rdata_reg_reg[30]_i_1 
       (.I0(\mem_inferred__0/s_axil_rdata_reg_reg[30]_i_2_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg_reg[30]_i_3_n_0 ),
        .O(mem[30]),
        .S(s_axil_ctrl_araddr[3]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[30]_i_2 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[30]_i_4_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[30]_i_5_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[30]_i_2_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[30]_i_3 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[30]_i_6_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[30]_i_7_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[30]_i_3_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF8 \mem_inferred__0/s_axil_rdata_reg_reg[31]_i_1 
       (.I0(\mem_inferred__0/s_axil_rdata_reg_reg[31]_i_2_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg_reg[31]_i_3_n_0 ),
        .O(mem[31]),
        .S(s_axil_ctrl_araddr[3]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[31]_i_2 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[31]_i_4_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[31]_i_5_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[31]_i_2_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[31]_i_3 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[31]_i_6_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[31]_i_7_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[31]_i_3_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF8 \mem_inferred__0/s_axil_rdata_reg_reg[3]_i_1 
       (.I0(\mem_inferred__0/s_axil_rdata_reg_reg[3]_i_2_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg_reg[3]_i_3_n_0 ),
        .O(mem[3]),
        .S(s_axil_ctrl_araddr[3]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[3]_i_2 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[3]_i_4_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[3]_i_5_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[3]_i_2_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[3]_i_3 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[3]_i_6_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[3]_i_7_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[3]_i_3_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF8 \mem_inferred__0/s_axil_rdata_reg_reg[4]_i_1 
       (.I0(\mem_inferred__0/s_axil_rdata_reg_reg[4]_i_2_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg_reg[4]_i_3_n_0 ),
        .O(mem[4]),
        .S(s_axil_ctrl_araddr[3]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[4]_i_2 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[4]_i_4_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[4]_i_5_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[4]_i_2_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[4]_i_3 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[4]_i_6_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[4]_i_7_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[4]_i_3_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF8 \mem_inferred__0/s_axil_rdata_reg_reg[5]_i_1 
       (.I0(\mem_inferred__0/s_axil_rdata_reg_reg[5]_i_2_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg_reg[5]_i_3_n_0 ),
        .O(mem[5]),
        .S(s_axil_ctrl_araddr[3]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[5]_i_2 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[5]_i_4_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[5]_i_5_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[5]_i_2_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[5]_i_3 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[5]_i_6_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[5]_i_7_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[5]_i_3_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF8 \mem_inferred__0/s_axil_rdata_reg_reg[6]_i_1 
       (.I0(\mem_inferred__0/s_axil_rdata_reg_reg[6]_i_2_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg_reg[6]_i_3_n_0 ),
        .O(mem[6]),
        .S(s_axil_ctrl_araddr[3]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[6]_i_2 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[6]_i_4_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[6]_i_5_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[6]_i_2_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[6]_i_3 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[6]_i_6_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[6]_i_7_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[6]_i_3_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF8 \mem_inferred__0/s_axil_rdata_reg_reg[7]_i_1 
       (.I0(\mem_inferred__0/s_axil_rdata_reg_reg[7]_i_2_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg_reg[7]_i_3_n_0 ),
        .O(mem[7]),
        .S(s_axil_ctrl_araddr[3]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[7]_i_2 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[7]_i_4_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[7]_i_5_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[7]_i_2_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[7]_i_3 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[7]_i_6_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[7]_i_7_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[7]_i_3_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF8 \mem_inferred__0/s_axil_rdata_reg_reg[8]_i_1 
       (.I0(\mem_inferred__0/s_axil_rdata_reg_reg[8]_i_2_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg_reg[8]_i_3_n_0 ),
        .O(mem[8]),
        .S(s_axil_ctrl_araddr[3]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[8]_i_2 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[8]_i_4_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[8]_i_5_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[8]_i_2_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[8]_i_3 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[8]_i_6_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[8]_i_7_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[8]_i_3_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF8 \mem_inferred__0/s_axil_rdata_reg_reg[9]_i_1 
       (.I0(\mem_inferred__0/s_axil_rdata_reg_reg[9]_i_2_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg_reg[9]_i_3_n_0 ),
        .O(mem[9]),
        .S(s_axil_ctrl_araddr[3]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[9]_i_2 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[9]_i_4_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[9]_i_5_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[9]_i_2_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[9]_i_3 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[9]_i_6_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[9]_i_7_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[9]_i_3_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][0] 
       (.C(fsm_clk),
        .CE(p_8_out[7]),
        .D(s_axil_ctrl_wdata[0]),
        .Q(data_size_rd[0]),
        .R(\mem[0][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][10] 
       (.C(fsm_clk),
        .CE(p_8_out[15]),
        .D(s_axil_ctrl_wdata[10]),
        .Q(\mem_reg[0][13]_0 [9]),
        .R(\mem[0][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][11] 
       (.C(fsm_clk),
        .CE(p_8_out[15]),
        .D(s_axil_ctrl_wdata[11]),
        .Q(\mem_reg[0][13]_0 [10]),
        .R(\mem[0][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][12] 
       (.C(fsm_clk),
        .CE(p_8_out[15]),
        .D(s_axil_ctrl_wdata[12]),
        .Q(\mem_reg[0][13]_0 [11]),
        .R(\mem[0][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][13] 
       (.C(fsm_clk),
        .CE(p_8_out[15]),
        .D(s_axil_ctrl_wdata[13]),
        .Q(\mem_reg[0][13]_0 [12]),
        .R(\mem[0][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][14] 
       (.C(fsm_clk),
        .CE(p_8_out[15]),
        .D(s_axil_ctrl_wdata[14]),
        .Q(data_size_rd[14]),
        .R(\mem[0][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][15] 
       (.C(fsm_clk),
        .CE(p_8_out[15]),
        .D(s_axil_ctrl_wdata[15]),
        .Q(data_size_rd[15]),
        .R(\mem[0][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][16] 
       (.C(fsm_clk),
        .CE(p_8_out[23]),
        .D(s_axil_ctrl_wdata[16]),
        .Q(data_size_rd[16]),
        .R(\mem[0][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][17] 
       (.C(fsm_clk),
        .CE(p_8_out[23]),
        .D(s_axil_ctrl_wdata[17]),
        .Q(data_size_rd[17]),
        .R(\mem[0][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][18] 
       (.C(fsm_clk),
        .CE(p_8_out[23]),
        .D(s_axil_ctrl_wdata[18]),
        .Q(data_size_rd[18]),
        .R(\mem[0][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][19] 
       (.C(fsm_clk),
        .CE(p_8_out[23]),
        .D(s_axil_ctrl_wdata[19]),
        .Q(data_size_rd[19]),
        .R(\mem[0][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][1] 
       (.C(fsm_clk),
        .CE(p_8_out[7]),
        .D(s_axil_ctrl_wdata[1]),
        .Q(\mem_reg[0][13]_0 [0]),
        .R(\mem[0][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][20] 
       (.C(fsm_clk),
        .CE(p_8_out[23]),
        .D(s_axil_ctrl_wdata[20]),
        .Q(data_size_rd[20]),
        .R(\mem[0][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][21] 
       (.C(fsm_clk),
        .CE(p_8_out[23]),
        .D(s_axil_ctrl_wdata[21]),
        .Q(data_size_rd[21]),
        .R(\mem[0][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][22] 
       (.C(fsm_clk),
        .CE(p_8_out[23]),
        .D(s_axil_ctrl_wdata[22]),
        .Q(data_size_rd[22]),
        .R(\mem[0][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][23] 
       (.C(fsm_clk),
        .CE(p_8_out[23]),
        .D(s_axil_ctrl_wdata[23]),
        .Q(data_size_rd[23]),
        .R(\mem[0][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][24] 
       (.C(fsm_clk),
        .CE(p_8_out[31]),
        .D(s_axil_ctrl_wdata[24]),
        .Q(data_size_rd[24]),
        .R(\mem[0][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][25] 
       (.C(fsm_clk),
        .CE(p_8_out[31]),
        .D(s_axil_ctrl_wdata[25]),
        .Q(data_size_rd[25]),
        .R(\mem[0][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][26] 
       (.C(fsm_clk),
        .CE(p_8_out[31]),
        .D(s_axil_ctrl_wdata[26]),
        .Q(data_size_rd[26]),
        .R(\mem[0][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][27] 
       (.C(fsm_clk),
        .CE(p_8_out[31]),
        .D(s_axil_ctrl_wdata[27]),
        .Q(data_size_rd[27]),
        .R(\mem[0][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][28] 
       (.C(fsm_clk),
        .CE(p_8_out[31]),
        .D(s_axil_ctrl_wdata[28]),
        .Q(data_size_rd[28]),
        .R(\mem[0][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][29] 
       (.C(fsm_clk),
        .CE(p_8_out[31]),
        .D(s_axil_ctrl_wdata[29]),
        .Q(data_size_rd[29]),
        .R(\mem[0][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][2] 
       (.C(fsm_clk),
        .CE(p_8_out[7]),
        .D(s_axil_ctrl_wdata[2]),
        .Q(\mem_reg[0][13]_0 [1]),
        .R(\mem[0][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][30] 
       (.C(fsm_clk),
        .CE(p_8_out[31]),
        .D(s_axil_ctrl_wdata[30]),
        .Q(data_size_rd[30]),
        .R(\mem[0][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][31] 
       (.C(fsm_clk),
        .CE(p_8_out[31]),
        .D(s_axil_ctrl_wdata[31]),
        .Q(data_size_rd[31]),
        .R(\mem[0][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][3] 
       (.C(fsm_clk),
        .CE(p_8_out[7]),
        .D(s_axil_ctrl_wdata[3]),
        .Q(\mem_reg[0][13]_0 [2]),
        .R(\mem[0][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][4] 
       (.C(fsm_clk),
        .CE(p_8_out[7]),
        .D(s_axil_ctrl_wdata[4]),
        .Q(\mem_reg[0][13]_0 [3]),
        .R(\mem[0][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][5] 
       (.C(fsm_clk),
        .CE(p_8_out[7]),
        .D(s_axil_ctrl_wdata[5]),
        .Q(\mem_reg[0][13]_0 [4]),
        .R(\mem[0][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][6] 
       (.C(fsm_clk),
        .CE(p_8_out[7]),
        .D(s_axil_ctrl_wdata[6]),
        .Q(\mem_reg[0][13]_0 [5]),
        .R(\mem[0][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][7] 
       (.C(fsm_clk),
        .CE(p_8_out[7]),
        .D(s_axil_ctrl_wdata[7]),
        .Q(\mem_reg[0][13]_0 [6]),
        .R(\mem[0][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][8] 
       (.C(fsm_clk),
        .CE(p_8_out[15]),
        .D(s_axil_ctrl_wdata[8]),
        .Q(\mem_reg[0][13]_0 [7]),
        .R(\mem[0][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][9] 
       (.C(fsm_clk),
        .CE(p_8_out[15]),
        .D(s_axil_ctrl_wdata[9]),
        .Q(\mem_reg[0][13]_0 [8]),
        .R(\mem[0][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][0] 
       (.C(fsm_clk),
        .CE(\mem_reg[10][24]_0 [0]),
        .D(\mem[10][0]_i_1_n_0 ),
        .Q(\mem_reg[10]_18 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][10] 
       (.C(fsm_clk),
        .CE(\mem_reg[10][24]_0 [1]),
        .D(\mem[10][10]_i_1_n_0 ),
        .Q(\mem_reg[10]_18 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][11] 
       (.C(fsm_clk),
        .CE(\mem_reg[10][24]_0 [1]),
        .D(\mem[10][11]_i_1_n_0 ),
        .Q(\mem_reg[10]_18 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][12] 
       (.C(fsm_clk),
        .CE(\mem_reg[10][24]_0 [1]),
        .D(\mem[10][12]_i_1_n_0 ),
        .Q(\mem_reg[10]_18 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][13] 
       (.C(fsm_clk),
        .CE(\mem_reg[10][24]_0 [1]),
        .D(\mem[10][13]_i_1_n_0 ),
        .Q(\mem_reg[10]_18 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][14] 
       (.C(fsm_clk),
        .CE(\mem_reg[10][24]_0 [1]),
        .D(\mem[10][14]_i_1_n_0 ),
        .Q(\mem_reg[10]_18 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][15] 
       (.C(fsm_clk),
        .CE(\mem_reg[10][24]_0 [1]),
        .D(\mem[10][15]_i_2_n_0 ),
        .Q(\mem_reg[10]_18 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][16] 
       (.C(fsm_clk),
        .CE(\mem_reg[10][24]_0 [2]),
        .D(\mem[10][16]_i_1_n_0 ),
        .Q(\mem_reg[10]_18 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][17] 
       (.C(fsm_clk),
        .CE(\mem_reg[10][24]_0 [2]),
        .D(\mem[10][17]_i_1_n_0 ),
        .Q(\mem_reg[10]_18 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][18] 
       (.C(fsm_clk),
        .CE(\mem_reg[10][24]_0 [2]),
        .D(\mem[10][18]_i_1_n_0 ),
        .Q(\mem_reg[10]_18 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][19] 
       (.C(fsm_clk),
        .CE(\mem_reg[10][24]_0 [2]),
        .D(\mem[10][19]_i_1_n_0 ),
        .Q(\mem_reg[10]_18 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][1] 
       (.C(fsm_clk),
        .CE(\mem_reg[10][24]_0 [0]),
        .D(\mem[10][1]_i_1_n_0 ),
        .Q(\mem_reg[10]_18 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][20] 
       (.C(fsm_clk),
        .CE(\mem_reg[10][24]_0 [2]),
        .D(\mem[10][20]_i_1_n_0 ),
        .Q(\mem_reg[10]_18 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][21] 
       (.C(fsm_clk),
        .CE(\mem_reg[10][24]_0 [2]),
        .D(\mem[10][21]_i_1_n_0 ),
        .Q(\mem_reg[10]_18 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][22] 
       (.C(fsm_clk),
        .CE(\mem_reg[10][24]_0 [2]),
        .D(\mem[10][22]_i_1_n_0 ),
        .Q(\mem_reg[10]_18 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][23] 
       (.C(fsm_clk),
        .CE(\mem_reg[10][24]_0 [2]),
        .D(\mem[10][23]_i_2_n_0 ),
        .Q(\mem_reg[10]_18 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][24] 
       (.C(fsm_clk),
        .CE(\mem_reg[10][24]_0 [3]),
        .D(\mem[10][24]_i_1_n_0 ),
        .Q(\mem_reg[10]_18 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][25] 
       (.C(fsm_clk),
        .CE(\mem_reg[10][24]_0 [3]),
        .D(\mem[10][25]_i_1_n_0 ),
        .Q(\mem_reg[10]_18 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][26] 
       (.C(fsm_clk),
        .CE(\mem_reg[10][24]_0 [3]),
        .D(\mem[10][26]_i_1_n_0 ),
        .Q(\mem_reg[10]_18 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][27] 
       (.C(fsm_clk),
        .CE(\mem_reg[10][24]_0 [3]),
        .D(\mem[10][27]_i_1_n_0 ),
        .Q(\mem_reg[10]_18 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][28] 
       (.C(fsm_clk),
        .CE(\mem_reg[10][24]_0 [3]),
        .D(\mem[10][28]_i_1_n_0 ),
        .Q(\mem_reg[10]_18 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][29] 
       (.C(fsm_clk),
        .CE(\mem_reg[10][24]_0 [3]),
        .D(\mem[10][29]_i_1_n_0 ),
        .Q(\mem_reg[10]_18 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][2] 
       (.C(fsm_clk),
        .CE(\mem_reg[10][24]_0 [0]),
        .D(\mem[10][2]_i_1_n_0 ),
        .Q(\mem_reg[10]_18 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][30] 
       (.C(fsm_clk),
        .CE(\mem_reg[10][24]_0 [3]),
        .D(\mem[10][30]_i_1_n_0 ),
        .Q(\mem_reg[10]_18 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][31] 
       (.C(fsm_clk),
        .CE(\mem_reg[10][24]_0 [3]),
        .D(\mem[10][31]_i_2_n_0 ),
        .Q(\mem_reg[10]_18 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][3] 
       (.C(fsm_clk),
        .CE(\mem_reg[10][24]_0 [0]),
        .D(\mem[10][3]_i_1_n_0 ),
        .Q(\mem_reg[10]_18 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][4] 
       (.C(fsm_clk),
        .CE(\mem_reg[10][24]_0 [0]),
        .D(\mem[10][4]_i_1_n_0 ),
        .Q(\mem_reg[10]_18 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][5] 
       (.C(fsm_clk),
        .CE(\mem_reg[10][24]_0 [0]),
        .D(\mem[10][5]_i_1_n_0 ),
        .Q(\mem_reg[10]_18 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][6] 
       (.C(fsm_clk),
        .CE(\mem_reg[10][24]_0 [0]),
        .D(\mem[10][6]_i_1_n_0 ),
        .Q(\mem_reg[10]_18 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][7] 
       (.C(fsm_clk),
        .CE(\mem_reg[10][24]_0 [0]),
        .D(\mem[10][7]_i_2_n_0 ),
        .Q(\mem_reg[10]_18 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][8] 
       (.C(fsm_clk),
        .CE(\mem_reg[10][24]_0 [1]),
        .D(\mem[10][8]_i_1_n_0 ),
        .Q(\mem_reg[10]_18 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][9] 
       (.C(fsm_clk),
        .CE(\mem_reg[10][24]_0 [1]),
        .D(\mem[10][9]_i_1_n_0 ),
        .Q(\mem_reg[10]_18 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][0] 
       (.C(fsm_clk),
        .CE(\mem_reg[11][24]_0 [0]),
        .D(\mem[11][0]_i_1_n_0 ),
        .Q(\mem_reg[11]_17 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][10] 
       (.C(fsm_clk),
        .CE(\mem_reg[11][24]_0 [1]),
        .D(\mem[11][10]_i_1_n_0 ),
        .Q(\mem_reg[11]_17 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][11] 
       (.C(fsm_clk),
        .CE(\mem_reg[11][24]_0 [1]),
        .D(\mem[11][11]_i_1_n_0 ),
        .Q(\mem_reg[11]_17 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][12] 
       (.C(fsm_clk),
        .CE(\mem_reg[11][24]_0 [1]),
        .D(\mem[11][12]_i_1_n_0 ),
        .Q(\mem_reg[11]_17 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][13] 
       (.C(fsm_clk),
        .CE(\mem_reg[11][24]_0 [1]),
        .D(\mem[11][13]_i_1_n_0 ),
        .Q(\mem_reg[11]_17 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][14] 
       (.C(fsm_clk),
        .CE(\mem_reg[11][24]_0 [1]),
        .D(\mem[11][14]_i_1_n_0 ),
        .Q(\mem_reg[11]_17 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][15] 
       (.C(fsm_clk),
        .CE(\mem_reg[11][24]_0 [1]),
        .D(\mem[11][15]_i_2_n_0 ),
        .Q(\mem_reg[11]_17 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][16] 
       (.C(fsm_clk),
        .CE(\mem_reg[11][24]_0 [2]),
        .D(\mem[11][16]_i_1_n_0 ),
        .Q(\mem_reg[11]_17 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][17] 
       (.C(fsm_clk),
        .CE(\mem_reg[11][24]_0 [2]),
        .D(\mem[11][17]_i_1_n_0 ),
        .Q(\mem_reg[11]_17 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][18] 
       (.C(fsm_clk),
        .CE(\mem_reg[11][24]_0 [2]),
        .D(\mem[11][18]_i_1_n_0 ),
        .Q(\mem_reg[11]_17 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][19] 
       (.C(fsm_clk),
        .CE(\mem_reg[11][24]_0 [2]),
        .D(\mem[11][19]_i_1_n_0 ),
        .Q(\mem_reg[11]_17 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][1] 
       (.C(fsm_clk),
        .CE(\mem_reg[11][24]_0 [0]),
        .D(\mem[11][1]_i_1_n_0 ),
        .Q(\mem_reg[11]_17 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][20] 
       (.C(fsm_clk),
        .CE(\mem_reg[11][24]_0 [2]),
        .D(\mem[11][20]_i_1_n_0 ),
        .Q(\mem_reg[11]_17 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][21] 
       (.C(fsm_clk),
        .CE(\mem_reg[11][24]_0 [2]),
        .D(\mem[11][21]_i_1_n_0 ),
        .Q(\mem_reg[11]_17 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][22] 
       (.C(fsm_clk),
        .CE(\mem_reg[11][24]_0 [2]),
        .D(\mem[11][22]_i_1_n_0 ),
        .Q(\mem_reg[11]_17 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][23] 
       (.C(fsm_clk),
        .CE(\mem_reg[11][24]_0 [2]),
        .D(\mem[11][23]_i_2_n_0 ),
        .Q(\mem_reg[11]_17 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][24] 
       (.C(fsm_clk),
        .CE(\mem_reg[11][24]_0 [3]),
        .D(\mem[11][24]_i_1_n_0 ),
        .Q(\mem_reg[11]_17 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][25] 
       (.C(fsm_clk),
        .CE(\mem_reg[11][24]_0 [3]),
        .D(\mem[11][25]_i_1_n_0 ),
        .Q(\mem_reg[11]_17 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][26] 
       (.C(fsm_clk),
        .CE(\mem_reg[11][24]_0 [3]),
        .D(\mem[11][26]_i_1_n_0 ),
        .Q(\mem_reg[11]_17 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][27] 
       (.C(fsm_clk),
        .CE(\mem_reg[11][24]_0 [3]),
        .D(\mem[11][27]_i_1_n_0 ),
        .Q(\mem_reg[11]_17 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][28] 
       (.C(fsm_clk),
        .CE(\mem_reg[11][24]_0 [3]),
        .D(\mem[11][28]_i_1_n_0 ),
        .Q(\mem_reg[11]_17 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][29] 
       (.C(fsm_clk),
        .CE(\mem_reg[11][24]_0 [3]),
        .D(\mem[11][29]_i_1_n_0 ),
        .Q(\mem_reg[11]_17 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][2] 
       (.C(fsm_clk),
        .CE(\mem_reg[11][24]_0 [0]),
        .D(\mem[11][2]_i_1_n_0 ),
        .Q(\mem_reg[11]_17 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][30] 
       (.C(fsm_clk),
        .CE(\mem_reg[11][24]_0 [3]),
        .D(\mem[11][30]_i_1_n_0 ),
        .Q(\mem_reg[11]_17 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][31] 
       (.C(fsm_clk),
        .CE(\mem_reg[11][24]_0 [3]),
        .D(\mem[11][31]_i_2_n_0 ),
        .Q(\mem_reg[11]_17 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][3] 
       (.C(fsm_clk),
        .CE(\mem_reg[11][24]_0 [0]),
        .D(\mem[11][3]_i_1_n_0 ),
        .Q(\mem_reg[11]_17 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][4] 
       (.C(fsm_clk),
        .CE(\mem_reg[11][24]_0 [0]),
        .D(\mem[11][4]_i_1_n_0 ),
        .Q(\mem_reg[11]_17 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][5] 
       (.C(fsm_clk),
        .CE(\mem_reg[11][24]_0 [0]),
        .D(\mem[11][5]_i_1_n_0 ),
        .Q(\mem_reg[11]_17 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][6] 
       (.C(fsm_clk),
        .CE(\mem_reg[11][24]_0 [0]),
        .D(\mem[11][6]_i_1_n_0 ),
        .Q(\mem_reg[11]_17 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][7] 
       (.C(fsm_clk),
        .CE(\mem_reg[11][24]_0 [0]),
        .D(\mem[11][7]_i_2_n_0 ),
        .Q(\mem_reg[11]_17 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][8] 
       (.C(fsm_clk),
        .CE(\mem_reg[11][24]_0 [1]),
        .D(\mem[11][8]_i_1_n_0 ),
        .Q(\mem_reg[11]_17 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][9] 
       (.C(fsm_clk),
        .CE(\mem_reg[11][24]_0 [1]),
        .D(\mem[11][9]_i_1_n_0 ),
        .Q(\mem_reg[11]_17 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][0] 
       (.C(fsm_clk),
        .CE(\mem_reg[12][24]_0 [0]),
        .D(\mem[12][0]_i_1_n_0 ),
        .Q(\mem_reg[12]_16 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][10] 
       (.C(fsm_clk),
        .CE(\mem_reg[12][24]_0 [1]),
        .D(\mem[12][10]_i_1_n_0 ),
        .Q(\mem_reg[12]_16 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][11] 
       (.C(fsm_clk),
        .CE(\mem_reg[12][24]_0 [1]),
        .D(\mem[12][11]_i_1_n_0 ),
        .Q(\mem_reg[12]_16 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][12] 
       (.C(fsm_clk),
        .CE(\mem_reg[12][24]_0 [1]),
        .D(\mem[12][12]_i_1_n_0 ),
        .Q(\mem_reg[12]_16 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][13] 
       (.C(fsm_clk),
        .CE(\mem_reg[12][24]_0 [1]),
        .D(\mem[12][13]_i_1_n_0 ),
        .Q(\mem_reg[12]_16 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][14] 
       (.C(fsm_clk),
        .CE(\mem_reg[12][24]_0 [1]),
        .D(\mem[12][14]_i_1_n_0 ),
        .Q(\mem_reg[12]_16 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][15] 
       (.C(fsm_clk),
        .CE(\mem_reg[12][24]_0 [1]),
        .D(\mem[12][15]_i_2_n_0 ),
        .Q(\mem_reg[12]_16 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][16] 
       (.C(fsm_clk),
        .CE(\mem_reg[12][24]_0 [2]),
        .D(\mem[12][16]_i_1_n_0 ),
        .Q(\mem_reg[12]_16 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][17] 
       (.C(fsm_clk),
        .CE(\mem_reg[12][24]_0 [2]),
        .D(\mem[12][17]_i_1_n_0 ),
        .Q(\mem_reg[12]_16 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][18] 
       (.C(fsm_clk),
        .CE(\mem_reg[12][24]_0 [2]),
        .D(\mem[12][18]_i_1_n_0 ),
        .Q(\mem_reg[12]_16 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][19] 
       (.C(fsm_clk),
        .CE(\mem_reg[12][24]_0 [2]),
        .D(\mem[12][19]_i_1_n_0 ),
        .Q(\mem_reg[12]_16 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][1] 
       (.C(fsm_clk),
        .CE(\mem_reg[12][24]_0 [0]),
        .D(\mem[12][1]_i_1_n_0 ),
        .Q(\mem_reg[12]_16 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][20] 
       (.C(fsm_clk),
        .CE(\mem_reg[12][24]_0 [2]),
        .D(\mem[12][20]_i_1_n_0 ),
        .Q(\mem_reg[12]_16 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][21] 
       (.C(fsm_clk),
        .CE(\mem_reg[12][24]_0 [2]),
        .D(\mem[12][21]_i_1_n_0 ),
        .Q(\mem_reg[12]_16 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][22] 
       (.C(fsm_clk),
        .CE(\mem_reg[12][24]_0 [2]),
        .D(\mem[12][22]_i_1_n_0 ),
        .Q(\mem_reg[12]_16 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][23] 
       (.C(fsm_clk),
        .CE(\mem_reg[12][24]_0 [2]),
        .D(\mem[12][23]_i_2_n_0 ),
        .Q(\mem_reg[12]_16 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][24] 
       (.C(fsm_clk),
        .CE(\mem_reg[12][24]_0 [3]),
        .D(\mem[12][24]_i_1_n_0 ),
        .Q(\mem_reg[12]_16 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][25] 
       (.C(fsm_clk),
        .CE(\mem_reg[12][24]_0 [3]),
        .D(\mem[12][25]_i_1_n_0 ),
        .Q(\mem_reg[12]_16 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][26] 
       (.C(fsm_clk),
        .CE(\mem_reg[12][24]_0 [3]),
        .D(\mem[12][26]_i_1_n_0 ),
        .Q(\mem_reg[12]_16 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][27] 
       (.C(fsm_clk),
        .CE(\mem_reg[12][24]_0 [3]),
        .D(\mem[12][27]_i_1_n_0 ),
        .Q(\mem_reg[12]_16 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][28] 
       (.C(fsm_clk),
        .CE(\mem_reg[12][24]_0 [3]),
        .D(\mem[12][28]_i_1_n_0 ),
        .Q(\mem_reg[12]_16 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][29] 
       (.C(fsm_clk),
        .CE(\mem_reg[12][24]_0 [3]),
        .D(\mem[12][29]_i_1_n_0 ),
        .Q(\mem_reg[12]_16 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][2] 
       (.C(fsm_clk),
        .CE(\mem_reg[12][24]_0 [0]),
        .D(\mem[12][2]_i_1_n_0 ),
        .Q(\mem_reg[12]_16 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][30] 
       (.C(fsm_clk),
        .CE(\mem_reg[12][24]_0 [3]),
        .D(\mem[12][30]_i_1_n_0 ),
        .Q(\mem_reg[12]_16 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][31] 
       (.C(fsm_clk),
        .CE(\mem_reg[12][24]_0 [3]),
        .D(\mem[12][31]_i_2_n_0 ),
        .Q(\mem_reg[12]_16 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][3] 
       (.C(fsm_clk),
        .CE(\mem_reg[12][24]_0 [0]),
        .D(\mem[12][3]_i_1_n_0 ),
        .Q(\mem_reg[12]_16 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][4] 
       (.C(fsm_clk),
        .CE(\mem_reg[12][24]_0 [0]),
        .D(\mem[12][4]_i_1_n_0 ),
        .Q(\mem_reg[12]_16 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][5] 
       (.C(fsm_clk),
        .CE(\mem_reg[12][24]_0 [0]),
        .D(\mem[12][5]_i_1_n_0 ),
        .Q(\mem_reg[12]_16 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][6] 
       (.C(fsm_clk),
        .CE(\mem_reg[12][24]_0 [0]),
        .D(\mem[12][6]_i_1_n_0 ),
        .Q(\mem_reg[12]_16 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][7] 
       (.C(fsm_clk),
        .CE(\mem_reg[12][24]_0 [0]),
        .D(\mem[12][7]_i_2_n_0 ),
        .Q(\mem_reg[12]_16 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][8] 
       (.C(fsm_clk),
        .CE(\mem_reg[12][24]_0 [1]),
        .D(\mem[12][8]_i_1_n_0 ),
        .Q(\mem_reg[12]_16 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][9] 
       (.C(fsm_clk),
        .CE(\mem_reg[12][24]_0 [1]),
        .D(\mem[12][9]_i_1_n_0 ),
        .Q(\mem_reg[12]_16 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][0] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(\mem[13][0]_i_1_n_0 ),
        .Q(operation_done_rd),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][10] 
       (.C(fsm_clk),
        .CE(p_5_out[15]),
        .D(s_axil_ctrl_wdata[10]),
        .Q(\mem_reg[13]_13 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][11] 
       (.C(fsm_clk),
        .CE(p_5_out[15]),
        .D(s_axil_ctrl_wdata[11]),
        .Q(\mem_reg[13]_13 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][12] 
       (.C(fsm_clk),
        .CE(p_5_out[15]),
        .D(s_axil_ctrl_wdata[12]),
        .Q(\mem_reg[13]_13 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][13] 
       (.C(fsm_clk),
        .CE(p_5_out[15]),
        .D(s_axil_ctrl_wdata[13]),
        .Q(\mem_reg[13]_13 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][14] 
       (.C(fsm_clk),
        .CE(p_5_out[15]),
        .D(s_axil_ctrl_wdata[14]),
        .Q(\mem_reg[13]_13 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][15] 
       (.C(fsm_clk),
        .CE(p_5_out[15]),
        .D(s_axil_ctrl_wdata[15]),
        .Q(\mem_reg[13]_13 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][16] 
       (.C(fsm_clk),
        .CE(p_5_out[23]),
        .D(s_axil_ctrl_wdata[16]),
        .Q(\mem_reg[13]_13 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][17] 
       (.C(fsm_clk),
        .CE(p_5_out[23]),
        .D(s_axil_ctrl_wdata[17]),
        .Q(\mem_reg[13]_13 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][18] 
       (.C(fsm_clk),
        .CE(p_5_out[23]),
        .D(s_axil_ctrl_wdata[18]),
        .Q(\mem_reg[13]_13 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][19] 
       (.C(fsm_clk),
        .CE(p_5_out[23]),
        .D(s_axil_ctrl_wdata[19]),
        .Q(\mem_reg[13]_13 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][1] 
       (.C(fsm_clk),
        .CE(p_5_out[7]),
        .D(s_axil_ctrl_wdata[1]),
        .Q(\mem_reg[13]_13 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][20] 
       (.C(fsm_clk),
        .CE(p_5_out[23]),
        .D(s_axil_ctrl_wdata[20]),
        .Q(\mem_reg[13]_13 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][21] 
       (.C(fsm_clk),
        .CE(p_5_out[23]),
        .D(s_axil_ctrl_wdata[21]),
        .Q(\mem_reg[13]_13 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][22] 
       (.C(fsm_clk),
        .CE(p_5_out[23]),
        .D(s_axil_ctrl_wdata[22]),
        .Q(\mem_reg[13]_13 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][23] 
       (.C(fsm_clk),
        .CE(p_5_out[23]),
        .D(s_axil_ctrl_wdata[23]),
        .Q(\mem_reg[13]_13 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][24] 
       (.C(fsm_clk),
        .CE(p_5_out[31]),
        .D(s_axil_ctrl_wdata[24]),
        .Q(\mem_reg[13]_13 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][25] 
       (.C(fsm_clk),
        .CE(p_5_out[31]),
        .D(s_axil_ctrl_wdata[25]),
        .Q(\mem_reg[13]_13 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][26] 
       (.C(fsm_clk),
        .CE(p_5_out[31]),
        .D(s_axil_ctrl_wdata[26]),
        .Q(\mem_reg[13]_13 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][27] 
       (.C(fsm_clk),
        .CE(p_5_out[31]),
        .D(s_axil_ctrl_wdata[27]),
        .Q(\mem_reg[13]_13 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][28] 
       (.C(fsm_clk),
        .CE(p_5_out[31]),
        .D(s_axil_ctrl_wdata[28]),
        .Q(\mem_reg[13]_13 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][29] 
       (.C(fsm_clk),
        .CE(p_5_out[31]),
        .D(s_axil_ctrl_wdata[29]),
        .Q(\mem_reg[13]_13 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][2] 
       (.C(fsm_clk),
        .CE(p_5_out[7]),
        .D(s_axil_ctrl_wdata[2]),
        .Q(\mem_reg[13]_13 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][30] 
       (.C(fsm_clk),
        .CE(p_5_out[31]),
        .D(s_axil_ctrl_wdata[30]),
        .Q(\mem_reg[13]_13 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][31] 
       (.C(fsm_clk),
        .CE(p_5_out[31]),
        .D(s_axil_ctrl_wdata[31]),
        .Q(\mem_reg[13]_13 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][3] 
       (.C(fsm_clk),
        .CE(p_5_out[7]),
        .D(s_axil_ctrl_wdata[3]),
        .Q(\mem_reg[13]_13 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][4] 
       (.C(fsm_clk),
        .CE(p_5_out[7]),
        .D(s_axil_ctrl_wdata[4]),
        .Q(\mem_reg[13]_13 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][5] 
       (.C(fsm_clk),
        .CE(p_5_out[7]),
        .D(s_axil_ctrl_wdata[5]),
        .Q(\mem_reg[13]_13 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][6] 
       (.C(fsm_clk),
        .CE(p_5_out[7]),
        .D(s_axil_ctrl_wdata[6]),
        .Q(\mem_reg[13]_13 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][7] 
       (.C(fsm_clk),
        .CE(p_5_out[7]),
        .D(s_axil_ctrl_wdata[7]),
        .Q(\mem_reg[13]_13 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][8] 
       (.C(fsm_clk),
        .CE(p_5_out[15]),
        .D(s_axil_ctrl_wdata[8]),
        .Q(\mem_reg[13]_13 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][9] 
       (.C(fsm_clk),
        .CE(p_5_out[15]),
        .D(s_axil_ctrl_wdata[9]),
        .Q(\mem_reg[13]_13 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][0] 
       (.C(fsm_clk),
        .CE(\mem[14][7]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[0]),
        .Q(\mem_reg[14]_15 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][10] 
       (.C(fsm_clk),
        .CE(\mem[14][15]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[10]),
        .Q(\mem_reg[14]_15 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][11] 
       (.C(fsm_clk),
        .CE(\mem[14][15]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[11]),
        .Q(\mem_reg[14]_15 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][12] 
       (.C(fsm_clk),
        .CE(\mem[14][15]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[12]),
        .Q(\mem_reg[14]_15 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][13] 
       (.C(fsm_clk),
        .CE(\mem[14][15]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[13]),
        .Q(\mem_reg[14]_15 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][14] 
       (.C(fsm_clk),
        .CE(\mem[14][15]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[14]),
        .Q(\mem_reg[14]_15 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][15] 
       (.C(fsm_clk),
        .CE(\mem[14][15]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[15]),
        .Q(\mem_reg[14]_15 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][16] 
       (.C(fsm_clk),
        .CE(\mem[14][23]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[16]),
        .Q(\mem_reg[14]_15 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][17] 
       (.C(fsm_clk),
        .CE(\mem[14][23]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[17]),
        .Q(\mem_reg[14]_15 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][18] 
       (.C(fsm_clk),
        .CE(\mem[14][23]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[18]),
        .Q(\mem_reg[14]_15 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][19] 
       (.C(fsm_clk),
        .CE(\mem[14][23]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[19]),
        .Q(\mem_reg[14]_15 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][1] 
       (.C(fsm_clk),
        .CE(\mem[14][7]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[1]),
        .Q(\mem_reg[14]_15 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][20] 
       (.C(fsm_clk),
        .CE(\mem[14][23]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[20]),
        .Q(\mem_reg[14]_15 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][21] 
       (.C(fsm_clk),
        .CE(\mem[14][23]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[21]),
        .Q(\mem_reg[14]_15 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][22] 
       (.C(fsm_clk),
        .CE(\mem[14][23]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[22]),
        .Q(\mem_reg[14]_15 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][23] 
       (.C(fsm_clk),
        .CE(\mem[14][23]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[23]),
        .Q(\mem_reg[14]_15 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][24] 
       (.C(fsm_clk),
        .CE(\mem[14][31]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[24]),
        .Q(\mem_reg[14]_15 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][25] 
       (.C(fsm_clk),
        .CE(\mem[14][31]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[25]),
        .Q(\mem_reg[14]_15 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][26] 
       (.C(fsm_clk),
        .CE(\mem[14][31]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[26]),
        .Q(\mem_reg[14]_15 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][27] 
       (.C(fsm_clk),
        .CE(\mem[14][31]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[27]),
        .Q(\mem_reg[14]_15 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][28] 
       (.C(fsm_clk),
        .CE(\mem[14][31]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[28]),
        .Q(\mem_reg[14]_15 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][29] 
       (.C(fsm_clk),
        .CE(\mem[14][31]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[29]),
        .Q(\mem_reg[14]_15 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][2] 
       (.C(fsm_clk),
        .CE(\mem[14][7]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[2]),
        .Q(\mem_reg[14]_15 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][30] 
       (.C(fsm_clk),
        .CE(\mem[14][31]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[30]),
        .Q(\mem_reg[14]_15 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][31] 
       (.C(fsm_clk),
        .CE(\mem[14][31]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[31]),
        .Q(\mem_reg[14]_15 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][3] 
       (.C(fsm_clk),
        .CE(\mem[14][7]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[3]),
        .Q(\mem_reg[14]_15 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][4] 
       (.C(fsm_clk),
        .CE(\mem[14][7]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[4]),
        .Q(\mem_reg[14]_15 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][5] 
       (.C(fsm_clk),
        .CE(\mem[14][7]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[5]),
        .Q(\mem_reg[14]_15 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][6] 
       (.C(fsm_clk),
        .CE(\mem[14][7]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[6]),
        .Q(\mem_reg[14]_15 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][7] 
       (.C(fsm_clk),
        .CE(\mem[14][7]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[7]),
        .Q(\mem_reg[14]_15 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][8] 
       (.C(fsm_clk),
        .CE(\mem[14][15]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[8]),
        .Q(\mem_reg[14]_15 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][9] 
       (.C(fsm_clk),
        .CE(\mem[14][15]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[9]),
        .Q(\mem_reg[14]_15 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][0] 
       (.C(fsm_clk),
        .CE(p_4_out[7]),
        .D(s_axil_ctrl_wdata[0]),
        .Q(\mem_reg[15]_14 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][10] 
       (.C(fsm_clk),
        .CE(p_4_out[15]),
        .D(s_axil_ctrl_wdata[10]),
        .Q(\mem_reg[15]_14 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][11] 
       (.C(fsm_clk),
        .CE(p_4_out[15]),
        .D(s_axil_ctrl_wdata[11]),
        .Q(\mem_reg[15]_14 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][12] 
       (.C(fsm_clk),
        .CE(p_4_out[15]),
        .D(s_axil_ctrl_wdata[12]),
        .Q(\mem_reg[15]_14 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][13] 
       (.C(fsm_clk),
        .CE(p_4_out[15]),
        .D(s_axil_ctrl_wdata[13]),
        .Q(\mem_reg[15]_14 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][14] 
       (.C(fsm_clk),
        .CE(p_4_out[15]),
        .D(s_axil_ctrl_wdata[14]),
        .Q(\mem_reg[15]_14 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][15] 
       (.C(fsm_clk),
        .CE(p_4_out[15]),
        .D(s_axil_ctrl_wdata[15]),
        .Q(\mem_reg[15]_14 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][16] 
       (.C(fsm_clk),
        .CE(p_4_out[23]),
        .D(s_axil_ctrl_wdata[16]),
        .Q(\mem_reg[15]_14 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][17] 
       (.C(fsm_clk),
        .CE(p_4_out[23]),
        .D(s_axil_ctrl_wdata[17]),
        .Q(\mem_reg[15]_14 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][18] 
       (.C(fsm_clk),
        .CE(p_4_out[23]),
        .D(s_axil_ctrl_wdata[18]),
        .Q(\mem_reg[15]_14 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][19] 
       (.C(fsm_clk),
        .CE(p_4_out[23]),
        .D(s_axil_ctrl_wdata[19]),
        .Q(\mem_reg[15]_14 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][1] 
       (.C(fsm_clk),
        .CE(p_4_out[7]),
        .D(s_axil_ctrl_wdata[1]),
        .Q(\mem_reg[15]_14 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][20] 
       (.C(fsm_clk),
        .CE(p_4_out[23]),
        .D(s_axil_ctrl_wdata[20]),
        .Q(\mem_reg[15]_14 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][21] 
       (.C(fsm_clk),
        .CE(p_4_out[23]),
        .D(s_axil_ctrl_wdata[21]),
        .Q(\mem_reg[15]_14 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][22] 
       (.C(fsm_clk),
        .CE(p_4_out[23]),
        .D(s_axil_ctrl_wdata[22]),
        .Q(\mem_reg[15]_14 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][23] 
       (.C(fsm_clk),
        .CE(p_4_out[23]),
        .D(s_axil_ctrl_wdata[23]),
        .Q(\mem_reg[15]_14 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][24] 
       (.C(fsm_clk),
        .CE(p_4_out[31]),
        .D(s_axil_ctrl_wdata[24]),
        .Q(\mem_reg[15]_14 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][25] 
       (.C(fsm_clk),
        .CE(p_4_out[31]),
        .D(s_axil_ctrl_wdata[25]),
        .Q(\mem_reg[15]_14 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][26] 
       (.C(fsm_clk),
        .CE(p_4_out[31]),
        .D(s_axil_ctrl_wdata[26]),
        .Q(\mem_reg[15]_14 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][27] 
       (.C(fsm_clk),
        .CE(p_4_out[31]),
        .D(s_axil_ctrl_wdata[27]),
        .Q(\mem_reg[15]_14 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][28] 
       (.C(fsm_clk),
        .CE(p_4_out[31]),
        .D(s_axil_ctrl_wdata[28]),
        .Q(\mem_reg[15]_14 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][29] 
       (.C(fsm_clk),
        .CE(p_4_out[31]),
        .D(s_axil_ctrl_wdata[29]),
        .Q(\mem_reg[15]_14 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][2] 
       (.C(fsm_clk),
        .CE(p_4_out[7]),
        .D(s_axil_ctrl_wdata[2]),
        .Q(\mem_reg[15]_14 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][30] 
       (.C(fsm_clk),
        .CE(p_4_out[31]),
        .D(s_axil_ctrl_wdata[30]),
        .Q(\mem_reg[15]_14 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][31] 
       (.C(fsm_clk),
        .CE(p_4_out[31]),
        .D(s_axil_ctrl_wdata[31]),
        .Q(\mem_reg[15]_14 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][3] 
       (.C(fsm_clk),
        .CE(p_4_out[7]),
        .D(s_axil_ctrl_wdata[3]),
        .Q(\mem_reg[15]_14 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][4] 
       (.C(fsm_clk),
        .CE(p_4_out[7]),
        .D(s_axil_ctrl_wdata[4]),
        .Q(\mem_reg[15]_14 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][5] 
       (.C(fsm_clk),
        .CE(p_4_out[7]),
        .D(s_axil_ctrl_wdata[5]),
        .Q(\mem_reg[15]_14 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][6] 
       (.C(fsm_clk),
        .CE(p_4_out[7]),
        .D(s_axil_ctrl_wdata[6]),
        .Q(\mem_reg[15]_14 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][7] 
       (.C(fsm_clk),
        .CE(p_4_out[7]),
        .D(s_axil_ctrl_wdata[7]),
        .Q(\mem_reg[15]_14 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][8] 
       (.C(fsm_clk),
        .CE(p_4_out[15]),
        .D(s_axil_ctrl_wdata[8]),
        .Q(\mem_reg[15]_14 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][9] 
       (.C(fsm_clk),
        .CE(p_4_out[15]),
        .D(s_axil_ctrl_wdata[9]),
        .Q(\mem_reg[15]_14 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][0] 
       (.C(fsm_clk),
        .CE(\mem[1][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[0]),
        .Q(\mem_reg[1][4]_0 [0]),
        .R(\mem[1][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][10] 
       (.C(fsm_clk),
        .CE(\mem[1][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[10]),
        .Q(grid_size_rd[10]),
        .R(\mem[1][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][11] 
       (.C(fsm_clk),
        .CE(\mem[1][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[11]),
        .Q(grid_size_rd[11]),
        .R(\mem[1][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][12] 
       (.C(fsm_clk),
        .CE(\mem[1][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[12]),
        .Q(grid_size_rd[12]),
        .R(\mem[1][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][13] 
       (.C(fsm_clk),
        .CE(\mem[1][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[13]),
        .Q(grid_size_rd[13]),
        .R(\mem[1][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][14] 
       (.C(fsm_clk),
        .CE(\mem[1][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[14]),
        .Q(grid_size_rd[14]),
        .R(\mem[1][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][15] 
       (.C(fsm_clk),
        .CE(\mem[1][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[15]),
        .Q(grid_size_rd[15]),
        .R(\mem[1][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][16] 
       (.C(fsm_clk),
        .CE(\mem[1][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[16]),
        .Q(grid_size_rd[16]),
        .R(\mem[1][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][17] 
       (.C(fsm_clk),
        .CE(\mem[1][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[17]),
        .Q(grid_size_rd[17]),
        .R(\mem[1][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][18] 
       (.C(fsm_clk),
        .CE(\mem[1][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[18]),
        .Q(grid_size_rd[18]),
        .R(\mem[1][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][19] 
       (.C(fsm_clk),
        .CE(\mem[1][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[19]),
        .Q(grid_size_rd[19]),
        .R(\mem[1][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][1] 
       (.C(fsm_clk),
        .CE(\mem[1][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[1]),
        .Q(\mem_reg[1][4]_0 [1]),
        .R(\mem[1][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][20] 
       (.C(fsm_clk),
        .CE(\mem[1][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[20]),
        .Q(grid_size_rd[20]),
        .R(\mem[1][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][21] 
       (.C(fsm_clk),
        .CE(\mem[1][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[21]),
        .Q(grid_size_rd[21]),
        .R(\mem[1][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][22] 
       (.C(fsm_clk),
        .CE(\mem[1][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[22]),
        .Q(grid_size_rd[22]),
        .R(\mem[1][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][23] 
       (.C(fsm_clk),
        .CE(\mem[1][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[23]),
        .Q(grid_size_rd[23]),
        .R(\mem[1][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][24] 
       (.C(fsm_clk),
        .CE(\mem[1][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[24]),
        .Q(grid_size_rd[24]),
        .R(\mem[1][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][25] 
       (.C(fsm_clk),
        .CE(\mem[1][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[25]),
        .Q(grid_size_rd[25]),
        .R(\mem[1][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][26] 
       (.C(fsm_clk),
        .CE(\mem[1][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[26]),
        .Q(grid_size_rd[26]),
        .R(\mem[1][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][27] 
       (.C(fsm_clk),
        .CE(\mem[1][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[27]),
        .Q(grid_size_rd[27]),
        .R(\mem[1][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][28] 
       (.C(fsm_clk),
        .CE(\mem[1][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[28]),
        .Q(grid_size_rd[28]),
        .R(\mem[1][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][29] 
       (.C(fsm_clk),
        .CE(\mem[1][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[29]),
        .Q(grid_size_rd[29]),
        .R(\mem[1][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][2] 
       (.C(fsm_clk),
        .CE(\mem[1][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[2]),
        .Q(\mem_reg[1][4]_0 [2]),
        .R(\mem[1][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][30] 
       (.C(fsm_clk),
        .CE(\mem[1][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[30]),
        .Q(grid_size_rd[30]),
        .R(\mem[1][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][31] 
       (.C(fsm_clk),
        .CE(\mem[1][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[31]),
        .Q(grid_size_rd[31]),
        .R(\mem[1][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][3] 
       (.C(fsm_clk),
        .CE(\mem[1][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[3]),
        .Q(\mem_reg[1][4]_0 [3]),
        .R(\mem[1][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][4] 
       (.C(fsm_clk),
        .CE(\mem[1][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[4]),
        .Q(\mem_reg[1][4]_0 [4]),
        .R(\mem[1][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][5] 
       (.C(fsm_clk),
        .CE(\mem[1][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[5]),
        .Q(grid_size_rd[5]),
        .R(\mem[1][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][6] 
       (.C(fsm_clk),
        .CE(\mem[1][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[6]),
        .Q(grid_size_rd[6]),
        .R(\mem[1][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][7] 
       (.C(fsm_clk),
        .CE(\mem[1][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[7]),
        .Q(grid_size_rd[7]),
        .R(\mem[1][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][8] 
       (.C(fsm_clk),
        .CE(\mem[1][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[8]),
        .Q(grid_size_rd[8]),
        .R(\mem[1][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][9] 
       (.C(fsm_clk),
        .CE(\mem[1][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[9]),
        .Q(grid_size_rd[9]),
        .R(\mem[1][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][0] 
       (.C(fsm_clk),
        .CE(\mem[2][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[0]),
        .Q(\mem_reg[2][1]_0 [0]),
        .R(\mem[2][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][10] 
       (.C(fsm_clk),
        .CE(\mem[2][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[10]),
        .Q(scle_size_rd[10]),
        .R(\mem[2][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][11] 
       (.C(fsm_clk),
        .CE(\mem[2][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[11]),
        .Q(scle_size_rd[11]),
        .R(\mem[2][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][12] 
       (.C(fsm_clk),
        .CE(\mem[2][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[12]),
        .Q(scle_size_rd[12]),
        .R(\mem[2][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][13] 
       (.C(fsm_clk),
        .CE(\mem[2][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[13]),
        .Q(scle_size_rd[13]),
        .R(\mem[2][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][14] 
       (.C(fsm_clk),
        .CE(\mem[2][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[14]),
        .Q(scle_size_rd[14]),
        .R(\mem[2][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][15] 
       (.C(fsm_clk),
        .CE(\mem[2][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[15]),
        .Q(scle_size_rd[15]),
        .R(\mem[2][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][16] 
       (.C(fsm_clk),
        .CE(\mem[2][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[16]),
        .Q(scle_size_rd[16]),
        .R(\mem[2][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][17] 
       (.C(fsm_clk),
        .CE(\mem[2][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[17]),
        .Q(scle_size_rd[17]),
        .R(\mem[2][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][18] 
       (.C(fsm_clk),
        .CE(\mem[2][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[18]),
        .Q(scle_size_rd[18]),
        .R(\mem[2][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][19] 
       (.C(fsm_clk),
        .CE(\mem[2][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[19]),
        .Q(scle_size_rd[19]),
        .R(\mem[2][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][1] 
       (.C(fsm_clk),
        .CE(\mem[2][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[1]),
        .Q(\mem_reg[2][1]_0 [1]),
        .R(\mem[2][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][20] 
       (.C(fsm_clk),
        .CE(\mem[2][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[20]),
        .Q(scle_size_rd[20]),
        .R(\mem[2][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][21] 
       (.C(fsm_clk),
        .CE(\mem[2][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[21]),
        .Q(scle_size_rd[21]),
        .R(\mem[2][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][22] 
       (.C(fsm_clk),
        .CE(\mem[2][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[22]),
        .Q(scle_size_rd[22]),
        .R(\mem[2][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][23] 
       (.C(fsm_clk),
        .CE(\mem[2][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[23]),
        .Q(scle_size_rd[23]),
        .R(\mem[2][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][24] 
       (.C(fsm_clk),
        .CE(\mem[2][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[24]),
        .Q(scle_size_rd[24]),
        .R(\mem[2][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][25] 
       (.C(fsm_clk),
        .CE(\mem[2][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[25]),
        .Q(scle_size_rd[25]),
        .R(\mem[2][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][26] 
       (.C(fsm_clk),
        .CE(\mem[2][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[26]),
        .Q(scle_size_rd[26]),
        .R(\mem[2][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][27] 
       (.C(fsm_clk),
        .CE(\mem[2][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[27]),
        .Q(scle_size_rd[27]),
        .R(\mem[2][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][28] 
       (.C(fsm_clk),
        .CE(\mem[2][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[28]),
        .Q(scle_size_rd[28]),
        .R(\mem[2][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][29] 
       (.C(fsm_clk),
        .CE(\mem[2][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[29]),
        .Q(scle_size_rd[29]),
        .R(\mem[2][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][2] 
       (.C(fsm_clk),
        .CE(\mem[2][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[2]),
        .Q(scle_size_rd[2]),
        .R(\mem[2][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][30] 
       (.C(fsm_clk),
        .CE(\mem[2][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[30]),
        .Q(scle_size_rd[30]),
        .R(\mem[2][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][31] 
       (.C(fsm_clk),
        .CE(\mem[2][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[31]),
        .Q(scle_size_rd[31]),
        .R(\mem[2][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][3] 
       (.C(fsm_clk),
        .CE(\mem[2][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[3]),
        .Q(scle_size_rd[3]),
        .R(\mem[2][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][4] 
       (.C(fsm_clk),
        .CE(\mem[2][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[4]),
        .Q(scle_size_rd[4]),
        .R(\mem[2][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][5] 
       (.C(fsm_clk),
        .CE(\mem[2][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[5]),
        .Q(scle_size_rd[5]),
        .R(\mem[2][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][6] 
       (.C(fsm_clk),
        .CE(\mem[2][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[6]),
        .Q(scle_size_rd[6]),
        .R(\mem[2][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][7] 
       (.C(fsm_clk),
        .CE(\mem[2][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[7]),
        .Q(scle_size_rd[7]),
        .R(\mem[2][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][8] 
       (.C(fsm_clk),
        .CE(\mem[2][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[8]),
        .Q(scle_size_rd[8]),
        .R(\mem[2][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][9] 
       (.C(fsm_clk),
        .CE(\mem[2][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[9]),
        .Q(scle_size_rd[9]),
        .R(\mem[2][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][0] 
       (.C(fsm_clk),
        .CE(\mem[3][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[0]),
        .Q(rslt_size_rd[0]),
        .R(\mem[3][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][10] 
       (.C(fsm_clk),
        .CE(\mem[3][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[10]),
        .Q(rslt_size_rd[10]),
        .R(\mem[3][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][11] 
       (.C(fsm_clk),
        .CE(\mem[3][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[11]),
        .Q(rslt_size_rd[11]),
        .R(\mem[3][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][12] 
       (.C(fsm_clk),
        .CE(\mem[3][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[12]),
        .Q(rslt_size_rd[12]),
        .R(\mem[3][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][13] 
       (.C(fsm_clk),
        .CE(\mem[3][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[13]),
        .Q(rslt_size_rd[13]),
        .R(\mem[3][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][14] 
       (.C(fsm_clk),
        .CE(\mem[3][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[14]),
        .Q(rslt_size_rd[14]),
        .R(\mem[3][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][15] 
       (.C(fsm_clk),
        .CE(\mem[3][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[15]),
        .Q(rslt_size_rd[15]),
        .R(\mem[3][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][16] 
       (.C(fsm_clk),
        .CE(\mem[3][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[16]),
        .Q(rslt_size_rd[16]),
        .R(\mem[3][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][17] 
       (.C(fsm_clk),
        .CE(\mem[3][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[17]),
        .Q(rslt_size_rd[17]),
        .R(\mem[3][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][18] 
       (.C(fsm_clk),
        .CE(\mem[3][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[18]),
        .Q(rslt_size_rd[18]),
        .R(\mem[3][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][19] 
       (.C(fsm_clk),
        .CE(\mem[3][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[19]),
        .Q(rslt_size_rd[19]),
        .R(\mem[3][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][1] 
       (.C(fsm_clk),
        .CE(\mem[3][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[1]),
        .Q(rslt_size_rd[1]),
        .R(\mem[3][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][20] 
       (.C(fsm_clk),
        .CE(\mem[3][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[20]),
        .Q(rslt_size_rd[20]),
        .R(\mem[3][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][21] 
       (.C(fsm_clk),
        .CE(\mem[3][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[21]),
        .Q(rslt_size_rd[21]),
        .R(\mem[3][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][22] 
       (.C(fsm_clk),
        .CE(\mem[3][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[22]),
        .Q(rslt_size_rd[22]),
        .R(\mem[3][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][23] 
       (.C(fsm_clk),
        .CE(\mem[3][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[23]),
        .Q(rslt_size_rd[23]),
        .R(\mem[3][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][24] 
       (.C(fsm_clk),
        .CE(\mem[3][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[24]),
        .Q(rslt_size_rd[24]),
        .R(\mem[3][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][25] 
       (.C(fsm_clk),
        .CE(\mem[3][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[25]),
        .Q(rslt_size_rd[25]),
        .R(\mem[3][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][26] 
       (.C(fsm_clk),
        .CE(\mem[3][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[26]),
        .Q(rslt_size_rd[26]),
        .R(\mem[3][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][27] 
       (.C(fsm_clk),
        .CE(\mem[3][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[27]),
        .Q(rslt_size_rd[27]),
        .R(\mem[3][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][28] 
       (.C(fsm_clk),
        .CE(\mem[3][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[28]),
        .Q(rslt_size_rd[28]),
        .R(\mem[3][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][29] 
       (.C(fsm_clk),
        .CE(\mem[3][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[29]),
        .Q(rslt_size_rd[29]),
        .R(\mem[3][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][2] 
       (.C(fsm_clk),
        .CE(\mem[3][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[2]),
        .Q(rslt_size_rd[2]),
        .R(\mem[3][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][30] 
       (.C(fsm_clk),
        .CE(\mem[3][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[30]),
        .Q(rslt_size_rd[30]),
        .R(\mem[3][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][31] 
       (.C(fsm_clk),
        .CE(\mem[3][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[31]),
        .Q(rslt_size_rd[31]),
        .R(\mem[3][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][3] 
       (.C(fsm_clk),
        .CE(\mem[3][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[3]),
        .Q(rslt_size_rd[3]),
        .R(\mem[3][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][4] 
       (.C(fsm_clk),
        .CE(\mem[3][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[4]),
        .Q(rslt_size_rd[4]),
        .R(\mem[3][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][5] 
       (.C(fsm_clk),
        .CE(\mem[3][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[5]),
        .Q(rslt_size_rd[5]),
        .R(\mem[3][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][6] 
       (.C(fsm_clk),
        .CE(\mem[3][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[6]),
        .Q(rslt_size_rd[6]),
        .R(\mem[3][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][7] 
       (.C(fsm_clk),
        .CE(\mem[3][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[7]),
        .Q(rslt_size_rd[7]),
        .R(\mem[3][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][8] 
       (.C(fsm_clk),
        .CE(\mem[3][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[8]),
        .Q(rslt_size_rd[8]),
        .R(\mem[3][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][9] 
       (.C(fsm_clk),
        .CE(\mem[3][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[9]),
        .Q(rslt_size_rd[9]),
        .R(\mem[3][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][0] 
       (.C(fsm_clk),
        .CE(\mem[4][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[0]),
        .Q(\mem_reg[4][18]_0 [0]),
        .R(\mem[4][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][10] 
       (.C(fsm_clk),
        .CE(\mem[4][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[10]),
        .Q(\mem_reg[4][18]_0 [10]),
        .R(\mem[4][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][11] 
       (.C(fsm_clk),
        .CE(\mem[4][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[11]),
        .Q(\mem_reg[4][18]_0 [11]),
        .R(\mem[4][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][12] 
       (.C(fsm_clk),
        .CE(\mem[4][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[12]),
        .Q(\mem_reg[4][18]_0 [12]),
        .R(\mem[4][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][13] 
       (.C(fsm_clk),
        .CE(\mem[4][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[13]),
        .Q(\mem_reg[4][18]_0 [13]),
        .R(\mem[4][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][14] 
       (.C(fsm_clk),
        .CE(\mem[4][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[14]),
        .Q(\mem_reg[4][18]_0 [14]),
        .R(\mem[4][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][15] 
       (.C(fsm_clk),
        .CE(\mem[4][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[15]),
        .Q(\mem_reg[4][18]_0 [15]),
        .R(\mem[4][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][16] 
       (.C(fsm_clk),
        .CE(\mem[4][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[16]),
        .Q(\mem_reg[4][18]_0 [16]),
        .R(\mem[4][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][17] 
       (.C(fsm_clk),
        .CE(\mem[4][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[17]),
        .Q(\mem_reg[4][18]_0 [17]),
        .R(\mem[4][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][18] 
       (.C(fsm_clk),
        .CE(\mem[4][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[18]),
        .Q(\mem_reg[4][18]_0 [18]),
        .R(\mem[4][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][19] 
       (.C(fsm_clk),
        .CE(\mem[4][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[19]),
        .Q(pckt_size_rd[19]),
        .R(\mem[4][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][1] 
       (.C(fsm_clk),
        .CE(\mem[4][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[1]),
        .Q(\mem_reg[4][18]_0 [1]),
        .R(\mem[4][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][20] 
       (.C(fsm_clk),
        .CE(\mem[4][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[20]),
        .Q(pckt_size_rd[20]),
        .R(\mem[4][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][21] 
       (.C(fsm_clk),
        .CE(\mem[4][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[21]),
        .Q(pckt_size_rd[21]),
        .R(\mem[4][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][22] 
       (.C(fsm_clk),
        .CE(\mem[4][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[22]),
        .Q(pckt_size_rd[22]),
        .R(\mem[4][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][23] 
       (.C(fsm_clk),
        .CE(\mem[4][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[23]),
        .Q(pckt_size_rd[23]),
        .R(\mem[4][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][24] 
       (.C(fsm_clk),
        .CE(\mem[4][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[24]),
        .Q(pckt_size_rd[24]),
        .R(\mem[4][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][25] 
       (.C(fsm_clk),
        .CE(\mem[4][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[25]),
        .Q(pckt_size_rd[25]),
        .R(\mem[4][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][26] 
       (.C(fsm_clk),
        .CE(\mem[4][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[26]),
        .Q(pckt_size_rd[26]),
        .R(\mem[4][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][27] 
       (.C(fsm_clk),
        .CE(\mem[4][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[27]),
        .Q(pckt_size_rd[27]),
        .R(\mem[4][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][28] 
       (.C(fsm_clk),
        .CE(\mem[4][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[28]),
        .Q(pckt_size_rd[28]),
        .R(\mem[4][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][29] 
       (.C(fsm_clk),
        .CE(\mem[4][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[29]),
        .Q(pckt_size_rd[29]),
        .R(\mem[4][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][2] 
       (.C(fsm_clk),
        .CE(\mem[4][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[2]),
        .Q(\mem_reg[4][18]_0 [2]),
        .R(\mem[4][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][30] 
       (.C(fsm_clk),
        .CE(\mem[4][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[30]),
        .Q(pckt_size_rd[30]),
        .R(\mem[4][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][31] 
       (.C(fsm_clk),
        .CE(\mem[4][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[31]),
        .Q(pckt_size_rd[31]),
        .R(\mem[4][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][3] 
       (.C(fsm_clk),
        .CE(\mem[4][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[3]),
        .Q(\mem_reg[4][18]_0 [3]),
        .R(\mem[4][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][4] 
       (.C(fsm_clk),
        .CE(\mem[4][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[4]),
        .Q(\mem_reg[4][18]_0 [4]),
        .R(\mem[4][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][5] 
       (.C(fsm_clk),
        .CE(\mem[4][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[5]),
        .Q(\mem_reg[4][18]_0 [5]),
        .R(\mem[4][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][6] 
       (.C(fsm_clk),
        .CE(\mem[4][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[6]),
        .Q(\mem_reg[4][18]_0 [6]),
        .R(\mem[4][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][7] 
       (.C(fsm_clk),
        .CE(\mem[4][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[7]),
        .Q(\mem_reg[4][18]_0 [7]),
        .R(\mem[4][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][8] 
       (.C(fsm_clk),
        .CE(\mem[4][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[8]),
        .Q(\mem_reg[4][18]_0 [8]),
        .R(\mem[4][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][9] 
       (.C(fsm_clk),
        .CE(\mem[4][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[9]),
        .Q(\mem_reg[4][18]_0 [9]),
        .R(\mem[4][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][0] 
       (.C(fsm_clk),
        .CE(\mem[5][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[0]),
        .Q(btch_size_rd[0]),
        .R(\mem[5][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][10] 
       (.C(fsm_clk),
        .CE(\mem[5][15]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[10]),
        .Q(\mem_reg_n_0_[5][10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][11] 
       (.C(fsm_clk),
        .CE(\mem[5][15]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[11]),
        .Q(\mem_reg_n_0_[5][11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][12] 
       (.C(fsm_clk),
        .CE(\mem[5][15]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[12]),
        .Q(\mem_reg_n_0_[5][12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][13] 
       (.C(fsm_clk),
        .CE(\mem[5][15]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[13]),
        .Q(\mem_reg_n_0_[5][13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][14] 
       (.C(fsm_clk),
        .CE(\mem[5][15]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[14]),
        .Q(\mem_reg_n_0_[5][14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][15] 
       (.C(fsm_clk),
        .CE(\mem[5][15]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[15]),
        .Q(\mem_reg_n_0_[5][15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][16] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(\mem[5][16]_i_1_n_0 ),
        .Q(grid_loaded_rd),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][17] 
       (.C(fsm_clk),
        .CE(\mem[5][23]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[17]),
        .Q(\mem_reg_n_0_[5][17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][18] 
       (.C(fsm_clk),
        .CE(\mem[5][23]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[18]),
        .Q(\mem_reg_n_0_[5][18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][19] 
       (.C(fsm_clk),
        .CE(\mem[5][23]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[19]),
        .Q(\mem_reg_n_0_[5][19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][1] 
       (.C(fsm_clk),
        .CE(\mem[5][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[1]),
        .Q(btch_size_rd[1]),
        .R(\mem[5][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][20] 
       (.C(fsm_clk),
        .CE(\mem[5][23]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[20]),
        .Q(\mem_reg_n_0_[5][20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][21] 
       (.C(fsm_clk),
        .CE(\mem[5][23]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[21]),
        .Q(\mem_reg_n_0_[5][21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][22] 
       (.C(fsm_clk),
        .CE(\mem[5][23]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[22]),
        .Q(\mem_reg_n_0_[5][22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][23] 
       (.C(fsm_clk),
        .CE(\mem[5][23]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[23]),
        .Q(\mem_reg_n_0_[5][23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][24] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(\mem[5][24]_i_1_n_0 ),
        .Q(scle_loaded_rd),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][25] 
       (.C(fsm_clk),
        .CE(\mem[5][31]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[25]),
        .Q(\mem_reg_n_0_[5][25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][26] 
       (.C(fsm_clk),
        .CE(\mem[5][31]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[26]),
        .Q(\mem_reg_n_0_[5][26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][27] 
       (.C(fsm_clk),
        .CE(\mem[5][31]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[27]),
        .Q(\mem_reg_n_0_[5][27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][28] 
       (.C(fsm_clk),
        .CE(\mem[5][31]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[28]),
        .Q(\mem_reg_n_0_[5][28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][29] 
       (.C(fsm_clk),
        .CE(\mem[5][31]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[29]),
        .Q(\mem_reg_n_0_[5][29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][2] 
       (.C(fsm_clk),
        .CE(\mem[5][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[2]),
        .Q(btch_size_rd[2]),
        .R(\mem[5][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][30] 
       (.C(fsm_clk),
        .CE(\mem[5][31]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[30]),
        .Q(\mem_reg_n_0_[5][30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][31] 
       (.C(fsm_clk),
        .CE(\mem[5][31]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[31]),
        .Q(\mem_reg_n_0_[5][31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][3] 
       (.C(fsm_clk),
        .CE(\mem[5][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[3]),
        .Q(btch_size_rd[3]),
        .R(\mem[5][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][4] 
       (.C(fsm_clk),
        .CE(\mem[5][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[4]),
        .Q(btch_size_rd[4]),
        .R(\mem[5][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][5] 
       (.C(fsm_clk),
        .CE(\mem[5][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[5]),
        .Q(btch_size_rd[5]),
        .R(\mem[5][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][6] 
       (.C(fsm_clk),
        .CE(\mem[5][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[6]),
        .Q(btch_size_rd[6]),
        .R(\mem[5][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][7] 
       (.C(fsm_clk),
        .CE(\mem[5][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[7]),
        .Q(btch_size_rd[7]),
        .R(\mem[5][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][8] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(\mem[5][8]_i_1_n_0 ),
        .Q(data_loaded_rd),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][9] 
       (.C(fsm_clk),
        .CE(\mem[5][15]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[9]),
        .Q(\mem_reg_n_0_[5][9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][0] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(\mem[6][0]_i_1_n_0 ),
        .Q(wght_loaded_rd),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][10] 
       (.C(fsm_clk),
        .CE(\mem[6][15]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[10]),
        .Q(\mem_reg_n_0_[6][10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][11] 
       (.C(fsm_clk),
        .CE(\mem[6][15]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[11]),
        .Q(\mem_reg_n_0_[6][11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][12] 
       (.C(fsm_clk),
        .CE(\mem[6][15]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[12]),
        .Q(\mem_reg_n_0_[6][12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][13] 
       (.C(fsm_clk),
        .CE(\mem[6][15]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[13]),
        .Q(\mem_reg_n_0_[6][13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][14] 
       (.C(fsm_clk),
        .CE(\mem[6][15]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[14]),
        .Q(\mem_reg_n_0_[6][14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][15] 
       (.C(fsm_clk),
        .CE(\mem[6][15]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[15]),
        .Q(\mem_reg_n_0_[6][15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][16] 
       (.C(fsm_clk),
        .CE(\mem[6][23]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[16]),
        .Q(interrupt_soft),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][17] 
       (.C(fsm_clk),
        .CE(\mem[6][23]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[17]),
        .Q(interrupt_abort),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][18] 
       (.C(fsm_clk),
        .CE(\mem[6][23]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[18]),
        .Q(interrupt_error),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][19] 
       (.C(fsm_clk),
        .CE(\mem[6][23]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[19]),
        .Q(\mem_reg_n_0_[6][19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][1] 
       (.C(fsm_clk),
        .CE(\mem[6][7]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[1]),
        .Q(\mem_reg_n_0_[6][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][20] 
       (.C(fsm_clk),
        .CE(\mem[6][23]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[20]),
        .Q(\mem_reg_n_0_[6][20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][21] 
       (.C(fsm_clk),
        .CE(\mem[6][23]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[21]),
        .Q(\mem_reg_n_0_[6][21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][22] 
       (.C(fsm_clk),
        .CE(\mem[6][23]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[22]),
        .Q(\mem_reg_n_0_[6][22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][23] 
       (.C(fsm_clk),
        .CE(\mem[6][23]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[23]),
        .Q(\mem_reg_n_0_[6][23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][24] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(\mem[6][24]_i_1_n_0 ),
        .Q(\mem_reg_n_0_[6][24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][25] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(\mem[6][25]_i_1_n_0 ),
        .Q(\mem_reg_n_0_[6][25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][26] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(\mem[6][26]_i_1_n_0 ),
        .Q(\mem_reg_n_0_[6][26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][27] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(\mem[6][27]_i_1_n_0 ),
        .Q(\mem_reg_n_0_[6][27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][28] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(\mem[6][28]_i_1_n_0 ),
        .Q(\mem_reg_n_0_[6][28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][29] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(\mem_reg[6][29]_0 ),
        .Q(\mem_reg_n_0_[6][29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][2] 
       (.C(fsm_clk),
        .CE(\mem[6][7]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[2]),
        .Q(\mem_reg_n_0_[6][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][30] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(\mem[6][30]_i_1_n_0 ),
        .Q(\mem_reg_n_0_[6][30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][31] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(\mem[6][31]_i_1_n_0 ),
        .Q(\mem_reg_n_0_[6][31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][3] 
       (.C(fsm_clk),
        .CE(\mem[6][7]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[3]),
        .Q(\mem_reg_n_0_[6][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][4] 
       (.C(fsm_clk),
        .CE(\mem[6][7]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[4]),
        .Q(\mem_reg_n_0_[6][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][5] 
       (.C(fsm_clk),
        .CE(\mem[6][7]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[5]),
        .Q(\mem_reg_n_0_[6][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][6] 
       (.C(fsm_clk),
        .CE(\mem[6][7]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[6]),
        .Q(\mem_reg_n_0_[6][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][7] 
       (.C(fsm_clk),
        .CE(\mem[6][7]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[7]),
        .Q(\mem_reg_n_0_[6][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][8] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(\mem[6][8]_i_1_n_0 ),
        .Q(operation_start_rd),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][9] 
       (.C(fsm_clk),
        .CE(\mem[6][15]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[9]),
        .Q(\mem_reg_n_0_[6][9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][0] 
       (.C(fsm_clk),
        .CE(\mem_reg[7][16]_0 [0]),
        .D(\mem[7][0]_i_1_n_0 ),
        .Q(\mem_reg[7]_21 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][10] 
       (.C(fsm_clk),
        .CE(\mem_reg[7][16]_0 [1]),
        .D(\mem[7][10]_i_1_n_0 ),
        .Q(\mem_reg[7]_21 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][11] 
       (.C(fsm_clk),
        .CE(\mem_reg[7][16]_0 [1]),
        .D(\mem[7][11]_i_1_n_0 ),
        .Q(\mem_reg[7]_21 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][12] 
       (.C(fsm_clk),
        .CE(\mem_reg[7][16]_0 [1]),
        .D(\mem[7][12]_i_1_n_0 ),
        .Q(\mem_reg[7]_21 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][13] 
       (.C(fsm_clk),
        .CE(\mem_reg[7][16]_0 [1]),
        .D(\mem[7][13]_i_1_n_0 ),
        .Q(\mem_reg[7]_21 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][14] 
       (.C(fsm_clk),
        .CE(\mem_reg[7][16]_0 [1]),
        .D(\mem[7][14]_i_1_n_0 ),
        .Q(\mem_reg[7]_21 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][15] 
       (.C(fsm_clk),
        .CE(\mem_reg[7][16]_0 [1]),
        .D(\mem[7][15]_i_2_n_0 ),
        .Q(\mem_reg[7]_21 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][16] 
       (.C(fsm_clk),
        .CE(\mem_reg[7][16]_0 [2]),
        .D(\mem[7][16]_i_1_n_0 ),
        .Q(\mem_reg[7]_21 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][17] 
       (.C(fsm_clk),
        .CE(\mem_reg[7][16]_0 [2]),
        .D(\mem[7][17]_i_1_n_0 ),
        .Q(\mem_reg[7]_21 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][18] 
       (.C(fsm_clk),
        .CE(\mem_reg[7][16]_0 [2]),
        .D(\mem[7][18]_i_1_n_0 ),
        .Q(\mem_reg[7]_21 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][19] 
       (.C(fsm_clk),
        .CE(\mem_reg[7][16]_0 [2]),
        .D(\mem[7][19]_i_1_n_0 ),
        .Q(\mem_reg[7]_21 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][1] 
       (.C(fsm_clk),
        .CE(\mem_reg[7][16]_0 [0]),
        .D(\mem[7][1]_i_1_n_0 ),
        .Q(\mem_reg[7]_21 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][20] 
       (.C(fsm_clk),
        .CE(\mem_reg[7][16]_0 [2]),
        .D(\mem[7][20]_i_1_n_0 ),
        .Q(\mem_reg[7]_21 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][21] 
       (.C(fsm_clk),
        .CE(\mem_reg[7][16]_0 [2]),
        .D(\mem[7][21]_i_1_n_0 ),
        .Q(\mem_reg[7]_21 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][22] 
       (.C(fsm_clk),
        .CE(\mem_reg[7][16]_0 [2]),
        .D(\mem[7][22]_i_1_n_0 ),
        .Q(\mem_reg[7]_21 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][23] 
       (.C(fsm_clk),
        .CE(\mem_reg[7][16]_0 [2]),
        .D(\mem[7][23]_i_2_n_0 ),
        .Q(\mem_reg[7]_21 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][24] 
       (.C(fsm_clk),
        .CE(\mem_reg[7][31]_0 ),
        .D(s_axil_ctrl_wdata[24]),
        .Q(\mem_reg[7]_21 [24]),
        .R(\mem[7][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][25] 
       (.C(fsm_clk),
        .CE(\mem_reg[7][31]_0 ),
        .D(s_axil_ctrl_wdata[25]),
        .Q(\mem_reg[7]_21 [25]),
        .R(\mem[7][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][26] 
       (.C(fsm_clk),
        .CE(\mem_reg[7][31]_0 ),
        .D(s_axil_ctrl_wdata[26]),
        .Q(\mem_reg[7]_21 [26]),
        .R(\mem[7][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][27] 
       (.C(fsm_clk),
        .CE(\mem_reg[7][31]_0 ),
        .D(s_axil_ctrl_wdata[27]),
        .Q(\mem_reg[7]_21 [27]),
        .R(\mem[7][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][28] 
       (.C(fsm_clk),
        .CE(\mem_reg[7][31]_0 ),
        .D(s_axil_ctrl_wdata[28]),
        .Q(\mem_reg[7]_21 [28]),
        .R(\mem[7][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][29] 
       (.C(fsm_clk),
        .CE(\mem_reg[7][31]_0 ),
        .D(s_axil_ctrl_wdata[29]),
        .Q(\mem_reg[7]_21 [29]),
        .R(\mem[7][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][2] 
       (.C(fsm_clk),
        .CE(\mem_reg[7][16]_0 [0]),
        .D(\mem[7][2]_i_1_n_0 ),
        .Q(\mem_reg[7]_21 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][30] 
       (.C(fsm_clk),
        .CE(\mem_reg[7][31]_0 ),
        .D(s_axil_ctrl_wdata[30]),
        .Q(\mem_reg[7]_21 [30]),
        .R(\mem[7][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][31] 
       (.C(fsm_clk),
        .CE(\mem_reg[7][31]_0 ),
        .D(s_axil_ctrl_wdata[31]),
        .Q(\mem_reg[7]_21 [31]),
        .R(\mem[7][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][3] 
       (.C(fsm_clk),
        .CE(\mem_reg[7][16]_0 [0]),
        .D(\mem[7][3]_i_1_n_0 ),
        .Q(\mem_reg[7]_21 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][4] 
       (.C(fsm_clk),
        .CE(\mem_reg[7][16]_0 [0]),
        .D(\mem[7][4]_i_1_n_0 ),
        .Q(\mem_reg[7]_21 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][5] 
       (.C(fsm_clk),
        .CE(\mem_reg[7][16]_0 [0]),
        .D(\mem[7][5]_i_1_n_0 ),
        .Q(\mem_reg[7]_21 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][6] 
       (.C(fsm_clk),
        .CE(\mem_reg[7][16]_0 [0]),
        .D(\mem[7][6]_i_1_n_0 ),
        .Q(\mem_reg[7]_21 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][7] 
       (.C(fsm_clk),
        .CE(\mem_reg[7][16]_0 [0]),
        .D(\mem[7][7]_i_2_n_0 ),
        .Q(\mem_reg[7]_21 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][8] 
       (.C(fsm_clk),
        .CE(\mem_reg[7][16]_0 [1]),
        .D(\mem[7][8]_i_1_n_0 ),
        .Q(\mem_reg[7]_21 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][9] 
       (.C(fsm_clk),
        .CE(\mem_reg[7][16]_0 [1]),
        .D(\mem[7][9]_i_1_n_0 ),
        .Q(\mem_reg[7]_21 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][0] 
       (.C(fsm_clk),
        .CE(\mem_reg[8][16]_0 [0]),
        .D(\mem[8][0]_i_1_n_0 ),
        .Q(\mem_reg[8]_20 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][10] 
       (.C(fsm_clk),
        .CE(\mem_reg[8][16]_0 [1]),
        .D(\mem[8][10]_i_1_n_0 ),
        .Q(\mem_reg[8]_20 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][11] 
       (.C(fsm_clk),
        .CE(\mem_reg[8][16]_0 [1]),
        .D(\mem[8][11]_i_1_n_0 ),
        .Q(\mem_reg[8]_20 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][12] 
       (.C(fsm_clk),
        .CE(\mem_reg[8][16]_0 [1]),
        .D(\mem[8][12]_i_1_n_0 ),
        .Q(\mem_reg[8]_20 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][13] 
       (.C(fsm_clk),
        .CE(\mem_reg[8][16]_0 [1]),
        .D(\mem[8][13]_i_1_n_0 ),
        .Q(\mem_reg[8]_20 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][14] 
       (.C(fsm_clk),
        .CE(\mem_reg[8][16]_0 [1]),
        .D(\mem[8][14]_i_1_n_0 ),
        .Q(\mem_reg[8]_20 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][15] 
       (.C(fsm_clk),
        .CE(\mem_reg[8][16]_0 [1]),
        .D(\mem[8][15]_i_2_n_0 ),
        .Q(\mem_reg[8]_20 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][16] 
       (.C(fsm_clk),
        .CE(\mem_reg[8][16]_0 [2]),
        .D(\mem[8][16]_i_1_n_0 ),
        .Q(\mem_reg[8]_20 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][17] 
       (.C(fsm_clk),
        .CE(\mem_reg[8][16]_0 [2]),
        .D(\mem[8][17]_i_1_n_0 ),
        .Q(\mem_reg[8]_20 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][18] 
       (.C(fsm_clk),
        .CE(\mem_reg[8][16]_0 [2]),
        .D(\mem[8][18]_i_1_n_0 ),
        .Q(\mem_reg[8]_20 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][19] 
       (.C(fsm_clk),
        .CE(\mem_reg[8][16]_0 [2]),
        .D(\mem[8][19]_i_1_n_0 ),
        .Q(\mem_reg[8]_20 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][1] 
       (.C(fsm_clk),
        .CE(\mem_reg[8][16]_0 [0]),
        .D(\mem[8][1]_i_1_n_0 ),
        .Q(\mem_reg[8]_20 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][20] 
       (.C(fsm_clk),
        .CE(\mem_reg[8][16]_0 [2]),
        .D(\mem[8][20]_i_1_n_0 ),
        .Q(\mem_reg[8]_20 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][21] 
       (.C(fsm_clk),
        .CE(\mem_reg[8][16]_0 [2]),
        .D(\mem[8][21]_i_1_n_0 ),
        .Q(\mem_reg[8]_20 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][22] 
       (.C(fsm_clk),
        .CE(\mem_reg[8][16]_0 [2]),
        .D(\mem[8][22]_i_1_n_0 ),
        .Q(\mem_reg[8]_20 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][23] 
       (.C(fsm_clk),
        .CE(\mem_reg[8][16]_0 [2]),
        .D(\mem[8][23]_i_2_n_0 ),
        .Q(\mem_reg[8]_20 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][24] 
       (.C(fsm_clk),
        .CE(\mem_reg[8][31]_0 ),
        .D(s_axil_ctrl_wdata[24]),
        .Q(\mem_reg[8]_20 [24]),
        .R(\mem[8][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][25] 
       (.C(fsm_clk),
        .CE(\mem_reg[8][31]_0 ),
        .D(s_axil_ctrl_wdata[25]),
        .Q(\mem_reg[8]_20 [25]),
        .R(\mem[8][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][26] 
       (.C(fsm_clk),
        .CE(\mem_reg[8][31]_0 ),
        .D(s_axil_ctrl_wdata[26]),
        .Q(\mem_reg[8]_20 [26]),
        .R(\mem[8][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][27] 
       (.C(fsm_clk),
        .CE(\mem_reg[8][31]_0 ),
        .D(s_axil_ctrl_wdata[27]),
        .Q(\mem_reg[8]_20 [27]),
        .R(\mem[8][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][28] 
       (.C(fsm_clk),
        .CE(\mem_reg[8][31]_0 ),
        .D(s_axil_ctrl_wdata[28]),
        .Q(\mem_reg[8]_20 [28]),
        .R(\mem[8][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][29] 
       (.C(fsm_clk),
        .CE(\mem_reg[8][31]_0 ),
        .D(s_axil_ctrl_wdata[29]),
        .Q(\mem_reg[8]_20 [29]),
        .R(\mem[8][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][2] 
       (.C(fsm_clk),
        .CE(\mem_reg[8][16]_0 [0]),
        .D(\mem[8][2]_i_1_n_0 ),
        .Q(\mem_reg[8]_20 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][30] 
       (.C(fsm_clk),
        .CE(\mem_reg[8][31]_0 ),
        .D(s_axil_ctrl_wdata[30]),
        .Q(\mem_reg[8]_20 [30]),
        .R(\mem[8][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][31] 
       (.C(fsm_clk),
        .CE(\mem_reg[8][31]_0 ),
        .D(s_axil_ctrl_wdata[31]),
        .Q(\mem_reg[8]_20 [31]),
        .R(\mem[8][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][3] 
       (.C(fsm_clk),
        .CE(\mem_reg[8][16]_0 [0]),
        .D(\mem[8][3]_i_1_n_0 ),
        .Q(\mem_reg[8]_20 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][4] 
       (.C(fsm_clk),
        .CE(\mem_reg[8][16]_0 [0]),
        .D(\mem[8][4]_i_1_n_0 ),
        .Q(\mem_reg[8]_20 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][5] 
       (.C(fsm_clk),
        .CE(\mem_reg[8][16]_0 [0]),
        .D(\mem[8][5]_i_1_n_0 ),
        .Q(\mem_reg[8]_20 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][6] 
       (.C(fsm_clk),
        .CE(\mem_reg[8][16]_0 [0]),
        .D(\mem[8][6]_i_1_n_0 ),
        .Q(\mem_reg[8]_20 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][7] 
       (.C(fsm_clk),
        .CE(\mem_reg[8][16]_0 [0]),
        .D(\mem[8][7]_i_2_n_0 ),
        .Q(\mem_reg[8]_20 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][8] 
       (.C(fsm_clk),
        .CE(\mem_reg[8][16]_0 [1]),
        .D(\mem[8][8]_i_1_n_0 ),
        .Q(\mem_reg[8]_20 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][9] 
       (.C(fsm_clk),
        .CE(\mem_reg[8][16]_0 [1]),
        .D(\mem[8][9]_i_1_n_0 ),
        .Q(\mem_reg[8]_20 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][0] 
       (.C(fsm_clk),
        .CE(\mem_reg[9][24]_0 [0]),
        .D(\mem[9][0]_i_1_n_0 ),
        .Q(\mem_reg[9]_19 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][10] 
       (.C(fsm_clk),
        .CE(\mem_reg[9][24]_0 [1]),
        .D(\mem[9][10]_i_1_n_0 ),
        .Q(\mem_reg[9]_19 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][11] 
       (.C(fsm_clk),
        .CE(\mem_reg[9][24]_0 [1]),
        .D(\mem[9][11]_i_1_n_0 ),
        .Q(\mem_reg[9]_19 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][12] 
       (.C(fsm_clk),
        .CE(\mem_reg[9][24]_0 [1]),
        .D(\mem[9][12]_i_1_n_0 ),
        .Q(\mem_reg[9]_19 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][13] 
       (.C(fsm_clk),
        .CE(\mem_reg[9][24]_0 [1]),
        .D(\mem[9][13]_i_1_n_0 ),
        .Q(\mem_reg[9]_19 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][14] 
       (.C(fsm_clk),
        .CE(\mem_reg[9][24]_0 [1]),
        .D(\mem[9][14]_i_1_n_0 ),
        .Q(\mem_reg[9]_19 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][15] 
       (.C(fsm_clk),
        .CE(\mem_reg[9][24]_0 [1]),
        .D(\mem[9][15]_i_2_n_0 ),
        .Q(\mem_reg[9]_19 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][16] 
       (.C(fsm_clk),
        .CE(\mem_reg[9][24]_0 [2]),
        .D(\mem[9][16]_i_1_n_0 ),
        .Q(\mem_reg[9]_19 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][17] 
       (.C(fsm_clk),
        .CE(\mem_reg[9][24]_0 [2]),
        .D(\mem[9][17]_i_1_n_0 ),
        .Q(\mem_reg[9]_19 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][18] 
       (.C(fsm_clk),
        .CE(\mem_reg[9][24]_0 [2]),
        .D(\mem[9][18]_i_1_n_0 ),
        .Q(\mem_reg[9]_19 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][19] 
       (.C(fsm_clk),
        .CE(\mem_reg[9][24]_0 [2]),
        .D(\mem[9][19]_i_1_n_0 ),
        .Q(\mem_reg[9]_19 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][1] 
       (.C(fsm_clk),
        .CE(\mem_reg[9][24]_0 [0]),
        .D(\mem[9][1]_i_1_n_0 ),
        .Q(\mem_reg[9]_19 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][20] 
       (.C(fsm_clk),
        .CE(\mem_reg[9][24]_0 [2]),
        .D(\mem[9][20]_i_1_n_0 ),
        .Q(\mem_reg[9]_19 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][21] 
       (.C(fsm_clk),
        .CE(\mem_reg[9][24]_0 [2]),
        .D(\mem[9][21]_i_1_n_0 ),
        .Q(\mem_reg[9]_19 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][22] 
       (.C(fsm_clk),
        .CE(\mem_reg[9][24]_0 [2]),
        .D(\mem[9][22]_i_1_n_0 ),
        .Q(\mem_reg[9]_19 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][23] 
       (.C(fsm_clk),
        .CE(\mem_reg[9][24]_0 [2]),
        .D(\mem[9][23]_i_2_n_0 ),
        .Q(\mem_reg[9]_19 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][24] 
       (.C(fsm_clk),
        .CE(\mem_reg[9][24]_0 [3]),
        .D(\mem[9][24]_i_1_n_0 ),
        .Q(\mem_reg[9]_19 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][25] 
       (.C(fsm_clk),
        .CE(\mem_reg[9][24]_0 [3]),
        .D(\mem[9][25]_i_1_n_0 ),
        .Q(\mem_reg[9]_19 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][26] 
       (.C(fsm_clk),
        .CE(\mem_reg[9][24]_0 [3]),
        .D(\mem[9][26]_i_1_n_0 ),
        .Q(\mem_reg[9]_19 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][27] 
       (.C(fsm_clk),
        .CE(\mem_reg[9][24]_0 [3]),
        .D(\mem[9][27]_i_1_n_0 ),
        .Q(\mem_reg[9]_19 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][28] 
       (.C(fsm_clk),
        .CE(\mem_reg[9][24]_0 [3]),
        .D(\mem[9][28]_i_1_n_0 ),
        .Q(\mem_reg[9]_19 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][29] 
       (.C(fsm_clk),
        .CE(\mem_reg[9][24]_0 [3]),
        .D(\mem[9][29]_i_1_n_0 ),
        .Q(\mem_reg[9]_19 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][2] 
       (.C(fsm_clk),
        .CE(\mem_reg[9][24]_0 [0]),
        .D(\mem[9][2]_i_1_n_0 ),
        .Q(\mem_reg[9]_19 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][30] 
       (.C(fsm_clk),
        .CE(\mem_reg[9][24]_0 [3]),
        .D(\mem[9][30]_i_1_n_0 ),
        .Q(\mem_reg[9]_19 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][31] 
       (.C(fsm_clk),
        .CE(\mem_reg[9][24]_0 [3]),
        .D(\mem[9][31]_i_2_n_0 ),
        .Q(\mem_reg[9]_19 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][3] 
       (.C(fsm_clk),
        .CE(\mem_reg[9][24]_0 [0]),
        .D(\mem[9][3]_i_1_n_0 ),
        .Q(\mem_reg[9]_19 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][4] 
       (.C(fsm_clk),
        .CE(\mem_reg[9][24]_0 [0]),
        .D(\mem[9][4]_i_1_n_0 ),
        .Q(\mem_reg[9]_19 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][5] 
       (.C(fsm_clk),
        .CE(\mem_reg[9][24]_0 [0]),
        .D(\mem[9][5]_i_1_n_0 ),
        .Q(\mem_reg[9]_19 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][6] 
       (.C(fsm_clk),
        .CE(\mem_reg[9][24]_0 [0]),
        .D(\mem[9][6]_i_1_n_0 ),
        .Q(\mem_reg[9]_19 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][7] 
       (.C(fsm_clk),
        .CE(\mem_reg[9][24]_0 [0]),
        .D(\mem[9][7]_i_2_n_0 ),
        .Q(\mem_reg[9]_19 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][8] 
       (.C(fsm_clk),
        .CE(\mem_reg[9][24]_0 [1]),
        .D(\mem[9][8]_i_1_n_0 ),
        .Q(\mem_reg[9]_19 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][9] 
       (.C(fsm_clk),
        .CE(\mem_reg[9][24]_0 [1]),
        .D(\mem[9][9]_i_1_n_0 ),
        .Q(\mem_reg[9]_19 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000011114144)) 
    operation_busy_i_1
       (.I0(fsm_rst_0),
        .I1(operation_busy_i_2__6_n_0),
        .I2(operation_busy_reg),
        .I3(operation_busy_i_4_n_0),
        .I4(operation_busy_i_5_n_0),
        .I5(fsm_rst),
        .O(fsm_rst_1));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h2)) 
    operation_busy_i_10
       (.I0(operation_start_rd),
        .I1(\mem_reg[7][7]_0 ),
        .O(operation_busy_i_10_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    operation_busy_i_11
       (.I0(operation_busy_i_22_n_0),
        .I1(operation_busy_i_23_n_0),
        .I2(operation_busy_i_24_n_0),
        .I3(operation_busy_i_25_n_0),
        .O(operation_busy_i_11_n_0));
  LUT4 #(
    .INIT(16'h0004)) 
    operation_busy_i_12
       (.I0(operation_busy_i_26_n_0),
        .I1(operation_busy_i_27_n_0),
        .I2(operation_busy_i_28_n_0),
        .I3(operation_busy_i_29_n_0),
        .O(operation_busy_i_12_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    operation_busy_i_13
       (.I0(grid_size_rd[5]),
        .I1(\mem_reg[1][4]_0 [2]),
        .I2(\mem_reg[1][4]_0 [0]),
        .I3(\mem_reg[1][4]_0 [4]),
        .I4(\mem_reg[1][4]_0 [3]),
        .I5(\mem_reg[1][4]_0 [1]),
        .O(operation_busy_i_13_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    operation_busy_i_14
       (.I0(operation_busy_i_30_n_0),
        .I1(\mem_reg[0][13]_0 [1]),
        .I2(\mem_reg[0][13]_0 [3]),
        .I3(\mem_reg[0][13]_0 [10]),
        .I4(\mem_reg[0][13]_0 [12]),
        .I5(operation_busy_i_31_n_0),
        .O(operation_busy_i_14_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    operation_busy_i_15
       (.I0(data_size_rd[14]),
        .I1(\mem_reg[0][13]_0 [7]),
        .I2(\mem_reg[0][13]_0 [8]),
        .O(operation_busy_i_15_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    operation_busy_i_16
       (.I0(operation_busy_i_32_n_0),
        .I1(operation_busy_i_33_n_0),
        .I2(operation_busy_i_34_n_0),
        .I3(operation_busy_i_35_n_0),
        .O(operation_busy_i_16_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    operation_busy_i_17
       (.I0(operation_busy_i_36_n_0),
        .I1(operation_busy_i_37_n_0),
        .I2(operation_busy_i_38_n_0),
        .I3(operation_busy_i_39_n_0),
        .O(operation_busy_i_17_n_0));
  LUT5 #(
    .INIT(32'hFFFEEEEF)) 
    operation_busy_i_18
       (.I0(operation_busy_i_40_n_0),
        .I1(operation_busy_i_41_n_0),
        .I2(\mem_reg[2][1]_0 [1]),
        .I3(\mem_reg[2][1]_0 [0]),
        .I4(scle_size_rd[2]),
        .O(operation_busy_i_18_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    operation_busy_i_19
       (.I0(operation_busy_i_42_n_0),
        .I1(operation_busy_i_43_n_0),
        .I2(operation_busy_i_44_n_0),
        .I3(operation_busy_i_45_n_0),
        .O(operation_busy_i_19_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    operation_busy_i_20
       (.I0(operation_busy_i_46_n_0),
        .I1(operation_busy_i_47_n_0),
        .I2(operation_busy_i_48_n_0),
        .I3(operation_busy_i_49_n_0),
        .O(operation_busy_i_20_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    operation_busy_i_21
       (.I0(operation_busy_i_50_n_0),
        .I1(operation_busy_i_51_n_0),
        .I2(operation_busy_i_52_n_0),
        .I3(operation_busy_i_53_n_0),
        .I4(operation_busy_i_54_n_0),
        .I5(operation_busy_i_55_n_0),
        .O(operation_busy_i_21_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    operation_busy_i_22
       (.I0(rslt_size_rd[12]),
        .I1(rslt_size_rd[15]),
        .I2(rslt_size_rd[0]),
        .I3(rslt_size_rd[11]),
        .O(operation_busy_i_22_n_0));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    operation_busy_i_23
       (.I0(rslt_size_rd[16]),
        .I1(rslt_size_rd[19]),
        .I2(rslt_size_rd[17]),
        .I3(rslt_size_rd[18]),
        .O(operation_busy_i_23_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    operation_busy_i_24
       (.I0(rslt_size_rd[1]),
        .I1(rslt_size_rd[28]),
        .I2(rslt_size_rd[10]),
        .I3(rslt_size_rd[26]),
        .O(operation_busy_i_24_n_0));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    operation_busy_i_25
       (.I0(rslt_size_rd[20]),
        .I1(rslt_size_rd[23]),
        .I2(rslt_size_rd[21]),
        .I3(rslt_size_rd[22]),
        .O(operation_busy_i_25_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    operation_busy_i_26
       (.I0(rslt_size_rd[13]),
        .I1(rslt_size_rd[14]),
        .I2(rslt_size_rd[3]),
        .I3(rslt_size_rd[8]),
        .O(operation_busy_i_26_n_0));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    operation_busy_i_27
       (.I0(rslt_size_rd[4]),
        .I1(rslt_size_rd[7]),
        .I2(rslt_size_rd[5]),
        .I3(rslt_size_rd[6]),
        .O(operation_busy_i_27_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    operation_busy_i_28
       (.I0(rslt_size_rd[2]),
        .I1(rslt_size_rd[31]),
        .I2(rslt_size_rd[9]),
        .I3(rslt_size_rd[25]),
        .O(operation_busy_i_28_n_0));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    operation_busy_i_29
       (.I0(rslt_size_rd[29]),
        .I1(rslt_size_rd[30]),
        .I2(rslt_size_rd[24]),
        .I3(rslt_size_rd[27]),
        .O(operation_busy_i_29_n_0));
  LUT6 #(
    .INIT(64'h000000000000F5FB)) 
    operation_busy_i_2__6
       (.I0(\mem_reg[7][7]_0 ),
        .I1(operation_start_rd),
        .I2(Q[2]),
        .I3(\mem_reg[6][8]_0 ),
        .I4(operation_busy_i_5_n_0),
        .I5(operation_busy_reg),
        .O(operation_busy_i_2__6_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    operation_busy_i_30
       (.I0(\mem_reg[0][13]_0 [9]),
        .I1(\mem_reg[0][13]_0 [11]),
        .I2(\mem_reg[0][13]_0 [2]),
        .I3(\mem_reg[0][13]_0 [4]),
        .O(operation_busy_i_30_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    operation_busy_i_31
       (.I0(data_size_rd[0]),
        .I1(\mem_reg[0][13]_0 [6]),
        .I2(\mem_reg[0][13]_0 [0]),
        .I3(\mem_reg[0][13]_0 [5]),
        .O(operation_busy_i_31_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    operation_busy_i_32
       (.I0(scle_size_rd[16]),
        .I1(scle_size_rd[17]),
        .I2(scle_size_rd[13]),
        .I3(scle_size_rd[18]),
        .O(operation_busy_i_32_n_0));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    operation_busy_i_33
       (.I0(scle_size_rd[10]),
        .I1(scle_size_rd[29]),
        .I2(scle_size_rd[14]),
        .I3(scle_size_rd[25]),
        .O(operation_busy_i_33_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    operation_busy_i_34
       (.I0(scle_size_rd[21]),
        .I1(scle_size_rd[31]),
        .I2(scle_size_rd[3]),
        .I3(scle_size_rd[15]),
        .O(operation_busy_i_34_n_0));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    operation_busy_i_35
       (.I0(scle_size_rd[5]),
        .I1(scle_size_rd[22]),
        .I2(scle_size_rd[23]),
        .I3(scle_size_rd[30]),
        .O(operation_busy_i_35_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    operation_busy_i_36
       (.I0(btch_size_rd[7]),
        .I1(pckt_size_rd[25]),
        .I2(pckt_size_rd[26]),
        .I3(grid_size_rd[14]),
        .O(operation_busy_i_36_n_0));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    operation_busy_i_37
       (.I0(grid_size_rd[12]),
        .I1(data_size_rd[27]),
        .I2(scle_size_rd[6]),
        .I3(scle_size_rd[9]),
        .O(operation_busy_i_37_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    operation_busy_i_38
       (.I0(data_size_rd[22]),
        .I1(data_size_rd[23]),
        .I2(scle_loaded_rd),
        .I3(data_size_rd[25]),
        .O(operation_busy_i_38_n_0));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    operation_busy_i_39
       (.I0(btch_size_rd[1]),
        .I1(grid_size_rd[28]),
        .I2(scle_size_rd[7]),
        .I3(scle_size_rd[24]),
        .O(operation_busy_i_39_n_0));
  LUT6 #(
    .INIT(64'hAAAAABAABBBBBBBB)) 
    operation_busy_i_4
       (.I0(Q[2]),
        .I1(\fsm_state_reg[1]_rep_1 ),
        .I2(operation_busy_i_7_n_0),
        .I3(operation_busy_i_8_n_0),
        .I4(operation_busy_i_9_n_0),
        .I5(operation_busy_i_10_n_0),
        .O(operation_busy_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    operation_busy_i_40
       (.I0(scle_size_rd[26]),
        .I1(scle_size_rd[28]),
        .I2(scle_size_rd[4]),
        .I3(scle_size_rd[20]),
        .O(operation_busy_i_40_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    operation_busy_i_41
       (.I0(scle_size_rd[19]),
        .I1(scle_size_rd[27]),
        .I2(scle_size_rd[8]),
        .I3(scle_size_rd[11]),
        .O(operation_busy_i_41_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    operation_busy_i_42
       (.I0(pckt_size_rd[21]),
        .I1(pckt_size_rd[29]),
        .I2(pckt_size_rd[31]),
        .I3(grid_size_rd[16]),
        .O(operation_busy_i_42_n_0));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    operation_busy_i_43
       (.I0(wght_loaded_rd),
        .I1(grid_size_rd[20]),
        .I2(data_loaded_rd),
        .I3(grid_size_rd[24]),
        .O(operation_busy_i_43_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    operation_busy_i_44
       (.I0(btch_size_rd[2]),
        .I1(pckt_size_rd[24]),
        .I2(scle_size_rd[12]),
        .I3(data_size_rd[16]),
        .O(operation_busy_i_44_n_0));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    operation_busy_i_45
       (.I0(grid_size_rd[17]),
        .I1(data_size_rd[17]),
        .I2(btch_size_rd[6]),
        .I3(data_size_rd[20]),
        .O(operation_busy_i_45_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    operation_busy_i_46
       (.I0(grid_size_rd[9]),
        .I1(data_size_rd[19]),
        .I2(data_size_rd[15]),
        .I3(pckt_size_rd[23]),
        .O(operation_busy_i_46_n_0));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    operation_busy_i_47
       (.I0(grid_size_rd[7]),
        .I1(grid_size_rd[23]),
        .I2(btch_size_rd[5]),
        .I3(grid_size_rd[10]),
        .O(operation_busy_i_47_n_0));
  LUT4 #(
    .INIT(16'hFFFD)) 
    operation_busy_i_48
       (.I0(grid_loaded_rd),
        .I1(grid_size_rd[19]),
        .I2(btch_size_rd[3]),
        .I3(data_size_rd[21]),
        .O(operation_busy_i_48_n_0));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    operation_busy_i_49
       (.I0(pckt_size_rd[22]),
        .I1(data_size_rd[24]),
        .I2(btch_size_rd[4]),
        .I3(data_size_rd[26]),
        .O(operation_busy_i_49_n_0));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    operation_busy_i_5
       (.I0(interrupt_soft_reg),
        .I1(interrupt_abort),
        .I2(interrupt_error),
        .O(operation_busy_i_5_n_0));
  LUT4 #(
    .INIT(16'hFFFD)) 
    operation_busy_i_50
       (.I0(btch_size_rd[0]),
        .I1(data_size_rd[28]),
        .I2(grid_size_rd[13]),
        .I3(data_size_rd[31]),
        .O(operation_busy_i_50_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    operation_busy_i_51
       (.I0(grid_size_rd[11]),
        .I1(grid_size_rd[18]),
        .I2(grid_size_rd[6]),
        .I3(grid_size_rd[25]),
        .O(operation_busy_i_51_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    operation_busy_i_52
       (.I0(pckt_size_rd[20]),
        .I1(pckt_size_rd[30]),
        .I2(grid_size_rd[22]),
        .I3(grid_size_rd[30]),
        .O(operation_busy_i_52_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    operation_busy_i_53
       (.I0(pckt_size_rd[28]),
        .I1(grid_size_rd[21]),
        .I2(grid_size_rd[29]),
        .I3(grid_size_rd[31]),
        .O(operation_busy_i_53_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    operation_busy_i_54
       (.I0(grid_size_rd[8]),
        .I1(grid_size_rd[15]),
        .I2(data_size_rd[18]),
        .I3(data_size_rd[29]),
        .O(operation_busy_i_54_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    operation_busy_i_55
       (.I0(grid_size_rd[26]),
        .I1(grid_size_rd[27]),
        .I2(pckt_size_rd[27]),
        .I3(data_size_rd[30]),
        .O(operation_busy_i_55_n_0));
  LUT6 #(
    .INIT(64'hFFBAFFBAFFFFFFBA)) 
    operation_busy_i_7
       (.I0(locked_i_9_n_0),
        .I1(operation_busy_i_11_n_0),
        .I2(operation_busy_i_12_n_0),
        .I3(operation_busy_i_13_n_0),
        .I4(operation_busy_i_14_n_0),
        .I5(operation_busy_i_15_n_0),
        .O(operation_busy_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'h10FF)) 
    operation_busy_i_8
       (.I0(\mem_reg[0][13]_0 [8]),
        .I1(\mem_reg[0][13]_0 [7]),
        .I2(operation_busy_i_14_n_0),
        .I3(data_size_rd[14]),
        .O(operation_busy_i_8_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    operation_busy_i_9
       (.I0(operation_busy_i_16_n_0),
        .I1(operation_busy_i_17_n_0),
        .I2(operation_busy_i_18_n_0),
        .I3(operation_busy_i_19_n_0),
        .I4(operation_busy_i_20_n_0),
        .I5(operation_busy_i_21_n_0),
        .O(operation_busy_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h8)) 
    operation_complete_i_1
       (.I0(operation_busy_i_2__6_n_0),
        .I1(fsm_rst_0),
        .O(\fsm_state_reg[1]_rep_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'h8C0C)) 
    operation_error_i_1
       (.I0(interrupt_error),
        .I1(operation_error_i_2_n_0),
        .I2(operation_error_i_3_n_0),
        .I3(fsm_rst_0),
        .O(\mem_reg[6][18]_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    operation_error_i_2
       (.I0(fsm_rst),
        .I1(operation_busy_i_2__6_n_0),
        .O(operation_error_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF45444545)) 
    operation_error_i_3
       (.I0(operation_busy_reg),
        .I1(Q[2]),
        .I2(\fsm_state_reg[1]_rep_1 ),
        .I3(operation_valid),
        .I4(operation_busy_i_10_n_0),
        .I5(\data_size[13]_i_3_n_0 ),
        .O(operation_error_i_3_n_0));
  LUT6 #(
    .INIT(64'h1115111511150000)) 
    operation_start_i_1
       (.I0(operation_error_i_3_n_0),
        .I1(rslt_tlast_sampled),
        .I2(interrupt_soft_reg_early),
        .I3(interrupt_soft),
        .I4(operation_start_i_2_n_0),
        .I5(operation_start_i_3_n_0),
        .O(sampled_signal_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'h02)) 
    operation_start_i_2
       (.I0(rslt_tlast_sampled),
        .I1(operation_error_i_2_n_0),
        .I2(fsm_rst_0),
        .O(operation_start_i_2_n_0));
  LUT5 #(
    .INIT(32'h00000004)) 
    operation_start_i_3
       (.I0(Q[2]),
        .I1(\mem_reg[6][8]_0 ),
        .I2(\mem_reg[7][7]_0 ),
        .I3(operation_error_i_2_n_0),
        .I4(fsm_rst_0),
        .O(operation_start_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'hBA55)) 
    pl2ps_intr_i_1
       (.I0(fsm_rst_0),
        .I1(operation_error_i_3_n_0),
        .I2(rslt_tlast_sampled),
        .I3(operation_busy_i_2__6_n_0),
        .O(sampled_signal_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \results_exported_reg[0]_i_1 
       (.I0(results_exported_reg_next[0]),
        .I1(operation_error_i_3_n_0),
        .O(\results_exported_reg_reg[22] [0]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \results_exported_reg[10]_i_1 
       (.I0(results_exported_reg_next[10]),
        .I1(operation_error_i_3_n_0),
        .O(\results_exported_reg_reg[22] [10]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \results_exported_reg[11]_i_1 
       (.I0(results_exported_reg_next[11]),
        .I1(operation_error_i_3_n_0),
        .O(\results_exported_reg_reg[22] [11]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \results_exported_reg[12]_i_1 
       (.I0(results_exported_reg_next[12]),
        .I1(operation_error_i_3_n_0),
        .O(\results_exported_reg_reg[22] [12]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \results_exported_reg[13]_i_1 
       (.I0(results_exported_reg_next[13]),
        .I1(operation_error_i_3_n_0),
        .O(\results_exported_reg_reg[22] [13]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \results_exported_reg[14]_i_1 
       (.I0(results_exported_reg_next[14]),
        .I1(operation_error_i_3_n_0),
        .O(\results_exported_reg_reg[22] [14]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \results_exported_reg[15]_i_1 
       (.I0(results_exported_reg_next[15]),
        .I1(operation_error_i_3_n_0),
        .O(\results_exported_reg_reg[22] [15]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \results_exported_reg[16]_i_1 
       (.I0(results_exported_reg_next[16]),
        .I1(operation_error_i_3_n_0),
        .O(\results_exported_reg_reg[22] [16]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \results_exported_reg[17]_i_1 
       (.I0(results_exported_reg_next[17]),
        .I1(operation_error_i_3_n_0),
        .O(\results_exported_reg_reg[22] [17]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \results_exported_reg[18]_i_1 
       (.I0(results_exported_reg_next[18]),
        .I1(operation_error_i_3_n_0),
        .O(\results_exported_reg_reg[22] [18]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \results_exported_reg[19]_i_1 
       (.I0(results_exported_reg_next[19]),
        .I1(operation_error_i_3_n_0),
        .O(\results_exported_reg_reg[22] [19]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \results_exported_reg[1]_i_1 
       (.I0(results_exported_reg_next[1]),
        .I1(operation_error_i_3_n_0),
        .O(\results_exported_reg_reg[22] [1]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \results_exported_reg[20]_i_1 
       (.I0(results_exported_reg_next[20]),
        .I1(operation_error_i_3_n_0),
        .O(\results_exported_reg_reg[22] [20]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \results_exported_reg[21]_i_1 
       (.I0(results_exported_reg_next[21]),
        .I1(operation_error_i_3_n_0),
        .O(\results_exported_reg_reg[22] [21]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \results_exported_reg[22]_i_1 
       (.I0(results_exported_reg_next[22]),
        .I1(operation_error_i_3_n_0),
        .O(\results_exported_reg_reg[22] [22]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \results_exported_reg[23]_i_1 
       (.I0(results_exported_reg_next[23]),
        .I1(operation_error_i_3_n_0),
        .O(\results_exported_reg_reg[22] [23]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \results_exported_reg[2]_i_1 
       (.I0(results_exported_reg_next[2]),
        .I1(operation_error_i_3_n_0),
        .O(\results_exported_reg_reg[22] [2]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \results_exported_reg[3]_i_1 
       (.I0(results_exported_reg_next[3]),
        .I1(operation_error_i_3_n_0),
        .O(\results_exported_reg_reg[22] [3]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \results_exported_reg[4]_i_1 
       (.I0(results_exported_reg_next[4]),
        .I1(operation_error_i_3_n_0),
        .O(\results_exported_reg_reg[22] [4]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \results_exported_reg[5]_i_1 
       (.I0(results_exported_reg_next[5]),
        .I1(operation_error_i_3_n_0),
        .O(\results_exported_reg_reg[22] [5]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \results_exported_reg[6]_i_1 
       (.I0(results_exported_reg_next[6]),
        .I1(operation_error_i_3_n_0),
        .O(\results_exported_reg_reg[22] [6]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \results_exported_reg[7]_i_1 
       (.I0(results_exported_reg_next[7]),
        .I1(operation_error_i_3_n_0),
        .O(\results_exported_reg_reg[22] [7]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \results_exported_reg[8]_i_1 
       (.I0(results_exported_reg_next[8]),
        .I1(operation_error_i_3_n_0),
        .O(\results_exported_reg_reg[22] [8]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \results_exported_reg[9]_i_1 
       (.I0(results_exported_reg_next[9]),
        .I1(operation_error_i_3_n_0),
        .O(\results_exported_reg_reg[22] [9]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \results_left_reg[0]_i_1 
       (.I0(operation_error_i_2_n_0),
        .I1(rslt_size_rd[0]),
        .I2(operation_error_i_3_n_0),
        .I3(results_left_reg_next[0]),
        .O(\mem_reg[3][23]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \results_left_reg[10]_i_1 
       (.I0(operation_error_i_2_n_0),
        .I1(rslt_size_rd[10]),
        .I2(operation_error_i_3_n_0),
        .I3(results_left_reg_next[10]),
        .O(\mem_reg[3][23]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \results_left_reg[11]_i_1 
       (.I0(operation_error_i_2_n_0),
        .I1(rslt_size_rd[11]),
        .I2(operation_error_i_3_n_0),
        .I3(results_left_reg_next[11]),
        .O(\mem_reg[3][23]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \results_left_reg[12]_i_1 
       (.I0(operation_error_i_2_n_0),
        .I1(rslt_size_rd[12]),
        .I2(operation_error_i_3_n_0),
        .I3(results_left_reg_next[12]),
        .O(\mem_reg[3][23]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \results_left_reg[13]_i_1 
       (.I0(operation_error_i_2_n_0),
        .I1(rslt_size_rd[13]),
        .I2(operation_error_i_3_n_0),
        .I3(results_left_reg_next[13]),
        .O(\mem_reg[3][23]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \results_left_reg[14]_i_1 
       (.I0(operation_error_i_2_n_0),
        .I1(rslt_size_rd[14]),
        .I2(operation_error_i_3_n_0),
        .I3(results_left_reg_next[14]),
        .O(\mem_reg[3][23]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \results_left_reg[15]_i_1 
       (.I0(operation_error_i_2_n_0),
        .I1(rslt_size_rd[15]),
        .I2(operation_error_i_3_n_0),
        .I3(results_left_reg_next[15]),
        .O(\mem_reg[3][23]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \results_left_reg[16]_i_1 
       (.I0(operation_error_i_2_n_0),
        .I1(rslt_size_rd[16]),
        .I2(operation_error_i_3_n_0),
        .I3(results_left_reg_next[16]),
        .O(\mem_reg[3][23]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \results_left_reg[17]_i_1 
       (.I0(operation_error_i_2_n_0),
        .I1(rslt_size_rd[17]),
        .I2(operation_error_i_3_n_0),
        .I3(results_left_reg_next[17]),
        .O(\mem_reg[3][23]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \results_left_reg[18]_i_1 
       (.I0(operation_error_i_2_n_0),
        .I1(rslt_size_rd[18]),
        .I2(operation_error_i_3_n_0),
        .I3(results_left_reg_next[18]),
        .O(\mem_reg[3][23]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \results_left_reg[19]_i_1 
       (.I0(operation_error_i_2_n_0),
        .I1(rslt_size_rd[19]),
        .I2(operation_error_i_3_n_0),
        .I3(results_left_reg_next[19]),
        .O(\mem_reg[3][23]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \results_left_reg[1]_i_1 
       (.I0(operation_error_i_2_n_0),
        .I1(rslt_size_rd[1]),
        .I2(operation_error_i_3_n_0),
        .I3(results_left_reg_next[1]),
        .O(\mem_reg[3][23]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \results_left_reg[20]_i_1 
       (.I0(operation_error_i_2_n_0),
        .I1(rslt_size_rd[20]),
        .I2(operation_error_i_3_n_0),
        .I3(results_left_reg_next[20]),
        .O(\mem_reg[3][23]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \results_left_reg[21]_i_1 
       (.I0(operation_error_i_2_n_0),
        .I1(rslt_size_rd[21]),
        .I2(operation_error_i_3_n_0),
        .I3(results_left_reg_next[21]),
        .O(\mem_reg[3][23]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \results_left_reg[22]_i_1 
       (.I0(operation_error_i_2_n_0),
        .I1(rslt_size_rd[22]),
        .I2(operation_error_i_3_n_0),
        .I3(results_left_reg_next[22]),
        .O(\mem_reg[3][23]_0 [22]));
  LUT6 #(
    .INIT(64'h0C0E0C0E0C0F0C0E)) 
    \results_left_reg[23]_i_1 
       (.I0(rslt_tlast_sampled),
        .I1(operation_error_i_3_n_0),
        .I2(fsm_rst_0),
        .I3(operation_error_i_2_n_0),
        .I4(wo_reg_rst),
        .I5(Q[2]),
        .O(sampled_signal_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \results_left_reg[23]_i_2 
       (.I0(operation_error_i_2_n_0),
        .I1(rslt_size_rd[23]),
        .I2(operation_error_i_3_n_0),
        .I3(results_left_reg_next[23]),
        .O(\mem_reg[3][23]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \results_left_reg[2]_i_1 
       (.I0(operation_error_i_2_n_0),
        .I1(rslt_size_rd[2]),
        .I2(operation_error_i_3_n_0),
        .I3(results_left_reg_next[2]),
        .O(\mem_reg[3][23]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \results_left_reg[3]_i_1 
       (.I0(operation_error_i_2_n_0),
        .I1(rslt_size_rd[3]),
        .I2(operation_error_i_3_n_0),
        .I3(results_left_reg_next[3]),
        .O(\mem_reg[3][23]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \results_left_reg[4]_i_1 
       (.I0(operation_error_i_2_n_0),
        .I1(rslt_size_rd[4]),
        .I2(operation_error_i_3_n_0),
        .I3(results_left_reg_next[4]),
        .O(\mem_reg[3][23]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \results_left_reg[5]_i_1 
       (.I0(operation_error_i_2_n_0),
        .I1(rslt_size_rd[5]),
        .I2(operation_error_i_3_n_0),
        .I3(results_left_reg_next[5]),
        .O(\mem_reg[3][23]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \results_left_reg[6]_i_1 
       (.I0(operation_error_i_2_n_0),
        .I1(rslt_size_rd[6]),
        .I2(operation_error_i_3_n_0),
        .I3(results_left_reg_next[6]),
        .O(\mem_reg[3][23]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \results_left_reg[7]_i_1 
       (.I0(operation_error_i_2_n_0),
        .I1(rslt_size_rd[7]),
        .I2(operation_error_i_3_n_0),
        .I3(results_left_reg_next[7]),
        .O(\mem_reg[3][23]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \results_left_reg[8]_i_1 
       (.I0(operation_error_i_2_n_0),
        .I1(rslt_size_rd[8]),
        .I2(operation_error_i_3_n_0),
        .I3(results_left_reg_next[8]),
        .O(\mem_reg[3][23]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \results_left_reg[9]_i_1 
       (.I0(operation_error_i_2_n_0),
        .I1(rslt_size_rd[9]),
        .I2(operation_error_i_3_n_0),
        .I3(results_left_reg_next[9]),
        .O(\mem_reg[3][23]_0 [9]));
  LUT4 #(
    .INIT(16'h2022)) 
    s_axil_arready_reg_i_1__2
       (.I0(s_axil_ctrl_arvalid),
        .I1(s_axil_ctrl_arready),
        .I2(s_axil_ctrl_rready),
        .I3(s_axil_ctrl_rvalid),
        .O(s_axil_arready_next));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil ARREADY" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_axil_arready_reg_reg
       (.C(fsm_clk),
        .CE(1'b1),
        .D(s_axil_arready_next),
        .Q(s_axil_ctrl_arready),
        .R(fsm_rst));
  LUT6 #(
    .INIT(64'h000B000000000000)) 
    s_axil_awready_reg_i_1__2
       (.I0(s_axil_ctrl_bready),
        .I1(s_axil_ctrl_bvalid),
        .I2(s_axil_ctrl_wready),
        .I3(s_axil_ctrl_awready),
        .I4(s_axil_ctrl_awvalid),
        .I5(s_axil_ctrl_wvalid),
        .O(p_19_in));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil AWREADY" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_axil_awready_reg_reg
       (.C(fsm_clk),
        .CE(1'b1),
        .D(p_19_in),
        .Q(s_axil_ctrl_awready),
        .R(fsm_rst));
  LUT6 #(
    .INIT(64'h00080008FFFF0008)) 
    s_axil_bvalid_reg_i_1
       (.I0(s_axil_ctrl_wvalid),
        .I1(s_axil_ctrl_awvalid),
        .I2(s_axil_ctrl_awready),
        .I3(s_axil_ctrl_wready),
        .I4(s_axil_ctrl_bvalid),
        .I5(s_axil_ctrl_bready),
        .O(s_axil_bvalid_reg_i_1_n_0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil BVALID" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_axil_bvalid_reg_reg
       (.C(fsm_clk),
        .CE(1'b1),
        .D(s_axil_bvalid_reg_i_1_n_0),
        .Q(s_axil_ctrl_bvalid),
        .R(fsm_rst));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil RDATA" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_reg_reg[0] 
       (.C(fsm_clk),
        .CE(s_axil_arready_next),
        .D(mem[0]),
        .Q(s_axil_ctrl_rdata[0]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil RDATA" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_reg_reg[10] 
       (.C(fsm_clk),
        .CE(s_axil_arready_next),
        .D(mem[10]),
        .Q(s_axil_ctrl_rdata[10]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil RDATA" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_reg_reg[11] 
       (.C(fsm_clk),
        .CE(s_axil_arready_next),
        .D(mem[11]),
        .Q(s_axil_ctrl_rdata[11]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil RDATA" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_reg_reg[12] 
       (.C(fsm_clk),
        .CE(s_axil_arready_next),
        .D(mem[12]),
        .Q(s_axil_ctrl_rdata[12]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil RDATA" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_reg_reg[13] 
       (.C(fsm_clk),
        .CE(s_axil_arready_next),
        .D(mem[13]),
        .Q(s_axil_ctrl_rdata[13]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil RDATA" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_reg_reg[14] 
       (.C(fsm_clk),
        .CE(s_axil_arready_next),
        .D(mem[14]),
        .Q(s_axil_ctrl_rdata[14]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil RDATA" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_reg_reg[15] 
       (.C(fsm_clk),
        .CE(s_axil_arready_next),
        .D(mem[15]),
        .Q(s_axil_ctrl_rdata[15]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil RDATA" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_reg_reg[16] 
       (.C(fsm_clk),
        .CE(s_axil_arready_next),
        .D(mem[16]),
        .Q(s_axil_ctrl_rdata[16]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil RDATA" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_reg_reg[17] 
       (.C(fsm_clk),
        .CE(s_axil_arready_next),
        .D(mem[17]),
        .Q(s_axil_ctrl_rdata[17]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil RDATA" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_reg_reg[18] 
       (.C(fsm_clk),
        .CE(s_axil_arready_next),
        .D(mem[18]),
        .Q(s_axil_ctrl_rdata[18]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil RDATA" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_reg_reg[19] 
       (.C(fsm_clk),
        .CE(s_axil_arready_next),
        .D(mem[19]),
        .Q(s_axil_ctrl_rdata[19]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil RDATA" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_reg_reg[1] 
       (.C(fsm_clk),
        .CE(s_axil_arready_next),
        .D(mem[1]),
        .Q(s_axil_ctrl_rdata[1]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil RDATA" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_reg_reg[20] 
       (.C(fsm_clk),
        .CE(s_axil_arready_next),
        .D(mem[20]),
        .Q(s_axil_ctrl_rdata[20]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil RDATA" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_reg_reg[21] 
       (.C(fsm_clk),
        .CE(s_axil_arready_next),
        .D(mem[21]),
        .Q(s_axil_ctrl_rdata[21]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil RDATA" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_reg_reg[22] 
       (.C(fsm_clk),
        .CE(s_axil_arready_next),
        .D(mem[22]),
        .Q(s_axil_ctrl_rdata[22]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil RDATA" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_reg_reg[23] 
       (.C(fsm_clk),
        .CE(s_axil_arready_next),
        .D(mem[23]),
        .Q(s_axil_ctrl_rdata[23]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil RDATA" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_reg_reg[24] 
       (.C(fsm_clk),
        .CE(s_axil_arready_next),
        .D(mem[24]),
        .Q(s_axil_ctrl_rdata[24]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil RDATA" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_reg_reg[25] 
       (.C(fsm_clk),
        .CE(s_axil_arready_next),
        .D(mem[25]),
        .Q(s_axil_ctrl_rdata[25]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil RDATA" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_reg_reg[26] 
       (.C(fsm_clk),
        .CE(s_axil_arready_next),
        .D(mem[26]),
        .Q(s_axil_ctrl_rdata[26]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil RDATA" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_reg_reg[27] 
       (.C(fsm_clk),
        .CE(s_axil_arready_next),
        .D(mem[27]),
        .Q(s_axil_ctrl_rdata[27]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil RDATA" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_reg_reg[28] 
       (.C(fsm_clk),
        .CE(s_axil_arready_next),
        .D(mem[28]),
        .Q(s_axil_ctrl_rdata[28]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil RDATA" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_reg_reg[29] 
       (.C(fsm_clk),
        .CE(s_axil_arready_next),
        .D(mem[29]),
        .Q(s_axil_ctrl_rdata[29]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil RDATA" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_reg_reg[2] 
       (.C(fsm_clk),
        .CE(s_axil_arready_next),
        .D(mem[2]),
        .Q(s_axil_ctrl_rdata[2]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil RDATA" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_reg_reg[30] 
       (.C(fsm_clk),
        .CE(s_axil_arready_next),
        .D(mem[30]),
        .Q(s_axil_ctrl_rdata[30]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil RDATA" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_reg_reg[31] 
       (.C(fsm_clk),
        .CE(s_axil_arready_next),
        .D(mem[31]),
        .Q(s_axil_ctrl_rdata[31]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil RDATA" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_reg_reg[3] 
       (.C(fsm_clk),
        .CE(s_axil_arready_next),
        .D(mem[3]),
        .Q(s_axil_ctrl_rdata[3]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil RDATA" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_reg_reg[4] 
       (.C(fsm_clk),
        .CE(s_axil_arready_next),
        .D(mem[4]),
        .Q(s_axil_ctrl_rdata[4]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil RDATA" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_reg_reg[5] 
       (.C(fsm_clk),
        .CE(s_axil_arready_next),
        .D(mem[5]),
        .Q(s_axil_ctrl_rdata[5]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil RDATA" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_reg_reg[6] 
       (.C(fsm_clk),
        .CE(s_axil_arready_next),
        .D(mem[6]),
        .Q(s_axil_ctrl_rdata[6]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil RDATA" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_reg_reg[7] 
       (.C(fsm_clk),
        .CE(s_axil_arready_next),
        .D(mem[7]),
        .Q(s_axil_ctrl_rdata[7]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil RDATA" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_reg_reg[8] 
       (.C(fsm_clk),
        .CE(s_axil_arready_next),
        .D(mem[8]),
        .Q(s_axil_ctrl_rdata[8]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil RDATA" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_reg_reg[9] 
       (.C(fsm_clk),
        .CE(s_axil_arready_next),
        .D(mem[9]),
        .Q(s_axil_ctrl_rdata[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h44F4)) 
    s_axil_rvalid_reg_i_1__2
       (.I0(s_axil_ctrl_arready),
        .I1(s_axil_ctrl_arvalid),
        .I2(s_axil_ctrl_rvalid),
        .I3(s_axil_ctrl_rready),
        .O(s_axil_rvalid_reg_i_1__2_n_0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil RVALID" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_axil_rvalid_reg_reg
       (.C(fsm_clk),
        .CE(1'b1),
        .D(s_axil_rvalid_reg_i_1__2_n_0),
        .Q(s_axil_ctrl_rvalid),
        .R(fsm_rst));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil WREADY" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_axil_wready_reg_reg
       (.C(fsm_clk),
        .CE(1'b1),
        .D(p_19_in),
        .Q(s_axil_ctrl_wready),
        .R(fsm_rst));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \use_channels[3]_i_4 
       (.I0(\fsm_state[2]_i_4 [13]),
        .I1(\fsm_state[2]_i_4 [12]),
        .I2(\fsm_state[2]_i_4 [14]),
        .I3(\fsm_state[2]_i_4 [10]),
        .O(\results_left_reg_reg[14] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \use_channels[3]_i_5 
       (.I0(\fsm_state[2]_i_4 [15]),
        .I1(\fsm_state[2]_i_4 [6]),
        .I2(\fsm_state[2]_i_4 [17]),
        .I3(\fsm_state[2]_i_4 [11]),
        .O(\results_left_reg_reg[17] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \use_channels[3]_i_6 
       (.I0(\fsm_state[2]_i_4 [20]),
        .I1(\fsm_state[2]_i_4 [2]),
        .I2(\fsm_state[2]_i_4 [19]),
        .I3(\fsm_state[2]_i_4 [4]),
        .O(\results_left_reg_reg[22] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \use_channels[3]_i_7 
       (.I0(\fsm_state[2]_i_4 [16]),
        .I1(\fsm_state[2]_i_4 [5]),
        .I2(\fsm_state[2]_i_4 [7]),
        .I3(\fsm_state[2]_i_4 [3]),
        .O(\results_left_reg_reg[18] ));
endmodule

(* ORIG_REF_NAME = "CentralControlUnit" *) 
module KanTop_KanAcceleratorWrapper_0_0_CentralControlUnit
   (s_axil_ctrl_rvalid,
    s_axil_ctrl_arready,
    s_axil_ctrl_wready,
    s_axil_ctrl_awready,
    operation_start,
    operation_busy,
    operation_complete,
    operation_error,
    internal_operation_error,
    locked,
    pl2ps_intr,
    \use_channels_reg[3]_0 ,
    \use_channels_reg[3]_1 ,
    \FSM_sequential_joiner_logic_genblock.fsm_state_reg[0] ,
    operation_start_reg_0,
    \s_axil_ctrl_awaddr[5] ,
    s_axil_ctrl_bvalid,
    D,
    \scle_size_reg[0]_0 ,
    \scle_size_reg[1]_0 ,
    \data_size_reg[13]_0 ,
    \grid_size_reg[4]_0 ,
    s_axil_ctrl_rdata,
    \pckt_size_reg[18]_0 ,
    fsm_rst,
    fsm_clk,
    core_clk,
    s_axil_ctrl_wstrb,
    s_axil_ctrl_arvalid,
    s_axil_ctrl_rready,
    Q,
    s_axil_ctrl_awaddr,
    s_axil_ctrl_wdata,
    \joiner_logic_genblock.use_channels_reg_reg[0] ,
    s_axil_ctrl_bready,
    s_axil_ctrl_awvalid,
    s_axil_ctrl_wvalid,
    internal_operation_error_reg_0,
    \rst_pipeline_reg[1] ,
    \mem_reg[6][29] ,
    s_axil_ctrl_araddr);
  output s_axil_ctrl_rvalid;
  output s_axil_ctrl_arready;
  output s_axil_ctrl_wready;
  output s_axil_ctrl_awready;
  output operation_start;
  output operation_busy;
  output operation_complete;
  output operation_error;
  output internal_operation_error;
  output locked;
  output pl2ps_intr;
  output \use_channels_reg[3]_0 ;
  output [3:0]\use_channels_reg[3]_1 ;
  output [0:0]\FSM_sequential_joiner_logic_genblock.fsm_state_reg[0] ;
  output operation_start_reg_0;
  output \s_axil_ctrl_awaddr[5] ;
  output s_axil_ctrl_bvalid;
  output [0:0]D;
  output \scle_size_reg[0]_0 ;
  output [1:0]\scle_size_reg[1]_0 ;
  output [12:0]\data_size_reg[13]_0 ;
  output [4:0]\grid_size_reg[4]_0 ;
  output [31:0]s_axil_ctrl_rdata;
  output [18:0]\pckt_size_reg[18]_0 ;
  input fsm_rst;
  input fsm_clk;
  input core_clk;
  input [3:0]s_axil_ctrl_wstrb;
  input s_axil_ctrl_arvalid;
  input s_axil_ctrl_rready;
  input [4:0]Q;
  input [3:0]s_axil_ctrl_awaddr;
  input [31:0]s_axil_ctrl_wdata;
  input [0:0]\joiner_logic_genblock.use_channels_reg_reg[0] ;
  input s_axil_ctrl_bready;
  input s_axil_ctrl_awvalid;
  input s_axil_ctrl_wvalid;
  input [0:0]internal_operation_error_reg_0;
  input [0:0]\rst_pipeline_reg[1] ;
  input [0:0]\mem_reg[6][29] ;
  input [3:0]s_axil_ctrl_araddr;

  wire [0:0]D;
  wire [0:0]\FSM_sequential_joiner_logic_genblock.fsm_state_reg[0] ;
  wire [4:0]Q;
  wire core_clk;
  wire [13:1]data_size_rd;
  wire [12:0]\data_size_reg[13]_0 ;
  wire fsm_clk;
  wire fsm_rst;
  wire [2:0]fsm_state;
  wire \fsm_state_reg[0]_rep_n_0 ;
  wire \fsm_state_reg[1]_rep_n_0 ;
  wire \glo_fsm_state_next_reg[2]_i_6_n_0 ;
  wire \glo_fsm_state_next_reg[2]_i_7_n_0 ;
  wire \glo_fsm_state_next_reg[2]_i_8_n_0 ;
  wire \glo_fsm_state_next_reg[2]_i_9_n_0 ;
  wire [4:0]grid_size_rd;
  wire [4:0]\grid_size_reg[4]_0 ;
  wire internal_error_asserted;
  wire internal_operation_error;
  wire [0:0]internal_operation_error_reg_0;
  wire interrupt_soft_reg;
  wire interrupt_soft_reg_early;
  wire [23:0]iteration_reg;
  wire [23:1]iteration_reg_next;
  wire \iteration_reg_reg[12]_i_2_n_0 ;
  wire \iteration_reg_reg[12]_i_2_n_1 ;
  wire \iteration_reg_reg[12]_i_2_n_2 ;
  wire \iteration_reg_reg[12]_i_2_n_3 ;
  wire \iteration_reg_reg[16]_i_2_n_0 ;
  wire \iteration_reg_reg[16]_i_2_n_1 ;
  wire \iteration_reg_reg[16]_i_2_n_2 ;
  wire \iteration_reg_reg[16]_i_2_n_3 ;
  wire \iteration_reg_reg[20]_i_2_n_0 ;
  wire \iteration_reg_reg[20]_i_2_n_1 ;
  wire \iteration_reg_reg[20]_i_2_n_2 ;
  wire \iteration_reg_reg[20]_i_2_n_3 ;
  wire \iteration_reg_reg[23]_i_3_n_2 ;
  wire \iteration_reg_reg[23]_i_3_n_3 ;
  wire \iteration_reg_reg[4]_i_2_n_0 ;
  wire \iteration_reg_reg[4]_i_2_n_1 ;
  wire \iteration_reg_reg[4]_i_2_n_2 ;
  wire \iteration_reg_reg[4]_i_2_n_3 ;
  wire \iteration_reg_reg[8]_i_2_n_0 ;
  wire \iteration_reg_reg[8]_i_2_n_1 ;
  wire \iteration_reg_reg[8]_i_2_n_2 ;
  wire \iteration_reg_reg[8]_i_2_n_3 ;
  wire [0:0]\joiner_logic_genblock.use_channels_reg_reg[0] ;
  wire locked;
  wire locked_next;
  wire [0:0]\mem_reg[6][29] ;
  wire operation_busy;
  wire operation_complete;
  wire operation_done_rd;
  wire operation_error;
  wire operation_start;
  wire operation_start_reg_0;
  wire [23:0]p_1_in;
  wire [18:0]pckt_size_rd;
  wire [18:0]\pckt_size_reg[18]_0 ;
  wire [3:1]peripheral_operation_error_sampled;
  wire pl2ps_intr;
  wire register_file_n_10;
  wire register_file_n_100;
  wire register_file_n_101;
  wire register_file_n_102;
  wire register_file_n_103;
  wire register_file_n_104;
  wire register_file_n_105;
  wire register_file_n_106;
  wire register_file_n_107;
  wire register_file_n_108;
  wire register_file_n_109;
  wire register_file_n_11;
  wire register_file_n_110;
  wire register_file_n_111;
  wire register_file_n_112;
  wire register_file_n_113;
  wire register_file_n_114;
  wire register_file_n_115;
  wire register_file_n_116;
  wire register_file_n_117;
  wire register_file_n_118;
  wire register_file_n_119;
  wire register_file_n_12;
  wire register_file_n_120;
  wire register_file_n_121;
  wire register_file_n_122;
  wire register_file_n_13;
  wire register_file_n_14;
  wire register_file_n_15;
  wire register_file_n_16;
  wire register_file_n_162;
  wire register_file_n_163;
  wire register_file_n_17;
  wire register_file_n_18;
  wire register_file_n_19;
  wire register_file_n_20;
  wire register_file_n_21;
  wire register_file_n_22;
  wire register_file_n_23;
  wire register_file_n_24;
  wire register_file_n_25;
  wire register_file_n_26;
  wire register_file_n_27;
  wire register_file_n_28;
  wire register_file_n_29;
  wire register_file_n_30;
  wire register_file_n_31;
  wire register_file_n_32;
  wire register_file_n_36;
  wire register_file_n_37;
  wire register_file_n_38;
  wire register_file_n_39;
  wire register_file_n_4;
  wire register_file_n_41;
  wire register_file_n_42;
  wire register_file_n_43;
  wire register_file_n_44;
  wire register_file_n_45;
  wire register_file_n_46;
  wire register_file_n_47;
  wire register_file_n_48;
  wire register_file_n_49;
  wire register_file_n_5;
  wire register_file_n_50;
  wire register_file_n_51;
  wire register_file_n_52;
  wire register_file_n_53;
  wire register_file_n_54;
  wire register_file_n_55;
  wire register_file_n_56;
  wire register_file_n_57;
  wire register_file_n_58;
  wire register_file_n_59;
  wire register_file_n_60;
  wire register_file_n_61;
  wire register_file_n_62;
  wire register_file_n_63;
  wire register_file_n_64;
  wire register_file_n_65;
  wire register_file_n_66;
  wire register_file_n_67;
  wire register_file_n_68;
  wire register_file_n_69;
  wire register_file_n_7;
  wire register_file_n_8;
  wire register_file_n_9;
  wire register_file_n_94;
  wire register_file_n_95;
  wire register_file_n_96;
  wire register_file_n_97;
  wire register_file_n_98;
  wire register_file_n_99;
  wire results_exported_reg;
  wire \results_exported_reg[3]_i_3_n_0 ;
  wire \results_exported_reg[3]_i_4_n_0 ;
  wire \results_exported_reg[3]_i_5_n_0 ;
  wire [23:0]results_exported_reg_next;
  wire \results_exported_reg_reg[11]_i_2_n_0 ;
  wire \results_exported_reg_reg[11]_i_2_n_1 ;
  wire \results_exported_reg_reg[11]_i_2_n_2 ;
  wire \results_exported_reg_reg[11]_i_2_n_3 ;
  wire \results_exported_reg_reg[15]_i_2_n_0 ;
  wire \results_exported_reg_reg[15]_i_2_n_1 ;
  wire \results_exported_reg_reg[15]_i_2_n_2 ;
  wire \results_exported_reg_reg[15]_i_2_n_3 ;
  wire \results_exported_reg_reg[19]_i_2_n_0 ;
  wire \results_exported_reg_reg[19]_i_2_n_1 ;
  wire \results_exported_reg_reg[19]_i_2_n_2 ;
  wire \results_exported_reg_reg[19]_i_2_n_3 ;
  wire \results_exported_reg_reg[23]_i_2_n_1 ;
  wire \results_exported_reg_reg[23]_i_2_n_2 ;
  wire \results_exported_reg_reg[23]_i_2_n_3 ;
  wire \results_exported_reg_reg[3]_i_2_n_0 ;
  wire \results_exported_reg_reg[3]_i_2_n_1 ;
  wire \results_exported_reg_reg[3]_i_2_n_2 ;
  wire \results_exported_reg_reg[3]_i_2_n_3 ;
  wire \results_exported_reg_reg[7]_i_2_n_0 ;
  wire \results_exported_reg_reg[7]_i_2_n_1 ;
  wire \results_exported_reg_reg[7]_i_2_n_2 ;
  wire \results_exported_reg_reg[7]_i_2_n_3 ;
  wire \results_exported_reg_reg_n_0_[0] ;
  wire \results_exported_reg_reg_n_0_[10] ;
  wire \results_exported_reg_reg_n_0_[11] ;
  wire \results_exported_reg_reg_n_0_[12] ;
  wire \results_exported_reg_reg_n_0_[13] ;
  wire \results_exported_reg_reg_n_0_[14] ;
  wire \results_exported_reg_reg_n_0_[15] ;
  wire \results_exported_reg_reg_n_0_[16] ;
  wire \results_exported_reg_reg_n_0_[17] ;
  wire \results_exported_reg_reg_n_0_[18] ;
  wire \results_exported_reg_reg_n_0_[19] ;
  wire \results_exported_reg_reg_n_0_[1] ;
  wire \results_exported_reg_reg_n_0_[20] ;
  wire \results_exported_reg_reg_n_0_[21] ;
  wire \results_exported_reg_reg_n_0_[22] ;
  wire \results_exported_reg_reg_n_0_[23] ;
  wire \results_exported_reg_reg_n_0_[2] ;
  wire \results_exported_reg_reg_n_0_[3] ;
  wire \results_exported_reg_reg_n_0_[4] ;
  wire \results_exported_reg_reg_n_0_[5] ;
  wire \results_exported_reg_reg_n_0_[6] ;
  wire \results_exported_reg_reg_n_0_[7] ;
  wire \results_exported_reg_reg_n_0_[8] ;
  wire \results_exported_reg_reg_n_0_[9] ;
  wire [23:0]results_left_reg;
  wire \results_left_reg[11]_i_3_n_0 ;
  wire \results_left_reg[11]_i_4_n_0 ;
  wire \results_left_reg[11]_i_5_n_0 ;
  wire \results_left_reg[11]_i_6_n_0 ;
  wire \results_left_reg[15]_i_3_n_0 ;
  wire \results_left_reg[15]_i_4_n_0 ;
  wire \results_left_reg[15]_i_5_n_0 ;
  wire \results_left_reg[15]_i_6_n_0 ;
  wire \results_left_reg[19]_i_3_n_0 ;
  wire \results_left_reg[19]_i_4_n_0 ;
  wire \results_left_reg[19]_i_5_n_0 ;
  wire \results_left_reg[19]_i_6_n_0 ;
  wire \results_left_reg[23]_i_5_n_0 ;
  wire \results_left_reg[23]_i_6_n_0 ;
  wire \results_left_reg[23]_i_7_n_0 ;
  wire \results_left_reg[23]_i_8_n_0 ;
  wire \results_left_reg[3]_i_3_n_0 ;
  wire \results_left_reg[3]_i_4_n_0 ;
  wire \results_left_reg[3]_i_5_n_0 ;
  wire \results_left_reg[3]_i_6_n_0 ;
  wire \results_left_reg[7]_i_3_n_0 ;
  wire \results_left_reg[7]_i_4_n_0 ;
  wire \results_left_reg[7]_i_5_n_0 ;
  wire \results_left_reg[7]_i_6_n_0 ;
  wire [23:0]results_left_reg_next;
  wire \results_left_reg_reg[11]_i_2_n_0 ;
  wire \results_left_reg_reg[11]_i_2_n_1 ;
  wire \results_left_reg_reg[11]_i_2_n_2 ;
  wire \results_left_reg_reg[11]_i_2_n_3 ;
  wire \results_left_reg_reg[15]_i_2_n_0 ;
  wire \results_left_reg_reg[15]_i_2_n_1 ;
  wire \results_left_reg_reg[15]_i_2_n_2 ;
  wire \results_left_reg_reg[15]_i_2_n_3 ;
  wire \results_left_reg_reg[19]_i_2_n_0 ;
  wire \results_left_reg_reg[19]_i_2_n_1 ;
  wire \results_left_reg_reg[19]_i_2_n_2 ;
  wire \results_left_reg_reg[19]_i_2_n_3 ;
  wire \results_left_reg_reg[23]_i_4_n_1 ;
  wire \results_left_reg_reg[23]_i_4_n_2 ;
  wire \results_left_reg_reg[23]_i_4_n_3 ;
  wire \results_left_reg_reg[3]_i_2_n_0 ;
  wire \results_left_reg_reg[3]_i_2_n_1 ;
  wire \results_left_reg_reg[3]_i_2_n_2 ;
  wire \results_left_reg_reg[3]_i_2_n_3 ;
  wire \results_left_reg_reg[7]_i_2_n_0 ;
  wire \results_left_reg_reg[7]_i_2_n_1 ;
  wire \results_left_reg_reg[7]_i_2_n_2 ;
  wire \results_left_reg_reg[7]_i_2_n_3 ;
  wire rslt_tlast_sampled;
  wire [0:0]\rst_pipeline_reg[1] ;
  wire [3:0]s_axil_ctrl_araddr;
  wire s_axil_ctrl_arready;
  wire s_axil_ctrl_arvalid;
  wire [3:0]s_axil_ctrl_awaddr;
  wire \s_axil_ctrl_awaddr[5] ;
  wire s_axil_ctrl_awready;
  wire s_axil_ctrl_awvalid;
  wire s_axil_ctrl_bready;
  wire s_axil_ctrl_bvalid;
  wire [31:0]s_axil_ctrl_rdata;
  wire s_axil_ctrl_rready;
  wire s_axil_ctrl_rvalid;
  wire [31:0]s_axil_ctrl_wdata;
  wire s_axil_ctrl_wready;
  wire [3:0]s_axil_ctrl_wstrb;
  wire s_axil_ctrl_wvalid;
  wire [1:0]scle_size_rd;
  wire \scle_size_reg[0]_0 ;
  wire [1:0]\scle_size_reg[1]_0 ;
  wire \use_channels[0]_i_1_n_0 ;
  wire \use_channels[1]_i_1_n_0 ;
  wire \use_channels[2]_i_1_n_0 ;
  wire \use_channels[3]_i_2_n_0 ;
  wire \use_channels[3]_i_3_n_0 ;
  wire use_channels_next0;
  wire \use_channels_reg[3]_0 ;
  wire [3:0]\use_channels_reg[3]_1 ;
  wire \use_samplers_genblock.peripheral_samplers_genblock[0].sampler_peripheral_op_error_inst_n_0 ;
  wire \use_samplers_genblock.peripheral_samplers_genblock[0].sampler_peripheral_op_error_inst_n_1 ;
  wire \use_samplers_genblock.peripheral_samplers_genblock[0].sampler_peripheral_op_error_inst_n_2 ;
  wire \use_samplers_genblock.sampler_rslt_tlast_inst_n_1 ;
  wire \use_samplers_genblock.sampler_rslt_tlast_inst_n_10 ;
  wire \use_samplers_genblock.sampler_rslt_tlast_inst_n_11 ;
  wire \use_samplers_genblock.sampler_rslt_tlast_inst_n_12 ;
  wire \use_samplers_genblock.sampler_rslt_tlast_inst_n_13 ;
  wire \use_samplers_genblock.sampler_rslt_tlast_inst_n_14 ;
  wire \use_samplers_genblock.sampler_rslt_tlast_inst_n_15 ;
  wire \use_samplers_genblock.sampler_rslt_tlast_inst_n_16 ;
  wire \use_samplers_genblock.sampler_rslt_tlast_inst_n_17 ;
  wire \use_samplers_genblock.sampler_rslt_tlast_inst_n_18 ;
  wire \use_samplers_genblock.sampler_rslt_tlast_inst_n_19 ;
  wire \use_samplers_genblock.sampler_rslt_tlast_inst_n_2 ;
  wire \use_samplers_genblock.sampler_rslt_tlast_inst_n_20 ;
  wire \use_samplers_genblock.sampler_rslt_tlast_inst_n_21 ;
  wire \use_samplers_genblock.sampler_rslt_tlast_inst_n_22 ;
  wire \use_samplers_genblock.sampler_rslt_tlast_inst_n_23 ;
  wire \use_samplers_genblock.sampler_rslt_tlast_inst_n_24 ;
  wire \use_samplers_genblock.sampler_rslt_tlast_inst_n_25 ;
  wire \use_samplers_genblock.sampler_rslt_tlast_inst_n_26 ;
  wire \use_samplers_genblock.sampler_rslt_tlast_inst_n_27 ;
  wire \use_samplers_genblock.sampler_rslt_tlast_inst_n_3 ;
  wire \use_samplers_genblock.sampler_rslt_tlast_inst_n_4 ;
  wire \use_samplers_genblock.sampler_rslt_tlast_inst_n_5 ;
  wire \use_samplers_genblock.sampler_rslt_tlast_inst_n_6 ;
  wire \use_samplers_genblock.sampler_rslt_tlast_inst_n_7 ;
  wire \use_samplers_genblock.sampler_rslt_tlast_inst_n_8 ;
  wire \use_samplers_genblock.sampler_rslt_tlast_inst_n_9 ;
  wire wo_reg_rst;
  wire [3:2]\NLW_iteration_reg_reg[23]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_iteration_reg_reg[23]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_results_exported_reg_reg[23]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_results_left_reg_reg[23]_i_4_CO_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_sequential_joiner_logic_genblock.fsm_state[1]_i_3 
       (.I0(\use_channels_reg[3]_1 [3]),
        .I1(\use_channels_reg[3]_1 [0]),
        .I2(\use_channels_reg[3]_1 [2]),
        .I3(\use_channels_reg[3]_1 [1]),
        .O(\use_channels_reg[3]_0 ));
  FDRE \data_size_reg[10] 
       (.C(fsm_clk),
        .CE(register_file_n_4),
        .D(data_size_rd[10]),
        .Q(\data_size_reg[13]_0 [9]),
        .R(fsm_rst));
  FDRE \data_size_reg[11] 
       (.C(fsm_clk),
        .CE(register_file_n_4),
        .D(data_size_rd[11]),
        .Q(\data_size_reg[13]_0 [10]),
        .R(fsm_rst));
  FDRE \data_size_reg[12] 
       (.C(fsm_clk),
        .CE(register_file_n_4),
        .D(data_size_rd[12]),
        .Q(\data_size_reg[13]_0 [11]),
        .R(fsm_rst));
  FDRE \data_size_reg[13] 
       (.C(fsm_clk),
        .CE(register_file_n_4),
        .D(data_size_rd[13]),
        .Q(\data_size_reg[13]_0 [12]),
        .R(fsm_rst));
  FDRE \data_size_reg[1] 
       (.C(fsm_clk),
        .CE(register_file_n_4),
        .D(data_size_rd[1]),
        .Q(\data_size_reg[13]_0 [0]),
        .R(fsm_rst));
  FDRE \data_size_reg[2] 
       (.C(fsm_clk),
        .CE(register_file_n_4),
        .D(data_size_rd[2]),
        .Q(\data_size_reg[13]_0 [1]),
        .R(fsm_rst));
  FDRE \data_size_reg[3] 
       (.C(fsm_clk),
        .CE(register_file_n_4),
        .D(data_size_rd[3]),
        .Q(\data_size_reg[13]_0 [2]),
        .R(fsm_rst));
  FDRE \data_size_reg[4] 
       (.C(fsm_clk),
        .CE(register_file_n_4),
        .D(data_size_rd[4]),
        .Q(\data_size_reg[13]_0 [3]),
        .R(fsm_rst));
  FDRE \data_size_reg[5] 
       (.C(fsm_clk),
        .CE(register_file_n_4),
        .D(data_size_rd[5]),
        .Q(\data_size_reg[13]_0 [4]),
        .R(fsm_rst));
  FDRE \data_size_reg[6] 
       (.C(fsm_clk),
        .CE(register_file_n_4),
        .D(data_size_rd[6]),
        .Q(\data_size_reg[13]_0 [5]),
        .R(fsm_rst));
  FDRE \data_size_reg[7] 
       (.C(fsm_clk),
        .CE(register_file_n_4),
        .D(data_size_rd[7]),
        .Q(\data_size_reg[13]_0 [6]),
        .R(fsm_rst));
  FDRE \data_size_reg[8] 
       (.C(fsm_clk),
        .CE(register_file_n_4),
        .D(data_size_rd[8]),
        .Q(\data_size_reg[13]_0 [7]),
        .R(fsm_rst));
  FDRE \data_size_reg[9] 
       (.C(fsm_clk),
        .CE(register_file_n_4),
        .D(data_size_rd[9]),
        .Q(\data_size_reg[13]_0 [8]),
        .R(fsm_rst));
  (* ORIG_CELL_NAME = "fsm_state_reg[0]" *) 
  FDRE \fsm_state_reg[0] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(register_file_n_8),
        .Q(fsm_state[0]),
        .R(fsm_rst));
  (* ORIG_CELL_NAME = "fsm_state_reg[0]" *) 
  FDRE \fsm_state_reg[0]_rep 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(register_file_n_31),
        .Q(\fsm_state_reg[0]_rep_n_0 ),
        .R(fsm_rst));
  (* ORIG_CELL_NAME = "fsm_state_reg[1]" *) 
  FDRE \fsm_state_reg[1] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(register_file_n_7),
        .Q(fsm_state[1]),
        .R(fsm_rst));
  (* ORIG_CELL_NAME = "fsm_state_reg[1]" *) 
  FDRE \fsm_state_reg[1]_rep 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(register_file_n_163),
        .Q(\fsm_state_reg[1]_rep_n_0 ),
        .R(fsm_rst));
  FDRE \fsm_state_reg[2] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(register_file_n_5),
        .Q(fsm_state[2]),
        .R(fsm_rst));
  LUT5 #(
    .INIT(32'h28000028)) 
    \glo_fsm_state_next_reg[2]_i_4 
       (.I0(\glo_fsm_state_next_reg[2]_i_6_n_0 ),
        .I1(\scle_size_reg[1]_0 [0]),
        .I2(\scle_size_reg[1]_0 [1]),
        .I3(\data_size_reg[13]_0 [12]),
        .I4(\glo_fsm_state_next_reg[2]_i_7_n_0 ),
        .O(\scle_size_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h55555556)) 
    \glo_fsm_state_next_reg[2]_i_6 
       (.I0(\grid_size_reg[4]_0 [4]),
        .I1(\grid_size_reg[4]_0 [3]),
        .I2(\grid_size_reg[4]_0 [2]),
        .I3(\grid_size_reg[4]_0 [1]),
        .I4(\grid_size_reg[4]_0 [0]),
        .O(\glo_fsm_state_next_reg[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \glo_fsm_state_next_reg[2]_i_7 
       (.I0(\data_size_reg[13]_0 [11]),
        .I1(\data_size_reg[13]_0 [7]),
        .I2(\data_size_reg[13]_0 [5]),
        .I3(\data_size_reg[13]_0 [0]),
        .I4(\glo_fsm_state_next_reg[2]_i_8_n_0 ),
        .I5(\glo_fsm_state_next_reg[2]_i_9_n_0 ),
        .O(\glo_fsm_state_next_reg[2]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \glo_fsm_state_next_reg[2]_i_8 
       (.I0(\data_size_reg[13]_0 [6]),
        .I1(\data_size_reg[13]_0 [10]),
        .I2(\data_size_reg[13]_0 [4]),
        .I3(\data_size_reg[13]_0 [8]),
        .O(\glo_fsm_state_next_reg[2]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \glo_fsm_state_next_reg[2]_i_9 
       (.I0(\data_size_reg[13]_0 [1]),
        .I1(\data_size_reg[13]_0 [2]),
        .I2(\data_size_reg[13]_0 [3]),
        .I3(\data_size_reg[13]_0 [9]),
        .O(\glo_fsm_state_next_reg[2]_i_9_n_0 ));
  FDRE \grid_size_reg[0] 
       (.C(fsm_clk),
        .CE(register_file_n_4),
        .D(grid_size_rd[0]),
        .Q(\grid_size_reg[4]_0 [0]),
        .R(fsm_rst));
  FDRE \grid_size_reg[1] 
       (.C(fsm_clk),
        .CE(register_file_n_4),
        .D(grid_size_rd[1]),
        .Q(\grid_size_reg[4]_0 [1]),
        .R(fsm_rst));
  FDRE \grid_size_reg[2] 
       (.C(fsm_clk),
        .CE(register_file_n_4),
        .D(grid_size_rd[2]),
        .Q(\grid_size_reg[4]_0 [2]),
        .R(fsm_rst));
  FDRE \grid_size_reg[3] 
       (.C(fsm_clk),
        .CE(register_file_n_4),
        .D(grid_size_rd[3]),
        .Q(\grid_size_reg[4]_0 [3]),
        .R(fsm_rst));
  FDRE \grid_size_reg[4] 
       (.C(fsm_clk),
        .CE(register_file_n_4),
        .D(grid_size_rd[4]),
        .Q(\grid_size_reg[4]_0 [4]),
        .R(fsm_rst));
  FDRE internal_error_asserted_reg
       (.C(fsm_clk),
        .CE(1'b1),
        .D(register_file_n_38),
        .Q(internal_error_asserted),
        .R(fsm_rst));
  FDRE internal_operation_error_reg
       (.C(fsm_clk),
        .CE(1'b1),
        .D(register_file_n_45),
        .Q(internal_operation_error),
        .R(fsm_rst));
  FDRE interrupt_soft_reg_early_reg
       (.C(fsm_clk),
        .CE(1'b1),
        .D(register_file_n_42),
        .Q(interrupt_soft_reg_early),
        .R(fsm_rst));
  FDRE interrupt_soft_reg_reg
       (.C(fsm_clk),
        .CE(1'b1),
        .D(register_file_n_36),
        .Q(interrupt_soft_reg),
        .R(fsm_rst));
  FDRE \iteration_reg_reg[0] 
       (.C(fsm_clk),
        .CE(register_file_n_41),
        .D(p_1_in[0]),
        .Q(iteration_reg[0]),
        .R(fsm_rst));
  FDRE \iteration_reg_reg[10] 
       (.C(fsm_clk),
        .CE(register_file_n_41),
        .D(p_1_in[10]),
        .Q(iteration_reg[10]),
        .R(fsm_rst));
  FDRE \iteration_reg_reg[11] 
       (.C(fsm_clk),
        .CE(register_file_n_41),
        .D(p_1_in[11]),
        .Q(iteration_reg[11]),
        .R(fsm_rst));
  FDRE \iteration_reg_reg[12] 
       (.C(fsm_clk),
        .CE(register_file_n_41),
        .D(p_1_in[12]),
        .Q(iteration_reg[12]),
        .R(fsm_rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \iteration_reg_reg[12]_i_2 
       (.CI(\iteration_reg_reg[8]_i_2_n_0 ),
        .CO({\iteration_reg_reg[12]_i_2_n_0 ,\iteration_reg_reg[12]_i_2_n_1 ,\iteration_reg_reg[12]_i_2_n_2 ,\iteration_reg_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(iteration_reg_next[12:9]),
        .S(iteration_reg[12:9]));
  FDRE \iteration_reg_reg[13] 
       (.C(fsm_clk),
        .CE(register_file_n_41),
        .D(p_1_in[13]),
        .Q(iteration_reg[13]),
        .R(fsm_rst));
  FDRE \iteration_reg_reg[14] 
       (.C(fsm_clk),
        .CE(register_file_n_41),
        .D(p_1_in[14]),
        .Q(iteration_reg[14]),
        .R(fsm_rst));
  FDRE \iteration_reg_reg[15] 
       (.C(fsm_clk),
        .CE(register_file_n_41),
        .D(p_1_in[15]),
        .Q(iteration_reg[15]),
        .R(fsm_rst));
  FDRE \iteration_reg_reg[16] 
       (.C(fsm_clk),
        .CE(register_file_n_41),
        .D(p_1_in[16]),
        .Q(iteration_reg[16]),
        .R(fsm_rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \iteration_reg_reg[16]_i_2 
       (.CI(\iteration_reg_reg[12]_i_2_n_0 ),
        .CO({\iteration_reg_reg[16]_i_2_n_0 ,\iteration_reg_reg[16]_i_2_n_1 ,\iteration_reg_reg[16]_i_2_n_2 ,\iteration_reg_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(iteration_reg_next[16:13]),
        .S(iteration_reg[16:13]));
  FDRE \iteration_reg_reg[17] 
       (.C(fsm_clk),
        .CE(register_file_n_41),
        .D(p_1_in[17]),
        .Q(iteration_reg[17]),
        .R(fsm_rst));
  FDRE \iteration_reg_reg[18] 
       (.C(fsm_clk),
        .CE(register_file_n_41),
        .D(p_1_in[18]),
        .Q(iteration_reg[18]),
        .R(fsm_rst));
  FDRE \iteration_reg_reg[19] 
       (.C(fsm_clk),
        .CE(register_file_n_41),
        .D(p_1_in[19]),
        .Q(iteration_reg[19]),
        .R(fsm_rst));
  FDRE \iteration_reg_reg[1] 
       (.C(fsm_clk),
        .CE(register_file_n_41),
        .D(p_1_in[1]),
        .Q(iteration_reg[1]),
        .R(fsm_rst));
  FDRE \iteration_reg_reg[20] 
       (.C(fsm_clk),
        .CE(register_file_n_41),
        .D(p_1_in[20]),
        .Q(iteration_reg[20]),
        .R(fsm_rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \iteration_reg_reg[20]_i_2 
       (.CI(\iteration_reg_reg[16]_i_2_n_0 ),
        .CO({\iteration_reg_reg[20]_i_2_n_0 ,\iteration_reg_reg[20]_i_2_n_1 ,\iteration_reg_reg[20]_i_2_n_2 ,\iteration_reg_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(iteration_reg_next[20:17]),
        .S(iteration_reg[20:17]));
  FDRE \iteration_reg_reg[21] 
       (.C(fsm_clk),
        .CE(register_file_n_41),
        .D(p_1_in[21]),
        .Q(iteration_reg[21]),
        .R(fsm_rst));
  FDRE \iteration_reg_reg[22] 
       (.C(fsm_clk),
        .CE(register_file_n_41),
        .D(p_1_in[22]),
        .Q(iteration_reg[22]),
        .R(fsm_rst));
  FDRE \iteration_reg_reg[23] 
       (.C(fsm_clk),
        .CE(register_file_n_41),
        .D(p_1_in[23]),
        .Q(iteration_reg[23]),
        .R(fsm_rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \iteration_reg_reg[23]_i_3 
       (.CI(\iteration_reg_reg[20]_i_2_n_0 ),
        .CO({\NLW_iteration_reg_reg[23]_i_3_CO_UNCONNECTED [3:2],\iteration_reg_reg[23]_i_3_n_2 ,\iteration_reg_reg[23]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_iteration_reg_reg[23]_i_3_O_UNCONNECTED [3],iteration_reg_next[23:21]}),
        .S({1'b0,iteration_reg[23:21]}));
  FDRE \iteration_reg_reg[2] 
       (.C(fsm_clk),
        .CE(register_file_n_41),
        .D(p_1_in[2]),
        .Q(iteration_reg[2]),
        .R(fsm_rst));
  FDRE \iteration_reg_reg[3] 
       (.C(fsm_clk),
        .CE(register_file_n_41),
        .D(p_1_in[3]),
        .Q(iteration_reg[3]),
        .R(fsm_rst));
  FDRE \iteration_reg_reg[4] 
       (.C(fsm_clk),
        .CE(register_file_n_41),
        .D(p_1_in[4]),
        .Q(iteration_reg[4]),
        .R(fsm_rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \iteration_reg_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\iteration_reg_reg[4]_i_2_n_0 ,\iteration_reg_reg[4]_i_2_n_1 ,\iteration_reg_reg[4]_i_2_n_2 ,\iteration_reg_reg[4]_i_2_n_3 }),
        .CYINIT(iteration_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(iteration_reg_next[4:1]),
        .S(iteration_reg[4:1]));
  FDRE \iteration_reg_reg[5] 
       (.C(fsm_clk),
        .CE(register_file_n_41),
        .D(p_1_in[5]),
        .Q(iteration_reg[5]),
        .R(fsm_rst));
  FDRE \iteration_reg_reg[6] 
       (.C(fsm_clk),
        .CE(register_file_n_41),
        .D(p_1_in[6]),
        .Q(iteration_reg[6]),
        .R(fsm_rst));
  FDRE \iteration_reg_reg[7] 
       (.C(fsm_clk),
        .CE(register_file_n_41),
        .D(p_1_in[7]),
        .Q(iteration_reg[7]),
        .R(fsm_rst));
  FDRE \iteration_reg_reg[8] 
       (.C(fsm_clk),
        .CE(register_file_n_41),
        .D(p_1_in[8]),
        .Q(iteration_reg[8]),
        .R(fsm_rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \iteration_reg_reg[8]_i_2 
       (.CI(\iteration_reg_reg[4]_i_2_n_0 ),
        .CO({\iteration_reg_reg[8]_i_2_n_0 ,\iteration_reg_reg[8]_i_2_n_1 ,\iteration_reg_reg[8]_i_2_n_2 ,\iteration_reg_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(iteration_reg_next[8:5]),
        .S(iteration_reg[8:5]));
  FDRE \iteration_reg_reg[9] 
       (.C(fsm_clk),
        .CE(register_file_n_41),
        .D(p_1_in[9]),
        .Q(iteration_reg[9]),
        .R(fsm_rst));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \joiner_logic_genblock.operation_error_i_1 
       (.I0(\use_channels_reg[3]_0 ),
        .I1(operation_start),
        .I2(\joiner_logic_genblock.use_channels_reg_reg[0] ),
        .O(operation_start_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \joiner_logic_genblock.use_channels_reg[3]_i_1 
       (.I0(\joiner_logic_genblock.use_channels_reg_reg[0] ),
        .I1(operation_start),
        .I2(\use_channels_reg[3]_0 ),
        .O(\FSM_sequential_joiner_logic_genblock.fsm_state_reg[0] ));
  FDRE locked_reg
       (.C(fsm_clk),
        .CE(1'b1),
        .D(locked_next),
        .Q(locked),
        .R(fsm_rst));
  FDRE operation_busy_reg
       (.C(fsm_clk),
        .CE(1'b1),
        .D(register_file_n_37),
        .Q(operation_busy),
        .R(fsm_rst));
  FDRE operation_complete_reg
       (.C(fsm_clk),
        .CE(1'b1),
        .D(register_file_n_43),
        .Q(operation_complete),
        .R(fsm_rst));
  FDRE operation_error_reg
       (.C(fsm_clk),
        .CE(1'b1),
        .D(register_file_n_44),
        .Q(operation_error),
        .R(fsm_rst));
  FDRE operation_start_reg
       (.C(fsm_clk),
        .CE(1'b1),
        .D(register_file_n_39),
        .Q(operation_start),
        .R(fsm_rst));
  FDRE \pckt_size_reg[0] 
       (.C(fsm_clk),
        .CE(register_file_n_4),
        .D(pckt_size_rd[0]),
        .Q(\pckt_size_reg[18]_0 [0]),
        .R(fsm_rst));
  FDRE \pckt_size_reg[10] 
       (.C(fsm_clk),
        .CE(register_file_n_4),
        .D(pckt_size_rd[10]),
        .Q(\pckt_size_reg[18]_0 [10]),
        .R(fsm_rst));
  FDRE \pckt_size_reg[11] 
       (.C(fsm_clk),
        .CE(register_file_n_4),
        .D(pckt_size_rd[11]),
        .Q(\pckt_size_reg[18]_0 [11]),
        .R(fsm_rst));
  FDRE \pckt_size_reg[12] 
       (.C(fsm_clk),
        .CE(register_file_n_4),
        .D(pckt_size_rd[12]),
        .Q(\pckt_size_reg[18]_0 [12]),
        .R(fsm_rst));
  FDRE \pckt_size_reg[13] 
       (.C(fsm_clk),
        .CE(register_file_n_4),
        .D(pckt_size_rd[13]),
        .Q(\pckt_size_reg[18]_0 [13]),
        .R(fsm_rst));
  FDRE \pckt_size_reg[14] 
       (.C(fsm_clk),
        .CE(register_file_n_4),
        .D(pckt_size_rd[14]),
        .Q(\pckt_size_reg[18]_0 [14]),
        .R(fsm_rst));
  FDRE \pckt_size_reg[15] 
       (.C(fsm_clk),
        .CE(register_file_n_4),
        .D(pckt_size_rd[15]),
        .Q(\pckt_size_reg[18]_0 [15]),
        .R(fsm_rst));
  FDRE \pckt_size_reg[16] 
       (.C(fsm_clk),
        .CE(register_file_n_4),
        .D(pckt_size_rd[16]),
        .Q(\pckt_size_reg[18]_0 [16]),
        .R(fsm_rst));
  FDRE \pckt_size_reg[17] 
       (.C(fsm_clk),
        .CE(register_file_n_4),
        .D(pckt_size_rd[17]),
        .Q(\pckt_size_reg[18]_0 [17]),
        .R(fsm_rst));
  FDRE \pckt_size_reg[18] 
       (.C(fsm_clk),
        .CE(register_file_n_4),
        .D(pckt_size_rd[18]),
        .Q(\pckt_size_reg[18]_0 [18]),
        .R(fsm_rst));
  FDRE \pckt_size_reg[1] 
       (.C(fsm_clk),
        .CE(register_file_n_4),
        .D(pckt_size_rd[1]),
        .Q(\pckt_size_reg[18]_0 [1]),
        .R(fsm_rst));
  FDRE \pckt_size_reg[2] 
       (.C(fsm_clk),
        .CE(register_file_n_4),
        .D(pckt_size_rd[2]),
        .Q(\pckt_size_reg[18]_0 [2]),
        .R(fsm_rst));
  FDRE \pckt_size_reg[3] 
       (.C(fsm_clk),
        .CE(register_file_n_4),
        .D(pckt_size_rd[3]),
        .Q(\pckt_size_reg[18]_0 [3]),
        .R(fsm_rst));
  FDRE \pckt_size_reg[4] 
       (.C(fsm_clk),
        .CE(register_file_n_4),
        .D(pckt_size_rd[4]),
        .Q(\pckt_size_reg[18]_0 [4]),
        .R(fsm_rst));
  FDRE \pckt_size_reg[5] 
       (.C(fsm_clk),
        .CE(register_file_n_4),
        .D(pckt_size_rd[5]),
        .Q(\pckt_size_reg[18]_0 [5]),
        .R(fsm_rst));
  FDRE \pckt_size_reg[6] 
       (.C(fsm_clk),
        .CE(register_file_n_4),
        .D(pckt_size_rd[6]),
        .Q(\pckt_size_reg[18]_0 [6]),
        .R(fsm_rst));
  FDRE \pckt_size_reg[7] 
       (.C(fsm_clk),
        .CE(register_file_n_4),
        .D(pckt_size_rd[7]),
        .Q(\pckt_size_reg[18]_0 [7]),
        .R(fsm_rst));
  FDRE \pckt_size_reg[8] 
       (.C(fsm_clk),
        .CE(register_file_n_4),
        .D(pckt_size_rd[8]),
        .Q(\pckt_size_reg[18]_0 [8]),
        .R(fsm_rst));
  FDRE \pckt_size_reg[9] 
       (.C(fsm_clk),
        .CE(register_file_n_4),
        .D(pckt_size_rd[9]),
        .Q(\pckt_size_reg[18]_0 [9]),
        .R(fsm_rst));
  FDRE pl2ps_intr_reg
       (.C(fsm_clk),
        .CE(1'b1),
        .D(register_file_n_162),
        .Q(pl2ps_intr),
        .R(fsm_rst));
  KanTop_KanAcceleratorWrapper_0_0_CCURegisterFile register_file
       (.D({register_file_n_7,register_file_n_8}),
        .E(register_file_n_4),
        .Q(fsm_state),
        .fsm_clk(fsm_clk),
        .fsm_rst(fsm_rst),
        .fsm_rst_0(register_file_n_5),
        .fsm_rst_1(register_file_n_37),
        .\fsm_state[2]_i_4 ({results_left_reg[23:16],results_left_reg[14:3],results_left_reg[1:0]}),
        .\fsm_state_reg[1]_rep (register_file_n_31),
        .\fsm_state_reg[1]_rep_0 (register_file_n_43),
        .\fsm_state_reg[1]_rep_1 (\use_samplers_genblock.sampler_rslt_tlast_inst_n_27 ),
        .\fsm_state_reg[2] (register_file_n_163),
        .\fsm_state_reg[2]_0 (\use_samplers_genblock.sampler_rslt_tlast_inst_n_26 ),
        .\fsm_state_reg[2]_1 (\use_samplers_genblock.peripheral_samplers_genblock[0].sampler_peripheral_op_error_inst_n_2 ),
        .internal_error_asserted(internal_error_asserted),
        .internal_error_asserted_reg(register_file_n_45),
        .internal_operation_error_reg(internal_operation_error_reg_0),
        .interrupt_soft_reg(interrupt_soft_reg),
        .interrupt_soft_reg_early(interrupt_soft_reg_early),
        .interrupt_soft_reg_early_reg(register_file_n_42),
        .iteration_reg_next(iteration_reg_next),
        .\iteration_reg_reg[23] (p_1_in),
        .locked_next(locked_next),
        .locked_reg(\use_samplers_genblock.peripheral_samplers_genblock[0].sampler_peripheral_op_error_inst_n_0 ),
        .\mem_reg[0][13]_0 (data_size_rd),
        .\mem_reg[10][24]_0 ({\use_samplers_genblock.sampler_rslt_tlast_inst_n_10 ,\use_samplers_genblock.sampler_rslt_tlast_inst_n_11 ,\use_samplers_genblock.sampler_rslt_tlast_inst_n_12 ,\use_samplers_genblock.sampler_rslt_tlast_inst_n_13 }),
        .\mem_reg[11][24]_0 ({\use_samplers_genblock.sampler_rslt_tlast_inst_n_6 ,\use_samplers_genblock.sampler_rslt_tlast_inst_n_7 ,\use_samplers_genblock.sampler_rslt_tlast_inst_n_8 ,\use_samplers_genblock.sampler_rslt_tlast_inst_n_9 }),
        .\mem_reg[12][24]_0 ({\use_samplers_genblock.sampler_rslt_tlast_inst_n_2 ,\use_samplers_genblock.sampler_rslt_tlast_inst_n_3 ,\use_samplers_genblock.sampler_rslt_tlast_inst_n_4 ,\use_samplers_genblock.sampler_rslt_tlast_inst_n_5 }),
        .\mem_reg[1][4]_0 (grid_size_rd),
        .\mem_reg[2][1]_0 (scle_size_rd),
        .\mem_reg[3][23]_0 ({register_file_n_46,register_file_n_47,register_file_n_48,register_file_n_49,register_file_n_50,register_file_n_51,register_file_n_52,register_file_n_53,register_file_n_54,register_file_n_55,register_file_n_56,register_file_n_57,register_file_n_58,register_file_n_59,register_file_n_60,register_file_n_61,register_file_n_62,register_file_n_63,register_file_n_64,register_file_n_65,register_file_n_66,register_file_n_67,register_file_n_68,register_file_n_69}),
        .\mem_reg[4][18]_0 (pckt_size_rd),
        .\mem_reg[6][18]_0 (register_file_n_44),
        .\mem_reg[6][29]_0 (\mem_reg[6][29] ),
        .\mem_reg[6][8]_0 (\fsm_state_reg[0]_rep_n_0 ),
        .\mem_reg[7][16]_0 ({\use_samplers_genblock.sampler_rslt_tlast_inst_n_18 ,\use_samplers_genblock.sampler_rslt_tlast_inst_n_19 ,\use_samplers_genblock.sampler_rslt_tlast_inst_n_20 }),
        .\mem_reg[7][23]_0 ({\results_exported_reg_reg_n_0_[23] ,\results_exported_reg_reg_n_0_[22] ,\results_exported_reg_reg_n_0_[21] ,\results_exported_reg_reg_n_0_[20] ,\results_exported_reg_reg_n_0_[19] ,\results_exported_reg_reg_n_0_[18] ,\results_exported_reg_reg_n_0_[17] ,\results_exported_reg_reg_n_0_[16] ,\results_exported_reg_reg_n_0_[15] ,\results_exported_reg_reg_n_0_[14] ,\results_exported_reg_reg_n_0_[13] ,\results_exported_reg_reg_n_0_[12] ,\results_exported_reg_reg_n_0_[11] ,\results_exported_reg_reg_n_0_[10] ,\results_exported_reg_reg_n_0_[9] ,\results_exported_reg_reg_n_0_[8] ,\results_exported_reg_reg_n_0_[7] ,\results_exported_reg_reg_n_0_[6] ,\results_exported_reg_reg_n_0_[5] ,\results_exported_reg_reg_n_0_[4] ,\results_exported_reg_reg_n_0_[3] ,\results_exported_reg_reg_n_0_[2] ,\results_exported_reg_reg_n_0_[1] ,\results_exported_reg_reg_n_0_[0] }),
        .\mem_reg[7][31]_0 (\use_samplers_genblock.sampler_rslt_tlast_inst_n_24 ),
        .\mem_reg[7][7]_0 (\fsm_state_reg[1]_rep_n_0 ),
        .\mem_reg[8][16]_0 ({\use_samplers_genblock.sampler_rslt_tlast_inst_n_21 ,\use_samplers_genblock.sampler_rslt_tlast_inst_n_22 ,\use_samplers_genblock.sampler_rslt_tlast_inst_n_23 }),
        .\mem_reg[8][23]_0 (iteration_reg),
        .\mem_reg[8][24]_0 (\use_samplers_genblock.sampler_rslt_tlast_inst_n_1 ),
        .\mem_reg[8][31]_0 (\use_samplers_genblock.sampler_rslt_tlast_inst_n_25 ),
        .\mem_reg[9][24]_0 ({\use_samplers_genblock.sampler_rslt_tlast_inst_n_14 ,\use_samplers_genblock.sampler_rslt_tlast_inst_n_15 ,\use_samplers_genblock.sampler_rslt_tlast_inst_n_16 ,\use_samplers_genblock.sampler_rslt_tlast_inst_n_17 }),
        .operation_busy(operation_busy),
        .operation_busy_reg(\use_samplers_genblock.peripheral_samplers_genblock[0].sampler_peripheral_op_error_inst_n_1 ),
        .operation_done_rd(operation_done_rd),
        .operation_error(operation_error),
        .results_exported_reg_next(results_exported_reg_next),
        .\results_exported_reg_reg[22] ({register_file_n_94,register_file_n_95,register_file_n_96,register_file_n_97,register_file_n_98,register_file_n_99,register_file_n_100,register_file_n_101,register_file_n_102,register_file_n_103,register_file_n_104,register_file_n_105,register_file_n_106,register_file_n_107,register_file_n_108,register_file_n_109,register_file_n_110,register_file_n_111,register_file_n_112,register_file_n_113,register_file_n_114,register_file_n_115,register_file_n_116,register_file_n_117}),
        .results_left_reg_next(results_left_reg_next),
        .\results_left_reg_reg[10] (register_file_n_118),
        .\results_left_reg_reg[14] (register_file_n_121),
        .\results_left_reg_reg[17] (register_file_n_122),
        .\results_left_reg_reg[18] (register_file_n_120),
        .\results_left_reg_reg[22] (register_file_n_119),
        .rslt_tlast_sampled(rslt_tlast_sampled),
        .\rst_pipeline_reg[3] (register_file_n_38),
        .s_axil_ctrl_araddr(s_axil_ctrl_araddr),
        .s_axil_ctrl_arready(s_axil_ctrl_arready),
        .s_axil_ctrl_arvalid(s_axil_ctrl_arvalid),
        .s_axil_ctrl_awaddr(s_axil_ctrl_awaddr),
        .\s_axil_ctrl_awaddr[2]_0 (register_file_n_15),
        .\s_axil_ctrl_awaddr[2]_1 (register_file_n_21),
        .\s_axil_ctrl_awaddr[2]_2 (register_file_n_27),
        .\s_axil_ctrl_awaddr[4] (register_file_n_9),
        .\s_axil_ctrl_awaddr[4]_0 (register_file_n_10),
        .\s_axil_ctrl_awaddr[4]_1 (register_file_n_11),
        .\s_axil_ctrl_awaddr[4]_10 (register_file_n_26),
        .\s_axil_ctrl_awaddr[4]_11 (register_file_n_28),
        .\s_axil_ctrl_awaddr[4]_12 (register_file_n_29),
        .\s_axil_ctrl_awaddr[4]_13 (register_file_n_30),
        .\s_axil_ctrl_awaddr[4]_2 (register_file_n_14),
        .\s_axil_ctrl_awaddr[4]_3 (register_file_n_16),
        .\s_axil_ctrl_awaddr[4]_4 (register_file_n_17),
        .\s_axil_ctrl_awaddr[4]_5 (register_file_n_18),
        .\s_axil_ctrl_awaddr[4]_6 (register_file_n_20),
        .\s_axil_ctrl_awaddr[4]_7 (register_file_n_22),
        .\s_axil_ctrl_awaddr[4]_8 (register_file_n_23),
        .\s_axil_ctrl_awaddr[4]_9 (register_file_n_24),
        .\s_axil_ctrl_awaddr[5] (register_file_n_13),
        .\s_axil_ctrl_awaddr[5]_0 (register_file_n_19),
        .\s_axil_ctrl_awaddr[5]_1 (register_file_n_25),
        .\s_axil_ctrl_awaddr[5]_2 (\s_axil_ctrl_awaddr[5] ),
        .s_axil_ctrl_awaddr_2_sp_1(register_file_n_12),
        .s_axil_ctrl_awready(s_axil_ctrl_awready),
        .s_axil_ctrl_awvalid(s_axil_ctrl_awvalid),
        .s_axil_ctrl_bready(s_axil_ctrl_bready),
        .s_axil_ctrl_bvalid(s_axil_ctrl_bvalid),
        .s_axil_ctrl_rdata(s_axil_ctrl_rdata),
        .s_axil_ctrl_rready(s_axil_ctrl_rready),
        .s_axil_ctrl_rvalid(s_axil_ctrl_rvalid),
        .s_axil_ctrl_wdata(s_axil_ctrl_wdata),
        .s_axil_ctrl_wready(s_axil_ctrl_wready),
        .s_axil_ctrl_wstrb(s_axil_ctrl_wstrb),
        .s_axil_ctrl_wstrb_3_sp_1(register_file_n_32),
        .s_axil_ctrl_wvalid(s_axil_ctrl_wvalid),
        .sampled_signal_reg(register_file_n_36),
        .sampled_signal_reg_0(register_file_n_39),
        .sampled_signal_reg_1(results_exported_reg),
        .sampled_signal_reg_2(register_file_n_41),
        .sampled_signal_reg_3(register_file_n_162),
        .wo_reg_rst(wo_reg_rst));
  LUT4 #(
    .INIT(16'h01FE)) 
    \results_exported_reg[3]_i_3 
       (.I0(\use_channels[3]_i_2_n_0 ),
        .I1(\use_channels[3]_i_3_n_0 ),
        .I2(results_left_reg[2]),
        .I3(\results_exported_reg_reg_n_0_[2] ),
        .O(\results_exported_reg[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0010)) 
    \results_exported_reg[3]_i_4 
       (.I0(\use_channels[3]_i_2_n_0 ),
        .I1(\use_channels[3]_i_3_n_0 ),
        .I2(results_left_reg[1]),
        .I3(results_left_reg[2]),
        .I4(\results_exported_reg_reg_n_0_[1] ),
        .O(\results_exported_reg[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0010)) 
    \results_exported_reg[3]_i_5 
       (.I0(\use_channels[3]_i_2_n_0 ),
        .I1(\use_channels[3]_i_3_n_0 ),
        .I2(results_left_reg[0]),
        .I3(results_left_reg[2]),
        .I4(\results_exported_reg_reg_n_0_[0] ),
        .O(\results_exported_reg[3]_i_5_n_0 ));
  FDRE \results_exported_reg_reg[0] 
       (.C(fsm_clk),
        .CE(results_exported_reg),
        .D(register_file_n_117),
        .Q(\results_exported_reg_reg_n_0_[0] ),
        .R(fsm_rst));
  FDRE \results_exported_reg_reg[10] 
       (.C(fsm_clk),
        .CE(results_exported_reg),
        .D(register_file_n_107),
        .Q(\results_exported_reg_reg_n_0_[10] ),
        .R(fsm_rst));
  FDRE \results_exported_reg_reg[11] 
       (.C(fsm_clk),
        .CE(results_exported_reg),
        .D(register_file_n_106),
        .Q(\results_exported_reg_reg_n_0_[11] ),
        .R(fsm_rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \results_exported_reg_reg[11]_i_2 
       (.CI(\results_exported_reg_reg[7]_i_2_n_0 ),
        .CO({\results_exported_reg_reg[11]_i_2_n_0 ,\results_exported_reg_reg[11]_i_2_n_1 ,\results_exported_reg_reg[11]_i_2_n_2 ,\results_exported_reg_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\results_exported_reg_reg_n_0_[11] ,\results_exported_reg_reg_n_0_[10] ,\results_exported_reg_reg_n_0_[9] ,\results_exported_reg_reg_n_0_[8] }),
        .O(results_exported_reg_next[11:8]),
        .S({\results_exported_reg_reg_n_0_[11] ,\results_exported_reg_reg_n_0_[10] ,\results_exported_reg_reg_n_0_[9] ,\results_exported_reg_reg_n_0_[8] }));
  FDRE \results_exported_reg_reg[12] 
       (.C(fsm_clk),
        .CE(results_exported_reg),
        .D(register_file_n_105),
        .Q(\results_exported_reg_reg_n_0_[12] ),
        .R(fsm_rst));
  FDRE \results_exported_reg_reg[13] 
       (.C(fsm_clk),
        .CE(results_exported_reg),
        .D(register_file_n_104),
        .Q(\results_exported_reg_reg_n_0_[13] ),
        .R(fsm_rst));
  FDRE \results_exported_reg_reg[14] 
       (.C(fsm_clk),
        .CE(results_exported_reg),
        .D(register_file_n_103),
        .Q(\results_exported_reg_reg_n_0_[14] ),
        .R(fsm_rst));
  FDRE \results_exported_reg_reg[15] 
       (.C(fsm_clk),
        .CE(results_exported_reg),
        .D(register_file_n_102),
        .Q(\results_exported_reg_reg_n_0_[15] ),
        .R(fsm_rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \results_exported_reg_reg[15]_i_2 
       (.CI(\results_exported_reg_reg[11]_i_2_n_0 ),
        .CO({\results_exported_reg_reg[15]_i_2_n_0 ,\results_exported_reg_reg[15]_i_2_n_1 ,\results_exported_reg_reg[15]_i_2_n_2 ,\results_exported_reg_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\results_exported_reg_reg_n_0_[15] ,\results_exported_reg_reg_n_0_[14] ,\results_exported_reg_reg_n_0_[13] ,\results_exported_reg_reg_n_0_[12] }),
        .O(results_exported_reg_next[15:12]),
        .S({\results_exported_reg_reg_n_0_[15] ,\results_exported_reg_reg_n_0_[14] ,\results_exported_reg_reg_n_0_[13] ,\results_exported_reg_reg_n_0_[12] }));
  FDRE \results_exported_reg_reg[16] 
       (.C(fsm_clk),
        .CE(results_exported_reg),
        .D(register_file_n_101),
        .Q(\results_exported_reg_reg_n_0_[16] ),
        .R(fsm_rst));
  FDRE \results_exported_reg_reg[17] 
       (.C(fsm_clk),
        .CE(results_exported_reg),
        .D(register_file_n_100),
        .Q(\results_exported_reg_reg_n_0_[17] ),
        .R(fsm_rst));
  FDRE \results_exported_reg_reg[18] 
       (.C(fsm_clk),
        .CE(results_exported_reg),
        .D(register_file_n_99),
        .Q(\results_exported_reg_reg_n_0_[18] ),
        .R(fsm_rst));
  FDRE \results_exported_reg_reg[19] 
       (.C(fsm_clk),
        .CE(results_exported_reg),
        .D(register_file_n_98),
        .Q(\results_exported_reg_reg_n_0_[19] ),
        .R(fsm_rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \results_exported_reg_reg[19]_i_2 
       (.CI(\results_exported_reg_reg[15]_i_2_n_0 ),
        .CO({\results_exported_reg_reg[19]_i_2_n_0 ,\results_exported_reg_reg[19]_i_2_n_1 ,\results_exported_reg_reg[19]_i_2_n_2 ,\results_exported_reg_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\results_exported_reg_reg_n_0_[19] ,\results_exported_reg_reg_n_0_[18] ,\results_exported_reg_reg_n_0_[17] ,\results_exported_reg_reg_n_0_[16] }),
        .O(results_exported_reg_next[19:16]),
        .S({\results_exported_reg_reg_n_0_[19] ,\results_exported_reg_reg_n_0_[18] ,\results_exported_reg_reg_n_0_[17] ,\results_exported_reg_reg_n_0_[16] }));
  FDRE \results_exported_reg_reg[1] 
       (.C(fsm_clk),
        .CE(results_exported_reg),
        .D(register_file_n_116),
        .Q(\results_exported_reg_reg_n_0_[1] ),
        .R(fsm_rst));
  FDRE \results_exported_reg_reg[20] 
       (.C(fsm_clk),
        .CE(results_exported_reg),
        .D(register_file_n_97),
        .Q(\results_exported_reg_reg_n_0_[20] ),
        .R(fsm_rst));
  FDRE \results_exported_reg_reg[21] 
       (.C(fsm_clk),
        .CE(results_exported_reg),
        .D(register_file_n_96),
        .Q(\results_exported_reg_reg_n_0_[21] ),
        .R(fsm_rst));
  FDRE \results_exported_reg_reg[22] 
       (.C(fsm_clk),
        .CE(results_exported_reg),
        .D(register_file_n_95),
        .Q(\results_exported_reg_reg_n_0_[22] ),
        .R(fsm_rst));
  FDRE \results_exported_reg_reg[23] 
       (.C(fsm_clk),
        .CE(results_exported_reg),
        .D(register_file_n_94),
        .Q(\results_exported_reg_reg_n_0_[23] ),
        .R(fsm_rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \results_exported_reg_reg[23]_i_2 
       (.CI(\results_exported_reg_reg[19]_i_2_n_0 ),
        .CO({\NLW_results_exported_reg_reg[23]_i_2_CO_UNCONNECTED [3],\results_exported_reg_reg[23]_i_2_n_1 ,\results_exported_reg_reg[23]_i_2_n_2 ,\results_exported_reg_reg[23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\results_exported_reg_reg_n_0_[22] ,\results_exported_reg_reg_n_0_[21] ,\results_exported_reg_reg_n_0_[20] }),
        .O(results_exported_reg_next[23:20]),
        .S({\results_exported_reg_reg_n_0_[23] ,\results_exported_reg_reg_n_0_[22] ,\results_exported_reg_reg_n_0_[21] ,\results_exported_reg_reg_n_0_[20] }));
  FDRE \results_exported_reg_reg[2] 
       (.C(fsm_clk),
        .CE(results_exported_reg),
        .D(register_file_n_115),
        .Q(\results_exported_reg_reg_n_0_[2] ),
        .R(fsm_rst));
  FDRE \results_exported_reg_reg[3] 
       (.C(fsm_clk),
        .CE(results_exported_reg),
        .D(register_file_n_114),
        .Q(\results_exported_reg_reg_n_0_[3] ),
        .R(fsm_rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \results_exported_reg_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\results_exported_reg_reg[3]_i_2_n_0 ,\results_exported_reg_reg[3]_i_2_n_1 ,\results_exported_reg_reg[3]_i_2_n_2 ,\results_exported_reg_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\results_exported_reg_reg_n_0_[3] ,\results_exported_reg_reg_n_0_[2] ,\results_exported_reg_reg_n_0_[1] ,\results_exported_reg_reg_n_0_[0] }),
        .O(results_exported_reg_next[3:0]),
        .S({\results_exported_reg_reg_n_0_[3] ,\results_exported_reg[3]_i_3_n_0 ,\results_exported_reg[3]_i_4_n_0 ,\results_exported_reg[3]_i_5_n_0 }));
  FDRE \results_exported_reg_reg[4] 
       (.C(fsm_clk),
        .CE(results_exported_reg),
        .D(register_file_n_113),
        .Q(\results_exported_reg_reg_n_0_[4] ),
        .R(fsm_rst));
  FDRE \results_exported_reg_reg[5] 
       (.C(fsm_clk),
        .CE(results_exported_reg),
        .D(register_file_n_112),
        .Q(\results_exported_reg_reg_n_0_[5] ),
        .R(fsm_rst));
  FDRE \results_exported_reg_reg[6] 
       (.C(fsm_clk),
        .CE(results_exported_reg),
        .D(register_file_n_111),
        .Q(\results_exported_reg_reg_n_0_[6] ),
        .R(fsm_rst));
  FDRE \results_exported_reg_reg[7] 
       (.C(fsm_clk),
        .CE(results_exported_reg),
        .D(register_file_n_110),
        .Q(\results_exported_reg_reg_n_0_[7] ),
        .R(fsm_rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \results_exported_reg_reg[7]_i_2 
       (.CI(\results_exported_reg_reg[3]_i_2_n_0 ),
        .CO({\results_exported_reg_reg[7]_i_2_n_0 ,\results_exported_reg_reg[7]_i_2_n_1 ,\results_exported_reg_reg[7]_i_2_n_2 ,\results_exported_reg_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\results_exported_reg_reg_n_0_[7] ,\results_exported_reg_reg_n_0_[6] ,\results_exported_reg_reg_n_0_[5] ,\results_exported_reg_reg_n_0_[4] }),
        .O(results_exported_reg_next[7:4]),
        .S({\results_exported_reg_reg_n_0_[7] ,\results_exported_reg_reg_n_0_[6] ,\results_exported_reg_reg_n_0_[5] ,\results_exported_reg_reg_n_0_[4] }));
  FDRE \results_exported_reg_reg[8] 
       (.C(fsm_clk),
        .CE(results_exported_reg),
        .D(register_file_n_109),
        .Q(\results_exported_reg_reg_n_0_[8] ),
        .R(fsm_rst));
  FDRE \results_exported_reg_reg[9] 
       (.C(fsm_clk),
        .CE(results_exported_reg),
        .D(register_file_n_108),
        .Q(\results_exported_reg_reg_n_0_[9] ),
        .R(fsm_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \results_left_reg[11]_i_3 
       (.I0(results_left_reg[11]),
        .O(\results_left_reg[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \results_left_reg[11]_i_4 
       (.I0(results_left_reg[10]),
        .O(\results_left_reg[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \results_left_reg[11]_i_5 
       (.I0(results_left_reg[9]),
        .O(\results_left_reg[11]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \results_left_reg[11]_i_6 
       (.I0(results_left_reg[8]),
        .O(\results_left_reg[11]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \results_left_reg[15]_i_3 
       (.I0(results_left_reg[15]),
        .O(\results_left_reg[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \results_left_reg[15]_i_4 
       (.I0(results_left_reg[14]),
        .O(\results_left_reg[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \results_left_reg[15]_i_5 
       (.I0(results_left_reg[13]),
        .O(\results_left_reg[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \results_left_reg[15]_i_6 
       (.I0(results_left_reg[12]),
        .O(\results_left_reg[15]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \results_left_reg[19]_i_3 
       (.I0(results_left_reg[19]),
        .O(\results_left_reg[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \results_left_reg[19]_i_4 
       (.I0(results_left_reg[18]),
        .O(\results_left_reg[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \results_left_reg[19]_i_5 
       (.I0(results_left_reg[17]),
        .O(\results_left_reg[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \results_left_reg[19]_i_6 
       (.I0(results_left_reg[16]),
        .O(\results_left_reg[19]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \results_left_reg[23]_i_3 
       (.I0(\fsm_state_reg[0]_rep_n_0 ),
        .I1(\fsm_state_reg[1]_rep_n_0 ),
        .O(wo_reg_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \results_left_reg[23]_i_5 
       (.I0(results_left_reg[23]),
        .O(\results_left_reg[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \results_left_reg[23]_i_6 
       (.I0(results_left_reg[22]),
        .O(\results_left_reg[23]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \results_left_reg[23]_i_7 
       (.I0(results_left_reg[21]),
        .O(\results_left_reg[23]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \results_left_reg[23]_i_8 
       (.I0(results_left_reg[20]),
        .O(\results_left_reg[23]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \results_left_reg[3]_i_3 
       (.I0(results_left_reg[3]),
        .O(\results_left_reg[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hF1)) 
    \results_left_reg[3]_i_4 
       (.I0(\use_channels[3]_i_2_n_0 ),
        .I1(\use_channels[3]_i_3_n_0 ),
        .I2(results_left_reg[2]),
        .O(\results_left_reg[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0F1F)) 
    \results_left_reg[3]_i_5 
       (.I0(\use_channels[3]_i_2_n_0 ),
        .I1(\use_channels[3]_i_3_n_0 ),
        .I2(results_left_reg[1]),
        .I3(results_left_reg[2]),
        .O(\results_left_reg[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0F1F)) 
    \results_left_reg[3]_i_6 
       (.I0(\use_channels[3]_i_2_n_0 ),
        .I1(\use_channels[3]_i_3_n_0 ),
        .I2(results_left_reg[0]),
        .I3(results_left_reg[2]),
        .O(\results_left_reg[3]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \results_left_reg[7]_i_3 
       (.I0(results_left_reg[7]),
        .O(\results_left_reg[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \results_left_reg[7]_i_4 
       (.I0(results_left_reg[6]),
        .O(\results_left_reg[7]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \results_left_reg[7]_i_5 
       (.I0(results_left_reg[5]),
        .O(\results_left_reg[7]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \results_left_reg[7]_i_6 
       (.I0(results_left_reg[4]),
        .O(\results_left_reg[7]_i_6_n_0 ));
  FDRE \results_left_reg_reg[0] 
       (.C(fsm_clk),
        .CE(results_exported_reg),
        .D(register_file_n_69),
        .Q(results_left_reg[0]),
        .R(fsm_rst));
  FDRE \results_left_reg_reg[10] 
       (.C(fsm_clk),
        .CE(results_exported_reg),
        .D(register_file_n_59),
        .Q(results_left_reg[10]),
        .R(fsm_rst));
  FDRE \results_left_reg_reg[11] 
       (.C(fsm_clk),
        .CE(results_exported_reg),
        .D(register_file_n_58),
        .Q(results_left_reg[11]),
        .R(fsm_rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \results_left_reg_reg[11]_i_2 
       (.CI(\results_left_reg_reg[7]_i_2_n_0 ),
        .CO({\results_left_reg_reg[11]_i_2_n_0 ,\results_left_reg_reg[11]_i_2_n_1 ,\results_left_reg_reg[11]_i_2_n_2 ,\results_left_reg_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(results_left_reg[11:8]),
        .O(results_left_reg_next[11:8]),
        .S({\results_left_reg[11]_i_3_n_0 ,\results_left_reg[11]_i_4_n_0 ,\results_left_reg[11]_i_5_n_0 ,\results_left_reg[11]_i_6_n_0 }));
  FDRE \results_left_reg_reg[12] 
       (.C(fsm_clk),
        .CE(results_exported_reg),
        .D(register_file_n_57),
        .Q(results_left_reg[12]),
        .R(fsm_rst));
  FDRE \results_left_reg_reg[13] 
       (.C(fsm_clk),
        .CE(results_exported_reg),
        .D(register_file_n_56),
        .Q(results_left_reg[13]),
        .R(fsm_rst));
  FDRE \results_left_reg_reg[14] 
       (.C(fsm_clk),
        .CE(results_exported_reg),
        .D(register_file_n_55),
        .Q(results_left_reg[14]),
        .R(fsm_rst));
  FDRE \results_left_reg_reg[15] 
       (.C(fsm_clk),
        .CE(results_exported_reg),
        .D(register_file_n_54),
        .Q(results_left_reg[15]),
        .R(fsm_rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \results_left_reg_reg[15]_i_2 
       (.CI(\results_left_reg_reg[11]_i_2_n_0 ),
        .CO({\results_left_reg_reg[15]_i_2_n_0 ,\results_left_reg_reg[15]_i_2_n_1 ,\results_left_reg_reg[15]_i_2_n_2 ,\results_left_reg_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(results_left_reg[15:12]),
        .O(results_left_reg_next[15:12]),
        .S({\results_left_reg[15]_i_3_n_0 ,\results_left_reg[15]_i_4_n_0 ,\results_left_reg[15]_i_5_n_0 ,\results_left_reg[15]_i_6_n_0 }));
  FDRE \results_left_reg_reg[16] 
       (.C(fsm_clk),
        .CE(results_exported_reg),
        .D(register_file_n_53),
        .Q(results_left_reg[16]),
        .R(fsm_rst));
  FDRE \results_left_reg_reg[17] 
       (.C(fsm_clk),
        .CE(results_exported_reg),
        .D(register_file_n_52),
        .Q(results_left_reg[17]),
        .R(fsm_rst));
  FDRE \results_left_reg_reg[18] 
       (.C(fsm_clk),
        .CE(results_exported_reg),
        .D(register_file_n_51),
        .Q(results_left_reg[18]),
        .R(fsm_rst));
  FDRE \results_left_reg_reg[19] 
       (.C(fsm_clk),
        .CE(results_exported_reg),
        .D(register_file_n_50),
        .Q(results_left_reg[19]),
        .R(fsm_rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \results_left_reg_reg[19]_i_2 
       (.CI(\results_left_reg_reg[15]_i_2_n_0 ),
        .CO({\results_left_reg_reg[19]_i_2_n_0 ,\results_left_reg_reg[19]_i_2_n_1 ,\results_left_reg_reg[19]_i_2_n_2 ,\results_left_reg_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(results_left_reg[19:16]),
        .O(results_left_reg_next[19:16]),
        .S({\results_left_reg[19]_i_3_n_0 ,\results_left_reg[19]_i_4_n_0 ,\results_left_reg[19]_i_5_n_0 ,\results_left_reg[19]_i_6_n_0 }));
  FDRE \results_left_reg_reg[1] 
       (.C(fsm_clk),
        .CE(results_exported_reg),
        .D(register_file_n_68),
        .Q(results_left_reg[1]),
        .R(fsm_rst));
  FDRE \results_left_reg_reg[20] 
       (.C(fsm_clk),
        .CE(results_exported_reg),
        .D(register_file_n_49),
        .Q(results_left_reg[20]),
        .R(fsm_rst));
  FDRE \results_left_reg_reg[21] 
       (.C(fsm_clk),
        .CE(results_exported_reg),
        .D(register_file_n_48),
        .Q(results_left_reg[21]),
        .R(fsm_rst));
  FDRE \results_left_reg_reg[22] 
       (.C(fsm_clk),
        .CE(results_exported_reg),
        .D(register_file_n_47),
        .Q(results_left_reg[22]),
        .R(fsm_rst));
  FDRE \results_left_reg_reg[23] 
       (.C(fsm_clk),
        .CE(results_exported_reg),
        .D(register_file_n_46),
        .Q(results_left_reg[23]),
        .R(fsm_rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \results_left_reg_reg[23]_i_4 
       (.CI(\results_left_reg_reg[19]_i_2_n_0 ),
        .CO({\NLW_results_left_reg_reg[23]_i_4_CO_UNCONNECTED [3],\results_left_reg_reg[23]_i_4_n_1 ,\results_left_reg_reg[23]_i_4_n_2 ,\results_left_reg_reg[23]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,results_left_reg[22:20]}),
        .O(results_left_reg_next[23:20]),
        .S({\results_left_reg[23]_i_5_n_0 ,\results_left_reg[23]_i_6_n_0 ,\results_left_reg[23]_i_7_n_0 ,\results_left_reg[23]_i_8_n_0 }));
  FDRE \results_left_reg_reg[2] 
       (.C(fsm_clk),
        .CE(results_exported_reg),
        .D(register_file_n_67),
        .Q(results_left_reg[2]),
        .R(fsm_rst));
  FDRE \results_left_reg_reg[3] 
       (.C(fsm_clk),
        .CE(results_exported_reg),
        .D(register_file_n_66),
        .Q(results_left_reg[3]),
        .R(fsm_rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \results_left_reg_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\results_left_reg_reg[3]_i_2_n_0 ,\results_left_reg_reg[3]_i_2_n_1 ,\results_left_reg_reg[3]_i_2_n_2 ,\results_left_reg_reg[3]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI(results_left_reg[3:0]),
        .O(results_left_reg_next[3:0]),
        .S({\results_left_reg[3]_i_3_n_0 ,\results_left_reg[3]_i_4_n_0 ,\results_left_reg[3]_i_5_n_0 ,\results_left_reg[3]_i_6_n_0 }));
  FDRE \results_left_reg_reg[4] 
       (.C(fsm_clk),
        .CE(results_exported_reg),
        .D(register_file_n_65),
        .Q(results_left_reg[4]),
        .R(fsm_rst));
  FDRE \results_left_reg_reg[5] 
       (.C(fsm_clk),
        .CE(results_exported_reg),
        .D(register_file_n_64),
        .Q(results_left_reg[5]),
        .R(fsm_rst));
  FDRE \results_left_reg_reg[6] 
       (.C(fsm_clk),
        .CE(results_exported_reg),
        .D(register_file_n_63),
        .Q(results_left_reg[6]),
        .R(fsm_rst));
  FDRE \results_left_reg_reg[7] 
       (.C(fsm_clk),
        .CE(results_exported_reg),
        .D(register_file_n_62),
        .Q(results_left_reg[7]),
        .R(fsm_rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \results_left_reg_reg[7]_i_2 
       (.CI(\results_left_reg_reg[3]_i_2_n_0 ),
        .CO({\results_left_reg_reg[7]_i_2_n_0 ,\results_left_reg_reg[7]_i_2_n_1 ,\results_left_reg_reg[7]_i_2_n_2 ,\results_left_reg_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(results_left_reg[7:4]),
        .O(results_left_reg_next[7:4]),
        .S({\results_left_reg[7]_i_3_n_0 ,\results_left_reg[7]_i_4_n_0 ,\results_left_reg[7]_i_5_n_0 ,\results_left_reg[7]_i_6_n_0 }));
  FDRE \results_left_reg_reg[8] 
       (.C(fsm_clk),
        .CE(results_exported_reg),
        .D(register_file_n_61),
        .Q(results_left_reg[8]),
        .R(fsm_rst));
  FDRE \results_left_reg_reg[9] 
       (.C(fsm_clk),
        .CE(results_exported_reg),
        .D(register_file_n_60),
        .Q(results_left_reg[9]),
        .R(fsm_rst));
  LUT3 #(
    .INIT(8'hFE)) 
    \rst_pipeline[1]_i_1 
       (.I0(internal_operation_error),
        .I1(fsm_rst),
        .I2(\rst_pipeline_reg[1] ),
        .O(D));
  FDRE \scle_size_reg[0] 
       (.C(fsm_clk),
        .CE(register_file_n_4),
        .D(scle_size_rd[0]),
        .Q(\scle_size_reg[1]_0 [0]),
        .R(fsm_rst));
  FDRE \scle_size_reg[1] 
       (.C(fsm_clk),
        .CE(register_file_n_4),
        .D(scle_size_rd[1]),
        .Q(\scle_size_reg[1]_0 [1]),
        .R(fsm_rst));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \use_channels[0]_i_1 
       (.I0(\use_channels[3]_i_2_n_0 ),
        .I1(\use_channels[3]_i_3_n_0 ),
        .I2(results_left_reg[1]),
        .I3(results_left_reg[0]),
        .I4(results_left_reg[2]),
        .O(\use_channels[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \use_channels[1]_i_1 
       (.I0(\use_channels[3]_i_2_n_0 ),
        .I1(\use_channels[3]_i_3_n_0 ),
        .I2(results_left_reg[2]),
        .I3(results_left_reg[1]),
        .O(\use_channels[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    \use_channels[2]_i_1 
       (.I0(\use_channels[3]_i_2_n_0 ),
        .I1(\use_channels[3]_i_3_n_0 ),
        .I2(results_left_reg[2]),
        .I3(results_left_reg[1]),
        .I4(results_left_reg[0]),
        .O(\use_channels[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \use_channels[3]_i_1 
       (.I0(\use_channels[3]_i_2_n_0 ),
        .I1(\use_channels[3]_i_3_n_0 ),
        .I2(results_left_reg[2]),
        .O(use_channels_next0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \use_channels[3]_i_2 
       (.I0(register_file_n_121),
        .I1(register_file_n_122),
        .I2(register_file_n_119),
        .I3(register_file_n_120),
        .O(\use_channels[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \use_channels[3]_i_3 
       (.I0(results_left_reg[20]),
        .I1(results_left_reg[23]),
        .I2(results_left_reg[9]),
        .I3(results_left_reg[10]),
        .I4(results_left_reg[15]),
        .O(\use_channels[3]_i_3_n_0 ));
  FDRE \use_channels_reg[0] 
       (.C(fsm_clk),
        .CE(register_file_n_37),
        .D(\use_channels[0]_i_1_n_0 ),
        .Q(\use_channels_reg[3]_1 [0]),
        .R(fsm_rst));
  FDRE \use_channels_reg[1] 
       (.C(fsm_clk),
        .CE(register_file_n_37),
        .D(\use_channels[1]_i_1_n_0 ),
        .Q(\use_channels_reg[3]_1 [1]),
        .R(fsm_rst));
  FDRE \use_channels_reg[2] 
       (.C(fsm_clk),
        .CE(register_file_n_37),
        .D(\use_channels[2]_i_1_n_0 ),
        .Q(\use_channels_reg[3]_1 [2]),
        .R(fsm_rst));
  FDRE \use_channels_reg[3] 
       (.C(fsm_clk),
        .CE(register_file_n_37),
        .D(use_channels_next0),
        .Q(\use_channels_reg[3]_1 [3]),
        .R(fsm_rst));
  KanTop_KanAcceleratorWrapper_0_0_Sampler \use_samplers_genblock.peripheral_samplers_genblock[0].sampler_peripheral_op_error_inst 
       (.Q(Q[0]),
        .core_clk(core_clk),
        .fsm_clk(fsm_clk),
        .\fsm_state_reg[1]_rep (\use_samplers_genblock.peripheral_samplers_genblock[0].sampler_peripheral_op_error_inst_n_0 ),
        .\fsm_state_reg[1]_rep_0 (\use_samplers_genblock.peripheral_samplers_genblock[0].sampler_peripheral_op_error_inst_n_2 ),
        .\fsm_state_reg[2] (\fsm_state_reg[1]_rep_n_0 ),
        .locked_reg(\fsm_state_reg[0]_rep_n_0 ),
        .locked_reg_0(fsm_state[2]),
        .operation_busy_reg(peripheral_operation_error_sampled),
        .operation_done_rd(operation_done_rd),
        .sampled_signal_reg_0(\use_samplers_genblock.peripheral_samplers_genblock[0].sampler_peripheral_op_error_inst_n_1 ));
  KanTop_KanAcceleratorWrapper_0_0_Sampler_50 \use_samplers_genblock.peripheral_samplers_genblock[1].sampler_peripheral_op_error_inst 
       (.Q(Q[1]),
        .core_clk(core_clk),
        .fsm_clk(fsm_clk),
        .sampled_signal_reg_0(peripheral_operation_error_sampled[1]));
  KanTop_KanAcceleratorWrapper_0_0_Sampler_51 \use_samplers_genblock.peripheral_samplers_genblock[2].sampler_peripheral_op_error_inst 
       (.Q(Q[2]),
        .core_clk(core_clk),
        .fsm_clk(fsm_clk),
        .sampled_signal_reg_0(peripheral_operation_error_sampled[2]));
  KanTop_KanAcceleratorWrapper_0_0_Sampler_52 \use_samplers_genblock.peripheral_samplers_genblock[3].sampler_peripheral_op_error_inst 
       (.Q(Q[3]),
        .core_clk(core_clk),
        .fsm_clk(fsm_clk),
        .sampled_signal_reg_0(peripheral_operation_error_sampled[3]));
  KanTop_KanAcceleratorWrapper_0_0_Sampler_53 \use_samplers_genblock.sampler_rslt_tlast_inst 
       (.Q(Q[4]),
        .core_clk(core_clk),
        .fsm_clk(fsm_clk),
        .fsm_rst(fsm_rst),
        .fsm_rst_0(\use_samplers_genblock.sampler_rslt_tlast_inst_n_1 ),
        .fsm_rst_1({\use_samplers_genblock.sampler_rslt_tlast_inst_n_2 ,\use_samplers_genblock.sampler_rslt_tlast_inst_n_3 ,\use_samplers_genblock.sampler_rslt_tlast_inst_n_4 ,\use_samplers_genblock.sampler_rslt_tlast_inst_n_5 }),
        .fsm_rst_2({\use_samplers_genblock.sampler_rslt_tlast_inst_n_6 ,\use_samplers_genblock.sampler_rslt_tlast_inst_n_7 ,\use_samplers_genblock.sampler_rslt_tlast_inst_n_8 ,\use_samplers_genblock.sampler_rslt_tlast_inst_n_9 }),
        .fsm_rst_3({\use_samplers_genblock.sampler_rslt_tlast_inst_n_10 ,\use_samplers_genblock.sampler_rslt_tlast_inst_n_11 ,\use_samplers_genblock.sampler_rslt_tlast_inst_n_12 ,\use_samplers_genblock.sampler_rslt_tlast_inst_n_13 }),
        .fsm_rst_4({\use_samplers_genblock.sampler_rslt_tlast_inst_n_14 ,\use_samplers_genblock.sampler_rslt_tlast_inst_n_15 ,\use_samplers_genblock.sampler_rslt_tlast_inst_n_16 ,\use_samplers_genblock.sampler_rslt_tlast_inst_n_17 }),
        .fsm_rst_5({\use_samplers_genblock.sampler_rslt_tlast_inst_n_18 ,\use_samplers_genblock.sampler_rslt_tlast_inst_n_19 ,\use_samplers_genblock.sampler_rslt_tlast_inst_n_20 }),
        .fsm_rst_6({\use_samplers_genblock.sampler_rslt_tlast_inst_n_21 ,\use_samplers_genblock.sampler_rslt_tlast_inst_n_22 ,\use_samplers_genblock.sampler_rslt_tlast_inst_n_23 }),
        .\fsm_state[2]_i_2_0 (register_file_n_120),
        .\fsm_state[2]_i_2_1 (register_file_n_119),
        .\fsm_state[2]_i_2_2 (register_file_n_122),
        .\fsm_state[2]_i_2_3 (register_file_n_121),
        .\fsm_state[2]_i_2_4 (register_file_n_118),
        .\fsm_state[2]_i_4_0 ({results_left_reg[15],results_left_reg[2]}),
        .\fsm_state_reg[0]_rep (\use_samplers_genblock.sampler_rslt_tlast_inst_n_27 ),
        .\fsm_state_reg[1]_rep (\use_samplers_genblock.sampler_rslt_tlast_inst_n_26 ),
        .\mem_reg[10][0] (register_file_n_16),
        .\mem_reg[10][16] (register_file_n_22),
        .\mem_reg[10][24] (register_file_n_11),
        .\mem_reg[10][8] (register_file_n_28),
        .\mem_reg[11][0] (register_file_n_17),
        .\mem_reg[11][16] (register_file_n_23),
        .\mem_reg[11][24] (register_file_n_10),
        .\mem_reg[11][8] (register_file_n_29),
        .\mem_reg[12][0] (register_file_n_18),
        .\mem_reg[12][16] (register_file_n_24),
        .\mem_reg[12][24] (fsm_state[1:0]),
        .\mem_reg[12][24]_0 (register_file_n_9),
        .\mem_reg[12][8] (register_file_n_30),
        .\mem_reg[7][0] (\fsm_state_reg[1]_rep_n_0 ),
        .\mem_reg[7][0]_0 (register_file_n_13),
        .\mem_reg[7][16] (register_file_n_19),
        .\mem_reg[7][31] (register_file_n_32),
        .\mem_reg[7][8] (\fsm_state_reg[0]_rep_n_0 ),
        .\mem_reg[7][8]_0 (register_file_n_25),
        .\mem_reg[8][0] (register_file_n_14),
        .\mem_reg[8][16] (register_file_n_20),
        .\mem_reg[8][8] (register_file_n_26),
        .\mem_reg[9][0] (register_file_n_15),
        .\mem_reg[9][16] (register_file_n_21),
        .\mem_reg[9][24] (register_file_n_12),
        .\mem_reg[9][8] (register_file_n_27),
        .rslt_tlast_sampled(rslt_tlast_sampled),
        .s_axil_ctrl_awaddr(s_axil_ctrl_awaddr),
        .\s_axil_ctrl_awaddr[2]_0 (\use_samplers_genblock.sampler_rslt_tlast_inst_n_25 ),
        .s_axil_ctrl_awaddr_2_sp_1(\use_samplers_genblock.sampler_rslt_tlast_inst_n_24 ));
endmodule

(* ORIG_REF_NAME = "DSPELogic" *) 
module KanTop_KanAcceleratorWrapper_0_0_DSPELogic
   (CEM,
    acc,
    extra_sig_out,
    Q,
    core_clk,
    bypass_add,
    reset_acc,
    acc_reg_reg_0,
    acc_reg_reg_1,
    op1,
    op0,
    extra_sig_in);
  output CEM;
  output [32:0]acc;
  output [0:0]extra_sig_out;
  input [0:0]Q;
  input core_clk;
  input bypass_add;
  input reset_acc;
  input acc_reg_reg_0;
  input acc_reg_reg_1;
  input [15:0]op1;
  input [15:0]op0;
  input [0:0]extra_sig_in;

  wire CEM;
  wire CEP;
  wire [0:0]Q;
  wire [32:0]acc;
  wire acc_reg_reg_0;
  wire acc_reg_reg_1;
  wire bypass_add;
  wire bypass_add_reg_0;
  wire bypass_add_reg_1;
  wire bypass_mlt_reg_0;
  wire core_clk;
  wire [0:0]extra_sig_in;
  wire [0:0]extra_sig_out;
  wire [1:1]extra_sig_reg_0;
  wire [15:0]op0;
  wire [15:0]op1;
  wire reset_acc;
  wire reset_acc_reg_0;
  wire reset_acc_reg_1;
  wire rst_acc;
  wire NLW_acc_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_acc_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_acc_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_acc_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_acc_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_acc_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_acc_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_acc_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_acc_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:33]NLW_acc_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_acc_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    acc_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,op0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_acc_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({op1[15],op1[15],op1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_acc_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_acc_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_acc_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(acc_reg_reg_0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(acc_reg_reg_1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEM),
        .CEP(CEP),
        .CLK(core_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_acc_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,reset_acc_reg_1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_acc_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_acc_reg_reg_P_UNCONNECTED[47:33],acc}),
        .PATTERNBDETECT(NLW_acc_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_acc_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_acc_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(Q),
        .RSTP(rst_acc),
        .UNDERFLOW(NLW_acc_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    acc_reg_reg_i_3__1
       (.I0(bypass_add_reg_1),
        .O(CEP));
  LUT1 #(
    .INIT(2'h1)) 
    acc_reg_reg_i_3__6
       (.I0(bypass_mlt_reg_0),
        .O(CEM));
  LUT2 #(
    .INIT(4'h8)) 
    acc_reg_reg_i_4__2
       (.I0(bypass_add_reg_1),
        .I1(reset_acc_reg_1),
        .O(rst_acc));
  FDSE #(
    .INIT(1'b0)) 
    bypass_add_reg_0_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(bypass_add),
        .Q(bypass_add_reg_0),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    bypass_add_reg_1_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(bypass_add_reg_0),
        .Q(bypass_add_reg_1),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    bypass_mlt_reg_0_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(bypass_mlt_reg_0),
        .S(Q));
  FDRE \extra_sig_reg_0_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(extra_sig_in),
        .Q(extra_sig_reg_0),
        .R(Q));
  FDRE \extra_sig_reg_1_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(extra_sig_reg_0),
        .Q(extra_sig_out),
        .R(Q));
  FDSE #(
    .INIT(1'b0)) 
    reset_acc_reg_0_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(reset_acc),
        .Q(reset_acc_reg_0),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    reset_acc_reg_1_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(reset_acc_reg_0),
        .Q(reset_acc_reg_1),
        .S(Q));
endmodule

(* ORIG_REF_NAME = "DSPELogic" *) 
module KanTop_KanAcceleratorWrapper_0_0_DSPELogic_27
   (acc,
    extra_sig_out,
    Q,
    bypass_add,
    core_clk,
    reset_acc,
    acc_reg_reg_0,
    acc_reg_reg_1,
    CEM,
    op1,
    op0,
    extra_sig_in);
  output [32:0]acc;
  output [0:0]extra_sig_out;
  input [0:0]Q;
  input bypass_add;
  input core_clk;
  input reset_acc;
  input acc_reg_reg_0;
  input acc_reg_reg_1;
  input CEM;
  input [15:0]op1;
  input [15:0]op0;
  input [0:0]extra_sig_in;

  wire CEM;
  wire CEP;
  wire [0:0]Q;
  wire [32:0]acc;
  wire acc_reg_reg_0;
  wire acc_reg_reg_1;
  wire bypass_add;
  wire bypass_add_reg_0;
  wire bypass_add_reg_1;
  wire core_clk;
  wire [0:0]extra_sig_in;
  wire [0:0]extra_sig_out;
  wire [1:1]extra_sig_reg_0;
  wire [15:0]op0;
  wire [15:0]op1;
  wire reset_acc;
  wire reset_acc_reg_0;
  wire reset_acc_reg_1;
  wire rst_acc;
  wire NLW_acc_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_acc_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_acc_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_acc_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_acc_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_acc_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_acc_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_acc_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_acc_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:33]NLW_acc_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_acc_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    acc_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,op0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_acc_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({op1[15],op1[15],op1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_acc_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_acc_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_acc_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(acc_reg_reg_0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(acc_reg_reg_1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEM),
        .CEP(CEP),
        .CLK(core_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_acc_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,reset_acc_reg_1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_acc_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_acc_reg_reg_P_UNCONNECTED[47:33],acc}),
        .PATTERNBDETECT(NLW_acc_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_acc_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_acc_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(Q),
        .RSTP(rst_acc),
        .UNDERFLOW(NLW_acc_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    acc_reg_reg_i_3__0
       (.I0(bypass_add_reg_1),
        .O(CEP));
  LUT2 #(
    .INIT(4'h8)) 
    acc_reg_reg_i_4__1
       (.I0(bypass_add_reg_1),
        .I1(reset_acc_reg_1),
        .O(rst_acc));
  FDSE #(
    .INIT(1'b0)) 
    bypass_add_reg_0_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(bypass_add),
        .Q(bypass_add_reg_0),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    bypass_add_reg_1_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(bypass_add_reg_0),
        .Q(bypass_add_reg_1),
        .S(Q));
  FDRE \extra_sig_reg_0_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(extra_sig_in),
        .Q(extra_sig_reg_0),
        .R(Q));
  FDRE \extra_sig_reg_1_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(extra_sig_reg_0),
        .Q(extra_sig_out),
        .R(Q));
  FDSE #(
    .INIT(1'b0)) 
    reset_acc_reg_0_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(reset_acc),
        .Q(reset_acc_reg_0),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    reset_acc_reg_1_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(reset_acc_reg_0),
        .Q(reset_acc_reg_1),
        .S(Q));
endmodule

(* ORIG_REF_NAME = "DSPELogic" *) 
module KanTop_KanAcceleratorWrapper_0_0_DSPELogic_32
   (acc,
    extra_sig_out,
    Q,
    bypass_add,
    core_clk,
    reset_acc,
    acc_reg_reg_0,
    acc_reg_reg_1,
    CEM,
    op1,
    op0,
    extra_sig_in);
  output [32:0]acc;
  output [0:0]extra_sig_out;
  input [0:0]Q;
  input bypass_add;
  input core_clk;
  input reset_acc;
  input [0:0]acc_reg_reg_0;
  input acc_reg_reg_1;
  input CEM;
  input [15:0]op1;
  input [15:0]op0;
  input [0:0]extra_sig_in;

  wire CEM;
  wire CEP;
  wire [0:0]Q;
  wire [32:0]acc;
  wire [0:0]acc_reg_reg_0;
  wire acc_reg_reg_1;
  wire bypass_add;
  wire bypass_add_reg_0;
  wire bypass_add_reg_1;
  wire core_clk;
  wire [0:0]extra_sig_in;
  wire [0:0]extra_sig_out;
  wire [1:1]extra_sig_reg_0;
  wire [15:0]op0;
  wire [15:0]op1;
  wire reset_acc;
  wire reset_acc_reg_0;
  wire reset_acc_reg_1;
  wire rst_acc;
  wire NLW_acc_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_acc_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_acc_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_acc_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_acc_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_acc_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_acc_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_acc_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_acc_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:33]NLW_acc_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_acc_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    acc_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,op0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_acc_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({op1[15],op1[15],op1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_acc_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_acc_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_acc_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(acc_reg_reg_0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(acc_reg_reg_1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEM),
        .CEP(CEP),
        .CLK(core_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_acc_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,reset_acc_reg_1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_acc_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_acc_reg_reg_P_UNCONNECTED[47:33],acc}),
        .PATTERNBDETECT(NLW_acc_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_acc_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_acc_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(Q),
        .RSTP(rst_acc),
        .UNDERFLOW(NLW_acc_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    acc_reg_reg_i_3
       (.I0(bypass_add_reg_1),
        .O(CEP));
  LUT2 #(
    .INIT(4'h8)) 
    acc_reg_reg_i_4__0
       (.I0(bypass_add_reg_1),
        .I1(reset_acc_reg_1),
        .O(rst_acc));
  FDSE #(
    .INIT(1'b0)) 
    bypass_add_reg_0_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(bypass_add),
        .Q(bypass_add_reg_0),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    bypass_add_reg_1_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(bypass_add_reg_0),
        .Q(bypass_add_reg_1),
        .S(Q));
  FDRE \extra_sig_reg_0_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(extra_sig_in),
        .Q(extra_sig_reg_0),
        .R(Q));
  FDRE \extra_sig_reg_1_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(extra_sig_reg_0),
        .Q(extra_sig_out),
        .R(Q));
  FDSE #(
    .INIT(1'b0)) 
    reset_acc_reg_0_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(reset_acc),
        .Q(reset_acc_reg_0),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    reset_acc_reg_1_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(reset_acc_reg_0),
        .Q(reset_acc_reg_1),
        .S(Q));
endmodule

(* ORIG_REF_NAME = "DSPELogic" *) 
module KanTop_KanAcceleratorWrapper_0_0_DSPELogic_37
   (acc,
    extra_sig_out,
    Q,
    bypass_add,
    core_clk,
    reset_acc,
    acc_reg_reg_0,
    acc_reg_reg_1,
    CEM,
    op1,
    op0,
    extra_sig_in);
  output [32:0]acc;
  output [0:0]extra_sig_out;
  input [0:0]Q;
  input bypass_add;
  input core_clk;
  input reset_acc;
  input acc_reg_reg_0;
  input acc_reg_reg_1;
  input CEM;
  input [15:0]op1;
  input [15:0]op0;
  input [0:0]extra_sig_in;

  wire CEM;
  wire CEP;
  wire [0:0]Q;
  wire [32:0]acc;
  wire acc_reg_reg_0;
  wire acc_reg_reg_1;
  wire bypass_add;
  wire bypass_add_reg_0;
  wire bypass_add_reg_1;
  wire core_clk;
  wire [0:0]extra_sig_in;
  wire [0:0]extra_sig_out;
  wire [1:1]extra_sig_reg_0;
  wire [15:0]op0;
  wire [15:0]op1;
  wire reset_acc;
  wire reset_acc_reg_0;
  wire reset_acc_reg_1;
  wire rst_acc;
  wire NLW_acc_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_acc_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_acc_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_acc_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_acc_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_acc_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_acc_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_acc_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_acc_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:33]NLW_acc_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_acc_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    acc_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,op0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_acc_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({op1[15],op1[15],op1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_acc_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_acc_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_acc_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(acc_reg_reg_0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(acc_reg_reg_1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEM),
        .CEP(CEP),
        .CLK(core_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_acc_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,reset_acc_reg_1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_acc_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_acc_reg_reg_P_UNCONNECTED[47:33],acc}),
        .PATTERNBDETECT(NLW_acc_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_acc_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_acc_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(Q),
        .RSTP(rst_acc),
        .UNDERFLOW(NLW_acc_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    acc_reg_reg_i_4
       (.I0(bypass_add_reg_1),
        .O(CEP));
  LUT2 #(
    .INIT(4'h8)) 
    acc_reg_reg_i_5
       (.I0(bypass_add_reg_1),
        .I1(reset_acc_reg_1),
        .O(rst_acc));
  FDSE #(
    .INIT(1'b0)) 
    bypass_add_reg_0_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(bypass_add),
        .Q(bypass_add_reg_0),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    bypass_add_reg_1_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(bypass_add_reg_0),
        .Q(bypass_add_reg_1),
        .S(Q));
  FDRE \extra_sig_reg_0_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(extra_sig_in),
        .Q(extra_sig_reg_0),
        .R(Q));
  FDRE \extra_sig_reg_1_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(extra_sig_reg_0),
        .Q(extra_sig_out),
        .R(Q));
  FDSE #(
    .INIT(1'b0)) 
    reset_acc_reg_0_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(reset_acc),
        .Q(reset_acc_reg_0),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    reset_acc_reg_1_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(reset_acc_reg_0),
        .Q(reset_acc_reg_1),
        .S(Q));
endmodule

(* ORIG_REF_NAME = "DSPELogic" *) 
module KanTop_KanAcceleratorWrapper_0_0_DSPELogic__parameterized0
   (CEA2,
    \extra_sig_reg_1_reg[1]_0 ,
    \extra_sig_reg_1_reg[1]_1 ,
    int_buf_rslt_s_axis_tdata,
    Q,
    bypass_add,
    core_clk,
    acc_res,
    reset_acc,
    acc_reg_reg_0,
    acc_reg_reg_1,
    acc_reg_reg_2,
    CEM,
    op1,
    op0,
    extra_sig_in,
    m_axis_tvalid_reg_reg,
    op2);
  output CEA2;
  output \extra_sig_reg_1_reg[1]_0 ;
  output \extra_sig_reg_1_reg[1]_1 ;
  output [11:0]int_buf_rslt_s_axis_tdata;
  input [0:0]Q;
  input bypass_add;
  input core_clk;
  input acc_res;
  input reset_acc;
  input acc_reg_reg_0;
  input acc_reg_reg_1;
  input acc_reg_reg_2;
  input CEM;
  input [15:0]op1;
  input [15:0]op0;
  input [0:0]extra_sig_in;
  input m_axis_tvalid_reg_reg;
  input [32:0]op2;

  wire CEA2;
  wire CEM;
  wire [0:0]Q;
  wire acc_reg_reg_0;
  wire acc_reg_reg_1;
  wire acc_reg_reg_2;
  wire acc_reg_reg_n_106;
  wire acc_reg_reg_n_107;
  wire acc_reg_reg_n_108;
  wire acc_reg_reg_n_109;
  wire acc_reg_reg_n_110;
  wire acc_reg_reg_n_111;
  wire acc_reg_reg_n_112;
  wire acc_reg_reg_n_113;
  wire acc_reg_reg_n_114;
  wire acc_reg_reg_n_115;
  wire acc_reg_reg_n_116;
  wire acc_reg_reg_n_117;
  wire acc_reg_reg_n_118;
  wire acc_reg_reg_n_119;
  wire acc_reg_reg_n_120;
  wire acc_reg_reg_n_121;
  wire acc_reg_reg_n_122;
  wire acc_reg_reg_n_123;
  wire acc_reg_reg_n_124;
  wire acc_reg_reg_n_125;
  wire acc_reg_reg_n_126;
  wire acc_reg_reg_n_127;
  wire acc_reg_reg_n_128;
  wire acc_reg_reg_n_129;
  wire acc_reg_reg_n_130;
  wire acc_reg_reg_n_131;
  wire acc_reg_reg_n_132;
  wire acc_reg_reg_n_133;
  wire acc_reg_reg_n_134;
  wire acc_reg_reg_n_135;
  wire acc_reg_reg_n_136;
  wire acc_reg_reg_n_137;
  wire acc_reg_reg_n_138;
  wire acc_reg_reg_n_139;
  wire acc_reg_reg_n_140;
  wire acc_reg_reg_n_141;
  wire acc_reg_reg_n_142;
  wire acc_reg_reg_n_143;
  wire acc_reg_reg_n_144;
  wire acc_reg_reg_n_145;
  wire acc_reg_reg_n_146;
  wire acc_reg_reg_n_147;
  wire acc_reg_reg_n_148;
  wire acc_reg_reg_n_149;
  wire acc_reg_reg_n_150;
  wire acc_reg_reg_n_151;
  wire acc_reg_reg_n_152;
  wire acc_reg_reg_n_153;
  wire acc_res;
  wire \accumulate_genblock.psum_load ;
  wire \accumulate_genblock.psum_load_i_1__2_n_0 ;
  wire \accumulate_genblock.psum_reg_i_1__2_n_0 ;
  wire \accumulate_genblock.psum_reg_i_2__2_n_0 ;
  wire \accumulate_genblock.psum_reg_n_100 ;
  wire \accumulate_genblock.psum_reg_n_101 ;
  wire \accumulate_genblock.psum_reg_n_102 ;
  wire \accumulate_genblock.psum_reg_n_103 ;
  wire \accumulate_genblock.psum_reg_n_104 ;
  wire \accumulate_genblock.psum_reg_n_105 ;
  wire \accumulate_genblock.psum_reg_n_85 ;
  wire \accumulate_genblock.psum_reg_n_86 ;
  wire \accumulate_genblock.psum_reg_n_87 ;
  wire \accumulate_genblock.psum_reg_n_88 ;
  wire \accumulate_genblock.psum_reg_n_89 ;
  wire \accumulate_genblock.psum_reg_n_90 ;
  wire \accumulate_genblock.psum_reg_n_91 ;
  wire \accumulate_genblock.psum_reg_n_92 ;
  wire \accumulate_genblock.psum_reg_n_93 ;
  wire \accumulate_genblock.psum_reg_n_94 ;
  wire \accumulate_genblock.psum_reg_n_95 ;
  wire \accumulate_genblock.psum_reg_n_96 ;
  wire \accumulate_genblock.psum_reg_n_97 ;
  wire \accumulate_genblock.psum_reg_n_98 ;
  wire \accumulate_genblock.psum_reg_n_99 ;
  wire bypass_add;
  wire bypass_add_reg_0;
  wire bypass_add_reg_1;
  wire bypass_mlt_reg_1;
  wire ce_acc;
  wire core_clk;
  wire [0:0]extra_sig_in;
  wire [1:1]extra_sig_reg_0;
  wire \extra_sig_reg_1_reg[1]_0 ;
  wire \extra_sig_reg_1_reg[1]_1 ;
  wire [11:0]int_buf_rslt_s_axis_tdata;
  wire m_axis_tvalid_reg_reg;
  wire [15:0]op0;
  wire [15:0]op1;
  wire [32:0]op2;
  wire [32:21]partial_sum_reg;
  wire reset_acc;
  wire reset_acc_reg_0;
  wire reset_acc_reg_1;
  wire rst_acc;
  wire NLW_acc_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_acc_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_acc_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_acc_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_acc_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_acc_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_acc_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_acc_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_acc_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_acc_reg_reg_P_UNCONNECTED;
  wire \NLW_accumulate_genblock.psum_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_accumulate_genblock.psum_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_accumulate_genblock.psum_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_accumulate_genblock.psum_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_accumulate_genblock.psum_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_accumulate_genblock.psum_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_accumulate_genblock.psum_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_accumulate_genblock.psum_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_accumulate_genblock.psum_reg_CARRYOUT_UNCONNECTED ;
  wire [47:33]\NLW_accumulate_genblock.psum_reg_P_UNCONNECTED ;
  wire [47:0]\NLW_accumulate_genblock.psum_reg_PCOUT_UNCONNECTED ;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    acc_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,op0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_acc_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({op1[15],op1[15],op1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_acc_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_acc_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_acc_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(acc_reg_reg_0),
        .CEA2(acc_reg_reg_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(acc_reg_reg_2),
        .CEB2(acc_reg_reg_1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEM),
        .CEP(ce_acc),
        .CLK(core_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_acc_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,reset_acc_reg_1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_acc_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_acc_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_acc_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_acc_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({acc_reg_reg_n_106,acc_reg_reg_n_107,acc_reg_reg_n_108,acc_reg_reg_n_109,acc_reg_reg_n_110,acc_reg_reg_n_111,acc_reg_reg_n_112,acc_reg_reg_n_113,acc_reg_reg_n_114,acc_reg_reg_n_115,acc_reg_reg_n_116,acc_reg_reg_n_117,acc_reg_reg_n_118,acc_reg_reg_n_119,acc_reg_reg_n_120,acc_reg_reg_n_121,acc_reg_reg_n_122,acc_reg_reg_n_123,acc_reg_reg_n_124,acc_reg_reg_n_125,acc_reg_reg_n_126,acc_reg_reg_n_127,acc_reg_reg_n_128,acc_reg_reg_n_129,acc_reg_reg_n_130,acc_reg_reg_n_131,acc_reg_reg_n_132,acc_reg_reg_n_133,acc_reg_reg_n_134,acc_reg_reg_n_135,acc_reg_reg_n_136,acc_reg_reg_n_137,acc_reg_reg_n_138,acc_reg_reg_n_139,acc_reg_reg_n_140,acc_reg_reg_n_141,acc_reg_reg_n_142,acc_reg_reg_n_143,acc_reg_reg_n_144,acc_reg_reg_n_145,acc_reg_reg_n_146,acc_reg_reg_n_147,acc_reg_reg_n_148,acc_reg_reg_n_149,acc_reg_reg_n_150,acc_reg_reg_n_151,acc_reg_reg_n_152,acc_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(Q),
        .RSTP(rst_acc),
        .UNDERFLOW(NLW_acc_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    acc_reg_reg_i_5__3
       (.I0(bypass_add_reg_1),
        .O(ce_acc));
  LUT2 #(
    .INIT(4'h8)) 
    acc_reg_reg_i_6__2
       (.I0(bypass_add_reg_1),
        .I1(reset_acc_reg_1),
        .O(rst_acc));
  LUT2 #(
    .INIT(4'h1)) 
    \accumulate_genblock.psum_load_i_1__2 
       (.I0(bypass_add_reg_1),
        .I1(bypass_mlt_reg_1),
        .O(\accumulate_genblock.psum_load_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \accumulate_genblock.psum_load_reg 
       (.C(core_clk),
        .CE(1'b1),
        .D(\accumulate_genblock.psum_load_i_1__2_n_0 ),
        .Q(\accumulate_genblock.psum_load ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \accumulate_genblock.psum_reg 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,op2[32:18]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_accumulate_genblock.psum_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(op2[17:0]),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_accumulate_genblock.psum_reg_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_accumulate_genblock.psum_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_accumulate_genblock.psum_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEA2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(\accumulate_genblock.psum_reg_i_1__2_n_0 ),
        .CLK(core_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_accumulate_genblock.psum_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,\accumulate_genblock.psum_reg_i_2__2_n_0 ,\accumulate_genblock.psum_load ,1'b0,1'b0,ce_acc,ce_acc}),
        .OVERFLOW(\NLW_accumulate_genblock.psum_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_accumulate_genblock.psum_reg_P_UNCONNECTED [47:33],partial_sum_reg,\accumulate_genblock.psum_reg_n_85 ,\accumulate_genblock.psum_reg_n_86 ,\accumulate_genblock.psum_reg_n_87 ,\accumulate_genblock.psum_reg_n_88 ,\accumulate_genblock.psum_reg_n_89 ,\accumulate_genblock.psum_reg_n_90 ,\accumulate_genblock.psum_reg_n_91 ,\accumulate_genblock.psum_reg_n_92 ,\accumulate_genblock.psum_reg_n_93 ,\accumulate_genblock.psum_reg_n_94 ,\accumulate_genblock.psum_reg_n_95 ,\accumulate_genblock.psum_reg_n_96 ,\accumulate_genblock.psum_reg_n_97 ,\accumulate_genblock.psum_reg_n_98 ,\accumulate_genblock.psum_reg_n_99 ,\accumulate_genblock.psum_reg_n_100 ,\accumulate_genblock.psum_reg_n_101 ,\accumulate_genblock.psum_reg_n_102 ,\accumulate_genblock.psum_reg_n_103 ,\accumulate_genblock.psum_reg_n_104 ,\accumulate_genblock.psum_reg_n_105 }),
        .PATTERNBDETECT(\NLW_accumulate_genblock.psum_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_accumulate_genblock.psum_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({acc_reg_reg_n_106,acc_reg_reg_n_107,acc_reg_reg_n_108,acc_reg_reg_n_109,acc_reg_reg_n_110,acc_reg_reg_n_111,acc_reg_reg_n_112,acc_reg_reg_n_113,acc_reg_reg_n_114,acc_reg_reg_n_115,acc_reg_reg_n_116,acc_reg_reg_n_117,acc_reg_reg_n_118,acc_reg_reg_n_119,acc_reg_reg_n_120,acc_reg_reg_n_121,acc_reg_reg_n_122,acc_reg_reg_n_123,acc_reg_reg_n_124,acc_reg_reg_n_125,acc_reg_reg_n_126,acc_reg_reg_n_127,acc_reg_reg_n_128,acc_reg_reg_n_129,acc_reg_reg_n_130,acc_reg_reg_n_131,acc_reg_reg_n_132,acc_reg_reg_n_133,acc_reg_reg_n_134,acc_reg_reg_n_135,acc_reg_reg_n_136,acc_reg_reg_n_137,acc_reg_reg_n_138,acc_reg_reg_n_139,acc_reg_reg_n_140,acc_reg_reg_n_141,acc_reg_reg_n_142,acc_reg_reg_n_143,acc_reg_reg_n_144,acc_reg_reg_n_145,acc_reg_reg_n_146,acc_reg_reg_n_147,acc_reg_reg_n_148,acc_reg_reg_n_149,acc_reg_reg_n_150,acc_reg_reg_n_151,acc_reg_reg_n_152,acc_reg_reg_n_153}),
        .PCOUT(\NLW_accumulate_genblock.psum_reg_PCOUT_UNCONNECTED [47:0]),
        .RSTA(Q),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(Q),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(rst_acc),
        .UNDERFLOW(\NLW_accumulate_genblock.psum_reg_UNDERFLOW_UNCONNECTED ));
  LUT2 #(
    .INIT(4'hB)) 
    \accumulate_genblock.psum_reg_i_1__2 
       (.I0(\accumulate_genblock.psum_load ),
        .I1(bypass_add_reg_1),
        .O(\accumulate_genblock.psum_reg_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \accumulate_genblock.psum_reg_i_2__2 
       (.I0(\accumulate_genblock.psum_load ),
        .O(\accumulate_genblock.psum_reg_i_2__2_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    bypass_add_reg_0_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(bypass_add),
        .Q(bypass_add_reg_0),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    bypass_add_reg_1_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(bypass_add_reg_0),
        .Q(bypass_add_reg_1),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    bypass_mlt_reg_0_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(acc_res),
        .Q(CEA2),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    bypass_mlt_reg_1_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(CEA2),
        .Q(bypass_mlt_reg_1),
        .S(Q));
  FDRE \extra_sig_reg_0_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(extra_sig_in),
        .Q(extra_sig_reg_0),
        .R(Q));
  FDRE \extra_sig_reg_1_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(extra_sig_reg_0),
        .Q(\extra_sig_reg_1_reg[1]_0 ),
        .R(Q));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_tdata_reg[0]_i_1__20 
       (.I0(partial_sum_reg[21]),
        .I1(\extra_sig_reg_1_reg[1]_0 ),
        .I2(op2[21]),
        .O(int_buf_rslt_s_axis_tdata[0]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_tdata_reg[10]_i_1__20 
       (.I0(partial_sum_reg[31]),
        .I1(\extra_sig_reg_1_reg[1]_0 ),
        .I2(op2[31]),
        .O(int_buf_rslt_s_axis_tdata[10]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_tdata_reg[13]_i_1__20 
       (.I0(partial_sum_reg[32]),
        .I1(\extra_sig_reg_1_reg[1]_0 ),
        .I2(op2[32]),
        .O(int_buf_rslt_s_axis_tdata[11]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_tdata_reg[1]_i_1__20 
       (.I0(partial_sum_reg[22]),
        .I1(\extra_sig_reg_1_reg[1]_0 ),
        .I2(op2[22]),
        .O(int_buf_rslt_s_axis_tdata[1]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_tdata_reg[2]_i_1__20 
       (.I0(partial_sum_reg[23]),
        .I1(\extra_sig_reg_1_reg[1]_0 ),
        .I2(op2[23]),
        .O(int_buf_rslt_s_axis_tdata[2]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_tdata_reg[3]_i_1__20 
       (.I0(partial_sum_reg[24]),
        .I1(\extra_sig_reg_1_reg[1]_0 ),
        .I2(op2[24]),
        .O(int_buf_rslt_s_axis_tdata[3]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_tdata_reg[4]_i_1__20 
       (.I0(partial_sum_reg[25]),
        .I1(\extra_sig_reg_1_reg[1]_0 ),
        .I2(op2[25]),
        .O(int_buf_rslt_s_axis_tdata[4]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_tdata_reg[5]_i_1__20 
       (.I0(partial_sum_reg[26]),
        .I1(\extra_sig_reg_1_reg[1]_0 ),
        .I2(op2[26]),
        .O(int_buf_rslt_s_axis_tdata[5]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_tdata_reg[6]_i_1__20 
       (.I0(partial_sum_reg[27]),
        .I1(\extra_sig_reg_1_reg[1]_0 ),
        .I2(op2[27]),
        .O(int_buf_rslt_s_axis_tdata[6]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_tdata_reg[7]_i_1__20 
       (.I0(partial_sum_reg[28]),
        .I1(\extra_sig_reg_1_reg[1]_0 ),
        .I2(op2[28]),
        .O(int_buf_rslt_s_axis_tdata[7]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_tdata_reg[8]_i_1__20 
       (.I0(partial_sum_reg[29]),
        .I1(\extra_sig_reg_1_reg[1]_0 ),
        .I2(op2[29]),
        .O(int_buf_rslt_s_axis_tdata[8]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_tdata_reg[9]_i_1__20 
       (.I0(partial_sum_reg[30]),
        .I1(\extra_sig_reg_1_reg[1]_0 ),
        .I2(op2[30]),
        .O(int_buf_rslt_s_axis_tdata[9]));
  FDSE #(
    .INIT(1'b0)) 
    reset_acc_reg_0_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(reset_acc),
        .Q(reset_acc_reg_0),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    reset_acc_reg_1_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(reset_acc_reg_0),
        .Q(reset_acc_reg_1),
        .S(Q));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT2 #(
    .INIT(4'hB)) 
    s_axis_tready_reg_i_3__8
       (.I0(\extra_sig_reg_1_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg),
        .O(\extra_sig_reg_1_reg[1]_1 ));
endmodule

(* ORIG_REF_NAME = "DSPELogic" *) 
module KanTop_KanAcceleratorWrapper_0_0_DSPELogic__parameterized0_12
   (CEA2,
    \extra_sig_reg_1_reg[1]_0 ,
    \extra_sig_reg_1_reg[1]_1 ,
    int_buf_rslt_s_axis_tdata,
    Q,
    bypass_add,
    core_clk,
    acc_res,
    reset_acc,
    acc_reg_reg_0,
    acc_reg_reg_1,
    acc_reg_reg_2,
    CEM,
    op1,
    op0,
    extra_sig_in,
    m_axis_tvalid_reg_reg,
    op2);
  output CEA2;
  output \extra_sig_reg_1_reg[1]_0 ;
  output \extra_sig_reg_1_reg[1]_1 ;
  output [11:0]int_buf_rslt_s_axis_tdata;
  input [0:0]Q;
  input bypass_add;
  input core_clk;
  input acc_res;
  input reset_acc;
  input [0:0]acc_reg_reg_0;
  input acc_reg_reg_1;
  input acc_reg_reg_2;
  input CEM;
  input [15:0]op1;
  input [15:0]op0;
  input [0:0]extra_sig_in;
  input m_axis_tvalid_reg_reg;
  input [32:0]op2;

  wire CEA2;
  wire CEM;
  wire [0:0]Q;
  wire [0:0]acc_reg_reg_0;
  wire acc_reg_reg_1;
  wire acc_reg_reg_2;
  wire acc_reg_reg_n_106;
  wire acc_reg_reg_n_107;
  wire acc_reg_reg_n_108;
  wire acc_reg_reg_n_109;
  wire acc_reg_reg_n_110;
  wire acc_reg_reg_n_111;
  wire acc_reg_reg_n_112;
  wire acc_reg_reg_n_113;
  wire acc_reg_reg_n_114;
  wire acc_reg_reg_n_115;
  wire acc_reg_reg_n_116;
  wire acc_reg_reg_n_117;
  wire acc_reg_reg_n_118;
  wire acc_reg_reg_n_119;
  wire acc_reg_reg_n_120;
  wire acc_reg_reg_n_121;
  wire acc_reg_reg_n_122;
  wire acc_reg_reg_n_123;
  wire acc_reg_reg_n_124;
  wire acc_reg_reg_n_125;
  wire acc_reg_reg_n_126;
  wire acc_reg_reg_n_127;
  wire acc_reg_reg_n_128;
  wire acc_reg_reg_n_129;
  wire acc_reg_reg_n_130;
  wire acc_reg_reg_n_131;
  wire acc_reg_reg_n_132;
  wire acc_reg_reg_n_133;
  wire acc_reg_reg_n_134;
  wire acc_reg_reg_n_135;
  wire acc_reg_reg_n_136;
  wire acc_reg_reg_n_137;
  wire acc_reg_reg_n_138;
  wire acc_reg_reg_n_139;
  wire acc_reg_reg_n_140;
  wire acc_reg_reg_n_141;
  wire acc_reg_reg_n_142;
  wire acc_reg_reg_n_143;
  wire acc_reg_reg_n_144;
  wire acc_reg_reg_n_145;
  wire acc_reg_reg_n_146;
  wire acc_reg_reg_n_147;
  wire acc_reg_reg_n_148;
  wire acc_reg_reg_n_149;
  wire acc_reg_reg_n_150;
  wire acc_reg_reg_n_151;
  wire acc_reg_reg_n_152;
  wire acc_reg_reg_n_153;
  wire acc_res;
  wire \accumulate_genblock.psum_load ;
  wire \accumulate_genblock.psum_load_i_1__1_n_0 ;
  wire \accumulate_genblock.psum_reg_i_1__1_n_0 ;
  wire \accumulate_genblock.psum_reg_i_2__1_n_0 ;
  wire \accumulate_genblock.psum_reg_n_100 ;
  wire \accumulate_genblock.psum_reg_n_101 ;
  wire \accumulate_genblock.psum_reg_n_102 ;
  wire \accumulate_genblock.psum_reg_n_103 ;
  wire \accumulate_genblock.psum_reg_n_104 ;
  wire \accumulate_genblock.psum_reg_n_105 ;
  wire \accumulate_genblock.psum_reg_n_85 ;
  wire \accumulate_genblock.psum_reg_n_86 ;
  wire \accumulate_genblock.psum_reg_n_87 ;
  wire \accumulate_genblock.psum_reg_n_88 ;
  wire \accumulate_genblock.psum_reg_n_89 ;
  wire \accumulate_genblock.psum_reg_n_90 ;
  wire \accumulate_genblock.psum_reg_n_91 ;
  wire \accumulate_genblock.psum_reg_n_92 ;
  wire \accumulate_genblock.psum_reg_n_93 ;
  wire \accumulate_genblock.psum_reg_n_94 ;
  wire \accumulate_genblock.psum_reg_n_95 ;
  wire \accumulate_genblock.psum_reg_n_96 ;
  wire \accumulate_genblock.psum_reg_n_97 ;
  wire \accumulate_genblock.psum_reg_n_98 ;
  wire \accumulate_genblock.psum_reg_n_99 ;
  wire bypass_add;
  wire bypass_add_reg_0;
  wire bypass_add_reg_1;
  wire bypass_mlt_reg_1;
  wire ce_acc;
  wire core_clk;
  wire [0:0]extra_sig_in;
  wire [1:1]extra_sig_reg_0;
  wire \extra_sig_reg_1_reg[1]_0 ;
  wire \extra_sig_reg_1_reg[1]_1 ;
  wire [11:0]int_buf_rslt_s_axis_tdata;
  wire m_axis_tvalid_reg_reg;
  wire [15:0]op0;
  wire [15:0]op1;
  wire [32:0]op2;
  wire [32:21]partial_sum_reg;
  wire reset_acc;
  wire reset_acc_reg_0;
  wire reset_acc_reg_1;
  wire rst_acc;
  wire NLW_acc_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_acc_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_acc_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_acc_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_acc_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_acc_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_acc_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_acc_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_acc_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_acc_reg_reg_P_UNCONNECTED;
  wire \NLW_accumulate_genblock.psum_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_accumulate_genblock.psum_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_accumulate_genblock.psum_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_accumulate_genblock.psum_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_accumulate_genblock.psum_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_accumulate_genblock.psum_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_accumulate_genblock.psum_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_accumulate_genblock.psum_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_accumulate_genblock.psum_reg_CARRYOUT_UNCONNECTED ;
  wire [47:33]\NLW_accumulate_genblock.psum_reg_P_UNCONNECTED ;
  wire [47:0]\NLW_accumulate_genblock.psum_reg_PCOUT_UNCONNECTED ;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    acc_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,op0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_acc_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({op1[15],op1[15],op1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_acc_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_acc_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_acc_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(acc_reg_reg_0),
        .CEA2(acc_reg_reg_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(acc_reg_reg_2),
        .CEB2(acc_reg_reg_1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEM),
        .CEP(ce_acc),
        .CLK(core_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_acc_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,reset_acc_reg_1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_acc_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_acc_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_acc_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_acc_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({acc_reg_reg_n_106,acc_reg_reg_n_107,acc_reg_reg_n_108,acc_reg_reg_n_109,acc_reg_reg_n_110,acc_reg_reg_n_111,acc_reg_reg_n_112,acc_reg_reg_n_113,acc_reg_reg_n_114,acc_reg_reg_n_115,acc_reg_reg_n_116,acc_reg_reg_n_117,acc_reg_reg_n_118,acc_reg_reg_n_119,acc_reg_reg_n_120,acc_reg_reg_n_121,acc_reg_reg_n_122,acc_reg_reg_n_123,acc_reg_reg_n_124,acc_reg_reg_n_125,acc_reg_reg_n_126,acc_reg_reg_n_127,acc_reg_reg_n_128,acc_reg_reg_n_129,acc_reg_reg_n_130,acc_reg_reg_n_131,acc_reg_reg_n_132,acc_reg_reg_n_133,acc_reg_reg_n_134,acc_reg_reg_n_135,acc_reg_reg_n_136,acc_reg_reg_n_137,acc_reg_reg_n_138,acc_reg_reg_n_139,acc_reg_reg_n_140,acc_reg_reg_n_141,acc_reg_reg_n_142,acc_reg_reg_n_143,acc_reg_reg_n_144,acc_reg_reg_n_145,acc_reg_reg_n_146,acc_reg_reg_n_147,acc_reg_reg_n_148,acc_reg_reg_n_149,acc_reg_reg_n_150,acc_reg_reg_n_151,acc_reg_reg_n_152,acc_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(Q),
        .RSTP(rst_acc),
        .UNDERFLOW(NLW_acc_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    acc_reg_reg_i_5__2
       (.I0(bypass_add_reg_1),
        .O(ce_acc));
  LUT2 #(
    .INIT(4'h8)) 
    acc_reg_reg_i_6__1
       (.I0(bypass_add_reg_1),
        .I1(reset_acc_reg_1),
        .O(rst_acc));
  LUT2 #(
    .INIT(4'h1)) 
    \accumulate_genblock.psum_load_i_1__1 
       (.I0(bypass_add_reg_1),
        .I1(bypass_mlt_reg_1),
        .O(\accumulate_genblock.psum_load_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \accumulate_genblock.psum_load_reg 
       (.C(core_clk),
        .CE(1'b1),
        .D(\accumulate_genblock.psum_load_i_1__1_n_0 ),
        .Q(\accumulate_genblock.psum_load ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \accumulate_genblock.psum_reg 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,op2[32:18]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_accumulate_genblock.psum_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(op2[17:0]),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_accumulate_genblock.psum_reg_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_accumulate_genblock.psum_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_accumulate_genblock.psum_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEA2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(\accumulate_genblock.psum_reg_i_1__1_n_0 ),
        .CLK(core_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_accumulate_genblock.psum_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,\accumulate_genblock.psum_reg_i_2__1_n_0 ,\accumulate_genblock.psum_load ,1'b0,1'b0,ce_acc,ce_acc}),
        .OVERFLOW(\NLW_accumulate_genblock.psum_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_accumulate_genblock.psum_reg_P_UNCONNECTED [47:33],partial_sum_reg,\accumulate_genblock.psum_reg_n_85 ,\accumulate_genblock.psum_reg_n_86 ,\accumulate_genblock.psum_reg_n_87 ,\accumulate_genblock.psum_reg_n_88 ,\accumulate_genblock.psum_reg_n_89 ,\accumulate_genblock.psum_reg_n_90 ,\accumulate_genblock.psum_reg_n_91 ,\accumulate_genblock.psum_reg_n_92 ,\accumulate_genblock.psum_reg_n_93 ,\accumulate_genblock.psum_reg_n_94 ,\accumulate_genblock.psum_reg_n_95 ,\accumulate_genblock.psum_reg_n_96 ,\accumulate_genblock.psum_reg_n_97 ,\accumulate_genblock.psum_reg_n_98 ,\accumulate_genblock.psum_reg_n_99 ,\accumulate_genblock.psum_reg_n_100 ,\accumulate_genblock.psum_reg_n_101 ,\accumulate_genblock.psum_reg_n_102 ,\accumulate_genblock.psum_reg_n_103 ,\accumulate_genblock.psum_reg_n_104 ,\accumulate_genblock.psum_reg_n_105 }),
        .PATTERNBDETECT(\NLW_accumulate_genblock.psum_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_accumulate_genblock.psum_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({acc_reg_reg_n_106,acc_reg_reg_n_107,acc_reg_reg_n_108,acc_reg_reg_n_109,acc_reg_reg_n_110,acc_reg_reg_n_111,acc_reg_reg_n_112,acc_reg_reg_n_113,acc_reg_reg_n_114,acc_reg_reg_n_115,acc_reg_reg_n_116,acc_reg_reg_n_117,acc_reg_reg_n_118,acc_reg_reg_n_119,acc_reg_reg_n_120,acc_reg_reg_n_121,acc_reg_reg_n_122,acc_reg_reg_n_123,acc_reg_reg_n_124,acc_reg_reg_n_125,acc_reg_reg_n_126,acc_reg_reg_n_127,acc_reg_reg_n_128,acc_reg_reg_n_129,acc_reg_reg_n_130,acc_reg_reg_n_131,acc_reg_reg_n_132,acc_reg_reg_n_133,acc_reg_reg_n_134,acc_reg_reg_n_135,acc_reg_reg_n_136,acc_reg_reg_n_137,acc_reg_reg_n_138,acc_reg_reg_n_139,acc_reg_reg_n_140,acc_reg_reg_n_141,acc_reg_reg_n_142,acc_reg_reg_n_143,acc_reg_reg_n_144,acc_reg_reg_n_145,acc_reg_reg_n_146,acc_reg_reg_n_147,acc_reg_reg_n_148,acc_reg_reg_n_149,acc_reg_reg_n_150,acc_reg_reg_n_151,acc_reg_reg_n_152,acc_reg_reg_n_153}),
        .PCOUT(\NLW_accumulate_genblock.psum_reg_PCOUT_UNCONNECTED [47:0]),
        .RSTA(Q),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(Q),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(rst_acc),
        .UNDERFLOW(\NLW_accumulate_genblock.psum_reg_UNDERFLOW_UNCONNECTED ));
  LUT2 #(
    .INIT(4'hB)) 
    \accumulate_genblock.psum_reg_i_1__1 
       (.I0(\accumulate_genblock.psum_load ),
        .I1(bypass_add_reg_1),
        .O(\accumulate_genblock.psum_reg_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \accumulate_genblock.psum_reg_i_2__1 
       (.I0(\accumulate_genblock.psum_load ),
        .O(\accumulate_genblock.psum_reg_i_2__1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    bypass_add_reg_0_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(bypass_add),
        .Q(bypass_add_reg_0),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    bypass_add_reg_1_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(bypass_add_reg_0),
        .Q(bypass_add_reg_1),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    bypass_mlt_reg_0_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(acc_res),
        .Q(CEA2),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    bypass_mlt_reg_1_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(CEA2),
        .Q(bypass_mlt_reg_1),
        .S(Q));
  FDRE \extra_sig_reg_0_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(extra_sig_in),
        .Q(extra_sig_reg_0),
        .R(Q));
  FDRE \extra_sig_reg_1_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(extra_sig_reg_0),
        .Q(\extra_sig_reg_1_reg[1]_0 ),
        .R(Q));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_tdata_reg[0]_i_1__21 
       (.I0(partial_sum_reg[21]),
        .I1(\extra_sig_reg_1_reg[1]_0 ),
        .I2(op2[21]),
        .O(int_buf_rslt_s_axis_tdata[0]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_tdata_reg[10]_i_1__21 
       (.I0(partial_sum_reg[31]),
        .I1(\extra_sig_reg_1_reg[1]_0 ),
        .I2(op2[31]),
        .O(int_buf_rslt_s_axis_tdata[10]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_tdata_reg[13]_i_1__21 
       (.I0(partial_sum_reg[32]),
        .I1(\extra_sig_reg_1_reg[1]_0 ),
        .I2(op2[32]),
        .O(int_buf_rslt_s_axis_tdata[11]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_tdata_reg[1]_i_1__21 
       (.I0(partial_sum_reg[22]),
        .I1(\extra_sig_reg_1_reg[1]_0 ),
        .I2(op2[22]),
        .O(int_buf_rslt_s_axis_tdata[1]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_tdata_reg[2]_i_1__21 
       (.I0(partial_sum_reg[23]),
        .I1(\extra_sig_reg_1_reg[1]_0 ),
        .I2(op2[23]),
        .O(int_buf_rslt_s_axis_tdata[2]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_tdata_reg[3]_i_1__21 
       (.I0(partial_sum_reg[24]),
        .I1(\extra_sig_reg_1_reg[1]_0 ),
        .I2(op2[24]),
        .O(int_buf_rslt_s_axis_tdata[3]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_tdata_reg[4]_i_1__21 
       (.I0(partial_sum_reg[25]),
        .I1(\extra_sig_reg_1_reg[1]_0 ),
        .I2(op2[25]),
        .O(int_buf_rslt_s_axis_tdata[4]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_tdata_reg[5]_i_1__21 
       (.I0(partial_sum_reg[26]),
        .I1(\extra_sig_reg_1_reg[1]_0 ),
        .I2(op2[26]),
        .O(int_buf_rslt_s_axis_tdata[5]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_tdata_reg[6]_i_1__21 
       (.I0(partial_sum_reg[27]),
        .I1(\extra_sig_reg_1_reg[1]_0 ),
        .I2(op2[27]),
        .O(int_buf_rslt_s_axis_tdata[6]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_tdata_reg[7]_i_1__21 
       (.I0(partial_sum_reg[28]),
        .I1(\extra_sig_reg_1_reg[1]_0 ),
        .I2(op2[28]),
        .O(int_buf_rslt_s_axis_tdata[7]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_tdata_reg[8]_i_1__21 
       (.I0(partial_sum_reg[29]),
        .I1(\extra_sig_reg_1_reg[1]_0 ),
        .I2(op2[29]),
        .O(int_buf_rslt_s_axis_tdata[8]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_tdata_reg[9]_i_1__21 
       (.I0(partial_sum_reg[30]),
        .I1(\extra_sig_reg_1_reg[1]_0 ),
        .I2(op2[30]),
        .O(int_buf_rslt_s_axis_tdata[9]));
  FDSE #(
    .INIT(1'b0)) 
    reset_acc_reg_0_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(reset_acc),
        .Q(reset_acc_reg_0),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    reset_acc_reg_1_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(reset_acc_reg_0),
        .Q(reset_acc_reg_1),
        .S(Q));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT2 #(
    .INIT(4'hB)) 
    s_axis_tready_reg_i_3__6
       (.I0(\extra_sig_reg_1_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg),
        .O(\extra_sig_reg_1_reg[1]_1 ));
endmodule

(* ORIG_REF_NAME = "DSPELogic" *) 
module KanTop_KanAcceleratorWrapper_0_0_DSPELogic__parameterized0_16
   (CEA2,
    \extra_sig_reg_1_reg[1]_0 ,
    \extra_sig_reg_1_reg[1]_1 ,
    int_buf_rslt_s_axis_tdata,
    Q,
    bypass_add,
    core_clk,
    acc_res,
    reset_acc,
    acc_reg_reg_0,
    acc_reg_reg_1,
    acc_reg_reg_2,
    CEM,
    op1,
    op0,
    extra_sig_in,
    m_axis_tvalid_reg_reg,
    op2);
  output CEA2;
  output \extra_sig_reg_1_reg[1]_0 ;
  output \extra_sig_reg_1_reg[1]_1 ;
  output [11:0]int_buf_rslt_s_axis_tdata;
  input [0:0]Q;
  input bypass_add;
  input core_clk;
  input acc_res;
  input reset_acc;
  input [0:0]acc_reg_reg_0;
  input acc_reg_reg_1;
  input acc_reg_reg_2;
  input CEM;
  input [15:0]op1;
  input [15:0]op0;
  input [0:0]extra_sig_in;
  input m_axis_tvalid_reg_reg;
  input [32:0]op2;

  wire CEA2;
  wire CEM;
  wire [0:0]Q;
  wire [0:0]acc_reg_reg_0;
  wire acc_reg_reg_1;
  wire acc_reg_reg_2;
  wire acc_reg_reg_n_106;
  wire acc_reg_reg_n_107;
  wire acc_reg_reg_n_108;
  wire acc_reg_reg_n_109;
  wire acc_reg_reg_n_110;
  wire acc_reg_reg_n_111;
  wire acc_reg_reg_n_112;
  wire acc_reg_reg_n_113;
  wire acc_reg_reg_n_114;
  wire acc_reg_reg_n_115;
  wire acc_reg_reg_n_116;
  wire acc_reg_reg_n_117;
  wire acc_reg_reg_n_118;
  wire acc_reg_reg_n_119;
  wire acc_reg_reg_n_120;
  wire acc_reg_reg_n_121;
  wire acc_reg_reg_n_122;
  wire acc_reg_reg_n_123;
  wire acc_reg_reg_n_124;
  wire acc_reg_reg_n_125;
  wire acc_reg_reg_n_126;
  wire acc_reg_reg_n_127;
  wire acc_reg_reg_n_128;
  wire acc_reg_reg_n_129;
  wire acc_reg_reg_n_130;
  wire acc_reg_reg_n_131;
  wire acc_reg_reg_n_132;
  wire acc_reg_reg_n_133;
  wire acc_reg_reg_n_134;
  wire acc_reg_reg_n_135;
  wire acc_reg_reg_n_136;
  wire acc_reg_reg_n_137;
  wire acc_reg_reg_n_138;
  wire acc_reg_reg_n_139;
  wire acc_reg_reg_n_140;
  wire acc_reg_reg_n_141;
  wire acc_reg_reg_n_142;
  wire acc_reg_reg_n_143;
  wire acc_reg_reg_n_144;
  wire acc_reg_reg_n_145;
  wire acc_reg_reg_n_146;
  wire acc_reg_reg_n_147;
  wire acc_reg_reg_n_148;
  wire acc_reg_reg_n_149;
  wire acc_reg_reg_n_150;
  wire acc_reg_reg_n_151;
  wire acc_reg_reg_n_152;
  wire acc_reg_reg_n_153;
  wire acc_res;
  wire \accumulate_genblock.psum_load ;
  wire \accumulate_genblock.psum_load_i_1__0_n_0 ;
  wire \accumulate_genblock.psum_reg_i_1__0_n_0 ;
  wire \accumulate_genblock.psum_reg_i_2__0_n_0 ;
  wire \accumulate_genblock.psum_reg_n_100 ;
  wire \accumulate_genblock.psum_reg_n_101 ;
  wire \accumulate_genblock.psum_reg_n_102 ;
  wire \accumulate_genblock.psum_reg_n_103 ;
  wire \accumulate_genblock.psum_reg_n_104 ;
  wire \accumulate_genblock.psum_reg_n_105 ;
  wire \accumulate_genblock.psum_reg_n_85 ;
  wire \accumulate_genblock.psum_reg_n_86 ;
  wire \accumulate_genblock.psum_reg_n_87 ;
  wire \accumulate_genblock.psum_reg_n_88 ;
  wire \accumulate_genblock.psum_reg_n_89 ;
  wire \accumulate_genblock.psum_reg_n_90 ;
  wire \accumulate_genblock.psum_reg_n_91 ;
  wire \accumulate_genblock.psum_reg_n_92 ;
  wire \accumulate_genblock.psum_reg_n_93 ;
  wire \accumulate_genblock.psum_reg_n_94 ;
  wire \accumulate_genblock.psum_reg_n_95 ;
  wire \accumulate_genblock.psum_reg_n_96 ;
  wire \accumulate_genblock.psum_reg_n_97 ;
  wire \accumulate_genblock.psum_reg_n_98 ;
  wire \accumulate_genblock.psum_reg_n_99 ;
  wire bypass_add;
  wire bypass_add_reg_0;
  wire bypass_add_reg_1;
  wire bypass_mlt_reg_1;
  wire ce_acc;
  wire core_clk;
  wire [0:0]extra_sig_in;
  wire [1:1]extra_sig_reg_0;
  wire \extra_sig_reg_1_reg[1]_0 ;
  wire \extra_sig_reg_1_reg[1]_1 ;
  wire [11:0]int_buf_rslt_s_axis_tdata;
  wire m_axis_tvalid_reg_reg;
  wire [15:0]op0;
  wire [15:0]op1;
  wire [32:0]op2;
  wire [32:21]partial_sum_reg;
  wire reset_acc;
  wire reset_acc_reg_0;
  wire reset_acc_reg_1;
  wire rst_acc;
  wire NLW_acc_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_acc_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_acc_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_acc_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_acc_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_acc_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_acc_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_acc_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_acc_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_acc_reg_reg_P_UNCONNECTED;
  wire \NLW_accumulate_genblock.psum_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_accumulate_genblock.psum_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_accumulate_genblock.psum_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_accumulate_genblock.psum_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_accumulate_genblock.psum_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_accumulate_genblock.psum_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_accumulate_genblock.psum_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_accumulate_genblock.psum_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_accumulate_genblock.psum_reg_CARRYOUT_UNCONNECTED ;
  wire [47:33]\NLW_accumulate_genblock.psum_reg_P_UNCONNECTED ;
  wire [47:0]\NLW_accumulate_genblock.psum_reg_PCOUT_UNCONNECTED ;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    acc_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,op0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_acc_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({op1[15],op1[15],op1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_acc_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_acc_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_acc_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(acc_reg_reg_0),
        .CEA2(acc_reg_reg_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(acc_reg_reg_2),
        .CEB2(acc_reg_reg_1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEM),
        .CEP(ce_acc),
        .CLK(core_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_acc_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,reset_acc_reg_1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_acc_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_acc_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_acc_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_acc_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({acc_reg_reg_n_106,acc_reg_reg_n_107,acc_reg_reg_n_108,acc_reg_reg_n_109,acc_reg_reg_n_110,acc_reg_reg_n_111,acc_reg_reg_n_112,acc_reg_reg_n_113,acc_reg_reg_n_114,acc_reg_reg_n_115,acc_reg_reg_n_116,acc_reg_reg_n_117,acc_reg_reg_n_118,acc_reg_reg_n_119,acc_reg_reg_n_120,acc_reg_reg_n_121,acc_reg_reg_n_122,acc_reg_reg_n_123,acc_reg_reg_n_124,acc_reg_reg_n_125,acc_reg_reg_n_126,acc_reg_reg_n_127,acc_reg_reg_n_128,acc_reg_reg_n_129,acc_reg_reg_n_130,acc_reg_reg_n_131,acc_reg_reg_n_132,acc_reg_reg_n_133,acc_reg_reg_n_134,acc_reg_reg_n_135,acc_reg_reg_n_136,acc_reg_reg_n_137,acc_reg_reg_n_138,acc_reg_reg_n_139,acc_reg_reg_n_140,acc_reg_reg_n_141,acc_reg_reg_n_142,acc_reg_reg_n_143,acc_reg_reg_n_144,acc_reg_reg_n_145,acc_reg_reg_n_146,acc_reg_reg_n_147,acc_reg_reg_n_148,acc_reg_reg_n_149,acc_reg_reg_n_150,acc_reg_reg_n_151,acc_reg_reg_n_152,acc_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(Q),
        .RSTP(rst_acc),
        .UNDERFLOW(NLW_acc_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    acc_reg_reg_i_5__1
       (.I0(bypass_add_reg_1),
        .O(ce_acc));
  LUT2 #(
    .INIT(4'h8)) 
    acc_reg_reg_i_6__0
       (.I0(bypass_add_reg_1),
        .I1(reset_acc_reg_1),
        .O(rst_acc));
  LUT2 #(
    .INIT(4'h1)) 
    \accumulate_genblock.psum_load_i_1__0 
       (.I0(bypass_add_reg_1),
        .I1(bypass_mlt_reg_1),
        .O(\accumulate_genblock.psum_load_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \accumulate_genblock.psum_load_reg 
       (.C(core_clk),
        .CE(1'b1),
        .D(\accumulate_genblock.psum_load_i_1__0_n_0 ),
        .Q(\accumulate_genblock.psum_load ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \accumulate_genblock.psum_reg 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,op2[32:18]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_accumulate_genblock.psum_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(op2[17:0]),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_accumulate_genblock.psum_reg_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_accumulate_genblock.psum_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_accumulate_genblock.psum_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEA2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(\accumulate_genblock.psum_reg_i_1__0_n_0 ),
        .CLK(core_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_accumulate_genblock.psum_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,\accumulate_genblock.psum_reg_i_2__0_n_0 ,\accumulate_genblock.psum_load ,1'b0,1'b0,ce_acc,ce_acc}),
        .OVERFLOW(\NLW_accumulate_genblock.psum_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_accumulate_genblock.psum_reg_P_UNCONNECTED [47:33],partial_sum_reg,\accumulate_genblock.psum_reg_n_85 ,\accumulate_genblock.psum_reg_n_86 ,\accumulate_genblock.psum_reg_n_87 ,\accumulate_genblock.psum_reg_n_88 ,\accumulate_genblock.psum_reg_n_89 ,\accumulate_genblock.psum_reg_n_90 ,\accumulate_genblock.psum_reg_n_91 ,\accumulate_genblock.psum_reg_n_92 ,\accumulate_genblock.psum_reg_n_93 ,\accumulate_genblock.psum_reg_n_94 ,\accumulate_genblock.psum_reg_n_95 ,\accumulate_genblock.psum_reg_n_96 ,\accumulate_genblock.psum_reg_n_97 ,\accumulate_genblock.psum_reg_n_98 ,\accumulate_genblock.psum_reg_n_99 ,\accumulate_genblock.psum_reg_n_100 ,\accumulate_genblock.psum_reg_n_101 ,\accumulate_genblock.psum_reg_n_102 ,\accumulate_genblock.psum_reg_n_103 ,\accumulate_genblock.psum_reg_n_104 ,\accumulate_genblock.psum_reg_n_105 }),
        .PATTERNBDETECT(\NLW_accumulate_genblock.psum_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_accumulate_genblock.psum_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({acc_reg_reg_n_106,acc_reg_reg_n_107,acc_reg_reg_n_108,acc_reg_reg_n_109,acc_reg_reg_n_110,acc_reg_reg_n_111,acc_reg_reg_n_112,acc_reg_reg_n_113,acc_reg_reg_n_114,acc_reg_reg_n_115,acc_reg_reg_n_116,acc_reg_reg_n_117,acc_reg_reg_n_118,acc_reg_reg_n_119,acc_reg_reg_n_120,acc_reg_reg_n_121,acc_reg_reg_n_122,acc_reg_reg_n_123,acc_reg_reg_n_124,acc_reg_reg_n_125,acc_reg_reg_n_126,acc_reg_reg_n_127,acc_reg_reg_n_128,acc_reg_reg_n_129,acc_reg_reg_n_130,acc_reg_reg_n_131,acc_reg_reg_n_132,acc_reg_reg_n_133,acc_reg_reg_n_134,acc_reg_reg_n_135,acc_reg_reg_n_136,acc_reg_reg_n_137,acc_reg_reg_n_138,acc_reg_reg_n_139,acc_reg_reg_n_140,acc_reg_reg_n_141,acc_reg_reg_n_142,acc_reg_reg_n_143,acc_reg_reg_n_144,acc_reg_reg_n_145,acc_reg_reg_n_146,acc_reg_reg_n_147,acc_reg_reg_n_148,acc_reg_reg_n_149,acc_reg_reg_n_150,acc_reg_reg_n_151,acc_reg_reg_n_152,acc_reg_reg_n_153}),
        .PCOUT(\NLW_accumulate_genblock.psum_reg_PCOUT_UNCONNECTED [47:0]),
        .RSTA(Q),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(Q),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(rst_acc),
        .UNDERFLOW(\NLW_accumulate_genblock.psum_reg_UNDERFLOW_UNCONNECTED ));
  LUT2 #(
    .INIT(4'hB)) 
    \accumulate_genblock.psum_reg_i_1__0 
       (.I0(\accumulate_genblock.psum_load ),
        .I1(bypass_add_reg_1),
        .O(\accumulate_genblock.psum_reg_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \accumulate_genblock.psum_reg_i_2__0 
       (.I0(\accumulate_genblock.psum_load ),
        .O(\accumulate_genblock.psum_reg_i_2__0_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    bypass_add_reg_0_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(bypass_add),
        .Q(bypass_add_reg_0),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    bypass_add_reg_1_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(bypass_add_reg_0),
        .Q(bypass_add_reg_1),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    bypass_mlt_reg_0_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(acc_res),
        .Q(CEA2),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    bypass_mlt_reg_1_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(CEA2),
        .Q(bypass_mlt_reg_1),
        .S(Q));
  FDRE \extra_sig_reg_0_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(extra_sig_in),
        .Q(extra_sig_reg_0),
        .R(Q));
  FDRE \extra_sig_reg_1_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(extra_sig_reg_0),
        .Q(\extra_sig_reg_1_reg[1]_0 ),
        .R(Q));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_tdata_reg[0]_i_1__22 
       (.I0(partial_sum_reg[21]),
        .I1(\extra_sig_reg_1_reg[1]_0 ),
        .I2(op2[21]),
        .O(int_buf_rslt_s_axis_tdata[0]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_tdata_reg[10]_i_1__22 
       (.I0(partial_sum_reg[31]),
        .I1(\extra_sig_reg_1_reg[1]_0 ),
        .I2(op2[31]),
        .O(int_buf_rslt_s_axis_tdata[10]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_tdata_reg[13]_i_1__22 
       (.I0(partial_sum_reg[32]),
        .I1(\extra_sig_reg_1_reg[1]_0 ),
        .I2(op2[32]),
        .O(int_buf_rslt_s_axis_tdata[11]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_tdata_reg[1]_i_1__22 
       (.I0(partial_sum_reg[22]),
        .I1(\extra_sig_reg_1_reg[1]_0 ),
        .I2(op2[22]),
        .O(int_buf_rslt_s_axis_tdata[1]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_tdata_reg[2]_i_1__22 
       (.I0(partial_sum_reg[23]),
        .I1(\extra_sig_reg_1_reg[1]_0 ),
        .I2(op2[23]),
        .O(int_buf_rslt_s_axis_tdata[2]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_tdata_reg[3]_i_1__22 
       (.I0(partial_sum_reg[24]),
        .I1(\extra_sig_reg_1_reg[1]_0 ),
        .I2(op2[24]),
        .O(int_buf_rslt_s_axis_tdata[3]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_tdata_reg[4]_i_1__22 
       (.I0(partial_sum_reg[25]),
        .I1(\extra_sig_reg_1_reg[1]_0 ),
        .I2(op2[25]),
        .O(int_buf_rslt_s_axis_tdata[4]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_tdata_reg[5]_i_1__22 
       (.I0(partial_sum_reg[26]),
        .I1(\extra_sig_reg_1_reg[1]_0 ),
        .I2(op2[26]),
        .O(int_buf_rslt_s_axis_tdata[5]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_tdata_reg[6]_i_1__22 
       (.I0(partial_sum_reg[27]),
        .I1(\extra_sig_reg_1_reg[1]_0 ),
        .I2(op2[27]),
        .O(int_buf_rslt_s_axis_tdata[6]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_tdata_reg[7]_i_1__22 
       (.I0(partial_sum_reg[28]),
        .I1(\extra_sig_reg_1_reg[1]_0 ),
        .I2(op2[28]),
        .O(int_buf_rslt_s_axis_tdata[7]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_tdata_reg[8]_i_1__22 
       (.I0(partial_sum_reg[29]),
        .I1(\extra_sig_reg_1_reg[1]_0 ),
        .I2(op2[29]),
        .O(int_buf_rslt_s_axis_tdata[8]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_tdata_reg[9]_i_1__22 
       (.I0(partial_sum_reg[30]),
        .I1(\extra_sig_reg_1_reg[1]_0 ),
        .I2(op2[30]),
        .O(int_buf_rslt_s_axis_tdata[9]));
  FDSE #(
    .INIT(1'b0)) 
    reset_acc_reg_0_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(reset_acc),
        .Q(reset_acc_reg_0),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    reset_acc_reg_1_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(reset_acc_reg_0),
        .Q(reset_acc_reg_1),
        .S(Q));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT2 #(
    .INIT(4'hB)) 
    s_axis_tready_reg_i_3__4
       (.I0(\extra_sig_reg_1_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg),
        .O(\extra_sig_reg_1_reg[1]_1 ));
endmodule

(* ORIG_REF_NAME = "DSPELogic" *) 
module KanTop_KanAcceleratorWrapper_0_0_DSPELogic__parameterized0_20
   (CEA2,
    \extra_sig_reg_1_reg[1]_0 ,
    \extra_sig_reg_1_reg[1]_1 ,
    int_buf_rslt_s_axis_tdata,
    Q,
    bypass_add,
    core_clk,
    acc_res,
    reset_acc,
    acc_reg_reg_0,
    acc_reg_reg_1,
    acc_reg_reg_2,
    CEM,
    op1,
    op0,
    extra_sig_in,
    m_axis_tvalid_reg_reg,
    op2);
  output CEA2;
  output \extra_sig_reg_1_reg[1]_0 ;
  output \extra_sig_reg_1_reg[1]_1 ;
  output [11:0]int_buf_rslt_s_axis_tdata;
  input [0:0]Q;
  input bypass_add;
  input core_clk;
  input acc_res;
  input reset_acc;
  input acc_reg_reg_0;
  input acc_reg_reg_1;
  input acc_reg_reg_2;
  input CEM;
  input [15:0]op1;
  input [15:0]op0;
  input [0:0]extra_sig_in;
  input m_axis_tvalid_reg_reg;
  input [32:0]op2;

  wire CEA2;
  wire CEM;
  wire [0:0]Q;
  wire acc_reg_reg_0;
  wire acc_reg_reg_1;
  wire acc_reg_reg_2;
  wire acc_reg_reg_n_106;
  wire acc_reg_reg_n_107;
  wire acc_reg_reg_n_108;
  wire acc_reg_reg_n_109;
  wire acc_reg_reg_n_110;
  wire acc_reg_reg_n_111;
  wire acc_reg_reg_n_112;
  wire acc_reg_reg_n_113;
  wire acc_reg_reg_n_114;
  wire acc_reg_reg_n_115;
  wire acc_reg_reg_n_116;
  wire acc_reg_reg_n_117;
  wire acc_reg_reg_n_118;
  wire acc_reg_reg_n_119;
  wire acc_reg_reg_n_120;
  wire acc_reg_reg_n_121;
  wire acc_reg_reg_n_122;
  wire acc_reg_reg_n_123;
  wire acc_reg_reg_n_124;
  wire acc_reg_reg_n_125;
  wire acc_reg_reg_n_126;
  wire acc_reg_reg_n_127;
  wire acc_reg_reg_n_128;
  wire acc_reg_reg_n_129;
  wire acc_reg_reg_n_130;
  wire acc_reg_reg_n_131;
  wire acc_reg_reg_n_132;
  wire acc_reg_reg_n_133;
  wire acc_reg_reg_n_134;
  wire acc_reg_reg_n_135;
  wire acc_reg_reg_n_136;
  wire acc_reg_reg_n_137;
  wire acc_reg_reg_n_138;
  wire acc_reg_reg_n_139;
  wire acc_reg_reg_n_140;
  wire acc_reg_reg_n_141;
  wire acc_reg_reg_n_142;
  wire acc_reg_reg_n_143;
  wire acc_reg_reg_n_144;
  wire acc_reg_reg_n_145;
  wire acc_reg_reg_n_146;
  wire acc_reg_reg_n_147;
  wire acc_reg_reg_n_148;
  wire acc_reg_reg_n_149;
  wire acc_reg_reg_n_150;
  wire acc_reg_reg_n_151;
  wire acc_reg_reg_n_152;
  wire acc_reg_reg_n_153;
  wire acc_res;
  wire \accumulate_genblock.psum_load ;
  wire \accumulate_genblock.psum_load_i_1_n_0 ;
  wire \accumulate_genblock.psum_reg_i_1_n_0 ;
  wire \accumulate_genblock.psum_reg_i_2_n_0 ;
  wire \accumulate_genblock.psum_reg_n_100 ;
  wire \accumulate_genblock.psum_reg_n_101 ;
  wire \accumulate_genblock.psum_reg_n_102 ;
  wire \accumulate_genblock.psum_reg_n_103 ;
  wire \accumulate_genblock.psum_reg_n_104 ;
  wire \accumulate_genblock.psum_reg_n_105 ;
  wire \accumulate_genblock.psum_reg_n_85 ;
  wire \accumulate_genblock.psum_reg_n_86 ;
  wire \accumulate_genblock.psum_reg_n_87 ;
  wire \accumulate_genblock.psum_reg_n_88 ;
  wire \accumulate_genblock.psum_reg_n_89 ;
  wire \accumulate_genblock.psum_reg_n_90 ;
  wire \accumulate_genblock.psum_reg_n_91 ;
  wire \accumulate_genblock.psum_reg_n_92 ;
  wire \accumulate_genblock.psum_reg_n_93 ;
  wire \accumulate_genblock.psum_reg_n_94 ;
  wire \accumulate_genblock.psum_reg_n_95 ;
  wire \accumulate_genblock.psum_reg_n_96 ;
  wire \accumulate_genblock.psum_reg_n_97 ;
  wire \accumulate_genblock.psum_reg_n_98 ;
  wire \accumulate_genblock.psum_reg_n_99 ;
  wire bypass_add;
  wire bypass_add_reg_0;
  wire bypass_add_reg_1;
  wire bypass_mlt_reg_1;
  wire ce_acc;
  wire core_clk;
  wire [0:0]extra_sig_in;
  wire [1:1]extra_sig_reg_0;
  wire \extra_sig_reg_1_reg[1]_0 ;
  wire \extra_sig_reg_1_reg[1]_1 ;
  wire [11:0]int_buf_rslt_s_axis_tdata;
  wire m_axis_tvalid_reg_reg;
  wire [15:0]op0;
  wire [15:0]op1;
  wire [32:0]op2;
  wire [32:21]partial_sum_reg;
  wire reset_acc;
  wire reset_acc_reg_0;
  wire reset_acc_reg_1;
  wire rst_acc;
  wire NLW_acc_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_acc_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_acc_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_acc_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_acc_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_acc_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_acc_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_acc_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_acc_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_acc_reg_reg_P_UNCONNECTED;
  wire \NLW_accumulate_genblock.psum_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_accumulate_genblock.psum_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_accumulate_genblock.psum_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_accumulate_genblock.psum_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_accumulate_genblock.psum_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_accumulate_genblock.psum_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_accumulate_genblock.psum_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_accumulate_genblock.psum_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_accumulate_genblock.psum_reg_CARRYOUT_UNCONNECTED ;
  wire [47:33]\NLW_accumulate_genblock.psum_reg_P_UNCONNECTED ;
  wire [47:0]\NLW_accumulate_genblock.psum_reg_PCOUT_UNCONNECTED ;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    acc_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,op0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_acc_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({op1[15],op1[15],op1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_acc_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_acc_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_acc_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(acc_reg_reg_0),
        .CEA2(acc_reg_reg_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(acc_reg_reg_2),
        .CEB2(acc_reg_reg_1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEM),
        .CEP(ce_acc),
        .CLK(core_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_acc_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,reset_acc_reg_1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_acc_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_acc_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_acc_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_acc_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({acc_reg_reg_n_106,acc_reg_reg_n_107,acc_reg_reg_n_108,acc_reg_reg_n_109,acc_reg_reg_n_110,acc_reg_reg_n_111,acc_reg_reg_n_112,acc_reg_reg_n_113,acc_reg_reg_n_114,acc_reg_reg_n_115,acc_reg_reg_n_116,acc_reg_reg_n_117,acc_reg_reg_n_118,acc_reg_reg_n_119,acc_reg_reg_n_120,acc_reg_reg_n_121,acc_reg_reg_n_122,acc_reg_reg_n_123,acc_reg_reg_n_124,acc_reg_reg_n_125,acc_reg_reg_n_126,acc_reg_reg_n_127,acc_reg_reg_n_128,acc_reg_reg_n_129,acc_reg_reg_n_130,acc_reg_reg_n_131,acc_reg_reg_n_132,acc_reg_reg_n_133,acc_reg_reg_n_134,acc_reg_reg_n_135,acc_reg_reg_n_136,acc_reg_reg_n_137,acc_reg_reg_n_138,acc_reg_reg_n_139,acc_reg_reg_n_140,acc_reg_reg_n_141,acc_reg_reg_n_142,acc_reg_reg_n_143,acc_reg_reg_n_144,acc_reg_reg_n_145,acc_reg_reg_n_146,acc_reg_reg_n_147,acc_reg_reg_n_148,acc_reg_reg_n_149,acc_reg_reg_n_150,acc_reg_reg_n_151,acc_reg_reg_n_152,acc_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(Q),
        .RSTP(rst_acc),
        .UNDERFLOW(NLW_acc_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    acc_reg_reg_i_5__0
       (.I0(bypass_add_reg_1),
        .O(ce_acc));
  LUT2 #(
    .INIT(4'h8)) 
    acc_reg_reg_i_6
       (.I0(bypass_add_reg_1),
        .I1(reset_acc_reg_1),
        .O(rst_acc));
  LUT2 #(
    .INIT(4'h1)) 
    \accumulate_genblock.psum_load_i_1 
       (.I0(bypass_add_reg_1),
        .I1(bypass_mlt_reg_1),
        .O(\accumulate_genblock.psum_load_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \accumulate_genblock.psum_load_reg 
       (.C(core_clk),
        .CE(1'b1),
        .D(\accumulate_genblock.psum_load_i_1_n_0 ),
        .Q(\accumulate_genblock.psum_load ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \accumulate_genblock.psum_reg 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,op2[32:18]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_accumulate_genblock.psum_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(op2[17:0]),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_accumulate_genblock.psum_reg_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_accumulate_genblock.psum_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_accumulate_genblock.psum_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEA2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(\accumulate_genblock.psum_reg_i_1_n_0 ),
        .CLK(core_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_accumulate_genblock.psum_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,\accumulate_genblock.psum_reg_i_2_n_0 ,\accumulate_genblock.psum_load ,1'b0,1'b0,ce_acc,ce_acc}),
        .OVERFLOW(\NLW_accumulate_genblock.psum_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_accumulate_genblock.psum_reg_P_UNCONNECTED [47:33],partial_sum_reg,\accumulate_genblock.psum_reg_n_85 ,\accumulate_genblock.psum_reg_n_86 ,\accumulate_genblock.psum_reg_n_87 ,\accumulate_genblock.psum_reg_n_88 ,\accumulate_genblock.psum_reg_n_89 ,\accumulate_genblock.psum_reg_n_90 ,\accumulate_genblock.psum_reg_n_91 ,\accumulate_genblock.psum_reg_n_92 ,\accumulate_genblock.psum_reg_n_93 ,\accumulate_genblock.psum_reg_n_94 ,\accumulate_genblock.psum_reg_n_95 ,\accumulate_genblock.psum_reg_n_96 ,\accumulate_genblock.psum_reg_n_97 ,\accumulate_genblock.psum_reg_n_98 ,\accumulate_genblock.psum_reg_n_99 ,\accumulate_genblock.psum_reg_n_100 ,\accumulate_genblock.psum_reg_n_101 ,\accumulate_genblock.psum_reg_n_102 ,\accumulate_genblock.psum_reg_n_103 ,\accumulate_genblock.psum_reg_n_104 ,\accumulate_genblock.psum_reg_n_105 }),
        .PATTERNBDETECT(\NLW_accumulate_genblock.psum_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_accumulate_genblock.psum_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({acc_reg_reg_n_106,acc_reg_reg_n_107,acc_reg_reg_n_108,acc_reg_reg_n_109,acc_reg_reg_n_110,acc_reg_reg_n_111,acc_reg_reg_n_112,acc_reg_reg_n_113,acc_reg_reg_n_114,acc_reg_reg_n_115,acc_reg_reg_n_116,acc_reg_reg_n_117,acc_reg_reg_n_118,acc_reg_reg_n_119,acc_reg_reg_n_120,acc_reg_reg_n_121,acc_reg_reg_n_122,acc_reg_reg_n_123,acc_reg_reg_n_124,acc_reg_reg_n_125,acc_reg_reg_n_126,acc_reg_reg_n_127,acc_reg_reg_n_128,acc_reg_reg_n_129,acc_reg_reg_n_130,acc_reg_reg_n_131,acc_reg_reg_n_132,acc_reg_reg_n_133,acc_reg_reg_n_134,acc_reg_reg_n_135,acc_reg_reg_n_136,acc_reg_reg_n_137,acc_reg_reg_n_138,acc_reg_reg_n_139,acc_reg_reg_n_140,acc_reg_reg_n_141,acc_reg_reg_n_142,acc_reg_reg_n_143,acc_reg_reg_n_144,acc_reg_reg_n_145,acc_reg_reg_n_146,acc_reg_reg_n_147,acc_reg_reg_n_148,acc_reg_reg_n_149,acc_reg_reg_n_150,acc_reg_reg_n_151,acc_reg_reg_n_152,acc_reg_reg_n_153}),
        .PCOUT(\NLW_accumulate_genblock.psum_reg_PCOUT_UNCONNECTED [47:0]),
        .RSTA(Q),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(Q),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(rst_acc),
        .UNDERFLOW(\NLW_accumulate_genblock.psum_reg_UNDERFLOW_UNCONNECTED ));
  LUT2 #(
    .INIT(4'hB)) 
    \accumulate_genblock.psum_reg_i_1 
       (.I0(\accumulate_genblock.psum_load ),
        .I1(bypass_add_reg_1),
        .O(\accumulate_genblock.psum_reg_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \accumulate_genblock.psum_reg_i_2 
       (.I0(\accumulate_genblock.psum_load ),
        .O(\accumulate_genblock.psum_reg_i_2_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    bypass_add_reg_0_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(bypass_add),
        .Q(bypass_add_reg_0),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    bypass_add_reg_1_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(bypass_add_reg_0),
        .Q(bypass_add_reg_1),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    bypass_mlt_reg_0_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(acc_res),
        .Q(CEA2),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    bypass_mlt_reg_1_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(CEA2),
        .Q(bypass_mlt_reg_1),
        .S(Q));
  FDRE \extra_sig_reg_0_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(extra_sig_in),
        .Q(extra_sig_reg_0),
        .R(Q));
  FDRE \extra_sig_reg_1_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(extra_sig_reg_0),
        .Q(\extra_sig_reg_1_reg[1]_0 ),
        .R(Q));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_tdata_reg[0]_i_1__23 
       (.I0(partial_sum_reg[21]),
        .I1(\extra_sig_reg_1_reg[1]_0 ),
        .I2(op2[21]),
        .O(int_buf_rslt_s_axis_tdata[0]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_tdata_reg[10]_i_1__23 
       (.I0(partial_sum_reg[31]),
        .I1(\extra_sig_reg_1_reg[1]_0 ),
        .I2(op2[31]),
        .O(int_buf_rslt_s_axis_tdata[10]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_tdata_reg[13]_i_1__23 
       (.I0(partial_sum_reg[32]),
        .I1(\extra_sig_reg_1_reg[1]_0 ),
        .I2(op2[32]),
        .O(int_buf_rslt_s_axis_tdata[11]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_tdata_reg[1]_i_1__23 
       (.I0(partial_sum_reg[22]),
        .I1(\extra_sig_reg_1_reg[1]_0 ),
        .I2(op2[22]),
        .O(int_buf_rslt_s_axis_tdata[1]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_tdata_reg[2]_i_1__23 
       (.I0(partial_sum_reg[23]),
        .I1(\extra_sig_reg_1_reg[1]_0 ),
        .I2(op2[23]),
        .O(int_buf_rslt_s_axis_tdata[2]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_tdata_reg[3]_i_1__23 
       (.I0(partial_sum_reg[24]),
        .I1(\extra_sig_reg_1_reg[1]_0 ),
        .I2(op2[24]),
        .O(int_buf_rslt_s_axis_tdata[3]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_tdata_reg[4]_i_1__23 
       (.I0(partial_sum_reg[25]),
        .I1(\extra_sig_reg_1_reg[1]_0 ),
        .I2(op2[25]),
        .O(int_buf_rslt_s_axis_tdata[4]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_tdata_reg[5]_i_1__23 
       (.I0(partial_sum_reg[26]),
        .I1(\extra_sig_reg_1_reg[1]_0 ),
        .I2(op2[26]),
        .O(int_buf_rslt_s_axis_tdata[5]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_tdata_reg[6]_i_1__23 
       (.I0(partial_sum_reg[27]),
        .I1(\extra_sig_reg_1_reg[1]_0 ),
        .I2(op2[27]),
        .O(int_buf_rslt_s_axis_tdata[6]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_tdata_reg[7]_i_1__23 
       (.I0(partial_sum_reg[28]),
        .I1(\extra_sig_reg_1_reg[1]_0 ),
        .I2(op2[28]),
        .O(int_buf_rslt_s_axis_tdata[7]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_tdata_reg[8]_i_1__23 
       (.I0(partial_sum_reg[29]),
        .I1(\extra_sig_reg_1_reg[1]_0 ),
        .I2(op2[29]),
        .O(int_buf_rslt_s_axis_tdata[8]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_tdata_reg[9]_i_1__23 
       (.I0(partial_sum_reg[30]),
        .I1(\extra_sig_reg_1_reg[1]_0 ),
        .I2(op2[30]),
        .O(int_buf_rslt_s_axis_tdata[9]));
  FDSE #(
    .INIT(1'b0)) 
    reset_acc_reg_0_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(reset_acc),
        .Q(reset_acc_reg_0),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    reset_acc_reg_1_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(reset_acc_reg_0),
        .Q(reset_acc_reg_1),
        .S(Q));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT2 #(
    .INIT(4'hB)) 
    s_axis_tready_reg_i_3__1
       (.I0(\extra_sig_reg_1_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg),
        .O(\extra_sig_reg_1_reg[1]_1 ));
endmodule

(* ORIG_REF_NAME = "ExtendedAxisPacketSplitter" *) 
module KanTop_KanAcceleratorWrapper_0_0_ExtendedAxisPacketSplitter
   (s_axis_tready_int,
    operation_busy_bus,
    s_axis_tready_int_0,
    s_axis_tready_int_1,
    s_axis_tready_int_2,
    s_axis_tready_int_3,
    s_axis_tready_int_4,
    s_axis_tready_int_5,
    s_axis_tready_int_6,
    D,
    CO,
    \pckt_size_reg_early_reg[18] ,
    \pckt_size_reg_early_reg[18]_0 ,
    \pckt_size_reg_early_reg[18]_1 ,
    \pckt_size_reg_early_reg[18]_2 ,
    \pckt_size_reg_early_reg[18]_3 ,
    \pckt_size_reg_early_reg[18]_4 ,
    \pckt_size_reg_early_reg[18]_5 ,
    int_aps_wght_m_axis_tlast,
    temp_m_axis_tvalid_reg,
    int_aps_wght_m_axis_tvalid,
    temp_m_axis_tvalid_reg_7,
    temp_m_axis_tvalid_reg_8,
    temp_m_axis_tvalid_reg_9,
    temp_m_axis_tvalid_reg_10,
    temp_m_axis_tvalid_reg_11,
    temp_m_axis_tvalid_reg_12,
    temp_m_axis_tvalid_reg_13,
    int_aps_wght_m_axis_tdata,
    Q,
    s_axis_tready_early,
    core_clk,
    s_axis_tlast_int,
    s_axis_tready_early_14,
    s_axis_tlast_int_15,
    s_axis_tready_early_16,
    s_axis_tlast_int_17,
    s_axis_tready_early_18,
    s_axis_tlast_int_19,
    s_axis_tready_early_20,
    s_axis_tlast_int_21,
    s_axis_tready_early_22,
    s_axis_tlast_int_23,
    s_axis_tready_early_24,
    s_axis_tlast_int_25,
    s_axis_tready_early_26,
    s_axis_tlast_int_27,
    E,
    \m_axis_tdata_reg_reg[0] ,
    \m_axis_tdata_reg_reg[0]_0 ,
    \m_axis_tdata_reg_reg[0]_1 ,
    \m_axis_tdata_reg_reg[0]_2 ,
    \m_axis_tdata_reg_reg[0]_3 ,
    \m_axis_tdata_reg_reg[0]_4 ,
    \m_axis_tdata_reg_reg[0]_5 ,
    p_4_in,
    int_spl_wght_m_axis_tlast,
    p_4_in_28,
    p_4_in_29,
    p_4_in_30,
    p_4_in_31,
    p_4_in_32,
    p_4_in_33,
    p_4_in_34,
    operation_start,
    \temp_m_axis_tdata_reg_reg[15] ,
    s_axis_t_tready_int,
    store_t,
    s_axis_t_tready_int_35,
    store_t_36,
    s_axis_t_tready_int_37,
    store_t_38,
    s_axis_t_tready_int_39,
    store_t_40,
    s_axis_t_tready_int_41,
    store_u,
    s_axis_t_tready_int_42,
    store_u_43,
    s_axis_t_tready_int_44,
    store_u_45,
    s_axis_t_tready_int_46,
    store_u_47,
    s_axis_tvalid_int__0,
    s_axis_tvalid_int__0_48,
    s_axis_tvalid_int__0_49,
    s_axis_tvalid_int__0_50,
    s_axis_tvalid_int__0_51,
    s_axis_tvalid_int__0_52,
    s_axis_tvalid_int__0_53,
    s_axis_tvalid_int__0_54,
    \pckt_size_reg_early_reg[18]_6 );
  output s_axis_tready_int;
  output [7:0]operation_busy_bus;
  output s_axis_tready_int_0;
  output s_axis_tready_int_1;
  output s_axis_tready_int_2;
  output s_axis_tready_int_3;
  output s_axis_tready_int_4;
  output s_axis_tready_int_5;
  output s_axis_tready_int_6;
  output [0:0]D;
  output [0:0]CO;
  output [0:0]\pckt_size_reg_early_reg[18] ;
  output [0:0]\pckt_size_reg_early_reg[18]_0 ;
  output [0:0]\pckt_size_reg_early_reg[18]_1 ;
  output [0:0]\pckt_size_reg_early_reg[18]_2 ;
  output [0:0]\pckt_size_reg_early_reg[18]_3 ;
  output [0:0]\pckt_size_reg_early_reg[18]_4 ;
  output [0:0]\pckt_size_reg_early_reg[18]_5 ;
  output [7:0]int_aps_wght_m_axis_tlast;
  output temp_m_axis_tvalid_reg;
  output [7:0]int_aps_wght_m_axis_tvalid;
  output temp_m_axis_tvalid_reg_7;
  output temp_m_axis_tvalid_reg_8;
  output temp_m_axis_tvalid_reg_9;
  output temp_m_axis_tvalid_reg_10;
  output temp_m_axis_tvalid_reg_11;
  output temp_m_axis_tvalid_reg_12;
  output temp_m_axis_tvalid_reg_13;
  output [127:0]int_aps_wght_m_axis_tdata;
  input [0:0]Q;
  input s_axis_tready_early;
  input core_clk;
  input s_axis_tlast_int;
  input s_axis_tready_early_14;
  input s_axis_tlast_int_15;
  input s_axis_tready_early_16;
  input s_axis_tlast_int_17;
  input s_axis_tready_early_18;
  input s_axis_tlast_int_19;
  input s_axis_tready_early_20;
  input s_axis_tlast_int_21;
  input s_axis_tready_early_22;
  input s_axis_tlast_int_23;
  input s_axis_tready_early_24;
  input s_axis_tlast_int_25;
  input s_axis_tready_early_26;
  input s_axis_tlast_int_27;
  input [0:0]E;
  input [0:0]\m_axis_tdata_reg_reg[0] ;
  input [0:0]\m_axis_tdata_reg_reg[0]_0 ;
  input [0:0]\m_axis_tdata_reg_reg[0]_1 ;
  input [0:0]\m_axis_tdata_reg_reg[0]_2 ;
  input [0:0]\m_axis_tdata_reg_reg[0]_3 ;
  input [0:0]\m_axis_tdata_reg_reg[0]_4 ;
  input [0:0]\m_axis_tdata_reg_reg[0]_5 ;
  input p_4_in;
  input [0:0]int_spl_wght_m_axis_tlast;
  input p_4_in_28;
  input p_4_in_29;
  input p_4_in_30;
  input p_4_in_31;
  input p_4_in_32;
  input p_4_in_33;
  input p_4_in_34;
  input operation_start;
  input [127:0]\temp_m_axis_tdata_reg_reg[15] ;
  input s_axis_t_tready_int;
  input store_t;
  input s_axis_t_tready_int_35;
  input store_t_36;
  input s_axis_t_tready_int_37;
  input store_t_38;
  input s_axis_t_tready_int_39;
  input store_t_40;
  input s_axis_t_tready_int_41;
  input store_u;
  input s_axis_t_tready_int_42;
  input store_u_43;
  input s_axis_t_tready_int_44;
  input store_u_45;
  input s_axis_t_tready_int_46;
  input store_u_47;
  input s_axis_tvalid_int__0;
  input s_axis_tvalid_int__0_48;
  input s_axis_tvalid_int__0_49;
  input s_axis_tvalid_int__0_50;
  input s_axis_tvalid_int__0_51;
  input s_axis_tvalid_int__0_52;
  input s_axis_tvalid_int__0_53;
  input s_axis_tvalid_int__0_54;
  input [18:0]\pckt_size_reg_early_reg[18]_6 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire \axis_packet_splitter_genblock[0].axis_packet_splitter_inst_n_7 ;
  wire \axis_packet_splitter_genblock[1].axis_packet_splitter_inst_n_10 ;
  wire \axis_packet_splitter_genblock[1].axis_packet_splitter_inst_n_11 ;
  wire \axis_packet_splitter_genblock[1].axis_packet_splitter_inst_n_12 ;
  wire \axis_packet_splitter_genblock[1].axis_packet_splitter_inst_n_13 ;
  wire \axis_packet_splitter_genblock[1].axis_packet_splitter_inst_n_14 ;
  wire \axis_packet_splitter_genblock[1].axis_packet_splitter_inst_n_8 ;
  wire \axis_packet_splitter_genblock[1].axis_packet_splitter_inst_n_9 ;
  wire \axis_packet_splitter_genblock[2].axis_packet_splitter_inst_n_7 ;
  wire \axis_packet_splitter_genblock[3].axis_packet_splitter_inst_n_7 ;
  wire \axis_packet_splitter_genblock[3].axis_packet_splitter_inst_n_8 ;
  wire \axis_packet_splitter_genblock[4].axis_packet_splitter_inst_n_7 ;
  wire \axis_packet_splitter_genblock[4].axis_packet_splitter_inst_n_8 ;
  wire \axis_packet_splitter_genblock[5].axis_packet_splitter_inst_n_7 ;
  wire \axis_packet_splitter_genblock[6].axis_packet_splitter_inst_n_7 ;
  wire \axis_packet_splitter_genblock[7].axis_packet_splitter_inst_n_7 ;
  wire core_clk;
  wire [127:0]int_aps_wght_m_axis_tdata;
  wire [7:0]int_aps_wght_m_axis_tlast;
  wire [7:0]int_aps_wght_m_axis_tvalid;
  wire int_external_error;
  wire [0:0]int_spl_wght_m_axis_tlast;
  wire [0:0]\m_axis_tdata_reg_reg[0] ;
  wire [0:0]\m_axis_tdata_reg_reg[0]_0 ;
  wire [0:0]\m_axis_tdata_reg_reg[0]_1 ;
  wire [0:0]\m_axis_tdata_reg_reg[0]_2 ;
  wire [0:0]\m_axis_tdata_reg_reg[0]_3 ;
  wire [0:0]\m_axis_tdata_reg_reg[0]_4 ;
  wire [0:0]\m_axis_tdata_reg_reg[0]_5 ;
  wire [7:0]operation_busy_bus;
  wire [7:0]operation_error_bus;
  wire operation_start;
  wire p_4_in;
  wire p_4_in_28;
  wire p_4_in_29;
  wire p_4_in_30;
  wire p_4_in_31;
  wire p_4_in_32;
  wire p_4_in_33;
  wire p_4_in_34;
  wire [18:0]pckt_size_reg_early0;
  wire [0:0]\pckt_size_reg_early_reg[18] ;
  wire [0:0]\pckt_size_reg_early_reg[18]_0 ;
  wire [0:0]\pckt_size_reg_early_reg[18]_1 ;
  wire [0:0]\pckt_size_reg_early_reg[18]_2 ;
  wire [0:0]\pckt_size_reg_early_reg[18]_3 ;
  wire [0:0]\pckt_size_reg_early_reg[18]_4 ;
  wire [0:0]\pckt_size_reg_early_reg[18]_5 ;
  wire [18:0]\pckt_size_reg_early_reg[18]_6 ;
  wire s_axis_t_tready_int;
  wire s_axis_t_tready_int_35;
  wire s_axis_t_tready_int_37;
  wire s_axis_t_tready_int_39;
  wire s_axis_t_tready_int_41;
  wire s_axis_t_tready_int_42;
  wire s_axis_t_tready_int_44;
  wire s_axis_t_tready_int_46;
  wire s_axis_tlast_int;
  wire s_axis_tlast_int_15;
  wire s_axis_tlast_int_17;
  wire s_axis_tlast_int_19;
  wire s_axis_tlast_int_21;
  wire s_axis_tlast_int_23;
  wire s_axis_tlast_int_25;
  wire s_axis_tlast_int_27;
  wire s_axis_tready_early;
  wire s_axis_tready_early_14;
  wire s_axis_tready_early_16;
  wire s_axis_tready_early_18;
  wire s_axis_tready_early_20;
  wire s_axis_tready_early_22;
  wire s_axis_tready_early_24;
  wire s_axis_tready_early_26;
  wire s_axis_tready_int;
  wire s_axis_tready_int_0;
  wire s_axis_tready_int_1;
  wire s_axis_tready_int_2;
  wire s_axis_tready_int_3;
  wire s_axis_tready_int_4;
  wire s_axis_tready_int_5;
  wire s_axis_tready_int_6;
  wire s_axis_tvalid_int__0;
  wire s_axis_tvalid_int__0_48;
  wire s_axis_tvalid_int__0_49;
  wire s_axis_tvalid_int__0_50;
  wire s_axis_tvalid_int__0_51;
  wire s_axis_tvalid_int__0_52;
  wire s_axis_tvalid_int__0_53;
  wire s_axis_tvalid_int__0_54;
  wire store_t;
  wire store_t_36;
  wire store_t_38;
  wire store_t_40;
  wire store_u;
  wire store_u_43;
  wire store_u_45;
  wire store_u_47;
  wire [127:0]\temp_m_axis_tdata_reg_reg[15] ;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_10;
  wire temp_m_axis_tvalid_reg_11;
  wire temp_m_axis_tvalid_reg_12;
  wire temp_m_axis_tvalid_reg_13;
  wire temp_m_axis_tvalid_reg_7;
  wire temp_m_axis_tvalid_reg_8;
  wire temp_m_axis_tvalid_reg_9;

  KanTop_KanAcceleratorWrapper_0_0_AxisPacketSplitter \axis_packet_splitter_genblock[0].axis_packet_splitter_inst 
       (.CO(CO),
        .D(\axis_packet_splitter_genblock[1].axis_packet_splitter_inst_n_14 ),
        .E(E),
        .Q(Q),
        .core_clk(core_clk),
        .int_aps_wght_m_axis_tdata(int_aps_wght_m_axis_tdata[15:0]),
        .int_aps_wght_m_axis_tlast(int_aps_wght_m_axis_tlast[0]),
        .int_external_error(int_external_error),
        .int_spl_wght_m_axis_tlast(int_spl_wght_m_axis_tlast),
        .m_axis_tvalid_reg_reg(int_aps_wght_m_axis_tvalid[0]),
        .operation_busy_bus(operation_busy_bus[0]),
        .operation_error_bus(operation_error_bus[0]),
        .operation_start(operation_start),
        .operation_start_reg(\axis_packet_splitter_genblock[0].axis_packet_splitter_inst_n_7 ),
        .p_4_in_34(p_4_in_34),
        .\pckt_size_reg[17] (pckt_size_reg_early0),
        .\pckt_size_reg_early_reg[18]_0 (\pckt_size_reg_early_reg[18]_6 ),
        .s_axis_t_tready_int(s_axis_t_tready_int),
        .s_axis_tlast_int(s_axis_tlast_int),
        .s_axis_tready_early(s_axis_tready_early),
        .s_axis_tready_reg_reg(s_axis_tready_int),
        .s_axis_tvalid_int__0(s_axis_tvalid_int__0),
        .store_t(store_t),
        .\temp_m_axis_tdata_reg_reg[15] (\temp_m_axis_tdata_reg_reg[15] [15:0]),
        .temp_m_axis_tvalid_reg(temp_m_axis_tvalid_reg));
  KanTop_KanAcceleratorWrapper_0_0_AxisPacketSplitter_57 \axis_packet_splitter_genblock[1].axis_packet_splitter_inst 
       (.CO(\pckt_size_reg_early_reg[18] ),
        .D(\axis_packet_splitter_genblock[1].axis_packet_splitter_inst_n_8 ),
        .Q(Q),
        .core_clk(core_clk),
        .\fsm_state_reg[0]_0 (\axis_packet_splitter_genblock[7].axis_packet_splitter_inst_n_7 ),
        .\fsm_state_reg[0]_1 (\axis_packet_splitter_genblock[6].axis_packet_splitter_inst_n_7 ),
        .\fsm_state_reg[0]_2 (\axis_packet_splitter_genblock[5].axis_packet_splitter_inst_n_7 ),
        .\fsm_state_reg[0]_3 (\axis_packet_splitter_genblock[4].axis_packet_splitter_inst_n_7 ),
        .\fsm_state_reg[0]_4 (\axis_packet_splitter_genblock[3].axis_packet_splitter_inst_n_7 ),
        .\fsm_state_reg[0]_5 (\axis_packet_splitter_genblock[2].axis_packet_splitter_inst_n_7 ),
        .\fsm_state_reg[0]_6 (\axis_packet_splitter_genblock[0].axis_packet_splitter_inst_n_7 ),
        .\fsm_state_reg[1]_0 (D),
        .\fsm_state_reg[1]_1 ({operation_error_bus[7:2],operation_error_bus[0]}),
        .int_aps_wght_m_axis_tdata(int_aps_wght_m_axis_tdata[31:16]),
        .int_aps_wght_m_axis_tlast(int_aps_wght_m_axis_tlast[1]),
        .int_external_error(int_external_error),
        .int_spl_wght_m_axis_tlast(int_spl_wght_m_axis_tlast),
        .\m_axis_tdata_reg_reg[0] (\m_axis_tdata_reg_reg[0] ),
        .m_axis_tvalid_reg_reg(int_aps_wght_m_axis_tvalid[1]),
        .operation_busy_bus(operation_busy_bus[1]),
        .operation_error_bus(operation_error_bus[1]),
        .operation_start(operation_start),
        .p_4_in_33(p_4_in_33),
        .\pckt_size_reg_early_reg[18]_0 (pckt_size_reg_early0),
        .\rst_pipeline_reg[3] (\axis_packet_splitter_genblock[1].axis_packet_splitter_inst_n_9 ),
        .\rst_pipeline_reg[3]_0 (\axis_packet_splitter_genblock[1].axis_packet_splitter_inst_n_10 ),
        .\rst_pipeline_reg[3]_1 (\axis_packet_splitter_genblock[1].axis_packet_splitter_inst_n_11 ),
        .\rst_pipeline_reg[3]_2 (\axis_packet_splitter_genblock[1].axis_packet_splitter_inst_n_12 ),
        .\rst_pipeline_reg[3]_3 (\axis_packet_splitter_genblock[1].axis_packet_splitter_inst_n_13 ),
        .\rst_pipeline_reg[3]_4 (\axis_packet_splitter_genblock[1].axis_packet_splitter_inst_n_14 ),
        .s_axis_t_tready_int_35(s_axis_t_tready_int_35),
        .s_axis_tlast_int_15(s_axis_tlast_int_15),
        .s_axis_tready_early_14(s_axis_tready_early_14),
        .s_axis_tready_reg_reg(s_axis_tready_int_0),
        .s_axis_tvalid_int__0_48(s_axis_tvalid_int__0_48),
        .store_t_36(store_t_36),
        .\temp_m_axis_tdata_reg_reg[15] (\temp_m_axis_tdata_reg_reg[15] [31:16]),
        .temp_m_axis_tvalid_reg_7(temp_m_axis_tvalid_reg_7));
  KanTop_KanAcceleratorWrapper_0_0_AxisPacketSplitter_58 \axis_packet_splitter_genblock[2].axis_packet_splitter_inst 
       (.CO(\pckt_size_reg_early_reg[18]_0 ),
        .D(\axis_packet_splitter_genblock[1].axis_packet_splitter_inst_n_13 ),
        .Q(Q),
        .core_clk(core_clk),
        .int_aps_wght_m_axis_tdata(int_aps_wght_m_axis_tdata[47:32]),
        .int_aps_wght_m_axis_tlast(int_aps_wght_m_axis_tlast[2]),
        .int_external_error(int_external_error),
        .int_spl_wght_m_axis_tlast(int_spl_wght_m_axis_tlast),
        .\m_axis_tdata_reg_reg[0] (\m_axis_tdata_reg_reg[0]_0 ),
        .m_axis_tvalid_reg_reg(int_aps_wght_m_axis_tvalid[2]),
        .operation_busy_bus(operation_busy_bus[2]),
        .operation_error_reg_0(operation_error_bus[2]),
        .operation_start(operation_start),
        .operation_start_reg(\axis_packet_splitter_genblock[2].axis_packet_splitter_inst_n_7 ),
        .p_4_in_32(p_4_in_32),
        .\pckt_size_reg_early_reg[18]_0 (pckt_size_reg_early0),
        .s_axis_t_tready_int_37(s_axis_t_tready_int_37),
        .s_axis_tlast_int_17(s_axis_tlast_int_17),
        .s_axis_tready_early_16(s_axis_tready_early_16),
        .s_axis_tready_reg_reg(s_axis_tready_int_1),
        .s_axis_tvalid_int__0_49(s_axis_tvalid_int__0_49),
        .store_t_38(store_t_38),
        .\temp_m_axis_tdata_reg_reg[15] (\temp_m_axis_tdata_reg_reg[15] [47:32]),
        .temp_m_axis_tvalid_reg_8(temp_m_axis_tvalid_reg_8));
  KanTop_KanAcceleratorWrapper_0_0_AxisPacketSplitter_59 \axis_packet_splitter_genblock[3].axis_packet_splitter_inst 
       (.CO(\pckt_size_reg_early_reg[18]_1 ),
        .D(\axis_packet_splitter_genblock[1].axis_packet_splitter_inst_n_12 ),
        .Q(Q),
        .core_clk(core_clk),
        .int_aps_wght_m_axis_tdata(int_aps_wght_m_axis_tdata[63:48]),
        .int_aps_wght_m_axis_tlast(int_aps_wght_m_axis_tlast[3]),
        .int_external_error(int_external_error),
        .int_spl_wght_m_axis_tlast(int_spl_wght_m_axis_tlast),
        .\m_axis_tdata_reg_reg[0] (\m_axis_tdata_reg_reg[0]_1 ),
        .m_axis_tvalid_reg_reg(int_aps_wght_m_axis_tvalid[3]),
        .operation_busy_bus(operation_busy_bus[3]),
        .operation_error_bus(operation_error_bus[2:0]),
        .operation_error_reg_0(operation_error_bus[3]),
        .operation_error_reg_1(\axis_packet_splitter_genblock[3].axis_packet_splitter_inst_n_8 ),
        .operation_start(operation_start),
        .operation_start_reg(\axis_packet_splitter_genblock[3].axis_packet_splitter_inst_n_7 ),
        .p_4_in_31(p_4_in_31),
        .\pckt_size_reg_early_reg[18]_0 (pckt_size_reg_early0),
        .s_axis_t_tready_int_39(s_axis_t_tready_int_39),
        .s_axis_tlast_int_19(s_axis_tlast_int_19),
        .s_axis_tready_early_18(s_axis_tready_early_18),
        .s_axis_tready_reg_reg(s_axis_tready_int_2),
        .s_axis_tvalid_int__0_50(s_axis_tvalid_int__0_50),
        .store_t_40(store_t_40),
        .\temp_m_axis_tdata_reg_reg[15] (\temp_m_axis_tdata_reg_reg[15] [63:48]),
        .temp_m_axis_tvalid_reg_9(temp_m_axis_tvalid_reg_9));
  KanTop_KanAcceleratorWrapper_0_0_AxisPacketSplitter_60 \axis_packet_splitter_genblock[4].axis_packet_splitter_inst 
       (.CO(\pckt_size_reg_early_reg[18]_2 ),
        .D(\axis_packet_splitter_genblock[1].axis_packet_splitter_inst_n_11 ),
        .Q(Q),
        .core_clk(core_clk),
        .int_aps_wght_m_axis_tdata(int_aps_wght_m_axis_tdata[79:64]),
        .int_aps_wght_m_axis_tlast(int_aps_wght_m_axis_tlast[4]),
        .int_external_error(int_external_error),
        .int_spl_wght_m_axis_tlast(int_spl_wght_m_axis_tlast),
        .\m_axis_tdata_reg_reg[0] (\m_axis_tdata_reg_reg[0]_2 ),
        .m_axis_tvalid_reg_reg(int_aps_wght_m_axis_tvalid[4]),
        .\multi_channel_genblock.operation_error_reg_reduced_reg (operation_error_bus[7:5]),
        .\multi_channel_genblock.operation_error_reg_reduced_reg_0 (\axis_packet_splitter_genblock[3].axis_packet_splitter_inst_n_8 ),
        .operation_busy_bus(operation_busy_bus[4]),
        .operation_error_reg_0(operation_error_bus[4]),
        .operation_error_reg_1(\axis_packet_splitter_genblock[4].axis_packet_splitter_inst_n_8 ),
        .operation_start(operation_start),
        .operation_start_reg(\axis_packet_splitter_genblock[4].axis_packet_splitter_inst_n_7 ),
        .p_4_in_30(p_4_in_30),
        .\pckt_size_reg_early_reg[18]_0 (pckt_size_reg_early0),
        .s_axis_t_tready_int_41(s_axis_t_tready_int_41),
        .s_axis_tlast_int_21(s_axis_tlast_int_21),
        .s_axis_tready_early_20(s_axis_tready_early_20),
        .s_axis_tready_reg_reg(s_axis_tready_int_3),
        .s_axis_tvalid_int__0_51(s_axis_tvalid_int__0_51),
        .store_u(store_u),
        .\temp_m_axis_tdata_reg_reg[15] (\temp_m_axis_tdata_reg_reg[15] [79:64]),
        .temp_m_axis_tvalid_reg_10(temp_m_axis_tvalid_reg_10));
  KanTop_KanAcceleratorWrapper_0_0_AxisPacketSplitter_61 \axis_packet_splitter_genblock[5].axis_packet_splitter_inst 
       (.CO(\pckt_size_reg_early_reg[18]_3 ),
        .D(\axis_packet_splitter_genblock[1].axis_packet_splitter_inst_n_10 ),
        .Q(Q),
        .core_clk(core_clk),
        .int_aps_wght_m_axis_tdata(int_aps_wght_m_axis_tdata[95:80]),
        .int_aps_wght_m_axis_tlast(int_aps_wght_m_axis_tlast[5]),
        .int_external_error(int_external_error),
        .int_spl_wght_m_axis_tlast(int_spl_wght_m_axis_tlast),
        .\m_axis_tdata_reg_reg[0] (\m_axis_tdata_reg_reg[0]_3 ),
        .m_axis_tvalid_reg_reg(int_aps_wght_m_axis_tvalid[5]),
        .operation_busy_bus(operation_busy_bus[5]),
        .operation_error_reg_0(operation_error_bus[5]),
        .operation_start(operation_start),
        .operation_start_reg(\axis_packet_splitter_genblock[5].axis_packet_splitter_inst_n_7 ),
        .p_4_in_29(p_4_in_29),
        .\pckt_size_reg_early_reg[18]_0 (pckt_size_reg_early0),
        .s_axis_t_tready_int_42(s_axis_t_tready_int_42),
        .s_axis_tlast_int_23(s_axis_tlast_int_23),
        .s_axis_tready_early_22(s_axis_tready_early_22),
        .s_axis_tready_reg_reg(s_axis_tready_int_4),
        .s_axis_tvalid_int__0_52(s_axis_tvalid_int__0_52),
        .store_u_43(store_u_43),
        .\temp_m_axis_tdata_reg_reg[15] (\temp_m_axis_tdata_reg_reg[15] [95:80]),
        .temp_m_axis_tvalid_reg_11(temp_m_axis_tvalid_reg_11));
  KanTop_KanAcceleratorWrapper_0_0_AxisPacketSplitter_62 \axis_packet_splitter_genblock[6].axis_packet_splitter_inst 
       (.CO(\pckt_size_reg_early_reg[18]_4 ),
        .D(\axis_packet_splitter_genblock[1].axis_packet_splitter_inst_n_9 ),
        .Q(Q),
        .core_clk(core_clk),
        .int_aps_wght_m_axis_tdata(int_aps_wght_m_axis_tdata[111:96]),
        .int_aps_wght_m_axis_tlast(int_aps_wght_m_axis_tlast[6]),
        .int_external_error(int_external_error),
        .int_spl_wght_m_axis_tlast(int_spl_wght_m_axis_tlast),
        .\m_axis_tdata_reg_reg[0] (\m_axis_tdata_reg_reg[0]_4 ),
        .m_axis_tvalid_reg_reg(int_aps_wght_m_axis_tvalid[6]),
        .operation_busy_bus(operation_busy_bus[6]),
        .operation_error_reg_0(operation_error_bus[6]),
        .operation_start(operation_start),
        .operation_start_reg(\axis_packet_splitter_genblock[6].axis_packet_splitter_inst_n_7 ),
        .p_4_in_28(p_4_in_28),
        .\pckt_size_reg_early_reg[18]_0 (pckt_size_reg_early0),
        .s_axis_t_tready_int_44(s_axis_t_tready_int_44),
        .s_axis_tlast_int_25(s_axis_tlast_int_25),
        .s_axis_tready_early_24(s_axis_tready_early_24),
        .s_axis_tready_reg_reg(s_axis_tready_int_5),
        .s_axis_tvalid_int__0_53(s_axis_tvalid_int__0_53),
        .store_u_45(store_u_45),
        .\temp_m_axis_tdata_reg_reg[15] (\temp_m_axis_tdata_reg_reg[15] [111:96]),
        .temp_m_axis_tvalid_reg_12(temp_m_axis_tvalid_reg_12));
  KanTop_KanAcceleratorWrapper_0_0_AxisPacketSplitter_63 \axis_packet_splitter_genblock[7].axis_packet_splitter_inst 
       (.CO(\pckt_size_reg_early_reg[18]_5 ),
        .D(\axis_packet_splitter_genblock[1].axis_packet_splitter_inst_n_8 ),
        .Q(Q),
        .core_clk(core_clk),
        .int_aps_wght_m_axis_tdata(int_aps_wght_m_axis_tdata[127:112]),
        .int_aps_wght_m_axis_tlast(int_aps_wght_m_axis_tlast[7]),
        .int_external_error(int_external_error),
        .int_spl_wght_m_axis_tlast(int_spl_wght_m_axis_tlast),
        .\m_axis_tdata_reg_reg[0] (\m_axis_tdata_reg_reg[0]_5 ),
        .m_axis_tvalid_reg_reg(int_aps_wght_m_axis_tvalid[7]),
        .operation_busy_bus(operation_busy_bus[7]),
        .operation_error_reg_0(operation_error_bus[7]),
        .operation_start(operation_start),
        .operation_start_reg(\axis_packet_splitter_genblock[7].axis_packet_splitter_inst_n_7 ),
        .p_4_in(p_4_in),
        .\pckt_size_reg_early_reg[18]_0 (pckt_size_reg_early0),
        .s_axis_t_tready_int_46(s_axis_t_tready_int_46),
        .s_axis_tlast_int_27(s_axis_tlast_int_27),
        .s_axis_tready_early_26(s_axis_tready_early_26),
        .s_axis_tready_reg_reg(s_axis_tready_int_6),
        .s_axis_tvalid_int__0_54(s_axis_tvalid_int__0_54),
        .store_u_47(store_u_47),
        .\temp_m_axis_tdata_reg_reg[15] (\temp_m_axis_tdata_reg_reg[15] [127:112]),
        .temp_m_axis_tvalid_reg_13(temp_m_axis_tvalid_reg_13));
  FDRE \multi_channel_genblock.operation_error_reg_reduced_reg 
       (.C(core_clk),
        .CE(1'b1),
        .D(\axis_packet_splitter_genblock[4].axis_packet_splitter_inst_n_8 ),
        .Q(D),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "KanAccelerator" *) 
module KanTop_KanAcceleratorWrapper_0_0_KanAccelerator
   (DOADO,
    DOBDO,
    ram_reg_1,
    ram_reg_1_0,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_1_1,
    ram_reg_1_2,
    int_mcu_data_bram_en,
    s00_axil_data_bvalid,
    s_axil_arready_reg_reg,
    s00_axil_data_rready_0,
    s00_axil_data_wready,
    s_axil_rvalid_pipe_reg_reg,
    ram_reg,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    \FSM_sequential_loc_fsm_state_reg[0] ,
    int_rdenb,
    s_axil_grid_bvalid,
    s_axil_arready_reg_reg_0,
    s_axil_grid_rready_0,
    s_axil_grid_wready,
    s_axil_rvalid_pipe_reg_reg_0,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    \FSM_sequential_loc_fsm_state_reg[0]_0 ,
    int_rdenb_1,
    s_axil_scle_bvalid,
    s_axil_arready_reg_reg_1,
    s_axil_scle_rready_0,
    s_axil_scle_wready,
    s_axil_rvalid_pipe_reg_reg_1,
    ram_reg_0_1,
    ram_reg_0_2,
    DOPADOP,
    DOPBDOP,
    ram_reg_1_3,
    ram_reg_1_4,
    Q,
    export_rslt_last,
    export_rslt_last_0,
    export_rslt_last_1,
    export_rslt_last_2,
    int_buf_rslt_s_axis_tready,
    int_buf_rslt_m_axis_tlast,
    \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg ,
    \register_genblock[1].skid_buffer_genblock.m_axis_tvalid_reg_reg ,
    s_axil_ctrl_arready,
    s_axil_ctrl_rvalid,
    \m_axis_tvalid_pipe_reg_reg[1] ,
    internal_operation_error,
    s00_axil_data_rdata,
    s_axil_grid_rdata,
    s_axil_scle_rdata,
    int_buf_rslt_s_axis_tvalid,
    \m_axis_pipe_reg_reg[1][73] ,
    m_axis_rslt_tlast,
    s_axil_ctrl_bvalid,
    s_axil_ctrl_awready,
    s_axil_ctrl_wready,
    s_axil_ctrl_rdata,
    operation_busy,
    operation_error,
    operation_complete,
    locked,
    pl2ps_intr,
    s_axis_wght_tready,
    core_clk,
    s00_axil_data_aclk,
    s00_axil_data_wdata,
    s00_axil_data_areset,
    s_axil_grid_aclk,
    s_axil_grid_wdata,
    s_axil_grid_areset,
    s_axil_scle_aclk,
    s_axil_scle_wdata,
    s_axil_scle_areset,
    m_axis_tlast_reg_reg,
    m_axis_tlast_reg_reg_0,
    m_axis_tlast_reg_reg_1,
    m_axis_tlast_reg_reg_2,
    \m_axis_tdata_reg_reg[0] ,
    \m_axis_tdata_reg_reg[0]_0 ,
    \m_axis_tdata_reg_reg[1] ,
    \m_axis_tdata_reg_reg[2] ,
    \m_axis_tdata_reg_reg[3] ,
    \m_axis_tdata_reg_reg[4] ,
    \m_axis_tdata_reg_reg[5] ,
    \m_axis_tdata_reg_reg[6] ,
    \m_axis_tdata_reg_reg[7] ,
    \m_axis_tdata_reg_reg[8] ,
    \m_axis_tdata_reg_reg[9] ,
    \m_axis_tdata_reg_reg[10] ,
    \m_axis_tdata_reg_reg[11] ,
    \m_axis_tdata_reg_reg[12] ,
    \m_axis_tdata_reg_reg[13] ,
    \m_axis_tdata_reg_reg[14] ,
    \m_axis_tdata_reg_reg[15] ,
    \s_axil_rdata_reg_int_reg_reg[31] ,
    \s_axil_rdata_reg_int_reg_reg[0] ,
    \s_axil_rdata_reg_int_reg_reg[1] ,
    \s_axil_rdata_reg_int_reg_reg[2] ,
    \s_axil_rdata_reg_int_reg_reg[3] ,
    \s_axil_rdata_reg_int_reg_reg[4] ,
    \s_axil_rdata_reg_int_reg_reg[5] ,
    \s_axil_rdata_reg_int_reg_reg[6] ,
    \s_axil_rdata_reg_int_reg_reg[7] ,
    \s_axil_rdata_reg_int_reg_reg[8] ,
    \s_axil_rdata_reg_int_reg_reg[9] ,
    \s_axil_rdata_reg_int_reg_reg[10] ,
    \s_axil_rdata_reg_int_reg_reg[11] ,
    \s_axil_rdata_reg_int_reg_reg[12] ,
    \s_axil_rdata_reg_int_reg_reg[13] ,
    \s_axil_rdata_reg_int_reg_reg[14] ,
    \s_axil_rdata_reg_int_reg_reg[15] ,
    \m_axis_tdata_reg_reg[0]_1 ,
    \m_axis_tdata_reg_reg[0]_2 ,
    \m_axis_tdata_reg_reg[1]_0 ,
    \m_axis_tdata_reg_reg[2]_0 ,
    \m_axis_tdata_reg_reg[3]_0 ,
    \m_axis_tdata_reg_reg[4]_0 ,
    \m_axis_tdata_reg_reg[5]_0 ,
    \m_axis_tdata_reg_reg[6]_0 ,
    \m_axis_tdata_reg_reg[7]_0 ,
    \m_axis_tdata_reg_reg[8]_0 ,
    \m_axis_tdata_reg_reg[9]_0 ,
    \m_axis_tdata_reg_reg[10]_0 ,
    \m_axis_tdata_reg_reg[11]_0 ,
    \m_axis_tdata_reg_reg[12]_0 ,
    \m_axis_tdata_reg_reg[13]_0 ,
    \m_axis_tdata_reg_reg[14]_0 ,
    \m_axis_tdata_reg_reg[15]_0 ,
    \s_axil_rdata_reg_int_reg_reg[16] ,
    \s_axil_rdata_reg_int_reg_reg[17] ,
    \s_axil_rdata_reg_int_reg_reg[18] ,
    \s_axil_rdata_reg_int_reg_reg[19] ,
    \s_axil_rdata_reg_int_reg_reg[20] ,
    \s_axil_rdata_reg_int_reg_reg[21] ,
    \s_axil_rdata_reg_int_reg_reg[22] ,
    \s_axil_rdata_reg_int_reg_reg[23] ,
    \s_axil_rdata_reg_int_reg_reg[24] ,
    \s_axil_rdata_reg_int_reg_reg[25] ,
    \s_axil_rdata_reg_int_reg_reg[26] ,
    \s_axil_rdata_reg_int_reg_reg[27] ,
    \s_axil_rdata_reg_int_reg_reg[28] ,
    \s_axil_rdata_reg_int_reg_reg[29] ,
    \s_axil_rdata_reg_int_reg_reg[30] ,
    \s_axil_rdata_reg_int_reg_reg[31]_0 ,
    s00_axil_data_rready,
    \temp_m_axis_tdata_reg_reg[15] ,
    \temp_m_axis_tdata_reg_reg[0] ,
    \temp_m_axis_tdata_reg_reg[1] ,
    \temp_m_axis_tdata_reg_reg[2] ,
    \temp_m_axis_tdata_reg_reg[3] ,
    \temp_m_axis_tdata_reg_reg[4] ,
    \temp_m_axis_tdata_reg_reg[5] ,
    \temp_m_axis_tdata_reg_reg[6] ,
    \temp_m_axis_tdata_reg_reg[7] ,
    \temp_m_axis_tdata_reg_reg[8] ,
    \temp_m_axis_tdata_reg_reg[9] ,
    \temp_m_axis_tdata_reg_reg[10] ,
    \temp_m_axis_tdata_reg_reg[11] ,
    \temp_m_axis_tdata_reg_reg[12] ,
    \temp_m_axis_tdata_reg_reg[13] ,
    \temp_m_axis_tdata_reg_reg[14] ,
    \temp_m_axis_tdata_reg_reg[15]_0 ,
    \s_axil_rdata_reg_int_reg_reg[31]_1 ,
    \s_axil_rdata_reg_int_reg_reg[0]_0 ,
    \s_axil_rdata_reg_int_reg_reg[1]_0 ,
    \s_axil_rdata_reg_int_reg_reg[2]_0 ,
    \s_axil_rdata_reg_int_reg_reg[3]_0 ,
    \s_axil_rdata_reg_int_reg_reg[4]_0 ,
    \s_axil_rdata_reg_int_reg_reg[5]_0 ,
    \s_axil_rdata_reg_int_reg_reg[6]_0 ,
    \s_axil_rdata_reg_int_reg_reg[7]_0 ,
    \s_axil_rdata_reg_int_reg_reg[8]_0 ,
    \s_axil_rdata_reg_int_reg_reg[9]_0 ,
    \s_axil_rdata_reg_int_reg_reg[10]_0 ,
    \s_axil_rdata_reg_int_reg_reg[11]_0 ,
    \s_axil_rdata_reg_int_reg_reg[12]_0 ,
    \s_axil_rdata_reg_int_reg_reg[13]_0 ,
    \s_axil_rdata_reg_int_reg_reg[14]_0 ,
    \s_axil_rdata_reg_int_reg_reg[15]_0 ,
    \s_axil_rdata_reg_int_reg_reg[16]_0 ,
    \s_axil_rdata_reg_int_reg_reg[17]_0 ,
    \s_axil_rdata_reg_int_reg_reg[18]_0 ,
    \s_axil_rdata_reg_int_reg_reg[19]_0 ,
    \s_axil_rdata_reg_int_reg_reg[20]_0 ,
    \s_axil_rdata_reg_int_reg_reg[21]_0 ,
    \s_axil_rdata_reg_int_reg_reg[22]_0 ,
    \s_axil_rdata_reg_int_reg_reg[23]_0 ,
    \s_axil_rdata_reg_int_reg_reg[24]_0 ,
    \s_axil_rdata_reg_int_reg_reg[25]_0 ,
    \s_axil_rdata_reg_int_reg_reg[26]_0 ,
    \s_axil_rdata_reg_int_reg_reg[27]_0 ,
    \s_axil_rdata_reg_int_reg_reg[28]_0 ,
    \s_axil_rdata_reg_int_reg_reg[29]_0 ,
    \s_axil_rdata_reg_int_reg_reg[30]_0 ,
    \s_axil_rdata_reg_int_reg_reg[31]_2 ,
    s_axil_grid_rready,
    \s_axil_rdata_reg_int_reg_reg[31]_3 ,
    \s_axil_rdata_reg_int_reg_reg[0]_1 ,
    \s_axil_rdata_reg_int_reg_reg[1]_1 ,
    \s_axil_rdata_reg_int_reg_reg[2]_1 ,
    \s_axil_rdata_reg_int_reg_reg[3]_1 ,
    \s_axil_rdata_reg_int_reg_reg[4]_1 ,
    \s_axil_rdata_reg_int_reg_reg[5]_1 ,
    \s_axil_rdata_reg_int_reg_reg[6]_1 ,
    \s_axil_rdata_reg_int_reg_reg[7]_1 ,
    \s_axil_rdata_reg_int_reg_reg[8]_1 ,
    \s_axil_rdata_reg_int_reg_reg[9]_1 ,
    \s_axil_rdata_reg_int_reg_reg[10]_1 ,
    \s_axil_rdata_reg_int_reg_reg[11]_1 ,
    \s_axil_rdata_reg_int_reg_reg[12]_1 ,
    \s_axil_rdata_reg_int_reg_reg[13]_1 ,
    \s_axil_rdata_reg_int_reg_reg[14]_1 ,
    \s_axil_rdata_reg_int_reg_reg[15]_1 ,
    \temp_m_axis_tdata_reg_reg[15]_1 ,
    \temp_m_axis_tdata_reg_reg[0]_0 ,
    \temp_m_axis_tdata_reg_reg[1]_0 ,
    \temp_m_axis_tdata_reg_reg[2]_0 ,
    \temp_m_axis_tdata_reg_reg[3]_0 ,
    \temp_m_axis_tdata_reg_reg[4]_0 ,
    \temp_m_axis_tdata_reg_reg[5]_0 ,
    \temp_m_axis_tdata_reg_reg[6]_0 ,
    \temp_m_axis_tdata_reg_reg[7]_0 ,
    \temp_m_axis_tdata_reg_reg[8]_0 ,
    \temp_m_axis_tdata_reg_reg[9]_0 ,
    \temp_m_axis_tdata_reg_reg[10]_0 ,
    \temp_m_axis_tdata_reg_reg[11]_0 ,
    \temp_m_axis_tdata_reg_reg[12]_0 ,
    \temp_m_axis_tdata_reg_reg[13]_0 ,
    \temp_m_axis_tdata_reg_reg[14]_0 ,
    \temp_m_axis_tdata_reg_reg[15]_2 ,
    \s_axil_rdata_reg_int_reg_reg[16]_1 ,
    \s_axil_rdata_reg_int_reg_reg[17]_1 ,
    \s_axil_rdata_reg_int_reg_reg[18]_1 ,
    \s_axil_rdata_reg_int_reg_reg[19]_1 ,
    \s_axil_rdata_reg_int_reg_reg[20]_1 ,
    \s_axil_rdata_reg_int_reg_reg[21]_1 ,
    \s_axil_rdata_reg_int_reg_reg[22]_1 ,
    \s_axil_rdata_reg_int_reg_reg[23]_1 ,
    \s_axil_rdata_reg_int_reg_reg[24]_1 ,
    \s_axil_rdata_reg_int_reg_reg[25]_1 ,
    \s_axil_rdata_reg_int_reg_reg[26]_1 ,
    \s_axil_rdata_reg_int_reg_reg[27]_1 ,
    \s_axil_rdata_reg_int_reg_reg[28]_1 ,
    \s_axil_rdata_reg_int_reg_reg[29]_1 ,
    \s_axil_rdata_reg_int_reg_reg[30]_1 ,
    \s_axil_rdata_reg_int_reg_reg[31]_4 ,
    s_axil_scle_rready,
    \temp_m_axis_tdata_reg_reg[0]_1 ,
    \temp_m_axis_tdata_reg_reg[0]_2 ,
    \temp_m_axis_tdata_reg_reg[1]_1 ,
    \temp_m_axis_tdata_reg_reg[2]_1 ,
    \temp_m_axis_tdata_reg_reg[3]_1 ,
    \temp_m_axis_tdata_reg_reg[4]_1 ,
    \temp_m_axis_tdata_reg_reg[5]_1 ,
    \temp_m_axis_tdata_reg_reg[6]_1 ,
    \temp_m_axis_tdata_reg_reg[7]_1 ,
    \temp_m_axis_tdata_reg_reg[8]_1 ,
    \temp_m_axis_tdata_reg_reg[9]_1 ,
    \temp_m_axis_tdata_reg_reg[10]_1 ,
    \temp_m_axis_tdata_reg_reg[11]_1 ,
    \temp_m_axis_tdata_reg_reg[12]_1 ,
    \temp_m_axis_tdata_reg_reg[13]_1 ,
    \temp_m_axis_tdata_reg_reg[14]_1 ,
    \temp_m_axis_tdata_reg_reg[15]_3 ,
    \temp_m_axis_tdata_reg_reg[0]_3 ,
    \temp_m_axis_tdata_reg_reg[0]_4 ,
    \temp_m_axis_tdata_reg_reg[1]_2 ,
    \temp_m_axis_tdata_reg_reg[2]_2 ,
    \temp_m_axis_tdata_reg_reg[3]_2 ,
    \temp_m_axis_tdata_reg_reg[4]_2 ,
    \temp_m_axis_tdata_reg_reg[5]_2 ,
    \temp_m_axis_tdata_reg_reg[6]_2 ,
    \temp_m_axis_tdata_reg_reg[7]_2 ,
    \temp_m_axis_tdata_reg_reg[8]_2 ,
    \temp_m_axis_tdata_reg_reg[9]_2 ,
    \temp_m_axis_tdata_reg_reg[10]_2 ,
    \temp_m_axis_tdata_reg_reg[11]_2 ,
    \temp_m_axis_tdata_reg_reg[12]_2 ,
    \temp_m_axis_tdata_reg_reg[13]_2 ,
    \temp_m_axis_tdata_reg_reg[14]_2 ,
    \temp_m_axis_tdata_reg_reg[15]_4 ,
    s00_axil_data_bready,
    s_axil_grid_bready,
    s_axil_scle_bready,
    s_axis_wght_tvalid,
    s_axis_wght_tlast,
    s_axil_ctrl_wstrb,
    s_axil_ctrl_arvalid,
    s_axil_ctrl_rready,
    fsm_rst,
    m_axis_rslt_tready,
    s00_axil_data_wstrb,
    s_axil_grid_wstrb,
    s_axil_scle_wstrb,
    s_axil_ctrl_awaddr,
    s_axil_ctrl_wdata,
    s_axis_wght_tkeep,
    \temp_m_axis_tdata_reg_reg[0]_5 ,
    \temp_m_axis_tdata_reg_reg[0]_6 ,
    \temp_m_axis_tdata_reg_reg[1]_3 ,
    \temp_m_axis_tdata_reg_reg[2]_3 ,
    \temp_m_axis_tdata_reg_reg[3]_3 ,
    \temp_m_axis_tdata_reg_reg[4]_3 ,
    \temp_m_axis_tdata_reg_reg[5]_3 ,
    \temp_m_axis_tdata_reg_reg[6]_3 ,
    \temp_m_axis_tdata_reg_reg[7]_3 ,
    \temp_m_axis_tdata_reg_reg[8]_3 ,
    \temp_m_axis_tdata_reg_reg[9]_3 ,
    \temp_m_axis_tdata_reg_reg[10]_3 ,
    \temp_m_axis_tdata_reg_reg[11]_3 ,
    \temp_m_axis_tdata_reg_reg[12]_3 ,
    \temp_m_axis_tdata_reg_reg[13]_3 ,
    \temp_m_axis_tdata_reg_reg[14]_3 ,
    \temp_m_axis_tdata_reg_reg[15]_5 ,
    \temp_m_axis_tdata_reg_reg[0]_7 ,
    \temp_m_axis_tdata_reg_reg[0]_8 ,
    \temp_m_axis_tdata_reg_reg[1]_4 ,
    \temp_m_axis_tdata_reg_reg[2]_4 ,
    \temp_m_axis_tdata_reg_reg[3]_4 ,
    \temp_m_axis_tdata_reg_reg[4]_4 ,
    \temp_m_axis_tdata_reg_reg[5]_4 ,
    \temp_m_axis_tdata_reg_reg[6]_4 ,
    \temp_m_axis_tdata_reg_reg[7]_4 ,
    \temp_m_axis_tdata_reg_reg[8]_4 ,
    \temp_m_axis_tdata_reg_reg[9]_4 ,
    \temp_m_axis_tdata_reg_reg[10]_4 ,
    \temp_m_axis_tdata_reg_reg[11]_4 ,
    \temp_m_axis_tdata_reg_reg[12]_4 ,
    \temp_m_axis_tdata_reg_reg[13]_4 ,
    \temp_m_axis_tdata_reg_reg[14]_4 ,
    \temp_m_axis_tdata_reg_reg[15]_6 ,
    \ptr_reg_reg[2] ,
    s00_axil_data_araddr,
    s00_axil_data_awaddr,
    s00_axil_data_arvalid,
    s00_axil_data_awvalid,
    s00_axil_data_wvalid,
    s_axil_grid_araddr,
    s_axil_grid_awaddr,
    s_axil_grid_arvalid,
    s_axil_grid_awvalid,
    s_axil_grid_wvalid,
    s_axil_scle_araddr,
    s_axil_scle_awaddr,
    s_axil_scle_arvalid,
    s_axil_scle_awvalid,
    s_axil_scle_wvalid,
    m_axis_rslt_aclk,
    m_axis_rslt_areset,
    fsm_clk,
    s_axil_ctrl_wvalid,
    s_axil_ctrl_awvalid,
    s_axil_ctrl_bready,
    s_axil_ctrl_araddr,
    s_axis_wght_areset,
    s_axis_wght_aclk,
    s_axis_wght_tdata);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output [7:0]ram_reg_1;
  output [7:0]ram_reg_1_0;
  output [7:0]ram_reg_0;
  output [7:0]ram_reg_0_0;
  output [7:0]ram_reg_1_1;
  output [7:0]ram_reg_1_2;
  output [1:0]int_mcu_data_bram_en;
  output s00_axil_data_bvalid;
  output s_axil_arready_reg_reg;
  output s00_axil_data_rready_0;
  output s00_axil_data_wready;
  output s_axil_rvalid_pipe_reg_reg;
  output [15:0]ram_reg;
  output [15:0]ram_reg_2;
  output [15:0]ram_reg_3;
  output [15:0]ram_reg_4;
  output \FSM_sequential_loc_fsm_state_reg[0] ;
  output [0:0]int_rdenb;
  output s_axil_grid_bvalid;
  output s_axil_arready_reg_reg_0;
  output s_axil_grid_rready_0;
  output s_axil_grid_wready;
  output s_axil_rvalid_pipe_reg_reg_0;
  output [15:0]ram_reg_5;
  output [15:0]ram_reg_6;
  output [15:0]ram_reg_7;
  output [15:0]ram_reg_8;
  output \FSM_sequential_loc_fsm_state_reg[0]_0 ;
  output [0:0]int_rdenb_1;
  output s_axil_scle_bvalid;
  output s_axil_arready_reg_reg_1;
  output s_axil_scle_rready_0;
  output s_axil_scle_wready;
  output s_axil_rvalid_pipe_reg_reg_1;
  output [7:0]ram_reg_0_1;
  output [7:0]ram_reg_0_2;
  output [0:0]DOPADOP;
  output [0:0]DOPBDOP;
  output [6:0]ram_reg_1_3;
  output [6:0]ram_reg_1_4;
  output [0:0]Q;
  output export_rslt_last;
  output export_rslt_last_0;
  output export_rslt_last_1;
  output export_rslt_last_2;
  output [3:0]int_buf_rslt_s_axis_tready;
  output [3:0]int_buf_rslt_m_axis_tlast;
  output \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg ;
  output \register_genblock[1].skid_buffer_genblock.m_axis_tvalid_reg_reg ;
  output s_axil_ctrl_arready;
  output s_axil_ctrl_rvalid;
  output \m_axis_tvalid_pipe_reg_reg[1] ;
  output internal_operation_error;
  output [31:0]s00_axil_data_rdata;
  output [31:0]s_axil_grid_rdata;
  output [31:0]s_axil_scle_rdata;
  output [3:0]int_buf_rslt_s_axis_tvalid;
  output [72:0]\m_axis_pipe_reg_reg[1][73] ;
  output m_axis_rslt_tlast;
  output s_axil_ctrl_bvalid;
  output s_axil_ctrl_awready;
  output s_axil_ctrl_wready;
  output [31:0]s_axil_ctrl_rdata;
  output operation_busy;
  output operation_error;
  output operation_complete;
  output locked;
  output pl2ps_intr;
  output s_axis_wght_tready;
  input core_clk;
  input s00_axil_data_aclk;
  input [31:0]s00_axil_data_wdata;
  input s00_axil_data_areset;
  input s_axil_grid_aclk;
  input [31:0]s_axil_grid_wdata;
  input s_axil_grid_areset;
  input s_axil_scle_aclk;
  input [31:0]s_axil_scle_wdata;
  input s_axil_scle_areset;
  input m_axis_tlast_reg_reg;
  input m_axis_tlast_reg_reg_0;
  input m_axis_tlast_reg_reg_1;
  input m_axis_tlast_reg_reg_2;
  input \m_axis_tdata_reg_reg[0] ;
  input \m_axis_tdata_reg_reg[0]_0 ;
  input \m_axis_tdata_reg_reg[1] ;
  input \m_axis_tdata_reg_reg[2] ;
  input \m_axis_tdata_reg_reg[3] ;
  input \m_axis_tdata_reg_reg[4] ;
  input \m_axis_tdata_reg_reg[5] ;
  input \m_axis_tdata_reg_reg[6] ;
  input \m_axis_tdata_reg_reg[7] ;
  input \m_axis_tdata_reg_reg[8] ;
  input \m_axis_tdata_reg_reg[9] ;
  input \m_axis_tdata_reg_reg[10] ;
  input \m_axis_tdata_reg_reg[11] ;
  input \m_axis_tdata_reg_reg[12] ;
  input \m_axis_tdata_reg_reg[13] ;
  input \m_axis_tdata_reg_reg[14] ;
  input \m_axis_tdata_reg_reg[15] ;
  input \s_axil_rdata_reg_int_reg_reg[31] ;
  input \s_axil_rdata_reg_int_reg_reg[0] ;
  input \s_axil_rdata_reg_int_reg_reg[1] ;
  input \s_axil_rdata_reg_int_reg_reg[2] ;
  input \s_axil_rdata_reg_int_reg_reg[3] ;
  input \s_axil_rdata_reg_int_reg_reg[4] ;
  input \s_axil_rdata_reg_int_reg_reg[5] ;
  input \s_axil_rdata_reg_int_reg_reg[6] ;
  input \s_axil_rdata_reg_int_reg_reg[7] ;
  input \s_axil_rdata_reg_int_reg_reg[8] ;
  input \s_axil_rdata_reg_int_reg_reg[9] ;
  input \s_axil_rdata_reg_int_reg_reg[10] ;
  input \s_axil_rdata_reg_int_reg_reg[11] ;
  input \s_axil_rdata_reg_int_reg_reg[12] ;
  input \s_axil_rdata_reg_int_reg_reg[13] ;
  input \s_axil_rdata_reg_int_reg_reg[14] ;
  input \s_axil_rdata_reg_int_reg_reg[15] ;
  input \m_axis_tdata_reg_reg[0]_1 ;
  input \m_axis_tdata_reg_reg[0]_2 ;
  input \m_axis_tdata_reg_reg[1]_0 ;
  input \m_axis_tdata_reg_reg[2]_0 ;
  input \m_axis_tdata_reg_reg[3]_0 ;
  input \m_axis_tdata_reg_reg[4]_0 ;
  input \m_axis_tdata_reg_reg[5]_0 ;
  input \m_axis_tdata_reg_reg[6]_0 ;
  input \m_axis_tdata_reg_reg[7]_0 ;
  input \m_axis_tdata_reg_reg[8]_0 ;
  input \m_axis_tdata_reg_reg[9]_0 ;
  input \m_axis_tdata_reg_reg[10]_0 ;
  input \m_axis_tdata_reg_reg[11]_0 ;
  input \m_axis_tdata_reg_reg[12]_0 ;
  input \m_axis_tdata_reg_reg[13]_0 ;
  input \m_axis_tdata_reg_reg[14]_0 ;
  input \m_axis_tdata_reg_reg[15]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[16] ;
  input \s_axil_rdata_reg_int_reg_reg[17] ;
  input \s_axil_rdata_reg_int_reg_reg[18] ;
  input \s_axil_rdata_reg_int_reg_reg[19] ;
  input \s_axil_rdata_reg_int_reg_reg[20] ;
  input \s_axil_rdata_reg_int_reg_reg[21] ;
  input \s_axil_rdata_reg_int_reg_reg[22] ;
  input \s_axil_rdata_reg_int_reg_reg[23] ;
  input \s_axil_rdata_reg_int_reg_reg[24] ;
  input \s_axil_rdata_reg_int_reg_reg[25] ;
  input \s_axil_rdata_reg_int_reg_reg[26] ;
  input \s_axil_rdata_reg_int_reg_reg[27] ;
  input \s_axil_rdata_reg_int_reg_reg[28] ;
  input \s_axil_rdata_reg_int_reg_reg[29] ;
  input \s_axil_rdata_reg_int_reg_reg[30] ;
  input \s_axil_rdata_reg_int_reg_reg[31]_0 ;
  input s00_axil_data_rready;
  input \temp_m_axis_tdata_reg_reg[15] ;
  input \temp_m_axis_tdata_reg_reg[0] ;
  input \temp_m_axis_tdata_reg_reg[1] ;
  input \temp_m_axis_tdata_reg_reg[2] ;
  input \temp_m_axis_tdata_reg_reg[3] ;
  input \temp_m_axis_tdata_reg_reg[4] ;
  input \temp_m_axis_tdata_reg_reg[5] ;
  input \temp_m_axis_tdata_reg_reg[6] ;
  input \temp_m_axis_tdata_reg_reg[7] ;
  input \temp_m_axis_tdata_reg_reg[8] ;
  input \temp_m_axis_tdata_reg_reg[9] ;
  input \temp_m_axis_tdata_reg_reg[10] ;
  input \temp_m_axis_tdata_reg_reg[11] ;
  input \temp_m_axis_tdata_reg_reg[12] ;
  input \temp_m_axis_tdata_reg_reg[13] ;
  input \temp_m_axis_tdata_reg_reg[14] ;
  input \temp_m_axis_tdata_reg_reg[15]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[31]_1 ;
  input \s_axil_rdata_reg_int_reg_reg[0]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[1]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[2]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[3]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[4]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[5]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[6]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[7]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[8]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[9]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[10]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[11]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[12]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[13]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[14]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[15]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[16]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[17]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[18]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[19]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[20]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[21]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[22]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[23]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[24]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[25]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[26]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[27]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[28]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[29]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[30]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[31]_2 ;
  input s_axil_grid_rready;
  input \s_axil_rdata_reg_int_reg_reg[31]_3 ;
  input \s_axil_rdata_reg_int_reg_reg[0]_1 ;
  input \s_axil_rdata_reg_int_reg_reg[1]_1 ;
  input \s_axil_rdata_reg_int_reg_reg[2]_1 ;
  input \s_axil_rdata_reg_int_reg_reg[3]_1 ;
  input \s_axil_rdata_reg_int_reg_reg[4]_1 ;
  input \s_axil_rdata_reg_int_reg_reg[5]_1 ;
  input \s_axil_rdata_reg_int_reg_reg[6]_1 ;
  input \s_axil_rdata_reg_int_reg_reg[7]_1 ;
  input \s_axil_rdata_reg_int_reg_reg[8]_1 ;
  input \s_axil_rdata_reg_int_reg_reg[9]_1 ;
  input \s_axil_rdata_reg_int_reg_reg[10]_1 ;
  input \s_axil_rdata_reg_int_reg_reg[11]_1 ;
  input \s_axil_rdata_reg_int_reg_reg[12]_1 ;
  input \s_axil_rdata_reg_int_reg_reg[13]_1 ;
  input \s_axil_rdata_reg_int_reg_reg[14]_1 ;
  input \s_axil_rdata_reg_int_reg_reg[15]_1 ;
  input \temp_m_axis_tdata_reg_reg[15]_1 ;
  input \temp_m_axis_tdata_reg_reg[0]_0 ;
  input \temp_m_axis_tdata_reg_reg[1]_0 ;
  input \temp_m_axis_tdata_reg_reg[2]_0 ;
  input \temp_m_axis_tdata_reg_reg[3]_0 ;
  input \temp_m_axis_tdata_reg_reg[4]_0 ;
  input \temp_m_axis_tdata_reg_reg[5]_0 ;
  input \temp_m_axis_tdata_reg_reg[6]_0 ;
  input \temp_m_axis_tdata_reg_reg[7]_0 ;
  input \temp_m_axis_tdata_reg_reg[8]_0 ;
  input \temp_m_axis_tdata_reg_reg[9]_0 ;
  input \temp_m_axis_tdata_reg_reg[10]_0 ;
  input \temp_m_axis_tdata_reg_reg[11]_0 ;
  input \temp_m_axis_tdata_reg_reg[12]_0 ;
  input \temp_m_axis_tdata_reg_reg[13]_0 ;
  input \temp_m_axis_tdata_reg_reg[14]_0 ;
  input \temp_m_axis_tdata_reg_reg[15]_2 ;
  input \s_axil_rdata_reg_int_reg_reg[16]_1 ;
  input \s_axil_rdata_reg_int_reg_reg[17]_1 ;
  input \s_axil_rdata_reg_int_reg_reg[18]_1 ;
  input \s_axil_rdata_reg_int_reg_reg[19]_1 ;
  input \s_axil_rdata_reg_int_reg_reg[20]_1 ;
  input \s_axil_rdata_reg_int_reg_reg[21]_1 ;
  input \s_axil_rdata_reg_int_reg_reg[22]_1 ;
  input \s_axil_rdata_reg_int_reg_reg[23]_1 ;
  input \s_axil_rdata_reg_int_reg_reg[24]_1 ;
  input \s_axil_rdata_reg_int_reg_reg[25]_1 ;
  input \s_axil_rdata_reg_int_reg_reg[26]_1 ;
  input \s_axil_rdata_reg_int_reg_reg[27]_1 ;
  input \s_axil_rdata_reg_int_reg_reg[28]_1 ;
  input \s_axil_rdata_reg_int_reg_reg[29]_1 ;
  input \s_axil_rdata_reg_int_reg_reg[30]_1 ;
  input \s_axil_rdata_reg_int_reg_reg[31]_4 ;
  input s_axil_scle_rready;
  input \temp_m_axis_tdata_reg_reg[0]_1 ;
  input \temp_m_axis_tdata_reg_reg[0]_2 ;
  input \temp_m_axis_tdata_reg_reg[1]_1 ;
  input \temp_m_axis_tdata_reg_reg[2]_1 ;
  input \temp_m_axis_tdata_reg_reg[3]_1 ;
  input \temp_m_axis_tdata_reg_reg[4]_1 ;
  input \temp_m_axis_tdata_reg_reg[5]_1 ;
  input \temp_m_axis_tdata_reg_reg[6]_1 ;
  input \temp_m_axis_tdata_reg_reg[7]_1 ;
  input \temp_m_axis_tdata_reg_reg[8]_1 ;
  input \temp_m_axis_tdata_reg_reg[9]_1 ;
  input \temp_m_axis_tdata_reg_reg[10]_1 ;
  input \temp_m_axis_tdata_reg_reg[11]_1 ;
  input \temp_m_axis_tdata_reg_reg[12]_1 ;
  input \temp_m_axis_tdata_reg_reg[13]_1 ;
  input \temp_m_axis_tdata_reg_reg[14]_1 ;
  input \temp_m_axis_tdata_reg_reg[15]_3 ;
  input \temp_m_axis_tdata_reg_reg[0]_3 ;
  input \temp_m_axis_tdata_reg_reg[0]_4 ;
  input \temp_m_axis_tdata_reg_reg[1]_2 ;
  input \temp_m_axis_tdata_reg_reg[2]_2 ;
  input \temp_m_axis_tdata_reg_reg[3]_2 ;
  input \temp_m_axis_tdata_reg_reg[4]_2 ;
  input \temp_m_axis_tdata_reg_reg[5]_2 ;
  input \temp_m_axis_tdata_reg_reg[6]_2 ;
  input \temp_m_axis_tdata_reg_reg[7]_2 ;
  input \temp_m_axis_tdata_reg_reg[8]_2 ;
  input \temp_m_axis_tdata_reg_reg[9]_2 ;
  input \temp_m_axis_tdata_reg_reg[10]_2 ;
  input \temp_m_axis_tdata_reg_reg[11]_2 ;
  input \temp_m_axis_tdata_reg_reg[12]_2 ;
  input \temp_m_axis_tdata_reg_reg[13]_2 ;
  input \temp_m_axis_tdata_reg_reg[14]_2 ;
  input \temp_m_axis_tdata_reg_reg[15]_4 ;
  input s00_axil_data_bready;
  input s_axil_grid_bready;
  input s_axil_scle_bready;
  input s_axis_wght_tvalid;
  input s_axis_wght_tlast;
  input [3:0]s_axil_ctrl_wstrb;
  input s_axil_ctrl_arvalid;
  input s_axil_ctrl_rready;
  input fsm_rst;
  input m_axis_rslt_tready;
  input [3:0]s00_axil_data_wstrb;
  input [3:0]s_axil_grid_wstrb;
  input [3:0]s_axil_scle_wstrb;
  input [3:0]s_axil_ctrl_awaddr;
  input [31:0]s_axil_ctrl_wdata;
  input [7:0]s_axis_wght_tkeep;
  input \temp_m_axis_tdata_reg_reg[0]_5 ;
  input \temp_m_axis_tdata_reg_reg[0]_6 ;
  input \temp_m_axis_tdata_reg_reg[1]_3 ;
  input \temp_m_axis_tdata_reg_reg[2]_3 ;
  input \temp_m_axis_tdata_reg_reg[3]_3 ;
  input \temp_m_axis_tdata_reg_reg[4]_3 ;
  input \temp_m_axis_tdata_reg_reg[5]_3 ;
  input \temp_m_axis_tdata_reg_reg[6]_3 ;
  input \temp_m_axis_tdata_reg_reg[7]_3 ;
  input \temp_m_axis_tdata_reg_reg[8]_3 ;
  input \temp_m_axis_tdata_reg_reg[9]_3 ;
  input \temp_m_axis_tdata_reg_reg[10]_3 ;
  input \temp_m_axis_tdata_reg_reg[11]_3 ;
  input \temp_m_axis_tdata_reg_reg[12]_3 ;
  input \temp_m_axis_tdata_reg_reg[13]_3 ;
  input \temp_m_axis_tdata_reg_reg[14]_3 ;
  input \temp_m_axis_tdata_reg_reg[15]_5 ;
  input \temp_m_axis_tdata_reg_reg[0]_7 ;
  input \temp_m_axis_tdata_reg_reg[0]_8 ;
  input \temp_m_axis_tdata_reg_reg[1]_4 ;
  input \temp_m_axis_tdata_reg_reg[2]_4 ;
  input \temp_m_axis_tdata_reg_reg[3]_4 ;
  input \temp_m_axis_tdata_reg_reg[4]_4 ;
  input \temp_m_axis_tdata_reg_reg[5]_4 ;
  input \temp_m_axis_tdata_reg_reg[6]_4 ;
  input \temp_m_axis_tdata_reg_reg[7]_4 ;
  input \temp_m_axis_tdata_reg_reg[8]_4 ;
  input \temp_m_axis_tdata_reg_reg[9]_4 ;
  input \temp_m_axis_tdata_reg_reg[10]_4 ;
  input \temp_m_axis_tdata_reg_reg[11]_4 ;
  input \temp_m_axis_tdata_reg_reg[12]_4 ;
  input \temp_m_axis_tdata_reg_reg[13]_4 ;
  input \temp_m_axis_tdata_reg_reg[14]_4 ;
  input \temp_m_axis_tdata_reg_reg[15]_6 ;
  input \ptr_reg_reg[2] ;
  input [11:0]s00_axil_data_araddr;
  input [11:0]s00_axil_data_awaddr;
  input s00_axil_data_arvalid;
  input s00_axil_data_awvalid;
  input s00_axil_data_wvalid;
  input [1:0]s_axil_grid_araddr;
  input [1:0]s_axil_grid_awaddr;
  input s_axil_grid_arvalid;
  input s_axil_grid_awvalid;
  input s_axil_grid_wvalid;
  input [0:0]s_axil_scle_araddr;
  input [0:0]s_axil_scle_awaddr;
  input s_axil_scle_arvalid;
  input s_axil_scle_awvalid;
  input s_axil_scle_wvalid;
  input m_axis_rslt_aclk;
  input m_axis_rslt_areset;
  input fsm_clk;
  input s_axil_ctrl_wvalid;
  input s_axil_ctrl_awvalid;
  input s_axil_ctrl_bready;
  input [3:0]s_axil_ctrl_araddr;
  input s_axis_wght_areset;
  input s_axis_wght_aclk;
  input [63:0]s_axis_wght_tdata;

  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [0:0]DOPADOP;
  wire [0:0]DOPBDOP;
  wire \FSM_sequential_loc_fsm_state_reg[0] ;
  wire \FSM_sequential_loc_fsm_state_reg[0]_0 ;
  wire [0:0]Q;
  wire \act_func_inst/grid_share_genblock.axis_broadcast_inst/temp_m_axis_tlast_reg ;
  wire \act_func_inst/scle_share_genblock.axis_broadcast_inst/temp_m_axis_tlast_reg ;
  wire \act_func_inst/sub_mult_abs_chn_genblock[0].SubMultAbs_inst/SubMult_inst/stage_1_in_axis_data_tlast ;
  wire \act_func_inst/sub_mult_abs_chn_genblock[0].SubMultAbs_inst/SubMult_inst/stage_1_in_axis_data_tready ;
  wire \act_func_inst/sub_mult_abs_chn_genblock[1].SubMultAbs_inst/SubMult_inst/stage_1_in_axis_data_tlast ;
  wire \act_func_inst/sub_mult_abs_chn_genblock[1].SubMultAbs_inst/SubMult_inst/stage_1_in_axis_data_tready ;
  wire [15:0]\act_func_inst/temp_m_axis_tdata_reg ;
  wire axis_jnr_rslt_inst_n_17;
  wire axis_jnr_rslt_inst_n_18;
  wire axis_jnr_rslt_inst_n_19;
  wire \axis_packet_joiner_batch_genblock[0].AxisPacketJoiner_i/joiner_logic_genblock.axis_mux_inst/current_s_tlast ;
  wire [1:0]\axis_packet_joiner_batch_genblock[0].AxisPacketJoiner_i/joiner_logic_genblock.axis_mux_inst/select_reg ;
  wire [0:0]\axis_packet_joiner_batch_genblock[0].AxisPacketJoiner_i/joiner_logic_genblock.fsm_state ;
  wire \axis_packet_joiner_batch_genblock[0].AxisPacketJoiner_i/joiner_logic_genblock.generate_tlast_out ;
  wire \axis_packet_joiner_batch_genblock[0].AxisPacketJoiner_i/joiner_logic_genblock.m_axis_tlast_int ;
  wire [3:0]\axis_packet_joiner_batch_genblock[0].AxisPacketJoiner_i/joiner_logic_genblock.s_axis_tready_int ;
  wire [3:0]\axis_packet_joiner_batch_genblock[0].AxisPacketJoiner_i/joiner_logic_genblock.use_channels_reg ;
  wire \axis_packet_splitter_genblock[0].axis_packet_splitter_inst/generate_tlast0 ;
  wire \axis_packet_splitter_genblock[0].axis_packet_splitter_inst/in_axis_register_inst/s_axis_tready_early ;
  wire \axis_packet_splitter_genblock[0].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_reg ;
  wire \axis_packet_splitter_genblock[0].axis_packet_splitter_inst/p_4_in ;
  wire \axis_packet_splitter_genblock[0].axis_packet_splitter_inst/s_axis_tlast_int ;
  wire \axis_packet_splitter_genblock[0].axis_packet_splitter_inst/s_axis_tready_int ;
  wire \axis_packet_splitter_genblock[0].axis_packet_splitter_inst/s_axis_tvalid_int__0 ;
  wire \axis_packet_splitter_genblock[1].axis_packet_splitter_inst/generate_tlast0 ;
  wire \axis_packet_splitter_genblock[1].axis_packet_splitter_inst/in_axis_register_inst/s_axis_tready_early ;
  wire \axis_packet_splitter_genblock[1].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_reg ;
  wire \axis_packet_splitter_genblock[1].axis_packet_splitter_inst/p_4_in ;
  wire \axis_packet_splitter_genblock[1].axis_packet_splitter_inst/s_axis_tlast_int ;
  wire \axis_packet_splitter_genblock[1].axis_packet_splitter_inst/s_axis_tready_int ;
  wire \axis_packet_splitter_genblock[1].axis_packet_splitter_inst/s_axis_tvalid_int__0 ;
  wire \axis_packet_splitter_genblock[2].axis_packet_splitter_inst/generate_tlast0 ;
  wire \axis_packet_splitter_genblock[2].axis_packet_splitter_inst/in_axis_register_inst/s_axis_tready_early ;
  wire \axis_packet_splitter_genblock[2].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_reg ;
  wire \axis_packet_splitter_genblock[2].axis_packet_splitter_inst/p_4_in ;
  wire \axis_packet_splitter_genblock[2].axis_packet_splitter_inst/s_axis_tlast_int ;
  wire \axis_packet_splitter_genblock[2].axis_packet_splitter_inst/s_axis_tready_int ;
  wire \axis_packet_splitter_genblock[2].axis_packet_splitter_inst/s_axis_tvalid_int__0 ;
  wire \axis_packet_splitter_genblock[3].axis_packet_splitter_inst/generate_tlast0 ;
  wire \axis_packet_splitter_genblock[3].axis_packet_splitter_inst/in_axis_register_inst/s_axis_tready_early ;
  wire \axis_packet_splitter_genblock[3].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_reg ;
  wire \axis_packet_splitter_genblock[3].axis_packet_splitter_inst/p_4_in ;
  wire \axis_packet_splitter_genblock[3].axis_packet_splitter_inst/s_axis_tlast_int ;
  wire \axis_packet_splitter_genblock[3].axis_packet_splitter_inst/s_axis_tready_int ;
  wire \axis_packet_splitter_genblock[3].axis_packet_splitter_inst/s_axis_tvalid_int__0 ;
  wire \axis_packet_splitter_genblock[4].axis_packet_splitter_inst/generate_tlast0 ;
  wire \axis_packet_splitter_genblock[4].axis_packet_splitter_inst/in_axis_register_inst/s_axis_tready_early ;
  wire \axis_packet_splitter_genblock[4].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_reg ;
  wire \axis_packet_splitter_genblock[4].axis_packet_splitter_inst/p_4_in ;
  wire \axis_packet_splitter_genblock[4].axis_packet_splitter_inst/s_axis_tlast_int ;
  wire \axis_packet_splitter_genblock[4].axis_packet_splitter_inst/s_axis_tready_int ;
  wire \axis_packet_splitter_genblock[4].axis_packet_splitter_inst/s_axis_tvalid_int__0 ;
  wire \axis_packet_splitter_genblock[5].axis_packet_splitter_inst/generate_tlast0 ;
  wire \axis_packet_splitter_genblock[5].axis_packet_splitter_inst/in_axis_register_inst/s_axis_tready_early ;
  wire \axis_packet_splitter_genblock[5].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_reg ;
  wire \axis_packet_splitter_genblock[5].axis_packet_splitter_inst/p_4_in ;
  wire \axis_packet_splitter_genblock[5].axis_packet_splitter_inst/s_axis_tlast_int ;
  wire \axis_packet_splitter_genblock[5].axis_packet_splitter_inst/s_axis_tready_int ;
  wire \axis_packet_splitter_genblock[5].axis_packet_splitter_inst/s_axis_tvalid_int__0 ;
  wire \axis_packet_splitter_genblock[6].axis_packet_splitter_inst/generate_tlast0 ;
  wire \axis_packet_splitter_genblock[6].axis_packet_splitter_inst/in_axis_register_inst/s_axis_tready_early ;
  wire \axis_packet_splitter_genblock[6].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_reg ;
  wire \axis_packet_splitter_genblock[6].axis_packet_splitter_inst/p_4_in ;
  wire \axis_packet_splitter_genblock[6].axis_packet_splitter_inst/s_axis_tlast_int ;
  wire \axis_packet_splitter_genblock[6].axis_packet_splitter_inst/s_axis_tready_int ;
  wire \axis_packet_splitter_genblock[6].axis_packet_splitter_inst/s_axis_tvalid_int__0 ;
  wire \axis_packet_splitter_genblock[7].axis_packet_splitter_inst/generate_tlast0 ;
  wire \axis_packet_splitter_genblock[7].axis_packet_splitter_inst/in_axis_register_inst/s_axis_tready_early ;
  wire \axis_packet_splitter_genblock[7].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_reg ;
  wire \axis_packet_splitter_genblock[7].axis_packet_splitter_inst/p_4_in ;
  wire \axis_packet_splitter_genblock[7].axis_packet_splitter_inst/s_axis_tlast_int ;
  wire \axis_packet_splitter_genblock[7].axis_packet_splitter_inst/s_axis_tready_int ;
  wire \axis_packet_splitter_genblock[7].axis_packet_splitter_inst/s_axis_tvalid_int__0 ;
  wire axis_spl_wght_inst_n_2;
  wire ccu_inst_n_11;
  wire ccu_inst_n_16;
  wire ccu_inst_n_17;
  wire ccu_inst_n_18;
  wire ccu_inst_n_21;
  wire core_clk;
  wire [13:0]current_s_tdata;
  wire [1:0]dack_o;
  wire [1:0]dack_o_0;
  wire \data_chn_genblock[0].axis_fifo_data_inst/shift1 ;
  wire \data_chn_genblock[1].axis_fifo_data_inst/shift1 ;
  wire data_processor_inst_n_132;
  wire data_processor_inst_n_133;
  wire data_processor_inst_n_134;
  wire data_processor_inst_n_135;
  wire data_processor_inst_n_136;
  wire data_processor_inst_n_137;
  wire data_processor_inst_n_138;
  wire data_processor_inst_n_139;
  wire data_processor_inst_n_156;
  wire data_processor_inst_n_157;
  wire data_processor_inst_n_158;
  wire data_processor_inst_n_159;
  wire data_processor_inst_n_160;
  wire data_processor_inst_n_161;
  wire data_processor_inst_n_162;
  wire data_processor_inst_n_163;
  wire data_processor_inst_n_164;
  wire data_processor_inst_n_165;
  wire data_processor_inst_n_166;
  wire data_processor_inst_n_167;
  wire data_processor_inst_n_168;
  wire data_processor_inst_n_169;
  wire data_processor_inst_n_170;
  wire data_processor_inst_n_171;
  wire data_processor_inst_n_62;
  wire data_processor_inst_n_64;
  wire data_processor_inst_n_65;
  wire data_processor_inst_n_68;
  wire [13:1]data_size;
  wire dpu_operation_error;
  wire empty_reg;
  wire export_rslt_last;
  wire export_rslt_last_0;
  wire export_rslt_last_1;
  wire export_rslt_last_2;
  wire \fifo_inst/m_rst_sync3_reg ;
  wire \fifo_inst/m_terminate_frame_reg ;
  wire \fifo_inst/p_0_in ;
  wire \fifo_inst/rd_ptr_gray_reg ;
  wire \fifo_inst/s_rst_sync3_reg ;
  wire \fifo_inst/wr_ptr_gray_reg ;
  wire fsm_clk;
  wire fsm_rst;
  wire [4:0]grid_size;
  wire [1:0]int_adp_data_m_axis_tready;
  wire int_adp_grid_m_axis_tready;
  wire int_adp_scle_m_axis_tready;
  wire [127:0]int_adp_wght_m_axis_tdata;
  wire [7:0]int_adp_wght_m_axis_tkeep;
  wire int_adp_wght_m_axis_tlast;
  wire int_adp_wght_m_axis_tready;
  wire int_adp_wght_m_axis_tvalid;
  wire [127:0]int_aps_wght_m_axis_tdata;
  wire [7:0]int_aps_wght_m_axis_tlast;
  wire [7:0]int_aps_wght_m_axis_tvalid;
  wire [3:0]int_buf_rslt_m_axis_tlast;
  wire [3:0]int_buf_rslt_m_axis_tvalid;
  wire [61:0]int_buf_rslt_s_axis_tdata;
  wire [3:0]int_buf_rslt_s_axis_tready;
  wire [3:0]int_buf_rslt_s_axis_tvalid;
  wire [13:0]int_jnr_rslt_m_axis_tdata;
  wire int_jnr_rslt_m_axis_tlast;
  wire int_jnr_rslt_m_axis_tvalid;
  wire [23:0]int_mcu_data_bram_addr;
  wire [1:0]int_mcu_data_bram_en;
  wire [31:0]int_mcu_data_m_axis_tdata;
  wire [1:0]int_mcu_data_m_axis_tlast;
  wire [15:0]int_mcu_grid_m_axis_tdata;
  wire int_mcu_grid_m_axis_tlast;
  wire [15:0]int_mcu_scle_m_axis_tdata;
  wire int_mcu_scle_m_axis_tlast;
  wire [1:0]\int_ram_data_bram_rdack[0]_0 ;
  wire [31:0]\int_ram_data_bram_rddata[0]_1 ;
  wire [3:0]int_ram_grid_bram_addr;
  wire int_ram_grid_bram_rdack;
  wire [15:0]int_ram_grid_bram_rddata;
  wire int_ram_scle_bram_addr;
  wire int_ram_scle_bram_rdack;
  wire [15:0]int_ram_scle_bram_rddata;
  wire [0:0]int_rdenb;
  wire [0:0]int_rdenb_1;
  wire [127:0]int_spl_wght_m_axis_tdata;
  wire [0:0]int_spl_wght_m_axis_tlast;
  wire internal_operation_error;
  wire jnr_operation_complete;
  wire jnr_operation_error;
  wire locked;
  wire [72:0]\m_axis_pipe_reg_reg[1][73] ;
  wire m_axis_rslt_aclk;
  wire m_axis_rslt_areset;
  wire m_axis_rslt_tlast;
  wire m_axis_rslt_tready;
  wire \m_axis_tdata_reg_reg[0] ;
  wire \m_axis_tdata_reg_reg[0]_0 ;
  wire \m_axis_tdata_reg_reg[0]_1 ;
  wire \m_axis_tdata_reg_reg[0]_2 ;
  wire \m_axis_tdata_reg_reg[10] ;
  wire \m_axis_tdata_reg_reg[10]_0 ;
  wire \m_axis_tdata_reg_reg[11] ;
  wire \m_axis_tdata_reg_reg[11]_0 ;
  wire \m_axis_tdata_reg_reg[12] ;
  wire \m_axis_tdata_reg_reg[12]_0 ;
  wire \m_axis_tdata_reg_reg[13] ;
  wire \m_axis_tdata_reg_reg[13]_0 ;
  wire \m_axis_tdata_reg_reg[14] ;
  wire \m_axis_tdata_reg_reg[14]_0 ;
  wire \m_axis_tdata_reg_reg[15] ;
  wire \m_axis_tdata_reg_reg[15]_0 ;
  wire \m_axis_tdata_reg_reg[1] ;
  wire \m_axis_tdata_reg_reg[1]_0 ;
  wire \m_axis_tdata_reg_reg[2] ;
  wire \m_axis_tdata_reg_reg[2]_0 ;
  wire \m_axis_tdata_reg_reg[3] ;
  wire \m_axis_tdata_reg_reg[3]_0 ;
  wire \m_axis_tdata_reg_reg[4] ;
  wire \m_axis_tdata_reg_reg[4]_0 ;
  wire \m_axis_tdata_reg_reg[5] ;
  wire \m_axis_tdata_reg_reg[5]_0 ;
  wire \m_axis_tdata_reg_reg[6] ;
  wire \m_axis_tdata_reg_reg[6]_0 ;
  wire \m_axis_tdata_reg_reg[7] ;
  wire \m_axis_tdata_reg_reg[7]_0 ;
  wire \m_axis_tdata_reg_reg[8] ;
  wire \m_axis_tdata_reg_reg[8]_0 ;
  wire \m_axis_tdata_reg_reg[9] ;
  wire \m_axis_tdata_reg_reg[9]_0 ;
  wire m_axis_tlast_reg_reg;
  wire m_axis_tlast_reg_reg_0;
  wire m_axis_tlast_reg_reg_1;
  wire m_axis_tlast_reg_reg_2;
  wire \m_axis_tvalid_pipe_reg_reg[1] ;
  wire mcu_inst_n_46;
  wire mcu_inst_n_47;
  wire mcu_inst_n_48;
  wire mcu_inst_n_49;
  wire mcu_inst_n_50;
  wire mcu_inst_n_51;
  wire mcu_inst_n_52;
  wire mcu_inst_n_53;
  wire mcu_inst_n_54;
  wire mcu_inst_n_55;
  wire mcu_inst_n_56;
  wire mcu_inst_n_57;
  wire mcu_inst_n_58;
  wire mcu_inst_n_59;
  wire mcu_inst_n_60;
  wire mcu_inst_n_61;
  wire mcu_inst_n_62;
  wire mcu_inst_n_63;
  wire mcu_inst_n_64;
  wire mcu_inst_n_65;
  wire mcu_inst_n_66;
  wire mcu_inst_n_67;
  wire mcu_inst_n_68;
  wire mcu_inst_n_69;
  wire mcu_inst_n_70;
  wire mcu_inst_n_71;
  wire mcu_inst_n_72;
  wire mcu_inst_n_73;
  wire mcu_inst_n_74;
  wire mcu_inst_n_75;
  wire mcu_inst_n_76;
  wire mcu_inst_n_77;
  wire mcu_inst_n_78;
  wire mcu_inst_n_79;
  wire mcu_inst_n_81;
  wire mcu_inst_n_82;
  wire mcu_inst_n_85;
  wire mcu_operation_error;
  wire \multi_channel_genblock.operation_error_reg_reduced ;
  wire new_transfer;
  wire operation_busy;
  wire [7:0]operation_busy_bus;
  wire operation_complete;
  wire operation_error;
  wire operation_start;
  wire \parallelized_lpa_inst/batch_plane_genblock[0].row_genblock[0].col_genblock[0].parallelized_lpe_ijk/s_axis_t_tready_int ;
  wire \parallelized_lpa_inst/batch_plane_genblock[0].row_genblock[0].col_genblock[0].parallelized_lpe_ijk/store_t ;
  wire \parallelized_lpa_inst/batch_plane_genblock[0].row_genblock[0].col_genblock[1].parallelized_lpe_ijk/s_axis_t_tready_int ;
  wire \parallelized_lpa_inst/batch_plane_genblock[0].row_genblock[0].col_genblock[1].parallelized_lpe_ijk/store_t ;
  wire \parallelized_lpa_inst/batch_plane_genblock[0].row_genblock[0].col_genblock[2].parallelized_lpe_ijk/s_axis_t_tready_int ;
  wire \parallelized_lpa_inst/batch_plane_genblock[0].row_genblock[0].col_genblock[2].parallelized_lpe_ijk/store_t ;
  wire \parallelized_lpa_inst/batch_plane_genblock[0].row_genblock[0].col_genblock[3].parallelized_lpe_ijk/s_axis_t_tready_int ;
  wire \parallelized_lpa_inst/batch_plane_genblock[0].row_genblock[0].col_genblock[3].parallelized_lpe_ijk/store_t ;
  wire \parallelized_lpa_inst/batch_plane_genblock[0].row_genblock[1].col_genblock[0].parallelized_lpe_ijk/s_axis_t_tready_int ;
  wire \parallelized_lpa_inst/batch_plane_genblock[0].row_genblock[1].col_genblock[0].parallelized_lpe_ijk/store_u ;
  wire \parallelized_lpa_inst/batch_plane_genblock[0].row_genblock[1].col_genblock[1].parallelized_lpe_ijk/s_axis_t_tready_int ;
  wire \parallelized_lpa_inst/batch_plane_genblock[0].row_genblock[1].col_genblock[1].parallelized_lpe_ijk/store_u ;
  wire \parallelized_lpa_inst/batch_plane_genblock[0].row_genblock[1].col_genblock[2].parallelized_lpe_ijk/s_axis_t_tready_int ;
  wire \parallelized_lpa_inst/batch_plane_genblock[0].row_genblock[1].col_genblock[2].parallelized_lpe_ijk/store_u ;
  wire \parallelized_lpa_inst/batch_plane_genblock[0].row_genblock[1].col_genblock[3].parallelized_lpe_ijk/s_axis_t_tready_int ;
  wire \parallelized_lpa_inst/batch_plane_genblock[0].row_genblock[1].col_genblock[3].parallelized_lpe_ijk/store_u ;
  wire \parallelized_lpa_inst/rst_pipeline_reg ;
  wire [18:0]pckt_size;
  wire [3:0]peripheral_operation_error;
  wire pl2ps_intr;
  wire \ptr_reg_reg[2] ;
  wire [15:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_0_0;
  wire [7:0]ram_reg_0_1;
  wire [7:0]ram_reg_0_2;
  wire [7:0]ram_reg_1;
  wire [7:0]ram_reg_1_0;
  wire [7:0]ram_reg_1_1;
  wire [7:0]ram_reg_1_2;
  wire [6:0]ram_reg_1_3;
  wire [6:0]ram_reg_1_4;
  wire [15:0]ram_reg_2;
  wire [15:0]ram_reg_3;
  wire [15:0]ram_reg_4;
  wire [15:0]ram_reg_5;
  wire [15:0]ram_reg_6;
  wire [15:0]ram_reg_7;
  wire [15:0]ram_reg_8;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg ;
  wire \register_genblock[1].skid_buffer_genblock.m_axis_tvalid_reg_reg ;
  wire rslt_tlast;
  wire s00_axil_data_aclk;
  wire [11:0]s00_axil_data_araddr;
  wire s00_axil_data_areset;
  wire s00_axil_data_arvalid;
  wire [11:0]s00_axil_data_awaddr;
  wire s00_axil_data_awvalid;
  wire s00_axil_data_bready;
  wire s00_axil_data_bvalid;
  wire [31:0]s00_axil_data_rdata;
  wire s00_axil_data_rready;
  wire s00_axil_data_rready_0;
  wire [31:0]s00_axil_data_wdata;
  wire s00_axil_data_wready;
  wire [3:0]s00_axil_data_wstrb;
  wire s00_axil_data_wvalid;
  wire s_axil_arready_reg_reg;
  wire s_axil_arready_reg_reg_0;
  wire s_axil_arready_reg_reg_1;
  wire [3:0]s_axil_ctrl_araddr;
  wire s_axil_ctrl_arready;
  wire s_axil_ctrl_arvalid;
  wire [3:0]s_axil_ctrl_awaddr;
  wire s_axil_ctrl_awready;
  wire s_axil_ctrl_awvalid;
  wire s_axil_ctrl_bready;
  wire s_axil_ctrl_bvalid;
  wire [31:0]s_axil_ctrl_rdata;
  wire s_axil_ctrl_rready;
  wire s_axil_ctrl_rvalid;
  wire [31:0]s_axil_ctrl_wdata;
  wire s_axil_ctrl_wready;
  wire [3:0]s_axil_ctrl_wstrb;
  wire s_axil_ctrl_wvalid;
  wire s_axil_grid_aclk;
  wire [1:0]s_axil_grid_araddr;
  wire s_axil_grid_areset;
  wire s_axil_grid_arvalid;
  wire [1:0]s_axil_grid_awaddr;
  wire s_axil_grid_awvalid;
  wire s_axil_grid_bready;
  wire s_axil_grid_bvalid;
  wire [31:0]s_axil_grid_rdata;
  wire s_axil_grid_rready;
  wire s_axil_grid_rready_0;
  wire [31:0]s_axil_grid_wdata;
  wire s_axil_grid_wready;
  wire [3:0]s_axil_grid_wstrb;
  wire s_axil_grid_wvalid;
  wire \s_axil_rdata_reg_int_reg_reg[0] ;
  wire \s_axil_rdata_reg_int_reg_reg[0]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[0]_1 ;
  wire \s_axil_rdata_reg_int_reg_reg[10] ;
  wire \s_axil_rdata_reg_int_reg_reg[10]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[10]_1 ;
  wire \s_axil_rdata_reg_int_reg_reg[11] ;
  wire \s_axil_rdata_reg_int_reg_reg[11]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[11]_1 ;
  wire \s_axil_rdata_reg_int_reg_reg[12] ;
  wire \s_axil_rdata_reg_int_reg_reg[12]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[12]_1 ;
  wire \s_axil_rdata_reg_int_reg_reg[13] ;
  wire \s_axil_rdata_reg_int_reg_reg[13]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[13]_1 ;
  wire \s_axil_rdata_reg_int_reg_reg[14] ;
  wire \s_axil_rdata_reg_int_reg_reg[14]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[14]_1 ;
  wire \s_axil_rdata_reg_int_reg_reg[15] ;
  wire \s_axil_rdata_reg_int_reg_reg[15]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[15]_1 ;
  wire \s_axil_rdata_reg_int_reg_reg[16] ;
  wire \s_axil_rdata_reg_int_reg_reg[16]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[16]_1 ;
  wire \s_axil_rdata_reg_int_reg_reg[17] ;
  wire \s_axil_rdata_reg_int_reg_reg[17]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[17]_1 ;
  wire \s_axil_rdata_reg_int_reg_reg[18] ;
  wire \s_axil_rdata_reg_int_reg_reg[18]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[18]_1 ;
  wire \s_axil_rdata_reg_int_reg_reg[19] ;
  wire \s_axil_rdata_reg_int_reg_reg[19]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[19]_1 ;
  wire \s_axil_rdata_reg_int_reg_reg[1] ;
  wire \s_axil_rdata_reg_int_reg_reg[1]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[1]_1 ;
  wire \s_axil_rdata_reg_int_reg_reg[20] ;
  wire \s_axil_rdata_reg_int_reg_reg[20]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[20]_1 ;
  wire \s_axil_rdata_reg_int_reg_reg[21] ;
  wire \s_axil_rdata_reg_int_reg_reg[21]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[21]_1 ;
  wire \s_axil_rdata_reg_int_reg_reg[22] ;
  wire \s_axil_rdata_reg_int_reg_reg[22]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[22]_1 ;
  wire \s_axil_rdata_reg_int_reg_reg[23] ;
  wire \s_axil_rdata_reg_int_reg_reg[23]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[23]_1 ;
  wire \s_axil_rdata_reg_int_reg_reg[24] ;
  wire \s_axil_rdata_reg_int_reg_reg[24]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[24]_1 ;
  wire \s_axil_rdata_reg_int_reg_reg[25] ;
  wire \s_axil_rdata_reg_int_reg_reg[25]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[25]_1 ;
  wire \s_axil_rdata_reg_int_reg_reg[26] ;
  wire \s_axil_rdata_reg_int_reg_reg[26]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[26]_1 ;
  wire \s_axil_rdata_reg_int_reg_reg[27] ;
  wire \s_axil_rdata_reg_int_reg_reg[27]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[27]_1 ;
  wire \s_axil_rdata_reg_int_reg_reg[28] ;
  wire \s_axil_rdata_reg_int_reg_reg[28]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[28]_1 ;
  wire \s_axil_rdata_reg_int_reg_reg[29] ;
  wire \s_axil_rdata_reg_int_reg_reg[29]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[29]_1 ;
  wire \s_axil_rdata_reg_int_reg_reg[2] ;
  wire \s_axil_rdata_reg_int_reg_reg[2]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[2]_1 ;
  wire \s_axil_rdata_reg_int_reg_reg[30] ;
  wire \s_axil_rdata_reg_int_reg_reg[30]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[30]_1 ;
  wire \s_axil_rdata_reg_int_reg_reg[31] ;
  wire \s_axil_rdata_reg_int_reg_reg[31]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[31]_1 ;
  wire \s_axil_rdata_reg_int_reg_reg[31]_2 ;
  wire \s_axil_rdata_reg_int_reg_reg[31]_3 ;
  wire \s_axil_rdata_reg_int_reg_reg[31]_4 ;
  wire \s_axil_rdata_reg_int_reg_reg[3] ;
  wire \s_axil_rdata_reg_int_reg_reg[3]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[3]_1 ;
  wire \s_axil_rdata_reg_int_reg_reg[4] ;
  wire \s_axil_rdata_reg_int_reg_reg[4]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[4]_1 ;
  wire \s_axil_rdata_reg_int_reg_reg[5] ;
  wire \s_axil_rdata_reg_int_reg_reg[5]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[5]_1 ;
  wire \s_axil_rdata_reg_int_reg_reg[6] ;
  wire \s_axil_rdata_reg_int_reg_reg[6]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[6]_1 ;
  wire \s_axil_rdata_reg_int_reg_reg[7] ;
  wire \s_axil_rdata_reg_int_reg_reg[7]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[7]_1 ;
  wire \s_axil_rdata_reg_int_reg_reg[8] ;
  wire \s_axil_rdata_reg_int_reg_reg[8]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[8]_1 ;
  wire \s_axil_rdata_reg_int_reg_reg[9] ;
  wire \s_axil_rdata_reg_int_reg_reg[9]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[9]_1 ;
  wire s_axil_rvalid_pipe_reg_reg;
  wire s_axil_rvalid_pipe_reg_reg_0;
  wire s_axil_rvalid_pipe_reg_reg_1;
  wire s_axil_scle_aclk;
  wire [0:0]s_axil_scle_araddr;
  wire s_axil_scle_areset;
  wire s_axil_scle_arvalid;
  wire [0:0]s_axil_scle_awaddr;
  wire s_axil_scle_awvalid;
  wire s_axil_scle_bready;
  wire s_axil_scle_bvalid;
  wire [31:0]s_axil_scle_rdata;
  wire s_axil_scle_rready;
  wire s_axil_scle_rready_0;
  wire [31:0]s_axil_scle_wdata;
  wire s_axil_scle_wready;
  wire [3:0]s_axil_scle_wstrb;
  wire s_axil_scle_wvalid;
  wire s_axis_tready_early;
  wire s_axis_wght_aclk;
  wire s_axis_wght_areset;
  wire [63:0]s_axis_wght_tdata;
  wire [7:0]s_axis_wght_tkeep;
  wire s_axis_wght_tlast;
  wire s_axis_wght_tready;
  wire s_axis_wght_tvalid;
  wire s_rst_sync1_reg;
  wire [1:0]scle_size;
  wire \temp_m_axis_tdata_reg_reg[0] ;
  wire \temp_m_axis_tdata_reg_reg[0]_0 ;
  wire \temp_m_axis_tdata_reg_reg[0]_1 ;
  wire \temp_m_axis_tdata_reg_reg[0]_2 ;
  wire \temp_m_axis_tdata_reg_reg[0]_3 ;
  wire \temp_m_axis_tdata_reg_reg[0]_4 ;
  wire \temp_m_axis_tdata_reg_reg[0]_5 ;
  wire \temp_m_axis_tdata_reg_reg[0]_6 ;
  wire \temp_m_axis_tdata_reg_reg[0]_7 ;
  wire \temp_m_axis_tdata_reg_reg[0]_8 ;
  wire \temp_m_axis_tdata_reg_reg[10] ;
  wire \temp_m_axis_tdata_reg_reg[10]_0 ;
  wire \temp_m_axis_tdata_reg_reg[10]_1 ;
  wire \temp_m_axis_tdata_reg_reg[10]_2 ;
  wire \temp_m_axis_tdata_reg_reg[10]_3 ;
  wire \temp_m_axis_tdata_reg_reg[10]_4 ;
  wire \temp_m_axis_tdata_reg_reg[11] ;
  wire \temp_m_axis_tdata_reg_reg[11]_0 ;
  wire \temp_m_axis_tdata_reg_reg[11]_1 ;
  wire \temp_m_axis_tdata_reg_reg[11]_2 ;
  wire \temp_m_axis_tdata_reg_reg[11]_3 ;
  wire \temp_m_axis_tdata_reg_reg[11]_4 ;
  wire \temp_m_axis_tdata_reg_reg[12] ;
  wire \temp_m_axis_tdata_reg_reg[12]_0 ;
  wire \temp_m_axis_tdata_reg_reg[12]_1 ;
  wire \temp_m_axis_tdata_reg_reg[12]_2 ;
  wire \temp_m_axis_tdata_reg_reg[12]_3 ;
  wire \temp_m_axis_tdata_reg_reg[12]_4 ;
  wire \temp_m_axis_tdata_reg_reg[13] ;
  wire \temp_m_axis_tdata_reg_reg[13]_0 ;
  wire \temp_m_axis_tdata_reg_reg[13]_1 ;
  wire \temp_m_axis_tdata_reg_reg[13]_2 ;
  wire \temp_m_axis_tdata_reg_reg[13]_3 ;
  wire \temp_m_axis_tdata_reg_reg[13]_4 ;
  wire \temp_m_axis_tdata_reg_reg[14] ;
  wire \temp_m_axis_tdata_reg_reg[14]_0 ;
  wire \temp_m_axis_tdata_reg_reg[14]_1 ;
  wire \temp_m_axis_tdata_reg_reg[14]_2 ;
  wire \temp_m_axis_tdata_reg_reg[14]_3 ;
  wire \temp_m_axis_tdata_reg_reg[14]_4 ;
  wire \temp_m_axis_tdata_reg_reg[15] ;
  wire \temp_m_axis_tdata_reg_reg[15]_0 ;
  wire \temp_m_axis_tdata_reg_reg[15]_1 ;
  wire \temp_m_axis_tdata_reg_reg[15]_2 ;
  wire \temp_m_axis_tdata_reg_reg[15]_3 ;
  wire \temp_m_axis_tdata_reg_reg[15]_4 ;
  wire \temp_m_axis_tdata_reg_reg[15]_5 ;
  wire \temp_m_axis_tdata_reg_reg[15]_6 ;
  wire \temp_m_axis_tdata_reg_reg[1] ;
  wire \temp_m_axis_tdata_reg_reg[1]_0 ;
  wire \temp_m_axis_tdata_reg_reg[1]_1 ;
  wire \temp_m_axis_tdata_reg_reg[1]_2 ;
  wire \temp_m_axis_tdata_reg_reg[1]_3 ;
  wire \temp_m_axis_tdata_reg_reg[1]_4 ;
  wire \temp_m_axis_tdata_reg_reg[2] ;
  wire \temp_m_axis_tdata_reg_reg[2]_0 ;
  wire \temp_m_axis_tdata_reg_reg[2]_1 ;
  wire \temp_m_axis_tdata_reg_reg[2]_2 ;
  wire \temp_m_axis_tdata_reg_reg[2]_3 ;
  wire \temp_m_axis_tdata_reg_reg[2]_4 ;
  wire \temp_m_axis_tdata_reg_reg[3] ;
  wire \temp_m_axis_tdata_reg_reg[3]_0 ;
  wire \temp_m_axis_tdata_reg_reg[3]_1 ;
  wire \temp_m_axis_tdata_reg_reg[3]_2 ;
  wire \temp_m_axis_tdata_reg_reg[3]_3 ;
  wire \temp_m_axis_tdata_reg_reg[3]_4 ;
  wire \temp_m_axis_tdata_reg_reg[4] ;
  wire \temp_m_axis_tdata_reg_reg[4]_0 ;
  wire \temp_m_axis_tdata_reg_reg[4]_1 ;
  wire \temp_m_axis_tdata_reg_reg[4]_2 ;
  wire \temp_m_axis_tdata_reg_reg[4]_3 ;
  wire \temp_m_axis_tdata_reg_reg[4]_4 ;
  wire \temp_m_axis_tdata_reg_reg[5] ;
  wire \temp_m_axis_tdata_reg_reg[5]_0 ;
  wire \temp_m_axis_tdata_reg_reg[5]_1 ;
  wire \temp_m_axis_tdata_reg_reg[5]_2 ;
  wire \temp_m_axis_tdata_reg_reg[5]_3 ;
  wire \temp_m_axis_tdata_reg_reg[5]_4 ;
  wire \temp_m_axis_tdata_reg_reg[6] ;
  wire \temp_m_axis_tdata_reg_reg[6]_0 ;
  wire \temp_m_axis_tdata_reg_reg[6]_1 ;
  wire \temp_m_axis_tdata_reg_reg[6]_2 ;
  wire \temp_m_axis_tdata_reg_reg[6]_3 ;
  wire \temp_m_axis_tdata_reg_reg[6]_4 ;
  wire \temp_m_axis_tdata_reg_reg[7] ;
  wire \temp_m_axis_tdata_reg_reg[7]_0 ;
  wire \temp_m_axis_tdata_reg_reg[7]_1 ;
  wire \temp_m_axis_tdata_reg_reg[7]_2 ;
  wire \temp_m_axis_tdata_reg_reg[7]_3 ;
  wire \temp_m_axis_tdata_reg_reg[7]_4 ;
  wire \temp_m_axis_tdata_reg_reg[8] ;
  wire \temp_m_axis_tdata_reg_reg[8]_0 ;
  wire \temp_m_axis_tdata_reg_reg[8]_1 ;
  wire \temp_m_axis_tdata_reg_reg[8]_2 ;
  wire \temp_m_axis_tdata_reg_reg[8]_3 ;
  wire \temp_m_axis_tdata_reg_reg[8]_4 ;
  wire \temp_m_axis_tdata_reg_reg[9] ;
  wire \temp_m_axis_tdata_reg_reg[9]_0 ;
  wire \temp_m_axis_tdata_reg_reg[9]_1 ;
  wire \temp_m_axis_tdata_reg_reg[9]_2 ;
  wire \temp_m_axis_tdata_reg_reg[9]_3 ;
  wire \temp_m_axis_tdata_reg_reg[9]_4 ;
  wire \upsize_pre.adapter_inst/upsize.s_axis_tvalid_reg ;
  wire [3:0]use_channels;

  KanTop_KanAcceleratorWrapper_0_0_AxilRamBramBridge \axil_ram_data_genblock[0].axil_ram_data_inst 
       (.DOADO(DOADO),
        .DOBDO(DOBDO),
        .core_clk(core_clk),
        .data_bram_addr(int_mcu_data_bram_addr),
        .int_mcu_data_bram_en(int_mcu_data_bram_en),
        .\int_ram_data_bram_rdack[0]_0 (\int_ram_data_bram_rdack[0]_0 ),
        .\int_ram_data_bram_rddata[0]_1 (\int_ram_data_bram_rddata[0]_1 ),
        .ram_reg_0(ram_reg_0),
        .ram_reg_0_0(ram_reg_0_0),
        .ram_reg_1(ram_reg_1),
        .ram_reg_1_0(ram_reg_1_0),
        .ram_reg_1_1(ram_reg_1_1),
        .ram_reg_1_2(ram_reg_1_2),
        .s00_axil_data_aclk(s00_axil_data_aclk),
        .s00_axil_data_araddr(s00_axil_data_araddr),
        .s00_axil_data_areset(s00_axil_data_areset),
        .s00_axil_data_arvalid(s00_axil_data_arvalid),
        .s00_axil_data_awaddr(s00_axil_data_awaddr),
        .s00_axil_data_awvalid(s00_axil_data_awvalid),
        .s00_axil_data_bready(s00_axil_data_bready),
        .s00_axil_data_bvalid(s00_axil_data_bvalid),
        .s00_axil_data_rdata(s00_axil_data_rdata),
        .s00_axil_data_rready(s00_axil_data_rready),
        .s00_axil_data_rready_0(s00_axil_data_rready_0),
        .s00_axil_data_wdata(s00_axil_data_wdata),
        .s00_axil_data_wready(s00_axil_data_wready),
        .s00_axil_data_wstrb(s00_axil_data_wstrb),
        .s00_axil_data_wvalid(s00_axil_data_wvalid),
        .s_axil_arready_reg_reg_0(s_axil_arready_reg_reg),
        .\s_axil_rdata_reg_int_reg_reg[0]_0 (\s_axil_rdata_reg_int_reg_reg[0] ),
        .\s_axil_rdata_reg_int_reg_reg[10]_0 (\s_axil_rdata_reg_int_reg_reg[10] ),
        .\s_axil_rdata_reg_int_reg_reg[11]_0 (\s_axil_rdata_reg_int_reg_reg[11] ),
        .\s_axil_rdata_reg_int_reg_reg[12]_0 (\s_axil_rdata_reg_int_reg_reg[12] ),
        .\s_axil_rdata_reg_int_reg_reg[13]_0 (\s_axil_rdata_reg_int_reg_reg[13] ),
        .\s_axil_rdata_reg_int_reg_reg[14]_0 (\s_axil_rdata_reg_int_reg_reg[14] ),
        .\s_axil_rdata_reg_int_reg_reg[15]_0 (\s_axil_rdata_reg_int_reg_reg[15] ),
        .\s_axil_rdata_reg_int_reg_reg[16]_0 (\s_axil_rdata_reg_int_reg_reg[16] ),
        .\s_axil_rdata_reg_int_reg_reg[17]_0 (\s_axil_rdata_reg_int_reg_reg[17] ),
        .\s_axil_rdata_reg_int_reg_reg[18]_0 (\s_axil_rdata_reg_int_reg_reg[18] ),
        .\s_axil_rdata_reg_int_reg_reg[19]_0 (\s_axil_rdata_reg_int_reg_reg[19] ),
        .\s_axil_rdata_reg_int_reg_reg[1]_0 (\s_axil_rdata_reg_int_reg_reg[1] ),
        .\s_axil_rdata_reg_int_reg_reg[20]_0 (\s_axil_rdata_reg_int_reg_reg[20] ),
        .\s_axil_rdata_reg_int_reg_reg[21]_0 (\s_axil_rdata_reg_int_reg_reg[21] ),
        .\s_axil_rdata_reg_int_reg_reg[22]_0 (\s_axil_rdata_reg_int_reg_reg[22] ),
        .\s_axil_rdata_reg_int_reg_reg[23]_0 (\s_axil_rdata_reg_int_reg_reg[23] ),
        .\s_axil_rdata_reg_int_reg_reg[24]_0 (\s_axil_rdata_reg_int_reg_reg[24] ),
        .\s_axil_rdata_reg_int_reg_reg[25]_0 (\s_axil_rdata_reg_int_reg_reg[25] ),
        .\s_axil_rdata_reg_int_reg_reg[26]_0 (\s_axil_rdata_reg_int_reg_reg[26] ),
        .\s_axil_rdata_reg_int_reg_reg[27]_0 (\s_axil_rdata_reg_int_reg_reg[27] ),
        .\s_axil_rdata_reg_int_reg_reg[28]_0 (\s_axil_rdata_reg_int_reg_reg[28] ),
        .\s_axil_rdata_reg_int_reg_reg[29]_0 (\s_axil_rdata_reg_int_reg_reg[29] ),
        .\s_axil_rdata_reg_int_reg_reg[2]_0 (\s_axil_rdata_reg_int_reg_reg[2] ),
        .\s_axil_rdata_reg_int_reg_reg[30]_0 (\s_axil_rdata_reg_int_reg_reg[30] ),
        .\s_axil_rdata_reg_int_reg_reg[31]_0 (\s_axil_rdata_reg_int_reg_reg[31] ),
        .\s_axil_rdata_reg_int_reg_reg[31]_1 (\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[3]_0 (\s_axil_rdata_reg_int_reg_reg[3] ),
        .\s_axil_rdata_reg_int_reg_reg[4]_0 (\s_axil_rdata_reg_int_reg_reg[4] ),
        .\s_axil_rdata_reg_int_reg_reg[5]_0 (\s_axil_rdata_reg_int_reg_reg[5] ),
        .\s_axil_rdata_reg_int_reg_reg[6]_0 (\s_axil_rdata_reg_int_reg_reg[6] ),
        .\s_axil_rdata_reg_int_reg_reg[7]_0 (\s_axil_rdata_reg_int_reg_reg[7] ),
        .\s_axil_rdata_reg_int_reg_reg[8]_0 (\s_axil_rdata_reg_int_reg_reg[8] ),
        .\s_axil_rdata_reg_int_reg_reg[9]_0 (\s_axil_rdata_reg_int_reg_reg[9] ),
        .s_axil_rvalid_pipe_reg_reg_0(s_axil_rvalid_pipe_reg_reg),
        .\temp_m_axis_tdata_reg_reg[0] (\m_axis_tdata_reg_reg[0]_0 ),
        .\temp_m_axis_tdata_reg_reg[0]_0 (\m_axis_tdata_reg_reg[0]_2 ),
        .\temp_m_axis_tdata_reg_reg[10] (\m_axis_tdata_reg_reg[10] ),
        .\temp_m_axis_tdata_reg_reg[10]_0 (\m_axis_tdata_reg_reg[10]_0 ),
        .\temp_m_axis_tdata_reg_reg[11] (\m_axis_tdata_reg_reg[11] ),
        .\temp_m_axis_tdata_reg_reg[11]_0 (\m_axis_tdata_reg_reg[11]_0 ),
        .\temp_m_axis_tdata_reg_reg[12] (\m_axis_tdata_reg_reg[12] ),
        .\temp_m_axis_tdata_reg_reg[12]_0 (\m_axis_tdata_reg_reg[12]_0 ),
        .\temp_m_axis_tdata_reg_reg[13] (\m_axis_tdata_reg_reg[13] ),
        .\temp_m_axis_tdata_reg_reg[13]_0 (\m_axis_tdata_reg_reg[13]_0 ),
        .\temp_m_axis_tdata_reg_reg[14] (\m_axis_tdata_reg_reg[14] ),
        .\temp_m_axis_tdata_reg_reg[14]_0 (\m_axis_tdata_reg_reg[14]_0 ),
        .\temp_m_axis_tdata_reg_reg[15] (\m_axis_tdata_reg_reg[0] ),
        .\temp_m_axis_tdata_reg_reg[15]_0 (\m_axis_tdata_reg_reg[15] ),
        .\temp_m_axis_tdata_reg_reg[15]_1 (\m_axis_tdata_reg_reg[0]_1 ),
        .\temp_m_axis_tdata_reg_reg[15]_2 (\m_axis_tdata_reg_reg[15]_0 ),
        .\temp_m_axis_tdata_reg_reg[1] (\m_axis_tdata_reg_reg[1] ),
        .\temp_m_axis_tdata_reg_reg[1]_0 (\m_axis_tdata_reg_reg[1]_0 ),
        .\temp_m_axis_tdata_reg_reg[2] (\m_axis_tdata_reg_reg[2] ),
        .\temp_m_axis_tdata_reg_reg[2]_0 (\m_axis_tdata_reg_reg[2]_0 ),
        .\temp_m_axis_tdata_reg_reg[3] (\m_axis_tdata_reg_reg[3] ),
        .\temp_m_axis_tdata_reg_reg[3]_0 (\m_axis_tdata_reg_reg[3]_0 ),
        .\temp_m_axis_tdata_reg_reg[4] (\m_axis_tdata_reg_reg[4] ),
        .\temp_m_axis_tdata_reg_reg[4]_0 (\m_axis_tdata_reg_reg[4]_0 ),
        .\temp_m_axis_tdata_reg_reg[5] (\m_axis_tdata_reg_reg[5] ),
        .\temp_m_axis_tdata_reg_reg[5]_0 (\m_axis_tdata_reg_reg[5]_0 ),
        .\temp_m_axis_tdata_reg_reg[6] (\m_axis_tdata_reg_reg[6] ),
        .\temp_m_axis_tdata_reg_reg[6]_0 (\m_axis_tdata_reg_reg[6]_0 ),
        .\temp_m_axis_tdata_reg_reg[7] (\m_axis_tdata_reg_reg[7] ),
        .\temp_m_axis_tdata_reg_reg[7]_0 (\m_axis_tdata_reg_reg[7]_0 ),
        .\temp_m_axis_tdata_reg_reg[8] (\m_axis_tdata_reg_reg[8] ),
        .\temp_m_axis_tdata_reg_reg[8]_0 (\m_axis_tdata_reg_reg[8]_0 ),
        .\temp_m_axis_tdata_reg_reg[9] (\m_axis_tdata_reg_reg[9] ),
        .\temp_m_axis_tdata_reg_reg[9]_0 (\m_axis_tdata_reg_reg[9]_0 ));
  KanTop_KanAcceleratorWrapper_0_0_AxilRamBramBridge__parameterized0 axil_ram_grid_inst
       (.D(int_ram_grid_bram_rddata),
        .Q(int_ram_grid_bram_addr),
        .core_clk(core_clk),
        .dack_o(dack_o),
        .int_ram_grid_bram_rdack(int_ram_grid_bram_rdack),
        .int_rdenb(int_rdenb),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_2),
        .ram_reg_1(ram_reg_3),
        .ram_reg_2(ram_reg_4),
        .rdack_b_reg(\FSM_sequential_loc_fsm_state_reg[0] ),
        .s_axil_arready_reg_reg_0(s_axil_arready_reg_reg_0),
        .s_axil_grid_aclk(s_axil_grid_aclk),
        .s_axil_grid_araddr(s_axil_grid_araddr),
        .s_axil_grid_areset(s_axil_grid_areset),
        .s_axil_grid_arvalid(s_axil_grid_arvalid),
        .s_axil_grid_awaddr(s_axil_grid_awaddr),
        .s_axil_grid_awvalid(s_axil_grid_awvalid),
        .s_axil_grid_bready(s_axil_grid_bready),
        .s_axil_grid_bvalid(s_axil_grid_bvalid),
        .s_axil_grid_rdata(s_axil_grid_rdata),
        .s_axil_grid_rready(s_axil_grid_rready),
        .s_axil_grid_rready_0(s_axil_grid_rready_0),
        .s_axil_grid_wdata(s_axil_grid_wdata),
        .s_axil_grid_wready(s_axil_grid_wready),
        .s_axil_grid_wstrb(s_axil_grid_wstrb),
        .s_axil_grid_wvalid(s_axil_grid_wvalid),
        .\s_axil_rdata_reg_int_reg_reg[0]_0 (\s_axil_rdata_reg_int_reg_reg[0]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[10]_0 (\s_axil_rdata_reg_int_reg_reg[10]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[11]_0 (\s_axil_rdata_reg_int_reg_reg[11]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[12]_0 (\s_axil_rdata_reg_int_reg_reg[12]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[13]_0 (\s_axil_rdata_reg_int_reg_reg[13]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[14]_0 (\s_axil_rdata_reg_int_reg_reg[14]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[15]_0 (\s_axil_rdata_reg_int_reg_reg[15]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[16]_0 (\s_axil_rdata_reg_int_reg_reg[16]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[17]_0 (\s_axil_rdata_reg_int_reg_reg[17]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[18]_0 (\s_axil_rdata_reg_int_reg_reg[18]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[19]_0 (\s_axil_rdata_reg_int_reg_reg[19]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[1]_0 (\s_axil_rdata_reg_int_reg_reg[1]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[20]_0 (\s_axil_rdata_reg_int_reg_reg[20]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[21]_0 (\s_axil_rdata_reg_int_reg_reg[21]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[22]_0 (\s_axil_rdata_reg_int_reg_reg[22]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[23]_0 (\s_axil_rdata_reg_int_reg_reg[23]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[24]_0 (\s_axil_rdata_reg_int_reg_reg[24]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[25]_0 (\s_axil_rdata_reg_int_reg_reg[25]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[26]_0 (\s_axil_rdata_reg_int_reg_reg[26]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[27]_0 (\s_axil_rdata_reg_int_reg_reg[27]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[28]_0 (\s_axil_rdata_reg_int_reg_reg[28]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[29]_0 (\s_axil_rdata_reg_int_reg_reg[29]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[2]_0 (\s_axil_rdata_reg_int_reg_reg[2]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[30]_0 (\s_axil_rdata_reg_int_reg_reg[30]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[31]_0 (\s_axil_rdata_reg_int_reg_reg[31]_1 ),
        .\s_axil_rdata_reg_int_reg_reg[31]_1 (\s_axil_rdata_reg_int_reg_reg[31]_2 ),
        .\s_axil_rdata_reg_int_reg_reg[3]_0 (\s_axil_rdata_reg_int_reg_reg[3]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[4]_0 (\s_axil_rdata_reg_int_reg_reg[4]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[5]_0 (\s_axil_rdata_reg_int_reg_reg[5]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[6]_0 (\s_axil_rdata_reg_int_reg_reg[6]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[7]_0 (\s_axil_rdata_reg_int_reg_reg[7]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[8]_0 (\s_axil_rdata_reg_int_reg_reg[8]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[9]_0 (\s_axil_rdata_reg_int_reg_reg[9]_0 ),
        .s_axil_rvalid_pipe_reg_reg_0(s_axil_rvalid_pipe_reg_reg_0),
        .\temp_m_axis_tdata_reg_reg[0] (\temp_m_axis_tdata_reg_reg[0] ),
        .\temp_m_axis_tdata_reg_reg[0]_0 (\temp_m_axis_tdata_reg_reg[0]_5 ),
        .\temp_m_axis_tdata_reg_reg[0]_1 (\temp_m_axis_tdata_reg_reg[0]_6 ),
        .\temp_m_axis_tdata_reg_reg[10] (\temp_m_axis_tdata_reg_reg[10] ),
        .\temp_m_axis_tdata_reg_reg[10]_0 (\temp_m_axis_tdata_reg_reg[10]_3 ),
        .\temp_m_axis_tdata_reg_reg[11] (\temp_m_axis_tdata_reg_reg[11] ),
        .\temp_m_axis_tdata_reg_reg[11]_0 (\temp_m_axis_tdata_reg_reg[11]_3 ),
        .\temp_m_axis_tdata_reg_reg[12] (\temp_m_axis_tdata_reg_reg[12] ),
        .\temp_m_axis_tdata_reg_reg[12]_0 (\temp_m_axis_tdata_reg_reg[12]_3 ),
        .\temp_m_axis_tdata_reg_reg[13] (\temp_m_axis_tdata_reg_reg[13] ),
        .\temp_m_axis_tdata_reg_reg[13]_0 (\temp_m_axis_tdata_reg_reg[13]_3 ),
        .\temp_m_axis_tdata_reg_reg[14] (\temp_m_axis_tdata_reg_reg[14] ),
        .\temp_m_axis_tdata_reg_reg[14]_0 (\temp_m_axis_tdata_reg_reg[14]_3 ),
        .\temp_m_axis_tdata_reg_reg[15] (\temp_m_axis_tdata_reg_reg[15] ),
        .\temp_m_axis_tdata_reg_reg[15]_0 (\temp_m_axis_tdata_reg_reg[15]_0 ),
        .\temp_m_axis_tdata_reg_reg[15]_1 (\temp_m_axis_tdata_reg_reg[15]_5 ),
        .\temp_m_axis_tdata_reg_reg[1] (\temp_m_axis_tdata_reg_reg[1] ),
        .\temp_m_axis_tdata_reg_reg[1]_0 (\temp_m_axis_tdata_reg_reg[1]_3 ),
        .\temp_m_axis_tdata_reg_reg[2] (\temp_m_axis_tdata_reg_reg[2] ),
        .\temp_m_axis_tdata_reg_reg[2]_0 (\temp_m_axis_tdata_reg_reg[2]_3 ),
        .\temp_m_axis_tdata_reg_reg[3] (\temp_m_axis_tdata_reg_reg[3] ),
        .\temp_m_axis_tdata_reg_reg[3]_0 (\temp_m_axis_tdata_reg_reg[3]_3 ),
        .\temp_m_axis_tdata_reg_reg[4] (\temp_m_axis_tdata_reg_reg[4] ),
        .\temp_m_axis_tdata_reg_reg[4]_0 (\temp_m_axis_tdata_reg_reg[4]_3 ),
        .\temp_m_axis_tdata_reg_reg[5] (\temp_m_axis_tdata_reg_reg[5] ),
        .\temp_m_axis_tdata_reg_reg[5]_0 (\temp_m_axis_tdata_reg_reg[5]_3 ),
        .\temp_m_axis_tdata_reg_reg[6] (\temp_m_axis_tdata_reg_reg[6] ),
        .\temp_m_axis_tdata_reg_reg[6]_0 (\temp_m_axis_tdata_reg_reg[6]_3 ),
        .\temp_m_axis_tdata_reg_reg[7] (\temp_m_axis_tdata_reg_reg[7] ),
        .\temp_m_axis_tdata_reg_reg[7]_0 (\temp_m_axis_tdata_reg_reg[7]_3 ),
        .\temp_m_axis_tdata_reg_reg[8] (\temp_m_axis_tdata_reg_reg[8] ),
        .\temp_m_axis_tdata_reg_reg[8]_0 (\temp_m_axis_tdata_reg_reg[8]_3 ),
        .\temp_m_axis_tdata_reg_reg[9] (\temp_m_axis_tdata_reg_reg[9] ),
        .\temp_m_axis_tdata_reg_reg[9]_0 (\temp_m_axis_tdata_reg_reg[9]_3 ));
  KanTop_KanAcceleratorWrapper_0_0_AxilRamBramBridge__parameterized1 axil_ram_scle_inst
       (.D(int_ram_scle_bram_rddata),
        .core_clk(core_clk),
        .dack_o(dack_o_0),
        .int_ram_scle_bram_addr(int_ram_scle_bram_addr),
        .int_ram_scle_bram_rdack(int_ram_scle_bram_rdack),
        .int_rdenb_1(int_rdenb_1),
        .ram_reg(ram_reg_5),
        .ram_reg_0(ram_reg_6),
        .ram_reg_1(ram_reg_7),
        .ram_reg_2(ram_reg_8),
        .rdack_b_reg(\FSM_sequential_loc_fsm_state_reg[0]_0 ),
        .s_axil_arready_reg_reg_0(s_axil_arready_reg_reg_1),
        .\s_axil_rdata_reg_int_reg_reg[0]_0 (\s_axil_rdata_reg_int_reg_reg[0]_1 ),
        .\s_axil_rdata_reg_int_reg_reg[10]_0 (\s_axil_rdata_reg_int_reg_reg[10]_1 ),
        .\s_axil_rdata_reg_int_reg_reg[11]_0 (\s_axil_rdata_reg_int_reg_reg[11]_1 ),
        .\s_axil_rdata_reg_int_reg_reg[12]_0 (\s_axil_rdata_reg_int_reg_reg[12]_1 ),
        .\s_axil_rdata_reg_int_reg_reg[13]_0 (\s_axil_rdata_reg_int_reg_reg[13]_1 ),
        .\s_axil_rdata_reg_int_reg_reg[14]_0 (\s_axil_rdata_reg_int_reg_reg[14]_1 ),
        .\s_axil_rdata_reg_int_reg_reg[15]_0 (\s_axil_rdata_reg_int_reg_reg[15]_1 ),
        .\s_axil_rdata_reg_int_reg_reg[16]_0 (\s_axil_rdata_reg_int_reg_reg[16]_1 ),
        .\s_axil_rdata_reg_int_reg_reg[17]_0 (\s_axil_rdata_reg_int_reg_reg[17]_1 ),
        .\s_axil_rdata_reg_int_reg_reg[18]_0 (\s_axil_rdata_reg_int_reg_reg[18]_1 ),
        .\s_axil_rdata_reg_int_reg_reg[19]_0 (\s_axil_rdata_reg_int_reg_reg[19]_1 ),
        .\s_axil_rdata_reg_int_reg_reg[1]_0 (\s_axil_rdata_reg_int_reg_reg[1]_1 ),
        .\s_axil_rdata_reg_int_reg_reg[20]_0 (\s_axil_rdata_reg_int_reg_reg[20]_1 ),
        .\s_axil_rdata_reg_int_reg_reg[21]_0 (\s_axil_rdata_reg_int_reg_reg[21]_1 ),
        .\s_axil_rdata_reg_int_reg_reg[22]_0 (\s_axil_rdata_reg_int_reg_reg[22]_1 ),
        .\s_axil_rdata_reg_int_reg_reg[23]_0 (\s_axil_rdata_reg_int_reg_reg[23]_1 ),
        .\s_axil_rdata_reg_int_reg_reg[24]_0 (\s_axil_rdata_reg_int_reg_reg[24]_1 ),
        .\s_axil_rdata_reg_int_reg_reg[25]_0 (\s_axil_rdata_reg_int_reg_reg[25]_1 ),
        .\s_axil_rdata_reg_int_reg_reg[26]_0 (\s_axil_rdata_reg_int_reg_reg[26]_1 ),
        .\s_axil_rdata_reg_int_reg_reg[27]_0 (\s_axil_rdata_reg_int_reg_reg[27]_1 ),
        .\s_axil_rdata_reg_int_reg_reg[28]_0 (\s_axil_rdata_reg_int_reg_reg[28]_1 ),
        .\s_axil_rdata_reg_int_reg_reg[29]_0 (\s_axil_rdata_reg_int_reg_reg[29]_1 ),
        .\s_axil_rdata_reg_int_reg_reg[2]_0 (\s_axil_rdata_reg_int_reg_reg[2]_1 ),
        .\s_axil_rdata_reg_int_reg_reg[30]_0 (\s_axil_rdata_reg_int_reg_reg[30]_1 ),
        .\s_axil_rdata_reg_int_reg_reg[31]_0 (\s_axil_rdata_reg_int_reg_reg[31]_3 ),
        .\s_axil_rdata_reg_int_reg_reg[31]_1 (\s_axil_rdata_reg_int_reg_reg[31]_4 ),
        .\s_axil_rdata_reg_int_reg_reg[3]_0 (\s_axil_rdata_reg_int_reg_reg[3]_1 ),
        .\s_axil_rdata_reg_int_reg_reg[4]_0 (\s_axil_rdata_reg_int_reg_reg[4]_1 ),
        .\s_axil_rdata_reg_int_reg_reg[5]_0 (\s_axil_rdata_reg_int_reg_reg[5]_1 ),
        .\s_axil_rdata_reg_int_reg_reg[6]_0 (\s_axil_rdata_reg_int_reg_reg[6]_1 ),
        .\s_axil_rdata_reg_int_reg_reg[7]_0 (\s_axil_rdata_reg_int_reg_reg[7]_1 ),
        .\s_axil_rdata_reg_int_reg_reg[8]_0 (\s_axil_rdata_reg_int_reg_reg[8]_1 ),
        .\s_axil_rdata_reg_int_reg_reg[9]_0 (\s_axil_rdata_reg_int_reg_reg[9]_1 ),
        .s_axil_rvalid_pipe_reg_reg_0(s_axil_rvalid_pipe_reg_reg_1),
        .s_axil_scle_aclk(s_axil_scle_aclk),
        .s_axil_scle_araddr(s_axil_scle_araddr),
        .s_axil_scle_areset(s_axil_scle_areset),
        .s_axil_scle_arvalid(s_axil_scle_arvalid),
        .s_axil_scle_awaddr(s_axil_scle_awaddr),
        .s_axil_scle_awvalid(s_axil_scle_awvalid),
        .s_axil_scle_bready(s_axil_scle_bready),
        .s_axil_scle_bvalid(s_axil_scle_bvalid),
        .s_axil_scle_rdata(s_axil_scle_rdata),
        .s_axil_scle_rready(s_axil_scle_rready),
        .s_axil_scle_rready_0(s_axil_scle_rready_0),
        .s_axil_scle_wdata(s_axil_scle_wdata),
        .s_axil_scle_wready(s_axil_scle_wready),
        .s_axil_scle_wstrb(s_axil_scle_wstrb),
        .s_axil_scle_wvalid(s_axil_scle_wvalid),
        .\temp_m_axis_tdata_reg_reg[0] (\temp_m_axis_tdata_reg_reg[0]_0 ),
        .\temp_m_axis_tdata_reg_reg[0]_0 (\temp_m_axis_tdata_reg_reg[0]_7 ),
        .\temp_m_axis_tdata_reg_reg[0]_1 (\temp_m_axis_tdata_reg_reg[0]_8 ),
        .\temp_m_axis_tdata_reg_reg[10] (\temp_m_axis_tdata_reg_reg[10]_0 ),
        .\temp_m_axis_tdata_reg_reg[10]_0 (\temp_m_axis_tdata_reg_reg[10]_4 ),
        .\temp_m_axis_tdata_reg_reg[11] (\temp_m_axis_tdata_reg_reg[11]_0 ),
        .\temp_m_axis_tdata_reg_reg[11]_0 (\temp_m_axis_tdata_reg_reg[11]_4 ),
        .\temp_m_axis_tdata_reg_reg[12] (\temp_m_axis_tdata_reg_reg[12]_0 ),
        .\temp_m_axis_tdata_reg_reg[12]_0 (\temp_m_axis_tdata_reg_reg[12]_4 ),
        .\temp_m_axis_tdata_reg_reg[13] (\temp_m_axis_tdata_reg_reg[13]_0 ),
        .\temp_m_axis_tdata_reg_reg[13]_0 (\temp_m_axis_tdata_reg_reg[13]_4 ),
        .\temp_m_axis_tdata_reg_reg[14] (\temp_m_axis_tdata_reg_reg[14]_0 ),
        .\temp_m_axis_tdata_reg_reg[14]_0 (\temp_m_axis_tdata_reg_reg[14]_4 ),
        .\temp_m_axis_tdata_reg_reg[15] (\temp_m_axis_tdata_reg_reg[15]_1 ),
        .\temp_m_axis_tdata_reg_reg[15]_0 (\temp_m_axis_tdata_reg_reg[15]_2 ),
        .\temp_m_axis_tdata_reg_reg[15]_1 (\temp_m_axis_tdata_reg_reg[15]_6 ),
        .\temp_m_axis_tdata_reg_reg[1] (\temp_m_axis_tdata_reg_reg[1]_0 ),
        .\temp_m_axis_tdata_reg_reg[1]_0 (\temp_m_axis_tdata_reg_reg[1]_4 ),
        .\temp_m_axis_tdata_reg_reg[2] (\temp_m_axis_tdata_reg_reg[2]_0 ),
        .\temp_m_axis_tdata_reg_reg[2]_0 (\temp_m_axis_tdata_reg_reg[2]_4 ),
        .\temp_m_axis_tdata_reg_reg[3] (\temp_m_axis_tdata_reg_reg[3]_0 ),
        .\temp_m_axis_tdata_reg_reg[3]_0 (\temp_m_axis_tdata_reg_reg[3]_4 ),
        .\temp_m_axis_tdata_reg_reg[4] (\temp_m_axis_tdata_reg_reg[4]_0 ),
        .\temp_m_axis_tdata_reg_reg[4]_0 (\temp_m_axis_tdata_reg_reg[4]_4 ),
        .\temp_m_axis_tdata_reg_reg[5] (\temp_m_axis_tdata_reg_reg[5]_0 ),
        .\temp_m_axis_tdata_reg_reg[5]_0 (\temp_m_axis_tdata_reg_reg[5]_4 ),
        .\temp_m_axis_tdata_reg_reg[6] (\temp_m_axis_tdata_reg_reg[6]_0 ),
        .\temp_m_axis_tdata_reg_reg[6]_0 (\temp_m_axis_tdata_reg_reg[6]_4 ),
        .\temp_m_axis_tdata_reg_reg[7] (\temp_m_axis_tdata_reg_reg[7]_0 ),
        .\temp_m_axis_tdata_reg_reg[7]_0 (\temp_m_axis_tdata_reg_reg[7]_4 ),
        .\temp_m_axis_tdata_reg_reg[8] (\temp_m_axis_tdata_reg_reg[8]_0 ),
        .\temp_m_axis_tdata_reg_reg[8]_0 (\temp_m_axis_tdata_reg_reg[8]_4 ),
        .\temp_m_axis_tdata_reg_reg[9] (\temp_m_axis_tdata_reg_reg[9]_0 ),
        .\temp_m_axis_tdata_reg_reg[9]_0 (\temp_m_axis_tdata_reg_reg[9]_4 ));
  KanTop_KanAcceleratorWrapper_0_0_axis_async_fifo_adapter__parameterized0 axis_adp_rslt_inst
       (.Q(Q),
        .SR(\fifo_inst/wr_ptr_gray_reg ),
        .core_clk(core_clk),
        .int_jnr_rslt_m_axis_tlast(int_jnr_rslt_m_axis_tlast),
        .int_jnr_rslt_m_axis_tvalid(int_jnr_rslt_m_axis_tvalid),
        .\joiner_logic_genblock.generate_tlast_out (\axis_packet_joiner_batch_genblock[0].AxisPacketJoiner_i/joiner_logic_genblock.generate_tlast_out ),
        .\joiner_logic_genblock.m_axis_tlast_int (\axis_packet_joiner_batch_genblock[0].AxisPacketJoiner_i/joiner_logic_genblock.m_axis_tlast_int ),
        .\m_axis_pipe_reg_reg[1][73] (\m_axis_pipe_reg_reg[1][73] ),
        .m_axis_rslt_aclk(m_axis_rslt_aclk),
        .m_axis_rslt_areset(m_axis_rslt_areset),
        .m_axis_rslt_tlast(m_axis_rslt_tlast),
        .m_axis_rslt_tready(m_axis_rslt_tready),
        .m_axis_tdata({int_jnr_rslt_m_axis_tdata[13],int_jnr_rslt_m_axis_tdata[10:0]}),
        .\m_axis_tvalid_pipe_reg_reg[1] (\m_axis_tvalid_pipe_reg_reg[1] ),
        .s_rst_sync1_reg(s_rst_sync1_reg),
        .s_rst_sync3_reg(\fifo_inst/s_rst_sync3_reg ),
        .\upsize.s_axis_tvalid_reg (\upsize_pre.adapter_inst/upsize.s_axis_tvalid_reg ));
  KanTop_KanAcceleratorWrapper_0_0_axis_async_fifo_adapter axis_adp_wght_inst
       (.Q(Q),
        .core_clk(core_clk),
        .int_adp_wght_m_axis_tlast(int_adp_wght_m_axis_tlast),
        .int_adp_wght_m_axis_tvalid(int_adp_wght_m_axis_tvalid),
        .\m_axis_pipe_reg_reg[0]_0 ({\fifo_inst/p_0_in ,int_adp_wght_m_axis_tkeep,int_adp_wght_m_axis_tdata}),
        .m_rst_sync3_reg(\fifo_inst/m_rst_sync3_reg ),
        .m_terminate_frame_reg(\fifo_inst/m_terminate_frame_reg ),
        .mem_reg_2(axis_spl_wght_inst_n_2),
        .rd_ptr_gray_reg(\fifo_inst/rd_ptr_gray_reg ),
        .s_axis_tready(int_adp_wght_m_axis_tready),
        .s_axis_wght_aclk(s_axis_wght_aclk),
        .s_axis_wght_areset(s_axis_wght_areset),
        .s_axis_wght_tdata(s_axis_wght_tdata),
        .s_axis_wght_tkeep(s_axis_wght_tkeep),
        .s_axis_wght_tlast(s_axis_wght_tlast),
        .s_axis_wght_tready(s_axis_wght_tready),
        .s_axis_wght_tvalid(s_axis_wght_tvalid),
        .s_rst_sync1_reg(s_rst_sync1_reg));
  KanTop_KanAcceleratorWrapper_0_0_ExtendedAxisPacketSplitter axis_aps_wghts_inst
       (.CO(\axis_packet_splitter_genblock[0].axis_packet_splitter_inst/generate_tlast0 ),
        .D(\multi_channel_genblock.operation_error_reg_reduced ),
        .E(data_processor_inst_n_132),
        .Q(Q),
        .core_clk(core_clk),
        .int_aps_wght_m_axis_tdata(int_aps_wght_m_axis_tdata),
        .int_aps_wght_m_axis_tlast(int_aps_wght_m_axis_tlast),
        .int_aps_wght_m_axis_tvalid(int_aps_wght_m_axis_tvalid),
        .int_spl_wght_m_axis_tlast(int_spl_wght_m_axis_tlast),
        .\m_axis_tdata_reg_reg[0] (data_processor_inst_n_133),
        .\m_axis_tdata_reg_reg[0]_0 (data_processor_inst_n_134),
        .\m_axis_tdata_reg_reg[0]_1 (data_processor_inst_n_135),
        .\m_axis_tdata_reg_reg[0]_2 (data_processor_inst_n_136),
        .\m_axis_tdata_reg_reg[0]_3 (data_processor_inst_n_137),
        .\m_axis_tdata_reg_reg[0]_4 (data_processor_inst_n_138),
        .\m_axis_tdata_reg_reg[0]_5 (data_processor_inst_n_139),
        .operation_busy_bus(operation_busy_bus),
        .operation_start(operation_start),
        .p_4_in(\axis_packet_splitter_genblock[7].axis_packet_splitter_inst/p_4_in ),
        .p_4_in_28(\axis_packet_splitter_genblock[6].axis_packet_splitter_inst/p_4_in ),
        .p_4_in_29(\axis_packet_splitter_genblock[5].axis_packet_splitter_inst/p_4_in ),
        .p_4_in_30(\axis_packet_splitter_genblock[4].axis_packet_splitter_inst/p_4_in ),
        .p_4_in_31(\axis_packet_splitter_genblock[3].axis_packet_splitter_inst/p_4_in ),
        .p_4_in_32(\axis_packet_splitter_genblock[2].axis_packet_splitter_inst/p_4_in ),
        .p_4_in_33(\axis_packet_splitter_genblock[1].axis_packet_splitter_inst/p_4_in ),
        .p_4_in_34(\axis_packet_splitter_genblock[0].axis_packet_splitter_inst/p_4_in ),
        .\pckt_size_reg_early_reg[18] (\axis_packet_splitter_genblock[1].axis_packet_splitter_inst/generate_tlast0 ),
        .\pckt_size_reg_early_reg[18]_0 (\axis_packet_splitter_genblock[2].axis_packet_splitter_inst/generate_tlast0 ),
        .\pckt_size_reg_early_reg[18]_1 (\axis_packet_splitter_genblock[3].axis_packet_splitter_inst/generate_tlast0 ),
        .\pckt_size_reg_early_reg[18]_2 (\axis_packet_splitter_genblock[4].axis_packet_splitter_inst/generate_tlast0 ),
        .\pckt_size_reg_early_reg[18]_3 (\axis_packet_splitter_genblock[5].axis_packet_splitter_inst/generate_tlast0 ),
        .\pckt_size_reg_early_reg[18]_4 (\axis_packet_splitter_genblock[6].axis_packet_splitter_inst/generate_tlast0 ),
        .\pckt_size_reg_early_reg[18]_5 (\axis_packet_splitter_genblock[7].axis_packet_splitter_inst/generate_tlast0 ),
        .\pckt_size_reg_early_reg[18]_6 (pckt_size),
        .s_axis_t_tready_int(\parallelized_lpa_inst/batch_plane_genblock[0].row_genblock[0].col_genblock[0].parallelized_lpe_ijk/s_axis_t_tready_int ),
        .s_axis_t_tready_int_35(\parallelized_lpa_inst/batch_plane_genblock[0].row_genblock[0].col_genblock[1].parallelized_lpe_ijk/s_axis_t_tready_int ),
        .s_axis_t_tready_int_37(\parallelized_lpa_inst/batch_plane_genblock[0].row_genblock[0].col_genblock[2].parallelized_lpe_ijk/s_axis_t_tready_int ),
        .s_axis_t_tready_int_39(\parallelized_lpa_inst/batch_plane_genblock[0].row_genblock[0].col_genblock[3].parallelized_lpe_ijk/s_axis_t_tready_int ),
        .s_axis_t_tready_int_41(\parallelized_lpa_inst/batch_plane_genblock[0].row_genblock[1].col_genblock[0].parallelized_lpe_ijk/s_axis_t_tready_int ),
        .s_axis_t_tready_int_42(\parallelized_lpa_inst/batch_plane_genblock[0].row_genblock[1].col_genblock[1].parallelized_lpe_ijk/s_axis_t_tready_int ),
        .s_axis_t_tready_int_44(\parallelized_lpa_inst/batch_plane_genblock[0].row_genblock[1].col_genblock[2].parallelized_lpe_ijk/s_axis_t_tready_int ),
        .s_axis_t_tready_int_46(\parallelized_lpa_inst/batch_plane_genblock[0].row_genblock[1].col_genblock[3].parallelized_lpe_ijk/s_axis_t_tready_int ),
        .s_axis_tlast_int(\axis_packet_splitter_genblock[0].axis_packet_splitter_inst/s_axis_tlast_int ),
        .s_axis_tlast_int_15(\axis_packet_splitter_genblock[1].axis_packet_splitter_inst/s_axis_tlast_int ),
        .s_axis_tlast_int_17(\axis_packet_splitter_genblock[2].axis_packet_splitter_inst/s_axis_tlast_int ),
        .s_axis_tlast_int_19(\axis_packet_splitter_genblock[3].axis_packet_splitter_inst/s_axis_tlast_int ),
        .s_axis_tlast_int_21(\axis_packet_splitter_genblock[4].axis_packet_splitter_inst/s_axis_tlast_int ),
        .s_axis_tlast_int_23(\axis_packet_splitter_genblock[5].axis_packet_splitter_inst/s_axis_tlast_int ),
        .s_axis_tlast_int_25(\axis_packet_splitter_genblock[6].axis_packet_splitter_inst/s_axis_tlast_int ),
        .s_axis_tlast_int_27(\axis_packet_splitter_genblock[7].axis_packet_splitter_inst/s_axis_tlast_int ),
        .s_axis_tready_early(\axis_packet_splitter_genblock[0].axis_packet_splitter_inst/in_axis_register_inst/s_axis_tready_early ),
        .s_axis_tready_early_14(\axis_packet_splitter_genblock[1].axis_packet_splitter_inst/in_axis_register_inst/s_axis_tready_early ),
        .s_axis_tready_early_16(\axis_packet_splitter_genblock[2].axis_packet_splitter_inst/in_axis_register_inst/s_axis_tready_early ),
        .s_axis_tready_early_18(\axis_packet_splitter_genblock[3].axis_packet_splitter_inst/in_axis_register_inst/s_axis_tready_early ),
        .s_axis_tready_early_20(\axis_packet_splitter_genblock[4].axis_packet_splitter_inst/in_axis_register_inst/s_axis_tready_early ),
        .s_axis_tready_early_22(\axis_packet_splitter_genblock[5].axis_packet_splitter_inst/in_axis_register_inst/s_axis_tready_early ),
        .s_axis_tready_early_24(\axis_packet_splitter_genblock[6].axis_packet_splitter_inst/in_axis_register_inst/s_axis_tready_early ),
        .s_axis_tready_early_26(\axis_packet_splitter_genblock[7].axis_packet_splitter_inst/in_axis_register_inst/s_axis_tready_early ),
        .s_axis_tready_int(\axis_packet_splitter_genblock[0].axis_packet_splitter_inst/s_axis_tready_int ),
        .s_axis_tready_int_0(\axis_packet_splitter_genblock[1].axis_packet_splitter_inst/s_axis_tready_int ),
        .s_axis_tready_int_1(\axis_packet_splitter_genblock[2].axis_packet_splitter_inst/s_axis_tready_int ),
        .s_axis_tready_int_2(\axis_packet_splitter_genblock[3].axis_packet_splitter_inst/s_axis_tready_int ),
        .s_axis_tready_int_3(\axis_packet_splitter_genblock[4].axis_packet_splitter_inst/s_axis_tready_int ),
        .s_axis_tready_int_4(\axis_packet_splitter_genblock[5].axis_packet_splitter_inst/s_axis_tready_int ),
        .s_axis_tready_int_5(\axis_packet_splitter_genblock[6].axis_packet_splitter_inst/s_axis_tready_int ),
        .s_axis_tready_int_6(\axis_packet_splitter_genblock[7].axis_packet_splitter_inst/s_axis_tready_int ),
        .s_axis_tvalid_int__0(\axis_packet_splitter_genblock[0].axis_packet_splitter_inst/s_axis_tvalid_int__0 ),
        .s_axis_tvalid_int__0_48(\axis_packet_splitter_genblock[1].axis_packet_splitter_inst/s_axis_tvalid_int__0 ),
        .s_axis_tvalid_int__0_49(\axis_packet_splitter_genblock[2].axis_packet_splitter_inst/s_axis_tvalid_int__0 ),
        .s_axis_tvalid_int__0_50(\axis_packet_splitter_genblock[3].axis_packet_splitter_inst/s_axis_tvalid_int__0 ),
        .s_axis_tvalid_int__0_51(\axis_packet_splitter_genblock[4].axis_packet_splitter_inst/s_axis_tvalid_int__0 ),
        .s_axis_tvalid_int__0_52(\axis_packet_splitter_genblock[5].axis_packet_splitter_inst/s_axis_tvalid_int__0 ),
        .s_axis_tvalid_int__0_53(\axis_packet_splitter_genblock[6].axis_packet_splitter_inst/s_axis_tvalid_int__0 ),
        .s_axis_tvalid_int__0_54(\axis_packet_splitter_genblock[7].axis_packet_splitter_inst/s_axis_tvalid_int__0 ),
        .store_t(\parallelized_lpa_inst/batch_plane_genblock[0].row_genblock[0].col_genblock[0].parallelized_lpe_ijk/store_t ),
        .store_t_36(\parallelized_lpa_inst/batch_plane_genblock[0].row_genblock[0].col_genblock[1].parallelized_lpe_ijk/store_t ),
        .store_t_38(\parallelized_lpa_inst/batch_plane_genblock[0].row_genblock[0].col_genblock[2].parallelized_lpe_ijk/store_t ),
        .store_t_40(\parallelized_lpa_inst/batch_plane_genblock[0].row_genblock[0].col_genblock[3].parallelized_lpe_ijk/store_t ),
        .store_u(\parallelized_lpa_inst/batch_plane_genblock[0].row_genblock[1].col_genblock[0].parallelized_lpe_ijk/store_u ),
        .store_u_43(\parallelized_lpa_inst/batch_plane_genblock[0].row_genblock[1].col_genblock[1].parallelized_lpe_ijk/store_u ),
        .store_u_45(\parallelized_lpa_inst/batch_plane_genblock[0].row_genblock[1].col_genblock[2].parallelized_lpe_ijk/store_u ),
        .store_u_47(\parallelized_lpa_inst/batch_plane_genblock[0].row_genblock[1].col_genblock[3].parallelized_lpe_ijk/store_u ),
        .\temp_m_axis_tdata_reg_reg[15] (int_spl_wght_m_axis_tdata),
        .temp_m_axis_tvalid_reg(\axis_packet_splitter_genblock[0].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_reg ),
        .temp_m_axis_tvalid_reg_10(\axis_packet_splitter_genblock[4].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_reg ),
        .temp_m_axis_tvalid_reg_11(\axis_packet_splitter_genblock[5].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_reg ),
        .temp_m_axis_tvalid_reg_12(\axis_packet_splitter_genblock[6].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_reg ),
        .temp_m_axis_tvalid_reg_13(\axis_packet_splitter_genblock[7].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_reg ),
        .temp_m_axis_tvalid_reg_7(\axis_packet_splitter_genblock[1].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_reg ),
        .temp_m_axis_tvalid_reg_8(\axis_packet_splitter_genblock[2].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_reg ),
        .temp_m_axis_tvalid_reg_9(\axis_packet_splitter_genblock[3].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_reg ));
  KanTop_KanAcceleratorWrapper_0_0_BatchedAxisPacketJoiner axis_jnr_rslt_inst
       (.D({jnr_operation_complete,jnr_operation_error}),
        .E(int_buf_rslt_s_axis_tready[0]),
        .\FSM_sequential_joiner_logic_genblock.fsm_state_reg[0] (\axis_packet_joiner_batch_genblock[0].AxisPacketJoiner_i/joiner_logic_genblock.fsm_state ),
        .\FSM_sequential_joiner_logic_genblock.fsm_state_reg[1] (ccu_inst_n_11),
        .Q(Q),
        .core_clk(core_clk),
        .current_s_tlast(\axis_packet_joiner_batch_genblock[0].AxisPacketJoiner_i/joiner_logic_genblock.axis_mux_inst/current_s_tlast ),
        .extra_sig_out(int_buf_rslt_s_axis_tvalid[0]),
        .grant_valid_reg_reg(int_buf_rslt_m_axis_tlast[3]),
        .grant_valid_reg_reg_0(int_buf_rslt_m_axis_tlast[2]),
        .grant_valid_reg_reg_1(int_buf_rslt_m_axis_tlast[1]),
        .grant_valid_reg_reg_2(int_buf_rslt_m_axis_tlast[0]),
        .int_buf_rslt_m_axis_tvalid(int_buf_rslt_m_axis_tvalid),
        .int_jnr_rslt_m_axis_tlast(int_jnr_rslt_m_axis_tlast),
        .int_jnr_rslt_m_axis_tvalid(int_jnr_rslt_m_axis_tvalid),
        .\joiner_logic_genblock.generate_tlast_out (\axis_packet_joiner_batch_genblock[0].AxisPacketJoiner_i/joiner_logic_genblock.generate_tlast_out ),
        .\joiner_logic_genblock.m_axis_tlast_int (\axis_packet_joiner_batch_genblock[0].AxisPacketJoiner_i/joiner_logic_genblock.m_axis_tlast_int ),
        .\joiner_logic_genblock.operation_error_reg (ccu_inst_n_17),
        .\joiner_logic_genblock.use_channels_reg_reg[0] (ccu_inst_n_16),
        .\joiner_logic_genblock.use_channels_reg_reg[1] (axis_jnr_rslt_inst_n_17),
        .\joiner_logic_genblock.use_channels_reg_reg[2] (axis_jnr_rslt_inst_n_18),
        .\joiner_logic_genblock.use_channels_reg_reg[3] (\axis_packet_joiner_batch_genblock[0].AxisPacketJoiner_i/joiner_logic_genblock.use_channels_reg ),
        .\joiner_logic_genblock.use_channels_reg_reg[3]_0 (axis_jnr_rslt_inst_n_19),
        .\joiner_logic_genblock.use_channels_reg_reg[3]_1 (use_channels),
        .\m_axis_tdata_reg_reg[13] ({int_jnr_rslt_m_axis_tdata[13],int_jnr_rslt_m_axis_tdata[10:0]}),
        .operation_start(operation_start),
        .s_axis_tready_early(s_axis_tready_early),
        .s_axis_tready_reg_reg(int_buf_rslt_s_axis_tready[1]),
        .\s_axis_tready_reg_reg[3] (\axis_packet_joiner_batch_genblock[0].AxisPacketJoiner_i/joiner_logic_genblock.s_axis_tready_int ),
        .s_axis_tready_reg_reg_0(int_buf_rslt_s_axis_tvalid[1]),
        .s_axis_tready_reg_reg_1(int_buf_rslt_s_axis_tready[2]),
        .s_axis_tready_reg_reg_2(int_buf_rslt_s_axis_tvalid[2]),
        .s_axis_tready_reg_reg_3(int_buf_rslt_s_axis_tready[3]),
        .s_axis_tready_reg_reg_4(int_buf_rslt_s_axis_tvalid[3]),
        .\select_reg_reg[1] (\axis_packet_joiner_batch_genblock[0].AxisPacketJoiner_i/joiner_logic_genblock.axis_mux_inst/select_reg ),
        .\temp_m_axis_tdata_reg_reg[13] ({current_s_tdata[13],current_s_tdata[10:0]}),
        .\upsize.s_axis_tvalid_reg (\upsize_pre.adapter_inst/upsize.s_axis_tvalid_reg ));
  KanTop_KanAcceleratorWrapper_0_0_AxisSplitter axis_spl_wght_inst
       (.CO(\axis_packet_splitter_genblock[0].axis_packet_splitter_inst/generate_tlast0 ),
        .Q(Q),
        .SR(data_processor_inst_n_62),
        .core_clk(core_clk),
        .int_adp_wght_m_axis_tlast(int_adp_wght_m_axis_tlast),
        .int_adp_wght_m_axis_tvalid(int_adp_wght_m_axis_tvalid),
        .int_spl_wght_m_axis_tlast(int_spl_wght_m_axis_tlast),
        .\m_axis_pipe_reg_reg[0]_21 ({\fifo_inst/p_0_in ,int_adp_wght_m_axis_tkeep,int_adp_wght_m_axis_tdata}),
        .\m_axis_tdata_reg_reg[127] (int_spl_wght_m_axis_tdata),
        .m_terminate_frame_reg(\fifo_inst/m_terminate_frame_reg ),
        .new_transfer(new_transfer),
        .operation_busy_bus(operation_busy_bus),
        .p_4_in(\axis_packet_splitter_genblock[0].axis_packet_splitter_inst/p_4_in ),
        .p_4_in_1(\axis_packet_splitter_genblock[1].axis_packet_splitter_inst/p_4_in ),
        .p_4_in_10(\axis_packet_splitter_genblock[4].axis_packet_splitter_inst/p_4_in ),
        .p_4_in_13(\axis_packet_splitter_genblock[5].axis_packet_splitter_inst/p_4_in ),
        .p_4_in_16(\axis_packet_splitter_genblock[6].axis_packet_splitter_inst/p_4_in ),
        .p_4_in_19(\axis_packet_splitter_genblock[7].axis_packet_splitter_inst/p_4_in ),
        .p_4_in_4(\axis_packet_splitter_genblock[2].axis_packet_splitter_inst/p_4_in ),
        .p_4_in_7(\axis_packet_splitter_genblock[3].axis_packet_splitter_inst/p_4_in ),
        .s_axis_tlast_int(\axis_packet_splitter_genblock[0].axis_packet_splitter_inst/s_axis_tlast_int ),
        .s_axis_tlast_int_0(\axis_packet_splitter_genblock[1].axis_packet_splitter_inst/s_axis_tlast_int ),
        .s_axis_tlast_int_12(\axis_packet_splitter_genblock[5].axis_packet_splitter_inst/s_axis_tlast_int ),
        .s_axis_tlast_int_15(\axis_packet_splitter_genblock[6].axis_packet_splitter_inst/s_axis_tlast_int ),
        .s_axis_tlast_int_18(\axis_packet_splitter_genblock[7].axis_packet_splitter_inst/s_axis_tlast_int ),
        .s_axis_tlast_int_3(\axis_packet_splitter_genblock[2].axis_packet_splitter_inst/s_axis_tlast_int ),
        .s_axis_tlast_int_6(\axis_packet_splitter_genblock[3].axis_packet_splitter_inst/s_axis_tlast_int ),
        .s_axis_tlast_int_9(\axis_packet_splitter_genblock[4].axis_packet_splitter_inst/s_axis_tlast_int ),
        .s_axis_tready(int_adp_wght_m_axis_tready),
        .s_axis_tready_int(\axis_packet_splitter_genblock[0].axis_packet_splitter_inst/s_axis_tready_int ),
        .s_axis_tready_int_22(\axis_packet_splitter_genblock[1].axis_packet_splitter_inst/s_axis_tready_int ),
        .s_axis_tready_int_23(\axis_packet_splitter_genblock[2].axis_packet_splitter_inst/s_axis_tready_int ),
        .s_axis_tready_int_24(\axis_packet_splitter_genblock[3].axis_packet_splitter_inst/s_axis_tready_int ),
        .s_axis_tready_int_25(\axis_packet_splitter_genblock[4].axis_packet_splitter_inst/s_axis_tready_int ),
        .s_axis_tready_int_26(\axis_packet_splitter_genblock[5].axis_packet_splitter_inst/s_axis_tready_int ),
        .s_axis_tready_int_27(\axis_packet_splitter_genblock[6].axis_packet_splitter_inst/s_axis_tready_int ),
        .s_axis_tready_int_28(\axis_packet_splitter_genblock[7].axis_packet_splitter_inst/s_axis_tready_int ),
        .s_axis_tready_reg_reg(axis_spl_wght_inst_n_2),
        .s_axis_tvalid_int__0(\axis_packet_splitter_genblock[0].axis_packet_splitter_inst/s_axis_tvalid_int__0 ),
        .s_axis_tvalid_int__0_11(\axis_packet_splitter_genblock[4].axis_packet_splitter_inst/s_axis_tvalid_int__0 ),
        .s_axis_tvalid_int__0_14(\axis_packet_splitter_genblock[5].axis_packet_splitter_inst/s_axis_tvalid_int__0 ),
        .s_axis_tvalid_int__0_17(\axis_packet_splitter_genblock[6].axis_packet_splitter_inst/s_axis_tvalid_int__0 ),
        .s_axis_tvalid_int__0_2(\axis_packet_splitter_genblock[1].axis_packet_splitter_inst/s_axis_tvalid_int__0 ),
        .s_axis_tvalid_int__0_20(\axis_packet_splitter_genblock[7].axis_packet_splitter_inst/s_axis_tvalid_int__0 ),
        .s_axis_tvalid_int__0_5(\axis_packet_splitter_genblock[2].axis_packet_splitter_inst/s_axis_tvalid_int__0 ),
        .s_axis_tvalid_int__0_8(\axis_packet_splitter_genblock[3].axis_packet_splitter_inst/s_axis_tvalid_int__0 ),
        .temp_m_axis_tlast_reg_reg(\axis_packet_splitter_genblock[1].axis_packet_splitter_inst/generate_tlast0 ),
        .temp_m_axis_tlast_reg_reg_0(\axis_packet_splitter_genblock[2].axis_packet_splitter_inst/generate_tlast0 ),
        .temp_m_axis_tlast_reg_reg_1(\axis_packet_splitter_genblock[3].axis_packet_splitter_inst/generate_tlast0 ),
        .temp_m_axis_tlast_reg_reg_2(\axis_packet_splitter_genblock[4].axis_packet_splitter_inst/generate_tlast0 ),
        .temp_m_axis_tlast_reg_reg_3(\axis_packet_splitter_genblock[5].axis_packet_splitter_inst/generate_tlast0 ),
        .temp_m_axis_tlast_reg_reg_4(\axis_packet_splitter_genblock[6].axis_packet_splitter_inst/generate_tlast0 ),
        .temp_m_axis_tlast_reg_reg_5(\axis_packet_splitter_genblock[7].axis_packet_splitter_inst/generate_tlast0 ));
  KanTop_KanAcceleratorWrapper_0_0_Buffer buffer_inst
       (.E(int_buf_rslt_s_axis_tready[0]),
        .Q(Q),
        .core_clk(core_clk),
        .current_s_tlast(\axis_packet_joiner_batch_genblock[0].AxisPacketJoiner_i/joiner_logic_genblock.axis_mux_inst/current_s_tlast ),
        .extra_sig_out(int_buf_rslt_s_axis_tvalid[0]),
        .int_buf_rslt_m_axis_tlast(int_buf_rslt_m_axis_tlast),
        .int_buf_rslt_m_axis_tvalid(int_buf_rslt_m_axis_tvalid),
        .int_buf_rslt_s_axis_tdata({int_buf_rslt_s_axis_tdata[61],int_buf_rslt_s_axis_tdata[58:48],int_buf_rslt_s_axis_tdata[45],int_buf_rslt_s_axis_tdata[42:32],int_buf_rslt_s_axis_tdata[29],int_buf_rslt_s_axis_tdata[26:16],int_buf_rslt_s_axis_tdata[13],int_buf_rslt_s_axis_tdata[10:0]}),
        .\m_axis_tdata_reg_reg[13] ({current_s_tdata[13],current_s_tdata[10:0]}),
        .m_axis_tlast_reg_reg(m_axis_tlast_reg_reg),
        .m_axis_tlast_reg_reg_0(m_axis_tlast_reg_reg_0),
        .m_axis_tlast_reg_reg_1(m_axis_tlast_reg_reg_1),
        .m_axis_tlast_reg_reg_2(m_axis_tlast_reg_reg_2),
        .m_axis_tvalid_reg_reg(\axis_packet_joiner_batch_genblock[0].AxisPacketJoiner_i/joiner_logic_genblock.s_axis_tready_int ),
        .m_axis_tvalid_reg_reg_0(\axis_packet_joiner_batch_genblock[0].AxisPacketJoiner_i/joiner_logic_genblock.use_channels_reg ),
        .m_axis_tvalid_reg_reg_1(int_buf_rslt_s_axis_tvalid[1]),
        .m_axis_tvalid_reg_reg_2(int_buf_rslt_s_axis_tvalid[2]),
        .m_axis_tvalid_reg_reg_3(int_buf_rslt_s_axis_tvalid[3]),
        .s_axis_tready_early(s_axis_tready_early),
        .s_axis_tready_reg_reg(int_buf_rslt_s_axis_tready[1]),
        .s_axis_tready_reg_reg_0(int_buf_rslt_s_axis_tready[2]),
        .s_axis_tready_reg_reg_1(int_buf_rslt_s_axis_tready[3]),
        .s_axis_tready_reg_reg_2(axis_jnr_rslt_inst_n_17),
        .s_axis_tready_reg_reg_3(axis_jnr_rslt_inst_n_18),
        .s_axis_tready_reg_reg_4(axis_jnr_rslt_inst_n_19),
        .temp_m_axis_tlast_reg_reg(\axis_packet_joiner_batch_genblock[0].AxisPacketJoiner_i/joiner_logic_genblock.axis_mux_inst/select_reg ));
  KanTop_KanAcceleratorWrapper_0_0_CentralControlUnit ccu_inst
       (.D(\parallelized_lpa_inst/rst_pipeline_reg ),
        .\FSM_sequential_joiner_logic_genblock.fsm_state_reg[0] (ccu_inst_n_16),
        .Q({rslt_tlast,peripheral_operation_error}),
        .core_clk(core_clk),
        .\data_size_reg[13]_0 (data_size),
        .fsm_clk(fsm_clk),
        .fsm_rst(fsm_rst),
        .\grid_size_reg[4]_0 (grid_size),
        .internal_operation_error(internal_operation_error),
        .internal_operation_error_reg_0(Q),
        .\joiner_logic_genblock.use_channels_reg_reg[0] (\axis_packet_joiner_batch_genblock[0].AxisPacketJoiner_i/joiner_logic_genblock.fsm_state ),
        .locked(locked),
        .\mem_reg[6][29] (data_processor_inst_n_64),
        .operation_busy(operation_busy),
        .operation_complete(operation_complete),
        .operation_error(operation_error),
        .operation_start(operation_start),
        .operation_start_reg_0(ccu_inst_n_17),
        .\pckt_size_reg[18]_0 (pckt_size),
        .pl2ps_intr(pl2ps_intr),
        .\rst_pipeline_reg[1] (dpu_operation_error),
        .s_axil_ctrl_araddr(s_axil_ctrl_araddr),
        .s_axil_ctrl_arready(s_axil_ctrl_arready),
        .s_axil_ctrl_arvalid(s_axil_ctrl_arvalid),
        .s_axil_ctrl_awaddr(s_axil_ctrl_awaddr),
        .\s_axil_ctrl_awaddr[5] (ccu_inst_n_18),
        .s_axil_ctrl_awready(s_axil_ctrl_awready),
        .s_axil_ctrl_awvalid(s_axil_ctrl_awvalid),
        .s_axil_ctrl_bready(s_axil_ctrl_bready),
        .s_axil_ctrl_bvalid(s_axil_ctrl_bvalid),
        .s_axil_ctrl_rdata(s_axil_ctrl_rdata),
        .s_axil_ctrl_rready(s_axil_ctrl_rready),
        .s_axil_ctrl_rvalid(s_axil_ctrl_rvalid),
        .s_axil_ctrl_wdata(s_axil_ctrl_wdata),
        .s_axil_ctrl_wready(s_axil_ctrl_wready),
        .s_axil_ctrl_wstrb(s_axil_ctrl_wstrb),
        .s_axil_ctrl_wvalid(s_axil_ctrl_wvalid),
        .\scle_size_reg[0]_0 (ccu_inst_n_21),
        .\scle_size_reg[1]_0 (scle_size),
        .\use_channels_reg[3]_0 (ccu_inst_n_11),
        .\use_channels_reg[3]_1 (use_channels));
  KanTop_KanAcceleratorWrapper_0_0_Pipeline ccu_pipeline_inst
       (.D({jnr_operation_complete,jnr_operation_error,\multi_channel_genblock.operation_error_reg_reduced ,dpu_operation_error,mcu_operation_error}),
        .Q({rslt_tlast,peripheral_operation_error}),
        .core_clk(core_clk),
        .\pipe_reg[1][16]_0 (Q));
  KanTop_KanAcceleratorWrapper_0_0_ParallelizedDataProcessor data_processor_inst
       (.D(dpu_operation_error),
        .DOPADOP(DOPADOP),
        .DOPBDOP(DOPBDOP),
        .E(int_buf_rslt_s_axis_tready[0]),
        .Q(Q),
        .SR(data_processor_inst_n_62),
        .core_clk(core_clk),
        .empty_reg(empty_reg),
        .export_rslt_reg_reg(int_buf_rslt_s_axis_tready[1]),
        .export_rslt_reg_reg_0(int_buf_rslt_s_axis_tready[2]),
        .export_rslt_reg_reg_1(int_buf_rslt_s_axis_tready[3]),
        .extra_sig_in(export_rslt_last),
        .extra_sig_out(int_buf_rslt_s_axis_tvalid[0]),
        .\extra_sig_reg_1_reg[1] (int_buf_rslt_s_axis_tvalid[1]),
        .\extra_sig_reg_1_reg[1]_0 (int_buf_rslt_s_axis_tvalid[2]),
        .\extra_sig_reg_1_reg[1]_1 (int_buf_rslt_s_axis_tvalid[3]),
        .fsm_rst(fsm_rst),
        .int_adp_data_m_axis_tready(int_adp_data_m_axis_tready),
        .int_adp_grid_m_axis_tready(int_adp_grid_m_axis_tready),
        .int_adp_scle_m_axis_tready(int_adp_scle_m_axis_tready),
        .int_aps_wght_m_axis_tdata(int_aps_wght_m_axis_tdata),
        .int_aps_wght_m_axis_tlast(int_aps_wght_m_axis_tlast),
        .int_aps_wght_m_axis_tvalid(int_aps_wght_m_axis_tvalid),
        .int_buf_rslt_s_axis_tdata({int_buf_rslt_s_axis_tdata[61],int_buf_rslt_s_axis_tdata[58:48],int_buf_rslt_s_axis_tdata[45],int_buf_rslt_s_axis_tdata[42:32],int_buf_rslt_s_axis_tdata[29],int_buf_rslt_s_axis_tdata[26:16],int_buf_rslt_s_axis_tdata[13],int_buf_rslt_s_axis_tdata[10:0]}),
        .int_mcu_grid_m_axis_tlast(int_mcu_grid_m_axis_tlast),
        .int_mcu_scle_m_axis_tlast(int_mcu_scle_m_axis_tlast),
        .internal_operation_error(internal_operation_error),
        .local_tlast_reg_reg(export_rslt_last_0),
        .local_tlast_reg_reg_0(export_rslt_last_1),
        .local_tlast_reg_reg_1(export_rslt_last_2),
        .\m_axis_tdata_reg_reg[15] ({mcu_inst_n_46,mcu_inst_n_47,mcu_inst_n_48,mcu_inst_n_49,mcu_inst_n_50,mcu_inst_n_51,mcu_inst_n_52,mcu_inst_n_53,mcu_inst_n_54,mcu_inst_n_55,mcu_inst_n_56,mcu_inst_n_57,mcu_inst_n_58,mcu_inst_n_59,mcu_inst_n_60,mcu_inst_n_61}),
        .\m_axis_tdata_reg_reg[15]_0 ({mcu_inst_n_63,mcu_inst_n_64,mcu_inst_n_65,mcu_inst_n_66,mcu_inst_n_67,mcu_inst_n_68,mcu_inst_n_69,mcu_inst_n_70,mcu_inst_n_71,mcu_inst_n_72,mcu_inst_n_73,mcu_inst_n_74,mcu_inst_n_75,mcu_inst_n_76,mcu_inst_n_77,mcu_inst_n_78}),
        .m_axis_tlast_reg_reg(data_processor_inst_n_65),
        .m_axis_tlast_reg_reg_0(data_processor_inst_n_68),
        .m_axis_tlast_reg_reg_1(mcu_inst_n_62),
        .m_axis_tlast_reg_reg_2(mcu_inst_n_79),
        .m_axis_tlast_reg_reg_3({int_mcu_data_m_axis_tlast[1],int_mcu_data_m_axis_tdata[31:16]}),
        .\m_axis_tvalid_reg_reg[1] (mcu_inst_n_81),
        .m_rst_sync3_reg(\fifo_inst/m_rst_sync3_reg ),
        .\mem_reg[6][29] (ccu_inst_n_18),
        .new_transfer(new_transfer),
        .out({int_mcu_data_m_axis_tlast[0],int_mcu_data_m_axis_tdata[15:0]}),
        .\ptr_reg_reg[2] (\ptr_reg_reg[2] ),
        .ram_reg_0(ram_reg_0_1),
        .ram_reg_0_0(ram_reg_0_2),
        .ram_reg_1(ram_reg_1_3),
        .ram_reg_1_0(ram_reg_1_4),
        .rd_ptr_gray_reg(\fifo_inst/rd_ptr_gray_reg ),
        .\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg (\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg ),
        .\register_genblock[1].skid_buffer_genblock.m_axis_tvalid_reg_reg (\register_genblock[1].skid_buffer_genblock.m_axis_tvalid_reg_reg ),
        .\rst_pipeline_reg[1] (\parallelized_lpa_inst/rst_pipeline_reg ),
        .\rst_pipeline_reg[3] (\fifo_inst/wr_ptr_gray_reg ),
        .\rst_pipeline_reg[3]_0 (data_processor_inst_n_64),
        .s_axil_ctrl_wdata(s_axil_ctrl_wdata[29]),
        .s_axis_t_tready_int(\parallelized_lpa_inst/batch_plane_genblock[0].row_genblock[0].col_genblock[0].parallelized_lpe_ijk/s_axis_t_tready_int ),
        .s_axis_t_tready_int_10(\parallelized_lpa_inst/batch_plane_genblock[0].row_genblock[1].col_genblock[1].parallelized_lpe_ijk/s_axis_t_tready_int ),
        .s_axis_t_tready_int_12(\parallelized_lpa_inst/batch_plane_genblock[0].row_genblock[1].col_genblock[2].parallelized_lpe_ijk/s_axis_t_tready_int ),
        .s_axis_t_tready_int_14(\parallelized_lpa_inst/batch_plane_genblock[0].row_genblock[1].col_genblock[3].parallelized_lpe_ijk/s_axis_t_tready_int ),
        .s_axis_t_tready_int_3(\parallelized_lpa_inst/batch_plane_genblock[0].row_genblock[0].col_genblock[1].parallelized_lpe_ijk/s_axis_t_tready_int ),
        .s_axis_t_tready_int_5(\parallelized_lpa_inst/batch_plane_genblock[0].row_genblock[0].col_genblock[2].parallelized_lpe_ijk/s_axis_t_tready_int ),
        .s_axis_t_tready_int_7(\parallelized_lpa_inst/batch_plane_genblock[0].row_genblock[0].col_genblock[3].parallelized_lpe_ijk/s_axis_t_tready_int ),
        .s_axis_t_tready_int_8(\parallelized_lpa_inst/batch_plane_genblock[0].row_genblock[1].col_genblock[0].parallelized_lpe_ijk/s_axis_t_tready_int ),
        .s_axis_tready_early(\axis_packet_splitter_genblock[0].axis_packet_splitter_inst/in_axis_register_inst/s_axis_tready_early ),
        .s_axis_tready_early_16(\axis_packet_splitter_genblock[1].axis_packet_splitter_inst/in_axis_register_inst/s_axis_tready_early ),
        .s_axis_tready_early_17(\axis_packet_splitter_genblock[2].axis_packet_splitter_inst/in_axis_register_inst/s_axis_tready_early ),
        .s_axis_tready_early_18(\axis_packet_splitter_genblock[3].axis_packet_splitter_inst/in_axis_register_inst/s_axis_tready_early ),
        .s_axis_tready_early_19(\axis_packet_splitter_genblock[4].axis_packet_splitter_inst/in_axis_register_inst/s_axis_tready_early ),
        .s_axis_tready_early_20(\axis_packet_splitter_genblock[5].axis_packet_splitter_inst/in_axis_register_inst/s_axis_tready_early ),
        .s_axis_tready_early_21(\axis_packet_splitter_genblock[6].axis_packet_splitter_inst/in_axis_register_inst/s_axis_tready_early ),
        .s_axis_tready_early_22(\axis_packet_splitter_genblock[7].axis_packet_splitter_inst/in_axis_register_inst/s_axis_tready_early ),
        .s_axis_tready_int(\axis_packet_splitter_genblock[0].axis_packet_splitter_inst/s_axis_tready_int ),
        .s_axis_tready_int_38(\axis_packet_splitter_genblock[1].axis_packet_splitter_inst/s_axis_tready_int ),
        .s_axis_tready_int_39(\axis_packet_splitter_genblock[2].axis_packet_splitter_inst/s_axis_tready_int ),
        .s_axis_tready_int_40(\axis_packet_splitter_genblock[3].axis_packet_splitter_inst/s_axis_tready_int ),
        .s_axis_tready_int_41(\axis_packet_splitter_genblock[4].axis_packet_splitter_inst/s_axis_tready_int ),
        .s_axis_tready_int_42(\axis_packet_splitter_genblock[5].axis_packet_splitter_inst/s_axis_tready_int ),
        .s_axis_tready_int_43(\axis_packet_splitter_genblock[6].axis_packet_splitter_inst/s_axis_tready_int ),
        .s_axis_tready_int_44(\axis_packet_splitter_genblock[7].axis_packet_splitter_inst/s_axis_tready_int ),
        .s_axis_tready_reg_reg(mcu_inst_n_82),
        .s_axis_tready_reg_reg_0(mcu_inst_n_85),
        .s_axis_tvalid_int__0(\axis_packet_splitter_genblock[0].axis_packet_splitter_inst/s_axis_tvalid_int__0 ),
        .s_axis_tvalid_int__0_24(\axis_packet_splitter_genblock[1].axis_packet_splitter_inst/s_axis_tvalid_int__0 ),
        .s_axis_tvalid_int__0_26(\axis_packet_splitter_genblock[2].axis_packet_splitter_inst/s_axis_tvalid_int__0 ),
        .s_axis_tvalid_int__0_28(\axis_packet_splitter_genblock[3].axis_packet_splitter_inst/s_axis_tvalid_int__0 ),
        .s_axis_tvalid_int__0_30(\axis_packet_splitter_genblock[4].axis_packet_splitter_inst/s_axis_tvalid_int__0 ),
        .s_axis_tvalid_int__0_32(\axis_packet_splitter_genblock[5].axis_packet_splitter_inst/s_axis_tvalid_int__0 ),
        .s_axis_tvalid_int__0_34(\axis_packet_splitter_genblock[6].axis_packet_splitter_inst/s_axis_tvalid_int__0 ),
        .s_axis_tvalid_int__0_36(\axis_packet_splitter_genblock[7].axis_packet_splitter_inst/s_axis_tvalid_int__0 ),
        .s_rst_sync3_reg(\fifo_inst/s_rst_sync3_reg ),
        .shift1(\data_chn_genblock[0].axis_fifo_data_inst/shift1 ),
        .shift1_15(\data_chn_genblock[1].axis_fifo_data_inst/shift1 ),
        .stage_1_in_axis_data_tlast(\act_func_inst/sub_mult_abs_chn_genblock[0].SubMultAbs_inst/SubMult_inst/stage_1_in_axis_data_tlast ),
        .stage_1_in_axis_data_tlast_23(\act_func_inst/sub_mult_abs_chn_genblock[1].SubMultAbs_inst/SubMult_inst/stage_1_in_axis_data_tlast ),
        .stage_1_in_axis_data_tready(\act_func_inst/sub_mult_abs_chn_genblock[0].SubMultAbs_inst/SubMult_inst/stage_1_in_axis_data_tready ),
        .stage_1_in_axis_data_tready_1(\act_func_inst/sub_mult_abs_chn_genblock[1].SubMultAbs_inst/SubMult_inst/stage_1_in_axis_data_tready ),
        .store_l_reg_reg(data_processor_inst_n_132),
        .store_l_reg_reg_0(data_processor_inst_n_133),
        .store_l_reg_reg_1(data_processor_inst_n_134),
        .store_l_reg_reg_2(data_processor_inst_n_135),
        .store_l_reg_reg_3(data_processor_inst_n_136),
        .store_l_reg_reg_4(data_processor_inst_n_137),
        .store_l_reg_reg_5(data_processor_inst_n_138),
        .store_l_reg_reg_6(data_processor_inst_n_139),
        .store_t(\parallelized_lpa_inst/batch_plane_genblock[0].row_genblock[0].col_genblock[0].parallelized_lpe_ijk/store_t ),
        .store_t_2(\parallelized_lpa_inst/batch_plane_genblock[0].row_genblock[0].col_genblock[1].parallelized_lpe_ijk/store_t ),
        .store_t_4(\parallelized_lpa_inst/batch_plane_genblock[0].row_genblock[0].col_genblock[2].parallelized_lpe_ijk/store_t ),
        .store_t_6(\parallelized_lpa_inst/batch_plane_genblock[0].row_genblock[0].col_genblock[3].parallelized_lpe_ijk/store_t ),
        .store_u(\parallelized_lpa_inst/batch_plane_genblock[0].row_genblock[1].col_genblock[0].parallelized_lpe_ijk/store_u ),
        .store_u_11(\parallelized_lpa_inst/batch_plane_genblock[0].row_genblock[1].col_genblock[2].parallelized_lpe_ijk/store_u ),
        .store_u_13(\parallelized_lpa_inst/batch_plane_genblock[0].row_genblock[1].col_genblock[3].parallelized_lpe_ijk/store_u ),
        .store_u_9(\parallelized_lpa_inst/batch_plane_genblock[0].row_genblock[1].col_genblock[1].parallelized_lpe_ijk/store_u ),
        .\temp_m_axis_tdata_reg_reg[0] (\temp_m_axis_tdata_reg_reg[0]_1 ),
        .\temp_m_axis_tdata_reg_reg[0]_0 (\temp_m_axis_tdata_reg_reg[0]_2 ),
        .\temp_m_axis_tdata_reg_reg[0]_1 (\temp_m_axis_tdata_reg_reg[0]_3 ),
        .\temp_m_axis_tdata_reg_reg[0]_2 (\temp_m_axis_tdata_reg_reg[0]_4 ),
        .\temp_m_axis_tdata_reg_reg[10] (\temp_m_axis_tdata_reg_reg[10]_1 ),
        .\temp_m_axis_tdata_reg_reg[10]_0 (\temp_m_axis_tdata_reg_reg[10]_2 ),
        .\temp_m_axis_tdata_reg_reg[11] (\temp_m_axis_tdata_reg_reg[11]_1 ),
        .\temp_m_axis_tdata_reg_reg[11]_0 (\temp_m_axis_tdata_reg_reg[11]_2 ),
        .\temp_m_axis_tdata_reg_reg[12] (\temp_m_axis_tdata_reg_reg[12]_1 ),
        .\temp_m_axis_tdata_reg_reg[12]_0 (\temp_m_axis_tdata_reg_reg[12]_2 ),
        .\temp_m_axis_tdata_reg_reg[13] (\temp_m_axis_tdata_reg_reg[13]_1 ),
        .\temp_m_axis_tdata_reg_reg[13]_0 (\temp_m_axis_tdata_reg_reg[13]_2 ),
        .\temp_m_axis_tdata_reg_reg[14] (\temp_m_axis_tdata_reg_reg[14]_1 ),
        .\temp_m_axis_tdata_reg_reg[14]_0 (\temp_m_axis_tdata_reg_reg[14]_2 ),
        .\temp_m_axis_tdata_reg_reg[15] (\act_func_inst/temp_m_axis_tdata_reg ),
        .\temp_m_axis_tdata_reg_reg[15]_0 ({data_processor_inst_n_156,data_processor_inst_n_157,data_processor_inst_n_158,data_processor_inst_n_159,data_processor_inst_n_160,data_processor_inst_n_161,data_processor_inst_n_162,data_processor_inst_n_163,data_processor_inst_n_164,data_processor_inst_n_165,data_processor_inst_n_166,data_processor_inst_n_167,data_processor_inst_n_168,data_processor_inst_n_169,data_processor_inst_n_170,data_processor_inst_n_171}),
        .\temp_m_axis_tdata_reg_reg[15]_1 (\temp_m_axis_tdata_reg_reg[15]_3 ),
        .\temp_m_axis_tdata_reg_reg[15]_2 (\temp_m_axis_tdata_reg_reg[15]_4 ),
        .\temp_m_axis_tdata_reg_reg[15]_3 (int_mcu_grid_m_axis_tdata),
        .\temp_m_axis_tdata_reg_reg[15]_4 (int_mcu_scle_m_axis_tdata),
        .\temp_m_axis_tdata_reg_reg[1] (\temp_m_axis_tdata_reg_reg[1]_1 ),
        .\temp_m_axis_tdata_reg_reg[1]_0 (\temp_m_axis_tdata_reg_reg[1]_2 ),
        .\temp_m_axis_tdata_reg_reg[2] (\temp_m_axis_tdata_reg_reg[2]_1 ),
        .\temp_m_axis_tdata_reg_reg[2]_0 (\temp_m_axis_tdata_reg_reg[2]_2 ),
        .\temp_m_axis_tdata_reg_reg[3] (\temp_m_axis_tdata_reg_reg[3]_1 ),
        .\temp_m_axis_tdata_reg_reg[3]_0 (\temp_m_axis_tdata_reg_reg[3]_2 ),
        .\temp_m_axis_tdata_reg_reg[4] (\temp_m_axis_tdata_reg_reg[4]_1 ),
        .\temp_m_axis_tdata_reg_reg[4]_0 (\temp_m_axis_tdata_reg_reg[4]_2 ),
        .\temp_m_axis_tdata_reg_reg[5] (\temp_m_axis_tdata_reg_reg[5]_1 ),
        .\temp_m_axis_tdata_reg_reg[5]_0 (\temp_m_axis_tdata_reg_reg[5]_2 ),
        .\temp_m_axis_tdata_reg_reg[6] (\temp_m_axis_tdata_reg_reg[6]_1 ),
        .\temp_m_axis_tdata_reg_reg[6]_0 (\temp_m_axis_tdata_reg_reg[6]_2 ),
        .\temp_m_axis_tdata_reg_reg[7] (\temp_m_axis_tdata_reg_reg[7]_1 ),
        .\temp_m_axis_tdata_reg_reg[7]_0 (\temp_m_axis_tdata_reg_reg[7]_2 ),
        .\temp_m_axis_tdata_reg_reg[8] (\temp_m_axis_tdata_reg_reg[8]_1 ),
        .\temp_m_axis_tdata_reg_reg[8]_0 (\temp_m_axis_tdata_reg_reg[8]_2 ),
        .\temp_m_axis_tdata_reg_reg[9] (\temp_m_axis_tdata_reg_reg[9]_1 ),
        .\temp_m_axis_tdata_reg_reg[9]_0 (\temp_m_axis_tdata_reg_reg[9]_2 ),
        .temp_m_axis_tlast_reg(\act_func_inst/grid_share_genblock.axis_broadcast_inst/temp_m_axis_tlast_reg ),
        .temp_m_axis_tlast_reg_0(\act_func_inst/scle_share_genblock.axis_broadcast_inst/temp_m_axis_tlast_reg ),
        .temp_m_axis_tvalid_reg(\axis_packet_splitter_genblock[0].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_reg ),
        .temp_m_axis_tvalid_reg_25(\axis_packet_splitter_genblock[1].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_reg ),
        .temp_m_axis_tvalid_reg_27(\axis_packet_splitter_genblock[2].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_reg ),
        .temp_m_axis_tvalid_reg_29(\axis_packet_splitter_genblock[3].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_reg ),
        .temp_m_axis_tvalid_reg_31(\axis_packet_splitter_genblock[4].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_reg ),
        .temp_m_axis_tvalid_reg_33(\axis_packet_splitter_genblock[5].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_reg ),
        .temp_m_axis_tvalid_reg_35(\axis_packet_splitter_genblock[6].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_reg ),
        .temp_m_axis_tvalid_reg_37(\axis_packet_splitter_genblock[7].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_reg ));
  KanTop_KanAcceleratorWrapper_0_0_MemoryControlUnit mcu_inst
       (.D(mcu_operation_error),
        .DOADO(DOADO),
        .\FSM_sequential_loc_fsm_state_reg[0] (\FSM_sequential_loc_fsm_state_reg[0]_0 ),
        .\FSM_sequential_loc_fsm_state_reg[0]_0 (\FSM_sequential_loc_fsm_state_reg[0] ),
        .Q(Q),
        .core_clk(core_clk),
        .core_clk_0({int_mcu_data_m_axis_tlast[1],int_mcu_data_m_axis_tdata[31:16]}),
        .dack_o(dack_o),
        .dack_o_3(dack_o_0),
        .data_bram_addr(int_mcu_data_bram_addr),
        .\data_reg_reg[0][15] (int_mcu_scle_m_axis_tdata),
        .\data_reg_reg[0][15]_0 (int_mcu_grid_m_axis_tdata),
        .\data_size_reg_reg[12]_0 (data_size),
        .empty_reg(empty_reg),
        .empty_reg_reg(mcu_inst_n_81),
        .empty_reg_reg_0(mcu_inst_n_82),
        .empty_reg_reg_1(mcu_inst_n_85),
        .fsm_clk(fsm_clk),
        .\glo_fsm_state_reg[0]_0 (ccu_inst_n_21),
        .\grid_size_reg_reg[4]_0 (grid_size),
        .int_adp_data_m_axis_tready(int_adp_data_m_axis_tready),
        .int_adp_grid_m_axis_tready(int_adp_grid_m_axis_tready),
        .int_adp_scle_m_axis_tready(int_adp_scle_m_axis_tready),
        .int_mcu_data_bram_en(int_mcu_data_bram_en),
        .int_mcu_grid_m_axis_tlast(int_mcu_grid_m_axis_tlast),
        .int_mcu_scle_m_axis_tlast(int_mcu_scle_m_axis_tlast),
        .\int_ram_data_bram_rdack[0]_0 (\int_ram_data_bram_rdack[0]_0 ),
        .\int_ram_data_bram_rddata[0]_1 (\int_ram_data_bram_rddata[0]_1 ),
        .int_ram_grid_bram_rdack(int_ram_grid_bram_rdack),
        .int_ram_scle_bram_addr(int_ram_scle_bram_addr),
        .int_ram_scle_bram_rdack(int_ram_scle_bram_rdack),
        .int_rdenb(int_rdenb),
        .int_rdenb_1(int_rdenb_1),
        .\loc_counter_addr_reg_reg[3] (int_ram_grid_bram_addr),
        .\m_axis_tdata_reg_reg[0] (\m_axis_tdata_reg_reg[0] ),
        .\m_axis_tdata_reg_reg[0]_0 (\m_axis_tdata_reg_reg[0]_0 ),
        .\m_axis_tdata_reg_reg[0]_1 (\m_axis_tdata_reg_reg[0]_1 ),
        .\m_axis_tdata_reg_reg[0]_2 (\m_axis_tdata_reg_reg[0]_2 ),
        .\m_axis_tdata_reg_reg[10] (\m_axis_tdata_reg_reg[10] ),
        .\m_axis_tdata_reg_reg[10]_0 (\m_axis_tdata_reg_reg[10]_0 ),
        .\m_axis_tdata_reg_reg[11] (\m_axis_tdata_reg_reg[11] ),
        .\m_axis_tdata_reg_reg[11]_0 (\m_axis_tdata_reg_reg[11]_0 ),
        .\m_axis_tdata_reg_reg[12] (\m_axis_tdata_reg_reg[12] ),
        .\m_axis_tdata_reg_reg[12]_0 (\m_axis_tdata_reg_reg[12]_0 ),
        .\m_axis_tdata_reg_reg[13] (\m_axis_tdata_reg_reg[13] ),
        .\m_axis_tdata_reg_reg[13]_0 (\m_axis_tdata_reg_reg[13]_0 ),
        .\m_axis_tdata_reg_reg[14] (\m_axis_tdata_reg_reg[14] ),
        .\m_axis_tdata_reg_reg[14]_0 (\m_axis_tdata_reg_reg[14]_0 ),
        .\m_axis_tdata_reg_reg[15] (\act_func_inst/temp_m_axis_tdata_reg ),
        .\m_axis_tdata_reg_reg[15]_0 ({data_processor_inst_n_156,data_processor_inst_n_157,data_processor_inst_n_158,data_processor_inst_n_159,data_processor_inst_n_160,data_processor_inst_n_161,data_processor_inst_n_162,data_processor_inst_n_163,data_processor_inst_n_164,data_processor_inst_n_165,data_processor_inst_n_166,data_processor_inst_n_167,data_processor_inst_n_168,data_processor_inst_n_169,data_processor_inst_n_170,data_processor_inst_n_171}),
        .\m_axis_tdata_reg_reg[15]_1 (ram_reg_1),
        .\m_axis_tdata_reg_reg[15]_2 (\m_axis_tdata_reg_reg[15] ),
        .\m_axis_tdata_reg_reg[15]_3 (ram_reg_1_1),
        .\m_axis_tdata_reg_reg[15]_4 (\m_axis_tdata_reg_reg[15]_0 ),
        .\m_axis_tdata_reg_reg[1] (\m_axis_tdata_reg_reg[1] ),
        .\m_axis_tdata_reg_reg[1]_0 (\m_axis_tdata_reg_reg[1]_0 ),
        .\m_axis_tdata_reg_reg[2] (\m_axis_tdata_reg_reg[2] ),
        .\m_axis_tdata_reg_reg[2]_0 (\m_axis_tdata_reg_reg[2]_0 ),
        .\m_axis_tdata_reg_reg[3] (\m_axis_tdata_reg_reg[3] ),
        .\m_axis_tdata_reg_reg[3]_0 (\m_axis_tdata_reg_reg[3]_0 ),
        .\m_axis_tdata_reg_reg[4] (\m_axis_tdata_reg_reg[4] ),
        .\m_axis_tdata_reg_reg[4]_0 (\m_axis_tdata_reg_reg[4]_0 ),
        .\m_axis_tdata_reg_reg[5] (\m_axis_tdata_reg_reg[5] ),
        .\m_axis_tdata_reg_reg[5]_0 (\m_axis_tdata_reg_reg[5]_0 ),
        .\m_axis_tdata_reg_reg[6] (\m_axis_tdata_reg_reg[6] ),
        .\m_axis_tdata_reg_reg[6]_0 (\m_axis_tdata_reg_reg[6]_0 ),
        .\m_axis_tdata_reg_reg[7] (\m_axis_tdata_reg_reg[7] ),
        .\m_axis_tdata_reg_reg[7]_0 (ram_reg_0),
        .\m_axis_tdata_reg_reg[7]_1 (\m_axis_tdata_reg_reg[7]_0 ),
        .\m_axis_tdata_reg_reg[8] (\m_axis_tdata_reg_reg[8] ),
        .\m_axis_tdata_reg_reg[8]_0 (\m_axis_tdata_reg_reg[8]_0 ),
        .\m_axis_tdata_reg_reg[9] (\m_axis_tdata_reg_reg[9] ),
        .\m_axis_tdata_reg_reg[9]_0 (\m_axis_tdata_reg_reg[9]_0 ),
        .operation_start(operation_start),
        .out({int_mcu_data_m_axis_tlast[0],int_mcu_data_m_axis_tdata[15:0]}),
        .\scle_size_reg_reg[1]_0 (scle_size),
        .shift1(\data_chn_genblock[0].axis_fifo_data_inst/shift1 ),
        .shift1_4(\data_chn_genblock[1].axis_fifo_data_inst/shift1 ),
        .stage_1_in_axis_data_tlast(\act_func_inst/sub_mult_abs_chn_genblock[0].SubMultAbs_inst/SubMult_inst/stage_1_in_axis_data_tlast ),
        .stage_1_in_axis_data_tlast_0(\act_func_inst/sub_mult_abs_chn_genblock[1].SubMultAbs_inst/SubMult_inst/stage_1_in_axis_data_tlast ),
        .stage_1_in_axis_data_tready(\act_func_inst/sub_mult_abs_chn_genblock[0].SubMultAbs_inst/SubMult_inst/stage_1_in_axis_data_tready ),
        .stage_1_in_axis_data_tready_2(\act_func_inst/sub_mult_abs_chn_genblock[1].SubMultAbs_inst/SubMult_inst/stage_1_in_axis_data_tready ),
        .\temp_m_axis_tdata_reg_reg[15] ({mcu_inst_n_46,mcu_inst_n_47,mcu_inst_n_48,mcu_inst_n_49,mcu_inst_n_50,mcu_inst_n_51,mcu_inst_n_52,mcu_inst_n_53,mcu_inst_n_54,mcu_inst_n_55,mcu_inst_n_56,mcu_inst_n_57,mcu_inst_n_58,mcu_inst_n_59,mcu_inst_n_60,mcu_inst_n_61}),
        .\temp_m_axis_tdata_reg_reg[15]_0 ({mcu_inst_n_63,mcu_inst_n_64,mcu_inst_n_65,mcu_inst_n_66,mcu_inst_n_67,mcu_inst_n_68,mcu_inst_n_69,mcu_inst_n_70,mcu_inst_n_71,mcu_inst_n_72,mcu_inst_n_73,mcu_inst_n_74,mcu_inst_n_75,mcu_inst_n_76,mcu_inst_n_77,mcu_inst_n_78}),
        .\temp_m_axis_tdata_reg_reg[15]_1 (int_ram_grid_bram_rddata),
        .\temp_m_axis_tdata_reg_reg[15]_2 (int_ram_scle_bram_rddata),
        .temp_m_axis_tlast_reg(\act_func_inst/grid_share_genblock.axis_broadcast_inst/temp_m_axis_tlast_reg ),
        .temp_m_axis_tlast_reg_1(\act_func_inst/scle_share_genblock.axis_broadcast_inst/temp_m_axis_tlast_reg ),
        .temp_m_axis_tlast_reg_reg(mcu_inst_n_62),
        .temp_m_axis_tlast_reg_reg_0(mcu_inst_n_79),
        .temp_m_axis_tlast_reg_reg_1(data_processor_inst_n_65),
        .temp_m_axis_tlast_reg_reg_2(data_processor_inst_n_68));
endmodule

(* ORIG_REF_NAME = "KanAcceleratorWrapper" *) 
module KanTop_KanAcceleratorWrapper_0_0_KanAcceleratorWrapper
   (DOADO,
    DOBDO,
    ram_reg_1,
    ram_reg_1_0,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_1_1,
    ram_reg_1_2,
    int_mcu_data_bram_en,
    s00_axil_data_bvalid,
    s_axil_arready_reg_reg,
    s_axil_arready_next,
    s00_axil_data_wready,
    s_axil_rvalid_pipe_reg_reg,
    ram_reg,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    \FSM_sequential_loc_fsm_state_reg[0] ,
    int_rdenb,
    s_axil_grid_bvalid,
    s_axil_arready_reg_reg_0,
    s_axil_arready_next_0,
    s_axil_grid_wready,
    s_axil_rvalid_pipe_reg_reg_0,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    \FSM_sequential_loc_fsm_state_reg[0]_0 ,
    int_rdenb_1,
    s_axil_scle_bvalid,
    s_axil_arready_reg_reg_1,
    s_axil_arready_next_2,
    s_axil_scle_wready,
    s_axil_rvalid_pipe_reg_reg_1,
    ram_reg_0_1,
    ram_reg_0_2,
    DOPADOP,
    DOPBDOP,
    ram_reg_1_3,
    ram_reg_1_4,
    Q,
    \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg ,
    \register_genblock[1].skid_buffer_genblock.m_axis_tvalid_reg_reg ,
    s_axil_ctrl_arready,
    s_axil_ctrl_rvalid,
    \m_axis_tvalid_pipe_reg_reg[1] ,
    s00_axil_data_rdata,
    s_axil_grid_rdata,
    s_axil_scle_rdata,
    m_axis_rslt_tid,
    m_axis_rslt_tkeep,
    m_axis_rslt_tdata,
    m_axis_rslt_tlast,
    s_axil_ctrl_bvalid,
    s_axil_ctrl_awready,
    s_axil_ctrl_wready,
    s_axil_ctrl_rdata,
    operation_busy,
    operation_error,
    operation_complete,
    locked,
    pl2ps_intr,
    s_axis_wght_tready,
    core_clk,
    s00_axil_data_aclk,
    s00_axil_data_wdata,
    s00_axil_data_areset,
    s_axil_grid_aclk,
    s_axil_grid_wdata,
    s_axil_grid_areset,
    s_axil_scle_aclk,
    s_axil_scle_wdata,
    s_axil_scle_areset,
    fsm_rst,
    \m_axis_tdata_reg_reg[0] ,
    \m_axis_tdata_reg_reg[0]_0 ,
    \m_axis_tdata_reg_reg[1] ,
    \m_axis_tdata_reg_reg[2] ,
    \m_axis_tdata_reg_reg[3] ,
    \m_axis_tdata_reg_reg[4] ,
    \m_axis_tdata_reg_reg[5] ,
    \m_axis_tdata_reg_reg[6] ,
    \m_axis_tdata_reg_reg[7] ,
    \m_axis_tdata_reg_reg[8] ,
    \m_axis_tdata_reg_reg[9] ,
    \m_axis_tdata_reg_reg[10] ,
    \m_axis_tdata_reg_reg[11] ,
    \m_axis_tdata_reg_reg[12] ,
    \m_axis_tdata_reg_reg[13] ,
    \m_axis_tdata_reg_reg[14] ,
    \m_axis_tdata_reg_reg[15] ,
    \s_axil_rdata_reg_int_reg_reg[31] ,
    \s_axil_rdata_reg_int_reg_reg[0] ,
    \s_axil_rdata_reg_int_reg_reg[1] ,
    \s_axil_rdata_reg_int_reg_reg[2] ,
    \s_axil_rdata_reg_int_reg_reg[3] ,
    \s_axil_rdata_reg_int_reg_reg[4] ,
    \s_axil_rdata_reg_int_reg_reg[5] ,
    \s_axil_rdata_reg_int_reg_reg[6] ,
    \s_axil_rdata_reg_int_reg_reg[7] ,
    \s_axil_rdata_reg_int_reg_reg[8] ,
    \s_axil_rdata_reg_int_reg_reg[9] ,
    \s_axil_rdata_reg_int_reg_reg[10] ,
    \s_axil_rdata_reg_int_reg_reg[11] ,
    \s_axil_rdata_reg_int_reg_reg[12] ,
    \s_axil_rdata_reg_int_reg_reg[13] ,
    \s_axil_rdata_reg_int_reg_reg[14] ,
    \s_axil_rdata_reg_int_reg_reg[15] ,
    \m_axis_tdata_reg_reg[0]_1 ,
    \m_axis_tdata_reg_reg[0]_2 ,
    \m_axis_tdata_reg_reg[1]_0 ,
    \m_axis_tdata_reg_reg[2]_0 ,
    \m_axis_tdata_reg_reg[3]_0 ,
    \m_axis_tdata_reg_reg[4]_0 ,
    \m_axis_tdata_reg_reg[5]_0 ,
    \m_axis_tdata_reg_reg[6]_0 ,
    \m_axis_tdata_reg_reg[7]_0 ,
    \m_axis_tdata_reg_reg[8]_0 ,
    \m_axis_tdata_reg_reg[9]_0 ,
    \m_axis_tdata_reg_reg[10]_0 ,
    \m_axis_tdata_reg_reg[11]_0 ,
    \m_axis_tdata_reg_reg[12]_0 ,
    \m_axis_tdata_reg_reg[13]_0 ,
    \m_axis_tdata_reg_reg[14]_0 ,
    \m_axis_tdata_reg_reg[15]_0 ,
    \s_axil_rdata_reg_int_reg_reg[16] ,
    \s_axil_rdata_reg_int_reg_reg[17] ,
    \s_axil_rdata_reg_int_reg_reg[18] ,
    \s_axil_rdata_reg_int_reg_reg[19] ,
    \s_axil_rdata_reg_int_reg_reg[20] ,
    \s_axil_rdata_reg_int_reg_reg[21] ,
    \s_axil_rdata_reg_int_reg_reg[22] ,
    \s_axil_rdata_reg_int_reg_reg[23] ,
    \s_axil_rdata_reg_int_reg_reg[24] ,
    \s_axil_rdata_reg_int_reg_reg[25] ,
    \s_axil_rdata_reg_int_reg_reg[26] ,
    \s_axil_rdata_reg_int_reg_reg[27] ,
    \s_axil_rdata_reg_int_reg_reg[28] ,
    \s_axil_rdata_reg_int_reg_reg[29] ,
    \s_axil_rdata_reg_int_reg_reg[30] ,
    \s_axil_rdata_reg_int_reg_reg[31]_0 ,
    s00_axil_data_rready,
    \temp_m_axis_tdata_reg_reg[15] ,
    \temp_m_axis_tdata_reg_reg[0] ,
    \temp_m_axis_tdata_reg_reg[1] ,
    \temp_m_axis_tdata_reg_reg[2] ,
    \temp_m_axis_tdata_reg_reg[3] ,
    \temp_m_axis_tdata_reg_reg[4] ,
    \temp_m_axis_tdata_reg_reg[5] ,
    \temp_m_axis_tdata_reg_reg[6] ,
    \temp_m_axis_tdata_reg_reg[7] ,
    \temp_m_axis_tdata_reg_reg[8] ,
    \temp_m_axis_tdata_reg_reg[9] ,
    \temp_m_axis_tdata_reg_reg[10] ,
    \temp_m_axis_tdata_reg_reg[11] ,
    \temp_m_axis_tdata_reg_reg[12] ,
    \temp_m_axis_tdata_reg_reg[13] ,
    \temp_m_axis_tdata_reg_reg[14] ,
    \temp_m_axis_tdata_reg_reg[15]_0 ,
    \s_axil_rdata_reg_int_reg_reg[31]_1 ,
    \s_axil_rdata_reg_int_reg_reg[0]_0 ,
    \s_axil_rdata_reg_int_reg_reg[1]_0 ,
    \s_axil_rdata_reg_int_reg_reg[2]_0 ,
    \s_axil_rdata_reg_int_reg_reg[3]_0 ,
    \s_axil_rdata_reg_int_reg_reg[4]_0 ,
    \s_axil_rdata_reg_int_reg_reg[5]_0 ,
    \s_axil_rdata_reg_int_reg_reg[6]_0 ,
    \s_axil_rdata_reg_int_reg_reg[7]_0 ,
    \s_axil_rdata_reg_int_reg_reg[8]_0 ,
    \s_axil_rdata_reg_int_reg_reg[9]_0 ,
    \s_axil_rdata_reg_int_reg_reg[10]_0 ,
    \s_axil_rdata_reg_int_reg_reg[11]_0 ,
    \s_axil_rdata_reg_int_reg_reg[12]_0 ,
    \s_axil_rdata_reg_int_reg_reg[13]_0 ,
    \s_axil_rdata_reg_int_reg_reg[14]_0 ,
    \s_axil_rdata_reg_int_reg_reg[15]_0 ,
    \s_axil_rdata_reg_int_reg_reg[16]_0 ,
    \s_axil_rdata_reg_int_reg_reg[17]_0 ,
    \s_axil_rdata_reg_int_reg_reg[18]_0 ,
    \s_axil_rdata_reg_int_reg_reg[19]_0 ,
    \s_axil_rdata_reg_int_reg_reg[20]_0 ,
    \s_axil_rdata_reg_int_reg_reg[21]_0 ,
    \s_axil_rdata_reg_int_reg_reg[22]_0 ,
    \s_axil_rdata_reg_int_reg_reg[23]_0 ,
    \s_axil_rdata_reg_int_reg_reg[24]_0 ,
    \s_axil_rdata_reg_int_reg_reg[25]_0 ,
    \s_axil_rdata_reg_int_reg_reg[26]_0 ,
    \s_axil_rdata_reg_int_reg_reg[27]_0 ,
    \s_axil_rdata_reg_int_reg_reg[28]_0 ,
    \s_axil_rdata_reg_int_reg_reg[29]_0 ,
    \s_axil_rdata_reg_int_reg_reg[30]_0 ,
    \s_axil_rdata_reg_int_reg_reg[31]_2 ,
    s_axil_grid_rready,
    \s_axil_rdata_reg_int_reg_reg[31]_3 ,
    \s_axil_rdata_reg_int_reg_reg[0]_1 ,
    \s_axil_rdata_reg_int_reg_reg[1]_1 ,
    \s_axil_rdata_reg_int_reg_reg[2]_1 ,
    \s_axil_rdata_reg_int_reg_reg[3]_1 ,
    \s_axil_rdata_reg_int_reg_reg[4]_1 ,
    \s_axil_rdata_reg_int_reg_reg[5]_1 ,
    \s_axil_rdata_reg_int_reg_reg[6]_1 ,
    \s_axil_rdata_reg_int_reg_reg[7]_1 ,
    \s_axil_rdata_reg_int_reg_reg[8]_1 ,
    \s_axil_rdata_reg_int_reg_reg[9]_1 ,
    \s_axil_rdata_reg_int_reg_reg[10]_1 ,
    \s_axil_rdata_reg_int_reg_reg[11]_1 ,
    \s_axil_rdata_reg_int_reg_reg[12]_1 ,
    \s_axil_rdata_reg_int_reg_reg[13]_1 ,
    \s_axil_rdata_reg_int_reg_reg[14]_1 ,
    \s_axil_rdata_reg_int_reg_reg[15]_1 ,
    \temp_m_axis_tdata_reg_reg[15]_1 ,
    \temp_m_axis_tdata_reg_reg[0]_0 ,
    \temp_m_axis_tdata_reg_reg[1]_0 ,
    \temp_m_axis_tdata_reg_reg[2]_0 ,
    \temp_m_axis_tdata_reg_reg[3]_0 ,
    \temp_m_axis_tdata_reg_reg[4]_0 ,
    \temp_m_axis_tdata_reg_reg[5]_0 ,
    \temp_m_axis_tdata_reg_reg[6]_0 ,
    \temp_m_axis_tdata_reg_reg[7]_0 ,
    \temp_m_axis_tdata_reg_reg[8]_0 ,
    \temp_m_axis_tdata_reg_reg[9]_0 ,
    \temp_m_axis_tdata_reg_reg[10]_0 ,
    \temp_m_axis_tdata_reg_reg[11]_0 ,
    \temp_m_axis_tdata_reg_reg[12]_0 ,
    \temp_m_axis_tdata_reg_reg[13]_0 ,
    \temp_m_axis_tdata_reg_reg[14]_0 ,
    \temp_m_axis_tdata_reg_reg[15]_2 ,
    \s_axil_rdata_reg_int_reg_reg[16]_1 ,
    \s_axil_rdata_reg_int_reg_reg[17]_1 ,
    \s_axil_rdata_reg_int_reg_reg[18]_1 ,
    \s_axil_rdata_reg_int_reg_reg[19]_1 ,
    \s_axil_rdata_reg_int_reg_reg[20]_1 ,
    \s_axil_rdata_reg_int_reg_reg[21]_1 ,
    \s_axil_rdata_reg_int_reg_reg[22]_1 ,
    \s_axil_rdata_reg_int_reg_reg[23]_1 ,
    \s_axil_rdata_reg_int_reg_reg[24]_1 ,
    \s_axil_rdata_reg_int_reg_reg[25]_1 ,
    \s_axil_rdata_reg_int_reg_reg[26]_1 ,
    \s_axil_rdata_reg_int_reg_reg[27]_1 ,
    \s_axil_rdata_reg_int_reg_reg[28]_1 ,
    \s_axil_rdata_reg_int_reg_reg[29]_1 ,
    \s_axil_rdata_reg_int_reg_reg[30]_1 ,
    \s_axil_rdata_reg_int_reg_reg[31]_4 ,
    s_axil_scle_rready,
    \temp_m_axis_tdata_reg_reg[0]_1 ,
    \temp_m_axis_tdata_reg_reg[0]_2 ,
    \temp_m_axis_tdata_reg_reg[1]_1 ,
    \temp_m_axis_tdata_reg_reg[2]_1 ,
    \temp_m_axis_tdata_reg_reg[3]_1 ,
    \temp_m_axis_tdata_reg_reg[4]_1 ,
    \temp_m_axis_tdata_reg_reg[5]_1 ,
    \temp_m_axis_tdata_reg_reg[6]_1 ,
    \temp_m_axis_tdata_reg_reg[7]_1 ,
    \temp_m_axis_tdata_reg_reg[8]_1 ,
    \temp_m_axis_tdata_reg_reg[9]_1 ,
    \temp_m_axis_tdata_reg_reg[10]_1 ,
    \temp_m_axis_tdata_reg_reg[11]_1 ,
    \temp_m_axis_tdata_reg_reg[12]_1 ,
    \temp_m_axis_tdata_reg_reg[13]_1 ,
    \temp_m_axis_tdata_reg_reg[14]_1 ,
    \temp_m_axis_tdata_reg_reg[15]_3 ,
    \temp_m_axis_tdata_reg_reg[0]_3 ,
    \temp_m_axis_tdata_reg_reg[0]_4 ,
    \temp_m_axis_tdata_reg_reg[1]_2 ,
    \temp_m_axis_tdata_reg_reg[2]_2 ,
    \temp_m_axis_tdata_reg_reg[3]_2 ,
    \temp_m_axis_tdata_reg_reg[4]_2 ,
    \temp_m_axis_tdata_reg_reg[5]_2 ,
    \temp_m_axis_tdata_reg_reg[6]_2 ,
    \temp_m_axis_tdata_reg_reg[7]_2 ,
    \temp_m_axis_tdata_reg_reg[8]_2 ,
    \temp_m_axis_tdata_reg_reg[9]_2 ,
    \temp_m_axis_tdata_reg_reg[10]_2 ,
    \temp_m_axis_tdata_reg_reg[11]_2 ,
    \temp_m_axis_tdata_reg_reg[12]_2 ,
    \temp_m_axis_tdata_reg_reg[13]_2 ,
    \temp_m_axis_tdata_reg_reg[14]_2 ,
    \temp_m_axis_tdata_reg_reg[15]_4 ,
    s00_axil_data_bready,
    s_axil_grid_bready,
    s_axil_scle_bready,
    s_axis_wght_tvalid,
    s_axis_wght_tlast,
    s_axil_ctrl_wstrb,
    s_axil_ctrl_arvalid,
    s_axil_ctrl_rready,
    m_axis_rslt_tready,
    s00_axil_data_wstrb,
    s_axil_grid_wstrb,
    s_axil_scle_wstrb,
    s_axil_ctrl_awaddr,
    s_axil_ctrl_wdata,
    s_axis_wght_tkeep,
    \temp_m_axis_tdata_reg_reg[0]_5 ,
    \temp_m_axis_tdata_reg_reg[0]_6 ,
    \temp_m_axis_tdata_reg_reg[1]_3 ,
    \temp_m_axis_tdata_reg_reg[2]_3 ,
    \temp_m_axis_tdata_reg_reg[3]_3 ,
    \temp_m_axis_tdata_reg_reg[4]_3 ,
    \temp_m_axis_tdata_reg_reg[5]_3 ,
    \temp_m_axis_tdata_reg_reg[6]_3 ,
    \temp_m_axis_tdata_reg_reg[7]_3 ,
    \temp_m_axis_tdata_reg_reg[8]_3 ,
    \temp_m_axis_tdata_reg_reg[9]_3 ,
    \temp_m_axis_tdata_reg_reg[10]_3 ,
    \temp_m_axis_tdata_reg_reg[11]_3 ,
    \temp_m_axis_tdata_reg_reg[12]_3 ,
    \temp_m_axis_tdata_reg_reg[13]_3 ,
    \temp_m_axis_tdata_reg_reg[14]_3 ,
    \temp_m_axis_tdata_reg_reg[15]_5 ,
    \temp_m_axis_tdata_reg_reg[0]_7 ,
    \temp_m_axis_tdata_reg_reg[0]_8 ,
    \temp_m_axis_tdata_reg_reg[1]_4 ,
    \temp_m_axis_tdata_reg_reg[2]_4 ,
    \temp_m_axis_tdata_reg_reg[3]_4 ,
    \temp_m_axis_tdata_reg_reg[4]_4 ,
    \temp_m_axis_tdata_reg_reg[5]_4 ,
    \temp_m_axis_tdata_reg_reg[6]_4 ,
    \temp_m_axis_tdata_reg_reg[7]_4 ,
    \temp_m_axis_tdata_reg_reg[8]_4 ,
    \temp_m_axis_tdata_reg_reg[9]_4 ,
    \temp_m_axis_tdata_reg_reg[10]_4 ,
    \temp_m_axis_tdata_reg_reg[11]_4 ,
    \temp_m_axis_tdata_reg_reg[12]_4 ,
    \temp_m_axis_tdata_reg_reg[13]_4 ,
    \temp_m_axis_tdata_reg_reg[14]_4 ,
    \temp_m_axis_tdata_reg_reg[15]_6 ,
    s00_axil_data_araddr,
    s00_axil_data_awaddr,
    s00_axil_data_arvalid,
    s00_axil_data_awvalid,
    s00_axil_data_wvalid,
    s_axil_grid_araddr,
    s_axil_grid_awaddr,
    s_axil_grid_arvalid,
    s_axil_grid_awvalid,
    s_axil_grid_wvalid,
    s_axil_scle_araddr,
    s_axil_scle_awaddr,
    s_axil_scle_arvalid,
    s_axil_scle_awvalid,
    s_axil_scle_wvalid,
    m_axis_rslt_aclk,
    m_axis_rslt_areset,
    fsm_clk,
    s_axil_ctrl_wvalid,
    s_axil_ctrl_awvalid,
    s_axil_ctrl_bready,
    s_axil_ctrl_araddr,
    s_axis_wght_areset,
    s_axis_wght_aclk,
    s_axis_wght_tdata);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output [7:0]ram_reg_1;
  output [7:0]ram_reg_1_0;
  output [7:0]ram_reg_0;
  output [7:0]ram_reg_0_0;
  output [7:0]ram_reg_1_1;
  output [7:0]ram_reg_1_2;
  output [1:0]int_mcu_data_bram_en;
  output s00_axil_data_bvalid;
  output s_axil_arready_reg_reg;
  output s_axil_arready_next;
  output s00_axil_data_wready;
  output s_axil_rvalid_pipe_reg_reg;
  output [15:0]ram_reg;
  output [15:0]ram_reg_2;
  output [15:0]ram_reg_3;
  output [15:0]ram_reg_4;
  output \FSM_sequential_loc_fsm_state_reg[0] ;
  output [0:0]int_rdenb;
  output s_axil_grid_bvalid;
  output s_axil_arready_reg_reg_0;
  output s_axil_arready_next_0;
  output s_axil_grid_wready;
  output s_axil_rvalid_pipe_reg_reg_0;
  output [15:0]ram_reg_5;
  output [15:0]ram_reg_6;
  output [15:0]ram_reg_7;
  output [15:0]ram_reg_8;
  output \FSM_sequential_loc_fsm_state_reg[0]_0 ;
  output [0:0]int_rdenb_1;
  output s_axil_scle_bvalid;
  output s_axil_arready_reg_reg_1;
  output s_axil_arready_next_2;
  output s_axil_scle_wready;
  output s_axil_rvalid_pipe_reg_reg_1;
  output [7:0]ram_reg_0_1;
  output [7:0]ram_reg_0_2;
  output [0:0]DOPADOP;
  output [0:0]DOPBDOP;
  output [6:0]ram_reg_1_3;
  output [6:0]ram_reg_1_4;
  output [0:0]Q;
  output \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg ;
  output \register_genblock[1].skid_buffer_genblock.m_axis_tvalid_reg_reg ;
  output s_axil_ctrl_arready;
  output s_axil_ctrl_rvalid;
  output \m_axis_tvalid_pipe_reg_reg[1] ;
  output [31:0]s00_axil_data_rdata;
  output [31:0]s_axil_grid_rdata;
  output [31:0]s_axil_scle_rdata;
  output [0:0]m_axis_rslt_tid;
  output [7:0]m_axis_rslt_tkeep;
  output [63:0]m_axis_rslt_tdata;
  output m_axis_rslt_tlast;
  output s_axil_ctrl_bvalid;
  output s_axil_ctrl_awready;
  output s_axil_ctrl_wready;
  output [31:0]s_axil_ctrl_rdata;
  output operation_busy;
  output operation_error;
  output operation_complete;
  output locked;
  output pl2ps_intr;
  output s_axis_wght_tready;
  input core_clk;
  input s00_axil_data_aclk;
  input [31:0]s00_axil_data_wdata;
  input s00_axil_data_areset;
  input s_axil_grid_aclk;
  input [31:0]s_axil_grid_wdata;
  input s_axil_grid_areset;
  input s_axil_scle_aclk;
  input [31:0]s_axil_scle_wdata;
  input s_axil_scle_areset;
  input fsm_rst;
  input \m_axis_tdata_reg_reg[0] ;
  input \m_axis_tdata_reg_reg[0]_0 ;
  input \m_axis_tdata_reg_reg[1] ;
  input \m_axis_tdata_reg_reg[2] ;
  input \m_axis_tdata_reg_reg[3] ;
  input \m_axis_tdata_reg_reg[4] ;
  input \m_axis_tdata_reg_reg[5] ;
  input \m_axis_tdata_reg_reg[6] ;
  input \m_axis_tdata_reg_reg[7] ;
  input \m_axis_tdata_reg_reg[8] ;
  input \m_axis_tdata_reg_reg[9] ;
  input \m_axis_tdata_reg_reg[10] ;
  input \m_axis_tdata_reg_reg[11] ;
  input \m_axis_tdata_reg_reg[12] ;
  input \m_axis_tdata_reg_reg[13] ;
  input \m_axis_tdata_reg_reg[14] ;
  input \m_axis_tdata_reg_reg[15] ;
  input \s_axil_rdata_reg_int_reg_reg[31] ;
  input \s_axil_rdata_reg_int_reg_reg[0] ;
  input \s_axil_rdata_reg_int_reg_reg[1] ;
  input \s_axil_rdata_reg_int_reg_reg[2] ;
  input \s_axil_rdata_reg_int_reg_reg[3] ;
  input \s_axil_rdata_reg_int_reg_reg[4] ;
  input \s_axil_rdata_reg_int_reg_reg[5] ;
  input \s_axil_rdata_reg_int_reg_reg[6] ;
  input \s_axil_rdata_reg_int_reg_reg[7] ;
  input \s_axil_rdata_reg_int_reg_reg[8] ;
  input \s_axil_rdata_reg_int_reg_reg[9] ;
  input \s_axil_rdata_reg_int_reg_reg[10] ;
  input \s_axil_rdata_reg_int_reg_reg[11] ;
  input \s_axil_rdata_reg_int_reg_reg[12] ;
  input \s_axil_rdata_reg_int_reg_reg[13] ;
  input \s_axil_rdata_reg_int_reg_reg[14] ;
  input \s_axil_rdata_reg_int_reg_reg[15] ;
  input \m_axis_tdata_reg_reg[0]_1 ;
  input \m_axis_tdata_reg_reg[0]_2 ;
  input \m_axis_tdata_reg_reg[1]_0 ;
  input \m_axis_tdata_reg_reg[2]_0 ;
  input \m_axis_tdata_reg_reg[3]_0 ;
  input \m_axis_tdata_reg_reg[4]_0 ;
  input \m_axis_tdata_reg_reg[5]_0 ;
  input \m_axis_tdata_reg_reg[6]_0 ;
  input \m_axis_tdata_reg_reg[7]_0 ;
  input \m_axis_tdata_reg_reg[8]_0 ;
  input \m_axis_tdata_reg_reg[9]_0 ;
  input \m_axis_tdata_reg_reg[10]_0 ;
  input \m_axis_tdata_reg_reg[11]_0 ;
  input \m_axis_tdata_reg_reg[12]_0 ;
  input \m_axis_tdata_reg_reg[13]_0 ;
  input \m_axis_tdata_reg_reg[14]_0 ;
  input \m_axis_tdata_reg_reg[15]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[16] ;
  input \s_axil_rdata_reg_int_reg_reg[17] ;
  input \s_axil_rdata_reg_int_reg_reg[18] ;
  input \s_axil_rdata_reg_int_reg_reg[19] ;
  input \s_axil_rdata_reg_int_reg_reg[20] ;
  input \s_axil_rdata_reg_int_reg_reg[21] ;
  input \s_axil_rdata_reg_int_reg_reg[22] ;
  input \s_axil_rdata_reg_int_reg_reg[23] ;
  input \s_axil_rdata_reg_int_reg_reg[24] ;
  input \s_axil_rdata_reg_int_reg_reg[25] ;
  input \s_axil_rdata_reg_int_reg_reg[26] ;
  input \s_axil_rdata_reg_int_reg_reg[27] ;
  input \s_axil_rdata_reg_int_reg_reg[28] ;
  input \s_axil_rdata_reg_int_reg_reg[29] ;
  input \s_axil_rdata_reg_int_reg_reg[30] ;
  input \s_axil_rdata_reg_int_reg_reg[31]_0 ;
  input s00_axil_data_rready;
  input \temp_m_axis_tdata_reg_reg[15] ;
  input \temp_m_axis_tdata_reg_reg[0] ;
  input \temp_m_axis_tdata_reg_reg[1] ;
  input \temp_m_axis_tdata_reg_reg[2] ;
  input \temp_m_axis_tdata_reg_reg[3] ;
  input \temp_m_axis_tdata_reg_reg[4] ;
  input \temp_m_axis_tdata_reg_reg[5] ;
  input \temp_m_axis_tdata_reg_reg[6] ;
  input \temp_m_axis_tdata_reg_reg[7] ;
  input \temp_m_axis_tdata_reg_reg[8] ;
  input \temp_m_axis_tdata_reg_reg[9] ;
  input \temp_m_axis_tdata_reg_reg[10] ;
  input \temp_m_axis_tdata_reg_reg[11] ;
  input \temp_m_axis_tdata_reg_reg[12] ;
  input \temp_m_axis_tdata_reg_reg[13] ;
  input \temp_m_axis_tdata_reg_reg[14] ;
  input \temp_m_axis_tdata_reg_reg[15]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[31]_1 ;
  input \s_axil_rdata_reg_int_reg_reg[0]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[1]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[2]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[3]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[4]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[5]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[6]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[7]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[8]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[9]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[10]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[11]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[12]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[13]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[14]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[15]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[16]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[17]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[18]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[19]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[20]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[21]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[22]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[23]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[24]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[25]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[26]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[27]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[28]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[29]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[30]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[31]_2 ;
  input s_axil_grid_rready;
  input \s_axil_rdata_reg_int_reg_reg[31]_3 ;
  input \s_axil_rdata_reg_int_reg_reg[0]_1 ;
  input \s_axil_rdata_reg_int_reg_reg[1]_1 ;
  input \s_axil_rdata_reg_int_reg_reg[2]_1 ;
  input \s_axil_rdata_reg_int_reg_reg[3]_1 ;
  input \s_axil_rdata_reg_int_reg_reg[4]_1 ;
  input \s_axil_rdata_reg_int_reg_reg[5]_1 ;
  input \s_axil_rdata_reg_int_reg_reg[6]_1 ;
  input \s_axil_rdata_reg_int_reg_reg[7]_1 ;
  input \s_axil_rdata_reg_int_reg_reg[8]_1 ;
  input \s_axil_rdata_reg_int_reg_reg[9]_1 ;
  input \s_axil_rdata_reg_int_reg_reg[10]_1 ;
  input \s_axil_rdata_reg_int_reg_reg[11]_1 ;
  input \s_axil_rdata_reg_int_reg_reg[12]_1 ;
  input \s_axil_rdata_reg_int_reg_reg[13]_1 ;
  input \s_axil_rdata_reg_int_reg_reg[14]_1 ;
  input \s_axil_rdata_reg_int_reg_reg[15]_1 ;
  input \temp_m_axis_tdata_reg_reg[15]_1 ;
  input \temp_m_axis_tdata_reg_reg[0]_0 ;
  input \temp_m_axis_tdata_reg_reg[1]_0 ;
  input \temp_m_axis_tdata_reg_reg[2]_0 ;
  input \temp_m_axis_tdata_reg_reg[3]_0 ;
  input \temp_m_axis_tdata_reg_reg[4]_0 ;
  input \temp_m_axis_tdata_reg_reg[5]_0 ;
  input \temp_m_axis_tdata_reg_reg[6]_0 ;
  input \temp_m_axis_tdata_reg_reg[7]_0 ;
  input \temp_m_axis_tdata_reg_reg[8]_0 ;
  input \temp_m_axis_tdata_reg_reg[9]_0 ;
  input \temp_m_axis_tdata_reg_reg[10]_0 ;
  input \temp_m_axis_tdata_reg_reg[11]_0 ;
  input \temp_m_axis_tdata_reg_reg[12]_0 ;
  input \temp_m_axis_tdata_reg_reg[13]_0 ;
  input \temp_m_axis_tdata_reg_reg[14]_0 ;
  input \temp_m_axis_tdata_reg_reg[15]_2 ;
  input \s_axil_rdata_reg_int_reg_reg[16]_1 ;
  input \s_axil_rdata_reg_int_reg_reg[17]_1 ;
  input \s_axil_rdata_reg_int_reg_reg[18]_1 ;
  input \s_axil_rdata_reg_int_reg_reg[19]_1 ;
  input \s_axil_rdata_reg_int_reg_reg[20]_1 ;
  input \s_axil_rdata_reg_int_reg_reg[21]_1 ;
  input \s_axil_rdata_reg_int_reg_reg[22]_1 ;
  input \s_axil_rdata_reg_int_reg_reg[23]_1 ;
  input \s_axil_rdata_reg_int_reg_reg[24]_1 ;
  input \s_axil_rdata_reg_int_reg_reg[25]_1 ;
  input \s_axil_rdata_reg_int_reg_reg[26]_1 ;
  input \s_axil_rdata_reg_int_reg_reg[27]_1 ;
  input \s_axil_rdata_reg_int_reg_reg[28]_1 ;
  input \s_axil_rdata_reg_int_reg_reg[29]_1 ;
  input \s_axil_rdata_reg_int_reg_reg[30]_1 ;
  input \s_axil_rdata_reg_int_reg_reg[31]_4 ;
  input s_axil_scle_rready;
  input \temp_m_axis_tdata_reg_reg[0]_1 ;
  input \temp_m_axis_tdata_reg_reg[0]_2 ;
  input \temp_m_axis_tdata_reg_reg[1]_1 ;
  input \temp_m_axis_tdata_reg_reg[2]_1 ;
  input \temp_m_axis_tdata_reg_reg[3]_1 ;
  input \temp_m_axis_tdata_reg_reg[4]_1 ;
  input \temp_m_axis_tdata_reg_reg[5]_1 ;
  input \temp_m_axis_tdata_reg_reg[6]_1 ;
  input \temp_m_axis_tdata_reg_reg[7]_1 ;
  input \temp_m_axis_tdata_reg_reg[8]_1 ;
  input \temp_m_axis_tdata_reg_reg[9]_1 ;
  input \temp_m_axis_tdata_reg_reg[10]_1 ;
  input \temp_m_axis_tdata_reg_reg[11]_1 ;
  input \temp_m_axis_tdata_reg_reg[12]_1 ;
  input \temp_m_axis_tdata_reg_reg[13]_1 ;
  input \temp_m_axis_tdata_reg_reg[14]_1 ;
  input \temp_m_axis_tdata_reg_reg[15]_3 ;
  input \temp_m_axis_tdata_reg_reg[0]_3 ;
  input \temp_m_axis_tdata_reg_reg[0]_4 ;
  input \temp_m_axis_tdata_reg_reg[1]_2 ;
  input \temp_m_axis_tdata_reg_reg[2]_2 ;
  input \temp_m_axis_tdata_reg_reg[3]_2 ;
  input \temp_m_axis_tdata_reg_reg[4]_2 ;
  input \temp_m_axis_tdata_reg_reg[5]_2 ;
  input \temp_m_axis_tdata_reg_reg[6]_2 ;
  input \temp_m_axis_tdata_reg_reg[7]_2 ;
  input \temp_m_axis_tdata_reg_reg[8]_2 ;
  input \temp_m_axis_tdata_reg_reg[9]_2 ;
  input \temp_m_axis_tdata_reg_reg[10]_2 ;
  input \temp_m_axis_tdata_reg_reg[11]_2 ;
  input \temp_m_axis_tdata_reg_reg[12]_2 ;
  input \temp_m_axis_tdata_reg_reg[13]_2 ;
  input \temp_m_axis_tdata_reg_reg[14]_2 ;
  input \temp_m_axis_tdata_reg_reg[15]_4 ;
  input s00_axil_data_bready;
  input s_axil_grid_bready;
  input s_axil_scle_bready;
  input s_axis_wght_tvalid;
  input s_axis_wght_tlast;
  input [3:0]s_axil_ctrl_wstrb;
  input s_axil_ctrl_arvalid;
  input s_axil_ctrl_rready;
  input m_axis_rslt_tready;
  input [3:0]s00_axil_data_wstrb;
  input [3:0]s_axil_grid_wstrb;
  input [3:0]s_axil_scle_wstrb;
  input [3:0]s_axil_ctrl_awaddr;
  input [31:0]s_axil_ctrl_wdata;
  input [7:0]s_axis_wght_tkeep;
  input \temp_m_axis_tdata_reg_reg[0]_5 ;
  input \temp_m_axis_tdata_reg_reg[0]_6 ;
  input \temp_m_axis_tdata_reg_reg[1]_3 ;
  input \temp_m_axis_tdata_reg_reg[2]_3 ;
  input \temp_m_axis_tdata_reg_reg[3]_3 ;
  input \temp_m_axis_tdata_reg_reg[4]_3 ;
  input \temp_m_axis_tdata_reg_reg[5]_3 ;
  input \temp_m_axis_tdata_reg_reg[6]_3 ;
  input \temp_m_axis_tdata_reg_reg[7]_3 ;
  input \temp_m_axis_tdata_reg_reg[8]_3 ;
  input \temp_m_axis_tdata_reg_reg[9]_3 ;
  input \temp_m_axis_tdata_reg_reg[10]_3 ;
  input \temp_m_axis_tdata_reg_reg[11]_3 ;
  input \temp_m_axis_tdata_reg_reg[12]_3 ;
  input \temp_m_axis_tdata_reg_reg[13]_3 ;
  input \temp_m_axis_tdata_reg_reg[14]_3 ;
  input \temp_m_axis_tdata_reg_reg[15]_5 ;
  input \temp_m_axis_tdata_reg_reg[0]_7 ;
  input \temp_m_axis_tdata_reg_reg[0]_8 ;
  input \temp_m_axis_tdata_reg_reg[1]_4 ;
  input \temp_m_axis_tdata_reg_reg[2]_4 ;
  input \temp_m_axis_tdata_reg_reg[3]_4 ;
  input \temp_m_axis_tdata_reg_reg[4]_4 ;
  input \temp_m_axis_tdata_reg_reg[5]_4 ;
  input \temp_m_axis_tdata_reg_reg[6]_4 ;
  input \temp_m_axis_tdata_reg_reg[7]_4 ;
  input \temp_m_axis_tdata_reg_reg[8]_4 ;
  input \temp_m_axis_tdata_reg_reg[9]_4 ;
  input \temp_m_axis_tdata_reg_reg[10]_4 ;
  input \temp_m_axis_tdata_reg_reg[11]_4 ;
  input \temp_m_axis_tdata_reg_reg[12]_4 ;
  input \temp_m_axis_tdata_reg_reg[13]_4 ;
  input \temp_m_axis_tdata_reg_reg[14]_4 ;
  input \temp_m_axis_tdata_reg_reg[15]_6 ;
  input [11:0]s00_axil_data_araddr;
  input [11:0]s00_axil_data_awaddr;
  input s00_axil_data_arvalid;
  input s00_axil_data_awvalid;
  input s00_axil_data_wvalid;
  input [1:0]s_axil_grid_araddr;
  input [1:0]s_axil_grid_awaddr;
  input s_axil_grid_arvalid;
  input s_axil_grid_awvalid;
  input s_axil_grid_wvalid;
  input [0:0]s_axil_scle_araddr;
  input [0:0]s_axil_scle_awaddr;
  input s_axil_scle_arvalid;
  input s_axil_scle_awvalid;
  input s_axil_scle_wvalid;
  input m_axis_rslt_aclk;
  input m_axis_rslt_areset;
  input fsm_clk;
  input s_axil_ctrl_wvalid;
  input s_axil_ctrl_awvalid;
  input s_axil_ctrl_bready;
  input [3:0]s_axil_ctrl_araddr;
  input s_axis_wght_areset;
  input s_axis_wght_aclk;
  input [63:0]s_axis_wght_tdata;

  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [0:0]DOPADOP;
  wire [0:0]DOPBDOP;
  wire \FSM_sequential_loc_fsm_state_reg[0] ;
  wire \FSM_sequential_loc_fsm_state_reg[0]_0 ;
  wire [0:0]Q;
  wire core_clk;
  wire \data_processor_inst/parallelized_lpa_inst/batch_plane_genblock[0].row_genblock[1].col_genblock[0].parallelized_lpe_ijk/export_rslt_last ;
  wire \data_processor_inst/parallelized_lpa_inst/batch_plane_genblock[0].row_genblock[1].col_genblock[1].parallelized_lpe_ijk/export_rslt_last ;
  wire \data_processor_inst/parallelized_lpa_inst/batch_plane_genblock[0].row_genblock[1].col_genblock[2].parallelized_lpe_ijk/export_rslt_last ;
  wire \data_processor_inst/parallelized_lpa_inst/batch_plane_genblock[0].row_genblock[1].col_genblock[3].parallelized_lpe_ijk/export_rslt_last ;
  wire fsm_clk;
  wire fsm_rst;
  wire [3:0]int_buf_rslt_m_axis_tlast;
  wire [3:0]int_buf_rslt_s_axis_tready;
  wire [3:0]int_buf_rslt_s_axis_tvalid;
  wire [1:0]int_mcu_data_bram_en;
  wire [0:0]int_rdenb;
  wire [0:0]int_rdenb_1;
  wire internal_operation_error;
  wire locked;
  wire m_axis_rslt_aclk;
  wire m_axis_rslt_areset;
  wire [63:0]m_axis_rslt_tdata;
  wire [0:0]m_axis_rslt_tid;
  wire [7:0]m_axis_rslt_tkeep;
  wire m_axis_rslt_tlast;
  wire m_axis_rslt_tready;
  wire \m_axis_tdata_reg_reg[0] ;
  wire \m_axis_tdata_reg_reg[0]_0 ;
  wire \m_axis_tdata_reg_reg[0]_1 ;
  wire \m_axis_tdata_reg_reg[0]_2 ;
  wire \m_axis_tdata_reg_reg[10] ;
  wire \m_axis_tdata_reg_reg[10]_0 ;
  wire \m_axis_tdata_reg_reg[11] ;
  wire \m_axis_tdata_reg_reg[11]_0 ;
  wire \m_axis_tdata_reg_reg[12] ;
  wire \m_axis_tdata_reg_reg[12]_0 ;
  wire \m_axis_tdata_reg_reg[13] ;
  wire \m_axis_tdata_reg_reg[13]_0 ;
  wire \m_axis_tdata_reg_reg[14] ;
  wire \m_axis_tdata_reg_reg[14]_0 ;
  wire \m_axis_tdata_reg_reg[15] ;
  wire \m_axis_tdata_reg_reg[15]_0 ;
  wire \m_axis_tdata_reg_reg[1] ;
  wire \m_axis_tdata_reg_reg[1]_0 ;
  wire \m_axis_tdata_reg_reg[2] ;
  wire \m_axis_tdata_reg_reg[2]_0 ;
  wire \m_axis_tdata_reg_reg[3] ;
  wire \m_axis_tdata_reg_reg[3]_0 ;
  wire \m_axis_tdata_reg_reg[4] ;
  wire \m_axis_tdata_reg_reg[4]_0 ;
  wire \m_axis_tdata_reg_reg[5] ;
  wire \m_axis_tdata_reg_reg[5]_0 ;
  wire \m_axis_tdata_reg_reg[6] ;
  wire \m_axis_tdata_reg_reg[6]_0 ;
  wire \m_axis_tdata_reg_reg[7] ;
  wire \m_axis_tdata_reg_reg[7]_0 ;
  wire \m_axis_tdata_reg_reg[8] ;
  wire \m_axis_tdata_reg_reg[8]_0 ;
  wire \m_axis_tdata_reg_reg[9] ;
  wire \m_axis_tdata_reg_reg[9]_0 ;
  wire m_axis_tlast_reg_i_1__0_n_0;
  wire m_axis_tlast_reg_i_1__1_n_0;
  wire m_axis_tlast_reg_i_1__2_n_0;
  wire m_axis_tlast_reg_i_1_n_0;
  wire \m_axis_tvalid_pipe_reg_reg[1] ;
  wire operation_busy;
  wire operation_complete;
  wire operation_error;
  wire pl2ps_intr;
  wire \ptr_reg[2]_i_1_n_0 ;
  wire [15:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_0_0;
  wire [7:0]ram_reg_0_1;
  wire [7:0]ram_reg_0_2;
  wire [7:0]ram_reg_1;
  wire [7:0]ram_reg_1_0;
  wire [7:0]ram_reg_1_1;
  wire [7:0]ram_reg_1_2;
  wire [6:0]ram_reg_1_3;
  wire [6:0]ram_reg_1_4;
  wire [15:0]ram_reg_2;
  wire [15:0]ram_reg_3;
  wire [15:0]ram_reg_4;
  wire [15:0]ram_reg_5;
  wire [15:0]ram_reg_6;
  wire [15:0]ram_reg_7;
  wire [15:0]ram_reg_8;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg ;
  wire \register_genblock[1].skid_buffer_genblock.m_axis_tvalid_reg_reg ;
  wire s00_axil_data_aclk;
  wire [11:0]s00_axil_data_araddr;
  wire s00_axil_data_areset;
  wire s00_axil_data_arvalid;
  wire [11:0]s00_axil_data_awaddr;
  wire s00_axil_data_awvalid;
  wire s00_axil_data_bready;
  wire s00_axil_data_bvalid;
  wire [31:0]s00_axil_data_rdata;
  wire s00_axil_data_rready;
  wire [31:0]s00_axil_data_wdata;
  wire s00_axil_data_wready;
  wire [3:0]s00_axil_data_wstrb;
  wire s00_axil_data_wvalid;
  wire s_axil_arready_next;
  wire s_axil_arready_next_0;
  wire s_axil_arready_next_2;
  wire s_axil_arready_reg_reg;
  wire s_axil_arready_reg_reg_0;
  wire s_axil_arready_reg_reg_1;
  wire [3:0]s_axil_ctrl_araddr;
  wire s_axil_ctrl_arready;
  wire s_axil_ctrl_arvalid;
  wire [3:0]s_axil_ctrl_awaddr;
  wire s_axil_ctrl_awready;
  wire s_axil_ctrl_awvalid;
  wire s_axil_ctrl_bready;
  wire s_axil_ctrl_bvalid;
  wire [31:0]s_axil_ctrl_rdata;
  wire s_axil_ctrl_rready;
  wire s_axil_ctrl_rvalid;
  wire [31:0]s_axil_ctrl_wdata;
  wire s_axil_ctrl_wready;
  wire [3:0]s_axil_ctrl_wstrb;
  wire s_axil_ctrl_wvalid;
  wire s_axil_grid_aclk;
  wire [1:0]s_axil_grid_araddr;
  wire s_axil_grid_areset;
  wire s_axil_grid_arvalid;
  wire [1:0]s_axil_grid_awaddr;
  wire s_axil_grid_awvalid;
  wire s_axil_grid_bready;
  wire s_axil_grid_bvalid;
  wire [31:0]s_axil_grid_rdata;
  wire s_axil_grid_rready;
  wire [31:0]s_axil_grid_wdata;
  wire s_axil_grid_wready;
  wire [3:0]s_axil_grid_wstrb;
  wire s_axil_grid_wvalid;
  wire \s_axil_rdata_reg_int_reg_reg[0] ;
  wire \s_axil_rdata_reg_int_reg_reg[0]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[0]_1 ;
  wire \s_axil_rdata_reg_int_reg_reg[10] ;
  wire \s_axil_rdata_reg_int_reg_reg[10]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[10]_1 ;
  wire \s_axil_rdata_reg_int_reg_reg[11] ;
  wire \s_axil_rdata_reg_int_reg_reg[11]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[11]_1 ;
  wire \s_axil_rdata_reg_int_reg_reg[12] ;
  wire \s_axil_rdata_reg_int_reg_reg[12]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[12]_1 ;
  wire \s_axil_rdata_reg_int_reg_reg[13] ;
  wire \s_axil_rdata_reg_int_reg_reg[13]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[13]_1 ;
  wire \s_axil_rdata_reg_int_reg_reg[14] ;
  wire \s_axil_rdata_reg_int_reg_reg[14]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[14]_1 ;
  wire \s_axil_rdata_reg_int_reg_reg[15] ;
  wire \s_axil_rdata_reg_int_reg_reg[15]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[15]_1 ;
  wire \s_axil_rdata_reg_int_reg_reg[16] ;
  wire \s_axil_rdata_reg_int_reg_reg[16]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[16]_1 ;
  wire \s_axil_rdata_reg_int_reg_reg[17] ;
  wire \s_axil_rdata_reg_int_reg_reg[17]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[17]_1 ;
  wire \s_axil_rdata_reg_int_reg_reg[18] ;
  wire \s_axil_rdata_reg_int_reg_reg[18]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[18]_1 ;
  wire \s_axil_rdata_reg_int_reg_reg[19] ;
  wire \s_axil_rdata_reg_int_reg_reg[19]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[19]_1 ;
  wire \s_axil_rdata_reg_int_reg_reg[1] ;
  wire \s_axil_rdata_reg_int_reg_reg[1]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[1]_1 ;
  wire \s_axil_rdata_reg_int_reg_reg[20] ;
  wire \s_axil_rdata_reg_int_reg_reg[20]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[20]_1 ;
  wire \s_axil_rdata_reg_int_reg_reg[21] ;
  wire \s_axil_rdata_reg_int_reg_reg[21]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[21]_1 ;
  wire \s_axil_rdata_reg_int_reg_reg[22] ;
  wire \s_axil_rdata_reg_int_reg_reg[22]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[22]_1 ;
  wire \s_axil_rdata_reg_int_reg_reg[23] ;
  wire \s_axil_rdata_reg_int_reg_reg[23]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[23]_1 ;
  wire \s_axil_rdata_reg_int_reg_reg[24] ;
  wire \s_axil_rdata_reg_int_reg_reg[24]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[24]_1 ;
  wire \s_axil_rdata_reg_int_reg_reg[25] ;
  wire \s_axil_rdata_reg_int_reg_reg[25]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[25]_1 ;
  wire \s_axil_rdata_reg_int_reg_reg[26] ;
  wire \s_axil_rdata_reg_int_reg_reg[26]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[26]_1 ;
  wire \s_axil_rdata_reg_int_reg_reg[27] ;
  wire \s_axil_rdata_reg_int_reg_reg[27]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[27]_1 ;
  wire \s_axil_rdata_reg_int_reg_reg[28] ;
  wire \s_axil_rdata_reg_int_reg_reg[28]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[28]_1 ;
  wire \s_axil_rdata_reg_int_reg_reg[29] ;
  wire \s_axil_rdata_reg_int_reg_reg[29]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[29]_1 ;
  wire \s_axil_rdata_reg_int_reg_reg[2] ;
  wire \s_axil_rdata_reg_int_reg_reg[2]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[2]_1 ;
  wire \s_axil_rdata_reg_int_reg_reg[30] ;
  wire \s_axil_rdata_reg_int_reg_reg[30]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[30]_1 ;
  wire \s_axil_rdata_reg_int_reg_reg[31] ;
  wire \s_axil_rdata_reg_int_reg_reg[31]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[31]_1 ;
  wire \s_axil_rdata_reg_int_reg_reg[31]_2 ;
  wire \s_axil_rdata_reg_int_reg_reg[31]_3 ;
  wire \s_axil_rdata_reg_int_reg_reg[31]_4 ;
  wire \s_axil_rdata_reg_int_reg_reg[3] ;
  wire \s_axil_rdata_reg_int_reg_reg[3]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[3]_1 ;
  wire \s_axil_rdata_reg_int_reg_reg[4] ;
  wire \s_axil_rdata_reg_int_reg_reg[4]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[4]_1 ;
  wire \s_axil_rdata_reg_int_reg_reg[5] ;
  wire \s_axil_rdata_reg_int_reg_reg[5]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[5]_1 ;
  wire \s_axil_rdata_reg_int_reg_reg[6] ;
  wire \s_axil_rdata_reg_int_reg_reg[6]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[6]_1 ;
  wire \s_axil_rdata_reg_int_reg_reg[7] ;
  wire \s_axil_rdata_reg_int_reg_reg[7]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[7]_1 ;
  wire \s_axil_rdata_reg_int_reg_reg[8] ;
  wire \s_axil_rdata_reg_int_reg_reg[8]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[8]_1 ;
  wire \s_axil_rdata_reg_int_reg_reg[9] ;
  wire \s_axil_rdata_reg_int_reg_reg[9]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[9]_1 ;
  wire s_axil_rvalid_pipe_reg_reg;
  wire s_axil_rvalid_pipe_reg_reg_0;
  wire s_axil_rvalid_pipe_reg_reg_1;
  wire s_axil_scle_aclk;
  wire [0:0]s_axil_scle_araddr;
  wire s_axil_scle_areset;
  wire s_axil_scle_arvalid;
  wire [0:0]s_axil_scle_awaddr;
  wire s_axil_scle_awvalid;
  wire s_axil_scle_bready;
  wire s_axil_scle_bvalid;
  wire [31:0]s_axil_scle_rdata;
  wire s_axil_scle_rready;
  wire [31:0]s_axil_scle_wdata;
  wire s_axil_scle_wready;
  wire [3:0]s_axil_scle_wstrb;
  wire s_axil_scle_wvalid;
  wire s_axis_wght_aclk;
  wire s_axis_wght_areset;
  wire [63:0]s_axis_wght_tdata;
  wire [7:0]s_axis_wght_tkeep;
  wire s_axis_wght_tlast;
  wire s_axis_wght_tready;
  wire s_axis_wght_tvalid;
  wire \temp_m_axis_tdata_reg_reg[0] ;
  wire \temp_m_axis_tdata_reg_reg[0]_0 ;
  wire \temp_m_axis_tdata_reg_reg[0]_1 ;
  wire \temp_m_axis_tdata_reg_reg[0]_2 ;
  wire \temp_m_axis_tdata_reg_reg[0]_3 ;
  wire \temp_m_axis_tdata_reg_reg[0]_4 ;
  wire \temp_m_axis_tdata_reg_reg[0]_5 ;
  wire \temp_m_axis_tdata_reg_reg[0]_6 ;
  wire \temp_m_axis_tdata_reg_reg[0]_7 ;
  wire \temp_m_axis_tdata_reg_reg[0]_8 ;
  wire \temp_m_axis_tdata_reg_reg[10] ;
  wire \temp_m_axis_tdata_reg_reg[10]_0 ;
  wire \temp_m_axis_tdata_reg_reg[10]_1 ;
  wire \temp_m_axis_tdata_reg_reg[10]_2 ;
  wire \temp_m_axis_tdata_reg_reg[10]_3 ;
  wire \temp_m_axis_tdata_reg_reg[10]_4 ;
  wire \temp_m_axis_tdata_reg_reg[11] ;
  wire \temp_m_axis_tdata_reg_reg[11]_0 ;
  wire \temp_m_axis_tdata_reg_reg[11]_1 ;
  wire \temp_m_axis_tdata_reg_reg[11]_2 ;
  wire \temp_m_axis_tdata_reg_reg[11]_3 ;
  wire \temp_m_axis_tdata_reg_reg[11]_4 ;
  wire \temp_m_axis_tdata_reg_reg[12] ;
  wire \temp_m_axis_tdata_reg_reg[12]_0 ;
  wire \temp_m_axis_tdata_reg_reg[12]_1 ;
  wire \temp_m_axis_tdata_reg_reg[12]_2 ;
  wire \temp_m_axis_tdata_reg_reg[12]_3 ;
  wire \temp_m_axis_tdata_reg_reg[12]_4 ;
  wire \temp_m_axis_tdata_reg_reg[13] ;
  wire \temp_m_axis_tdata_reg_reg[13]_0 ;
  wire \temp_m_axis_tdata_reg_reg[13]_1 ;
  wire \temp_m_axis_tdata_reg_reg[13]_2 ;
  wire \temp_m_axis_tdata_reg_reg[13]_3 ;
  wire \temp_m_axis_tdata_reg_reg[13]_4 ;
  wire \temp_m_axis_tdata_reg_reg[14] ;
  wire \temp_m_axis_tdata_reg_reg[14]_0 ;
  wire \temp_m_axis_tdata_reg_reg[14]_1 ;
  wire \temp_m_axis_tdata_reg_reg[14]_2 ;
  wire \temp_m_axis_tdata_reg_reg[14]_3 ;
  wire \temp_m_axis_tdata_reg_reg[14]_4 ;
  wire \temp_m_axis_tdata_reg_reg[15] ;
  wire \temp_m_axis_tdata_reg_reg[15]_0 ;
  wire \temp_m_axis_tdata_reg_reg[15]_1 ;
  wire \temp_m_axis_tdata_reg_reg[15]_2 ;
  wire \temp_m_axis_tdata_reg_reg[15]_3 ;
  wire \temp_m_axis_tdata_reg_reg[15]_4 ;
  wire \temp_m_axis_tdata_reg_reg[15]_5 ;
  wire \temp_m_axis_tdata_reg_reg[15]_6 ;
  wire \temp_m_axis_tdata_reg_reg[1] ;
  wire \temp_m_axis_tdata_reg_reg[1]_0 ;
  wire \temp_m_axis_tdata_reg_reg[1]_1 ;
  wire \temp_m_axis_tdata_reg_reg[1]_2 ;
  wire \temp_m_axis_tdata_reg_reg[1]_3 ;
  wire \temp_m_axis_tdata_reg_reg[1]_4 ;
  wire \temp_m_axis_tdata_reg_reg[2] ;
  wire \temp_m_axis_tdata_reg_reg[2]_0 ;
  wire \temp_m_axis_tdata_reg_reg[2]_1 ;
  wire \temp_m_axis_tdata_reg_reg[2]_2 ;
  wire \temp_m_axis_tdata_reg_reg[2]_3 ;
  wire \temp_m_axis_tdata_reg_reg[2]_4 ;
  wire \temp_m_axis_tdata_reg_reg[3] ;
  wire \temp_m_axis_tdata_reg_reg[3]_0 ;
  wire \temp_m_axis_tdata_reg_reg[3]_1 ;
  wire \temp_m_axis_tdata_reg_reg[3]_2 ;
  wire \temp_m_axis_tdata_reg_reg[3]_3 ;
  wire \temp_m_axis_tdata_reg_reg[3]_4 ;
  wire \temp_m_axis_tdata_reg_reg[4] ;
  wire \temp_m_axis_tdata_reg_reg[4]_0 ;
  wire \temp_m_axis_tdata_reg_reg[4]_1 ;
  wire \temp_m_axis_tdata_reg_reg[4]_2 ;
  wire \temp_m_axis_tdata_reg_reg[4]_3 ;
  wire \temp_m_axis_tdata_reg_reg[4]_4 ;
  wire \temp_m_axis_tdata_reg_reg[5] ;
  wire \temp_m_axis_tdata_reg_reg[5]_0 ;
  wire \temp_m_axis_tdata_reg_reg[5]_1 ;
  wire \temp_m_axis_tdata_reg_reg[5]_2 ;
  wire \temp_m_axis_tdata_reg_reg[5]_3 ;
  wire \temp_m_axis_tdata_reg_reg[5]_4 ;
  wire \temp_m_axis_tdata_reg_reg[6] ;
  wire \temp_m_axis_tdata_reg_reg[6]_0 ;
  wire \temp_m_axis_tdata_reg_reg[6]_1 ;
  wire \temp_m_axis_tdata_reg_reg[6]_2 ;
  wire \temp_m_axis_tdata_reg_reg[6]_3 ;
  wire \temp_m_axis_tdata_reg_reg[6]_4 ;
  wire \temp_m_axis_tdata_reg_reg[7] ;
  wire \temp_m_axis_tdata_reg_reg[7]_0 ;
  wire \temp_m_axis_tdata_reg_reg[7]_1 ;
  wire \temp_m_axis_tdata_reg_reg[7]_2 ;
  wire \temp_m_axis_tdata_reg_reg[7]_3 ;
  wire \temp_m_axis_tdata_reg_reg[7]_4 ;
  wire \temp_m_axis_tdata_reg_reg[8] ;
  wire \temp_m_axis_tdata_reg_reg[8]_0 ;
  wire \temp_m_axis_tdata_reg_reg[8]_1 ;
  wire \temp_m_axis_tdata_reg_reg[8]_2 ;
  wire \temp_m_axis_tdata_reg_reg[8]_3 ;
  wire \temp_m_axis_tdata_reg_reg[8]_4 ;
  wire \temp_m_axis_tdata_reg_reg[9] ;
  wire \temp_m_axis_tdata_reg_reg[9]_0 ;
  wire \temp_m_axis_tdata_reg_reg[9]_1 ;
  wire \temp_m_axis_tdata_reg_reg[9]_2 ;
  wire \temp_m_axis_tdata_reg_reg[9]_3 ;
  wire \temp_m_axis_tdata_reg_reg[9]_4 ;

  LUT4 #(
    .INIT(16'hFACA)) 
    m_axis_tlast_reg_i_1
       (.I0(int_buf_rslt_m_axis_tlast[0]),
        .I1(\data_processor_inst/parallelized_lpa_inst/batch_plane_genblock[0].row_genblock[1].col_genblock[0].parallelized_lpe_ijk/export_rslt_last ),
        .I2(int_buf_rslt_s_axis_tready[0]),
        .I3(int_buf_rslt_s_axis_tvalid[0]),
        .O(m_axis_tlast_reg_i_1_n_0));
  LUT4 #(
    .INIT(16'hFACA)) 
    m_axis_tlast_reg_i_1__0
       (.I0(int_buf_rslt_m_axis_tlast[1]),
        .I1(\data_processor_inst/parallelized_lpa_inst/batch_plane_genblock[0].row_genblock[1].col_genblock[1].parallelized_lpe_ijk/export_rslt_last ),
        .I2(int_buf_rslt_s_axis_tready[1]),
        .I3(int_buf_rslt_s_axis_tvalid[1]),
        .O(m_axis_tlast_reg_i_1__0_n_0));
  LUT4 #(
    .INIT(16'hFACA)) 
    m_axis_tlast_reg_i_1__1
       (.I0(int_buf_rslt_m_axis_tlast[2]),
        .I1(\data_processor_inst/parallelized_lpa_inst/batch_plane_genblock[0].row_genblock[1].col_genblock[2].parallelized_lpe_ijk/export_rslt_last ),
        .I2(int_buf_rslt_s_axis_tready[2]),
        .I3(int_buf_rslt_s_axis_tvalid[2]),
        .O(m_axis_tlast_reg_i_1__1_n_0));
  LUT4 #(
    .INIT(16'hFACA)) 
    m_axis_tlast_reg_i_1__2
       (.I0(int_buf_rslt_m_axis_tlast[3]),
        .I1(\data_processor_inst/parallelized_lpa_inst/batch_plane_genblock[0].row_genblock[1].col_genblock[3].parallelized_lpe_ijk/export_rslt_last ),
        .I2(int_buf_rslt_s_axis_tready[3]),
        .I3(int_buf_rslt_s_axis_tvalid[3]),
        .O(m_axis_tlast_reg_i_1__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    \ptr_reg[2]_i_1 
       (.I0(fsm_rst),
        .I1(internal_operation_error),
        .O(\ptr_reg[2]_i_1_n_0 ));
  KanTop_KanAcceleratorWrapper_0_0_KanAccelerator wrapper
       (.DOADO(DOADO),
        .DOBDO(DOBDO),
        .DOPADOP(DOPADOP),
        .DOPBDOP(DOPBDOP),
        .\FSM_sequential_loc_fsm_state_reg[0] (\FSM_sequential_loc_fsm_state_reg[0] ),
        .\FSM_sequential_loc_fsm_state_reg[0]_0 (\FSM_sequential_loc_fsm_state_reg[0]_0 ),
        .Q(Q),
        .core_clk(core_clk),
        .export_rslt_last(\data_processor_inst/parallelized_lpa_inst/batch_plane_genblock[0].row_genblock[1].col_genblock[0].parallelized_lpe_ijk/export_rslt_last ),
        .export_rslt_last_0(\data_processor_inst/parallelized_lpa_inst/batch_plane_genblock[0].row_genblock[1].col_genblock[1].parallelized_lpe_ijk/export_rslt_last ),
        .export_rslt_last_1(\data_processor_inst/parallelized_lpa_inst/batch_plane_genblock[0].row_genblock[1].col_genblock[2].parallelized_lpe_ijk/export_rslt_last ),
        .export_rslt_last_2(\data_processor_inst/parallelized_lpa_inst/batch_plane_genblock[0].row_genblock[1].col_genblock[3].parallelized_lpe_ijk/export_rslt_last ),
        .fsm_clk(fsm_clk),
        .fsm_rst(fsm_rst),
        .int_buf_rslt_m_axis_tlast(int_buf_rslt_m_axis_tlast),
        .int_buf_rslt_s_axis_tready(int_buf_rslt_s_axis_tready),
        .int_buf_rslt_s_axis_tvalid(int_buf_rslt_s_axis_tvalid),
        .int_mcu_data_bram_en(int_mcu_data_bram_en),
        .int_rdenb(int_rdenb),
        .int_rdenb_1(int_rdenb_1),
        .internal_operation_error(internal_operation_error),
        .locked(locked),
        .\m_axis_pipe_reg_reg[1][73] ({m_axis_rslt_tid,m_axis_rslt_tkeep,m_axis_rslt_tdata}),
        .m_axis_rslt_aclk(m_axis_rslt_aclk),
        .m_axis_rslt_areset(m_axis_rslt_areset),
        .m_axis_rslt_tlast(m_axis_rslt_tlast),
        .m_axis_rslt_tready(m_axis_rslt_tready),
        .\m_axis_tdata_reg_reg[0] (\m_axis_tdata_reg_reg[0] ),
        .\m_axis_tdata_reg_reg[0]_0 (\m_axis_tdata_reg_reg[0]_0 ),
        .\m_axis_tdata_reg_reg[0]_1 (\m_axis_tdata_reg_reg[0]_1 ),
        .\m_axis_tdata_reg_reg[0]_2 (\m_axis_tdata_reg_reg[0]_2 ),
        .\m_axis_tdata_reg_reg[10] (\m_axis_tdata_reg_reg[10] ),
        .\m_axis_tdata_reg_reg[10]_0 (\m_axis_tdata_reg_reg[10]_0 ),
        .\m_axis_tdata_reg_reg[11] (\m_axis_tdata_reg_reg[11] ),
        .\m_axis_tdata_reg_reg[11]_0 (\m_axis_tdata_reg_reg[11]_0 ),
        .\m_axis_tdata_reg_reg[12] (\m_axis_tdata_reg_reg[12] ),
        .\m_axis_tdata_reg_reg[12]_0 (\m_axis_tdata_reg_reg[12]_0 ),
        .\m_axis_tdata_reg_reg[13] (\m_axis_tdata_reg_reg[13] ),
        .\m_axis_tdata_reg_reg[13]_0 (\m_axis_tdata_reg_reg[13]_0 ),
        .\m_axis_tdata_reg_reg[14] (\m_axis_tdata_reg_reg[14] ),
        .\m_axis_tdata_reg_reg[14]_0 (\m_axis_tdata_reg_reg[14]_0 ),
        .\m_axis_tdata_reg_reg[15] (\m_axis_tdata_reg_reg[15] ),
        .\m_axis_tdata_reg_reg[15]_0 (\m_axis_tdata_reg_reg[15]_0 ),
        .\m_axis_tdata_reg_reg[1] (\m_axis_tdata_reg_reg[1] ),
        .\m_axis_tdata_reg_reg[1]_0 (\m_axis_tdata_reg_reg[1]_0 ),
        .\m_axis_tdata_reg_reg[2] (\m_axis_tdata_reg_reg[2] ),
        .\m_axis_tdata_reg_reg[2]_0 (\m_axis_tdata_reg_reg[2]_0 ),
        .\m_axis_tdata_reg_reg[3] (\m_axis_tdata_reg_reg[3] ),
        .\m_axis_tdata_reg_reg[3]_0 (\m_axis_tdata_reg_reg[3]_0 ),
        .\m_axis_tdata_reg_reg[4] (\m_axis_tdata_reg_reg[4] ),
        .\m_axis_tdata_reg_reg[4]_0 (\m_axis_tdata_reg_reg[4]_0 ),
        .\m_axis_tdata_reg_reg[5] (\m_axis_tdata_reg_reg[5] ),
        .\m_axis_tdata_reg_reg[5]_0 (\m_axis_tdata_reg_reg[5]_0 ),
        .\m_axis_tdata_reg_reg[6] (\m_axis_tdata_reg_reg[6] ),
        .\m_axis_tdata_reg_reg[6]_0 (\m_axis_tdata_reg_reg[6]_0 ),
        .\m_axis_tdata_reg_reg[7] (\m_axis_tdata_reg_reg[7] ),
        .\m_axis_tdata_reg_reg[7]_0 (\m_axis_tdata_reg_reg[7]_0 ),
        .\m_axis_tdata_reg_reg[8] (\m_axis_tdata_reg_reg[8] ),
        .\m_axis_tdata_reg_reg[8]_0 (\m_axis_tdata_reg_reg[8]_0 ),
        .\m_axis_tdata_reg_reg[9] (\m_axis_tdata_reg_reg[9] ),
        .\m_axis_tdata_reg_reg[9]_0 (\m_axis_tdata_reg_reg[9]_0 ),
        .m_axis_tlast_reg_reg(m_axis_tlast_reg_i_1_n_0),
        .m_axis_tlast_reg_reg_0(m_axis_tlast_reg_i_1__0_n_0),
        .m_axis_tlast_reg_reg_1(m_axis_tlast_reg_i_1__1_n_0),
        .m_axis_tlast_reg_reg_2(m_axis_tlast_reg_i_1__2_n_0),
        .\m_axis_tvalid_pipe_reg_reg[1] (\m_axis_tvalid_pipe_reg_reg[1] ),
        .operation_busy(operation_busy),
        .operation_complete(operation_complete),
        .operation_error(operation_error),
        .pl2ps_intr(pl2ps_intr),
        .\ptr_reg_reg[2] (\ptr_reg[2]_i_1_n_0 ),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .ram_reg_0_0(ram_reg_0_0),
        .ram_reg_0_1(ram_reg_0_1),
        .ram_reg_0_2(ram_reg_0_2),
        .ram_reg_1(ram_reg_1),
        .ram_reg_1_0(ram_reg_1_0),
        .ram_reg_1_1(ram_reg_1_1),
        .ram_reg_1_2(ram_reg_1_2),
        .ram_reg_1_3(ram_reg_1_3),
        .ram_reg_1_4(ram_reg_1_4),
        .ram_reg_2(ram_reg_2),
        .ram_reg_3(ram_reg_3),
        .ram_reg_4(ram_reg_4),
        .ram_reg_5(ram_reg_5),
        .ram_reg_6(ram_reg_6),
        .ram_reg_7(ram_reg_7),
        .ram_reg_8(ram_reg_8),
        .\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg (\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg ),
        .\register_genblock[1].skid_buffer_genblock.m_axis_tvalid_reg_reg (\register_genblock[1].skid_buffer_genblock.m_axis_tvalid_reg_reg ),
        .s00_axil_data_aclk(s00_axil_data_aclk),
        .s00_axil_data_araddr(s00_axil_data_araddr),
        .s00_axil_data_areset(s00_axil_data_areset),
        .s00_axil_data_arvalid(s00_axil_data_arvalid),
        .s00_axil_data_awaddr(s00_axil_data_awaddr),
        .s00_axil_data_awvalid(s00_axil_data_awvalid),
        .s00_axil_data_bready(s00_axil_data_bready),
        .s00_axil_data_bvalid(s00_axil_data_bvalid),
        .s00_axil_data_rdata(s00_axil_data_rdata),
        .s00_axil_data_rready(s00_axil_data_rready),
        .s00_axil_data_rready_0(s_axil_arready_next),
        .s00_axil_data_wdata(s00_axil_data_wdata),
        .s00_axil_data_wready(s00_axil_data_wready),
        .s00_axil_data_wstrb(s00_axil_data_wstrb),
        .s00_axil_data_wvalid(s00_axil_data_wvalid),
        .s_axil_arready_reg_reg(s_axil_arready_reg_reg),
        .s_axil_arready_reg_reg_0(s_axil_arready_reg_reg_0),
        .s_axil_arready_reg_reg_1(s_axil_arready_reg_reg_1),
        .s_axil_ctrl_araddr(s_axil_ctrl_araddr),
        .s_axil_ctrl_arready(s_axil_ctrl_arready),
        .s_axil_ctrl_arvalid(s_axil_ctrl_arvalid),
        .s_axil_ctrl_awaddr(s_axil_ctrl_awaddr),
        .s_axil_ctrl_awready(s_axil_ctrl_awready),
        .s_axil_ctrl_awvalid(s_axil_ctrl_awvalid),
        .s_axil_ctrl_bready(s_axil_ctrl_bready),
        .s_axil_ctrl_bvalid(s_axil_ctrl_bvalid),
        .s_axil_ctrl_rdata(s_axil_ctrl_rdata),
        .s_axil_ctrl_rready(s_axil_ctrl_rready),
        .s_axil_ctrl_rvalid(s_axil_ctrl_rvalid),
        .s_axil_ctrl_wdata(s_axil_ctrl_wdata),
        .s_axil_ctrl_wready(s_axil_ctrl_wready),
        .s_axil_ctrl_wstrb(s_axil_ctrl_wstrb),
        .s_axil_ctrl_wvalid(s_axil_ctrl_wvalid),
        .s_axil_grid_aclk(s_axil_grid_aclk),
        .s_axil_grid_araddr(s_axil_grid_araddr),
        .s_axil_grid_areset(s_axil_grid_areset),
        .s_axil_grid_arvalid(s_axil_grid_arvalid),
        .s_axil_grid_awaddr(s_axil_grid_awaddr),
        .s_axil_grid_awvalid(s_axil_grid_awvalid),
        .s_axil_grid_bready(s_axil_grid_bready),
        .s_axil_grid_bvalid(s_axil_grid_bvalid),
        .s_axil_grid_rdata(s_axil_grid_rdata),
        .s_axil_grid_rready(s_axil_grid_rready),
        .s_axil_grid_rready_0(s_axil_arready_next_0),
        .s_axil_grid_wdata(s_axil_grid_wdata),
        .s_axil_grid_wready(s_axil_grid_wready),
        .s_axil_grid_wstrb(s_axil_grid_wstrb),
        .s_axil_grid_wvalid(s_axil_grid_wvalid),
        .\s_axil_rdata_reg_int_reg_reg[0] (\s_axil_rdata_reg_int_reg_reg[0] ),
        .\s_axil_rdata_reg_int_reg_reg[0]_0 (\s_axil_rdata_reg_int_reg_reg[0]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[0]_1 (\s_axil_rdata_reg_int_reg_reg[0]_1 ),
        .\s_axil_rdata_reg_int_reg_reg[10] (\s_axil_rdata_reg_int_reg_reg[10] ),
        .\s_axil_rdata_reg_int_reg_reg[10]_0 (\s_axil_rdata_reg_int_reg_reg[10]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[10]_1 (\s_axil_rdata_reg_int_reg_reg[10]_1 ),
        .\s_axil_rdata_reg_int_reg_reg[11] (\s_axil_rdata_reg_int_reg_reg[11] ),
        .\s_axil_rdata_reg_int_reg_reg[11]_0 (\s_axil_rdata_reg_int_reg_reg[11]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[11]_1 (\s_axil_rdata_reg_int_reg_reg[11]_1 ),
        .\s_axil_rdata_reg_int_reg_reg[12] (\s_axil_rdata_reg_int_reg_reg[12] ),
        .\s_axil_rdata_reg_int_reg_reg[12]_0 (\s_axil_rdata_reg_int_reg_reg[12]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[12]_1 (\s_axil_rdata_reg_int_reg_reg[12]_1 ),
        .\s_axil_rdata_reg_int_reg_reg[13] (\s_axil_rdata_reg_int_reg_reg[13] ),
        .\s_axil_rdata_reg_int_reg_reg[13]_0 (\s_axil_rdata_reg_int_reg_reg[13]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[13]_1 (\s_axil_rdata_reg_int_reg_reg[13]_1 ),
        .\s_axil_rdata_reg_int_reg_reg[14] (\s_axil_rdata_reg_int_reg_reg[14] ),
        .\s_axil_rdata_reg_int_reg_reg[14]_0 (\s_axil_rdata_reg_int_reg_reg[14]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[14]_1 (\s_axil_rdata_reg_int_reg_reg[14]_1 ),
        .\s_axil_rdata_reg_int_reg_reg[15] (\s_axil_rdata_reg_int_reg_reg[15] ),
        .\s_axil_rdata_reg_int_reg_reg[15]_0 (\s_axil_rdata_reg_int_reg_reg[15]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[15]_1 (\s_axil_rdata_reg_int_reg_reg[15]_1 ),
        .\s_axil_rdata_reg_int_reg_reg[16] (\s_axil_rdata_reg_int_reg_reg[16] ),
        .\s_axil_rdata_reg_int_reg_reg[16]_0 (\s_axil_rdata_reg_int_reg_reg[16]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[16]_1 (\s_axil_rdata_reg_int_reg_reg[16]_1 ),
        .\s_axil_rdata_reg_int_reg_reg[17] (\s_axil_rdata_reg_int_reg_reg[17] ),
        .\s_axil_rdata_reg_int_reg_reg[17]_0 (\s_axil_rdata_reg_int_reg_reg[17]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[17]_1 (\s_axil_rdata_reg_int_reg_reg[17]_1 ),
        .\s_axil_rdata_reg_int_reg_reg[18] (\s_axil_rdata_reg_int_reg_reg[18] ),
        .\s_axil_rdata_reg_int_reg_reg[18]_0 (\s_axil_rdata_reg_int_reg_reg[18]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[18]_1 (\s_axil_rdata_reg_int_reg_reg[18]_1 ),
        .\s_axil_rdata_reg_int_reg_reg[19] (\s_axil_rdata_reg_int_reg_reg[19] ),
        .\s_axil_rdata_reg_int_reg_reg[19]_0 (\s_axil_rdata_reg_int_reg_reg[19]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[19]_1 (\s_axil_rdata_reg_int_reg_reg[19]_1 ),
        .\s_axil_rdata_reg_int_reg_reg[1] (\s_axil_rdata_reg_int_reg_reg[1] ),
        .\s_axil_rdata_reg_int_reg_reg[1]_0 (\s_axil_rdata_reg_int_reg_reg[1]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[1]_1 (\s_axil_rdata_reg_int_reg_reg[1]_1 ),
        .\s_axil_rdata_reg_int_reg_reg[20] (\s_axil_rdata_reg_int_reg_reg[20] ),
        .\s_axil_rdata_reg_int_reg_reg[20]_0 (\s_axil_rdata_reg_int_reg_reg[20]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[20]_1 (\s_axil_rdata_reg_int_reg_reg[20]_1 ),
        .\s_axil_rdata_reg_int_reg_reg[21] (\s_axil_rdata_reg_int_reg_reg[21] ),
        .\s_axil_rdata_reg_int_reg_reg[21]_0 (\s_axil_rdata_reg_int_reg_reg[21]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[21]_1 (\s_axil_rdata_reg_int_reg_reg[21]_1 ),
        .\s_axil_rdata_reg_int_reg_reg[22] (\s_axil_rdata_reg_int_reg_reg[22] ),
        .\s_axil_rdata_reg_int_reg_reg[22]_0 (\s_axil_rdata_reg_int_reg_reg[22]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[22]_1 (\s_axil_rdata_reg_int_reg_reg[22]_1 ),
        .\s_axil_rdata_reg_int_reg_reg[23] (\s_axil_rdata_reg_int_reg_reg[23] ),
        .\s_axil_rdata_reg_int_reg_reg[23]_0 (\s_axil_rdata_reg_int_reg_reg[23]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[23]_1 (\s_axil_rdata_reg_int_reg_reg[23]_1 ),
        .\s_axil_rdata_reg_int_reg_reg[24] (\s_axil_rdata_reg_int_reg_reg[24] ),
        .\s_axil_rdata_reg_int_reg_reg[24]_0 (\s_axil_rdata_reg_int_reg_reg[24]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[24]_1 (\s_axil_rdata_reg_int_reg_reg[24]_1 ),
        .\s_axil_rdata_reg_int_reg_reg[25] (\s_axil_rdata_reg_int_reg_reg[25] ),
        .\s_axil_rdata_reg_int_reg_reg[25]_0 (\s_axil_rdata_reg_int_reg_reg[25]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[25]_1 (\s_axil_rdata_reg_int_reg_reg[25]_1 ),
        .\s_axil_rdata_reg_int_reg_reg[26] (\s_axil_rdata_reg_int_reg_reg[26] ),
        .\s_axil_rdata_reg_int_reg_reg[26]_0 (\s_axil_rdata_reg_int_reg_reg[26]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[26]_1 (\s_axil_rdata_reg_int_reg_reg[26]_1 ),
        .\s_axil_rdata_reg_int_reg_reg[27] (\s_axil_rdata_reg_int_reg_reg[27] ),
        .\s_axil_rdata_reg_int_reg_reg[27]_0 (\s_axil_rdata_reg_int_reg_reg[27]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[27]_1 (\s_axil_rdata_reg_int_reg_reg[27]_1 ),
        .\s_axil_rdata_reg_int_reg_reg[28] (\s_axil_rdata_reg_int_reg_reg[28] ),
        .\s_axil_rdata_reg_int_reg_reg[28]_0 (\s_axil_rdata_reg_int_reg_reg[28]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[28]_1 (\s_axil_rdata_reg_int_reg_reg[28]_1 ),
        .\s_axil_rdata_reg_int_reg_reg[29] (\s_axil_rdata_reg_int_reg_reg[29] ),
        .\s_axil_rdata_reg_int_reg_reg[29]_0 (\s_axil_rdata_reg_int_reg_reg[29]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[29]_1 (\s_axil_rdata_reg_int_reg_reg[29]_1 ),
        .\s_axil_rdata_reg_int_reg_reg[2] (\s_axil_rdata_reg_int_reg_reg[2] ),
        .\s_axil_rdata_reg_int_reg_reg[2]_0 (\s_axil_rdata_reg_int_reg_reg[2]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[2]_1 (\s_axil_rdata_reg_int_reg_reg[2]_1 ),
        .\s_axil_rdata_reg_int_reg_reg[30] (\s_axil_rdata_reg_int_reg_reg[30] ),
        .\s_axil_rdata_reg_int_reg_reg[30]_0 (\s_axil_rdata_reg_int_reg_reg[30]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[30]_1 (\s_axil_rdata_reg_int_reg_reg[30]_1 ),
        .\s_axil_rdata_reg_int_reg_reg[31] (\s_axil_rdata_reg_int_reg_reg[31] ),
        .\s_axil_rdata_reg_int_reg_reg[31]_0 (\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[31]_1 (\s_axil_rdata_reg_int_reg_reg[31]_1 ),
        .\s_axil_rdata_reg_int_reg_reg[31]_2 (\s_axil_rdata_reg_int_reg_reg[31]_2 ),
        .\s_axil_rdata_reg_int_reg_reg[31]_3 (\s_axil_rdata_reg_int_reg_reg[31]_3 ),
        .\s_axil_rdata_reg_int_reg_reg[31]_4 (\s_axil_rdata_reg_int_reg_reg[31]_4 ),
        .\s_axil_rdata_reg_int_reg_reg[3] (\s_axil_rdata_reg_int_reg_reg[3] ),
        .\s_axil_rdata_reg_int_reg_reg[3]_0 (\s_axil_rdata_reg_int_reg_reg[3]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[3]_1 (\s_axil_rdata_reg_int_reg_reg[3]_1 ),
        .\s_axil_rdata_reg_int_reg_reg[4] (\s_axil_rdata_reg_int_reg_reg[4] ),
        .\s_axil_rdata_reg_int_reg_reg[4]_0 (\s_axil_rdata_reg_int_reg_reg[4]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[4]_1 (\s_axil_rdata_reg_int_reg_reg[4]_1 ),
        .\s_axil_rdata_reg_int_reg_reg[5] (\s_axil_rdata_reg_int_reg_reg[5] ),
        .\s_axil_rdata_reg_int_reg_reg[5]_0 (\s_axil_rdata_reg_int_reg_reg[5]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[5]_1 (\s_axil_rdata_reg_int_reg_reg[5]_1 ),
        .\s_axil_rdata_reg_int_reg_reg[6] (\s_axil_rdata_reg_int_reg_reg[6] ),
        .\s_axil_rdata_reg_int_reg_reg[6]_0 (\s_axil_rdata_reg_int_reg_reg[6]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[6]_1 (\s_axil_rdata_reg_int_reg_reg[6]_1 ),
        .\s_axil_rdata_reg_int_reg_reg[7] (\s_axil_rdata_reg_int_reg_reg[7] ),
        .\s_axil_rdata_reg_int_reg_reg[7]_0 (\s_axil_rdata_reg_int_reg_reg[7]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[7]_1 (\s_axil_rdata_reg_int_reg_reg[7]_1 ),
        .\s_axil_rdata_reg_int_reg_reg[8] (\s_axil_rdata_reg_int_reg_reg[8] ),
        .\s_axil_rdata_reg_int_reg_reg[8]_0 (\s_axil_rdata_reg_int_reg_reg[8]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[8]_1 (\s_axil_rdata_reg_int_reg_reg[8]_1 ),
        .\s_axil_rdata_reg_int_reg_reg[9] (\s_axil_rdata_reg_int_reg_reg[9] ),
        .\s_axil_rdata_reg_int_reg_reg[9]_0 (\s_axil_rdata_reg_int_reg_reg[9]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[9]_1 (\s_axil_rdata_reg_int_reg_reg[9]_1 ),
        .s_axil_rvalid_pipe_reg_reg(s_axil_rvalid_pipe_reg_reg),
        .s_axil_rvalid_pipe_reg_reg_0(s_axil_rvalid_pipe_reg_reg_0),
        .s_axil_rvalid_pipe_reg_reg_1(s_axil_rvalid_pipe_reg_reg_1),
        .s_axil_scle_aclk(s_axil_scle_aclk),
        .s_axil_scle_araddr(s_axil_scle_araddr),
        .s_axil_scle_areset(s_axil_scle_areset),
        .s_axil_scle_arvalid(s_axil_scle_arvalid),
        .s_axil_scle_awaddr(s_axil_scle_awaddr),
        .s_axil_scle_awvalid(s_axil_scle_awvalid),
        .s_axil_scle_bready(s_axil_scle_bready),
        .s_axil_scle_bvalid(s_axil_scle_bvalid),
        .s_axil_scle_rdata(s_axil_scle_rdata),
        .s_axil_scle_rready(s_axil_scle_rready),
        .s_axil_scle_rready_0(s_axil_arready_next_2),
        .s_axil_scle_wdata(s_axil_scle_wdata),
        .s_axil_scle_wready(s_axil_scle_wready),
        .s_axil_scle_wstrb(s_axil_scle_wstrb),
        .s_axil_scle_wvalid(s_axil_scle_wvalid),
        .s_axis_wght_aclk(s_axis_wght_aclk),
        .s_axis_wght_areset(s_axis_wght_areset),
        .s_axis_wght_tdata(s_axis_wght_tdata),
        .s_axis_wght_tkeep(s_axis_wght_tkeep),
        .s_axis_wght_tlast(s_axis_wght_tlast),
        .s_axis_wght_tready(s_axis_wght_tready),
        .s_axis_wght_tvalid(s_axis_wght_tvalid),
        .\temp_m_axis_tdata_reg_reg[0] (\temp_m_axis_tdata_reg_reg[0] ),
        .\temp_m_axis_tdata_reg_reg[0]_0 (\temp_m_axis_tdata_reg_reg[0]_0 ),
        .\temp_m_axis_tdata_reg_reg[0]_1 (\temp_m_axis_tdata_reg_reg[0]_1 ),
        .\temp_m_axis_tdata_reg_reg[0]_2 (\temp_m_axis_tdata_reg_reg[0]_2 ),
        .\temp_m_axis_tdata_reg_reg[0]_3 (\temp_m_axis_tdata_reg_reg[0]_3 ),
        .\temp_m_axis_tdata_reg_reg[0]_4 (\temp_m_axis_tdata_reg_reg[0]_4 ),
        .\temp_m_axis_tdata_reg_reg[0]_5 (\temp_m_axis_tdata_reg_reg[0]_5 ),
        .\temp_m_axis_tdata_reg_reg[0]_6 (\temp_m_axis_tdata_reg_reg[0]_6 ),
        .\temp_m_axis_tdata_reg_reg[0]_7 (\temp_m_axis_tdata_reg_reg[0]_7 ),
        .\temp_m_axis_tdata_reg_reg[0]_8 (\temp_m_axis_tdata_reg_reg[0]_8 ),
        .\temp_m_axis_tdata_reg_reg[10] (\temp_m_axis_tdata_reg_reg[10] ),
        .\temp_m_axis_tdata_reg_reg[10]_0 (\temp_m_axis_tdata_reg_reg[10]_0 ),
        .\temp_m_axis_tdata_reg_reg[10]_1 (\temp_m_axis_tdata_reg_reg[10]_1 ),
        .\temp_m_axis_tdata_reg_reg[10]_2 (\temp_m_axis_tdata_reg_reg[10]_2 ),
        .\temp_m_axis_tdata_reg_reg[10]_3 (\temp_m_axis_tdata_reg_reg[10]_3 ),
        .\temp_m_axis_tdata_reg_reg[10]_4 (\temp_m_axis_tdata_reg_reg[10]_4 ),
        .\temp_m_axis_tdata_reg_reg[11] (\temp_m_axis_tdata_reg_reg[11] ),
        .\temp_m_axis_tdata_reg_reg[11]_0 (\temp_m_axis_tdata_reg_reg[11]_0 ),
        .\temp_m_axis_tdata_reg_reg[11]_1 (\temp_m_axis_tdata_reg_reg[11]_1 ),
        .\temp_m_axis_tdata_reg_reg[11]_2 (\temp_m_axis_tdata_reg_reg[11]_2 ),
        .\temp_m_axis_tdata_reg_reg[11]_3 (\temp_m_axis_tdata_reg_reg[11]_3 ),
        .\temp_m_axis_tdata_reg_reg[11]_4 (\temp_m_axis_tdata_reg_reg[11]_4 ),
        .\temp_m_axis_tdata_reg_reg[12] (\temp_m_axis_tdata_reg_reg[12] ),
        .\temp_m_axis_tdata_reg_reg[12]_0 (\temp_m_axis_tdata_reg_reg[12]_0 ),
        .\temp_m_axis_tdata_reg_reg[12]_1 (\temp_m_axis_tdata_reg_reg[12]_1 ),
        .\temp_m_axis_tdata_reg_reg[12]_2 (\temp_m_axis_tdata_reg_reg[12]_2 ),
        .\temp_m_axis_tdata_reg_reg[12]_3 (\temp_m_axis_tdata_reg_reg[12]_3 ),
        .\temp_m_axis_tdata_reg_reg[12]_4 (\temp_m_axis_tdata_reg_reg[12]_4 ),
        .\temp_m_axis_tdata_reg_reg[13] (\temp_m_axis_tdata_reg_reg[13] ),
        .\temp_m_axis_tdata_reg_reg[13]_0 (\temp_m_axis_tdata_reg_reg[13]_0 ),
        .\temp_m_axis_tdata_reg_reg[13]_1 (\temp_m_axis_tdata_reg_reg[13]_1 ),
        .\temp_m_axis_tdata_reg_reg[13]_2 (\temp_m_axis_tdata_reg_reg[13]_2 ),
        .\temp_m_axis_tdata_reg_reg[13]_3 (\temp_m_axis_tdata_reg_reg[13]_3 ),
        .\temp_m_axis_tdata_reg_reg[13]_4 (\temp_m_axis_tdata_reg_reg[13]_4 ),
        .\temp_m_axis_tdata_reg_reg[14] (\temp_m_axis_tdata_reg_reg[14] ),
        .\temp_m_axis_tdata_reg_reg[14]_0 (\temp_m_axis_tdata_reg_reg[14]_0 ),
        .\temp_m_axis_tdata_reg_reg[14]_1 (\temp_m_axis_tdata_reg_reg[14]_1 ),
        .\temp_m_axis_tdata_reg_reg[14]_2 (\temp_m_axis_tdata_reg_reg[14]_2 ),
        .\temp_m_axis_tdata_reg_reg[14]_3 (\temp_m_axis_tdata_reg_reg[14]_3 ),
        .\temp_m_axis_tdata_reg_reg[14]_4 (\temp_m_axis_tdata_reg_reg[14]_4 ),
        .\temp_m_axis_tdata_reg_reg[15] (\temp_m_axis_tdata_reg_reg[15] ),
        .\temp_m_axis_tdata_reg_reg[15]_0 (\temp_m_axis_tdata_reg_reg[15]_0 ),
        .\temp_m_axis_tdata_reg_reg[15]_1 (\temp_m_axis_tdata_reg_reg[15]_1 ),
        .\temp_m_axis_tdata_reg_reg[15]_2 (\temp_m_axis_tdata_reg_reg[15]_2 ),
        .\temp_m_axis_tdata_reg_reg[15]_3 (\temp_m_axis_tdata_reg_reg[15]_3 ),
        .\temp_m_axis_tdata_reg_reg[15]_4 (\temp_m_axis_tdata_reg_reg[15]_4 ),
        .\temp_m_axis_tdata_reg_reg[15]_5 (\temp_m_axis_tdata_reg_reg[15]_5 ),
        .\temp_m_axis_tdata_reg_reg[15]_6 (\temp_m_axis_tdata_reg_reg[15]_6 ),
        .\temp_m_axis_tdata_reg_reg[1] (\temp_m_axis_tdata_reg_reg[1] ),
        .\temp_m_axis_tdata_reg_reg[1]_0 (\temp_m_axis_tdata_reg_reg[1]_0 ),
        .\temp_m_axis_tdata_reg_reg[1]_1 (\temp_m_axis_tdata_reg_reg[1]_1 ),
        .\temp_m_axis_tdata_reg_reg[1]_2 (\temp_m_axis_tdata_reg_reg[1]_2 ),
        .\temp_m_axis_tdata_reg_reg[1]_3 (\temp_m_axis_tdata_reg_reg[1]_3 ),
        .\temp_m_axis_tdata_reg_reg[1]_4 (\temp_m_axis_tdata_reg_reg[1]_4 ),
        .\temp_m_axis_tdata_reg_reg[2] (\temp_m_axis_tdata_reg_reg[2] ),
        .\temp_m_axis_tdata_reg_reg[2]_0 (\temp_m_axis_tdata_reg_reg[2]_0 ),
        .\temp_m_axis_tdata_reg_reg[2]_1 (\temp_m_axis_tdata_reg_reg[2]_1 ),
        .\temp_m_axis_tdata_reg_reg[2]_2 (\temp_m_axis_tdata_reg_reg[2]_2 ),
        .\temp_m_axis_tdata_reg_reg[2]_3 (\temp_m_axis_tdata_reg_reg[2]_3 ),
        .\temp_m_axis_tdata_reg_reg[2]_4 (\temp_m_axis_tdata_reg_reg[2]_4 ),
        .\temp_m_axis_tdata_reg_reg[3] (\temp_m_axis_tdata_reg_reg[3] ),
        .\temp_m_axis_tdata_reg_reg[3]_0 (\temp_m_axis_tdata_reg_reg[3]_0 ),
        .\temp_m_axis_tdata_reg_reg[3]_1 (\temp_m_axis_tdata_reg_reg[3]_1 ),
        .\temp_m_axis_tdata_reg_reg[3]_2 (\temp_m_axis_tdata_reg_reg[3]_2 ),
        .\temp_m_axis_tdata_reg_reg[3]_3 (\temp_m_axis_tdata_reg_reg[3]_3 ),
        .\temp_m_axis_tdata_reg_reg[3]_4 (\temp_m_axis_tdata_reg_reg[3]_4 ),
        .\temp_m_axis_tdata_reg_reg[4] (\temp_m_axis_tdata_reg_reg[4] ),
        .\temp_m_axis_tdata_reg_reg[4]_0 (\temp_m_axis_tdata_reg_reg[4]_0 ),
        .\temp_m_axis_tdata_reg_reg[4]_1 (\temp_m_axis_tdata_reg_reg[4]_1 ),
        .\temp_m_axis_tdata_reg_reg[4]_2 (\temp_m_axis_tdata_reg_reg[4]_2 ),
        .\temp_m_axis_tdata_reg_reg[4]_3 (\temp_m_axis_tdata_reg_reg[4]_3 ),
        .\temp_m_axis_tdata_reg_reg[4]_4 (\temp_m_axis_tdata_reg_reg[4]_4 ),
        .\temp_m_axis_tdata_reg_reg[5] (\temp_m_axis_tdata_reg_reg[5] ),
        .\temp_m_axis_tdata_reg_reg[5]_0 (\temp_m_axis_tdata_reg_reg[5]_0 ),
        .\temp_m_axis_tdata_reg_reg[5]_1 (\temp_m_axis_tdata_reg_reg[5]_1 ),
        .\temp_m_axis_tdata_reg_reg[5]_2 (\temp_m_axis_tdata_reg_reg[5]_2 ),
        .\temp_m_axis_tdata_reg_reg[5]_3 (\temp_m_axis_tdata_reg_reg[5]_3 ),
        .\temp_m_axis_tdata_reg_reg[5]_4 (\temp_m_axis_tdata_reg_reg[5]_4 ),
        .\temp_m_axis_tdata_reg_reg[6] (\temp_m_axis_tdata_reg_reg[6] ),
        .\temp_m_axis_tdata_reg_reg[6]_0 (\temp_m_axis_tdata_reg_reg[6]_0 ),
        .\temp_m_axis_tdata_reg_reg[6]_1 (\temp_m_axis_tdata_reg_reg[6]_1 ),
        .\temp_m_axis_tdata_reg_reg[6]_2 (\temp_m_axis_tdata_reg_reg[6]_2 ),
        .\temp_m_axis_tdata_reg_reg[6]_3 (\temp_m_axis_tdata_reg_reg[6]_3 ),
        .\temp_m_axis_tdata_reg_reg[6]_4 (\temp_m_axis_tdata_reg_reg[6]_4 ),
        .\temp_m_axis_tdata_reg_reg[7] (\temp_m_axis_tdata_reg_reg[7] ),
        .\temp_m_axis_tdata_reg_reg[7]_0 (\temp_m_axis_tdata_reg_reg[7]_0 ),
        .\temp_m_axis_tdata_reg_reg[7]_1 (\temp_m_axis_tdata_reg_reg[7]_1 ),
        .\temp_m_axis_tdata_reg_reg[7]_2 (\temp_m_axis_tdata_reg_reg[7]_2 ),
        .\temp_m_axis_tdata_reg_reg[7]_3 (\temp_m_axis_tdata_reg_reg[7]_3 ),
        .\temp_m_axis_tdata_reg_reg[7]_4 (\temp_m_axis_tdata_reg_reg[7]_4 ),
        .\temp_m_axis_tdata_reg_reg[8] (\temp_m_axis_tdata_reg_reg[8] ),
        .\temp_m_axis_tdata_reg_reg[8]_0 (\temp_m_axis_tdata_reg_reg[8]_0 ),
        .\temp_m_axis_tdata_reg_reg[8]_1 (\temp_m_axis_tdata_reg_reg[8]_1 ),
        .\temp_m_axis_tdata_reg_reg[8]_2 (\temp_m_axis_tdata_reg_reg[8]_2 ),
        .\temp_m_axis_tdata_reg_reg[8]_3 (\temp_m_axis_tdata_reg_reg[8]_3 ),
        .\temp_m_axis_tdata_reg_reg[8]_4 (\temp_m_axis_tdata_reg_reg[8]_4 ),
        .\temp_m_axis_tdata_reg_reg[9] (\temp_m_axis_tdata_reg_reg[9] ),
        .\temp_m_axis_tdata_reg_reg[9]_0 (\temp_m_axis_tdata_reg_reg[9]_0 ),
        .\temp_m_axis_tdata_reg_reg[9]_1 (\temp_m_axis_tdata_reg_reg[9]_1 ),
        .\temp_m_axis_tdata_reg_reg[9]_2 (\temp_m_axis_tdata_reg_reg[9]_2 ),
        .\temp_m_axis_tdata_reg_reg[9]_3 (\temp_m_axis_tdata_reg_reg[9]_3 ),
        .\temp_m_axis_tdata_reg_reg[9]_4 (\temp_m_axis_tdata_reg_reg[9]_4 ));
endmodule

(* ORIG_REF_NAME = "MCULocalBramFSM" *) 
module KanTop_KanAcceleratorWrapper_0_0_MCULocalBramFSM
   (error_reg,
    intra_counter_reg,
    \loc_counter_addr_reg_reg[0]_0 ,
    \scle_share_genblock.scle_fifo_in_axis_tvalid ,
    int_rdenb_1,
    \FSM_sequential_loc_fsm_state_reg[0]_0 ,
    E,
    D,
    AS,
    \scle_op_done_reg_reg[0] ,
    core_clk,
    Q,
    full_reg,
    \temp_m_axis_tdata_reg_reg[15] ,
    tlast_transmitted_reg_reg_0,
    \inter_counter_reg_reg[0]_0 ,
    \FSM_sequential_loc_fsm_state_reg[0]_1 ,
    \FSM_sequential_loc_fsm_state_next_reg[0]_i_1_0 ,
    \glo_fsm_state_reg[2] ,
    \glo_fsm_state_reg[2]_0 ,
    \glo_fsm_state_reg[2]_1 ,
    \scle_op_done_reg_reg[0]_0 ,
    p_0_in,
    int_ram_scle_bram_rdack,
    dack_o_3);
  output error_reg;
  output intra_counter_reg;
  output \loc_counter_addr_reg_reg[0]_0 ;
  output \scle_share_genblock.scle_fifo_in_axis_tvalid ;
  output [0:0]int_rdenb_1;
  output \FSM_sequential_loc_fsm_state_reg[0]_0 ;
  output [0:0]E;
  output [16:0]D;
  output [0:0]AS;
  output \scle_op_done_reg_reg[0] ;
  input core_clk;
  input [0:0]Q;
  input full_reg;
  input [15:0]\temp_m_axis_tdata_reg_reg[15] ;
  input tlast_transmitted_reg_reg_0;
  input [1:0]\inter_counter_reg_reg[0]_0 ;
  input [2:0]\FSM_sequential_loc_fsm_state_reg[0]_1 ;
  input \FSM_sequential_loc_fsm_state_next_reg[0]_i_1_0 ;
  input \glo_fsm_state_reg[2] ;
  input \glo_fsm_state_reg[2]_0 ;
  input \glo_fsm_state_reg[2]_1 ;
  input [2:0]\scle_op_done_reg_reg[0]_0 ;
  input [0:0]p_0_in;
  input int_ram_scle_bram_rdack;
  input [1:0]dack_o_3;

  wire [0:0]AS;
  wire [16:0]D;
  wire [0:0]E;
  wire \FSM_sequential_loc_fsm_state_next_reg[0]_i_1_0 ;
  wire \FSM_sequential_loc_fsm_state_next_reg[0]_i_2_n_0 ;
  wire \FSM_sequential_loc_fsm_state_next_reg[0]_i_3_n_0 ;
  wire \FSM_sequential_loc_fsm_state_next_reg[1]_i_2_n_0 ;
  wire \FSM_sequential_loc_fsm_state_next_reg[1]_i_3_n_0 ;
  wire \FSM_sequential_loc_fsm_state_reg[0]_0 ;
  wire [2:0]\FSM_sequential_loc_fsm_state_reg[0]_1 ;
  wire \FSM_sequential_loc_fsm_state_reg_n_0_[0] ;
  wire \FSM_sequential_loc_fsm_state_reg_n_0_[1] ;
  wire [0:0]Q;
  wire bram_en_reg;
  wire bram_en_reg_reg_n_0;
  wire core_clk;
  wire [1:0]dack_o_3;
  wire error_reg;
  wire error_reg_0;
  wire full_reg;
  wire \glo_fsm_state_reg[2] ;
  wire \glo_fsm_state_reg[2]_0 ;
  wire \glo_fsm_state_reg[2]_1 ;
  wire int_ram_scle_bram_rdack;
  wire int_ram_scle_bram_rden;
  wire [0:0]int_rdenb_1;
  wire \inter_counter_reg[0]_i_1__2_n_0 ;
  wire [1:0]\inter_counter_reg_reg[0]_0 ;
  wire \inter_counter_reg_reg_n_0_[0] ;
  wire intra_counter_reg;
  wire \loc_counter_addr_reg[0]_i_1__2_n_0 ;
  wire \loc_counter_addr_reg_reg[0]_0 ;
  wire [1:0]loc_fsm_state_next;
  wire [1:0]loc_fsm_state_next__0;
  wire out_axis_register_inst_n_1;
  wire [0:0]p_0_in;
  wire \scle_op_done_reg_reg[0] ;
  wire [2:0]\scle_op_done_reg_reg[0]_0 ;
  wire \scle_share_genblock.scle_fifo_in_axis_tvalid ;
  wire scle_tlast_transmitted;
  wire [15:0]\temp_m_axis_tdata_reg_reg[15] ;
  wire tlast_transmitted_reg;
  wire tlast_transmitted_reg_reg_0;

  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_loc_fsm_state_next_reg[0] 
       (.CLR(Q),
        .D(loc_fsm_state_next__0[0]),
        .G(\FSM_sequential_loc_fsm_state_next_reg[1]_i_2_n_0 ),
        .GE(1'b1),
        .Q(loc_fsm_state_next[0]));
  LUT4 #(
    .INIT(16'hFF84)) 
    \FSM_sequential_loc_fsm_state_next_reg[0]_i_1 
       (.I0(\inter_counter_reg_reg_n_0_[0] ),
        .I1(\FSM_sequential_loc_fsm_state_next_reg[0]_i_2_n_0 ),
        .I2(Q),
        .I3(\FSM_sequential_loc_fsm_state_next_reg[0]_i_3_n_0 ),
        .O(loc_fsm_state_next__0[0]));
  LUT6 #(
    .INIT(64'h0000000014810000)) 
    \FSM_sequential_loc_fsm_state_next_reg[0]_i_2 
       (.I0(\inter_counter_reg_reg[0]_0 [1]),
        .I1(\loc_counter_addr_reg_reg[0]_0 ),
        .I2(int_ram_scle_bram_rden),
        .I3(\inter_counter_reg_reg[0]_0 [0]),
        .I4(\FSM_sequential_loc_fsm_state_reg_n_0_[1] ),
        .I5(\FSM_sequential_loc_fsm_state_reg_n_0_[0] ),
        .O(\FSM_sequential_loc_fsm_state_next_reg[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1111111100030000)) 
    \FSM_sequential_loc_fsm_state_next_reg[0]_i_3 
       (.I0(\FSM_sequential_loc_fsm_state_next_reg[0]_i_1_0 ),
        .I1(\FSM_sequential_loc_fsm_state_reg_n_0_[1] ),
        .I2(\inter_counter_reg_reg[0]_0 [0]),
        .I3(\inter_counter_reg_reg[0]_0 [1]),
        .I4(\FSM_sequential_loc_fsm_state_next_reg[1]_i_3_n_0 ),
        .I5(\FSM_sequential_loc_fsm_state_reg_n_0_[0] ),
        .O(\FSM_sequential_loc_fsm_state_next_reg[0]_i_3_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_loc_fsm_state_next_reg[1] 
       (.CLR(Q),
        .D(loc_fsm_state_next__0[1]),
        .G(\FSM_sequential_loc_fsm_state_next_reg[1]_i_2_n_0 ),
        .GE(1'b1),
        .Q(loc_fsm_state_next[1]));
  LUT5 #(
    .INIT(32'h0000FFA8)) 
    \FSM_sequential_loc_fsm_state_next_reg[1]_i_1 
       (.I0(\FSM_sequential_loc_fsm_state_next_reg[1]_i_3_n_0 ),
        .I1(\inter_counter_reg_reg[0]_0 [1]),
        .I2(\inter_counter_reg_reg[0]_0 [0]),
        .I3(\FSM_sequential_loc_fsm_state_reg_n_0_[1] ),
        .I4(\FSM_sequential_loc_fsm_state_reg_n_0_[0] ),
        .O(loc_fsm_state_next__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT5 #(
    .INIT(32'h40FFFFFF)) 
    \FSM_sequential_loc_fsm_state_next_reg[1]_i_2 
       (.I0(\FSM_sequential_loc_fsm_state_reg[0]_1 [2]),
        .I1(\FSM_sequential_loc_fsm_state_reg[0]_1 [0]),
        .I2(\FSM_sequential_loc_fsm_state_reg[0]_1 [1]),
        .I3(\FSM_sequential_loc_fsm_state_reg_n_0_[0] ),
        .I4(\FSM_sequential_loc_fsm_state_reg_n_0_[1] ),
        .O(\FSM_sequential_loc_fsm_state_next_reg[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \FSM_sequential_loc_fsm_state_next_reg[1]_i_3 
       (.I0(\FSM_sequential_loc_fsm_state_reg[0]_1 [1]),
        .I1(\FSM_sequential_loc_fsm_state_reg[0]_1 [0]),
        .I2(\FSM_sequential_loc_fsm_state_reg[0]_1 [2]),
        .O(\FSM_sequential_loc_fsm_state_next_reg[1]_i_3_n_0 ));
  (* FSM_ENCODED_STATES = "LOC_FSM_OPE:10,LOC_FSM_END:11,LOC_FSM_ERR:01,LOC_FSM_STR:00" *) 
  FDRE \FSM_sequential_loc_fsm_state_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(loc_fsm_state_next[0]),
        .Q(\FSM_sequential_loc_fsm_state_reg_n_0_[0] ),
        .R(Q));
  (* FSM_ENCODED_STATES = "LOC_FSM_OPE:10,LOC_FSM_END:11,LOC_FSM_ERR:01,LOC_FSM_STR:00" *) 
  FDRE \FSM_sequential_loc_fsm_state_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(loc_fsm_state_next[1]),
        .Q(\FSM_sequential_loc_fsm_state_reg_n_0_[1] ),
        .R(Q));
  LUT4 #(
    .INIT(16'h00D0)) 
    bram_en_reg_i_1
       (.I0(\FSM_sequential_loc_fsm_state_reg_n_0_[1] ),
        .I1(\FSM_sequential_loc_fsm_state_reg_n_0_[0] ),
        .I2(loc_fsm_state_next[1]),
        .I3(loc_fsm_state_next[0]),
        .O(bram_en_reg));
  FDRE bram_en_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(bram_en_reg),
        .Q(bram_en_reg_reg_n_0),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT2 #(
    .INIT(4'h2)) 
    error_reg_i_1
       (.I0(loc_fsm_state_next[0]),
        .I1(loc_fsm_state_next[1]),
        .O(error_reg_0));
  FDRE error_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(error_reg_0),
        .Q(error_reg),
        .R(Q));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \glo_fsm_state_next_reg[2]_i_3 
       (.I0(error_reg),
        .I1(\glo_fsm_state_reg[2] ),
        .I2(\glo_fsm_state_reg[2]_0 ),
        .I3(\glo_fsm_state_reg[2]_1 ),
        .O(AS));
  LUT4 #(
    .INIT(16'hF208)) 
    \inter_counter_reg[0]_i_1__2 
       (.I0(loc_fsm_state_next[1]),
        .I1(\FSM_sequential_loc_fsm_state_next_reg[0]_i_2_n_0 ),
        .I2(loc_fsm_state_next[0]),
        .I3(\inter_counter_reg_reg_n_0_[0] ),
        .O(\inter_counter_reg[0]_i_1__2_n_0 ));
  FDRE \inter_counter_reg_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\inter_counter_reg[0]_i_1__2_n_0 ),
        .Q(\inter_counter_reg_reg_n_0_[0] ),
        .R(Q));
  FDRE \intra_counter_reg_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(out_axis_register_inst_n_1),
        .Q(intra_counter_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT5 #(
    .INIT(32'hFF440008)) 
    \loc_counter_addr_reg[0]_i_1__2 
       (.I0(int_ram_scle_bram_rden),
        .I1(loc_fsm_state_next[1]),
        .I2(\FSM_sequential_loc_fsm_state_next_reg[0]_i_2_n_0 ),
        .I3(loc_fsm_state_next[0]),
        .I4(\loc_counter_addr_reg_reg[0]_0 ),
        .O(\loc_counter_addr_reg[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h0000F100)) 
    \loc_counter_addr_reg[0]_i_2 
       (.I0(full_reg),
        .I1(intra_counter_reg),
        .I2(bram_en_reg_reg_n_0),
        .I3(\FSM_sequential_loc_fsm_state_reg_n_0_[1] ),
        .I4(\FSM_sequential_loc_fsm_state_reg_n_0_[0] ),
        .O(int_ram_scle_bram_rden));
  FDRE \loc_counter_addr_reg_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\loc_counter_addr_reg[0]_i_1__2_n_0 ),
        .Q(\loc_counter_addr_reg_reg[0]_0 ),
        .R(Q));
  KanTop_KanAcceleratorWrapper_0_0_axis_register out_axis_register_inst
       (.D(D),
        .E(E),
        .Q(Q),
        .core_clk(core_clk),
        .dack_o_3(dack_o_3),
        .\data_reg_reg[0][16] (intra_counter_reg),
        .full_reg(full_reg),
        .full_reg_reg(out_axis_register_inst_n_1),
        .int_ram_scle_bram_rdack(int_ram_scle_bram_rdack),
        .m_axis_tlast_reg_reg_0({\FSM_sequential_loc_fsm_state_reg_n_0_[1] ,\FSM_sequential_loc_fsm_state_reg_n_0_[0] }),
        .m_axis_tvalid_reg_reg_0(\scle_share_genblock.scle_fifo_in_axis_tvalid ),
        .scle_tlast_transmitted(scle_tlast_transmitted),
        .\temp_m_axis_tdata_reg_reg[15]_0 (\temp_m_axis_tdata_reg_reg[15] ),
        .tlast_transmitted_reg(tlast_transmitted_reg),
        .tlast_transmitted_reg_reg(tlast_transmitted_reg_reg_0),
        .tlast_transmitted_reg_reg_0(loc_fsm_state_next));
  LUT6 #(
    .INIT(64'h4040404400000000)) 
    rdack_b_i_1__0
       (.I0(\FSM_sequential_loc_fsm_state_reg_n_0_[0] ),
        .I1(\FSM_sequential_loc_fsm_state_reg_n_0_[1] ),
        .I2(bram_en_reg_reg_n_0),
        .I3(intra_counter_reg),
        .I4(full_reg),
        .I5(\loc_counter_addr_reg_reg[0]_0 ),
        .O(int_rdenb_1));
  LUT6 #(
    .INIT(64'h0000000040404044)) 
    rdack_b_i_1__3
       (.I0(\FSM_sequential_loc_fsm_state_reg_n_0_[0] ),
        .I1(\FSM_sequential_loc_fsm_state_reg_n_0_[1] ),
        .I2(bram_en_reg_reg_n_0),
        .I3(intra_counter_reg),
        .I4(full_reg),
        .I5(\loc_counter_addr_reg_reg[0]_0 ),
        .O(\FSM_sequential_loc_fsm_state_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h04040400)) 
    \scle_op_done_reg[0]_i_1 
       (.I0(\scle_op_done_reg_reg[0]_0 [2]),
        .I1(\scle_op_done_reg_reg[0]_0 [1]),
        .I2(\scle_op_done_reg_reg[0]_0 [0]),
        .I3(p_0_in),
        .I4(scle_tlast_transmitted),
        .O(\scle_op_done_reg_reg[0] ));
  FDRE tlast_transmitted_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(tlast_transmitted_reg),
        .Q(scle_tlast_transmitted),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "MCULocalBramFSM" *) 
module KanTop_KanAcceleratorWrapper_0_0_MCULocalBramFSM__parameterized0
   (error_reg_reg_0,
    \grid_share_genblock.grid_fifo_in_axis_tvalid ,
    int_rdenb,
    \loc_counter_addr_reg_reg[3]_0 ,
    \FSM_sequential_loc_fsm_state_reg[0]_0 ,
    \grid_size_reg_reg[1] ,
    empty_next,
    D,
    \grid_op_done_reg_reg[0] ,
    core_clk,
    Q,
    temp_m_axis_tlast_reg_reg,
    \FSM_sequential_loc_fsm_state_reg[0]_1 ,
    forward_reg_next_carry__0_0,
    \temp_m_axis_tdata_reg_reg[15] ,
    \inter_counter_reg_reg[0]_0 ,
    \grid_op_done_reg_reg[0]_0 ,
    p_0_in,
    int_ram_grid_bram_rdack,
    dack_o);
  output error_reg_reg_0;
  output \grid_share_genblock.grid_fifo_in_axis_tvalid ;
  output [0:0]int_rdenb;
  output [3:0]\loc_counter_addr_reg_reg[3]_0 ;
  output \FSM_sequential_loc_fsm_state_reg[0]_0 ;
  output \grid_size_reg_reg[1] ;
  output empty_next;
  output [16:0]D;
  output \grid_op_done_reg_reg[0] ;
  input core_clk;
  input [0:0]Q;
  input temp_m_axis_tlast_reg_reg;
  input [2:0]\FSM_sequential_loc_fsm_state_reg[0]_1 ;
  input [12:0]forward_reg_next_carry__0_0;
  input [15:0]\temp_m_axis_tdata_reg_reg[15] ;
  input [4:0]\inter_counter_reg_reg[0]_0 ;
  input [2:0]\grid_op_done_reg_reg[0]_0 ;
  input [0:0]p_0_in;
  input int_ram_grid_bram_rdack;
  input [1:0]dack_o;

  wire [16:0]D;
  wire \FSM_sequential_loc_fsm_state_next_reg[0]_i_2__0_n_0 ;
  wire \FSM_sequential_loc_fsm_state_next_reg[0]_i_3__1_n_0 ;
  wire \FSM_sequential_loc_fsm_state_next_reg[0]_i_4_n_0 ;
  wire \FSM_sequential_loc_fsm_state_next_reg[0]_i_5_n_0 ;
  wire \FSM_sequential_loc_fsm_state_next_reg[0]_i_6_n_0 ;
  wire \FSM_sequential_loc_fsm_state_next_reg[1]_i_1__0_n_0 ;
  wire \FSM_sequential_loc_fsm_state_next_reg[1]_i_2__0_n_0 ;
  wire \FSM_sequential_loc_fsm_state_reg[0]_0 ;
  wire [2:0]\FSM_sequential_loc_fsm_state_reg[0]_1 ;
  wire \FSM_sequential_loc_fsm_state_reg_n_0_[0] ;
  wire \FSM_sequential_loc_fsm_state_reg_n_0_[1] ;
  wire [0:0]Q;
  wire bram_en_reg;
  wire bram_en_reg_reg_n_0;
  wire core_clk;
  wire [1:0]dack_o;
  wire empty_next;
  wire error_reg;
  wire error_reg_reg_0;
  wire forward_reg_next;
  wire [12:0]forward_reg_next_carry__0_0;
  wire forward_reg_next_carry_i_1_n_0;
  wire forward_reg_next_carry_i_2_n_0;
  wire forward_reg_next_carry_i_3_n_0;
  wire forward_reg_next_carry_i_4_n_0;
  wire forward_reg_next_carry_i_5_n_1;
  wire forward_reg_next_carry_i_5_n_2;
  wire forward_reg_next_carry_i_5_n_3;
  wire forward_reg_next_carry_i_5_n_4;
  wire forward_reg_next_carry_i_5_n_5;
  wire forward_reg_next_carry_i_5_n_6;
  wire forward_reg_next_carry_i_5_n_7;
  wire forward_reg_next_carry_i_6_n_0;
  wire forward_reg_next_carry_i_6_n_1;
  wire forward_reg_next_carry_i_6_n_2;
  wire forward_reg_next_carry_i_6_n_3;
  wire forward_reg_next_carry_i_6_n_4;
  wire forward_reg_next_carry_i_6_n_5;
  wire forward_reg_next_carry_i_6_n_6;
  wire forward_reg_next_carry_i_6_n_7;
  wire forward_reg_next_carry_i_7_n_0;
  wire forward_reg_next_carry_i_7_n_1;
  wire forward_reg_next_carry_i_7_n_2;
  wire forward_reg_next_carry_i_7_n_3;
  wire forward_reg_next_carry_i_7_n_4;
  wire forward_reg_next_carry_i_7_n_5;
  wire forward_reg_next_carry_i_7_n_6;
  wire forward_reg_next_carry_i_7_n_7;
  wire forward_reg_next_carry_n_0;
  wire forward_reg_next_carry_n_1;
  wire forward_reg_next_carry_n_2;
  wire forward_reg_next_carry_n_3;
  wire \grid_op_done_reg_reg[0] ;
  wire [2:0]\grid_op_done_reg_reg[0]_0 ;
  wire \grid_share_genblock.grid_fifo_in_axis_tvalid ;
  wire \grid_size_reg_reg[1] ;
  wire grid_tlast_transmitted;
  wire int_ram_grid_bram_rdack;
  wire int_ram_grid_bram_rden;
  wire [0:0]int_rdenb;
  wire \inter_counter_reg[0]_i_1_n_0 ;
  wire [4:0]\inter_counter_reg_reg[0]_0 ;
  wire \inter_counter_reg_reg_n_0_[0] ;
  wire \intra_counter_reg[0]_i_3_n_0 ;
  wire [12:0]intra_counter_reg_reg;
  wire \intra_counter_reg_reg[0]_i_2_n_0 ;
  wire \intra_counter_reg_reg[0]_i_2_n_1 ;
  wire \intra_counter_reg_reg[0]_i_2_n_2 ;
  wire \intra_counter_reg_reg[0]_i_2_n_3 ;
  wire \intra_counter_reg_reg[0]_i_2_n_4 ;
  wire \intra_counter_reg_reg[0]_i_2_n_5 ;
  wire \intra_counter_reg_reg[0]_i_2_n_6 ;
  wire \intra_counter_reg_reg[0]_i_2_n_7 ;
  wire \intra_counter_reg_reg[12]_i_1_n_7 ;
  wire \intra_counter_reg_reg[4]_i_1_n_0 ;
  wire \intra_counter_reg_reg[4]_i_1_n_1 ;
  wire \intra_counter_reg_reg[4]_i_1_n_2 ;
  wire \intra_counter_reg_reg[4]_i_1_n_3 ;
  wire \intra_counter_reg_reg[4]_i_1_n_4 ;
  wire \intra_counter_reg_reg[4]_i_1_n_5 ;
  wire \intra_counter_reg_reg[4]_i_1_n_6 ;
  wire \intra_counter_reg_reg[4]_i_1_n_7 ;
  wire \intra_counter_reg_reg[8]_i_1_n_0 ;
  wire \intra_counter_reg_reg[8]_i_1_n_1 ;
  wire \intra_counter_reg_reg[8]_i_1_n_2 ;
  wire \intra_counter_reg_reg[8]_i_1_n_3 ;
  wire \intra_counter_reg_reg[8]_i_1_n_4 ;
  wire \intra_counter_reg_reg[8]_i_1_n_5 ;
  wire \intra_counter_reg_reg[8]_i_1_n_6 ;
  wire \intra_counter_reg_reg[8]_i_1_n_7 ;
  wire [3:0]loc_counter_addr_reg;
  wire \loc_counter_addr_reg[0]_i_2__0_n_0 ;
  wire \loc_counter_addr_reg[3]_i_10_n_0 ;
  wire \loc_counter_addr_reg[3]_i_11_n_0 ;
  wire \loc_counter_addr_reg[3]_i_1_n_0 ;
  wire \loc_counter_addr_reg[3]_i_4_n_0 ;
  wire \loc_counter_addr_reg[3]_i_5_n_0 ;
  wire \loc_counter_addr_reg[3]_i_6_n_0 ;
  wire \loc_counter_addr_reg[3]_i_7_n_0 ;
  wire \loc_counter_addr_reg[3]_i_8_n_0 ;
  wire \loc_counter_addr_reg[3]_i_9_n_0 ;
  wire [3:0]\loc_counter_addr_reg_reg[3]_0 ;
  wire [1:0]loc_fsm_state_next;
  wire [0:0]loc_fsm_state_next__0;
  wire out_axis_register_inst_n_1;
  wire out_axis_register_inst_n_4;
  wire [0:0]p_0_in;
  wire [15:0]\temp_m_axis_tdata_reg_reg[15] ;
  wire temp_m_axis_tlast_reg_reg;
  wire tlast_transmitted_reg;
  wire [3:0]NLW_forward_reg_next_carry_O_UNCONNECTED;
  wire [3:1]NLW_forward_reg_next_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_forward_reg_next_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_forward_reg_next_carry_i_5_CO_UNCONNECTED;
  wire [3:0]\NLW_intra_counter_reg_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_intra_counter_reg_reg[12]_i_1_O_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_loc_fsm_state_next_reg[0] 
       (.CLR(Q),
        .D(loc_fsm_state_next__0),
        .G(\FSM_sequential_loc_fsm_state_next_reg[1]_i_2__0_n_0 ),
        .GE(1'b1),
        .Q(loc_fsm_state_next[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000090)) 
    \FSM_sequential_loc_fsm_state_next_reg[0]_i_1__0 
       (.I0(\inter_counter_reg_reg_n_0_[0] ),
        .I1(Q),
        .I2(\FSM_sequential_loc_fsm_state_reg_n_0_[1] ),
        .I3(\FSM_sequential_loc_fsm_state_reg_n_0_[0] ),
        .I4(\FSM_sequential_loc_fsm_state_next_reg[0]_i_2__0_n_0 ),
        .I5(\FSM_sequential_loc_fsm_state_next_reg[0]_i_3__1_n_0 ),
        .O(loc_fsm_state_next__0));
  LUT6 #(
    .INIT(64'hFEFFFFFDFFFDFFFE)) 
    \FSM_sequential_loc_fsm_state_next_reg[0]_i_2__0 
       (.I0(\inter_counter_reg_reg[0]_0 [3]),
        .I1(\FSM_sequential_loc_fsm_state_next_reg[0]_i_4_n_0 ),
        .I2(\FSM_sequential_loc_fsm_state_next_reg[0]_i_5_n_0 ),
        .I3(\inter_counter_reg_reg[0]_0 [4]),
        .I4(\FSM_sequential_loc_fsm_state_next_reg[0]_i_6_n_0 ),
        .I5(\loc_counter_addr_reg_reg[3]_0 [3]),
        .O(\FSM_sequential_loc_fsm_state_next_reg[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FCFF0010)) 
    \FSM_sequential_loc_fsm_state_next_reg[0]_i_3__1 
       (.I0(\grid_size_reg_reg[1] ),
        .I1(\FSM_sequential_loc_fsm_state_reg[0]_1 [1]),
        .I2(\FSM_sequential_loc_fsm_state_reg[0]_1 [0]),
        .I3(\FSM_sequential_loc_fsm_state_reg[0]_1 [2]),
        .I4(\FSM_sequential_loc_fsm_state_reg_n_0_[0] ),
        .I5(\FSM_sequential_loc_fsm_state_reg_n_0_[1] ),
        .O(\FSM_sequential_loc_fsm_state_next_reg[0]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \FSM_sequential_loc_fsm_state_next_reg[0]_i_4 
       (.I0(\inter_counter_reg_reg[0]_0 [2]),
        .I1(\loc_counter_addr_reg_reg[3]_0 [1]),
        .I2(int_ram_grid_bram_rden),
        .I3(\loc_counter_addr_reg_reg[3]_0 [0]),
        .I4(\loc_counter_addr_reg_reg[3]_0 [2]),
        .O(\FSM_sequential_loc_fsm_state_next_reg[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hF66F9FF6)) 
    \FSM_sequential_loc_fsm_state_next_reg[0]_i_5 
       (.I0(\loc_counter_addr_reg_reg[3]_0 [1]),
        .I1(\inter_counter_reg_reg[0]_0 [1]),
        .I2(\loc_counter_addr_reg_reg[3]_0 [0]),
        .I3(int_ram_grid_bram_rden),
        .I4(\inter_counter_reg_reg[0]_0 [0]),
        .O(\FSM_sequential_loc_fsm_state_next_reg[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \FSM_sequential_loc_fsm_state_next_reg[0]_i_6 
       (.I0(\loc_counter_addr_reg_reg[3]_0 [2]),
        .I1(\loc_counter_addr_reg_reg[3]_0 [0]),
        .I2(int_ram_grid_bram_rden),
        .I3(\loc_counter_addr_reg_reg[3]_0 [1]),
        .O(\FSM_sequential_loc_fsm_state_next_reg[0]_i_6_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_loc_fsm_state_next_reg[1] 
       (.CLR(Q),
        .D(\FSM_sequential_loc_fsm_state_next_reg[1]_i_1__0_n_0 ),
        .G(\FSM_sequential_loc_fsm_state_next_reg[1]_i_2__0_n_0 ),
        .GE(1'b1),
        .Q(loc_fsm_state_next[1]));
  LUT6 #(
    .INIT(64'h00000000FFFF0400)) 
    \FSM_sequential_loc_fsm_state_next_reg[1]_i_1__0 
       (.I0(\FSM_sequential_loc_fsm_state_reg[0]_1 [2]),
        .I1(\FSM_sequential_loc_fsm_state_reg[0]_1 [0]),
        .I2(\FSM_sequential_loc_fsm_state_reg[0]_1 [1]),
        .I3(\grid_size_reg_reg[1] ),
        .I4(\FSM_sequential_loc_fsm_state_reg_n_0_[1] ),
        .I5(\FSM_sequential_loc_fsm_state_reg_n_0_[0] ),
        .O(\FSM_sequential_loc_fsm_state_next_reg[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT5 #(
    .INIT(32'h40FFFFFF)) 
    \FSM_sequential_loc_fsm_state_next_reg[1]_i_2__0 
       (.I0(\FSM_sequential_loc_fsm_state_reg[0]_1 [2]),
        .I1(\FSM_sequential_loc_fsm_state_reg[0]_1 [0]),
        .I2(\FSM_sequential_loc_fsm_state_reg[0]_1 [1]),
        .I3(\FSM_sequential_loc_fsm_state_reg_n_0_[0] ),
        .I4(\FSM_sequential_loc_fsm_state_reg_n_0_[1] ),
        .O(\FSM_sequential_loc_fsm_state_next_reg[1]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_sequential_loc_fsm_state_next_reg[1]_i_3__1 
       (.I0(\inter_counter_reg_reg[0]_0 [1]),
        .I1(\inter_counter_reg_reg[0]_0 [0]),
        .I2(\inter_counter_reg_reg[0]_0 [4]),
        .I3(\inter_counter_reg_reg[0]_0 [3]),
        .I4(\inter_counter_reg_reg[0]_0 [2]),
        .O(\grid_size_reg_reg[1] ));
  (* FSM_ENCODED_STATES = "LOC_FSM_OPE:10,LOC_FSM_END:11,LOC_FSM_ERR:01,LOC_FSM_STR:00" *) 
  FDRE \FSM_sequential_loc_fsm_state_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(loc_fsm_state_next[0]),
        .Q(\FSM_sequential_loc_fsm_state_reg_n_0_[0] ),
        .R(Q));
  (* FSM_ENCODED_STATES = "LOC_FSM_OPE:10,LOC_FSM_END:11,LOC_FSM_ERR:01,LOC_FSM_STR:00" *) 
  FDRE \FSM_sequential_loc_fsm_state_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(loc_fsm_state_next[1]),
        .Q(\FSM_sequential_loc_fsm_state_reg_n_0_[1] ),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    bram_en_reg_i_1__0
       (.I0(\FSM_sequential_loc_fsm_state_reg_n_0_[1] ),
        .I1(\FSM_sequential_loc_fsm_state_reg_n_0_[0] ),
        .I2(loc_fsm_state_next[1]),
        .I3(loc_fsm_state_next[0]),
        .O(bram_en_reg));
  FDRE bram_en_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(bram_en_reg),
        .Q(bram_en_reg_reg_n_0),
        .R(Q));
  LUT2 #(
    .INIT(4'h2)) 
    error_reg_i_1__0
       (.I0(loc_fsm_state_next[0]),
        .I1(loc_fsm_state_next[1]),
        .O(error_reg));
  FDRE error_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(error_reg),
        .Q(error_reg_reg_0),
        .R(Q));
  CARRY4 forward_reg_next_carry
       (.CI(1'b0),
        .CO({forward_reg_next_carry_n_0,forward_reg_next_carry_n_1,forward_reg_next_carry_n_2,forward_reg_next_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_forward_reg_next_carry_O_UNCONNECTED[3:0]),
        .S({forward_reg_next_carry_i_1_n_0,forward_reg_next_carry_i_2_n_0,forward_reg_next_carry_i_3_n_0,forward_reg_next_carry_i_4_n_0}));
  CARRY4 forward_reg_next_carry__0
       (.CI(forward_reg_next_carry_n_0),
        .CO({NLW_forward_reg_next_carry__0_CO_UNCONNECTED[3:1],forward_reg_next}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_forward_reg_next_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,out_axis_register_inst_n_1}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    forward_reg_next_carry_i_1
       (.I0(forward_reg_next_carry_i_5_n_5),
        .I1(forward_reg_next_carry__0_0[11]),
        .I2(forward_reg_next_carry_i_5_n_6),
        .I3(forward_reg_next_carry__0_0[10]),
        .I4(forward_reg_next_carry__0_0[9]),
        .I5(forward_reg_next_carry_i_5_n_7),
        .O(forward_reg_next_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    forward_reg_next_carry_i_2
       (.I0(forward_reg_next_carry_i_6_n_4),
        .I1(forward_reg_next_carry__0_0[8]),
        .I2(forward_reg_next_carry_i_6_n_6),
        .I3(forward_reg_next_carry__0_0[6]),
        .I4(forward_reg_next_carry__0_0[7]),
        .I5(forward_reg_next_carry_i_6_n_5),
        .O(forward_reg_next_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    forward_reg_next_carry_i_3
       (.I0(forward_reg_next_carry_i_6_n_7),
        .I1(forward_reg_next_carry__0_0[5]),
        .I2(forward_reg_next_carry_i_7_n_4),
        .I3(forward_reg_next_carry__0_0[4]),
        .I4(forward_reg_next_carry__0_0[3]),
        .I5(forward_reg_next_carry_i_7_n_5),
        .O(forward_reg_next_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h0990000000000990)) 
    forward_reg_next_carry_i_4
       (.I0(forward_reg_next_carry_i_7_n_6),
        .I1(forward_reg_next_carry__0_0[2]),
        .I2(forward_reg_next_carry__0_0[0]),
        .I3(intra_counter_reg_reg[0]),
        .I4(forward_reg_next_carry__0_0[1]),
        .I5(forward_reg_next_carry_i_7_n_7),
        .O(forward_reg_next_carry_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 forward_reg_next_carry_i_5
       (.CI(forward_reg_next_carry_i_6_n_0),
        .CO({NLW_forward_reg_next_carry_i_5_CO_UNCONNECTED[3],forward_reg_next_carry_i_5_n_1,forward_reg_next_carry_i_5_n_2,forward_reg_next_carry_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({forward_reg_next_carry_i_5_n_4,forward_reg_next_carry_i_5_n_5,forward_reg_next_carry_i_5_n_6,forward_reg_next_carry_i_5_n_7}),
        .S(intra_counter_reg_reg[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 forward_reg_next_carry_i_6
       (.CI(forward_reg_next_carry_i_7_n_0),
        .CO({forward_reg_next_carry_i_6_n_0,forward_reg_next_carry_i_6_n_1,forward_reg_next_carry_i_6_n_2,forward_reg_next_carry_i_6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({forward_reg_next_carry_i_6_n_4,forward_reg_next_carry_i_6_n_5,forward_reg_next_carry_i_6_n_6,forward_reg_next_carry_i_6_n_7}),
        .S(intra_counter_reg_reg[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 forward_reg_next_carry_i_7
       (.CI(1'b0),
        .CO({forward_reg_next_carry_i_7_n_0,forward_reg_next_carry_i_7_n_1,forward_reg_next_carry_i_7_n_2,forward_reg_next_carry_i_7_n_3}),
        .CYINIT(intra_counter_reg_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({forward_reg_next_carry_i_7_n_4,forward_reg_next_carry_i_7_n_5,forward_reg_next_carry_i_7_n_6,forward_reg_next_carry_i_7_n_7}),
        .S(intra_counter_reg_reg[4:1]));
  LUT5 #(
    .INIT(32'h04040400)) 
    \grid_op_done_reg[0]_i_1 
       (.I0(\grid_op_done_reg_reg[0]_0 [2]),
        .I1(\grid_op_done_reg_reg[0]_0 [1]),
        .I2(\grid_op_done_reg_reg[0]_0 [0]),
        .I3(p_0_in),
        .I4(grid_tlast_transmitted),
        .O(\grid_op_done_reg_reg[0] ));
  LUT5 #(
    .INIT(32'hA8AA0200)) 
    \inter_counter_reg[0]_i_1 
       (.I0(loc_fsm_state_next[1]),
        .I1(\FSM_sequential_loc_fsm_state_next_reg[0]_i_2__0_n_0 ),
        .I2(\FSM_sequential_loc_fsm_state_reg_n_0_[0] ),
        .I3(\FSM_sequential_loc_fsm_state_reg_n_0_[1] ),
        .I4(\inter_counter_reg_reg_n_0_[0] ),
        .O(\inter_counter_reg[0]_i_1_n_0 ));
  FDRE \inter_counter_reg_reg[0] 
       (.C(core_clk),
        .CE(\loc_counter_addr_reg[3]_i_1_n_0 ),
        .D(\inter_counter_reg[0]_i_1_n_0 ),
        .Q(\inter_counter_reg_reg_n_0_[0] ),
        .R(Q));
  LUT1 #(
    .INIT(2'h1)) 
    \intra_counter_reg[0]_i_3 
       (.I0(intra_counter_reg_reg[0]),
        .O(\intra_counter_reg[0]_i_3_n_0 ));
  FDRE \intra_counter_reg_reg[0] 
       (.C(core_clk),
        .CE(empty_next),
        .D(\intra_counter_reg_reg[0]_i_2_n_7 ),
        .Q(intra_counter_reg_reg[0]),
        .R(out_axis_register_inst_n_4));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \intra_counter_reg_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\intra_counter_reg_reg[0]_i_2_n_0 ,\intra_counter_reg_reg[0]_i_2_n_1 ,\intra_counter_reg_reg[0]_i_2_n_2 ,\intra_counter_reg_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\intra_counter_reg_reg[0]_i_2_n_4 ,\intra_counter_reg_reg[0]_i_2_n_5 ,\intra_counter_reg_reg[0]_i_2_n_6 ,\intra_counter_reg_reg[0]_i_2_n_7 }),
        .S({intra_counter_reg_reg[3:1],\intra_counter_reg[0]_i_3_n_0 }));
  FDRE \intra_counter_reg_reg[10] 
       (.C(core_clk),
        .CE(empty_next),
        .D(\intra_counter_reg_reg[8]_i_1_n_5 ),
        .Q(intra_counter_reg_reg[10]),
        .R(out_axis_register_inst_n_4));
  FDRE \intra_counter_reg_reg[11] 
       (.C(core_clk),
        .CE(empty_next),
        .D(\intra_counter_reg_reg[8]_i_1_n_4 ),
        .Q(intra_counter_reg_reg[11]),
        .R(out_axis_register_inst_n_4));
  FDRE \intra_counter_reg_reg[12] 
       (.C(core_clk),
        .CE(empty_next),
        .D(\intra_counter_reg_reg[12]_i_1_n_7 ),
        .Q(intra_counter_reg_reg[12]),
        .R(out_axis_register_inst_n_4));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \intra_counter_reg_reg[12]_i_1 
       (.CI(\intra_counter_reg_reg[8]_i_1_n_0 ),
        .CO(\NLW_intra_counter_reg_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_intra_counter_reg_reg[12]_i_1_O_UNCONNECTED [3:1],\intra_counter_reg_reg[12]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,intra_counter_reg_reg[12]}));
  FDRE \intra_counter_reg_reg[1] 
       (.C(core_clk),
        .CE(empty_next),
        .D(\intra_counter_reg_reg[0]_i_2_n_6 ),
        .Q(intra_counter_reg_reg[1]),
        .R(out_axis_register_inst_n_4));
  FDRE \intra_counter_reg_reg[2] 
       (.C(core_clk),
        .CE(empty_next),
        .D(\intra_counter_reg_reg[0]_i_2_n_5 ),
        .Q(intra_counter_reg_reg[2]),
        .R(out_axis_register_inst_n_4));
  FDRE \intra_counter_reg_reg[3] 
       (.C(core_clk),
        .CE(empty_next),
        .D(\intra_counter_reg_reg[0]_i_2_n_4 ),
        .Q(intra_counter_reg_reg[3]),
        .R(out_axis_register_inst_n_4));
  FDRE \intra_counter_reg_reg[4] 
       (.C(core_clk),
        .CE(empty_next),
        .D(\intra_counter_reg_reg[4]_i_1_n_7 ),
        .Q(intra_counter_reg_reg[4]),
        .R(out_axis_register_inst_n_4));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \intra_counter_reg_reg[4]_i_1 
       (.CI(\intra_counter_reg_reg[0]_i_2_n_0 ),
        .CO({\intra_counter_reg_reg[4]_i_1_n_0 ,\intra_counter_reg_reg[4]_i_1_n_1 ,\intra_counter_reg_reg[4]_i_1_n_2 ,\intra_counter_reg_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\intra_counter_reg_reg[4]_i_1_n_4 ,\intra_counter_reg_reg[4]_i_1_n_5 ,\intra_counter_reg_reg[4]_i_1_n_6 ,\intra_counter_reg_reg[4]_i_1_n_7 }),
        .S(intra_counter_reg_reg[7:4]));
  FDRE \intra_counter_reg_reg[5] 
       (.C(core_clk),
        .CE(empty_next),
        .D(\intra_counter_reg_reg[4]_i_1_n_6 ),
        .Q(intra_counter_reg_reg[5]),
        .R(out_axis_register_inst_n_4));
  FDRE \intra_counter_reg_reg[6] 
       (.C(core_clk),
        .CE(empty_next),
        .D(\intra_counter_reg_reg[4]_i_1_n_5 ),
        .Q(intra_counter_reg_reg[6]),
        .R(out_axis_register_inst_n_4));
  FDRE \intra_counter_reg_reg[7] 
       (.C(core_clk),
        .CE(empty_next),
        .D(\intra_counter_reg_reg[4]_i_1_n_4 ),
        .Q(intra_counter_reg_reg[7]),
        .R(out_axis_register_inst_n_4));
  FDRE \intra_counter_reg_reg[8] 
       (.C(core_clk),
        .CE(empty_next),
        .D(\intra_counter_reg_reg[8]_i_1_n_7 ),
        .Q(intra_counter_reg_reg[8]),
        .R(out_axis_register_inst_n_4));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \intra_counter_reg_reg[8]_i_1 
       (.CI(\intra_counter_reg_reg[4]_i_1_n_0 ),
        .CO({\intra_counter_reg_reg[8]_i_1_n_0 ,\intra_counter_reg_reg[8]_i_1_n_1 ,\intra_counter_reg_reg[8]_i_1_n_2 ,\intra_counter_reg_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\intra_counter_reg_reg[8]_i_1_n_4 ,\intra_counter_reg_reg[8]_i_1_n_5 ,\intra_counter_reg_reg[8]_i_1_n_6 ,\intra_counter_reg_reg[8]_i_1_n_7 }),
        .S(intra_counter_reg_reg[11:8]));
  FDRE \intra_counter_reg_reg[9] 
       (.C(core_clk),
        .CE(empty_next),
        .D(\intra_counter_reg_reg[8]_i_1_n_6 ),
        .Q(intra_counter_reg_reg[9]),
        .R(out_axis_register_inst_n_4));
  LUT6 #(
    .INIT(64'h00000000FF0D00F2)) 
    \loc_counter_addr_reg[0]_i_1 
       (.I0(forward_reg_next),
        .I1(temp_m_axis_tlast_reg_reg),
        .I2(bram_en_reg_reg_n_0),
        .I3(\loc_counter_addr_reg[0]_i_2__0_n_0 ),
        .I4(\loc_counter_addr_reg_reg[3]_0 [0]),
        .I5(\loc_counter_addr_reg[3]_i_4_n_0 ),
        .O(loc_counter_addr_reg[0]));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \loc_counter_addr_reg[0]_i_2__0 
       (.I0(\FSM_sequential_loc_fsm_state_reg_n_0_[0] ),
        .I1(\FSM_sequential_loc_fsm_state_reg_n_0_[1] ),
        .O(\loc_counter_addr_reg[0]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h0078)) 
    \loc_counter_addr_reg[1]_i_1 
       (.I0(\loc_counter_addr_reg_reg[3]_0 [0]),
        .I1(int_ram_grid_bram_rden),
        .I2(\loc_counter_addr_reg_reg[3]_0 [1]),
        .I3(\loc_counter_addr_reg[3]_i_4_n_0 ),
        .O(loc_counter_addr_reg[1]));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \loc_counter_addr_reg[2]_i_1 
       (.I0(\loc_counter_addr_reg_reg[3]_0 [1]),
        .I1(int_ram_grid_bram_rden),
        .I2(\loc_counter_addr_reg_reg[3]_0 [0]),
        .I3(\loc_counter_addr_reg_reg[3]_0 [2]),
        .I4(\loc_counter_addr_reg[3]_i_4_n_0 ),
        .O(loc_counter_addr_reg[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \loc_counter_addr_reg[3]_i_1 
       (.I0(loc_fsm_state_next[0]),
        .O(\loc_counter_addr_reg[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555AA59AAAA55A6)) 
    \loc_counter_addr_reg[3]_i_10 
       (.I0(\inter_counter_reg_reg[0]_0 [0]),
        .I1(forward_reg_next),
        .I2(temp_m_axis_tlast_reg_reg),
        .I3(bram_en_reg_reg_n_0),
        .I4(\loc_counter_addr_reg[0]_i_2__0_n_0 ),
        .I5(\loc_counter_addr_reg_reg[3]_0 [0]),
        .O(\loc_counter_addr_reg[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h2000202020002000)) 
    \loc_counter_addr_reg[3]_i_11 
       (.I0(\loc_counter_addr_reg_reg[3]_0 [0]),
        .I1(\FSM_sequential_loc_fsm_state_reg_n_0_[0] ),
        .I2(\FSM_sequential_loc_fsm_state_reg_n_0_[1] ),
        .I3(bram_en_reg_reg_n_0),
        .I4(temp_m_axis_tlast_reg_reg),
        .I5(forward_reg_next),
        .O(\loc_counter_addr_reg[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \loc_counter_addr_reg[3]_i_2 
       (.I0(\loc_counter_addr_reg_reg[3]_0 [2]),
        .I1(\loc_counter_addr_reg_reg[3]_0 [0]),
        .I2(int_ram_grid_bram_rden),
        .I3(\loc_counter_addr_reg_reg[3]_0 [1]),
        .I4(\loc_counter_addr_reg_reg[3]_0 [3]),
        .I5(\loc_counter_addr_reg[3]_i_4_n_0 ),
        .O(loc_counter_addr_reg[3]));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT5 #(
    .INIT(32'h0000F200)) 
    \loc_counter_addr_reg[3]_i_3 
       (.I0(forward_reg_next),
        .I1(temp_m_axis_tlast_reg_reg),
        .I2(bram_en_reg_reg_n_0),
        .I3(\FSM_sequential_loc_fsm_state_reg_n_0_[1] ),
        .I4(\FSM_sequential_loc_fsm_state_reg_n_0_[0] ),
        .O(int_ram_grid_bram_rden));
  LUT6 #(
    .INIT(64'h555555555555555D)) 
    \loc_counter_addr_reg[3]_i_4 
       (.I0(loc_fsm_state_next[1]),
        .I1(\loc_counter_addr_reg[3]_i_5_n_0 ),
        .I2(\loc_counter_addr_reg[3]_i_6_n_0 ),
        .I3(\loc_counter_addr_reg[3]_i_7_n_0 ),
        .I4(\loc_counter_addr_reg[3]_i_8_n_0 ),
        .I5(\loc_counter_addr_reg[3]_i_9_n_0 ),
        .O(\loc_counter_addr_reg[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \loc_counter_addr_reg[3]_i_5 
       (.I0(bram_en_reg_reg_n_0),
        .I1(temp_m_axis_tlast_reg_reg),
        .I2(forward_reg_next),
        .O(\loc_counter_addr_reg[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \loc_counter_addr_reg[3]_i_6 
       (.I0(\inter_counter_reg_reg[0]_0 [4]),
        .I1(\loc_counter_addr_reg_reg[3]_0 [2]),
        .I2(\loc_counter_addr_reg_reg[3]_0 [0]),
        .I3(int_ram_grid_bram_rden),
        .I4(\loc_counter_addr_reg_reg[3]_0 [1]),
        .I5(\loc_counter_addr_reg_reg[3]_0 [3]),
        .O(\loc_counter_addr_reg[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFF9F6FFF6FFFFF6)) 
    \loc_counter_addr_reg[3]_i_7 
       (.I0(\loc_counter_addr_reg_reg[3]_0 [2]),
        .I1(\inter_counter_reg_reg[0]_0 [2]),
        .I2(\loc_counter_addr_reg[3]_i_10_n_0 ),
        .I3(\inter_counter_reg_reg[0]_0 [1]),
        .I4(\loc_counter_addr_reg[3]_i_11_n_0 ),
        .I5(\loc_counter_addr_reg_reg[3]_0 [1]),
        .O(\loc_counter_addr_reg[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h955555556AAAAAAA)) 
    \loc_counter_addr_reg[3]_i_8 
       (.I0(\inter_counter_reg_reg[0]_0 [3]),
        .I1(\loc_counter_addr_reg_reg[3]_0 [2]),
        .I2(\loc_counter_addr_reg_reg[3]_0 [0]),
        .I3(int_ram_grid_bram_rden),
        .I4(\loc_counter_addr_reg_reg[3]_0 [1]),
        .I5(\loc_counter_addr_reg_reg[3]_0 [3]),
        .O(\loc_counter_addr_reg[3]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \loc_counter_addr_reg[3]_i_9 
       (.I0(Q),
        .I1(\FSM_sequential_loc_fsm_state_reg_n_0_[1] ),
        .I2(\FSM_sequential_loc_fsm_state_reg_n_0_[0] ),
        .O(\loc_counter_addr_reg[3]_i_9_n_0 ));
  FDRE \loc_counter_addr_reg_reg[0] 
       (.C(core_clk),
        .CE(\loc_counter_addr_reg[3]_i_1_n_0 ),
        .D(loc_counter_addr_reg[0]),
        .Q(\loc_counter_addr_reg_reg[3]_0 [0]),
        .R(Q));
  FDRE \loc_counter_addr_reg_reg[1] 
       (.C(core_clk),
        .CE(\loc_counter_addr_reg[3]_i_1_n_0 ),
        .D(loc_counter_addr_reg[1]),
        .Q(\loc_counter_addr_reg_reg[3]_0 [1]),
        .R(Q));
  FDRE \loc_counter_addr_reg_reg[2] 
       (.C(core_clk),
        .CE(\loc_counter_addr_reg[3]_i_1_n_0 ),
        .D(loc_counter_addr_reg[2]),
        .Q(\loc_counter_addr_reg_reg[3]_0 [2]),
        .R(Q));
  FDRE \loc_counter_addr_reg_reg[3] 
       (.C(core_clk),
        .CE(\loc_counter_addr_reg[3]_i_1_n_0 ),
        .D(loc_counter_addr_reg[3]),
        .Q(\loc_counter_addr_reg_reg[3]_0 [3]),
        .R(Q));
  KanTop_KanAcceleratorWrapper_0_0_axis_register_3 out_axis_register_inst
       (.CO(forward_reg_next),
        .D(D),
        .O(forward_reg_next_carry_i_5_n_4),
        .Q(loc_fsm_state_next),
        .S(out_axis_register_inst_n_1),
        .core_clk(core_clk),
        .dack_o(dack_o),
        .forward_reg_next_carry__0(forward_reg_next_carry__0_0[12]),
        .grid_tlast_transmitted(grid_tlast_transmitted),
        .int_ram_grid_bram_rdack(int_ram_grid_bram_rdack),
        .\intra_counter_reg_reg[0] (Q),
        .m_axis_tlast_reg_reg_0({\FSM_sequential_loc_fsm_state_reg_n_0_[1] ,\FSM_sequential_loc_fsm_state_reg_n_0_[0] }),
        .m_axis_tvalid_reg_reg_0(\grid_share_genblock.grid_fifo_in_axis_tvalid ),
        .\rst_pipeline_reg[3] (out_axis_register_inst_n_4),
        .sel(empty_next),
        .\temp_m_axis_tdata_reg_reg[15]_0 (\temp_m_axis_tdata_reg_reg[15] ),
        .temp_m_axis_tlast_reg_reg_0(temp_m_axis_tlast_reg_reg),
        .tlast_transmitted_reg(tlast_transmitted_reg));
  LUT6 #(
    .INIT(64'h4044404000000000)) 
    rdack_b_i_1
       (.I0(\FSM_sequential_loc_fsm_state_reg_n_0_[0] ),
        .I1(\FSM_sequential_loc_fsm_state_reg_n_0_[1] ),
        .I2(bram_en_reg_reg_n_0),
        .I3(temp_m_axis_tlast_reg_reg),
        .I4(forward_reg_next),
        .I5(\loc_counter_addr_reg_reg[3]_0 [0]),
        .O(int_rdenb));
  LUT6 #(
    .INIT(64'h0000000040444040)) 
    rdack_b_i_1__4
       (.I0(\FSM_sequential_loc_fsm_state_reg_n_0_[0] ),
        .I1(\FSM_sequential_loc_fsm_state_reg_n_0_[1] ),
        .I2(bram_en_reg_reg_n_0),
        .I3(temp_m_axis_tlast_reg_reg),
        .I4(forward_reg_next),
        .I5(\loc_counter_addr_reg_reg[3]_0 [0]),
        .O(\FSM_sequential_loc_fsm_state_reg[0]_0 ));
  FDRE tlast_transmitted_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(tlast_transmitted_reg),
        .Q(grid_tlast_transmitted),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "MCULocalBramFSM" *) 
module KanTop_KanAcceleratorWrapper_0_0_MCULocalBramFSM__parameterized1
   (error_reg_reg_0,
    \intra_counter_reg_reg[0]_0 ,
    \data_chn_genblock[0].data_fifo_in_axis_tvalid ,
    \glo_fsm_state_reg[2] ,
    \data_size_reg_reg[8] ,
    int_mcu_data_bram_en,
    intra_counter_reg0,
    \glo_fsm_state_reg[1] ,
    in,
    AR,
    D,
    data_bram_addr,
    core_clk,
    Q,
    \FSM_sequential_loc_fsm_state_reg[0]_0 ,
    get_next_iter0_carry__0_0,
    DOADO,
    \m_axis_tdata_reg_reg[0] ,
    \m_axis_tdata_reg_reg[0]_0 ,
    \m_axis_tdata_reg_reg[1] ,
    \m_axis_tdata_reg_reg[2] ,
    \m_axis_tdata_reg_reg[3] ,
    \m_axis_tdata_reg_reg[4] ,
    \m_axis_tdata_reg_reg[5] ,
    \m_axis_tdata_reg_reg[6] ,
    \m_axis_tdata_reg_reg[7] ,
    \m_axis_tdata_reg_reg[15] ,
    \m_axis_tdata_reg_reg[8] ,
    \m_axis_tdata_reg_reg[9] ,
    \m_axis_tdata_reg_reg[10] ,
    \m_axis_tdata_reg_reg[11] ,
    \m_axis_tdata_reg_reg[12] ,
    \m_axis_tdata_reg_reg[13] ,
    \m_axis_tdata_reg_reg[14] ,
    \m_axis_tdata_reg_reg[15]_0 ,
    tlast_transmitted_reg_reg_0,
    temp_m_axis_tlast_reg_reg,
    \FSM_sequential_loc_fsm_state_next_reg[0]_i_1__2_0 ,
    \glo_fsm_state_reg[1]_0 ,
    \glo_fsm_state_reg[1]_1 ,
    error_reg,
    \FSM_sequential_loc_fsm_state_next_reg[1]_i_1__2 ,
    \data_op_done_reg_reg[0] ,
    \data_op_done_reg_reg[0]_0 ,
    \int_ram_data_bram_rdack[0]_0 ,
    \int_ram_data_bram_rddata[0]_1 );
  output error_reg_reg_0;
  output \intra_counter_reg_reg[0]_0 ;
  output \data_chn_genblock[0].data_fifo_in_axis_tvalid ;
  output \glo_fsm_state_reg[2] ;
  output \data_size_reg_reg[8] ;
  output [0:0]int_mcu_data_bram_en;
  output intra_counter_reg0;
  output \glo_fsm_state_reg[1] ;
  output [16:0]in;
  output [0:0]AR;
  output [0:0]D;
  output [11:0]data_bram_addr;
  input core_clk;
  input [0:0]Q;
  input [2:0]\FSM_sequential_loc_fsm_state_reg[0]_0 ;
  input [12:0]get_next_iter0_carry__0_0;
  input [7:0]DOADO;
  input \m_axis_tdata_reg_reg[0] ;
  input \m_axis_tdata_reg_reg[0]_0 ;
  input \m_axis_tdata_reg_reg[1] ;
  input \m_axis_tdata_reg_reg[2] ;
  input \m_axis_tdata_reg_reg[3] ;
  input \m_axis_tdata_reg_reg[4] ;
  input \m_axis_tdata_reg_reg[5] ;
  input \m_axis_tdata_reg_reg[6] ;
  input \m_axis_tdata_reg_reg[7] ;
  input [7:0]\m_axis_tdata_reg_reg[15] ;
  input \m_axis_tdata_reg_reg[8] ;
  input \m_axis_tdata_reg_reg[9] ;
  input \m_axis_tdata_reg_reg[10] ;
  input \m_axis_tdata_reg_reg[11] ;
  input \m_axis_tdata_reg_reg[12] ;
  input \m_axis_tdata_reg_reg[13] ;
  input \m_axis_tdata_reg_reg[14] ;
  input \m_axis_tdata_reg_reg[15]_0 ;
  input tlast_transmitted_reg_reg_0;
  input temp_m_axis_tlast_reg_reg;
  input [4:0]\FSM_sequential_loc_fsm_state_next_reg[0]_i_1__2_0 ;
  input \glo_fsm_state_reg[1]_0 ;
  input \glo_fsm_state_reg[1]_1 ;
  input error_reg;
  input \FSM_sequential_loc_fsm_state_next_reg[1]_i_1__2 ;
  input [2:0]\data_op_done_reg_reg[0] ;
  input [0:0]\data_op_done_reg_reg[0]_0 ;
  input [0:0]\int_ram_data_bram_rdack[0]_0 ;
  input [15:0]\int_ram_data_bram_rddata[0]_1 ;

  wire [0:0]AR;
  wire [0:0]D;
  wire [7:0]DOADO;
  wire [4:0]\FSM_sequential_loc_fsm_state_next_reg[0]_i_1__2_0 ;
  wire \FSM_sequential_loc_fsm_state_next_reg[0]_i_4__1_n_0 ;
  wire \FSM_sequential_loc_fsm_state_next_reg[0]_i_5__1_n_0 ;
  wire \FSM_sequential_loc_fsm_state_next_reg[0]_i_6__1_n_0 ;
  wire \FSM_sequential_loc_fsm_state_next_reg[0]_i_7_n_0 ;
  wire \FSM_sequential_loc_fsm_state_next_reg[0]_i_8_n_0 ;
  wire \FSM_sequential_loc_fsm_state_next_reg[1]_i_1__2 ;
  wire \FSM_sequential_loc_fsm_state_next_reg[1]_i_2__1_n_0 ;
  wire \FSM_sequential_loc_fsm_state_next_reg[1]_i_4_n_0 ;
  wire \FSM_sequential_loc_fsm_state_next_reg[1]_i_5_n_0 ;
  wire [2:0]\FSM_sequential_loc_fsm_state_reg[0]_0 ;
  wire \FSM_sequential_loc_fsm_state_reg_n_0_[0] ;
  wire \FSM_sequential_loc_fsm_state_reg_n_0_[1] ;
  wire [0:0]Q;
  wire bram_en_reg;
  wire bram_en_reg_reg_n_0;
  wire core_clk;
  wire [11:0]data_bram_addr;
  wire \data_chn_genblock[0].data_fifo_in_axis_tvalid ;
  wire [2:0]\data_op_done_reg_reg[0] ;
  wire [0:0]\data_op_done_reg_reg[0]_0 ;
  wire \data_size_reg_reg[8] ;
  wire [0:0]data_tlast_transmitted;
  wire error_reg;
  wire error_reg_0;
  wire error_reg_reg_0;
  wire [12:0]get_next_iter0_carry__0_0;
  wire get_next_iter0_carry__0_i_1__0_n_0;
  wire get_next_iter0_carry__0_i_2_n_3;
  wire get_next_iter0_carry__0_n_3;
  wire get_next_iter0_carry_i_1_n_0;
  wire get_next_iter0_carry_i_2_n_0;
  wire get_next_iter0_carry_i_3_n_0;
  wire get_next_iter0_carry_i_4_n_0;
  wire get_next_iter0_carry_n_0;
  wire get_next_iter0_carry_n_1;
  wire get_next_iter0_carry_n_2;
  wire get_next_iter0_carry_n_3;
  wire \glo_fsm_state_reg[1] ;
  wire \glo_fsm_state_reg[1]_0 ;
  wire \glo_fsm_state_reg[1]_1 ;
  wire \glo_fsm_state_reg[2] ;
  wire [16:0]in;
  wire [0:0]int_mcu_data_bram_en;
  wire [0:0]\int_ram_data_bram_rdack[0]_0 ;
  wire [15:0]\int_ram_data_bram_rddata[0]_1 ;
  wire \inter_counter_reg[0]_i_1__0_n_0 ;
  wire \inter_counter_reg[1]_i_1_n_0 ;
  wire \inter_counter_reg[1]_i_2__0_n_0 ;
  wire \inter_counter_reg[2]_i_1__0_n_0 ;
  wire \inter_counter_reg[3]_i_1__0_n_0 ;
  wire \inter_counter_reg[4]_i_1__0_n_0 ;
  wire \inter_counter_reg[4]_i_2__0_n_0 ;
  wire \inter_counter_reg_reg_n_0_[0] ;
  wire \inter_counter_reg_reg_n_0_[1] ;
  wire \inter_counter_reg_reg_n_0_[2] ;
  wire \inter_counter_reg_reg_n_0_[3] ;
  wire \inter_counter_reg_reg_n_0_[4] ;
  wire intra_counter_reg0;
  wire \intra_counter_reg_reg[0]_0 ;
  wire loc_counter_addr_reg;
  wire \loc_counter_addr_reg[0]_i_1__0_n_0 ;
  wire \loc_counter_addr_reg[10]_i_1_n_0 ;
  wire \loc_counter_addr_reg[11]_i_2_n_0 ;
  wire \loc_counter_addr_reg[11]_i_3_n_0 ;
  wire \loc_counter_addr_reg[1]_i_1__0_n_0 ;
  wire \loc_counter_addr_reg[2]_i_1__0_n_0 ;
  wire \loc_counter_addr_reg[3]_i_1__0_n_0 ;
  wire \loc_counter_addr_reg[3]_i_3__0_n_0 ;
  wire \loc_counter_addr_reg[4]_i_1_n_0 ;
  wire \loc_counter_addr_reg[5]_i_1_n_0 ;
  wire \loc_counter_addr_reg[6]_i_1_n_0 ;
  wire \loc_counter_addr_reg[7]_i_1_n_0 ;
  wire \loc_counter_addr_reg[8]_i_1_n_0 ;
  wire \loc_counter_addr_reg[9]_i_1_n_0 ;
  wire \loc_counter_addr_reg_reg[11]_i_4_n_0 ;
  wire \loc_counter_addr_reg_reg[11]_i_4_n_1 ;
  wire \loc_counter_addr_reg_reg[11]_i_4_n_2 ;
  wire \loc_counter_addr_reg_reg[11]_i_4_n_3 ;
  wire \loc_counter_addr_reg_reg[11]_i_4_n_4 ;
  wire \loc_counter_addr_reg_reg[11]_i_4_n_5 ;
  wire \loc_counter_addr_reg_reg[11]_i_4_n_6 ;
  wire \loc_counter_addr_reg_reg[11]_i_4_n_7 ;
  wire \loc_counter_addr_reg_reg[3]_i_2_n_0 ;
  wire \loc_counter_addr_reg_reg[3]_i_2_n_1 ;
  wire \loc_counter_addr_reg_reg[3]_i_2_n_2 ;
  wire \loc_counter_addr_reg_reg[3]_i_2_n_3 ;
  wire \loc_counter_addr_reg_reg[3]_i_2_n_4 ;
  wire \loc_counter_addr_reg_reg[3]_i_2_n_5 ;
  wire \loc_counter_addr_reg_reg[3]_i_2_n_6 ;
  wire \loc_counter_addr_reg_reg[3]_i_2_n_7 ;
  wire \loc_counter_addr_reg_reg[7]_i_2_n_0 ;
  wire \loc_counter_addr_reg_reg[7]_i_2_n_1 ;
  wire \loc_counter_addr_reg_reg[7]_i_2_n_2 ;
  wire \loc_counter_addr_reg_reg[7]_i_2_n_3 ;
  wire \loc_counter_addr_reg_reg[7]_i_2_n_4 ;
  wire \loc_counter_addr_reg_reg[7]_i_2_n_5 ;
  wire \loc_counter_addr_reg_reg[7]_i_2_n_6 ;
  wire \loc_counter_addr_reg_reg[7]_i_2_n_7 ;
  wire [1:0]loc_fsm_state_next;
  wire [1:0]loc_fsm_state_next__0;
  wire \m_axis_tdata_reg_reg[0] ;
  wire \m_axis_tdata_reg_reg[0]_0 ;
  wire \m_axis_tdata_reg_reg[10] ;
  wire \m_axis_tdata_reg_reg[11] ;
  wire \m_axis_tdata_reg_reg[12] ;
  wire \m_axis_tdata_reg_reg[13] ;
  wire \m_axis_tdata_reg_reg[14] ;
  wire [7:0]\m_axis_tdata_reg_reg[15] ;
  wire \m_axis_tdata_reg_reg[15]_0 ;
  wire \m_axis_tdata_reg_reg[1] ;
  wire \m_axis_tdata_reg_reg[2] ;
  wire \m_axis_tdata_reg_reg[3] ;
  wire \m_axis_tdata_reg_reg[4] ;
  wire \m_axis_tdata_reg_reg[5] ;
  wire \m_axis_tdata_reg_reg[6] ;
  wire \m_axis_tdata_reg_reg[7] ;
  wire \m_axis_tdata_reg_reg[8] ;
  wire \m_axis_tdata_reg_reg[9] ;
  wire out_axis_register_inst_n_2;
  wire temp_m_axis_tlast_reg_reg;
  wire tlast_transmitted_reg;
  wire tlast_transmitted_reg_reg_0;
  wire [3:0]NLW_get_next_iter0_carry_O_UNCONNECTED;
  wire [3:1]NLW_get_next_iter0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_get_next_iter0_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_get_next_iter0_carry__0_i_2_CO_UNCONNECTED;
  wire [3:0]NLW_get_next_iter0_carry__0_i_2_O_UNCONNECTED;

  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_loc_fsm_state_next_reg[0] 
       (.CLR(Q),
        .D(loc_fsm_state_next__0[0]),
        .G(\FSM_sequential_loc_fsm_state_next_reg[1]_i_2__1_n_0 ),
        .GE(1'b1),
        .Q(loc_fsm_state_next[0]));
  LUT5 #(
    .INIT(32'h33770047)) 
    \FSM_sequential_loc_fsm_state_next_reg[0]_i_1__2 
       (.I0(\glo_fsm_state_reg[1] ),
        .I1(\FSM_sequential_loc_fsm_state_reg_n_0_[0] ),
        .I2(\glo_fsm_state_reg[2] ),
        .I3(\FSM_sequential_loc_fsm_state_reg_n_0_[1] ),
        .I4(\FSM_sequential_loc_fsm_state_next_reg[0]_i_4__1_n_0 ),
        .O(loc_fsm_state_next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \FSM_sequential_loc_fsm_state_next_reg[0]_i_2__2 
       (.I0(\FSM_sequential_loc_fsm_state_reg[0]_0 [1]),
        .I1(\FSM_sequential_loc_fsm_state_reg[0]_0 [2]),
        .I2(\FSM_sequential_loc_fsm_state_reg[0]_0 [0]),
        .O(\glo_fsm_state_reg[1] ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \FSM_sequential_loc_fsm_state_next_reg[0]_i_3__2 
       (.I0(\data_size_reg_reg[8] ),
        .I1(\FSM_sequential_loc_fsm_state_reg[0]_0 [2]),
        .I2(\FSM_sequential_loc_fsm_state_reg[0]_0 [0]),
        .I3(\FSM_sequential_loc_fsm_state_reg[0]_0 [1]),
        .O(\glo_fsm_state_reg[2] ));
  LUT6 #(
    .INIT(64'h0006090009000009)) 
    \FSM_sequential_loc_fsm_state_next_reg[0]_i_4__1 
       (.I0(\inter_counter_reg_reg_n_0_[4] ),
        .I1(\FSM_sequential_loc_fsm_state_next_reg[0]_i_1__2_0 [4]),
        .I2(\FSM_sequential_loc_fsm_state_next_reg[0]_i_5__1_n_0 ),
        .I3(\FSM_sequential_loc_fsm_state_next_reg[0]_i_1__2_0 [3]),
        .I4(\FSM_sequential_loc_fsm_state_next_reg[0]_i_6__1_n_0 ),
        .I5(\inter_counter_reg_reg_n_0_[3] ),
        .O(\FSM_sequential_loc_fsm_state_next_reg[0]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF9F6FFF6FFFFF6)) 
    \FSM_sequential_loc_fsm_state_next_reg[0]_i_5__1 
       (.I0(\inter_counter_reg_reg_n_0_[2] ),
        .I1(\FSM_sequential_loc_fsm_state_next_reg[0]_i_1__2_0 [2]),
        .I2(\FSM_sequential_loc_fsm_state_next_reg[0]_i_7_n_0 ),
        .I3(\FSM_sequential_loc_fsm_state_next_reg[0]_i_1__2_0 [1]),
        .I4(\FSM_sequential_loc_fsm_state_next_reg[0]_i_8_n_0 ),
        .I5(\inter_counter_reg_reg_n_0_[1] ),
        .O(\FSM_sequential_loc_fsm_state_next_reg[0]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \FSM_sequential_loc_fsm_state_next_reg[0]_i_6__1 
       (.I0(\inter_counter_reg_reg_n_0_[2] ),
        .I1(\inter_counter_reg_reg_n_0_[0] ),
        .I2(Q),
        .I3(get_next_iter0_carry__0_n_3),
        .I4(\inter_counter_reg[1]_i_2__0_n_0 ),
        .I5(\inter_counter_reg_reg_n_0_[1] ),
        .O(\FSM_sequential_loc_fsm_state_next_reg[0]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h5FFF6FFFAFFF9FFF)) 
    \FSM_sequential_loc_fsm_state_next_reg[0]_i_7 
       (.I0(\inter_counter_reg_reg_n_0_[0] ),
        .I1(Q),
        .I2(get_next_iter0_carry__0_n_3),
        .I3(\FSM_sequential_loc_fsm_state_reg_n_0_[1] ),
        .I4(\FSM_sequential_loc_fsm_state_reg_n_0_[0] ),
        .I5(\FSM_sequential_loc_fsm_state_next_reg[0]_i_1__2_0 [0]),
        .O(\FSM_sequential_loc_fsm_state_next_reg[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00002000)) 
    \FSM_sequential_loc_fsm_state_next_reg[0]_i_8 
       (.I0(\inter_counter_reg_reg_n_0_[0] ),
        .I1(Q),
        .I2(get_next_iter0_carry__0_n_3),
        .I3(\FSM_sequential_loc_fsm_state_reg_n_0_[1] ),
        .I4(\FSM_sequential_loc_fsm_state_reg_n_0_[0] ),
        .O(\FSM_sequential_loc_fsm_state_next_reg[0]_i_8_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_loc_fsm_state_next_reg[1] 
       (.CLR(Q),
        .D(loc_fsm_state_next__0[1]),
        .G(\FSM_sequential_loc_fsm_state_next_reg[1]_i_2__1_n_0 ),
        .GE(1'b1),
        .Q(loc_fsm_state_next[1]));
  LUT6 #(
    .INIT(64'h00000000FFFF0020)) 
    \FSM_sequential_loc_fsm_state_next_reg[1]_i_1__1 
       (.I0(\data_size_reg_reg[8] ),
        .I1(\FSM_sequential_loc_fsm_state_reg[0]_0 [2]),
        .I2(\FSM_sequential_loc_fsm_state_reg[0]_0 [0]),
        .I3(\FSM_sequential_loc_fsm_state_reg[0]_0 [1]),
        .I4(\FSM_sequential_loc_fsm_state_reg_n_0_[1] ),
        .I5(\FSM_sequential_loc_fsm_state_reg_n_0_[0] ),
        .O(loc_fsm_state_next__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT5 #(
    .INIT(32'h40FFFFFF)) 
    \FSM_sequential_loc_fsm_state_next_reg[1]_i_2__1 
       (.I0(\FSM_sequential_loc_fsm_state_reg[0]_0 [2]),
        .I1(\FSM_sequential_loc_fsm_state_reg[0]_0 [0]),
        .I2(\FSM_sequential_loc_fsm_state_reg[0]_0 [1]),
        .I3(\FSM_sequential_loc_fsm_state_reg_n_0_[0] ),
        .I4(\FSM_sequential_loc_fsm_state_reg_n_0_[1] ),
        .O(\FSM_sequential_loc_fsm_state_next_reg[1]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \FSM_sequential_loc_fsm_state_next_reg[1]_i_3__0 
       (.I0(\FSM_sequential_loc_fsm_state_next_reg[1]_i_1__2 ),
        .I1(get_next_iter0_carry__0_0[8]),
        .I2(get_next_iter0_carry__0_0[12]),
        .I3(get_next_iter0_carry__0_0[11]),
        .I4(\FSM_sequential_loc_fsm_state_next_reg[1]_i_4_n_0 ),
        .I5(\FSM_sequential_loc_fsm_state_next_reg[1]_i_5_n_0 ),
        .O(\data_size_reg_reg[8] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_loc_fsm_state_next_reg[1]_i_4 
       (.I0(get_next_iter0_carry__0_0[4]),
        .I1(get_next_iter0_carry__0_0[2]),
        .I2(get_next_iter0_carry__0_0[9]),
        .I3(get_next_iter0_carry__0_0[5]),
        .O(\FSM_sequential_loc_fsm_state_next_reg[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_loc_fsm_state_next_reg[1]_i_5 
       (.I0(get_next_iter0_carry__0_0[10]),
        .I1(get_next_iter0_carry__0_0[6]),
        .I2(get_next_iter0_carry__0_0[1]),
        .I3(get_next_iter0_carry__0_0[7]),
        .I4(get_next_iter0_carry__0_0[0]),
        .I5(get_next_iter0_carry__0_0[3]),
        .O(\FSM_sequential_loc_fsm_state_next_reg[1]_i_5_n_0 ));
  (* FSM_ENCODED_STATES = "LOC_FSM_OPE:10,LOC_FSM_END:11,LOC_FSM_ERR:01,LOC_FSM_STR:00" *) 
  FDRE \FSM_sequential_loc_fsm_state_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(loc_fsm_state_next[0]),
        .Q(\FSM_sequential_loc_fsm_state_reg_n_0_[0] ),
        .R(Q));
  (* FSM_ENCODED_STATES = "LOC_FSM_OPE:10,LOC_FSM_END:11,LOC_FSM_ERR:01,LOC_FSM_STR:00" *) 
  FDRE \FSM_sequential_loc_fsm_state_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(loc_fsm_state_next[1]),
        .Q(\FSM_sequential_loc_fsm_state_reg_n_0_[1] ),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT4 #(
    .INIT(16'h4044)) 
    bram_en_reg_i_1__2
       (.I0(loc_fsm_state_next[0]),
        .I1(loc_fsm_state_next[1]),
        .I2(\FSM_sequential_loc_fsm_state_reg_n_0_[0] ),
        .I3(\FSM_sequential_loc_fsm_state_reg_n_0_[1] ),
        .O(bram_en_reg));
  FDRE bram_en_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(bram_en_reg),
        .Q(bram_en_reg_reg_n_0),
        .R(Q));
  LUT5 #(
    .INIT(32'h04040400)) 
    \data_op_done_reg[0]_i_1 
       (.I0(\data_op_done_reg_reg[0] [2]),
        .I1(\data_op_done_reg_reg[0] [1]),
        .I2(\data_op_done_reg_reg[0] [0]),
        .I3(\data_op_done_reg_reg[0]_0 ),
        .I4(data_tlast_transmitted),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT2 #(
    .INIT(4'h2)) 
    error_reg_i_1__1
       (.I0(loc_fsm_state_next[0]),
        .I1(loc_fsm_state_next[1]),
        .O(error_reg_0));
  FDRE error_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(error_reg_0),
        .Q(error_reg_reg_0),
        .R(Q));
  CARRY4 get_next_iter0_carry
       (.CI(1'b0),
        .CO({get_next_iter0_carry_n_0,get_next_iter0_carry_n_1,get_next_iter0_carry_n_2,get_next_iter0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_get_next_iter0_carry_O_UNCONNECTED[3:0]),
        .S({get_next_iter0_carry_i_1_n_0,get_next_iter0_carry_i_2_n_0,get_next_iter0_carry_i_3_n_0,get_next_iter0_carry_i_4_n_0}));
  CARRY4 get_next_iter0_carry__0
       (.CI(get_next_iter0_carry_n_0),
        .CO({NLW_get_next_iter0_carry__0_CO_UNCONNECTED[3:1],get_next_iter0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_get_next_iter0_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,get_next_iter0_carry__0_i_1__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    get_next_iter0_carry__0_i_1__0
       (.I0(get_next_iter0_carry__0_0[12]),
        .I1(get_next_iter0_carry__0_i_2_n_3),
        .O(get_next_iter0_carry__0_i_1__0_n_0));
  CARRY4 get_next_iter0_carry__0_i_2
       (.CI(\loc_counter_addr_reg_reg[11]_i_4_n_0 ),
        .CO({NLW_get_next_iter0_carry__0_i_2_CO_UNCONNECTED[3:1],get_next_iter0_carry__0_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_get_next_iter0_carry__0_i_2_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    get_next_iter0_carry_i_1
       (.I0(\loc_counter_addr_reg_reg[11]_i_4_n_4 ),
        .I1(get_next_iter0_carry__0_0[11]),
        .I2(\loc_counter_addr_reg_reg[11]_i_4_n_5 ),
        .I3(get_next_iter0_carry__0_0[10]),
        .I4(get_next_iter0_carry__0_0[9]),
        .I5(\loc_counter_addr_reg_reg[11]_i_4_n_6 ),
        .O(get_next_iter0_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    get_next_iter0_carry_i_2
       (.I0(\loc_counter_addr_reg_reg[11]_i_4_n_7 ),
        .I1(get_next_iter0_carry__0_0[8]),
        .I2(\loc_counter_addr_reg_reg[7]_i_2_n_4 ),
        .I3(get_next_iter0_carry__0_0[7]),
        .I4(get_next_iter0_carry__0_0[6]),
        .I5(\loc_counter_addr_reg_reg[7]_i_2_n_5 ),
        .O(get_next_iter0_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    get_next_iter0_carry_i_3
       (.I0(\loc_counter_addr_reg_reg[7]_i_2_n_6 ),
        .I1(get_next_iter0_carry__0_0[5]),
        .I2(\loc_counter_addr_reg_reg[3]_i_2_n_4 ),
        .I3(get_next_iter0_carry__0_0[3]),
        .I4(get_next_iter0_carry__0_0[4]),
        .I5(\loc_counter_addr_reg_reg[7]_i_2_n_7 ),
        .O(get_next_iter0_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    get_next_iter0_carry_i_4
       (.I0(\loc_counter_addr_reg_reg[3]_i_2_n_5 ),
        .I1(get_next_iter0_carry__0_0[2]),
        .I2(\loc_counter_addr_reg_reg[3]_i_2_n_6 ),
        .I3(get_next_iter0_carry__0_0[1]),
        .I4(get_next_iter0_carry__0_0[0]),
        .I5(\loc_counter_addr_reg_reg[3]_i_2_n_7 ),
        .O(get_next_iter0_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \glo_fsm_state_next_reg[1]_i_2 
       (.I0(Q),
        .I1(error_reg_reg_0),
        .I2(\glo_fsm_state_reg[1]_0 ),
        .I3(\glo_fsm_state_reg[1]_1 ),
        .I4(error_reg),
        .O(AR));
  LUT5 #(
    .INIT(32'h8AAA2000)) 
    \inter_counter_reg[0]_i_1__0 
       (.I0(loc_fsm_state_next[1]),
        .I1(\FSM_sequential_loc_fsm_state_reg_n_0_[0] ),
        .I2(\FSM_sequential_loc_fsm_state_reg_n_0_[1] ),
        .I3(get_next_iter0_carry__0_n_3),
        .I4(\inter_counter_reg_reg_n_0_[0] ),
        .O(\inter_counter_reg[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \inter_counter_reg[1]_i_1 
       (.I0(loc_fsm_state_next[1]),
        .I1(\inter_counter_reg_reg_n_0_[0] ),
        .I2(get_next_iter0_carry__0_n_3),
        .I3(\inter_counter_reg[1]_i_2__0_n_0 ),
        .I4(\inter_counter_reg_reg_n_0_[1] ),
        .O(\inter_counter_reg[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \inter_counter_reg[1]_i_2__0 
       (.I0(\FSM_sequential_loc_fsm_state_reg_n_0_[1] ),
        .I1(\FSM_sequential_loc_fsm_state_reg_n_0_[0] ),
        .O(\inter_counter_reg[1]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h28)) 
    \inter_counter_reg[2]_i_1__0 
       (.I0(loc_fsm_state_next[1]),
        .I1(\inter_counter_reg[4]_i_2__0_n_0 ),
        .I2(\inter_counter_reg_reg_n_0_[2] ),
        .O(\inter_counter_reg[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \inter_counter_reg[3]_i_1__0 
       (.I0(loc_fsm_state_next[1]),
        .I1(\inter_counter_reg_reg_n_0_[2] ),
        .I2(\inter_counter_reg[4]_i_2__0_n_0 ),
        .I3(\inter_counter_reg_reg_n_0_[3] ),
        .O(\inter_counter_reg[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \inter_counter_reg[4]_i_1__0 
       (.I0(loc_fsm_state_next[1]),
        .I1(\inter_counter_reg_reg_n_0_[3] ),
        .I2(\inter_counter_reg[4]_i_2__0_n_0 ),
        .I3(\inter_counter_reg_reg_n_0_[2] ),
        .I4(\inter_counter_reg_reg_n_0_[4] ),
        .O(\inter_counter_reg[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \inter_counter_reg[4]_i_2__0 
       (.I0(\inter_counter_reg_reg_n_0_[1] ),
        .I1(\FSM_sequential_loc_fsm_state_reg_n_0_[0] ),
        .I2(\FSM_sequential_loc_fsm_state_reg_n_0_[1] ),
        .I3(get_next_iter0_carry__0_n_3),
        .I4(Q),
        .I5(\inter_counter_reg_reg_n_0_[0] ),
        .O(\inter_counter_reg[4]_i_2__0_n_0 ));
  FDRE \inter_counter_reg_reg[0] 
       (.C(core_clk),
        .CE(loc_counter_addr_reg),
        .D(\inter_counter_reg[0]_i_1__0_n_0 ),
        .Q(\inter_counter_reg_reg_n_0_[0] ),
        .R(Q));
  FDRE \inter_counter_reg_reg[1] 
       (.C(core_clk),
        .CE(loc_counter_addr_reg),
        .D(\inter_counter_reg[1]_i_1_n_0 ),
        .Q(\inter_counter_reg_reg_n_0_[1] ),
        .R(Q));
  FDRE \inter_counter_reg_reg[2] 
       (.C(core_clk),
        .CE(loc_counter_addr_reg),
        .D(\inter_counter_reg[2]_i_1__0_n_0 ),
        .Q(\inter_counter_reg_reg_n_0_[2] ),
        .R(Q));
  FDRE \inter_counter_reg_reg[3] 
       (.C(core_clk),
        .CE(loc_counter_addr_reg),
        .D(\inter_counter_reg[3]_i_1__0_n_0 ),
        .Q(\inter_counter_reg_reg_n_0_[3] ),
        .R(Q));
  FDRE \inter_counter_reg_reg[4] 
       (.C(core_clk),
        .CE(loc_counter_addr_reg),
        .D(\inter_counter_reg[4]_i_1__0_n_0 ),
        .Q(\inter_counter_reg_reg_n_0_[4] ),
        .R(Q));
  FDRE \intra_counter_reg_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(out_axis_register_inst_n_2),
        .Q(\intra_counter_reg_reg[0]_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \loc_counter_addr_reg[0]_i_1__0 
       (.I0(\loc_counter_addr_reg[11]_i_3_n_0 ),
        .I1(loc_fsm_state_next[1]),
        .I2(\loc_counter_addr_reg_reg[3]_i_2_n_7 ),
        .O(\loc_counter_addr_reg[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \loc_counter_addr_reg[10]_i_1 
       (.I0(\loc_counter_addr_reg[11]_i_3_n_0 ),
        .I1(loc_fsm_state_next[1]),
        .I2(\loc_counter_addr_reg_reg[11]_i_4_n_5 ),
        .O(\loc_counter_addr_reg[10]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loc_counter_addr_reg[11]_i_1 
       (.I0(loc_fsm_state_next[0]),
        .O(loc_counter_addr_reg));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \loc_counter_addr_reg[11]_i_2 
       (.I0(\loc_counter_addr_reg[11]_i_3_n_0 ),
        .I1(loc_fsm_state_next[1]),
        .I2(\loc_counter_addr_reg_reg[11]_i_4_n_4 ),
        .O(\loc_counter_addr_reg[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDDDFFFFF)) 
    \loc_counter_addr_reg[11]_i_3 
       (.I0(get_next_iter0_carry__0_n_3),
        .I1(Q),
        .I2(bram_en_reg_reg_n_0),
        .I3(tlast_transmitted_reg_reg_0),
        .I4(\FSM_sequential_loc_fsm_state_reg_n_0_[1] ),
        .I5(\FSM_sequential_loc_fsm_state_reg_n_0_[0] ),
        .O(\loc_counter_addr_reg[11]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \loc_counter_addr_reg[1]_i_1__0 
       (.I0(\loc_counter_addr_reg[11]_i_3_n_0 ),
        .I1(loc_fsm_state_next[1]),
        .I2(\loc_counter_addr_reg_reg[3]_i_2_n_6 ),
        .O(\loc_counter_addr_reg[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \loc_counter_addr_reg[2]_i_1__0 
       (.I0(\loc_counter_addr_reg[11]_i_3_n_0 ),
        .I1(loc_fsm_state_next[1]),
        .I2(\loc_counter_addr_reg_reg[3]_i_2_n_5 ),
        .O(\loc_counter_addr_reg[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \loc_counter_addr_reg[3]_i_1__0 
       (.I0(\loc_counter_addr_reg[11]_i_3_n_0 ),
        .I1(loc_fsm_state_next[1]),
        .I2(\loc_counter_addr_reg_reg[3]_i_2_n_4 ),
        .O(\loc_counter_addr_reg[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA6665AAAA)) 
    \loc_counter_addr_reg[3]_i_3__0 
       (.I0(data_bram_addr[0]),
        .I1(bram_en_reg_reg_n_0),
        .I2(\intra_counter_reg_reg[0]_0 ),
        .I3(temp_m_axis_tlast_reg_reg),
        .I4(\FSM_sequential_loc_fsm_state_reg_n_0_[1] ),
        .I5(\FSM_sequential_loc_fsm_state_reg_n_0_[0] ),
        .O(\loc_counter_addr_reg[3]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \loc_counter_addr_reg[4]_i_1 
       (.I0(\loc_counter_addr_reg[11]_i_3_n_0 ),
        .I1(loc_fsm_state_next[1]),
        .I2(\loc_counter_addr_reg_reg[7]_i_2_n_7 ),
        .O(\loc_counter_addr_reg[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \loc_counter_addr_reg[5]_i_1 
       (.I0(\loc_counter_addr_reg[11]_i_3_n_0 ),
        .I1(loc_fsm_state_next[1]),
        .I2(\loc_counter_addr_reg_reg[7]_i_2_n_6 ),
        .O(\loc_counter_addr_reg[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \loc_counter_addr_reg[6]_i_1 
       (.I0(\loc_counter_addr_reg[11]_i_3_n_0 ),
        .I1(loc_fsm_state_next[1]),
        .I2(\loc_counter_addr_reg_reg[7]_i_2_n_5 ),
        .O(\loc_counter_addr_reg[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \loc_counter_addr_reg[7]_i_1 
       (.I0(\loc_counter_addr_reg[11]_i_3_n_0 ),
        .I1(loc_fsm_state_next[1]),
        .I2(\loc_counter_addr_reg_reg[7]_i_2_n_4 ),
        .O(\loc_counter_addr_reg[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \loc_counter_addr_reg[8]_i_1 
       (.I0(\loc_counter_addr_reg[11]_i_3_n_0 ),
        .I1(loc_fsm_state_next[1]),
        .I2(\loc_counter_addr_reg_reg[11]_i_4_n_7 ),
        .O(\loc_counter_addr_reg[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \loc_counter_addr_reg[9]_i_1 
       (.I0(\loc_counter_addr_reg[11]_i_3_n_0 ),
        .I1(loc_fsm_state_next[1]),
        .I2(\loc_counter_addr_reg_reg[11]_i_4_n_6 ),
        .O(\loc_counter_addr_reg[9]_i_1_n_0 ));
  FDRE \loc_counter_addr_reg_reg[0] 
       (.C(core_clk),
        .CE(loc_counter_addr_reg),
        .D(\loc_counter_addr_reg[0]_i_1__0_n_0 ),
        .Q(data_bram_addr[0]),
        .R(Q));
  FDRE \loc_counter_addr_reg_reg[10] 
       (.C(core_clk),
        .CE(loc_counter_addr_reg),
        .D(\loc_counter_addr_reg[10]_i_1_n_0 ),
        .Q(data_bram_addr[10]),
        .R(Q));
  FDRE \loc_counter_addr_reg_reg[11] 
       (.C(core_clk),
        .CE(loc_counter_addr_reg),
        .D(\loc_counter_addr_reg[11]_i_2_n_0 ),
        .Q(data_bram_addr[11]),
        .R(Q));
  CARRY4 \loc_counter_addr_reg_reg[11]_i_4 
       (.CI(\loc_counter_addr_reg_reg[7]_i_2_n_0 ),
        .CO({\loc_counter_addr_reg_reg[11]_i_4_n_0 ,\loc_counter_addr_reg_reg[11]_i_4_n_1 ,\loc_counter_addr_reg_reg[11]_i_4_n_2 ,\loc_counter_addr_reg_reg[11]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loc_counter_addr_reg_reg[11]_i_4_n_4 ,\loc_counter_addr_reg_reg[11]_i_4_n_5 ,\loc_counter_addr_reg_reg[11]_i_4_n_6 ,\loc_counter_addr_reg_reg[11]_i_4_n_7 }),
        .S(data_bram_addr[11:8]));
  FDRE \loc_counter_addr_reg_reg[1] 
       (.C(core_clk),
        .CE(loc_counter_addr_reg),
        .D(\loc_counter_addr_reg[1]_i_1__0_n_0 ),
        .Q(data_bram_addr[1]),
        .R(Q));
  FDRE \loc_counter_addr_reg_reg[2] 
       (.C(core_clk),
        .CE(loc_counter_addr_reg),
        .D(\loc_counter_addr_reg[2]_i_1__0_n_0 ),
        .Q(data_bram_addr[2]),
        .R(Q));
  FDRE \loc_counter_addr_reg_reg[3] 
       (.C(core_clk),
        .CE(loc_counter_addr_reg),
        .D(\loc_counter_addr_reg[3]_i_1__0_n_0 ),
        .Q(data_bram_addr[3]),
        .R(Q));
  CARRY4 \loc_counter_addr_reg_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\loc_counter_addr_reg_reg[3]_i_2_n_0 ,\loc_counter_addr_reg_reg[3]_i_2_n_1 ,\loc_counter_addr_reg_reg[3]_i_2_n_2 ,\loc_counter_addr_reg_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,data_bram_addr[0]}),
        .O({\loc_counter_addr_reg_reg[3]_i_2_n_4 ,\loc_counter_addr_reg_reg[3]_i_2_n_5 ,\loc_counter_addr_reg_reg[3]_i_2_n_6 ,\loc_counter_addr_reg_reg[3]_i_2_n_7 }),
        .S({data_bram_addr[3:1],\loc_counter_addr_reg[3]_i_3__0_n_0 }));
  FDRE \loc_counter_addr_reg_reg[4] 
       (.C(core_clk),
        .CE(loc_counter_addr_reg),
        .D(\loc_counter_addr_reg[4]_i_1_n_0 ),
        .Q(data_bram_addr[4]),
        .R(Q));
  FDRE \loc_counter_addr_reg_reg[5] 
       (.C(core_clk),
        .CE(loc_counter_addr_reg),
        .D(\loc_counter_addr_reg[5]_i_1_n_0 ),
        .Q(data_bram_addr[5]),
        .R(Q));
  FDRE \loc_counter_addr_reg_reg[6] 
       (.C(core_clk),
        .CE(loc_counter_addr_reg),
        .D(\loc_counter_addr_reg[6]_i_1_n_0 ),
        .Q(data_bram_addr[6]),
        .R(Q));
  FDRE \loc_counter_addr_reg_reg[7] 
       (.C(core_clk),
        .CE(loc_counter_addr_reg),
        .D(\loc_counter_addr_reg[7]_i_1_n_0 ),
        .Q(data_bram_addr[7]),
        .R(Q));
  CARRY4 \loc_counter_addr_reg_reg[7]_i_2 
       (.CI(\loc_counter_addr_reg_reg[3]_i_2_n_0 ),
        .CO({\loc_counter_addr_reg_reg[7]_i_2_n_0 ,\loc_counter_addr_reg_reg[7]_i_2_n_1 ,\loc_counter_addr_reg_reg[7]_i_2_n_2 ,\loc_counter_addr_reg_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loc_counter_addr_reg_reg[7]_i_2_n_4 ,\loc_counter_addr_reg_reg[7]_i_2_n_5 ,\loc_counter_addr_reg_reg[7]_i_2_n_6 ,\loc_counter_addr_reg_reg[7]_i_2_n_7 }),
        .S(data_bram_addr[7:4]));
  FDRE \loc_counter_addr_reg_reg[8] 
       (.C(core_clk),
        .CE(loc_counter_addr_reg),
        .D(\loc_counter_addr_reg[8]_i_1_n_0 ),
        .Q(data_bram_addr[8]),
        .R(Q));
  FDRE \loc_counter_addr_reg_reg[9] 
       (.C(core_clk),
        .CE(loc_counter_addr_reg),
        .D(\loc_counter_addr_reg[9]_i_1_n_0 ),
        .Q(data_bram_addr[9]),
        .R(Q));
  KanTop_KanAcceleratorWrapper_0_0_axis_register_5 out_axis_register_inst
       (.DOADO(DOADO),
        .Q(loc_fsm_state_next),
        .core_clk(core_clk),
        .data_tlast_transmitted(data_tlast_transmitted),
        .full_reg_reg(out_axis_register_inst_n_2),
        .in(in),
        .\int_ram_data_bram_rdack[0]_0 (\int_ram_data_bram_rdack[0]_0 ),
        .\int_ram_data_bram_rddata[0]_1 (\int_ram_data_bram_rddata[0]_1 ),
        .intra_counter_reg0(intra_counter_reg0),
        .\intra_counter_reg_reg[0] (Q),
        .\m_axis_tdata_reg_reg[0]_0 (\m_axis_tdata_reg_reg[0] ),
        .\m_axis_tdata_reg_reg[0]_1 (\m_axis_tdata_reg_reg[0]_0 ),
        .\m_axis_tdata_reg_reg[10]_0 (\m_axis_tdata_reg_reg[10] ),
        .\m_axis_tdata_reg_reg[11]_0 (\m_axis_tdata_reg_reg[11] ),
        .\m_axis_tdata_reg_reg[12]_0 (\m_axis_tdata_reg_reg[12] ),
        .\m_axis_tdata_reg_reg[13]_0 (\m_axis_tdata_reg_reg[13] ),
        .\m_axis_tdata_reg_reg[14]_0 (\m_axis_tdata_reg_reg[14] ),
        .\m_axis_tdata_reg_reg[15]_0 (\m_axis_tdata_reg_reg[15] ),
        .\m_axis_tdata_reg_reg[15]_1 (\m_axis_tdata_reg_reg[15]_0 ),
        .\m_axis_tdata_reg_reg[1]_0 (\m_axis_tdata_reg_reg[1] ),
        .\m_axis_tdata_reg_reg[2]_0 (\m_axis_tdata_reg_reg[2] ),
        .\m_axis_tdata_reg_reg[3]_0 (\m_axis_tdata_reg_reg[3] ),
        .\m_axis_tdata_reg_reg[4]_0 (\m_axis_tdata_reg_reg[4] ),
        .\m_axis_tdata_reg_reg[5]_0 (\m_axis_tdata_reg_reg[5] ),
        .\m_axis_tdata_reg_reg[6]_0 (\m_axis_tdata_reg_reg[6] ),
        .\m_axis_tdata_reg_reg[7]_0 (\m_axis_tdata_reg_reg[7] ),
        .\m_axis_tdata_reg_reg[8]_0 (\m_axis_tdata_reg_reg[8] ),
        .\m_axis_tdata_reg_reg[9]_0 (\m_axis_tdata_reg_reg[9] ),
        .m_axis_tlast_reg_reg_0({\FSM_sequential_loc_fsm_state_reg_n_0_[1] ,\FSM_sequential_loc_fsm_state_reg_n_0_[0] }),
        .m_axis_tvalid_reg_reg_0(\data_chn_genblock[0].data_fifo_in_axis_tvalid ),
        .temp_m_axis_tlast_reg_reg_0(temp_m_axis_tlast_reg_reg),
        .temp_m_axis_tlast_reg_reg_1(\intra_counter_reg_reg[0]_0 ),
        .tlast_transmitted_reg(tlast_transmitted_reg),
        .tlast_transmitted_reg_reg(tlast_transmitted_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT5 #(
    .INIT(32'h44440004)) 
    rdack_b_i_1__1
       (.I0(\FSM_sequential_loc_fsm_state_reg_n_0_[0] ),
        .I1(\FSM_sequential_loc_fsm_state_reg_n_0_[1] ),
        .I2(temp_m_axis_tlast_reg_reg),
        .I3(\intra_counter_reg_reg[0]_0 ),
        .I4(bram_en_reg_reg_n_0),
        .O(int_mcu_data_bram_en));
  FDRE tlast_transmitted_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(tlast_transmitted_reg),
        .Q(data_tlast_transmitted),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "MCULocalBramFSM" *) 
module KanTop_KanAcceleratorWrapper_0_0_MCULocalBramFSM__parameterized1_0
   (error_reg_reg_0,
    \intra_counter_reg_reg[0]_0 ,
    \data_chn_genblock[1].data_fifo_in_axis_tvalid ,
    int_mcu_data_bram_en,
    intra_counter_reg0,
    in,
    D,
    data_bram_addr,
    Q,
    core_clk,
    get_next_iter0_carry__0_0,
    \FSM_sequential_loc_fsm_state_reg[1]_0 ,
    \FSM_sequential_loc_fsm_state_reg[0]_0 ,
    \m_axis_tdata_reg_reg[7] ,
    \m_axis_tdata_reg_reg[0] ,
    \m_axis_tdata_reg_reg[0]_0 ,
    \m_axis_tdata_reg_reg[1] ,
    \m_axis_tdata_reg_reg[2] ,
    \m_axis_tdata_reg_reg[3] ,
    \m_axis_tdata_reg_reg[4] ,
    \m_axis_tdata_reg_reg[5] ,
    \m_axis_tdata_reg_reg[6] ,
    \m_axis_tdata_reg_reg[7]_0 ,
    \m_axis_tdata_reg_reg[15] ,
    \m_axis_tdata_reg_reg[8] ,
    \m_axis_tdata_reg_reg[9] ,
    \m_axis_tdata_reg_reg[10] ,
    \m_axis_tdata_reg_reg[11] ,
    \m_axis_tdata_reg_reg[12] ,
    \m_axis_tdata_reg_reg[13] ,
    \m_axis_tdata_reg_reg[14] ,
    \m_axis_tdata_reg_reg[15]_0 ,
    tlast_transmitted_reg_reg_0,
    temp_m_axis_tlast_reg_reg,
    \FSM_sequential_loc_fsm_state_reg[0]_1 ,
    \FSM_sequential_loc_fsm_state_reg[0]_2 ,
    \FSM_sequential_loc_fsm_state_next_reg[0]_i_1__1_0 ,
    \data_op_done_reg_reg[1] ,
    \data_op_done_reg_reg[1]_0 ,
    \int_ram_data_bram_rdack[0]_0 ,
    \int_ram_data_bram_rddata[0]_1 );
  output error_reg_reg_0;
  output \intra_counter_reg_reg[0]_0 ;
  output \data_chn_genblock[1].data_fifo_in_axis_tvalid ;
  output [0:0]int_mcu_data_bram_en;
  output intra_counter_reg0;
  output [16:0]in;
  output [0:0]D;
  output [11:0]data_bram_addr;
  input [0:0]Q;
  input core_clk;
  input [12:0]get_next_iter0_carry__0_0;
  input \FSM_sequential_loc_fsm_state_reg[1]_0 ;
  input [2:0]\FSM_sequential_loc_fsm_state_reg[0]_0 ;
  input [7:0]\m_axis_tdata_reg_reg[7] ;
  input \m_axis_tdata_reg_reg[0] ;
  input \m_axis_tdata_reg_reg[0]_0 ;
  input \m_axis_tdata_reg_reg[1] ;
  input \m_axis_tdata_reg_reg[2] ;
  input \m_axis_tdata_reg_reg[3] ;
  input \m_axis_tdata_reg_reg[4] ;
  input \m_axis_tdata_reg_reg[5] ;
  input \m_axis_tdata_reg_reg[6] ;
  input \m_axis_tdata_reg_reg[7]_0 ;
  input [7:0]\m_axis_tdata_reg_reg[15] ;
  input \m_axis_tdata_reg_reg[8] ;
  input \m_axis_tdata_reg_reg[9] ;
  input \m_axis_tdata_reg_reg[10] ;
  input \m_axis_tdata_reg_reg[11] ;
  input \m_axis_tdata_reg_reg[12] ;
  input \m_axis_tdata_reg_reg[13] ;
  input \m_axis_tdata_reg_reg[14] ;
  input \m_axis_tdata_reg_reg[15]_0 ;
  input tlast_transmitted_reg_reg_0;
  input temp_m_axis_tlast_reg_reg;
  input \FSM_sequential_loc_fsm_state_reg[0]_1 ;
  input \FSM_sequential_loc_fsm_state_reg[0]_2 ;
  input [4:0]\FSM_sequential_loc_fsm_state_next_reg[0]_i_1__1_0 ;
  input [2:0]\data_op_done_reg_reg[1] ;
  input [0:0]\data_op_done_reg_reg[1]_0 ;
  input [0:0]\int_ram_data_bram_rdack[0]_0 ;
  input [15:0]\int_ram_data_bram_rddata[0]_1 ;

  wire [0:0]D;
  wire [4:0]\FSM_sequential_loc_fsm_state_next_reg[0]_i_1__1_0 ;
  wire \FSM_sequential_loc_fsm_state_next_reg[0]_i_2__1_n_0 ;
  wire \FSM_sequential_loc_fsm_state_next_reg[0]_i_3__0_n_0 ;
  wire \FSM_sequential_loc_fsm_state_next_reg[0]_i_4__0_n_0 ;
  wire \FSM_sequential_loc_fsm_state_next_reg[0]_i_5__0_n_0 ;
  wire \FSM_sequential_loc_fsm_state_next_reg[0]_i_6__0_n_0 ;
  wire \FSM_sequential_loc_fsm_state_next_reg[1]_i_2__2_n_0 ;
  wire [2:0]\FSM_sequential_loc_fsm_state_reg[0]_0 ;
  wire \FSM_sequential_loc_fsm_state_reg[0]_1 ;
  wire \FSM_sequential_loc_fsm_state_reg[0]_2 ;
  wire \FSM_sequential_loc_fsm_state_reg[1]_0 ;
  wire \FSM_sequential_loc_fsm_state_reg_n_0_[0] ;
  wire \FSM_sequential_loc_fsm_state_reg_n_0_[1] ;
  wire [0:0]Q;
  wire bram_en_reg;
  wire bram_en_reg_reg_n_0;
  wire core_clk;
  wire [11:0]data_bram_addr;
  wire \data_chn_genblock[1].data_fifo_in_axis_tvalid ;
  wire [2:0]\data_op_done_reg_reg[1] ;
  wire [0:0]\data_op_done_reg_reg[1]_0 ;
  wire [1:1]data_tlast_transmitted;
  wire error_reg;
  wire error_reg_reg_0;
  wire [12:0]get_next_iter0_carry__0_0;
  wire get_next_iter0_carry__0_i_1_n_0;
  wire get_next_iter0_carry__0_i_2__0_n_3;
  wire get_next_iter0_carry__0_n_3;
  wire get_next_iter0_carry_i_1__0_n_0;
  wire get_next_iter0_carry_i_2__0_n_0;
  wire get_next_iter0_carry_i_3__0_n_0;
  wire get_next_iter0_carry_i_4__0_n_0;
  wire get_next_iter0_carry_n_0;
  wire get_next_iter0_carry_n_1;
  wire get_next_iter0_carry_n_2;
  wire get_next_iter0_carry_n_3;
  wire [16:0]in;
  wire [0:0]int_mcu_data_bram_en;
  wire [0:0]\int_ram_data_bram_rdack[0]_0 ;
  wire [15:0]\int_ram_data_bram_rddata[0]_1 ;
  wire \inter_counter_reg[0]_i_1__1_n_0 ;
  wire \inter_counter_reg[1]_i_1__0_n_0 ;
  wire \inter_counter_reg[1]_i_2_n_0 ;
  wire \inter_counter_reg[2]_i_1_n_0 ;
  wire \inter_counter_reg[3]_i_1_n_0 ;
  wire \inter_counter_reg[4]_i_1_n_0 ;
  wire \inter_counter_reg[4]_i_2_n_0 ;
  wire \inter_counter_reg_reg_n_0_[0] ;
  wire \inter_counter_reg_reg_n_0_[1] ;
  wire \inter_counter_reg_reg_n_0_[2] ;
  wire \inter_counter_reg_reg_n_0_[3] ;
  wire \inter_counter_reg_reg_n_0_[4] ;
  wire intra_counter_reg0;
  wire \intra_counter_reg_reg[0]_0 ;
  wire loc_counter_addr_reg;
  wire \loc_counter_addr_reg[0]_i_1__1_n_0 ;
  wire \loc_counter_addr_reg[10]_i_1__0_n_0 ;
  wire \loc_counter_addr_reg[11]_i_2__0_n_0 ;
  wire \loc_counter_addr_reg[11]_i_3__0_n_0 ;
  wire \loc_counter_addr_reg[1]_i_1__1_n_0 ;
  wire \loc_counter_addr_reg[2]_i_1__1_n_0 ;
  wire \loc_counter_addr_reg[3]_i_1__1_n_0 ;
  wire \loc_counter_addr_reg[3]_i_3__1_n_0 ;
  wire \loc_counter_addr_reg[4]_i_1__0_n_0 ;
  wire \loc_counter_addr_reg[5]_i_1__0_n_0 ;
  wire \loc_counter_addr_reg[6]_i_1__0_n_0 ;
  wire \loc_counter_addr_reg[7]_i_1__0_n_0 ;
  wire \loc_counter_addr_reg[8]_i_1__0_n_0 ;
  wire \loc_counter_addr_reg[9]_i_1__0_n_0 ;
  wire \loc_counter_addr_reg_reg[11]_i_4__0_n_0 ;
  wire \loc_counter_addr_reg_reg[11]_i_4__0_n_1 ;
  wire \loc_counter_addr_reg_reg[11]_i_4__0_n_2 ;
  wire \loc_counter_addr_reg_reg[11]_i_4__0_n_3 ;
  wire \loc_counter_addr_reg_reg[11]_i_4__0_n_4 ;
  wire \loc_counter_addr_reg_reg[11]_i_4__0_n_5 ;
  wire \loc_counter_addr_reg_reg[11]_i_4__0_n_6 ;
  wire \loc_counter_addr_reg_reg[11]_i_4__0_n_7 ;
  wire \loc_counter_addr_reg_reg[3]_i_2__0_n_0 ;
  wire \loc_counter_addr_reg_reg[3]_i_2__0_n_1 ;
  wire \loc_counter_addr_reg_reg[3]_i_2__0_n_2 ;
  wire \loc_counter_addr_reg_reg[3]_i_2__0_n_3 ;
  wire \loc_counter_addr_reg_reg[3]_i_2__0_n_4 ;
  wire \loc_counter_addr_reg_reg[3]_i_2__0_n_5 ;
  wire \loc_counter_addr_reg_reg[3]_i_2__0_n_6 ;
  wire \loc_counter_addr_reg_reg[3]_i_2__0_n_7 ;
  wire \loc_counter_addr_reg_reg[7]_i_2__0_n_0 ;
  wire \loc_counter_addr_reg_reg[7]_i_2__0_n_1 ;
  wire \loc_counter_addr_reg_reg[7]_i_2__0_n_2 ;
  wire \loc_counter_addr_reg_reg[7]_i_2__0_n_3 ;
  wire \loc_counter_addr_reg_reg[7]_i_2__0_n_4 ;
  wire \loc_counter_addr_reg_reg[7]_i_2__0_n_5 ;
  wire \loc_counter_addr_reg_reg[7]_i_2__0_n_6 ;
  wire \loc_counter_addr_reg_reg[7]_i_2__0_n_7 ;
  wire [1:0]loc_fsm_state_next;
  wire [1:0]loc_fsm_state_next__0;
  wire \m_axis_tdata_reg_reg[0] ;
  wire \m_axis_tdata_reg_reg[0]_0 ;
  wire \m_axis_tdata_reg_reg[10] ;
  wire \m_axis_tdata_reg_reg[11] ;
  wire \m_axis_tdata_reg_reg[12] ;
  wire \m_axis_tdata_reg_reg[13] ;
  wire \m_axis_tdata_reg_reg[14] ;
  wire [7:0]\m_axis_tdata_reg_reg[15] ;
  wire \m_axis_tdata_reg_reg[15]_0 ;
  wire \m_axis_tdata_reg_reg[1] ;
  wire \m_axis_tdata_reg_reg[2] ;
  wire \m_axis_tdata_reg_reg[3] ;
  wire \m_axis_tdata_reg_reg[4] ;
  wire \m_axis_tdata_reg_reg[5] ;
  wire \m_axis_tdata_reg_reg[6] ;
  wire [7:0]\m_axis_tdata_reg_reg[7] ;
  wire \m_axis_tdata_reg_reg[7]_0 ;
  wire \m_axis_tdata_reg_reg[8] ;
  wire \m_axis_tdata_reg_reg[9] ;
  wire out_axis_register_inst_n_2;
  wire temp_m_axis_tlast_reg_reg;
  wire tlast_transmitted_reg;
  wire tlast_transmitted_reg_reg_0;
  wire [3:0]NLW_get_next_iter0_carry_O_UNCONNECTED;
  wire [3:1]NLW_get_next_iter0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_get_next_iter0_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_get_next_iter0_carry__0_i_2__0_CO_UNCONNECTED;
  wire [3:0]NLW_get_next_iter0_carry__0_i_2__0_O_UNCONNECTED;

  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_loc_fsm_state_next_reg[0] 
       (.CLR(Q),
        .D(loc_fsm_state_next__0[0]),
        .G(\FSM_sequential_loc_fsm_state_next_reg[1]_i_2__2_n_0 ),
        .GE(1'b1),
        .Q(loc_fsm_state_next[0]));
  LUT5 #(
    .INIT(32'h33770047)) 
    \FSM_sequential_loc_fsm_state_next_reg[0]_i_1__1 
       (.I0(\FSM_sequential_loc_fsm_state_reg[0]_1 ),
        .I1(\FSM_sequential_loc_fsm_state_reg_n_0_[0] ),
        .I2(\FSM_sequential_loc_fsm_state_reg[0]_2 ),
        .I3(\FSM_sequential_loc_fsm_state_reg_n_0_[1] ),
        .I4(\FSM_sequential_loc_fsm_state_next_reg[0]_i_2__1_n_0 ),
        .O(loc_fsm_state_next__0[0]));
  LUT6 #(
    .INIT(64'h0006090009000009)) 
    \FSM_sequential_loc_fsm_state_next_reg[0]_i_2__1 
       (.I0(\inter_counter_reg_reg_n_0_[4] ),
        .I1(\FSM_sequential_loc_fsm_state_next_reg[0]_i_1__1_0 [4]),
        .I2(\FSM_sequential_loc_fsm_state_next_reg[0]_i_3__0_n_0 ),
        .I3(\FSM_sequential_loc_fsm_state_next_reg[0]_i_1__1_0 [3]),
        .I4(\FSM_sequential_loc_fsm_state_next_reg[0]_i_4__0_n_0 ),
        .I5(\inter_counter_reg_reg_n_0_[3] ),
        .O(\FSM_sequential_loc_fsm_state_next_reg[0]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF9F6FFF6FFFFF6)) 
    \FSM_sequential_loc_fsm_state_next_reg[0]_i_3__0 
       (.I0(\inter_counter_reg_reg_n_0_[2] ),
        .I1(\FSM_sequential_loc_fsm_state_next_reg[0]_i_1__1_0 [2]),
        .I2(\FSM_sequential_loc_fsm_state_next_reg[0]_i_5__0_n_0 ),
        .I3(\FSM_sequential_loc_fsm_state_next_reg[0]_i_1__1_0 [1]),
        .I4(\FSM_sequential_loc_fsm_state_next_reg[0]_i_6__0_n_0 ),
        .I5(\inter_counter_reg_reg_n_0_[1] ),
        .O(\FSM_sequential_loc_fsm_state_next_reg[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \FSM_sequential_loc_fsm_state_next_reg[0]_i_4__0 
       (.I0(\inter_counter_reg_reg_n_0_[2] ),
        .I1(\inter_counter_reg_reg_n_0_[0] ),
        .I2(Q),
        .I3(get_next_iter0_carry__0_n_3),
        .I4(\inter_counter_reg[1]_i_2_n_0 ),
        .I5(\inter_counter_reg_reg_n_0_[1] ),
        .O(\FSM_sequential_loc_fsm_state_next_reg[0]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h5FFF6FFFAFFF9FFF)) 
    \FSM_sequential_loc_fsm_state_next_reg[0]_i_5__0 
       (.I0(\inter_counter_reg_reg_n_0_[0] ),
        .I1(Q),
        .I2(get_next_iter0_carry__0_n_3),
        .I3(\FSM_sequential_loc_fsm_state_reg_n_0_[1] ),
        .I4(\FSM_sequential_loc_fsm_state_reg_n_0_[0] ),
        .I5(\FSM_sequential_loc_fsm_state_next_reg[0]_i_1__1_0 [0]),
        .O(\FSM_sequential_loc_fsm_state_next_reg[0]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h00002000)) 
    \FSM_sequential_loc_fsm_state_next_reg[0]_i_6__0 
       (.I0(\inter_counter_reg_reg_n_0_[0] ),
        .I1(Q),
        .I2(get_next_iter0_carry__0_n_3),
        .I3(\FSM_sequential_loc_fsm_state_reg_n_0_[1] ),
        .I4(\FSM_sequential_loc_fsm_state_reg_n_0_[0] ),
        .O(\FSM_sequential_loc_fsm_state_next_reg[0]_i_6__0_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_loc_fsm_state_next_reg[1] 
       (.CLR(Q),
        .D(loc_fsm_state_next__0[1]),
        .G(\FSM_sequential_loc_fsm_state_next_reg[1]_i_2__2_n_0 ),
        .GE(1'b1),
        .Q(loc_fsm_state_next[1]));
  LUT6 #(
    .INIT(64'h00000000FFFF0020)) 
    \FSM_sequential_loc_fsm_state_next_reg[1]_i_1__2 
       (.I0(\FSM_sequential_loc_fsm_state_reg[1]_0 ),
        .I1(\FSM_sequential_loc_fsm_state_reg[0]_0 [2]),
        .I2(\FSM_sequential_loc_fsm_state_reg[0]_0 [0]),
        .I3(\FSM_sequential_loc_fsm_state_reg[0]_0 [1]),
        .I4(\FSM_sequential_loc_fsm_state_reg_n_0_[1] ),
        .I5(\FSM_sequential_loc_fsm_state_reg_n_0_[0] ),
        .O(loc_fsm_state_next__0[1]));
  LUT5 #(
    .INIT(32'h40FFFFFF)) 
    \FSM_sequential_loc_fsm_state_next_reg[1]_i_2__2 
       (.I0(\FSM_sequential_loc_fsm_state_reg[0]_0 [2]),
        .I1(\FSM_sequential_loc_fsm_state_reg[0]_0 [0]),
        .I2(\FSM_sequential_loc_fsm_state_reg[0]_0 [1]),
        .I3(\FSM_sequential_loc_fsm_state_reg_n_0_[0] ),
        .I4(\FSM_sequential_loc_fsm_state_reg_n_0_[1] ),
        .O(\FSM_sequential_loc_fsm_state_next_reg[1]_i_2__2_n_0 ));
  (* FSM_ENCODED_STATES = "LOC_FSM_OPE:10,LOC_FSM_END:11,LOC_FSM_ERR:01,LOC_FSM_STR:00" *) 
  FDRE \FSM_sequential_loc_fsm_state_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(loc_fsm_state_next[0]),
        .Q(\FSM_sequential_loc_fsm_state_reg_n_0_[0] ),
        .R(Q));
  (* FSM_ENCODED_STATES = "LOC_FSM_OPE:10,LOC_FSM_END:11,LOC_FSM_ERR:01,LOC_FSM_STR:00" *) 
  FDRE \FSM_sequential_loc_fsm_state_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(loc_fsm_state_next[1]),
        .Q(\FSM_sequential_loc_fsm_state_reg_n_0_[1] ),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT4 #(
    .INIT(16'h4044)) 
    bram_en_reg_i_1__1
       (.I0(loc_fsm_state_next[0]),
        .I1(loc_fsm_state_next[1]),
        .I2(\FSM_sequential_loc_fsm_state_reg_n_0_[0] ),
        .I3(\FSM_sequential_loc_fsm_state_reg_n_0_[1] ),
        .O(bram_en_reg));
  FDRE bram_en_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(bram_en_reg),
        .Q(bram_en_reg_reg_n_0),
        .R(Q));
  LUT5 #(
    .INIT(32'h04040400)) 
    \data_op_done_reg[1]_i_1 
       (.I0(\data_op_done_reg_reg[1] [2]),
        .I1(\data_op_done_reg_reg[1] [1]),
        .I2(\data_op_done_reg_reg[1] [0]),
        .I3(\data_op_done_reg_reg[1]_0 ),
        .I4(data_tlast_transmitted),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT2 #(
    .INIT(4'h2)) 
    error_reg_i_1__2
       (.I0(loc_fsm_state_next[0]),
        .I1(loc_fsm_state_next[1]),
        .O(error_reg));
  FDRE error_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(error_reg),
        .Q(error_reg_reg_0),
        .R(Q));
  CARRY4 get_next_iter0_carry
       (.CI(1'b0),
        .CO({get_next_iter0_carry_n_0,get_next_iter0_carry_n_1,get_next_iter0_carry_n_2,get_next_iter0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_get_next_iter0_carry_O_UNCONNECTED[3:0]),
        .S({get_next_iter0_carry_i_1__0_n_0,get_next_iter0_carry_i_2__0_n_0,get_next_iter0_carry_i_3__0_n_0,get_next_iter0_carry_i_4__0_n_0}));
  CARRY4 get_next_iter0_carry__0
       (.CI(get_next_iter0_carry_n_0),
        .CO({NLW_get_next_iter0_carry__0_CO_UNCONNECTED[3:1],get_next_iter0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_get_next_iter0_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,get_next_iter0_carry__0_i_1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    get_next_iter0_carry__0_i_1
       (.I0(get_next_iter0_carry__0_0[12]),
        .I1(get_next_iter0_carry__0_i_2__0_n_3),
        .O(get_next_iter0_carry__0_i_1_n_0));
  CARRY4 get_next_iter0_carry__0_i_2__0
       (.CI(\loc_counter_addr_reg_reg[11]_i_4__0_n_0 ),
        .CO({NLW_get_next_iter0_carry__0_i_2__0_CO_UNCONNECTED[3:1],get_next_iter0_carry__0_i_2__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_get_next_iter0_carry__0_i_2__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    get_next_iter0_carry_i_1__0
       (.I0(\loc_counter_addr_reg_reg[11]_i_4__0_n_4 ),
        .I1(get_next_iter0_carry__0_0[11]),
        .I2(\loc_counter_addr_reg_reg[11]_i_4__0_n_5 ),
        .I3(get_next_iter0_carry__0_0[10]),
        .I4(get_next_iter0_carry__0_0[9]),
        .I5(\loc_counter_addr_reg_reg[11]_i_4__0_n_6 ),
        .O(get_next_iter0_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    get_next_iter0_carry_i_2__0
       (.I0(\loc_counter_addr_reg_reg[11]_i_4__0_n_7 ),
        .I1(get_next_iter0_carry__0_0[8]),
        .I2(\loc_counter_addr_reg_reg[7]_i_2__0_n_4 ),
        .I3(get_next_iter0_carry__0_0[7]),
        .I4(get_next_iter0_carry__0_0[6]),
        .I5(\loc_counter_addr_reg_reg[7]_i_2__0_n_5 ),
        .O(get_next_iter0_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    get_next_iter0_carry_i_3__0
       (.I0(\loc_counter_addr_reg_reg[7]_i_2__0_n_6 ),
        .I1(get_next_iter0_carry__0_0[5]),
        .I2(\loc_counter_addr_reg_reg[3]_i_2__0_n_4 ),
        .I3(get_next_iter0_carry__0_0[3]),
        .I4(get_next_iter0_carry__0_0[4]),
        .I5(\loc_counter_addr_reg_reg[7]_i_2__0_n_7 ),
        .O(get_next_iter0_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    get_next_iter0_carry_i_4__0
       (.I0(\loc_counter_addr_reg_reg[3]_i_2__0_n_5 ),
        .I1(get_next_iter0_carry__0_0[2]),
        .I2(\loc_counter_addr_reg_reg[3]_i_2__0_n_7 ),
        .I3(get_next_iter0_carry__0_0[0]),
        .I4(get_next_iter0_carry__0_0[1]),
        .I5(\loc_counter_addr_reg_reg[3]_i_2__0_n_6 ),
        .O(get_next_iter0_carry_i_4__0_n_0));
  LUT5 #(
    .INIT(32'h8AAA2000)) 
    \inter_counter_reg[0]_i_1__1 
       (.I0(loc_fsm_state_next[1]),
        .I1(\FSM_sequential_loc_fsm_state_reg_n_0_[0] ),
        .I2(\FSM_sequential_loc_fsm_state_reg_n_0_[1] ),
        .I3(get_next_iter0_carry__0_n_3),
        .I4(\inter_counter_reg_reg_n_0_[0] ),
        .O(\inter_counter_reg[0]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \inter_counter_reg[1]_i_1__0 
       (.I0(loc_fsm_state_next[1]),
        .I1(\inter_counter_reg_reg_n_0_[0] ),
        .I2(get_next_iter0_carry__0_n_3),
        .I3(\inter_counter_reg[1]_i_2_n_0 ),
        .I4(\inter_counter_reg_reg_n_0_[1] ),
        .O(\inter_counter_reg[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \inter_counter_reg[1]_i_2 
       (.I0(\FSM_sequential_loc_fsm_state_reg_n_0_[1] ),
        .I1(\FSM_sequential_loc_fsm_state_reg_n_0_[0] ),
        .O(\inter_counter_reg[1]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h28)) 
    \inter_counter_reg[2]_i_1 
       (.I0(loc_fsm_state_next[1]),
        .I1(\inter_counter_reg[4]_i_2_n_0 ),
        .I2(\inter_counter_reg_reg_n_0_[2] ),
        .O(\inter_counter_reg[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \inter_counter_reg[3]_i_1 
       (.I0(loc_fsm_state_next[1]),
        .I1(\inter_counter_reg_reg_n_0_[2] ),
        .I2(\inter_counter_reg[4]_i_2_n_0 ),
        .I3(\inter_counter_reg_reg_n_0_[3] ),
        .O(\inter_counter_reg[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \inter_counter_reg[4]_i_1 
       (.I0(loc_fsm_state_next[1]),
        .I1(\inter_counter_reg_reg_n_0_[3] ),
        .I2(\inter_counter_reg[4]_i_2_n_0 ),
        .I3(\inter_counter_reg_reg_n_0_[2] ),
        .I4(\inter_counter_reg_reg_n_0_[4] ),
        .O(\inter_counter_reg[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \inter_counter_reg[4]_i_2 
       (.I0(\inter_counter_reg_reg_n_0_[1] ),
        .I1(\FSM_sequential_loc_fsm_state_reg_n_0_[0] ),
        .I2(\FSM_sequential_loc_fsm_state_reg_n_0_[1] ),
        .I3(get_next_iter0_carry__0_n_3),
        .I4(Q),
        .I5(\inter_counter_reg_reg_n_0_[0] ),
        .O(\inter_counter_reg[4]_i_2_n_0 ));
  FDRE \inter_counter_reg_reg[0] 
       (.C(core_clk),
        .CE(loc_counter_addr_reg),
        .D(\inter_counter_reg[0]_i_1__1_n_0 ),
        .Q(\inter_counter_reg_reg_n_0_[0] ),
        .R(Q));
  FDRE \inter_counter_reg_reg[1] 
       (.C(core_clk),
        .CE(loc_counter_addr_reg),
        .D(\inter_counter_reg[1]_i_1__0_n_0 ),
        .Q(\inter_counter_reg_reg_n_0_[1] ),
        .R(Q));
  FDRE \inter_counter_reg_reg[2] 
       (.C(core_clk),
        .CE(loc_counter_addr_reg),
        .D(\inter_counter_reg[2]_i_1_n_0 ),
        .Q(\inter_counter_reg_reg_n_0_[2] ),
        .R(Q));
  FDRE \inter_counter_reg_reg[3] 
       (.C(core_clk),
        .CE(loc_counter_addr_reg),
        .D(\inter_counter_reg[3]_i_1_n_0 ),
        .Q(\inter_counter_reg_reg_n_0_[3] ),
        .R(Q));
  FDRE \inter_counter_reg_reg[4] 
       (.C(core_clk),
        .CE(loc_counter_addr_reg),
        .D(\inter_counter_reg[4]_i_1_n_0 ),
        .Q(\inter_counter_reg_reg_n_0_[4] ),
        .R(Q));
  FDRE \intra_counter_reg_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(out_axis_register_inst_n_2),
        .Q(\intra_counter_reg_reg[0]_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \loc_counter_addr_reg[0]_i_1__1 
       (.I0(\loc_counter_addr_reg[11]_i_3__0_n_0 ),
        .I1(loc_fsm_state_next[1]),
        .I2(\loc_counter_addr_reg_reg[3]_i_2__0_n_7 ),
        .O(\loc_counter_addr_reg[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \loc_counter_addr_reg[10]_i_1__0 
       (.I0(\loc_counter_addr_reg[11]_i_3__0_n_0 ),
        .I1(loc_fsm_state_next[1]),
        .I2(\loc_counter_addr_reg_reg[11]_i_4__0_n_5 ),
        .O(\loc_counter_addr_reg[10]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loc_counter_addr_reg[11]_i_1__0 
       (.I0(loc_fsm_state_next[0]),
        .O(loc_counter_addr_reg));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \loc_counter_addr_reg[11]_i_2__0 
       (.I0(\loc_counter_addr_reg[11]_i_3__0_n_0 ),
        .I1(loc_fsm_state_next[1]),
        .I2(\loc_counter_addr_reg_reg[11]_i_4__0_n_4 ),
        .O(\loc_counter_addr_reg[11]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDDDFFFFF)) 
    \loc_counter_addr_reg[11]_i_3__0 
       (.I0(get_next_iter0_carry__0_n_3),
        .I1(Q),
        .I2(bram_en_reg_reg_n_0),
        .I3(tlast_transmitted_reg_reg_0),
        .I4(\FSM_sequential_loc_fsm_state_reg_n_0_[1] ),
        .I5(\FSM_sequential_loc_fsm_state_reg_n_0_[0] ),
        .O(\loc_counter_addr_reg[11]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \loc_counter_addr_reg[1]_i_1__1 
       (.I0(\loc_counter_addr_reg[11]_i_3__0_n_0 ),
        .I1(loc_fsm_state_next[1]),
        .I2(\loc_counter_addr_reg_reg[3]_i_2__0_n_6 ),
        .O(\loc_counter_addr_reg[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \loc_counter_addr_reg[2]_i_1__1 
       (.I0(\loc_counter_addr_reg[11]_i_3__0_n_0 ),
        .I1(loc_fsm_state_next[1]),
        .I2(\loc_counter_addr_reg_reg[3]_i_2__0_n_5 ),
        .O(\loc_counter_addr_reg[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \loc_counter_addr_reg[3]_i_1__1 
       (.I0(\loc_counter_addr_reg[11]_i_3__0_n_0 ),
        .I1(loc_fsm_state_next[1]),
        .I2(\loc_counter_addr_reg_reg[3]_i_2__0_n_4 ),
        .O(\loc_counter_addr_reg[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA6665AAAA)) 
    \loc_counter_addr_reg[3]_i_3__1 
       (.I0(data_bram_addr[0]),
        .I1(bram_en_reg_reg_n_0),
        .I2(\intra_counter_reg_reg[0]_0 ),
        .I3(temp_m_axis_tlast_reg_reg),
        .I4(\FSM_sequential_loc_fsm_state_reg_n_0_[1] ),
        .I5(\FSM_sequential_loc_fsm_state_reg_n_0_[0] ),
        .O(\loc_counter_addr_reg[3]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \loc_counter_addr_reg[4]_i_1__0 
       (.I0(\loc_counter_addr_reg[11]_i_3__0_n_0 ),
        .I1(loc_fsm_state_next[1]),
        .I2(\loc_counter_addr_reg_reg[7]_i_2__0_n_7 ),
        .O(\loc_counter_addr_reg[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \loc_counter_addr_reg[5]_i_1__0 
       (.I0(\loc_counter_addr_reg[11]_i_3__0_n_0 ),
        .I1(loc_fsm_state_next[1]),
        .I2(\loc_counter_addr_reg_reg[7]_i_2__0_n_6 ),
        .O(\loc_counter_addr_reg[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \loc_counter_addr_reg[6]_i_1__0 
       (.I0(\loc_counter_addr_reg[11]_i_3__0_n_0 ),
        .I1(loc_fsm_state_next[1]),
        .I2(\loc_counter_addr_reg_reg[7]_i_2__0_n_5 ),
        .O(\loc_counter_addr_reg[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \loc_counter_addr_reg[7]_i_1__0 
       (.I0(\loc_counter_addr_reg[11]_i_3__0_n_0 ),
        .I1(loc_fsm_state_next[1]),
        .I2(\loc_counter_addr_reg_reg[7]_i_2__0_n_4 ),
        .O(\loc_counter_addr_reg[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \loc_counter_addr_reg[8]_i_1__0 
       (.I0(\loc_counter_addr_reg[11]_i_3__0_n_0 ),
        .I1(loc_fsm_state_next[1]),
        .I2(\loc_counter_addr_reg_reg[11]_i_4__0_n_7 ),
        .O(\loc_counter_addr_reg[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \loc_counter_addr_reg[9]_i_1__0 
       (.I0(\loc_counter_addr_reg[11]_i_3__0_n_0 ),
        .I1(loc_fsm_state_next[1]),
        .I2(\loc_counter_addr_reg_reg[11]_i_4__0_n_6 ),
        .O(\loc_counter_addr_reg[9]_i_1__0_n_0 ));
  FDRE \loc_counter_addr_reg_reg[0] 
       (.C(core_clk),
        .CE(loc_counter_addr_reg),
        .D(\loc_counter_addr_reg[0]_i_1__1_n_0 ),
        .Q(data_bram_addr[0]),
        .R(Q));
  FDRE \loc_counter_addr_reg_reg[10] 
       (.C(core_clk),
        .CE(loc_counter_addr_reg),
        .D(\loc_counter_addr_reg[10]_i_1__0_n_0 ),
        .Q(data_bram_addr[10]),
        .R(Q));
  FDRE \loc_counter_addr_reg_reg[11] 
       (.C(core_clk),
        .CE(loc_counter_addr_reg),
        .D(\loc_counter_addr_reg[11]_i_2__0_n_0 ),
        .Q(data_bram_addr[11]),
        .R(Q));
  CARRY4 \loc_counter_addr_reg_reg[11]_i_4__0 
       (.CI(\loc_counter_addr_reg_reg[7]_i_2__0_n_0 ),
        .CO({\loc_counter_addr_reg_reg[11]_i_4__0_n_0 ,\loc_counter_addr_reg_reg[11]_i_4__0_n_1 ,\loc_counter_addr_reg_reg[11]_i_4__0_n_2 ,\loc_counter_addr_reg_reg[11]_i_4__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loc_counter_addr_reg_reg[11]_i_4__0_n_4 ,\loc_counter_addr_reg_reg[11]_i_4__0_n_5 ,\loc_counter_addr_reg_reg[11]_i_4__0_n_6 ,\loc_counter_addr_reg_reg[11]_i_4__0_n_7 }),
        .S(data_bram_addr[11:8]));
  FDRE \loc_counter_addr_reg_reg[1] 
       (.C(core_clk),
        .CE(loc_counter_addr_reg),
        .D(\loc_counter_addr_reg[1]_i_1__1_n_0 ),
        .Q(data_bram_addr[1]),
        .R(Q));
  FDRE \loc_counter_addr_reg_reg[2] 
       (.C(core_clk),
        .CE(loc_counter_addr_reg),
        .D(\loc_counter_addr_reg[2]_i_1__1_n_0 ),
        .Q(data_bram_addr[2]),
        .R(Q));
  FDRE \loc_counter_addr_reg_reg[3] 
       (.C(core_clk),
        .CE(loc_counter_addr_reg),
        .D(\loc_counter_addr_reg[3]_i_1__1_n_0 ),
        .Q(data_bram_addr[3]),
        .R(Q));
  CARRY4 \loc_counter_addr_reg_reg[3]_i_2__0 
       (.CI(1'b0),
        .CO({\loc_counter_addr_reg_reg[3]_i_2__0_n_0 ,\loc_counter_addr_reg_reg[3]_i_2__0_n_1 ,\loc_counter_addr_reg_reg[3]_i_2__0_n_2 ,\loc_counter_addr_reg_reg[3]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,data_bram_addr[0]}),
        .O({\loc_counter_addr_reg_reg[3]_i_2__0_n_4 ,\loc_counter_addr_reg_reg[3]_i_2__0_n_5 ,\loc_counter_addr_reg_reg[3]_i_2__0_n_6 ,\loc_counter_addr_reg_reg[3]_i_2__0_n_7 }),
        .S({data_bram_addr[3:1],\loc_counter_addr_reg[3]_i_3__1_n_0 }));
  FDRE \loc_counter_addr_reg_reg[4] 
       (.C(core_clk),
        .CE(loc_counter_addr_reg),
        .D(\loc_counter_addr_reg[4]_i_1__0_n_0 ),
        .Q(data_bram_addr[4]),
        .R(Q));
  FDRE \loc_counter_addr_reg_reg[5] 
       (.C(core_clk),
        .CE(loc_counter_addr_reg),
        .D(\loc_counter_addr_reg[5]_i_1__0_n_0 ),
        .Q(data_bram_addr[5]),
        .R(Q));
  FDRE \loc_counter_addr_reg_reg[6] 
       (.C(core_clk),
        .CE(loc_counter_addr_reg),
        .D(\loc_counter_addr_reg[6]_i_1__0_n_0 ),
        .Q(data_bram_addr[6]),
        .R(Q));
  FDRE \loc_counter_addr_reg_reg[7] 
       (.C(core_clk),
        .CE(loc_counter_addr_reg),
        .D(\loc_counter_addr_reg[7]_i_1__0_n_0 ),
        .Q(data_bram_addr[7]),
        .R(Q));
  CARRY4 \loc_counter_addr_reg_reg[7]_i_2__0 
       (.CI(\loc_counter_addr_reg_reg[3]_i_2__0_n_0 ),
        .CO({\loc_counter_addr_reg_reg[7]_i_2__0_n_0 ,\loc_counter_addr_reg_reg[7]_i_2__0_n_1 ,\loc_counter_addr_reg_reg[7]_i_2__0_n_2 ,\loc_counter_addr_reg_reg[7]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loc_counter_addr_reg_reg[7]_i_2__0_n_4 ,\loc_counter_addr_reg_reg[7]_i_2__0_n_5 ,\loc_counter_addr_reg_reg[7]_i_2__0_n_6 ,\loc_counter_addr_reg_reg[7]_i_2__0_n_7 }),
        .S(data_bram_addr[7:4]));
  FDRE \loc_counter_addr_reg_reg[8] 
       (.C(core_clk),
        .CE(loc_counter_addr_reg),
        .D(\loc_counter_addr_reg[8]_i_1__0_n_0 ),
        .Q(data_bram_addr[8]),
        .R(Q));
  FDRE \loc_counter_addr_reg_reg[9] 
       (.C(core_clk),
        .CE(loc_counter_addr_reg),
        .D(\loc_counter_addr_reg[9]_i_1__0_n_0 ),
        .Q(data_bram_addr[9]),
        .R(Q));
  KanTop_KanAcceleratorWrapper_0_0_axis_register_4 out_axis_register_inst
       (.Q(loc_fsm_state_next),
        .core_clk(core_clk),
        .data_tlast_transmitted(data_tlast_transmitted),
        .full_reg_reg(out_axis_register_inst_n_2),
        .in(in),
        .\int_ram_data_bram_rdack[0]_0 (\int_ram_data_bram_rdack[0]_0 ),
        .\int_ram_data_bram_rddata[0]_1 (\int_ram_data_bram_rddata[0]_1 ),
        .intra_counter_reg0(intra_counter_reg0),
        .\intra_counter_reg_reg[0] (Q),
        .\m_axis_tdata_reg_reg[0]_0 (\m_axis_tdata_reg_reg[0] ),
        .\m_axis_tdata_reg_reg[0]_1 (\m_axis_tdata_reg_reg[0]_0 ),
        .\m_axis_tdata_reg_reg[10]_0 (\m_axis_tdata_reg_reg[10] ),
        .\m_axis_tdata_reg_reg[11]_0 (\m_axis_tdata_reg_reg[11] ),
        .\m_axis_tdata_reg_reg[12]_0 (\m_axis_tdata_reg_reg[12] ),
        .\m_axis_tdata_reg_reg[13]_0 (\m_axis_tdata_reg_reg[13] ),
        .\m_axis_tdata_reg_reg[14]_0 (\m_axis_tdata_reg_reg[14] ),
        .\m_axis_tdata_reg_reg[15]_0 (\m_axis_tdata_reg_reg[15] ),
        .\m_axis_tdata_reg_reg[15]_1 (\m_axis_tdata_reg_reg[15]_0 ),
        .\m_axis_tdata_reg_reg[1]_0 (\m_axis_tdata_reg_reg[1] ),
        .\m_axis_tdata_reg_reg[2]_0 (\m_axis_tdata_reg_reg[2] ),
        .\m_axis_tdata_reg_reg[3]_0 (\m_axis_tdata_reg_reg[3] ),
        .\m_axis_tdata_reg_reg[4]_0 (\m_axis_tdata_reg_reg[4] ),
        .\m_axis_tdata_reg_reg[5]_0 (\m_axis_tdata_reg_reg[5] ),
        .\m_axis_tdata_reg_reg[6]_0 (\m_axis_tdata_reg_reg[6] ),
        .\m_axis_tdata_reg_reg[7]_0 (\m_axis_tdata_reg_reg[7] ),
        .\m_axis_tdata_reg_reg[7]_1 (\m_axis_tdata_reg_reg[7]_0 ),
        .\m_axis_tdata_reg_reg[8]_0 (\m_axis_tdata_reg_reg[8] ),
        .\m_axis_tdata_reg_reg[9]_0 (\m_axis_tdata_reg_reg[9] ),
        .m_axis_tlast_reg_reg_0({\FSM_sequential_loc_fsm_state_reg_n_0_[1] ,\FSM_sequential_loc_fsm_state_reg_n_0_[0] }),
        .m_axis_tvalid_reg_reg_0(\data_chn_genblock[1].data_fifo_in_axis_tvalid ),
        .temp_m_axis_tlast_reg_reg_0(temp_m_axis_tlast_reg_reg),
        .temp_m_axis_tlast_reg_reg_1(\intra_counter_reg_reg[0]_0 ),
        .tlast_transmitted_reg(tlast_transmitted_reg),
        .tlast_transmitted_reg_reg(tlast_transmitted_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT5 #(
    .INIT(32'h44440004)) 
    rdack_b_i_1__2
       (.I0(\FSM_sequential_loc_fsm_state_reg_n_0_[0] ),
        .I1(\FSM_sequential_loc_fsm_state_reg_n_0_[1] ),
        .I2(temp_m_axis_tlast_reg_reg),
        .I3(\intra_counter_reg_reg[0]_0 ),
        .I4(bram_en_reg_reg_n_0),
        .O(int_mcu_data_bram_en));
  FDRE tlast_transmitted_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(tlast_transmitted_reg),
        .Q(data_tlast_transmitted),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "MemoryControlUnit" *) 
module KanTop_KanAcceleratorWrapper_0_0_MemoryControlUnit
   (D,
    int_ram_scle_bram_addr,
    int_rdenb,
    \loc_counter_addr_reg_reg[3] ,
    int_rdenb_1,
    \FSM_sequential_loc_fsm_state_reg[0] ,
    \FSM_sequential_loc_fsm_state_reg[0]_0 ,
    stage_1_in_axis_data_tlast,
    out,
    stage_1_in_axis_data_tlast_0,
    core_clk_0,
    \temp_m_axis_tdata_reg_reg[15] ,
    temp_m_axis_tlast_reg_reg,
    \temp_m_axis_tdata_reg_reg[15]_0 ,
    temp_m_axis_tlast_reg_reg_0,
    empty_reg,
    empty_reg_reg,
    empty_reg_reg_0,
    int_mcu_data_bram_en,
    empty_reg_reg_1,
    int_mcu_scle_m_axis_tlast,
    \data_reg_reg[0][15] ,
    int_mcu_grid_m_axis_tlast,
    \data_reg_reg[0][15]_0 ,
    data_bram_addr,
    core_clk,
    Q,
    fsm_clk,
    temp_m_axis_tlast_reg_reg_1,
    temp_m_axis_tlast_reg_reg_2,
    \m_axis_tdata_reg_reg[15] ,
    int_adp_grid_m_axis_tready,
    temp_m_axis_tlast_reg,
    \m_axis_tdata_reg_reg[15]_0 ,
    int_adp_scle_m_axis_tready,
    temp_m_axis_tlast_reg_1,
    DOADO,
    \m_axis_tdata_reg_reg[0] ,
    \m_axis_tdata_reg_reg[0]_0 ,
    \m_axis_tdata_reg_reg[1] ,
    \m_axis_tdata_reg_reg[2] ,
    \m_axis_tdata_reg_reg[3] ,
    \m_axis_tdata_reg_reg[4] ,
    \m_axis_tdata_reg_reg[5] ,
    \m_axis_tdata_reg_reg[6] ,
    \m_axis_tdata_reg_reg[7] ,
    \m_axis_tdata_reg_reg[15]_1 ,
    \m_axis_tdata_reg_reg[8] ,
    \m_axis_tdata_reg_reg[9] ,
    \m_axis_tdata_reg_reg[10] ,
    \m_axis_tdata_reg_reg[11] ,
    \m_axis_tdata_reg_reg[12] ,
    \m_axis_tdata_reg_reg[13] ,
    \m_axis_tdata_reg_reg[14] ,
    \m_axis_tdata_reg_reg[15]_2 ,
    \m_axis_tdata_reg_reg[7]_0 ,
    \m_axis_tdata_reg_reg[0]_1 ,
    \m_axis_tdata_reg_reg[0]_2 ,
    \m_axis_tdata_reg_reg[1]_0 ,
    \m_axis_tdata_reg_reg[2]_0 ,
    \m_axis_tdata_reg_reg[3]_0 ,
    \m_axis_tdata_reg_reg[4]_0 ,
    \m_axis_tdata_reg_reg[5]_0 ,
    \m_axis_tdata_reg_reg[6]_0 ,
    \m_axis_tdata_reg_reg[7]_1 ,
    \m_axis_tdata_reg_reg[15]_3 ,
    \m_axis_tdata_reg_reg[8]_0 ,
    \m_axis_tdata_reg_reg[9]_0 ,
    \m_axis_tdata_reg_reg[10]_0 ,
    \m_axis_tdata_reg_reg[11]_0 ,
    \m_axis_tdata_reg_reg[12]_0 ,
    \m_axis_tdata_reg_reg[13]_0 ,
    \m_axis_tdata_reg_reg[14]_0 ,
    \m_axis_tdata_reg_reg[15]_4 ,
    \temp_m_axis_tdata_reg_reg[15]_1 ,
    \temp_m_axis_tdata_reg_reg[15]_2 ,
    stage_1_in_axis_data_tready,
    stage_1_in_axis_data_tready_2,
    operation_start,
    \glo_fsm_state_reg[0]_0 ,
    int_ram_grid_bram_rdack,
    dack_o,
    int_ram_scle_bram_rdack,
    dack_o_3,
    \int_ram_data_bram_rdack[0]_0 ,
    \scle_size_reg_reg[1]_0 ,
    \data_size_reg_reg[12]_0 ,
    \grid_size_reg_reg[4]_0 ,
    int_adp_data_m_axis_tready,
    shift1,
    shift1_4,
    \int_ram_data_bram_rddata[0]_1 );
  output [0:0]D;
  output int_ram_scle_bram_addr;
  output [0:0]int_rdenb;
  output [3:0]\loc_counter_addr_reg_reg[3] ;
  output [0:0]int_rdenb_1;
  output \FSM_sequential_loc_fsm_state_reg[0] ;
  output \FSM_sequential_loc_fsm_state_reg[0]_0 ;
  output stage_1_in_axis_data_tlast;
  output [16:0]out;
  output stage_1_in_axis_data_tlast_0;
  output [16:0]core_clk_0;
  output [15:0]\temp_m_axis_tdata_reg_reg[15] ;
  output temp_m_axis_tlast_reg_reg;
  output [15:0]\temp_m_axis_tdata_reg_reg[15]_0 ;
  output temp_m_axis_tlast_reg_reg_0;
  output empty_reg;
  output empty_reg_reg;
  output empty_reg_reg_0;
  output [1:0]int_mcu_data_bram_en;
  output empty_reg_reg_1;
  output int_mcu_scle_m_axis_tlast;
  output [15:0]\data_reg_reg[0][15] ;
  output int_mcu_grid_m_axis_tlast;
  output [15:0]\data_reg_reg[0][15]_0 ;
  output [23:0]data_bram_addr;
  input core_clk;
  input [0:0]Q;
  input fsm_clk;
  input temp_m_axis_tlast_reg_reg_1;
  input temp_m_axis_tlast_reg_reg_2;
  input [15:0]\m_axis_tdata_reg_reg[15] ;
  input int_adp_grid_m_axis_tready;
  input temp_m_axis_tlast_reg;
  input [15:0]\m_axis_tdata_reg_reg[15]_0 ;
  input int_adp_scle_m_axis_tready;
  input temp_m_axis_tlast_reg_1;
  input [7:0]DOADO;
  input \m_axis_tdata_reg_reg[0] ;
  input \m_axis_tdata_reg_reg[0]_0 ;
  input \m_axis_tdata_reg_reg[1] ;
  input \m_axis_tdata_reg_reg[2] ;
  input \m_axis_tdata_reg_reg[3] ;
  input \m_axis_tdata_reg_reg[4] ;
  input \m_axis_tdata_reg_reg[5] ;
  input \m_axis_tdata_reg_reg[6] ;
  input \m_axis_tdata_reg_reg[7] ;
  input [7:0]\m_axis_tdata_reg_reg[15]_1 ;
  input \m_axis_tdata_reg_reg[8] ;
  input \m_axis_tdata_reg_reg[9] ;
  input \m_axis_tdata_reg_reg[10] ;
  input \m_axis_tdata_reg_reg[11] ;
  input \m_axis_tdata_reg_reg[12] ;
  input \m_axis_tdata_reg_reg[13] ;
  input \m_axis_tdata_reg_reg[14] ;
  input \m_axis_tdata_reg_reg[15]_2 ;
  input [7:0]\m_axis_tdata_reg_reg[7]_0 ;
  input \m_axis_tdata_reg_reg[0]_1 ;
  input \m_axis_tdata_reg_reg[0]_2 ;
  input \m_axis_tdata_reg_reg[1]_0 ;
  input \m_axis_tdata_reg_reg[2]_0 ;
  input \m_axis_tdata_reg_reg[3]_0 ;
  input \m_axis_tdata_reg_reg[4]_0 ;
  input \m_axis_tdata_reg_reg[5]_0 ;
  input \m_axis_tdata_reg_reg[6]_0 ;
  input \m_axis_tdata_reg_reg[7]_1 ;
  input [7:0]\m_axis_tdata_reg_reg[15]_3 ;
  input \m_axis_tdata_reg_reg[8]_0 ;
  input \m_axis_tdata_reg_reg[9]_0 ;
  input \m_axis_tdata_reg_reg[10]_0 ;
  input \m_axis_tdata_reg_reg[11]_0 ;
  input \m_axis_tdata_reg_reg[12]_0 ;
  input \m_axis_tdata_reg_reg[13]_0 ;
  input \m_axis_tdata_reg_reg[14]_0 ;
  input \m_axis_tdata_reg_reg[15]_4 ;
  input [15:0]\temp_m_axis_tdata_reg_reg[15]_1 ;
  input [15:0]\temp_m_axis_tdata_reg_reg[15]_2 ;
  input stage_1_in_axis_data_tready;
  input stage_1_in_axis_data_tready_2;
  input operation_start;
  input \glo_fsm_state_reg[0]_0 ;
  input int_ram_grid_bram_rdack;
  input [1:0]dack_o;
  input int_ram_scle_bram_rdack;
  input [1:0]dack_o_3;
  input [1:0]\int_ram_data_bram_rdack[0]_0 ;
  input [1:0]\scle_size_reg_reg[1]_0 ;
  input [12:0]\data_size_reg_reg[12]_0 ;
  input [4:0]\grid_size_reg_reg[4]_0 ;
  input [1:0]int_adp_data_m_axis_tready;
  input shift1;
  input shift1_4;
  input [31:0]\int_ram_data_bram_rddata[0]_1 ;

  wire [0:0]D;
  wire [7:0]DOADO;
  wire \FSM_sequential_loc_fsm_state_reg[0] ;
  wire \FSM_sequential_loc_fsm_state_reg[0]_0 ;
  wire [0:0]Q;
  wire core_clk;
  wire [16:0]core_clk_0;
  wire [1:0]dack_o;
  wire [1:0]dack_o_3;
  wire [23:0]data_bram_addr;
  wire \data_chn_genblock[0].MCULocalFSM_data_pos_inst_n_0 ;
  wire \data_chn_genblock[0].MCULocalFSM_data_pos_inst_n_1 ;
  wire \data_chn_genblock[0].MCULocalFSM_data_pos_inst_n_25 ;
  wire \data_chn_genblock[0].MCULocalFSM_data_pos_inst_n_26 ;
  wire \data_chn_genblock[0].MCULocalFSM_data_pos_inst_n_3 ;
  wire \data_chn_genblock[0].MCULocalFSM_data_pos_inst_n_4 ;
  wire \data_chn_genblock[0].MCULocalFSM_data_pos_inst_n_7 ;
  wire \data_chn_genblock[0].axis_fifo_data_inst_n_0 ;
  wire \data_chn_genblock[0].axis_fifo_data_inst_n_20 ;
  wire [15:0]\data_chn_genblock[0].data_fifo_in_axis_tdata ;
  wire \data_chn_genblock[0].data_fifo_in_axis_tlast ;
  wire \data_chn_genblock[0].data_fifo_in_axis_tvalid ;
  wire \data_chn_genblock[1].MCULocalFSM_data_pos_inst_n_0 ;
  wire \data_chn_genblock[1].MCULocalFSM_data_pos_inst_n_1 ;
  wire \data_chn_genblock[1].MCULocalFSM_data_pos_inst_n_22 ;
  wire \data_chn_genblock[1].axis_fifo_data_inst_n_0 ;
  wire \data_chn_genblock[1].axis_fifo_data_inst_n_19 ;
  wire [15:0]\data_chn_genblock[1].data_fifo_in_axis_tdata ;
  wire \data_chn_genblock[1].data_fifo_in_axis_tlast ;
  wire \data_chn_genblock[1].data_fifo_in_axis_tvalid ;
  wire [15:0]\data_reg_reg[0][15] ;
  wire [15:0]\data_reg_reg[0][15]_0 ;
  wire data_size_reg;
  wire [12:0]\data_size_reg_reg[12]_0 ;
  wire \data_size_reg_reg_n_0_[0] ;
  wire \data_size_reg_reg_n_0_[10] ;
  wire \data_size_reg_reg_n_0_[11] ;
  wire \data_size_reg_reg_n_0_[12] ;
  wire \data_size_reg_reg_n_0_[1] ;
  wire \data_size_reg_reg_n_0_[2] ;
  wire \data_size_reg_reg_n_0_[3] ;
  wire \data_size_reg_reg_n_0_[4] ;
  wire \data_size_reg_reg_n_0_[5] ;
  wire \data_size_reg_reg_n_0_[6] ;
  wire \data_size_reg_reg_n_0_[7] ;
  wire \data_size_reg_reg_n_0_[8] ;
  wire \data_size_reg_reg_n_0_[9] ;
  wire empty_next;
  wire empty_reg;
  wire empty_reg_reg;
  wire empty_reg_reg_0;
  wire empty_reg_reg_1;
  wire error_reg;
  wire fsm_clk;
  wire full_reg;
  wire [2:0]glo_fsm_state;
  wire [2:0]glo_fsm_state_next;
  wire \glo_fsm_state_next_reg[0]_i_1_n_0 ;
  wire \glo_fsm_state_next_reg[1]_i_1_n_0 ;
  wire \glo_fsm_state_next_reg[2]_i_1_n_0 ;
  wire \glo_fsm_state_next_reg[2]_i_2_n_0 ;
  wire \glo_fsm_state_next_reg[2]_i_5_n_0 ;
  wire \glo_fsm_state_reg[0]_0 ;
  wire \grid_share_genblock.MCULocalFSM_grid_pos_inst_n_0 ;
  wire \grid_share_genblock.MCULocalFSM_grid_pos_inst_n_11 ;
  wire \grid_share_genblock.MCULocalFSM_grid_pos_inst_n_12 ;
  wire \grid_share_genblock.MCULocalFSM_grid_pos_inst_n_13 ;
  wire \grid_share_genblock.MCULocalFSM_grid_pos_inst_n_14 ;
  wire \grid_share_genblock.MCULocalFSM_grid_pos_inst_n_15 ;
  wire \grid_share_genblock.MCULocalFSM_grid_pos_inst_n_16 ;
  wire \grid_share_genblock.MCULocalFSM_grid_pos_inst_n_17 ;
  wire \grid_share_genblock.MCULocalFSM_grid_pos_inst_n_18 ;
  wire \grid_share_genblock.MCULocalFSM_grid_pos_inst_n_19 ;
  wire \grid_share_genblock.MCULocalFSM_grid_pos_inst_n_20 ;
  wire \grid_share_genblock.MCULocalFSM_grid_pos_inst_n_21 ;
  wire \grid_share_genblock.MCULocalFSM_grid_pos_inst_n_22 ;
  wire \grid_share_genblock.MCULocalFSM_grid_pos_inst_n_23 ;
  wire \grid_share_genblock.MCULocalFSM_grid_pos_inst_n_24 ;
  wire \grid_share_genblock.MCULocalFSM_grid_pos_inst_n_25 ;
  wire \grid_share_genblock.MCULocalFSM_grid_pos_inst_n_26 ;
  wire \grid_share_genblock.MCULocalFSM_grid_pos_inst_n_27 ;
  wire \grid_share_genblock.MCULocalFSM_grid_pos_inst_n_8 ;
  wire \grid_share_genblock.axis_fifo_grid_pos_batch_inst_n_0 ;
  wire \grid_share_genblock.grid_fifo_in_axis_tlast ;
  wire \grid_share_genblock.grid_fifo_in_axis_tvalid ;
  wire [4:0]grid_size_reg;
  wire [4:0]\grid_size_reg_reg[4]_0 ;
  wire [1:0]int_adp_data_m_axis_tready;
  wire int_adp_grid_m_axis_tready;
  wire int_adp_scle_m_axis_tready;
  wire [1:0]int_mcu_data_bram_en;
  wire int_mcu_grid_m_axis_tlast;
  wire int_mcu_scle_m_axis_tlast;
  wire [1:0]\int_ram_data_bram_rdack[0]_0 ;
  wire [31:0]\int_ram_data_bram_rddata[0]_1 ;
  wire int_ram_grid_bram_rdack;
  wire int_ram_scle_bram_addr;
  wire int_ram_scle_bram_rdack;
  wire [0:0]int_rdenb;
  wire [0:0]int_rdenb_1;
  wire internal_error;
  wire intra_counter_reg;
  wire intra_counter_reg0;
  wire intra_counter_reg0_0;
  wire intra_counter_reg0_1;
  wire [3:0]\loc_counter_addr_reg_reg[3] ;
  wire \m_axis_tdata_reg_reg[0] ;
  wire \m_axis_tdata_reg_reg[0]_0 ;
  wire \m_axis_tdata_reg_reg[0]_1 ;
  wire \m_axis_tdata_reg_reg[0]_2 ;
  wire \m_axis_tdata_reg_reg[10] ;
  wire \m_axis_tdata_reg_reg[10]_0 ;
  wire \m_axis_tdata_reg_reg[11] ;
  wire \m_axis_tdata_reg_reg[11]_0 ;
  wire \m_axis_tdata_reg_reg[12] ;
  wire \m_axis_tdata_reg_reg[12]_0 ;
  wire \m_axis_tdata_reg_reg[13] ;
  wire \m_axis_tdata_reg_reg[13]_0 ;
  wire \m_axis_tdata_reg_reg[14] ;
  wire \m_axis_tdata_reg_reg[14]_0 ;
  wire [15:0]\m_axis_tdata_reg_reg[15] ;
  wire [15:0]\m_axis_tdata_reg_reg[15]_0 ;
  wire [7:0]\m_axis_tdata_reg_reg[15]_1 ;
  wire \m_axis_tdata_reg_reg[15]_2 ;
  wire [7:0]\m_axis_tdata_reg_reg[15]_3 ;
  wire \m_axis_tdata_reg_reg[15]_4 ;
  wire \m_axis_tdata_reg_reg[1] ;
  wire \m_axis_tdata_reg_reg[1]_0 ;
  wire \m_axis_tdata_reg_reg[2] ;
  wire \m_axis_tdata_reg_reg[2]_0 ;
  wire \m_axis_tdata_reg_reg[3] ;
  wire \m_axis_tdata_reg_reg[3]_0 ;
  wire \m_axis_tdata_reg_reg[4] ;
  wire \m_axis_tdata_reg_reg[4]_0 ;
  wire \m_axis_tdata_reg_reg[5] ;
  wire \m_axis_tdata_reg_reg[5]_0 ;
  wire \m_axis_tdata_reg_reg[6] ;
  wire \m_axis_tdata_reg_reg[6]_0 ;
  wire \m_axis_tdata_reg_reg[7] ;
  wire [7:0]\m_axis_tdata_reg_reg[7]_0 ;
  wire \m_axis_tdata_reg_reg[7]_1 ;
  wire \m_axis_tdata_reg_reg[8] ;
  wire \m_axis_tdata_reg_reg[8]_0 ;
  wire \m_axis_tdata_reg_reg[9] ;
  wire \m_axis_tdata_reg_reg[9]_0 ;
  wire operation_error_i_1__0_n_0;
  wire operation_start;
  wire [16:0]out;
  wire [3:0]p_0_in;
  wire \scle_share_genblock.MCULocalFSM_scle_pos_inst_n_10 ;
  wire \scle_share_genblock.MCULocalFSM_scle_pos_inst_n_11 ;
  wire \scle_share_genblock.MCULocalFSM_scle_pos_inst_n_12 ;
  wire \scle_share_genblock.MCULocalFSM_scle_pos_inst_n_13 ;
  wire \scle_share_genblock.MCULocalFSM_scle_pos_inst_n_14 ;
  wire \scle_share_genblock.MCULocalFSM_scle_pos_inst_n_15 ;
  wire \scle_share_genblock.MCULocalFSM_scle_pos_inst_n_16 ;
  wire \scle_share_genblock.MCULocalFSM_scle_pos_inst_n_17 ;
  wire \scle_share_genblock.MCULocalFSM_scle_pos_inst_n_18 ;
  wire \scle_share_genblock.MCULocalFSM_scle_pos_inst_n_19 ;
  wire \scle_share_genblock.MCULocalFSM_scle_pos_inst_n_20 ;
  wire \scle_share_genblock.MCULocalFSM_scle_pos_inst_n_21 ;
  wire \scle_share_genblock.MCULocalFSM_scle_pos_inst_n_22 ;
  wire \scle_share_genblock.MCULocalFSM_scle_pos_inst_n_23 ;
  wire \scle_share_genblock.MCULocalFSM_scle_pos_inst_n_25 ;
  wire \scle_share_genblock.MCULocalFSM_scle_pos_inst_n_8 ;
  wire \scle_share_genblock.MCULocalFSM_scle_pos_inst_n_9 ;
  wire \scle_share_genblock.scle_fifo_genblock.axis_fifo_scle_pos_batch_inst_n_19 ;
  wire \scle_share_genblock.scle_fifo_in_axis_tlast ;
  wire \scle_share_genblock.scle_fifo_in_axis_tvalid ;
  wire [1:0]\scle_size_reg_reg[1]_0 ;
  wire \scle_size_reg_reg_n_0_[0] ;
  wire \scle_size_reg_reg_n_0_[1] ;
  wire shift1;
  wire shift1_4;
  wire stage_1_in_axis_data_tlast;
  wire stage_1_in_axis_data_tlast_0;
  wire stage_1_in_axis_data_tready;
  wire stage_1_in_axis_data_tready_2;
  wire [15:0]\temp_m_axis_tdata_reg_reg[15] ;
  wire [15:0]\temp_m_axis_tdata_reg_reg[15]_0 ;
  wire [15:0]\temp_m_axis_tdata_reg_reg[15]_1 ;
  wire [15:0]\temp_m_axis_tdata_reg_reg[15]_2 ;
  wire temp_m_axis_tlast_reg;
  wire temp_m_axis_tlast_reg_1;
  wire temp_m_axis_tlast_reg_reg;
  wire temp_m_axis_tlast_reg_reg_0;
  wire temp_m_axis_tlast_reg_reg_1;
  wire temp_m_axis_tlast_reg_reg_2;

  KanTop_KanAcceleratorWrapper_0_0_MCULocalBramFSM__parameterized1 \data_chn_genblock[0].MCULocalFSM_data_pos_inst 
       (.AR(\data_chn_genblock[0].MCULocalFSM_data_pos_inst_n_25 ),
        .D(\data_chn_genblock[0].MCULocalFSM_data_pos_inst_n_26 ),
        .DOADO(DOADO),
        .\FSM_sequential_loc_fsm_state_next_reg[0]_i_1__2_0 (grid_size_reg),
        .\FSM_sequential_loc_fsm_state_next_reg[1]_i_1__2 (\grid_share_genblock.MCULocalFSM_grid_pos_inst_n_8 ),
        .\FSM_sequential_loc_fsm_state_reg[0]_0 (glo_fsm_state),
        .Q(Q),
        .core_clk(core_clk),
        .data_bram_addr(data_bram_addr[11:0]),
        .\data_chn_genblock[0].data_fifo_in_axis_tvalid (\data_chn_genblock[0].data_fifo_in_axis_tvalid ),
        .\data_op_done_reg_reg[0] (glo_fsm_state_next),
        .\data_op_done_reg_reg[0]_0 (p_0_in[2]),
        .\data_size_reg_reg[8] (\data_chn_genblock[0].MCULocalFSM_data_pos_inst_n_4 ),
        .error_reg(error_reg),
        .error_reg_reg_0(\data_chn_genblock[0].MCULocalFSM_data_pos_inst_n_0 ),
        .get_next_iter0_carry__0_0({\data_size_reg_reg_n_0_[12] ,\data_size_reg_reg_n_0_[11] ,\data_size_reg_reg_n_0_[10] ,\data_size_reg_reg_n_0_[9] ,\data_size_reg_reg_n_0_[8] ,\data_size_reg_reg_n_0_[7] ,\data_size_reg_reg_n_0_[6] ,\data_size_reg_reg_n_0_[5] ,\data_size_reg_reg_n_0_[4] ,\data_size_reg_reg_n_0_[3] ,\data_size_reg_reg_n_0_[2] ,\data_size_reg_reg_n_0_[1] ,\data_size_reg_reg_n_0_[0] }),
        .\glo_fsm_state_reg[1] (\data_chn_genblock[0].MCULocalFSM_data_pos_inst_n_7 ),
        .\glo_fsm_state_reg[1]_0 (\grid_share_genblock.MCULocalFSM_grid_pos_inst_n_0 ),
        .\glo_fsm_state_reg[1]_1 (\data_chn_genblock[1].MCULocalFSM_data_pos_inst_n_0 ),
        .\glo_fsm_state_reg[2] (\data_chn_genblock[0].MCULocalFSM_data_pos_inst_n_3 ),
        .in({\data_chn_genblock[0].data_fifo_in_axis_tlast ,\data_chn_genblock[0].data_fifo_in_axis_tdata }),
        .int_mcu_data_bram_en(int_mcu_data_bram_en[0]),
        .\int_ram_data_bram_rdack[0]_0 (\int_ram_data_bram_rdack[0]_0 [0]),
        .\int_ram_data_bram_rddata[0]_1 (\int_ram_data_bram_rddata[0]_1 [15:0]),
        .intra_counter_reg0(intra_counter_reg0),
        .\intra_counter_reg_reg[0]_0 (\data_chn_genblock[0].MCULocalFSM_data_pos_inst_n_1 ),
        .\m_axis_tdata_reg_reg[0] (\m_axis_tdata_reg_reg[0] ),
        .\m_axis_tdata_reg_reg[0]_0 (\m_axis_tdata_reg_reg[0]_0 ),
        .\m_axis_tdata_reg_reg[10] (\m_axis_tdata_reg_reg[10] ),
        .\m_axis_tdata_reg_reg[11] (\m_axis_tdata_reg_reg[11] ),
        .\m_axis_tdata_reg_reg[12] (\m_axis_tdata_reg_reg[12] ),
        .\m_axis_tdata_reg_reg[13] (\m_axis_tdata_reg_reg[13] ),
        .\m_axis_tdata_reg_reg[14] (\m_axis_tdata_reg_reg[14] ),
        .\m_axis_tdata_reg_reg[15] (\m_axis_tdata_reg_reg[15]_1 ),
        .\m_axis_tdata_reg_reg[15]_0 (\m_axis_tdata_reg_reg[15]_2 ),
        .\m_axis_tdata_reg_reg[1] (\m_axis_tdata_reg_reg[1] ),
        .\m_axis_tdata_reg_reg[2] (\m_axis_tdata_reg_reg[2] ),
        .\m_axis_tdata_reg_reg[3] (\m_axis_tdata_reg_reg[3] ),
        .\m_axis_tdata_reg_reg[4] (\m_axis_tdata_reg_reg[4] ),
        .\m_axis_tdata_reg_reg[5] (\m_axis_tdata_reg_reg[5] ),
        .\m_axis_tdata_reg_reg[6] (\m_axis_tdata_reg_reg[6] ),
        .\m_axis_tdata_reg_reg[7] (\m_axis_tdata_reg_reg[7] ),
        .\m_axis_tdata_reg_reg[8] (\m_axis_tdata_reg_reg[8] ),
        .\m_axis_tdata_reg_reg[9] (\m_axis_tdata_reg_reg[9] ),
        .temp_m_axis_tlast_reg_reg(\data_chn_genblock[0].axis_fifo_data_inst_n_0 ),
        .tlast_transmitted_reg_reg_0(\data_chn_genblock[0].axis_fifo_data_inst_n_20 ));
  KanTop_KanAcceleratorWrapper_0_0_axis_srl_fifo__parameterized0 \data_chn_genblock[0].axis_fifo_data_inst 
       (.Q(Q),
        .core_clk(core_clk),
        .\data_chn_genblock[0].data_fifo_in_axis_tvalid (\data_chn_genblock[0].data_fifo_in_axis_tvalid ),
        .empty_reg_reg_0(empty_reg_reg_0),
        .full_reg_reg_0(\data_chn_genblock[0].axis_fifo_data_inst_n_0 ),
        .full_reg_reg_1(\data_chn_genblock[0].axis_fifo_data_inst_n_20 ),
        .in({\data_chn_genblock[0].data_fifo_in_axis_tlast ,\data_chn_genblock[0].data_fifo_in_axis_tdata }),
        .int_adp_data_m_axis_tready(int_adp_data_m_axis_tready[0]),
        .intra_counter_reg0(intra_counter_reg0),
        .out(out),
        .shift1(shift1),
        .stage_1_in_axis_data_tlast(stage_1_in_axis_data_tlast),
        .stage_1_in_axis_data_tready(stage_1_in_axis_data_tready),
        .temp_m_axis_tlast_reg_reg(temp_m_axis_tlast_reg_reg_1),
        .tlast_transmitted_reg_reg(\data_chn_genblock[0].MCULocalFSM_data_pos_inst_n_1 ));
  KanTop_KanAcceleratorWrapper_0_0_MCULocalBramFSM__parameterized1_0 \data_chn_genblock[1].MCULocalFSM_data_pos_inst 
       (.D(\data_chn_genblock[1].MCULocalFSM_data_pos_inst_n_22 ),
        .\FSM_sequential_loc_fsm_state_next_reg[0]_i_1__1_0 (grid_size_reg),
        .\FSM_sequential_loc_fsm_state_reg[0]_0 (glo_fsm_state),
        .\FSM_sequential_loc_fsm_state_reg[0]_1 (\data_chn_genblock[0].MCULocalFSM_data_pos_inst_n_7 ),
        .\FSM_sequential_loc_fsm_state_reg[0]_2 (\data_chn_genblock[0].MCULocalFSM_data_pos_inst_n_3 ),
        .\FSM_sequential_loc_fsm_state_reg[1]_0 (\data_chn_genblock[0].MCULocalFSM_data_pos_inst_n_4 ),
        .Q(Q),
        .core_clk(core_clk),
        .data_bram_addr(data_bram_addr[23:12]),
        .\data_chn_genblock[1].data_fifo_in_axis_tvalid (\data_chn_genblock[1].data_fifo_in_axis_tvalid ),
        .\data_op_done_reg_reg[1] (glo_fsm_state_next),
        .\data_op_done_reg_reg[1]_0 (p_0_in[3]),
        .error_reg_reg_0(\data_chn_genblock[1].MCULocalFSM_data_pos_inst_n_0 ),
        .get_next_iter0_carry__0_0({\data_size_reg_reg_n_0_[12] ,\data_size_reg_reg_n_0_[11] ,\data_size_reg_reg_n_0_[10] ,\data_size_reg_reg_n_0_[9] ,\data_size_reg_reg_n_0_[8] ,\data_size_reg_reg_n_0_[7] ,\data_size_reg_reg_n_0_[6] ,\data_size_reg_reg_n_0_[5] ,\data_size_reg_reg_n_0_[4] ,\data_size_reg_reg_n_0_[3] ,\data_size_reg_reg_n_0_[2] ,\data_size_reg_reg_n_0_[1] ,\data_size_reg_reg_n_0_[0] }),
        .in({\data_chn_genblock[1].data_fifo_in_axis_tlast ,\data_chn_genblock[1].data_fifo_in_axis_tdata }),
        .int_mcu_data_bram_en(int_mcu_data_bram_en[1]),
        .\int_ram_data_bram_rdack[0]_0 (\int_ram_data_bram_rdack[0]_0 [1]),
        .\int_ram_data_bram_rddata[0]_1 (\int_ram_data_bram_rddata[0]_1 [31:16]),
        .intra_counter_reg0(intra_counter_reg0_0),
        .\intra_counter_reg_reg[0]_0 (\data_chn_genblock[1].MCULocalFSM_data_pos_inst_n_1 ),
        .\m_axis_tdata_reg_reg[0] (\m_axis_tdata_reg_reg[0]_1 ),
        .\m_axis_tdata_reg_reg[0]_0 (\m_axis_tdata_reg_reg[0]_2 ),
        .\m_axis_tdata_reg_reg[10] (\m_axis_tdata_reg_reg[10]_0 ),
        .\m_axis_tdata_reg_reg[11] (\m_axis_tdata_reg_reg[11]_0 ),
        .\m_axis_tdata_reg_reg[12] (\m_axis_tdata_reg_reg[12]_0 ),
        .\m_axis_tdata_reg_reg[13] (\m_axis_tdata_reg_reg[13]_0 ),
        .\m_axis_tdata_reg_reg[14] (\m_axis_tdata_reg_reg[14]_0 ),
        .\m_axis_tdata_reg_reg[15] (\m_axis_tdata_reg_reg[15]_3 ),
        .\m_axis_tdata_reg_reg[15]_0 (\m_axis_tdata_reg_reg[15]_4 ),
        .\m_axis_tdata_reg_reg[1] (\m_axis_tdata_reg_reg[1]_0 ),
        .\m_axis_tdata_reg_reg[2] (\m_axis_tdata_reg_reg[2]_0 ),
        .\m_axis_tdata_reg_reg[3] (\m_axis_tdata_reg_reg[3]_0 ),
        .\m_axis_tdata_reg_reg[4] (\m_axis_tdata_reg_reg[4]_0 ),
        .\m_axis_tdata_reg_reg[5] (\m_axis_tdata_reg_reg[5]_0 ),
        .\m_axis_tdata_reg_reg[6] (\m_axis_tdata_reg_reg[6]_0 ),
        .\m_axis_tdata_reg_reg[7] (\m_axis_tdata_reg_reg[7]_0 ),
        .\m_axis_tdata_reg_reg[7]_0 (\m_axis_tdata_reg_reg[7]_1 ),
        .\m_axis_tdata_reg_reg[8] (\m_axis_tdata_reg_reg[8]_0 ),
        .\m_axis_tdata_reg_reg[9] (\m_axis_tdata_reg_reg[9]_0 ),
        .temp_m_axis_tlast_reg_reg(\data_chn_genblock[1].axis_fifo_data_inst_n_0 ),
        .tlast_transmitted_reg_reg_0(\data_chn_genblock[1].axis_fifo_data_inst_n_19 ));
  KanTop_KanAcceleratorWrapper_0_0_axis_srl_fifo__parameterized0_1 \data_chn_genblock[1].axis_fifo_data_inst 
       (.Q(Q),
        .core_clk(core_clk),
        .core_clk_0(core_clk_0),
        .\data_chn_genblock[1].data_fifo_in_axis_tvalid (\data_chn_genblock[1].data_fifo_in_axis_tvalid ),
        .empty_reg_reg_0(empty_reg_reg_1),
        .full_reg_reg_0(\data_chn_genblock[1].axis_fifo_data_inst_n_0 ),
        .full_reg_reg_1(\data_chn_genblock[1].axis_fifo_data_inst_n_19 ),
        .in({\data_chn_genblock[1].data_fifo_in_axis_tlast ,\data_chn_genblock[1].data_fifo_in_axis_tdata }),
        .int_adp_data_m_axis_tready(int_adp_data_m_axis_tready[1]),
        .intra_counter_reg0(intra_counter_reg0_0),
        .shift1_4(shift1_4),
        .stage_1_in_axis_data_tlast_0(stage_1_in_axis_data_tlast_0),
        .stage_1_in_axis_data_tready_2(stage_1_in_axis_data_tready_2),
        .temp_m_axis_tlast_reg_reg(temp_m_axis_tlast_reg_reg_2),
        .tlast_transmitted_reg_reg(\data_chn_genblock[1].MCULocalFSM_data_pos_inst_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_op_done_reg_reg[0] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(\data_chn_genblock[0].MCULocalFSM_data_pos_inst_n_26 ),
        .Q(p_0_in[2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \data_op_done_reg_reg[1] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(\data_chn_genblock[1].MCULocalFSM_data_pos_inst_n_22 ),
        .Q(p_0_in[3]),
        .R(Q));
  FDRE \data_size_reg_reg[0] 
       (.C(fsm_clk),
        .CE(data_size_reg),
        .D(\data_size_reg_reg[12]_0 [0]),
        .Q(\data_size_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_size_reg_reg[10] 
       (.C(fsm_clk),
        .CE(data_size_reg),
        .D(\data_size_reg_reg[12]_0 [10]),
        .Q(\data_size_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_size_reg_reg[11] 
       (.C(fsm_clk),
        .CE(data_size_reg),
        .D(\data_size_reg_reg[12]_0 [11]),
        .Q(\data_size_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_size_reg_reg[12] 
       (.C(fsm_clk),
        .CE(data_size_reg),
        .D(\data_size_reg_reg[12]_0 [12]),
        .Q(\data_size_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_size_reg_reg[1] 
       (.C(fsm_clk),
        .CE(data_size_reg),
        .D(\data_size_reg_reg[12]_0 [1]),
        .Q(\data_size_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_size_reg_reg[2] 
       (.C(fsm_clk),
        .CE(data_size_reg),
        .D(\data_size_reg_reg[12]_0 [2]),
        .Q(\data_size_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_size_reg_reg[3] 
       (.C(fsm_clk),
        .CE(data_size_reg),
        .D(\data_size_reg_reg[12]_0 [3]),
        .Q(\data_size_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_size_reg_reg[4] 
       (.C(fsm_clk),
        .CE(data_size_reg),
        .D(\data_size_reg_reg[12]_0 [4]),
        .Q(\data_size_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_size_reg_reg[5] 
       (.C(fsm_clk),
        .CE(data_size_reg),
        .D(\data_size_reg_reg[12]_0 [5]),
        .Q(\data_size_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_size_reg_reg[6] 
       (.C(fsm_clk),
        .CE(data_size_reg),
        .D(\data_size_reg_reg[12]_0 [6]),
        .Q(\data_size_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_size_reg_reg[7] 
       (.C(fsm_clk),
        .CE(data_size_reg),
        .D(\data_size_reg_reg[12]_0 [7]),
        .Q(\data_size_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_size_reg_reg[8] 
       (.C(fsm_clk),
        .CE(data_size_reg),
        .D(\data_size_reg_reg[12]_0 [8]),
        .Q(\data_size_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_size_reg_reg[9] 
       (.C(fsm_clk),
        .CE(data_size_reg),
        .D(\data_size_reg_reg[12]_0 [9]),
        .Q(\data_size_reg_reg_n_0_[9] ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \glo_fsm_state_next_reg[0] 
       (.CLR(\data_chn_genblock[0].MCULocalFSM_data_pos_inst_n_25 ),
        .D(\glo_fsm_state_next_reg[0]_i_1_n_0 ),
        .G(\glo_fsm_state_next_reg[2]_i_2_n_0 ),
        .GE(1'b1),
        .Q(glo_fsm_state_next[0]));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT5 #(
    .INIT(32'h00B20022)) 
    \glo_fsm_state_next_reg[0]_i_1 
       (.I0(glo_fsm_state[1]),
        .I1(glo_fsm_state[0]),
        .I2(operation_start),
        .I3(glo_fsm_state[2]),
        .I4(\glo_fsm_state_reg[0]_0 ),
        .O(\glo_fsm_state_next_reg[0]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \glo_fsm_state_next_reg[1] 
       (.CLR(\data_chn_genblock[0].MCULocalFSM_data_pos_inst_n_25 ),
        .D(\glo_fsm_state_next_reg[1]_i_1_n_0 ),
        .G(\glo_fsm_state_next_reg[2]_i_2_n_0 ),
        .GE(1'b1),
        .Q(glo_fsm_state_next[1]));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \glo_fsm_state_next_reg[1]_i_1 
       (.I0(glo_fsm_state[2]),
        .I1(glo_fsm_state[1]),
        .I2(glo_fsm_state[0]),
        .O(\glo_fsm_state_next_reg[1]_i_1_n_0 ));
  LDCP \glo_fsm_state_next_reg[2] 
       (.CLR(Q),
        .D(\glo_fsm_state_next_reg[2]_i_1_n_0 ),
        .G(\glo_fsm_state_next_reg[2]_i_2_n_0 ),
        .PRE(internal_error),
        .Q(glo_fsm_state_next[2]));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT5 #(
    .INIT(32'h00000090)) 
    \glo_fsm_state_next_reg[2]_i_1 
       (.I0(glo_fsm_state[1]),
        .I1(glo_fsm_state[0]),
        .I2(operation_start),
        .I3(glo_fsm_state[2]),
        .I4(\glo_fsm_state_reg[0]_0 ),
        .O(\glo_fsm_state_next_reg[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hD5555555)) 
    \glo_fsm_state_next_reg[2]_i_2 
       (.I0(\glo_fsm_state_next_reg[2]_i_5_n_0 ),
        .I1(p_0_in[1]),
        .I2(p_0_in[2]),
        .I3(p_0_in[0]),
        .I4(p_0_in[3]),
        .O(\glo_fsm_state_next_reg[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \glo_fsm_state_next_reg[2]_i_5 
       (.I0(glo_fsm_state[0]),
        .I1(glo_fsm_state[1]),
        .I2(glo_fsm_state[2]),
        .O(\glo_fsm_state_next_reg[2]_i_5_n_0 ));
  FDRE \glo_fsm_state_reg[0] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(glo_fsm_state_next[0]),
        .Q(glo_fsm_state[0]),
        .R(Q));
  FDRE \glo_fsm_state_reg[1] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(glo_fsm_state_next[1]),
        .Q(glo_fsm_state[1]),
        .R(Q));
  FDRE \glo_fsm_state_reg[2] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(glo_fsm_state_next[2]),
        .Q(glo_fsm_state[2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \grid_op_done_reg_reg[0] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(\grid_share_genblock.MCULocalFSM_grid_pos_inst_n_27 ),
        .Q(p_0_in[1]),
        .R(Q));
  KanTop_KanAcceleratorWrapper_0_0_MCULocalBramFSM__parameterized0 \grid_share_genblock.MCULocalFSM_grid_pos_inst 
       (.D({\grid_share_genblock.grid_fifo_in_axis_tlast ,\grid_share_genblock.MCULocalFSM_grid_pos_inst_n_11 ,\grid_share_genblock.MCULocalFSM_grid_pos_inst_n_12 ,\grid_share_genblock.MCULocalFSM_grid_pos_inst_n_13 ,\grid_share_genblock.MCULocalFSM_grid_pos_inst_n_14 ,\grid_share_genblock.MCULocalFSM_grid_pos_inst_n_15 ,\grid_share_genblock.MCULocalFSM_grid_pos_inst_n_16 ,\grid_share_genblock.MCULocalFSM_grid_pos_inst_n_17 ,\grid_share_genblock.MCULocalFSM_grid_pos_inst_n_18 ,\grid_share_genblock.MCULocalFSM_grid_pos_inst_n_19 ,\grid_share_genblock.MCULocalFSM_grid_pos_inst_n_20 ,\grid_share_genblock.MCULocalFSM_grid_pos_inst_n_21 ,\grid_share_genblock.MCULocalFSM_grid_pos_inst_n_22 ,\grid_share_genblock.MCULocalFSM_grid_pos_inst_n_23 ,\grid_share_genblock.MCULocalFSM_grid_pos_inst_n_24 ,\grid_share_genblock.MCULocalFSM_grid_pos_inst_n_25 ,\grid_share_genblock.MCULocalFSM_grid_pos_inst_n_26 }),
        .\FSM_sequential_loc_fsm_state_reg[0]_0 (\FSM_sequential_loc_fsm_state_reg[0]_0 ),
        .\FSM_sequential_loc_fsm_state_reg[0]_1 (glo_fsm_state),
        .Q(Q),
        .core_clk(core_clk),
        .dack_o(dack_o),
        .empty_next(empty_next),
        .error_reg_reg_0(\grid_share_genblock.MCULocalFSM_grid_pos_inst_n_0 ),
        .forward_reg_next_carry__0_0({\data_size_reg_reg_n_0_[12] ,\data_size_reg_reg_n_0_[11] ,\data_size_reg_reg_n_0_[10] ,\data_size_reg_reg_n_0_[9] ,\data_size_reg_reg_n_0_[8] ,\data_size_reg_reg_n_0_[7] ,\data_size_reg_reg_n_0_[6] ,\data_size_reg_reg_n_0_[5] ,\data_size_reg_reg_n_0_[4] ,\data_size_reg_reg_n_0_[3] ,\data_size_reg_reg_n_0_[2] ,\data_size_reg_reg_n_0_[1] ,\data_size_reg_reg_n_0_[0] }),
        .\grid_op_done_reg_reg[0] (\grid_share_genblock.MCULocalFSM_grid_pos_inst_n_27 ),
        .\grid_op_done_reg_reg[0]_0 (glo_fsm_state_next),
        .\grid_share_genblock.grid_fifo_in_axis_tvalid (\grid_share_genblock.grid_fifo_in_axis_tvalid ),
        .\grid_size_reg_reg[1] (\grid_share_genblock.MCULocalFSM_grid_pos_inst_n_8 ),
        .int_ram_grid_bram_rdack(int_ram_grid_bram_rdack),
        .int_rdenb(int_rdenb),
        .\inter_counter_reg_reg[0]_0 (grid_size_reg),
        .\loc_counter_addr_reg_reg[3]_0 (\loc_counter_addr_reg_reg[3] ),
        .p_0_in(p_0_in[1]),
        .\temp_m_axis_tdata_reg_reg[15] (\temp_m_axis_tdata_reg_reg[15]_1 ),
        .temp_m_axis_tlast_reg_reg(\grid_share_genblock.axis_fifo_grid_pos_batch_inst_n_0 ));
  KanTop_KanAcceleratorWrapper_0_0_axis_srl_fifo \grid_share_genblock.axis_fifo_grid_pos_batch_inst 
       (.D({\grid_share_genblock.grid_fifo_in_axis_tlast ,\grid_share_genblock.MCULocalFSM_grid_pos_inst_n_11 ,\grid_share_genblock.MCULocalFSM_grid_pos_inst_n_12 ,\grid_share_genblock.MCULocalFSM_grid_pos_inst_n_13 ,\grid_share_genblock.MCULocalFSM_grid_pos_inst_n_14 ,\grid_share_genblock.MCULocalFSM_grid_pos_inst_n_15 ,\grid_share_genblock.MCULocalFSM_grid_pos_inst_n_16 ,\grid_share_genblock.MCULocalFSM_grid_pos_inst_n_17 ,\grid_share_genblock.MCULocalFSM_grid_pos_inst_n_18 ,\grid_share_genblock.MCULocalFSM_grid_pos_inst_n_19 ,\grid_share_genblock.MCULocalFSM_grid_pos_inst_n_20 ,\grid_share_genblock.MCULocalFSM_grid_pos_inst_n_21 ,\grid_share_genblock.MCULocalFSM_grid_pos_inst_n_22 ,\grid_share_genblock.MCULocalFSM_grid_pos_inst_n_23 ,\grid_share_genblock.MCULocalFSM_grid_pos_inst_n_24 ,\grid_share_genblock.MCULocalFSM_grid_pos_inst_n_25 ,\grid_share_genblock.MCULocalFSM_grid_pos_inst_n_26 }),
        .E(empty_next),
        .Q(Q),
        .core_clk(core_clk),
        .\data_reg_reg[0][15]_0 (\data_reg_reg[0][15]_0 ),
        .empty_reg_reg_0(empty_reg_reg),
        .full_reg_reg_0(\grid_share_genblock.axis_fifo_grid_pos_batch_inst_n_0 ),
        .\grid_share_genblock.grid_fifo_in_axis_tvalid (\grid_share_genblock.grid_fifo_in_axis_tvalid ),
        .int_adp_grid_m_axis_tready(int_adp_grid_m_axis_tready),
        .int_mcu_grid_m_axis_tlast(int_mcu_grid_m_axis_tlast),
        .\m_axis_tdata_reg_reg[15] (\m_axis_tdata_reg_reg[15] ),
        .\temp_m_axis_tdata_reg_reg[15] (\temp_m_axis_tdata_reg_reg[15] ),
        .temp_m_axis_tlast_reg(temp_m_axis_tlast_reg),
        .temp_m_axis_tlast_reg_reg(temp_m_axis_tlast_reg_reg));
  FDRE \grid_size_reg_reg[0] 
       (.C(fsm_clk),
        .CE(data_size_reg),
        .D(\grid_size_reg_reg[4]_0 [0]),
        .Q(grid_size_reg[0]),
        .R(1'b0));
  FDRE \grid_size_reg_reg[1] 
       (.C(fsm_clk),
        .CE(data_size_reg),
        .D(\grid_size_reg_reg[4]_0 [1]),
        .Q(grid_size_reg[1]),
        .R(1'b0));
  FDRE \grid_size_reg_reg[2] 
       (.C(fsm_clk),
        .CE(data_size_reg),
        .D(\grid_size_reg_reg[4]_0 [2]),
        .Q(grid_size_reg[2]),
        .R(1'b0));
  FDRE \grid_size_reg_reg[3] 
       (.C(fsm_clk),
        .CE(data_size_reg),
        .D(\grid_size_reg_reg[4]_0 [3]),
        .Q(grid_size_reg[3]),
        .R(1'b0));
  FDRE \grid_size_reg_reg[4] 
       (.C(fsm_clk),
        .CE(data_size_reg),
        .D(\grid_size_reg_reg[4]_0 [4]),
        .Q(grid_size_reg[4]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    operation_error_i_1__0
       (.I0(glo_fsm_state_next[0]),
        .I1(glo_fsm_state_next[2]),
        .I2(glo_fsm_state_next[1]),
        .O(operation_error_i_1__0_n_0));
  FDRE operation_error_reg
       (.C(fsm_clk),
        .CE(1'b1),
        .D(operation_error_i_1__0_n_0),
        .Q(D),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \scle_op_done_reg_reg[0] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(\scle_share_genblock.MCULocalFSM_scle_pos_inst_n_25 ),
        .Q(p_0_in[0]),
        .R(Q));
  KanTop_KanAcceleratorWrapper_0_0_MCULocalBramFSM \scle_share_genblock.MCULocalFSM_scle_pos_inst 
       (.AS(internal_error),
        .D({\scle_share_genblock.scle_fifo_in_axis_tlast ,\scle_share_genblock.MCULocalFSM_scle_pos_inst_n_8 ,\scle_share_genblock.MCULocalFSM_scle_pos_inst_n_9 ,\scle_share_genblock.MCULocalFSM_scle_pos_inst_n_10 ,\scle_share_genblock.MCULocalFSM_scle_pos_inst_n_11 ,\scle_share_genblock.MCULocalFSM_scle_pos_inst_n_12 ,\scle_share_genblock.MCULocalFSM_scle_pos_inst_n_13 ,\scle_share_genblock.MCULocalFSM_scle_pos_inst_n_14 ,\scle_share_genblock.MCULocalFSM_scle_pos_inst_n_15 ,\scle_share_genblock.MCULocalFSM_scle_pos_inst_n_16 ,\scle_share_genblock.MCULocalFSM_scle_pos_inst_n_17 ,\scle_share_genblock.MCULocalFSM_scle_pos_inst_n_18 ,\scle_share_genblock.MCULocalFSM_scle_pos_inst_n_19 ,\scle_share_genblock.MCULocalFSM_scle_pos_inst_n_20 ,\scle_share_genblock.MCULocalFSM_scle_pos_inst_n_21 ,\scle_share_genblock.MCULocalFSM_scle_pos_inst_n_22 ,\scle_share_genblock.MCULocalFSM_scle_pos_inst_n_23 }),
        .E(intra_counter_reg0_1),
        .\FSM_sequential_loc_fsm_state_next_reg[0]_i_1_0 (\data_chn_genblock[0].MCULocalFSM_data_pos_inst_n_7 ),
        .\FSM_sequential_loc_fsm_state_reg[0]_0 (\FSM_sequential_loc_fsm_state_reg[0] ),
        .\FSM_sequential_loc_fsm_state_reg[0]_1 (glo_fsm_state),
        .Q(Q),
        .core_clk(core_clk),
        .dack_o_3(dack_o_3),
        .error_reg(error_reg),
        .full_reg(full_reg),
        .\glo_fsm_state_reg[2] (\data_chn_genblock[1].MCULocalFSM_data_pos_inst_n_0 ),
        .\glo_fsm_state_reg[2]_0 (\grid_share_genblock.MCULocalFSM_grid_pos_inst_n_0 ),
        .\glo_fsm_state_reg[2]_1 (\data_chn_genblock[0].MCULocalFSM_data_pos_inst_n_0 ),
        .int_ram_scle_bram_rdack(int_ram_scle_bram_rdack),
        .int_rdenb_1(int_rdenb_1),
        .\inter_counter_reg_reg[0]_0 ({\scle_size_reg_reg_n_0_[1] ,\scle_size_reg_reg_n_0_[0] }),
        .intra_counter_reg(intra_counter_reg),
        .\loc_counter_addr_reg_reg[0]_0 (int_ram_scle_bram_addr),
        .p_0_in(p_0_in[0]),
        .\scle_op_done_reg_reg[0] (\scle_share_genblock.MCULocalFSM_scle_pos_inst_n_25 ),
        .\scle_op_done_reg_reg[0]_0 (glo_fsm_state_next),
        .\scle_share_genblock.scle_fifo_in_axis_tvalid (\scle_share_genblock.scle_fifo_in_axis_tvalid ),
        .\temp_m_axis_tdata_reg_reg[15] (\temp_m_axis_tdata_reg_reg[15]_2 ),
        .tlast_transmitted_reg_reg_0(\scle_share_genblock.scle_fifo_genblock.axis_fifo_scle_pos_batch_inst_n_19 ));
  KanTop_KanAcceleratorWrapper_0_0_axis_srl_fifo_2 \scle_share_genblock.scle_fifo_genblock.axis_fifo_scle_pos_batch_inst 
       (.D({\scle_share_genblock.scle_fifo_in_axis_tlast ,\scle_share_genblock.MCULocalFSM_scle_pos_inst_n_8 ,\scle_share_genblock.MCULocalFSM_scle_pos_inst_n_9 ,\scle_share_genblock.MCULocalFSM_scle_pos_inst_n_10 ,\scle_share_genblock.MCULocalFSM_scle_pos_inst_n_11 ,\scle_share_genblock.MCULocalFSM_scle_pos_inst_n_12 ,\scle_share_genblock.MCULocalFSM_scle_pos_inst_n_13 ,\scle_share_genblock.MCULocalFSM_scle_pos_inst_n_14 ,\scle_share_genblock.MCULocalFSM_scle_pos_inst_n_15 ,\scle_share_genblock.MCULocalFSM_scle_pos_inst_n_16 ,\scle_share_genblock.MCULocalFSM_scle_pos_inst_n_17 ,\scle_share_genblock.MCULocalFSM_scle_pos_inst_n_18 ,\scle_share_genblock.MCULocalFSM_scle_pos_inst_n_19 ,\scle_share_genblock.MCULocalFSM_scle_pos_inst_n_20 ,\scle_share_genblock.MCULocalFSM_scle_pos_inst_n_21 ,\scle_share_genblock.MCULocalFSM_scle_pos_inst_n_22 ,\scle_share_genblock.MCULocalFSM_scle_pos_inst_n_23 }),
        .E(intra_counter_reg0_1),
        .Q(Q),
        .core_clk(core_clk),
        .\data_reg_reg[0][15]_0 (\data_reg_reg[0][15] ),
        .empty_reg_reg_0(empty_reg),
        .full_reg(full_reg),
        .full_reg_reg_0(\scle_share_genblock.scle_fifo_genblock.axis_fifo_scle_pos_batch_inst_n_19 ),
        .int_adp_scle_m_axis_tready(int_adp_scle_m_axis_tready),
        .int_mcu_scle_m_axis_tlast(int_mcu_scle_m_axis_tlast),
        .intra_counter_reg(intra_counter_reg),
        .\m_axis_tdata_reg_reg[15] (\m_axis_tdata_reg_reg[15]_0 ),
        .\scle_share_genblock.scle_fifo_in_axis_tvalid (\scle_share_genblock.scle_fifo_in_axis_tvalid ),
        .\temp_m_axis_tdata_reg_reg[15] (\temp_m_axis_tdata_reg_reg[15]_0 ),
        .temp_m_axis_tlast_reg_1(temp_m_axis_tlast_reg_1),
        .temp_m_axis_tlast_reg_reg(temp_m_axis_tlast_reg_reg_0));
  LUT4 #(
    .INIT(16'h0004)) 
    \scle_size_reg[1]_i_1 
       (.I0(glo_fsm_state_next[1]),
        .I1(glo_fsm_state_next[0]),
        .I2(glo_fsm_state_next[2]),
        .I3(Q),
        .O(data_size_reg));
  FDRE \scle_size_reg_reg[0] 
       (.C(fsm_clk),
        .CE(data_size_reg),
        .D(\scle_size_reg_reg[1]_0 [0]),
        .Q(\scle_size_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \scle_size_reg_reg[1] 
       (.C(fsm_clk),
        .CE(data_size_reg),
        .D(\scle_size_reg_reg[1]_0 [1]),
        .Q(\scle_size_reg_reg_n_0_[1] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "MultiBankBramReadEn" *) 
module KanTop_KanAcceleratorWrapper_0_0_MultiBankBramReadEn
   (DOADO,
    DOBDO,
    ram_reg_1,
    ram_reg_1_0,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_1_1,
    ram_reg_1_2,
    \int_ram_data_bram_rdack[0]_0 ,
    mem_rd_en_reg,
    s00_axil_data_rready_0,
    \int_ram_data_bram_rddata[0]_1 ,
    int_douta,
    s00_axil_data_awvalid_0,
    core_clk,
    s00_axil_data_aclk,
    data_bram_addr,
    s00_axil_data_wdata,
    int_mcu_data_bram_en,
    \temp_m_axis_tdata_reg_reg[15] ,
    \temp_m_axis_tdata_reg_reg[0] ,
    \temp_m_axis_tdata_reg_reg[1] ,
    \temp_m_axis_tdata_reg_reg[2] ,
    \temp_m_axis_tdata_reg_reg[3] ,
    \temp_m_axis_tdata_reg_reg[4] ,
    \temp_m_axis_tdata_reg_reg[5] ,
    \temp_m_axis_tdata_reg_reg[6] ,
    \temp_m_axis_tdata_reg_reg[7] ,
    \temp_m_axis_tdata_reg_reg[8] ,
    \temp_m_axis_tdata_reg_reg[9] ,
    \temp_m_axis_tdata_reg_reg[10] ,
    \temp_m_axis_tdata_reg_reg[11] ,
    \temp_m_axis_tdata_reg_reg[12] ,
    \temp_m_axis_tdata_reg_reg[13] ,
    \temp_m_axis_tdata_reg_reg[14] ,
    \temp_m_axis_tdata_reg_reg[15]_0 ,
    \s_axil_rdata_reg_int_reg_reg[31] ,
    \s_axil_rdata_reg_int_reg_reg[0] ,
    \s_axil_rdata_reg_int_reg_reg[1] ,
    \s_axil_rdata_reg_int_reg_reg[2] ,
    \s_axil_rdata_reg_int_reg_reg[3] ,
    \s_axil_rdata_reg_int_reg_reg[4] ,
    \s_axil_rdata_reg_int_reg_reg[5] ,
    \s_axil_rdata_reg_int_reg_reg[6] ,
    \s_axil_rdata_reg_int_reg_reg[7] ,
    \s_axil_rdata_reg_int_reg_reg[8] ,
    \s_axil_rdata_reg_int_reg_reg[9] ,
    \s_axil_rdata_reg_int_reg_reg[10] ,
    \s_axil_rdata_reg_int_reg_reg[11] ,
    \s_axil_rdata_reg_int_reg_reg[12] ,
    \s_axil_rdata_reg_int_reg_reg[13] ,
    \s_axil_rdata_reg_int_reg_reg[14] ,
    \s_axil_rdata_reg_int_reg_reg[15] ,
    \temp_m_axis_tdata_reg_reg[15]_1 ,
    \temp_m_axis_tdata_reg_reg[0]_0 ,
    \temp_m_axis_tdata_reg_reg[1]_0 ,
    \temp_m_axis_tdata_reg_reg[2]_0 ,
    \temp_m_axis_tdata_reg_reg[3]_0 ,
    \temp_m_axis_tdata_reg_reg[4]_0 ,
    \temp_m_axis_tdata_reg_reg[5]_0 ,
    \temp_m_axis_tdata_reg_reg[6]_0 ,
    \temp_m_axis_tdata_reg_reg[7]_0 ,
    \temp_m_axis_tdata_reg_reg[8]_0 ,
    \temp_m_axis_tdata_reg_reg[9]_0 ,
    \temp_m_axis_tdata_reg_reg[10]_0 ,
    \temp_m_axis_tdata_reg_reg[11]_0 ,
    \temp_m_axis_tdata_reg_reg[12]_0 ,
    \temp_m_axis_tdata_reg_reg[13]_0 ,
    \temp_m_axis_tdata_reg_reg[14]_0 ,
    \temp_m_axis_tdata_reg_reg[15]_2 ,
    \s_axil_rdata_reg_int_reg_reg[16] ,
    \s_axil_rdata_reg_int_reg_reg[17] ,
    \s_axil_rdata_reg_int_reg_reg[18] ,
    \s_axil_rdata_reg_int_reg_reg[19] ,
    \s_axil_rdata_reg_int_reg_reg[20] ,
    \s_axil_rdata_reg_int_reg_reg[21] ,
    \s_axil_rdata_reg_int_reg_reg[22] ,
    \s_axil_rdata_reg_int_reg_reg[23] ,
    \s_axil_rdata_reg_int_reg_reg[24] ,
    \s_axil_rdata_reg_int_reg_reg[25] ,
    \s_axil_rdata_reg_int_reg_reg[26] ,
    \s_axil_rdata_reg_int_reg_reg[27] ,
    \s_axil_rdata_reg_int_reg_reg[28] ,
    \s_axil_rdata_reg_int_reg_reg[29] ,
    \s_axil_rdata_reg_int_reg_reg[30] ,
    \s_axil_rdata_reg_int_reg_reg[31]_0 ,
    s00_axil_data_wstrb,
    s00_axil_data_araddr,
    s00_axil_data_awaddr,
    s00_axil_data_rready,
    rdack_a_reg,
    s00_axil_data_arvalid,
    rdack_a_reg_0,
    s00_axil_data_awvalid,
    s00_axil_data_wvalid,
    s00_axil_data_wready,
    last_read_a_reg,
    s00_axil_data_bready,
    s00_axil_data_bvalid);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output [7:0]ram_reg_1;
  output [7:0]ram_reg_1_0;
  output [7:0]ram_reg_0;
  output [7:0]ram_reg_0_0;
  output [7:0]ram_reg_1_1;
  output [7:0]ram_reg_1_2;
  output [1:0]\int_ram_data_bram_rdack[0]_0 ;
  output mem_rd_en_reg;
  output s00_axil_data_rready_0;
  output [31:0]\int_ram_data_bram_rddata[0]_1 ;
  output [31:0]int_douta;
  output s00_axil_data_awvalid_0;
  input core_clk;
  input s00_axil_data_aclk;
  input [23:0]data_bram_addr;
  input [31:0]s00_axil_data_wdata;
  input [1:0]int_mcu_data_bram_en;
  input \temp_m_axis_tdata_reg_reg[15] ;
  input \temp_m_axis_tdata_reg_reg[0] ;
  input \temp_m_axis_tdata_reg_reg[1] ;
  input \temp_m_axis_tdata_reg_reg[2] ;
  input \temp_m_axis_tdata_reg_reg[3] ;
  input \temp_m_axis_tdata_reg_reg[4] ;
  input \temp_m_axis_tdata_reg_reg[5] ;
  input \temp_m_axis_tdata_reg_reg[6] ;
  input \temp_m_axis_tdata_reg_reg[7] ;
  input \temp_m_axis_tdata_reg_reg[8] ;
  input \temp_m_axis_tdata_reg_reg[9] ;
  input \temp_m_axis_tdata_reg_reg[10] ;
  input \temp_m_axis_tdata_reg_reg[11] ;
  input \temp_m_axis_tdata_reg_reg[12] ;
  input \temp_m_axis_tdata_reg_reg[13] ;
  input \temp_m_axis_tdata_reg_reg[14] ;
  input \temp_m_axis_tdata_reg_reg[15]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[31] ;
  input \s_axil_rdata_reg_int_reg_reg[0] ;
  input \s_axil_rdata_reg_int_reg_reg[1] ;
  input \s_axil_rdata_reg_int_reg_reg[2] ;
  input \s_axil_rdata_reg_int_reg_reg[3] ;
  input \s_axil_rdata_reg_int_reg_reg[4] ;
  input \s_axil_rdata_reg_int_reg_reg[5] ;
  input \s_axil_rdata_reg_int_reg_reg[6] ;
  input \s_axil_rdata_reg_int_reg_reg[7] ;
  input \s_axil_rdata_reg_int_reg_reg[8] ;
  input \s_axil_rdata_reg_int_reg_reg[9] ;
  input \s_axil_rdata_reg_int_reg_reg[10] ;
  input \s_axil_rdata_reg_int_reg_reg[11] ;
  input \s_axil_rdata_reg_int_reg_reg[12] ;
  input \s_axil_rdata_reg_int_reg_reg[13] ;
  input \s_axil_rdata_reg_int_reg_reg[14] ;
  input \s_axil_rdata_reg_int_reg_reg[15] ;
  input \temp_m_axis_tdata_reg_reg[15]_1 ;
  input \temp_m_axis_tdata_reg_reg[0]_0 ;
  input \temp_m_axis_tdata_reg_reg[1]_0 ;
  input \temp_m_axis_tdata_reg_reg[2]_0 ;
  input \temp_m_axis_tdata_reg_reg[3]_0 ;
  input \temp_m_axis_tdata_reg_reg[4]_0 ;
  input \temp_m_axis_tdata_reg_reg[5]_0 ;
  input \temp_m_axis_tdata_reg_reg[6]_0 ;
  input \temp_m_axis_tdata_reg_reg[7]_0 ;
  input \temp_m_axis_tdata_reg_reg[8]_0 ;
  input \temp_m_axis_tdata_reg_reg[9]_0 ;
  input \temp_m_axis_tdata_reg_reg[10]_0 ;
  input \temp_m_axis_tdata_reg_reg[11]_0 ;
  input \temp_m_axis_tdata_reg_reg[12]_0 ;
  input \temp_m_axis_tdata_reg_reg[13]_0 ;
  input \temp_m_axis_tdata_reg_reg[14]_0 ;
  input \temp_m_axis_tdata_reg_reg[15]_2 ;
  input \s_axil_rdata_reg_int_reg_reg[16] ;
  input \s_axil_rdata_reg_int_reg_reg[17] ;
  input \s_axil_rdata_reg_int_reg_reg[18] ;
  input \s_axil_rdata_reg_int_reg_reg[19] ;
  input \s_axil_rdata_reg_int_reg_reg[20] ;
  input \s_axil_rdata_reg_int_reg_reg[21] ;
  input \s_axil_rdata_reg_int_reg_reg[22] ;
  input \s_axil_rdata_reg_int_reg_reg[23] ;
  input \s_axil_rdata_reg_int_reg_reg[24] ;
  input \s_axil_rdata_reg_int_reg_reg[25] ;
  input \s_axil_rdata_reg_int_reg_reg[26] ;
  input \s_axil_rdata_reg_int_reg_reg[27] ;
  input \s_axil_rdata_reg_int_reg_reg[28] ;
  input \s_axil_rdata_reg_int_reg_reg[29] ;
  input \s_axil_rdata_reg_int_reg_reg[30] ;
  input \s_axil_rdata_reg_int_reg_reg[31]_0 ;
  input [3:0]s00_axil_data_wstrb;
  input [11:0]s00_axil_data_araddr;
  input [11:0]s00_axil_data_awaddr;
  input s00_axil_data_rready;
  input rdack_a_reg;
  input s00_axil_data_arvalid;
  input rdack_a_reg_0;
  input s00_axil_data_awvalid;
  input s00_axil_data_wvalid;
  input s00_axil_data_wready;
  input last_read_a_reg;
  input s00_axil_data_bready;
  input s00_axil_data_bvalid;

  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [11:0]addra;
  wire core_clk;
  wire [23:0]data_bram_addr;
  wire [31:0]int_douta;
  wire [1:0]int_mcu_data_bram_en;
  wire [1:0]\int_ram_data_bram_rdack[0]_0 ;
  wire [31:0]\int_ram_data_bram_rddata[0]_1 ;
  wire last_read_a_reg;
  wire mem_rd_en_reg;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_0_0;
  wire [7:0]ram_reg_1;
  wire [7:0]ram_reg_1_0;
  wire [7:0]ram_reg_1_1;
  wire [7:0]ram_reg_1_2;
  wire rdack_a_reg;
  wire rdack_a_reg_0;
  wire s00_axil_data_aclk;
  wire [11:0]s00_axil_data_araddr;
  wire s00_axil_data_arvalid;
  wire [11:0]s00_axil_data_awaddr;
  wire s00_axil_data_awvalid;
  wire s00_axil_data_awvalid_0;
  wire s00_axil_data_bready;
  wire s00_axil_data_bvalid;
  wire s00_axil_data_rready;
  wire s00_axil_data_rready_0;
  wire [31:0]s00_axil_data_wdata;
  wire s00_axil_data_wready;
  wire [3:0]s00_axil_data_wstrb;
  wire s00_axil_data_wvalid;
  wire \s_axil_rdata_reg_int_reg_reg[0] ;
  wire \s_axil_rdata_reg_int_reg_reg[10] ;
  wire \s_axil_rdata_reg_int_reg_reg[11] ;
  wire \s_axil_rdata_reg_int_reg_reg[12] ;
  wire \s_axil_rdata_reg_int_reg_reg[13] ;
  wire \s_axil_rdata_reg_int_reg_reg[14] ;
  wire \s_axil_rdata_reg_int_reg_reg[15] ;
  wire \s_axil_rdata_reg_int_reg_reg[16] ;
  wire \s_axil_rdata_reg_int_reg_reg[17] ;
  wire \s_axil_rdata_reg_int_reg_reg[18] ;
  wire \s_axil_rdata_reg_int_reg_reg[19] ;
  wire \s_axil_rdata_reg_int_reg_reg[1] ;
  wire \s_axil_rdata_reg_int_reg_reg[20] ;
  wire \s_axil_rdata_reg_int_reg_reg[21] ;
  wire \s_axil_rdata_reg_int_reg_reg[22] ;
  wire \s_axil_rdata_reg_int_reg_reg[23] ;
  wire \s_axil_rdata_reg_int_reg_reg[24] ;
  wire \s_axil_rdata_reg_int_reg_reg[25] ;
  wire \s_axil_rdata_reg_int_reg_reg[26] ;
  wire \s_axil_rdata_reg_int_reg_reg[27] ;
  wire \s_axil_rdata_reg_int_reg_reg[28] ;
  wire \s_axil_rdata_reg_int_reg_reg[29] ;
  wire \s_axil_rdata_reg_int_reg_reg[2] ;
  wire \s_axil_rdata_reg_int_reg_reg[30] ;
  wire \s_axil_rdata_reg_int_reg_reg[31] ;
  wire \s_axil_rdata_reg_int_reg_reg[31]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[3] ;
  wire \s_axil_rdata_reg_int_reg_reg[4] ;
  wire \s_axil_rdata_reg_int_reg_reg[5] ;
  wire \s_axil_rdata_reg_int_reg_reg[6] ;
  wire \s_axil_rdata_reg_int_reg_reg[7] ;
  wire \s_axil_rdata_reg_int_reg_reg[8] ;
  wire \s_axil_rdata_reg_int_reg_reg[9] ;
  wire \temp_m_axis_tdata_reg_reg[0] ;
  wire \temp_m_axis_tdata_reg_reg[0]_0 ;
  wire \temp_m_axis_tdata_reg_reg[10] ;
  wire \temp_m_axis_tdata_reg_reg[10]_0 ;
  wire \temp_m_axis_tdata_reg_reg[11] ;
  wire \temp_m_axis_tdata_reg_reg[11]_0 ;
  wire \temp_m_axis_tdata_reg_reg[12] ;
  wire \temp_m_axis_tdata_reg_reg[12]_0 ;
  wire \temp_m_axis_tdata_reg_reg[13] ;
  wire \temp_m_axis_tdata_reg_reg[13]_0 ;
  wire \temp_m_axis_tdata_reg_reg[14] ;
  wire \temp_m_axis_tdata_reg_reg[14]_0 ;
  wire \temp_m_axis_tdata_reg_reg[15] ;
  wire \temp_m_axis_tdata_reg_reg[15]_0 ;
  wire \temp_m_axis_tdata_reg_reg[15]_1 ;
  wire \temp_m_axis_tdata_reg_reg[15]_2 ;
  wire \temp_m_axis_tdata_reg_reg[1] ;
  wire \temp_m_axis_tdata_reg_reg[1]_0 ;
  wire \temp_m_axis_tdata_reg_reg[2] ;
  wire \temp_m_axis_tdata_reg_reg[2]_0 ;
  wire \temp_m_axis_tdata_reg_reg[3] ;
  wire \temp_m_axis_tdata_reg_reg[3]_0 ;
  wire \temp_m_axis_tdata_reg_reg[4] ;
  wire \temp_m_axis_tdata_reg_reg[4]_0 ;
  wire \temp_m_axis_tdata_reg_reg[5] ;
  wire \temp_m_axis_tdata_reg_reg[5]_0 ;
  wire \temp_m_axis_tdata_reg_reg[6] ;
  wire \temp_m_axis_tdata_reg_reg[6]_0 ;
  wire \temp_m_axis_tdata_reg_reg[7] ;
  wire \temp_m_axis_tdata_reg_reg[7]_0 ;
  wire \temp_m_axis_tdata_reg_reg[8] ;
  wire \temp_m_axis_tdata_reg_reg[8]_0 ;
  wire \temp_m_axis_tdata_reg_reg[9] ;
  wire \temp_m_axis_tdata_reg_reg[9]_0 ;

  KanTop_KanAcceleratorWrapper_0_0_BramReadEn \bram_read_en_genblock[0].bram_inst 
       (.ADDRBWRADDR(addra),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .core_clk(core_clk),
        .data_bram_addr(data_bram_addr[11:0]),
        .int_douta(int_douta[15:0]),
        .int_mcu_data_bram_en(int_mcu_data_bram_en[0]),
        .\int_ram_data_bram_rdack[0]_0 (\int_ram_data_bram_rdack[0]_0 [0]),
        .\int_ram_data_bram_rddata[0]_1 (\int_ram_data_bram_rddata[0]_1 [15:0]),
        .mem_rd_en_reg(mem_rd_en_reg),
        .ram_reg_1_0(ram_reg_1),
        .ram_reg_1_1(ram_reg_1_0),
        .ram_reg_1_2(s00_axil_data_awvalid_0),
        .rdack_a_reg_0(s00_axil_data_rready_0),
        .s00_axil_data_aclk(s00_axil_data_aclk),
        .s00_axil_data_wdata(s00_axil_data_wdata[15:0]),
        .s00_axil_data_wstrb(s00_axil_data_wstrb[1:0]),
        .\s_axil_rdata_reg_int_reg_reg[0] (\s_axil_rdata_reg_int_reg_reg[0] ),
        .\s_axil_rdata_reg_int_reg_reg[10] (\s_axil_rdata_reg_int_reg_reg[10] ),
        .\s_axil_rdata_reg_int_reg_reg[11] (\s_axil_rdata_reg_int_reg_reg[11] ),
        .\s_axil_rdata_reg_int_reg_reg[12] (\s_axil_rdata_reg_int_reg_reg[12] ),
        .\s_axil_rdata_reg_int_reg_reg[13] (\s_axil_rdata_reg_int_reg_reg[13] ),
        .\s_axil_rdata_reg_int_reg_reg[14] (\s_axil_rdata_reg_int_reg_reg[14] ),
        .\s_axil_rdata_reg_int_reg_reg[15] (\s_axil_rdata_reg_int_reg_reg[31] ),
        .\s_axil_rdata_reg_int_reg_reg[15]_0 (\s_axil_rdata_reg_int_reg_reg[15] ),
        .\s_axil_rdata_reg_int_reg_reg[1] (\s_axil_rdata_reg_int_reg_reg[1] ),
        .\s_axil_rdata_reg_int_reg_reg[2] (\s_axil_rdata_reg_int_reg_reg[2] ),
        .\s_axil_rdata_reg_int_reg_reg[3] (\s_axil_rdata_reg_int_reg_reg[3] ),
        .\s_axil_rdata_reg_int_reg_reg[4] (\s_axil_rdata_reg_int_reg_reg[4] ),
        .\s_axil_rdata_reg_int_reg_reg[5] (\s_axil_rdata_reg_int_reg_reg[5] ),
        .\s_axil_rdata_reg_int_reg_reg[6] (\s_axil_rdata_reg_int_reg_reg[6] ),
        .\s_axil_rdata_reg_int_reg_reg[7] (\s_axil_rdata_reg_int_reg_reg[7] ),
        .\s_axil_rdata_reg_int_reg_reg[8] (\s_axil_rdata_reg_int_reg_reg[8] ),
        .\s_axil_rdata_reg_int_reg_reg[9] (\s_axil_rdata_reg_int_reg_reg[9] ),
        .\temp_m_axis_tdata_reg_reg[0] (\temp_m_axis_tdata_reg_reg[0] ),
        .\temp_m_axis_tdata_reg_reg[10] (\temp_m_axis_tdata_reg_reg[10] ),
        .\temp_m_axis_tdata_reg_reg[11] (\temp_m_axis_tdata_reg_reg[11] ),
        .\temp_m_axis_tdata_reg_reg[12] (\temp_m_axis_tdata_reg_reg[12] ),
        .\temp_m_axis_tdata_reg_reg[13] (\temp_m_axis_tdata_reg_reg[13] ),
        .\temp_m_axis_tdata_reg_reg[14] (\temp_m_axis_tdata_reg_reg[14] ),
        .\temp_m_axis_tdata_reg_reg[15] (\temp_m_axis_tdata_reg_reg[15] ),
        .\temp_m_axis_tdata_reg_reg[15]_0 (\temp_m_axis_tdata_reg_reg[15]_0 ),
        .\temp_m_axis_tdata_reg_reg[1] (\temp_m_axis_tdata_reg_reg[1] ),
        .\temp_m_axis_tdata_reg_reg[2] (\temp_m_axis_tdata_reg_reg[2] ),
        .\temp_m_axis_tdata_reg_reg[3] (\temp_m_axis_tdata_reg_reg[3] ),
        .\temp_m_axis_tdata_reg_reg[4] (\temp_m_axis_tdata_reg_reg[4] ),
        .\temp_m_axis_tdata_reg_reg[5] (\temp_m_axis_tdata_reg_reg[5] ),
        .\temp_m_axis_tdata_reg_reg[6] (\temp_m_axis_tdata_reg_reg[6] ),
        .\temp_m_axis_tdata_reg_reg[7] (\temp_m_axis_tdata_reg_reg[7] ),
        .\temp_m_axis_tdata_reg_reg[8] (\temp_m_axis_tdata_reg_reg[8] ),
        .\temp_m_axis_tdata_reg_reg[9] (\temp_m_axis_tdata_reg_reg[9] ));
  KanTop_KanAcceleratorWrapper_0_0_BramReadEn_74 \bram_read_en_genblock[1].bram_inst 
       (.ADDRBWRADDR(addra),
        .core_clk(core_clk),
        .data_bram_addr(data_bram_addr[23:12]),
        .int_douta(int_douta[31:16]),
        .int_mcu_data_bram_en(int_mcu_data_bram_en[1]),
        .\int_ram_data_bram_rdack[0]_0 (\int_ram_data_bram_rdack[0]_0 [1]),
        .\int_ram_data_bram_rddata[0]_1 (\int_ram_data_bram_rddata[0]_1 [31:16]),
        .last_read_a_reg(last_read_a_reg),
        .ram_reg_0_0(ram_reg_0),
        .ram_reg_0_1(ram_reg_0_0),
        .ram_reg_1_0(ram_reg_1_1),
        .ram_reg_1_1(ram_reg_1_2),
        .rdack_a_reg(rdack_a_reg),
        .rdack_a_reg_0(rdack_a_reg_0),
        .s00_axil_data_aclk(s00_axil_data_aclk),
        .s00_axil_data_araddr(s00_axil_data_araddr),
        .s00_axil_data_arvalid(s00_axil_data_arvalid),
        .s00_axil_data_awaddr(s00_axil_data_awaddr),
        .s00_axil_data_awvalid(s00_axil_data_awvalid),
        .s00_axil_data_awvalid_0(s00_axil_data_awvalid_0),
        .s00_axil_data_bready(s00_axil_data_bready),
        .s00_axil_data_bvalid(s00_axil_data_bvalid),
        .s00_axil_data_rready(s00_axil_data_rready),
        .s00_axil_data_rready_0(s00_axil_data_rready_0),
        .s00_axil_data_wdata(s00_axil_data_wdata[31:16]),
        .s00_axil_data_wready(s00_axil_data_wready),
        .s00_axil_data_wstrb(s00_axil_data_wstrb[3:2]),
        .s00_axil_data_wvalid(s00_axil_data_wvalid),
        .\s_axil_rdata_reg_int_reg_reg[16] (\s_axil_rdata_reg_int_reg_reg[16] ),
        .\s_axil_rdata_reg_int_reg_reg[17] (\s_axil_rdata_reg_int_reg_reg[17] ),
        .\s_axil_rdata_reg_int_reg_reg[18] (\s_axil_rdata_reg_int_reg_reg[18] ),
        .\s_axil_rdata_reg_int_reg_reg[19] (\s_axil_rdata_reg_int_reg_reg[19] ),
        .\s_axil_rdata_reg_int_reg_reg[20] (\s_axil_rdata_reg_int_reg_reg[20] ),
        .\s_axil_rdata_reg_int_reg_reg[21] (\s_axil_rdata_reg_int_reg_reg[21] ),
        .\s_axil_rdata_reg_int_reg_reg[22] (\s_axil_rdata_reg_int_reg_reg[22] ),
        .\s_axil_rdata_reg_int_reg_reg[23] (\s_axil_rdata_reg_int_reg_reg[23] ),
        .\s_axil_rdata_reg_int_reg_reg[24] (\s_axil_rdata_reg_int_reg_reg[24] ),
        .\s_axil_rdata_reg_int_reg_reg[25] (\s_axil_rdata_reg_int_reg_reg[25] ),
        .\s_axil_rdata_reg_int_reg_reg[26] (\s_axil_rdata_reg_int_reg_reg[26] ),
        .\s_axil_rdata_reg_int_reg_reg[27] (\s_axil_rdata_reg_int_reg_reg[27] ),
        .\s_axil_rdata_reg_int_reg_reg[28] (\s_axil_rdata_reg_int_reg_reg[28] ),
        .\s_axil_rdata_reg_int_reg_reg[29] (\s_axil_rdata_reg_int_reg_reg[29] ),
        .\s_axil_rdata_reg_int_reg_reg[30] (\s_axil_rdata_reg_int_reg_reg[30] ),
        .\s_axil_rdata_reg_int_reg_reg[31] (\s_axil_rdata_reg_int_reg_reg[31] ),
        .\s_axil_rdata_reg_int_reg_reg[31]_0 (\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .\temp_m_axis_tdata_reg_reg[0] (\temp_m_axis_tdata_reg_reg[0]_0 ),
        .\temp_m_axis_tdata_reg_reg[10] (\temp_m_axis_tdata_reg_reg[10]_0 ),
        .\temp_m_axis_tdata_reg_reg[11] (\temp_m_axis_tdata_reg_reg[11]_0 ),
        .\temp_m_axis_tdata_reg_reg[12] (\temp_m_axis_tdata_reg_reg[12]_0 ),
        .\temp_m_axis_tdata_reg_reg[13] (\temp_m_axis_tdata_reg_reg[13]_0 ),
        .\temp_m_axis_tdata_reg_reg[14] (\temp_m_axis_tdata_reg_reg[14]_0 ),
        .\temp_m_axis_tdata_reg_reg[15] (\temp_m_axis_tdata_reg_reg[15]_1 ),
        .\temp_m_axis_tdata_reg_reg[15]_0 (\temp_m_axis_tdata_reg_reg[15]_2 ),
        .\temp_m_axis_tdata_reg_reg[1] (\temp_m_axis_tdata_reg_reg[1]_0 ),
        .\temp_m_axis_tdata_reg_reg[2] (\temp_m_axis_tdata_reg_reg[2]_0 ),
        .\temp_m_axis_tdata_reg_reg[3] (\temp_m_axis_tdata_reg_reg[3]_0 ),
        .\temp_m_axis_tdata_reg_reg[4] (\temp_m_axis_tdata_reg_reg[4]_0 ),
        .\temp_m_axis_tdata_reg_reg[5] (\temp_m_axis_tdata_reg_reg[5]_0 ),
        .\temp_m_axis_tdata_reg_reg[6] (\temp_m_axis_tdata_reg_reg[6]_0 ),
        .\temp_m_axis_tdata_reg_reg[7] (\temp_m_axis_tdata_reg_reg[7]_0 ),
        .\temp_m_axis_tdata_reg_reg[8] (\temp_m_axis_tdata_reg_reg[8]_0 ),
        .\temp_m_axis_tdata_reg_reg[9] (\temp_m_axis_tdata_reg_reg[9]_0 ));
endmodule

(* ORIG_REF_NAME = "MultiBankBramReadEn" *) 
module KanTop_KanAcceleratorWrapper_0_0_MultiBankBramReadEn__parameterized0
   (ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    dack_o,
    mem_rd_en_reg,
    s_axil_grid_rready_0,
    int_doutb,
    int_douta,
    int_ram_grid_bram_rdack,
    s_axil_grid_awvalid_0,
    core_clk,
    s_axil_grid_aclk,
    Q,
    s_axil_grid_wdata,
    rdack_b_reg,
    int_rdenb,
    \temp_m_axis_tdata_reg_reg[15] ,
    \temp_m_axis_tdata_reg_reg[0] ,
    \temp_m_axis_tdata_reg_reg[1] ,
    \temp_m_axis_tdata_reg_reg[2] ,
    \temp_m_axis_tdata_reg_reg[3] ,
    \temp_m_axis_tdata_reg_reg[4] ,
    \temp_m_axis_tdata_reg_reg[5] ,
    \temp_m_axis_tdata_reg_reg[6] ,
    \temp_m_axis_tdata_reg_reg[7] ,
    \temp_m_axis_tdata_reg_reg[8] ,
    \temp_m_axis_tdata_reg_reg[9] ,
    \temp_m_axis_tdata_reg_reg[10] ,
    \temp_m_axis_tdata_reg_reg[11] ,
    \temp_m_axis_tdata_reg_reg[12] ,
    \temp_m_axis_tdata_reg_reg[13] ,
    \temp_m_axis_tdata_reg_reg[14] ,
    \temp_m_axis_tdata_reg_reg[15]_0 ,
    \s_axil_rdata_reg_int_reg_reg[31] ,
    \s_axil_rdata_reg_int_reg_reg[0] ,
    \s_axil_rdata_reg_int_reg_reg[1] ,
    \s_axil_rdata_reg_int_reg_reg[2] ,
    \s_axil_rdata_reg_int_reg_reg[3] ,
    \s_axil_rdata_reg_int_reg_reg[4] ,
    \s_axil_rdata_reg_int_reg_reg[5] ,
    \s_axil_rdata_reg_int_reg_reg[6] ,
    \s_axil_rdata_reg_int_reg_reg[7] ,
    \s_axil_rdata_reg_int_reg_reg[8] ,
    \s_axil_rdata_reg_int_reg_reg[9] ,
    \s_axil_rdata_reg_int_reg_reg[10] ,
    \s_axil_rdata_reg_int_reg_reg[11] ,
    \s_axil_rdata_reg_int_reg_reg[12] ,
    \s_axil_rdata_reg_int_reg_reg[13] ,
    \s_axil_rdata_reg_int_reg_reg[14] ,
    \s_axil_rdata_reg_int_reg_reg[15] ,
    \s_axil_rdata_reg_int_reg_reg[16] ,
    \s_axil_rdata_reg_int_reg_reg[17] ,
    \s_axil_rdata_reg_int_reg_reg[18] ,
    \s_axil_rdata_reg_int_reg_reg[19] ,
    \s_axil_rdata_reg_int_reg_reg[20] ,
    \s_axil_rdata_reg_int_reg_reg[21] ,
    \s_axil_rdata_reg_int_reg_reg[22] ,
    \s_axil_rdata_reg_int_reg_reg[23] ,
    \s_axil_rdata_reg_int_reg_reg[24] ,
    \s_axil_rdata_reg_int_reg_reg[25] ,
    \s_axil_rdata_reg_int_reg_reg[26] ,
    \s_axil_rdata_reg_int_reg_reg[27] ,
    \s_axil_rdata_reg_int_reg_reg[28] ,
    \s_axil_rdata_reg_int_reg_reg[29] ,
    \s_axil_rdata_reg_int_reg_reg[30] ,
    \s_axil_rdata_reg_int_reg_reg[31]_0 ,
    s_axil_grid_wstrb,
    s_axil_grid_araddr,
    s_axil_grid_awaddr,
    s_axil_grid_rready,
    rdack_a_reg,
    s_axil_grid_arvalid,
    rdack_a_reg_0,
    s_axil_grid_awvalid,
    s_axil_grid_wvalid,
    s_axil_grid_wready,
    last_read_a_reg,
    s_axil_grid_bready,
    s_axil_grid_bvalid);
  output [15:0]ram_reg;
  output [15:0]ram_reg_0;
  output [15:0]ram_reg_1;
  output [15:0]ram_reg_2;
  output [1:0]dack_o;
  output mem_rd_en_reg;
  output s_axil_grid_rready_0;
  output [15:0]int_doutb;
  output [31:0]int_douta;
  output int_ram_grid_bram_rdack;
  output s_axil_grid_awvalid_0;
  input core_clk;
  input s_axil_grid_aclk;
  input [2:0]Q;
  input [31:0]s_axil_grid_wdata;
  input rdack_b_reg;
  input [0:0]int_rdenb;
  input \temp_m_axis_tdata_reg_reg[15] ;
  input \temp_m_axis_tdata_reg_reg[0] ;
  input \temp_m_axis_tdata_reg_reg[1] ;
  input \temp_m_axis_tdata_reg_reg[2] ;
  input \temp_m_axis_tdata_reg_reg[3] ;
  input \temp_m_axis_tdata_reg_reg[4] ;
  input \temp_m_axis_tdata_reg_reg[5] ;
  input \temp_m_axis_tdata_reg_reg[6] ;
  input \temp_m_axis_tdata_reg_reg[7] ;
  input \temp_m_axis_tdata_reg_reg[8] ;
  input \temp_m_axis_tdata_reg_reg[9] ;
  input \temp_m_axis_tdata_reg_reg[10] ;
  input \temp_m_axis_tdata_reg_reg[11] ;
  input \temp_m_axis_tdata_reg_reg[12] ;
  input \temp_m_axis_tdata_reg_reg[13] ;
  input \temp_m_axis_tdata_reg_reg[14] ;
  input \temp_m_axis_tdata_reg_reg[15]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[31] ;
  input \s_axil_rdata_reg_int_reg_reg[0] ;
  input \s_axil_rdata_reg_int_reg_reg[1] ;
  input \s_axil_rdata_reg_int_reg_reg[2] ;
  input \s_axil_rdata_reg_int_reg_reg[3] ;
  input \s_axil_rdata_reg_int_reg_reg[4] ;
  input \s_axil_rdata_reg_int_reg_reg[5] ;
  input \s_axil_rdata_reg_int_reg_reg[6] ;
  input \s_axil_rdata_reg_int_reg_reg[7] ;
  input \s_axil_rdata_reg_int_reg_reg[8] ;
  input \s_axil_rdata_reg_int_reg_reg[9] ;
  input \s_axil_rdata_reg_int_reg_reg[10] ;
  input \s_axil_rdata_reg_int_reg_reg[11] ;
  input \s_axil_rdata_reg_int_reg_reg[12] ;
  input \s_axil_rdata_reg_int_reg_reg[13] ;
  input \s_axil_rdata_reg_int_reg_reg[14] ;
  input \s_axil_rdata_reg_int_reg_reg[15] ;
  input \s_axil_rdata_reg_int_reg_reg[16] ;
  input \s_axil_rdata_reg_int_reg_reg[17] ;
  input \s_axil_rdata_reg_int_reg_reg[18] ;
  input \s_axil_rdata_reg_int_reg_reg[19] ;
  input \s_axil_rdata_reg_int_reg_reg[20] ;
  input \s_axil_rdata_reg_int_reg_reg[21] ;
  input \s_axil_rdata_reg_int_reg_reg[22] ;
  input \s_axil_rdata_reg_int_reg_reg[23] ;
  input \s_axil_rdata_reg_int_reg_reg[24] ;
  input \s_axil_rdata_reg_int_reg_reg[25] ;
  input \s_axil_rdata_reg_int_reg_reg[26] ;
  input \s_axil_rdata_reg_int_reg_reg[27] ;
  input \s_axil_rdata_reg_int_reg_reg[28] ;
  input \s_axil_rdata_reg_int_reg_reg[29] ;
  input \s_axil_rdata_reg_int_reg_reg[30] ;
  input \s_axil_rdata_reg_int_reg_reg[31]_0 ;
  input [3:0]s_axil_grid_wstrb;
  input [1:0]s_axil_grid_araddr;
  input [1:0]s_axil_grid_awaddr;
  input s_axil_grid_rready;
  input rdack_a_reg;
  input s_axil_grid_arvalid;
  input rdack_a_reg_0;
  input s_axil_grid_awvalid;
  input s_axil_grid_wvalid;
  input s_axil_grid_wready;
  input last_read_a_reg;
  input s_axil_grid_bready;
  input s_axil_grid_bvalid;

  wire [2:0]Q;
  wire [1:0]addra;
  wire core_clk;
  wire [1:0]dack_o;
  wire [31:0]int_douta;
  wire [15:0]int_doutb;
  wire int_ram_grid_bram_rdack;
  wire [0:0]int_rdenb;
  wire last_read_a_reg;
  wire mem_rd_en_reg;
  wire [15:0]ram_reg;
  wire [15:0]ram_reg_0;
  wire [15:0]ram_reg_1;
  wire [15:0]ram_reg_2;
  wire rdack_a_reg;
  wire rdack_a_reg_0;
  wire rdack_b_reg;
  wire s_axil_grid_aclk;
  wire [1:0]s_axil_grid_araddr;
  wire s_axil_grid_arvalid;
  wire [1:0]s_axil_grid_awaddr;
  wire s_axil_grid_awvalid;
  wire s_axil_grid_awvalid_0;
  wire s_axil_grid_bready;
  wire s_axil_grid_bvalid;
  wire s_axil_grid_rready;
  wire s_axil_grid_rready_0;
  wire [31:0]s_axil_grid_wdata;
  wire s_axil_grid_wready;
  wire [3:0]s_axil_grid_wstrb;
  wire s_axil_grid_wvalid;
  wire \s_axil_rdata_reg_int_reg_reg[0] ;
  wire \s_axil_rdata_reg_int_reg_reg[10] ;
  wire \s_axil_rdata_reg_int_reg_reg[11] ;
  wire \s_axil_rdata_reg_int_reg_reg[12] ;
  wire \s_axil_rdata_reg_int_reg_reg[13] ;
  wire \s_axil_rdata_reg_int_reg_reg[14] ;
  wire \s_axil_rdata_reg_int_reg_reg[15] ;
  wire \s_axil_rdata_reg_int_reg_reg[16] ;
  wire \s_axil_rdata_reg_int_reg_reg[17] ;
  wire \s_axil_rdata_reg_int_reg_reg[18] ;
  wire \s_axil_rdata_reg_int_reg_reg[19] ;
  wire \s_axil_rdata_reg_int_reg_reg[1] ;
  wire \s_axil_rdata_reg_int_reg_reg[20] ;
  wire \s_axil_rdata_reg_int_reg_reg[21] ;
  wire \s_axil_rdata_reg_int_reg_reg[22] ;
  wire \s_axil_rdata_reg_int_reg_reg[23] ;
  wire \s_axil_rdata_reg_int_reg_reg[24] ;
  wire \s_axil_rdata_reg_int_reg_reg[25] ;
  wire \s_axil_rdata_reg_int_reg_reg[26] ;
  wire \s_axil_rdata_reg_int_reg_reg[27] ;
  wire \s_axil_rdata_reg_int_reg_reg[28] ;
  wire \s_axil_rdata_reg_int_reg_reg[29] ;
  wire \s_axil_rdata_reg_int_reg_reg[2] ;
  wire \s_axil_rdata_reg_int_reg_reg[30] ;
  wire \s_axil_rdata_reg_int_reg_reg[31] ;
  wire \s_axil_rdata_reg_int_reg_reg[31]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[3] ;
  wire \s_axil_rdata_reg_int_reg_reg[4] ;
  wire \s_axil_rdata_reg_int_reg_reg[5] ;
  wire \s_axil_rdata_reg_int_reg_reg[6] ;
  wire \s_axil_rdata_reg_int_reg_reg[7] ;
  wire \s_axil_rdata_reg_int_reg_reg[8] ;
  wire \s_axil_rdata_reg_int_reg_reg[9] ;
  wire \temp_m_axis_tdata_reg_reg[0] ;
  wire \temp_m_axis_tdata_reg_reg[10] ;
  wire \temp_m_axis_tdata_reg_reg[11] ;
  wire \temp_m_axis_tdata_reg_reg[12] ;
  wire \temp_m_axis_tdata_reg_reg[13] ;
  wire \temp_m_axis_tdata_reg_reg[14] ;
  wire \temp_m_axis_tdata_reg_reg[15] ;
  wire \temp_m_axis_tdata_reg_reg[15]_0 ;
  wire \temp_m_axis_tdata_reg_reg[1] ;
  wire \temp_m_axis_tdata_reg_reg[2] ;
  wire \temp_m_axis_tdata_reg_reg[3] ;
  wire \temp_m_axis_tdata_reg_reg[4] ;
  wire \temp_m_axis_tdata_reg_reg[5] ;
  wire \temp_m_axis_tdata_reg_reg[6] ;
  wire \temp_m_axis_tdata_reg_reg[7] ;
  wire \temp_m_axis_tdata_reg_reg[8] ;
  wire \temp_m_axis_tdata_reg_reg[9] ;

  KanTop_KanAcceleratorWrapper_0_0_BramReadEn__parameterized0 \bram_read_en_genblock[0].bram_inst 
       (.ADDRBWRADDR(addra),
        .Q(Q),
        .core_clk(core_clk),
        .dack_o(dack_o[0]),
        .int_douta(int_douta[15:0]),
        .int_doutb(int_doutb),
        .int_ram_grid_bram_rdack(int_ram_grid_bram_rdack),
        .mem_rd_en_reg(mem_rd_en_reg),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(s_axil_grid_awvalid_0),
        .rdack_a_reg_0(s_axil_grid_rready_0),
        .rdack_b_reg_0(rdack_b_reg),
        .s_axil_grid_aclk(s_axil_grid_aclk),
        .s_axil_grid_wdata(s_axil_grid_wdata[15:0]),
        .s_axil_grid_wstrb(s_axil_grid_wstrb[1:0]),
        .\s_axil_rdata_reg_int_reg_reg[0] (\s_axil_rdata_reg_int_reg_reg[0] ),
        .\s_axil_rdata_reg_int_reg_reg[10] (\s_axil_rdata_reg_int_reg_reg[10] ),
        .\s_axil_rdata_reg_int_reg_reg[11] (\s_axil_rdata_reg_int_reg_reg[11] ),
        .\s_axil_rdata_reg_int_reg_reg[12] (\s_axil_rdata_reg_int_reg_reg[12] ),
        .\s_axil_rdata_reg_int_reg_reg[13] (\s_axil_rdata_reg_int_reg_reg[13] ),
        .\s_axil_rdata_reg_int_reg_reg[14] (\s_axil_rdata_reg_int_reg_reg[14] ),
        .\s_axil_rdata_reg_int_reg_reg[15] (\s_axil_rdata_reg_int_reg_reg[31] ),
        .\s_axil_rdata_reg_int_reg_reg[15]_0 (\s_axil_rdata_reg_int_reg_reg[15] ),
        .\s_axil_rdata_reg_int_reg_reg[1] (\s_axil_rdata_reg_int_reg_reg[1] ),
        .\s_axil_rdata_reg_int_reg_reg[2] (\s_axil_rdata_reg_int_reg_reg[2] ),
        .\s_axil_rdata_reg_int_reg_reg[3] (\s_axil_rdata_reg_int_reg_reg[3] ),
        .\s_axil_rdata_reg_int_reg_reg[4] (\s_axil_rdata_reg_int_reg_reg[4] ),
        .\s_axil_rdata_reg_int_reg_reg[5] (\s_axil_rdata_reg_int_reg_reg[5] ),
        .\s_axil_rdata_reg_int_reg_reg[6] (\s_axil_rdata_reg_int_reg_reg[6] ),
        .\s_axil_rdata_reg_int_reg_reg[7] (\s_axil_rdata_reg_int_reg_reg[7] ),
        .\s_axil_rdata_reg_int_reg_reg[8] (\s_axil_rdata_reg_int_reg_reg[8] ),
        .\s_axil_rdata_reg_int_reg_reg[9] (\s_axil_rdata_reg_int_reg_reg[9] ),
        .\temp_m_axis_tdata_reg_reg[0] (\temp_m_axis_tdata_reg_reg[0] ),
        .\temp_m_axis_tdata_reg_reg[10] (\temp_m_axis_tdata_reg_reg[10] ),
        .\temp_m_axis_tdata_reg_reg[11] (\temp_m_axis_tdata_reg_reg[11] ),
        .\temp_m_axis_tdata_reg_reg[12] (\temp_m_axis_tdata_reg_reg[12] ),
        .\temp_m_axis_tdata_reg_reg[13] (\temp_m_axis_tdata_reg_reg[13] ),
        .\temp_m_axis_tdata_reg_reg[14] (\temp_m_axis_tdata_reg_reg[14] ),
        .\temp_m_axis_tdata_reg_reg[15] (\temp_m_axis_tdata_reg_reg[15] ),
        .\temp_m_axis_tdata_reg_reg[15]_0 (\temp_m_axis_tdata_reg_reg[15]_0 ),
        .\temp_m_axis_tdata_reg_reg[1] (\temp_m_axis_tdata_reg_reg[1] ),
        .\temp_m_axis_tdata_reg_reg[2] (\temp_m_axis_tdata_reg_reg[2] ),
        .\temp_m_axis_tdata_reg_reg[3] (\temp_m_axis_tdata_reg_reg[3] ),
        .\temp_m_axis_tdata_reg_reg[4] (\temp_m_axis_tdata_reg_reg[4] ),
        .\temp_m_axis_tdata_reg_reg[5] (\temp_m_axis_tdata_reg_reg[5] ),
        .\temp_m_axis_tdata_reg_reg[6] (\temp_m_axis_tdata_reg_reg[6] ),
        .\temp_m_axis_tdata_reg_reg[7] (\temp_m_axis_tdata_reg_reg[7] ),
        .\temp_m_axis_tdata_reg_reg[8] (\temp_m_axis_tdata_reg_reg[8] ),
        .\temp_m_axis_tdata_reg_reg[9] (\temp_m_axis_tdata_reg_reg[9] ),
        .temp_m_axis_tvalid_reg_reg(dack_o[1]));
  KanTop_KanAcceleratorWrapper_0_0_BramReadEn__parameterized0_73 \bram_read_en_genblock[1].bram_inst 
       (.ADDRBWRADDR(addra),
        .Q(Q),
        .core_clk(core_clk),
        .dack_o(dack_o[1]),
        .int_douta(int_douta[31:16]),
        .int_rdenb(int_rdenb),
        .last_read_a_reg(last_read_a_reg),
        .ram_reg_0(ram_reg_1),
        .ram_reg_1(ram_reg_2),
        .rdack_a_reg(rdack_a_reg),
        .rdack_a_reg_0(rdack_a_reg_0),
        .s_axil_grid_aclk(s_axil_grid_aclk),
        .s_axil_grid_araddr(s_axil_grid_araddr),
        .s_axil_grid_arvalid(s_axil_grid_arvalid),
        .s_axil_grid_awaddr(s_axil_grid_awaddr),
        .s_axil_grid_awvalid(s_axil_grid_awvalid),
        .s_axil_grid_awvalid_0(s_axil_grid_awvalid_0),
        .s_axil_grid_bready(s_axil_grid_bready),
        .s_axil_grid_bvalid(s_axil_grid_bvalid),
        .s_axil_grid_rready(s_axil_grid_rready),
        .s_axil_grid_rready_0(s_axil_grid_rready_0),
        .s_axil_grid_wdata(s_axil_grid_wdata[31:16]),
        .s_axil_grid_wready(s_axil_grid_wready),
        .s_axil_grid_wstrb(s_axil_grid_wstrb[3:2]),
        .s_axil_grid_wvalid(s_axil_grid_wvalid),
        .\s_axil_rdata_reg_int_reg_reg[16] (\s_axil_rdata_reg_int_reg_reg[16] ),
        .\s_axil_rdata_reg_int_reg_reg[17] (\s_axil_rdata_reg_int_reg_reg[17] ),
        .\s_axil_rdata_reg_int_reg_reg[18] (\s_axil_rdata_reg_int_reg_reg[18] ),
        .\s_axil_rdata_reg_int_reg_reg[19] (\s_axil_rdata_reg_int_reg_reg[19] ),
        .\s_axil_rdata_reg_int_reg_reg[20] (\s_axil_rdata_reg_int_reg_reg[20] ),
        .\s_axil_rdata_reg_int_reg_reg[21] (\s_axil_rdata_reg_int_reg_reg[21] ),
        .\s_axil_rdata_reg_int_reg_reg[22] (\s_axil_rdata_reg_int_reg_reg[22] ),
        .\s_axil_rdata_reg_int_reg_reg[23] (\s_axil_rdata_reg_int_reg_reg[23] ),
        .\s_axil_rdata_reg_int_reg_reg[24] (\s_axil_rdata_reg_int_reg_reg[24] ),
        .\s_axil_rdata_reg_int_reg_reg[25] (\s_axil_rdata_reg_int_reg_reg[25] ),
        .\s_axil_rdata_reg_int_reg_reg[26] (\s_axil_rdata_reg_int_reg_reg[26] ),
        .\s_axil_rdata_reg_int_reg_reg[27] (\s_axil_rdata_reg_int_reg_reg[27] ),
        .\s_axil_rdata_reg_int_reg_reg[28] (\s_axil_rdata_reg_int_reg_reg[28] ),
        .\s_axil_rdata_reg_int_reg_reg[29] (\s_axil_rdata_reg_int_reg_reg[29] ),
        .\s_axil_rdata_reg_int_reg_reg[30] (\s_axil_rdata_reg_int_reg_reg[30] ),
        .\s_axil_rdata_reg_int_reg_reg[31] (\s_axil_rdata_reg_int_reg_reg[31] ),
        .\s_axil_rdata_reg_int_reg_reg[31]_0 (\s_axil_rdata_reg_int_reg_reg[31]_0 ));
endmodule

(* ORIG_REF_NAME = "MultiBankBramReadEn" *) 
module KanTop_KanAcceleratorWrapper_0_0_MultiBankBramReadEn__parameterized1
   (ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    dack_o,
    mem_rd_en_reg,
    s_axil_scle_rready_0,
    int_douta,
    int_doutb,
    int_ram_scle_bram_rdack,
    s_axil_scle_awvalid_0,
    s_axil_scle_aclk,
    core_clk,
    s_axil_scle_wdata,
    rdack_b_reg,
    int_rdenb_1,
    \s_axil_rdata_reg_int_reg_reg[31] ,
    \s_axil_rdata_reg_int_reg_reg[0] ,
    \s_axil_rdata_reg_int_reg_reg[1] ,
    \s_axil_rdata_reg_int_reg_reg[2] ,
    \s_axil_rdata_reg_int_reg_reg[3] ,
    \s_axil_rdata_reg_int_reg_reg[4] ,
    \s_axil_rdata_reg_int_reg_reg[5] ,
    \s_axil_rdata_reg_int_reg_reg[6] ,
    \s_axil_rdata_reg_int_reg_reg[7] ,
    \s_axil_rdata_reg_int_reg_reg[8] ,
    \s_axil_rdata_reg_int_reg_reg[9] ,
    \s_axil_rdata_reg_int_reg_reg[10] ,
    \s_axil_rdata_reg_int_reg_reg[11] ,
    \s_axil_rdata_reg_int_reg_reg[12] ,
    \s_axil_rdata_reg_int_reg_reg[13] ,
    \s_axil_rdata_reg_int_reg_reg[14] ,
    \s_axil_rdata_reg_int_reg_reg[15] ,
    \temp_m_axis_tdata_reg_reg[15] ,
    \temp_m_axis_tdata_reg_reg[0] ,
    \temp_m_axis_tdata_reg_reg[1] ,
    \temp_m_axis_tdata_reg_reg[2] ,
    \temp_m_axis_tdata_reg_reg[3] ,
    \temp_m_axis_tdata_reg_reg[4] ,
    \temp_m_axis_tdata_reg_reg[5] ,
    \temp_m_axis_tdata_reg_reg[6] ,
    \temp_m_axis_tdata_reg_reg[7] ,
    \temp_m_axis_tdata_reg_reg[8] ,
    \temp_m_axis_tdata_reg_reg[9] ,
    \temp_m_axis_tdata_reg_reg[10] ,
    \temp_m_axis_tdata_reg_reg[11] ,
    \temp_m_axis_tdata_reg_reg[12] ,
    \temp_m_axis_tdata_reg_reg[13] ,
    \temp_m_axis_tdata_reg_reg[14] ,
    \temp_m_axis_tdata_reg_reg[15]_0 ,
    \s_axil_rdata_reg_int_reg_reg[16] ,
    \s_axil_rdata_reg_int_reg_reg[17] ,
    \s_axil_rdata_reg_int_reg_reg[18] ,
    \s_axil_rdata_reg_int_reg_reg[19] ,
    \s_axil_rdata_reg_int_reg_reg[20] ,
    \s_axil_rdata_reg_int_reg_reg[21] ,
    \s_axil_rdata_reg_int_reg_reg[22] ,
    \s_axil_rdata_reg_int_reg_reg[23] ,
    \s_axil_rdata_reg_int_reg_reg[24] ,
    \s_axil_rdata_reg_int_reg_reg[25] ,
    \s_axil_rdata_reg_int_reg_reg[26] ,
    \s_axil_rdata_reg_int_reg_reg[27] ,
    \s_axil_rdata_reg_int_reg_reg[28] ,
    \s_axil_rdata_reg_int_reg_reg[29] ,
    \s_axil_rdata_reg_int_reg_reg[30] ,
    \s_axil_rdata_reg_int_reg_reg[31]_0 ,
    s_axil_scle_wstrb,
    s_axil_scle_araddr,
    s_axil_scle_awaddr,
    s_axil_scle_rready,
    rdack_a_reg,
    s_axil_scle_arvalid,
    rdack_a_reg_0,
    s_axil_scle_awvalid,
    s_axil_scle_wvalid,
    s_axil_scle_wready,
    last_read_a_reg,
    s_axil_scle_bready,
    s_axil_scle_bvalid);
  output [15:0]ram_reg;
  output [15:0]ram_reg_0;
  output [15:0]ram_reg_1;
  output [15:0]ram_reg_2;
  output [1:0]dack_o;
  output mem_rd_en_reg;
  output s_axil_scle_rready_0;
  output [31:0]int_douta;
  output [15:0]int_doutb;
  output int_ram_scle_bram_rdack;
  output s_axil_scle_awvalid_0;
  input s_axil_scle_aclk;
  input core_clk;
  input [31:0]s_axil_scle_wdata;
  input rdack_b_reg;
  input [0:0]int_rdenb_1;
  input \s_axil_rdata_reg_int_reg_reg[31] ;
  input \s_axil_rdata_reg_int_reg_reg[0] ;
  input \s_axil_rdata_reg_int_reg_reg[1] ;
  input \s_axil_rdata_reg_int_reg_reg[2] ;
  input \s_axil_rdata_reg_int_reg_reg[3] ;
  input \s_axil_rdata_reg_int_reg_reg[4] ;
  input \s_axil_rdata_reg_int_reg_reg[5] ;
  input \s_axil_rdata_reg_int_reg_reg[6] ;
  input \s_axil_rdata_reg_int_reg_reg[7] ;
  input \s_axil_rdata_reg_int_reg_reg[8] ;
  input \s_axil_rdata_reg_int_reg_reg[9] ;
  input \s_axil_rdata_reg_int_reg_reg[10] ;
  input \s_axil_rdata_reg_int_reg_reg[11] ;
  input \s_axil_rdata_reg_int_reg_reg[12] ;
  input \s_axil_rdata_reg_int_reg_reg[13] ;
  input \s_axil_rdata_reg_int_reg_reg[14] ;
  input \s_axil_rdata_reg_int_reg_reg[15] ;
  input \temp_m_axis_tdata_reg_reg[15] ;
  input \temp_m_axis_tdata_reg_reg[0] ;
  input \temp_m_axis_tdata_reg_reg[1] ;
  input \temp_m_axis_tdata_reg_reg[2] ;
  input \temp_m_axis_tdata_reg_reg[3] ;
  input \temp_m_axis_tdata_reg_reg[4] ;
  input \temp_m_axis_tdata_reg_reg[5] ;
  input \temp_m_axis_tdata_reg_reg[6] ;
  input \temp_m_axis_tdata_reg_reg[7] ;
  input \temp_m_axis_tdata_reg_reg[8] ;
  input \temp_m_axis_tdata_reg_reg[9] ;
  input \temp_m_axis_tdata_reg_reg[10] ;
  input \temp_m_axis_tdata_reg_reg[11] ;
  input \temp_m_axis_tdata_reg_reg[12] ;
  input \temp_m_axis_tdata_reg_reg[13] ;
  input \temp_m_axis_tdata_reg_reg[14] ;
  input \temp_m_axis_tdata_reg_reg[15]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[16] ;
  input \s_axil_rdata_reg_int_reg_reg[17] ;
  input \s_axil_rdata_reg_int_reg_reg[18] ;
  input \s_axil_rdata_reg_int_reg_reg[19] ;
  input \s_axil_rdata_reg_int_reg_reg[20] ;
  input \s_axil_rdata_reg_int_reg_reg[21] ;
  input \s_axil_rdata_reg_int_reg_reg[22] ;
  input \s_axil_rdata_reg_int_reg_reg[23] ;
  input \s_axil_rdata_reg_int_reg_reg[24] ;
  input \s_axil_rdata_reg_int_reg_reg[25] ;
  input \s_axil_rdata_reg_int_reg_reg[26] ;
  input \s_axil_rdata_reg_int_reg_reg[27] ;
  input \s_axil_rdata_reg_int_reg_reg[28] ;
  input \s_axil_rdata_reg_int_reg_reg[29] ;
  input \s_axil_rdata_reg_int_reg_reg[30] ;
  input \s_axil_rdata_reg_int_reg_reg[31]_0 ;
  input [3:0]s_axil_scle_wstrb;
  input [0:0]s_axil_scle_araddr;
  input [0:0]s_axil_scle_awaddr;
  input s_axil_scle_rready;
  input rdack_a_reg;
  input s_axil_scle_arvalid;
  input rdack_a_reg_0;
  input s_axil_scle_awvalid;
  input s_axil_scle_wvalid;
  input s_axil_scle_wready;
  input last_read_a_reg;
  input s_axil_scle_bready;
  input s_axil_scle_bvalid;

  wire addra;
  wire core_clk;
  wire [1:0]dack_o;
  wire [31:0]int_douta;
  wire [15:0]int_doutb;
  wire int_ram_scle_bram_rdack;
  wire [0:0]int_rdenb_1;
  wire last_read_a_reg;
  wire mem_rd_en_reg;
  wire [15:0]ram_reg;
  wire [15:0]ram_reg_0;
  wire [15:0]ram_reg_1;
  wire [15:0]ram_reg_2;
  wire rdack_a_reg;
  wire rdack_a_reg_0;
  wire rdack_b_reg;
  wire \s_axil_rdata_reg_int_reg_reg[0] ;
  wire \s_axil_rdata_reg_int_reg_reg[10] ;
  wire \s_axil_rdata_reg_int_reg_reg[11] ;
  wire \s_axil_rdata_reg_int_reg_reg[12] ;
  wire \s_axil_rdata_reg_int_reg_reg[13] ;
  wire \s_axil_rdata_reg_int_reg_reg[14] ;
  wire \s_axil_rdata_reg_int_reg_reg[15] ;
  wire \s_axil_rdata_reg_int_reg_reg[16] ;
  wire \s_axil_rdata_reg_int_reg_reg[17] ;
  wire \s_axil_rdata_reg_int_reg_reg[18] ;
  wire \s_axil_rdata_reg_int_reg_reg[19] ;
  wire \s_axil_rdata_reg_int_reg_reg[1] ;
  wire \s_axil_rdata_reg_int_reg_reg[20] ;
  wire \s_axil_rdata_reg_int_reg_reg[21] ;
  wire \s_axil_rdata_reg_int_reg_reg[22] ;
  wire \s_axil_rdata_reg_int_reg_reg[23] ;
  wire \s_axil_rdata_reg_int_reg_reg[24] ;
  wire \s_axil_rdata_reg_int_reg_reg[25] ;
  wire \s_axil_rdata_reg_int_reg_reg[26] ;
  wire \s_axil_rdata_reg_int_reg_reg[27] ;
  wire \s_axil_rdata_reg_int_reg_reg[28] ;
  wire \s_axil_rdata_reg_int_reg_reg[29] ;
  wire \s_axil_rdata_reg_int_reg_reg[2] ;
  wire \s_axil_rdata_reg_int_reg_reg[30] ;
  wire \s_axil_rdata_reg_int_reg_reg[31] ;
  wire \s_axil_rdata_reg_int_reg_reg[31]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[3] ;
  wire \s_axil_rdata_reg_int_reg_reg[4] ;
  wire \s_axil_rdata_reg_int_reg_reg[5] ;
  wire \s_axil_rdata_reg_int_reg_reg[6] ;
  wire \s_axil_rdata_reg_int_reg_reg[7] ;
  wire \s_axil_rdata_reg_int_reg_reg[8] ;
  wire \s_axil_rdata_reg_int_reg_reg[9] ;
  wire s_axil_scle_aclk;
  wire [0:0]s_axil_scle_araddr;
  wire s_axil_scle_arvalid;
  wire [0:0]s_axil_scle_awaddr;
  wire s_axil_scle_awvalid;
  wire s_axil_scle_awvalid_0;
  wire s_axil_scle_bready;
  wire s_axil_scle_bvalid;
  wire s_axil_scle_rready;
  wire s_axil_scle_rready_0;
  wire [31:0]s_axil_scle_wdata;
  wire s_axil_scle_wready;
  wire [3:0]s_axil_scle_wstrb;
  wire s_axil_scle_wvalid;
  wire \temp_m_axis_tdata_reg_reg[0] ;
  wire \temp_m_axis_tdata_reg_reg[10] ;
  wire \temp_m_axis_tdata_reg_reg[11] ;
  wire \temp_m_axis_tdata_reg_reg[12] ;
  wire \temp_m_axis_tdata_reg_reg[13] ;
  wire \temp_m_axis_tdata_reg_reg[14] ;
  wire \temp_m_axis_tdata_reg_reg[15] ;
  wire \temp_m_axis_tdata_reg_reg[15]_0 ;
  wire \temp_m_axis_tdata_reg_reg[1] ;
  wire \temp_m_axis_tdata_reg_reg[2] ;
  wire \temp_m_axis_tdata_reg_reg[3] ;
  wire \temp_m_axis_tdata_reg_reg[4] ;
  wire \temp_m_axis_tdata_reg_reg[5] ;
  wire \temp_m_axis_tdata_reg_reg[6] ;
  wire \temp_m_axis_tdata_reg_reg[7] ;
  wire \temp_m_axis_tdata_reg_reg[8] ;
  wire \temp_m_axis_tdata_reg_reg[9] ;

  KanTop_KanAcceleratorWrapper_0_0_BramReadEn__parameterized1 \bram_read_en_genblock[0].bram_inst 
       (.ADDRARDADDR(addra),
        .core_clk(core_clk),
        .dack_o(dack_o[0]),
        .int_douta(int_douta[15:0]),
        .int_doutb(int_doutb),
        .int_ram_scle_bram_rdack(int_ram_scle_bram_rdack),
        .mem_rd_en_reg(mem_rd_en_reg),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(s_axil_scle_awvalid_0),
        .rdack_a_reg_0(s_axil_scle_rready_0),
        .rdack_b_reg_0(rdack_b_reg),
        .\s_axil_rdata_reg_int_reg_reg[0] (\s_axil_rdata_reg_int_reg_reg[0] ),
        .\s_axil_rdata_reg_int_reg_reg[10] (\s_axil_rdata_reg_int_reg_reg[10] ),
        .\s_axil_rdata_reg_int_reg_reg[11] (\s_axil_rdata_reg_int_reg_reg[11] ),
        .\s_axil_rdata_reg_int_reg_reg[12] (\s_axil_rdata_reg_int_reg_reg[12] ),
        .\s_axil_rdata_reg_int_reg_reg[13] (\s_axil_rdata_reg_int_reg_reg[13] ),
        .\s_axil_rdata_reg_int_reg_reg[14] (\s_axil_rdata_reg_int_reg_reg[14] ),
        .\s_axil_rdata_reg_int_reg_reg[15] (\s_axil_rdata_reg_int_reg_reg[31] ),
        .\s_axil_rdata_reg_int_reg_reg[15]_0 (\s_axil_rdata_reg_int_reg_reg[15] ),
        .\s_axil_rdata_reg_int_reg_reg[1] (\s_axil_rdata_reg_int_reg_reg[1] ),
        .\s_axil_rdata_reg_int_reg_reg[2] (\s_axil_rdata_reg_int_reg_reg[2] ),
        .\s_axil_rdata_reg_int_reg_reg[3] (\s_axil_rdata_reg_int_reg_reg[3] ),
        .\s_axil_rdata_reg_int_reg_reg[4] (\s_axil_rdata_reg_int_reg_reg[4] ),
        .\s_axil_rdata_reg_int_reg_reg[5] (\s_axil_rdata_reg_int_reg_reg[5] ),
        .\s_axil_rdata_reg_int_reg_reg[6] (\s_axil_rdata_reg_int_reg_reg[6] ),
        .\s_axil_rdata_reg_int_reg_reg[7] (\s_axil_rdata_reg_int_reg_reg[7] ),
        .\s_axil_rdata_reg_int_reg_reg[8] (\s_axil_rdata_reg_int_reg_reg[8] ),
        .\s_axil_rdata_reg_int_reg_reg[9] (\s_axil_rdata_reg_int_reg_reg[9] ),
        .s_axil_scle_aclk(s_axil_scle_aclk),
        .s_axil_scle_wdata(s_axil_scle_wdata[15:0]),
        .s_axil_scle_wstrb(s_axil_scle_wstrb[1:0]),
        .\temp_m_axis_tdata_reg_reg[0] (\temp_m_axis_tdata_reg_reg[0] ),
        .\temp_m_axis_tdata_reg_reg[10] (\temp_m_axis_tdata_reg_reg[10] ),
        .\temp_m_axis_tdata_reg_reg[11] (\temp_m_axis_tdata_reg_reg[11] ),
        .\temp_m_axis_tdata_reg_reg[12] (\temp_m_axis_tdata_reg_reg[12] ),
        .\temp_m_axis_tdata_reg_reg[13] (\temp_m_axis_tdata_reg_reg[13] ),
        .\temp_m_axis_tdata_reg_reg[14] (\temp_m_axis_tdata_reg_reg[14] ),
        .\temp_m_axis_tdata_reg_reg[15] (\temp_m_axis_tdata_reg_reg[15] ),
        .\temp_m_axis_tdata_reg_reg[15]_0 (\temp_m_axis_tdata_reg_reg[15]_0 ),
        .\temp_m_axis_tdata_reg_reg[1] (\temp_m_axis_tdata_reg_reg[1] ),
        .\temp_m_axis_tdata_reg_reg[2] (\temp_m_axis_tdata_reg_reg[2] ),
        .\temp_m_axis_tdata_reg_reg[3] (\temp_m_axis_tdata_reg_reg[3] ),
        .\temp_m_axis_tdata_reg_reg[4] (\temp_m_axis_tdata_reg_reg[4] ),
        .\temp_m_axis_tdata_reg_reg[5] (\temp_m_axis_tdata_reg_reg[5] ),
        .\temp_m_axis_tdata_reg_reg[6] (\temp_m_axis_tdata_reg_reg[6] ),
        .\temp_m_axis_tdata_reg_reg[7] (\temp_m_axis_tdata_reg_reg[7] ),
        .\temp_m_axis_tdata_reg_reg[8] (\temp_m_axis_tdata_reg_reg[8] ),
        .\temp_m_axis_tdata_reg_reg[9] (\temp_m_axis_tdata_reg_reg[9] ),
        .temp_m_axis_tvalid_reg_reg(dack_o[1]));
  KanTop_KanAcceleratorWrapper_0_0_BramReadEn__parameterized1_72 \bram_read_en_genblock[1].bram_inst 
       (.ADDRARDADDR(addra),
        .core_clk(core_clk),
        .dack_o(dack_o[1]),
        .int_douta(int_douta[31:16]),
        .int_rdenb_1(int_rdenb_1),
        .last_read_a_reg(last_read_a_reg),
        .ram_reg_0(ram_reg_1),
        .ram_reg_1(ram_reg_2),
        .rdack_a_reg(rdack_a_reg),
        .rdack_a_reg_0(rdack_a_reg_0),
        .\s_axil_rdata_reg_int_reg_reg[16] (\s_axil_rdata_reg_int_reg_reg[16] ),
        .\s_axil_rdata_reg_int_reg_reg[17] (\s_axil_rdata_reg_int_reg_reg[17] ),
        .\s_axil_rdata_reg_int_reg_reg[18] (\s_axil_rdata_reg_int_reg_reg[18] ),
        .\s_axil_rdata_reg_int_reg_reg[19] (\s_axil_rdata_reg_int_reg_reg[19] ),
        .\s_axil_rdata_reg_int_reg_reg[20] (\s_axil_rdata_reg_int_reg_reg[20] ),
        .\s_axil_rdata_reg_int_reg_reg[21] (\s_axil_rdata_reg_int_reg_reg[21] ),
        .\s_axil_rdata_reg_int_reg_reg[22] (\s_axil_rdata_reg_int_reg_reg[22] ),
        .\s_axil_rdata_reg_int_reg_reg[23] (\s_axil_rdata_reg_int_reg_reg[23] ),
        .\s_axil_rdata_reg_int_reg_reg[24] (\s_axil_rdata_reg_int_reg_reg[24] ),
        .\s_axil_rdata_reg_int_reg_reg[25] (\s_axil_rdata_reg_int_reg_reg[25] ),
        .\s_axil_rdata_reg_int_reg_reg[26] (\s_axil_rdata_reg_int_reg_reg[26] ),
        .\s_axil_rdata_reg_int_reg_reg[27] (\s_axil_rdata_reg_int_reg_reg[27] ),
        .\s_axil_rdata_reg_int_reg_reg[28] (\s_axil_rdata_reg_int_reg_reg[28] ),
        .\s_axil_rdata_reg_int_reg_reg[29] (\s_axil_rdata_reg_int_reg_reg[29] ),
        .\s_axil_rdata_reg_int_reg_reg[30] (\s_axil_rdata_reg_int_reg_reg[30] ),
        .\s_axil_rdata_reg_int_reg_reg[31] (\s_axil_rdata_reg_int_reg_reg[31] ),
        .\s_axil_rdata_reg_int_reg_reg[31]_0 (\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .s_axil_scle_aclk(s_axil_scle_aclk),
        .s_axil_scle_araddr(s_axil_scle_araddr),
        .s_axil_scle_arvalid(s_axil_scle_arvalid),
        .s_axil_scle_awaddr(s_axil_scle_awaddr),
        .s_axil_scle_awvalid(s_axil_scle_awvalid),
        .s_axil_scle_awvalid_0(s_axil_scle_awvalid_0),
        .s_axil_scle_bready(s_axil_scle_bready),
        .s_axil_scle_bvalid(s_axil_scle_bvalid),
        .s_axil_scle_rready(s_axil_scle_rready),
        .s_axil_scle_rready_0(s_axil_scle_rready_0),
        .s_axil_scle_wdata(s_axil_scle_wdata[31:16]),
        .s_axil_scle_wready(s_axil_scle_wready),
        .s_axil_scle_wstrb(s_axil_scle_wstrb[3:2]),
        .s_axil_scle_wvalid(s_axil_scle_wvalid));
endmodule

(* ORIG_REF_NAME = "MultiPortBramReadEn" *) 
module KanTop_KanAcceleratorWrapper_0_0_MultiPortBramReadEn
   (DOADO,
    DOBDO,
    ram_reg_1,
    ram_reg_1_0,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_1_1,
    ram_reg_1_2,
    \int_ram_data_bram_rdack[0]_0 ,
    mem_rd_en_reg,
    s00_axil_data_rready_0,
    \int_ram_data_bram_rddata[0]_1 ,
    int_douta,
    s_axil_awready_next,
    core_clk,
    s00_axil_data_aclk,
    data_bram_addr,
    s00_axil_data_wdata,
    int_mcu_data_bram_en,
    \temp_m_axis_tdata_reg_reg[15] ,
    \temp_m_axis_tdata_reg_reg[0] ,
    \temp_m_axis_tdata_reg_reg[1] ,
    \temp_m_axis_tdata_reg_reg[2] ,
    \temp_m_axis_tdata_reg_reg[3] ,
    \temp_m_axis_tdata_reg_reg[4] ,
    \temp_m_axis_tdata_reg_reg[5] ,
    \temp_m_axis_tdata_reg_reg[6] ,
    \temp_m_axis_tdata_reg_reg[7] ,
    \temp_m_axis_tdata_reg_reg[8] ,
    \temp_m_axis_tdata_reg_reg[9] ,
    \temp_m_axis_tdata_reg_reg[10] ,
    \temp_m_axis_tdata_reg_reg[11] ,
    \temp_m_axis_tdata_reg_reg[12] ,
    \temp_m_axis_tdata_reg_reg[13] ,
    \temp_m_axis_tdata_reg_reg[14] ,
    \temp_m_axis_tdata_reg_reg[15]_0 ,
    \s_axil_rdata_reg_int_reg_reg[31] ,
    \s_axil_rdata_reg_int_reg_reg[0] ,
    \s_axil_rdata_reg_int_reg_reg[1] ,
    \s_axil_rdata_reg_int_reg_reg[2] ,
    \s_axil_rdata_reg_int_reg_reg[3] ,
    \s_axil_rdata_reg_int_reg_reg[4] ,
    \s_axil_rdata_reg_int_reg_reg[5] ,
    \s_axil_rdata_reg_int_reg_reg[6] ,
    \s_axil_rdata_reg_int_reg_reg[7] ,
    \s_axil_rdata_reg_int_reg_reg[8] ,
    \s_axil_rdata_reg_int_reg_reg[9] ,
    \s_axil_rdata_reg_int_reg_reg[10] ,
    \s_axil_rdata_reg_int_reg_reg[11] ,
    \s_axil_rdata_reg_int_reg_reg[12] ,
    \s_axil_rdata_reg_int_reg_reg[13] ,
    \s_axil_rdata_reg_int_reg_reg[14] ,
    \s_axil_rdata_reg_int_reg_reg[15] ,
    \temp_m_axis_tdata_reg_reg[15]_1 ,
    \temp_m_axis_tdata_reg_reg[0]_0 ,
    \temp_m_axis_tdata_reg_reg[1]_0 ,
    \temp_m_axis_tdata_reg_reg[2]_0 ,
    \temp_m_axis_tdata_reg_reg[3]_0 ,
    \temp_m_axis_tdata_reg_reg[4]_0 ,
    \temp_m_axis_tdata_reg_reg[5]_0 ,
    \temp_m_axis_tdata_reg_reg[6]_0 ,
    \temp_m_axis_tdata_reg_reg[7]_0 ,
    \temp_m_axis_tdata_reg_reg[8]_0 ,
    \temp_m_axis_tdata_reg_reg[9]_0 ,
    \temp_m_axis_tdata_reg_reg[10]_0 ,
    \temp_m_axis_tdata_reg_reg[11]_0 ,
    \temp_m_axis_tdata_reg_reg[12]_0 ,
    \temp_m_axis_tdata_reg_reg[13]_0 ,
    \temp_m_axis_tdata_reg_reg[14]_0 ,
    \temp_m_axis_tdata_reg_reg[15]_2 ,
    \s_axil_rdata_reg_int_reg_reg[16] ,
    \s_axil_rdata_reg_int_reg_reg[17] ,
    \s_axil_rdata_reg_int_reg_reg[18] ,
    \s_axil_rdata_reg_int_reg_reg[19] ,
    \s_axil_rdata_reg_int_reg_reg[20] ,
    \s_axil_rdata_reg_int_reg_reg[21] ,
    \s_axil_rdata_reg_int_reg_reg[22] ,
    \s_axil_rdata_reg_int_reg_reg[23] ,
    \s_axil_rdata_reg_int_reg_reg[24] ,
    \s_axil_rdata_reg_int_reg_reg[25] ,
    \s_axil_rdata_reg_int_reg_reg[26] ,
    \s_axil_rdata_reg_int_reg_reg[27] ,
    \s_axil_rdata_reg_int_reg_reg[28] ,
    \s_axil_rdata_reg_int_reg_reg[29] ,
    \s_axil_rdata_reg_int_reg_reg[30] ,
    \s_axil_rdata_reg_int_reg_reg[31]_0 ,
    s00_axil_data_wstrb,
    s00_axil_data_araddr,
    s00_axil_data_awaddr,
    s00_axil_data_rready,
    rdack_a_reg,
    s00_axil_data_arvalid,
    rdack_a_reg_0,
    s00_axil_data_awvalid,
    s00_axil_data_wvalid,
    s00_axil_data_wready,
    last_read_a_reg,
    s00_axil_data_bready,
    s00_axil_data_bvalid);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output [7:0]ram_reg_1;
  output [7:0]ram_reg_1_0;
  output [7:0]ram_reg_0;
  output [7:0]ram_reg_0_0;
  output [7:0]ram_reg_1_1;
  output [7:0]ram_reg_1_2;
  output [1:0]\int_ram_data_bram_rdack[0]_0 ;
  output mem_rd_en_reg;
  output s00_axil_data_rready_0;
  output [31:0]\int_ram_data_bram_rddata[0]_1 ;
  output [31:0]int_douta;
  output s_axil_awready_next;
  input core_clk;
  input s00_axil_data_aclk;
  input [23:0]data_bram_addr;
  input [31:0]s00_axil_data_wdata;
  input [1:0]int_mcu_data_bram_en;
  input \temp_m_axis_tdata_reg_reg[15] ;
  input \temp_m_axis_tdata_reg_reg[0] ;
  input \temp_m_axis_tdata_reg_reg[1] ;
  input \temp_m_axis_tdata_reg_reg[2] ;
  input \temp_m_axis_tdata_reg_reg[3] ;
  input \temp_m_axis_tdata_reg_reg[4] ;
  input \temp_m_axis_tdata_reg_reg[5] ;
  input \temp_m_axis_tdata_reg_reg[6] ;
  input \temp_m_axis_tdata_reg_reg[7] ;
  input \temp_m_axis_tdata_reg_reg[8] ;
  input \temp_m_axis_tdata_reg_reg[9] ;
  input \temp_m_axis_tdata_reg_reg[10] ;
  input \temp_m_axis_tdata_reg_reg[11] ;
  input \temp_m_axis_tdata_reg_reg[12] ;
  input \temp_m_axis_tdata_reg_reg[13] ;
  input \temp_m_axis_tdata_reg_reg[14] ;
  input \temp_m_axis_tdata_reg_reg[15]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[31] ;
  input \s_axil_rdata_reg_int_reg_reg[0] ;
  input \s_axil_rdata_reg_int_reg_reg[1] ;
  input \s_axil_rdata_reg_int_reg_reg[2] ;
  input \s_axil_rdata_reg_int_reg_reg[3] ;
  input \s_axil_rdata_reg_int_reg_reg[4] ;
  input \s_axil_rdata_reg_int_reg_reg[5] ;
  input \s_axil_rdata_reg_int_reg_reg[6] ;
  input \s_axil_rdata_reg_int_reg_reg[7] ;
  input \s_axil_rdata_reg_int_reg_reg[8] ;
  input \s_axil_rdata_reg_int_reg_reg[9] ;
  input \s_axil_rdata_reg_int_reg_reg[10] ;
  input \s_axil_rdata_reg_int_reg_reg[11] ;
  input \s_axil_rdata_reg_int_reg_reg[12] ;
  input \s_axil_rdata_reg_int_reg_reg[13] ;
  input \s_axil_rdata_reg_int_reg_reg[14] ;
  input \s_axil_rdata_reg_int_reg_reg[15] ;
  input \temp_m_axis_tdata_reg_reg[15]_1 ;
  input \temp_m_axis_tdata_reg_reg[0]_0 ;
  input \temp_m_axis_tdata_reg_reg[1]_0 ;
  input \temp_m_axis_tdata_reg_reg[2]_0 ;
  input \temp_m_axis_tdata_reg_reg[3]_0 ;
  input \temp_m_axis_tdata_reg_reg[4]_0 ;
  input \temp_m_axis_tdata_reg_reg[5]_0 ;
  input \temp_m_axis_tdata_reg_reg[6]_0 ;
  input \temp_m_axis_tdata_reg_reg[7]_0 ;
  input \temp_m_axis_tdata_reg_reg[8]_0 ;
  input \temp_m_axis_tdata_reg_reg[9]_0 ;
  input \temp_m_axis_tdata_reg_reg[10]_0 ;
  input \temp_m_axis_tdata_reg_reg[11]_0 ;
  input \temp_m_axis_tdata_reg_reg[12]_0 ;
  input \temp_m_axis_tdata_reg_reg[13]_0 ;
  input \temp_m_axis_tdata_reg_reg[14]_0 ;
  input \temp_m_axis_tdata_reg_reg[15]_2 ;
  input \s_axil_rdata_reg_int_reg_reg[16] ;
  input \s_axil_rdata_reg_int_reg_reg[17] ;
  input \s_axil_rdata_reg_int_reg_reg[18] ;
  input \s_axil_rdata_reg_int_reg_reg[19] ;
  input \s_axil_rdata_reg_int_reg_reg[20] ;
  input \s_axil_rdata_reg_int_reg_reg[21] ;
  input \s_axil_rdata_reg_int_reg_reg[22] ;
  input \s_axil_rdata_reg_int_reg_reg[23] ;
  input \s_axil_rdata_reg_int_reg_reg[24] ;
  input \s_axil_rdata_reg_int_reg_reg[25] ;
  input \s_axil_rdata_reg_int_reg_reg[26] ;
  input \s_axil_rdata_reg_int_reg_reg[27] ;
  input \s_axil_rdata_reg_int_reg_reg[28] ;
  input \s_axil_rdata_reg_int_reg_reg[29] ;
  input \s_axil_rdata_reg_int_reg_reg[30] ;
  input \s_axil_rdata_reg_int_reg_reg[31]_0 ;
  input [3:0]s00_axil_data_wstrb;
  input [11:0]s00_axil_data_araddr;
  input [11:0]s00_axil_data_awaddr;
  input s00_axil_data_rready;
  input rdack_a_reg;
  input s00_axil_data_arvalid;
  input rdack_a_reg_0;
  input s00_axil_data_awvalid;
  input s00_axil_data_wvalid;
  input s00_axil_data_wready;
  input last_read_a_reg;
  input s00_axil_data_bready;
  input s00_axil_data_bvalid;

  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire core_clk;
  wire [23:0]data_bram_addr;
  wire [31:0]int_douta;
  wire [1:0]int_mcu_data_bram_en;
  wire [1:0]\int_ram_data_bram_rdack[0]_0 ;
  wire [31:0]\int_ram_data_bram_rddata[0]_1 ;
  wire last_read_a_reg;
  wire mem_rd_en_reg;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_0_0;
  wire [7:0]ram_reg_1;
  wire [7:0]ram_reg_1_0;
  wire [7:0]ram_reg_1_1;
  wire [7:0]ram_reg_1_2;
  wire rdack_a_reg;
  wire rdack_a_reg_0;
  wire s00_axil_data_aclk;
  wire [11:0]s00_axil_data_araddr;
  wire s00_axil_data_arvalid;
  wire [11:0]s00_axil_data_awaddr;
  wire s00_axil_data_awvalid;
  wire s00_axil_data_bready;
  wire s00_axil_data_bvalid;
  wire s00_axil_data_rready;
  wire s00_axil_data_rready_0;
  wire [31:0]s00_axil_data_wdata;
  wire s00_axil_data_wready;
  wire [3:0]s00_axil_data_wstrb;
  wire s00_axil_data_wvalid;
  wire s_axil_awready_next;
  wire \s_axil_rdata_reg_int_reg_reg[0] ;
  wire \s_axil_rdata_reg_int_reg_reg[10] ;
  wire \s_axil_rdata_reg_int_reg_reg[11] ;
  wire \s_axil_rdata_reg_int_reg_reg[12] ;
  wire \s_axil_rdata_reg_int_reg_reg[13] ;
  wire \s_axil_rdata_reg_int_reg_reg[14] ;
  wire \s_axil_rdata_reg_int_reg_reg[15] ;
  wire \s_axil_rdata_reg_int_reg_reg[16] ;
  wire \s_axil_rdata_reg_int_reg_reg[17] ;
  wire \s_axil_rdata_reg_int_reg_reg[18] ;
  wire \s_axil_rdata_reg_int_reg_reg[19] ;
  wire \s_axil_rdata_reg_int_reg_reg[1] ;
  wire \s_axil_rdata_reg_int_reg_reg[20] ;
  wire \s_axil_rdata_reg_int_reg_reg[21] ;
  wire \s_axil_rdata_reg_int_reg_reg[22] ;
  wire \s_axil_rdata_reg_int_reg_reg[23] ;
  wire \s_axil_rdata_reg_int_reg_reg[24] ;
  wire \s_axil_rdata_reg_int_reg_reg[25] ;
  wire \s_axil_rdata_reg_int_reg_reg[26] ;
  wire \s_axil_rdata_reg_int_reg_reg[27] ;
  wire \s_axil_rdata_reg_int_reg_reg[28] ;
  wire \s_axil_rdata_reg_int_reg_reg[29] ;
  wire \s_axil_rdata_reg_int_reg_reg[2] ;
  wire \s_axil_rdata_reg_int_reg_reg[30] ;
  wire \s_axil_rdata_reg_int_reg_reg[31] ;
  wire \s_axil_rdata_reg_int_reg_reg[31]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[3] ;
  wire \s_axil_rdata_reg_int_reg_reg[4] ;
  wire \s_axil_rdata_reg_int_reg_reg[5] ;
  wire \s_axil_rdata_reg_int_reg_reg[6] ;
  wire \s_axil_rdata_reg_int_reg_reg[7] ;
  wire \s_axil_rdata_reg_int_reg_reg[8] ;
  wire \s_axil_rdata_reg_int_reg_reg[9] ;
  wire \temp_m_axis_tdata_reg_reg[0] ;
  wire \temp_m_axis_tdata_reg_reg[0]_0 ;
  wire \temp_m_axis_tdata_reg_reg[10] ;
  wire \temp_m_axis_tdata_reg_reg[10]_0 ;
  wire \temp_m_axis_tdata_reg_reg[11] ;
  wire \temp_m_axis_tdata_reg_reg[11]_0 ;
  wire \temp_m_axis_tdata_reg_reg[12] ;
  wire \temp_m_axis_tdata_reg_reg[12]_0 ;
  wire \temp_m_axis_tdata_reg_reg[13] ;
  wire \temp_m_axis_tdata_reg_reg[13]_0 ;
  wire \temp_m_axis_tdata_reg_reg[14] ;
  wire \temp_m_axis_tdata_reg_reg[14]_0 ;
  wire \temp_m_axis_tdata_reg_reg[15] ;
  wire \temp_m_axis_tdata_reg_reg[15]_0 ;
  wire \temp_m_axis_tdata_reg_reg[15]_1 ;
  wire \temp_m_axis_tdata_reg_reg[15]_2 ;
  wire \temp_m_axis_tdata_reg_reg[1] ;
  wire \temp_m_axis_tdata_reg_reg[1]_0 ;
  wire \temp_m_axis_tdata_reg_reg[2] ;
  wire \temp_m_axis_tdata_reg_reg[2]_0 ;
  wire \temp_m_axis_tdata_reg_reg[3] ;
  wire \temp_m_axis_tdata_reg_reg[3]_0 ;
  wire \temp_m_axis_tdata_reg_reg[4] ;
  wire \temp_m_axis_tdata_reg_reg[4]_0 ;
  wire \temp_m_axis_tdata_reg_reg[5] ;
  wire \temp_m_axis_tdata_reg_reg[5]_0 ;
  wire \temp_m_axis_tdata_reg_reg[6] ;
  wire \temp_m_axis_tdata_reg_reg[6]_0 ;
  wire \temp_m_axis_tdata_reg_reg[7] ;
  wire \temp_m_axis_tdata_reg_reg[7]_0 ;
  wire \temp_m_axis_tdata_reg_reg[8] ;
  wire \temp_m_axis_tdata_reg_reg[8]_0 ;
  wire \temp_m_axis_tdata_reg_reg[9] ;
  wire \temp_m_axis_tdata_reg_reg[9]_0 ;

  KanTop_KanAcceleratorWrapper_0_0_MultiBankBramReadEn bram_inst
       (.DOADO(DOADO),
        .DOBDO(DOBDO),
        .core_clk(core_clk),
        .data_bram_addr(data_bram_addr),
        .int_douta(int_douta),
        .int_mcu_data_bram_en(int_mcu_data_bram_en),
        .\int_ram_data_bram_rdack[0]_0 (\int_ram_data_bram_rdack[0]_0 ),
        .\int_ram_data_bram_rddata[0]_1 (\int_ram_data_bram_rddata[0]_1 ),
        .last_read_a_reg(last_read_a_reg),
        .mem_rd_en_reg(mem_rd_en_reg),
        .ram_reg_0(ram_reg_0),
        .ram_reg_0_0(ram_reg_0_0),
        .ram_reg_1(ram_reg_1),
        .ram_reg_1_0(ram_reg_1_0),
        .ram_reg_1_1(ram_reg_1_1),
        .ram_reg_1_2(ram_reg_1_2),
        .rdack_a_reg(rdack_a_reg),
        .rdack_a_reg_0(rdack_a_reg_0),
        .s00_axil_data_aclk(s00_axil_data_aclk),
        .s00_axil_data_araddr(s00_axil_data_araddr),
        .s00_axil_data_arvalid(s00_axil_data_arvalid),
        .s00_axil_data_awaddr(s00_axil_data_awaddr),
        .s00_axil_data_awvalid(s00_axil_data_awvalid),
        .s00_axil_data_awvalid_0(s_axil_awready_next),
        .s00_axil_data_bready(s00_axil_data_bready),
        .s00_axil_data_bvalid(s00_axil_data_bvalid),
        .s00_axil_data_rready(s00_axil_data_rready),
        .s00_axil_data_rready_0(s00_axil_data_rready_0),
        .s00_axil_data_wdata(s00_axil_data_wdata),
        .s00_axil_data_wready(s00_axil_data_wready),
        .s00_axil_data_wstrb(s00_axil_data_wstrb),
        .s00_axil_data_wvalid(s00_axil_data_wvalid),
        .\s_axil_rdata_reg_int_reg_reg[0] (\s_axil_rdata_reg_int_reg_reg[0] ),
        .\s_axil_rdata_reg_int_reg_reg[10] (\s_axil_rdata_reg_int_reg_reg[10] ),
        .\s_axil_rdata_reg_int_reg_reg[11] (\s_axil_rdata_reg_int_reg_reg[11] ),
        .\s_axil_rdata_reg_int_reg_reg[12] (\s_axil_rdata_reg_int_reg_reg[12] ),
        .\s_axil_rdata_reg_int_reg_reg[13] (\s_axil_rdata_reg_int_reg_reg[13] ),
        .\s_axil_rdata_reg_int_reg_reg[14] (\s_axil_rdata_reg_int_reg_reg[14] ),
        .\s_axil_rdata_reg_int_reg_reg[15] (\s_axil_rdata_reg_int_reg_reg[15] ),
        .\s_axil_rdata_reg_int_reg_reg[16] (\s_axil_rdata_reg_int_reg_reg[16] ),
        .\s_axil_rdata_reg_int_reg_reg[17] (\s_axil_rdata_reg_int_reg_reg[17] ),
        .\s_axil_rdata_reg_int_reg_reg[18] (\s_axil_rdata_reg_int_reg_reg[18] ),
        .\s_axil_rdata_reg_int_reg_reg[19] (\s_axil_rdata_reg_int_reg_reg[19] ),
        .\s_axil_rdata_reg_int_reg_reg[1] (\s_axil_rdata_reg_int_reg_reg[1] ),
        .\s_axil_rdata_reg_int_reg_reg[20] (\s_axil_rdata_reg_int_reg_reg[20] ),
        .\s_axil_rdata_reg_int_reg_reg[21] (\s_axil_rdata_reg_int_reg_reg[21] ),
        .\s_axil_rdata_reg_int_reg_reg[22] (\s_axil_rdata_reg_int_reg_reg[22] ),
        .\s_axil_rdata_reg_int_reg_reg[23] (\s_axil_rdata_reg_int_reg_reg[23] ),
        .\s_axil_rdata_reg_int_reg_reg[24] (\s_axil_rdata_reg_int_reg_reg[24] ),
        .\s_axil_rdata_reg_int_reg_reg[25] (\s_axil_rdata_reg_int_reg_reg[25] ),
        .\s_axil_rdata_reg_int_reg_reg[26] (\s_axil_rdata_reg_int_reg_reg[26] ),
        .\s_axil_rdata_reg_int_reg_reg[27] (\s_axil_rdata_reg_int_reg_reg[27] ),
        .\s_axil_rdata_reg_int_reg_reg[28] (\s_axil_rdata_reg_int_reg_reg[28] ),
        .\s_axil_rdata_reg_int_reg_reg[29] (\s_axil_rdata_reg_int_reg_reg[29] ),
        .\s_axil_rdata_reg_int_reg_reg[2] (\s_axil_rdata_reg_int_reg_reg[2] ),
        .\s_axil_rdata_reg_int_reg_reg[30] (\s_axil_rdata_reg_int_reg_reg[30] ),
        .\s_axil_rdata_reg_int_reg_reg[31] (\s_axil_rdata_reg_int_reg_reg[31] ),
        .\s_axil_rdata_reg_int_reg_reg[31]_0 (\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[3] (\s_axil_rdata_reg_int_reg_reg[3] ),
        .\s_axil_rdata_reg_int_reg_reg[4] (\s_axil_rdata_reg_int_reg_reg[4] ),
        .\s_axil_rdata_reg_int_reg_reg[5] (\s_axil_rdata_reg_int_reg_reg[5] ),
        .\s_axil_rdata_reg_int_reg_reg[6] (\s_axil_rdata_reg_int_reg_reg[6] ),
        .\s_axil_rdata_reg_int_reg_reg[7] (\s_axil_rdata_reg_int_reg_reg[7] ),
        .\s_axil_rdata_reg_int_reg_reg[8] (\s_axil_rdata_reg_int_reg_reg[8] ),
        .\s_axil_rdata_reg_int_reg_reg[9] (\s_axil_rdata_reg_int_reg_reg[9] ),
        .\temp_m_axis_tdata_reg_reg[0] (\temp_m_axis_tdata_reg_reg[0] ),
        .\temp_m_axis_tdata_reg_reg[0]_0 (\temp_m_axis_tdata_reg_reg[0]_0 ),
        .\temp_m_axis_tdata_reg_reg[10] (\temp_m_axis_tdata_reg_reg[10] ),
        .\temp_m_axis_tdata_reg_reg[10]_0 (\temp_m_axis_tdata_reg_reg[10]_0 ),
        .\temp_m_axis_tdata_reg_reg[11] (\temp_m_axis_tdata_reg_reg[11] ),
        .\temp_m_axis_tdata_reg_reg[11]_0 (\temp_m_axis_tdata_reg_reg[11]_0 ),
        .\temp_m_axis_tdata_reg_reg[12] (\temp_m_axis_tdata_reg_reg[12] ),
        .\temp_m_axis_tdata_reg_reg[12]_0 (\temp_m_axis_tdata_reg_reg[12]_0 ),
        .\temp_m_axis_tdata_reg_reg[13] (\temp_m_axis_tdata_reg_reg[13] ),
        .\temp_m_axis_tdata_reg_reg[13]_0 (\temp_m_axis_tdata_reg_reg[13]_0 ),
        .\temp_m_axis_tdata_reg_reg[14] (\temp_m_axis_tdata_reg_reg[14] ),
        .\temp_m_axis_tdata_reg_reg[14]_0 (\temp_m_axis_tdata_reg_reg[14]_0 ),
        .\temp_m_axis_tdata_reg_reg[15] (\temp_m_axis_tdata_reg_reg[15] ),
        .\temp_m_axis_tdata_reg_reg[15]_0 (\temp_m_axis_tdata_reg_reg[15]_0 ),
        .\temp_m_axis_tdata_reg_reg[15]_1 (\temp_m_axis_tdata_reg_reg[15]_1 ),
        .\temp_m_axis_tdata_reg_reg[15]_2 (\temp_m_axis_tdata_reg_reg[15]_2 ),
        .\temp_m_axis_tdata_reg_reg[1] (\temp_m_axis_tdata_reg_reg[1] ),
        .\temp_m_axis_tdata_reg_reg[1]_0 (\temp_m_axis_tdata_reg_reg[1]_0 ),
        .\temp_m_axis_tdata_reg_reg[2] (\temp_m_axis_tdata_reg_reg[2] ),
        .\temp_m_axis_tdata_reg_reg[2]_0 (\temp_m_axis_tdata_reg_reg[2]_0 ),
        .\temp_m_axis_tdata_reg_reg[3] (\temp_m_axis_tdata_reg_reg[3] ),
        .\temp_m_axis_tdata_reg_reg[3]_0 (\temp_m_axis_tdata_reg_reg[3]_0 ),
        .\temp_m_axis_tdata_reg_reg[4] (\temp_m_axis_tdata_reg_reg[4] ),
        .\temp_m_axis_tdata_reg_reg[4]_0 (\temp_m_axis_tdata_reg_reg[4]_0 ),
        .\temp_m_axis_tdata_reg_reg[5] (\temp_m_axis_tdata_reg_reg[5] ),
        .\temp_m_axis_tdata_reg_reg[5]_0 (\temp_m_axis_tdata_reg_reg[5]_0 ),
        .\temp_m_axis_tdata_reg_reg[6] (\temp_m_axis_tdata_reg_reg[6] ),
        .\temp_m_axis_tdata_reg_reg[6]_0 (\temp_m_axis_tdata_reg_reg[6]_0 ),
        .\temp_m_axis_tdata_reg_reg[7] (\temp_m_axis_tdata_reg_reg[7] ),
        .\temp_m_axis_tdata_reg_reg[7]_0 (\temp_m_axis_tdata_reg_reg[7]_0 ),
        .\temp_m_axis_tdata_reg_reg[8] (\temp_m_axis_tdata_reg_reg[8] ),
        .\temp_m_axis_tdata_reg_reg[8]_0 (\temp_m_axis_tdata_reg_reg[8]_0 ),
        .\temp_m_axis_tdata_reg_reg[9] (\temp_m_axis_tdata_reg_reg[9] ),
        .\temp_m_axis_tdata_reg_reg[9]_0 (\temp_m_axis_tdata_reg_reg[9]_0 ));
endmodule

(* ORIG_REF_NAME = "MultiPortBramReadEn" *) 
module KanTop_KanAcceleratorWrapper_0_0_MultiPortBramReadEn__parameterized0
   (ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    dack_o,
    mem_rd_en_reg,
    s_axil_grid_rready_0,
    int_douta,
    int_ram_grid_bram_rdack,
    s_axil_awready_next,
    D,
    core_clk,
    s_axil_grid_aclk,
    Q,
    s_axil_grid_wdata,
    rdack_b_reg,
    int_rdenb,
    \temp_m_axis_tdata_reg_reg[15] ,
    \temp_m_axis_tdata_reg_reg[0] ,
    \temp_m_axis_tdata_reg_reg[1] ,
    \temp_m_axis_tdata_reg_reg[2] ,
    \temp_m_axis_tdata_reg_reg[3] ,
    \temp_m_axis_tdata_reg_reg[4] ,
    \temp_m_axis_tdata_reg_reg[5] ,
    \temp_m_axis_tdata_reg_reg[6] ,
    \temp_m_axis_tdata_reg_reg[7] ,
    \temp_m_axis_tdata_reg_reg[8] ,
    \temp_m_axis_tdata_reg_reg[9] ,
    \temp_m_axis_tdata_reg_reg[10] ,
    \temp_m_axis_tdata_reg_reg[11] ,
    \temp_m_axis_tdata_reg_reg[12] ,
    \temp_m_axis_tdata_reg_reg[13] ,
    \temp_m_axis_tdata_reg_reg[14] ,
    \temp_m_axis_tdata_reg_reg[15]_0 ,
    \s_axil_rdata_reg_int_reg_reg[31] ,
    \s_axil_rdata_reg_int_reg_reg[0] ,
    \s_axil_rdata_reg_int_reg_reg[1] ,
    \s_axil_rdata_reg_int_reg_reg[2] ,
    \s_axil_rdata_reg_int_reg_reg[3] ,
    \s_axil_rdata_reg_int_reg_reg[4] ,
    \s_axil_rdata_reg_int_reg_reg[5] ,
    \s_axil_rdata_reg_int_reg_reg[6] ,
    \s_axil_rdata_reg_int_reg_reg[7] ,
    \s_axil_rdata_reg_int_reg_reg[8] ,
    \s_axil_rdata_reg_int_reg_reg[9] ,
    \s_axil_rdata_reg_int_reg_reg[10] ,
    \s_axil_rdata_reg_int_reg_reg[11] ,
    \s_axil_rdata_reg_int_reg_reg[12] ,
    \s_axil_rdata_reg_int_reg_reg[13] ,
    \s_axil_rdata_reg_int_reg_reg[14] ,
    \s_axil_rdata_reg_int_reg_reg[15] ,
    \s_axil_rdata_reg_int_reg_reg[16] ,
    \s_axil_rdata_reg_int_reg_reg[17] ,
    \s_axil_rdata_reg_int_reg_reg[18] ,
    \s_axil_rdata_reg_int_reg_reg[19] ,
    \s_axil_rdata_reg_int_reg_reg[20] ,
    \s_axil_rdata_reg_int_reg_reg[21] ,
    \s_axil_rdata_reg_int_reg_reg[22] ,
    \s_axil_rdata_reg_int_reg_reg[23] ,
    \s_axil_rdata_reg_int_reg_reg[24] ,
    \s_axil_rdata_reg_int_reg_reg[25] ,
    \s_axil_rdata_reg_int_reg_reg[26] ,
    \s_axil_rdata_reg_int_reg_reg[27] ,
    \s_axil_rdata_reg_int_reg_reg[28] ,
    \s_axil_rdata_reg_int_reg_reg[29] ,
    \s_axil_rdata_reg_int_reg_reg[30] ,
    \s_axil_rdata_reg_int_reg_reg[31]_0 ,
    s_axil_grid_wstrb,
    s_axil_grid_araddr,
    s_axil_grid_awaddr,
    s_axil_grid_rready,
    rdack_a_reg,
    s_axil_grid_arvalid,
    rdack_a_reg_0,
    s_axil_grid_awvalid,
    s_axil_grid_wvalid,
    s_axil_grid_wready,
    last_read_a_reg,
    s_axil_grid_bready,
    s_axil_grid_bvalid,
    \temp_m_axis_tdata_reg_reg[0]_0 ,
    \temp_m_axis_tdata_reg_reg[0]_1 ,
    \temp_m_axis_tdata_reg_reg[1]_0 ,
    \temp_m_axis_tdata_reg_reg[2]_0 ,
    \temp_m_axis_tdata_reg_reg[3]_0 ,
    \temp_m_axis_tdata_reg_reg[4]_0 ,
    \temp_m_axis_tdata_reg_reg[5]_0 ,
    \temp_m_axis_tdata_reg_reg[6]_0 ,
    \temp_m_axis_tdata_reg_reg[7]_0 ,
    \temp_m_axis_tdata_reg_reg[8]_0 ,
    \temp_m_axis_tdata_reg_reg[9]_0 ,
    \temp_m_axis_tdata_reg_reg[10]_0 ,
    \temp_m_axis_tdata_reg_reg[11]_0 ,
    \temp_m_axis_tdata_reg_reg[12]_0 ,
    \temp_m_axis_tdata_reg_reg[13]_0 ,
    \temp_m_axis_tdata_reg_reg[14]_0 ,
    \temp_m_axis_tdata_reg_reg[15]_1 );
  output [15:0]ram_reg;
  output [15:0]ram_reg_0;
  output [15:0]ram_reg_1;
  output [15:0]ram_reg_2;
  output [1:0]dack_o;
  output mem_rd_en_reg;
  output s_axil_grid_rready_0;
  output [31:0]int_douta;
  output int_ram_grid_bram_rdack;
  output s_axil_awready_next;
  output [15:0]D;
  input core_clk;
  input s_axil_grid_aclk;
  input [3:0]Q;
  input [31:0]s_axil_grid_wdata;
  input rdack_b_reg;
  input [0:0]int_rdenb;
  input \temp_m_axis_tdata_reg_reg[15] ;
  input \temp_m_axis_tdata_reg_reg[0] ;
  input \temp_m_axis_tdata_reg_reg[1] ;
  input \temp_m_axis_tdata_reg_reg[2] ;
  input \temp_m_axis_tdata_reg_reg[3] ;
  input \temp_m_axis_tdata_reg_reg[4] ;
  input \temp_m_axis_tdata_reg_reg[5] ;
  input \temp_m_axis_tdata_reg_reg[6] ;
  input \temp_m_axis_tdata_reg_reg[7] ;
  input \temp_m_axis_tdata_reg_reg[8] ;
  input \temp_m_axis_tdata_reg_reg[9] ;
  input \temp_m_axis_tdata_reg_reg[10] ;
  input \temp_m_axis_tdata_reg_reg[11] ;
  input \temp_m_axis_tdata_reg_reg[12] ;
  input \temp_m_axis_tdata_reg_reg[13] ;
  input \temp_m_axis_tdata_reg_reg[14] ;
  input \temp_m_axis_tdata_reg_reg[15]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[31] ;
  input \s_axil_rdata_reg_int_reg_reg[0] ;
  input \s_axil_rdata_reg_int_reg_reg[1] ;
  input \s_axil_rdata_reg_int_reg_reg[2] ;
  input \s_axil_rdata_reg_int_reg_reg[3] ;
  input \s_axil_rdata_reg_int_reg_reg[4] ;
  input \s_axil_rdata_reg_int_reg_reg[5] ;
  input \s_axil_rdata_reg_int_reg_reg[6] ;
  input \s_axil_rdata_reg_int_reg_reg[7] ;
  input \s_axil_rdata_reg_int_reg_reg[8] ;
  input \s_axil_rdata_reg_int_reg_reg[9] ;
  input \s_axil_rdata_reg_int_reg_reg[10] ;
  input \s_axil_rdata_reg_int_reg_reg[11] ;
  input \s_axil_rdata_reg_int_reg_reg[12] ;
  input \s_axil_rdata_reg_int_reg_reg[13] ;
  input \s_axil_rdata_reg_int_reg_reg[14] ;
  input \s_axil_rdata_reg_int_reg_reg[15] ;
  input \s_axil_rdata_reg_int_reg_reg[16] ;
  input \s_axil_rdata_reg_int_reg_reg[17] ;
  input \s_axil_rdata_reg_int_reg_reg[18] ;
  input \s_axil_rdata_reg_int_reg_reg[19] ;
  input \s_axil_rdata_reg_int_reg_reg[20] ;
  input \s_axil_rdata_reg_int_reg_reg[21] ;
  input \s_axil_rdata_reg_int_reg_reg[22] ;
  input \s_axil_rdata_reg_int_reg_reg[23] ;
  input \s_axil_rdata_reg_int_reg_reg[24] ;
  input \s_axil_rdata_reg_int_reg_reg[25] ;
  input \s_axil_rdata_reg_int_reg_reg[26] ;
  input \s_axil_rdata_reg_int_reg_reg[27] ;
  input \s_axil_rdata_reg_int_reg_reg[28] ;
  input \s_axil_rdata_reg_int_reg_reg[29] ;
  input \s_axil_rdata_reg_int_reg_reg[30] ;
  input \s_axil_rdata_reg_int_reg_reg[31]_0 ;
  input [3:0]s_axil_grid_wstrb;
  input [1:0]s_axil_grid_araddr;
  input [1:0]s_axil_grid_awaddr;
  input s_axil_grid_rready;
  input rdack_a_reg;
  input s_axil_grid_arvalid;
  input rdack_a_reg_0;
  input s_axil_grid_awvalid;
  input s_axil_grid_wvalid;
  input s_axil_grid_wready;
  input last_read_a_reg;
  input s_axil_grid_bready;
  input s_axil_grid_bvalid;
  input \temp_m_axis_tdata_reg_reg[0]_0 ;
  input \temp_m_axis_tdata_reg_reg[0]_1 ;
  input \temp_m_axis_tdata_reg_reg[1]_0 ;
  input \temp_m_axis_tdata_reg_reg[2]_0 ;
  input \temp_m_axis_tdata_reg_reg[3]_0 ;
  input \temp_m_axis_tdata_reg_reg[4]_0 ;
  input \temp_m_axis_tdata_reg_reg[5]_0 ;
  input \temp_m_axis_tdata_reg_reg[6]_0 ;
  input \temp_m_axis_tdata_reg_reg[7]_0 ;
  input \temp_m_axis_tdata_reg_reg[8]_0 ;
  input \temp_m_axis_tdata_reg_reg[9]_0 ;
  input \temp_m_axis_tdata_reg_reg[10]_0 ;
  input \temp_m_axis_tdata_reg_reg[11]_0 ;
  input \temp_m_axis_tdata_reg_reg[12]_0 ;
  input \temp_m_axis_tdata_reg_reg[13]_0 ;
  input \temp_m_axis_tdata_reg_reg[14]_0 ;
  input \temp_m_axis_tdata_reg_reg[15]_1 ;

  wire [15:0]D;
  wire [3:0]Q;
  wire core_clk;
  wire [1:0]dack_o;
  wire [31:0]int_douta;
  wire [15:0]int_doutb;
  wire int_ram_grid_bram_rdack;
  wire [0:0]int_rdenb;
  wire last_read_a_reg;
  wire mem_rd_en_reg;
  wire [15:0]ram_reg;
  wire [15:0]ram_reg_0;
  wire [15:0]ram_reg_1;
  wire [15:0]ram_reg_2;
  wire rdack_a_reg;
  wire rdack_a_reg_0;
  wire rdack_b_reg;
  wire s_axil_awready_next;
  wire s_axil_grid_aclk;
  wire [1:0]s_axil_grid_araddr;
  wire s_axil_grid_arvalid;
  wire [1:0]s_axil_grid_awaddr;
  wire s_axil_grid_awvalid;
  wire s_axil_grid_bready;
  wire s_axil_grid_bvalid;
  wire s_axil_grid_rready;
  wire s_axil_grid_rready_0;
  wire [31:0]s_axil_grid_wdata;
  wire s_axil_grid_wready;
  wire [3:0]s_axil_grid_wstrb;
  wire s_axil_grid_wvalid;
  wire \s_axil_rdata_reg_int_reg_reg[0] ;
  wire \s_axil_rdata_reg_int_reg_reg[10] ;
  wire \s_axil_rdata_reg_int_reg_reg[11] ;
  wire \s_axil_rdata_reg_int_reg_reg[12] ;
  wire \s_axil_rdata_reg_int_reg_reg[13] ;
  wire \s_axil_rdata_reg_int_reg_reg[14] ;
  wire \s_axil_rdata_reg_int_reg_reg[15] ;
  wire \s_axil_rdata_reg_int_reg_reg[16] ;
  wire \s_axil_rdata_reg_int_reg_reg[17] ;
  wire \s_axil_rdata_reg_int_reg_reg[18] ;
  wire \s_axil_rdata_reg_int_reg_reg[19] ;
  wire \s_axil_rdata_reg_int_reg_reg[1] ;
  wire \s_axil_rdata_reg_int_reg_reg[20] ;
  wire \s_axil_rdata_reg_int_reg_reg[21] ;
  wire \s_axil_rdata_reg_int_reg_reg[22] ;
  wire \s_axil_rdata_reg_int_reg_reg[23] ;
  wire \s_axil_rdata_reg_int_reg_reg[24] ;
  wire \s_axil_rdata_reg_int_reg_reg[25] ;
  wire \s_axil_rdata_reg_int_reg_reg[26] ;
  wire \s_axil_rdata_reg_int_reg_reg[27] ;
  wire \s_axil_rdata_reg_int_reg_reg[28] ;
  wire \s_axil_rdata_reg_int_reg_reg[29] ;
  wire \s_axil_rdata_reg_int_reg_reg[2] ;
  wire \s_axil_rdata_reg_int_reg_reg[30] ;
  wire \s_axil_rdata_reg_int_reg_reg[31] ;
  wire \s_axil_rdata_reg_int_reg_reg[31]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[3] ;
  wire \s_axil_rdata_reg_int_reg_reg[4] ;
  wire \s_axil_rdata_reg_int_reg_reg[5] ;
  wire \s_axil_rdata_reg_int_reg_reg[6] ;
  wire \s_axil_rdata_reg_int_reg_reg[7] ;
  wire \s_axil_rdata_reg_int_reg_reg[8] ;
  wire \s_axil_rdata_reg_int_reg_reg[9] ;
  wire \temp_m_axis_tdata_reg_reg[0] ;
  wire \temp_m_axis_tdata_reg_reg[0]_0 ;
  wire \temp_m_axis_tdata_reg_reg[0]_1 ;
  wire \temp_m_axis_tdata_reg_reg[10] ;
  wire \temp_m_axis_tdata_reg_reg[10]_0 ;
  wire \temp_m_axis_tdata_reg_reg[11] ;
  wire \temp_m_axis_tdata_reg_reg[11]_0 ;
  wire \temp_m_axis_tdata_reg_reg[12] ;
  wire \temp_m_axis_tdata_reg_reg[12]_0 ;
  wire \temp_m_axis_tdata_reg_reg[13] ;
  wire \temp_m_axis_tdata_reg_reg[13]_0 ;
  wire \temp_m_axis_tdata_reg_reg[14] ;
  wire \temp_m_axis_tdata_reg_reg[14]_0 ;
  wire \temp_m_axis_tdata_reg_reg[15] ;
  wire \temp_m_axis_tdata_reg_reg[15]_0 ;
  wire \temp_m_axis_tdata_reg_reg[15]_1 ;
  wire \temp_m_axis_tdata_reg_reg[1] ;
  wire \temp_m_axis_tdata_reg_reg[1]_0 ;
  wire \temp_m_axis_tdata_reg_reg[2] ;
  wire \temp_m_axis_tdata_reg_reg[2]_0 ;
  wire \temp_m_axis_tdata_reg_reg[3] ;
  wire \temp_m_axis_tdata_reg_reg[3]_0 ;
  wire \temp_m_axis_tdata_reg_reg[4] ;
  wire \temp_m_axis_tdata_reg_reg[4]_0 ;
  wire \temp_m_axis_tdata_reg_reg[5] ;
  wire \temp_m_axis_tdata_reg_reg[5]_0 ;
  wire \temp_m_axis_tdata_reg_reg[6] ;
  wire \temp_m_axis_tdata_reg_reg[6]_0 ;
  wire \temp_m_axis_tdata_reg_reg[7] ;
  wire \temp_m_axis_tdata_reg_reg[7]_0 ;
  wire \temp_m_axis_tdata_reg_reg[8] ;
  wire \temp_m_axis_tdata_reg_reg[8]_0 ;
  wire \temp_m_axis_tdata_reg_reg[9] ;
  wire \temp_m_axis_tdata_reg_reg[9]_0 ;

  KanTop_KanAcceleratorWrapper_0_0_MultiBankBramReadEn__parameterized0 bram_inst
       (.Q(Q[3:1]),
        .core_clk(core_clk),
        .dack_o(dack_o),
        .int_douta(int_douta),
        .int_doutb(int_doutb),
        .int_ram_grid_bram_rdack(int_ram_grid_bram_rdack),
        .int_rdenb(int_rdenb),
        .last_read_a_reg(last_read_a_reg),
        .mem_rd_en_reg(mem_rd_en_reg),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(ram_reg_1),
        .ram_reg_2(ram_reg_2),
        .rdack_a_reg(rdack_a_reg),
        .rdack_a_reg_0(rdack_a_reg_0),
        .rdack_b_reg(rdack_b_reg),
        .s_axil_grid_aclk(s_axil_grid_aclk),
        .s_axil_grid_araddr(s_axil_grid_araddr),
        .s_axil_grid_arvalid(s_axil_grid_arvalid),
        .s_axil_grid_awaddr(s_axil_grid_awaddr),
        .s_axil_grid_awvalid(s_axil_grid_awvalid),
        .s_axil_grid_awvalid_0(s_axil_awready_next),
        .s_axil_grid_bready(s_axil_grid_bready),
        .s_axil_grid_bvalid(s_axil_grid_bvalid),
        .s_axil_grid_rready(s_axil_grid_rready),
        .s_axil_grid_rready_0(s_axil_grid_rready_0),
        .s_axil_grid_wdata(s_axil_grid_wdata),
        .s_axil_grid_wready(s_axil_grid_wready),
        .s_axil_grid_wstrb(s_axil_grid_wstrb),
        .s_axil_grid_wvalid(s_axil_grid_wvalid),
        .\s_axil_rdata_reg_int_reg_reg[0] (\s_axil_rdata_reg_int_reg_reg[0] ),
        .\s_axil_rdata_reg_int_reg_reg[10] (\s_axil_rdata_reg_int_reg_reg[10] ),
        .\s_axil_rdata_reg_int_reg_reg[11] (\s_axil_rdata_reg_int_reg_reg[11] ),
        .\s_axil_rdata_reg_int_reg_reg[12] (\s_axil_rdata_reg_int_reg_reg[12] ),
        .\s_axil_rdata_reg_int_reg_reg[13] (\s_axil_rdata_reg_int_reg_reg[13] ),
        .\s_axil_rdata_reg_int_reg_reg[14] (\s_axil_rdata_reg_int_reg_reg[14] ),
        .\s_axil_rdata_reg_int_reg_reg[15] (\s_axil_rdata_reg_int_reg_reg[15] ),
        .\s_axil_rdata_reg_int_reg_reg[16] (\s_axil_rdata_reg_int_reg_reg[16] ),
        .\s_axil_rdata_reg_int_reg_reg[17] (\s_axil_rdata_reg_int_reg_reg[17] ),
        .\s_axil_rdata_reg_int_reg_reg[18] (\s_axil_rdata_reg_int_reg_reg[18] ),
        .\s_axil_rdata_reg_int_reg_reg[19] (\s_axil_rdata_reg_int_reg_reg[19] ),
        .\s_axil_rdata_reg_int_reg_reg[1] (\s_axil_rdata_reg_int_reg_reg[1] ),
        .\s_axil_rdata_reg_int_reg_reg[20] (\s_axil_rdata_reg_int_reg_reg[20] ),
        .\s_axil_rdata_reg_int_reg_reg[21] (\s_axil_rdata_reg_int_reg_reg[21] ),
        .\s_axil_rdata_reg_int_reg_reg[22] (\s_axil_rdata_reg_int_reg_reg[22] ),
        .\s_axil_rdata_reg_int_reg_reg[23] (\s_axil_rdata_reg_int_reg_reg[23] ),
        .\s_axil_rdata_reg_int_reg_reg[24] (\s_axil_rdata_reg_int_reg_reg[24] ),
        .\s_axil_rdata_reg_int_reg_reg[25] (\s_axil_rdata_reg_int_reg_reg[25] ),
        .\s_axil_rdata_reg_int_reg_reg[26] (\s_axil_rdata_reg_int_reg_reg[26] ),
        .\s_axil_rdata_reg_int_reg_reg[27] (\s_axil_rdata_reg_int_reg_reg[27] ),
        .\s_axil_rdata_reg_int_reg_reg[28] (\s_axil_rdata_reg_int_reg_reg[28] ),
        .\s_axil_rdata_reg_int_reg_reg[29] (\s_axil_rdata_reg_int_reg_reg[29] ),
        .\s_axil_rdata_reg_int_reg_reg[2] (\s_axil_rdata_reg_int_reg_reg[2] ),
        .\s_axil_rdata_reg_int_reg_reg[30] (\s_axil_rdata_reg_int_reg_reg[30] ),
        .\s_axil_rdata_reg_int_reg_reg[31] (\s_axil_rdata_reg_int_reg_reg[31] ),
        .\s_axil_rdata_reg_int_reg_reg[31]_0 (\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[3] (\s_axil_rdata_reg_int_reg_reg[3] ),
        .\s_axil_rdata_reg_int_reg_reg[4] (\s_axil_rdata_reg_int_reg_reg[4] ),
        .\s_axil_rdata_reg_int_reg_reg[5] (\s_axil_rdata_reg_int_reg_reg[5] ),
        .\s_axil_rdata_reg_int_reg_reg[6] (\s_axil_rdata_reg_int_reg_reg[6] ),
        .\s_axil_rdata_reg_int_reg_reg[7] (\s_axil_rdata_reg_int_reg_reg[7] ),
        .\s_axil_rdata_reg_int_reg_reg[8] (\s_axil_rdata_reg_int_reg_reg[8] ),
        .\s_axil_rdata_reg_int_reg_reg[9] (\s_axil_rdata_reg_int_reg_reg[9] ),
        .\temp_m_axis_tdata_reg_reg[0] (\temp_m_axis_tdata_reg_reg[0] ),
        .\temp_m_axis_tdata_reg_reg[10] (\temp_m_axis_tdata_reg_reg[10] ),
        .\temp_m_axis_tdata_reg_reg[11] (\temp_m_axis_tdata_reg_reg[11] ),
        .\temp_m_axis_tdata_reg_reg[12] (\temp_m_axis_tdata_reg_reg[12] ),
        .\temp_m_axis_tdata_reg_reg[13] (\temp_m_axis_tdata_reg_reg[13] ),
        .\temp_m_axis_tdata_reg_reg[14] (\temp_m_axis_tdata_reg_reg[14] ),
        .\temp_m_axis_tdata_reg_reg[15] (\temp_m_axis_tdata_reg_reg[15] ),
        .\temp_m_axis_tdata_reg_reg[15]_0 (\temp_m_axis_tdata_reg_reg[15]_0 ),
        .\temp_m_axis_tdata_reg_reg[1] (\temp_m_axis_tdata_reg_reg[1] ),
        .\temp_m_axis_tdata_reg_reg[2] (\temp_m_axis_tdata_reg_reg[2] ),
        .\temp_m_axis_tdata_reg_reg[3] (\temp_m_axis_tdata_reg_reg[3] ),
        .\temp_m_axis_tdata_reg_reg[4] (\temp_m_axis_tdata_reg_reg[4] ),
        .\temp_m_axis_tdata_reg_reg[5] (\temp_m_axis_tdata_reg_reg[5] ),
        .\temp_m_axis_tdata_reg_reg[6] (\temp_m_axis_tdata_reg_reg[6] ),
        .\temp_m_axis_tdata_reg_reg[7] (\temp_m_axis_tdata_reg_reg[7] ),
        .\temp_m_axis_tdata_reg_reg[8] (\temp_m_axis_tdata_reg_reg[8] ),
        .\temp_m_axis_tdata_reg_reg[9] (\temp_m_axis_tdata_reg_reg[9] ));
  KanTop_KanAcceleratorWrapper_0_0_BramIntrfTranslatorReadEn__parameterized2 \port_b_translator_genblock[0].translator_inst 
       (.D(D),
        .Q(Q[0]),
        .core_clk(core_clk),
        .int_doutb(int_doutb),
        .\temp_m_axis_tdata_reg_reg[0] (\temp_m_axis_tdata_reg_reg[0]_0 ),
        .\temp_m_axis_tdata_reg_reg[0]_0 (\temp_m_axis_tdata_reg_reg[0]_1 ),
        .\temp_m_axis_tdata_reg_reg[10] (\temp_m_axis_tdata_reg_reg[10]_0 ),
        .\temp_m_axis_tdata_reg_reg[11] (\temp_m_axis_tdata_reg_reg[11]_0 ),
        .\temp_m_axis_tdata_reg_reg[12] (\temp_m_axis_tdata_reg_reg[12]_0 ),
        .\temp_m_axis_tdata_reg_reg[13] (\temp_m_axis_tdata_reg_reg[13]_0 ),
        .\temp_m_axis_tdata_reg_reg[14] (\temp_m_axis_tdata_reg_reg[14]_0 ),
        .\temp_m_axis_tdata_reg_reg[15] (ram_reg_1),
        .\temp_m_axis_tdata_reg_reg[15]_0 (\temp_m_axis_tdata_reg_reg[15]_1 ),
        .\temp_m_axis_tdata_reg_reg[1] (\temp_m_axis_tdata_reg_reg[1]_0 ),
        .\temp_m_axis_tdata_reg_reg[2] (\temp_m_axis_tdata_reg_reg[2]_0 ),
        .\temp_m_axis_tdata_reg_reg[3] (\temp_m_axis_tdata_reg_reg[3]_0 ),
        .\temp_m_axis_tdata_reg_reg[4] (\temp_m_axis_tdata_reg_reg[4]_0 ),
        .\temp_m_axis_tdata_reg_reg[5] (\temp_m_axis_tdata_reg_reg[5]_0 ),
        .\temp_m_axis_tdata_reg_reg[6] (\temp_m_axis_tdata_reg_reg[6]_0 ),
        .\temp_m_axis_tdata_reg_reg[7] (\temp_m_axis_tdata_reg_reg[7]_0 ),
        .\temp_m_axis_tdata_reg_reg[8] (\temp_m_axis_tdata_reg_reg[8]_0 ),
        .\temp_m_axis_tdata_reg_reg[9] (\temp_m_axis_tdata_reg_reg[9]_0 ));
endmodule

(* ORIG_REF_NAME = "MultiPortBramReadEn" *) 
module KanTop_KanAcceleratorWrapper_0_0_MultiPortBramReadEn__parameterized1
   (ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    dack_o,
    mem_rd_en_reg,
    s_axil_scle_rready_0,
    int_douta,
    int_ram_scle_bram_rdack,
    s_axil_awready_next,
    D,
    s_axil_scle_aclk,
    core_clk,
    s_axil_scle_wdata,
    int_ram_scle_bram_addr,
    rdack_b_reg,
    int_rdenb_1,
    \s_axil_rdata_reg_int_reg_reg[31] ,
    \s_axil_rdata_reg_int_reg_reg[0] ,
    \s_axil_rdata_reg_int_reg_reg[1] ,
    \s_axil_rdata_reg_int_reg_reg[2] ,
    \s_axil_rdata_reg_int_reg_reg[3] ,
    \s_axil_rdata_reg_int_reg_reg[4] ,
    \s_axil_rdata_reg_int_reg_reg[5] ,
    \s_axil_rdata_reg_int_reg_reg[6] ,
    \s_axil_rdata_reg_int_reg_reg[7] ,
    \s_axil_rdata_reg_int_reg_reg[8] ,
    \s_axil_rdata_reg_int_reg_reg[9] ,
    \s_axil_rdata_reg_int_reg_reg[10] ,
    \s_axil_rdata_reg_int_reg_reg[11] ,
    \s_axil_rdata_reg_int_reg_reg[12] ,
    \s_axil_rdata_reg_int_reg_reg[13] ,
    \s_axil_rdata_reg_int_reg_reg[14] ,
    \s_axil_rdata_reg_int_reg_reg[15] ,
    \temp_m_axis_tdata_reg_reg[15] ,
    \temp_m_axis_tdata_reg_reg[0] ,
    \temp_m_axis_tdata_reg_reg[1] ,
    \temp_m_axis_tdata_reg_reg[2] ,
    \temp_m_axis_tdata_reg_reg[3] ,
    \temp_m_axis_tdata_reg_reg[4] ,
    \temp_m_axis_tdata_reg_reg[5] ,
    \temp_m_axis_tdata_reg_reg[6] ,
    \temp_m_axis_tdata_reg_reg[7] ,
    \temp_m_axis_tdata_reg_reg[8] ,
    \temp_m_axis_tdata_reg_reg[9] ,
    \temp_m_axis_tdata_reg_reg[10] ,
    \temp_m_axis_tdata_reg_reg[11] ,
    \temp_m_axis_tdata_reg_reg[12] ,
    \temp_m_axis_tdata_reg_reg[13] ,
    \temp_m_axis_tdata_reg_reg[14] ,
    \temp_m_axis_tdata_reg_reg[15]_0 ,
    \s_axil_rdata_reg_int_reg_reg[16] ,
    \s_axil_rdata_reg_int_reg_reg[17] ,
    \s_axil_rdata_reg_int_reg_reg[18] ,
    \s_axil_rdata_reg_int_reg_reg[19] ,
    \s_axil_rdata_reg_int_reg_reg[20] ,
    \s_axil_rdata_reg_int_reg_reg[21] ,
    \s_axil_rdata_reg_int_reg_reg[22] ,
    \s_axil_rdata_reg_int_reg_reg[23] ,
    \s_axil_rdata_reg_int_reg_reg[24] ,
    \s_axil_rdata_reg_int_reg_reg[25] ,
    \s_axil_rdata_reg_int_reg_reg[26] ,
    \s_axil_rdata_reg_int_reg_reg[27] ,
    \s_axil_rdata_reg_int_reg_reg[28] ,
    \s_axil_rdata_reg_int_reg_reg[29] ,
    \s_axil_rdata_reg_int_reg_reg[30] ,
    \s_axil_rdata_reg_int_reg_reg[31]_0 ,
    s_axil_scle_wstrb,
    s_axil_scle_araddr,
    s_axil_scle_awaddr,
    s_axil_scle_rready,
    rdack_a_reg,
    s_axil_scle_arvalid,
    rdack_a_reg_0,
    s_axil_scle_awvalid,
    s_axil_scle_wvalid,
    s_axil_scle_wready,
    last_read_a_reg,
    s_axil_scle_bready,
    s_axil_scle_bvalid,
    \temp_m_axis_tdata_reg_reg[0]_0 ,
    \temp_m_axis_tdata_reg_reg[0]_1 ,
    \temp_m_axis_tdata_reg_reg[1]_0 ,
    \temp_m_axis_tdata_reg_reg[2]_0 ,
    \temp_m_axis_tdata_reg_reg[3]_0 ,
    \temp_m_axis_tdata_reg_reg[4]_0 ,
    \temp_m_axis_tdata_reg_reg[5]_0 ,
    \temp_m_axis_tdata_reg_reg[6]_0 ,
    \temp_m_axis_tdata_reg_reg[7]_0 ,
    \temp_m_axis_tdata_reg_reg[8]_0 ,
    \temp_m_axis_tdata_reg_reg[9]_0 ,
    \temp_m_axis_tdata_reg_reg[10]_0 ,
    \temp_m_axis_tdata_reg_reg[11]_0 ,
    \temp_m_axis_tdata_reg_reg[12]_0 ,
    \temp_m_axis_tdata_reg_reg[13]_0 ,
    \temp_m_axis_tdata_reg_reg[14]_0 ,
    \temp_m_axis_tdata_reg_reg[15]_1 );
  output [15:0]ram_reg;
  output [15:0]ram_reg_0;
  output [15:0]ram_reg_1;
  output [15:0]ram_reg_2;
  output [1:0]dack_o;
  output mem_rd_en_reg;
  output s_axil_scle_rready_0;
  output [31:0]int_douta;
  output int_ram_scle_bram_rdack;
  output s_axil_awready_next;
  output [15:0]D;
  input s_axil_scle_aclk;
  input core_clk;
  input [31:0]s_axil_scle_wdata;
  input int_ram_scle_bram_addr;
  input rdack_b_reg;
  input [0:0]int_rdenb_1;
  input \s_axil_rdata_reg_int_reg_reg[31] ;
  input \s_axil_rdata_reg_int_reg_reg[0] ;
  input \s_axil_rdata_reg_int_reg_reg[1] ;
  input \s_axil_rdata_reg_int_reg_reg[2] ;
  input \s_axil_rdata_reg_int_reg_reg[3] ;
  input \s_axil_rdata_reg_int_reg_reg[4] ;
  input \s_axil_rdata_reg_int_reg_reg[5] ;
  input \s_axil_rdata_reg_int_reg_reg[6] ;
  input \s_axil_rdata_reg_int_reg_reg[7] ;
  input \s_axil_rdata_reg_int_reg_reg[8] ;
  input \s_axil_rdata_reg_int_reg_reg[9] ;
  input \s_axil_rdata_reg_int_reg_reg[10] ;
  input \s_axil_rdata_reg_int_reg_reg[11] ;
  input \s_axil_rdata_reg_int_reg_reg[12] ;
  input \s_axil_rdata_reg_int_reg_reg[13] ;
  input \s_axil_rdata_reg_int_reg_reg[14] ;
  input \s_axil_rdata_reg_int_reg_reg[15] ;
  input \temp_m_axis_tdata_reg_reg[15] ;
  input \temp_m_axis_tdata_reg_reg[0] ;
  input \temp_m_axis_tdata_reg_reg[1] ;
  input \temp_m_axis_tdata_reg_reg[2] ;
  input \temp_m_axis_tdata_reg_reg[3] ;
  input \temp_m_axis_tdata_reg_reg[4] ;
  input \temp_m_axis_tdata_reg_reg[5] ;
  input \temp_m_axis_tdata_reg_reg[6] ;
  input \temp_m_axis_tdata_reg_reg[7] ;
  input \temp_m_axis_tdata_reg_reg[8] ;
  input \temp_m_axis_tdata_reg_reg[9] ;
  input \temp_m_axis_tdata_reg_reg[10] ;
  input \temp_m_axis_tdata_reg_reg[11] ;
  input \temp_m_axis_tdata_reg_reg[12] ;
  input \temp_m_axis_tdata_reg_reg[13] ;
  input \temp_m_axis_tdata_reg_reg[14] ;
  input \temp_m_axis_tdata_reg_reg[15]_0 ;
  input \s_axil_rdata_reg_int_reg_reg[16] ;
  input \s_axil_rdata_reg_int_reg_reg[17] ;
  input \s_axil_rdata_reg_int_reg_reg[18] ;
  input \s_axil_rdata_reg_int_reg_reg[19] ;
  input \s_axil_rdata_reg_int_reg_reg[20] ;
  input \s_axil_rdata_reg_int_reg_reg[21] ;
  input \s_axil_rdata_reg_int_reg_reg[22] ;
  input \s_axil_rdata_reg_int_reg_reg[23] ;
  input \s_axil_rdata_reg_int_reg_reg[24] ;
  input \s_axil_rdata_reg_int_reg_reg[25] ;
  input \s_axil_rdata_reg_int_reg_reg[26] ;
  input \s_axil_rdata_reg_int_reg_reg[27] ;
  input \s_axil_rdata_reg_int_reg_reg[28] ;
  input \s_axil_rdata_reg_int_reg_reg[29] ;
  input \s_axil_rdata_reg_int_reg_reg[30] ;
  input \s_axil_rdata_reg_int_reg_reg[31]_0 ;
  input [3:0]s_axil_scle_wstrb;
  input [0:0]s_axil_scle_araddr;
  input [0:0]s_axil_scle_awaddr;
  input s_axil_scle_rready;
  input rdack_a_reg;
  input s_axil_scle_arvalid;
  input rdack_a_reg_0;
  input s_axil_scle_awvalid;
  input s_axil_scle_wvalid;
  input s_axil_scle_wready;
  input last_read_a_reg;
  input s_axil_scle_bready;
  input s_axil_scle_bvalid;
  input \temp_m_axis_tdata_reg_reg[0]_0 ;
  input \temp_m_axis_tdata_reg_reg[0]_1 ;
  input \temp_m_axis_tdata_reg_reg[1]_0 ;
  input \temp_m_axis_tdata_reg_reg[2]_0 ;
  input \temp_m_axis_tdata_reg_reg[3]_0 ;
  input \temp_m_axis_tdata_reg_reg[4]_0 ;
  input \temp_m_axis_tdata_reg_reg[5]_0 ;
  input \temp_m_axis_tdata_reg_reg[6]_0 ;
  input \temp_m_axis_tdata_reg_reg[7]_0 ;
  input \temp_m_axis_tdata_reg_reg[8]_0 ;
  input \temp_m_axis_tdata_reg_reg[9]_0 ;
  input \temp_m_axis_tdata_reg_reg[10]_0 ;
  input \temp_m_axis_tdata_reg_reg[11]_0 ;
  input \temp_m_axis_tdata_reg_reg[12]_0 ;
  input \temp_m_axis_tdata_reg_reg[13]_0 ;
  input \temp_m_axis_tdata_reg_reg[14]_0 ;
  input \temp_m_axis_tdata_reg_reg[15]_1 ;

  wire [15:0]D;
  wire core_clk;
  wire [1:0]dack_o;
  wire [31:0]int_douta;
  wire [15:0]int_doutb;
  wire int_ram_scle_bram_addr;
  wire int_ram_scle_bram_rdack;
  wire [0:0]int_rdenb_1;
  wire last_read_a_reg;
  wire mem_rd_en_reg;
  wire [15:0]ram_reg;
  wire [15:0]ram_reg_0;
  wire [15:0]ram_reg_1;
  wire [15:0]ram_reg_2;
  wire rdack_a_reg;
  wire rdack_a_reg_0;
  wire rdack_b_reg;
  wire s_axil_awready_next;
  wire \s_axil_rdata_reg_int_reg_reg[0] ;
  wire \s_axil_rdata_reg_int_reg_reg[10] ;
  wire \s_axil_rdata_reg_int_reg_reg[11] ;
  wire \s_axil_rdata_reg_int_reg_reg[12] ;
  wire \s_axil_rdata_reg_int_reg_reg[13] ;
  wire \s_axil_rdata_reg_int_reg_reg[14] ;
  wire \s_axil_rdata_reg_int_reg_reg[15] ;
  wire \s_axil_rdata_reg_int_reg_reg[16] ;
  wire \s_axil_rdata_reg_int_reg_reg[17] ;
  wire \s_axil_rdata_reg_int_reg_reg[18] ;
  wire \s_axil_rdata_reg_int_reg_reg[19] ;
  wire \s_axil_rdata_reg_int_reg_reg[1] ;
  wire \s_axil_rdata_reg_int_reg_reg[20] ;
  wire \s_axil_rdata_reg_int_reg_reg[21] ;
  wire \s_axil_rdata_reg_int_reg_reg[22] ;
  wire \s_axil_rdata_reg_int_reg_reg[23] ;
  wire \s_axil_rdata_reg_int_reg_reg[24] ;
  wire \s_axil_rdata_reg_int_reg_reg[25] ;
  wire \s_axil_rdata_reg_int_reg_reg[26] ;
  wire \s_axil_rdata_reg_int_reg_reg[27] ;
  wire \s_axil_rdata_reg_int_reg_reg[28] ;
  wire \s_axil_rdata_reg_int_reg_reg[29] ;
  wire \s_axil_rdata_reg_int_reg_reg[2] ;
  wire \s_axil_rdata_reg_int_reg_reg[30] ;
  wire \s_axil_rdata_reg_int_reg_reg[31] ;
  wire \s_axil_rdata_reg_int_reg_reg[31]_0 ;
  wire \s_axil_rdata_reg_int_reg_reg[3] ;
  wire \s_axil_rdata_reg_int_reg_reg[4] ;
  wire \s_axil_rdata_reg_int_reg_reg[5] ;
  wire \s_axil_rdata_reg_int_reg_reg[6] ;
  wire \s_axil_rdata_reg_int_reg_reg[7] ;
  wire \s_axil_rdata_reg_int_reg_reg[8] ;
  wire \s_axil_rdata_reg_int_reg_reg[9] ;
  wire s_axil_scle_aclk;
  wire [0:0]s_axil_scle_araddr;
  wire s_axil_scle_arvalid;
  wire [0:0]s_axil_scle_awaddr;
  wire s_axil_scle_awvalid;
  wire s_axil_scle_bready;
  wire s_axil_scle_bvalid;
  wire s_axil_scle_rready;
  wire s_axil_scle_rready_0;
  wire [31:0]s_axil_scle_wdata;
  wire s_axil_scle_wready;
  wire [3:0]s_axil_scle_wstrb;
  wire s_axil_scle_wvalid;
  wire \temp_m_axis_tdata_reg_reg[0] ;
  wire \temp_m_axis_tdata_reg_reg[0]_0 ;
  wire \temp_m_axis_tdata_reg_reg[0]_1 ;
  wire \temp_m_axis_tdata_reg_reg[10] ;
  wire \temp_m_axis_tdata_reg_reg[10]_0 ;
  wire \temp_m_axis_tdata_reg_reg[11] ;
  wire \temp_m_axis_tdata_reg_reg[11]_0 ;
  wire \temp_m_axis_tdata_reg_reg[12] ;
  wire \temp_m_axis_tdata_reg_reg[12]_0 ;
  wire \temp_m_axis_tdata_reg_reg[13] ;
  wire \temp_m_axis_tdata_reg_reg[13]_0 ;
  wire \temp_m_axis_tdata_reg_reg[14] ;
  wire \temp_m_axis_tdata_reg_reg[14]_0 ;
  wire \temp_m_axis_tdata_reg_reg[15] ;
  wire \temp_m_axis_tdata_reg_reg[15]_0 ;
  wire \temp_m_axis_tdata_reg_reg[15]_1 ;
  wire \temp_m_axis_tdata_reg_reg[1] ;
  wire \temp_m_axis_tdata_reg_reg[1]_0 ;
  wire \temp_m_axis_tdata_reg_reg[2] ;
  wire \temp_m_axis_tdata_reg_reg[2]_0 ;
  wire \temp_m_axis_tdata_reg_reg[3] ;
  wire \temp_m_axis_tdata_reg_reg[3]_0 ;
  wire \temp_m_axis_tdata_reg_reg[4] ;
  wire \temp_m_axis_tdata_reg_reg[4]_0 ;
  wire \temp_m_axis_tdata_reg_reg[5] ;
  wire \temp_m_axis_tdata_reg_reg[5]_0 ;
  wire \temp_m_axis_tdata_reg_reg[6] ;
  wire \temp_m_axis_tdata_reg_reg[6]_0 ;
  wire \temp_m_axis_tdata_reg_reg[7] ;
  wire \temp_m_axis_tdata_reg_reg[7]_0 ;
  wire \temp_m_axis_tdata_reg_reg[8] ;
  wire \temp_m_axis_tdata_reg_reg[8]_0 ;
  wire \temp_m_axis_tdata_reg_reg[9] ;
  wire \temp_m_axis_tdata_reg_reg[9]_0 ;

  KanTop_KanAcceleratorWrapper_0_0_MultiBankBramReadEn__parameterized1 bram_inst
       (.core_clk(core_clk),
        .dack_o(dack_o),
        .int_douta(int_douta),
        .int_doutb(int_doutb),
        .int_ram_scle_bram_rdack(int_ram_scle_bram_rdack),
        .int_rdenb_1(int_rdenb_1),
        .last_read_a_reg(last_read_a_reg),
        .mem_rd_en_reg(mem_rd_en_reg),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(ram_reg_1),
        .ram_reg_2(ram_reg_2),
        .rdack_a_reg(rdack_a_reg),
        .rdack_a_reg_0(rdack_a_reg_0),
        .rdack_b_reg(rdack_b_reg),
        .\s_axil_rdata_reg_int_reg_reg[0] (\s_axil_rdata_reg_int_reg_reg[0] ),
        .\s_axil_rdata_reg_int_reg_reg[10] (\s_axil_rdata_reg_int_reg_reg[10] ),
        .\s_axil_rdata_reg_int_reg_reg[11] (\s_axil_rdata_reg_int_reg_reg[11] ),
        .\s_axil_rdata_reg_int_reg_reg[12] (\s_axil_rdata_reg_int_reg_reg[12] ),
        .\s_axil_rdata_reg_int_reg_reg[13] (\s_axil_rdata_reg_int_reg_reg[13] ),
        .\s_axil_rdata_reg_int_reg_reg[14] (\s_axil_rdata_reg_int_reg_reg[14] ),
        .\s_axil_rdata_reg_int_reg_reg[15] (\s_axil_rdata_reg_int_reg_reg[15] ),
        .\s_axil_rdata_reg_int_reg_reg[16] (\s_axil_rdata_reg_int_reg_reg[16] ),
        .\s_axil_rdata_reg_int_reg_reg[17] (\s_axil_rdata_reg_int_reg_reg[17] ),
        .\s_axil_rdata_reg_int_reg_reg[18] (\s_axil_rdata_reg_int_reg_reg[18] ),
        .\s_axil_rdata_reg_int_reg_reg[19] (\s_axil_rdata_reg_int_reg_reg[19] ),
        .\s_axil_rdata_reg_int_reg_reg[1] (\s_axil_rdata_reg_int_reg_reg[1] ),
        .\s_axil_rdata_reg_int_reg_reg[20] (\s_axil_rdata_reg_int_reg_reg[20] ),
        .\s_axil_rdata_reg_int_reg_reg[21] (\s_axil_rdata_reg_int_reg_reg[21] ),
        .\s_axil_rdata_reg_int_reg_reg[22] (\s_axil_rdata_reg_int_reg_reg[22] ),
        .\s_axil_rdata_reg_int_reg_reg[23] (\s_axil_rdata_reg_int_reg_reg[23] ),
        .\s_axil_rdata_reg_int_reg_reg[24] (\s_axil_rdata_reg_int_reg_reg[24] ),
        .\s_axil_rdata_reg_int_reg_reg[25] (\s_axil_rdata_reg_int_reg_reg[25] ),
        .\s_axil_rdata_reg_int_reg_reg[26] (\s_axil_rdata_reg_int_reg_reg[26] ),
        .\s_axil_rdata_reg_int_reg_reg[27] (\s_axil_rdata_reg_int_reg_reg[27] ),
        .\s_axil_rdata_reg_int_reg_reg[28] (\s_axil_rdata_reg_int_reg_reg[28] ),
        .\s_axil_rdata_reg_int_reg_reg[29] (\s_axil_rdata_reg_int_reg_reg[29] ),
        .\s_axil_rdata_reg_int_reg_reg[2] (\s_axil_rdata_reg_int_reg_reg[2] ),
        .\s_axil_rdata_reg_int_reg_reg[30] (\s_axil_rdata_reg_int_reg_reg[30] ),
        .\s_axil_rdata_reg_int_reg_reg[31] (\s_axil_rdata_reg_int_reg_reg[31] ),
        .\s_axil_rdata_reg_int_reg_reg[31]_0 (\s_axil_rdata_reg_int_reg_reg[31]_0 ),
        .\s_axil_rdata_reg_int_reg_reg[3] (\s_axil_rdata_reg_int_reg_reg[3] ),
        .\s_axil_rdata_reg_int_reg_reg[4] (\s_axil_rdata_reg_int_reg_reg[4] ),
        .\s_axil_rdata_reg_int_reg_reg[5] (\s_axil_rdata_reg_int_reg_reg[5] ),
        .\s_axil_rdata_reg_int_reg_reg[6] (\s_axil_rdata_reg_int_reg_reg[6] ),
        .\s_axil_rdata_reg_int_reg_reg[7] (\s_axil_rdata_reg_int_reg_reg[7] ),
        .\s_axil_rdata_reg_int_reg_reg[8] (\s_axil_rdata_reg_int_reg_reg[8] ),
        .\s_axil_rdata_reg_int_reg_reg[9] (\s_axil_rdata_reg_int_reg_reg[9] ),
        .s_axil_scle_aclk(s_axil_scle_aclk),
        .s_axil_scle_araddr(s_axil_scle_araddr),
        .s_axil_scle_arvalid(s_axil_scle_arvalid),
        .s_axil_scle_awaddr(s_axil_scle_awaddr),
        .s_axil_scle_awvalid(s_axil_scle_awvalid),
        .s_axil_scle_awvalid_0(s_axil_awready_next),
        .s_axil_scle_bready(s_axil_scle_bready),
        .s_axil_scle_bvalid(s_axil_scle_bvalid),
        .s_axil_scle_rready(s_axil_scle_rready),
        .s_axil_scle_rready_0(s_axil_scle_rready_0),
        .s_axil_scle_wdata(s_axil_scle_wdata),
        .s_axil_scle_wready(s_axil_scle_wready),
        .s_axil_scle_wstrb(s_axil_scle_wstrb),
        .s_axil_scle_wvalid(s_axil_scle_wvalid),
        .\temp_m_axis_tdata_reg_reg[0] (\temp_m_axis_tdata_reg_reg[0] ),
        .\temp_m_axis_tdata_reg_reg[10] (\temp_m_axis_tdata_reg_reg[10] ),
        .\temp_m_axis_tdata_reg_reg[11] (\temp_m_axis_tdata_reg_reg[11] ),
        .\temp_m_axis_tdata_reg_reg[12] (\temp_m_axis_tdata_reg_reg[12] ),
        .\temp_m_axis_tdata_reg_reg[13] (\temp_m_axis_tdata_reg_reg[13] ),
        .\temp_m_axis_tdata_reg_reg[14] (\temp_m_axis_tdata_reg_reg[14] ),
        .\temp_m_axis_tdata_reg_reg[15] (\temp_m_axis_tdata_reg_reg[15] ),
        .\temp_m_axis_tdata_reg_reg[15]_0 (\temp_m_axis_tdata_reg_reg[15]_0 ),
        .\temp_m_axis_tdata_reg_reg[1] (\temp_m_axis_tdata_reg_reg[1] ),
        .\temp_m_axis_tdata_reg_reg[2] (\temp_m_axis_tdata_reg_reg[2] ),
        .\temp_m_axis_tdata_reg_reg[3] (\temp_m_axis_tdata_reg_reg[3] ),
        .\temp_m_axis_tdata_reg_reg[4] (\temp_m_axis_tdata_reg_reg[4] ),
        .\temp_m_axis_tdata_reg_reg[5] (\temp_m_axis_tdata_reg_reg[5] ),
        .\temp_m_axis_tdata_reg_reg[6] (\temp_m_axis_tdata_reg_reg[6] ),
        .\temp_m_axis_tdata_reg_reg[7] (\temp_m_axis_tdata_reg_reg[7] ),
        .\temp_m_axis_tdata_reg_reg[8] (\temp_m_axis_tdata_reg_reg[8] ),
        .\temp_m_axis_tdata_reg_reg[9] (\temp_m_axis_tdata_reg_reg[9] ));
  KanTop_KanAcceleratorWrapper_0_0_BramIntrfTranslatorReadEn__parameterized4 \port_b_translator_genblock[0].translator_inst 
       (.D(D),
        .core_clk(core_clk),
        .int_doutb(int_doutb),
        .int_ram_scle_bram_addr(int_ram_scle_bram_addr),
        .\temp_m_axis_tdata_reg_reg[0] (\temp_m_axis_tdata_reg_reg[0]_0 ),
        .\temp_m_axis_tdata_reg_reg[0]_0 (\temp_m_axis_tdata_reg_reg[0]_1 ),
        .\temp_m_axis_tdata_reg_reg[10] (\temp_m_axis_tdata_reg_reg[10]_0 ),
        .\temp_m_axis_tdata_reg_reg[11] (\temp_m_axis_tdata_reg_reg[11]_0 ),
        .\temp_m_axis_tdata_reg_reg[12] (\temp_m_axis_tdata_reg_reg[12]_0 ),
        .\temp_m_axis_tdata_reg_reg[13] (\temp_m_axis_tdata_reg_reg[13]_0 ),
        .\temp_m_axis_tdata_reg_reg[14] (\temp_m_axis_tdata_reg_reg[14]_0 ),
        .\temp_m_axis_tdata_reg_reg[15] (ram_reg_2),
        .\temp_m_axis_tdata_reg_reg[15]_0 (\temp_m_axis_tdata_reg_reg[15]_1 ),
        .\temp_m_axis_tdata_reg_reg[1] (\temp_m_axis_tdata_reg_reg[1]_0 ),
        .\temp_m_axis_tdata_reg_reg[2] (\temp_m_axis_tdata_reg_reg[2]_0 ),
        .\temp_m_axis_tdata_reg_reg[3] (\temp_m_axis_tdata_reg_reg[3]_0 ),
        .\temp_m_axis_tdata_reg_reg[4] (\temp_m_axis_tdata_reg_reg[4]_0 ),
        .\temp_m_axis_tdata_reg_reg[5] (\temp_m_axis_tdata_reg_reg[5]_0 ),
        .\temp_m_axis_tdata_reg_reg[6] (\temp_m_axis_tdata_reg_reg[6]_0 ),
        .\temp_m_axis_tdata_reg_reg[7] (\temp_m_axis_tdata_reg_reg[7]_0 ),
        .\temp_m_axis_tdata_reg_reg[8] (\temp_m_axis_tdata_reg_reg[8]_0 ),
        .\temp_m_axis_tdata_reg_reg[9] (\temp_m_axis_tdata_reg_reg[9]_0 ));
endmodule

(* ORIG_REF_NAME = "ParallelizedDataProcessor" *) 
module KanTop_KanAcceleratorWrapper_0_0_ParallelizedDataProcessor
   (ram_reg_0,
    ram_reg_0_0,
    DOPADOP,
    DOPBDOP,
    ram_reg_1,
    ram_reg_1_0,
    int_adp_grid_m_axis_tready,
    Q,
    temp_m_axis_tlast_reg,
    int_adp_scle_m_axis_tready,
    temp_m_axis_tlast_reg_0,
    stage_1_in_axis_data_tready,
    stage_1_in_axis_data_tready_1,
    store_t,
    s_axis_t_tready_int,
    store_t_2,
    s_axis_t_tready_int_3,
    store_t_4,
    s_axis_t_tready_int_5,
    store_t_6,
    s_axis_t_tready_int_7,
    store_u,
    s_axis_t_tready_int_8,
    store_u_9,
    s_axis_t_tready_int_10,
    store_u_11,
    s_axis_t_tready_int_12,
    store_u_13,
    s_axis_t_tready_int_14,
    extra_sig_in,
    local_tlast_reg_reg,
    local_tlast_reg_reg_0,
    local_tlast_reg_reg_1,
    \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg ,
    \register_genblock[1].skid_buffer_genblock.m_axis_tvalid_reg_reg ,
    D,
    SR,
    \rst_pipeline_reg[3] ,
    \rst_pipeline_reg[3]_0 ,
    m_axis_tlast_reg_reg,
    int_adp_data_m_axis_tready,
    m_axis_tlast_reg_reg_0,
    extra_sig_out,
    \extra_sig_reg_1_reg[1] ,
    \extra_sig_reg_1_reg[1]_0 ,
    \extra_sig_reg_1_reg[1]_1 ,
    int_buf_rslt_s_axis_tdata,
    rd_ptr_gray_reg,
    shift1,
    shift1_15,
    s_axis_tready_early,
    s_axis_tready_early_16,
    s_axis_tready_early_17,
    s_axis_tready_early_18,
    s_axis_tready_early_19,
    s_axis_tready_early_20,
    s_axis_tready_early_21,
    s_axis_tready_early_22,
    store_l_reg_reg,
    store_l_reg_reg_0,
    store_l_reg_reg_1,
    store_l_reg_reg_2,
    store_l_reg_reg_3,
    store_l_reg_reg_4,
    store_l_reg_reg_5,
    store_l_reg_reg_6,
    \temp_m_axis_tdata_reg_reg[15] ,
    \temp_m_axis_tdata_reg_reg[15]_0 ,
    core_clk,
    int_mcu_grid_m_axis_tlast,
    int_mcu_scle_m_axis_tlast,
    stage_1_in_axis_data_tlast,
    stage_1_in_axis_data_tlast_23,
    int_aps_wght_m_axis_tlast,
    m_axis_tlast_reg_reg_1,
    m_axis_tlast_reg_reg_2,
    \temp_m_axis_tdata_reg_reg[0] ,
    \temp_m_axis_tdata_reg_reg[0]_0 ,
    \temp_m_axis_tdata_reg_reg[1] ,
    \temp_m_axis_tdata_reg_reg[2] ,
    \temp_m_axis_tdata_reg_reg[3] ,
    \temp_m_axis_tdata_reg_reg[4] ,
    \temp_m_axis_tdata_reg_reg[5] ,
    \temp_m_axis_tdata_reg_reg[6] ,
    \temp_m_axis_tdata_reg_reg[7] ,
    \temp_m_axis_tdata_reg_reg[8] ,
    \temp_m_axis_tdata_reg_reg[9] ,
    \temp_m_axis_tdata_reg_reg[10] ,
    \temp_m_axis_tdata_reg_reg[11] ,
    \temp_m_axis_tdata_reg_reg[12] ,
    \temp_m_axis_tdata_reg_reg[13] ,
    \temp_m_axis_tdata_reg_reg[14] ,
    \temp_m_axis_tdata_reg_reg[15]_1 ,
    \temp_m_axis_tdata_reg_reg[0]_1 ,
    \temp_m_axis_tdata_reg_reg[0]_2 ,
    \temp_m_axis_tdata_reg_reg[1]_0 ,
    \temp_m_axis_tdata_reg_reg[2]_0 ,
    \temp_m_axis_tdata_reg_reg[3]_0 ,
    \temp_m_axis_tdata_reg_reg[4]_0 ,
    \temp_m_axis_tdata_reg_reg[5]_0 ,
    \temp_m_axis_tdata_reg_reg[6]_0 ,
    \temp_m_axis_tdata_reg_reg[7]_0 ,
    \temp_m_axis_tdata_reg_reg[8]_0 ,
    \temp_m_axis_tdata_reg_reg[9]_0 ,
    \temp_m_axis_tdata_reg_reg[10]_0 ,
    \temp_m_axis_tdata_reg_reg[11]_0 ,
    \temp_m_axis_tdata_reg_reg[12]_0 ,
    \temp_m_axis_tdata_reg_reg[13]_0 ,
    \temp_m_axis_tdata_reg_reg[14]_0 ,
    \temp_m_axis_tdata_reg_reg[15]_2 ,
    \m_axis_tvalid_reg_reg[1] ,
    empty_reg,
    int_aps_wght_m_axis_tvalid,
    E,
    export_rslt_reg_reg,
    export_rslt_reg_reg_0,
    export_rslt_reg_reg_1,
    internal_operation_error,
    fsm_rst,
    int_aps_wght_m_axis_tdata,
    new_transfer,
    s_rst_sync3_reg,
    \mem_reg[6][29] ,
    s_axil_ctrl_wdata,
    \ptr_reg_reg[2] ,
    s_axis_tready_reg_reg,
    out,
    s_axis_tready_reg_reg_0,
    m_axis_tlast_reg_reg_3,
    m_rst_sync3_reg,
    s_axis_tvalid_int__0,
    temp_m_axis_tvalid_reg,
    s_axis_tvalid_int__0_24,
    temp_m_axis_tvalid_reg_25,
    s_axis_tvalid_int__0_26,
    temp_m_axis_tvalid_reg_27,
    s_axis_tvalid_int__0_28,
    temp_m_axis_tvalid_reg_29,
    s_axis_tvalid_int__0_30,
    temp_m_axis_tvalid_reg_31,
    s_axis_tvalid_int__0_32,
    temp_m_axis_tvalid_reg_33,
    s_axis_tvalid_int__0_34,
    temp_m_axis_tvalid_reg_35,
    s_axis_tvalid_int__0_36,
    temp_m_axis_tvalid_reg_37,
    s_axis_tready_int,
    s_axis_tready_int_38,
    s_axis_tready_int_39,
    s_axis_tready_int_40,
    s_axis_tready_int_41,
    s_axis_tready_int_42,
    s_axis_tready_int_43,
    s_axis_tready_int_44,
    \temp_m_axis_tdata_reg_reg[15]_3 ,
    \m_axis_tdata_reg_reg[15] ,
    \temp_m_axis_tdata_reg_reg[15]_4 ,
    \m_axis_tdata_reg_reg[15]_0 ,
    \rst_pipeline_reg[1] );
  output [7:0]ram_reg_0;
  output [7:0]ram_reg_0_0;
  output [0:0]DOPADOP;
  output [0:0]DOPBDOP;
  output [6:0]ram_reg_1;
  output [6:0]ram_reg_1_0;
  output int_adp_grid_m_axis_tready;
  output [0:0]Q;
  output temp_m_axis_tlast_reg;
  output int_adp_scle_m_axis_tready;
  output temp_m_axis_tlast_reg_0;
  output stage_1_in_axis_data_tready;
  output stage_1_in_axis_data_tready_1;
  output store_t;
  output s_axis_t_tready_int;
  output store_t_2;
  output s_axis_t_tready_int_3;
  output store_t_4;
  output s_axis_t_tready_int_5;
  output store_t_6;
  output s_axis_t_tready_int_7;
  output store_u;
  output s_axis_t_tready_int_8;
  output store_u_9;
  output s_axis_t_tready_int_10;
  output store_u_11;
  output s_axis_t_tready_int_12;
  output store_u_13;
  output s_axis_t_tready_int_14;
  output [0:0]extra_sig_in;
  output [0:0]local_tlast_reg_reg;
  output [0:0]local_tlast_reg_reg_0;
  output [0:0]local_tlast_reg_reg_1;
  output \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg ;
  output \register_genblock[1].skid_buffer_genblock.m_axis_tvalid_reg_reg ;
  output [0:0]D;
  output [0:0]SR;
  output [0:0]\rst_pipeline_reg[3] ;
  output [0:0]\rst_pipeline_reg[3]_0 ;
  output m_axis_tlast_reg_reg;
  output [1:0]int_adp_data_m_axis_tready;
  output m_axis_tlast_reg_reg_0;
  output [0:0]extra_sig_out;
  output [0:0]\extra_sig_reg_1_reg[1] ;
  output [0:0]\extra_sig_reg_1_reg[1]_0 ;
  output [0:0]\extra_sig_reg_1_reg[1]_1 ;
  output [47:0]int_buf_rslt_s_axis_tdata;
  output rd_ptr_gray_reg;
  output shift1;
  output shift1_15;
  output s_axis_tready_early;
  output s_axis_tready_early_16;
  output s_axis_tready_early_17;
  output s_axis_tready_early_18;
  output s_axis_tready_early_19;
  output s_axis_tready_early_20;
  output s_axis_tready_early_21;
  output s_axis_tready_early_22;
  output [0:0]store_l_reg_reg;
  output [0:0]store_l_reg_reg_0;
  output [0:0]store_l_reg_reg_1;
  output [0:0]store_l_reg_reg_2;
  output [0:0]store_l_reg_reg_3;
  output [0:0]store_l_reg_reg_4;
  output [0:0]store_l_reg_reg_5;
  output [0:0]store_l_reg_reg_6;
  output [15:0]\temp_m_axis_tdata_reg_reg[15] ;
  output [15:0]\temp_m_axis_tdata_reg_reg[15]_0 ;
  input core_clk;
  input int_mcu_grid_m_axis_tlast;
  input int_mcu_scle_m_axis_tlast;
  input stage_1_in_axis_data_tlast;
  input stage_1_in_axis_data_tlast_23;
  input [7:0]int_aps_wght_m_axis_tlast;
  input m_axis_tlast_reg_reg_1;
  input m_axis_tlast_reg_reg_2;
  input \temp_m_axis_tdata_reg_reg[0] ;
  input \temp_m_axis_tdata_reg_reg[0]_0 ;
  input \temp_m_axis_tdata_reg_reg[1] ;
  input \temp_m_axis_tdata_reg_reg[2] ;
  input \temp_m_axis_tdata_reg_reg[3] ;
  input \temp_m_axis_tdata_reg_reg[4] ;
  input \temp_m_axis_tdata_reg_reg[5] ;
  input \temp_m_axis_tdata_reg_reg[6] ;
  input \temp_m_axis_tdata_reg_reg[7] ;
  input \temp_m_axis_tdata_reg_reg[8] ;
  input \temp_m_axis_tdata_reg_reg[9] ;
  input \temp_m_axis_tdata_reg_reg[10] ;
  input \temp_m_axis_tdata_reg_reg[11] ;
  input \temp_m_axis_tdata_reg_reg[12] ;
  input \temp_m_axis_tdata_reg_reg[13] ;
  input \temp_m_axis_tdata_reg_reg[14] ;
  input \temp_m_axis_tdata_reg_reg[15]_1 ;
  input \temp_m_axis_tdata_reg_reg[0]_1 ;
  input \temp_m_axis_tdata_reg_reg[0]_2 ;
  input \temp_m_axis_tdata_reg_reg[1]_0 ;
  input \temp_m_axis_tdata_reg_reg[2]_0 ;
  input \temp_m_axis_tdata_reg_reg[3]_0 ;
  input \temp_m_axis_tdata_reg_reg[4]_0 ;
  input \temp_m_axis_tdata_reg_reg[5]_0 ;
  input \temp_m_axis_tdata_reg_reg[6]_0 ;
  input \temp_m_axis_tdata_reg_reg[7]_0 ;
  input \temp_m_axis_tdata_reg_reg[8]_0 ;
  input \temp_m_axis_tdata_reg_reg[9]_0 ;
  input \temp_m_axis_tdata_reg_reg[10]_0 ;
  input \temp_m_axis_tdata_reg_reg[11]_0 ;
  input \temp_m_axis_tdata_reg_reg[12]_0 ;
  input \temp_m_axis_tdata_reg_reg[13]_0 ;
  input \temp_m_axis_tdata_reg_reg[14]_0 ;
  input \temp_m_axis_tdata_reg_reg[15]_2 ;
  input \m_axis_tvalid_reg_reg[1] ;
  input empty_reg;
  input [7:0]int_aps_wght_m_axis_tvalid;
  input [0:0]E;
  input [0:0]export_rslt_reg_reg;
  input [0:0]export_rslt_reg_reg_0;
  input [0:0]export_rslt_reg_reg_1;
  input internal_operation_error;
  input fsm_rst;
  input [127:0]int_aps_wght_m_axis_tdata;
  input new_transfer;
  input s_rst_sync3_reg;
  input \mem_reg[6][29] ;
  input [0:0]s_axil_ctrl_wdata;
  input \ptr_reg_reg[2] ;
  input s_axis_tready_reg_reg;
  input [16:0]out;
  input s_axis_tready_reg_reg_0;
  input [16:0]m_axis_tlast_reg_reg_3;
  input m_rst_sync3_reg;
  input s_axis_tvalid_int__0;
  input temp_m_axis_tvalid_reg;
  input s_axis_tvalid_int__0_24;
  input temp_m_axis_tvalid_reg_25;
  input s_axis_tvalid_int__0_26;
  input temp_m_axis_tvalid_reg_27;
  input s_axis_tvalid_int__0_28;
  input temp_m_axis_tvalid_reg_29;
  input s_axis_tvalid_int__0_30;
  input temp_m_axis_tvalid_reg_31;
  input s_axis_tvalid_int__0_32;
  input temp_m_axis_tvalid_reg_33;
  input s_axis_tvalid_int__0_34;
  input temp_m_axis_tvalid_reg_35;
  input s_axis_tvalid_int__0_36;
  input temp_m_axis_tvalid_reg_37;
  input s_axis_tready_int;
  input s_axis_tready_int_38;
  input s_axis_tready_int_39;
  input s_axis_tready_int_40;
  input s_axis_tready_int_41;
  input s_axis_tready_int_42;
  input s_axis_tready_int_43;
  input s_axis_tready_int_44;
  input [15:0]\temp_m_axis_tdata_reg_reg[15]_3 ;
  input [15:0]\m_axis_tdata_reg_reg[15] ;
  input [15:0]\temp_m_axis_tdata_reg_reg[15]_4 ;
  input [15:0]\m_axis_tdata_reg_reg[15]_0 ;
  input [0:0]\rst_pipeline_reg[1] ;

  wire [0:0]D;
  wire [0:0]DOPADOP;
  wire [0:0]DOPBDOP;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire \batch_plane_genblock[0].row_genblock[0].col_genblock[0].parallelized_lpe_ijk/s_axis_l_tready_int ;
  wire \batch_plane_genblock[0].row_genblock[1].col_genblock[0].parallelized_lpe_ijk/s_axis_l_tready_int ;
  wire core_clk;
  wire empty_next;
  wire empty_next_0;
  wire empty_reg;
  wire empty_reg_1;
  wire empty_reg_2;
  wire [0:0]export_rslt_reg_reg;
  wire [0:0]export_rslt_reg_reg_0;
  wire [0:0]export_rslt_reg_reg_1;
  wire [0:0]extra_sig_in;
  wire [0:0]extra_sig_out;
  wire [0:0]\extra_sig_reg_1_reg[1] ;
  wire [0:0]\extra_sig_reg_1_reg[1]_0 ;
  wire [0:0]\extra_sig_reg_1_reg[1]_1 ;
  wire fsm_rst;
  wire full_next;
  wire full_next_4;
  wire full_reg;
  wire full_reg_3;
  wire [1:0]int_adp_data_m_axis_tready;
  wire int_adp_grid_m_axis_tready;
  wire int_adp_scle_m_axis_tready;
  wire [127:0]int_aps_wght_m_axis_tdata;
  wire [7:0]int_aps_wght_m_axis_tlast;
  wire [7:0]int_aps_wght_m_axis_tvalid;
  wire [31:0]int_axis_act_func_tdata;
  wire [1:0]int_axis_act_func_tlast;
  wire [1:0]int_axis_act_func_tvalid;
  wire [31:0]int_axis_srl_func_tdata;
  wire [1:0]int_axis_srl_func_tlast;
  wire [47:0]int_buf_rslt_s_axis_tdata;
  wire int_mcu_grid_m_axis_tlast;
  wire int_mcu_scle_m_axis_tlast;
  wire internal_operation_error;
  wire [0:0]local_tlast_reg_reg;
  wire [0:0]local_tlast_reg_reg_0;
  wire [0:0]local_tlast_reg_reg_1;
  wire [15:0]\m_axis_tdata_reg_reg[15] ;
  wire [15:0]\m_axis_tdata_reg_reg[15]_0 ;
  wire m_axis_tlast_reg_reg;
  wire m_axis_tlast_reg_reg_0;
  wire m_axis_tlast_reg_reg_1;
  wire m_axis_tlast_reg_reg_2;
  wire [16:0]m_axis_tlast_reg_reg_3;
  wire \m_axis_tvalid_reg_reg[1] ;
  wire m_rst_sync3_reg;
  wire \mem_reg[6][29] ;
  wire new_transfer;
  wire [16:0]out;
  wire parallelized_lpa_inst_n_28;
  wire parallelized_lpa_inst_n_29;
  wire parallelized_lpa_inst_n_31;
  wire parallelized_lpa_inst_n_32;
  wire \ptr_reg_reg[2] ;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_0_0;
  wire [6:0]ram_reg_1;
  wire [6:0]ram_reg_1_0;
  wire rd_ptr_gray_reg;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg ;
  wire \register_genblock[1].skid_buffer_genblock.m_axis_tvalid_reg_reg ;
  wire [0:0]\rst_pipeline_reg[1] ;
  wire [0:0]\rst_pipeline_reg[3] ;
  wire [0:0]\rst_pipeline_reg[3]_0 ;
  wire [0:0]s_axil_ctrl_wdata;
  wire s_axis_t_tready_int;
  wire s_axis_t_tready_int_10;
  wire s_axis_t_tready_int_12;
  wire s_axis_t_tready_int_14;
  wire s_axis_t_tready_int_3;
  wire s_axis_t_tready_int_5;
  wire s_axis_t_tready_int_7;
  wire s_axis_t_tready_int_8;
  wire s_axis_tready_early;
  wire s_axis_tready_early_16;
  wire s_axis_tready_early_17;
  wire s_axis_tready_early_18;
  wire s_axis_tready_early_19;
  wire s_axis_tready_early_20;
  wire s_axis_tready_early_21;
  wire s_axis_tready_early_22;
  wire s_axis_tready_int;
  wire s_axis_tready_int_38;
  wire s_axis_tready_int_39;
  wire s_axis_tready_int_40;
  wire s_axis_tready_int_41;
  wire s_axis_tready_int_42;
  wire s_axis_tready_int_43;
  wire s_axis_tready_int_44;
  wire s_axis_tready_reg_reg;
  wire s_axis_tready_reg_reg_0;
  wire s_axis_tvalid_int__0;
  wire s_axis_tvalid_int__0_24;
  wire s_axis_tvalid_int__0_26;
  wire s_axis_tvalid_int__0_28;
  wire s_axis_tvalid_int__0_30;
  wire s_axis_tvalid_int__0_32;
  wire s_axis_tvalid_int__0_34;
  wire s_axis_tvalid_int__0_36;
  wire s_rst_sync3_reg;
  wire shift1;
  wire shift1_15;
  wire stage_1_in_axis_data_tlast;
  wire stage_1_in_axis_data_tlast_23;
  wire stage_1_in_axis_data_tready;
  wire stage_1_in_axis_data_tready_1;
  wire [0:0]store_l_reg_reg;
  wire [0:0]store_l_reg_reg_0;
  wire [0:0]store_l_reg_reg_1;
  wire [0:0]store_l_reg_reg_2;
  wire [0:0]store_l_reg_reg_3;
  wire [0:0]store_l_reg_reg_4;
  wire [0:0]store_l_reg_reg_5;
  wire [0:0]store_l_reg_reg_6;
  wire store_t;
  wire store_t_2;
  wire store_t_4;
  wire store_t_6;
  wire store_u;
  wire store_u_11;
  wire store_u_13;
  wire store_u_9;
  wire \temp_m_axis_tdata_reg_reg[0] ;
  wire \temp_m_axis_tdata_reg_reg[0]_0 ;
  wire \temp_m_axis_tdata_reg_reg[0]_1 ;
  wire \temp_m_axis_tdata_reg_reg[0]_2 ;
  wire \temp_m_axis_tdata_reg_reg[10] ;
  wire \temp_m_axis_tdata_reg_reg[10]_0 ;
  wire \temp_m_axis_tdata_reg_reg[11] ;
  wire \temp_m_axis_tdata_reg_reg[11]_0 ;
  wire \temp_m_axis_tdata_reg_reg[12] ;
  wire \temp_m_axis_tdata_reg_reg[12]_0 ;
  wire \temp_m_axis_tdata_reg_reg[13] ;
  wire \temp_m_axis_tdata_reg_reg[13]_0 ;
  wire \temp_m_axis_tdata_reg_reg[14] ;
  wire \temp_m_axis_tdata_reg_reg[14]_0 ;
  wire [15:0]\temp_m_axis_tdata_reg_reg[15] ;
  wire [15:0]\temp_m_axis_tdata_reg_reg[15]_0 ;
  wire \temp_m_axis_tdata_reg_reg[15]_1 ;
  wire \temp_m_axis_tdata_reg_reg[15]_2 ;
  wire [15:0]\temp_m_axis_tdata_reg_reg[15]_3 ;
  wire [15:0]\temp_m_axis_tdata_reg_reg[15]_4 ;
  wire \temp_m_axis_tdata_reg_reg[1] ;
  wire \temp_m_axis_tdata_reg_reg[1]_0 ;
  wire \temp_m_axis_tdata_reg_reg[2] ;
  wire \temp_m_axis_tdata_reg_reg[2]_0 ;
  wire \temp_m_axis_tdata_reg_reg[3] ;
  wire \temp_m_axis_tdata_reg_reg[3]_0 ;
  wire \temp_m_axis_tdata_reg_reg[4] ;
  wire \temp_m_axis_tdata_reg_reg[4]_0 ;
  wire \temp_m_axis_tdata_reg_reg[5] ;
  wire \temp_m_axis_tdata_reg_reg[5]_0 ;
  wire \temp_m_axis_tdata_reg_reg[6] ;
  wire \temp_m_axis_tdata_reg_reg[6]_0 ;
  wire \temp_m_axis_tdata_reg_reg[7] ;
  wire \temp_m_axis_tdata_reg_reg[7]_0 ;
  wire \temp_m_axis_tdata_reg_reg[8] ;
  wire \temp_m_axis_tdata_reg_reg[8]_0 ;
  wire \temp_m_axis_tdata_reg_reg[9] ;
  wire \temp_m_axis_tdata_reg_reg[9]_0 ;
  wire temp_m_axis_tlast_reg;
  wire temp_m_axis_tlast_reg_0;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_25;
  wire temp_m_axis_tvalid_reg_27;
  wire temp_m_axis_tvalid_reg_29;
  wire temp_m_axis_tvalid_reg_31;
  wire temp_m_axis_tvalid_reg_33;
  wire temp_m_axis_tvalid_reg_35;
  wire temp_m_axis_tvalid_reg_37;

  KanTop_KanAcceleratorWrapper_0_0_RSWAFFunction act_func_inst
       (.DOPADOP(DOPADOP),
        .DOPBDOP(DOPBDOP),
        .Q(Q),
        .core_clk(core_clk),
        .empty_next(empty_next_0),
        .empty_next_0(empty_next),
        .empty_reg(empty_reg),
        .full_reg(full_reg),
        .full_reg_1(full_reg_3),
        .in({int_axis_act_func_tlast[0],int_axis_act_func_tdata[15:0]}),
        .int_adp_data_m_axis_tready(int_adp_data_m_axis_tready),
        .int_axis_act_func_tvalid(int_axis_act_func_tvalid),
        .int_mcu_grid_m_axis_tlast(int_mcu_grid_m_axis_tlast),
        .int_mcu_scle_m_axis_tlast(int_mcu_scle_m_axis_tlast),
        .\m_axis_tdata_reg_reg[15] (\m_axis_tdata_reg_reg[15] ),
        .\m_axis_tdata_reg_reg[15]_0 (\m_axis_tdata_reg_reg[15]_0 ),
        .m_axis_tlast_reg_reg(m_axis_tlast_reg_reg),
        .m_axis_tlast_reg_reg_0(m_axis_tlast_reg_reg_0),
        .m_axis_tlast_reg_reg_1(m_axis_tlast_reg_reg_1),
        .m_axis_tlast_reg_reg_2(m_axis_tlast_reg_reg_2),
        .m_axis_tlast_reg_reg_3(m_axis_tlast_reg_reg_3),
        .\m_axis_tvalid_reg_reg[1] (\m_axis_tvalid_reg_reg[1] ),
        .out(out),
        .ram_reg_0(ram_reg_0),
        .ram_reg_0_0(ram_reg_0_0),
        .ram_reg_1(ram_reg_1),
        .ram_reg_1_0(ram_reg_1_0),
        .\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg (\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg ),
        .\register_genblock[1].skid_buffer_genblock.m_axis_tlast_reg_reg ({int_axis_act_func_tlast[1],int_axis_act_func_tdata[31:16]}),
        .\register_genblock[1].skid_buffer_genblock.m_axis_tvalid_reg_reg (\register_genblock[1].skid_buffer_genblock.m_axis_tvalid_reg_reg ),
        .s_axis_tready_reg_reg(int_adp_grid_m_axis_tready),
        .s_axis_tready_reg_reg_0(int_adp_scle_m_axis_tready),
        .s_axis_tready_reg_reg_1(stage_1_in_axis_data_tready),
        .s_axis_tready_reg_reg_2(stage_1_in_axis_data_tready_1),
        .s_axis_tready_reg_reg_3(s_axis_tready_reg_reg),
        .s_axis_tready_reg_reg_4(s_axis_tready_reg_reg_0),
        .shift1(shift1),
        .shift1_15(shift1_15),
        .stage_1_in_axis_data_tlast(stage_1_in_axis_data_tlast),
        .stage_1_in_axis_data_tlast_23(stage_1_in_axis_data_tlast_23),
        .\temp_m_axis_tdata_reg_reg[0] (\temp_m_axis_tdata_reg_reg[0] ),
        .\temp_m_axis_tdata_reg_reg[0]_0 (\temp_m_axis_tdata_reg_reg[0]_0 ),
        .\temp_m_axis_tdata_reg_reg[0]_1 (\temp_m_axis_tdata_reg_reg[0]_1 ),
        .\temp_m_axis_tdata_reg_reg[0]_2 (\temp_m_axis_tdata_reg_reg[0]_2 ),
        .\temp_m_axis_tdata_reg_reg[10] (\temp_m_axis_tdata_reg_reg[10] ),
        .\temp_m_axis_tdata_reg_reg[10]_0 (\temp_m_axis_tdata_reg_reg[10]_0 ),
        .\temp_m_axis_tdata_reg_reg[11] (\temp_m_axis_tdata_reg_reg[11] ),
        .\temp_m_axis_tdata_reg_reg[11]_0 (\temp_m_axis_tdata_reg_reg[11]_0 ),
        .\temp_m_axis_tdata_reg_reg[12] (\temp_m_axis_tdata_reg_reg[12] ),
        .\temp_m_axis_tdata_reg_reg[12]_0 (\temp_m_axis_tdata_reg_reg[12]_0 ),
        .\temp_m_axis_tdata_reg_reg[13] (\temp_m_axis_tdata_reg_reg[13] ),
        .\temp_m_axis_tdata_reg_reg[13]_0 (\temp_m_axis_tdata_reg_reg[13]_0 ),
        .\temp_m_axis_tdata_reg_reg[14] (\temp_m_axis_tdata_reg_reg[14] ),
        .\temp_m_axis_tdata_reg_reg[14]_0 (\temp_m_axis_tdata_reg_reg[14]_0 ),
        .\temp_m_axis_tdata_reg_reg[15] (\temp_m_axis_tdata_reg_reg[15] ),
        .\temp_m_axis_tdata_reg_reg[15]_0 (\temp_m_axis_tdata_reg_reg[15]_0 ),
        .\temp_m_axis_tdata_reg_reg[15]_1 (\temp_m_axis_tdata_reg_reg[15]_1 ),
        .\temp_m_axis_tdata_reg_reg[15]_2 (\temp_m_axis_tdata_reg_reg[15]_2 ),
        .\temp_m_axis_tdata_reg_reg[15]_3 (\temp_m_axis_tdata_reg_reg[15]_3 ),
        .\temp_m_axis_tdata_reg_reg[15]_4 (\temp_m_axis_tdata_reg_reg[15]_4 ),
        .\temp_m_axis_tdata_reg_reg[1] (\temp_m_axis_tdata_reg_reg[1] ),
        .\temp_m_axis_tdata_reg_reg[1]_0 (\temp_m_axis_tdata_reg_reg[1]_0 ),
        .\temp_m_axis_tdata_reg_reg[2] (\temp_m_axis_tdata_reg_reg[2] ),
        .\temp_m_axis_tdata_reg_reg[2]_0 (\temp_m_axis_tdata_reg_reg[2]_0 ),
        .\temp_m_axis_tdata_reg_reg[3] (\temp_m_axis_tdata_reg_reg[3] ),
        .\temp_m_axis_tdata_reg_reg[3]_0 (\temp_m_axis_tdata_reg_reg[3]_0 ),
        .\temp_m_axis_tdata_reg_reg[4] (\temp_m_axis_tdata_reg_reg[4] ),
        .\temp_m_axis_tdata_reg_reg[4]_0 (\temp_m_axis_tdata_reg_reg[4]_0 ),
        .\temp_m_axis_tdata_reg_reg[5] (\temp_m_axis_tdata_reg_reg[5] ),
        .\temp_m_axis_tdata_reg_reg[5]_0 (\temp_m_axis_tdata_reg_reg[5]_0 ),
        .\temp_m_axis_tdata_reg_reg[6] (\temp_m_axis_tdata_reg_reg[6] ),
        .\temp_m_axis_tdata_reg_reg[6]_0 (\temp_m_axis_tdata_reg_reg[6]_0 ),
        .\temp_m_axis_tdata_reg_reg[7] (\temp_m_axis_tdata_reg_reg[7] ),
        .\temp_m_axis_tdata_reg_reg[7]_0 (\temp_m_axis_tdata_reg_reg[7]_0 ),
        .\temp_m_axis_tdata_reg_reg[8] (\temp_m_axis_tdata_reg_reg[8] ),
        .\temp_m_axis_tdata_reg_reg[8]_0 (\temp_m_axis_tdata_reg_reg[8]_0 ),
        .\temp_m_axis_tdata_reg_reg[9] (\temp_m_axis_tdata_reg_reg[9] ),
        .\temp_m_axis_tdata_reg_reg[9]_0 (\temp_m_axis_tdata_reg_reg[9]_0 ),
        .temp_m_axis_tlast_reg(temp_m_axis_tlast_reg),
        .temp_m_axis_tlast_reg_0(temp_m_axis_tlast_reg_0));
  KanTop_KanAcceleratorWrapper_0_0_axis_srl_fifo__parameterized0_6 \genblk1[0].fifo_inst 
       (.core_clk(core_clk),
        .empty_next(empty_next_0),
        .empty_reg(empty_reg_1),
        .empty_reg_reg_0(store_t),
        .full_next(full_next_4),
        .full_reg(full_reg),
        .full_reg_reg_0(parallelized_lpa_inst_n_28),
        .in({int_axis_act_func_tlast[0],int_axis_act_func_tdata[15:0]}),
        .int_axis_act_func_tvalid(int_axis_act_func_tvalid[0]),
        .out({int_axis_srl_func_tlast[0],int_axis_srl_func_tdata[15:0]}),
        .\ptr_reg_reg[2]_0 (\ptr_reg_reg[2] ),
        .\ptr_reg_reg[2]_1 (parallelized_lpa_inst_n_29),
        .s_axis_l_tready_int(\batch_plane_genblock[0].row_genblock[0].col_genblock[0].parallelized_lpe_ijk/s_axis_l_tready_int ));
  KanTop_KanAcceleratorWrapper_0_0_axis_srl_fifo__parameterized0_7 \genblk1[1].fifo_inst 
       (.core_clk(core_clk),
        .empty_next(empty_next),
        .empty_reg(empty_reg_2),
        .empty_reg_reg_0(store_u),
        .full_next(full_next),
        .full_reg(full_reg_3),
        .full_reg_reg_0(parallelized_lpa_inst_n_31),
        .in({int_axis_act_func_tlast[1],int_axis_act_func_tdata[31:16]}),
        .int_axis_act_func_tvalid(int_axis_act_func_tvalid[1]),
        .out({int_axis_srl_func_tlast[1],int_axis_srl_func_tdata[31:16]}),
        .\ptr_reg_reg[2]_0 (\ptr_reg_reg[2] ),
        .\ptr_reg_reg[2]_1 (parallelized_lpa_inst_n_32),
        .s_axis_l_tready_int(\batch_plane_genblock[0].row_genblock[1].col_genblock[0].parallelized_lpe_ijk/s_axis_l_tready_int ));
  KanTop_KanAcceleratorWrapper_0_0_ParallelizedLinearProcessingArray parallelized_lpa_inst
       (.D(D),
        .E(E),
        .Q(Q),
        .SR(SR),
        .core_clk(core_clk),
        .empty_reg(empty_reg_1),
        .empty_reg_2(empty_reg_2),
        .export_rslt_reg_reg(export_rslt_reg_reg),
        .export_rslt_reg_reg_0(export_rslt_reg_reg_0),
        .export_rslt_reg_reg_1(export_rslt_reg_reg_1),
        .extra_sig_out(extra_sig_out),
        .\extra_sig_reg_1_reg[1] (\extra_sig_reg_1_reg[1] ),
        .\extra_sig_reg_1_reg[1]_0 (\extra_sig_reg_1_reg[1]_0 ),
        .\extra_sig_reg_1_reg[1]_1 (\extra_sig_reg_1_reg[1]_1 ),
        .fsm_rst(fsm_rst),
        .full_next(full_next_4),
        .full_next_1(full_next),
        .full_reg(full_reg),
        .full_reg_3(full_reg_3),
        .int_aps_wght_m_axis_tdata(int_aps_wght_m_axis_tdata),
        .int_aps_wght_m_axis_tlast(int_aps_wght_m_axis_tlast),
        .int_aps_wght_m_axis_tvalid(int_aps_wght_m_axis_tvalid),
        .int_axis_act_func_tvalid(int_axis_act_func_tvalid),
        .int_buf_rslt_s_axis_tdata(int_buf_rslt_s_axis_tdata),
        .internal_operation_error(internal_operation_error),
        .local_tlast_reg_reg(extra_sig_in),
        .local_tlast_reg_reg_0(local_tlast_reg_reg),
        .local_tlast_reg_reg_1(local_tlast_reg_reg_0),
        .local_tlast_reg_reg_2(local_tlast_reg_reg_1),
        .m_rst_sync3_reg(m_rst_sync3_reg),
        .\mem_reg[6][29] (\mem_reg[6][29] ),
        .new_transfer(new_transfer),
        .out({int_axis_srl_func_tlast[0],int_axis_srl_func_tdata[15:0]}),
        .rd_ptr_gray_reg(rd_ptr_gray_reg),
        .\rst_pipeline_reg[1]_0 (\rst_pipeline_reg[1] ),
        .\rst_pipeline_reg[3]_0 (\rst_pipeline_reg[3] ),
        .\rst_pipeline_reg[3]_1 (\rst_pipeline_reg[3]_0 ),
        .s_axil_ctrl_wdata(s_axil_ctrl_wdata),
        .s_axis_l_tready_int(\batch_plane_genblock[0].row_genblock[0].col_genblock[0].parallelized_lpe_ijk/s_axis_l_tready_int ),
        .s_axis_l_tready_int_0(\batch_plane_genblock[0].row_genblock[1].col_genblock[0].parallelized_lpe_ijk/s_axis_l_tready_int ),
        .s_axis_tready_early(s_axis_tready_early),
        .s_axis_tready_early_16(s_axis_tready_early_16),
        .s_axis_tready_early_17(s_axis_tready_early_17),
        .s_axis_tready_early_18(s_axis_tready_early_18),
        .s_axis_tready_early_19(s_axis_tready_early_19),
        .s_axis_tready_early_20(s_axis_tready_early_20),
        .s_axis_tready_early_21(s_axis_tready_early_21),
        .s_axis_tready_early_22(s_axis_tready_early_22),
        .s_axis_tready_int(s_axis_tready_int),
        .s_axis_tready_int_38(s_axis_tready_int_38),
        .s_axis_tready_int_39(s_axis_tready_int_39),
        .s_axis_tready_int_40(s_axis_tready_int_40),
        .s_axis_tready_int_41(s_axis_tready_int_41),
        .s_axis_tready_int_42(s_axis_tready_int_42),
        .s_axis_tready_int_43(s_axis_tready_int_43),
        .s_axis_tready_int_44(s_axis_tready_int_44),
        .s_axis_tready_reg_reg(s_axis_t_tready_int),
        .s_axis_tready_reg_reg_0(s_axis_t_tready_int_3),
        .s_axis_tready_reg_reg_1(s_axis_t_tready_int_5),
        .s_axis_tready_reg_reg_10(parallelized_lpa_inst_n_32),
        .s_axis_tready_reg_reg_2(s_axis_t_tready_int_7),
        .s_axis_tready_reg_reg_3(s_axis_t_tready_int_8),
        .s_axis_tready_reg_reg_4(s_axis_t_tready_int_10),
        .s_axis_tready_reg_reg_5(s_axis_t_tready_int_12),
        .s_axis_tready_reg_reg_6(s_axis_t_tready_int_14),
        .s_axis_tready_reg_reg_7(parallelized_lpa_inst_n_28),
        .s_axis_tready_reg_reg_8(parallelized_lpa_inst_n_29),
        .s_axis_tready_reg_reg_9(parallelized_lpa_inst_n_31),
        .s_axis_tvalid_int__0(s_axis_tvalid_int__0),
        .s_axis_tvalid_int__0_24(s_axis_tvalid_int__0_24),
        .s_axis_tvalid_int__0_26(s_axis_tvalid_int__0_26),
        .s_axis_tvalid_int__0_28(s_axis_tvalid_int__0_28),
        .s_axis_tvalid_int__0_30(s_axis_tvalid_int__0_30),
        .s_axis_tvalid_int__0_32(s_axis_tvalid_int__0_32),
        .s_axis_tvalid_int__0_34(s_axis_tvalid_int__0_34),
        .s_axis_tvalid_int__0_36(s_axis_tvalid_int__0_36),
        .s_rst_sync3_reg(s_rst_sync3_reg),
        .store_l_reg_reg(store_t),
        .store_l_reg_reg_0(store_t_2),
        .store_l_reg_reg_1(store_t_4),
        .store_l_reg_reg_10(store_l_reg_reg_2),
        .store_l_reg_reg_11(store_l_reg_reg_3),
        .store_l_reg_reg_12(store_l_reg_reg_4),
        .store_l_reg_reg_13(store_l_reg_reg_5),
        .store_l_reg_reg_14(store_l_reg_reg_6),
        .store_l_reg_reg_2(store_t_6),
        .store_l_reg_reg_3(store_u),
        .store_l_reg_reg_4(store_u_9),
        .store_l_reg_reg_5(store_u_11),
        .store_l_reg_reg_6(store_u_13),
        .store_l_reg_reg_7(store_l_reg_reg),
        .store_l_reg_reg_8(store_l_reg_reg_0),
        .store_l_reg_reg_9(store_l_reg_reg_1),
        .temp_m_axis_tlast_reg_reg({int_axis_srl_func_tlast[1],int_axis_srl_func_tdata[31:16]}),
        .temp_m_axis_tvalid_reg(temp_m_axis_tvalid_reg),
        .temp_m_axis_tvalid_reg_25(temp_m_axis_tvalid_reg_25),
        .temp_m_axis_tvalid_reg_27(temp_m_axis_tvalid_reg_27),
        .temp_m_axis_tvalid_reg_29(temp_m_axis_tvalid_reg_29),
        .temp_m_axis_tvalid_reg_31(temp_m_axis_tvalid_reg_31),
        .temp_m_axis_tvalid_reg_33(temp_m_axis_tvalid_reg_33),
        .temp_m_axis_tvalid_reg_35(temp_m_axis_tvalid_reg_35),
        .temp_m_axis_tvalid_reg_37(temp_m_axis_tvalid_reg_37));
endmodule

(* ORIG_REF_NAME = "ParallelizedLPEControlUnit" *) 
module KanTop_KanAcceleratorWrapper_0_0_ParallelizedLPEControlUnit
   (store_l_reg_reg_0,
    err_unalligned_data_reg,
    store_l_reg_reg_1,
    s_axis_tready_early,
    drop_l_reg_reg_0,
    export_rslt_int,
    drop_l_reg_reg_1,
    reset_acc,
    bypass_add,
    store_l_reg_reg_2,
    Q,
    core_clk,
    \fsm_state_next_reg[1]_i_1__5_0 ,
    int_axis_t_tvalid,
    int_axis_l_tvalid_1,
    s_axis_l_tready_int,
    int_axis_l_tvalid,
    int_axis_d_tready,
    bypass_add_reg_0_reg,
    temp_m_axis_tvalid_reg,
    int_aps_wght_m_axis_tvalid,
    \fsm_state_next_reg[0]_0 ,
    \fsm_state_next_reg[0]_i_1__5_0 ,
    \fsm_state_next_reg[0]_i_1__5_1 ,
    AS,
    \m_axis_tdata_reg_reg[0] ,
    s_axis_tready_int_40,
    AR);
  output store_l_reg_reg_0;
  output err_unalligned_data_reg;
  output store_l_reg_reg_1;
  output s_axis_tready_early;
  output drop_l_reg_reg_0;
  output export_rslt_int;
  output drop_l_reg_reg_1;
  output reset_acc;
  output bypass_add;
  output [0:0]store_l_reg_reg_2;
  input [0:0]Q;
  input core_clk;
  input \fsm_state_next_reg[1]_i_1__5_0 ;
  input int_axis_t_tvalid;
  input int_axis_l_tvalid_1;
  input s_axis_l_tready_int;
  input int_axis_l_tvalid;
  input int_axis_d_tready;
  input bypass_add_reg_0_reg;
  input temp_m_axis_tvalid_reg;
  input [0:0]int_aps_wght_m_axis_tvalid;
  input \fsm_state_next_reg[0]_0 ;
  input \fsm_state_next_reg[0]_i_1__5_0 ;
  input \fsm_state_next_reg[0]_i_1__5_1 ;
  input [0:0]AS;
  input \m_axis_tdata_reg_reg[0] ;
  input s_axis_tready_int_40;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]AS;
  wire [0:0]Q;
  wire bypass_add;
  wire bypass_add_reg_0_reg;
  wire core_clk;
  wire drop_l_reg_reg_0;
  wire drop_l_reg_reg_1;
  wire drop_t_0;
  wire drop_t_reg;
  wire err_unalligned_data_reg;
  wire err_unalligned_data_reg_i_1__5_n_0;
  wire export_rslt_int;
  wire [2:0]fsm_state;
  wire \fsm_state[0]_i_1__2_n_0 ;
  wire \fsm_state[1]_i_1__2_n_0 ;
  wire \fsm_state[2]_i_1__3_n_0 ;
  wire [2:0]fsm_state_next;
  wire [2:0]fsm_state_next__0;
  wire \fsm_state_next_reg[0]_0 ;
  wire \fsm_state_next_reg[0]_i_1__5_0 ;
  wire \fsm_state_next_reg[0]_i_1__5_1 ;
  wire \fsm_state_next_reg[0]_i_3__5_n_0 ;
  wire \fsm_state_next_reg[1]_i_1__5_0 ;
  wire \fsm_state_next_reg[1]_i_3__5_n_0 ;
  wire \fsm_state_next_reg[2]_i_2__5_n_0 ;
  wire [0:0]int_aps_wght_m_axis_tvalid;
  wire int_axis_d_tready;
  wire int_axis_l_tvalid;
  wire int_axis_l_tvalid_1;
  wire int_axis_t_tvalid;
  wire \m_axis_tdata_reg_reg[0] ;
  wire op_start_reg;
  wire op_start_reg_i_1__6_n_0;
  wire reset_acc;
  wire s_axis_l_tready_int;
  wire s_axis_tready_early;
  wire s_axis_tready_int_40;
  wire store_l_reg_i_1__4_n_0;
  wire store_l_reg_reg_0;
  wire store_l_reg_reg_1;
  wire [0:0]store_l_reg_reg_2;
  wire temp_m_axis_tvalid_reg;

  LUT6 #(
    .INIT(64'hFFFFFFFF0FD00F0F)) 
    acc_reg_reg_i_37__1
       (.I0(export_rslt_int),
        .I1(bypass_add_reg_0_reg),
        .I2(fsm_state_next[2]),
        .I3(fsm_state_next[1]),
        .I4(fsm_state_next[0]),
        .I5(drop_t_0),
        .O(drop_l_reg_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF00B0F0FF)) 
    acc_reg_reg_i_38__2
       (.I0(bypass_add_reg_0_reg),
        .I1(export_rslt_int),
        .I2(fsm_state_next[0]),
        .I3(fsm_state_next[1]),
        .I4(fsm_state_next[2]),
        .I5(drop_t_0),
        .O(drop_l_reg_reg_0));
  LUT6 #(
    .INIT(64'hFF1D55FFFFFFFF55)) 
    bypass_add_reg_0_i_1__5
       (.I0(bypass_add_reg_0_reg),
        .I1(export_rslt_int),
        .I2(int_axis_d_tready),
        .I3(fsm_state_next[1]),
        .I4(fsm_state_next[2]),
        .I5(fsm_state_next[0]),
        .O(bypass_add));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'h04)) 
    drop_l_reg_i_1
       (.I0(fsm_state_next[1]),
        .I1(fsm_state_next[2]),
        .I2(fsm_state_next[0]),
        .O(drop_t_reg));
  FDSE drop_l_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(drop_t_reg),
        .Q(drop_t_0),
        .S(Q));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    err_unalligned_data_reg_i_1__5
       (.I0(AS),
        .I1(fsm_state_next[0]),
        .I2(fsm_state_next[2]),
        .I3(fsm_state_next[1]),
        .O(err_unalligned_data_reg_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    err_unalligned_data_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(err_unalligned_data_reg_i_1__5_n_0),
        .Q(err_unalligned_data_reg),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \extra_sig_reg_0[1]_i_1__2 
       (.I0(fsm_state[2]),
        .I1(fsm_state[0]),
        .I2(fsm_state[1]),
        .O(export_rslt_int));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \fsm_state[0]_i_1__2 
       (.I0(fsm_state_next[1]),
        .I1(fsm_state_next[2]),
        .I2(fsm_state_next[0]),
        .O(\fsm_state[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fsm_state[1]_i_1__2 
       (.I0(fsm_state_next[1]),
        .I1(fsm_state_next[2]),
        .O(\fsm_state[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fsm_state[2]_i_1__3 
       (.I0(fsm_state_next[2]),
        .I1(fsm_state_next[1]),
        .O(\fsm_state[2]_i_1__3_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \fsm_state_next_reg[0] 
       (.CLR(AR),
        .D(fsm_state_next__0[0]),
        .G(\fsm_state_next_reg[2]_i_2__5_n_0 ),
        .GE(1'b1),
        .Q(fsm_state_next[0]));
  LUT6 #(
    .INIT(64'h220222020000FFFF)) 
    \fsm_state_next_reg[0]_i_1__5 
       (.I0(fsm_state[0]),
        .I1(fsm_state[1]),
        .I2(int_axis_d_tready),
        .I3(\fsm_state_next_reg[0]_0 ),
        .I4(\fsm_state_next_reg[0]_i_3__5_n_0 ),
        .I5(fsm_state[2]),
        .O(fsm_state_next__0[0]));
  LUT6 #(
    .INIT(64'h02BBF2BBF2BB02BB)) 
    \fsm_state_next_reg[0]_i_3__5 
       (.I0(fsm_state[1]),
        .I1(fsm_state[0]),
        .I2(int_axis_t_tvalid),
        .I3(int_axis_l_tvalid_1),
        .I4(\fsm_state_next_reg[0]_i_1__5_0 ),
        .I5(\fsm_state_next_reg[0]_i_1__5_1 ),
        .O(\fsm_state_next_reg[0]_i_3__5_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \fsm_state_next_reg[1] 
       (.CLR(AR),
        .D(fsm_state_next__0[1]),
        .G(\fsm_state_next_reg[2]_i_2__5_n_0 ),
        .GE(1'b1),
        .Q(fsm_state_next[1]));
  LUT6 #(
    .INIT(64'hEAAAAAAAEAAAEAAA)) 
    \fsm_state_next_reg[1]_i_1__5 
       (.I0(\fsm_state_next_reg[1]_i_3__5_n_0 ),
        .I1(int_axis_t_tvalid),
        .I2(export_rslt_int),
        .I3(int_axis_d_tready),
        .I4(\fsm_state_next_reg[1]_i_1__5_0 ),
        .I5(int_axis_l_tvalid_1),
        .O(fsm_state_next__0[1]));
  LUT6 #(
    .INIT(64'h4405555544000505)) 
    \fsm_state_next_reg[1]_i_3__5 
       (.I0(fsm_state[2]),
        .I1(\fsm_state_next_reg[1]_i_1__5_0 ),
        .I2(fsm_state[0]),
        .I3(int_axis_t_tvalid),
        .I4(int_axis_l_tvalid_1),
        .I5(fsm_state[1]),
        .O(\fsm_state_next_reg[1]_i_3__5_n_0 ));
  LDCP \fsm_state_next_reg[2] 
       (.CLR(Q),
        .D(fsm_state_next__0[2]),
        .G(\fsm_state_next_reg[2]_i_2__5_n_0 ),
        .PRE(AS),
        .Q(fsm_state_next[2]));
  LUT6 #(
    .INIT(64'h00404F4F00400040)) 
    \fsm_state_next_reg[2]_i_1__5 
       (.I0(fsm_state[1]),
        .I1(fsm_state[0]),
        .I2(fsm_state[2]),
        .I3(int_axis_d_tready),
        .I4(\fsm_state_next_reg[1]_i_1__5_0 ),
        .I5(bypass_add_reg_0_reg),
        .O(fsm_state_next__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF6)) 
    \fsm_state_next_reg[2]_i_2__5 
       (.I0(fsm_state[1]),
        .I1(fsm_state[0]),
        .I2(int_axis_l_tvalid_1),
        .I3(fsm_state[2]),
        .I4(int_axis_t_tvalid),
        .O(\fsm_state_next_reg[2]_i_2__5_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \fsm_state_next_reg[2]_i_5__1 
       (.I0(store_l_reg_reg_0),
        .I1(s_axis_l_tready_int),
        .I2(int_axis_l_tvalid),
        .O(store_l_reg_reg_1));
  FDRE \fsm_state_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\fsm_state[0]_i_1__2_n_0 ),
        .Q(fsm_state[0]),
        .R(Q));
  FDRE \fsm_state_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\fsm_state[1]_i_1__2_n_0 ),
        .Q(fsm_state[1]),
        .R(Q));
  FDRE \fsm_state_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\fsm_state[2]_i_1__3_n_0 ),
        .Q(fsm_state[2]),
        .R(Q));
  LUT4 #(
    .INIT(16'h8F88)) 
    \m_axis_tdata_reg[15]_i_1__6 
       (.I0(store_l_reg_reg_0),
        .I1(\m_axis_tdata_reg_reg[0] ),
        .I2(int_aps_wght_m_axis_tvalid),
        .I3(s_axis_tready_int_40),
        .O(store_l_reg_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'h01)) 
    op_start_reg_i_1__6
       (.I0(fsm_state_next[2]),
        .I1(fsm_state_next[1]),
        .I2(fsm_state_next[0]),
        .O(op_start_reg_i_1__6_n_0));
  FDSE op_start_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(op_start_reg_i_1__6_n_0),
        .Q(op_start_reg),
        .S(Q));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT5 #(
    .INIT(32'hEFFFAAAA)) 
    reset_acc_reg_0_i_1__5
       (.I0(op_start_reg),
        .I1(fsm_state_next[1]),
        .I2(fsm_state_next[2]),
        .I3(fsm_state_next[0]),
        .I4(export_rslt_int),
        .O(reset_acc));
  LUT5 #(
    .INIT(32'hABBBBBBB)) 
    s_axis_tready_reg_i_1__37
       (.I0(drop_l_reg_reg_0),
        .I1(temp_m_axis_tvalid_reg),
        .I2(int_axis_t_tvalid),
        .I3(int_aps_wght_m_axis_tvalid),
        .I4(store_l_reg_reg_0),
        .O(s_axis_tready_early));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    store_l_reg_i_1__4
       (.I0(fsm_state_next[1]),
        .I1(fsm_state_next[0]),
        .I2(fsm_state_next[2]),
        .O(store_l_reg_i_1__4_n_0));
  FDRE store_l_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(store_l_reg_i_1__4_n_0),
        .Q(store_l_reg_reg_0),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "ParallelizedLPEControlUnit" *) 
module KanTop_KanAcceleratorWrapper_0_0_ParallelizedLPEControlUnit_26
   (store_l_reg_reg_0,
    drop_t_0,
    store_l_reg_reg_1,
    \fsm_state_reg[1]_0 ,
    E,
    \rst_pipeline_reg[3] ,
    s_axis_tready_early,
    export_rslt_int,
    s_axis_tready_early_0,
    drop_l_reg_reg_0,
    temp_m_axis_tvalid_next1_out,
    store_l_reg_reg_2,
    s_axis_tready_reg_reg,
    store_l_reg_reg_3,
    reset_acc,
    bypass_add,
    err_unalligned_data_reg_reg_0,
    store_l_reg_reg_4,
    Q,
    core_clk,
    \temp_m_axis_tdata_reg_reg[15] ,
    int_axis_l_tvalid_0,
    \fsm_state_next_reg[2]_0 ,
    int_axis_t_tvalid,
    \fsm_state_next_reg[2]_1 ,
    \temp_m_axis_tdata_reg_reg[15]_0 ,
    \temp_m_axis_tdata_reg_reg[15]_1 ,
    s_axis_l_tready_int_1,
    temp_m_axis_tvalid_reg,
    s_axis_tready_reg_reg_0,
    int_axis_d_tready,
    bypass_add_reg_0_reg,
    \fsm_state_next_reg[0]_0 ,
    \fsm_state_next_reg[0]_1 ,
    temp_m_axis_tvalid_reg_1,
    int_aps_wght_m_axis_tvalid,
    AS,
    err_unalligned_data_reg,
    err_unalligned_data_reg_2,
    err_unalligned_data_reg_3,
    \m_axis_tdata_reg_reg[0] ,
    s_axis_tready_int_39,
    AR);
  output store_l_reg_reg_0;
  output drop_t_0;
  output store_l_reg_reg_1;
  output [1:0]\fsm_state_reg[1]_0 ;
  output [0:0]E;
  output \rst_pipeline_reg[3] ;
  output s_axis_tready_early;
  output export_rslt_int;
  output s_axis_tready_early_0;
  output drop_l_reg_reg_0;
  output temp_m_axis_tvalid_next1_out;
  output store_l_reg_reg_2;
  output s_axis_tready_reg_reg;
  output store_l_reg_reg_3;
  output reset_acc;
  output bypass_add;
  output err_unalligned_data_reg_reg_0;
  output [0:0]store_l_reg_reg_4;
  input [0:0]Q;
  input core_clk;
  input \temp_m_axis_tdata_reg_reg[15] ;
  input int_axis_l_tvalid_0;
  input \fsm_state_next_reg[2]_0 ;
  input int_axis_t_tvalid;
  input \fsm_state_next_reg[2]_1 ;
  input \temp_m_axis_tdata_reg_reg[15]_0 ;
  input \temp_m_axis_tdata_reg_reg[15]_1 ;
  input s_axis_l_tready_int_1;
  input temp_m_axis_tvalid_reg;
  input s_axis_tready_reg_reg_0;
  input int_axis_d_tready;
  input bypass_add_reg_0_reg;
  input \fsm_state_next_reg[0]_0 ;
  input \fsm_state_next_reg[0]_1 ;
  input temp_m_axis_tvalid_reg_1;
  input [0:0]int_aps_wght_m_axis_tvalid;
  input [0:0]AS;
  input err_unalligned_data_reg;
  input err_unalligned_data_reg_2;
  input err_unalligned_data_reg_3;
  input \m_axis_tdata_reg_reg[0] ;
  input s_axis_tready_int_39;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]AS;
  wire [0:0]E;
  wire [0:0]Q;
  wire bypass_add;
  wire bypass_add_reg_0_reg;
  wire core_clk;
  wire drop_l_reg_reg_0;
  wire drop_t_0;
  wire drop_t_reg;
  wire err_unalligned_data_reg;
  wire err_unalligned_data_reg_0;
  wire err_unalligned_data_reg_2;
  wire err_unalligned_data_reg_3;
  wire err_unalligned_data_reg_i_1__3_n_0;
  wire err_unalligned_data_reg_reg_0;
  wire export_rslt_int;
  wire [2:2]fsm_state;
  wire \fsm_state[0]_i_1__1_n_0 ;
  wire \fsm_state[1]_i_1__1_n_0 ;
  wire \fsm_state[2]_i_1__6_n_0 ;
  wire [2:0]fsm_state_next;
  wire [2:0]fsm_state_next__0;
  wire \fsm_state_next_reg[0]_0 ;
  wire \fsm_state_next_reg[0]_1 ;
  wire \fsm_state_next_reg[1]_i_3__4_n_0 ;
  wire \fsm_state_next_reg[2]_0 ;
  wire \fsm_state_next_reg[2]_1 ;
  wire \fsm_state_next_reg[2]_i_2__3_n_0 ;
  wire [1:0]\fsm_state_reg[1]_0 ;
  wire [0:0]int_aps_wght_m_axis_tvalid;
  wire int_axis_d_tready;
  wire int_axis_l_tvalid_0;
  wire int_axis_t_tvalid;
  wire \m_axis_tdata_reg_reg[0] ;
  wire op_start_reg;
  wire op_start_reg_i_1__4_n_0;
  wire reset_acc;
  wire \rst_pipeline_reg[3] ;
  wire s_axis_l_tready_int_1;
  wire s_axis_tready_early;
  wire s_axis_tready_early_0;
  wire s_axis_tready_int_39;
  wire s_axis_tready_reg_i_2__19_n_0;
  wire s_axis_tready_reg_i_4__2_n_0;
  wire s_axis_tready_reg_reg;
  wire s_axis_tready_reg_reg_0;
  wire store_l_reg_i_1__3_n_0;
  wire store_l_reg_reg_0;
  wire store_l_reg_reg_1;
  wire store_l_reg_reg_2;
  wire store_l_reg_reg_3;
  wire [0:0]store_l_reg_reg_4;
  wire \temp_m_axis_tdata_reg_reg[15] ;
  wire \temp_m_axis_tdata_reg_reg[15]_0 ;
  wire \temp_m_axis_tdata_reg_reg[15]_1 ;
  wire temp_m_axis_tvalid_next1_out;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_1;

  LUT6 #(
    .INIT(64'hFFFF40FFFFFF4040)) 
    acc_reg_reg_i_1__3
       (.I0(\rst_pipeline_reg[3] ),
        .I1(s_axis_l_tready_int_1),
        .I2(\temp_m_axis_tdata_reg_reg[15]_1 ),
        .I3(\temp_m_axis_tdata_reg_reg[15]_0 ),
        .I4(drop_t_0),
        .I5(\temp_m_axis_tdata_reg_reg[15] ),
        .O(s_axis_tready_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT5 #(
    .INIT(32'h9A9ABA9A)) 
    acc_reg_reg_i_37__0
       (.I0(fsm_state_next[2]),
        .I1(fsm_state_next[1]),
        .I2(fsm_state_next[0]),
        .I3(export_rslt_int),
        .I4(bypass_add_reg_0_reg),
        .O(\rst_pipeline_reg[3] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00B0F0FF)) 
    acc_reg_reg_i_38__1
       (.I0(bypass_add_reg_0_reg),
        .I1(export_rslt_int),
        .I2(fsm_state_next[0]),
        .I3(fsm_state_next[1]),
        .I4(fsm_state_next[2]),
        .I5(drop_t_0),
        .O(drop_l_reg_reg_0));
  LUT6 #(
    .INIT(64'hDF67DF6FDFEFDF6F)) 
    bypass_add_reg_0_i_1__3
       (.I0(fsm_state_next[0]),
        .I1(fsm_state_next[2]),
        .I2(bypass_add_reg_0_reg),
        .I3(fsm_state_next[1]),
        .I4(export_rslt_int),
        .I5(int_axis_d_tready),
        .O(bypass_add));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'h04)) 
    drop_l_reg_i_1__2
       (.I0(fsm_state_next[1]),
        .I1(fsm_state_next[2]),
        .I2(fsm_state_next[0]),
        .O(drop_t_reg));
  FDSE drop_l_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(drop_t_reg),
        .Q(drop_t_0),
        .S(Q));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    err_unalligned_data_reg_i_1__3
       (.I0(AS),
        .I1(fsm_state_next[0]),
        .I2(fsm_state_next[2]),
        .I3(fsm_state_next[1]),
        .O(err_unalligned_data_reg_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    err_unalligned_data_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(err_unalligned_data_reg_i_1__3_n_0),
        .Q(err_unalligned_data_reg_0),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \extra_sig_reg_0[1]_i_1__1 
       (.I0(fsm_state),
        .I1(\fsm_state_reg[1]_0 [0]),
        .I2(\fsm_state_reg[1]_0 [1]),
        .O(export_rslt_int));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \fsm_state[0]_i_1__1 
       (.I0(fsm_state_next[1]),
        .I1(fsm_state_next[2]),
        .I2(fsm_state_next[0]),
        .O(\fsm_state[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fsm_state[1]_i_1__1 
       (.I0(fsm_state_next[1]),
        .I1(fsm_state_next[2]),
        .O(\fsm_state[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fsm_state[2]_i_1__6 
       (.I0(fsm_state_next[2]),
        .I1(fsm_state_next[1]),
        .O(\fsm_state[2]_i_1__6_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \fsm_state_next_reg[0] 
       (.CLR(AR),
        .D(fsm_state_next__0[0]),
        .G(\fsm_state_next_reg[2]_i_2__3_n_0 ),
        .GE(1'b1),
        .Q(fsm_state_next[0]));
  LUT5 #(
    .INIT(32'h040400FF)) 
    \fsm_state_next_reg[0]_i_1__3 
       (.I0(\fsm_state_next_reg[0]_0 ),
        .I1(\fsm_state_reg[1]_0 [0]),
        .I2(\fsm_state_reg[1]_0 [1]),
        .I3(\fsm_state_next_reg[0]_1 ),
        .I4(fsm_state),
        .O(fsm_state_next__0[0]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \fsm_state_next_reg[1] 
       (.CLR(AR),
        .D(fsm_state_next__0[1]),
        .G(\fsm_state_next_reg[2]_i_2__3_n_0 ),
        .GE(1'b1),
        .Q(fsm_state_next[1]));
  LUT6 #(
    .INIT(64'hEAAAAAAAEAAAEAAA)) 
    \fsm_state_next_reg[1]_i_1__3 
       (.I0(\fsm_state_next_reg[1]_i_3__4_n_0 ),
        .I1(export_rslt_int),
        .I2(int_axis_d_tready),
        .I3(int_axis_t_tvalid),
        .I4(\fsm_state_next_reg[2]_0 ),
        .I5(\fsm_state_next_reg[2]_1 ),
        .O(fsm_state_next__0[1]));
  LUT6 #(
    .INIT(64'h4400454454105554)) 
    \fsm_state_next_reg[1]_i_3__4 
       (.I0(fsm_state),
        .I1(\fsm_state_next_reg[2]_0 ),
        .I2(int_axis_t_tvalid),
        .I3(\fsm_state_reg[1]_0 [1]),
        .I4(\fsm_state_reg[1]_0 [0]),
        .I5(\fsm_state_next_reg[2]_1 ),
        .O(\fsm_state_next_reg[1]_i_3__4_n_0 ));
  LDCP \fsm_state_next_reg[2] 
       (.CLR(Q),
        .D(fsm_state_next__0[2]),
        .G(\fsm_state_next_reg[2]_i_2__3_n_0 ),
        .PRE(AS),
        .Q(fsm_state_next[2]));
  LUT6 #(
    .INIT(64'h4F4F004000400040)) 
    \fsm_state_next_reg[2]_i_1__3 
       (.I0(\fsm_state_reg[1]_0 [1]),
        .I1(\fsm_state_reg[1]_0 [0]),
        .I2(fsm_state),
        .I3(int_axis_d_tready),
        .I4(bypass_add_reg_0_reg),
        .I5(\fsm_state_next_reg[2]_1 ),
        .O(fsm_state_next__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT5 #(
    .INIT(32'hFDFFFFFD)) 
    \fsm_state_next_reg[2]_i_2__3 
       (.I0(\fsm_state_next_reg[2]_0 ),
        .I1(fsm_state),
        .I2(int_axis_t_tvalid),
        .I3(\fsm_state_reg[1]_0 [0]),
        .I4(\fsm_state_reg[1]_0 [1]),
        .O(\fsm_state_next_reg[2]_i_2__3_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \fsm_state_next_reg[2]_i_5__4 
       (.I0(store_l_reg_reg_0),
        .I1(\temp_m_axis_tdata_reg_reg[15] ),
        .I2(int_axis_l_tvalid_0),
        .O(store_l_reg_reg_1));
  FDRE \fsm_state_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\fsm_state[0]_i_1__1_n_0 ),
        .Q(\fsm_state_reg[1]_0 [0]),
        .R(Q));
  FDRE \fsm_state_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\fsm_state[1]_i_1__1_n_0 ),
        .Q(\fsm_state_reg[1]_0 [1]),
        .R(Q));
  FDRE \fsm_state_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\fsm_state[2]_i_1__6_n_0 ),
        .Q(fsm_state),
        .R(Q));
  LUT4 #(
    .INIT(16'h8F88)) 
    \m_axis_tdata_reg[15]_i_1__5 
       (.I0(store_l_reg_reg_0),
        .I1(\m_axis_tdata_reg_reg[0] ),
        .I2(int_aps_wght_m_axis_tvalid),
        .I3(s_axis_tready_int_39),
        .O(store_l_reg_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'h01)) 
    op_start_reg_i_1__4
       (.I0(fsm_state_next[2]),
        .I1(fsm_state_next[1]),
        .I2(fsm_state_next[0]),
        .O(op_start_reg_i_1__4_n_0));
  FDSE op_start_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(op_start_reg_i_1__4_n_0),
        .Q(op_start_reg),
        .S(Q));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pipe[1][5]_i_3 
       (.I0(err_unalligned_data_reg_0),
        .I1(err_unalligned_data_reg),
        .I2(err_unalligned_data_reg_2),
        .I3(err_unalligned_data_reg_3),
        .O(err_unalligned_data_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT5 #(
    .INIT(32'hFBFFAAAA)) 
    reset_acc_reg_0_i_1__3
       (.I0(op_start_reg),
        .I1(fsm_state_next[2]),
        .I2(fsm_state_next[1]),
        .I3(fsm_state_next[0]),
        .I4(export_rslt_int),
        .O(reset_acc));
  LUT5 #(
    .INIT(32'hEEEFEFEF)) 
    s_axis_tready_reg_i_1__28
       (.I0(s_axis_tready_reg_i_2__19_n_0),
        .I1(drop_t_0),
        .I2(temp_m_axis_tvalid_reg),
        .I3(\temp_m_axis_tdata_reg_reg[15]_0 ),
        .I4(s_axis_tready_reg_reg_0),
        .O(s_axis_tready_early));
  LUT5 #(
    .INIT(32'hABBBBBBB)) 
    s_axis_tready_reg_i_1__32
       (.I0(drop_l_reg_reg_0),
        .I1(temp_m_axis_tvalid_reg_1),
        .I2(int_axis_t_tvalid),
        .I3(int_aps_wght_m_axis_tvalid),
        .I4(store_l_reg_reg_0),
        .O(s_axis_tready_early_0));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    s_axis_tready_reg_i_2__18
       (.I0(\rst_pipeline_reg[3] ),
        .I1(\temp_m_axis_tdata_reg_reg[15]_1 ),
        .I2(drop_t_0),
        .I3(\temp_m_axis_tdata_reg_reg[15]_0 ),
        .O(store_l_reg_reg_2));
  LUT6 #(
    .INIT(64'h8088000000008888)) 
    s_axis_tready_reg_i_2__19
       (.I0(\temp_m_axis_tdata_reg_reg[15]_1 ),
        .I1(s_axis_l_tready_int_1),
        .I2(bypass_add_reg_0_reg),
        .I3(export_rslt_int),
        .I4(s_axis_tready_reg_i_4__2_n_0),
        .I5(fsm_state_next[2]),
        .O(s_axis_tready_reg_i_2__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axis_tready_reg_i_4__2
       (.I0(fsm_state_next[0]),
        .I1(fsm_state_next[1]),
        .O(s_axis_tready_reg_i_4__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    store_l_reg_i_1__3
       (.I0(fsm_state_next[1]),
        .I1(fsm_state_next[0]),
        .I2(fsm_state_next[2]),
        .O(store_l_reg_i_1__3_n_0));
  FDRE store_l_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(store_l_reg_i_1__3_n_0),
        .Q(store_l_reg_reg_0),
        .R(Q));
  LUT6 #(
    .INIT(64'h4444044400000000)) 
    \temp_m_axis_tdata_reg[15]_i_1__30 
       (.I0(drop_t_0),
        .I1(\temp_m_axis_tdata_reg_reg[15]_0 ),
        .I2(\temp_m_axis_tdata_reg_reg[15]_1 ),
        .I3(s_axis_l_tready_int_1),
        .I4(\rst_pipeline_reg[3] ),
        .I5(\temp_m_axis_tdata_reg_reg[15] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    temp_m_axis_tvalid_reg_i_2__12
       (.I0(s_axis_l_tready_int_1),
        .I1(\temp_m_axis_tdata_reg_reg[15]_0 ),
        .I2(drop_t_0),
        .I3(\temp_m_axis_tdata_reg_reg[15]_1 ),
        .I4(\rst_pipeline_reg[3] ),
        .O(temp_m_axis_tvalid_next1_out));
  LUT5 #(
    .INIT(32'h0000FF08)) 
    temp_m_axis_tvalid_reg_i_2__13
       (.I0(\temp_m_axis_tdata_reg_reg[15]_1 ),
        .I1(s_axis_l_tready_int_1),
        .I2(\rst_pipeline_reg[3] ),
        .I3(drop_t_0),
        .I4(\temp_m_axis_tdata_reg_reg[15] ),
        .O(store_l_reg_reg_3));
endmodule

(* ORIG_REF_NAME = "ParallelizedLPEControlUnit" *) 
module KanTop_KanAcceleratorWrapper_0_0_ParallelizedLPEControlUnit_31
   (store_l_reg_reg_0,
    drop_t_0,
    err_unalligned_data_reg,
    m_axis_tvalid_reg_reg,
    store_l_reg_reg_1,
    store_l_reg_reg_2,
    \fsm_state_reg[1]_0 ,
    E,
    s_axis_tready_early,
    export_rslt_int,
    s_axis_tready_early_0,
    drop_l_reg_reg_0,
    m_axis_tvalid_reg_reg_0,
    m_axis_tvalid_reg_reg_1,
    drop_l_reg_reg_1,
    reset_acc,
    bypass_add,
    store_l_reg_reg_3,
    Q,
    core_clk,
    \temp_m_axis_tdata_reg_reg[15] ,
    temp_m_axis_tvalid_reg_reg,
    temp_m_axis_tvalid_reg_reg_0,
    temp_m_axis_tvalid_reg_0,
    \temp_m_axis_tdata_reg_reg[15]_0 ,
    int_axis_l_tvalid_1,
    \fsm_state_next_reg[2]_0 ,
    int_axis_t_tvalid,
    \fsm_state_next_reg[2]_1 ,
    temp_m_axis_tvalid_reg,
    s_axis_tready_reg_reg,
    int_axis_d_tready,
    bypass_add_reg_0_reg,
    \fsm_state_next_reg[0]_0 ,
    \fsm_state_next_reg[0]_1 ,
    temp_m_axis_tvalid_reg_1,
    int_aps_wght_m_axis_tvalid,
    temp_m_axis_tvalid_reg_reg_1,
    s_axis_l_tready_int_2,
    AS,
    \m_axis_tdata_reg_reg[0] ,
    s_axis_tready_int_38,
    AR);
  output store_l_reg_reg_0;
  output drop_t_0;
  output err_unalligned_data_reg;
  output m_axis_tvalid_reg_reg;
  output store_l_reg_reg_1;
  output store_l_reg_reg_2;
  output [1:0]\fsm_state_reg[1]_0 ;
  output [0:0]E;
  output s_axis_tready_early;
  output export_rslt_int;
  output s_axis_tready_early_0;
  output drop_l_reg_reg_0;
  output m_axis_tvalid_reg_reg_0;
  output [0:0]m_axis_tvalid_reg_reg_1;
  output drop_l_reg_reg_1;
  output reset_acc;
  output bypass_add;
  output [0:0]store_l_reg_reg_3;
  input [0:0]Q;
  input core_clk;
  input \temp_m_axis_tdata_reg_reg[15] ;
  input temp_m_axis_tvalid_reg_reg;
  input [0:0]temp_m_axis_tvalid_reg_reg_0;
  input temp_m_axis_tvalid_reg_0;
  input \temp_m_axis_tdata_reg_reg[15]_0 ;
  input int_axis_l_tvalid_1;
  input \fsm_state_next_reg[2]_0 ;
  input int_axis_t_tvalid;
  input \fsm_state_next_reg[2]_1 ;
  input temp_m_axis_tvalid_reg;
  input s_axis_tready_reg_reg;
  input int_axis_d_tready;
  input bypass_add_reg_0_reg;
  input \fsm_state_next_reg[0]_0 ;
  input \fsm_state_next_reg[0]_1 ;
  input temp_m_axis_tvalid_reg_1;
  input [0:0]int_aps_wght_m_axis_tvalid;
  input temp_m_axis_tvalid_reg_reg_1;
  input s_axis_l_tready_int_2;
  input [0:0]AS;
  input \m_axis_tdata_reg_reg[0] ;
  input s_axis_tready_int_38;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]AS;
  wire [0:0]E;
  wire [0:0]Q;
  wire acc_reg_reg_i_39__2_n_0;
  wire bypass_add;
  wire bypass_add_reg_0_reg;
  wire core_clk;
  wire drop_l_reg_reg_0;
  wire drop_l_reg_reg_1;
  wire drop_t_0;
  wire drop_t_reg;
  wire err_unalligned_data_reg;
  wire err_unalligned_data_reg_i_1__1_n_0;
  wire export_rslt_int;
  wire [2:2]fsm_state;
  wire \fsm_state[0]_i_1__0_n_0 ;
  wire \fsm_state[1]_i_1__0_n_0 ;
  wire \fsm_state[2]_i_1__5_n_0 ;
  wire [2:0]fsm_state_next;
  wire [2:0]fsm_state_next__0;
  wire \fsm_state_next_reg[0]_0 ;
  wire \fsm_state_next_reg[0]_1 ;
  wire \fsm_state_next_reg[1]_i_3__2_n_0 ;
  wire \fsm_state_next_reg[2]_0 ;
  wire \fsm_state_next_reg[2]_1 ;
  wire \fsm_state_next_reg[2]_i_2__1_n_0 ;
  wire [1:0]\fsm_state_reg[1]_0 ;
  wire [0:0]int_aps_wght_m_axis_tvalid;
  wire int_axis_d_tready;
  wire int_axis_l_tvalid_1;
  wire int_axis_t_tvalid;
  wire \m_axis_tdata_reg_reg[0] ;
  wire m_axis_tvalid_reg_reg;
  wire m_axis_tvalid_reg_reg_0;
  wire [0:0]m_axis_tvalid_reg_reg_1;
  wire op_start_reg;
  wire op_start_reg_i_1__2_n_0;
  wire reset_acc;
  wire s_axis_l_tready_int_2;
  wire s_axis_tready_early;
  wire s_axis_tready_early_0;
  wire s_axis_tready_int_38;
  wire s_axis_tready_reg_i_5__0_n_0;
  wire s_axis_tready_reg_reg;
  wire store_l_reg_i_1__2_n_0;
  wire store_l_reg_reg_0;
  wire store_l_reg_reg_1;
  wire store_l_reg_reg_2;
  wire [0:0]store_l_reg_reg_3;
  wire \temp_m_axis_tdata_reg_reg[15] ;
  wire \temp_m_axis_tdata_reg_reg[15]_0 ;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_0;
  wire temp_m_axis_tvalid_reg_1;
  wire temp_m_axis_tvalid_reg_reg;
  wire [0:0]temp_m_axis_tvalid_reg_reg_0;
  wire temp_m_axis_tvalid_reg_reg_1;

  LUT4 #(
    .INIT(16'hFBFA)) 
    acc_reg_reg_i_1__1
       (.I0(store_l_reg_reg_1),
        .I1(\temp_m_axis_tdata_reg_reg[15] ),
        .I2(drop_t_0),
        .I3(\temp_m_axis_tdata_reg_reg[15]_0 ),
        .O(m_axis_tvalid_reg_reg_1));
  LUT6 #(
    .INIT(64'hB00F000000000000)) 
    acc_reg_reg_i_37
       (.I0(bypass_add_reg_0_reg),
        .I1(export_rslt_int),
        .I2(acc_reg_reg_i_39__2_n_0),
        .I3(fsm_state_next[2]),
        .I4(temp_m_axis_tvalid_reg_reg_1),
        .I5(s_axis_l_tready_int_2),
        .O(store_l_reg_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF00B0F0FF)) 
    acc_reg_reg_i_38__0
       (.I0(bypass_add_reg_0_reg),
        .I1(export_rslt_int),
        .I2(fsm_state_next[0]),
        .I3(fsm_state_next[1]),
        .I4(fsm_state_next[2]),
        .I5(drop_t_0),
        .O(drop_l_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT2 #(
    .INIT(4'h2)) 
    acc_reg_reg_i_39__2
       (.I0(fsm_state_next[0]),
        .I1(fsm_state_next[1]),
        .O(acc_reg_reg_i_39__2_n_0));
  LUT6 #(
    .INIT(64'hDF67DF6FDFEFDF6F)) 
    bypass_add_reg_0_i_1__1
       (.I0(fsm_state_next[0]),
        .I1(fsm_state_next[2]),
        .I2(bypass_add_reg_0_reg),
        .I3(fsm_state_next[1]),
        .I4(export_rslt_int),
        .I5(int_axis_d_tready),
        .O(bypass_add));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'h04)) 
    drop_l_reg_i_1__1
       (.I0(fsm_state_next[1]),
        .I1(fsm_state_next[2]),
        .I2(fsm_state_next[0]),
        .O(drop_t_reg));
  FDSE drop_l_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(drop_t_reg),
        .Q(drop_t_0),
        .S(Q));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    err_unalligned_data_reg_i_1__1
       (.I0(AS),
        .I1(fsm_state_next[0]),
        .I2(fsm_state_next[2]),
        .I3(fsm_state_next[1]),
        .O(err_unalligned_data_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    err_unalligned_data_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(err_unalligned_data_reg_i_1__1_n_0),
        .Q(err_unalligned_data_reg),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \extra_sig_reg_0[1]_i_1__0 
       (.I0(fsm_state),
        .I1(\fsm_state_reg[1]_0 [0]),
        .I2(\fsm_state_reg[1]_0 [1]),
        .O(export_rslt_int));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \fsm_state[0]_i_1__0 
       (.I0(fsm_state_next[1]),
        .I1(fsm_state_next[2]),
        .I2(fsm_state_next[0]),
        .O(\fsm_state[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fsm_state[1]_i_1__0 
       (.I0(fsm_state_next[1]),
        .I1(fsm_state_next[2]),
        .O(\fsm_state[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fsm_state[2]_i_1__5 
       (.I0(fsm_state_next[2]),
        .I1(fsm_state_next[1]),
        .O(\fsm_state[2]_i_1__5_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \fsm_state_next_reg[0] 
       (.CLR(AR),
        .D(fsm_state_next__0[0]),
        .G(\fsm_state_next_reg[2]_i_2__1_n_0 ),
        .GE(1'b1),
        .Q(fsm_state_next[0]));
  LUT5 #(
    .INIT(32'h040400FF)) 
    \fsm_state_next_reg[0]_i_1__1 
       (.I0(\fsm_state_next_reg[0]_0 ),
        .I1(\fsm_state_reg[1]_0 [0]),
        .I2(\fsm_state_reg[1]_0 [1]),
        .I3(\fsm_state_next_reg[0]_1 ),
        .I4(fsm_state),
        .O(fsm_state_next__0[0]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \fsm_state_next_reg[1] 
       (.CLR(AR),
        .D(fsm_state_next__0[1]),
        .G(\fsm_state_next_reg[2]_i_2__1_n_0 ),
        .GE(1'b1),
        .Q(fsm_state_next[1]));
  LUT6 #(
    .INIT(64'hEAAAAAAAEAAAEAAA)) 
    \fsm_state_next_reg[1]_i_1__1 
       (.I0(\fsm_state_next_reg[1]_i_3__2_n_0 ),
        .I1(export_rslt_int),
        .I2(int_axis_d_tready),
        .I3(int_axis_t_tvalid),
        .I4(\fsm_state_next_reg[2]_0 ),
        .I5(\fsm_state_next_reg[2]_1 ),
        .O(fsm_state_next__0[1]));
  LUT6 #(
    .INIT(64'h4400454454105554)) 
    \fsm_state_next_reg[1]_i_3__2 
       (.I0(fsm_state),
        .I1(\fsm_state_next_reg[2]_0 ),
        .I2(int_axis_t_tvalid),
        .I3(\fsm_state_reg[1]_0 [1]),
        .I4(\fsm_state_reg[1]_0 [0]),
        .I5(\fsm_state_next_reg[2]_1 ),
        .O(\fsm_state_next_reg[1]_i_3__2_n_0 ));
  LDCP \fsm_state_next_reg[2] 
       (.CLR(Q),
        .D(fsm_state_next__0[2]),
        .G(\fsm_state_next_reg[2]_i_2__1_n_0 ),
        .PRE(AS),
        .Q(fsm_state_next[2]));
  LUT6 #(
    .INIT(64'h4F4F004000400040)) 
    \fsm_state_next_reg[2]_i_1__1 
       (.I0(\fsm_state_reg[1]_0 [1]),
        .I1(\fsm_state_reg[1]_0 [0]),
        .I2(fsm_state),
        .I3(int_axis_d_tready),
        .I4(bypass_add_reg_0_reg),
        .I5(\fsm_state_next_reg[2]_1 ),
        .O(fsm_state_next__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT5 #(
    .INIT(32'hFDFFFFFD)) 
    \fsm_state_next_reg[2]_i_2__1 
       (.I0(\fsm_state_next_reg[2]_0 ),
        .I1(fsm_state),
        .I2(int_axis_t_tvalid),
        .I3(\fsm_state_reg[1]_0 [0]),
        .I4(\fsm_state_reg[1]_0 [1]),
        .O(\fsm_state_next_reg[2]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \fsm_state_next_reg[2]_i_5__3 
       (.I0(store_l_reg_reg_0),
        .I1(\temp_m_axis_tdata_reg_reg[15]_0 ),
        .I2(int_axis_l_tvalid_1),
        .O(store_l_reg_reg_2));
  FDRE \fsm_state_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\fsm_state[0]_i_1__0_n_0 ),
        .Q(\fsm_state_reg[1]_0 [0]),
        .R(Q));
  FDRE \fsm_state_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\fsm_state[1]_i_1__0_n_0 ),
        .Q(\fsm_state_reg[1]_0 [1]),
        .R(Q));
  FDRE \fsm_state_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\fsm_state[2]_i_1__5_n_0 ),
        .Q(fsm_state),
        .R(Q));
  LUT4 #(
    .INIT(16'h8F88)) 
    \m_axis_tdata_reg[15]_i_1__4 
       (.I0(store_l_reg_reg_0),
        .I1(\m_axis_tdata_reg_reg[0] ),
        .I2(int_aps_wght_m_axis_tvalid),
        .I3(s_axis_tready_int_38),
        .O(store_l_reg_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'h01)) 
    op_start_reg_i_1__2
       (.I0(fsm_state_next[2]),
        .I1(fsm_state_next[1]),
        .I2(fsm_state_next[0]),
        .O(op_start_reg_i_1__2_n_0));
  FDSE op_start_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(op_start_reg_i_1__2_n_0),
        .Q(op_start_reg),
        .S(Q));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT5 #(
    .INIT(32'hFBFFAAAA)) 
    reset_acc_reg_0_i_1__1
       (.I0(op_start_reg),
        .I1(fsm_state_next[2]),
        .I2(fsm_state_next[1]),
        .I3(fsm_state_next[0]),
        .I4(export_rslt_int),
        .O(reset_acc));
  LUT5 #(
    .INIT(32'hEEEFEFEF)) 
    s_axis_tready_reg_i_1__21
       (.I0(store_l_reg_reg_1),
        .I1(drop_t_0),
        .I2(temp_m_axis_tvalid_reg),
        .I3(\temp_m_axis_tdata_reg_reg[15] ),
        .I4(s_axis_tready_reg_reg),
        .O(s_axis_tready_early));
  LUT5 #(
    .INIT(32'hABBBBBBB)) 
    s_axis_tready_reg_i_1__27
       (.I0(drop_l_reg_reg_0),
        .I1(temp_m_axis_tvalid_reg_1),
        .I2(int_axis_t_tvalid),
        .I3(int_aps_wght_m_axis_tvalid),
        .I4(store_l_reg_reg_0),
        .O(s_axis_tready_early_0));
  LUT4 #(
    .INIT(16'h0800)) 
    s_axis_tready_reg_i_3__3
       (.I0(s_axis_tready_reg_i_5__0_n_0),
        .I1(\temp_m_axis_tdata_reg_reg[15] ),
        .I2(drop_t_0),
        .I3(temp_m_axis_tvalid_reg_reg_1),
        .O(m_axis_tvalid_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT5 #(
    .INIT(32'h65654565)) 
    s_axis_tready_reg_i_5__0
       (.I0(fsm_state_next[2]),
        .I1(fsm_state_next[1]),
        .I2(fsm_state_next[0]),
        .I3(export_rslt_int),
        .I4(bypass_add_reg_0_reg),
        .O(s_axis_tready_reg_i_5__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    store_l_reg_i_1__2
       (.I0(fsm_state_next[1]),
        .I1(fsm_state_next[0]),
        .I2(fsm_state_next[2]),
        .O(store_l_reg_i_1__2_n_0));
  FDRE store_l_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(store_l_reg_i_1__2_n_0),
        .Q(store_l_reg_reg_0),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \temp_m_axis_tdata_reg[15]_i_1__26 
       (.I0(drop_t_0),
        .I1(\temp_m_axis_tdata_reg_reg[15] ),
        .I2(store_l_reg_reg_1),
        .I3(\temp_m_axis_tdata_reg_reg[15]_0 ),
        .O(E));
  LUT6 #(
    .INIT(64'h080808FF08080800)) 
    temp_m_axis_tvalid_reg_i_1__27
       (.I0(store_l_reg_reg_1),
        .I1(\temp_m_axis_tdata_reg_reg[15] ),
        .I2(drop_t_0),
        .I3(temp_m_axis_tvalid_reg_reg),
        .I4(temp_m_axis_tvalid_reg_reg_0),
        .I5(temp_m_axis_tvalid_reg_0),
        .O(m_axis_tvalid_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    temp_m_axis_tvalid_reg_i_2__11
       (.I0(store_l_reg_reg_1),
        .I1(drop_t_0),
        .I2(\temp_m_axis_tdata_reg_reg[15]_0 ),
        .O(drop_l_reg_reg_1));
endmodule

(* ORIG_REF_NAME = "ParallelizedLPEControlUnit" *) 
module KanTop_KanAcceleratorWrapper_0_0_ParallelizedLPEControlUnit_36
   (store_l_reg_reg_0,
    drop_t_0,
    err_unalligned_data_reg,
    empty_reg_reg,
    E,
    m_axis_tvalid_reg_reg,
    store_l_reg_reg_1,
    \fsm_state_reg[1]_0 ,
    full_next,
    export_rslt_int,
    bypass_add,
    s_axis_tready_early,
    drop_l_reg_reg_0,
    m_axis_tvalid_reg_reg_0,
    s_axis_tready_early_0,
    reset_acc,
    store_l_reg_reg_2,
    Q,
    core_clk,
    empty_reg,
    temp_m_axis_tvalid_reg_reg,
    temp_m_axis_tvalid_reg,
    temp_m_axis_tlast_reg_reg,
    temp_m_axis_tvalid_reg_reg_0,
    temp_m_axis_tvalid_reg_reg_1,
    temp_m_axis_tvalid_reg_0,
    \fsm_state_next_reg[2]_0 ,
    int_axis_t_tvalid,
    \fsm_state_next_reg[1]_i_1_0 ,
    full_reg,
    int_axis_act_func_tvalid,
    int_axis_d_tready,
    bypass_add_reg_0_reg,
    \fsm_state_next_reg[0]_0 ,
    \fsm_state_next_reg[0]_1 ,
    temp_m_axis_tvalid_reg_1,
    int_aps_wght_m_axis_tvalid,
    temp_m_axis_tvalid_reg_reg_2,
    s_axis_l_tready_int,
    AS,
    \m_axis_tdata_reg_reg[0] ,
    s_axis_tready_int,
    AR);
  output store_l_reg_reg_0;
  output drop_t_0;
  output err_unalligned_data_reg;
  output empty_reg_reg;
  output [0:0]E;
  output m_axis_tvalid_reg_reg;
  output store_l_reg_reg_1;
  output [1:0]\fsm_state_reg[1]_0 ;
  output full_next;
  output export_rslt_int;
  output bypass_add;
  output s_axis_tready_early;
  output drop_l_reg_reg_0;
  output m_axis_tvalid_reg_reg_0;
  output s_axis_tready_early_0;
  output reset_acc;
  output [0:0]store_l_reg_reg_2;
  input [0:0]Q;
  input core_clk;
  input empty_reg;
  input temp_m_axis_tvalid_reg_reg;
  input temp_m_axis_tvalid_reg;
  input temp_m_axis_tlast_reg_reg;
  input temp_m_axis_tvalid_reg_reg_0;
  input [0:0]temp_m_axis_tvalid_reg_reg_1;
  input temp_m_axis_tvalid_reg_0;
  input \fsm_state_next_reg[2]_0 ;
  input int_axis_t_tvalid;
  input \fsm_state_next_reg[1]_i_1_0 ;
  input full_reg;
  input [0:0]int_axis_act_func_tvalid;
  input int_axis_d_tready;
  input bypass_add_reg_0_reg;
  input \fsm_state_next_reg[0]_0 ;
  input \fsm_state_next_reg[0]_1 ;
  input temp_m_axis_tvalid_reg_1;
  input [0:0]int_aps_wght_m_axis_tvalid;
  input temp_m_axis_tvalid_reg_reg_2;
  input s_axis_l_tready_int;
  input [0:0]AS;
  input \m_axis_tdata_reg_reg[0] ;
  input s_axis_tready_int;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]AS;
  wire [0:0]E;
  wire [0:0]Q;
  wire acc_reg_reg_i_40__0_n_0;
  wire bypass_add;
  wire bypass_add_reg_0_reg;
  wire core_clk;
  wire drop_l_reg_reg_0;
  wire drop_t_0;
  wire drop_t_reg;
  wire empty_reg;
  wire empty_reg_reg;
  wire err_unalligned_data_reg;
  wire err_unalligned_data_reg_i_1_n_0;
  wire export_rslt_int;
  wire [2:2]fsm_state;
  wire \fsm_state[0]_i_1_n_0 ;
  wire \fsm_state[1]_i_1_n_0 ;
  wire \fsm_state[2]_i_1__4_n_0 ;
  wire [2:0]fsm_state_next;
  wire [2:0]fsm_state_next__0;
  wire \fsm_state_next_reg[0]_0 ;
  wire \fsm_state_next_reg[0]_1 ;
  wire \fsm_state_next_reg[1]_i_1_0 ;
  wire \fsm_state_next_reg[1]_i_3__1_n_0 ;
  wire \fsm_state_next_reg[2]_0 ;
  wire \fsm_state_next_reg[2]_i_2_n_0 ;
  wire [1:0]\fsm_state_reg[1]_0 ;
  wire full_next;
  wire full_reg;
  wire [0:0]int_aps_wght_m_axis_tvalid;
  wire [0:0]int_axis_act_func_tvalid;
  wire int_axis_d_tready;
  wire int_axis_t_tvalid;
  wire \m_axis_tdata_reg_reg[0] ;
  wire m_axis_tvalid_reg_reg;
  wire m_axis_tvalid_reg_reg_0;
  wire op_start_reg;
  wire op_start_reg_i_1__0_n_0;
  wire reset_acc;
  wire s_axis_l_tready_int;
  wire s_axis_tready_early;
  wire s_axis_tready_early_0;
  wire s_axis_tready_int;
  wire s_axis_tready_reg_i_3__0_n_0;
  wire store_l_reg_i_1__1_n_0;
  wire store_l_reg_reg_0;
  wire store_l_reg_reg_1;
  wire [0:0]store_l_reg_reg_2;
  wire temp_m_axis_tlast_reg_reg;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_0;
  wire temp_m_axis_tvalid_reg_1;
  wire temp_m_axis_tvalid_reg_i_2__9_n_0;
  wire temp_m_axis_tvalid_reg_reg;
  wire temp_m_axis_tvalid_reg_reg_0;
  wire [0:0]temp_m_axis_tvalid_reg_reg_1;
  wire temp_m_axis_tvalid_reg_reg_2;

  LUT6 #(
    .INIT(64'hB00F000000000000)) 
    acc_reg_reg_i_38
       (.I0(bypass_add_reg_0_reg),
        .I1(export_rslt_int),
        .I2(acc_reg_reg_i_40__0_n_0),
        .I3(fsm_state_next[2]),
        .I4(temp_m_axis_tvalid_reg_reg_2),
        .I5(s_axis_l_tready_int),
        .O(store_l_reg_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF00B0F0FF)) 
    acc_reg_reg_i_39
       (.I0(bypass_add_reg_0_reg),
        .I1(export_rslt_int),
        .I2(fsm_state_next[0]),
        .I3(fsm_state_next[1]),
        .I4(fsm_state_next[2]),
        .I5(drop_t_0),
        .O(drop_l_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT2 #(
    .INIT(4'h2)) 
    acc_reg_reg_i_40__0
       (.I0(fsm_state_next[0]),
        .I1(fsm_state_next[1]),
        .O(acc_reg_reg_i_40__0_n_0));
  LUT6 #(
    .INIT(64'hFF1D55FFFFFFFF55)) 
    bypass_add_reg_0_i_1
       (.I0(bypass_add_reg_0_reg),
        .I1(export_rslt_int),
        .I2(int_axis_d_tready),
        .I3(fsm_state_next[1]),
        .I4(fsm_state_next[2]),
        .I5(fsm_state_next[0]),
        .O(bypass_add));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'h04)) 
    drop_l_reg_i_1__0
       (.I0(fsm_state_next[1]),
        .I1(fsm_state_next[2]),
        .I2(fsm_state_next[0]),
        .O(drop_t_reg));
  FDSE drop_l_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(drop_t_reg),
        .Q(drop_t_0),
        .S(Q));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    err_unalligned_data_reg_i_1
       (.I0(AS),
        .I1(fsm_state_next[0]),
        .I2(fsm_state_next[2]),
        .I3(fsm_state_next[1]),
        .O(err_unalligned_data_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    err_unalligned_data_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(err_unalligned_data_reg_i_1_n_0),
        .Q(err_unalligned_data_reg),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \extra_sig_reg_0[1]_i_1 
       (.I0(fsm_state),
        .I1(\fsm_state_reg[1]_0 [0]),
        .I2(\fsm_state_reg[1]_0 [1]),
        .O(export_rslt_int));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \fsm_state[0]_i_1 
       (.I0(fsm_state_next[1]),
        .I1(fsm_state_next[2]),
        .I2(fsm_state_next[0]),
        .O(\fsm_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fsm_state[1]_i_1 
       (.I0(fsm_state_next[1]),
        .I1(fsm_state_next[2]),
        .O(\fsm_state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fsm_state[2]_i_1__4 
       (.I0(fsm_state_next[2]),
        .I1(fsm_state_next[1]),
        .O(\fsm_state[2]_i_1__4_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \fsm_state_next_reg[0] 
       (.CLR(AR),
        .D(fsm_state_next__0[0]),
        .G(\fsm_state_next_reg[2]_i_2_n_0 ),
        .GE(1'b1),
        .Q(fsm_state_next[0]));
  LUT5 #(
    .INIT(32'h040400FF)) 
    \fsm_state_next_reg[0]_i_1 
       (.I0(\fsm_state_next_reg[0]_0 ),
        .I1(\fsm_state_reg[1]_0 [0]),
        .I2(\fsm_state_reg[1]_0 [1]),
        .I3(\fsm_state_next_reg[0]_1 ),
        .I4(fsm_state),
        .O(fsm_state_next__0[0]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \fsm_state_next_reg[1] 
       (.CLR(AR),
        .D(fsm_state_next__0[1]),
        .G(\fsm_state_next_reg[2]_i_2_n_0 ),
        .GE(1'b1),
        .Q(fsm_state_next[1]));
  LUT6 #(
    .INIT(64'hEAAAAAAAEAAAEAAA)) 
    \fsm_state_next_reg[1]_i_1 
       (.I0(\fsm_state_next_reg[1]_i_3__1_n_0 ),
        .I1(export_rslt_int),
        .I2(int_axis_d_tready),
        .I3(int_axis_t_tvalid),
        .I4(\fsm_state_next_reg[2]_0 ),
        .I5(\fsm_state_next_reg[1]_i_1_0 ),
        .O(fsm_state_next__0[1]));
  LUT6 #(
    .INIT(64'h4400454454105554)) 
    \fsm_state_next_reg[1]_i_3__1 
       (.I0(fsm_state),
        .I1(\fsm_state_next_reg[2]_0 ),
        .I2(int_axis_t_tvalid),
        .I3(\fsm_state_reg[1]_0 [1]),
        .I4(\fsm_state_reg[1]_0 [0]),
        .I5(\fsm_state_next_reg[1]_i_1_0 ),
        .O(\fsm_state_next_reg[1]_i_3__1_n_0 ));
  LDCP \fsm_state_next_reg[2] 
       (.CLR(Q),
        .D(fsm_state_next__0[2]),
        .G(\fsm_state_next_reg[2]_i_2_n_0 ),
        .PRE(AS),
        .Q(fsm_state_next[2]));
  LUT6 #(
    .INIT(64'h0CFF040004000400)) 
    \fsm_state_next_reg[2]_i_1 
       (.I0(int_axis_d_tready),
        .I1(\fsm_state_reg[1]_0 [0]),
        .I2(\fsm_state_reg[1]_0 [1]),
        .I3(fsm_state),
        .I4(\fsm_state_next_reg[1]_i_1_0 ),
        .I5(bypass_add_reg_0_reg),
        .O(fsm_state_next__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT5 #(
    .INIT(32'hFDFFFFFD)) 
    \fsm_state_next_reg[2]_i_2 
       (.I0(\fsm_state_next_reg[2]_0 ),
        .I1(fsm_state),
        .I2(int_axis_t_tvalid),
        .I3(\fsm_state_reg[1]_0 [0]),
        .I4(\fsm_state_reg[1]_0 [1]),
        .O(\fsm_state_next_reg[2]_i_2_n_0 ));
  FDRE \fsm_state_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\fsm_state[0]_i_1_n_0 ),
        .Q(\fsm_state_reg[1]_0 [0]),
        .R(Q));
  FDRE \fsm_state_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\fsm_state[1]_i_1_n_0 ),
        .Q(\fsm_state_reg[1]_0 [1]),
        .R(Q));
  FDRE \fsm_state_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\fsm_state[2]_i_1__4_n_0 ),
        .Q(fsm_state),
        .R(Q));
  LUT4 #(
    .INIT(16'h0700)) 
    full_reg_i_3__1
       (.I0(store_l_reg_reg_0),
        .I1(temp_m_axis_tvalid_reg_reg),
        .I2(full_reg),
        .I3(int_axis_act_func_tvalid),
        .O(full_next));
  LUT4 #(
    .INIT(16'h8F88)) 
    \m_axis_tdata_reg[15]_i_1__3 
       (.I0(store_l_reg_reg_0),
        .I1(\m_axis_tdata_reg_reg[0] ),
        .I2(int_aps_wght_m_axis_tvalid),
        .I3(s_axis_tready_int),
        .O(store_l_reg_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'h01)) 
    op_start_reg_i_1__0
       (.I0(fsm_state_next[2]),
        .I1(fsm_state_next[1]),
        .I2(fsm_state_next[0]),
        .O(op_start_reg_i_1__0_n_0));
  FDSE op_start_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(op_start_reg_i_1__0_n_0),
        .Q(op_start_reg),
        .S(Q));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT5 #(
    .INIT(32'hFBFFAAAA)) 
    reset_acc_reg_0_i_1
       (.I0(op_start_reg),
        .I1(fsm_state_next[2]),
        .I2(fsm_state_next[1]),
        .I3(fsm_state_next[0]),
        .I4(export_rslt_int),
        .O(reset_acc));
  LUT5 #(
    .INIT(32'hABBBBBBB)) 
    s_axis_tready_reg_i_1__20
       (.I0(drop_l_reg_reg_0),
        .I1(temp_m_axis_tvalid_reg_1),
        .I2(int_axis_t_tvalid),
        .I3(int_aps_wght_m_axis_tvalid),
        .I4(store_l_reg_reg_0),
        .O(s_axis_tready_early));
  LUT6 #(
    .INIT(64'hEFEFEEEFEFEFEFEF)) 
    s_axis_tready_reg_i_1__22
       (.I0(store_l_reg_reg_1),
        .I1(drop_t_0),
        .I2(temp_m_axis_tvalid_reg),
        .I3(temp_m_axis_tlast_reg_reg),
        .I4(empty_reg),
        .I5(store_l_reg_reg_0),
        .O(s_axis_tready_early_0));
  LUT4 #(
    .INIT(16'h0800)) 
    s_axis_tready_reg_i_2__14
       (.I0(s_axis_tready_reg_i_3__0_n_0),
        .I1(temp_m_axis_tlast_reg_reg),
        .I2(drop_t_0),
        .I3(temp_m_axis_tvalid_reg_reg_2),
        .O(m_axis_tvalid_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT5 #(
    .INIT(32'h65654565)) 
    s_axis_tready_reg_i_3__0
       (.I0(fsm_state_next[2]),
        .I1(fsm_state_next[1]),
        .I2(fsm_state_next[0]),
        .I3(export_rslt_int),
        .I4(bypass_add_reg_0_reg),
        .O(s_axis_tready_reg_i_3__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    store_l_reg_i_1__1
       (.I0(fsm_state_next[1]),
        .I1(fsm_state_next[0]),
        .I2(fsm_state_next[2]),
        .O(store_l_reg_i_1__1_n_0));
  FDRE store_l_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(store_l_reg_i_1__1_n_0),
        .Q(store_l_reg_reg_0),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \temp_m_axis_tdata_reg[15]_i_1__22 
       (.I0(drop_t_0),
        .I1(temp_m_axis_tlast_reg_reg),
        .I2(store_l_reg_reg_1),
        .I3(temp_m_axis_tvalid_reg_reg),
        .O(E));
  LUT6 #(
    .INIT(64'h404040FF40404000)) 
    temp_m_axis_tvalid_reg_i_1__23
       (.I0(empty_reg),
        .I1(store_l_reg_reg_0),
        .I2(temp_m_axis_tvalid_reg_reg),
        .I3(temp_m_axis_tvalid_reg_i_2__9_n_0),
        .I4(E),
        .I5(temp_m_axis_tvalid_reg),
        .O(empty_reg_reg));
  LUT6 #(
    .INIT(64'h080808FF08080800)) 
    temp_m_axis_tvalid_reg_i_1__25
       (.I0(store_l_reg_reg_1),
        .I1(temp_m_axis_tlast_reg_reg),
        .I2(drop_t_0),
        .I3(temp_m_axis_tvalid_reg_reg_0),
        .I4(temp_m_axis_tvalid_reg_reg_1),
        .I5(temp_m_axis_tvalid_reg_0),
        .O(m_axis_tvalid_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    temp_m_axis_tvalid_reg_i_2__9
       (.I0(store_l_reg_reg_1),
        .I1(drop_t_0),
        .I2(temp_m_axis_tvalid_reg_reg),
        .O(temp_m_axis_tvalid_reg_i_2__9_n_0));
endmodule

(* ORIG_REF_NAME = "ParallelizedLPEControlUnit" *) 
module KanTop_KanAcceleratorWrapper_0_0_ParallelizedLPEControlUnit__parameterized0
   (store_l_reg_reg_0,
    drop_l_reg_reg_0,
    err_unalligned_data_reg,
    local_tlast_reg_reg_0,
    \rst_pipeline_reg[3] ,
    store_l_reg_reg_1,
    acc_res_reg_reg_0,
    bypass_add,
    s_axis_tready_early,
    drop_l_reg_reg_1,
    reset_acc,
    m_axis_tvalid_reg_reg,
    drop_l_reg_reg_2,
    acc_res,
    store_l_reg_reg_2,
    Q,
    core_clk,
    export_rslt_reg_reg_0,
    \fsm_state_next_reg[1]_i_1__6_0 ,
    int_axis_l_tvalid_0,
    int_axis_t_tvalid,
    s_axis_l_tready_int,
    int_axis_l_tvalid,
    int_axis_ud_tlast_4,
    bypass_add_reg_0_reg,
    temp_m_axis_tvalid_reg,
    int_aps_wght_m_axis_tvalid,
    int_axis_ud_tvalid_4,
    \fsm_state_next_reg[2]_0 ,
    \fsm_state_next_reg[0]_0 ,
    AS,
    \fsm_state_next_reg[0]_i_1__6_0 ,
    \fsm_state_next_reg[0]_i_1__6_1 ,
    \m_axis_tdata_reg_reg[0] ,
    s_axis_tready_int_44,
    AR);
  output store_l_reg_reg_0;
  output drop_l_reg_reg_0;
  output err_unalligned_data_reg;
  output local_tlast_reg_reg_0;
  output \rst_pipeline_reg[3] ;
  output store_l_reg_reg_1;
  output acc_res_reg_reg_0;
  output bypass_add;
  output s_axis_tready_early;
  output drop_l_reg_reg_1;
  output reset_acc;
  output m_axis_tvalid_reg_reg;
  output drop_l_reg_reg_2;
  output acc_res;
  output [0:0]store_l_reg_reg_2;
  input [0:0]Q;
  input core_clk;
  input [0:0]export_rslt_reg_reg_0;
  input \fsm_state_next_reg[1]_i_1__6_0 ;
  input int_axis_l_tvalid_0;
  input int_axis_t_tvalid;
  input s_axis_l_tready_int;
  input int_axis_l_tvalid;
  input int_axis_ud_tlast_4;
  input bypass_add_reg_0_reg;
  input temp_m_axis_tvalid_reg;
  input [0:0]int_aps_wght_m_axis_tvalid;
  input int_axis_ud_tvalid_4;
  input \fsm_state_next_reg[2]_0 ;
  input \fsm_state_next_reg[0]_0 ;
  input [0:0]AS;
  input \fsm_state_next_reg[0]_i_1__6_0 ;
  input \fsm_state_next_reg[0]_i_1__6_1 ;
  input \m_axis_tdata_reg_reg[0] ;
  input s_axis_tready_int_44;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]AS;
  wire [0:0]Q;
  wire acc_reg_reg_i_42__1_n_0;
  wire acc_res;
  wire acc_res_reg;
  wire acc_res_reg_i_1__2_n_0;
  wire acc_res_reg_reg_0;
  wire bypass_add;
  wire bypass_add_reg_0_i_3__2_n_0;
  wire bypass_add_reg_0_i_4__2_n_0;
  wire bypass_add_reg_0_reg;
  wire core_clk;
  wire drop_l_reg_i_1__6_n_0;
  wire drop_l_reg_reg_0;
  wire drop_l_reg_reg_1;
  wire drop_l_reg_reg_2;
  wire err_unalligned_data_reg;
  wire err_unalligned_data_reg_i_1__6_n_0;
  wire export_rslt_reg_i_1__2_n_0;
  wire export_rslt_reg_i_2__2_n_0;
  wire [0:0]export_rslt_reg_reg_0;
  wire export_rslt_reg_reg_n_0;
  wire [2:0]fsm_state;
  wire \fsm_state[0]_i_1__6_n_0 ;
  wire \fsm_state[1]_i_1__6_n_0 ;
  wire \fsm_state[2]_i_1__2_n_0 ;
  wire [2:0]fsm_state_next;
  wire [2:0]fsm_state_next__0;
  wire \fsm_state_next_reg[0]_0 ;
  wire \fsm_state_next_reg[0]_i_1__6_0 ;
  wire \fsm_state_next_reg[0]_i_1__6_1 ;
  wire \fsm_state_next_reg[0]_i_3__6_n_0 ;
  wire \fsm_state_next_reg[1]_i_1__6_0 ;
  wire \fsm_state_next_reg[1]_i_3__6_n_0 ;
  wire \fsm_state_next_reg[1]_i_5_n_0 ;
  wire \fsm_state_next_reg[2]_0 ;
  wire \fsm_state_next_reg[2]_i_2__6_n_0 ;
  wire [0:0]int_aps_wght_m_axis_tvalid;
  wire int_axis_l_tvalid;
  wire int_axis_l_tvalid_0;
  wire int_axis_t_tvalid;
  wire int_axis_ud_tlast_4;
  wire int_axis_ud_tvalid_4;
  wire local_tlast_reg_i_1__2_n_0;
  wire local_tlast_reg_reg_0;
  wire \m_axis_tdata_reg_reg[0] ;
  wire m_axis_tvalid_reg_reg;
  wire op_start_reg;
  wire op_start_reg_i_1__5_n_0;
  wire reset_acc;
  wire \rst_pipeline_reg[3] ;
  wire s_axis_l_tready_int;
  wire s_axis_tready_early;
  wire s_axis_tready_int_44;
  wire store_l_reg_i_1__6_n_0;
  wire store_l_reg_reg_0;
  wire store_l_reg_reg_1;
  wire [0:0]store_l_reg_reg_2;
  wire temp_m_axis_tvalid_reg;

  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    acc_reg_reg_i_2__6
       (.I0(Q),
        .I1(fsm_state_next[1]),
        .I2(fsm_state_next[0]),
        .I3(fsm_state_next[2]),
        .I4(acc_res_reg),
        .O(\rst_pipeline_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT5 #(
    .INIT(32'hFFFF3433)) 
    acc_reg_reg_i_39__5
       (.I0(acc_reg_reg_i_42__1_n_0),
        .I1(fsm_state_next[2]),
        .I2(fsm_state_next[1]),
        .I3(fsm_state_next[0]),
        .I4(drop_l_reg_reg_0),
        .O(drop_l_reg_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT5 #(
    .INIT(32'hFFFF0C4F)) 
    acc_reg_reg_i_40__3
       (.I0(acc_reg_reg_i_42__1_n_0),
        .I1(fsm_state_next[0]),
        .I2(fsm_state_next[2]),
        .I3(fsm_state_next[1]),
        .I4(drop_l_reg_reg_0),
        .O(drop_l_reg_reg_1));
  LUT6 #(
    .INIT(64'h2222002022020020)) 
    acc_reg_reg_i_41__2
       (.I0(int_axis_l_tvalid_0),
        .I1(drop_l_reg_reg_0),
        .I2(fsm_state_next[0]),
        .I3(fsm_state_next[1]),
        .I4(fsm_state_next[2]),
        .I5(acc_reg_reg_i_42__1_n_0),
        .O(m_axis_tvalid_reg_reg));
  LUT6 #(
    .INIT(64'h0040404040404040)) 
    acc_reg_reg_i_42__1
       (.I0(fsm_state[1]),
        .I1(fsm_state[0]),
        .I2(fsm_state[2]),
        .I3(int_axis_t_tvalid),
        .I4(int_axis_l_tvalid_0),
        .I5(local_tlast_reg_reg_0),
        .O(acc_reg_reg_i_42__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'h40)) 
    acc_res_reg_i_1__2
       (.I0(fsm_state_next[1]),
        .I1(fsm_state_next[0]),
        .I2(fsm_state_next[2]),
        .O(acc_res_reg_i_1__2_n_0));
  FDRE acc_res_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(acc_res_reg_i_1__2_n_0),
        .Q(acc_res_reg),
        .R(Q));
  LUT6 #(
    .INIT(64'hFF551DFFFFFFFF55)) 
    bypass_add_reg_0_i_1__6
       (.I0(bypass_add_reg_0_reg),
        .I1(bypass_add_reg_0_i_3__2_n_0),
        .I2(bypass_add_reg_0_i_4__2_n_0),
        .I3(fsm_state_next[2]),
        .I4(fsm_state_next[1]),
        .I5(fsm_state_next[0]),
        .O(bypass_add));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'h08)) 
    bypass_add_reg_0_i_3__2
       (.I0(fsm_state[2]),
        .I1(fsm_state[0]),
        .I2(fsm_state[1]),
        .O(bypass_add_reg_0_i_3__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    bypass_add_reg_0_i_4__2
       (.I0(export_rslt_reg_reg_n_0),
        .I1(local_tlast_reg_reg_0),
        .I2(store_l_reg_reg_0),
        .I3(int_axis_ud_tvalid_4),
        .O(bypass_add_reg_0_i_4__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    bypass_mlt_reg_0_i_1__2
       (.I0(acc_res_reg),
        .I1(fsm_state_next[2]),
        .I2(fsm_state_next[0]),
        .I3(fsm_state_next[1]),
        .O(acc_res));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'h04)) 
    drop_l_reg_i_1__6
       (.I0(fsm_state_next[0]),
        .I1(fsm_state_next[2]),
        .I2(fsm_state_next[1]),
        .O(drop_l_reg_i_1__6_n_0));
  FDSE drop_l_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(drop_l_reg_i_1__6_n_0),
        .Q(drop_l_reg_reg_0),
        .S(Q));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    err_unalligned_data_reg_i_1__6
       (.I0(AS),
        .I1(fsm_state_next[1]),
        .I2(fsm_state_next[2]),
        .I3(fsm_state_next[0]),
        .O(err_unalligned_data_reg_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    err_unalligned_data_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(err_unalligned_data_reg_i_1__6_n_0),
        .Q(err_unalligned_data_reg),
        .R(Q));
  LUT6 #(
    .INIT(64'hFFFFF0F000008000)) 
    export_rslt_reg_i_1__2
       (.I0(local_tlast_reg_reg_0),
        .I1(export_rslt_reg_i_2__2_n_0),
        .I2(fsm_state_next[2]),
        .I3(export_rslt_reg_reg_0),
        .I4(Q),
        .I5(export_rslt_reg_reg_n_0),
        .O(export_rslt_reg_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT2 #(
    .INIT(4'h2)) 
    export_rslt_reg_i_2__2
       (.I0(fsm_state_next[0]),
        .I1(fsm_state_next[1]),
        .O(export_rslt_reg_i_2__2_n_0));
  FDRE export_rslt_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(export_rslt_reg_i_1__2_n_0),
        .Q(export_rslt_reg_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \fsm_state[0]_i_1__6 
       (.I0(fsm_state_next[1]),
        .I1(fsm_state_next[2]),
        .I2(fsm_state_next[0]),
        .O(\fsm_state[0]_i_1__6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \fsm_state[1]_i_1__6 
       (.I0(fsm_state_next[1]),
        .I1(fsm_state_next[2]),
        .O(\fsm_state[1]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fsm_state[2]_i_1__2 
       (.I0(fsm_state_next[2]),
        .I1(fsm_state_next[1]),
        .O(\fsm_state[2]_i_1__2_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \fsm_state_next_reg[0] 
       (.CLR(AR),
        .D(fsm_state_next__0[0]),
        .G(\fsm_state_next_reg[2]_i_2__6_n_0 ),
        .GE(1'b1),
        .Q(fsm_state_next[0]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT5 #(
    .INIT(32'h040400FF)) 
    \fsm_state_next_reg[0]_i_1__6 
       (.I0(\fsm_state_next_reg[0]_0 ),
        .I1(fsm_state[0]),
        .I2(fsm_state[1]),
        .I3(\fsm_state_next_reg[0]_i_3__6_n_0 ),
        .I4(fsm_state[2]),
        .O(fsm_state_next__0[0]));
  LUT6 #(
    .INIT(64'h02BBF2BBF2BB02BB)) 
    \fsm_state_next_reg[0]_i_3__6 
       (.I0(fsm_state[1]),
        .I1(fsm_state[0]),
        .I2(int_axis_t_tvalid),
        .I3(int_axis_l_tvalid_0),
        .I4(\fsm_state_next_reg[0]_i_1__6_0 ),
        .I5(\fsm_state_next_reg[0]_i_1__6_1 ),
        .O(\fsm_state_next_reg[0]_i_3__6_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \fsm_state_next_reg[1] 
       (.CLR(AR),
        .D(fsm_state_next__0[1]),
        .G(\fsm_state_next_reg[2]_i_2__6_n_0 ),
        .GE(1'b1),
        .Q(fsm_state_next[1]));
  LUT6 #(
    .INIT(64'hFBAAAAAAAAAAAAAA)) 
    \fsm_state_next_reg[1]_i_1__6 
       (.I0(\fsm_state_next_reg[1]_i_3__6_n_0 ),
        .I1(int_axis_l_tvalid_0),
        .I2(\fsm_state_next_reg[1]_i_1__6_0 ),
        .I3(bypass_add_reg_0_i_3__2_n_0),
        .I4(\fsm_state_next_reg[1]_i_5_n_0 ),
        .I5(int_axis_t_tvalid),
        .O(fsm_state_next__0[1]));
  LUT6 #(
    .INIT(64'h4455055544050005)) 
    \fsm_state_next_reg[1]_i_3__6 
       (.I0(fsm_state[2]),
        .I1(\fsm_state_next_reg[1]_i_1__6_0 ),
        .I2(fsm_state[0]),
        .I3(int_axis_l_tvalid_0),
        .I4(int_axis_t_tvalid),
        .I5(fsm_state[1]),
        .O(\fsm_state_next_reg[1]_i_3__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fsm_state_next_reg[1]_i_5 
       (.I0(local_tlast_reg_reg_0),
        .I1(export_rslt_reg_reg_0),
        .O(\fsm_state_next_reg[1]_i_5_n_0 ));
  LDCP \fsm_state_next_reg[2] 
       (.CLR(Q),
        .D(fsm_state_next__0[2]),
        .G(\fsm_state_next_reg[2]_i_2__6_n_0 ),
        .PRE(AS),
        .Q(fsm_state_next[2]));
  LUT6 #(
    .INIT(64'h004040404F4F4F4F)) 
    \fsm_state_next_reg[2]_i_1__6 
       (.I0(fsm_state[1]),
        .I1(fsm_state[0]),
        .I2(fsm_state[2]),
        .I3(export_rslt_reg_reg_0),
        .I4(local_tlast_reg_reg_0),
        .I5(\fsm_state_next_reg[2]_0 ),
        .O(fsm_state_next__0[2]));
  LUT5 #(
    .INIT(32'hFFFFFFF6)) 
    \fsm_state_next_reg[2]_i_2__6 
       (.I0(fsm_state[1]),
        .I1(fsm_state[0]),
        .I2(int_axis_l_tvalid_0),
        .I3(fsm_state[2]),
        .I4(int_axis_t_tvalid),
        .O(\fsm_state_next_reg[2]_i_2__6_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \fsm_state_next_reg[2]_i_6 
       (.I0(store_l_reg_reg_0),
        .I1(s_axis_l_tready_int),
        .I2(int_axis_l_tvalid),
        .O(store_l_reg_reg_1));
  FDRE \fsm_state_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\fsm_state[0]_i_1__6_n_0 ),
        .Q(fsm_state[0]),
        .R(Q));
  FDRE \fsm_state_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\fsm_state[1]_i_1__6_n_0 ),
        .Q(fsm_state[1]),
        .R(Q));
  FDRE \fsm_state_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\fsm_state[2]_i_1__2_n_0 ),
        .Q(fsm_state[2]),
        .R(Q));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    local_tlast_reg_i_1__2
       (.I0(acc_res_reg_reg_0),
        .I1(int_axis_ud_tlast_4),
        .I2(Q),
        .I3(fsm_state[2]),
        .I4(fsm_state[0]),
        .I5(fsm_state[1]),
        .O(local_tlast_reg_i_1__2_n_0));
  FDRE local_tlast_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(local_tlast_reg_i_1__2_n_0),
        .Q(local_tlast_reg_reg_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8F88)) 
    \m_axis_tdata_reg[15]_i_1__10 
       (.I0(store_l_reg_reg_0),
        .I1(\m_axis_tdata_reg_reg[0] ),
        .I2(int_aps_wght_m_axis_tvalid),
        .I3(s_axis_tready_int_44),
        .O(store_l_reg_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'h01)) 
    op_start_reg_i_1__5
       (.I0(fsm_state_next[1]),
        .I1(fsm_state_next[2]),
        .I2(fsm_state_next[0]),
        .O(op_start_reg_i_1__5_n_0));
  FDSE op_start_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(op_start_reg_i_1__5_n_0),
        .Q(op_start_reg),
        .S(Q));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT5 #(
    .INIT(32'hEFFFAAAA)) 
    reset_acc_reg_0_i_1__6
       (.I0(op_start_reg),
        .I1(fsm_state_next[1]),
        .I2(fsm_state_next[0]),
        .I3(fsm_state_next[2]),
        .I4(bypass_add_reg_0_i_3__2_n_0),
        .O(reset_acc));
  LUT5 #(
    .INIT(32'hABBBBBBB)) 
    s_axis_tready_reg_i_1__39
       (.I0(drop_l_reg_reg_1),
        .I1(temp_m_axis_tvalid_reg),
        .I2(int_axis_t_tvalid),
        .I3(int_aps_wght_m_axis_tvalid),
        .I4(store_l_reg_reg_0),
        .O(s_axis_tready_early));
  LUT2 #(
    .INIT(4'h2)) 
    s_axis_tready_reg_i_2__22
       (.I0(acc_res_reg),
        .I1(bypass_add),
        .O(acc_res_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    store_l_reg_i_1__6
       (.I0(fsm_state_next[1]),
        .I1(fsm_state_next[0]),
        .I2(fsm_state_next[2]),
        .O(store_l_reg_i_1__6_n_0));
  FDRE store_l_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(store_l_reg_i_1__6_n_0),
        .Q(store_l_reg_reg_0),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "ParallelizedLPEControlUnit" *) 
module KanTop_KanAcceleratorWrapper_0_0_ParallelizedLPEControlUnit__parameterized0_11
   (store_l_reg_reg_0,
    drop_l_reg_reg_0,
    err_unalligned_data_reg,
    local_tlast_reg_reg_0,
    s_axis_tready_reg_reg,
    m_axis_tvalid_reg_reg,
    drop_l_reg_reg_1,
    store_l_reg_reg_1,
    E,
    \rst_pipeline_reg[3] ,
    acc_res_reg_reg_0,
    Q,
    bypass_add,
    s_axis_tready_early,
    drop_l_reg_reg_2,
    temp_m_axis_tvalid_next1_out,
    store_l_reg_reg_2,
    local_tlast_reg_reg_1,
    reset_acc,
    acc_res,
    drop_l_reg_reg_3,
    store_l_reg_reg_3,
    AR,
    core_clk,
    export_rslt_reg_reg_0,
    temp_m_axis_tvalid_reg_reg,
    temp_m_axis_tvalid_reg_reg_0,
    temp_m_axis_tlast_reg_reg,
    temp_m_axis_tvalid_reg,
    int_axis_l_tvalid_0,
    int_axis_ud_tlast_5,
    bypass_add_reg_0_reg,
    temp_m_axis_tvalid_reg_0,
    int_axis_t_tvalid,
    int_aps_wght_m_axis_tvalid,
    s_axis_tready_reg_reg_0,
    \m_axis_tdata_reg_reg[15] ,
    s_axis_l_tready_int_1,
    \fsm_state_next_reg[2]_0 ,
    \fsm_state_next_reg[2]_1 ,
    AS,
    \fsm_state_next_reg[0]_0 ,
    \fsm_state_next_reg[0]_1 ,
    int_axis_ud_tvalid_5,
    \m_axis_tdata_reg_reg[0] ,
    s_axis_tready_int_43);
  output store_l_reg_reg_0;
  output drop_l_reg_reg_0;
  output err_unalligned_data_reg;
  output local_tlast_reg_reg_0;
  output s_axis_tready_reg_reg;
  output m_axis_tvalid_reg_reg;
  output drop_l_reg_reg_1;
  output store_l_reg_reg_1;
  output [0:0]E;
  output \rst_pipeline_reg[3] ;
  output acc_res_reg_reg_0;
  output [1:0]Q;
  output bypass_add;
  output s_axis_tready_early;
  output drop_l_reg_reg_2;
  output temp_m_axis_tvalid_next1_out;
  output store_l_reg_reg_2;
  output local_tlast_reg_reg_1;
  output reset_acc;
  output acc_res;
  output drop_l_reg_reg_3;
  output [0:0]store_l_reg_reg_3;
  input [1:0]AR;
  input core_clk;
  input [0:0]export_rslt_reg_reg_0;
  input temp_m_axis_tvalid_reg_reg;
  input temp_m_axis_tvalid_reg_reg_0;
  input temp_m_axis_tlast_reg_reg;
  input temp_m_axis_tvalid_reg;
  input int_axis_l_tvalid_0;
  input int_axis_ud_tlast_5;
  input bypass_add_reg_0_reg;
  input temp_m_axis_tvalid_reg_0;
  input int_axis_t_tvalid;
  input [0:0]int_aps_wght_m_axis_tvalid;
  input s_axis_tready_reg_reg_0;
  input \m_axis_tdata_reg_reg[15] ;
  input s_axis_l_tready_int_1;
  input \fsm_state_next_reg[2]_0 ;
  input \fsm_state_next_reg[2]_1 ;
  input [0:0]AS;
  input \fsm_state_next_reg[0]_0 ;
  input \fsm_state_next_reg[0]_1 ;
  input int_axis_ud_tvalid_5;
  input \m_axis_tdata_reg_reg[0] ;
  input s_axis_tready_int_43;

  wire [1:0]AR;
  wire [0:0]AS;
  wire [0:0]E;
  wire [1:0]Q;
  wire acc_reg_reg_i_42__0_n_0;
  wire acc_res;
  wire acc_res_reg;
  wire acc_res_reg_i_1__1_n_0;
  wire acc_res_reg_reg_0;
  wire bypass_add;
  wire bypass_add_reg_0_i_3__1_n_0;
  wire bypass_add_reg_0_i_4__1_n_0;
  wire bypass_add_reg_0_reg;
  wire core_clk;
  wire drop_l_reg_i_1__5_n_0;
  wire drop_l_reg_reg_0;
  wire drop_l_reg_reg_1;
  wire drop_l_reg_reg_2;
  wire drop_l_reg_reg_3;
  wire err_unalligned_data_reg;
  wire err_unalligned_data_reg_i_1__4_n_0;
  wire export_rslt_reg_i_1__1_n_0;
  wire export_rslt_reg_i_2__1_n_0;
  wire [0:0]export_rslt_reg_reg_0;
  wire export_rslt_reg_reg_n_0;
  wire [2:2]fsm_state;
  wire \fsm_state[0]_i_1__5_n_0 ;
  wire \fsm_state[1]_i_1__5_n_0 ;
  wire \fsm_state[2]_i_1__1_n_0 ;
  wire [2:0]fsm_state_next;
  wire [2:0]fsm_state_next__0;
  wire \fsm_state_next_reg[0]_0 ;
  wire \fsm_state_next_reg[0]_1 ;
  wire \fsm_state_next_reg[1]_i_3__0_n_0 ;
  wire \fsm_state_next_reg[1]_i_4__0_n_0 ;
  wire \fsm_state_next_reg[2]_0 ;
  wire \fsm_state_next_reg[2]_1 ;
  wire \fsm_state_next_reg[2]_i_2__4_n_0 ;
  wire \fsm_state_next_reg[2]_i_4__4_n_0 ;
  wire [0:0]int_aps_wght_m_axis_tvalid;
  wire int_axis_l_tvalid_0;
  wire int_axis_t_tvalid;
  wire int_axis_ud_tlast_5;
  wire int_axis_ud_tvalid_5;
  wire local_tlast_reg_i_1__1_n_0;
  wire local_tlast_reg_reg_0;
  wire local_tlast_reg_reg_1;
  wire \m_axis_tdata_reg_reg[0] ;
  wire \m_axis_tdata_reg_reg[15] ;
  wire m_axis_tvalid_reg_reg;
  wire op_start_reg;
  wire op_start_reg_i_1__3_n_0;
  wire reset_acc;
  wire \rst_pipeline_reg[3] ;
  wire s_axis_l_tready_int_1;
  wire s_axis_tready_early;
  wire s_axis_tready_int_43;
  wire s_axis_tready_reg_reg;
  wire s_axis_tready_reg_reg_0;
  wire store_l_reg_reg_0;
  wire store_l_reg_reg_1;
  wire store_l_reg_reg_2;
  wire [0:0]store_l_reg_reg_3;
  wire store_u_reg;
  wire temp_m_axis_tlast_reg_reg;
  wire temp_m_axis_tvalid_next1_out;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_0;
  wire temp_m_axis_tvalid_reg_reg;
  wire temp_m_axis_tvalid_reg_reg_0;

  LUT5 #(
    .INIT(32'hFBFFFFFF)) 
    acc_reg_reg_i_2__5
       (.I0(AR[1]),
        .I1(fsm_state_next[0]),
        .I2(fsm_state_next[1]),
        .I3(fsm_state_next[2]),
        .I4(acc_res_reg),
        .O(\rst_pipeline_reg[3] ));
  LUT6 #(
    .INIT(64'h4565000000000000)) 
    acc_reg_reg_i_39__4
       (.I0(fsm_state_next[2]),
        .I1(fsm_state_next[1]),
        .I2(fsm_state_next[0]),
        .I3(acc_reg_reg_i_42__0_n_0),
        .I4(\m_axis_tdata_reg_reg[15] ),
        .I5(s_axis_l_tready_int_1),
        .O(store_l_reg_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT5 #(
    .INIT(32'hFFFF0C4F)) 
    acc_reg_reg_i_40__2
       (.I0(acc_reg_reg_i_42__0_n_0),
        .I1(fsm_state_next[0]),
        .I2(fsm_state_next[2]),
        .I3(fsm_state_next[1]),
        .I4(drop_l_reg_reg_0),
        .O(drop_l_reg_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'h04)) 
    acc_reg_reg_i_41__1
       (.I0(store_l_reg_reg_2),
        .I1(s_axis_tready_reg_reg_0),
        .I2(drop_l_reg_reg_0),
        .O(m_axis_tvalid_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT5 #(
    .INIT(32'h40004040)) 
    acc_reg_reg_i_42__0
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(fsm_state),
        .I3(bypass_add_reg_0_reg),
        .I4(local_tlast_reg_reg_0),
        .O(acc_reg_reg_i_42__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'h20)) 
    acc_res_reg_i_1__1
       (.I0(fsm_state_next[2]),
        .I1(fsm_state_next[1]),
        .I2(fsm_state_next[0]),
        .O(acc_res_reg_i_1__1_n_0));
  FDRE acc_res_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(acc_res_reg_i_1__1_n_0),
        .Q(acc_res_reg),
        .R(AR[1]));
  LUT6 #(
    .INIT(64'hFFAA2EFFFFFFFFAA)) 
    bypass_add_reg_0_i_1__4
       (.I0(bypass_add_reg_0_reg),
        .I1(bypass_add_reg_0_i_3__1_n_0),
        .I2(bypass_add_reg_0_i_4__1_n_0),
        .I3(fsm_state_next[2]),
        .I4(fsm_state_next[1]),
        .I5(fsm_state_next[0]),
        .O(bypass_add));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'h08)) 
    bypass_add_reg_0_i_3__1
       (.I0(fsm_state),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(bypass_add_reg_0_i_3__1_n_0));
  LUT4 #(
    .INIT(16'h1000)) 
    bypass_add_reg_0_i_4__1
       (.I0(export_rslt_reg_reg_n_0),
        .I1(local_tlast_reg_reg_0),
        .I2(store_l_reg_reg_0),
        .I3(int_axis_ud_tvalid_5),
        .O(bypass_add_reg_0_i_4__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    bypass_mlt_reg_0_i_1__1
       (.I0(acc_res_reg),
        .I1(fsm_state_next[2]),
        .I2(fsm_state_next[1]),
        .I3(fsm_state_next[0]),
        .O(acc_res));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'h04)) 
    drop_l_reg_i_1__5
       (.I0(fsm_state_next[0]),
        .I1(fsm_state_next[2]),
        .I2(fsm_state_next[1]),
        .O(drop_l_reg_i_1__5_n_0));
  FDSE drop_l_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(drop_l_reg_i_1__5_n_0),
        .Q(drop_l_reg_reg_0),
        .S(AR[1]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    err_unalligned_data_reg_i_1__4
       (.I0(AS),
        .I1(fsm_state_next[1]),
        .I2(fsm_state_next[2]),
        .I3(fsm_state_next[0]),
        .O(err_unalligned_data_reg_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    err_unalligned_data_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(err_unalligned_data_reg_i_1__4_n_0),
        .Q(err_unalligned_data_reg),
        .R(AR[1]));
  LUT6 #(
    .INIT(64'hFFFFF0F000002000)) 
    export_rslt_reg_i_1__1
       (.I0(local_tlast_reg_reg_0),
        .I1(export_rslt_reg_i_2__1_n_0),
        .I2(fsm_state_next[2]),
        .I3(export_rslt_reg_reg_0),
        .I4(AR[1]),
        .I5(export_rslt_reg_reg_n_0),
        .O(export_rslt_reg_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT2 #(
    .INIT(4'hB)) 
    export_rslt_reg_i_2__1
       (.I0(fsm_state_next[1]),
        .I1(fsm_state_next[0]),
        .O(export_rslt_reg_i_2__1_n_0));
  FDRE export_rslt_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(export_rslt_reg_i_1__1_n_0),
        .Q(export_rslt_reg_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'h4C)) 
    \fsm_state[0]_i_1__5 
       (.I0(fsm_state_next[2]),
        .I1(fsm_state_next[0]),
        .I2(fsm_state_next[1]),
        .O(\fsm_state[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fsm_state[1]_i_1__5 
       (.I0(fsm_state_next[1]),
        .I1(fsm_state_next[2]),
        .O(\fsm_state[1]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fsm_state[2]_i_1__1 
       (.I0(fsm_state_next[2]),
        .I1(fsm_state_next[1]),
        .O(\fsm_state[2]_i_1__1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \fsm_state_next_reg[0] 
       (.CLR(AR[0]),
        .D(fsm_state_next__0[0]),
        .G(\fsm_state_next_reg[2]_i_2__4_n_0 ),
        .GE(1'b1),
        .Q(fsm_state_next[0]));
  LUT5 #(
    .INIT(32'h040400FF)) 
    \fsm_state_next_reg[0]_i_1__4 
       (.I0(\fsm_state_next_reg[0]_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\fsm_state_next_reg[0]_1 ),
        .I4(fsm_state),
        .O(fsm_state_next__0[0]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \fsm_state_next_reg[1] 
       (.CLR(AR[0]),
        .D(fsm_state_next__0[1]),
        .G(\fsm_state_next_reg[2]_i_2__4_n_0 ),
        .GE(1'b1),
        .Q(fsm_state_next[1]));
  LUT6 #(
    .INIT(64'h51515151FFFF5351)) 
    \fsm_state_next_reg[1]_i_1__4 
       (.I0(\fsm_state_next_reg[1]_i_3__0_n_0 ),
        .I1(\fsm_state_next_reg[2]_1 ),
        .I2(\fsm_state_next_reg[2]_0 ),
        .I3(int_axis_t_tvalid),
        .I4(\fsm_state_next_reg[1]_i_4__0_n_0 ),
        .I5(fsm_state),
        .O(fsm_state_next__0[1]));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \fsm_state_next_reg[1]_i_3__0 
       (.I0(fsm_state),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(local_tlast_reg_reg_0),
        .I4(export_rslt_reg_reg_0),
        .I5(int_axis_t_tvalid),
        .O(\fsm_state_next_reg[1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h7F7F00007FFF7F7F)) 
    \fsm_state_next_reg[1]_i_4__0 
       (.I0(\m_axis_tdata_reg_reg[15] ),
        .I1(s_axis_l_tready_int_1),
        .I2(s_axis_tready_reg_reg_0),
        .I3(int_axis_t_tvalid),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\fsm_state_next_reg[1]_i_4__0_n_0 ));
  LDCP \fsm_state_next_reg[2] 
       (.CLR(AR[1]),
        .D(fsm_state_next__0[2]),
        .G(\fsm_state_next_reg[2]_i_2__4_n_0 ),
        .PRE(AS),
        .Q(fsm_state_next[2]));
  LUT6 #(
    .INIT(64'h0444777704440444)) 
    \fsm_state_next_reg[2]_i_1__4 
       (.I0(\fsm_state_next_reg[2]_i_4__4_n_0 ),
        .I1(fsm_state),
        .I2(export_rslt_reg_reg_0),
        .I3(local_tlast_reg_reg_0),
        .I4(bypass_add_reg_0_reg),
        .I5(\fsm_state_next_reg[2]_1 ),
        .O(fsm_state_next__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT5 #(
    .INIT(32'hFDFFFFFD)) 
    \fsm_state_next_reg[2]_i_2__4 
       (.I0(\fsm_state_next_reg[2]_0 ),
        .I1(fsm_state),
        .I2(int_axis_t_tvalid),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\fsm_state_next_reg[2]_i_2__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \fsm_state_next_reg[2]_i_4__4 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\fsm_state_next_reg[2]_i_4__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \fsm_state_next_reg[2]_i_6__1 
       (.I0(store_l_reg_reg_0),
        .I1(temp_m_axis_tlast_reg_reg),
        .I2(int_axis_l_tvalid_0),
        .O(store_l_reg_reg_1));
  FDRE \fsm_state_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\fsm_state[0]_i_1__5_n_0 ),
        .Q(Q[0]),
        .R(AR[1]));
  FDRE \fsm_state_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\fsm_state[1]_i_1__5_n_0 ),
        .Q(Q[1]),
        .R(AR[1]));
  FDRE \fsm_state_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\fsm_state[2]_i_1__1_n_0 ),
        .Q(fsm_state),
        .R(AR[1]));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    local_tlast_reg_i_1__1
       (.I0(acc_res_reg_reg_0),
        .I1(AR[1]),
        .I2(int_axis_ud_tlast_5),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fsm_state),
        .O(local_tlast_reg_i_1__1_n_0));
  FDRE local_tlast_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(local_tlast_reg_i_1__1_n_0),
        .Q(local_tlast_reg_reg_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8F88)) 
    \m_axis_tdata_reg[15]_i_1__9 
       (.I0(store_l_reg_reg_0),
        .I1(\m_axis_tdata_reg_reg[0] ),
        .I2(int_aps_wght_m_axis_tvalid),
        .I3(s_axis_tready_int_43),
        .O(store_l_reg_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'h01)) 
    op_start_reg_i_1__3
       (.I0(fsm_state_next[1]),
        .I1(fsm_state_next[2]),
        .I2(fsm_state_next[0]),
        .O(op_start_reg_i_1__3_n_0));
  FDSE op_start_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(op_start_reg_i_1__3_n_0),
        .Q(op_start_reg),
        .S(AR[1]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT5 #(
    .INIT(32'hEEAEEEEE)) 
    reset_acc_reg_0_i_1__4
       (.I0(op_start_reg),
        .I1(bypass_add_reg_0_i_3__1_n_0),
        .I2(fsm_state_next[0]),
        .I3(fsm_state_next[1]),
        .I4(fsm_state_next[2]),
        .O(reset_acc));
  LUT5 #(
    .INIT(32'hABBBBBBB)) 
    s_axis_tready_reg_i_1__35
       (.I0(drop_l_reg_reg_2),
        .I1(temp_m_axis_tvalid_reg_0),
        .I2(int_axis_t_tvalid),
        .I3(int_aps_wght_m_axis_tvalid),
        .I4(store_l_reg_reg_0),
        .O(s_axis_tready_early));
  LUT2 #(
    .INIT(4'h2)) 
    s_axis_tready_reg_i_2__20
       (.I0(acc_res_reg),
        .I1(bypass_add),
        .O(acc_res_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT2 #(
    .INIT(4'hE)) 
    s_axis_tready_reg_i_2__21
       (.I0(drop_l_reg_reg_0),
        .I1(store_l_reg_reg_2),
        .O(drop_l_reg_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT2 #(
    .INIT(4'hB)) 
    s_axis_tready_reg_i_2__23
       (.I0(drop_l_reg_reg_0),
        .I1(s_axis_tready_reg_reg_0),
        .O(drop_l_reg_reg_3));
  LUT6 #(
    .INIT(64'h00007500FFFF00FF)) 
    s_axis_tready_reg_i_3__7
       (.I0(bypass_add_reg_0_i_3__1_n_0),
        .I1(bypass_add_reg_0_reg),
        .I2(local_tlast_reg_reg_0),
        .I3(fsm_state_next[0]),
        .I4(fsm_state_next[1]),
        .I5(fsm_state_next[2]),
        .O(local_tlast_reg_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'h5D)) 
    store_l_reg_i_1__0
       (.I0(fsm_state_next[2]),
        .I1(fsm_state_next[0]),
        .I2(fsm_state_next[1]),
        .O(store_u_reg));
  FDRE store_l_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(store_u_reg),
        .Q(store_l_reg_reg_0),
        .R(AR[1]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \temp_m_axis_tdata_reg[15]_i_1__32 
       (.I0(m_axis_tvalid_reg_reg),
        .I1(temp_m_axis_tlast_reg_reg),
        .O(E));
  LUT6 #(
    .INIT(64'h2F222FFF20222000)) 
    temp_m_axis_tvalid_reg_i_1__35
       (.I0(temp_m_axis_tvalid_reg_reg),
        .I1(temp_m_axis_tvalid_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg),
        .I3(temp_m_axis_tlast_reg_reg),
        .I4(drop_l_reg_reg_1),
        .I5(temp_m_axis_tvalid_reg),
        .O(s_axis_tready_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'h08)) 
    temp_m_axis_tvalid_reg_i_2__14
       (.I0(store_l_reg_reg_2),
        .I1(s_axis_tready_reg_reg_0),
        .I2(drop_l_reg_reg_0),
        .O(temp_m_axis_tvalid_next1_out));
endmodule

(* ORIG_REF_NAME = "ParallelizedLPEControlUnit" *) 
module KanTop_KanAcceleratorWrapper_0_0_ParallelizedLPEControlUnit__parameterized0_15
   (store_l_reg_reg_0,
    drop_l_reg_reg_0,
    local_tlast_reg_reg_0,
    s_axis_tready_reg_reg,
    m_axis_tvalid_reg_reg,
    drop_l_reg_reg_1,
    store_l_reg_reg_1,
    \fsm_state_reg[1]_0 ,
    E,
    \rst_pipeline_reg[3] ,
    acc_res_reg_reg_0,
    bypass_add,
    reset_acc,
    m_axis_tvalid_reg_reg_0,
    store_l_reg_reg_2,
    s_axis_tready_early,
    drop_l_reg_reg_2,
    acc_res,
    drop_l_reg_reg_3,
    err_unalligned_data_reg_reg_0,
    store_l_reg_reg_3,
    Q,
    core_clk,
    export_rslt_reg_reg_0,
    temp_m_axis_tvalid_reg_reg,
    temp_m_axis_tvalid_reg_reg_0,
    temp_m_axis_tlast_reg_reg,
    temp_m_axis_tvalid_reg,
    int_axis_l_tvalid_0,
    \fsm_state_next_reg[2]_0 ,
    int_axis_t_tvalid,
    \fsm_state_next_reg[2]_1 ,
    int_axis_ud_tlast_6,
    bypass_add_reg_0_reg,
    int_axis_ud_tvalid_6,
    \fsm_state_next_reg[0]_0 ,
    \fsm_state_next_reg[0]_1 ,
    temp_m_axis_tvalid_reg_reg_1,
    m_axis_tvalid_reg_reg_1,
    s_axis_l_tready_int_1,
    temp_m_axis_tvalid_reg_0,
    int_aps_wght_m_axis_tvalid,
    AS,
    err_unalligned_data_reg,
    err_unalligned_data_reg_2,
    err_unalligned_data_reg_3,
    \m_axis_tdata_reg_reg[0] ,
    s_axis_tready_int_42,
    AR);
  output store_l_reg_reg_0;
  output drop_l_reg_reg_0;
  output local_tlast_reg_reg_0;
  output s_axis_tready_reg_reg;
  output m_axis_tvalid_reg_reg;
  output drop_l_reg_reg_1;
  output store_l_reg_reg_1;
  output [1:0]\fsm_state_reg[1]_0 ;
  output [0:0]E;
  output \rst_pipeline_reg[3] ;
  output acc_res_reg_reg_0;
  output bypass_add;
  output reset_acc;
  output m_axis_tvalid_reg_reg_0;
  output store_l_reg_reg_2;
  output s_axis_tready_early;
  output drop_l_reg_reg_2;
  output acc_res;
  output drop_l_reg_reg_3;
  output err_unalligned_data_reg_reg_0;
  output [0:0]store_l_reg_reg_3;
  input [0:0]Q;
  input core_clk;
  input [0:0]export_rslt_reg_reg_0;
  input temp_m_axis_tvalid_reg_reg;
  input temp_m_axis_tvalid_reg_reg_0;
  input temp_m_axis_tlast_reg_reg;
  input temp_m_axis_tvalid_reg;
  input int_axis_l_tvalid_0;
  input \fsm_state_next_reg[2]_0 ;
  input int_axis_t_tvalid;
  input \fsm_state_next_reg[2]_1 ;
  input int_axis_ud_tlast_6;
  input bypass_add_reg_0_reg;
  input int_axis_ud_tvalid_6;
  input \fsm_state_next_reg[0]_0 ;
  input \fsm_state_next_reg[0]_1 ;
  input temp_m_axis_tvalid_reg_reg_1;
  input m_axis_tvalid_reg_reg_1;
  input s_axis_l_tready_int_1;
  input temp_m_axis_tvalid_reg_0;
  input [0:0]int_aps_wght_m_axis_tvalid;
  input [0:0]AS;
  input err_unalligned_data_reg;
  input err_unalligned_data_reg_2;
  input err_unalligned_data_reg_3;
  input \m_axis_tdata_reg_reg[0] ;
  input s_axis_tready_int_42;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]AS;
  wire [0:0]E;
  wire [0:0]Q;
  wire acc_reg_reg_i_42_n_0;
  wire acc_res;
  wire acc_res_reg;
  wire acc_res_reg_i_1__0_n_0;
  wire acc_res_reg_reg_0;
  wire bypass_add;
  wire bypass_add_reg_0_i_3__0_n_0;
  wire bypass_add_reg_0_i_4__0_n_0;
  wire bypass_add_reg_0_reg;
  wire core_clk;
  wire drop_l_reg_i_1__4_n_0;
  wire drop_l_reg_reg_0;
  wire drop_l_reg_reg_1;
  wire drop_l_reg_reg_2;
  wire drop_l_reg_reg_3;
  wire err_unalligned_data_reg;
  wire err_unalligned_data_reg_0;
  wire err_unalligned_data_reg_2;
  wire err_unalligned_data_reg_3;
  wire err_unalligned_data_reg_i_1__2_n_0;
  wire err_unalligned_data_reg_reg_0;
  wire export_rslt_reg_i_1__0_n_0;
  wire export_rslt_reg_i_2__0_n_0;
  wire [0:0]export_rslt_reg_reg_0;
  wire export_rslt_reg_reg_n_0;
  wire [2:2]fsm_state;
  wire \fsm_state[0]_i_1__4_n_0 ;
  wire \fsm_state[1]_i_1__4_n_0 ;
  wire \fsm_state[2]_i_1__0_n_0 ;
  wire [2:0]fsm_state_next;
  wire [2:0]fsm_state_next__0;
  wire \fsm_state_next_reg[0]_0 ;
  wire \fsm_state_next_reg[0]_1 ;
  wire \fsm_state_next_reg[1]_i_3__3_n_0 ;
  wire \fsm_state_next_reg[1]_i_4__2_n_0 ;
  wire \fsm_state_next_reg[2]_0 ;
  wire \fsm_state_next_reg[2]_1 ;
  wire \fsm_state_next_reg[2]_i_2__2_n_0 ;
  wire \fsm_state_next_reg[2]_i_4__2_n_0 ;
  wire [1:0]\fsm_state_reg[1]_0 ;
  wire [0:0]int_aps_wght_m_axis_tvalid;
  wire int_axis_l_tvalid_0;
  wire int_axis_t_tvalid;
  wire int_axis_ud_tlast_6;
  wire int_axis_ud_tvalid_6;
  wire local_tlast_reg_i_1__0_n_0;
  wire local_tlast_reg_reg_0;
  wire \m_axis_tdata_reg_reg[0] ;
  wire m_axis_tvalid_reg_reg;
  wire m_axis_tvalid_reg_reg_0;
  wire m_axis_tvalid_reg_reg_1;
  wire op_start_reg;
  wire op_start_reg_i_1__1_n_0;
  wire reset_acc;
  wire \rst_pipeline_reg[3] ;
  wire s_axis_l_tready_int_1;
  wire s_axis_tready_early;
  wire s_axis_tready_int_42;
  wire s_axis_tready_reg_i_4__1_n_0;
  wire s_axis_tready_reg_reg;
  wire store_l_reg_reg_0;
  wire store_l_reg_reg_1;
  wire store_l_reg_reg_2;
  wire [0:0]store_l_reg_reg_3;
  wire store_u_reg;
  wire temp_m_axis_tlast_reg_reg;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_0;
  wire temp_m_axis_tvalid_reg_reg;
  wire temp_m_axis_tvalid_reg_reg_0;
  wire temp_m_axis_tvalid_reg_reg_1;

  LUT5 #(
    .INIT(32'hFBFFFFFF)) 
    acc_reg_reg_i_2__4
       (.I0(Q),
        .I1(fsm_state_next[0]),
        .I2(fsm_state_next[1]),
        .I3(fsm_state_next[2]),
        .I4(acc_res_reg),
        .O(\rst_pipeline_reg[3] ));
  LUT6 #(
    .INIT(64'h4565000000000000)) 
    acc_reg_reg_i_39__1
       (.I0(fsm_state_next[2]),
        .I1(fsm_state_next[1]),
        .I2(fsm_state_next[0]),
        .I3(acc_reg_reg_i_42_n_0),
        .I4(m_axis_tvalid_reg_reg_1),
        .I5(s_axis_l_tready_int_1),
        .O(store_l_reg_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT5 #(
    .INIT(32'hFFFF0C4F)) 
    acc_reg_reg_i_40__1
       (.I0(acc_reg_reg_i_42_n_0),
        .I1(fsm_state_next[0]),
        .I2(fsm_state_next[2]),
        .I3(fsm_state_next[1]),
        .I4(drop_l_reg_reg_0),
        .O(drop_l_reg_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'h04)) 
    acc_reg_reg_i_41__0
       (.I0(store_l_reg_reg_2),
        .I1(temp_m_axis_tvalid_reg_reg_1),
        .I2(drop_l_reg_reg_0),
        .O(m_axis_tvalid_reg_reg));
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    acc_reg_reg_i_42
       (.I0(bypass_add_reg_0_i_3__0_n_0),
        .I1(temp_m_axis_tvalid_reg_reg_1),
        .I2(s_axis_l_tready_int_1),
        .I3(m_axis_tvalid_reg_reg_1),
        .I4(int_axis_t_tvalid),
        .I5(local_tlast_reg_reg_0),
        .O(acc_reg_reg_i_42_n_0));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'h20)) 
    acc_res_reg_i_1__0
       (.I0(fsm_state_next[2]),
        .I1(fsm_state_next[1]),
        .I2(fsm_state_next[0]),
        .O(acc_res_reg_i_1__0_n_0));
  FDRE acc_res_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(acc_res_reg_i_1__0_n_0),
        .Q(acc_res_reg),
        .R(Q));
  LUT6 #(
    .INIT(64'hFFFF5DFDDDDDEEEE)) 
    bypass_add_reg_0_i_1__2
       (.I0(fsm_state_next[0]),
        .I1(bypass_add_reg_0_reg),
        .I2(bypass_add_reg_0_i_3__0_n_0),
        .I3(bypass_add_reg_0_i_4__0_n_0),
        .I4(fsm_state_next[1]),
        .I5(fsm_state_next[2]),
        .O(bypass_add));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'h08)) 
    bypass_add_reg_0_i_3__0
       (.I0(fsm_state),
        .I1(\fsm_state_reg[1]_0 [0]),
        .I2(\fsm_state_reg[1]_0 [1]),
        .O(bypass_add_reg_0_i_3__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    bypass_add_reg_0_i_4__0
       (.I0(export_rslt_reg_reg_n_0),
        .I1(local_tlast_reg_reg_0),
        .I2(store_l_reg_reg_0),
        .I3(int_axis_ud_tvalid_6),
        .O(bypass_add_reg_0_i_4__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    bypass_mlt_reg_0_i_1__0
       (.I0(acc_res_reg),
        .I1(fsm_state_next[2]),
        .I2(fsm_state_next[1]),
        .I3(fsm_state_next[0]),
        .O(acc_res));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'h04)) 
    drop_l_reg_i_1__4
       (.I0(fsm_state_next[0]),
        .I1(fsm_state_next[2]),
        .I2(fsm_state_next[1]),
        .O(drop_l_reg_i_1__4_n_0));
  FDSE drop_l_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(drop_l_reg_i_1__4_n_0),
        .Q(drop_l_reg_reg_0),
        .S(Q));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    err_unalligned_data_reg_i_1__2
       (.I0(AS),
        .I1(fsm_state_next[1]),
        .I2(fsm_state_next[2]),
        .I3(fsm_state_next[0]),
        .O(err_unalligned_data_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    err_unalligned_data_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(err_unalligned_data_reg_i_1__2_n_0),
        .Q(err_unalligned_data_reg_0),
        .R(Q));
  LUT6 #(
    .INIT(64'hFFFFF0F000002000)) 
    export_rslt_reg_i_1__0
       (.I0(local_tlast_reg_reg_0),
        .I1(export_rslt_reg_i_2__0_n_0),
        .I2(fsm_state_next[2]),
        .I3(export_rslt_reg_reg_0),
        .I4(Q),
        .I5(export_rslt_reg_reg_n_0),
        .O(export_rslt_reg_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT2 #(
    .INIT(4'hB)) 
    export_rslt_reg_i_2__0
       (.I0(fsm_state_next[1]),
        .I1(fsm_state_next[0]),
        .O(export_rslt_reg_i_2__0_n_0));
  FDRE export_rslt_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(export_rslt_reg_i_1__0_n_0),
        .Q(export_rslt_reg_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'h4C)) 
    \fsm_state[0]_i_1__4 
       (.I0(fsm_state_next[2]),
        .I1(fsm_state_next[0]),
        .I2(fsm_state_next[1]),
        .O(\fsm_state[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fsm_state[1]_i_1__4 
       (.I0(fsm_state_next[1]),
        .I1(fsm_state_next[2]),
        .O(\fsm_state[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fsm_state[2]_i_1__0 
       (.I0(fsm_state_next[2]),
        .I1(fsm_state_next[1]),
        .O(\fsm_state[2]_i_1__0_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \fsm_state_next_reg[0] 
       (.CLR(AR),
        .D(fsm_state_next__0[0]),
        .G(\fsm_state_next_reg[2]_i_2__2_n_0 ),
        .GE(1'b1),
        .Q(fsm_state_next[0]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT5 #(
    .INIT(32'h040400FF)) 
    \fsm_state_next_reg[0]_i_1__2 
       (.I0(\fsm_state_next_reg[0]_0 ),
        .I1(\fsm_state_reg[1]_0 [0]),
        .I2(\fsm_state_reg[1]_0 [1]),
        .I3(\fsm_state_next_reg[0]_1 ),
        .I4(fsm_state),
        .O(fsm_state_next__0[0]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \fsm_state_next_reg[1] 
       (.CLR(AR),
        .D(fsm_state_next__0[1]),
        .G(\fsm_state_next_reg[2]_i_2__2_n_0 ),
        .GE(1'b1),
        .Q(fsm_state_next[1]));
  LUT6 #(
    .INIT(64'hEAAAAAAAEAAAEAAA)) 
    \fsm_state_next_reg[1]_i_1__2 
       (.I0(\fsm_state_next_reg[1]_i_3__3_n_0 ),
        .I1(bypass_add_reg_0_i_3__0_n_0),
        .I2(int_axis_t_tvalid),
        .I3(\fsm_state_next_reg[1]_i_4__2_n_0 ),
        .I4(\fsm_state_next_reg[2]_0 ),
        .I5(\fsm_state_next_reg[2]_1 ),
        .O(fsm_state_next__0[1]));
  LUT6 #(
    .INIT(64'h4400454454105554)) 
    \fsm_state_next_reg[1]_i_3__3 
       (.I0(fsm_state),
        .I1(\fsm_state_next_reg[2]_0 ),
        .I2(int_axis_t_tvalid),
        .I3(\fsm_state_reg[1]_0 [1]),
        .I4(\fsm_state_reg[1]_0 [0]),
        .I5(\fsm_state_next_reg[2]_1 ),
        .O(\fsm_state_next_reg[1]_i_3__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fsm_state_next_reg[1]_i_4__2 
       (.I0(local_tlast_reg_reg_0),
        .I1(export_rslt_reg_reg_0),
        .O(\fsm_state_next_reg[1]_i_4__2_n_0 ));
  LDCP \fsm_state_next_reg[2] 
       (.CLR(Q),
        .D(fsm_state_next__0[2]),
        .G(\fsm_state_next_reg[2]_i_2__2_n_0 ),
        .PRE(AS),
        .Q(fsm_state_next[2]));
  LUT6 #(
    .INIT(64'h0444777704440444)) 
    \fsm_state_next_reg[2]_i_1__2 
       (.I0(\fsm_state_next_reg[2]_i_4__2_n_0 ),
        .I1(fsm_state),
        .I2(export_rslt_reg_reg_0),
        .I3(local_tlast_reg_reg_0),
        .I4(bypass_add_reg_0_reg),
        .I5(\fsm_state_next_reg[2]_1 ),
        .O(fsm_state_next__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT5 #(
    .INIT(32'hFDFFFFFD)) 
    \fsm_state_next_reg[2]_i_2__2 
       (.I0(\fsm_state_next_reg[2]_0 ),
        .I1(fsm_state),
        .I2(int_axis_t_tvalid),
        .I3(\fsm_state_reg[1]_0 [0]),
        .I4(\fsm_state_reg[1]_0 [1]),
        .O(\fsm_state_next_reg[2]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \fsm_state_next_reg[2]_i_4__2 
       (.I0(\fsm_state_reg[1]_0 [1]),
        .I1(\fsm_state_reg[1]_0 [0]),
        .O(\fsm_state_next_reg[2]_i_4__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \fsm_state_next_reg[2]_i_6__0 
       (.I0(store_l_reg_reg_0),
        .I1(temp_m_axis_tlast_reg_reg),
        .I2(int_axis_l_tvalid_0),
        .O(store_l_reg_reg_1));
  FDRE \fsm_state_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\fsm_state[0]_i_1__4_n_0 ),
        .Q(\fsm_state_reg[1]_0 [0]),
        .R(Q));
  FDRE \fsm_state_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\fsm_state[1]_i_1__4_n_0 ),
        .Q(\fsm_state_reg[1]_0 [1]),
        .R(Q));
  FDRE \fsm_state_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\fsm_state[2]_i_1__0_n_0 ),
        .Q(fsm_state),
        .R(Q));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    local_tlast_reg_i_1__0
       (.I0(acc_res_reg_reg_0),
        .I1(int_axis_ud_tlast_6),
        .I2(Q),
        .I3(fsm_state),
        .I4(\fsm_state_reg[1]_0 [0]),
        .I5(\fsm_state_reg[1]_0 [1]),
        .O(local_tlast_reg_i_1__0_n_0));
  FDRE local_tlast_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(local_tlast_reg_i_1__0_n_0),
        .Q(local_tlast_reg_reg_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8F88)) 
    \m_axis_tdata_reg[15]_i_1__8 
       (.I0(store_l_reg_reg_0),
        .I1(\m_axis_tdata_reg_reg[0] ),
        .I2(int_aps_wght_m_axis_tvalid),
        .I3(s_axis_tready_int_42),
        .O(store_l_reg_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'h01)) 
    op_start_reg_i_1__1
       (.I0(fsm_state_next[1]),
        .I1(fsm_state_next[2]),
        .I2(fsm_state_next[0]),
        .O(op_start_reg_i_1__1_n_0));
  FDSE op_start_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(op_start_reg_i_1__1_n_0),
        .Q(op_start_reg),
        .S(Q));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pipe[1][5]_i_4 
       (.I0(err_unalligned_data_reg_0),
        .I1(err_unalligned_data_reg),
        .I2(err_unalligned_data_reg_2),
        .I3(err_unalligned_data_reg_3),
        .O(err_unalligned_data_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT5 #(
    .INIT(32'hFBFFAAAA)) 
    reset_acc_reg_0_i_1__2
       (.I0(op_start_reg),
        .I1(fsm_state_next[0]),
        .I2(fsm_state_next[1]),
        .I3(fsm_state_next[2]),
        .I4(bypass_add_reg_0_i_3__0_n_0),
        .O(reset_acc));
  LUT5 #(
    .INIT(32'hABBBBBBB)) 
    s_axis_tready_reg_i_1__31
       (.I0(drop_l_reg_reg_2),
        .I1(temp_m_axis_tvalid_reg_0),
        .I2(int_axis_t_tvalid),
        .I3(int_aps_wght_m_axis_tvalid),
        .I4(store_l_reg_reg_0),
        .O(s_axis_tready_early));
  LUT2 #(
    .INIT(4'h2)) 
    s_axis_tready_reg_i_2__16
       (.I0(acc_res_reg),
        .I1(bypass_add),
        .O(acc_res_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT2 #(
    .INIT(4'hE)) 
    s_axis_tready_reg_i_2__17
       (.I0(drop_l_reg_reg_0),
        .I1(store_l_reg_reg_2),
        .O(drop_l_reg_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    s_axis_tready_reg_i_3__5
       (.I0(s_axis_tready_reg_i_4__1_n_0),
        .I1(temp_m_axis_tvalid_reg_reg_1),
        .I2(drop_l_reg_reg_0),
        .I3(m_axis_tvalid_reg_reg_1),
        .O(m_axis_tvalid_reg_reg_0));
  LUT6 #(
    .INIT(64'h00007500FFFF00FF)) 
    s_axis_tready_reg_i_4__1
       (.I0(bypass_add_reg_0_i_3__0_n_0),
        .I1(bypass_add_reg_0_reg),
        .I2(local_tlast_reg_reg_0),
        .I3(fsm_state_next[0]),
        .I4(fsm_state_next[1]),
        .I5(fsm_state_next[2]),
        .O(s_axis_tready_reg_i_4__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'h5D)) 
    store_l_reg_i_1
       (.I0(fsm_state_next[2]),
        .I1(fsm_state_next[0]),
        .I2(fsm_state_next[1]),
        .O(store_u_reg));
  FDRE store_l_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(store_u_reg),
        .Q(store_l_reg_reg_0),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \temp_m_axis_tdata_reg[15]_i_1__27 
       (.I0(m_axis_tvalid_reg_reg),
        .I1(temp_m_axis_tlast_reg_reg),
        .O(E));
  LUT6 #(
    .INIT(64'h2F222FFF20222000)) 
    temp_m_axis_tvalid_reg_i_1__33
       (.I0(temp_m_axis_tvalid_reg_reg),
        .I1(temp_m_axis_tvalid_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg),
        .I3(temp_m_axis_tlast_reg_reg),
        .I4(drop_l_reg_reg_1),
        .I5(temp_m_axis_tvalid_reg),
        .O(s_axis_tready_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT2 #(
    .INIT(4'hB)) 
    temp_m_axis_tvalid_reg_i_2__16
       (.I0(drop_l_reg_reg_0),
        .I1(temp_m_axis_tvalid_reg_reg_1),
        .O(drop_l_reg_reg_3));
endmodule

(* ORIG_REF_NAME = "ParallelizedLPEControlUnit" *) 
module KanTop_KanAcceleratorWrapper_0_0_ParallelizedLPEControlUnit__parameterized0_19
   (store_l_reg_reg_0,
    drop_l_reg_reg_0,
    err_unalligned_data_reg,
    local_tlast_reg_reg_0,
    empty_reg_reg,
    drop_l_reg_reg_1,
    store_l_reg_reg_1,
    \rst_pipeline_reg[3] ,
    full_next_1,
    acc_res_reg_reg_0,
    Q,
    bypass_add,
    s_axis_tready_early,
    drop_l_reg_reg_2,
    m_axis_tvalid_reg_reg,
    s_axis_tready_early_0,
    reset_acc,
    acc_res,
    drop_l_reg_reg_3,
    store_l_reg_reg_2,
    AR,
    core_clk,
    E,
    empty_reg_2,
    temp_m_axis_tvalid_reg_reg,
    temp_m_axis_tvalid_reg,
    temp_m_axis_tlast_reg_reg,
    full_reg_3,
    int_axis_act_func_tvalid,
    int_axis_ud_tlast_7,
    bypass_add_reg_0_reg,
    temp_m_axis_tvalid_reg_1,
    int_axis_t_tvalid,
    int_aps_wght_m_axis_tvalid,
    \fsm_state_next_reg[2]_0 ,
    \fsm_state_next_reg[2]_1 ,
    temp_m_axis_tlast_reg_reg_0,
    s_axis_l_tready_int,
    AS,
    \fsm_state_next_reg[0]_0 ,
    \fsm_state_next_reg[0]_1 ,
    int_axis_ud_tvalid_7,
    \m_axis_tdata_reg_reg[0] ,
    s_axis_tready_int_41);
  output store_l_reg_reg_0;
  output drop_l_reg_reg_0;
  output err_unalligned_data_reg;
  output local_tlast_reg_reg_0;
  output empty_reg_reg;
  output [0:0]drop_l_reg_reg_1;
  output store_l_reg_reg_1;
  output \rst_pipeline_reg[3] ;
  output full_next_1;
  output acc_res_reg_reg_0;
  output [1:0]Q;
  output bypass_add;
  output s_axis_tready_early;
  output drop_l_reg_reg_2;
  output m_axis_tvalid_reg_reg;
  output s_axis_tready_early_0;
  output reset_acc;
  output acc_res;
  output drop_l_reg_reg_3;
  output [0:0]store_l_reg_reg_2;
  input [1:0]AR;
  input core_clk;
  input [0:0]E;
  input empty_reg_2;
  input temp_m_axis_tvalid_reg_reg;
  input temp_m_axis_tvalid_reg;
  input temp_m_axis_tlast_reg_reg;
  input full_reg_3;
  input [0:0]int_axis_act_func_tvalid;
  input int_axis_ud_tlast_7;
  input bypass_add_reg_0_reg;
  input temp_m_axis_tvalid_reg_1;
  input int_axis_t_tvalid;
  input [0:0]int_aps_wght_m_axis_tvalid;
  input \fsm_state_next_reg[2]_0 ;
  input \fsm_state_next_reg[2]_1 ;
  input temp_m_axis_tlast_reg_reg_0;
  input s_axis_l_tready_int;
  input [0:0]AS;
  input \fsm_state_next_reg[0]_0 ;
  input \fsm_state_next_reg[0]_1 ;
  input int_axis_ud_tvalid_7;
  input \m_axis_tdata_reg_reg[0] ;
  input s_axis_tready_int_41;

  wire [1:0]AR;
  wire [0:0]AS;
  wire [0:0]E;
  wire [1:0]Q;
  wire acc_reg_reg_i_41_n_0;
  wire acc_res;
  wire acc_res_reg;
  wire acc_res_reg_i_1_n_0;
  wire acc_res_reg_reg_0;
  wire bypass_add;
  wire bypass_add_reg_0_i_3_n_0;
  wire bypass_add_reg_0_i_4_n_0;
  wire bypass_add_reg_0_reg;
  wire core_clk;
  wire drop_l_reg_i_1__3_n_0;
  wire drop_l_reg_reg_0;
  wire [0:0]drop_l_reg_reg_1;
  wire drop_l_reg_reg_2;
  wire drop_l_reg_reg_3;
  wire empty_reg_2;
  wire empty_reg_reg;
  wire err_unalligned_data_reg;
  wire err_unalligned_data_reg_i_1__0_n_0;
  wire export_rslt_reg_i_1_n_0;
  wire export_rslt_reg_i_2_n_0;
  wire export_rslt_reg_reg_n_0;
  wire [2:2]fsm_state;
  wire \fsm_state[0]_i_1__3_n_0 ;
  wire \fsm_state[1]_i_1__3_n_0 ;
  wire \fsm_state[2]_i_1_n_0 ;
  wire [2:0]fsm_state_next;
  wire [2:0]fsm_state_next__0;
  wire \fsm_state_next_reg[0]_0 ;
  wire \fsm_state_next_reg[0]_1 ;
  wire \fsm_state_next_reg[1]_i_3_n_0 ;
  wire \fsm_state_next_reg[1]_i_4_n_0 ;
  wire \fsm_state_next_reg[2]_0 ;
  wire \fsm_state_next_reg[2]_1 ;
  wire \fsm_state_next_reg[2]_i_2__0_n_0 ;
  wire \fsm_state_next_reg[2]_i_4__0_n_0 ;
  wire full_next_1;
  wire full_reg_3;
  wire [0:0]int_aps_wght_m_axis_tvalid;
  wire [0:0]int_axis_act_func_tvalid;
  wire int_axis_t_tvalid;
  wire int_axis_ud_tlast_7;
  wire int_axis_ud_tvalid_7;
  wire local_tlast_reg_i_1_n_0;
  wire local_tlast_reg_reg_0;
  wire \m_axis_tdata_reg_reg[0] ;
  wire m_axis_tvalid_reg_reg;
  wire op_start_reg;
  wire op_start_reg_i_1_n_0;
  wire reset_acc;
  wire \rst_pipeline_reg[3] ;
  wire s_axis_l_tready_int;
  wire s_axis_tready_early;
  wire s_axis_tready_early_0;
  wire s_axis_tready_int_41;
  wire s_axis_tready_reg_i_4__0_n_0;
  wire store_l_reg_i_1__5_n_0;
  wire store_l_reg_reg_0;
  wire store_l_reg_reg_1;
  wire [0:0]store_l_reg_reg_2;
  wire temp_m_axis_tlast_reg_reg;
  wire temp_m_axis_tlast_reg_reg_0;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_1;
  wire temp_m_axis_tvalid_reg_i_2__10_n_0;
  wire temp_m_axis_tvalid_reg_reg;

  LUT5 #(
    .INIT(32'hFBFFFFFF)) 
    acc_reg_reg_i_2__3
       (.I0(AR[1]),
        .I1(fsm_state_next[2]),
        .I2(fsm_state_next[1]),
        .I3(fsm_state_next[0]),
        .I4(acc_res_reg),
        .O(\rst_pipeline_reg[3] ));
  LUT6 #(
    .INIT(64'h0D2D000000000000)) 
    acc_reg_reg_i_39__0
       (.I0(fsm_state_next[0]),
        .I1(fsm_state_next[1]),
        .I2(fsm_state_next[2]),
        .I3(acc_reg_reg_i_41_n_0),
        .I4(temp_m_axis_tlast_reg_reg_0),
        .I5(s_axis_l_tready_int),
        .O(store_l_reg_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT5 #(
    .INIT(32'hFFFF0C4F)) 
    acc_reg_reg_i_40
       (.I0(acc_reg_reg_i_41_n_0),
        .I1(fsm_state_next[0]),
        .I2(fsm_state_next[2]),
        .I3(fsm_state_next[1]),
        .I4(drop_l_reg_reg_0),
        .O(drop_l_reg_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT5 #(
    .INIT(32'h40004040)) 
    acc_reg_reg_i_41
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(fsm_state),
        .I3(bypass_add_reg_0_reg),
        .I4(local_tlast_reg_reg_0),
        .O(acc_reg_reg_i_41_n_0));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'h20)) 
    acc_res_reg_i_1
       (.I0(fsm_state_next[0]),
        .I1(fsm_state_next[1]),
        .I2(fsm_state_next[2]),
        .O(acc_res_reg_i_1_n_0));
  FDRE acc_res_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(acc_res_reg_i_1_n_0),
        .Q(acc_res_reg),
        .R(AR[1]));
  LUT6 #(
    .INIT(64'hFFAA2EFFFFFFFFAA)) 
    bypass_add_reg_0_i_1__0
       (.I0(bypass_add_reg_0_reg),
        .I1(bypass_add_reg_0_i_3_n_0),
        .I2(bypass_add_reg_0_i_4_n_0),
        .I3(fsm_state_next[2]),
        .I4(fsm_state_next[1]),
        .I5(fsm_state_next[0]),
        .O(bypass_add));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'h08)) 
    bypass_add_reg_0_i_3
       (.I0(fsm_state),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(bypass_add_reg_0_i_3_n_0));
  LUT4 #(
    .INIT(16'h1000)) 
    bypass_add_reg_0_i_4
       (.I0(export_rslt_reg_reg_n_0),
        .I1(local_tlast_reg_reg_0),
        .I2(store_l_reg_reg_0),
        .I3(int_axis_ud_tvalid_7),
        .O(bypass_add_reg_0_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    bypass_mlt_reg_0_i_1
       (.I0(acc_res_reg),
        .I1(fsm_state_next[0]),
        .I2(fsm_state_next[1]),
        .I3(fsm_state_next[2]),
        .O(acc_res));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'h04)) 
    drop_l_reg_i_1__3
       (.I0(fsm_state_next[0]),
        .I1(fsm_state_next[2]),
        .I2(fsm_state_next[1]),
        .O(drop_l_reg_i_1__3_n_0));
  FDSE drop_l_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(drop_l_reg_i_1__3_n_0),
        .Q(drop_l_reg_reg_0),
        .S(AR[1]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    err_unalligned_data_reg_i_1__0
       (.I0(AS),
        .I1(fsm_state_next[1]),
        .I2(fsm_state_next[2]),
        .I3(fsm_state_next[0]),
        .O(err_unalligned_data_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    err_unalligned_data_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(err_unalligned_data_reg_i_1__0_n_0),
        .Q(err_unalligned_data_reg),
        .R(AR[1]));
  LUT6 #(
    .INIT(64'hFFFFF0F000008000)) 
    export_rslt_reg_i_1
       (.I0(local_tlast_reg_reg_0),
        .I1(export_rslt_reg_i_2_n_0),
        .I2(fsm_state_next[2]),
        .I3(E),
        .I4(AR[1]),
        .I5(export_rslt_reg_reg_n_0),
        .O(export_rslt_reg_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT2 #(
    .INIT(4'h2)) 
    export_rslt_reg_i_2
       (.I0(fsm_state_next[0]),
        .I1(fsm_state_next[1]),
        .O(export_rslt_reg_i_2_n_0));
  FDRE export_rslt_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(export_rslt_reg_i_1_n_0),
        .Q(export_rslt_reg_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \fsm_state[0]_i_1__3 
       (.I0(fsm_state_next[1]),
        .I1(fsm_state_next[2]),
        .I2(fsm_state_next[0]),
        .O(\fsm_state[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fsm_state[1]_i_1__3 
       (.I0(fsm_state_next[1]),
        .I1(fsm_state_next[2]),
        .O(\fsm_state[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fsm_state[2]_i_1 
       (.I0(fsm_state_next[2]),
        .I1(fsm_state_next[1]),
        .O(\fsm_state[2]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \fsm_state_next_reg[0] 
       (.CLR(AR[0]),
        .D(fsm_state_next__0[0]),
        .G(\fsm_state_next_reg[2]_i_2__0_n_0 ),
        .GE(1'b1),
        .Q(fsm_state_next[0]));
  LUT5 #(
    .INIT(32'h040400FF)) 
    \fsm_state_next_reg[0]_i_1__0 
       (.I0(\fsm_state_next_reg[0]_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\fsm_state_next_reg[0]_1 ),
        .I4(fsm_state),
        .O(fsm_state_next__0[0]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \fsm_state_next_reg[1] 
       (.CLR(AR[0]),
        .D(fsm_state_next__0[1]),
        .G(\fsm_state_next_reg[2]_i_2__0_n_0 ),
        .GE(1'b1),
        .Q(fsm_state_next[1]));
  LUT6 #(
    .INIT(64'h51515151FFFF5351)) 
    \fsm_state_next_reg[1]_i_1__0 
       (.I0(\fsm_state_next_reg[1]_i_3_n_0 ),
        .I1(\fsm_state_next_reg[2]_1 ),
        .I2(\fsm_state_next_reg[2]_0 ),
        .I3(int_axis_t_tvalid),
        .I4(\fsm_state_next_reg[1]_i_4_n_0 ),
        .I5(fsm_state),
        .O(fsm_state_next__0[1]));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \fsm_state_next_reg[1]_i_3 
       (.I0(fsm_state),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(local_tlast_reg_reg_0),
        .I4(E),
        .I5(int_axis_t_tvalid),
        .O(\fsm_state_next_reg[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7F7F00007FFF7F7F)) 
    \fsm_state_next_reg[1]_i_4 
       (.I0(temp_m_axis_tlast_reg_reg_0),
        .I1(s_axis_l_tready_int),
        .I2(temp_m_axis_tlast_reg_reg),
        .I3(int_axis_t_tvalid),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\fsm_state_next_reg[1]_i_4_n_0 ));
  LDCP \fsm_state_next_reg[2] 
       (.CLR(AR[1]),
        .D(fsm_state_next__0[2]),
        .G(\fsm_state_next_reg[2]_i_2__0_n_0 ),
        .PRE(AS),
        .Q(fsm_state_next[2]));
  LUT6 #(
    .INIT(64'h0444777704440444)) 
    \fsm_state_next_reg[2]_i_1__0 
       (.I0(\fsm_state_next_reg[2]_i_4__0_n_0 ),
        .I1(fsm_state),
        .I2(E),
        .I3(local_tlast_reg_reg_0),
        .I4(bypass_add_reg_0_reg),
        .I5(\fsm_state_next_reg[2]_1 ),
        .O(fsm_state_next__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT5 #(
    .INIT(32'hFDFFFFFD)) 
    \fsm_state_next_reg[2]_i_2__0 
       (.I0(\fsm_state_next_reg[2]_0 ),
        .I1(fsm_state),
        .I2(int_axis_t_tvalid),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\fsm_state_next_reg[2]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \fsm_state_next_reg[2]_i_4__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\fsm_state_next_reg[2]_i_4__0_n_0 ));
  FDRE \fsm_state_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\fsm_state[0]_i_1__3_n_0 ),
        .Q(Q[0]),
        .R(AR[1]));
  FDRE \fsm_state_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\fsm_state[1]_i_1__3_n_0 ),
        .Q(Q[1]),
        .R(AR[1]));
  FDRE \fsm_state_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\fsm_state[2]_i_1_n_0 ),
        .Q(fsm_state),
        .R(AR[1]));
  LUT4 #(
    .INIT(16'h0700)) 
    full_reg_i_3__2
       (.I0(store_l_reg_reg_0),
        .I1(temp_m_axis_tvalid_reg_reg),
        .I2(full_reg_3),
        .I3(int_axis_act_func_tvalid),
        .O(full_next_1));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    local_tlast_reg_i_1
       (.I0(acc_res_reg_reg_0),
        .I1(AR[1]),
        .I2(int_axis_ud_tlast_7),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fsm_state),
        .O(local_tlast_reg_i_1_n_0));
  FDRE local_tlast_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(local_tlast_reg_i_1_n_0),
        .Q(local_tlast_reg_reg_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8F88)) 
    \m_axis_tdata_reg[15]_i_1__7 
       (.I0(store_l_reg_reg_0),
        .I1(\m_axis_tdata_reg_reg[0] ),
        .I2(int_aps_wght_m_axis_tvalid),
        .I3(s_axis_tready_int_41),
        .O(store_l_reg_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'h01)) 
    op_start_reg_i_1
       (.I0(fsm_state_next[1]),
        .I1(fsm_state_next[2]),
        .I2(fsm_state_next[0]),
        .O(op_start_reg_i_1_n_0));
  FDSE op_start_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(op_start_reg_i_1_n_0),
        .Q(op_start_reg),
        .S(AR[1]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT5 #(
    .INIT(32'hEEAEEEEE)) 
    reset_acc_reg_0_i_1__0
       (.I0(op_start_reg),
        .I1(bypass_add_reg_0_i_3_n_0),
        .I2(fsm_state_next[2]),
        .I3(fsm_state_next[1]),
        .I4(fsm_state_next[0]),
        .O(reset_acc));
  LUT5 #(
    .INIT(32'hABBBBBBB)) 
    s_axis_tready_reg_i_1__24
       (.I0(drop_l_reg_reg_2),
        .I1(temp_m_axis_tvalid_reg_1),
        .I2(int_axis_t_tvalid),
        .I3(int_aps_wght_m_axis_tvalid),
        .I4(store_l_reg_reg_0),
        .O(s_axis_tready_early));
  LUT6 #(
    .INIT(64'hEFEFEEEFEFEFEFEF)) 
    s_axis_tready_reg_i_1__26
       (.I0(store_l_reg_reg_1),
        .I1(drop_l_reg_reg_0),
        .I2(temp_m_axis_tvalid_reg),
        .I3(temp_m_axis_tlast_reg_reg),
        .I4(empty_reg_2),
        .I5(store_l_reg_reg_0),
        .O(s_axis_tready_early_0));
  LUT2 #(
    .INIT(4'h2)) 
    s_axis_tready_reg_i_2__15
       (.I0(acc_res_reg),
        .I1(bypass_add),
        .O(acc_res_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    s_axis_tready_reg_i_3__2
       (.I0(s_axis_tready_reg_i_4__0_n_0),
        .I1(temp_m_axis_tlast_reg_reg),
        .I2(drop_l_reg_reg_0),
        .I3(temp_m_axis_tlast_reg_reg_0),
        .O(m_axis_tvalid_reg_reg));
  LUT6 #(
    .INIT(64'h00FF750000FF00FF)) 
    s_axis_tready_reg_i_4__0
       (.I0(bypass_add_reg_0_i_3_n_0),
        .I1(bypass_add_reg_0_reg),
        .I2(local_tlast_reg_reg_0),
        .I3(fsm_state_next[2]),
        .I4(fsm_state_next[1]),
        .I5(fsm_state_next[0]),
        .O(s_axis_tready_reg_i_4__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    store_l_reg_i_1__5
       (.I0(fsm_state_next[1]),
        .I1(fsm_state_next[0]),
        .I2(fsm_state_next[2]),
        .O(store_l_reg_i_1__5_n_0));
  FDRE store_l_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(store_l_reg_i_1__5_n_0),
        .Q(store_l_reg_reg_0),
        .R(AR[1]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \temp_m_axis_tdata_reg[15]_i_1__24 
       (.I0(drop_l_reg_reg_0),
        .I1(temp_m_axis_tlast_reg_reg),
        .I2(store_l_reg_reg_1),
        .I3(temp_m_axis_tvalid_reg_reg),
        .O(drop_l_reg_reg_1));
  LUT6 #(
    .INIT(64'h404040FF40404000)) 
    temp_m_axis_tvalid_reg_i_1__31
       (.I0(empty_reg_2),
        .I1(store_l_reg_reg_0),
        .I2(temp_m_axis_tvalid_reg_reg),
        .I3(temp_m_axis_tvalid_reg_i_2__10_n_0),
        .I4(drop_l_reg_reg_1),
        .I5(temp_m_axis_tvalid_reg),
        .O(empty_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    temp_m_axis_tvalid_reg_i_2__10
       (.I0(store_l_reg_reg_1),
        .I1(drop_l_reg_reg_0),
        .I2(temp_m_axis_tvalid_reg_reg),
        .O(temp_m_axis_tvalid_reg_i_2__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT2 #(
    .INIT(4'hB)) 
    temp_m_axis_tvalid_reg_i_2__15
       (.I0(drop_l_reg_reg_0),
        .I1(temp_m_axis_tlast_reg_reg),
        .O(drop_l_reg_reg_3));
endmodule

(* ORIG_REF_NAME = "ParallelizedLinearProcessingArray" *) 
module KanTop_KanAcceleratorWrapper_0_0_ParallelizedLinearProcessingArray
   (store_l_reg_reg,
    Q,
    s_axis_l_tready_int,
    s_axis_tready_reg_reg,
    store_l_reg_reg_0,
    s_axis_tready_reg_reg_0,
    store_l_reg_reg_1,
    s_axis_tready_reg_reg_1,
    store_l_reg_reg_2,
    s_axis_tready_reg_reg_2,
    store_l_reg_reg_3,
    s_axis_l_tready_int_0,
    s_axis_tready_reg_reg_3,
    store_l_reg_reg_4,
    s_axis_tready_reg_reg_4,
    store_l_reg_reg_5,
    s_axis_tready_reg_reg_5,
    store_l_reg_reg_6,
    s_axis_tready_reg_reg_6,
    local_tlast_reg_reg,
    local_tlast_reg_reg_0,
    local_tlast_reg_reg_1,
    local_tlast_reg_reg_2,
    D,
    SR,
    \rst_pipeline_reg[3]_0 ,
    \rst_pipeline_reg[3]_1 ,
    full_next,
    s_axis_tready_reg_reg_7,
    s_axis_tready_reg_reg_8,
    full_next_1,
    s_axis_tready_reg_reg_9,
    s_axis_tready_reg_reg_10,
    extra_sig_out,
    \extra_sig_reg_1_reg[1] ,
    \extra_sig_reg_1_reg[1]_0 ,
    \extra_sig_reg_1_reg[1]_1 ,
    int_buf_rslt_s_axis_tdata,
    rd_ptr_gray_reg,
    s_axis_tready_early,
    s_axis_tready_early_16,
    s_axis_tready_early_17,
    s_axis_tready_early_18,
    s_axis_tready_early_19,
    s_axis_tready_early_20,
    s_axis_tready_early_21,
    s_axis_tready_early_22,
    store_l_reg_reg_7,
    store_l_reg_reg_8,
    store_l_reg_reg_9,
    store_l_reg_reg_10,
    store_l_reg_reg_11,
    store_l_reg_reg_12,
    store_l_reg_reg_13,
    store_l_reg_reg_14,
    core_clk,
    out,
    int_aps_wght_m_axis_tlast,
    temp_m_axis_tlast_reg_reg,
    empty_reg,
    int_aps_wght_m_axis_tvalid,
    E,
    empty_reg_2,
    export_rslt_reg_reg,
    export_rslt_reg_reg_0,
    export_rslt_reg_reg_1,
    internal_operation_error,
    fsm_rst,
    int_aps_wght_m_axis_tdata,
    new_transfer,
    s_rst_sync3_reg,
    \mem_reg[6][29] ,
    s_axil_ctrl_wdata,
    full_reg,
    int_axis_act_func_tvalid,
    full_reg_3,
    m_rst_sync3_reg,
    s_axis_tvalid_int__0,
    temp_m_axis_tvalid_reg,
    s_axis_tvalid_int__0_24,
    temp_m_axis_tvalid_reg_25,
    s_axis_tvalid_int__0_26,
    temp_m_axis_tvalid_reg_27,
    s_axis_tvalid_int__0_28,
    temp_m_axis_tvalid_reg_29,
    s_axis_tvalid_int__0_30,
    temp_m_axis_tvalid_reg_31,
    s_axis_tvalid_int__0_32,
    temp_m_axis_tvalid_reg_33,
    s_axis_tvalid_int__0_34,
    temp_m_axis_tvalid_reg_35,
    s_axis_tvalid_int__0_36,
    temp_m_axis_tvalid_reg_37,
    s_axis_tready_int,
    s_axis_tready_int_38,
    s_axis_tready_int_39,
    s_axis_tready_int_40,
    s_axis_tready_int_41,
    s_axis_tready_int_42,
    s_axis_tready_int_43,
    s_axis_tready_int_44,
    \rst_pipeline_reg[1]_0 );
  output store_l_reg_reg;
  output [0:0]Q;
  output s_axis_l_tready_int;
  output s_axis_tready_reg_reg;
  output store_l_reg_reg_0;
  output s_axis_tready_reg_reg_0;
  output store_l_reg_reg_1;
  output s_axis_tready_reg_reg_1;
  output store_l_reg_reg_2;
  output s_axis_tready_reg_reg_2;
  output store_l_reg_reg_3;
  output s_axis_l_tready_int_0;
  output s_axis_tready_reg_reg_3;
  output store_l_reg_reg_4;
  output s_axis_tready_reg_reg_4;
  output store_l_reg_reg_5;
  output s_axis_tready_reg_reg_5;
  output store_l_reg_reg_6;
  output s_axis_tready_reg_reg_6;
  output local_tlast_reg_reg;
  output local_tlast_reg_reg_0;
  output local_tlast_reg_reg_1;
  output local_tlast_reg_reg_2;
  output [0:0]D;
  output [0:0]SR;
  output [0:0]\rst_pipeline_reg[3]_0 ;
  output [0:0]\rst_pipeline_reg[3]_1 ;
  output full_next;
  output s_axis_tready_reg_reg_7;
  output s_axis_tready_reg_reg_8;
  output full_next_1;
  output s_axis_tready_reg_reg_9;
  output s_axis_tready_reg_reg_10;
  output [0:0]extra_sig_out;
  output [0:0]\extra_sig_reg_1_reg[1] ;
  output [0:0]\extra_sig_reg_1_reg[1]_0 ;
  output [0:0]\extra_sig_reg_1_reg[1]_1 ;
  output [47:0]int_buf_rslt_s_axis_tdata;
  output rd_ptr_gray_reg;
  output s_axis_tready_early;
  output s_axis_tready_early_16;
  output s_axis_tready_early_17;
  output s_axis_tready_early_18;
  output s_axis_tready_early_19;
  output s_axis_tready_early_20;
  output s_axis_tready_early_21;
  output s_axis_tready_early_22;
  output [0:0]store_l_reg_reg_7;
  output [0:0]store_l_reg_reg_8;
  output [0:0]store_l_reg_reg_9;
  output [0:0]store_l_reg_reg_10;
  output [0:0]store_l_reg_reg_11;
  output [0:0]store_l_reg_reg_12;
  output [0:0]store_l_reg_reg_13;
  output [0:0]store_l_reg_reg_14;
  input core_clk;
  input [16:0]out;
  input [7:0]int_aps_wght_m_axis_tlast;
  input [16:0]temp_m_axis_tlast_reg_reg;
  input empty_reg;
  input [7:0]int_aps_wght_m_axis_tvalid;
  input [0:0]E;
  input empty_reg_2;
  input [0:0]export_rslt_reg_reg;
  input [0:0]export_rslt_reg_reg_0;
  input [0:0]export_rslt_reg_reg_1;
  input internal_operation_error;
  input fsm_rst;
  input [127:0]int_aps_wght_m_axis_tdata;
  input new_transfer;
  input s_rst_sync3_reg;
  input \mem_reg[6][29] ;
  input [0:0]s_axil_ctrl_wdata;
  input full_reg;
  input [1:0]int_axis_act_func_tvalid;
  input full_reg_3;
  input m_rst_sync3_reg;
  input s_axis_tvalid_int__0;
  input temp_m_axis_tvalid_reg;
  input s_axis_tvalid_int__0_24;
  input temp_m_axis_tvalid_reg_25;
  input s_axis_tvalid_int__0_26;
  input temp_m_axis_tvalid_reg_27;
  input s_axis_tvalid_int__0_28;
  input temp_m_axis_tvalid_reg_29;
  input s_axis_tvalid_int__0_30;
  input temp_m_axis_tvalid_reg_31;
  input s_axis_tvalid_int__0_32;
  input temp_m_axis_tvalid_reg_33;
  input s_axis_tvalid_int__0_34;
  input temp_m_axis_tvalid_reg_35;
  input s_axis_tvalid_int__0_36;
  input temp_m_axis_tvalid_reg_37;
  input s_axis_tready_int;
  input s_axis_tready_int_38;
  input s_axis_tready_int_39;
  input s_axis_tready_int_40;
  input s_axis_tready_int_41;
  input s_axis_tready_int_42;
  input s_axis_tready_int_43;
  input s_axis_tready_int_44;
  input [0:0]\rst_pipeline_reg[1]_0 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire \axis_register_l_inst/temp_m_axis_tvalid_next1_out ;
  wire \axis_register_l_inst/temp_m_axis_tvalid_next1_out_16 ;
  wire \axis_register_l_inst/temp_m_axis_tvalid_reg ;
  wire \axis_register_l_inst/temp_m_axis_tvalid_reg_4 ;
  wire \batch_plane_genblock[0].row_genblock[0].col_genblock[0].parallelized_lpe_ijk_n_13 ;
  wire \batch_plane_genblock[0].row_genblock[0].col_genblock[0].parallelized_lpe_ijk_n_8 ;
  wire \batch_plane_genblock[0].row_genblock[0].col_genblock[0].parallelized_lpe_ijk_n_9 ;
  wire \batch_plane_genblock[0].row_genblock[0].col_genblock[1].parallelized_lpe_ijk_n_10 ;
  wire \batch_plane_genblock[0].row_genblock[0].col_genblock[1].parallelized_lpe_ijk_n_11 ;
  wire \batch_plane_genblock[0].row_genblock[0].col_genblock[1].parallelized_lpe_ijk_n_12 ;
  wire \batch_plane_genblock[0].row_genblock[0].col_genblock[1].parallelized_lpe_ijk_n_13 ;
  wire \batch_plane_genblock[0].row_genblock[0].col_genblock[1].parallelized_lpe_ijk_n_14 ;
  wire \batch_plane_genblock[0].row_genblock[0].col_genblock[1].parallelized_lpe_ijk_n_5 ;
  wire \batch_plane_genblock[0].row_genblock[0].col_genblock[2].parallelized_lpe_ijk_n_13 ;
  wire \batch_plane_genblock[0].row_genblock[0].col_genblock[2].parallelized_lpe_ijk_n_14 ;
  wire \batch_plane_genblock[0].row_genblock[0].col_genblock[2].parallelized_lpe_ijk_n_15 ;
  wire \batch_plane_genblock[0].row_genblock[0].col_genblock[2].parallelized_lpe_ijk_n_4 ;
  wire \batch_plane_genblock[0].row_genblock[0].col_genblock[2].parallelized_lpe_ijk_n_9 ;
  wire \batch_plane_genblock[0].row_genblock[0].col_genblock[3].parallelized_lpe_ijk_n_7 ;
  wire \batch_plane_genblock[0].row_genblock[1].col_genblock[0].parallelized_lpe_ijk_n_12 ;
  wire \batch_plane_genblock[0].row_genblock[1].col_genblock[0].parallelized_lpe_ijk_n_14 ;
  wire \batch_plane_genblock[0].row_genblock[1].col_genblock[0].parallelized_lpe_ijk_n_16 ;
  wire \batch_plane_genblock[0].row_genblock[1].col_genblock[0].parallelized_lpe_ijk_n_17 ;
  wire \batch_plane_genblock[0].row_genblock[1].col_genblock[0].parallelized_lpe_ijk_n_8 ;
  wire \batch_plane_genblock[0].row_genblock[1].col_genblock[1].parallelized_lpe_ijk_n_11 ;
  wire \batch_plane_genblock[0].row_genblock[1].col_genblock[1].parallelized_lpe_ijk_n_12 ;
  wire \batch_plane_genblock[0].row_genblock[1].col_genblock[1].parallelized_lpe_ijk_n_14 ;
  wire \batch_plane_genblock[0].row_genblock[1].col_genblock[1].parallelized_lpe_ijk_n_15 ;
  wire \batch_plane_genblock[0].row_genblock[1].col_genblock[1].parallelized_lpe_ijk_n_7 ;
  wire \batch_plane_genblock[0].row_genblock[1].col_genblock[1].parallelized_lpe_ijk_n_8 ;
  wire \batch_plane_genblock[0].row_genblock[1].col_genblock[1].parallelized_lpe_ijk_n_9 ;
  wire \batch_plane_genblock[0].row_genblock[1].col_genblock[2].parallelized_lpe_ijk_n_11 ;
  wire \batch_plane_genblock[0].row_genblock[1].col_genblock[2].parallelized_lpe_ijk_n_14 ;
  wire \batch_plane_genblock[0].row_genblock[1].col_genblock[2].parallelized_lpe_ijk_n_15 ;
  wire \batch_plane_genblock[0].row_genblock[1].col_genblock[2].parallelized_lpe_ijk_n_8 ;
  wire \batch_plane_genblock[0].row_genblock[1].col_genblock[2].parallelized_lpe_ijk_n_9 ;
  wire \batch_plane_genblock[0].row_genblock[1].col_genblock[3].parallelized_lpe_ijk_n_10 ;
  wire \batch_plane_genblock[0].row_genblock[1].col_genblock[3].parallelized_lpe_ijk_n_6 ;
  wire \batch_plane_genblock[0].row_genblock[1].col_genblock[3].parallelized_lpe_ijk_n_7 ;
  wire \batch_plane_genblock[0].row_genblock[1].col_genblock[3].parallelized_lpe_ijk_n_8 ;
  wire \control_unit/err_unalligned_data_int ;
  wire \control_unit/err_unalligned_data_int_11 ;
  wire \control_unit/err_unalligned_data_int_15 ;
  wire \control_unit/err_unalligned_data_int_8 ;
  wire \control_unit/err_unalligned_data_reg ;
  wire \control_unit/err_unalligned_data_reg_10 ;
  wire \control_unit/err_unalligned_data_reg_19 ;
  wire \control_unit/err_unalligned_data_reg_2 ;
  wire \control_unit/err_unalligned_data_reg_22 ;
  wire \control_unit/err_unalligned_data_reg_7 ;
  wire core_clk;
  wire \data_processing_inst/CEM ;
  wire drop_t;
  wire drop_t_14;
  wire drop_t_20;
  wire drop_t_23;
  wire empty_reg;
  wire empty_reg_2;
  wire [0:0]export_rslt_reg_reg;
  wire [0:0]export_rslt_reg_reg_0;
  wire [0:0]export_rslt_reg_reg_1;
  wire [0:0]extra_sig_out;
  wire [0:0]\extra_sig_reg_1_reg[1] ;
  wire [0:0]\extra_sig_reg_1_reg[1]_0 ;
  wire [0:0]\extra_sig_reg_1_reg[1]_1 ;
  wire fsm_rst;
  wire full_next;
  wire full_next_1;
  wire full_reg;
  wire full_reg_3;
  wire [127:0]int_aps_wght_m_axis_tdata;
  wire [7:0]int_aps_wght_m_axis_tlast;
  wire [7:0]int_aps_wght_m_axis_tvalid;
  wire [1:0]int_axis_act_func_tvalid;
  wire int_axis_l_tvalid;
  wire int_axis_l_tvalid_0;
  wire int_axis_l_tvalid_12;
  wire int_axis_l_tvalid_17;
  wire int_axis_l_tvalid_3;
  wire int_axis_l_tvalid_9;
  wire [15:0]\int_axis_lr_tdata[1]_3 ;
  wire [15:0]\int_axis_lr_tdata[2]_5 ;
  wire [15:0]\int_axis_lr_tdata[3]_7 ;
  wire [15:0]\int_axis_lr_tdata[6]_9 ;
  wire [15:0]\int_axis_lr_tdata[7]_10 ;
  wire [15:0]\int_axis_lr_tdata[8]_11 ;
  wire int_axis_lr_tlast_1;
  wire int_axis_lr_tlast_2;
  wire int_axis_lr_tlast_3;
  wire int_axis_lr_tlast_6;
  wire int_axis_lr_tlast_7;
  wire int_axis_lr_tlast_8;
  wire [32:0]\int_axis_ud_tdata[4]_2 ;
  wire [32:0]\int_axis_ud_tdata[5]_4 ;
  wire [32:0]\int_axis_ud_tdata[6]_6 ;
  wire [32:0]\int_axis_ud_tdata[7]_8 ;
  wire int_axis_ud_tlast_4;
  wire int_axis_ud_tlast_5;
  wire int_axis_ud_tlast_6;
  wire int_axis_ud_tlast_7;
  wire int_axis_ud_tvalid_4;
  wire int_axis_ud_tvalid_5;
  wire int_axis_ud_tvalid_6;
  wire int_axis_ud_tvalid_7;
  wire [47:0]int_buf_rslt_s_axis_tdata;
  wire internal_operation_error;
  wire local_tlast_reg_reg;
  wire local_tlast_reg_reg_0;
  wire local_tlast_reg_reg_1;
  wire local_tlast_reg_reg_2;
  wire m_rst_sync3_reg;
  wire \mem_reg[6][29] ;
  wire new_transfer;
  wire [16:0]out;
  wire rd_ptr_gray_reg;
  wire rst_pipeline_reg0;
  wire [0:0]\rst_pipeline_reg[1]_0 ;
  wire [0:0]\rst_pipeline_reg[3]_0 ;
  wire [0:0]\rst_pipeline_reg[3]_1 ;
  wire \rst_pipeline_reg_n_0_[1] ;
  wire \rst_pipeline_reg_n_0_[2] ;
  wire [0:0]s_axil_ctrl_wdata;
  wire s_axis_l_tready_int;
  wire s_axis_l_tready_int_0;
  wire s_axis_l_tready_int_1;
  wire s_axis_l_tready_int_13;
  wire s_axis_l_tready_int_18;
  wire s_axis_l_tready_int_21;
  wire s_axis_l_tready_int_5;
  wire s_axis_l_tready_int_6;
  wire s_axis_tready_early;
  wire s_axis_tready_early_16;
  wire s_axis_tready_early_17;
  wire s_axis_tready_early_18;
  wire s_axis_tready_early_19;
  wire s_axis_tready_early_20;
  wire s_axis_tready_early_21;
  wire s_axis_tready_early_22;
  wire s_axis_tready_int;
  wire s_axis_tready_int_38;
  wire s_axis_tready_int_39;
  wire s_axis_tready_int_40;
  wire s_axis_tready_int_41;
  wire s_axis_tready_int_42;
  wire s_axis_tready_int_43;
  wire s_axis_tready_int_44;
  wire s_axis_tready_reg_reg;
  wire s_axis_tready_reg_reg_0;
  wire s_axis_tready_reg_reg_1;
  wire s_axis_tready_reg_reg_10;
  wire s_axis_tready_reg_reg_2;
  wire s_axis_tready_reg_reg_3;
  wire s_axis_tready_reg_reg_4;
  wire s_axis_tready_reg_reg_5;
  wire s_axis_tready_reg_reg_6;
  wire s_axis_tready_reg_reg_7;
  wire s_axis_tready_reg_reg_8;
  wire s_axis_tready_reg_reg_9;
  wire s_axis_tvalid_int__0;
  wire s_axis_tvalid_int__0_24;
  wire s_axis_tvalid_int__0_26;
  wire s_axis_tvalid_int__0_28;
  wire s_axis_tvalid_int__0_30;
  wire s_axis_tvalid_int__0_32;
  wire s_axis_tvalid_int__0_34;
  wire s_axis_tvalid_int__0_36;
  wire s_rst_sync3_reg;
  wire store_l_reg_reg;
  wire store_l_reg_reg_0;
  wire store_l_reg_reg_1;
  wire [0:0]store_l_reg_reg_10;
  wire [0:0]store_l_reg_reg_11;
  wire [0:0]store_l_reg_reg_12;
  wire [0:0]store_l_reg_reg_13;
  wire [0:0]store_l_reg_reg_14;
  wire store_l_reg_reg_2;
  wire store_l_reg_reg_3;
  wire store_l_reg_reg_4;
  wire store_l_reg_reg_5;
  wire store_l_reg_reg_6;
  wire [0:0]store_l_reg_reg_7;
  wire [0:0]store_l_reg_reg_8;
  wire [0:0]store_l_reg_reg_9;
  wire [16:0]temp_m_axis_tlast_reg_reg;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_25;
  wire temp_m_axis_tvalid_reg_27;
  wire temp_m_axis_tvalid_reg_29;
  wire temp_m_axis_tvalid_reg_31;
  wire temp_m_axis_tvalid_reg_33;
  wire temp_m_axis_tvalid_reg_35;
  wire temp_m_axis_tvalid_reg_37;

  KanTop_KanAcceleratorWrapper_0_0_ParallelizedLinearProcessingElement \batch_plane_genblock[0].row_genblock[0].col_genblock[0].parallelized_lpe_ijk 
       (.AS(\batch_plane_genblock[0].row_genblock[0].col_genblock[0].parallelized_lpe_ijk_n_9 ),
        .CEM(\data_processing_inst/CEM ),
        .E(\batch_plane_genblock[0].row_genblock[0].col_genblock[1].parallelized_lpe_ijk_n_5 ),
        .Q(Q),
        .core_clk(core_clk),
        .drop_t(drop_t),
        .empty_reg(empty_reg),
        .err_unalligned_data_reg(\control_unit/err_unalligned_data_reg ),
        .\fsm_state_next_reg[0]_i_1 (\batch_plane_genblock[0].row_genblock[0].col_genblock[1].parallelized_lpe_ijk_n_11 ),
        .full_next(full_next),
        .full_reg(full_reg),
        .int_aps_wght_m_axis_tdata(int_aps_wght_m_axis_tdata[15:0]),
        .int_aps_wght_m_axis_tlast(int_aps_wght_m_axis_tlast[0]),
        .int_aps_wght_m_axis_tvalid(int_aps_wght_m_axis_tvalid[0]),
        .int_axis_act_func_tvalid(int_axis_act_func_tvalid[0]),
        .int_axis_l_tvalid(int_axis_l_tvalid),
        .int_axis_lr_tlast_8(int_axis_lr_tlast_8),
        .int_axis_ud_tlast_7(int_axis_ud_tlast_7),
        .int_axis_ud_tvalid_7(int_axis_ud_tvalid_7),
        .\m_axis_tdata_reg_reg[15] (\int_axis_lr_tdata[1]_3 ),
        .\m_axis_tdata_reg_reg[32] (\int_axis_ud_tdata[4]_2 ),
        .m_axis_tvalid_reg_reg(\batch_plane_genblock[0].row_genblock[0].col_genblock[0].parallelized_lpe_ijk_n_8 ),
        .m_axis_tvalid_reg_reg_0(\batch_plane_genblock[0].row_genblock[0].col_genblock[0].parallelized_lpe_ijk_n_13 ),
        .m_axis_tvalid_reg_reg_1(\batch_plane_genblock[0].row_genblock[1].col_genblock[0].parallelized_lpe_ijk_n_14 ),
        .m_axis_tvalid_reg_reg_2(\batch_plane_genblock[0].row_genblock[1].col_genblock[0].parallelized_lpe_ijk_n_12 ),
        .out(out),
        .s_axis_l_tready_int(s_axis_l_tready_int_1),
        .s_axis_tready_early(s_axis_tready_early),
        .s_axis_tready_int(s_axis_tready_int),
        .s_axis_tready_reg_reg(s_axis_l_tready_int),
        .s_axis_tready_reg_reg_0(s_axis_tready_reg_reg),
        .s_axis_tready_reg_reg_1(s_axis_tready_reg_reg_7),
        .s_axis_tready_reg_reg_2(s_axis_tready_reg_reg_8),
        .s_axis_tvalid_int__0(s_axis_tvalid_int__0),
        .store_l_reg_reg(store_l_reg_reg),
        .store_l_reg_reg_0(store_l_reg_reg_7),
        .temp_m_axis_tvalid_reg(temp_m_axis_tvalid_reg),
        .temp_m_axis_tvalid_reg_0(\axis_register_l_inst/temp_m_axis_tvalid_reg ),
        .temp_m_axis_tvalid_reg_reg(\batch_plane_genblock[0].row_genblock[0].col_genblock[1].parallelized_lpe_ijk_n_14 ),
        .temp_m_axis_tvalid_reg_reg_0(store_l_reg_reg_0));
  KanTop_KanAcceleratorWrapper_0_0_ParallelizedLinearProcessingElement__parameterized0 \batch_plane_genblock[0].row_genblock[0].col_genblock[1].parallelized_lpe_ijk 
       (.AS(\batch_plane_genblock[0].row_genblock[0].col_genblock[1].parallelized_lpe_ijk_n_12 ),
        .CEM(\data_processing_inst/CEM ),
        .D(\int_axis_lr_tdata[1]_3 ),
        .E(\batch_plane_genblock[0].row_genblock[0].col_genblock[1].parallelized_lpe_ijk_n_5 ),
        .Q(Q),
        .core_clk(core_clk),
        .drop_l_reg_reg(\batch_plane_genblock[0].row_genblock[0].col_genblock[1].parallelized_lpe_ijk_n_14 ),
        .drop_t(drop_t_14),
        .err_unalligned_data_reg(\control_unit/err_unalligned_data_reg_2 ),
        .\fsm_state_next_reg[0]_i_1__1 (\batch_plane_genblock[0].row_genblock[0].col_genblock[2].parallelized_lpe_ijk_n_9 ),
        .int_aps_wght_m_axis_tdata(int_aps_wght_m_axis_tdata[31:16]),
        .int_aps_wght_m_axis_tlast(int_aps_wght_m_axis_tlast[1]),
        .int_aps_wght_m_axis_tvalid(int_aps_wght_m_axis_tvalid[1]),
        .int_axis_l_tvalid(int_axis_l_tvalid_0),
        .int_axis_l_tvalid_1(int_axis_l_tvalid),
        .int_axis_lr_tlast_7(int_axis_lr_tlast_7),
        .int_axis_lr_tlast_8(int_axis_lr_tlast_8),
        .int_axis_ud_tlast_6(int_axis_ud_tlast_6),
        .int_axis_ud_tvalid_6(int_axis_ud_tvalid_6),
        .\m_axis_tdata_reg_reg[15] (\int_axis_lr_tdata[2]_5 ),
        .\m_axis_tdata_reg_reg[32] (\int_axis_ud_tdata[5]_4 ),
        .m_axis_tvalid_reg_reg(\batch_plane_genblock[0].row_genblock[0].col_genblock[1].parallelized_lpe_ijk_n_10 ),
        .m_axis_tvalid_reg_reg_0(\batch_plane_genblock[0].row_genblock[0].col_genblock[1].parallelized_lpe_ijk_n_13 ),
        .m_axis_tvalid_reg_reg_1(\batch_plane_genblock[0].row_genblock[1].col_genblock[1].parallelized_lpe_ijk_n_11 ),
        .m_axis_tvalid_reg_reg_2(\batch_plane_genblock[0].row_genblock[1].col_genblock[1].parallelized_lpe_ijk_n_9 ),
        .s_axis_l_tready_int(s_axis_l_tready_int_1),
        .s_axis_l_tready_int_2(s_axis_l_tready_int_5),
        .s_axis_tready_early_16(s_axis_tready_early_16),
        .s_axis_tready_int_38(s_axis_tready_int_38),
        .s_axis_tready_reg_reg(s_axis_tready_reg_reg_0),
        .s_axis_tready_reg_reg_0(\batch_plane_genblock[0].row_genblock[0].col_genblock[0].parallelized_lpe_ijk_n_13 ),
        .s_axis_tvalid_int__0_24(s_axis_tvalid_int__0_24),
        .store_l_reg_reg(store_l_reg_reg_0),
        .store_l_reg_reg_0(\batch_plane_genblock[0].row_genblock[0].col_genblock[1].parallelized_lpe_ijk_n_11 ),
        .store_l_reg_reg_1(store_l_reg_reg_8),
        .temp_m_axis_tvalid_reg(\axis_register_l_inst/temp_m_axis_tvalid_reg ),
        .temp_m_axis_tvalid_reg_0(\axis_register_l_inst/temp_m_axis_tvalid_reg_4 ),
        .temp_m_axis_tvalid_reg_25(temp_m_axis_tvalid_reg_25),
        .temp_m_axis_tvalid_reg_reg(\batch_plane_genblock[0].row_genblock[0].col_genblock[0].parallelized_lpe_ijk_n_8 ),
        .temp_m_axis_tvalid_reg_reg_0(\batch_plane_genblock[0].row_genblock[0].col_genblock[2].parallelized_lpe_ijk_n_14 ),
        .temp_m_axis_tvalid_reg_reg_1(\batch_plane_genblock[0].row_genblock[0].col_genblock[2].parallelized_lpe_ijk_n_4 ),
        .temp_m_axis_tvalid_reg_reg_2(store_l_reg_reg_1));
  KanTop_KanAcceleratorWrapper_0_0_ParallelizedLinearProcessingElement__parameterized1 \batch_plane_genblock[0].row_genblock[0].col_genblock[2].parallelized_lpe_ijk 
       (.AS(\control_unit/err_unalligned_data_int_11 ),
        .CEM(\data_processing_inst/CEM ),
        .D(rst_pipeline_reg0),
        .E(\batch_plane_genblock[0].row_genblock[0].col_genblock[2].parallelized_lpe_ijk_n_4 ),
        .Q({Q,\rst_pipeline_reg_n_0_[2] ,\rst_pipeline_reg_n_0_[1] }),
        .core_clk(core_clk),
        .drop_t(drop_t_20),
        .err_unalligned_data_reg(\control_unit/err_unalligned_data_reg_2 ),
        .err_unalligned_data_reg_2(\control_unit/err_unalligned_data_reg_22 ),
        .err_unalligned_data_reg_3(\control_unit/err_unalligned_data_reg_7 ),
        .err_unalligned_data_reg_reg(\batch_plane_genblock[0].row_genblock[0].col_genblock[2].parallelized_lpe_ijk_n_15 ),
        .fsm_rst(fsm_rst),
        .\fsm_state_next_reg[0]_i_1__3 (\batch_plane_genblock[0].row_genblock[0].col_genblock[3].parallelized_lpe_ijk_n_7 ),
        .int_aps_wght_m_axis_tdata(int_aps_wght_m_axis_tdata[47:32]),
        .int_aps_wght_m_axis_tlast(int_aps_wght_m_axis_tlast[2]),
        .int_aps_wght_m_axis_tvalid(int_aps_wght_m_axis_tvalid[2]),
        .int_axis_l_tvalid(int_axis_l_tvalid_3),
        .int_axis_l_tvalid_0(int_axis_l_tvalid_0),
        .int_axis_lr_tlast_6(int_axis_lr_tlast_6),
        .int_axis_lr_tlast_7(int_axis_lr_tlast_7),
        .int_axis_ud_tlast_5(int_axis_ud_tlast_5),
        .int_axis_ud_tvalid_5(int_axis_ud_tvalid_5),
        .internal_operation_error(internal_operation_error),
        .\m_axis_tdata_reg_reg[15] (\int_axis_lr_tdata[3]_7 ),
        .\m_axis_tdata_reg_reg[32] (\int_axis_ud_tdata[6]_6 ),
        .m_axis_tlast_reg_reg(D),
        .m_axis_tvalid_reg_reg(\batch_plane_genblock[0].row_genblock[1].col_genblock[2].parallelized_lpe_ijk_n_11 ),
        .m_axis_tvalid_reg_reg_0(\batch_plane_genblock[0].row_genblock[1].col_genblock[2].parallelized_lpe_ijk_n_9 ),
        .\pipe_reg[1][5] (\control_unit/err_unalligned_data_int_8 ),
        .\pipe_reg[1][5]_0 (\control_unit/err_unalligned_data_int_15 ),
        .\pipe_reg[1][5]_1 (\batch_plane_genblock[0].row_genblock[1].col_genblock[3].parallelized_lpe_ijk_n_6 ),
        .s_axis_l_tready_int(s_axis_l_tready_int_5),
        .s_axis_l_tready_int_1(s_axis_l_tready_int_6),
        .s_axis_tready_early_17(s_axis_tready_early_17),
        .s_axis_tready_int_39(s_axis_tready_int_39),
        .s_axis_tready_reg_reg(s_axis_tready_reg_reg_1),
        .s_axis_tready_reg_reg_0(\batch_plane_genblock[0].row_genblock[0].col_genblock[1].parallelized_lpe_ijk_n_13 ),
        .s_axis_tvalid_int__0_26(s_axis_tvalid_int__0_26),
        .store_l_reg_reg(store_l_reg_reg_1),
        .store_l_reg_reg_0(\batch_plane_genblock[0].row_genblock[0].col_genblock[2].parallelized_lpe_ijk_n_9 ),
        .store_l_reg_reg_1(\batch_plane_genblock[0].row_genblock[0].col_genblock[2].parallelized_lpe_ijk_n_13 ),
        .store_l_reg_reg_2(\batch_plane_genblock[0].row_genblock[0].col_genblock[2].parallelized_lpe_ijk_n_14 ),
        .store_l_reg_reg_3(store_l_reg_reg_9),
        .\temp_m_axis_tdata_reg_reg[15] (store_l_reg_reg_2),
        .\temp_m_axis_tdata_reg_reg[15]_0 (\int_axis_lr_tdata[2]_5 ),
        .temp_m_axis_tvalid_next1_out(\axis_register_l_inst/temp_m_axis_tvalid_next1_out ),
        .temp_m_axis_tvalid_reg(\axis_register_l_inst/temp_m_axis_tvalid_reg_4 ),
        .temp_m_axis_tvalid_reg_27(temp_m_axis_tvalid_reg_27),
        .temp_m_axis_tvalid_reg_reg(\batch_plane_genblock[0].row_genblock[0].col_genblock[1].parallelized_lpe_ijk_n_10 ));
  KanTop_KanAcceleratorWrapper_0_0_ParallelizedLinearProcessingElement__parameterized2 \batch_plane_genblock[0].row_genblock[0].col_genblock[3].parallelized_lpe_ijk 
       (.AS(\control_unit/err_unalligned_data_int ),
        .CEM(\data_processing_inst/CEM ),
        .D(\int_axis_lr_tdata[3]_7 ),
        .Q(Q),
        .core_clk(core_clk),
        .drop_t(drop_t_23),
        .err_unalligned_data_reg(\control_unit/err_unalligned_data_reg_7 ),
        .int_aps_wght_m_axis_tdata(int_aps_wght_m_axis_tdata[63:48]),
        .int_aps_wght_m_axis_tlast(int_aps_wght_m_axis_tlast[3]),
        .int_aps_wght_m_axis_tvalid(int_aps_wght_m_axis_tvalid[3]),
        .int_axis_l_tvalid(int_axis_l_tvalid_3),
        .int_axis_lr_tlast_6(int_axis_lr_tlast_6),
        .int_axis_ud_tlast_4(int_axis_ud_tlast_4),
        .int_axis_ud_tvalid_4(int_axis_ud_tvalid_4),
        .\m_axis_tdata_reg_reg[32] (\int_axis_ud_tdata[7]_8 ),
        .m_axis_tvalid_reg_reg(\batch_plane_genblock[0].row_genblock[1].col_genblock[3].parallelized_lpe_ijk_n_10 ),
        .m_axis_tvalid_reg_reg_0(\batch_plane_genblock[0].row_genblock[1].col_genblock[3].parallelized_lpe_ijk_n_8 ),
        .s_axis_l_tready_int(s_axis_l_tready_int_6),
        .s_axis_tready_early_18(s_axis_tready_early_18),
        .s_axis_tready_int_40(s_axis_tready_int_40),
        .s_axis_tready_reg_reg(s_axis_tready_reg_reg_2),
        .s_axis_tready_reg_reg_0(\batch_plane_genblock[0].row_genblock[0].col_genblock[2].parallelized_lpe_ijk_n_13 ),
        .s_axis_tvalid_int__0_28(s_axis_tvalid_int__0_28),
        .store_l_reg_reg(store_l_reg_reg_2),
        .store_l_reg_reg_0(\batch_plane_genblock[0].row_genblock[0].col_genblock[3].parallelized_lpe_ijk_n_7 ),
        .store_l_reg_reg_1(store_l_reg_reg_10),
        .temp_m_axis_tvalid_next1_out(\axis_register_l_inst/temp_m_axis_tvalid_next1_out ),
        .temp_m_axis_tvalid_reg_29(temp_m_axis_tvalid_reg_29));
  KanTop_KanAcceleratorWrapper_0_0_ParallelizedLinearProcessingElement__parameterized3 \batch_plane_genblock[0].row_genblock[1].col_genblock[0].parallelized_lpe_ijk 
       (.AS(\control_unit/err_unalligned_data_int_8 ),
        .E(E),
        .Q(Q),
        .acc_res_reg_reg(\batch_plane_genblock[0].row_genblock[1].col_genblock[0].parallelized_lpe_ijk_n_14 ),
        .core_clk(core_clk),
        .drop_l_reg_reg(\batch_plane_genblock[0].row_genblock[1].col_genblock[0].parallelized_lpe_ijk_n_17 ),
        .drop_t(drop_t),
        .empty_reg_2(empty_reg_2),
        .err_unalligned_data_reg(\control_unit/err_unalligned_data_reg_10 ),
        .extra_sig_in(local_tlast_reg_reg),
        .extra_sig_out(extra_sig_out),
        .\extra_sig_reg_1_reg[1] (\batch_plane_genblock[0].row_genblock[1].col_genblock[0].parallelized_lpe_ijk_n_12 ),
        .\fsm_state_next_reg[0] (\batch_plane_genblock[0].row_genblock[1].col_genblock[1].parallelized_lpe_ijk_n_7 ),
        .full_next_1(full_next_1),
        .full_reg_3(full_reg_3),
        .int_aps_wght_m_axis_tdata(int_aps_wght_m_axis_tdata[79:64]),
        .int_aps_wght_m_axis_tlast(int_aps_wght_m_axis_tlast[4]),
        .int_aps_wght_m_axis_tvalid(int_aps_wght_m_axis_tvalid[4]),
        .int_axis_act_func_tvalid(int_axis_act_func_tvalid[1]),
        .int_axis_l_tvalid(int_axis_l_tvalid_9),
        .int_axis_lr_tlast_3(int_axis_lr_tlast_3),
        .int_axis_ud_tlast_7(int_axis_ud_tlast_7),
        .int_axis_ud_tvalid_7(int_axis_ud_tvalid_7),
        .int_buf_rslt_s_axis_tdata(int_buf_rslt_s_axis_tdata[11:0]),
        .\m_axis_tdata_reg_reg[15] (\int_axis_lr_tdata[6]_9 ),
        .m_axis_tvalid_reg_reg(\batch_plane_genblock[0].row_genblock[1].col_genblock[0].parallelized_lpe_ijk_n_16 ),
        .op2(\int_axis_ud_tdata[4]_2 ),
        .s_axis_l_tready_int(s_axis_l_tready_int_13),
        .s_axis_tready_early_19(s_axis_tready_early_19),
        .s_axis_tready_int_41(s_axis_tready_int_41),
        .s_axis_tready_reg_reg(s_axis_l_tready_int_0),
        .s_axis_tready_reg_reg_0(s_axis_tready_reg_reg_3),
        .s_axis_tready_reg_reg_1(s_axis_tready_reg_reg_9),
        .s_axis_tready_reg_reg_2(s_axis_tready_reg_reg_10),
        .s_axis_tvalid_int__0_30(s_axis_tvalid_int__0_30),
        .store_l_reg_reg(store_l_reg_reg_3),
        .store_l_reg_reg_0(\batch_plane_genblock[0].row_genblock[1].col_genblock[0].parallelized_lpe_ijk_n_8 ),
        .store_l_reg_reg_1(store_l_reg_reg_11),
        .temp_m_axis_tlast_reg_reg(temp_m_axis_tlast_reg_reg),
        .temp_m_axis_tlast_reg_reg_0(store_l_reg_reg_4),
        .temp_m_axis_tvalid_reg_31(temp_m_axis_tvalid_reg_31));
  KanTop_KanAcceleratorWrapper_0_0_ParallelizedLinearProcessingElement__parameterized4 \batch_plane_genblock[0].row_genblock[1].col_genblock[1].parallelized_lpe_ijk 
       (.AS(\control_unit/err_unalligned_data_int_11 ),
        .D(\int_axis_lr_tdata[6]_9 ),
        .Q(Q),
        .acc_res_reg_reg(\batch_plane_genblock[0].row_genblock[1].col_genblock[1].parallelized_lpe_ijk_n_11 ),
        .core_clk(core_clk),
        .drop_l_reg_reg(\batch_plane_genblock[0].row_genblock[1].col_genblock[1].parallelized_lpe_ijk_n_14 ),
        .drop_t(drop_t_14),
        .err_unalligned_data_reg(\control_unit/err_unalligned_data_reg ),
        .err_unalligned_data_reg_2(\control_unit/err_unalligned_data_reg_19 ),
        .err_unalligned_data_reg_3(\control_unit/err_unalligned_data_reg_10 ),
        .err_unalligned_data_reg_reg(\batch_plane_genblock[0].row_genblock[1].col_genblock[1].parallelized_lpe_ijk_n_15 ),
        .export_rslt_reg_reg(export_rslt_reg_reg),
        .extra_sig_in(local_tlast_reg_reg_0),
        .extra_sig_out(\extra_sig_reg_1_reg[1] ),
        .\extra_sig_reg_1_reg[1] (\batch_plane_genblock[0].row_genblock[1].col_genblock[1].parallelized_lpe_ijk_n_9 ),
        .\fsm_state_next_reg[0]_i_1__2 (\batch_plane_genblock[0].row_genblock[1].col_genblock[2].parallelized_lpe_ijk_n_8 ),
        .int_aps_wght_m_axis_tdata(int_aps_wght_m_axis_tdata[95:80]),
        .int_aps_wght_m_axis_tlast(int_aps_wght_m_axis_tlast[5]),
        .int_aps_wght_m_axis_tvalid(int_aps_wght_m_axis_tvalid[5]),
        .int_axis_l_tvalid(int_axis_l_tvalid_12),
        .int_axis_l_tvalid_0(int_axis_l_tvalid_9),
        .int_axis_lr_tlast_2(int_axis_lr_tlast_2),
        .int_axis_lr_tlast_3(int_axis_lr_tlast_3),
        .int_axis_ud_tlast_6(int_axis_ud_tlast_6),
        .int_axis_ud_tvalid_6(int_axis_ud_tvalid_6),
        .int_buf_rslt_s_axis_tdata(int_buf_rslt_s_axis_tdata[23:12]),
        .\m_axis_tdata_reg_reg[15] (\int_axis_lr_tdata[7]_10 ),
        .m_axis_tvalid_reg_reg(\batch_plane_genblock[0].row_genblock[1].col_genblock[1].parallelized_lpe_ijk_n_12 ),
        .m_axis_tvalid_reg_reg_0(store_l_reg_reg_5),
        .m_axis_tvalid_reg_reg_1(\batch_plane_genblock[0].row_genblock[1].col_genblock[0].parallelized_lpe_ijk_n_16 ),
        .op2(\int_axis_ud_tdata[5]_4 ),
        .s_axis_l_tready_int(s_axis_l_tready_int_13),
        .s_axis_l_tready_int_1(s_axis_l_tready_int_18),
        .s_axis_tready_early_20(s_axis_tready_early_20),
        .s_axis_tready_int_42(s_axis_tready_int_42),
        .s_axis_tready_reg_reg(s_axis_tready_reg_reg_4),
        .s_axis_tvalid_int__0_32(s_axis_tvalid_int__0_32),
        .store_l_reg_reg(store_l_reg_reg_4),
        .store_l_reg_reg_0(\batch_plane_genblock[0].row_genblock[1].col_genblock[1].parallelized_lpe_ijk_n_7 ),
        .store_l_reg_reg_1(\batch_plane_genblock[0].row_genblock[1].col_genblock[1].parallelized_lpe_ijk_n_8 ),
        .store_l_reg_reg_2(store_l_reg_reg_12),
        .temp_m_axis_tvalid_reg_33(temp_m_axis_tvalid_reg_33),
        .temp_m_axis_tvalid_reg_reg(\batch_plane_genblock[0].row_genblock[1].col_genblock[0].parallelized_lpe_ijk_n_8 ),
        .temp_m_axis_tvalid_reg_reg_0(\batch_plane_genblock[0].row_genblock[1].col_genblock[0].parallelized_lpe_ijk_n_17 ));
  KanTop_KanAcceleratorWrapper_0_0_ParallelizedLinearProcessingElement__parameterized5 \batch_plane_genblock[0].row_genblock[1].col_genblock[2].parallelized_lpe_ijk 
       (.AS(\control_unit/err_unalligned_data_int_15 ),
        .D(\int_axis_lr_tdata[7]_10 ),
        .Q(Q),
        .acc_res_reg_reg(\batch_plane_genblock[0].row_genblock[1].col_genblock[2].parallelized_lpe_ijk_n_11 ),
        .core_clk(core_clk),
        .drop_l_reg_reg(\batch_plane_genblock[0].row_genblock[1].col_genblock[2].parallelized_lpe_ijk_n_15 ),
        .drop_t(drop_t_20),
        .err_unalligned_data_reg(\control_unit/err_unalligned_data_reg_19 ),
        .export_rslt_reg_reg(export_rslt_reg_reg_0),
        .extra_sig_in(local_tlast_reg_reg_1),
        .extra_sig_out(\extra_sig_reg_1_reg[1]_0 ),
        .\extra_sig_reg_1_reg[1] (\batch_plane_genblock[0].row_genblock[1].col_genblock[2].parallelized_lpe_ijk_n_9 ),
        .\fsm_state_next_reg[0] (\batch_plane_genblock[0].row_genblock[1].col_genblock[3].parallelized_lpe_ijk_n_7 ),
        .int_aps_wght_m_axis_tdata(int_aps_wght_m_axis_tdata[111:96]),
        .int_aps_wght_m_axis_tlast(int_aps_wght_m_axis_tlast[6]),
        .int_aps_wght_m_axis_tvalid(int_aps_wght_m_axis_tvalid[6]),
        .int_axis_l_tvalid(int_axis_l_tvalid_17),
        .int_axis_l_tvalid_0(int_axis_l_tvalid_12),
        .int_axis_lr_tlast_1(int_axis_lr_tlast_1),
        .int_axis_lr_tlast_2(int_axis_lr_tlast_2),
        .int_axis_ud_tlast_5(int_axis_ud_tlast_5),
        .int_axis_ud_tvalid_5(int_axis_ud_tvalid_5),
        .int_buf_rslt_s_axis_tdata(int_buf_rslt_s_axis_tdata[35:24]),
        .local_tlast_reg_reg(\batch_plane_genblock[0].row_genblock[1].col_genblock[2].parallelized_lpe_ijk_n_14 ),
        .\m_axis_tdata_reg_reg[15] (\int_axis_lr_tdata[8]_11 ),
        .\m_axis_tdata_reg_reg[15]_0 (store_l_reg_reg_6),
        .m_axis_tvalid_reg_reg(\batch_plane_genblock[0].row_genblock[1].col_genblock[1].parallelized_lpe_ijk_n_12 ),
        .op2(\int_axis_ud_tdata[6]_6 ),
        .s_axis_l_tready_int(s_axis_l_tready_int_18),
        .s_axis_l_tready_int_1(s_axis_l_tready_int_21),
        .s_axis_tready_early_21(s_axis_tready_early_21),
        .s_axis_tready_int_43(s_axis_tready_int_43),
        .s_axis_tready_reg_reg(s_axis_tready_reg_reg_5),
        .s_axis_tvalid_int__0_34(s_axis_tvalid_int__0_34),
        .store_l_reg_reg(store_l_reg_reg_5),
        .store_l_reg_reg_0(\batch_plane_genblock[0].row_genblock[1].col_genblock[2].parallelized_lpe_ijk_n_8 ),
        .store_l_reg_reg_1(store_l_reg_reg_13),
        .temp_m_axis_tvalid_next1_out(\axis_register_l_inst/temp_m_axis_tvalid_next1_out_16 ),
        .temp_m_axis_tvalid_reg_35(temp_m_axis_tvalid_reg_35),
        .temp_m_axis_tvalid_reg_reg(\batch_plane_genblock[0].row_genblock[1].col_genblock[1].parallelized_lpe_ijk_n_8 ),
        .temp_m_axis_tvalid_reg_reg_0(\batch_plane_genblock[0].row_genblock[1].col_genblock[1].parallelized_lpe_ijk_n_14 ));
  KanTop_KanAcceleratorWrapper_0_0_ParallelizedLinearProcessingElement__parameterized6 \batch_plane_genblock[0].row_genblock[1].col_genblock[3].parallelized_lpe_ijk 
       (.AS(\control_unit/err_unalligned_data_int ),
        .D(\int_axis_lr_tdata[8]_11 ),
        .Q(Q),
        .acc_res_reg_reg(\batch_plane_genblock[0].row_genblock[1].col_genblock[3].parallelized_lpe_ijk_n_10 ),
        .core_clk(core_clk),
        .drop_t(drop_t_23),
        .err_unalligned_data_reg(\control_unit/err_unalligned_data_reg_22 ),
        .export_rslt_reg_reg(export_rslt_reg_reg_1),
        .extra_sig_in(local_tlast_reg_reg_2),
        .extra_sig_out(\extra_sig_reg_1_reg[1]_1 ),
        .\extra_sig_reg_1_reg[1] (\batch_plane_genblock[0].row_genblock[1].col_genblock[3].parallelized_lpe_ijk_n_8 ),
        .int_aps_wght_m_axis_tdata(int_aps_wght_m_axis_tdata[127:112]),
        .int_aps_wght_m_axis_tlast(int_aps_wght_m_axis_tlast[7]),
        .int_aps_wght_m_axis_tvalid(int_aps_wght_m_axis_tvalid[7]),
        .int_axis_l_tvalid(int_axis_l_tvalid_17),
        .int_axis_lr_tlast_1(int_axis_lr_tlast_1),
        .int_axis_ud_tlast_4(int_axis_ud_tlast_4),
        .int_axis_ud_tvalid_4(int_axis_ud_tvalid_4),
        .int_buf_rslt_s_axis_tdata(int_buf_rslt_s_axis_tdata[47:36]),
        .m_axis_tvalid_reg_reg(\batch_plane_genblock[0].row_genblock[1].col_genblock[3].parallelized_lpe_ijk_n_6 ),
        .op2(\int_axis_ud_tdata[7]_8 ),
        .\pipe_reg[1][5] (\batch_plane_genblock[0].row_genblock[0].col_genblock[2].parallelized_lpe_ijk_n_15 ),
        .\pipe_reg[1][5]_0 (\batch_plane_genblock[0].row_genblock[1].col_genblock[1].parallelized_lpe_ijk_n_15 ),
        .\pipe_reg[1][5]_1 (\batch_plane_genblock[0].row_genblock[0].col_genblock[1].parallelized_lpe_ijk_n_12 ),
        .\pipe_reg[1][5]_2 (\batch_plane_genblock[0].row_genblock[0].col_genblock[0].parallelized_lpe_ijk_n_9 ),
        .s_axis_l_tready_int(s_axis_l_tready_int_21),
        .s_axis_tready_early_22(s_axis_tready_early_22),
        .s_axis_tready_int_44(s_axis_tready_int_44),
        .s_axis_tready_reg_reg(s_axis_tready_reg_reg_6),
        .s_axis_tready_reg_reg_0(\batch_plane_genblock[0].row_genblock[1].col_genblock[2].parallelized_lpe_ijk_n_15 ),
        .s_axis_tready_reg_reg_1(\batch_plane_genblock[0].row_genblock[1].col_genblock[2].parallelized_lpe_ijk_n_14 ),
        .s_axis_tvalid_int__0_36(s_axis_tvalid_int__0_36),
        .store_l_reg_reg(store_l_reg_reg_6),
        .store_l_reg_reg_0(\batch_plane_genblock[0].row_genblock[1].col_genblock[3].parallelized_lpe_ijk_n_7 ),
        .store_l_reg_reg_1(store_l_reg_reg_14),
        .temp_m_axis_tvalid_next1_out(\axis_register_l_inst/temp_m_axis_tvalid_next1_out_16 ),
        .temp_m_axis_tvalid_reg_37(temp_m_axis_tvalid_reg_37));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \locked_channels_reg[7]_i_1 
       (.I0(Q),
        .I1(new_transfer),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem[6][29]_i_1 
       (.I0(Q),
        .I1(\mem_reg[6][29] ),
        .I2(s_axil_ctrl_wdata),
        .O(\rst_pipeline_reg[3]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rd_ptr_gray_reg[5]_i_1 
       (.I0(Q),
        .I1(m_rst_sync3_reg),
        .O(rd_ptr_gray_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rst_pipeline_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\rst_pipeline_reg[1]_0 ),
        .Q(\rst_pipeline_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rst_pipeline_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\rst_pipeline_reg_n_0_[1] ),
        .Q(\rst_pipeline_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rst_pipeline_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(rst_pipeline_reg0),
        .Q(Q),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \wr_ptr_reg[1]_i_1__0 
       (.I0(Q),
        .I1(s_rst_sync3_reg),
        .O(\rst_pipeline_reg[3]_0 ));
endmodule

(* ORIG_REF_NAME = "ParallelizedLinearProcessingElement" *) 
module KanTop_KanAcceleratorWrapper_0_0_ParallelizedLinearProcessingElement
   (store_l_reg_reg,
    err_unalligned_data_reg,
    int_axis_ud_tvalid_7,
    int_axis_ud_tlast_7,
    s_axis_tready_reg_reg,
    s_axis_tready_reg_reg_0,
    int_axis_lr_tlast_8,
    int_axis_l_tvalid,
    m_axis_tvalid_reg_reg,
    AS,
    full_next,
    s_axis_tready_reg_reg_1,
    s_axis_tready_reg_reg_2,
    m_axis_tvalid_reg_reg_0,
    s_axis_tready_early,
    store_l_reg_reg_0,
    \m_axis_tdata_reg_reg[32] ,
    \m_axis_tdata_reg_reg[15] ,
    Q,
    core_clk,
    out,
    int_aps_wght_m_axis_tlast,
    empty_reg,
    int_aps_wght_m_axis_tvalid,
    temp_m_axis_tvalid_reg_reg,
    E,
    temp_m_axis_tvalid_reg_0,
    \fsm_state_next_reg[0]_i_1 ,
    temp_m_axis_tvalid_reg_reg_0,
    s_axis_l_tready_int,
    m_axis_tvalid_reg_reg_1,
    drop_t,
    m_axis_tvalid_reg_reg_2,
    int_aps_wght_m_axis_tdata,
    full_reg,
    int_axis_act_func_tvalid,
    s_axis_tvalid_int__0,
    temp_m_axis_tvalid_reg,
    s_axis_tready_int,
    CEM);
  output store_l_reg_reg;
  output err_unalligned_data_reg;
  output int_axis_ud_tvalid_7;
  output int_axis_ud_tlast_7;
  output s_axis_tready_reg_reg;
  output s_axis_tready_reg_reg_0;
  output int_axis_lr_tlast_8;
  output int_axis_l_tvalid;
  output m_axis_tvalid_reg_reg;
  output [0:0]AS;
  output full_next;
  output s_axis_tready_reg_reg_1;
  output s_axis_tready_reg_reg_2;
  output m_axis_tvalid_reg_reg_0;
  output s_axis_tready_early;
  output [0:0]store_l_reg_reg_0;
  output [32:0]\m_axis_tdata_reg_reg[32] ;
  output [15:0]\m_axis_tdata_reg_reg[15] ;
  input [0:0]Q;
  input core_clk;
  input [16:0]out;
  input [0:0]int_aps_wght_m_axis_tlast;
  input empty_reg;
  input [0:0]int_aps_wght_m_axis_tvalid;
  input temp_m_axis_tvalid_reg_reg;
  input [0:0]E;
  input temp_m_axis_tvalid_reg_0;
  input \fsm_state_next_reg[0]_i_1 ;
  input temp_m_axis_tvalid_reg_reg_0;
  input s_axis_l_tready_int;
  input m_axis_tvalid_reg_reg_1;
  input drop_t;
  input m_axis_tvalid_reg_reg_2;
  input [15:0]int_aps_wght_m_axis_tdata;
  input full_reg;
  input [0:0]int_axis_act_func_tvalid;
  input s_axis_tvalid_int__0;
  input temp_m_axis_tvalid_reg;
  input s_axis_tready_int;
  input CEM;

  wire [0:0]AS;
  wire CEM;
  wire [0:0]E;
  wire [0:0]Q;
  wire axis_register_l_inst_n_2;
  wire axis_register_l_inst_n_23;
  wire axis_register_t_inst_n_1;
  wire axis_register_t_inst_n_10;
  wire axis_register_t_inst_n_11;
  wire axis_register_t_inst_n_12;
  wire axis_register_t_inst_n_13;
  wire axis_register_t_inst_n_14;
  wire axis_register_t_inst_n_15;
  wire axis_register_t_inst_n_16;
  wire axis_register_t_inst_n_17;
  wire axis_register_t_inst_n_18;
  wire axis_register_t_inst_n_19;
  wire axis_register_t_inst_n_2;
  wire axis_register_t_inst_n_20;
  wire axis_register_t_inst_n_21;
  wire axis_register_t_inst_n_22;
  wire axis_register_t_inst_n_23;
  wire axis_register_t_inst_n_24;
  wire axis_register_t_inst_n_25;
  wire axis_register_t_inst_n_6;
  wire axis_register_t_inst_n_7;
  wire axis_register_t_inst_n_8;
  wire axis_register_t_inst_n_9;
  wire bypass_adder;
  wire control_unit_n_13;
  wire control_unit_n_3;
  wire control_unit_n_4;
  wire control_unit_n_6;
  wire core_clk;
  wire drop_t;
  wire drop_t_0;
  wire empty_reg;
  wire err_unalligned_data_reg;
  wire export_rslt_int;
  wire export_rslt_sync;
  wire [1:0]fsm_state;
  wire \fsm_state_next_reg[0]_i_1 ;
  wire full_next;
  wire full_reg;
  wire [15:0]int_aps_wght_m_axis_tdata;
  wire [0:0]int_aps_wght_m_axis_tlast;
  wire [0:0]int_aps_wght_m_axis_tvalid;
  wire [0:0]int_axis_act_func_tvalid;
  wire [32:0]int_axis_d_tdata;
  wire int_axis_d_tready;
  wire int_axis_l_tvalid;
  wire int_axis_lr_tlast_8;
  wire int_axis_t_tvalid;
  wire int_axis_ud_tlast_7;
  wire int_axis_ud_tvalid_7;
  wire [15:0]\m_axis_tdata_reg_reg[15] ;
  wire [32:0]\m_axis_tdata_reg_reg[32] ;
  wire m_axis_tvalid_reg_reg;
  wire m_axis_tvalid_reg_reg_0;
  wire m_axis_tvalid_reg_reg_1;
  wire m_axis_tvalid_reg_reg_2;
  wire op_start;
  wire [16:0]out;
  wire [15:0]p_1_in;
  wire s_axis_l_tready_int;
  wire s_axis_tready_early;
  wire s_axis_tready_early_3;
  wire s_axis_tready_early_4;
  wire s_axis_tready_int;
  wire s_axis_tready_reg_reg;
  wire s_axis_tready_reg_reg_0;
  wire s_axis_tready_reg_reg_1;
  wire s_axis_tready_reg_reg_2;
  wire s_axis_tvalid_int__0;
  wire store_l_reg_reg;
  wire [0:0]store_l_reg_reg_0;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_0;
  wire temp_m_axis_tvalid_reg_1;
  wire temp_m_axis_tvalid_reg_2;
  wire temp_m_axis_tvalid_reg_reg;
  wire temp_m_axis_tvalid_reg_reg_0;

  KanTop_KanAcceleratorWrapper_0_0_axis_register__parameterized3_33 axis_register_d_inst
       (.Q(Q),
        .acc(int_axis_d_tdata),
        .core_clk(core_clk),
        .drop_t(drop_t),
        .extra_sig_out(export_rslt_sync),
        .int_axis_d_tready(int_axis_d_tready),
        .int_axis_ud_tlast_7(int_axis_ud_tlast_7),
        .int_axis_ud_tvalid_7(int_axis_ud_tvalid_7),
        .\m_axis_tdata_reg_reg[32]_0 (\m_axis_tdata_reg_reg[32] ),
        .m_axis_tvalid_reg_reg_0(m_axis_tvalid_reg_reg_1),
        .m_axis_tvalid_reg_reg_1(m_axis_tvalid_reg_reg_2));
  KanTop_KanAcceleratorWrapper_0_0_axis_register__parameterized4_34 axis_register_l_inst
       (.E(control_unit_n_4),
        .Q(Q),
        .core_clk(core_clk),
        .drop_t_0(drop_t_0),
        .empty_reg(empty_reg),
        .\fsm_state_next_reg[1]_i_3__1 (temp_m_axis_tvalid_reg_reg_0),
        .\fsm_state_next_reg[1]_i_3__1_0 (axis_register_t_inst_n_1),
        .full_reg(full_reg),
        .int_axis_act_func_tvalid(int_axis_act_func_tvalid),
        .int_axis_t_tvalid(int_axis_t_tvalid),
        .\m_axis_tdata_reg_reg[15]_0 (\m_axis_tdata_reg_reg[15] ),
        .\m_axis_tdata_reg_reg[15]_1 (control_unit_n_6),
        .m_axis_tlast_reg_reg_0(int_axis_lr_tlast_8),
        .m_axis_tvalid_reg_reg_0(int_axis_l_tvalid),
        .m_axis_tvalid_reg_reg_1(store_l_reg_reg),
        .op0(p_1_in),
        .out(out),
        .s_axis_l_tready_int(s_axis_l_tready_int),
        .s_axis_tready_early(s_axis_tready_early_3),
        .s_axis_tready_reg_reg_0(s_axis_tready_reg_reg),
        .s_axis_tready_reg_reg_1(axis_register_l_inst_n_2),
        .s_axis_tready_reg_reg_2(s_axis_tready_reg_reg_1),
        .s_axis_tready_reg_reg_3(s_axis_tready_reg_reg_2),
        .store_l_reg_reg(axis_register_l_inst_n_23),
        .temp_m_axis_tvalid_reg(temp_m_axis_tvalid_reg_1),
        .temp_m_axis_tvalid_reg_reg_0(control_unit_n_3));
  KanTop_KanAcceleratorWrapper_0_0_axis_register_35 axis_register_t_inst
       (.AR(axis_register_t_inst_n_23),
        .AS(AS),
        .Q(Q),
        .bypass_add_reg_0_reg(temp_m_axis_tvalid_reg_reg_0),
        .bypass_add_reg_0_reg_0(int_axis_l_tvalid),
        .core_clk(core_clk),
        .err_unalligned_data_reg_reg(int_axis_lr_tlast_8),
        .\fsm_state_next_reg[0]_i_1 (fsm_state),
        .\fsm_state_next_reg[0]_i_1_0 (\fsm_state_next_reg[0]_i_1 ),
        .int_aps_wght_m_axis_tdata(int_aps_wght_m_axis_tdata),
        .int_aps_wght_m_axis_tlast(int_aps_wght_m_axis_tlast),
        .int_aps_wght_m_axis_tvalid(int_aps_wght_m_axis_tvalid),
        .int_axis_d_tready(int_axis_d_tready),
        .int_axis_t_tvalid(int_axis_t_tvalid),
        .m_axis_tlast_reg_reg_0(axis_register_t_inst_n_1),
        .m_axis_tlast_reg_reg_1(axis_register_t_inst_n_22),
        .m_axis_tlast_reg_reg_2(axis_register_t_inst_n_24),
        .m_axis_tvalid_reg_reg_0(axis_register_t_inst_n_25),
        .m_axis_tvalid_reg_reg_1(store_l_reg_reg),
        .op1({axis_register_t_inst_n_6,axis_register_t_inst_n_7,axis_register_t_inst_n_8,axis_register_t_inst_n_9,axis_register_t_inst_n_10,axis_register_t_inst_n_11,axis_register_t_inst_n_12,axis_register_t_inst_n_13,axis_register_t_inst_n_14,axis_register_t_inst_n_15,axis_register_t_inst_n_16,axis_register_t_inst_n_17,axis_register_t_inst_n_18,axis_register_t_inst_n_19,axis_register_t_inst_n_20,axis_register_t_inst_n_21}),
        .s_axis_l_tready_int(s_axis_l_tready_int),
        .s_axis_tready_early(s_axis_tready_early),
        .s_axis_tready_early_1(s_axis_tready_early_4),
        .s_axis_tready_reg_reg_0(s_axis_tready_reg_reg_0),
        .s_axis_tready_reg_reg_1(axis_register_t_inst_n_2),
        .s_axis_tvalid_int__0(s_axis_tvalid_int__0),
        .temp_m_axis_tvalid_reg(temp_m_axis_tvalid_reg),
        .temp_m_axis_tvalid_reg_0(temp_m_axis_tvalid_reg_2),
        .temp_m_axis_tvalid_reg_reg_0(control_unit_n_13));
  KanTop_KanAcceleratorWrapper_0_0_ParallelizedLPEControlUnit_36 control_unit
       (.AR(axis_register_t_inst_n_23),
        .AS(AS),
        .E(control_unit_n_4),
        .Q(Q),
        .bypass_add(bypass_adder),
        .bypass_add_reg_0_reg(axis_register_t_inst_n_25),
        .core_clk(core_clk),
        .drop_l_reg_reg_0(control_unit_n_13),
        .drop_t_0(drop_t_0),
        .empty_reg(empty_reg),
        .empty_reg_reg(control_unit_n_3),
        .err_unalligned_data_reg(err_unalligned_data_reg),
        .export_rslt_int(export_rslt_int),
        .\fsm_state_next_reg[0]_0 (axis_register_t_inst_n_24),
        .\fsm_state_next_reg[0]_1 (axis_register_t_inst_n_22),
        .\fsm_state_next_reg[1]_i_1_0 (axis_register_l_inst_n_23),
        .\fsm_state_next_reg[2]_0 (\fsm_state_next_reg[0]_i_1 ),
        .\fsm_state_reg[1]_0 (fsm_state),
        .full_next(full_next),
        .full_reg(full_reg),
        .int_aps_wght_m_axis_tvalid(int_aps_wght_m_axis_tvalid),
        .int_axis_act_func_tvalid(int_axis_act_func_tvalid),
        .int_axis_d_tready(int_axis_d_tready),
        .int_axis_t_tvalid(int_axis_t_tvalid),
        .\m_axis_tdata_reg_reg[0] (s_axis_tready_reg_reg_0),
        .m_axis_tvalid_reg_reg(m_axis_tvalid_reg_reg),
        .m_axis_tvalid_reg_reg_0(m_axis_tvalid_reg_reg_0),
        .reset_acc(op_start),
        .s_axis_l_tready_int(s_axis_l_tready_int),
        .s_axis_tready_early(s_axis_tready_early_4),
        .s_axis_tready_early_0(s_axis_tready_early_3),
        .s_axis_tready_int(s_axis_tready_int),
        .store_l_reg_reg_0(store_l_reg_reg),
        .store_l_reg_reg_1(control_unit_n_6),
        .store_l_reg_reg_2(store_l_reg_reg_0),
        .temp_m_axis_tlast_reg_reg(int_axis_l_tvalid),
        .temp_m_axis_tvalid_reg(temp_m_axis_tvalid_reg_1),
        .temp_m_axis_tvalid_reg_0(temp_m_axis_tvalid_reg_0),
        .temp_m_axis_tvalid_reg_1(temp_m_axis_tvalid_reg_2),
        .temp_m_axis_tvalid_reg_reg(s_axis_tready_reg_reg),
        .temp_m_axis_tvalid_reg_reg_0(temp_m_axis_tvalid_reg_reg),
        .temp_m_axis_tvalid_reg_reg_1(E),
        .temp_m_axis_tvalid_reg_reg_2(temp_m_axis_tvalid_reg_reg_0));
  KanTop_KanAcceleratorWrapper_0_0_DSPELogic_37 data_processing_inst
       (.CEM(CEM),
        .Q(Q),
        .acc(int_axis_d_tdata),
        .acc_reg_reg_0(axis_register_l_inst_n_2),
        .acc_reg_reg_1(axis_register_t_inst_n_2),
        .bypass_add(bypass_adder),
        .core_clk(core_clk),
        .extra_sig_in(export_rslt_int),
        .extra_sig_out(export_rslt_sync),
        .op0(p_1_in),
        .op1({axis_register_t_inst_n_6,axis_register_t_inst_n_7,axis_register_t_inst_n_8,axis_register_t_inst_n_9,axis_register_t_inst_n_10,axis_register_t_inst_n_11,axis_register_t_inst_n_12,axis_register_t_inst_n_13,axis_register_t_inst_n_14,axis_register_t_inst_n_15,axis_register_t_inst_n_16,axis_register_t_inst_n_17,axis_register_t_inst_n_18,axis_register_t_inst_n_19,axis_register_t_inst_n_20,axis_register_t_inst_n_21}),
        .reset_acc(op_start));
endmodule

(* ORIG_REF_NAME = "ParallelizedLinearProcessingElement" *) 
module KanTop_KanAcceleratorWrapper_0_0_ParallelizedLinearProcessingElement__parameterized0
   (store_l_reg_reg,
    err_unalligned_data_reg,
    int_axis_ud_tvalid_6,
    int_axis_ud_tlast_6,
    s_axis_l_tready_int,
    E,
    s_axis_tready_reg_reg,
    int_axis_lr_tlast_7,
    temp_m_axis_tvalid_reg,
    int_axis_l_tvalid,
    m_axis_tvalid_reg_reg,
    store_l_reg_reg_0,
    AS,
    m_axis_tvalid_reg_reg_0,
    drop_l_reg_reg,
    s_axis_tready_early_16,
    store_l_reg_reg_1,
    \m_axis_tdata_reg_reg[32] ,
    \m_axis_tdata_reg_reg[15] ,
    Q,
    core_clk,
    int_axis_lr_tlast_8,
    int_aps_wght_m_axis_tlast,
    temp_m_axis_tvalid_reg_reg,
    int_aps_wght_m_axis_tvalid,
    temp_m_axis_tvalid_reg_reg_0,
    temp_m_axis_tvalid_reg_reg_1,
    temp_m_axis_tvalid_reg_0,
    int_axis_l_tvalid_1,
    \fsm_state_next_reg[0]_i_1__1 ,
    temp_m_axis_tvalid_reg_reg_2,
    s_axis_l_tready_int_2,
    s_axis_tready_reg_reg_0,
    D,
    m_axis_tvalid_reg_reg_1,
    drop_t,
    m_axis_tvalid_reg_reg_2,
    int_aps_wght_m_axis_tdata,
    s_axis_tvalid_int__0_24,
    temp_m_axis_tvalid_reg_25,
    s_axis_tready_int_38,
    CEM);
  output store_l_reg_reg;
  output err_unalligned_data_reg;
  output int_axis_ud_tvalid_6;
  output int_axis_ud_tlast_6;
  output s_axis_l_tready_int;
  output [0:0]E;
  output s_axis_tready_reg_reg;
  output int_axis_lr_tlast_7;
  output temp_m_axis_tvalid_reg;
  output int_axis_l_tvalid;
  output m_axis_tvalid_reg_reg;
  output store_l_reg_reg_0;
  output [0:0]AS;
  output m_axis_tvalid_reg_reg_0;
  output drop_l_reg_reg;
  output s_axis_tready_early_16;
  output [0:0]store_l_reg_reg_1;
  output [32:0]\m_axis_tdata_reg_reg[32] ;
  output [15:0]\m_axis_tdata_reg_reg[15] ;
  input [0:0]Q;
  input core_clk;
  input int_axis_lr_tlast_8;
  input [0:0]int_aps_wght_m_axis_tlast;
  input temp_m_axis_tvalid_reg_reg;
  input [0:0]int_aps_wght_m_axis_tvalid;
  input temp_m_axis_tvalid_reg_reg_0;
  input [0:0]temp_m_axis_tvalid_reg_reg_1;
  input temp_m_axis_tvalid_reg_0;
  input int_axis_l_tvalid_1;
  input \fsm_state_next_reg[0]_i_1__1 ;
  input temp_m_axis_tvalid_reg_reg_2;
  input s_axis_l_tready_int_2;
  input s_axis_tready_reg_reg_0;
  input [15:0]D;
  input m_axis_tvalid_reg_reg_1;
  input drop_t;
  input m_axis_tvalid_reg_reg_2;
  input [15:0]int_aps_wght_m_axis_tdata;
  input s_axis_tvalid_int__0_24;
  input temp_m_axis_tvalid_reg_25;
  input s_axis_tready_int_38;
  input CEM;

  wire [0:0]AS;
  wire CEM;
  wire [15:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire axis_register_l_inst_n_10;
  wire axis_register_l_inst_n_11;
  wire axis_register_l_inst_n_12;
  wire axis_register_l_inst_n_13;
  wire axis_register_l_inst_n_14;
  wire axis_register_l_inst_n_15;
  wire axis_register_l_inst_n_16;
  wire axis_register_l_inst_n_17;
  wire axis_register_l_inst_n_18;
  wire axis_register_l_inst_n_19;
  wire axis_register_l_inst_n_20;
  wire axis_register_l_inst_n_4;
  wire axis_register_l_inst_n_5;
  wire axis_register_l_inst_n_6;
  wire axis_register_l_inst_n_7;
  wire axis_register_l_inst_n_8;
  wire axis_register_l_inst_n_9;
  wire axis_register_t_inst_n_1;
  wire axis_register_t_inst_n_10;
  wire axis_register_t_inst_n_11;
  wire axis_register_t_inst_n_12;
  wire axis_register_t_inst_n_13;
  wire axis_register_t_inst_n_14;
  wire axis_register_t_inst_n_15;
  wire axis_register_t_inst_n_16;
  wire axis_register_t_inst_n_17;
  wire axis_register_t_inst_n_18;
  wire axis_register_t_inst_n_19;
  wire axis_register_t_inst_n_2;
  wire axis_register_t_inst_n_20;
  wire axis_register_t_inst_n_21;
  wire axis_register_t_inst_n_22;
  wire axis_register_t_inst_n_23;
  wire axis_register_t_inst_n_24;
  wire axis_register_t_inst_n_25;
  wire axis_register_t_inst_n_6;
  wire axis_register_t_inst_n_7;
  wire axis_register_t_inst_n_8;
  wire axis_register_t_inst_n_9;
  wire bypass_adder;
  wire control_unit_n_12;
  wire control_unit_n_14;
  wire control_unit_n_4;
  wire core_clk;
  wire drop_l_reg_reg;
  wire drop_t;
  wire drop_t_0;
  wire err_unalligned_data_reg;
  wire export_rslt_int;
  wire export_rslt_sync;
  wire [1:0]fsm_state;
  wire \fsm_state_next_reg[0]_i_1__1 ;
  wire [15:0]int_aps_wght_m_axis_tdata;
  wire [0:0]int_aps_wght_m_axis_tlast;
  wire [0:0]int_aps_wght_m_axis_tvalid;
  wire [32:0]int_axis_d_tdata;
  wire int_axis_d_tready;
  wire int_axis_l_tvalid;
  wire int_axis_l_tvalid_1;
  wire int_axis_lr_tlast_7;
  wire int_axis_lr_tlast_8;
  wire int_axis_t_tvalid;
  wire int_axis_ud_tlast_6;
  wire int_axis_ud_tvalid_6;
  wire [15:0]\m_axis_tdata_reg_reg[15] ;
  wire [32:0]\m_axis_tdata_reg_reg[32] ;
  wire m_axis_tvalid_reg_reg;
  wire m_axis_tvalid_reg_reg_0;
  wire m_axis_tvalid_reg_reg_1;
  wire m_axis_tvalid_reg_reg_2;
  wire op_start;
  wire s_axis_l_tready_int;
  wire s_axis_l_tready_int_2;
  wire s_axis_tready_early;
  wire s_axis_tready_early_16;
  wire s_axis_tready_early_2;
  wire s_axis_tready_int_38;
  wire s_axis_tready_reg_reg;
  wire s_axis_tready_reg_reg_0;
  wire s_axis_tvalid_int__0_24;
  wire store_l_reg_reg;
  wire store_l_reg_reg_0;
  wire [0:0]store_l_reg_reg_1;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_0;
  wire temp_m_axis_tvalid_reg_1;
  wire temp_m_axis_tvalid_reg_25;
  wire temp_m_axis_tvalid_reg_reg;
  wire temp_m_axis_tvalid_reg_reg_0;
  wire [0:0]temp_m_axis_tvalid_reg_reg_1;
  wire temp_m_axis_tvalid_reg_reg_2;

  KanTop_KanAcceleratorWrapper_0_0_axis_register__parameterized3_28 axis_register_d_inst
       (.Q(Q),
        .acc(int_axis_d_tdata),
        .core_clk(core_clk),
        .drop_t(drop_t),
        .extra_sig_out(export_rslt_sync),
        .int_axis_d_tready(int_axis_d_tready),
        .int_axis_ud_tlast_6(int_axis_ud_tlast_6),
        .int_axis_ud_tvalid_6(int_axis_ud_tvalid_6),
        .\m_axis_tdata_reg_reg[32]_0 (\m_axis_tdata_reg_reg[32] ),
        .m_axis_tvalid_reg_reg_0(m_axis_tvalid_reg_reg_1),
        .m_axis_tvalid_reg_reg_1(m_axis_tvalid_reg_reg_2));
  KanTop_KanAcceleratorWrapper_0_0_axis_register__parameterized4_29 axis_register_l_inst
       (.D(D),
        .E(E),
        .Q(Q),
        .core_clk(core_clk),
        .drop_t_0(drop_t_0),
        .\fsm_state_next_reg[2]_i_1__1 (temp_m_axis_tvalid_reg_reg_2),
        .\fsm_state_next_reg[2]_i_1__1_0 (axis_register_t_inst_n_1),
        .int_axis_lr_tlast_8(int_axis_lr_tlast_8),
        .int_axis_t_tvalid(int_axis_t_tvalid),
        .\m_axis_tdata_reg_reg[15]_0 (\m_axis_tdata_reg_reg[15] ),
        .\m_axis_tdata_reg_reg[15]_1 (control_unit_n_14),
        .m_axis_tlast_reg_reg_0(int_axis_lr_tlast_7),
        .m_axis_tvalid_reg_reg_0(int_axis_l_tvalid),
        .m_axis_tvalid_reg_reg_1(control_unit_n_4),
        .m_axis_tvalid_reg_reg_2(s_axis_tready_reg_reg_0),
        .op0({axis_register_l_inst_n_4,axis_register_l_inst_n_5,axis_register_l_inst_n_6,axis_register_l_inst_n_7,axis_register_l_inst_n_8,axis_register_l_inst_n_9,axis_register_l_inst_n_10,axis_register_l_inst_n_11,axis_register_l_inst_n_12,axis_register_l_inst_n_13,axis_register_l_inst_n_14,axis_register_l_inst_n_15,axis_register_l_inst_n_16,axis_register_l_inst_n_17,axis_register_l_inst_n_18,axis_register_l_inst_n_19}),
        .s_axis_l_tready_int_2(s_axis_l_tready_int_2),
        .s_axis_tready_early(s_axis_tready_early_2),
        .s_axis_tready_reg_reg_0(s_axis_l_tready_int),
        .store_l_reg_reg(axis_register_l_inst_n_20),
        .temp_m_axis_tvalid_reg(temp_m_axis_tvalid_reg),
        .temp_m_axis_tvalid_reg_reg_0(temp_m_axis_tvalid_reg_reg));
  KanTop_KanAcceleratorWrapper_0_0_axis_register_30 axis_register_t_inst
       (.AR(axis_register_t_inst_n_23),
        .AS(AS),
        .Q(Q),
        .bypass_add_reg_0_reg(temp_m_axis_tvalid_reg_reg_2),
        .bypass_add_reg_0_reg_0(int_axis_l_tvalid),
        .core_clk(core_clk),
        .err_unalligned_data_reg_reg(int_axis_lr_tlast_7),
        .\fsm_state_next_reg[0]_i_1__1 (fsm_state),
        .\fsm_state_next_reg[0]_i_1__1_0 (\fsm_state_next_reg[0]_i_1__1 ),
        .int_aps_wght_m_axis_tdata(int_aps_wght_m_axis_tdata),
        .int_aps_wght_m_axis_tlast(int_aps_wght_m_axis_tlast),
        .int_aps_wght_m_axis_tvalid(int_aps_wght_m_axis_tvalid),
        .int_axis_d_tready(int_axis_d_tready),
        .int_axis_t_tvalid(int_axis_t_tvalid),
        .m_axis_tlast_reg_reg_0(axis_register_t_inst_n_1),
        .m_axis_tlast_reg_reg_1(axis_register_t_inst_n_22),
        .m_axis_tlast_reg_reg_2(axis_register_t_inst_n_24),
        .m_axis_tvalid_reg_reg_0(axis_register_t_inst_n_25),
        .m_axis_tvalid_reg_reg_1(store_l_reg_reg),
        .op1({axis_register_t_inst_n_6,axis_register_t_inst_n_7,axis_register_t_inst_n_8,axis_register_t_inst_n_9,axis_register_t_inst_n_10,axis_register_t_inst_n_11,axis_register_t_inst_n_12,axis_register_t_inst_n_13,axis_register_t_inst_n_14,axis_register_t_inst_n_15,axis_register_t_inst_n_16,axis_register_t_inst_n_17,axis_register_t_inst_n_18,axis_register_t_inst_n_19,axis_register_t_inst_n_20,axis_register_t_inst_n_21}),
        .s_axis_l_tready_int_2(s_axis_l_tready_int_2),
        .s_axis_tready_early(s_axis_tready_early),
        .s_axis_tready_early_16(s_axis_tready_early_16),
        .s_axis_tready_reg_reg_0(s_axis_tready_reg_reg),
        .s_axis_tready_reg_reg_1(axis_register_t_inst_n_2),
        .s_axis_tvalid_int__0_24(s_axis_tvalid_int__0_24),
        .temp_m_axis_tvalid_reg(temp_m_axis_tvalid_reg_1),
        .temp_m_axis_tvalid_reg_25(temp_m_axis_tvalid_reg_25),
        .temp_m_axis_tvalid_reg_reg_0(control_unit_n_12));
  KanTop_KanAcceleratorWrapper_0_0_ParallelizedLPEControlUnit_31 control_unit
       (.AR(axis_register_t_inst_n_23),
        .AS(AS),
        .E(E),
        .Q(Q),
        .bypass_add(bypass_adder),
        .bypass_add_reg_0_reg(axis_register_t_inst_n_25),
        .core_clk(core_clk),
        .drop_l_reg_reg_0(control_unit_n_12),
        .drop_l_reg_reg_1(drop_l_reg_reg),
        .drop_t_0(drop_t_0),
        .err_unalligned_data_reg(err_unalligned_data_reg),
        .export_rslt_int(export_rslt_int),
        .\fsm_state_next_reg[0]_0 (axis_register_t_inst_n_24),
        .\fsm_state_next_reg[0]_1 (axis_register_t_inst_n_22),
        .\fsm_state_next_reg[2]_0 (\fsm_state_next_reg[0]_i_1__1 ),
        .\fsm_state_next_reg[2]_1 (axis_register_l_inst_n_20),
        .\fsm_state_reg[1]_0 (fsm_state),
        .int_aps_wght_m_axis_tvalid(int_aps_wght_m_axis_tvalid),
        .int_axis_d_tready(int_axis_d_tready),
        .int_axis_l_tvalid_1(int_axis_l_tvalid_1),
        .int_axis_t_tvalid(int_axis_t_tvalid),
        .\m_axis_tdata_reg_reg[0] (s_axis_tready_reg_reg),
        .m_axis_tvalid_reg_reg(m_axis_tvalid_reg_reg),
        .m_axis_tvalid_reg_reg_0(m_axis_tvalid_reg_reg_0),
        .m_axis_tvalid_reg_reg_1(control_unit_n_14),
        .reset_acc(op_start),
        .s_axis_l_tready_int_2(s_axis_l_tready_int_2),
        .s_axis_tready_early(s_axis_tready_early_2),
        .s_axis_tready_early_0(s_axis_tready_early),
        .s_axis_tready_int_38(s_axis_tready_int_38),
        .s_axis_tready_reg_reg(s_axis_tready_reg_reg_0),
        .store_l_reg_reg_0(store_l_reg_reg),
        .store_l_reg_reg_1(control_unit_n_4),
        .store_l_reg_reg_2(store_l_reg_reg_0),
        .store_l_reg_reg_3(store_l_reg_reg_1),
        .\temp_m_axis_tdata_reg_reg[15] (int_axis_l_tvalid),
        .\temp_m_axis_tdata_reg_reg[15]_0 (s_axis_l_tready_int),
        .temp_m_axis_tvalid_reg(temp_m_axis_tvalid_reg),
        .temp_m_axis_tvalid_reg_0(temp_m_axis_tvalid_reg_0),
        .temp_m_axis_tvalid_reg_1(temp_m_axis_tvalid_reg_1),
        .temp_m_axis_tvalid_reg_reg(temp_m_axis_tvalid_reg_reg_0),
        .temp_m_axis_tvalid_reg_reg_0(temp_m_axis_tvalid_reg_reg_1),
        .temp_m_axis_tvalid_reg_reg_1(temp_m_axis_tvalid_reg_reg_2));
  KanTop_KanAcceleratorWrapper_0_0_DSPELogic_32 data_processing_inst
       (.CEM(CEM),
        .Q(Q),
        .acc(int_axis_d_tdata),
        .acc_reg_reg_0(control_unit_n_14),
        .acc_reg_reg_1(axis_register_t_inst_n_2),
        .bypass_add(bypass_adder),
        .core_clk(core_clk),
        .extra_sig_in(export_rslt_int),
        .extra_sig_out(export_rslt_sync),
        .op0({axis_register_l_inst_n_4,axis_register_l_inst_n_5,axis_register_l_inst_n_6,axis_register_l_inst_n_7,axis_register_l_inst_n_8,axis_register_l_inst_n_9,axis_register_l_inst_n_10,axis_register_l_inst_n_11,axis_register_l_inst_n_12,axis_register_l_inst_n_13,axis_register_l_inst_n_14,axis_register_l_inst_n_15,axis_register_l_inst_n_16,axis_register_l_inst_n_17,axis_register_l_inst_n_18,axis_register_l_inst_n_19}),
        .op1({axis_register_t_inst_n_6,axis_register_t_inst_n_7,axis_register_t_inst_n_8,axis_register_t_inst_n_9,axis_register_t_inst_n_10,axis_register_t_inst_n_11,axis_register_t_inst_n_12,axis_register_t_inst_n_13,axis_register_t_inst_n_14,axis_register_t_inst_n_15,axis_register_t_inst_n_16,axis_register_t_inst_n_17,axis_register_t_inst_n_18,axis_register_t_inst_n_19,axis_register_t_inst_n_20,axis_register_t_inst_n_21}),
        .reset_acc(op_start));
endmodule

(* ORIG_REF_NAME = "ParallelizedLinearProcessingElement" *) 
module KanTop_KanAcceleratorWrapper_0_0_ParallelizedLinearProcessingElement__parameterized1
   (store_l_reg_reg,
    int_axis_ud_tvalid_5,
    int_axis_ud_tlast_5,
    s_axis_l_tready_int,
    E,
    s_axis_tready_reg_reg,
    int_axis_lr_tlast_6,
    temp_m_axis_tvalid_reg,
    int_axis_l_tvalid,
    store_l_reg_reg_0,
    D,
    m_axis_tlast_reg_reg,
    temp_m_axis_tvalid_next1_out,
    store_l_reg_reg_1,
    store_l_reg_reg_2,
    err_unalligned_data_reg_reg,
    s_axis_tready_early_17,
    store_l_reg_reg_3,
    \m_axis_tdata_reg_reg[32] ,
    \m_axis_tdata_reg_reg[15] ,
    Q,
    core_clk,
    int_axis_lr_tlast_7,
    int_aps_wght_m_axis_tlast,
    temp_m_axis_tvalid_reg_reg,
    int_aps_wght_m_axis_tvalid,
    s_axis_tready_reg_reg_0,
    int_axis_l_tvalid_0,
    \fsm_state_next_reg[0]_i_1__3 ,
    \temp_m_axis_tdata_reg_reg[15] ,
    s_axis_l_tready_int_1,
    internal_operation_error,
    fsm_rst,
    m_axis_tvalid_reg_reg,
    drop_t,
    m_axis_tvalid_reg_reg_0,
    int_aps_wght_m_axis_tdata,
    AS,
    \pipe_reg[1][5] ,
    \pipe_reg[1][5]_0 ,
    \pipe_reg[1][5]_1 ,
    \temp_m_axis_tdata_reg_reg[15]_0 ,
    err_unalligned_data_reg,
    err_unalligned_data_reg_2,
    err_unalligned_data_reg_3,
    s_axis_tvalid_int__0_26,
    temp_m_axis_tvalid_reg_27,
    s_axis_tready_int_39,
    CEM);
  output store_l_reg_reg;
  output int_axis_ud_tvalid_5;
  output int_axis_ud_tlast_5;
  output s_axis_l_tready_int;
  output [0:0]E;
  output s_axis_tready_reg_reg;
  output int_axis_lr_tlast_6;
  output temp_m_axis_tvalid_reg;
  output int_axis_l_tvalid;
  output store_l_reg_reg_0;
  output [0:0]D;
  output [0:0]m_axis_tlast_reg_reg;
  output temp_m_axis_tvalid_next1_out;
  output store_l_reg_reg_1;
  output store_l_reg_reg_2;
  output err_unalligned_data_reg_reg;
  output s_axis_tready_early_17;
  output [0:0]store_l_reg_reg_3;
  output [32:0]\m_axis_tdata_reg_reg[32] ;
  output [15:0]\m_axis_tdata_reg_reg[15] ;
  input [2:0]Q;
  input core_clk;
  input int_axis_lr_tlast_7;
  input [0:0]int_aps_wght_m_axis_tlast;
  input temp_m_axis_tvalid_reg_reg;
  input [0:0]int_aps_wght_m_axis_tvalid;
  input s_axis_tready_reg_reg_0;
  input int_axis_l_tvalid_0;
  input \fsm_state_next_reg[0]_i_1__3 ;
  input \temp_m_axis_tdata_reg_reg[15] ;
  input s_axis_l_tready_int_1;
  input internal_operation_error;
  input fsm_rst;
  input m_axis_tvalid_reg_reg;
  input drop_t;
  input m_axis_tvalid_reg_reg_0;
  input [15:0]int_aps_wght_m_axis_tdata;
  input [0:0]AS;
  input [0:0]\pipe_reg[1][5] ;
  input [0:0]\pipe_reg[1][5]_0 ;
  input \pipe_reg[1][5]_1 ;
  input [15:0]\temp_m_axis_tdata_reg_reg[15]_0 ;
  input err_unalligned_data_reg;
  input err_unalligned_data_reg_2;
  input err_unalligned_data_reg_3;
  input s_axis_tvalid_int__0_26;
  input temp_m_axis_tvalid_reg_27;
  input s_axis_tready_int_39;
  input CEM;

  wire [0:0]AS;
  wire CEM;
  wire [0:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire axis_register_l_inst_n_10;
  wire axis_register_l_inst_n_11;
  wire axis_register_l_inst_n_12;
  wire axis_register_l_inst_n_13;
  wire axis_register_l_inst_n_14;
  wire axis_register_l_inst_n_15;
  wire axis_register_l_inst_n_16;
  wire axis_register_l_inst_n_17;
  wire axis_register_l_inst_n_18;
  wire axis_register_l_inst_n_19;
  wire axis_register_l_inst_n_20;
  wire axis_register_l_inst_n_4;
  wire axis_register_l_inst_n_5;
  wire axis_register_l_inst_n_6;
  wire axis_register_l_inst_n_7;
  wire axis_register_l_inst_n_8;
  wire axis_register_l_inst_n_9;
  wire axis_register_t_inst_n_1;
  wire axis_register_t_inst_n_10;
  wire axis_register_t_inst_n_11;
  wire axis_register_t_inst_n_12;
  wire axis_register_t_inst_n_13;
  wire axis_register_t_inst_n_14;
  wire axis_register_t_inst_n_15;
  wire axis_register_t_inst_n_16;
  wire axis_register_t_inst_n_17;
  wire axis_register_t_inst_n_18;
  wire axis_register_t_inst_n_19;
  wire axis_register_t_inst_n_2;
  wire axis_register_t_inst_n_20;
  wire axis_register_t_inst_n_21;
  wire axis_register_t_inst_n_22;
  wire axis_register_t_inst_n_23;
  wire axis_register_t_inst_n_24;
  wire axis_register_t_inst_n_25;
  wire axis_register_t_inst_n_26;
  wire axis_register_t_inst_n_27;
  wire axis_register_t_inst_n_5;
  wire axis_register_t_inst_n_8;
  wire axis_register_t_inst_n_9;
  wire bypass_adder;
  wire control_unit_n_10;
  wire control_unit_n_13;
  wire control_unit_n_6;
  wire core_clk;
  wire drop_t;
  wire drop_t_0;
  wire err_unalligned_data_reg;
  wire err_unalligned_data_reg_2;
  wire err_unalligned_data_reg_3;
  wire err_unalligned_data_reg_reg;
  wire export_rslt_int;
  wire export_rslt_sync;
  wire fsm_rst;
  wire [1:0]fsm_state;
  wire \fsm_state_next_reg[0]_i_1__3 ;
  wire [15:0]int_aps_wght_m_axis_tdata;
  wire [0:0]int_aps_wght_m_axis_tlast;
  wire [0:0]int_aps_wght_m_axis_tvalid;
  wire [32:0]int_axis_d_tdata;
  wire int_axis_d_tready;
  wire int_axis_l_tvalid;
  wire int_axis_l_tvalid_0;
  wire int_axis_lr_tlast_6;
  wire int_axis_lr_tlast_7;
  wire int_axis_t_tvalid;
  wire int_axis_ud_tlast_5;
  wire int_axis_ud_tvalid_5;
  wire internal_operation_error;
  wire [15:0]\m_axis_tdata_reg_reg[15] ;
  wire [32:0]\m_axis_tdata_reg_reg[32] ;
  wire [0:0]m_axis_tlast_reg_reg;
  wire m_axis_tvalid_reg_reg;
  wire m_axis_tvalid_reg_reg_0;
  wire op_start;
  wire [0:0]\pipe_reg[1][5] ;
  wire [0:0]\pipe_reg[1][5]_0 ;
  wire \pipe_reg[1][5]_1 ;
  wire s_axis_l_tready_int;
  wire s_axis_l_tready_int_1;
  wire s_axis_tready_early;
  wire s_axis_tready_early_1;
  wire s_axis_tready_early_17;
  wire s_axis_tready_int_39;
  wire s_axis_tready_reg_reg;
  wire s_axis_tready_reg_reg_0;
  wire s_axis_tvalid_int__0_26;
  wire store_l_reg_reg;
  wire store_l_reg_reg_0;
  wire store_l_reg_reg_1;
  wire store_l_reg_reg_2;
  wire [0:0]store_l_reg_reg_3;
  wire \temp_m_axis_tdata_reg_reg[15] ;
  wire [15:0]\temp_m_axis_tdata_reg_reg[15]_0 ;
  wire temp_m_axis_tvalid_next1_out;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_0;
  wire temp_m_axis_tvalid_reg_27;
  wire temp_m_axis_tvalid_reg_reg;

  KanTop_KanAcceleratorWrapper_0_0_axis_register__parameterized3_23 axis_register_d_inst
       (.Q(Q[2]),
        .acc(int_axis_d_tdata),
        .core_clk(core_clk),
        .drop_t(drop_t),
        .extra_sig_out(export_rslt_sync),
        .int_axis_d_tready(int_axis_d_tready),
        .int_axis_ud_tlast_5(int_axis_ud_tlast_5),
        .int_axis_ud_tvalid_5(int_axis_ud_tvalid_5),
        .\m_axis_tdata_reg_reg[32]_0 (\m_axis_tdata_reg_reg[32] ),
        .m_axis_tvalid_reg_reg_0(m_axis_tvalid_reg_reg),
        .m_axis_tvalid_reg_reg_1(m_axis_tvalid_reg_reg_0));
  KanTop_KanAcceleratorWrapper_0_0_axis_register__parameterized4_24 axis_register_l_inst
       (.E(E),
        .Q(Q[2]),
        .core_clk(core_clk),
        .drop_t_0(drop_t_0),
        .\fsm_state_next_reg[2]_i_1__3 (axis_register_t_inst_n_1),
        .int_axis_lr_tlast_7(int_axis_lr_tlast_7),
        .int_axis_t_tvalid(int_axis_t_tvalid),
        .\m_axis_tdata_reg_reg[15]_0 (\m_axis_tdata_reg_reg[15] ),
        .\m_axis_tdata_reg_reg[15]_1 (control_unit_n_13),
        .m_axis_tlast_reg_reg_0(int_axis_lr_tlast_6),
        .m_axis_tlast_reg_reg_1(\temp_m_axis_tdata_reg_reg[15] ),
        .m_axis_tlast_reg_reg_2(control_unit_n_6),
        .m_axis_tvalid_reg_reg_0(int_axis_l_tvalid),
        .m_axis_tvalid_reg_reg_1(s_axis_tready_reg_reg_0),
        .op0({axis_register_l_inst_n_4,axis_register_l_inst_n_5,axis_register_l_inst_n_6,axis_register_l_inst_n_7,axis_register_l_inst_n_8,axis_register_l_inst_n_9,axis_register_l_inst_n_10,axis_register_l_inst_n_11,axis_register_l_inst_n_12,axis_register_l_inst_n_13,axis_register_l_inst_n_14,axis_register_l_inst_n_15,axis_register_l_inst_n_16,axis_register_l_inst_n_17,axis_register_l_inst_n_18,axis_register_l_inst_n_19}),
        .s_axis_l_tready_int_1(s_axis_l_tready_int_1),
        .s_axis_tready_early(s_axis_tready_early_1),
        .s_axis_tready_reg_reg_0(s_axis_l_tready_int),
        .store_l_reg_reg(axis_register_l_inst_n_20),
        .\temp_m_axis_tdata_reg_reg[15]_0 (\temp_m_axis_tdata_reg_reg[15]_0 ),
        .temp_m_axis_tvalid_reg(temp_m_axis_tvalid_reg),
        .temp_m_axis_tvalid_reg_reg_0(temp_m_axis_tvalid_reg_reg));
  KanTop_KanAcceleratorWrapper_0_0_axis_register_25 axis_register_t_inst
       (.AR(axis_register_t_inst_n_26),
        .AS(axis_register_t_inst_n_5),
        .D(D),
        .Q(Q),
        .bypass_add_reg_0_reg(\temp_m_axis_tdata_reg_reg[15] ),
        .bypass_add_reg_0_reg_0(int_axis_l_tvalid),
        .core_clk(core_clk),
        .fsm_rst(fsm_rst),
        .\fsm_state_next_reg[0]_i_1__3 (fsm_state),
        .\fsm_state_next_reg[0]_i_1__3_0 (\fsm_state_next_reg[0]_i_1__3 ),
        .int_aps_wght_m_axis_tdata(int_aps_wght_m_axis_tdata),
        .int_aps_wght_m_axis_tlast(int_aps_wght_m_axis_tlast),
        .int_aps_wght_m_axis_tvalid(int_aps_wght_m_axis_tvalid),
        .int_axis_d_tready(int_axis_d_tready),
        .int_axis_t_tvalid(int_axis_t_tvalid),
        .internal_operation_error(internal_operation_error),
        .m_axis_tlast_reg_reg_0(axis_register_t_inst_n_1),
        .m_axis_tlast_reg_reg_1(m_axis_tlast_reg_reg),
        .m_axis_tlast_reg_reg_2(axis_register_t_inst_n_24),
        .m_axis_tlast_reg_reg_3(axis_register_t_inst_n_25),
        .m_axis_tvalid_reg_reg_0(axis_register_t_inst_n_27),
        .m_axis_tvalid_reg_reg_1(store_l_reg_reg),
        .op1({axis_register_t_inst_n_8,axis_register_t_inst_n_9,axis_register_t_inst_n_10,axis_register_t_inst_n_11,axis_register_t_inst_n_12,axis_register_t_inst_n_13,axis_register_t_inst_n_14,axis_register_t_inst_n_15,axis_register_t_inst_n_16,axis_register_t_inst_n_17,axis_register_t_inst_n_18,axis_register_t_inst_n_19,axis_register_t_inst_n_20,axis_register_t_inst_n_21,axis_register_t_inst_n_22,axis_register_t_inst_n_23}),
        .\pipe_reg[1][5] (int_axis_lr_tlast_6),
        .\pipe_reg[1][5]_0 (AS),
        .\pipe_reg[1][5]_1 (\pipe_reg[1][5] ),
        .\pipe_reg[1][5]_2 (\pipe_reg[1][5]_0 ),
        .\pipe_reg[1][5]_3 (\pipe_reg[1][5]_1 ),
        .s_axis_l_tready_int_1(s_axis_l_tready_int_1),
        .s_axis_tready_early(s_axis_tready_early),
        .s_axis_tready_early_17(s_axis_tready_early_17),
        .s_axis_tready_reg_reg_0(s_axis_tready_reg_reg),
        .s_axis_tready_reg_reg_1(axis_register_t_inst_n_2),
        .s_axis_tvalid_int__0_26(s_axis_tvalid_int__0_26),
        .temp_m_axis_tvalid_reg(temp_m_axis_tvalid_reg_0),
        .temp_m_axis_tvalid_reg_27(temp_m_axis_tvalid_reg_27),
        .temp_m_axis_tvalid_reg_reg_0(control_unit_n_10));
  KanTop_KanAcceleratorWrapper_0_0_ParallelizedLPEControlUnit_26 control_unit
       (.AR(axis_register_t_inst_n_26),
        .AS(axis_register_t_inst_n_5),
        .E(E),
        .Q(Q[2]),
        .bypass_add(bypass_adder),
        .bypass_add_reg_0_reg(axis_register_t_inst_n_27),
        .core_clk(core_clk),
        .drop_l_reg_reg_0(control_unit_n_10),
        .drop_t_0(drop_t_0),
        .err_unalligned_data_reg(err_unalligned_data_reg),
        .err_unalligned_data_reg_2(err_unalligned_data_reg_2),
        .err_unalligned_data_reg_3(err_unalligned_data_reg_3),
        .err_unalligned_data_reg_reg_0(err_unalligned_data_reg_reg),
        .export_rslt_int(export_rslt_int),
        .\fsm_state_next_reg[0]_0 (axis_register_t_inst_n_25),
        .\fsm_state_next_reg[0]_1 (axis_register_t_inst_n_24),
        .\fsm_state_next_reg[2]_0 (\fsm_state_next_reg[0]_i_1__3 ),
        .\fsm_state_next_reg[2]_1 (axis_register_l_inst_n_20),
        .\fsm_state_reg[1]_0 (fsm_state),
        .int_aps_wght_m_axis_tvalid(int_aps_wght_m_axis_tvalid),
        .int_axis_d_tready(int_axis_d_tready),
        .int_axis_l_tvalid_0(int_axis_l_tvalid_0),
        .int_axis_t_tvalid(int_axis_t_tvalid),
        .\m_axis_tdata_reg_reg[0] (s_axis_tready_reg_reg),
        .reset_acc(op_start),
        .\rst_pipeline_reg[3] (control_unit_n_6),
        .s_axis_l_tready_int_1(s_axis_l_tready_int_1),
        .s_axis_tready_early(s_axis_tready_early_1),
        .s_axis_tready_early_0(s_axis_tready_early),
        .s_axis_tready_int_39(s_axis_tready_int_39),
        .s_axis_tready_reg_reg(control_unit_n_13),
        .s_axis_tready_reg_reg_0(s_axis_tready_reg_reg_0),
        .store_l_reg_reg_0(store_l_reg_reg),
        .store_l_reg_reg_1(store_l_reg_reg_0),
        .store_l_reg_reg_2(store_l_reg_reg_1),
        .store_l_reg_reg_3(store_l_reg_reg_2),
        .store_l_reg_reg_4(store_l_reg_reg_3),
        .\temp_m_axis_tdata_reg_reg[15] (s_axis_l_tready_int),
        .\temp_m_axis_tdata_reg_reg[15]_0 (int_axis_l_tvalid),
        .\temp_m_axis_tdata_reg_reg[15]_1 (\temp_m_axis_tdata_reg_reg[15] ),
        .temp_m_axis_tvalid_next1_out(temp_m_axis_tvalid_next1_out),
        .temp_m_axis_tvalid_reg(temp_m_axis_tvalid_reg),
        .temp_m_axis_tvalid_reg_1(temp_m_axis_tvalid_reg_0));
  KanTop_KanAcceleratorWrapper_0_0_DSPELogic_27 data_processing_inst
       (.CEM(CEM),
        .Q(Q[2]),
        .acc(int_axis_d_tdata),
        .acc_reg_reg_0(control_unit_n_13),
        .acc_reg_reg_1(axis_register_t_inst_n_2),
        .bypass_add(bypass_adder),
        .core_clk(core_clk),
        .extra_sig_in(export_rslt_int),
        .extra_sig_out(export_rslt_sync),
        .op0({axis_register_l_inst_n_4,axis_register_l_inst_n_5,axis_register_l_inst_n_6,axis_register_l_inst_n_7,axis_register_l_inst_n_8,axis_register_l_inst_n_9,axis_register_l_inst_n_10,axis_register_l_inst_n_11,axis_register_l_inst_n_12,axis_register_l_inst_n_13,axis_register_l_inst_n_14,axis_register_l_inst_n_15,axis_register_l_inst_n_16,axis_register_l_inst_n_17,axis_register_l_inst_n_18,axis_register_l_inst_n_19}),
        .op1({axis_register_t_inst_n_8,axis_register_t_inst_n_9,axis_register_t_inst_n_10,axis_register_t_inst_n_11,axis_register_t_inst_n_12,axis_register_t_inst_n_13,axis_register_t_inst_n_14,axis_register_t_inst_n_15,axis_register_t_inst_n_16,axis_register_t_inst_n_17,axis_register_t_inst_n_18,axis_register_t_inst_n_19,axis_register_t_inst_n_20,axis_register_t_inst_n_21,axis_register_t_inst_n_22,axis_register_t_inst_n_23}),
        .reset_acc(op_start));
endmodule

(* ORIG_REF_NAME = "ParallelizedLinearProcessingElement" *) 
module KanTop_KanAcceleratorWrapper_0_0_ParallelizedLinearProcessingElement__parameterized2
   (store_l_reg_reg,
    err_unalligned_data_reg,
    int_axis_ud_tvalid_4,
    int_axis_ud_tlast_4,
    s_axis_l_tready_int,
    s_axis_tready_reg_reg,
    CEM,
    store_l_reg_reg_0,
    AS,
    s_axis_tready_early_18,
    store_l_reg_reg_1,
    \m_axis_tdata_reg_reg[32] ,
    Q,
    core_clk,
    int_axis_lr_tlast_6,
    int_aps_wght_m_axis_tlast,
    temp_m_axis_tvalid_next1_out,
    int_aps_wght_m_axis_tvalid,
    D,
    m_axis_tvalid_reg_reg,
    drop_t,
    m_axis_tvalid_reg_reg_0,
    int_aps_wght_m_axis_tdata,
    s_axis_tready_reg_reg_0,
    int_axis_l_tvalid,
    s_axis_tvalid_int__0_28,
    temp_m_axis_tvalid_reg_29,
    s_axis_tready_int_40);
  output store_l_reg_reg;
  output err_unalligned_data_reg;
  output int_axis_ud_tvalid_4;
  output int_axis_ud_tlast_4;
  output s_axis_l_tready_int;
  output s_axis_tready_reg_reg;
  output CEM;
  output store_l_reg_reg_0;
  output [0:0]AS;
  output s_axis_tready_early_18;
  output [0:0]store_l_reg_reg_1;
  output [32:0]\m_axis_tdata_reg_reg[32] ;
  input [0:0]Q;
  input core_clk;
  input int_axis_lr_tlast_6;
  input [0:0]int_aps_wght_m_axis_tlast;
  input temp_m_axis_tvalid_next1_out;
  input [0:0]int_aps_wght_m_axis_tvalid;
  input [15:0]D;
  input m_axis_tvalid_reg_reg;
  input drop_t;
  input m_axis_tvalid_reg_reg_0;
  input [15:0]int_aps_wght_m_axis_tdata;
  input s_axis_tready_reg_reg_0;
  input int_axis_l_tvalid;
  input s_axis_tvalid_int__0_28;
  input temp_m_axis_tvalid_reg_29;
  input s_axis_tready_int_40;

  wire [0:0]AS;
  wire CEM;
  wire [15:0]D;
  wire [0:0]Q;
  wire axis_register_l_inst_n_1;
  wire axis_register_l_inst_n_10;
  wire axis_register_l_inst_n_11;
  wire axis_register_l_inst_n_12;
  wire axis_register_l_inst_n_13;
  wire axis_register_l_inst_n_14;
  wire axis_register_l_inst_n_15;
  wire axis_register_l_inst_n_16;
  wire axis_register_l_inst_n_17;
  wire axis_register_l_inst_n_18;
  wire axis_register_l_inst_n_19;
  wire axis_register_l_inst_n_2;
  wire axis_register_l_inst_n_20;
  wire axis_register_l_inst_n_21;
  wire axis_register_l_inst_n_4;
  wire axis_register_l_inst_n_5;
  wire axis_register_l_inst_n_6;
  wire axis_register_l_inst_n_7;
  wire axis_register_l_inst_n_8;
  wire axis_register_l_inst_n_9;
  wire axis_register_t_inst_n_1;
  wire axis_register_t_inst_n_10;
  wire axis_register_t_inst_n_11;
  wire axis_register_t_inst_n_12;
  wire axis_register_t_inst_n_13;
  wire axis_register_t_inst_n_14;
  wire axis_register_t_inst_n_15;
  wire axis_register_t_inst_n_16;
  wire axis_register_t_inst_n_17;
  wire axis_register_t_inst_n_18;
  wire axis_register_t_inst_n_19;
  wire axis_register_t_inst_n_2;
  wire axis_register_t_inst_n_20;
  wire axis_register_t_inst_n_21;
  wire axis_register_t_inst_n_23;
  wire axis_register_t_inst_n_5;
  wire axis_register_t_inst_n_6;
  wire axis_register_t_inst_n_7;
  wire axis_register_t_inst_n_8;
  wire axis_register_t_inst_n_9;
  wire bypass_adder;
  wire control_unit_n_4;
  wire control_unit_n_6;
  wire core_clk;
  wire drop_t;
  wire err_unalligned_data_reg;
  wire export_rslt_int;
  wire export_rslt_sync;
  wire [15:0]int_aps_wght_m_axis_tdata;
  wire [0:0]int_aps_wght_m_axis_tlast;
  wire [0:0]int_aps_wght_m_axis_tvalid;
  wire [32:0]int_axis_d_tdata;
  wire int_axis_d_tready;
  wire int_axis_l_tvalid;
  wire int_axis_l_tvalid_1;
  wire int_axis_lr_tlast_6;
  wire int_axis_t_tvalid;
  wire int_axis_ud_tlast_4;
  wire int_axis_ud_tvalid_4;
  wire [32:0]\m_axis_tdata_reg_reg[32] ;
  wire m_axis_tvalid_reg_reg;
  wire m_axis_tvalid_reg_reg_0;
  wire op_start;
  wire s_axis_l_tready_int;
  wire s_axis_tready_early;
  wire s_axis_tready_early_18;
  wire s_axis_tready_int_40;
  wire s_axis_tready_reg_reg;
  wire s_axis_tready_reg_reg_0;
  wire s_axis_tvalid_int__0_28;
  wire store_l_reg_reg;
  wire store_l_reg_reg_0;
  wire [0:0]store_l_reg_reg_1;
  wire temp_m_axis_tvalid_next1_out;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_29;

  KanTop_KanAcceleratorWrapper_0_0_axis_register__parameterized3 axis_register_d_inst
       (.Q(Q),
        .acc(int_axis_d_tdata),
        .core_clk(core_clk),
        .drop_t(drop_t),
        .extra_sig_out(export_rslt_sync),
        .int_axis_d_tready(int_axis_d_tready),
        .int_axis_ud_tlast_4(int_axis_ud_tlast_4),
        .int_axis_ud_tvalid_4(int_axis_ud_tvalid_4),
        .\m_axis_tdata_reg_reg[32]_0 (\m_axis_tdata_reg_reg[32] ),
        .m_axis_tvalid_reg_reg_0(m_axis_tvalid_reg_reg),
        .m_axis_tvalid_reg_reg_1(m_axis_tvalid_reg_reg_0));
  KanTop_KanAcceleratorWrapper_0_0_axis_register__parameterized4_21 axis_register_l_inst
       (.AR(axis_register_l_inst_n_21),
        .D(D),
        .Q(Q),
        .core_clk(core_clk),
        .\fsm_state_next_reg[0] (axis_register_t_inst_n_1),
        .int_axis_l_tvalid_1(int_axis_l_tvalid_1),
        .int_axis_lr_tlast_6(int_axis_lr_tlast_6),
        .int_axis_t_tvalid(int_axis_t_tvalid),
        .m_axis_tlast_reg_reg_0(axis_register_l_inst_n_1),
        .m_axis_tlast_reg_reg_1(axis_register_l_inst_n_20),
        .m_axis_tvalid_reg_reg_0(axis_register_l_inst_n_2),
        .op0({axis_register_l_inst_n_4,axis_register_l_inst_n_5,axis_register_l_inst_n_6,axis_register_l_inst_n_7,axis_register_l_inst_n_8,axis_register_l_inst_n_9,axis_register_l_inst_n_10,axis_register_l_inst_n_11,axis_register_l_inst_n_12,axis_register_l_inst_n_13,axis_register_l_inst_n_14,axis_register_l_inst_n_15,axis_register_l_inst_n_16,axis_register_l_inst_n_17,axis_register_l_inst_n_18,axis_register_l_inst_n_19}),
        .s_axis_tready_reg_reg_0(s_axis_l_tready_int),
        .s_axis_tready_reg_reg_1(s_axis_tready_reg_reg_0),
        .temp_m_axis_tvalid_next1_out(temp_m_axis_tvalid_next1_out),
        .temp_m_axis_tvalid_reg_reg_0(control_unit_n_6));
  KanTop_KanAcceleratorWrapper_0_0_axis_register_22 axis_register_t_inst
       (.AS(AS),
        .Q(Q),
        .core_clk(core_clk),
        .err_unalligned_data_reg_reg(axis_register_l_inst_n_1),
        .int_aps_wght_m_axis_tdata(int_aps_wght_m_axis_tdata),
        .int_aps_wght_m_axis_tlast(int_aps_wght_m_axis_tlast),
        .int_aps_wght_m_axis_tvalid(int_aps_wght_m_axis_tvalid),
        .int_axis_l_tvalid_1(int_axis_l_tvalid_1),
        .int_axis_t_tvalid(int_axis_t_tvalid),
        .m_axis_tlast_reg_reg_0(axis_register_t_inst_n_1),
        .m_axis_tvalid_reg_reg_0(axis_register_t_inst_n_21),
        .m_axis_tvalid_reg_reg_1(axis_register_t_inst_n_23),
        .m_axis_tvalid_reg_reg_2(store_l_reg_reg),
        .op1({axis_register_t_inst_n_5,axis_register_t_inst_n_6,axis_register_t_inst_n_7,axis_register_t_inst_n_8,axis_register_t_inst_n_9,axis_register_t_inst_n_10,axis_register_t_inst_n_11,axis_register_t_inst_n_12,axis_register_t_inst_n_13,axis_register_t_inst_n_14,axis_register_t_inst_n_15,axis_register_t_inst_n_16,axis_register_t_inst_n_17,axis_register_t_inst_n_18,axis_register_t_inst_n_19,axis_register_t_inst_n_20}),
        .s_axis_tready_early(s_axis_tready_early),
        .s_axis_tready_early_18(s_axis_tready_early_18),
        .s_axis_tready_reg_reg_0(s_axis_tready_reg_reg),
        .s_axis_tready_reg_reg_1(axis_register_t_inst_n_2),
        .s_axis_tvalid_int__0_28(s_axis_tvalid_int__0_28),
        .temp_m_axis_tvalid_reg(temp_m_axis_tvalid_reg),
        .temp_m_axis_tvalid_reg_29(temp_m_axis_tvalid_reg_29),
        .temp_m_axis_tvalid_reg_reg_0(control_unit_n_4));
  KanTop_KanAcceleratorWrapper_0_0_ParallelizedLPEControlUnit control_unit
       (.AR(axis_register_l_inst_n_21),
        .AS(AS),
        .Q(Q),
        .bypass_add(bypass_adder),
        .bypass_add_reg_0_reg(axis_register_t_inst_n_23),
        .core_clk(core_clk),
        .drop_l_reg_reg_0(control_unit_n_4),
        .drop_l_reg_reg_1(control_unit_n_6),
        .err_unalligned_data_reg(err_unalligned_data_reg),
        .export_rslt_int(export_rslt_int),
        .\fsm_state_next_reg[0]_0 (axis_register_t_inst_n_21),
        .\fsm_state_next_reg[0]_i_1__5_0 (axis_register_l_inst_n_1),
        .\fsm_state_next_reg[0]_i_1__5_1 (axis_register_t_inst_n_1),
        .\fsm_state_next_reg[1]_i_1__5_0 (axis_register_l_inst_n_20),
        .int_aps_wght_m_axis_tvalid(int_aps_wght_m_axis_tvalid),
        .int_axis_d_tready(int_axis_d_tready),
        .int_axis_l_tvalid(int_axis_l_tvalid),
        .int_axis_l_tvalid_1(int_axis_l_tvalid_1),
        .int_axis_t_tvalid(int_axis_t_tvalid),
        .\m_axis_tdata_reg_reg[0] (s_axis_tready_reg_reg),
        .reset_acc(op_start),
        .s_axis_l_tready_int(s_axis_l_tready_int),
        .s_axis_tready_early(s_axis_tready_early),
        .s_axis_tready_int_40(s_axis_tready_int_40),
        .store_l_reg_reg_0(store_l_reg_reg),
        .store_l_reg_reg_1(store_l_reg_reg_0),
        .store_l_reg_reg_2(store_l_reg_reg_1),
        .temp_m_axis_tvalid_reg(temp_m_axis_tvalid_reg));
  KanTop_KanAcceleratorWrapper_0_0_DSPELogic data_processing_inst
       (.CEM(CEM),
        .Q(Q),
        .acc(int_axis_d_tdata),
        .acc_reg_reg_0(axis_register_l_inst_n_2),
        .acc_reg_reg_1(axis_register_t_inst_n_2),
        .bypass_add(bypass_adder),
        .core_clk(core_clk),
        .extra_sig_in(export_rslt_int),
        .extra_sig_out(export_rslt_sync),
        .op0({axis_register_l_inst_n_4,axis_register_l_inst_n_5,axis_register_l_inst_n_6,axis_register_l_inst_n_7,axis_register_l_inst_n_8,axis_register_l_inst_n_9,axis_register_l_inst_n_10,axis_register_l_inst_n_11,axis_register_l_inst_n_12,axis_register_l_inst_n_13,axis_register_l_inst_n_14,axis_register_l_inst_n_15,axis_register_l_inst_n_16,axis_register_l_inst_n_17,axis_register_l_inst_n_18,axis_register_l_inst_n_19}),
        .op1({axis_register_t_inst_n_5,axis_register_t_inst_n_6,axis_register_t_inst_n_7,axis_register_t_inst_n_8,axis_register_t_inst_n_9,axis_register_t_inst_n_10,axis_register_t_inst_n_11,axis_register_t_inst_n_12,axis_register_t_inst_n_13,axis_register_t_inst_n_14,axis_register_t_inst_n_15,axis_register_t_inst_n_16,axis_register_t_inst_n_17,axis_register_t_inst_n_18,axis_register_t_inst_n_19,axis_register_t_inst_n_20}),
        .reset_acc(op_start));
endmodule

(* ORIG_REF_NAME = "ParallelizedLinearProcessingElement" *) 
module KanTop_KanAcceleratorWrapper_0_0_ParallelizedLinearProcessingElement__parameterized3
   (store_l_reg_reg,
    drop_t,
    err_unalligned_data_reg,
    s_axis_tready_reg_reg,
    s_axis_tready_reg_reg_0,
    int_axis_lr_tlast_3,
    extra_sig_in,
    int_axis_l_tvalid,
    store_l_reg_reg_0,
    full_next_1,
    s_axis_tready_reg_reg_1,
    s_axis_tready_reg_reg_2,
    \extra_sig_reg_1_reg[1] ,
    extra_sig_out,
    acc_res_reg_reg,
    AS,
    m_axis_tvalid_reg_reg,
    drop_l_reg_reg,
    int_buf_rslt_s_axis_tdata,
    s_axis_tready_early_19,
    store_l_reg_reg_1,
    \m_axis_tdata_reg_reg[15] ,
    Q,
    core_clk,
    temp_m_axis_tlast_reg_reg,
    int_aps_wght_m_axis_tlast,
    E,
    empty_reg_2,
    int_aps_wght_m_axis_tvalid,
    s_axis_l_tready_int,
    temp_m_axis_tlast_reg_reg_0,
    int_aps_wght_m_axis_tdata,
    full_reg_3,
    int_axis_act_func_tvalid,
    int_axis_ud_tlast_7,
    \fsm_state_next_reg[0] ,
    int_axis_ud_tvalid_7,
    op2,
    s_axis_tvalid_int__0_30,
    temp_m_axis_tvalid_reg_31,
    s_axis_tready_int_41);
  output store_l_reg_reg;
  output drop_t;
  output err_unalligned_data_reg;
  output s_axis_tready_reg_reg;
  output s_axis_tready_reg_reg_0;
  output int_axis_lr_tlast_3;
  output [0:0]extra_sig_in;
  output int_axis_l_tvalid;
  output store_l_reg_reg_0;
  output full_next_1;
  output s_axis_tready_reg_reg_1;
  output s_axis_tready_reg_reg_2;
  output \extra_sig_reg_1_reg[1] ;
  output [0:0]extra_sig_out;
  output acc_res_reg_reg;
  output [0:0]AS;
  output m_axis_tvalid_reg_reg;
  output drop_l_reg_reg;
  output [11:0]int_buf_rslt_s_axis_tdata;
  output s_axis_tready_early_19;
  output [0:0]store_l_reg_reg_1;
  output [15:0]\m_axis_tdata_reg_reg[15] ;
  input [0:0]Q;
  input core_clk;
  input [16:0]temp_m_axis_tlast_reg_reg;
  input [0:0]int_aps_wght_m_axis_tlast;
  input [0:0]E;
  input empty_reg_2;
  input [0:0]int_aps_wght_m_axis_tvalid;
  input s_axis_l_tready_int;
  input temp_m_axis_tlast_reg_reg_0;
  input [15:0]int_aps_wght_m_axis_tdata;
  input full_reg_3;
  input [0:0]int_axis_act_func_tvalid;
  input int_axis_ud_tlast_7;
  input \fsm_state_next_reg[0] ;
  input int_axis_ud_tvalid_7;
  input [32:0]op2;
  input s_axis_tvalid_int__0_30;
  input temp_m_axis_tvalid_reg_31;
  input s_axis_tready_int_41;

  wire [0:0]AS;
  wire CEM;
  wire [0:0]E;
  wire [0:0]Q;
  wire acc_res;
  wire acc_res_reg_reg;
  wire axis_register_l_inst_n_10;
  wire axis_register_l_inst_n_11;
  wire axis_register_l_inst_n_12;
  wire axis_register_l_inst_n_13;
  wire axis_register_l_inst_n_14;
  wire axis_register_l_inst_n_15;
  wire axis_register_l_inst_n_16;
  wire axis_register_l_inst_n_17;
  wire axis_register_l_inst_n_18;
  wire axis_register_l_inst_n_19;
  wire axis_register_l_inst_n_2;
  wire axis_register_l_inst_n_20;
  wire axis_register_l_inst_n_21;
  wire axis_register_l_inst_n_24;
  wire axis_register_l_inst_n_5;
  wire axis_register_l_inst_n_6;
  wire axis_register_l_inst_n_7;
  wire axis_register_l_inst_n_8;
  wire axis_register_l_inst_n_9;
  wire axis_register_t_inst_n_1;
  wire axis_register_t_inst_n_10;
  wire axis_register_t_inst_n_11;
  wire axis_register_t_inst_n_12;
  wire axis_register_t_inst_n_13;
  wire axis_register_t_inst_n_14;
  wire axis_register_t_inst_n_15;
  wire axis_register_t_inst_n_16;
  wire axis_register_t_inst_n_17;
  wire axis_register_t_inst_n_18;
  wire axis_register_t_inst_n_19;
  wire axis_register_t_inst_n_2;
  wire axis_register_t_inst_n_20;
  wire axis_register_t_inst_n_21;
  wire axis_register_t_inst_n_23;
  wire axis_register_t_inst_n_24;
  wire axis_register_t_inst_n_5;
  wire axis_register_t_inst_n_6;
  wire axis_register_t_inst_n_7;
  wire axis_register_t_inst_n_8;
  wire axis_register_t_inst_n_9;
  wire bypass_adder;
  wire bypass_mlt_reg_0;
  wire control_unit_n_14;
  wire control_unit_n_4;
  wire control_unit_n_5;
  wire control_unit_n_7;
  wire core_clk;
  wire drop_l_reg_reg;
  wire drop_t;
  wire empty_reg_2;
  wire err_unalligned_data_reg;
  wire [0:0]extra_sig_in;
  wire [0:0]extra_sig_out;
  wire \extra_sig_reg_1_reg[1] ;
  wire [1:0]fsm_state;
  wire \fsm_state_next_reg[0] ;
  wire full_next_1;
  wire full_reg_3;
  wire [15:0]int_aps_wght_m_axis_tdata;
  wire [0:0]int_aps_wght_m_axis_tlast;
  wire [0:0]int_aps_wght_m_axis_tvalid;
  wire [0:0]int_axis_act_func_tvalid;
  wire int_axis_l_tvalid;
  wire int_axis_lr_tlast_3;
  wire int_axis_t_tvalid;
  wire int_axis_ud_tlast_7;
  wire int_axis_ud_tvalid_7;
  wire [11:0]int_buf_rslt_s_axis_tdata;
  wire [15:0]\m_axis_tdata_reg_reg[15] ;
  wire m_axis_tvalid_reg_reg;
  wire [32:0]op2;
  wire op_start;
  wire s_axis_l_tready_int;
  wire s_axis_tready_early;
  wire s_axis_tready_early_1;
  wire s_axis_tready_early_19;
  wire s_axis_tready_int_41;
  wire s_axis_tready_reg_reg;
  wire s_axis_tready_reg_reg_0;
  wire s_axis_tready_reg_reg_1;
  wire s_axis_tready_reg_reg_2;
  wire s_axis_tvalid_int__0_30;
  wire store_l_reg_reg;
  wire store_l_reg_reg_0;
  wire [0:0]store_l_reg_reg_1;
  wire [16:0]temp_m_axis_tlast_reg_reg;
  wire temp_m_axis_tlast_reg_reg_0;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_0;
  wire temp_m_axis_tvalid_reg_31;

  LUT1 #(
    .INIT(2'h1)) 
    acc_reg_reg_i_4
       (.I0(bypass_mlt_reg_0),
        .O(CEM));
  KanTop_KanAcceleratorWrapper_0_0_axis_register__parameterized4_17 axis_register_l_inst
       (.E(control_unit_n_5),
        .Q(Q),
        .bypass_add_reg_0_reg(temp_m_axis_tlast_reg_reg_0),
        .core_clk(core_clk),
        .empty_reg_2(empty_reg_2),
        .\fsm_state_next_reg[2]_i_1__0 (axis_register_t_inst_n_1),
        .full_reg_3(full_reg_3),
        .int_axis_act_func_tvalid(int_axis_act_func_tvalid),
        .int_axis_t_tvalid(int_axis_t_tvalid),
        .\m_axis_tdata_reg_reg[15]_0 (\m_axis_tdata_reg_reg[15] ),
        .m_axis_tlast_reg_reg_0(int_axis_lr_tlast_3),
        .m_axis_tlast_reg_reg_1(drop_t),
        .m_axis_tlast_reg_reg_2(store_l_reg_reg_0),
        .m_axis_tvalid_reg_reg_0(int_axis_l_tvalid),
        .m_axis_tvalid_reg_reg_1(axis_register_l_inst_n_5),
        .m_axis_tvalid_reg_reg_2(store_l_reg_reg),
        .op0({axis_register_l_inst_n_6,axis_register_l_inst_n_7,axis_register_l_inst_n_8,axis_register_l_inst_n_9,axis_register_l_inst_n_10,axis_register_l_inst_n_11,axis_register_l_inst_n_12,axis_register_l_inst_n_13,axis_register_l_inst_n_14,axis_register_l_inst_n_15,axis_register_l_inst_n_16,axis_register_l_inst_n_17,axis_register_l_inst_n_18,axis_register_l_inst_n_19,axis_register_l_inst_n_20,axis_register_l_inst_n_21}),
        .s_axis_l_tready_int(s_axis_l_tready_int),
        .s_axis_tready_early(s_axis_tready_early),
        .s_axis_tready_reg_reg_0(s_axis_tready_reg_reg),
        .s_axis_tready_reg_reg_1(axis_register_l_inst_n_2),
        .s_axis_tready_reg_reg_2(s_axis_tready_reg_reg_1),
        .s_axis_tready_reg_reg_3(s_axis_tready_reg_reg_2),
        .store_l_reg_reg(axis_register_l_inst_n_24),
        .temp_m_axis_tlast_reg_reg_0(temp_m_axis_tlast_reg_reg),
        .temp_m_axis_tvalid_reg(temp_m_axis_tvalid_reg),
        .temp_m_axis_tvalid_reg_reg_0(control_unit_n_4));
  KanTop_KanAcceleratorWrapper_0_0_axis_register_18 axis_register_t_inst
       (.AR(axis_register_t_inst_n_21),
        .AS(AS),
        .E(E),
        .Q(Q),
        .core_clk(core_clk),
        .err_unalligned_data_reg_reg(int_axis_lr_tlast_3),
        .err_unalligned_data_reg_reg_0(temp_m_axis_tlast_reg_reg_0),
        .err_unalligned_data_reg_reg_1(int_axis_l_tvalid),
        .\fsm_state_next_reg[0] (\fsm_state_next_reg[0] ),
        .\fsm_state_next_reg[0]_i_1__0 (extra_sig_in),
        .\fsm_state_next_reg[0]_i_1__0_0 (fsm_state),
        .int_aps_wght_m_axis_tdata(int_aps_wght_m_axis_tdata),
        .int_aps_wght_m_axis_tlast(int_aps_wght_m_axis_tlast),
        .int_aps_wght_m_axis_tvalid(int_aps_wght_m_axis_tvalid),
        .int_axis_t_tvalid(int_axis_t_tvalid),
        .m_axis_tlast_reg_reg_0(axis_register_t_inst_n_1),
        .m_axis_tlast_reg_reg_1(axis_register_t_inst_n_23),
        .m_axis_tlast_reg_reg_2(axis_register_t_inst_n_24),
        .m_axis_tvalid_reg_reg_0(store_l_reg_reg),
        .op1({axis_register_t_inst_n_5,axis_register_t_inst_n_6,axis_register_t_inst_n_7,axis_register_t_inst_n_8,axis_register_t_inst_n_9,axis_register_t_inst_n_10,axis_register_t_inst_n_11,axis_register_t_inst_n_12,axis_register_t_inst_n_13,axis_register_t_inst_n_14,axis_register_t_inst_n_15,axis_register_t_inst_n_16,axis_register_t_inst_n_17,axis_register_t_inst_n_18,axis_register_t_inst_n_19,axis_register_t_inst_n_20}),
        .s_axis_l_tready_int(s_axis_l_tready_int),
        .s_axis_tready_early(s_axis_tready_early_1),
        .s_axis_tready_early_19(s_axis_tready_early_19),
        .s_axis_tready_reg_reg_0(s_axis_tready_reg_reg_0),
        .s_axis_tready_reg_reg_1(axis_register_t_inst_n_2),
        .s_axis_tvalid_int__0_30(s_axis_tvalid_int__0_30),
        .temp_m_axis_tvalid_reg(temp_m_axis_tvalid_reg_0),
        .temp_m_axis_tvalid_reg_31(temp_m_axis_tvalid_reg_31),
        .temp_m_axis_tvalid_reg_reg_0(control_unit_n_14));
  KanTop_KanAcceleratorWrapper_0_0_ParallelizedLPEControlUnit__parameterized0_19 control_unit
       (.AR({Q,axis_register_t_inst_n_21}),
        .AS(AS),
        .E(E),
        .Q(fsm_state),
        .acc_res(acc_res),
        .acc_res_reg_reg_0(acc_res_reg_reg),
        .bypass_add(bypass_adder),
        .bypass_add_reg_0_reg(axis_register_l_inst_n_5),
        .core_clk(core_clk),
        .drop_l_reg_reg_0(drop_t),
        .drop_l_reg_reg_1(control_unit_n_5),
        .drop_l_reg_reg_2(control_unit_n_14),
        .drop_l_reg_reg_3(drop_l_reg_reg),
        .empty_reg_2(empty_reg_2),
        .empty_reg_reg(control_unit_n_4),
        .err_unalligned_data_reg(err_unalligned_data_reg),
        .\fsm_state_next_reg[0]_0 (axis_register_t_inst_n_23),
        .\fsm_state_next_reg[0]_1 (axis_register_t_inst_n_24),
        .\fsm_state_next_reg[2]_0 (\fsm_state_next_reg[0] ),
        .\fsm_state_next_reg[2]_1 (axis_register_l_inst_n_24),
        .full_next_1(full_next_1),
        .full_reg_3(full_reg_3),
        .int_aps_wght_m_axis_tvalid(int_aps_wght_m_axis_tvalid),
        .int_axis_act_func_tvalid(int_axis_act_func_tvalid),
        .int_axis_t_tvalid(int_axis_t_tvalid),
        .int_axis_ud_tlast_7(int_axis_ud_tlast_7),
        .int_axis_ud_tvalid_7(int_axis_ud_tvalid_7),
        .local_tlast_reg_reg_0(extra_sig_in),
        .\m_axis_tdata_reg_reg[0] (s_axis_tready_reg_reg_0),
        .m_axis_tvalid_reg_reg(m_axis_tvalid_reg_reg),
        .reset_acc(op_start),
        .\rst_pipeline_reg[3] (control_unit_n_7),
        .s_axis_l_tready_int(s_axis_l_tready_int),
        .s_axis_tready_early(s_axis_tready_early_1),
        .s_axis_tready_early_0(s_axis_tready_early),
        .s_axis_tready_int_41(s_axis_tready_int_41),
        .store_l_reg_reg_0(store_l_reg_reg),
        .store_l_reg_reg_1(store_l_reg_reg_0),
        .store_l_reg_reg_2(store_l_reg_reg_1),
        .temp_m_axis_tlast_reg_reg(int_axis_l_tvalid),
        .temp_m_axis_tlast_reg_reg_0(temp_m_axis_tlast_reg_reg_0),
        .temp_m_axis_tvalid_reg(temp_m_axis_tvalid_reg),
        .temp_m_axis_tvalid_reg_1(temp_m_axis_tvalid_reg_0),
        .temp_m_axis_tvalid_reg_reg(s_axis_tready_reg_reg));
  KanTop_KanAcceleratorWrapper_0_0_DSPELogic__parameterized0_20 data_processing_inst
       (.CEA2(bypass_mlt_reg_0),
        .CEM(CEM),
        .Q(Q),
        .acc_reg_reg_0(axis_register_l_inst_n_2),
        .acc_reg_reg_1(control_unit_n_7),
        .acc_reg_reg_2(axis_register_t_inst_n_2),
        .acc_res(acc_res),
        .bypass_add(bypass_adder),
        .core_clk(core_clk),
        .extra_sig_in(extra_sig_in),
        .\extra_sig_reg_1_reg[1]_0 (extra_sig_out),
        .\extra_sig_reg_1_reg[1]_1 (\extra_sig_reg_1_reg[1] ),
        .int_buf_rslt_s_axis_tdata(int_buf_rslt_s_axis_tdata),
        .m_axis_tvalid_reg_reg(store_l_reg_reg),
        .op0({axis_register_l_inst_n_6,axis_register_l_inst_n_7,axis_register_l_inst_n_8,axis_register_l_inst_n_9,axis_register_l_inst_n_10,axis_register_l_inst_n_11,axis_register_l_inst_n_12,axis_register_l_inst_n_13,axis_register_l_inst_n_14,axis_register_l_inst_n_15,axis_register_l_inst_n_16,axis_register_l_inst_n_17,axis_register_l_inst_n_18,axis_register_l_inst_n_19,axis_register_l_inst_n_20,axis_register_l_inst_n_21}),
        .op1({axis_register_t_inst_n_5,axis_register_t_inst_n_6,axis_register_t_inst_n_7,axis_register_t_inst_n_8,axis_register_t_inst_n_9,axis_register_t_inst_n_10,axis_register_t_inst_n_11,axis_register_t_inst_n_12,axis_register_t_inst_n_13,axis_register_t_inst_n_14,axis_register_t_inst_n_15,axis_register_t_inst_n_16,axis_register_t_inst_n_17,axis_register_t_inst_n_18,axis_register_t_inst_n_19,axis_register_t_inst_n_20}),
        .op2(op2),
        .reset_acc(op_start));
endmodule

(* ORIG_REF_NAME = "ParallelizedLinearProcessingElement" *) 
module KanTop_KanAcceleratorWrapper_0_0_ParallelizedLinearProcessingElement__parameterized4
   (store_l_reg_reg,
    drop_t,
    s_axis_l_tready_int,
    s_axis_tready_reg_reg,
    int_axis_lr_tlast_2,
    extra_sig_in,
    int_axis_l_tvalid,
    store_l_reg_reg_0,
    store_l_reg_reg_1,
    \extra_sig_reg_1_reg[1] ,
    extra_sig_out,
    acc_res_reg_reg,
    m_axis_tvalid_reg_reg,
    AS,
    drop_l_reg_reg,
    err_unalligned_data_reg_reg,
    int_buf_rslt_s_axis_tdata,
    s_axis_tready_early_20,
    store_l_reg_reg_2,
    \m_axis_tdata_reg_reg[15] ,
    Q,
    core_clk,
    int_axis_lr_tlast_3,
    int_aps_wght_m_axis_tlast,
    export_rslt_reg_reg,
    temp_m_axis_tvalid_reg_reg,
    temp_m_axis_tvalid_reg_reg_0,
    int_aps_wght_m_axis_tvalid,
    int_axis_l_tvalid_0,
    \fsm_state_next_reg[0]_i_1__2 ,
    s_axis_l_tready_int_1,
    m_axis_tvalid_reg_reg_0,
    m_axis_tvalid_reg_reg_1,
    D,
    int_aps_wght_m_axis_tdata,
    int_axis_ud_tlast_6,
    int_axis_ud_tvalid_6,
    err_unalligned_data_reg,
    err_unalligned_data_reg_2,
    err_unalligned_data_reg_3,
    op2,
    s_axis_tvalid_int__0_32,
    temp_m_axis_tvalid_reg_33,
    s_axis_tready_int_42);
  output store_l_reg_reg;
  output drop_t;
  output s_axis_l_tready_int;
  output s_axis_tready_reg_reg;
  output int_axis_lr_tlast_2;
  output [0:0]extra_sig_in;
  output int_axis_l_tvalid;
  output store_l_reg_reg_0;
  output store_l_reg_reg_1;
  output \extra_sig_reg_1_reg[1] ;
  output [0:0]extra_sig_out;
  output acc_res_reg_reg;
  output m_axis_tvalid_reg_reg;
  output [0:0]AS;
  output drop_l_reg_reg;
  output err_unalligned_data_reg_reg;
  output [11:0]int_buf_rslt_s_axis_tdata;
  output s_axis_tready_early_20;
  output [0:0]store_l_reg_reg_2;
  output [15:0]\m_axis_tdata_reg_reg[15] ;
  input [0:0]Q;
  input core_clk;
  input int_axis_lr_tlast_3;
  input [0:0]int_aps_wght_m_axis_tlast;
  input [0:0]export_rslt_reg_reg;
  input temp_m_axis_tvalid_reg_reg;
  input temp_m_axis_tvalid_reg_reg_0;
  input [0:0]int_aps_wght_m_axis_tvalid;
  input int_axis_l_tvalid_0;
  input \fsm_state_next_reg[0]_i_1__2 ;
  input s_axis_l_tready_int_1;
  input m_axis_tvalid_reg_reg_0;
  input m_axis_tvalid_reg_reg_1;
  input [15:0]D;
  input [15:0]int_aps_wght_m_axis_tdata;
  input int_axis_ud_tlast_6;
  input int_axis_ud_tvalid_6;
  input err_unalligned_data_reg;
  input err_unalligned_data_reg_2;
  input err_unalligned_data_reg_3;
  input [32:0]op2;
  input s_axis_tvalid_int__0_32;
  input temp_m_axis_tvalid_reg_33;
  input s_axis_tready_int_42;

  wire [0:0]AS;
  wire CEM;
  wire [15:0]D;
  wire [0:0]Q;
  wire acc_res;
  wire acc_res_reg_reg;
  wire axis_register_l_inst_n_10;
  wire axis_register_l_inst_n_11;
  wire axis_register_l_inst_n_12;
  wire axis_register_l_inst_n_13;
  wire axis_register_l_inst_n_14;
  wire axis_register_l_inst_n_15;
  wire axis_register_l_inst_n_16;
  wire axis_register_l_inst_n_17;
  wire axis_register_l_inst_n_18;
  wire axis_register_l_inst_n_19;
  wire axis_register_l_inst_n_2;
  wire axis_register_l_inst_n_20;
  wire axis_register_l_inst_n_21;
  wire axis_register_l_inst_n_22;
  wire axis_register_l_inst_n_5;
  wire axis_register_l_inst_n_6;
  wire axis_register_l_inst_n_7;
  wire axis_register_l_inst_n_8;
  wire axis_register_l_inst_n_9;
  wire axis_register_t_inst_n_1;
  wire axis_register_t_inst_n_10;
  wire axis_register_t_inst_n_11;
  wire axis_register_t_inst_n_12;
  wire axis_register_t_inst_n_13;
  wire axis_register_t_inst_n_14;
  wire axis_register_t_inst_n_15;
  wire axis_register_t_inst_n_16;
  wire axis_register_t_inst_n_17;
  wire axis_register_t_inst_n_18;
  wire axis_register_t_inst_n_19;
  wire axis_register_t_inst_n_2;
  wire axis_register_t_inst_n_20;
  wire axis_register_t_inst_n_21;
  wire axis_register_t_inst_n_22;
  wire axis_register_t_inst_n_24;
  wire axis_register_t_inst_n_5;
  wire axis_register_t_inst_n_6;
  wire axis_register_t_inst_n_7;
  wire axis_register_t_inst_n_8;
  wire axis_register_t_inst_n_9;
  wire bypass_adder;
  wire bypass_mlt_reg_0;
  wire control_unit_n_10;
  wire control_unit_n_17;
  wire control_unit_n_3;
  wire control_unit_n_4;
  wire control_unit_n_5;
  wire control_unit_n_9;
  wire core_clk;
  wire drop_l_reg_reg;
  wire drop_t;
  wire err_unalligned_data_reg;
  wire err_unalligned_data_reg_2;
  wire err_unalligned_data_reg_3;
  wire err_unalligned_data_reg_reg;
  wire [0:0]export_rslt_reg_reg;
  wire [0:0]extra_sig_in;
  wire [0:0]extra_sig_out;
  wire \extra_sig_reg_1_reg[1] ;
  wire [1:0]fsm_state;
  wire \fsm_state_next_reg[0]_i_1__2 ;
  wire [15:0]int_aps_wght_m_axis_tdata;
  wire [0:0]int_aps_wght_m_axis_tlast;
  wire [0:0]int_aps_wght_m_axis_tvalid;
  wire int_axis_l_tvalid;
  wire int_axis_l_tvalid_0;
  wire int_axis_lr_tlast_2;
  wire int_axis_lr_tlast_3;
  wire int_axis_t_tvalid;
  wire int_axis_ud_tlast_6;
  wire int_axis_ud_tvalid_6;
  wire [11:0]int_buf_rslt_s_axis_tdata;
  wire [15:0]\m_axis_tdata_reg_reg[15] ;
  wire m_axis_tvalid_reg_reg;
  wire m_axis_tvalid_reg_reg_0;
  wire m_axis_tvalid_reg_reg_1;
  wire [32:0]op2;
  wire op_start;
  wire s_axis_l_tready_int;
  wire s_axis_l_tready_int_1;
  wire s_axis_tready_early;
  wire s_axis_tready_early_20;
  wire s_axis_tready_int_42;
  wire s_axis_tready_reg_reg;
  wire s_axis_tvalid_int__0_32;
  wire store_l_reg_reg;
  wire store_l_reg_reg_0;
  wire store_l_reg_reg_1;
  wire [0:0]store_l_reg_reg_2;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_0;
  wire temp_m_axis_tvalid_reg_33;
  wire temp_m_axis_tvalid_reg_reg;
  wire temp_m_axis_tvalid_reg_reg_0;

  LUT1 #(
    .INIT(2'h1)) 
    acc_reg_reg_i_4
       (.I0(bypass_mlt_reg_0),
        .O(CEM));
  KanTop_KanAcceleratorWrapper_0_0_axis_register__parameterized4_13 axis_register_l_inst
       (.D(D),
        .E(control_unit_n_9),
        .Q(Q),
        .bypass_add_reg_0_reg(m_axis_tvalid_reg_reg_0),
        .core_clk(core_clk),
        .\fsm_state_next_reg[2]_i_1__2 (axis_register_t_inst_n_1),
        .int_axis_lr_tlast_3(int_axis_lr_tlast_3),
        .int_axis_t_tvalid(int_axis_t_tvalid),
        .\m_axis_tdata_reg_reg[0]_0 (control_unit_n_4),
        .\m_axis_tdata_reg_reg[15]_0 (\m_axis_tdata_reg_reg[15] ),
        .m_axis_tlast_reg_reg_0(int_axis_lr_tlast_2),
        .m_axis_tvalid_reg_reg_0(axis_register_l_inst_n_2),
        .m_axis_tvalid_reg_reg_1(int_axis_l_tvalid),
        .m_axis_tvalid_reg_reg_2(axis_register_l_inst_n_5),
        .m_axis_tvalid_reg_reg_3(drop_t),
        .m_axis_tvalid_reg_reg_4(store_l_reg_reg_1),
        .m_axis_tvalid_reg_reg_5(m_axis_tvalid_reg_reg_1),
        .op0({axis_register_l_inst_n_6,axis_register_l_inst_n_7,axis_register_l_inst_n_8,axis_register_l_inst_n_9,axis_register_l_inst_n_10,axis_register_l_inst_n_11,axis_register_l_inst_n_12,axis_register_l_inst_n_13,axis_register_l_inst_n_14,axis_register_l_inst_n_15,axis_register_l_inst_n_16,axis_register_l_inst_n_17,axis_register_l_inst_n_18,axis_register_l_inst_n_19,axis_register_l_inst_n_20,axis_register_l_inst_n_21}),
        .s_axis_l_tready_int_1(s_axis_l_tready_int_1),
        .s_axis_tready_reg_reg_0(s_axis_l_tready_int),
        .s_axis_tready_reg_reg_1(control_unit_n_5),
        .store_l_reg_reg(axis_register_l_inst_n_22),
        .temp_m_axis_tvalid_reg(temp_m_axis_tvalid_reg),
        .temp_m_axis_tvalid_reg_reg_0(control_unit_n_3));
  KanTop_KanAcceleratorWrapper_0_0_axis_register_14 axis_register_t_inst
       (.AR(axis_register_t_inst_n_22),
        .AS(AS),
        .Q(Q),
        .core_clk(core_clk),
        .err_unalligned_data_reg_reg(int_axis_lr_tlast_2),
        .err_unalligned_data_reg_reg_0(m_axis_tvalid_reg_reg_0),
        .err_unalligned_data_reg_reg_1(int_axis_l_tvalid),
        .\fsm_state_next_reg[0]_i_1__2 (fsm_state),
        .\fsm_state_next_reg[0]_i_1__2_0 (\fsm_state_next_reg[0]_i_1__2 ),
        .\fsm_state_next_reg[0]_i_1__2_1 (extra_sig_in),
        .\fsm_state_next_reg[0]_i_1__2_2 (export_rslt_reg_reg),
        .int_aps_wght_m_axis_tdata(int_aps_wght_m_axis_tdata),
        .int_aps_wght_m_axis_tlast(int_aps_wght_m_axis_tlast),
        .int_aps_wght_m_axis_tvalid(int_aps_wght_m_axis_tvalid),
        .int_axis_t_tvalid(int_axis_t_tvalid),
        .m_axis_tlast_reg_reg_0(axis_register_t_inst_n_1),
        .m_axis_tlast_reg_reg_1(axis_register_t_inst_n_21),
        .m_axis_tlast_reg_reg_2(axis_register_t_inst_n_24),
        .m_axis_tvalid_reg_reg_0(store_l_reg_reg),
        .op1({axis_register_t_inst_n_5,axis_register_t_inst_n_6,axis_register_t_inst_n_7,axis_register_t_inst_n_8,axis_register_t_inst_n_9,axis_register_t_inst_n_10,axis_register_t_inst_n_11,axis_register_t_inst_n_12,axis_register_t_inst_n_13,axis_register_t_inst_n_14,axis_register_t_inst_n_15,axis_register_t_inst_n_16,axis_register_t_inst_n_17,axis_register_t_inst_n_18,axis_register_t_inst_n_19,axis_register_t_inst_n_20}),
        .s_axis_l_tready_int_1(s_axis_l_tready_int_1),
        .s_axis_tready_early(s_axis_tready_early),
        .s_axis_tready_early_20(s_axis_tready_early_20),
        .s_axis_tready_reg_reg_0(s_axis_tready_reg_reg),
        .s_axis_tready_reg_reg_1(axis_register_t_inst_n_2),
        .s_axis_tvalid_int__0_32(s_axis_tvalid_int__0_32),
        .temp_m_axis_tvalid_reg(temp_m_axis_tvalid_reg_0),
        .temp_m_axis_tvalid_reg_33(temp_m_axis_tvalid_reg_33),
        .temp_m_axis_tvalid_reg_reg_0(control_unit_n_17));
  KanTop_KanAcceleratorWrapper_0_0_ParallelizedLPEControlUnit__parameterized0_15 control_unit
       (.AR(axis_register_t_inst_n_22),
        .AS(AS),
        .E(control_unit_n_9),
        .Q(Q),
        .acc_res(acc_res),
        .acc_res_reg_reg_0(acc_res_reg_reg),
        .bypass_add(bypass_adder),
        .bypass_add_reg_0_reg(axis_register_l_inst_n_5),
        .core_clk(core_clk),
        .drop_l_reg_reg_0(drop_t),
        .drop_l_reg_reg_1(control_unit_n_5),
        .drop_l_reg_reg_2(control_unit_n_17),
        .drop_l_reg_reg_3(drop_l_reg_reg),
        .err_unalligned_data_reg(err_unalligned_data_reg),
        .err_unalligned_data_reg_2(err_unalligned_data_reg_2),
        .err_unalligned_data_reg_3(err_unalligned_data_reg_3),
        .err_unalligned_data_reg_reg_0(err_unalligned_data_reg_reg),
        .export_rslt_reg_reg_0(export_rslt_reg_reg),
        .\fsm_state_next_reg[0]_0 (axis_register_t_inst_n_24),
        .\fsm_state_next_reg[0]_1 (axis_register_t_inst_n_21),
        .\fsm_state_next_reg[2]_0 (\fsm_state_next_reg[0]_i_1__2 ),
        .\fsm_state_next_reg[2]_1 (axis_register_l_inst_n_22),
        .\fsm_state_reg[1]_0 (fsm_state),
        .int_aps_wght_m_axis_tvalid(int_aps_wght_m_axis_tvalid),
        .int_axis_l_tvalid_0(int_axis_l_tvalid_0),
        .int_axis_t_tvalid(int_axis_t_tvalid),
        .int_axis_ud_tlast_6(int_axis_ud_tlast_6),
        .int_axis_ud_tvalid_6(int_axis_ud_tvalid_6),
        .local_tlast_reg_reg_0(extra_sig_in),
        .\m_axis_tdata_reg_reg[0] (s_axis_tready_reg_reg),
        .m_axis_tvalid_reg_reg(control_unit_n_4),
        .m_axis_tvalid_reg_reg_0(m_axis_tvalid_reg_reg),
        .m_axis_tvalid_reg_reg_1(m_axis_tvalid_reg_reg_0),
        .reset_acc(op_start),
        .\rst_pipeline_reg[3] (control_unit_n_10),
        .s_axis_l_tready_int_1(s_axis_l_tready_int_1),
        .s_axis_tready_early(s_axis_tready_early),
        .s_axis_tready_int_42(s_axis_tready_int_42),
        .s_axis_tready_reg_reg(control_unit_n_3),
        .store_l_reg_reg_0(store_l_reg_reg),
        .store_l_reg_reg_1(store_l_reg_reg_0),
        .store_l_reg_reg_2(store_l_reg_reg_1),
        .store_l_reg_reg_3(store_l_reg_reg_2),
        .temp_m_axis_tlast_reg_reg(s_axis_l_tready_int),
        .temp_m_axis_tvalid_reg(temp_m_axis_tvalid_reg),
        .temp_m_axis_tvalid_reg_0(temp_m_axis_tvalid_reg_0),
        .temp_m_axis_tvalid_reg_reg(temp_m_axis_tvalid_reg_reg),
        .temp_m_axis_tvalid_reg_reg_0(temp_m_axis_tvalid_reg_reg_0),
        .temp_m_axis_tvalid_reg_reg_1(int_axis_l_tvalid));
  KanTop_KanAcceleratorWrapper_0_0_DSPELogic__parameterized0_16 data_processing_inst
       (.CEA2(bypass_mlt_reg_0),
        .CEM(CEM),
        .Q(Q),
        .acc_reg_reg_0(axis_register_l_inst_n_2),
        .acc_reg_reg_1(control_unit_n_10),
        .acc_reg_reg_2(axis_register_t_inst_n_2),
        .acc_res(acc_res),
        .bypass_add(bypass_adder),
        .core_clk(core_clk),
        .extra_sig_in(extra_sig_in),
        .\extra_sig_reg_1_reg[1]_0 (extra_sig_out),
        .\extra_sig_reg_1_reg[1]_1 (\extra_sig_reg_1_reg[1] ),
        .int_buf_rslt_s_axis_tdata(int_buf_rslt_s_axis_tdata),
        .m_axis_tvalid_reg_reg(store_l_reg_reg),
        .op0({axis_register_l_inst_n_6,axis_register_l_inst_n_7,axis_register_l_inst_n_8,axis_register_l_inst_n_9,axis_register_l_inst_n_10,axis_register_l_inst_n_11,axis_register_l_inst_n_12,axis_register_l_inst_n_13,axis_register_l_inst_n_14,axis_register_l_inst_n_15,axis_register_l_inst_n_16,axis_register_l_inst_n_17,axis_register_l_inst_n_18,axis_register_l_inst_n_19,axis_register_l_inst_n_20,axis_register_l_inst_n_21}),
        .op1({axis_register_t_inst_n_5,axis_register_t_inst_n_6,axis_register_t_inst_n_7,axis_register_t_inst_n_8,axis_register_t_inst_n_9,axis_register_t_inst_n_10,axis_register_t_inst_n_11,axis_register_t_inst_n_12,axis_register_t_inst_n_13,axis_register_t_inst_n_14,axis_register_t_inst_n_15,axis_register_t_inst_n_16,axis_register_t_inst_n_17,axis_register_t_inst_n_18,axis_register_t_inst_n_19,axis_register_t_inst_n_20}),
        .op2(op2),
        .reset_acc(op_start));
endmodule

(* ORIG_REF_NAME = "ParallelizedLinearProcessingElement" *) 
module KanTop_KanAcceleratorWrapper_0_0_ParallelizedLinearProcessingElement__parameterized5
   (store_l_reg_reg,
    drop_t,
    err_unalligned_data_reg,
    s_axis_l_tready_int,
    s_axis_tready_reg_reg,
    int_axis_lr_tlast_1,
    extra_sig_in,
    int_axis_l_tvalid,
    store_l_reg_reg_0,
    \extra_sig_reg_1_reg[1] ,
    extra_sig_out,
    acc_res_reg_reg,
    temp_m_axis_tvalid_next1_out,
    AS,
    local_tlast_reg_reg,
    drop_l_reg_reg,
    int_buf_rslt_s_axis_tdata,
    s_axis_tready_early_21,
    store_l_reg_reg_1,
    \m_axis_tdata_reg_reg[15] ,
    Q,
    core_clk,
    int_axis_lr_tlast_2,
    int_aps_wght_m_axis_tlast,
    export_rslt_reg_reg,
    temp_m_axis_tvalid_reg_reg,
    temp_m_axis_tvalid_reg_reg_0,
    int_aps_wght_m_axis_tvalid,
    int_axis_l_tvalid_0,
    s_axis_l_tready_int_1,
    \m_axis_tdata_reg_reg[15]_0 ,
    m_axis_tvalid_reg_reg,
    int_aps_wght_m_axis_tdata,
    D,
    int_axis_ud_tlast_5,
    \fsm_state_next_reg[0] ,
    int_axis_ud_tvalid_5,
    op2,
    s_axis_tvalid_int__0_34,
    temp_m_axis_tvalid_reg_35,
    s_axis_tready_int_43);
  output store_l_reg_reg;
  output drop_t;
  output err_unalligned_data_reg;
  output s_axis_l_tready_int;
  output s_axis_tready_reg_reg;
  output int_axis_lr_tlast_1;
  output [0:0]extra_sig_in;
  output int_axis_l_tvalid;
  output store_l_reg_reg_0;
  output \extra_sig_reg_1_reg[1] ;
  output [0:0]extra_sig_out;
  output acc_res_reg_reg;
  output temp_m_axis_tvalid_next1_out;
  output [0:0]AS;
  output local_tlast_reg_reg;
  output drop_l_reg_reg;
  output [11:0]int_buf_rslt_s_axis_tdata;
  output s_axis_tready_early_21;
  output [0:0]store_l_reg_reg_1;
  output [15:0]\m_axis_tdata_reg_reg[15] ;
  input [0:0]Q;
  input core_clk;
  input int_axis_lr_tlast_2;
  input [0:0]int_aps_wght_m_axis_tlast;
  input [0:0]export_rslt_reg_reg;
  input temp_m_axis_tvalid_reg_reg;
  input temp_m_axis_tvalid_reg_reg_0;
  input [0:0]int_aps_wght_m_axis_tvalid;
  input int_axis_l_tvalid_0;
  input s_axis_l_tready_int_1;
  input \m_axis_tdata_reg_reg[15]_0 ;
  input m_axis_tvalid_reg_reg;
  input [15:0]int_aps_wght_m_axis_tdata;
  input [15:0]D;
  input int_axis_ud_tlast_5;
  input \fsm_state_next_reg[0] ;
  input int_axis_ud_tvalid_5;
  input [32:0]op2;
  input s_axis_tvalid_int__0_34;
  input temp_m_axis_tvalid_reg_35;
  input s_axis_tready_int_43;

  wire [0:0]AS;
  wire CEM;
  wire [15:0]D;
  wire [0:0]Q;
  wire acc_res;
  wire acc_res_reg_reg;
  wire axis_register_l_inst_n_10;
  wire axis_register_l_inst_n_11;
  wire axis_register_l_inst_n_12;
  wire axis_register_l_inst_n_13;
  wire axis_register_l_inst_n_14;
  wire axis_register_l_inst_n_15;
  wire axis_register_l_inst_n_16;
  wire axis_register_l_inst_n_17;
  wire axis_register_l_inst_n_18;
  wire axis_register_l_inst_n_19;
  wire axis_register_l_inst_n_2;
  wire axis_register_l_inst_n_20;
  wire axis_register_l_inst_n_21;
  wire axis_register_l_inst_n_22;
  wire axis_register_l_inst_n_5;
  wire axis_register_l_inst_n_6;
  wire axis_register_l_inst_n_7;
  wire axis_register_l_inst_n_8;
  wire axis_register_l_inst_n_9;
  wire axis_register_t_inst_n_1;
  wire axis_register_t_inst_n_10;
  wire axis_register_t_inst_n_11;
  wire axis_register_t_inst_n_12;
  wire axis_register_t_inst_n_13;
  wire axis_register_t_inst_n_14;
  wire axis_register_t_inst_n_15;
  wire axis_register_t_inst_n_16;
  wire axis_register_t_inst_n_17;
  wire axis_register_t_inst_n_18;
  wire axis_register_t_inst_n_19;
  wire axis_register_t_inst_n_2;
  wire axis_register_t_inst_n_20;
  wire axis_register_t_inst_n_21;
  wire axis_register_t_inst_n_23;
  wire axis_register_t_inst_n_24;
  wire axis_register_t_inst_n_5;
  wire axis_register_t_inst_n_6;
  wire axis_register_t_inst_n_7;
  wire axis_register_t_inst_n_8;
  wire axis_register_t_inst_n_9;
  wire bypass_adder;
  wire bypass_mlt_reg_0;
  wire control_unit_n_15;
  wire control_unit_n_17;
  wire control_unit_n_4;
  wire control_unit_n_5;
  wire control_unit_n_6;
  wire control_unit_n_8;
  wire control_unit_n_9;
  wire core_clk;
  wire drop_l_reg_reg;
  wire drop_t;
  wire err_unalligned_data_reg;
  wire [0:0]export_rslt_reg_reg;
  wire [0:0]extra_sig_in;
  wire [0:0]extra_sig_out;
  wire \extra_sig_reg_1_reg[1] ;
  wire [1:0]fsm_state;
  wire \fsm_state_next_reg[0] ;
  wire [15:0]int_aps_wght_m_axis_tdata;
  wire [0:0]int_aps_wght_m_axis_tlast;
  wire [0:0]int_aps_wght_m_axis_tvalid;
  wire int_axis_l_tvalid;
  wire int_axis_l_tvalid_0;
  wire int_axis_lr_tlast_1;
  wire int_axis_lr_tlast_2;
  wire int_axis_t_tvalid;
  wire int_axis_ud_tlast_5;
  wire int_axis_ud_tvalid_5;
  wire [11:0]int_buf_rslt_s_axis_tdata;
  wire local_tlast_reg_reg;
  wire [15:0]\m_axis_tdata_reg_reg[15] ;
  wire \m_axis_tdata_reg_reg[15]_0 ;
  wire m_axis_tvalid_reg_reg;
  wire [32:0]op2;
  wire op_start;
  wire s_axis_l_tready_int;
  wire s_axis_l_tready_int_1;
  wire s_axis_tready_early;
  wire s_axis_tready_early_21;
  wire s_axis_tready_int_43;
  wire s_axis_tready_reg_reg;
  wire s_axis_tvalid_int__0_34;
  wire store_l_reg_reg;
  wire store_l_reg_reg_0;
  wire [0:0]store_l_reg_reg_1;
  wire temp_m_axis_tvalid_next1_out;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_0;
  wire temp_m_axis_tvalid_reg_35;
  wire temp_m_axis_tvalid_reg_reg;
  wire temp_m_axis_tvalid_reg_reg_0;

  LUT1 #(
    .INIT(2'h1)) 
    acc_reg_reg_i_4
       (.I0(bypass_mlt_reg_0),
        .O(CEM));
  KanTop_KanAcceleratorWrapper_0_0_axis_register__parameterized4_9 axis_register_l_inst
       (.D(D),
        .E(control_unit_n_8),
        .Q(Q),
        .bypass_add_reg_0_reg(\m_axis_tdata_reg_reg[15]_0 ),
        .core_clk(core_clk),
        .\fsm_state_next_reg[2]_i_1__4 (axis_register_t_inst_n_1),
        .int_axis_lr_tlast_2(int_axis_lr_tlast_2),
        .int_axis_t_tvalid(int_axis_t_tvalid),
        .\m_axis_tdata_reg_reg[0]_0 (control_unit_n_5),
        .\m_axis_tdata_reg_reg[15]_0 (\m_axis_tdata_reg_reg[15] ),
        .\m_axis_tdata_reg_reg[15]_1 (control_unit_n_17),
        .m_axis_tlast_reg_reg_0(int_axis_lr_tlast_1),
        .m_axis_tvalid_reg_reg_0(axis_register_l_inst_n_2),
        .m_axis_tvalid_reg_reg_1(int_axis_l_tvalid),
        .m_axis_tvalid_reg_reg_2(axis_register_l_inst_n_5),
        .m_axis_tvalid_reg_reg_3(drop_t),
        .m_axis_tvalid_reg_reg_4(m_axis_tvalid_reg_reg),
        .op0({axis_register_l_inst_n_6,axis_register_l_inst_n_7,axis_register_l_inst_n_8,axis_register_l_inst_n_9,axis_register_l_inst_n_10,axis_register_l_inst_n_11,axis_register_l_inst_n_12,axis_register_l_inst_n_13,axis_register_l_inst_n_14,axis_register_l_inst_n_15,axis_register_l_inst_n_16,axis_register_l_inst_n_17,axis_register_l_inst_n_18,axis_register_l_inst_n_19,axis_register_l_inst_n_20,axis_register_l_inst_n_21}),
        .s_axis_l_tready_int_1(s_axis_l_tready_int_1),
        .s_axis_tready_reg_reg_0(s_axis_l_tready_int),
        .s_axis_tready_reg_reg_1(control_unit_n_6),
        .store_l_reg_reg(axis_register_l_inst_n_22),
        .temp_m_axis_tvalid_reg(temp_m_axis_tvalid_reg),
        .temp_m_axis_tvalid_reg_reg_0(control_unit_n_4));
  KanTop_KanAcceleratorWrapper_0_0_axis_register_10 axis_register_t_inst
       (.AR(axis_register_t_inst_n_21),
        .AS(AS),
        .Q(Q),
        .core_clk(core_clk),
        .err_unalligned_data_reg_reg(int_axis_lr_tlast_1),
        .err_unalligned_data_reg_reg_0(\m_axis_tdata_reg_reg[15]_0 ),
        .err_unalligned_data_reg_reg_1(int_axis_l_tvalid),
        .\fsm_state_next_reg[0] (\fsm_state_next_reg[0] ),
        .\fsm_state_next_reg[0]_i_1__4 (extra_sig_in),
        .\fsm_state_next_reg[0]_i_1__4_0 (export_rslt_reg_reg),
        .\fsm_state_next_reg[0]_i_1__4_1 (fsm_state),
        .int_aps_wght_m_axis_tdata(int_aps_wght_m_axis_tdata),
        .int_aps_wght_m_axis_tlast(int_aps_wght_m_axis_tlast),
        .int_aps_wght_m_axis_tvalid(int_aps_wght_m_axis_tvalid),
        .int_axis_t_tvalid(int_axis_t_tvalid),
        .m_axis_tlast_reg_reg_0(axis_register_t_inst_n_1),
        .m_axis_tlast_reg_reg_1(axis_register_t_inst_n_23),
        .m_axis_tlast_reg_reg_2(axis_register_t_inst_n_24),
        .m_axis_tvalid_reg_reg_0(store_l_reg_reg),
        .op1({axis_register_t_inst_n_5,axis_register_t_inst_n_6,axis_register_t_inst_n_7,axis_register_t_inst_n_8,axis_register_t_inst_n_9,axis_register_t_inst_n_10,axis_register_t_inst_n_11,axis_register_t_inst_n_12,axis_register_t_inst_n_13,axis_register_t_inst_n_14,axis_register_t_inst_n_15,axis_register_t_inst_n_16,axis_register_t_inst_n_17,axis_register_t_inst_n_18,axis_register_t_inst_n_19,axis_register_t_inst_n_20}),
        .s_axis_l_tready_int_1(s_axis_l_tready_int_1),
        .s_axis_tready_early(s_axis_tready_early),
        .s_axis_tready_early_21(s_axis_tready_early_21),
        .s_axis_tready_reg_reg_0(s_axis_tready_reg_reg),
        .s_axis_tready_reg_reg_1(axis_register_t_inst_n_2),
        .s_axis_tvalid_int__0_34(s_axis_tvalid_int__0_34),
        .temp_m_axis_tvalid_reg(temp_m_axis_tvalid_reg_0),
        .temp_m_axis_tvalid_reg_35(temp_m_axis_tvalid_reg_35),
        .temp_m_axis_tvalid_reg_reg_0(control_unit_n_15));
  KanTop_KanAcceleratorWrapper_0_0_ParallelizedLPEControlUnit__parameterized0_11 control_unit
       (.AR({Q,axis_register_t_inst_n_21}),
        .AS(AS),
        .E(control_unit_n_8),
        .Q(fsm_state),
        .acc_res(acc_res),
        .acc_res_reg_reg_0(acc_res_reg_reg),
        .bypass_add(bypass_adder),
        .bypass_add_reg_0_reg(axis_register_l_inst_n_5),
        .core_clk(core_clk),
        .drop_l_reg_reg_0(drop_t),
        .drop_l_reg_reg_1(control_unit_n_6),
        .drop_l_reg_reg_2(control_unit_n_15),
        .drop_l_reg_reg_3(drop_l_reg_reg),
        .err_unalligned_data_reg(err_unalligned_data_reg),
        .export_rslt_reg_reg_0(export_rslt_reg_reg),
        .\fsm_state_next_reg[0]_0 (axis_register_t_inst_n_23),
        .\fsm_state_next_reg[0]_1 (axis_register_t_inst_n_24),
        .\fsm_state_next_reg[2]_0 (\fsm_state_next_reg[0] ),
        .\fsm_state_next_reg[2]_1 (axis_register_l_inst_n_22),
        .int_aps_wght_m_axis_tvalid(int_aps_wght_m_axis_tvalid),
        .int_axis_l_tvalid_0(int_axis_l_tvalid_0),
        .int_axis_t_tvalid(int_axis_t_tvalid),
        .int_axis_ud_tlast_5(int_axis_ud_tlast_5),
        .int_axis_ud_tvalid_5(int_axis_ud_tvalid_5),
        .local_tlast_reg_reg_0(extra_sig_in),
        .local_tlast_reg_reg_1(local_tlast_reg_reg),
        .\m_axis_tdata_reg_reg[0] (s_axis_tready_reg_reg),
        .\m_axis_tdata_reg_reg[15] (\m_axis_tdata_reg_reg[15]_0 ),
        .m_axis_tvalid_reg_reg(control_unit_n_5),
        .reset_acc(op_start),
        .\rst_pipeline_reg[3] (control_unit_n_9),
        .s_axis_l_tready_int_1(s_axis_l_tready_int_1),
        .s_axis_tready_early(s_axis_tready_early),
        .s_axis_tready_int_43(s_axis_tready_int_43),
        .s_axis_tready_reg_reg(control_unit_n_4),
        .s_axis_tready_reg_reg_0(int_axis_l_tvalid),
        .store_l_reg_reg_0(store_l_reg_reg),
        .store_l_reg_reg_1(store_l_reg_reg_0),
        .store_l_reg_reg_2(control_unit_n_17),
        .store_l_reg_reg_3(store_l_reg_reg_1),
        .temp_m_axis_tlast_reg_reg(s_axis_l_tready_int),
        .temp_m_axis_tvalid_next1_out(temp_m_axis_tvalid_next1_out),
        .temp_m_axis_tvalid_reg(temp_m_axis_tvalid_reg),
        .temp_m_axis_tvalid_reg_0(temp_m_axis_tvalid_reg_0),
        .temp_m_axis_tvalid_reg_reg(temp_m_axis_tvalid_reg_reg),
        .temp_m_axis_tvalid_reg_reg_0(temp_m_axis_tvalid_reg_reg_0));
  KanTop_KanAcceleratorWrapper_0_0_DSPELogic__parameterized0_12 data_processing_inst
       (.CEA2(bypass_mlt_reg_0),
        .CEM(CEM),
        .Q(Q),
        .acc_reg_reg_0(axis_register_l_inst_n_2),
        .acc_reg_reg_1(control_unit_n_9),
        .acc_reg_reg_2(axis_register_t_inst_n_2),
        .acc_res(acc_res),
        .bypass_add(bypass_adder),
        .core_clk(core_clk),
        .extra_sig_in(extra_sig_in),
        .\extra_sig_reg_1_reg[1]_0 (extra_sig_out),
        .\extra_sig_reg_1_reg[1]_1 (\extra_sig_reg_1_reg[1] ),
        .int_buf_rslt_s_axis_tdata(int_buf_rslt_s_axis_tdata),
        .m_axis_tvalid_reg_reg(store_l_reg_reg),
        .op0({axis_register_l_inst_n_6,axis_register_l_inst_n_7,axis_register_l_inst_n_8,axis_register_l_inst_n_9,axis_register_l_inst_n_10,axis_register_l_inst_n_11,axis_register_l_inst_n_12,axis_register_l_inst_n_13,axis_register_l_inst_n_14,axis_register_l_inst_n_15,axis_register_l_inst_n_16,axis_register_l_inst_n_17,axis_register_l_inst_n_18,axis_register_l_inst_n_19,axis_register_l_inst_n_20,axis_register_l_inst_n_21}),
        .op1({axis_register_t_inst_n_5,axis_register_t_inst_n_6,axis_register_t_inst_n_7,axis_register_t_inst_n_8,axis_register_t_inst_n_9,axis_register_t_inst_n_10,axis_register_t_inst_n_11,axis_register_t_inst_n_12,axis_register_t_inst_n_13,axis_register_t_inst_n_14,axis_register_t_inst_n_15,axis_register_t_inst_n_16,axis_register_t_inst_n_17,axis_register_t_inst_n_18,axis_register_t_inst_n_19,axis_register_t_inst_n_20}),
        .op2(op2),
        .reset_acc(op_start));
endmodule

(* ORIG_REF_NAME = "ParallelizedLinearProcessingElement" *) 
module KanTop_KanAcceleratorWrapper_0_0_ParallelizedLinearProcessingElement__parameterized6
   (store_l_reg_reg,
    drop_t,
    err_unalligned_data_reg,
    s_axis_l_tready_int,
    s_axis_tready_reg_reg,
    extra_sig_in,
    m_axis_tvalid_reg_reg,
    store_l_reg_reg_0,
    \extra_sig_reg_1_reg[1] ,
    extra_sig_out,
    acc_res_reg_reg,
    int_buf_rslt_s_axis_tdata,
    s_axis_tready_early_22,
    store_l_reg_reg_1,
    Q,
    core_clk,
    int_axis_lr_tlast_1,
    int_aps_wght_m_axis_tlast,
    export_rslt_reg_reg,
    temp_m_axis_tvalid_next1_out,
    int_aps_wght_m_axis_tvalid,
    D,
    int_aps_wght_m_axis_tdata,
    \pipe_reg[1][5] ,
    \pipe_reg[1][5]_0 ,
    AS,
    \pipe_reg[1][5]_1 ,
    \pipe_reg[1][5]_2 ,
    s_axis_tready_reg_reg_0,
    s_axis_tready_reg_reg_1,
    int_axis_l_tvalid,
    int_axis_ud_tlast_4,
    int_axis_ud_tvalid_4,
    op2,
    s_axis_tvalid_int__0_36,
    temp_m_axis_tvalid_reg_37,
    s_axis_tready_int_44);
  output store_l_reg_reg;
  output drop_t;
  output err_unalligned_data_reg;
  output s_axis_l_tready_int;
  output s_axis_tready_reg_reg;
  output [0:0]extra_sig_in;
  output m_axis_tvalid_reg_reg;
  output store_l_reg_reg_0;
  output \extra_sig_reg_1_reg[1] ;
  output [0:0]extra_sig_out;
  output acc_res_reg_reg;
  output [11:0]int_buf_rslt_s_axis_tdata;
  output s_axis_tready_early_22;
  output [0:0]store_l_reg_reg_1;
  input [0:0]Q;
  input core_clk;
  input int_axis_lr_tlast_1;
  input [0:0]int_aps_wght_m_axis_tlast;
  input [0:0]export_rslt_reg_reg;
  input temp_m_axis_tvalid_next1_out;
  input [0:0]int_aps_wght_m_axis_tvalid;
  input [15:0]D;
  input [15:0]int_aps_wght_m_axis_tdata;
  input \pipe_reg[1][5] ;
  input \pipe_reg[1][5]_0 ;
  input [0:0]AS;
  input [0:0]\pipe_reg[1][5]_1 ;
  input [0:0]\pipe_reg[1][5]_2 ;
  input s_axis_tready_reg_reg_0;
  input s_axis_tready_reg_reg_1;
  input int_axis_l_tvalid;
  input int_axis_ud_tlast_4;
  input int_axis_ud_tvalid_4;
  input [32:0]op2;
  input s_axis_tvalid_int__0_36;
  input temp_m_axis_tvalid_reg_37;
  input s_axis_tready_int_44;

  wire [0:0]AS;
  wire CEM;
  wire [15:0]D;
  wire [0:0]Q;
  wire acc_res;
  wire acc_res_reg_reg;
  wire axis_register_l_inst_n_1;
  wire axis_register_l_inst_n_10;
  wire axis_register_l_inst_n_11;
  wire axis_register_l_inst_n_12;
  wire axis_register_l_inst_n_13;
  wire axis_register_l_inst_n_14;
  wire axis_register_l_inst_n_15;
  wire axis_register_l_inst_n_16;
  wire axis_register_l_inst_n_17;
  wire axis_register_l_inst_n_18;
  wire axis_register_l_inst_n_19;
  wire axis_register_l_inst_n_2;
  wire axis_register_l_inst_n_20;
  wire axis_register_l_inst_n_21;
  wire axis_register_l_inst_n_4;
  wire axis_register_l_inst_n_5;
  wire axis_register_l_inst_n_6;
  wire axis_register_l_inst_n_7;
  wire axis_register_l_inst_n_8;
  wire axis_register_l_inst_n_9;
  wire axis_register_t_inst_n_1;
  wire axis_register_t_inst_n_10;
  wire axis_register_t_inst_n_11;
  wire axis_register_t_inst_n_12;
  wire axis_register_t_inst_n_13;
  wire axis_register_t_inst_n_14;
  wire axis_register_t_inst_n_15;
  wire axis_register_t_inst_n_16;
  wire axis_register_t_inst_n_17;
  wire axis_register_t_inst_n_18;
  wire axis_register_t_inst_n_19;
  wire axis_register_t_inst_n_2;
  wire axis_register_t_inst_n_20;
  wire axis_register_t_inst_n_21;
  wire axis_register_t_inst_n_24;
  wire axis_register_t_inst_n_25;
  wire axis_register_t_inst_n_5;
  wire axis_register_t_inst_n_6;
  wire axis_register_t_inst_n_7;
  wire axis_register_t_inst_n_8;
  wire axis_register_t_inst_n_9;
  wire bypass_adder;
  wire bypass_mlt_reg_0;
  wire control_unit_n_11;
  wire control_unit_n_12;
  wire control_unit_n_4;
  wire control_unit_n_9;
  wire core_clk;
  wire drop_t;
  wire err_unalligned_data_int;
  wire err_unalligned_data_reg;
  wire [0:0]export_rslt_reg_reg;
  wire [0:0]extra_sig_in;
  wire [0:0]extra_sig_out;
  wire \extra_sig_reg_1_reg[1] ;
  wire [15:0]int_aps_wght_m_axis_tdata;
  wire [0:0]int_aps_wght_m_axis_tlast;
  wire [0:0]int_aps_wght_m_axis_tvalid;
  wire int_axis_l_tvalid;
  wire int_axis_l_tvalid_0;
  wire int_axis_lr_tlast_1;
  wire int_axis_t_tvalid;
  wire int_axis_ud_tlast_4;
  wire int_axis_ud_tvalid_4;
  wire [11:0]int_buf_rslt_s_axis_tdata;
  wire m_axis_tvalid_reg_reg;
  wire [32:0]op2;
  wire op_start;
  wire \pipe_reg[1][5] ;
  wire \pipe_reg[1][5]_0 ;
  wire [0:0]\pipe_reg[1][5]_1 ;
  wire [0:0]\pipe_reg[1][5]_2 ;
  wire s_axis_l_tready_int;
  wire s_axis_tready_early;
  wire s_axis_tready_early_22;
  wire s_axis_tready_int_44;
  wire s_axis_tready_reg_reg;
  wire s_axis_tready_reg_reg_0;
  wire s_axis_tready_reg_reg_1;
  wire s_axis_tvalid_int__0_36;
  wire store_l_reg_reg;
  wire store_l_reg_reg_0;
  wire [0:0]store_l_reg_reg_1;
  wire temp_m_axis_tvalid_next1_out;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_37;

  LUT1 #(
    .INIT(2'h1)) 
    acc_reg_reg_i_4
       (.I0(bypass_mlt_reg_0),
        .O(CEM));
  KanTop_KanAcceleratorWrapper_0_0_axis_register__parameterized4 axis_register_l_inst
       (.AR(axis_register_l_inst_n_20),
        .D(D),
        .Q(Q),
        .core_clk(core_clk),
        .\fsm_state_next_reg[1]_i_3__6 (axis_register_t_inst_n_1),
        .int_axis_l_tvalid_0(int_axis_l_tvalid_0),
        .int_axis_lr_tlast_1(int_axis_lr_tlast_1),
        .int_axis_t_tvalid(int_axis_t_tvalid),
        .m_axis_tlast_reg_reg_0(axis_register_l_inst_n_1),
        .m_axis_tlast_reg_reg_1(axis_register_l_inst_n_21),
        .m_axis_tvalid_reg_reg_0(axis_register_l_inst_n_2),
        .op0({axis_register_l_inst_n_4,axis_register_l_inst_n_5,axis_register_l_inst_n_6,axis_register_l_inst_n_7,axis_register_l_inst_n_8,axis_register_l_inst_n_9,axis_register_l_inst_n_10,axis_register_l_inst_n_11,axis_register_l_inst_n_12,axis_register_l_inst_n_13,axis_register_l_inst_n_14,axis_register_l_inst_n_15,axis_register_l_inst_n_16,axis_register_l_inst_n_17,axis_register_l_inst_n_18,axis_register_l_inst_n_19}),
        .s_axis_tready_reg_reg_0(s_axis_l_tready_int),
        .s_axis_tready_reg_reg_1(store_l_reg_reg),
        .s_axis_tready_reg_reg_2(s_axis_tready_reg_reg_0),
        .s_axis_tready_reg_reg_3(s_axis_tready_reg_reg_1),
        .temp_m_axis_tlast_reg_reg_0(control_unit_n_11),
        .temp_m_axis_tvalid_next1_out(temp_m_axis_tvalid_next1_out),
        .temp_m_axis_tvalid_reg_reg_0(control_unit_n_12));
  KanTop_KanAcceleratorWrapper_0_0_axis_register_8 axis_register_t_inst
       (.AS(err_unalligned_data_int),
        .Q(Q),
        .core_clk(core_clk),
        .err_unalligned_data_reg_reg(axis_register_l_inst_n_1),
        .\fsm_state_next_reg[0]_i_1__6 (extra_sig_in),
        .\fsm_state_next_reg[0]_i_1__6_0 (export_rslt_reg_reg),
        .int_aps_wght_m_axis_tdata(int_aps_wght_m_axis_tdata),
        .int_aps_wght_m_axis_tlast(int_aps_wght_m_axis_tlast),
        .int_aps_wght_m_axis_tvalid(int_aps_wght_m_axis_tvalid),
        .int_axis_l_tvalid_0(int_axis_l_tvalid_0),
        .int_axis_t_tvalid(int_axis_t_tvalid),
        .local_tlast_reg_reg(axis_register_t_inst_n_24),
        .m_axis_tlast_reg_reg_0(axis_register_t_inst_n_1),
        .m_axis_tlast_reg_reg_1(axis_register_t_inst_n_5),
        .m_axis_tvalid_reg_reg_0(m_axis_tvalid_reg_reg),
        .m_axis_tvalid_reg_reg_1(axis_register_t_inst_n_25),
        .m_axis_tvalid_reg_reg_2(store_l_reg_reg),
        .op1({axis_register_t_inst_n_6,axis_register_t_inst_n_7,axis_register_t_inst_n_8,axis_register_t_inst_n_9,axis_register_t_inst_n_10,axis_register_t_inst_n_11,axis_register_t_inst_n_12,axis_register_t_inst_n_13,axis_register_t_inst_n_14,axis_register_t_inst_n_15,axis_register_t_inst_n_16,axis_register_t_inst_n_17,axis_register_t_inst_n_18,axis_register_t_inst_n_19,axis_register_t_inst_n_20,axis_register_t_inst_n_21}),
        .\pipe_reg[1][5] (\pipe_reg[1][5] ),
        .\pipe_reg[1][5]_0 (\pipe_reg[1][5]_0 ),
        .\pipe_reg[1][5]_1 (AS),
        .\pipe_reg[1][5]_2 (\pipe_reg[1][5]_1 ),
        .\pipe_reg[1][5]_3 (\pipe_reg[1][5]_2 ),
        .s_axis_tready_early(s_axis_tready_early),
        .s_axis_tready_early_22(s_axis_tready_early_22),
        .s_axis_tready_reg_reg_0(s_axis_tready_reg_reg),
        .s_axis_tready_reg_reg_1(axis_register_t_inst_n_2),
        .s_axis_tvalid_int__0_36(s_axis_tvalid_int__0_36),
        .temp_m_axis_tvalid_reg(temp_m_axis_tvalid_reg),
        .temp_m_axis_tvalid_reg_37(temp_m_axis_tvalid_reg_37),
        .temp_m_axis_tvalid_reg_reg_0(control_unit_n_9));
  KanTop_KanAcceleratorWrapper_0_0_ParallelizedLPEControlUnit__parameterized0 control_unit
       (.AR(axis_register_l_inst_n_20),
        .AS(err_unalligned_data_int),
        .Q(Q),
        .acc_res(acc_res),
        .acc_res_reg_reg_0(acc_res_reg_reg),
        .bypass_add(bypass_adder),
        .bypass_add_reg_0_reg(axis_register_t_inst_n_25),
        .core_clk(core_clk),
        .drop_l_reg_reg_0(drop_t),
        .drop_l_reg_reg_1(control_unit_n_9),
        .drop_l_reg_reg_2(control_unit_n_12),
        .err_unalligned_data_reg(err_unalligned_data_reg),
        .export_rslt_reg_reg_0(export_rslt_reg_reg),
        .\fsm_state_next_reg[0]_0 (axis_register_t_inst_n_24),
        .\fsm_state_next_reg[0]_i_1__6_0 (axis_register_l_inst_n_1),
        .\fsm_state_next_reg[0]_i_1__6_1 (axis_register_t_inst_n_1),
        .\fsm_state_next_reg[1]_i_1__6_0 (axis_register_l_inst_n_21),
        .\fsm_state_next_reg[2]_0 (axis_register_t_inst_n_5),
        .int_aps_wght_m_axis_tvalid(int_aps_wght_m_axis_tvalid),
        .int_axis_l_tvalid(int_axis_l_tvalid),
        .int_axis_l_tvalid_0(int_axis_l_tvalid_0),
        .int_axis_t_tvalid(int_axis_t_tvalid),
        .int_axis_ud_tlast_4(int_axis_ud_tlast_4),
        .int_axis_ud_tvalid_4(int_axis_ud_tvalid_4),
        .local_tlast_reg_reg_0(extra_sig_in),
        .\m_axis_tdata_reg_reg[0] (s_axis_tready_reg_reg),
        .m_axis_tvalid_reg_reg(control_unit_n_11),
        .reset_acc(op_start),
        .\rst_pipeline_reg[3] (control_unit_n_4),
        .s_axis_l_tready_int(s_axis_l_tready_int),
        .s_axis_tready_early(s_axis_tready_early),
        .s_axis_tready_int_44(s_axis_tready_int_44),
        .store_l_reg_reg_0(store_l_reg_reg),
        .store_l_reg_reg_1(store_l_reg_reg_0),
        .store_l_reg_reg_2(store_l_reg_reg_1),
        .temp_m_axis_tvalid_reg(temp_m_axis_tvalid_reg));
  KanTop_KanAcceleratorWrapper_0_0_DSPELogic__parameterized0 data_processing_inst
       (.CEA2(bypass_mlt_reg_0),
        .CEM(CEM),
        .Q(Q),
        .acc_reg_reg_0(axis_register_l_inst_n_2),
        .acc_reg_reg_1(control_unit_n_4),
        .acc_reg_reg_2(axis_register_t_inst_n_2),
        .acc_res(acc_res),
        .bypass_add(bypass_adder),
        .core_clk(core_clk),
        .extra_sig_in(extra_sig_in),
        .\extra_sig_reg_1_reg[1]_0 (extra_sig_out),
        .\extra_sig_reg_1_reg[1]_1 (\extra_sig_reg_1_reg[1] ),
        .int_buf_rslt_s_axis_tdata(int_buf_rslt_s_axis_tdata),
        .m_axis_tvalid_reg_reg(store_l_reg_reg),
        .op0({axis_register_l_inst_n_4,axis_register_l_inst_n_5,axis_register_l_inst_n_6,axis_register_l_inst_n_7,axis_register_l_inst_n_8,axis_register_l_inst_n_9,axis_register_l_inst_n_10,axis_register_l_inst_n_11,axis_register_l_inst_n_12,axis_register_l_inst_n_13,axis_register_l_inst_n_14,axis_register_l_inst_n_15,axis_register_l_inst_n_16,axis_register_l_inst_n_17,axis_register_l_inst_n_18,axis_register_l_inst_n_19}),
        .op1({axis_register_t_inst_n_6,axis_register_t_inst_n_7,axis_register_t_inst_n_8,axis_register_t_inst_n_9,axis_register_t_inst_n_10,axis_register_t_inst_n_11,axis_register_t_inst_n_12,axis_register_t_inst_n_13,axis_register_t_inst_n_14,axis_register_t_inst_n_15,axis_register_t_inst_n_16,axis_register_t_inst_n_17,axis_register_t_inst_n_18,axis_register_t_inst_n_19,axis_register_t_inst_n_20,axis_register_t_inst_n_21}),
        .op2(op2),
        .reset_acc(op_start));
endmodule

(* ORIG_REF_NAME = "Pipeline" *) 
module KanTop_KanAcceleratorWrapper_0_0_Pipeline
   (Q,
    \pipe_reg[1][16]_0 ,
    D,
    core_clk);
  output [4:0]Q;
  input [0:0]\pipe_reg[1][16]_0 ;
  input [4:0]D;
  input core_clk;

  wire [4:0]D;
  wire [4:0]Q;
  wire core_clk;
  wire [0:0]\pipe_reg[1][16]_0 ;

  FDRE \pipe_reg[1][16] 
       (.C(core_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(\pipe_reg[1][16]_0 ));
  FDRE \pipe_reg[1][4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(\pipe_reg[1][16]_0 ));
  FDRE \pipe_reg[1][5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(\pipe_reg[1][16]_0 ));
  FDRE \pipe_reg[1][6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(\pipe_reg[1][16]_0 ));
  FDRE \pipe_reg[1][7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(\pipe_reg[1][16]_0 ));
endmodule

(* ORIG_REF_NAME = "ROM_simple" *) 
module KanTop_KanAcceleratorWrapper_0_0_ROM_simple
   (ram_reg_0,
    ram_reg_0_0,
    DOPADOP,
    DOPBDOP,
    ram_reg_1,
    ram_reg_1_0,
    ram_reg_1_1,
    in,
    core_clk,
    \temp_m_axis_tdata_reg_reg[0] ,
    \temp_m_axis_tdata_reg_reg[0]_0 ,
    \temp_m_axis_tdata_reg_reg[1] ,
    \temp_m_axis_tdata_reg_reg[2] ,
    \temp_m_axis_tdata_reg_reg[3] ,
    \temp_m_axis_tdata_reg_reg[4] ,
    \temp_m_axis_tdata_reg_reg[5] ,
    \temp_m_axis_tdata_reg_reg[6] ,
    \temp_m_axis_tdata_reg_reg[7] ,
    \temp_m_axis_tdata_reg_reg[8] ,
    \temp_m_axis_tdata_reg_reg[9] ,
    \temp_m_axis_tdata_reg_reg[10] ,
    \temp_m_axis_tdata_reg_reg[11] ,
    \temp_m_axis_tdata_reg_reg[12] ,
    \temp_m_axis_tdata_reg_reg[13] ,
    \temp_m_axis_tdata_reg_reg[14] ,
    \temp_m_axis_tdata_reg_reg[15] ,
    \temp_m_axis_tdata_reg_reg[0]_1 ,
    \temp_m_axis_tdata_reg_reg[0]_2 ,
    \temp_m_axis_tdata_reg_reg[1]_0 ,
    \temp_m_axis_tdata_reg_reg[2]_0 ,
    \temp_m_axis_tdata_reg_reg[3]_0 ,
    \temp_m_axis_tdata_reg_reg[4]_0 ,
    \temp_m_axis_tdata_reg_reg[5]_0 ,
    \temp_m_axis_tdata_reg_reg[6]_0 ,
    \temp_m_axis_tdata_reg_reg[7]_0 ,
    \temp_m_axis_tdata_reg_reg[8]_0 ,
    \temp_m_axis_tdata_reg_reg[9]_0 ,
    \temp_m_axis_tdata_reg_reg[10]_0 ,
    \temp_m_axis_tdata_reg_reg[11]_0 ,
    \temp_m_axis_tdata_reg_reg[12]_0 ,
    \temp_m_axis_tdata_reg_reg[13]_0 ,
    \temp_m_axis_tdata_reg_reg[14]_0 ,
    \temp_m_axis_tdata_reg_reg[15]_0 ,
    ram_reg_0_1,
    ram_reg_0_2,
    full_reg,
    ram_reg_0_3,
    Q,
    ram_reg_0_4,
    ram_reg_0_5,
    full_reg_1,
    ram_reg_0_6,
    ram_reg_0_7);
  output [7:0]ram_reg_0;
  output [7:0]ram_reg_0_0;
  output [0:0]DOPADOP;
  output [0:0]DOPBDOP;
  output [6:0]ram_reg_1;
  output [6:0]ram_reg_1_0;
  output [15:0]ram_reg_1_1;
  output [15:0]in;
  input core_clk;
  input \temp_m_axis_tdata_reg_reg[0] ;
  input \temp_m_axis_tdata_reg_reg[0]_0 ;
  input \temp_m_axis_tdata_reg_reg[1] ;
  input \temp_m_axis_tdata_reg_reg[2] ;
  input \temp_m_axis_tdata_reg_reg[3] ;
  input \temp_m_axis_tdata_reg_reg[4] ;
  input \temp_m_axis_tdata_reg_reg[5] ;
  input \temp_m_axis_tdata_reg_reg[6] ;
  input \temp_m_axis_tdata_reg_reg[7] ;
  input \temp_m_axis_tdata_reg_reg[8] ;
  input \temp_m_axis_tdata_reg_reg[9] ;
  input \temp_m_axis_tdata_reg_reg[10] ;
  input \temp_m_axis_tdata_reg_reg[11] ;
  input \temp_m_axis_tdata_reg_reg[12] ;
  input \temp_m_axis_tdata_reg_reg[13] ;
  input \temp_m_axis_tdata_reg_reg[14] ;
  input \temp_m_axis_tdata_reg_reg[15] ;
  input \temp_m_axis_tdata_reg_reg[0]_1 ;
  input \temp_m_axis_tdata_reg_reg[0]_2 ;
  input \temp_m_axis_tdata_reg_reg[1]_0 ;
  input \temp_m_axis_tdata_reg_reg[2]_0 ;
  input \temp_m_axis_tdata_reg_reg[3]_0 ;
  input \temp_m_axis_tdata_reg_reg[4]_0 ;
  input \temp_m_axis_tdata_reg_reg[5]_0 ;
  input \temp_m_axis_tdata_reg_reg[6]_0 ;
  input \temp_m_axis_tdata_reg_reg[7]_0 ;
  input \temp_m_axis_tdata_reg_reg[8]_0 ;
  input \temp_m_axis_tdata_reg_reg[9]_0 ;
  input \temp_m_axis_tdata_reg_reg[10]_0 ;
  input \temp_m_axis_tdata_reg_reg[11]_0 ;
  input \temp_m_axis_tdata_reg_reg[12]_0 ;
  input \temp_m_axis_tdata_reg_reg[13]_0 ;
  input \temp_m_axis_tdata_reg_reg[14]_0 ;
  input \temp_m_axis_tdata_reg_reg[15]_0 ;
  input [11:0]ram_reg_0_1;
  input ram_reg_0_2;
  input full_reg;
  input ram_reg_0_3;
  input [11:0]Q;
  input [11:0]ram_reg_0_4;
  input ram_reg_0_5;
  input full_reg_1;
  input ram_reg_0_6;
  input [11:0]ram_reg_0_7;

  wire [0:0]DOPADOP;
  wire [0:0]DOPBDOP;
  wire [11:0]Q;
  wire core_clk;
  wire full_reg;
  wire full_reg_1;
  wire [15:0]in;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_0_0;
  wire [11:0]ram_reg_0_1;
  wire ram_reg_0_2;
  wire ram_reg_0_3;
  wire [11:0]ram_reg_0_4;
  wire ram_reg_0_5;
  wire ram_reg_0_6;
  wire [11:0]ram_reg_0_7;
  wire [6:0]ram_reg_1;
  wire [6:0]ram_reg_1_0;
  wire [15:0]ram_reg_1_1;
  wire \temp_m_axis_tdata_reg_reg[0] ;
  wire \temp_m_axis_tdata_reg_reg[0]_0 ;
  wire \temp_m_axis_tdata_reg_reg[0]_1 ;
  wire \temp_m_axis_tdata_reg_reg[0]_2 ;
  wire \temp_m_axis_tdata_reg_reg[10] ;
  wire \temp_m_axis_tdata_reg_reg[10]_0 ;
  wire \temp_m_axis_tdata_reg_reg[11] ;
  wire \temp_m_axis_tdata_reg_reg[11]_0 ;
  wire \temp_m_axis_tdata_reg_reg[12] ;
  wire \temp_m_axis_tdata_reg_reg[12]_0 ;
  wire \temp_m_axis_tdata_reg_reg[13] ;
  wire \temp_m_axis_tdata_reg_reg[13]_0 ;
  wire \temp_m_axis_tdata_reg_reg[14] ;
  wire \temp_m_axis_tdata_reg_reg[14]_0 ;
  wire \temp_m_axis_tdata_reg_reg[15] ;
  wire \temp_m_axis_tdata_reg_reg[15]_0 ;
  wire \temp_m_axis_tdata_reg_reg[1] ;
  wire \temp_m_axis_tdata_reg_reg[1]_0 ;
  wire \temp_m_axis_tdata_reg_reg[2] ;
  wire \temp_m_axis_tdata_reg_reg[2]_0 ;
  wire \temp_m_axis_tdata_reg_reg[3] ;
  wire \temp_m_axis_tdata_reg_reg[3]_0 ;
  wire \temp_m_axis_tdata_reg_reg[4] ;
  wire \temp_m_axis_tdata_reg_reg[4]_0 ;
  wire \temp_m_axis_tdata_reg_reg[5] ;
  wire \temp_m_axis_tdata_reg_reg[5]_0 ;
  wire \temp_m_axis_tdata_reg_reg[6] ;
  wire \temp_m_axis_tdata_reg_reg[6]_0 ;
  wire \temp_m_axis_tdata_reg_reg[7] ;
  wire \temp_m_axis_tdata_reg_reg[7]_0 ;
  wire \temp_m_axis_tdata_reg_reg[8] ;
  wire \temp_m_axis_tdata_reg_reg[8]_0 ;
  wire \temp_m_axis_tdata_reg_reg[9] ;
  wire \temp_m_axis_tdata_reg_reg[9]_0 ;

  KanTop_KanAcceleratorWrapper_0_0_BramReadEnInitialized \ROM_if_genblock[0].dp_rom_inst 
       (.DOPADOP(DOPADOP),
        .DOPBDOP(DOPBDOP),
        .Q(Q),
        .core_clk(core_clk),
        .full_reg(full_reg),
        .full_reg_1(full_reg_1),
        .in(in),
        .ram_reg_0_0(ram_reg_0),
        .ram_reg_0_1(ram_reg_0_0),
        .ram_reg_0_2(ram_reg_0_1),
        .ram_reg_0_3(ram_reg_0_2),
        .ram_reg_0_4(ram_reg_0_3),
        .ram_reg_0_5(ram_reg_0_4),
        .ram_reg_0_6(ram_reg_0_5),
        .ram_reg_0_7(ram_reg_0_6),
        .ram_reg_0_8(ram_reg_0_7),
        .ram_reg_1_0(ram_reg_1),
        .ram_reg_1_1(ram_reg_1_0),
        .ram_reg_1_2(ram_reg_1_1),
        .\temp_m_axis_tdata_reg_reg[0] (\temp_m_axis_tdata_reg_reg[0] ),
        .\temp_m_axis_tdata_reg_reg[0]_0 (\temp_m_axis_tdata_reg_reg[0]_0 ),
        .\temp_m_axis_tdata_reg_reg[0]_1 (\temp_m_axis_tdata_reg_reg[0]_1 ),
        .\temp_m_axis_tdata_reg_reg[0]_2 (\temp_m_axis_tdata_reg_reg[0]_2 ),
        .\temp_m_axis_tdata_reg_reg[10] (\temp_m_axis_tdata_reg_reg[10] ),
        .\temp_m_axis_tdata_reg_reg[10]_0 (\temp_m_axis_tdata_reg_reg[10]_0 ),
        .\temp_m_axis_tdata_reg_reg[11] (\temp_m_axis_tdata_reg_reg[11] ),
        .\temp_m_axis_tdata_reg_reg[11]_0 (\temp_m_axis_tdata_reg_reg[11]_0 ),
        .\temp_m_axis_tdata_reg_reg[12] (\temp_m_axis_tdata_reg_reg[12] ),
        .\temp_m_axis_tdata_reg_reg[12]_0 (\temp_m_axis_tdata_reg_reg[12]_0 ),
        .\temp_m_axis_tdata_reg_reg[13] (\temp_m_axis_tdata_reg_reg[13] ),
        .\temp_m_axis_tdata_reg_reg[13]_0 (\temp_m_axis_tdata_reg_reg[13]_0 ),
        .\temp_m_axis_tdata_reg_reg[14] (\temp_m_axis_tdata_reg_reg[14] ),
        .\temp_m_axis_tdata_reg_reg[14]_0 (\temp_m_axis_tdata_reg_reg[14]_0 ),
        .\temp_m_axis_tdata_reg_reg[15] (\temp_m_axis_tdata_reg_reg[15] ),
        .\temp_m_axis_tdata_reg_reg[15]_0 (\temp_m_axis_tdata_reg_reg[15]_0 ),
        .\temp_m_axis_tdata_reg_reg[1] (\temp_m_axis_tdata_reg_reg[1] ),
        .\temp_m_axis_tdata_reg_reg[1]_0 (\temp_m_axis_tdata_reg_reg[1]_0 ),
        .\temp_m_axis_tdata_reg_reg[2] (\temp_m_axis_tdata_reg_reg[2] ),
        .\temp_m_axis_tdata_reg_reg[2]_0 (\temp_m_axis_tdata_reg_reg[2]_0 ),
        .\temp_m_axis_tdata_reg_reg[3] (\temp_m_axis_tdata_reg_reg[3] ),
        .\temp_m_axis_tdata_reg_reg[3]_0 (\temp_m_axis_tdata_reg_reg[3]_0 ),
        .\temp_m_axis_tdata_reg_reg[4] (\temp_m_axis_tdata_reg_reg[4] ),
        .\temp_m_axis_tdata_reg_reg[4]_0 (\temp_m_axis_tdata_reg_reg[4]_0 ),
        .\temp_m_axis_tdata_reg_reg[5] (\temp_m_axis_tdata_reg_reg[5] ),
        .\temp_m_axis_tdata_reg_reg[5]_0 (\temp_m_axis_tdata_reg_reg[5]_0 ),
        .\temp_m_axis_tdata_reg_reg[6] (\temp_m_axis_tdata_reg_reg[6] ),
        .\temp_m_axis_tdata_reg_reg[6]_0 (\temp_m_axis_tdata_reg_reg[6]_0 ),
        .\temp_m_axis_tdata_reg_reg[7] (\temp_m_axis_tdata_reg_reg[7] ),
        .\temp_m_axis_tdata_reg_reg[7]_0 (\temp_m_axis_tdata_reg_reg[7]_0 ),
        .\temp_m_axis_tdata_reg_reg[8] (\temp_m_axis_tdata_reg_reg[8] ),
        .\temp_m_axis_tdata_reg_reg[8]_0 (\temp_m_axis_tdata_reg_reg[8]_0 ),
        .\temp_m_axis_tdata_reg_reg[9] (\temp_m_axis_tdata_reg_reg[9] ),
        .\temp_m_axis_tdata_reg_reg[9]_0 (\temp_m_axis_tdata_reg_reg[9]_0 ));
endmodule

(* ORIG_REF_NAME = "RSWAFFunction" *) 
module KanTop_KanAcceleratorWrapper_0_0_RSWAFFunction
   (ram_reg_0,
    ram_reg_0_0,
    DOPADOP,
    DOPBDOP,
    ram_reg_1,
    ram_reg_1_0,
    s_axis_tready_reg_reg,
    temp_m_axis_tlast_reg,
    s_axis_tready_reg_reg_0,
    temp_m_axis_tlast_reg_0,
    s_axis_tready_reg_reg_1,
    s_axis_tready_reg_reg_2,
    int_axis_act_func_tvalid,
    in,
    \register_genblock[1].skid_buffer_genblock.m_axis_tlast_reg_reg ,
    \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg ,
    \register_genblock[1].skid_buffer_genblock.m_axis_tvalid_reg_reg ,
    empty_next,
    empty_next_0,
    m_axis_tlast_reg_reg,
    int_adp_data_m_axis_tready,
    m_axis_tlast_reg_reg_0,
    shift1,
    shift1_15,
    \temp_m_axis_tdata_reg_reg[15] ,
    \temp_m_axis_tdata_reg_reg[15]_0 ,
    core_clk,
    Q,
    int_mcu_grid_m_axis_tlast,
    int_mcu_scle_m_axis_tlast,
    stage_1_in_axis_data_tlast,
    stage_1_in_axis_data_tlast_23,
    m_axis_tlast_reg_reg_1,
    m_axis_tlast_reg_reg_2,
    \temp_m_axis_tdata_reg_reg[0] ,
    \temp_m_axis_tdata_reg_reg[0]_0 ,
    \temp_m_axis_tdata_reg_reg[1] ,
    \temp_m_axis_tdata_reg_reg[2] ,
    \temp_m_axis_tdata_reg_reg[3] ,
    \temp_m_axis_tdata_reg_reg[4] ,
    \temp_m_axis_tdata_reg_reg[5] ,
    \temp_m_axis_tdata_reg_reg[6] ,
    \temp_m_axis_tdata_reg_reg[7] ,
    \temp_m_axis_tdata_reg_reg[8] ,
    \temp_m_axis_tdata_reg_reg[9] ,
    \temp_m_axis_tdata_reg_reg[10] ,
    \temp_m_axis_tdata_reg_reg[11] ,
    \temp_m_axis_tdata_reg_reg[12] ,
    \temp_m_axis_tdata_reg_reg[13] ,
    \temp_m_axis_tdata_reg_reg[14] ,
    \temp_m_axis_tdata_reg_reg[15]_1 ,
    \temp_m_axis_tdata_reg_reg[0]_1 ,
    \temp_m_axis_tdata_reg_reg[0]_2 ,
    \temp_m_axis_tdata_reg_reg[1]_0 ,
    \temp_m_axis_tdata_reg_reg[2]_0 ,
    \temp_m_axis_tdata_reg_reg[3]_0 ,
    \temp_m_axis_tdata_reg_reg[4]_0 ,
    \temp_m_axis_tdata_reg_reg[5]_0 ,
    \temp_m_axis_tdata_reg_reg[6]_0 ,
    \temp_m_axis_tdata_reg_reg[7]_0 ,
    \temp_m_axis_tdata_reg_reg[8]_0 ,
    \temp_m_axis_tdata_reg_reg[9]_0 ,
    \temp_m_axis_tdata_reg_reg[10]_0 ,
    \temp_m_axis_tdata_reg_reg[11]_0 ,
    \temp_m_axis_tdata_reg_reg[12]_0 ,
    \temp_m_axis_tdata_reg_reg[13]_0 ,
    \temp_m_axis_tdata_reg_reg[14]_0 ,
    \temp_m_axis_tdata_reg_reg[15]_2 ,
    \m_axis_tvalid_reg_reg[1] ,
    empty_reg,
    full_reg,
    full_reg_1,
    s_axis_tready_reg_reg_3,
    out,
    s_axis_tready_reg_reg_4,
    m_axis_tlast_reg_reg_3,
    \temp_m_axis_tdata_reg_reg[15]_3 ,
    \m_axis_tdata_reg_reg[15] ,
    \temp_m_axis_tdata_reg_reg[15]_4 ,
    \m_axis_tdata_reg_reg[15]_0 );
  output [7:0]ram_reg_0;
  output [7:0]ram_reg_0_0;
  output [0:0]DOPADOP;
  output [0:0]DOPBDOP;
  output [6:0]ram_reg_1;
  output [6:0]ram_reg_1_0;
  output s_axis_tready_reg_reg;
  output temp_m_axis_tlast_reg;
  output s_axis_tready_reg_reg_0;
  output temp_m_axis_tlast_reg_0;
  output s_axis_tready_reg_reg_1;
  output s_axis_tready_reg_reg_2;
  output [1:0]int_axis_act_func_tvalid;
  output [16:0]in;
  output [16:0]\register_genblock[1].skid_buffer_genblock.m_axis_tlast_reg_reg ;
  output \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg ;
  output \register_genblock[1].skid_buffer_genblock.m_axis_tvalid_reg_reg ;
  output empty_next;
  output empty_next_0;
  output m_axis_tlast_reg_reg;
  output [1:0]int_adp_data_m_axis_tready;
  output m_axis_tlast_reg_reg_0;
  output shift1;
  output shift1_15;
  output [15:0]\temp_m_axis_tdata_reg_reg[15] ;
  output [15:0]\temp_m_axis_tdata_reg_reg[15]_0 ;
  input core_clk;
  input [0:0]Q;
  input int_mcu_grid_m_axis_tlast;
  input int_mcu_scle_m_axis_tlast;
  input stage_1_in_axis_data_tlast;
  input stage_1_in_axis_data_tlast_23;
  input m_axis_tlast_reg_reg_1;
  input m_axis_tlast_reg_reg_2;
  input \temp_m_axis_tdata_reg_reg[0] ;
  input \temp_m_axis_tdata_reg_reg[0]_0 ;
  input \temp_m_axis_tdata_reg_reg[1] ;
  input \temp_m_axis_tdata_reg_reg[2] ;
  input \temp_m_axis_tdata_reg_reg[3] ;
  input \temp_m_axis_tdata_reg_reg[4] ;
  input \temp_m_axis_tdata_reg_reg[5] ;
  input \temp_m_axis_tdata_reg_reg[6] ;
  input \temp_m_axis_tdata_reg_reg[7] ;
  input \temp_m_axis_tdata_reg_reg[8] ;
  input \temp_m_axis_tdata_reg_reg[9] ;
  input \temp_m_axis_tdata_reg_reg[10] ;
  input \temp_m_axis_tdata_reg_reg[11] ;
  input \temp_m_axis_tdata_reg_reg[12] ;
  input \temp_m_axis_tdata_reg_reg[13] ;
  input \temp_m_axis_tdata_reg_reg[14] ;
  input \temp_m_axis_tdata_reg_reg[15]_1 ;
  input \temp_m_axis_tdata_reg_reg[0]_1 ;
  input \temp_m_axis_tdata_reg_reg[0]_2 ;
  input \temp_m_axis_tdata_reg_reg[1]_0 ;
  input \temp_m_axis_tdata_reg_reg[2]_0 ;
  input \temp_m_axis_tdata_reg_reg[3]_0 ;
  input \temp_m_axis_tdata_reg_reg[4]_0 ;
  input \temp_m_axis_tdata_reg_reg[5]_0 ;
  input \temp_m_axis_tdata_reg_reg[6]_0 ;
  input \temp_m_axis_tdata_reg_reg[7]_0 ;
  input \temp_m_axis_tdata_reg_reg[8]_0 ;
  input \temp_m_axis_tdata_reg_reg[9]_0 ;
  input \temp_m_axis_tdata_reg_reg[10]_0 ;
  input \temp_m_axis_tdata_reg_reg[11]_0 ;
  input \temp_m_axis_tdata_reg_reg[12]_0 ;
  input \temp_m_axis_tdata_reg_reg[13]_0 ;
  input \temp_m_axis_tdata_reg_reg[14]_0 ;
  input \temp_m_axis_tdata_reg_reg[15]_2 ;
  input \m_axis_tvalid_reg_reg[1] ;
  input empty_reg;
  input full_reg;
  input full_reg_1;
  input s_axis_tready_reg_reg_3;
  input [16:0]out;
  input s_axis_tready_reg_reg_4;
  input [16:0]m_axis_tlast_reg_reg_3;
  input [15:0]\temp_m_axis_tdata_reg_reg[15]_3 ;
  input [15:0]\m_axis_tdata_reg_reg[15] ;
  input [15:0]\temp_m_axis_tdata_reg_reg[15]_4 ;
  input [15:0]\m_axis_tdata_reg_reg[15]_0 ;

  wire [0:0]DOPADOP;
  wire [0:0]DOPBDOP;
  wire [0:0]Q;
  wire \SubMult_inst/stage_1_in_axis_grid_tlast ;
  wire \SubMult_inst/stage_1_in_axis_grid_tlast_0 ;
  wire \SubMult_inst/stage_1_in_axis_grid_tready ;
  wire \SubMult_inst/stage_1_in_axis_scle_tlast ;
  wire \SubMult_inst/stage_1_in_axis_scle_tlast_1 ;
  wire \SubMult_inst/stage_1_in_axis_scle_tready ;
  wire core_clk;
  wire empty_next;
  wire empty_next_0;
  wire empty_reg;
  wire full_reg;
  wire full_reg_1;
  wire [16:0]in;
  wire [1:0]int_adp_data_m_axis_tready;
  wire [1:0]int_axis_act_func_tvalid;
  wire int_mcu_grid_m_axis_tlast;
  wire int_mcu_scle_m_axis_tlast;
  wire [1:0]local_sdff_axis_data_tlast;
  wire [1:0]local_sdff_axis_data_tready;
  wire [1:0]local_sdff_axis_data_tvalid;
  wire [31:16]m_axis_tdata;
  wire [15:0]m_axis_tdata_reg;
  wire [15:0]\m_axis_tdata_reg_reg[15] ;
  wire [15:0]\m_axis_tdata_reg_reg[15]_0 ;
  wire m_axis_tlast_reg_reg;
  wire m_axis_tlast_reg_reg_0;
  wire m_axis_tlast_reg_reg_1;
  wire m_axis_tlast_reg_reg_2;
  wire [16:0]m_axis_tlast_reg_reg_3;
  wire [1:1]m_axis_tvalid_next;
  wire [1:1]m_axis_tvalid_next_3;
  wire \m_axis_tvalid_reg_reg[1] ;
  wire [16:0]out;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_0_0;
  wire [6:0]ram_reg_1;
  wire [6:0]ram_reg_1_0;
  wire [11:0]\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg ;
  wire [11:0]\register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg ;
  wire [16:0]\register_genblock[1].skid_buffer_genblock.m_axis_tlast_reg_reg ;
  wire \register_genblock[1].skid_buffer_genblock.m_axis_tvalid_reg_reg ;
  wire [0:0]s_axis_grid_tlast_int;
  wire [1:0]s_axis_grid_tvalid_int;
  wire [0:0]s_axis_scle_tlast_int;
  wire [1:0]s_axis_scle_tvalid_int;
  wire s_axis_tready_reg_reg;
  wire s_axis_tready_reg_reg_0;
  wire s_axis_tready_reg_reg_1;
  wire s_axis_tready_reg_reg_2;
  wire s_axis_tready_reg_reg_3;
  wire s_axis_tready_reg_reg_4;
  wire \scle_share_genblock.axis_broadcast_inst_n_24 ;
  wire \scle_share_genblock.axis_broadcast_inst_n_25 ;
  wire \scle_share_genblock.axis_broadcast_inst_n_26 ;
  wire \scle_share_genblock.axis_broadcast_inst_n_27 ;
  wire \scle_share_genblock.axis_broadcast_inst_n_28 ;
  wire \scle_share_genblock.axis_broadcast_inst_n_29 ;
  wire \scle_share_genblock.axis_broadcast_inst_n_30 ;
  wire \scle_share_genblock.axis_broadcast_inst_n_31 ;
  wire \scle_share_genblock.axis_broadcast_inst_n_32 ;
  wire \scle_share_genblock.axis_broadcast_inst_n_33 ;
  wire \scle_share_genblock.axis_broadcast_inst_n_34 ;
  wire \scle_share_genblock.axis_broadcast_inst_n_35 ;
  wire \scle_share_genblock.axis_broadcast_inst_n_36 ;
  wire \scle_share_genblock.axis_broadcast_inst_n_37 ;
  wire \scle_share_genblock.axis_broadcast_inst_n_38 ;
  wire \scle_share_genblock.axis_broadcast_inst_n_39 ;
  wire [1:0]sdff_axis_data_tlast;
  wire [1:0]sdff_axis_data_tready;
  wire [1:0]sdff_axis_data_tvalid;
  wire shift1;
  wire shift1_15;
  wire stage_1_in_axis_data_tlast;
  wire stage_1_in_axis_data_tlast_23;
  wire \sub_mult_abs_chn_genblock[0].SubMultAbs_inst_n_10 ;
  wire \sub_mult_abs_chn_genblock[0].SubMultAbs_inst_n_5 ;
  wire \sub_mult_abs_chn_genblock[0].SubMultAbs_inst_n_6 ;
  wire \sub_mult_abs_chn_genblock[0].SubMultAbs_inst_n_9 ;
  wire \sub_mult_abs_chn_genblock[1].SubMultAbs_inst_n_12 ;
  wire \sub_mult_abs_chn_genblock[1].SubMultAbs_inst_n_13 ;
  wire \sub_mult_abs_chn_genblock[1].SubMultAbs_inst_n_14 ;
  wire \sub_mult_abs_chn_genblock[1].SubMultAbs_inst_n_15 ;
  wire \sub_mult_abs_chn_genblock[1].SubMultAbs_inst_n_16 ;
  wire \sub_mult_abs_chn_genblock[1].SubMultAbs_inst_n_17 ;
  wire \sub_mult_abs_chn_genblock[1].SubMultAbs_inst_n_18 ;
  wire \sub_mult_abs_chn_genblock[1].SubMultAbs_inst_n_19 ;
  wire \sub_mult_abs_chn_genblock[1].SubMultAbs_inst_n_20 ;
  wire \sub_mult_abs_chn_genblock[1].SubMultAbs_inst_n_21 ;
  wire \sub_mult_abs_chn_genblock[1].SubMultAbs_inst_n_22 ;
  wire \sub_mult_abs_chn_genblock[1].SubMultAbs_inst_n_23 ;
  wire \sub_mult_abs_chn_genblock[1].SubMultAbs_inst_n_24 ;
  wire \sub_mult_abs_chn_genblock[1].SubMultAbs_inst_n_25 ;
  wire \sub_mult_abs_chn_genblock[1].SubMultAbs_inst_n_26 ;
  wire \sub_mult_abs_chn_genblock[1].SubMultAbs_inst_n_4 ;
  wire \sub_mult_abs_chn_genblock[1].SubMultAbs_inst_n_5 ;
  wire \sub_mult_abs_chn_genblock[1].SubMultAbs_inst_n_7 ;
  wire \sub_mult_abs_chn_genblock[1].SubMultAbs_inst_n_8 ;
  wire \temp_m_axis_tdata_reg_reg[0] ;
  wire \temp_m_axis_tdata_reg_reg[0]_0 ;
  wire \temp_m_axis_tdata_reg_reg[0]_1 ;
  wire \temp_m_axis_tdata_reg_reg[0]_2 ;
  wire \temp_m_axis_tdata_reg_reg[10] ;
  wire \temp_m_axis_tdata_reg_reg[10]_0 ;
  wire \temp_m_axis_tdata_reg_reg[11] ;
  wire \temp_m_axis_tdata_reg_reg[11]_0 ;
  wire \temp_m_axis_tdata_reg_reg[12] ;
  wire \temp_m_axis_tdata_reg_reg[12]_0 ;
  wire \temp_m_axis_tdata_reg_reg[13] ;
  wire \temp_m_axis_tdata_reg_reg[13]_0 ;
  wire \temp_m_axis_tdata_reg_reg[14] ;
  wire \temp_m_axis_tdata_reg_reg[14]_0 ;
  wire [15:0]\temp_m_axis_tdata_reg_reg[15] ;
  wire [15:0]\temp_m_axis_tdata_reg_reg[15]_0 ;
  wire \temp_m_axis_tdata_reg_reg[15]_1 ;
  wire \temp_m_axis_tdata_reg_reg[15]_2 ;
  wire [15:0]\temp_m_axis_tdata_reg_reg[15]_3 ;
  wire [15:0]\temp_m_axis_tdata_reg_reg[15]_4 ;
  wire \temp_m_axis_tdata_reg_reg[1] ;
  wire \temp_m_axis_tdata_reg_reg[1]_0 ;
  wire \temp_m_axis_tdata_reg_reg[2] ;
  wire \temp_m_axis_tdata_reg_reg[2]_0 ;
  wire \temp_m_axis_tdata_reg_reg[3] ;
  wire \temp_m_axis_tdata_reg_reg[3]_0 ;
  wire \temp_m_axis_tdata_reg_reg[4] ;
  wire \temp_m_axis_tdata_reg_reg[4]_0 ;
  wire \temp_m_axis_tdata_reg_reg[5] ;
  wire \temp_m_axis_tdata_reg_reg[5]_0 ;
  wire \temp_m_axis_tdata_reg_reg[6] ;
  wire \temp_m_axis_tdata_reg_reg[6]_0 ;
  wire \temp_m_axis_tdata_reg_reg[7] ;
  wire \temp_m_axis_tdata_reg_reg[7]_0 ;
  wire \temp_m_axis_tdata_reg_reg[8] ;
  wire \temp_m_axis_tdata_reg_reg[8]_0 ;
  wire \temp_m_axis_tdata_reg_reg[9] ;
  wire \temp_m_axis_tdata_reg_reg[9]_0 ;
  wire temp_m_axis_tlast_reg;
  wire temp_m_axis_tlast_reg_0;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_2;

  KanTop_KanAcceleratorWrapper_0_0_AxisRom Sech2Lutram_inst
       (.DOPADOP(DOPADOP),
        .DOPBDOP(DOPBDOP),
        .Q(Q),
        .core_clk(core_clk),
        .empty_next(empty_next),
        .empty_next_0(empty_next_0),
        .full_reg(full_reg),
        .full_reg_1(full_reg_1),
        .in(in),
        .ram_reg_0(ram_reg_0),
        .ram_reg_0_0(ram_reg_0_0),
        .ram_reg_1(ram_reg_1),
        .ram_reg_1_0(ram_reg_1_0),
        .\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 (int_axis_act_func_tvalid[0]),
        .\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_1 (\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg ),
        .\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[11]_0 (\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg ),
        .\register_genblock[1].skid_buffer_genblock.m_axis_tlast_reg_reg_0 (\register_genblock[1].skid_buffer_genblock.m_axis_tlast_reg_reg ),
        .\register_genblock[1].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 (int_axis_act_func_tvalid[1]),
        .\register_genblock[1].skid_buffer_genblock.m_axis_tvalid_reg_reg_1 (\register_genblock[1].skid_buffer_genblock.m_axis_tvalid_reg_reg ),
        .\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[11]_0 (\register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg ),
        .sdff_axis_data_tlast(sdff_axis_data_tlast),
        .sdff_axis_data_tready(sdff_axis_data_tready),
        .sdff_axis_data_tvalid(sdff_axis_data_tvalid),
        .\temp_m_axis_tdata_reg_reg[0] (\temp_m_axis_tdata_reg_reg[0] ),
        .\temp_m_axis_tdata_reg_reg[0]_0 (\temp_m_axis_tdata_reg_reg[0]_0 ),
        .\temp_m_axis_tdata_reg_reg[0]_1 (\temp_m_axis_tdata_reg_reg[0]_1 ),
        .\temp_m_axis_tdata_reg_reg[0]_2 (\temp_m_axis_tdata_reg_reg[0]_2 ),
        .\temp_m_axis_tdata_reg_reg[10] (\temp_m_axis_tdata_reg_reg[10] ),
        .\temp_m_axis_tdata_reg_reg[10]_0 (\temp_m_axis_tdata_reg_reg[10]_0 ),
        .\temp_m_axis_tdata_reg_reg[11] (\temp_m_axis_tdata_reg_reg[11] ),
        .\temp_m_axis_tdata_reg_reg[11]_0 (\temp_m_axis_tdata_reg_reg[11]_0 ),
        .\temp_m_axis_tdata_reg_reg[12] (\temp_m_axis_tdata_reg_reg[12] ),
        .\temp_m_axis_tdata_reg_reg[12]_0 (\temp_m_axis_tdata_reg_reg[12]_0 ),
        .\temp_m_axis_tdata_reg_reg[13] (\temp_m_axis_tdata_reg_reg[13] ),
        .\temp_m_axis_tdata_reg_reg[13]_0 (\temp_m_axis_tdata_reg_reg[13]_0 ),
        .\temp_m_axis_tdata_reg_reg[14] (\temp_m_axis_tdata_reg_reg[14] ),
        .\temp_m_axis_tdata_reg_reg[14]_0 (\temp_m_axis_tdata_reg_reg[14]_0 ),
        .\temp_m_axis_tdata_reg_reg[15] (\temp_m_axis_tdata_reg_reg[15]_1 ),
        .\temp_m_axis_tdata_reg_reg[15]_0 (\temp_m_axis_tdata_reg_reg[15]_2 ),
        .\temp_m_axis_tdata_reg_reg[1] (\temp_m_axis_tdata_reg_reg[1] ),
        .\temp_m_axis_tdata_reg_reg[1]_0 (\temp_m_axis_tdata_reg_reg[1]_0 ),
        .\temp_m_axis_tdata_reg_reg[2] (\temp_m_axis_tdata_reg_reg[2] ),
        .\temp_m_axis_tdata_reg_reg[2]_0 (\temp_m_axis_tdata_reg_reg[2]_0 ),
        .\temp_m_axis_tdata_reg_reg[3] (\temp_m_axis_tdata_reg_reg[3] ),
        .\temp_m_axis_tdata_reg_reg[3]_0 (\temp_m_axis_tdata_reg_reg[3]_0 ),
        .\temp_m_axis_tdata_reg_reg[4] (\temp_m_axis_tdata_reg_reg[4] ),
        .\temp_m_axis_tdata_reg_reg[4]_0 (\temp_m_axis_tdata_reg_reg[4]_0 ),
        .\temp_m_axis_tdata_reg_reg[5] (\temp_m_axis_tdata_reg_reg[5] ),
        .\temp_m_axis_tdata_reg_reg[5]_0 (\temp_m_axis_tdata_reg_reg[5]_0 ),
        .\temp_m_axis_tdata_reg_reg[6] (\temp_m_axis_tdata_reg_reg[6] ),
        .\temp_m_axis_tdata_reg_reg[6]_0 (\temp_m_axis_tdata_reg_reg[6]_0 ),
        .\temp_m_axis_tdata_reg_reg[7] (\temp_m_axis_tdata_reg_reg[7] ),
        .\temp_m_axis_tdata_reg_reg[7]_0 (\temp_m_axis_tdata_reg_reg[7]_0 ),
        .\temp_m_axis_tdata_reg_reg[8] (\temp_m_axis_tdata_reg_reg[8] ),
        .\temp_m_axis_tdata_reg_reg[8]_0 (\temp_m_axis_tdata_reg_reg[8]_0 ),
        .\temp_m_axis_tdata_reg_reg[9] (\temp_m_axis_tdata_reg_reg[9] ),
        .\temp_m_axis_tdata_reg_reg[9]_0 (\temp_m_axis_tdata_reg_reg[9]_0 ));
  KanTop_KanAcceleratorWrapper_0_0_AxisClamp clamp_inst
       (.Q(Q),
        .core_clk(core_clk),
        .local_sdff_axis_data_tlast(local_sdff_axis_data_tlast),
        .local_sdff_axis_data_tready(local_sdff_axis_data_tready),
        .local_sdff_axis_data_tvalid(local_sdff_axis_data_tvalid),
        .\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[11]_0 (\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg ),
        .\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[31]_0 ({m_axis_tdata[31:29],m_axis_tdata[27:16]}),
        .\register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg_reg[11]_0 (\register_genblock[1].skid_buffer_genblock.m_axis_tdata_reg ),
        .\register_genblock[1].skid_buffer_genblock.temp_m_axis_tdata_reg_reg[31]_0 ({\sub_mult_abs_chn_genblock[1].SubMultAbs_inst_n_12 ,\sub_mult_abs_chn_genblock[1].SubMultAbs_inst_n_13 ,\sub_mult_abs_chn_genblock[1].SubMultAbs_inst_n_14 ,\sub_mult_abs_chn_genblock[1].SubMultAbs_inst_n_15 ,\sub_mult_abs_chn_genblock[1].SubMultAbs_inst_n_16 ,\sub_mult_abs_chn_genblock[1].SubMultAbs_inst_n_17 ,\sub_mult_abs_chn_genblock[1].SubMultAbs_inst_n_18 ,\sub_mult_abs_chn_genblock[1].SubMultAbs_inst_n_19 ,\sub_mult_abs_chn_genblock[1].SubMultAbs_inst_n_20 ,\sub_mult_abs_chn_genblock[1].SubMultAbs_inst_n_21 ,\sub_mult_abs_chn_genblock[1].SubMultAbs_inst_n_22 ,\sub_mult_abs_chn_genblock[1].SubMultAbs_inst_n_23 ,\sub_mult_abs_chn_genblock[1].SubMultAbs_inst_n_24 ,\sub_mult_abs_chn_genblock[1].SubMultAbs_inst_n_25 ,\sub_mult_abs_chn_genblock[1].SubMultAbs_inst_n_26 }),
        .sdff_axis_data_tlast(sdff_axis_data_tlast),
        .sdff_axis_data_tready(sdff_axis_data_tready),
        .sdff_axis_data_tvalid(sdff_axis_data_tvalid));
  KanTop_KanAcceleratorWrapper_0_0_axis_broadcast \grid_share_genblock.axis_broadcast_inst 
       (.D(m_axis_tvalid_next_3),
        .Q(Q),
        .core_clk(core_clk),
        .int_mcu_grid_m_axis_tlast(int_mcu_grid_m_axis_tlast),
        .\m_axis_tdata_reg_reg[0]_0 (\sub_mult_abs_chn_genblock[1].SubMultAbs_inst_n_4 ),
        .\m_axis_tdata_reg_reg[15]_0 (m_axis_tdata_reg),
        .\m_axis_tdata_reg_reg[15]_1 (\m_axis_tdata_reg_reg[15] ),
        .m_axis_tlast_reg_reg_0(m_axis_tlast_reg_reg_1),
        .\m_axis_tvalid_reg_reg[0]_0 (\sub_mult_abs_chn_genblock[0].SubMultAbs_inst_n_6 ),
        .\m_axis_tvalid_reg_reg[1]_0 (s_axis_grid_tvalid_int),
        .s_axis_grid_tlast_int(s_axis_grid_tlast_int),
        .s_axis_tready_reg_reg_0(s_axis_tready_reg_reg),
        .stage_1_in_axis_grid_tlast(\SubMult_inst/stage_1_in_axis_grid_tlast_0 ),
        .stage_1_in_axis_grid_tlast_0(\SubMult_inst/stage_1_in_axis_grid_tlast ),
        .\temp_m_axis_tdata_reg_reg[15]_0 (\temp_m_axis_tdata_reg_reg[15] ),
        .\temp_m_axis_tdata_reg_reg[15]_1 (\temp_m_axis_tdata_reg_reg[15]_3 ),
        .temp_m_axis_tlast_reg(temp_m_axis_tlast_reg),
        .temp_m_axis_tlast_reg_reg_0(\sub_mult_abs_chn_genblock[0].SubMultAbs_inst_n_5 ),
        .temp_m_axis_tlast_reg_reg_1(\sub_mult_abs_chn_genblock[1].SubMultAbs_inst_n_5 ),
        .temp_m_axis_tvalid_reg(temp_m_axis_tvalid_reg),
        .temp_m_axis_tvalid_reg_reg_0(\m_axis_tvalid_reg_reg[1] ));
  KanTop_KanAcceleratorWrapper_0_0_axis_broadcast_38 \scle_share_genblock.axis_broadcast_inst 
       (.D(m_axis_tvalid_next),
        .Q(Q),
        .core_clk(core_clk),
        .empty_reg(empty_reg),
        .int_mcu_scle_m_axis_tlast(int_mcu_scle_m_axis_tlast),
        .\m_axis_tdata_reg_reg[0]_0 (\sub_mult_abs_chn_genblock[1].SubMultAbs_inst_n_7 ),
        .\m_axis_tdata_reg_reg[15]_0 ({\scle_share_genblock.axis_broadcast_inst_n_24 ,\scle_share_genblock.axis_broadcast_inst_n_25 ,\scle_share_genblock.axis_broadcast_inst_n_26 ,\scle_share_genblock.axis_broadcast_inst_n_27 ,\scle_share_genblock.axis_broadcast_inst_n_28 ,\scle_share_genblock.axis_broadcast_inst_n_29 ,\scle_share_genblock.axis_broadcast_inst_n_30 ,\scle_share_genblock.axis_broadcast_inst_n_31 ,\scle_share_genblock.axis_broadcast_inst_n_32 ,\scle_share_genblock.axis_broadcast_inst_n_33 ,\scle_share_genblock.axis_broadcast_inst_n_34 ,\scle_share_genblock.axis_broadcast_inst_n_35 ,\scle_share_genblock.axis_broadcast_inst_n_36 ,\scle_share_genblock.axis_broadcast_inst_n_37 ,\scle_share_genblock.axis_broadcast_inst_n_38 ,\scle_share_genblock.axis_broadcast_inst_n_39 }),
        .\m_axis_tdata_reg_reg[15]_1 (\m_axis_tdata_reg_reg[15]_0 ),
        .m_axis_tlast_reg_reg_0(m_axis_tlast_reg_reg_2),
        .\m_axis_tvalid_reg_reg[0]_0 (\sub_mult_abs_chn_genblock[0].SubMultAbs_inst_n_10 ),
        .\m_axis_tvalid_reg_reg[1]_0 (s_axis_scle_tvalid_int),
        .s_axis_scle_tlast_int(s_axis_scle_tlast_int),
        .s_axis_tready_reg_reg_0(s_axis_tready_reg_reg_0),
        .stage_1_in_axis_scle_tlast(\SubMult_inst/stage_1_in_axis_scle_tlast_1 ),
        .stage_1_in_axis_scle_tlast_0(\SubMult_inst/stage_1_in_axis_scle_tlast ),
        .\temp_m_axis_tdata_reg_reg[15]_0 (\temp_m_axis_tdata_reg_reg[15]_0 ),
        .\temp_m_axis_tdata_reg_reg[15]_1 (\temp_m_axis_tdata_reg_reg[15]_4 ),
        .temp_m_axis_tlast_reg_0(temp_m_axis_tlast_reg_0),
        .temp_m_axis_tlast_reg_reg_0(\sub_mult_abs_chn_genblock[0].SubMultAbs_inst_n_9 ),
        .temp_m_axis_tlast_reg_reg_1(\sub_mult_abs_chn_genblock[1].SubMultAbs_inst_n_8 ),
        .temp_m_axis_tvalid_reg(temp_m_axis_tvalid_reg_2));
  KanTop_KanAcceleratorWrapper_0_0_SubMultAbs \sub_mult_abs_chn_genblock[0].SubMultAbs_inst 
       (.Q(Q),
        .core_clk(core_clk),
        .int_adp_data_m_axis_tready(int_adp_data_m_axis_tready[0]),
        .local_sdff_axis_data_tlast(local_sdff_axis_data_tlast[0]),
        .local_sdff_axis_data_tready(local_sdff_axis_data_tready[0]),
        .local_sdff_axis_data_tvalid(local_sdff_axis_data_tvalid[0]),
        .\m_axis_tdata_reg_reg[15] (m_axis_tdata_reg),
        .\m_axis_tdata_reg_reg[15]_0 ({\scle_share_genblock.axis_broadcast_inst_n_24 ,\scle_share_genblock.axis_broadcast_inst_n_25 ,\scle_share_genblock.axis_broadcast_inst_n_26 ,\scle_share_genblock.axis_broadcast_inst_n_27 ,\scle_share_genblock.axis_broadcast_inst_n_28 ,\scle_share_genblock.axis_broadcast_inst_n_29 ,\scle_share_genblock.axis_broadcast_inst_n_30 ,\scle_share_genblock.axis_broadcast_inst_n_31 ,\scle_share_genblock.axis_broadcast_inst_n_32 ,\scle_share_genblock.axis_broadcast_inst_n_33 ,\scle_share_genblock.axis_broadcast_inst_n_34 ,\scle_share_genblock.axis_broadcast_inst_n_35 ,\scle_share_genblock.axis_broadcast_inst_n_36 ,\scle_share_genblock.axis_broadcast_inst_n_37 ,\scle_share_genblock.axis_broadcast_inst_n_38 ,\scle_share_genblock.axis_broadcast_inst_n_39 }),
        .m_axis_tlast_reg_reg(\sub_mult_abs_chn_genblock[0].SubMultAbs_inst_n_5 ),
        .m_axis_tlast_reg_reg_0(m_axis_tlast_reg_reg),
        .m_axis_tlast_reg_reg_1(\sub_mult_abs_chn_genblock[0].SubMultAbs_inst_n_9 ),
        .\m_axis_tvalid_reg_reg[0] (\sub_mult_abs_chn_genblock[0].SubMultAbs_inst_n_6 ),
        .\m_axis_tvalid_reg_reg[0]_0 (\sub_mult_abs_chn_genblock[0].SubMultAbs_inst_n_10 ),
        .out(out),
        .\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31] ({m_axis_tdata[31:29],m_axis_tdata[27:16]}),
        .s_axis_grid_tlast_int(s_axis_grid_tlast_int),
        .s_axis_scle_tlast_int(s_axis_scle_tlast_int),
        .s_axis_tready_reg_reg(s_axis_tready_reg_reg_1),
        .s_axis_tready_reg_reg_0(s_axis_tready_reg_reg_3),
        .shift1(shift1),
        .stage_1_in_axis_data_tlast(stage_1_in_axis_data_tlast),
        .stage_1_in_axis_grid_tlast(\SubMult_inst/stage_1_in_axis_grid_tlast_0 ),
        .stage_1_in_axis_grid_tready(\SubMult_inst/stage_1_in_axis_grid_tready ),
        .stage_1_in_axis_scle_tlast(\SubMult_inst/stage_1_in_axis_scle_tlast_1 ),
        .stage_1_in_axis_scle_tready(\SubMult_inst/stage_1_in_axis_scle_tready ),
        .temp_m_axis_tvalid_reg_reg(s_axis_grid_tvalid_int[0]),
        .temp_m_axis_tvalid_reg_reg_0(s_axis_scle_tvalid_int[0]));
  KanTop_KanAcceleratorWrapper_0_0_SubMultAbs_39 \sub_mult_abs_chn_genblock[1].SubMultAbs_inst 
       (.D(m_axis_tvalid_next_3),
        .Q(Q),
        .core_clk(core_clk),
        .empty_reg(empty_reg),
        .int_adp_data_m_axis_tready(int_adp_data_m_axis_tready[1]),
        .local_sdff_axis_data_tlast(local_sdff_axis_data_tlast[1]),
        .local_sdff_axis_data_tready(local_sdff_axis_data_tready[1]),
        .local_sdff_axis_data_tvalid(local_sdff_axis_data_tvalid[1]),
        .\m_axis_tdata_reg_reg[0] (s_axis_grid_tvalid_int),
        .\m_axis_tdata_reg_reg[0]_0 (\sub_mult_abs_chn_genblock[0].SubMultAbs_inst_n_5 ),
        .\m_axis_tdata_reg_reg[0]_1 (s_axis_scle_tvalid_int),
        .\m_axis_tdata_reg_reg[0]_2 (\sub_mult_abs_chn_genblock[0].SubMultAbs_inst_n_9 ),
        .\m_axis_tdata_reg_reg[15] (m_axis_tdata_reg),
        .\m_axis_tdata_reg_reg[15]_0 ({\scle_share_genblock.axis_broadcast_inst_n_24 ,\scle_share_genblock.axis_broadcast_inst_n_25 ,\scle_share_genblock.axis_broadcast_inst_n_26 ,\scle_share_genblock.axis_broadcast_inst_n_27 ,\scle_share_genblock.axis_broadcast_inst_n_28 ,\scle_share_genblock.axis_broadcast_inst_n_29 ,\scle_share_genblock.axis_broadcast_inst_n_30 ,\scle_share_genblock.axis_broadcast_inst_n_31 ,\scle_share_genblock.axis_broadcast_inst_n_32 ,\scle_share_genblock.axis_broadcast_inst_n_33 ,\scle_share_genblock.axis_broadcast_inst_n_34 ,\scle_share_genblock.axis_broadcast_inst_n_35 ,\scle_share_genblock.axis_broadcast_inst_n_36 ,\scle_share_genblock.axis_broadcast_inst_n_37 ,\scle_share_genblock.axis_broadcast_inst_n_38 ,\scle_share_genblock.axis_broadcast_inst_n_39 }),
        .m_axis_tlast_reg_reg(\sub_mult_abs_chn_genblock[1].SubMultAbs_inst_n_5 ),
        .m_axis_tlast_reg_reg_0(\sub_mult_abs_chn_genblock[1].SubMultAbs_inst_n_8 ),
        .m_axis_tlast_reg_reg_1(m_axis_tlast_reg_reg_0),
        .m_axis_tlast_reg_reg_2(m_axis_tlast_reg_reg_3),
        .\m_axis_tvalid_reg_reg[1] (\m_axis_tvalid_reg_reg[1] ),
        .\m_axis_tvalid_reg_reg[1]_0 (s_axis_tready_reg_reg),
        .\m_axis_tvalid_reg_reg[1]_1 (s_axis_tready_reg_reg_0),
        .\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31] ({\sub_mult_abs_chn_genblock[1].SubMultAbs_inst_n_12 ,\sub_mult_abs_chn_genblock[1].SubMultAbs_inst_n_13 ,\sub_mult_abs_chn_genblock[1].SubMultAbs_inst_n_14 ,\sub_mult_abs_chn_genblock[1].SubMultAbs_inst_n_15 ,\sub_mult_abs_chn_genblock[1].SubMultAbs_inst_n_16 ,\sub_mult_abs_chn_genblock[1].SubMultAbs_inst_n_17 ,\sub_mult_abs_chn_genblock[1].SubMultAbs_inst_n_18 ,\sub_mult_abs_chn_genblock[1].SubMultAbs_inst_n_19 ,\sub_mult_abs_chn_genblock[1].SubMultAbs_inst_n_20 ,\sub_mult_abs_chn_genblock[1].SubMultAbs_inst_n_21 ,\sub_mult_abs_chn_genblock[1].SubMultAbs_inst_n_22 ,\sub_mult_abs_chn_genblock[1].SubMultAbs_inst_n_23 ,\sub_mult_abs_chn_genblock[1].SubMultAbs_inst_n_24 ,\sub_mult_abs_chn_genblock[1].SubMultAbs_inst_n_25 ,\sub_mult_abs_chn_genblock[1].SubMultAbs_inst_n_26 }),
        .s_axis_grid_tlast_int(s_axis_grid_tlast_int),
        .s_axis_scle_tlast_int(s_axis_scle_tlast_int),
        .s_axis_tready_reg_reg(s_axis_tready_reg_reg_2),
        .s_axis_tready_reg_reg_0(\sub_mult_abs_chn_genblock[1].SubMultAbs_inst_n_4 ),
        .s_axis_tready_reg_reg_1(\sub_mult_abs_chn_genblock[1].SubMultAbs_inst_n_7 ),
        .s_axis_tready_reg_reg_2(s_axis_tready_reg_reg_4),
        .shift1_15(shift1_15),
        .stage_1_in_axis_data_tlast_23(stage_1_in_axis_data_tlast_23),
        .stage_1_in_axis_grid_tlast(\SubMult_inst/stage_1_in_axis_grid_tlast ),
        .stage_1_in_axis_grid_tready(\SubMult_inst/stage_1_in_axis_grid_tready ),
        .stage_1_in_axis_scle_tlast(\SubMult_inst/stage_1_in_axis_scle_tlast ),
        .stage_1_in_axis_scle_tready(\SubMult_inst/stage_1_in_axis_scle_tready ),
        .temp_m_axis_tvalid_reg(temp_m_axis_tvalid_reg),
        .temp_m_axis_tvalid_reg_0(temp_m_axis_tvalid_reg_2),
        .temp_m_axis_tvalid_reg_reg(m_axis_tvalid_next));
endmodule

(* ORIG_REF_NAME = "Sampler" *) 
module KanTop_KanAcceleratorWrapper_0_0_Sampler
   (\fsm_state_reg[1]_rep ,
    sampled_signal_reg_0,
    \fsm_state_reg[1]_rep_0 ,
    fsm_clk,
    operation_busy_reg,
    core_clk,
    Q,
    \fsm_state_reg[2] ,
    locked_reg,
    locked_reg_0,
    operation_done_rd);
  output \fsm_state_reg[1]_rep ;
  output sampled_signal_reg_0;
  output \fsm_state_reg[1]_rep_0 ;
  input fsm_clk;
  input [2:0]operation_busy_reg;
  input core_clk;
  input [0:0]Q;
  input \fsm_state_reg[2] ;
  input locked_reg;
  input [0:0]locked_reg_0;
  input operation_done_rd;

  wire [0:0]Q;
  wire captured_signal_neg;
  wire captured_signal_neg_i_1_n_0;
  wire captured_signal_pos;
  wire captured_signal_pos_i_1_n_0;
  wire captured_signal_pos_sampled;
  wire core_clk;
  wire fsm_clk;
  wire \fsm_state_reg[1]_rep ;
  wire \fsm_state_reg[1]_rep_0 ;
  wire \fsm_state_reg[2] ;
  wire locked_reg;
  wire [0:0]locked_reg_0;
  wire [2:0]operation_busy_reg;
  wire operation_done_rd;
  wire [0:0]peripheral_operation_error_sampled;
  wire sampled_signal0;
  wire sampled_signal_reg_0;
  wire switch_i_1_n_0;
  wire switch_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    captured_signal_neg_i_1
       (.I0(Q),
        .I1(captured_signal_neg),
        .I2(switch_reg_n_0),
        .O(captured_signal_neg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    captured_signal_neg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(captured_signal_neg_i_1_n_0),
        .Q(captured_signal_neg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    captured_signal_pos_i_1
       (.I0(switch_reg_n_0),
        .I1(Q),
        .I2(captured_signal_pos),
        .O(captured_signal_pos_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    captured_signal_pos_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(captured_signal_pos_i_1_n_0),
        .Q(captured_signal_pos),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    captured_signal_pos_sampled_reg
       (.C(fsm_clk),
        .CE(1'b1),
        .D(captured_signal_pos),
        .Q(captured_signal_pos_sampled),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'hFEFA)) 
    \fsm_state[2]_i_3 
       (.I0(sampled_signal_reg_0),
        .I1(\fsm_state_reg[2] ),
        .I2(locked_reg),
        .I3(locked_reg_0),
        .O(\fsm_state_reg[1]_rep_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT5 #(
    .INIT(32'hABAAAAAA)) 
    locked_i_2
       (.I0(sampled_signal_reg_0),
        .I1(\fsm_state_reg[2] ),
        .I2(locked_reg),
        .I3(locked_reg_0),
        .I4(operation_done_rd),
        .O(\fsm_state_reg[1]_rep ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    operation_busy_i_3
       (.I0(peripheral_operation_error_sampled),
        .I1(operation_busy_reg[2]),
        .I2(operation_busy_reg[0]),
        .I3(operation_busy_reg[1]),
        .O(sampled_signal_reg_0));
  LUT2 #(
    .INIT(4'hE)) 
    sampled_signal_i_1
       (.I0(captured_signal_neg),
        .I1(captured_signal_pos_sampled),
        .O(sampled_signal0));
  FDRE sampled_signal_reg
       (.C(fsm_clk),
        .CE(1'b1),
        .D(sampled_signal0),
        .Q(peripheral_operation_error_sampled),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    switch_i_1
       (.I0(switch_reg_n_0),
        .O(switch_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    switch_reg
       (.C(fsm_clk),
        .CE(1'b1),
        .D(switch_i_1_n_0),
        .Q(switch_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "Sampler" *) 
module KanTop_KanAcceleratorWrapper_0_0_Sampler_50
   (sampled_signal_reg_0,
    fsm_clk,
    core_clk,
    Q);
  output [0:0]sampled_signal_reg_0;
  input fsm_clk;
  input core_clk;
  input [0:0]Q;

  wire [0:0]Q;
  wire captured_signal_neg;
  wire captured_signal_neg_i_1__0_n_0;
  wire captured_signal_pos;
  wire captured_signal_pos_i_1__0_n_0;
  wire captured_signal_pos_sampled;
  wire core_clk;
  wire fsm_clk;
  wire sampled_signal0;
  wire [0:0]sampled_signal_reg_0;
  wire switch_i_1__0_n_0;
  wire switch_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    captured_signal_neg_i_1__0
       (.I0(Q),
        .I1(captured_signal_neg),
        .I2(switch_reg_n_0),
        .O(captured_signal_neg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    captured_signal_neg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(captured_signal_neg_i_1__0_n_0),
        .Q(captured_signal_neg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    captured_signal_pos_i_1__0
       (.I0(switch_reg_n_0),
        .I1(Q),
        .I2(captured_signal_pos),
        .O(captured_signal_pos_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    captured_signal_pos_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(captured_signal_pos_i_1__0_n_0),
        .Q(captured_signal_pos),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    captured_signal_pos_sampled_reg
       (.C(fsm_clk),
        .CE(1'b1),
        .D(captured_signal_pos),
        .Q(captured_signal_pos_sampled),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    sampled_signal_i_1__0
       (.I0(captured_signal_neg),
        .I1(captured_signal_pos_sampled),
        .O(sampled_signal0));
  FDRE sampled_signal_reg
       (.C(fsm_clk),
        .CE(1'b1),
        .D(sampled_signal0),
        .Q(sampled_signal_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    switch_i_1__0
       (.I0(switch_reg_n_0),
        .O(switch_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    switch_reg
       (.C(fsm_clk),
        .CE(1'b1),
        .D(switch_i_1__0_n_0),
        .Q(switch_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "Sampler" *) 
module KanTop_KanAcceleratorWrapper_0_0_Sampler_51
   (sampled_signal_reg_0,
    fsm_clk,
    core_clk,
    Q);
  output [0:0]sampled_signal_reg_0;
  input fsm_clk;
  input core_clk;
  input [0:0]Q;

  wire [0:0]Q;
  wire captured_signal_neg;
  wire captured_signal_neg_i_1__1_n_0;
  wire captured_signal_pos;
  wire captured_signal_pos_i_1__1_n_0;
  wire captured_signal_pos_sampled;
  wire core_clk;
  wire fsm_clk;
  wire sampled_signal0;
  wire [0:0]sampled_signal_reg_0;
  wire switch_i_1__1_n_0;
  wire switch_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    captured_signal_neg_i_1__1
       (.I0(Q),
        .I1(captured_signal_neg),
        .I2(switch_reg_n_0),
        .O(captured_signal_neg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    captured_signal_neg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(captured_signal_neg_i_1__1_n_0),
        .Q(captured_signal_neg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    captured_signal_pos_i_1__1
       (.I0(switch_reg_n_0),
        .I1(Q),
        .I2(captured_signal_pos),
        .O(captured_signal_pos_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    captured_signal_pos_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(captured_signal_pos_i_1__1_n_0),
        .Q(captured_signal_pos),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    captured_signal_pos_sampled_reg
       (.C(fsm_clk),
        .CE(1'b1),
        .D(captured_signal_pos),
        .Q(captured_signal_pos_sampled),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    sampled_signal_i_1__1
       (.I0(captured_signal_neg),
        .I1(captured_signal_pos_sampled),
        .O(sampled_signal0));
  FDRE sampled_signal_reg
       (.C(fsm_clk),
        .CE(1'b1),
        .D(sampled_signal0),
        .Q(sampled_signal_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    switch_i_1__1
       (.I0(switch_reg_n_0),
        .O(switch_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    switch_reg
       (.C(fsm_clk),
        .CE(1'b1),
        .D(switch_i_1__1_n_0),
        .Q(switch_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "Sampler" *) 
module KanTop_KanAcceleratorWrapper_0_0_Sampler_52
   (sampled_signal_reg_0,
    fsm_clk,
    core_clk,
    Q);
  output [0:0]sampled_signal_reg_0;
  input fsm_clk;
  input core_clk;
  input [0:0]Q;

  wire [0:0]Q;
  wire captured_signal_neg;
  wire captured_signal_neg_i_1__2_n_0;
  wire captured_signal_pos;
  wire captured_signal_pos_i_1__2_n_0;
  wire captured_signal_pos_sampled;
  wire core_clk;
  wire fsm_clk;
  wire sampled_signal0;
  wire [0:0]sampled_signal_reg_0;
  wire switch_i_1__2_n_0;
  wire switch_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    captured_signal_neg_i_1__2
       (.I0(Q),
        .I1(captured_signal_neg),
        .I2(switch_reg_n_0),
        .O(captured_signal_neg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    captured_signal_neg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(captured_signal_neg_i_1__2_n_0),
        .Q(captured_signal_neg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    captured_signal_pos_i_1__2
       (.I0(switch_reg_n_0),
        .I1(Q),
        .I2(captured_signal_pos),
        .O(captured_signal_pos_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    captured_signal_pos_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(captured_signal_pos_i_1__2_n_0),
        .Q(captured_signal_pos),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    captured_signal_pos_sampled_reg
       (.C(fsm_clk),
        .CE(1'b1),
        .D(captured_signal_pos),
        .Q(captured_signal_pos_sampled),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    sampled_signal_i_1__2
       (.I0(captured_signal_neg),
        .I1(captured_signal_pos_sampled),
        .O(sampled_signal0));
  FDRE sampled_signal_reg
       (.C(fsm_clk),
        .CE(1'b1),
        .D(sampled_signal0),
        .Q(sampled_signal_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    switch_i_1__2
       (.I0(switch_reg_n_0),
        .O(switch_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    switch_reg
       (.C(fsm_clk),
        .CE(1'b1),
        .D(switch_i_1__2_n_0),
        .Q(switch_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "Sampler" *) 
module KanTop_KanAcceleratorWrapper_0_0_Sampler_53
   (rslt_tlast_sampled,
    fsm_rst_0,
    fsm_rst_1,
    fsm_rst_2,
    fsm_rst_3,
    fsm_rst_4,
    fsm_rst_5,
    fsm_rst_6,
    s_axil_ctrl_awaddr_2_sp_1,
    \s_axil_ctrl_awaddr[2]_0 ,
    \fsm_state_reg[1]_rep ,
    \fsm_state_reg[0]_rep ,
    fsm_clk,
    core_clk,
    Q,
    fsm_rst,
    \mem_reg[12][24] ,
    \mem_reg[12][24]_0 ,
    \mem_reg[11][24] ,
    \mem_reg[10][24] ,
    \mem_reg[9][24] ,
    \mem_reg[7][0] ,
    \mem_reg[7][8] ,
    \mem_reg[7][0]_0 ,
    \mem_reg[8][0] ,
    \mem_reg[9][0] ,
    \mem_reg[10][0] ,
    \mem_reg[11][0] ,
    \mem_reg[12][0] ,
    \mem_reg[7][16] ,
    \mem_reg[8][16] ,
    \mem_reg[9][16] ,
    \mem_reg[10][16] ,
    \mem_reg[11][16] ,
    \mem_reg[12][16] ,
    \mem_reg[7][8]_0 ,
    \mem_reg[8][8] ,
    \mem_reg[9][8] ,
    \mem_reg[10][8] ,
    \mem_reg[11][8] ,
    \mem_reg[12][8] ,
    s_axil_ctrl_awaddr,
    \mem_reg[7][31] ,
    \fsm_state[2]_i_2_0 ,
    \fsm_state[2]_i_2_1 ,
    \fsm_state[2]_i_2_2 ,
    \fsm_state[2]_i_2_3 ,
    \fsm_state[2]_i_2_4 ,
    \fsm_state[2]_i_4_0 );
  output rslt_tlast_sampled;
  output fsm_rst_0;
  output [3:0]fsm_rst_1;
  output [3:0]fsm_rst_2;
  output [3:0]fsm_rst_3;
  output [3:0]fsm_rst_4;
  output [2:0]fsm_rst_5;
  output [2:0]fsm_rst_6;
  output s_axil_ctrl_awaddr_2_sp_1;
  output \s_axil_ctrl_awaddr[2]_0 ;
  output \fsm_state_reg[1]_rep ;
  output \fsm_state_reg[0]_rep ;
  input fsm_clk;
  input core_clk;
  input [0:0]Q;
  input fsm_rst;
  input [1:0]\mem_reg[12][24] ;
  input \mem_reg[12][24]_0 ;
  input \mem_reg[11][24] ;
  input \mem_reg[10][24] ;
  input \mem_reg[9][24] ;
  input \mem_reg[7][0] ;
  input \mem_reg[7][8] ;
  input \mem_reg[7][0]_0 ;
  input \mem_reg[8][0] ;
  input \mem_reg[9][0] ;
  input \mem_reg[10][0] ;
  input \mem_reg[11][0] ;
  input \mem_reg[12][0] ;
  input \mem_reg[7][16] ;
  input \mem_reg[8][16] ;
  input \mem_reg[9][16] ;
  input \mem_reg[10][16] ;
  input \mem_reg[11][16] ;
  input \mem_reg[12][16] ;
  input \mem_reg[7][8]_0 ;
  input \mem_reg[8][8] ;
  input \mem_reg[9][8] ;
  input \mem_reg[10][8] ;
  input \mem_reg[11][8] ;
  input \mem_reg[12][8] ;
  input [3:0]s_axil_ctrl_awaddr;
  input \mem_reg[7][31] ;
  input \fsm_state[2]_i_2_0 ;
  input \fsm_state[2]_i_2_1 ;
  input \fsm_state[2]_i_2_2 ;
  input \fsm_state[2]_i_2_3 ;
  input \fsm_state[2]_i_2_4 ;
  input [1:0]\fsm_state[2]_i_4_0 ;

  wire [0:0]Q;
  wire captured_signal_neg;
  wire captured_signal_neg_i_1__3_n_0;
  wire captured_signal_pos;
  wire captured_signal_pos_i_1__3_n_0;
  wire captured_signal_pos_sampled;
  wire core_clk;
  wire fsm_clk;
  wire fsm_rst;
  wire fsm_rst_0;
  wire [3:0]fsm_rst_1;
  wire [3:0]fsm_rst_2;
  wire [3:0]fsm_rst_3;
  wire [3:0]fsm_rst_4;
  wire [2:0]fsm_rst_5;
  wire [2:0]fsm_rst_6;
  wire \fsm_state[2]_i_2_0 ;
  wire \fsm_state[2]_i_2_1 ;
  wire \fsm_state[2]_i_2_2 ;
  wire \fsm_state[2]_i_2_3 ;
  wire \fsm_state[2]_i_2_4 ;
  wire [1:0]\fsm_state[2]_i_4_0 ;
  wire \fsm_state[2]_i_4_n_0 ;
  wire \fsm_state[2]_i_6_n_0 ;
  wire \fsm_state_reg[0]_rep ;
  wire \fsm_state_reg[1]_rep ;
  wire \mem_reg[10][0] ;
  wire \mem_reg[10][16] ;
  wire \mem_reg[10][24] ;
  wire \mem_reg[10][8] ;
  wire \mem_reg[11][0] ;
  wire \mem_reg[11][16] ;
  wire \mem_reg[11][24] ;
  wire \mem_reg[11][8] ;
  wire \mem_reg[12][0] ;
  wire \mem_reg[12][16] ;
  wire [1:0]\mem_reg[12][24] ;
  wire \mem_reg[12][24]_0 ;
  wire \mem_reg[12][8] ;
  wire \mem_reg[7][0] ;
  wire \mem_reg[7][0]_0 ;
  wire \mem_reg[7][16] ;
  wire \mem_reg[7][31] ;
  wire \mem_reg[7][8] ;
  wire \mem_reg[7][8]_0 ;
  wire \mem_reg[8][0] ;
  wire \mem_reg[8][16] ;
  wire \mem_reg[8][8] ;
  wire \mem_reg[9][0] ;
  wire \mem_reg[9][16] ;
  wire \mem_reg[9][24] ;
  wire \mem_reg[9][8] ;
  wire rslt_tlast_sampled;
  wire [3:0]s_axil_ctrl_awaddr;
  wire \s_axil_ctrl_awaddr[2]_0 ;
  wire s_axil_ctrl_awaddr_2_sn_1;
  wire sampled_signal0;
  wire switch_i_1__3_n_0;
  wire switch_reg_n_0;

  assign s_axil_ctrl_awaddr_2_sp_1 = s_axil_ctrl_awaddr_2_sn_1;
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    captured_signal_neg_i_1__3
       (.I0(Q),
        .I1(captured_signal_neg),
        .I2(switch_reg_n_0),
        .O(captured_signal_neg_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    captured_signal_neg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(captured_signal_neg_i_1__3_n_0),
        .Q(captured_signal_neg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    captured_signal_pos_i_1__3
       (.I0(switch_reg_n_0),
        .I1(Q),
        .I2(captured_signal_pos),
        .O(captured_signal_pos_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    captured_signal_pos_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(captured_signal_pos_i_1__3_n_0),
        .Q(captured_signal_pos),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    captured_signal_pos_sampled_reg
       (.C(fsm_clk),
        .CE(1'b1),
        .D(captured_signal_pos),
        .Q(captured_signal_pos_sampled),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fsm_state[2]_i_2 
       (.I0(\mem_reg[7][0] ),
        .I1(\fsm_state[2]_i_4_n_0 ),
        .O(\fsm_state_reg[1]_rep ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \fsm_state[2]_i_4 
       (.I0(\fsm_state[2]_i_2_0 ),
        .I1(\fsm_state[2]_i_2_1 ),
        .I2(\fsm_state[2]_i_2_2 ),
        .I3(\fsm_state[2]_i_2_3 ),
        .I4(\fsm_state[2]_i_2_4 ),
        .I5(\fsm_state[2]_i_6_n_0 ),
        .O(\fsm_state[2]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \fsm_state[2]_i_6 
       (.I0(rslt_tlast_sampled),
        .I1(\fsm_state[2]_i_4_0 [1]),
        .I2(\fsm_state[2]_i_4_0 [0]),
        .O(\fsm_state[2]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFBA)) 
    \mem[10][15]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][0] ),
        .I2(\mem_reg[7][8] ),
        .I3(rslt_tlast_sampled),
        .I4(\mem_reg[10][8] ),
        .O(fsm_rst_3[1]));
  LUT5 #(
    .INIT(32'hFFFFFFBA)) 
    \mem[10][23]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][0] ),
        .I2(\mem_reg[7][8] ),
        .I3(rslt_tlast_sampled),
        .I4(\mem_reg[10][16] ),
        .O(fsm_rst_3[2]));
  LUT5 #(
    .INIT(32'hFFFFFFBA)) 
    \mem[10][31]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[12][24] [1]),
        .I2(\mem_reg[12][24] [0]),
        .I3(rslt_tlast_sampled),
        .I4(\mem_reg[10][24] ),
        .O(fsm_rst_3[3]));
  LUT5 #(
    .INIT(32'hFFFFFFBA)) 
    \mem[10][7]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][0] ),
        .I2(\mem_reg[7][8] ),
        .I3(rslt_tlast_sampled),
        .I4(\mem_reg[10][0] ),
        .O(fsm_rst_3[0]));
  LUT5 #(
    .INIT(32'hFFFFFFBA)) 
    \mem[11][15]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][0] ),
        .I2(\mem_reg[7][8] ),
        .I3(rslt_tlast_sampled),
        .I4(\mem_reg[11][8] ),
        .O(fsm_rst_2[1]));
  LUT5 #(
    .INIT(32'hFFFFFFBA)) 
    \mem[11][23]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][0] ),
        .I2(\mem_reg[7][8] ),
        .I3(rslt_tlast_sampled),
        .I4(\mem_reg[11][16] ),
        .O(fsm_rst_2[2]));
  LUT5 #(
    .INIT(32'hFFFFFFBA)) 
    \mem[11][31]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[12][24] [1]),
        .I2(\mem_reg[12][24] [0]),
        .I3(rslt_tlast_sampled),
        .I4(\mem_reg[11][24] ),
        .O(fsm_rst_2[3]));
  LUT5 #(
    .INIT(32'hFFFFFFBA)) 
    \mem[11][7]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][0] ),
        .I2(\mem_reg[7][8] ),
        .I3(rslt_tlast_sampled),
        .I4(\mem_reg[11][0] ),
        .O(fsm_rst_2[0]));
  LUT5 #(
    .INIT(32'hFFFFFFBA)) 
    \mem[12][15]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][0] ),
        .I2(\mem_reg[7][8] ),
        .I3(rslt_tlast_sampled),
        .I4(\mem_reg[12][8] ),
        .O(fsm_rst_1[1]));
  LUT5 #(
    .INIT(32'hFFFFFFBA)) 
    \mem[12][23]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][0] ),
        .I2(\mem_reg[7][8] ),
        .I3(rslt_tlast_sampled),
        .I4(\mem_reg[12][16] ),
        .O(fsm_rst_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT5 #(
    .INIT(32'hFFFFFFBA)) 
    \mem[12][31]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[12][24] [1]),
        .I2(\mem_reg[12][24] [0]),
        .I3(rslt_tlast_sampled),
        .I4(\mem_reg[12][24]_0 ),
        .O(fsm_rst_1[3]));
  LUT5 #(
    .INIT(32'hFFFFFFBA)) 
    \mem[12][7]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][0] ),
        .I2(\mem_reg[7][8] ),
        .I3(rslt_tlast_sampled),
        .I4(\mem_reg[12][0] ),
        .O(fsm_rst_1[0]));
  LUT5 #(
    .INIT(32'hFFFFFFBA)) 
    \mem[7][15]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][0] ),
        .I2(\mem_reg[7][8] ),
        .I3(rslt_tlast_sampled),
        .I4(\mem_reg[7][8]_0 ),
        .O(fsm_rst_5[1]));
  LUT5 #(
    .INIT(32'hFFFFFFBA)) 
    \mem[7][23]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][0] ),
        .I2(\mem_reg[7][8] ),
        .I3(rslt_tlast_sampled),
        .I4(\mem_reg[7][16] ),
        .O(fsm_rst_5[2]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAEAAA)) 
    \mem[7][31]_i_2 
       (.I0(fsm_rst_0),
        .I1(s_axil_ctrl_awaddr[0]),
        .I2(s_axil_ctrl_awaddr[1]),
        .I3(s_axil_ctrl_awaddr[2]),
        .I4(s_axil_ctrl_awaddr[3]),
        .I5(\mem_reg[7][31] ),
        .O(s_axil_ctrl_awaddr_2_sn_1));
  LUT5 #(
    .INIT(32'hFFFFFFBA)) 
    \mem[7][7]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][0] ),
        .I2(\mem_reg[7][8] ),
        .I3(rslt_tlast_sampled),
        .I4(\mem_reg[7][0]_0 ),
        .O(fsm_rst_5[0]));
  LUT5 #(
    .INIT(32'hFFFFFFBA)) 
    \mem[8][15]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][0] ),
        .I2(\mem_reg[7][8] ),
        .I3(rslt_tlast_sampled),
        .I4(\mem_reg[8][8] ),
        .O(fsm_rst_6[1]));
  LUT5 #(
    .INIT(32'hFFFFFFBA)) 
    \mem[8][23]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][0] ),
        .I2(\mem_reg[7][8] ),
        .I3(rslt_tlast_sampled),
        .I4(\mem_reg[8][16] ),
        .O(fsm_rst_6[2]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAABAA)) 
    \mem[8][31]_i_2 
       (.I0(fsm_rst_0),
        .I1(s_axil_ctrl_awaddr[0]),
        .I2(s_axil_ctrl_awaddr[1]),
        .I3(s_axil_ctrl_awaddr[3]),
        .I4(s_axil_ctrl_awaddr[2]),
        .I5(\mem_reg[7][31] ),
        .O(\s_axil_ctrl_awaddr[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'hFFBA)) 
    \mem[8][31]_i_3 
       (.I0(fsm_rst),
        .I1(\mem_reg[12][24] [1]),
        .I2(\mem_reg[12][24] [0]),
        .I3(rslt_tlast_sampled),
        .O(fsm_rst_0));
  LUT5 #(
    .INIT(32'hFFFFFFBA)) 
    \mem[8][7]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][0] ),
        .I2(\mem_reg[7][8] ),
        .I3(rslt_tlast_sampled),
        .I4(\mem_reg[8][0] ),
        .O(fsm_rst_6[0]));
  LUT5 #(
    .INIT(32'hFFFFFFBA)) 
    \mem[9][15]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][0] ),
        .I2(\mem_reg[7][8] ),
        .I3(rslt_tlast_sampled),
        .I4(\mem_reg[9][8] ),
        .O(fsm_rst_4[1]));
  LUT5 #(
    .INIT(32'hFFFFFFBA)) 
    \mem[9][23]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][0] ),
        .I2(\mem_reg[7][8] ),
        .I3(rslt_tlast_sampled),
        .I4(\mem_reg[9][16] ),
        .O(fsm_rst_4[2]));
  LUT5 #(
    .INIT(32'hFFFFFFBA)) 
    \mem[9][31]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[12][24] [1]),
        .I2(\mem_reg[12][24] [0]),
        .I3(rslt_tlast_sampled),
        .I4(\mem_reg[9][24] ),
        .O(fsm_rst_4[3]));
  LUT5 #(
    .INIT(32'hFFFFFFBA)) 
    \mem[9][7]_i_1 
       (.I0(fsm_rst),
        .I1(\mem_reg[7][0] ),
        .I2(\mem_reg[7][8] ),
        .I3(rslt_tlast_sampled),
        .I4(\mem_reg[9][0] ),
        .O(fsm_rst_4[0]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    operation_busy_i_6
       (.I0(\mem_reg[7][8] ),
        .I1(\fsm_state[2]_i_4_n_0 ),
        .I2(\mem_reg[7][0] ),
        .O(\fsm_state_reg[0]_rep ));
  LUT2 #(
    .INIT(4'hE)) 
    sampled_signal_i_1__3
       (.I0(captured_signal_neg),
        .I1(captured_signal_pos_sampled),
        .O(sampled_signal0));
  FDRE sampled_signal_reg
       (.C(fsm_clk),
        .CE(1'b1),
        .D(sampled_signal0),
        .Q(rslt_tlast_sampled),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    switch_i_1__3
       (.I0(switch_reg_n_0),
        .O(switch_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    switch_reg
       (.C(fsm_clk),
        .CE(1'b1),
        .D(switch_i_1__3_n_0),
        .Q(switch_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "SubMult" *) 
module KanTop_KanAcceleratorWrapper_0_0_SubMult
   (s_axis_tready_reg_reg,
    int_axis_data_tlast,
    int_axis_data_tvalid,
    D,
    s_axis_tready_reg_reg_0,
    m_axis_tlast_reg_reg,
    temp_m_axis_tvalid_reg_reg,
    s_axis_tready_reg_reg_1,
    m_axis_tlast_reg_reg_0,
    m_axis_tlast_reg_reg_1,
    int_adp_data_m_axis_tready,
    shift1_15,
    \m_axis_tdata_reg_reg[31] ,
    Q,
    core_clk,
    stage_1_in_axis_data_tlast_23,
    stage_1_in_axis_grid_tlast,
    stage_1_in_axis_scle_tlast,
    int_axis_data_tready,
    temp_m_axis_tvalid_reg,
    \m_axis_tvalid_reg_reg[1] ,
    \m_axis_tvalid_reg_reg[1]_0 ,
    \m_axis_tdata_reg_reg[0] ,
    stage_1_in_axis_grid_tready,
    \m_axis_tdata_reg_reg[0]_0 ,
    temp_m_axis_tvalid_reg_0,
    empty_reg,
    \m_axis_tvalid_reg_reg[1]_1 ,
    \m_axis_tdata_reg_reg[0]_1 ,
    stage_1_in_axis_scle_tready,
    \m_axis_tdata_reg_reg[0]_2 ,
    \m_axis_tdata_reg_reg[15] ,
    s_axis_grid_tlast_int,
    s_axis_tready_reg_reg_2,
    m_axis_tlast_reg_reg_2,
    \m_axis_tdata_reg_reg[15]_0 ,
    s_axis_scle_tlast_int);
  output s_axis_tready_reg_reg;
  output int_axis_data_tlast;
  output int_axis_data_tvalid;
  output [0:0]D;
  output s_axis_tready_reg_reg_0;
  output m_axis_tlast_reg_reg;
  output [0:0]temp_m_axis_tvalid_reg_reg;
  output s_axis_tready_reg_reg_1;
  output m_axis_tlast_reg_reg_0;
  output m_axis_tlast_reg_reg_1;
  output [0:0]int_adp_data_m_axis_tready;
  output shift1_15;
  output [31:0]\m_axis_tdata_reg_reg[31] ;
  input [0:0]Q;
  input core_clk;
  input stage_1_in_axis_data_tlast_23;
  input stage_1_in_axis_grid_tlast;
  input stage_1_in_axis_scle_tlast;
  input int_axis_data_tready;
  input temp_m_axis_tvalid_reg;
  input \m_axis_tvalid_reg_reg[1] ;
  input \m_axis_tvalid_reg_reg[1]_0 ;
  input [1:0]\m_axis_tdata_reg_reg[0] ;
  input stage_1_in_axis_grid_tready;
  input \m_axis_tdata_reg_reg[0]_0 ;
  input temp_m_axis_tvalid_reg_0;
  input empty_reg;
  input \m_axis_tvalid_reg_reg[1]_1 ;
  input [1:0]\m_axis_tdata_reg_reg[0]_1 ;
  input stage_1_in_axis_scle_tready;
  input \m_axis_tdata_reg_reg[0]_2 ;
  input [15:0]\m_axis_tdata_reg_reg[15] ;
  input [0:0]s_axis_grid_tlast_int;
  input s_axis_tready_reg_reg_2;
  input [16:0]m_axis_tlast_reg_reg_2;
  input [15:0]\m_axis_tdata_reg_reg[15]_0 ;
  input [0:0]s_axis_scle_tlast_int;

  wire [0:0]D;
  wire [0:0]Q;
  wire axis_alu_sub_inst_n_10;
  wire axis_alu_sub_inst_n_11;
  wire axis_alu_sub_inst_n_12;
  wire axis_alu_sub_inst_n_13;
  wire axis_alu_sub_inst_n_14;
  wire axis_alu_sub_inst_n_15;
  wire axis_alu_sub_inst_n_16;
  wire axis_alu_sub_inst_n_17;
  wire axis_alu_sub_inst_n_18;
  wire axis_alu_sub_inst_n_19;
  wire axis_alu_sub_inst_n_20;
  wire axis_alu_sub_inst_n_21;
  wire axis_alu_sub_inst_n_22;
  wire axis_alu_sub_inst_n_23;
  wire axis_alu_sub_inst_n_24;
  wire axis_alu_sub_inst_n_25;
  wire axis_alu_sub_inst_n_26;
  wire axis_alu_sub_inst_n_27;
  wire axis_alu_sub_inst_n_28;
  wire axis_alu_sub_inst_n_29;
  wire axis_alu_sub_inst_n_3;
  wire axis_alu_sub_inst_n_30;
  wire axis_alu_sub_inst_n_31;
  wire axis_alu_sub_inst_n_32;
  wire axis_alu_sub_inst_n_33;
  wire axis_alu_sub_inst_n_34;
  wire axis_alu_sub_inst_n_35;
  wire axis_alu_sub_inst_n_36;
  wire axis_alu_sub_inst_n_4;
  wire axis_alu_sub_inst_n_5;
  wire axis_alu_sub_inst_n_6;
  wire axis_alu_sub_inst_n_7;
  wire axis_alu_sub_inst_n_8;
  wire axis_alu_sub_inst_n_9;
  wire axis_register_data_inst_n_10;
  wire axis_register_data_inst_n_11;
  wire axis_register_data_inst_n_12;
  wire axis_register_data_inst_n_13;
  wire axis_register_data_inst_n_14;
  wire axis_register_data_inst_n_15;
  wire axis_register_data_inst_n_16;
  wire axis_register_data_inst_n_17;
  wire axis_register_data_inst_n_18;
  wire axis_register_data_inst_n_19;
  wire axis_register_data_inst_n_20;
  wire axis_register_data_inst_n_21;
  wire axis_register_data_inst_n_22;
  wire axis_register_data_inst_n_23;
  wire axis_register_data_inst_n_24;
  wire axis_register_data_inst_n_26;
  wire axis_register_data_inst_n_5;
  wire axis_register_data_inst_n_9;
  wire axis_register_grid_inst_n_10;
  wire axis_register_grid_inst_n_11;
  wire axis_register_grid_inst_n_12;
  wire axis_register_grid_inst_n_13;
  wire axis_register_grid_inst_n_14;
  wire axis_register_grid_inst_n_15;
  wire axis_register_grid_inst_n_16;
  wire axis_register_grid_inst_n_17;
  wire axis_register_grid_inst_n_18;
  wire axis_register_grid_inst_n_19;
  wire axis_register_grid_inst_n_20;
  wire axis_register_grid_inst_n_4;
  wire axis_register_grid_inst_n_5;
  wire axis_register_grid_inst_n_6;
  wire axis_register_grid_inst_n_7;
  wire axis_register_grid_inst_n_8;
  wire axis_register_grid_inst_n_9;
  wire axis_register_scale_inst_n_10;
  wire axis_register_scale_inst_n_11;
  wire axis_register_scale_inst_n_12;
  wire axis_register_scale_inst_n_13;
  wire axis_register_scale_inst_n_14;
  wire axis_register_scale_inst_n_15;
  wire axis_register_scale_inst_n_16;
  wire axis_register_scale_inst_n_17;
  wire axis_register_scale_inst_n_18;
  wire axis_register_scale_inst_n_19;
  wire axis_register_scale_inst_n_20;
  wire axis_register_scale_inst_n_4;
  wire axis_register_scale_inst_n_5;
  wire axis_register_scale_inst_n_6;
  wire axis_register_scale_inst_n_7;
  wire axis_register_scale_inst_n_8;
  wire axis_register_scale_inst_n_9;
  wire core_clk;
  wire empty_reg;
  wire [0:0]int_adp_data_m_axis_tready;
  wire int_axis_data_tlast;
  wire int_axis_data_tready;
  wire int_axis_data_tvalid;
  wire [1:0]\m_axis_tdata_reg_reg[0] ;
  wire \m_axis_tdata_reg_reg[0]_0 ;
  wire [1:0]\m_axis_tdata_reg_reg[0]_1 ;
  wire \m_axis_tdata_reg_reg[0]_2 ;
  wire [15:0]\m_axis_tdata_reg_reg[15] ;
  wire [15:0]\m_axis_tdata_reg_reg[15]_0 ;
  wire [31:0]\m_axis_tdata_reg_reg[31] ;
  wire m_axis_tlast_reg_reg;
  wire m_axis_tlast_reg_reg_0;
  wire m_axis_tlast_reg_reg_1;
  wire [16:0]m_axis_tlast_reg_reg_2;
  wire \m_axis_tvalid_reg_reg[1] ;
  wire \m_axis_tvalid_reg_reg[1]_0 ;
  wire \m_axis_tvalid_reg_reg[1]_1 ;
  wire p_5_in;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out ;
  wire [0:0]s_axis_grid_tlast_int;
  wire [0:0]s_axis_scle_tlast_int;
  wire s_axis_tready_reg_reg;
  wire s_axis_tready_reg_reg_0;
  wire s_axis_tready_reg_reg_1;
  wire s_axis_tready_reg_reg_2;
  wire shift1_15;
  wire stage_1_in_axis_data_tlast_23;
  wire stage_1_in_axis_grid_tlast;
  wire stage_1_in_axis_grid_tready;
  wire stage_1_in_axis_grid_tready_0;
  wire stage_1_in_axis_scle_tlast;
  wire stage_1_in_axis_scle_tready;
  wire stage_1_in_axis_scle_tready_1;
  wire stage_1_out_axis_data_tlast;
  wire stage_1_out_axis_data_tvalid;
  wire stage_1_out_axis_grid_tlast;
  wire stage_1_out_axis_grid_tvalid;
  wire stage_1_out_axis_scle_tlast;
  wire stage_1_out_axis_scle_tvalid;
  wire stage_2_in_axis_data_tready;
  wire stage_2_out_axis_data_tlast;
  wire stage_2_out_axis_data_tready;
  wire stage_2_out_axis_data_tvalid;
  wire stage_3_in_axis_data_tdata_n_100;
  wire stage_3_in_axis_data_tdata_n_101;
  wire stage_3_in_axis_data_tdata_n_102;
  wire stage_3_in_axis_data_tdata_n_103;
  wire stage_3_in_axis_data_tdata_n_104;
  wire stage_3_in_axis_data_tdata_n_105;
  wire stage_3_in_axis_data_tdata_n_74;
  wire stage_3_in_axis_data_tdata_n_75;
  wire stage_3_in_axis_data_tdata_n_76;
  wire stage_3_in_axis_data_tdata_n_77;
  wire stage_3_in_axis_data_tdata_n_78;
  wire stage_3_in_axis_data_tdata_n_79;
  wire stage_3_in_axis_data_tdata_n_80;
  wire stage_3_in_axis_data_tdata_n_81;
  wire stage_3_in_axis_data_tdata_n_82;
  wire stage_3_in_axis_data_tdata_n_83;
  wire stage_3_in_axis_data_tdata_n_84;
  wire stage_3_in_axis_data_tdata_n_85;
  wire stage_3_in_axis_data_tdata_n_86;
  wire stage_3_in_axis_data_tdata_n_87;
  wire stage_3_in_axis_data_tdata_n_88;
  wire stage_3_in_axis_data_tdata_n_89;
  wire stage_3_in_axis_data_tdata_n_90;
  wire stage_3_in_axis_data_tdata_n_91;
  wire stage_3_in_axis_data_tdata_n_92;
  wire stage_3_in_axis_data_tdata_n_93;
  wire stage_3_in_axis_data_tdata_n_94;
  wire stage_3_in_axis_data_tdata_n_95;
  wire stage_3_in_axis_data_tdata_n_96;
  wire stage_3_in_axis_data_tdata_n_97;
  wire stage_3_in_axis_data_tdata_n_98;
  wire stage_3_in_axis_data_tdata_n_99;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_0;
  wire [0:0]temp_m_axis_tvalid_reg_reg;
  wire NLW_stage_3_in_axis_data_tdata_CARRYCASCOUT_UNCONNECTED;
  wire NLW_stage_3_in_axis_data_tdata_MULTSIGNOUT_UNCONNECTED;
  wire NLW_stage_3_in_axis_data_tdata_OVERFLOW_UNCONNECTED;
  wire NLW_stage_3_in_axis_data_tdata_PATTERNBDETECT_UNCONNECTED;
  wire NLW_stage_3_in_axis_data_tdata_PATTERNDETECT_UNCONNECTED;
  wire NLW_stage_3_in_axis_data_tdata_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_stage_3_in_axis_data_tdata_ACOUT_UNCONNECTED;
  wire [17:0]NLW_stage_3_in_axis_data_tdata_BCOUT_UNCONNECTED;
  wire [3:0]NLW_stage_3_in_axis_data_tdata_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_stage_3_in_axis_data_tdata_P_UNCONNECTED;
  wire [47:0]NLW_stage_3_in_axis_data_tdata_PCOUT_UNCONNECTED;

  KanTop_KanAcceleratorWrapper_0_0_axis_register__parameterized2 axis_alu_mlt_inst
       (.D({stage_3_in_axis_data_tdata_n_74,stage_3_in_axis_data_tdata_n_75,stage_3_in_axis_data_tdata_n_76,stage_3_in_axis_data_tdata_n_77,stage_3_in_axis_data_tdata_n_78,stage_3_in_axis_data_tdata_n_79,stage_3_in_axis_data_tdata_n_80,stage_3_in_axis_data_tdata_n_81,stage_3_in_axis_data_tdata_n_82,stage_3_in_axis_data_tdata_n_83,stage_3_in_axis_data_tdata_n_84,stage_3_in_axis_data_tdata_n_85,stage_3_in_axis_data_tdata_n_86,stage_3_in_axis_data_tdata_n_87,stage_3_in_axis_data_tdata_n_88,stage_3_in_axis_data_tdata_n_89,stage_3_in_axis_data_tdata_n_90,stage_3_in_axis_data_tdata_n_91,stage_3_in_axis_data_tdata_n_92,stage_3_in_axis_data_tdata_n_93,stage_3_in_axis_data_tdata_n_94,stage_3_in_axis_data_tdata_n_95,stage_3_in_axis_data_tdata_n_96,stage_3_in_axis_data_tdata_n_97,stage_3_in_axis_data_tdata_n_98,stage_3_in_axis_data_tdata_n_99,stage_3_in_axis_data_tdata_n_100,stage_3_in_axis_data_tdata_n_101,stage_3_in_axis_data_tdata_n_102,stage_3_in_axis_data_tdata_n_103,stage_3_in_axis_data_tdata_n_104,stage_3_in_axis_data_tdata_n_105}),
        .Q(Q),
        .core_clk(core_clk),
        .int_axis_data_tlast(int_axis_data_tlast),
        .int_axis_data_tready(int_axis_data_tready),
        .\m_axis_tdata_reg_reg[31]_0 (\m_axis_tdata_reg_reg[31] ),
        .m_axis_tvalid_reg_reg_0(int_axis_data_tvalid),
        .stage_2_out_axis_data_tlast(stage_2_out_axis_data_tlast),
        .stage_2_out_axis_data_tready(stage_2_out_axis_data_tready),
        .stage_2_out_axis_data_tvalid(stage_2_out_axis_data_tvalid));
  KanTop_KanAcceleratorWrapper_0_0_AxisALU axis_alu_sub_inst
       (.A({axis_alu_sub_inst_n_3,axis_alu_sub_inst_n_4,axis_alu_sub_inst_n_5,axis_alu_sub_inst_n_6,axis_alu_sub_inst_n_7,axis_alu_sub_inst_n_8,axis_alu_sub_inst_n_9,axis_alu_sub_inst_n_10,axis_alu_sub_inst_n_11,axis_alu_sub_inst_n_12,axis_alu_sub_inst_n_13,axis_alu_sub_inst_n_14,axis_alu_sub_inst_n_15,axis_alu_sub_inst_n_16,axis_alu_sub_inst_n_17,axis_alu_sub_inst_n_18}),
        .B({axis_alu_sub_inst_n_20,axis_alu_sub_inst_n_21,axis_alu_sub_inst_n_22,axis_alu_sub_inst_n_23,axis_alu_sub_inst_n_24,axis_alu_sub_inst_n_25,axis_alu_sub_inst_n_26,axis_alu_sub_inst_n_27,axis_alu_sub_inst_n_28,axis_alu_sub_inst_n_29,axis_alu_sub_inst_n_30,axis_alu_sub_inst_n_31,axis_alu_sub_inst_n_32,axis_alu_sub_inst_n_33,axis_alu_sub_inst_n_34,axis_alu_sub_inst_n_35}),
        .Q(Q),
        .core_clk(core_clk),
        .p_5_in(p_5_in),
        .\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 (axis_alu_sub_inst_n_36),
        .\register_genblock[0].skid_buffer_genblock.s_axis_tready_reg_reg_0 (axis_alu_sub_inst_n_19),
        .\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 ({axis_register_data_inst_n_9,axis_register_data_inst_n_10,axis_register_data_inst_n_11,axis_register_data_inst_n_12,axis_register_data_inst_n_13,axis_register_data_inst_n_14,axis_register_data_inst_n_15,axis_register_data_inst_n_16,axis_register_data_inst_n_17,axis_register_data_inst_n_18,axis_register_data_inst_n_19,axis_register_data_inst_n_20,axis_register_data_inst_n_21,axis_register_data_inst_n_22,axis_register_data_inst_n_23,axis_register_data_inst_n_24}),
        .\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15]_0 ({axis_register_grid_inst_n_4,axis_register_grid_inst_n_5,axis_register_grid_inst_n_6,axis_register_grid_inst_n_7,axis_register_grid_inst_n_8,axis_register_grid_inst_n_9,axis_register_grid_inst_n_10,axis_register_grid_inst_n_11,axis_register_grid_inst_n_12,axis_register_grid_inst_n_13,axis_register_grid_inst_n_14,axis_register_grid_inst_n_15,axis_register_grid_inst_n_16,axis_register_grid_inst_n_17,axis_register_grid_inst_n_18,axis_register_grid_inst_n_19}),
        .\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15]_0 ({axis_register_scale_inst_n_4,axis_register_scale_inst_n_5,axis_register_scale_inst_n_6,axis_register_scale_inst_n_7,axis_register_scale_inst_n_8,axis_register_scale_inst_n_9,axis_register_scale_inst_n_10,axis_register_scale_inst_n_11,axis_register_scale_inst_n_12,axis_register_scale_inst_n_13,axis_register_scale_inst_n_14,axis_register_scale_inst_n_15,axis_register_scale_inst_n_16,axis_register_scale_inst_n_17,axis_register_scale_inst_n_18,axis_register_scale_inst_n_19}),
        .\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out (\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out ),
        .stage_1_out_axis_data_tvalid(stage_1_out_axis_data_tvalid),
        .stage_1_out_axis_grid_tvalid(stage_1_out_axis_grid_tvalid),
        .stage_1_out_axis_scle_tvalid(stage_1_out_axis_scle_tvalid),
        .stage_2_in_axis_data_tready(stage_2_in_axis_data_tready),
        .stage_2_out_axis_data_tlast(stage_2_out_axis_data_tlast),
        .stage_2_out_axis_data_tready(stage_2_out_axis_data_tready),
        .stage_2_out_axis_data_tvalid(stage_2_out_axis_data_tvalid));
  KanTop_KanAcceleratorWrapper_0_0_axis_register_40 axis_register_data_inst
       (.D(D),
        .Q(Q),
        .core_clk(core_clk),
        .empty_reg(empty_reg),
        .int_adp_data_m_axis_tready(int_adp_data_m_axis_tready),
        .\m_axis_tdata_reg_reg[15]_0 ({axis_register_data_inst_n_9,axis_register_data_inst_n_10,axis_register_data_inst_n_11,axis_register_data_inst_n_12,axis_register_data_inst_n_13,axis_register_data_inst_n_14,axis_register_data_inst_n_15,axis_register_data_inst_n_16,axis_register_data_inst_n_17,axis_register_data_inst_n_18,axis_register_data_inst_n_19,axis_register_data_inst_n_20,axis_register_data_inst_n_21,axis_register_data_inst_n_22,axis_register_data_inst_n_23,axis_register_data_inst_n_24}),
        .m_axis_tlast_reg_reg_0(axis_register_data_inst_n_5),
        .m_axis_tlast_reg_reg_1(m_axis_tlast_reg_reg),
        .m_axis_tlast_reg_reg_2(m_axis_tlast_reg_reg_1),
        .m_axis_tlast_reg_reg_3(axis_register_data_inst_n_26),
        .m_axis_tlast_reg_reg_4(m_axis_tlast_reg_reg_0),
        .m_axis_tlast_reg_reg_5(m_axis_tlast_reg_reg_2),
        .\m_axis_tvalid_reg_reg[1] (\m_axis_tvalid_reg_reg[1] ),
        .\m_axis_tvalid_reg_reg[1]_0 (\m_axis_tvalid_reg_reg[1]_0 ),
        .\m_axis_tvalid_reg_reg[1]_1 (s_axis_tready_reg_reg_0),
        .\m_axis_tvalid_reg_reg[1]_2 (\m_axis_tvalid_reg_reg[1]_1 ),
        .\m_axis_tvalid_reg_reg[1]_3 (s_axis_tready_reg_reg_1),
        .\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out (\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out ),
        .s_axis_tready_reg_reg_0(s_axis_tready_reg_reg),
        .s_axis_tready_reg_reg_1(s_axis_tready_reg_reg_2),
        .shift1_15(shift1_15),
        .stage_1_in_axis_data_tlast_23(stage_1_in_axis_data_tlast_23),
        .stage_1_in_axis_grid_tready_0(stage_1_in_axis_grid_tready_0),
        .stage_1_in_axis_scle_tready_1(stage_1_in_axis_scle_tready_1),
        .stage_1_out_axis_data_tlast(stage_1_out_axis_data_tlast),
        .stage_1_out_axis_data_tvalid(stage_1_out_axis_data_tvalid),
        .stage_1_out_axis_grid_tlast(stage_1_out_axis_grid_tlast),
        .stage_1_out_axis_grid_tvalid(stage_1_out_axis_grid_tvalid),
        .stage_1_out_axis_scle_tlast(stage_1_out_axis_scle_tlast),
        .stage_1_out_axis_scle_tvalid(stage_1_out_axis_scle_tvalid),
        .stage_2_in_axis_data_tready(stage_2_in_axis_data_tready),
        .temp_m_axis_tvalid_reg(temp_m_axis_tvalid_reg),
        .temp_m_axis_tvalid_reg_0(temp_m_axis_tvalid_reg_0),
        .temp_m_axis_tvalid_reg_reg_0(temp_m_axis_tvalid_reg_reg),
        .temp_m_axis_tvalid_reg_reg_1(axis_alu_sub_inst_n_19),
        .temp_m_axis_tvalid_reg_reg_2(\m_axis_tdata_reg_reg[0] [1]),
        .temp_m_axis_tvalid_reg_reg_3(\m_axis_tdata_reg_reg[0]_1 [1]));
  KanTop_KanAcceleratorWrapper_0_0_axis_register_41 axis_register_grid_inst
       (.Q(Q),
        .core_clk(core_clk),
        .\m_axis_tdata_reg_reg[0]_0 (m_axis_tlast_reg_reg),
        .\m_axis_tdata_reg_reg[0]_1 (\m_axis_tdata_reg_reg[0] ),
        .\m_axis_tdata_reg_reg[0]_2 (\m_axis_tdata_reg_reg[0]_0 ),
        .\m_axis_tdata_reg_reg[15]_0 ({axis_register_grid_inst_n_4,axis_register_grid_inst_n_5,axis_register_grid_inst_n_6,axis_register_grid_inst_n_7,axis_register_grid_inst_n_8,axis_register_grid_inst_n_9,axis_register_grid_inst_n_10,axis_register_grid_inst_n_11,axis_register_grid_inst_n_12,axis_register_grid_inst_n_13,axis_register_grid_inst_n_14,axis_register_grid_inst_n_15,axis_register_grid_inst_n_16,axis_register_grid_inst_n_17,axis_register_grid_inst_n_18,axis_register_grid_inst_n_19}),
        .\m_axis_tdata_reg_reg[15]_1 (\m_axis_tdata_reg_reg[15] ),
        .m_axis_tvalid_reg_reg_0(axis_register_grid_inst_n_20),
        .p_5_in(p_5_in),
        .s_axis_grid_tlast_int(s_axis_grid_tlast_int),
        .s_axis_tready_reg_reg_0(s_axis_tready_reg_reg_0),
        .stage_1_in_axis_grid_tlast(stage_1_in_axis_grid_tlast),
        .stage_1_in_axis_grid_tready(stage_1_in_axis_grid_tready),
        .stage_1_in_axis_grid_tready_0(stage_1_in_axis_grid_tready_0),
        .stage_1_out_axis_data_tlast(stage_1_out_axis_data_tlast),
        .stage_1_out_axis_data_tvalid(stage_1_out_axis_data_tvalid),
        .stage_1_out_axis_grid_tlast(stage_1_out_axis_grid_tlast),
        .stage_1_out_axis_grid_tvalid(stage_1_out_axis_grid_tvalid),
        .stage_1_out_axis_scle_tlast(stage_1_out_axis_scle_tlast),
        .stage_1_out_axis_scle_tvalid(stage_1_out_axis_scle_tvalid),
        .stage_2_in_axis_data_tready(stage_2_in_axis_data_tready),
        .temp_m_axis_tvalid_reg_reg_0(axis_register_data_inst_n_5),
        .temp_m_axis_tvalid_reg_reg_1(axis_register_scale_inst_n_20));
  KanTop_KanAcceleratorWrapper_0_0_axis_register_42 axis_register_scale_inst
       (.Q(Q),
        .core_clk(core_clk),
        .\m_axis_tdata_reg_reg[0]_0 (m_axis_tlast_reg_reg_0),
        .\m_axis_tdata_reg_reg[0]_1 (\m_axis_tdata_reg_reg[0]_1 ),
        .\m_axis_tdata_reg_reg[0]_2 (\m_axis_tdata_reg_reg[0]_2 ),
        .\m_axis_tdata_reg_reg[15]_0 ({axis_register_scale_inst_n_4,axis_register_scale_inst_n_5,axis_register_scale_inst_n_6,axis_register_scale_inst_n_7,axis_register_scale_inst_n_8,axis_register_scale_inst_n_9,axis_register_scale_inst_n_10,axis_register_scale_inst_n_11,axis_register_scale_inst_n_12,axis_register_scale_inst_n_13,axis_register_scale_inst_n_14,axis_register_scale_inst_n_15,axis_register_scale_inst_n_16,axis_register_scale_inst_n_17,axis_register_scale_inst_n_18,axis_register_scale_inst_n_19}),
        .\m_axis_tdata_reg_reg[15]_1 (\m_axis_tdata_reg_reg[15]_0 ),
        .m_axis_tvalid_reg_reg_0(axis_register_scale_inst_n_20),
        .s_axis_scle_tlast_int(s_axis_scle_tlast_int),
        .s_axis_tready_reg_reg_0(s_axis_tready_reg_reg_1),
        .stage_1_in_axis_scle_tlast(stage_1_in_axis_scle_tlast),
        .stage_1_in_axis_scle_tready(stage_1_in_axis_scle_tready),
        .stage_1_in_axis_scle_tready_1(stage_1_in_axis_scle_tready_1),
        .stage_1_out_axis_data_tvalid(stage_1_out_axis_data_tvalid),
        .stage_1_out_axis_grid_tvalid(stage_1_out_axis_grid_tvalid),
        .stage_1_out_axis_scle_tlast(stage_1_out_axis_scle_tlast),
        .stage_1_out_axis_scle_tvalid(stage_1_out_axis_scle_tvalid),
        .stage_2_in_axis_data_tready(stage_2_in_axis_data_tready),
        .temp_m_axis_tvalid_reg_reg_0(axis_register_data_inst_n_26),
        .temp_m_axis_tvalid_reg_reg_1(axis_register_grid_inst_n_20));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    stage_3_in_axis_data_tdata
       (.A({axis_alu_sub_inst_n_3,axis_alu_sub_inst_n_3,axis_alu_sub_inst_n_3,axis_alu_sub_inst_n_3,axis_alu_sub_inst_n_3,axis_alu_sub_inst_n_3,axis_alu_sub_inst_n_3,axis_alu_sub_inst_n_3,axis_alu_sub_inst_n_3,axis_alu_sub_inst_n_3,axis_alu_sub_inst_n_3,axis_alu_sub_inst_n_3,axis_alu_sub_inst_n_3,axis_alu_sub_inst_n_3,axis_alu_sub_inst_n_3,axis_alu_sub_inst_n_4,axis_alu_sub_inst_n_5,axis_alu_sub_inst_n_6,axis_alu_sub_inst_n_7,axis_alu_sub_inst_n_8,axis_alu_sub_inst_n_9,axis_alu_sub_inst_n_10,axis_alu_sub_inst_n_11,axis_alu_sub_inst_n_12,axis_alu_sub_inst_n_13,axis_alu_sub_inst_n_14,axis_alu_sub_inst_n_15,axis_alu_sub_inst_n_16,axis_alu_sub_inst_n_17,axis_alu_sub_inst_n_18}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_stage_3_in_axis_data_tdata_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({axis_alu_sub_inst_n_20,axis_alu_sub_inst_n_20,axis_alu_sub_inst_n_20,axis_alu_sub_inst_n_21,axis_alu_sub_inst_n_22,axis_alu_sub_inst_n_23,axis_alu_sub_inst_n_24,axis_alu_sub_inst_n_25,axis_alu_sub_inst_n_26,axis_alu_sub_inst_n_27,axis_alu_sub_inst_n_28,axis_alu_sub_inst_n_29,axis_alu_sub_inst_n_30,axis_alu_sub_inst_n_31,axis_alu_sub_inst_n_32,axis_alu_sub_inst_n_33,axis_alu_sub_inst_n_34,axis_alu_sub_inst_n_35}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_stage_3_in_axis_data_tdata_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_stage_3_in_axis_data_tdata_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_stage_3_in_axis_data_tdata_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(axis_alu_sub_inst_n_36),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(axis_alu_sub_inst_n_36),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(core_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_stage_3_in_axis_data_tdata_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_stage_3_in_axis_data_tdata_OVERFLOW_UNCONNECTED),
        .P({NLW_stage_3_in_axis_data_tdata_P_UNCONNECTED[47:32],stage_3_in_axis_data_tdata_n_74,stage_3_in_axis_data_tdata_n_75,stage_3_in_axis_data_tdata_n_76,stage_3_in_axis_data_tdata_n_77,stage_3_in_axis_data_tdata_n_78,stage_3_in_axis_data_tdata_n_79,stage_3_in_axis_data_tdata_n_80,stage_3_in_axis_data_tdata_n_81,stage_3_in_axis_data_tdata_n_82,stage_3_in_axis_data_tdata_n_83,stage_3_in_axis_data_tdata_n_84,stage_3_in_axis_data_tdata_n_85,stage_3_in_axis_data_tdata_n_86,stage_3_in_axis_data_tdata_n_87,stage_3_in_axis_data_tdata_n_88,stage_3_in_axis_data_tdata_n_89,stage_3_in_axis_data_tdata_n_90,stage_3_in_axis_data_tdata_n_91,stage_3_in_axis_data_tdata_n_92,stage_3_in_axis_data_tdata_n_93,stage_3_in_axis_data_tdata_n_94,stage_3_in_axis_data_tdata_n_95,stage_3_in_axis_data_tdata_n_96,stage_3_in_axis_data_tdata_n_97,stage_3_in_axis_data_tdata_n_98,stage_3_in_axis_data_tdata_n_99,stage_3_in_axis_data_tdata_n_100,stage_3_in_axis_data_tdata_n_101,stage_3_in_axis_data_tdata_n_102,stage_3_in_axis_data_tdata_n_103,stage_3_in_axis_data_tdata_n_104,stage_3_in_axis_data_tdata_n_105}),
        .PATTERNBDETECT(NLW_stage_3_in_axis_data_tdata_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_stage_3_in_axis_data_tdata_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_stage_3_in_axis_data_tdata_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_stage_3_in_axis_data_tdata_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "SubMultAbs" *) 
module KanTop_KanAcceleratorWrapper_0_0_SubMultAbs
   (s_axis_tready_reg_reg,
    stage_1_in_axis_grid_tready,
    stage_1_in_axis_scle_tready,
    local_sdff_axis_data_tlast,
    local_sdff_axis_data_tvalid,
    m_axis_tlast_reg_reg,
    \m_axis_tvalid_reg_reg[0] ,
    m_axis_tlast_reg_reg_0,
    int_adp_data_m_axis_tready,
    m_axis_tlast_reg_reg_1,
    \m_axis_tvalid_reg_reg[0]_0 ,
    shift1,
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31] ,
    Q,
    core_clk,
    stage_1_in_axis_data_tlast,
    stage_1_in_axis_grid_tlast,
    stage_1_in_axis_scle_tlast,
    local_sdff_axis_data_tready,
    temp_m_axis_tvalid_reg_reg,
    \m_axis_tdata_reg_reg[15] ,
    s_axis_grid_tlast_int,
    s_axis_tready_reg_reg_0,
    out,
    \m_axis_tdata_reg_reg[15]_0 ,
    s_axis_scle_tlast_int,
    temp_m_axis_tvalid_reg_reg_0);
  output s_axis_tready_reg_reg;
  output stage_1_in_axis_grid_tready;
  output stage_1_in_axis_scle_tready;
  output [0:0]local_sdff_axis_data_tlast;
  output [0:0]local_sdff_axis_data_tvalid;
  output m_axis_tlast_reg_reg;
  output \m_axis_tvalid_reg_reg[0] ;
  output m_axis_tlast_reg_reg_0;
  output [0:0]int_adp_data_m_axis_tready;
  output m_axis_tlast_reg_reg_1;
  output \m_axis_tvalid_reg_reg[0]_0 ;
  output shift1;
  output [14:0]\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31] ;
  input [0:0]Q;
  input core_clk;
  input stage_1_in_axis_data_tlast;
  input stage_1_in_axis_grid_tlast;
  input stage_1_in_axis_scle_tlast;
  input [0:0]local_sdff_axis_data_tready;
  input [0:0]temp_m_axis_tvalid_reg_reg;
  input [15:0]\m_axis_tdata_reg_reg[15] ;
  input [0:0]s_axis_grid_tlast_int;
  input s_axis_tready_reg_reg_0;
  input [16:0]out;
  input [15:0]\m_axis_tdata_reg_reg[15]_0 ;
  input [0:0]s_axis_scle_tlast_int;
  input [0:0]temp_m_axis_tvalid_reg_reg_0;

  wire [0:0]Q;
  wire SubMult_inst_n_12;
  wire SubMult_inst_n_13;
  wire SubMult_inst_n_14;
  wire SubMult_inst_n_15;
  wire SubMult_inst_n_16;
  wire SubMult_inst_n_17;
  wire SubMult_inst_n_18;
  wire SubMult_inst_n_19;
  wire SubMult_inst_n_20;
  wire SubMult_inst_n_21;
  wire SubMult_inst_n_22;
  wire SubMult_inst_n_23;
  wire SubMult_inst_n_24;
  wire SubMult_inst_n_25;
  wire SubMult_inst_n_26;
  wire SubMult_inst_n_27;
  wire SubMult_inst_n_28;
  wire SubMult_inst_n_29;
  wire SubMult_inst_n_30;
  wire SubMult_inst_n_31;
  wire SubMult_inst_n_32;
  wire SubMult_inst_n_33;
  wire SubMult_inst_n_34;
  wire SubMult_inst_n_35;
  wire SubMult_inst_n_36;
  wire SubMult_inst_n_37;
  wire SubMult_inst_n_38;
  wire SubMult_inst_n_39;
  wire SubMult_inst_n_40;
  wire SubMult_inst_n_41;
  wire SubMult_inst_n_42;
  wire SubMult_inst_n_43;
  wire core_clk;
  wire [0:0]int_adp_data_m_axis_tready;
  wire int_axis_data_tlast;
  wire int_axis_data_tready;
  wire int_axis_data_tvalid;
  wire [0:0]local_sdff_axis_data_tlast;
  wire [0:0]local_sdff_axis_data_tready;
  wire [0:0]local_sdff_axis_data_tvalid;
  wire [15:0]\m_axis_tdata_reg_reg[15] ;
  wire [15:0]\m_axis_tdata_reg_reg[15]_0 ;
  wire m_axis_tlast_reg_reg;
  wire m_axis_tlast_reg_reg_0;
  wire m_axis_tlast_reg_reg_1;
  wire \m_axis_tvalid_reg_reg[0] ;
  wire \m_axis_tvalid_reg_reg[0]_0 ;
  wire [16:0]out;
  wire [14:0]\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31] ;
  wire [0:0]s_axis_grid_tlast_int;
  wire [0:0]s_axis_scle_tlast_int;
  wire s_axis_tready_reg_reg;
  wire s_axis_tready_reg_reg_0;
  wire shift1;
  wire stage_1_in_axis_data_tlast;
  wire stage_1_in_axis_grid_tlast;
  wire stage_1_in_axis_grid_tready;
  wire stage_1_in_axis_scle_tlast;
  wire stage_1_in_axis_scle_tready;
  wire [0:0]temp_m_axis_tvalid_reg_reg;
  wire [0:0]temp_m_axis_tvalid_reg_reg_0;

  KanTop_KanAcceleratorWrapper_0_0_SubMult_43 SubMult_inst
       (.Q(Q),
        .core_clk(core_clk),
        .int_adp_data_m_axis_tready(int_adp_data_m_axis_tready),
        .int_axis_data_tlast(int_axis_data_tlast),
        .int_axis_data_tready(int_axis_data_tready),
        .int_axis_data_tvalid(int_axis_data_tvalid),
        .\m_axis_tdata_reg_reg[15] (\m_axis_tdata_reg_reg[15] ),
        .\m_axis_tdata_reg_reg[15]_0 (\m_axis_tdata_reg_reg[15]_0 ),
        .\m_axis_tdata_reg_reg[31] ({SubMult_inst_n_12,SubMult_inst_n_13,SubMult_inst_n_14,SubMult_inst_n_15,SubMult_inst_n_16,SubMult_inst_n_17,SubMult_inst_n_18,SubMult_inst_n_19,SubMult_inst_n_20,SubMult_inst_n_21,SubMult_inst_n_22,SubMult_inst_n_23,SubMult_inst_n_24,SubMult_inst_n_25,SubMult_inst_n_26,SubMult_inst_n_27,SubMult_inst_n_28,SubMult_inst_n_29,SubMult_inst_n_30,SubMult_inst_n_31,SubMult_inst_n_32,SubMult_inst_n_33,SubMult_inst_n_34,SubMult_inst_n_35,SubMult_inst_n_36,SubMult_inst_n_37,SubMult_inst_n_38,SubMult_inst_n_39,SubMult_inst_n_40,SubMult_inst_n_41,SubMult_inst_n_42,SubMult_inst_n_43}),
        .m_axis_tlast_reg_reg(m_axis_tlast_reg_reg),
        .m_axis_tlast_reg_reg_0(m_axis_tlast_reg_reg_0),
        .m_axis_tlast_reg_reg_1(m_axis_tlast_reg_reg_1),
        .\m_axis_tvalid_reg_reg[0] (\m_axis_tvalid_reg_reg[0] ),
        .\m_axis_tvalid_reg_reg[0]_0 (\m_axis_tvalid_reg_reg[0]_0 ),
        .out(out),
        .s_axis_grid_tlast_int(s_axis_grid_tlast_int),
        .s_axis_scle_tlast_int(s_axis_scle_tlast_int),
        .s_axis_tready_reg_reg(s_axis_tready_reg_reg),
        .s_axis_tready_reg_reg_0(stage_1_in_axis_grid_tready),
        .s_axis_tready_reg_reg_1(stage_1_in_axis_scle_tready),
        .s_axis_tready_reg_reg_2(s_axis_tready_reg_reg_0),
        .shift1(shift1),
        .stage_1_in_axis_data_tlast(stage_1_in_axis_data_tlast),
        .stage_1_in_axis_grid_tlast(stage_1_in_axis_grid_tlast),
        .stage_1_in_axis_scle_tlast(stage_1_in_axis_scle_tlast),
        .temp_m_axis_tvalid_reg_reg(temp_m_axis_tvalid_reg_reg),
        .temp_m_axis_tvalid_reg_reg_0(temp_m_axis_tvalid_reg_reg_0));
  KanTop_KanAcceleratorWrapper_0_0_AxisALU__parameterized0_44 axis_alu_abs_inst
       (.Q(Q),
        .core_clk(core_clk),
        .int_axis_data_tlast(int_axis_data_tlast),
        .int_axis_data_tready(int_axis_data_tready),
        .int_axis_data_tvalid(int_axis_data_tvalid),
        .local_sdff_axis_data_tlast(local_sdff_axis_data_tlast),
        .local_sdff_axis_data_tready(local_sdff_axis_data_tready),
        .\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31]_0 (\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31] ),
        .\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 (local_sdff_axis_data_tvalid),
        .\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 ({SubMult_inst_n_12,SubMult_inst_n_13,SubMult_inst_n_14,SubMult_inst_n_15,SubMult_inst_n_16,SubMult_inst_n_17,SubMult_inst_n_18,SubMult_inst_n_19,SubMult_inst_n_20,SubMult_inst_n_21,SubMult_inst_n_22,SubMult_inst_n_23,SubMult_inst_n_24,SubMult_inst_n_25,SubMult_inst_n_26,SubMult_inst_n_27,SubMult_inst_n_28,SubMult_inst_n_29,SubMult_inst_n_30,SubMult_inst_n_31,SubMult_inst_n_32,SubMult_inst_n_33,SubMult_inst_n_34,SubMult_inst_n_35,SubMult_inst_n_36,SubMult_inst_n_37,SubMult_inst_n_38,SubMult_inst_n_39,SubMult_inst_n_40,SubMult_inst_n_41,SubMult_inst_n_42,SubMult_inst_n_43}));
endmodule

(* ORIG_REF_NAME = "SubMultAbs" *) 
module KanTop_KanAcceleratorWrapper_0_0_SubMultAbs_39
   (s_axis_tready_reg_reg,
    local_sdff_axis_data_tlast,
    local_sdff_axis_data_tvalid,
    D,
    s_axis_tready_reg_reg_0,
    m_axis_tlast_reg_reg,
    temp_m_axis_tvalid_reg_reg,
    s_axis_tready_reg_reg_1,
    m_axis_tlast_reg_reg_0,
    m_axis_tlast_reg_reg_1,
    int_adp_data_m_axis_tready,
    shift1_15,
    \register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31] ,
    Q,
    core_clk,
    stage_1_in_axis_data_tlast_23,
    stage_1_in_axis_grid_tlast,
    stage_1_in_axis_scle_tlast,
    local_sdff_axis_data_tready,
    temp_m_axis_tvalid_reg,
    \m_axis_tvalid_reg_reg[1] ,
    \m_axis_tvalid_reg_reg[1]_0 ,
    \m_axis_tdata_reg_reg[0] ,
    stage_1_in_axis_grid_tready,
    \m_axis_tdata_reg_reg[0]_0 ,
    temp_m_axis_tvalid_reg_0,
    empty_reg,
    \m_axis_tvalid_reg_reg[1]_1 ,
    \m_axis_tdata_reg_reg[0]_1 ,
    stage_1_in_axis_scle_tready,
    \m_axis_tdata_reg_reg[0]_2 ,
    \m_axis_tdata_reg_reg[15] ,
    s_axis_grid_tlast_int,
    s_axis_tready_reg_reg_2,
    m_axis_tlast_reg_reg_2,
    \m_axis_tdata_reg_reg[15]_0 ,
    s_axis_scle_tlast_int);
  output s_axis_tready_reg_reg;
  output [0:0]local_sdff_axis_data_tlast;
  output [0:0]local_sdff_axis_data_tvalid;
  output [0:0]D;
  output s_axis_tready_reg_reg_0;
  output m_axis_tlast_reg_reg;
  output [0:0]temp_m_axis_tvalid_reg_reg;
  output s_axis_tready_reg_reg_1;
  output m_axis_tlast_reg_reg_0;
  output m_axis_tlast_reg_reg_1;
  output [0:0]int_adp_data_m_axis_tready;
  output shift1_15;
  output [14:0]\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31] ;
  input [0:0]Q;
  input core_clk;
  input stage_1_in_axis_data_tlast_23;
  input stage_1_in_axis_grid_tlast;
  input stage_1_in_axis_scle_tlast;
  input [0:0]local_sdff_axis_data_tready;
  input temp_m_axis_tvalid_reg;
  input \m_axis_tvalid_reg_reg[1] ;
  input \m_axis_tvalid_reg_reg[1]_0 ;
  input [1:0]\m_axis_tdata_reg_reg[0] ;
  input stage_1_in_axis_grid_tready;
  input \m_axis_tdata_reg_reg[0]_0 ;
  input temp_m_axis_tvalid_reg_0;
  input empty_reg;
  input \m_axis_tvalid_reg_reg[1]_1 ;
  input [1:0]\m_axis_tdata_reg_reg[0]_1 ;
  input stage_1_in_axis_scle_tready;
  input \m_axis_tdata_reg_reg[0]_2 ;
  input [15:0]\m_axis_tdata_reg_reg[15] ;
  input [0:0]s_axis_grid_tlast_int;
  input s_axis_tready_reg_reg_2;
  input [16:0]m_axis_tlast_reg_reg_2;
  input [15:0]\m_axis_tdata_reg_reg[15]_0 ;
  input [0:0]s_axis_scle_tlast_int;

  wire [0:0]D;
  wire [0:0]Q;
  wire SubMult_inst_n_12;
  wire SubMult_inst_n_13;
  wire SubMult_inst_n_14;
  wire SubMult_inst_n_15;
  wire SubMult_inst_n_16;
  wire SubMult_inst_n_17;
  wire SubMult_inst_n_18;
  wire SubMult_inst_n_19;
  wire SubMult_inst_n_20;
  wire SubMult_inst_n_21;
  wire SubMult_inst_n_22;
  wire SubMult_inst_n_23;
  wire SubMult_inst_n_24;
  wire SubMult_inst_n_25;
  wire SubMult_inst_n_26;
  wire SubMult_inst_n_27;
  wire SubMult_inst_n_28;
  wire SubMult_inst_n_29;
  wire SubMult_inst_n_30;
  wire SubMult_inst_n_31;
  wire SubMult_inst_n_32;
  wire SubMult_inst_n_33;
  wire SubMult_inst_n_34;
  wire SubMult_inst_n_35;
  wire SubMult_inst_n_36;
  wire SubMult_inst_n_37;
  wire SubMult_inst_n_38;
  wire SubMult_inst_n_39;
  wire SubMult_inst_n_40;
  wire SubMult_inst_n_41;
  wire SubMult_inst_n_42;
  wire SubMult_inst_n_43;
  wire core_clk;
  wire empty_reg;
  wire [0:0]int_adp_data_m_axis_tready;
  wire int_axis_data_tlast;
  wire int_axis_data_tready;
  wire int_axis_data_tvalid;
  wire [0:0]local_sdff_axis_data_tlast;
  wire [0:0]local_sdff_axis_data_tready;
  wire [0:0]local_sdff_axis_data_tvalid;
  wire [1:0]\m_axis_tdata_reg_reg[0] ;
  wire \m_axis_tdata_reg_reg[0]_0 ;
  wire [1:0]\m_axis_tdata_reg_reg[0]_1 ;
  wire \m_axis_tdata_reg_reg[0]_2 ;
  wire [15:0]\m_axis_tdata_reg_reg[15] ;
  wire [15:0]\m_axis_tdata_reg_reg[15]_0 ;
  wire m_axis_tlast_reg_reg;
  wire m_axis_tlast_reg_reg_0;
  wire m_axis_tlast_reg_reg_1;
  wire [16:0]m_axis_tlast_reg_reg_2;
  wire \m_axis_tvalid_reg_reg[1] ;
  wire \m_axis_tvalid_reg_reg[1]_0 ;
  wire \m_axis_tvalid_reg_reg[1]_1 ;
  wire [14:0]\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31] ;
  wire [0:0]s_axis_grid_tlast_int;
  wire [0:0]s_axis_scle_tlast_int;
  wire s_axis_tready_reg_reg;
  wire s_axis_tready_reg_reg_0;
  wire s_axis_tready_reg_reg_1;
  wire s_axis_tready_reg_reg_2;
  wire shift1_15;
  wire stage_1_in_axis_data_tlast_23;
  wire stage_1_in_axis_grid_tlast;
  wire stage_1_in_axis_grid_tready;
  wire stage_1_in_axis_scle_tlast;
  wire stage_1_in_axis_scle_tready;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_0;
  wire [0:0]temp_m_axis_tvalid_reg_reg;

  KanTop_KanAcceleratorWrapper_0_0_SubMult SubMult_inst
       (.D(D),
        .Q(Q),
        .core_clk(core_clk),
        .empty_reg(empty_reg),
        .int_adp_data_m_axis_tready(int_adp_data_m_axis_tready),
        .int_axis_data_tlast(int_axis_data_tlast),
        .int_axis_data_tready(int_axis_data_tready),
        .int_axis_data_tvalid(int_axis_data_tvalid),
        .\m_axis_tdata_reg_reg[0] (\m_axis_tdata_reg_reg[0] ),
        .\m_axis_tdata_reg_reg[0]_0 (\m_axis_tdata_reg_reg[0]_0 ),
        .\m_axis_tdata_reg_reg[0]_1 (\m_axis_tdata_reg_reg[0]_1 ),
        .\m_axis_tdata_reg_reg[0]_2 (\m_axis_tdata_reg_reg[0]_2 ),
        .\m_axis_tdata_reg_reg[15] (\m_axis_tdata_reg_reg[15] ),
        .\m_axis_tdata_reg_reg[15]_0 (\m_axis_tdata_reg_reg[15]_0 ),
        .\m_axis_tdata_reg_reg[31] ({SubMult_inst_n_12,SubMult_inst_n_13,SubMult_inst_n_14,SubMult_inst_n_15,SubMult_inst_n_16,SubMult_inst_n_17,SubMult_inst_n_18,SubMult_inst_n_19,SubMult_inst_n_20,SubMult_inst_n_21,SubMult_inst_n_22,SubMult_inst_n_23,SubMult_inst_n_24,SubMult_inst_n_25,SubMult_inst_n_26,SubMult_inst_n_27,SubMult_inst_n_28,SubMult_inst_n_29,SubMult_inst_n_30,SubMult_inst_n_31,SubMult_inst_n_32,SubMult_inst_n_33,SubMult_inst_n_34,SubMult_inst_n_35,SubMult_inst_n_36,SubMult_inst_n_37,SubMult_inst_n_38,SubMult_inst_n_39,SubMult_inst_n_40,SubMult_inst_n_41,SubMult_inst_n_42,SubMult_inst_n_43}),
        .m_axis_tlast_reg_reg(m_axis_tlast_reg_reg),
        .m_axis_tlast_reg_reg_0(m_axis_tlast_reg_reg_0),
        .m_axis_tlast_reg_reg_1(m_axis_tlast_reg_reg_1),
        .m_axis_tlast_reg_reg_2(m_axis_tlast_reg_reg_2),
        .\m_axis_tvalid_reg_reg[1] (\m_axis_tvalid_reg_reg[1] ),
        .\m_axis_tvalid_reg_reg[1]_0 (\m_axis_tvalid_reg_reg[1]_0 ),
        .\m_axis_tvalid_reg_reg[1]_1 (\m_axis_tvalid_reg_reg[1]_1 ),
        .s_axis_grid_tlast_int(s_axis_grid_tlast_int),
        .s_axis_scle_tlast_int(s_axis_scle_tlast_int),
        .s_axis_tready_reg_reg(s_axis_tready_reg_reg),
        .s_axis_tready_reg_reg_0(s_axis_tready_reg_reg_0),
        .s_axis_tready_reg_reg_1(s_axis_tready_reg_reg_1),
        .s_axis_tready_reg_reg_2(s_axis_tready_reg_reg_2),
        .shift1_15(shift1_15),
        .stage_1_in_axis_data_tlast_23(stage_1_in_axis_data_tlast_23),
        .stage_1_in_axis_grid_tlast(stage_1_in_axis_grid_tlast),
        .stage_1_in_axis_grid_tready(stage_1_in_axis_grid_tready),
        .stage_1_in_axis_scle_tlast(stage_1_in_axis_scle_tlast),
        .stage_1_in_axis_scle_tready(stage_1_in_axis_scle_tready),
        .temp_m_axis_tvalid_reg(temp_m_axis_tvalid_reg),
        .temp_m_axis_tvalid_reg_0(temp_m_axis_tvalid_reg_0),
        .temp_m_axis_tvalid_reg_reg(temp_m_axis_tvalid_reg_reg));
  KanTop_KanAcceleratorWrapper_0_0_AxisALU__parameterized0 axis_alu_abs_inst
       (.Q(Q),
        .core_clk(core_clk),
        .int_axis_data_tlast(int_axis_data_tlast),
        .int_axis_data_tready(int_axis_data_tready),
        .int_axis_data_tvalid(int_axis_data_tvalid),
        .local_sdff_axis_data_tlast(local_sdff_axis_data_tlast),
        .local_sdff_axis_data_tready(local_sdff_axis_data_tready),
        .\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31]_0 (\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg_reg[31] ),
        .\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 (local_sdff_axis_data_tvalid),
        .\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[31]_0 ({SubMult_inst_n_12,SubMult_inst_n_13,SubMult_inst_n_14,SubMult_inst_n_15,SubMult_inst_n_16,SubMult_inst_n_17,SubMult_inst_n_18,SubMult_inst_n_19,SubMult_inst_n_20,SubMult_inst_n_21,SubMult_inst_n_22,SubMult_inst_n_23,SubMult_inst_n_24,SubMult_inst_n_25,SubMult_inst_n_26,SubMult_inst_n_27,SubMult_inst_n_28,SubMult_inst_n_29,SubMult_inst_n_30,SubMult_inst_n_31,SubMult_inst_n_32,SubMult_inst_n_33,SubMult_inst_n_34,SubMult_inst_n_35,SubMult_inst_n_36,SubMult_inst_n_37,SubMult_inst_n_38,SubMult_inst_n_39,SubMult_inst_n_40,SubMult_inst_n_41,SubMult_inst_n_42,SubMult_inst_n_43}));
endmodule

(* ORIG_REF_NAME = "SubMult" *) 
module KanTop_KanAcceleratorWrapper_0_0_SubMult_43
   (s_axis_tready_reg_reg,
    s_axis_tready_reg_reg_0,
    s_axis_tready_reg_reg_1,
    int_axis_data_tlast,
    int_axis_data_tvalid,
    m_axis_tlast_reg_reg,
    \m_axis_tvalid_reg_reg[0] ,
    m_axis_tlast_reg_reg_0,
    int_adp_data_m_axis_tready,
    m_axis_tlast_reg_reg_1,
    \m_axis_tvalid_reg_reg[0]_0 ,
    shift1,
    \m_axis_tdata_reg_reg[31] ,
    Q,
    core_clk,
    stage_1_in_axis_data_tlast,
    stage_1_in_axis_grid_tlast,
    stage_1_in_axis_scle_tlast,
    int_axis_data_tready,
    temp_m_axis_tvalid_reg_reg,
    \m_axis_tdata_reg_reg[15] ,
    s_axis_grid_tlast_int,
    s_axis_tready_reg_reg_2,
    out,
    \m_axis_tdata_reg_reg[15]_0 ,
    s_axis_scle_tlast_int,
    temp_m_axis_tvalid_reg_reg_0);
  output s_axis_tready_reg_reg;
  output s_axis_tready_reg_reg_0;
  output s_axis_tready_reg_reg_1;
  output int_axis_data_tlast;
  output int_axis_data_tvalid;
  output m_axis_tlast_reg_reg;
  output \m_axis_tvalid_reg_reg[0] ;
  output m_axis_tlast_reg_reg_0;
  output [0:0]int_adp_data_m_axis_tready;
  output m_axis_tlast_reg_reg_1;
  output \m_axis_tvalid_reg_reg[0]_0 ;
  output shift1;
  output [31:0]\m_axis_tdata_reg_reg[31] ;
  input [0:0]Q;
  input core_clk;
  input stage_1_in_axis_data_tlast;
  input stage_1_in_axis_grid_tlast;
  input stage_1_in_axis_scle_tlast;
  input int_axis_data_tready;
  input [0:0]temp_m_axis_tvalid_reg_reg;
  input [15:0]\m_axis_tdata_reg_reg[15] ;
  input [0:0]s_axis_grid_tlast_int;
  input s_axis_tready_reg_reg_2;
  input [16:0]out;
  input [15:0]\m_axis_tdata_reg_reg[15]_0 ;
  input [0:0]s_axis_scle_tlast_int;
  input [0:0]temp_m_axis_tvalid_reg_reg_0;

  wire [0:0]Q;
  wire axis_alu_sub_inst_n_19;
  wire axis_alu_sub_inst_n_20;
  wire axis_alu_sub_inst_n_21;
  wire axis_alu_sub_inst_n_22;
  wire axis_alu_sub_inst_n_23;
  wire axis_alu_sub_inst_n_24;
  wire axis_alu_sub_inst_n_25;
  wire axis_alu_sub_inst_n_26;
  wire axis_alu_sub_inst_n_27;
  wire axis_alu_sub_inst_n_28;
  wire axis_alu_sub_inst_n_29;
  wire axis_alu_sub_inst_n_30;
  wire axis_alu_sub_inst_n_31;
  wire axis_alu_sub_inst_n_32;
  wire axis_alu_sub_inst_n_33;
  wire axis_alu_sub_inst_n_34;
  wire axis_alu_sub_inst_n_35;
  wire axis_alu_sub_inst_n_36;
  wire axis_register_data_inst_n_10;
  wire axis_register_data_inst_n_11;
  wire axis_register_data_inst_n_12;
  wire axis_register_data_inst_n_13;
  wire axis_register_data_inst_n_14;
  wire axis_register_data_inst_n_15;
  wire axis_register_data_inst_n_16;
  wire axis_register_data_inst_n_17;
  wire axis_register_data_inst_n_18;
  wire axis_register_data_inst_n_19;
  wire axis_register_data_inst_n_20;
  wire axis_register_data_inst_n_21;
  wire axis_register_data_inst_n_22;
  wire axis_register_data_inst_n_23;
  wire axis_register_data_inst_n_25;
  wire axis_register_data_inst_n_3;
  wire axis_register_data_inst_n_8;
  wire axis_register_data_inst_n_9;
  wire axis_register_grid_inst_n_10;
  wire axis_register_grid_inst_n_11;
  wire axis_register_grid_inst_n_12;
  wire axis_register_grid_inst_n_13;
  wire axis_register_grid_inst_n_14;
  wire axis_register_grid_inst_n_15;
  wire axis_register_grid_inst_n_16;
  wire axis_register_grid_inst_n_17;
  wire axis_register_grid_inst_n_18;
  wire axis_register_grid_inst_n_19;
  wire axis_register_grid_inst_n_3;
  wire axis_register_grid_inst_n_4;
  wire axis_register_grid_inst_n_5;
  wire axis_register_grid_inst_n_6;
  wire axis_register_grid_inst_n_7;
  wire axis_register_grid_inst_n_8;
  wire axis_register_grid_inst_n_9;
  wire axis_register_scale_inst_n_10;
  wire axis_register_scale_inst_n_11;
  wire axis_register_scale_inst_n_12;
  wire axis_register_scale_inst_n_13;
  wire axis_register_scale_inst_n_14;
  wire axis_register_scale_inst_n_15;
  wire axis_register_scale_inst_n_16;
  wire axis_register_scale_inst_n_17;
  wire axis_register_scale_inst_n_18;
  wire axis_register_scale_inst_n_19;
  wire axis_register_scale_inst_n_3;
  wire axis_register_scale_inst_n_4;
  wire axis_register_scale_inst_n_5;
  wire axis_register_scale_inst_n_6;
  wire axis_register_scale_inst_n_7;
  wire axis_register_scale_inst_n_8;
  wire axis_register_scale_inst_n_9;
  wire core_clk;
  wire [0:0]int_adp_data_m_axis_tready;
  wire int_axis_data_tlast;
  wire int_axis_data_tready;
  wire int_axis_data_tvalid;
  wire [15:0]\m_axis_tdata_reg_reg[15] ;
  wire [15:0]\m_axis_tdata_reg_reg[15]_0 ;
  wire [31:0]\m_axis_tdata_reg_reg[31] ;
  wire m_axis_tlast_reg_reg;
  wire m_axis_tlast_reg_reg_0;
  wire m_axis_tlast_reg_reg_1;
  wire \m_axis_tvalid_reg_reg[0] ;
  wire \m_axis_tvalid_reg_reg[0]_0 ;
  wire [16:0]out;
  wire p_5_in;
  wire [15:0]\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg00_in ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out ;
  wire [0:0]s_axis_grid_tlast_int;
  wire [0:0]s_axis_scle_tlast_int;
  wire s_axis_tready_reg_reg;
  wire s_axis_tready_reg_reg_0;
  wire s_axis_tready_reg_reg_1;
  wire s_axis_tready_reg_reg_2;
  wire shift1;
  wire stage_1_in_axis_data_tlast;
  wire stage_1_in_axis_grid_tlast;
  wire stage_1_in_axis_scle_tlast;
  wire stage_1_out_axis_data_tlast;
  wire stage_1_out_axis_data_tvalid;
  wire stage_1_out_axis_grid_tlast;
  wire stage_1_out_axis_grid_tvalid;
  wire stage_1_out_axis_scle_tlast;
  wire stage_1_out_axis_scle_tvalid;
  wire stage_2_in_axis_data_tready;
  wire stage_2_out_axis_data_tlast;
  wire stage_2_out_axis_data_tready;
  wire stage_2_out_axis_data_tvalid;
  wire stage_3_in_axis_data_tdata_n_100;
  wire stage_3_in_axis_data_tdata_n_101;
  wire stage_3_in_axis_data_tdata_n_102;
  wire stage_3_in_axis_data_tdata_n_103;
  wire stage_3_in_axis_data_tdata_n_104;
  wire stage_3_in_axis_data_tdata_n_105;
  wire stage_3_in_axis_data_tdata_n_74;
  wire stage_3_in_axis_data_tdata_n_75;
  wire stage_3_in_axis_data_tdata_n_76;
  wire stage_3_in_axis_data_tdata_n_77;
  wire stage_3_in_axis_data_tdata_n_78;
  wire stage_3_in_axis_data_tdata_n_79;
  wire stage_3_in_axis_data_tdata_n_80;
  wire stage_3_in_axis_data_tdata_n_81;
  wire stage_3_in_axis_data_tdata_n_82;
  wire stage_3_in_axis_data_tdata_n_83;
  wire stage_3_in_axis_data_tdata_n_84;
  wire stage_3_in_axis_data_tdata_n_85;
  wire stage_3_in_axis_data_tdata_n_86;
  wire stage_3_in_axis_data_tdata_n_87;
  wire stage_3_in_axis_data_tdata_n_88;
  wire stage_3_in_axis_data_tdata_n_89;
  wire stage_3_in_axis_data_tdata_n_90;
  wire stage_3_in_axis_data_tdata_n_91;
  wire stage_3_in_axis_data_tdata_n_92;
  wire stage_3_in_axis_data_tdata_n_93;
  wire stage_3_in_axis_data_tdata_n_94;
  wire stage_3_in_axis_data_tdata_n_95;
  wire stage_3_in_axis_data_tdata_n_96;
  wire stage_3_in_axis_data_tdata_n_97;
  wire stage_3_in_axis_data_tdata_n_98;
  wire stage_3_in_axis_data_tdata_n_99;
  wire [0:0]temp_m_axis_tvalid_reg_reg;
  wire [0:0]temp_m_axis_tvalid_reg_reg_0;
  wire NLW_stage_3_in_axis_data_tdata_CARRYCASCOUT_UNCONNECTED;
  wire NLW_stage_3_in_axis_data_tdata_MULTSIGNOUT_UNCONNECTED;
  wire NLW_stage_3_in_axis_data_tdata_OVERFLOW_UNCONNECTED;
  wire NLW_stage_3_in_axis_data_tdata_PATTERNBDETECT_UNCONNECTED;
  wire NLW_stage_3_in_axis_data_tdata_PATTERNDETECT_UNCONNECTED;
  wire NLW_stage_3_in_axis_data_tdata_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_stage_3_in_axis_data_tdata_ACOUT_UNCONNECTED;
  wire [17:0]NLW_stage_3_in_axis_data_tdata_BCOUT_UNCONNECTED;
  wire [3:0]NLW_stage_3_in_axis_data_tdata_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_stage_3_in_axis_data_tdata_P_UNCONNECTED;
  wire [47:0]NLW_stage_3_in_axis_data_tdata_PCOUT_UNCONNECTED;

  KanTop_KanAcceleratorWrapper_0_0_axis_register__parameterized2_45 axis_alu_mlt_inst
       (.D({stage_3_in_axis_data_tdata_n_74,stage_3_in_axis_data_tdata_n_75,stage_3_in_axis_data_tdata_n_76,stage_3_in_axis_data_tdata_n_77,stage_3_in_axis_data_tdata_n_78,stage_3_in_axis_data_tdata_n_79,stage_3_in_axis_data_tdata_n_80,stage_3_in_axis_data_tdata_n_81,stage_3_in_axis_data_tdata_n_82,stage_3_in_axis_data_tdata_n_83,stage_3_in_axis_data_tdata_n_84,stage_3_in_axis_data_tdata_n_85,stage_3_in_axis_data_tdata_n_86,stage_3_in_axis_data_tdata_n_87,stage_3_in_axis_data_tdata_n_88,stage_3_in_axis_data_tdata_n_89,stage_3_in_axis_data_tdata_n_90,stage_3_in_axis_data_tdata_n_91,stage_3_in_axis_data_tdata_n_92,stage_3_in_axis_data_tdata_n_93,stage_3_in_axis_data_tdata_n_94,stage_3_in_axis_data_tdata_n_95,stage_3_in_axis_data_tdata_n_96,stage_3_in_axis_data_tdata_n_97,stage_3_in_axis_data_tdata_n_98,stage_3_in_axis_data_tdata_n_99,stage_3_in_axis_data_tdata_n_100,stage_3_in_axis_data_tdata_n_101,stage_3_in_axis_data_tdata_n_102,stage_3_in_axis_data_tdata_n_103,stage_3_in_axis_data_tdata_n_104,stage_3_in_axis_data_tdata_n_105}),
        .Q(Q),
        .core_clk(core_clk),
        .int_axis_data_tlast(int_axis_data_tlast),
        .int_axis_data_tready(int_axis_data_tready),
        .\m_axis_tdata_reg_reg[31]_0 (\m_axis_tdata_reg_reg[31] ),
        .m_axis_tvalid_reg_reg_0(int_axis_data_tvalid),
        .stage_2_out_axis_data_tlast(stage_2_out_axis_data_tlast),
        .stage_2_out_axis_data_tready(stage_2_out_axis_data_tready),
        .stage_2_out_axis_data_tvalid(stage_2_out_axis_data_tvalid));
  KanTop_KanAcceleratorWrapper_0_0_AxisALU_46 axis_alu_sub_inst
       (.A(\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg00_in ),
        .B({axis_alu_sub_inst_n_20,axis_alu_sub_inst_n_21,axis_alu_sub_inst_n_22,axis_alu_sub_inst_n_23,axis_alu_sub_inst_n_24,axis_alu_sub_inst_n_25,axis_alu_sub_inst_n_26,axis_alu_sub_inst_n_27,axis_alu_sub_inst_n_28,axis_alu_sub_inst_n_29,axis_alu_sub_inst_n_30,axis_alu_sub_inst_n_31,axis_alu_sub_inst_n_32,axis_alu_sub_inst_n_33,axis_alu_sub_inst_n_34,axis_alu_sub_inst_n_35}),
        .Q(Q),
        .core_clk(core_clk),
        .p_5_in(p_5_in),
        .\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 (axis_alu_sub_inst_n_36),
        .\register_genblock[0].skid_buffer_genblock.s_axis_tready_reg_reg_0 (axis_alu_sub_inst_n_19),
        .\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op0_reg_reg[15]_0 ({axis_register_data_inst_n_8,axis_register_data_inst_n_9,axis_register_data_inst_n_10,axis_register_data_inst_n_11,axis_register_data_inst_n_12,axis_register_data_inst_n_13,axis_register_data_inst_n_14,axis_register_data_inst_n_15,axis_register_data_inst_n_16,axis_register_data_inst_n_17,axis_register_data_inst_n_18,axis_register_data_inst_n_19,axis_register_data_inst_n_20,axis_register_data_inst_n_21,axis_register_data_inst_n_22,axis_register_data_inst_n_23}),
        .\register_genblock[0].skid_buffer_genblock.temp_m_axis_tdata_op1_reg_reg[15]_0 ({axis_register_grid_inst_n_3,axis_register_grid_inst_n_4,axis_register_grid_inst_n_5,axis_register_grid_inst_n_6,axis_register_grid_inst_n_7,axis_register_grid_inst_n_8,axis_register_grid_inst_n_9,axis_register_grid_inst_n_10,axis_register_grid_inst_n_11,axis_register_grid_inst_n_12,axis_register_grid_inst_n_13,axis_register_grid_inst_n_14,axis_register_grid_inst_n_15,axis_register_grid_inst_n_16,axis_register_grid_inst_n_17,axis_register_grid_inst_n_18}),
        .\register_genblock[0].skid_buffer_genblock.temp_m_axis_tuser_reg_reg[15]_0 ({axis_register_scale_inst_n_3,axis_register_scale_inst_n_4,axis_register_scale_inst_n_5,axis_register_scale_inst_n_6,axis_register_scale_inst_n_7,axis_register_scale_inst_n_8,axis_register_scale_inst_n_9,axis_register_scale_inst_n_10,axis_register_scale_inst_n_11,axis_register_scale_inst_n_12,axis_register_scale_inst_n_13,axis_register_scale_inst_n_14,axis_register_scale_inst_n_15,axis_register_scale_inst_n_16,axis_register_scale_inst_n_17,axis_register_scale_inst_n_18}),
        .\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out (\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out ),
        .stage_1_out_axis_data_tvalid(stage_1_out_axis_data_tvalid),
        .stage_1_out_axis_grid_tvalid(stage_1_out_axis_grid_tvalid),
        .stage_1_out_axis_scle_tvalid(stage_1_out_axis_scle_tvalid),
        .stage_2_in_axis_data_tready(stage_2_in_axis_data_tready),
        .stage_2_out_axis_data_tlast(stage_2_out_axis_data_tlast),
        .stage_2_out_axis_data_tready(stage_2_out_axis_data_tready),
        .stage_2_out_axis_data_tvalid(stage_2_out_axis_data_tvalid));
  KanTop_KanAcceleratorWrapper_0_0_axis_register_47 axis_register_data_inst
       (.Q(Q),
        .core_clk(core_clk),
        .int_adp_data_m_axis_tready(int_adp_data_m_axis_tready),
        .\m_axis_tdata_reg_reg[15]_0 ({axis_register_data_inst_n_8,axis_register_data_inst_n_9,axis_register_data_inst_n_10,axis_register_data_inst_n_11,axis_register_data_inst_n_12,axis_register_data_inst_n_13,axis_register_data_inst_n_14,axis_register_data_inst_n_15,axis_register_data_inst_n_16,axis_register_data_inst_n_17,axis_register_data_inst_n_18,axis_register_data_inst_n_19,axis_register_data_inst_n_20,axis_register_data_inst_n_21,axis_register_data_inst_n_22,axis_register_data_inst_n_23}),
        .m_axis_tlast_reg_reg_0(axis_register_data_inst_n_3),
        .m_axis_tlast_reg_reg_1(m_axis_tlast_reg_reg),
        .m_axis_tlast_reg_reg_2(m_axis_tlast_reg_reg_0),
        .m_axis_tlast_reg_reg_3(axis_register_data_inst_n_25),
        .m_axis_tlast_reg_reg_4(m_axis_tlast_reg_reg_1),
        .\m_axis_tvalid_reg_reg[0] (\m_axis_tvalid_reg_reg[0] ),
        .\m_axis_tvalid_reg_reg[0]_0 (\m_axis_tvalid_reg_reg[0]_0 ),
        .\m_axis_tvalid_reg_reg[0]_1 (s_axis_tready_reg_reg_0),
        .\m_axis_tvalid_reg_reg[0]_2 (s_axis_tready_reg_reg_1),
        .out(out),
        .\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out (\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out ),
        .s_axis_tready_reg_reg_0(s_axis_tready_reg_reg),
        .s_axis_tready_reg_reg_1(s_axis_tready_reg_reg_2),
        .shift1(shift1),
        .stage_1_in_axis_data_tlast(stage_1_in_axis_data_tlast),
        .stage_1_out_axis_data_tlast(stage_1_out_axis_data_tlast),
        .stage_1_out_axis_data_tvalid(stage_1_out_axis_data_tvalid),
        .stage_1_out_axis_grid_tlast(stage_1_out_axis_grid_tlast),
        .stage_1_out_axis_grid_tvalid(stage_1_out_axis_grid_tvalid),
        .stage_1_out_axis_scle_tlast(stage_1_out_axis_scle_tlast),
        .stage_1_out_axis_scle_tvalid(stage_1_out_axis_scle_tvalid),
        .stage_2_in_axis_data_tready(stage_2_in_axis_data_tready),
        .temp_m_axis_tvalid_reg_reg_0(axis_alu_sub_inst_n_19),
        .temp_m_axis_tvalid_reg_reg_1(temp_m_axis_tvalid_reg_reg),
        .temp_m_axis_tvalid_reg_reg_2(temp_m_axis_tvalid_reg_reg_0));
  KanTop_KanAcceleratorWrapper_0_0_axis_register_48 axis_register_grid_inst
       (.Q(Q),
        .core_clk(core_clk),
        .\m_axis_tdata_reg_reg[0]_0 (m_axis_tlast_reg_reg),
        .\m_axis_tdata_reg_reg[15]_0 ({axis_register_grid_inst_n_3,axis_register_grid_inst_n_4,axis_register_grid_inst_n_5,axis_register_grid_inst_n_6,axis_register_grid_inst_n_7,axis_register_grid_inst_n_8,axis_register_grid_inst_n_9,axis_register_grid_inst_n_10,axis_register_grid_inst_n_11,axis_register_grid_inst_n_12,axis_register_grid_inst_n_13,axis_register_grid_inst_n_14,axis_register_grid_inst_n_15,axis_register_grid_inst_n_16,axis_register_grid_inst_n_17,axis_register_grid_inst_n_18}),
        .\m_axis_tdata_reg_reg[15]_1 (\m_axis_tdata_reg_reg[15] ),
        .m_axis_tvalid_reg_reg_0(axis_register_grid_inst_n_19),
        .p_5_in(p_5_in),
        .s_axis_grid_tlast_int(s_axis_grid_tlast_int),
        .s_axis_tready_reg_reg_0(s_axis_tready_reg_reg_0),
        .stage_1_in_axis_grid_tlast(stage_1_in_axis_grid_tlast),
        .stage_1_out_axis_data_tlast(stage_1_out_axis_data_tlast),
        .stage_1_out_axis_data_tvalid(stage_1_out_axis_data_tvalid),
        .stage_1_out_axis_grid_tlast(stage_1_out_axis_grid_tlast),
        .stage_1_out_axis_grid_tvalid(stage_1_out_axis_grid_tvalid),
        .stage_1_out_axis_scle_tlast(stage_1_out_axis_scle_tlast),
        .stage_1_out_axis_scle_tvalid(stage_1_out_axis_scle_tvalid),
        .stage_2_in_axis_data_tready(stage_2_in_axis_data_tready),
        .temp_m_axis_tvalid_reg_reg_0(axis_register_data_inst_n_3),
        .temp_m_axis_tvalid_reg_reg_1(axis_register_scale_inst_n_19));
  KanTop_KanAcceleratorWrapper_0_0_axis_register_49 axis_register_scale_inst
       (.Q(Q),
        .core_clk(core_clk),
        .\m_axis_tdata_reg_reg[0]_0 (m_axis_tlast_reg_reg_1),
        .\m_axis_tdata_reg_reg[15]_0 ({axis_register_scale_inst_n_3,axis_register_scale_inst_n_4,axis_register_scale_inst_n_5,axis_register_scale_inst_n_6,axis_register_scale_inst_n_7,axis_register_scale_inst_n_8,axis_register_scale_inst_n_9,axis_register_scale_inst_n_10,axis_register_scale_inst_n_11,axis_register_scale_inst_n_12,axis_register_scale_inst_n_13,axis_register_scale_inst_n_14,axis_register_scale_inst_n_15,axis_register_scale_inst_n_16,axis_register_scale_inst_n_17,axis_register_scale_inst_n_18}),
        .\m_axis_tdata_reg_reg[15]_1 (\m_axis_tdata_reg_reg[15]_0 ),
        .m_axis_tvalid_reg_reg_0(axis_register_scale_inst_n_19),
        .s_axis_scle_tlast_int(s_axis_scle_tlast_int),
        .s_axis_tready_reg_reg_0(s_axis_tready_reg_reg_1),
        .stage_1_in_axis_scle_tlast(stage_1_in_axis_scle_tlast),
        .stage_1_out_axis_data_tvalid(stage_1_out_axis_data_tvalid),
        .stage_1_out_axis_grid_tvalid(stage_1_out_axis_grid_tvalid),
        .stage_1_out_axis_scle_tlast(stage_1_out_axis_scle_tlast),
        .stage_1_out_axis_scle_tvalid(stage_1_out_axis_scle_tvalid),
        .stage_2_in_axis_data_tready(stage_2_in_axis_data_tready),
        .temp_m_axis_tvalid_reg_reg_0(axis_register_data_inst_n_25),
        .temp_m_axis_tvalid_reg_reg_1(axis_register_grid_inst_n_19));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    stage_3_in_axis_data_tdata
       (.A({\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg00_in [15],\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg00_in [15],\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg00_in [15],\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg00_in [15],\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg00_in [15],\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg00_in [15],\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg00_in [15],\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg00_in [15],\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg00_in [15],\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg00_in [15],\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg00_in [15],\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg00_in [15],\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg00_in [15],\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg00_in [15],\register_genblock[0].skid_buffer_genblock.m_axis_tdata_reg00_in }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_stage_3_in_axis_data_tdata_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({axis_alu_sub_inst_n_20,axis_alu_sub_inst_n_20,axis_alu_sub_inst_n_20,axis_alu_sub_inst_n_21,axis_alu_sub_inst_n_22,axis_alu_sub_inst_n_23,axis_alu_sub_inst_n_24,axis_alu_sub_inst_n_25,axis_alu_sub_inst_n_26,axis_alu_sub_inst_n_27,axis_alu_sub_inst_n_28,axis_alu_sub_inst_n_29,axis_alu_sub_inst_n_30,axis_alu_sub_inst_n_31,axis_alu_sub_inst_n_32,axis_alu_sub_inst_n_33,axis_alu_sub_inst_n_34,axis_alu_sub_inst_n_35}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_stage_3_in_axis_data_tdata_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_stage_3_in_axis_data_tdata_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_stage_3_in_axis_data_tdata_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(axis_alu_sub_inst_n_36),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(axis_alu_sub_inst_n_36),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(core_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_stage_3_in_axis_data_tdata_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_stage_3_in_axis_data_tdata_OVERFLOW_UNCONNECTED),
        .P({NLW_stage_3_in_axis_data_tdata_P_UNCONNECTED[47:32],stage_3_in_axis_data_tdata_n_74,stage_3_in_axis_data_tdata_n_75,stage_3_in_axis_data_tdata_n_76,stage_3_in_axis_data_tdata_n_77,stage_3_in_axis_data_tdata_n_78,stage_3_in_axis_data_tdata_n_79,stage_3_in_axis_data_tdata_n_80,stage_3_in_axis_data_tdata_n_81,stage_3_in_axis_data_tdata_n_82,stage_3_in_axis_data_tdata_n_83,stage_3_in_axis_data_tdata_n_84,stage_3_in_axis_data_tdata_n_85,stage_3_in_axis_data_tdata_n_86,stage_3_in_axis_data_tdata_n_87,stage_3_in_axis_data_tdata_n_88,stage_3_in_axis_data_tdata_n_89,stage_3_in_axis_data_tdata_n_90,stage_3_in_axis_data_tdata_n_91,stage_3_in_axis_data_tdata_n_92,stage_3_in_axis_data_tdata_n_93,stage_3_in_axis_data_tdata_n_94,stage_3_in_axis_data_tdata_n_95,stage_3_in_axis_data_tdata_n_96,stage_3_in_axis_data_tdata_n_97,stage_3_in_axis_data_tdata_n_98,stage_3_in_axis_data_tdata_n_99,stage_3_in_axis_data_tdata_n_100,stage_3_in_axis_data_tdata_n_101,stage_3_in_axis_data_tdata_n_102,stage_3_in_axis_data_tdata_n_103,stage_3_in_axis_data_tdata_n_104,stage_3_in_axis_data_tdata_n_105}),
        .PATTERNBDETECT(NLW_stage_3_in_axis_data_tdata_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_stage_3_in_axis_data_tdata_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_stage_3_in_axis_data_tdata_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_stage_3_in_axis_data_tdata_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "arbiter" *) 
module KanTop_KanAcceleratorWrapper_0_0_arbiter
   (\joiner_logic_genblock.grant_valid ,
    D,
    current_s_tuser,
    \grant_reg_reg[1]_0 ,
    \grant_reg_reg[0]_0 ,
    \grant_reg_reg[2]_0 ,
    \grant_reg_reg[3]_0 ,
    grant_valid_reg_reg_0,
    \grant_encoded_reg_reg[1]_0 ,
    E,
    core_clk,
    Q,
    operation_start,
    \joiner_logic_genblock.use_channels_reg_reg[3] ,
    \joiner_logic_genblock.use_channels_reg_reg[3]_0 ,
    \temp_m_axis_tuser_reg_reg[1] ,
    \temp_m_axis_tuser_reg_reg[1]_0 ,
    \grant_encoded_reg_reg[1]_1 ,
    int_buf_rslt_m_axis_tvalid,
    frame_reg_reg,
    frame_reg_reg_0,
    \temp_m_axis_tuser_reg_reg[1]_1 ,
    \temp_m_axis_tuser_reg_reg[1]_2 ,
    \temp_m_axis_tuser_reg_reg[1]_3 ,
    \mask_reg_reg[3]_0 ,
    mask_next);
  output \joiner_logic_genblock.grant_valid ;
  output [0:0]D;
  output [0:0]current_s_tuser;
  output \grant_reg_reg[1]_0 ;
  output \grant_reg_reg[0]_0 ;
  output \grant_reg_reg[2]_0 ;
  output [3:0]\grant_reg_reg[3]_0 ;
  output grant_valid_reg_reg_0;
  output [1:0]\grant_encoded_reg_reg[1]_0 ;
  input [0:0]E;
  input core_clk;
  input [1:0]Q;
  input operation_start;
  input [0:0]\joiner_logic_genblock.use_channels_reg_reg[3] ;
  input \joiner_logic_genblock.use_channels_reg_reg[3]_0 ;
  input [3:0]\temp_m_axis_tuser_reg_reg[1] ;
  input \temp_m_axis_tuser_reg_reg[1]_0 ;
  input [3:0]\grant_encoded_reg_reg[1]_1 ;
  input [3:0]int_buf_rslt_m_axis_tvalid;
  input frame_reg_reg;
  input frame_reg_reg_0;
  input \temp_m_axis_tuser_reg_reg[1]_1 ;
  input \temp_m_axis_tuser_reg_reg[1]_2 ;
  input \temp_m_axis_tuser_reg_reg[1]_3 ;
  input [0:0]\mask_reg_reg[3]_0 ;
  input mask_next;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire core_clk;
  wire [0:0]current_s_tuser;
  wire frame_reg_i_7_n_0;
  wire frame_reg_reg;
  wire frame_reg_reg_0;
  wire \grant_encoded_reg[0]_i_1_n_0 ;
  wire \grant_encoded_reg[0]_i_2_n_0 ;
  wire \grant_encoded_reg[1]_i_3_n_0 ;
  wire \grant_encoded_reg[1]_i_8_n_0 ;
  wire [1:0]\grant_encoded_reg_reg[1]_0 ;
  wire [3:0]\grant_encoded_reg_reg[1]_1 ;
  wire \grant_reg[0]_i_1_n_0 ;
  wire \grant_reg[1]_i_1_n_0 ;
  wire \grant_reg[2]_i_1_n_0 ;
  wire \grant_reg[3]_i_1_n_0 ;
  wire \grant_reg[3]_i_2_n_0 ;
  wire \grant_reg_reg[0]_0 ;
  wire \grant_reg_reg[1]_0 ;
  wire \grant_reg_reg[2]_0 ;
  wire [3:0]\grant_reg_reg[3]_0 ;
  wire grant_valid_reg_reg_0;
  wire [3:0]int_buf_rslt_m_axis_tvalid;
  wire \joiner_logic_genblock.grant_valid ;
  wire [0:0]\joiner_logic_genblock.use_channels_reg_reg[3] ;
  wire \joiner_logic_genblock.use_channels_reg_reg[3]_0 ;
  wire mask_next;
  wire [3:1]mask_reg;
  wire \mask_reg[1]_i_1_n_0 ;
  wire \mask_reg[2]_i_1_n_0 ;
  wire \mask_reg[2]_i_2_n_0 ;
  wire \mask_reg[3]_i_1_n_0 ;
  wire \mask_reg[3]_i_3_n_0 ;
  wire [0:0]\mask_reg_reg[3]_0 ;
  wire operation_start;
  wire request_valid;
  wire rst0;
  wire \temp_m_axis_tuser_reg[1]_i_5_n_0 ;
  wire [3:0]\temp_m_axis_tuser_reg_reg[1] ;
  wire \temp_m_axis_tuser_reg_reg[1]_0 ;
  wire \temp_m_axis_tuser_reg_reg[1]_1 ;
  wire \temp_m_axis_tuser_reg_reg[1]_2 ;
  wire \temp_m_axis_tuser_reg_reg[1]_3 ;

  LUT6 #(
    .INIT(64'hA8AA8888A8888888)) 
    frame_reg_i_3
       (.I0(\joiner_logic_genblock.grant_valid ),
        .I1(frame_reg_i_7_n_0),
        .I2(frame_reg_reg),
        .I3(\grant_encoded_reg_reg[1]_0 [0]),
        .I4(\grant_encoded_reg_reg[1]_0 [1]),
        .I5(frame_reg_reg_0),
        .O(grant_valid_reg_reg_0));
  LUT6 #(
    .INIT(64'h008F008000800080)) 
    frame_reg_i_7
       (.I0(\grant_encoded_reg_reg[1]_1 [1]),
        .I1(int_buf_rslt_m_axis_tvalid[1]),
        .I2(\grant_encoded_reg_reg[1]_0 [0]),
        .I3(\grant_encoded_reg_reg[1]_0 [1]),
        .I4(\grant_encoded_reg_reg[1]_1 [0]),
        .I5(int_buf_rslt_m_axis_tvalid[0]),
        .O(frame_reg_i_7_n_0));
  LUT6 #(
    .INIT(64'h4444CC444444CCC0)) 
    \grant_encoded_reg[0]_i_1 
       (.I0(\grant_encoded_reg[1]_i_8_n_0 ),
        .I1(\grant_encoded_reg[0]_i_2_n_0 ),
        .I2(\grant_encoded_reg_reg[1]_1 [3]),
        .I3(\grant_encoded_reg_reg[1]_1 [1]),
        .I4(\grant_encoded_reg_reg[1]_1 [0]),
        .I5(\grant_encoded_reg_reg[1]_1 [2]),
        .O(\grant_encoded_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'h8FFF)) 
    \grant_encoded_reg[0]_i_2 
       (.I0(\grant_encoded_reg_reg[1]_1 [1]),
        .I1(mask_reg[1]),
        .I2(\grant_encoded_reg_reg[1]_1 [2]),
        .I3(mask_reg[2]),
        .O(\grant_encoded_reg[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \grant_encoded_reg[1]_i_1 
       (.I0(\mask_reg_reg[3]_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(rst0));
  LUT6 #(
    .INIT(64'h000E00FE000EFFFE)) 
    \grant_encoded_reg[1]_i_3 
       (.I0(\grant_encoded_reg_reg[1]_1 [2]),
        .I1(\grant_encoded_reg_reg[1]_1 [3]),
        .I2(\grant_encoded_reg_reg[1]_1 [0]),
        .I3(\grant_encoded_reg_reg[1]_1 [1]),
        .I4(\grant_encoded_reg[1]_i_8_n_0 ),
        .I5(mask_reg[1]),
        .O(\grant_encoded_reg[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000077707770777)) 
    \grant_encoded_reg[1]_i_8 
       (.I0(\grant_encoded_reg_reg[1]_1 [1]),
        .I1(mask_reg[1]),
        .I2(\grant_encoded_reg_reg[1]_1 [2]),
        .I3(mask_reg[2]),
        .I4(mask_reg[3]),
        .I5(\grant_encoded_reg_reg[1]_1 [3]),
        .O(\grant_encoded_reg[1]_i_8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \grant_encoded_reg_reg[0] 
       (.C(core_clk),
        .CE(E),
        .D(\grant_encoded_reg[0]_i_1_n_0 ),
        .Q(\grant_encoded_reg_reg[1]_0 [0]),
        .R(rst0));
  FDRE #(
    .INIT(1'b0)) 
    \grant_encoded_reg_reg[1] 
       (.C(core_clk),
        .CE(E),
        .D(\grant_encoded_reg[1]_i_3_n_0 ),
        .Q(\grant_encoded_reg_reg[1]_0 [1]),
        .R(rst0));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \grant_reg[0]_i_1 
       (.I0(\grant_encoded_reg_reg[1]_1 [0]),
        .I1(\grant_encoded_reg[1]_i_8_n_0 ),
        .O(\grant_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'hB0A0)) 
    \grant_reg[1]_i_1 
       (.I0(mask_reg[1]),
        .I1(\grant_encoded_reg_reg[1]_1 [0]),
        .I2(\grant_encoded_reg_reg[1]_1 [1]),
        .I3(\grant_encoded_reg[1]_i_8_n_0 ),
        .O(\grant_reg[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0FFF000004040000)) 
    \grant_reg[2]_i_1 
       (.I0(\grant_encoded_reg_reg[1]_1 [0]),
        .I1(\grant_encoded_reg[1]_i_8_n_0 ),
        .I2(\grant_encoded_reg_reg[1]_1 [1]),
        .I3(mask_reg[1]),
        .I4(\grant_encoded_reg_reg[1]_1 [2]),
        .I5(mask_reg[2]),
        .O(\grant_reg[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF010000)) 
    \grant_reg[3]_i_1 
       (.I0(\grant_encoded_reg_reg[1]_1 [1]),
        .I1(\grant_encoded_reg_reg[1]_1 [0]),
        .I2(\grant_encoded_reg_reg[1]_1 [2]),
        .I3(mask_reg[3]),
        .I4(\grant_encoded_reg_reg[1]_1 [3]),
        .I5(\grant_reg[3]_i_2_n_0 ),
        .O(\grant_reg[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \grant_reg[3]_i_2 
       (.I0(mask_reg[2]),
        .I1(\grant_encoded_reg_reg[1]_1 [2]),
        .I2(mask_reg[1]),
        .I3(\grant_encoded_reg_reg[1]_1 [1]),
        .O(\grant_reg[3]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \grant_reg_reg[0] 
       (.C(core_clk),
        .CE(E),
        .D(\grant_reg[0]_i_1_n_0 ),
        .Q(\grant_reg_reg[3]_0 [0]),
        .R(rst0));
  FDRE #(
    .INIT(1'b0)) 
    \grant_reg_reg[1] 
       (.C(core_clk),
        .CE(E),
        .D(\grant_reg[1]_i_1_n_0 ),
        .Q(\grant_reg_reg[3]_0 [1]),
        .R(rst0));
  FDRE #(
    .INIT(1'b0)) 
    \grant_reg_reg[2] 
       (.C(core_clk),
        .CE(E),
        .D(\grant_reg[2]_i_1_n_0 ),
        .Q(\grant_reg_reg[3]_0 [2]),
        .R(rst0));
  FDRE #(
    .INIT(1'b0)) 
    \grant_reg_reg[3] 
       (.C(core_clk),
        .CE(E),
        .D(\grant_reg[3]_i_1_n_0 ),
        .Q(\grant_reg_reg[3]_0 [3]),
        .R(rst0));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    grant_valid_reg_i_1
       (.I0(\grant_encoded_reg_reg[1]_1 [3]),
        .I1(\grant_encoded_reg_reg[1]_1 [1]),
        .I2(\grant_encoded_reg_reg[1]_1 [0]),
        .I3(\grant_encoded_reg_reg[1]_1 [2]),
        .O(request_valid));
  FDRE #(
    .INIT(1'b0)) 
    grant_valid_reg_reg
       (.C(core_clk),
        .CE(E),
        .D(request_valid),
        .Q(\joiner_logic_genblock.grant_valid ),
        .R(rst0));
  LUT6 #(
    .INIT(64'hFBAA08AA00000000)) 
    \joiner_logic_genblock.use_channels_reg[3]_i_2 
       (.I0(\temp_m_axis_tuser_reg[1]_i_5_n_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(operation_start),
        .I4(\joiner_logic_genblock.use_channels_reg_reg[3] ),
        .I5(\joiner_logic_genblock.use_channels_reg_reg[3]_0 ),
        .O(D));
  LUT5 #(
    .INIT(32'h0000E222)) 
    \mask_reg[1]_i_1 
       (.I0(mask_reg[1]),
        .I1(mask_next),
        .I2(\grant_encoded_reg[1]_i_8_n_0 ),
        .I3(\grant_encoded_reg_reg[1]_1 [0]),
        .I4(rst0),
        .O(\mask_reg[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000E2E200E2)) 
    \mask_reg[2]_i_1 
       (.I0(mask_reg[2]),
        .I1(mask_next),
        .I2(\mask_reg[2]_i_2_n_0 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\mask_reg_reg[3]_0 ),
        .O(\mask_reg[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'hECE0)) 
    \mask_reg[2]_i_2 
       (.I0(mask_reg[1]),
        .I1(\grant_encoded_reg[1]_i_8_n_0 ),
        .I2(\grant_encoded_reg_reg[1]_1 [1]),
        .I3(\grant_encoded_reg_reg[1]_1 [0]),
        .O(\mask_reg[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000E2E200E2)) 
    \mask_reg[3]_i_1 
       (.I0(mask_reg[3]),
        .I1(mask_next),
        .I2(\mask_reg[3]_i_3_n_0 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\mask_reg_reg[3]_0 ),
        .O(\mask_reg[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFBFBFBFBFBFBFAA)) 
    \mask_reg[3]_i_3 
       (.I0(\grant_reg[3]_i_2_n_0 ),
        .I1(\grant_encoded_reg_reg[1]_1 [3]),
        .I2(mask_reg[3]),
        .I3(\grant_encoded_reg_reg[1]_1 [2]),
        .I4(\grant_encoded_reg_reg[1]_1 [0]),
        .I5(\grant_encoded_reg_reg[1]_1 [1]),
        .O(\mask_reg[3]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mask_reg_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\mask_reg[1]_i_1_n_0 ),
        .Q(mask_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mask_reg_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\mask_reg[2]_i_1_n_0 ),
        .Q(mask_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mask_reg_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\mask_reg[3]_i_1_n_0 ),
        .Q(mask_reg[3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0080)) 
    \temp_m_axis_tuser_reg[1]_i_1 
       (.I0(\grant_reg_reg[1]_0 ),
        .I1(\grant_reg_reg[0]_0 ),
        .I2(\grant_reg_reg[2]_0 ),
        .I3(\temp_m_axis_tuser_reg[1]_i_5_n_0 ),
        .O(current_s_tuser));
  LUT5 #(
    .INIT(32'h8000FFFF)) 
    \temp_m_axis_tuser_reg[1]_i_2 
       (.I0(\grant_reg_reg[3]_0 [1]),
        .I1(\temp_m_axis_tuser_reg_reg[1] [1]),
        .I2(\temp_m_axis_tuser_reg_reg[1]_2 ),
        .I3(int_buf_rslt_m_axis_tvalid[1]),
        .I4(\grant_encoded_reg_reg[1]_1 [1]),
        .O(\grant_reg_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h8000FFFF)) 
    \temp_m_axis_tuser_reg[1]_i_3 
       (.I0(\grant_reg_reg[3]_0 [0]),
        .I1(\temp_m_axis_tuser_reg_reg[1] [0]),
        .I2(\temp_m_axis_tuser_reg_reg[1]_3 ),
        .I3(int_buf_rslt_m_axis_tvalid[0]),
        .I4(\grant_encoded_reg_reg[1]_1 [0]),
        .O(\grant_reg_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h8000FFFF)) 
    \temp_m_axis_tuser_reg[1]_i_4 
       (.I0(\grant_reg_reg[3]_0 [2]),
        .I1(\temp_m_axis_tuser_reg_reg[1] [2]),
        .I2(\temp_m_axis_tuser_reg_reg[1]_1 ),
        .I3(int_buf_rslt_m_axis_tvalid[2]),
        .I4(\grant_encoded_reg_reg[1]_1 [2]),
        .O(\grant_reg_reg[2]_0 ));
  LUT5 #(
    .INIT(32'h7F00FF00)) 
    \temp_m_axis_tuser_reg[1]_i_5 
       (.I0(\grant_reg_reg[3]_0 [3]),
        .I1(\temp_m_axis_tuser_reg_reg[1] [3]),
        .I2(\temp_m_axis_tuser_reg_reg[1]_0 ),
        .I3(\grant_encoded_reg_reg[1]_1 [3]),
        .I4(int_buf_rslt_m_axis_tvalid[3]),
        .O(\temp_m_axis_tuser_reg[1]_i_5_n_0 ));
endmodule

(* ORIG_REF_NAME = "axis_adapter" *) 
module KanTop_KanAcceleratorWrapper_0_0_axis_adapter
   (pre_fifo_axis_tvalid,
    \upsize.seg_reg_reg[0]_0 ,
    pre_fifo_axis_tlast,
    \upsize.s_axis_tvalid_reg ,
    s_axis_wght_tready,
    s_axis,
    s_axis_wght_areset,
    s_axis_wght_aclk,
    s_axis_wght_tlast,
    \upsize.s_axis_tvalid_reg_reg_0 ,
    s_axis_wght_tvalid,
    \upsize.m_axis_tvalid_reg1 ,
    s_axis_wght_tkeep,
    s_axis_wght_tdata,
    E,
    p_0_in);
  output pre_fifo_axis_tvalid;
  output \upsize.seg_reg_reg[0]_0 ;
  output pre_fifo_axis_tlast;
  output \upsize.s_axis_tvalid_reg ;
  output s_axis_wght_tready;
  output [143:0]s_axis;
  input s_axis_wght_areset;
  input s_axis_wght_aclk;
  input s_axis_wght_tlast;
  input \upsize.s_axis_tvalid_reg_reg_0 ;
  input s_axis_wght_tvalid;
  input \upsize.m_axis_tvalid_reg1 ;
  input [7:0]s_axis_wght_tkeep;
  input [63:0]s_axis_wght_tdata;
  input [0:0]E;
  input [0:0]p_0_in;

  wire [0:0]E;
  wire [0:0]p_0_in;
  wire [63:0]p_1_in;
  wire pre_fifo_axis_tlast;
  wire pre_fifo_axis_tvalid;
  wire [143:0]s_axis;
  wire s_axis_wght_aclk;
  wire s_axis_wght_areset;
  wire [63:0]s_axis_wght_tdata;
  wire [7:0]s_axis_wght_tkeep;
  wire s_axis_wght_tlast;
  wire s_axis_wght_tready;
  wire s_axis_wght_tvalid;
  wire \upsize.m_axis_tkeep_reg[0]_i_1_n_0 ;
  wire \upsize.m_axis_tkeep_reg[10]_i_1_n_0 ;
  wire \upsize.m_axis_tkeep_reg[11]_i_1_n_0 ;
  wire \upsize.m_axis_tkeep_reg[12]_i_1_n_0 ;
  wire \upsize.m_axis_tkeep_reg[13]_i_1_n_0 ;
  wire \upsize.m_axis_tkeep_reg[14]_i_1_n_0 ;
  wire \upsize.m_axis_tkeep_reg[15]_i_2_n_0 ;
  wire \upsize.m_axis_tkeep_reg[1]_i_1_n_0 ;
  wire \upsize.m_axis_tkeep_reg[2]_i_1_n_0 ;
  wire \upsize.m_axis_tkeep_reg[3]_i_1_n_0 ;
  wire \upsize.m_axis_tkeep_reg[4]_i_1_n_0 ;
  wire \upsize.m_axis_tkeep_reg[5]_i_1_n_0 ;
  wire \upsize.m_axis_tkeep_reg[6]_i_1_n_0 ;
  wire \upsize.m_axis_tkeep_reg[7]_i_1_n_0 ;
  wire \upsize.m_axis_tkeep_reg[8]_i_1_n_0 ;
  wire \upsize.m_axis_tkeep_reg[9]_i_1_n_0 ;
  wire \upsize.m_axis_tlast_reg_i_1_n_0 ;
  wire \upsize.m_axis_tvalid_reg ;
  wire \upsize.m_axis_tvalid_reg1 ;
  wire \upsize.m_axis_tvalid_reg_i_1_n_0 ;
  wire \upsize.s_axis_tdata_reg[63]_i_1_n_0 ;
  wire \upsize.s_axis_tdata_reg_reg_n_0_[0] ;
  wire \upsize.s_axis_tdata_reg_reg_n_0_[10] ;
  wire \upsize.s_axis_tdata_reg_reg_n_0_[11] ;
  wire \upsize.s_axis_tdata_reg_reg_n_0_[12] ;
  wire \upsize.s_axis_tdata_reg_reg_n_0_[13] ;
  wire \upsize.s_axis_tdata_reg_reg_n_0_[14] ;
  wire \upsize.s_axis_tdata_reg_reg_n_0_[15] ;
  wire \upsize.s_axis_tdata_reg_reg_n_0_[16] ;
  wire \upsize.s_axis_tdata_reg_reg_n_0_[17] ;
  wire \upsize.s_axis_tdata_reg_reg_n_0_[18] ;
  wire \upsize.s_axis_tdata_reg_reg_n_0_[19] ;
  wire \upsize.s_axis_tdata_reg_reg_n_0_[1] ;
  wire \upsize.s_axis_tdata_reg_reg_n_0_[20] ;
  wire \upsize.s_axis_tdata_reg_reg_n_0_[21] ;
  wire \upsize.s_axis_tdata_reg_reg_n_0_[22] ;
  wire \upsize.s_axis_tdata_reg_reg_n_0_[23] ;
  wire \upsize.s_axis_tdata_reg_reg_n_0_[24] ;
  wire \upsize.s_axis_tdata_reg_reg_n_0_[25] ;
  wire \upsize.s_axis_tdata_reg_reg_n_0_[26] ;
  wire \upsize.s_axis_tdata_reg_reg_n_0_[27] ;
  wire \upsize.s_axis_tdata_reg_reg_n_0_[28] ;
  wire \upsize.s_axis_tdata_reg_reg_n_0_[29] ;
  wire \upsize.s_axis_tdata_reg_reg_n_0_[2] ;
  wire \upsize.s_axis_tdata_reg_reg_n_0_[30] ;
  wire \upsize.s_axis_tdata_reg_reg_n_0_[31] ;
  wire \upsize.s_axis_tdata_reg_reg_n_0_[32] ;
  wire \upsize.s_axis_tdata_reg_reg_n_0_[33] ;
  wire \upsize.s_axis_tdata_reg_reg_n_0_[34] ;
  wire \upsize.s_axis_tdata_reg_reg_n_0_[35] ;
  wire \upsize.s_axis_tdata_reg_reg_n_0_[36] ;
  wire \upsize.s_axis_tdata_reg_reg_n_0_[37] ;
  wire \upsize.s_axis_tdata_reg_reg_n_0_[38] ;
  wire \upsize.s_axis_tdata_reg_reg_n_0_[39] ;
  wire \upsize.s_axis_tdata_reg_reg_n_0_[3] ;
  wire \upsize.s_axis_tdata_reg_reg_n_0_[40] ;
  wire \upsize.s_axis_tdata_reg_reg_n_0_[41] ;
  wire \upsize.s_axis_tdata_reg_reg_n_0_[42] ;
  wire \upsize.s_axis_tdata_reg_reg_n_0_[43] ;
  wire \upsize.s_axis_tdata_reg_reg_n_0_[44] ;
  wire \upsize.s_axis_tdata_reg_reg_n_0_[45] ;
  wire \upsize.s_axis_tdata_reg_reg_n_0_[46] ;
  wire \upsize.s_axis_tdata_reg_reg_n_0_[47] ;
  wire \upsize.s_axis_tdata_reg_reg_n_0_[48] ;
  wire \upsize.s_axis_tdata_reg_reg_n_0_[49] ;
  wire \upsize.s_axis_tdata_reg_reg_n_0_[4] ;
  wire \upsize.s_axis_tdata_reg_reg_n_0_[50] ;
  wire \upsize.s_axis_tdata_reg_reg_n_0_[51] ;
  wire \upsize.s_axis_tdata_reg_reg_n_0_[52] ;
  wire \upsize.s_axis_tdata_reg_reg_n_0_[53] ;
  wire \upsize.s_axis_tdata_reg_reg_n_0_[54] ;
  wire \upsize.s_axis_tdata_reg_reg_n_0_[55] ;
  wire \upsize.s_axis_tdata_reg_reg_n_0_[56] ;
  wire \upsize.s_axis_tdata_reg_reg_n_0_[57] ;
  wire \upsize.s_axis_tdata_reg_reg_n_0_[58] ;
  wire \upsize.s_axis_tdata_reg_reg_n_0_[59] ;
  wire \upsize.s_axis_tdata_reg_reg_n_0_[5] ;
  wire \upsize.s_axis_tdata_reg_reg_n_0_[60] ;
  wire \upsize.s_axis_tdata_reg_reg_n_0_[61] ;
  wire \upsize.s_axis_tdata_reg_reg_n_0_[62] ;
  wire \upsize.s_axis_tdata_reg_reg_n_0_[63] ;
  wire \upsize.s_axis_tdata_reg_reg_n_0_[6] ;
  wire \upsize.s_axis_tdata_reg_reg_n_0_[7] ;
  wire \upsize.s_axis_tdata_reg_reg_n_0_[8] ;
  wire \upsize.s_axis_tdata_reg_reg_n_0_[9] ;
  wire [7:0]\upsize.s_axis_tkeep_reg ;
  wire \upsize.s_axis_tlast_reg ;
  wire \upsize.s_axis_tvalid_reg ;
  wire \upsize.s_axis_tvalid_reg_reg_0 ;
  wire \upsize.seg_reg[0]_i_1_n_0 ;
  wire \upsize.seg_reg_reg[0]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT1 #(
    .INIT(2'h1)) 
    s_axis_wght_tready_INST_0
       (.I0(\upsize.s_axis_tvalid_reg ),
        .O(s_axis_wght_tready));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[0]_i_1 
       (.I0(\upsize.s_axis_tdata_reg_reg_n_0_[0] ),
        .I1(s_axis_wght_tdata[0]),
        .I2(\upsize.s_axis_tvalid_reg ),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[10]_i_1 
       (.I0(\upsize.s_axis_tdata_reg_reg_n_0_[10] ),
        .I1(s_axis_wght_tdata[10]),
        .I2(\upsize.s_axis_tvalid_reg ),
        .O(p_1_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[11]_i_1 
       (.I0(\upsize.s_axis_tdata_reg_reg_n_0_[11] ),
        .I1(s_axis_wght_tdata[11]),
        .I2(\upsize.s_axis_tvalid_reg ),
        .O(p_1_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[12]_i_1 
       (.I0(\upsize.s_axis_tdata_reg_reg_n_0_[12] ),
        .I1(s_axis_wght_tdata[12]),
        .I2(\upsize.s_axis_tvalid_reg ),
        .O(p_1_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[13]_i_1 
       (.I0(\upsize.s_axis_tdata_reg_reg_n_0_[13] ),
        .I1(s_axis_wght_tdata[13]),
        .I2(\upsize.s_axis_tvalid_reg ),
        .O(p_1_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[14]_i_1 
       (.I0(\upsize.s_axis_tdata_reg_reg_n_0_[14] ),
        .I1(s_axis_wght_tdata[14]),
        .I2(\upsize.s_axis_tvalid_reg ),
        .O(p_1_in[14]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[15]_i_1 
       (.I0(\upsize.s_axis_tdata_reg_reg_n_0_[15] ),
        .I1(s_axis_wght_tdata[15]),
        .I2(\upsize.s_axis_tvalid_reg ),
        .O(p_1_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[16]_i_1 
       (.I0(\upsize.s_axis_tdata_reg_reg_n_0_[16] ),
        .I1(s_axis_wght_tdata[16]),
        .I2(\upsize.s_axis_tvalid_reg ),
        .O(p_1_in[16]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[17]_i_1 
       (.I0(\upsize.s_axis_tdata_reg_reg_n_0_[17] ),
        .I1(s_axis_wght_tdata[17]),
        .I2(\upsize.s_axis_tvalid_reg ),
        .O(p_1_in[17]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[18]_i_1 
       (.I0(\upsize.s_axis_tdata_reg_reg_n_0_[18] ),
        .I1(s_axis_wght_tdata[18]),
        .I2(\upsize.s_axis_tvalid_reg ),
        .O(p_1_in[18]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[19]_i_1 
       (.I0(\upsize.s_axis_tdata_reg_reg_n_0_[19] ),
        .I1(s_axis_wght_tdata[19]),
        .I2(\upsize.s_axis_tvalid_reg ),
        .O(p_1_in[19]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[1]_i_1 
       (.I0(\upsize.s_axis_tdata_reg_reg_n_0_[1] ),
        .I1(s_axis_wght_tdata[1]),
        .I2(\upsize.s_axis_tvalid_reg ),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[20]_i_1 
       (.I0(\upsize.s_axis_tdata_reg_reg_n_0_[20] ),
        .I1(s_axis_wght_tdata[20]),
        .I2(\upsize.s_axis_tvalid_reg ),
        .O(p_1_in[20]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[21]_i_1 
       (.I0(\upsize.s_axis_tdata_reg_reg_n_0_[21] ),
        .I1(s_axis_wght_tdata[21]),
        .I2(\upsize.s_axis_tvalid_reg ),
        .O(p_1_in[21]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[22]_i_1 
       (.I0(\upsize.s_axis_tdata_reg_reg_n_0_[22] ),
        .I1(s_axis_wght_tdata[22]),
        .I2(\upsize.s_axis_tvalid_reg ),
        .O(p_1_in[22]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[23]_i_1 
       (.I0(\upsize.s_axis_tdata_reg_reg_n_0_[23] ),
        .I1(s_axis_wght_tdata[23]),
        .I2(\upsize.s_axis_tvalid_reg ),
        .O(p_1_in[23]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[24]_i_1 
       (.I0(\upsize.s_axis_tdata_reg_reg_n_0_[24] ),
        .I1(s_axis_wght_tdata[24]),
        .I2(\upsize.s_axis_tvalid_reg ),
        .O(p_1_in[24]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[25]_i_1 
       (.I0(\upsize.s_axis_tdata_reg_reg_n_0_[25] ),
        .I1(s_axis_wght_tdata[25]),
        .I2(\upsize.s_axis_tvalid_reg ),
        .O(p_1_in[25]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[26]_i_1 
       (.I0(\upsize.s_axis_tdata_reg_reg_n_0_[26] ),
        .I1(s_axis_wght_tdata[26]),
        .I2(\upsize.s_axis_tvalid_reg ),
        .O(p_1_in[26]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[27]_i_1 
       (.I0(\upsize.s_axis_tdata_reg_reg_n_0_[27] ),
        .I1(s_axis_wght_tdata[27]),
        .I2(\upsize.s_axis_tvalid_reg ),
        .O(p_1_in[27]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[28]_i_1 
       (.I0(\upsize.s_axis_tdata_reg_reg_n_0_[28] ),
        .I1(s_axis_wght_tdata[28]),
        .I2(\upsize.s_axis_tvalid_reg ),
        .O(p_1_in[28]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[29]_i_1 
       (.I0(\upsize.s_axis_tdata_reg_reg_n_0_[29] ),
        .I1(s_axis_wght_tdata[29]),
        .I2(\upsize.s_axis_tvalid_reg ),
        .O(p_1_in[29]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[2]_i_1 
       (.I0(\upsize.s_axis_tdata_reg_reg_n_0_[2] ),
        .I1(s_axis_wght_tdata[2]),
        .I2(\upsize.s_axis_tvalid_reg ),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[30]_i_1 
       (.I0(\upsize.s_axis_tdata_reg_reg_n_0_[30] ),
        .I1(s_axis_wght_tdata[30]),
        .I2(\upsize.s_axis_tvalid_reg ),
        .O(p_1_in[30]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[31]_i_1 
       (.I0(\upsize.s_axis_tdata_reg_reg_n_0_[31] ),
        .I1(s_axis_wght_tdata[31]),
        .I2(\upsize.s_axis_tvalid_reg ),
        .O(p_1_in[31]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[32]_i_1 
       (.I0(\upsize.s_axis_tdata_reg_reg_n_0_[32] ),
        .I1(s_axis_wght_tdata[32]),
        .I2(\upsize.s_axis_tvalid_reg ),
        .O(p_1_in[32]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[33]_i_1 
       (.I0(\upsize.s_axis_tdata_reg_reg_n_0_[33] ),
        .I1(s_axis_wght_tdata[33]),
        .I2(\upsize.s_axis_tvalid_reg ),
        .O(p_1_in[33]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[34]_i_1 
       (.I0(\upsize.s_axis_tdata_reg_reg_n_0_[34] ),
        .I1(s_axis_wght_tdata[34]),
        .I2(\upsize.s_axis_tvalid_reg ),
        .O(p_1_in[34]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[35]_i_1 
       (.I0(\upsize.s_axis_tdata_reg_reg_n_0_[35] ),
        .I1(s_axis_wght_tdata[35]),
        .I2(\upsize.s_axis_tvalid_reg ),
        .O(p_1_in[35]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[36]_i_1 
       (.I0(\upsize.s_axis_tdata_reg_reg_n_0_[36] ),
        .I1(s_axis_wght_tdata[36]),
        .I2(\upsize.s_axis_tvalid_reg ),
        .O(p_1_in[36]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[37]_i_1 
       (.I0(\upsize.s_axis_tdata_reg_reg_n_0_[37] ),
        .I1(s_axis_wght_tdata[37]),
        .I2(\upsize.s_axis_tvalid_reg ),
        .O(p_1_in[37]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[38]_i_1 
       (.I0(\upsize.s_axis_tdata_reg_reg_n_0_[38] ),
        .I1(s_axis_wght_tdata[38]),
        .I2(\upsize.s_axis_tvalid_reg ),
        .O(p_1_in[38]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[39]_i_1 
       (.I0(\upsize.s_axis_tdata_reg_reg_n_0_[39] ),
        .I1(s_axis_wght_tdata[39]),
        .I2(\upsize.s_axis_tvalid_reg ),
        .O(p_1_in[39]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[3]_i_1 
       (.I0(\upsize.s_axis_tdata_reg_reg_n_0_[3] ),
        .I1(s_axis_wght_tdata[3]),
        .I2(\upsize.s_axis_tvalid_reg ),
        .O(p_1_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[40]_i_1 
       (.I0(\upsize.s_axis_tdata_reg_reg_n_0_[40] ),
        .I1(s_axis_wght_tdata[40]),
        .I2(\upsize.s_axis_tvalid_reg ),
        .O(p_1_in[40]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[41]_i_1 
       (.I0(\upsize.s_axis_tdata_reg_reg_n_0_[41] ),
        .I1(s_axis_wght_tdata[41]),
        .I2(\upsize.s_axis_tvalid_reg ),
        .O(p_1_in[41]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[42]_i_1 
       (.I0(\upsize.s_axis_tdata_reg_reg_n_0_[42] ),
        .I1(s_axis_wght_tdata[42]),
        .I2(\upsize.s_axis_tvalid_reg ),
        .O(p_1_in[42]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[43]_i_1 
       (.I0(\upsize.s_axis_tdata_reg_reg_n_0_[43] ),
        .I1(s_axis_wght_tdata[43]),
        .I2(\upsize.s_axis_tvalid_reg ),
        .O(p_1_in[43]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[44]_i_1 
       (.I0(\upsize.s_axis_tdata_reg_reg_n_0_[44] ),
        .I1(s_axis_wght_tdata[44]),
        .I2(\upsize.s_axis_tvalid_reg ),
        .O(p_1_in[44]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[45]_i_1 
       (.I0(\upsize.s_axis_tdata_reg_reg_n_0_[45] ),
        .I1(s_axis_wght_tdata[45]),
        .I2(\upsize.s_axis_tvalid_reg ),
        .O(p_1_in[45]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[46]_i_1 
       (.I0(\upsize.s_axis_tdata_reg_reg_n_0_[46] ),
        .I1(s_axis_wght_tdata[46]),
        .I2(\upsize.s_axis_tvalid_reg ),
        .O(p_1_in[46]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[47]_i_1 
       (.I0(\upsize.s_axis_tdata_reg_reg_n_0_[47] ),
        .I1(s_axis_wght_tdata[47]),
        .I2(\upsize.s_axis_tvalid_reg ),
        .O(p_1_in[47]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[48]_i_1 
       (.I0(\upsize.s_axis_tdata_reg_reg_n_0_[48] ),
        .I1(s_axis_wght_tdata[48]),
        .I2(\upsize.s_axis_tvalid_reg ),
        .O(p_1_in[48]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[49]_i_1 
       (.I0(\upsize.s_axis_tdata_reg_reg_n_0_[49] ),
        .I1(s_axis_wght_tdata[49]),
        .I2(\upsize.s_axis_tvalid_reg ),
        .O(p_1_in[49]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[4]_i_1 
       (.I0(\upsize.s_axis_tdata_reg_reg_n_0_[4] ),
        .I1(s_axis_wght_tdata[4]),
        .I2(\upsize.s_axis_tvalid_reg ),
        .O(p_1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[50]_i_1 
       (.I0(\upsize.s_axis_tdata_reg_reg_n_0_[50] ),
        .I1(s_axis_wght_tdata[50]),
        .I2(\upsize.s_axis_tvalid_reg ),
        .O(p_1_in[50]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[51]_i_1 
       (.I0(\upsize.s_axis_tdata_reg_reg_n_0_[51] ),
        .I1(s_axis_wght_tdata[51]),
        .I2(\upsize.s_axis_tvalid_reg ),
        .O(p_1_in[51]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[52]_i_1 
       (.I0(\upsize.s_axis_tdata_reg_reg_n_0_[52] ),
        .I1(s_axis_wght_tdata[52]),
        .I2(\upsize.s_axis_tvalid_reg ),
        .O(p_1_in[52]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[53]_i_1 
       (.I0(\upsize.s_axis_tdata_reg_reg_n_0_[53] ),
        .I1(s_axis_wght_tdata[53]),
        .I2(\upsize.s_axis_tvalid_reg ),
        .O(p_1_in[53]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[54]_i_1 
       (.I0(\upsize.s_axis_tdata_reg_reg_n_0_[54] ),
        .I1(s_axis_wght_tdata[54]),
        .I2(\upsize.s_axis_tvalid_reg ),
        .O(p_1_in[54]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[55]_i_1 
       (.I0(\upsize.s_axis_tdata_reg_reg_n_0_[55] ),
        .I1(s_axis_wght_tdata[55]),
        .I2(\upsize.s_axis_tvalid_reg ),
        .O(p_1_in[55]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[56]_i_1 
       (.I0(\upsize.s_axis_tdata_reg_reg_n_0_[56] ),
        .I1(s_axis_wght_tdata[56]),
        .I2(\upsize.s_axis_tvalid_reg ),
        .O(p_1_in[56]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[57]_i_1 
       (.I0(\upsize.s_axis_tdata_reg_reg_n_0_[57] ),
        .I1(s_axis_wght_tdata[57]),
        .I2(\upsize.s_axis_tvalid_reg ),
        .O(p_1_in[57]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[58]_i_1 
       (.I0(\upsize.s_axis_tdata_reg_reg_n_0_[58] ),
        .I1(s_axis_wght_tdata[58]),
        .I2(\upsize.s_axis_tvalid_reg ),
        .O(p_1_in[58]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[59]_i_1 
       (.I0(\upsize.s_axis_tdata_reg_reg_n_0_[59] ),
        .I1(s_axis_wght_tdata[59]),
        .I2(\upsize.s_axis_tvalid_reg ),
        .O(p_1_in[59]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[5]_i_1 
       (.I0(\upsize.s_axis_tdata_reg_reg_n_0_[5] ),
        .I1(s_axis_wght_tdata[5]),
        .I2(\upsize.s_axis_tvalid_reg ),
        .O(p_1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[60]_i_1 
       (.I0(\upsize.s_axis_tdata_reg_reg_n_0_[60] ),
        .I1(s_axis_wght_tdata[60]),
        .I2(\upsize.s_axis_tvalid_reg ),
        .O(p_1_in[60]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[61]_i_1 
       (.I0(\upsize.s_axis_tdata_reg_reg_n_0_[61] ),
        .I1(s_axis_wght_tdata[61]),
        .I2(\upsize.s_axis_tvalid_reg ),
        .O(p_1_in[61]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[62]_i_1 
       (.I0(\upsize.s_axis_tdata_reg_reg_n_0_[62] ),
        .I1(s_axis_wght_tdata[62]),
        .I2(\upsize.s_axis_tvalid_reg ),
        .O(p_1_in[62]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[63]_i_2 
       (.I0(\upsize.s_axis_tdata_reg_reg_n_0_[63] ),
        .I1(s_axis_wght_tdata[63]),
        .I2(\upsize.s_axis_tvalid_reg ),
        .O(p_1_in[63]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[6]_i_1 
       (.I0(\upsize.s_axis_tdata_reg_reg_n_0_[6] ),
        .I1(s_axis_wght_tdata[6]),
        .I2(\upsize.s_axis_tvalid_reg ),
        .O(p_1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[7]_i_1 
       (.I0(\upsize.s_axis_tdata_reg_reg_n_0_[7] ),
        .I1(s_axis_wght_tdata[7]),
        .I2(\upsize.s_axis_tvalid_reg ),
        .O(p_1_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[8]_i_1 
       (.I0(\upsize.s_axis_tdata_reg_reg_n_0_[8] ),
        .I1(s_axis_wght_tdata[8]),
        .I2(\upsize.s_axis_tvalid_reg ),
        .O(p_1_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[9]_i_1 
       (.I0(\upsize.s_axis_tdata_reg_reg_n_0_[9] ),
        .I1(s_axis_wght_tdata[9]),
        .I2(\upsize.s_axis_tvalid_reg ),
        .O(p_1_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[0] 
       (.C(s_axis_wght_aclk),
        .CE(E),
        .D(p_1_in[0]),
        .Q(s_axis[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[100] 
       (.C(s_axis_wght_aclk),
        .CE(p_0_in),
        .D(s_axis_wght_tdata[36]),
        .Q(s_axis[100]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[101] 
       (.C(s_axis_wght_aclk),
        .CE(p_0_in),
        .D(s_axis_wght_tdata[37]),
        .Q(s_axis[101]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[102] 
       (.C(s_axis_wght_aclk),
        .CE(p_0_in),
        .D(s_axis_wght_tdata[38]),
        .Q(s_axis[102]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[103] 
       (.C(s_axis_wght_aclk),
        .CE(p_0_in),
        .D(s_axis_wght_tdata[39]),
        .Q(s_axis[103]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[104] 
       (.C(s_axis_wght_aclk),
        .CE(p_0_in),
        .D(s_axis_wght_tdata[40]),
        .Q(s_axis[104]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[105] 
       (.C(s_axis_wght_aclk),
        .CE(p_0_in),
        .D(s_axis_wght_tdata[41]),
        .Q(s_axis[105]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[106] 
       (.C(s_axis_wght_aclk),
        .CE(p_0_in),
        .D(s_axis_wght_tdata[42]),
        .Q(s_axis[106]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[107] 
       (.C(s_axis_wght_aclk),
        .CE(p_0_in),
        .D(s_axis_wght_tdata[43]),
        .Q(s_axis[107]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[108] 
       (.C(s_axis_wght_aclk),
        .CE(p_0_in),
        .D(s_axis_wght_tdata[44]),
        .Q(s_axis[108]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[109] 
       (.C(s_axis_wght_aclk),
        .CE(p_0_in),
        .D(s_axis_wght_tdata[45]),
        .Q(s_axis[109]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[10] 
       (.C(s_axis_wght_aclk),
        .CE(E),
        .D(p_1_in[10]),
        .Q(s_axis[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[110] 
       (.C(s_axis_wght_aclk),
        .CE(p_0_in),
        .D(s_axis_wght_tdata[46]),
        .Q(s_axis[110]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[111] 
       (.C(s_axis_wght_aclk),
        .CE(p_0_in),
        .D(s_axis_wght_tdata[47]),
        .Q(s_axis[111]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[112] 
       (.C(s_axis_wght_aclk),
        .CE(p_0_in),
        .D(s_axis_wght_tdata[48]),
        .Q(s_axis[112]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[113] 
       (.C(s_axis_wght_aclk),
        .CE(p_0_in),
        .D(s_axis_wght_tdata[49]),
        .Q(s_axis[113]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[114] 
       (.C(s_axis_wght_aclk),
        .CE(p_0_in),
        .D(s_axis_wght_tdata[50]),
        .Q(s_axis[114]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[115] 
       (.C(s_axis_wght_aclk),
        .CE(p_0_in),
        .D(s_axis_wght_tdata[51]),
        .Q(s_axis[115]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[116] 
       (.C(s_axis_wght_aclk),
        .CE(p_0_in),
        .D(s_axis_wght_tdata[52]),
        .Q(s_axis[116]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[117] 
       (.C(s_axis_wght_aclk),
        .CE(p_0_in),
        .D(s_axis_wght_tdata[53]),
        .Q(s_axis[117]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[118] 
       (.C(s_axis_wght_aclk),
        .CE(p_0_in),
        .D(s_axis_wght_tdata[54]),
        .Q(s_axis[118]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[119] 
       (.C(s_axis_wght_aclk),
        .CE(p_0_in),
        .D(s_axis_wght_tdata[55]),
        .Q(s_axis[119]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[11] 
       (.C(s_axis_wght_aclk),
        .CE(E),
        .D(p_1_in[11]),
        .Q(s_axis[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[120] 
       (.C(s_axis_wght_aclk),
        .CE(p_0_in),
        .D(s_axis_wght_tdata[56]),
        .Q(s_axis[120]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[121] 
       (.C(s_axis_wght_aclk),
        .CE(p_0_in),
        .D(s_axis_wght_tdata[57]),
        .Q(s_axis[121]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[122] 
       (.C(s_axis_wght_aclk),
        .CE(p_0_in),
        .D(s_axis_wght_tdata[58]),
        .Q(s_axis[122]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[123] 
       (.C(s_axis_wght_aclk),
        .CE(p_0_in),
        .D(s_axis_wght_tdata[59]),
        .Q(s_axis[123]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[124] 
       (.C(s_axis_wght_aclk),
        .CE(p_0_in),
        .D(s_axis_wght_tdata[60]),
        .Q(s_axis[124]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[125] 
       (.C(s_axis_wght_aclk),
        .CE(p_0_in),
        .D(s_axis_wght_tdata[61]),
        .Q(s_axis[125]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[126] 
       (.C(s_axis_wght_aclk),
        .CE(p_0_in),
        .D(s_axis_wght_tdata[62]),
        .Q(s_axis[126]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[127] 
       (.C(s_axis_wght_aclk),
        .CE(p_0_in),
        .D(s_axis_wght_tdata[63]),
        .Q(s_axis[127]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[12] 
       (.C(s_axis_wght_aclk),
        .CE(E),
        .D(p_1_in[12]),
        .Q(s_axis[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[13] 
       (.C(s_axis_wght_aclk),
        .CE(E),
        .D(p_1_in[13]),
        .Q(s_axis[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[14] 
       (.C(s_axis_wght_aclk),
        .CE(E),
        .D(p_1_in[14]),
        .Q(s_axis[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[15] 
       (.C(s_axis_wght_aclk),
        .CE(E),
        .D(p_1_in[15]),
        .Q(s_axis[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[16] 
       (.C(s_axis_wght_aclk),
        .CE(E),
        .D(p_1_in[16]),
        .Q(s_axis[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[17] 
       (.C(s_axis_wght_aclk),
        .CE(E),
        .D(p_1_in[17]),
        .Q(s_axis[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[18] 
       (.C(s_axis_wght_aclk),
        .CE(E),
        .D(p_1_in[18]),
        .Q(s_axis[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[19] 
       (.C(s_axis_wght_aclk),
        .CE(E),
        .D(p_1_in[19]),
        .Q(s_axis[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[1] 
       (.C(s_axis_wght_aclk),
        .CE(E),
        .D(p_1_in[1]),
        .Q(s_axis[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[20] 
       (.C(s_axis_wght_aclk),
        .CE(E),
        .D(p_1_in[20]),
        .Q(s_axis[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[21] 
       (.C(s_axis_wght_aclk),
        .CE(E),
        .D(p_1_in[21]),
        .Q(s_axis[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[22] 
       (.C(s_axis_wght_aclk),
        .CE(E),
        .D(p_1_in[22]),
        .Q(s_axis[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[23] 
       (.C(s_axis_wght_aclk),
        .CE(E),
        .D(p_1_in[23]),
        .Q(s_axis[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[24] 
       (.C(s_axis_wght_aclk),
        .CE(E),
        .D(p_1_in[24]),
        .Q(s_axis[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[25] 
       (.C(s_axis_wght_aclk),
        .CE(E),
        .D(p_1_in[25]),
        .Q(s_axis[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[26] 
       (.C(s_axis_wght_aclk),
        .CE(E),
        .D(p_1_in[26]),
        .Q(s_axis[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[27] 
       (.C(s_axis_wght_aclk),
        .CE(E),
        .D(p_1_in[27]),
        .Q(s_axis[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[28] 
       (.C(s_axis_wght_aclk),
        .CE(E),
        .D(p_1_in[28]),
        .Q(s_axis[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[29] 
       (.C(s_axis_wght_aclk),
        .CE(E),
        .D(p_1_in[29]),
        .Q(s_axis[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[2] 
       (.C(s_axis_wght_aclk),
        .CE(E),
        .D(p_1_in[2]),
        .Q(s_axis[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[30] 
       (.C(s_axis_wght_aclk),
        .CE(E),
        .D(p_1_in[30]),
        .Q(s_axis[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[31] 
       (.C(s_axis_wght_aclk),
        .CE(E),
        .D(p_1_in[31]),
        .Q(s_axis[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[32] 
       (.C(s_axis_wght_aclk),
        .CE(E),
        .D(p_1_in[32]),
        .Q(s_axis[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[33] 
       (.C(s_axis_wght_aclk),
        .CE(E),
        .D(p_1_in[33]),
        .Q(s_axis[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[34] 
       (.C(s_axis_wght_aclk),
        .CE(E),
        .D(p_1_in[34]),
        .Q(s_axis[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[35] 
       (.C(s_axis_wght_aclk),
        .CE(E),
        .D(p_1_in[35]),
        .Q(s_axis[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[36] 
       (.C(s_axis_wght_aclk),
        .CE(E),
        .D(p_1_in[36]),
        .Q(s_axis[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[37] 
       (.C(s_axis_wght_aclk),
        .CE(E),
        .D(p_1_in[37]),
        .Q(s_axis[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[38] 
       (.C(s_axis_wght_aclk),
        .CE(E),
        .D(p_1_in[38]),
        .Q(s_axis[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[39] 
       (.C(s_axis_wght_aclk),
        .CE(E),
        .D(p_1_in[39]),
        .Q(s_axis[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[3] 
       (.C(s_axis_wght_aclk),
        .CE(E),
        .D(p_1_in[3]),
        .Q(s_axis[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[40] 
       (.C(s_axis_wght_aclk),
        .CE(E),
        .D(p_1_in[40]),
        .Q(s_axis[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[41] 
       (.C(s_axis_wght_aclk),
        .CE(E),
        .D(p_1_in[41]),
        .Q(s_axis[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[42] 
       (.C(s_axis_wght_aclk),
        .CE(E),
        .D(p_1_in[42]),
        .Q(s_axis[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[43] 
       (.C(s_axis_wght_aclk),
        .CE(E),
        .D(p_1_in[43]),
        .Q(s_axis[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[44] 
       (.C(s_axis_wght_aclk),
        .CE(E),
        .D(p_1_in[44]),
        .Q(s_axis[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[45] 
       (.C(s_axis_wght_aclk),
        .CE(E),
        .D(p_1_in[45]),
        .Q(s_axis[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[46] 
       (.C(s_axis_wght_aclk),
        .CE(E),
        .D(p_1_in[46]),
        .Q(s_axis[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[47] 
       (.C(s_axis_wght_aclk),
        .CE(E),
        .D(p_1_in[47]),
        .Q(s_axis[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[48] 
       (.C(s_axis_wght_aclk),
        .CE(E),
        .D(p_1_in[48]),
        .Q(s_axis[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[49] 
       (.C(s_axis_wght_aclk),
        .CE(E),
        .D(p_1_in[49]),
        .Q(s_axis[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[4] 
       (.C(s_axis_wght_aclk),
        .CE(E),
        .D(p_1_in[4]),
        .Q(s_axis[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[50] 
       (.C(s_axis_wght_aclk),
        .CE(E),
        .D(p_1_in[50]),
        .Q(s_axis[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[51] 
       (.C(s_axis_wght_aclk),
        .CE(E),
        .D(p_1_in[51]),
        .Q(s_axis[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[52] 
       (.C(s_axis_wght_aclk),
        .CE(E),
        .D(p_1_in[52]),
        .Q(s_axis[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[53] 
       (.C(s_axis_wght_aclk),
        .CE(E),
        .D(p_1_in[53]),
        .Q(s_axis[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[54] 
       (.C(s_axis_wght_aclk),
        .CE(E),
        .D(p_1_in[54]),
        .Q(s_axis[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[55] 
       (.C(s_axis_wght_aclk),
        .CE(E),
        .D(p_1_in[55]),
        .Q(s_axis[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[56] 
       (.C(s_axis_wght_aclk),
        .CE(E),
        .D(p_1_in[56]),
        .Q(s_axis[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[57] 
       (.C(s_axis_wght_aclk),
        .CE(E),
        .D(p_1_in[57]),
        .Q(s_axis[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[58] 
       (.C(s_axis_wght_aclk),
        .CE(E),
        .D(p_1_in[58]),
        .Q(s_axis[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[59] 
       (.C(s_axis_wght_aclk),
        .CE(E),
        .D(p_1_in[59]),
        .Q(s_axis[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[5] 
       (.C(s_axis_wght_aclk),
        .CE(E),
        .D(p_1_in[5]),
        .Q(s_axis[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[60] 
       (.C(s_axis_wght_aclk),
        .CE(E),
        .D(p_1_in[60]),
        .Q(s_axis[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[61] 
       (.C(s_axis_wght_aclk),
        .CE(E),
        .D(p_1_in[61]),
        .Q(s_axis[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[62] 
       (.C(s_axis_wght_aclk),
        .CE(E),
        .D(p_1_in[62]),
        .Q(s_axis[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[63] 
       (.C(s_axis_wght_aclk),
        .CE(E),
        .D(p_1_in[63]),
        .Q(s_axis[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[64] 
       (.C(s_axis_wght_aclk),
        .CE(p_0_in),
        .D(s_axis_wght_tdata[0]),
        .Q(s_axis[64]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[65] 
       (.C(s_axis_wght_aclk),
        .CE(p_0_in),
        .D(s_axis_wght_tdata[1]),
        .Q(s_axis[65]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[66] 
       (.C(s_axis_wght_aclk),
        .CE(p_0_in),
        .D(s_axis_wght_tdata[2]),
        .Q(s_axis[66]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[67] 
       (.C(s_axis_wght_aclk),
        .CE(p_0_in),
        .D(s_axis_wght_tdata[3]),
        .Q(s_axis[67]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[68] 
       (.C(s_axis_wght_aclk),
        .CE(p_0_in),
        .D(s_axis_wght_tdata[4]),
        .Q(s_axis[68]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[69] 
       (.C(s_axis_wght_aclk),
        .CE(p_0_in),
        .D(s_axis_wght_tdata[5]),
        .Q(s_axis[69]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[6] 
       (.C(s_axis_wght_aclk),
        .CE(E),
        .D(p_1_in[6]),
        .Q(s_axis[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[70] 
       (.C(s_axis_wght_aclk),
        .CE(p_0_in),
        .D(s_axis_wght_tdata[6]),
        .Q(s_axis[70]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[71] 
       (.C(s_axis_wght_aclk),
        .CE(p_0_in),
        .D(s_axis_wght_tdata[7]),
        .Q(s_axis[71]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[72] 
       (.C(s_axis_wght_aclk),
        .CE(p_0_in),
        .D(s_axis_wght_tdata[8]),
        .Q(s_axis[72]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[73] 
       (.C(s_axis_wght_aclk),
        .CE(p_0_in),
        .D(s_axis_wght_tdata[9]),
        .Q(s_axis[73]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[74] 
       (.C(s_axis_wght_aclk),
        .CE(p_0_in),
        .D(s_axis_wght_tdata[10]),
        .Q(s_axis[74]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[75] 
       (.C(s_axis_wght_aclk),
        .CE(p_0_in),
        .D(s_axis_wght_tdata[11]),
        .Q(s_axis[75]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[76] 
       (.C(s_axis_wght_aclk),
        .CE(p_0_in),
        .D(s_axis_wght_tdata[12]),
        .Q(s_axis[76]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[77] 
       (.C(s_axis_wght_aclk),
        .CE(p_0_in),
        .D(s_axis_wght_tdata[13]),
        .Q(s_axis[77]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[78] 
       (.C(s_axis_wght_aclk),
        .CE(p_0_in),
        .D(s_axis_wght_tdata[14]),
        .Q(s_axis[78]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[79] 
       (.C(s_axis_wght_aclk),
        .CE(p_0_in),
        .D(s_axis_wght_tdata[15]),
        .Q(s_axis[79]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[7] 
       (.C(s_axis_wght_aclk),
        .CE(E),
        .D(p_1_in[7]),
        .Q(s_axis[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[80] 
       (.C(s_axis_wght_aclk),
        .CE(p_0_in),
        .D(s_axis_wght_tdata[16]),
        .Q(s_axis[80]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[81] 
       (.C(s_axis_wght_aclk),
        .CE(p_0_in),
        .D(s_axis_wght_tdata[17]),
        .Q(s_axis[81]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[82] 
       (.C(s_axis_wght_aclk),
        .CE(p_0_in),
        .D(s_axis_wght_tdata[18]),
        .Q(s_axis[82]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[83] 
       (.C(s_axis_wght_aclk),
        .CE(p_0_in),
        .D(s_axis_wght_tdata[19]),
        .Q(s_axis[83]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[84] 
       (.C(s_axis_wght_aclk),
        .CE(p_0_in),
        .D(s_axis_wght_tdata[20]),
        .Q(s_axis[84]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[85] 
       (.C(s_axis_wght_aclk),
        .CE(p_0_in),
        .D(s_axis_wght_tdata[21]),
        .Q(s_axis[85]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[86] 
       (.C(s_axis_wght_aclk),
        .CE(p_0_in),
        .D(s_axis_wght_tdata[22]),
        .Q(s_axis[86]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[87] 
       (.C(s_axis_wght_aclk),
        .CE(p_0_in),
        .D(s_axis_wght_tdata[23]),
        .Q(s_axis[87]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[88] 
       (.C(s_axis_wght_aclk),
        .CE(p_0_in),
        .D(s_axis_wght_tdata[24]),
        .Q(s_axis[88]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[89] 
       (.C(s_axis_wght_aclk),
        .CE(p_0_in),
        .D(s_axis_wght_tdata[25]),
        .Q(s_axis[89]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[8] 
       (.C(s_axis_wght_aclk),
        .CE(E),
        .D(p_1_in[8]),
        .Q(s_axis[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[90] 
       (.C(s_axis_wght_aclk),
        .CE(p_0_in),
        .D(s_axis_wght_tdata[26]),
        .Q(s_axis[90]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[91] 
       (.C(s_axis_wght_aclk),
        .CE(p_0_in),
        .D(s_axis_wght_tdata[27]),
        .Q(s_axis[91]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[92] 
       (.C(s_axis_wght_aclk),
        .CE(p_0_in),
        .D(s_axis_wght_tdata[28]),
        .Q(s_axis[92]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[93] 
       (.C(s_axis_wght_aclk),
        .CE(p_0_in),
        .D(s_axis_wght_tdata[29]),
        .Q(s_axis[93]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[94] 
       (.C(s_axis_wght_aclk),
        .CE(p_0_in),
        .D(s_axis_wght_tdata[30]),
        .Q(s_axis[94]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[95] 
       (.C(s_axis_wght_aclk),
        .CE(p_0_in),
        .D(s_axis_wght_tdata[31]),
        .Q(s_axis[95]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[96] 
       (.C(s_axis_wght_aclk),
        .CE(p_0_in),
        .D(s_axis_wght_tdata[32]),
        .Q(s_axis[96]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[97] 
       (.C(s_axis_wght_aclk),
        .CE(p_0_in),
        .D(s_axis_wght_tdata[33]),
        .Q(s_axis[97]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[98] 
       (.C(s_axis_wght_aclk),
        .CE(p_0_in),
        .D(s_axis_wght_tdata[34]),
        .Q(s_axis[98]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[99] 
       (.C(s_axis_wght_aclk),
        .CE(p_0_in),
        .D(s_axis_wght_tdata[35]),
        .Q(s_axis[99]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[9] 
       (.C(s_axis_wght_aclk),
        .CE(E),
        .D(p_1_in[9]),
        .Q(s_axis[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \upsize.m_axis_tkeep_reg[0]_i_1 
       (.I0(\upsize.s_axis_tkeep_reg [0]),
        .I1(\upsize.s_axis_tvalid_reg ),
        .I2(s_axis_wght_tkeep[0]),
        .O(\upsize.m_axis_tkeep_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \upsize.m_axis_tkeep_reg[10]_i_1 
       (.I0(\upsize.seg_reg_reg[0]_0 ),
        .I1(s_axis_wght_tkeep[2]),
        .O(\upsize.m_axis_tkeep_reg[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \upsize.m_axis_tkeep_reg[11]_i_1 
       (.I0(\upsize.seg_reg_reg[0]_0 ),
        .I1(s_axis_wght_tkeep[3]),
        .O(\upsize.m_axis_tkeep_reg[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \upsize.m_axis_tkeep_reg[12]_i_1 
       (.I0(\upsize.seg_reg_reg[0]_0 ),
        .I1(s_axis_wght_tkeep[4]),
        .O(\upsize.m_axis_tkeep_reg[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \upsize.m_axis_tkeep_reg[13]_i_1 
       (.I0(\upsize.seg_reg_reg[0]_0 ),
        .I1(s_axis_wght_tkeep[5]),
        .O(\upsize.m_axis_tkeep_reg[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \upsize.m_axis_tkeep_reg[14]_i_1 
       (.I0(\upsize.seg_reg_reg[0]_0 ),
        .I1(s_axis_wght_tkeep[6]),
        .O(\upsize.m_axis_tkeep_reg[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \upsize.m_axis_tkeep_reg[15]_i_2 
       (.I0(\upsize.seg_reg_reg[0]_0 ),
        .I1(s_axis_wght_tkeep[7]),
        .O(\upsize.m_axis_tkeep_reg[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \upsize.m_axis_tkeep_reg[1]_i_1 
       (.I0(\upsize.s_axis_tkeep_reg [1]),
        .I1(\upsize.s_axis_tvalid_reg ),
        .I2(s_axis_wght_tkeep[1]),
        .O(\upsize.m_axis_tkeep_reg[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \upsize.m_axis_tkeep_reg[2]_i_1 
       (.I0(\upsize.s_axis_tkeep_reg [2]),
        .I1(\upsize.s_axis_tvalid_reg ),
        .I2(s_axis_wght_tkeep[2]),
        .O(\upsize.m_axis_tkeep_reg[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \upsize.m_axis_tkeep_reg[3]_i_1 
       (.I0(\upsize.s_axis_tkeep_reg [3]),
        .I1(\upsize.s_axis_tvalid_reg ),
        .I2(s_axis_wght_tkeep[3]),
        .O(\upsize.m_axis_tkeep_reg[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \upsize.m_axis_tkeep_reg[4]_i_1 
       (.I0(\upsize.s_axis_tkeep_reg [4]),
        .I1(\upsize.s_axis_tvalid_reg ),
        .I2(s_axis_wght_tkeep[4]),
        .O(\upsize.m_axis_tkeep_reg[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \upsize.m_axis_tkeep_reg[5]_i_1 
       (.I0(\upsize.s_axis_tkeep_reg [5]),
        .I1(\upsize.s_axis_tvalid_reg ),
        .I2(s_axis_wght_tkeep[5]),
        .O(\upsize.m_axis_tkeep_reg[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \upsize.m_axis_tkeep_reg[6]_i_1 
       (.I0(\upsize.s_axis_tkeep_reg [6]),
        .I1(\upsize.s_axis_tvalid_reg ),
        .I2(s_axis_wght_tkeep[6]),
        .O(\upsize.m_axis_tkeep_reg[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \upsize.m_axis_tkeep_reg[7]_i_1 
       (.I0(\upsize.s_axis_tkeep_reg [7]),
        .I1(\upsize.s_axis_tvalid_reg ),
        .I2(s_axis_wght_tkeep[7]),
        .O(\upsize.m_axis_tkeep_reg[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \upsize.m_axis_tkeep_reg[8]_i_1 
       (.I0(\upsize.seg_reg_reg[0]_0 ),
        .I1(s_axis_wght_tkeep[0]),
        .O(\upsize.m_axis_tkeep_reg[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \upsize.m_axis_tkeep_reg[9]_i_1 
       (.I0(\upsize.seg_reg_reg[0]_0 ),
        .I1(s_axis_wght_tkeep[1]),
        .O(\upsize.m_axis_tkeep_reg[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tkeep_reg_reg[0] 
       (.C(s_axis_wght_aclk),
        .CE(E),
        .D(\upsize.m_axis_tkeep_reg[0]_i_1_n_0 ),
        .Q(s_axis[128]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tkeep_reg_reg[10] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.m_axis_tvalid_reg1 ),
        .D(\upsize.m_axis_tkeep_reg[10]_i_1_n_0 ),
        .Q(s_axis[138]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tkeep_reg_reg[11] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.m_axis_tvalid_reg1 ),
        .D(\upsize.m_axis_tkeep_reg[11]_i_1_n_0 ),
        .Q(s_axis[139]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tkeep_reg_reg[12] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.m_axis_tvalid_reg1 ),
        .D(\upsize.m_axis_tkeep_reg[12]_i_1_n_0 ),
        .Q(s_axis[140]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tkeep_reg_reg[13] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.m_axis_tvalid_reg1 ),
        .D(\upsize.m_axis_tkeep_reg[13]_i_1_n_0 ),
        .Q(s_axis[141]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tkeep_reg_reg[14] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.m_axis_tvalid_reg1 ),
        .D(\upsize.m_axis_tkeep_reg[14]_i_1_n_0 ),
        .Q(s_axis[142]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tkeep_reg_reg[15] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.m_axis_tvalid_reg1 ),
        .D(\upsize.m_axis_tkeep_reg[15]_i_2_n_0 ),
        .Q(s_axis[143]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tkeep_reg_reg[1] 
       (.C(s_axis_wght_aclk),
        .CE(E),
        .D(\upsize.m_axis_tkeep_reg[1]_i_1_n_0 ),
        .Q(s_axis[129]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tkeep_reg_reg[2] 
       (.C(s_axis_wght_aclk),
        .CE(E),
        .D(\upsize.m_axis_tkeep_reg[2]_i_1_n_0 ),
        .Q(s_axis[130]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tkeep_reg_reg[3] 
       (.C(s_axis_wght_aclk),
        .CE(E),
        .D(\upsize.m_axis_tkeep_reg[3]_i_1_n_0 ),
        .Q(s_axis[131]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tkeep_reg_reg[4] 
       (.C(s_axis_wght_aclk),
        .CE(E),
        .D(\upsize.m_axis_tkeep_reg[4]_i_1_n_0 ),
        .Q(s_axis[132]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tkeep_reg_reg[5] 
       (.C(s_axis_wght_aclk),
        .CE(E),
        .D(\upsize.m_axis_tkeep_reg[5]_i_1_n_0 ),
        .Q(s_axis[133]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tkeep_reg_reg[6] 
       (.C(s_axis_wght_aclk),
        .CE(E),
        .D(\upsize.m_axis_tkeep_reg[6]_i_1_n_0 ),
        .Q(s_axis[134]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tkeep_reg_reg[7] 
       (.C(s_axis_wght_aclk),
        .CE(E),
        .D(\upsize.m_axis_tkeep_reg[7]_i_1_n_0 ),
        .Q(s_axis[135]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tkeep_reg_reg[8] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.m_axis_tvalid_reg1 ),
        .D(\upsize.m_axis_tkeep_reg[8]_i_1_n_0 ),
        .Q(s_axis[136]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tkeep_reg_reg[9] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.m_axis_tvalid_reg1 ),
        .D(\upsize.m_axis_tkeep_reg[9]_i_1_n_0 ),
        .Q(s_axis[137]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \upsize.m_axis_tlast_reg_i_1 
       (.I0(\upsize.s_axis_tlast_reg ),
        .I1(\upsize.s_axis_tvalid_reg ),
        .I2(s_axis_wght_tlast),
        .I3(\upsize.m_axis_tvalid_reg1 ),
        .I4(pre_fifo_axis_tlast),
        .O(\upsize.m_axis_tlast_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tlast_reg_reg 
       (.C(s_axis_wght_aclk),
        .CE(1'b1),
        .D(\upsize.m_axis_tlast_reg_i_1_n_0 ),
        .Q(pre_fifo_axis_tlast),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFCB8FC88FFFFFFFF)) 
    \upsize.m_axis_tvalid_reg_i_1 
       (.I0(\upsize.s_axis_tlast_reg ),
        .I1(\upsize.s_axis_tvalid_reg ),
        .I2(s_axis_wght_tvalid),
        .I3(\upsize.seg_reg_reg[0]_0 ),
        .I4(s_axis_wght_tlast),
        .I5(\upsize.m_axis_tvalid_reg1 ),
        .O(\upsize.m_axis_tvalid_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tvalid_reg_reg 
       (.C(s_axis_wght_aclk),
        .CE(1'b1),
        .D(\upsize.m_axis_tvalid_reg_i_1_n_0 ),
        .Q(pre_fifo_axis_tvalid),
        .R(s_axis_wght_areset));
  LUT3 #(
    .INIT(8'h04)) 
    \upsize.s_axis_tdata_reg[63]_i_1 
       (.I0(\upsize.s_axis_tvalid_reg ),
        .I1(s_axis_wght_tvalid),
        .I2(\upsize.m_axis_tvalid_reg1 ),
        .O(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[0] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tdata[0]),
        .Q(\upsize.s_axis_tdata_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[10] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tdata[10]),
        .Q(\upsize.s_axis_tdata_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[11] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tdata[11]),
        .Q(\upsize.s_axis_tdata_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[12] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tdata[12]),
        .Q(\upsize.s_axis_tdata_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[13] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tdata[13]),
        .Q(\upsize.s_axis_tdata_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[14] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tdata[14]),
        .Q(\upsize.s_axis_tdata_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[15] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tdata[15]),
        .Q(\upsize.s_axis_tdata_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[16] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tdata[16]),
        .Q(\upsize.s_axis_tdata_reg_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[17] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tdata[17]),
        .Q(\upsize.s_axis_tdata_reg_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[18] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tdata[18]),
        .Q(\upsize.s_axis_tdata_reg_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[19] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tdata[19]),
        .Q(\upsize.s_axis_tdata_reg_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[1] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tdata[1]),
        .Q(\upsize.s_axis_tdata_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[20] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tdata[20]),
        .Q(\upsize.s_axis_tdata_reg_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[21] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tdata[21]),
        .Q(\upsize.s_axis_tdata_reg_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[22] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tdata[22]),
        .Q(\upsize.s_axis_tdata_reg_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[23] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tdata[23]),
        .Q(\upsize.s_axis_tdata_reg_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[24] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tdata[24]),
        .Q(\upsize.s_axis_tdata_reg_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[25] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tdata[25]),
        .Q(\upsize.s_axis_tdata_reg_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[26] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tdata[26]),
        .Q(\upsize.s_axis_tdata_reg_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[27] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tdata[27]),
        .Q(\upsize.s_axis_tdata_reg_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[28] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tdata[28]),
        .Q(\upsize.s_axis_tdata_reg_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[29] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tdata[29]),
        .Q(\upsize.s_axis_tdata_reg_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[2] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tdata[2]),
        .Q(\upsize.s_axis_tdata_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[30] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tdata[30]),
        .Q(\upsize.s_axis_tdata_reg_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[31] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tdata[31]),
        .Q(\upsize.s_axis_tdata_reg_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[32] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tdata[32]),
        .Q(\upsize.s_axis_tdata_reg_reg_n_0_[32] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[33] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tdata[33]),
        .Q(\upsize.s_axis_tdata_reg_reg_n_0_[33] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[34] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tdata[34]),
        .Q(\upsize.s_axis_tdata_reg_reg_n_0_[34] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[35] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tdata[35]),
        .Q(\upsize.s_axis_tdata_reg_reg_n_0_[35] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[36] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tdata[36]),
        .Q(\upsize.s_axis_tdata_reg_reg_n_0_[36] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[37] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tdata[37]),
        .Q(\upsize.s_axis_tdata_reg_reg_n_0_[37] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[38] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tdata[38]),
        .Q(\upsize.s_axis_tdata_reg_reg_n_0_[38] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[39] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tdata[39]),
        .Q(\upsize.s_axis_tdata_reg_reg_n_0_[39] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[3] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tdata[3]),
        .Q(\upsize.s_axis_tdata_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[40] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tdata[40]),
        .Q(\upsize.s_axis_tdata_reg_reg_n_0_[40] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[41] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tdata[41]),
        .Q(\upsize.s_axis_tdata_reg_reg_n_0_[41] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[42] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tdata[42]),
        .Q(\upsize.s_axis_tdata_reg_reg_n_0_[42] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[43] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tdata[43]),
        .Q(\upsize.s_axis_tdata_reg_reg_n_0_[43] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[44] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tdata[44]),
        .Q(\upsize.s_axis_tdata_reg_reg_n_0_[44] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[45] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tdata[45]),
        .Q(\upsize.s_axis_tdata_reg_reg_n_0_[45] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[46] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tdata[46]),
        .Q(\upsize.s_axis_tdata_reg_reg_n_0_[46] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[47] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tdata[47]),
        .Q(\upsize.s_axis_tdata_reg_reg_n_0_[47] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[48] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tdata[48]),
        .Q(\upsize.s_axis_tdata_reg_reg_n_0_[48] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[49] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tdata[49]),
        .Q(\upsize.s_axis_tdata_reg_reg_n_0_[49] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[4] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tdata[4]),
        .Q(\upsize.s_axis_tdata_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[50] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tdata[50]),
        .Q(\upsize.s_axis_tdata_reg_reg_n_0_[50] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[51] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tdata[51]),
        .Q(\upsize.s_axis_tdata_reg_reg_n_0_[51] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[52] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tdata[52]),
        .Q(\upsize.s_axis_tdata_reg_reg_n_0_[52] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[53] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tdata[53]),
        .Q(\upsize.s_axis_tdata_reg_reg_n_0_[53] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[54] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tdata[54]),
        .Q(\upsize.s_axis_tdata_reg_reg_n_0_[54] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[55] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tdata[55]),
        .Q(\upsize.s_axis_tdata_reg_reg_n_0_[55] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[56] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tdata[56]),
        .Q(\upsize.s_axis_tdata_reg_reg_n_0_[56] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[57] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tdata[57]),
        .Q(\upsize.s_axis_tdata_reg_reg_n_0_[57] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[58] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tdata[58]),
        .Q(\upsize.s_axis_tdata_reg_reg_n_0_[58] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[59] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tdata[59]),
        .Q(\upsize.s_axis_tdata_reg_reg_n_0_[59] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[5] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tdata[5]),
        .Q(\upsize.s_axis_tdata_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[60] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tdata[60]),
        .Q(\upsize.s_axis_tdata_reg_reg_n_0_[60] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[61] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tdata[61]),
        .Q(\upsize.s_axis_tdata_reg_reg_n_0_[61] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[62] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tdata[62]),
        .Q(\upsize.s_axis_tdata_reg_reg_n_0_[62] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[63] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tdata[63]),
        .Q(\upsize.s_axis_tdata_reg_reg_n_0_[63] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[6] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tdata[6]),
        .Q(\upsize.s_axis_tdata_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[7] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tdata[7]),
        .Q(\upsize.s_axis_tdata_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[8] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tdata[8]),
        .Q(\upsize.s_axis_tdata_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[9] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tdata[9]),
        .Q(\upsize.s_axis_tdata_reg_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tkeep_reg_reg[0] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tkeep[0]),
        .Q(\upsize.s_axis_tkeep_reg [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tkeep_reg_reg[1] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tkeep[1]),
        .Q(\upsize.s_axis_tkeep_reg [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tkeep_reg_reg[2] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tkeep[2]),
        .Q(\upsize.s_axis_tkeep_reg [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tkeep_reg_reg[3] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tkeep[3]),
        .Q(\upsize.s_axis_tkeep_reg [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tkeep_reg_reg[4] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tkeep[4]),
        .Q(\upsize.s_axis_tkeep_reg [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tkeep_reg_reg[5] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tkeep[5]),
        .Q(\upsize.s_axis_tkeep_reg [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tkeep_reg_reg[6] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tkeep[6]),
        .Q(\upsize.s_axis_tkeep_reg [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tkeep_reg_reg[7] 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tkeep[7]),
        .Q(\upsize.s_axis_tkeep_reg [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tlast_reg_reg 
       (.C(s_axis_wght_aclk),
        .CE(\upsize.s_axis_tdata_reg[63]_i_1_n_0 ),
        .D(s_axis_wght_tlast),
        .Q(\upsize.s_axis_tlast_reg ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tvalid_reg_reg 
       (.C(s_axis_wght_aclk),
        .CE(1'b1),
        .D(\upsize.s_axis_tvalid_reg_reg_0 ),
        .Q(\upsize.s_axis_tvalid_reg ),
        .R(s_axis_wght_areset));
  LUT6 #(
    .INIT(64'h000000000000666A)) 
    \upsize.seg_reg[0]_i_1 
       (.I0(\upsize.seg_reg_reg[0]_0 ),
        .I1(\upsize.m_axis_tvalid_reg1 ),
        .I2(s_axis_wght_tvalid),
        .I3(\upsize.s_axis_tvalid_reg ),
        .I4(s_axis_wght_areset),
        .I5(\upsize.m_axis_tvalid_reg ),
        .O(\upsize.seg_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA800A0A0A800)) 
    \upsize.seg_reg[0]_i_2 
       (.I0(\upsize.m_axis_tvalid_reg1 ),
        .I1(s_axis_wght_tlast),
        .I2(\upsize.seg_reg_reg[0]_0 ),
        .I3(s_axis_wght_tvalid),
        .I4(\upsize.s_axis_tvalid_reg ),
        .I5(\upsize.s_axis_tlast_reg ),
        .O(\upsize.m_axis_tvalid_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.seg_reg_reg[0] 
       (.C(s_axis_wght_aclk),
        .CE(1'b1),
        .D(\upsize.seg_reg[0]_i_1_n_0 ),
        .Q(\upsize.seg_reg_reg[0]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axis_adapter" *) 
module KanTop_KanAcceleratorWrapper_0_0_axis_adapter__parameterized0
   (pre_fifo_axis_tvalid,
    pre_fifo_axis_tlast,
    \upsize.s_axis_tvalid_reg_reg_0 ,
    s_axis,
    Q,
    core_clk,
    int_jnr_rslt_m_axis_tlast,
    int_jnr_rslt_m_axis_tvalid,
    \upsize.m_axis_tvalid_reg11_out ,
    m_axis_tdata,
    \joiner_logic_genblock.generate_tlast_out ,
    \joiner_logic_genblock.m_axis_tlast_int );
  output pre_fifo_axis_tvalid;
  output pre_fifo_axis_tlast;
  output \upsize.s_axis_tvalid_reg_reg_0 ;
  output [51:0]s_axis;
  input [0:0]Q;
  input core_clk;
  input int_jnr_rslt_m_axis_tlast;
  input int_jnr_rslt_m_axis_tvalid;
  input \upsize.m_axis_tvalid_reg11_out ;
  input [11:0]m_axis_tdata;
  input \joiner_logic_genblock.generate_tlast_out ;
  input \joiner_logic_genblock.m_axis_tlast_int ;

  wire [0:0]Q;
  wire RSTB;
  wire core_clk;
  wire int_jnr_rslt_m_axis_tlast;
  wire int_jnr_rslt_m_axis_tvalid;
  wire \joiner_logic_genblock.generate_tlast_out ;
  wire \joiner_logic_genblock.m_axis_tlast_int ;
  wire [11:0]m_axis_tdata;
  wire [61:31]p_0_in;
  wire [13:0]p_1_in;
  wire pre_fifo_axis_tlast;
  wire pre_fifo_axis_tvalid;
  wire [51:0]s_axis;
  wire \upsize.m_axis_tdata_reg[13]_i_1__0_n_0 ;
  wire \upsize.m_axis_tkeep_reg[1]_i_1__0_n_0 ;
  wire \upsize.m_axis_tkeep_reg[3]_i_1_n_0 ;
  wire \upsize.m_axis_tkeep_reg[5]_i_1_n_0 ;
  wire \upsize.m_axis_tkeep_reg[7]_i_1_n_0 ;
  wire \upsize.m_axis_tlast_reg_i_1__0_n_0 ;
  wire \upsize.m_axis_tvalid_reg11_out ;
  wire \upsize.m_axis_tvalid_reg4_out ;
  wire \upsize.m_axis_tvalid_reg_i_1__0_n_0 ;
  wire \upsize.m_axis_tvalid_reg_i_2_n_0 ;
  wire [13:0]\upsize.s_axis_tdata_reg ;
  wire \upsize.s_axis_tdata_reg[13]_i_1_n_0 ;
  wire [1:1]\upsize.s_axis_tkeep_reg ;
  wire \upsize.s_axis_tlast_reg ;
  wire \upsize.s_axis_tvalid_reg_i_1_n_0 ;
  wire \upsize.s_axis_tvalid_reg_reg_0 ;
  wire [1:0]\upsize.seg_reg ;
  wire \upsize.seg_reg[0]_i_1_n_0 ;
  wire \upsize.seg_reg[1]_i_1_n_0 ;

  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[0]_i_1__0 
       (.I0(\upsize.s_axis_tdata_reg [0]),
        .I1(m_axis_tdata[0]),
        .I2(\upsize.s_axis_tvalid_reg_reg_0 ),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[10]_i_1__0 
       (.I0(\upsize.s_axis_tdata_reg [10]),
        .I1(m_axis_tdata[10]),
        .I2(\upsize.s_axis_tvalid_reg_reg_0 ),
        .O(p_1_in[10]));
  LUT3 #(
    .INIT(8'h02)) 
    \upsize.m_axis_tdata_reg[13]_i_1__0 
       (.I0(\upsize.m_axis_tvalid_reg11_out ),
        .I1(\upsize.seg_reg [1]),
        .I2(\upsize.seg_reg [0]),
        .O(\upsize.m_axis_tdata_reg[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[13]_i_2 
       (.I0(\upsize.s_axis_tdata_reg [13]),
        .I1(m_axis_tdata[11]),
        .I2(\upsize.s_axis_tvalid_reg_reg_0 ),
        .O(p_1_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[1]_i_1__0 
       (.I0(\upsize.s_axis_tdata_reg [1]),
        .I1(m_axis_tdata[1]),
        .I2(\upsize.s_axis_tvalid_reg_reg_0 ),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[2]_i_1__0 
       (.I0(\upsize.s_axis_tdata_reg [2]),
        .I1(m_axis_tdata[2]),
        .I2(\upsize.s_axis_tvalid_reg_reg_0 ),
        .O(p_1_in[2]));
  LUT3 #(
    .INIT(8'h08)) 
    \upsize.m_axis_tdata_reg[31]_i_1__0 
       (.I0(\upsize.m_axis_tvalid_reg11_out ),
        .I1(\upsize.seg_reg [0]),
        .I2(\upsize.seg_reg [1]),
        .O(p_0_in[31]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[3]_i_1__0 
       (.I0(\upsize.s_axis_tdata_reg [3]),
        .I1(m_axis_tdata[3]),
        .I2(\upsize.s_axis_tvalid_reg_reg_0 ),
        .O(p_1_in[3]));
  LUT3 #(
    .INIT(8'h20)) 
    \upsize.m_axis_tdata_reg[43]_i_1__0 
       (.I0(\upsize.m_axis_tvalid_reg11_out ),
        .I1(\upsize.seg_reg [0]),
        .I2(\upsize.seg_reg [1]),
        .O(p_0_in[43]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[4]_i_1__0 
       (.I0(\upsize.s_axis_tdata_reg [4]),
        .I1(m_axis_tdata[4]),
        .I2(\upsize.s_axis_tvalid_reg_reg_0 ),
        .O(p_1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[5]_i_1__0 
       (.I0(\upsize.s_axis_tdata_reg [5]),
        .I1(m_axis_tdata[5]),
        .I2(\upsize.s_axis_tvalid_reg_reg_0 ),
        .O(p_1_in[5]));
  LUT3 #(
    .INIT(8'h80)) 
    \upsize.m_axis_tdata_reg[61]_i_1__0 
       (.I0(\upsize.m_axis_tvalid_reg11_out ),
        .I1(\upsize.seg_reg [0]),
        .I2(\upsize.seg_reg [1]),
        .O(p_0_in[61]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[6]_i_1__0 
       (.I0(\upsize.s_axis_tdata_reg [6]),
        .I1(m_axis_tdata[6]),
        .I2(\upsize.s_axis_tvalid_reg_reg_0 ),
        .O(p_1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[7]_i_1__0 
       (.I0(\upsize.s_axis_tdata_reg [7]),
        .I1(m_axis_tdata[7]),
        .I2(\upsize.s_axis_tvalid_reg_reg_0 ),
        .O(p_1_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[8]_i_1__0 
       (.I0(\upsize.s_axis_tdata_reg [8]),
        .I1(m_axis_tdata[8]),
        .I2(\upsize.s_axis_tvalid_reg_reg_0 ),
        .O(p_1_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[9]_i_1__0 
       (.I0(\upsize.s_axis_tdata_reg [9]),
        .I1(m_axis_tdata[9]),
        .I2(\upsize.s_axis_tvalid_reg_reg_0 ),
        .O(p_1_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(\upsize.m_axis_tdata_reg[13]_i_1__0_n_0 ),
        .D(p_1_in[0]),
        .Q(s_axis[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(\upsize.m_axis_tdata_reg[13]_i_1__0_n_0 ),
        .D(p_1_in[10]),
        .Q(s_axis[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(\upsize.m_axis_tdata_reg[13]_i_1__0_n_0 ),
        .D(p_1_in[13]),
        .Q(s_axis[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[16] 
       (.C(core_clk),
        .CE(p_0_in[31]),
        .D(m_axis_tdata[0]),
        .Q(s_axis[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[17] 
       (.C(core_clk),
        .CE(p_0_in[31]),
        .D(m_axis_tdata[1]),
        .Q(s_axis[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[18] 
       (.C(core_clk),
        .CE(p_0_in[31]),
        .D(m_axis_tdata[2]),
        .Q(s_axis[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[19] 
       (.C(core_clk),
        .CE(p_0_in[31]),
        .D(m_axis_tdata[3]),
        .Q(s_axis[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(\upsize.m_axis_tdata_reg[13]_i_1__0_n_0 ),
        .D(p_1_in[1]),
        .Q(s_axis[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[20] 
       (.C(core_clk),
        .CE(p_0_in[31]),
        .D(m_axis_tdata[4]),
        .Q(s_axis[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[21] 
       (.C(core_clk),
        .CE(p_0_in[31]),
        .D(m_axis_tdata[5]),
        .Q(s_axis[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[22] 
       (.C(core_clk),
        .CE(p_0_in[31]),
        .D(m_axis_tdata[6]),
        .Q(s_axis[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[23] 
       (.C(core_clk),
        .CE(p_0_in[31]),
        .D(m_axis_tdata[7]),
        .Q(s_axis[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[24] 
       (.C(core_clk),
        .CE(p_0_in[31]),
        .D(m_axis_tdata[8]),
        .Q(s_axis[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[25] 
       (.C(core_clk),
        .CE(p_0_in[31]),
        .D(m_axis_tdata[9]),
        .Q(s_axis[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[26] 
       (.C(core_clk),
        .CE(p_0_in[31]),
        .D(m_axis_tdata[10]),
        .Q(s_axis[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(\upsize.m_axis_tdata_reg[13]_i_1__0_n_0 ),
        .D(p_1_in[2]),
        .Q(s_axis[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[31] 
       (.C(core_clk),
        .CE(p_0_in[31]),
        .D(m_axis_tdata[11]),
        .Q(s_axis[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[32] 
       (.C(core_clk),
        .CE(p_0_in[43]),
        .D(m_axis_tdata[0]),
        .Q(s_axis[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[33] 
       (.C(core_clk),
        .CE(p_0_in[43]),
        .D(m_axis_tdata[1]),
        .Q(s_axis[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[34] 
       (.C(core_clk),
        .CE(p_0_in[43]),
        .D(m_axis_tdata[2]),
        .Q(s_axis[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[35] 
       (.C(core_clk),
        .CE(p_0_in[43]),
        .D(m_axis_tdata[3]),
        .Q(s_axis[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[36] 
       (.C(core_clk),
        .CE(p_0_in[43]),
        .D(m_axis_tdata[4]),
        .Q(s_axis[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[37] 
       (.C(core_clk),
        .CE(p_0_in[43]),
        .D(m_axis_tdata[5]),
        .Q(s_axis[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[38] 
       (.C(core_clk),
        .CE(p_0_in[43]),
        .D(m_axis_tdata[6]),
        .Q(s_axis[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[39] 
       (.C(core_clk),
        .CE(p_0_in[43]),
        .D(m_axis_tdata[7]),
        .Q(s_axis[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(\upsize.m_axis_tdata_reg[13]_i_1__0_n_0 ),
        .D(p_1_in[3]),
        .Q(s_axis[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[40] 
       (.C(core_clk),
        .CE(p_0_in[43]),
        .D(m_axis_tdata[8]),
        .Q(s_axis[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[41] 
       (.C(core_clk),
        .CE(p_0_in[43]),
        .D(m_axis_tdata[9]),
        .Q(s_axis[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[42] 
       (.C(core_clk),
        .CE(p_0_in[43]),
        .D(m_axis_tdata[10]),
        .Q(s_axis[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[43] 
       (.C(core_clk),
        .CE(p_0_in[43]),
        .D(m_axis_tdata[11]),
        .Q(s_axis[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[48] 
       (.C(core_clk),
        .CE(p_0_in[61]),
        .D(m_axis_tdata[0]),
        .Q(s_axis[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[49] 
       (.C(core_clk),
        .CE(p_0_in[61]),
        .D(m_axis_tdata[1]),
        .Q(s_axis[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(\upsize.m_axis_tdata_reg[13]_i_1__0_n_0 ),
        .D(p_1_in[4]),
        .Q(s_axis[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[50] 
       (.C(core_clk),
        .CE(p_0_in[61]),
        .D(m_axis_tdata[2]),
        .Q(s_axis[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[51] 
       (.C(core_clk),
        .CE(p_0_in[61]),
        .D(m_axis_tdata[3]),
        .Q(s_axis[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[52] 
       (.C(core_clk),
        .CE(p_0_in[61]),
        .D(m_axis_tdata[4]),
        .Q(s_axis[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[53] 
       (.C(core_clk),
        .CE(p_0_in[61]),
        .D(m_axis_tdata[5]),
        .Q(s_axis[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[54] 
       (.C(core_clk),
        .CE(p_0_in[61]),
        .D(m_axis_tdata[6]),
        .Q(s_axis[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[55] 
       (.C(core_clk),
        .CE(p_0_in[61]),
        .D(m_axis_tdata[7]),
        .Q(s_axis[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[56] 
       (.C(core_clk),
        .CE(p_0_in[61]),
        .D(m_axis_tdata[8]),
        .Q(s_axis[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[57] 
       (.C(core_clk),
        .CE(p_0_in[61]),
        .D(m_axis_tdata[9]),
        .Q(s_axis[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[58] 
       (.C(core_clk),
        .CE(p_0_in[61]),
        .D(m_axis_tdata[10]),
        .Q(s_axis[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(\upsize.m_axis_tdata_reg[13]_i_1__0_n_0 ),
        .D(p_1_in[5]),
        .Q(s_axis[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[61] 
       (.C(core_clk),
        .CE(p_0_in[61]),
        .D(m_axis_tdata[11]),
        .Q(s_axis[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(\upsize.m_axis_tdata_reg[13]_i_1__0_n_0 ),
        .D(p_1_in[6]),
        .Q(s_axis[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(\upsize.m_axis_tdata_reg[13]_i_1__0_n_0 ),
        .D(p_1_in[7]),
        .Q(s_axis[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(\upsize.m_axis_tdata_reg[13]_i_1__0_n_0 ),
        .D(p_1_in[8]),
        .Q(s_axis[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(\upsize.m_axis_tdata_reg[13]_i_1__0_n_0 ),
        .D(p_1_in[9]),
        .Q(s_axis[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'hD)) 
    \upsize.m_axis_tkeep_reg[1]_i_1__0 
       (.I0(\upsize.s_axis_tvalid_reg_reg_0 ),
        .I1(\upsize.s_axis_tkeep_reg ),
        .O(\upsize.m_axis_tkeep_reg[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hFD08)) 
    \upsize.m_axis_tkeep_reg[3]_i_1 
       (.I0(\upsize.m_axis_tvalid_reg11_out ),
        .I1(\upsize.seg_reg [0]),
        .I2(\upsize.seg_reg [1]),
        .I3(s_axis[49]),
        .O(\upsize.m_axis_tkeep_reg[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \upsize.m_axis_tkeep_reg[5]_i_1 
       (.I0(\upsize.m_axis_tvalid_reg11_out ),
        .I1(\upsize.seg_reg [0]),
        .I2(\upsize.seg_reg [1]),
        .I3(s_axis[50]),
        .O(\upsize.m_axis_tkeep_reg[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hFD80)) 
    \upsize.m_axis_tkeep_reg[7]_i_1 
       (.I0(\upsize.m_axis_tvalid_reg11_out ),
        .I1(\upsize.seg_reg [0]),
        .I2(\upsize.seg_reg [1]),
        .I3(s_axis[51]),
        .O(\upsize.m_axis_tkeep_reg[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tkeep_reg_reg[1] 
       (.C(core_clk),
        .CE(\upsize.m_axis_tdata_reg[13]_i_1__0_n_0 ),
        .D(\upsize.m_axis_tkeep_reg[1]_i_1__0_n_0 ),
        .Q(s_axis[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tkeep_reg_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\upsize.m_axis_tkeep_reg[3]_i_1_n_0 ),
        .Q(s_axis[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tkeep_reg_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\upsize.m_axis_tkeep_reg[5]_i_1_n_0 ),
        .Q(s_axis[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tkeep_reg_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\upsize.m_axis_tkeep_reg[7]_i_1_n_0 ),
        .Q(s_axis[51]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hB888FFFFB8880000)) 
    \upsize.m_axis_tlast_reg_i_1__0 
       (.I0(\upsize.s_axis_tlast_reg ),
        .I1(\upsize.s_axis_tvalid_reg_reg_0 ),
        .I2(\joiner_logic_genblock.generate_tlast_out ),
        .I3(\joiner_logic_genblock.m_axis_tlast_int ),
        .I4(\upsize.m_axis_tvalid_reg11_out ),
        .I5(pre_fifo_axis_tlast),
        .O(\upsize.m_axis_tlast_reg_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tlast_reg_reg 
       (.C(core_clk),
        .CE(1'b1),
        .D(\upsize.m_axis_tlast_reg_i_1__0_n_0 ),
        .Q(pre_fifo_axis_tlast),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFCB8FC88FFFFFFFF)) 
    \upsize.m_axis_tvalid_reg_i_1__0 
       (.I0(\upsize.s_axis_tlast_reg ),
        .I1(\upsize.s_axis_tvalid_reg_reg_0 ),
        .I2(int_jnr_rslt_m_axis_tvalid),
        .I3(\upsize.m_axis_tvalid_reg_i_2_n_0 ),
        .I4(int_jnr_rslt_m_axis_tlast),
        .I5(\upsize.m_axis_tvalid_reg11_out ),
        .O(\upsize.m_axis_tvalid_reg_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \upsize.m_axis_tvalid_reg_i_2 
       (.I0(\upsize.seg_reg [0]),
        .I1(\upsize.seg_reg [1]),
        .O(\upsize.m_axis_tvalid_reg_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tvalid_reg_reg 
       (.C(core_clk),
        .CE(1'b1),
        .D(\upsize.m_axis_tvalid_reg_i_1__0_n_0 ),
        .Q(pre_fifo_axis_tvalid),
        .R(Q));
  LUT3 #(
    .INIT(8'h04)) 
    \upsize.s_axis_tdata_reg[13]_i_1 
       (.I0(\upsize.s_axis_tvalid_reg_reg_0 ),
        .I1(int_jnr_rslt_m_axis_tvalid),
        .I2(\upsize.m_axis_tvalid_reg11_out ),
        .O(\upsize.s_axis_tdata_reg[13]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(\upsize.s_axis_tdata_reg[13]_i_1_n_0 ),
        .D(m_axis_tdata[0]),
        .Q(\upsize.s_axis_tdata_reg [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(\upsize.s_axis_tdata_reg[13]_i_1_n_0 ),
        .D(m_axis_tdata[10]),
        .Q(\upsize.s_axis_tdata_reg [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(\upsize.s_axis_tdata_reg[13]_i_1_n_0 ),
        .D(m_axis_tdata[11]),
        .Q(\upsize.s_axis_tdata_reg [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(\upsize.s_axis_tdata_reg[13]_i_1_n_0 ),
        .D(m_axis_tdata[1]),
        .Q(\upsize.s_axis_tdata_reg [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(\upsize.s_axis_tdata_reg[13]_i_1_n_0 ),
        .D(m_axis_tdata[2]),
        .Q(\upsize.s_axis_tdata_reg [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(\upsize.s_axis_tdata_reg[13]_i_1_n_0 ),
        .D(m_axis_tdata[3]),
        .Q(\upsize.s_axis_tdata_reg [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(\upsize.s_axis_tdata_reg[13]_i_1_n_0 ),
        .D(m_axis_tdata[4]),
        .Q(\upsize.s_axis_tdata_reg [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(\upsize.s_axis_tdata_reg[13]_i_1_n_0 ),
        .D(m_axis_tdata[5]),
        .Q(\upsize.s_axis_tdata_reg [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(\upsize.s_axis_tdata_reg[13]_i_1_n_0 ),
        .D(m_axis_tdata[6]),
        .Q(\upsize.s_axis_tdata_reg [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(\upsize.s_axis_tdata_reg[13]_i_1_n_0 ),
        .D(m_axis_tdata[7]),
        .Q(\upsize.s_axis_tdata_reg [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(\upsize.s_axis_tdata_reg[13]_i_1_n_0 ),
        .D(m_axis_tdata[8]),
        .Q(\upsize.s_axis_tdata_reg [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(\upsize.s_axis_tdata_reg[13]_i_1_n_0 ),
        .D(m_axis_tdata[9]),
        .Q(\upsize.s_axis_tdata_reg [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tkeep_reg_reg[1] 
       (.C(core_clk),
        .CE(\upsize.s_axis_tdata_reg[13]_i_1_n_0 ),
        .D(1'b1),
        .Q(\upsize.s_axis_tkeep_reg ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tlast_reg_reg 
       (.C(core_clk),
        .CE(\upsize.s_axis_tdata_reg[13]_i_1_n_0 ),
        .D(int_jnr_rslt_m_axis_tlast),
        .Q(\upsize.s_axis_tlast_reg ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h54)) 
    \upsize.s_axis_tvalid_reg_i_1 
       (.I0(\upsize.m_axis_tvalid_reg11_out ),
        .I1(int_jnr_rslt_m_axis_tvalid),
        .I2(\upsize.s_axis_tvalid_reg_reg_0 ),
        .O(\upsize.s_axis_tvalid_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tvalid_reg_reg 
       (.C(core_clk),
        .CE(1'b1),
        .D(\upsize.s_axis_tvalid_reg_i_1_n_0 ),
        .Q(\upsize.s_axis_tvalid_reg_reg_0 ),
        .R(Q));
  LUT6 #(
    .INIT(64'h000000000000666A)) 
    \upsize.seg_reg[0]_i_1 
       (.I0(\upsize.seg_reg [0]),
        .I1(\upsize.m_axis_tvalid_reg11_out ),
        .I2(int_jnr_rslt_m_axis_tvalid),
        .I3(\upsize.s_axis_tvalid_reg_reg_0 ),
        .I4(Q),
        .I5(\upsize.m_axis_tvalid_reg4_out ),
        .O(\upsize.seg_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA800A0A0A800)) 
    \upsize.seg_reg[0]_i_2__0 
       (.I0(\upsize.m_axis_tvalid_reg11_out ),
        .I1(int_jnr_rslt_m_axis_tlast),
        .I2(\upsize.m_axis_tvalid_reg_i_2_n_0 ),
        .I3(int_jnr_rslt_m_axis_tvalid),
        .I4(\upsize.s_axis_tvalid_reg_reg_0 ),
        .I5(\upsize.s_axis_tlast_reg ),
        .O(\upsize.m_axis_tvalid_reg4_out ));
  LUT6 #(
    .INIT(64'h0000000056AAAAAA)) 
    \upsize.seg_reg[1]_i_1 
       (.I0(\upsize.seg_reg [1]),
        .I1(\upsize.s_axis_tvalid_reg_reg_0 ),
        .I2(int_jnr_rslt_m_axis_tvalid),
        .I3(\upsize.m_axis_tvalid_reg11_out ),
        .I4(\upsize.seg_reg [0]),
        .I5(RSTB),
        .O(\upsize.seg_reg[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \upsize.seg_reg[1]_i_3 
       (.I0(\upsize.m_axis_tvalid_reg4_out ),
        .I1(Q),
        .O(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.seg_reg_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\upsize.seg_reg[0]_i_1_n_0 ),
        .Q(\upsize.seg_reg [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.seg_reg_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\upsize.seg_reg[1]_i_1_n_0 ),
        .Q(\upsize.seg_reg [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axis_async_fifo" *) 
module KanTop_KanAcceleratorWrapper_0_0_axis_async_fifo
   (s_rst_sync1_reg,
    m_rst_sync3_reg,
    \m_axis_tvalid_pipe_reg_reg[1]_0 ,
    m_terminate_frame_reg_reg_0,
    E,
    \upsize.m_axis_tvalid_reg1 ,
    \m_axis_pipe_reg_reg[0]_0 ,
    int_adp_wght_m_axis_tlast,
    s_axis_wght_tvalid_0,
    p_0_in,
    core_clk,
    Q,
    s_axis_wght_aclk,
    s_axis_wght_areset,
    rd_ptr_gray_reg,
    \upsize.m_axis_tkeep_reg_reg[7] ,
    pre_fifo_axis_tvalid,
    pre_fifo_axis_tlast,
    s_axis_tready,
    s_axis_wght_tvalid,
    \upsize.s_axis_tvalid_reg ,
    mem_reg_2_0,
    s_axis);
  output s_rst_sync1_reg;
  output m_rst_sync3_reg;
  output \m_axis_tvalid_pipe_reg_reg[1]_0 ;
  output m_terminate_frame_reg_reg_0;
  output [0:0]E;
  output \upsize.m_axis_tvalid_reg1 ;
  output [136:0]\m_axis_pipe_reg_reg[0]_0 ;
  output int_adp_wght_m_axis_tlast;
  output s_axis_wght_tvalid_0;
  output [0:0]p_0_in;
  input core_clk;
  input [0:0]Q;
  input s_axis_wght_aclk;
  input s_axis_wght_areset;
  input rd_ptr_gray_reg;
  input \upsize.m_axis_tkeep_reg_reg[7] ;
  input pre_fifo_axis_tvalid;
  input pre_fifo_axis_tlast;
  input s_axis_tready;
  input s_axis_wght_tvalid;
  input \upsize.s_axis_tvalid_reg ;
  input mem_reg_2_0;
  input [143:0]s_axis;

  wire [0:0]E;
  wire [0:0]Q;
  wire [5:0]b;
  wire [6:6]b__0;
  wire [5:1]bin2gray_return;
  wire core_clk;
  wire drop_frame_reg;
  wire drop_frame_reg_i_1_n_0;
  wire [6:0]g;
  wire int_adp_wght_m_axis_tlast;
  wire [136:0]\m_axis_pipe_reg_reg[0]_0 ;
  wire m_axis_tvalid_pipe_reg18_out;
  wire \m_axis_tvalid_pipe_reg[0]_i_1__0_n_0 ;
  wire \m_axis_tvalid_pipe_reg[1]_i_1__0_n_0 ;
  wire \m_axis_tvalid_pipe_reg_reg[1]_0 ;
  wire m_drop_frame_reg;
  wire m_drop_frame_reg_i_1_n_0;
  wire m_drop_frame_reg_reg_n_0;
  wire m_frame_reg;
  wire m_frame_reg_i_1_n_0;
  wire m_rst_sync1_reg;
  wire m_rst_sync2_reg;
  wire m_rst_sync3_reg;
  wire m_terminate_frame_reg_i_1__0_n_0;
  wire m_terminate_frame_reg_reg_0;
  wire mem_reg_0_i_1_n_0;
  wire mem_reg_0_i_2_n_0;
  wire mem_reg_1_n_68;
  wire mem_reg_1_n_69;
  wire mem_reg_1_n_70;
  wire mem_reg_1_n_71;
  wire mem_reg_1_n_72;
  wire mem_reg_1_n_73;
  wire mem_reg_1_n_74;
  wire mem_reg_1_n_75;
  wire mem_reg_2_0;
  wire overflow_reg1;
  wire [0:0]p_0_in;
  wire [1:1]p_1_in;
  wire pre_fifo_axis_tlast;
  wire pre_fifo_axis_tready;
  wire pre_fifo_axis_tvalid;
  wire rd_ptr_gray_reg;
  wire [5:1]rd_ptr_gray_reg0;
  wire \rd_ptr_gray_reg[0]_i_1__0_n_0 ;
  wire \rd_ptr_gray_reg[5]_i_5_n_0 ;
  wire \rd_ptr_gray_reg[5]_i_6_n_0 ;
  wire \rd_ptr_gray_reg[5]_i_7_n_0 ;
  wire [6:0]rd_ptr_gray_reg_0;
  wire [6:0]rd_ptr_gray_sync1_reg;
  wire \rd_ptr_gray_sync2_reg_reg_n_0_[0] ;
  wire \rd_ptr_gray_sync2_reg_reg_n_0_[1] ;
  wire \rd_ptr_gray_sync2_reg_reg_n_0_[2] ;
  wire \rd_ptr_gray_sync2_reg_reg_n_0_[3] ;
  wire \rd_ptr_gray_sync2_reg_reg_n_0_[4] ;
  wire \rd_ptr_gray_sync2_reg_reg_n_0_[5] ;
  wire \rd_ptr_gray_sync2_reg_reg_n_0_[6] ;
  wire rd_ptr_reg;
  wire [6:0]rd_ptr_reg0;
  wire [5:0]rd_ptr_reg_reg;
  wire [143:0]s_axis;
  wire s_axis_tready;
  wire s_axis_wght_aclk;
  wire s_axis_wght_areset;
  wire s_axis_wght_tvalid;
  wire s_axis_wght_tvalid_0;
  wire s_frame_reg;
  wire s_frame_reg_i_1_n_0;
  wire s_rst_sync1_reg;
  wire s_rst_sync2_reg;
  wire s_rst_sync3_reg;
  wire \upsize.m_axis_tkeep_reg[15]_i_4_n_0 ;
  wire \upsize.m_axis_tkeep_reg[15]_i_5_n_0 ;
  wire \upsize.m_axis_tkeep_reg_reg[7] ;
  wire \upsize.m_axis_tvalid_reg1 ;
  wire \upsize.s_axis_tvalid_reg ;
  wire [6:0]wr_ptr_gray_reg;
  wire \wr_ptr_gray_reg[0]_i_1_n_0 ;
  wire \wr_ptr_gray_reg[5]_i_2_n_0 ;
  wire \wr_ptr_gray_reg[5]_i_4_n_0 ;
  wire wr_ptr_gray_reg_0;
  wire [6:0]wr_ptr_gray_sync1_reg;
  wire [5:0]wr_ptr_reg_reg;
  wire NLW_mem_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_0_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_SBITERR_UNCONNECTED;
  wire [7:0]NLW_mem_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_mem_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_1_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_1_SBITERR_UNCONNECTED;
  wire [7:0]NLW_mem_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_1_RDADDRECC_UNCONNECTED;
  wire [15:1]NLW_mem_reg_2_DOADO_UNCONNECTED;
  wire [15:0]NLW_mem_reg_2_DOBDO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_2_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_2_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'h77707070FFF0F8F0)) 
    drop_frame_reg_i_1
       (.I0(pre_fifo_axis_tready),
        .I1(pre_fifo_axis_tvalid),
        .I2(drop_frame_reg),
        .I3(s_rst_sync3_reg),
        .I4(s_frame_reg),
        .I5(pre_fifo_axis_tlast),
        .O(drop_frame_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    drop_frame_reg_reg
       (.C(s_axis_wght_aclk),
        .CE(1'b1),
        .D(drop_frame_reg_i_1_n_0),
        .Q(drop_frame_reg),
        .R(s_axis_wght_areset));
  LUT5 #(
    .INIT(32'h0000FF40)) 
    \m_axis_tvalid_pipe_reg[0]_i_1__0 
       (.I0(s_axis_tready),
        .I1(\m_axis_tvalid_pipe_reg_reg[1]_0 ),
        .I2(p_1_in),
        .I3(m_axis_tvalid_pipe_reg18_out),
        .I4(rd_ptr_gray_reg),
        .O(\m_axis_tvalid_pipe_reg[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFF4)) 
    \m_axis_tvalid_pipe_reg[1]_i_1__0 
       (.I0(s_axis_tready),
        .I1(\m_axis_tvalid_pipe_reg_reg[1]_0 ),
        .I2(p_1_in),
        .I3(m_drop_frame_reg_reg_n_0),
        .O(\m_axis_tvalid_pipe_reg[1]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tvalid_pipe_reg_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\m_axis_tvalid_pipe_reg[0]_i_1__0_n_0 ),
        .Q(p_1_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tvalid_pipe_reg_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\m_axis_tvalid_pipe_reg[1]_i_1__0_n_0 ),
        .Q(\m_axis_tvalid_pipe_reg_reg[1]_0 ),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'hFF40)) 
    m_drop_frame_reg_i_1
       (.I0(s_axis_tready),
        .I1(\m_axis_tvalid_pipe_reg_reg[1]_0 ),
        .I2(m_drop_frame_reg_reg_n_0),
        .I3(m_drop_frame_reg),
        .O(m_drop_frame_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000080088)) 
    m_drop_frame_reg_i_2
       (.I0(m_frame_reg),
        .I1(m_rst_sync3_reg),
        .I2(\m_axis_pipe_reg_reg[0]_0 [136]),
        .I3(m_terminate_frame_reg_reg_0),
        .I4(\m_axis_tvalid_pipe_reg_reg[1]_0 ),
        .I5(m_drop_frame_reg_reg_n_0),
        .O(m_drop_frame_reg));
  FDRE #(
    .INIT(1'b0)) 
    m_drop_frame_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_drop_frame_reg_i_1_n_0),
        .Q(m_drop_frame_reg_reg_n_0),
        .R(Q));
  LUT6 #(
    .INIT(64'h000000002E2E2EEE)) 
    m_frame_reg_i_1
       (.I0(m_frame_reg),
        .I1(\m_axis_tvalid_pipe_reg_reg[1]_0 ),
        .I2(s_axis_tready),
        .I3(\m_axis_pipe_reg_reg[0]_0 [136]),
        .I4(m_terminate_frame_reg_reg_0),
        .I5(Q),
        .O(m_frame_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_frame_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_frame_reg_i_1_n_0),
        .Q(m_frame_reg),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    m_rst_sync1_reg_reg
       (.C(s_axis_wght_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(s_axis_wght_areset),
        .Q(m_rst_sync1_reg));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    m_rst_sync2_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_rst_sync1_reg),
        .Q(m_rst_sync2_reg),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    m_rst_sync3_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_rst_sync2_reg),
        .Q(m_rst_sync3_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'hF5B0)) 
    m_terminate_frame_reg_i_1__0
       (.I0(s_axis_tready),
        .I1(\m_axis_tvalid_pipe_reg_reg[1]_0 ),
        .I2(m_drop_frame_reg_reg_n_0),
        .I3(m_terminate_frame_reg_reg_0),
        .O(m_terminate_frame_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_terminate_frame_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_terminate_frame_reg_i_1__0_n_0),
        .Q(m_terminate_frame_reg_reg_0),
        .R(Q));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "9280" *) 
  (* RTL_RAM_NAME = "inst/wrapper/axis_adp_wght_inst/fifo_inst/mem_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "448" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "71" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    mem_reg_0
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,rd_ptr_reg_reg,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,wr_ptr_reg_reg,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_mem_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(core_clk),
        .CLKBWRCLK(s_axis_wght_aclk),
        .DBITERR(NLW_mem_reg_0_DBITERR_UNCONNECTED),
        .DIADI(s_axis[31:0]),
        .DIBDI(s_axis[63:32]),
        .DIPADIP(s_axis[67:64]),
        .DIPBDIP(s_axis[71:68]),
        .DOADO(\m_axis_pipe_reg_reg[0]_0 [31:0]),
        .DOBDO(\m_axis_pipe_reg_reg[0]_0 [63:32]),
        .DOPADOP(\m_axis_pipe_reg_reg[0]_0 [67:64]),
        .DOPBDOP(\m_axis_pipe_reg_reg[0]_0 [71:68]),
        .ECCPARITY(NLW_mem_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(mem_reg_0_i_1_n_0),
        .ENBWREN(mem_reg_0_i_2_n_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_mem_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(mem_reg_2_0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_0_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({overflow_reg1,overflow_reg1,overflow_reg1,overflow_reg1,overflow_reg1,overflow_reg1,overflow_reg1,overflow_reg1}));
  LUT3 #(
    .INIT(8'hBF)) 
    mem_reg_0_i_1
       (.I0(s_axis_tready),
        .I1(\m_axis_tvalid_pipe_reg_reg[1]_0 ),
        .I2(p_1_in),
        .O(mem_reg_0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    mem_reg_0_i_2
       (.I0(drop_frame_reg),
        .O(mem_reg_0_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_i_4
       (.I0(pre_fifo_axis_tready),
        .I1(pre_fifo_axis_tvalid),
        .O(overflow_reg1));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "9280" *) 
  (* RTL_RAM_NAME = "inst/wrapper/axis_adp_wght_inst/fifo_inst/mem_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "448" *) 
  (* ram_slice_begin = "72" *) 
  (* ram_slice_end = "143" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    mem_reg_1
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,rd_ptr_reg_reg,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,wr_ptr_reg_reg,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_mem_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(core_clk),
        .CLKBWRCLK(s_axis_wght_aclk),
        .DBITERR(NLW_mem_reg_1_DBITERR_UNCONNECTED),
        .DIADI(s_axis[103:72]),
        .DIBDI(s_axis[135:104]),
        .DIPADIP(s_axis[139:136]),
        .DIPBDIP(s_axis[143:140]),
        .DOADO(\m_axis_pipe_reg_reg[0]_0 [103:72]),
        .DOBDO(\m_axis_pipe_reg_reg[0]_0 [135:104]),
        .DOPADOP({mem_reg_1_n_68,mem_reg_1_n_69,mem_reg_1_n_70,mem_reg_1_n_71}),
        .DOPBDOP({mem_reg_1_n_72,mem_reg_1_n_73,mem_reg_1_n_74,mem_reg_1_n_75}),
        .ECCPARITY(NLW_mem_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(mem_reg_0_i_1_n_0),
        .ENBWREN(mem_reg_0_i_2_n_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_mem_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(mem_reg_2_0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_1_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({overflow_reg1,overflow_reg1,overflow_reg1,overflow_reg1,overflow_reg1,overflow_reg1,overflow_reg1,overflow_reg1}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "9280" *) 
  (* RTL_RAM_NAME = "inst/wrapper/axis_adp_wght_inst/fifo_inst/mem_reg_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "448" *) 
  (* ram_slice_begin = "144" *) 
  (* ram_slice_end = "144" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg_2
       (.ADDRARDADDR({1'b1,1'b1,1'b1,rd_ptr_reg_reg,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,wr_ptr_reg_reg,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(core_clk),
        .CLKBWRCLK(s_axis_wght_aclk),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,pre_fifo_axis_tlast}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_mem_reg_2_DOADO_UNCONNECTED[15:1],\m_axis_pipe_reg_reg[0]_0 [136]}),
        .DOBDO(NLW_mem_reg_2_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_mem_reg_2_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_mem_reg_2_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(mem_reg_0_i_1_n_0),
        .ENBWREN(mem_reg_0_i_2_n_0),
        .REGCEAREGCE(mem_reg_2_0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({overflow_reg1,overflow_reg1,overflow_reg1,overflow_reg1}));
  LUT1 #(
    .INIT(2'h1)) 
    \rd_ptr_gray_reg[0]_i_1__0 
       (.I0(rd_ptr_reg_reg[1]),
        .O(\rd_ptr_gray_reg[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \rd_ptr_gray_reg[1]_i_1 
       (.I0(rd_ptr_reg_reg[2]),
        .I1(rd_ptr_reg_reg[1]),
        .I2(rd_ptr_reg_reg[0]),
        .O(rd_ptr_gray_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h5666)) 
    \rd_ptr_gray_reg[2]_i_1 
       (.I0(rd_ptr_reg_reg[3]),
        .I1(rd_ptr_reg_reg[2]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(rd_ptr_reg_reg[0]),
        .O(rd_ptr_gray_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'h56666666)) 
    \rd_ptr_gray_reg[3]_i_1 
       (.I0(rd_ptr_reg_reg[4]),
        .I1(rd_ptr_reg_reg[3]),
        .I2(rd_ptr_reg_reg[2]),
        .I3(rd_ptr_reg_reg[0]),
        .I4(rd_ptr_reg_reg[1]),
        .O(rd_ptr_gray_reg0[3]));
  LUT6 #(
    .INIT(64'h5666666666666666)) 
    \rd_ptr_gray_reg[4]_i_1 
       (.I0(rd_ptr_reg_reg[5]),
        .I1(rd_ptr_reg_reg[4]),
        .I2(rd_ptr_reg_reg[3]),
        .I3(rd_ptr_reg_reg[1]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(rd_ptr_reg_reg[2]),
        .O(rd_ptr_gray_reg0[4]));
  LUT4 #(
    .INIT(16'hF700)) 
    \rd_ptr_gray_reg[5]_i_2 
       (.I0(p_1_in),
        .I1(\m_axis_tvalid_pipe_reg_reg[1]_0 ),
        .I2(s_axis_tready),
        .I3(m_axis_tvalid_pipe_reg18_out),
        .O(rd_ptr_reg));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \rd_ptr_gray_reg[5]_i_3 
       (.I0(rd_ptr_gray_reg_0[6]),
        .I1(rd_ptr_reg_reg[5]),
        .I2(\rd_ptr_gray_reg[5]_i_5_n_0 ),
        .O(rd_ptr_gray_reg0[5]));
  LUT6 #(
    .INIT(64'h0111111111110111)) 
    \rd_ptr_gray_reg[5]_i_4 
       (.I0(m_rst_sync3_reg),
        .I1(m_drop_frame_reg_reg_n_0),
        .I2(\rd_ptr_gray_reg[5]_i_6_n_0 ),
        .I3(\rd_ptr_gray_reg[5]_i_7_n_0 ),
        .I4(g[6]),
        .I5(rd_ptr_gray_reg_0[6]),
        .O(m_axis_tvalid_pipe_reg18_out));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \rd_ptr_gray_reg[5]_i_5 
       (.I0(rd_ptr_reg_reg[4]),
        .I1(rd_ptr_reg_reg[2]),
        .I2(rd_ptr_reg_reg[0]),
        .I3(rd_ptr_reg_reg[1]),
        .I4(rd_ptr_reg_reg[3]),
        .O(\rd_ptr_gray_reg[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \rd_ptr_gray_reg[5]_i_6 
       (.I0(rd_ptr_gray_reg_0[0]),
        .I1(g[0]),
        .I2(g[2]),
        .I3(rd_ptr_gray_reg_0[2]),
        .I4(g[1]),
        .I5(rd_ptr_gray_reg_0[1]),
        .O(\rd_ptr_gray_reg[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \rd_ptr_gray_reg[5]_i_7 
       (.I0(rd_ptr_gray_reg_0[3]),
        .I1(g[3]),
        .I2(g[5]),
        .I3(rd_ptr_gray_reg_0[5]),
        .I4(g[4]),
        .I5(rd_ptr_gray_reg_0[4]),
        .O(\rd_ptr_gray_reg[5]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rd_ptr_gray_reg[6]_i_1 
       (.I0(\rd_ptr_gray_reg[5]_i_5_n_0 ),
        .I1(rd_ptr_reg_reg[5]),
        .I2(rd_ptr_gray_reg_0[6]),
        .O(rd_ptr_reg0[6]));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_reg_reg[0] 
       (.C(core_clk),
        .CE(rd_ptr_reg),
        .D(\rd_ptr_gray_reg[0]_i_1__0_n_0 ),
        .Q(rd_ptr_gray_reg_0[0]),
        .R(rd_ptr_gray_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_reg_reg[1] 
       (.C(core_clk),
        .CE(rd_ptr_reg),
        .D(rd_ptr_gray_reg0[1]),
        .Q(rd_ptr_gray_reg_0[1]),
        .R(rd_ptr_gray_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_reg_reg[2] 
       (.C(core_clk),
        .CE(rd_ptr_reg),
        .D(rd_ptr_gray_reg0[2]),
        .Q(rd_ptr_gray_reg_0[2]),
        .R(rd_ptr_gray_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_reg_reg[3] 
       (.C(core_clk),
        .CE(rd_ptr_reg),
        .D(rd_ptr_gray_reg0[3]),
        .Q(rd_ptr_gray_reg_0[3]),
        .R(rd_ptr_gray_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_reg_reg[4] 
       (.C(core_clk),
        .CE(rd_ptr_reg),
        .D(rd_ptr_gray_reg0[4]),
        .Q(rd_ptr_gray_reg_0[4]),
        .R(rd_ptr_gray_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_reg_reg[5] 
       (.C(core_clk),
        .CE(rd_ptr_reg),
        .D(rd_ptr_gray_reg0[5]),
        .Q(rd_ptr_gray_reg_0[5]),
        .R(rd_ptr_gray_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_reg_reg[6] 
       (.C(core_clk),
        .CE(rd_ptr_reg),
        .D(rd_ptr_reg0[6]),
        .Q(rd_ptr_gray_reg_0[6]),
        .R(rd_ptr_gray_reg));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync1_reg_reg[0] 
       (.C(s_axis_wght_aclk),
        .CE(1'b1),
        .D(rd_ptr_gray_reg_0[0]),
        .Q(rd_ptr_gray_sync1_reg[0]),
        .R(s_axis_wght_areset));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync1_reg_reg[1] 
       (.C(s_axis_wght_aclk),
        .CE(1'b1),
        .D(rd_ptr_gray_reg_0[1]),
        .Q(rd_ptr_gray_sync1_reg[1]),
        .R(s_axis_wght_areset));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync1_reg_reg[2] 
       (.C(s_axis_wght_aclk),
        .CE(1'b1),
        .D(rd_ptr_gray_reg_0[2]),
        .Q(rd_ptr_gray_sync1_reg[2]),
        .R(s_axis_wght_areset));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync1_reg_reg[3] 
       (.C(s_axis_wght_aclk),
        .CE(1'b1),
        .D(rd_ptr_gray_reg_0[3]),
        .Q(rd_ptr_gray_sync1_reg[3]),
        .R(s_axis_wght_areset));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync1_reg_reg[4] 
       (.C(s_axis_wght_aclk),
        .CE(1'b1),
        .D(rd_ptr_gray_reg_0[4]),
        .Q(rd_ptr_gray_sync1_reg[4]),
        .R(s_axis_wght_areset));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync1_reg_reg[5] 
       (.C(s_axis_wght_aclk),
        .CE(1'b1),
        .D(rd_ptr_gray_reg_0[5]),
        .Q(rd_ptr_gray_sync1_reg[5]),
        .R(s_axis_wght_areset));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync1_reg_reg[6] 
       (.C(s_axis_wght_aclk),
        .CE(1'b1),
        .D(rd_ptr_gray_reg_0[6]),
        .Q(rd_ptr_gray_sync1_reg[6]),
        .R(s_axis_wght_areset));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync2_reg_reg[0] 
       (.C(s_axis_wght_aclk),
        .CE(1'b1),
        .D(rd_ptr_gray_sync1_reg[0]),
        .Q(\rd_ptr_gray_sync2_reg_reg_n_0_[0] ),
        .R(s_axis_wght_areset));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync2_reg_reg[1] 
       (.C(s_axis_wght_aclk),
        .CE(1'b1),
        .D(rd_ptr_gray_sync1_reg[1]),
        .Q(\rd_ptr_gray_sync2_reg_reg_n_0_[1] ),
        .R(s_axis_wght_areset));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync2_reg_reg[2] 
       (.C(s_axis_wght_aclk),
        .CE(1'b1),
        .D(rd_ptr_gray_sync1_reg[2]),
        .Q(\rd_ptr_gray_sync2_reg_reg_n_0_[2] ),
        .R(s_axis_wght_areset));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync2_reg_reg[3] 
       (.C(s_axis_wght_aclk),
        .CE(1'b1),
        .D(rd_ptr_gray_sync1_reg[3]),
        .Q(\rd_ptr_gray_sync2_reg_reg_n_0_[3] ),
        .R(s_axis_wght_areset));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync2_reg_reg[4] 
       (.C(s_axis_wght_aclk),
        .CE(1'b1),
        .D(rd_ptr_gray_sync1_reg[4]),
        .Q(\rd_ptr_gray_sync2_reg_reg_n_0_[4] ),
        .R(s_axis_wght_areset));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync2_reg_reg[5] 
       (.C(s_axis_wght_aclk),
        .CE(1'b1),
        .D(rd_ptr_gray_sync1_reg[5]),
        .Q(\rd_ptr_gray_sync2_reg_reg_n_0_[5] ),
        .R(s_axis_wght_areset));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync2_reg_reg[6] 
       (.C(s_axis_wght_aclk),
        .CE(1'b1),
        .D(rd_ptr_gray_sync1_reg[6]),
        .Q(\rd_ptr_gray_sync2_reg_reg_n_0_[6] ),
        .R(s_axis_wght_areset));
  LUT1 #(
    .INIT(2'h1)) 
    \rd_ptr_reg[0]_i_1 
       (.I0(rd_ptr_reg_reg[0]),
        .O(rd_ptr_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_ptr_reg[1]_i_1 
       (.I0(rd_ptr_reg_reg[0]),
        .I1(rd_ptr_reg_reg[1]),
        .O(rd_ptr_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rd_ptr_reg[2]_i_1 
       (.I0(rd_ptr_reg_reg[0]),
        .I1(rd_ptr_reg_reg[1]),
        .I2(rd_ptr_reg_reg[2]),
        .O(rd_ptr_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rd_ptr_reg[3]_i_1 
       (.I0(rd_ptr_reg_reg[1]),
        .I1(rd_ptr_reg_reg[0]),
        .I2(rd_ptr_reg_reg[2]),
        .I3(rd_ptr_reg_reg[3]),
        .O(rd_ptr_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rd_ptr_reg[4]_i_1 
       (.I0(rd_ptr_reg_reg[2]),
        .I1(rd_ptr_reg_reg[0]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(rd_ptr_reg_reg[3]),
        .I4(rd_ptr_reg_reg[4]),
        .O(rd_ptr_reg0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \rd_ptr_reg[5]_i_1 
       (.I0(rd_ptr_reg_reg[3]),
        .I1(rd_ptr_reg_reg[1]),
        .I2(rd_ptr_reg_reg[0]),
        .I3(rd_ptr_reg_reg[2]),
        .I4(rd_ptr_reg_reg[4]),
        .I5(rd_ptr_reg_reg[5]),
        .O(rd_ptr_reg0[5]));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[0] 
       (.C(core_clk),
        .CE(rd_ptr_reg),
        .D(rd_ptr_reg0[0]),
        .Q(rd_ptr_reg_reg[0]),
        .R(rd_ptr_gray_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[1] 
       (.C(core_clk),
        .CE(rd_ptr_reg),
        .D(rd_ptr_reg0[1]),
        .Q(rd_ptr_reg_reg[1]),
        .R(rd_ptr_gray_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[2] 
       (.C(core_clk),
        .CE(rd_ptr_reg),
        .D(rd_ptr_reg0[2]),
        .Q(rd_ptr_reg_reg[2]),
        .R(rd_ptr_gray_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[3] 
       (.C(core_clk),
        .CE(rd_ptr_reg),
        .D(rd_ptr_reg0[3]),
        .Q(rd_ptr_reg_reg[3]),
        .R(rd_ptr_gray_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[4] 
       (.C(core_clk),
        .CE(rd_ptr_reg),
        .D(rd_ptr_reg0[4]),
        .Q(rd_ptr_reg_reg[4]),
        .R(rd_ptr_gray_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[5] 
       (.C(core_clk),
        .CE(rd_ptr_reg),
        .D(rd_ptr_reg0[5]),
        .Q(rd_ptr_reg_reg[5]),
        .R(rd_ptr_gray_reg));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h7F08)) 
    s_frame_reg_i_1
       (.I0(pre_fifo_axis_tready),
        .I1(pre_fifo_axis_tvalid),
        .I2(pre_fifo_axis_tlast),
        .I3(s_frame_reg),
        .O(s_frame_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_frame_reg_reg
       (.C(s_axis_wght_aclk),
        .CE(1'b1),
        .D(s_frame_reg_i_1_n_0),
        .Q(s_frame_reg),
        .R(s_axis_wght_areset));
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    s_rst_sync1_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(Q),
        .Q(s_rst_sync1_reg));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    s_rst_sync2_reg_reg
       (.C(s_axis_wght_aclk),
        .CE(1'b1),
        .D(s_rst_sync1_reg),
        .Q(s_rst_sync2_reg),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    s_rst_sync3_reg_reg
       (.C(s_axis_wght_aclk),
        .CE(1'b1),
        .D(s_rst_sync2_reg),
        .Q(s_rst_sync3_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    temp_m_axis_tlast_reg_i_1__3
       (.I0(\m_axis_pipe_reg_reg[0]_0 [136]),
        .I1(m_terminate_frame_reg_reg_0),
        .O(int_adp_wght_m_axis_tlast));
  LUT2 #(
    .INIT(4'h8)) 
    \upsize.m_axis_tdata_reg[127]_i_1 
       (.I0(\upsize.m_axis_tvalid_reg1 ),
        .I1(\upsize.m_axis_tkeep_reg_reg[7] ),
        .O(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \upsize.m_axis_tdata_reg[63]_i_1 
       (.I0(\upsize.m_axis_tvalid_reg1 ),
        .I1(\upsize.m_axis_tkeep_reg_reg[7] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \upsize.m_axis_tkeep_reg[15]_i_1 
       (.I0(pre_fifo_axis_tready),
        .I1(pre_fifo_axis_tvalid),
        .O(\upsize.m_axis_tvalid_reg1 ));
  LUT5 #(
    .INIT(32'h0000F77F)) 
    \upsize.m_axis_tkeep_reg[15]_i_3 
       (.I0(\upsize.m_axis_tkeep_reg[15]_i_4_n_0 ),
        .I1(\upsize.m_axis_tkeep_reg[15]_i_5_n_0 ),
        .I2(\rd_ptr_gray_sync2_reg_reg_n_0_[6] ),
        .I3(wr_ptr_gray_reg[6]),
        .I4(s_rst_sync3_reg),
        .O(pre_fifo_axis_tready));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \upsize.m_axis_tkeep_reg[15]_i_4 
       (.I0(wr_ptr_gray_reg[0]),
        .I1(\rd_ptr_gray_sync2_reg_reg_n_0_[0] ),
        .I2(\rd_ptr_gray_sync2_reg_reg_n_0_[2] ),
        .I3(wr_ptr_gray_reg[2]),
        .I4(\rd_ptr_gray_sync2_reg_reg_n_0_[1] ),
        .I5(wr_ptr_gray_reg[1]),
        .O(\upsize.m_axis_tkeep_reg[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0990000000000990)) 
    \upsize.m_axis_tkeep_reg[15]_i_5 
       (.I0(wr_ptr_gray_reg[3]),
        .I1(\rd_ptr_gray_sync2_reg_reg_n_0_[3] ),
        .I2(\rd_ptr_gray_sync2_reg_reg_n_0_[5] ),
        .I3(wr_ptr_gray_reg[5]),
        .I4(\rd_ptr_gray_sync2_reg_reg_n_0_[4] ),
        .I5(wr_ptr_gray_reg[4]),
        .O(\upsize.m_axis_tkeep_reg[15]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \upsize.s_axis_tvalid_reg_i_1 
       (.I0(\upsize.m_axis_tvalid_reg1 ),
        .I1(s_axis_wght_tvalid),
        .I2(\upsize.s_axis_tvalid_reg ),
        .O(s_axis_wght_tvalid_0));
  LUT1 #(
    .INIT(2'h1)) 
    \wr_ptr_gray_reg[0]_i_1 
       (.I0(wr_ptr_reg_reg[1]),
        .O(\wr_ptr_gray_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \wr_ptr_gray_reg[1]_i_1 
       (.I0(wr_ptr_reg_reg[2]),
        .I1(wr_ptr_reg_reg[1]),
        .I2(wr_ptr_reg_reg[0]),
        .O(bin2gray_return[1]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h5666)) 
    \wr_ptr_gray_reg[2]_i_1 
       (.I0(wr_ptr_reg_reg[3]),
        .I1(wr_ptr_reg_reg[2]),
        .I2(wr_ptr_reg_reg[1]),
        .I3(wr_ptr_reg_reg[0]),
        .O(bin2gray_return[2]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'h56666666)) 
    \wr_ptr_gray_reg[3]_i_1 
       (.I0(wr_ptr_reg_reg[4]),
        .I1(wr_ptr_reg_reg[3]),
        .I2(wr_ptr_reg_reg[2]),
        .I3(wr_ptr_reg_reg[0]),
        .I4(wr_ptr_reg_reg[1]),
        .O(bin2gray_return[3]));
  LUT6 #(
    .INIT(64'h5666666666666666)) 
    \wr_ptr_gray_reg[4]_i_1 
       (.I0(wr_ptr_reg_reg[5]),
        .I1(wr_ptr_reg_reg[4]),
        .I2(wr_ptr_reg_reg[3]),
        .I3(wr_ptr_reg_reg[1]),
        .I4(wr_ptr_reg_reg[0]),
        .I5(wr_ptr_reg_reg[2]),
        .O(bin2gray_return[4]));
  LUT2 #(
    .INIT(4'hE)) 
    \wr_ptr_gray_reg[5]_i_1 
       (.I0(s_axis_wght_areset),
        .I1(s_rst_sync3_reg),
        .O(wr_ptr_gray_reg_0));
  LUT3 #(
    .INIT(8'h08)) 
    \wr_ptr_gray_reg[5]_i_2 
       (.I0(pre_fifo_axis_tready),
        .I1(pre_fifo_axis_tvalid),
        .I2(drop_frame_reg),
        .O(\wr_ptr_gray_reg[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \wr_ptr_gray_reg[5]_i_3 
       (.I0(wr_ptr_gray_reg[6]),
        .I1(wr_ptr_reg_reg[5]),
        .I2(\wr_ptr_gray_reg[5]_i_4_n_0 ),
        .O(bin2gray_return[5]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \wr_ptr_gray_reg[5]_i_4 
       (.I0(wr_ptr_reg_reg[4]),
        .I1(wr_ptr_reg_reg[2]),
        .I2(wr_ptr_reg_reg[0]),
        .I3(wr_ptr_reg_reg[1]),
        .I4(wr_ptr_reg_reg[3]),
        .O(\wr_ptr_gray_reg[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wr_ptr_gray_reg[6]_i_1 
       (.I0(\wr_ptr_gray_reg[5]_i_4_n_0 ),
        .I1(wr_ptr_reg_reg[5]),
        .I2(wr_ptr_gray_reg[6]),
        .O(b__0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_reg_reg[0] 
       (.C(s_axis_wght_aclk),
        .CE(\wr_ptr_gray_reg[5]_i_2_n_0 ),
        .D(\wr_ptr_gray_reg[0]_i_1_n_0 ),
        .Q(wr_ptr_gray_reg[0]),
        .R(wr_ptr_gray_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_reg_reg[1] 
       (.C(s_axis_wght_aclk),
        .CE(\wr_ptr_gray_reg[5]_i_2_n_0 ),
        .D(bin2gray_return[1]),
        .Q(wr_ptr_gray_reg[1]),
        .R(wr_ptr_gray_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_reg_reg[2] 
       (.C(s_axis_wght_aclk),
        .CE(\wr_ptr_gray_reg[5]_i_2_n_0 ),
        .D(bin2gray_return[2]),
        .Q(wr_ptr_gray_reg[2]),
        .R(wr_ptr_gray_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_reg_reg[3] 
       (.C(s_axis_wght_aclk),
        .CE(\wr_ptr_gray_reg[5]_i_2_n_0 ),
        .D(bin2gray_return[3]),
        .Q(wr_ptr_gray_reg[3]),
        .R(wr_ptr_gray_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_reg_reg[4] 
       (.C(s_axis_wght_aclk),
        .CE(\wr_ptr_gray_reg[5]_i_2_n_0 ),
        .D(bin2gray_return[4]),
        .Q(wr_ptr_gray_reg[4]),
        .R(wr_ptr_gray_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_reg_reg[5] 
       (.C(s_axis_wght_aclk),
        .CE(\wr_ptr_gray_reg[5]_i_2_n_0 ),
        .D(bin2gray_return[5]),
        .Q(wr_ptr_gray_reg[5]),
        .R(wr_ptr_gray_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_reg_reg[6] 
       (.C(s_axis_wght_aclk),
        .CE(\wr_ptr_gray_reg[5]_i_2_n_0 ),
        .D(b__0),
        .Q(wr_ptr_gray_reg[6]),
        .R(wr_ptr_gray_reg_0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_sync1_reg_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(wr_ptr_gray_reg[0]),
        .Q(wr_ptr_gray_sync1_reg[0]),
        .R(Q));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_sync1_reg_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(wr_ptr_gray_reg[1]),
        .Q(wr_ptr_gray_sync1_reg[1]),
        .R(Q));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_sync1_reg_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(wr_ptr_gray_reg[2]),
        .Q(wr_ptr_gray_sync1_reg[2]),
        .R(Q));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_sync1_reg_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(wr_ptr_gray_reg[3]),
        .Q(wr_ptr_gray_sync1_reg[3]),
        .R(Q));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_sync1_reg_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(wr_ptr_gray_reg[4]),
        .Q(wr_ptr_gray_sync1_reg[4]),
        .R(Q));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_sync1_reg_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(wr_ptr_gray_reg[5]),
        .Q(wr_ptr_gray_sync1_reg[5]),
        .R(Q));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_sync1_reg_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(wr_ptr_gray_reg[6]),
        .Q(wr_ptr_gray_sync1_reg[6]),
        .R(Q));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_sync2_reg_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(wr_ptr_gray_sync1_reg[0]),
        .Q(g[0]),
        .R(Q));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_sync2_reg_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(wr_ptr_gray_sync1_reg[1]),
        .Q(g[1]),
        .R(Q));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_sync2_reg_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(wr_ptr_gray_sync1_reg[2]),
        .Q(g[2]),
        .R(Q));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_sync2_reg_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(wr_ptr_gray_sync1_reg[3]),
        .Q(g[3]),
        .R(Q));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_sync2_reg_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(wr_ptr_gray_sync1_reg[4]),
        .Q(g[4]),
        .R(Q));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_sync2_reg_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(wr_ptr_gray_sync1_reg[5]),
        .Q(g[5]),
        .R(Q));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_sync2_reg_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(wr_ptr_gray_sync1_reg[6]),
        .Q(g[6]),
        .R(Q));
  LUT1 #(
    .INIT(2'h1)) 
    \wr_ptr_reg[0]_i_1 
       (.I0(wr_ptr_reg_reg[0]),
        .O(b[0]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_ptr_reg[1]_i_1 
       (.I0(wr_ptr_reg_reg[0]),
        .I1(wr_ptr_reg_reg[1]),
        .O(b[1]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wr_ptr_reg[2]_i_1 
       (.I0(wr_ptr_reg_reg[0]),
        .I1(wr_ptr_reg_reg[1]),
        .I2(wr_ptr_reg_reg[2]),
        .O(b[2]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wr_ptr_reg[3]_i_1 
       (.I0(wr_ptr_reg_reg[1]),
        .I1(wr_ptr_reg_reg[0]),
        .I2(wr_ptr_reg_reg[2]),
        .I3(wr_ptr_reg_reg[3]),
        .O(b[3]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wr_ptr_reg[4]_i_1 
       (.I0(wr_ptr_reg_reg[2]),
        .I1(wr_ptr_reg_reg[0]),
        .I2(wr_ptr_reg_reg[1]),
        .I3(wr_ptr_reg_reg[3]),
        .I4(wr_ptr_reg_reg[4]),
        .O(b[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wr_ptr_reg[5]_i_1 
       (.I0(wr_ptr_reg_reg[3]),
        .I1(wr_ptr_reg_reg[1]),
        .I2(wr_ptr_reg_reg[0]),
        .I3(wr_ptr_reg_reg[2]),
        .I4(wr_ptr_reg_reg[4]),
        .I5(wr_ptr_reg_reg[5]),
        .O(b[5]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[0] 
       (.C(s_axis_wght_aclk),
        .CE(\wr_ptr_gray_reg[5]_i_2_n_0 ),
        .D(b[0]),
        .Q(wr_ptr_reg_reg[0]),
        .R(wr_ptr_gray_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[1] 
       (.C(s_axis_wght_aclk),
        .CE(\wr_ptr_gray_reg[5]_i_2_n_0 ),
        .D(b[1]),
        .Q(wr_ptr_reg_reg[1]),
        .R(wr_ptr_gray_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[2] 
       (.C(s_axis_wght_aclk),
        .CE(\wr_ptr_gray_reg[5]_i_2_n_0 ),
        .D(b[2]),
        .Q(wr_ptr_reg_reg[2]),
        .R(wr_ptr_gray_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[3] 
       (.C(s_axis_wght_aclk),
        .CE(\wr_ptr_gray_reg[5]_i_2_n_0 ),
        .D(b[3]),
        .Q(wr_ptr_reg_reg[3]),
        .R(wr_ptr_gray_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[4] 
       (.C(s_axis_wght_aclk),
        .CE(\wr_ptr_gray_reg[5]_i_2_n_0 ),
        .D(b[4]),
        .Q(wr_ptr_reg_reg[4]),
        .R(wr_ptr_gray_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[5] 
       (.C(s_axis_wght_aclk),
        .CE(\wr_ptr_gray_reg[5]_i_2_n_0 ),
        .D(b[5]),
        .Q(wr_ptr_reg_reg[5]),
        .R(wr_ptr_gray_reg_0));
endmodule

(* ORIG_REF_NAME = "axis_async_fifo" *) 
module KanTop_KanAcceleratorWrapper_0_0_axis_async_fifo__parameterized0
   (s_rst_sync3_reg_reg_0,
    \m_axis_tvalid_pipe_reg_reg[1]_0 ,
    \upsize.m_axis_tvalid_reg11_out ,
    \m_axis_pipe_reg_reg[1][73]_0 ,
    m_axis_rslt_tlast,
    core_clk,
    pre_fifo_axis_tlast,
    m_axis_rslt_aclk,
    m_axis_rslt_areset,
    s_rst_sync1_reg,
    SR,
    Q,
    m_axis_rslt_tready,
    pre_fifo_axis_tvalid,
    s_axis);
  output s_rst_sync3_reg_reg_0;
  output \m_axis_tvalid_pipe_reg_reg[1]_0 ;
  output \upsize.m_axis_tvalid_reg11_out ;
  output [72:0]\m_axis_pipe_reg_reg[1][73]_0 ;
  output m_axis_rslt_tlast;
  input core_clk;
  input pre_fifo_axis_tlast;
  input m_axis_rslt_aclk;
  input m_axis_rslt_areset;
  input s_rst_sync1_reg;
  input [0:0]SR;
  input [0:0]Q;
  input m_axis_rslt_tready;
  input pre_fifo_axis_tvalid;
  input [51:0]s_axis;

  wire [0:0]Q;
  wire [0:0]SR;
  wire [2:0]b;
  wire [1:1]bin2gray0_return;
  wire core_clk;
  wire drop_frame_reg;
  wire drop_frame_reg_i_1__0_n_0;
  wire empty__4;
  wire full__4;
  wire [2:0]g;
  wire \m_axis_pipe_reg[0][73]_i_1_n_0 ;
  wire \m_axis_pipe_reg[1][63]_i_1_n_0 ;
  wire [73:0]\m_axis_pipe_reg_reg[0]_12 ;
  wire [72:0]\m_axis_pipe_reg_reg[1][73]_0 ;
  wire m_axis_rslt_aclk;
  wire m_axis_rslt_areset;
  wire m_axis_rslt_tlast;
  wire m_axis_rslt_tready;
  wire \m_axis_tvalid_pipe_reg[0]_i_1_n_0 ;
  wire \m_axis_tvalid_pipe_reg[1]_i_1_n_0 ;
  wire \m_axis_tvalid_pipe_reg_reg[1]_0 ;
  wire m_drop_frame_reg;
  wire m_drop_frame_reg_i_1_n_0;
  wire m_drop_frame_reg_reg_n_0;
  wire m_frame_reg;
  wire m_frame_reg_i_1__0_n_0;
  wire m_rst_sync2_reg;
  wire m_rst_sync3_reg;
  wire m_terminate_frame_reg;
  wire m_terminate_frame_reg_i_1_n_0;
  wire p_0_in;
  wire [1:1]p_1_in;
  wire [73:0]p_3_out;
  wire pre_fifo_axis_tlast;
  wire pre_fifo_axis_tvalid;
  wire [2:0]rd_ptr_gray_reg;
  wire [1:1]rd_ptr_gray_reg0;
  wire \rd_ptr_gray_reg[0]_i_1_n_0 ;
  wire rd_ptr_gray_reg_0;
  wire [2:0]rd_ptr_gray_sync1_reg;
  wire \rd_ptr_gray_sync2_reg_reg_n_0_[0] ;
  wire \rd_ptr_gray_sync2_reg_reg_n_0_[1] ;
  wire \rd_ptr_gray_sync2_reg_reg_n_0_[2] ;
  wire [1:0]rd_ptr_reg;
  wire [2:0]rd_ptr_reg0;
  wire \rd_ptr_reg[1]_i_2_n_0 ;
  wire [51:0]s_axis;
  wire s_frame_reg;
  wire s_frame_reg_i_1__0_n_0;
  wire s_rst_sync1_reg;
  wire s_rst_sync1_reg_0;
  wire s_rst_sync2_reg;
  wire s_rst_sync3_reg_reg_0;
  wire \upsize.m_axis_tvalid_reg11_out ;
  wire [1:0]wr_ptr_commit_reg;
  wire [2:0]wr_ptr_gray_reg;
  wire \wr_ptr_gray_reg[0]_i_1__0_n_0 ;
  wire [2:0]wr_ptr_gray_sync1_reg;
  wire \wr_ptr_reg[1]_i_2_n_0 ;
  wire [1:0]NLW_mem_reg_0_3_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_3_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_3_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_3_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_3_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_3_36_41_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_3_42_47_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_3_48_53_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_3_54_59_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_3_60_65_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_3_66_71_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_3_6_11_DOD_UNCONNECTED;
  wire NLW_mem_reg_0_3_72_73_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_72_73__0_SPO_UNCONNECTED;

  LUT6 #(
    .INIT(64'hEFAAEF00FFAAFF00)) 
    drop_frame_reg_i_1__0
       (.I0(s_rst_sync3_reg_reg_0),
        .I1(full__4),
        .I2(pre_fifo_axis_tvalid),
        .I3(drop_frame_reg),
        .I4(s_frame_reg),
        .I5(pre_fifo_axis_tlast),
        .O(drop_frame_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    drop_frame_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(drop_frame_reg_i_1__0_n_0),
        .Q(drop_frame_reg),
        .R(Q));
  LUT3 #(
    .INIT(8'hBF)) 
    \m_axis_pipe_reg[0][73]_i_1 
       (.I0(m_axis_rslt_tready),
        .I1(\m_axis_tvalid_pipe_reg_reg[1]_0 ),
        .I2(p_1_in),
        .O(\m_axis_pipe_reg[0][73]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \m_axis_pipe_reg[1][63]_i_1 
       (.I0(m_axis_rslt_tready),
        .I1(\m_axis_tvalid_pipe_reg_reg[1]_0 ),
        .O(\m_axis_pipe_reg[1][63]_i_1_n_0 ));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][0] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[0]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [0]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][10] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[10]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [10]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][11] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[11]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [11]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][12] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[12]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [12]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][13] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[13]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [13]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][14] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[14]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [14]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][15] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[15]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [15]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][16] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[16]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [16]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][17] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[17]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [17]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][18] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[18]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [18]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][19] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[19]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [19]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][1] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[1]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [1]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][20] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[20]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [20]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][21] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[21]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [21]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][22] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[22]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [22]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][23] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[23]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [23]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][24] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[24]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [24]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][25] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[25]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [25]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][26] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[26]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [26]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][27] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[27]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [27]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][28] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[28]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [28]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][29] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[29]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [29]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][2] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[2]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [2]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][30] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[30]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [30]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][31] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[31]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [31]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][32] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[32]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [32]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][33] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[33]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [33]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][34] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[34]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [34]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][35] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[35]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [35]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][36] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[36]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [36]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][37] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[37]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [37]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][38] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[38]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [38]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][39] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[39]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [39]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][3] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[3]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [3]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][40] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[40]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [40]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][41] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[41]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [41]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][42] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[42]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [42]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][43] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[43]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [43]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][44] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[44]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [44]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][45] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[45]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [45]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][46] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[46]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [46]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][47] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[47]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [47]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][48] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[48]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [48]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][49] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[49]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [49]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][4] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[4]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [4]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][50] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[50]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [50]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][51] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[51]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [51]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][52] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[52]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [52]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][53] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[53]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [53]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][54] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[54]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [54]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][55] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[55]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [55]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][56] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[56]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [56]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][57] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[57]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [57]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][58] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[58]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [58]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][59] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[59]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [59]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][5] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[5]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [5]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][60] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[60]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [60]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][61] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[61]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [61]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][62] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[62]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [62]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][63] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[63]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [63]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][64] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[64]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [64]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][65] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[65]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [65]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][66] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[66]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [66]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][67] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[67]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [67]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][68] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[68]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [68]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][69] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[69]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [69]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][6] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[6]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [6]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][70] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[70]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [70]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][71] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[71]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [71]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][72] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[72]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [72]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][73] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[73]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [73]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][7] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[7]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [7]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][8] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[8]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [8]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][9] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[0][73]_i_1_n_0 ),
        .D(p_3_out[9]),
        .Q(\m_axis_pipe_reg_reg[0]_12 [9]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][0] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [0]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [0]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][10] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [10]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [10]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][11] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [11]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [11]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][12] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [12]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [12]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][13] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [13]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [13]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][14] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [14]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [14]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][15] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [15]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [15]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][16] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [16]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [16]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][17] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [17]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [17]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][18] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [18]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [18]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][19] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [19]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [19]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][1] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [1]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [1]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][20] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [20]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [20]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][21] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [21]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [21]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][22] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [22]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [22]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][23] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [23]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [23]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][24] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [24]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [24]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][25] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [25]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [25]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][26] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [26]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [26]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][27] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [27]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [27]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][28] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [28]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [28]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][29] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [29]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [29]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][2] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [2]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [2]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][30] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [30]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [30]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][31] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [31]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [31]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][32] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [32]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [32]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][33] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [33]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [33]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][34] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [34]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [34]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][35] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [35]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [35]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][36] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [36]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [36]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][37] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [37]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [37]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][38] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [38]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [38]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][39] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [39]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [39]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][3] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [3]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [3]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][40] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [40]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [40]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][41] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [41]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [41]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][42] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [42]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [42]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][43] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [43]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [43]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][44] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [44]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [44]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][45] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [45]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [45]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][46] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [46]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [46]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][47] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [47]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [47]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][48] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [48]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [48]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][49] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [49]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [49]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][4] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [4]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [4]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][50] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [50]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [50]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][51] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [51]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [51]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][52] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [52]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [52]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][53] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [53]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [53]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][54] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [54]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [54]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][55] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [55]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [55]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][56] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [56]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [56]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][57] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [57]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [57]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][58] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [58]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [58]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][59] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [59]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [59]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][5] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [5]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [5]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][60] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [60]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [60]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][61] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [61]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [61]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][62] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [62]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [62]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][63] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [63]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [63]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][64] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [64]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [64]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][65] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [65]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [65]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][66] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [66]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [66]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][67] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [67]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [67]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][68] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [68]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [68]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][69] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [69]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [69]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][6] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [6]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [6]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][70] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [70]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [70]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][71] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [71]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [71]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][72] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [72]),
        .Q(p_0_in),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][73] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [73]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [72]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][7] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [7]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [7]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][8] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [8]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [8]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][9] 
       (.C(m_axis_rslt_aclk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_12 [9]),
        .Q(\m_axis_pipe_reg_reg[1][73]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    m_axis_rslt_tlast_INST_0
       (.I0(p_0_in),
        .I1(m_terminate_frame_reg),
        .O(m_axis_rslt_tlast));
  LUT6 #(
    .INIT(64'h000000000000FF40)) 
    \m_axis_tvalid_pipe_reg[0]_i_1 
       (.I0(m_axis_rslt_tready),
        .I1(\m_axis_tvalid_pipe_reg_reg[1]_0 ),
        .I2(p_1_in),
        .I3(\rd_ptr_reg[1]_i_2_n_0 ),
        .I4(m_rst_sync3_reg),
        .I5(m_axis_rslt_areset),
        .O(\m_axis_tvalid_pipe_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hFFBA)) 
    \m_axis_tvalid_pipe_reg[1]_i_1 
       (.I0(p_1_in),
        .I1(m_axis_rslt_tready),
        .I2(\m_axis_tvalid_pipe_reg_reg[1]_0 ),
        .I3(m_drop_frame_reg_reg_n_0),
        .O(\m_axis_tvalid_pipe_reg[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tvalid_pipe_reg_reg[0] 
       (.C(m_axis_rslt_aclk),
        .CE(1'b1),
        .D(\m_axis_tvalid_pipe_reg[0]_i_1_n_0 ),
        .Q(p_1_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tvalid_pipe_reg_reg[1] 
       (.C(m_axis_rslt_aclk),
        .CE(1'b1),
        .D(\m_axis_tvalid_pipe_reg[1]_i_1_n_0 ),
        .Q(\m_axis_tvalid_pipe_reg_reg[1]_0 ),
        .R(m_axis_rslt_areset));
  LUT4 #(
    .INIT(16'hFF40)) 
    m_drop_frame_reg_i_1
       (.I0(m_axis_rslt_tready),
        .I1(\m_axis_tvalid_pipe_reg_reg[1]_0 ),
        .I2(m_drop_frame_reg_reg_n_0),
        .I3(m_drop_frame_reg),
        .O(m_drop_frame_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000080088)) 
    m_drop_frame_reg_i_2__0
       (.I0(m_frame_reg),
        .I1(m_rst_sync3_reg),
        .I2(p_0_in),
        .I3(m_terminate_frame_reg),
        .I4(\m_axis_tvalid_pipe_reg_reg[1]_0 ),
        .I5(m_drop_frame_reg_reg_n_0),
        .O(m_drop_frame_reg));
  FDRE #(
    .INIT(1'b0)) 
    m_drop_frame_reg_reg
       (.C(m_axis_rslt_aclk),
        .CE(1'b1),
        .D(m_drop_frame_reg_i_1_n_0),
        .Q(m_drop_frame_reg_reg_n_0),
        .R(m_axis_rslt_areset));
  LUT6 #(
    .INIT(64'h000000002E2E2EEE)) 
    m_frame_reg_i_1__0
       (.I0(m_frame_reg),
        .I1(\m_axis_tvalid_pipe_reg_reg[1]_0 ),
        .I2(m_axis_rslt_tready),
        .I3(p_0_in),
        .I4(m_terminate_frame_reg),
        .I5(m_axis_rslt_areset),
        .O(m_frame_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_frame_reg_reg
       (.C(m_axis_rslt_aclk),
        .CE(1'b1),
        .D(m_frame_reg_i_1__0_n_0),
        .Q(m_frame_reg),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    m_rst_sync2_reg_reg
       (.C(m_axis_rslt_aclk),
        .CE(1'b1),
        .D(s_rst_sync1_reg),
        .Q(m_rst_sync2_reg),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    m_rst_sync3_reg_reg
       (.C(m_axis_rslt_aclk),
        .CE(1'b1),
        .D(m_rst_sync2_reg),
        .Q(m_rst_sync3_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hCFC4)) 
    m_terminate_frame_reg_i_1
       (.I0(\m_axis_tvalid_pipe_reg_reg[1]_0 ),
        .I1(m_drop_frame_reg_reg_n_0),
        .I2(m_axis_rslt_tready),
        .I3(m_terminate_frame_reg),
        .O(m_terminate_frame_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_terminate_frame_reg_reg
       (.C(m_axis_rslt_aclk),
        .CE(1'b1),
        .D(m_terminate_frame_reg_i_1_n_0),
        .Q(m_terminate_frame_reg),
        .R(m_axis_rslt_areset));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "296" *) 
  (* RTL_RAM_NAME = "fifo_inst/mem_reg_0_3_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M mem_reg_0_3_0_5
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr_reg}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr_reg}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr_reg}),
        .ADDRD({1'b0,1'b0,1'b0,wr_ptr_commit_reg}),
        .DIA(s_axis[1:0]),
        .DIB(s_axis[3:2]),
        .DIC(s_axis[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(p_3_out[1:0]),
        .DOB(p_3_out[3:2]),
        .DOC(p_3_out[5:4]),
        .DOD(NLW_mem_reg_0_3_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(core_clk),
        .WE(\wr_ptr_reg[1]_i_2_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "296" *) 
  (* RTL_RAM_NAME = "fifo_inst/mem_reg_0_3_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M mem_reg_0_3_12_17
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr_reg}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr_reg}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr_reg}),
        .ADDRD({1'b0,1'b0,1'b0,wr_ptr_commit_reg}),
        .DIA({s_axis[11],s_axis[11]}),
        .DIB({s_axis[11],s_axis[11]}),
        .DIC(s_axis[13:12]),
        .DID({1'b0,1'b0}),
        .DOA(p_3_out[13:12]),
        .DOB(p_3_out[15:14]),
        .DOC(p_3_out[17:16]),
        .DOD(NLW_mem_reg_0_3_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(core_clk),
        .WE(\wr_ptr_reg[1]_i_2_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "296" *) 
  (* RTL_RAM_NAME = "fifo_inst/mem_reg_0_3_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M mem_reg_0_3_18_23
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr_reg}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr_reg}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr_reg}),
        .ADDRD({1'b0,1'b0,1'b0,wr_ptr_commit_reg}),
        .DIA(s_axis[15:14]),
        .DIB(s_axis[17:16]),
        .DIC(s_axis[19:18]),
        .DID({1'b0,1'b0}),
        .DOA(p_3_out[19:18]),
        .DOB(p_3_out[21:20]),
        .DOC(p_3_out[23:22]),
        .DOD(NLW_mem_reg_0_3_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(core_clk),
        .WE(\wr_ptr_reg[1]_i_2_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "296" *) 
  (* RTL_RAM_NAME = "fifo_inst/mem_reg_0_3_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M mem_reg_0_3_24_29
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr_reg}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr_reg}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr_reg}),
        .ADDRD({1'b0,1'b0,1'b0,wr_ptr_commit_reg}),
        .DIA(s_axis[21:20]),
        .DIB(s_axis[23:22]),
        .DIC({s_axis[23],s_axis[23]}),
        .DID({1'b0,1'b0}),
        .DOA(p_3_out[25:24]),
        .DOB(p_3_out[27:26]),
        .DOC(p_3_out[29:28]),
        .DOD(NLW_mem_reg_0_3_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(core_clk),
        .WE(\wr_ptr_reg[1]_i_2_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "296" *) 
  (* RTL_RAM_NAME = "fifo_inst/mem_reg_0_3_30_35" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M mem_reg_0_3_30_35
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr_reg}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr_reg}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr_reg}),
        .ADDRD({1'b0,1'b0,1'b0,wr_ptr_commit_reg}),
        .DIA({s_axis[23],s_axis[23]}),
        .DIB(s_axis[25:24]),
        .DIC(s_axis[27:26]),
        .DID({1'b0,1'b0}),
        .DOA(p_3_out[31:30]),
        .DOB(p_3_out[33:32]),
        .DOC(p_3_out[35:34]),
        .DOD(NLW_mem_reg_0_3_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(core_clk),
        .WE(\wr_ptr_reg[1]_i_2_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "296" *) 
  (* RTL_RAM_NAME = "fifo_inst/mem_reg_0_3_36_41" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "36" *) 
  (* ram_slice_end = "41" *) 
  RAM32M mem_reg_0_3_36_41
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr_reg}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr_reg}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr_reg}),
        .ADDRD({1'b0,1'b0,1'b0,wr_ptr_commit_reg}),
        .DIA(s_axis[29:28]),
        .DIB(s_axis[31:30]),
        .DIC(s_axis[33:32]),
        .DID({1'b0,1'b0}),
        .DOA(p_3_out[37:36]),
        .DOB(p_3_out[39:38]),
        .DOC(p_3_out[41:40]),
        .DOD(NLW_mem_reg_0_3_36_41_DOD_UNCONNECTED[1:0]),
        .WCLK(core_clk),
        .WE(\wr_ptr_reg[1]_i_2_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "296" *) 
  (* RTL_RAM_NAME = "fifo_inst/mem_reg_0_3_42_47" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "42" *) 
  (* ram_slice_end = "47" *) 
  RAM32M mem_reg_0_3_42_47
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr_reg}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr_reg}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr_reg}),
        .ADDRD({1'b0,1'b0,1'b0,wr_ptr_commit_reg}),
        .DIA(s_axis[35:34]),
        .DIB({s_axis[35],s_axis[35]}),
        .DIC({s_axis[35],s_axis[35]}),
        .DID({1'b0,1'b0}),
        .DOA(p_3_out[43:42]),
        .DOB(p_3_out[45:44]),
        .DOC(p_3_out[47:46]),
        .DOD(NLW_mem_reg_0_3_42_47_DOD_UNCONNECTED[1:0]),
        .WCLK(core_clk),
        .WE(\wr_ptr_reg[1]_i_2_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "296" *) 
  (* RTL_RAM_NAME = "fifo_inst/mem_reg_0_3_48_53" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "48" *) 
  (* ram_slice_end = "53" *) 
  RAM32M mem_reg_0_3_48_53
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr_reg}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr_reg}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr_reg}),
        .ADDRD({1'b0,1'b0,1'b0,wr_ptr_commit_reg}),
        .DIA(s_axis[37:36]),
        .DIB(s_axis[39:38]),
        .DIC(s_axis[41:40]),
        .DID({1'b0,1'b0}),
        .DOA(p_3_out[49:48]),
        .DOB(p_3_out[51:50]),
        .DOC(p_3_out[53:52]),
        .DOD(NLW_mem_reg_0_3_48_53_DOD_UNCONNECTED[1:0]),
        .WCLK(core_clk),
        .WE(\wr_ptr_reg[1]_i_2_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "296" *) 
  (* RTL_RAM_NAME = "fifo_inst/mem_reg_0_3_54_59" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "54" *) 
  (* ram_slice_end = "59" *) 
  RAM32M mem_reg_0_3_54_59
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr_reg}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr_reg}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr_reg}),
        .ADDRD({1'b0,1'b0,1'b0,wr_ptr_commit_reg}),
        .DIA(s_axis[43:42]),
        .DIB(s_axis[45:44]),
        .DIC(s_axis[47:46]),
        .DID({1'b0,1'b0}),
        .DOA(p_3_out[55:54]),
        .DOB(p_3_out[57:56]),
        .DOC(p_3_out[59:58]),
        .DOD(NLW_mem_reg_0_3_54_59_DOD_UNCONNECTED[1:0]),
        .WCLK(core_clk),
        .WE(\wr_ptr_reg[1]_i_2_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "296" *) 
  (* RTL_RAM_NAME = "fifo_inst/mem_reg_0_3_60_65" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "60" *) 
  (* ram_slice_end = "65" *) 
  RAM32M mem_reg_0_3_60_65
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr_reg}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr_reg}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr_reg}),
        .ADDRD({1'b0,1'b0,1'b0,wr_ptr_commit_reg}),
        .DIA({s_axis[47],s_axis[47]}),
        .DIB({s_axis[47],s_axis[47]}),
        .DIC({s_axis[48],s_axis[48]}),
        .DID({1'b0,1'b0}),
        .DOA(p_3_out[61:60]),
        .DOB(p_3_out[63:62]),
        .DOC(p_3_out[65:64]),
        .DOD(NLW_mem_reg_0_3_60_65_DOD_UNCONNECTED[1:0]),
        .WCLK(core_clk),
        .WE(\wr_ptr_reg[1]_i_2_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "296" *) 
  (* RTL_RAM_NAME = "fifo_inst/mem_reg_0_3_66_71" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "66" *) 
  (* ram_slice_end = "71" *) 
  RAM32M mem_reg_0_3_66_71
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr_reg}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr_reg}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr_reg}),
        .ADDRD({1'b0,1'b0,1'b0,wr_ptr_commit_reg}),
        .DIA({s_axis[49],s_axis[49]}),
        .DIB({s_axis[50],s_axis[50]}),
        .DIC({s_axis[51],s_axis[51]}),
        .DID({1'b0,1'b0}),
        .DOA(p_3_out[67:66]),
        .DOB(p_3_out[69:68]),
        .DOC(p_3_out[71:70]),
        .DOD(NLW_mem_reg_0_3_66_71_DOD_UNCONNECTED[1:0]),
        .WCLK(core_clk),
        .WE(\wr_ptr_reg[1]_i_2_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "296" *) 
  (* RTL_RAM_NAME = "fifo_inst/mem_reg_0_3_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M mem_reg_0_3_6_11
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr_reg}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr_reg}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr_reg}),
        .ADDRD({1'b0,1'b0,1'b0,wr_ptr_commit_reg}),
        .DIA(s_axis[7:6]),
        .DIB(s_axis[9:8]),
        .DIC(s_axis[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(p_3_out[7:6]),
        .DOB(p_3_out[9:8]),
        .DOC(p_3_out[11:10]),
        .DOD(NLW_mem_reg_0_3_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(core_clk),
        .WE(\wr_ptr_reg[1]_i_2_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "296" *) 
  (* RTL_RAM_NAME = "inst/wrapper/axis_adp_rslt_inst/fifo_inst/mem_reg_0_3_72_73" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "72" *) 
  (* ram_slice_end = "73" *) 
  RAM32X1D mem_reg_0_3_72_73
       (.A0(wr_ptr_commit_reg[0]),
        .A1(wr_ptr_commit_reg[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(pre_fifo_axis_tlast),
        .DPO(p_3_out[72]),
        .DPRA0(rd_ptr_reg[0]),
        .DPRA1(rd_ptr_reg[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_72_73_SPO_UNCONNECTED),
        .WCLK(core_clk),
        .WE(\wr_ptr_reg[1]_i_2_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "296" *) 
  (* RTL_RAM_NAME = "inst/wrapper/axis_adp_rslt_inst/fifo_inst/mem_reg_0_3_72_73" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "72" *) 
  (* ram_slice_end = "73" *) 
  RAM32X1D mem_reg_0_3_72_73__0
       (.A0(wr_ptr_commit_reg[0]),
        .A1(wr_ptr_commit_reg[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(1'b0),
        .DPO(p_3_out[73]),
        .DPRA0(rd_ptr_reg[0]),
        .DPRA1(rd_ptr_reg[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_72_73__0_SPO_UNCONNECTED),
        .WCLK(core_clk),
        .WE(\wr_ptr_reg[1]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rd_ptr_gray_reg[0]_i_1 
       (.I0(rd_ptr_reg[1]),
        .O(\rd_ptr_gray_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \rd_ptr_gray_reg[1]_i_1__0 
       (.I0(rd_ptr_gray_reg[2]),
        .I1(rd_ptr_reg[1]),
        .I2(rd_ptr_reg[0]),
        .O(rd_ptr_gray_reg0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rd_ptr_gray_reg[2]_i_1__0 
       (.I0(rd_ptr_reg[0]),
        .I1(rd_ptr_reg[1]),
        .I2(rd_ptr_gray_reg[2]),
        .O(rd_ptr_reg0[2]));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_reg_reg[0] 
       (.C(m_axis_rslt_aclk),
        .CE(\rd_ptr_reg[1]_i_2_n_0 ),
        .D(\rd_ptr_gray_reg[0]_i_1_n_0 ),
        .Q(rd_ptr_gray_reg[0]),
        .R(rd_ptr_gray_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_reg_reg[1] 
       (.C(m_axis_rslt_aclk),
        .CE(\rd_ptr_reg[1]_i_2_n_0 ),
        .D(rd_ptr_gray_reg0),
        .Q(rd_ptr_gray_reg[1]),
        .R(rd_ptr_gray_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_reg_reg[2] 
       (.C(m_axis_rslt_aclk),
        .CE(\rd_ptr_reg[1]_i_2_n_0 ),
        .D(rd_ptr_reg0[2]),
        .Q(rd_ptr_gray_reg[2]),
        .R(rd_ptr_gray_reg_0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync1_reg_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(rd_ptr_gray_reg[0]),
        .Q(rd_ptr_gray_sync1_reg[0]),
        .R(Q));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync1_reg_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(rd_ptr_gray_reg[1]),
        .Q(rd_ptr_gray_sync1_reg[1]),
        .R(Q));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync1_reg_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(rd_ptr_gray_reg[2]),
        .Q(rd_ptr_gray_sync1_reg[2]),
        .R(Q));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync2_reg_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(rd_ptr_gray_sync1_reg[0]),
        .Q(\rd_ptr_gray_sync2_reg_reg_n_0_[0] ),
        .R(Q));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync2_reg_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(rd_ptr_gray_sync1_reg[1]),
        .Q(\rd_ptr_gray_sync2_reg_reg_n_0_[1] ),
        .R(Q));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync2_reg_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(rd_ptr_gray_sync1_reg[2]),
        .Q(\rd_ptr_gray_sync2_reg_reg_n_0_[2] ),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rd_ptr_reg[0]_i_1__0 
       (.I0(rd_ptr_reg[0]),
        .O(rd_ptr_reg0[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \rd_ptr_reg[1]_i_1__0 
       (.I0(m_axis_rslt_areset),
        .I1(m_rst_sync3_reg),
        .O(rd_ptr_gray_reg_0));
  LUT6 #(
    .INIT(64'h00000000000000F7)) 
    \rd_ptr_reg[1]_i_2 
       (.I0(p_1_in),
        .I1(\m_axis_tvalid_pipe_reg_reg[1]_0 ),
        .I2(m_axis_rslt_tready),
        .I3(empty__4),
        .I4(m_drop_frame_reg_reg_n_0),
        .I5(m_rst_sync3_reg),
        .O(\rd_ptr_reg[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_ptr_reg[1]_i_3 
       (.I0(rd_ptr_reg[0]),
        .I1(rd_ptr_reg[1]),
        .O(rd_ptr_reg0[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \rd_ptr_reg[1]_i_4 
       (.I0(rd_ptr_gray_reg[0]),
        .I1(g[0]),
        .I2(g[2]),
        .I3(rd_ptr_gray_reg[2]),
        .I4(g[1]),
        .I5(rd_ptr_gray_reg[1]),
        .O(empty__4));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[0] 
       (.C(m_axis_rslt_aclk),
        .CE(\rd_ptr_reg[1]_i_2_n_0 ),
        .D(rd_ptr_reg0[0]),
        .Q(rd_ptr_reg[0]),
        .R(rd_ptr_gray_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[1] 
       (.C(m_axis_rslt_aclk),
        .CE(\rd_ptr_reg[1]_i_2_n_0 ),
        .D(rd_ptr_reg0[1]),
        .Q(rd_ptr_reg[1]),
        .R(rd_ptr_gray_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'hEFFF0010)) 
    s_frame_reg_i_1__0
       (.I0(s_rst_sync3_reg_reg_0),
        .I1(full__4),
        .I2(pre_fifo_axis_tvalid),
        .I3(pre_fifo_axis_tlast),
        .I4(s_frame_reg),
        .O(s_frame_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_frame_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_frame_reg_i_1__0_n_0),
        .Q(s_frame_reg),
        .R(Q));
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    s_rst_sync1_reg_reg
       (.C(m_axis_rslt_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(m_axis_rslt_areset),
        .Q(s_rst_sync1_reg_0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    s_rst_sync2_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_rst_sync1_reg_0),
        .Q(s_rst_sync2_reg),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    s_rst_sync3_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_rst_sync2_reg),
        .Q(s_rst_sync3_reg_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \upsize.seg_reg[1]_i_2 
       (.I0(s_rst_sync3_reg_reg_0),
        .I1(full__4),
        .I2(pre_fifo_axis_tvalid),
        .O(\upsize.m_axis_tvalid_reg11_out ));
  LUT1 #(
    .INIT(2'h1)) 
    \wr_ptr_gray_reg[0]_i_1__0 
       (.I0(wr_ptr_commit_reg[1]),
        .O(\wr_ptr_gray_reg[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \wr_ptr_gray_reg[1]_i_1__0 
       (.I0(wr_ptr_gray_reg[2]),
        .I1(wr_ptr_commit_reg[1]),
        .I2(wr_ptr_commit_reg[0]),
        .O(bin2gray0_return));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wr_ptr_gray_reg[2]_i_1__0 
       (.I0(wr_ptr_commit_reg[0]),
        .I1(wr_ptr_commit_reg[1]),
        .I2(wr_ptr_gray_reg[2]),
        .O(b[2]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_reg_reg[0] 
       (.C(core_clk),
        .CE(\wr_ptr_reg[1]_i_2_n_0 ),
        .D(\wr_ptr_gray_reg[0]_i_1__0_n_0 ),
        .Q(wr_ptr_gray_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_reg_reg[1] 
       (.C(core_clk),
        .CE(\wr_ptr_reg[1]_i_2_n_0 ),
        .D(bin2gray0_return),
        .Q(wr_ptr_gray_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_reg_reg[2] 
       (.C(core_clk),
        .CE(\wr_ptr_reg[1]_i_2_n_0 ),
        .D(b[2]),
        .Q(wr_ptr_gray_reg[2]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_sync1_reg_reg[0] 
       (.C(m_axis_rslt_aclk),
        .CE(1'b1),
        .D(wr_ptr_gray_reg[0]),
        .Q(wr_ptr_gray_sync1_reg[0]),
        .R(m_axis_rslt_areset));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_sync1_reg_reg[1] 
       (.C(m_axis_rslt_aclk),
        .CE(1'b1),
        .D(wr_ptr_gray_reg[1]),
        .Q(wr_ptr_gray_sync1_reg[1]),
        .R(m_axis_rslt_areset));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_sync1_reg_reg[2] 
       (.C(m_axis_rslt_aclk),
        .CE(1'b1),
        .D(wr_ptr_gray_reg[2]),
        .Q(wr_ptr_gray_sync1_reg[2]),
        .R(m_axis_rslt_areset));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_sync2_reg_reg[0] 
       (.C(m_axis_rslt_aclk),
        .CE(1'b1),
        .D(wr_ptr_gray_sync1_reg[0]),
        .Q(g[0]),
        .R(m_axis_rslt_areset));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_sync2_reg_reg[1] 
       (.C(m_axis_rslt_aclk),
        .CE(1'b1),
        .D(wr_ptr_gray_sync1_reg[1]),
        .Q(g[1]),
        .R(m_axis_rslt_areset));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_sync2_reg_reg[2] 
       (.C(m_axis_rslt_aclk),
        .CE(1'b1),
        .D(wr_ptr_gray_sync1_reg[2]),
        .Q(g[2]),
        .R(m_axis_rslt_areset));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wr_ptr_reg[0]_i_1__0 
       (.I0(wr_ptr_commit_reg[0]),
        .O(b[0]));
  LUT4 #(
    .INIT(16'h0010)) 
    \wr_ptr_reg[1]_i_2 
       (.I0(s_rst_sync3_reg_reg_0),
        .I1(full__4),
        .I2(pre_fifo_axis_tvalid),
        .I3(drop_frame_reg),
        .O(\wr_ptr_reg[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_ptr_reg[1]_i_3 
       (.I0(wr_ptr_commit_reg[0]),
        .I1(wr_ptr_commit_reg[1]),
        .O(b[1]));
  LUT6 #(
    .INIT(64'h0000099009900000)) 
    \wr_ptr_reg[1]_i_4 
       (.I0(wr_ptr_gray_reg[0]),
        .I1(\rd_ptr_gray_sync2_reg_reg_n_0_[0] ),
        .I2(\rd_ptr_gray_sync2_reg_reg_n_0_[2] ),
        .I3(wr_ptr_gray_reg[2]),
        .I4(\rd_ptr_gray_sync2_reg_reg_n_0_[1] ),
        .I5(wr_ptr_gray_reg[1]),
        .O(full__4));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[0] 
       (.C(core_clk),
        .CE(\wr_ptr_reg[1]_i_2_n_0 ),
        .D(b[0]),
        .Q(wr_ptr_commit_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[1] 
       (.C(core_clk),
        .CE(\wr_ptr_reg[1]_i_2_n_0 ),
        .D(b[1]),
        .Q(wr_ptr_commit_reg[1]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axis_async_fifo_adapter" *) 
module KanTop_KanAcceleratorWrapper_0_0_axis_async_fifo_adapter
   (s_rst_sync1_reg,
    m_rst_sync3_reg,
    int_adp_wght_m_axis_tvalid,
    m_terminate_frame_reg,
    \m_axis_pipe_reg_reg[0]_0 ,
    int_adp_wght_m_axis_tlast,
    s_axis_wght_tready,
    core_clk,
    Q,
    s_axis_wght_areset,
    s_axis_wght_aclk,
    s_axis_wght_tlast,
    rd_ptr_gray_reg,
    s_axis_wght_tvalid,
    s_axis_tready,
    s_axis_wght_tkeep,
    s_axis_wght_tdata,
    mem_reg_2);
  output s_rst_sync1_reg;
  output m_rst_sync3_reg;
  output int_adp_wght_m_axis_tvalid;
  output m_terminate_frame_reg;
  output [136:0]\m_axis_pipe_reg_reg[0]_0 ;
  output int_adp_wght_m_axis_tlast;
  output s_axis_wght_tready;
  input core_clk;
  input [0:0]Q;
  input s_axis_wght_areset;
  input s_axis_wght_aclk;
  input s_axis_wght_tlast;
  input rd_ptr_gray_reg;
  input s_axis_wght_tvalid;
  input s_axis_tready;
  input [7:0]s_axis_wght_tkeep;
  input [63:0]s_axis_wght_tdata;
  input mem_reg_2;

  wire [0:0]Q;
  wire core_clk;
  wire fifo_inst_n_144;
  wire fifo_inst_n_4;
  wire int_adp_wght_m_axis_tlast;
  wire int_adp_wght_m_axis_tvalid;
  wire [136:0]\m_axis_pipe_reg_reg[0]_0 ;
  wire m_rst_sync3_reg;
  wire m_terminate_frame_reg;
  wire mem_reg_2;
  wire [103:103]p_0_in;
  wire [127:0]pre_fifo_axis_tdata;
  wire [15:0]pre_fifo_axis_tkeep;
  wire pre_fifo_axis_tlast;
  wire pre_fifo_axis_tvalid;
  wire rd_ptr_gray_reg;
  wire s_axis_tready;
  wire s_axis_wght_aclk;
  wire s_axis_wght_areset;
  wire [63:0]s_axis_wght_tdata;
  wire [7:0]s_axis_wght_tkeep;
  wire s_axis_wght_tlast;
  wire s_axis_wght_tready;
  wire s_axis_wght_tvalid;
  wire s_rst_sync1_reg;
  wire \upsize.m_axis_tvalid_reg1 ;
  wire \upsize.s_axis_tvalid_reg ;
  wire \upsize_pre.adapter_inst_n_1 ;

  KanTop_KanAcceleratorWrapper_0_0_axis_async_fifo fifo_inst
       (.E(fifo_inst_n_4),
        .Q(Q),
        .core_clk(core_clk),
        .int_adp_wght_m_axis_tlast(int_adp_wght_m_axis_tlast),
        .\m_axis_pipe_reg_reg[0]_0 (\m_axis_pipe_reg_reg[0]_0 ),
        .\m_axis_tvalid_pipe_reg_reg[1]_0 (int_adp_wght_m_axis_tvalid),
        .m_rst_sync3_reg(m_rst_sync3_reg),
        .m_terminate_frame_reg_reg_0(m_terminate_frame_reg),
        .mem_reg_2_0(mem_reg_2),
        .p_0_in(p_0_in),
        .pre_fifo_axis_tlast(pre_fifo_axis_tlast),
        .pre_fifo_axis_tvalid(pre_fifo_axis_tvalid),
        .rd_ptr_gray_reg(rd_ptr_gray_reg),
        .s_axis({pre_fifo_axis_tkeep,pre_fifo_axis_tdata}),
        .s_axis_tready(s_axis_tready),
        .s_axis_wght_aclk(s_axis_wght_aclk),
        .s_axis_wght_areset(s_axis_wght_areset),
        .s_axis_wght_tvalid(s_axis_wght_tvalid),
        .s_axis_wght_tvalid_0(fifo_inst_n_144),
        .s_rst_sync1_reg(s_rst_sync1_reg),
        .\upsize.m_axis_tkeep_reg_reg[7] (\upsize_pre.adapter_inst_n_1 ),
        .\upsize.m_axis_tvalid_reg1 (\upsize.m_axis_tvalid_reg1 ),
        .\upsize.s_axis_tvalid_reg (\upsize.s_axis_tvalid_reg ));
  KanTop_KanAcceleratorWrapper_0_0_axis_adapter \upsize_pre.adapter_inst 
       (.E(fifo_inst_n_4),
        .p_0_in(p_0_in),
        .pre_fifo_axis_tlast(pre_fifo_axis_tlast),
        .pre_fifo_axis_tvalid(pre_fifo_axis_tvalid),
        .s_axis({pre_fifo_axis_tkeep,pre_fifo_axis_tdata}),
        .s_axis_wght_aclk(s_axis_wght_aclk),
        .s_axis_wght_areset(s_axis_wght_areset),
        .s_axis_wght_tdata(s_axis_wght_tdata),
        .s_axis_wght_tkeep(s_axis_wght_tkeep),
        .s_axis_wght_tlast(s_axis_wght_tlast),
        .s_axis_wght_tready(s_axis_wght_tready),
        .s_axis_wght_tvalid(s_axis_wght_tvalid),
        .\upsize.m_axis_tvalid_reg1 (\upsize.m_axis_tvalid_reg1 ),
        .\upsize.s_axis_tvalid_reg (\upsize.s_axis_tvalid_reg ),
        .\upsize.s_axis_tvalid_reg_reg_0 (fifo_inst_n_144),
        .\upsize.seg_reg_reg[0]_0 (\upsize_pre.adapter_inst_n_1 ));
endmodule

(* ORIG_REF_NAME = "axis_async_fifo_adapter" *) 
module KanTop_KanAcceleratorWrapper_0_0_axis_async_fifo_adapter__parameterized0
   (s_rst_sync3_reg,
    \m_axis_tvalid_pipe_reg_reg[1] ,
    \upsize.s_axis_tvalid_reg ,
    \m_axis_pipe_reg_reg[1][73] ,
    m_axis_rslt_tlast,
    core_clk,
    Q,
    m_axis_rslt_aclk,
    m_axis_rslt_areset,
    s_rst_sync1_reg,
    SR,
    int_jnr_rslt_m_axis_tlast,
    int_jnr_rslt_m_axis_tvalid,
    m_axis_rslt_tready,
    m_axis_tdata,
    \joiner_logic_genblock.generate_tlast_out ,
    \joiner_logic_genblock.m_axis_tlast_int );
  output s_rst_sync3_reg;
  output \m_axis_tvalid_pipe_reg_reg[1] ;
  output \upsize.s_axis_tvalid_reg ;
  output [72:0]\m_axis_pipe_reg_reg[1][73] ;
  output m_axis_rslt_tlast;
  input core_clk;
  input [0:0]Q;
  input m_axis_rslt_aclk;
  input m_axis_rslt_areset;
  input s_rst_sync1_reg;
  input [0:0]SR;
  input int_jnr_rslt_m_axis_tlast;
  input int_jnr_rslt_m_axis_tvalid;
  input m_axis_rslt_tready;
  input [11:0]m_axis_tdata;
  input \joiner_logic_genblock.generate_tlast_out ;
  input \joiner_logic_genblock.m_axis_tlast_int ;

  wire [0:0]Q;
  wire [0:0]SR;
  wire core_clk;
  wire int_jnr_rslt_m_axis_tlast;
  wire int_jnr_rslt_m_axis_tvalid;
  wire \joiner_logic_genblock.generate_tlast_out ;
  wire \joiner_logic_genblock.m_axis_tlast_int ;
  wire [72:0]\m_axis_pipe_reg_reg[1][73] ;
  wire m_axis_rslt_aclk;
  wire m_axis_rslt_areset;
  wire m_axis_rslt_tlast;
  wire m_axis_rslt_tready;
  wire [11:0]m_axis_tdata;
  wire \m_axis_tvalid_pipe_reg_reg[1] ;
  wire [61:0]pre_fifo_axis_tdata;
  wire [7:1]pre_fifo_axis_tkeep;
  wire pre_fifo_axis_tlast;
  wire pre_fifo_axis_tvalid;
  wire s_rst_sync1_reg;
  wire s_rst_sync3_reg;
  wire \upsize.m_axis_tvalid_reg11_out ;
  wire \upsize.s_axis_tvalid_reg ;

  KanTop_KanAcceleratorWrapper_0_0_axis_async_fifo__parameterized0 fifo_inst
       (.Q(Q),
        .SR(SR),
        .core_clk(core_clk),
        .\m_axis_pipe_reg_reg[1][73]_0 (\m_axis_pipe_reg_reg[1][73] ),
        .m_axis_rslt_aclk(m_axis_rslt_aclk),
        .m_axis_rslt_areset(m_axis_rslt_areset),
        .m_axis_rslt_tlast(m_axis_rslt_tlast),
        .m_axis_rslt_tready(m_axis_rslt_tready),
        .\m_axis_tvalid_pipe_reg_reg[1]_0 (\m_axis_tvalid_pipe_reg_reg[1] ),
        .pre_fifo_axis_tlast(pre_fifo_axis_tlast),
        .pre_fifo_axis_tvalid(pre_fifo_axis_tvalid),
        .s_axis({pre_fifo_axis_tkeep[7],pre_fifo_axis_tkeep[5],pre_fifo_axis_tkeep[3],pre_fifo_axis_tkeep[1],pre_fifo_axis_tdata[61],pre_fifo_axis_tdata[58:48],pre_fifo_axis_tdata[43:31],pre_fifo_axis_tdata[26:16],pre_fifo_axis_tdata[13],pre_fifo_axis_tdata[10:0]}),
        .s_rst_sync1_reg(s_rst_sync1_reg),
        .s_rst_sync3_reg_reg_0(s_rst_sync3_reg),
        .\upsize.m_axis_tvalid_reg11_out (\upsize.m_axis_tvalid_reg11_out ));
  KanTop_KanAcceleratorWrapper_0_0_axis_adapter__parameterized0 \upsize_pre.adapter_inst 
       (.Q(Q),
        .core_clk(core_clk),
        .int_jnr_rslt_m_axis_tlast(int_jnr_rslt_m_axis_tlast),
        .int_jnr_rslt_m_axis_tvalid(int_jnr_rslt_m_axis_tvalid),
        .\joiner_logic_genblock.generate_tlast_out (\joiner_logic_genblock.generate_tlast_out ),
        .\joiner_logic_genblock.m_axis_tlast_int (\joiner_logic_genblock.m_axis_tlast_int ),
        .m_axis_tdata(m_axis_tdata),
        .pre_fifo_axis_tlast(pre_fifo_axis_tlast),
        .pre_fifo_axis_tvalid(pre_fifo_axis_tvalid),
        .s_axis({pre_fifo_axis_tkeep[7],pre_fifo_axis_tkeep[5],pre_fifo_axis_tkeep[3],pre_fifo_axis_tkeep[1],pre_fifo_axis_tdata[61],pre_fifo_axis_tdata[58:48],pre_fifo_axis_tdata[43:31],pre_fifo_axis_tdata[26:16],pre_fifo_axis_tdata[13],pre_fifo_axis_tdata[10:0]}),
        .\upsize.m_axis_tvalid_reg11_out (\upsize.m_axis_tvalid_reg11_out ),
        .\upsize.s_axis_tvalid_reg_reg_0 (\upsize.s_axis_tvalid_reg ));
endmodule

(* ORIG_REF_NAME = "axis_broadcast" *) 
module KanTop_KanAcceleratorWrapper_0_0_axis_broadcast
   (s_axis_tready_reg_reg_0,
    temp_m_axis_tlast_reg,
    s_axis_grid_tlast_int,
    temp_m_axis_tvalid_reg,
    stage_1_in_axis_grid_tlast,
    \m_axis_tvalid_reg_reg[1]_0 ,
    stage_1_in_axis_grid_tlast_0,
    \temp_m_axis_tdata_reg_reg[15]_0 ,
    \m_axis_tdata_reg_reg[15]_0 ,
    Q,
    core_clk,
    int_mcu_grid_m_axis_tlast,
    \m_axis_tdata_reg_reg[0]_0 ,
    m_axis_tlast_reg_reg_0,
    temp_m_axis_tvalid_reg_reg_0,
    temp_m_axis_tlast_reg_reg_0,
    D,
    \m_axis_tvalid_reg_reg[0]_0 ,
    temp_m_axis_tlast_reg_reg_1,
    \temp_m_axis_tdata_reg_reg[15]_1 ,
    \m_axis_tdata_reg_reg[15]_1 );
  output s_axis_tready_reg_reg_0;
  output temp_m_axis_tlast_reg;
  output [0:0]s_axis_grid_tlast_int;
  output temp_m_axis_tvalid_reg;
  output stage_1_in_axis_grid_tlast;
  output [1:0]\m_axis_tvalid_reg_reg[1]_0 ;
  output stage_1_in_axis_grid_tlast_0;
  output [15:0]\temp_m_axis_tdata_reg_reg[15]_0 ;
  output [15:0]\m_axis_tdata_reg_reg[15]_0 ;
  input [0:0]Q;
  input core_clk;
  input int_mcu_grid_m_axis_tlast;
  input \m_axis_tdata_reg_reg[0]_0 ;
  input m_axis_tlast_reg_reg_0;
  input temp_m_axis_tvalid_reg_reg_0;
  input temp_m_axis_tlast_reg_reg_0;
  input [0:0]D;
  input \m_axis_tvalid_reg_reg[0]_0 ;
  input temp_m_axis_tlast_reg_reg_1;
  input [15:0]\temp_m_axis_tdata_reg_reg[15]_1 ;
  input [15:0]\m_axis_tdata_reg_reg[15]_1 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire core_clk;
  wire int_mcu_grid_m_axis_tlast;
  wire \m_axis_tdata_reg_reg[0]_0 ;
  wire [15:0]\m_axis_tdata_reg_reg[15]_0 ;
  wire [15:0]\m_axis_tdata_reg_reg[15]_1 ;
  wire m_axis_tlast_reg_reg_0;
  wire [0:0]m_axis_tvalid_next;
  wire \m_axis_tvalid_reg_reg[0]_0 ;
  wire [1:0]\m_axis_tvalid_reg_reg[1]_0 ;
  wire [0:0]s_axis_grid_tlast_int;
  wire s_axis_tready_early;
  wire s_axis_tready_reg_reg_0;
  wire stage_1_in_axis_grid_tlast;
  wire stage_1_in_axis_grid_tlast_0;
  wire store_axis_input_to_temp;
  wire [15:0]\temp_m_axis_tdata_reg_reg[15]_0 ;
  wire [15:0]\temp_m_axis_tdata_reg_reg[15]_1 ;
  wire temp_m_axis_tlast_reg;
  wire temp_m_axis_tlast_reg_reg_0;
  wire temp_m_axis_tlast_reg_reg_1;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_i_1__13_n_0;
  wire temp_m_axis_tvalid_reg_reg_0;

  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg_reg[15]_1 [0]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg_reg[15]_1 [10]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg_reg[15]_1 [11]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg_reg[15]_1 [12]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg_reg[15]_1 [13]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg_reg[15]_1 [14]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg_reg[15]_1 [15]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg_reg[15]_1 [1]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg_reg[15]_1 [2]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg_reg[15]_1 [3]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg_reg[15]_1 [4]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg_reg[15]_1 [5]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg_reg[15]_1 [6]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg_reg[15]_1 [7]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg_reg[15]_1 [8]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg_reg[15]_1 [9]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(m_axis_tlast_reg_reg_0),
        .Q(s_axis_grid_tlast_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT5 #(
    .INIT(32'hAFEEAAAA)) 
    \m_axis_tvalid_reg[0]_i_1 
       (.I0(\m_axis_tvalid_reg_reg[0]_0 ),
        .I1(temp_m_axis_tvalid_reg),
        .I2(temp_m_axis_tvalid_reg_reg_0),
        .I3(s_axis_tready_reg_reg_0),
        .I4(\m_axis_tdata_reg_reg[0]_0 ),
        .O(m_axis_tvalid_next));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tvalid_reg_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_next),
        .Q(\m_axis_tvalid_reg_reg[1]_0 [0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tvalid_reg_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(D),
        .Q(\m_axis_tvalid_reg_reg[1]_0 [1]),
        .R(Q));
  LUT5 #(
    .INIT(32'hBBBBAAAB)) 
    s_axis_tready_reg_i_1__13
       (.I0(\m_axis_tdata_reg_reg[0]_0 ),
        .I1(temp_m_axis_tvalid_reg),
        .I2(\m_axis_tvalid_reg_reg[1]_0 [0]),
        .I3(\m_axis_tvalid_reg_reg[1]_0 [1]),
        .I4(temp_m_axis_tvalid_reg_reg_0),
        .O(s_axis_tready_early));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_early),
        .Q(s_axis_tready_reg_reg_0),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_1 [0]),
        .Q(\temp_m_axis_tdata_reg_reg[15]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_1 [10]),
        .Q(\temp_m_axis_tdata_reg_reg[15]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_1 [11]),
        .Q(\temp_m_axis_tdata_reg_reg[15]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_1 [12]),
        .Q(\temp_m_axis_tdata_reg_reg[15]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_1 [13]),
        .Q(\temp_m_axis_tdata_reg_reg[15]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_1 [14]),
        .Q(\temp_m_axis_tdata_reg_reg[15]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_1 [15]),
        .Q(\temp_m_axis_tdata_reg_reg[15]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_1 [1]),
        .Q(\temp_m_axis_tdata_reg_reg[15]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_1 [2]),
        .Q(\temp_m_axis_tdata_reg_reg[15]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_1 [3]),
        .Q(\temp_m_axis_tdata_reg_reg[15]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_1 [4]),
        .Q(\temp_m_axis_tdata_reg_reg[15]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_1 [5]),
        .Q(\temp_m_axis_tdata_reg_reg[15]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_1 [6]),
        .Q(\temp_m_axis_tdata_reg_reg[15]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_1 [7]),
        .Q(\temp_m_axis_tdata_reg_reg[15]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_1 [8]),
        .Q(\temp_m_axis_tdata_reg_reg[15]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_1 [9]),
        .Q(\temp_m_axis_tdata_reg_reg[15]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    temp_m_axis_tlast_reg_i_1__13
       (.I0(s_axis_tready_reg_reg_0),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .O(store_axis_input_to_temp));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'hE)) 
    temp_m_axis_tlast_reg_i_2__12
       (.I0(s_axis_grid_tlast_int),
        .I1(temp_m_axis_tlast_reg_reg_1),
        .O(stage_1_in_axis_grid_tlast_0));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'hE)) 
    temp_m_axis_tlast_reg_i_2__9
       (.I0(s_axis_grid_tlast_int),
        .I1(temp_m_axis_tlast_reg_reg_0),
        .O(stage_1_in_axis_grid_tlast));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(int_mcu_grid_m_axis_tlast),
        .Q(temp_m_axis_tlast_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT4 #(
    .INIT(16'hC704)) 
    temp_m_axis_tvalid_reg_i_1__13
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(s_axis_tready_reg_reg_0),
        .I2(\m_axis_tdata_reg_reg[0]_0 ),
        .I3(temp_m_axis_tvalid_reg),
        .O(temp_m_axis_tvalid_reg_i_1__13_n_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(temp_m_axis_tvalid_reg_i_1__13_n_0),
        .Q(temp_m_axis_tvalid_reg),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axis_broadcast" *) 
module KanTop_KanAcceleratorWrapper_0_0_axis_broadcast_38
   (s_axis_tready_reg_reg_0,
    temp_m_axis_tlast_reg_0,
    s_axis_scle_tlast_int,
    temp_m_axis_tvalid_reg,
    stage_1_in_axis_scle_tlast,
    \m_axis_tvalid_reg_reg[1]_0 ,
    stage_1_in_axis_scle_tlast_0,
    \temp_m_axis_tdata_reg_reg[15]_0 ,
    \m_axis_tdata_reg_reg[15]_0 ,
    Q,
    core_clk,
    int_mcu_scle_m_axis_tlast,
    \m_axis_tdata_reg_reg[0]_0 ,
    m_axis_tlast_reg_reg_0,
    empty_reg,
    temp_m_axis_tlast_reg_reg_0,
    D,
    \m_axis_tvalid_reg_reg[0]_0 ,
    temp_m_axis_tlast_reg_reg_1,
    \temp_m_axis_tdata_reg_reg[15]_1 ,
    \m_axis_tdata_reg_reg[15]_1 );
  output s_axis_tready_reg_reg_0;
  output temp_m_axis_tlast_reg_0;
  output [0:0]s_axis_scle_tlast_int;
  output temp_m_axis_tvalid_reg;
  output stage_1_in_axis_scle_tlast;
  output [1:0]\m_axis_tvalid_reg_reg[1]_0 ;
  output stage_1_in_axis_scle_tlast_0;
  output [15:0]\temp_m_axis_tdata_reg_reg[15]_0 ;
  output [15:0]\m_axis_tdata_reg_reg[15]_0 ;
  input [0:0]Q;
  input core_clk;
  input int_mcu_scle_m_axis_tlast;
  input \m_axis_tdata_reg_reg[0]_0 ;
  input m_axis_tlast_reg_reg_0;
  input empty_reg;
  input temp_m_axis_tlast_reg_reg_0;
  input [0:0]D;
  input \m_axis_tvalid_reg_reg[0]_0 ;
  input temp_m_axis_tlast_reg_reg_1;
  input [15:0]\temp_m_axis_tdata_reg_reg[15]_1 ;
  input [15:0]\m_axis_tdata_reg_reg[15]_1 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire core_clk;
  wire empty_reg;
  wire int_mcu_scle_m_axis_tlast;
  wire \m_axis_tdata_reg_reg[0]_0 ;
  wire [15:0]\m_axis_tdata_reg_reg[15]_0 ;
  wire [15:0]\m_axis_tdata_reg_reg[15]_1 ;
  wire m_axis_tlast_reg_reg_0;
  wire [0:0]m_axis_tvalid_next;
  wire \m_axis_tvalid_reg_reg[0]_0 ;
  wire [1:0]\m_axis_tvalid_reg_reg[1]_0 ;
  wire [0:0]s_axis_scle_tlast_int;
  wire s_axis_tready_early;
  wire s_axis_tready_reg_reg_0;
  wire stage_1_in_axis_scle_tlast;
  wire stage_1_in_axis_scle_tlast_0;
  wire store_axis_input_to_temp;
  wire [15:0]\temp_m_axis_tdata_reg_reg[15]_0 ;
  wire [15:0]\temp_m_axis_tdata_reg_reg[15]_1 ;
  wire temp_m_axis_tlast_reg_0;
  wire temp_m_axis_tlast_reg_reg_0;
  wire temp_m_axis_tlast_reg_reg_1;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_i_1__14_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg_reg[15]_1 [0]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg_reg[15]_1 [10]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg_reg[15]_1 [11]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg_reg[15]_1 [12]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg_reg[15]_1 [13]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg_reg[15]_1 [14]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg_reg[15]_1 [15]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg_reg[15]_1 [1]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg_reg[15]_1 [2]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg_reg[15]_1 [3]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg_reg[15]_1 [4]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg_reg[15]_1 [5]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg_reg[15]_1 [6]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg_reg[15]_1 [7]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg_reg[15]_1 [8]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg_reg[15]_1 [9]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(m_axis_tlast_reg_reg_0),
        .Q(s_axis_scle_tlast_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT5 #(
    .INIT(32'hAFEEAAAA)) 
    \m_axis_tvalid_reg[0]_i_1__0 
       (.I0(\m_axis_tvalid_reg_reg[0]_0 ),
        .I1(temp_m_axis_tvalid_reg),
        .I2(empty_reg),
        .I3(s_axis_tready_reg_reg_0),
        .I4(\m_axis_tdata_reg_reg[0]_0 ),
        .O(m_axis_tvalid_next));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tvalid_reg_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_next),
        .Q(\m_axis_tvalid_reg_reg[1]_0 [0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tvalid_reg_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(D),
        .Q(\m_axis_tvalid_reg_reg[1]_0 [1]),
        .R(Q));
  LUT5 #(
    .INIT(32'hBBBBAAAB)) 
    s_axis_tready_reg_i_1__16
       (.I0(\m_axis_tdata_reg_reg[0]_0 ),
        .I1(temp_m_axis_tvalid_reg),
        .I2(\m_axis_tvalid_reg_reg[1]_0 [0]),
        .I3(\m_axis_tvalid_reg_reg[1]_0 [1]),
        .I4(empty_reg),
        .O(s_axis_tready_early));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_early),
        .Q(s_axis_tready_reg_reg_0),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_1 [0]),
        .Q(\temp_m_axis_tdata_reg_reg[15]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_1 [10]),
        .Q(\temp_m_axis_tdata_reg_reg[15]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_1 [11]),
        .Q(\temp_m_axis_tdata_reg_reg[15]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_1 [12]),
        .Q(\temp_m_axis_tdata_reg_reg[15]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_1 [13]),
        .Q(\temp_m_axis_tdata_reg_reg[15]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_1 [14]),
        .Q(\temp_m_axis_tdata_reg_reg[15]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_1 [15]),
        .Q(\temp_m_axis_tdata_reg_reg[15]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_1 [1]),
        .Q(\temp_m_axis_tdata_reg_reg[15]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_1 [2]),
        .Q(\temp_m_axis_tdata_reg_reg[15]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_1 [3]),
        .Q(\temp_m_axis_tdata_reg_reg[15]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_1 [4]),
        .Q(\temp_m_axis_tdata_reg_reg[15]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_1 [5]),
        .Q(\temp_m_axis_tdata_reg_reg[15]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_1 [6]),
        .Q(\temp_m_axis_tdata_reg_reg[15]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_1 [7]),
        .Q(\temp_m_axis_tdata_reg_reg[15]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_1 [8]),
        .Q(\temp_m_axis_tdata_reg_reg[15]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_1 [9]),
        .Q(\temp_m_axis_tdata_reg_reg[15]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    temp_m_axis_tlast_reg_i_1__15
       (.I0(s_axis_tready_reg_reg_0),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .O(store_axis_input_to_temp));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'hE)) 
    temp_m_axis_tlast_reg_i_2__11
       (.I0(s_axis_scle_tlast_int),
        .I1(temp_m_axis_tlast_reg_reg_0),
        .O(stage_1_in_axis_scle_tlast));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'hE)) 
    temp_m_axis_tlast_reg_i_2__14
       (.I0(s_axis_scle_tlast_int),
        .I1(temp_m_axis_tlast_reg_reg_1),
        .O(stage_1_in_axis_scle_tlast_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(int_mcu_scle_m_axis_tlast),
        .Q(temp_m_axis_tlast_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'hC704)) 
    temp_m_axis_tvalid_reg_i_1__14
       (.I0(empty_reg),
        .I1(s_axis_tready_reg_reg_0),
        .I2(\m_axis_tdata_reg_reg[0]_0 ),
        .I3(temp_m_axis_tvalid_reg),
        .O(temp_m_axis_tvalid_reg_i_1__14_n_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(temp_m_axis_tvalid_reg_i_1__14_n_0),
        .Q(temp_m_axis_tvalid_reg),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axis_mux" *) 
module KanTop_KanAcceleratorWrapper_0_0_axis_mux
   (\joiner_logic_genblock.generate_tlast_out ,
    \joiner_logic_genblock.m_axis_tlast_int ,
    m_axis_tvalid_reg_reg_0,
    D,
    \select_reg_reg[1]_0 ,
    s_axis_tready_early,
    \s_axis_tready_reg_reg[3]_0 ,
    \joiner_logic_genblock.use_channels_reg_reg[1] ,
    \joiner_logic_genblock.use_channels_reg_reg[2] ,
    \joiner_logic_genblock.use_channels_reg_reg[3] ,
    mask_next,
    grant_valid_reg_reg,
    \joiner_logic_genblock.use_channels_reg_reg[3]_0 ,
    \FSM_sequential_joiner_logic_genblock.fsm_state_reg[0] ,
    \rst_pipeline_reg[3] ,
    \joiner_logic_genblock.use_channels_reg_reg[2]_0 ,
    int_jnr_rslt_m_axis_tlast,
    \FSM_sequential_joiner_logic_genblock.fsm_state_reg[0]_0 ,
    \m_axis_tdata_reg_reg[13]_0 ,
    Q,
    core_clk,
    current_s_tlast,
    current_s_tuser,
    frame_reg_reg_0,
    \joiner_logic_genblock.use_channels_reg_reg[2]_1 ,
    operation_start,
    \select_reg_reg[1]_1 ,
    \FSM_sequential_joiner_logic_genblock.fsm_state_reg[1] ,
    s_axis_tready_reg_reg,
    int_buf_rslt_m_axis_tvalid,
    E,
    extra_sig_out,
    s_axis_tready_reg_reg_0,
    s_axis_tready_reg_reg_1,
    s_axis_tready_reg_reg_2,
    s_axis_tready_reg_reg_3,
    s_axis_tready_reg_reg_4,
    s_axis_tready_reg_reg_5,
    \upsize.s_axis_tvalid_reg ,
    \joiner_logic_genblock.grant_valid ,
    grant_valid_reg_reg_0,
    grant_valid_reg_reg_1,
    \joiner_logic_genblock.use_channels_reg_reg[2]_2 ,
    \joiner_logic_genblock.use_channels_reg_reg[2]_3 ,
    grant_valid_reg_reg_2,
    \joiner_logic_genblock.use_channels_reg_reg[1]_0 ,
    grant_valid_reg_reg_3,
    \joiner_logic_genblock.use_channels_reg_reg[0] ,
    grant_valid_reg_reg_4,
    \temp_m_axis_tdata_reg_reg[13]_0 );
  output \joiner_logic_genblock.generate_tlast_out ;
  output \joiner_logic_genblock.m_axis_tlast_int ;
  output m_axis_tvalid_reg_reg_0;
  output [1:0]D;
  output [1:0]\select_reg_reg[1]_0 ;
  output s_axis_tready_early;
  output [3:0]\s_axis_tready_reg_reg[3]_0 ;
  output \joiner_logic_genblock.use_channels_reg_reg[1] ;
  output \joiner_logic_genblock.use_channels_reg_reg[2] ;
  output \joiner_logic_genblock.use_channels_reg_reg[3] ;
  output mask_next;
  output [0:0]grant_valid_reg_reg;
  output \joiner_logic_genblock.use_channels_reg_reg[3]_0 ;
  output [2:0]\FSM_sequential_joiner_logic_genblock.fsm_state_reg[0] ;
  output \rst_pipeline_reg[3] ;
  output \joiner_logic_genblock.use_channels_reg_reg[2]_0 ;
  output int_jnr_rslt_m_axis_tlast;
  output \FSM_sequential_joiner_logic_genblock.fsm_state_reg[0]_0 ;
  output [11:0]\m_axis_tdata_reg_reg[13]_0 ;
  input [0:0]Q;
  input core_clk;
  input current_s_tlast;
  input [0:0]current_s_tuser;
  input frame_reg_reg_0;
  input [1:0]\joiner_logic_genblock.use_channels_reg_reg[2]_1 ;
  input operation_start;
  input [1:0]\select_reg_reg[1]_1 ;
  input \FSM_sequential_joiner_logic_genblock.fsm_state_reg[1] ;
  input [3:0]s_axis_tready_reg_reg;
  input [3:0]int_buf_rslt_m_axis_tvalid;
  input [0:0]E;
  input [0:0]extra_sig_out;
  input [0:0]s_axis_tready_reg_reg_0;
  input [0:0]s_axis_tready_reg_reg_1;
  input [0:0]s_axis_tready_reg_reg_2;
  input [0:0]s_axis_tready_reg_reg_3;
  input [0:0]s_axis_tready_reg_reg_4;
  input [0:0]s_axis_tready_reg_reg_5;
  input \upsize.s_axis_tvalid_reg ;
  input \joiner_logic_genblock.grant_valid ;
  input grant_valid_reg_reg_0;
  input [3:0]grant_valid_reg_reg_1;
  input \joiner_logic_genblock.use_channels_reg_reg[2]_2 ;
  input [2:0]\joiner_logic_genblock.use_channels_reg_reg[2]_3 ;
  input grant_valid_reg_reg_2;
  input \joiner_logic_genblock.use_channels_reg_reg[1]_0 ;
  input grant_valid_reg_reg_3;
  input \joiner_logic_genblock.use_channels_reg_reg[0] ;
  input grant_valid_reg_reg_4;
  input [11:0]\temp_m_axis_tdata_reg_reg[13]_0 ;

  wire [1:0]D;
  wire [0:0]E;
  wire \FSM_sequential_joiner_logic_genblock.fsm_state[1]_i_2_n_0 ;
  wire [2:0]\FSM_sequential_joiner_logic_genblock.fsm_state_reg[0] ;
  wire \FSM_sequential_joiner_logic_genblock.fsm_state_reg[0]_0 ;
  wire \FSM_sequential_joiner_logic_genblock.fsm_state_reg[1] ;
  wire [0:0]Q;
  wire core_clk;
  wire current_s_tlast;
  wire [0:0]current_s_tuser;
  wire [0:0]extra_sig_out;
  wire frame_next6_in;
  wire frame_reg;
  wire frame_reg_i_4_n_0;
  wire frame_reg_i_5_n_0;
  wire frame_reg_i_6_n_0;
  wire frame_reg_reg_0;
  wire \grant_encoded_reg[1]_i_4_n_0 ;
  wire \grant_encoded_reg[1]_i_5_n_0 ;
  wire \grant_encoded_reg[1]_i_6_n_0 ;
  wire \grant_encoded_reg[1]_i_7_n_0 ;
  wire [0:0]grant_valid_reg_reg;
  wire grant_valid_reg_reg_0;
  wire [3:0]grant_valid_reg_reg_1;
  wire grant_valid_reg_reg_2;
  wire grant_valid_reg_reg_3;
  wire grant_valid_reg_reg_4;
  wire [3:0]int_buf_rslt_m_axis_tvalid;
  wire int_jnr_rslt_m_axis_tlast;
  wire \joiner_logic_genblock.generate_tlast_out ;
  wire \joiner_logic_genblock.grant_valid ;
  wire \joiner_logic_genblock.m_axis_tlast_int ;
  wire \joiner_logic_genblock.use_channels_reg_reg[0] ;
  wire \joiner_logic_genblock.use_channels_reg_reg[1] ;
  wire \joiner_logic_genblock.use_channels_reg_reg[1]_0 ;
  wire \joiner_logic_genblock.use_channels_reg_reg[2] ;
  wire \joiner_logic_genblock.use_channels_reg_reg[2]_0 ;
  wire [1:0]\joiner_logic_genblock.use_channels_reg_reg[2]_1 ;
  wire \joiner_logic_genblock.use_channels_reg_reg[2]_2 ;
  wire [2:0]\joiner_logic_genblock.use_channels_reg_reg[2]_3 ;
  wire \joiner_logic_genblock.use_channels_reg_reg[3] ;
  wire \joiner_logic_genblock.use_channels_reg_reg[3]_0 ;
  wire m_axis_tdata_reg;
  wire [11:0]\m_axis_tdata_reg_reg[13]_0 ;
  wire m_axis_tlast_reg_i_1__11_n_0;
  wire m_axis_tready_int_early;
  wire m_axis_tready_int_reg;
  wire \m_axis_tuser_reg[1]_i_1_n_0 ;
  wire m_axis_tvalid_int;
  wire m_axis_tvalid_reg_i_1__12_n_0;
  wire m_axis_tvalid_reg_reg_0;
  wire mask_next;
  wire operation_start;
  wire [13:0]p_0_in;
  wire \rst_pipeline_reg[3] ;
  wire s_axis_tready_early;
  wire [3:0]s_axis_tready_next;
  wire [3:0]s_axis_tready_reg_reg;
  wire [3:0]\s_axis_tready_reg_reg[3]_0 ;
  wire [0:0]s_axis_tready_reg_reg_0;
  wire [0:0]s_axis_tready_reg_reg_1;
  wire [0:0]s_axis_tready_reg_reg_2;
  wire [0:0]s_axis_tready_reg_reg_3;
  wire [0:0]s_axis_tready_reg_reg_4;
  wire [0:0]s_axis_tready_reg_reg_5;
  wire [1:0]select_next;
  wire \select_reg[1]_i_2_n_0 ;
  wire [1:0]\select_reg_reg[1]_0 ;
  wire [1:0]\select_reg_reg[1]_1 ;
  wire [13:0]temp_m_axis_tdata_reg;
  wire [11:0]\temp_m_axis_tdata_reg_reg[13]_0 ;
  wire temp_m_axis_tlast_reg;
  wire [1:1]temp_m_axis_tuser_reg;
  wire temp_m_axis_tvalid_next0_out;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_i_1__12_n_0;
  wire \upsize.s_axis_tvalid_reg ;

  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'h7340)) 
    \FSM_sequential_joiner_logic_genblock.fsm_state[0]_i_1 
       (.I0(\joiner_logic_genblock.use_channels_reg_reg[2]_1 [1]),
        .I1(\joiner_logic_genblock.use_channels_reg_reg[2]_1 [0]),
        .I2(\FSM_sequential_joiner_logic_genblock.fsm_state[1]_i_2_n_0 ),
        .I3(operation_start),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0515001000100010)) 
    \FSM_sequential_joiner_logic_genblock.fsm_state[1]_i_1 
       (.I0(Q),
        .I1(\joiner_logic_genblock.use_channels_reg_reg[2]_1 [1]),
        .I2(\joiner_logic_genblock.use_channels_reg_reg[2]_1 [0]),
        .I3(\FSM_sequential_joiner_logic_genblock.fsm_state[1]_i_2_n_0 ),
        .I4(operation_start),
        .I5(\FSM_sequential_joiner_logic_genblock.fsm_state_reg[1] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \FSM_sequential_joiner_logic_genblock.fsm_state[1]_i_2 
       (.I0(m_axis_tvalid_reg_reg_0),
        .I1(\upsize.s_axis_tvalid_reg ),
        .I2(\joiner_logic_genblock.m_axis_tlast_int ),
        .I3(\joiner_logic_genblock.generate_tlast_out ),
        .O(\FSM_sequential_joiner_logic_genblock.fsm_state[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h7770)) 
    frame_reg_i_1
       (.I0(current_s_tlast),
        .I1(m_axis_tvalid_int),
        .I2(frame_reg_reg_0),
        .I3(frame_reg),
        .O(frame_next6_in));
  LUT5 #(
    .INIT(32'hE2000000)) 
    frame_reg_i_2
       (.I0(frame_reg_i_4_n_0),
        .I1(\select_reg_reg[1]_0 [1]),
        .I2(frame_reg_i_5_n_0),
        .I3(frame_reg_i_6_n_0),
        .I4(frame_reg),
        .O(m_axis_tvalid_int));
  LUT5 #(
    .INIT(32'h8F808080)) 
    frame_reg_i_4
       (.I0(s_axis_tready_reg_reg[1]),
        .I1(int_buf_rslt_m_axis_tvalid[1]),
        .I2(\select_reg_reg[1]_0 [0]),
        .I3(s_axis_tready_reg_reg[0]),
        .I4(int_buf_rslt_m_axis_tvalid[0]),
        .O(frame_reg_i_4_n_0));
  LUT5 #(
    .INIT(32'h8F808080)) 
    frame_reg_i_5
       (.I0(s_axis_tready_reg_reg[3]),
        .I1(int_buf_rslt_m_axis_tvalid[3]),
        .I2(\select_reg_reg[1]_0 [0]),
        .I3(s_axis_tready_reg_reg[2]),
        .I4(int_buf_rslt_m_axis_tvalid[2]),
        .O(frame_reg_i_5_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    frame_reg_i_6
       (.I0(\s_axis_tready_reg_reg[3]_0 [3]),
        .I1(\s_axis_tready_reg_reg[3]_0 [2]),
        .I2(\select_reg_reg[1]_0 [1]),
        .I3(\s_axis_tready_reg_reg[3]_0 [1]),
        .I4(\select_reg_reg[1]_0 [0]),
        .I5(\s_axis_tready_reg_reg[3]_0 [0]),
        .O(frame_reg_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h8)) 
    frame_reg_i_8
       (.I0(s_axis_tready_reg_reg[3]),
        .I1(int_buf_rslt_m_axis_tvalid[3]),
        .O(\joiner_logic_genblock.use_channels_reg_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h8)) 
    frame_reg_i_9
       (.I0(s_axis_tready_reg_reg[2]),
        .I1(int_buf_rslt_m_axis_tvalid[2]),
        .O(\joiner_logic_genblock.use_channels_reg_reg[2]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    frame_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(frame_next6_in),
        .Q(frame_reg),
        .R(Q));
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \grant_encoded_reg[1]_i_2 
       (.I0(\joiner_logic_genblock.grant_valid ),
        .I1(\grant_encoded_reg[1]_i_4_n_0 ),
        .I2(\grant_encoded_reg[1]_i_5_n_0 ),
        .I3(\grant_encoded_reg[1]_i_6_n_0 ),
        .I4(\grant_encoded_reg[1]_i_7_n_0 ),
        .O(grant_valid_reg_reg));
  LUT5 #(
    .INIT(32'h80000000)) 
    \grant_encoded_reg[1]_i_4 
       (.I0(int_buf_rslt_m_axis_tvalid[1]),
        .I1(s_axis_tready_reg_reg[1]),
        .I2(grant_valid_reg_reg_3),
        .I3(\s_axis_tready_reg_reg[3]_0 [1]),
        .I4(grant_valid_reg_reg_1[1]),
        .O(\grant_encoded_reg[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \grant_encoded_reg[1]_i_5 
       (.I0(int_buf_rslt_m_axis_tvalid[2]),
        .I1(s_axis_tready_reg_reg[2]),
        .I2(grant_valid_reg_reg_2),
        .I3(\s_axis_tready_reg_reg[3]_0 [2]),
        .I4(grant_valid_reg_reg_1[2]),
        .O(\grant_encoded_reg[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \grant_encoded_reg[1]_i_6 
       (.I0(int_buf_rslt_m_axis_tvalid[3]),
        .I1(s_axis_tready_reg_reg[3]),
        .I2(grant_valid_reg_reg_0),
        .I3(\s_axis_tready_reg_reg[3]_0 [3]),
        .I4(grant_valid_reg_reg_1[3]),
        .O(\grant_encoded_reg[1]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \grant_encoded_reg[1]_i_7 
       (.I0(int_buf_rslt_m_axis_tvalid[0]),
        .I1(s_axis_tready_reg_reg[0]),
        .I2(grant_valid_reg_reg_4),
        .I3(\s_axis_tready_reg_reg[3]_0 [0]),
        .I4(grant_valid_reg_reg_1[0]),
        .O(\grant_encoded_reg[1]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \joiner_logic_genblock.operation_complete_i_1 
       (.I0(\FSM_sequential_joiner_logic_genblock.fsm_state[1]_i_2_n_0 ),
        .I1(\joiner_logic_genblock.use_channels_reg_reg[2]_1 [0]),
        .I2(\joiner_logic_genblock.use_channels_reg_reg[2]_1 [1]),
        .O(\FSM_sequential_joiner_logic_genblock.fsm_state_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAA2A222200202222)) 
    \joiner_logic_genblock.use_channels_reg[0]_i_1 
       (.I0(\rst_pipeline_reg[3] ),
        .I1(\joiner_logic_genblock.use_channels_reg_reg[0] ),
        .I2(\joiner_logic_genblock.use_channels_reg_reg[2]_1 [0]),
        .I3(\joiner_logic_genblock.use_channels_reg_reg[2]_1 [1]),
        .I4(operation_start),
        .I5(\joiner_logic_genblock.use_channels_reg_reg[2]_3 [0]),
        .O(\FSM_sequential_joiner_logic_genblock.fsm_state_reg[0] [0]));
  LUT6 #(
    .INIT(64'hAA2A222200202222)) 
    \joiner_logic_genblock.use_channels_reg[1]_i_1 
       (.I0(\rst_pipeline_reg[3] ),
        .I1(\joiner_logic_genblock.use_channels_reg_reg[1]_0 ),
        .I2(\joiner_logic_genblock.use_channels_reg_reg[2]_1 [0]),
        .I3(\joiner_logic_genblock.use_channels_reg_reg[2]_1 [1]),
        .I4(operation_start),
        .I5(\joiner_logic_genblock.use_channels_reg_reg[2]_3 [1]),
        .O(\FSM_sequential_joiner_logic_genblock.fsm_state_reg[0] [1]));
  LUT6 #(
    .INIT(64'hAA2A222200202222)) 
    \joiner_logic_genblock.use_channels_reg[2]_i_1 
       (.I0(\rst_pipeline_reg[3] ),
        .I1(\joiner_logic_genblock.use_channels_reg_reg[2]_2 ),
        .I2(\joiner_logic_genblock.use_channels_reg_reg[2]_1 [0]),
        .I3(\joiner_logic_genblock.use_channels_reg_reg[2]_1 [1]),
        .I4(operation_start),
        .I5(\joiner_logic_genblock.use_channels_reg_reg[2]_3 [2]),
        .O(\FSM_sequential_joiner_logic_genblock.fsm_state_reg[0] [2]));
  LUT6 #(
    .INIT(64'h1000100015051000)) 
    \joiner_logic_genblock.use_channels_reg[3]_i_3 
       (.I0(Q),
        .I1(\joiner_logic_genblock.use_channels_reg_reg[2]_1 [1]),
        .I2(\joiner_logic_genblock.use_channels_reg_reg[2]_1 [0]),
        .I3(\FSM_sequential_joiner_logic_genblock.fsm_state[1]_i_2_n_0 ),
        .I4(operation_start),
        .I5(\FSM_sequential_joiner_logic_genblock.fsm_state_reg[1] ),
        .O(\rst_pipeline_reg[3] ));
  LUT5 #(
    .INIT(32'hEAFF2A00)) 
    \m_axis_tdata_reg[0]_i_1__11 
       (.I0(\temp_m_axis_tdata_reg_reg[13]_0 [0]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(\upsize.s_axis_tvalid_reg ),
        .I3(m_axis_tready_int_reg),
        .I4(temp_m_axis_tdata_reg[0]),
        .O(p_0_in[0]));
  LUT5 #(
    .INIT(32'hEAFF2A00)) 
    \m_axis_tdata_reg[10]_i_1__11 
       (.I0(\temp_m_axis_tdata_reg_reg[13]_0 [10]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(\upsize.s_axis_tvalid_reg ),
        .I3(m_axis_tready_int_reg),
        .I4(temp_m_axis_tdata_reg[10]),
        .O(p_0_in[10]));
  LUT3 #(
    .INIT(8'h3B)) 
    \m_axis_tdata_reg[13]_i_1__11 
       (.I0(m_axis_tready_int_reg),
        .I1(\upsize.s_axis_tvalid_reg ),
        .I2(m_axis_tvalid_reg_reg_0),
        .O(m_axis_tdata_reg));
  LUT5 #(
    .INIT(32'hEAFF2A00)) 
    \m_axis_tdata_reg[13]_i_2 
       (.I0(\temp_m_axis_tdata_reg_reg[13]_0 [11]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(\upsize.s_axis_tvalid_reg ),
        .I3(m_axis_tready_int_reg),
        .I4(temp_m_axis_tdata_reg[13]),
        .O(p_0_in[13]));
  LUT5 #(
    .INIT(32'hEAFF2A00)) 
    \m_axis_tdata_reg[1]_i_1__11 
       (.I0(\temp_m_axis_tdata_reg_reg[13]_0 [1]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(\upsize.s_axis_tvalid_reg ),
        .I3(m_axis_tready_int_reg),
        .I4(temp_m_axis_tdata_reg[1]),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'hEAFF2A00)) 
    \m_axis_tdata_reg[2]_i_1__11 
       (.I0(\temp_m_axis_tdata_reg_reg[13]_0 [2]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(\upsize.s_axis_tvalid_reg ),
        .I3(m_axis_tready_int_reg),
        .I4(temp_m_axis_tdata_reg[2]),
        .O(p_0_in[2]));
  LUT5 #(
    .INIT(32'hEAFF2A00)) 
    \m_axis_tdata_reg[3]_i_1__11 
       (.I0(\temp_m_axis_tdata_reg_reg[13]_0 [3]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(\upsize.s_axis_tvalid_reg ),
        .I3(m_axis_tready_int_reg),
        .I4(temp_m_axis_tdata_reg[3]),
        .O(p_0_in[3]));
  LUT5 #(
    .INIT(32'hEAFF2A00)) 
    \m_axis_tdata_reg[4]_i_1__11 
       (.I0(\temp_m_axis_tdata_reg_reg[13]_0 [4]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(\upsize.s_axis_tvalid_reg ),
        .I3(m_axis_tready_int_reg),
        .I4(temp_m_axis_tdata_reg[4]),
        .O(p_0_in[4]));
  LUT5 #(
    .INIT(32'hEAFF2A00)) 
    \m_axis_tdata_reg[5]_i_1__11 
       (.I0(\temp_m_axis_tdata_reg_reg[13]_0 [5]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(\upsize.s_axis_tvalid_reg ),
        .I3(m_axis_tready_int_reg),
        .I4(temp_m_axis_tdata_reg[5]),
        .O(p_0_in[5]));
  LUT5 #(
    .INIT(32'hEAFF2A00)) 
    \m_axis_tdata_reg[6]_i_1__11 
       (.I0(\temp_m_axis_tdata_reg_reg[13]_0 [6]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(\upsize.s_axis_tvalid_reg ),
        .I3(m_axis_tready_int_reg),
        .I4(temp_m_axis_tdata_reg[6]),
        .O(p_0_in[6]));
  LUT5 #(
    .INIT(32'hEAFF2A00)) 
    \m_axis_tdata_reg[7]_i_1__11 
       (.I0(\temp_m_axis_tdata_reg_reg[13]_0 [7]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(\upsize.s_axis_tvalid_reg ),
        .I3(m_axis_tready_int_reg),
        .I4(temp_m_axis_tdata_reg[7]),
        .O(p_0_in[7]));
  LUT5 #(
    .INIT(32'hEAFF2A00)) 
    \m_axis_tdata_reg[8]_i_1__11 
       (.I0(\temp_m_axis_tdata_reg_reg[13]_0 [8]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(\upsize.s_axis_tvalid_reg ),
        .I3(m_axis_tready_int_reg),
        .I4(temp_m_axis_tdata_reg[8]),
        .O(p_0_in[8]));
  LUT5 #(
    .INIT(32'hEAFF2A00)) 
    \m_axis_tdata_reg[9]_i_1__11 
       (.I0(\temp_m_axis_tdata_reg_reg[13]_0 [9]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(\upsize.s_axis_tvalid_reg ),
        .I3(m_axis_tready_int_reg),
        .I4(temp_m_axis_tdata_reg[9]),
        .O(p_0_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(m_axis_tdata_reg),
        .D(p_0_in[0]),
        .Q(\m_axis_tdata_reg_reg[13]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(m_axis_tdata_reg),
        .D(p_0_in[10]),
        .Q(\m_axis_tdata_reg_reg[13]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(m_axis_tdata_reg),
        .D(p_0_in[13]),
        .Q(\m_axis_tdata_reg_reg[13]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(m_axis_tdata_reg),
        .D(p_0_in[1]),
        .Q(\m_axis_tdata_reg_reg[13]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(m_axis_tdata_reg),
        .D(p_0_in[2]),
        .Q(\m_axis_tdata_reg_reg[13]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(m_axis_tdata_reg),
        .D(p_0_in[3]),
        .Q(\m_axis_tdata_reg_reg[13]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(m_axis_tdata_reg),
        .D(p_0_in[4]),
        .Q(\m_axis_tdata_reg_reg[13]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(m_axis_tdata_reg),
        .D(p_0_in[5]),
        .Q(\m_axis_tdata_reg_reg[13]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(m_axis_tdata_reg),
        .D(p_0_in[6]),
        .Q(\m_axis_tdata_reg_reg[13]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(m_axis_tdata_reg),
        .D(p_0_in[7]),
        .Q(\m_axis_tdata_reg_reg[13]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(m_axis_tdata_reg),
        .D(p_0_in[8]),
        .Q(\m_axis_tdata_reg_reg[13]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(m_axis_tdata_reg),
        .D(p_0_in[9]),
        .Q(\m_axis_tdata_reg_reg[13]_0 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEAFF2A00)) 
    m_axis_tlast_reg_i_1__11
       (.I0(current_s_tlast),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(\upsize.s_axis_tvalid_reg ),
        .I3(m_axis_tready_int_reg),
        .I4(temp_m_axis_tlast_reg),
        .O(m_axis_tlast_reg_i_1__11_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(m_axis_tdata_reg),
        .D(m_axis_tlast_reg_i_1__11_n_0),
        .Q(\joiner_logic_genblock.m_axis_tlast_int ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h3777)) 
    m_axis_tready_int_reg_i_1
       (.I0(temp_m_axis_tvalid_reg),
        .I1(\upsize.s_axis_tvalid_reg ),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(m_axis_tvalid_int),
        .O(m_axis_tready_int_early));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tready_int_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tready_int_early),
        .Q(m_axis_tready_int_reg),
        .R(Q));
  LUT5 #(
    .INIT(32'hEAFF2A00)) 
    \m_axis_tuser_reg[1]_i_1 
       (.I0(current_s_tuser),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(\upsize.s_axis_tvalid_reg ),
        .I3(m_axis_tready_int_reg),
        .I4(temp_m_axis_tuser_reg),
        .O(\m_axis_tuser_reg[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tuser_reg_reg[1] 
       (.C(core_clk),
        .CE(m_axis_tdata_reg),
        .D(\m_axis_tuser_reg[1]_i_1_n_0 ),
        .Q(\joiner_logic_genblock.generate_tlast_out ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'hFFACA0AC)) 
    m_axis_tvalid_reg_i_1__12
       (.I0(m_axis_tvalid_int),
        .I1(temp_m_axis_tvalid_reg),
        .I2(m_axis_tready_int_reg),
        .I3(\upsize.s_axis_tvalid_reg ),
        .I4(m_axis_tvalid_reg_reg_0),
        .O(m_axis_tvalid_reg_i_1__12_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_reg_i_1__12_n_0),
        .Q(m_axis_tvalid_reg_reg_0),
        .R(Q));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \mask_reg[3]_i_2 
       (.I0(grant_valid_reg_reg),
        .I1(s_axis_tready_reg_reg[2]),
        .I2(s_axis_tready_reg_reg[0]),
        .I3(s_axis_tready_reg_reg[1]),
        .I4(s_axis_tready_reg_reg[3]),
        .O(mask_next));
  LUT6 #(
    .INIT(64'h0000000047000000)) 
    \s_axis_tready_reg[0]_i_1 
       (.I0(\select_reg_reg[1]_0 [1]),
        .I1(\select_reg[1]_i_2_n_0 ),
        .I2(\select_reg_reg[1]_1 [1]),
        .I3(frame_next6_in),
        .I4(m_axis_tready_int_early),
        .I5(select_next[0]),
        .O(s_axis_tready_next[0]));
  LUT6 #(
    .INIT(64'h4700000000000000)) 
    \s_axis_tready_reg[1]_i_1 
       (.I0(\select_reg_reg[1]_0 [1]),
        .I1(\select_reg[1]_i_2_n_0 ),
        .I2(\select_reg_reg[1]_1 [1]),
        .I3(frame_next6_in),
        .I4(m_axis_tready_int_early),
        .I5(select_next[0]),
        .O(s_axis_tready_next[1]));
  LUT6 #(
    .INIT(64'h00000000B8000000)) 
    \s_axis_tready_reg[2]_i_1 
       (.I0(\select_reg_reg[1]_0 [1]),
        .I1(\select_reg[1]_i_2_n_0 ),
        .I2(\select_reg_reg[1]_1 [1]),
        .I3(frame_next6_in),
        .I4(m_axis_tready_int_early),
        .I5(select_next[0]),
        .O(s_axis_tready_next[2]));
  LUT6 #(
    .INIT(64'hB800000000000000)) 
    \s_axis_tready_reg[3]_i_1 
       (.I0(\select_reg_reg[1]_0 [1]),
        .I1(\select_reg[1]_i_2_n_0 ),
        .I2(\select_reg_reg[1]_1 [1]),
        .I3(frame_next6_in),
        .I4(m_axis_tready_int_early),
        .I5(select_next[0]),
        .O(s_axis_tready_next[3]));
  LUT5 #(
    .INIT(32'h008FFF8F)) 
    s_axis_tready_reg_i_1__42
       (.I0(s_axis_tready_reg_reg[0]),
        .I1(\s_axis_tready_reg_reg[3]_0 [0]),
        .I2(int_buf_rslt_m_axis_tvalid[0]),
        .I3(E),
        .I4(extra_sig_out),
        .O(s_axis_tready_early));
  LUT5 #(
    .INIT(32'h008FFF8F)) 
    s_axis_tready_reg_i_1__43
       (.I0(s_axis_tready_reg_reg[1]),
        .I1(\s_axis_tready_reg_reg[3]_0 [1]),
        .I2(int_buf_rslt_m_axis_tvalid[1]),
        .I3(s_axis_tready_reg_reg_0),
        .I4(s_axis_tready_reg_reg_1),
        .O(\joiner_logic_genblock.use_channels_reg_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'h008FFF8F)) 
    s_axis_tready_reg_i_1__44
       (.I0(s_axis_tready_reg_reg[2]),
        .I1(\s_axis_tready_reg_reg[3]_0 [2]),
        .I2(int_buf_rslt_m_axis_tvalid[2]),
        .I3(s_axis_tready_reg_reg_2),
        .I4(s_axis_tready_reg_reg_3),
        .O(\joiner_logic_genblock.use_channels_reg_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'h008FFF8F)) 
    s_axis_tready_reg_i_1__45
       (.I0(s_axis_tready_reg_reg[3]),
        .I1(\s_axis_tready_reg_reg[3]_0 [3]),
        .I2(int_buf_rslt_m_axis_tvalid[3]),
        .I3(s_axis_tready_reg_reg_4),
        .I4(s_axis_tready_reg_reg_5),
        .O(\joiner_logic_genblock.use_channels_reg_reg[3] ));
  FDRE #(
    .INIT(1'b0)) 
    \s_axis_tready_reg_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_next[0]),
        .Q(\s_axis_tready_reg_reg[3]_0 [0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \s_axis_tready_reg_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_next[1]),
        .Q(\s_axis_tready_reg_reg[3]_0 [1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \s_axis_tready_reg_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_next[2]),
        .Q(\s_axis_tready_reg_reg[3]_0 [2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \s_axis_tready_reg_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_next[3]),
        .Q(\s_axis_tready_reg_reg[3]_0 [3]),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_reg[0]_i_1 
       (.I0(\select_reg_reg[1]_0 [0]),
        .I1(\select_reg[1]_i_2_n_0 ),
        .I2(\select_reg_reg[1]_1 [0]),
        .O(select_next[0]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_reg[1]_i_1 
       (.I0(\select_reg_reg[1]_0 [1]),
        .I1(\select_reg[1]_i_2_n_0 ),
        .I2(\select_reg_reg[1]_1 [1]),
        .O(select_next[1]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \select_reg[1]_i_2 
       (.I0(frame_reg),
        .I1(frame_reg_reg_0),
        .O(\select_reg[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \select_reg_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(select_next[0]),
        .Q(\select_reg_reg[1]_0 [0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \select_reg_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(select_next[1]),
        .Q(\select_reg_reg[1]_0 [1]),
        .R(Q));
  LUT3 #(
    .INIT(8'h80)) 
    \temp_m_axis_tdata_reg[13]_i_1__3 
       (.I0(m_axis_tready_int_reg),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(\upsize.s_axis_tvalid_reg ),
        .O(temp_m_axis_tvalid_next0_out));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(temp_m_axis_tvalid_next0_out),
        .D(\temp_m_axis_tdata_reg_reg[13]_0 [0]),
        .Q(temp_m_axis_tdata_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(temp_m_axis_tvalid_next0_out),
        .D(\temp_m_axis_tdata_reg_reg[13]_0 [10]),
        .Q(temp_m_axis_tdata_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(temp_m_axis_tvalid_next0_out),
        .D(\temp_m_axis_tdata_reg_reg[13]_0 [11]),
        .Q(temp_m_axis_tdata_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(temp_m_axis_tvalid_next0_out),
        .D(\temp_m_axis_tdata_reg_reg[13]_0 [1]),
        .Q(temp_m_axis_tdata_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(temp_m_axis_tvalid_next0_out),
        .D(\temp_m_axis_tdata_reg_reg[13]_0 [2]),
        .Q(temp_m_axis_tdata_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(temp_m_axis_tvalid_next0_out),
        .D(\temp_m_axis_tdata_reg_reg[13]_0 [3]),
        .Q(temp_m_axis_tdata_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(temp_m_axis_tvalid_next0_out),
        .D(\temp_m_axis_tdata_reg_reg[13]_0 [4]),
        .Q(temp_m_axis_tdata_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(temp_m_axis_tvalid_next0_out),
        .D(\temp_m_axis_tdata_reg_reg[13]_0 [5]),
        .Q(temp_m_axis_tdata_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(temp_m_axis_tvalid_next0_out),
        .D(\temp_m_axis_tdata_reg_reg[13]_0 [6]),
        .Q(temp_m_axis_tdata_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(temp_m_axis_tvalid_next0_out),
        .D(\temp_m_axis_tdata_reg_reg[13]_0 [7]),
        .Q(temp_m_axis_tdata_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(temp_m_axis_tvalid_next0_out),
        .D(\temp_m_axis_tdata_reg_reg[13]_0 [8]),
        .Q(temp_m_axis_tdata_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(temp_m_axis_tvalid_next0_out),
        .D(\temp_m_axis_tdata_reg_reg[13]_0 [9]),
        .Q(temp_m_axis_tdata_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(temp_m_axis_tvalid_next0_out),
        .D(current_s_tlast),
        .Q(temp_m_axis_tlast_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tuser_reg_reg[1] 
       (.C(core_clk),
        .CE(temp_m_axis_tvalid_next0_out),
        .D(current_s_tuser),
        .Q(temp_m_axis_tuser_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4540550055000000)) 
    temp_m_axis_tvalid_reg_i_1__12
       (.I0(Q),
        .I1(m_axis_tvalid_int),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(temp_m_axis_tvalid_reg),
        .I4(m_axis_tready_int_reg),
        .I5(\upsize.s_axis_tvalid_reg ),
        .O(temp_m_axis_tvalid_reg_i_1__12_n_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(temp_m_axis_tvalid_reg_i_1__12_n_0),
        .Q(temp_m_axis_tvalid_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \upsize.s_axis_tlast_reg_i_1 
       (.I0(\joiner_logic_genblock.generate_tlast_out ),
        .I1(\joiner_logic_genblock.m_axis_tlast_int ),
        .O(int_jnr_rslt_m_axis_tlast));
endmodule

(* ORIG_REF_NAME = "axis_register" *) 
module KanTop_KanAcceleratorWrapper_0_0_axis_register
   (m_axis_tvalid_reg_reg_0,
    full_reg_reg,
    E,
    tlast_transmitted_reg,
    D,
    core_clk,
    \temp_m_axis_tdata_reg_reg[15]_0 ,
    full_reg,
    \data_reg_reg[0][16] ,
    Q,
    tlast_transmitted_reg_reg,
    scle_tlast_transmitted,
    tlast_transmitted_reg_reg_0,
    m_axis_tlast_reg_reg_0,
    int_ram_scle_bram_rdack,
    dack_o_3);
  output m_axis_tvalid_reg_reg_0;
  output full_reg_reg;
  output [0:0]E;
  output tlast_transmitted_reg;
  output [16:0]D;
  input core_clk;
  input [15:0]\temp_m_axis_tdata_reg_reg[15]_0 ;
  input full_reg;
  input \data_reg_reg[0][16] ;
  input [0:0]Q;
  input tlast_transmitted_reg_reg;
  input scle_tlast_transmitted;
  input [1:0]tlast_transmitted_reg_reg_0;
  input [1:0]m_axis_tlast_reg_reg_0;
  input int_ram_scle_bram_rdack;
  input [1:0]dack_o_3;

  wire [16:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire core_clk;
  wire [1:0]dack_o_3;
  wire \data_reg_reg[0][16] ;
  wire full_reg;
  wire full_reg_reg;
  wire int_ram_scle_bram_rdack;
  wire loc_out_axis_tlast;
  wire \m_axis_tdata_reg[15]_i_1_n_0 ;
  wire m_axis_tlast_reg_i_1__3_n_0;
  wire m_axis_tlast_reg_i_2_n_0;
  wire [1:0]m_axis_tlast_reg_reg_0;
  wire m_axis_tvalid_reg_i_1__0_n_0;
  wire m_axis_tvalid_reg_reg_0;
  wire [15:0]p_1_in;
  wire rst0;
  wire s_axis_tready_reg_i_1__0_n_0;
  wire s_axis_tready_reg_reg_n_0;
  wire scle_tlast_transmitted;
  wire store_axis_input_to_temp;
  wire [15:0]temp_m_axis_tdata_reg;
  wire [15:0]\temp_m_axis_tdata_reg_reg[15]_0 ;
  wire temp_m_axis_tlast_reg;
  wire temp_m_axis_tlast_reg_i_1_n_0;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_i_1__0_n_0;
  wire tlast_transmitted_reg;
  wire tlast_transmitted_reg_reg;
  wire [1:0]tlast_transmitted_reg_reg_0;

  LUT2 #(
    .INIT(4'h2)) 
    \data_reg[0][16]_i_1 
       (.I0(m_axis_tvalid_reg_reg_0),
        .I1(full_reg),
        .O(E));
  LUT2 #(
    .INIT(4'h2)) 
    \data_reg[0][16]_i_2 
       (.I0(loc_out_axis_tlast),
        .I1(\data_reg_reg[0][16] ),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT4 #(
    .INIT(16'h00B0)) 
    \intra_counter_reg[0]_i_1 
       (.I0(full_reg),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(\data_reg_reg[0][16] ),
        .I3(Q),
        .O(full_reg_reg));
  LUT6 #(
    .INIT(64'hFFFBBBBB00088888)) 
    \m_axis_tdata_reg[0]_i_1__2 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [0]),
        .I1(s_axis_tready_reg_reg_n_0),
        .I2(full_reg),
        .I3(\data_reg_reg[0][16] ),
        .I4(m_axis_tvalid_reg_reg_0),
        .I5(temp_m_axis_tdata_reg[0]),
        .O(p_1_in[0]));
  LUT6 #(
    .INIT(64'hFFFBBBBB00088888)) 
    \m_axis_tdata_reg[10]_i_1__2 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [10]),
        .I1(s_axis_tready_reg_reg_n_0),
        .I2(full_reg),
        .I3(\data_reg_reg[0][16] ),
        .I4(m_axis_tvalid_reg_reg_0),
        .I5(temp_m_axis_tdata_reg[10]),
        .O(p_1_in[10]));
  LUT6 #(
    .INIT(64'hFFFBBBBB00088888)) 
    \m_axis_tdata_reg[11]_i_1__2 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [11]),
        .I1(s_axis_tready_reg_reg_n_0),
        .I2(full_reg),
        .I3(\data_reg_reg[0][16] ),
        .I4(m_axis_tvalid_reg_reg_0),
        .I5(temp_m_axis_tdata_reg[11]),
        .O(p_1_in[11]));
  LUT6 #(
    .INIT(64'hFFFBBBBB00088888)) 
    \m_axis_tdata_reg[12]_i_1__2 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [12]),
        .I1(s_axis_tready_reg_reg_n_0),
        .I2(full_reg),
        .I3(\data_reg_reg[0][16] ),
        .I4(m_axis_tvalid_reg_reg_0),
        .I5(temp_m_axis_tdata_reg[12]),
        .O(p_1_in[12]));
  LUT6 #(
    .INIT(64'hFFFBBBBB00088888)) 
    \m_axis_tdata_reg[13]_i_1__2 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [13]),
        .I1(s_axis_tready_reg_reg_n_0),
        .I2(full_reg),
        .I3(\data_reg_reg[0][16] ),
        .I4(m_axis_tvalid_reg_reg_0),
        .I5(temp_m_axis_tdata_reg[13]),
        .O(p_1_in[13]));
  LUT6 #(
    .INIT(64'hFFFBBBBB00088888)) 
    \m_axis_tdata_reg[14]_i_1__2 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [14]),
        .I1(s_axis_tready_reg_reg_n_0),
        .I2(full_reg),
        .I3(\data_reg_reg[0][16] ),
        .I4(m_axis_tvalid_reg_reg_0),
        .I5(temp_m_axis_tdata_reg[14]),
        .O(p_1_in[14]));
  LUT4 #(
    .INIT(16'h5703)) 
    \m_axis_tdata_reg[15]_i_1 
       (.I0(m_axis_tvalid_reg_reg_0),
        .I1(\data_reg_reg[0][16] ),
        .I2(full_reg),
        .I3(s_axis_tready_reg_reg_n_0),
        .O(\m_axis_tdata_reg[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBBBBB00088888)) 
    \m_axis_tdata_reg[15]_i_2__2 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [15]),
        .I1(s_axis_tready_reg_reg_n_0),
        .I2(full_reg),
        .I3(\data_reg_reg[0][16] ),
        .I4(m_axis_tvalid_reg_reg_0),
        .I5(temp_m_axis_tdata_reg[15]),
        .O(p_1_in[15]));
  LUT6 #(
    .INIT(64'hFFFBBBBB00088888)) 
    \m_axis_tdata_reg[1]_i_1__2 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [1]),
        .I1(s_axis_tready_reg_reg_n_0),
        .I2(full_reg),
        .I3(\data_reg_reg[0][16] ),
        .I4(m_axis_tvalid_reg_reg_0),
        .I5(temp_m_axis_tdata_reg[1]),
        .O(p_1_in[1]));
  LUT6 #(
    .INIT(64'hFFFBBBBB00088888)) 
    \m_axis_tdata_reg[2]_i_1__2 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [2]),
        .I1(s_axis_tready_reg_reg_n_0),
        .I2(full_reg),
        .I3(\data_reg_reg[0][16] ),
        .I4(m_axis_tvalid_reg_reg_0),
        .I5(temp_m_axis_tdata_reg[2]),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'hFFFBBBBB00088888)) 
    \m_axis_tdata_reg[3]_i_1__2 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [3]),
        .I1(s_axis_tready_reg_reg_n_0),
        .I2(full_reg),
        .I3(\data_reg_reg[0][16] ),
        .I4(m_axis_tvalid_reg_reg_0),
        .I5(temp_m_axis_tdata_reg[3]),
        .O(p_1_in[3]));
  LUT6 #(
    .INIT(64'hFFFBBBBB00088888)) 
    \m_axis_tdata_reg[4]_i_1__2 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [4]),
        .I1(s_axis_tready_reg_reg_n_0),
        .I2(full_reg),
        .I3(\data_reg_reg[0][16] ),
        .I4(m_axis_tvalid_reg_reg_0),
        .I5(temp_m_axis_tdata_reg[4]),
        .O(p_1_in[4]));
  LUT6 #(
    .INIT(64'hFFFBBBBB00088888)) 
    \m_axis_tdata_reg[5]_i_1__2 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [5]),
        .I1(s_axis_tready_reg_reg_n_0),
        .I2(full_reg),
        .I3(\data_reg_reg[0][16] ),
        .I4(m_axis_tvalid_reg_reg_0),
        .I5(temp_m_axis_tdata_reg[5]),
        .O(p_1_in[5]));
  LUT6 #(
    .INIT(64'hFFFBBBBB00088888)) 
    \m_axis_tdata_reg[6]_i_1__2 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [6]),
        .I1(s_axis_tready_reg_reg_n_0),
        .I2(full_reg),
        .I3(\data_reg_reg[0][16] ),
        .I4(m_axis_tvalid_reg_reg_0),
        .I5(temp_m_axis_tdata_reg[6]),
        .O(p_1_in[6]));
  LUT6 #(
    .INIT(64'hFFFBBBBB00088888)) 
    \m_axis_tdata_reg[7]_i_1__2 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [7]),
        .I1(s_axis_tready_reg_reg_n_0),
        .I2(full_reg),
        .I3(\data_reg_reg[0][16] ),
        .I4(m_axis_tvalid_reg_reg_0),
        .I5(temp_m_axis_tdata_reg[7]),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'hFFFBBBBB00088888)) 
    \m_axis_tdata_reg[8]_i_1__2 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [8]),
        .I1(s_axis_tready_reg_reg_n_0),
        .I2(full_reg),
        .I3(\data_reg_reg[0][16] ),
        .I4(m_axis_tvalid_reg_reg_0),
        .I5(temp_m_axis_tdata_reg[8]),
        .O(p_1_in[8]));
  LUT6 #(
    .INIT(64'hFFFBBBBB00088888)) 
    \m_axis_tdata_reg[9]_i_1__2 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [9]),
        .I1(s_axis_tready_reg_reg_n_0),
        .I2(full_reg),
        .I3(\data_reg_reg[0][16] ),
        .I4(m_axis_tvalid_reg_reg_0),
        .I5(temp_m_axis_tdata_reg[9]),
        .O(p_1_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1_n_0 ),
        .D(p_1_in[0]),
        .Q(D[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1_n_0 ),
        .D(p_1_in[10]),
        .Q(D[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1_n_0 ),
        .D(p_1_in[11]),
        .Q(D[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1_n_0 ),
        .D(p_1_in[12]),
        .Q(D[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1_n_0 ),
        .D(p_1_in[13]),
        .Q(D[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1_n_0 ),
        .D(p_1_in[14]),
        .Q(D[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1_n_0 ),
        .D(p_1_in[15]),
        .Q(D[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1_n_0 ),
        .D(p_1_in[1]),
        .Q(D[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(D[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(D[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1_n_0 ),
        .D(p_1_in[4]),
        .Q(D[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1_n_0 ),
        .D(p_1_in[5]),
        .Q(D[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1_n_0 ),
        .D(p_1_in[6]),
        .Q(D[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1_n_0 ),
        .D(p_1_in[7]),
        .Q(D[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1_n_0 ),
        .D(p_1_in[8]),
        .Q(D[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1_n_0 ),
        .D(p_1_in[9]),
        .Q(D[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    m_axis_tlast_reg_i_1__3
       (.I0(m_axis_tlast_reg_reg_0[1]),
        .I1(m_axis_tlast_reg_reg_0[0]),
        .I2(m_axis_tlast_reg_i_2_n_0),
        .I3(temp_m_axis_tlast_reg),
        .O(m_axis_tlast_reg_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT4 #(
    .INIT(16'h02AA)) 
    m_axis_tlast_reg_i_2
       (.I0(s_axis_tready_reg_reg_n_0),
        .I1(full_reg),
        .I2(\data_reg_reg[0][16] ),
        .I3(m_axis_tvalid_reg_reg_0),
        .O(m_axis_tlast_reg_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1_n_0 ),
        .D(m_axis_tlast_reg_i_1__3_n_0),
        .Q(loc_out_axis_tlast),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    m_axis_tvalid_reg_i_1__0
       (.I0(m_axis_tvalid_reg_reg_0),
        .I1(\m_axis_tdata_reg[15]_i_1_n_0 ),
        .I2(temp_m_axis_tvalid_reg),
        .I3(s_axis_tready_reg_reg_n_0),
        .I4(int_ram_scle_bram_rdack),
        .I5(rst0),
        .O(m_axis_tvalid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_reg_i_1__0_n_0),
        .Q(m_axis_tvalid_reg_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFFF001F)) 
    s_axis_tready_reg_i_1__0
       (.I0(dack_o_3[0]),
        .I1(dack_o_3[1]),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(temp_m_axis_tvalid_reg),
        .I4(tlast_transmitted_reg_reg),
        .I5(rst0),
        .O(s_axis_tready_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_reg_i_1__0_n_0),
        .Q(s_axis_tready_reg_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA800)) 
    \temp_m_axis_tdata_reg[15]_i_1 
       (.I0(s_axis_tready_reg_reg_n_0),
        .I1(full_reg),
        .I2(\data_reg_reg[0][16] ),
        .I3(m_axis_tvalid_reg_reg_0),
        .O(store_axis_input_to_temp));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [0]),
        .Q(temp_m_axis_tdata_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [10]),
        .Q(temp_m_axis_tdata_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [11]),
        .Q(temp_m_axis_tdata_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [12]),
        .Q(temp_m_axis_tdata_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [13]),
        .Q(temp_m_axis_tdata_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [14]),
        .Q(temp_m_axis_tdata_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [15]),
        .Q(temp_m_axis_tdata_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [1]),
        .Q(temp_m_axis_tdata_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [2]),
        .Q(temp_m_axis_tdata_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [3]),
        .Q(temp_m_axis_tdata_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [4]),
        .Q(temp_m_axis_tdata_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [5]),
        .Q(temp_m_axis_tdata_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [6]),
        .Q(temp_m_axis_tdata_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [7]),
        .Q(temp_m_axis_tdata_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [8]),
        .Q(temp_m_axis_tdata_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [9]),
        .Q(temp_m_axis_tdata_reg[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    temp_m_axis_tlast_reg_i_1
       (.I0(m_axis_tlast_reg_reg_0[1]),
        .I1(m_axis_tlast_reg_reg_0[0]),
        .O(temp_m_axis_tlast_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(temp_m_axis_tlast_reg_i_1_n_0),
        .Q(temp_m_axis_tlast_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000008E8A828A)) 
    temp_m_axis_tvalid_reg_i_1__0
       (.I0(temp_m_axis_tvalid_reg),
        .I1(s_axis_tready_reg_reg_n_0),
        .I2(tlast_transmitted_reg_reg),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(int_ram_scle_bram_rdack),
        .I5(rst0),
        .O(temp_m_axis_tvalid_reg_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    temp_m_axis_tvalid_reg_i_3
       (.I0(Q),
        .I1(m_axis_tlast_reg_reg_0[1]),
        .I2(m_axis_tlast_reg_reg_0[0]),
        .O(rst0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(temp_m_axis_tvalid_reg_i_1__0_n_0),
        .Q(temp_m_axis_tvalid_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF80000000000000)) 
    tlast_transmitted_reg_i_1
       (.I0(loc_out_axis_tlast),
        .I1(tlast_transmitted_reg_reg),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(scle_tlast_transmitted),
        .I4(tlast_transmitted_reg_reg_0[0]),
        .I5(tlast_transmitted_reg_reg_0[1]),
        .O(tlast_transmitted_reg));
endmodule

(* ORIG_REF_NAME = "axis_register" *) 
module KanTop_KanAcceleratorWrapper_0_0_axis_register_10
   (s_axis_tready_reg_reg_0,
    m_axis_tlast_reg_reg_0,
    s_axis_tready_reg_reg_1,
    temp_m_axis_tvalid_reg,
    int_axis_t_tvalid,
    op1,
    AR,
    AS,
    m_axis_tlast_reg_reg_1,
    m_axis_tlast_reg_reg_2,
    s_axis_tready_early_21,
    Q,
    s_axis_tready_early,
    core_clk,
    int_aps_wght_m_axis_tlast,
    int_aps_wght_m_axis_tvalid,
    m_axis_tvalid_reg_reg_0,
    temp_m_axis_tvalid_reg_reg_0,
    int_aps_wght_m_axis_tdata,
    \fsm_state_next_reg[0] ,
    err_unalligned_data_reg_reg,
    err_unalligned_data_reg_reg_0,
    s_axis_l_tready_int_1,
    err_unalligned_data_reg_reg_1,
    \fsm_state_next_reg[0]_i_1__4 ,
    \fsm_state_next_reg[0]_i_1__4_0 ,
    \fsm_state_next_reg[0]_i_1__4_1 ,
    s_axis_tvalid_int__0_34,
    temp_m_axis_tvalid_reg_35);
  output s_axis_tready_reg_reg_0;
  output m_axis_tlast_reg_reg_0;
  output s_axis_tready_reg_reg_1;
  output temp_m_axis_tvalid_reg;
  output int_axis_t_tvalid;
  output [15:0]op1;
  output [0:0]AR;
  output [0:0]AS;
  output m_axis_tlast_reg_reg_1;
  output m_axis_tlast_reg_reg_2;
  output s_axis_tready_early_21;
  input [0:0]Q;
  input s_axis_tready_early;
  input core_clk;
  input [0:0]int_aps_wght_m_axis_tlast;
  input [0:0]int_aps_wght_m_axis_tvalid;
  input m_axis_tvalid_reg_reg_0;
  input temp_m_axis_tvalid_reg_reg_0;
  input [15:0]int_aps_wght_m_axis_tdata;
  input \fsm_state_next_reg[0] ;
  input err_unalligned_data_reg_reg;
  input err_unalligned_data_reg_reg_0;
  input s_axis_l_tready_int_1;
  input err_unalligned_data_reg_reg_1;
  input \fsm_state_next_reg[0]_i_1__4 ;
  input [0:0]\fsm_state_next_reg[0]_i_1__4_0 ;
  input [1:0]\fsm_state_next_reg[0]_i_1__4_1 ;
  input s_axis_tvalid_int__0_34;
  input temp_m_axis_tvalid_reg_35;

  wire [0:0]AR;
  wire [0:0]AS;
  wire [0:0]Q;
  wire core_clk;
  wire err_unalligned_data_reg_reg;
  wire err_unalligned_data_reg_reg_0;
  wire err_unalligned_data_reg_reg_1;
  wire \fsm_state_next_reg[0] ;
  wire \fsm_state_next_reg[0]_i_1__4 ;
  wire [0:0]\fsm_state_next_reg[0]_i_1__4_0 ;
  wire [1:0]\fsm_state_next_reg[0]_i_1__4_1 ;
  wire [15:0]int_aps_wght_m_axis_tdata;
  wire [0:0]int_aps_wght_m_axis_tlast;
  wire [0:0]int_aps_wght_m_axis_tvalid;
  wire int_axis_t_tvalid;
  wire m_axis_tlast_reg_i_1__35_n_0;
  wire m_axis_tlast_reg_reg_0;
  wire m_axis_tlast_reg_reg_1;
  wire m_axis_tlast_reg_reg_2;
  wire m_axis_tvalid_reg_i_1__38_n_0;
  wire m_axis_tvalid_reg_reg_0;
  wire [15:0]op1;
  wire s_axis_l_tready_int_1;
  wire s_axis_tready_early;
  wire s_axis_tready_early_21;
  wire s_axis_tready_reg_reg_0;
  wire s_axis_tready_reg_reg_1;
  wire s_axis_tvalid_int__0_34;
  wire \temp_m_axis_tdata_reg[15]_i_1__31_n_0 ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[0] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[10] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[11] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[12] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[13] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[14] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[15] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[1] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[2] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[3] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[4] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[5] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[6] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[7] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[8] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[9] ;
  wire temp_m_axis_tlast_reg;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_35;
  wire temp_m_axis_tvalid_reg_i_1__36_n_0;
  wire temp_m_axis_tvalid_reg_reg_0;

  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_10__4
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .I4(int_aps_wght_m_axis_tdata[12]),
        .O(op1[12]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_11__4
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .I4(int_aps_wght_m_axis_tdata[11]),
        .O(op1[11]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_12__4
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .I4(int_aps_wght_m_axis_tdata[10]),
        .O(op1[10]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_13__4
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .I4(int_aps_wght_m_axis_tdata[9]),
        .O(op1[9]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_14__4
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .I4(int_aps_wght_m_axis_tdata[8]),
        .O(op1[8]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_15__4
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .I4(int_aps_wght_m_axis_tdata[7]),
        .O(op1[7]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_16__4
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .I4(int_aps_wght_m_axis_tdata[6]),
        .O(op1[6]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_17__4
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .I4(int_aps_wght_m_axis_tdata[5]),
        .O(op1[5]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_18__4
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .I4(int_aps_wght_m_axis_tdata[4]),
        .O(op1[4]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_19__4
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .I4(int_aps_wght_m_axis_tdata[3]),
        .O(op1[3]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_20__4
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .I4(int_aps_wght_m_axis_tdata[2]),
        .O(op1[2]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_21__5
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .I4(int_aps_wght_m_axis_tdata[1]),
        .O(op1[1]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_22__5
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .I4(int_aps_wght_m_axis_tdata[0]),
        .O(op1[0]));
  LUT3 #(
    .INIT(8'hF2)) 
    acc_reg_reg_i_3__4
       (.I0(s_axis_tready_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(temp_m_axis_tvalid_reg_reg_0),
        .O(s_axis_tready_reg_reg_1));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_7__4
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .I4(int_aps_wght_m_axis_tdata[15]),
        .O(op1[15]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_8__4
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .I4(int_aps_wght_m_axis_tdata[14]),
        .O(op1[14]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_9__4
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .I4(int_aps_wght_m_axis_tdata[13]),
        .O(op1[13]));
  LUT6 #(
    .INIT(64'hFF60000000000000)) 
    \fsm_state_next_reg[0]_i_2__4 
       (.I0(err_unalligned_data_reg_reg),
        .I1(m_axis_tlast_reg_reg_0),
        .I2(int_axis_t_tvalid),
        .I3(\fsm_state_next_reg[0] ),
        .I4(\fsm_state_next_reg[0]_i_1__4 ),
        .I5(\fsm_state_next_reg[0]_i_1__4_0 ),
        .O(m_axis_tlast_reg_reg_1));
  LUT6 #(
    .INIT(64'hF0FFF0FF666600F0)) 
    \fsm_state_next_reg[0]_i_3__4 
       (.I0(err_unalligned_data_reg_reg),
        .I1(m_axis_tlast_reg_reg_0),
        .I2(\fsm_state_next_reg[0]_i_1__4_1 [1]),
        .I3(\fsm_state_next_reg[0]_i_1__4_1 [0]),
        .I4(int_axis_t_tvalid),
        .I5(\fsm_state_next_reg[0] ),
        .O(m_axis_tlast_reg_reg_2));
  LUT5 #(
    .INIT(32'hAABABAAA)) 
    \fsm_state_next_reg[1]_i_2__4 
       (.I0(Q),
        .I1(\fsm_state_next_reg[0] ),
        .I2(int_axis_t_tvalid),
        .I3(err_unalligned_data_reg_reg),
        .I4(m_axis_tlast_reg_reg_0),
        .O(AR));
  LUT6 #(
    .INIT(64'h6000000000000000)) 
    \fsm_state_next_reg[2]_i_3__1 
       (.I0(m_axis_tlast_reg_reg_0),
        .I1(err_unalligned_data_reg_reg),
        .I2(int_axis_t_tvalid),
        .I3(err_unalligned_data_reg_reg_0),
        .I4(s_axis_l_tready_int_1),
        .I5(err_unalligned_data_reg_reg_1),
        .O(AS));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    m_axis_tlast_reg_i_1__35
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(temp_m_axis_tlast_reg),
        .I4(int_aps_wght_m_axis_tlast),
        .O(m_axis_tlast_reg_i_1__35_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(s_axis_tready_reg_reg_1),
        .D(m_axis_tlast_reg_i_1__35_n_0),
        .Q(m_axis_tlast_reg_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFE5C5C5CAE0C0C0C)) 
    m_axis_tvalid_reg_i_1__38
       (.I0(s_axis_tready_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(temp_m_axis_tvalid_reg_reg_0),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(int_aps_wght_m_axis_tvalid),
        .I5(temp_m_axis_tvalid_reg),
        .O(m_axis_tvalid_reg_i_1__38_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_reg_i_1__38_n_0),
        .Q(int_axis_t_tvalid),
        .R(Q));
  LUT5 #(
    .INIT(32'h88888FFF)) 
    s_axis_tready_reg_i_1__10
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_aps_wght_m_axis_tvalid),
        .I3(s_axis_tvalid_int__0_34),
        .I4(temp_m_axis_tvalid_reg_35),
        .O(s_axis_tready_early_21));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_early),
        .Q(s_axis_tready_reg_reg_0),
        .R(Q));
  LUT3 #(
    .INIT(8'h40)) 
    \temp_m_axis_tdata_reg[15]_i_1__31 
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .O(\temp_m_axis_tdata_reg[15]_i_1__31_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__31_n_0 ),
        .D(int_aps_wght_m_axis_tdata[0]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__31_n_0 ),
        .D(int_aps_wght_m_axis_tdata[10]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__31_n_0 ),
        .D(int_aps_wght_m_axis_tdata[11]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__31_n_0 ),
        .D(int_aps_wght_m_axis_tdata[12]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__31_n_0 ),
        .D(int_aps_wght_m_axis_tdata[13]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__31_n_0 ),
        .D(int_aps_wght_m_axis_tdata[14]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__31_n_0 ),
        .D(int_aps_wght_m_axis_tdata[15]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__31_n_0 ),
        .D(int_aps_wght_m_axis_tdata[1]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__31_n_0 ),
        .D(int_aps_wght_m_axis_tdata[2]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__31_n_0 ),
        .D(int_aps_wght_m_axis_tdata[3]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__31_n_0 ),
        .D(int_aps_wght_m_axis_tdata[4]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__31_n_0 ),
        .D(int_aps_wght_m_axis_tdata[5]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__31_n_0 ),
        .D(int_aps_wght_m_axis_tdata[6]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__31_n_0 ),
        .D(int_aps_wght_m_axis_tdata[7]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__31_n_0 ),
        .D(int_aps_wght_m_axis_tdata[8]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__31_n_0 ),
        .D(int_aps_wght_m_axis_tdata[9]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__31_n_0 ),
        .D(int_aps_wght_m_axis_tlast),
        .Q(temp_m_axis_tlast_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF8F00FF00800000)) 
    temp_m_axis_tvalid_reg_i_1__36
       (.I0(int_aps_wght_m_axis_tvalid),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_t_tvalid),
        .I3(temp_m_axis_tvalid_reg_reg_0),
        .I4(s_axis_tready_reg_reg_0),
        .I5(temp_m_axis_tvalid_reg),
        .O(temp_m_axis_tvalid_reg_i_1__36_n_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(temp_m_axis_tvalid_reg_i_1__36_n_0),
        .Q(temp_m_axis_tvalid_reg),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axis_register" *) 
module KanTop_KanAcceleratorWrapper_0_0_axis_register_14
   (s_axis_tready_reg_reg_0,
    m_axis_tlast_reg_reg_0,
    s_axis_tready_reg_reg_1,
    temp_m_axis_tvalid_reg,
    int_axis_t_tvalid,
    op1,
    m_axis_tlast_reg_reg_1,
    AR,
    AS,
    m_axis_tlast_reg_reg_2,
    s_axis_tready_early_20,
    Q,
    s_axis_tready_early,
    core_clk,
    int_aps_wght_m_axis_tlast,
    int_aps_wght_m_axis_tvalid,
    m_axis_tvalid_reg_reg_0,
    temp_m_axis_tvalid_reg_reg_0,
    int_aps_wght_m_axis_tdata,
    err_unalligned_data_reg_reg,
    \fsm_state_next_reg[0]_i_1__2 ,
    \fsm_state_next_reg[0]_i_1__2_0 ,
    err_unalligned_data_reg_reg_0,
    s_axis_l_tready_int_1,
    err_unalligned_data_reg_reg_1,
    \fsm_state_next_reg[0]_i_1__2_1 ,
    \fsm_state_next_reg[0]_i_1__2_2 ,
    s_axis_tvalid_int__0_32,
    temp_m_axis_tvalid_reg_33);
  output s_axis_tready_reg_reg_0;
  output m_axis_tlast_reg_reg_0;
  output s_axis_tready_reg_reg_1;
  output temp_m_axis_tvalid_reg;
  output int_axis_t_tvalid;
  output [15:0]op1;
  output m_axis_tlast_reg_reg_1;
  output [0:0]AR;
  output [0:0]AS;
  output m_axis_tlast_reg_reg_2;
  output s_axis_tready_early_20;
  input [0:0]Q;
  input s_axis_tready_early;
  input core_clk;
  input [0:0]int_aps_wght_m_axis_tlast;
  input [0:0]int_aps_wght_m_axis_tvalid;
  input m_axis_tvalid_reg_reg_0;
  input temp_m_axis_tvalid_reg_reg_0;
  input [15:0]int_aps_wght_m_axis_tdata;
  input err_unalligned_data_reg_reg;
  input [1:0]\fsm_state_next_reg[0]_i_1__2 ;
  input \fsm_state_next_reg[0]_i_1__2_0 ;
  input err_unalligned_data_reg_reg_0;
  input s_axis_l_tready_int_1;
  input err_unalligned_data_reg_reg_1;
  input \fsm_state_next_reg[0]_i_1__2_1 ;
  input [0:0]\fsm_state_next_reg[0]_i_1__2_2 ;
  input s_axis_tvalid_int__0_32;
  input temp_m_axis_tvalid_reg_33;

  wire [0:0]AR;
  wire [0:0]AS;
  wire [0:0]Q;
  wire core_clk;
  wire err_unalligned_data_reg_reg;
  wire err_unalligned_data_reg_reg_0;
  wire err_unalligned_data_reg_reg_1;
  wire [1:0]\fsm_state_next_reg[0]_i_1__2 ;
  wire \fsm_state_next_reg[0]_i_1__2_0 ;
  wire \fsm_state_next_reg[0]_i_1__2_1 ;
  wire [0:0]\fsm_state_next_reg[0]_i_1__2_2 ;
  wire [15:0]int_aps_wght_m_axis_tdata;
  wire [0:0]int_aps_wght_m_axis_tlast;
  wire [0:0]int_aps_wght_m_axis_tvalid;
  wire int_axis_t_tvalid;
  wire m_axis_tlast_reg_i_1__33_n_0;
  wire m_axis_tlast_reg_reg_0;
  wire m_axis_tlast_reg_reg_1;
  wire m_axis_tlast_reg_reg_2;
  wire m_axis_tvalid_reg_i_1__35_n_0;
  wire m_axis_tvalid_reg_reg_0;
  wire [15:0]op1;
  wire s_axis_l_tready_int_1;
  wire s_axis_tready_early;
  wire s_axis_tready_early_20;
  wire s_axis_tready_reg_reg_0;
  wire s_axis_tready_reg_reg_1;
  wire s_axis_tvalid_int__0_32;
  wire \temp_m_axis_tdata_reg[15]_i_1__28_n_0 ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[0] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[10] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[11] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[12] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[13] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[14] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[15] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[1] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[2] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[3] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[4] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[5] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[6] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[7] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[8] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[9] ;
  wire temp_m_axis_tlast_reg;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_33;
  wire temp_m_axis_tvalid_reg_i_1__34_n_0;
  wire temp_m_axis_tvalid_reg_reg_0;

  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_10__2
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .I4(int_aps_wght_m_axis_tdata[12]),
        .O(op1[12]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_11__2
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .I4(int_aps_wght_m_axis_tdata[11]),
        .O(op1[11]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_12__2
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .I4(int_aps_wght_m_axis_tdata[10]),
        .O(op1[10]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_13__2
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .I4(int_aps_wght_m_axis_tdata[9]),
        .O(op1[9]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_14__2
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .I4(int_aps_wght_m_axis_tdata[8]),
        .O(op1[8]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_15__2
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .I4(int_aps_wght_m_axis_tdata[7]),
        .O(op1[7]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_16__2
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .I4(int_aps_wght_m_axis_tdata[6]),
        .O(op1[6]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_17__2
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .I4(int_aps_wght_m_axis_tdata[5]),
        .O(op1[5]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_18__2
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .I4(int_aps_wght_m_axis_tdata[4]),
        .O(op1[4]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_19__2
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .I4(int_aps_wght_m_axis_tdata[3]),
        .O(op1[3]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_20__2
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .I4(int_aps_wght_m_axis_tdata[2]),
        .O(op1[2]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_21__4
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .I4(int_aps_wght_m_axis_tdata[1]),
        .O(op1[1]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_22__4
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .I4(int_aps_wght_m_axis_tdata[0]),
        .O(op1[0]));
  LUT3 #(
    .INIT(8'hF2)) 
    acc_reg_reg_i_3__3
       (.I0(s_axis_tready_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(temp_m_axis_tvalid_reg_reg_0),
        .O(s_axis_tready_reg_reg_1));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_7__2
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .I4(int_aps_wght_m_axis_tdata[15]),
        .O(op1[15]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_8__2
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .I4(int_aps_wght_m_axis_tdata[14]),
        .O(op1[14]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_9__2
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .I4(int_aps_wght_m_axis_tdata[13]),
        .O(op1[13]));
  LUT6 #(
    .INIT(64'hFF60000000000000)) 
    \fsm_state_next_reg[0]_i_2__2 
       (.I0(err_unalligned_data_reg_reg),
        .I1(m_axis_tlast_reg_reg_0),
        .I2(int_axis_t_tvalid),
        .I3(\fsm_state_next_reg[0]_i_1__2_0 ),
        .I4(\fsm_state_next_reg[0]_i_1__2_1 ),
        .I5(\fsm_state_next_reg[0]_i_1__2_2 ),
        .O(m_axis_tlast_reg_reg_2));
  LUT6 #(
    .INIT(64'hF0FFF0FF666600F0)) 
    \fsm_state_next_reg[0]_i_3__2 
       (.I0(err_unalligned_data_reg_reg),
        .I1(m_axis_tlast_reg_reg_0),
        .I2(\fsm_state_next_reg[0]_i_1__2 [1]),
        .I3(\fsm_state_next_reg[0]_i_1__2 [0]),
        .I4(int_axis_t_tvalid),
        .I5(\fsm_state_next_reg[0]_i_1__2_0 ),
        .O(m_axis_tlast_reg_reg_1));
  LUT5 #(
    .INIT(32'hAABABAAA)) 
    \fsm_state_next_reg[1]_i_2__2 
       (.I0(Q),
        .I1(\fsm_state_next_reg[0]_i_1__2_0 ),
        .I2(int_axis_t_tvalid),
        .I3(err_unalligned_data_reg_reg),
        .I4(m_axis_tlast_reg_reg_0),
        .O(AR));
  LUT6 #(
    .INIT(64'h6000000000000000)) 
    \fsm_state_next_reg[2]_i_3__0 
       (.I0(m_axis_tlast_reg_reg_0),
        .I1(err_unalligned_data_reg_reg),
        .I2(int_axis_t_tvalid),
        .I3(err_unalligned_data_reg_reg_0),
        .I4(s_axis_l_tready_int_1),
        .I5(err_unalligned_data_reg_reg_1),
        .O(AS));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    m_axis_tlast_reg_i_1__33
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(temp_m_axis_tlast_reg),
        .I4(int_aps_wght_m_axis_tlast),
        .O(m_axis_tlast_reg_i_1__33_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(s_axis_tready_reg_reg_1),
        .D(m_axis_tlast_reg_i_1__33_n_0),
        .Q(m_axis_tlast_reg_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFE5C5C5CAE0C0C0C)) 
    m_axis_tvalid_reg_i_1__35
       (.I0(s_axis_tready_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(temp_m_axis_tvalid_reg_reg_0),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(int_aps_wght_m_axis_tvalid),
        .I5(temp_m_axis_tvalid_reg),
        .O(m_axis_tvalid_reg_i_1__35_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_reg_i_1__35_n_0),
        .Q(int_axis_t_tvalid),
        .R(Q));
  LUT5 #(
    .INIT(32'h88888FFF)) 
    s_axis_tready_reg_i_1__9
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_aps_wght_m_axis_tvalid),
        .I3(s_axis_tvalid_int__0_32),
        .I4(temp_m_axis_tvalid_reg_33),
        .O(s_axis_tready_early_20));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_early),
        .Q(s_axis_tready_reg_reg_0),
        .R(Q));
  LUT3 #(
    .INIT(8'h40)) 
    \temp_m_axis_tdata_reg[15]_i_1__28 
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .O(\temp_m_axis_tdata_reg[15]_i_1__28_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__28_n_0 ),
        .D(int_aps_wght_m_axis_tdata[0]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__28_n_0 ),
        .D(int_aps_wght_m_axis_tdata[10]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__28_n_0 ),
        .D(int_aps_wght_m_axis_tdata[11]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__28_n_0 ),
        .D(int_aps_wght_m_axis_tdata[12]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__28_n_0 ),
        .D(int_aps_wght_m_axis_tdata[13]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__28_n_0 ),
        .D(int_aps_wght_m_axis_tdata[14]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__28_n_0 ),
        .D(int_aps_wght_m_axis_tdata[15]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__28_n_0 ),
        .D(int_aps_wght_m_axis_tdata[1]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__28_n_0 ),
        .D(int_aps_wght_m_axis_tdata[2]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__28_n_0 ),
        .D(int_aps_wght_m_axis_tdata[3]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__28_n_0 ),
        .D(int_aps_wght_m_axis_tdata[4]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__28_n_0 ),
        .D(int_aps_wght_m_axis_tdata[5]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__28_n_0 ),
        .D(int_aps_wght_m_axis_tdata[6]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__28_n_0 ),
        .D(int_aps_wght_m_axis_tdata[7]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__28_n_0 ),
        .D(int_aps_wght_m_axis_tdata[8]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__28_n_0 ),
        .D(int_aps_wght_m_axis_tdata[9]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__28_n_0 ),
        .D(int_aps_wght_m_axis_tlast),
        .Q(temp_m_axis_tlast_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF8F00FF00800000)) 
    temp_m_axis_tvalid_reg_i_1__34
       (.I0(int_aps_wght_m_axis_tvalid),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_t_tvalid),
        .I3(temp_m_axis_tvalid_reg_reg_0),
        .I4(s_axis_tready_reg_reg_0),
        .I5(temp_m_axis_tvalid_reg),
        .O(temp_m_axis_tvalid_reg_i_1__34_n_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(temp_m_axis_tvalid_reg_i_1__34_n_0),
        .Q(temp_m_axis_tvalid_reg),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axis_register" *) 
module KanTop_KanAcceleratorWrapper_0_0_axis_register_18
   (s_axis_tready_reg_reg_0,
    m_axis_tlast_reg_reg_0,
    s_axis_tready_reg_reg_1,
    temp_m_axis_tvalid_reg,
    int_axis_t_tvalid,
    op1,
    AR,
    AS,
    m_axis_tlast_reg_reg_1,
    m_axis_tlast_reg_reg_2,
    s_axis_tready_early_19,
    Q,
    s_axis_tready_early,
    core_clk,
    int_aps_wght_m_axis_tlast,
    int_aps_wght_m_axis_tvalid,
    m_axis_tvalid_reg_reg_0,
    temp_m_axis_tvalid_reg_reg_0,
    int_aps_wght_m_axis_tdata,
    \fsm_state_next_reg[0] ,
    err_unalligned_data_reg_reg,
    err_unalligned_data_reg_reg_0,
    s_axis_l_tready_int,
    err_unalligned_data_reg_reg_1,
    \fsm_state_next_reg[0]_i_1__0 ,
    E,
    \fsm_state_next_reg[0]_i_1__0_0 ,
    s_axis_tvalid_int__0_30,
    temp_m_axis_tvalid_reg_31);
  output s_axis_tready_reg_reg_0;
  output m_axis_tlast_reg_reg_0;
  output s_axis_tready_reg_reg_1;
  output temp_m_axis_tvalid_reg;
  output int_axis_t_tvalid;
  output [15:0]op1;
  output [0:0]AR;
  output [0:0]AS;
  output m_axis_tlast_reg_reg_1;
  output m_axis_tlast_reg_reg_2;
  output s_axis_tready_early_19;
  input [0:0]Q;
  input s_axis_tready_early;
  input core_clk;
  input [0:0]int_aps_wght_m_axis_tlast;
  input [0:0]int_aps_wght_m_axis_tvalid;
  input m_axis_tvalid_reg_reg_0;
  input temp_m_axis_tvalid_reg_reg_0;
  input [15:0]int_aps_wght_m_axis_tdata;
  input \fsm_state_next_reg[0] ;
  input err_unalligned_data_reg_reg;
  input err_unalligned_data_reg_reg_0;
  input s_axis_l_tready_int;
  input err_unalligned_data_reg_reg_1;
  input \fsm_state_next_reg[0]_i_1__0 ;
  input [0:0]E;
  input [1:0]\fsm_state_next_reg[0]_i_1__0_0 ;
  input s_axis_tvalid_int__0_30;
  input temp_m_axis_tvalid_reg_31;

  wire [0:0]AR;
  wire [0:0]AS;
  wire [0:0]E;
  wire [0:0]Q;
  wire core_clk;
  wire err_unalligned_data_reg_reg;
  wire err_unalligned_data_reg_reg_0;
  wire err_unalligned_data_reg_reg_1;
  wire \fsm_state_next_reg[0] ;
  wire \fsm_state_next_reg[0]_i_1__0 ;
  wire [1:0]\fsm_state_next_reg[0]_i_1__0_0 ;
  wire [15:0]int_aps_wght_m_axis_tdata;
  wire [0:0]int_aps_wght_m_axis_tlast;
  wire [0:0]int_aps_wght_m_axis_tvalid;
  wire int_axis_t_tvalid;
  wire m_axis_tlast_reg_i_1__29_n_0;
  wire m_axis_tlast_reg_reg_0;
  wire m_axis_tlast_reg_reg_1;
  wire m_axis_tlast_reg_reg_2;
  wire m_axis_tvalid_reg_i_1__30_n_0;
  wire m_axis_tvalid_reg_reg_0;
  wire [15:0]op1;
  wire s_axis_l_tready_int;
  wire s_axis_tready_early;
  wire s_axis_tready_early_19;
  wire s_axis_tready_reg_reg_0;
  wire s_axis_tready_reg_reg_1;
  wire s_axis_tvalid_int__0_30;
  wire \temp_m_axis_tdata_reg[15]_i_1__23_n_0 ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[0] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[10] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[11] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[12] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[13] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[14] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[15] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[1] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[2] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[3] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[4] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[5] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[6] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[7] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[8] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[9] ;
  wire temp_m_axis_tlast_reg;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_31;
  wire temp_m_axis_tvalid_reg_i_1__32_n_0;
  wire temp_m_axis_tvalid_reg_reg_0;

  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_10__0
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .I4(int_aps_wght_m_axis_tdata[12]),
        .O(op1[12]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_11__0
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .I4(int_aps_wght_m_axis_tdata[11]),
        .O(op1[11]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_12__0
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .I4(int_aps_wght_m_axis_tdata[10]),
        .O(op1[10]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_13__0
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .I4(int_aps_wght_m_axis_tdata[9]),
        .O(op1[9]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_14__0
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .I4(int_aps_wght_m_axis_tdata[8]),
        .O(op1[8]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_15__0
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .I4(int_aps_wght_m_axis_tdata[7]),
        .O(op1[7]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_16__0
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .I4(int_aps_wght_m_axis_tdata[6]),
        .O(op1[6]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_17__0
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .I4(int_aps_wght_m_axis_tdata[5]),
        .O(op1[5]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_18__0
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .I4(int_aps_wght_m_axis_tdata[4]),
        .O(op1[4]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_19__0
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .I4(int_aps_wght_m_axis_tdata[3]),
        .O(op1[3]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_20__0
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .I4(int_aps_wght_m_axis_tdata[2]),
        .O(op1[2]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_21__3
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .I4(int_aps_wght_m_axis_tdata[1]),
        .O(op1[1]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_22__3
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .I4(int_aps_wght_m_axis_tdata[0]),
        .O(op1[0]));
  LUT3 #(
    .INIT(8'hF2)) 
    acc_reg_reg_i_3__2
       (.I0(s_axis_tready_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(temp_m_axis_tvalid_reg_reg_0),
        .O(s_axis_tready_reg_reg_1));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_7__0
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .I4(int_aps_wght_m_axis_tdata[15]),
        .O(op1[15]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_8__0
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .I4(int_aps_wght_m_axis_tdata[14]),
        .O(op1[14]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_9__0
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .I4(int_aps_wght_m_axis_tdata[13]),
        .O(op1[13]));
  LUT6 #(
    .INIT(64'hFF60000000000000)) 
    \fsm_state_next_reg[0]_i_2__0 
       (.I0(err_unalligned_data_reg_reg),
        .I1(m_axis_tlast_reg_reg_0),
        .I2(int_axis_t_tvalid),
        .I3(\fsm_state_next_reg[0] ),
        .I4(\fsm_state_next_reg[0]_i_1__0 ),
        .I5(E),
        .O(m_axis_tlast_reg_reg_1));
  LUT6 #(
    .INIT(64'hF0FFF0FF666600F0)) 
    \fsm_state_next_reg[0]_i_3__0 
       (.I0(err_unalligned_data_reg_reg),
        .I1(m_axis_tlast_reg_reg_0),
        .I2(\fsm_state_next_reg[0]_i_1__0_0 [1]),
        .I3(\fsm_state_next_reg[0]_i_1__0_0 [0]),
        .I4(int_axis_t_tvalid),
        .I5(\fsm_state_next_reg[0] ),
        .O(m_axis_tlast_reg_reg_2));
  LUT5 #(
    .INIT(32'hAABABAAA)) 
    \fsm_state_next_reg[1]_i_2__0 
       (.I0(Q),
        .I1(\fsm_state_next_reg[0] ),
        .I2(int_axis_t_tvalid),
        .I3(err_unalligned_data_reg_reg),
        .I4(m_axis_tlast_reg_reg_0),
        .O(AR));
  LUT6 #(
    .INIT(64'h6000000000000000)) 
    \fsm_state_next_reg[2]_i_3 
       (.I0(m_axis_tlast_reg_reg_0),
        .I1(err_unalligned_data_reg_reg),
        .I2(int_axis_t_tvalid),
        .I3(err_unalligned_data_reg_reg_0),
        .I4(s_axis_l_tready_int),
        .I5(err_unalligned_data_reg_reg_1),
        .O(AS));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    m_axis_tlast_reg_i_1__29
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(temp_m_axis_tlast_reg),
        .I4(int_aps_wght_m_axis_tlast),
        .O(m_axis_tlast_reg_i_1__29_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(s_axis_tready_reg_reg_1),
        .D(m_axis_tlast_reg_i_1__29_n_0),
        .Q(m_axis_tlast_reg_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFE5C5C5CAE0C0C0C)) 
    m_axis_tvalid_reg_i_1__30
       (.I0(s_axis_tready_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(temp_m_axis_tvalid_reg_reg_0),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(int_aps_wght_m_axis_tvalid),
        .I5(temp_m_axis_tvalid_reg),
        .O(m_axis_tvalid_reg_i_1__30_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_reg_i_1__30_n_0),
        .Q(int_axis_t_tvalid),
        .R(Q));
  LUT5 #(
    .INIT(32'h88888FFF)) 
    s_axis_tready_reg_i_1__8
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_aps_wght_m_axis_tvalid),
        .I3(s_axis_tvalid_int__0_30),
        .I4(temp_m_axis_tvalid_reg_31),
        .O(s_axis_tready_early_19));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_early),
        .Q(s_axis_tready_reg_reg_0),
        .R(Q));
  LUT3 #(
    .INIT(8'h40)) 
    \temp_m_axis_tdata_reg[15]_i_1__23 
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .O(\temp_m_axis_tdata_reg[15]_i_1__23_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__23_n_0 ),
        .D(int_aps_wght_m_axis_tdata[0]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__23_n_0 ),
        .D(int_aps_wght_m_axis_tdata[10]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__23_n_0 ),
        .D(int_aps_wght_m_axis_tdata[11]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__23_n_0 ),
        .D(int_aps_wght_m_axis_tdata[12]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__23_n_0 ),
        .D(int_aps_wght_m_axis_tdata[13]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__23_n_0 ),
        .D(int_aps_wght_m_axis_tdata[14]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__23_n_0 ),
        .D(int_aps_wght_m_axis_tdata[15]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__23_n_0 ),
        .D(int_aps_wght_m_axis_tdata[1]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__23_n_0 ),
        .D(int_aps_wght_m_axis_tdata[2]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__23_n_0 ),
        .D(int_aps_wght_m_axis_tdata[3]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__23_n_0 ),
        .D(int_aps_wght_m_axis_tdata[4]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__23_n_0 ),
        .D(int_aps_wght_m_axis_tdata[5]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__23_n_0 ),
        .D(int_aps_wght_m_axis_tdata[6]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__23_n_0 ),
        .D(int_aps_wght_m_axis_tdata[7]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__23_n_0 ),
        .D(int_aps_wght_m_axis_tdata[8]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__23_n_0 ),
        .D(int_aps_wght_m_axis_tdata[9]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__23_n_0 ),
        .D(int_aps_wght_m_axis_tlast),
        .Q(temp_m_axis_tlast_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF8F00FF00800000)) 
    temp_m_axis_tvalid_reg_i_1__32
       (.I0(int_aps_wght_m_axis_tvalid),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_t_tvalid),
        .I3(temp_m_axis_tvalid_reg_reg_0),
        .I4(s_axis_tready_reg_reg_0),
        .I5(temp_m_axis_tvalid_reg),
        .O(temp_m_axis_tvalid_reg_i_1__32_n_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(temp_m_axis_tvalid_reg_i_1__32_n_0),
        .Q(temp_m_axis_tvalid_reg),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axis_register" *) 
module KanTop_KanAcceleratorWrapper_0_0_axis_register_22
   (s_axis_tready_reg_reg_0,
    m_axis_tlast_reg_reg_0,
    s_axis_tready_reg_reg_1,
    temp_m_axis_tvalid_reg,
    int_axis_t_tvalid,
    op1,
    m_axis_tvalid_reg_reg_0,
    AS,
    m_axis_tvalid_reg_reg_1,
    s_axis_tready_early_18,
    Q,
    s_axis_tready_early,
    core_clk,
    int_aps_wght_m_axis_tlast,
    int_aps_wght_m_axis_tvalid,
    m_axis_tvalid_reg_reg_2,
    temp_m_axis_tvalid_reg_reg_0,
    int_aps_wght_m_axis_tdata,
    int_axis_l_tvalid_1,
    err_unalligned_data_reg_reg,
    s_axis_tvalid_int__0_28,
    temp_m_axis_tvalid_reg_29);
  output s_axis_tready_reg_reg_0;
  output m_axis_tlast_reg_reg_0;
  output s_axis_tready_reg_reg_1;
  output temp_m_axis_tvalid_reg;
  output int_axis_t_tvalid;
  output [15:0]op1;
  output m_axis_tvalid_reg_reg_0;
  output [0:0]AS;
  output m_axis_tvalid_reg_reg_1;
  output s_axis_tready_early_18;
  input [0:0]Q;
  input s_axis_tready_early;
  input core_clk;
  input [0:0]int_aps_wght_m_axis_tlast;
  input [0:0]int_aps_wght_m_axis_tvalid;
  input m_axis_tvalid_reg_reg_2;
  input temp_m_axis_tvalid_reg_reg_0;
  input [15:0]int_aps_wght_m_axis_tdata;
  input int_axis_l_tvalid_1;
  input err_unalligned_data_reg_reg;
  input s_axis_tvalid_int__0_28;
  input temp_m_axis_tvalid_reg_29;

  wire [0:0]AS;
  wire [0:0]Q;
  wire core_clk;
  wire err_unalligned_data_reg_reg;
  wire [15:0]int_aps_wght_m_axis_tdata;
  wire [0:0]int_aps_wght_m_axis_tlast;
  wire [0:0]int_aps_wght_m_axis_tvalid;
  wire int_axis_l_tvalid_1;
  wire int_axis_t_tvalid;
  wire m_axis_tlast_reg_i_1__37_n_0;
  wire m_axis_tlast_reg_reg_0;
  wire m_axis_tvalid_reg_i_1__40_n_0;
  wire m_axis_tvalid_reg_reg_0;
  wire m_axis_tvalid_reg_reg_1;
  wire m_axis_tvalid_reg_reg_2;
  wire [15:0]op1;
  wire s_axis_tready_early;
  wire s_axis_tready_early_18;
  wire s_axis_tready_reg_reg_0;
  wire s_axis_tready_reg_reg_1;
  wire s_axis_tvalid_int__0_28;
  wire \temp_m_axis_tdata_reg[15]_i_1__33_n_0 ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[0] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[10] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[11] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[12] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[13] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[14] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[15] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[1] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[2] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[3] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[4] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[5] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[6] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[7] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[8] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[9] ;
  wire temp_m_axis_tlast_reg;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_29;
  wire temp_m_axis_tvalid_reg_i_1__30_n_0;
  wire temp_m_axis_tvalid_reg_reg_0;

  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_10__5
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .I4(int_aps_wght_m_axis_tdata[10]),
        .O(op1[10]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_11__5
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .I4(int_aps_wght_m_axis_tdata[9]),
        .O(op1[9]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_12__5
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .I4(int_aps_wght_m_axis_tdata[8]),
        .O(op1[8]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_13__5
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .I4(int_aps_wght_m_axis_tdata[7]),
        .O(op1[7]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_14__5
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .I4(int_aps_wght_m_axis_tdata[6]),
        .O(op1[6]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_15__5
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .I4(int_aps_wght_m_axis_tdata[5]),
        .O(op1[5]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_16__5
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .I4(int_aps_wght_m_axis_tdata[4]),
        .O(op1[4]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_17__5
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .I4(int_aps_wght_m_axis_tdata[3]),
        .O(op1[3]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_18__5
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .I4(int_aps_wght_m_axis_tdata[2]),
        .O(op1[2]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_19__5
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .I4(int_aps_wght_m_axis_tdata[1]),
        .O(op1[1]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_20__5
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .I4(int_aps_wght_m_axis_tdata[0]),
        .O(op1[0]));
  LUT3 #(
    .INIT(8'hF2)) 
    acc_reg_reg_i_2__2
       (.I0(s_axis_tready_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(temp_m_axis_tvalid_reg_reg_0),
        .O(s_axis_tready_reg_reg_1));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_5__6
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .I4(int_aps_wght_m_axis_tdata[15]),
        .O(op1[15]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_6__6
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .I4(int_aps_wght_m_axis_tdata[14]),
        .O(op1[14]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_7__5
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .I4(int_aps_wght_m_axis_tdata[13]),
        .O(op1[13]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_8__5
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .I4(int_aps_wght_m_axis_tdata[12]),
        .O(op1[12]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_9__5
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .I4(int_aps_wght_m_axis_tdata[11]),
        .O(op1[11]));
  LUT2 #(
    .INIT(4'h8)) 
    bypass_add_reg_0_i_2__2
       (.I0(int_axis_t_tvalid),
        .I1(int_axis_l_tvalid_1),
        .O(m_axis_tvalid_reg_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT4 #(
    .INIT(16'hC44C)) 
    \fsm_state_next_reg[0]_i_2__5 
       (.I0(int_axis_t_tvalid),
        .I1(int_axis_l_tvalid_1),
        .I2(err_unalligned_data_reg_reg),
        .I3(m_axis_tlast_reg_reg_0),
        .O(m_axis_tvalid_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT4 #(
    .INIT(16'h2080)) 
    \fsm_state_next_reg[2]_i_3__2 
       (.I0(int_axis_t_tvalid),
        .I1(m_axis_tlast_reg_reg_0),
        .I2(int_axis_l_tvalid_1),
        .I3(err_unalligned_data_reg_reg),
        .O(AS));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    m_axis_tlast_reg_i_1__37
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(temp_m_axis_tlast_reg),
        .I4(int_aps_wght_m_axis_tlast),
        .O(m_axis_tlast_reg_i_1__37_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(s_axis_tready_reg_reg_1),
        .D(m_axis_tlast_reg_i_1__37_n_0),
        .Q(m_axis_tlast_reg_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFE5C5C5CAE0C0C0C)) 
    m_axis_tvalid_reg_i_1__40
       (.I0(s_axis_tready_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(temp_m_axis_tvalid_reg_reg_0),
        .I3(m_axis_tvalid_reg_reg_2),
        .I4(int_aps_wght_m_axis_tvalid),
        .I5(temp_m_axis_tvalid_reg),
        .O(m_axis_tvalid_reg_i_1__40_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_reg_i_1__40_n_0),
        .Q(int_axis_t_tvalid),
        .R(Q));
  LUT5 #(
    .INIT(32'h88888FFF)) 
    s_axis_tready_reg_i_1__7
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_2),
        .I2(int_aps_wght_m_axis_tvalid),
        .I3(s_axis_tvalid_int__0_28),
        .I4(temp_m_axis_tvalid_reg_29),
        .O(s_axis_tready_early_18));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_early),
        .Q(s_axis_tready_reg_reg_0),
        .R(Q));
  LUT3 #(
    .INIT(8'h40)) 
    \temp_m_axis_tdata_reg[15]_i_1__33 
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .O(\temp_m_axis_tdata_reg[15]_i_1__33_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__33_n_0 ),
        .D(int_aps_wght_m_axis_tdata[0]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__33_n_0 ),
        .D(int_aps_wght_m_axis_tdata[10]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__33_n_0 ),
        .D(int_aps_wght_m_axis_tdata[11]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__33_n_0 ),
        .D(int_aps_wght_m_axis_tdata[12]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__33_n_0 ),
        .D(int_aps_wght_m_axis_tdata[13]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__33_n_0 ),
        .D(int_aps_wght_m_axis_tdata[14]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__33_n_0 ),
        .D(int_aps_wght_m_axis_tdata[15]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__33_n_0 ),
        .D(int_aps_wght_m_axis_tdata[1]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__33_n_0 ),
        .D(int_aps_wght_m_axis_tdata[2]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__33_n_0 ),
        .D(int_aps_wght_m_axis_tdata[3]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__33_n_0 ),
        .D(int_aps_wght_m_axis_tdata[4]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__33_n_0 ),
        .D(int_aps_wght_m_axis_tdata[5]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__33_n_0 ),
        .D(int_aps_wght_m_axis_tdata[6]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__33_n_0 ),
        .D(int_aps_wght_m_axis_tdata[7]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__33_n_0 ),
        .D(int_aps_wght_m_axis_tdata[8]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__33_n_0 ),
        .D(int_aps_wght_m_axis_tdata[9]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__33_n_0 ),
        .D(int_aps_wght_m_axis_tlast),
        .Q(temp_m_axis_tlast_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF8F00FF00800000)) 
    temp_m_axis_tvalid_reg_i_1__30
       (.I0(int_aps_wght_m_axis_tvalid),
        .I1(m_axis_tvalid_reg_reg_2),
        .I2(int_axis_t_tvalid),
        .I3(temp_m_axis_tvalid_reg_reg_0),
        .I4(s_axis_tready_reg_reg_0),
        .I5(temp_m_axis_tvalid_reg),
        .O(temp_m_axis_tvalid_reg_i_1__30_n_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(temp_m_axis_tvalid_reg_i_1__30_n_0),
        .Q(temp_m_axis_tvalid_reg),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axis_register" *) 
module KanTop_KanAcceleratorWrapper_0_0_axis_register_25
   (s_axis_tready_reg_reg_0,
    m_axis_tlast_reg_reg_0,
    s_axis_tready_reg_reg_1,
    temp_m_axis_tvalid_reg,
    int_axis_t_tvalid,
    AS,
    D,
    m_axis_tlast_reg_reg_1,
    op1,
    m_axis_tlast_reg_reg_2,
    m_axis_tlast_reg_reg_3,
    AR,
    m_axis_tvalid_reg_reg_0,
    s_axis_tready_early_17,
    Q,
    s_axis_tready_early,
    core_clk,
    int_aps_wght_m_axis_tlast,
    int_aps_wght_m_axis_tvalid,
    m_axis_tvalid_reg_reg_1,
    temp_m_axis_tvalid_reg_reg_0,
    \pipe_reg[1][5] ,
    bypass_add_reg_0_reg,
    s_axis_l_tready_int_1,
    bypass_add_reg_0_reg_0,
    internal_operation_error,
    fsm_rst,
    int_aps_wght_m_axis_tdata,
    \pipe_reg[1][5]_0 ,
    \pipe_reg[1][5]_1 ,
    \pipe_reg[1][5]_2 ,
    \pipe_reg[1][5]_3 ,
    \fsm_state_next_reg[0]_i_1__3 ,
    \fsm_state_next_reg[0]_i_1__3_0 ,
    int_axis_d_tready,
    s_axis_tvalid_int__0_26,
    temp_m_axis_tvalid_reg_27);
  output s_axis_tready_reg_reg_0;
  output m_axis_tlast_reg_reg_0;
  output s_axis_tready_reg_reg_1;
  output temp_m_axis_tvalid_reg;
  output int_axis_t_tvalid;
  output [0:0]AS;
  output [0:0]D;
  output [0:0]m_axis_tlast_reg_reg_1;
  output [15:0]op1;
  output m_axis_tlast_reg_reg_2;
  output m_axis_tlast_reg_reg_3;
  output [0:0]AR;
  output m_axis_tvalid_reg_reg_0;
  output s_axis_tready_early_17;
  input [2:0]Q;
  input s_axis_tready_early;
  input core_clk;
  input [0:0]int_aps_wght_m_axis_tlast;
  input [0:0]int_aps_wght_m_axis_tvalid;
  input m_axis_tvalid_reg_reg_1;
  input temp_m_axis_tvalid_reg_reg_0;
  input \pipe_reg[1][5] ;
  input bypass_add_reg_0_reg;
  input s_axis_l_tready_int_1;
  input bypass_add_reg_0_reg_0;
  input internal_operation_error;
  input fsm_rst;
  input [15:0]int_aps_wght_m_axis_tdata;
  input [0:0]\pipe_reg[1][5]_0 ;
  input [0:0]\pipe_reg[1][5]_1 ;
  input [0:0]\pipe_reg[1][5]_2 ;
  input \pipe_reg[1][5]_3 ;
  input [1:0]\fsm_state_next_reg[0]_i_1__3 ;
  input \fsm_state_next_reg[0]_i_1__3_0 ;
  input int_axis_d_tready;
  input s_axis_tvalid_int__0_26;
  input temp_m_axis_tvalid_reg_27;

  wire [0:0]AR;
  wire [0:0]AS;
  wire [0:0]D;
  wire [2:0]Q;
  wire bypass_add_reg_0_reg;
  wire bypass_add_reg_0_reg_0;
  wire core_clk;
  wire fsm_rst;
  wire [1:0]\fsm_state_next_reg[0]_i_1__3 ;
  wire \fsm_state_next_reg[0]_i_1__3_0 ;
  wire [15:0]int_aps_wght_m_axis_tdata;
  wire [0:0]int_aps_wght_m_axis_tlast;
  wire [0:0]int_aps_wght_m_axis_tvalid;
  wire int_axis_d_tready;
  wire int_axis_t_tvalid;
  wire internal_operation_error;
  wire m_axis_tlast_reg_i_1__34_n_0;
  wire m_axis_tlast_reg_reg_0;
  wire [0:0]m_axis_tlast_reg_reg_1;
  wire m_axis_tlast_reg_reg_2;
  wire m_axis_tlast_reg_reg_3;
  wire m_axis_tvalid_reg_i_1__36_n_0;
  wire m_axis_tvalid_reg_reg_0;
  wire m_axis_tvalid_reg_reg_1;
  wire [15:0]op1;
  wire \pipe_reg[1][5] ;
  wire [0:0]\pipe_reg[1][5]_0 ;
  wire [0:0]\pipe_reg[1][5]_1 ;
  wire [0:0]\pipe_reg[1][5]_2 ;
  wire \pipe_reg[1][5]_3 ;
  wire s_axis_l_tready_int_1;
  wire s_axis_tready_early;
  wire s_axis_tready_early_17;
  wire s_axis_tready_reg_reg_0;
  wire s_axis_tready_reg_reg_1;
  wire s_axis_tvalid_int__0_26;
  wire \temp_m_axis_tdata_reg[15]_i_1__29_n_0 ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[0] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[10] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[11] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[12] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[13] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[14] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[15] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[1] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[2] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[3] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[4] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[5] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[6] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[7] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[8] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[9] ;
  wire temp_m_axis_tlast_reg;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_27;
  wire temp_m_axis_tvalid_reg_i_1__28_n_0;
  wire temp_m_axis_tvalid_reg_reg_0;

  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_10__3
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .I4(int_aps_wght_m_axis_tdata[10]),
        .O(op1[10]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_11__3
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .I4(int_aps_wght_m_axis_tdata[9]),
        .O(op1[9]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_12__3
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .I4(int_aps_wght_m_axis_tdata[8]),
        .O(op1[8]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_13__3
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .I4(int_aps_wght_m_axis_tdata[7]),
        .O(op1[7]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_14__3
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .I4(int_aps_wght_m_axis_tdata[6]),
        .O(op1[6]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_15__3
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .I4(int_aps_wght_m_axis_tdata[5]),
        .O(op1[5]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_16__3
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .I4(int_aps_wght_m_axis_tdata[4]),
        .O(op1[4]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_17__3
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .I4(int_aps_wght_m_axis_tdata[3]),
        .O(op1[3]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_18__3
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .I4(int_aps_wght_m_axis_tdata[2]),
        .O(op1[2]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_19__3
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .I4(int_aps_wght_m_axis_tdata[1]),
        .O(op1[1]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_20__3
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .I4(int_aps_wght_m_axis_tdata[0]),
        .O(op1[0]));
  LUT3 #(
    .INIT(8'hF2)) 
    acc_reg_reg_i_2__1
       (.I0(s_axis_tready_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(temp_m_axis_tvalid_reg_reg_0),
        .O(s_axis_tready_reg_reg_1));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_5__5
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .I4(int_aps_wght_m_axis_tdata[15]),
        .O(op1[15]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_6__5
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .I4(int_aps_wght_m_axis_tdata[14]),
        .O(op1[14]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_7__3
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .I4(int_aps_wght_m_axis_tdata[13]),
        .O(op1[13]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_8__3
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .I4(int_aps_wght_m_axis_tdata[12]),
        .O(op1[12]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_9__3
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .I4(int_aps_wght_m_axis_tdata[11]),
        .O(op1[11]));
  LUT4 #(
    .INIT(16'h8000)) 
    bypass_add_reg_0_i_2__1
       (.I0(int_axis_t_tvalid),
        .I1(bypass_add_reg_0_reg_0),
        .I2(s_axis_l_tready_int_1),
        .I3(bypass_add_reg_0_reg),
        .O(m_axis_tvalid_reg_reg_0));
  LUT5 #(
    .INIT(32'hFF600000)) 
    \fsm_state_next_reg[0]_i_2__3 
       (.I0(\pipe_reg[1][5] ),
        .I1(m_axis_tlast_reg_reg_0),
        .I2(int_axis_t_tvalid),
        .I3(\fsm_state_next_reg[0]_i_1__3_0 ),
        .I4(int_axis_d_tready),
        .O(m_axis_tlast_reg_reg_3));
  LUT6 #(
    .INIT(64'hF0FFF0FF666600F0)) 
    \fsm_state_next_reg[0]_i_3__3 
       (.I0(\pipe_reg[1][5] ),
        .I1(m_axis_tlast_reg_reg_0),
        .I2(\fsm_state_next_reg[0]_i_1__3 [1]),
        .I3(\fsm_state_next_reg[0]_i_1__3 [0]),
        .I4(int_axis_t_tvalid),
        .I5(\fsm_state_next_reg[0]_i_1__3_0 ),
        .O(m_axis_tlast_reg_reg_2));
  LUT5 #(
    .INIT(32'hAAAEAEAA)) 
    \fsm_state_next_reg[1]_i_2__3 
       (.I0(Q[2]),
        .I1(int_axis_t_tvalid),
        .I2(\fsm_state_next_reg[0]_i_1__3_0 ),
        .I3(\pipe_reg[1][5] ),
        .I4(m_axis_tlast_reg_reg_0),
        .O(AR));
  LUT6 #(
    .INIT(64'h6000000000000000)) 
    \fsm_state_next_reg[2]_i_3__6 
       (.I0(m_axis_tlast_reg_reg_0),
        .I1(\pipe_reg[1][5] ),
        .I2(bypass_add_reg_0_reg),
        .I3(s_axis_l_tready_int_1),
        .I4(bypass_add_reg_0_reg_0),
        .I5(int_axis_t_tvalid),
        .O(AS));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    m_axis_tlast_reg_i_1__34
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(temp_m_axis_tlast_reg),
        .I4(int_aps_wght_m_axis_tlast),
        .O(m_axis_tlast_reg_i_1__34_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(s_axis_tready_reg_reg_1),
        .D(m_axis_tlast_reg_i_1__34_n_0),
        .Q(m_axis_tlast_reg_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFE5C5C5CAE0C0C0C)) 
    m_axis_tvalid_reg_i_1__36
       (.I0(s_axis_tready_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(temp_m_axis_tvalid_reg_reg_0),
        .I3(m_axis_tvalid_reg_reg_1),
        .I4(int_aps_wght_m_axis_tvalid),
        .I5(temp_m_axis_tvalid_reg),
        .O(m_axis_tvalid_reg_i_1__36_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_reg_i_1__36_n_0),
        .Q(int_axis_t_tvalid),
        .R(Q[2]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pipe[1][5]_i_1 
       (.I0(AS),
        .I1(\pipe_reg[1][5]_0 ),
        .I2(\pipe_reg[1][5]_1 ),
        .I3(\pipe_reg[1][5]_2 ),
        .I4(\pipe_reg[1][5]_3 ),
        .O(m_axis_tlast_reg_reg_1));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rst_pipeline[3]_i_1 
       (.I0(internal_operation_error),
        .I1(fsm_rst),
        .I2(m_axis_tlast_reg_reg_1),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(D));
  LUT5 #(
    .INIT(32'h88888FFF)) 
    s_axis_tready_reg_i_1__6
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_1),
        .I2(int_aps_wght_m_axis_tvalid),
        .I3(s_axis_tvalid_int__0_26),
        .I4(temp_m_axis_tvalid_reg_27),
        .O(s_axis_tready_early_17));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_early),
        .Q(s_axis_tready_reg_reg_0),
        .R(Q[2]));
  LUT3 #(
    .INIT(8'h40)) 
    \temp_m_axis_tdata_reg[15]_i_1__29 
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .O(\temp_m_axis_tdata_reg[15]_i_1__29_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__29_n_0 ),
        .D(int_aps_wght_m_axis_tdata[0]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__29_n_0 ),
        .D(int_aps_wght_m_axis_tdata[10]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__29_n_0 ),
        .D(int_aps_wght_m_axis_tdata[11]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__29_n_0 ),
        .D(int_aps_wght_m_axis_tdata[12]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__29_n_0 ),
        .D(int_aps_wght_m_axis_tdata[13]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__29_n_0 ),
        .D(int_aps_wght_m_axis_tdata[14]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__29_n_0 ),
        .D(int_aps_wght_m_axis_tdata[15]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__29_n_0 ),
        .D(int_aps_wght_m_axis_tdata[1]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__29_n_0 ),
        .D(int_aps_wght_m_axis_tdata[2]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__29_n_0 ),
        .D(int_aps_wght_m_axis_tdata[3]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__29_n_0 ),
        .D(int_aps_wght_m_axis_tdata[4]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__29_n_0 ),
        .D(int_aps_wght_m_axis_tdata[5]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__29_n_0 ),
        .D(int_aps_wght_m_axis_tdata[6]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__29_n_0 ),
        .D(int_aps_wght_m_axis_tdata[7]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__29_n_0 ),
        .D(int_aps_wght_m_axis_tdata[8]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__29_n_0 ),
        .D(int_aps_wght_m_axis_tdata[9]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__29_n_0 ),
        .D(int_aps_wght_m_axis_tlast),
        .Q(temp_m_axis_tlast_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF8F00FF00800000)) 
    temp_m_axis_tvalid_reg_i_1__28
       (.I0(int_aps_wght_m_axis_tvalid),
        .I1(m_axis_tvalid_reg_reg_1),
        .I2(int_axis_t_tvalid),
        .I3(temp_m_axis_tvalid_reg_reg_0),
        .I4(s_axis_tready_reg_reg_0),
        .I5(temp_m_axis_tvalid_reg),
        .O(temp_m_axis_tvalid_reg_i_1__28_n_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(temp_m_axis_tvalid_reg_i_1__28_n_0),
        .Q(temp_m_axis_tvalid_reg),
        .R(Q[2]));
endmodule

(* ORIG_REF_NAME = "axis_register" *) 
module KanTop_KanAcceleratorWrapper_0_0_axis_register_3
   (m_axis_tvalid_reg_reg_0,
    S,
    sel,
    tlast_transmitted_reg,
    \rst_pipeline_reg[3] ,
    D,
    core_clk,
    forward_reg_next_carry__0,
    O,
    \temp_m_axis_tdata_reg_reg[15]_0 ,
    CO,
    temp_m_axis_tlast_reg_reg_0,
    grid_tlast_transmitted,
    Q,
    \intra_counter_reg_reg[0] ,
    m_axis_tlast_reg_reg_0,
    int_ram_grid_bram_rdack,
    dack_o);
  output m_axis_tvalid_reg_reg_0;
  output [0:0]S;
  output sel;
  output tlast_transmitted_reg;
  output \rst_pipeline_reg[3] ;
  output [16:0]D;
  input core_clk;
  input [0:0]forward_reg_next_carry__0;
  input [0:0]O;
  input [15:0]\temp_m_axis_tdata_reg_reg[15]_0 ;
  input [0:0]CO;
  input temp_m_axis_tlast_reg_reg_0;
  input grid_tlast_transmitted;
  input [1:0]Q;
  input [0:0]\intra_counter_reg_reg[0] ;
  input [1:0]m_axis_tlast_reg_reg_0;
  input int_ram_grid_bram_rdack;
  input [1:0]dack_o;

  wire [0:0]CO;
  wire [16:0]D;
  wire [0:0]O;
  wire [1:0]Q;
  wire [0:0]S;
  wire core_clk;
  wire [1:0]dack_o;
  wire [0:0]forward_reg_next_carry__0;
  wire grid_tlast_transmitted;
  wire int_ram_grid_bram_rdack;
  wire [0:0]\intra_counter_reg_reg[0] ;
  wire loc_out_axis_tlast;
  wire \m_axis_tdata_reg[0]_i_1__1_n_0 ;
  wire \m_axis_tdata_reg[10]_i_1__1_n_0 ;
  wire \m_axis_tdata_reg[11]_i_1__1_n_0 ;
  wire \m_axis_tdata_reg[12]_i_1__1_n_0 ;
  wire \m_axis_tdata_reg[13]_i_1__1_n_0 ;
  wire \m_axis_tdata_reg[14]_i_1__1_n_0 ;
  wire \m_axis_tdata_reg[15]_i_1__0_n_0 ;
  wire \m_axis_tdata_reg[15]_i_2__1_n_0 ;
  wire \m_axis_tdata_reg[1]_i_1__1_n_0 ;
  wire \m_axis_tdata_reg[2]_i_1__1_n_0 ;
  wire \m_axis_tdata_reg[3]_i_1__1_n_0 ;
  wire \m_axis_tdata_reg[4]_i_1__1_n_0 ;
  wire \m_axis_tdata_reg[5]_i_1__1_n_0 ;
  wire \m_axis_tdata_reg[6]_i_1__1_n_0 ;
  wire \m_axis_tdata_reg[7]_i_1__1_n_0 ;
  wire \m_axis_tdata_reg[8]_i_1__1_n_0 ;
  wire \m_axis_tdata_reg[9]_i_1__1_n_0 ;
  wire m_axis_tlast_reg_i_1__0__0_n_0;
  wire m_axis_tlast_reg_i_2__0_n_0;
  wire [1:0]m_axis_tlast_reg_reg_0;
  wire m_axis_tvalid_reg_i_1_n_0;
  wire m_axis_tvalid_reg_reg_0;
  wire rst0;
  wire \rst_pipeline_reg[3] ;
  wire s_axis_tready_reg_i_1_n_0;
  wire s_axis_tready_reg_reg_n_0;
  wire sel;
  wire store_axis_input_to_temp;
  wire [15:0]\temp_m_axis_tdata_reg_reg[15]_0 ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[0] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[10] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[11] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[12] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[13] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[14] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[15] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[1] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[2] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[3] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[4] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[5] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[6] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[7] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[8] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[9] ;
  wire temp_m_axis_tlast_reg;
  wire temp_m_axis_tlast_reg_i_1__0_n_0;
  wire temp_m_axis_tlast_reg_reg_0;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_i_1_n_0;
  wire tlast_transmitted_reg;
  wire tlast_transmitted_reg_i_2__0_n_0;

  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_reg[0][16]_i_1__0 
       (.I0(m_axis_tvalid_reg_reg_0),
        .I1(temp_m_axis_tlast_reg_reg_0),
        .O(sel));
  LUT2 #(
    .INIT(4'h8)) 
    \data_reg[0][16]_i_2__0 
       (.I0(CO),
        .I1(loc_out_axis_tlast),
        .O(D[16]));
  LUT2 #(
    .INIT(4'h9)) 
    forward_reg_next_carry__0_i_1
       (.I0(forward_reg_next_carry__0),
        .I1(O),
        .O(S));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    \intra_counter_reg[0]_i_1__0 
       (.I0(\intra_counter_reg_reg[0] ),
        .I1(CO),
        .I2(temp_m_axis_tlast_reg_reg_0),
        .I3(m_axis_tvalid_reg_reg_0),
        .O(\rst_pipeline_reg[3] ));
  LUT6 #(
    .INIT(64'hFFBFBBBB00808888)) 
    \m_axis_tdata_reg[0]_i_1__1 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [0]),
        .I1(s_axis_tready_reg_reg_n_0),
        .I2(CO),
        .I3(temp_m_axis_tlast_reg_reg_0),
        .I4(m_axis_tvalid_reg_reg_0),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .O(\m_axis_tdata_reg[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFBBBB00808888)) 
    \m_axis_tdata_reg[10]_i_1__1 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [10]),
        .I1(s_axis_tready_reg_reg_n_0),
        .I2(CO),
        .I3(temp_m_axis_tlast_reg_reg_0),
        .I4(m_axis_tvalid_reg_reg_0),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .O(\m_axis_tdata_reg[10]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFBBBB00808888)) 
    \m_axis_tdata_reg[11]_i_1__1 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [11]),
        .I1(s_axis_tready_reg_reg_n_0),
        .I2(CO),
        .I3(temp_m_axis_tlast_reg_reg_0),
        .I4(m_axis_tvalid_reg_reg_0),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .O(\m_axis_tdata_reg[11]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFBBBB00808888)) 
    \m_axis_tdata_reg[12]_i_1__1 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [12]),
        .I1(s_axis_tready_reg_reg_n_0),
        .I2(CO),
        .I3(temp_m_axis_tlast_reg_reg_0),
        .I4(m_axis_tvalid_reg_reg_0),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .O(\m_axis_tdata_reg[12]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFBBBB00808888)) 
    \m_axis_tdata_reg[13]_i_1__1 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [13]),
        .I1(s_axis_tready_reg_reg_n_0),
        .I2(CO),
        .I3(temp_m_axis_tlast_reg_reg_0),
        .I4(m_axis_tvalid_reg_reg_0),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .O(\m_axis_tdata_reg[13]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFBBBB00808888)) 
    \m_axis_tdata_reg[14]_i_1__1 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [14]),
        .I1(s_axis_tready_reg_reg_n_0),
        .I2(CO),
        .I3(temp_m_axis_tlast_reg_reg_0),
        .I4(m_axis_tvalid_reg_reg_0),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .O(\m_axis_tdata_reg[14]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h7530)) 
    \m_axis_tdata_reg[15]_i_1__0 
       (.I0(m_axis_tvalid_reg_reg_0),
        .I1(temp_m_axis_tlast_reg_reg_0),
        .I2(CO),
        .I3(s_axis_tready_reg_reg_n_0),
        .O(\m_axis_tdata_reg[15]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFBBBB00808888)) 
    \m_axis_tdata_reg[15]_i_2__1 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [15]),
        .I1(s_axis_tready_reg_reg_n_0),
        .I2(CO),
        .I3(temp_m_axis_tlast_reg_reg_0),
        .I4(m_axis_tvalid_reg_reg_0),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .O(\m_axis_tdata_reg[15]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFBBBB00808888)) 
    \m_axis_tdata_reg[1]_i_1__1 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [1]),
        .I1(s_axis_tready_reg_reg_n_0),
        .I2(CO),
        .I3(temp_m_axis_tlast_reg_reg_0),
        .I4(m_axis_tvalid_reg_reg_0),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .O(\m_axis_tdata_reg[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFBBBB00808888)) 
    \m_axis_tdata_reg[2]_i_1__1 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [2]),
        .I1(s_axis_tready_reg_reg_n_0),
        .I2(CO),
        .I3(temp_m_axis_tlast_reg_reg_0),
        .I4(m_axis_tvalid_reg_reg_0),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .O(\m_axis_tdata_reg[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFBBBB00808888)) 
    \m_axis_tdata_reg[3]_i_1__1 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [3]),
        .I1(s_axis_tready_reg_reg_n_0),
        .I2(CO),
        .I3(temp_m_axis_tlast_reg_reg_0),
        .I4(m_axis_tvalid_reg_reg_0),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .O(\m_axis_tdata_reg[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFBBBB00808888)) 
    \m_axis_tdata_reg[4]_i_1__1 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [4]),
        .I1(s_axis_tready_reg_reg_n_0),
        .I2(CO),
        .I3(temp_m_axis_tlast_reg_reg_0),
        .I4(m_axis_tvalid_reg_reg_0),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .O(\m_axis_tdata_reg[4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFBBBB00808888)) 
    \m_axis_tdata_reg[5]_i_1__1 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [5]),
        .I1(s_axis_tready_reg_reg_n_0),
        .I2(CO),
        .I3(temp_m_axis_tlast_reg_reg_0),
        .I4(m_axis_tvalid_reg_reg_0),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .O(\m_axis_tdata_reg[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFBBBB00808888)) 
    \m_axis_tdata_reg[6]_i_1__1 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [6]),
        .I1(s_axis_tready_reg_reg_n_0),
        .I2(CO),
        .I3(temp_m_axis_tlast_reg_reg_0),
        .I4(m_axis_tvalid_reg_reg_0),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .O(\m_axis_tdata_reg[6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFBBBB00808888)) 
    \m_axis_tdata_reg[7]_i_1__1 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [7]),
        .I1(s_axis_tready_reg_reg_n_0),
        .I2(CO),
        .I3(temp_m_axis_tlast_reg_reg_0),
        .I4(m_axis_tvalid_reg_reg_0),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .O(\m_axis_tdata_reg[7]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFBBBB00808888)) 
    \m_axis_tdata_reg[8]_i_1__1 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [8]),
        .I1(s_axis_tready_reg_reg_n_0),
        .I2(CO),
        .I3(temp_m_axis_tlast_reg_reg_0),
        .I4(m_axis_tvalid_reg_reg_0),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .O(\m_axis_tdata_reg[8]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFBBBB00808888)) 
    \m_axis_tdata_reg[9]_i_1__1 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [9]),
        .I1(s_axis_tready_reg_reg_n_0),
        .I2(CO),
        .I3(temp_m_axis_tlast_reg_reg_0),
        .I4(m_axis_tvalid_reg_reg_0),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .O(\m_axis_tdata_reg[9]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__0_n_0 ),
        .D(\m_axis_tdata_reg[0]_i_1__1_n_0 ),
        .Q(D[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__0_n_0 ),
        .D(\m_axis_tdata_reg[10]_i_1__1_n_0 ),
        .Q(D[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__0_n_0 ),
        .D(\m_axis_tdata_reg[11]_i_1__1_n_0 ),
        .Q(D[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__0_n_0 ),
        .D(\m_axis_tdata_reg[12]_i_1__1_n_0 ),
        .Q(D[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__0_n_0 ),
        .D(\m_axis_tdata_reg[13]_i_1__1_n_0 ),
        .Q(D[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__0_n_0 ),
        .D(\m_axis_tdata_reg[14]_i_1__1_n_0 ),
        .Q(D[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__0_n_0 ),
        .D(\m_axis_tdata_reg[15]_i_2__1_n_0 ),
        .Q(D[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__0_n_0 ),
        .D(\m_axis_tdata_reg[1]_i_1__1_n_0 ),
        .Q(D[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__0_n_0 ),
        .D(\m_axis_tdata_reg[2]_i_1__1_n_0 ),
        .Q(D[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__0_n_0 ),
        .D(\m_axis_tdata_reg[3]_i_1__1_n_0 ),
        .Q(D[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__0_n_0 ),
        .D(\m_axis_tdata_reg[4]_i_1__1_n_0 ),
        .Q(D[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__0_n_0 ),
        .D(\m_axis_tdata_reg[5]_i_1__1_n_0 ),
        .Q(D[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__0_n_0 ),
        .D(\m_axis_tdata_reg[6]_i_1__1_n_0 ),
        .Q(D[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__0_n_0 ),
        .D(\m_axis_tdata_reg[7]_i_1__1_n_0 ),
        .Q(D[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__0_n_0 ),
        .D(\m_axis_tdata_reg[8]_i_1__1_n_0 ),
        .Q(D[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__0_n_0 ),
        .D(\m_axis_tdata_reg[9]_i_1__1_n_0 ),
        .Q(D[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    m_axis_tlast_reg_i_1__0__0
       (.I0(m_axis_tlast_reg_reg_0[1]),
        .I1(m_axis_tlast_reg_reg_0[0]),
        .I2(m_axis_tlast_reg_i_2__0_n_0),
        .I3(temp_m_axis_tlast_reg),
        .O(m_axis_tlast_reg_i_1__0__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT4 #(
    .INIT(16'h08AA)) 
    m_axis_tlast_reg_i_2__0
       (.I0(s_axis_tready_reg_reg_n_0),
        .I1(CO),
        .I2(temp_m_axis_tlast_reg_reg_0),
        .I3(m_axis_tvalid_reg_reg_0),
        .O(m_axis_tlast_reg_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__0_n_0 ),
        .D(m_axis_tlast_reg_i_1__0__0_n_0),
        .Q(loc_out_axis_tlast),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    m_axis_tvalid_reg_i_1
       (.I0(m_axis_tvalid_reg_reg_0),
        .I1(\m_axis_tdata_reg[15]_i_1__0_n_0 ),
        .I2(temp_m_axis_tvalid_reg),
        .I3(s_axis_tready_reg_reg_n_0),
        .I4(int_ram_grid_bram_rdack),
        .I5(rst0),
        .O(m_axis_tvalid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_reg_i_1_n_0),
        .Q(m_axis_tvalid_reg_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFFF001F)) 
    s_axis_tready_reg_i_1
       (.I0(dack_o[0]),
        .I1(dack_o[1]),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(temp_m_axis_tvalid_reg),
        .I4(tlast_transmitted_reg_i_2__0_n_0),
        .I5(rst0),
        .O(s_axis_tready_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_reg_i_1_n_0),
        .Q(s_axis_tready_reg_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA200)) 
    \temp_m_axis_tdata_reg[15]_i_1__0 
       (.I0(s_axis_tready_reg_reg_n_0),
        .I1(CO),
        .I2(temp_m_axis_tlast_reg_reg_0),
        .I3(m_axis_tvalid_reg_reg_0),
        .O(store_axis_input_to_temp));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [0]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [10]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [11]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [12]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [13]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [14]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [15]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [1]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [2]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [3]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [4]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [5]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [6]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [7]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [8]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [9]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    temp_m_axis_tlast_reg_i_1__0
       (.I0(m_axis_tlast_reg_reg_0[1]),
        .I1(m_axis_tlast_reg_reg_0[0]),
        .O(temp_m_axis_tlast_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(temp_m_axis_tlast_reg_i_1__0_n_0),
        .Q(temp_m_axis_tlast_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000008E8A828A)) 
    temp_m_axis_tvalid_reg_i_1
       (.I0(temp_m_axis_tvalid_reg),
        .I1(s_axis_tready_reg_reg_n_0),
        .I2(tlast_transmitted_reg_i_2__0_n_0),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(int_ram_grid_bram_rdack),
        .I5(rst0),
        .O(temp_m_axis_tvalid_reg_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    temp_m_axis_tvalid_reg_i_3__0
       (.I0(\intra_counter_reg_reg[0] ),
        .I1(m_axis_tlast_reg_reg_0[1]),
        .I2(m_axis_tlast_reg_reg_0[0]),
        .O(rst0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(temp_m_axis_tvalid_reg_i_1_n_0),
        .Q(temp_m_axis_tvalid_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF80000000000000)) 
    tlast_transmitted_reg_i_1__0
       (.I0(loc_out_axis_tlast),
        .I1(tlast_transmitted_reg_i_2__0_n_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(grid_tlast_transmitted),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(tlast_transmitted_reg));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT2 #(
    .INIT(4'h2)) 
    tlast_transmitted_reg_i_2__0
       (.I0(CO),
        .I1(temp_m_axis_tlast_reg_reg_0),
        .O(tlast_transmitted_reg_i_2__0_n_0));
endmodule

(* ORIG_REF_NAME = "axis_register" *) 
module KanTop_KanAcceleratorWrapper_0_0_axis_register_30
   (s_axis_tready_reg_reg_0,
    m_axis_tlast_reg_reg_0,
    s_axis_tready_reg_reg_1,
    temp_m_axis_tvalid_reg,
    int_axis_t_tvalid,
    AS,
    op1,
    m_axis_tlast_reg_reg_1,
    AR,
    m_axis_tlast_reg_reg_2,
    m_axis_tvalid_reg_reg_0,
    s_axis_tready_early_16,
    Q,
    s_axis_tready_early,
    core_clk,
    int_aps_wght_m_axis_tlast,
    int_aps_wght_m_axis_tvalid,
    m_axis_tvalid_reg_reg_1,
    temp_m_axis_tvalid_reg_reg_0,
    err_unalligned_data_reg_reg,
    bypass_add_reg_0_reg,
    s_axis_l_tready_int_2,
    bypass_add_reg_0_reg_0,
    int_aps_wght_m_axis_tdata,
    \fsm_state_next_reg[0]_i_1__1 ,
    \fsm_state_next_reg[0]_i_1__1_0 ,
    int_axis_d_tready,
    s_axis_tvalid_int__0_24,
    temp_m_axis_tvalid_reg_25);
  output s_axis_tready_reg_reg_0;
  output m_axis_tlast_reg_reg_0;
  output s_axis_tready_reg_reg_1;
  output temp_m_axis_tvalid_reg;
  output int_axis_t_tvalid;
  output [0:0]AS;
  output [15:0]op1;
  output m_axis_tlast_reg_reg_1;
  output [0:0]AR;
  output m_axis_tlast_reg_reg_2;
  output m_axis_tvalid_reg_reg_0;
  output s_axis_tready_early_16;
  input [0:0]Q;
  input s_axis_tready_early;
  input core_clk;
  input [0:0]int_aps_wght_m_axis_tlast;
  input [0:0]int_aps_wght_m_axis_tvalid;
  input m_axis_tvalid_reg_reg_1;
  input temp_m_axis_tvalid_reg_reg_0;
  input err_unalligned_data_reg_reg;
  input bypass_add_reg_0_reg;
  input s_axis_l_tready_int_2;
  input bypass_add_reg_0_reg_0;
  input [15:0]int_aps_wght_m_axis_tdata;
  input [1:0]\fsm_state_next_reg[0]_i_1__1 ;
  input \fsm_state_next_reg[0]_i_1__1_0 ;
  input int_axis_d_tready;
  input s_axis_tvalid_int__0_24;
  input temp_m_axis_tvalid_reg_25;

  wire [0:0]AR;
  wire [0:0]AS;
  wire [0:0]Q;
  wire bypass_add_reg_0_reg;
  wire bypass_add_reg_0_reg_0;
  wire core_clk;
  wire err_unalligned_data_reg_reg;
  wire [1:0]\fsm_state_next_reg[0]_i_1__1 ;
  wire \fsm_state_next_reg[0]_i_1__1_0 ;
  wire [15:0]int_aps_wght_m_axis_tdata;
  wire [0:0]int_aps_wght_m_axis_tlast;
  wire [0:0]int_aps_wght_m_axis_tvalid;
  wire int_axis_d_tready;
  wire int_axis_t_tvalid;
  wire m_axis_tlast_reg_i_1__31_n_0;
  wire m_axis_tlast_reg_reg_0;
  wire m_axis_tlast_reg_reg_1;
  wire m_axis_tlast_reg_reg_2;
  wire m_axis_tvalid_reg_i_1__31_n_0;
  wire m_axis_tvalid_reg_reg_0;
  wire m_axis_tvalid_reg_reg_1;
  wire [15:0]op1;
  wire s_axis_l_tready_int_2;
  wire s_axis_tready_early;
  wire s_axis_tready_early_16;
  wire s_axis_tready_reg_reg_0;
  wire s_axis_tready_reg_reg_1;
  wire s_axis_tvalid_int__0_24;
  wire \temp_m_axis_tdata_reg[15]_i_1__25_n_0 ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[0] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[10] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[11] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[12] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[13] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[14] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[15] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[1] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[2] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[3] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[4] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[5] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[6] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[7] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[8] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[9] ;
  wire temp_m_axis_tlast_reg;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_25;
  wire temp_m_axis_tvalid_reg_i_1__26_n_0;
  wire temp_m_axis_tvalid_reg_reg_0;

  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_10__1
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .I4(int_aps_wght_m_axis_tdata[10]),
        .O(op1[10]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_11__1
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .I4(int_aps_wght_m_axis_tdata[9]),
        .O(op1[9]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_12__1
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .I4(int_aps_wght_m_axis_tdata[8]),
        .O(op1[8]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_13__1
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .I4(int_aps_wght_m_axis_tdata[7]),
        .O(op1[7]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_14__1
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .I4(int_aps_wght_m_axis_tdata[6]),
        .O(op1[6]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_15__1
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .I4(int_aps_wght_m_axis_tdata[5]),
        .O(op1[5]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_16__1
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .I4(int_aps_wght_m_axis_tdata[4]),
        .O(op1[4]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_17__1
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .I4(int_aps_wght_m_axis_tdata[3]),
        .O(op1[3]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_18__1
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .I4(int_aps_wght_m_axis_tdata[2]),
        .O(op1[2]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_19__1
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .I4(int_aps_wght_m_axis_tdata[1]),
        .O(op1[1]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_20__1
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .I4(int_aps_wght_m_axis_tdata[0]),
        .O(op1[0]));
  LUT3 #(
    .INIT(8'hF2)) 
    acc_reg_reg_i_2__0
       (.I0(s_axis_tready_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(temp_m_axis_tvalid_reg_reg_0),
        .O(s_axis_tready_reg_reg_1));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_5__4
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .I4(int_aps_wght_m_axis_tdata[15]),
        .O(op1[15]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_6__4
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .I4(int_aps_wght_m_axis_tdata[14]),
        .O(op1[14]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_7__1
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .I4(int_aps_wght_m_axis_tdata[13]),
        .O(op1[13]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_8__1
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .I4(int_aps_wght_m_axis_tdata[12]),
        .O(op1[12]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_9__1
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .I4(int_aps_wght_m_axis_tdata[11]),
        .O(op1[11]));
  LUT4 #(
    .INIT(16'h8000)) 
    bypass_add_reg_0_i_2__0
       (.I0(int_axis_t_tvalid),
        .I1(bypass_add_reg_0_reg_0),
        .I2(s_axis_l_tready_int_2),
        .I3(bypass_add_reg_0_reg),
        .O(m_axis_tvalid_reg_reg_0));
  LUT5 #(
    .INIT(32'hFF600000)) 
    \fsm_state_next_reg[0]_i_2__1 
       (.I0(err_unalligned_data_reg_reg),
        .I1(m_axis_tlast_reg_reg_0),
        .I2(int_axis_t_tvalid),
        .I3(\fsm_state_next_reg[0]_i_1__1_0 ),
        .I4(int_axis_d_tready),
        .O(m_axis_tlast_reg_reg_2));
  LUT6 #(
    .INIT(64'hF0FFF0FF666600F0)) 
    \fsm_state_next_reg[0]_i_3__1 
       (.I0(err_unalligned_data_reg_reg),
        .I1(m_axis_tlast_reg_reg_0),
        .I2(\fsm_state_next_reg[0]_i_1__1 [1]),
        .I3(\fsm_state_next_reg[0]_i_1__1 [0]),
        .I4(int_axis_t_tvalid),
        .I5(\fsm_state_next_reg[0]_i_1__1_0 ),
        .O(m_axis_tlast_reg_reg_1));
  LUT5 #(
    .INIT(32'hAAAEAEAA)) 
    \fsm_state_next_reg[1]_i_2__1 
       (.I0(Q),
        .I1(int_axis_t_tvalid),
        .I2(\fsm_state_next_reg[0]_i_1__1_0 ),
        .I3(err_unalligned_data_reg_reg),
        .I4(m_axis_tlast_reg_reg_0),
        .O(AR));
  LUT6 #(
    .INIT(64'h6000000000000000)) 
    \fsm_state_next_reg[2]_i_3__5 
       (.I0(m_axis_tlast_reg_reg_0),
        .I1(err_unalligned_data_reg_reg),
        .I2(bypass_add_reg_0_reg),
        .I3(s_axis_l_tready_int_2),
        .I4(bypass_add_reg_0_reg_0),
        .I5(int_axis_t_tvalid),
        .O(AS));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    m_axis_tlast_reg_i_1__31
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(temp_m_axis_tlast_reg),
        .I4(int_aps_wght_m_axis_tlast),
        .O(m_axis_tlast_reg_i_1__31_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(s_axis_tready_reg_reg_1),
        .D(m_axis_tlast_reg_i_1__31_n_0),
        .Q(m_axis_tlast_reg_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFE5C5C5CAE0C0C0C)) 
    m_axis_tvalid_reg_i_1__31
       (.I0(s_axis_tready_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(temp_m_axis_tvalid_reg_reg_0),
        .I3(m_axis_tvalid_reg_reg_1),
        .I4(int_aps_wght_m_axis_tvalid),
        .I5(temp_m_axis_tvalid_reg),
        .O(m_axis_tvalid_reg_i_1__31_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_reg_i_1__31_n_0),
        .Q(int_axis_t_tvalid),
        .R(Q));
  LUT5 #(
    .INIT(32'h88888FFF)) 
    s_axis_tready_reg_i_1__5
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_1),
        .I2(int_aps_wght_m_axis_tvalid),
        .I3(s_axis_tvalid_int__0_24),
        .I4(temp_m_axis_tvalid_reg_25),
        .O(s_axis_tready_early_16));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_early),
        .Q(s_axis_tready_reg_reg_0),
        .R(Q));
  LUT3 #(
    .INIT(8'h40)) 
    \temp_m_axis_tdata_reg[15]_i_1__25 
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .O(\temp_m_axis_tdata_reg[15]_i_1__25_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__25_n_0 ),
        .D(int_aps_wght_m_axis_tdata[0]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__25_n_0 ),
        .D(int_aps_wght_m_axis_tdata[10]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__25_n_0 ),
        .D(int_aps_wght_m_axis_tdata[11]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__25_n_0 ),
        .D(int_aps_wght_m_axis_tdata[12]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__25_n_0 ),
        .D(int_aps_wght_m_axis_tdata[13]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__25_n_0 ),
        .D(int_aps_wght_m_axis_tdata[14]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__25_n_0 ),
        .D(int_aps_wght_m_axis_tdata[15]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__25_n_0 ),
        .D(int_aps_wght_m_axis_tdata[1]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__25_n_0 ),
        .D(int_aps_wght_m_axis_tdata[2]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__25_n_0 ),
        .D(int_aps_wght_m_axis_tdata[3]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__25_n_0 ),
        .D(int_aps_wght_m_axis_tdata[4]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__25_n_0 ),
        .D(int_aps_wght_m_axis_tdata[5]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__25_n_0 ),
        .D(int_aps_wght_m_axis_tdata[6]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__25_n_0 ),
        .D(int_aps_wght_m_axis_tdata[7]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__25_n_0 ),
        .D(int_aps_wght_m_axis_tdata[8]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__25_n_0 ),
        .D(int_aps_wght_m_axis_tdata[9]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__25_n_0 ),
        .D(int_aps_wght_m_axis_tlast),
        .Q(temp_m_axis_tlast_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF8F00FF00800000)) 
    temp_m_axis_tvalid_reg_i_1__26
       (.I0(int_aps_wght_m_axis_tvalid),
        .I1(m_axis_tvalid_reg_reg_1),
        .I2(int_axis_t_tvalid),
        .I3(temp_m_axis_tvalid_reg_reg_0),
        .I4(s_axis_tready_reg_reg_0),
        .I5(temp_m_axis_tvalid_reg),
        .O(temp_m_axis_tvalid_reg_i_1__26_n_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(temp_m_axis_tvalid_reg_i_1__26_n_0),
        .Q(temp_m_axis_tvalid_reg),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axis_register" *) 
module KanTop_KanAcceleratorWrapper_0_0_axis_register_35
   (s_axis_tready_reg_reg_0,
    m_axis_tlast_reg_reg_0,
    s_axis_tready_reg_reg_1,
    temp_m_axis_tvalid_reg_0,
    int_axis_t_tvalid,
    AS,
    op1,
    m_axis_tlast_reg_reg_1,
    AR,
    m_axis_tlast_reg_reg_2,
    m_axis_tvalid_reg_reg_0,
    s_axis_tready_early,
    Q,
    s_axis_tready_early_1,
    core_clk,
    int_aps_wght_m_axis_tlast,
    int_aps_wght_m_axis_tvalid,
    m_axis_tvalid_reg_reg_1,
    temp_m_axis_tvalid_reg_reg_0,
    err_unalligned_data_reg_reg,
    bypass_add_reg_0_reg,
    s_axis_l_tready_int,
    bypass_add_reg_0_reg_0,
    int_aps_wght_m_axis_tdata,
    \fsm_state_next_reg[0]_i_1 ,
    \fsm_state_next_reg[0]_i_1_0 ,
    int_axis_d_tready,
    s_axis_tvalid_int__0,
    temp_m_axis_tvalid_reg);
  output s_axis_tready_reg_reg_0;
  output m_axis_tlast_reg_reg_0;
  output s_axis_tready_reg_reg_1;
  output temp_m_axis_tvalid_reg_0;
  output int_axis_t_tvalid;
  output [0:0]AS;
  output [15:0]op1;
  output m_axis_tlast_reg_reg_1;
  output [0:0]AR;
  output m_axis_tlast_reg_reg_2;
  output m_axis_tvalid_reg_reg_0;
  output s_axis_tready_early;
  input [0:0]Q;
  input s_axis_tready_early_1;
  input core_clk;
  input [0:0]int_aps_wght_m_axis_tlast;
  input [0:0]int_aps_wght_m_axis_tvalid;
  input m_axis_tvalid_reg_reg_1;
  input temp_m_axis_tvalid_reg_reg_0;
  input err_unalligned_data_reg_reg;
  input bypass_add_reg_0_reg;
  input s_axis_l_tready_int;
  input bypass_add_reg_0_reg_0;
  input [15:0]int_aps_wght_m_axis_tdata;
  input [1:0]\fsm_state_next_reg[0]_i_1 ;
  input \fsm_state_next_reg[0]_i_1_0 ;
  input int_axis_d_tready;
  input s_axis_tvalid_int__0;
  input temp_m_axis_tvalid_reg;

  wire [0:0]AR;
  wire [0:0]AS;
  wire [0:0]Q;
  wire bypass_add_reg_0_reg;
  wire bypass_add_reg_0_reg_0;
  wire core_clk;
  wire err_unalligned_data_reg_reg;
  wire [1:0]\fsm_state_next_reg[0]_i_1 ;
  wire \fsm_state_next_reg[0]_i_1_0 ;
  wire [15:0]int_aps_wght_m_axis_tdata;
  wire [0:0]int_aps_wght_m_axis_tlast;
  wire [0:0]int_aps_wght_m_axis_tvalid;
  wire int_axis_d_tready;
  wire int_axis_t_tvalid;
  wire m_axis_tlast_reg_i_1__27_n_0;
  wire m_axis_tlast_reg_reg_0;
  wire m_axis_tlast_reg_reg_1;
  wire m_axis_tlast_reg_reg_2;
  wire m_axis_tvalid_reg_i_1__28_n_0;
  wire m_axis_tvalid_reg_reg_0;
  wire m_axis_tvalid_reg_reg_1;
  wire [15:0]op1;
  wire s_axis_l_tready_int;
  wire s_axis_tready_early;
  wire s_axis_tready_early_1;
  wire s_axis_tready_reg_reg_0;
  wire s_axis_tready_reg_reg_1;
  wire s_axis_tvalid_int__0;
  wire \temp_m_axis_tdata_reg[15]_i_1__21_n_0 ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[0] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[10] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[11] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[12] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[13] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[14] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[15] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[1] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[2] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[3] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[4] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[5] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[6] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[7] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[8] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[9] ;
  wire temp_m_axis_tlast_reg;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_0;
  wire temp_m_axis_tvalid_reg_i_1__24_n_0;
  wire temp_m_axis_tvalid_reg_reg_0;

  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_10
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .I4(int_aps_wght_m_axis_tdata[11]),
        .O(op1[11]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_11
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .I4(int_aps_wght_m_axis_tdata[10]),
        .O(op1[10]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_12
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .I4(int_aps_wght_m_axis_tdata[9]),
        .O(op1[9]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_13
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .I4(int_aps_wght_m_axis_tdata[8]),
        .O(op1[8]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_14
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .I4(int_aps_wght_m_axis_tdata[7]),
        .O(op1[7]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_15
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .I4(int_aps_wght_m_axis_tdata[6]),
        .O(op1[6]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_16
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .I4(int_aps_wght_m_axis_tdata[5]),
        .O(op1[5]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_17
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .I4(int_aps_wght_m_axis_tdata[4]),
        .O(op1[4]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_18
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .I4(int_aps_wght_m_axis_tdata[3]),
        .O(op1[3]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_19
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .I4(int_aps_wght_m_axis_tdata[2]),
        .O(op1[2]));
  LUT3 #(
    .INIT(8'hF2)) 
    acc_reg_reg_i_2
       (.I0(s_axis_tready_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(temp_m_axis_tvalid_reg_reg_0),
        .O(s_axis_tready_reg_reg_1));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_20
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .I4(int_aps_wght_m_axis_tdata[1]),
        .O(op1[1]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_21__2
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .I4(int_aps_wght_m_axis_tdata[0]),
        .O(op1[0]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_6__3
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .I4(int_aps_wght_m_axis_tdata[15]),
        .O(op1[15]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_7
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .I4(int_aps_wght_m_axis_tdata[14]),
        .O(op1[14]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_8
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .I4(int_aps_wght_m_axis_tdata[13]),
        .O(op1[13]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_9
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .I4(int_aps_wght_m_axis_tdata[12]),
        .O(op1[12]));
  LUT4 #(
    .INIT(16'h8000)) 
    bypass_add_reg_0_i_2
       (.I0(int_axis_t_tvalid),
        .I1(bypass_add_reg_0_reg_0),
        .I2(s_axis_l_tready_int),
        .I3(bypass_add_reg_0_reg),
        .O(m_axis_tvalid_reg_reg_0));
  LUT5 #(
    .INIT(32'hFF600000)) 
    \fsm_state_next_reg[0]_i_2 
       (.I0(err_unalligned_data_reg_reg),
        .I1(m_axis_tlast_reg_reg_0),
        .I2(int_axis_t_tvalid),
        .I3(\fsm_state_next_reg[0]_i_1_0 ),
        .I4(int_axis_d_tready),
        .O(m_axis_tlast_reg_reg_2));
  LUT6 #(
    .INIT(64'hF0FFF0FF666600F0)) 
    \fsm_state_next_reg[0]_i_3 
       (.I0(err_unalligned_data_reg_reg),
        .I1(m_axis_tlast_reg_reg_0),
        .I2(\fsm_state_next_reg[0]_i_1 [1]),
        .I3(\fsm_state_next_reg[0]_i_1 [0]),
        .I4(int_axis_t_tvalid),
        .I5(\fsm_state_next_reg[0]_i_1_0 ),
        .O(m_axis_tlast_reg_reg_1));
  LUT5 #(
    .INIT(32'hAAAEAEAA)) 
    \fsm_state_next_reg[1]_i_2 
       (.I0(Q),
        .I1(int_axis_t_tvalid),
        .I2(\fsm_state_next_reg[0]_i_1_0 ),
        .I3(err_unalligned_data_reg_reg),
        .I4(m_axis_tlast_reg_reg_0),
        .O(AR));
  LUT6 #(
    .INIT(64'h6000000000000000)) 
    \fsm_state_next_reg[2]_i_3__4 
       (.I0(m_axis_tlast_reg_reg_0),
        .I1(err_unalligned_data_reg_reg),
        .I2(bypass_add_reg_0_reg),
        .I3(s_axis_l_tready_int),
        .I4(bypass_add_reg_0_reg_0),
        .I5(int_axis_t_tvalid),
        .O(AS));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    m_axis_tlast_reg_i_1__27
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(temp_m_axis_tlast_reg),
        .I4(int_aps_wght_m_axis_tlast),
        .O(m_axis_tlast_reg_i_1__27_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(s_axis_tready_reg_reg_1),
        .D(m_axis_tlast_reg_i_1__27_n_0),
        .Q(m_axis_tlast_reg_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFE5C5C5CAE0C0C0C)) 
    m_axis_tvalid_reg_i_1__28
       (.I0(s_axis_tready_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(temp_m_axis_tvalid_reg_reg_0),
        .I3(m_axis_tvalid_reg_reg_1),
        .I4(int_aps_wght_m_axis_tvalid),
        .I5(temp_m_axis_tvalid_reg_0),
        .O(m_axis_tvalid_reg_i_1__28_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_reg_i_1__28_n_0),
        .Q(int_axis_t_tvalid),
        .R(Q));
  LUT5 #(
    .INIT(32'h88888FFF)) 
    s_axis_tready_reg_i_1__4
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_1),
        .I2(int_aps_wght_m_axis_tvalid),
        .I3(s_axis_tvalid_int__0),
        .I4(temp_m_axis_tvalid_reg),
        .O(s_axis_tready_early));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_early_1),
        .Q(s_axis_tready_reg_reg_0),
        .R(Q));
  LUT3 #(
    .INIT(8'h40)) 
    \temp_m_axis_tdata_reg[15]_i_1__21 
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .O(\temp_m_axis_tdata_reg[15]_i_1__21_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__21_n_0 ),
        .D(int_aps_wght_m_axis_tdata[0]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__21_n_0 ),
        .D(int_aps_wght_m_axis_tdata[10]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__21_n_0 ),
        .D(int_aps_wght_m_axis_tdata[11]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__21_n_0 ),
        .D(int_aps_wght_m_axis_tdata[12]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__21_n_0 ),
        .D(int_aps_wght_m_axis_tdata[13]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__21_n_0 ),
        .D(int_aps_wght_m_axis_tdata[14]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__21_n_0 ),
        .D(int_aps_wght_m_axis_tdata[15]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__21_n_0 ),
        .D(int_aps_wght_m_axis_tdata[1]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__21_n_0 ),
        .D(int_aps_wght_m_axis_tdata[2]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__21_n_0 ),
        .D(int_aps_wght_m_axis_tdata[3]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__21_n_0 ),
        .D(int_aps_wght_m_axis_tdata[4]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__21_n_0 ),
        .D(int_aps_wght_m_axis_tdata[5]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__21_n_0 ),
        .D(int_aps_wght_m_axis_tdata[6]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__21_n_0 ),
        .D(int_aps_wght_m_axis_tdata[7]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__21_n_0 ),
        .D(int_aps_wght_m_axis_tdata[8]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__21_n_0 ),
        .D(int_aps_wght_m_axis_tdata[9]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__21_n_0 ),
        .D(int_aps_wght_m_axis_tlast),
        .Q(temp_m_axis_tlast_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF8F00FF00800000)) 
    temp_m_axis_tvalid_reg_i_1__24
       (.I0(int_aps_wght_m_axis_tvalid),
        .I1(m_axis_tvalid_reg_reg_1),
        .I2(int_axis_t_tvalid),
        .I3(temp_m_axis_tvalid_reg_reg_0),
        .I4(s_axis_tready_reg_reg_0),
        .I5(temp_m_axis_tvalid_reg_0),
        .O(temp_m_axis_tvalid_reg_i_1__24_n_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(temp_m_axis_tvalid_reg_i_1__24_n_0),
        .Q(temp_m_axis_tvalid_reg_0),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axis_register" *) 
module KanTop_KanAcceleratorWrapper_0_0_axis_register_4
   (m_axis_tvalid_reg_reg_0,
    tlast_transmitted_reg,
    full_reg_reg,
    intra_counter_reg0,
    in,
    core_clk,
    \m_axis_tdata_reg_reg[7]_0 ,
    \m_axis_tdata_reg_reg[0]_0 ,
    \m_axis_tdata_reg_reg[0]_1 ,
    \m_axis_tdata_reg_reg[1]_0 ,
    \m_axis_tdata_reg_reg[2]_0 ,
    \m_axis_tdata_reg_reg[3]_0 ,
    \m_axis_tdata_reg_reg[4]_0 ,
    \m_axis_tdata_reg_reg[5]_0 ,
    \m_axis_tdata_reg_reg[6]_0 ,
    \m_axis_tdata_reg_reg[7]_1 ,
    \m_axis_tdata_reg_reg[15]_0 ,
    \m_axis_tdata_reg_reg[8]_0 ,
    \m_axis_tdata_reg_reg[9]_0 ,
    \m_axis_tdata_reg_reg[10]_0 ,
    \m_axis_tdata_reg_reg[11]_0 ,
    \m_axis_tdata_reg_reg[12]_0 ,
    \m_axis_tdata_reg_reg[13]_0 ,
    \m_axis_tdata_reg_reg[14]_0 ,
    \m_axis_tdata_reg_reg[15]_1 ,
    tlast_transmitted_reg_reg,
    data_tlast_transmitted,
    Q,
    temp_m_axis_tlast_reg_reg_0,
    temp_m_axis_tlast_reg_reg_1,
    \intra_counter_reg_reg[0] ,
    m_axis_tlast_reg_reg_0,
    \int_ram_data_bram_rdack[0]_0 ,
    \int_ram_data_bram_rddata[0]_1 );
  output m_axis_tvalid_reg_reg_0;
  output tlast_transmitted_reg;
  output full_reg_reg;
  output intra_counter_reg0;
  output [16:0]in;
  input core_clk;
  input [7:0]\m_axis_tdata_reg_reg[7]_0 ;
  input \m_axis_tdata_reg_reg[0]_0 ;
  input \m_axis_tdata_reg_reg[0]_1 ;
  input \m_axis_tdata_reg_reg[1]_0 ;
  input \m_axis_tdata_reg_reg[2]_0 ;
  input \m_axis_tdata_reg_reg[3]_0 ;
  input \m_axis_tdata_reg_reg[4]_0 ;
  input \m_axis_tdata_reg_reg[5]_0 ;
  input \m_axis_tdata_reg_reg[6]_0 ;
  input \m_axis_tdata_reg_reg[7]_1 ;
  input [7:0]\m_axis_tdata_reg_reg[15]_0 ;
  input \m_axis_tdata_reg_reg[8]_0 ;
  input \m_axis_tdata_reg_reg[9]_0 ;
  input \m_axis_tdata_reg_reg[10]_0 ;
  input \m_axis_tdata_reg_reg[11]_0 ;
  input \m_axis_tdata_reg_reg[12]_0 ;
  input \m_axis_tdata_reg_reg[13]_0 ;
  input \m_axis_tdata_reg_reg[14]_0 ;
  input \m_axis_tdata_reg_reg[15]_1 ;
  input tlast_transmitted_reg_reg;
  input [0:0]data_tlast_transmitted;
  input [1:0]Q;
  input temp_m_axis_tlast_reg_reg_0;
  input temp_m_axis_tlast_reg_reg_1;
  input [0:0]\intra_counter_reg_reg[0] ;
  input [1:0]m_axis_tlast_reg_reg_0;
  input [0:0]\int_ram_data_bram_rdack[0]_0 ;
  input [15:0]\int_ram_data_bram_rddata[0]_1 ;

  wire [1:0]Q;
  wire core_clk;
  wire [0:0]data_tlast_transmitted;
  wire full_reg_reg;
  wire [16:0]in;
  wire [0:0]\int_ram_data_bram_rdack[0]_0 ;
  wire [15:0]\int_ram_data_bram_rddata[0]_1 ;
  wire intra_counter_reg0;
  wire [0:0]\intra_counter_reg_reg[0] ;
  wire loc_out_axis_tlast;
  wire \m_axis_tdata_reg[0]_i_1__0_n_0 ;
  wire \m_axis_tdata_reg[10]_i_1__0_n_0 ;
  wire \m_axis_tdata_reg[11]_i_1__0_n_0 ;
  wire \m_axis_tdata_reg[12]_i_1__0_n_0 ;
  wire \m_axis_tdata_reg[13]_i_1__0_n_0 ;
  wire \m_axis_tdata_reg[14]_i_1__0_n_0 ;
  wire \m_axis_tdata_reg[15]_i_1__2_n_0 ;
  wire \m_axis_tdata_reg[15]_i_2__0_n_0 ;
  wire \m_axis_tdata_reg[15]_i_3__0_n_0 ;
  wire \m_axis_tdata_reg[1]_i_1__0_n_0 ;
  wire \m_axis_tdata_reg[2]_i_1__0_n_0 ;
  wire \m_axis_tdata_reg[3]_i_1__0_n_0 ;
  wire \m_axis_tdata_reg[4]_i_1__0_n_0 ;
  wire \m_axis_tdata_reg[5]_i_1__0_n_0 ;
  wire \m_axis_tdata_reg[6]_i_1__0_n_0 ;
  wire \m_axis_tdata_reg[7]_i_1__0_n_0 ;
  wire \m_axis_tdata_reg[8]_i_1__0_n_0 ;
  wire \m_axis_tdata_reg[9]_i_1__0_n_0 ;
  wire \m_axis_tdata_reg_reg[0]_0 ;
  wire \m_axis_tdata_reg_reg[0]_1 ;
  wire \m_axis_tdata_reg_reg[10]_0 ;
  wire \m_axis_tdata_reg_reg[11]_0 ;
  wire \m_axis_tdata_reg_reg[12]_0 ;
  wire \m_axis_tdata_reg_reg[13]_0 ;
  wire \m_axis_tdata_reg_reg[14]_0 ;
  wire [7:0]\m_axis_tdata_reg_reg[15]_0 ;
  wire \m_axis_tdata_reg_reg[15]_1 ;
  wire \m_axis_tdata_reg_reg[1]_0 ;
  wire \m_axis_tdata_reg_reg[2]_0 ;
  wire \m_axis_tdata_reg_reg[3]_0 ;
  wire \m_axis_tdata_reg_reg[4]_0 ;
  wire \m_axis_tdata_reg_reg[5]_0 ;
  wire \m_axis_tdata_reg_reg[6]_0 ;
  wire [7:0]\m_axis_tdata_reg_reg[7]_0 ;
  wire \m_axis_tdata_reg_reg[7]_1 ;
  wire \m_axis_tdata_reg_reg[8]_0 ;
  wire \m_axis_tdata_reg_reg[9]_0 ;
  wire m_axis_tlast_reg_i_1__2__0_n_0;
  wire [1:0]m_axis_tlast_reg_reg_0;
  wire m_axis_tvalid_reg_i_1__2_n_0;
  wire m_axis_tvalid_reg_reg_0;
  wire rst0;
  wire s_axis_tready_reg_i_1__2_n_0;
  wire s_axis_tready_reg_reg_n_0;
  wire store_axis_input_to_temp;
  wire \temp_m_axis_tdata_reg_reg_n_0_[0] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[10] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[11] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[12] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[13] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[14] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[15] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[1] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[2] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[3] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[4] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[5] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[6] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[7] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[8] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[9] ;
  wire temp_m_axis_tlast_reg;
  wire temp_m_axis_tlast_reg_i_1__2_n_0;
  wire temp_m_axis_tlast_reg_reg_0;
  wire temp_m_axis_tlast_reg_reg_1;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_i_1__2_n_0;
  wire tlast_transmitted_reg;
  wire tlast_transmitted_reg_reg;

  LUT2 #(
    .INIT(4'h2)) 
    \data_reg_reg[2][0]_srl4_i_1__0 
       (.I0(m_axis_tvalid_reg_reg_0),
        .I1(temp_m_axis_tlast_reg_reg_0),
        .O(intra_counter_reg0));
  LUT2 #(
    .INIT(4'h2)) 
    \data_reg_reg[2][16]_srl4_i_1__0 
       (.I0(loc_out_axis_tlast),
        .I1(temp_m_axis_tlast_reg_reg_1),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT4 #(
    .INIT(16'h00B0)) 
    \intra_counter_reg[0]_i_1__2 
       (.I0(temp_m_axis_tlast_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(temp_m_axis_tlast_reg_reg_1),
        .I3(\intra_counter_reg_reg[0] ),
        .O(full_reg_reg));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[0]_i_1__0 
       (.I0(\m_axis_tdata_reg_reg[7]_0 [0]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[0]_1 ),
        .I3(\m_axis_tdata_reg[15]_i_3__0_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .O(\m_axis_tdata_reg[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[10]_i_1__0 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [2]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[10]_0 ),
        .I3(\m_axis_tdata_reg[15]_i_3__0_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .O(\m_axis_tdata_reg[10]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[11]_i_1__0 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [3]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[11]_0 ),
        .I3(\m_axis_tdata_reg[15]_i_3__0_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .O(\m_axis_tdata_reg[11]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[12]_i_1__0 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [4]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[12]_0 ),
        .I3(\m_axis_tdata_reg[15]_i_3__0_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .O(\m_axis_tdata_reg[12]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[13]_i_1__0 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [5]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[13]_0 ),
        .I3(\m_axis_tdata_reg[15]_i_3__0_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .O(\m_axis_tdata_reg[13]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[14]_i_1__0 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [6]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[14]_0 ),
        .I3(\m_axis_tdata_reg[15]_i_3__0_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .O(\m_axis_tdata_reg[14]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h5703)) 
    \m_axis_tdata_reg[15]_i_1__2 
       (.I0(m_axis_tvalid_reg_reg_0),
        .I1(temp_m_axis_tlast_reg_reg_1),
        .I2(temp_m_axis_tlast_reg_reg_0),
        .I3(s_axis_tready_reg_reg_n_0),
        .O(\m_axis_tdata_reg[15]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[15]_i_2__0 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [7]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 ),
        .I3(\m_axis_tdata_reg[15]_i_3__0_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .O(\m_axis_tdata_reg[15]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT4 #(
    .INIT(16'h02AA)) 
    \m_axis_tdata_reg[15]_i_3__0 
       (.I0(s_axis_tready_reg_reg_n_0),
        .I1(temp_m_axis_tlast_reg_reg_0),
        .I2(temp_m_axis_tlast_reg_reg_1),
        .I3(m_axis_tvalid_reg_reg_0),
        .O(\m_axis_tdata_reg[15]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[1]_i_1__0 
       (.I0(\m_axis_tdata_reg_reg[7]_0 [1]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[1]_0 ),
        .I3(\m_axis_tdata_reg[15]_i_3__0_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .O(\m_axis_tdata_reg[1]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[2]_i_1__0 
       (.I0(\m_axis_tdata_reg_reg[7]_0 [2]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[2]_0 ),
        .I3(\m_axis_tdata_reg[15]_i_3__0_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .O(\m_axis_tdata_reg[2]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[3]_i_1__0 
       (.I0(\m_axis_tdata_reg_reg[7]_0 [3]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[3]_0 ),
        .I3(\m_axis_tdata_reg[15]_i_3__0_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .O(\m_axis_tdata_reg[3]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[4]_i_1__0 
       (.I0(\m_axis_tdata_reg_reg[7]_0 [4]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[4]_0 ),
        .I3(\m_axis_tdata_reg[15]_i_3__0_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .O(\m_axis_tdata_reg[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[5]_i_1__0 
       (.I0(\m_axis_tdata_reg_reg[7]_0 [5]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[5]_0 ),
        .I3(\m_axis_tdata_reg[15]_i_3__0_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .O(\m_axis_tdata_reg[5]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[6]_i_1__0 
       (.I0(\m_axis_tdata_reg_reg[7]_0 [6]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[6]_0 ),
        .I3(\m_axis_tdata_reg[15]_i_3__0_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .O(\m_axis_tdata_reg[6]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[7]_i_1__0 
       (.I0(\m_axis_tdata_reg_reg[7]_0 [7]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[7]_1 ),
        .I3(\m_axis_tdata_reg[15]_i_3__0_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .O(\m_axis_tdata_reg[7]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[8]_i_1__0 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [0]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[8]_0 ),
        .I3(\m_axis_tdata_reg[15]_i_3__0_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .O(\m_axis_tdata_reg[8]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[9]_i_1__0 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [1]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[9]_0 ),
        .I3(\m_axis_tdata_reg[15]_i_3__0_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .O(\m_axis_tdata_reg[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__2_n_0 ),
        .D(\m_axis_tdata_reg[0]_i_1__0_n_0 ),
        .Q(in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__2_n_0 ),
        .D(\m_axis_tdata_reg[10]_i_1__0_n_0 ),
        .Q(in[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__2_n_0 ),
        .D(\m_axis_tdata_reg[11]_i_1__0_n_0 ),
        .Q(in[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__2_n_0 ),
        .D(\m_axis_tdata_reg[12]_i_1__0_n_0 ),
        .Q(in[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__2_n_0 ),
        .D(\m_axis_tdata_reg[13]_i_1__0_n_0 ),
        .Q(in[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__2_n_0 ),
        .D(\m_axis_tdata_reg[14]_i_1__0_n_0 ),
        .Q(in[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__2_n_0 ),
        .D(\m_axis_tdata_reg[15]_i_2__0_n_0 ),
        .Q(in[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__2_n_0 ),
        .D(\m_axis_tdata_reg[1]_i_1__0_n_0 ),
        .Q(in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__2_n_0 ),
        .D(\m_axis_tdata_reg[2]_i_1__0_n_0 ),
        .Q(in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__2_n_0 ),
        .D(\m_axis_tdata_reg[3]_i_1__0_n_0 ),
        .Q(in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__2_n_0 ),
        .D(\m_axis_tdata_reg[4]_i_1__0_n_0 ),
        .Q(in[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__2_n_0 ),
        .D(\m_axis_tdata_reg[5]_i_1__0_n_0 ),
        .Q(in[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__2_n_0 ),
        .D(\m_axis_tdata_reg[6]_i_1__0_n_0 ),
        .Q(in[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__2_n_0 ),
        .D(\m_axis_tdata_reg[7]_i_1__0_n_0 ),
        .Q(in[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__2_n_0 ),
        .D(\m_axis_tdata_reg[8]_i_1__0_n_0 ),
        .Q(in[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__2_n_0 ),
        .D(\m_axis_tdata_reg[9]_i_1__0_n_0 ),
        .Q(in[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    m_axis_tlast_reg_i_1__2__0
       (.I0(m_axis_tlast_reg_reg_0[1]),
        .I1(m_axis_tlast_reg_reg_0[0]),
        .I2(\m_axis_tdata_reg[15]_i_3__0_n_0 ),
        .I3(temp_m_axis_tlast_reg),
        .O(m_axis_tlast_reg_i_1__2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__2_n_0 ),
        .D(m_axis_tlast_reg_i_1__2__0_n_0),
        .Q(loc_out_axis_tlast),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    m_axis_tvalid_reg_i_1__2
       (.I0(m_axis_tvalid_reg_reg_0),
        .I1(\m_axis_tdata_reg[15]_i_1__2_n_0 ),
        .I2(temp_m_axis_tvalid_reg),
        .I3(s_axis_tready_reg_reg_n_0),
        .I4(\int_ram_data_bram_rdack[0]_0 ),
        .I5(rst0),
        .O(m_axis_tvalid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_reg_i_1__2_n_0),
        .Q(m_axis_tvalid_reg_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000070707FF)) 
    s_axis_tready_reg_i_1__2
       (.I0(\int_ram_data_bram_rdack[0]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(temp_m_axis_tvalid_reg),
        .I3(temp_m_axis_tlast_reg_reg_0),
        .I4(temp_m_axis_tlast_reg_reg_1),
        .I5(rst0),
        .O(s_axis_tready_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_reg_i_1__2_n_0),
        .Q(s_axis_tready_reg_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA800)) 
    \temp_m_axis_tdata_reg[15]_i_1__2 
       (.I0(s_axis_tready_reg_reg_n_0),
        .I1(temp_m_axis_tlast_reg_reg_0),
        .I2(temp_m_axis_tlast_reg_reg_1),
        .I3(m_axis_tvalid_reg_reg_0),
        .O(store_axis_input_to_temp));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\int_ram_data_bram_rddata[0]_1 [0]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\int_ram_data_bram_rddata[0]_1 [10]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\int_ram_data_bram_rddata[0]_1 [11]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\int_ram_data_bram_rddata[0]_1 [12]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\int_ram_data_bram_rddata[0]_1 [13]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\int_ram_data_bram_rddata[0]_1 [14]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\int_ram_data_bram_rddata[0]_1 [15]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\int_ram_data_bram_rddata[0]_1 [1]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\int_ram_data_bram_rddata[0]_1 [2]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\int_ram_data_bram_rddata[0]_1 [3]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\int_ram_data_bram_rddata[0]_1 [4]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\int_ram_data_bram_rddata[0]_1 [5]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\int_ram_data_bram_rddata[0]_1 [6]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\int_ram_data_bram_rddata[0]_1 [7]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\int_ram_data_bram_rddata[0]_1 [8]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\int_ram_data_bram_rddata[0]_1 [9]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    temp_m_axis_tlast_reg_i_1__2
       (.I0(m_axis_tlast_reg_reg_0[1]),
        .I1(m_axis_tlast_reg_reg_0[0]),
        .O(temp_m_axis_tlast_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(temp_m_axis_tlast_reg_i_1__2_n_0),
        .Q(temp_m_axis_tlast_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000008E8A828A)) 
    temp_m_axis_tvalid_reg_i_1__2
       (.I0(temp_m_axis_tvalid_reg),
        .I1(s_axis_tready_reg_reg_n_0),
        .I2(tlast_transmitted_reg_reg),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(\int_ram_data_bram_rdack[0]_0 ),
        .I5(rst0),
        .O(temp_m_axis_tvalid_reg_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    temp_m_axis_tvalid_reg_i_2__2
       (.I0(\intra_counter_reg_reg[0] ),
        .I1(m_axis_tlast_reg_reg_0[1]),
        .I2(m_axis_tlast_reg_reg_0[0]),
        .O(rst0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(temp_m_axis_tvalid_reg_i_1__2_n_0),
        .Q(temp_m_axis_tvalid_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF80000000000000)) 
    tlast_transmitted_reg_i_1__2
       (.I0(loc_out_axis_tlast),
        .I1(tlast_transmitted_reg_reg),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(data_tlast_transmitted),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(tlast_transmitted_reg));
endmodule

(* ORIG_REF_NAME = "axis_register" *) 
module KanTop_KanAcceleratorWrapper_0_0_axis_register_40
   (s_axis_tready_reg_reg_0,
    stage_1_out_axis_data_tlast,
    stage_1_out_axis_data_tvalid,
    D,
    temp_m_axis_tvalid_reg_reg_0,
    m_axis_tlast_reg_reg_0,
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out ,
    m_axis_tlast_reg_reg_1,
    m_axis_tlast_reg_reg_2,
    \m_axis_tdata_reg_reg[15]_0 ,
    int_adp_data_m_axis_tready,
    m_axis_tlast_reg_reg_3,
    m_axis_tlast_reg_reg_4,
    shift1_15,
    Q,
    core_clk,
    stage_1_in_axis_data_tlast_23,
    temp_m_axis_tvalid_reg_reg_1,
    temp_m_axis_tvalid_reg,
    \m_axis_tvalid_reg_reg[1] ,
    \m_axis_tvalid_reg_reg[1]_0 ,
    \m_axis_tvalid_reg_reg[1]_1 ,
    temp_m_axis_tvalid_reg_0,
    empty_reg,
    \m_axis_tvalid_reg_reg[1]_2 ,
    \m_axis_tvalid_reg_reg[1]_3 ,
    stage_1_out_axis_scle_tlast,
    temp_m_axis_tvalid_reg_reg_2,
    stage_1_out_axis_grid_tvalid,
    stage_1_out_axis_grid_tlast,
    stage_1_in_axis_grid_tready_0,
    s_axis_tready_reg_reg_1,
    stage_1_out_axis_scle_tvalid,
    stage_2_in_axis_data_tready,
    m_axis_tlast_reg_reg_5,
    temp_m_axis_tvalid_reg_reg_3,
    stage_1_in_axis_scle_tready_1);
  output s_axis_tready_reg_reg_0;
  output stage_1_out_axis_data_tlast;
  output stage_1_out_axis_data_tvalid;
  output [0:0]D;
  output [0:0]temp_m_axis_tvalid_reg_reg_0;
  output m_axis_tlast_reg_reg_0;
  output \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out ;
  output m_axis_tlast_reg_reg_1;
  output m_axis_tlast_reg_reg_2;
  output [15:0]\m_axis_tdata_reg_reg[15]_0 ;
  output [0:0]int_adp_data_m_axis_tready;
  output m_axis_tlast_reg_reg_3;
  output m_axis_tlast_reg_reg_4;
  output shift1_15;
  input [0:0]Q;
  input core_clk;
  input stage_1_in_axis_data_tlast_23;
  input temp_m_axis_tvalid_reg_reg_1;
  input temp_m_axis_tvalid_reg;
  input \m_axis_tvalid_reg_reg[1] ;
  input \m_axis_tvalid_reg_reg[1]_0 ;
  input \m_axis_tvalid_reg_reg[1]_1 ;
  input temp_m_axis_tvalid_reg_0;
  input empty_reg;
  input \m_axis_tvalid_reg_reg[1]_2 ;
  input \m_axis_tvalid_reg_reg[1]_3 ;
  input stage_1_out_axis_scle_tlast;
  input [0:0]temp_m_axis_tvalid_reg_reg_2;
  input stage_1_out_axis_grid_tvalid;
  input stage_1_out_axis_grid_tlast;
  input stage_1_in_axis_grid_tready_0;
  input s_axis_tready_reg_reg_1;
  input stage_1_out_axis_scle_tvalid;
  input stage_2_in_axis_data_tready;
  input [16:0]m_axis_tlast_reg_reg_5;
  input [0:0]temp_m_axis_tvalid_reg_reg_3;
  input stage_1_in_axis_scle_tready_1;

  wire [0:0]D;
  wire [0:0]Q;
  wire core_clk;
  wire empty_reg;
  wire [0:0]int_adp_data_m_axis_tready;
  wire \m_axis_tdata_reg[0]_i_1__16_n_0 ;
  wire \m_axis_tdata_reg[10]_i_1__16_n_0 ;
  wire \m_axis_tdata_reg[11]_i_1__15_n_0 ;
  wire \m_axis_tdata_reg[12]_i_1__15_n_0 ;
  wire \m_axis_tdata_reg[13]_i_1__16_n_0 ;
  wire \m_axis_tdata_reg[14]_i_1__15_n_0 ;
  wire \m_axis_tdata_reg[15]_i_1__16_n_0 ;
  wire \m_axis_tdata_reg[15]_i_2__15_n_0 ;
  wire \m_axis_tdata_reg[15]_i_3__4_n_0 ;
  wire \m_axis_tdata_reg[1]_i_1__16_n_0 ;
  wire \m_axis_tdata_reg[2]_i_1__16_n_0 ;
  wire \m_axis_tdata_reg[3]_i_1__16_n_0 ;
  wire \m_axis_tdata_reg[4]_i_1__16_n_0 ;
  wire \m_axis_tdata_reg[5]_i_1__16_n_0 ;
  wire \m_axis_tdata_reg[6]_i_1__16_n_0 ;
  wire \m_axis_tdata_reg[7]_i_1__16_n_0 ;
  wire \m_axis_tdata_reg[8]_i_1__16_n_0 ;
  wire \m_axis_tdata_reg[9]_i_1__16_n_0 ;
  wire [15:0]\m_axis_tdata_reg_reg[15]_0 ;
  wire m_axis_tlast_reg_i_1__16_n_0;
  wire m_axis_tlast_reg_reg_0;
  wire m_axis_tlast_reg_reg_1;
  wire m_axis_tlast_reg_reg_2;
  wire m_axis_tlast_reg_reg_3;
  wire m_axis_tlast_reg_reg_4;
  wire [16:0]m_axis_tlast_reg_reg_5;
  wire \m_axis_tvalid_reg[1]_i_2__0_n_0 ;
  wire \m_axis_tvalid_reg[1]_i_2_n_0 ;
  wire m_axis_tvalid_reg_i_1__17_n_0;
  wire \m_axis_tvalid_reg_reg[1] ;
  wire \m_axis_tvalid_reg_reg[1]_0 ;
  wire \m_axis_tvalid_reg_reg[1]_1 ;
  wire \m_axis_tvalid_reg_reg[1]_2 ;
  wire \m_axis_tvalid_reg_reg[1]_3 ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out ;
  wire s_axis_tready_early;
  wire s_axis_tready_reg_reg_0;
  wire s_axis_tready_reg_reg_1;
  wire shift1_15;
  wire stage_1_in_axis_data_tlast_23;
  wire stage_1_in_axis_grid_tready_0;
  wire stage_1_in_axis_scle_tready_1;
  wire stage_1_out_axis_data_tlast;
  wire stage_1_out_axis_data_tvalid;
  wire stage_1_out_axis_grid_tlast;
  wire stage_1_out_axis_grid_tvalid;
  wire stage_1_out_axis_scle_tlast;
  wire stage_1_out_axis_scle_tvalid;
  wire stage_2_in_axis_data_tready;
  wire store_axis_input_to_temp;
  wire \temp_m_axis_tdata_reg[0]_i_1__8_n_0 ;
  wire \temp_m_axis_tdata_reg[10]_i_1__8_n_0 ;
  wire \temp_m_axis_tdata_reg[11]_i_1__7_n_0 ;
  wire \temp_m_axis_tdata_reg[12]_i_1__7_n_0 ;
  wire \temp_m_axis_tdata_reg[13]_i_1__8_n_0 ;
  wire \temp_m_axis_tdata_reg[14]_i_1__7_n_0 ;
  wire \temp_m_axis_tdata_reg[15]_i_1__17_n_0 ;
  wire \temp_m_axis_tdata_reg[1]_i_1__8_n_0 ;
  wire \temp_m_axis_tdata_reg[2]_i_1__8_n_0 ;
  wire \temp_m_axis_tdata_reg[3]_i_1__8_n_0 ;
  wire \temp_m_axis_tdata_reg[4]_i_1__8_n_0 ;
  wire \temp_m_axis_tdata_reg[5]_i_1__8_n_0 ;
  wire \temp_m_axis_tdata_reg[6]_i_1__8_n_0 ;
  wire \temp_m_axis_tdata_reg[7]_i_1__8_n_0 ;
  wire \temp_m_axis_tdata_reg[8]_i_1__8_n_0 ;
  wire \temp_m_axis_tdata_reg[9]_i_1__8_n_0 ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[0] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[10] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[11] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[12] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[13] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[14] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[15] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[1] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[2] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[3] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[4] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[5] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[6] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[7] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[8] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[9] ;
  wire temp_m_axis_tlast_reg;
  wire temp_m_axis_tvalid_next1_out;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_0;
  wire temp_m_axis_tvalid_reg_1;
  wire temp_m_axis_tvalid_reg_i_1__19_n_0;
  wire temp_m_axis_tvalid_reg_i_3__2_n_0;
  wire [0:0]temp_m_axis_tvalid_reg_reg_0;
  wire temp_m_axis_tvalid_reg_reg_1;
  wire [0:0]temp_m_axis_tvalid_reg_reg_2;
  wire [0:0]temp_m_axis_tvalid_reg_reg_3;

  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'h04)) 
    empty_reg_i_2__0
       (.I0(m_axis_tlast_reg_reg_2),
        .I1(s_axis_tready_reg_reg_0),
        .I2(s_axis_tready_reg_reg_1),
        .O(shift1_15));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[0]_i_1__16 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [0]),
        .I1(m_axis_tlast_reg_reg_2),
        .I2(m_axis_tlast_reg_reg_5[0]),
        .I3(\m_axis_tdata_reg[15]_i_3__4_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .O(\m_axis_tdata_reg[0]_i_1__16_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[10]_i_1__16 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [10]),
        .I1(m_axis_tlast_reg_reg_2),
        .I2(m_axis_tlast_reg_reg_5[10]),
        .I3(\m_axis_tdata_reg[15]_i_3__4_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .O(\m_axis_tdata_reg[10]_i_1__16_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[11]_i_1__15 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [11]),
        .I1(m_axis_tlast_reg_reg_2),
        .I2(m_axis_tlast_reg_reg_5[11]),
        .I3(\m_axis_tdata_reg[15]_i_3__4_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .O(\m_axis_tdata_reg[11]_i_1__15_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[12]_i_1__15 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [12]),
        .I1(m_axis_tlast_reg_reg_2),
        .I2(m_axis_tlast_reg_reg_5[12]),
        .I3(\m_axis_tdata_reg[15]_i_3__4_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .O(\m_axis_tdata_reg[12]_i_1__15_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[13]_i_1__16 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [13]),
        .I1(m_axis_tlast_reg_reg_2),
        .I2(m_axis_tlast_reg_reg_5[13]),
        .I3(\m_axis_tdata_reg[15]_i_3__4_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .O(\m_axis_tdata_reg[13]_i_1__16_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[14]_i_1__15 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [14]),
        .I1(m_axis_tlast_reg_reg_2),
        .I2(m_axis_tlast_reg_reg_5[14]),
        .I3(\m_axis_tdata_reg[15]_i_3__4_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .O(\m_axis_tdata_reg[14]_i_1__15_n_0 ));
  LUT5 #(
    .INIT(32'hD555C000)) 
    \m_axis_tdata_reg[15]_i_1__16 
       (.I0(stage_1_out_axis_data_tvalid),
        .I1(stage_1_out_axis_grid_tvalid),
        .I2(stage_1_out_axis_scle_tvalid),
        .I3(stage_2_in_axis_data_tready),
        .I4(s_axis_tready_reg_reg_0),
        .O(\m_axis_tdata_reg[15]_i_1__16_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[15]_i_2__15 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [15]),
        .I1(m_axis_tlast_reg_reg_2),
        .I2(m_axis_tlast_reg_reg_5[15]),
        .I3(\m_axis_tdata_reg[15]_i_3__4_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .O(\m_axis_tdata_reg[15]_i_2__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT5 #(
    .INIT(32'h8000AAAA)) 
    \m_axis_tdata_reg[15]_i_3__4 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_1_out_axis_scle_tvalid),
        .I3(stage_1_out_axis_grid_tvalid),
        .I4(stage_1_out_axis_data_tvalid),
        .O(\m_axis_tdata_reg[15]_i_3__4_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[1]_i_1__16 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [1]),
        .I1(m_axis_tlast_reg_reg_2),
        .I2(m_axis_tlast_reg_reg_5[1]),
        .I3(\m_axis_tdata_reg[15]_i_3__4_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .O(\m_axis_tdata_reg[1]_i_1__16_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[2]_i_1__16 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [2]),
        .I1(m_axis_tlast_reg_reg_2),
        .I2(m_axis_tlast_reg_reg_5[2]),
        .I3(\m_axis_tdata_reg[15]_i_3__4_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .O(\m_axis_tdata_reg[2]_i_1__16_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[3]_i_1__16 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [3]),
        .I1(m_axis_tlast_reg_reg_2),
        .I2(m_axis_tlast_reg_reg_5[3]),
        .I3(\m_axis_tdata_reg[15]_i_3__4_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .O(\m_axis_tdata_reg[3]_i_1__16_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[4]_i_1__16 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [4]),
        .I1(m_axis_tlast_reg_reg_2),
        .I2(m_axis_tlast_reg_reg_5[4]),
        .I3(\m_axis_tdata_reg[15]_i_3__4_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .O(\m_axis_tdata_reg[4]_i_1__16_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[5]_i_1__16 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [5]),
        .I1(m_axis_tlast_reg_reg_2),
        .I2(m_axis_tlast_reg_reg_5[5]),
        .I3(\m_axis_tdata_reg[15]_i_3__4_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .O(\m_axis_tdata_reg[5]_i_1__16_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[6]_i_1__16 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [6]),
        .I1(m_axis_tlast_reg_reg_2),
        .I2(m_axis_tlast_reg_reg_5[6]),
        .I3(\m_axis_tdata_reg[15]_i_3__4_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .O(\m_axis_tdata_reg[6]_i_1__16_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[7]_i_1__16 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [7]),
        .I1(m_axis_tlast_reg_reg_2),
        .I2(m_axis_tlast_reg_reg_5[7]),
        .I3(\m_axis_tdata_reg[15]_i_3__4_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .O(\m_axis_tdata_reg[7]_i_1__16_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[8]_i_1__16 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [8]),
        .I1(m_axis_tlast_reg_reg_2),
        .I2(m_axis_tlast_reg_reg_5[8]),
        .I3(\m_axis_tdata_reg[15]_i_3__4_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .O(\m_axis_tdata_reg[8]_i_1__16_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[9]_i_1__16 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [9]),
        .I1(m_axis_tlast_reg_reg_2),
        .I2(m_axis_tlast_reg_reg_5[9]),
        .I3(\m_axis_tdata_reg[15]_i_3__4_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .O(\m_axis_tdata_reg[9]_i_1__16_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__16_n_0 ),
        .D(\m_axis_tdata_reg[0]_i_1__16_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__16_n_0 ),
        .D(\m_axis_tdata_reg[10]_i_1__16_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__16_n_0 ),
        .D(\m_axis_tdata_reg[11]_i_1__15_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__16_n_0 ),
        .D(\m_axis_tdata_reg[12]_i_1__15_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__16_n_0 ),
        .D(\m_axis_tdata_reg[13]_i_1__16_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__16_n_0 ),
        .D(\m_axis_tdata_reg[14]_i_1__15_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__16_n_0 ),
        .D(\m_axis_tdata_reg[15]_i_2__15_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__16_n_0 ),
        .D(\m_axis_tdata_reg[1]_i_1__16_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__16_n_0 ),
        .D(\m_axis_tdata_reg[2]_i_1__16_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__16_n_0 ),
        .D(\m_axis_tdata_reg[3]_i_1__16_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__16_n_0 ),
        .D(\m_axis_tdata_reg[4]_i_1__16_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__16_n_0 ),
        .D(\m_axis_tdata_reg[5]_i_1__16_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__16_n_0 ),
        .D(\m_axis_tdata_reg[6]_i_1__16_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__16_n_0 ),
        .D(\m_axis_tdata_reg[7]_i_1__16_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__16_n_0 ),
        .D(\m_axis_tdata_reg[8]_i_1__16_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__16_n_0 ),
        .D(\m_axis_tdata_reg[9]_i_1__16_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT4 #(
    .INIT(16'hEFE0)) 
    m_axis_tlast_reg_i_1__16
       (.I0(m_axis_tlast_reg_reg_5[16]),
        .I1(m_axis_tlast_reg_reg_2),
        .I2(\m_axis_tdata_reg[15]_i_3__4_n_0 ),
        .I3(temp_m_axis_tlast_reg),
        .O(m_axis_tlast_reg_i_1__16_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__16_n_0 ),
        .D(m_axis_tlast_reg_i_1__16_n_0),
        .Q(stage_1_out_axis_data_tlast),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAFEEAAAA)) 
    \m_axis_tvalid_reg[1]_i_1 
       (.I0(\m_axis_tvalid_reg[1]_i_2_n_0 ),
        .I1(temp_m_axis_tvalid_reg),
        .I2(\m_axis_tvalid_reg_reg[1] ),
        .I3(\m_axis_tvalid_reg_reg[1]_0 ),
        .I4(\m_axis_tvalid_reg_reg[1]_1 ),
        .O(D));
  LUT5 #(
    .INIT(32'hAFEEAAAA)) 
    \m_axis_tvalid_reg[1]_i_1__0 
       (.I0(\m_axis_tvalid_reg[1]_i_2__0_n_0 ),
        .I1(temp_m_axis_tvalid_reg_0),
        .I2(empty_reg),
        .I3(\m_axis_tvalid_reg_reg[1]_2 ),
        .I4(\m_axis_tvalid_reg_reg[1]_3 ),
        .O(temp_m_axis_tvalid_reg_reg_0));
  LUT3 #(
    .INIT(8'h8A)) 
    \m_axis_tvalid_reg[1]_i_2 
       (.I0(temp_m_axis_tvalid_reg_reg_2),
        .I1(m_axis_tlast_reg_reg_1),
        .I2(stage_1_in_axis_grid_tready_0),
        .O(\m_axis_tvalid_reg[1]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \m_axis_tvalid_reg[1]_i_2__0 
       (.I0(temp_m_axis_tvalid_reg_reg_3),
        .I1(m_axis_tlast_reg_reg_4),
        .I2(stage_1_in_axis_scle_tready_1),
        .O(\m_axis_tvalid_reg[1]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hBAFFBA00)) 
    m_axis_tvalid_reg_i_1__17
       (.I0(temp_m_axis_tvalid_next1_out),
        .I1(s_axis_tready_reg_reg_0),
        .I2(temp_m_axis_tvalid_reg_1),
        .I3(\m_axis_tdata_reg[15]_i_1__16_n_0 ),
        .I4(stage_1_out_axis_data_tvalid),
        .O(m_axis_tvalid_reg_i_1__17_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_reg_i_1__17_n_0),
        .Q(stage_1_out_axis_data_tvalid),
        .R(Q));
  LUT5 #(
    .INIT(32'h7F000000)) 
    \ptr_reg[0]_i_3__0 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out ),
        .I1(stage_1_out_axis_grid_tlast),
        .I2(stage_1_out_axis_scle_tlast),
        .I3(stage_1_out_axis_data_tlast),
        .I4(stage_1_out_axis_data_tvalid),
        .O(m_axis_tlast_reg_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ptr_reg[2]_i_2__2 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tlast_reg_reg_2),
        .O(int_adp_data_m_axis_tready));
  LUT4 #(
    .INIT(16'h8000)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_i_2__0 
       (.I0(stage_1_out_axis_data_tvalid),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_1_out_axis_scle_tvalid),
        .I3(stage_1_out_axis_grid_tvalid),
        .O(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out ));
  LUT6 #(
    .INIT(64'hFFFF5555FFFF0455)) 
    s_axis_tready_reg_i_1__18
       (.I0(temp_m_axis_tvalid_reg_1),
        .I1(s_axis_tready_reg_reg_1),
        .I2(m_axis_tlast_reg_reg_2),
        .I3(stage_1_out_axis_data_tvalid),
        .I4(temp_m_axis_tvalid_reg_reg_1),
        .I5(stage_1_out_axis_data_tlast),
        .O(s_axis_tready_early));
  LUT6 #(
    .INIT(64'h080F0F0FFF0F0F0F)) 
    s_axis_tready_reg_i_2__11
       (.I0(stage_1_out_axis_scle_tlast),
        .I1(stage_1_out_axis_data_tlast),
        .I2(temp_m_axis_tvalid_reg_reg_2),
        .I3(stage_1_out_axis_grid_tvalid),
        .I4(stage_1_out_axis_grid_tlast),
        .I5(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out ),
        .O(m_axis_tlast_reg_reg_0));
  LUT6 #(
    .INIT(64'h080F0F0FFF0F0F0F)) 
    s_axis_tready_reg_i_2__13
       (.I0(stage_1_out_axis_grid_tlast),
        .I1(stage_1_out_axis_data_tlast),
        .I2(temp_m_axis_tvalid_reg_reg_3),
        .I3(stage_1_out_axis_scle_tvalid),
        .I4(stage_1_out_axis_scle_tlast),
        .I5(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out ),
        .O(m_axis_tlast_reg_reg_3));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_early),
        .Q(s_axis_tready_reg_reg_0),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[0]_i_1__8 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [0]),
        .I1(m_axis_tlast_reg_reg_2),
        .I2(m_axis_tlast_reg_reg_5[0]),
        .O(\temp_m_axis_tdata_reg[0]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[10]_i_1__8 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [10]),
        .I1(m_axis_tlast_reg_reg_2),
        .I2(m_axis_tlast_reg_reg_5[10]),
        .O(\temp_m_axis_tdata_reg[10]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[11]_i_1__7 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [11]),
        .I1(m_axis_tlast_reg_reg_2),
        .I2(m_axis_tlast_reg_reg_5[11]),
        .O(\temp_m_axis_tdata_reg[11]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[12]_i_1__7 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [12]),
        .I1(m_axis_tlast_reg_reg_2),
        .I2(m_axis_tlast_reg_reg_5[12]),
        .O(\temp_m_axis_tdata_reg[12]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[13]_i_1__8 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [13]),
        .I1(m_axis_tlast_reg_reg_2),
        .I2(m_axis_tlast_reg_reg_5[13]),
        .O(\temp_m_axis_tdata_reg[13]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[14]_i_1__7 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [14]),
        .I1(m_axis_tlast_reg_reg_2),
        .I2(m_axis_tlast_reg_reg_5[14]),
        .O(\temp_m_axis_tdata_reg[14]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[15]_i_1__17 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [15]),
        .I1(m_axis_tlast_reg_reg_2),
        .I2(m_axis_tlast_reg_reg_5[15]),
        .O(\temp_m_axis_tdata_reg[15]_i_1__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[1]_i_1__8 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [1]),
        .I1(m_axis_tlast_reg_reg_2),
        .I2(m_axis_tlast_reg_reg_5[1]),
        .O(\temp_m_axis_tdata_reg[1]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[2]_i_1__8 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [2]),
        .I1(m_axis_tlast_reg_reg_2),
        .I2(m_axis_tlast_reg_reg_5[2]),
        .O(\temp_m_axis_tdata_reg[2]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[3]_i_1__8 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [3]),
        .I1(m_axis_tlast_reg_reg_2),
        .I2(m_axis_tlast_reg_reg_5[3]),
        .O(\temp_m_axis_tdata_reg[3]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[4]_i_1__8 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [4]),
        .I1(m_axis_tlast_reg_reg_2),
        .I2(m_axis_tlast_reg_reg_5[4]),
        .O(\temp_m_axis_tdata_reg[4]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[5]_i_1__8 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [5]),
        .I1(m_axis_tlast_reg_reg_2),
        .I2(m_axis_tlast_reg_reg_5[5]),
        .O(\temp_m_axis_tdata_reg[5]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[6]_i_1__8 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [6]),
        .I1(m_axis_tlast_reg_reg_2),
        .I2(m_axis_tlast_reg_reg_5[6]),
        .O(\temp_m_axis_tdata_reg[6]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[7]_i_1__8 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [7]),
        .I1(m_axis_tlast_reg_reg_2),
        .I2(m_axis_tlast_reg_reg_5[7]),
        .O(\temp_m_axis_tdata_reg[7]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[8]_i_1__8 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [8]),
        .I1(m_axis_tlast_reg_reg_2),
        .I2(m_axis_tlast_reg_reg_5[8]),
        .O(\temp_m_axis_tdata_reg[8]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[9]_i_1__8 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [9]),
        .I1(m_axis_tlast_reg_reg_2),
        .I2(m_axis_tlast_reg_reg_5[9]),
        .O(\temp_m_axis_tdata_reg[9]_i_1__8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg[0]_i_1__8_n_0 ),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg[10]_i_1__8_n_0 ),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg[11]_i_1__7_n_0 ),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg[12]_i_1__7_n_0 ),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg[13]_i_1__8_n_0 ),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg[14]_i_1__7_n_0 ),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg[15]_i_1__17_n_0 ),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg[1]_i_1__8_n_0 ),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg[2]_i_1__8_n_0 ),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg[3]_i_1__8_n_0 ),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg[4]_i_1__8_n_0 ),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg[5]_i_1__8_n_0 ),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg[6]_i_1__8_n_0 ),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg[7]_i_1__8_n_0 ),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg[8]_i_1__8_n_0 ),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg[9]_i_1__8_n_0 ),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h2AAA0000)) 
    temp_m_axis_tlast_reg_i_1__18
       (.I0(s_axis_tready_reg_reg_0),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_1_out_axis_scle_tvalid),
        .I3(stage_1_out_axis_grid_tvalid),
        .I4(stage_1_out_axis_data_tvalid),
        .O(store_axis_input_to_temp));
  LUT5 #(
    .INIT(32'h7F000000)) 
    temp_m_axis_tlast_reg_i_3__1
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out ),
        .I1(stage_1_out_axis_scle_tlast),
        .I2(stage_1_out_axis_data_tlast),
        .I3(stage_1_out_axis_grid_tlast),
        .I4(stage_1_out_axis_grid_tvalid),
        .O(m_axis_tlast_reg_reg_1));
  LUT5 #(
    .INIT(32'h7F000000)) 
    temp_m_axis_tlast_reg_i_3__2
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out ),
        .I1(stage_1_out_axis_grid_tlast),
        .I2(stage_1_out_axis_data_tlast),
        .I3(stage_1_out_axis_scle_tlast),
        .I4(stage_1_out_axis_scle_tvalid),
        .O(m_axis_tlast_reg_reg_4));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(stage_1_in_axis_data_tlast_23),
        .Q(temp_m_axis_tlast_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFBAF08A0)) 
    temp_m_axis_tvalid_reg_i_1__19
       (.I0(temp_m_axis_tvalid_next1_out),
        .I1(stage_1_out_axis_data_tvalid),
        .I2(temp_m_axis_tvalid_reg_reg_1),
        .I3(s_axis_tready_reg_reg_0),
        .I4(temp_m_axis_tvalid_reg_1),
        .O(temp_m_axis_tvalid_reg_i_1__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT5 #(
    .INIT(32'h2A002A2A)) 
    temp_m_axis_tvalid_reg_i_2__6
       (.I0(s_axis_tready_reg_reg_0),
        .I1(stage_1_out_axis_data_tlast),
        .I2(temp_m_axis_tvalid_reg_i_3__2_n_0),
        .I3(m_axis_tlast_reg_reg_2),
        .I4(s_axis_tready_reg_reg_1),
        .O(temp_m_axis_tvalid_next1_out));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    temp_m_axis_tvalid_reg_i_3__2
       (.I0(stage_1_out_axis_data_tvalid),
        .I1(stage_1_out_axis_grid_tvalid),
        .I2(stage_1_out_axis_scle_tvalid),
        .I3(stage_2_in_axis_data_tready),
        .O(temp_m_axis_tvalid_reg_i_3__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(temp_m_axis_tvalid_reg_i_1__19_n_0),
        .Q(temp_m_axis_tvalid_reg_1),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axis_register" *) 
module KanTop_KanAcceleratorWrapper_0_0_axis_register_41
   (stage_1_in_axis_grid_tready_0,
    stage_1_out_axis_grid_tlast,
    stage_1_out_axis_grid_tvalid,
    s_axis_tready_reg_reg_0,
    \m_axis_tdata_reg_reg[15]_0 ,
    m_axis_tvalid_reg_reg_0,
    p_5_in,
    Q,
    core_clk,
    stage_1_in_axis_grid_tlast,
    temp_m_axis_tvalid_reg_reg_0,
    temp_m_axis_tvalid_reg_reg_1,
    \m_axis_tdata_reg_reg[0]_0 ,
    \m_axis_tdata_reg_reg[0]_1 ,
    stage_1_in_axis_grid_tready,
    \m_axis_tdata_reg_reg[0]_2 ,
    stage_2_in_axis_data_tready,
    stage_1_out_axis_data_tvalid,
    stage_1_out_axis_scle_tvalid,
    \m_axis_tdata_reg_reg[15]_1 ,
    s_axis_grid_tlast_int,
    stage_1_out_axis_scle_tlast,
    stage_1_out_axis_data_tlast);
  output stage_1_in_axis_grid_tready_0;
  output stage_1_out_axis_grid_tlast;
  output stage_1_out_axis_grid_tvalid;
  output s_axis_tready_reg_reg_0;
  output [15:0]\m_axis_tdata_reg_reg[15]_0 ;
  output m_axis_tvalid_reg_reg_0;
  output p_5_in;
  input [0:0]Q;
  input core_clk;
  input stage_1_in_axis_grid_tlast;
  input temp_m_axis_tvalid_reg_reg_0;
  input temp_m_axis_tvalid_reg_reg_1;
  input \m_axis_tdata_reg_reg[0]_0 ;
  input [1:0]\m_axis_tdata_reg_reg[0]_1 ;
  input stage_1_in_axis_grid_tready;
  input \m_axis_tdata_reg_reg[0]_2 ;
  input stage_2_in_axis_data_tready;
  input stage_1_out_axis_data_tvalid;
  input stage_1_out_axis_scle_tvalid;
  input [15:0]\m_axis_tdata_reg_reg[15]_1 ;
  input [0:0]s_axis_grid_tlast_int;
  input stage_1_out_axis_scle_tlast;
  input stage_1_out_axis_data_tlast;

  wire [0:0]Q;
  wire core_clk;
  wire \m_axis_tdata_reg[0]_i_1__15_n_0 ;
  wire \m_axis_tdata_reg[10]_i_1__15_n_0 ;
  wire \m_axis_tdata_reg[11]_i_1__14_n_0 ;
  wire \m_axis_tdata_reg[12]_i_1__14_n_0 ;
  wire \m_axis_tdata_reg[13]_i_1__15_n_0 ;
  wire \m_axis_tdata_reg[14]_i_1__14_n_0 ;
  wire \m_axis_tdata_reg[15]_i_1__18_n_0 ;
  wire \m_axis_tdata_reg[15]_i_2__14_n_0 ;
  wire \m_axis_tdata_reg[15]_i_3__6_n_0 ;
  wire \m_axis_tdata_reg[1]_i_1__15_n_0 ;
  wire \m_axis_tdata_reg[2]_i_1__15_n_0 ;
  wire \m_axis_tdata_reg[3]_i_1__15_n_0 ;
  wire \m_axis_tdata_reg[4]_i_1__15_n_0 ;
  wire \m_axis_tdata_reg[5]_i_1__15_n_0 ;
  wire \m_axis_tdata_reg[6]_i_1__15_n_0 ;
  wire \m_axis_tdata_reg[7]_i_1__15_n_0 ;
  wire \m_axis_tdata_reg[8]_i_1__15_n_0 ;
  wire \m_axis_tdata_reg[9]_i_1__15_n_0 ;
  wire \m_axis_tdata_reg_reg[0]_0 ;
  wire [1:0]\m_axis_tdata_reg_reg[0]_1 ;
  wire \m_axis_tdata_reg_reg[0]_2 ;
  wire [15:0]\m_axis_tdata_reg_reg[15]_0 ;
  wire [15:0]\m_axis_tdata_reg_reg[15]_1 ;
  wire m_axis_tlast_reg_i_1__15_n_0;
  wire m_axis_tvalid_reg_i_1__16_n_0;
  wire m_axis_tvalid_reg_reg_0;
  wire p_5_in;
  wire [0:0]s_axis_grid_tlast_int;
  wire s_axis_tready_early;
  wire s_axis_tready_reg_reg_0;
  wire stage_1_in_axis_grid_tlast;
  wire stage_1_in_axis_grid_tready;
  wire stage_1_in_axis_grid_tready_0;
  wire stage_1_out_axis_data_tlast;
  wire stage_1_out_axis_data_tvalid;
  wire stage_1_out_axis_grid_tlast;
  wire stage_1_out_axis_grid_tvalid;
  wire stage_1_out_axis_scle_tlast;
  wire stage_1_out_axis_scle_tvalid;
  wire stage_2_in_axis_data_tready;
  wire store_axis_input_to_temp;
  wire \temp_m_axis_tdata_reg[0]_i_1__7_n_0 ;
  wire \temp_m_axis_tdata_reg[10]_i_1__7_n_0 ;
  wire \temp_m_axis_tdata_reg[11]_i_1__6_n_0 ;
  wire \temp_m_axis_tdata_reg[12]_i_1__6_n_0 ;
  wire \temp_m_axis_tdata_reg[13]_i_1__7_n_0 ;
  wire \temp_m_axis_tdata_reg[14]_i_1__6_n_0 ;
  wire \temp_m_axis_tdata_reg[15]_i_1__16_n_0 ;
  wire \temp_m_axis_tdata_reg[1]_i_1__7_n_0 ;
  wire \temp_m_axis_tdata_reg[2]_i_1__7_n_0 ;
  wire \temp_m_axis_tdata_reg[3]_i_1__7_n_0 ;
  wire \temp_m_axis_tdata_reg[4]_i_1__7_n_0 ;
  wire \temp_m_axis_tdata_reg[5]_i_1__7_n_0 ;
  wire \temp_m_axis_tdata_reg[6]_i_1__7_n_0 ;
  wire \temp_m_axis_tdata_reg[7]_i_1__7_n_0 ;
  wire \temp_m_axis_tdata_reg[8]_i_1__7_n_0 ;
  wire \temp_m_axis_tdata_reg[9]_i_1__7_n_0 ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[0] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[10] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[11] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[12] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[13] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[14] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[15] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[1] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[2] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[3] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[4] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[5] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[6] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[7] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[8] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[9] ;
  wire temp_m_axis_tlast_reg;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_i_1__20_n_0;
  wire temp_m_axis_tvalid_reg_reg_0;
  wire temp_m_axis_tvalid_reg_reg_1;

  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[0]_i_1__15 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [0]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [0]),
        .I3(\m_axis_tdata_reg[15]_i_3__6_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .O(\m_axis_tdata_reg[0]_i_1__15_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[10]_i_1__15 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [10]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [10]),
        .I3(\m_axis_tdata_reg[15]_i_3__6_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .O(\m_axis_tdata_reg[10]_i_1__15_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[11]_i_1__14 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [11]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [11]),
        .I3(\m_axis_tdata_reg[15]_i_3__6_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .O(\m_axis_tdata_reg[11]_i_1__14_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[12]_i_1__14 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [12]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [12]),
        .I3(\m_axis_tdata_reg[15]_i_3__6_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .O(\m_axis_tdata_reg[12]_i_1__14_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[13]_i_1__15 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [13]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [13]),
        .I3(\m_axis_tdata_reg[15]_i_3__6_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .O(\m_axis_tdata_reg[13]_i_1__15_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[14]_i_1__14 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [14]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [14]),
        .I3(\m_axis_tdata_reg[15]_i_3__6_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .O(\m_axis_tdata_reg[14]_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'h00002F002F2F2F2F)) 
    \m_axis_tdata_reg[15]_i_1__11 
       (.I0(stage_1_in_axis_grid_tready_0),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[0]_1 [1]),
        .I3(stage_1_in_axis_grid_tready),
        .I4(\m_axis_tdata_reg_reg[0]_2 ),
        .I5(\m_axis_tdata_reg_reg[0]_1 [0]),
        .O(s_axis_tready_reg_reg_0));
  LUT5 #(
    .INIT(32'hD555C000)) 
    \m_axis_tdata_reg[15]_i_1__18 
       (.I0(stage_1_out_axis_grid_tvalid),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_1_out_axis_data_tvalid),
        .I3(stage_1_out_axis_scle_tvalid),
        .I4(stage_1_in_axis_grid_tready_0),
        .O(\m_axis_tdata_reg[15]_i_1__18_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[15]_i_2__14 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [15]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [15]),
        .I3(\m_axis_tdata_reg[15]_i_3__6_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .O(\m_axis_tdata_reg[15]_i_2__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT5 #(
    .INIT(32'h8000AAAA)) 
    \m_axis_tdata_reg[15]_i_3__6 
       (.I0(stage_1_in_axis_grid_tready_0),
        .I1(stage_1_out_axis_scle_tvalid),
        .I2(stage_1_out_axis_data_tvalid),
        .I3(stage_2_in_axis_data_tready),
        .I4(stage_1_out_axis_grid_tvalid),
        .O(\m_axis_tdata_reg[15]_i_3__6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[1]_i_1__15 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [1]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [1]),
        .I3(\m_axis_tdata_reg[15]_i_3__6_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .O(\m_axis_tdata_reg[1]_i_1__15_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[2]_i_1__15 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [2]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [2]),
        .I3(\m_axis_tdata_reg[15]_i_3__6_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .O(\m_axis_tdata_reg[2]_i_1__15_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[3]_i_1__15 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [3]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [3]),
        .I3(\m_axis_tdata_reg[15]_i_3__6_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .O(\m_axis_tdata_reg[3]_i_1__15_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[4]_i_1__15 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [4]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [4]),
        .I3(\m_axis_tdata_reg[15]_i_3__6_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .O(\m_axis_tdata_reg[4]_i_1__15_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[5]_i_1__15 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [5]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [5]),
        .I3(\m_axis_tdata_reg[15]_i_3__6_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .O(\m_axis_tdata_reg[5]_i_1__15_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[6]_i_1__15 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [6]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [6]),
        .I3(\m_axis_tdata_reg[15]_i_3__6_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .O(\m_axis_tdata_reg[6]_i_1__15_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[7]_i_1__15 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [7]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [7]),
        .I3(\m_axis_tdata_reg[15]_i_3__6_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .O(\m_axis_tdata_reg[7]_i_1__15_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[8]_i_1__15 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [8]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [8]),
        .I3(\m_axis_tdata_reg[15]_i_3__6_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .O(\m_axis_tdata_reg[8]_i_1__15_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[9]_i_1__15 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [9]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [9]),
        .I3(\m_axis_tdata_reg[15]_i_3__6_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .O(\m_axis_tdata_reg[9]_i_1__15_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__18_n_0 ),
        .D(\m_axis_tdata_reg[0]_i_1__15_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__18_n_0 ),
        .D(\m_axis_tdata_reg[10]_i_1__15_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__18_n_0 ),
        .D(\m_axis_tdata_reg[11]_i_1__14_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__18_n_0 ),
        .D(\m_axis_tdata_reg[12]_i_1__14_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__18_n_0 ),
        .D(\m_axis_tdata_reg[13]_i_1__15_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__18_n_0 ),
        .D(\m_axis_tdata_reg[14]_i_1__14_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__18_n_0 ),
        .D(\m_axis_tdata_reg[15]_i_2__14_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__18_n_0 ),
        .D(\m_axis_tdata_reg[1]_i_1__15_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__18_n_0 ),
        .D(\m_axis_tdata_reg[2]_i_1__15_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__18_n_0 ),
        .D(\m_axis_tdata_reg[3]_i_1__15_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__18_n_0 ),
        .D(\m_axis_tdata_reg[4]_i_1__15_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__18_n_0 ),
        .D(\m_axis_tdata_reg[5]_i_1__15_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__18_n_0 ),
        .D(\m_axis_tdata_reg[6]_i_1__15_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__18_n_0 ),
        .D(\m_axis_tdata_reg[7]_i_1__15_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__18_n_0 ),
        .D(\m_axis_tdata_reg[8]_i_1__15_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__18_n_0 ),
        .D(\m_axis_tdata_reg[9]_i_1__15_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEFE0)) 
    m_axis_tlast_reg_i_1__15
       (.I0(s_axis_grid_tlast_int),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg[15]_i_3__6_n_0 ),
        .I3(temp_m_axis_tlast_reg),
        .O(m_axis_tlast_reg_i_1__15_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__18_n_0 ),
        .D(m_axis_tlast_reg_i_1__15_n_0),
        .Q(stage_1_out_axis_grid_tlast),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h74FF7400)) 
    m_axis_tvalid_reg_i_1__16
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(stage_1_in_axis_grid_tready_0),
        .I2(temp_m_axis_tvalid_reg),
        .I3(\m_axis_tdata_reg[15]_i_1__18_n_0 ),
        .I4(stage_1_out_axis_grid_tvalid),
        .O(m_axis_tvalid_reg_i_1__16_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_reg_i_1__16_n_0),
        .Q(stage_1_out_axis_grid_tvalid),
        .R(Q));
  LUT3 #(
    .INIT(8'h80)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg_i_2__0 
       (.I0(stage_1_out_axis_grid_tlast),
        .I1(stage_1_out_axis_scle_tlast),
        .I2(stage_1_out_axis_data_tlast),
        .O(p_5_in));
  LUT6 #(
    .INIT(64'hFF45454545454545)) 
    s_axis_tready_reg_i_1__17
       (.I0(temp_m_axis_tvalid_reg),
        .I1(temp_m_axis_tvalid_reg_reg_0),
        .I2(stage_1_out_axis_grid_tvalid),
        .I3(stage_2_in_axis_data_tready),
        .I4(stage_1_out_axis_data_tvalid),
        .I5(stage_1_out_axis_scle_tvalid),
        .O(s_axis_tready_early));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_early),
        .Q(stage_1_in_axis_grid_tready_0),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[0]_i_1__7 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [0]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [0]),
        .O(\temp_m_axis_tdata_reg[0]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[10]_i_1__7 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [10]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [10]),
        .O(\temp_m_axis_tdata_reg[10]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[11]_i_1__6 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [11]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [11]),
        .O(\temp_m_axis_tdata_reg[11]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[12]_i_1__6 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [12]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [12]),
        .O(\temp_m_axis_tdata_reg[12]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[13]_i_1__7 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [13]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [13]),
        .O(\temp_m_axis_tdata_reg[13]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[14]_i_1__6 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [14]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [14]),
        .O(\temp_m_axis_tdata_reg[14]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[15]_i_1__16 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [15]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [15]),
        .O(\temp_m_axis_tdata_reg[15]_i_1__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[1]_i_1__7 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [1]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [1]),
        .O(\temp_m_axis_tdata_reg[1]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[2]_i_1__7 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [2]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [2]),
        .O(\temp_m_axis_tdata_reg[2]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[3]_i_1__7 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [3]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [3]),
        .O(\temp_m_axis_tdata_reg[3]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[4]_i_1__7 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [4]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [4]),
        .O(\temp_m_axis_tdata_reg[4]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[5]_i_1__7 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [5]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [5]),
        .O(\temp_m_axis_tdata_reg[5]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[6]_i_1__7 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [6]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [6]),
        .O(\temp_m_axis_tdata_reg[6]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[7]_i_1__7 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [7]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [7]),
        .O(\temp_m_axis_tdata_reg[7]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[8]_i_1__7 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [8]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [8]),
        .O(\temp_m_axis_tdata_reg[8]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[9]_i_1__7 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [9]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [9]),
        .O(\temp_m_axis_tdata_reg[9]_i_1__7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg[0]_i_1__7_n_0 ),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg[10]_i_1__7_n_0 ),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg[11]_i_1__6_n_0 ),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg[12]_i_1__6_n_0 ),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg[13]_i_1__7_n_0 ),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg[14]_i_1__6_n_0 ),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg[15]_i_1__16_n_0 ),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg[1]_i_1__7_n_0 ),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg[2]_i_1__7_n_0 ),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg[3]_i_1__7_n_0 ),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg[4]_i_1__7_n_0 ),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg[5]_i_1__7_n_0 ),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg[6]_i_1__7_n_0 ),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg[7]_i_1__7_n_0 ),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg[8]_i_1__7_n_0 ),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg[9]_i_1__7_n_0 ),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h2AAA0000)) 
    temp_m_axis_tlast_reg_i_1__20
       (.I0(stage_1_in_axis_grid_tready_0),
        .I1(stage_1_out_axis_scle_tvalid),
        .I2(stage_1_out_axis_data_tvalid),
        .I3(stage_2_in_axis_data_tready),
        .I4(stage_1_out_axis_grid_tvalid),
        .O(store_axis_input_to_temp));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(stage_1_in_axis_grid_tlast),
        .Q(temp_m_axis_tlast_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF70F0400)) 
    temp_m_axis_tvalid_reg_i_1__20
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(stage_1_out_axis_grid_tvalid),
        .I2(temp_m_axis_tvalid_reg_reg_1),
        .I3(stage_1_in_axis_grid_tready_0),
        .I4(temp_m_axis_tvalid_reg),
        .O(temp_m_axis_tvalid_reg_i_1__20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'h80)) 
    temp_m_axis_tvalid_reg_i_2__7
       (.I0(stage_1_out_axis_grid_tvalid),
        .I1(stage_1_out_axis_data_tvalid),
        .I2(stage_2_in_axis_data_tready),
        .O(m_axis_tvalid_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(temp_m_axis_tvalid_reg_i_1__20_n_0),
        .Q(temp_m_axis_tvalid_reg),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axis_register" *) 
module KanTop_KanAcceleratorWrapper_0_0_axis_register_42
   (stage_1_in_axis_scle_tready_1,
    stage_1_out_axis_scle_tlast,
    stage_1_out_axis_scle_tvalid,
    s_axis_tready_reg_reg_0,
    \m_axis_tdata_reg_reg[15]_0 ,
    m_axis_tvalid_reg_reg_0,
    Q,
    core_clk,
    stage_1_in_axis_scle_tlast,
    temp_m_axis_tvalid_reg_reg_0,
    temp_m_axis_tvalid_reg_reg_1,
    \m_axis_tdata_reg_reg[0]_0 ,
    \m_axis_tdata_reg_reg[0]_1 ,
    stage_1_in_axis_scle_tready,
    \m_axis_tdata_reg_reg[0]_2 ,
    \m_axis_tdata_reg_reg[15]_1 ,
    s_axis_scle_tlast_int,
    stage_2_in_axis_data_tready,
    stage_1_out_axis_data_tvalid,
    stage_1_out_axis_grid_tvalid);
  output stage_1_in_axis_scle_tready_1;
  output stage_1_out_axis_scle_tlast;
  output stage_1_out_axis_scle_tvalid;
  output s_axis_tready_reg_reg_0;
  output [15:0]\m_axis_tdata_reg_reg[15]_0 ;
  output m_axis_tvalid_reg_reg_0;
  input [0:0]Q;
  input core_clk;
  input stage_1_in_axis_scle_tlast;
  input temp_m_axis_tvalid_reg_reg_0;
  input temp_m_axis_tvalid_reg_reg_1;
  input \m_axis_tdata_reg_reg[0]_0 ;
  input [1:0]\m_axis_tdata_reg_reg[0]_1 ;
  input stage_1_in_axis_scle_tready;
  input \m_axis_tdata_reg_reg[0]_2 ;
  input [15:0]\m_axis_tdata_reg_reg[15]_1 ;
  input [0:0]s_axis_scle_tlast_int;
  input stage_2_in_axis_data_tready;
  input stage_1_out_axis_data_tvalid;
  input stage_1_out_axis_grid_tvalid;

  wire [0:0]Q;
  wire core_clk;
  wire \m_axis_tdata_reg[0]_i_1__17_n_0 ;
  wire \m_axis_tdata_reg[10]_i_1__17_n_0 ;
  wire \m_axis_tdata_reg[11]_i_1__16_n_0 ;
  wire \m_axis_tdata_reg[12]_i_1__16_n_0 ;
  wire \m_axis_tdata_reg[13]_i_1__17_n_0 ;
  wire \m_axis_tdata_reg[14]_i_1__16_n_0 ;
  wire \m_axis_tdata_reg[15]_i_1__17_n_0 ;
  wire \m_axis_tdata_reg[15]_i_2__16_n_0 ;
  wire \m_axis_tdata_reg[15]_i_3__5_n_0 ;
  wire \m_axis_tdata_reg[1]_i_1__17_n_0 ;
  wire \m_axis_tdata_reg[2]_i_1__17_n_0 ;
  wire \m_axis_tdata_reg[3]_i_1__17_n_0 ;
  wire \m_axis_tdata_reg[4]_i_1__17_n_0 ;
  wire \m_axis_tdata_reg[5]_i_1__17_n_0 ;
  wire \m_axis_tdata_reg[6]_i_1__17_n_0 ;
  wire \m_axis_tdata_reg[7]_i_1__17_n_0 ;
  wire \m_axis_tdata_reg[8]_i_1__17_n_0 ;
  wire \m_axis_tdata_reg[9]_i_1__17_n_0 ;
  wire \m_axis_tdata_reg_reg[0]_0 ;
  wire [1:0]\m_axis_tdata_reg_reg[0]_1 ;
  wire \m_axis_tdata_reg_reg[0]_2 ;
  wire [15:0]\m_axis_tdata_reg_reg[15]_0 ;
  wire [15:0]\m_axis_tdata_reg_reg[15]_1 ;
  wire m_axis_tlast_reg_i_1__17_n_0;
  wire m_axis_tvalid_reg_i_1__18_n_0;
  wire m_axis_tvalid_reg_reg_0;
  wire [0:0]s_axis_scle_tlast_int;
  wire s_axis_tready_early;
  wire s_axis_tready_reg_reg_0;
  wire stage_1_in_axis_scle_tlast;
  wire stage_1_in_axis_scle_tready;
  wire stage_1_in_axis_scle_tready_1;
  wire stage_1_out_axis_data_tvalid;
  wire stage_1_out_axis_grid_tvalid;
  wire stage_1_out_axis_scle_tlast;
  wire stage_1_out_axis_scle_tvalid;
  wire stage_2_in_axis_data_tready;
  wire store_axis_input_to_temp;
  wire \temp_m_axis_tdata_reg[0]_i_1__9_n_0 ;
  wire \temp_m_axis_tdata_reg[10]_i_1__9_n_0 ;
  wire \temp_m_axis_tdata_reg[11]_i_1__8_n_0 ;
  wire \temp_m_axis_tdata_reg[12]_i_1__8_n_0 ;
  wire \temp_m_axis_tdata_reg[13]_i_1__9_n_0 ;
  wire \temp_m_axis_tdata_reg[14]_i_1__8_n_0 ;
  wire \temp_m_axis_tdata_reg[15]_i_1__18_n_0 ;
  wire \temp_m_axis_tdata_reg[1]_i_1__9_n_0 ;
  wire \temp_m_axis_tdata_reg[2]_i_1__9_n_0 ;
  wire \temp_m_axis_tdata_reg[3]_i_1__9_n_0 ;
  wire \temp_m_axis_tdata_reg[4]_i_1__9_n_0 ;
  wire \temp_m_axis_tdata_reg[5]_i_1__9_n_0 ;
  wire \temp_m_axis_tdata_reg[6]_i_1__9_n_0 ;
  wire \temp_m_axis_tdata_reg[7]_i_1__9_n_0 ;
  wire \temp_m_axis_tdata_reg[8]_i_1__9_n_0 ;
  wire \temp_m_axis_tdata_reg[9]_i_1__9_n_0 ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[0] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[10] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[11] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[12] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[13] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[14] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[15] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[1] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[2] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[3] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[4] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[5] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[6] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[7] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[8] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[9] ;
  wire temp_m_axis_tlast_reg;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_i_1__21_n_0;
  wire temp_m_axis_tvalid_reg_reg_0;
  wire temp_m_axis_tvalid_reg_reg_1;

  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[0]_i_1__17 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [0]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [0]),
        .I3(\m_axis_tdata_reg[15]_i_3__5_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .O(\m_axis_tdata_reg[0]_i_1__17_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[10]_i_1__17 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [10]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [10]),
        .I3(\m_axis_tdata_reg[15]_i_3__5_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .O(\m_axis_tdata_reg[10]_i_1__17_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[11]_i_1__16 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [11]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [11]),
        .I3(\m_axis_tdata_reg[15]_i_3__5_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .O(\m_axis_tdata_reg[11]_i_1__16_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[12]_i_1__16 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [12]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [12]),
        .I3(\m_axis_tdata_reg[15]_i_3__5_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .O(\m_axis_tdata_reg[12]_i_1__16_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[13]_i_1__17 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [13]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [13]),
        .I3(\m_axis_tdata_reg[15]_i_3__5_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .O(\m_axis_tdata_reg[13]_i_1__17_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[14]_i_1__16 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [14]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [14]),
        .I3(\m_axis_tdata_reg[15]_i_3__5_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .O(\m_axis_tdata_reg[14]_i_1__16_n_0 ));
  LUT6 #(
    .INIT(64'h00002F002F2F2F2F)) 
    \m_axis_tdata_reg[15]_i_1__13 
       (.I0(stage_1_in_axis_scle_tready_1),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[0]_1 [1]),
        .I3(stage_1_in_axis_scle_tready),
        .I4(\m_axis_tdata_reg_reg[0]_2 ),
        .I5(\m_axis_tdata_reg_reg[0]_1 [0]),
        .O(s_axis_tready_reg_reg_0));
  LUT5 #(
    .INIT(32'hD555C000)) 
    \m_axis_tdata_reg[15]_i_1__17 
       (.I0(stage_1_out_axis_scle_tvalid),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_1_out_axis_data_tvalid),
        .I3(stage_1_out_axis_grid_tvalid),
        .I4(stage_1_in_axis_scle_tready_1),
        .O(\m_axis_tdata_reg[15]_i_1__17_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[15]_i_2__16 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [15]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [15]),
        .I3(\m_axis_tdata_reg[15]_i_3__5_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .O(\m_axis_tdata_reg[15]_i_2__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT5 #(
    .INIT(32'h8000AAAA)) 
    \m_axis_tdata_reg[15]_i_3__5 
       (.I0(stage_1_in_axis_scle_tready_1),
        .I1(stage_1_out_axis_grid_tvalid),
        .I2(stage_1_out_axis_data_tvalid),
        .I3(stage_2_in_axis_data_tready),
        .I4(stage_1_out_axis_scle_tvalid),
        .O(\m_axis_tdata_reg[15]_i_3__5_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[1]_i_1__17 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [1]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [1]),
        .I3(\m_axis_tdata_reg[15]_i_3__5_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .O(\m_axis_tdata_reg[1]_i_1__17_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[2]_i_1__17 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [2]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [2]),
        .I3(\m_axis_tdata_reg[15]_i_3__5_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .O(\m_axis_tdata_reg[2]_i_1__17_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[3]_i_1__17 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [3]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [3]),
        .I3(\m_axis_tdata_reg[15]_i_3__5_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .O(\m_axis_tdata_reg[3]_i_1__17_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[4]_i_1__17 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [4]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [4]),
        .I3(\m_axis_tdata_reg[15]_i_3__5_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .O(\m_axis_tdata_reg[4]_i_1__17_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[5]_i_1__17 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [5]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [5]),
        .I3(\m_axis_tdata_reg[15]_i_3__5_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .O(\m_axis_tdata_reg[5]_i_1__17_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[6]_i_1__17 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [6]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [6]),
        .I3(\m_axis_tdata_reg[15]_i_3__5_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .O(\m_axis_tdata_reg[6]_i_1__17_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[7]_i_1__17 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [7]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [7]),
        .I3(\m_axis_tdata_reg[15]_i_3__5_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .O(\m_axis_tdata_reg[7]_i_1__17_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[8]_i_1__17 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [8]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [8]),
        .I3(\m_axis_tdata_reg[15]_i_3__5_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .O(\m_axis_tdata_reg[8]_i_1__17_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[9]_i_1__17 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [9]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [9]),
        .I3(\m_axis_tdata_reg[15]_i_3__5_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .O(\m_axis_tdata_reg[9]_i_1__17_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__17_n_0 ),
        .D(\m_axis_tdata_reg[0]_i_1__17_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__17_n_0 ),
        .D(\m_axis_tdata_reg[10]_i_1__17_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__17_n_0 ),
        .D(\m_axis_tdata_reg[11]_i_1__16_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__17_n_0 ),
        .D(\m_axis_tdata_reg[12]_i_1__16_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__17_n_0 ),
        .D(\m_axis_tdata_reg[13]_i_1__17_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__17_n_0 ),
        .D(\m_axis_tdata_reg[14]_i_1__16_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__17_n_0 ),
        .D(\m_axis_tdata_reg[15]_i_2__16_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__17_n_0 ),
        .D(\m_axis_tdata_reg[1]_i_1__17_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__17_n_0 ),
        .D(\m_axis_tdata_reg[2]_i_1__17_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__17_n_0 ),
        .D(\m_axis_tdata_reg[3]_i_1__17_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__17_n_0 ),
        .D(\m_axis_tdata_reg[4]_i_1__17_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__17_n_0 ),
        .D(\m_axis_tdata_reg[5]_i_1__17_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__17_n_0 ),
        .D(\m_axis_tdata_reg[6]_i_1__17_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__17_n_0 ),
        .D(\m_axis_tdata_reg[7]_i_1__17_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__17_n_0 ),
        .D(\m_axis_tdata_reg[8]_i_1__17_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__17_n_0 ),
        .D(\m_axis_tdata_reg[9]_i_1__17_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEFE0)) 
    m_axis_tlast_reg_i_1__17
       (.I0(s_axis_scle_tlast_int),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg[15]_i_3__5_n_0 ),
        .I3(temp_m_axis_tlast_reg),
        .O(m_axis_tlast_reg_i_1__17_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__17_n_0 ),
        .D(m_axis_tlast_reg_i_1__17_n_0),
        .Q(stage_1_out_axis_scle_tlast),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h74FF7400)) 
    m_axis_tvalid_reg_i_1__18
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(stage_1_in_axis_scle_tready_1),
        .I2(temp_m_axis_tvalid_reg),
        .I3(\m_axis_tdata_reg[15]_i_1__17_n_0 ),
        .I4(stage_1_out_axis_scle_tvalid),
        .O(m_axis_tvalid_reg_i_1__18_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_reg_i_1__18_n_0),
        .Q(stage_1_out_axis_scle_tvalid),
        .R(Q));
  LUT6 #(
    .INIT(64'hFF45454545454545)) 
    s_axis_tready_reg_i_1__19
       (.I0(temp_m_axis_tvalid_reg),
        .I1(temp_m_axis_tvalid_reg_reg_0),
        .I2(stage_1_out_axis_scle_tvalid),
        .I3(stage_2_in_axis_data_tready),
        .I4(stage_1_out_axis_data_tvalid),
        .I5(stage_1_out_axis_grid_tvalid),
        .O(s_axis_tready_early));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_early),
        .Q(stage_1_in_axis_scle_tready_1),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[0]_i_1__9 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [0]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [0]),
        .O(\temp_m_axis_tdata_reg[0]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[10]_i_1__9 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [10]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [10]),
        .O(\temp_m_axis_tdata_reg[10]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[11]_i_1__8 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [11]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [11]),
        .O(\temp_m_axis_tdata_reg[11]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[12]_i_1__8 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [12]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [12]),
        .O(\temp_m_axis_tdata_reg[12]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[13]_i_1__9 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [13]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [13]),
        .O(\temp_m_axis_tdata_reg[13]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[14]_i_1__8 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [14]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [14]),
        .O(\temp_m_axis_tdata_reg[14]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[15]_i_1__18 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [15]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [15]),
        .O(\temp_m_axis_tdata_reg[15]_i_1__18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[1]_i_1__9 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [1]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [1]),
        .O(\temp_m_axis_tdata_reg[1]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[2]_i_1__9 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [2]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [2]),
        .O(\temp_m_axis_tdata_reg[2]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[3]_i_1__9 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [3]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [3]),
        .O(\temp_m_axis_tdata_reg[3]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[4]_i_1__9 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [4]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [4]),
        .O(\temp_m_axis_tdata_reg[4]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[5]_i_1__9 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [5]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [5]),
        .O(\temp_m_axis_tdata_reg[5]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[6]_i_1__9 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [6]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [6]),
        .O(\temp_m_axis_tdata_reg[6]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[7]_i_1__9 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [7]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [7]),
        .O(\temp_m_axis_tdata_reg[7]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[8]_i_1__9 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [8]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [8]),
        .O(\temp_m_axis_tdata_reg[8]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[9]_i_1__9 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [9]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [9]),
        .O(\temp_m_axis_tdata_reg[9]_i_1__9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg[0]_i_1__9_n_0 ),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg[10]_i_1__9_n_0 ),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg[11]_i_1__8_n_0 ),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg[12]_i_1__8_n_0 ),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg[13]_i_1__9_n_0 ),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg[14]_i_1__8_n_0 ),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg[15]_i_1__18_n_0 ),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg[1]_i_1__9_n_0 ),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg[2]_i_1__9_n_0 ),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg[3]_i_1__9_n_0 ),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg[4]_i_1__9_n_0 ),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg[5]_i_1__9_n_0 ),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg[6]_i_1__9_n_0 ),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg[7]_i_1__9_n_0 ),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg[8]_i_1__9_n_0 ),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg[9]_i_1__9_n_0 ),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h2AAA0000)) 
    temp_m_axis_tlast_reg_i_1__19
       (.I0(stage_1_in_axis_scle_tready_1),
        .I1(stage_1_out_axis_grid_tvalid),
        .I2(stage_1_out_axis_data_tvalid),
        .I3(stage_2_in_axis_data_tready),
        .I4(stage_1_out_axis_scle_tvalid),
        .O(store_axis_input_to_temp));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(stage_1_in_axis_scle_tlast),
        .Q(temp_m_axis_tlast_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF70F0400)) 
    temp_m_axis_tvalid_reg_i_1__21
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(stage_1_out_axis_scle_tvalid),
        .I2(temp_m_axis_tvalid_reg_reg_1),
        .I3(stage_1_in_axis_scle_tready_1),
        .I4(temp_m_axis_tvalid_reg),
        .O(temp_m_axis_tvalid_reg_i_1__21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'h80)) 
    temp_m_axis_tvalid_reg_i_2__8
       (.I0(stage_1_out_axis_scle_tvalid),
        .I1(stage_1_out_axis_data_tvalid),
        .I2(stage_2_in_axis_data_tready),
        .O(m_axis_tvalid_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(temp_m_axis_tvalid_reg_i_1__21_n_0),
        .Q(temp_m_axis_tvalid_reg),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axis_register" *) 
module KanTop_KanAcceleratorWrapper_0_0_axis_register_47
   (s_axis_tready_reg_reg_0,
    stage_1_out_axis_data_tlast,
    stage_1_out_axis_data_tvalid,
    m_axis_tlast_reg_reg_0,
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out ,
    \m_axis_tvalid_reg_reg[0] ,
    m_axis_tlast_reg_reg_1,
    m_axis_tlast_reg_reg_2,
    \m_axis_tdata_reg_reg[15]_0 ,
    int_adp_data_m_axis_tready,
    m_axis_tlast_reg_reg_3,
    \m_axis_tvalid_reg_reg[0]_0 ,
    m_axis_tlast_reg_reg_4,
    shift1,
    Q,
    core_clk,
    stage_1_in_axis_data_tlast,
    temp_m_axis_tvalid_reg_reg_0,
    stage_1_out_axis_scle_tlast,
    temp_m_axis_tvalid_reg_reg_1,
    stage_1_out_axis_grid_tvalid,
    stage_1_out_axis_grid_tlast,
    \m_axis_tvalid_reg_reg[0]_1 ,
    s_axis_tready_reg_reg_1,
    stage_1_out_axis_scle_tvalid,
    stage_2_in_axis_data_tready,
    out,
    temp_m_axis_tvalid_reg_reg_2,
    \m_axis_tvalid_reg_reg[0]_2 );
  output s_axis_tready_reg_reg_0;
  output stage_1_out_axis_data_tlast;
  output stage_1_out_axis_data_tvalid;
  output m_axis_tlast_reg_reg_0;
  output \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out ;
  output \m_axis_tvalid_reg_reg[0] ;
  output m_axis_tlast_reg_reg_1;
  output m_axis_tlast_reg_reg_2;
  output [15:0]\m_axis_tdata_reg_reg[15]_0 ;
  output [0:0]int_adp_data_m_axis_tready;
  output m_axis_tlast_reg_reg_3;
  output \m_axis_tvalid_reg_reg[0]_0 ;
  output m_axis_tlast_reg_reg_4;
  output shift1;
  input [0:0]Q;
  input core_clk;
  input stage_1_in_axis_data_tlast;
  input temp_m_axis_tvalid_reg_reg_0;
  input stage_1_out_axis_scle_tlast;
  input [0:0]temp_m_axis_tvalid_reg_reg_1;
  input stage_1_out_axis_grid_tvalid;
  input stage_1_out_axis_grid_tlast;
  input \m_axis_tvalid_reg_reg[0]_1 ;
  input s_axis_tready_reg_reg_1;
  input stage_1_out_axis_scle_tvalid;
  input stage_2_in_axis_data_tready;
  input [16:0]out;
  input [0:0]temp_m_axis_tvalid_reg_reg_2;
  input \m_axis_tvalid_reg_reg[0]_2 ;

  wire [0:0]Q;
  wire core_clk;
  wire [0:0]int_adp_data_m_axis_tready;
  wire \m_axis_tdata_reg[0]_i_1__13_n_0 ;
  wire \m_axis_tdata_reg[10]_i_1__13_n_0 ;
  wire \m_axis_tdata_reg[11]_i_1__12_n_0 ;
  wire \m_axis_tdata_reg[12]_i_1__12_n_0 ;
  wire \m_axis_tdata_reg[13]_i_1__13_n_0 ;
  wire \m_axis_tdata_reg[14]_i_1__12_n_0 ;
  wire \m_axis_tdata_reg[15]_i_1__12_n_0 ;
  wire \m_axis_tdata_reg[15]_i_2__12_n_0 ;
  wire \m_axis_tdata_reg[15]_i_3__1_n_0 ;
  wire \m_axis_tdata_reg[1]_i_1__13_n_0 ;
  wire \m_axis_tdata_reg[2]_i_1__13_n_0 ;
  wire \m_axis_tdata_reg[3]_i_1__13_n_0 ;
  wire \m_axis_tdata_reg[4]_i_1__13_n_0 ;
  wire \m_axis_tdata_reg[5]_i_1__13_n_0 ;
  wire \m_axis_tdata_reg[6]_i_1__13_n_0 ;
  wire \m_axis_tdata_reg[7]_i_1__13_n_0 ;
  wire \m_axis_tdata_reg[8]_i_1__13_n_0 ;
  wire \m_axis_tdata_reg[9]_i_1__13_n_0 ;
  wire [15:0]\m_axis_tdata_reg_reg[15]_0 ;
  wire m_axis_tlast_reg_i_1__13_n_0;
  wire m_axis_tlast_reg_reg_0;
  wire m_axis_tlast_reg_reg_1;
  wire m_axis_tlast_reg_reg_2;
  wire m_axis_tlast_reg_reg_3;
  wire m_axis_tlast_reg_reg_4;
  wire m_axis_tvalid_reg_i_1__14_n_0;
  wire \m_axis_tvalid_reg_reg[0] ;
  wire \m_axis_tvalid_reg_reg[0]_0 ;
  wire \m_axis_tvalid_reg_reg[0]_1 ;
  wire \m_axis_tvalid_reg_reg[0]_2 ;
  wire [16:0]out;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out ;
  wire s_axis_tready_early;
  wire s_axis_tready_reg_reg_0;
  wire s_axis_tready_reg_reg_1;
  wire shift1;
  wire [15:0]stage_1_in_axis_data_tdata;
  wire stage_1_in_axis_data_tlast;
  wire stage_1_out_axis_data_tlast;
  wire stage_1_out_axis_data_tvalid;
  wire stage_1_out_axis_grid_tlast;
  wire stage_1_out_axis_grid_tvalid;
  wire stage_1_out_axis_scle_tlast;
  wire stage_1_out_axis_scle_tvalid;
  wire stage_2_in_axis_data_tready;
  wire store_axis_input_to_temp;
  wire \temp_m_axis_tdata_reg_reg_n_0_[0] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[10] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[11] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[12] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[13] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[14] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[15] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[1] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[2] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[3] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[4] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[5] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[6] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[7] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[8] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[9] ;
  wire temp_m_axis_tlast_reg;
  wire temp_m_axis_tvalid_next1_out;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_i_1__15_n_0;
  wire temp_m_axis_tvalid_reg_i_3__1_n_0;
  wire temp_m_axis_tvalid_reg_reg_0;
  wire [0:0]temp_m_axis_tvalid_reg_reg_1;
  wire [0:0]temp_m_axis_tvalid_reg_reg_2;

  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'h04)) 
    empty_reg_i_2
       (.I0(m_axis_tlast_reg_reg_2),
        .I1(s_axis_tready_reg_reg_0),
        .I2(s_axis_tready_reg_reg_1),
        .O(shift1));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[0]_i_1__13 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [0]),
        .I1(m_axis_tlast_reg_reg_2),
        .I2(out[0]),
        .I3(\m_axis_tdata_reg[15]_i_3__1_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .O(\m_axis_tdata_reg[0]_i_1__13_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[10]_i_1__13 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [10]),
        .I1(m_axis_tlast_reg_reg_2),
        .I2(out[10]),
        .I3(\m_axis_tdata_reg[15]_i_3__1_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .O(\m_axis_tdata_reg[10]_i_1__13_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[11]_i_1__12 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [11]),
        .I1(m_axis_tlast_reg_reg_2),
        .I2(out[11]),
        .I3(\m_axis_tdata_reg[15]_i_3__1_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .O(\m_axis_tdata_reg[11]_i_1__12_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[12]_i_1__12 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [12]),
        .I1(m_axis_tlast_reg_reg_2),
        .I2(out[12]),
        .I3(\m_axis_tdata_reg[15]_i_3__1_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .O(\m_axis_tdata_reg[12]_i_1__12_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[13]_i_1__13 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [13]),
        .I1(m_axis_tlast_reg_reg_2),
        .I2(out[13]),
        .I3(\m_axis_tdata_reg[15]_i_3__1_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .O(\m_axis_tdata_reg[13]_i_1__13_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[14]_i_1__12 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [14]),
        .I1(m_axis_tlast_reg_reg_2),
        .I2(out[14]),
        .I3(\m_axis_tdata_reg[15]_i_3__1_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .O(\m_axis_tdata_reg[14]_i_1__12_n_0 ));
  LUT5 #(
    .INIT(32'hD555C000)) 
    \m_axis_tdata_reg[15]_i_1__12 
       (.I0(stage_1_out_axis_data_tvalid),
        .I1(stage_1_out_axis_grid_tvalid),
        .I2(stage_1_out_axis_scle_tvalid),
        .I3(stage_2_in_axis_data_tready),
        .I4(s_axis_tready_reg_reg_0),
        .O(\m_axis_tdata_reg[15]_i_1__12_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[15]_i_2__12 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [15]),
        .I1(m_axis_tlast_reg_reg_2),
        .I2(out[15]),
        .I3(\m_axis_tdata_reg[15]_i_3__1_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .O(\m_axis_tdata_reg[15]_i_2__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT5 #(
    .INIT(32'h8000AAAA)) 
    \m_axis_tdata_reg[15]_i_3__1 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_1_out_axis_scle_tvalid),
        .I3(stage_1_out_axis_grid_tvalid),
        .I4(stage_1_out_axis_data_tvalid),
        .O(\m_axis_tdata_reg[15]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[1]_i_1__13 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [1]),
        .I1(m_axis_tlast_reg_reg_2),
        .I2(out[1]),
        .I3(\m_axis_tdata_reg[15]_i_3__1_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .O(\m_axis_tdata_reg[1]_i_1__13_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[2]_i_1__13 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [2]),
        .I1(m_axis_tlast_reg_reg_2),
        .I2(out[2]),
        .I3(\m_axis_tdata_reg[15]_i_3__1_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .O(\m_axis_tdata_reg[2]_i_1__13_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[3]_i_1__13 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [3]),
        .I1(m_axis_tlast_reg_reg_2),
        .I2(out[3]),
        .I3(\m_axis_tdata_reg[15]_i_3__1_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .O(\m_axis_tdata_reg[3]_i_1__13_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[4]_i_1__13 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [4]),
        .I1(m_axis_tlast_reg_reg_2),
        .I2(out[4]),
        .I3(\m_axis_tdata_reg[15]_i_3__1_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .O(\m_axis_tdata_reg[4]_i_1__13_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[5]_i_1__13 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [5]),
        .I1(m_axis_tlast_reg_reg_2),
        .I2(out[5]),
        .I3(\m_axis_tdata_reg[15]_i_3__1_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .O(\m_axis_tdata_reg[5]_i_1__13_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[6]_i_1__13 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [6]),
        .I1(m_axis_tlast_reg_reg_2),
        .I2(out[6]),
        .I3(\m_axis_tdata_reg[15]_i_3__1_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .O(\m_axis_tdata_reg[6]_i_1__13_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[7]_i_1__13 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [7]),
        .I1(m_axis_tlast_reg_reg_2),
        .I2(out[7]),
        .I3(\m_axis_tdata_reg[15]_i_3__1_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .O(\m_axis_tdata_reg[7]_i_1__13_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[8]_i_1__13 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [8]),
        .I1(m_axis_tlast_reg_reg_2),
        .I2(out[8]),
        .I3(\m_axis_tdata_reg[15]_i_3__1_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .O(\m_axis_tdata_reg[8]_i_1__13_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[9]_i_1__13 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [9]),
        .I1(m_axis_tlast_reg_reg_2),
        .I2(out[9]),
        .I3(\m_axis_tdata_reg[15]_i_3__1_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .O(\m_axis_tdata_reg[9]_i_1__13_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__12_n_0 ),
        .D(\m_axis_tdata_reg[0]_i_1__13_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__12_n_0 ),
        .D(\m_axis_tdata_reg[10]_i_1__13_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__12_n_0 ),
        .D(\m_axis_tdata_reg[11]_i_1__12_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__12_n_0 ),
        .D(\m_axis_tdata_reg[12]_i_1__12_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__12_n_0 ),
        .D(\m_axis_tdata_reg[13]_i_1__13_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__12_n_0 ),
        .D(\m_axis_tdata_reg[14]_i_1__12_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__12_n_0 ),
        .D(\m_axis_tdata_reg[15]_i_2__12_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__12_n_0 ),
        .D(\m_axis_tdata_reg[1]_i_1__13_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__12_n_0 ),
        .D(\m_axis_tdata_reg[2]_i_1__13_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__12_n_0 ),
        .D(\m_axis_tdata_reg[3]_i_1__13_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__12_n_0 ),
        .D(\m_axis_tdata_reg[4]_i_1__13_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__12_n_0 ),
        .D(\m_axis_tdata_reg[5]_i_1__13_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__12_n_0 ),
        .D(\m_axis_tdata_reg[6]_i_1__13_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__12_n_0 ),
        .D(\m_axis_tdata_reg[7]_i_1__13_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__12_n_0 ),
        .D(\m_axis_tdata_reg[8]_i_1__13_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__12_n_0 ),
        .D(\m_axis_tdata_reg[9]_i_1__13_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT4 #(
    .INIT(16'hEFE0)) 
    m_axis_tlast_reg_i_1__13
       (.I0(out[16]),
        .I1(m_axis_tlast_reg_reg_2),
        .I2(\m_axis_tdata_reg[15]_i_3__1_n_0 ),
        .I3(temp_m_axis_tlast_reg),
        .O(m_axis_tlast_reg_i_1__13_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__12_n_0 ),
        .D(m_axis_tlast_reg_i_1__13_n_0),
        .Q(stage_1_out_axis_data_tlast),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \m_axis_tvalid_reg[0]_i_2 
       (.I0(temp_m_axis_tvalid_reg_reg_1),
        .I1(m_axis_tlast_reg_reg_1),
        .I2(\m_axis_tvalid_reg_reg[0]_1 ),
        .O(\m_axis_tvalid_reg_reg[0] ));
  LUT3 #(
    .INIT(8'h8A)) 
    \m_axis_tvalid_reg[0]_i_2__0 
       (.I0(temp_m_axis_tvalid_reg_reg_2),
        .I1(m_axis_tlast_reg_reg_4),
        .I2(\m_axis_tvalid_reg_reg[0]_2 ),
        .O(\m_axis_tvalid_reg_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hBAFFBA00)) 
    m_axis_tvalid_reg_i_1__14
       (.I0(temp_m_axis_tvalid_next1_out),
        .I1(s_axis_tready_reg_reg_0),
        .I2(temp_m_axis_tvalid_reg),
        .I3(\m_axis_tdata_reg[15]_i_1__12_n_0 ),
        .I4(stage_1_out_axis_data_tvalid),
        .O(m_axis_tvalid_reg_i_1__14_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_reg_i_1__14_n_0),
        .Q(stage_1_out_axis_data_tvalid),
        .R(Q));
  LUT5 #(
    .INIT(32'h7F000000)) 
    \ptr_reg[0]_i_3 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out ),
        .I1(stage_1_out_axis_grid_tlast),
        .I2(stage_1_out_axis_scle_tlast),
        .I3(stage_1_out_axis_data_tlast),
        .I4(stage_1_out_axis_data_tvalid),
        .O(m_axis_tlast_reg_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ptr_reg[2]_i_2__1 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tlast_reg_reg_2),
        .O(int_adp_data_m_axis_tready));
  LUT4 #(
    .INIT(16'h8000)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_i_2 
       (.I0(stage_1_out_axis_data_tvalid),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_1_out_axis_scle_tvalid),
        .I3(stage_1_out_axis_grid_tvalid),
        .O(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out ));
  LUT6 #(
    .INIT(64'hFFFF5555FFFF0455)) 
    s_axis_tready_reg_i_1__14
       (.I0(temp_m_axis_tvalid_reg),
        .I1(s_axis_tready_reg_reg_1),
        .I2(m_axis_tlast_reg_reg_2),
        .I3(stage_1_out_axis_data_tvalid),
        .I4(temp_m_axis_tvalid_reg_reg_0),
        .I5(stage_1_out_axis_data_tlast),
        .O(s_axis_tready_early));
  LUT6 #(
    .INIT(64'h080F0F0FFF0F0F0F)) 
    s_axis_tready_reg_i_2__10
       (.I0(stage_1_out_axis_grid_tlast),
        .I1(stage_1_out_axis_data_tlast),
        .I2(temp_m_axis_tvalid_reg_reg_2),
        .I3(stage_1_out_axis_scle_tvalid),
        .I4(stage_1_out_axis_scle_tlast),
        .I5(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out ),
        .O(m_axis_tlast_reg_reg_3));
  LUT6 #(
    .INIT(64'h080F0F0FFF0F0F0F)) 
    s_axis_tready_reg_i_2__8
       (.I0(stage_1_out_axis_scle_tlast),
        .I1(stage_1_out_axis_data_tlast),
        .I2(temp_m_axis_tvalid_reg_reg_1),
        .I3(stage_1_out_axis_grid_tvalid),
        .I4(stage_1_out_axis_grid_tlast),
        .I5(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out ),
        .O(m_axis_tlast_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_early),
        .Q(s_axis_tready_reg_reg_0),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[0]_i_1__5 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [0]),
        .I1(m_axis_tlast_reg_reg_2),
        .I2(out[0]),
        .O(stage_1_in_axis_data_tdata[0]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[10]_i_1__5 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [10]),
        .I1(m_axis_tlast_reg_reg_2),
        .I2(out[10]),
        .O(stage_1_in_axis_data_tdata[10]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[11]_i_1__4 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [11]),
        .I1(m_axis_tlast_reg_reg_2),
        .I2(out[11]),
        .O(stage_1_in_axis_data_tdata[11]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[12]_i_1__4 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [12]),
        .I1(m_axis_tlast_reg_reg_2),
        .I2(out[12]),
        .O(stage_1_in_axis_data_tdata[12]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[13]_i_1__5 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [13]),
        .I1(m_axis_tlast_reg_reg_2),
        .I2(out[13]),
        .O(stage_1_in_axis_data_tdata[13]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[14]_i_1__4 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [14]),
        .I1(m_axis_tlast_reg_reg_2),
        .I2(out[14]),
        .O(stage_1_in_axis_data_tdata[14]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[15]_i_1__14 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [15]),
        .I1(m_axis_tlast_reg_reg_2),
        .I2(out[15]),
        .O(stage_1_in_axis_data_tdata[15]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[1]_i_1__5 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [1]),
        .I1(m_axis_tlast_reg_reg_2),
        .I2(out[1]),
        .O(stage_1_in_axis_data_tdata[1]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[2]_i_1__5 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [2]),
        .I1(m_axis_tlast_reg_reg_2),
        .I2(out[2]),
        .O(stage_1_in_axis_data_tdata[2]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[3]_i_1__5 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [3]),
        .I1(m_axis_tlast_reg_reg_2),
        .I2(out[3]),
        .O(stage_1_in_axis_data_tdata[3]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[4]_i_1__5 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [4]),
        .I1(m_axis_tlast_reg_reg_2),
        .I2(out[4]),
        .O(stage_1_in_axis_data_tdata[4]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[5]_i_1__5 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [5]),
        .I1(m_axis_tlast_reg_reg_2),
        .I2(out[5]),
        .O(stage_1_in_axis_data_tdata[5]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[6]_i_1__5 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [6]),
        .I1(m_axis_tlast_reg_reg_2),
        .I2(out[6]),
        .O(stage_1_in_axis_data_tdata[6]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[7]_i_1__5 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [7]),
        .I1(m_axis_tlast_reg_reg_2),
        .I2(out[7]),
        .O(stage_1_in_axis_data_tdata[7]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[8]_i_1__5 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [8]),
        .I1(m_axis_tlast_reg_reg_2),
        .I2(out[8]),
        .O(stage_1_in_axis_data_tdata[8]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[9]_i_1__5 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [9]),
        .I1(m_axis_tlast_reg_reg_2),
        .I2(out[9]),
        .O(stage_1_in_axis_data_tdata[9]));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(stage_1_in_axis_data_tdata[0]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(stage_1_in_axis_data_tdata[10]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(stage_1_in_axis_data_tdata[11]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(stage_1_in_axis_data_tdata[12]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(stage_1_in_axis_data_tdata[13]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(stage_1_in_axis_data_tdata[14]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(stage_1_in_axis_data_tdata[15]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(stage_1_in_axis_data_tdata[1]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(stage_1_in_axis_data_tdata[2]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(stage_1_in_axis_data_tdata[3]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(stage_1_in_axis_data_tdata[4]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(stage_1_in_axis_data_tdata[5]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(stage_1_in_axis_data_tdata[6]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(stage_1_in_axis_data_tdata[7]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(stage_1_in_axis_data_tdata[8]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(stage_1_in_axis_data_tdata[9]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h2AAA0000)) 
    temp_m_axis_tlast_reg_i_1__14
       (.I0(s_axis_tready_reg_reg_0),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_1_out_axis_scle_tvalid),
        .I3(stage_1_out_axis_grid_tvalid),
        .I4(stage_1_out_axis_data_tvalid),
        .O(store_axis_input_to_temp));
  LUT5 #(
    .INIT(32'h7F000000)) 
    temp_m_axis_tlast_reg_i_3
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out ),
        .I1(stage_1_out_axis_scle_tlast),
        .I2(stage_1_out_axis_data_tlast),
        .I3(stage_1_out_axis_grid_tlast),
        .I4(stage_1_out_axis_grid_tvalid),
        .O(m_axis_tlast_reg_reg_1));
  LUT5 #(
    .INIT(32'h7F000000)) 
    temp_m_axis_tlast_reg_i_3__0
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out ),
        .I1(stage_1_out_axis_grid_tlast),
        .I2(stage_1_out_axis_data_tlast),
        .I3(stage_1_out_axis_scle_tlast),
        .I4(stage_1_out_axis_scle_tvalid),
        .O(m_axis_tlast_reg_reg_4));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(stage_1_in_axis_data_tlast),
        .Q(temp_m_axis_tlast_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFBAF08A0)) 
    temp_m_axis_tvalid_reg_i_1__15
       (.I0(temp_m_axis_tvalid_next1_out),
        .I1(stage_1_out_axis_data_tvalid),
        .I2(temp_m_axis_tvalid_reg_reg_0),
        .I3(s_axis_tready_reg_reg_0),
        .I4(temp_m_axis_tvalid_reg),
        .O(temp_m_axis_tvalid_reg_i_1__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'h2A002A2A)) 
    temp_m_axis_tvalid_reg_i_2__3
       (.I0(s_axis_tready_reg_reg_0),
        .I1(stage_1_out_axis_data_tlast),
        .I2(temp_m_axis_tvalid_reg_i_3__1_n_0),
        .I3(m_axis_tlast_reg_reg_2),
        .I4(s_axis_tready_reg_reg_1),
        .O(temp_m_axis_tvalid_next1_out));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    temp_m_axis_tvalid_reg_i_3__1
       (.I0(stage_1_out_axis_data_tvalid),
        .I1(stage_1_out_axis_grid_tvalid),
        .I2(stage_1_out_axis_scle_tvalid),
        .I3(stage_2_in_axis_data_tready),
        .O(temp_m_axis_tvalid_reg_i_3__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(temp_m_axis_tvalid_reg_i_1__15_n_0),
        .Q(temp_m_axis_tvalid_reg),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axis_register" *) 
module KanTop_KanAcceleratorWrapper_0_0_axis_register_48
   (s_axis_tready_reg_reg_0,
    stage_1_out_axis_grid_tlast,
    stage_1_out_axis_grid_tvalid,
    \m_axis_tdata_reg_reg[15]_0 ,
    m_axis_tvalid_reg_reg_0,
    p_5_in,
    Q,
    core_clk,
    stage_1_in_axis_grid_tlast,
    temp_m_axis_tvalid_reg_reg_0,
    temp_m_axis_tvalid_reg_reg_1,
    stage_2_in_axis_data_tready,
    stage_1_out_axis_data_tvalid,
    stage_1_out_axis_scle_tvalid,
    \m_axis_tdata_reg_reg[0]_0 ,
    \m_axis_tdata_reg_reg[15]_1 ,
    s_axis_grid_tlast_int,
    stage_1_out_axis_scle_tlast,
    stage_1_out_axis_data_tlast);
  output s_axis_tready_reg_reg_0;
  output stage_1_out_axis_grid_tlast;
  output stage_1_out_axis_grid_tvalid;
  output [15:0]\m_axis_tdata_reg_reg[15]_0 ;
  output m_axis_tvalid_reg_reg_0;
  output p_5_in;
  input [0:0]Q;
  input core_clk;
  input stage_1_in_axis_grid_tlast;
  input temp_m_axis_tvalid_reg_reg_0;
  input temp_m_axis_tvalid_reg_reg_1;
  input stage_2_in_axis_data_tready;
  input stage_1_out_axis_data_tvalid;
  input stage_1_out_axis_scle_tvalid;
  input \m_axis_tdata_reg_reg[0]_0 ;
  input [15:0]\m_axis_tdata_reg_reg[15]_1 ;
  input [0:0]s_axis_grid_tlast_int;
  input stage_1_out_axis_scle_tlast;
  input stage_1_out_axis_data_tlast;

  wire [0:0]Q;
  wire core_clk;
  wire \m_axis_tdata_reg[0]_i_1__12_n_0 ;
  wire \m_axis_tdata_reg[10]_i_1__12_n_0 ;
  wire \m_axis_tdata_reg[11]_i_1__11_n_0 ;
  wire \m_axis_tdata_reg[12]_i_1__11_n_0 ;
  wire \m_axis_tdata_reg[13]_i_1__12_n_0 ;
  wire \m_axis_tdata_reg[14]_i_1__11_n_0 ;
  wire \m_axis_tdata_reg[15]_i_1__15_n_0 ;
  wire \m_axis_tdata_reg[15]_i_2__11_n_0 ;
  wire \m_axis_tdata_reg[15]_i_3__3_n_0 ;
  wire \m_axis_tdata_reg[1]_i_1__12_n_0 ;
  wire \m_axis_tdata_reg[2]_i_1__12_n_0 ;
  wire \m_axis_tdata_reg[3]_i_1__12_n_0 ;
  wire \m_axis_tdata_reg[4]_i_1__12_n_0 ;
  wire \m_axis_tdata_reg[5]_i_1__12_n_0 ;
  wire \m_axis_tdata_reg[6]_i_1__12_n_0 ;
  wire \m_axis_tdata_reg[7]_i_1__12_n_0 ;
  wire \m_axis_tdata_reg[8]_i_1__12_n_0 ;
  wire \m_axis_tdata_reg[9]_i_1__12_n_0 ;
  wire \m_axis_tdata_reg_reg[0]_0 ;
  wire [15:0]\m_axis_tdata_reg_reg[15]_0 ;
  wire [15:0]\m_axis_tdata_reg_reg[15]_1 ;
  wire m_axis_tlast_reg_i_1__12_n_0;
  wire m_axis_tvalid_reg_i_1__13_n_0;
  wire m_axis_tvalid_reg_reg_0;
  wire p_5_in;
  wire [0:0]s_axis_grid_tlast_int;
  wire s_axis_tready_early;
  wire s_axis_tready_reg_reg_0;
  wire [15:0]stage_1_in_axis_grid_tdata;
  wire stage_1_in_axis_grid_tlast;
  wire stage_1_out_axis_data_tlast;
  wire stage_1_out_axis_data_tvalid;
  wire stage_1_out_axis_grid_tlast;
  wire stage_1_out_axis_grid_tvalid;
  wire stage_1_out_axis_scle_tlast;
  wire stage_1_out_axis_scle_tvalid;
  wire stage_2_in_axis_data_tready;
  wire store_axis_input_to_temp;
  wire \temp_m_axis_tdata_reg_reg_n_0_[0] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[10] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[11] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[12] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[13] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[14] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[15] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[1] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[2] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[3] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[4] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[5] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[6] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[7] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[8] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[9] ;
  wire temp_m_axis_tlast_reg;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_i_1__16_n_0;
  wire temp_m_axis_tvalid_reg_reg_0;
  wire temp_m_axis_tvalid_reg_reg_1;

  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[0]_i_1__12 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [0]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [0]),
        .I3(\m_axis_tdata_reg[15]_i_3__3_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .O(\m_axis_tdata_reg[0]_i_1__12_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[10]_i_1__12 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [10]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [10]),
        .I3(\m_axis_tdata_reg[15]_i_3__3_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .O(\m_axis_tdata_reg[10]_i_1__12_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[11]_i_1__11 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [11]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [11]),
        .I3(\m_axis_tdata_reg[15]_i_3__3_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .O(\m_axis_tdata_reg[11]_i_1__11_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[12]_i_1__11 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [12]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [12]),
        .I3(\m_axis_tdata_reg[15]_i_3__3_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .O(\m_axis_tdata_reg[12]_i_1__11_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[13]_i_1__12 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [13]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [13]),
        .I3(\m_axis_tdata_reg[15]_i_3__3_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .O(\m_axis_tdata_reg[13]_i_1__12_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[14]_i_1__11 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [14]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [14]),
        .I3(\m_axis_tdata_reg[15]_i_3__3_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .O(\m_axis_tdata_reg[14]_i_1__11_n_0 ));
  LUT5 #(
    .INIT(32'hD555C000)) 
    \m_axis_tdata_reg[15]_i_1__15 
       (.I0(stage_1_out_axis_grid_tvalid),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_1_out_axis_data_tvalid),
        .I3(stage_1_out_axis_scle_tvalid),
        .I4(s_axis_tready_reg_reg_0),
        .O(\m_axis_tdata_reg[15]_i_1__15_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[15]_i_2__11 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [15]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [15]),
        .I3(\m_axis_tdata_reg[15]_i_3__3_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .O(\m_axis_tdata_reg[15]_i_2__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT5 #(
    .INIT(32'h8000AAAA)) 
    \m_axis_tdata_reg[15]_i_3__3 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(stage_1_out_axis_scle_tvalid),
        .I2(stage_1_out_axis_data_tvalid),
        .I3(stage_2_in_axis_data_tready),
        .I4(stage_1_out_axis_grid_tvalid),
        .O(\m_axis_tdata_reg[15]_i_3__3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[1]_i_1__12 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [1]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [1]),
        .I3(\m_axis_tdata_reg[15]_i_3__3_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .O(\m_axis_tdata_reg[1]_i_1__12_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[2]_i_1__12 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [2]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [2]),
        .I3(\m_axis_tdata_reg[15]_i_3__3_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .O(\m_axis_tdata_reg[2]_i_1__12_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[3]_i_1__12 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [3]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [3]),
        .I3(\m_axis_tdata_reg[15]_i_3__3_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .O(\m_axis_tdata_reg[3]_i_1__12_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[4]_i_1__12 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [4]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [4]),
        .I3(\m_axis_tdata_reg[15]_i_3__3_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .O(\m_axis_tdata_reg[4]_i_1__12_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[5]_i_1__12 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [5]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [5]),
        .I3(\m_axis_tdata_reg[15]_i_3__3_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .O(\m_axis_tdata_reg[5]_i_1__12_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[6]_i_1__12 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [6]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [6]),
        .I3(\m_axis_tdata_reg[15]_i_3__3_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .O(\m_axis_tdata_reg[6]_i_1__12_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[7]_i_1__12 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [7]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [7]),
        .I3(\m_axis_tdata_reg[15]_i_3__3_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .O(\m_axis_tdata_reg[7]_i_1__12_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[8]_i_1__12 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [8]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [8]),
        .I3(\m_axis_tdata_reg[15]_i_3__3_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .O(\m_axis_tdata_reg[8]_i_1__12_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[9]_i_1__12 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [9]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [9]),
        .I3(\m_axis_tdata_reg[15]_i_3__3_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .O(\m_axis_tdata_reg[9]_i_1__12_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__15_n_0 ),
        .D(\m_axis_tdata_reg[0]_i_1__12_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__15_n_0 ),
        .D(\m_axis_tdata_reg[10]_i_1__12_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__15_n_0 ),
        .D(\m_axis_tdata_reg[11]_i_1__11_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__15_n_0 ),
        .D(\m_axis_tdata_reg[12]_i_1__11_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__15_n_0 ),
        .D(\m_axis_tdata_reg[13]_i_1__12_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__15_n_0 ),
        .D(\m_axis_tdata_reg[14]_i_1__11_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__15_n_0 ),
        .D(\m_axis_tdata_reg[15]_i_2__11_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__15_n_0 ),
        .D(\m_axis_tdata_reg[1]_i_1__12_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__15_n_0 ),
        .D(\m_axis_tdata_reg[2]_i_1__12_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__15_n_0 ),
        .D(\m_axis_tdata_reg[3]_i_1__12_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__15_n_0 ),
        .D(\m_axis_tdata_reg[4]_i_1__12_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__15_n_0 ),
        .D(\m_axis_tdata_reg[5]_i_1__12_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__15_n_0 ),
        .D(\m_axis_tdata_reg[6]_i_1__12_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__15_n_0 ),
        .D(\m_axis_tdata_reg[7]_i_1__12_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__15_n_0 ),
        .D(\m_axis_tdata_reg[8]_i_1__12_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__15_n_0 ),
        .D(\m_axis_tdata_reg[9]_i_1__12_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEFE0)) 
    m_axis_tlast_reg_i_1__12
       (.I0(s_axis_grid_tlast_int),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg[15]_i_3__3_n_0 ),
        .I3(temp_m_axis_tlast_reg),
        .O(m_axis_tlast_reg_i_1__12_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__15_n_0 ),
        .D(m_axis_tlast_reg_i_1__12_n_0),
        .Q(stage_1_out_axis_grid_tlast),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h74FF7400)) 
    m_axis_tvalid_reg_i_1__13
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(s_axis_tready_reg_reg_0),
        .I2(temp_m_axis_tvalid_reg),
        .I3(\m_axis_tdata_reg[15]_i_1__15_n_0 ),
        .I4(stage_1_out_axis_grid_tvalid),
        .O(m_axis_tvalid_reg_i_1__13_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_reg_i_1__13_n_0),
        .Q(stage_1_out_axis_grid_tvalid),
        .R(Q));
  LUT3 #(
    .INIT(8'h80)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg_i_2 
       (.I0(stage_1_out_axis_grid_tlast),
        .I1(stage_1_out_axis_scle_tlast),
        .I2(stage_1_out_axis_data_tlast),
        .O(p_5_in));
  LUT6 #(
    .INIT(64'hFF45454545454545)) 
    s_axis_tready_reg_i_1__12
       (.I0(temp_m_axis_tvalid_reg),
        .I1(temp_m_axis_tvalid_reg_reg_0),
        .I2(stage_1_out_axis_grid_tvalid),
        .I3(stage_2_in_axis_data_tready),
        .I4(stage_1_out_axis_data_tvalid),
        .I5(stage_1_out_axis_scle_tvalid),
        .O(s_axis_tready_early));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_early),
        .Q(s_axis_tready_reg_reg_0),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[0]_i_1__4 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [0]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [0]),
        .O(stage_1_in_axis_grid_tdata[0]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[10]_i_1__4 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [10]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [10]),
        .O(stage_1_in_axis_grid_tdata[10]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[11]_i_1__3 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [11]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [11]),
        .O(stage_1_in_axis_grid_tdata[11]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[12]_i_1__3 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [12]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [12]),
        .O(stage_1_in_axis_grid_tdata[12]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[13]_i_1__4 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [13]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [13]),
        .O(stage_1_in_axis_grid_tdata[13]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[14]_i_1__3 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [14]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [14]),
        .O(stage_1_in_axis_grid_tdata[14]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[15]_i_1__13 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [15]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [15]),
        .O(stage_1_in_axis_grid_tdata[15]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[1]_i_1__4 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [1]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [1]),
        .O(stage_1_in_axis_grid_tdata[1]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[2]_i_1__4 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [2]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [2]),
        .O(stage_1_in_axis_grid_tdata[2]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[3]_i_1__4 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [3]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [3]),
        .O(stage_1_in_axis_grid_tdata[3]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[4]_i_1__4 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [4]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [4]),
        .O(stage_1_in_axis_grid_tdata[4]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[5]_i_1__4 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [5]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [5]),
        .O(stage_1_in_axis_grid_tdata[5]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[6]_i_1__4 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [6]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [6]),
        .O(stage_1_in_axis_grid_tdata[6]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[7]_i_1__4 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [7]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [7]),
        .O(stage_1_in_axis_grid_tdata[7]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[8]_i_1__4 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [8]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [8]),
        .O(stage_1_in_axis_grid_tdata[8]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[9]_i_1__4 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [9]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [9]),
        .O(stage_1_in_axis_grid_tdata[9]));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(stage_1_in_axis_grid_tdata[0]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(stage_1_in_axis_grid_tdata[10]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(stage_1_in_axis_grid_tdata[11]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(stage_1_in_axis_grid_tdata[12]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(stage_1_in_axis_grid_tdata[13]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(stage_1_in_axis_grid_tdata[14]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(stage_1_in_axis_grid_tdata[15]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(stage_1_in_axis_grid_tdata[1]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(stage_1_in_axis_grid_tdata[2]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(stage_1_in_axis_grid_tdata[3]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(stage_1_in_axis_grid_tdata[4]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(stage_1_in_axis_grid_tdata[5]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(stage_1_in_axis_grid_tdata[6]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(stage_1_in_axis_grid_tdata[7]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(stage_1_in_axis_grid_tdata[8]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(stage_1_in_axis_grid_tdata[9]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h2AAA0000)) 
    temp_m_axis_tlast_reg_i_1__17
       (.I0(s_axis_tready_reg_reg_0),
        .I1(stage_1_out_axis_scle_tvalid),
        .I2(stage_1_out_axis_data_tvalid),
        .I3(stage_2_in_axis_data_tready),
        .I4(stage_1_out_axis_grid_tvalid),
        .O(store_axis_input_to_temp));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(stage_1_in_axis_grid_tlast),
        .Q(temp_m_axis_tlast_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF70F0400)) 
    temp_m_axis_tvalid_reg_i_1__16
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(stage_1_out_axis_grid_tvalid),
        .I2(temp_m_axis_tvalid_reg_reg_1),
        .I3(s_axis_tready_reg_reg_0),
        .I4(temp_m_axis_tvalid_reg),
        .O(temp_m_axis_tvalid_reg_i_1__16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'h80)) 
    temp_m_axis_tvalid_reg_i_2__4
       (.I0(stage_1_out_axis_grid_tvalid),
        .I1(stage_1_out_axis_data_tvalid),
        .I2(stage_2_in_axis_data_tready),
        .O(m_axis_tvalid_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(temp_m_axis_tvalid_reg_i_1__16_n_0),
        .Q(temp_m_axis_tvalid_reg),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axis_register" *) 
module KanTop_KanAcceleratorWrapper_0_0_axis_register_49
   (s_axis_tready_reg_reg_0,
    stage_1_out_axis_scle_tlast,
    stage_1_out_axis_scle_tvalid,
    \m_axis_tdata_reg_reg[15]_0 ,
    m_axis_tvalid_reg_reg_0,
    Q,
    core_clk,
    stage_1_in_axis_scle_tlast,
    temp_m_axis_tvalid_reg_reg_0,
    temp_m_axis_tvalid_reg_reg_1,
    \m_axis_tdata_reg_reg[0]_0 ,
    \m_axis_tdata_reg_reg[15]_1 ,
    s_axis_scle_tlast_int,
    stage_2_in_axis_data_tready,
    stage_1_out_axis_data_tvalid,
    stage_1_out_axis_grid_tvalid);
  output s_axis_tready_reg_reg_0;
  output stage_1_out_axis_scle_tlast;
  output stage_1_out_axis_scle_tvalid;
  output [15:0]\m_axis_tdata_reg_reg[15]_0 ;
  output m_axis_tvalid_reg_reg_0;
  input [0:0]Q;
  input core_clk;
  input stage_1_in_axis_scle_tlast;
  input temp_m_axis_tvalid_reg_reg_0;
  input temp_m_axis_tvalid_reg_reg_1;
  input \m_axis_tdata_reg_reg[0]_0 ;
  input [15:0]\m_axis_tdata_reg_reg[15]_1 ;
  input [0:0]s_axis_scle_tlast_int;
  input stage_2_in_axis_data_tready;
  input stage_1_out_axis_data_tvalid;
  input stage_1_out_axis_grid_tvalid;

  wire [0:0]Q;
  wire core_clk;
  wire \m_axis_tdata_reg[0]_i_1__14_n_0 ;
  wire \m_axis_tdata_reg[10]_i_1__14_n_0 ;
  wire \m_axis_tdata_reg[11]_i_1__13_n_0 ;
  wire \m_axis_tdata_reg[12]_i_1__13_n_0 ;
  wire \m_axis_tdata_reg[13]_i_1__14_n_0 ;
  wire \m_axis_tdata_reg[14]_i_1__13_n_0 ;
  wire \m_axis_tdata_reg[15]_i_1__14_n_0 ;
  wire \m_axis_tdata_reg[15]_i_2__13_n_0 ;
  wire \m_axis_tdata_reg[15]_i_3__2_n_0 ;
  wire \m_axis_tdata_reg[1]_i_1__14_n_0 ;
  wire \m_axis_tdata_reg[2]_i_1__14_n_0 ;
  wire \m_axis_tdata_reg[3]_i_1__14_n_0 ;
  wire \m_axis_tdata_reg[4]_i_1__14_n_0 ;
  wire \m_axis_tdata_reg[5]_i_1__14_n_0 ;
  wire \m_axis_tdata_reg[6]_i_1__14_n_0 ;
  wire \m_axis_tdata_reg[7]_i_1__14_n_0 ;
  wire \m_axis_tdata_reg[8]_i_1__14_n_0 ;
  wire \m_axis_tdata_reg[9]_i_1__14_n_0 ;
  wire \m_axis_tdata_reg_reg[0]_0 ;
  wire [15:0]\m_axis_tdata_reg_reg[15]_0 ;
  wire [15:0]\m_axis_tdata_reg_reg[15]_1 ;
  wire m_axis_tlast_reg_i_1__14_n_0;
  wire m_axis_tvalid_reg_i_1__15_n_0;
  wire m_axis_tvalid_reg_reg_0;
  wire [0:0]s_axis_scle_tlast_int;
  wire s_axis_tready_early;
  wire s_axis_tready_reg_reg_0;
  wire [15:0]stage_1_in_axis_scle_tdata;
  wire stage_1_in_axis_scle_tlast;
  wire stage_1_out_axis_data_tvalid;
  wire stage_1_out_axis_grid_tvalid;
  wire stage_1_out_axis_scle_tlast;
  wire stage_1_out_axis_scle_tvalid;
  wire stage_2_in_axis_data_tready;
  wire store_axis_input_to_temp;
  wire \temp_m_axis_tdata_reg_reg_n_0_[0] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[10] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[11] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[12] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[13] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[14] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[15] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[1] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[2] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[3] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[4] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[5] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[6] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[7] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[8] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[9] ;
  wire temp_m_axis_tlast_reg;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_i_1__17_n_0;
  wire temp_m_axis_tvalid_reg_reg_0;
  wire temp_m_axis_tvalid_reg_reg_1;

  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[0]_i_1__14 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [0]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [0]),
        .I3(\m_axis_tdata_reg[15]_i_3__2_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .O(\m_axis_tdata_reg[0]_i_1__14_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[10]_i_1__14 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [10]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [10]),
        .I3(\m_axis_tdata_reg[15]_i_3__2_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .O(\m_axis_tdata_reg[10]_i_1__14_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[11]_i_1__13 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [11]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [11]),
        .I3(\m_axis_tdata_reg[15]_i_3__2_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .O(\m_axis_tdata_reg[11]_i_1__13_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[12]_i_1__13 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [12]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [12]),
        .I3(\m_axis_tdata_reg[15]_i_3__2_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .O(\m_axis_tdata_reg[12]_i_1__13_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[13]_i_1__14 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [13]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [13]),
        .I3(\m_axis_tdata_reg[15]_i_3__2_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .O(\m_axis_tdata_reg[13]_i_1__14_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[14]_i_1__13 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [14]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [14]),
        .I3(\m_axis_tdata_reg[15]_i_3__2_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .O(\m_axis_tdata_reg[14]_i_1__13_n_0 ));
  LUT5 #(
    .INIT(32'hD555C000)) 
    \m_axis_tdata_reg[15]_i_1__14 
       (.I0(stage_1_out_axis_scle_tvalid),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_1_out_axis_data_tvalid),
        .I3(stage_1_out_axis_grid_tvalid),
        .I4(s_axis_tready_reg_reg_0),
        .O(\m_axis_tdata_reg[15]_i_1__14_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[15]_i_2__13 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [15]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [15]),
        .I3(\m_axis_tdata_reg[15]_i_3__2_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .O(\m_axis_tdata_reg[15]_i_2__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT5 #(
    .INIT(32'h8000AAAA)) 
    \m_axis_tdata_reg[15]_i_3__2 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(stage_1_out_axis_grid_tvalid),
        .I2(stage_1_out_axis_data_tvalid),
        .I3(stage_2_in_axis_data_tready),
        .I4(stage_1_out_axis_scle_tvalid),
        .O(\m_axis_tdata_reg[15]_i_3__2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[1]_i_1__14 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [1]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [1]),
        .I3(\m_axis_tdata_reg[15]_i_3__2_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .O(\m_axis_tdata_reg[1]_i_1__14_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[2]_i_1__14 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [2]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [2]),
        .I3(\m_axis_tdata_reg[15]_i_3__2_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .O(\m_axis_tdata_reg[2]_i_1__14_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[3]_i_1__14 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [3]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [3]),
        .I3(\m_axis_tdata_reg[15]_i_3__2_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .O(\m_axis_tdata_reg[3]_i_1__14_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[4]_i_1__14 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [4]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [4]),
        .I3(\m_axis_tdata_reg[15]_i_3__2_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .O(\m_axis_tdata_reg[4]_i_1__14_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[5]_i_1__14 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [5]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [5]),
        .I3(\m_axis_tdata_reg[15]_i_3__2_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .O(\m_axis_tdata_reg[5]_i_1__14_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[6]_i_1__14 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [6]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [6]),
        .I3(\m_axis_tdata_reg[15]_i_3__2_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .O(\m_axis_tdata_reg[6]_i_1__14_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[7]_i_1__14 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [7]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [7]),
        .I3(\m_axis_tdata_reg[15]_i_3__2_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .O(\m_axis_tdata_reg[7]_i_1__14_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[8]_i_1__14 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [8]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [8]),
        .I3(\m_axis_tdata_reg[15]_i_3__2_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .O(\m_axis_tdata_reg[8]_i_1__14_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[9]_i_1__14 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [9]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [9]),
        .I3(\m_axis_tdata_reg[15]_i_3__2_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .O(\m_axis_tdata_reg[9]_i_1__14_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__14_n_0 ),
        .D(\m_axis_tdata_reg[0]_i_1__14_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__14_n_0 ),
        .D(\m_axis_tdata_reg[10]_i_1__14_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__14_n_0 ),
        .D(\m_axis_tdata_reg[11]_i_1__13_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__14_n_0 ),
        .D(\m_axis_tdata_reg[12]_i_1__13_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__14_n_0 ),
        .D(\m_axis_tdata_reg[13]_i_1__14_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__14_n_0 ),
        .D(\m_axis_tdata_reg[14]_i_1__13_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__14_n_0 ),
        .D(\m_axis_tdata_reg[15]_i_2__13_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__14_n_0 ),
        .D(\m_axis_tdata_reg[1]_i_1__14_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__14_n_0 ),
        .D(\m_axis_tdata_reg[2]_i_1__14_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__14_n_0 ),
        .D(\m_axis_tdata_reg[3]_i_1__14_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__14_n_0 ),
        .D(\m_axis_tdata_reg[4]_i_1__14_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__14_n_0 ),
        .D(\m_axis_tdata_reg[5]_i_1__14_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__14_n_0 ),
        .D(\m_axis_tdata_reg[6]_i_1__14_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__14_n_0 ),
        .D(\m_axis_tdata_reg[7]_i_1__14_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__14_n_0 ),
        .D(\m_axis_tdata_reg[8]_i_1__14_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__14_n_0 ),
        .D(\m_axis_tdata_reg[9]_i_1__14_n_0 ),
        .Q(\m_axis_tdata_reg_reg[15]_0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEFE0)) 
    m_axis_tlast_reg_i_1__14
       (.I0(s_axis_scle_tlast_int),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg[15]_i_3__2_n_0 ),
        .I3(temp_m_axis_tlast_reg),
        .O(m_axis_tlast_reg_i_1__14_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__14_n_0 ),
        .D(m_axis_tlast_reg_i_1__14_n_0),
        .Q(stage_1_out_axis_scle_tlast),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h74FF7400)) 
    m_axis_tvalid_reg_i_1__15
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(s_axis_tready_reg_reg_0),
        .I2(temp_m_axis_tvalid_reg),
        .I3(\m_axis_tdata_reg[15]_i_1__14_n_0 ),
        .I4(stage_1_out_axis_scle_tvalid),
        .O(m_axis_tvalid_reg_i_1__15_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_reg_i_1__15_n_0),
        .Q(stage_1_out_axis_scle_tvalid),
        .R(Q));
  LUT6 #(
    .INIT(64'hFF45454545454545)) 
    s_axis_tready_reg_i_1__15
       (.I0(temp_m_axis_tvalid_reg),
        .I1(temp_m_axis_tvalid_reg_reg_0),
        .I2(stage_1_out_axis_scle_tvalid),
        .I3(stage_2_in_axis_data_tready),
        .I4(stage_1_out_axis_data_tvalid),
        .I5(stage_1_out_axis_grid_tvalid),
        .O(s_axis_tready_early));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_early),
        .Q(s_axis_tready_reg_reg_0),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[0]_i_1__6 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [0]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [0]),
        .O(stage_1_in_axis_scle_tdata[0]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[10]_i_1__6 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [10]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [10]),
        .O(stage_1_in_axis_scle_tdata[10]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[11]_i_1__5 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [11]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [11]),
        .O(stage_1_in_axis_scle_tdata[11]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[12]_i_1__5 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [12]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [12]),
        .O(stage_1_in_axis_scle_tdata[12]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[13]_i_1__6 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [13]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [13]),
        .O(stage_1_in_axis_scle_tdata[13]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[14]_i_1__5 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [14]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [14]),
        .O(stage_1_in_axis_scle_tdata[14]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[15]_i_1__15 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [15]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [15]),
        .O(stage_1_in_axis_scle_tdata[15]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[1]_i_1__6 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [1]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [1]),
        .O(stage_1_in_axis_scle_tdata[1]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[2]_i_1__6 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [2]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [2]),
        .O(stage_1_in_axis_scle_tdata[2]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[3]_i_1__6 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [3]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [3]),
        .O(stage_1_in_axis_scle_tdata[3]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[4]_i_1__6 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [4]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [4]),
        .O(stage_1_in_axis_scle_tdata[4]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[5]_i_1__6 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [5]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [5]),
        .O(stage_1_in_axis_scle_tdata[5]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[6]_i_1__6 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [6]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [6]),
        .O(stage_1_in_axis_scle_tdata[6]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[7]_i_1__6 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [7]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [7]),
        .O(stage_1_in_axis_scle_tdata[7]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[8]_i_1__6 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [8]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [8]),
        .O(stage_1_in_axis_scle_tdata[8]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[9]_i_1__6 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [9]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 [9]),
        .O(stage_1_in_axis_scle_tdata[9]));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(stage_1_in_axis_scle_tdata[0]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(stage_1_in_axis_scle_tdata[10]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(stage_1_in_axis_scle_tdata[11]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(stage_1_in_axis_scle_tdata[12]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(stage_1_in_axis_scle_tdata[13]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(stage_1_in_axis_scle_tdata[14]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(stage_1_in_axis_scle_tdata[15]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(stage_1_in_axis_scle_tdata[1]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(stage_1_in_axis_scle_tdata[2]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(stage_1_in_axis_scle_tdata[3]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(stage_1_in_axis_scle_tdata[4]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(stage_1_in_axis_scle_tdata[5]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(stage_1_in_axis_scle_tdata[6]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(stage_1_in_axis_scle_tdata[7]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(stage_1_in_axis_scle_tdata[8]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(stage_1_in_axis_scle_tdata[9]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h2AAA0000)) 
    temp_m_axis_tlast_reg_i_1__16
       (.I0(s_axis_tready_reg_reg_0),
        .I1(stage_1_out_axis_grid_tvalid),
        .I2(stage_1_out_axis_data_tvalid),
        .I3(stage_2_in_axis_data_tready),
        .I4(stage_1_out_axis_scle_tvalid),
        .O(store_axis_input_to_temp));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(stage_1_in_axis_scle_tlast),
        .Q(temp_m_axis_tlast_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF70F0400)) 
    temp_m_axis_tvalid_reg_i_1__17
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(stage_1_out_axis_scle_tvalid),
        .I2(temp_m_axis_tvalid_reg_reg_1),
        .I3(s_axis_tready_reg_reg_0),
        .I4(temp_m_axis_tvalid_reg),
        .O(temp_m_axis_tvalid_reg_i_1__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'h80)) 
    temp_m_axis_tvalid_reg_i_2__5
       (.I0(stage_1_out_axis_scle_tvalid),
        .I1(stage_1_out_axis_data_tvalid),
        .I2(stage_2_in_axis_data_tready),
        .O(m_axis_tvalid_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(temp_m_axis_tvalid_reg_i_1__17_n_0),
        .Q(temp_m_axis_tvalid_reg),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axis_register" *) 
module KanTop_KanAcceleratorWrapper_0_0_axis_register_5
   (m_axis_tvalid_reg_reg_0,
    tlast_transmitted_reg,
    full_reg_reg,
    intra_counter_reg0,
    in,
    core_clk,
    DOADO,
    \m_axis_tdata_reg_reg[0]_0 ,
    \m_axis_tdata_reg_reg[0]_1 ,
    \m_axis_tdata_reg_reg[1]_0 ,
    \m_axis_tdata_reg_reg[2]_0 ,
    \m_axis_tdata_reg_reg[3]_0 ,
    \m_axis_tdata_reg_reg[4]_0 ,
    \m_axis_tdata_reg_reg[5]_0 ,
    \m_axis_tdata_reg_reg[6]_0 ,
    \m_axis_tdata_reg_reg[7]_0 ,
    \m_axis_tdata_reg_reg[15]_0 ,
    \m_axis_tdata_reg_reg[8]_0 ,
    \m_axis_tdata_reg_reg[9]_0 ,
    \m_axis_tdata_reg_reg[10]_0 ,
    \m_axis_tdata_reg_reg[11]_0 ,
    \m_axis_tdata_reg_reg[12]_0 ,
    \m_axis_tdata_reg_reg[13]_0 ,
    \m_axis_tdata_reg_reg[14]_0 ,
    \m_axis_tdata_reg_reg[15]_1 ,
    tlast_transmitted_reg_reg,
    data_tlast_transmitted,
    Q,
    temp_m_axis_tlast_reg_reg_0,
    temp_m_axis_tlast_reg_reg_1,
    \intra_counter_reg_reg[0] ,
    m_axis_tlast_reg_reg_0,
    \int_ram_data_bram_rdack[0]_0 ,
    \int_ram_data_bram_rddata[0]_1 );
  output m_axis_tvalid_reg_reg_0;
  output tlast_transmitted_reg;
  output full_reg_reg;
  output intra_counter_reg0;
  output [16:0]in;
  input core_clk;
  input [7:0]DOADO;
  input \m_axis_tdata_reg_reg[0]_0 ;
  input \m_axis_tdata_reg_reg[0]_1 ;
  input \m_axis_tdata_reg_reg[1]_0 ;
  input \m_axis_tdata_reg_reg[2]_0 ;
  input \m_axis_tdata_reg_reg[3]_0 ;
  input \m_axis_tdata_reg_reg[4]_0 ;
  input \m_axis_tdata_reg_reg[5]_0 ;
  input \m_axis_tdata_reg_reg[6]_0 ;
  input \m_axis_tdata_reg_reg[7]_0 ;
  input [7:0]\m_axis_tdata_reg_reg[15]_0 ;
  input \m_axis_tdata_reg_reg[8]_0 ;
  input \m_axis_tdata_reg_reg[9]_0 ;
  input \m_axis_tdata_reg_reg[10]_0 ;
  input \m_axis_tdata_reg_reg[11]_0 ;
  input \m_axis_tdata_reg_reg[12]_0 ;
  input \m_axis_tdata_reg_reg[13]_0 ;
  input \m_axis_tdata_reg_reg[14]_0 ;
  input \m_axis_tdata_reg_reg[15]_1 ;
  input tlast_transmitted_reg_reg;
  input [0:0]data_tlast_transmitted;
  input [1:0]Q;
  input temp_m_axis_tlast_reg_reg_0;
  input temp_m_axis_tlast_reg_reg_1;
  input [0:0]\intra_counter_reg_reg[0] ;
  input [1:0]m_axis_tlast_reg_reg_0;
  input [0:0]\int_ram_data_bram_rdack[0]_0 ;
  input [15:0]\int_ram_data_bram_rddata[0]_1 ;

  wire [7:0]DOADO;
  wire [1:0]Q;
  wire core_clk;
  wire [0:0]data_tlast_transmitted;
  wire full_reg_reg;
  wire [16:0]in;
  wire [0:0]\int_ram_data_bram_rdack[0]_0 ;
  wire [15:0]\int_ram_data_bram_rddata[0]_1 ;
  wire intra_counter_reg0;
  wire [0:0]\intra_counter_reg_reg[0] ;
  wire loc_out_axis_tlast;
  wire \m_axis_tdata_reg[0]_i_1_n_0 ;
  wire \m_axis_tdata_reg[10]_i_1_n_0 ;
  wire \m_axis_tdata_reg[11]_i_1_n_0 ;
  wire \m_axis_tdata_reg[12]_i_1_n_0 ;
  wire \m_axis_tdata_reg[13]_i_1_n_0 ;
  wire \m_axis_tdata_reg[14]_i_1_n_0 ;
  wire \m_axis_tdata_reg[15]_i_1__1_n_0 ;
  wire \m_axis_tdata_reg[15]_i_2_n_0 ;
  wire \m_axis_tdata_reg[15]_i_3_n_0 ;
  wire \m_axis_tdata_reg[1]_i_1_n_0 ;
  wire \m_axis_tdata_reg[2]_i_1_n_0 ;
  wire \m_axis_tdata_reg[3]_i_1_n_0 ;
  wire \m_axis_tdata_reg[4]_i_1_n_0 ;
  wire \m_axis_tdata_reg[5]_i_1_n_0 ;
  wire \m_axis_tdata_reg[6]_i_1_n_0 ;
  wire \m_axis_tdata_reg[7]_i_1_n_0 ;
  wire \m_axis_tdata_reg[8]_i_1_n_0 ;
  wire \m_axis_tdata_reg[9]_i_1_n_0 ;
  wire \m_axis_tdata_reg_reg[0]_0 ;
  wire \m_axis_tdata_reg_reg[0]_1 ;
  wire \m_axis_tdata_reg_reg[10]_0 ;
  wire \m_axis_tdata_reg_reg[11]_0 ;
  wire \m_axis_tdata_reg_reg[12]_0 ;
  wire \m_axis_tdata_reg_reg[13]_0 ;
  wire \m_axis_tdata_reg_reg[14]_0 ;
  wire [7:0]\m_axis_tdata_reg_reg[15]_0 ;
  wire \m_axis_tdata_reg_reg[15]_1 ;
  wire \m_axis_tdata_reg_reg[1]_0 ;
  wire \m_axis_tdata_reg_reg[2]_0 ;
  wire \m_axis_tdata_reg_reg[3]_0 ;
  wire \m_axis_tdata_reg_reg[4]_0 ;
  wire \m_axis_tdata_reg_reg[5]_0 ;
  wire \m_axis_tdata_reg_reg[6]_0 ;
  wire \m_axis_tdata_reg_reg[7]_0 ;
  wire \m_axis_tdata_reg_reg[8]_0 ;
  wire \m_axis_tdata_reg_reg[9]_0 ;
  wire m_axis_tlast_reg_i_1__1__0_n_0;
  wire [1:0]m_axis_tlast_reg_reg_0;
  wire m_axis_tvalid_reg_i_1__1_n_0;
  wire m_axis_tvalid_reg_reg_0;
  wire rst0;
  wire s_axis_tready_reg_i_1__1_n_0;
  wire s_axis_tready_reg_reg_n_0;
  wire store_axis_input_to_temp;
  wire \temp_m_axis_tdata_reg_reg_n_0_[0] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[10] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[11] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[12] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[13] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[14] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[15] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[1] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[2] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[3] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[4] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[5] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[6] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[7] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[8] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[9] ;
  wire temp_m_axis_tlast_reg;
  wire temp_m_axis_tlast_reg_i_1__1_n_0;
  wire temp_m_axis_tlast_reg_reg_0;
  wire temp_m_axis_tlast_reg_reg_1;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_i_1__1_n_0;
  wire tlast_transmitted_reg;
  wire tlast_transmitted_reg_reg;

  LUT2 #(
    .INIT(4'h2)) 
    \data_reg_reg[2][0]_srl4_i_1 
       (.I0(m_axis_tvalid_reg_reg_0),
        .I1(temp_m_axis_tlast_reg_reg_0),
        .O(intra_counter_reg0));
  LUT2 #(
    .INIT(4'h2)) 
    \data_reg_reg[2][16]_srl4_i_1 
       (.I0(loc_out_axis_tlast),
        .I1(temp_m_axis_tlast_reg_reg_1),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT4 #(
    .INIT(16'h00B0)) 
    \intra_counter_reg[0]_i_1__1 
       (.I0(temp_m_axis_tlast_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(temp_m_axis_tlast_reg_reg_1),
        .I3(\intra_counter_reg_reg[0] ),
        .O(full_reg_reg));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[0]_i_1 
       (.I0(DOADO[0]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[0]_1 ),
        .I3(\m_axis_tdata_reg[15]_i_3_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .O(\m_axis_tdata_reg[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[10]_i_1 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [2]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[10]_0 ),
        .I3(\m_axis_tdata_reg[15]_i_3_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .O(\m_axis_tdata_reg[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[11]_i_1 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [3]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[11]_0 ),
        .I3(\m_axis_tdata_reg[15]_i_3_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .O(\m_axis_tdata_reg[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[12]_i_1 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [4]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[12]_0 ),
        .I3(\m_axis_tdata_reg[15]_i_3_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .O(\m_axis_tdata_reg[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[13]_i_1 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [5]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[13]_0 ),
        .I3(\m_axis_tdata_reg[15]_i_3_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .O(\m_axis_tdata_reg[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[14]_i_1 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [6]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[14]_0 ),
        .I3(\m_axis_tdata_reg[15]_i_3_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .O(\m_axis_tdata_reg[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h5703)) 
    \m_axis_tdata_reg[15]_i_1__1 
       (.I0(m_axis_tvalid_reg_reg_0),
        .I1(temp_m_axis_tlast_reg_reg_1),
        .I2(temp_m_axis_tlast_reg_reg_0),
        .I3(s_axis_tready_reg_reg_n_0),
        .O(\m_axis_tdata_reg[15]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[15]_i_2 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [7]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[15]_1 ),
        .I3(\m_axis_tdata_reg[15]_i_3_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .O(\m_axis_tdata_reg[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT4 #(
    .INIT(16'h02AA)) 
    \m_axis_tdata_reg[15]_i_3 
       (.I0(s_axis_tready_reg_reg_n_0),
        .I1(temp_m_axis_tlast_reg_reg_0),
        .I2(temp_m_axis_tlast_reg_reg_1),
        .I3(m_axis_tvalid_reg_reg_0),
        .O(\m_axis_tdata_reg[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[1]_i_1 
       (.I0(DOADO[1]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[1]_0 ),
        .I3(\m_axis_tdata_reg[15]_i_3_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .O(\m_axis_tdata_reg[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[2]_i_1 
       (.I0(DOADO[2]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[2]_0 ),
        .I3(\m_axis_tdata_reg[15]_i_3_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .O(\m_axis_tdata_reg[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[3]_i_1 
       (.I0(DOADO[3]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[3]_0 ),
        .I3(\m_axis_tdata_reg[15]_i_3_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .O(\m_axis_tdata_reg[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[4]_i_1 
       (.I0(DOADO[4]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[4]_0 ),
        .I3(\m_axis_tdata_reg[15]_i_3_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .O(\m_axis_tdata_reg[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[5]_i_1 
       (.I0(DOADO[5]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[5]_0 ),
        .I3(\m_axis_tdata_reg[15]_i_3_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .O(\m_axis_tdata_reg[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[6]_i_1 
       (.I0(DOADO[6]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[6]_0 ),
        .I3(\m_axis_tdata_reg[15]_i_3_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .O(\m_axis_tdata_reg[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[7]_i_1 
       (.I0(DOADO[7]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[7]_0 ),
        .I3(\m_axis_tdata_reg[15]_i_3_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .O(\m_axis_tdata_reg[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[8]_i_1 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [0]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[8]_0 ),
        .I3(\m_axis_tdata_reg[15]_i_3_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .O(\m_axis_tdata_reg[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \m_axis_tdata_reg[9]_i_1 
       (.I0(\m_axis_tdata_reg_reg[15]_0 [1]),
        .I1(\m_axis_tdata_reg_reg[0]_0 ),
        .I2(\m_axis_tdata_reg_reg[9]_0 ),
        .I3(\m_axis_tdata_reg[15]_i_3_n_0 ),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .O(\m_axis_tdata_reg[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__1_n_0 ),
        .D(\m_axis_tdata_reg[0]_i_1_n_0 ),
        .Q(in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__1_n_0 ),
        .D(\m_axis_tdata_reg[10]_i_1_n_0 ),
        .Q(in[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__1_n_0 ),
        .D(\m_axis_tdata_reg[11]_i_1_n_0 ),
        .Q(in[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__1_n_0 ),
        .D(\m_axis_tdata_reg[12]_i_1_n_0 ),
        .Q(in[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__1_n_0 ),
        .D(\m_axis_tdata_reg[13]_i_1_n_0 ),
        .Q(in[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__1_n_0 ),
        .D(\m_axis_tdata_reg[14]_i_1_n_0 ),
        .Q(in[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__1_n_0 ),
        .D(\m_axis_tdata_reg[15]_i_2_n_0 ),
        .Q(in[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__1_n_0 ),
        .D(\m_axis_tdata_reg[1]_i_1_n_0 ),
        .Q(in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__1_n_0 ),
        .D(\m_axis_tdata_reg[2]_i_1_n_0 ),
        .Q(in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__1_n_0 ),
        .D(\m_axis_tdata_reg[3]_i_1_n_0 ),
        .Q(in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__1_n_0 ),
        .D(\m_axis_tdata_reg[4]_i_1_n_0 ),
        .Q(in[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__1_n_0 ),
        .D(\m_axis_tdata_reg[5]_i_1_n_0 ),
        .Q(in[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__1_n_0 ),
        .D(\m_axis_tdata_reg[6]_i_1_n_0 ),
        .Q(in[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__1_n_0 ),
        .D(\m_axis_tdata_reg[7]_i_1_n_0 ),
        .Q(in[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__1_n_0 ),
        .D(\m_axis_tdata_reg[8]_i_1_n_0 ),
        .Q(in[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__1_n_0 ),
        .D(\m_axis_tdata_reg[9]_i_1_n_0 ),
        .Q(in[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    m_axis_tlast_reg_i_1__1__0
       (.I0(m_axis_tlast_reg_reg_0[1]),
        .I1(m_axis_tlast_reg_reg_0[0]),
        .I2(\m_axis_tdata_reg[15]_i_3_n_0 ),
        .I3(temp_m_axis_tlast_reg),
        .O(m_axis_tlast_reg_i_1__1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__1_n_0 ),
        .D(m_axis_tlast_reg_i_1__1__0_n_0),
        .Q(loc_out_axis_tlast),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    m_axis_tvalid_reg_i_1__1
       (.I0(m_axis_tvalid_reg_reg_0),
        .I1(\m_axis_tdata_reg[15]_i_1__1_n_0 ),
        .I2(temp_m_axis_tvalid_reg),
        .I3(s_axis_tready_reg_reg_n_0),
        .I4(\int_ram_data_bram_rdack[0]_0 ),
        .I5(rst0),
        .O(m_axis_tvalid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_reg_i_1__1_n_0),
        .Q(m_axis_tvalid_reg_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000070707FF)) 
    s_axis_tready_reg_i_1__1
       (.I0(\int_ram_data_bram_rdack[0]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(temp_m_axis_tvalid_reg),
        .I3(temp_m_axis_tlast_reg_reg_0),
        .I4(temp_m_axis_tlast_reg_reg_1),
        .I5(rst0),
        .O(s_axis_tready_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_reg_i_1__1_n_0),
        .Q(s_axis_tready_reg_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA800)) 
    \temp_m_axis_tdata_reg[15]_i_1__1 
       (.I0(s_axis_tready_reg_reg_n_0),
        .I1(temp_m_axis_tlast_reg_reg_0),
        .I2(temp_m_axis_tlast_reg_reg_1),
        .I3(m_axis_tvalid_reg_reg_0),
        .O(store_axis_input_to_temp));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\int_ram_data_bram_rddata[0]_1 [0]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\int_ram_data_bram_rddata[0]_1 [10]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\int_ram_data_bram_rddata[0]_1 [11]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\int_ram_data_bram_rddata[0]_1 [12]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\int_ram_data_bram_rddata[0]_1 [13]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\int_ram_data_bram_rddata[0]_1 [14]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\int_ram_data_bram_rddata[0]_1 [15]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\int_ram_data_bram_rddata[0]_1 [1]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\int_ram_data_bram_rddata[0]_1 [2]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\int_ram_data_bram_rddata[0]_1 [3]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\int_ram_data_bram_rddata[0]_1 [4]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\int_ram_data_bram_rddata[0]_1 [5]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\int_ram_data_bram_rddata[0]_1 [6]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\int_ram_data_bram_rddata[0]_1 [7]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\int_ram_data_bram_rddata[0]_1 [8]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\int_ram_data_bram_rddata[0]_1 [9]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    temp_m_axis_tlast_reg_i_1__1
       (.I0(m_axis_tlast_reg_reg_0[1]),
        .I1(m_axis_tlast_reg_reg_0[0]),
        .O(temp_m_axis_tlast_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(temp_m_axis_tlast_reg_i_1__1_n_0),
        .Q(temp_m_axis_tlast_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000008E8A828A)) 
    temp_m_axis_tvalid_reg_i_1__1
       (.I0(temp_m_axis_tvalid_reg),
        .I1(s_axis_tready_reg_reg_n_0),
        .I2(tlast_transmitted_reg_reg),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(\int_ram_data_bram_rdack[0]_0 ),
        .I5(rst0),
        .O(temp_m_axis_tvalid_reg_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    temp_m_axis_tvalid_reg_i_2__1
       (.I0(\intra_counter_reg_reg[0] ),
        .I1(m_axis_tlast_reg_reg_0[1]),
        .I2(m_axis_tlast_reg_reg_0[0]),
        .O(rst0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(temp_m_axis_tvalid_reg_i_1__1_n_0),
        .Q(temp_m_axis_tvalid_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF80000000000000)) 
    tlast_transmitted_reg_i_1__1
       (.I0(loc_out_axis_tlast),
        .I1(tlast_transmitted_reg_reg),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(data_tlast_transmitted),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(tlast_transmitted_reg));
endmodule

(* ORIG_REF_NAME = "axis_register" *) 
module KanTop_KanAcceleratorWrapper_0_0_axis_register_64
   (s_axis_tready_reg_reg_0,
    int_aps_wght_m_axis_tlast,
    m_axis_tvalid_reg_reg_0,
    temp_m_axis_tvalid_reg_13,
    S,
    int_aps_wght_m_axis_tdata,
    Q,
    s_axis_tready_early_26,
    core_clk,
    s_axis_tlast_int_27,
    \m_axis_tdata_reg_reg[0]_0 ,
    generate_tlast0_carry__0,
    generate_tlast0_carry__0_0,
    CO,
    p_4_in,
    int_spl_wght_m_axis_tlast,
    \temp_m_axis_tdata_reg_reg[15]_0 ,
    s_axis_t_tready_int_46,
    store_u_47,
    generate_tlast0_carry__0_1,
    generate_tlast0_carry__0_2,
    s_axis_tvalid_int__0_54);
  output s_axis_tready_reg_reg_0;
  output [0:0]int_aps_wght_m_axis_tlast;
  output m_axis_tvalid_reg_reg_0;
  output temp_m_axis_tvalid_reg_13;
  output [2:0]S;
  output [15:0]int_aps_wght_m_axis_tdata;
  input [0:0]Q;
  input s_axis_tready_early_26;
  input core_clk;
  input s_axis_tlast_int_27;
  input [0:0]\m_axis_tdata_reg_reg[0]_0 ;
  input [6:0]generate_tlast0_carry__0;
  input [1:0]generate_tlast0_carry__0_0;
  input [0:0]CO;
  input p_4_in;
  input [0:0]int_spl_wght_m_axis_tlast;
  input [15:0]\temp_m_axis_tdata_reg_reg[15]_0 ;
  input s_axis_t_tready_int_46;
  input store_u_47;
  input [3:0]generate_tlast0_carry__0_1;
  input [0:0]generate_tlast0_carry__0_2;
  input s_axis_tvalid_int__0_54;

  wire [0:0]CO;
  wire [0:0]Q;
  wire [2:0]S;
  wire core_clk;
  wire [6:0]generate_tlast0_carry__0;
  wire [1:0]generate_tlast0_carry__0_0;
  wire [3:0]generate_tlast0_carry__0_1;
  wire [0:0]generate_tlast0_carry__0_2;
  wire [15:0]int_aps_wght_m_axis_tdata;
  wire [0:0]int_aps_wght_m_axis_tlast;
  wire [0:0]int_spl_wght_m_axis_tlast;
  wire \m_axis_tdata_reg[0]_i_1__10_n_0 ;
  wire \m_axis_tdata_reg[10]_i_1__10_n_0 ;
  wire \m_axis_tdata_reg[11]_i_1__10_n_0 ;
  wire \m_axis_tdata_reg[12]_i_1__10_n_0 ;
  wire \m_axis_tdata_reg[13]_i_1__10_n_0 ;
  wire \m_axis_tdata_reg[14]_i_1__10_n_0 ;
  wire \m_axis_tdata_reg[15]_i_2__10_n_0 ;
  wire \m_axis_tdata_reg[1]_i_1__10_n_0 ;
  wire \m_axis_tdata_reg[2]_i_1__10_n_0 ;
  wire \m_axis_tdata_reg[3]_i_1__10_n_0 ;
  wire \m_axis_tdata_reg[4]_i_1__10_n_0 ;
  wire \m_axis_tdata_reg[5]_i_1__10_n_0 ;
  wire \m_axis_tdata_reg[6]_i_1__10_n_0 ;
  wire \m_axis_tdata_reg[7]_i_1__10_n_0 ;
  wire \m_axis_tdata_reg[8]_i_1__10_n_0 ;
  wire \m_axis_tdata_reg[9]_i_1__10_n_0 ;
  wire [0:0]\m_axis_tdata_reg_reg[0]_0 ;
  wire m_axis_tlast_reg_i_1__10_n_0;
  wire m_axis_tvalid_reg_i_1__11_n_0;
  wire m_axis_tvalid_reg_reg_0;
  wire p_4_in;
  wire s_axis_t_tready_int_46;
  wire s_axis_tlast_int_27;
  wire s_axis_tready_early_26;
  wire s_axis_tready_reg_reg_0;
  wire s_axis_tvalid_int__0_54;
  wire store_axis_input_to_output;
  wire store_axis_input_to_temp;
  wire store_u_47;
  wire [15:0]\temp_m_axis_tdata_reg_reg[15]_0 ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[0] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[10] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[11] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[12] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[13] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[14] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[15] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[1] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[2] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[3] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[4] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[5] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[6] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[7] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[8] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[9] ;
  wire temp_m_axis_tlast_reg;
  wire temp_m_axis_tvalid_reg_13;
  wire temp_m_axis_tvalid_reg_i_1__11_n_0;

  LUT2 #(
    .INIT(4'h9)) 
    generate_tlast0_carry__0_i_1__6
       (.I0(generate_tlast0_carry__0[6]),
        .I1(generate_tlast0_carry__0_0[1]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    generate_tlast0_carry__0_i_2__6
       (.I0(generate_tlast0_carry__0_1[3]),
        .I1(generate_tlast0_carry__0[4]),
        .I2(generate_tlast0_carry__0_1[2]),
        .I3(generate_tlast0_carry__0[3]),
        .I4(generate_tlast0_carry__0[5]),
        .I5(generate_tlast0_carry__0_0[0]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    generate_tlast0_carry__0_i_3__6
       (.I0(generate_tlast0_carry__0_1[0]),
        .I1(generate_tlast0_carry__0[1]),
        .I2(generate_tlast0_carry__0_2),
        .I3(generate_tlast0_carry__0[0]),
        .I4(generate_tlast0_carry__0[2]),
        .I5(generate_tlast0_carry__0_1[1]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[0]_i_1__10 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [0]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_46),
        .I4(store_u_47),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .O(\m_axis_tdata_reg[0]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[10]_i_1__10 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [10]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_46),
        .I4(store_u_47),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .O(\m_axis_tdata_reg[10]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[11]_i_1__10 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [11]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_46),
        .I4(store_u_47),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .O(\m_axis_tdata_reg[11]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[12]_i_1__10 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [12]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_46),
        .I4(store_u_47),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .O(\m_axis_tdata_reg[12]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[13]_i_1__10 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [13]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_46),
        .I4(store_u_47),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .O(\m_axis_tdata_reg[13]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[14]_i_1__10 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [14]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_46),
        .I4(store_u_47),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .O(\m_axis_tdata_reg[14]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[15]_i_2__10 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [15]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_46),
        .I4(store_u_47),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .O(\m_axis_tdata_reg[15]_i_2__10_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[1]_i_1__10 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [1]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_46),
        .I4(store_u_47),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .O(\m_axis_tdata_reg[1]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[2]_i_1__10 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [2]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_46),
        .I4(store_u_47),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .O(\m_axis_tdata_reg[2]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[3]_i_1__10 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [3]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_46),
        .I4(store_u_47),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .O(\m_axis_tdata_reg[3]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[4]_i_1__10 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [4]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_46),
        .I4(store_u_47),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .O(\m_axis_tdata_reg[4]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[5]_i_1__10 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [5]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_46),
        .I4(store_u_47),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .O(\m_axis_tdata_reg[5]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[6]_i_1__10 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [6]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_46),
        .I4(store_u_47),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .O(\m_axis_tdata_reg[6]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[7]_i_1__10 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [7]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_46),
        .I4(store_u_47),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .O(\m_axis_tdata_reg[7]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[8]_i_1__10 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [8]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_46),
        .I4(store_u_47),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .O(\m_axis_tdata_reg[8]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[9]_i_1__10 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [9]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_46),
        .I4(store_u_47),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .O(\m_axis_tdata_reg[9]_i_1__10_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[0]_i_1__10_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[10]_i_1__10_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[11]_i_1__10_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[12]_i_1__10_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[13]_i_1__10_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[14]_i_1__10_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[15]_i_2__10_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[1]_i_1__10_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[2]_i_1__10_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[3]_i_1__10_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[4]_i_1__10_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[5]_i_1__10_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[6]_i_1__10_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[7]_i_1__10_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[8]_i_1__10_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[9]_i_1__10_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF8FFF800)) 
    m_axis_tlast_reg_i_1__10
       (.I0(CO),
        .I1(p_4_in),
        .I2(int_spl_wght_m_axis_tlast),
        .I3(store_axis_input_to_output),
        .I4(temp_m_axis_tlast_reg),
        .O(m_axis_tlast_reg_i_1__10_n_0));
  LUT4 #(
    .INIT(16'hA222)) 
    m_axis_tlast_reg_i_2__8
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int_46),
        .I3(store_u_47),
        .O(store_axis_input_to_output));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(m_axis_tlast_reg_i_1__10_n_0),
        .Q(int_aps_wght_m_axis_tlast),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAACCFAF0FAF0FAF0)) 
    m_axis_tvalid_reg_i_1__11
       (.I0(s_axis_tvalid_int__0_54),
        .I1(temp_m_axis_tvalid_reg_13),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_tready_reg_reg_0),
        .I4(s_axis_t_tready_int_46),
        .I5(store_u_47),
        .O(m_axis_tvalid_reg_i_1__11_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_reg_i_1__11_n_0),
        .Q(m_axis_tvalid_reg_reg_0),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_early_26),
        .Q(s_axis_tready_reg_reg_0),
        .R(Q));
  LUT4 #(
    .INIT(16'h0888)) 
    \temp_m_axis_tdata_reg[15]_i_1__12 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int_46),
        .I3(store_u_47),
        .O(store_axis_input_to_temp));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [0]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [10]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [11]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [12]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [13]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [14]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [15]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [1]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [2]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [3]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [4]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [5]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [6]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [7]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [8]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [9]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(s_axis_tlast_int_27),
        .Q(temp_m_axis_tlast_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0BFBFBF00808080)) 
    temp_m_axis_tvalid_reg_i_1__11
       (.I0(s_axis_tvalid_int__0_54),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(s_axis_t_tready_int_46),
        .I4(store_u_47),
        .I5(temp_m_axis_tvalid_reg_13),
        .O(temp_m_axis_tvalid_reg_i_1__11_n_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(temp_m_axis_tvalid_reg_i_1__11_n_0),
        .Q(temp_m_axis_tvalid_reg_13),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axis_register" *) 
module KanTop_KanAcceleratorWrapper_0_0_axis_register_65
   (s_axis_tready_reg_reg_0,
    int_aps_wght_m_axis_tlast,
    m_axis_tvalid_reg_reg_0,
    temp_m_axis_tvalid_reg_12,
    S,
    int_aps_wght_m_axis_tdata,
    Q,
    s_axis_tready_early_24,
    core_clk,
    s_axis_tlast_int_25,
    \m_axis_tdata_reg_reg[0]_0 ,
    generate_tlast0_carry__0,
    generate_tlast0_carry__0_0,
    CO,
    p_4_in_28,
    int_spl_wght_m_axis_tlast,
    \temp_m_axis_tdata_reg_reg[15]_0 ,
    s_axis_t_tready_int_44,
    store_u_45,
    generate_tlast0_carry__0_1,
    generate_tlast0_carry__0_2,
    s_axis_tvalid_int__0_53);
  output s_axis_tready_reg_reg_0;
  output [0:0]int_aps_wght_m_axis_tlast;
  output m_axis_tvalid_reg_reg_0;
  output temp_m_axis_tvalid_reg_12;
  output [2:0]S;
  output [15:0]int_aps_wght_m_axis_tdata;
  input [0:0]Q;
  input s_axis_tready_early_24;
  input core_clk;
  input s_axis_tlast_int_25;
  input [0:0]\m_axis_tdata_reg_reg[0]_0 ;
  input [6:0]generate_tlast0_carry__0;
  input [1:0]generate_tlast0_carry__0_0;
  input [0:0]CO;
  input p_4_in_28;
  input [0:0]int_spl_wght_m_axis_tlast;
  input [15:0]\temp_m_axis_tdata_reg_reg[15]_0 ;
  input s_axis_t_tready_int_44;
  input store_u_45;
  input [3:0]generate_tlast0_carry__0_1;
  input [0:0]generate_tlast0_carry__0_2;
  input s_axis_tvalid_int__0_53;

  wire [0:0]CO;
  wire [0:0]Q;
  wire [2:0]S;
  wire core_clk;
  wire [6:0]generate_tlast0_carry__0;
  wire [1:0]generate_tlast0_carry__0_0;
  wire [3:0]generate_tlast0_carry__0_1;
  wire [0:0]generate_tlast0_carry__0_2;
  wire [15:0]int_aps_wght_m_axis_tdata;
  wire [0:0]int_aps_wght_m_axis_tlast;
  wire [0:0]int_spl_wght_m_axis_tlast;
  wire \m_axis_tdata_reg[0]_i_1__9_n_0 ;
  wire \m_axis_tdata_reg[10]_i_1__9_n_0 ;
  wire \m_axis_tdata_reg[11]_i_1__9_n_0 ;
  wire \m_axis_tdata_reg[12]_i_1__9_n_0 ;
  wire \m_axis_tdata_reg[13]_i_1__9_n_0 ;
  wire \m_axis_tdata_reg[14]_i_1__9_n_0 ;
  wire \m_axis_tdata_reg[15]_i_2__9_n_0 ;
  wire \m_axis_tdata_reg[1]_i_1__9_n_0 ;
  wire \m_axis_tdata_reg[2]_i_1__9_n_0 ;
  wire \m_axis_tdata_reg[3]_i_1__9_n_0 ;
  wire \m_axis_tdata_reg[4]_i_1__9_n_0 ;
  wire \m_axis_tdata_reg[5]_i_1__9_n_0 ;
  wire \m_axis_tdata_reg[6]_i_1__9_n_0 ;
  wire \m_axis_tdata_reg[7]_i_1__9_n_0 ;
  wire \m_axis_tdata_reg[8]_i_1__9_n_0 ;
  wire \m_axis_tdata_reg[9]_i_1__9_n_0 ;
  wire [0:0]\m_axis_tdata_reg_reg[0]_0 ;
  wire m_axis_tlast_reg_i_1__9_n_0;
  wire m_axis_tvalid_reg_i_1__10_n_0;
  wire m_axis_tvalid_reg_reg_0;
  wire p_4_in_28;
  wire s_axis_t_tready_int_44;
  wire s_axis_tlast_int_25;
  wire s_axis_tready_early_24;
  wire s_axis_tready_reg_reg_0;
  wire s_axis_tvalid_int__0_53;
  wire store_axis_input_to_output;
  wire store_axis_input_to_temp;
  wire store_u_45;
  wire [15:0]\temp_m_axis_tdata_reg_reg[15]_0 ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[0] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[10] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[11] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[12] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[13] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[14] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[15] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[1] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[2] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[3] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[4] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[5] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[6] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[7] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[8] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[9] ;
  wire temp_m_axis_tlast_reg;
  wire temp_m_axis_tvalid_reg_12;
  wire temp_m_axis_tvalid_reg_i_1__10_n_0;

  LUT2 #(
    .INIT(4'h9)) 
    generate_tlast0_carry__0_i_1__5
       (.I0(generate_tlast0_carry__0[6]),
        .I1(generate_tlast0_carry__0_0[1]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    generate_tlast0_carry__0_i_2__5
       (.I0(generate_tlast0_carry__0_1[3]),
        .I1(generate_tlast0_carry__0[4]),
        .I2(generate_tlast0_carry__0_1[2]),
        .I3(generate_tlast0_carry__0[3]),
        .I4(generate_tlast0_carry__0[5]),
        .I5(generate_tlast0_carry__0_0[0]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    generate_tlast0_carry__0_i_3__5
       (.I0(generate_tlast0_carry__0_1[0]),
        .I1(generate_tlast0_carry__0[1]),
        .I2(generate_tlast0_carry__0_2),
        .I3(generate_tlast0_carry__0[0]),
        .I4(generate_tlast0_carry__0[2]),
        .I5(generate_tlast0_carry__0_1[1]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[0]_i_1__9 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [0]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_44),
        .I4(store_u_45),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .O(\m_axis_tdata_reg[0]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[10]_i_1__9 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [10]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_44),
        .I4(store_u_45),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .O(\m_axis_tdata_reg[10]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[11]_i_1__9 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [11]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_44),
        .I4(store_u_45),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .O(\m_axis_tdata_reg[11]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[12]_i_1__9 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [12]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_44),
        .I4(store_u_45),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .O(\m_axis_tdata_reg[12]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[13]_i_1__9 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [13]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_44),
        .I4(store_u_45),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .O(\m_axis_tdata_reg[13]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[14]_i_1__9 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [14]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_44),
        .I4(store_u_45),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .O(\m_axis_tdata_reg[14]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[15]_i_2__9 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [15]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_44),
        .I4(store_u_45),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .O(\m_axis_tdata_reg[15]_i_2__9_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[1]_i_1__9 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [1]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_44),
        .I4(store_u_45),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .O(\m_axis_tdata_reg[1]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[2]_i_1__9 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [2]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_44),
        .I4(store_u_45),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .O(\m_axis_tdata_reg[2]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[3]_i_1__9 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [3]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_44),
        .I4(store_u_45),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .O(\m_axis_tdata_reg[3]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[4]_i_1__9 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [4]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_44),
        .I4(store_u_45),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .O(\m_axis_tdata_reg[4]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[5]_i_1__9 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [5]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_44),
        .I4(store_u_45),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .O(\m_axis_tdata_reg[5]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[6]_i_1__9 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [6]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_44),
        .I4(store_u_45),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .O(\m_axis_tdata_reg[6]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[7]_i_1__9 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [7]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_44),
        .I4(store_u_45),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .O(\m_axis_tdata_reg[7]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[8]_i_1__9 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [8]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_44),
        .I4(store_u_45),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .O(\m_axis_tdata_reg[8]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[9]_i_1__9 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [9]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_44),
        .I4(store_u_45),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .O(\m_axis_tdata_reg[9]_i_1__9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[0]_i_1__9_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[10]_i_1__9_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[11]_i_1__9_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[12]_i_1__9_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[13]_i_1__9_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[14]_i_1__9_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[15]_i_2__9_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[1]_i_1__9_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[2]_i_1__9_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[3]_i_1__9_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[4]_i_1__9_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[5]_i_1__9_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[6]_i_1__9_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[7]_i_1__9_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[8]_i_1__9_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[9]_i_1__9_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF8FFF800)) 
    m_axis_tlast_reg_i_1__9
       (.I0(CO),
        .I1(p_4_in_28),
        .I2(int_spl_wght_m_axis_tlast),
        .I3(store_axis_input_to_output),
        .I4(temp_m_axis_tlast_reg),
        .O(m_axis_tlast_reg_i_1__9_n_0));
  LUT4 #(
    .INIT(16'hA222)) 
    m_axis_tlast_reg_i_2__7
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int_44),
        .I3(store_u_45),
        .O(store_axis_input_to_output));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(m_axis_tlast_reg_i_1__9_n_0),
        .Q(int_aps_wght_m_axis_tlast),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAACCFAF0FAF0FAF0)) 
    m_axis_tvalid_reg_i_1__10
       (.I0(s_axis_tvalid_int__0_53),
        .I1(temp_m_axis_tvalid_reg_12),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_tready_reg_reg_0),
        .I4(s_axis_t_tready_int_44),
        .I5(store_u_45),
        .O(m_axis_tvalid_reg_i_1__10_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_reg_i_1__10_n_0),
        .Q(m_axis_tvalid_reg_reg_0),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_early_24),
        .Q(s_axis_tready_reg_reg_0),
        .R(Q));
  LUT4 #(
    .INIT(16'h0888)) 
    \temp_m_axis_tdata_reg[15]_i_1__11 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int_44),
        .I3(store_u_45),
        .O(store_axis_input_to_temp));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [0]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [10]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [11]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [12]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [13]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [14]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [15]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [1]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [2]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [3]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [4]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [5]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [6]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [7]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [8]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [9]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(s_axis_tlast_int_25),
        .Q(temp_m_axis_tlast_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0BFBFBF00808080)) 
    temp_m_axis_tvalid_reg_i_1__10
       (.I0(s_axis_tvalid_int__0_53),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(s_axis_t_tready_int_44),
        .I4(store_u_45),
        .I5(temp_m_axis_tvalid_reg_12),
        .O(temp_m_axis_tvalid_reg_i_1__10_n_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(temp_m_axis_tvalid_reg_i_1__10_n_0),
        .Q(temp_m_axis_tvalid_reg_12),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axis_register" *) 
module KanTop_KanAcceleratorWrapper_0_0_axis_register_66
   (s_axis_tready_reg_reg_0,
    int_aps_wght_m_axis_tlast,
    m_axis_tvalid_reg_reg_0,
    temp_m_axis_tvalid_reg_11,
    S,
    int_aps_wght_m_axis_tdata,
    Q,
    s_axis_tready_early_22,
    core_clk,
    s_axis_tlast_int_23,
    \m_axis_tdata_reg_reg[0]_0 ,
    generate_tlast0_carry__0,
    generate_tlast0_carry__0_0,
    CO,
    p_4_in_29,
    int_spl_wght_m_axis_tlast,
    \temp_m_axis_tdata_reg_reg[15]_0 ,
    s_axis_t_tready_int_42,
    store_u_43,
    generate_tlast0_carry__0_1,
    generate_tlast0_carry__0_2,
    s_axis_tvalid_int__0_52);
  output s_axis_tready_reg_reg_0;
  output [0:0]int_aps_wght_m_axis_tlast;
  output m_axis_tvalid_reg_reg_0;
  output temp_m_axis_tvalid_reg_11;
  output [2:0]S;
  output [15:0]int_aps_wght_m_axis_tdata;
  input [0:0]Q;
  input s_axis_tready_early_22;
  input core_clk;
  input s_axis_tlast_int_23;
  input [0:0]\m_axis_tdata_reg_reg[0]_0 ;
  input [6:0]generate_tlast0_carry__0;
  input [1:0]generate_tlast0_carry__0_0;
  input [0:0]CO;
  input p_4_in_29;
  input [0:0]int_spl_wght_m_axis_tlast;
  input [15:0]\temp_m_axis_tdata_reg_reg[15]_0 ;
  input s_axis_t_tready_int_42;
  input store_u_43;
  input [3:0]generate_tlast0_carry__0_1;
  input [0:0]generate_tlast0_carry__0_2;
  input s_axis_tvalid_int__0_52;

  wire [0:0]CO;
  wire [0:0]Q;
  wire [2:0]S;
  wire core_clk;
  wire [6:0]generate_tlast0_carry__0;
  wire [1:0]generate_tlast0_carry__0_0;
  wire [3:0]generate_tlast0_carry__0_1;
  wire [0:0]generate_tlast0_carry__0_2;
  wire [15:0]int_aps_wght_m_axis_tdata;
  wire [0:0]int_aps_wght_m_axis_tlast;
  wire [0:0]int_spl_wght_m_axis_tlast;
  wire \m_axis_tdata_reg[0]_i_1__8_n_0 ;
  wire \m_axis_tdata_reg[10]_i_1__8_n_0 ;
  wire \m_axis_tdata_reg[11]_i_1__8_n_0 ;
  wire \m_axis_tdata_reg[12]_i_1__8_n_0 ;
  wire \m_axis_tdata_reg[13]_i_1__8_n_0 ;
  wire \m_axis_tdata_reg[14]_i_1__8_n_0 ;
  wire \m_axis_tdata_reg[15]_i_2__8_n_0 ;
  wire \m_axis_tdata_reg[1]_i_1__8_n_0 ;
  wire \m_axis_tdata_reg[2]_i_1__8_n_0 ;
  wire \m_axis_tdata_reg[3]_i_1__8_n_0 ;
  wire \m_axis_tdata_reg[4]_i_1__8_n_0 ;
  wire \m_axis_tdata_reg[5]_i_1__8_n_0 ;
  wire \m_axis_tdata_reg[6]_i_1__8_n_0 ;
  wire \m_axis_tdata_reg[7]_i_1__8_n_0 ;
  wire \m_axis_tdata_reg[8]_i_1__8_n_0 ;
  wire \m_axis_tdata_reg[9]_i_1__8_n_0 ;
  wire [0:0]\m_axis_tdata_reg_reg[0]_0 ;
  wire m_axis_tlast_reg_i_1__8_n_0;
  wire m_axis_tvalid_reg_i_1__9_n_0;
  wire m_axis_tvalid_reg_reg_0;
  wire p_4_in_29;
  wire s_axis_t_tready_int_42;
  wire s_axis_tlast_int_23;
  wire s_axis_tready_early_22;
  wire s_axis_tready_reg_reg_0;
  wire s_axis_tvalid_int__0_52;
  wire store_axis_input_to_output;
  wire store_axis_input_to_temp;
  wire store_u_43;
  wire [15:0]\temp_m_axis_tdata_reg_reg[15]_0 ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[0] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[10] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[11] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[12] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[13] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[14] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[15] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[1] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[2] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[3] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[4] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[5] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[6] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[7] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[8] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[9] ;
  wire temp_m_axis_tlast_reg;
  wire temp_m_axis_tvalid_reg_11;
  wire temp_m_axis_tvalid_reg_i_1__9_n_0;

  LUT2 #(
    .INIT(4'h9)) 
    generate_tlast0_carry__0_i_1__4
       (.I0(generate_tlast0_carry__0[6]),
        .I1(generate_tlast0_carry__0_0[1]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    generate_tlast0_carry__0_i_2__4
       (.I0(generate_tlast0_carry__0_1[3]),
        .I1(generate_tlast0_carry__0[4]),
        .I2(generate_tlast0_carry__0_1[2]),
        .I3(generate_tlast0_carry__0[3]),
        .I4(generate_tlast0_carry__0[5]),
        .I5(generate_tlast0_carry__0_0[0]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    generate_tlast0_carry__0_i_3__4
       (.I0(generate_tlast0_carry__0_1[0]),
        .I1(generate_tlast0_carry__0[1]),
        .I2(generate_tlast0_carry__0_2),
        .I3(generate_tlast0_carry__0[0]),
        .I4(generate_tlast0_carry__0[2]),
        .I5(generate_tlast0_carry__0_1[1]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[0]_i_1__8 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [0]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_42),
        .I4(store_u_43),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .O(\m_axis_tdata_reg[0]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[10]_i_1__8 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [10]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_42),
        .I4(store_u_43),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .O(\m_axis_tdata_reg[10]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[11]_i_1__8 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [11]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_42),
        .I4(store_u_43),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .O(\m_axis_tdata_reg[11]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[12]_i_1__8 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [12]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_42),
        .I4(store_u_43),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .O(\m_axis_tdata_reg[12]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[13]_i_1__8 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [13]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_42),
        .I4(store_u_43),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .O(\m_axis_tdata_reg[13]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[14]_i_1__8 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [14]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_42),
        .I4(store_u_43),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .O(\m_axis_tdata_reg[14]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[15]_i_2__8 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [15]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_42),
        .I4(store_u_43),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .O(\m_axis_tdata_reg[15]_i_2__8_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[1]_i_1__8 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [1]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_42),
        .I4(store_u_43),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .O(\m_axis_tdata_reg[1]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[2]_i_1__8 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [2]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_42),
        .I4(store_u_43),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .O(\m_axis_tdata_reg[2]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[3]_i_1__8 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [3]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_42),
        .I4(store_u_43),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .O(\m_axis_tdata_reg[3]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[4]_i_1__8 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [4]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_42),
        .I4(store_u_43),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .O(\m_axis_tdata_reg[4]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[5]_i_1__8 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [5]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_42),
        .I4(store_u_43),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .O(\m_axis_tdata_reg[5]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[6]_i_1__8 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [6]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_42),
        .I4(store_u_43),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .O(\m_axis_tdata_reg[6]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[7]_i_1__8 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [7]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_42),
        .I4(store_u_43),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .O(\m_axis_tdata_reg[7]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[8]_i_1__8 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [8]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_42),
        .I4(store_u_43),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .O(\m_axis_tdata_reg[8]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[9]_i_1__8 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [9]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_42),
        .I4(store_u_43),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .O(\m_axis_tdata_reg[9]_i_1__8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[0]_i_1__8_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[10]_i_1__8_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[11]_i_1__8_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[12]_i_1__8_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[13]_i_1__8_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[14]_i_1__8_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[15]_i_2__8_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[1]_i_1__8_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[2]_i_1__8_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[3]_i_1__8_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[4]_i_1__8_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[5]_i_1__8_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[6]_i_1__8_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[7]_i_1__8_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[8]_i_1__8_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[9]_i_1__8_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF8FFF800)) 
    m_axis_tlast_reg_i_1__8
       (.I0(CO),
        .I1(p_4_in_29),
        .I2(int_spl_wght_m_axis_tlast),
        .I3(store_axis_input_to_output),
        .I4(temp_m_axis_tlast_reg),
        .O(m_axis_tlast_reg_i_1__8_n_0));
  LUT4 #(
    .INIT(16'hA222)) 
    m_axis_tlast_reg_i_2__6
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int_42),
        .I3(store_u_43),
        .O(store_axis_input_to_output));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(m_axis_tlast_reg_i_1__8_n_0),
        .Q(int_aps_wght_m_axis_tlast),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAACCFAF0FAF0FAF0)) 
    m_axis_tvalid_reg_i_1__9
       (.I0(s_axis_tvalid_int__0_52),
        .I1(temp_m_axis_tvalid_reg_11),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_tready_reg_reg_0),
        .I4(s_axis_t_tready_int_42),
        .I5(store_u_43),
        .O(m_axis_tvalid_reg_i_1__9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_reg_i_1__9_n_0),
        .Q(m_axis_tvalid_reg_reg_0),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_early_22),
        .Q(s_axis_tready_reg_reg_0),
        .R(Q));
  LUT4 #(
    .INIT(16'h0888)) 
    \temp_m_axis_tdata_reg[15]_i_1__10 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int_42),
        .I3(store_u_43),
        .O(store_axis_input_to_temp));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [0]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [10]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [11]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [12]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [13]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [14]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [15]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [1]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [2]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [3]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [4]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [5]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [6]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [7]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [8]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [9]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(s_axis_tlast_int_23),
        .Q(temp_m_axis_tlast_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0BFBFBF00808080)) 
    temp_m_axis_tvalid_reg_i_1__9
       (.I0(s_axis_tvalid_int__0_52),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(s_axis_t_tready_int_42),
        .I4(store_u_43),
        .I5(temp_m_axis_tvalid_reg_11),
        .O(temp_m_axis_tvalid_reg_i_1__9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(temp_m_axis_tvalid_reg_i_1__9_n_0),
        .Q(temp_m_axis_tvalid_reg_11),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axis_register" *) 
module KanTop_KanAcceleratorWrapper_0_0_axis_register_67
   (s_axis_tready_reg_reg_0,
    int_aps_wght_m_axis_tlast,
    m_axis_tvalid_reg_reg_0,
    temp_m_axis_tvalid_reg_10,
    S,
    int_aps_wght_m_axis_tdata,
    Q,
    s_axis_tready_early_20,
    core_clk,
    s_axis_tlast_int_21,
    \m_axis_tdata_reg_reg[0]_0 ,
    generate_tlast0_carry__0,
    generate_tlast0_carry__0_0,
    CO,
    p_4_in_30,
    int_spl_wght_m_axis_tlast,
    \temp_m_axis_tdata_reg_reg[15]_0 ,
    s_axis_t_tready_int_41,
    store_u,
    generate_tlast0_carry__0_1,
    generate_tlast0_carry__0_2,
    s_axis_tvalid_int__0_51);
  output s_axis_tready_reg_reg_0;
  output [0:0]int_aps_wght_m_axis_tlast;
  output m_axis_tvalid_reg_reg_0;
  output temp_m_axis_tvalid_reg_10;
  output [2:0]S;
  output [15:0]int_aps_wght_m_axis_tdata;
  input [0:0]Q;
  input s_axis_tready_early_20;
  input core_clk;
  input s_axis_tlast_int_21;
  input [0:0]\m_axis_tdata_reg_reg[0]_0 ;
  input [6:0]generate_tlast0_carry__0;
  input [1:0]generate_tlast0_carry__0_0;
  input [0:0]CO;
  input p_4_in_30;
  input [0:0]int_spl_wght_m_axis_tlast;
  input [15:0]\temp_m_axis_tdata_reg_reg[15]_0 ;
  input s_axis_t_tready_int_41;
  input store_u;
  input [3:0]generate_tlast0_carry__0_1;
  input [0:0]generate_tlast0_carry__0_2;
  input s_axis_tvalid_int__0_51;

  wire [0:0]CO;
  wire [0:0]Q;
  wire [2:0]S;
  wire core_clk;
  wire [6:0]generate_tlast0_carry__0;
  wire [1:0]generate_tlast0_carry__0_0;
  wire [3:0]generate_tlast0_carry__0_1;
  wire [0:0]generate_tlast0_carry__0_2;
  wire [15:0]int_aps_wght_m_axis_tdata;
  wire [0:0]int_aps_wght_m_axis_tlast;
  wire [0:0]int_spl_wght_m_axis_tlast;
  wire \m_axis_tdata_reg[0]_i_1__7_n_0 ;
  wire \m_axis_tdata_reg[10]_i_1__7_n_0 ;
  wire \m_axis_tdata_reg[11]_i_1__7_n_0 ;
  wire \m_axis_tdata_reg[12]_i_1__7_n_0 ;
  wire \m_axis_tdata_reg[13]_i_1__7_n_0 ;
  wire \m_axis_tdata_reg[14]_i_1__7_n_0 ;
  wire \m_axis_tdata_reg[15]_i_2__7_n_0 ;
  wire \m_axis_tdata_reg[1]_i_1__7_n_0 ;
  wire \m_axis_tdata_reg[2]_i_1__7_n_0 ;
  wire \m_axis_tdata_reg[3]_i_1__7_n_0 ;
  wire \m_axis_tdata_reg[4]_i_1__7_n_0 ;
  wire \m_axis_tdata_reg[5]_i_1__7_n_0 ;
  wire \m_axis_tdata_reg[6]_i_1__7_n_0 ;
  wire \m_axis_tdata_reg[7]_i_1__7_n_0 ;
  wire \m_axis_tdata_reg[8]_i_1__7_n_0 ;
  wire \m_axis_tdata_reg[9]_i_1__7_n_0 ;
  wire [0:0]\m_axis_tdata_reg_reg[0]_0 ;
  wire m_axis_tlast_reg_i_1__7_n_0;
  wire m_axis_tvalid_reg_i_1__8_n_0;
  wire m_axis_tvalid_reg_reg_0;
  wire p_4_in_30;
  wire s_axis_t_tready_int_41;
  wire s_axis_tlast_int_21;
  wire s_axis_tready_early_20;
  wire s_axis_tready_reg_reg_0;
  wire s_axis_tvalid_int__0_51;
  wire store_axis_input_to_output;
  wire store_axis_input_to_temp;
  wire store_u;
  wire [15:0]\temp_m_axis_tdata_reg_reg[15]_0 ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[0] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[10] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[11] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[12] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[13] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[14] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[15] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[1] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[2] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[3] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[4] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[5] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[6] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[7] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[8] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[9] ;
  wire temp_m_axis_tlast_reg;
  wire temp_m_axis_tvalid_reg_10;
  wire temp_m_axis_tvalid_reg_i_1__8_n_0;

  LUT2 #(
    .INIT(4'h9)) 
    generate_tlast0_carry__0_i_1__3
       (.I0(generate_tlast0_carry__0[6]),
        .I1(generate_tlast0_carry__0_0[1]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    generate_tlast0_carry__0_i_2__3
       (.I0(generate_tlast0_carry__0_1[3]),
        .I1(generate_tlast0_carry__0[4]),
        .I2(generate_tlast0_carry__0_1[2]),
        .I3(generate_tlast0_carry__0[3]),
        .I4(generate_tlast0_carry__0[5]),
        .I5(generate_tlast0_carry__0_0[0]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    generate_tlast0_carry__0_i_3__3
       (.I0(generate_tlast0_carry__0_1[0]),
        .I1(generate_tlast0_carry__0[1]),
        .I2(generate_tlast0_carry__0_2),
        .I3(generate_tlast0_carry__0[0]),
        .I4(generate_tlast0_carry__0[2]),
        .I5(generate_tlast0_carry__0_1[1]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[0]_i_1__7 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [0]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_41),
        .I4(store_u),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .O(\m_axis_tdata_reg[0]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[10]_i_1__7 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [10]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_41),
        .I4(store_u),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .O(\m_axis_tdata_reg[10]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[11]_i_1__7 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [11]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_41),
        .I4(store_u),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .O(\m_axis_tdata_reg[11]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[12]_i_1__7 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [12]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_41),
        .I4(store_u),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .O(\m_axis_tdata_reg[12]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[13]_i_1__7 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [13]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_41),
        .I4(store_u),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .O(\m_axis_tdata_reg[13]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[14]_i_1__7 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [14]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_41),
        .I4(store_u),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .O(\m_axis_tdata_reg[14]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[15]_i_2__7 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [15]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_41),
        .I4(store_u),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .O(\m_axis_tdata_reg[15]_i_2__7_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[1]_i_1__7 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [1]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_41),
        .I4(store_u),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .O(\m_axis_tdata_reg[1]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[2]_i_1__7 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [2]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_41),
        .I4(store_u),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .O(\m_axis_tdata_reg[2]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[3]_i_1__7 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [3]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_41),
        .I4(store_u),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .O(\m_axis_tdata_reg[3]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[4]_i_1__7 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [4]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_41),
        .I4(store_u),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .O(\m_axis_tdata_reg[4]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[5]_i_1__7 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [5]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_41),
        .I4(store_u),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .O(\m_axis_tdata_reg[5]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[6]_i_1__7 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [6]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_41),
        .I4(store_u),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .O(\m_axis_tdata_reg[6]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[7]_i_1__7 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [7]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_41),
        .I4(store_u),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .O(\m_axis_tdata_reg[7]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[8]_i_1__7 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [8]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_41),
        .I4(store_u),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .O(\m_axis_tdata_reg[8]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[9]_i_1__7 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [9]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_41),
        .I4(store_u),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .O(\m_axis_tdata_reg[9]_i_1__7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[0]_i_1__7_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[10]_i_1__7_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[11]_i_1__7_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[12]_i_1__7_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[13]_i_1__7_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[14]_i_1__7_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[15]_i_2__7_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[1]_i_1__7_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[2]_i_1__7_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[3]_i_1__7_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[4]_i_1__7_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[5]_i_1__7_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[6]_i_1__7_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[7]_i_1__7_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[8]_i_1__7_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[9]_i_1__7_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF8FFF800)) 
    m_axis_tlast_reg_i_1__7
       (.I0(CO),
        .I1(p_4_in_30),
        .I2(int_spl_wght_m_axis_tlast),
        .I3(store_axis_input_to_output),
        .I4(temp_m_axis_tlast_reg),
        .O(m_axis_tlast_reg_i_1__7_n_0));
  LUT4 #(
    .INIT(16'hA222)) 
    m_axis_tlast_reg_i_2__5
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int_41),
        .I3(store_u),
        .O(store_axis_input_to_output));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(m_axis_tlast_reg_i_1__7_n_0),
        .Q(int_aps_wght_m_axis_tlast),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAACCFAF0FAF0FAF0)) 
    m_axis_tvalid_reg_i_1__8
       (.I0(s_axis_tvalid_int__0_51),
        .I1(temp_m_axis_tvalid_reg_10),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_tready_reg_reg_0),
        .I4(s_axis_t_tready_int_41),
        .I5(store_u),
        .O(m_axis_tvalid_reg_i_1__8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_reg_i_1__8_n_0),
        .Q(m_axis_tvalid_reg_reg_0),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_early_20),
        .Q(s_axis_tready_reg_reg_0),
        .R(Q));
  LUT4 #(
    .INIT(16'h0888)) 
    \temp_m_axis_tdata_reg[15]_i_1__9 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int_41),
        .I3(store_u),
        .O(store_axis_input_to_temp));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [0]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [10]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [11]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [12]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [13]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [14]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [15]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [1]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [2]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [3]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [4]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [5]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [6]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [7]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [8]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [9]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(s_axis_tlast_int_21),
        .Q(temp_m_axis_tlast_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0BFBFBF00808080)) 
    temp_m_axis_tvalid_reg_i_1__8
       (.I0(s_axis_tvalid_int__0_51),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(s_axis_t_tready_int_41),
        .I4(store_u),
        .I5(temp_m_axis_tvalid_reg_10),
        .O(temp_m_axis_tvalid_reg_i_1__8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(temp_m_axis_tvalid_reg_i_1__8_n_0),
        .Q(temp_m_axis_tvalid_reg_10),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axis_register" *) 
module KanTop_KanAcceleratorWrapper_0_0_axis_register_68
   (s_axis_tready_reg_reg_0,
    int_aps_wght_m_axis_tlast,
    m_axis_tvalid_reg_reg_0,
    temp_m_axis_tvalid_reg_9,
    S,
    int_aps_wght_m_axis_tdata,
    Q,
    s_axis_tready_early_18,
    core_clk,
    s_axis_tlast_int_19,
    \m_axis_tdata_reg_reg[0]_0 ,
    generate_tlast0_carry__0,
    generate_tlast0_carry__0_0,
    CO,
    p_4_in_31,
    int_spl_wght_m_axis_tlast,
    \temp_m_axis_tdata_reg_reg[15]_0 ,
    s_axis_t_tready_int_39,
    store_t_40,
    generate_tlast0_carry__0_1,
    generate_tlast0_carry__0_2,
    s_axis_tvalid_int__0_50);
  output s_axis_tready_reg_reg_0;
  output [0:0]int_aps_wght_m_axis_tlast;
  output m_axis_tvalid_reg_reg_0;
  output temp_m_axis_tvalid_reg_9;
  output [2:0]S;
  output [15:0]int_aps_wght_m_axis_tdata;
  input [0:0]Q;
  input s_axis_tready_early_18;
  input core_clk;
  input s_axis_tlast_int_19;
  input [0:0]\m_axis_tdata_reg_reg[0]_0 ;
  input [6:0]generate_tlast0_carry__0;
  input [1:0]generate_tlast0_carry__0_0;
  input [0:0]CO;
  input p_4_in_31;
  input [0:0]int_spl_wght_m_axis_tlast;
  input [15:0]\temp_m_axis_tdata_reg_reg[15]_0 ;
  input s_axis_t_tready_int_39;
  input store_t_40;
  input [3:0]generate_tlast0_carry__0_1;
  input [0:0]generate_tlast0_carry__0_2;
  input s_axis_tvalid_int__0_50;

  wire [0:0]CO;
  wire [0:0]Q;
  wire [2:0]S;
  wire core_clk;
  wire [6:0]generate_tlast0_carry__0;
  wire [1:0]generate_tlast0_carry__0_0;
  wire [3:0]generate_tlast0_carry__0_1;
  wire [0:0]generate_tlast0_carry__0_2;
  wire [15:0]int_aps_wght_m_axis_tdata;
  wire [0:0]int_aps_wght_m_axis_tlast;
  wire [0:0]int_spl_wght_m_axis_tlast;
  wire \m_axis_tdata_reg[0]_i_1__6_n_0 ;
  wire \m_axis_tdata_reg[10]_i_1__6_n_0 ;
  wire \m_axis_tdata_reg[11]_i_1__6_n_0 ;
  wire \m_axis_tdata_reg[12]_i_1__6_n_0 ;
  wire \m_axis_tdata_reg[13]_i_1__6_n_0 ;
  wire \m_axis_tdata_reg[14]_i_1__6_n_0 ;
  wire \m_axis_tdata_reg[15]_i_2__6_n_0 ;
  wire \m_axis_tdata_reg[1]_i_1__6_n_0 ;
  wire \m_axis_tdata_reg[2]_i_1__6_n_0 ;
  wire \m_axis_tdata_reg[3]_i_1__6_n_0 ;
  wire \m_axis_tdata_reg[4]_i_1__6_n_0 ;
  wire \m_axis_tdata_reg[5]_i_1__6_n_0 ;
  wire \m_axis_tdata_reg[6]_i_1__6_n_0 ;
  wire \m_axis_tdata_reg[7]_i_1__6_n_0 ;
  wire \m_axis_tdata_reg[8]_i_1__6_n_0 ;
  wire \m_axis_tdata_reg[9]_i_1__6_n_0 ;
  wire [0:0]\m_axis_tdata_reg_reg[0]_0 ;
  wire m_axis_tlast_reg_i_1__6_n_0;
  wire m_axis_tvalid_reg_i_1__7_n_0;
  wire m_axis_tvalid_reg_reg_0;
  wire p_4_in_31;
  wire s_axis_t_tready_int_39;
  wire s_axis_tlast_int_19;
  wire s_axis_tready_early_18;
  wire s_axis_tready_reg_reg_0;
  wire s_axis_tvalid_int__0_50;
  wire store_axis_input_to_output;
  wire store_axis_input_to_temp;
  wire store_t_40;
  wire [15:0]\temp_m_axis_tdata_reg_reg[15]_0 ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[0] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[10] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[11] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[12] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[13] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[14] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[15] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[1] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[2] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[3] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[4] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[5] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[6] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[7] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[8] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[9] ;
  wire temp_m_axis_tlast_reg;
  wire temp_m_axis_tvalid_reg_9;
  wire temp_m_axis_tvalid_reg_i_1__7_n_0;

  LUT2 #(
    .INIT(4'h9)) 
    generate_tlast0_carry__0_i_1__2
       (.I0(generate_tlast0_carry__0[6]),
        .I1(generate_tlast0_carry__0_0[1]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    generate_tlast0_carry__0_i_2__2
       (.I0(generate_tlast0_carry__0_1[3]),
        .I1(generate_tlast0_carry__0[4]),
        .I2(generate_tlast0_carry__0_1[2]),
        .I3(generate_tlast0_carry__0[3]),
        .I4(generate_tlast0_carry__0[5]),
        .I5(generate_tlast0_carry__0_0[0]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    generate_tlast0_carry__0_i_3__2
       (.I0(generate_tlast0_carry__0_1[0]),
        .I1(generate_tlast0_carry__0[1]),
        .I2(generate_tlast0_carry__0_2),
        .I3(generate_tlast0_carry__0[0]),
        .I4(generate_tlast0_carry__0[2]),
        .I5(generate_tlast0_carry__0_1[1]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[0]_i_1__6 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [0]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_39),
        .I4(store_t_40),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .O(\m_axis_tdata_reg[0]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[10]_i_1__6 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [10]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_39),
        .I4(store_t_40),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .O(\m_axis_tdata_reg[10]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[11]_i_1__6 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [11]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_39),
        .I4(store_t_40),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .O(\m_axis_tdata_reg[11]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[12]_i_1__6 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [12]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_39),
        .I4(store_t_40),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .O(\m_axis_tdata_reg[12]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[13]_i_1__6 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [13]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_39),
        .I4(store_t_40),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .O(\m_axis_tdata_reg[13]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[14]_i_1__6 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [14]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_39),
        .I4(store_t_40),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .O(\m_axis_tdata_reg[14]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[15]_i_2__6 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [15]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_39),
        .I4(store_t_40),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .O(\m_axis_tdata_reg[15]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[1]_i_1__6 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [1]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_39),
        .I4(store_t_40),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .O(\m_axis_tdata_reg[1]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[2]_i_1__6 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [2]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_39),
        .I4(store_t_40),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .O(\m_axis_tdata_reg[2]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[3]_i_1__6 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [3]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_39),
        .I4(store_t_40),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .O(\m_axis_tdata_reg[3]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[4]_i_1__6 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [4]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_39),
        .I4(store_t_40),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .O(\m_axis_tdata_reg[4]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[5]_i_1__6 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [5]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_39),
        .I4(store_t_40),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .O(\m_axis_tdata_reg[5]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[6]_i_1__6 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [6]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_39),
        .I4(store_t_40),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .O(\m_axis_tdata_reg[6]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[7]_i_1__6 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [7]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_39),
        .I4(store_t_40),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .O(\m_axis_tdata_reg[7]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[8]_i_1__6 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [8]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_39),
        .I4(store_t_40),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .O(\m_axis_tdata_reg[8]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[9]_i_1__6 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [9]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_39),
        .I4(store_t_40),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .O(\m_axis_tdata_reg[9]_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[0]_i_1__6_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[10]_i_1__6_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[11]_i_1__6_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[12]_i_1__6_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[13]_i_1__6_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[14]_i_1__6_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[15]_i_2__6_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[1]_i_1__6_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[2]_i_1__6_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[3]_i_1__6_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[4]_i_1__6_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[5]_i_1__6_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[6]_i_1__6_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[7]_i_1__6_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[8]_i_1__6_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[9]_i_1__6_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF8FFF800)) 
    m_axis_tlast_reg_i_1__6
       (.I0(CO),
        .I1(p_4_in_31),
        .I2(int_spl_wght_m_axis_tlast),
        .I3(store_axis_input_to_output),
        .I4(temp_m_axis_tlast_reg),
        .O(m_axis_tlast_reg_i_1__6_n_0));
  LUT4 #(
    .INIT(16'hA222)) 
    m_axis_tlast_reg_i_2__4
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int_39),
        .I3(store_t_40),
        .O(store_axis_input_to_output));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(m_axis_tlast_reg_i_1__6_n_0),
        .Q(int_aps_wght_m_axis_tlast),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAACCFAF0FAF0FAF0)) 
    m_axis_tvalid_reg_i_1__7
       (.I0(s_axis_tvalid_int__0_50),
        .I1(temp_m_axis_tvalid_reg_9),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_tready_reg_reg_0),
        .I4(s_axis_t_tready_int_39),
        .I5(store_t_40),
        .O(m_axis_tvalid_reg_i_1__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_reg_i_1__7_n_0),
        .Q(m_axis_tvalid_reg_reg_0),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_early_18),
        .Q(s_axis_tready_reg_reg_0),
        .R(Q));
  LUT4 #(
    .INIT(16'h0888)) 
    \temp_m_axis_tdata_reg[15]_i_1__8 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int_39),
        .I3(store_t_40),
        .O(store_axis_input_to_temp));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [0]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [10]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [11]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [12]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [13]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [14]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [15]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [1]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [2]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [3]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [4]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [5]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [6]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [7]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [8]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [9]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(s_axis_tlast_int_19),
        .Q(temp_m_axis_tlast_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0BFBFBF00808080)) 
    temp_m_axis_tvalid_reg_i_1__7
       (.I0(s_axis_tvalid_int__0_50),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(s_axis_t_tready_int_39),
        .I4(store_t_40),
        .I5(temp_m_axis_tvalid_reg_9),
        .O(temp_m_axis_tvalid_reg_i_1__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(temp_m_axis_tvalid_reg_i_1__7_n_0),
        .Q(temp_m_axis_tvalid_reg_9),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axis_register" *) 
module KanTop_KanAcceleratorWrapper_0_0_axis_register_69
   (s_axis_tready_reg_reg_0,
    int_aps_wght_m_axis_tlast,
    m_axis_tvalid_reg_reg_0,
    temp_m_axis_tvalid_reg_8,
    S,
    int_aps_wght_m_axis_tdata,
    Q,
    s_axis_tready_early_16,
    core_clk,
    s_axis_tlast_int_17,
    \m_axis_tdata_reg_reg[0]_0 ,
    generate_tlast0_carry__0,
    generate_tlast0_carry__0_0,
    CO,
    p_4_in_32,
    int_spl_wght_m_axis_tlast,
    \temp_m_axis_tdata_reg_reg[15]_0 ,
    s_axis_t_tready_int_37,
    store_t_38,
    generate_tlast0_carry__0_1,
    generate_tlast0_carry__0_2,
    s_axis_tvalid_int__0_49);
  output s_axis_tready_reg_reg_0;
  output [0:0]int_aps_wght_m_axis_tlast;
  output m_axis_tvalid_reg_reg_0;
  output temp_m_axis_tvalid_reg_8;
  output [2:0]S;
  output [15:0]int_aps_wght_m_axis_tdata;
  input [0:0]Q;
  input s_axis_tready_early_16;
  input core_clk;
  input s_axis_tlast_int_17;
  input [0:0]\m_axis_tdata_reg_reg[0]_0 ;
  input [6:0]generate_tlast0_carry__0;
  input [1:0]generate_tlast0_carry__0_0;
  input [0:0]CO;
  input p_4_in_32;
  input [0:0]int_spl_wght_m_axis_tlast;
  input [15:0]\temp_m_axis_tdata_reg_reg[15]_0 ;
  input s_axis_t_tready_int_37;
  input store_t_38;
  input [3:0]generate_tlast0_carry__0_1;
  input [0:0]generate_tlast0_carry__0_2;
  input s_axis_tvalid_int__0_49;

  wire [0:0]CO;
  wire [0:0]Q;
  wire [2:0]S;
  wire core_clk;
  wire [6:0]generate_tlast0_carry__0;
  wire [1:0]generate_tlast0_carry__0_0;
  wire [3:0]generate_tlast0_carry__0_1;
  wire [0:0]generate_tlast0_carry__0_2;
  wire [15:0]int_aps_wght_m_axis_tdata;
  wire [0:0]int_aps_wght_m_axis_tlast;
  wire [0:0]int_spl_wght_m_axis_tlast;
  wire \m_axis_tdata_reg[0]_i_1__5_n_0 ;
  wire \m_axis_tdata_reg[10]_i_1__5_n_0 ;
  wire \m_axis_tdata_reg[11]_i_1__5_n_0 ;
  wire \m_axis_tdata_reg[12]_i_1__5_n_0 ;
  wire \m_axis_tdata_reg[13]_i_1__5_n_0 ;
  wire \m_axis_tdata_reg[14]_i_1__5_n_0 ;
  wire \m_axis_tdata_reg[15]_i_2__5_n_0 ;
  wire \m_axis_tdata_reg[1]_i_1__5_n_0 ;
  wire \m_axis_tdata_reg[2]_i_1__5_n_0 ;
  wire \m_axis_tdata_reg[3]_i_1__5_n_0 ;
  wire \m_axis_tdata_reg[4]_i_1__5_n_0 ;
  wire \m_axis_tdata_reg[5]_i_1__5_n_0 ;
  wire \m_axis_tdata_reg[6]_i_1__5_n_0 ;
  wire \m_axis_tdata_reg[7]_i_1__5_n_0 ;
  wire \m_axis_tdata_reg[8]_i_1__5_n_0 ;
  wire \m_axis_tdata_reg[9]_i_1__5_n_0 ;
  wire [0:0]\m_axis_tdata_reg_reg[0]_0 ;
  wire m_axis_tlast_reg_i_1__5_n_0;
  wire m_axis_tvalid_reg_i_1__6_n_0;
  wire m_axis_tvalid_reg_reg_0;
  wire p_4_in_32;
  wire s_axis_t_tready_int_37;
  wire s_axis_tlast_int_17;
  wire s_axis_tready_early_16;
  wire s_axis_tready_reg_reg_0;
  wire s_axis_tvalid_int__0_49;
  wire store_axis_input_to_output;
  wire store_axis_input_to_temp;
  wire store_t_38;
  wire [15:0]\temp_m_axis_tdata_reg_reg[15]_0 ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[0] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[10] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[11] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[12] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[13] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[14] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[15] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[1] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[2] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[3] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[4] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[5] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[6] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[7] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[8] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[9] ;
  wire temp_m_axis_tlast_reg;
  wire temp_m_axis_tvalid_reg_8;
  wire temp_m_axis_tvalid_reg_i_1__6_n_0;

  LUT2 #(
    .INIT(4'h9)) 
    generate_tlast0_carry__0_i_1__1
       (.I0(generate_tlast0_carry__0[6]),
        .I1(generate_tlast0_carry__0_0[1]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    generate_tlast0_carry__0_i_2__1
       (.I0(generate_tlast0_carry__0_1[3]),
        .I1(generate_tlast0_carry__0[4]),
        .I2(generate_tlast0_carry__0_1[2]),
        .I3(generate_tlast0_carry__0[3]),
        .I4(generate_tlast0_carry__0[5]),
        .I5(generate_tlast0_carry__0_0[0]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    generate_tlast0_carry__0_i_3__1
       (.I0(generate_tlast0_carry__0_1[0]),
        .I1(generate_tlast0_carry__0[1]),
        .I2(generate_tlast0_carry__0_2),
        .I3(generate_tlast0_carry__0[0]),
        .I4(generate_tlast0_carry__0[2]),
        .I5(generate_tlast0_carry__0_1[1]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[0]_i_1__5 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [0]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_37),
        .I4(store_t_38),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .O(\m_axis_tdata_reg[0]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[10]_i_1__5 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [10]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_37),
        .I4(store_t_38),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .O(\m_axis_tdata_reg[10]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[11]_i_1__5 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [11]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_37),
        .I4(store_t_38),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .O(\m_axis_tdata_reg[11]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[12]_i_1__5 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [12]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_37),
        .I4(store_t_38),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .O(\m_axis_tdata_reg[12]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[13]_i_1__5 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [13]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_37),
        .I4(store_t_38),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .O(\m_axis_tdata_reg[13]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[14]_i_1__5 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [14]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_37),
        .I4(store_t_38),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .O(\m_axis_tdata_reg[14]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[15]_i_2__5 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [15]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_37),
        .I4(store_t_38),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .O(\m_axis_tdata_reg[15]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[1]_i_1__5 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [1]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_37),
        .I4(store_t_38),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .O(\m_axis_tdata_reg[1]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[2]_i_1__5 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [2]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_37),
        .I4(store_t_38),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .O(\m_axis_tdata_reg[2]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[3]_i_1__5 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [3]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_37),
        .I4(store_t_38),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .O(\m_axis_tdata_reg[3]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[4]_i_1__5 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [4]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_37),
        .I4(store_t_38),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .O(\m_axis_tdata_reg[4]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[5]_i_1__5 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [5]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_37),
        .I4(store_t_38),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .O(\m_axis_tdata_reg[5]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[6]_i_1__5 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [6]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_37),
        .I4(store_t_38),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .O(\m_axis_tdata_reg[6]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[7]_i_1__5 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [7]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_37),
        .I4(store_t_38),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .O(\m_axis_tdata_reg[7]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[8]_i_1__5 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [8]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_37),
        .I4(store_t_38),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .O(\m_axis_tdata_reg[8]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[9]_i_1__5 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [9]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_37),
        .I4(store_t_38),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .O(\m_axis_tdata_reg[9]_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[0]_i_1__5_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[10]_i_1__5_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[11]_i_1__5_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[12]_i_1__5_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[13]_i_1__5_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[14]_i_1__5_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[15]_i_2__5_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[1]_i_1__5_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[2]_i_1__5_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[3]_i_1__5_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[4]_i_1__5_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[5]_i_1__5_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[6]_i_1__5_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[7]_i_1__5_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[8]_i_1__5_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[9]_i_1__5_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF8FFF800)) 
    m_axis_tlast_reg_i_1__5
       (.I0(CO),
        .I1(p_4_in_32),
        .I2(int_spl_wght_m_axis_tlast),
        .I3(store_axis_input_to_output),
        .I4(temp_m_axis_tlast_reg),
        .O(m_axis_tlast_reg_i_1__5_n_0));
  LUT4 #(
    .INIT(16'hA222)) 
    m_axis_tlast_reg_i_2__3
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int_37),
        .I3(store_t_38),
        .O(store_axis_input_to_output));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(m_axis_tlast_reg_i_1__5_n_0),
        .Q(int_aps_wght_m_axis_tlast),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAACCFAF0FAF0FAF0)) 
    m_axis_tvalid_reg_i_1__6
       (.I0(s_axis_tvalid_int__0_49),
        .I1(temp_m_axis_tvalid_reg_8),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_tready_reg_reg_0),
        .I4(s_axis_t_tready_int_37),
        .I5(store_t_38),
        .O(m_axis_tvalid_reg_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_reg_i_1__6_n_0),
        .Q(m_axis_tvalid_reg_reg_0),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_early_16),
        .Q(s_axis_tready_reg_reg_0),
        .R(Q));
  LUT4 #(
    .INIT(16'h0888)) 
    \temp_m_axis_tdata_reg[15]_i_1__7 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int_37),
        .I3(store_t_38),
        .O(store_axis_input_to_temp));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [0]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [10]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [11]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [12]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [13]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [14]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [15]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [1]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [2]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [3]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [4]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [5]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [6]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [7]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [8]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [9]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(s_axis_tlast_int_17),
        .Q(temp_m_axis_tlast_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0BFBFBF00808080)) 
    temp_m_axis_tvalid_reg_i_1__6
       (.I0(s_axis_tvalid_int__0_49),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(s_axis_t_tready_int_37),
        .I4(store_t_38),
        .I5(temp_m_axis_tvalid_reg_8),
        .O(temp_m_axis_tvalid_reg_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(temp_m_axis_tvalid_reg_i_1__6_n_0),
        .Q(temp_m_axis_tvalid_reg_8),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axis_register" *) 
module KanTop_KanAcceleratorWrapper_0_0_axis_register_70
   (s_axis_tready_reg_reg_0,
    int_aps_wght_m_axis_tlast,
    m_axis_tvalid_reg_reg_0,
    temp_m_axis_tvalid_reg_7,
    S,
    int_aps_wght_m_axis_tdata,
    Q,
    s_axis_tready_early_14,
    core_clk,
    s_axis_tlast_int_15,
    \m_axis_tdata_reg_reg[0]_0 ,
    generate_tlast0_carry__0,
    generate_tlast0_carry__0_0,
    CO,
    p_4_in_33,
    int_spl_wght_m_axis_tlast,
    \temp_m_axis_tdata_reg_reg[15]_0 ,
    s_axis_t_tready_int_35,
    store_t_36,
    generate_tlast0_carry__0_1,
    generate_tlast0_carry__0_2,
    s_axis_tvalid_int__0_48);
  output s_axis_tready_reg_reg_0;
  output [0:0]int_aps_wght_m_axis_tlast;
  output m_axis_tvalid_reg_reg_0;
  output temp_m_axis_tvalid_reg_7;
  output [2:0]S;
  output [15:0]int_aps_wght_m_axis_tdata;
  input [0:0]Q;
  input s_axis_tready_early_14;
  input core_clk;
  input s_axis_tlast_int_15;
  input [0:0]\m_axis_tdata_reg_reg[0]_0 ;
  input [6:0]generate_tlast0_carry__0;
  input [1:0]generate_tlast0_carry__0_0;
  input [0:0]CO;
  input p_4_in_33;
  input [0:0]int_spl_wght_m_axis_tlast;
  input [15:0]\temp_m_axis_tdata_reg_reg[15]_0 ;
  input s_axis_t_tready_int_35;
  input store_t_36;
  input [3:0]generate_tlast0_carry__0_1;
  input [0:0]generate_tlast0_carry__0_2;
  input s_axis_tvalid_int__0_48;

  wire [0:0]CO;
  wire [0:0]Q;
  wire [2:0]S;
  wire core_clk;
  wire [6:0]generate_tlast0_carry__0;
  wire [1:0]generate_tlast0_carry__0_0;
  wire [3:0]generate_tlast0_carry__0_1;
  wire [0:0]generate_tlast0_carry__0_2;
  wire [15:0]int_aps_wght_m_axis_tdata;
  wire [0:0]int_aps_wght_m_axis_tlast;
  wire [0:0]int_spl_wght_m_axis_tlast;
  wire \m_axis_tdata_reg[0]_i_1__4_n_0 ;
  wire \m_axis_tdata_reg[10]_i_1__4_n_0 ;
  wire \m_axis_tdata_reg[11]_i_1__4_n_0 ;
  wire \m_axis_tdata_reg[12]_i_1__4_n_0 ;
  wire \m_axis_tdata_reg[13]_i_1__4_n_0 ;
  wire \m_axis_tdata_reg[14]_i_1__4_n_0 ;
  wire \m_axis_tdata_reg[15]_i_2__4_n_0 ;
  wire \m_axis_tdata_reg[1]_i_1__4_n_0 ;
  wire \m_axis_tdata_reg[2]_i_1__4_n_0 ;
  wire \m_axis_tdata_reg[3]_i_1__4_n_0 ;
  wire \m_axis_tdata_reg[4]_i_1__4_n_0 ;
  wire \m_axis_tdata_reg[5]_i_1__4_n_0 ;
  wire \m_axis_tdata_reg[6]_i_1__4_n_0 ;
  wire \m_axis_tdata_reg[7]_i_1__4_n_0 ;
  wire \m_axis_tdata_reg[8]_i_1__4_n_0 ;
  wire \m_axis_tdata_reg[9]_i_1__4_n_0 ;
  wire [0:0]\m_axis_tdata_reg_reg[0]_0 ;
  wire m_axis_tlast_reg_i_1__4_n_0;
  wire m_axis_tvalid_reg_i_1__5_n_0;
  wire m_axis_tvalid_reg_reg_0;
  wire p_4_in_33;
  wire s_axis_t_tready_int_35;
  wire s_axis_tlast_int_15;
  wire s_axis_tready_early_14;
  wire s_axis_tready_reg_reg_0;
  wire s_axis_tvalid_int__0_48;
  wire store_axis_input_to_output;
  wire store_axis_input_to_temp;
  wire store_t_36;
  wire [15:0]\temp_m_axis_tdata_reg_reg[15]_0 ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[0] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[10] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[11] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[12] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[13] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[14] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[15] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[1] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[2] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[3] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[4] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[5] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[6] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[7] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[8] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[9] ;
  wire temp_m_axis_tlast_reg;
  wire temp_m_axis_tvalid_reg_7;
  wire temp_m_axis_tvalid_reg_i_1__5_n_0;

  LUT2 #(
    .INIT(4'h9)) 
    generate_tlast0_carry__0_i_1__0
       (.I0(generate_tlast0_carry__0[6]),
        .I1(generate_tlast0_carry__0_0[1]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    generate_tlast0_carry__0_i_2__0
       (.I0(generate_tlast0_carry__0_1[3]),
        .I1(generate_tlast0_carry__0[4]),
        .I2(generate_tlast0_carry__0_1[2]),
        .I3(generate_tlast0_carry__0[3]),
        .I4(generate_tlast0_carry__0[5]),
        .I5(generate_tlast0_carry__0_0[0]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    generate_tlast0_carry__0_i_3__0
       (.I0(generate_tlast0_carry__0_1[0]),
        .I1(generate_tlast0_carry__0[1]),
        .I2(generate_tlast0_carry__0_2),
        .I3(generate_tlast0_carry__0[0]),
        .I4(generate_tlast0_carry__0[2]),
        .I5(generate_tlast0_carry__0_1[1]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[0]_i_1__4 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [0]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_35),
        .I4(store_t_36),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .O(\m_axis_tdata_reg[0]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[10]_i_1__4 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [10]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_35),
        .I4(store_t_36),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .O(\m_axis_tdata_reg[10]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[11]_i_1__4 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [11]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_35),
        .I4(store_t_36),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .O(\m_axis_tdata_reg[11]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[12]_i_1__4 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [12]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_35),
        .I4(store_t_36),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .O(\m_axis_tdata_reg[12]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[13]_i_1__4 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [13]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_35),
        .I4(store_t_36),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .O(\m_axis_tdata_reg[13]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[14]_i_1__4 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [14]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_35),
        .I4(store_t_36),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .O(\m_axis_tdata_reg[14]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[15]_i_2__4 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [15]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_35),
        .I4(store_t_36),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .O(\m_axis_tdata_reg[15]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[1]_i_1__4 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [1]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_35),
        .I4(store_t_36),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .O(\m_axis_tdata_reg[1]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[2]_i_1__4 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [2]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_35),
        .I4(store_t_36),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .O(\m_axis_tdata_reg[2]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[3]_i_1__4 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [3]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_35),
        .I4(store_t_36),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .O(\m_axis_tdata_reg[3]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[4]_i_1__4 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [4]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_35),
        .I4(store_t_36),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .O(\m_axis_tdata_reg[4]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[5]_i_1__4 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [5]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_35),
        .I4(store_t_36),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .O(\m_axis_tdata_reg[5]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[6]_i_1__4 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [6]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_35),
        .I4(store_t_36),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .O(\m_axis_tdata_reg[6]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[7]_i_1__4 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [7]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_35),
        .I4(store_t_36),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .O(\m_axis_tdata_reg[7]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[8]_i_1__4 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [8]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_35),
        .I4(store_t_36),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .O(\m_axis_tdata_reg[8]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[9]_i_1__4 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [9]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int_35),
        .I4(store_t_36),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .O(\m_axis_tdata_reg[9]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[0]_i_1__4_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[10]_i_1__4_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[11]_i_1__4_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[12]_i_1__4_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[13]_i_1__4_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[14]_i_1__4_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[15]_i_2__4_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[1]_i_1__4_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[2]_i_1__4_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[3]_i_1__4_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[4]_i_1__4_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[5]_i_1__4_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[6]_i_1__4_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[7]_i_1__4_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[8]_i_1__4_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(\m_axis_tdata_reg[9]_i_1__4_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF8FFF800)) 
    m_axis_tlast_reg_i_1__4
       (.I0(CO),
        .I1(p_4_in_33),
        .I2(int_spl_wght_m_axis_tlast),
        .I3(store_axis_input_to_output),
        .I4(temp_m_axis_tlast_reg),
        .O(m_axis_tlast_reg_i_1__4_n_0));
  LUT4 #(
    .INIT(16'hA222)) 
    m_axis_tlast_reg_i_2__2
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int_35),
        .I3(store_t_36),
        .O(store_axis_input_to_output));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[0]_0 ),
        .D(m_axis_tlast_reg_i_1__4_n_0),
        .Q(int_aps_wght_m_axis_tlast),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAACCFAF0FAF0FAF0)) 
    m_axis_tvalid_reg_i_1__5
       (.I0(s_axis_tvalid_int__0_48),
        .I1(temp_m_axis_tvalid_reg_7),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_tready_reg_reg_0),
        .I4(s_axis_t_tready_int_35),
        .I5(store_t_36),
        .O(m_axis_tvalid_reg_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_reg_i_1__5_n_0),
        .Q(m_axis_tvalid_reg_reg_0),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_early_14),
        .Q(s_axis_tready_reg_reg_0),
        .R(Q));
  LUT4 #(
    .INIT(16'h0888)) 
    \temp_m_axis_tdata_reg[15]_i_1__6 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int_35),
        .I3(store_t_36),
        .O(store_axis_input_to_temp));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [0]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [10]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [11]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [12]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [13]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [14]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [15]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [1]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [2]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [3]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [4]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [5]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [6]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [7]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [8]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [9]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(s_axis_tlast_int_15),
        .Q(temp_m_axis_tlast_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0BFBFBF00808080)) 
    temp_m_axis_tvalid_reg_i_1__5
       (.I0(s_axis_tvalid_int__0_48),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(s_axis_t_tready_int_35),
        .I4(store_t_36),
        .I5(temp_m_axis_tvalid_reg_7),
        .O(temp_m_axis_tvalid_reg_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(temp_m_axis_tvalid_reg_i_1__5_n_0),
        .Q(temp_m_axis_tvalid_reg_7),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axis_register" *) 
module KanTop_KanAcceleratorWrapper_0_0_axis_register_71
   (s_axis_tready_reg_reg_0,
    int_aps_wght_m_axis_tlast,
    temp_m_axis_tvalid_reg,
    m_axis_tvalid_reg_reg_0,
    S,
    int_aps_wght_m_axis_tdata,
    Q,
    s_axis_tready_early,
    core_clk,
    s_axis_tlast_int,
    E,
    generate_tlast0_carry__0,
    pckt_size_counter_reg,
    CO,
    p_4_in_34,
    int_spl_wght_m_axis_tlast,
    \temp_m_axis_tdata_reg_reg[15]_0 ,
    s_axis_t_tready_int,
    store_t,
    s_axis_tvalid_int__0);
  output s_axis_tready_reg_reg_0;
  output [0:0]int_aps_wght_m_axis_tlast;
  output temp_m_axis_tvalid_reg;
  output m_axis_tvalid_reg_reg_0;
  output [2:0]S;
  output [15:0]int_aps_wght_m_axis_tdata;
  input [0:0]Q;
  input s_axis_tready_early;
  input core_clk;
  input s_axis_tlast_int;
  input [0:0]E;
  input [6:0]generate_tlast0_carry__0;
  input [6:0]pckt_size_counter_reg;
  input [0:0]CO;
  input p_4_in_34;
  input [0:0]int_spl_wght_m_axis_tlast;
  input [15:0]\temp_m_axis_tdata_reg_reg[15]_0 ;
  input s_axis_t_tready_int;
  input store_t;
  input s_axis_tvalid_int__0;

  wire [0:0]CO;
  wire [0:0]E;
  wire [0:0]Q;
  wire [2:0]S;
  wire core_clk;
  wire [6:0]generate_tlast0_carry__0;
  wire [15:0]int_aps_wght_m_axis_tdata;
  wire [0:0]int_aps_wght_m_axis_tlast;
  wire [0:0]int_spl_wght_m_axis_tlast;
  wire \m_axis_tdata_reg[0]_i_1__3_n_0 ;
  wire \m_axis_tdata_reg[10]_i_1__3_n_0 ;
  wire \m_axis_tdata_reg[11]_i_1__3_n_0 ;
  wire \m_axis_tdata_reg[12]_i_1__3_n_0 ;
  wire \m_axis_tdata_reg[13]_i_1__3_n_0 ;
  wire \m_axis_tdata_reg[14]_i_1__3_n_0 ;
  wire \m_axis_tdata_reg[15]_i_2__3_n_0 ;
  wire \m_axis_tdata_reg[1]_i_1__3_n_0 ;
  wire \m_axis_tdata_reg[2]_i_1__3_n_0 ;
  wire \m_axis_tdata_reg[3]_i_1__3_n_0 ;
  wire \m_axis_tdata_reg[4]_i_1__3_n_0 ;
  wire \m_axis_tdata_reg[5]_i_1__3_n_0 ;
  wire \m_axis_tdata_reg[6]_i_1__3_n_0 ;
  wire \m_axis_tdata_reg[7]_i_1__3_n_0 ;
  wire \m_axis_tdata_reg[8]_i_1__3_n_0 ;
  wire \m_axis_tdata_reg[9]_i_1__3_n_0 ;
  wire m_axis_tlast_reg_i_1__3__0_n_0;
  wire m_axis_tvalid_reg_i_1__4_n_0;
  wire m_axis_tvalid_reg_reg_0;
  wire p_4_in_34;
  wire [6:0]pckt_size_counter_reg;
  wire s_axis_t_tready_int;
  wire s_axis_tlast_int;
  wire s_axis_tready_early;
  wire s_axis_tready_reg_reg_0;
  wire s_axis_tvalid_int__0;
  wire store_axis_input_to_output;
  wire store_axis_input_to_temp;
  wire store_t;
  wire [15:0]temp_m_axis_tdata_reg;
  wire [15:0]\temp_m_axis_tdata_reg_reg[15]_0 ;
  wire temp_m_axis_tlast_reg;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_i_1__4_n_0;

  LUT2 #(
    .INIT(4'h9)) 
    generate_tlast0_carry__0_i_1
       (.I0(generate_tlast0_carry__0[6]),
        .I1(pckt_size_counter_reg[6]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    generate_tlast0_carry__0_i_2
       (.I0(pckt_size_counter_reg[4]),
        .I1(generate_tlast0_carry__0[4]),
        .I2(pckt_size_counter_reg[3]),
        .I3(generate_tlast0_carry__0[3]),
        .I4(generate_tlast0_carry__0[5]),
        .I5(pckt_size_counter_reg[5]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    generate_tlast0_carry__0_i_3
       (.I0(pckt_size_counter_reg[1]),
        .I1(generate_tlast0_carry__0[1]),
        .I2(pckt_size_counter_reg[0]),
        .I3(generate_tlast0_carry__0[0]),
        .I4(generate_tlast0_carry__0[2]),
        .I5(pckt_size_counter_reg[2]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[0]_i_1__3 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [0]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int),
        .I4(store_t),
        .I5(temp_m_axis_tdata_reg[0]),
        .O(\m_axis_tdata_reg[0]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[10]_i_1__3 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [10]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int),
        .I4(store_t),
        .I5(temp_m_axis_tdata_reg[10]),
        .O(\m_axis_tdata_reg[10]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[11]_i_1__3 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [11]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int),
        .I4(store_t),
        .I5(temp_m_axis_tdata_reg[11]),
        .O(\m_axis_tdata_reg[11]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[12]_i_1__3 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [12]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int),
        .I4(store_t),
        .I5(temp_m_axis_tdata_reg[12]),
        .O(\m_axis_tdata_reg[12]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[13]_i_1__3 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [13]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int),
        .I4(store_t),
        .I5(temp_m_axis_tdata_reg[13]),
        .O(\m_axis_tdata_reg[13]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[14]_i_1__3 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [14]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int),
        .I4(store_t),
        .I5(temp_m_axis_tdata_reg[14]),
        .O(\m_axis_tdata_reg[14]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[15]_i_2__3 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [15]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int),
        .I4(store_t),
        .I5(temp_m_axis_tdata_reg[15]),
        .O(\m_axis_tdata_reg[15]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[1]_i_1__3 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [1]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int),
        .I4(store_t),
        .I5(temp_m_axis_tdata_reg[1]),
        .O(\m_axis_tdata_reg[1]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[2]_i_1__3 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [2]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int),
        .I4(store_t),
        .I5(temp_m_axis_tdata_reg[2]),
        .O(\m_axis_tdata_reg[2]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[3]_i_1__3 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [3]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int),
        .I4(store_t),
        .I5(temp_m_axis_tdata_reg[3]),
        .O(\m_axis_tdata_reg[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[4]_i_1__3 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [4]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int),
        .I4(store_t),
        .I5(temp_m_axis_tdata_reg[4]),
        .O(\m_axis_tdata_reg[4]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[5]_i_1__3 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [5]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int),
        .I4(store_t),
        .I5(temp_m_axis_tdata_reg[5]),
        .O(\m_axis_tdata_reg[5]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[6]_i_1__3 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [6]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int),
        .I4(store_t),
        .I5(temp_m_axis_tdata_reg[6]),
        .O(\m_axis_tdata_reg[6]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[7]_i_1__3 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [7]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int),
        .I4(store_t),
        .I5(temp_m_axis_tdata_reg[7]),
        .O(\m_axis_tdata_reg[7]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[8]_i_1__3 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [8]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int),
        .I4(store_t),
        .I5(temp_m_axis_tdata_reg[8]),
        .O(\m_axis_tdata_reg[8]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFBFB88080808)) 
    \m_axis_tdata_reg[9]_i_1__3 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [9]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_t_tready_int),
        .I4(store_t),
        .I5(temp_m_axis_tdata_reg[9]),
        .O(\m_axis_tdata_reg[9]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_tdata_reg[0]_i_1__3_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_tdata_reg[10]_i_1__3_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_tdata_reg[11]_i_1__3_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_tdata_reg[12]_i_1__3_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_tdata_reg[13]_i_1__3_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_tdata_reg[14]_i_1__3_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_tdata_reg[15]_i_2__3_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_tdata_reg[1]_i_1__3_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_tdata_reg[2]_i_1__3_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_tdata_reg[3]_i_1__3_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_tdata_reg[4]_i_1__3_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_tdata_reg[5]_i_1__3_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_tdata_reg[6]_i_1__3_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_tdata_reg[7]_i_1__3_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_tdata_reg[8]_i_1__3_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_tdata_reg[9]_i_1__3_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF8FFF800)) 
    m_axis_tlast_reg_i_1__3__0
       (.I0(CO),
        .I1(p_4_in_34),
        .I2(int_spl_wght_m_axis_tlast),
        .I3(store_axis_input_to_output),
        .I4(temp_m_axis_tlast_reg),
        .O(m_axis_tlast_reg_i_1__3__0_n_0));
  LUT4 #(
    .INIT(16'hA222)) 
    m_axis_tlast_reg_i_2__1
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int),
        .I3(store_t),
        .O(store_axis_input_to_output));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(E),
        .D(m_axis_tlast_reg_i_1__3__0_n_0),
        .Q(int_aps_wght_m_axis_tlast),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAACCFAF0FAF0FAF0)) 
    m_axis_tvalid_reg_i_1__4
       (.I0(s_axis_tvalid_int__0),
        .I1(temp_m_axis_tvalid_reg),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_tready_reg_reg_0),
        .I4(s_axis_t_tready_int),
        .I5(store_t),
        .O(m_axis_tvalid_reg_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_reg_i_1__4_n_0),
        .Q(m_axis_tvalid_reg_reg_0),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_early),
        .Q(s_axis_tready_reg_reg_0),
        .R(Q));
  LUT4 #(
    .INIT(16'h0888)) 
    \temp_m_axis_tdata_reg[15]_i_1__5 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int),
        .I3(store_t),
        .O(store_axis_input_to_temp));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [0]),
        .Q(temp_m_axis_tdata_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [10]),
        .Q(temp_m_axis_tdata_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [11]),
        .Q(temp_m_axis_tdata_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [12]),
        .Q(temp_m_axis_tdata_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [13]),
        .Q(temp_m_axis_tdata_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [14]),
        .Q(temp_m_axis_tdata_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [15]),
        .Q(temp_m_axis_tdata_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [1]),
        .Q(temp_m_axis_tdata_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [2]),
        .Q(temp_m_axis_tdata_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [3]),
        .Q(temp_m_axis_tdata_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [4]),
        .Q(temp_m_axis_tdata_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [5]),
        .Q(temp_m_axis_tdata_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [6]),
        .Q(temp_m_axis_tdata_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [7]),
        .Q(temp_m_axis_tdata_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [8]),
        .Q(temp_m_axis_tdata_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [9]),
        .Q(temp_m_axis_tdata_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(s_axis_tlast_int),
        .Q(temp_m_axis_tlast_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0BFBFBF00808080)) 
    temp_m_axis_tvalid_reg_i_1__4
       (.I0(s_axis_tvalid_int__0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(s_axis_t_tready_int),
        .I4(store_t),
        .I5(temp_m_axis_tvalid_reg),
        .O(temp_m_axis_tvalid_reg_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(temp_m_axis_tvalid_reg_i_1__4_n_0),
        .Q(temp_m_axis_tvalid_reg),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axis_register" *) 
module KanTop_KanAcceleratorWrapper_0_0_axis_register_8
   (s_axis_tready_reg_reg_0,
    m_axis_tlast_reg_reg_0,
    s_axis_tready_reg_reg_1,
    temp_m_axis_tvalid_reg,
    int_axis_t_tvalid,
    m_axis_tlast_reg_reg_1,
    op1,
    m_axis_tvalid_reg_reg_0,
    AS,
    local_tlast_reg_reg,
    m_axis_tvalid_reg_reg_1,
    s_axis_tready_early_22,
    Q,
    s_axis_tready_early,
    core_clk,
    int_aps_wght_m_axis_tlast,
    int_aps_wght_m_axis_tvalid,
    m_axis_tvalid_reg_reg_2,
    temp_m_axis_tvalid_reg_reg_0,
    err_unalligned_data_reg_reg,
    int_axis_l_tvalid_0,
    int_aps_wght_m_axis_tdata,
    \pipe_reg[1][5] ,
    \pipe_reg[1][5]_0 ,
    \pipe_reg[1][5]_1 ,
    \pipe_reg[1][5]_2 ,
    \pipe_reg[1][5]_3 ,
    \fsm_state_next_reg[0]_i_1__6 ,
    \fsm_state_next_reg[0]_i_1__6_0 ,
    s_axis_tvalid_int__0_36,
    temp_m_axis_tvalid_reg_37);
  output s_axis_tready_reg_reg_0;
  output m_axis_tlast_reg_reg_0;
  output s_axis_tready_reg_reg_1;
  output temp_m_axis_tvalid_reg;
  output int_axis_t_tvalid;
  output m_axis_tlast_reg_reg_1;
  output [15:0]op1;
  output m_axis_tvalid_reg_reg_0;
  output [0:0]AS;
  output local_tlast_reg_reg;
  output m_axis_tvalid_reg_reg_1;
  output s_axis_tready_early_22;
  input [0:0]Q;
  input s_axis_tready_early;
  input core_clk;
  input [0:0]int_aps_wght_m_axis_tlast;
  input [0:0]int_aps_wght_m_axis_tvalid;
  input m_axis_tvalid_reg_reg_2;
  input temp_m_axis_tvalid_reg_reg_0;
  input err_unalligned_data_reg_reg;
  input int_axis_l_tvalid_0;
  input [15:0]int_aps_wght_m_axis_tdata;
  input \pipe_reg[1][5] ;
  input \pipe_reg[1][5]_0 ;
  input [0:0]\pipe_reg[1][5]_1 ;
  input [0:0]\pipe_reg[1][5]_2 ;
  input [0:0]\pipe_reg[1][5]_3 ;
  input \fsm_state_next_reg[0]_i_1__6 ;
  input [0:0]\fsm_state_next_reg[0]_i_1__6_0 ;
  input s_axis_tvalid_int__0_36;
  input temp_m_axis_tvalid_reg_37;

  wire [0:0]AS;
  wire [0:0]Q;
  wire core_clk;
  wire err_unalligned_data_reg_reg;
  wire \fsm_state_next_reg[0]_i_1__6 ;
  wire [0:0]\fsm_state_next_reg[0]_i_1__6_0 ;
  wire [15:0]int_aps_wght_m_axis_tdata;
  wire [0:0]int_aps_wght_m_axis_tlast;
  wire [0:0]int_aps_wght_m_axis_tvalid;
  wire int_axis_l_tvalid_0;
  wire int_axis_t_tvalid;
  wire local_tlast_reg_reg;
  wire m_axis_tlast_reg_i_1__38_n_0;
  wire m_axis_tlast_reg_reg_0;
  wire m_axis_tlast_reg_reg_1;
  wire m_axis_tvalid_reg_i_1__43_n_0;
  wire m_axis_tvalid_reg_reg_0;
  wire m_axis_tvalid_reg_reg_1;
  wire m_axis_tvalid_reg_reg_2;
  wire [15:0]op1;
  wire \pipe_reg[1][5] ;
  wire \pipe_reg[1][5]_0 ;
  wire [0:0]\pipe_reg[1][5]_1 ;
  wire [0:0]\pipe_reg[1][5]_2 ;
  wire [0:0]\pipe_reg[1][5]_3 ;
  wire s_axis_tready_early;
  wire s_axis_tready_early_22;
  wire s_axis_tready_reg_reg_0;
  wire s_axis_tready_reg_reg_1;
  wire s_axis_tvalid_int__0_36;
  wire \temp_m_axis_tdata_reg[15]_i_1__34_n_0 ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[0] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[10] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[11] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[12] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[13] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[14] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[15] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[1] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[2] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[3] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[4] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[5] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[6] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[7] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[8] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[9] ;
  wire temp_m_axis_tlast_reg;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_37;
  wire temp_m_axis_tvalid_reg_i_1__38_n_0;
  wire temp_m_axis_tvalid_reg_reg_0;

  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_10__6
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .I4(int_aps_wght_m_axis_tdata[12]),
        .O(op1[12]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_11__6
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .I4(int_aps_wght_m_axis_tdata[11]),
        .O(op1[11]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_12__6
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .I4(int_aps_wght_m_axis_tdata[10]),
        .O(op1[10]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_13__6
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .I4(int_aps_wght_m_axis_tdata[9]),
        .O(op1[9]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_14__6
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .I4(int_aps_wght_m_axis_tdata[8]),
        .O(op1[8]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_15__6
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .I4(int_aps_wght_m_axis_tdata[7]),
        .O(op1[7]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_16__6
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .I4(int_aps_wght_m_axis_tdata[6]),
        .O(op1[6]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_17__6
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .I4(int_aps_wght_m_axis_tdata[5]),
        .O(op1[5]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_18__6
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .I4(int_aps_wght_m_axis_tdata[4]),
        .O(op1[4]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_19__6
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .I4(int_aps_wght_m_axis_tdata[3]),
        .O(op1[3]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_20__6
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .I4(int_aps_wght_m_axis_tdata[2]),
        .O(op1[2]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_21__6
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .I4(int_aps_wght_m_axis_tdata[1]),
        .O(op1[1]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_22__6
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .I4(int_aps_wght_m_axis_tdata[0]),
        .O(op1[0]));
  LUT3 #(
    .INIT(8'hF2)) 
    acc_reg_reg_i_3__5
       (.I0(s_axis_tready_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(temp_m_axis_tvalid_reg_reg_0),
        .O(s_axis_tready_reg_reg_1));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_7__6
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .I4(int_aps_wght_m_axis_tdata[15]),
        .O(op1[15]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_8__6
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .I4(int_aps_wght_m_axis_tdata[14]),
        .O(op1[14]));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    acc_reg_reg_i_9__6
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .I4(int_aps_wght_m_axis_tdata[13]),
        .O(op1[13]));
  LUT2 #(
    .INIT(4'h8)) 
    bypass_add_reg_0_i_2__3
       (.I0(int_axis_t_tvalid),
        .I1(int_axis_l_tvalid_0),
        .O(m_axis_tvalid_reg_reg_1));
  LUT6 #(
    .INIT(64'h0088808880880088)) 
    \fsm_state_next_reg[0]_i_2__6 
       (.I0(\fsm_state_next_reg[0]_i_1__6 ),
        .I1(\fsm_state_next_reg[0]_i_1__6_0 ),
        .I2(int_axis_t_tvalid),
        .I3(int_axis_l_tvalid_0),
        .I4(err_unalligned_data_reg_reg),
        .I5(m_axis_tlast_reg_reg_0),
        .O(local_tlast_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT4 #(
    .INIT(16'h2080)) 
    \fsm_state_next_reg[2]_i_3__3 
       (.I0(int_axis_t_tvalid),
        .I1(m_axis_tlast_reg_reg_0),
        .I2(int_axis_l_tvalid_0),
        .I3(err_unalligned_data_reg_reg),
        .O(AS));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT4 #(
    .INIT(16'h1FFF)) 
    \fsm_state_next_reg[2]_i_4__6 
       (.I0(m_axis_tlast_reg_reg_0),
        .I1(err_unalligned_data_reg_reg),
        .I2(int_axis_l_tvalid_0),
        .I3(int_axis_t_tvalid),
        .O(m_axis_tlast_reg_reg_1));
  LUT5 #(
    .INIT(32'hFFB04F00)) 
    m_axis_tlast_reg_i_1__38
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(temp_m_axis_tlast_reg),
        .I4(int_aps_wght_m_axis_tlast),
        .O(m_axis_tlast_reg_i_1__38_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(s_axis_tready_reg_reg_1),
        .D(m_axis_tlast_reg_i_1__38_n_0),
        .Q(m_axis_tlast_reg_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFE5C5C5CAE0C0C0C)) 
    m_axis_tvalid_reg_i_1__43
       (.I0(s_axis_tready_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(temp_m_axis_tvalid_reg_reg_0),
        .I3(m_axis_tvalid_reg_reg_2),
        .I4(int_aps_wght_m_axis_tvalid),
        .I5(temp_m_axis_tvalid_reg),
        .O(m_axis_tvalid_reg_i_1__43_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_reg_i_1__43_n_0),
        .Q(int_axis_t_tvalid),
        .R(Q));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pipe[1][5]_i_2 
       (.I0(AS),
        .I1(\pipe_reg[1][5] ),
        .I2(\pipe_reg[1][5]_0 ),
        .I3(\pipe_reg[1][5]_1 ),
        .I4(\pipe_reg[1][5]_2 ),
        .I5(\pipe_reg[1][5]_3 ),
        .O(m_axis_tvalid_reg_reg_0));
  LUT5 #(
    .INIT(32'h88888FFF)) 
    s_axis_tready_reg_i_1__11
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_2),
        .I2(int_aps_wght_m_axis_tvalid),
        .I3(s_axis_tvalid_int__0_36),
        .I4(temp_m_axis_tvalid_reg_37),
        .O(s_axis_tready_early_22));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_early),
        .Q(s_axis_tready_reg_reg_0),
        .R(Q));
  LUT3 #(
    .INIT(8'h40)) 
    \temp_m_axis_tdata_reg[15]_i_1__34 
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .O(\temp_m_axis_tdata_reg[15]_i_1__34_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__34_n_0 ),
        .D(int_aps_wght_m_axis_tdata[0]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__34_n_0 ),
        .D(int_aps_wght_m_axis_tdata[10]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__34_n_0 ),
        .D(int_aps_wght_m_axis_tdata[11]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__34_n_0 ),
        .D(int_aps_wght_m_axis_tdata[12]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__34_n_0 ),
        .D(int_aps_wght_m_axis_tdata[13]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__34_n_0 ),
        .D(int_aps_wght_m_axis_tdata[14]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__34_n_0 ),
        .D(int_aps_wght_m_axis_tdata[15]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__34_n_0 ),
        .D(int_aps_wght_m_axis_tdata[1]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__34_n_0 ),
        .D(int_aps_wght_m_axis_tdata[2]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__34_n_0 ),
        .D(int_aps_wght_m_axis_tdata[3]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__34_n_0 ),
        .D(int_aps_wght_m_axis_tdata[4]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__34_n_0 ),
        .D(int_aps_wght_m_axis_tdata[5]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__34_n_0 ),
        .D(int_aps_wght_m_axis_tdata[6]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__34_n_0 ),
        .D(int_aps_wght_m_axis_tdata[7]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__34_n_0 ),
        .D(int_aps_wght_m_axis_tdata[8]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__34_n_0 ),
        .D(int_aps_wght_m_axis_tdata[9]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[15]_i_1__34_n_0 ),
        .D(int_aps_wght_m_axis_tlast),
        .Q(temp_m_axis_tlast_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF8F00FF00800000)) 
    temp_m_axis_tvalid_reg_i_1__38
       (.I0(int_aps_wght_m_axis_tvalid),
        .I1(m_axis_tvalid_reg_reg_2),
        .I2(int_axis_t_tvalid),
        .I3(temp_m_axis_tvalid_reg_reg_0),
        .I4(s_axis_tready_reg_reg_0),
        .I5(temp_m_axis_tvalid_reg),
        .O(temp_m_axis_tvalid_reg_i_1__38_n_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(temp_m_axis_tvalid_reg_i_1__38_n_0),
        .Q(temp_m_axis_tvalid_reg),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axis_register" *) 
module KanTop_KanAcceleratorWrapper_0_0_axis_register__parameterized0
   (s_axis_tready_reg_reg_0,
    m_axis_tlast_reg_reg_0,
    s_axis_tready_reg_reg_1,
    \m_axis_tkeep_reg_reg[0]_0 ,
    D,
    s_axis_tlast_int,
    p_4_in,
    s_axis_tvalid_int__0,
    s_axis_tlast_int_0,
    p_4_in_1,
    s_axis_tvalid_int__0_2,
    s_axis_tlast_int_3,
    p_4_in_4,
    s_axis_tvalid_int__0_5,
    s_axis_tlast_int_6,
    p_4_in_7,
    s_axis_tvalid_int__0_8,
    s_axis_tlast_int_9,
    p_4_in_10,
    s_axis_tvalid_int__0_11,
    s_axis_tlast_int_12,
    p_4_in_13,
    s_axis_tvalid_int__0_14,
    s_axis_tlast_int_15,
    p_4_in_16,
    s_axis_tvalid_int__0_17,
    s_axis_tlast_int_18,
    p_4_in_19,
    s_axis_tvalid_int__0_20,
    \m_axis_tdata_reg_reg[127]_0 ,
    Q,
    core_clk,
    int_adp_wght_m_axis_tlast,
    int_adp_wght_m_axis_tvalid,
    \m_axis_pipe_reg_reg[0]_21 ,
    m_terminate_frame_reg,
    operation_busy_bus,
    s_axis_tready_int,
    \locked_channels_reg_reg[7] ,
    s_axis_tready_int_22,
    s_axis_tready_int_23,
    s_axis_tready_int_24,
    s_axis_tready_int_25,
    s_axis_tready_int_26,
    s_axis_tready_int_27,
    s_axis_tready_int_28,
    CO,
    temp_m_axis_tlast_reg_reg_0,
    temp_m_axis_tlast_reg_reg_1,
    temp_m_axis_tlast_reg_reg_2,
    temp_m_axis_tlast_reg_reg_3,
    temp_m_axis_tlast_reg_reg_4,
    temp_m_axis_tlast_reg_reg_5,
    temp_m_axis_tlast_reg_reg_6);
  output s_axis_tready_reg_reg_0;
  output m_axis_tlast_reg_reg_0;
  output s_axis_tready_reg_reg_1;
  output \m_axis_tkeep_reg_reg[0]_0 ;
  output [7:0]D;
  output s_axis_tlast_int;
  output p_4_in;
  output s_axis_tvalid_int__0;
  output s_axis_tlast_int_0;
  output p_4_in_1;
  output s_axis_tvalid_int__0_2;
  output s_axis_tlast_int_3;
  output p_4_in_4;
  output s_axis_tvalid_int__0_5;
  output s_axis_tlast_int_6;
  output p_4_in_7;
  output s_axis_tvalid_int__0_8;
  output s_axis_tlast_int_9;
  output p_4_in_10;
  output s_axis_tvalid_int__0_11;
  output s_axis_tlast_int_12;
  output p_4_in_13;
  output s_axis_tvalid_int__0_14;
  output s_axis_tlast_int_15;
  output p_4_in_16;
  output s_axis_tvalid_int__0_17;
  output s_axis_tlast_int_18;
  output p_4_in_19;
  output s_axis_tvalid_int__0_20;
  output [127:0]\m_axis_tdata_reg_reg[127]_0 ;
  input [0:0]Q;
  input core_clk;
  input int_adp_wght_m_axis_tlast;
  input int_adp_wght_m_axis_tvalid;
  input [136:0]\m_axis_pipe_reg_reg[0]_21 ;
  input m_terminate_frame_reg;
  input [7:0]operation_busy_bus;
  input s_axis_tready_int;
  input [7:0]\locked_channels_reg_reg[7] ;
  input s_axis_tready_int_22;
  input s_axis_tready_int_23;
  input s_axis_tready_int_24;
  input s_axis_tready_int_25;
  input s_axis_tready_int_26;
  input s_axis_tready_int_27;
  input s_axis_tready_int_28;
  input [0:0]CO;
  input [0:0]temp_m_axis_tlast_reg_reg_0;
  input [0:0]temp_m_axis_tlast_reg_reg_1;
  input [0:0]temp_m_axis_tlast_reg_reg_2;
  input [0:0]temp_m_axis_tlast_reg_reg_3;
  input [0:0]temp_m_axis_tlast_reg_reg_4;
  input [0:0]temp_m_axis_tlast_reg_reg_5;
  input [0:0]temp_m_axis_tlast_reg_reg_6;

  wire [0:0]CO;
  wire [7:0]D;
  wire [0:0]Q;
  wire core_clk;
  wire int_adp_wght_m_axis_tlast;
  wire int_adp_wght_m_axis_tvalid;
  wire [7:0]int_axis_tkeep;
  wire int_axis_tvalid;
  wire [7:0]\locked_channels_reg_reg[7] ;
  wire [136:0]\m_axis_pipe_reg_reg[0]_21 ;
  wire \m_axis_tdata_reg[0]_i_1__26_n_0 ;
  wire \m_axis_tdata_reg[100]_i_1_n_0 ;
  wire \m_axis_tdata_reg[101]_i_1_n_0 ;
  wire \m_axis_tdata_reg[102]_i_1_n_0 ;
  wire \m_axis_tdata_reg[103]_i_1_n_0 ;
  wire \m_axis_tdata_reg[104]_i_1_n_0 ;
  wire \m_axis_tdata_reg[105]_i_1_n_0 ;
  wire \m_axis_tdata_reg[106]_i_1_n_0 ;
  wire \m_axis_tdata_reg[107]_i_1_n_0 ;
  wire \m_axis_tdata_reg[108]_i_1_n_0 ;
  wire \m_axis_tdata_reg[109]_i_1_n_0 ;
  wire \m_axis_tdata_reg[10]_i_1__26_n_0 ;
  wire \m_axis_tdata_reg[110]_i_1_n_0 ;
  wire \m_axis_tdata_reg[111]_i_1_n_0 ;
  wire \m_axis_tdata_reg[112]_i_1_n_0 ;
  wire \m_axis_tdata_reg[113]_i_1_n_0 ;
  wire \m_axis_tdata_reg[114]_i_1_n_0 ;
  wire \m_axis_tdata_reg[115]_i_1_n_0 ;
  wire \m_axis_tdata_reg[116]_i_1_n_0 ;
  wire \m_axis_tdata_reg[117]_i_1_n_0 ;
  wire \m_axis_tdata_reg[118]_i_1_n_0 ;
  wire \m_axis_tdata_reg[119]_i_1_n_0 ;
  wire \m_axis_tdata_reg[11]_i_1__21_n_0 ;
  wire \m_axis_tdata_reg[120]_i_1_n_0 ;
  wire \m_axis_tdata_reg[121]_i_1_n_0 ;
  wire \m_axis_tdata_reg[122]_i_1_n_0 ;
  wire \m_axis_tdata_reg[123]_i_1_n_0 ;
  wire \m_axis_tdata_reg[124]_i_1_n_0 ;
  wire \m_axis_tdata_reg[125]_i_1_n_0 ;
  wire \m_axis_tdata_reg[126]_i_1_n_0 ;
  wire \m_axis_tdata_reg[127]_i_1_n_0 ;
  wire \m_axis_tdata_reg[127]_i_2_n_0 ;
  wire \m_axis_tdata_reg[12]_i_1__21_n_0 ;
  wire \m_axis_tdata_reg[13]_i_1__26_n_0 ;
  wire \m_axis_tdata_reg[14]_i_1__21_n_0 ;
  wire \m_axis_tdata_reg[15]_i_1__21_n_0 ;
  wire \m_axis_tdata_reg[16]_i_1__1_n_0 ;
  wire \m_axis_tdata_reg[17]_i_1__1_n_0 ;
  wire \m_axis_tdata_reg[18]_i_1__1_n_0 ;
  wire \m_axis_tdata_reg[19]_i_1__1_n_0 ;
  wire \m_axis_tdata_reg[1]_i_1__26_n_0 ;
  wire \m_axis_tdata_reg[20]_i_1__1_n_0 ;
  wire \m_axis_tdata_reg[21]_i_1__1_n_0 ;
  wire \m_axis_tdata_reg[22]_i_1__1_n_0 ;
  wire \m_axis_tdata_reg[23]_i_1__1_n_0 ;
  wire \m_axis_tdata_reg[24]_i_1__1_n_0 ;
  wire \m_axis_tdata_reg[25]_i_1__1_n_0 ;
  wire \m_axis_tdata_reg[26]_i_1__1_n_0 ;
  wire \m_axis_tdata_reg[27]_i_1__1_n_0 ;
  wire \m_axis_tdata_reg[28]_i_1__1_n_0 ;
  wire \m_axis_tdata_reg[29]_i_1__1_n_0 ;
  wire \m_axis_tdata_reg[2]_i_1__26_n_0 ;
  wire \m_axis_tdata_reg[30]_i_1__1_n_0 ;
  wire \m_axis_tdata_reg[31]_i_1__1_n_0 ;
  wire \m_axis_tdata_reg[32]_i_1_n_0 ;
  wire \m_axis_tdata_reg[33]_i_1_n_0 ;
  wire \m_axis_tdata_reg[34]_i_1_n_0 ;
  wire \m_axis_tdata_reg[35]_i_1_n_0 ;
  wire \m_axis_tdata_reg[36]_i_1_n_0 ;
  wire \m_axis_tdata_reg[37]_i_1_n_0 ;
  wire \m_axis_tdata_reg[38]_i_1_n_0 ;
  wire \m_axis_tdata_reg[39]_i_1_n_0 ;
  wire \m_axis_tdata_reg[3]_i_1__26_n_0 ;
  wire \m_axis_tdata_reg[40]_i_1_n_0 ;
  wire \m_axis_tdata_reg[41]_i_1_n_0 ;
  wire \m_axis_tdata_reg[42]_i_1_n_0 ;
  wire \m_axis_tdata_reg[43]_i_1_n_0 ;
  wire \m_axis_tdata_reg[44]_i_1_n_0 ;
  wire \m_axis_tdata_reg[45]_i_1_n_0 ;
  wire \m_axis_tdata_reg[46]_i_1_n_0 ;
  wire \m_axis_tdata_reg[47]_i_1_n_0 ;
  wire \m_axis_tdata_reg[48]_i_1_n_0 ;
  wire \m_axis_tdata_reg[49]_i_1_n_0 ;
  wire \m_axis_tdata_reg[4]_i_1__26_n_0 ;
  wire \m_axis_tdata_reg[50]_i_1_n_0 ;
  wire \m_axis_tdata_reg[51]_i_1_n_0 ;
  wire \m_axis_tdata_reg[52]_i_1_n_0 ;
  wire \m_axis_tdata_reg[53]_i_1_n_0 ;
  wire \m_axis_tdata_reg[54]_i_1_n_0 ;
  wire \m_axis_tdata_reg[55]_i_1_n_0 ;
  wire \m_axis_tdata_reg[56]_i_1_n_0 ;
  wire \m_axis_tdata_reg[57]_i_1_n_0 ;
  wire \m_axis_tdata_reg[58]_i_1_n_0 ;
  wire \m_axis_tdata_reg[59]_i_1_n_0 ;
  wire \m_axis_tdata_reg[5]_i_1__26_n_0 ;
  wire \m_axis_tdata_reg[60]_i_1_n_0 ;
  wire \m_axis_tdata_reg[61]_i_1_n_0 ;
  wire \m_axis_tdata_reg[62]_i_1_n_0 ;
  wire \m_axis_tdata_reg[63]_i_1_n_0 ;
  wire \m_axis_tdata_reg[64]_i_1_n_0 ;
  wire \m_axis_tdata_reg[65]_i_1_n_0 ;
  wire \m_axis_tdata_reg[66]_i_1_n_0 ;
  wire \m_axis_tdata_reg[67]_i_1_n_0 ;
  wire \m_axis_tdata_reg[68]_i_1_n_0 ;
  wire \m_axis_tdata_reg[69]_i_1_n_0 ;
  wire \m_axis_tdata_reg[6]_i_1__26_n_0 ;
  wire \m_axis_tdata_reg[70]_i_1_n_0 ;
  wire \m_axis_tdata_reg[71]_i_1_n_0 ;
  wire \m_axis_tdata_reg[72]_i_1_n_0 ;
  wire \m_axis_tdata_reg[73]_i_1_n_0 ;
  wire \m_axis_tdata_reg[74]_i_1_n_0 ;
  wire \m_axis_tdata_reg[75]_i_1_n_0 ;
  wire \m_axis_tdata_reg[76]_i_1_n_0 ;
  wire \m_axis_tdata_reg[77]_i_1_n_0 ;
  wire \m_axis_tdata_reg[78]_i_1_n_0 ;
  wire \m_axis_tdata_reg[79]_i_1_n_0 ;
  wire \m_axis_tdata_reg[7]_i_1__26_n_0 ;
  wire \m_axis_tdata_reg[80]_i_1_n_0 ;
  wire \m_axis_tdata_reg[81]_i_1_n_0 ;
  wire \m_axis_tdata_reg[82]_i_1_n_0 ;
  wire \m_axis_tdata_reg[83]_i_1_n_0 ;
  wire \m_axis_tdata_reg[84]_i_1_n_0 ;
  wire \m_axis_tdata_reg[85]_i_1_n_0 ;
  wire \m_axis_tdata_reg[86]_i_1_n_0 ;
  wire \m_axis_tdata_reg[87]_i_1_n_0 ;
  wire \m_axis_tdata_reg[88]_i_1_n_0 ;
  wire \m_axis_tdata_reg[89]_i_1_n_0 ;
  wire \m_axis_tdata_reg[8]_i_1__26_n_0 ;
  wire \m_axis_tdata_reg[90]_i_1_n_0 ;
  wire \m_axis_tdata_reg[91]_i_1_n_0 ;
  wire \m_axis_tdata_reg[92]_i_1_n_0 ;
  wire \m_axis_tdata_reg[93]_i_1_n_0 ;
  wire \m_axis_tdata_reg[94]_i_1_n_0 ;
  wire \m_axis_tdata_reg[95]_i_1_n_0 ;
  wire \m_axis_tdata_reg[96]_i_1_n_0 ;
  wire \m_axis_tdata_reg[97]_i_1_n_0 ;
  wire \m_axis_tdata_reg[98]_i_1_n_0 ;
  wire \m_axis_tdata_reg[99]_i_1_n_0 ;
  wire \m_axis_tdata_reg[9]_i_1__26_n_0 ;
  wire [127:0]\m_axis_tdata_reg_reg[127]_0 ;
  wire \m_axis_tkeep_reg[0]_i_1_n_0 ;
  wire \m_axis_tkeep_reg[1]_i_1_n_0 ;
  wire \m_axis_tkeep_reg[2]_i_1_n_0 ;
  wire \m_axis_tkeep_reg[3]_i_1_n_0 ;
  wire \m_axis_tkeep_reg[4]_i_1_n_0 ;
  wire \m_axis_tkeep_reg[5]_i_1_n_0 ;
  wire \m_axis_tkeep_reg[6]_i_1_n_0 ;
  wire \m_axis_tkeep_reg[7]_i_1_n_0 ;
  wire \m_axis_tkeep_reg_reg[0]_0 ;
  wire m_axis_tlast_reg_i_1__26_n_0;
  wire m_axis_tlast_reg_reg_0;
  wire m_axis_tvalid_reg_i_1__3_n_0;
  wire m_terminate_frame_reg;
  wire [7:6]new_transfer0;
  wire [7:0]operation_busy_bus;
  wire p_4_in;
  wire p_4_in_1;
  wire p_4_in_10;
  wire p_4_in_13;
  wire p_4_in_16;
  wire p_4_in_19;
  wire p_4_in_4;
  wire p_4_in_7;
  wire s_axis_tlast_int;
  wire s_axis_tlast_int_0;
  wire s_axis_tlast_int_12;
  wire s_axis_tlast_int_15;
  wire s_axis_tlast_int_18;
  wire s_axis_tlast_int_3;
  wire s_axis_tlast_int_6;
  wire s_axis_tlast_int_9;
  wire s_axis_tready_early;
  wire s_axis_tready_int;
  wire s_axis_tready_int_22;
  wire s_axis_tready_int_23;
  wire s_axis_tready_int_24;
  wire s_axis_tready_int_25;
  wire s_axis_tready_int_26;
  wire s_axis_tready_int_27;
  wire s_axis_tready_int_28;
  wire s_axis_tready_reg_i_3_n_0;
  wire s_axis_tready_reg_i_4_n_0;
  wire s_axis_tready_reg_reg_0;
  wire s_axis_tready_reg_reg_1;
  wire s_axis_tvalid_int__0;
  wire s_axis_tvalid_int__0_11;
  wire s_axis_tvalid_int__0_14;
  wire s_axis_tvalid_int__0_17;
  wire s_axis_tvalid_int__0_2;
  wire s_axis_tvalid_int__0_20;
  wire s_axis_tvalid_int__0_5;
  wire s_axis_tvalid_int__0_8;
  wire [127:0]temp_m_axis_tdata_reg;
  wire \temp_m_axis_tdata_reg[127]_i_1_n_0 ;
  wire [7:0]temp_m_axis_tkeep_reg;
  wire temp_m_axis_tlast_reg;
  wire [0:0]temp_m_axis_tlast_reg_reg_0;
  wire [0:0]temp_m_axis_tlast_reg_reg_1;
  wire [0:0]temp_m_axis_tlast_reg_reg_2;
  wire [0:0]temp_m_axis_tlast_reg_reg_3;
  wire [0:0]temp_m_axis_tlast_reg_reg_4;
  wire [0:0]temp_m_axis_tlast_reg_reg_5;
  wire [0:0]temp_m_axis_tlast_reg_reg_6;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_i_1__3_n_0;

  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'hFF80FF00)) 
    \locked_channels_reg[0]_i_1 
       (.I0(operation_busy_bus[0]),
        .I1(s_axis_tready_int),
        .I2(int_axis_tvalid),
        .I3(\locked_channels_reg_reg[7] [0]),
        .I4(int_axis_tkeep[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'hFF80FF00)) 
    \locked_channels_reg[1]_i_1 
       (.I0(operation_busy_bus[1]),
        .I1(s_axis_tready_int_22),
        .I2(int_axis_tvalid),
        .I3(\locked_channels_reg_reg[7] [1]),
        .I4(int_axis_tkeep[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'hFF80FF00)) 
    \locked_channels_reg[2]_i_1 
       (.I0(operation_busy_bus[2]),
        .I1(s_axis_tready_int_23),
        .I2(int_axis_tvalid),
        .I3(\locked_channels_reg_reg[7] [2]),
        .I4(int_axis_tkeep[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'hFF80FF00)) 
    \locked_channels_reg[3]_i_1 
       (.I0(operation_busy_bus[3]),
        .I1(s_axis_tready_int_24),
        .I2(int_axis_tvalid),
        .I3(\locked_channels_reg_reg[7] [3]),
        .I4(int_axis_tkeep[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'hFF80FF00)) 
    \locked_channels_reg[4]_i_1 
       (.I0(operation_busy_bus[4]),
        .I1(s_axis_tready_int_25),
        .I2(int_axis_tvalid),
        .I3(\locked_channels_reg_reg[7] [4]),
        .I4(int_axis_tkeep[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'hFF80FF00)) 
    \locked_channels_reg[5]_i_1 
       (.I0(operation_busy_bus[5]),
        .I1(s_axis_tready_int_26),
        .I2(int_axis_tvalid),
        .I3(\locked_channels_reg_reg[7] [5]),
        .I4(int_axis_tkeep[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'hFF80FF00)) 
    \locked_channels_reg[6]_i_1 
       (.I0(operation_busy_bus[6]),
        .I1(s_axis_tready_int_27),
        .I2(int_axis_tvalid),
        .I3(\locked_channels_reg_reg[7] [6]),
        .I4(int_axis_tkeep[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'hFF80FF00)) 
    \locked_channels_reg[7]_i_2 
       (.I0(operation_busy_bus[7]),
        .I1(s_axis_tready_int_28),
        .I2(int_axis_tvalid),
        .I3(\locked_channels_reg_reg[7] [7]),
        .I4(int_axis_tkeep[7]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[0]_i_1__26 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [0]),
        .I4(temp_m_axis_tdata_reg[0]),
        .O(\m_axis_tdata_reg[0]_i_1__26_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[100]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [100]),
        .I4(temp_m_axis_tdata_reg[100]),
        .O(\m_axis_tdata_reg[100]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[101]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [101]),
        .I4(temp_m_axis_tdata_reg[101]),
        .O(\m_axis_tdata_reg[101]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[102]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [102]),
        .I4(temp_m_axis_tdata_reg[102]),
        .O(\m_axis_tdata_reg[102]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[103]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [103]),
        .I4(temp_m_axis_tdata_reg[103]),
        .O(\m_axis_tdata_reg[103]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[104]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [104]),
        .I4(temp_m_axis_tdata_reg[104]),
        .O(\m_axis_tdata_reg[104]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[105]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [105]),
        .I4(temp_m_axis_tdata_reg[105]),
        .O(\m_axis_tdata_reg[105]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[106]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [106]),
        .I4(temp_m_axis_tdata_reg[106]),
        .O(\m_axis_tdata_reg[106]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[107]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [107]),
        .I4(temp_m_axis_tdata_reg[107]),
        .O(\m_axis_tdata_reg[107]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[108]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [108]),
        .I4(temp_m_axis_tdata_reg[108]),
        .O(\m_axis_tdata_reg[108]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[109]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [109]),
        .I4(temp_m_axis_tdata_reg[109]),
        .O(\m_axis_tdata_reg[109]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[10]_i_1__26 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [10]),
        .I4(temp_m_axis_tdata_reg[10]),
        .O(\m_axis_tdata_reg[10]_i_1__26_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[110]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [110]),
        .I4(temp_m_axis_tdata_reg[110]),
        .O(\m_axis_tdata_reg[110]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[111]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [111]),
        .I4(temp_m_axis_tdata_reg[111]),
        .O(\m_axis_tdata_reg[111]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[112]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [112]),
        .I4(temp_m_axis_tdata_reg[112]),
        .O(\m_axis_tdata_reg[112]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[113]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [113]),
        .I4(temp_m_axis_tdata_reg[113]),
        .O(\m_axis_tdata_reg[113]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[114]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [114]),
        .I4(temp_m_axis_tdata_reg[114]),
        .O(\m_axis_tdata_reg[114]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[115]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [115]),
        .I4(temp_m_axis_tdata_reg[115]),
        .O(\m_axis_tdata_reg[115]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[116]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [116]),
        .I4(temp_m_axis_tdata_reg[116]),
        .O(\m_axis_tdata_reg[116]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[117]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [117]),
        .I4(temp_m_axis_tdata_reg[117]),
        .O(\m_axis_tdata_reg[117]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[118]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [118]),
        .I4(temp_m_axis_tdata_reg[118]),
        .O(\m_axis_tdata_reg[118]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[119]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [119]),
        .I4(temp_m_axis_tdata_reg[119]),
        .O(\m_axis_tdata_reg[119]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[11]_i_1__21 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [11]),
        .I4(temp_m_axis_tdata_reg[11]),
        .O(\m_axis_tdata_reg[11]_i_1__21_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[120]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [120]),
        .I4(temp_m_axis_tdata_reg[120]),
        .O(\m_axis_tdata_reg[120]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[121]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [121]),
        .I4(temp_m_axis_tdata_reg[121]),
        .O(\m_axis_tdata_reg[121]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[122]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [122]),
        .I4(temp_m_axis_tdata_reg[122]),
        .O(\m_axis_tdata_reg[122]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[123]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [123]),
        .I4(temp_m_axis_tdata_reg[123]),
        .O(\m_axis_tdata_reg[123]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[124]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [124]),
        .I4(temp_m_axis_tdata_reg[124]),
        .O(\m_axis_tdata_reg[124]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[125]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [125]),
        .I4(temp_m_axis_tdata_reg[125]),
        .O(\m_axis_tdata_reg[125]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[126]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [126]),
        .I4(temp_m_axis_tdata_reg[126]),
        .O(\m_axis_tdata_reg[126]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \m_axis_tdata_reg[127]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .O(\m_axis_tdata_reg[127]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[127]_i_2 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [127]),
        .I4(temp_m_axis_tdata_reg[127]),
        .O(\m_axis_tdata_reg[127]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[12]_i_1__21 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [12]),
        .I4(temp_m_axis_tdata_reg[12]),
        .O(\m_axis_tdata_reg[12]_i_1__21_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[13]_i_1__26 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [13]),
        .I4(temp_m_axis_tdata_reg[13]),
        .O(\m_axis_tdata_reg[13]_i_1__26_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[14]_i_1__21 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [14]),
        .I4(temp_m_axis_tdata_reg[14]),
        .O(\m_axis_tdata_reg[14]_i_1__21_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[15]_i_1__21 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [15]),
        .I4(temp_m_axis_tdata_reg[15]),
        .O(\m_axis_tdata_reg[15]_i_1__21_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[16]_i_1__1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [16]),
        .I4(temp_m_axis_tdata_reg[16]),
        .O(\m_axis_tdata_reg[16]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[17]_i_1__1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [17]),
        .I4(temp_m_axis_tdata_reg[17]),
        .O(\m_axis_tdata_reg[17]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[18]_i_1__1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [18]),
        .I4(temp_m_axis_tdata_reg[18]),
        .O(\m_axis_tdata_reg[18]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[19]_i_1__1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [19]),
        .I4(temp_m_axis_tdata_reg[19]),
        .O(\m_axis_tdata_reg[19]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[1]_i_1__26 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [1]),
        .I4(temp_m_axis_tdata_reg[1]),
        .O(\m_axis_tdata_reg[1]_i_1__26_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[20]_i_1__1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [20]),
        .I4(temp_m_axis_tdata_reg[20]),
        .O(\m_axis_tdata_reg[20]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[21]_i_1__1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [21]),
        .I4(temp_m_axis_tdata_reg[21]),
        .O(\m_axis_tdata_reg[21]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[22]_i_1__1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [22]),
        .I4(temp_m_axis_tdata_reg[22]),
        .O(\m_axis_tdata_reg[22]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[23]_i_1__1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [23]),
        .I4(temp_m_axis_tdata_reg[23]),
        .O(\m_axis_tdata_reg[23]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[24]_i_1__1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [24]),
        .I4(temp_m_axis_tdata_reg[24]),
        .O(\m_axis_tdata_reg[24]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[25]_i_1__1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [25]),
        .I4(temp_m_axis_tdata_reg[25]),
        .O(\m_axis_tdata_reg[25]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[26]_i_1__1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [26]),
        .I4(temp_m_axis_tdata_reg[26]),
        .O(\m_axis_tdata_reg[26]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[27]_i_1__1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [27]),
        .I4(temp_m_axis_tdata_reg[27]),
        .O(\m_axis_tdata_reg[27]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[28]_i_1__1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [28]),
        .I4(temp_m_axis_tdata_reg[28]),
        .O(\m_axis_tdata_reg[28]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[29]_i_1__1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [29]),
        .I4(temp_m_axis_tdata_reg[29]),
        .O(\m_axis_tdata_reg[29]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[2]_i_1__26 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [2]),
        .I4(temp_m_axis_tdata_reg[2]),
        .O(\m_axis_tdata_reg[2]_i_1__26_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[30]_i_1__1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [30]),
        .I4(temp_m_axis_tdata_reg[30]),
        .O(\m_axis_tdata_reg[30]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[31]_i_1__1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [31]),
        .I4(temp_m_axis_tdata_reg[31]),
        .O(\m_axis_tdata_reg[31]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[32]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [32]),
        .I4(temp_m_axis_tdata_reg[32]),
        .O(\m_axis_tdata_reg[32]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[33]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [33]),
        .I4(temp_m_axis_tdata_reg[33]),
        .O(\m_axis_tdata_reg[33]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[34]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [34]),
        .I4(temp_m_axis_tdata_reg[34]),
        .O(\m_axis_tdata_reg[34]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[35]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [35]),
        .I4(temp_m_axis_tdata_reg[35]),
        .O(\m_axis_tdata_reg[35]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[36]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [36]),
        .I4(temp_m_axis_tdata_reg[36]),
        .O(\m_axis_tdata_reg[36]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[37]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [37]),
        .I4(temp_m_axis_tdata_reg[37]),
        .O(\m_axis_tdata_reg[37]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[38]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [38]),
        .I4(temp_m_axis_tdata_reg[38]),
        .O(\m_axis_tdata_reg[38]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[39]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [39]),
        .I4(temp_m_axis_tdata_reg[39]),
        .O(\m_axis_tdata_reg[39]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[3]_i_1__26 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [3]),
        .I4(temp_m_axis_tdata_reg[3]),
        .O(\m_axis_tdata_reg[3]_i_1__26_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[40]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [40]),
        .I4(temp_m_axis_tdata_reg[40]),
        .O(\m_axis_tdata_reg[40]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[41]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [41]),
        .I4(temp_m_axis_tdata_reg[41]),
        .O(\m_axis_tdata_reg[41]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[42]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [42]),
        .I4(temp_m_axis_tdata_reg[42]),
        .O(\m_axis_tdata_reg[42]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[43]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [43]),
        .I4(temp_m_axis_tdata_reg[43]),
        .O(\m_axis_tdata_reg[43]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[44]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [44]),
        .I4(temp_m_axis_tdata_reg[44]),
        .O(\m_axis_tdata_reg[44]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[45]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [45]),
        .I4(temp_m_axis_tdata_reg[45]),
        .O(\m_axis_tdata_reg[45]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[46]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [46]),
        .I4(temp_m_axis_tdata_reg[46]),
        .O(\m_axis_tdata_reg[46]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[47]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [47]),
        .I4(temp_m_axis_tdata_reg[47]),
        .O(\m_axis_tdata_reg[47]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[48]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [48]),
        .I4(temp_m_axis_tdata_reg[48]),
        .O(\m_axis_tdata_reg[48]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[49]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [49]),
        .I4(temp_m_axis_tdata_reg[49]),
        .O(\m_axis_tdata_reg[49]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[4]_i_1__26 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [4]),
        .I4(temp_m_axis_tdata_reg[4]),
        .O(\m_axis_tdata_reg[4]_i_1__26_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[50]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [50]),
        .I4(temp_m_axis_tdata_reg[50]),
        .O(\m_axis_tdata_reg[50]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[51]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [51]),
        .I4(temp_m_axis_tdata_reg[51]),
        .O(\m_axis_tdata_reg[51]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[52]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [52]),
        .I4(temp_m_axis_tdata_reg[52]),
        .O(\m_axis_tdata_reg[52]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[53]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [53]),
        .I4(temp_m_axis_tdata_reg[53]),
        .O(\m_axis_tdata_reg[53]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[54]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [54]),
        .I4(temp_m_axis_tdata_reg[54]),
        .O(\m_axis_tdata_reg[54]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[55]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [55]),
        .I4(temp_m_axis_tdata_reg[55]),
        .O(\m_axis_tdata_reg[55]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[56]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [56]),
        .I4(temp_m_axis_tdata_reg[56]),
        .O(\m_axis_tdata_reg[56]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[57]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [57]),
        .I4(temp_m_axis_tdata_reg[57]),
        .O(\m_axis_tdata_reg[57]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[58]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [58]),
        .I4(temp_m_axis_tdata_reg[58]),
        .O(\m_axis_tdata_reg[58]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[59]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [59]),
        .I4(temp_m_axis_tdata_reg[59]),
        .O(\m_axis_tdata_reg[59]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[5]_i_1__26 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [5]),
        .I4(temp_m_axis_tdata_reg[5]),
        .O(\m_axis_tdata_reg[5]_i_1__26_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[60]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [60]),
        .I4(temp_m_axis_tdata_reg[60]),
        .O(\m_axis_tdata_reg[60]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[61]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [61]),
        .I4(temp_m_axis_tdata_reg[61]),
        .O(\m_axis_tdata_reg[61]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[62]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [62]),
        .I4(temp_m_axis_tdata_reg[62]),
        .O(\m_axis_tdata_reg[62]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[63]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [63]),
        .I4(temp_m_axis_tdata_reg[63]),
        .O(\m_axis_tdata_reg[63]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[64]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [64]),
        .I4(temp_m_axis_tdata_reg[64]),
        .O(\m_axis_tdata_reg[64]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[65]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [65]),
        .I4(temp_m_axis_tdata_reg[65]),
        .O(\m_axis_tdata_reg[65]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[66]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [66]),
        .I4(temp_m_axis_tdata_reg[66]),
        .O(\m_axis_tdata_reg[66]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[67]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [67]),
        .I4(temp_m_axis_tdata_reg[67]),
        .O(\m_axis_tdata_reg[67]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[68]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [68]),
        .I4(temp_m_axis_tdata_reg[68]),
        .O(\m_axis_tdata_reg[68]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[69]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [69]),
        .I4(temp_m_axis_tdata_reg[69]),
        .O(\m_axis_tdata_reg[69]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[6]_i_1__26 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [6]),
        .I4(temp_m_axis_tdata_reg[6]),
        .O(\m_axis_tdata_reg[6]_i_1__26_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[70]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [70]),
        .I4(temp_m_axis_tdata_reg[70]),
        .O(\m_axis_tdata_reg[70]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[71]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [71]),
        .I4(temp_m_axis_tdata_reg[71]),
        .O(\m_axis_tdata_reg[71]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[72]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [72]),
        .I4(temp_m_axis_tdata_reg[72]),
        .O(\m_axis_tdata_reg[72]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[73]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [73]),
        .I4(temp_m_axis_tdata_reg[73]),
        .O(\m_axis_tdata_reg[73]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[74]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [74]),
        .I4(temp_m_axis_tdata_reg[74]),
        .O(\m_axis_tdata_reg[74]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[75]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [75]),
        .I4(temp_m_axis_tdata_reg[75]),
        .O(\m_axis_tdata_reg[75]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[76]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [76]),
        .I4(temp_m_axis_tdata_reg[76]),
        .O(\m_axis_tdata_reg[76]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[77]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [77]),
        .I4(temp_m_axis_tdata_reg[77]),
        .O(\m_axis_tdata_reg[77]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[78]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [78]),
        .I4(temp_m_axis_tdata_reg[78]),
        .O(\m_axis_tdata_reg[78]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[79]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [79]),
        .I4(temp_m_axis_tdata_reg[79]),
        .O(\m_axis_tdata_reg[79]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[7]_i_1__26 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [7]),
        .I4(temp_m_axis_tdata_reg[7]),
        .O(\m_axis_tdata_reg[7]_i_1__26_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[80]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [80]),
        .I4(temp_m_axis_tdata_reg[80]),
        .O(\m_axis_tdata_reg[80]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[81]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [81]),
        .I4(temp_m_axis_tdata_reg[81]),
        .O(\m_axis_tdata_reg[81]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[82]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [82]),
        .I4(temp_m_axis_tdata_reg[82]),
        .O(\m_axis_tdata_reg[82]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[83]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [83]),
        .I4(temp_m_axis_tdata_reg[83]),
        .O(\m_axis_tdata_reg[83]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[84]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [84]),
        .I4(temp_m_axis_tdata_reg[84]),
        .O(\m_axis_tdata_reg[84]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[85]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [85]),
        .I4(temp_m_axis_tdata_reg[85]),
        .O(\m_axis_tdata_reg[85]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[86]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [86]),
        .I4(temp_m_axis_tdata_reg[86]),
        .O(\m_axis_tdata_reg[86]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[87]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [87]),
        .I4(temp_m_axis_tdata_reg[87]),
        .O(\m_axis_tdata_reg[87]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[88]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [88]),
        .I4(temp_m_axis_tdata_reg[88]),
        .O(\m_axis_tdata_reg[88]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[89]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [89]),
        .I4(temp_m_axis_tdata_reg[89]),
        .O(\m_axis_tdata_reg[89]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[8]_i_1__26 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [8]),
        .I4(temp_m_axis_tdata_reg[8]),
        .O(\m_axis_tdata_reg[8]_i_1__26_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[90]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [90]),
        .I4(temp_m_axis_tdata_reg[90]),
        .O(\m_axis_tdata_reg[90]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[91]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [91]),
        .I4(temp_m_axis_tdata_reg[91]),
        .O(\m_axis_tdata_reg[91]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[92]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [92]),
        .I4(temp_m_axis_tdata_reg[92]),
        .O(\m_axis_tdata_reg[92]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[93]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [93]),
        .I4(temp_m_axis_tdata_reg[93]),
        .O(\m_axis_tdata_reg[93]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[94]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [94]),
        .I4(temp_m_axis_tdata_reg[94]),
        .O(\m_axis_tdata_reg[94]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[95]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [95]),
        .I4(temp_m_axis_tdata_reg[95]),
        .O(\m_axis_tdata_reg[95]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[96]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [96]),
        .I4(temp_m_axis_tdata_reg[96]),
        .O(\m_axis_tdata_reg[96]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[97]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [97]),
        .I4(temp_m_axis_tdata_reg[97]),
        .O(\m_axis_tdata_reg[97]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[98]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [98]),
        .I4(temp_m_axis_tdata_reg[98]),
        .O(\m_axis_tdata_reg[98]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[99]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [99]),
        .I4(temp_m_axis_tdata_reg[99]),
        .O(\m_axis_tdata_reg[99]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[9]_i_1__26 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [9]),
        .I4(temp_m_axis_tdata_reg[9]),
        .O(\m_axis_tdata_reg[9]_i_1__26_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[0]_i_1__26_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[100] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[100]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [100]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[101] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[101]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [101]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[102] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[102]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [102]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[103] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[103]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [103]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[104] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[104]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [104]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[105] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[105]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [105]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[106] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[106]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [106]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[107] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[107]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [107]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[108] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[108]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [108]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[109] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[109]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [109]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[10]_i_1__26_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[110] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[110]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [110]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[111] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[111]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [111]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[112] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[112]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [112]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[113] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[113]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [113]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[114] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[114]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [114]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[115] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[115]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [115]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[116] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[116]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [116]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[117] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[117]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [117]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[118] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[118]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [118]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[119] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[119]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [119]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[11]_i_1__21_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[120] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[120]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [120]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[121] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[121]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [121]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[122] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[122]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [122]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[123] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[123]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [123]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[124] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[124]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [124]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[125] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[125]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [125]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[126] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[126]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [126]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[127] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[127]_i_2_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [127]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[12]_i_1__21_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[13]_i_1__26_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[14]_i_1__21_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[15]_i_1__21_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[16] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[16]_i_1__1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[17] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[17]_i_1__1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[18] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[18]_i_1__1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[19] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[19]_i_1__1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[1]_i_1__26_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[20] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[20]_i_1__1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[21] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[21]_i_1__1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[22] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[22]_i_1__1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[23] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[23]_i_1__1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[24] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[24]_i_1__1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[25] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[25]_i_1__1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[26] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[26]_i_1__1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[27] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[27]_i_1__1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[28] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[28]_i_1__1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[29] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[29]_i_1__1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[2]_i_1__26_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[30] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[30]_i_1__1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[31] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[31]_i_1__1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[32] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[32]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[33] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[33]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[34] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[34]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[35] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[35]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[36] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[36]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[37] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[37]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[38] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[38]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[39] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[39]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[3]_i_1__26_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[40] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[40]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[41] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[41]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[42] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[42]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[43] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[43]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[44] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[44]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[45] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[45]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[46] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[46]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[47] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[47]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[48] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[48]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[49] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[49]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[4]_i_1__26_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[50] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[50]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[51] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[51]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[52] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[52]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[53] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[53]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[54] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[54]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[55] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[55]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[56] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[56]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[57] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[57]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[58] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[58]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[59] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[59]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[5]_i_1__26_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[60] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[60]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[61] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[61]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[62] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[62]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[63] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[63]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[64] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[64]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [64]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[65] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[65]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [65]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[66] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[66]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [66]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[67] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[67]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [67]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[68] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[68]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [68]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[69] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[69]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [69]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[6]_i_1__26_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[70] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[70]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [70]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[71] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[71]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [71]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[72] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[72]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [72]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[73] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[73]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [73]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[74] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[74]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [74]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[75] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[75]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [75]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[76] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[76]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [76]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[77] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[77]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [77]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[78] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[78]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [78]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[79] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[79]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [79]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[7]_i_1__26_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[80] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[80]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [80]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[81] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[81]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [81]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[82] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[82]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [82]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[83] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[83]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [83]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[84] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[84]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [84]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[85] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[85]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [85]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[86] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[86]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [86]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[87] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[87]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [87]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[88] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[88]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [88]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[89] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[89]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [89]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[8]_i_1__26_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[90] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[90]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [90]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[91] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[91]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [91]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[92] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[92]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [92]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[93] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[93]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [93]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[94] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[94]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [94]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[95] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[95]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [95]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[96] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[96]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [96]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[97] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[97]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [97]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[98] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[98]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [98]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[99] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[99]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [99]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[9]_i_1__26_n_0 ),
        .Q(\m_axis_tdata_reg_reg[127]_0 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tkeep_reg[0]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [128]),
        .I4(temp_m_axis_tkeep_reg[0]),
        .O(\m_axis_tkeep_reg[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tkeep_reg[1]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [129]),
        .I4(temp_m_axis_tkeep_reg[1]),
        .O(\m_axis_tkeep_reg[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tkeep_reg[2]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [130]),
        .I4(temp_m_axis_tkeep_reg[2]),
        .O(\m_axis_tkeep_reg[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tkeep_reg[3]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [131]),
        .I4(temp_m_axis_tkeep_reg[3]),
        .O(\m_axis_tkeep_reg[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tkeep_reg[4]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [132]),
        .I4(temp_m_axis_tkeep_reg[4]),
        .O(\m_axis_tkeep_reg[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tkeep_reg[5]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [133]),
        .I4(temp_m_axis_tkeep_reg[5]),
        .O(\m_axis_tkeep_reg[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tkeep_reg[6]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [134]),
        .I4(temp_m_axis_tkeep_reg[6]),
        .O(\m_axis_tkeep_reg[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tkeep_reg[7]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [135]),
        .I4(temp_m_axis_tkeep_reg[7]),
        .O(\m_axis_tkeep_reg[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tkeep_reg_reg[0] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tkeep_reg[0]_i_1_n_0 ),
        .Q(int_axis_tkeep[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tkeep_reg_reg[1] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tkeep_reg[1]_i_1_n_0 ),
        .Q(int_axis_tkeep[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tkeep_reg_reg[2] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tkeep_reg[2]_i_1_n_0 ),
        .Q(int_axis_tkeep[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tkeep_reg_reg[3] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tkeep_reg[3]_i_1_n_0 ),
        .Q(int_axis_tkeep[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tkeep_reg_reg[4] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tkeep_reg[4]_i_1_n_0 ),
        .Q(int_axis_tkeep[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tkeep_reg_reg[5] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tkeep_reg[5]_i_1_n_0 ),
        .Q(int_axis_tkeep[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tkeep_reg_reg[6] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tkeep_reg[6]_i_1_n_0 ),
        .Q(int_axis_tkeep[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tkeep_reg_reg[7] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_tkeep_reg[7]_i_1_n_0 ),
        .Q(int_axis_tkeep[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFF4FB0B0B000)) 
    m_axis_tlast_reg_i_1__26
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_pipe_reg_reg[0]_21 [136]),
        .I4(m_terminate_frame_reg),
        .I5(temp_m_axis_tlast_reg),
        .O(m_axis_tlast_reg_i_1__26_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(m_axis_tlast_reg_i_1__26_n_0),
        .Q(m_axis_tlast_reg_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'hAACCFAF0)) 
    m_axis_tvalid_reg_i_1__3
       (.I0(int_adp_wght_m_axis_tvalid),
        .I1(temp_m_axis_tvalid_reg),
        .I2(int_axis_tvalid),
        .I3(s_axis_tready_reg_reg_0),
        .I4(\m_axis_tkeep_reg_reg[0]_0 ),
        .O(m_axis_tvalid_reg_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_reg_i_1__3_n_0),
        .Q(int_axis_tvalid),
        .R(Q));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_0_i_3
       (.I0(s_axis_tready_reg_reg_0),
        .I1(int_adp_wght_m_axis_tvalid),
        .O(s_axis_tready_reg_reg_1));
  LUT4 #(
    .INIT(16'hABBB)) 
    s_axis_tready_reg_i_1__3
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(temp_m_axis_tvalid_reg),
        .I2(int_axis_tvalid),
        .I3(int_adp_wght_m_axis_tvalid),
        .O(s_axis_tready_early));
  LUT6 #(
    .INIT(64'h0000000051510051)) 
    s_axis_tready_reg_i_2
       (.I0(s_axis_tready_reg_i_3_n_0),
        .I1(int_axis_tkeep[0]),
        .I2(D[0]),
        .I3(int_axis_tkeep[1]),
        .I4(D[1]),
        .I5(s_axis_tready_reg_i_4_n_0),
        .O(\m_axis_tkeep_reg_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    s_axis_tready_reg_i_2__0
       (.I0(operation_busy_bus[0]),
        .I1(int_axis_tkeep[0]),
        .I2(\locked_channels_reg_reg[7] [0]),
        .I3(int_axis_tvalid),
        .O(s_axis_tvalid_int__0));
  LUT4 #(
    .INIT(16'h0800)) 
    s_axis_tready_reg_i_2__1
       (.I0(operation_busy_bus[1]),
        .I1(int_axis_tkeep[1]),
        .I2(\locked_channels_reg_reg[7] [1]),
        .I3(int_axis_tvalid),
        .O(s_axis_tvalid_int__0_2));
  LUT4 #(
    .INIT(16'h0800)) 
    s_axis_tready_reg_i_2__2
       (.I0(operation_busy_bus[2]),
        .I1(int_axis_tkeep[2]),
        .I2(\locked_channels_reg_reg[7] [2]),
        .I3(int_axis_tvalid),
        .O(s_axis_tvalid_int__0_5));
  LUT4 #(
    .INIT(16'h0800)) 
    s_axis_tready_reg_i_2__3
       (.I0(operation_busy_bus[3]),
        .I1(int_axis_tkeep[3]),
        .I2(\locked_channels_reg_reg[7] [3]),
        .I3(int_axis_tvalid),
        .O(s_axis_tvalid_int__0_8));
  LUT4 #(
    .INIT(16'h0800)) 
    s_axis_tready_reg_i_2__4
       (.I0(operation_busy_bus[4]),
        .I1(int_axis_tkeep[4]),
        .I2(\locked_channels_reg_reg[7] [4]),
        .I3(int_axis_tvalid),
        .O(s_axis_tvalid_int__0_11));
  LUT4 #(
    .INIT(16'h0800)) 
    s_axis_tready_reg_i_2__5
       (.I0(operation_busy_bus[5]),
        .I1(int_axis_tkeep[5]),
        .I2(\locked_channels_reg_reg[7] [5]),
        .I3(int_axis_tvalid),
        .O(s_axis_tvalid_int__0_14));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    s_axis_tready_reg_i_2__6
       (.I0(operation_busy_bus[6]),
        .I1(int_axis_tkeep[6]),
        .I2(\locked_channels_reg_reg[7] [6]),
        .I3(int_axis_tvalid),
        .O(s_axis_tvalid_int__0_17));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    s_axis_tready_reg_i_2__7
       (.I0(operation_busy_bus[7]),
        .I1(int_axis_tkeep[7]),
        .I2(\locked_channels_reg_reg[7] [7]),
        .I3(int_axis_tvalid),
        .O(s_axis_tvalid_int__0_20));
  LUT4 #(
    .INIT(16'h22F2)) 
    s_axis_tready_reg_i_3
       (.I0(int_axis_tkeep[2]),
        .I1(D[2]),
        .I2(int_axis_tkeep[3]),
        .I3(D[3]),
        .O(s_axis_tready_reg_i_3_n_0));
  LUT6 #(
    .INIT(64'h4F44FFFFFFFFFFFF)) 
    s_axis_tready_reg_i_4
       (.I0(D[5]),
        .I1(int_axis_tkeep[5]),
        .I2(D[4]),
        .I3(int_axis_tkeep[4]),
        .I4(new_transfer0[7]),
        .I5(new_transfer0[6]),
        .O(s_axis_tready_reg_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'hEAAAFFFF)) 
    s_axis_tready_reg_i_5
       (.I0(\locked_channels_reg_reg[7] [7]),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_int_28),
        .I3(operation_busy_bus[7]),
        .I4(int_axis_tkeep[7]),
        .O(new_transfer0[7]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'hEAAAFFFF)) 
    s_axis_tready_reg_i_6
       (.I0(\locked_channels_reg_reg[7] [6]),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_int_27),
        .I3(operation_busy_bus[6]),
        .I4(int_axis_tkeep[6]),
        .O(new_transfer0[6]));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_early),
        .Q(s_axis_tready_reg_reg_0),
        .R(Q));
  LUT3 #(
    .INIT(8'h40)) 
    \temp_m_axis_tdata_reg[127]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[0]_0 ),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .O(\temp_m_axis_tdata_reg[127]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [0]),
        .Q(temp_m_axis_tdata_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[100] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [100]),
        .Q(temp_m_axis_tdata_reg[100]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[101] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [101]),
        .Q(temp_m_axis_tdata_reg[101]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[102] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [102]),
        .Q(temp_m_axis_tdata_reg[102]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[103] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [103]),
        .Q(temp_m_axis_tdata_reg[103]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[104] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [104]),
        .Q(temp_m_axis_tdata_reg[104]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[105] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [105]),
        .Q(temp_m_axis_tdata_reg[105]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[106] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [106]),
        .Q(temp_m_axis_tdata_reg[106]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[107] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [107]),
        .Q(temp_m_axis_tdata_reg[107]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[108] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [108]),
        .Q(temp_m_axis_tdata_reg[108]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[109] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [109]),
        .Q(temp_m_axis_tdata_reg[109]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [10]),
        .Q(temp_m_axis_tdata_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[110] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [110]),
        .Q(temp_m_axis_tdata_reg[110]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[111] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [111]),
        .Q(temp_m_axis_tdata_reg[111]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[112] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [112]),
        .Q(temp_m_axis_tdata_reg[112]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[113] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [113]),
        .Q(temp_m_axis_tdata_reg[113]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[114] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [114]),
        .Q(temp_m_axis_tdata_reg[114]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[115] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [115]),
        .Q(temp_m_axis_tdata_reg[115]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[116] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [116]),
        .Q(temp_m_axis_tdata_reg[116]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[117] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [117]),
        .Q(temp_m_axis_tdata_reg[117]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[118] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [118]),
        .Q(temp_m_axis_tdata_reg[118]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[119] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [119]),
        .Q(temp_m_axis_tdata_reg[119]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [11]),
        .Q(temp_m_axis_tdata_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[120] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [120]),
        .Q(temp_m_axis_tdata_reg[120]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[121] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [121]),
        .Q(temp_m_axis_tdata_reg[121]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[122] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [122]),
        .Q(temp_m_axis_tdata_reg[122]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[123] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [123]),
        .Q(temp_m_axis_tdata_reg[123]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[124] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [124]),
        .Q(temp_m_axis_tdata_reg[124]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[125] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [125]),
        .Q(temp_m_axis_tdata_reg[125]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[126] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [126]),
        .Q(temp_m_axis_tdata_reg[126]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[127] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [127]),
        .Q(temp_m_axis_tdata_reg[127]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [12]),
        .Q(temp_m_axis_tdata_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [13]),
        .Q(temp_m_axis_tdata_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [14]),
        .Q(temp_m_axis_tdata_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [15]),
        .Q(temp_m_axis_tdata_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[16] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [16]),
        .Q(temp_m_axis_tdata_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[17] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [17]),
        .Q(temp_m_axis_tdata_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[18] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [18]),
        .Q(temp_m_axis_tdata_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[19] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [19]),
        .Q(temp_m_axis_tdata_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [1]),
        .Q(temp_m_axis_tdata_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[20] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [20]),
        .Q(temp_m_axis_tdata_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[21] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [21]),
        .Q(temp_m_axis_tdata_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[22] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [22]),
        .Q(temp_m_axis_tdata_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[23] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [23]),
        .Q(temp_m_axis_tdata_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[24] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [24]),
        .Q(temp_m_axis_tdata_reg[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[25] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [25]),
        .Q(temp_m_axis_tdata_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[26] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [26]),
        .Q(temp_m_axis_tdata_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[27] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [27]),
        .Q(temp_m_axis_tdata_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[28] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [28]),
        .Q(temp_m_axis_tdata_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[29] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [29]),
        .Q(temp_m_axis_tdata_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [2]),
        .Q(temp_m_axis_tdata_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[30] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [30]),
        .Q(temp_m_axis_tdata_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[31] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [31]),
        .Q(temp_m_axis_tdata_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[32] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [32]),
        .Q(temp_m_axis_tdata_reg[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[33] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [33]),
        .Q(temp_m_axis_tdata_reg[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[34] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [34]),
        .Q(temp_m_axis_tdata_reg[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[35] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [35]),
        .Q(temp_m_axis_tdata_reg[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[36] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [36]),
        .Q(temp_m_axis_tdata_reg[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[37] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [37]),
        .Q(temp_m_axis_tdata_reg[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[38] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [38]),
        .Q(temp_m_axis_tdata_reg[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[39] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [39]),
        .Q(temp_m_axis_tdata_reg[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [3]),
        .Q(temp_m_axis_tdata_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[40] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [40]),
        .Q(temp_m_axis_tdata_reg[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[41] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [41]),
        .Q(temp_m_axis_tdata_reg[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[42] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [42]),
        .Q(temp_m_axis_tdata_reg[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[43] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [43]),
        .Q(temp_m_axis_tdata_reg[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[44] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [44]),
        .Q(temp_m_axis_tdata_reg[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[45] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [45]),
        .Q(temp_m_axis_tdata_reg[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[46] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [46]),
        .Q(temp_m_axis_tdata_reg[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[47] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [47]),
        .Q(temp_m_axis_tdata_reg[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[48] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [48]),
        .Q(temp_m_axis_tdata_reg[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[49] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [49]),
        .Q(temp_m_axis_tdata_reg[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [4]),
        .Q(temp_m_axis_tdata_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[50] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [50]),
        .Q(temp_m_axis_tdata_reg[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[51] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [51]),
        .Q(temp_m_axis_tdata_reg[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[52] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [52]),
        .Q(temp_m_axis_tdata_reg[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[53] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [53]),
        .Q(temp_m_axis_tdata_reg[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[54] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [54]),
        .Q(temp_m_axis_tdata_reg[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[55] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [55]),
        .Q(temp_m_axis_tdata_reg[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[56] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [56]),
        .Q(temp_m_axis_tdata_reg[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[57] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [57]),
        .Q(temp_m_axis_tdata_reg[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[58] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [58]),
        .Q(temp_m_axis_tdata_reg[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[59] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [59]),
        .Q(temp_m_axis_tdata_reg[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [5]),
        .Q(temp_m_axis_tdata_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[60] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [60]),
        .Q(temp_m_axis_tdata_reg[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[61] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [61]),
        .Q(temp_m_axis_tdata_reg[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[62] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [62]),
        .Q(temp_m_axis_tdata_reg[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[63] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [63]),
        .Q(temp_m_axis_tdata_reg[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[64] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [64]),
        .Q(temp_m_axis_tdata_reg[64]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[65] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [65]),
        .Q(temp_m_axis_tdata_reg[65]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[66] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [66]),
        .Q(temp_m_axis_tdata_reg[66]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[67] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [67]),
        .Q(temp_m_axis_tdata_reg[67]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[68] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [68]),
        .Q(temp_m_axis_tdata_reg[68]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[69] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [69]),
        .Q(temp_m_axis_tdata_reg[69]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [6]),
        .Q(temp_m_axis_tdata_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[70] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [70]),
        .Q(temp_m_axis_tdata_reg[70]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[71] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [71]),
        .Q(temp_m_axis_tdata_reg[71]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[72] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [72]),
        .Q(temp_m_axis_tdata_reg[72]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[73] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [73]),
        .Q(temp_m_axis_tdata_reg[73]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[74] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [74]),
        .Q(temp_m_axis_tdata_reg[74]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[75] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [75]),
        .Q(temp_m_axis_tdata_reg[75]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[76] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [76]),
        .Q(temp_m_axis_tdata_reg[76]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[77] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [77]),
        .Q(temp_m_axis_tdata_reg[77]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[78] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [78]),
        .Q(temp_m_axis_tdata_reg[78]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[79] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [79]),
        .Q(temp_m_axis_tdata_reg[79]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [7]),
        .Q(temp_m_axis_tdata_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[80] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [80]),
        .Q(temp_m_axis_tdata_reg[80]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[81] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [81]),
        .Q(temp_m_axis_tdata_reg[81]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[82] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [82]),
        .Q(temp_m_axis_tdata_reg[82]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[83] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [83]),
        .Q(temp_m_axis_tdata_reg[83]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[84] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [84]),
        .Q(temp_m_axis_tdata_reg[84]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[85] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [85]),
        .Q(temp_m_axis_tdata_reg[85]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[86] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [86]),
        .Q(temp_m_axis_tdata_reg[86]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[87] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [87]),
        .Q(temp_m_axis_tdata_reg[87]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[88] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [88]),
        .Q(temp_m_axis_tdata_reg[88]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[89] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [89]),
        .Q(temp_m_axis_tdata_reg[89]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [8]),
        .Q(temp_m_axis_tdata_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[90] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [90]),
        .Q(temp_m_axis_tdata_reg[90]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[91] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [91]),
        .Q(temp_m_axis_tdata_reg[91]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[92] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [92]),
        .Q(temp_m_axis_tdata_reg[92]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[93] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [93]),
        .Q(temp_m_axis_tdata_reg[93]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[94] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [94]),
        .Q(temp_m_axis_tdata_reg[94]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[95] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [95]),
        .Q(temp_m_axis_tdata_reg[95]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[96] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [96]),
        .Q(temp_m_axis_tdata_reg[96]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[97] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [97]),
        .Q(temp_m_axis_tdata_reg[97]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[98] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [98]),
        .Q(temp_m_axis_tdata_reg[98]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[99] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [99]),
        .Q(temp_m_axis_tdata_reg[99]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [9]),
        .Q(temp_m_axis_tdata_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tkeep_reg_reg[0] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [128]),
        .Q(temp_m_axis_tkeep_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tkeep_reg_reg[1] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [129]),
        .Q(temp_m_axis_tkeep_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tkeep_reg_reg[2] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [130]),
        .Q(temp_m_axis_tkeep_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tkeep_reg_reg[3] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [131]),
        .Q(temp_m_axis_tkeep_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tkeep_reg_reg[4] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [132]),
        .Q(temp_m_axis_tkeep_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tkeep_reg_reg[5] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [133]),
        .Q(temp_m_axis_tkeep_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tkeep_reg_reg[6] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [134]),
        .Q(temp_m_axis_tkeep_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tkeep_reg_reg[7] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_21 [135]),
        .Q(temp_m_axis_tkeep_reg[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    temp_m_axis_tlast_reg_i_1__10
       (.I0(temp_m_axis_tlast_reg_reg_5),
        .I1(p_4_in_16),
        .I2(m_axis_tlast_reg_reg_0),
        .O(s_axis_tlast_int_15));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    temp_m_axis_tlast_reg_i_1__11
       (.I0(temp_m_axis_tlast_reg_reg_6),
        .I1(p_4_in_19),
        .I2(m_axis_tlast_reg_reg_0),
        .O(s_axis_tlast_int_18));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    temp_m_axis_tlast_reg_i_1__4
       (.I0(CO),
        .I1(p_4_in),
        .I2(m_axis_tlast_reg_reg_0),
        .O(s_axis_tlast_int));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    temp_m_axis_tlast_reg_i_1__5
       (.I0(temp_m_axis_tlast_reg_reg_0),
        .I1(p_4_in_1),
        .I2(m_axis_tlast_reg_reg_0),
        .O(s_axis_tlast_int_0));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    temp_m_axis_tlast_reg_i_1__6
       (.I0(temp_m_axis_tlast_reg_reg_1),
        .I1(p_4_in_4),
        .I2(m_axis_tlast_reg_reg_0),
        .O(s_axis_tlast_int_3));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    temp_m_axis_tlast_reg_i_1__7
       (.I0(temp_m_axis_tlast_reg_reg_2),
        .I1(p_4_in_7),
        .I2(m_axis_tlast_reg_reg_0),
        .O(s_axis_tlast_int_6));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    temp_m_axis_tlast_reg_i_1__8
       (.I0(temp_m_axis_tlast_reg_reg_3),
        .I1(p_4_in_10),
        .I2(m_axis_tlast_reg_reg_0),
        .O(s_axis_tlast_int_9));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    temp_m_axis_tlast_reg_i_1__9
       (.I0(temp_m_axis_tlast_reg_reg_4),
        .I1(p_4_in_13),
        .I2(m_axis_tlast_reg_reg_0),
        .O(s_axis_tlast_int_12));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    temp_m_axis_tlast_reg_i_2__1
       (.I0(int_axis_tvalid),
        .I1(\locked_channels_reg_reg[7] [0]),
        .I2(int_axis_tkeep[0]),
        .I3(operation_busy_bus[0]),
        .I4(s_axis_tready_int),
        .O(p_4_in));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    temp_m_axis_tlast_reg_i_2__2
       (.I0(int_axis_tvalid),
        .I1(\locked_channels_reg_reg[7] [1]),
        .I2(int_axis_tkeep[1]),
        .I3(operation_busy_bus[1]),
        .I4(s_axis_tready_int_22),
        .O(p_4_in_1));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    temp_m_axis_tlast_reg_i_2__3
       (.I0(int_axis_tvalid),
        .I1(\locked_channels_reg_reg[7] [2]),
        .I2(int_axis_tkeep[2]),
        .I3(operation_busy_bus[2]),
        .I4(s_axis_tready_int_23),
        .O(p_4_in_4));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    temp_m_axis_tlast_reg_i_2__4
       (.I0(int_axis_tvalid),
        .I1(\locked_channels_reg_reg[7] [3]),
        .I2(int_axis_tkeep[3]),
        .I3(operation_busy_bus[3]),
        .I4(s_axis_tready_int_24),
        .O(p_4_in_7));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    temp_m_axis_tlast_reg_i_2__5
       (.I0(int_axis_tvalid),
        .I1(\locked_channels_reg_reg[7] [4]),
        .I2(int_axis_tkeep[4]),
        .I3(operation_busy_bus[4]),
        .I4(s_axis_tready_int_25),
        .O(p_4_in_10));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    temp_m_axis_tlast_reg_i_2__6
       (.I0(int_axis_tvalid),
        .I1(\locked_channels_reg_reg[7] [5]),
        .I2(int_axis_tkeep[5]),
        .I3(operation_busy_bus[5]),
        .I4(s_axis_tready_int_26),
        .O(p_4_in_13));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    temp_m_axis_tlast_reg_i_2__7
       (.I0(int_axis_tvalid),
        .I1(\locked_channels_reg_reg[7] [6]),
        .I2(int_axis_tkeep[6]),
        .I3(operation_busy_bus[6]),
        .I4(s_axis_tready_int_27),
        .O(p_4_in_16));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    temp_m_axis_tlast_reg_i_2__8
       (.I0(int_axis_tvalid),
        .I1(\locked_channels_reg_reg[7] [7]),
        .I2(int_axis_tkeep[7]),
        .I3(operation_busy_bus[7]),
        .I4(s_axis_tready_int_28),
        .O(p_4_in_19));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[127]_i_1_n_0 ),
        .D(int_adp_wght_m_axis_tlast),
        .Q(temp_m_axis_tlast_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'hF0BF0080)) 
    temp_m_axis_tvalid_reg_i_1__3
       (.I0(int_adp_wght_m_axis_tvalid),
        .I1(int_axis_tvalid),
        .I2(s_axis_tready_reg_reg_0),
        .I3(\m_axis_tkeep_reg_reg[0]_0 ),
        .I4(temp_m_axis_tvalid_reg),
        .O(temp_m_axis_tvalid_reg_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(temp_m_axis_tvalid_reg_i_1__3_n_0),
        .Q(temp_m_axis_tvalid_reg),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axis_register" *) 
module KanTop_KanAcceleratorWrapper_0_0_axis_register__parameterized1
   (int_buf_rslt_m_axis_tvalid,
    E,
    int_buf_rslt_m_axis_tlast,
    \m_axis_tdata_reg_reg[13]_0 ,
    \m_axis_tdata_reg_reg[9]_0 ,
    Q,
    core_clk,
    s_axis_tready_early,
    m_axis_tlast_reg_reg_0,
    extra_sig_out,
    m_axis_tvalid_reg_reg_0,
    m_axis_tvalid_reg_reg_1,
    \temp_m_axis_tdata_reg_reg[13] ,
    \temp_m_axis_tdata_reg_reg[13]_0 ,
    int_buf_rslt_s_axis_tdata);
  output [0:0]int_buf_rslt_m_axis_tvalid;
  output [0:0]E;
  output [0:0]int_buf_rslt_m_axis_tlast;
  output [7:0]\m_axis_tdata_reg_reg[13]_0 ;
  output [3:0]\m_axis_tdata_reg_reg[9]_0 ;
  input [0:0]Q;
  input core_clk;
  input s_axis_tready_early;
  input m_axis_tlast_reg_reg_0;
  input [0:0]extra_sig_out;
  input [0:0]m_axis_tvalid_reg_reg_0;
  input [0:0]m_axis_tvalid_reg_reg_1;
  input [23:0]\temp_m_axis_tdata_reg_reg[13] ;
  input [1:0]\temp_m_axis_tdata_reg_reg[13]_0 ;
  input [11:0]int_buf_rslt_s_axis_tdata;

  wire [0:0]E;
  wire [0:0]Q;
  wire core_clk;
  wire [0:0]extra_sig_out;
  wire [13:2]int_buf_rslt_m_axis_tdata;
  wire [0:0]int_buf_rslt_m_axis_tlast;
  wire [0:0]int_buf_rslt_m_axis_tvalid;
  wire [11:0]int_buf_rslt_s_axis_tdata;
  wire [7:0]\m_axis_tdata_reg_reg[13]_0 ;
  wire [3:0]\m_axis_tdata_reg_reg[9]_0 ;
  wire m_axis_tlast_reg_reg_0;
  wire m_axis_tvalid_next;
  wire [0:0]m_axis_tvalid_reg_reg_0;
  wire [0:0]m_axis_tvalid_reg_reg_1;
  wire s_axis_tready_early;
  wire [23:0]\temp_m_axis_tdata_reg_reg[13] ;
  wire [1:0]\temp_m_axis_tdata_reg_reg[13]_0 ;

  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(E),
        .D(int_buf_rslt_s_axis_tdata[0]),
        .Q(\m_axis_tdata_reg_reg[9]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(E),
        .D(int_buf_rslt_s_axis_tdata[10]),
        .Q(int_buf_rslt_m_axis_tdata[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(E),
        .D(int_buf_rslt_s_axis_tdata[11]),
        .Q(int_buf_rslt_m_axis_tdata[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(E),
        .D(int_buf_rslt_s_axis_tdata[1]),
        .Q(\m_axis_tdata_reg_reg[9]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(E),
        .D(int_buf_rslt_s_axis_tdata[2]),
        .Q(int_buf_rslt_m_axis_tdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(E),
        .D(int_buf_rslt_s_axis_tdata[3]),
        .Q(int_buf_rslt_m_axis_tdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(E),
        .D(int_buf_rslt_s_axis_tdata[4]),
        .Q(int_buf_rslt_m_axis_tdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(E),
        .D(int_buf_rslt_s_axis_tdata[5]),
        .Q(int_buf_rslt_m_axis_tdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(E),
        .D(int_buf_rslt_s_axis_tdata[6]),
        .Q(int_buf_rslt_m_axis_tdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(E),
        .D(int_buf_rslt_s_axis_tdata[7]),
        .Q(int_buf_rslt_m_axis_tdata[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(E),
        .D(int_buf_rslt_s_axis_tdata[8]),
        .Q(\m_axis_tdata_reg_reg[9]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(E),
        .D(int_buf_rslt_s_axis_tdata[9]),
        .Q(\m_axis_tdata_reg_reg[9]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tlast_reg_reg_0),
        .Q(int_buf_rslt_m_axis_tlast),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h88B8B8B8)) 
    m_axis_tvalid_reg_i_1__24
       (.I0(extra_sig_out),
        .I1(E),
        .I2(int_buf_rslt_m_axis_tvalid),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(m_axis_tvalid_reg_reg_1),
        .O(m_axis_tvalid_next));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_next),
        .Q(int_buf_rslt_m_axis_tvalid),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_early),
        .Q(E),
        .R(Q));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \temp_m_axis_tdata_reg[10]_i_1__3 
       (.I0(int_buf_rslt_m_axis_tdata[10]),
        .I1(\temp_m_axis_tdata_reg_reg[13] [6]),
        .I2(\temp_m_axis_tdata_reg_reg[13] [14]),
        .I3(\temp_m_axis_tdata_reg_reg[13]_0 [1]),
        .I4(\temp_m_axis_tdata_reg_reg[13]_0 [0]),
        .I5(\temp_m_axis_tdata_reg_reg[13] [22]),
        .O(\m_axis_tdata_reg_reg[13]_0 [6]));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \temp_m_axis_tdata_reg[13]_i_2 
       (.I0(int_buf_rslt_m_axis_tdata[13]),
        .I1(\temp_m_axis_tdata_reg_reg[13] [7]),
        .I2(\temp_m_axis_tdata_reg_reg[13] [23]),
        .I3(\temp_m_axis_tdata_reg_reg[13]_0 [0]),
        .I4(\temp_m_axis_tdata_reg_reg[13]_0 [1]),
        .I5(\temp_m_axis_tdata_reg_reg[13] [15]),
        .O(\m_axis_tdata_reg_reg[13]_0 [7]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \temp_m_axis_tdata_reg[2]_i_1__3 
       (.I0(int_buf_rslt_m_axis_tdata[2]),
        .I1(\temp_m_axis_tdata_reg_reg[13] [0]),
        .I2(\temp_m_axis_tdata_reg_reg[13] [8]),
        .I3(\temp_m_axis_tdata_reg_reg[13]_0 [1]),
        .I4(\temp_m_axis_tdata_reg_reg[13]_0 [0]),
        .I5(\temp_m_axis_tdata_reg_reg[13] [16]),
        .O(\m_axis_tdata_reg_reg[13]_0 [0]));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \temp_m_axis_tdata_reg[3]_i_1__3 
       (.I0(int_buf_rslt_m_axis_tdata[3]),
        .I1(\temp_m_axis_tdata_reg_reg[13] [1]),
        .I2(\temp_m_axis_tdata_reg_reg[13] [17]),
        .I3(\temp_m_axis_tdata_reg_reg[13]_0 [0]),
        .I4(\temp_m_axis_tdata_reg_reg[13]_0 [1]),
        .I5(\temp_m_axis_tdata_reg_reg[13] [9]),
        .O(\m_axis_tdata_reg_reg[13]_0 [1]));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \temp_m_axis_tdata_reg[4]_i_1__3 
       (.I0(int_buf_rslt_m_axis_tdata[4]),
        .I1(\temp_m_axis_tdata_reg_reg[13] [2]),
        .I2(\temp_m_axis_tdata_reg_reg[13] [18]),
        .I3(\temp_m_axis_tdata_reg_reg[13]_0 [0]),
        .I4(\temp_m_axis_tdata_reg_reg[13]_0 [1]),
        .I5(\temp_m_axis_tdata_reg_reg[13] [10]),
        .O(\m_axis_tdata_reg_reg[13]_0 [2]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \temp_m_axis_tdata_reg[5]_i_1__3 
       (.I0(int_buf_rslt_m_axis_tdata[5]),
        .I1(\temp_m_axis_tdata_reg_reg[13] [3]),
        .I2(\temp_m_axis_tdata_reg_reg[13] [11]),
        .I3(\temp_m_axis_tdata_reg_reg[13]_0 [1]),
        .I4(\temp_m_axis_tdata_reg_reg[13]_0 [0]),
        .I5(\temp_m_axis_tdata_reg_reg[13] [19]),
        .O(\m_axis_tdata_reg_reg[13]_0 [3]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \temp_m_axis_tdata_reg[6]_i_1__3 
       (.I0(int_buf_rslt_m_axis_tdata[6]),
        .I1(\temp_m_axis_tdata_reg_reg[13] [4]),
        .I2(\temp_m_axis_tdata_reg_reg[13] [12]),
        .I3(\temp_m_axis_tdata_reg_reg[13]_0 [1]),
        .I4(\temp_m_axis_tdata_reg_reg[13]_0 [0]),
        .I5(\temp_m_axis_tdata_reg_reg[13] [20]),
        .O(\m_axis_tdata_reg_reg[13]_0 [4]));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \temp_m_axis_tdata_reg[7]_i_1__3 
       (.I0(int_buf_rslt_m_axis_tdata[7]),
        .I1(\temp_m_axis_tdata_reg_reg[13] [5]),
        .I2(\temp_m_axis_tdata_reg_reg[13] [21]),
        .I3(\temp_m_axis_tdata_reg_reg[13]_0 [0]),
        .I4(\temp_m_axis_tdata_reg_reg[13]_0 [1]),
        .I5(\temp_m_axis_tdata_reg_reg[13] [13]),
        .O(\m_axis_tdata_reg_reg[13]_0 [5]));
endmodule

(* ORIG_REF_NAME = "axis_register" *) 
module KanTop_KanAcceleratorWrapper_0_0_axis_register__parameterized1_54
   (int_buf_rslt_m_axis_tvalid,
    E,
    int_buf_rslt_m_axis_tlast,
    \m_axis_tdata_reg_reg[9]_0 ,
    \m_axis_tdata_reg_reg[13]_0 ,
    Q,
    core_clk,
    s_axis_tready_reg_reg_0,
    m_axis_tlast_reg_reg_0,
    m_axis_tvalid_reg_reg_0,
    m_axis_tvalid_reg_reg_1,
    m_axis_tvalid_reg_reg_2,
    \temp_m_axis_tdata_reg_reg[9] ,
    \temp_m_axis_tdata_reg_reg[9]_0 ,
    int_buf_rslt_s_axis_tdata);
  output [0:0]int_buf_rslt_m_axis_tvalid;
  output [0:0]E;
  output [0:0]int_buf_rslt_m_axis_tlast;
  output [3:0]\m_axis_tdata_reg_reg[9]_0 ;
  output [7:0]\m_axis_tdata_reg_reg[13]_0 ;
  input [0:0]Q;
  input core_clk;
  input s_axis_tready_reg_reg_0;
  input m_axis_tlast_reg_reg_0;
  input [0:0]m_axis_tvalid_reg_reg_0;
  input [0:0]m_axis_tvalid_reg_reg_1;
  input [0:0]m_axis_tvalid_reg_reg_2;
  input [11:0]\temp_m_axis_tdata_reg_reg[9] ;
  input [1:0]\temp_m_axis_tdata_reg_reg[9]_0 ;
  input [11:0]int_buf_rslt_s_axis_tdata;

  wire [0:0]E;
  wire [0:0]Q;
  wire core_clk;
  wire [25:16]int_buf_rslt_m_axis_tdata;
  wire [0:0]int_buf_rslt_m_axis_tlast;
  wire [0:0]int_buf_rslt_m_axis_tvalid;
  wire [11:0]int_buf_rslt_s_axis_tdata;
  wire [7:0]\m_axis_tdata_reg_reg[13]_0 ;
  wire [3:0]\m_axis_tdata_reg_reg[9]_0 ;
  wire m_axis_tlast_reg_reg_0;
  wire m_axis_tvalid_next;
  wire [0:0]m_axis_tvalid_reg_reg_0;
  wire [0:0]m_axis_tvalid_reg_reg_1;
  wire [0:0]m_axis_tvalid_reg_reg_2;
  wire s_axis_tready_reg_reg_0;
  wire [11:0]\temp_m_axis_tdata_reg_reg[9] ;
  wire [1:0]\temp_m_axis_tdata_reg_reg[9]_0 ;

  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(E),
        .D(int_buf_rslt_s_axis_tdata[0]),
        .Q(int_buf_rslt_m_axis_tdata[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(E),
        .D(int_buf_rslt_s_axis_tdata[10]),
        .Q(\m_axis_tdata_reg_reg[13]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(E),
        .D(int_buf_rslt_s_axis_tdata[11]),
        .Q(\m_axis_tdata_reg_reg[13]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(E),
        .D(int_buf_rslt_s_axis_tdata[1]),
        .Q(int_buf_rslt_m_axis_tdata[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(E),
        .D(int_buf_rslt_s_axis_tdata[2]),
        .Q(\m_axis_tdata_reg_reg[13]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(E),
        .D(int_buf_rslt_s_axis_tdata[3]),
        .Q(\m_axis_tdata_reg_reg[13]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(E),
        .D(int_buf_rslt_s_axis_tdata[4]),
        .Q(\m_axis_tdata_reg_reg[13]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(E),
        .D(int_buf_rslt_s_axis_tdata[5]),
        .Q(\m_axis_tdata_reg_reg[13]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(E),
        .D(int_buf_rslt_s_axis_tdata[6]),
        .Q(\m_axis_tdata_reg_reg[13]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(E),
        .D(int_buf_rslt_s_axis_tdata[7]),
        .Q(\m_axis_tdata_reg_reg[13]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(E),
        .D(int_buf_rslt_s_axis_tdata[8]),
        .Q(int_buf_rslt_m_axis_tdata[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(E),
        .D(int_buf_rslt_s_axis_tdata[9]),
        .Q(int_buf_rslt_m_axis_tdata[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tlast_reg_reg_0),
        .Q(int_buf_rslt_m_axis_tlast),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h88B8B8B8)) 
    m_axis_tvalid_reg_i_1__25
       (.I0(m_axis_tvalid_reg_reg_0),
        .I1(E),
        .I2(int_buf_rslt_m_axis_tvalid),
        .I3(m_axis_tvalid_reg_reg_1),
        .I4(m_axis_tvalid_reg_reg_2),
        .O(m_axis_tvalid_next));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_next),
        .Q(int_buf_rslt_m_axis_tvalid),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_reg_reg_0),
        .Q(E),
        .R(Q));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \temp_m_axis_tdata_reg[0]_i_1__3 
       (.I0(int_buf_rslt_m_axis_tdata[16]),
        .I1(\temp_m_axis_tdata_reg_reg[9] [8]),
        .I2(\temp_m_axis_tdata_reg_reg[9] [0]),
        .I3(\temp_m_axis_tdata_reg_reg[9]_0 [0]),
        .I4(\temp_m_axis_tdata_reg_reg[9]_0 [1]),
        .I5(\temp_m_axis_tdata_reg_reg[9] [4]),
        .O(\m_axis_tdata_reg_reg[9]_0 [0]));
  LUT6 #(
    .INIT(64'hFFCCAAF000CCAAF0)) 
    \temp_m_axis_tdata_reg[1]_i_1__3 
       (.I0(int_buf_rslt_m_axis_tdata[17]),
        .I1(\temp_m_axis_tdata_reg_reg[9] [5]),
        .I2(\temp_m_axis_tdata_reg_reg[9] [1]),
        .I3(\temp_m_axis_tdata_reg_reg[9]_0 [0]),
        .I4(\temp_m_axis_tdata_reg_reg[9]_0 [1]),
        .I5(\temp_m_axis_tdata_reg_reg[9] [9]),
        .O(\m_axis_tdata_reg_reg[9]_0 [1]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \temp_m_axis_tdata_reg[8]_i_1__3 
       (.I0(int_buf_rslt_m_axis_tdata[24]),
        .I1(\temp_m_axis_tdata_reg_reg[9] [10]),
        .I2(\temp_m_axis_tdata_reg_reg[9] [2]),
        .I3(\temp_m_axis_tdata_reg_reg[9]_0 [0]),
        .I4(\temp_m_axis_tdata_reg_reg[9]_0 [1]),
        .I5(\temp_m_axis_tdata_reg_reg[9] [6]),
        .O(\m_axis_tdata_reg_reg[9]_0 [2]));
  LUT6 #(
    .INIT(64'hFFCCAAF000CCAAF0)) 
    \temp_m_axis_tdata_reg[9]_i_1__3 
       (.I0(int_buf_rslt_m_axis_tdata[25]),
        .I1(\temp_m_axis_tdata_reg_reg[9] [7]),
        .I2(\temp_m_axis_tdata_reg_reg[9] [3]),
        .I3(\temp_m_axis_tdata_reg_reg[9]_0 [0]),
        .I4(\temp_m_axis_tdata_reg_reg[9]_0 [1]),
        .I5(\temp_m_axis_tdata_reg_reg[9] [11]),
        .O(\m_axis_tdata_reg_reg[9]_0 [3]));
endmodule

(* ORIG_REF_NAME = "axis_register" *) 
module KanTop_KanAcceleratorWrapper_0_0_axis_register__parameterized1_55
   (int_buf_rslt_m_axis_tvalid,
    E,
    int_buf_rslt_m_axis_tlast,
    \m_axis_tdata_reg_reg[13]_0 ,
    Q,
    core_clk,
    s_axis_tready_reg_reg_0,
    m_axis_tlast_reg_reg_0,
    m_axis_tvalid_reg_reg_0,
    m_axis_tvalid_reg_reg_1,
    m_axis_tvalid_reg_reg_2,
    int_buf_rslt_s_axis_tdata);
  output [0:0]int_buf_rslt_m_axis_tvalid;
  output [0:0]E;
  output [0:0]int_buf_rslt_m_axis_tlast;
  output [11:0]\m_axis_tdata_reg_reg[13]_0 ;
  input [0:0]Q;
  input core_clk;
  input s_axis_tready_reg_reg_0;
  input m_axis_tlast_reg_reg_0;
  input [0:0]m_axis_tvalid_reg_reg_0;
  input [0:0]m_axis_tvalid_reg_reg_1;
  input [0:0]m_axis_tvalid_reg_reg_2;
  input [11:0]int_buf_rslt_s_axis_tdata;

  wire [0:0]E;
  wire [0:0]Q;
  wire core_clk;
  wire [0:0]int_buf_rslt_m_axis_tlast;
  wire [0:0]int_buf_rslt_m_axis_tvalid;
  wire [11:0]int_buf_rslt_s_axis_tdata;
  wire [11:0]\m_axis_tdata_reg_reg[13]_0 ;
  wire m_axis_tlast_reg_reg_0;
  wire m_axis_tvalid_next;
  wire [0:0]m_axis_tvalid_reg_reg_0;
  wire [0:0]m_axis_tvalid_reg_reg_1;
  wire [0:0]m_axis_tvalid_reg_reg_2;
  wire s_axis_tready_reg_reg_0;

  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(E),
        .D(int_buf_rslt_s_axis_tdata[0]),
        .Q(\m_axis_tdata_reg_reg[13]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(E),
        .D(int_buf_rslt_s_axis_tdata[10]),
        .Q(\m_axis_tdata_reg_reg[13]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(E),
        .D(int_buf_rslt_s_axis_tdata[11]),
        .Q(\m_axis_tdata_reg_reg[13]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(E),
        .D(int_buf_rslt_s_axis_tdata[1]),
        .Q(\m_axis_tdata_reg_reg[13]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(E),
        .D(int_buf_rslt_s_axis_tdata[2]),
        .Q(\m_axis_tdata_reg_reg[13]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(E),
        .D(int_buf_rslt_s_axis_tdata[3]),
        .Q(\m_axis_tdata_reg_reg[13]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(E),
        .D(int_buf_rslt_s_axis_tdata[4]),
        .Q(\m_axis_tdata_reg_reg[13]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(E),
        .D(int_buf_rslt_s_axis_tdata[5]),
        .Q(\m_axis_tdata_reg_reg[13]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(E),
        .D(int_buf_rslt_s_axis_tdata[6]),
        .Q(\m_axis_tdata_reg_reg[13]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(E),
        .D(int_buf_rslt_s_axis_tdata[7]),
        .Q(\m_axis_tdata_reg_reg[13]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(E),
        .D(int_buf_rslt_s_axis_tdata[8]),
        .Q(\m_axis_tdata_reg_reg[13]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(E),
        .D(int_buf_rslt_s_axis_tdata[9]),
        .Q(\m_axis_tdata_reg_reg[13]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tlast_reg_reg_0),
        .Q(int_buf_rslt_m_axis_tlast),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h88B8B8B8)) 
    m_axis_tvalid_reg_i_1__26
       (.I0(m_axis_tvalid_reg_reg_0),
        .I1(E),
        .I2(int_buf_rslt_m_axis_tvalid),
        .I3(m_axis_tvalid_reg_reg_1),
        .I4(m_axis_tvalid_reg_reg_2),
        .O(m_axis_tvalid_next));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_next),
        .Q(int_buf_rslt_m_axis_tvalid),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_reg_reg_0),
        .Q(E),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axis_register" *) 
module KanTop_KanAcceleratorWrapper_0_0_axis_register__parameterized1_56
   (int_buf_rslt_m_axis_tvalid,
    E,
    int_buf_rslt_m_axis_tlast,
    current_s_tlast,
    \m_axis_tdata_reg_reg[13]_0 ,
    Q,
    core_clk,
    s_axis_tready_reg_reg_0,
    m_axis_tlast_reg_reg_0,
    m_axis_tvalid_reg_reg_0,
    m_axis_tvalid_reg_reg_1,
    m_axis_tvalid_reg_reg_2,
    temp_m_axis_tlast_reg_reg,
    temp_m_axis_tlast_reg_reg_0,
    int_buf_rslt_s_axis_tdata);
  output [0:0]int_buf_rslt_m_axis_tvalid;
  output [0:0]E;
  output [0:0]int_buf_rslt_m_axis_tlast;
  output current_s_tlast;
  output [11:0]\m_axis_tdata_reg_reg[13]_0 ;
  input [0:0]Q;
  input core_clk;
  input s_axis_tready_reg_reg_0;
  input m_axis_tlast_reg_reg_0;
  input [0:0]m_axis_tvalid_reg_reg_0;
  input [0:0]m_axis_tvalid_reg_reg_1;
  input [0:0]m_axis_tvalid_reg_reg_2;
  input [2:0]temp_m_axis_tlast_reg_reg;
  input [1:0]temp_m_axis_tlast_reg_reg_0;
  input [11:0]int_buf_rslt_s_axis_tdata;

  wire [0:0]E;
  wire [0:0]Q;
  wire core_clk;
  wire current_s_tlast;
  wire [0:0]int_buf_rslt_m_axis_tlast;
  wire [0:0]int_buf_rslt_m_axis_tvalid;
  wire [11:0]int_buf_rslt_s_axis_tdata;
  wire [11:0]\m_axis_tdata_reg_reg[13]_0 ;
  wire m_axis_tlast_reg_reg_0;
  wire m_axis_tvalid_next;
  wire [0:0]m_axis_tvalid_reg_reg_0;
  wire [0:0]m_axis_tvalid_reg_reg_1;
  wire [0:0]m_axis_tvalid_reg_reg_2;
  wire s_axis_tready_reg_reg_0;
  wire [2:0]temp_m_axis_tlast_reg_reg;
  wire [1:0]temp_m_axis_tlast_reg_reg_0;

  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(E),
        .D(int_buf_rslt_s_axis_tdata[0]),
        .Q(\m_axis_tdata_reg_reg[13]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(E),
        .D(int_buf_rslt_s_axis_tdata[10]),
        .Q(\m_axis_tdata_reg_reg[13]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(E),
        .D(int_buf_rslt_s_axis_tdata[11]),
        .Q(\m_axis_tdata_reg_reg[13]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(E),
        .D(int_buf_rslt_s_axis_tdata[1]),
        .Q(\m_axis_tdata_reg_reg[13]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(E),
        .D(int_buf_rslt_s_axis_tdata[2]),
        .Q(\m_axis_tdata_reg_reg[13]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(E),
        .D(int_buf_rslt_s_axis_tdata[3]),
        .Q(\m_axis_tdata_reg_reg[13]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(E),
        .D(int_buf_rslt_s_axis_tdata[4]),
        .Q(\m_axis_tdata_reg_reg[13]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(E),
        .D(int_buf_rslt_s_axis_tdata[5]),
        .Q(\m_axis_tdata_reg_reg[13]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(E),
        .D(int_buf_rslt_s_axis_tdata[6]),
        .Q(\m_axis_tdata_reg_reg[13]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(E),
        .D(int_buf_rslt_s_axis_tdata[7]),
        .Q(\m_axis_tdata_reg_reg[13]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(E),
        .D(int_buf_rslt_s_axis_tdata[8]),
        .Q(\m_axis_tdata_reg_reg[13]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(E),
        .D(int_buf_rslt_s_axis_tdata[9]),
        .Q(\m_axis_tdata_reg_reg[13]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tlast_reg_reg_0),
        .Q(int_buf_rslt_m_axis_tlast),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h88B8B8B8)) 
    m_axis_tvalid_reg_i_1__27
       (.I0(m_axis_tvalid_reg_reg_0),
        .I1(E),
        .I2(int_buf_rslt_m_axis_tvalid),
        .I3(m_axis_tvalid_reg_reg_1),
        .I4(m_axis_tvalid_reg_reg_2),
        .O(m_axis_tvalid_next));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_next),
        .Q(int_buf_rslt_m_axis_tvalid),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_reg_reg_0),
        .Q(E),
        .R(Q));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    temp_m_axis_tlast_reg_i_1__12
       (.I0(int_buf_rslt_m_axis_tlast),
        .I1(temp_m_axis_tlast_reg_reg[2]),
        .I2(temp_m_axis_tlast_reg_reg_0[1]),
        .I3(temp_m_axis_tlast_reg_reg[1]),
        .I4(temp_m_axis_tlast_reg_reg_0[0]),
        .I5(temp_m_axis_tlast_reg_reg[0]),
        .O(current_s_tlast));
endmodule

(* ORIG_REF_NAME = "axis_register" *) 
module KanTop_KanAcceleratorWrapper_0_0_axis_register__parameterized2
   (stage_2_out_axis_data_tready,
    int_axis_data_tlast,
    m_axis_tvalid_reg_reg_0,
    \m_axis_tdata_reg_reg[31]_0 ,
    Q,
    core_clk,
    stage_2_out_axis_data_tlast,
    stage_2_out_axis_data_tvalid,
    int_axis_data_tready,
    D);
  output stage_2_out_axis_data_tready;
  output int_axis_data_tlast;
  output m_axis_tvalid_reg_reg_0;
  output [31:0]\m_axis_tdata_reg_reg[31]_0 ;
  input [0:0]Q;
  input core_clk;
  input stage_2_out_axis_data_tlast;
  input stage_2_out_axis_data_tvalid;
  input int_axis_data_tready;
  input [31:0]D;

  wire [31:0]D;
  wire [0:0]Q;
  wire core_clk;
  wire int_axis_data_tlast;
  wire int_axis_data_tready;
  wire \m_axis_tdata_reg[0]_i_1__19_n_0 ;
  wire \m_axis_tdata_reg[10]_i_1__19_n_0 ;
  wire \m_axis_tdata_reg[11]_i_1__18_n_0 ;
  wire \m_axis_tdata_reg[12]_i_1__18_n_0 ;
  wire \m_axis_tdata_reg[13]_i_1__19_n_0 ;
  wire \m_axis_tdata_reg[14]_i_1__18_n_0 ;
  wire \m_axis_tdata_reg[15]_i_1__20_n_0 ;
  wire \m_axis_tdata_reg[16]_i_1__0_n_0 ;
  wire \m_axis_tdata_reg[17]_i_1__0_n_0 ;
  wire \m_axis_tdata_reg[18]_i_1__0_n_0 ;
  wire \m_axis_tdata_reg[19]_i_1__0_n_0 ;
  wire \m_axis_tdata_reg[1]_i_1__19_n_0 ;
  wire \m_axis_tdata_reg[20]_i_1__0_n_0 ;
  wire \m_axis_tdata_reg[21]_i_1__0_n_0 ;
  wire \m_axis_tdata_reg[22]_i_1__0_n_0 ;
  wire \m_axis_tdata_reg[23]_i_1__0_n_0 ;
  wire \m_axis_tdata_reg[24]_i_1__0_n_0 ;
  wire \m_axis_tdata_reg[25]_i_1__0_n_0 ;
  wire \m_axis_tdata_reg[26]_i_1__0_n_0 ;
  wire \m_axis_tdata_reg[27]_i_1__0_n_0 ;
  wire \m_axis_tdata_reg[28]_i_1__0_n_0 ;
  wire \m_axis_tdata_reg[29]_i_1__0_n_0 ;
  wire \m_axis_tdata_reg[2]_i_1__19_n_0 ;
  wire \m_axis_tdata_reg[30]_i_1__0_n_0 ;
  wire \m_axis_tdata_reg[31]_i_1__0_n_0 ;
  wire \m_axis_tdata_reg[31]_i_2__0_n_0 ;
  wire \m_axis_tdata_reg[3]_i_1__19_n_0 ;
  wire \m_axis_tdata_reg[4]_i_1__19_n_0 ;
  wire \m_axis_tdata_reg[5]_i_1__19_n_0 ;
  wire \m_axis_tdata_reg[6]_i_1__19_n_0 ;
  wire \m_axis_tdata_reg[7]_i_1__19_n_0 ;
  wire \m_axis_tdata_reg[8]_i_1__19_n_0 ;
  wire \m_axis_tdata_reg[9]_i_1__19_n_0 ;
  wire [31:0]\m_axis_tdata_reg_reg[31]_0 ;
  wire m_axis_tlast_reg_i_1__19_n_0;
  wire m_axis_tvalid_reg_i_1__20_n_0;
  wire m_axis_tvalid_reg_reg_0;
  wire s_axis_tready_early;
  wire stage_2_out_axis_data_tlast;
  wire stage_2_out_axis_data_tready;
  wire stage_2_out_axis_data_tvalid;
  wire store_axis_input_to_temp;
  wire \temp_m_axis_tdata_reg_reg_n_0_[0] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[10] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[11] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[12] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[13] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[14] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[15] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[16] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[17] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[18] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[19] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[1] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[20] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[21] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[22] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[23] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[24] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[25] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[26] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[27] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[28] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[29] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[2] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[30] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[31] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[3] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[4] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[5] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[6] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[7] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[8] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[9] ;
  wire temp_m_axis_tlast_reg;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_i_1__22_n_0;

  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \m_axis_tdata_reg[0]_i_1__19 
       (.I0(D[0]),
        .I1(stage_2_out_axis_data_tready),
        .I2(int_axis_data_tready),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .O(\m_axis_tdata_reg[0]_i_1__19_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \m_axis_tdata_reg[10]_i_1__19 
       (.I0(D[10]),
        .I1(stage_2_out_axis_data_tready),
        .I2(int_axis_data_tready),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .O(\m_axis_tdata_reg[10]_i_1__19_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \m_axis_tdata_reg[11]_i_1__18 
       (.I0(D[11]),
        .I1(stage_2_out_axis_data_tready),
        .I2(int_axis_data_tready),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .O(\m_axis_tdata_reg[11]_i_1__18_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \m_axis_tdata_reg[12]_i_1__18 
       (.I0(D[12]),
        .I1(stage_2_out_axis_data_tready),
        .I2(int_axis_data_tready),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .O(\m_axis_tdata_reg[12]_i_1__18_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \m_axis_tdata_reg[13]_i_1__19 
       (.I0(D[13]),
        .I1(stage_2_out_axis_data_tready),
        .I2(int_axis_data_tready),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .O(\m_axis_tdata_reg[13]_i_1__19_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \m_axis_tdata_reg[14]_i_1__18 
       (.I0(D[14]),
        .I1(stage_2_out_axis_data_tready),
        .I2(int_axis_data_tready),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .O(\m_axis_tdata_reg[14]_i_1__18_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \m_axis_tdata_reg[15]_i_1__20 
       (.I0(D[15]),
        .I1(stage_2_out_axis_data_tready),
        .I2(int_axis_data_tready),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .O(\m_axis_tdata_reg[15]_i_1__20_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \m_axis_tdata_reg[16]_i_1__0 
       (.I0(D[16]),
        .I1(stage_2_out_axis_data_tready),
        .I2(int_axis_data_tready),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[16] ),
        .O(\m_axis_tdata_reg[16]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \m_axis_tdata_reg[17]_i_1__0 
       (.I0(D[17]),
        .I1(stage_2_out_axis_data_tready),
        .I2(int_axis_data_tready),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[17] ),
        .O(\m_axis_tdata_reg[17]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \m_axis_tdata_reg[18]_i_1__0 
       (.I0(D[18]),
        .I1(stage_2_out_axis_data_tready),
        .I2(int_axis_data_tready),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[18] ),
        .O(\m_axis_tdata_reg[18]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \m_axis_tdata_reg[19]_i_1__0 
       (.I0(D[19]),
        .I1(stage_2_out_axis_data_tready),
        .I2(int_axis_data_tready),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[19] ),
        .O(\m_axis_tdata_reg[19]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \m_axis_tdata_reg[1]_i_1__19 
       (.I0(D[1]),
        .I1(stage_2_out_axis_data_tready),
        .I2(int_axis_data_tready),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .O(\m_axis_tdata_reg[1]_i_1__19_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \m_axis_tdata_reg[20]_i_1__0 
       (.I0(D[20]),
        .I1(stage_2_out_axis_data_tready),
        .I2(int_axis_data_tready),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[20] ),
        .O(\m_axis_tdata_reg[20]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \m_axis_tdata_reg[21]_i_1__0 
       (.I0(D[21]),
        .I1(stage_2_out_axis_data_tready),
        .I2(int_axis_data_tready),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[21] ),
        .O(\m_axis_tdata_reg[21]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \m_axis_tdata_reg[22]_i_1__0 
       (.I0(D[22]),
        .I1(stage_2_out_axis_data_tready),
        .I2(int_axis_data_tready),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[22] ),
        .O(\m_axis_tdata_reg[22]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \m_axis_tdata_reg[23]_i_1__0 
       (.I0(D[23]),
        .I1(stage_2_out_axis_data_tready),
        .I2(int_axis_data_tready),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[23] ),
        .O(\m_axis_tdata_reg[23]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \m_axis_tdata_reg[24]_i_1__0 
       (.I0(D[24]),
        .I1(stage_2_out_axis_data_tready),
        .I2(int_axis_data_tready),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[24] ),
        .O(\m_axis_tdata_reg[24]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \m_axis_tdata_reg[25]_i_1__0 
       (.I0(D[25]),
        .I1(stage_2_out_axis_data_tready),
        .I2(int_axis_data_tready),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[25] ),
        .O(\m_axis_tdata_reg[25]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \m_axis_tdata_reg[26]_i_1__0 
       (.I0(D[26]),
        .I1(stage_2_out_axis_data_tready),
        .I2(int_axis_data_tready),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[26] ),
        .O(\m_axis_tdata_reg[26]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \m_axis_tdata_reg[27]_i_1__0 
       (.I0(D[27]),
        .I1(stage_2_out_axis_data_tready),
        .I2(int_axis_data_tready),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[27] ),
        .O(\m_axis_tdata_reg[27]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \m_axis_tdata_reg[28]_i_1__0 
       (.I0(D[28]),
        .I1(stage_2_out_axis_data_tready),
        .I2(int_axis_data_tready),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[28] ),
        .O(\m_axis_tdata_reg[28]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \m_axis_tdata_reg[29]_i_1__0 
       (.I0(D[29]),
        .I1(stage_2_out_axis_data_tready),
        .I2(int_axis_data_tready),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[29] ),
        .O(\m_axis_tdata_reg[29]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \m_axis_tdata_reg[2]_i_1__19 
       (.I0(D[2]),
        .I1(stage_2_out_axis_data_tready),
        .I2(int_axis_data_tready),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .O(\m_axis_tdata_reg[2]_i_1__19_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \m_axis_tdata_reg[30]_i_1__0 
       (.I0(D[30]),
        .I1(stage_2_out_axis_data_tready),
        .I2(int_axis_data_tready),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[30] ),
        .O(\m_axis_tdata_reg[30]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hDC)) 
    \m_axis_tdata_reg[31]_i_1__0 
       (.I0(m_axis_tvalid_reg_reg_0),
        .I1(int_axis_data_tready),
        .I2(stage_2_out_axis_data_tready),
        .O(\m_axis_tdata_reg[31]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \m_axis_tdata_reg[31]_i_2__0 
       (.I0(D[31]),
        .I1(stage_2_out_axis_data_tready),
        .I2(int_axis_data_tready),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[31] ),
        .O(\m_axis_tdata_reg[31]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \m_axis_tdata_reg[3]_i_1__19 
       (.I0(D[3]),
        .I1(stage_2_out_axis_data_tready),
        .I2(int_axis_data_tready),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .O(\m_axis_tdata_reg[3]_i_1__19_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \m_axis_tdata_reg[4]_i_1__19 
       (.I0(D[4]),
        .I1(stage_2_out_axis_data_tready),
        .I2(int_axis_data_tready),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .O(\m_axis_tdata_reg[4]_i_1__19_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \m_axis_tdata_reg[5]_i_1__19 
       (.I0(D[5]),
        .I1(stage_2_out_axis_data_tready),
        .I2(int_axis_data_tready),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .O(\m_axis_tdata_reg[5]_i_1__19_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \m_axis_tdata_reg[6]_i_1__19 
       (.I0(D[6]),
        .I1(stage_2_out_axis_data_tready),
        .I2(int_axis_data_tready),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .O(\m_axis_tdata_reg[6]_i_1__19_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \m_axis_tdata_reg[7]_i_1__19 
       (.I0(D[7]),
        .I1(stage_2_out_axis_data_tready),
        .I2(int_axis_data_tready),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .O(\m_axis_tdata_reg[7]_i_1__19_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \m_axis_tdata_reg[8]_i_1__19 
       (.I0(D[8]),
        .I1(stage_2_out_axis_data_tready),
        .I2(int_axis_data_tready),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .O(\m_axis_tdata_reg[8]_i_1__19_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \m_axis_tdata_reg[9]_i_1__19 
       (.I0(D[9]),
        .I1(stage_2_out_axis_data_tready),
        .I2(int_axis_data_tready),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .O(\m_axis_tdata_reg[9]_i_1__19_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[31]_i_1__0_n_0 ),
        .D(\m_axis_tdata_reg[0]_i_1__19_n_0 ),
        .Q(\m_axis_tdata_reg_reg[31]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[31]_i_1__0_n_0 ),
        .D(\m_axis_tdata_reg[10]_i_1__19_n_0 ),
        .Q(\m_axis_tdata_reg_reg[31]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[31]_i_1__0_n_0 ),
        .D(\m_axis_tdata_reg[11]_i_1__18_n_0 ),
        .Q(\m_axis_tdata_reg_reg[31]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[31]_i_1__0_n_0 ),
        .D(\m_axis_tdata_reg[12]_i_1__18_n_0 ),
        .Q(\m_axis_tdata_reg_reg[31]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[31]_i_1__0_n_0 ),
        .D(\m_axis_tdata_reg[13]_i_1__19_n_0 ),
        .Q(\m_axis_tdata_reg_reg[31]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[31]_i_1__0_n_0 ),
        .D(\m_axis_tdata_reg[14]_i_1__18_n_0 ),
        .Q(\m_axis_tdata_reg_reg[31]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[31]_i_1__0_n_0 ),
        .D(\m_axis_tdata_reg[15]_i_1__20_n_0 ),
        .Q(\m_axis_tdata_reg_reg[31]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[16] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[31]_i_1__0_n_0 ),
        .D(\m_axis_tdata_reg[16]_i_1__0_n_0 ),
        .Q(\m_axis_tdata_reg_reg[31]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[17] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[31]_i_1__0_n_0 ),
        .D(\m_axis_tdata_reg[17]_i_1__0_n_0 ),
        .Q(\m_axis_tdata_reg_reg[31]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[18] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[31]_i_1__0_n_0 ),
        .D(\m_axis_tdata_reg[18]_i_1__0_n_0 ),
        .Q(\m_axis_tdata_reg_reg[31]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[19] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[31]_i_1__0_n_0 ),
        .D(\m_axis_tdata_reg[19]_i_1__0_n_0 ),
        .Q(\m_axis_tdata_reg_reg[31]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[31]_i_1__0_n_0 ),
        .D(\m_axis_tdata_reg[1]_i_1__19_n_0 ),
        .Q(\m_axis_tdata_reg_reg[31]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[20] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[31]_i_1__0_n_0 ),
        .D(\m_axis_tdata_reg[20]_i_1__0_n_0 ),
        .Q(\m_axis_tdata_reg_reg[31]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[21] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[31]_i_1__0_n_0 ),
        .D(\m_axis_tdata_reg[21]_i_1__0_n_0 ),
        .Q(\m_axis_tdata_reg_reg[31]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[22] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[31]_i_1__0_n_0 ),
        .D(\m_axis_tdata_reg[22]_i_1__0_n_0 ),
        .Q(\m_axis_tdata_reg_reg[31]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[23] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[31]_i_1__0_n_0 ),
        .D(\m_axis_tdata_reg[23]_i_1__0_n_0 ),
        .Q(\m_axis_tdata_reg_reg[31]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[24] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[31]_i_1__0_n_0 ),
        .D(\m_axis_tdata_reg[24]_i_1__0_n_0 ),
        .Q(\m_axis_tdata_reg_reg[31]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[25] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[31]_i_1__0_n_0 ),
        .D(\m_axis_tdata_reg[25]_i_1__0_n_0 ),
        .Q(\m_axis_tdata_reg_reg[31]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[26] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[31]_i_1__0_n_0 ),
        .D(\m_axis_tdata_reg[26]_i_1__0_n_0 ),
        .Q(\m_axis_tdata_reg_reg[31]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[27] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[31]_i_1__0_n_0 ),
        .D(\m_axis_tdata_reg[27]_i_1__0_n_0 ),
        .Q(\m_axis_tdata_reg_reg[31]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[28] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[31]_i_1__0_n_0 ),
        .D(\m_axis_tdata_reg[28]_i_1__0_n_0 ),
        .Q(\m_axis_tdata_reg_reg[31]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[29] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[31]_i_1__0_n_0 ),
        .D(\m_axis_tdata_reg[29]_i_1__0_n_0 ),
        .Q(\m_axis_tdata_reg_reg[31]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[31]_i_1__0_n_0 ),
        .D(\m_axis_tdata_reg[2]_i_1__19_n_0 ),
        .Q(\m_axis_tdata_reg_reg[31]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[30] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[31]_i_1__0_n_0 ),
        .D(\m_axis_tdata_reg[30]_i_1__0_n_0 ),
        .Q(\m_axis_tdata_reg_reg[31]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[31] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[31]_i_1__0_n_0 ),
        .D(\m_axis_tdata_reg[31]_i_2__0_n_0 ),
        .Q(\m_axis_tdata_reg_reg[31]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[31]_i_1__0_n_0 ),
        .D(\m_axis_tdata_reg[3]_i_1__19_n_0 ),
        .Q(\m_axis_tdata_reg_reg[31]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[31]_i_1__0_n_0 ),
        .D(\m_axis_tdata_reg[4]_i_1__19_n_0 ),
        .Q(\m_axis_tdata_reg_reg[31]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[31]_i_1__0_n_0 ),
        .D(\m_axis_tdata_reg[5]_i_1__19_n_0 ),
        .Q(\m_axis_tdata_reg_reg[31]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[31]_i_1__0_n_0 ),
        .D(\m_axis_tdata_reg[6]_i_1__19_n_0 ),
        .Q(\m_axis_tdata_reg_reg[31]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[31]_i_1__0_n_0 ),
        .D(\m_axis_tdata_reg[7]_i_1__19_n_0 ),
        .Q(\m_axis_tdata_reg_reg[31]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[31]_i_1__0_n_0 ),
        .D(\m_axis_tdata_reg[8]_i_1__19_n_0 ),
        .Q(\m_axis_tdata_reg_reg[31]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[31]_i_1__0_n_0 ),
        .D(\m_axis_tdata_reg[9]_i_1__19_n_0 ),
        .Q(\m_axis_tdata_reg_reg[31]_0 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    m_axis_tlast_reg_i_1__19
       (.I0(stage_2_out_axis_data_tlast),
        .I1(stage_2_out_axis_data_tready),
        .I2(int_axis_data_tready),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(temp_m_axis_tlast_reg),
        .O(m_axis_tlast_reg_i_1__19_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[31]_i_1__0_n_0 ),
        .D(m_axis_tlast_reg_i_1__19_n_0),
        .Q(int_axis_data_tlast),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT5 #(
    .INIT(32'hAAFACCF0)) 
    m_axis_tvalid_reg_i_1__20
       (.I0(stage_2_out_axis_data_tvalid),
        .I1(temp_m_axis_tvalid_reg),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(int_axis_data_tready),
        .I4(stage_2_out_axis_data_tready),
        .O(m_axis_tvalid_reg_i_1__20_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_reg_i_1__20_n_0),
        .Q(m_axis_tvalid_reg_reg_0),
        .R(Q));
  LUT4 #(
    .INIT(16'hABBB)) 
    s_axis_tready_reg_i_1__41
       (.I0(int_axis_data_tready),
        .I1(temp_m_axis_tvalid_reg),
        .I2(stage_2_out_axis_data_tvalid),
        .I3(m_axis_tvalid_reg_reg_0),
        .O(s_axis_tready_early));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_early),
        .Q(stage_2_out_axis_data_tready),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[0]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[10]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[11]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[12]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[13]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[14]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[15]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[16] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[16]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[17] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[17]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[18] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[18]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[19] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[19]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[1]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[20] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[20]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[21] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[21]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[22] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[22]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[23] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[23]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[24] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[24]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[25] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[25]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[26] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[26]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[27] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[27]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[28] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[28]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[29] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[29]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[2]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[30] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[30]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[31] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[31]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[3]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[4]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[5]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[6]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[7]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[8]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[9]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h20)) 
    temp_m_axis_tlast_reg_i_1__22
       (.I0(stage_2_out_axis_data_tready),
        .I1(int_axis_data_tready),
        .I2(m_axis_tvalid_reg_reg_0),
        .O(store_axis_input_to_temp));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(stage_2_out_axis_data_tlast),
        .Q(temp_m_axis_tlast_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT5 #(
    .INIT(32'hFB0F0800)) 
    temp_m_axis_tvalid_reg_i_1__22
       (.I0(stage_2_out_axis_data_tvalid),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_data_tready),
        .I3(stage_2_out_axis_data_tready),
        .I4(temp_m_axis_tvalid_reg),
        .O(temp_m_axis_tvalid_reg_i_1__22_n_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(temp_m_axis_tvalid_reg_i_1__22_n_0),
        .Q(temp_m_axis_tvalid_reg),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axis_register" *) 
module KanTop_KanAcceleratorWrapper_0_0_axis_register__parameterized2_45
   (stage_2_out_axis_data_tready,
    int_axis_data_tlast,
    m_axis_tvalid_reg_reg_0,
    \m_axis_tdata_reg_reg[31]_0 ,
    Q,
    core_clk,
    stage_2_out_axis_data_tlast,
    stage_2_out_axis_data_tvalid,
    int_axis_data_tready,
    D);
  output stage_2_out_axis_data_tready;
  output int_axis_data_tlast;
  output m_axis_tvalid_reg_reg_0;
  output [31:0]\m_axis_tdata_reg_reg[31]_0 ;
  input [0:0]Q;
  input core_clk;
  input stage_2_out_axis_data_tlast;
  input stage_2_out_axis_data_tvalid;
  input int_axis_data_tready;
  input [31:0]D;

  wire [31:0]D;
  wire [0:0]Q;
  wire core_clk;
  wire int_axis_data_tlast;
  wire int_axis_data_tready;
  wire \m_axis_tdata_reg[0]_i_1__18_n_0 ;
  wire \m_axis_tdata_reg[10]_i_1__18_n_0 ;
  wire \m_axis_tdata_reg[11]_i_1__17_n_0 ;
  wire \m_axis_tdata_reg[12]_i_1__17_n_0 ;
  wire \m_axis_tdata_reg[13]_i_1__18_n_0 ;
  wire \m_axis_tdata_reg[14]_i_1__17_n_0 ;
  wire \m_axis_tdata_reg[15]_i_1__19_n_0 ;
  wire \m_axis_tdata_reg[16]_i_1_n_0 ;
  wire \m_axis_tdata_reg[17]_i_1_n_0 ;
  wire \m_axis_tdata_reg[18]_i_1_n_0 ;
  wire \m_axis_tdata_reg[19]_i_1_n_0 ;
  wire \m_axis_tdata_reg[1]_i_1__18_n_0 ;
  wire \m_axis_tdata_reg[20]_i_1_n_0 ;
  wire \m_axis_tdata_reg[21]_i_1_n_0 ;
  wire \m_axis_tdata_reg[22]_i_1_n_0 ;
  wire \m_axis_tdata_reg[23]_i_1_n_0 ;
  wire \m_axis_tdata_reg[24]_i_1_n_0 ;
  wire \m_axis_tdata_reg[25]_i_1_n_0 ;
  wire \m_axis_tdata_reg[26]_i_1_n_0 ;
  wire \m_axis_tdata_reg[27]_i_1_n_0 ;
  wire \m_axis_tdata_reg[28]_i_1_n_0 ;
  wire \m_axis_tdata_reg[29]_i_1_n_0 ;
  wire \m_axis_tdata_reg[2]_i_1__18_n_0 ;
  wire \m_axis_tdata_reg[30]_i_1_n_0 ;
  wire \m_axis_tdata_reg[31]_i_1_n_0 ;
  wire \m_axis_tdata_reg[31]_i_2_n_0 ;
  wire \m_axis_tdata_reg[3]_i_1__18_n_0 ;
  wire \m_axis_tdata_reg[4]_i_1__18_n_0 ;
  wire \m_axis_tdata_reg[5]_i_1__18_n_0 ;
  wire \m_axis_tdata_reg[6]_i_1__18_n_0 ;
  wire \m_axis_tdata_reg[7]_i_1__18_n_0 ;
  wire \m_axis_tdata_reg[8]_i_1__18_n_0 ;
  wire \m_axis_tdata_reg[9]_i_1__18_n_0 ;
  wire [31:0]\m_axis_tdata_reg_reg[31]_0 ;
  wire m_axis_tlast_reg_i_1__18_n_0;
  wire m_axis_tvalid_reg_i_1__19_n_0;
  wire m_axis_tvalid_reg_reg_0;
  wire s_axis_tready_early;
  wire stage_2_out_axis_data_tlast;
  wire stage_2_out_axis_data_tready;
  wire stage_2_out_axis_data_tvalid;
  wire store_axis_input_to_temp;
  wire \temp_m_axis_tdata_reg_reg_n_0_[0] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[10] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[11] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[12] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[13] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[14] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[15] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[16] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[17] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[18] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[19] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[1] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[20] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[21] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[22] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[23] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[24] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[25] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[26] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[27] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[28] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[29] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[2] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[30] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[31] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[3] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[4] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[5] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[6] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[7] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[8] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[9] ;
  wire temp_m_axis_tlast_reg;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_i_1__18_n_0;

  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \m_axis_tdata_reg[0]_i_1__18 
       (.I0(D[0]),
        .I1(stage_2_out_axis_data_tready),
        .I2(int_axis_data_tready),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .O(\m_axis_tdata_reg[0]_i_1__18_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \m_axis_tdata_reg[10]_i_1__18 
       (.I0(D[10]),
        .I1(stage_2_out_axis_data_tready),
        .I2(int_axis_data_tready),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .O(\m_axis_tdata_reg[10]_i_1__18_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \m_axis_tdata_reg[11]_i_1__17 
       (.I0(D[11]),
        .I1(stage_2_out_axis_data_tready),
        .I2(int_axis_data_tready),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .O(\m_axis_tdata_reg[11]_i_1__17_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \m_axis_tdata_reg[12]_i_1__17 
       (.I0(D[12]),
        .I1(stage_2_out_axis_data_tready),
        .I2(int_axis_data_tready),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .O(\m_axis_tdata_reg[12]_i_1__17_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \m_axis_tdata_reg[13]_i_1__18 
       (.I0(D[13]),
        .I1(stage_2_out_axis_data_tready),
        .I2(int_axis_data_tready),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .O(\m_axis_tdata_reg[13]_i_1__18_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \m_axis_tdata_reg[14]_i_1__17 
       (.I0(D[14]),
        .I1(stage_2_out_axis_data_tready),
        .I2(int_axis_data_tready),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .O(\m_axis_tdata_reg[14]_i_1__17_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \m_axis_tdata_reg[15]_i_1__19 
       (.I0(D[15]),
        .I1(stage_2_out_axis_data_tready),
        .I2(int_axis_data_tready),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .O(\m_axis_tdata_reg[15]_i_1__19_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \m_axis_tdata_reg[16]_i_1 
       (.I0(D[16]),
        .I1(stage_2_out_axis_data_tready),
        .I2(int_axis_data_tready),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[16] ),
        .O(\m_axis_tdata_reg[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \m_axis_tdata_reg[17]_i_1 
       (.I0(D[17]),
        .I1(stage_2_out_axis_data_tready),
        .I2(int_axis_data_tready),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[17] ),
        .O(\m_axis_tdata_reg[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \m_axis_tdata_reg[18]_i_1 
       (.I0(D[18]),
        .I1(stage_2_out_axis_data_tready),
        .I2(int_axis_data_tready),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[18] ),
        .O(\m_axis_tdata_reg[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \m_axis_tdata_reg[19]_i_1 
       (.I0(D[19]),
        .I1(stage_2_out_axis_data_tready),
        .I2(int_axis_data_tready),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[19] ),
        .O(\m_axis_tdata_reg[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \m_axis_tdata_reg[1]_i_1__18 
       (.I0(D[1]),
        .I1(stage_2_out_axis_data_tready),
        .I2(int_axis_data_tready),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .O(\m_axis_tdata_reg[1]_i_1__18_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \m_axis_tdata_reg[20]_i_1 
       (.I0(D[20]),
        .I1(stage_2_out_axis_data_tready),
        .I2(int_axis_data_tready),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[20] ),
        .O(\m_axis_tdata_reg[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \m_axis_tdata_reg[21]_i_1 
       (.I0(D[21]),
        .I1(stage_2_out_axis_data_tready),
        .I2(int_axis_data_tready),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[21] ),
        .O(\m_axis_tdata_reg[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \m_axis_tdata_reg[22]_i_1 
       (.I0(D[22]),
        .I1(stage_2_out_axis_data_tready),
        .I2(int_axis_data_tready),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[22] ),
        .O(\m_axis_tdata_reg[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \m_axis_tdata_reg[23]_i_1 
       (.I0(D[23]),
        .I1(stage_2_out_axis_data_tready),
        .I2(int_axis_data_tready),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[23] ),
        .O(\m_axis_tdata_reg[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \m_axis_tdata_reg[24]_i_1 
       (.I0(D[24]),
        .I1(stage_2_out_axis_data_tready),
        .I2(int_axis_data_tready),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[24] ),
        .O(\m_axis_tdata_reg[24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \m_axis_tdata_reg[25]_i_1 
       (.I0(D[25]),
        .I1(stage_2_out_axis_data_tready),
        .I2(int_axis_data_tready),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[25] ),
        .O(\m_axis_tdata_reg[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \m_axis_tdata_reg[26]_i_1 
       (.I0(D[26]),
        .I1(stage_2_out_axis_data_tready),
        .I2(int_axis_data_tready),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[26] ),
        .O(\m_axis_tdata_reg[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \m_axis_tdata_reg[27]_i_1 
       (.I0(D[27]),
        .I1(stage_2_out_axis_data_tready),
        .I2(int_axis_data_tready),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[27] ),
        .O(\m_axis_tdata_reg[27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \m_axis_tdata_reg[28]_i_1 
       (.I0(D[28]),
        .I1(stage_2_out_axis_data_tready),
        .I2(int_axis_data_tready),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[28] ),
        .O(\m_axis_tdata_reg[28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \m_axis_tdata_reg[29]_i_1 
       (.I0(D[29]),
        .I1(stage_2_out_axis_data_tready),
        .I2(int_axis_data_tready),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[29] ),
        .O(\m_axis_tdata_reg[29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \m_axis_tdata_reg[2]_i_1__18 
       (.I0(D[2]),
        .I1(stage_2_out_axis_data_tready),
        .I2(int_axis_data_tready),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .O(\m_axis_tdata_reg[2]_i_1__18_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \m_axis_tdata_reg[30]_i_1 
       (.I0(D[30]),
        .I1(stage_2_out_axis_data_tready),
        .I2(int_axis_data_tready),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[30] ),
        .O(\m_axis_tdata_reg[30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hDC)) 
    \m_axis_tdata_reg[31]_i_1 
       (.I0(m_axis_tvalid_reg_reg_0),
        .I1(int_axis_data_tready),
        .I2(stage_2_out_axis_data_tready),
        .O(\m_axis_tdata_reg[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \m_axis_tdata_reg[31]_i_2 
       (.I0(D[31]),
        .I1(stage_2_out_axis_data_tready),
        .I2(int_axis_data_tready),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[31] ),
        .O(\m_axis_tdata_reg[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \m_axis_tdata_reg[3]_i_1__18 
       (.I0(D[3]),
        .I1(stage_2_out_axis_data_tready),
        .I2(int_axis_data_tready),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .O(\m_axis_tdata_reg[3]_i_1__18_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \m_axis_tdata_reg[4]_i_1__18 
       (.I0(D[4]),
        .I1(stage_2_out_axis_data_tready),
        .I2(int_axis_data_tready),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .O(\m_axis_tdata_reg[4]_i_1__18_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \m_axis_tdata_reg[5]_i_1__18 
       (.I0(D[5]),
        .I1(stage_2_out_axis_data_tready),
        .I2(int_axis_data_tready),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .O(\m_axis_tdata_reg[5]_i_1__18_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \m_axis_tdata_reg[6]_i_1__18 
       (.I0(D[6]),
        .I1(stage_2_out_axis_data_tready),
        .I2(int_axis_data_tready),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .O(\m_axis_tdata_reg[6]_i_1__18_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \m_axis_tdata_reg[7]_i_1__18 
       (.I0(D[7]),
        .I1(stage_2_out_axis_data_tready),
        .I2(int_axis_data_tready),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .O(\m_axis_tdata_reg[7]_i_1__18_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \m_axis_tdata_reg[8]_i_1__18 
       (.I0(D[8]),
        .I1(stage_2_out_axis_data_tready),
        .I2(int_axis_data_tready),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .O(\m_axis_tdata_reg[8]_i_1__18_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \m_axis_tdata_reg[9]_i_1__18 
       (.I0(D[9]),
        .I1(stage_2_out_axis_data_tready),
        .I2(int_axis_data_tready),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .O(\m_axis_tdata_reg[9]_i_1__18_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[31]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[0]_i_1__18_n_0 ),
        .Q(\m_axis_tdata_reg_reg[31]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[31]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[10]_i_1__18_n_0 ),
        .Q(\m_axis_tdata_reg_reg[31]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[31]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[11]_i_1__17_n_0 ),
        .Q(\m_axis_tdata_reg_reg[31]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[31]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[12]_i_1__17_n_0 ),
        .Q(\m_axis_tdata_reg_reg[31]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[31]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[13]_i_1__18_n_0 ),
        .Q(\m_axis_tdata_reg_reg[31]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[31]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[14]_i_1__17_n_0 ),
        .Q(\m_axis_tdata_reg_reg[31]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[31]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[15]_i_1__19_n_0 ),
        .Q(\m_axis_tdata_reg_reg[31]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[16] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[31]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[16]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[31]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[17] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[31]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[17]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[31]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[18] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[31]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[18]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[31]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[19] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[31]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[19]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[31]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[31]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[1]_i_1__18_n_0 ),
        .Q(\m_axis_tdata_reg_reg[31]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[20] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[31]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[20]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[31]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[21] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[31]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[21]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[31]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[22] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[31]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[22]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[31]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[23] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[31]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[23]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[31]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[24] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[31]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[24]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[31]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[25] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[31]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[25]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[31]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[26] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[31]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[26]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[31]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[27] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[31]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[27]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[31]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[28] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[31]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[28]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[31]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[29] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[31]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[29]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[31]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[31]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[2]_i_1__18_n_0 ),
        .Q(\m_axis_tdata_reg_reg[31]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[30] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[31]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[30]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[31]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[31] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[31]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[31]_i_2_n_0 ),
        .Q(\m_axis_tdata_reg_reg[31]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[31]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[3]_i_1__18_n_0 ),
        .Q(\m_axis_tdata_reg_reg[31]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[31]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[4]_i_1__18_n_0 ),
        .Q(\m_axis_tdata_reg_reg[31]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[31]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[5]_i_1__18_n_0 ),
        .Q(\m_axis_tdata_reg_reg[31]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[31]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[6]_i_1__18_n_0 ),
        .Q(\m_axis_tdata_reg_reg[31]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[31]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[7]_i_1__18_n_0 ),
        .Q(\m_axis_tdata_reg_reg[31]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[31]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[8]_i_1__18_n_0 ),
        .Q(\m_axis_tdata_reg_reg[31]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[31]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[9]_i_1__18_n_0 ),
        .Q(\m_axis_tdata_reg_reg[31]_0 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    m_axis_tlast_reg_i_1__18
       (.I0(stage_2_out_axis_data_tlast),
        .I1(stage_2_out_axis_data_tready),
        .I2(int_axis_data_tready),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(temp_m_axis_tlast_reg),
        .O(m_axis_tlast_reg_i_1__18_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[31]_i_1_n_0 ),
        .D(m_axis_tlast_reg_i_1__18_n_0),
        .Q(int_axis_data_tlast),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT5 #(
    .INIT(32'hAAFACCF0)) 
    m_axis_tvalid_reg_i_1__19
       (.I0(stage_2_out_axis_data_tvalid),
        .I1(temp_m_axis_tvalid_reg),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(int_axis_data_tready),
        .I4(stage_2_out_axis_data_tready),
        .O(m_axis_tvalid_reg_i_1__19_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_reg_i_1__19_n_0),
        .Q(m_axis_tvalid_reg_reg_0),
        .R(Q));
  LUT4 #(
    .INIT(16'hABBB)) 
    s_axis_tready_reg_i_1__40
       (.I0(int_axis_data_tready),
        .I1(temp_m_axis_tvalid_reg),
        .I2(stage_2_out_axis_data_tvalid),
        .I3(m_axis_tvalid_reg_reg_0),
        .O(s_axis_tready_early));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_early),
        .Q(stage_2_out_axis_data_tready),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[0]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[10]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[11]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[12]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[13]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[14]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[15]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[16] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[16]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[17] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[17]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[18] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[18]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[19] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[19]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[1]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[20] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[20]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[21] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[21]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[22] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[22]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[23] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[23]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[24] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[24]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[25] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[25]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[26] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[26]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[27] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[27]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[28] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[28]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[29] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[29]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[2]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[30] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[30]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[31] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[31]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[3]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[4]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[5]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[6]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[7]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[8]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[9]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h20)) 
    temp_m_axis_tlast_reg_i_1__21
       (.I0(stage_2_out_axis_data_tready),
        .I1(int_axis_data_tready),
        .I2(m_axis_tvalid_reg_reg_0),
        .O(store_axis_input_to_temp));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(stage_2_out_axis_data_tlast),
        .Q(temp_m_axis_tlast_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT5 #(
    .INIT(32'hFB0F0800)) 
    temp_m_axis_tvalid_reg_i_1__18
       (.I0(stage_2_out_axis_data_tvalid),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_data_tready),
        .I3(stage_2_out_axis_data_tready),
        .I4(temp_m_axis_tvalid_reg),
        .O(temp_m_axis_tvalid_reg_i_1__18_n_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(temp_m_axis_tvalid_reg_i_1__18_n_0),
        .Q(temp_m_axis_tvalid_reg),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axis_register" *) 
module KanTop_KanAcceleratorWrapper_0_0_axis_register__parameterized3
   (int_axis_d_tready,
    int_axis_ud_tvalid_4,
    int_axis_ud_tlast_4,
    \m_axis_tdata_reg_reg[32]_0 ,
    Q,
    core_clk,
    extra_sig_out,
    m_axis_tvalid_reg_reg_0,
    drop_t,
    m_axis_tvalid_reg_reg_1,
    acc);
  output int_axis_d_tready;
  output int_axis_ud_tvalid_4;
  output int_axis_ud_tlast_4;
  output [32:0]\m_axis_tdata_reg_reg[32]_0 ;
  input [0:0]Q;
  input core_clk;
  input [0:0]extra_sig_out;
  input m_axis_tvalid_reg_reg_0;
  input drop_t;
  input m_axis_tvalid_reg_reg_1;
  input [32:0]acc;

  wire [0:0]Q;
  wire [32:0]acc;
  wire core_clk;
  wire drop_t;
  wire [0:0]extra_sig_out;
  wire int_axis_d_tready;
  wire int_axis_ud_tlast_4;
  wire int_axis_ud_tvalid_4;
  wire [32:0]\m_axis_tdata_reg_reg[32]_0 ;
  wire m_axis_tvalid_next;
  wire m_axis_tvalid_reg_reg_0;
  wire m_axis_tvalid_reg_reg_1;
  wire s_axis_tready_reg_i_1__38_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[0]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[10]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[11]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[12]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[13]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[14]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[15]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[16] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[16]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[17] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[17]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[18] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[18]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[19] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[19]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[1]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[20] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[20]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[21] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[21]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[22] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[22]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[23] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[23]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[24] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[24]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[25] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[25]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[26] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[26]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[27] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[27]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[28] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[28]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[29] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[29]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[2]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[30] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[30]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[31] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[31]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[32] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[32]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[3]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[4]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[5]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[6]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[7]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[8]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[9]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(extra_sig_out),
        .Q(int_axis_ud_tlast_4),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hB8B8B8B8888888B8)) 
    m_axis_tvalid_reg_i_1__42
       (.I0(extra_sig_out),
        .I1(int_axis_d_tready),
        .I2(int_axis_ud_tvalid_4),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(drop_t),
        .I5(m_axis_tvalid_reg_reg_1),
        .O(m_axis_tvalid_next));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_next),
        .Q(int_axis_ud_tvalid_4),
        .R(Q));
  LUT6 #(
    .INIT(64'h4747474777777747)) 
    s_axis_tready_reg_i_1__38
       (.I0(extra_sig_out),
        .I1(int_axis_d_tready),
        .I2(int_axis_ud_tvalid_4),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(drop_t),
        .I5(m_axis_tvalid_reg_reg_1),
        .O(s_axis_tready_reg_i_1__38_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_reg_i_1__38_n_0),
        .Q(int_axis_d_tready),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axis_register" *) 
module KanTop_KanAcceleratorWrapper_0_0_axis_register__parameterized3_23
   (int_axis_d_tready,
    int_axis_ud_tvalid_5,
    int_axis_ud_tlast_5,
    \m_axis_tdata_reg_reg[32]_0 ,
    Q,
    core_clk,
    extra_sig_out,
    m_axis_tvalid_reg_reg_0,
    drop_t,
    m_axis_tvalid_reg_reg_1,
    acc);
  output int_axis_d_tready;
  output int_axis_ud_tvalid_5;
  output int_axis_ud_tlast_5;
  output [32:0]\m_axis_tdata_reg_reg[32]_0 ;
  input [0:0]Q;
  input core_clk;
  input [0:0]extra_sig_out;
  input m_axis_tvalid_reg_reg_0;
  input drop_t;
  input m_axis_tvalid_reg_reg_1;
  input [32:0]acc;

  wire [0:0]Q;
  wire [32:0]acc;
  wire core_clk;
  wire drop_t;
  wire [0:0]extra_sig_out;
  wire int_axis_d_tready;
  wire int_axis_ud_tlast_5;
  wire int_axis_ud_tvalid_5;
  wire [32:0]\m_axis_tdata_reg_reg[32]_0 ;
  wire m_axis_tvalid_next;
  wire m_axis_tvalid_reg_reg_0;
  wire m_axis_tvalid_reg_reg_1;
  wire s_axis_tready_reg_i_1__34_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[0]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[10]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[11]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[12]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[13]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[14]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[15]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[16] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[16]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[17] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[17]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[18] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[18]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[19] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[19]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[1]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[20] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[20]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[21] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[21]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[22] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[22]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[23] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[23]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[24] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[24]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[25] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[25]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[26] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[26]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[27] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[27]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[28] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[28]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[29] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[29]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[2]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[30] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[30]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[31] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[31]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[32] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[32]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[3]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[4]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[5]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[6]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[7]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[8]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[9]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(extra_sig_out),
        .Q(int_axis_ud_tlast_5),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hB8B8B8B8888888B8)) 
    m_axis_tvalid_reg_i_1__37
       (.I0(extra_sig_out),
        .I1(int_axis_d_tready),
        .I2(int_axis_ud_tvalid_5),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(drop_t),
        .I5(m_axis_tvalid_reg_reg_1),
        .O(m_axis_tvalid_next));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_next),
        .Q(int_axis_ud_tvalid_5),
        .R(Q));
  LUT6 #(
    .INIT(64'h4747474777777747)) 
    s_axis_tready_reg_i_1__34
       (.I0(extra_sig_out),
        .I1(int_axis_d_tready),
        .I2(int_axis_ud_tvalid_5),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(drop_t),
        .I5(m_axis_tvalid_reg_reg_1),
        .O(s_axis_tready_reg_i_1__34_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_reg_i_1__34_n_0),
        .Q(int_axis_d_tready),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axis_register" *) 
module KanTop_KanAcceleratorWrapper_0_0_axis_register__parameterized3_28
   (int_axis_d_tready,
    int_axis_ud_tvalid_6,
    int_axis_ud_tlast_6,
    \m_axis_tdata_reg_reg[32]_0 ,
    Q,
    core_clk,
    extra_sig_out,
    m_axis_tvalid_reg_reg_0,
    drop_t,
    m_axis_tvalid_reg_reg_1,
    acc);
  output int_axis_d_tready;
  output int_axis_ud_tvalid_6;
  output int_axis_ud_tlast_6;
  output [32:0]\m_axis_tdata_reg_reg[32]_0 ;
  input [0:0]Q;
  input core_clk;
  input [0:0]extra_sig_out;
  input m_axis_tvalid_reg_reg_0;
  input drop_t;
  input m_axis_tvalid_reg_reg_1;
  input [32:0]acc;

  wire [0:0]Q;
  wire [32:0]acc;
  wire core_clk;
  wire drop_t;
  wire [0:0]extra_sig_out;
  wire int_axis_d_tready;
  wire int_axis_ud_tlast_6;
  wire int_axis_ud_tvalid_6;
  wire [32:0]\m_axis_tdata_reg_reg[32]_0 ;
  wire m_axis_tvalid_next;
  wire m_axis_tvalid_reg_reg_0;
  wire m_axis_tvalid_reg_reg_1;
  wire s_axis_tready_reg_i_1__29_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[0]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[10]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[11]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[12]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[13]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[14]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[15]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[16] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[16]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[17] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[17]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[18] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[18]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[19] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[19]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[1]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[20] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[20]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[21] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[21]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[22] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[22]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[23] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[23]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[24] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[24]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[25] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[25]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[26] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[26]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[27] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[27]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[28] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[28]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[29] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[29]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[2]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[30] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[30]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[31] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[31]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[32] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[32]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[3]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[4]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[5]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[6]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[7]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[8]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[9]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(extra_sig_out),
        .Q(int_axis_ud_tlast_6),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hB8B8B8B8888888B8)) 
    m_axis_tvalid_reg_i_1__33
       (.I0(extra_sig_out),
        .I1(int_axis_d_tready),
        .I2(int_axis_ud_tvalid_6),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(drop_t),
        .I5(m_axis_tvalid_reg_reg_1),
        .O(m_axis_tvalid_next));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_next),
        .Q(int_axis_ud_tvalid_6),
        .R(Q));
  LUT6 #(
    .INIT(64'h4747474777777747)) 
    s_axis_tready_reg_i_1__29
       (.I0(extra_sig_out),
        .I1(int_axis_d_tready),
        .I2(int_axis_ud_tvalid_6),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(drop_t),
        .I5(m_axis_tvalid_reg_reg_1),
        .O(s_axis_tready_reg_i_1__29_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_reg_i_1__29_n_0),
        .Q(int_axis_d_tready),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axis_register" *) 
module KanTop_KanAcceleratorWrapper_0_0_axis_register__parameterized3_33
   (int_axis_d_tready,
    int_axis_ud_tvalid_7,
    int_axis_ud_tlast_7,
    \m_axis_tdata_reg_reg[32]_0 ,
    Q,
    core_clk,
    extra_sig_out,
    m_axis_tvalid_reg_reg_0,
    drop_t,
    m_axis_tvalid_reg_reg_1,
    acc);
  output int_axis_d_tready;
  output int_axis_ud_tvalid_7;
  output int_axis_ud_tlast_7;
  output [32:0]\m_axis_tdata_reg_reg[32]_0 ;
  input [0:0]Q;
  input core_clk;
  input [0:0]extra_sig_out;
  input m_axis_tvalid_reg_reg_0;
  input drop_t;
  input m_axis_tvalid_reg_reg_1;
  input [32:0]acc;

  wire [0:0]Q;
  wire [32:0]acc;
  wire core_clk;
  wire drop_t;
  wire [0:0]extra_sig_out;
  wire int_axis_d_tready;
  wire int_axis_ud_tlast_7;
  wire int_axis_ud_tvalid_7;
  wire [32:0]\m_axis_tdata_reg_reg[32]_0 ;
  wire m_axis_tvalid_next;
  wire m_axis_tvalid_reg_reg_0;
  wire m_axis_tvalid_reg_reg_1;
  wire s_axis_tready_early_0;

  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[0]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[10]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[11]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[12]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[13]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[14]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[15]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[16] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[16]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[17] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[17]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[18] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[18]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[19] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[19]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[1]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[20] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[20]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[21] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[21]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[22] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[22]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[23] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[23]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[24] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[24]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[25] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[25]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[26] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[26]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[27] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[27]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[28] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[28]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[29] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[29]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[2]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[30] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[30]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[31] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[31]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[32] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[32]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[3]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[4]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[5]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[6]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[7]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[8]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(acc[9]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(int_axis_d_tready),
        .D(extra_sig_out),
        .Q(int_axis_ud_tlast_7),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hB8B8B8B8888888B8)) 
    m_axis_tvalid_reg_i_1__29
       (.I0(extra_sig_out),
        .I1(int_axis_d_tready),
        .I2(int_axis_ud_tvalid_7),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(drop_t),
        .I5(m_axis_tvalid_reg_reg_1),
        .O(m_axis_tvalid_next));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_next),
        .Q(int_axis_ud_tvalid_7),
        .R(Q));
  LUT6 #(
    .INIT(64'h4747474777777747)) 
    s_axis_tready_reg_i_1__23
       (.I0(extra_sig_out),
        .I1(int_axis_d_tready),
        .I2(int_axis_ud_tvalid_7),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(drop_t),
        .I5(m_axis_tvalid_reg_reg_1),
        .O(s_axis_tready_early_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_early_0),
        .Q(int_axis_d_tready),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axis_register" *) 
module KanTop_KanAcceleratorWrapper_0_0_axis_register__parameterized4
   (s_axis_tready_reg_reg_0,
    m_axis_tlast_reg_reg_0,
    m_axis_tvalid_reg_reg_0,
    int_axis_l_tvalid_0,
    op0,
    AR,
    m_axis_tlast_reg_reg_1,
    Q,
    core_clk,
    int_axis_lr_tlast_1,
    temp_m_axis_tvalid_next1_out,
    temp_m_axis_tvalid_reg_reg_0,
    temp_m_axis_tlast_reg_reg_0,
    D,
    s_axis_tready_reg_reg_1,
    s_axis_tready_reg_reg_2,
    s_axis_tready_reg_reg_3,
    \fsm_state_next_reg[1]_i_3__6 ,
    int_axis_t_tvalid);
  output s_axis_tready_reg_reg_0;
  output m_axis_tlast_reg_reg_0;
  output m_axis_tvalid_reg_reg_0;
  output int_axis_l_tvalid_0;
  output [15:0]op0;
  output [0:0]AR;
  output m_axis_tlast_reg_reg_1;
  input [0:0]Q;
  input core_clk;
  input int_axis_lr_tlast_1;
  input temp_m_axis_tvalid_next1_out;
  input temp_m_axis_tvalid_reg_reg_0;
  input temp_m_axis_tlast_reg_reg_0;
  input [15:0]D;
  input s_axis_tready_reg_reg_1;
  input s_axis_tready_reg_reg_2;
  input s_axis_tready_reg_reg_3;
  input \fsm_state_next_reg[1]_i_3__6 ;
  input int_axis_t_tvalid;

  wire [0:0]AR;
  wire [15:0]D;
  wire [0:0]Q;
  wire core_clk;
  wire \fsm_state_next_reg[1]_i_3__6 ;
  wire int_axis_l_tvalid_0;
  wire int_axis_lr_tlast_1;
  wire int_axis_t_tvalid;
  wire m_axis_tlast_reg_i_1__25_n_0;
  wire m_axis_tlast_reg_reg_0;
  wire m_axis_tlast_reg_reg_1;
  wire m_axis_tvalid_reg_i_1__44_n_0;
  wire m_axis_tvalid_reg_reg_0;
  wire [15:0]op0;
  wire s_axis_tready_early;
  wire s_axis_tready_reg_reg_0;
  wire s_axis_tready_reg_reg_1;
  wire s_axis_tready_reg_reg_2;
  wire s_axis_tready_reg_reg_3;
  wire store_axis_input_to_temp;
  wire \temp_m_axis_tdata_reg_reg_n_0_[0] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[10] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[11] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[12] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[13] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[14] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[15] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[1] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[2] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[3] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[4] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[5] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[6] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[7] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[8] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[9] ;
  wire temp_m_axis_tlast_reg;
  wire temp_m_axis_tlast_reg_reg_0;
  wire temp_m_axis_tvalid_next1_out;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_i_1__37_n_0;
  wire temp_m_axis_tvalid_reg_reg_0;

  LUT3 #(
    .INIT(8'hDC)) 
    acc_reg_reg_i_1__6
       (.I0(int_axis_l_tvalid_0),
        .I1(temp_m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .O(m_axis_tvalid_reg_reg_0));
  LUT4 #(
    .INIT(16'hFD20)) 
    acc_reg_reg_i_23__2
       (.I0(s_axis_tready_reg_reg_0),
        .I1(temp_m_axis_tlast_reg_reg_0),
        .I2(D[15]),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .O(op0[15]));
  LUT4 #(
    .INIT(16'hFD20)) 
    acc_reg_reg_i_24__2
       (.I0(s_axis_tready_reg_reg_0),
        .I1(temp_m_axis_tlast_reg_reg_0),
        .I2(D[14]),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .O(op0[14]));
  LUT4 #(
    .INIT(16'hFD20)) 
    acc_reg_reg_i_25__2
       (.I0(s_axis_tready_reg_reg_0),
        .I1(temp_m_axis_tlast_reg_reg_0),
        .I2(D[13]),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .O(op0[13]));
  LUT4 #(
    .INIT(16'hFD20)) 
    acc_reg_reg_i_26__2
       (.I0(s_axis_tready_reg_reg_0),
        .I1(temp_m_axis_tlast_reg_reg_0),
        .I2(D[12]),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .O(op0[12]));
  LUT4 #(
    .INIT(16'hFD20)) 
    acc_reg_reg_i_27__2
       (.I0(s_axis_tready_reg_reg_0),
        .I1(temp_m_axis_tlast_reg_reg_0),
        .I2(D[11]),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .O(op0[11]));
  LUT4 #(
    .INIT(16'hFD20)) 
    acc_reg_reg_i_28__2
       (.I0(s_axis_tready_reg_reg_0),
        .I1(temp_m_axis_tlast_reg_reg_0),
        .I2(D[10]),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .O(op0[10]));
  LUT4 #(
    .INIT(16'hFD20)) 
    acc_reg_reg_i_29__2
       (.I0(s_axis_tready_reg_reg_0),
        .I1(temp_m_axis_tlast_reg_reg_0),
        .I2(D[9]),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .O(op0[9]));
  LUT4 #(
    .INIT(16'hFD20)) 
    acc_reg_reg_i_30__2
       (.I0(s_axis_tready_reg_reg_0),
        .I1(temp_m_axis_tlast_reg_reg_0),
        .I2(D[8]),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .O(op0[8]));
  LUT4 #(
    .INIT(16'hFD20)) 
    acc_reg_reg_i_31__2
       (.I0(s_axis_tready_reg_reg_0),
        .I1(temp_m_axis_tlast_reg_reg_0),
        .I2(D[7]),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .O(op0[7]));
  LUT4 #(
    .INIT(16'hFD20)) 
    acc_reg_reg_i_32__2
       (.I0(s_axis_tready_reg_reg_0),
        .I1(temp_m_axis_tlast_reg_reg_0),
        .I2(D[6]),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .O(op0[6]));
  LUT4 #(
    .INIT(16'hFD20)) 
    acc_reg_reg_i_33__2
       (.I0(s_axis_tready_reg_reg_0),
        .I1(temp_m_axis_tlast_reg_reg_0),
        .I2(D[5]),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .O(op0[5]));
  LUT4 #(
    .INIT(16'hFD20)) 
    acc_reg_reg_i_34__2
       (.I0(s_axis_tready_reg_reg_0),
        .I1(temp_m_axis_tlast_reg_reg_0),
        .I2(D[4]),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .O(op0[4]));
  LUT4 #(
    .INIT(16'hFD20)) 
    acc_reg_reg_i_35__2
       (.I0(s_axis_tready_reg_reg_0),
        .I1(temp_m_axis_tlast_reg_reg_0),
        .I2(D[3]),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .O(op0[3]));
  LUT4 #(
    .INIT(16'hFD20)) 
    acc_reg_reg_i_36__2
       (.I0(s_axis_tready_reg_reg_0),
        .I1(temp_m_axis_tlast_reg_reg_0),
        .I2(D[2]),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .O(op0[2]));
  LUT4 #(
    .INIT(16'hFD20)) 
    acc_reg_reg_i_37__2
       (.I0(s_axis_tready_reg_reg_0),
        .I1(temp_m_axis_tlast_reg_reg_0),
        .I2(D[1]),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .O(op0[1]));
  LUT4 #(
    .INIT(16'hFD20)) 
    acc_reg_reg_i_38__3
       (.I0(s_axis_tready_reg_reg_0),
        .I1(temp_m_axis_tlast_reg_reg_0),
        .I2(D[0]),
        .I3(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .O(op0[0]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT5 #(
    .INIT(32'hBAEAAAAA)) 
    \fsm_state_next_reg[1]_i_2__6 
       (.I0(Q),
        .I1(m_axis_tlast_reg_reg_0),
        .I2(int_axis_l_tvalid_0),
        .I3(\fsm_state_next_reg[1]_i_3__6 ),
        .I4(int_axis_t_tvalid),
        .O(AR));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT4 #(
    .INIT(16'h0777)) 
    \fsm_state_next_reg[1]_i_4__1 
       (.I0(m_axis_tlast_reg_reg_0),
        .I1(int_axis_l_tvalid_0),
        .I2(\fsm_state_next_reg[1]_i_3__6 ),
        .I3(int_axis_t_tvalid),
        .O(m_axis_tlast_reg_reg_1));
  LUT4 #(
    .INIT(16'hFD20)) 
    m_axis_tlast_reg_i_1__25
       (.I0(s_axis_tready_reg_reg_0),
        .I1(temp_m_axis_tlast_reg_reg_0),
        .I2(int_axis_lr_tlast_1),
        .I3(temp_m_axis_tlast_reg),
        .O(m_axis_tlast_reg_i_1__25_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(m_axis_tvalid_reg_reg_0),
        .D(m_axis_tlast_reg_i_1__25_n_0),
        .Q(m_axis_tlast_reg_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT5 #(
    .INIT(32'hFE2EFE22)) 
    m_axis_tvalid_reg_i_1__44
       (.I0(int_axis_l_tvalid_0),
        .I1(temp_m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(temp_m_axis_tvalid_next1_out),
        .I4(temp_m_axis_tvalid_reg),
        .O(m_axis_tvalid_reg_i_1__44_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_reg_i_1__44_n_0),
        .Q(int_axis_l_tvalid_0),
        .R(Q));
  LUT6 #(
    .INIT(64'hFFFF0000FFFFF7FF)) 
    s_axis_tready_reg_i_1__36
       (.I0(int_axis_l_tvalid_0),
        .I1(s_axis_tready_reg_reg_1),
        .I2(s_axis_tready_reg_reg_2),
        .I3(s_axis_tready_reg_reg_3),
        .I4(temp_m_axis_tvalid_reg_reg_0),
        .I5(temp_m_axis_tvalid_reg),
        .O(s_axis_tready_early));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_early),
        .Q(s_axis_tready_reg_reg_0),
        .R(Q));
  LUT2 #(
    .INIT(4'h8)) 
    \temp_m_axis_tdata_reg[15]_i_1__20 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(temp_m_axis_tlast_reg_reg_0),
        .O(store_axis_input_to_temp));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[0]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[10]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[11]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[12]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[13]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[14]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[15]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[1]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[2]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[3]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[4]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[5]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[6]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[7]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[8]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[9]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(int_axis_lr_tlast_1),
        .Q(temp_m_axis_tlast_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT5 #(
    .INIT(32'hFBAF08A0)) 
    temp_m_axis_tvalid_reg_i_1__37
       (.I0(temp_m_axis_tvalid_next1_out),
        .I1(int_axis_l_tvalid_0),
        .I2(temp_m_axis_tvalid_reg_reg_0),
        .I3(s_axis_tready_reg_reg_0),
        .I4(temp_m_axis_tvalid_reg),
        .O(temp_m_axis_tvalid_reg_i_1__37_n_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(temp_m_axis_tvalid_reg_i_1__37_n_0),
        .Q(temp_m_axis_tvalid_reg),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axis_register" *) 
module KanTop_KanAcceleratorWrapper_0_0_axis_register__parameterized4_13
   (s_axis_tready_reg_reg_0,
    m_axis_tlast_reg_reg_0,
    m_axis_tvalid_reg_reg_0,
    temp_m_axis_tvalid_reg,
    m_axis_tvalid_reg_reg_1,
    m_axis_tvalid_reg_reg_2,
    op0,
    store_l_reg_reg,
    \m_axis_tdata_reg_reg[15]_0 ,
    Q,
    core_clk,
    E,
    int_axis_lr_tlast_3,
    temp_m_axis_tvalid_reg_reg_0,
    s_axis_l_tready_int_1,
    bypass_add_reg_0_reg,
    int_axis_t_tvalid,
    m_axis_tvalid_reg_reg_3,
    m_axis_tvalid_reg_reg_4,
    m_axis_tvalid_reg_reg_5,
    \m_axis_tdata_reg_reg[0]_0 ,
    D,
    s_axis_tready_reg_reg_1,
    \fsm_state_next_reg[2]_i_1__2 );
  output s_axis_tready_reg_reg_0;
  output m_axis_tlast_reg_reg_0;
  output [0:0]m_axis_tvalid_reg_reg_0;
  output temp_m_axis_tvalid_reg;
  output m_axis_tvalid_reg_reg_1;
  output m_axis_tvalid_reg_reg_2;
  output [15:0]op0;
  output store_l_reg_reg;
  output [15:0]\m_axis_tdata_reg_reg[15]_0 ;
  input [0:0]Q;
  input core_clk;
  input [0:0]E;
  input int_axis_lr_tlast_3;
  input temp_m_axis_tvalid_reg_reg_0;
  input s_axis_l_tready_int_1;
  input bypass_add_reg_0_reg;
  input int_axis_t_tvalid;
  input m_axis_tvalid_reg_reg_3;
  input m_axis_tvalid_reg_reg_4;
  input m_axis_tvalid_reg_reg_5;
  input \m_axis_tdata_reg_reg[0]_0 ;
  input [15:0]D;
  input s_axis_tready_reg_reg_1;
  input \fsm_state_next_reg[2]_i_1__2 ;

  wire [15:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire bypass_add_reg_0_reg;
  wire core_clk;
  wire \fsm_state_next_reg[2]_i_1__2 ;
  wire int_axis_lr_tlast_3;
  wire int_axis_t_tvalid;
  wire \m_axis_tdata_reg_reg[0]_0 ;
  wire [15:0]\m_axis_tdata_reg_reg[15]_0 ;
  wire m_axis_tlast_reg_i_1__32_n_0;
  wire m_axis_tlast_reg_reg_0;
  wire m_axis_tvalid_reg_i_1__34_n_0;
  wire [0:0]m_axis_tvalid_reg_reg_0;
  wire m_axis_tvalid_reg_reg_1;
  wire m_axis_tvalid_reg_reg_2;
  wire m_axis_tvalid_reg_reg_3;
  wire m_axis_tvalid_reg_reg_4;
  wire m_axis_tvalid_reg_reg_5;
  wire [15:0]op0;
  wire s_axis_l_tready_int_1;
  wire s_axis_tready_early;
  wire s_axis_tready_reg_reg_0;
  wire s_axis_tready_reg_reg_1;
  wire store_l_reg_reg;
  wire \temp_m_axis_tdata_reg_reg_n_0_[0] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[10] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[11] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[12] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[13] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[14] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[15] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[1] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[2] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[3] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[4] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[5] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[6] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[7] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[8] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[9] ;
  wire temp_m_axis_tlast_reg;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_reg_0;

  LUT4 #(
    .INIT(16'hFFF4)) 
    acc_reg_reg_i_1__2
       (.I0(m_axis_tvalid_reg_reg_1),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_3),
        .I3(m_axis_tvalid_reg_reg_4),
        .O(m_axis_tvalid_reg_reg_0));
  LUT4 #(
    .INIT(16'hF4B0)) 
    acc_reg_reg_i_23__5
       (.I0(\m_axis_tdata_reg_reg[0]_0 ),
        .I1(s_axis_tready_reg_reg_0),
        .I2(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .I3(D[15]),
        .O(op0[15]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    acc_reg_reg_i_24__5
       (.I0(\m_axis_tdata_reg_reg[0]_0 ),
        .I1(s_axis_tready_reg_reg_0),
        .I2(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .I3(D[14]),
        .O(op0[14]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    acc_reg_reg_i_25__5
       (.I0(\m_axis_tdata_reg_reg[0]_0 ),
        .I1(s_axis_tready_reg_reg_0),
        .I2(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .I3(D[13]),
        .O(op0[13]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    acc_reg_reg_i_26__5
       (.I0(\m_axis_tdata_reg_reg[0]_0 ),
        .I1(s_axis_tready_reg_reg_0),
        .I2(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .I3(D[12]),
        .O(op0[12]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    acc_reg_reg_i_27__5
       (.I0(\m_axis_tdata_reg_reg[0]_0 ),
        .I1(s_axis_tready_reg_reg_0),
        .I2(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .I3(D[11]),
        .O(op0[11]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    acc_reg_reg_i_28__5
       (.I0(\m_axis_tdata_reg_reg[0]_0 ),
        .I1(s_axis_tready_reg_reg_0),
        .I2(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .I3(D[10]),
        .O(op0[10]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    acc_reg_reg_i_29__5
       (.I0(\m_axis_tdata_reg_reg[0]_0 ),
        .I1(s_axis_tready_reg_reg_0),
        .I2(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .I3(D[9]),
        .O(op0[9]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    acc_reg_reg_i_30__5
       (.I0(\m_axis_tdata_reg_reg[0]_0 ),
        .I1(s_axis_tready_reg_reg_0),
        .I2(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .I3(D[8]),
        .O(op0[8]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    acc_reg_reg_i_31__5
       (.I0(\m_axis_tdata_reg_reg[0]_0 ),
        .I1(s_axis_tready_reg_reg_0),
        .I2(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .I3(D[7]),
        .O(op0[7]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    acc_reg_reg_i_32__5
       (.I0(\m_axis_tdata_reg_reg[0]_0 ),
        .I1(s_axis_tready_reg_reg_0),
        .I2(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .I3(D[6]),
        .O(op0[6]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    acc_reg_reg_i_33__5
       (.I0(\m_axis_tdata_reg_reg[0]_0 ),
        .I1(s_axis_tready_reg_reg_0),
        .I2(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .I3(D[5]),
        .O(op0[5]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    acc_reg_reg_i_34__5
       (.I0(\m_axis_tdata_reg_reg[0]_0 ),
        .I1(s_axis_tready_reg_reg_0),
        .I2(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .I3(D[4]),
        .O(op0[4]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    acc_reg_reg_i_35__5
       (.I0(\m_axis_tdata_reg_reg[0]_0 ),
        .I1(s_axis_tready_reg_reg_0),
        .I2(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .I3(D[3]),
        .O(op0[3]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    acc_reg_reg_i_36__5
       (.I0(\m_axis_tdata_reg_reg[0]_0 ),
        .I1(s_axis_tready_reg_reg_0),
        .I2(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .I3(D[2]),
        .O(op0[2]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    acc_reg_reg_i_37__5
       (.I0(\m_axis_tdata_reg_reg[0]_0 ),
        .I1(s_axis_tready_reg_reg_0),
        .I2(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .I3(D[1]),
        .O(op0[1]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    acc_reg_reg_i_38__5
       (.I0(\m_axis_tdata_reg_reg[0]_0 ),
        .I1(s_axis_tready_reg_reg_0),
        .I2(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .I3(D[0]),
        .O(op0[0]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    bypass_add_reg_0_i_2__5
       (.I0(m_axis_tvalid_reg_reg_1),
        .I1(s_axis_l_tready_int_1),
        .I2(bypass_add_reg_0_reg),
        .I3(int_axis_t_tvalid),
        .O(m_axis_tvalid_reg_reg_2));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    \fsm_state_next_reg[2]_i_5__0 
       (.I0(bypass_add_reg_0_reg),
        .I1(s_axis_l_tready_int_1),
        .I2(m_axis_tvalid_reg_reg_1),
        .I3(m_axis_tlast_reg_reg_0),
        .I4(\fsm_state_next_reg[2]_i_1__2 ),
        .I5(int_axis_t_tvalid),
        .O(store_l_reg_reg));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(m_axis_tvalid_reg_reg_0),
        .D(op0[0]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(m_axis_tvalid_reg_reg_0),
        .D(op0[10]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(m_axis_tvalid_reg_reg_0),
        .D(op0[11]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(m_axis_tvalid_reg_reg_0),
        .D(op0[12]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(m_axis_tvalid_reg_reg_0),
        .D(op0[13]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(m_axis_tvalid_reg_reg_0),
        .D(op0[14]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(m_axis_tvalid_reg_reg_0),
        .D(op0[15]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(m_axis_tvalid_reg_reg_0),
        .D(op0[1]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(m_axis_tvalid_reg_reg_0),
        .D(op0[2]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(m_axis_tvalid_reg_reg_0),
        .D(op0[3]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(m_axis_tvalid_reg_reg_0),
        .D(op0[4]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(m_axis_tvalid_reg_reg_0),
        .D(op0[5]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(m_axis_tvalid_reg_reg_0),
        .D(op0[6]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(m_axis_tvalid_reg_reg_0),
        .D(op0[7]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(m_axis_tvalid_reg_reg_0),
        .D(op0[8]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(m_axis_tvalid_reg_reg_0),
        .D(op0[9]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF4B0)) 
    m_axis_tlast_reg_i_1__32
       (.I0(\m_axis_tdata_reg_reg[0]_0 ),
        .I1(s_axis_tready_reg_reg_0),
        .I2(temp_m_axis_tlast_reg),
        .I3(int_axis_lr_tlast_3),
        .O(m_axis_tlast_reg_i_1__32_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(m_axis_tvalid_reg_reg_0),
        .D(m_axis_tlast_reg_i_1__32_n_0),
        .Q(m_axis_tlast_reg_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFE333ACCCE000A)) 
    m_axis_tvalid_reg_i_1__34
       (.I0(m_axis_tvalid_reg_reg_1),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_3),
        .I3(m_axis_tvalid_reg_reg_4),
        .I4(m_axis_tvalid_reg_reg_5),
        .I5(temp_m_axis_tvalid_reg),
        .O(m_axis_tvalid_reg_i_1__34_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_reg_i_1__34_n_0),
        .Q(m_axis_tvalid_reg_reg_1),
        .R(Q));
  LUT4 #(
    .INIT(16'hABBB)) 
    s_axis_tready_reg_i_1__25
       (.I0(s_axis_tready_reg_reg_1),
        .I1(temp_m_axis_tvalid_reg),
        .I2(m_axis_tvalid_reg_reg_1),
        .I3(m_axis_tvalid_reg_reg_5),
        .O(s_axis_tready_early));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_early),
        .Q(s_axis_tready_reg_reg_0),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(E),
        .D(D[0]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(E),
        .D(D[10]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(E),
        .D(D[11]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(E),
        .D(D[12]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(E),
        .D(D[13]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(E),
        .D(D[14]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(E),
        .D(D[15]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(E),
        .D(D[1]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(E),
        .D(D[2]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(E),
        .D(D[3]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(E),
        .D(D[4]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(E),
        .D(D[5]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(E),
        .D(D[6]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(E),
        .D(D[7]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(E),
        .D(D[8]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(E),
        .D(D[9]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(E),
        .D(int_axis_lr_tlast_3),
        .Q(temp_m_axis_tlast_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(temp_m_axis_tvalid_reg_reg_0),
        .Q(temp_m_axis_tvalid_reg),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axis_register" *) 
module KanTop_KanAcceleratorWrapper_0_0_axis_register__parameterized4_17
   (s_axis_tready_reg_reg_0,
    m_axis_tlast_reg_reg_0,
    s_axis_tready_reg_reg_1,
    temp_m_axis_tvalid_reg,
    m_axis_tvalid_reg_reg_0,
    m_axis_tvalid_reg_reg_1,
    op0,
    s_axis_tready_reg_reg_2,
    s_axis_tready_reg_reg_3,
    store_l_reg_reg,
    \m_axis_tdata_reg_reg[15]_0 ,
    Q,
    s_axis_tready_early,
    core_clk,
    E,
    temp_m_axis_tlast_reg_reg_0,
    temp_m_axis_tvalid_reg_reg_0,
    m_axis_tvalid_reg_reg_2,
    empty_reg_2,
    s_axis_l_tready_int,
    bypass_add_reg_0_reg,
    int_axis_t_tvalid,
    m_axis_tlast_reg_reg_1,
    m_axis_tlast_reg_reg_2,
    full_reg_3,
    int_axis_act_func_tvalid,
    \fsm_state_next_reg[2]_i_1__0 );
  output s_axis_tready_reg_reg_0;
  output m_axis_tlast_reg_reg_0;
  output s_axis_tready_reg_reg_1;
  output temp_m_axis_tvalid_reg;
  output m_axis_tvalid_reg_reg_0;
  output m_axis_tvalid_reg_reg_1;
  output [15:0]op0;
  output s_axis_tready_reg_reg_2;
  output s_axis_tready_reg_reg_3;
  output store_l_reg_reg;
  output [15:0]\m_axis_tdata_reg_reg[15]_0 ;
  input [0:0]Q;
  input s_axis_tready_early;
  input core_clk;
  input [0:0]E;
  input [16:0]temp_m_axis_tlast_reg_reg_0;
  input temp_m_axis_tvalid_reg_reg_0;
  input m_axis_tvalid_reg_reg_2;
  input empty_reg_2;
  input s_axis_l_tready_int;
  input bypass_add_reg_0_reg;
  input int_axis_t_tvalid;
  input m_axis_tlast_reg_reg_1;
  input m_axis_tlast_reg_reg_2;
  input full_reg_3;
  input [0:0]int_axis_act_func_tvalid;
  input \fsm_state_next_reg[2]_i_1__0 ;

  wire [0:0]E;
  wire [0:0]Q;
  wire bypass_add_reg_0_reg;
  wire core_clk;
  wire empty_reg_2;
  wire \fsm_state_next_reg[2]_i_1__0 ;
  wire full_reg_3;
  wire [0:0]int_axis_act_func_tvalid;
  wire int_axis_t_tvalid;
  wire [15:0]\m_axis_tdata_reg_reg[15]_0 ;
  wire m_axis_tlast_reg_i_1__30_n_0;
  wire m_axis_tlast_reg_reg_0;
  wire m_axis_tlast_reg_reg_1;
  wire m_axis_tlast_reg_reg_2;
  wire m_axis_tvalid_reg_i_1__22_n_0;
  wire m_axis_tvalid_reg_reg_0;
  wire m_axis_tvalid_reg_reg_1;
  wire m_axis_tvalid_reg_reg_2;
  wire [15:0]op0;
  wire s_axis_l_tready_int;
  wire s_axis_tready_early;
  wire s_axis_tready_reg_reg_0;
  wire s_axis_tready_reg_reg_1;
  wire s_axis_tready_reg_reg_2;
  wire s_axis_tready_reg_reg_3;
  wire store_l_reg_reg;
  wire \temp_m_axis_tdata_reg_reg_n_0_[0] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[10] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[11] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[12] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[13] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[14] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[15] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[1] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[2] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[3] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[4] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[5] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[6] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[7] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[8] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[9] ;
  wire temp_m_axis_tlast_reg;
  wire [16:0]temp_m_axis_tlast_reg_reg_0;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_reg_0;

  LUT4 #(
    .INIT(16'hFFCE)) 
    acc_reg_reg_i_1__0
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tlast_reg_reg_2),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_1),
        .O(s_axis_tready_reg_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFB0004FF0000)) 
    acc_reg_reg_i_23__4
       (.I0(m_axis_tlast_reg_reg_1),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(m_axis_tlast_reg_reg_2),
        .I3(s_axis_tready_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .I5(temp_m_axis_tlast_reg_reg_0[15]),
        .O(op0[15]));
  LUT6 #(
    .INIT(64'hFFFFFB0004FF0000)) 
    acc_reg_reg_i_24__4
       (.I0(m_axis_tlast_reg_reg_1),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(m_axis_tlast_reg_reg_2),
        .I3(s_axis_tready_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .I5(temp_m_axis_tlast_reg_reg_0[14]),
        .O(op0[14]));
  LUT6 #(
    .INIT(64'hFFFFFB0004FF0000)) 
    acc_reg_reg_i_25__4
       (.I0(m_axis_tlast_reg_reg_1),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(m_axis_tlast_reg_reg_2),
        .I3(s_axis_tready_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .I5(temp_m_axis_tlast_reg_reg_0[13]),
        .O(op0[13]));
  LUT6 #(
    .INIT(64'hFFFFFB0004FF0000)) 
    acc_reg_reg_i_26__4
       (.I0(m_axis_tlast_reg_reg_1),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(m_axis_tlast_reg_reg_2),
        .I3(s_axis_tready_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .I5(temp_m_axis_tlast_reg_reg_0[12]),
        .O(op0[12]));
  LUT6 #(
    .INIT(64'hFFFFFB0004FF0000)) 
    acc_reg_reg_i_27__4
       (.I0(m_axis_tlast_reg_reg_1),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(m_axis_tlast_reg_reg_2),
        .I3(s_axis_tready_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .I5(temp_m_axis_tlast_reg_reg_0[11]),
        .O(op0[11]));
  LUT6 #(
    .INIT(64'hFFFFFB0004FF0000)) 
    acc_reg_reg_i_28__4
       (.I0(m_axis_tlast_reg_reg_1),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(m_axis_tlast_reg_reg_2),
        .I3(s_axis_tready_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .I5(temp_m_axis_tlast_reg_reg_0[10]),
        .O(op0[10]));
  LUT6 #(
    .INIT(64'hFFFFFB0004FF0000)) 
    acc_reg_reg_i_29__4
       (.I0(m_axis_tlast_reg_reg_1),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(m_axis_tlast_reg_reg_2),
        .I3(s_axis_tready_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .I5(temp_m_axis_tlast_reg_reg_0[9]),
        .O(op0[9]));
  LUT6 #(
    .INIT(64'hFFFFFB0004FF0000)) 
    acc_reg_reg_i_30__4
       (.I0(m_axis_tlast_reg_reg_1),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(m_axis_tlast_reg_reg_2),
        .I3(s_axis_tready_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .I5(temp_m_axis_tlast_reg_reg_0[8]),
        .O(op0[8]));
  LUT6 #(
    .INIT(64'hFFFFFB0004FF0000)) 
    acc_reg_reg_i_31__4
       (.I0(m_axis_tlast_reg_reg_1),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(m_axis_tlast_reg_reg_2),
        .I3(s_axis_tready_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .I5(temp_m_axis_tlast_reg_reg_0[7]),
        .O(op0[7]));
  LUT6 #(
    .INIT(64'hFFFFFB0004FF0000)) 
    acc_reg_reg_i_32__4
       (.I0(m_axis_tlast_reg_reg_1),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(m_axis_tlast_reg_reg_2),
        .I3(s_axis_tready_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .I5(temp_m_axis_tlast_reg_reg_0[6]),
        .O(op0[6]));
  LUT6 #(
    .INIT(64'hFFFFFB0004FF0000)) 
    acc_reg_reg_i_33__4
       (.I0(m_axis_tlast_reg_reg_1),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(m_axis_tlast_reg_reg_2),
        .I3(s_axis_tready_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .I5(temp_m_axis_tlast_reg_reg_0[5]),
        .O(op0[5]));
  LUT6 #(
    .INIT(64'hFFFFFB0004FF0000)) 
    acc_reg_reg_i_34__4
       (.I0(m_axis_tlast_reg_reg_1),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(m_axis_tlast_reg_reg_2),
        .I3(s_axis_tready_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .I5(temp_m_axis_tlast_reg_reg_0[4]),
        .O(op0[4]));
  LUT6 #(
    .INIT(64'hFFFFFB0004FF0000)) 
    acc_reg_reg_i_35__4
       (.I0(m_axis_tlast_reg_reg_1),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(m_axis_tlast_reg_reg_2),
        .I3(s_axis_tready_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .I5(temp_m_axis_tlast_reg_reg_0[3]),
        .O(op0[3]));
  LUT6 #(
    .INIT(64'hFFFFFB0004FF0000)) 
    acc_reg_reg_i_36__4
       (.I0(m_axis_tlast_reg_reg_1),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(m_axis_tlast_reg_reg_2),
        .I3(s_axis_tready_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .I5(temp_m_axis_tlast_reg_reg_0[2]),
        .O(op0[2]));
  LUT6 #(
    .INIT(64'hFFFFFB0004FF0000)) 
    acc_reg_reg_i_37__4
       (.I0(m_axis_tlast_reg_reg_1),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(m_axis_tlast_reg_reg_2),
        .I3(s_axis_tready_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .I5(temp_m_axis_tlast_reg_reg_0[1]),
        .O(op0[1]));
  LUT6 #(
    .INIT(64'hFFFFFB0004FF0000)) 
    acc_reg_reg_i_38__4
       (.I0(m_axis_tlast_reg_reg_1),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(m_axis_tlast_reg_reg_2),
        .I3(s_axis_tready_reg_reg_0),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .I5(temp_m_axis_tlast_reg_reg_0[0]),
        .O(op0[0]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    bypass_add_reg_0_i_2__4
       (.I0(m_axis_tvalid_reg_reg_0),
        .I1(s_axis_l_tready_int),
        .I2(bypass_add_reg_0_reg),
        .I3(int_axis_t_tvalid),
        .O(m_axis_tvalid_reg_reg_1));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    \fsm_state_next_reg[2]_i_5 
       (.I0(bypass_add_reg_0_reg),
        .I1(s_axis_l_tready_int),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_0),
        .I4(\fsm_state_next_reg[2]_i_1__0 ),
        .I5(int_axis_t_tvalid),
        .O(store_l_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT5 #(
    .INIT(32'h08000808)) 
    full_reg_i_4__2
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_2),
        .I2(empty_reg_2),
        .I3(full_reg_3),
        .I4(int_axis_act_func_tvalid),
        .O(s_axis_tready_reg_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(s_axis_tready_reg_reg_1),
        .D(op0[0]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(s_axis_tready_reg_reg_1),
        .D(op0[10]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(s_axis_tready_reg_reg_1),
        .D(op0[11]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(s_axis_tready_reg_reg_1),
        .D(op0[12]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(s_axis_tready_reg_reg_1),
        .D(op0[13]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(s_axis_tready_reg_reg_1),
        .D(op0[14]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(s_axis_tready_reg_reg_1),
        .D(op0[15]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(s_axis_tready_reg_reg_1),
        .D(op0[1]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(s_axis_tready_reg_reg_1),
        .D(op0[2]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(s_axis_tready_reg_reg_1),
        .D(op0[3]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(s_axis_tready_reg_reg_1),
        .D(op0[4]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(s_axis_tready_reg_reg_1),
        .D(op0[5]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(s_axis_tready_reg_reg_1),
        .D(op0[6]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(s_axis_tready_reg_reg_1),
        .D(op0[7]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(s_axis_tready_reg_reg_1),
        .D(op0[8]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(s_axis_tready_reg_reg_1),
        .D(op0[9]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFB0004FF0000)) 
    m_axis_tlast_reg_i_1__30
       (.I0(m_axis_tlast_reg_reg_1),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(m_axis_tlast_reg_reg_2),
        .I3(s_axis_tready_reg_reg_0),
        .I4(temp_m_axis_tlast_reg),
        .I5(temp_m_axis_tlast_reg_reg_0[16]),
        .O(m_axis_tlast_reg_i_1__30_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(s_axis_tready_reg_reg_1),
        .D(m_axis_tlast_reg_i_1__30_n_0),
        .Q(m_axis_tlast_reg_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    m_axis_tvalid_reg_i_1__22
       (.I0(m_axis_tvalid_reg_reg_2),
        .I1(empty_reg_2),
        .I2(s_axis_tready_reg_reg_0),
        .I3(temp_m_axis_tvalid_reg),
        .I4(s_axis_tready_reg_reg_1),
        .I5(m_axis_tvalid_reg_reg_0),
        .O(m_axis_tvalid_reg_i_1__22_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_reg_i_1__22_n_0),
        .Q(m_axis_tvalid_reg_reg_0),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ptr_reg[2]_i_2__0 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_2),
        .O(s_axis_tready_reg_reg_3));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_early),
        .Q(s_axis_tready_reg_reg_0),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(E),
        .D(temp_m_axis_tlast_reg_reg_0[0]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(E),
        .D(temp_m_axis_tlast_reg_reg_0[10]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(E),
        .D(temp_m_axis_tlast_reg_reg_0[11]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(E),
        .D(temp_m_axis_tlast_reg_reg_0[12]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(E),
        .D(temp_m_axis_tlast_reg_reg_0[13]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(E),
        .D(temp_m_axis_tlast_reg_reg_0[14]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(E),
        .D(temp_m_axis_tlast_reg_reg_0[15]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(E),
        .D(temp_m_axis_tlast_reg_reg_0[1]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(E),
        .D(temp_m_axis_tlast_reg_reg_0[2]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(E),
        .D(temp_m_axis_tlast_reg_reg_0[3]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(E),
        .D(temp_m_axis_tlast_reg_reg_0[4]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(E),
        .D(temp_m_axis_tlast_reg_reg_0[5]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(E),
        .D(temp_m_axis_tlast_reg_reg_0[6]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(E),
        .D(temp_m_axis_tlast_reg_reg_0[7]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(E),
        .D(temp_m_axis_tlast_reg_reg_0[8]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(E),
        .D(temp_m_axis_tlast_reg_reg_0[9]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(E),
        .D(temp_m_axis_tlast_reg_reg_0[16]),
        .Q(temp_m_axis_tlast_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(temp_m_axis_tvalid_reg_reg_0),
        .Q(temp_m_axis_tvalid_reg),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axis_register" *) 
module KanTop_KanAcceleratorWrapper_0_0_axis_register__parameterized4_21
   (s_axis_tready_reg_reg_0,
    m_axis_tlast_reg_reg_0,
    m_axis_tvalid_reg_reg_0,
    int_axis_l_tvalid_1,
    op0,
    m_axis_tlast_reg_reg_1,
    AR,
    Q,
    core_clk,
    int_axis_lr_tlast_6,
    temp_m_axis_tvalid_next1_out,
    temp_m_axis_tvalid_reg_reg_0,
    D,
    s_axis_tready_reg_reg_1,
    \fsm_state_next_reg[0] ,
    int_axis_t_tvalid);
  output s_axis_tready_reg_reg_0;
  output m_axis_tlast_reg_reg_0;
  output m_axis_tvalid_reg_reg_0;
  output int_axis_l_tvalid_1;
  output [15:0]op0;
  output m_axis_tlast_reg_reg_1;
  output [0:0]AR;
  input [0:0]Q;
  input core_clk;
  input int_axis_lr_tlast_6;
  input temp_m_axis_tvalid_next1_out;
  input temp_m_axis_tvalid_reg_reg_0;
  input [15:0]D;
  input s_axis_tready_reg_reg_1;
  input \fsm_state_next_reg[0] ;
  input int_axis_t_tvalid;

  wire [0:0]AR;
  wire [15:0]D;
  wire [0:0]Q;
  wire core_clk;
  wire \fsm_state_next_reg[0] ;
  wire int_axis_l_tvalid_1;
  wire int_axis_lr_tlast_6;
  wire int_axis_t_tvalid;
  wire m_axis_tlast_reg_i_1__24_n_0;
  wire m_axis_tlast_reg_reg_0;
  wire m_axis_tlast_reg_reg_1;
  wire m_axis_tvalid_reg_i_1__41_n_0;
  wire m_axis_tvalid_reg_reg_0;
  wire [15:0]op0;
  wire s_axis_tready_early;
  wire s_axis_tready_reg_reg_0;
  wire s_axis_tready_reg_reg_1;
  wire store_axis_input_to_temp;
  wire \temp_m_axis_tdata_reg_reg_n_0_[0] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[10] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[11] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[12] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[13] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[14] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[15] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[1] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[2] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[3] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[4] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[5] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[6] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[7] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[8] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[9] ;
  wire temp_m_axis_tlast_reg;
  wire temp_m_axis_tvalid_next1_out;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_i_1__29_n_0;
  wire temp_m_axis_tvalid_reg_reg_0;

  LUT3 #(
    .INIT(8'hDC)) 
    acc_reg_reg_i_1__5
       (.I0(int_axis_l_tvalid_1),
        .I1(temp_m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .O(m_axis_tvalid_reg_reg_0));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    acc_reg_reg_i_21__1
       (.I0(s_axis_tready_reg_reg_0),
        .I1(temp_m_axis_tvalid_reg_reg_0),
        .I2(int_axis_l_tvalid_1),
        .I3(D[15]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .O(op0[15]));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    acc_reg_reg_i_22__1
       (.I0(s_axis_tready_reg_reg_0),
        .I1(temp_m_axis_tvalid_reg_reg_0),
        .I2(int_axis_l_tvalid_1),
        .I3(D[14]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .O(op0[14]));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    acc_reg_reg_i_23__1
       (.I0(s_axis_tready_reg_reg_0),
        .I1(temp_m_axis_tvalid_reg_reg_0),
        .I2(int_axis_l_tvalid_1),
        .I3(D[13]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .O(op0[13]));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    acc_reg_reg_i_24__1
       (.I0(s_axis_tready_reg_reg_0),
        .I1(temp_m_axis_tvalid_reg_reg_0),
        .I2(int_axis_l_tvalid_1),
        .I3(D[12]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .O(op0[12]));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    acc_reg_reg_i_25__1
       (.I0(s_axis_tready_reg_reg_0),
        .I1(temp_m_axis_tvalid_reg_reg_0),
        .I2(int_axis_l_tvalid_1),
        .I3(D[11]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .O(op0[11]));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    acc_reg_reg_i_26__1
       (.I0(s_axis_tready_reg_reg_0),
        .I1(temp_m_axis_tvalid_reg_reg_0),
        .I2(int_axis_l_tvalid_1),
        .I3(D[10]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .O(op0[10]));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    acc_reg_reg_i_27__1
       (.I0(s_axis_tready_reg_reg_0),
        .I1(temp_m_axis_tvalid_reg_reg_0),
        .I2(int_axis_l_tvalid_1),
        .I3(D[9]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .O(op0[9]));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    acc_reg_reg_i_28__1
       (.I0(s_axis_tready_reg_reg_0),
        .I1(temp_m_axis_tvalid_reg_reg_0),
        .I2(int_axis_l_tvalid_1),
        .I3(D[8]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .O(op0[8]));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    acc_reg_reg_i_29__1
       (.I0(s_axis_tready_reg_reg_0),
        .I1(temp_m_axis_tvalid_reg_reg_0),
        .I2(int_axis_l_tvalid_1),
        .I3(D[7]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .O(op0[7]));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    acc_reg_reg_i_30__1
       (.I0(s_axis_tready_reg_reg_0),
        .I1(temp_m_axis_tvalid_reg_reg_0),
        .I2(int_axis_l_tvalid_1),
        .I3(D[6]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .O(op0[6]));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    acc_reg_reg_i_31__1
       (.I0(s_axis_tready_reg_reg_0),
        .I1(temp_m_axis_tvalid_reg_reg_0),
        .I2(int_axis_l_tvalid_1),
        .I3(D[5]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .O(op0[5]));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    acc_reg_reg_i_32__1
       (.I0(s_axis_tready_reg_reg_0),
        .I1(temp_m_axis_tvalid_reg_reg_0),
        .I2(int_axis_l_tvalid_1),
        .I3(D[4]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .O(op0[4]));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    acc_reg_reg_i_33__1
       (.I0(s_axis_tready_reg_reg_0),
        .I1(temp_m_axis_tvalid_reg_reg_0),
        .I2(int_axis_l_tvalid_1),
        .I3(D[3]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .O(op0[3]));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    acc_reg_reg_i_34__1
       (.I0(s_axis_tready_reg_reg_0),
        .I1(temp_m_axis_tvalid_reg_reg_0),
        .I2(int_axis_l_tvalid_1),
        .I3(D[2]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .O(op0[2]));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    acc_reg_reg_i_35__1
       (.I0(s_axis_tready_reg_reg_0),
        .I1(temp_m_axis_tvalid_reg_reg_0),
        .I2(int_axis_l_tvalid_1),
        .I3(D[1]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .O(op0[1]));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    acc_reg_reg_i_36__1
       (.I0(s_axis_tready_reg_reg_0),
        .I1(temp_m_axis_tvalid_reg_reg_0),
        .I2(int_axis_l_tvalid_1),
        .I3(D[0]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .O(op0[0]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT5 #(
    .INIT(32'hBAEAAAAA)) 
    \fsm_state_next_reg[1]_i_2__5 
       (.I0(Q),
        .I1(m_axis_tlast_reg_reg_0),
        .I2(int_axis_l_tvalid_1),
        .I3(\fsm_state_next_reg[0] ),
        .I4(int_axis_t_tvalid),
        .O(AR));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT4 #(
    .INIT(16'h0777)) 
    \fsm_state_next_reg[2]_i_4__5 
       (.I0(m_axis_tlast_reg_reg_0),
        .I1(int_axis_l_tvalid_1),
        .I2(\fsm_state_next_reg[0] ),
        .I3(int_axis_t_tvalid),
        .O(m_axis_tlast_reg_reg_1));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    m_axis_tlast_reg_i_1__24
       (.I0(s_axis_tready_reg_reg_0),
        .I1(temp_m_axis_tvalid_reg_reg_0),
        .I2(int_axis_l_tvalid_1),
        .I3(int_axis_lr_tlast_6),
        .I4(temp_m_axis_tlast_reg),
        .O(m_axis_tlast_reg_i_1__24_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(m_axis_tvalid_reg_reg_0),
        .D(m_axis_tlast_reg_i_1__24_n_0),
        .Q(m_axis_tlast_reg_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT5 #(
    .INIT(32'hFE2EFE22)) 
    m_axis_tvalid_reg_i_1__41
       (.I0(int_axis_l_tvalid_1),
        .I1(temp_m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(temp_m_axis_tvalid_next1_out),
        .I4(temp_m_axis_tvalid_reg),
        .O(m_axis_tvalid_reg_i_1__41_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_reg_i_1__41_n_0),
        .Q(int_axis_l_tvalid_1),
        .R(Q));
  LUT4 #(
    .INIT(16'hFF45)) 
    s_axis_tready_reg_i_1__33
       (.I0(temp_m_axis_tvalid_reg),
        .I1(s_axis_tready_reg_reg_1),
        .I2(int_axis_l_tvalid_1),
        .I3(temp_m_axis_tvalid_reg_reg_0),
        .O(s_axis_tready_early));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_early),
        .Q(s_axis_tready_reg_reg_0),
        .R(Q));
  LUT3 #(
    .INIT(8'h20)) 
    \temp_m_axis_tdata_reg[15]_i_1__19 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(temp_m_axis_tvalid_reg_reg_0),
        .I2(int_axis_l_tvalid_1),
        .O(store_axis_input_to_temp));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[0]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[10]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[11]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[12]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[13]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[14]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[15]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[1]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[2]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[3]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[4]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[5]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[6]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[7]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[8]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(D[9]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(int_axis_lr_tlast_6),
        .Q(temp_m_axis_tlast_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT5 #(
    .INIT(32'hFBAF08A0)) 
    temp_m_axis_tvalid_reg_i_1__29
       (.I0(temp_m_axis_tvalid_next1_out),
        .I1(int_axis_l_tvalid_1),
        .I2(temp_m_axis_tvalid_reg_reg_0),
        .I3(s_axis_tready_reg_reg_0),
        .I4(temp_m_axis_tvalid_reg),
        .O(temp_m_axis_tvalid_reg_i_1__29_n_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(temp_m_axis_tvalid_reg_i_1__29_n_0),
        .Q(temp_m_axis_tvalid_reg),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axis_register" *) 
module KanTop_KanAcceleratorWrapper_0_0_axis_register__parameterized4_24
   (s_axis_tready_reg_reg_0,
    m_axis_tlast_reg_reg_0,
    temp_m_axis_tvalid_reg,
    m_axis_tvalid_reg_reg_0,
    op0,
    store_l_reg_reg,
    \m_axis_tdata_reg_reg[15]_0 ,
    Q,
    s_axis_tready_early,
    core_clk,
    E,
    int_axis_lr_tlast_7,
    \m_axis_tdata_reg_reg[15]_1 ,
    temp_m_axis_tvalid_reg_reg_0,
    m_axis_tvalid_reg_reg_1,
    \temp_m_axis_tdata_reg_reg[15]_0 ,
    drop_t_0,
    m_axis_tlast_reg_reg_1,
    s_axis_l_tready_int_1,
    m_axis_tlast_reg_reg_2,
    \fsm_state_next_reg[2]_i_1__3 ,
    int_axis_t_tvalid);
  output s_axis_tready_reg_reg_0;
  output m_axis_tlast_reg_reg_0;
  output temp_m_axis_tvalid_reg;
  output m_axis_tvalid_reg_reg_0;
  output [15:0]op0;
  output store_l_reg_reg;
  output [15:0]\m_axis_tdata_reg_reg[15]_0 ;
  input [0:0]Q;
  input s_axis_tready_early;
  input core_clk;
  input [0:0]E;
  input int_axis_lr_tlast_7;
  input \m_axis_tdata_reg_reg[15]_1 ;
  input temp_m_axis_tvalid_reg_reg_0;
  input m_axis_tvalid_reg_reg_1;
  input [15:0]\temp_m_axis_tdata_reg_reg[15]_0 ;
  input drop_t_0;
  input m_axis_tlast_reg_reg_1;
  input s_axis_l_tready_int_1;
  input m_axis_tlast_reg_reg_2;
  input \fsm_state_next_reg[2]_i_1__3 ;
  input int_axis_t_tvalid;

  wire [0:0]E;
  wire [0:0]Q;
  wire acc_reg_reg_i_39__3_n_0;
  wire core_clk;
  wire drop_t_0;
  wire \fsm_state_next_reg[2]_i_1__3 ;
  wire int_axis_lr_tlast_7;
  wire int_axis_t_tvalid;
  wire [15:0]\m_axis_tdata_reg_reg[15]_0 ;
  wire \m_axis_tdata_reg_reg[15]_1 ;
  wire m_axis_tlast_reg_i_1__20_n_0;
  wire m_axis_tlast_reg_reg_0;
  wire m_axis_tlast_reg_reg_1;
  wire m_axis_tlast_reg_reg_2;
  wire m_axis_tvalid_reg_i_1__23_n_0;
  wire m_axis_tvalid_reg_reg_0;
  wire m_axis_tvalid_reg_reg_1;
  wire [15:0]op0;
  wire s_axis_l_tready_int_1;
  wire s_axis_tready_early;
  wire s_axis_tready_reg_reg_0;
  wire store_l_reg_reg;
  wire [15:0]\temp_m_axis_tdata_reg_reg[15]_0 ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[0] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[10] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[11] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[12] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[13] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[14] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[15] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[1] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[2] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[3] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[4] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[5] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[6] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[7] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[8] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[9] ;
  wire temp_m_axis_tlast_reg;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_reg_0;

  LUT3 #(
    .INIT(8'hB8)) 
    acc_reg_reg_i_21
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [15]),
        .I1(acc_reg_reg_i_39__3_n_0),
        .I2(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .O(op0[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    acc_reg_reg_i_22
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [14]),
        .I1(acc_reg_reg_i_39__3_n_0),
        .I2(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .O(op0[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    acc_reg_reg_i_23
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [13]),
        .I1(acc_reg_reg_i_39__3_n_0),
        .I2(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .O(op0[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    acc_reg_reg_i_24
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [12]),
        .I1(acc_reg_reg_i_39__3_n_0),
        .I2(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .O(op0[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    acc_reg_reg_i_25
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [11]),
        .I1(acc_reg_reg_i_39__3_n_0),
        .I2(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .O(op0[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    acc_reg_reg_i_26
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [10]),
        .I1(acc_reg_reg_i_39__3_n_0),
        .I2(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .O(op0[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    acc_reg_reg_i_27
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [9]),
        .I1(acc_reg_reg_i_39__3_n_0),
        .I2(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .O(op0[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    acc_reg_reg_i_28
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [8]),
        .I1(acc_reg_reg_i_39__3_n_0),
        .I2(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .O(op0[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    acc_reg_reg_i_29
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [7]),
        .I1(acc_reg_reg_i_39__3_n_0),
        .I2(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .O(op0[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    acc_reg_reg_i_30
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [6]),
        .I1(acc_reg_reg_i_39__3_n_0),
        .I2(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .O(op0[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    acc_reg_reg_i_31
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [5]),
        .I1(acc_reg_reg_i_39__3_n_0),
        .I2(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .O(op0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    acc_reg_reg_i_32
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [4]),
        .I1(acc_reg_reg_i_39__3_n_0),
        .I2(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .O(op0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    acc_reg_reg_i_33
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [3]),
        .I1(acc_reg_reg_i_39__3_n_0),
        .I2(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .O(op0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    acc_reg_reg_i_34
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [2]),
        .I1(acc_reg_reg_i_39__3_n_0),
        .I2(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .O(op0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    acc_reg_reg_i_35
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [1]),
        .I1(acc_reg_reg_i_39__3_n_0),
        .I2(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .O(op0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    acc_reg_reg_i_36
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [0]),
        .I1(acc_reg_reg_i_39__3_n_0),
        .I2(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .O(op0[0]));
  LUT6 #(
    .INIT(64'h8A8A8A8AAA8A8A8A)) 
    acc_reg_reg_i_39__3
       (.I0(s_axis_tready_reg_reg_0),
        .I1(drop_t_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_1),
        .I4(s_axis_l_tready_int_1),
        .I5(m_axis_tlast_reg_reg_2),
        .O(acc_reg_reg_i_39__3_n_0));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    \fsm_state_next_reg[2]_i_4__3 
       (.I0(m_axis_tlast_reg_reg_1),
        .I1(s_axis_l_tready_int_1),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_0),
        .I4(\fsm_state_next_reg[2]_i_1__3 ),
        .I5(int_axis_t_tvalid),
        .O(store_l_reg_reg));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[15]_1 ),
        .D(op0[0]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[15]_1 ),
        .D(op0[10]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[15]_1 ),
        .D(op0[11]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[15]_1 ),
        .D(op0[12]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[15]_1 ),
        .D(op0[13]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[15]_1 ),
        .D(op0[14]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[15]_1 ),
        .D(op0[15]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[15]_1 ),
        .D(op0[1]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[15]_1 ),
        .D(op0[2]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[15]_1 ),
        .D(op0[3]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[15]_1 ),
        .D(op0[4]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[15]_1 ),
        .D(op0[5]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[15]_1 ),
        .D(op0[6]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[15]_1 ),
        .D(op0[7]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[15]_1 ),
        .D(op0[8]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[15]_1 ),
        .D(op0[9]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    m_axis_tlast_reg_i_1__20
       (.I0(int_axis_lr_tlast_7),
        .I1(acc_reg_reg_i_39__3_n_0),
        .I2(temp_m_axis_tlast_reg),
        .O(m_axis_tlast_reg_i_1__20_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[15]_1 ),
        .D(m_axis_tlast_reg_i_1__20_n_0),
        .Q(m_axis_tlast_reg_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    m_axis_tvalid_reg_i_1__23
       (.I0(m_axis_tvalid_reg_reg_1),
        .I1(s_axis_tready_reg_reg_0),
        .I2(temp_m_axis_tvalid_reg),
        .I3(\m_axis_tdata_reg_reg[15]_1 ),
        .I4(m_axis_tvalid_reg_reg_0),
        .O(m_axis_tvalid_reg_i_1__23_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_reg_i_1__23_n_0),
        .Q(m_axis_tvalid_reg_reg_0),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_early),
        .Q(s_axis_tready_reg_reg_0),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(E),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [0]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(E),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [10]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(E),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [11]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(E),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [12]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(E),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [13]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(E),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [14]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(E),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [15]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(E),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [1]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(E),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [2]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(E),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [3]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(E),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [4]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(E),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [5]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(E),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [6]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(E),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [7]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(E),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [8]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(E),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [9]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(E),
        .D(int_axis_lr_tlast_7),
        .Q(temp_m_axis_tlast_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(temp_m_axis_tvalid_reg_reg_0),
        .Q(temp_m_axis_tvalid_reg),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axis_register" *) 
module KanTop_KanAcceleratorWrapper_0_0_axis_register__parameterized4_29
   (s_axis_tready_reg_reg_0,
    m_axis_tlast_reg_reg_0,
    temp_m_axis_tvalid_reg,
    m_axis_tvalid_reg_reg_0,
    op0,
    store_l_reg_reg,
    \m_axis_tdata_reg_reg[15]_0 ,
    Q,
    s_axis_tready_early,
    core_clk,
    E,
    int_axis_lr_tlast_8,
    \m_axis_tdata_reg_reg[15]_1 ,
    temp_m_axis_tvalid_reg_reg_0,
    m_axis_tvalid_reg_reg_1,
    drop_t_0,
    m_axis_tvalid_reg_reg_2,
    D,
    \fsm_state_next_reg[2]_i_1__1 ,
    s_axis_l_tready_int_2,
    \fsm_state_next_reg[2]_i_1__1_0 ,
    int_axis_t_tvalid);
  output s_axis_tready_reg_reg_0;
  output m_axis_tlast_reg_reg_0;
  output temp_m_axis_tvalid_reg;
  output m_axis_tvalid_reg_reg_0;
  output [15:0]op0;
  output store_l_reg_reg;
  output [15:0]\m_axis_tdata_reg_reg[15]_0 ;
  input [0:0]Q;
  input s_axis_tready_early;
  input core_clk;
  input [0:0]E;
  input int_axis_lr_tlast_8;
  input [0:0]\m_axis_tdata_reg_reg[15]_1 ;
  input temp_m_axis_tvalid_reg_reg_0;
  input m_axis_tvalid_reg_reg_1;
  input drop_t_0;
  input m_axis_tvalid_reg_reg_2;
  input [15:0]D;
  input \fsm_state_next_reg[2]_i_1__1 ;
  input s_axis_l_tready_int_2;
  input \fsm_state_next_reg[2]_i_1__1_0 ;
  input int_axis_t_tvalid;

  wire [15:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire core_clk;
  wire drop_t_0;
  wire \fsm_state_next_reg[2]_i_1__1 ;
  wire \fsm_state_next_reg[2]_i_1__1_0 ;
  wire int_axis_lr_tlast_8;
  wire int_axis_t_tvalid;
  wire [15:0]\m_axis_tdata_reg_reg[15]_0 ;
  wire [0:0]\m_axis_tdata_reg_reg[15]_1 ;
  wire m_axis_tlast_reg_i_1__23_n_0;
  wire m_axis_tlast_reg_reg_0;
  wire m_axis_tvalid_reg_i_1__32_n_0;
  wire m_axis_tvalid_reg_reg_0;
  wire m_axis_tvalid_reg_reg_1;
  wire m_axis_tvalid_reg_reg_2;
  wire [15:0]op0;
  wire s_axis_l_tready_int_2;
  wire s_axis_tready_early;
  wire s_axis_tready_reg_reg_0;
  wire store_l_reg_reg;
  wire \temp_m_axis_tdata_reg_reg_n_0_[0] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[10] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[11] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[12] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[13] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[14] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[15] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[1] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[2] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[3] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[4] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[5] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[6] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[7] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[8] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[9] ;
  wire temp_m_axis_tlast_reg;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_reg_0;

  LUT6 #(
    .INIT(64'hFFFF5575AA8A0000)) 
    acc_reg_reg_i_21__0
       (.I0(s_axis_tready_reg_reg_0),
        .I1(drop_t_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(m_axis_tvalid_reg_reg_1),
        .I4(D[15]),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .O(op0[15]));
  LUT6 #(
    .INIT(64'hFFFF5575AA8A0000)) 
    acc_reg_reg_i_22__0
       (.I0(s_axis_tready_reg_reg_0),
        .I1(drop_t_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(m_axis_tvalid_reg_reg_1),
        .I4(D[14]),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .O(op0[14]));
  LUT6 #(
    .INIT(64'hFFFF5575AA8A0000)) 
    acc_reg_reg_i_23__0
       (.I0(s_axis_tready_reg_reg_0),
        .I1(drop_t_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(m_axis_tvalid_reg_reg_1),
        .I4(D[13]),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .O(op0[13]));
  LUT6 #(
    .INIT(64'hFFFF5575AA8A0000)) 
    acc_reg_reg_i_24__0
       (.I0(s_axis_tready_reg_reg_0),
        .I1(drop_t_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(m_axis_tvalid_reg_reg_1),
        .I4(D[12]),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .O(op0[12]));
  LUT6 #(
    .INIT(64'hFFFF5575AA8A0000)) 
    acc_reg_reg_i_25__0
       (.I0(s_axis_tready_reg_reg_0),
        .I1(drop_t_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(m_axis_tvalid_reg_reg_1),
        .I4(D[11]),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .O(op0[11]));
  LUT6 #(
    .INIT(64'hFFFF5575AA8A0000)) 
    acc_reg_reg_i_26__0
       (.I0(s_axis_tready_reg_reg_0),
        .I1(drop_t_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(m_axis_tvalid_reg_reg_1),
        .I4(D[10]),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .O(op0[10]));
  LUT6 #(
    .INIT(64'hFFFF5575AA8A0000)) 
    acc_reg_reg_i_27__0
       (.I0(s_axis_tready_reg_reg_0),
        .I1(drop_t_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(m_axis_tvalid_reg_reg_1),
        .I4(D[9]),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .O(op0[9]));
  LUT6 #(
    .INIT(64'hFFFF5575AA8A0000)) 
    acc_reg_reg_i_28__0
       (.I0(s_axis_tready_reg_reg_0),
        .I1(drop_t_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(m_axis_tvalid_reg_reg_1),
        .I4(D[8]),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .O(op0[8]));
  LUT6 #(
    .INIT(64'hFFFF5575AA8A0000)) 
    acc_reg_reg_i_29__0
       (.I0(s_axis_tready_reg_reg_0),
        .I1(drop_t_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(m_axis_tvalid_reg_reg_1),
        .I4(D[7]),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .O(op0[7]));
  LUT6 #(
    .INIT(64'hFFFF5575AA8A0000)) 
    acc_reg_reg_i_30__0
       (.I0(s_axis_tready_reg_reg_0),
        .I1(drop_t_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(m_axis_tvalid_reg_reg_1),
        .I4(D[6]),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .O(op0[6]));
  LUT6 #(
    .INIT(64'hFFFF5575AA8A0000)) 
    acc_reg_reg_i_31__0
       (.I0(s_axis_tready_reg_reg_0),
        .I1(drop_t_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(m_axis_tvalid_reg_reg_1),
        .I4(D[5]),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .O(op0[5]));
  LUT6 #(
    .INIT(64'hFFFF5575AA8A0000)) 
    acc_reg_reg_i_32__0
       (.I0(s_axis_tready_reg_reg_0),
        .I1(drop_t_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(m_axis_tvalid_reg_reg_1),
        .I4(D[4]),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .O(op0[4]));
  LUT6 #(
    .INIT(64'hFFFF5575AA8A0000)) 
    acc_reg_reg_i_33__0
       (.I0(s_axis_tready_reg_reg_0),
        .I1(drop_t_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(m_axis_tvalid_reg_reg_1),
        .I4(D[3]),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .O(op0[3]));
  LUT6 #(
    .INIT(64'hFFFF5575AA8A0000)) 
    acc_reg_reg_i_34__0
       (.I0(s_axis_tready_reg_reg_0),
        .I1(drop_t_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(m_axis_tvalid_reg_reg_1),
        .I4(D[2]),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .O(op0[2]));
  LUT6 #(
    .INIT(64'hFFFF5575AA8A0000)) 
    acc_reg_reg_i_35__0
       (.I0(s_axis_tready_reg_reg_0),
        .I1(drop_t_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(m_axis_tvalid_reg_reg_1),
        .I4(D[1]),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .O(op0[1]));
  LUT6 #(
    .INIT(64'hFFFF5575AA8A0000)) 
    acc_reg_reg_i_36__0
       (.I0(s_axis_tready_reg_reg_0),
        .I1(drop_t_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(m_axis_tvalid_reg_reg_1),
        .I4(D[0]),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .O(op0[0]));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    \fsm_state_next_reg[2]_i_4__1 
       (.I0(\fsm_state_next_reg[2]_i_1__1 ),
        .I1(s_axis_l_tready_int_2),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_0),
        .I4(\fsm_state_next_reg[2]_i_1__1_0 ),
        .I5(int_axis_t_tvalid),
        .O(store_l_reg_reg));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[15]_1 ),
        .D(op0[0]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[15]_1 ),
        .D(op0[10]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[15]_1 ),
        .D(op0[11]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[15]_1 ),
        .D(op0[12]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[15]_1 ),
        .D(op0[13]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[15]_1 ),
        .D(op0[14]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[15]_1 ),
        .D(op0[15]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[15]_1 ),
        .D(op0[1]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[15]_1 ),
        .D(op0[2]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[15]_1 ),
        .D(op0[3]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[15]_1 ),
        .D(op0[4]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[15]_1 ),
        .D(op0[5]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[15]_1 ),
        .D(op0[6]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[15]_1 ),
        .D(op0[7]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[15]_1 ),
        .D(op0[8]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[15]_1 ),
        .D(op0[9]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF5575AA8A0000)) 
    m_axis_tlast_reg_i_1__23
       (.I0(s_axis_tready_reg_reg_0),
        .I1(drop_t_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(m_axis_tvalid_reg_reg_1),
        .I4(int_axis_lr_tlast_8),
        .I5(temp_m_axis_tlast_reg),
        .O(m_axis_tlast_reg_i_1__23_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(\m_axis_tdata_reg_reg[15]_1 ),
        .D(m_axis_tlast_reg_i_1__23_n_0),
        .Q(m_axis_tlast_reg_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFE04FEFF040404)) 
    m_axis_tvalid_reg_i_1__32
       (.I0(m_axis_tvalid_reg_reg_1),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(drop_t_0),
        .I3(s_axis_tready_reg_reg_0),
        .I4(m_axis_tvalid_reg_reg_2),
        .I5(temp_m_axis_tvalid_reg),
        .O(m_axis_tvalid_reg_i_1__32_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_reg_i_1__32_n_0),
        .Q(m_axis_tvalid_reg_reg_0),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_early),
        .Q(s_axis_tready_reg_reg_0),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(E),
        .D(D[0]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(E),
        .D(D[10]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(E),
        .D(D[11]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(E),
        .D(D[12]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(E),
        .D(D[13]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(E),
        .D(D[14]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(E),
        .D(D[15]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(E),
        .D(D[1]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(E),
        .D(D[2]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(E),
        .D(D[3]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(E),
        .D(D[4]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(E),
        .D(D[5]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(E),
        .D(D[6]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(E),
        .D(D[7]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(E),
        .D(D[8]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(E),
        .D(D[9]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(E),
        .D(int_axis_lr_tlast_8),
        .Q(temp_m_axis_tlast_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(temp_m_axis_tvalid_reg_reg_0),
        .Q(temp_m_axis_tvalid_reg),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axis_register" *) 
module KanTop_KanAcceleratorWrapper_0_0_axis_register__parameterized4_34
   (s_axis_tready_reg_reg_0,
    m_axis_tlast_reg_reg_0,
    s_axis_tready_reg_reg_1,
    temp_m_axis_tvalid_reg,
    m_axis_tvalid_reg_reg_0,
    op0,
    s_axis_tready_reg_reg_2,
    s_axis_tready_reg_reg_3,
    store_l_reg_reg,
    \m_axis_tdata_reg_reg[15]_0 ,
    Q,
    s_axis_tready_early,
    core_clk,
    E,
    out,
    temp_m_axis_tvalid_reg_reg_0,
    m_axis_tvalid_reg_reg_1,
    empty_reg,
    drop_t_0,
    \m_axis_tdata_reg_reg[15]_1 ,
    full_reg,
    int_axis_act_func_tvalid,
    \fsm_state_next_reg[1]_i_3__1 ,
    s_axis_l_tready_int,
    \fsm_state_next_reg[1]_i_3__1_0 ,
    int_axis_t_tvalid);
  output s_axis_tready_reg_reg_0;
  output m_axis_tlast_reg_reg_0;
  output s_axis_tready_reg_reg_1;
  output temp_m_axis_tvalid_reg;
  output m_axis_tvalid_reg_reg_0;
  output [15:0]op0;
  output s_axis_tready_reg_reg_2;
  output s_axis_tready_reg_reg_3;
  output store_l_reg_reg;
  output [15:0]\m_axis_tdata_reg_reg[15]_0 ;
  input [0:0]Q;
  input s_axis_tready_early;
  input core_clk;
  input [0:0]E;
  input [16:0]out;
  input temp_m_axis_tvalid_reg_reg_0;
  input m_axis_tvalid_reg_reg_1;
  input empty_reg;
  input drop_t_0;
  input \m_axis_tdata_reg_reg[15]_1 ;
  input full_reg;
  input [0:0]int_axis_act_func_tvalid;
  input \fsm_state_next_reg[1]_i_3__1 ;
  input s_axis_l_tready_int;
  input \fsm_state_next_reg[1]_i_3__1_0 ;
  input int_axis_t_tvalid;

  wire [0:0]E;
  wire [0:0]Q;
  wire core_clk;
  wire drop_t_0;
  wire empty_reg;
  wire \fsm_state_next_reg[1]_i_3__1 ;
  wire \fsm_state_next_reg[1]_i_3__1_0 ;
  wire full_reg;
  wire [0:0]int_axis_act_func_tvalid;
  wire int_axis_t_tvalid;
  wire [15:0]\m_axis_tdata_reg_reg[15]_0 ;
  wire \m_axis_tdata_reg_reg[15]_1 ;
  wire m_axis_tlast_reg_i_1__28_n_0;
  wire m_axis_tlast_reg_reg_0;
  wire m_axis_tvalid_reg_i_1__21_n_0;
  wire m_axis_tvalid_reg_reg_0;
  wire m_axis_tvalid_reg_reg_1;
  wire [15:0]op0;
  wire [16:0]out;
  wire s_axis_l_tready_int;
  wire s_axis_tready_early;
  wire s_axis_tready_reg_reg_0;
  wire s_axis_tready_reg_reg_1;
  wire s_axis_tready_reg_reg_2;
  wire s_axis_tready_reg_reg_3;
  wire store_l_reg_reg;
  wire [15:0]temp_m_axis_tdata_reg;
  wire temp_m_axis_tlast_reg;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_reg_0;

  LUT4 #(
    .INIT(16'hFFCE)) 
    acc_reg_reg_i_1
       (.I0(s_axis_tready_reg_reg_0),
        .I1(\m_axis_tdata_reg_reg[15]_1 ),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(drop_t_0),
        .O(s_axis_tready_reg_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFB0004FF0000)) 
    acc_reg_reg_i_22__2
       (.I0(drop_t_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(\m_axis_tdata_reg_reg[15]_1 ),
        .I3(s_axis_tready_reg_reg_0),
        .I4(temp_m_axis_tdata_reg[15]),
        .I5(out[15]),
        .O(op0[15]));
  LUT6 #(
    .INIT(64'hFFFFFB0004FF0000)) 
    acc_reg_reg_i_23__3
       (.I0(drop_t_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(\m_axis_tdata_reg_reg[15]_1 ),
        .I3(s_axis_tready_reg_reg_0),
        .I4(temp_m_axis_tdata_reg[14]),
        .I5(out[14]),
        .O(op0[14]));
  LUT6 #(
    .INIT(64'hFFFFFB0004FF0000)) 
    acc_reg_reg_i_24__3
       (.I0(drop_t_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(\m_axis_tdata_reg_reg[15]_1 ),
        .I3(s_axis_tready_reg_reg_0),
        .I4(temp_m_axis_tdata_reg[13]),
        .I5(out[13]),
        .O(op0[13]));
  LUT6 #(
    .INIT(64'hFFFFFB0004FF0000)) 
    acc_reg_reg_i_25__3
       (.I0(drop_t_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(\m_axis_tdata_reg_reg[15]_1 ),
        .I3(s_axis_tready_reg_reg_0),
        .I4(temp_m_axis_tdata_reg[12]),
        .I5(out[12]),
        .O(op0[12]));
  LUT6 #(
    .INIT(64'hFFFFFB0004FF0000)) 
    acc_reg_reg_i_26__3
       (.I0(drop_t_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(\m_axis_tdata_reg_reg[15]_1 ),
        .I3(s_axis_tready_reg_reg_0),
        .I4(temp_m_axis_tdata_reg[11]),
        .I5(out[11]),
        .O(op0[11]));
  LUT6 #(
    .INIT(64'hFFFFFB0004FF0000)) 
    acc_reg_reg_i_27__3
       (.I0(drop_t_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(\m_axis_tdata_reg_reg[15]_1 ),
        .I3(s_axis_tready_reg_reg_0),
        .I4(temp_m_axis_tdata_reg[10]),
        .I5(out[10]),
        .O(op0[10]));
  LUT6 #(
    .INIT(64'hFFFFFB0004FF0000)) 
    acc_reg_reg_i_28__3
       (.I0(drop_t_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(\m_axis_tdata_reg_reg[15]_1 ),
        .I3(s_axis_tready_reg_reg_0),
        .I4(temp_m_axis_tdata_reg[9]),
        .I5(out[9]),
        .O(op0[9]));
  LUT6 #(
    .INIT(64'hFFFFFB0004FF0000)) 
    acc_reg_reg_i_29__3
       (.I0(drop_t_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(\m_axis_tdata_reg_reg[15]_1 ),
        .I3(s_axis_tready_reg_reg_0),
        .I4(temp_m_axis_tdata_reg[8]),
        .I5(out[8]),
        .O(op0[8]));
  LUT6 #(
    .INIT(64'hFFFFFB0004FF0000)) 
    acc_reg_reg_i_30__3
       (.I0(drop_t_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(\m_axis_tdata_reg_reg[15]_1 ),
        .I3(s_axis_tready_reg_reg_0),
        .I4(temp_m_axis_tdata_reg[7]),
        .I5(out[7]),
        .O(op0[7]));
  LUT6 #(
    .INIT(64'hFFFFFB0004FF0000)) 
    acc_reg_reg_i_31__3
       (.I0(drop_t_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(\m_axis_tdata_reg_reg[15]_1 ),
        .I3(s_axis_tready_reg_reg_0),
        .I4(temp_m_axis_tdata_reg[6]),
        .I5(out[6]),
        .O(op0[6]));
  LUT6 #(
    .INIT(64'hFFFFFB0004FF0000)) 
    acc_reg_reg_i_32__3
       (.I0(drop_t_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(\m_axis_tdata_reg_reg[15]_1 ),
        .I3(s_axis_tready_reg_reg_0),
        .I4(temp_m_axis_tdata_reg[5]),
        .I5(out[5]),
        .O(op0[5]));
  LUT6 #(
    .INIT(64'hFFFFFB0004FF0000)) 
    acc_reg_reg_i_33__3
       (.I0(drop_t_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(\m_axis_tdata_reg_reg[15]_1 ),
        .I3(s_axis_tready_reg_reg_0),
        .I4(temp_m_axis_tdata_reg[4]),
        .I5(out[4]),
        .O(op0[4]));
  LUT6 #(
    .INIT(64'hFFFFFB0004FF0000)) 
    acc_reg_reg_i_34__3
       (.I0(drop_t_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(\m_axis_tdata_reg_reg[15]_1 ),
        .I3(s_axis_tready_reg_reg_0),
        .I4(temp_m_axis_tdata_reg[3]),
        .I5(out[3]),
        .O(op0[3]));
  LUT6 #(
    .INIT(64'hFFFFFB0004FF0000)) 
    acc_reg_reg_i_35__3
       (.I0(drop_t_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(\m_axis_tdata_reg_reg[15]_1 ),
        .I3(s_axis_tready_reg_reg_0),
        .I4(temp_m_axis_tdata_reg[2]),
        .I5(out[2]),
        .O(op0[2]));
  LUT6 #(
    .INIT(64'hFFFFFB0004FF0000)) 
    acc_reg_reg_i_36__3
       (.I0(drop_t_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(\m_axis_tdata_reg_reg[15]_1 ),
        .I3(s_axis_tready_reg_reg_0),
        .I4(temp_m_axis_tdata_reg[1]),
        .I5(out[1]),
        .O(op0[1]));
  LUT6 #(
    .INIT(64'hFFFFFB0004FF0000)) 
    acc_reg_reg_i_37__3
       (.I0(drop_t_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(\m_axis_tdata_reg_reg[15]_1 ),
        .I3(s_axis_tready_reg_reg_0),
        .I4(temp_m_axis_tdata_reg[0]),
        .I5(out[0]),
        .O(op0[0]));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    \fsm_state_next_reg[2]_i_4 
       (.I0(\fsm_state_next_reg[1]_i_3__1 ),
        .I1(s_axis_l_tready_int),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_0),
        .I4(\fsm_state_next_reg[1]_i_3__1_0 ),
        .I5(int_axis_t_tvalid),
        .O(store_l_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT5 #(
    .INIT(32'h08000808)) 
    full_reg_i_4__1
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_1),
        .I2(empty_reg),
        .I3(full_reg),
        .I4(int_axis_act_func_tvalid),
        .O(s_axis_tready_reg_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(s_axis_tready_reg_reg_1),
        .D(op0[0]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(s_axis_tready_reg_reg_1),
        .D(op0[10]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(s_axis_tready_reg_reg_1),
        .D(op0[11]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(s_axis_tready_reg_reg_1),
        .D(op0[12]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(s_axis_tready_reg_reg_1),
        .D(op0[13]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(s_axis_tready_reg_reg_1),
        .D(op0[14]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(s_axis_tready_reg_reg_1),
        .D(op0[15]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(s_axis_tready_reg_reg_1),
        .D(op0[1]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(s_axis_tready_reg_reg_1),
        .D(op0[2]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(s_axis_tready_reg_reg_1),
        .D(op0[3]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(s_axis_tready_reg_reg_1),
        .D(op0[4]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(s_axis_tready_reg_reg_1),
        .D(op0[5]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(s_axis_tready_reg_reg_1),
        .D(op0[6]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(s_axis_tready_reg_reg_1),
        .D(op0[7]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(s_axis_tready_reg_reg_1),
        .D(op0[8]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(s_axis_tready_reg_reg_1),
        .D(op0[9]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFB0004FF0000)) 
    m_axis_tlast_reg_i_1__28
       (.I0(drop_t_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(\m_axis_tdata_reg_reg[15]_1 ),
        .I3(s_axis_tready_reg_reg_0),
        .I4(temp_m_axis_tlast_reg),
        .I5(out[16]),
        .O(m_axis_tlast_reg_i_1__28_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(s_axis_tready_reg_reg_1),
        .D(m_axis_tlast_reg_i_1__28_n_0),
        .Q(m_axis_tlast_reg_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    m_axis_tvalid_reg_i_1__21
       (.I0(m_axis_tvalid_reg_reg_1),
        .I1(empty_reg),
        .I2(s_axis_tready_reg_reg_0),
        .I3(temp_m_axis_tvalid_reg),
        .I4(s_axis_tready_reg_reg_1),
        .I5(m_axis_tvalid_reg_reg_0),
        .O(m_axis_tvalid_reg_i_1__21_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_reg_i_1__21_n_0),
        .Q(m_axis_tvalid_reg_reg_0),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ptr_reg[2]_i_3 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_1),
        .O(s_axis_tready_reg_reg_3));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_early),
        .Q(s_axis_tready_reg_reg_0),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(E),
        .D(out[0]),
        .Q(temp_m_axis_tdata_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(E),
        .D(out[10]),
        .Q(temp_m_axis_tdata_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(E),
        .D(out[11]),
        .Q(temp_m_axis_tdata_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(E),
        .D(out[12]),
        .Q(temp_m_axis_tdata_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(E),
        .D(out[13]),
        .Q(temp_m_axis_tdata_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(E),
        .D(out[14]),
        .Q(temp_m_axis_tdata_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(E),
        .D(out[15]),
        .Q(temp_m_axis_tdata_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(E),
        .D(out[1]),
        .Q(temp_m_axis_tdata_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(E),
        .D(out[2]),
        .Q(temp_m_axis_tdata_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(E),
        .D(out[3]),
        .Q(temp_m_axis_tdata_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(E),
        .D(out[4]),
        .Q(temp_m_axis_tdata_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(E),
        .D(out[5]),
        .Q(temp_m_axis_tdata_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(E),
        .D(out[6]),
        .Q(temp_m_axis_tdata_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(E),
        .D(out[7]),
        .Q(temp_m_axis_tdata_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(E),
        .D(out[8]),
        .Q(temp_m_axis_tdata_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(E),
        .D(out[9]),
        .Q(temp_m_axis_tdata_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(E),
        .D(out[16]),
        .Q(temp_m_axis_tlast_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(temp_m_axis_tvalid_reg_reg_0),
        .Q(temp_m_axis_tvalid_reg),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axis_register" *) 
module KanTop_KanAcceleratorWrapper_0_0_axis_register__parameterized4_9
   (s_axis_tready_reg_reg_0,
    m_axis_tlast_reg_reg_0,
    m_axis_tvalid_reg_reg_0,
    temp_m_axis_tvalid_reg,
    m_axis_tvalid_reg_reg_1,
    m_axis_tvalid_reg_reg_2,
    op0,
    store_l_reg_reg,
    \m_axis_tdata_reg_reg[15]_0 ,
    Q,
    core_clk,
    E,
    int_axis_lr_tlast_2,
    temp_m_axis_tvalid_reg_reg_0,
    s_axis_l_tready_int_1,
    bypass_add_reg_0_reg,
    int_axis_t_tvalid,
    m_axis_tvalid_reg_reg_3,
    \m_axis_tdata_reg_reg[15]_1 ,
    m_axis_tvalid_reg_reg_4,
    \m_axis_tdata_reg_reg[0]_0 ,
    D,
    s_axis_tready_reg_reg_1,
    \fsm_state_next_reg[2]_i_1__4 );
  output s_axis_tready_reg_reg_0;
  output m_axis_tlast_reg_reg_0;
  output [0:0]m_axis_tvalid_reg_reg_0;
  output temp_m_axis_tvalid_reg;
  output m_axis_tvalid_reg_reg_1;
  output m_axis_tvalid_reg_reg_2;
  output [15:0]op0;
  output store_l_reg_reg;
  output [15:0]\m_axis_tdata_reg_reg[15]_0 ;
  input [0:0]Q;
  input core_clk;
  input [0:0]E;
  input int_axis_lr_tlast_2;
  input temp_m_axis_tvalid_reg_reg_0;
  input s_axis_l_tready_int_1;
  input bypass_add_reg_0_reg;
  input int_axis_t_tvalid;
  input m_axis_tvalid_reg_reg_3;
  input \m_axis_tdata_reg_reg[15]_1 ;
  input m_axis_tvalid_reg_reg_4;
  input \m_axis_tdata_reg_reg[0]_0 ;
  input [15:0]D;
  input s_axis_tready_reg_reg_1;
  input \fsm_state_next_reg[2]_i_1__4 ;

  wire [15:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire bypass_add_reg_0_reg;
  wire core_clk;
  wire \fsm_state_next_reg[2]_i_1__4 ;
  wire int_axis_lr_tlast_2;
  wire int_axis_t_tvalid;
  wire \m_axis_tdata_reg_reg[0]_0 ;
  wire [15:0]\m_axis_tdata_reg_reg[15]_0 ;
  wire \m_axis_tdata_reg_reg[15]_1 ;
  wire m_axis_tlast_reg_i_1__36_n_0;
  wire m_axis_tlast_reg_reg_0;
  wire m_axis_tvalid_reg_i_1__39_n_0;
  wire [0:0]m_axis_tvalid_reg_reg_0;
  wire m_axis_tvalid_reg_reg_1;
  wire m_axis_tvalid_reg_reg_2;
  wire m_axis_tvalid_reg_reg_3;
  wire m_axis_tvalid_reg_reg_4;
  wire [15:0]op0;
  wire s_axis_l_tready_int_1;
  wire s_axis_tready_early;
  wire s_axis_tready_reg_reg_0;
  wire s_axis_tready_reg_reg_1;
  wire store_l_reg_reg;
  wire \temp_m_axis_tdata_reg_reg_n_0_[0] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[10] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[11] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[12] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[13] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[14] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[15] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[1] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[2] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[3] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[4] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[5] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[6] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[7] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[8] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[9] ;
  wire temp_m_axis_tlast_reg;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_reg_0;

  LUT4 #(
    .INIT(16'hFFF4)) 
    acc_reg_reg_i_1__4
       (.I0(m_axis_tvalid_reg_reg_1),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_3),
        .I3(\m_axis_tdata_reg_reg[15]_1 ),
        .O(m_axis_tvalid_reg_reg_0));
  LUT4 #(
    .INIT(16'hF4B0)) 
    acc_reg_reg_i_23__6
       (.I0(\m_axis_tdata_reg_reg[0]_0 ),
        .I1(s_axis_tready_reg_reg_0),
        .I2(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .I3(D[15]),
        .O(op0[15]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    acc_reg_reg_i_24__6
       (.I0(\m_axis_tdata_reg_reg[0]_0 ),
        .I1(s_axis_tready_reg_reg_0),
        .I2(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .I3(D[14]),
        .O(op0[14]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    acc_reg_reg_i_25__6
       (.I0(\m_axis_tdata_reg_reg[0]_0 ),
        .I1(s_axis_tready_reg_reg_0),
        .I2(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .I3(D[13]),
        .O(op0[13]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    acc_reg_reg_i_26__6
       (.I0(\m_axis_tdata_reg_reg[0]_0 ),
        .I1(s_axis_tready_reg_reg_0),
        .I2(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .I3(D[12]),
        .O(op0[12]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    acc_reg_reg_i_27__6
       (.I0(\m_axis_tdata_reg_reg[0]_0 ),
        .I1(s_axis_tready_reg_reg_0),
        .I2(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .I3(D[11]),
        .O(op0[11]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    acc_reg_reg_i_28__6
       (.I0(\m_axis_tdata_reg_reg[0]_0 ),
        .I1(s_axis_tready_reg_reg_0),
        .I2(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .I3(D[10]),
        .O(op0[10]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    acc_reg_reg_i_29__6
       (.I0(\m_axis_tdata_reg_reg[0]_0 ),
        .I1(s_axis_tready_reg_reg_0),
        .I2(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .I3(D[9]),
        .O(op0[9]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    acc_reg_reg_i_30__6
       (.I0(\m_axis_tdata_reg_reg[0]_0 ),
        .I1(s_axis_tready_reg_reg_0),
        .I2(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .I3(D[8]),
        .O(op0[8]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    acc_reg_reg_i_31__6
       (.I0(\m_axis_tdata_reg_reg[0]_0 ),
        .I1(s_axis_tready_reg_reg_0),
        .I2(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .I3(D[7]),
        .O(op0[7]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    acc_reg_reg_i_32__6
       (.I0(\m_axis_tdata_reg_reg[0]_0 ),
        .I1(s_axis_tready_reg_reg_0),
        .I2(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .I3(D[6]),
        .O(op0[6]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    acc_reg_reg_i_33__6
       (.I0(\m_axis_tdata_reg_reg[0]_0 ),
        .I1(s_axis_tready_reg_reg_0),
        .I2(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .I3(D[5]),
        .O(op0[5]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    acc_reg_reg_i_34__6
       (.I0(\m_axis_tdata_reg_reg[0]_0 ),
        .I1(s_axis_tready_reg_reg_0),
        .I2(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .I3(D[4]),
        .O(op0[4]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    acc_reg_reg_i_35__6
       (.I0(\m_axis_tdata_reg_reg[0]_0 ),
        .I1(s_axis_tready_reg_reg_0),
        .I2(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .I3(D[3]),
        .O(op0[3]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    acc_reg_reg_i_36__6
       (.I0(\m_axis_tdata_reg_reg[0]_0 ),
        .I1(s_axis_tready_reg_reg_0),
        .I2(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .I3(D[2]),
        .O(op0[2]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    acc_reg_reg_i_37__6
       (.I0(\m_axis_tdata_reg_reg[0]_0 ),
        .I1(s_axis_tready_reg_reg_0),
        .I2(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .I3(D[1]),
        .O(op0[1]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    acc_reg_reg_i_38__6
       (.I0(\m_axis_tdata_reg_reg[0]_0 ),
        .I1(s_axis_tready_reg_reg_0),
        .I2(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .I3(D[0]),
        .O(op0[0]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    bypass_add_reg_0_i_2__6
       (.I0(m_axis_tvalid_reg_reg_1),
        .I1(s_axis_l_tready_int_1),
        .I2(bypass_add_reg_0_reg),
        .I3(int_axis_t_tvalid),
        .O(m_axis_tvalid_reg_reg_2));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    \fsm_state_next_reg[2]_i_5__2 
       (.I0(bypass_add_reg_0_reg),
        .I1(s_axis_l_tready_int_1),
        .I2(m_axis_tvalid_reg_reg_1),
        .I3(m_axis_tlast_reg_reg_0),
        .I4(\fsm_state_next_reg[2]_i_1__4 ),
        .I5(int_axis_t_tvalid),
        .O(store_l_reg_reg));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(m_axis_tvalid_reg_reg_0),
        .D(op0[0]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(m_axis_tvalid_reg_reg_0),
        .D(op0[10]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(m_axis_tvalid_reg_reg_0),
        .D(op0[11]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(m_axis_tvalid_reg_reg_0),
        .D(op0[12]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(m_axis_tvalid_reg_reg_0),
        .D(op0[13]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(m_axis_tvalid_reg_reg_0),
        .D(op0[14]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(m_axis_tvalid_reg_reg_0),
        .D(op0[15]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(m_axis_tvalid_reg_reg_0),
        .D(op0[1]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(m_axis_tvalid_reg_reg_0),
        .D(op0[2]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(m_axis_tvalid_reg_reg_0),
        .D(op0[3]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(m_axis_tvalid_reg_reg_0),
        .D(op0[4]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(m_axis_tvalid_reg_reg_0),
        .D(op0[5]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(m_axis_tvalid_reg_reg_0),
        .D(op0[6]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(m_axis_tvalid_reg_reg_0),
        .D(op0[7]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(m_axis_tvalid_reg_reg_0),
        .D(op0[8]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(m_axis_tvalid_reg_reg_0),
        .D(op0[9]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF4B0)) 
    m_axis_tlast_reg_i_1__36
       (.I0(\m_axis_tdata_reg_reg[0]_0 ),
        .I1(s_axis_tready_reg_reg_0),
        .I2(temp_m_axis_tlast_reg),
        .I3(int_axis_lr_tlast_2),
        .O(m_axis_tlast_reg_i_1__36_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(m_axis_tvalid_reg_reg_0),
        .D(m_axis_tlast_reg_i_1__36_n_0),
        .Q(m_axis_tlast_reg_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFE333ACCCE000A)) 
    m_axis_tvalid_reg_i_1__39
       (.I0(m_axis_tvalid_reg_reg_1),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_3),
        .I3(\m_axis_tdata_reg_reg[15]_1 ),
        .I4(m_axis_tvalid_reg_reg_4),
        .I5(temp_m_axis_tvalid_reg),
        .O(m_axis_tvalid_reg_i_1__39_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_reg_i_1__39_n_0),
        .Q(m_axis_tvalid_reg_reg_1),
        .R(Q));
  LUT4 #(
    .INIT(16'hABBB)) 
    s_axis_tready_reg_i_1__30
       (.I0(s_axis_tready_reg_reg_1),
        .I1(temp_m_axis_tvalid_reg),
        .I2(m_axis_tvalid_reg_reg_1),
        .I3(m_axis_tvalid_reg_reg_4),
        .O(s_axis_tready_early));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_early),
        .Q(s_axis_tready_reg_reg_0),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(E),
        .D(D[0]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(E),
        .D(D[10]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(E),
        .D(D[11]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(E),
        .D(D[12]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(E),
        .D(D[13]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(E),
        .D(D[14]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(E),
        .D(D[15]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(E),
        .D(D[1]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(E),
        .D(D[2]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(E),
        .D(D[3]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(E),
        .D(D[4]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(E),
        .D(D[5]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(E),
        .D(D[6]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(E),
        .D(D[7]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(E),
        .D(D[8]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(E),
        .D(D[9]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(E),
        .D(int_axis_lr_tlast_2),
        .Q(temp_m_axis_tlast_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(temp_m_axis_tvalid_reg_reg_0),
        .Q(temp_m_axis_tvalid_reg),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axis_srl_fifo" *) 
module KanTop_KanAcceleratorWrapper_0_0_axis_srl_fifo
   (full_reg_reg_0,
    \temp_m_axis_tdata_reg_reg[15] ,
    temp_m_axis_tlast_reg_reg,
    empty_reg_reg_0,
    int_mcu_grid_m_axis_tlast,
    \data_reg_reg[0][15]_0 ,
    core_clk,
    \m_axis_tdata_reg_reg[15] ,
    int_adp_grid_m_axis_tready,
    temp_m_axis_tlast_reg,
    Q,
    \grid_share_genblock.grid_fifo_in_axis_tvalid ,
    E,
    D);
  output full_reg_reg_0;
  output [15:0]\temp_m_axis_tdata_reg_reg[15] ;
  output temp_m_axis_tlast_reg_reg;
  output empty_reg_reg_0;
  output int_mcu_grid_m_axis_tlast;
  output [15:0]\data_reg_reg[0][15]_0 ;
  input core_clk;
  input [15:0]\m_axis_tdata_reg_reg[15] ;
  input int_adp_grid_m_axis_tready;
  input temp_m_axis_tlast_reg;
  input [0:0]Q;
  input \grid_share_genblock.grid_fifo_in_axis_tvalid ;
  input [0:0]E;
  input [16:0]D;

  wire [16:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire core_clk;
  wire [15:0]\data_reg_reg[0][15]_0 ;
  wire \data_reg_reg_n_0_[0][0] ;
  wire \data_reg_reg_n_0_[0][10] ;
  wire \data_reg_reg_n_0_[0][11] ;
  wire \data_reg_reg_n_0_[0][12] ;
  wire \data_reg_reg_n_0_[0][13] ;
  wire \data_reg_reg_n_0_[0][14] ;
  wire \data_reg_reg_n_0_[0][15] ;
  wire \data_reg_reg_n_0_[0][16] ;
  wire \data_reg_reg_n_0_[0][1] ;
  wire \data_reg_reg_n_0_[0][2] ;
  wire \data_reg_reg_n_0_[0][3] ;
  wire \data_reg_reg_n_0_[0][4] ;
  wire \data_reg_reg_n_0_[0][5] ;
  wire \data_reg_reg_n_0_[0][6] ;
  wire \data_reg_reg_n_0_[0][7] ;
  wire \data_reg_reg_n_0_[0][8] ;
  wire \data_reg_reg_n_0_[0][9] ;
  wire \data_reg_reg_n_0_[1][0] ;
  wire \data_reg_reg_n_0_[1][10] ;
  wire \data_reg_reg_n_0_[1][11] ;
  wire \data_reg_reg_n_0_[1][12] ;
  wire \data_reg_reg_n_0_[1][13] ;
  wire \data_reg_reg_n_0_[1][14] ;
  wire \data_reg_reg_n_0_[1][15] ;
  wire \data_reg_reg_n_0_[1][16] ;
  wire \data_reg_reg_n_0_[1][1] ;
  wire \data_reg_reg_n_0_[1][2] ;
  wire \data_reg_reg_n_0_[1][3] ;
  wire \data_reg_reg_n_0_[1][4] ;
  wire \data_reg_reg_n_0_[1][5] ;
  wire \data_reg_reg_n_0_[1][6] ;
  wire \data_reg_reg_n_0_[1][7] ;
  wire \data_reg_reg_n_0_[1][8] ;
  wire \data_reg_reg_n_0_[1][9] ;
  wire empty_reg_i_1_n_0;
  wire empty_reg_reg_0;
  wire full_reg_i_1__0_n_0;
  wire full_reg_i_2__0_n_0;
  wire full_reg_reg_0;
  wire \grid_share_genblock.grid_fifo_in_axis_tvalid ;
  wire int_adp_grid_m_axis_tready;
  wire int_mcu_grid_m_axis_tlast;
  wire [15:0]\m_axis_tdata_reg_reg[15] ;
  wire \ptr_reg[0]_i_1_n_0 ;
  wire \ptr_reg[1]_i_1_n_0 ;
  wire \ptr_reg_reg_n_0_[0] ;
  wire \ptr_reg_reg_n_0_[1] ;
  wire [15:0]\temp_m_axis_tdata_reg_reg[15] ;
  wire temp_m_axis_tlast_reg;
  wire temp_m_axis_tlast_reg_reg;

  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[0][0] 
       (.C(core_clk),
        .CE(E),
        .D(D[0]),
        .Q(\data_reg_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[0][10] 
       (.C(core_clk),
        .CE(E),
        .D(D[10]),
        .Q(\data_reg_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[0][11] 
       (.C(core_clk),
        .CE(E),
        .D(D[11]),
        .Q(\data_reg_reg_n_0_[0][11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[0][12] 
       (.C(core_clk),
        .CE(E),
        .D(D[12]),
        .Q(\data_reg_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[0][13] 
       (.C(core_clk),
        .CE(E),
        .D(D[13]),
        .Q(\data_reg_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[0][14] 
       (.C(core_clk),
        .CE(E),
        .D(D[14]),
        .Q(\data_reg_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[0][15] 
       (.C(core_clk),
        .CE(E),
        .D(D[15]),
        .Q(\data_reg_reg_n_0_[0][15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[0][16] 
       (.C(core_clk),
        .CE(E),
        .D(D[16]),
        .Q(\data_reg_reg_n_0_[0][16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[0][1] 
       (.C(core_clk),
        .CE(E),
        .D(D[1]),
        .Q(\data_reg_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[0][2] 
       (.C(core_clk),
        .CE(E),
        .D(D[2]),
        .Q(\data_reg_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[0][3] 
       (.C(core_clk),
        .CE(E),
        .D(D[3]),
        .Q(\data_reg_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[0][4] 
       (.C(core_clk),
        .CE(E),
        .D(D[4]),
        .Q(\data_reg_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[0][5] 
       (.C(core_clk),
        .CE(E),
        .D(D[5]),
        .Q(\data_reg_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[0][6] 
       (.C(core_clk),
        .CE(E),
        .D(D[6]),
        .Q(\data_reg_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[0][7] 
       (.C(core_clk),
        .CE(E),
        .D(D[7]),
        .Q(\data_reg_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[0][8] 
       (.C(core_clk),
        .CE(E),
        .D(D[8]),
        .Q(\data_reg_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[0][9] 
       (.C(core_clk),
        .CE(E),
        .D(D[9]),
        .Q(\data_reg_reg_n_0_[0][9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[1][0] 
       (.C(core_clk),
        .CE(E),
        .D(\data_reg_reg_n_0_[0][0] ),
        .Q(\data_reg_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[1][10] 
       (.C(core_clk),
        .CE(E),
        .D(\data_reg_reg_n_0_[0][10] ),
        .Q(\data_reg_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[1][11] 
       (.C(core_clk),
        .CE(E),
        .D(\data_reg_reg_n_0_[0][11] ),
        .Q(\data_reg_reg_n_0_[1][11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[1][12] 
       (.C(core_clk),
        .CE(E),
        .D(\data_reg_reg_n_0_[0][12] ),
        .Q(\data_reg_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[1][13] 
       (.C(core_clk),
        .CE(E),
        .D(\data_reg_reg_n_0_[0][13] ),
        .Q(\data_reg_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[1][14] 
       (.C(core_clk),
        .CE(E),
        .D(\data_reg_reg_n_0_[0][14] ),
        .Q(\data_reg_reg_n_0_[1][14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[1][15] 
       (.C(core_clk),
        .CE(E),
        .D(\data_reg_reg_n_0_[0][15] ),
        .Q(\data_reg_reg_n_0_[1][15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[1][16] 
       (.C(core_clk),
        .CE(E),
        .D(\data_reg_reg_n_0_[0][16] ),
        .Q(\data_reg_reg_n_0_[1][16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[1][1] 
       (.C(core_clk),
        .CE(E),
        .D(\data_reg_reg_n_0_[0][1] ),
        .Q(\data_reg_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[1][2] 
       (.C(core_clk),
        .CE(E),
        .D(\data_reg_reg_n_0_[0][2] ),
        .Q(\data_reg_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[1][3] 
       (.C(core_clk),
        .CE(E),
        .D(\data_reg_reg_n_0_[0][3] ),
        .Q(\data_reg_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[1][4] 
       (.C(core_clk),
        .CE(E),
        .D(\data_reg_reg_n_0_[0][4] ),
        .Q(\data_reg_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[1][5] 
       (.C(core_clk),
        .CE(E),
        .D(\data_reg_reg_n_0_[0][5] ),
        .Q(\data_reg_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[1][6] 
       (.C(core_clk),
        .CE(E),
        .D(\data_reg_reg_n_0_[0][6] ),
        .Q(\data_reg_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[1][7] 
       (.C(core_clk),
        .CE(E),
        .D(\data_reg_reg_n_0_[0][7] ),
        .Q(\data_reg_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[1][8] 
       (.C(core_clk),
        .CE(E),
        .D(\data_reg_reg_n_0_[0][8] ),
        .Q(\data_reg_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[1][9] 
       (.C(core_clk),
        .CE(E),
        .D(\data_reg_reg_n_0_[0][9] ),
        .Q(\data_reg_reg_n_0_[1][9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF4F00000F4F0F4F0)) 
    empty_reg_i_1
       (.I0(\ptr_reg_reg_n_0_[1] ),
        .I1(\ptr_reg_reg_n_0_[0] ),
        .I2(empty_reg_reg_0),
        .I3(int_adp_grid_m_axis_tready),
        .I4(full_reg_reg_0),
        .I5(\grid_share_genblock.grid_fifo_in_axis_tvalid ),
        .O(empty_reg_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    empty_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(empty_reg_i_1_n_0),
        .Q(empty_reg_reg_0),
        .S(Q));
  LUT6 #(
    .INIT(64'h5500554000005540)) 
    full_reg_i_1__0
       (.I0(Q),
        .I1(full_reg_i_2__0_n_0),
        .I2(\grid_share_genblock.grid_fifo_in_axis_tvalid ),
        .I3(full_reg_reg_0),
        .I4(int_adp_grid_m_axis_tready),
        .I5(empty_reg_reg_0),
        .O(full_reg_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    full_reg_i_2__0
       (.I0(\ptr_reg_reg_n_0_[0] ),
        .I1(\ptr_reg_reg_n_0_[1] ),
        .O(full_reg_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    full_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(full_reg_i_1__0_n_0),
        .Q(full_reg_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \m_axis_tdata_reg[0]_i_1__24 
       (.I0(\m_axis_tdata_reg_reg[15] [0]),
        .I1(int_adp_grid_m_axis_tready),
        .I2(\data_reg_reg_n_0_[0][0] ),
        .I3(\ptr_reg_reg_n_0_[0] ),
        .I4(\data_reg_reg_n_0_[1][0] ),
        .O(\temp_m_axis_tdata_reg_reg[15] [0]));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \m_axis_tdata_reg[10]_i_1__24 
       (.I0(\m_axis_tdata_reg_reg[15] [10]),
        .I1(int_adp_grid_m_axis_tready),
        .I2(\data_reg_reg_n_0_[0][10] ),
        .I3(\ptr_reg_reg_n_0_[0] ),
        .I4(\data_reg_reg_n_0_[1][10] ),
        .O(\temp_m_axis_tdata_reg_reg[15] [10]));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \m_axis_tdata_reg[11]_i_1__19 
       (.I0(\m_axis_tdata_reg_reg[15] [11]),
        .I1(int_adp_grid_m_axis_tready),
        .I2(\data_reg_reg_n_0_[0][11] ),
        .I3(\ptr_reg_reg_n_0_[0] ),
        .I4(\data_reg_reg_n_0_[1][11] ),
        .O(\temp_m_axis_tdata_reg_reg[15] [11]));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \m_axis_tdata_reg[12]_i_1__19 
       (.I0(\m_axis_tdata_reg_reg[15] [12]),
        .I1(int_adp_grid_m_axis_tready),
        .I2(\data_reg_reg_n_0_[0][12] ),
        .I3(\ptr_reg_reg_n_0_[0] ),
        .I4(\data_reg_reg_n_0_[1][12] ),
        .O(\temp_m_axis_tdata_reg_reg[15] [12]));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \m_axis_tdata_reg[13]_i_1__24 
       (.I0(\m_axis_tdata_reg_reg[15] [13]),
        .I1(int_adp_grid_m_axis_tready),
        .I2(\data_reg_reg_n_0_[0][13] ),
        .I3(\ptr_reg_reg_n_0_[0] ),
        .I4(\data_reg_reg_n_0_[1][13] ),
        .O(\temp_m_axis_tdata_reg_reg[15] [13]));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \m_axis_tdata_reg[14]_i_1__19 
       (.I0(\m_axis_tdata_reg_reg[15] [14]),
        .I1(int_adp_grid_m_axis_tready),
        .I2(\data_reg_reg_n_0_[0][14] ),
        .I3(\ptr_reg_reg_n_0_[0] ),
        .I4(\data_reg_reg_n_0_[1][14] ),
        .O(\temp_m_axis_tdata_reg_reg[15] [14]));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \m_axis_tdata_reg[15]_i_2__17 
       (.I0(\m_axis_tdata_reg_reg[15] [15]),
        .I1(int_adp_grid_m_axis_tready),
        .I2(\data_reg_reg_n_0_[0][15] ),
        .I3(\ptr_reg_reg_n_0_[0] ),
        .I4(\data_reg_reg_n_0_[1][15] ),
        .O(\temp_m_axis_tdata_reg_reg[15] [15]));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \m_axis_tdata_reg[1]_i_1__24 
       (.I0(\m_axis_tdata_reg_reg[15] [1]),
        .I1(int_adp_grid_m_axis_tready),
        .I2(\data_reg_reg_n_0_[0][1] ),
        .I3(\ptr_reg_reg_n_0_[0] ),
        .I4(\data_reg_reg_n_0_[1][1] ),
        .O(\temp_m_axis_tdata_reg_reg[15] [1]));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \m_axis_tdata_reg[2]_i_1__24 
       (.I0(\m_axis_tdata_reg_reg[15] [2]),
        .I1(int_adp_grid_m_axis_tready),
        .I2(\data_reg_reg_n_0_[0][2] ),
        .I3(\ptr_reg_reg_n_0_[0] ),
        .I4(\data_reg_reg_n_0_[1][2] ),
        .O(\temp_m_axis_tdata_reg_reg[15] [2]));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \m_axis_tdata_reg[3]_i_1__24 
       (.I0(\m_axis_tdata_reg_reg[15] [3]),
        .I1(int_adp_grid_m_axis_tready),
        .I2(\data_reg_reg_n_0_[0][3] ),
        .I3(\ptr_reg_reg_n_0_[0] ),
        .I4(\data_reg_reg_n_0_[1][3] ),
        .O(\temp_m_axis_tdata_reg_reg[15] [3]));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \m_axis_tdata_reg[4]_i_1__24 
       (.I0(\m_axis_tdata_reg_reg[15] [4]),
        .I1(int_adp_grid_m_axis_tready),
        .I2(\data_reg_reg_n_0_[0][4] ),
        .I3(\ptr_reg_reg_n_0_[0] ),
        .I4(\data_reg_reg_n_0_[1][4] ),
        .O(\temp_m_axis_tdata_reg_reg[15] [4]));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \m_axis_tdata_reg[5]_i_1__24 
       (.I0(\m_axis_tdata_reg_reg[15] [5]),
        .I1(int_adp_grid_m_axis_tready),
        .I2(\data_reg_reg_n_0_[0][5] ),
        .I3(\ptr_reg_reg_n_0_[0] ),
        .I4(\data_reg_reg_n_0_[1][5] ),
        .O(\temp_m_axis_tdata_reg_reg[15] [5]));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \m_axis_tdata_reg[6]_i_1__24 
       (.I0(\m_axis_tdata_reg_reg[15] [6]),
        .I1(int_adp_grid_m_axis_tready),
        .I2(\data_reg_reg_n_0_[0][6] ),
        .I3(\ptr_reg_reg_n_0_[0] ),
        .I4(\data_reg_reg_n_0_[1][6] ),
        .O(\temp_m_axis_tdata_reg_reg[15] [6]));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \m_axis_tdata_reg[7]_i_1__24 
       (.I0(\m_axis_tdata_reg_reg[15] [7]),
        .I1(int_adp_grid_m_axis_tready),
        .I2(\data_reg_reg_n_0_[0][7] ),
        .I3(\ptr_reg_reg_n_0_[0] ),
        .I4(\data_reg_reg_n_0_[1][7] ),
        .O(\temp_m_axis_tdata_reg_reg[15] [7]));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \m_axis_tdata_reg[8]_i_1__24 
       (.I0(\m_axis_tdata_reg_reg[15] [8]),
        .I1(int_adp_grid_m_axis_tready),
        .I2(\data_reg_reg_n_0_[0][8] ),
        .I3(\ptr_reg_reg_n_0_[0] ),
        .I4(\data_reg_reg_n_0_[1][8] ),
        .O(\temp_m_axis_tdata_reg_reg[15] [8]));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \m_axis_tdata_reg[9]_i_1__24 
       (.I0(\m_axis_tdata_reg_reg[15] [9]),
        .I1(int_adp_grid_m_axis_tready),
        .I2(\data_reg_reg_n_0_[0][9] ),
        .I3(\ptr_reg_reg_n_0_[0] ),
        .I4(\data_reg_reg_n_0_[1][9] ),
        .O(\temp_m_axis_tdata_reg_reg[15] [9]));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    m_axis_tlast_reg_i_1__21
       (.I0(temp_m_axis_tlast_reg),
        .I1(int_adp_grid_m_axis_tready),
        .I2(\data_reg_reg_n_0_[0][16] ),
        .I3(\ptr_reg_reg_n_0_[0] ),
        .I4(\data_reg_reg_n_0_[1][16] ),
        .O(temp_m_axis_tlast_reg_reg));
  LUT6 #(
    .INIT(64'hFFAF55A50070AA7A)) 
    \ptr_reg[0]_i_1 
       (.I0(int_adp_grid_m_axis_tready),
        .I1(\ptr_reg_reg_n_0_[1] ),
        .I2(\grid_share_genblock.grid_fifo_in_axis_tvalid ),
        .I3(full_reg_reg_0),
        .I4(empty_reg_reg_0),
        .I5(\ptr_reg_reg_n_0_[0] ),
        .O(\ptr_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF00BA45CF30FF00)) 
    \ptr_reg[1]_i_1 
       (.I0(empty_reg_reg_0),
        .I1(full_reg_reg_0),
        .I2(\grid_share_genblock.grid_fifo_in_axis_tvalid ),
        .I3(\ptr_reg_reg_n_0_[1] ),
        .I4(\ptr_reg_reg_n_0_[0] ),
        .I5(int_adp_grid_m_axis_tready),
        .O(\ptr_reg[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_reg_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\ptr_reg[0]_i_1_n_0 ),
        .Q(\ptr_reg_reg_n_0_[0] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_reg_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\ptr_reg[1]_i_1_n_0 ),
        .Q(\ptr_reg_reg_n_0_[1] ),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[0]_i_1__2 
       (.I0(\data_reg_reg_n_0_[0][0] ),
        .I1(\ptr_reg_reg_n_0_[0] ),
        .I2(\data_reg_reg_n_0_[1][0] ),
        .O(\data_reg_reg[0][15]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[10]_i_1__2 
       (.I0(\data_reg_reg_n_0_[0][10] ),
        .I1(\ptr_reg_reg_n_0_[0] ),
        .I2(\data_reg_reg_n_0_[1][10] ),
        .O(\data_reg_reg[0][15]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[11]_i_1__2 
       (.I0(\data_reg_reg_n_0_[0][11] ),
        .I1(\ptr_reg_reg_n_0_[0] ),
        .I2(\data_reg_reg_n_0_[1][11] ),
        .O(\data_reg_reg[0][15]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[12]_i_1__2 
       (.I0(\data_reg_reg_n_0_[0][12] ),
        .I1(\ptr_reg_reg_n_0_[0] ),
        .I2(\data_reg_reg_n_0_[1][12] ),
        .O(\data_reg_reg[0][15]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[13]_i_1__2 
       (.I0(\data_reg_reg_n_0_[0][13] ),
        .I1(\ptr_reg_reg_n_0_[0] ),
        .I2(\data_reg_reg_n_0_[1][13] ),
        .O(\data_reg_reg[0][15]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[14]_i_1__2 
       (.I0(\data_reg_reg_n_0_[0][14] ),
        .I1(\ptr_reg_reg_n_0_[0] ),
        .I2(\data_reg_reg_n_0_[1][14] ),
        .O(\data_reg_reg[0][15]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[15]_i_1__4 
       (.I0(\data_reg_reg_n_0_[0][15] ),
        .I1(\ptr_reg_reg_n_0_[0] ),
        .I2(\data_reg_reg_n_0_[1][15] ),
        .O(\data_reg_reg[0][15]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[1]_i_1__2 
       (.I0(\data_reg_reg_n_0_[0][1] ),
        .I1(\ptr_reg_reg_n_0_[0] ),
        .I2(\data_reg_reg_n_0_[1][1] ),
        .O(\data_reg_reg[0][15]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[2]_i_1__2 
       (.I0(\data_reg_reg_n_0_[0][2] ),
        .I1(\ptr_reg_reg_n_0_[0] ),
        .I2(\data_reg_reg_n_0_[1][2] ),
        .O(\data_reg_reg[0][15]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[3]_i_1__2 
       (.I0(\data_reg_reg_n_0_[0][3] ),
        .I1(\ptr_reg_reg_n_0_[0] ),
        .I2(\data_reg_reg_n_0_[1][3] ),
        .O(\data_reg_reg[0][15]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[4]_i_1__2 
       (.I0(\data_reg_reg_n_0_[0][4] ),
        .I1(\ptr_reg_reg_n_0_[0] ),
        .I2(\data_reg_reg_n_0_[1][4] ),
        .O(\data_reg_reg[0][15]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[5]_i_1__2 
       (.I0(\data_reg_reg_n_0_[0][5] ),
        .I1(\ptr_reg_reg_n_0_[0] ),
        .I2(\data_reg_reg_n_0_[1][5] ),
        .O(\data_reg_reg[0][15]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[6]_i_1__2 
       (.I0(\data_reg_reg_n_0_[0][6] ),
        .I1(\ptr_reg_reg_n_0_[0] ),
        .I2(\data_reg_reg_n_0_[1][6] ),
        .O(\data_reg_reg[0][15]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[7]_i_1__2 
       (.I0(\data_reg_reg_n_0_[0][7] ),
        .I1(\ptr_reg_reg_n_0_[0] ),
        .I2(\data_reg_reg_n_0_[1][7] ),
        .O(\data_reg_reg[0][15]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[8]_i_1__2 
       (.I0(\data_reg_reg_n_0_[0][8] ),
        .I1(\ptr_reg_reg_n_0_[0] ),
        .I2(\data_reg_reg_n_0_[1][8] ),
        .O(\data_reg_reg[0][15]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[9]_i_1__2 
       (.I0(\data_reg_reg_n_0_[0][9] ),
        .I1(\ptr_reg_reg_n_0_[0] ),
        .I2(\data_reg_reg_n_0_[1][9] ),
        .O(\data_reg_reg[0][15]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    temp_m_axis_tlast_reg_i_2__0
       (.I0(\data_reg_reg_n_0_[0][16] ),
        .I1(\ptr_reg_reg_n_0_[0] ),
        .I2(\data_reg_reg_n_0_[1][16] ),
        .O(int_mcu_grid_m_axis_tlast));
endmodule

(* ORIG_REF_NAME = "axis_srl_fifo" *) 
module KanTop_KanAcceleratorWrapper_0_0_axis_srl_fifo_2
   (full_reg,
    \temp_m_axis_tdata_reg_reg[15] ,
    temp_m_axis_tlast_reg_reg,
    empty_reg_reg_0,
    full_reg_reg_0,
    int_mcu_scle_m_axis_tlast,
    \data_reg_reg[0][15]_0 ,
    core_clk,
    \m_axis_tdata_reg_reg[15] ,
    int_adp_scle_m_axis_tready,
    temp_m_axis_tlast_reg_1,
    Q,
    \scle_share_genblock.scle_fifo_in_axis_tvalid ,
    intra_counter_reg,
    E,
    D);
  output full_reg;
  output [15:0]\temp_m_axis_tdata_reg_reg[15] ;
  output temp_m_axis_tlast_reg_reg;
  output empty_reg_reg_0;
  output full_reg_reg_0;
  output int_mcu_scle_m_axis_tlast;
  output [15:0]\data_reg_reg[0][15]_0 ;
  input core_clk;
  input [15:0]\m_axis_tdata_reg_reg[15] ;
  input int_adp_scle_m_axis_tready;
  input temp_m_axis_tlast_reg_1;
  input [0:0]Q;
  input \scle_share_genblock.scle_fifo_in_axis_tvalid ;
  input intra_counter_reg;
  input [0:0]E;
  input [16:0]D;

  wire [16:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire core_clk;
  wire [15:0]\data_reg_reg[0][15]_0 ;
  wire [16:0]\data_reg_reg[0]_22 ;
  wire [16:0]\data_reg_reg[1]_23 ;
  wire empty_reg_i_1_n_0;
  wire empty_reg_reg_0;
  wire full_reg;
  wire full_reg_i_1_n_0;
  wire full_reg_reg_0;
  wire int_adp_scle_m_axis_tready;
  wire int_mcu_scle_m_axis_tlast;
  wire intra_counter_reg;
  wire [15:0]\m_axis_tdata_reg_reg[15] ;
  wire ptr_empty1;
  wire \ptr_reg[0]_i_1_n_0 ;
  wire \ptr_reg[1]_i_1_n_0 ;
  wire \ptr_reg_reg_n_0_[0] ;
  wire \ptr_reg_reg_n_0_[1] ;
  wire \scle_share_genblock.scle_fifo_in_axis_tvalid ;
  wire [15:0]\temp_m_axis_tdata_reg_reg[15] ;
  wire temp_m_axis_tlast_reg_1;
  wire temp_m_axis_tlast_reg_reg;

  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[0][0] 
       (.C(core_clk),
        .CE(E),
        .D(D[0]),
        .Q(\data_reg_reg[0]_22 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[0][10] 
       (.C(core_clk),
        .CE(E),
        .D(D[10]),
        .Q(\data_reg_reg[0]_22 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[0][11] 
       (.C(core_clk),
        .CE(E),
        .D(D[11]),
        .Q(\data_reg_reg[0]_22 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[0][12] 
       (.C(core_clk),
        .CE(E),
        .D(D[12]),
        .Q(\data_reg_reg[0]_22 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[0][13] 
       (.C(core_clk),
        .CE(E),
        .D(D[13]),
        .Q(\data_reg_reg[0]_22 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[0][14] 
       (.C(core_clk),
        .CE(E),
        .D(D[14]),
        .Q(\data_reg_reg[0]_22 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[0][15] 
       (.C(core_clk),
        .CE(E),
        .D(D[15]),
        .Q(\data_reg_reg[0]_22 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[0][16] 
       (.C(core_clk),
        .CE(E),
        .D(D[16]),
        .Q(\data_reg_reg[0]_22 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[0][1] 
       (.C(core_clk),
        .CE(E),
        .D(D[1]),
        .Q(\data_reg_reg[0]_22 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[0][2] 
       (.C(core_clk),
        .CE(E),
        .D(D[2]),
        .Q(\data_reg_reg[0]_22 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[0][3] 
       (.C(core_clk),
        .CE(E),
        .D(D[3]),
        .Q(\data_reg_reg[0]_22 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[0][4] 
       (.C(core_clk),
        .CE(E),
        .D(D[4]),
        .Q(\data_reg_reg[0]_22 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[0][5] 
       (.C(core_clk),
        .CE(E),
        .D(D[5]),
        .Q(\data_reg_reg[0]_22 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[0][6] 
       (.C(core_clk),
        .CE(E),
        .D(D[6]),
        .Q(\data_reg_reg[0]_22 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[0][7] 
       (.C(core_clk),
        .CE(E),
        .D(D[7]),
        .Q(\data_reg_reg[0]_22 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[0][8] 
       (.C(core_clk),
        .CE(E),
        .D(D[8]),
        .Q(\data_reg_reg[0]_22 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[0][9] 
       (.C(core_clk),
        .CE(E),
        .D(D[9]),
        .Q(\data_reg_reg[0]_22 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[1][0] 
       (.C(core_clk),
        .CE(E),
        .D(\data_reg_reg[0]_22 [0]),
        .Q(\data_reg_reg[1]_23 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[1][10] 
       (.C(core_clk),
        .CE(E),
        .D(\data_reg_reg[0]_22 [10]),
        .Q(\data_reg_reg[1]_23 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[1][11] 
       (.C(core_clk),
        .CE(E),
        .D(\data_reg_reg[0]_22 [11]),
        .Q(\data_reg_reg[1]_23 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[1][12] 
       (.C(core_clk),
        .CE(E),
        .D(\data_reg_reg[0]_22 [12]),
        .Q(\data_reg_reg[1]_23 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[1][13] 
       (.C(core_clk),
        .CE(E),
        .D(\data_reg_reg[0]_22 [13]),
        .Q(\data_reg_reg[1]_23 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[1][14] 
       (.C(core_clk),
        .CE(E),
        .D(\data_reg_reg[0]_22 [14]),
        .Q(\data_reg_reg[1]_23 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[1][15] 
       (.C(core_clk),
        .CE(E),
        .D(\data_reg_reg[0]_22 [15]),
        .Q(\data_reg_reg[1]_23 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[1][16] 
       (.C(core_clk),
        .CE(E),
        .D(\data_reg_reg[0]_22 [16]),
        .Q(\data_reg_reg[1]_23 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[1][1] 
       (.C(core_clk),
        .CE(E),
        .D(\data_reg_reg[0]_22 [1]),
        .Q(\data_reg_reg[1]_23 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[1][2] 
       (.C(core_clk),
        .CE(E),
        .D(\data_reg_reg[0]_22 [2]),
        .Q(\data_reg_reg[1]_23 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[1][3] 
       (.C(core_clk),
        .CE(E),
        .D(\data_reg_reg[0]_22 [3]),
        .Q(\data_reg_reg[1]_23 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[1][4] 
       (.C(core_clk),
        .CE(E),
        .D(\data_reg_reg[0]_22 [4]),
        .Q(\data_reg_reg[1]_23 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[1][5] 
       (.C(core_clk),
        .CE(E),
        .D(\data_reg_reg[0]_22 [5]),
        .Q(\data_reg_reg[1]_23 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[1][6] 
       (.C(core_clk),
        .CE(E),
        .D(\data_reg_reg[0]_22 [6]),
        .Q(\data_reg_reg[1]_23 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[1][7] 
       (.C(core_clk),
        .CE(E),
        .D(\data_reg_reg[0]_22 [7]),
        .Q(\data_reg_reg[1]_23 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[1][8] 
       (.C(core_clk),
        .CE(E),
        .D(\data_reg_reg[0]_22 [8]),
        .Q(\data_reg_reg[1]_23 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[1][9] 
       (.C(core_clk),
        .CE(E),
        .D(\data_reg_reg[0]_22 [9]),
        .Q(\data_reg_reg[1]_23 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF4F00000F4F0F4F0)) 
    empty_reg_i_1
       (.I0(\ptr_reg_reg_n_0_[1] ),
        .I1(\ptr_reg_reg_n_0_[0] ),
        .I2(empty_reg_reg_0),
        .I3(int_adp_scle_m_axis_tready),
        .I4(full_reg),
        .I5(\scle_share_genblock.scle_fifo_in_axis_tvalid ),
        .O(empty_reg_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    empty_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(empty_reg_i_1_n_0),
        .Q(empty_reg_reg_0),
        .S(Q));
  LUT6 #(
    .INIT(64'h5500554000005540)) 
    full_reg_i_1
       (.I0(Q),
        .I1(ptr_empty1),
        .I2(\scle_share_genblock.scle_fifo_in_axis_tvalid ),
        .I3(full_reg),
        .I4(int_adp_scle_m_axis_tready),
        .I5(empty_reg_reg_0),
        .O(full_reg_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    full_reg_i_2
       (.I0(\ptr_reg_reg_n_0_[0] ),
        .I1(\ptr_reg_reg_n_0_[1] ),
        .O(ptr_empty1));
  FDRE #(
    .INIT(1'b0)) 
    full_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(full_reg_i_1_n_0),
        .Q(full_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \m_axis_tdata_reg[0]_i_1__25 
       (.I0(\m_axis_tdata_reg_reg[15] [0]),
        .I1(int_adp_scle_m_axis_tready),
        .I2(\data_reg_reg[0]_22 [0]),
        .I3(\ptr_reg_reg_n_0_[0] ),
        .I4(\data_reg_reg[1]_23 [0]),
        .O(\temp_m_axis_tdata_reg_reg[15] [0]));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \m_axis_tdata_reg[10]_i_1__25 
       (.I0(\m_axis_tdata_reg_reg[15] [10]),
        .I1(int_adp_scle_m_axis_tready),
        .I2(\data_reg_reg[0]_22 [10]),
        .I3(\ptr_reg_reg_n_0_[0] ),
        .I4(\data_reg_reg[1]_23 [10]),
        .O(\temp_m_axis_tdata_reg_reg[15] [10]));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \m_axis_tdata_reg[11]_i_1__20 
       (.I0(\m_axis_tdata_reg_reg[15] [11]),
        .I1(int_adp_scle_m_axis_tready),
        .I2(\data_reg_reg[0]_22 [11]),
        .I3(\ptr_reg_reg_n_0_[0] ),
        .I4(\data_reg_reg[1]_23 [11]),
        .O(\temp_m_axis_tdata_reg_reg[15] [11]));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \m_axis_tdata_reg[12]_i_1__20 
       (.I0(\m_axis_tdata_reg_reg[15] [12]),
        .I1(int_adp_scle_m_axis_tready),
        .I2(\data_reg_reg[0]_22 [12]),
        .I3(\ptr_reg_reg_n_0_[0] ),
        .I4(\data_reg_reg[1]_23 [12]),
        .O(\temp_m_axis_tdata_reg_reg[15] [12]));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \m_axis_tdata_reg[13]_i_1__25 
       (.I0(\m_axis_tdata_reg_reg[15] [13]),
        .I1(int_adp_scle_m_axis_tready),
        .I2(\data_reg_reg[0]_22 [13]),
        .I3(\ptr_reg_reg_n_0_[0] ),
        .I4(\data_reg_reg[1]_23 [13]),
        .O(\temp_m_axis_tdata_reg_reg[15] [13]));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \m_axis_tdata_reg[14]_i_1__20 
       (.I0(\m_axis_tdata_reg_reg[15] [14]),
        .I1(int_adp_scle_m_axis_tready),
        .I2(\data_reg_reg[0]_22 [14]),
        .I3(\ptr_reg_reg_n_0_[0] ),
        .I4(\data_reg_reg[1]_23 [14]),
        .O(\temp_m_axis_tdata_reg_reg[15] [14]));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \m_axis_tdata_reg[15]_i_2__18 
       (.I0(\m_axis_tdata_reg_reg[15] [15]),
        .I1(int_adp_scle_m_axis_tready),
        .I2(\data_reg_reg[0]_22 [15]),
        .I3(\ptr_reg_reg_n_0_[0] ),
        .I4(\data_reg_reg[1]_23 [15]),
        .O(\temp_m_axis_tdata_reg_reg[15] [15]));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \m_axis_tdata_reg[1]_i_1__25 
       (.I0(\m_axis_tdata_reg_reg[15] [1]),
        .I1(int_adp_scle_m_axis_tready),
        .I2(\data_reg_reg[0]_22 [1]),
        .I3(\ptr_reg_reg_n_0_[0] ),
        .I4(\data_reg_reg[1]_23 [1]),
        .O(\temp_m_axis_tdata_reg_reg[15] [1]));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \m_axis_tdata_reg[2]_i_1__25 
       (.I0(\m_axis_tdata_reg_reg[15] [2]),
        .I1(int_adp_scle_m_axis_tready),
        .I2(\data_reg_reg[0]_22 [2]),
        .I3(\ptr_reg_reg_n_0_[0] ),
        .I4(\data_reg_reg[1]_23 [2]),
        .O(\temp_m_axis_tdata_reg_reg[15] [2]));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \m_axis_tdata_reg[3]_i_1__25 
       (.I0(\m_axis_tdata_reg_reg[15] [3]),
        .I1(int_adp_scle_m_axis_tready),
        .I2(\data_reg_reg[0]_22 [3]),
        .I3(\ptr_reg_reg_n_0_[0] ),
        .I4(\data_reg_reg[1]_23 [3]),
        .O(\temp_m_axis_tdata_reg_reg[15] [3]));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \m_axis_tdata_reg[4]_i_1__25 
       (.I0(\m_axis_tdata_reg_reg[15] [4]),
        .I1(int_adp_scle_m_axis_tready),
        .I2(\data_reg_reg[0]_22 [4]),
        .I3(\ptr_reg_reg_n_0_[0] ),
        .I4(\data_reg_reg[1]_23 [4]),
        .O(\temp_m_axis_tdata_reg_reg[15] [4]));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \m_axis_tdata_reg[5]_i_1__25 
       (.I0(\m_axis_tdata_reg_reg[15] [5]),
        .I1(int_adp_scle_m_axis_tready),
        .I2(\data_reg_reg[0]_22 [5]),
        .I3(\ptr_reg_reg_n_0_[0] ),
        .I4(\data_reg_reg[1]_23 [5]),
        .O(\temp_m_axis_tdata_reg_reg[15] [5]));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \m_axis_tdata_reg[6]_i_1__25 
       (.I0(\m_axis_tdata_reg_reg[15] [6]),
        .I1(int_adp_scle_m_axis_tready),
        .I2(\data_reg_reg[0]_22 [6]),
        .I3(\ptr_reg_reg_n_0_[0] ),
        .I4(\data_reg_reg[1]_23 [6]),
        .O(\temp_m_axis_tdata_reg_reg[15] [6]));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \m_axis_tdata_reg[7]_i_1__25 
       (.I0(\m_axis_tdata_reg_reg[15] [7]),
        .I1(int_adp_scle_m_axis_tready),
        .I2(\data_reg_reg[0]_22 [7]),
        .I3(\ptr_reg_reg_n_0_[0] ),
        .I4(\data_reg_reg[1]_23 [7]),
        .O(\temp_m_axis_tdata_reg_reg[15] [7]));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \m_axis_tdata_reg[8]_i_1__25 
       (.I0(\m_axis_tdata_reg_reg[15] [8]),
        .I1(int_adp_scle_m_axis_tready),
        .I2(\data_reg_reg[0]_22 [8]),
        .I3(\ptr_reg_reg_n_0_[0] ),
        .I4(\data_reg_reg[1]_23 [8]),
        .O(\temp_m_axis_tdata_reg_reg[15] [8]));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \m_axis_tdata_reg[9]_i_1__25 
       (.I0(\m_axis_tdata_reg_reg[15] [9]),
        .I1(int_adp_scle_m_axis_tready),
        .I2(\data_reg_reg[0]_22 [9]),
        .I3(\ptr_reg_reg_n_0_[0] ),
        .I4(\data_reg_reg[1]_23 [9]),
        .O(\temp_m_axis_tdata_reg_reg[15] [9]));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    m_axis_tlast_reg_i_1__22
       (.I0(temp_m_axis_tlast_reg_1),
        .I1(int_adp_scle_m_axis_tready),
        .I2(\data_reg_reg[0]_22 [16]),
        .I3(\ptr_reg_reg_n_0_[0] ),
        .I4(\data_reg_reg[1]_23 [16]),
        .O(temp_m_axis_tlast_reg_reg));
  LUT6 #(
    .INIT(64'hFFAF55A50070AA7A)) 
    \ptr_reg[0]_i_1 
       (.I0(int_adp_scle_m_axis_tready),
        .I1(\ptr_reg_reg_n_0_[1] ),
        .I2(\scle_share_genblock.scle_fifo_in_axis_tvalid ),
        .I3(full_reg),
        .I4(empty_reg_reg_0),
        .I5(\ptr_reg_reg_n_0_[0] ),
        .O(\ptr_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF00BA45CF30FF00)) 
    \ptr_reg[1]_i_1 
       (.I0(empty_reg_reg_0),
        .I1(full_reg),
        .I2(\scle_share_genblock.scle_fifo_in_axis_tvalid ),
        .I3(\ptr_reg_reg_n_0_[1] ),
        .I4(\ptr_reg_reg_n_0_[0] ),
        .I5(int_adp_scle_m_axis_tready),
        .O(\ptr_reg[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_reg_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\ptr_reg[0]_i_1_n_0 ),
        .Q(\ptr_reg_reg_n_0_[0] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_reg_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\ptr_reg[1]_i_1_n_0 ),
        .Q(\ptr_reg_reg_n_0_[1] ),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[0]_i_1__1 
       (.I0(\data_reg_reg[0]_22 [0]),
        .I1(\ptr_reg_reg_n_0_[0] ),
        .I2(\data_reg_reg[1]_23 [0]),
        .O(\data_reg_reg[0][15]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[10]_i_1__1 
       (.I0(\data_reg_reg[0]_22 [10]),
        .I1(\ptr_reg_reg_n_0_[0] ),
        .I2(\data_reg_reg[1]_23 [10]),
        .O(\data_reg_reg[0][15]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[11]_i_1__1 
       (.I0(\data_reg_reg[0]_22 [11]),
        .I1(\ptr_reg_reg_n_0_[0] ),
        .I2(\data_reg_reg[1]_23 [11]),
        .O(\data_reg_reg[0][15]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[12]_i_1__1 
       (.I0(\data_reg_reg[0]_22 [12]),
        .I1(\ptr_reg_reg_n_0_[0] ),
        .I2(\data_reg_reg[1]_23 [12]),
        .O(\data_reg_reg[0][15]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[13]_i_1__1 
       (.I0(\data_reg_reg[0]_22 [13]),
        .I1(\ptr_reg_reg_n_0_[0] ),
        .I2(\data_reg_reg[1]_23 [13]),
        .O(\data_reg_reg[0][15]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[14]_i_1__1 
       (.I0(\data_reg_reg[0]_22 [14]),
        .I1(\ptr_reg_reg_n_0_[0] ),
        .I2(\data_reg_reg[1]_23 [14]),
        .O(\data_reg_reg[0][15]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[15]_i_1__3 
       (.I0(\data_reg_reg[0]_22 [15]),
        .I1(\ptr_reg_reg_n_0_[0] ),
        .I2(\data_reg_reg[1]_23 [15]),
        .O(\data_reg_reg[0][15]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[1]_i_1__1 
       (.I0(\data_reg_reg[0]_22 [1]),
        .I1(\ptr_reg_reg_n_0_[0] ),
        .I2(\data_reg_reg[1]_23 [1]),
        .O(\data_reg_reg[0][15]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[2]_i_1__1 
       (.I0(\data_reg_reg[0]_22 [2]),
        .I1(\ptr_reg_reg_n_0_[0] ),
        .I2(\data_reg_reg[1]_23 [2]),
        .O(\data_reg_reg[0][15]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[3]_i_1__1 
       (.I0(\data_reg_reg[0]_22 [3]),
        .I1(\ptr_reg_reg_n_0_[0] ),
        .I2(\data_reg_reg[1]_23 [3]),
        .O(\data_reg_reg[0][15]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[4]_i_1__1 
       (.I0(\data_reg_reg[0]_22 [4]),
        .I1(\ptr_reg_reg_n_0_[0] ),
        .I2(\data_reg_reg[1]_23 [4]),
        .O(\data_reg_reg[0][15]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[5]_i_1__1 
       (.I0(\data_reg_reg[0]_22 [5]),
        .I1(\ptr_reg_reg_n_0_[0] ),
        .I2(\data_reg_reg[1]_23 [5]),
        .O(\data_reg_reg[0][15]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[6]_i_1__1 
       (.I0(\data_reg_reg[0]_22 [6]),
        .I1(\ptr_reg_reg_n_0_[0] ),
        .I2(\data_reg_reg[1]_23 [6]),
        .O(\data_reg_reg[0][15]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[7]_i_1__1 
       (.I0(\data_reg_reg[0]_22 [7]),
        .I1(\ptr_reg_reg_n_0_[0] ),
        .I2(\data_reg_reg[1]_23 [7]),
        .O(\data_reg_reg[0][15]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[8]_i_1__1 
       (.I0(\data_reg_reg[0]_22 [8]),
        .I1(\ptr_reg_reg_n_0_[0] ),
        .I2(\data_reg_reg[1]_23 [8]),
        .O(\data_reg_reg[0][15]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_m_axis_tdata_reg[9]_i_1__1 
       (.I0(\data_reg_reg[0]_22 [9]),
        .I1(\ptr_reg_reg_n_0_[0] ),
        .I2(\data_reg_reg[1]_23 [9]),
        .O(\data_reg_reg[0][15]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    temp_m_axis_tlast_reg_i_2
       (.I0(\data_reg_reg[0]_22 [16]),
        .I1(\ptr_reg_reg_n_0_[0] ),
        .I2(\data_reg_reg[1]_23 [16]),
        .O(int_mcu_scle_m_axis_tlast));
  LUT2 #(
    .INIT(4'h1)) 
    tlast_transmitted_reg_i_2
       (.I0(full_reg),
        .I1(intra_counter_reg),
        .O(full_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "axis_srl_fifo" *) 
module KanTop_KanAcceleratorWrapper_0_0_axis_srl_fifo__parameterized0
   (full_reg_reg_0,
    stage_1_in_axis_data_tlast,
    out,
    empty_reg_reg_0,
    full_reg_reg_1,
    core_clk,
    temp_m_axis_tlast_reg_reg,
    Q,
    stage_1_in_axis_data_tready,
    \data_chn_genblock[0].data_fifo_in_axis_tvalid ,
    intra_counter_reg0,
    tlast_transmitted_reg_reg,
    in,
    int_adp_data_m_axis_tready,
    shift1);
  output full_reg_reg_0;
  output stage_1_in_axis_data_tlast;
  output [16:0]out;
  output empty_reg_reg_0;
  output full_reg_reg_1;
  input core_clk;
  input temp_m_axis_tlast_reg_reg;
  input [0:0]Q;
  input stage_1_in_axis_data_tready;
  input \data_chn_genblock[0].data_fifo_in_axis_tvalid ;
  input intra_counter_reg0;
  input tlast_transmitted_reg_reg;
  input [16:0]in;
  input [0:0]int_adp_data_m_axis_tready;
  input shift1;

  wire [0:0]Q;
  wire core_clk;
  wire \data_chn_genblock[0].data_fifo_in_axis_tvalid ;
  wire \data_reg_reg[2][0]_srl4_i_2_n_0 ;
  wire \data_reg_reg[2][0]_srl4_i_3__1_n_0 ;
  wire empty_reg_i_1_n_0;
  wire empty_reg_reg_0;
  wire full_next;
  wire full_reg_i_1__1_n_0;
  wire full_reg_i_2__1_n_0;
  wire full_reg_i_4_n_0;
  wire full_reg_reg_0;
  wire full_reg_reg_1;
  wire [16:0]in;
  wire [0:0]int_adp_data_m_axis_tready;
  wire intra_counter_reg0;
  wire [16:0]out;
  wire \ptr_reg[0]_i_1_n_0 ;
  wire \ptr_reg[0]_i_2_n_0 ;
  wire \ptr_reg[1]_i_1_n_0 ;
  wire \ptr_reg[2]_i_1_n_0 ;
  wire \ptr_reg_reg_n_0_[0] ;
  wire \ptr_reg_reg_n_0_[1] ;
  wire \ptr_reg_reg_n_0_[2] ;
  wire shift1;
  wire stage_1_in_axis_data_tlast;
  wire stage_1_in_axis_data_tready;
  wire temp_m_axis_tlast_reg_reg;
  wire tlast_transmitted_reg_reg;

  (* srl_bus_name = "\inst/wrapper/mcu_inst/data_chn_genblock[0].axis_fifo_data_inst/data_reg_reg[2] " *) 
  (* srl_name = "\inst/wrapper/mcu_inst/data_chn_genblock[0].axis_fifo_data_inst/data_reg_reg[2][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg_reg[2][0]_srl4 
       (.A0(\data_reg_reg[2][0]_srl4_i_2_n_0 ),
        .A1(\data_reg_reg[2][0]_srl4_i_3__1_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intra_counter_reg0),
        .CLK(core_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \data_reg_reg[2][0]_srl4_i_2 
       (.I0(\ptr_reg_reg_n_0_[0] ),
        .O(\data_reg_reg[2][0]_srl4_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \data_reg_reg[2][0]_srl4_i_3__1 
       (.I0(\ptr_reg_reg_n_0_[0] ),
        .I1(\ptr_reg_reg_n_0_[1] ),
        .O(\data_reg_reg[2][0]_srl4_i_3__1_n_0 ));
  (* srl_bus_name = "\inst/wrapper/mcu_inst/data_chn_genblock[0].axis_fifo_data_inst/data_reg_reg[2] " *) 
  (* srl_name = "\inst/wrapper/mcu_inst/data_chn_genblock[0].axis_fifo_data_inst/data_reg_reg[2][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg_reg[2][10]_srl4 
       (.A0(\data_reg_reg[2][0]_srl4_i_2_n_0 ),
        .A1(\data_reg_reg[2][0]_srl4_i_3__1_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intra_counter_reg0),
        .CLK(core_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "\inst/wrapper/mcu_inst/data_chn_genblock[0].axis_fifo_data_inst/data_reg_reg[2] " *) 
  (* srl_name = "\inst/wrapper/mcu_inst/data_chn_genblock[0].axis_fifo_data_inst/data_reg_reg[2][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg_reg[2][11]_srl4 
       (.A0(\data_reg_reg[2][0]_srl4_i_2_n_0 ),
        .A1(\data_reg_reg[2][0]_srl4_i_3__1_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intra_counter_reg0),
        .CLK(core_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "\inst/wrapper/mcu_inst/data_chn_genblock[0].axis_fifo_data_inst/data_reg_reg[2] " *) 
  (* srl_name = "\inst/wrapper/mcu_inst/data_chn_genblock[0].axis_fifo_data_inst/data_reg_reg[2][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg_reg[2][12]_srl4 
       (.A0(\data_reg_reg[2][0]_srl4_i_2_n_0 ),
        .A1(\data_reg_reg[2][0]_srl4_i_3__1_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intra_counter_reg0),
        .CLK(core_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "\inst/wrapper/mcu_inst/data_chn_genblock[0].axis_fifo_data_inst/data_reg_reg[2] " *) 
  (* srl_name = "\inst/wrapper/mcu_inst/data_chn_genblock[0].axis_fifo_data_inst/data_reg_reg[2][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg_reg[2][13]_srl4 
       (.A0(\data_reg_reg[2][0]_srl4_i_2_n_0 ),
        .A1(\data_reg_reg[2][0]_srl4_i_3__1_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intra_counter_reg0),
        .CLK(core_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "\inst/wrapper/mcu_inst/data_chn_genblock[0].axis_fifo_data_inst/data_reg_reg[2] " *) 
  (* srl_name = "\inst/wrapper/mcu_inst/data_chn_genblock[0].axis_fifo_data_inst/data_reg_reg[2][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg_reg[2][14]_srl4 
       (.A0(\data_reg_reg[2][0]_srl4_i_2_n_0 ),
        .A1(\data_reg_reg[2][0]_srl4_i_3__1_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intra_counter_reg0),
        .CLK(core_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "\inst/wrapper/mcu_inst/data_chn_genblock[0].axis_fifo_data_inst/data_reg_reg[2] " *) 
  (* srl_name = "\inst/wrapper/mcu_inst/data_chn_genblock[0].axis_fifo_data_inst/data_reg_reg[2][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg_reg[2][15]_srl4 
       (.A0(\data_reg_reg[2][0]_srl4_i_2_n_0 ),
        .A1(\data_reg_reg[2][0]_srl4_i_3__1_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intra_counter_reg0),
        .CLK(core_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "\inst/wrapper/mcu_inst/data_chn_genblock[0].axis_fifo_data_inst/data_reg_reg[2] " *) 
  (* srl_name = "\inst/wrapper/mcu_inst/data_chn_genblock[0].axis_fifo_data_inst/data_reg_reg[2][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg_reg[2][16]_srl4 
       (.A0(\data_reg_reg[2][0]_srl4_i_2_n_0 ),
        .A1(\data_reg_reg[2][0]_srl4_i_3__1_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intra_counter_reg0),
        .CLK(core_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "\inst/wrapper/mcu_inst/data_chn_genblock[0].axis_fifo_data_inst/data_reg_reg[2] " *) 
  (* srl_name = "\inst/wrapper/mcu_inst/data_chn_genblock[0].axis_fifo_data_inst/data_reg_reg[2][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg_reg[2][1]_srl4 
       (.A0(\data_reg_reg[2][0]_srl4_i_2_n_0 ),
        .A1(\data_reg_reg[2][0]_srl4_i_3__1_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intra_counter_reg0),
        .CLK(core_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "\inst/wrapper/mcu_inst/data_chn_genblock[0].axis_fifo_data_inst/data_reg_reg[2] " *) 
  (* srl_name = "\inst/wrapper/mcu_inst/data_chn_genblock[0].axis_fifo_data_inst/data_reg_reg[2][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg_reg[2][2]_srl4 
       (.A0(\data_reg_reg[2][0]_srl4_i_2_n_0 ),
        .A1(\data_reg_reg[2][0]_srl4_i_3__1_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intra_counter_reg0),
        .CLK(core_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "\inst/wrapper/mcu_inst/data_chn_genblock[0].axis_fifo_data_inst/data_reg_reg[2] " *) 
  (* srl_name = "\inst/wrapper/mcu_inst/data_chn_genblock[0].axis_fifo_data_inst/data_reg_reg[2][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg_reg[2][3]_srl4 
       (.A0(\data_reg_reg[2][0]_srl4_i_2_n_0 ),
        .A1(\data_reg_reg[2][0]_srl4_i_3__1_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intra_counter_reg0),
        .CLK(core_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "\inst/wrapper/mcu_inst/data_chn_genblock[0].axis_fifo_data_inst/data_reg_reg[2] " *) 
  (* srl_name = "\inst/wrapper/mcu_inst/data_chn_genblock[0].axis_fifo_data_inst/data_reg_reg[2][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg_reg[2][4]_srl4 
       (.A0(\data_reg_reg[2][0]_srl4_i_2_n_0 ),
        .A1(\data_reg_reg[2][0]_srl4_i_3__1_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intra_counter_reg0),
        .CLK(core_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "\inst/wrapper/mcu_inst/data_chn_genblock[0].axis_fifo_data_inst/data_reg_reg[2] " *) 
  (* srl_name = "\inst/wrapper/mcu_inst/data_chn_genblock[0].axis_fifo_data_inst/data_reg_reg[2][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg_reg[2][5]_srl4 
       (.A0(\data_reg_reg[2][0]_srl4_i_2_n_0 ),
        .A1(\data_reg_reg[2][0]_srl4_i_3__1_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intra_counter_reg0),
        .CLK(core_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "\inst/wrapper/mcu_inst/data_chn_genblock[0].axis_fifo_data_inst/data_reg_reg[2] " *) 
  (* srl_name = "\inst/wrapper/mcu_inst/data_chn_genblock[0].axis_fifo_data_inst/data_reg_reg[2][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg_reg[2][6]_srl4 
       (.A0(\data_reg_reg[2][0]_srl4_i_2_n_0 ),
        .A1(\data_reg_reg[2][0]_srl4_i_3__1_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intra_counter_reg0),
        .CLK(core_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "\inst/wrapper/mcu_inst/data_chn_genblock[0].axis_fifo_data_inst/data_reg_reg[2] " *) 
  (* srl_name = "\inst/wrapper/mcu_inst/data_chn_genblock[0].axis_fifo_data_inst/data_reg_reg[2][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg_reg[2][7]_srl4 
       (.A0(\data_reg_reg[2][0]_srl4_i_2_n_0 ),
        .A1(\data_reg_reg[2][0]_srl4_i_3__1_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intra_counter_reg0),
        .CLK(core_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "\inst/wrapper/mcu_inst/data_chn_genblock[0].axis_fifo_data_inst/data_reg_reg[2] " *) 
  (* srl_name = "\inst/wrapper/mcu_inst/data_chn_genblock[0].axis_fifo_data_inst/data_reg_reg[2][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg_reg[2][8]_srl4 
       (.A0(\data_reg_reg[2][0]_srl4_i_2_n_0 ),
        .A1(\data_reg_reg[2][0]_srl4_i_3__1_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intra_counter_reg0),
        .CLK(core_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "\inst/wrapper/mcu_inst/data_chn_genblock[0].axis_fifo_data_inst/data_reg_reg[2] " *) 
  (* srl_name = "\inst/wrapper/mcu_inst/data_chn_genblock[0].axis_fifo_data_inst/data_reg_reg[2][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg_reg[2][9]_srl4 
       (.A0(\data_reg_reg[2][0]_srl4_i_2_n_0 ),
        .A1(\data_reg_reg[2][0]_srl4_i_3__1_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intra_counter_reg0),
        .CLK(core_clk),
        .D(in[9]),
        .Q(out[9]));
  LUT6 #(
    .INIT(64'h000004FF00000400)) 
    empty_reg_i_1
       (.I0(\ptr_reg_reg_n_0_[2] ),
        .I1(\ptr_reg_reg_n_0_[0] ),
        .I2(\ptr_reg_reg_n_0_[1] ),
        .I3(shift1),
        .I4(intra_counter_reg0),
        .I5(empty_reg_reg_0),
        .O(empty_reg_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    empty_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(empty_reg_i_1_n_0),
        .Q(empty_reg_reg_0),
        .S(Q));
  LUT6 #(
    .INIT(64'h0000000004550400)) 
    full_reg_i_1__1
       (.I0(Q),
        .I1(full_reg_i_2__1_n_0),
        .I2(\ptr_reg_reg_n_0_[2] ),
        .I3(full_next),
        .I4(full_reg_reg_0),
        .I5(full_reg_i_4_n_0),
        .O(full_reg_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT2 #(
    .INIT(4'h8)) 
    full_reg_i_2__1
       (.I0(\ptr_reg_reg_n_0_[0] ),
        .I1(\ptr_reg_reg_n_0_[1] ),
        .O(full_reg_i_2__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT4 #(
    .INIT(16'h4044)) 
    full_reg_i_3
       (.I0(full_reg_reg_0),
        .I1(\data_chn_genblock[0].data_fifo_in_axis_tvalid ),
        .I2(temp_m_axis_tlast_reg_reg),
        .I3(stage_1_in_axis_data_tready),
        .O(full_next));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT5 #(
    .INIT(32'h04000404)) 
    full_reg_i_4
       (.I0(empty_reg_reg_0),
        .I1(stage_1_in_axis_data_tready),
        .I2(temp_m_axis_tlast_reg_reg),
        .I3(full_reg_reg_0),
        .I4(\data_chn_genblock[0].data_fifo_in_axis_tvalid ),
        .O(full_reg_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    full_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(full_reg_i_1__1_n_0),
        .Q(full_reg_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h55555545AAAAAABA)) 
    \ptr_reg[0]_i_1 
       (.I0(\ptr_reg[0]_i_2_n_0 ),
        .I1(empty_reg_reg_0),
        .I2(stage_1_in_axis_data_tready),
        .I3(temp_m_axis_tlast_reg_reg),
        .I4(intra_counter_reg0),
        .I5(\ptr_reg_reg_n_0_[0] ),
        .O(\ptr_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hC0CCC0CCC0CCC4CC)) 
    \ptr_reg[0]_i_2 
       (.I0(\ptr_reg_reg_n_0_[0] ),
        .I1(intra_counter_reg0),
        .I2(temp_m_axis_tlast_reg_reg),
        .I3(stage_1_in_axis_data_tready),
        .I4(\ptr_reg_reg_n_0_[1] ),
        .I5(\ptr_reg_reg_n_0_[2] ),
        .O(\ptr_reg[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT5 #(
    .INIT(32'hC3CCCC9C)) 
    \ptr_reg[1]_i_1 
       (.I0(empty_reg_reg_0),
        .I1(\ptr_reg_reg_n_0_[1] ),
        .I2(int_adp_data_m_axis_tready),
        .I3(intra_counter_reg0),
        .I4(\ptr_reg_reg_n_0_[0] ),
        .O(\ptr_reg[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCC3CCCCCCCCCC9CC)) 
    \ptr_reg[2]_i_1 
       (.I0(empty_reg_reg_0),
        .I1(\ptr_reg_reg_n_0_[2] ),
        .I2(\ptr_reg_reg_n_0_[1] ),
        .I3(int_adp_data_m_axis_tready),
        .I4(intra_counter_reg0),
        .I5(\ptr_reg_reg_n_0_[0] ),
        .O(\ptr_reg[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_reg_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\ptr_reg[0]_i_1_n_0 ),
        .Q(\ptr_reg_reg_n_0_[0] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_reg_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\ptr_reg[1]_i_1_n_0 ),
        .Q(\ptr_reg_reg_n_0_[1] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_reg_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\ptr_reg[2]_i_1_n_0 ),
        .Q(\ptr_reg_reg_n_0_[2] ),
        .R(Q));
  LUT2 #(
    .INIT(4'hE)) 
    temp_m_axis_tlast_reg_i_2__10
       (.I0(out[16]),
        .I1(temp_m_axis_tlast_reg_reg),
        .O(stage_1_in_axis_data_tlast));
  LUT2 #(
    .INIT(4'h1)) 
    tlast_transmitted_reg_i_2__1
       (.I0(full_reg_reg_0),
        .I1(tlast_transmitted_reg_reg),
        .O(full_reg_reg_1));
endmodule

(* ORIG_REF_NAME = "axis_srl_fifo" *) 
module KanTop_KanAcceleratorWrapper_0_0_axis_srl_fifo__parameterized0_1
   (full_reg_reg_0,
    stage_1_in_axis_data_tlast_0,
    core_clk_0,
    full_reg_reg_1,
    empty_reg_reg_0,
    core_clk,
    temp_m_axis_tlast_reg_reg,
    Q,
    tlast_transmitted_reg_reg,
    stage_1_in_axis_data_tready_2,
    \data_chn_genblock[1].data_fifo_in_axis_tvalid ,
    intra_counter_reg0,
    in,
    int_adp_data_m_axis_tready,
    shift1_4);
  output full_reg_reg_0;
  output stage_1_in_axis_data_tlast_0;
  output [16:0]core_clk_0;
  output full_reg_reg_1;
  output empty_reg_reg_0;
  input core_clk;
  input temp_m_axis_tlast_reg_reg;
  input [0:0]Q;
  input tlast_transmitted_reg_reg;
  input stage_1_in_axis_data_tready_2;
  input \data_chn_genblock[1].data_fifo_in_axis_tvalid ;
  input intra_counter_reg0;
  input [16:0]in;
  input [0:0]int_adp_data_m_axis_tready;
  input shift1_4;

  wire [0:0]Q;
  wire core_clk;
  wire [16:0]core_clk_0;
  wire \data_chn_genblock[1].data_fifo_in_axis_tvalid ;
  wire \data_reg_reg[2][0]_srl4_i_2__0_n_0 ;
  wire \data_reg_reg[2][0]_srl4_i_3__2_n_0 ;
  wire empty_reg_i_1_n_0;
  wire empty_reg_reg_0;
  wire full_next;
  wire full_reg_i_1__2_n_0;
  wire full_reg_i_2__2_n_0;
  wire full_reg_i_4__0_n_0;
  wire full_reg_reg_0;
  wire full_reg_reg_1;
  wire [16:0]in;
  wire [0:0]int_adp_data_m_axis_tready;
  wire intra_counter_reg0;
  wire \ptr_reg[0]_i_1_n_0 ;
  wire \ptr_reg[0]_i_2__0_n_0 ;
  wire \ptr_reg[1]_i_1_n_0 ;
  wire \ptr_reg[2]_i_1_n_0 ;
  wire \ptr_reg_reg_n_0_[0] ;
  wire \ptr_reg_reg_n_0_[1] ;
  wire \ptr_reg_reg_n_0_[2] ;
  wire shift1_4;
  wire stage_1_in_axis_data_tlast_0;
  wire stage_1_in_axis_data_tready_2;
  wire temp_m_axis_tlast_reg_reg;
  wire tlast_transmitted_reg_reg;

  (* srl_bus_name = "\inst/wrapper/mcu_inst/data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[2] " *) 
  (* srl_name = "\inst/wrapper/mcu_inst/data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[2][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg_reg[2][0]_srl4 
       (.A0(\data_reg_reg[2][0]_srl4_i_2__0_n_0 ),
        .A1(\data_reg_reg[2][0]_srl4_i_3__2_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intra_counter_reg0),
        .CLK(core_clk),
        .D(in[0]),
        .Q(core_clk_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \data_reg_reg[2][0]_srl4_i_2__0 
       (.I0(\ptr_reg_reg_n_0_[0] ),
        .O(\data_reg_reg[2][0]_srl4_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \data_reg_reg[2][0]_srl4_i_3__2 
       (.I0(\ptr_reg_reg_n_0_[0] ),
        .I1(\ptr_reg_reg_n_0_[1] ),
        .O(\data_reg_reg[2][0]_srl4_i_3__2_n_0 ));
  (* srl_bus_name = "\inst/wrapper/mcu_inst/data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[2] " *) 
  (* srl_name = "\inst/wrapper/mcu_inst/data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[2][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg_reg[2][10]_srl4 
       (.A0(\data_reg_reg[2][0]_srl4_i_2__0_n_0 ),
        .A1(\data_reg_reg[2][0]_srl4_i_3__2_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intra_counter_reg0),
        .CLK(core_clk),
        .D(in[10]),
        .Q(core_clk_0[10]));
  (* srl_bus_name = "\inst/wrapper/mcu_inst/data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[2] " *) 
  (* srl_name = "\inst/wrapper/mcu_inst/data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[2][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg_reg[2][11]_srl4 
       (.A0(\data_reg_reg[2][0]_srl4_i_2__0_n_0 ),
        .A1(\data_reg_reg[2][0]_srl4_i_3__2_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intra_counter_reg0),
        .CLK(core_clk),
        .D(in[11]),
        .Q(core_clk_0[11]));
  (* srl_bus_name = "\inst/wrapper/mcu_inst/data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[2] " *) 
  (* srl_name = "\inst/wrapper/mcu_inst/data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[2][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg_reg[2][12]_srl4 
       (.A0(\data_reg_reg[2][0]_srl4_i_2__0_n_0 ),
        .A1(\data_reg_reg[2][0]_srl4_i_3__2_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intra_counter_reg0),
        .CLK(core_clk),
        .D(in[12]),
        .Q(core_clk_0[12]));
  (* srl_bus_name = "\inst/wrapper/mcu_inst/data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[2] " *) 
  (* srl_name = "\inst/wrapper/mcu_inst/data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[2][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg_reg[2][13]_srl4 
       (.A0(\data_reg_reg[2][0]_srl4_i_2__0_n_0 ),
        .A1(\data_reg_reg[2][0]_srl4_i_3__2_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intra_counter_reg0),
        .CLK(core_clk),
        .D(in[13]),
        .Q(core_clk_0[13]));
  (* srl_bus_name = "\inst/wrapper/mcu_inst/data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[2] " *) 
  (* srl_name = "\inst/wrapper/mcu_inst/data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[2][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg_reg[2][14]_srl4 
       (.A0(\data_reg_reg[2][0]_srl4_i_2__0_n_0 ),
        .A1(\data_reg_reg[2][0]_srl4_i_3__2_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intra_counter_reg0),
        .CLK(core_clk),
        .D(in[14]),
        .Q(core_clk_0[14]));
  (* srl_bus_name = "\inst/wrapper/mcu_inst/data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[2] " *) 
  (* srl_name = "\inst/wrapper/mcu_inst/data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[2][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg_reg[2][15]_srl4 
       (.A0(\data_reg_reg[2][0]_srl4_i_2__0_n_0 ),
        .A1(\data_reg_reg[2][0]_srl4_i_3__2_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intra_counter_reg0),
        .CLK(core_clk),
        .D(in[15]),
        .Q(core_clk_0[15]));
  (* srl_bus_name = "\inst/wrapper/mcu_inst/data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[2] " *) 
  (* srl_name = "\inst/wrapper/mcu_inst/data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[2][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg_reg[2][16]_srl4 
       (.A0(\data_reg_reg[2][0]_srl4_i_2__0_n_0 ),
        .A1(\data_reg_reg[2][0]_srl4_i_3__2_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intra_counter_reg0),
        .CLK(core_clk),
        .D(in[16]),
        .Q(core_clk_0[16]));
  (* srl_bus_name = "\inst/wrapper/mcu_inst/data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[2] " *) 
  (* srl_name = "\inst/wrapper/mcu_inst/data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[2][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg_reg[2][1]_srl4 
       (.A0(\data_reg_reg[2][0]_srl4_i_2__0_n_0 ),
        .A1(\data_reg_reg[2][0]_srl4_i_3__2_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intra_counter_reg0),
        .CLK(core_clk),
        .D(in[1]),
        .Q(core_clk_0[1]));
  (* srl_bus_name = "\inst/wrapper/mcu_inst/data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[2] " *) 
  (* srl_name = "\inst/wrapper/mcu_inst/data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[2][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg_reg[2][2]_srl4 
       (.A0(\data_reg_reg[2][0]_srl4_i_2__0_n_0 ),
        .A1(\data_reg_reg[2][0]_srl4_i_3__2_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intra_counter_reg0),
        .CLK(core_clk),
        .D(in[2]),
        .Q(core_clk_0[2]));
  (* srl_bus_name = "\inst/wrapper/mcu_inst/data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[2] " *) 
  (* srl_name = "\inst/wrapper/mcu_inst/data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[2][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg_reg[2][3]_srl4 
       (.A0(\data_reg_reg[2][0]_srl4_i_2__0_n_0 ),
        .A1(\data_reg_reg[2][0]_srl4_i_3__2_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intra_counter_reg0),
        .CLK(core_clk),
        .D(in[3]),
        .Q(core_clk_0[3]));
  (* srl_bus_name = "\inst/wrapper/mcu_inst/data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[2] " *) 
  (* srl_name = "\inst/wrapper/mcu_inst/data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[2][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg_reg[2][4]_srl4 
       (.A0(\data_reg_reg[2][0]_srl4_i_2__0_n_0 ),
        .A1(\data_reg_reg[2][0]_srl4_i_3__2_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intra_counter_reg0),
        .CLK(core_clk),
        .D(in[4]),
        .Q(core_clk_0[4]));
  (* srl_bus_name = "\inst/wrapper/mcu_inst/data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[2] " *) 
  (* srl_name = "\inst/wrapper/mcu_inst/data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[2][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg_reg[2][5]_srl4 
       (.A0(\data_reg_reg[2][0]_srl4_i_2__0_n_0 ),
        .A1(\data_reg_reg[2][0]_srl4_i_3__2_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intra_counter_reg0),
        .CLK(core_clk),
        .D(in[5]),
        .Q(core_clk_0[5]));
  (* srl_bus_name = "\inst/wrapper/mcu_inst/data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[2] " *) 
  (* srl_name = "\inst/wrapper/mcu_inst/data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[2][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg_reg[2][6]_srl4 
       (.A0(\data_reg_reg[2][0]_srl4_i_2__0_n_0 ),
        .A1(\data_reg_reg[2][0]_srl4_i_3__2_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intra_counter_reg0),
        .CLK(core_clk),
        .D(in[6]),
        .Q(core_clk_0[6]));
  (* srl_bus_name = "\inst/wrapper/mcu_inst/data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[2] " *) 
  (* srl_name = "\inst/wrapper/mcu_inst/data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[2][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg_reg[2][7]_srl4 
       (.A0(\data_reg_reg[2][0]_srl4_i_2__0_n_0 ),
        .A1(\data_reg_reg[2][0]_srl4_i_3__2_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intra_counter_reg0),
        .CLK(core_clk),
        .D(in[7]),
        .Q(core_clk_0[7]));
  (* srl_bus_name = "\inst/wrapper/mcu_inst/data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[2] " *) 
  (* srl_name = "\inst/wrapper/mcu_inst/data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[2][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg_reg[2][8]_srl4 
       (.A0(\data_reg_reg[2][0]_srl4_i_2__0_n_0 ),
        .A1(\data_reg_reg[2][0]_srl4_i_3__2_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intra_counter_reg0),
        .CLK(core_clk),
        .D(in[8]),
        .Q(core_clk_0[8]));
  (* srl_bus_name = "\inst/wrapper/mcu_inst/data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[2] " *) 
  (* srl_name = "\inst/wrapper/mcu_inst/data_chn_genblock[1].axis_fifo_data_inst/data_reg_reg[2][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg_reg[2][9]_srl4 
       (.A0(\data_reg_reg[2][0]_srl4_i_2__0_n_0 ),
        .A1(\data_reg_reg[2][0]_srl4_i_3__2_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(intra_counter_reg0),
        .CLK(core_clk),
        .D(in[9]),
        .Q(core_clk_0[9]));
  LUT6 #(
    .INIT(64'h000004FF00000400)) 
    empty_reg_i_1
       (.I0(\ptr_reg_reg_n_0_[2] ),
        .I1(\ptr_reg_reg_n_0_[0] ),
        .I2(\ptr_reg_reg_n_0_[1] ),
        .I3(shift1_4),
        .I4(intra_counter_reg0),
        .I5(empty_reg_reg_0),
        .O(empty_reg_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    empty_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(empty_reg_i_1_n_0),
        .Q(empty_reg_reg_0),
        .S(Q));
  LUT6 #(
    .INIT(64'h0000000004550400)) 
    full_reg_i_1__2
       (.I0(Q),
        .I1(full_reg_i_2__2_n_0),
        .I2(\ptr_reg_reg_n_0_[2] ),
        .I3(full_next),
        .I4(full_reg_reg_0),
        .I5(full_reg_i_4__0_n_0),
        .O(full_reg_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT2 #(
    .INIT(4'h8)) 
    full_reg_i_2__2
       (.I0(\ptr_reg_reg_n_0_[0] ),
        .I1(\ptr_reg_reg_n_0_[1] ),
        .O(full_reg_i_2__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT4 #(
    .INIT(16'h4044)) 
    full_reg_i_3__0
       (.I0(full_reg_reg_0),
        .I1(\data_chn_genblock[1].data_fifo_in_axis_tvalid ),
        .I2(temp_m_axis_tlast_reg_reg),
        .I3(stage_1_in_axis_data_tready_2),
        .O(full_next));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT5 #(
    .INIT(32'h04000404)) 
    full_reg_i_4__0
       (.I0(empty_reg_reg_0),
        .I1(stage_1_in_axis_data_tready_2),
        .I2(temp_m_axis_tlast_reg_reg),
        .I3(full_reg_reg_0),
        .I4(\data_chn_genblock[1].data_fifo_in_axis_tvalid ),
        .O(full_reg_i_4__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    full_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(full_reg_i_1__2_n_0),
        .Q(full_reg_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h55555545AAAAAABA)) 
    \ptr_reg[0]_i_1 
       (.I0(\ptr_reg[0]_i_2__0_n_0 ),
        .I1(empty_reg_reg_0),
        .I2(stage_1_in_axis_data_tready_2),
        .I3(temp_m_axis_tlast_reg_reg),
        .I4(intra_counter_reg0),
        .I5(\ptr_reg_reg_n_0_[0] ),
        .O(\ptr_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hC0CCC0CCC0CCC4CC)) 
    \ptr_reg[0]_i_2__0 
       (.I0(\ptr_reg_reg_n_0_[0] ),
        .I1(intra_counter_reg0),
        .I2(temp_m_axis_tlast_reg_reg),
        .I3(stage_1_in_axis_data_tready_2),
        .I4(\ptr_reg_reg_n_0_[1] ),
        .I5(\ptr_reg_reg_n_0_[2] ),
        .O(\ptr_reg[0]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT5 #(
    .INIT(32'hC3CCCC9C)) 
    \ptr_reg[1]_i_1 
       (.I0(empty_reg_reg_0),
        .I1(\ptr_reg_reg_n_0_[1] ),
        .I2(int_adp_data_m_axis_tready),
        .I3(intra_counter_reg0),
        .I4(\ptr_reg_reg_n_0_[0] ),
        .O(\ptr_reg[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCC3CCCCCCCCCC9CC)) 
    \ptr_reg[2]_i_1 
       (.I0(empty_reg_reg_0),
        .I1(\ptr_reg_reg_n_0_[2] ),
        .I2(\ptr_reg_reg_n_0_[1] ),
        .I3(int_adp_data_m_axis_tready),
        .I4(intra_counter_reg0),
        .I5(\ptr_reg_reg_n_0_[0] ),
        .O(\ptr_reg[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_reg_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\ptr_reg[0]_i_1_n_0 ),
        .Q(\ptr_reg_reg_n_0_[0] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_reg_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\ptr_reg[1]_i_1_n_0 ),
        .Q(\ptr_reg_reg_n_0_[1] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_reg_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\ptr_reg[2]_i_1_n_0 ),
        .Q(\ptr_reg_reg_n_0_[2] ),
        .R(Q));
  LUT2 #(
    .INIT(4'hE)) 
    temp_m_axis_tlast_reg_i_2__13
       (.I0(core_clk_0[16]),
        .I1(temp_m_axis_tlast_reg_reg),
        .O(stage_1_in_axis_data_tlast_0));
  LUT2 #(
    .INIT(4'h1)) 
    tlast_transmitted_reg_i_2__2
       (.I0(full_reg_reg_0),
        .I1(tlast_transmitted_reg_reg),
        .O(full_reg_reg_1));
endmodule

(* ORIG_REF_NAME = "axis_srl_fifo" *) 
module KanTop_KanAcceleratorWrapper_0_0_axis_srl_fifo__parameterized0_6
   (full_reg,
    out,
    empty_reg,
    core_clk,
    int_axis_act_func_tvalid,
    \ptr_reg_reg[2]_0 ,
    full_next,
    full_reg_reg_0,
    s_axis_l_tready_int,
    empty_reg_reg_0,
    empty_next,
    in,
    \ptr_reg_reg[2]_1 );
  output full_reg;
  output [16:0]out;
  output empty_reg;
  input core_clk;
  input [0:0]int_axis_act_func_tvalid;
  input \ptr_reg_reg[2]_0 ;
  input full_next;
  input full_reg_reg_0;
  input s_axis_l_tready_int;
  input empty_reg_reg_0;
  input empty_next;
  input [16:0]in;
  input \ptr_reg_reg[2]_1 ;

  wire core_clk;
  wire \data_reg_reg[2][0]_srl4_i_3_n_0 ;
  wire \data_reg_reg[2][0]_srl4_i_4_n_0 ;
  wire empty_next;
  wire empty_reg;
  wire empty_reg_i_1_n_0;
  wire empty_reg_i_2__1_n_0;
  wire empty_reg_reg_0;
  wire full_next;
  wire full_reg;
  wire full_reg_i_1__3_n_0;
  wire full_reg_i_2__3_n_0;
  wire full_reg_reg_0;
  wire [16:0]in;
  wire [0:0]int_axis_act_func_tvalid;
  wire [16:0]out;
  wire \ptr_reg[0]_i_1_n_0 ;
  wire \ptr_reg[0]_i_2__1_n_0 ;
  wire \ptr_reg[1]_i_1_n_0 ;
  wire \ptr_reg[2]_i_2_n_0 ;
  wire \ptr_reg_reg[2]_0 ;
  wire \ptr_reg_reg[2]_1 ;
  wire \ptr_reg_reg_n_0_[0] ;
  wire \ptr_reg_reg_n_0_[1] ;
  wire \ptr_reg_reg_n_0_[2] ;
  wire s_axis_l_tready_int;

  (* srl_bus_name = "\inst/wrapper/data_processor_inst/genblk1[0].fifo_inst/data_reg_reg[2] " *) 
  (* srl_name = "\inst/wrapper/data_processor_inst/genblk1[0].fifo_inst/data_reg_reg[2][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg_reg[2][0]_srl4 
       (.A0(\data_reg_reg[2][0]_srl4_i_3_n_0 ),
        .A1(\data_reg_reg[2][0]_srl4_i_4_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(empty_next),
        .CLK(core_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \data_reg_reg[2][0]_srl4_i_3 
       (.I0(\ptr_reg_reg_n_0_[0] ),
        .O(\data_reg_reg[2][0]_srl4_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \data_reg_reg[2][0]_srl4_i_4 
       (.I0(\ptr_reg_reg_n_0_[1] ),
        .I1(\ptr_reg_reg_n_0_[0] ),
        .O(\data_reg_reg[2][0]_srl4_i_4_n_0 ));
  (* srl_bus_name = "\inst/wrapper/data_processor_inst/genblk1[0].fifo_inst/data_reg_reg[2] " *) 
  (* srl_name = "\inst/wrapper/data_processor_inst/genblk1[0].fifo_inst/data_reg_reg[2][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg_reg[2][10]_srl4 
       (.A0(\data_reg_reg[2][0]_srl4_i_3_n_0 ),
        .A1(\data_reg_reg[2][0]_srl4_i_4_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(empty_next),
        .CLK(core_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "\inst/wrapper/data_processor_inst/genblk1[0].fifo_inst/data_reg_reg[2] " *) 
  (* srl_name = "\inst/wrapper/data_processor_inst/genblk1[0].fifo_inst/data_reg_reg[2][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg_reg[2][11]_srl4 
       (.A0(\data_reg_reg[2][0]_srl4_i_3_n_0 ),
        .A1(\data_reg_reg[2][0]_srl4_i_4_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(empty_next),
        .CLK(core_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "\inst/wrapper/data_processor_inst/genblk1[0].fifo_inst/data_reg_reg[2] " *) 
  (* srl_name = "\inst/wrapper/data_processor_inst/genblk1[0].fifo_inst/data_reg_reg[2][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg_reg[2][12]_srl4 
       (.A0(\data_reg_reg[2][0]_srl4_i_3_n_0 ),
        .A1(\data_reg_reg[2][0]_srl4_i_4_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(empty_next),
        .CLK(core_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "\inst/wrapper/data_processor_inst/genblk1[0].fifo_inst/data_reg_reg[2] " *) 
  (* srl_name = "\inst/wrapper/data_processor_inst/genblk1[0].fifo_inst/data_reg_reg[2][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg_reg[2][13]_srl4 
       (.A0(\data_reg_reg[2][0]_srl4_i_3_n_0 ),
        .A1(\data_reg_reg[2][0]_srl4_i_4_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(empty_next),
        .CLK(core_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "\inst/wrapper/data_processor_inst/genblk1[0].fifo_inst/data_reg_reg[2] " *) 
  (* srl_name = "\inst/wrapper/data_processor_inst/genblk1[0].fifo_inst/data_reg_reg[2][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg_reg[2][14]_srl4 
       (.A0(\data_reg_reg[2][0]_srl4_i_3_n_0 ),
        .A1(\data_reg_reg[2][0]_srl4_i_4_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(empty_next),
        .CLK(core_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "\inst/wrapper/data_processor_inst/genblk1[0].fifo_inst/data_reg_reg[2] " *) 
  (* srl_name = "\inst/wrapper/data_processor_inst/genblk1[0].fifo_inst/data_reg_reg[2][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg_reg[2][15]_srl4 
       (.A0(\data_reg_reg[2][0]_srl4_i_3_n_0 ),
        .A1(\data_reg_reg[2][0]_srl4_i_4_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(empty_next),
        .CLK(core_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "\inst/wrapper/data_processor_inst/genblk1[0].fifo_inst/data_reg_reg[2] " *) 
  (* srl_name = "\inst/wrapper/data_processor_inst/genblk1[0].fifo_inst/data_reg_reg[2][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg_reg[2][16]_srl4 
       (.A0(\data_reg_reg[2][0]_srl4_i_3_n_0 ),
        .A1(\data_reg_reg[2][0]_srl4_i_4_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(empty_next),
        .CLK(core_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "\inst/wrapper/data_processor_inst/genblk1[0].fifo_inst/data_reg_reg[2] " *) 
  (* srl_name = "\inst/wrapper/data_processor_inst/genblk1[0].fifo_inst/data_reg_reg[2][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg_reg[2][1]_srl4 
       (.A0(\data_reg_reg[2][0]_srl4_i_3_n_0 ),
        .A1(\data_reg_reg[2][0]_srl4_i_4_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(empty_next),
        .CLK(core_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "\inst/wrapper/data_processor_inst/genblk1[0].fifo_inst/data_reg_reg[2] " *) 
  (* srl_name = "\inst/wrapper/data_processor_inst/genblk1[0].fifo_inst/data_reg_reg[2][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg_reg[2][2]_srl4 
       (.A0(\data_reg_reg[2][0]_srl4_i_3_n_0 ),
        .A1(\data_reg_reg[2][0]_srl4_i_4_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(empty_next),
        .CLK(core_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "\inst/wrapper/data_processor_inst/genblk1[0].fifo_inst/data_reg_reg[2] " *) 
  (* srl_name = "\inst/wrapper/data_processor_inst/genblk1[0].fifo_inst/data_reg_reg[2][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg_reg[2][3]_srl4 
       (.A0(\data_reg_reg[2][0]_srl4_i_3_n_0 ),
        .A1(\data_reg_reg[2][0]_srl4_i_4_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(empty_next),
        .CLK(core_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "\inst/wrapper/data_processor_inst/genblk1[0].fifo_inst/data_reg_reg[2] " *) 
  (* srl_name = "\inst/wrapper/data_processor_inst/genblk1[0].fifo_inst/data_reg_reg[2][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg_reg[2][4]_srl4 
       (.A0(\data_reg_reg[2][0]_srl4_i_3_n_0 ),
        .A1(\data_reg_reg[2][0]_srl4_i_4_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(empty_next),
        .CLK(core_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "\inst/wrapper/data_processor_inst/genblk1[0].fifo_inst/data_reg_reg[2] " *) 
  (* srl_name = "\inst/wrapper/data_processor_inst/genblk1[0].fifo_inst/data_reg_reg[2][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg_reg[2][5]_srl4 
       (.A0(\data_reg_reg[2][0]_srl4_i_3_n_0 ),
        .A1(\data_reg_reg[2][0]_srl4_i_4_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(empty_next),
        .CLK(core_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "\inst/wrapper/data_processor_inst/genblk1[0].fifo_inst/data_reg_reg[2] " *) 
  (* srl_name = "\inst/wrapper/data_processor_inst/genblk1[0].fifo_inst/data_reg_reg[2][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg_reg[2][6]_srl4 
       (.A0(\data_reg_reg[2][0]_srl4_i_3_n_0 ),
        .A1(\data_reg_reg[2][0]_srl4_i_4_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(empty_next),
        .CLK(core_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "\inst/wrapper/data_processor_inst/genblk1[0].fifo_inst/data_reg_reg[2] " *) 
  (* srl_name = "\inst/wrapper/data_processor_inst/genblk1[0].fifo_inst/data_reg_reg[2][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg_reg[2][7]_srl4 
       (.A0(\data_reg_reg[2][0]_srl4_i_3_n_0 ),
        .A1(\data_reg_reg[2][0]_srl4_i_4_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(empty_next),
        .CLK(core_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "\inst/wrapper/data_processor_inst/genblk1[0].fifo_inst/data_reg_reg[2] " *) 
  (* srl_name = "\inst/wrapper/data_processor_inst/genblk1[0].fifo_inst/data_reg_reg[2][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg_reg[2][8]_srl4 
       (.A0(\data_reg_reg[2][0]_srl4_i_3_n_0 ),
        .A1(\data_reg_reg[2][0]_srl4_i_4_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(empty_next),
        .CLK(core_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "\inst/wrapper/data_processor_inst/genblk1[0].fifo_inst/data_reg_reg[2] " *) 
  (* srl_name = "\inst/wrapper/data_processor_inst/genblk1[0].fifo_inst/data_reg_reg[2][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg_reg[2][9]_srl4 
       (.A0(\data_reg_reg[2][0]_srl4_i_3_n_0 ),
        .A1(\data_reg_reg[2][0]_srl4_i_4_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(empty_next),
        .CLK(core_clk),
        .D(in[9]),
        .Q(out[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEEE4444)) 
    empty_reg_i_1
       (.I0(empty_next),
        .I1(empty_reg),
        .I2(empty_reg_reg_0),
        .I3(s_axis_l_tready_int),
        .I4(empty_reg_i_2__1_n_0),
        .I5(\ptr_reg_reg[2]_0 ),
        .O(empty_reg_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT5 #(
    .INIT(32'h04000404)) 
    empty_reg_i_2__1
       (.I0(\ptr_reg_reg_n_0_[1] ),
        .I1(\ptr_reg_reg_n_0_[0] ),
        .I2(\ptr_reg_reg_n_0_[2] ),
        .I3(full_reg),
        .I4(int_axis_act_func_tvalid),
        .O(empty_reg_i_2__1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    empty_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(empty_reg_i_1_n_0),
        .Q(empty_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000004550400)) 
    full_reg_i_1__3
       (.I0(\ptr_reg_reg[2]_0 ),
        .I1(full_reg_i_2__3_n_0),
        .I2(\ptr_reg_reg_n_0_[2] ),
        .I3(full_next),
        .I4(full_reg),
        .I5(full_reg_reg_0),
        .O(full_reg_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT2 #(
    .INIT(4'h8)) 
    full_reg_i_2__3
       (.I0(\ptr_reg_reg_n_0_[1] ),
        .I1(\ptr_reg_reg_n_0_[0] ),
        .O(full_reg_i_2__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    full_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(full_reg_i_1__3_n_0),
        .Q(full_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAA2A555555D5)) 
    \ptr_reg[0]_i_1 
       (.I0(\ptr_reg[0]_i_2__1_n_0 ),
        .I1(s_axis_l_tready_int),
        .I2(empty_reg_reg_0),
        .I3(empty_reg),
        .I4(empty_next),
        .I5(\ptr_reg_reg_n_0_[0] ),
        .O(\ptr_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h88888880FFFFFFFF)) 
    \ptr_reg[0]_i_2__1 
       (.I0(s_axis_l_tready_int),
        .I1(empty_reg_reg_0),
        .I2(\ptr_reg_reg_n_0_[2] ),
        .I3(\ptr_reg_reg_n_0_[0] ),
        .I4(\ptr_reg_reg_n_0_[1] ),
        .I5(empty_next),
        .O(\ptr_reg[0]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT5 #(
    .INIT(32'h3CF0F0E1)) 
    \ptr_reg[1]_i_1 
       (.I0(empty_reg),
        .I1(empty_next),
        .I2(\ptr_reg_reg_n_0_[1] ),
        .I3(\ptr_reg_reg_n_0_[0] ),
        .I4(\ptr_reg_reg[2]_1 ),
        .O(\ptr_reg[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3FFFC000FFFE0001)) 
    \ptr_reg[2]_i_2 
       (.I0(empty_reg),
        .I1(empty_next),
        .I2(\ptr_reg_reg_n_0_[1] ),
        .I3(\ptr_reg_reg_n_0_[0] ),
        .I4(\ptr_reg_reg_n_0_[2] ),
        .I5(\ptr_reg_reg[2]_1 ),
        .O(\ptr_reg[2]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_reg_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\ptr_reg[0]_i_1_n_0 ),
        .Q(\ptr_reg_reg_n_0_[0] ),
        .R(\ptr_reg_reg[2]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_reg_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\ptr_reg[1]_i_1_n_0 ),
        .Q(\ptr_reg_reg_n_0_[1] ),
        .R(\ptr_reg_reg[2]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_reg_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\ptr_reg[2]_i_2_n_0 ),
        .Q(\ptr_reg_reg_n_0_[2] ),
        .R(\ptr_reg_reg[2]_0 ));
endmodule

(* ORIG_REF_NAME = "axis_srl_fifo" *) 
module KanTop_KanAcceleratorWrapper_0_0_axis_srl_fifo__parameterized0_7
   (full_reg,
    out,
    empty_reg,
    core_clk,
    int_axis_act_func_tvalid,
    \ptr_reg_reg[2]_0 ,
    full_next,
    full_reg_reg_0,
    s_axis_l_tready_int,
    empty_reg_reg_0,
    empty_next,
    in,
    \ptr_reg_reg[2]_1 );
  output full_reg;
  output [16:0]out;
  output empty_reg;
  input core_clk;
  input [0:0]int_axis_act_func_tvalid;
  input \ptr_reg_reg[2]_0 ;
  input full_next;
  input full_reg_reg_0;
  input s_axis_l_tready_int;
  input empty_reg_reg_0;
  input empty_next;
  input [16:0]in;
  input \ptr_reg_reg[2]_1 ;

  wire core_clk;
  wire \data_reg_reg[2][0]_srl4_i_3__0_n_0 ;
  wire \data_reg_reg[2][0]_srl4_i_4__0_n_0 ;
  wire empty_next;
  wire empty_reg;
  wire empty_reg_i_1__0_n_0;
  wire empty_reg_i_2__2_n_0;
  wire empty_reg_reg_0;
  wire full_next;
  wire full_reg;
  wire full_reg_i_1__4_n_0;
  wire full_reg_i_2__4_n_0;
  wire full_reg_reg_0;
  wire [16:0]in;
  wire [0:0]int_axis_act_func_tvalid;
  wire [16:0]out;
  wire \ptr_reg[0]_i_1__0_n_0 ;
  wire \ptr_reg[0]_i_2__2_n_0 ;
  wire \ptr_reg[1]_i_1__0_n_0 ;
  wire \ptr_reg[2]_i_1__0_n_0 ;
  wire \ptr_reg_reg[2]_0 ;
  wire \ptr_reg_reg[2]_1 ;
  wire \ptr_reg_reg_n_0_[0] ;
  wire \ptr_reg_reg_n_0_[1] ;
  wire \ptr_reg_reg_n_0_[2] ;
  wire s_axis_l_tready_int;

  (* srl_bus_name = "\inst/wrapper/data_processor_inst/genblk1[1].fifo_inst/data_reg_reg[2] " *) 
  (* srl_name = "\inst/wrapper/data_processor_inst/genblk1[1].fifo_inst/data_reg_reg[2][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg_reg[2][0]_srl4 
       (.A0(\data_reg_reg[2][0]_srl4_i_3__0_n_0 ),
        .A1(\data_reg_reg[2][0]_srl4_i_4__0_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(empty_next),
        .CLK(core_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \data_reg_reg[2][0]_srl4_i_3__0 
       (.I0(\ptr_reg_reg_n_0_[0] ),
        .O(\data_reg_reg[2][0]_srl4_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \data_reg_reg[2][0]_srl4_i_4__0 
       (.I0(\ptr_reg_reg_n_0_[1] ),
        .I1(\ptr_reg_reg_n_0_[0] ),
        .O(\data_reg_reg[2][0]_srl4_i_4__0_n_0 ));
  (* srl_bus_name = "\inst/wrapper/data_processor_inst/genblk1[1].fifo_inst/data_reg_reg[2] " *) 
  (* srl_name = "\inst/wrapper/data_processor_inst/genblk1[1].fifo_inst/data_reg_reg[2][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg_reg[2][10]_srl4 
       (.A0(\data_reg_reg[2][0]_srl4_i_3__0_n_0 ),
        .A1(\data_reg_reg[2][0]_srl4_i_4__0_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(empty_next),
        .CLK(core_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "\inst/wrapper/data_processor_inst/genblk1[1].fifo_inst/data_reg_reg[2] " *) 
  (* srl_name = "\inst/wrapper/data_processor_inst/genblk1[1].fifo_inst/data_reg_reg[2][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg_reg[2][11]_srl4 
       (.A0(\data_reg_reg[2][0]_srl4_i_3__0_n_0 ),
        .A1(\data_reg_reg[2][0]_srl4_i_4__0_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(empty_next),
        .CLK(core_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "\inst/wrapper/data_processor_inst/genblk1[1].fifo_inst/data_reg_reg[2] " *) 
  (* srl_name = "\inst/wrapper/data_processor_inst/genblk1[1].fifo_inst/data_reg_reg[2][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg_reg[2][12]_srl4 
       (.A0(\data_reg_reg[2][0]_srl4_i_3__0_n_0 ),
        .A1(\data_reg_reg[2][0]_srl4_i_4__0_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(empty_next),
        .CLK(core_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "\inst/wrapper/data_processor_inst/genblk1[1].fifo_inst/data_reg_reg[2] " *) 
  (* srl_name = "\inst/wrapper/data_processor_inst/genblk1[1].fifo_inst/data_reg_reg[2][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg_reg[2][13]_srl4 
       (.A0(\data_reg_reg[2][0]_srl4_i_3__0_n_0 ),
        .A1(\data_reg_reg[2][0]_srl4_i_4__0_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(empty_next),
        .CLK(core_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "\inst/wrapper/data_processor_inst/genblk1[1].fifo_inst/data_reg_reg[2] " *) 
  (* srl_name = "\inst/wrapper/data_processor_inst/genblk1[1].fifo_inst/data_reg_reg[2][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg_reg[2][14]_srl4 
       (.A0(\data_reg_reg[2][0]_srl4_i_3__0_n_0 ),
        .A1(\data_reg_reg[2][0]_srl4_i_4__0_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(empty_next),
        .CLK(core_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "\inst/wrapper/data_processor_inst/genblk1[1].fifo_inst/data_reg_reg[2] " *) 
  (* srl_name = "\inst/wrapper/data_processor_inst/genblk1[1].fifo_inst/data_reg_reg[2][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg_reg[2][15]_srl4 
       (.A0(\data_reg_reg[2][0]_srl4_i_3__0_n_0 ),
        .A1(\data_reg_reg[2][0]_srl4_i_4__0_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(empty_next),
        .CLK(core_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "\inst/wrapper/data_processor_inst/genblk1[1].fifo_inst/data_reg_reg[2] " *) 
  (* srl_name = "\inst/wrapper/data_processor_inst/genblk1[1].fifo_inst/data_reg_reg[2][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg_reg[2][16]_srl4 
       (.A0(\data_reg_reg[2][0]_srl4_i_3__0_n_0 ),
        .A1(\data_reg_reg[2][0]_srl4_i_4__0_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(empty_next),
        .CLK(core_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "\inst/wrapper/data_processor_inst/genblk1[1].fifo_inst/data_reg_reg[2] " *) 
  (* srl_name = "\inst/wrapper/data_processor_inst/genblk1[1].fifo_inst/data_reg_reg[2][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg_reg[2][1]_srl4 
       (.A0(\data_reg_reg[2][0]_srl4_i_3__0_n_0 ),
        .A1(\data_reg_reg[2][0]_srl4_i_4__0_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(empty_next),
        .CLK(core_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "\inst/wrapper/data_processor_inst/genblk1[1].fifo_inst/data_reg_reg[2] " *) 
  (* srl_name = "\inst/wrapper/data_processor_inst/genblk1[1].fifo_inst/data_reg_reg[2][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg_reg[2][2]_srl4 
       (.A0(\data_reg_reg[2][0]_srl4_i_3__0_n_0 ),
        .A1(\data_reg_reg[2][0]_srl4_i_4__0_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(empty_next),
        .CLK(core_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "\inst/wrapper/data_processor_inst/genblk1[1].fifo_inst/data_reg_reg[2] " *) 
  (* srl_name = "\inst/wrapper/data_processor_inst/genblk1[1].fifo_inst/data_reg_reg[2][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg_reg[2][3]_srl4 
       (.A0(\data_reg_reg[2][0]_srl4_i_3__0_n_0 ),
        .A1(\data_reg_reg[2][0]_srl4_i_4__0_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(empty_next),
        .CLK(core_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "\inst/wrapper/data_processor_inst/genblk1[1].fifo_inst/data_reg_reg[2] " *) 
  (* srl_name = "\inst/wrapper/data_processor_inst/genblk1[1].fifo_inst/data_reg_reg[2][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg_reg[2][4]_srl4 
       (.A0(\data_reg_reg[2][0]_srl4_i_3__0_n_0 ),
        .A1(\data_reg_reg[2][0]_srl4_i_4__0_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(empty_next),
        .CLK(core_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "\inst/wrapper/data_processor_inst/genblk1[1].fifo_inst/data_reg_reg[2] " *) 
  (* srl_name = "\inst/wrapper/data_processor_inst/genblk1[1].fifo_inst/data_reg_reg[2][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg_reg[2][5]_srl4 
       (.A0(\data_reg_reg[2][0]_srl4_i_3__0_n_0 ),
        .A1(\data_reg_reg[2][0]_srl4_i_4__0_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(empty_next),
        .CLK(core_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "\inst/wrapper/data_processor_inst/genblk1[1].fifo_inst/data_reg_reg[2] " *) 
  (* srl_name = "\inst/wrapper/data_processor_inst/genblk1[1].fifo_inst/data_reg_reg[2][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg_reg[2][6]_srl4 
       (.A0(\data_reg_reg[2][0]_srl4_i_3__0_n_0 ),
        .A1(\data_reg_reg[2][0]_srl4_i_4__0_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(empty_next),
        .CLK(core_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "\inst/wrapper/data_processor_inst/genblk1[1].fifo_inst/data_reg_reg[2] " *) 
  (* srl_name = "\inst/wrapper/data_processor_inst/genblk1[1].fifo_inst/data_reg_reg[2][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg_reg[2][7]_srl4 
       (.A0(\data_reg_reg[2][0]_srl4_i_3__0_n_0 ),
        .A1(\data_reg_reg[2][0]_srl4_i_4__0_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(empty_next),
        .CLK(core_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "\inst/wrapper/data_processor_inst/genblk1[1].fifo_inst/data_reg_reg[2] " *) 
  (* srl_name = "\inst/wrapper/data_processor_inst/genblk1[1].fifo_inst/data_reg_reg[2][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg_reg[2][8]_srl4 
       (.A0(\data_reg_reg[2][0]_srl4_i_3__0_n_0 ),
        .A1(\data_reg_reg[2][0]_srl4_i_4__0_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(empty_next),
        .CLK(core_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "\inst/wrapper/data_processor_inst/genblk1[1].fifo_inst/data_reg_reg[2] " *) 
  (* srl_name = "\inst/wrapper/data_processor_inst/genblk1[1].fifo_inst/data_reg_reg[2][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg_reg[2][9]_srl4 
       (.A0(\data_reg_reg[2][0]_srl4_i_3__0_n_0 ),
        .A1(\data_reg_reg[2][0]_srl4_i_4__0_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(empty_next),
        .CLK(core_clk),
        .D(in[9]),
        .Q(out[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEEE4444)) 
    empty_reg_i_1__0
       (.I0(empty_next),
        .I1(empty_reg),
        .I2(empty_reg_reg_0),
        .I3(s_axis_l_tready_int),
        .I4(empty_reg_i_2__2_n_0),
        .I5(\ptr_reg_reg[2]_0 ),
        .O(empty_reg_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT5 #(
    .INIT(32'h04000404)) 
    empty_reg_i_2__2
       (.I0(\ptr_reg_reg_n_0_[1] ),
        .I1(\ptr_reg_reg_n_0_[0] ),
        .I2(\ptr_reg_reg_n_0_[2] ),
        .I3(full_reg),
        .I4(int_axis_act_func_tvalid),
        .O(empty_reg_i_2__2_n_0));
  FDRE #(
    .INIT(1'b1)) 
    empty_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(empty_reg_i_1__0_n_0),
        .Q(empty_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000004550400)) 
    full_reg_i_1__4
       (.I0(\ptr_reg_reg[2]_0 ),
        .I1(full_reg_i_2__4_n_0),
        .I2(\ptr_reg_reg_n_0_[2] ),
        .I3(full_next),
        .I4(full_reg),
        .I5(full_reg_reg_0),
        .O(full_reg_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT2 #(
    .INIT(4'h8)) 
    full_reg_i_2__4
       (.I0(\ptr_reg_reg_n_0_[1] ),
        .I1(\ptr_reg_reg_n_0_[0] ),
        .O(full_reg_i_2__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    full_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(full_reg_i_1__4_n_0),
        .Q(full_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAA2A555555D5)) 
    \ptr_reg[0]_i_1__0 
       (.I0(\ptr_reg[0]_i_2__2_n_0 ),
        .I1(s_axis_l_tready_int),
        .I2(empty_reg_reg_0),
        .I3(empty_reg),
        .I4(empty_next),
        .I5(\ptr_reg_reg_n_0_[0] ),
        .O(\ptr_reg[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h88888880FFFFFFFF)) 
    \ptr_reg[0]_i_2__2 
       (.I0(s_axis_l_tready_int),
        .I1(empty_reg_reg_0),
        .I2(\ptr_reg_reg_n_0_[2] ),
        .I3(\ptr_reg_reg_n_0_[0] ),
        .I4(\ptr_reg_reg_n_0_[1] ),
        .I5(empty_next),
        .O(\ptr_reg[0]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT5 #(
    .INIT(32'h3CF0F0E1)) 
    \ptr_reg[1]_i_1__0 
       (.I0(empty_reg),
        .I1(empty_next),
        .I2(\ptr_reg_reg_n_0_[1] ),
        .I3(\ptr_reg_reg_n_0_[0] ),
        .I4(\ptr_reg_reg[2]_1 ),
        .O(\ptr_reg[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h3FFFC000FFFE0001)) 
    \ptr_reg[2]_i_1__0 
       (.I0(empty_reg),
        .I1(empty_next),
        .I2(\ptr_reg_reg_n_0_[1] ),
        .I3(\ptr_reg_reg_n_0_[0] ),
        .I4(\ptr_reg_reg_n_0_[2] ),
        .I5(\ptr_reg_reg[2]_1 ),
        .O(\ptr_reg[2]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_reg_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\ptr_reg[0]_i_1__0_n_0 ),
        .Q(\ptr_reg_reg_n_0_[0] ),
        .R(\ptr_reg_reg[2]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_reg_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\ptr_reg[1]_i_1__0_n_0 ),
        .Q(\ptr_reg_reg_n_0_[1] ),
        .R(\ptr_reg_reg[2]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_reg_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\ptr_reg[2]_i_1__0_n_0 ),
        .Q(\ptr_reg_reg_n_0_[2] ),
        .R(\ptr_reg_reg[2]_0 ));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
