Analysis & Synthesis report for Master
Fri Jun 14 17:38:58 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Parameter Settings for User Entity Instance: mypll:mypll_inst|altpll:altpll_component
 16. Parameter Settings for Inferred Entity Instance: PID_Attitude_ver7_5:u5|Throttle_Gain:u_Throttle_Gain|lpm_divide:Div0
 17. Parameter Settings for Inferred Entity Instance: PID_Attitude_ver7_5:u5|Motor_Controller:u_Motor_Controller|Thrust_Duty:u_Thrust_Duty|nfp_mul_single:u_nfp_mul_comp|lpm_mult:Mult0
 18. Parameter Settings for Inferred Entity Instance: PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|lpm_mult:Mult0
 19. Parameter Settings for Inferred Entity Instance: PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_mul_single:u_nfp_mul_comp|lpm_mult:Mult0
 20. Parameter Settings for Inferred Entity Instance: PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_mul_single:u_nfp_mul_comp_1|lpm_mult:Mult0
 21. Parameter Settings for Inferred Entity Instance: PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_mul_single:u_nfp_mul_comp_2|lpm_mult:Mult0
 22. altpll Parameter Settings by Entity Instance
 23. lpm_mult Parameter Settings by Entity Instance
 24. Port Connectivity Checks: "mypll:mypll_inst"
 25. Port Connectivity Checks: "PID_Attitude_ver7_5:u5|Motor_Controller:u_Motor_Controller|Thrust_Duty:u_Thrust_Duty|nfp_relop_single_block:u_nfp_relop_comp_1"
 26. Port Connectivity Checks: "PID_Attitude_ver7_5:u5|Motor_Controller:u_Motor_Controller|Thrust_Duty:u_Thrust_Duty|nfp_add_single:u_nfp_add_comp"
 27. Port Connectivity Checks: "PID_Attitude_ver7_5:u5|Motor_Controller:u_Motor_Controller|Thrust_Duty:u_Thrust_Duty|nfp_relop_single_block1:u_nfp_relop_comp"
 28. Port Connectivity Checks: "PID_Attitude_ver7_5:u5|Motor_Controller:u_Motor_Controller|Thrust_Duty:u_Thrust_Duty|nfp_mul_single:u_nfp_mul_comp"
 29. Port Connectivity Checks: "PID_Attitude_ver7_5:u5|Mixer_block:u_Mixer|Mixer:u_Mixer|nfp_gain_pow2_single:u_nfp_gain_pow2_single"
 30. Port Connectivity Checks: "PID_Attitude_ver7_5:u5|Mixer_block:u_Mixer|Mixer:u_Mixer|nfp_relop_single:u_nfp_relop_comp"
 31. Port Connectivity Checks: "PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_mul_single:u_nfp_mul_comp_2"
 32. Port Connectivity Checks: "PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_mul_single:u_nfp_mul_comp_1"
 33. Port Connectivity Checks: "PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_gain_pow2_single:u_nfp_gain_pow2_single"
 34. Port Connectivity Checks: "PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_sub_single:u_nfp_sub_comp"
 35. Port Connectivity Checks: "PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_mul_single:u_nfp_mul_comp"
 36. Port Connectivity Checks: "I2C_Data_read:u2"
 37. Post-Synthesis Netlist Statistics for Top Partition
 38. Elapsed Time Per Partition
 39. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jun 14 17:38:57 2024       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; Master                                      ;
; Top-level Entity Name              ; Master                                      ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 8,422                                       ;
;     Total combinational functions  ; 8,374                                       ;
;     Dedicated logic registers      ; 388                                         ;
; Total registers                    ; 388                                         ;
; Total pins                         ; 11                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 28                                          ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; Master             ; Master             ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-12        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                      ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                                           ; Library ;
+---------------------------------------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Master.v                                                                              ; yes             ; User Verilog HDL File        ; D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/Master.v                                                            ;         ;
; i2c.v                                                                                 ; yes             ; User Verilog HDL File        ; D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v                                                               ;         ;
; i2c_Data_read.v                                                                       ; yes             ; User Verilog HDL File        ; D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c_Data_read.v                                                     ;         ;
; SBUS.v                                                                                ; yes             ; User Verilog HDL File        ; D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/SBUS.v                                                              ;         ;
; SBUS_Data_read.v                                                                      ; yes             ; User Verilog HDL File        ; D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/SBUS_Data_read.v                                                    ;         ;
; mypll/mypll.v                                                                         ; yes             ; User Wizard-Generated File   ; D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/mypll/mypll.v                                                       ;         ;
; ../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/Thrust_Duty.v                        ; yes             ; User Verilog HDL File        ; D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/Thrust_Duty.v                        ;         ;
; ../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/Throttle_Gain.v                      ; yes             ; User Verilog HDL File        ; D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/Throttle_Gain.v                      ;         ;
; ../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/PID_Controller_Roll.v                ; yes             ; User Verilog HDL File        ; D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/PID_Controller_Roll.v                ;         ;
; ../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/PID_Attitude_ver7_5.v                ; yes             ; User Verilog HDL File        ; D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/PID_Attitude_ver7_5.v                ;         ;
; ../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_sub_single.v                     ; yes             ; User Verilog HDL File        ; D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_sub_single.v                     ;         ;
; ../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_relop_single_block1.v            ; yes             ; User Verilog HDL File        ; D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_relop_single_block1.v            ;         ;
; ../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_relop_single_block.v             ; yes             ; User Verilog HDL File        ; D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_relop_single_block.v             ;         ;
; ../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_relop_single.v                   ; yes             ; User Verilog HDL File        ; D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_relop_single.v                   ;         ;
; ../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_mul_single.v                     ; yes             ; User Verilog HDL File        ; D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_mul_single.v                     ;         ;
; ../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_gain_pow2_single.v               ; yes             ; User Verilog HDL File        ; D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_gain_pow2_single.v               ;         ;
; ../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_convert_single_to_fix_32_En0.v   ; yes             ; User Verilog HDL File        ; D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_convert_single_to_fix_32_En0.v   ;         ;
; ../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_convert_sfix_32_En20_to_single.v ; yes             ; User Verilog HDL File        ; D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_convert_sfix_32_En20_to_single.v ;         ;
; ../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_convert_fix_12_En0_to_single.v   ; yes             ; User Verilog HDL File        ; D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_convert_fix_12_En0_to_single.v   ;         ;
; ../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_add_single.v                     ; yes             ; User Verilog HDL File        ; D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_add_single.v                     ;         ;
; ../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/Motor_Controller.v                   ; yes             ; User Verilog HDL File        ; D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/Motor_Controller.v                   ;         ;
; ../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/Motor.v                              ; yes             ; User Verilog HDL File        ; D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/Motor.v                              ;         ;
; ../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/Mixer_block.v                        ; yes             ; User Verilog HDL File        ; D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/Mixer_block.v                        ;         ;
; ../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/Mixer.v                              ; yes             ; User Verilog HDL File        ; D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/Mixer.v                              ;         ;
; ../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/Duty.v                               ; yes             ; User Verilog HDL File        ; D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/Duty.v                               ;         ;
; altpll.tdf                                                                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf                                                                                      ;         ;
; aglobal181.inc                                                                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                                  ;         ;
; stratix_pll.inc                                                                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                                 ;         ;
; stratixii_pll.inc                                                                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                               ;         ;
; cycloneii_pll.inc                                                                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                               ;         ;
; db/mypll_altpll.v                                                                     ; yes             ; Auto-Generated Megafunction  ; D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/db/mypll_altpll.v                                                   ;         ;
; lpm_divide.tdf                                                                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                                                  ;         ;
; abs_divider.inc                                                                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc                                                                                 ;         ;
; sign_div_unsign.inc                                                                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                             ;         ;
; db/lpm_divide_gkm.tdf                                                                 ; yes             ; Auto-Generated Megafunction  ; D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/db/lpm_divide_gkm.tdf                                               ;         ;
; db/sign_div_unsign_8nh.tdf                                                            ; yes             ; Auto-Generated Megafunction  ; D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/db/sign_div_unsign_8nh.tdf                                          ;         ;
; db/alt_u_div_4af.tdf                                                                  ; yes             ; Auto-Generated Megafunction  ; D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/db/alt_u_div_4af.tdf                                                ;         ;
; db/add_sub_7pc.tdf                                                                    ; yes             ; Auto-Generated Megafunction  ; D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/db/add_sub_7pc.tdf                                                  ;         ;
; db/add_sub_8pc.tdf                                                                    ; yes             ; Auto-Generated Megafunction  ; D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/db/add_sub_8pc.tdf                                                  ;         ;
; lpm_mult.tdf                                                                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                                    ;         ;
; lpm_add_sub.inc                                                                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                 ;         ;
; multcore.inc                                                                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc                                                                                    ;         ;
; bypassff.inc                                                                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                                                    ;         ;
; altshift.inc                                                                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                                                    ;         ;
; db/mult_bdt.tdf                                                                       ; yes             ; Auto-Generated Megafunction  ; D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/db/mult_bdt.tdf                                                     ;         ;
; multcore.tdf                                                                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf                                                                                    ;         ;
; csa_add.inc                                                                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/csa_add.inc                                                                                     ;         ;
; mpar_add.inc                                                                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.inc                                                                                    ;         ;
; muleabz.inc                                                                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muleabz.inc                                                                                     ;         ;
; mul_lfrg.inc                                                                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mul_lfrg.inc                                                                                    ;         ;
; mul_boothc.inc                                                                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mul_boothc.inc                                                                                  ;         ;
; alt_ded_mult.inc                                                                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_ded_mult.inc                                                                                ;         ;
; alt_ded_mult_y.inc                                                                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                                                              ;         ;
; dffpipe.inc                                                                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffpipe.inc                                                                                     ;         ;
; mpar_add.tdf                                                                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf                                                                                    ;         ;
; lpm_add_sub.tdf                                                                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                                 ;         ;
; addcore.inc                                                                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/addcore.inc                                                                                     ;         ;
; look_add.inc                                                                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/look_add.inc                                                                                    ;         ;
; alt_stratix_add_sub.inc                                                               ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                                         ;         ;
; db/add_sub_bkh.tdf                                                                    ; yes             ; Auto-Generated Megafunction  ; D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/db/add_sub_bkh.tdf                                                  ;         ;
; db/add_sub_h9h.tdf                                                                    ; yes             ; Auto-Generated Megafunction  ; D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/db/add_sub_h9h.tdf                                                  ;         ;
; db/add_sub_fkh.tdf                                                                    ; yes             ; Auto-Generated Megafunction  ; D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/db/add_sub_fkh.tdf                                                  ;         ;
; altshift.tdf                                                                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.tdf                                                                                    ;         ;
+---------------------------------------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                         ;
+---------------------------------------------+-----------------------+
; Resource                                    ; Usage                 ;
+---------------------------------------------+-----------------------+
; Estimated Total logic elements              ; 8,422                 ;
;                                             ;                       ;
; Total combinational functions               ; 8374                  ;
; Logic element usage by number of LUT inputs ;                       ;
;     -- 4 input functions                    ; 4592                  ;
;     -- 3 input functions                    ; 2733                  ;
;     -- <=2 input functions                  ; 1049                  ;
;                                             ;                       ;
; Logic elements by mode                      ;                       ;
;     -- normal mode                          ; 6946                  ;
;     -- arithmetic mode                      ; 1428                  ;
;                                             ;                       ;
; Total registers                             ; 388                   ;
;     -- Dedicated logic registers            ; 388                   ;
;     -- I/O registers                        ; 0                     ;
;                                             ;                       ;
; I/O pins                                    ; 11                    ;
;                                             ;                       ;
; Embedded Multiplier 9-bit elements          ; 28                    ;
;                                             ;                       ;
; Total PLLs                                  ; 1                     ;
;     -- PLLs                                 ; 1                     ;
;                                             ;                       ;
; Maximum fan-out node                        ; i2c_master:u1|mode[1] ;
; Maximum fan-out                             ; 477                   ;
; Total fan-out                               ; 30018                 ;
; Average fan-out                             ; 3.40                  ;
+---------------------------------------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                 ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                             ; Entity Name                        ; Library Name ;
+----------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+
; |Master                                                                                                                    ; 8374 (1)            ; 388 (0)                   ; 0           ; 28           ; 4       ; 12        ; 11   ; 0            ; |Master                                                                                                                                                                                         ; Master                             ; work         ;
;    |I2C_Data_read:u2|                                                                                                      ; 69 (69)             ; 45 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|I2C_Data_read:u2                                                                                                                                                                        ; I2C_Data_read                      ; work         ;
;    |PID_Attitude_ver7_5:u5|                                                                                                ; 5978 (0)            ; 115 (0)                   ; 0           ; 28           ; 4       ; 12        ; 0    ; 0            ; |Master|PID_Attitude_ver7_5:u5                                                                                                                                                                  ; PID_Attitude_ver7_5                ; work         ;
;       |Mixer_block:u_Mixer|                                                                                                ; 801 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|PID_Attitude_ver7_5:u5|Mixer_block:u_Mixer                                                                                                                                              ; Mixer_block                        ; work         ;
;          |Mixer:u_Mixer|                                                                                                   ; 721 (41)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|PID_Attitude_ver7_5:u5|Mixer_block:u_Mixer|Mixer:u_Mixer                                                                                                                                ; Mixer                              ; work         ;
;             |nfp_add_single:u_nfp_add_comp|                                                                                ; 658 (658)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|PID_Attitude_ver7_5:u5|Mixer_block:u_Mixer|Mixer:u_Mixer|nfp_add_single:u_nfp_add_comp                                                                                                  ; nfp_add_single                     ; work         ;
;             |nfp_gain_pow2_single:u_nfp_gain_pow2_single|                                                                  ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|PID_Attitude_ver7_5:u5|Mixer_block:u_Mixer|Mixer:u_Mixer|nfp_gain_pow2_single:u_nfp_gain_pow2_single                                                                                    ; nfp_gain_pow2_single               ; work         ;
;             |nfp_relop_single:u_nfp_relop_comp|                                                                            ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|PID_Attitude_ver7_5:u5|Mixer_block:u_Mixer|Mixer:u_Mixer|nfp_relop_single:u_nfp_relop_comp                                                                                              ; nfp_relop_single                   ; work         ;
;          |nfp_convert_fix_12_En0_to_single:u_PID_Attitude_ver7_5_Mixer_nfp_convert_fix_12_En0_to_single|                   ; 80 (80)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|PID_Attitude_ver7_5:u5|Mixer_block:u_Mixer|nfp_convert_fix_12_En0_to_single:u_PID_Attitude_ver7_5_Mixer_nfp_convert_fix_12_En0_to_single                                                ; nfp_convert_fix_12_En0_to_single   ; work         ;
;       |Motor_Controller:u_Motor_Controller|                                                                                ; 1465 (0)            ; 17 (0)                    ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Master|PID_Attitude_ver7_5:u5|Motor_Controller:u_Motor_Controller                                                                                                                              ; Motor_Controller                   ; work         ;
;          |Motor:u_Motor|                                                                                                   ; 108 (61)            ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|PID_Attitude_ver7_5:u5|Motor_Controller:u_Motor_Controller|Motor:u_Motor                                                                                                                ; Motor                              ; work         ;
;             |Duty:u_Duty|                                                                                                  ; 47 (47)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|PID_Attitude_ver7_5:u5|Motor_Controller:u_Motor_Controller|Motor:u_Motor|Duty:u_Duty                                                                                                    ; Duty                               ; work         ;
;          |Thrust_Duty:u_Thrust_Duty|                                                                                       ; 885 (47)            ; 0 (0)                     ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Master|PID_Attitude_ver7_5:u5|Motor_Controller:u_Motor_Controller|Thrust_Duty:u_Thrust_Duty                                                                                                    ; Thrust_Duty                        ; work         ;
;             |nfp_add_single:u_nfp_add_comp|                                                                                ; 579 (579)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|PID_Attitude_ver7_5:u5|Motor_Controller:u_Motor_Controller|Thrust_Duty:u_Thrust_Duty|nfp_add_single:u_nfp_add_comp                                                                      ; nfp_add_single                     ; work         ;
;             |nfp_mul_single:u_nfp_mul_comp|                                                                                ; 241 (186)           ; 0 (0)                     ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Master|PID_Attitude_ver7_5:u5|Motor_Controller:u_Motor_Controller|Thrust_Duty:u_Thrust_Duty|nfp_mul_single:u_nfp_mul_comp                                                                      ; nfp_mul_single                     ; work         ;
;                |lpm_mult:Mult0|                                                                                            ; 55 (0)              ; 0 (0)                     ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Master|PID_Attitude_ver7_5:u5|Motor_Controller:u_Motor_Controller|Thrust_Duty:u_Thrust_Duty|nfp_mul_single:u_nfp_mul_comp|lpm_mult:Mult0                                                       ; lpm_mult                           ; work         ;
;                   |mult_bdt:auto_generated|                                                                                ; 55 (55)             ; 0 (0)                     ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Master|PID_Attitude_ver7_5:u5|Motor_Controller:u_Motor_Controller|Thrust_Duty:u_Thrust_Duty|nfp_mul_single:u_nfp_mul_comp|lpm_mult:Mult0|mult_bdt:auto_generated                               ; mult_bdt                           ; work         ;
;             |nfp_relop_single_block1:u_nfp_relop_comp|                                                                     ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|PID_Attitude_ver7_5:u5|Motor_Controller:u_Motor_Controller|Thrust_Duty:u_Thrust_Duty|nfp_relop_single_block1:u_nfp_relop_comp                                                           ; nfp_relop_single_block1            ; work         ;
;             |nfp_relop_single_block:u_nfp_relop_comp_1|                                                                    ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|PID_Attitude_ver7_5:u5|Motor_Controller:u_Motor_Controller|Thrust_Duty:u_Thrust_Duty|nfp_relop_single_block:u_nfp_relop_comp_1                                                          ; nfp_relop_single_block             ; work         ;
;          |nfp_convert_single_to_fix_32_En0:u_PID_Attitude_ver7_5_Motor_Controller_nfp_convert_single_to_fix_32_En0|        ; 472 (472)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|PID_Attitude_ver7_5:u5|Motor_Controller:u_Motor_Controller|nfp_convert_single_to_fix_32_En0:u_PID_Attitude_ver7_5_Motor_Controller_nfp_convert_single_to_fix_32_En0                     ; nfp_convert_single_to_fix_32_En0   ; work         ;
;       |PID_Controller_Roll:u_PID_Controller_Roll|                                                                          ; 3602 (42)           ; 98 (98)                   ; 0           ; 21           ; 3       ; 9         ; 0    ; 0            ; |Master|PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll                                                                                                                        ; PID_Controller_Roll                ; work         ;
;          |lpm_mult:Mult0|                                                                                                  ; 126 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|lpm_mult:Mult0                                                                                                         ; lpm_mult                           ; work         ;
;             |multcore:mult_core|                                                                                           ; 126 (62)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|lpm_mult:Mult0|multcore:mult_core                                                                                      ; multcore                           ; work         ;
;                |mpar_add:padder|                                                                                           ; 64 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add                           ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                   ; 20 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub                        ; work         ;
;                      |add_sub_h9h:auto_generated|                                                                          ; 20 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h9h:auto_generated                      ; add_sub_h9h                        ; work         ;
;                   |lpm_add_sub:adder[1]|                                                                                   ; 20 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                 ; lpm_add_sub                        ; work         ;
;                      |add_sub_bkh:auto_generated|                                                                          ; 20 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_bkh:auto_generated                      ; add_sub_bkh                        ; work         ;
;                   |mpar_add:sub_par_add|                                                                                   ; 24 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; mpar_add                           ; work         ;
;                      |lpm_add_sub:adder[0]|                                                                                ; 24 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; lpm_add_sub                        ; work         ;
;                         |add_sub_fkh:auto_generated|                                                                       ; 24 (24)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated ; add_sub_fkh                        ; work         ;
;          |nfp_add_single:u_nfp_add_comp|                                                                                   ; 742 (742)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_add_single:u_nfp_add_comp                                                                                          ; nfp_add_single                     ; work         ;
;          |nfp_convert_sfix_32_En20_to_single:u_PID_Attitude_ver7_5_PID_Controller_Roll_nfp_convert_sfix_32_En20_to_single| ; 461 (461)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_convert_sfix_32_En20_to_single:u_PID_Attitude_ver7_5_PID_Controller_Roll_nfp_convert_sfix_32_En20_to_single        ; nfp_convert_sfix_32_En20_to_single ; work         ;
;          |nfp_gain_pow2_single:u_nfp_gain_pow2_single|                                                                     ; 51 (51)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_gain_pow2_single:u_nfp_gain_pow2_single                                                                            ; nfp_gain_pow2_single               ; work         ;
;          |nfp_mul_single:u_nfp_mul_comp_1|                                                                                 ; 262 (207)           ; 0 (0)                     ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Master|PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_mul_single:u_nfp_mul_comp_1                                                                                        ; nfp_mul_single                     ; work         ;
;             |lpm_mult:Mult0|                                                                                               ; 55 (0)              ; 0 (0)                     ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Master|PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_mul_single:u_nfp_mul_comp_1|lpm_mult:Mult0                                                                         ; lpm_mult                           ; work         ;
;                |mult_bdt:auto_generated|                                                                                   ; 55 (55)             ; 0 (0)                     ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Master|PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_mul_single:u_nfp_mul_comp_1|lpm_mult:Mult0|mult_bdt:auto_generated                                                 ; mult_bdt                           ; work         ;
;          |nfp_mul_single:u_nfp_mul_comp_2|                                                                                 ; 268 (213)           ; 0 (0)                     ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Master|PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_mul_single:u_nfp_mul_comp_2                                                                                        ; nfp_mul_single                     ; work         ;
;             |lpm_mult:Mult0|                                                                                               ; 55 (0)              ; 0 (0)                     ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Master|PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_mul_single:u_nfp_mul_comp_2|lpm_mult:Mult0                                                                         ; lpm_mult                           ; work         ;
;                |mult_bdt:auto_generated|                                                                                   ; 55 (55)             ; 0 (0)                     ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Master|PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_mul_single:u_nfp_mul_comp_2|lpm_mult:Mult0|mult_bdt:auto_generated                                                 ; mult_bdt                           ; work         ;
;          |nfp_mul_single:u_nfp_mul_comp|                                                                                   ; 259 (204)           ; 0 (0)                     ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Master|PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_mul_single:u_nfp_mul_comp                                                                                          ; nfp_mul_single                     ; work         ;
;             |lpm_mult:Mult0|                                                                                               ; 55 (0)              ; 0 (0)                     ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Master|PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_mul_single:u_nfp_mul_comp|lpm_mult:Mult0                                                                           ; lpm_mult                           ; work         ;
;                |mult_bdt:auto_generated|                                                                                   ; 55 (55)             ; 0 (0)                     ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Master|PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_mul_single:u_nfp_mul_comp|lpm_mult:Mult0|mult_bdt:auto_generated                                                   ; mult_bdt                           ; work         ;
;          |nfp_sub_single:u_nfp_sub_comp_1|                                                                                 ; 716 (716)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_sub_single:u_nfp_sub_comp_1                                                                                        ; nfp_sub_single                     ; work         ;
;          |nfp_sub_single:u_nfp_sub_comp|                                                                                   ; 675 (675)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_sub_single:u_nfp_sub_comp                                                                                          ; nfp_sub_single                     ; work         ;
;       |Throttle_Gain:u_Throttle_Gain|                                                                                      ; 110 (11)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|PID_Attitude_ver7_5:u5|Throttle_Gain:u_Throttle_Gain                                                                                                                                    ; Throttle_Gain                      ; work         ;
;          |lpm_divide:Div0|                                                                                                 ; 99 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|PID_Attitude_ver7_5:u5|Throttle_Gain:u_Throttle_Gain|lpm_divide:Div0                                                                                                                    ; lpm_divide                         ; work         ;
;             |lpm_divide_gkm:auto_generated|                                                                                ; 99 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|PID_Attitude_ver7_5:u5|Throttle_Gain:u_Throttle_Gain|lpm_divide:Div0|lpm_divide_gkm:auto_generated                                                                                      ; lpm_divide_gkm                     ; work         ;
;                |sign_div_unsign_8nh:divider|                                                                               ; 99 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|PID_Attitude_ver7_5:u5|Throttle_Gain:u_Throttle_Gain|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider                                                          ; sign_div_unsign_8nh                ; work         ;
;                   |alt_u_div_4af:divider|                                                                                  ; 99 (99)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|PID_Attitude_ver7_5:u5|Throttle_Gain:u_Throttle_Gain|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider                                    ; alt_u_div_4af                      ; work         ;
;    |SBUS:u3|                                                                                                               ; 102 (102)           ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|SBUS:u3                                                                                                                                                                                 ; SBUS                               ; work         ;
;    |SBUS_Data_read:u4|                                                                                                     ; 90 (90)             ; 73 (73)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|SBUS_Data_read:u4                                                                                                                                                                       ; SBUS_Data_read                     ; work         ;
;    |i2c_master:u1|                                                                                                         ; 2134 (2134)         ; 134 (134)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|i2c_master:u1                                                                                                                                                                           ; i2c_master                         ; work         ;
;    |mypll:mypll_inst|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|mypll:mypll_inst                                                                                                                                                                        ; mypll                              ; work         ;
;       |altpll:altpll_component|                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|mypll:mypll_inst|altpll:altpll_component                                                                                                                                                ; altpll                             ; work         ;
;          |mypll_altpll:auto_generated|                                                                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Master|mypll:mypll_inst|altpll:altpll_component|mypll_altpll:auto_generated                                                                                                                    ; mypll_altpll                       ; work         ;
+----------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 4           ;
; Simple Multipliers (18-bit)           ; 12          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 28          ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 16          ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                      ;
+--------+--------------+---------+--------------+--------------+--------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance          ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------+-----------------+
; Altera ; ALTPLL       ; 18.1    ; N/A          ; N/A          ; |Master|mypll:mypll_inst ; mypll/mypll.v   ;
+--------+--------------+---------+--------------+--------------+--------------------------+-----------------+


+--------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                   ;
+----------------------------------------+---------------------------------------------+
; Register name                          ; Reason for Removal                          ;
+----------------------------------------+---------------------------------------------+
; SBUS_Data_read:u4|mode[5..7]           ; Stuck at GND due to stuck port data_in      ;
; I2C_Data_read:u2|mode[4..7]            ; Stuck at GND due to stuck port data_in      ;
; i2c_master:u1|time_cnt[0]              ; Stuck at GND due to stuck port data_in      ;
; SBUS:u3|mode[6,7]                      ; Merged with SBUS:u3|mode[5]                 ;
; SBUS:u3|mode[5]                        ; Stuck at GND due to stuck port clock_enable ;
; SBUS_Data_read:u4|ch_out[2][0]         ; Lost fanout                                 ;
; SBUS_Data_read:u4|ch_out[2][1]         ; Lost fanout                                 ;
; SBUS_Data_read:u4|ch_out[2][2]         ; Lost fanout                                 ;
; SBUS_Data_read:u4|ch_w[2][2]           ; Lost fanout                                 ;
; SBUS_Data_read:u4|ch_w[2][1]           ; Lost fanout                                 ;
; SBUS_Data_read:u4|ch_w[2][0]           ; Lost fanout                                 ;
; Total Number of Removed Registers = 17 ;                                             ;
+----------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                  ;
+--------------------------------+--------------------+----------------------------------------+
; Register name                  ; Reason for Removal ; Registers Removed due to This Register ;
+--------------------------------+--------------------+----------------------------------------+
; SBUS_Data_read:u4|ch_out[2][0] ; Lost Fanouts       ; SBUS_Data_read:u4|ch_w[2][0]           ;
; SBUS_Data_read:u4|ch_out[2][1] ; Lost Fanouts       ; SBUS_Data_read:u4|ch_w[2][1]           ;
; SBUS_Data_read:u4|ch_out[2][2] ; Lost Fanouts       ; SBUS_Data_read:u4|ch_w[2][2]           ;
+--------------------------------+--------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 388   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 27    ;
; Number of registers using Asynchronous Clear ; 183   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 276   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; i2c_master:u1|scl_reg                  ; 1       ;
; i2c_master:u1|sda_reg                  ; 1       ;
; i2c_master:u1|sda_reg~en               ; 1       ;
; Total number of inverted registers = 3 ;         ;
+----------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 11:1               ; 4 bits    ; 28 LEs        ; 4 LEs                ; 24 LEs                 ; Yes        ; |Master|I2C_Data_read:u2|bit_cnt[5]                                                                                                                                                                 ;
; 19:1               ; 8 bits    ; 96 LEs        ; 16 LEs               ; 80 LEs                 ; Yes        ; |Master|SBUS_Data_read:u4|bit_cnt[6]                                                                                                                                                                ;
; 13:1               ; 4 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |Master|I2C_Data_read:u2|bit_cnt[1]                                                                                                                                                                 ;
; 55:1               ; 5 bits    ; 180 LEs       ; 10 LEs               ; 170 LEs                ; Yes        ; |Master|SBUS:u3|off_cnt[0]                                                                                                                                                                          ;
; 68:1               ; 5 bits    ; 225 LEs       ; 10 LEs               ; 215 LEs                ; Yes        ; |Master|SBUS:u3|byte_cnt[4]                                                                                                                                                                         ;
; 512:1              ; 18 bits   ; 6138 LEs      ; 18 LEs               ; 6120 LEs               ; Yes        ; |Master|i2c_master:u1|time_cnt[6]                                                                                                                                                                   ;
; 492:1              ; 4 bits    ; 1312 LEs      ; 4 LEs                ; 1308 LEs               ; Yes        ; |Master|i2c_master:u1|bit_cnt[4]                                                                                                                                                                    ;
; 494:1              ; 4 bits    ; 1316 LEs      ; 8 LEs                ; 1308 LEs               ; Yes        ; |Master|i2c_master:u1|bit_cnt[3]                                                                                                                                                                    ;
; 514:1              ; 12 bits   ; 4104 LEs      ; 24 LEs               ; 4080 LEs               ; Yes        ; |Master|i2c_master:u1|act_timer[16]                                                                                                                                                                 ;
; 514:1              ; 10 bits   ; 3420 LEs      ; 10 LEs               ; 3410 LEs               ; Yes        ; |Master|i2c_master:u1|act_timer[15]                                                                                                                                                                 ;
; 511:1              ; 18 bits   ; 6120 LEs      ; 72 LEs               ; 6048 LEs               ; Yes        ; |Master|i2c_master:u1|timer[9]                                                                                                                                                                      ;
; 515:1              ; 4 bits    ; 1372 LEs      ; 4 LEs                ; 1368 LEs               ; Yes        ; |Master|i2c_master:u1|nodata_cnt[1]                                                                                                                                                                 ;
; 514:1              ; 6 bits    ; 2052 LEs      ; 12 LEs               ; 2040 LEs               ; Yes        ; |Master|i2c_master:u1|data_cnt[5]                                                                                                                                                                   ;
; 264:1              ; 5 bits    ; 880 LEs       ; 20 LEs               ; 860 LEs                ; Yes        ; |Master|i2c_master:u1|slvadd[4]                                                                                                                                                                     ;
; 268:1              ; 2 bits    ; 356 LEs       ; 12 LEs               ; 344 LEs                ; Yes        ; |Master|i2c_master:u1|regadd[2]                                                                                                                                                                     ;
; 273:1              ; 3 bits    ; 546 LEs       ; 21 LEs               ; 525 LEs                ; Yes        ; |Master|i2c_master:u1|regadd[5]                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|Mixer_block:u_Mixer|Mixer:u_Mixer|nfp_add_single:u_nfp_add_comp|ShiftRight0                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|Motor_Controller:u_Motor_Controller|Thrust_Duty:u_Thrust_Duty|nfp_add_single:u_nfp_add_comp|ShiftRight0                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |Master|SBUS:u3|Selector10                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_sub_single:u_nfp_sub_comp|ShiftRight0                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_sub_single:u_nfp_sub_comp_1|ShiftRight0                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_add_single:u_nfp_add_comp|ShiftRight0                                                                                  ;
; 3:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|Mixer_block:u_Mixer|nfp_convert_fix_12_En0_to_single:u_PID_Attitude_ver7_5_Mixer_nfp_convert_fix_12_En0_to_single|nfp_out[1]                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|Mixer_block:u_Mixer|Mixer:u_Mixer|F_P[23]                                                                                                                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|Motor_Controller:u_Motor_Controller|Thrust_Duty:u_Thrust_Duty|nfp_mul_single:u_nfp_mul_comp|Add_2[9]                                                                 ;
; 3:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_convert_sfix_32_En20_to_single:u_PID_Attitude_ver7_5_PID_Controller_Roll_nfp_convert_sfix_32_En20_to_single|nfp_out[3] ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_mul_single:u_nfp_mul_comp|Add_2[9]                                                                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_mul_single:u_nfp_mul_comp_1|Add_2[9]                                                                                   ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_mul_single:u_nfp_mul_comp_2|Switch1_out1_2[8]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|Motor_Controller:u_Motor_Controller|Thrust_Duty:u_Thrust_Duty|nfp_mul_single:u_nfp_mul_comp|Switch4_out1[5]                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_mul_single:u_nfp_mul_comp|Switch4_out1[4]                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_mul_single:u_nfp_mul_comp_1|Switch4_out1[0]                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_mul_single:u_nfp_mul_comp_2|Switch4_out1[5]                                                                            ;
; 4:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; No         ; |Master|PID_Attitude_ver7_5:u5|Mixer_block:u_Mixer|nfp_convert_fix_12_En0_to_single:u_PID_Attitude_ver7_5_Mixer_nfp_convert_fix_12_En0_to_single|ShiftLeft0                                         ;
; 4:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; No         ; |Master|PID_Attitude_ver7_5:u5|Mixer_block:u_Mixer|nfp_convert_fix_12_En0_to_single:u_PID_Attitude_ver7_5_Mixer_nfp_convert_fix_12_En0_to_single|ShiftLeft0                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|Mixer_block:u_Mixer|nfp_convert_fix_12_En0_to_single:u_PID_Attitude_ver7_5_Mixer_nfp_convert_fix_12_En0_to_single|ShiftLeft0                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|Mixer_block:u_Mixer|Mixer:u_Mixer|nfp_add_single:u_nfp_add_comp|ShiftRight0                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|Motor_Controller:u_Motor_Controller|Thrust_Duty:u_Thrust_Duty|nfp_add_single:u_nfp_add_comp|ShiftRight0                                                              ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|Motor_Controller:u_Motor_Controller|nfp_convert_single_to_fix_32_En0:u_PID_Attitude_ver7_5_Motor_Controller_nfp_convert_single_to_fix_32_En0|ShiftRight0             ;
; 4:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|Motor_Controller:u_Motor_Controller|nfp_convert_single_to_fix_32_En0:u_PID_Attitude_ver7_5_Motor_Controller_nfp_convert_single_to_fix_32_En0|Switch1_out1[18]        ;
; 4:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_convert_sfix_32_En20_to_single:u_PID_Attitude_ver7_5_PID_Controller_Roll_nfp_convert_sfix_32_En20_to_single|ShiftLeft0 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_sub_single:u_nfp_sub_comp|ShiftRight0                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_sub_single:u_nfp_sub_comp_1|ShiftRight0                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_add_single:u_nfp_add_comp|ShiftRight0                                                                                  ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|Mixer_block:u_Mixer|Mixer:u_Mixer|F_P[1]                                                                                                                             ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|Motor_Controller:u_Motor_Controller|Thrust_Duty:u_Thrust_Duty|nfp_mul_single:u_nfp_mul_comp|nfp_out[21]                                                              ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|Motor_Controller:u_Motor_Controller|Thrust_Duty:u_Thrust_Duty|Duty[3]                                                                                                ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_mul_single:u_nfp_mul_comp|nfp_out[1]                                                                                   ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_mul_single:u_nfp_mul_comp_1|nfp_out[7]                                                                                 ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_mul_single:u_nfp_mul_comp_2|nfp_out[15]                                                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|Mixer_block:u_Mixer|nfp_convert_fix_12_En0_to_single:u_PID_Attitude_ver7_5_Mixer_nfp_convert_fix_12_En0_to_single|ShiftLeft0                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|Mixer_block:u_Mixer|Mixer:u_Mixer|nfp_add_single:u_nfp_add_comp|ShiftRight0                                                                                          ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|Mixer_block:u_Mixer|Mixer:u_Mixer|nfp_add_single:u_nfp_add_comp|if_exp_norm_cfType_Exponent_I_out1[3]                                                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|Motor_Controller:u_Motor_Controller|Thrust_Duty:u_Thrust_Duty|nfp_add_single:u_nfp_add_comp|ShiftRight0                                                              ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|Motor_Controller:u_Motor_Controller|Thrust_Duty:u_Thrust_Duty|nfp_add_single:u_nfp_add_comp|BitSlice4_out1[0]                                                        ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|Motor_Controller:u_Motor_Controller|nfp_convert_single_to_fix_32_En0:u_PID_Attitude_ver7_5_Motor_Controller_nfp_convert_single_to_fix_32_En0|ShiftRight0             ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; No         ; |Master|PID_Attitude_ver7_5:u5|Motor_Controller:u_Motor_Controller|nfp_convert_single_to_fix_32_En0:u_PID_Attitude_ver7_5_Motor_Controller_nfp_convert_single_to_fix_32_En0|Unary_Minus_cast[55]    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|Motor_Controller:u_Motor_Controller|nfp_convert_single_to_fix_32_En0:u_PID_Attitude_ver7_5_Motor_Controller_nfp_convert_single_to_fix_32_En0|Unary_Minus_cast[26]    ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|Motor_Controller:u_Motor_Controller|nfp_convert_single_to_fix_32_En0:u_PID_Attitude_ver7_5_Motor_Controller_nfp_convert_single_to_fix_32_En0|Unary_Minus_cast[38]    ;
; 5:1                ; 28 bits   ; 84 LEs        ; 84 LEs               ; 0 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_convert_sfix_32_En20_to_single:u_PID_Attitude_ver7_5_PID_Controller_Roll_nfp_convert_sfix_32_En20_to_single|ShiftLeft0 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_sub_single:u_nfp_sub_comp|ShiftRight0                                                                                  ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_sub_single:u_nfp_sub_comp|if_exp_norm_cfType_Exponent_I_out1[0]                                                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_sub_single:u_nfp_sub_comp_1|ShiftRight0                                                                                ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_sub_single:u_nfp_sub_comp_1|if_exp_norm_cfType_Exponent_I_out1[1]                                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_add_single:u_nfp_add_comp|ShiftRight0                                                                                  ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_add_single:u_nfp_add_comp|if_exp_norm_cfType_Exponent_I_out1[0]                                                        ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|Mixer_block:u_Mixer|nfp_convert_fix_12_En0_to_single:u_PID_Attitude_ver7_5_Mixer_nfp_convert_fix_12_En0_to_single|ShiftLeft0                                         ;
; 5:1                ; 6 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|Mixer_block:u_Mixer|Mixer:u_Mixer|nfp_add_single:u_nfp_add_comp|if_exp_norm_cfType_Exponent_I_out1[10]                                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|Mixer_block:u_Mixer|Mixer:u_Mixer|nfp_add_single:u_nfp_add_comp|if_exp_norm_cfType_Exponent_I_out1[17]                                                               ;
; 5:1                ; 6 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|Motor_Controller:u_Motor_Controller|Thrust_Duty:u_Thrust_Duty|nfp_add_single:u_nfp_add_comp|if_exp_norm_cfType_Exponent_I_out1[15]                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|Motor_Controller:u_Motor_Controller|Thrust_Duty:u_Thrust_Duty|nfp_add_single:u_nfp_add_comp|if_exp_norm_cfType_Exponent_I_out1[16]                                   ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|Motor_Controller:u_Motor_Controller|nfp_convert_single_to_fix_32_En0:u_PID_Attitude_ver7_5_Motor_Controller_nfp_convert_single_to_fix_32_En0|ShiftRight0             ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_convert_sfix_32_En20_to_single:u_PID_Attitude_ver7_5_PID_Controller_Roll_nfp_convert_sfix_32_En20_to_single|ShiftLeft0 ;
; 5:1                ; 6 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_sub_single:u_nfp_sub_comp|if_exp_norm_cfType_Exponent_I_out1[13]                                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_sub_single:u_nfp_sub_comp|if_exp_norm_cfType_Exponent_I_out1[17]                                                       ;
; 5:1                ; 6 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_sub_single:u_nfp_sub_comp_1|if_exp_norm_cfType_Exponent_I_out1[15]                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_sub_single:u_nfp_sub_comp_1|if_exp_norm_cfType_Exponent_I_out1[16]                                                     ;
; 5:1                ; 6 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_add_single:u_nfp_add_comp|if_exp_norm_cfType_Exponent_I_out1[11]                                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_add_single:u_nfp_add_comp|if_exp_norm_cfType_Exponent_I_out1[16]                                                       ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; No         ; |Master|PID_Attitude_ver7_5:u5|Motor_Controller:u_Motor_Controller|Motor:u_Motor|Duty:u_Duty|swin[21]                                                                                               ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|Mixer_block:u_Mixer|Mixer:u_Mixer|nfp_add_single:u_nfp_add_comp|if_exp_norm_cfType_Exponent_I_out1[18]                                                               ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|Motor_Controller:u_Motor_Controller|Thrust_Duty:u_Thrust_Duty|nfp_add_single:u_nfp_add_comp|if_exp_norm_cfType_Exponent_I_out1[20]                                   ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|Motor_Controller:u_Motor_Controller|nfp_convert_single_to_fix_32_En0:u_PID_Attitude_ver7_5_Motor_Controller_nfp_convert_single_to_fix_32_En0|ShiftRight0             ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_sub_single:u_nfp_sub_comp|if_exp_norm_cfType_Exponent_I_out1[21]                                                       ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_sub_single:u_nfp_sub_comp_1|if_exp_norm_cfType_Exponent_I_out1[19]                                                     ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_add_single:u_nfp_add_comp|if_exp_norm_cfType_Exponent_I_out1[21]                                                       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|Mixer_block:u_Mixer|Mixer:u_Mixer|nfp_add_single:u_nfp_add_comp|if_bitget_Sum_Sum_WordLength_out1_1[1]                                                               ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|Motor_Controller:u_Motor_Controller|Thrust_Duty:u_Thrust_Duty|nfp_add_single:u_nfp_add_comp|if_bitget_Sum_Sum_WordLength_out1_1[5]                                   ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_sub_single:u_nfp_sub_comp|if_bitget_Sum_Sum_WordLength_out1_1[0]                                                       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_sub_single:u_nfp_sub_comp_1|if_bitget_Sum_Sum_WordLength_out1_1[1]                                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_add_single:u_nfp_add_comp|if_bitget_Sum_Sum_WordLength_out1_1[7]                                                       ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|Mixer_block:u_Mixer|Mixer:u_Mixer|nfp_add_single:u_nfp_add_comp|if_exp_norm_cfType_Exponent_I_out1[22]                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|Motor_Controller:u_Motor_Controller|Thrust_Duty:u_Thrust_Duty|nfp_add_single:u_nfp_add_comp|if_exp_norm_cfType_Exponent_I_out1[23]                                   ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_sub_single:u_nfp_sub_comp|if_exp_norm_cfType_Exponent_I_out1[23]                                                       ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_sub_single:u_nfp_sub_comp_1|if_exp_norm_cfType_Exponent_I_out1[22]                                                     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Master|PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_add_single:u_nfp_add_comp|if_exp_norm_cfType_Exponent_I_out1[22]                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mypll:mypll_inst|altpll:altpll_component ;
+-------------------------------+-------------------------+-----------------------------+
; Parameter Name                ; Value                   ; Type                        ;
+-------------------------------+-------------------------+-----------------------------+
; OPERATION_MODE                ; NORMAL                  ; Untyped                     ;
; PLL_TYPE                      ; AUTO                    ; Untyped                     ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=mypll ; Untyped                     ;
; QUALIFY_CONF_DONE             ; OFF                     ; Untyped                     ;
; COMPENSATE_CLOCK              ; CLK0                    ; Untyped                     ;
; SCAN_CHAIN                    ; LONG                    ; Untyped                     ;
; PRIMARY_CLOCK                 ; INCLK0                  ; Untyped                     ;
; INCLK0_INPUT_FREQUENCY        ; 20000                   ; Signed Integer              ;
; INCLK1_INPUT_FREQUENCY        ; 0                       ; Untyped                     ;
; GATE_LOCK_SIGNAL              ; NO                      ; Untyped                     ;
; GATE_LOCK_COUNTER             ; 0                       ; Untyped                     ;
; LOCK_HIGH                     ; 1                       ; Untyped                     ;
; LOCK_LOW                      ; 1                       ; Untyped                     ;
; VALID_LOCK_MULTIPLIER         ; 1                       ; Untyped                     ;
; INVALID_LOCK_MULTIPLIER       ; 5                       ; Untyped                     ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                     ; Untyped                     ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                     ; Untyped                     ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                     ; Untyped                     ;
; SKIP_VCO                      ; OFF                     ; Untyped                     ;
; SWITCH_OVER_COUNTER           ; 0                       ; Untyped                     ;
; SWITCH_OVER_TYPE              ; AUTO                    ; Untyped                     ;
; FEEDBACK_SOURCE               ; EXTCLK0                 ; Untyped                     ;
; BANDWIDTH                     ; 0                       ; Untyped                     ;
; BANDWIDTH_TYPE                ; AUTO                    ; Untyped                     ;
; SPREAD_FREQUENCY              ; 0                       ; Untyped                     ;
; DOWN_SPREAD                   ; 0                       ; Untyped                     ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                     ; Untyped                     ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                     ; Untyped                     ;
; CLK9_MULTIPLY_BY              ; 0                       ; Untyped                     ;
; CLK8_MULTIPLY_BY              ; 0                       ; Untyped                     ;
; CLK7_MULTIPLY_BY              ; 0                       ; Untyped                     ;
; CLK6_MULTIPLY_BY              ; 0                       ; Untyped                     ;
; CLK5_MULTIPLY_BY              ; 1                       ; Untyped                     ;
; CLK4_MULTIPLY_BY              ; 1                       ; Untyped                     ;
; CLK3_MULTIPLY_BY              ; 1                       ; Untyped                     ;
; CLK2_MULTIPLY_BY              ; 1                       ; Untyped                     ;
; CLK1_MULTIPLY_BY              ; 1                       ; Signed Integer              ;
; CLK0_MULTIPLY_BY              ; 1                       ; Signed Integer              ;
; CLK9_DIVIDE_BY                ; 0                       ; Untyped                     ;
; CLK8_DIVIDE_BY                ; 0                       ; Untyped                     ;
; CLK7_DIVIDE_BY                ; 0                       ; Untyped                     ;
; CLK6_DIVIDE_BY                ; 0                       ; Untyped                     ;
; CLK5_DIVIDE_BY                ; 1                       ; Untyped                     ;
; CLK4_DIVIDE_BY                ; 1                       ; Untyped                     ;
; CLK3_DIVIDE_BY                ; 1                       ; Untyped                     ;
; CLK2_DIVIDE_BY                ; 1                       ; Untyped                     ;
; CLK1_DIVIDE_BY                ; 1                       ; Signed Integer              ;
; CLK0_DIVIDE_BY                ; 250                     ; Signed Integer              ;
; CLK9_PHASE_SHIFT              ; 0                       ; Untyped                     ;
; CLK8_PHASE_SHIFT              ; 0                       ; Untyped                     ;
; CLK7_PHASE_SHIFT              ; 0                       ; Untyped                     ;
; CLK6_PHASE_SHIFT              ; 0                       ; Untyped                     ;
; CLK5_PHASE_SHIFT              ; 0                       ; Untyped                     ;
; CLK4_PHASE_SHIFT              ; 0                       ; Untyped                     ;
; CLK3_PHASE_SHIFT              ; 0                       ; Untyped                     ;
; CLK2_PHASE_SHIFT              ; 0                       ; Untyped                     ;
; CLK1_PHASE_SHIFT              ; 0                       ; Untyped                     ;
; CLK0_PHASE_SHIFT              ; 0                       ; Untyped                     ;
; CLK5_TIME_DELAY               ; 0                       ; Untyped                     ;
; CLK4_TIME_DELAY               ; 0                       ; Untyped                     ;
; CLK3_TIME_DELAY               ; 0                       ; Untyped                     ;
; CLK2_TIME_DELAY               ; 0                       ; Untyped                     ;
; CLK1_TIME_DELAY               ; 0                       ; Untyped                     ;
; CLK0_TIME_DELAY               ; 0                       ; Untyped                     ;
; CLK9_DUTY_CYCLE               ; 50                      ; Untyped                     ;
; CLK8_DUTY_CYCLE               ; 50                      ; Untyped                     ;
; CLK7_DUTY_CYCLE               ; 50                      ; Untyped                     ;
; CLK6_DUTY_CYCLE               ; 50                      ; Untyped                     ;
; CLK5_DUTY_CYCLE               ; 50                      ; Untyped                     ;
; CLK4_DUTY_CYCLE               ; 50                      ; Untyped                     ;
; CLK3_DUTY_CYCLE               ; 50                      ; Untyped                     ;
; CLK2_DUTY_CYCLE               ; 50                      ; Untyped                     ;
; CLK1_DUTY_CYCLE               ; 50                      ; Signed Integer              ;
; CLK0_DUTY_CYCLE               ; 50                      ; Signed Integer              ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                     ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                     ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                     ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                     ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                     ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                     ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                     ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                     ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                     ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                     ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                     ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                     ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                     ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                     ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                     ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                     ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                     ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                     ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                     ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                     ;
; LOCK_WINDOW_UI                ;  0.05                   ; Untyped                     ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                  ; Untyped                     ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                  ; Untyped                     ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                  ; Untyped                     ;
; DPA_MULTIPLY_BY               ; 0                       ; Untyped                     ;
; DPA_DIVIDE_BY                 ; 1                       ; Untyped                     ;
; DPA_DIVIDER                   ; 0                       ; Untyped                     ;
; EXTCLK3_MULTIPLY_BY           ; 1                       ; Untyped                     ;
; EXTCLK2_MULTIPLY_BY           ; 1                       ; Untyped                     ;
; EXTCLK1_MULTIPLY_BY           ; 1                       ; Untyped                     ;
; EXTCLK0_MULTIPLY_BY           ; 1                       ; Untyped                     ;
; EXTCLK3_DIVIDE_BY             ; 1                       ; Untyped                     ;
; EXTCLK2_DIVIDE_BY             ; 1                       ; Untyped                     ;
; EXTCLK1_DIVIDE_BY             ; 1                       ; Untyped                     ;
; EXTCLK0_DIVIDE_BY             ; 1                       ; Untyped                     ;
; EXTCLK3_PHASE_SHIFT           ; 0                       ; Untyped                     ;
; EXTCLK2_PHASE_SHIFT           ; 0                       ; Untyped                     ;
; EXTCLK1_PHASE_SHIFT           ; 0                       ; Untyped                     ;
; EXTCLK0_PHASE_SHIFT           ; 0                       ; Untyped                     ;
; EXTCLK3_TIME_DELAY            ; 0                       ; Untyped                     ;
; EXTCLK2_TIME_DELAY            ; 0                       ; Untyped                     ;
; EXTCLK1_TIME_DELAY            ; 0                       ; Untyped                     ;
; EXTCLK0_TIME_DELAY            ; 0                       ; Untyped                     ;
; EXTCLK3_DUTY_CYCLE            ; 50                      ; Untyped                     ;
; EXTCLK2_DUTY_CYCLE            ; 50                      ; Untyped                     ;
; EXTCLK1_DUTY_CYCLE            ; 50                      ; Untyped                     ;
; EXTCLK0_DUTY_CYCLE            ; 50                      ; Untyped                     ;
; VCO_MULTIPLY_BY               ; 0                       ; Untyped                     ;
; VCO_DIVIDE_BY                 ; 0                       ; Untyped                     ;
; SCLKOUT0_PHASE_SHIFT          ; 0                       ; Untyped                     ;
; SCLKOUT1_PHASE_SHIFT          ; 0                       ; Untyped                     ;
; VCO_MIN                       ; 0                       ; Untyped                     ;
; VCO_MAX                       ; 0                       ; Untyped                     ;
; VCO_CENTER                    ; 0                       ; Untyped                     ;
; PFD_MIN                       ; 0                       ; Untyped                     ;
; PFD_MAX                       ; 0                       ; Untyped                     ;
; M_INITIAL                     ; 0                       ; Untyped                     ;
; M                             ; 0                       ; Untyped                     ;
; N                             ; 1                       ; Untyped                     ;
; M2                            ; 1                       ; Untyped                     ;
; N2                            ; 1                       ; Untyped                     ;
; SS                            ; 1                       ; Untyped                     ;
; C0_HIGH                       ; 0                       ; Untyped                     ;
; C1_HIGH                       ; 0                       ; Untyped                     ;
; C2_HIGH                       ; 0                       ; Untyped                     ;
; C3_HIGH                       ; 0                       ; Untyped                     ;
; C4_HIGH                       ; 0                       ; Untyped                     ;
; C5_HIGH                       ; 0                       ; Untyped                     ;
; C6_HIGH                       ; 0                       ; Untyped                     ;
; C7_HIGH                       ; 0                       ; Untyped                     ;
; C8_HIGH                       ; 0                       ; Untyped                     ;
; C9_HIGH                       ; 0                       ; Untyped                     ;
; C0_LOW                        ; 0                       ; Untyped                     ;
; C1_LOW                        ; 0                       ; Untyped                     ;
; C2_LOW                        ; 0                       ; Untyped                     ;
; C3_LOW                        ; 0                       ; Untyped                     ;
; C4_LOW                        ; 0                       ; Untyped                     ;
; C5_LOW                        ; 0                       ; Untyped                     ;
; C6_LOW                        ; 0                       ; Untyped                     ;
; C7_LOW                        ; 0                       ; Untyped                     ;
; C8_LOW                        ; 0                       ; Untyped                     ;
; C9_LOW                        ; 0                       ; Untyped                     ;
; C0_INITIAL                    ; 0                       ; Untyped                     ;
; C1_INITIAL                    ; 0                       ; Untyped                     ;
; C2_INITIAL                    ; 0                       ; Untyped                     ;
; C3_INITIAL                    ; 0                       ; Untyped                     ;
; C4_INITIAL                    ; 0                       ; Untyped                     ;
; C5_INITIAL                    ; 0                       ; Untyped                     ;
; C6_INITIAL                    ; 0                       ; Untyped                     ;
; C7_INITIAL                    ; 0                       ; Untyped                     ;
; C8_INITIAL                    ; 0                       ; Untyped                     ;
; C9_INITIAL                    ; 0                       ; Untyped                     ;
; C0_MODE                       ; BYPASS                  ; Untyped                     ;
; C1_MODE                       ; BYPASS                  ; Untyped                     ;
; C2_MODE                       ; BYPASS                  ; Untyped                     ;
; C3_MODE                       ; BYPASS                  ; Untyped                     ;
; C4_MODE                       ; BYPASS                  ; Untyped                     ;
; C5_MODE                       ; BYPASS                  ; Untyped                     ;
; C6_MODE                       ; BYPASS                  ; Untyped                     ;
; C7_MODE                       ; BYPASS                  ; Untyped                     ;
; C8_MODE                       ; BYPASS                  ; Untyped                     ;
; C9_MODE                       ; BYPASS                  ; Untyped                     ;
; C0_PH                         ; 0                       ; Untyped                     ;
; C1_PH                         ; 0                       ; Untyped                     ;
; C2_PH                         ; 0                       ; Untyped                     ;
; C3_PH                         ; 0                       ; Untyped                     ;
; C4_PH                         ; 0                       ; Untyped                     ;
; C5_PH                         ; 0                       ; Untyped                     ;
; C6_PH                         ; 0                       ; Untyped                     ;
; C7_PH                         ; 0                       ; Untyped                     ;
; C8_PH                         ; 0                       ; Untyped                     ;
; C9_PH                         ; 0                       ; Untyped                     ;
; L0_HIGH                       ; 1                       ; Untyped                     ;
; L1_HIGH                       ; 1                       ; Untyped                     ;
; G0_HIGH                       ; 1                       ; Untyped                     ;
; G1_HIGH                       ; 1                       ; Untyped                     ;
; G2_HIGH                       ; 1                       ; Untyped                     ;
; G3_HIGH                       ; 1                       ; Untyped                     ;
; E0_HIGH                       ; 1                       ; Untyped                     ;
; E1_HIGH                       ; 1                       ; Untyped                     ;
; E2_HIGH                       ; 1                       ; Untyped                     ;
; E3_HIGH                       ; 1                       ; Untyped                     ;
; L0_LOW                        ; 1                       ; Untyped                     ;
; L1_LOW                        ; 1                       ; Untyped                     ;
; G0_LOW                        ; 1                       ; Untyped                     ;
; G1_LOW                        ; 1                       ; Untyped                     ;
; G2_LOW                        ; 1                       ; Untyped                     ;
; G3_LOW                        ; 1                       ; Untyped                     ;
; E0_LOW                        ; 1                       ; Untyped                     ;
; E1_LOW                        ; 1                       ; Untyped                     ;
; E2_LOW                        ; 1                       ; Untyped                     ;
; E3_LOW                        ; 1                       ; Untyped                     ;
; L0_INITIAL                    ; 1                       ; Untyped                     ;
; L1_INITIAL                    ; 1                       ; Untyped                     ;
; G0_INITIAL                    ; 1                       ; Untyped                     ;
; G1_INITIAL                    ; 1                       ; Untyped                     ;
; G2_INITIAL                    ; 1                       ; Untyped                     ;
; G3_INITIAL                    ; 1                       ; Untyped                     ;
; E0_INITIAL                    ; 1                       ; Untyped                     ;
; E1_INITIAL                    ; 1                       ; Untyped                     ;
; E2_INITIAL                    ; 1                       ; Untyped                     ;
; E3_INITIAL                    ; 1                       ; Untyped                     ;
; L0_MODE                       ; BYPASS                  ; Untyped                     ;
; L1_MODE                       ; BYPASS                  ; Untyped                     ;
; G0_MODE                       ; BYPASS                  ; Untyped                     ;
; G1_MODE                       ; BYPASS                  ; Untyped                     ;
; G2_MODE                       ; BYPASS                  ; Untyped                     ;
; G3_MODE                       ; BYPASS                  ; Untyped                     ;
; E0_MODE                       ; BYPASS                  ; Untyped                     ;
; E1_MODE                       ; BYPASS                  ; Untyped                     ;
; E2_MODE                       ; BYPASS                  ; Untyped                     ;
; E3_MODE                       ; BYPASS                  ; Untyped                     ;
; L0_PH                         ; 0                       ; Untyped                     ;
; L1_PH                         ; 0                       ; Untyped                     ;
; G0_PH                         ; 0                       ; Untyped                     ;
; G1_PH                         ; 0                       ; Untyped                     ;
; G2_PH                         ; 0                       ; Untyped                     ;
; G3_PH                         ; 0                       ; Untyped                     ;
; E0_PH                         ; 0                       ; Untyped                     ;
; E1_PH                         ; 0                       ; Untyped                     ;
; E2_PH                         ; 0                       ; Untyped                     ;
; E3_PH                         ; 0                       ; Untyped                     ;
; M_PH                          ; 0                       ; Untyped                     ;
; C1_USE_CASC_IN                ; OFF                     ; Untyped                     ;
; C2_USE_CASC_IN                ; OFF                     ; Untyped                     ;
; C3_USE_CASC_IN                ; OFF                     ; Untyped                     ;
; C4_USE_CASC_IN                ; OFF                     ; Untyped                     ;
; C5_USE_CASC_IN                ; OFF                     ; Untyped                     ;
; C6_USE_CASC_IN                ; OFF                     ; Untyped                     ;
; C7_USE_CASC_IN                ; OFF                     ; Untyped                     ;
; C8_USE_CASC_IN                ; OFF                     ; Untyped                     ;
; C9_USE_CASC_IN                ; OFF                     ; Untyped                     ;
; CLK0_COUNTER                  ; G0                      ; Untyped                     ;
; CLK1_COUNTER                  ; G0                      ; Untyped                     ;
; CLK2_COUNTER                  ; G0                      ; Untyped                     ;
; CLK3_COUNTER                  ; G0                      ; Untyped                     ;
; CLK4_COUNTER                  ; G0                      ; Untyped                     ;
; CLK5_COUNTER                  ; G0                      ; Untyped                     ;
; CLK6_COUNTER                  ; E0                      ; Untyped                     ;
; CLK7_COUNTER                  ; E1                      ; Untyped                     ;
; CLK8_COUNTER                  ; E2                      ; Untyped                     ;
; CLK9_COUNTER                  ; E3                      ; Untyped                     ;
; L0_TIME_DELAY                 ; 0                       ; Untyped                     ;
; L1_TIME_DELAY                 ; 0                       ; Untyped                     ;
; G0_TIME_DELAY                 ; 0                       ; Untyped                     ;
; G1_TIME_DELAY                 ; 0                       ; Untyped                     ;
; G2_TIME_DELAY                 ; 0                       ; Untyped                     ;
; G3_TIME_DELAY                 ; 0                       ; Untyped                     ;
; E0_TIME_DELAY                 ; 0                       ; Untyped                     ;
; E1_TIME_DELAY                 ; 0                       ; Untyped                     ;
; E2_TIME_DELAY                 ; 0                       ; Untyped                     ;
; E3_TIME_DELAY                 ; 0                       ; Untyped                     ;
; M_TIME_DELAY                  ; 0                       ; Untyped                     ;
; N_TIME_DELAY                  ; 0                       ; Untyped                     ;
; EXTCLK3_COUNTER               ; E3                      ; Untyped                     ;
; EXTCLK2_COUNTER               ; E2                      ; Untyped                     ;
; EXTCLK1_COUNTER               ; E1                      ; Untyped                     ;
; EXTCLK0_COUNTER               ; E0                      ; Untyped                     ;
; ENABLE0_COUNTER               ; L0                      ; Untyped                     ;
; ENABLE1_COUNTER               ; L0                      ; Untyped                     ;
; CHARGE_PUMP_CURRENT           ; 2                       ; Untyped                     ;
; LOOP_FILTER_R                 ;  1.000000               ; Untyped                     ;
; LOOP_FILTER_C                 ; 5                       ; Untyped                     ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                    ; Untyped                     ;
; LOOP_FILTER_R_BITS            ; 9999                    ; Untyped                     ;
; LOOP_FILTER_C_BITS            ; 9999                    ; Untyped                     ;
; VCO_POST_SCALE                ; 0                       ; Untyped                     ;
; CLK2_OUTPUT_FREQUENCY         ; 0                       ; Untyped                     ;
; CLK1_OUTPUT_FREQUENCY         ; 0                       ; Untyped                     ;
; CLK0_OUTPUT_FREQUENCY         ; 0                       ; Untyped                     ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E            ; Untyped                     ;
; PORT_CLKENA0                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLKENA1                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLKENA2                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLKENA3                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLKENA4                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLKENA5                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY       ; Untyped                     ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY       ; Untyped                     ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY       ; Untyped                     ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY       ; Untyped                     ;
; PORT_EXTCLK0                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_EXTCLK1                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_EXTCLK2                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_EXTCLK3                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLKBAD0                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLKBAD1                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLK0                     ; PORT_USED               ; Untyped                     ;
; PORT_CLK1                     ; PORT_USED               ; Untyped                     ;
; PORT_CLK2                     ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLK3                     ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLK4                     ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLK5                     ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLK6                     ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLK7                     ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLK8                     ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLK9                     ; PORT_UNUSED             ; Untyped                     ;
; PORT_SCANDATA                 ; PORT_UNUSED             ; Untyped                     ;
; PORT_SCANDATAOUT              ; PORT_UNUSED             ; Untyped                     ;
; PORT_SCANDONE                 ; PORT_UNUSED             ; Untyped                     ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY       ; Untyped                     ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY       ; Untyped                     ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLKLOSS                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_INCLK1                   ; PORT_UNUSED             ; Untyped                     ;
; PORT_INCLK0                   ; PORT_USED               ; Untyped                     ;
; PORT_FBIN                     ; PORT_UNUSED             ; Untyped                     ;
; PORT_PLLENA                   ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLKSWITCH                ; PORT_UNUSED             ; Untyped                     ;
; PORT_ARESET                   ; PORT_USED               ; Untyped                     ;
; PORT_PFDENA                   ; PORT_UNUSED             ; Untyped                     ;
; PORT_SCANCLK                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_SCANACLR                 ; PORT_UNUSED             ; Untyped                     ;
; PORT_SCANREAD                 ; PORT_UNUSED             ; Untyped                     ;
; PORT_SCANWRITE                ; PORT_UNUSED             ; Untyped                     ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY       ; Untyped                     ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY       ; Untyped                     ;
; PORT_LOCKED                   ; PORT_USED               ; Untyped                     ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED             ; Untyped                     ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY       ; Untyped                     ;
; PORT_PHASEDONE                ; PORT_UNUSED             ; Untyped                     ;
; PORT_PHASESTEP                ; PORT_UNUSED             ; Untyped                     ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED             ; Untyped                     ;
; PORT_SCANCLKENA               ; PORT_UNUSED             ; Untyped                     ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED             ; Untyped                     ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY       ; Untyped                     ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY       ; Untyped                     ;
; M_TEST_SOURCE                 ; 5                       ; Untyped                     ;
; C0_TEST_SOURCE                ; 5                       ; Untyped                     ;
; C1_TEST_SOURCE                ; 5                       ; Untyped                     ;
; C2_TEST_SOURCE                ; 5                       ; Untyped                     ;
; C3_TEST_SOURCE                ; 5                       ; Untyped                     ;
; C4_TEST_SOURCE                ; 5                       ; Untyped                     ;
; C5_TEST_SOURCE                ; 5                       ; Untyped                     ;
; C6_TEST_SOURCE                ; 5                       ; Untyped                     ;
; C7_TEST_SOURCE                ; 5                       ; Untyped                     ;
; C8_TEST_SOURCE                ; 5                       ; Untyped                     ;
; C9_TEST_SOURCE                ; 5                       ; Untyped                     ;
; CBXI_PARAMETER                ; mypll_altpll            ; Untyped                     ;
; VCO_FREQUENCY_CONTROL         ; AUTO                    ; Untyped                     ;
; VCO_PHASE_SHIFT_STEP          ; 0                       ; Untyped                     ;
; WIDTH_CLOCK                   ; 5                       ; Signed Integer              ;
; WIDTH_PHASECOUNTERSELECT      ; 4                       ; Untyped                     ;
; USING_FBMIMICBIDIR_PORT       ; OFF                     ; Untyped                     ;
; DEVICE_FAMILY                 ; Cyclone IV E            ; Untyped                     ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                  ; Untyped                     ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                     ; Untyped                     ;
; AUTO_CARRY_CHAINS             ; ON                      ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS          ; OFF                     ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS           ; ON                      ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS        ; OFF                     ; IGNORE_CASCADE              ;
+-------------------------------+-------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PID_Attitude_ver7_5:u5|Throttle_Gain:u_Throttle_Gain|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                        ;
+------------------------+----------------+-----------------------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                                     ;
; LPM_WIDTHD             ; 11             ; Untyped                                                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                     ;
; CBXI_PARAMETER         ; lpm_divide_gkm ; Untyped                                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                              ;
+------------------------+----------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PID_Attitude_ver7_5:u5|Motor_Controller:u_Motor_Controller|Thrust_Duty:u_Thrust_Duty|nfp_mul_single:u_nfp_mul_comp|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                               ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                       ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                     ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                                                                            ;
; LPM_WIDTHB                                     ; 24           ; Untyped                                                                                                            ;
; LPM_WIDTHP                                     ; 48           ; Untyped                                                                                                            ;
; LPM_WIDTHR                                     ; 48           ; Untyped                                                                                                            ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                            ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                                            ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                            ;
; LATENCY                                        ; 0            ; Untyped                                                                                                            ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                            ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                            ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                            ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                            ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                            ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                            ;
; CBXI_PARAMETER                                 ; mult_bdt     ; Untyped                                                                                                            ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                            ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                            ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                             ;
+------------------------------------------------+--------------+------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                   ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                                          ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                                          ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                                          ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                                          ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                          ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                          ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                          ;
; LATENCY                                        ; 0            ; Untyped                                                          ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped                                                          ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                          ;
; USE_EAB                                        ; OFF          ; Untyped                                                          ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                          ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                          ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                          ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                          ;
+------------------------------------------------+--------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_mul_single:u_nfp_mul_comp|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                           ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                 ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                                                        ;
; LPM_WIDTHB                                     ; 24           ; Untyped                                                                                        ;
; LPM_WIDTHP                                     ; 48           ; Untyped                                                                                        ;
; LPM_WIDTHR                                     ; 48           ; Untyped                                                                                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                        ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                        ;
; LATENCY                                        ; 0            ; Untyped                                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                        ;
; CBXI_PARAMETER                                 ; mult_bdt     ; Untyped                                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                        ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_mul_single:u_nfp_mul_comp_1|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                             ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                   ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                                                          ;
; LPM_WIDTHB                                     ; 24           ; Untyped                                                                                          ;
; LPM_WIDTHP                                     ; 48           ; Untyped                                                                                          ;
; LPM_WIDTHR                                     ; 48           ; Untyped                                                                                          ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                          ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                          ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                          ;
; LATENCY                                        ; 0            ; Untyped                                                                                          ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                          ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                          ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                          ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                          ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                          ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                          ;
; CBXI_PARAMETER                                 ; mult_bdt     ; Untyped                                                                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                          ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_mul_single:u_nfp_mul_comp_2|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                             ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                   ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                                                          ;
; LPM_WIDTHB                                     ; 24           ; Untyped                                                                                          ;
; LPM_WIDTHP                                     ; 48           ; Untyped                                                                                          ;
; LPM_WIDTHR                                     ; 48           ; Untyped                                                                                          ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                          ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                          ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                          ;
; LATENCY                                        ; 0            ; Untyped                                                                                          ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                          ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                          ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                          ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                          ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                          ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                          ;
; CBXI_PARAMETER                                 ; mult_bdt     ; Untyped                                                                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                          ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                             ;
+-------------------------------+------------------------------------------+
; Name                          ; Value                                    ;
+-------------------------------+------------------------------------------+
; Number of entity instances    ; 1                                        ;
; Entity Instance               ; mypll:mypll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                   ;
;     -- PLL_TYPE               ; AUTO                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                        ;
+-------------------------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                            ;
+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                             ;
+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 5                                                                                                                                 ;
; Entity Instance                       ; PID_Attitude_ver7_5:u5|Motor_Controller:u_Motor_Controller|Thrust_Duty:u_Thrust_Duty|nfp_mul_single:u_nfp_mul_comp|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                                ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                                ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                ;
; Entity Instance                       ; PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|lpm_mult:Mult0                                                   ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                ;
;     -- LPM_WIDTHP                     ; 32                                                                                                                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                ;
; Entity Instance                       ; PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_mul_single:u_nfp_mul_comp|lpm_mult:Mult0                     ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                                ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                                ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                ;
; Entity Instance                       ; PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_mul_single:u_nfp_mul_comp_1|lpm_mult:Mult0                   ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                                ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                                ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                ;
; Entity Instance                       ; PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_mul_single:u_nfp_mul_comp_2|lpm_mult:Mult0                   ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                                ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                                ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                ;
+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "mypll:mypll_inst"        ;
+--------+--------+----------+------------------------+
; Port   ; Type   ; Severity ; Details                ;
+--------+--------+----------+------------------------+
; areset ; Input  ; Info     ; Stuck at GND           ;
; locked ; Output ; Info     ; Explicitly unconnected ;
+--------+--------+----------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PID_Attitude_ver7_5:u5|Motor_Controller:u_Motor_Controller|Thrust_Duty:u_Thrust_Duty|nfp_relop_single_block:u_nfp_relop_comp_1" ;
+-----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                                               ;
+-----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; nfp_in2[23..21] ; Input ; Info     ; Stuck at VCC                                                                                                          ;
; nfp_in2[29..24] ; Input ; Info     ; Stuck at GND                                                                                                          ;
; nfp_in2[20..0]  ; Input ; Info     ; Stuck at GND                                                                                                          ;
; nfp_in2[31]     ; Input ; Info     ; Stuck at GND                                                                                                          ;
; nfp_in2[30]     ; Input ; Info     ; Stuck at VCC                                                                                                          ;
+-----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PID_Attitude_ver7_5:u5|Motor_Controller:u_Motor_Controller|Thrust_Duty:u_Thrust_Duty|nfp_add_single:u_nfp_add_comp" ;
+-----------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                                   ;
+-----------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; nfp_in2[26..23] ; Input ; Info     ; Stuck at VCC                                                                                              ;
; nfp_in2[18..16] ; Input ; Info     ; Stuck at VCC                                                                                              ;
; nfp_in2[10..9]  ; Input ; Info     ; Stuck at VCC                                                                                              ;
; nfp_in2[29..27] ; Input ; Info     ; Stuck at GND                                                                                              ;
; nfp_in2[22..19] ; Input ; Info     ; Stuck at GND                                                                                              ;
; nfp_in2[15..13] ; Input ; Info     ; Stuck at GND                                                                                              ;
; nfp_in2[6..0]   ; Input ; Info     ; Stuck at GND                                                                                              ;
; nfp_in2[31]     ; Input ; Info     ; Stuck at GND                                                                                              ;
; nfp_in2[30]     ; Input ; Info     ; Stuck at VCC                                                                                              ;
; nfp_in2[12]     ; Input ; Info     ; Stuck at VCC                                                                                              ;
; nfp_in2[11]     ; Input ; Info     ; Stuck at GND                                                                                              ;
; nfp_in2[8]      ; Input ; Info     ; Stuck at GND                                                                                              ;
; nfp_in2[7]      ; Input ; Info     ; Stuck at VCC                                                                                              ;
+-----------------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PID_Attitude_ver7_5:u5|Motor_Controller:u_Motor_Controller|Thrust_Duty:u_Thrust_Duty|nfp_relop_single_block1:u_nfp_relop_comp" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                      ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+
; nfp_in2 ; Input ; Info     ; Stuck at GND                                                                                                                 ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PID_Attitude_ver7_5:u5|Motor_Controller:u_Motor_Controller|Thrust_Duty:u_Thrust_Duty|nfp_mul_single:u_nfp_mul_comp" ;
+-----------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                                   ;
+-----------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; nfp_in1[31..30] ; Input ; Info     ; Stuck at VCC                                                                                              ;
; nfp_in1[26..25] ; Input ; Info     ; Stuck at VCC                                                                                              ;
; nfp_in1[12..10] ; Input ; Info     ; Stuck at VCC                                                                                              ;
; nfp_in1[29..27] ; Input ; Info     ; Stuck at GND                                                                                              ;
; nfp_in1[24..15] ; Input ; Info     ; Stuck at GND                                                                                              ;
; nfp_in1[9..0]   ; Input ; Info     ; Stuck at GND                                                                                              ;
; nfp_in1[14]     ; Input ; Info     ; Stuck at VCC                                                                                              ;
; nfp_in1[13]     ; Input ; Info     ; Stuck at GND                                                                                              ;
+-----------------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PID_Attitude_ver7_5:u5|Mixer_block:u_Mixer|Mixer:u_Mixer|nfp_gain_pow2_single:u_nfp_gain_pow2_single" ;
+---------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                       ;
+---------------+-------+----------+-----------------------------------------------------------------------------------------------+
; nfp_in2       ; Input ; Info     ; Stuck at GND                                                                                  ;
; nfp_in3[8..1] ; Input ; Info     ; Stuck at VCC                                                                                  ;
; nfp_in3[0]    ; Input ; Info     ; Stuck at GND                                                                                  ;
+---------------+-------+----------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PID_Attitude_ver7_5:u5|Mixer_block:u_Mixer|Mixer:u_Mixer|nfp_relop_single:u_nfp_relop_comp" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                   ;
+---------+-------+----------+-------------------------------------------------------------------------------------------+
; nfp_in2 ; Input ; Info     ; Stuck at GND                                                                              ;
+---------+-------+----------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_mul_single:u_nfp_mul_comp_2" ;
+-----------------+-------+----------+-----------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                 ;
+-----------------+-------+----------+-----------------------------------------------------------------------------------------+
; nfp_in1[29..24] ; Input ; Info     ; Stuck at VCC                                                                            ;
; nfp_in1[20..19] ; Input ; Info     ; Stuck at VCC                                                                            ;
; nfp_in1[16..15] ; Input ; Info     ; Stuck at VCC                                                                            ;
; nfp_in1[12..11] ; Input ; Info     ; Stuck at VCC                                                                            ;
; nfp_in1[8..7]   ; Input ; Info     ; Stuck at VCC                                                                            ;
; nfp_in1[4..3]   ; Input ; Info     ; Stuck at VCC                                                                            ;
; nfp_in1[31..30] ; Input ; Info     ; Stuck at GND                                                                            ;
; nfp_in1[23..21] ; Input ; Info     ; Stuck at GND                                                                            ;
; nfp_in1[18..17] ; Input ; Info     ; Stuck at GND                                                                            ;
; nfp_in1[14..13] ; Input ; Info     ; Stuck at GND                                                                            ;
; nfp_in1[10..9]  ; Input ; Info     ; Stuck at GND                                                                            ;
; nfp_in1[6..5]   ; Input ; Info     ; Stuck at GND                                                                            ;
; nfp_in1[2]      ; Input ; Info     ; Stuck at GND                                                                            ;
; nfp_in1[1]      ; Input ; Info     ; Stuck at VCC                                                                            ;
; nfp_in1[0]      ; Input ; Info     ; Stuck at GND                                                                            ;
+-----------------+-------+----------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_mul_single:u_nfp_mul_comp_1" ;
+-----------------+-------+----------+-----------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                 ;
+-----------------+-------+----------+-----------------------------------------------------------------------------------------+
; nfp_in1[29..26] ; Input ; Info     ; Stuck at GND                                                                            ;
; nfp_in1[20..0]  ; Input ; Info     ; Stuck at GND                                                                            ;
; nfp_in1[31]     ; Input ; Info     ; Stuck at GND                                                                            ;
; nfp_in1[30]     ; Input ; Info     ; Stuck at VCC                                                                            ;
; nfp_in1[25]     ; Input ; Info     ; Stuck at VCC                                                                            ;
; nfp_in1[24]     ; Input ; Info     ; Stuck at GND                                                                            ;
; nfp_in1[23]     ; Input ; Info     ; Stuck at VCC                                                                            ;
; nfp_in1[22]     ; Input ; Info     ; Stuck at GND                                                                            ;
; nfp_in1[21]     ; Input ; Info     ; Stuck at VCC                                                                            ;
+-----------------+-------+----------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_gain_pow2_single:u_nfp_gain_pow2_single" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                     ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; nfp_in2 ; Input ; Info     ; Stuck at GND                                                                                                ;
; nfp_in3 ; Input ; Info     ; Stuck at VCC                                                                                                ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_sub_single:u_nfp_sub_comp" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                       ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------+
; nfp_in1 ; Input ; Info     ; Stuck at GND                                                                                  ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_mul_single:u_nfp_mul_comp" ;
+-----------------+-------+----------+---------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                               ;
+-----------------+-------+----------+---------------------------------------------------------------------------------------+
; nfp_in1[29..26] ; Input ; Info     ; Stuck at VCC                                                                          ;
; nfp_in1[19..18] ; Input ; Info     ; Stuck at VCC                                                                          ;
; nfp_in1[15..14] ; Input ; Info     ; Stuck at VCC                                                                          ;
; nfp_in1[11..10] ; Input ; Info     ; Stuck at VCC                                                                          ;
; nfp_in1[7..6]   ; Input ; Info     ; Stuck at VCC                                                                          ;
; nfp_in1[3..2]   ; Input ; Info     ; Stuck at VCC                                                                          ;
; nfp_in1[31..30] ; Input ; Info     ; Stuck at GND                                                                          ;
; nfp_in1[25..23] ; Input ; Info     ; Stuck at GND                                                                          ;
; nfp_in1[21..20] ; Input ; Info     ; Stuck at GND                                                                          ;
; nfp_in1[17..16] ; Input ; Info     ; Stuck at GND                                                                          ;
; nfp_in1[13..12] ; Input ; Info     ; Stuck at GND                                                                          ;
; nfp_in1[9..8]   ; Input ; Info     ; Stuck at GND                                                                          ;
; nfp_in1[5..4]   ; Input ; Info     ; Stuck at GND                                                                          ;
; nfp_in1[22]     ; Input ; Info     ; Stuck at VCC                                                                          ;
; nfp_in1[1]      ; Input ; Info     ; Stuck at GND                                                                          ;
; nfp_in1[0]      ; Input ; Info     ; Stuck at VCC                                                                          ;
+-----------------+-------+----------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_Data_read:u2"                                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; y_gyro ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; z_gyro ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; x_acc  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; y_acc  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; z_acc  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; x_mag  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; y_mag  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; z_mag  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 11                          ;
; cycloneiii_ff         ; 388                         ;
;     CLR               ; 43                          ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 113                         ;
;     ENA CLR           ; 137                         ;
;     ENA CLR SLD       ; 2                           ;
;     ENA SLD           ; 24                          ;
;     plain             ; 68                          ;
; cycloneiii_io_obuf    ; 1                           ;
; cycloneiii_lcell_comb ; 8375                        ;
;     arith             ; 1428                        ;
;         1 data inputs ; 14                          ;
;         2 data inputs ; 437                         ;
;         3 data inputs ; 977                         ;
;     normal            ; 6947                        ;
;         0 data inputs ; 46                          ;
;         1 data inputs ; 36                          ;
;         2 data inputs ; 517                         ;
;         3 data inputs ; 1756                        ;
;         4 data inputs ; 4592                        ;
; cycloneiii_mac_mult   ; 16                          ;
; cycloneiii_mac_out    ; 16                          ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 158.60                      ;
; Average LUT depth     ; 95.01                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:45     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Jun 14 17:36:35 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Master -c Master
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file master.v
    Info (12023): Found entity 1: Master File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/Master.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file i2c.v
    Info (12023): Found entity 1: i2c_master File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file i2c_data_read.v
    Info (12023): Found entity 1: I2C_Data_read File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c_Data_read.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file sbus.v
    Info (12023): Found entity 1: SBUS File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/SBUS.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file sbus_data_read.v
    Info (12023): Found entity 1: SBUS_Data_read File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/SBUS_Data_read.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file mypll/mypll.v
    Info (12023): Found entity 1: mypll File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/mypll/mypll.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_program/towa_verilog hdl_program_pd_feedback_control_system/pid_attitude_mixer_ver7_5/pid_attitude_ver7_5/thrust_duty.v
    Info (12023): Found entity 1: Thrust_Duty File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/Thrust_Duty.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_program/towa_verilog hdl_program_pd_feedback_control_system/pid_attitude_mixer_ver7_5/pid_attitude_ver7_5/throttle_gain.v
    Info (12023): Found entity 1: Throttle_Gain File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/Throttle_Gain.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_program/towa_verilog hdl_program_pd_feedback_control_system/pid_attitude_mixer_ver7_5/pid_attitude_ver7_5/pid_controller_roll.v
    Info (12023): Found entity 1: PID_Controller_Roll File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/PID_Controller_Roll.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_program/towa_verilog hdl_program_pd_feedback_control_system/pid_attitude_mixer_ver7_5/pid_attitude_ver7_5/pid_attitude_ver7_5.v
    Info (12023): Found entity 1: PID_Attitude_ver7_5 File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/PID_Attitude_ver7_5.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_program/towa_verilog hdl_program_pd_feedback_control_system/pid_attitude_mixer_ver7_5/pid_attitude_ver7_5/nfp_sub_single.v
    Info (12023): Found entity 1: nfp_sub_single File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_sub_single.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_program/towa_verilog hdl_program_pd_feedback_control_system/pid_attitude_mixer_ver7_5/pid_attitude_ver7_5/nfp_relop_single_block1.v
    Info (12023): Found entity 1: nfp_relop_single_block1 File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_relop_single_block1.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_program/towa_verilog hdl_program_pd_feedback_control_system/pid_attitude_mixer_ver7_5/pid_attitude_ver7_5/nfp_relop_single_block.v
    Info (12023): Found entity 1: nfp_relop_single_block File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_relop_single_block.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_program/towa_verilog hdl_program_pd_feedback_control_system/pid_attitude_mixer_ver7_5/pid_attitude_ver7_5/nfp_relop_single.v
    Info (12023): Found entity 1: nfp_relop_single File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_relop_single.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_program/towa_verilog hdl_program_pd_feedback_control_system/pid_attitude_mixer_ver7_5/pid_attitude_ver7_5/nfp_mul_single.v
    Info (12023): Found entity 1: nfp_mul_single File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_mul_single.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_program/towa_verilog hdl_program_pd_feedback_control_system/pid_attitude_mixer_ver7_5/pid_attitude_ver7_5/nfp_gain_pow2_single.v
    Info (12023): Found entity 1: nfp_gain_pow2_single File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_gain_pow2_single.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_program/towa_verilog hdl_program_pd_feedback_control_system/pid_attitude_mixer_ver7_5/pid_attitude_ver7_5/nfp_convert_single_to_fix_32_en0.v
    Info (12023): Found entity 1: nfp_convert_single_to_fix_32_En0 File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_convert_single_to_fix_32_En0.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_program/towa_verilog hdl_program_pd_feedback_control_system/pid_attitude_mixer_ver7_5/pid_attitude_ver7_5/nfp_convert_sfix_32_en20_to_single.v
    Info (12023): Found entity 1: nfp_convert_sfix_32_En20_to_single File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_convert_sfix_32_En20_to_single.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_program/towa_verilog hdl_program_pd_feedback_control_system/pid_attitude_mixer_ver7_5/pid_attitude_ver7_5/nfp_convert_fix_12_en0_to_single.v
    Info (12023): Found entity 1: nfp_convert_fix_12_En0_to_single File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_convert_fix_12_En0_to_single.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_program/towa_verilog hdl_program_pd_feedback_control_system/pid_attitude_mixer_ver7_5/pid_attitude_ver7_5/nfp_add_single.v
    Info (12023): Found entity 1: nfp_add_single File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_add_single.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_program/towa_verilog hdl_program_pd_feedback_control_system/pid_attitude_mixer_ver7_5/pid_attitude_ver7_5/motor_controller.v
    Info (12023): Found entity 1: Motor_Controller File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/Motor_Controller.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_program/towa_verilog hdl_program_pd_feedback_control_system/pid_attitude_mixer_ver7_5/pid_attitude_ver7_5/motor.v
    Info (12023): Found entity 1: Motor File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/Motor.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_program/towa_verilog hdl_program_pd_feedback_control_system/pid_attitude_mixer_ver7_5/pid_attitude_ver7_5/mixer_block.v
    Info (12023): Found entity 1: Mixer_block File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/Mixer_block.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_program/towa_verilog hdl_program_pd_feedback_control_system/pid_attitude_mixer_ver7_5/pid_attitude_ver7_5/mixer.v
    Info (12023): Found entity 1: Mixer File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/Mixer.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_program/towa_verilog hdl_program_pd_feedback_control_system/pid_attitude_mixer_ver7_5/pid_attitude_ver7_5/duty.v
    Info (12023): Found entity 1: Duty File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/Duty.v Line: 21
Info (12127): Elaborating entity "Master" for the top level hierarchy
Info (12128): Elaborating entity "i2c_master" for hierarchy "i2c_master:u1" File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/Master.v Line: 79
Warning (10036): Verilog HDL or VHDL warning at i2c.v(52): object "slave_M" assigned a value but never read File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 52
Warning (10036): Verilog HDL or VHDL warning at i2c.v(53): object "who_am_i_M" assigned a value but never read File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 53
Warning (10036): Verilog HDL or VHDL warning at i2c.v(54): object "ctrl_regM1" assigned a value but never read File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 54
Warning (10036): Verilog HDL or VHDL warning at i2c.v(55): object "pt_data_cfg" assigned a value but never read File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 55
Warning (10230): Verilog HDL assignment warning at i2c.v(119): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 119
Warning (10230): Verilog HDL assignment warning at i2c.v(138): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 138
Warning (10230): Verilog HDL assignment warning at i2c.v(144): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 144
Warning (10230): Verilog HDL assignment warning at i2c.v(153): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 153
Warning (10230): Verilog HDL assignment warning at i2c.v(158): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 158
Warning (10230): Verilog HDL assignment warning at i2c.v(167): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 167
Warning (10230): Verilog HDL assignment warning at i2c.v(172): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 172
Warning (10230): Verilog HDL assignment warning at i2c.v(181): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 181
Warning (10230): Verilog HDL assignment warning at i2c.v(186): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 186
Warning (10230): Verilog HDL assignment warning at i2c.v(195): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 195
Warning (10230): Verilog HDL assignment warning at i2c.v(199): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 199
Warning (10230): Verilog HDL assignment warning at i2c.v(208): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 208
Warning (10230): Verilog HDL assignment warning at i2c.v(210): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 210
Warning (10230): Verilog HDL assignment warning at i2c.v(217): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 217
Warning (10230): Verilog HDL assignment warning at i2c.v(227): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 227
Warning (10230): Verilog HDL assignment warning at i2c.v(232): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 232
Warning (10230): Verilog HDL assignment warning at i2c.v(241): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 241
Warning (10230): Verilog HDL assignment warning at i2c.v(246): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 246
Warning (10230): Verilog HDL assignment warning at i2c.v(255): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 255
Warning (10230): Verilog HDL assignment warning at i2c.v(260): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 260
Warning (10230): Verilog HDL assignment warning at i2c.v(269): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 269
Warning (10230): Verilog HDL assignment warning at i2c.v(274): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 274
Warning (10230): Verilog HDL assignment warning at i2c.v(283): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 283
Warning (10230): Verilog HDL assignment warning at i2c.v(288): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 288
Warning (10230): Verilog HDL assignment warning at i2c.v(297): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 297
Warning (10230): Verilog HDL assignment warning at i2c.v(302): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 302
Warning (10230): Verilog HDL assignment warning at i2c.v(311): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 311
Warning (10230): Verilog HDL assignment warning at i2c.v(317): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 317
Warning (10230): Verilog HDL assignment warning at i2c.v(326): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 326
Warning (10230): Verilog HDL assignment warning at i2c.v(331): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 331
Warning (10230): Verilog HDL assignment warning at i2c.v(340): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 340
Warning (10230): Verilog HDL assignment warning at i2c.v(345): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 345
Warning (10230): Verilog HDL assignment warning at i2c.v(354): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 354
Warning (10230): Verilog HDL assignment warning at i2c.v(359): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 359
Warning (10230): Verilog HDL assignment warning at i2c.v(368): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 368
Warning (10230): Verilog HDL assignment warning at i2c.v(372): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 372
Warning (10230): Verilog HDL assignment warning at i2c.v(381): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 381
Warning (10230): Verilog HDL assignment warning at i2c.v(384): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 384
Warning (10230): Verilog HDL assignment warning at i2c.v(387): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 387
Warning (10230): Verilog HDL assignment warning at i2c.v(396): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 396
Warning (10230): Verilog HDL assignment warning at i2c.v(401): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 401
Warning (10230): Verilog HDL assignment warning at i2c.v(410): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 410
Warning (10230): Verilog HDL assignment warning at i2c.v(415): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 415
Warning (10230): Verilog HDL assignment warning at i2c.v(424): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 424
Warning (10230): Verilog HDL assignment warning at i2c.v(429): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 429
Warning (10230): Verilog HDL assignment warning at i2c.v(438): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 438
Warning (10230): Verilog HDL assignment warning at i2c.v(443): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 443
Warning (10230): Verilog HDL assignment warning at i2c.v(452): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 452
Warning (10230): Verilog HDL assignment warning at i2c.v(457): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 457
Warning (10230): Verilog HDL assignment warning at i2c.v(466): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 466
Warning (10230): Verilog HDL assignment warning at i2c.v(471): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 471
Warning (10230): Verilog HDL assignment warning at i2c.v(480): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 480
Warning (10230): Verilog HDL assignment warning at i2c.v(486): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 486
Warning (10230): Verilog HDL assignment warning at i2c.v(495): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 495
Warning (10230): Verilog HDL assignment warning at i2c.v(500): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 500
Warning (10230): Verilog HDL assignment warning at i2c.v(509): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 509
Warning (10230): Verilog HDL assignment warning at i2c.v(514): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 514
Warning (10230): Verilog HDL assignment warning at i2c.v(523): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 523
Warning (10230): Verilog HDL assignment warning at i2c.v(528): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 528
Warning (10230): Verilog HDL assignment warning at i2c.v(537): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 537
Warning (10230): Verilog HDL assignment warning at i2c.v(541): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 541
Warning (10230): Verilog HDL assignment warning at i2c.v(550): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 550
Warning (10230): Verilog HDL assignment warning at i2c.v(553): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 553
Warning (10230): Verilog HDL assignment warning at i2c.v(559): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 559
Warning (10230): Verilog HDL assignment warning at i2c.v(568): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 568
Warning (10230): Verilog HDL assignment warning at i2c.v(573): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 573
Warning (10230): Verilog HDL assignment warning at i2c.v(582): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 582
Warning (10230): Verilog HDL assignment warning at i2c.v(587): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 587
Warning (10230): Verilog HDL assignment warning at i2c.v(596): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 596
Warning (10230): Verilog HDL assignment warning at i2c.v(601): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 601
Warning (10230): Verilog HDL assignment warning at i2c.v(610): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 610
Warning (10230): Verilog HDL assignment warning at i2c.v(615): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 615
Warning (10230): Verilog HDL assignment warning at i2c.v(624): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 624
Warning (10230): Verilog HDL assignment warning at i2c.v(629): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 629
Warning (10230): Verilog HDL assignment warning at i2c.v(638): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 638
Warning (10230): Verilog HDL assignment warning at i2c.v(643): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 643
Warning (10230): Verilog HDL assignment warning at i2c.v(652): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 652
Warning (10230): Verilog HDL assignment warning at i2c.v(657): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 657
Warning (10230): Verilog HDL assignment warning at i2c.v(666): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 666
Warning (10230): Verilog HDL assignment warning at i2c.v(672): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 672
Warning (10230): Verilog HDL assignment warning at i2c.v(681): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 681
Warning (10230): Verilog HDL assignment warning at i2c.v(686): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 686
Warning (10230): Verilog HDL assignment warning at i2c.v(695): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 695
Warning (10230): Verilog HDL assignment warning at i2c.v(700): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 700
Warning (10230): Verilog HDL assignment warning at i2c.v(709): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 709
Warning (10230): Verilog HDL assignment warning at i2c.v(714): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 714
Warning (10230): Verilog HDL assignment warning at i2c.v(723): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 723
Warning (10230): Verilog HDL assignment warning at i2c.v(728): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 728
Warning (10230): Verilog HDL assignment warning at i2c.v(737): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 737
Warning (10230): Verilog HDL assignment warning at i2c.v(742): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 742
Warning (10230): Verilog HDL assignment warning at i2c.v(751): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 751
Warning (10230): Verilog HDL assignment warning at i2c.v(755): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 755
Warning (10230): Verilog HDL assignment warning at i2c.v(763): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 763
Warning (10230): Verilog HDL assignment warning at i2c.v(766): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 766
Warning (10230): Verilog HDL assignment warning at i2c.v(776): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 776
Warning (10230): Verilog HDL assignment warning at i2c.v(785): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 785
Warning (10230): Verilog HDL assignment warning at i2c.v(790): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 790
Warning (10230): Verilog HDL assignment warning at i2c.v(799): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 799
Warning (10230): Verilog HDL assignment warning at i2c.v(804): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 804
Warning (10230): Verilog HDL assignment warning at i2c.v(813): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 813
Warning (10230): Verilog HDL assignment warning at i2c.v(818): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 818
Warning (10230): Verilog HDL assignment warning at i2c.v(827): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 827
Warning (10230): Verilog HDL assignment warning at i2c.v(832): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 832
Warning (10230): Verilog HDL assignment warning at i2c.v(841): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 841
Warning (10230): Verilog HDL assignment warning at i2c.v(846): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 846
Warning (10230): Verilog HDL assignment warning at i2c.v(855): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 855
Warning (10230): Verilog HDL assignment warning at i2c.v(860): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 860
Warning (10230): Verilog HDL assignment warning at i2c.v(869): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 869
Warning (10230): Verilog HDL assignment warning at i2c.v(874): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 874
Warning (10230): Verilog HDL assignment warning at i2c.v(883): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 883
Warning (10230): Verilog HDL assignment warning at i2c.v(892): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 892
Warning (10230): Verilog HDL assignment warning at i2c.v(905): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 905
Warning (10230): Verilog HDL assignment warning at i2c.v(914): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 914
Warning (10230): Verilog HDL assignment warning at i2c.v(923): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 923
Warning (10230): Verilog HDL assignment warning at i2c.v(928): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 928
Warning (10230): Verilog HDL assignment warning at i2c.v(937): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 937
Warning (10230): Verilog HDL assignment warning at i2c.v(942): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 942
Warning (10230): Verilog HDL assignment warning at i2c.v(951): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 951
Warning (10230): Verilog HDL assignment warning at i2c.v(956): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 956
Warning (10230): Verilog HDL assignment warning at i2c.v(965): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 965
Warning (10230): Verilog HDL assignment warning at i2c.v(969): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 969
Warning (10230): Verilog HDL assignment warning at i2c.v(978): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 978
Warning (10230): Verilog HDL assignment warning at i2c.v(980): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 980
Warning (10230): Verilog HDL assignment warning at i2c.v(984): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 984
Warning (10230): Verilog HDL assignment warning at i2c.v(994): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 994
Warning (10230): Verilog HDL assignment warning at i2c.v(999): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 999
Warning (10230): Verilog HDL assignment warning at i2c.v(1008): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1008
Warning (10230): Verilog HDL assignment warning at i2c.v(1013): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1013
Warning (10230): Verilog HDL assignment warning at i2c.v(1022): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1022
Warning (10230): Verilog HDL assignment warning at i2c.v(1027): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1027
Warning (10230): Verilog HDL assignment warning at i2c.v(1036): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1036
Warning (10230): Verilog HDL assignment warning at i2c.v(1041): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1041
Warning (10230): Verilog HDL assignment warning at i2c.v(1050): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1050
Warning (10230): Verilog HDL assignment warning at i2c.v(1055): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1055
Warning (10230): Verilog HDL assignment warning at i2c.v(1064): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1064
Warning (10230): Verilog HDL assignment warning at i2c.v(1069): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1069
Warning (10230): Verilog HDL assignment warning at i2c.v(1078): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1078
Warning (10230): Verilog HDL assignment warning at i2c.v(1084): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1084
Warning (10230): Verilog HDL assignment warning at i2c.v(1093): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1093
Warning (10230): Verilog HDL assignment warning at i2c.v(1098): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1098
Warning (10230): Verilog HDL assignment warning at i2c.v(1107): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1107
Warning (10230): Verilog HDL assignment warning at i2c.v(1112): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1112
Warning (10230): Verilog HDL assignment warning at i2c.v(1121): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1121
Warning (10230): Verilog HDL assignment warning at i2c.v(1126): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1126
Warning (10230): Verilog HDL assignment warning at i2c.v(1135): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1135
Warning (10230): Verilog HDL assignment warning at i2c.v(1139): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1139
Warning (10230): Verilog HDL assignment warning at i2c.v(1148): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1148
Warning (10230): Verilog HDL assignment warning at i2c.v(1151): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1151
Warning (10230): Verilog HDL assignment warning at i2c.v(1154): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1154
Warning (10230): Verilog HDL assignment warning at i2c.v(1163): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1163
Warning (10230): Verilog HDL assignment warning at i2c.v(1168): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1168
Warning (10230): Verilog HDL assignment warning at i2c.v(1177): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1177
Warning (10230): Verilog HDL assignment warning at i2c.v(1182): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1182
Warning (10230): Verilog HDL assignment warning at i2c.v(1191): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1191
Warning (10230): Verilog HDL assignment warning at i2c.v(1196): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1196
Warning (10230): Verilog HDL assignment warning at i2c.v(1205): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1205
Warning (10230): Verilog HDL assignment warning at i2c.v(1211): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1211
Warning (10230): Verilog HDL assignment warning at i2c.v(1220): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1220
Warning (10230): Verilog HDL assignment warning at i2c.v(1225): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1225
Warning (10230): Verilog HDL assignment warning at i2c.v(1234): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1234
Warning (10230): Verilog HDL assignment warning at i2c.v(1239): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1239
Warning (10230): Verilog HDL assignment warning at i2c.v(1248): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1248
Warning (10230): Verilog HDL assignment warning at i2c.v(1253): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1253
Warning (10230): Verilog HDL assignment warning at i2c.v(1262): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1262
Warning (10230): Verilog HDL assignment warning at i2c.v(1266): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1266
Warning (10230): Verilog HDL assignment warning at i2c.v(1275): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1275
Warning (10230): Verilog HDL assignment warning at i2c.v(1278): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1278
Warning (10230): Verilog HDL assignment warning at i2c.v(1281): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1281
Warning (10230): Verilog HDL assignment warning at i2c.v(1290): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1290
Warning (10230): Verilog HDL assignment warning at i2c.v(1295): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1295
Warning (10230): Verilog HDL assignment warning at i2c.v(1304): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1304
Warning (10230): Verilog HDL assignment warning at i2c.v(1309): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1309
Warning (10230): Verilog HDL assignment warning at i2c.v(1318): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1318
Warning (10230): Verilog HDL assignment warning at i2c.v(1323): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1323
Warning (10230): Verilog HDL assignment warning at i2c.v(1332): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1332
Warning (10230): Verilog HDL assignment warning at i2c.v(1337): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1337
Warning (10230): Verilog HDL assignment warning at i2c.v(1346): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1346
Warning (10230): Verilog HDL assignment warning at i2c.v(1351): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1351
Warning (10230): Verilog HDL assignment warning at i2c.v(1360): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1360
Warning (10230): Verilog HDL assignment warning at i2c.v(1365): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1365
Warning (10230): Verilog HDL assignment warning at i2c.v(1374): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1374
Warning (10230): Verilog HDL assignment warning at i2c.v(1378): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1378
Warning (10230): Verilog HDL assignment warning at i2c.v(1392): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1392
Warning (10230): Verilog HDL assignment warning at i2c.v(1399): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1399
Warning (10230): Verilog HDL assignment warning at i2c.v(1406): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1406
Warning (10230): Verilog HDL assignment warning at i2c.v(1413): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1413
Warning (10230): Verilog HDL assignment warning at i2c.v(1420): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1420
Warning (10230): Verilog HDL assignment warning at i2c.v(1424): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1424
Warning (10230): Verilog HDL assignment warning at i2c.v(1434): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1434
Warning (10230): Verilog HDL assignment warning at i2c.v(1438): truncated value with size 32 to match size of target (22) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1438
Warning (10230): Verilog HDL assignment warning at i2c.v(1451): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1451
Warning (10230): Verilog HDL assignment warning at i2c.v(1467): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1467
Warning (10230): Verilog HDL assignment warning at i2c.v(1473): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1473
Warning (10230): Verilog HDL assignment warning at i2c.v(1482): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1482
Warning (10230): Verilog HDL assignment warning at i2c.v(1487): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1487
Warning (10230): Verilog HDL assignment warning at i2c.v(1496): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1496
Warning (10230): Verilog HDL assignment warning at i2c.v(1501): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1501
Warning (10230): Verilog HDL assignment warning at i2c.v(1510): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1510
Warning (10230): Verilog HDL assignment warning at i2c.v(1515): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1515
Warning (10230): Verilog HDL assignment warning at i2c.v(1524): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1524
Warning (10230): Verilog HDL assignment warning at i2c.v(1528): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1528
Warning (10230): Verilog HDL assignment warning at i2c.v(1537): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1537
Warning (10230): Verilog HDL assignment warning at i2c.v(1539): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1539
Warning (10230): Verilog HDL assignment warning at i2c.v(1544): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1544
Warning (10230): Verilog HDL assignment warning at i2c.v(1554): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1554
Warning (10230): Verilog HDL assignment warning at i2c.v(1559): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1559
Warning (10230): Verilog HDL assignment warning at i2c.v(1568): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1568
Warning (10230): Verilog HDL assignment warning at i2c.v(1573): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1573
Warning (10230): Verilog HDL assignment warning at i2c.v(1582): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1582
Warning (10230): Verilog HDL assignment warning at i2c.v(1587): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1587
Warning (10230): Verilog HDL assignment warning at i2c.v(1596): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1596
Warning (10230): Verilog HDL assignment warning at i2c.v(1601): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1601
Warning (10230): Verilog HDL assignment warning at i2c.v(1610): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1610
Warning (10230): Verilog HDL assignment warning at i2c.v(1615): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1615
Warning (10230): Verilog HDL assignment warning at i2c.v(1624): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1624
Warning (10230): Verilog HDL assignment warning at i2c.v(1629): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1629
Warning (10230): Verilog HDL assignment warning at i2c.v(1638): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1638
Warning (10230): Verilog HDL assignment warning at i2c.v(1644): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1644
Warning (10230): Verilog HDL assignment warning at i2c.v(1653): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1653
Warning (10230): Verilog HDL assignment warning at i2c.v(1658): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1658
Warning (10230): Verilog HDL assignment warning at i2c.v(1667): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1667
Warning (10230): Verilog HDL assignment warning at i2c.v(1672): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1672
Warning (10230): Verilog HDL assignment warning at i2c.v(1681): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1681
Warning (10230): Verilog HDL assignment warning at i2c.v(1686): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1686
Warning (10230): Verilog HDL assignment warning at i2c.v(1695): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1695
Warning (10230): Verilog HDL assignment warning at i2c.v(1699): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1699
Warning (10230): Verilog HDL assignment warning at i2c.v(1708): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1708
Warning (10230): Verilog HDL assignment warning at i2c.v(1711): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1711
Warning (10230): Verilog HDL assignment warning at i2c.v(1714): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1714
Warning (10230): Verilog HDL assignment warning at i2c.v(1723): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1723
Warning (10230): Verilog HDL assignment warning at i2c.v(1728): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1728
Warning (10230): Verilog HDL assignment warning at i2c.v(1737): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1737
Warning (10230): Verilog HDL assignment warning at i2c.v(1742): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1742
Warning (10230): Verilog HDL assignment warning at i2c.v(1751): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1751
Warning (10230): Verilog HDL assignment warning at i2c.v(1756): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1756
Warning (10230): Verilog HDL assignment warning at i2c.v(1765): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1765
Warning (10230): Verilog HDL assignment warning at i2c.v(1770): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1770
Warning (10230): Verilog HDL assignment warning at i2c.v(1779): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1779
Warning (10230): Verilog HDL assignment warning at i2c.v(1784): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1784
Warning (10230): Verilog HDL assignment warning at i2c.v(1793): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1793
Warning (10230): Verilog HDL assignment warning at i2c.v(1798): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1798
Warning (10230): Verilog HDL assignment warning at i2c.v(1807): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1807
Warning (10230): Verilog HDL assignment warning at i2c.v(1813): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1813
Warning (10230): Verilog HDL assignment warning at i2c.v(1822): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1822
Warning (10230): Verilog HDL assignment warning at i2c.v(1827): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1827
Warning (10230): Verilog HDL assignment warning at i2c.v(1836): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1836
Warning (10230): Verilog HDL assignment warning at i2c.v(1841): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1841
Warning (10230): Verilog HDL assignment warning at i2c.v(1850): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1850
Warning (10230): Verilog HDL assignment warning at i2c.v(1855): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1855
Warning (10230): Verilog HDL assignment warning at i2c.v(1864): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1864
Warning (10230): Verilog HDL assignment warning at i2c.v(1868): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1868
Warning (10230): Verilog HDL assignment warning at i2c.v(1877): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1877
Warning (10230): Verilog HDL assignment warning at i2c.v(1880): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1880
Warning (10230): Verilog HDL assignment warning at i2c.v(1884): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1884
Warning (10230): Verilog HDL assignment warning at i2c.v(1893): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1893
Warning (10230): Verilog HDL assignment warning at i2c.v(1898): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1898
Warning (10230): Verilog HDL assignment warning at i2c.v(1907): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1907
Warning (10230): Verilog HDL assignment warning at i2c.v(1912): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1912
Warning (10230): Verilog HDL assignment warning at i2c.v(1921): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1921
Warning (10230): Verilog HDL assignment warning at i2c.v(1926): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1926
Warning (10230): Verilog HDL assignment warning at i2c.v(1935): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1935
Warning (10230): Verilog HDL assignment warning at i2c.v(1940): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1940
Warning (10230): Verilog HDL assignment warning at i2c.v(1949): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1949
Warning (10230): Verilog HDL assignment warning at i2c.v(1954): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1954
Warning (10230): Verilog HDL assignment warning at i2c.v(1963): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1963
Warning (10230): Verilog HDL assignment warning at i2c.v(1968): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1968
Warning (10230): Verilog HDL assignment warning at i2c.v(1977): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1977
Warning (10230): Verilog HDL assignment warning at i2c.v(1982): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1982
Warning (10230): Verilog HDL assignment warning at i2c.v(1991): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1991
Warning (10230): Verilog HDL assignment warning at i2c.v(1997): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 1997
Warning (10230): Verilog HDL assignment warning at i2c.v(2006): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2006
Warning (10230): Verilog HDL assignment warning at i2c.v(2011): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2011
Warning (10230): Verilog HDL assignment warning at i2c.v(2020): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2020
Warning (10230): Verilog HDL assignment warning at i2c.v(2025): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2025
Warning (10230): Verilog HDL assignment warning at i2c.v(2034): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2034
Warning (10230): Verilog HDL assignment warning at i2c.v(2039): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2039
Warning (10230): Verilog HDL assignment warning at i2c.v(2048): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2048
Warning (10230): Verilog HDL assignment warning at i2c.v(2053): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2053
Warning (10230): Verilog HDL assignment warning at i2c.v(2062): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2062
Warning (10230): Verilog HDL assignment warning at i2c.v(2067): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2067
Warning (10230): Verilog HDL assignment warning at i2c.v(2076): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2076
Warning (10230): Verilog HDL assignment warning at i2c.v(2080): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2080
Warning (10230): Verilog HDL assignment warning at i2c.v(2088): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2088
Warning (10230): Verilog HDL assignment warning at i2c.v(2091): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2091
Warning (10230): Verilog HDL assignment warning at i2c.v(2101): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2101
Warning (10230): Verilog HDL assignment warning at i2c.v(2110): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2110
Warning (10230): Verilog HDL assignment warning at i2c.v(2115): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2115
Warning (10230): Verilog HDL assignment warning at i2c.v(2124): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2124
Warning (10230): Verilog HDL assignment warning at i2c.v(2129): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2129
Warning (10230): Verilog HDL assignment warning at i2c.v(2138): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2138
Warning (10230): Verilog HDL assignment warning at i2c.v(2143): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2143
Warning (10230): Verilog HDL assignment warning at i2c.v(2152): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2152
Warning (10230): Verilog HDL assignment warning at i2c.v(2157): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2157
Warning (10230): Verilog HDL assignment warning at i2c.v(2166): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2166
Warning (10230): Verilog HDL assignment warning at i2c.v(2171): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2171
Warning (10230): Verilog HDL assignment warning at i2c.v(2180): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2180
Warning (10230): Verilog HDL assignment warning at i2c.v(2185): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2185
Warning (10230): Verilog HDL assignment warning at i2c.v(2194): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2194
Warning (10230): Verilog HDL assignment warning at i2c.v(2199): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2199
Warning (10230): Verilog HDL assignment warning at i2c.v(2208): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2208
Warning (10230): Verilog HDL assignment warning at i2c.v(2215): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2215
Warning (10230): Verilog HDL assignment warning at i2c.v(2228): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2228
Warning (10230): Verilog HDL assignment warning at i2c.v(2235): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2235
Warning (10230): Verilog HDL assignment warning at i2c.v(2244): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2244
Warning (10230): Verilog HDL assignment warning at i2c.v(2249): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2249
Warning (10230): Verilog HDL assignment warning at i2c.v(2258): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2258
Warning (10230): Verilog HDL assignment warning at i2c.v(2263): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2263
Warning (10230): Verilog HDL assignment warning at i2c.v(2272): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2272
Warning (10230): Verilog HDL assignment warning at i2c.v(2277): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2277
Warning (10230): Verilog HDL assignment warning at i2c.v(2286): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2286
Warning (10230): Verilog HDL assignment warning at i2c.v(2290): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2290
Warning (10230): Verilog HDL assignment warning at i2c.v(2299): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2299
Warning (10230): Verilog HDL assignment warning at i2c.v(2301): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2301
Warning (10230): Verilog HDL assignment warning at i2c.v(2305): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2305
Warning (10230): Verilog HDL assignment warning at i2c.v(2315): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2315
Warning (10230): Verilog HDL assignment warning at i2c.v(2320): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2320
Warning (10230): Verilog HDL assignment warning at i2c.v(2329): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2329
Warning (10230): Verilog HDL assignment warning at i2c.v(2334): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2334
Warning (10230): Verilog HDL assignment warning at i2c.v(2343): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2343
Warning (10230): Verilog HDL assignment warning at i2c.v(2348): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2348
Warning (10230): Verilog HDL assignment warning at i2c.v(2357): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2357
Warning (10230): Verilog HDL assignment warning at i2c.v(2362): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2362
Warning (10230): Verilog HDL assignment warning at i2c.v(2371): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2371
Warning (10230): Verilog HDL assignment warning at i2c.v(2376): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2376
Warning (10230): Verilog HDL assignment warning at i2c.v(2385): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2385
Warning (10230): Verilog HDL assignment warning at i2c.v(2390): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2390
Warning (10230): Verilog HDL assignment warning at i2c.v(2399): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2399
Warning (10230): Verilog HDL assignment warning at i2c.v(2405): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2405
Warning (10230): Verilog HDL assignment warning at i2c.v(2414): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2414
Warning (10230): Verilog HDL assignment warning at i2c.v(2419): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2419
Warning (10230): Verilog HDL assignment warning at i2c.v(2428): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2428
Warning (10230): Verilog HDL assignment warning at i2c.v(2433): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2433
Warning (10230): Verilog HDL assignment warning at i2c.v(2442): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2442
Warning (10230): Verilog HDL assignment warning at i2c.v(2447): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2447
Warning (10230): Verilog HDL assignment warning at i2c.v(2456): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2456
Warning (10230): Verilog HDL assignment warning at i2c.v(2460): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2460
Warning (10230): Verilog HDL assignment warning at i2c.v(2469): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2469
Warning (10230): Verilog HDL assignment warning at i2c.v(2472): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2472
Warning (10230): Verilog HDL assignment warning at i2c.v(2475): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2475
Warning (10230): Verilog HDL assignment warning at i2c.v(2484): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2484
Warning (10230): Verilog HDL assignment warning at i2c.v(2489): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2489
Warning (10230): Verilog HDL assignment warning at i2c.v(2498): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2498
Warning (10230): Verilog HDL assignment warning at i2c.v(2503): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2503
Warning (10230): Verilog HDL assignment warning at i2c.v(2512): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2512
Warning (10230): Verilog HDL assignment warning at i2c.v(2517): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2517
Warning (10230): Verilog HDL assignment warning at i2c.v(2526): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2526
Warning (10230): Verilog HDL assignment warning at i2c.v(2532): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2532
Warning (10230): Verilog HDL assignment warning at i2c.v(2541): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2541
Warning (10230): Verilog HDL assignment warning at i2c.v(2546): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2546
Warning (10230): Verilog HDL assignment warning at i2c.v(2555): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2555
Warning (10230): Verilog HDL assignment warning at i2c.v(2560): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2560
Warning (10230): Verilog HDL assignment warning at i2c.v(2569): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2569
Warning (10230): Verilog HDL assignment warning at i2c.v(2574): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2574
Warning (10230): Verilog HDL assignment warning at i2c.v(2583): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2583
Warning (10230): Verilog HDL assignment warning at i2c.v(2587): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2587
Warning (10230): Verilog HDL assignment warning at i2c.v(2596): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2596
Warning (10230): Verilog HDL assignment warning at i2c.v(2599): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2599
Warning (10230): Verilog HDL assignment warning at i2c.v(2602): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2602
Warning (10230): Verilog HDL assignment warning at i2c.v(2611): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2611
Warning (10230): Verilog HDL assignment warning at i2c.v(2616): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2616
Warning (10230): Verilog HDL assignment warning at i2c.v(2625): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2625
Warning (10230): Verilog HDL assignment warning at i2c.v(2630): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2630
Warning (10230): Verilog HDL assignment warning at i2c.v(2639): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2639
Warning (10230): Verilog HDL assignment warning at i2c.v(2644): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2644
Warning (10230): Verilog HDL assignment warning at i2c.v(2653): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2653
Warning (10230): Verilog HDL assignment warning at i2c.v(2658): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2658
Warning (10230): Verilog HDL assignment warning at i2c.v(2667): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2667
Warning (10230): Verilog HDL assignment warning at i2c.v(2672): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2672
Warning (10230): Verilog HDL assignment warning at i2c.v(2681): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2681
Warning (10230): Verilog HDL assignment warning at i2c.v(2686): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2686
Warning (10230): Verilog HDL assignment warning at i2c.v(2695): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2695
Warning (10230): Verilog HDL assignment warning at i2c.v(2699): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2699
Warning (10230): Verilog HDL assignment warning at i2c.v(2712): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2712
Warning (10230): Verilog HDL assignment warning at i2c.v(2719): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2719
Warning (10230): Verilog HDL assignment warning at i2c.v(2723): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2723
Warning (10230): Verilog HDL assignment warning at i2c.v(2732): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2732
Warning (10230): Verilog HDL assignment warning at i2c.v(2736): truncated value with size 32 to match size of target (22) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2736
Warning (10230): Verilog HDL assignment warning at i2c.v(2749): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2749
Warning (10230): Verilog HDL assignment warning at i2c.v(2765): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2765
Warning (10230): Verilog HDL assignment warning at i2c.v(2771): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2771
Warning (10230): Verilog HDL assignment warning at i2c.v(2780): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2780
Warning (10230): Verilog HDL assignment warning at i2c.v(2785): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2785
Warning (10230): Verilog HDL assignment warning at i2c.v(2794): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2794
Warning (10230): Verilog HDL assignment warning at i2c.v(2799): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2799
Warning (10230): Verilog HDL assignment warning at i2c.v(2808): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2808
Warning (10230): Verilog HDL assignment warning at i2c.v(2813): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2813
Warning (10230): Verilog HDL assignment warning at i2c.v(2822): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2822
Warning (10230): Verilog HDL assignment warning at i2c.v(2826): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2826
Warning (10230): Verilog HDL assignment warning at i2c.v(2835): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2835
Warning (10230): Verilog HDL assignment warning at i2c.v(2837): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2837
Warning (10230): Verilog HDL assignment warning at i2c.v(2842): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2842
Warning (10230): Verilog HDL assignment warning at i2c.v(2852): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2852
Warning (10230): Verilog HDL assignment warning at i2c.v(2857): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2857
Warning (10230): Verilog HDL assignment warning at i2c.v(2866): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2866
Warning (10230): Verilog HDL assignment warning at i2c.v(2871): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2871
Warning (10230): Verilog HDL assignment warning at i2c.v(2880): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2880
Warning (10230): Verilog HDL assignment warning at i2c.v(2885): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2885
Warning (10230): Verilog HDL assignment warning at i2c.v(2894): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2894
Warning (10230): Verilog HDL assignment warning at i2c.v(2899): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2899
Warning (10230): Verilog HDL assignment warning at i2c.v(2908): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2908
Warning (10230): Verilog HDL assignment warning at i2c.v(2913): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2913
Warning (10230): Verilog HDL assignment warning at i2c.v(2922): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2922
Warning (10230): Verilog HDL assignment warning at i2c.v(2927): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2927
Warning (10230): Verilog HDL assignment warning at i2c.v(2936): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2936
Warning (10230): Verilog HDL assignment warning at i2c.v(2942): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2942
Warning (10230): Verilog HDL assignment warning at i2c.v(2951): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2951
Warning (10230): Verilog HDL assignment warning at i2c.v(2956): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2956
Warning (10230): Verilog HDL assignment warning at i2c.v(2965): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2965
Warning (10230): Verilog HDL assignment warning at i2c.v(2970): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2970
Warning (10230): Verilog HDL assignment warning at i2c.v(2979): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2979
Warning (10230): Verilog HDL assignment warning at i2c.v(2984): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2984
Warning (10230): Verilog HDL assignment warning at i2c.v(2993): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2993
Warning (10230): Verilog HDL assignment warning at i2c.v(2997): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 2997
Warning (10230): Verilog HDL assignment warning at i2c.v(3006): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3006
Warning (10230): Verilog HDL assignment warning at i2c.v(3009): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3009
Warning (10230): Verilog HDL assignment warning at i2c.v(3013): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3013
Warning (10230): Verilog HDL assignment warning at i2c.v(3022): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3022
Warning (10230): Verilog HDL assignment warning at i2c.v(3027): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3027
Warning (10230): Verilog HDL assignment warning at i2c.v(3036): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3036
Warning (10230): Verilog HDL assignment warning at i2c.v(3041): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3041
Warning (10230): Verilog HDL assignment warning at i2c.v(3050): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3050
Warning (10230): Verilog HDL assignment warning at i2c.v(3055): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3055
Warning (10230): Verilog HDL assignment warning at i2c.v(3064): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3064
Warning (10230): Verilog HDL assignment warning at i2c.v(3069): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3069
Warning (10230): Verilog HDL assignment warning at i2c.v(3078): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3078
Warning (10230): Verilog HDL assignment warning at i2c.v(3083): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3083
Warning (10230): Verilog HDL assignment warning at i2c.v(3092): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3092
Warning (10230): Verilog HDL assignment warning at i2c.v(3097): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3097
Warning (10230): Verilog HDL assignment warning at i2c.v(3106): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3106
Warning (10230): Verilog HDL assignment warning at i2c.v(3112): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3112
Warning (10230): Verilog HDL assignment warning at i2c.v(3121): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3121
Warning (10230): Verilog HDL assignment warning at i2c.v(3126): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3126
Warning (10230): Verilog HDL assignment warning at i2c.v(3135): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3135
Warning (10230): Verilog HDL assignment warning at i2c.v(3140): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3140
Warning (10230): Verilog HDL assignment warning at i2c.v(3149): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3149
Warning (10230): Verilog HDL assignment warning at i2c.v(3154): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3154
Warning (10230): Verilog HDL assignment warning at i2c.v(3163): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3163
Warning (10230): Verilog HDL assignment warning at i2c.v(3167): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3167
Warning (10230): Verilog HDL assignment warning at i2c.v(3176): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3176
Warning (10230): Verilog HDL assignment warning at i2c.v(3179): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3179
Warning (10230): Verilog HDL assignment warning at i2c.v(3183): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3183
Warning (10230): Verilog HDL assignment warning at i2c.v(3192): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3192
Warning (10230): Verilog HDL assignment warning at i2c.v(3197): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3197
Warning (10230): Verilog HDL assignment warning at i2c.v(3206): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3206
Warning (10230): Verilog HDL assignment warning at i2c.v(3211): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3211
Warning (10230): Verilog HDL assignment warning at i2c.v(3220): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3220
Warning (10230): Verilog HDL assignment warning at i2c.v(3225): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3225
Warning (10230): Verilog HDL assignment warning at i2c.v(3234): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3234
Warning (10230): Verilog HDL assignment warning at i2c.v(3239): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3239
Warning (10230): Verilog HDL assignment warning at i2c.v(3248): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3248
Warning (10230): Verilog HDL assignment warning at i2c.v(3253): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3253
Warning (10230): Verilog HDL assignment warning at i2c.v(3268): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3268
Warning (10230): Verilog HDL assignment warning at i2c.v(3273): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3273
Warning (10230): Verilog HDL assignment warning at i2c.v(3283): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3283
Warning (10230): Verilog HDL assignment warning at i2c.v(3288): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3288
Warning (10230): Verilog HDL assignment warning at i2c.v(3297): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3297
Warning (10230): Verilog HDL assignment warning at i2c.v(3304): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3304
Warning (10230): Verilog HDL assignment warning at i2c.v(3313): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3313
Warning (10230): Verilog HDL assignment warning at i2c.v(3318): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3318
Warning (10230): Verilog HDL assignment warning at i2c.v(3327): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3327
Warning (10230): Verilog HDL assignment warning at i2c.v(3331): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3331
Warning (10230): Verilog HDL assignment warning at i2c.v(3340): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3340
Warning (10230): Verilog HDL assignment warning at i2c.v(3345): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3345
Warning (10230): Verilog HDL assignment warning at i2c.v(3370): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3370
Warning (10230): Verilog HDL assignment warning at i2c.v(3374): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3374
Warning (10230): Verilog HDL assignment warning at i2c.v(3383): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3383
Warning (10230): Verilog HDL assignment warning at i2c.v(3389): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3389
Warning (10230): Verilog HDL assignment warning at i2c.v(3398): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3398
Warning (10230): Verilog HDL assignment warning at i2c.v(3402): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3402
Warning (10230): Verilog HDL assignment warning at i2c.v(3410): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3410
Warning (10230): Verilog HDL assignment warning at i2c.v(3415): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3415
Warning (10230): Verilog HDL assignment warning at i2c.v(3422): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3422
Warning (10230): Verilog HDL assignment warning at i2c.v(3426): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3426
Warning (10230): Verilog HDL assignment warning at i2c.v(3431): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3431
Warning (10230): Verilog HDL assignment warning at i2c.v(3432): truncated value with size 32 to match size of target (4) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3432
Warning (10230): Verilog HDL assignment warning at i2c.v(3436): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3436
Warning (10230): Verilog HDL assignment warning at i2c.v(3445): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3445
Warning (10230): Verilog HDL assignment warning at i2c.v(3450): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3450
Warning (10230): Verilog HDL assignment warning at i2c.v(3459): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3459
Warning (10230): Verilog HDL assignment warning at i2c.v(3464): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3464
Warning (10230): Verilog HDL assignment warning at i2c.v(3473): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3473
Warning (10230): Verilog HDL assignment warning at i2c.v(3478): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3478
Warning (10230): Verilog HDL assignment warning at i2c.v(3487): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3487
Warning (10230): Verilog HDL assignment warning at i2c.v(3491): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3491
Warning (10230): Verilog HDL assignment warning at i2c.v(3499): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3499
Warning (10230): Verilog HDL assignment warning at i2c.v(3502): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3502
Warning (10230): Verilog HDL assignment warning at i2c.v(3512): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3512
Warning (10230): Verilog HDL assignment warning at i2c.v(3517): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3517
Warning (10230): Verilog HDL assignment warning at i2c.v(3526): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3526
Warning (10230): Verilog HDL assignment warning at i2c.v(3531): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3531
Warning (10230): Verilog HDL assignment warning at i2c.v(3540): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3540
Warning (10230): Verilog HDL assignment warning at i2c.v(3545): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3545
Warning (10230): Verilog HDL assignment warning at i2c.v(3554): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3554
Warning (10230): Verilog HDL assignment warning at i2c.v(3559): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3559
Warning (10230): Verilog HDL assignment warning at i2c.v(3568): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3568
Warning (10230): Verilog HDL assignment warning at i2c.v(3573): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3573
Warning (10230): Verilog HDL assignment warning at i2c.v(3582): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3582
Warning (10230): Verilog HDL assignment warning at i2c.v(3587): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3587
Warning (10230): Verilog HDL assignment warning at i2c.v(3596): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3596
Warning (10230): Verilog HDL assignment warning at i2c.v(3600): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3600
Warning (10230): Verilog HDL assignment warning at i2c.v(3609): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3609
Warning (10230): Verilog HDL assignment warning at i2c.v(3610): truncated value with size 22 to match size of target (19) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3610
Warning (10230): Verilog HDL assignment warning at i2c.v(3613): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3613
Warning (10230): Verilog HDL assignment warning at i2c.v(3614): truncated value with size 32 to match size of target (19) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3614
Warning (10230): Verilog HDL assignment warning at i2c.v(3618): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3618
Warning (10230): Verilog HDL assignment warning at i2c.v(3632): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3632
Warning (10230): Verilog HDL assignment warning at i2c.v(3641): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3641
Warning (10230): Verilog HDL assignment warning at i2c.v(3646): truncated value with size 32 to match size of target (19) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3646
Warning (10230): Verilog HDL assignment warning at i2c.v(3655): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3655
Warning (10230): Verilog HDL assignment warning at i2c.v(3659): truncated value with size 32 to match size of target (19) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3659
Warning (10230): Verilog HDL assignment warning at i2c.v(3675): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3675
Warning (10230): Verilog HDL assignment warning at i2c.v(3692): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3692
Warning (10230): Verilog HDL assignment warning at i2c.v(3698): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3698
Warning (10230): Verilog HDL assignment warning at i2c.v(3707): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3707
Warning (10230): Verilog HDL assignment warning at i2c.v(3712): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3712
Warning (10230): Verilog HDL assignment warning at i2c.v(3721): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3721
Warning (10230): Verilog HDL assignment warning at i2c.v(3726): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3726
Warning (10230): Verilog HDL assignment warning at i2c.v(3735): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3735
Warning (10230): Verilog HDL assignment warning at i2c.v(3740): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3740
Warning (10230): Verilog HDL assignment warning at i2c.v(3749): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3749
Warning (10230): Verilog HDL assignment warning at i2c.v(3753): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3753
Warning (10230): Verilog HDL assignment warning at i2c.v(3762): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3762
Warning (10230): Verilog HDL assignment warning at i2c.v(3764): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3764
Warning (10230): Verilog HDL assignment warning at i2c.v(3769): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3769
Warning (10230): Verilog HDL assignment warning at i2c.v(3779): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3779
Warning (10230): Verilog HDL assignment warning at i2c.v(3784): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3784
Warning (10230): Verilog HDL assignment warning at i2c.v(3793): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3793
Warning (10230): Verilog HDL assignment warning at i2c.v(3798): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3798
Warning (10230): Verilog HDL assignment warning at i2c.v(3807): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3807
Warning (10230): Verilog HDL assignment warning at i2c.v(3812): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3812
Warning (10230): Verilog HDL assignment warning at i2c.v(3821): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3821
Warning (10230): Verilog HDL assignment warning at i2c.v(3826): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3826
Warning (10230): Verilog HDL assignment warning at i2c.v(3835): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3835
Warning (10230): Verilog HDL assignment warning at i2c.v(3840): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3840
Warning (10230): Verilog HDL assignment warning at i2c.v(3849): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3849
Warning (10230): Verilog HDL assignment warning at i2c.v(3854): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3854
Warning (10230): Verilog HDL assignment warning at i2c.v(3863): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3863
Warning (10230): Verilog HDL assignment warning at i2c.v(3869): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3869
Warning (10230): Verilog HDL assignment warning at i2c.v(3878): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3878
Warning (10230): Verilog HDL assignment warning at i2c.v(3883): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3883
Warning (10230): Verilog HDL assignment warning at i2c.v(3892): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3892
Warning (10230): Verilog HDL assignment warning at i2c.v(3897): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3897
Warning (10230): Verilog HDL assignment warning at i2c.v(3906): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3906
Warning (10230): Verilog HDL assignment warning at i2c.v(3911): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3911
Warning (10230): Verilog HDL assignment warning at i2c.v(3920): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3920
Warning (10230): Verilog HDL assignment warning at i2c.v(3924): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3924
Warning (10230): Verilog HDL assignment warning at i2c.v(3933): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3933
Warning (10230): Verilog HDL assignment warning at i2c.v(3936): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3936
Warning (10230): Verilog HDL assignment warning at i2c.v(3939): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3939
Warning (10230): Verilog HDL assignment warning at i2c.v(3948): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3948
Warning (10230): Verilog HDL assignment warning at i2c.v(3953): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3953
Warning (10230): Verilog HDL assignment warning at i2c.v(3962): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3962
Warning (10230): Verilog HDL assignment warning at i2c.v(3967): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3967
Warning (10230): Verilog HDL assignment warning at i2c.v(3976): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3976
Warning (10230): Verilog HDL assignment warning at i2c.v(3981): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3981
Warning (10230): Verilog HDL assignment warning at i2c.v(3990): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3990
Warning (10230): Verilog HDL assignment warning at i2c.v(3995): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 3995
Warning (10230): Verilog HDL assignment warning at i2c.v(4004): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4004
Warning (10230): Verilog HDL assignment warning at i2c.v(4009): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4009
Warning (10230): Verilog HDL assignment warning at i2c.v(4018): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4018
Warning (10230): Verilog HDL assignment warning at i2c.v(4023): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4023
Warning (10230): Verilog HDL assignment warning at i2c.v(4032): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4032
Warning (10230): Verilog HDL assignment warning at i2c.v(4038): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4038
Warning (10230): Verilog HDL assignment warning at i2c.v(4047): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4047
Warning (10230): Verilog HDL assignment warning at i2c.v(4052): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4052
Warning (10230): Verilog HDL assignment warning at i2c.v(4061): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4061
Warning (10230): Verilog HDL assignment warning at i2c.v(4066): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4066
Warning (10230): Verilog HDL assignment warning at i2c.v(4075): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4075
Warning (10230): Verilog HDL assignment warning at i2c.v(4080): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4080
Warning (10230): Verilog HDL assignment warning at i2c.v(4089): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4089
Warning (10230): Verilog HDL assignment warning at i2c.v(4093): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4093
Warning (10230): Verilog HDL assignment warning at i2c.v(4102): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4102
Warning (10230): Verilog HDL assignment warning at i2c.v(4105): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4105
Warning (10230): Verilog HDL assignment warning at i2c.v(4109): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4109
Warning (10230): Verilog HDL assignment warning at i2c.v(4118): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4118
Warning (10230): Verilog HDL assignment warning at i2c.v(4123): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4123
Warning (10230): Verilog HDL assignment warning at i2c.v(4132): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4132
Warning (10230): Verilog HDL assignment warning at i2c.v(4137): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4137
Warning (10230): Verilog HDL assignment warning at i2c.v(4146): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4146
Warning (10230): Verilog HDL assignment warning at i2c.v(4151): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4151
Warning (10230): Verilog HDL assignment warning at i2c.v(4160): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4160
Warning (10230): Verilog HDL assignment warning at i2c.v(4165): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4165
Warning (10230): Verilog HDL assignment warning at i2c.v(4174): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4174
Warning (10230): Verilog HDL assignment warning at i2c.v(4179): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4179
Warning (10230): Verilog HDL assignment warning at i2c.v(4188): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4188
Warning (10230): Verilog HDL assignment warning at i2c.v(4193): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4193
Warning (10230): Verilog HDL assignment warning at i2c.v(4202): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4202
Warning (10230): Verilog HDL assignment warning at i2c.v(4207): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4207
Warning (10230): Verilog HDL assignment warning at i2c.v(4216): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4216
Warning (10230): Verilog HDL assignment warning at i2c.v(4222): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4222
Warning (10230): Verilog HDL assignment warning at i2c.v(4231): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4231
Warning (10230): Verilog HDL assignment warning at i2c.v(4236): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4236
Warning (10230): Verilog HDL assignment warning at i2c.v(4245): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4245
Warning (10230): Verilog HDL assignment warning at i2c.v(4249): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4249
Warning (10230): Verilog HDL assignment warning at i2c.v(4258): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4258
Warning (10230): Verilog HDL assignment warning at i2c.v(4263): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4263
Warning (10230): Verilog HDL assignment warning at i2c.v(4300): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4300
Warning (10230): Verilog HDL assignment warning at i2c.v(4304): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4304
Warning (10230): Verilog HDL assignment warning at i2c.v(4313): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4313
Warning (10230): Verilog HDL assignment warning at i2c.v(4319): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4319
Warning (10230): Verilog HDL assignment warning at i2c.v(4328): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4328
Warning (10230): Verilog HDL assignment warning at i2c.v(4332): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4332
Warning (10230): Verilog HDL assignment warning at i2c.v(4340): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4340
Warning (10230): Verilog HDL assignment warning at i2c.v(4345): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4345
Warning (10230): Verilog HDL assignment warning at i2c.v(4352): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4352
Warning (10230): Verilog HDL assignment warning at i2c.v(4356): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4356
Warning (10230): Verilog HDL assignment warning at i2c.v(4359): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4359
Warning (10230): Verilog HDL assignment warning at i2c.v(4363): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4363
Warning (10230): Verilog HDL assignment warning at i2c.v(4364): truncated value with size 32 to match size of target (4) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4364
Warning (10230): Verilog HDL assignment warning at i2c.v(4368): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4368
Warning (10230): Verilog HDL assignment warning at i2c.v(4377): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4377
Warning (10230): Verilog HDL assignment warning at i2c.v(4382): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4382
Warning (10230): Verilog HDL assignment warning at i2c.v(4391): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4391
Warning (10230): Verilog HDL assignment warning at i2c.v(4396): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4396
Warning (10230): Verilog HDL assignment warning at i2c.v(4405): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4405
Warning (10230): Verilog HDL assignment warning at i2c.v(4410): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4410
Warning (10230): Verilog HDL assignment warning at i2c.v(4419): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4419
Warning (10230): Verilog HDL assignment warning at i2c.v(4423): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4423
Warning (10230): Verilog HDL assignment warning at i2c.v(4431): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4431
Warning (10230): Verilog HDL assignment warning at i2c.v(4434): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4434
Warning (10230): Verilog HDL assignment warning at i2c.v(4444): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4444
Warning (10230): Verilog HDL assignment warning at i2c.v(4449): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4449
Warning (10230): Verilog HDL assignment warning at i2c.v(4464): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4464
Warning (10230): Verilog HDL assignment warning at i2c.v(4469): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4469
Warning (10230): Verilog HDL assignment warning at i2c.v(4478): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4478
Warning (10230): Verilog HDL assignment warning at i2c.v(4484): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4484
Warning (10230): Verilog HDL assignment warning at i2c.v(4493): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4493
Warning (10230): Verilog HDL assignment warning at i2c.v(4498): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4498
Warning (10230): Verilog HDL assignment warning at i2c.v(4507): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4507
Warning (10230): Verilog HDL assignment warning at i2c.v(4512): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4512
Warning (10230): Verilog HDL assignment warning at i2c.v(4521): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4521
Warning (10230): Verilog HDL assignment warning at i2c.v(4526): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4526
Warning (10230): Verilog HDL assignment warning at i2c.v(4535): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4535
Warning (10230): Verilog HDL assignment warning at i2c.v(4539): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4539
Warning (10230): Verilog HDL assignment warning at i2c.v(4548): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4548
Warning (10230): Verilog HDL assignment warning at i2c.v(4552): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4552
Warning (10230): Verilog HDL assignment warning at i2c.v(4553): truncated value with size 32 to match size of target (19) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4553
Warning (10230): Verilog HDL assignment warning at i2c.v(4557): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4557
Warning (10230): Verilog HDL assignment warning at i2c.v(4571): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4571
Warning (10230): Verilog HDL assignment warning at i2c.v(4581): truncated value with size 32 to match size of target (9) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4581
Warning (10230): Verilog HDL assignment warning at i2c.v(4586): truncated value with size 32 to match size of target (19) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4586
Warning (10230): Verilog HDL assignment warning at i2c.v(4600): truncated value with size 32 to match size of target (19) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4600
Warning (10230): Verilog HDL assignment warning at i2c.v(4613): truncated value with size 32 to match size of target (19) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4613
Warning (10230): Verilog HDL assignment warning at i2c.v(4623): truncated value with size 22 to match size of target (19) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 4623
Info (12128): Elaborating entity "I2C_Data_read" for hierarchy "I2C_Data_read:u2" File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/Master.v Line: 81
Warning (10036): Verilog HDL or VHDL warning at i2c_Data_read.v(55): object "xmag_out" assigned a value but never read File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c_Data_read.v Line: 55
Warning (10036): Verilog HDL or VHDL warning at i2c_Data_read.v(56): object "ymag_out" assigned a value but never read File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c_Data_read.v Line: 56
Warning (10036): Verilog HDL or VHDL warning at i2c_Data_read.v(57): object "zmag_out" assigned a value but never read File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c_Data_read.v Line: 57
Warning (10230): Verilog HDL assignment warning at i2c_Data_read.v(92): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c_Data_read.v Line: 92
Warning (10230): Verilog HDL assignment warning at i2c_Data_read.v(100): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c_Data_read.v Line: 100
Warning (10230): Verilog HDL assignment warning at i2c_Data_read.v(104): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c_Data_read.v Line: 104
Warning (10230): Verilog HDL assignment warning at i2c_Data_read.v(113): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c_Data_read.v Line: 113
Warning (10230): Verilog HDL assignment warning at i2c_Data_read.v(117): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c_Data_read.v Line: 117
Warning (10230): Verilog HDL assignment warning at i2c_Data_read.v(126): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c_Data_read.v Line: 126
Warning (10230): Verilog HDL assignment warning at i2c_Data_read.v(130): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c_Data_read.v Line: 130
Warning (10230): Verilog HDL assignment warning at i2c_Data_read.v(139): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c_Data_read.v Line: 139
Warning (10230): Verilog HDL assignment warning at i2c_Data_read.v(143): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c_Data_read.v Line: 143
Warning (10230): Verilog HDL assignment warning at i2c_Data_read.v(152): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c_Data_read.v Line: 152
Warning (10230): Verilog HDL assignment warning at i2c_Data_read.v(156): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c_Data_read.v Line: 156
Warning (10230): Verilog HDL assignment warning at i2c_Data_read.v(165): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c_Data_read.v Line: 165
Warning (10230): Verilog HDL assignment warning at i2c_Data_read.v(169): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c_Data_read.v Line: 169
Warning (10230): Verilog HDL assignment warning at i2c_Data_read.v(178): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c_Data_read.v Line: 178
Warning (10230): Verilog HDL assignment warning at i2c_Data_read.v(182): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c_Data_read.v Line: 182
Warning (10230): Verilog HDL assignment warning at i2c_Data_read.v(191): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c_Data_read.v Line: 191
Warning (10230): Verilog HDL assignment warning at i2c_Data_read.v(195): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c_Data_read.v Line: 195
Warning (10230): Verilog HDL assignment warning at i2c_Data_read.v(203): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c_Data_read.v Line: 203
Warning (10230): Verilog HDL assignment warning at i2c_Data_read.v(207): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c_Data_read.v Line: 207
Warning (10034): Output port "x_mag" at i2c_Data_read.v(33) has no driver File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c_Data_read.v Line: 33
Warning (10034): Output port "y_mag" at i2c_Data_read.v(34) has no driver File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c_Data_read.v Line: 34
Warning (10034): Output port "z_mag" at i2c_Data_read.v(35) has no driver File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c_Data_read.v Line: 35
Info (12128): Elaborating entity "SBUS" for hierarchy "SBUS:u3" File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/Master.v Line: 84
Warning (10230): Verilog HDL assignment warning at SBUS.v(54): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/SBUS.v Line: 54
Warning (10230): Verilog HDL assignment warning at SBUS.v(67): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/SBUS.v Line: 67
Warning (10230): Verilog HDL assignment warning at SBUS.v(73): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/SBUS.v Line: 73
Warning (10230): Verilog HDL assignment warning at SBUS.v(81): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/SBUS.v Line: 81
Warning (10230): Verilog HDL assignment warning at SBUS.v(84): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/SBUS.v Line: 84
Warning (10230): Verilog HDL assignment warning at SBUS.v(85): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/SBUS.v Line: 85
Warning (10230): Verilog HDL assignment warning at SBUS.v(94): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/SBUS.v Line: 94
Warning (10230): Verilog HDL assignment warning at SBUS.v(98): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/SBUS.v Line: 98
Warning (10230): Verilog HDL assignment warning at SBUS.v(107): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/SBUS.v Line: 107
Warning (10230): Verilog HDL assignment warning at SBUS.v(111): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/SBUS.v Line: 111
Warning (10230): Verilog HDL assignment warning at SBUS.v(122): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/SBUS.v Line: 122
Warning (10230): Verilog HDL assignment warning at SBUS.v(126): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/SBUS.v Line: 126
Warning (10230): Verilog HDL assignment warning at SBUS.v(133): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/SBUS.v Line: 133
Warning (10230): Verilog HDL assignment warning at SBUS.v(141): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/SBUS.v Line: 141
Warning (10230): Verilog HDL assignment warning at SBUS.v(144): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/SBUS.v Line: 144
Warning (10230): Verilog HDL assignment warning at SBUS.v(145): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/SBUS.v Line: 145
Warning (10230): Verilog HDL assignment warning at SBUS.v(154): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/SBUS.v Line: 154
Warning (10230): Verilog HDL assignment warning at SBUS.v(158): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/SBUS.v Line: 158
Warning (10230): Verilog HDL assignment warning at SBUS.v(168): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/SBUS.v Line: 168
Warning (10230): Verilog HDL assignment warning at SBUS.v(172): truncated value with size 32 to match size of target (5) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/SBUS.v Line: 172
Warning (10230): Verilog HDL assignment warning at SBUS.v(177): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/SBUS.v Line: 177
Warning (10230): Verilog HDL assignment warning at SBUS.v(188): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/SBUS.v Line: 188
Warning (10230): Verilog HDL assignment warning at SBUS.v(192): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/SBUS.v Line: 192
Warning (10230): Verilog HDL assignment warning at SBUS.v(198): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/SBUS.v Line: 198
Warning (10230): Verilog HDL assignment warning at SBUS.v(205): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/SBUS.v Line: 205
Warning (10230): Verilog HDL assignment warning at SBUS.v(208): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/SBUS.v Line: 208
Warning (10230): Verilog HDL assignment warning at SBUS.v(209): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/SBUS.v Line: 209
Warning (10230): Verilog HDL assignment warning at SBUS.v(217): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/SBUS.v Line: 217
Warning (10230): Verilog HDL assignment warning at SBUS.v(221): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/SBUS.v Line: 221
Warning (10230): Verilog HDL assignment warning at SBUS.v(231): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/SBUS.v Line: 231
Warning (10230): Verilog HDL assignment warning at SBUS.v(235): truncated value with size 32 to match size of target (5) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/SBUS.v Line: 235
Warning (10230): Verilog HDL assignment warning at SBUS.v(240): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/SBUS.v Line: 240
Info (12128): Elaborating entity "SBUS_Data_read" for hierarchy "SBUS_Data_read:u4" File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/Master.v Line: 86
Warning (10230): Verilog HDL assignment warning at SBUS_Data_read.v(76): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/SBUS_Data_read.v Line: 76
Warning (10230): Verilog HDL assignment warning at SBUS_Data_read.v(87): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/SBUS_Data_read.v Line: 87
Warning (10230): Verilog HDL assignment warning at SBUS_Data_read.v(91): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/SBUS_Data_read.v Line: 91
Warning (10230): Verilog HDL assignment warning at SBUS_Data_read.v(100): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/SBUS_Data_read.v Line: 100
Warning (10230): Verilog HDL assignment warning at SBUS_Data_read.v(104): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/SBUS_Data_read.v Line: 104
Warning (10230): Verilog HDL assignment warning at SBUS_Data_read.v(113): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/SBUS_Data_read.v Line: 113
Warning (10230): Verilog HDL assignment warning at SBUS_Data_read.v(117): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/SBUS_Data_read.v Line: 117
Warning (10230): Verilog HDL assignment warning at SBUS_Data_read.v(126): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/SBUS_Data_read.v Line: 126
Warning (10230): Verilog HDL assignment warning at SBUS_Data_read.v(130): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/SBUS_Data_read.v Line: 130
Warning (10230): Verilog HDL assignment warning at SBUS_Data_read.v(139): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/SBUS_Data_read.v Line: 139
Warning (10230): Verilog HDL assignment warning at SBUS_Data_read.v(143): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/SBUS_Data_read.v Line: 143
Warning (10230): Verilog HDL assignment warning at SBUS_Data_read.v(152): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/SBUS_Data_read.v Line: 152
Warning (10230): Verilog HDL assignment warning at SBUS_Data_read.v(156): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/SBUS_Data_read.v Line: 156
Warning (10230): Verilog HDL assignment warning at SBUS_Data_read.v(165): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/SBUS_Data_read.v Line: 165
Warning (10230): Verilog HDL assignment warning at SBUS_Data_read.v(169): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/SBUS_Data_read.v Line: 169
Warning (10230): Verilog HDL assignment warning at SBUS_Data_read.v(178): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/SBUS_Data_read.v Line: 178
Warning (10230): Verilog HDL assignment warning at SBUS_Data_read.v(182): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/SBUS_Data_read.v Line: 182
Warning (10230): Verilog HDL assignment warning at SBUS_Data_read.v(191): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/SBUS_Data_read.v Line: 191
Warning (10230): Verilog HDL assignment warning at SBUS_Data_read.v(195): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/SBUS_Data_read.v Line: 195
Warning (10230): Verilog HDL assignment warning at SBUS_Data_read.v(204): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/SBUS_Data_read.v Line: 204
Warning (10230): Verilog HDL assignment warning at SBUS_Data_read.v(208): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/SBUS_Data_read.v Line: 208
Warning (10230): Verilog HDL assignment warning at SBUS_Data_read.v(217): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/SBUS_Data_read.v Line: 217
Warning (10230): Verilog HDL assignment warning at SBUS_Data_read.v(221): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/SBUS_Data_read.v Line: 221
Warning (10230): Verilog HDL assignment warning at SBUS_Data_read.v(230): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/SBUS_Data_read.v Line: 230
Warning (10230): Verilog HDL assignment warning at SBUS_Data_read.v(234): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/SBUS_Data_read.v Line: 234
Warning (10230): Verilog HDL assignment warning at SBUS_Data_read.v(243): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/SBUS_Data_read.v Line: 243
Warning (10230): Verilog HDL assignment warning at SBUS_Data_read.v(247): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/SBUS_Data_read.v Line: 247
Warning (10230): Verilog HDL assignment warning at SBUS_Data_read.v(256): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/SBUS_Data_read.v Line: 256
Warning (10230): Verilog HDL assignment warning at SBUS_Data_read.v(260): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/SBUS_Data_read.v Line: 260
Warning (10230): Verilog HDL assignment warning at SBUS_Data_read.v(269): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/SBUS_Data_read.v Line: 269
Warning (10230): Verilog HDL assignment warning at SBUS_Data_read.v(273): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/SBUS_Data_read.v Line: 273
Warning (10230): Verilog HDL assignment warning at SBUS_Data_read.v(282): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/SBUS_Data_read.v Line: 282
Warning (10230): Verilog HDL assignment warning at SBUS_Data_read.v(286): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/SBUS_Data_read.v Line: 286
Warning (10230): Verilog HDL assignment warning at SBUS_Data_read.v(294): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/SBUS_Data_read.v Line: 294
Warning (10230): Verilog HDL assignment warning at SBUS_Data_read.v(298): truncated value with size 32 to match size of target (8) File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/SBUS_Data_read.v Line: 298
Info (12128): Elaborating entity "PID_Attitude_ver7_5" for hierarchy "PID_Attitude_ver7_5:u5" File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/Master.v Line: 89
Info (12128): Elaborating entity "Throttle_Gain" for hierarchy "PID_Attitude_ver7_5:u5|Throttle_Gain:u_Throttle_Gain" File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/PID_Attitude_ver7_5.v Line: 58
Info (12128): Elaborating entity "PID_Controller_Roll" for hierarchy "PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll" File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/PID_Attitude_ver7_5.v Line: 69
Info (12128): Elaborating entity "nfp_convert_sfix_32_En20_to_single" for hierarchy "PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_convert_sfix_32_En20_to_single:u_PID_Attitude_ver7_5_PID_Controller_Roll_nfp_convert_sfix_32_En20_to_single" File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/PID_Controller_Roll.v Line: 125
Warning (10764): Verilog HDL warning at nfp_convert_sfix_32_En20_to_single.v(2505): converting signed shift amount to unsigned File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_convert_sfix_32_En20_to_single.v Line: 2505
Info (12128): Elaborating entity "nfp_mul_single" for hierarchy "PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_mul_single:u_nfp_mul_comp" File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/PID_Controller_Roll.v Line: 132
Info (12128): Elaborating entity "nfp_sub_single" for hierarchy "PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_sub_single:u_nfp_sub_comp" File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/PID_Controller_Roll.v Line: 137
Info (12128): Elaborating entity "nfp_gain_pow2_single" for hierarchy "PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_gain_pow2_single:u_nfp_gain_pow2_single" File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/PID_Controller_Roll.v Line: 171
Info (12128): Elaborating entity "nfp_add_single" for hierarchy "PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_add_single:u_nfp_add_comp" File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/PID_Controller_Roll.v Line: 195
Info (12128): Elaborating entity "Mixer_block" for hierarchy "PID_Attitude_ver7_5:u5|Mixer_block:u_Mixer" File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/PID_Attitude_ver7_5.v Line: 74
Info (12128): Elaborating entity "nfp_convert_fix_12_En0_to_single" for hierarchy "PID_Attitude_ver7_5:u5|Mixer_block:u_Mixer|nfp_convert_fix_12_En0_to_single:u_PID_Attitude_ver7_5_Mixer_nfp_convert_fix_12_En0_to_single" File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/Mixer_block.v Line: 38
Warning (10764): Verilog HDL warning at nfp_convert_fix_12_En0_to_single.v(2502): converting signed shift amount to unsigned File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_convert_fix_12_En0_to_single.v Line: 2502
Info (12128): Elaborating entity "Mixer" for hierarchy "PID_Attitude_ver7_5:u5|Mixer_block:u_Mixer|Mixer:u_Mixer" File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/Mixer_block.v Line: 43
Info (12128): Elaborating entity "nfp_relop_single" for hierarchy "PID_Attitude_ver7_5:u5|Mixer_block:u_Mixer|Mixer:u_Mixer|nfp_relop_single:u_nfp_relop_comp" File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/Mixer.v Line: 57
Info (12128): Elaborating entity "Motor_Controller" for hierarchy "PID_Attitude_ver7_5:u5|Motor_Controller:u_Motor_Controller" File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/PID_Attitude_ver7_5.v Line: 82
Info (12128): Elaborating entity "Thrust_Duty" for hierarchy "PID_Attitude_ver7_5:u5|Motor_Controller:u_Motor_Controller|Thrust_Duty:u_Thrust_Duty" File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/Motor_Controller.v Line: 45
Info (12128): Elaborating entity "nfp_relop_single_block1" for hierarchy "PID_Attitude_ver7_5:u5|Motor_Controller:u_Motor_Controller|Thrust_Duty:u_Thrust_Duty|nfp_relop_single_block1:u_nfp_relop_comp" File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/Thrust_Duty.v Line: 63
Info (12128): Elaborating entity "nfp_relop_single_block" for hierarchy "PID_Attitude_ver7_5:u5|Motor_Controller:u_Motor_Controller|Thrust_Duty:u_Thrust_Duty|nfp_relop_single_block:u_nfp_relop_comp_1" File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/Thrust_Duty.v Line: 77
Info (12128): Elaborating entity "nfp_convert_single_to_fix_32_En0" for hierarchy "PID_Attitude_ver7_5:u5|Motor_Controller:u_Motor_Controller|nfp_convert_single_to_fix_32_En0:u_PID_Attitude_ver7_5_Motor_Controller_nfp_convert_single_to_fix_32_En0" File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/Motor_Controller.v Line: 49
Warning (10764): Verilog HDL warning at nfp_convert_single_to_fix_32_En0.v(155): converting signed shift amount to unsigned File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_convert_single_to_fix_32_En0.v Line: 155
Warning (10764): Verilog HDL warning at nfp_convert_single_to_fix_32_En0.v(203): converting signed shift amount to unsigned File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_convert_single_to_fix_32_En0.v Line: 203
Info (12128): Elaborating entity "Motor" for hierarchy "PID_Attitude_ver7_5:u5|Motor_Controller:u_Motor_Controller|Motor:u_Motor" File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/Motor_Controller.v Line: 57
Info (12128): Elaborating entity "Duty" for hierarchy "PID_Attitude_ver7_5:u5|Motor_Controller:u_Motor_Controller|Motor:u_Motor|Duty:u_Duty" File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/Motor.v Line: 93
Info (12128): Elaborating entity "mypll" for hierarchy "mypll:mypll_inst" File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/Master.v Line: 100
Info (12128): Elaborating entity "altpll" for hierarchy "mypll:mypll_inst|altpll:altpll_component" File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/mypll/mypll.v Line: 107
Info (12130): Elaborated megafunction instantiation "mypll:mypll_inst|altpll:altpll_component" File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/mypll/mypll.v Line: 107
Info (12133): Instantiated megafunction "mypll:mypll_inst|altpll:altpll_component" with the following parameter: File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/mypll/mypll.v Line: 107
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "250"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=mypll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mypll_altpll.v
    Info (12023): Found entity 1: mypll_altpll File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/db/mypll_altpll.v Line: 30
Info (12128): Elaborating entity "mypll_altpll" for hierarchy "mypll:mypll_inst|altpll:altpll_component|mypll_altpll:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (278001): Inferred 6 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "PID_Attitude_ver7_5:u5|Throttle_Gain:u_Throttle_Gain|Div0" File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/Throttle_Gain.v Line: 37
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "PID_Attitude_ver7_5:u5|Motor_Controller:u_Motor_Controller|Thrust_Duty:u_Thrust_Duty|nfp_mul_single:u_nfp_mul_comp|Mult0" File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_mul_single.v Line: 287
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|Mult0" File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/PID_Controller_Roll.v Line: 119
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_mul_single:u_nfp_mul_comp|Mult0" File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_mul_single.v Line: 287
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_mul_single:u_nfp_mul_comp_1|Mult0" File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_mul_single.v Line: 287
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_mul_single:u_nfp_mul_comp_2|Mult0" File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_mul_single.v Line: 287
Info (12130): Elaborated megafunction instantiation "PID_Attitude_ver7_5:u5|Throttle_Gain:u_Throttle_Gain|lpm_divide:Div0" File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/Throttle_Gain.v Line: 37
Info (12133): Instantiated megafunction "PID_Attitude_ver7_5:u5|Throttle_Gain:u_Throttle_Gain|lpm_divide:Div0" with the following parameter: File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/Throttle_Gain.v Line: 37
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "11"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_gkm.tdf
    Info (12023): Found entity 1: lpm_divide_gkm File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/db/lpm_divide_gkm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_8nh File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/db/sign_div_unsign_8nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_4af.tdf
    Info (12023): Found entity 1: alt_u_div_4af File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/db/alt_u_div_4af.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/db/add_sub_7pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/db/add_sub_8pc.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "PID_Attitude_ver7_5:u5|Motor_Controller:u_Motor_Controller|Thrust_Duty:u_Thrust_Duty|nfp_mul_single:u_nfp_mul_comp|lpm_mult:Mult0" File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_mul_single.v Line: 287
Info (12133): Instantiated megafunction "PID_Attitude_ver7_5:u5|Motor_Controller:u_Motor_Controller|Thrust_Duty:u_Thrust_Duty|nfp_mul_single:u_nfp_mul_comp|lpm_mult:Mult0" with the following parameter: File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_mul_single.v Line: 287
    Info (12134): Parameter "LPM_WIDTHA" = "24"
    Info (12134): Parameter "LPM_WIDTHB" = "24"
    Info (12134): Parameter "LPM_WIDTHP" = "48"
    Info (12134): Parameter "LPM_WIDTHR" = "48"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_bdt.tdf
    Info (12023): Found entity 1: mult_bdt File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/db/mult_bdt.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|lpm_mult:Mult0" File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/PID_Controller_Roll.v Line: 119
Info (12133): Instantiated megafunction "PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|lpm_mult:Mult0" with the following parameter: File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/PID_Controller_Roll.v Line: 119
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bkh.tdf
    Info (12023): Found entity 1: add_sub_bkh File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/db/add_sub_bkh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_h9h.tdf
    Info (12023): Found entity 1: add_sub_h9h File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/db/add_sub_h9h.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_fkh.tdf
    Info (12023): Found entity 1: add_sub_fkh File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/db/add_sub_fkh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_mul_single:u_nfp_mul_comp|lpm_mult:Mult0" File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_mul_single.v Line: 287
Info (12133): Instantiated megafunction "PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_mul_single:u_nfp_mul_comp|lpm_mult:Mult0" with the following parameter: File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_mul_single.v Line: 287
    Info (12134): Parameter "LPM_WIDTHA" = "24"
    Info (12134): Parameter "LPM_WIDTHB" = "24"
    Info (12134): Parameter "LPM_WIDTHP" = "48"
    Info (12134): Parameter "LPM_WIDTHR" = "48"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_mul_single:u_nfp_mul_comp_1|lpm_mult:Mult0" File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_mul_single.v Line: 287
Info (12133): Instantiated megafunction "PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_mul_single:u_nfp_mul_comp_1|lpm_mult:Mult0" with the following parameter: File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_mul_single.v Line: 287
    Info (12134): Parameter "LPM_WIDTHA" = "24"
    Info (12134): Parameter "LPM_WIDTHB" = "24"
    Info (12134): Parameter "LPM_WIDTHP" = "48"
    Info (12134): Parameter "LPM_WIDTHR" = "48"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_mul_single:u_nfp_mul_comp_2|lpm_mult:Mult0" File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_mul_single.v Line: 287
Info (12133): Instantiated megafunction "PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_mul_single:u_nfp_mul_comp_2|lpm_mult:Mult0" with the following parameter: File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_mul_single.v Line: 287
    Info (12134): Parameter "LPM_WIDTHA" = "24"
    Info (12134): Parameter "LPM_WIDTHB" = "24"
    Info (12134): Parameter "LPM_WIDTHP" = "48"
    Info (12134): Parameter "LPM_WIDTHR" = "48"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (13014): Ignored 632 buffer(s)
    Info (13019): Ignored 632 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 108
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register i2c_master:u1|sda_reg~en will power up to High File: D:/FPGA_program/towa_verilog HDL_program_PD_feedback_control_system/Quartus_ver7_5/i2c.v Line: 108
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 8520 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 4 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 8480 logic cells
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 28 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 747 warnings
    Info: Peak virtual memory: 4907 megabytes
    Info: Processing ended: Fri Jun 14 17:38:58 2024
    Info: Elapsed time: 00:02:23
    Info: Total CPU time (on all processors): 00:01:51


