
---------- Begin Simulation Statistics ----------
final_tick                                 3631900000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 187258                       # Simulator instruction rate (inst/s)
host_mem_usage                                4407848                       # Number of bytes of host memory used
host_op_rate                                   365720                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    50.53                       # Real time elapsed on the host
host_tick_rate                               71871782                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     9462686                       # Number of instructions simulated
sim_ops                                      18480939                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003632                       # Number of seconds simulated
sim_ticks                                  3631900000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1837878                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             90635                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1853673                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             860651                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1837878                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           977227                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2189046                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  152546                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        67784                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  10579656                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6375852                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             90743                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1825533                       # Number of branches committed
system.cpu.commit.bw_lim_events               2947120                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             750                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         2087071                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              9462686                       # Number of instructions committed
system.cpu.commit.committedOps               18480939                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      8334960                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.217280                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.631413                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2119021     25.42%     25.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1078835     12.94%     38.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       956328     11.47%     49.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1233656     14.80%     64.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      2947120     35.36%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      8334960                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     680050                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               142028                       # Number of function calls committed.
system.cpu.commit.int_insts                  17922304                       # Number of committed integer instructions.
system.cpu.commit.loads                       2349896                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        88191      0.48%      0.48% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         14028599     75.91%     76.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            7736      0.04%     76.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37699      0.20%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          23014      0.12%     76.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     76.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1216      0.01%     76.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     76.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     76.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     76.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     76.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     76.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6226      0.03%     76.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     76.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu          150855      0.82%     77.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              14      0.00%     77.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt          107368      0.58%     78.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         202252      1.09%     79.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1200      0.01%     79.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     79.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     79.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     79.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     79.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     79.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     79.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     79.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     79.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     79.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     79.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     79.29% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2255466     12.20%     91.50% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1444350      7.82%     99.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        94430      0.51%     99.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        32323      0.17%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          18480939                       # Class of committed instruction
system.cpu.commit.refs                        3826569                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     9462686                       # Number of Instructions Simulated
system.cpu.committedOps                      18480939                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.959532                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.959532                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         9402                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        34676                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        51287                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          5445                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1367442                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               21365956                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1671959                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   5595362                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  90843                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                183063                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     2488124                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2073                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     1573693                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           167                       # TLB misses on write requests
system.cpu.fetch.Branches                     2189046                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1476241                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       7092935                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 22772                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       11245842                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  154                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           961                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  181686                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.241091                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1723770                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1013197                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.238563                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            8908669                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.457312                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.837545                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2878333     32.31%     32.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   398383      4.47%     36.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   304390      3.42%     40.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   426033      4.78%     44.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  4901530     55.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              8908669                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                   1147906                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   596992                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)   1008609200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)   1008609200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)   1008609200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)   1008609200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)   1008609200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)   1008609200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      9884000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      9883600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)      2583200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)      2583200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)      2583200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)      2582400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)     46215200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)     47913200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)     47971200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)     48061600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)    411633200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)    411716800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)    411748400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)    411628400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     7918642800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          171082                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               107229                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1916723                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.175370                       # Inst execution rate
system.cpu.iew.exec_refs                      4062301                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1572497                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  962879                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2580672                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              14984                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               665                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1650496                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            20567942                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2489804                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            158671                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              19751814                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3435                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8480                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  90843                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 14729                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           584                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           189013                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          409                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          116                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           98                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       230774                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       173822                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            116                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        90467                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          16762                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  22926466                       # num instructions consuming a value
system.cpu.iew.wb_count                      19695173                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.609092                       # average fanout of values written-back
system.cpu.iew.wb_producers                  13964324                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.169131                       # insts written-back per cycle
system.cpu.iew.wb_sent                       19721558                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 29772042                       # number of integer regfile reads
system.cpu.int_regfile_writes                15645525                       # number of integer regfile writes
system.cpu.ipc                               1.042175                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.042175                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            113878      0.57%      0.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              15129139     75.99%     76.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 7785      0.04%     76.60% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41634      0.21%     76.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               24571      0.12%     76.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     76.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1259      0.01%     76.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     76.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     76.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     76.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     76.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     76.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6815      0.03%     76.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     76.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               154444      0.78%     77.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   14      0.00%     77.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               109035      0.55%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              202775      1.02%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2320      0.01%     79.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2420560     12.16%     91.48% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1554012      7.80%     99.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          100424      0.50%     99.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          41823      0.21%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               19910488                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  704784                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1410928                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       699090                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             753354                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               19091826                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           47367296                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     18996083                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          21901695                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   20535437                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  19910488                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               32505                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         2086992                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             48582                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          31755                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      2608308                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       8908669                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.234957                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.553524                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2148567     24.12%     24.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              824899      9.26%     33.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1398992     15.70%     49.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1857239     20.85%     69.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2678972     30.07%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         8908669                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.192845                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     1476384                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           397                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             67186                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            64570                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2580672                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1650496                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8081023                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    684                       # number of misc regfile writes
system.cpu.numCycles                          9079751                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     65                       # Number of system calls
system.cpu.rename.BlockCycles                 1120513                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              21302958                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               68                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  81376                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1788477                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  18150                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4217                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              53292976                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               21075355                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            24249692                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   5647301                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  79133                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  90843                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                229957                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  2946711                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups           1187639                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         31987730                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          31578                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               6261                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    346778                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           9085                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     25955850                       # The number of ROB reads
system.cpu.rob.rob_writes                    41710757                       # The number of ROB writes
system.cpu.timesIdled                            2368                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        26766                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          488                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          54812                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              488                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          799                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            799                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              105                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        10395                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         24912                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   3631900000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12609                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1416                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8979                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1908                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1908                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12609                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        39429                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        39429                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  39429                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port      1019712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total      1019712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1019712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             14517                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   14517    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               14517                       # Request fanout histogram
system.membus.reqLayer2.occupancy            12271233                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy           31529967                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.9                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   3631900000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               25365                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4825                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             32445                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq               1085                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2681                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2681                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          25365                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        28707                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        54146                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   82853                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       617984                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1394816                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  2012800                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             11594                       # Total snoops (count)
system.l2bus.snoopTraffic                       90944                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              39635                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.012640                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.111718                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    39134     98.74%     98.74% # Request fanout histogram
system.l2bus.snoop_fanout::1                      501      1.26%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                39635                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            22071594                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.6                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             26297965                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            11587197                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      3631900000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   3631900000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1465823                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1465823                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1465823                       # number of overall hits
system.cpu.icache.overall_hits::total         1465823                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        10417                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          10417                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        10417                       # number of overall misses
system.cpu.icache.overall_misses::total         10417                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    257109200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    257109200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    257109200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    257109200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1476240                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1476240                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1476240                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1476240                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007056                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007056                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007056                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007056                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 24681.693386                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24681.693386                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 24681.693386                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24681.693386                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          160                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           32                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            3                       # number of writebacks
system.cpu.icache.writebacks::total                 3                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          761                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          761                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          761                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          761                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         9656                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         9656                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         9656                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         9656                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    214209200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    214209200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    214209200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    214209200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006541                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006541                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006541                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006541                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 22184.051367                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 22184.051367                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 22184.051367                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 22184.051367                       # average overall mshr miss latency
system.cpu.icache.replacements                   9399                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1465823                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1465823                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        10417                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         10417                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    257109200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    257109200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1476240                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1476240                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007056                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007056                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 24681.693386                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24681.693386                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          761                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          761                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         9656                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         9656                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    214209200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    214209200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006541                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006541                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 22184.051367                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 22184.051367                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   3631900000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   3631900000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.241914                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              667204                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              9399                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             70.986701                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.241914                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.997039                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997039                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          156                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2962135                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2962135                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3631900000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   3631900000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   3631900000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      3740294                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3740294                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3740294                       # number of overall hits
system.cpu.dcache.overall_hits::total         3740294                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        35441                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          35441                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        35441                       # number of overall misses
system.cpu.dcache.overall_misses::total         35441                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1706756399                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1706756399                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1706756399                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1706756399                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3775735                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3775735                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3775735                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3775735                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009387                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009387                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009387                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009387                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48157.681753                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48157.681753                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48157.681753                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48157.681753                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        31138                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          138                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               732                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    42.538251                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          138                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              2170                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         3406                       # number of writebacks
system.cpu.dcache.writebacks::total              3406                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22180                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22180                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22180                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22180                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        13261                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        13261                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        13261                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         5130                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        18391                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    615653999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    615653999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    615653999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    275166906                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    890820905                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003512                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003512                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003512                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004871                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46425.910489                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46425.910489                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46425.910489                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 53638.773099                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48437.872057                       # average overall mshr miss latency
system.cpu.dcache.replacements                  17367                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2265152                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2265152                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32717                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32717                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1561525600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1561525600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2297869                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2297869                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014238                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014238                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 47728.263594                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47728.263594                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22136                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22136                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10581                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10581                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    474658400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    474658400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004605                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004605                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 44859.502883                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44859.502883                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1475142                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1475142                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2724                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2724                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    145230799                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    145230799                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1477866                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1477866                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001843                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001843                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 53315.271292                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 53315.271292                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           44                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           44                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2680                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2680                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    140995599                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    140995599                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001813                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001813                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 52610.298134                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52610.298134                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         5130                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         5130                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    275166906                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    275166906                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 53638.773099                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 53638.773099                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   3631900000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3631900000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1009.989875                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              737757                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             17367                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             42.480394                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   774.048569                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   235.941306                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.755907                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.230411                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.986318                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          217                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          807                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          165                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           69                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          633                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.211914                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.788086                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7569861                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7569861                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   3631900000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            7605                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            5142                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher         1395                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               14142                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           7605                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           5142                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher         1395                       # number of overall hits
system.l2cache.overall_hits::total              14142                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2048                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          8116                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3735                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13899                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2048                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         8116                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3735                       # number of overall misses
system.l2cache.overall_misses::total            13899                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    138704400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    556184000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    260354535                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    955242935                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    138704400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    556184000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    260354535                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    955242935                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         9653                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        13258                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         5130                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           28041                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         9653                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        13258                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         5130                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          28041                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.212162                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.612159                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.728070                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.495667                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.212162                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.612159                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.728070                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.495667                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67726.757812                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68529.324791                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69706.702811                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68727.457731                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67726.757812                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68529.324791                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69706.702811                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68727.457731                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                   12                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1416                       # number of writebacks
system.l2cache.writebacks::total                 1416                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            8                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           15                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             23                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            8                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           15                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            23                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         2048                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         8108                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3720                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13876                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2048                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         8108                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3720                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          641                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        14517                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    122320400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    491077200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    230019750                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    843417350                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    122320400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    491077200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    230019750                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     38138951                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    881556301                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.212162                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.611555                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.725146                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.494847                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.212162                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.611555                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.725146                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.517706                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59726.757812                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60566.995560                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61833.266129                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60782.455319                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59726.757812                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60566.995560                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61833.266129                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59499.143526                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60725.790521                       # average overall mshr miss latency
system.l2cache.replacements                     10504                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         3409                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         3409                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         3409                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         3409                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          379                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          379                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          641                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          641                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     38138951                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     38138951                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59499.143526                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59499.143526                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          771                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              771                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1910                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1910                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    131271600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    131271600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2681                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2681                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.712421                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.712421                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 68728.586387                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68728.586387                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            2                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            2                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1908                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1908                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    115972400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    115972400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.711675                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.711675                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 60782.180294                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 60782.180294                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         7605                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4371                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher         1395                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        13371                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2048                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6206                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3735                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11989                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    138704400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    424912400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    260354535                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    823971335                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         9653                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10577                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         5130                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        25360                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.212162                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.586745                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.728070                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.472752                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67726.757812                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68467.998711                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69706.702811                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68727.277921                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           15                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           21                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2048                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6200                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3720                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11968                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    122320400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    375104800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    230019750                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    727444950                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.212162                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.586178                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.725146                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.471924                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59726.757812                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60500.774194                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61833.266129                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60782.499164                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   3631900000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   3631900000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3982.589080                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  29358                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                10504                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.794935                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    35.686903                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   749.431950                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2069.515857                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   932.580948                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   195.373421                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008713                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.182967                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.505253                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.227681                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.047699                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.972312                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1106                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2990                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3         1102                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2923                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.270020                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.729980                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               452984                       # Number of tag accesses
system.l2cache.tags.data_accesses              452984                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   3631900000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          131072                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          518912                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       238080                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        41024                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              929088                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       131072                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         131072                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        90624                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            90624                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2048                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             8108                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3720                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          641                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                14517                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1416                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1416                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           36089099                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          142876181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     65552466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     11295465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              255813211                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      36089099                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          36089099                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        24952229                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              24952229                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        24952229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          36089099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         142876181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     65552466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     11295465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             280765440                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 9264681200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 421153                       # Simulator instruction rate (inst/s)
host_mem_usage                                4408872                       # Number of bytes of host memory used
host_op_rate                                   721238                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    53.54                       # Real time elapsed on the host
host_tick_rate                              105206702                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    22548548                       # Number of instructions simulated
sim_ops                                      38615196                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005633                       # Number of seconds simulated
sim_ticks                                  5632781200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1034180                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             10330                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1034147                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            1033490                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1034180                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              690                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1034288                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      61                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          107                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  36067449                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 10053754                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             10330                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1013164                       # Number of branches committed
system.cpu.commit.bw_lim_events               2035750                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           45527                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             13085862                       # Number of instructions committed
system.cpu.commit.committedOps               20134257                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     14068489                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.431160                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.122915                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1035989      7.36%      7.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     10003527     71.11%     78.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       991939      7.05%     85.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         1284      0.01%     85.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      2035750     14.47%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     14068489                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      10416                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   25                       # Number of function calls committed.
system.cpu.commit.int_insts                  20123933                       # Number of committed integer instructions.
system.cpu.commit.loads                       3005646                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        10168      0.05%      0.05% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         16112861     80.03%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             19      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              40      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              52      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            25      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         3000524     14.90%     94.98% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1000241      4.97%     99.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         5122      0.03%     99.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         5072      0.03%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          20134257                       # Class of committed instruction
system.cpu.commit.refs                        4010959                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    13085862                       # Number of Instructions Simulated
system.cpu.committedOps                      20134257                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.076120                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.076120                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued          999                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit         1784                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified         3046                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage           178                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               7482040                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               20263155                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1516495                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1585449                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  10346                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               3485716                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     3006178                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            22                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     1005439                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            10                       # TLB misses on write requests
system.cpu.fetch.Branches                     1034288                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     21111                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      14047895                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    43                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       13393796                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                   20692                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.073448                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              21805                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1033551                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.951132                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           14080046                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.462291                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.924961                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  8925749     63.39%     63.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1034      0.01%     63.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1030      0.01%     63.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    22905      0.16%     63.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  5129328     36.43%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             14080046                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      5721                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     5562                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)   1074341200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)   1074341200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)   1074340800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)   1074340800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)   1074340800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)   1074340800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        11600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        11600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         7200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         7200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         6800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         7200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        26400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        26800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        26400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        26800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)    401185600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)    401186400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)    401183200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)    401180000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     8050938800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1907                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                10371                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1013320                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.430009                       # Inst execution rate
system.cpu.iew.exec_refs                      4011722                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1005439                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    4143                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3036673                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             39480                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1005705                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            20179784                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3006283                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               367                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              20137323                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     17                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  10346                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    28                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            32                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             9972                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        31027                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          393                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             17                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          155                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          10216                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  43599881                       # num instructions consuming a value
system.cpu.iew.wb_count                      20136981                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.402745                       # average fanout of values written-back
system.cpu.iew.wb_producers                  17559634                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.429985                       # insts written-back per cycle
system.cpu.iew.wb_sent                       20137072                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 41198072                       # number of integer regfile reads
system.cpu.int_regfile_writes                18102561                       # number of integer regfile writes
system.cpu.ipc                               0.929265                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.929265                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             10343      0.05%      0.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              16115115     80.02%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    58      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  39      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   34      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   76      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   71      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  34      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 51      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3000814     14.90%     94.98% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1000365      4.97%     99.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            5534      0.03%     99.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           5124      0.03%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               20137690                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   10999                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               22009                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        10640                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              12090                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               20116348                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           54333543                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     20126341                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          20213238                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   20179763                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  20137690                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           45527                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               126                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       129196                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      14080046                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.430229                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.057405                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             3036342     21.56%     21.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             4528680     32.16%     53.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             4466514     31.72%     85.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1518058     10.78%     96.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              530452      3.77%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        14080046                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.430035                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       21111                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads           3030140                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           999998                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3036673                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1005705                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 6038411                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                         14081953                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                 1459388                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              28158717                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                5454147                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  2528925                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     34                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    12                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              83626705                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               20221852                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            28287934                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   4058356                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  61706                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  10346                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               6022666                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   129216                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              6534                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         41376637                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            365                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   8455717                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     32212523                       # The number of ROB reads
system.cpu.rob.rob_writes                    40371130                       # The number of ROB writes
system.cpu.timesIdled                              17                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         1226                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           26                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           2452                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               26                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          124                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            124                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                4                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          677                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1345                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   5632781200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                334                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           44                       # Transaction distribution
system.membus.trans_dist::CleanEvict              633                       # Transaction distribution
system.membus.trans_dist::ReadExReq               334                       # Transaction distribution
system.membus.trans_dist::ReadExResp              334                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           334                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         2013                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         2013                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2013                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        45568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        45568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   45568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               668                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     668    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 668                       # Request fanout histogram
system.membus.reqLayer2.occupancy              618564                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1451236                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   5632781200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 887                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           950                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               957                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                164                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                339                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               339                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            887                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         3570                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    3678                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         2304                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       134144                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   136448                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               845                       # Total snoops (count)
system.l2bus.snoopTraffic                        2816                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               2071                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.012554                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.111367                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     2045     98.74%     98.74% # Request fanout histogram
system.l2bus.snoop_fanout::1                       26      1.26%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 2071                       # Request fanout histogram
system.l2bus.respLayer1.occupancy             1428000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              1900915                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               43200                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      5632781200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   5632781200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        21067                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            21067                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        21067                       # number of overall hits
system.cpu.icache.overall_hits::total           21067                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           44                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             44                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           44                       # number of overall misses
system.cpu.icache.overall_misses::total            44                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1962000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1962000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1962000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1962000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        21111                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        21111                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        21111                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        21111                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002084                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002084                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002084                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002084                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 44590.909091                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 44590.909091                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 44590.909091                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 44590.909091                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            9                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            9                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           35                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           35                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1568000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1568000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1568000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1568000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001658                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001658                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001658                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001658                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        44800                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        44800                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        44800                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        44800                       # average overall mshr miss latency
system.cpu.icache.replacements                     36                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        21067                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           21067                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           44                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            44                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1962000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1962000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        21111                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        21111                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002084                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002084                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 44590.909091                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 44590.909091                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            9                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           35                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1568000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1568000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001658                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001658                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        44800                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        44800                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   5632781200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   5632781200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              202112                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                36                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5614.222222                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             42258                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            42258                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   5632781200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   5632781200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   5632781200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      4000322                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4000322                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4000322                       # number of overall hits
system.cpu.dcache.overall_hits::total         4000322                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1191                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1191                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1191                       # number of overall misses
system.cpu.dcache.overall_misses::total          1191                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     34482400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     34482400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     34482400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     34482400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4001513                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4001513                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4001513                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4001513                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000298                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000298                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000298                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000298                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 28952.476910                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 28952.476910                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 28952.476910                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28952.476910                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          487                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                37                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    13.162162                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                30                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          906                       # number of writebacks
system.cpu.dcache.writebacks::total               906                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          628                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          628                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          628                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          628                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          563                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          563                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          563                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher          627                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1190                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     26858400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     26858400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     26858400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher     18022861                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     44881261                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000141                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000141                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000141                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000297                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 47705.861456                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 47705.861456                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 47705.861456                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 28744.594896                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 37715.345378                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1190                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2995376                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2995376                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          824                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           824                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      9674000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      9674000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2996200                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2996200                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000275                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000275                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 11740.291262                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 11740.291262                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          600                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          600                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          224                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          224                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      3406000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      3406000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 15205.357143                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15205.357143                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1004946                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1004946                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          367                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          367                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     24808400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     24808400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1005313                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1005313                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000365                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000365                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67597.820163                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67597.820163                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           28                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           28                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          339                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          339                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     23452400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     23452400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000337                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000337                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69181.120944                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69181.120944                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher          627                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total          627                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher     18022861                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total     18022861                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 28744.594896                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 28744.594896                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   5632781200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   5632781200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3016722                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1190                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           2535.060504                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   567.614165                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   456.385835                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.554311                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.445689                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          456                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          568                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          456                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          567                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.445312                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.554688                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8004216                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8004216                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   5632781200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              17                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             208                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          421                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 646                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             17                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            208                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          421                       # number of overall hits
system.l2cache.overall_hits::total                646                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            19                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           355                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher          206                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               580                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           19                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          355                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher          206                       # number of overall misses
system.l2cache.overall_misses::total              580                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1381600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     24361200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher     13927794                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     39670594                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1381600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     24361200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher     13927794                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     39670594                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           36                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          563                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher          627                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1226                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           36                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          563                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher          627                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1226                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.527778                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.630551                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.328549                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.473083                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.527778                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.630551                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.328549                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.473083                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 72715.789474                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68623.098592                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 67610.650485                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68397.575862                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 72715.789474                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68623.098592                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 67610.650485                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68397.575862                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             44                       # number of writebacks
system.l2cache.writebacks::total                   44                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           10                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             10                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           10                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            10                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst           19                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          355                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher          196                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          570                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           19                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          355                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher          196                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher           98                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          668                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1229600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     21521200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher     11851806                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     34602606                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1229600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     21521200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher     11851806                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher      6402682                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     41005288                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.527778                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.630551                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.312600                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.464927                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.527778                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.630551                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.312600                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.544861                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 64715.789474                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60623.098592                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60468.397959                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60706.326316                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 64715.789474                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60623.098592                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60468.397959                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 65333.489796                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 61385.161677                       # average overall mshr miss latency
system.l2cache.replacements                       681                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          906                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          906                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          906                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          906                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           22                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           22                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher           98                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total           98                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher      6402682                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total      6402682                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 65333.489796                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 65333.489796                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data            5                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                5                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data          334                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            334                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     22982800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     22982800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data          339                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          339                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.985251                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.985251                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 68810.778443                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68810.778443                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data          334                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          334                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     20310800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     20310800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.985251                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.985251                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 60810.778443                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 60810.778443                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           17                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          203                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          421                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          641                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           19                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           21                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher          206                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          246                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1381600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1378400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher     13927794                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     16687794                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           36                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          224                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher          627                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          887                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.527778                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.093750                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.328549                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.277339                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 72715.789474                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 65638.095238                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 67610.650485                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67836.560976                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           10                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           10                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           19                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           21                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher          196                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          236                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1229600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      1210400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher     11851806                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     14291806                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.527778                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.093750                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.312600                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.266065                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 64715.789474                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 57638.095238                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60468.397959                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60558.500000                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   5632781200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   5632781200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   1856                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  681                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.725404                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    57.965968                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   833.516632                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2069.708573                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   834.087028                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   300.721799                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.014152                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.203495                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.505300                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.203635                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.073418                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1139                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2957                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3         1139                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2957                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.278076                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.721924                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                20297                       # Number of tag accesses
system.l2cache.tags.data_accesses               20297                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   5632781200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1216                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           22720                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher        12544                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher         6272                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               42752                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1216                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1216                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         2816                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             2816                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               19                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              355                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher          196                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher           98                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  668                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            44                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  44                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst             215879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            4033531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher      2226964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      1113482                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                7589856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst        215879                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            215879                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks          499931                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                499931                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks          499931                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst            215879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           4033531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher      2226964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      1113482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               8089787                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                11437526000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 889916                       # Simulator instruction rate (inst/s)
host_mem_usage                                4413992                       # Number of bytes of host memory used
host_op_rate                                  1585248                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    33.48                       # Real time elapsed on the host
host_tick_rate                               64908072                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    29790517                       # Number of instructions simulated
sim_ops                                      53067314                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002173                       # Number of seconds simulated
sim_ticks                                  2172844800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1282053                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5777                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1282973                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             664109                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1282053                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           617944                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1526935                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  122436                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         3680                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   7943939                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4092083                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              5829                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1509461                       # Number of branches committed
system.cpu.commit.bw_lim_events               2261935                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             137                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           81455                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              7241969                       # Number of instructions committed
system.cpu.commit.committedOps               14452118                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      5387905                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.682326                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.399479                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       543518     10.09%     10.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       799793     14.84%     24.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       743392     13.80%     38.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1039267     19.29%     58.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      2261935     41.98%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5387905                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     505365                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               120732                       # Number of function calls committed.
system.cpu.commit.int_insts                  14029053                       # Number of committed integer instructions.
system.cpu.commit.loads                       1914526                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        60483      0.42%      0.42% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         10833707     74.96%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           10496      0.07%     75.45% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              290      0.00%     75.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          20236      0.14%     75.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.00%     75.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             108      0.00%     75.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           80584      0.56%     76.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              14      0.00%     76.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           80676      0.56%     76.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         181113      1.25%     77.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     77.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     77.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            81      0.00%     77.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     77.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     77.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     77.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     77.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     77.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     77.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     77.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     77.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     77.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     77.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     77.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     77.97% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1853280     12.82%     90.79% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1248818      8.64%     99.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        61246      0.42%     99.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        20762      0.14%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          14452118                       # Class of committed instruction
system.cpu.commit.refs                        3184106                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     7241969                       # Number of Instructions Simulated
system.cpu.committedOps                      14452118                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.750088                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.750088                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued          156                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          115                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          316                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            20                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 35087                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               14586556                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1307729                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   4057180                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   5878                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  5141                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     1923823                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           131                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     1272934                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             3                       # TLB misses on write requests
system.cpu.fetch.Branches                     1526935                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1139275                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       4251026                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1510                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        7325101                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   56                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           330                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   11756                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.281094                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1153719                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             786545                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.348481                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            5411015                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.699932                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.729424                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1339179     24.75%     24.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   286142      5.29%     30.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   253861      4.69%     34.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   311821      5.76%     40.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  3220012     59.51%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5411015                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    848444                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   444519                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    724793200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    724793200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    724793600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    724793600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    724793600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    724793200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      2172000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      2172000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)      2053200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)      2053200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)      2053600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)      2053600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)     32495600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)     34958400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)     34957200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)     34739600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)    319164800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)    320596400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)    319200000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)    320608000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     5778038000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           21097                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 6414                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1512979                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.668940                       # Inst execution rate
system.cpu.iew.exec_refs                      3195879                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1271980                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   24656                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1928000                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                222                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                50                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1275056                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            14533559                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1923899                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              9567                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              14497983                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     68                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   578                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   5878                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   692                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            39                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           141389                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          103                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           54                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          157                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        13476                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         5476                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             54                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         5390                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1024                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  15484371                       # num instructions consuming a value
system.cpu.iew.wb_count                      14491639                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.641689                       # average fanout of values written-back
system.cpu.iew.wb_producers                   9936157                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.667772                       # insts written-back per cycle
system.cpu.iew.wb_sent                       14494058                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 21752792                       # number of integer regfile reads
system.cpu.int_regfile_writes                11232744                       # number of integer regfile writes
system.cpu.ipc                               1.333177                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.333177                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             62455      0.43%      0.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              10871899     74.94%     75.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                10497      0.07%     75.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   363      0.00%     75.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               20298      0.14%     75.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 236      0.00%     75.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  122      0.00%     75.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                80727      0.56%     76.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   14      0.00%     76.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                80762      0.56%     76.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              181125      1.25%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                127      0.00%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1864550     12.85%     90.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1251097      8.62%     99.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           61741      0.43%     99.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          21534      0.15%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               14507547                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  507034                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1014104                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       506482                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             509621                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               13938058                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           33413260                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     13985157                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          14105443                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   14533206                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  14507547                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 353                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           81451                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1252                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            216                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       117641                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       5411015                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.681114                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.237968                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              375898      6.95%      6.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              618949     11.44%     18.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1171998     21.66%     40.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1432078     26.47%     66.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1812092     33.49%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5411015                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.670701                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     1139331                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            88                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             30569                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            30448                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1928000                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1275056                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 6305599                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                          5432112                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     11                       # Number of system calls
system.cpu.rename.BlockCycles                   28140                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              15727069                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents                2                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                    874                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1312472                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    542                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   171                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              37046317                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               14569954                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            15859050                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   4057373                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   2491                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   5878                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  4140                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   132005                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            850634                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         21870697                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           3012                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                155                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      3397                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            169                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     17659543                       # The number of ROB reads
system.cpu.rob.rob_writes                    29090307                       # The number of ROB writes
system.cpu.timesIdled                             330                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         1526                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            9                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           3049                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                9                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          446                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           891                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   2172844800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                438                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           35                       # Transaction distribution
system.membus.trans_dist::CleanEvict              411                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 7                       # Transaction distribution
system.membus.trans_dist::ReadExResp                7                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           438                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1336                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1336                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1336                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        30720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        30720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   30720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               445                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     445    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 445                       # Request fanout histogram
system.membus.reqLayer2.occupancy              412436                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy             958664                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   2172844800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                1326                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           876                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1094                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                198                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               198                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           1327                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1711                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         2862                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    4573                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        36480                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       114880                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   151360                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               446                       # Total snoops (count)
system.l2bus.snoopTraffic                        2240                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1971                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.005581                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.074516                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1960     99.44%     99.44% # Request fanout histogram
system.l2bus.snoop_fanout::1                       11      0.56%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1971                       # Request fanout histogram
system.l2bus.respLayer1.occupancy             1145199                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              1927505                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              684798                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      2172844800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2172844800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1138606                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1138606                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1138606                       # number of overall hits
system.cpu.icache.overall_hits::total         1138606                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          669                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            669                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          669                       # number of overall misses
system.cpu.icache.overall_misses::total           669                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     24159600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     24159600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     24159600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     24159600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1139275                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1139275                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1139275                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1139275                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000587                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000587                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000587                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000587                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 36113.004484                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 36113.004484                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 36113.004484                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 36113.004484                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           47                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    23.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           98                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           98                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           98                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           98                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          571                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          571                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          571                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          571                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     19142800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     19142800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     19142800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     19142800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000501                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000501                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000501                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000501                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 33525.043783                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 33525.043783                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 33525.043783                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 33525.043783                       # average overall mshr miss latency
system.cpu.icache.replacements                    570                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1138606                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1138606                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          669                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           669                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     24159600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     24159600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1139275                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1139275                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000587                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000587                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 36113.004484                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 36113.004484                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           98                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           98                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          571                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          571                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     19142800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     19142800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000501                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000501                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 33525.043783                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 33525.043783                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   2172844800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2172844800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1766441                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               826                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2138.548426                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           42                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2279120                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2279120                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2172844800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2172844800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2172844800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      3051632                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3051632                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3051632                       # number of overall hits
system.cpu.dcache.overall_hits::total         3051632                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1127                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1127                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1127                       # number of overall misses
system.cpu.dcache.overall_misses::total          1127                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     32647599                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     32647599                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     32647599                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     32647599                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3052759                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3052759                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3052759                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3052759                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000369                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000369                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000369                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000369                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 28968.588287                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 28968.588287                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 28968.588287                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28968.588287                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          497                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                44                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    11.295455                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                20                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          841                       # number of writebacks
system.cpu.dcache.writebacks::total               841                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          318                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          318                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          318                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          318                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          809                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          809                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          809                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher          145                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          954                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     18714799                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     18714799                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     18714799                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3499479                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     22214278                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000265                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000265                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000265                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000313                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 23133.249691                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23133.249691                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 23133.249691                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 24134.337931                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23285.406709                       # average overall mshr miss latency
system.cpu.dcache.replacements                    954                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1781300                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1781300                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          929                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           929                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     30162000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     30162000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1782229                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1782229                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000521                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000521                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 32467.168999                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 32467.168999                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          318                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          318                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          611                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          611                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     16387600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     16387600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000343                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000343                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 26820.949264                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26820.949264                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1270332                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1270332                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          198                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          198                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      2485599                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      2485599                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1270530                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1270530                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000156                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000156                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 12553.530303                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 12553.530303                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          198                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          198                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      2327199                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2327199                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000156                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000156                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 11753.530303                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11753.530303                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher          145                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total          145                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      3499479                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      3499479                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 24134.337931                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 24134.337931                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   2172844800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2172844800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7058304                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1978                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           3568.404449                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   715.446822                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   308.553178                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.698679                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.301321                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          261                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          763                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          198                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::4           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          104                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          423                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           78                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.254883                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.745117                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6106472                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6106472                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   2172844800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             341                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             630                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          108                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                1079                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            341                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            630                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          108                       # number of overall hits
system.l2cache.overall_hits::total               1079                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           230                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           179                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           37                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               446                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          230                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          179                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           37                       # number of overall misses
system.l2cache.overall_misses::total              446                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     15584000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     12381600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2467964                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     30433564                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     15584000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     12381600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2467964                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     30433564                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          571                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          809                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher          145                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1525                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          571                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          809                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher          145                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1525                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.402802                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.221261                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.255172                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.292459                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.402802                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.221261                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.255172                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.292459                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67756.521739                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 69170.949721                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 66701.729730                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68236.690583                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67756.521739                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 69170.949721                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 66701.729730                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68236.690583                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    1                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks             35                       # number of writebacks
system.l2cache.writebacks::total                   35                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          230                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          179                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           37                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          446                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          230                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          179                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           37                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          446                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     13752000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     10949600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2171964                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     26873564                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     13752000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     10949600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2171964                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     26873564                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.402802                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.221261                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.255172                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.292459                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.402802                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.221261                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.255172                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.292459                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59791.304348                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 61170.949721                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58701.729730                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60254.627803                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59791.304348                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 61170.949721                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58701.729730                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60254.627803                       # average overall mshr miss latency
system.l2cache.replacements                       446                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          841                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          841                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          841                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          841                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            9                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            9                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data          191                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              191                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            7                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              7                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       481200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       481200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data          198                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          198                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.035354                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.035354                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 68742.857143                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68742.857143                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            7                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            7                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       425200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       425200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.035354                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.035354                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 60742.857143                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 60742.857143                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          341                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          439                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          108                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          888                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          230                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          172                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           37                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          439                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     15584000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     11900400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2467964                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     29952364                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          571                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          611                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher          145                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         1327                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.402802                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.281506                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.255172                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.330821                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67756.521739                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 69188.372093                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 66701.729730                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68228.619590                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          230                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          172                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           37                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          439                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     13752000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     10524400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2171964                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     26448364                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.402802                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.281506                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.255172                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.330821                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59791.304348                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 61188.372093                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58701.729730                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60246.842825                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   2172844800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   2172844800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  29380                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4542                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 6.468516                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    57.999264                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   862.067056                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2093.986406                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   787.946104                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   294.001171                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.014160                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.210466                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.511227                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.192370                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.071778                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1020                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3076                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           19                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3          340                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::4          657                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          184                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           72                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          649                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2171                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.249023                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.750977                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                24838                       # Number of tag accesses
system.l2cache.tags.data_accesses               24838                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   2172844800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           14656                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           11456                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2368                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               28480                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        14656                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          14656                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         2240                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             2240                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              229                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              179                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           37                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  445                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            35                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  35                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            6745074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            5272351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher      1089816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               13107241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       6745074                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           6745074                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         1030907                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               1030907                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         1030907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           6745074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           5272351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher      1089816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              14138147                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
