/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* XBee */
.set XBee_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set XBee_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set XBee_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set XBee_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set XBee_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set XBee_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB08_09_MSK
.set XBee_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set XBee_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB08_09_MSK
.set XBee_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set XBee_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set XBee_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB08_CTL
.set XBee_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB08_ST_CTL
.set XBee_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB08_CTL
.set XBee_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB08_ST_CTL
.set XBee_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set XBee_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set XBee_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB08_MSK
.set XBee_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set XBee_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set XBee_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB08_MSK
.set XBee_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set XBee_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set XBee_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set XBee_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB08_ST_CTL
.set XBee_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB08_ST_CTL
.set XBee_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB08_ST
.set XBee_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set XBee_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set XBee_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set XBee_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set XBee_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set XBee_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set XBee_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set XBee_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set XBee_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB08_A0
.set XBee_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB08_A1
.set XBee_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set XBee_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB08_D0
.set XBee_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB08_D1
.set XBee_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set XBee_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set XBee_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB08_F0
.set XBee_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB08_F1
.set XBee_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set XBee_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set XBee_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set XBee_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set XBee_BUART_sRX_RxSts__3__MASK, 0x08
.set XBee_BUART_sRX_RxSts__3__POS, 3
.set XBee_BUART_sRX_RxSts__4__MASK, 0x10
.set XBee_BUART_sRX_RxSts__4__POS, 4
.set XBee_BUART_sRX_RxSts__5__MASK, 0x20
.set XBee_BUART_sRX_RxSts__5__POS, 5
.set XBee_BUART_sRX_RxSts__MASK, 0x38
.set XBee_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB05_MSK
.set XBee_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set XBee_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB05_ST
.set XBee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set XBee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set XBee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set XBee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set XBee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set XBee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set XBee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set XBee_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set XBee_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB10_A0
.set XBee_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB10_A1
.set XBee_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set XBee_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB10_D0
.set XBee_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB10_D1
.set XBee_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set XBee_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set XBee_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB10_F0
.set XBee_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB10_F1
.set XBee_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set XBee_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set XBee_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set XBee_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set XBee_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set XBee_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set XBee_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set XBee_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set XBee_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB11_A0
.set XBee_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB11_A1
.set XBee_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set XBee_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB11_D0
.set XBee_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB11_D1
.set XBee_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set XBee_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set XBee_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB11_F0
.set XBee_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB11_F1
.set XBee_BUART_sTX_TxSts__0__MASK, 0x01
.set XBee_BUART_sTX_TxSts__0__POS, 0
.set XBee_BUART_sTX_TxSts__1__MASK, 0x02
.set XBee_BUART_sTX_TxSts__1__POS, 1
.set XBee_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set XBee_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set XBee_BUART_sTX_TxSts__2__MASK, 0x04
.set XBee_BUART_sTX_TxSts__2__POS, 2
.set XBee_BUART_sTX_TxSts__3__MASK, 0x08
.set XBee_BUART_sTX_TxSts__3__POS, 3
.set XBee_BUART_sTX_TxSts__MASK, 0x0F
.set XBee_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB11_MSK
.set XBee_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set XBee_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB11_ST
.set XBee_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set XBee_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set XBee_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set XBee_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set XBee_IntClock__INDEX, 0x02
.set XBee_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set XBee_IntClock__PM_ACT_MSK, 0x04
.set XBee_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set XBee_IntClock__PM_STBY_MSK, 0x04
.set XBee_Rx__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set XBee_Rx__0__MASK, 0x02
.set XBee_Rx__0__PC, CYREG_PRT3_PC1
.set XBee_Rx__0__PORT, 3
.set XBee_Rx__0__SHIFT, 1
.set XBee_Rx__AG, CYREG_PRT3_AG
.set XBee_Rx__AMUX, CYREG_PRT3_AMUX
.set XBee_Rx__BIE, CYREG_PRT3_BIE
.set XBee_Rx__BIT_MASK, CYREG_PRT3_BIT_MASK
.set XBee_Rx__BYP, CYREG_PRT3_BYP
.set XBee_Rx__CTL, CYREG_PRT3_CTL
.set XBee_Rx__DM0, CYREG_PRT3_DM0
.set XBee_Rx__DM1, CYREG_PRT3_DM1
.set XBee_Rx__DM2, CYREG_PRT3_DM2
.set XBee_Rx__DR, CYREG_PRT3_DR
.set XBee_Rx__INP_DIS, CYREG_PRT3_INP_DIS
.set XBee_Rx__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set XBee_Rx__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set XBee_Rx__LCD_EN, CYREG_PRT3_LCD_EN
.set XBee_Rx__MASK, 0x02
.set XBee_Rx__PORT, 3
.set XBee_Rx__PRT, CYREG_PRT3_PRT
.set XBee_Rx__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set XBee_Rx__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set XBee_Rx__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set XBee_Rx__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set XBee_Rx__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set XBee_Rx__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set XBee_Rx__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set XBee_Rx__PS, CYREG_PRT3_PS
.set XBee_Rx__SHIFT, 1
.set XBee_Rx__SLW, CYREG_PRT3_SLW
.set XBee_Tx__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set XBee_Tx__0__MASK, 0x01
.set XBee_Tx__0__PC, CYREG_PRT3_PC0
.set XBee_Tx__0__PORT, 3
.set XBee_Tx__0__SHIFT, 0
.set XBee_Tx__AG, CYREG_PRT3_AG
.set XBee_Tx__AMUX, CYREG_PRT3_AMUX
.set XBee_Tx__BIE, CYREG_PRT3_BIE
.set XBee_Tx__BIT_MASK, CYREG_PRT3_BIT_MASK
.set XBee_Tx__BYP, CYREG_PRT3_BYP
.set XBee_Tx__CTL, CYREG_PRT3_CTL
.set XBee_Tx__DM0, CYREG_PRT3_DM0
.set XBee_Tx__DM1, CYREG_PRT3_DM1
.set XBee_Tx__DM2, CYREG_PRT3_DM2
.set XBee_Tx__DR, CYREG_PRT3_DR
.set XBee_Tx__INP_DIS, CYREG_PRT3_INP_DIS
.set XBee_Tx__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set XBee_Tx__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set XBee_Tx__LCD_EN, CYREG_PRT3_LCD_EN
.set XBee_Tx__MASK, 0x01
.set XBee_Tx__PORT, 3
.set XBee_Tx__PRT, CYREG_PRT3_PRT
.set XBee_Tx__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set XBee_Tx__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set XBee_Tx__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set XBee_Tx__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set XBee_Tx__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set XBee_Tx__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set XBee_Tx__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set XBee_Tx__PS, CYREG_PRT3_PS
.set XBee_Tx__SHIFT, 0
.set XBee_Tx__SLW, CYREG_PRT3_SLW

/* UART_LOG */
.set UART_LOG_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set UART_LOG_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set UART_LOG_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set UART_LOG_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set UART_LOG_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set UART_LOG_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB10_11_MSK
.set UART_LOG_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set UART_LOG_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB10_11_MSK
.set UART_LOG_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set UART_LOG_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set UART_LOG_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB10_CTL
.set UART_LOG_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB10_ST_CTL
.set UART_LOG_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB10_CTL
.set UART_LOG_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB10_ST_CTL
.set UART_LOG_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set UART_LOG_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set UART_LOG_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB10_MSK
.set UART_LOG_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set UART_LOG_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB10_11_ST
.set UART_LOG_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB10_MSK
.set UART_LOG_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set UART_LOG_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set UART_LOG_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set UART_LOG_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB10_ST_CTL
.set UART_LOG_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB10_ST_CTL
.set UART_LOG_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB10_ST
.set UART_LOG_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set UART_LOG_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set UART_LOG_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set UART_LOG_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set UART_LOG_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set UART_LOG_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set UART_LOG_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set UART_LOG_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set UART_LOG_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB10_A0
.set UART_LOG_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB10_A1
.set UART_LOG_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set UART_LOG_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB10_D0
.set UART_LOG_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB10_D1
.set UART_LOG_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set UART_LOG_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set UART_LOG_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB10_F0
.set UART_LOG_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB10_F1
.set UART_LOG_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set UART_LOG_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set UART_LOG_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set UART_LOG_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set UART_LOG_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_LOG_BUART_sRX_RxSts__3__POS, 3
.set UART_LOG_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_LOG_BUART_sRX_RxSts__4__POS, 4
.set UART_LOG_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_LOG_BUART_sRX_RxSts__5__POS, 5
.set UART_LOG_BUART_sRX_RxSts__MASK, 0x38
.set UART_LOG_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB09_MSK
.set UART_LOG_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set UART_LOG_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB09_ST
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB15_A0_A1
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB15_A0
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB15_A1
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB15_D0_D1
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB15_D0
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB15_D1
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB15_F0_F1
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB15_F0
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB15_F1
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set UART_LOG_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB14_15_A0
.set UART_LOG_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB14_15_A1
.set UART_LOG_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB14_15_D0
.set UART_LOG_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB14_15_D1
.set UART_LOG_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set UART_LOG_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB14_15_F0
.set UART_LOG_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB14_15_F1
.set UART_LOG_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB14_A0_A1
.set UART_LOG_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB14_A0
.set UART_LOG_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB14_A1
.set UART_LOG_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB14_D0_D1
.set UART_LOG_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB14_D0
.set UART_LOG_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB14_D1
.set UART_LOG_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set UART_LOG_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB14_F0_F1
.set UART_LOG_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB14_F0
.set UART_LOG_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB14_F1
.set UART_LOG_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_LOG_BUART_sTX_TxSts__0__POS, 0
.set UART_LOG_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_LOG_BUART_sTX_TxSts__1__POS, 1
.set UART_LOG_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set UART_LOG_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB14_15_ST
.set UART_LOG_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_LOG_BUART_sTX_TxSts__2__POS, 2
.set UART_LOG_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_LOG_BUART_sTX_TxSts__3__POS, 3
.set UART_LOG_BUART_sTX_TxSts__MASK, 0x0F
.set UART_LOG_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB14_MSK
.set UART_LOG_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set UART_LOG_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB14_ST
.set UART_LOG_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set UART_LOG_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set UART_LOG_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set UART_LOG_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_LOG_IntClock__INDEX, 0x01
.set UART_LOG_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_LOG_IntClock__PM_ACT_MSK, 0x02
.set UART_LOG_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_LOG_IntClock__PM_STBY_MSK, 0x02
.set UART_LOG_Tx__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set UART_LOG_Tx__0__MASK, 0x80
.set UART_LOG_Tx__0__PC, CYREG_PRT12_PC7
.set UART_LOG_Tx__0__PORT, 12
.set UART_LOG_Tx__0__SHIFT, 7
.set UART_LOG_Tx__AG, CYREG_PRT12_AG
.set UART_LOG_Tx__BIE, CYREG_PRT12_BIE
.set UART_LOG_Tx__BIT_MASK, CYREG_PRT12_BIT_MASK
.set UART_LOG_Tx__BYP, CYREG_PRT12_BYP
.set UART_LOG_Tx__DM0, CYREG_PRT12_DM0
.set UART_LOG_Tx__DM1, CYREG_PRT12_DM1
.set UART_LOG_Tx__DM2, CYREG_PRT12_DM2
.set UART_LOG_Tx__DR, CYREG_PRT12_DR
.set UART_LOG_Tx__INP_DIS, CYREG_PRT12_INP_DIS
.set UART_LOG_Tx__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set UART_LOG_Tx__MASK, 0x80
.set UART_LOG_Tx__PORT, 12
.set UART_LOG_Tx__PRT, CYREG_PRT12_PRT
.set UART_LOG_Tx__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set UART_LOG_Tx__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set UART_LOG_Tx__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set UART_LOG_Tx__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set UART_LOG_Tx__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set UART_LOG_Tx__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set UART_LOG_Tx__PS, CYREG_PRT12_PS
.set UART_LOG_Tx__SHIFT, 7
.set UART_LOG_Tx__SIO_CFG, CYREG_PRT12_SIO_CFG
.set UART_LOG_Tx__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set UART_LOG_Tx__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set UART_LOG_Tx__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set UART_LOG_Tx__SLW, CYREG_PRT12_SLW
.set UART_LOG_TXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_LOG_TXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_LOG_TXInternalInterrupt__INTC_MASK, 0x20
.set UART_LOG_TXInternalInterrupt__INTC_NUMBER, 5
.set UART_LOG_TXInternalInterrupt__INTC_PRIOR_NUM, 7
.set UART_LOG_TXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set UART_LOG_TXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_LOG_TXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Clock_PWM */
.set Clock_PWM__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_PWM__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_PWM__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_PWM__CFG2_SRC_SEL_MASK, 0x07
.set Clock_PWM__INDEX, 0x00
.set Clock_PWM__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_PWM__PM_ACT_MSK, 0x01
.set Clock_PWM__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_PWM__PM_STBY_MSK, 0x01

/* QuadDec_FL */
.set QuadDec_FL_bQuadDec_Stsreg__0__MASK, 0x01
.set QuadDec_FL_bQuadDec_Stsreg__0__POS, 0
.set QuadDec_FL_bQuadDec_Stsreg__1__MASK, 0x02
.set QuadDec_FL_bQuadDec_Stsreg__1__POS, 1
.set QuadDec_FL_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set QuadDec_FL_bQuadDec_Stsreg__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set QuadDec_FL_bQuadDec_Stsreg__2__MASK, 0x04
.set QuadDec_FL_bQuadDec_Stsreg__2__POS, 2
.set QuadDec_FL_bQuadDec_Stsreg__3__MASK, 0x08
.set QuadDec_FL_bQuadDec_Stsreg__3__POS, 3
.set QuadDec_FL_bQuadDec_Stsreg__MASK, 0x0F
.set QuadDec_FL_bQuadDec_Stsreg__MASK_REG, CYREG_B0_UDB07_MSK
.set QuadDec_FL_bQuadDec_Stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set QuadDec_FL_bQuadDec_Stsreg__STATUS_REG, CYREG_B0_UDB07_ST
.set QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B1_UDB06_A0
.set QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B1_UDB06_A1
.set QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B1_UDB06_D0
.set QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B1_UDB06_D1
.set QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B1_UDB06_F0
.set QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B1_UDB06_F1
.set QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B1_UDB07_A0
.set QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B1_UDB07_A1
.set QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B1_UDB07_D0
.set QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B1_UDB07_D1
.set QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B1_UDB07_F0
.set QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B1_UDB07_F1
.set QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set QuadDec_FL_Cnt16_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set QuadDec_FL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set QuadDec_FL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set QuadDec_FL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set QuadDec_FL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set QuadDec_FL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set QuadDec_FL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB04_05_MSK
.set QuadDec_FL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set QuadDec_FL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB04_05_MSK
.set QuadDec_FL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set QuadDec_FL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set QuadDec_FL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set QuadDec_FL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set QuadDec_FL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B1_UDB04_CTL
.set QuadDec_FL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB04_ST_CTL
.set QuadDec_FL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B1_UDB04_CTL
.set QuadDec_FL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB04_ST_CTL
.set QuadDec_FL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set QuadDec_FL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set QuadDec_FL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set QuadDec_FL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B1_UDB04_MSK
.set QuadDec_FL_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set QuadDec_FL_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set QuadDec_FL_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set QuadDec_FL_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set QuadDec_FL_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set QuadDec_FL_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set QuadDec_FL_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set QuadDec_FL_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set QuadDec_FL_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK, 0x08
.set QuadDec_FL_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS, 3
.set QuadDec_FL_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set QuadDec_FL_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set QuadDec_FL_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set QuadDec_FL_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set QuadDec_FL_Cnt16_CounterUDB_sSTSReg_stsreg__MASK, 0x6F
.set QuadDec_FL_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B1_UDB08_MSK
.set QuadDec_FL_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set QuadDec_FL_Cnt16_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set QuadDec_FL_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set QuadDec_FL_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG, CYREG_B1_UDB08_ST_CTL
.set QuadDec_FL_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB08_ST_CTL
.set QuadDec_FL_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B1_UDB08_ST
.set QuadDec_FL_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set QuadDec_FL_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set QuadDec_FL_isr__INTC_MASK, 0x02
.set QuadDec_FL_isr__INTC_NUMBER, 1
.set QuadDec_FL_isr__INTC_PRIOR_NUM, 7
.set QuadDec_FL_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set QuadDec_FL_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set QuadDec_FL_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* QuadDec_FR */
.set QuadDec_FR_bQuadDec_Stsreg__0__MASK, 0x01
.set QuadDec_FR_bQuadDec_Stsreg__0__POS, 0
.set QuadDec_FR_bQuadDec_Stsreg__1__MASK, 0x02
.set QuadDec_FR_bQuadDec_Stsreg__1__POS, 1
.set QuadDec_FR_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set QuadDec_FR_bQuadDec_Stsreg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set QuadDec_FR_bQuadDec_Stsreg__2__MASK, 0x04
.set QuadDec_FR_bQuadDec_Stsreg__2__POS, 2
.set QuadDec_FR_bQuadDec_Stsreg__3__MASK, 0x08
.set QuadDec_FR_bQuadDec_Stsreg__3__POS, 3
.set QuadDec_FR_bQuadDec_Stsreg__MASK, 0x0F
.set QuadDec_FR_bQuadDec_Stsreg__MASK_REG, CYREG_B1_UDB07_MSK
.set QuadDec_FR_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set QuadDec_FR_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set QuadDec_FR_bQuadDec_Stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set QuadDec_FR_bQuadDec_Stsreg__STATUS_CNT_REG, CYREG_B1_UDB07_ST_CTL
.set QuadDec_FR_bQuadDec_Stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB07_ST_CTL
.set QuadDec_FR_bQuadDec_Stsreg__STATUS_REG, CYREG_B1_UDB07_ST
.set QuadDec_FR_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set QuadDec_FR_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set QuadDec_FR_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set QuadDec_FR_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set QuadDec_FR_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set QuadDec_FR_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set QuadDec_FR_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set QuadDec_FR_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set QuadDec_FR_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B0_UDB06_A0
.set QuadDec_FR_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B0_UDB06_A1
.set QuadDec_FR_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set QuadDec_FR_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B0_UDB06_D0
.set QuadDec_FR_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B0_UDB06_D1
.set QuadDec_FR_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set QuadDec_FR_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set QuadDec_FR_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B0_UDB06_F0
.set QuadDec_FR_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B0_UDB06_F1
.set QuadDec_FR_Cnt16_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set QuadDec_FR_Cnt16_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set QuadDec_FR_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set QuadDec_FR_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set QuadDec_FR_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set QuadDec_FR_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set QuadDec_FR_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set QuadDec_FR_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set QuadDec_FR_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set QuadDec_FR_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set QuadDec_FR_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B0_UDB07_A0
.set QuadDec_FR_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B0_UDB07_A1
.set QuadDec_FR_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set QuadDec_FR_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B0_UDB07_D0
.set QuadDec_FR_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B0_UDB07_D1
.set QuadDec_FR_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set QuadDec_FR_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set QuadDec_FR_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B0_UDB07_F0
.set QuadDec_FR_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B0_UDB07_F1
.set QuadDec_FR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set QuadDec_FR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set QuadDec_FR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set QuadDec_FR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set QuadDec_FR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set QuadDec_FR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB06_07_MSK
.set QuadDec_FR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set QuadDec_FR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB06_07_MSK
.set QuadDec_FR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set QuadDec_FR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set QuadDec_FR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set QuadDec_FR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set QuadDec_FR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB06_CTL
.set QuadDec_FR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB06_ST_CTL
.set QuadDec_FR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB06_CTL
.set QuadDec_FR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB06_ST_CTL
.set QuadDec_FR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set QuadDec_FR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set QuadDec_FR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set QuadDec_FR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB06_MSK
.set QuadDec_FR_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set QuadDec_FR_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set QuadDec_FR_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set QuadDec_FR_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set QuadDec_FR_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set QuadDec_FR_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set QuadDec_FR_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set QuadDec_FR_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set QuadDec_FR_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK, 0x08
.set QuadDec_FR_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS, 3
.set QuadDec_FR_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set QuadDec_FR_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set QuadDec_FR_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set QuadDec_FR_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set QuadDec_FR_Cnt16_CounterUDB_sSTSReg_stsreg__MASK, 0x6F
.set QuadDec_FR_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B1_UDB04_MSK
.set QuadDec_FR_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set QuadDec_FR_Cnt16_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set QuadDec_FR_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set QuadDec_FR_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG, CYREG_B1_UDB04_ST_CTL
.set QuadDec_FR_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB04_ST_CTL
.set QuadDec_FR_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B1_UDB04_ST
.set QuadDec_FR_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set QuadDec_FR_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set QuadDec_FR_isr__INTC_MASK, 0x04
.set QuadDec_FR_isr__INTC_NUMBER, 2
.set QuadDec_FR_isr__INTC_PRIOR_NUM, 7
.set QuadDec_FR_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set QuadDec_FR_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set QuadDec_FR_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* QuadDec_RL */
.set QuadDec_RL_bQuadDec_Stsreg__0__MASK, 0x01
.set QuadDec_RL_bQuadDec_Stsreg__0__POS, 0
.set QuadDec_RL_bQuadDec_Stsreg__1__MASK, 0x02
.set QuadDec_RL_bQuadDec_Stsreg__1__POS, 1
.set QuadDec_RL_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set QuadDec_RL_bQuadDec_Stsreg__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set QuadDec_RL_bQuadDec_Stsreg__2__MASK, 0x04
.set QuadDec_RL_bQuadDec_Stsreg__2__POS, 2
.set QuadDec_RL_bQuadDec_Stsreg__3__MASK, 0x08
.set QuadDec_RL_bQuadDec_Stsreg__3__POS, 3
.set QuadDec_RL_bQuadDec_Stsreg__MASK, 0x0F
.set QuadDec_RL_bQuadDec_Stsreg__MASK_REG, CYREG_B0_UDB03_MSK
.set QuadDec_RL_bQuadDec_Stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set QuadDec_RL_bQuadDec_Stsreg__STATUS_REG, CYREG_B0_UDB03_ST
.set QuadDec_RL_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set QuadDec_RL_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set QuadDec_RL_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set QuadDec_RL_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set QuadDec_RL_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set QuadDec_RL_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set QuadDec_RL_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set QuadDec_RL_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set QuadDec_RL_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B0_UDB02_A0
.set QuadDec_RL_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B0_UDB02_A1
.set QuadDec_RL_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set QuadDec_RL_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B0_UDB02_D0
.set QuadDec_RL_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B0_UDB02_D1
.set QuadDec_RL_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set QuadDec_RL_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set QuadDec_RL_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B0_UDB02_F0
.set QuadDec_RL_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B0_UDB02_F1
.set QuadDec_RL_Cnt16_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set QuadDec_RL_Cnt16_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set QuadDec_RL_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set QuadDec_RL_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set QuadDec_RL_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set QuadDec_RL_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set QuadDec_RL_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set QuadDec_RL_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set QuadDec_RL_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set QuadDec_RL_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set QuadDec_RL_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B0_UDB03_A0
.set QuadDec_RL_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B0_UDB03_A1
.set QuadDec_RL_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set QuadDec_RL_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B0_UDB03_D0
.set QuadDec_RL_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B0_UDB03_D1
.set QuadDec_RL_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set QuadDec_RL_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set QuadDec_RL_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B0_UDB03_F0
.set QuadDec_RL_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B0_UDB03_F1
.set QuadDec_RL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set QuadDec_RL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set QuadDec_RL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set QuadDec_RL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set QuadDec_RL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set QuadDec_RL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB02_03_MSK
.set QuadDec_RL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set QuadDec_RL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB02_03_MSK
.set QuadDec_RL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set QuadDec_RL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set QuadDec_RL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set QuadDec_RL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set QuadDec_RL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB02_CTL
.set QuadDec_RL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB02_ST_CTL
.set QuadDec_RL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB02_CTL
.set QuadDec_RL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB02_ST_CTL
.set QuadDec_RL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set QuadDec_RL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set QuadDec_RL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set QuadDec_RL_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB02_MSK
.set QuadDec_RL_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set QuadDec_RL_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set QuadDec_RL_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set QuadDec_RL_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set QuadDec_RL_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set QuadDec_RL_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB00_01_ST
.set QuadDec_RL_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set QuadDec_RL_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set QuadDec_RL_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK, 0x08
.set QuadDec_RL_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS, 3
.set QuadDec_RL_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set QuadDec_RL_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set QuadDec_RL_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set QuadDec_RL_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set QuadDec_RL_Cnt16_CounterUDB_sSTSReg_stsreg__MASK, 0x6F
.set QuadDec_RL_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB00_MSK
.set QuadDec_RL_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set QuadDec_RL_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB00_ST
.set QuadDec_RL_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set QuadDec_RL_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set QuadDec_RL_isr__INTC_MASK, 0x08
.set QuadDec_RL_isr__INTC_NUMBER, 3
.set QuadDec_RL_isr__INTC_PRIOR_NUM, 7
.set QuadDec_RL_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set QuadDec_RL_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set QuadDec_RL_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* QuadDec_RR */
.set QuadDec_RR_bQuadDec_Stsreg__0__MASK, 0x01
.set QuadDec_RR_bQuadDec_Stsreg__0__POS, 0
.set QuadDec_RR_bQuadDec_Stsreg__1__MASK, 0x02
.set QuadDec_RR_bQuadDec_Stsreg__1__POS, 1
.set QuadDec_RR_bQuadDec_Stsreg__2__MASK, 0x04
.set QuadDec_RR_bQuadDec_Stsreg__2__POS, 2
.set QuadDec_RR_bQuadDec_Stsreg__3__MASK, 0x08
.set QuadDec_RR_bQuadDec_Stsreg__3__POS, 3
.set QuadDec_RR_bQuadDec_Stsreg__MASK, 0x0F
.set QuadDec_RR_bQuadDec_Stsreg__MASK_REG, CYREG_B0_UDB15_MSK
.set QuadDec_RR_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set QuadDec_RR_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set QuadDec_RR_bQuadDec_Stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set QuadDec_RR_bQuadDec_Stsreg__STATUS_CNT_REG, CYREG_B0_UDB15_ST_CTL
.set QuadDec_RR_bQuadDec_Stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB15_ST_CTL
.set QuadDec_RR_bQuadDec_Stsreg__STATUS_REG, CYREG_B0_UDB15_ST
.set QuadDec_RR_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB00_01_A0
.set QuadDec_RR_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB00_01_A1
.set QuadDec_RR_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB00_01_D0
.set QuadDec_RR_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB00_01_D1
.set QuadDec_RR_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set QuadDec_RR_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB00_01_F0
.set QuadDec_RR_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB00_01_F1
.set QuadDec_RR_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B0_UDB00_A0_A1
.set QuadDec_RR_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B0_UDB00_A0
.set QuadDec_RR_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B0_UDB00_A1
.set QuadDec_RR_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B0_UDB00_D0_D1
.set QuadDec_RR_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B0_UDB00_D0
.set QuadDec_RR_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B0_UDB00_D1
.set QuadDec_RR_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set QuadDec_RR_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B0_UDB00_F0_F1
.set QuadDec_RR_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B0_UDB00_F0
.set QuadDec_RR_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B0_UDB00_F1
.set QuadDec_RR_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG, CYREG_B0_UDB01_02_A0
.set QuadDec_RR_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG, CYREG_B0_UDB01_02_A1
.set QuadDec_RR_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG, CYREG_B0_UDB01_02_D0
.set QuadDec_RR_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG, CYREG_B0_UDB01_02_D1
.set QuadDec_RR_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set QuadDec_RR_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG, CYREG_B0_UDB01_02_F0
.set QuadDec_RR_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG, CYREG_B0_UDB01_02_F1
.set QuadDec_RR_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B0_UDB01_A0_A1
.set QuadDec_RR_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B0_UDB01_A0
.set QuadDec_RR_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B0_UDB01_A1
.set QuadDec_RR_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B0_UDB01_D0_D1
.set QuadDec_RR_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B0_UDB01_D0
.set QuadDec_RR_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B0_UDB01_D1
.set QuadDec_RR_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set QuadDec_RR_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B0_UDB01_F0_F1
.set QuadDec_RR_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B0_UDB01_F0
.set QuadDec_RR_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B0_UDB01_F1
.set QuadDec_RR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set QuadDec_RR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set QuadDec_RR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set QuadDec_RR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set QuadDec_RR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set QuadDec_RR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB04_05_MSK
.set QuadDec_RR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set QuadDec_RR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB04_05_MSK
.set QuadDec_RR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set QuadDec_RR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set QuadDec_RR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set QuadDec_RR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set QuadDec_RR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB04_CTL
.set QuadDec_RR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB04_ST_CTL
.set QuadDec_RR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB04_CTL
.set QuadDec_RR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB04_ST_CTL
.set QuadDec_RR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set QuadDec_RR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set QuadDec_RR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set QuadDec_RR_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB04_MSK
.set QuadDec_RR_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set QuadDec_RR_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set QuadDec_RR_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set QuadDec_RR_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set QuadDec_RR_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set QuadDec_RR_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set QuadDec_RR_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set QuadDec_RR_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set QuadDec_RR_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK, 0x08
.set QuadDec_RR_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS, 3
.set QuadDec_RR_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set QuadDec_RR_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set QuadDec_RR_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set QuadDec_RR_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set QuadDec_RR_Cnt16_CounterUDB_sSTSReg_stsreg__MASK, 0x6F
.set QuadDec_RR_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB04_MSK
.set QuadDec_RR_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set QuadDec_RR_Cnt16_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set QuadDec_RR_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set QuadDec_RR_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG, CYREG_B0_UDB04_ST_CTL
.set QuadDec_RR_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB04_ST_CTL
.set QuadDec_RR_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB04_ST
.set QuadDec_RR_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set QuadDec_RR_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set QuadDec_RR_isr__INTC_MASK, 0x10
.set QuadDec_RR_isr__INTC_NUMBER, 4
.set QuadDec_RR_isr__INTC_PRIOR_NUM, 7
.set QuadDec_RR_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set QuadDec_RR_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set QuadDec_RR_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* URT_LOG_Rx */
.set URT_LOG_Rx__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set URT_LOG_Rx__0__MASK, 0x40
.set URT_LOG_Rx__0__PC, CYREG_PRT12_PC6
.set URT_LOG_Rx__0__PORT, 12
.set URT_LOG_Rx__0__SHIFT, 6
.set URT_LOG_Rx__AG, CYREG_PRT12_AG
.set URT_LOG_Rx__BIE, CYREG_PRT12_BIE
.set URT_LOG_Rx__BIT_MASK, CYREG_PRT12_BIT_MASK
.set URT_LOG_Rx__BYP, CYREG_PRT12_BYP
.set URT_LOG_Rx__DM0, CYREG_PRT12_DM0
.set URT_LOG_Rx__DM1, CYREG_PRT12_DM1
.set URT_LOG_Rx__DM2, CYREG_PRT12_DM2
.set URT_LOG_Rx__DR, CYREG_PRT12_DR
.set URT_LOG_Rx__INP_DIS, CYREG_PRT12_INP_DIS
.set URT_LOG_Rx__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set URT_LOG_Rx__MASK, 0x40
.set URT_LOG_Rx__PORT, 12
.set URT_LOG_Rx__PRT, CYREG_PRT12_PRT
.set URT_LOG_Rx__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set URT_LOG_Rx__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set URT_LOG_Rx__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set URT_LOG_Rx__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set URT_LOG_Rx__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set URT_LOG_Rx__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set URT_LOG_Rx__PS, CYREG_PRT12_PS
.set URT_LOG_Rx__SHIFT, 6
.set URT_LOG_Rx__SIO_CFG, CYREG_PRT12_SIO_CFG
.set URT_LOG_Rx__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set URT_LOG_Rx__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set URT_LOG_Rx__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set URT_LOG_Rx__SLW, CYREG_PRT12_SLW

/* Xbee_rx_isr */
.set Xbee_rx_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Xbee_rx_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Xbee_rx_isr__INTC_MASK, 0x01
.set Xbee_rx_isr__INTC_NUMBER, 0
.set Xbee_rx_isr__INTC_PRIOR_NUM, 7
.set Xbee_rx_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set Xbee_rx_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Xbee_rx_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Engine_PWM_FL */
.set Engine_PWM_FL__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set Engine_PWM_FL__0__MASK, 0x10
.set Engine_PWM_FL__0__PC, CYREG_PRT2_PC4
.set Engine_PWM_FL__0__PORT, 2
.set Engine_PWM_FL__0__SHIFT, 4
.set Engine_PWM_FL__AG, CYREG_PRT2_AG
.set Engine_PWM_FL__AMUX, CYREG_PRT2_AMUX
.set Engine_PWM_FL__BIE, CYREG_PRT2_BIE
.set Engine_PWM_FL__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Engine_PWM_FL__BYP, CYREG_PRT2_BYP
.set Engine_PWM_FL__CTL, CYREG_PRT2_CTL
.set Engine_PWM_FL__DM0, CYREG_PRT2_DM0
.set Engine_PWM_FL__DM1, CYREG_PRT2_DM1
.set Engine_PWM_FL__DM2, CYREG_PRT2_DM2
.set Engine_PWM_FL__DR, CYREG_PRT2_DR
.set Engine_PWM_FL__INP_DIS, CYREG_PRT2_INP_DIS
.set Engine_PWM_FL__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Engine_PWM_FL__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Engine_PWM_FL__LCD_EN, CYREG_PRT2_LCD_EN
.set Engine_PWM_FL__MASK, 0x10
.set Engine_PWM_FL__PORT, 2
.set Engine_PWM_FL__PRT, CYREG_PRT2_PRT
.set Engine_PWM_FL__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Engine_PWM_FL__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Engine_PWM_FL__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Engine_PWM_FL__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Engine_PWM_FL__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Engine_PWM_FL__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Engine_PWM_FL__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Engine_PWM_FL__PS, CYREG_PRT2_PS
.set Engine_PWM_FL__SHIFT, 4
.set Engine_PWM_FL__SLW, CYREG_PRT2_SLW

/* Engine_PWM_FR */
.set Engine_PWM_FR__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set Engine_PWM_FR__0__MASK, 0x08
.set Engine_PWM_FR__0__PC, CYREG_PRT2_PC3
.set Engine_PWM_FR__0__PORT, 2
.set Engine_PWM_FR__0__SHIFT, 3
.set Engine_PWM_FR__AG, CYREG_PRT2_AG
.set Engine_PWM_FR__AMUX, CYREG_PRT2_AMUX
.set Engine_PWM_FR__BIE, CYREG_PRT2_BIE
.set Engine_PWM_FR__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Engine_PWM_FR__BYP, CYREG_PRT2_BYP
.set Engine_PWM_FR__CTL, CYREG_PRT2_CTL
.set Engine_PWM_FR__DM0, CYREG_PRT2_DM0
.set Engine_PWM_FR__DM1, CYREG_PRT2_DM1
.set Engine_PWM_FR__DM2, CYREG_PRT2_DM2
.set Engine_PWM_FR__DR, CYREG_PRT2_DR
.set Engine_PWM_FR__INP_DIS, CYREG_PRT2_INP_DIS
.set Engine_PWM_FR__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Engine_PWM_FR__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Engine_PWM_FR__LCD_EN, CYREG_PRT2_LCD_EN
.set Engine_PWM_FR__MASK, 0x08
.set Engine_PWM_FR__PORT, 2
.set Engine_PWM_FR__PRT, CYREG_PRT2_PRT
.set Engine_PWM_FR__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Engine_PWM_FR__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Engine_PWM_FR__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Engine_PWM_FR__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Engine_PWM_FR__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Engine_PWM_FR__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Engine_PWM_FR__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Engine_PWM_FR__PS, CYREG_PRT2_PS
.set Engine_PWM_FR__SHIFT, 3
.set Engine_PWM_FR__SLW, CYREG_PRT2_SLW

/* Engine_PWM_RL */
.set Engine_PWM_RL__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set Engine_PWM_RL__0__MASK, 0x20
.set Engine_PWM_RL__0__PC, CYREG_PRT0_PC5
.set Engine_PWM_RL__0__PORT, 0
.set Engine_PWM_RL__0__SHIFT, 5
.set Engine_PWM_RL__AG, CYREG_PRT0_AG
.set Engine_PWM_RL__AMUX, CYREG_PRT0_AMUX
.set Engine_PWM_RL__BIE, CYREG_PRT0_BIE
.set Engine_PWM_RL__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Engine_PWM_RL__BYP, CYREG_PRT0_BYP
.set Engine_PWM_RL__CTL, CYREG_PRT0_CTL
.set Engine_PWM_RL__DM0, CYREG_PRT0_DM0
.set Engine_PWM_RL__DM1, CYREG_PRT0_DM1
.set Engine_PWM_RL__DM2, CYREG_PRT0_DM2
.set Engine_PWM_RL__DR, CYREG_PRT0_DR
.set Engine_PWM_RL__INP_DIS, CYREG_PRT0_INP_DIS
.set Engine_PWM_RL__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Engine_PWM_RL__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Engine_PWM_RL__LCD_EN, CYREG_PRT0_LCD_EN
.set Engine_PWM_RL__MASK, 0x20
.set Engine_PWM_RL__PORT, 0
.set Engine_PWM_RL__PRT, CYREG_PRT0_PRT
.set Engine_PWM_RL__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Engine_PWM_RL__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Engine_PWM_RL__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Engine_PWM_RL__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Engine_PWM_RL__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Engine_PWM_RL__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Engine_PWM_RL__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Engine_PWM_RL__PS, CYREG_PRT0_PS
.set Engine_PWM_RL__SHIFT, 5
.set Engine_PWM_RL__SLW, CYREG_PRT0_SLW

/* Engine_PWM_RR */
.set Engine_PWM_RR__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set Engine_PWM_RR__0__MASK, 0x08
.set Engine_PWM_RR__0__PC, CYREG_PRT3_PC3
.set Engine_PWM_RR__0__PORT, 3
.set Engine_PWM_RR__0__SHIFT, 3
.set Engine_PWM_RR__AG, CYREG_PRT3_AG
.set Engine_PWM_RR__AMUX, CYREG_PRT3_AMUX
.set Engine_PWM_RR__BIE, CYREG_PRT3_BIE
.set Engine_PWM_RR__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Engine_PWM_RR__BYP, CYREG_PRT3_BYP
.set Engine_PWM_RR__CTL, CYREG_PRT3_CTL
.set Engine_PWM_RR__DM0, CYREG_PRT3_DM0
.set Engine_PWM_RR__DM1, CYREG_PRT3_DM1
.set Engine_PWM_RR__DM2, CYREG_PRT3_DM2
.set Engine_PWM_RR__DR, CYREG_PRT3_DR
.set Engine_PWM_RR__INP_DIS, CYREG_PRT3_INP_DIS
.set Engine_PWM_RR__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Engine_PWM_RR__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Engine_PWM_RR__LCD_EN, CYREG_PRT3_LCD_EN
.set Engine_PWM_RR__MASK, 0x08
.set Engine_PWM_RR__PORT, 3
.set Engine_PWM_RR__PRT, CYREG_PRT3_PRT
.set Engine_PWM_RR__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Engine_PWM_RR__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Engine_PWM_RR__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Engine_PWM_RR__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Engine_PWM_RR__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Engine_PWM_RR__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Engine_PWM_RR__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Engine_PWM_RR__PS, CYREG_PRT3_PS
.set Engine_PWM_RR__SHIFT, 3
.set Engine_PWM_RR__SLW, CYREG_PRT3_SLW

/* Engine_Mode_FL */
.set Engine_Mode_FL_1__0__INTTYPE, CYREG_PICU1_INTTYPE3
.set Engine_Mode_FL_1__0__MASK, 0x08
.set Engine_Mode_FL_1__0__PC, CYREG_PRT1_PC3
.set Engine_Mode_FL_1__0__PORT, 1
.set Engine_Mode_FL_1__0__SHIFT, 3
.set Engine_Mode_FL_1__AG, CYREG_PRT1_AG
.set Engine_Mode_FL_1__AMUX, CYREG_PRT1_AMUX
.set Engine_Mode_FL_1__BIE, CYREG_PRT1_BIE
.set Engine_Mode_FL_1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Engine_Mode_FL_1__BYP, CYREG_PRT1_BYP
.set Engine_Mode_FL_1__CTL, CYREG_PRT1_CTL
.set Engine_Mode_FL_1__DM0, CYREG_PRT1_DM0
.set Engine_Mode_FL_1__DM1, CYREG_PRT1_DM1
.set Engine_Mode_FL_1__DM2, CYREG_PRT1_DM2
.set Engine_Mode_FL_1__DR, CYREG_PRT1_DR
.set Engine_Mode_FL_1__INP_DIS, CYREG_PRT1_INP_DIS
.set Engine_Mode_FL_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Engine_Mode_FL_1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Engine_Mode_FL_1__LCD_EN, CYREG_PRT1_LCD_EN
.set Engine_Mode_FL_1__MASK, 0x08
.set Engine_Mode_FL_1__PORT, 1
.set Engine_Mode_FL_1__PRT, CYREG_PRT1_PRT
.set Engine_Mode_FL_1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Engine_Mode_FL_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Engine_Mode_FL_1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Engine_Mode_FL_1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Engine_Mode_FL_1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Engine_Mode_FL_1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Engine_Mode_FL_1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Engine_Mode_FL_1__PS, CYREG_PRT1_PS
.set Engine_Mode_FL_1__SHIFT, 3
.set Engine_Mode_FL_1__SLW, CYREG_PRT1_SLW
.set Engine_Mode_FL_2__0__INTTYPE, CYREG_PICU1_INTTYPE2
.set Engine_Mode_FL_2__0__MASK, 0x04
.set Engine_Mode_FL_2__0__PC, CYREG_PRT1_PC2
.set Engine_Mode_FL_2__0__PORT, 1
.set Engine_Mode_FL_2__0__SHIFT, 2
.set Engine_Mode_FL_2__AG, CYREG_PRT1_AG
.set Engine_Mode_FL_2__AMUX, CYREG_PRT1_AMUX
.set Engine_Mode_FL_2__BIE, CYREG_PRT1_BIE
.set Engine_Mode_FL_2__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Engine_Mode_FL_2__BYP, CYREG_PRT1_BYP
.set Engine_Mode_FL_2__CTL, CYREG_PRT1_CTL
.set Engine_Mode_FL_2__DM0, CYREG_PRT1_DM0
.set Engine_Mode_FL_2__DM1, CYREG_PRT1_DM1
.set Engine_Mode_FL_2__DM2, CYREG_PRT1_DM2
.set Engine_Mode_FL_2__DR, CYREG_PRT1_DR
.set Engine_Mode_FL_2__INP_DIS, CYREG_PRT1_INP_DIS
.set Engine_Mode_FL_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Engine_Mode_FL_2__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Engine_Mode_FL_2__LCD_EN, CYREG_PRT1_LCD_EN
.set Engine_Mode_FL_2__MASK, 0x04
.set Engine_Mode_FL_2__PORT, 1
.set Engine_Mode_FL_2__PRT, CYREG_PRT1_PRT
.set Engine_Mode_FL_2__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Engine_Mode_FL_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Engine_Mode_FL_2__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Engine_Mode_FL_2__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Engine_Mode_FL_2__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Engine_Mode_FL_2__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Engine_Mode_FL_2__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Engine_Mode_FL_2__PS, CYREG_PRT1_PS
.set Engine_Mode_FL_2__SHIFT, 2
.set Engine_Mode_FL_2__SLW, CYREG_PRT1_SLW
.set Engine_Mode_FL_Sync_ctrl_reg__0__MASK, 0x01
.set Engine_Mode_FL_Sync_ctrl_reg__0__POS, 0
.set Engine_Mode_FL_Sync_ctrl_reg__1__MASK, 0x02
.set Engine_Mode_FL_Sync_ctrl_reg__1__POS, 1
.set Engine_Mode_FL_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set Engine_Mode_FL_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set Engine_Mode_FL_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set Engine_Mode_FL_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set Engine_Mode_FL_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set Engine_Mode_FL_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB09_10_MSK
.set Engine_Mode_FL_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set Engine_Mode_FL_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB09_10_MSK
.set Engine_Mode_FL_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set Engine_Mode_FL_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set Engine_Mode_FL_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB09_CTL
.set Engine_Mode_FL_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB09_ST_CTL
.set Engine_Mode_FL_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB09_CTL
.set Engine_Mode_FL_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB09_ST_CTL
.set Engine_Mode_FL_Sync_ctrl_reg__MASK, 0x03
.set Engine_Mode_FL_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Engine_Mode_FL_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Engine_Mode_FL_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB09_MSK

/* Engine_Mode_FR */
.set Engine_Mode_FR_1__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set Engine_Mode_FR_1__0__MASK, 0x01
.set Engine_Mode_FR_1__0__PC, CYREG_PRT12_PC0
.set Engine_Mode_FR_1__0__PORT, 12
.set Engine_Mode_FR_1__0__SHIFT, 0
.set Engine_Mode_FR_1__AG, CYREG_PRT12_AG
.set Engine_Mode_FR_1__BIE, CYREG_PRT12_BIE
.set Engine_Mode_FR_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Engine_Mode_FR_1__BYP, CYREG_PRT12_BYP
.set Engine_Mode_FR_1__DM0, CYREG_PRT12_DM0
.set Engine_Mode_FR_1__DM1, CYREG_PRT12_DM1
.set Engine_Mode_FR_1__DM2, CYREG_PRT12_DM2
.set Engine_Mode_FR_1__DR, CYREG_PRT12_DR
.set Engine_Mode_FR_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Engine_Mode_FR_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Engine_Mode_FR_1__MASK, 0x01
.set Engine_Mode_FR_1__PORT, 12
.set Engine_Mode_FR_1__PRT, CYREG_PRT12_PRT
.set Engine_Mode_FR_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Engine_Mode_FR_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Engine_Mode_FR_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Engine_Mode_FR_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Engine_Mode_FR_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Engine_Mode_FR_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Engine_Mode_FR_1__PS, CYREG_PRT12_PS
.set Engine_Mode_FR_1__SHIFT, 0
.set Engine_Mode_FR_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Engine_Mode_FR_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Engine_Mode_FR_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Engine_Mode_FR_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Engine_Mode_FR_1__SLW, CYREG_PRT12_SLW
.set Engine_Mode_FR_2__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set Engine_Mode_FR_2__0__MASK, 0x02
.set Engine_Mode_FR_2__0__PC, CYREG_PRT12_PC1
.set Engine_Mode_FR_2__0__PORT, 12
.set Engine_Mode_FR_2__0__SHIFT, 1
.set Engine_Mode_FR_2__AG, CYREG_PRT12_AG
.set Engine_Mode_FR_2__BIE, CYREG_PRT12_BIE
.set Engine_Mode_FR_2__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Engine_Mode_FR_2__BYP, CYREG_PRT12_BYP
.set Engine_Mode_FR_2__DM0, CYREG_PRT12_DM0
.set Engine_Mode_FR_2__DM1, CYREG_PRT12_DM1
.set Engine_Mode_FR_2__DM2, CYREG_PRT12_DM2
.set Engine_Mode_FR_2__DR, CYREG_PRT12_DR
.set Engine_Mode_FR_2__INP_DIS, CYREG_PRT12_INP_DIS
.set Engine_Mode_FR_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Engine_Mode_FR_2__MASK, 0x02
.set Engine_Mode_FR_2__PORT, 12
.set Engine_Mode_FR_2__PRT, CYREG_PRT12_PRT
.set Engine_Mode_FR_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Engine_Mode_FR_2__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Engine_Mode_FR_2__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Engine_Mode_FR_2__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Engine_Mode_FR_2__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Engine_Mode_FR_2__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Engine_Mode_FR_2__PS, CYREG_PRT12_PS
.set Engine_Mode_FR_2__SHIFT, 1
.set Engine_Mode_FR_2__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Engine_Mode_FR_2__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Engine_Mode_FR_2__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Engine_Mode_FR_2__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Engine_Mode_FR_2__SLW, CYREG_PRT12_SLW
.set Engine_Mode_FR_Sync_ctrl_reg__0__MASK, 0x01
.set Engine_Mode_FR_Sync_ctrl_reg__0__POS, 0
.set Engine_Mode_FR_Sync_ctrl_reg__1__MASK, 0x02
.set Engine_Mode_FR_Sync_ctrl_reg__1__POS, 1
.set Engine_Mode_FR_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set Engine_Mode_FR_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set Engine_Mode_FR_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set Engine_Mode_FR_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set Engine_Mode_FR_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set Engine_Mode_FR_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB06_07_MSK
.set Engine_Mode_FR_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set Engine_Mode_FR_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB06_07_MSK
.set Engine_Mode_FR_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set Engine_Mode_FR_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set Engine_Mode_FR_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB06_CTL
.set Engine_Mode_FR_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB06_ST_CTL
.set Engine_Mode_FR_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB06_CTL
.set Engine_Mode_FR_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB06_ST_CTL
.set Engine_Mode_FR_Sync_ctrl_reg__MASK, 0x03
.set Engine_Mode_FR_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Engine_Mode_FR_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Engine_Mode_FR_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB06_MSK

/* Engine_Mode_RL */
.set Engine_Mode_RL_1__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set Engine_Mode_RL_1__0__MASK, 0x40
.set Engine_Mode_RL_1__0__PC, CYREG_PRT3_PC6
.set Engine_Mode_RL_1__0__PORT, 3
.set Engine_Mode_RL_1__0__SHIFT, 6
.set Engine_Mode_RL_1__AG, CYREG_PRT3_AG
.set Engine_Mode_RL_1__AMUX, CYREG_PRT3_AMUX
.set Engine_Mode_RL_1__BIE, CYREG_PRT3_BIE
.set Engine_Mode_RL_1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Engine_Mode_RL_1__BYP, CYREG_PRT3_BYP
.set Engine_Mode_RL_1__CTL, CYREG_PRT3_CTL
.set Engine_Mode_RL_1__DM0, CYREG_PRT3_DM0
.set Engine_Mode_RL_1__DM1, CYREG_PRT3_DM1
.set Engine_Mode_RL_1__DM2, CYREG_PRT3_DM2
.set Engine_Mode_RL_1__DR, CYREG_PRT3_DR
.set Engine_Mode_RL_1__INP_DIS, CYREG_PRT3_INP_DIS
.set Engine_Mode_RL_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Engine_Mode_RL_1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Engine_Mode_RL_1__LCD_EN, CYREG_PRT3_LCD_EN
.set Engine_Mode_RL_1__MASK, 0x40
.set Engine_Mode_RL_1__PORT, 3
.set Engine_Mode_RL_1__PRT, CYREG_PRT3_PRT
.set Engine_Mode_RL_1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Engine_Mode_RL_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Engine_Mode_RL_1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Engine_Mode_RL_1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Engine_Mode_RL_1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Engine_Mode_RL_1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Engine_Mode_RL_1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Engine_Mode_RL_1__PS, CYREG_PRT3_PS
.set Engine_Mode_RL_1__SHIFT, 6
.set Engine_Mode_RL_1__SLW, CYREG_PRT3_SLW
.set Engine_Mode_RL_2__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set Engine_Mode_RL_2__0__MASK, 0x80
.set Engine_Mode_RL_2__0__PC, CYREG_PRT3_PC7
.set Engine_Mode_RL_2__0__PORT, 3
.set Engine_Mode_RL_2__0__SHIFT, 7
.set Engine_Mode_RL_2__AG, CYREG_PRT3_AG
.set Engine_Mode_RL_2__AMUX, CYREG_PRT3_AMUX
.set Engine_Mode_RL_2__BIE, CYREG_PRT3_BIE
.set Engine_Mode_RL_2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Engine_Mode_RL_2__BYP, CYREG_PRT3_BYP
.set Engine_Mode_RL_2__CTL, CYREG_PRT3_CTL
.set Engine_Mode_RL_2__DM0, CYREG_PRT3_DM0
.set Engine_Mode_RL_2__DM1, CYREG_PRT3_DM1
.set Engine_Mode_RL_2__DM2, CYREG_PRT3_DM2
.set Engine_Mode_RL_2__DR, CYREG_PRT3_DR
.set Engine_Mode_RL_2__INP_DIS, CYREG_PRT3_INP_DIS
.set Engine_Mode_RL_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Engine_Mode_RL_2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Engine_Mode_RL_2__LCD_EN, CYREG_PRT3_LCD_EN
.set Engine_Mode_RL_2__MASK, 0x80
.set Engine_Mode_RL_2__PORT, 3
.set Engine_Mode_RL_2__PRT, CYREG_PRT3_PRT
.set Engine_Mode_RL_2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Engine_Mode_RL_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Engine_Mode_RL_2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Engine_Mode_RL_2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Engine_Mode_RL_2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Engine_Mode_RL_2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Engine_Mode_RL_2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Engine_Mode_RL_2__PS, CYREG_PRT3_PS
.set Engine_Mode_RL_2__SHIFT, 7
.set Engine_Mode_RL_2__SLW, CYREG_PRT3_SLW
.set Engine_Mode_RL_Sync_ctrl_reg__0__MASK, 0x01
.set Engine_Mode_RL_Sync_ctrl_reg__0__POS, 0
.set Engine_Mode_RL_Sync_ctrl_reg__1__MASK, 0x02
.set Engine_Mode_RL_Sync_ctrl_reg__1__POS, 1
.set Engine_Mode_RL_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Engine_Mode_RL_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set Engine_Mode_RL_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set Engine_Mode_RL_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set Engine_Mode_RL_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set Engine_Mode_RL_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set Engine_Mode_RL_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set Engine_Mode_RL_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set Engine_Mode_RL_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set Engine_Mode_RL_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Engine_Mode_RL_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB07_CTL
.set Engine_Mode_RL_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set Engine_Mode_RL_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB07_CTL
.set Engine_Mode_RL_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set Engine_Mode_RL_Sync_ctrl_reg__MASK, 0x03
.set Engine_Mode_RL_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Engine_Mode_RL_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Engine_Mode_RL_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB07_MSK

/* Engine_Mode_RR */
.set Engine_Mode_RR_1__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set Engine_Mode_RR_1__0__MASK, 0x10
.set Engine_Mode_RR_1__0__PC, CYREG_PRT3_PC4
.set Engine_Mode_RR_1__0__PORT, 3
.set Engine_Mode_RR_1__0__SHIFT, 4
.set Engine_Mode_RR_1__AG, CYREG_PRT3_AG
.set Engine_Mode_RR_1__AMUX, CYREG_PRT3_AMUX
.set Engine_Mode_RR_1__BIE, CYREG_PRT3_BIE
.set Engine_Mode_RR_1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Engine_Mode_RR_1__BYP, CYREG_PRT3_BYP
.set Engine_Mode_RR_1__CTL, CYREG_PRT3_CTL
.set Engine_Mode_RR_1__DM0, CYREG_PRT3_DM0
.set Engine_Mode_RR_1__DM1, CYREG_PRT3_DM1
.set Engine_Mode_RR_1__DM2, CYREG_PRT3_DM2
.set Engine_Mode_RR_1__DR, CYREG_PRT3_DR
.set Engine_Mode_RR_1__INP_DIS, CYREG_PRT3_INP_DIS
.set Engine_Mode_RR_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Engine_Mode_RR_1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Engine_Mode_RR_1__LCD_EN, CYREG_PRT3_LCD_EN
.set Engine_Mode_RR_1__MASK, 0x10
.set Engine_Mode_RR_1__PORT, 3
.set Engine_Mode_RR_1__PRT, CYREG_PRT3_PRT
.set Engine_Mode_RR_1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Engine_Mode_RR_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Engine_Mode_RR_1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Engine_Mode_RR_1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Engine_Mode_RR_1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Engine_Mode_RR_1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Engine_Mode_RR_1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Engine_Mode_RR_1__PS, CYREG_PRT3_PS
.set Engine_Mode_RR_1__SHIFT, 4
.set Engine_Mode_RR_1__SLW, CYREG_PRT3_SLW
.set Engine_Mode_RR_2__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set Engine_Mode_RR_2__0__MASK, 0x20
.set Engine_Mode_RR_2__0__PC, CYREG_PRT3_PC5
.set Engine_Mode_RR_2__0__PORT, 3
.set Engine_Mode_RR_2__0__SHIFT, 5
.set Engine_Mode_RR_2__AG, CYREG_PRT3_AG
.set Engine_Mode_RR_2__AMUX, CYREG_PRT3_AMUX
.set Engine_Mode_RR_2__BIE, CYREG_PRT3_BIE
.set Engine_Mode_RR_2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Engine_Mode_RR_2__BYP, CYREG_PRT3_BYP
.set Engine_Mode_RR_2__CTL, CYREG_PRT3_CTL
.set Engine_Mode_RR_2__DM0, CYREG_PRT3_DM0
.set Engine_Mode_RR_2__DM1, CYREG_PRT3_DM1
.set Engine_Mode_RR_2__DM2, CYREG_PRT3_DM2
.set Engine_Mode_RR_2__DR, CYREG_PRT3_DR
.set Engine_Mode_RR_2__INP_DIS, CYREG_PRT3_INP_DIS
.set Engine_Mode_RR_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Engine_Mode_RR_2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Engine_Mode_RR_2__LCD_EN, CYREG_PRT3_LCD_EN
.set Engine_Mode_RR_2__MASK, 0x20
.set Engine_Mode_RR_2__PORT, 3
.set Engine_Mode_RR_2__PRT, CYREG_PRT3_PRT
.set Engine_Mode_RR_2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Engine_Mode_RR_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Engine_Mode_RR_2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Engine_Mode_RR_2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Engine_Mode_RR_2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Engine_Mode_RR_2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Engine_Mode_RR_2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Engine_Mode_RR_2__PS, CYREG_PRT3_PS
.set Engine_Mode_RR_2__SHIFT, 5
.set Engine_Mode_RR_2__SLW, CYREG_PRT3_SLW
.set Engine_Mode_RR_Sync_ctrl_reg__0__MASK, 0x01
.set Engine_Mode_RR_Sync_ctrl_reg__0__POS, 0
.set Engine_Mode_RR_Sync_ctrl_reg__1__MASK, 0x02
.set Engine_Mode_RR_Sync_ctrl_reg__1__POS, 1
.set Engine_Mode_RR_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Engine_Mode_RR_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set Engine_Mode_RR_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set Engine_Mode_RR_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set Engine_Mode_RR_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set Engine_Mode_RR_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set Engine_Mode_RR_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set Engine_Mode_RR_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set Engine_Mode_RR_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set Engine_Mode_RR_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Engine_Mode_RR_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB05_CTL
.set Engine_Mode_RR_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set Engine_Mode_RR_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB05_CTL
.set Engine_Mode_RR_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set Engine_Mode_RR_Sync_ctrl_reg__MASK, 0x03
.set Engine_Mode_RR_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Engine_Mode_RR_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Engine_Mode_RR_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB05_MSK

/* Engine_PWM_Rear */
.set Engine_PWM_Rear_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set Engine_PWM_Rear_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set Engine_PWM_Rear_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set Engine_PWM_Rear_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set Engine_PWM_Rear_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set Engine_PWM_Rear_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB08_09_MSK
.set Engine_PWM_Rear_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set Engine_PWM_Rear_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB08_09_MSK
.set Engine_PWM_Rear_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set Engine_PWM_Rear_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set Engine_PWM_Rear_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set Engine_PWM_Rear_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set Engine_PWM_Rear_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB08_CTL
.set Engine_PWM_Rear_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB08_ST_CTL
.set Engine_PWM_Rear_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB08_CTL
.set Engine_PWM_Rear_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB08_ST_CTL
.set Engine_PWM_Rear_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set Engine_PWM_Rear_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set Engine_PWM_Rear_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set Engine_PWM_Rear_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB08_MSK
.set Engine_PWM_Rear_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set Engine_PWM_Rear_PWMUDB_genblk8_stsreg__0__POS, 0
.set Engine_PWM_Rear_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set Engine_PWM_Rear_PWMUDB_genblk8_stsreg__1__POS, 1
.set Engine_PWM_Rear_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set Engine_PWM_Rear_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set Engine_PWM_Rear_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set Engine_PWM_Rear_PWMUDB_genblk8_stsreg__2__POS, 2
.set Engine_PWM_Rear_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set Engine_PWM_Rear_PWMUDB_genblk8_stsreg__3__POS, 3
.set Engine_PWM_Rear_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set Engine_PWM_Rear_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB09_MSK
.set Engine_PWM_Rear_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Engine_PWM_Rear_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Engine_PWM_Rear_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set Engine_PWM_Rear_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B1_UDB09_ST_CTL
.set Engine_PWM_Rear_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB09_ST_CTL
.set Engine_PWM_Rear_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB09_ST
.set Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B1_UDB08_A0
.set Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B1_UDB08_A1
.set Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B1_UDB08_D0
.set Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B1_UDB08_D1
.set Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B1_UDB08_F0
.set Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B1_UDB08_F1
.set Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B1_UDB09_A0
.set Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B1_UDB09_A1
.set Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B1_UDB09_D0
.set Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B1_UDB09_D1
.set Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B1_UDB09_F0
.set Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B1_UDB09_F1
.set Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Engine_PWM_Rear_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL

/* Engine_PWM_Front */
.set Engine_PWM_Front_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set Engine_PWM_Front_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set Engine_PWM_Front_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set Engine_PWM_Front_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB15_CTL
.set Engine_PWM_Front_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB15_ST_CTL
.set Engine_PWM_Front_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB15_CTL
.set Engine_PWM_Front_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB15_ST_CTL
.set Engine_PWM_Front_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set Engine_PWM_Front_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set Engine_PWM_Front_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set Engine_PWM_Front_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB15_MSK
.set Engine_PWM_Front_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set Engine_PWM_Front_PWMUDB_genblk8_stsreg__0__POS, 0
.set Engine_PWM_Front_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set Engine_PWM_Front_PWMUDB_genblk8_stsreg__1__POS, 1
.set Engine_PWM_Front_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set Engine_PWM_Front_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB13_14_ST
.set Engine_PWM_Front_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set Engine_PWM_Front_PWMUDB_genblk8_stsreg__2__POS, 2
.set Engine_PWM_Front_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set Engine_PWM_Front_PWMUDB_genblk8_stsreg__3__POS, 3
.set Engine_PWM_Front_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set Engine_PWM_Front_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB13_MSK
.set Engine_PWM_Front_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set Engine_PWM_Front_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB13_ST
.set Engine_PWM_Front_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set Engine_PWM_Front_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set Engine_PWM_Front_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set Engine_PWM_Front_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set Engine_PWM_Front_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set Engine_PWM_Front_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set Engine_PWM_Front_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set Engine_PWM_Front_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set Engine_PWM_Front_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB12_A0
.set Engine_PWM_Front_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB12_A1
.set Engine_PWM_Front_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set Engine_PWM_Front_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB12_D0
.set Engine_PWM_Front_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB12_D1
.set Engine_PWM_Front_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set Engine_PWM_Front_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set Engine_PWM_Front_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB12_F0
.set Engine_PWM_Front_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB12_F1
.set Engine_PWM_Front_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set Engine_PWM_Front_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set Engine_PWM_Front_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set Engine_PWM_Front_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set Engine_PWM_Front_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set Engine_PWM_Front_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set Engine_PWM_Front_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set Engine_PWM_Front_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set Engine_PWM_Front_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB13_A0
.set Engine_PWM_Front_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB13_A1
.set Engine_PWM_Front_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set Engine_PWM_Front_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB13_D0
.set Engine_PWM_Front_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB13_D1
.set Engine_PWM_Front_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set Engine_PWM_Front_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set Engine_PWM_Front_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB13_F0
.set Engine_PWM_Front_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB13_F1

/* Engine_QuadDec_FL_A */
.set Engine_QuadDec_FL_A__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set Engine_QuadDec_FL_A__0__MASK, 0x40
.set Engine_QuadDec_FL_A__0__PC, CYREG_PRT1_PC6
.set Engine_QuadDec_FL_A__0__PORT, 1
.set Engine_QuadDec_FL_A__0__SHIFT, 6
.set Engine_QuadDec_FL_A__AG, CYREG_PRT1_AG
.set Engine_QuadDec_FL_A__AMUX, CYREG_PRT1_AMUX
.set Engine_QuadDec_FL_A__BIE, CYREG_PRT1_BIE
.set Engine_QuadDec_FL_A__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Engine_QuadDec_FL_A__BYP, CYREG_PRT1_BYP
.set Engine_QuadDec_FL_A__CTL, CYREG_PRT1_CTL
.set Engine_QuadDec_FL_A__DM0, CYREG_PRT1_DM0
.set Engine_QuadDec_FL_A__DM1, CYREG_PRT1_DM1
.set Engine_QuadDec_FL_A__DM2, CYREG_PRT1_DM2
.set Engine_QuadDec_FL_A__DR, CYREG_PRT1_DR
.set Engine_QuadDec_FL_A__INP_DIS, CYREG_PRT1_INP_DIS
.set Engine_QuadDec_FL_A__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Engine_QuadDec_FL_A__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Engine_QuadDec_FL_A__LCD_EN, CYREG_PRT1_LCD_EN
.set Engine_QuadDec_FL_A__MASK, 0x40
.set Engine_QuadDec_FL_A__PORT, 1
.set Engine_QuadDec_FL_A__PRT, CYREG_PRT1_PRT
.set Engine_QuadDec_FL_A__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Engine_QuadDec_FL_A__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Engine_QuadDec_FL_A__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Engine_QuadDec_FL_A__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Engine_QuadDec_FL_A__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Engine_QuadDec_FL_A__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Engine_QuadDec_FL_A__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Engine_QuadDec_FL_A__PS, CYREG_PRT1_PS
.set Engine_QuadDec_FL_A__SHIFT, 6
.set Engine_QuadDec_FL_A__SLW, CYREG_PRT1_SLW

/* Engine_QuadDec_FL_B */
.set Engine_QuadDec_FL_B__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set Engine_QuadDec_FL_B__0__MASK, 0x80
.set Engine_QuadDec_FL_B__0__PC, CYREG_PRT1_PC7
.set Engine_QuadDec_FL_B__0__PORT, 1
.set Engine_QuadDec_FL_B__0__SHIFT, 7
.set Engine_QuadDec_FL_B__AG, CYREG_PRT1_AG
.set Engine_QuadDec_FL_B__AMUX, CYREG_PRT1_AMUX
.set Engine_QuadDec_FL_B__BIE, CYREG_PRT1_BIE
.set Engine_QuadDec_FL_B__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Engine_QuadDec_FL_B__BYP, CYREG_PRT1_BYP
.set Engine_QuadDec_FL_B__CTL, CYREG_PRT1_CTL
.set Engine_QuadDec_FL_B__DM0, CYREG_PRT1_DM0
.set Engine_QuadDec_FL_B__DM1, CYREG_PRT1_DM1
.set Engine_QuadDec_FL_B__DM2, CYREG_PRT1_DM2
.set Engine_QuadDec_FL_B__DR, CYREG_PRT1_DR
.set Engine_QuadDec_FL_B__INP_DIS, CYREG_PRT1_INP_DIS
.set Engine_QuadDec_FL_B__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Engine_QuadDec_FL_B__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Engine_QuadDec_FL_B__LCD_EN, CYREG_PRT1_LCD_EN
.set Engine_QuadDec_FL_B__MASK, 0x80
.set Engine_QuadDec_FL_B__PORT, 1
.set Engine_QuadDec_FL_B__PRT, CYREG_PRT1_PRT
.set Engine_QuadDec_FL_B__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Engine_QuadDec_FL_B__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Engine_QuadDec_FL_B__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Engine_QuadDec_FL_B__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Engine_QuadDec_FL_B__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Engine_QuadDec_FL_B__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Engine_QuadDec_FL_B__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Engine_QuadDec_FL_B__PS, CYREG_PRT1_PS
.set Engine_QuadDec_FL_B__SHIFT, 7
.set Engine_QuadDec_FL_B__SLW, CYREG_PRT1_SLW

/* Engine_QuadDec_FR_A */
.set Engine_QuadDec_FR_A__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set Engine_QuadDec_FR_A__0__MASK, 0x10
.set Engine_QuadDec_FR_A__0__PC, CYREG_PRT1_PC4
.set Engine_QuadDec_FR_A__0__PORT, 1
.set Engine_QuadDec_FR_A__0__SHIFT, 4
.set Engine_QuadDec_FR_A__AG, CYREG_PRT1_AG
.set Engine_QuadDec_FR_A__AMUX, CYREG_PRT1_AMUX
.set Engine_QuadDec_FR_A__BIE, CYREG_PRT1_BIE
.set Engine_QuadDec_FR_A__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Engine_QuadDec_FR_A__BYP, CYREG_PRT1_BYP
.set Engine_QuadDec_FR_A__CTL, CYREG_PRT1_CTL
.set Engine_QuadDec_FR_A__DM0, CYREG_PRT1_DM0
.set Engine_QuadDec_FR_A__DM1, CYREG_PRT1_DM1
.set Engine_QuadDec_FR_A__DM2, CYREG_PRT1_DM2
.set Engine_QuadDec_FR_A__DR, CYREG_PRT1_DR
.set Engine_QuadDec_FR_A__INP_DIS, CYREG_PRT1_INP_DIS
.set Engine_QuadDec_FR_A__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Engine_QuadDec_FR_A__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Engine_QuadDec_FR_A__LCD_EN, CYREG_PRT1_LCD_EN
.set Engine_QuadDec_FR_A__MASK, 0x10
.set Engine_QuadDec_FR_A__PORT, 1
.set Engine_QuadDec_FR_A__PRT, CYREG_PRT1_PRT
.set Engine_QuadDec_FR_A__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Engine_QuadDec_FR_A__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Engine_QuadDec_FR_A__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Engine_QuadDec_FR_A__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Engine_QuadDec_FR_A__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Engine_QuadDec_FR_A__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Engine_QuadDec_FR_A__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Engine_QuadDec_FR_A__PS, CYREG_PRT1_PS
.set Engine_QuadDec_FR_A__SHIFT, 4
.set Engine_QuadDec_FR_A__SLW, CYREG_PRT1_SLW

/* Engine_QuadDec_FR_B */
.set Engine_QuadDec_FR_B__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set Engine_QuadDec_FR_B__0__MASK, 0x20
.set Engine_QuadDec_FR_B__0__PC, CYREG_PRT1_PC5
.set Engine_QuadDec_FR_B__0__PORT, 1
.set Engine_QuadDec_FR_B__0__SHIFT, 5
.set Engine_QuadDec_FR_B__AG, CYREG_PRT1_AG
.set Engine_QuadDec_FR_B__AMUX, CYREG_PRT1_AMUX
.set Engine_QuadDec_FR_B__BIE, CYREG_PRT1_BIE
.set Engine_QuadDec_FR_B__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Engine_QuadDec_FR_B__BYP, CYREG_PRT1_BYP
.set Engine_QuadDec_FR_B__CTL, CYREG_PRT1_CTL
.set Engine_QuadDec_FR_B__DM0, CYREG_PRT1_DM0
.set Engine_QuadDec_FR_B__DM1, CYREG_PRT1_DM1
.set Engine_QuadDec_FR_B__DM2, CYREG_PRT1_DM2
.set Engine_QuadDec_FR_B__DR, CYREG_PRT1_DR
.set Engine_QuadDec_FR_B__INP_DIS, CYREG_PRT1_INP_DIS
.set Engine_QuadDec_FR_B__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Engine_QuadDec_FR_B__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Engine_QuadDec_FR_B__LCD_EN, CYREG_PRT1_LCD_EN
.set Engine_QuadDec_FR_B__MASK, 0x20
.set Engine_QuadDec_FR_B__PORT, 1
.set Engine_QuadDec_FR_B__PRT, CYREG_PRT1_PRT
.set Engine_QuadDec_FR_B__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Engine_QuadDec_FR_B__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Engine_QuadDec_FR_B__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Engine_QuadDec_FR_B__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Engine_QuadDec_FR_B__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Engine_QuadDec_FR_B__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Engine_QuadDec_FR_B__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Engine_QuadDec_FR_B__PS, CYREG_PRT1_PS
.set Engine_QuadDec_FR_B__SHIFT, 5
.set Engine_QuadDec_FR_B__SLW, CYREG_PRT1_SLW

/* Engine_QuadDec_RL_A */
.set Engine_QuadDec_RL_A__0__INTTYPE, CYREG_PICU15_INTTYPE0
.set Engine_QuadDec_RL_A__0__MASK, 0x01
.set Engine_QuadDec_RL_A__0__PC, CYREG_IO_PC_PRT15_PC0
.set Engine_QuadDec_RL_A__0__PORT, 15
.set Engine_QuadDec_RL_A__0__SHIFT, 0
.set Engine_QuadDec_RL_A__AG, CYREG_PRT15_AG
.set Engine_QuadDec_RL_A__AMUX, CYREG_PRT15_AMUX
.set Engine_QuadDec_RL_A__BIE, CYREG_PRT15_BIE
.set Engine_QuadDec_RL_A__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Engine_QuadDec_RL_A__BYP, CYREG_PRT15_BYP
.set Engine_QuadDec_RL_A__CTL, CYREG_PRT15_CTL
.set Engine_QuadDec_RL_A__DM0, CYREG_PRT15_DM0
.set Engine_QuadDec_RL_A__DM1, CYREG_PRT15_DM1
.set Engine_QuadDec_RL_A__DM2, CYREG_PRT15_DM2
.set Engine_QuadDec_RL_A__DR, CYREG_PRT15_DR
.set Engine_QuadDec_RL_A__INP_DIS, CYREG_PRT15_INP_DIS
.set Engine_QuadDec_RL_A__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Engine_QuadDec_RL_A__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Engine_QuadDec_RL_A__LCD_EN, CYREG_PRT15_LCD_EN
.set Engine_QuadDec_RL_A__MASK, 0x01
.set Engine_QuadDec_RL_A__PORT, 15
.set Engine_QuadDec_RL_A__PRT, CYREG_PRT15_PRT
.set Engine_QuadDec_RL_A__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Engine_QuadDec_RL_A__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Engine_QuadDec_RL_A__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Engine_QuadDec_RL_A__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Engine_QuadDec_RL_A__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Engine_QuadDec_RL_A__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Engine_QuadDec_RL_A__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Engine_QuadDec_RL_A__PS, CYREG_PRT15_PS
.set Engine_QuadDec_RL_A__SHIFT, 0
.set Engine_QuadDec_RL_A__SLW, CYREG_PRT15_SLW

/* Engine_QuadDec_RL_B */
.set Engine_QuadDec_RL_B__0__INTTYPE, CYREG_PICU15_INTTYPE1
.set Engine_QuadDec_RL_B__0__MASK, 0x02
.set Engine_QuadDec_RL_B__0__PC, CYREG_IO_PC_PRT15_PC1
.set Engine_QuadDec_RL_B__0__PORT, 15
.set Engine_QuadDec_RL_B__0__SHIFT, 1
.set Engine_QuadDec_RL_B__AG, CYREG_PRT15_AG
.set Engine_QuadDec_RL_B__AMUX, CYREG_PRT15_AMUX
.set Engine_QuadDec_RL_B__BIE, CYREG_PRT15_BIE
.set Engine_QuadDec_RL_B__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Engine_QuadDec_RL_B__BYP, CYREG_PRT15_BYP
.set Engine_QuadDec_RL_B__CTL, CYREG_PRT15_CTL
.set Engine_QuadDec_RL_B__DM0, CYREG_PRT15_DM0
.set Engine_QuadDec_RL_B__DM1, CYREG_PRT15_DM1
.set Engine_QuadDec_RL_B__DM2, CYREG_PRT15_DM2
.set Engine_QuadDec_RL_B__DR, CYREG_PRT15_DR
.set Engine_QuadDec_RL_B__INP_DIS, CYREG_PRT15_INP_DIS
.set Engine_QuadDec_RL_B__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Engine_QuadDec_RL_B__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Engine_QuadDec_RL_B__LCD_EN, CYREG_PRT15_LCD_EN
.set Engine_QuadDec_RL_B__MASK, 0x02
.set Engine_QuadDec_RL_B__PORT, 15
.set Engine_QuadDec_RL_B__PRT, CYREG_PRT15_PRT
.set Engine_QuadDec_RL_B__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Engine_QuadDec_RL_B__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Engine_QuadDec_RL_B__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Engine_QuadDec_RL_B__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Engine_QuadDec_RL_B__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Engine_QuadDec_RL_B__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Engine_QuadDec_RL_B__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Engine_QuadDec_RL_B__PS, CYREG_PRT15_PS
.set Engine_QuadDec_RL_B__SHIFT, 1
.set Engine_QuadDec_RL_B__SLW, CYREG_PRT15_SLW

/* Engine_QuadDec_RR_A */
.set Engine_QuadDec_RR_A__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set Engine_QuadDec_RR_A__0__MASK, 0x40
.set Engine_QuadDec_RR_A__0__PC, CYREG_PRT0_PC6
.set Engine_QuadDec_RR_A__0__PORT, 0
.set Engine_QuadDec_RR_A__0__SHIFT, 6
.set Engine_QuadDec_RR_A__AG, CYREG_PRT0_AG
.set Engine_QuadDec_RR_A__AMUX, CYREG_PRT0_AMUX
.set Engine_QuadDec_RR_A__BIE, CYREG_PRT0_BIE
.set Engine_QuadDec_RR_A__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Engine_QuadDec_RR_A__BYP, CYREG_PRT0_BYP
.set Engine_QuadDec_RR_A__CTL, CYREG_PRT0_CTL
.set Engine_QuadDec_RR_A__DM0, CYREG_PRT0_DM0
.set Engine_QuadDec_RR_A__DM1, CYREG_PRT0_DM1
.set Engine_QuadDec_RR_A__DM2, CYREG_PRT0_DM2
.set Engine_QuadDec_RR_A__DR, CYREG_PRT0_DR
.set Engine_QuadDec_RR_A__INP_DIS, CYREG_PRT0_INP_DIS
.set Engine_QuadDec_RR_A__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Engine_QuadDec_RR_A__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Engine_QuadDec_RR_A__LCD_EN, CYREG_PRT0_LCD_EN
.set Engine_QuadDec_RR_A__MASK, 0x40
.set Engine_QuadDec_RR_A__PORT, 0
.set Engine_QuadDec_RR_A__PRT, CYREG_PRT0_PRT
.set Engine_QuadDec_RR_A__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Engine_QuadDec_RR_A__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Engine_QuadDec_RR_A__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Engine_QuadDec_RR_A__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Engine_QuadDec_RR_A__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Engine_QuadDec_RR_A__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Engine_QuadDec_RR_A__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Engine_QuadDec_RR_A__PS, CYREG_PRT0_PS
.set Engine_QuadDec_RR_A__SHIFT, 6
.set Engine_QuadDec_RR_A__SLW, CYREG_PRT0_SLW

/* Engine_QuadDec_RR_B */
.set Engine_QuadDec_RR_B__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set Engine_QuadDec_RR_B__0__MASK, 0x80
.set Engine_QuadDec_RR_B__0__PC, CYREG_PRT0_PC7
.set Engine_QuadDec_RR_B__0__PORT, 0
.set Engine_QuadDec_RR_B__0__SHIFT, 7
.set Engine_QuadDec_RR_B__AG, CYREG_PRT0_AG
.set Engine_QuadDec_RR_B__AMUX, CYREG_PRT0_AMUX
.set Engine_QuadDec_RR_B__BIE, CYREG_PRT0_BIE
.set Engine_QuadDec_RR_B__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Engine_QuadDec_RR_B__BYP, CYREG_PRT0_BYP
.set Engine_QuadDec_RR_B__CTL, CYREG_PRT0_CTL
.set Engine_QuadDec_RR_B__DM0, CYREG_PRT0_DM0
.set Engine_QuadDec_RR_B__DM1, CYREG_PRT0_DM1
.set Engine_QuadDec_RR_B__DM2, CYREG_PRT0_DM2
.set Engine_QuadDec_RR_B__DR, CYREG_PRT0_DR
.set Engine_QuadDec_RR_B__INP_DIS, CYREG_PRT0_INP_DIS
.set Engine_QuadDec_RR_B__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Engine_QuadDec_RR_B__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Engine_QuadDec_RR_B__LCD_EN, CYREG_PRT0_LCD_EN
.set Engine_QuadDec_RR_B__MASK, 0x80
.set Engine_QuadDec_RR_B__PORT, 0
.set Engine_QuadDec_RR_B__PRT, CYREG_PRT0_PRT
.set Engine_QuadDec_RR_B__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Engine_QuadDec_RR_B__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Engine_QuadDec_RR_B__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Engine_QuadDec_RR_B__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Engine_QuadDec_RR_B__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Engine_QuadDec_RR_B__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Engine_QuadDec_RR_B__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Engine_QuadDec_RR_B__PS, CYREG_PRT0_PS
.set Engine_QuadDec_RR_B__SHIFT, 7
.set Engine_QuadDec_RR_B__SLW, CYREG_PRT0_SLW

/* XBee_TXInternalInterrupt */
.set XBee_TXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set XBee_TXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set XBee_TXInternalInterrupt__INTC_MASK, 0x40
.set XBee_TXInternalInterrupt__INTC_NUMBER, 6
.set XBee_TXInternalInterrupt__INTC_PRIOR_NUM, 7
.set XBee_TXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_6
.set XBee_TXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set XBee_TXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 72000000
.set BCLK__BUS_CLK__KHZ, 72000
.set BCLK__BUS_CLK__MHZ, 72
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_Disable
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x0000007F
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP, 1
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
