// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module gsm_add (
        ap_ready,
        a,
        b,
        ap_return
);


output   ap_ready;
input  [15:0] a;
input  [12:0] b;
output  [15:0] ap_return;

wire  signed [12:0] b_cast_fu_34_p0;
wire  signed [15:0] tmp_cast_fu_38_p0;
wire  signed [12:0] tmp_cast_19_fu_42_p0;
wire  signed [16:0] tmp_cast_fu_38_p1;
wire  signed [16:0] tmp_cast_19_fu_42_p1;
wire   [16:0] sum_fu_46_p2;
wire   [1:0] tmp_1_fu_58_p4;
wire  signed [15:0] b_cast_fu_34_p1;
wire  signed [15:0] tmp_2_fu_74_p1;
wire   [0:0] tmp_s_fu_52_p2;
wire   [0:0] icmp_fu_68_p2;
wire   [0:0] tmp_fu_88_p2;
wire   [15:0] phitmp_fu_80_p3;
wire   [15:0] tmp_2_fu_74_p2;

assign ap_ready = 1'b1;

assign ap_return = ((tmp_fu_88_p2[0:0] === 1'b1) ? phitmp_fu_80_p3 : tmp_2_fu_74_p2);

assign b_cast_fu_34_p0 = b;

assign b_cast_fu_34_p1 = b_cast_fu_34_p0;

assign icmp_fu_68_p2 = ((tmp_1_fu_58_p4 == 2'd1) ? 1'b1 : 1'b0);

assign phitmp_fu_80_p3 = ((tmp_s_fu_52_p2[0:0] === 1'b1) ? 16'd32768 : 16'd32767);

assign sum_fu_46_p2 = ($signed(tmp_cast_fu_38_p1) + $signed(tmp_cast_19_fu_42_p1));

assign tmp_1_fu_58_p4 = {{sum_fu_46_p2[16:15]}};

assign tmp_2_fu_74_p1 = a;

assign tmp_2_fu_74_p2 = ($signed(b_cast_fu_34_p1) + $signed(tmp_2_fu_74_p1));

assign tmp_cast_19_fu_42_p0 = b;

assign tmp_cast_19_fu_42_p1 = tmp_cast_19_fu_42_p0;

assign tmp_cast_fu_38_p0 = a;

assign tmp_cast_fu_38_p1 = tmp_cast_fu_38_p0;

assign tmp_fu_88_p2 = (tmp_s_fu_52_p2 | icmp_fu_68_p2);

assign tmp_s_fu_52_p2 = (($signed(sum_fu_46_p2) < $signed(17'd98304)) ? 1'b1 : 1'b0);

endmodule //gsm_add
