

================================================================
== Vivado HLS Report for 'array_RAM'
================================================================
* Date:           Sat Nov  6 13:44:31 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj_array_RAM
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k325t-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     2.296|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   13|   13|   13|   13|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |            |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |- For_Loop  |   12|   12|         3|          -|          -|     4|    no    |
        +------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.87>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %d_o) nounwind, !map !7"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %d_i) nounwind, !map !13"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %idx) nounwind, !map !17"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @array_RAM_str) nounwind"   --->   Operation 8 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.87ns)   --->   "br label %1" [array_RAM.c:97]   --->   Operation 9 'br' <Predicate = true> <Delay = 0.87>

State 2 <SV = 1> <Delay = 1.14>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 10 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.68ns)   --->   "%icmp_ln97 = icmp eq i3 %i_0, -4" [array_RAM.c:97]   --->   Operation 11 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.93ns)   --->   "%i = add i3 %i_0, 1" [array_RAM.c:97]   --->   Operation 13 'add' 'i' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln97, label %3, label %2" [array_RAM.c:97]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i3 %i_0 to i64" [array_RAM.c:98]   --->   Operation 15 'zext' 'zext_ln98' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%idx_addr = getelementptr [4 x i32]* %idx, i64 0, i64 %zext_ln98" [array_RAM.c:98]   --->   Operation 16 'getelementptr' 'idx_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (1.14ns)   --->   "%idx_load = load i32* %idx_addr, align 4" [array_RAM.c:98]   --->   Operation 17 'load' 'idx_load' <Predicate = (!icmp_ln97)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "ret void" [array_RAM.c:101]   --->   Operation 18 'ret' <Predicate = (icmp_ln97)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.29>
ST_3 : Operation 19 [1/2] (1.14ns)   --->   "%idx_load = load i32* %idx_addr, align 4" [array_RAM.c:98]   --->   Operation 19 'load' 'idx_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln98 = sext i32 %idx_load to i64" [array_RAM.c:98]   --->   Operation 20 'sext' 'sext_ln98' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%d_i_addr = getelementptr [4 x i32]* %d_i, i64 0, i64 %sext_ln98" [array_RAM.c:98]   --->   Operation 21 'getelementptr' 'd_i_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [2/2] (1.14ns)   --->   "%d_i_load = load i32* %d_i_addr, align 4" [array_RAM.c:98]   --->   Operation 22 'load' 'd_i_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 4 <SV = 3> <Delay = 2.29>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str) nounwind" [array_RAM.c:97]   --->   Operation 23 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/2] (1.14ns)   --->   "%d_i_load = load i32* %d_i_addr, align 4" [array_RAM.c:98]   --->   Operation 24 'load' 'd_i_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%d_o_addr = getelementptr [4 x i32]* %d_o, i64 0, i64 %zext_ln98" [array_RAM.c:98]   --->   Operation 25 'getelementptr' 'd_o_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (1.14ns)   --->   "store i32 %d_i_load, i32* %d_o_addr, align 4" [array_RAM.c:98]   --->   Operation 26 'store' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "br label %1" [array_RAM.c:97]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.872ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', array_RAM.c:97) [10]  (0.872 ns)

 <State 2>: 1.15ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', array_RAM.c:97) [10]  (0 ns)
	'getelementptr' operation ('idx_addr', array_RAM.c:98) [18]  (0 ns)
	'load' operation ('idx_load', array_RAM.c:98) on array 'idx' [19]  (1.15 ns)

 <State 3>: 2.3ns
The critical path consists of the following:
	'load' operation ('idx_load', array_RAM.c:98) on array 'idx' [19]  (1.15 ns)
	'getelementptr' operation ('d_i_addr', array_RAM.c:98) [21]  (0 ns)
	'load' operation ('d_i_load', array_RAM.c:98) on array 'd_i' [22]  (1.15 ns)

 <State 4>: 2.3ns
The critical path consists of the following:
	'load' operation ('d_i_load', array_RAM.c:98) on array 'd_i' [22]  (1.15 ns)
	'store' operation ('store_ln98', array_RAM.c:98) of variable 'd_i_load', array_RAM.c:98 on array 'd_o' [24]  (1.15 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
