# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../uart_fd.srcs/sources_1/new/baud_generator.sv" \
"../../../../uart_fd.srcs/sources_1/new/rx_ma.sv" \
"../../../../uart_fd.srcs/sources_1/new/top_uart.sv" \
"../../../../uart_fd.srcs/sources_1/new/tx_ma.sv" \
"../../../../uart_fd.srcs/sim_1/new/top_uart_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
