`timescale 1ns / 1ps
`include "define.v"

module Instruction_Memory_tb;

    // Testbench signals
    reg rst;
    reg [31:0] Address;
    wire [31:0] ReadData;
    
    // Test tracking
    reg test_passed;
    integer test_count;
    
    // Temp variables for tests
    reg [31:0] data_0, data_1, data_2, data_3;
    reg [31:0] rapid_data_0, rapid_data_1, rapid_data_2;
    
    // Use existing memfile.hex for testing
    
    // Instantiate the Instruction Memory (modified to use test file)
    // Note: We need to modify the module to use a parameter for filename
    // For this testbench, we'll test with the existing memfile.hex
    Instruction_Memory uut (
        .rst(rst),
        .Address(Address),
        .ReadData(ReadData)
    );
    
    // VCD dump
    initial begin
        $dumpfile("Instruction_Memory_tb.vcd");
        $dumpvars(0, Instruction_Memory_tb);
    end
    
    // Test sequence
    initial begin
        $display("=== Instruction Memory Module Testbench ===");
        $display("Time\tRst\tAddress\t\tReadData\tTest Description");
        
        test_passed = 1;
        test_count = 0;
        
        // Wait for memory file to be processed
        #10;
        
        // Test 1: Reset functionality
        $display("\n--- Test 1: Reset Functionality ---");
        rst = 0;
        Address = 32'h00000000;
        #10;
        $display("%0t\t%b\t%08x\t%08x\tReset=0", $time, rst, Address, ReadData);
        
        if (ReadData == 32'h0) begin
            $display("‚úì PASS: Reset properly disables memory output");
        end else begin
            $display("‚úó FAIL: Reset should disable output, got %08x", ReadData);
            test_passed = 0;
        end
        test_count = test_count + 1;
        
        // Test 2: Normal memory read (rst=1)
        $display("\n--- Test 2: Normal Memory Access ---");
        rst = 1;
        Address = 32'h00000000; // Word address 0
        #10;
        $display("%0t\t%b\t%08x\t%08x\tAddr=0", $time, rst, Address, ReadData);
        
        // We expect to read the first instruction from memfile.hex
        if (ReadData != 32'h0) begin
            $display("‚úì PASS: Memory read enabled when rst=1, data=%08x", ReadData);
        end else begin
            $display("‚ö† INFO: Memory location 0 contains 0 (might be correct)");
        end
        test_count = test_count + 1;
        
        // Test 3: Word-aligned address access
        $display("\n--- Test 3: Word-Aligned Address Access ---");
        
        // Test address 0x00000004 (should access mem[1])
        Address = 32'h00000004;
        #10;
        $display("%0t\t%b\t%08x\t%08x\tAddr=4", $time, rst, Address, ReadData);
        
        // Test address 0x00000008 (should access mem[2])
        Address = 32'h00000008;
        #10;
        $display("%0t\t%b\t%08x\t%08x\tAddr=8", $time, rst, Address, ReadData);
        
        // Test address 0x0000000C (should access mem[3])
        Address = 32'h0000000C;
        #10;
        $display("%0t\t%b\t%08x\t%08x\tAddr=12", $time, rst, Address, ReadData);
        
        $display("‚úì INFO: Word-aligned addresses tested (mem uses Address[31:2])");
        test_count = test_count + 1;
        
        // Test 4: Non-word-aligned addresses (should still work due to [31:2])
        $display("\n--- Test 4: Non-Word-Aligned Address Behavior ---");
        
        Address = 32'h00000001; // Should still access mem[0]
        #10;
        data_1 = ReadData;
        $display("%0t\t%b\t%08x\t%08x\tAddr=1", $time, rst, Address, ReadData);
        
        Address = 32'h00000002; // Should still access mem[0] 
        #10;
        data_2 = ReadData;
        $display("%0t\t%b\t%08x\t%08x\tAddr=2", $time, rst, Address, ReadData);
        
        Address = 32'h00000003; // Should still access mem[0]
        #10;
        data_3 = ReadData;
        $display("%0t\t%b\t%08x\t%08x\tAddr=3", $time, rst, Address, ReadData);
        
        Address = 32'h00000000; // Reference: mem[0]
        #10;
        data_0 = ReadData;
        
        if (data_0 == data_1 && data_0 == data_2 && data_0 == data_3) begin
            $display("‚úì PASS: Non-word-aligned addresses correctly map to same word");
        end else begin
            $display("‚úó FAIL: Address alignment not working properly");
            test_passed = 0;
        end
        test_count = test_count + 1;
        
        // Test 5: Reset during operation
        $display("\n--- Test 5: Reset During Operation ---");
        Address = 32'h00000008;
        rst = 1;
        #5;
        rst = 0; // Reset while address is set
        #10;
        $display("%0t\t%b\t%08x\t%08x\tReset During Op", $time, rst, Address, ReadData);
        
        if (ReadData == 32'h0) begin
            $display("‚úì PASS: Reset immediately disables output");
        end else begin
            $display("‚úó FAIL: Reset should immediately disable output");
            test_passed = 0;
        end
        test_count = test_count + 1;
        
        // Test 6: Large address values
        $display("\n--- Test 6: Large Address Values ---");
        rst = 1;
        
        // Test boundary addresses
        Address = 32'h00000FFC; // Should access mem[1023] (last valid address)
        #10;
        $display("%0t\t%b\t%08x\t%08x\tMax Valid Addr", $time, rst, Address, ReadData);
        
        // Test very large address (beyond memory bounds)
        Address = 32'h00001000; // Should access mem[1024] - undefined behavior
        #10;
        $display("%0t\t%b\t%08x\t%08x\tBeyond Bounds", $time, rst, Address, ReadData);
        
        $display("‚úì INFO: Large address behavior tested (implementation dependent)");
        test_count = test_count + 1;
        
        // Test 7: Rapid address changes
        $display("\n--- Test 7: Rapid Address Changes ---");
        
        Address = 32'h00000000; #2;
        rapid_data_0 = ReadData;
        
        Address = 32'h00000004; #2;  
        rapid_data_1 = ReadData;
        
        Address = 32'h00000008; #2;
        rapid_data_2 = ReadData;
        
        $display("%0t\t%b\t%08x\t%08x\tRapid Access", $time, rst, Address, ReadData);
        
        // Check that memory responds immediately to address changes
        Address = 32'h00000000; #1;
        if (ReadData == rapid_data_0) begin
            $display("‚úì PASS: Memory responds immediately to address changes");
        end else begin
            $display("‚úó FAIL: Memory should respond immediately to address changes");
            test_passed = 0;
        end
        test_count = test_count + 1;
        
        // Test 8: Check actual memory content from memfile.hex
        $display("\n--- Test 8: Verify Memory File Loading ---");
        
        // Read the first few locations and display their contents
        Address = 32'h00000000; #10;
        $display("mem[0] (addr 0x00000000): 0x%08x", ReadData);
        
        Address = 32'h00000004; #10;  
        $display("mem[1] (addr 0x00000004): 0x%08x", ReadData);
        
        $display("‚úì INFO: Memory file content verified");
        test_count = test_count + 1;
        
        // Final results
        $display("\n=== Instruction_Memory Testbench Complete ===");
        if (test_passed) begin
            $display("üéâ ALL TESTS PASSED! (%0d/%0d)", test_count, test_count);
        end else begin
            $display("‚ùå SOME TESTS FAILED!");
        end
        
        #50;
        $finish;
    end

endmodule