@E: CG103 :"E:\GIT\my_projects\FPGA\Verilog\tester_module\card_driver.v":343:0:343:1|Expecting expression
@E: CS187 :"E:\GIT\my_projects\FPGA\Verilog\tester_module\card_driver.v":401:0:401:8|Expecting endmodule

