

================================================================
== Vivado HLS Report for 'dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0'
================================================================
* Date:           Fri Jun 27 09:42:50 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 5.804 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                   Pipeline                  |
    |   min   |   max   |    min   |    max   | min | max |                     Type                    |
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+
    |      113|      114| 0.656 us | 0.662 us |  108|  108| loop rewind(delay=0 initiation interval(s)) |
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReuseLoop  |      113|      113|         7|          1|          1|   108|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    146|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|    337|    -|
|Memory           |        1|      -|       2|      4|    -|
|Multiplexer      |        -|      -|       -|    498|    -|
|Register         |        0|      -|     494|     64|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      1|     496|   1049|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+-----------------------------+---------+-------+---+-----+-----+
    |             Instance            |            Module           | BRAM_18K| DSP48E| FF| LUT | URAM|
    +---------------------------------+-----------------------------+---------+-------+---+-----+-----+
    |myproject_axi_mux_42_16_1_1_U40  |myproject_axi_mux_42_16_1_1  |        0|      0|  0|  337|    0|
    +---------------------------------+-----------------------------+---------+-------+---+-----+-----+
    |Total                            |                             |        0|      0|  0|  337|    0|
    +---------------------------------+-----------------------------+---------+-------+---+-----+-----+

    * DSP48E: 
    +------------------------------------------+--------------------------------------+-----------+
    |                 Instance                 |                Module                | Expression|
    +------------------------------------------+--------------------------------------+-----------+
    |myproject_axi_mul_mul_16s_10s_26_3_1_U41  |myproject_axi_mul_mul_16s_10s_26_3_1  |  i0 * i1  |
    +------------------------------------------+--------------------------------------+-----------+

    * Memory: 
    +-----------+--------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |                                     Module                                     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+--------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |outidx7_U  |dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_outidx7  |        0|  2|   4|    0|   108|    2|     1|          216|
    |w2_V_U     |dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_w2_V     |        1|  0|   0|    0|   108|   10|     1|         1080|
    +-----------+--------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                                                                                |        1|  2|   4|    0|   216|   12|     2|         1296|
    +-----------+--------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |acc_0_V_fu_742_p2       |     +    |      0|  0|  23|          16|          16|
    |in_index_fu_577_p2      |     +    |      0|  0|  39|          32|           1|
    |w_index_fu_571_p2       |     +    |      0|  0|  15|           1|           7|
    |ap_condition_319        |    and   |      0|  0|   2|           1|           1|
    |ap_condition_346        |    and   |      0|  0|   2|           1|           1|
    |icmp_ln135_fu_589_p2    |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln154_fu_583_p2    |   icmp   |      0|  0|  18|          32|           5|
    |ap_condition_311        |    or    |      0|  0|   2|           1|           1|
    |select_ln154_fu_707_p3  |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0           |    xor   |      0|  0|   2|           1|           2|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 146|          93|          41|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+-----+-----------+-----+-----------+
    |                      Name                      | LUT | Input Size| Bits| Total Bits|
    +------------------------------------------------+-----+-----------+-----+-----------+
    |acc_0_V_020_reg_290                             |    9|          2|   16|         32|
    |acc_1_V_019_reg_305                             |    9|          2|   16|         32|
    |acc_2_V_018_reg_320                             |    9|          2|   16|         32|
    |acc_3_V_017_reg_335                             |    9|          2|   16|         32|
    |ap_NS_fsm                                       |   15|          3|    1|          3|
    |ap_enable_reg_pp0_iter1                         |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6                         |    9|          2|    1|          2|
    |ap_phi_mux_acc_0_V_020_phi_fu_294_p6            |   15|          3|   16|         48|
    |ap_phi_mux_acc_0_V_1_phi_fu_479_p8              |   15|          3|   16|         48|
    |ap_phi_mux_acc_1_V_019_phi_fu_309_p6            |   15|          3|   16|         48|
    |ap_phi_mux_acc_1_V_1_phi_fu_461_p8              |   15|          3|   16|         48|
    |ap_phi_mux_acc_2_V_018_phi_fu_324_p6            |   15|          3|   16|         48|
    |ap_phi_mux_acc_2_V_1_phi_fu_443_p8              |   15|          3|   16|         48|
    |ap_phi_mux_acc_3_V_017_phi_fu_339_p6            |   15|          3|   16|         48|
    |ap_phi_mux_acc_3_V_1_phi_fu_425_p8              |   15|          3|   16|         48|
    |ap_phi_mux_in_index_0_i30_phi_fu_206_p6         |   15|          3|   32|         96|
    |ap_phi_mux_p_0_01_i_phi_fu_551_p8               |   15|          3|   16|         48|
    |ap_phi_mux_p_0_13_i_phi_fu_533_p8               |   15|          3|   16|         48|
    |ap_phi_mux_p_0_25_i_phi_fu_515_p8               |   15|          3|   16|         48|
    |ap_phi_mux_p_0_37_i_phi_fu_497_p8               |   15|          3|   16|         48|
    |ap_phi_mux_w_index29_phi_fu_221_p6              |   15|          3|    7|         21|
    |ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_231  |  129|         28|   16|        448|
    |ap_return_0                                     |    9|          2|   16|         32|
    |ap_return_1                                     |    9|          2|   16|         32|
    |ap_return_2                                     |    9|          2|   16|         32|
    |ap_return_3                                     |    9|          2|   16|         32|
    |in_index_0_i30_reg_202                          |    9|          2|   32|         64|
    |res_0_V_write_assign28_reg_365                  |    9|          2|   16|         32|
    |res_1_V_write_assign26_reg_379                  |    9|          2|   16|         32|
    |res_2_V_write_assign24_reg_393                  |    9|          2|   16|         32|
    |res_3_V_write_assign22_reg_407                  |    9|          2|   16|         32|
    |w_index29_reg_217                               |    9|          2|    7|         14|
    +------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                           |  498|        105|  481|       1610|
    +------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |acc_0_V_020_reg_290                             |  16|   0|   16|          0|
    |acc_0_V_reg_980                                 |  16|   0|   16|          0|
    |acc_1_V_019_reg_305                             |  16|   0|   16|          0|
    |acc_2_V_018_reg_320                             |  16|   0|   16|          0|
    |acc_3_V_017_reg_335                             |  16|   0|   16|          0|
    |ap_CS_fsm                                       |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                         |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_231  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_231  |  16|   0|   16|          0|
    |ap_return_0_preg                                |  16|   0|   16|          0|
    |ap_return_1_preg                                |  16|   0|   16|          0|
    |ap_return_2_preg                                |  16|   0|   16|          0|
    |ap_return_3_preg                                |  16|   0|   16|          0|
    |icmp_ln135_reg_807                              |   1|   0|    1|          0|
    |icmp_ln154_reg_802                              |   1|   0|    1|          0|
    |in_index_0_i30_reg_202                          |  32|   0|   32|          0|
    |in_index_reg_797                                |  32|   0|   32|          0|
    |out_index_reg_811                               |   2|   0|    2|          0|
    |r_V_reg_975                                     |  26|   0|   26|          0|
    |res_0_V_write_assign28_reg_365                  |  16|   0|   16|          0|
    |res_1_V_write_assign26_reg_379                  |  16|   0|   16|          0|
    |res_2_V_write_assign24_reg_393                  |  16|   0|   16|          0|
    |res_3_V_write_assign22_reg_407                  |  16|   0|   16|          0|
    |w2_V_load_reg_955                               |  10|   0|   10|          0|
    |w_index29_reg_217                               |   7|   0|    7|          0|
    |w_index_reg_787                                 |   7|   0|    7|          0|
    |icmp_ln135_reg_807                              |  64|  32|    1|          0|
    |out_index_reg_811                               |  64|  32|    2|          0|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           | 494|  64|  369|          0|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+--------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0 | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0 | return value |
|ap_start            |  in |    1| ap_ctrl_hs | dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0 | return value |
|ap_done             | out |    1| ap_ctrl_hs | dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0 | return value |
|ap_idle             | out |    1| ap_ctrl_hs | dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0 | return value |
|ap_ready            | out |    1| ap_ctrl_hs | dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0 | return value |
|ap_return_0         | out |   16| ap_ctrl_hs | dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0 | return value |
|ap_return_1         | out |   16| ap_ctrl_hs | dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0 | return value |
|ap_return_2         | out |   16| ap_ctrl_hs | dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0 | return value |
|ap_return_3         | out |   16| ap_ctrl_hs | dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0 | return value |
|kernel_data_V_2_0   |  in |   16|   ap_none  |                            kernel_data_V_2_0                            |    pointer   |
|kernel_data_V_2_1   |  in |   16|   ap_none  |                            kernel_data_V_2_1                            |    pointer   |
|kernel_data_V_2_2   |  in |   16|   ap_none  |                            kernel_data_V_2_2                            |    pointer   |
|kernel_data_V_2_3   |  in |   16|   ap_none  |                            kernel_data_V_2_3                            |    pointer   |
|kernel_data_V_2_4   |  in |   16|   ap_none  |                            kernel_data_V_2_4                            |    pointer   |
|kernel_data_V_2_5   |  in |   16|   ap_none  |                            kernel_data_V_2_5                            |    pointer   |
|kernel_data_V_2_6   |  in |   16|   ap_none  |                            kernel_data_V_2_6                            |    pointer   |
|kernel_data_V_2_7   |  in |   16|   ap_none  |                            kernel_data_V_2_7                            |    pointer   |
|kernel_data_V_2_8   |  in |   16|   ap_none  |                            kernel_data_V_2_8                            |    pointer   |
|kernel_data_V_2_9   |  in |   16|   ap_none  |                            kernel_data_V_2_9                            |    pointer   |
|kernel_data_V_2_10  |  in |   16|   ap_none  |                            kernel_data_V_2_10                           |    pointer   |
|kernel_data_V_2_11  |  in |   16|   ap_none  |                            kernel_data_V_2_11                           |    pointer   |
|kernel_data_V_2_12  |  in |   16|   ap_none  |                            kernel_data_V_2_12                           |    pointer   |
|kernel_data_V_2_13  |  in |   16|   ap_none  |                            kernel_data_V_2_13                           |    pointer   |
|kernel_data_V_2_14  |  in |   16|   ap_none  |                            kernel_data_V_2_14                           |    pointer   |
|kernel_data_V_2_15  |  in |   16|   ap_none  |                            kernel_data_V_2_15                           |    pointer   |
|kernel_data_V_2_16  |  in |   16|   ap_none  |                            kernel_data_V_2_16                           |    pointer   |
|kernel_data_V_2_17  |  in |   16|   ap_none  |                            kernel_data_V_2_17                           |    pointer   |
|kernel_data_V_2_18  |  in |   16|   ap_none  |                            kernel_data_V_2_18                           |    pointer   |
|kernel_data_V_2_19  |  in |   16|   ap_none  |                            kernel_data_V_2_19                           |    pointer   |
|kernel_data_V_2_20  |  in |   16|   ap_none  |                            kernel_data_V_2_20                           |    pointer   |
|kernel_data_V_2_21  |  in |   16|   ap_none  |                            kernel_data_V_2_21                           |    pointer   |
|kernel_data_V_2_22  |  in |   16|   ap_none  |                            kernel_data_V_2_22                           |    pointer   |
|kernel_data_V_2_23  |  in |   16|   ap_none  |                            kernel_data_V_2_23                           |    pointer   |
|kernel_data_V_2_24  |  in |   16|   ap_none  |                            kernel_data_V_2_24                           |    pointer   |
|kernel_data_V_2_25  |  in |   16|   ap_none  |                            kernel_data_V_2_25                           |    pointer   |
|kernel_data_V_2_26  |  in |   16|   ap_none  |                            kernel_data_V_2_26                           |    pointer   |
+--------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str109)" [firmware/nnet_utils/nnet_dense_resource.h:106]   --->   Operation 9 'specregionbegin' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br label %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.02>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%in_index_0_i30 = phi i32 [ 0, %hls_label_4_begin ], [ %select_ln154, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:154]   --->   Operation 11 'phi' 'in_index_0_i30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%w_index29 = phi i7 [ 0, %hls_label_4_begin ], [ %w_index, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>.0.0.0.0.0.exit" ]"   --->   Operation 12 'phi' 'w_index29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln139 = zext i7 %w_index29 to i64" [firmware/nnet_utils/nnet_dense_resource.h:139]   --->   Operation 13 'zext' 'zext_ln139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%outidx7_addr = getelementptr [108 x i2]* @outidx7, i64 0, i64 %zext_ln139" [firmware/nnet_utils/nnet_dense_resource.h:139]   --->   Operation 14 'getelementptr' 'outidx7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [2/2] (3.25ns)   --->   "%out_index = load i2* %outidx7_addr, align 1" [firmware/nnet_utils/nnet_dense_resource.h:139]   --->   Operation 15 'load' 'out_index' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 108> <ROM>
ST_2 : Operation 16 [1/1] (1.87ns)   --->   "%w_index = add i7 1, %w_index29" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 16 'add' 'w_index' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%w2_V_addr = getelementptr [108 x i10]* @w2_V, i64 0, i64 %zext_ln139" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 17 'getelementptr' 'w2_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (3.25ns)   --->   "%w2_V_load = load i10* %w2_V_addr, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 18 'load' 'w2_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP_BRAM">   --->   Core 55 'ROM_nP_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 108> <ROM>
ST_2 : Operation 19 [1/1] (2.55ns)   --->   "%in_index = add nsw i32 %in_index_0_i30, 1" [firmware/nnet_utils/nnet_dense_resource.h:153]   --->   Operation 19 'add' 'in_index' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (2.47ns)   --->   "%icmp_ln154 = icmp sgt i32 %in_index, 26" [firmware/nnet_utils/nnet_dense_resource.h:154]   --->   Operation 20 'icmp' 'icmp_ln154' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.48ns)   --->   "%icmp_ln135 = icmp eq i7 %w_index29, -21" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 21 'icmp' 'icmp_ln135' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br label %rewind_header"   --->   Operation 22 'br' <Predicate = (icmp_ln135)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.72>
ST_3 : Operation 23 [1/2] (3.25ns)   --->   "%out_index = load i2* %outidx7_addr, align 1" [firmware/nnet_utils/nnet_dense_resource.h:139]   --->   Operation 23 'load' 'out_index' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 108> <ROM>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i32 %in_index_0_i30 to i5" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 24 'trunc' 'trunc_ln145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.42ns)   --->   "switch i5 %trunc_ln145, label %case26.i.i [
    i5 0, label %case0.i.i
    i5 1, label %case1.i.i
    i5 2, label %case2.i.i
    i5 3, label %case3.i.i
    i5 4, label %case4.i.i
    i5 5, label %case5.i.i
    i5 6, label %case6.i.i
    i5 7, label %case7.i.i
    i5 8, label %case8.i.i
    i5 9, label %case9.i.i
    i5 10, label %case10.i.i
    i5 11, label %case11.i.i
    i5 12, label %case12.i.i
    i5 13, label %case13.i.i
    i5 14, label %case14.i.i
    i5 15, label %case15.i.i
    i5 -16, label %case16.i.i
    i5 -15, label %case17.i.i
    i5 -14, label %case18.i.i
    i5 -13, label %case19.i.i
    i5 -12, label %case20.i.i
    i5 -11, label %case21.i.i
    i5 -10, label %case22.i.i
    i5 -9, label %case23.i.i
    i5 -8, label %case24.i.i
    i5 -7, label %case25.i.i
  ]" [aesl_mux_load.27i16P.i5:55->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 25 'switch' <Predicate = true> <Delay = 1.42>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%kernel_data_V_2_25_load = load i16* @kernel_data_V_2_25, align 2" [aesl_mux_load.27i16P.i5:51->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 26 'load' 'kernel_data_V_2_25_load' <Predicate = (trunc_ln145 == 25)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 27 'br' <Predicate = (trunc_ln145 == 25)> <Delay = 2.56>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%kernel_data_V_2_24_load = load i16* @kernel_data_V_2_24, align 2" [aesl_mux_load.27i16P.i5:49->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 28 'load' 'kernel_data_V_2_24_load' <Predicate = (trunc_ln145 == 24)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 29 'br' <Predicate = (trunc_ln145 == 24)> <Delay = 2.56>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%kernel_data_V_2_23_load = load i16* @kernel_data_V_2_23, align 2" [aesl_mux_load.27i16P.i5:47->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 30 'load' 'kernel_data_V_2_23_load' <Predicate = (trunc_ln145 == 23)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 31 'br' <Predicate = (trunc_ln145 == 23)> <Delay = 2.56>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%kernel_data_V_2_22_load = load i16* @kernel_data_V_2_22, align 2" [aesl_mux_load.27i16P.i5:45->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 32 'load' 'kernel_data_V_2_22_load' <Predicate = (trunc_ln145 == 22)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 33 'br' <Predicate = (trunc_ln145 == 22)> <Delay = 2.56>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%kernel_data_V_2_21_load = load i16* @kernel_data_V_2_21, align 2" [aesl_mux_load.27i16P.i5:43->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 34 'load' 'kernel_data_V_2_21_load' <Predicate = (trunc_ln145 == 21)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 35 'br' <Predicate = (trunc_ln145 == 21)> <Delay = 2.56>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%kernel_data_V_2_20_load = load i16* @kernel_data_V_2_20, align 2" [aesl_mux_load.27i16P.i5:41->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 36 'load' 'kernel_data_V_2_20_load' <Predicate = (trunc_ln145 == 20)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 37 'br' <Predicate = (trunc_ln145 == 20)> <Delay = 2.56>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%kernel_data_V_2_19_load = load i16* @kernel_data_V_2_19, align 2" [aesl_mux_load.27i16P.i5:39->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 38 'load' 'kernel_data_V_2_19_load' <Predicate = (trunc_ln145 == 19)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 39 'br' <Predicate = (trunc_ln145 == 19)> <Delay = 2.56>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%kernel_data_V_2_18_load = load i16* @kernel_data_V_2_18, align 2" [aesl_mux_load.27i16P.i5:37->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 40 'load' 'kernel_data_V_2_18_load' <Predicate = (trunc_ln145 == 18)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 41 'br' <Predicate = (trunc_ln145 == 18)> <Delay = 2.56>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%kernel_data_V_2_17_load = load i16* @kernel_data_V_2_17, align 2" [aesl_mux_load.27i16P.i5:35->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 42 'load' 'kernel_data_V_2_17_load' <Predicate = (trunc_ln145 == 17)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 43 'br' <Predicate = (trunc_ln145 == 17)> <Delay = 2.56>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%kernel_data_V_2_16_load = load i16* @kernel_data_V_2_16, align 2" [aesl_mux_load.27i16P.i5:33->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 44 'load' 'kernel_data_V_2_16_load' <Predicate = (trunc_ln145 == 16)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 45 'br' <Predicate = (trunc_ln145 == 16)> <Delay = 2.56>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%kernel_data_V_2_15_load = load i16* @kernel_data_V_2_15, align 2" [aesl_mux_load.27i16P.i5:31->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 46 'load' 'kernel_data_V_2_15_load' <Predicate = (trunc_ln145 == 15)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 47 'br' <Predicate = (trunc_ln145 == 15)> <Delay = 2.56>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%kernel_data_V_2_14_load = load i16* @kernel_data_V_2_14, align 2" [aesl_mux_load.27i16P.i5:29->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 48 'load' 'kernel_data_V_2_14_load' <Predicate = (trunc_ln145 == 14)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 49 'br' <Predicate = (trunc_ln145 == 14)> <Delay = 2.56>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%kernel_data_V_2_13_load = load i16* @kernel_data_V_2_13, align 2" [aesl_mux_load.27i16P.i5:27->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 50 'load' 'kernel_data_V_2_13_load' <Predicate = (trunc_ln145 == 13)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 51 'br' <Predicate = (trunc_ln145 == 13)> <Delay = 2.56>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%kernel_data_V_2_12_load = load i16* @kernel_data_V_2_12, align 2" [aesl_mux_load.27i16P.i5:25->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 52 'load' 'kernel_data_V_2_12_load' <Predicate = (trunc_ln145 == 12)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 53 'br' <Predicate = (trunc_ln145 == 12)> <Delay = 2.56>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%kernel_data_V_2_11_load = load i16* @kernel_data_V_2_11, align 2" [aesl_mux_load.27i16P.i5:23->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 54 'load' 'kernel_data_V_2_11_load' <Predicate = (trunc_ln145 == 11)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 55 'br' <Predicate = (trunc_ln145 == 11)> <Delay = 2.56>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%kernel_data_V_2_10_load = load i16* @kernel_data_V_2_10, align 2" [aesl_mux_load.27i16P.i5:21->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 56 'load' 'kernel_data_V_2_10_load' <Predicate = (trunc_ln145 == 10)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 57 'br' <Predicate = (trunc_ln145 == 10)> <Delay = 2.56>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%kernel_data_V_2_9_load = load i16* @kernel_data_V_2_9, align 2" [aesl_mux_load.27i16P.i5:19->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 58 'load' 'kernel_data_V_2_9_load' <Predicate = (trunc_ln145 == 9)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 59 'br' <Predicate = (trunc_ln145 == 9)> <Delay = 2.56>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%kernel_data_V_2_8_load = load i16* @kernel_data_V_2_8, align 2" [aesl_mux_load.27i16P.i5:17->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 60 'load' 'kernel_data_V_2_8_load' <Predicate = (trunc_ln145 == 8)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 61 'br' <Predicate = (trunc_ln145 == 8)> <Delay = 2.56>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%kernel_data_V_2_7_load = load i16* @kernel_data_V_2_7, align 2" [aesl_mux_load.27i16P.i5:15->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 62 'load' 'kernel_data_V_2_7_load' <Predicate = (trunc_ln145 == 7)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 63 'br' <Predicate = (trunc_ln145 == 7)> <Delay = 2.56>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%kernel_data_V_2_6_load = load i16* @kernel_data_V_2_6, align 2" [aesl_mux_load.27i16P.i5:13->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 64 'load' 'kernel_data_V_2_6_load' <Predicate = (trunc_ln145 == 6)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 65 'br' <Predicate = (trunc_ln145 == 6)> <Delay = 2.56>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%kernel_data_V_2_5_load = load i16* @kernel_data_V_2_5, align 2" [aesl_mux_load.27i16P.i5:11->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 66 'load' 'kernel_data_V_2_5_load' <Predicate = (trunc_ln145 == 5)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 67 'br' <Predicate = (trunc_ln145 == 5)> <Delay = 2.56>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%kernel_data_V_2_4_load = load i16* @kernel_data_V_2_4, align 2" [aesl_mux_load.27i16P.i5:9->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 68 'load' 'kernel_data_V_2_4_load' <Predicate = (trunc_ln145 == 4)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 69 'br' <Predicate = (trunc_ln145 == 4)> <Delay = 2.56>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%kernel_data_V_2_3_load = load i16* @kernel_data_V_2_3, align 2" [aesl_mux_load.27i16P.i5:7->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 70 'load' 'kernel_data_V_2_3_load' <Predicate = (trunc_ln145 == 3)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 71 'br' <Predicate = (trunc_ln145 == 3)> <Delay = 2.56>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%kernel_data_V_2_2_load = load i16* @kernel_data_V_2_2, align 2" [aesl_mux_load.27i16P.i5:5->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 72 'load' 'kernel_data_V_2_2_load' <Predicate = (trunc_ln145 == 2)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 73 'br' <Predicate = (trunc_ln145 == 2)> <Delay = 2.56>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%kernel_data_V_2_1_load = load i16* @kernel_data_V_2_1, align 2" [aesl_mux_load.27i16P.i5:3->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 74 'load' 'kernel_data_V_2_1_load' <Predicate = (trunc_ln145 == 1)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 75 'br' <Predicate = (trunc_ln145 == 1)> <Delay = 2.56>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%kernel_data_V_2_0_load = load i16* @kernel_data_V_2_0, align 2" [aesl_mux_load.27i16P.i5:1->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 76 'load' 'kernel_data_V_2_0_load' <Predicate = (trunc_ln145 == 0)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 77 'br' <Predicate = (trunc_ln145 == 0)> <Delay = 2.56>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%kernel_data_V_2_26_load = load i16* @kernel_data_V_2_26, align 2" [aesl_mux_load.27i16P.i5:53->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 78 'load' 'kernel_data_V_2_26_load' <Predicate = (trunc_ln145 == 31) | (trunc_ln145 == 30) | (trunc_ln145 == 29) | (trunc_ln145 == 28) | (trunc_ln145 == 27) | (trunc_ln145 == 26)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 79 'br' <Predicate = (trunc_ln145 == 31) | (trunc_ln145 == 30) | (trunc_ln145 == 29) | (trunc_ln145 == 28) | (trunc_ln145 == 27) | (trunc_ln145 == 26)> <Delay = 2.56>
ST_3 : Operation 80 [1/2] (3.25ns)   --->   "%w2_V_load = load i10* %w2_V_addr, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 80 'load' 'w2_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP_BRAM">   --->   Core 55 'ROM_nP_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 108> <ROM>
ST_3 : Operation 81 [1/1] (0.69ns)   --->   "%select_ln154 = select i1 %icmp_ln154, i32 0, i32 %in_index" [firmware/nnet_utils/nnet_dense_resource.h:154]   --->   Operation 81 'select' 'select_ln154' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.89>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%UnifiedRetVal_i_i = phi i16 [ %kernel_data_V_2_0_load, %case0.i.i ], [ %kernel_data_V_2_1_load, %case1.i.i ], [ %kernel_data_V_2_2_load, %case2.i.i ], [ %kernel_data_V_2_3_load, %case3.i.i ], [ %kernel_data_V_2_4_load, %case4.i.i ], [ %kernel_data_V_2_5_load, %case5.i.i ], [ %kernel_data_V_2_6_load, %case6.i.i ], [ %kernel_data_V_2_7_load, %case7.i.i ], [ %kernel_data_V_2_8_load, %case8.i.i ], [ %kernel_data_V_2_9_load, %case9.i.i ], [ %kernel_data_V_2_10_load, %case10.i.i ], [ %kernel_data_V_2_11_load, %case11.i.i ], [ %kernel_data_V_2_12_load, %case12.i.i ], [ %kernel_data_V_2_13_load, %case13.i.i ], [ %kernel_data_V_2_14_load, %case14.i.i ], [ %kernel_data_V_2_15_load, %case15.i.i ], [ %kernel_data_V_2_16_load, %case16.i.i ], [ %kernel_data_V_2_17_load, %case17.i.i ], [ %kernel_data_V_2_18_load, %case18.i.i ], [ %kernel_data_V_2_19_load, %case19.i.i ], [ %kernel_data_V_2_20_load, %case20.i.i ], [ %kernel_data_V_2_21_load, %case21.i.i ], [ %kernel_data_V_2_22_load, %case22.i.i ], [ %kernel_data_V_2_23_load, %case23.i.i ], [ %kernel_data_V_2_24_load, %case24.i.i ], [ %kernel_data_V_2_25_load, %case25.i.i ], [ %kernel_data_V_2_26_load, %case26.i.i ]" [aesl_mux_load.27i16P.i5:1->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 82 'phi' 'UnifiedRetVal_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i16 %UnifiedRetVal_i_i to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 83 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i10 %w2_V_load to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 84 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [3/3] (3.89ns) (root node of the DSP)   --->   "%r_V = mul i26 %sext_ln1116, %sext_ln1118" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 85 'mul' 'r_V' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 3.89>
ST_5 : Operation 86 [2/3] (3.89ns) (root node of the DSP)   --->   "%r_V = mul i26 %sext_ln1116, %sext_ln1118" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 86 'mul' 'r_V' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 87 [1/3] (0.00ns) (root node of the DSP)   --->   "%r_V = mul i26 %sext_ln1116, %sext_ln1118" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 87 'mul' 'r_V' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 4.03>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%acc_0_V_020 = phi i16 [ -15, %hls_label_4_begin ], [ %acc_0_V_1, %ReuseLoop_end ], [ -15, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 88 'phi' 'acc_0_V_020' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%acc_1_V_019 = phi i16 [ 24, %hls_label_4_begin ], [ %acc_1_V_1, %ReuseLoop_end ], [ 24, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 89 'phi' 'acc_1_V_019' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%acc_2_V_018 = phi i16 [ 45, %hls_label_4_begin ], [ %acc_2_V_1, %ReuseLoop_end ], [ 45, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 90 'phi' 'acc_2_V_018' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%acc_3_V_017 = phi i16 [ 12, %hls_label_4_begin ], [ %acc_3_V_1, %ReuseLoop_end ], [ 12, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 91 'phi' 'acc_3_V_017' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln1 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 92 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (1.95ns)   --->   "%tmp = call i16 @_ssdm_op_Mux.ap_auto.4i16.i2(i16 %acc_0_V_020, i16 %acc_1_V_019, i16 %acc_2_V_018, i16 %acc_3_V_017, i2 %out_index)" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 93 'mux' 'tmp' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (2.07ns)   --->   "%acc_0_V = add i16 %trunc_ln1, %tmp" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 94 'add' 'acc_0_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.80>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%do_init = phi i1 [ true, %hls_label_4_begin ], [ false, %ReuseLoop_end ], [ true, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>.0.0.0.0.0.exit" ]"   --->   Operation 95 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%res_0_V_write_assign28 = phi i16 [ -15, %hls_label_4_begin ], [ %p_0_01_i, %ReuseLoop_end ], [ -15, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 96 'phi' 'res_0_V_write_assign28' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%res_1_V_write_assign26 = phi i16 [ 24, %hls_label_4_begin ], [ %p_0_13_i, %ReuseLoop_end ], [ 24, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 97 'phi' 'res_1_V_write_assign26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%res_2_V_write_assign24 = phi i16 [ 45, %hls_label_4_begin ], [ %p_0_25_i, %ReuseLoop_end ], [ 45, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 98 'phi' 'res_2_V_write_assign24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%res_3_V_write_assign22 = phi i16 [ 12, %hls_label_4_begin ], [ %p_0_37_i, %ReuseLoop_end ], [ 12, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 99 'phi' 'res_3_V_write_assign22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "br i1 %do_init, label %hls_label_4_end, label %ReuseLoop_begin"   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([108 x i10]* @w2_V, [1 x i8]* @p_str20, [12 x i8]* @p_str56, [1 x i8]* @p_str20, i32 -1, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [1 x i8]* @p_str20)" [firmware/nnet_utils/nnet_dense_resource.h:107]   --->   Operation 101 'specmemcore' <Predicate = (do_init)> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%empty_320 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str109, i32 %tmp_i)" [firmware/nnet_utils/nnet_dense_resource.h:108]   --->   Operation 102 'specregionend' 'empty_320' <Predicate = (do_init)> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "br label %ReuseLoop_begin" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 103 'br' <Predicate = (do_init)> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str58) nounwind" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 104 'specloopname' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_157_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str58)" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 105 'specregionbegin' 'tmp_157_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str20) nounwind" [firmware/nnet_utils/nnet_dense_resource.h:136]   --->   Operation 106 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (1.76ns)   --->   "switch i2 %out_index, label %branch3.i [
    i2 0, label %ReuseLoop_end
    i2 1, label %branch1.i
    i2 -2, label %branch2.i
  ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 107 'switch' <Predicate = true> <Delay = 1.76>
ST_8 : Operation 108 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 108 'br' <Predicate = (out_index == 2)> <Delay = 1.76>
ST_8 : Operation 109 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 109 'br' <Predicate = (out_index == 1)> <Delay = 1.76>
ST_8 : Operation 110 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 110 'br' <Predicate = (out_index == 3)> <Delay = 1.76>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%acc_3_V_1 = phi i16 [ %acc_0_V, %branch3.i ], [ %acc_3_V_017, %branch2.i ], [ %acc_3_V_017, %branch1.i ], [ %acc_3_V_017, %aesl_mux_load.27i16P.i5.exit ]"   --->   Operation 111 'phi' 'acc_3_V_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%acc_2_V_1 = phi i16 [ %acc_2_V_018, %branch3.i ], [ %acc_0_V, %branch2.i ], [ %acc_2_V_018, %branch1.i ], [ %acc_2_V_018, %aesl_mux_load.27i16P.i5.exit ]"   --->   Operation 112 'phi' 'acc_2_V_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%acc_1_V_1 = phi i16 [ %acc_1_V_019, %branch3.i ], [ %acc_1_V_019, %branch2.i ], [ %acc_0_V, %branch1.i ], [ %acc_1_V_019, %aesl_mux_load.27i16P.i5.exit ]"   --->   Operation 113 'phi' 'acc_1_V_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%acc_0_V_1 = phi i16 [ %acc_0_V_020, %branch3.i ], [ %acc_0_V_020, %branch2.i ], [ %acc_0_V_020, %branch1.i ], [ %acc_0_V, %aesl_mux_load.27i16P.i5.exit ]"   --->   Operation 114 'phi' 'acc_0_V_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%p_0_37_i = phi i16 [ %acc_0_V, %branch3.i ], [ %res_3_V_write_assign22, %branch2.i ], [ %res_3_V_write_assign22, %branch1.i ], [ %res_3_V_write_assign22, %aesl_mux_load.27i16P.i5.exit ]"   --->   Operation 115 'phi' 'p_0_37_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%p_0_25_i = phi i16 [ %res_2_V_write_assign24, %branch3.i ], [ %acc_0_V, %branch2.i ], [ %res_2_V_write_assign24, %branch1.i ], [ %res_2_V_write_assign24, %aesl_mux_load.27i16P.i5.exit ]"   --->   Operation 116 'phi' 'p_0_25_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%p_0_13_i = phi i16 [ %res_1_V_write_assign26, %branch3.i ], [ %res_1_V_write_assign26, %branch2.i ], [ %acc_0_V, %branch1.i ], [ %res_1_V_write_assign26, %aesl_mux_load.27i16P.i5.exit ]"   --->   Operation 117 'phi' 'p_0_13_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%p_0_01_i = phi i16 [ %res_0_V_write_assign28, %branch3.i ], [ %res_0_V_write_assign28, %branch2.i ], [ %res_0_V_write_assign28, %branch1.i ], [ %acc_0_V, %aesl_mux_load.27i16P.i5.exit ]"   --->   Operation 118 'phi' 'p_0_01_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str58, i32 %tmp_157_i)" [firmware/nnet_utils/nnet_dense_resource.h:158]   --->   Operation 119 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%empty_319 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 108, i64 108, i64 108)"   --->   Operation 120 'speclooptripcount' 'empty_319' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "br i1 %icmp_ln135, label %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>.0.0.0.0.0.exit", label %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 121 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%mrv_i = insertvalue { i16, i16, i16, i16 } undef, i16 %p_0_01_i, 0" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 122 'insertvalue' 'mrv_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%mrv_1_i = insertvalue { i16, i16, i16, i16 } %mrv_i, i16 %p_0_13_i, 1" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 123 'insertvalue' 'mrv_1_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%mrv_2_i = insertvalue { i16, i16, i16, i16 } %mrv_1_i, i16 %p_0_25_i, 2" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 124 'insertvalue' 'mrv_2_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%mrv_3_i = insertvalue { i16, i16, i16, i16 } %mrv_2_i, i16 %p_0_37_i, 3" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 125 'insertvalue' 'mrv_3_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Return({ i16, i16, i16, i16 } %mrv_3_i)" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 126 'return' <Predicate = (icmp_ln135)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ outidx7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ kernel_data_V_2_0]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_3]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_4]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_5]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_6]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_7]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_8]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_9]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_10]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_11]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_12]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_13]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_14]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_15]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_16]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_17]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_18]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_19]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_20]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_21]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_22]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_23]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_24]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_25]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_26]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ w2_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_i                   (specregionbegin  ) [ 001111111]
br_ln135                (br               ) [ 011111111]
in_index_0_i30          (phi              ) [ 001100000]
w_index29               (phi              ) [ 001000000]
zext_ln139              (zext             ) [ 000000000]
outidx7_addr            (getelementptr    ) [ 001100000]
w_index                 (add              ) [ 011111111]
w2_V_addr               (getelementptr    ) [ 001100000]
in_index                (add              ) [ 001100000]
icmp_ln154              (icmp             ) [ 001100000]
icmp_ln135              (icmp             ) [ 001111111]
br_ln0                  (br               ) [ 011111111]
out_index               (load             ) [ 001011111]
trunc_ln145             (trunc            ) [ 001111111]
switch_ln55             (switch           ) [ 000000000]
kernel_data_V_2_25_load (load             ) [ 001111111]
br_ln54                 (br               ) [ 001111111]
kernel_data_V_2_24_load (load             ) [ 001111111]
br_ln54                 (br               ) [ 001111111]
kernel_data_V_2_23_load (load             ) [ 001111111]
br_ln54                 (br               ) [ 001111111]
kernel_data_V_2_22_load (load             ) [ 001111111]
br_ln54                 (br               ) [ 001111111]
kernel_data_V_2_21_load (load             ) [ 001111111]
br_ln54                 (br               ) [ 001111111]
kernel_data_V_2_20_load (load             ) [ 001111111]
br_ln54                 (br               ) [ 001111111]
kernel_data_V_2_19_load (load             ) [ 001111111]
br_ln54                 (br               ) [ 001111111]
kernel_data_V_2_18_load (load             ) [ 001111111]
br_ln54                 (br               ) [ 001111111]
kernel_data_V_2_17_load (load             ) [ 001111111]
br_ln54                 (br               ) [ 001111111]
kernel_data_V_2_16_load (load             ) [ 001111111]
br_ln54                 (br               ) [ 001111111]
kernel_data_V_2_15_load (load             ) [ 001111111]
br_ln54                 (br               ) [ 001111111]
kernel_data_V_2_14_load (load             ) [ 001111111]
br_ln54                 (br               ) [ 001111111]
kernel_data_V_2_13_load (load             ) [ 001111111]
br_ln54                 (br               ) [ 001111111]
kernel_data_V_2_12_load (load             ) [ 001111111]
br_ln54                 (br               ) [ 001111111]
kernel_data_V_2_11_load (load             ) [ 001111111]
br_ln54                 (br               ) [ 001111111]
kernel_data_V_2_10_load (load             ) [ 001111111]
br_ln54                 (br               ) [ 001111111]
kernel_data_V_2_9_load  (load             ) [ 001111111]
br_ln54                 (br               ) [ 001111111]
kernel_data_V_2_8_load  (load             ) [ 001111111]
br_ln54                 (br               ) [ 001111111]
kernel_data_V_2_7_load  (load             ) [ 001111111]
br_ln54                 (br               ) [ 001111111]
kernel_data_V_2_6_load  (load             ) [ 001111111]
br_ln54                 (br               ) [ 001111111]
kernel_data_V_2_5_load  (load             ) [ 001111111]
br_ln54                 (br               ) [ 001111111]
kernel_data_V_2_4_load  (load             ) [ 001111111]
br_ln54                 (br               ) [ 001111111]
kernel_data_V_2_3_load  (load             ) [ 001111111]
br_ln54                 (br               ) [ 001111111]
kernel_data_V_2_2_load  (load             ) [ 001111111]
br_ln54                 (br               ) [ 001111111]
kernel_data_V_2_1_load  (load             ) [ 001111111]
br_ln54                 (br               ) [ 001111111]
kernel_data_V_2_0_load  (load             ) [ 001111111]
br_ln54                 (br               ) [ 001111111]
kernel_data_V_2_26_load (load             ) [ 001111111]
br_ln54                 (br               ) [ 001111111]
w2_V_load               (load             ) [ 001010000]
select_ln154            (select           ) [ 011011111]
UnifiedRetVal_i_i       (phi              ) [ 001010000]
sext_ln1116             (sext             ) [ 001001100]
sext_ln1118             (sext             ) [ 001001100]
r_V                     (mul              ) [ 001000010]
acc_0_V_020             (phi              ) [ 001111111]
acc_1_V_019             (phi              ) [ 001111111]
acc_2_V_018             (phi              ) [ 001111111]
acc_3_V_017             (phi              ) [ 001111111]
trunc_ln1               (partselect       ) [ 000000000]
tmp                     (mux              ) [ 000000000]
acc_0_V                 (add              ) [ 001000001]
do_init                 (phi              ) [ 001111111]
res_0_V_write_assign28  (phi              ) [ 001111111]
res_1_V_write_assign26  (phi              ) [ 001111111]
res_2_V_write_assign24  (phi              ) [ 001111111]
res_3_V_write_assign22  (phi              ) [ 001111111]
br_ln0                  (br               ) [ 000000000]
specmemcore_ln107       (specmemcore      ) [ 000000000]
empty_320               (specregionend    ) [ 000000000]
br_ln135                (br               ) [ 000000000]
specloopname_ln135      (specloopname     ) [ 000000000]
tmp_157_i               (specregionbegin  ) [ 000000000]
specpipeline_ln136      (specpipeline     ) [ 000000000]
switch_ln145            (switch           ) [ 000000000]
br_ln145                (br               ) [ 000000000]
br_ln145                (br               ) [ 000000000]
br_ln145                (br               ) [ 000000000]
acc_3_V_1               (phi              ) [ 011111111]
acc_2_V_1               (phi              ) [ 011111111]
acc_1_V_1               (phi              ) [ 011111111]
acc_0_V_1               (phi              ) [ 011111111]
p_0_37_i                (phi              ) [ 011000001]
p_0_25_i                (phi              ) [ 011000001]
p_0_13_i                (phi              ) [ 011000001]
p_0_01_i                (phi              ) [ 011000001]
empty                   (specregionend    ) [ 000000000]
empty_319               (speclooptripcount) [ 000000000]
br_ln135                (br               ) [ 011111111]
mrv_i                   (insertvalue      ) [ 000000000]
mrv_1_i                 (insertvalue      ) [ 000000000]
mrv_2_i                 (insertvalue      ) [ 000000000]
mrv_3_i                 (insertvalue      ) [ 000000000]
return_ln166            (return           ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="outidx7">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outidx7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="kernel_data_V_2_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="kernel_data_V_2_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="kernel_data_V_2_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="kernel_data_V_2_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="kernel_data_V_2_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="kernel_data_V_2_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel_data_V_2_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="kernel_data_V_2_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="kernel_data_V_2_8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="kernel_data_V_2_9">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_9"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="kernel_data_V_2_10">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="kernel_data_V_2_11">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_11"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="kernel_data_V_2_12">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_12"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="kernel_data_V_2_13">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_13"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="kernel_data_V_2_14">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_14"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="kernel_data_V_2_15">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_15"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="kernel_data_V_2_16">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_16"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="kernel_data_V_2_17">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_17"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="kernel_data_V_2_18">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_18"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="kernel_data_V_2_19">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_19"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="kernel_data_V_2_20">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_20"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="kernel_data_V_2_21">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_21"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="kernel_data_V_2_22">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_22"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="kernel_data_V_2_23">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_23"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="kernel_data_V_2_24">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_24"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="kernel_data_V_2_25">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_25"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="kernel_data_V_2_26">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_26"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="w2_V">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str109"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="5"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="5"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="5"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="5"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i16.i2"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="6"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str56"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str58"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1004" name="outidx7_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="2" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="7" slack="0"/>
<pin id="180" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outidx7_addr/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="7" slack="0"/>
<pin id="185" dir="0" index="1" bw="2" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="3" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_index/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="w2_V_addr_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="10" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="7" slack="0"/>
<pin id="193" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w2_V_addr/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="7" slack="0"/>
<pin id="198" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w2_V_load/2 "/>
</bind>
</comp>

<comp id="202" class="1005" name="in_index_0_i30_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="1"/>
<pin id="204" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_index_0_i30 (phireg) "/>
</bind>
</comp>

<comp id="206" class="1004" name="in_index_0_i30_phi_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="1"/>
<pin id="208" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="32" slack="1"/>
<pin id="210" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="4" bw="1" slack="0"/>
<pin id="212" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_index_0_i30/2 "/>
</bind>
</comp>

<comp id="217" class="1005" name="w_index29_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="7" slack="1"/>
<pin id="219" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="w_index29 (phireg) "/>
</bind>
</comp>

<comp id="221" class="1004" name="w_index29_phi_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="1"/>
<pin id="223" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="7" slack="0"/>
<pin id="225" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="4" bw="1" slack="0"/>
<pin id="227" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="6" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_index29/2 "/>
</bind>
</comp>

<comp id="231" class="1005" name="UnifiedRetVal_i_i_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="233" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="UnifiedRetVal_i_i (phireg) "/>
</bind>
</comp>

<comp id="234" class="1004" name="UnifiedRetVal_i_i_phi_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="16" slack="1"/>
<pin id="236" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="16" slack="1"/>
<pin id="238" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="4" bw="16" slack="1"/>
<pin id="240" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="241" dir="0" index="6" bw="16" slack="1"/>
<pin id="242" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="243" dir="0" index="8" bw="16" slack="1"/>
<pin id="244" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="10" bw="16" slack="1"/>
<pin id="246" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="12" bw="16" slack="1"/>
<pin id="248" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="249" dir="0" index="14" bw="16" slack="1"/>
<pin id="250" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="16" bw="16" slack="1"/>
<pin id="252" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="253" dir="0" index="18" bw="16" slack="1"/>
<pin id="254" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="20" bw="16" slack="1"/>
<pin id="256" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="22" bw="16" slack="1"/>
<pin id="258" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="24" bw="16" slack="1"/>
<pin id="260" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="26" bw="16" slack="1"/>
<pin id="262" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="263" dir="0" index="28" bw="16" slack="1"/>
<pin id="264" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="30" bw="16" slack="1"/>
<pin id="266" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="32" bw="16" slack="1"/>
<pin id="268" dir="0" index="33" bw="0" slack="2147483647"/>
<pin id="269" dir="0" index="34" bw="16" slack="1"/>
<pin id="270" dir="0" index="35" bw="0" slack="2147483647"/>
<pin id="271" dir="0" index="36" bw="16" slack="1"/>
<pin id="272" dir="0" index="37" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="38" bw="16" slack="1"/>
<pin id="274" dir="0" index="39" bw="0" slack="2147483647"/>
<pin id="275" dir="0" index="40" bw="16" slack="1"/>
<pin id="276" dir="0" index="41" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="42" bw="16" slack="1"/>
<pin id="278" dir="0" index="43" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="44" bw="16" slack="1"/>
<pin id="280" dir="0" index="45" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="46" bw="16" slack="1"/>
<pin id="282" dir="0" index="47" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="48" bw="16" slack="1"/>
<pin id="284" dir="0" index="49" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="50" bw="16" slack="1"/>
<pin id="286" dir="0" index="51" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="52" bw="16" slack="1"/>
<pin id="288" dir="0" index="53" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="54" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="UnifiedRetVal_i_i/4 "/>
</bind>
</comp>

<comp id="290" class="1005" name="acc_0_V_020_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="1"/>
<pin id="292" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="acc_0_V_020 (phireg) "/>
</bind>
</comp>

<comp id="294" class="1004" name="acc_0_V_020_phi_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="5" slack="6"/>
<pin id="296" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="297" dir="0" index="2" bw="16" slack="1"/>
<pin id="298" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="4" bw="5" slack="5"/>
<pin id="300" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_0_V_020/7 "/>
</bind>
</comp>

<comp id="305" class="1005" name="acc_1_V_019_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="16" slack="1"/>
<pin id="307" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="acc_1_V_019 (phireg) "/>
</bind>
</comp>

<comp id="309" class="1004" name="acc_1_V_019_phi_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="6" slack="6"/>
<pin id="311" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="312" dir="0" index="2" bw="16" slack="1"/>
<pin id="313" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="314" dir="0" index="4" bw="6" slack="5"/>
<pin id="315" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_1_V_019/7 "/>
</bind>
</comp>

<comp id="320" class="1005" name="acc_2_V_018_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="16" slack="1"/>
<pin id="322" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="acc_2_V_018 (phireg) "/>
</bind>
</comp>

<comp id="324" class="1004" name="acc_2_V_018_phi_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="7" slack="6"/>
<pin id="326" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="327" dir="0" index="2" bw="16" slack="1"/>
<pin id="328" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="329" dir="0" index="4" bw="7" slack="5"/>
<pin id="330" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="331" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_2_V_018/7 "/>
</bind>
</comp>

<comp id="335" class="1005" name="acc_3_V_017_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="16" slack="1"/>
<pin id="337" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="acc_3_V_017 (phireg) "/>
</bind>
</comp>

<comp id="339" class="1004" name="acc_3_V_017_phi_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="5" slack="6"/>
<pin id="341" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="342" dir="0" index="2" bw="16" slack="1"/>
<pin id="343" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="344" dir="0" index="4" bw="5" slack="5"/>
<pin id="345" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_3_V_017/7 "/>
</bind>
</comp>

<comp id="350" class="1005" name="do_init_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="6"/>
<pin id="352" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="354" class="1004" name="do_init_phi_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="7"/>
<pin id="356" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="357" dir="0" index="2" bw="1" slack="0"/>
<pin id="358" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="359" dir="0" index="4" bw="1" slack="6"/>
<pin id="360" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="361" dir="1" index="6" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/8 "/>
</bind>
</comp>

<comp id="365" class="1005" name="res_0_V_write_assign28_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="16" slack="6"/>
<pin id="367" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="res_0_V_write_assign28 (phireg) "/>
</bind>
</comp>

<comp id="369" class="1004" name="res_0_V_write_assign28_phi_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="5" slack="7"/>
<pin id="371" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="372" dir="0" index="2" bw="16" slack="0"/>
<pin id="373" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="374" dir="0" index="4" bw="5" slack="6"/>
<pin id="375" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="376" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_0_V_write_assign28/8 "/>
</bind>
</comp>

<comp id="379" class="1005" name="res_1_V_write_assign26_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="16" slack="6"/>
<pin id="381" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="res_1_V_write_assign26 (phireg) "/>
</bind>
</comp>

<comp id="383" class="1004" name="res_1_V_write_assign26_phi_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="6" slack="7"/>
<pin id="385" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="386" dir="0" index="2" bw="16" slack="0"/>
<pin id="387" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="388" dir="0" index="4" bw="6" slack="6"/>
<pin id="389" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="390" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_1_V_write_assign26/8 "/>
</bind>
</comp>

<comp id="393" class="1005" name="res_2_V_write_assign24_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="16" slack="6"/>
<pin id="395" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="res_2_V_write_assign24 (phireg) "/>
</bind>
</comp>

<comp id="397" class="1004" name="res_2_V_write_assign24_phi_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="7" slack="7"/>
<pin id="399" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="400" dir="0" index="2" bw="16" slack="0"/>
<pin id="401" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="402" dir="0" index="4" bw="7" slack="6"/>
<pin id="403" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="404" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_2_V_write_assign24/8 "/>
</bind>
</comp>

<comp id="407" class="1005" name="res_3_V_write_assign22_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="16" slack="6"/>
<pin id="409" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="res_3_V_write_assign22 (phireg) "/>
</bind>
</comp>

<comp id="411" class="1004" name="res_3_V_write_assign22_phi_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="5" slack="7"/>
<pin id="413" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="414" dir="0" index="2" bw="16" slack="0"/>
<pin id="415" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="416" dir="0" index="4" bw="5" slack="6"/>
<pin id="417" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="418" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_3_V_write_assign22/8 "/>
</bind>
</comp>

<comp id="421" class="1005" name="acc_3_V_1_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="16" slack="1"/>
<pin id="423" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="acc_3_V_1 (phireg) "/>
</bind>
</comp>

<comp id="425" class="1004" name="acc_3_V_1_phi_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="16" slack="1"/>
<pin id="427" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="428" dir="0" index="2" bw="16" slack="1"/>
<pin id="429" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="430" dir="0" index="4" bw="16" slack="1"/>
<pin id="431" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="432" dir="0" index="6" bw="16" slack="1"/>
<pin id="433" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="434" dir="1" index="8" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_3_V_1/8 "/>
</bind>
</comp>

<comp id="439" class="1005" name="acc_2_V_1_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="16" slack="1"/>
<pin id="441" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="acc_2_V_1 (phireg) "/>
</bind>
</comp>

<comp id="443" class="1004" name="acc_2_V_1_phi_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="16" slack="1"/>
<pin id="445" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="446" dir="0" index="2" bw="16" slack="1"/>
<pin id="447" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="448" dir="0" index="4" bw="16" slack="1"/>
<pin id="449" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="450" dir="0" index="6" bw="16" slack="1"/>
<pin id="451" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="452" dir="1" index="8" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_2_V_1/8 "/>
</bind>
</comp>

<comp id="457" class="1005" name="acc_1_V_1_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="16" slack="1"/>
<pin id="459" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="acc_1_V_1 (phireg) "/>
</bind>
</comp>

<comp id="461" class="1004" name="acc_1_V_1_phi_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="16" slack="1"/>
<pin id="463" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="464" dir="0" index="2" bw="16" slack="1"/>
<pin id="465" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="466" dir="0" index="4" bw="16" slack="1"/>
<pin id="467" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="468" dir="0" index="6" bw="16" slack="1"/>
<pin id="469" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="470" dir="1" index="8" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_1_V_1/8 "/>
</bind>
</comp>

<comp id="475" class="1005" name="acc_0_V_1_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="16" slack="1"/>
<pin id="477" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="acc_0_V_1 (phireg) "/>
</bind>
</comp>

<comp id="479" class="1004" name="acc_0_V_1_phi_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="16" slack="1"/>
<pin id="481" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="482" dir="0" index="2" bw="16" slack="1"/>
<pin id="483" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="484" dir="0" index="4" bw="16" slack="1"/>
<pin id="485" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="486" dir="0" index="6" bw="16" slack="1"/>
<pin id="487" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="488" dir="1" index="8" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_0_V_1/8 "/>
</bind>
</comp>

<comp id="493" class="1005" name="p_0_37_i_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="16" slack="0"/>
<pin id="495" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="p_0_37_i (phireg) "/>
</bind>
</comp>

<comp id="497" class="1004" name="p_0_37_i_phi_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="16" slack="1"/>
<pin id="499" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="500" dir="0" index="2" bw="16" slack="0"/>
<pin id="501" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="502" dir="0" index="4" bw="16" slack="0"/>
<pin id="503" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="504" dir="0" index="6" bw="16" slack="0"/>
<pin id="505" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="506" dir="1" index="8" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_37_i/8 "/>
</bind>
</comp>

<comp id="511" class="1005" name="p_0_25_i_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="16" slack="0"/>
<pin id="513" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="p_0_25_i (phireg) "/>
</bind>
</comp>

<comp id="515" class="1004" name="p_0_25_i_phi_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="16" slack="0"/>
<pin id="517" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="518" dir="0" index="2" bw="16" slack="1"/>
<pin id="519" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="520" dir="0" index="4" bw="16" slack="0"/>
<pin id="521" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="522" dir="0" index="6" bw="16" slack="0"/>
<pin id="523" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="524" dir="1" index="8" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_25_i/8 "/>
</bind>
</comp>

<comp id="529" class="1005" name="p_0_13_i_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="16" slack="0"/>
<pin id="531" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="p_0_13_i (phireg) "/>
</bind>
</comp>

<comp id="533" class="1004" name="p_0_13_i_phi_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="16" slack="0"/>
<pin id="535" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="536" dir="0" index="2" bw="16" slack="0"/>
<pin id="537" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="538" dir="0" index="4" bw="16" slack="1"/>
<pin id="539" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="540" dir="0" index="6" bw="16" slack="0"/>
<pin id="541" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="542" dir="1" index="8" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_13_i/8 "/>
</bind>
</comp>

<comp id="547" class="1005" name="p_0_01_i_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="16" slack="0"/>
<pin id="549" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="p_0_01_i (phireg) "/>
</bind>
</comp>

<comp id="551" class="1004" name="p_0_01_i_phi_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="16" slack="0"/>
<pin id="553" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="554" dir="0" index="2" bw="16" slack="0"/>
<pin id="555" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="556" dir="0" index="4" bw="16" slack="0"/>
<pin id="557" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="558" dir="0" index="6" bw="16" slack="1"/>
<pin id="559" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="560" dir="1" index="8" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_01_i/8 "/>
</bind>
</comp>

<comp id="565" class="1004" name="zext_ln139_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="7" slack="0"/>
<pin id="567" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln139/2 "/>
</bind>
</comp>

<comp id="571" class="1004" name="w_index_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="0"/>
<pin id="573" dir="0" index="1" bw="7" slack="0"/>
<pin id="574" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_index/2 "/>
</bind>
</comp>

<comp id="577" class="1004" name="in_index_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="0"/>
<pin id="579" dir="0" index="1" bw="1" slack="0"/>
<pin id="580" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_index/2 "/>
</bind>
</comp>

<comp id="583" class="1004" name="icmp_ln154_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="0"/>
<pin id="585" dir="0" index="1" bw="32" slack="0"/>
<pin id="586" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln154/2 "/>
</bind>
</comp>

<comp id="589" class="1004" name="icmp_ln135_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="7" slack="0"/>
<pin id="591" dir="0" index="1" bw="7" slack="0"/>
<pin id="592" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln135/2 "/>
</bind>
</comp>

<comp id="595" class="1004" name="trunc_ln145_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="1"/>
<pin id="597" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145/3 "/>
</bind>
</comp>

<comp id="599" class="1004" name="kernel_data_V_2_25_load_load_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="16" slack="0"/>
<pin id="601" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_25_load/3 "/>
</bind>
</comp>

<comp id="603" class="1004" name="kernel_data_V_2_24_load_load_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="16" slack="0"/>
<pin id="605" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_24_load/3 "/>
</bind>
</comp>

<comp id="607" class="1004" name="kernel_data_V_2_23_load_load_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="16" slack="0"/>
<pin id="609" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_23_load/3 "/>
</bind>
</comp>

<comp id="611" class="1004" name="kernel_data_V_2_22_load_load_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="16" slack="0"/>
<pin id="613" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_22_load/3 "/>
</bind>
</comp>

<comp id="615" class="1004" name="kernel_data_V_2_21_load_load_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="16" slack="0"/>
<pin id="617" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_21_load/3 "/>
</bind>
</comp>

<comp id="619" class="1004" name="kernel_data_V_2_20_load_load_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="16" slack="0"/>
<pin id="621" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_20_load/3 "/>
</bind>
</comp>

<comp id="623" class="1004" name="kernel_data_V_2_19_load_load_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="16" slack="0"/>
<pin id="625" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_19_load/3 "/>
</bind>
</comp>

<comp id="627" class="1004" name="kernel_data_V_2_18_load_load_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="16" slack="0"/>
<pin id="629" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_18_load/3 "/>
</bind>
</comp>

<comp id="631" class="1004" name="kernel_data_V_2_17_load_load_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="16" slack="0"/>
<pin id="633" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_17_load/3 "/>
</bind>
</comp>

<comp id="635" class="1004" name="kernel_data_V_2_16_load_load_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="16" slack="0"/>
<pin id="637" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_16_load/3 "/>
</bind>
</comp>

<comp id="639" class="1004" name="kernel_data_V_2_15_load_load_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="16" slack="0"/>
<pin id="641" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_15_load/3 "/>
</bind>
</comp>

<comp id="643" class="1004" name="kernel_data_V_2_14_load_load_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="16" slack="0"/>
<pin id="645" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_14_load/3 "/>
</bind>
</comp>

<comp id="647" class="1004" name="kernel_data_V_2_13_load_load_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="16" slack="0"/>
<pin id="649" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_13_load/3 "/>
</bind>
</comp>

<comp id="651" class="1004" name="kernel_data_V_2_12_load_load_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="16" slack="0"/>
<pin id="653" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_12_load/3 "/>
</bind>
</comp>

<comp id="655" class="1004" name="kernel_data_V_2_11_load_load_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="16" slack="0"/>
<pin id="657" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_11_load/3 "/>
</bind>
</comp>

<comp id="659" class="1004" name="kernel_data_V_2_10_load_load_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="16" slack="0"/>
<pin id="661" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_10_load/3 "/>
</bind>
</comp>

<comp id="663" class="1004" name="kernel_data_V_2_9_load_load_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="16" slack="0"/>
<pin id="665" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_9_load/3 "/>
</bind>
</comp>

<comp id="667" class="1004" name="kernel_data_V_2_8_load_load_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="16" slack="0"/>
<pin id="669" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_8_load/3 "/>
</bind>
</comp>

<comp id="671" class="1004" name="kernel_data_V_2_7_load_load_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="16" slack="0"/>
<pin id="673" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_7_load/3 "/>
</bind>
</comp>

<comp id="675" class="1004" name="kernel_data_V_2_6_load_load_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="16" slack="0"/>
<pin id="677" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_6_load/3 "/>
</bind>
</comp>

<comp id="679" class="1004" name="kernel_data_V_2_5_load_load_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="16" slack="0"/>
<pin id="681" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_5_load/3 "/>
</bind>
</comp>

<comp id="683" class="1004" name="kernel_data_V_2_4_load_load_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="16" slack="0"/>
<pin id="685" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_4_load/3 "/>
</bind>
</comp>

<comp id="687" class="1004" name="kernel_data_V_2_3_load_load_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="16" slack="0"/>
<pin id="689" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_3_load/3 "/>
</bind>
</comp>

<comp id="691" class="1004" name="kernel_data_V_2_2_load_load_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="16" slack="0"/>
<pin id="693" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_2_load/3 "/>
</bind>
</comp>

<comp id="695" class="1004" name="kernel_data_V_2_1_load_load_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="16" slack="0"/>
<pin id="697" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_1_load/3 "/>
</bind>
</comp>

<comp id="699" class="1004" name="kernel_data_V_2_0_load_load_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="16" slack="0"/>
<pin id="701" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_0_load/3 "/>
</bind>
</comp>

<comp id="703" class="1004" name="kernel_data_V_2_26_load_load_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="16" slack="0"/>
<pin id="705" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_26_load/3 "/>
</bind>
</comp>

<comp id="707" class="1004" name="select_ln154_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="1"/>
<pin id="709" dir="0" index="1" bw="32" slack="0"/>
<pin id="710" dir="0" index="2" bw="32" slack="1"/>
<pin id="711" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln154/3 "/>
</bind>
</comp>

<comp id="713" class="1004" name="sext_ln1116_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="16" slack="0"/>
<pin id="715" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/4 "/>
</bind>
</comp>

<comp id="717" class="1004" name="sext_ln1118_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="10" slack="1"/>
<pin id="719" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/4 "/>
</bind>
</comp>

<comp id="720" class="1004" name="trunc_ln1_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="16" slack="0"/>
<pin id="722" dir="0" index="1" bw="26" slack="1"/>
<pin id="723" dir="0" index="2" bw="5" slack="0"/>
<pin id="724" dir="0" index="3" bw="6" slack="0"/>
<pin id="725" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/7 "/>
</bind>
</comp>

<comp id="729" class="1004" name="tmp_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="16" slack="0"/>
<pin id="731" dir="0" index="1" bw="16" slack="0"/>
<pin id="732" dir="0" index="2" bw="16" slack="0"/>
<pin id="733" dir="0" index="3" bw="16" slack="0"/>
<pin id="734" dir="0" index="4" bw="16" slack="0"/>
<pin id="735" dir="0" index="5" bw="2" slack="4"/>
<pin id="736" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="742" class="1004" name="acc_0_V_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="16" slack="0"/>
<pin id="744" dir="0" index="1" bw="16" slack="0"/>
<pin id="745" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_0_V/7 "/>
</bind>
</comp>

<comp id="748" class="1004" name="mrv_i_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="64" slack="0"/>
<pin id="750" dir="0" index="1" bw="16" slack="0"/>
<pin id="751" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_i/8 "/>
</bind>
</comp>

<comp id="754" class="1004" name="mrv_1_i_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="64" slack="0"/>
<pin id="756" dir="0" index="1" bw="16" slack="0"/>
<pin id="757" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1_i/8 "/>
</bind>
</comp>

<comp id="760" class="1004" name="mrv_2_i_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="64" slack="0"/>
<pin id="762" dir="0" index="1" bw="16" slack="0"/>
<pin id="763" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2_i/8 "/>
</bind>
</comp>

<comp id="766" class="1004" name="mrv_3_i_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="64" slack="0"/>
<pin id="768" dir="0" index="1" bw="16" slack="0"/>
<pin id="769" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3_i/8 "/>
</bind>
</comp>

<comp id="772" class="1004" name="return_ln166_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="64" slack="0"/>
<pin id="774" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln166/8 "/>
</bind>
</comp>

<comp id="776" class="1007" name="grp_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="16" slack="0"/>
<pin id="778" dir="0" index="1" bw="10" slack="0"/>
<pin id="779" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/4 "/>
</bind>
</comp>

<comp id="782" class="1005" name="outidx7_addr_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="7" slack="1"/>
<pin id="784" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="outidx7_addr "/>
</bind>
</comp>

<comp id="787" class="1005" name="w_index_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="7" slack="0"/>
<pin id="789" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="w_index "/>
</bind>
</comp>

<comp id="792" class="1005" name="w2_V_addr_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="7" slack="1"/>
<pin id="794" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="w2_V_addr "/>
</bind>
</comp>

<comp id="797" class="1005" name="in_index_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="32" slack="1"/>
<pin id="799" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_index "/>
</bind>
</comp>

<comp id="802" class="1005" name="icmp_ln154_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="1" slack="1"/>
<pin id="804" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln154 "/>
</bind>
</comp>

<comp id="807" class="1005" name="icmp_ln135_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="1" slack="1"/>
<pin id="809" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln135 "/>
</bind>
</comp>

<comp id="811" class="1005" name="out_index_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="2" slack="4"/>
<pin id="813" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="out_index "/>
</bind>
</comp>

<comp id="816" class="1005" name="trunc_ln145_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="5" slack="1"/>
<pin id="818" dir="1" index="1" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln145 "/>
</bind>
</comp>

<comp id="820" class="1005" name="kernel_data_V_2_25_load_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="16" slack="1"/>
<pin id="822" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_25_load "/>
</bind>
</comp>

<comp id="825" class="1005" name="kernel_data_V_2_24_load_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="16" slack="1"/>
<pin id="827" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_24_load "/>
</bind>
</comp>

<comp id="830" class="1005" name="kernel_data_V_2_23_load_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="16" slack="1"/>
<pin id="832" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_23_load "/>
</bind>
</comp>

<comp id="835" class="1005" name="kernel_data_V_2_22_load_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="16" slack="1"/>
<pin id="837" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_22_load "/>
</bind>
</comp>

<comp id="840" class="1005" name="kernel_data_V_2_21_load_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="16" slack="1"/>
<pin id="842" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_21_load "/>
</bind>
</comp>

<comp id="845" class="1005" name="kernel_data_V_2_20_load_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="16" slack="1"/>
<pin id="847" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_20_load "/>
</bind>
</comp>

<comp id="850" class="1005" name="kernel_data_V_2_19_load_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="16" slack="1"/>
<pin id="852" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_19_load "/>
</bind>
</comp>

<comp id="855" class="1005" name="kernel_data_V_2_18_load_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="16" slack="1"/>
<pin id="857" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_18_load "/>
</bind>
</comp>

<comp id="860" class="1005" name="kernel_data_V_2_17_load_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="16" slack="1"/>
<pin id="862" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_17_load "/>
</bind>
</comp>

<comp id="865" class="1005" name="kernel_data_V_2_16_load_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="16" slack="1"/>
<pin id="867" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_16_load "/>
</bind>
</comp>

<comp id="870" class="1005" name="kernel_data_V_2_15_load_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="16" slack="1"/>
<pin id="872" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_15_load "/>
</bind>
</comp>

<comp id="875" class="1005" name="kernel_data_V_2_14_load_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="16" slack="1"/>
<pin id="877" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_14_load "/>
</bind>
</comp>

<comp id="880" class="1005" name="kernel_data_V_2_13_load_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="16" slack="1"/>
<pin id="882" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_13_load "/>
</bind>
</comp>

<comp id="885" class="1005" name="kernel_data_V_2_12_load_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="16" slack="1"/>
<pin id="887" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_12_load "/>
</bind>
</comp>

<comp id="890" class="1005" name="kernel_data_V_2_11_load_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="16" slack="1"/>
<pin id="892" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_11_load "/>
</bind>
</comp>

<comp id="895" class="1005" name="kernel_data_V_2_10_load_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="16" slack="1"/>
<pin id="897" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_10_load "/>
</bind>
</comp>

<comp id="900" class="1005" name="kernel_data_V_2_9_load_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="16" slack="1"/>
<pin id="902" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_9_load "/>
</bind>
</comp>

<comp id="905" class="1005" name="kernel_data_V_2_8_load_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="16" slack="1"/>
<pin id="907" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_8_load "/>
</bind>
</comp>

<comp id="910" class="1005" name="kernel_data_V_2_7_load_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="16" slack="1"/>
<pin id="912" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_7_load "/>
</bind>
</comp>

<comp id="915" class="1005" name="kernel_data_V_2_6_load_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="16" slack="1"/>
<pin id="917" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_6_load "/>
</bind>
</comp>

<comp id="920" class="1005" name="kernel_data_V_2_5_load_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="16" slack="1"/>
<pin id="922" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_5_load "/>
</bind>
</comp>

<comp id="925" class="1005" name="kernel_data_V_2_4_load_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="16" slack="1"/>
<pin id="927" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_4_load "/>
</bind>
</comp>

<comp id="930" class="1005" name="kernel_data_V_2_3_load_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="16" slack="1"/>
<pin id="932" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_3_load "/>
</bind>
</comp>

<comp id="935" class="1005" name="kernel_data_V_2_2_load_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="16" slack="1"/>
<pin id="937" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_2_load "/>
</bind>
</comp>

<comp id="940" class="1005" name="kernel_data_V_2_1_load_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="16" slack="1"/>
<pin id="942" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_1_load "/>
</bind>
</comp>

<comp id="945" class="1005" name="kernel_data_V_2_0_load_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="16" slack="1"/>
<pin id="947" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_0_load "/>
</bind>
</comp>

<comp id="950" class="1005" name="kernel_data_V_2_26_load_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="16" slack="1"/>
<pin id="952" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_26_load "/>
</bind>
</comp>

<comp id="955" class="1005" name="w2_V_load_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="10" slack="1"/>
<pin id="957" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="w2_V_load "/>
</bind>
</comp>

<comp id="960" class="1005" name="select_ln154_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="32" slack="1"/>
<pin id="962" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln154 "/>
</bind>
</comp>

<comp id="965" class="1005" name="sext_ln1116_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="26" slack="1"/>
<pin id="967" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1116 "/>
</bind>
</comp>

<comp id="970" class="1005" name="sext_ln1118_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="26" slack="1"/>
<pin id="972" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118 "/>
</bind>
</comp>

<comp id="975" class="1005" name="r_V_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="26" slack="1"/>
<pin id="977" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="980" class="1005" name="acc_0_V_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="16" slack="1"/>
<pin id="982" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="acc_0_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="181"><net_src comp="0" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="66" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="176" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="194"><net_src comp="56" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="66" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="189" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="62" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="214"><net_src comp="202" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="215"><net_src comp="62" pin="0"/><net_sink comp="206" pin=4"/></net>

<net id="216"><net_src comp="206" pin="6"/><net_sink comp="202" pin=0"/></net>

<net id="220"><net_src comp="64" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="229"><net_src comp="217" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="230"><net_src comp="64" pin="0"/><net_sink comp="221" pin=4"/></net>

<net id="293"><net_src comp="128" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="302"><net_src comp="290" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="303"><net_src comp="290" pin="1"/><net_sink comp="294" pin=4"/></net>

<net id="304"><net_src comp="294" pin="6"/><net_sink comp="290" pin=0"/></net>

<net id="308"><net_src comp="130" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="317"><net_src comp="305" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="318"><net_src comp="305" pin="1"/><net_sink comp="309" pin=4"/></net>

<net id="319"><net_src comp="309" pin="6"/><net_sink comp="305" pin=0"/></net>

<net id="323"><net_src comp="132" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="332"><net_src comp="320" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="333"><net_src comp="320" pin="1"/><net_sink comp="324" pin=4"/></net>

<net id="334"><net_src comp="324" pin="6"/><net_sink comp="320" pin=0"/></net>

<net id="338"><net_src comp="134" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="347"><net_src comp="335" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="348"><net_src comp="335" pin="1"/><net_sink comp="339" pin=4"/></net>

<net id="349"><net_src comp="339" pin="6"/><net_sink comp="335" pin=0"/></net>

<net id="353"><net_src comp="144" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="362"><net_src comp="350" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="363"><net_src comp="146" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="364"><net_src comp="350" pin="1"/><net_sink comp="354" pin=4"/></net>

<net id="368"><net_src comp="128" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="377"><net_src comp="365" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="378"><net_src comp="365" pin="1"/><net_sink comp="369" pin=4"/></net>

<net id="382"><net_src comp="130" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="391"><net_src comp="379" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="392"><net_src comp="379" pin="1"/><net_sink comp="383" pin=4"/></net>

<net id="396"><net_src comp="132" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="405"><net_src comp="393" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="406"><net_src comp="393" pin="1"/><net_sink comp="397" pin=4"/></net>

<net id="410"><net_src comp="134" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="419"><net_src comp="407" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="420"><net_src comp="407" pin="1"/><net_sink comp="411" pin=4"/></net>

<net id="424"><net_src comp="421" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="435"><net_src comp="335" pin="1"/><net_sink comp="425" pin=2"/></net>

<net id="436"><net_src comp="335" pin="1"/><net_sink comp="425" pin=4"/></net>

<net id="437"><net_src comp="335" pin="1"/><net_sink comp="425" pin=6"/></net>

<net id="438"><net_src comp="425" pin="8"/><net_sink comp="421" pin=0"/></net>

<net id="442"><net_src comp="439" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="453"><net_src comp="320" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="454"><net_src comp="320" pin="1"/><net_sink comp="443" pin=4"/></net>

<net id="455"><net_src comp="320" pin="1"/><net_sink comp="443" pin=6"/></net>

<net id="456"><net_src comp="443" pin="8"/><net_sink comp="439" pin=0"/></net>

<net id="460"><net_src comp="457" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="471"><net_src comp="305" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="472"><net_src comp="305" pin="1"/><net_sink comp="461" pin=2"/></net>

<net id="473"><net_src comp="305" pin="1"/><net_sink comp="461" pin=6"/></net>

<net id="474"><net_src comp="461" pin="8"/><net_sink comp="457" pin=0"/></net>

<net id="478"><net_src comp="475" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="489"><net_src comp="290" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="490"><net_src comp="290" pin="1"/><net_sink comp="479" pin=2"/></net>

<net id="491"><net_src comp="290" pin="1"/><net_sink comp="479" pin=4"/></net>

<net id="492"><net_src comp="479" pin="8"/><net_sink comp="475" pin=0"/></net>

<net id="496"><net_src comp="493" pin="1"/><net_sink comp="411" pin=2"/></net>

<net id="507"><net_src comp="411" pin="6"/><net_sink comp="497" pin=2"/></net>

<net id="508"><net_src comp="411" pin="6"/><net_sink comp="497" pin=4"/></net>

<net id="509"><net_src comp="411" pin="6"/><net_sink comp="497" pin=6"/></net>

<net id="510"><net_src comp="497" pin="8"/><net_sink comp="493" pin=0"/></net>

<net id="514"><net_src comp="511" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="525"><net_src comp="397" pin="6"/><net_sink comp="515" pin=0"/></net>

<net id="526"><net_src comp="397" pin="6"/><net_sink comp="515" pin=4"/></net>

<net id="527"><net_src comp="397" pin="6"/><net_sink comp="515" pin=6"/></net>

<net id="528"><net_src comp="515" pin="8"/><net_sink comp="511" pin=0"/></net>

<net id="532"><net_src comp="529" pin="1"/><net_sink comp="383" pin=2"/></net>

<net id="543"><net_src comp="383" pin="6"/><net_sink comp="533" pin=0"/></net>

<net id="544"><net_src comp="383" pin="6"/><net_sink comp="533" pin=2"/></net>

<net id="545"><net_src comp="383" pin="6"/><net_sink comp="533" pin=6"/></net>

<net id="546"><net_src comp="533" pin="8"/><net_sink comp="529" pin=0"/></net>

<net id="550"><net_src comp="547" pin="1"/><net_sink comp="369" pin=2"/></net>

<net id="561"><net_src comp="369" pin="6"/><net_sink comp="551" pin=0"/></net>

<net id="562"><net_src comp="369" pin="6"/><net_sink comp="551" pin=2"/></net>

<net id="563"><net_src comp="369" pin="6"/><net_sink comp="551" pin=4"/></net>

<net id="564"><net_src comp="551" pin="8"/><net_sink comp="547" pin=0"/></net>

<net id="568"><net_src comp="221" pin="6"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="570"><net_src comp="565" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="575"><net_src comp="68" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="221" pin="6"/><net_sink comp="571" pin=1"/></net>

<net id="581"><net_src comp="206" pin="6"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="70" pin="0"/><net_sink comp="577" pin=1"/></net>

<net id="587"><net_src comp="577" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="72" pin="0"/><net_sink comp="583" pin=1"/></net>

<net id="593"><net_src comp="221" pin="6"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="74" pin="0"/><net_sink comp="589" pin=1"/></net>

<net id="598"><net_src comp="202" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="602"><net_src comp="52" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="606"><net_src comp="50" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="610"><net_src comp="48" pin="0"/><net_sink comp="607" pin=0"/></net>

<net id="614"><net_src comp="46" pin="0"/><net_sink comp="611" pin=0"/></net>

<net id="618"><net_src comp="44" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="622"><net_src comp="42" pin="0"/><net_sink comp="619" pin=0"/></net>

<net id="626"><net_src comp="40" pin="0"/><net_sink comp="623" pin=0"/></net>

<net id="630"><net_src comp="38" pin="0"/><net_sink comp="627" pin=0"/></net>

<net id="634"><net_src comp="36" pin="0"/><net_sink comp="631" pin=0"/></net>

<net id="638"><net_src comp="34" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="642"><net_src comp="32" pin="0"/><net_sink comp="639" pin=0"/></net>

<net id="646"><net_src comp="30" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="650"><net_src comp="28" pin="0"/><net_sink comp="647" pin=0"/></net>

<net id="654"><net_src comp="26" pin="0"/><net_sink comp="651" pin=0"/></net>

<net id="658"><net_src comp="24" pin="0"/><net_sink comp="655" pin=0"/></net>

<net id="662"><net_src comp="22" pin="0"/><net_sink comp="659" pin=0"/></net>

<net id="666"><net_src comp="20" pin="0"/><net_sink comp="663" pin=0"/></net>

<net id="670"><net_src comp="18" pin="0"/><net_sink comp="667" pin=0"/></net>

<net id="674"><net_src comp="16" pin="0"/><net_sink comp="671" pin=0"/></net>

<net id="678"><net_src comp="14" pin="0"/><net_sink comp="675" pin=0"/></net>

<net id="682"><net_src comp="12" pin="0"/><net_sink comp="679" pin=0"/></net>

<net id="686"><net_src comp="10" pin="0"/><net_sink comp="683" pin=0"/></net>

<net id="690"><net_src comp="8" pin="0"/><net_sink comp="687" pin=0"/></net>

<net id="694"><net_src comp="6" pin="0"/><net_sink comp="691" pin=0"/></net>

<net id="698"><net_src comp="4" pin="0"/><net_sink comp="695" pin=0"/></net>

<net id="702"><net_src comp="2" pin="0"/><net_sink comp="699" pin=0"/></net>

<net id="706"><net_src comp="54" pin="0"/><net_sink comp="703" pin=0"/></net>

<net id="712"><net_src comp="62" pin="0"/><net_sink comp="707" pin=1"/></net>

<net id="716"><net_src comp="234" pin="54"/><net_sink comp="713" pin=0"/></net>

<net id="726"><net_src comp="136" pin="0"/><net_sink comp="720" pin=0"/></net>

<net id="727"><net_src comp="138" pin="0"/><net_sink comp="720" pin=2"/></net>

<net id="728"><net_src comp="140" pin="0"/><net_sink comp="720" pin=3"/></net>

<net id="737"><net_src comp="142" pin="0"/><net_sink comp="729" pin=0"/></net>

<net id="738"><net_src comp="294" pin="6"/><net_sink comp="729" pin=1"/></net>

<net id="739"><net_src comp="309" pin="6"/><net_sink comp="729" pin=2"/></net>

<net id="740"><net_src comp="324" pin="6"/><net_sink comp="729" pin=3"/></net>

<net id="741"><net_src comp="339" pin="6"/><net_sink comp="729" pin=4"/></net>

<net id="746"><net_src comp="720" pin="4"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="729" pin="6"/><net_sink comp="742" pin=1"/></net>

<net id="752"><net_src comp="174" pin="0"/><net_sink comp="748" pin=0"/></net>

<net id="753"><net_src comp="551" pin="8"/><net_sink comp="748" pin=1"/></net>

<net id="758"><net_src comp="748" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="759"><net_src comp="533" pin="8"/><net_sink comp="754" pin=1"/></net>

<net id="764"><net_src comp="754" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="765"><net_src comp="515" pin="8"/><net_sink comp="760" pin=1"/></net>

<net id="770"><net_src comp="760" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="497" pin="8"/><net_sink comp="766" pin=1"/></net>

<net id="775"><net_src comp="766" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="780"><net_src comp="713" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="781"><net_src comp="717" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="785"><net_src comp="176" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="790"><net_src comp="571" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="795"><net_src comp="189" pin="3"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="800"><net_src comp="577" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="707" pin=2"/></net>

<net id="805"><net_src comp="583" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="810"><net_src comp="589" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="814"><net_src comp="183" pin="3"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="729" pin=5"/></net>

<net id="819"><net_src comp="595" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="823"><net_src comp="599" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="234" pin=50"/></net>

<net id="828"><net_src comp="603" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="234" pin=48"/></net>

<net id="833"><net_src comp="607" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="234" pin=46"/></net>

<net id="838"><net_src comp="611" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="234" pin=44"/></net>

<net id="843"><net_src comp="615" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="234" pin=42"/></net>

<net id="848"><net_src comp="619" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="234" pin=40"/></net>

<net id="853"><net_src comp="623" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="234" pin=38"/></net>

<net id="858"><net_src comp="627" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="234" pin=36"/></net>

<net id="863"><net_src comp="631" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="234" pin=34"/></net>

<net id="868"><net_src comp="635" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="234" pin=32"/></net>

<net id="873"><net_src comp="639" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="234" pin=30"/></net>

<net id="878"><net_src comp="643" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="234" pin=28"/></net>

<net id="883"><net_src comp="647" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="234" pin=26"/></net>

<net id="888"><net_src comp="651" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="234" pin=24"/></net>

<net id="893"><net_src comp="655" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="234" pin=22"/></net>

<net id="898"><net_src comp="659" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="234" pin=20"/></net>

<net id="903"><net_src comp="663" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="234" pin=18"/></net>

<net id="908"><net_src comp="667" pin="1"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="234" pin=16"/></net>

<net id="913"><net_src comp="671" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="234" pin=14"/></net>

<net id="918"><net_src comp="675" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="234" pin=12"/></net>

<net id="923"><net_src comp="679" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="234" pin=10"/></net>

<net id="928"><net_src comp="683" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="234" pin=8"/></net>

<net id="933"><net_src comp="687" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="234" pin=6"/></net>

<net id="938"><net_src comp="691" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="234" pin=4"/></net>

<net id="943"><net_src comp="695" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="948"><net_src comp="699" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="953"><net_src comp="703" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="234" pin=52"/></net>

<net id="958"><net_src comp="196" pin="3"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="963"><net_src comp="707" pin="3"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="968"><net_src comp="713" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="973"><net_src comp="717" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="978"><net_src comp="776" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="983"><net_src comp="742" pin="2"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="985"><net_src comp="980" pin="1"/><net_sink comp="443" pin=2"/></net>

<net id="986"><net_src comp="980" pin="1"/><net_sink comp="461" pin=4"/></net>

<net id="987"><net_src comp="980" pin="1"/><net_sink comp="479" pin=6"/></net>

<net id="988"><net_src comp="980" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="989"><net_src comp="980" pin="1"/><net_sink comp="515" pin=2"/></net>

<net id="990"><net_src comp="980" pin="1"/><net_sink comp="533" pin=4"/></net>

<net id="991"><net_src comp="980" pin="1"/><net_sink comp="551" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outidx7 | {}
	Port: kernel_data_V_2_0 | {}
	Port: kernel_data_V_2_1 | {}
	Port: kernel_data_V_2_2 | {}
	Port: kernel_data_V_2_3 | {}
	Port: kernel_data_V_2_4 | {}
	Port: kernel_data_V_2_5 | {}
	Port: kernel_data_V_2_6 | {}
	Port: kernel_data_V_2_7 | {}
	Port: kernel_data_V_2_8 | {}
	Port: kernel_data_V_2_9 | {}
	Port: kernel_data_V_2_10 | {}
	Port: kernel_data_V_2_11 | {}
	Port: kernel_data_V_2_12 | {}
	Port: kernel_data_V_2_13 | {}
	Port: kernel_data_V_2_14 | {}
	Port: kernel_data_V_2_15 | {}
	Port: kernel_data_V_2_16 | {}
	Port: kernel_data_V_2_17 | {}
	Port: kernel_data_V_2_18 | {}
	Port: kernel_data_V_2_19 | {}
	Port: kernel_data_V_2_20 | {}
	Port: kernel_data_V_2_21 | {}
	Port: kernel_data_V_2_22 | {}
	Port: kernel_data_V_2_23 | {}
	Port: kernel_data_V_2_24 | {}
	Port: kernel_data_V_2_25 | {}
	Port: kernel_data_V_2_26 | {}
	Port: w2_V | {}
 - Input state : 
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0 : outidx7 | {2 3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0 : kernel_data_V_2_0 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0 : kernel_data_V_2_1 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0 : kernel_data_V_2_2 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0 : kernel_data_V_2_3 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0 : kernel_data_V_2_4 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0 : kernel_data_V_2_5 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0 : kernel_data_V_2_6 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0 : kernel_data_V_2_7 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0 : kernel_data_V_2_8 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0 : kernel_data_V_2_9 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0 : kernel_data_V_2_10 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0 : kernel_data_V_2_11 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0 : kernel_data_V_2_12 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0 : kernel_data_V_2_13 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0 : kernel_data_V_2_14 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0 : kernel_data_V_2_15 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0 : kernel_data_V_2_16 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0 : kernel_data_V_2_17 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0 : kernel_data_V_2_18 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0 : kernel_data_V_2_19 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0 : kernel_data_V_2_20 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0 : kernel_data_V_2_21 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0 : kernel_data_V_2_22 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0 : kernel_data_V_2_23 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0 : kernel_data_V_2_24 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0 : kernel_data_V_2_25 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0 : kernel_data_V_2_26 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0 : w2_V | {2 3 }
  - Chain level:
	State 1
	State 2
		zext_ln139 : 1
		outidx7_addr : 2
		out_index : 3
		w_index : 1
		w2_V_addr : 2
		w2_V_load : 3
		in_index : 1
		icmp_ln154 : 2
		icmp_ln135 : 1
	State 3
		switch_ln55 : 1
	State 4
		sext_ln1116 : 1
		r_V : 2
	State 5
	State 6
	State 7
		tmp : 1
		acc_0_V : 2
	State 8
		br_ln0 : 1
		acc_3_V_1 : 1
		acc_2_V_1 : 1
		acc_1_V_1 : 1
		acc_0_V_1 : 1
		p_0_37_i : 1
		p_0_25_i : 1
		p_0_13_i : 1
		p_0_01_i : 1
		empty : 1
		mrv_i : 2
		mrv_1_i : 3
		mrv_2_i : 4
		mrv_3_i : 5
		return_ln166 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|    mux   |      tmp_fu_729     |    0    |    0    |   337   |
|----------|---------------------|---------|---------|---------|
|          |    w_index_fu_571   |    0    |    0    |    15   |
|    add   |   in_index_fu_577   |    0    |    0    |    39   |
|          |    acc_0_V_fu_742   |    0    |    0    |    23   |
|----------|---------------------|---------|---------|---------|
|  select  | select_ln154_fu_707 |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|   icmp   |  icmp_ln154_fu_583  |    0    |    0    |    18   |
|          |  icmp_ln135_fu_589  |    0    |    0    |    11   |
|----------|---------------------|---------|---------|---------|
|    mul   |      grp_fu_776     |    1    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   zext   |  zext_ln139_fu_565  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |  trunc_ln145_fu_595 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   sext   |  sext_ln1116_fu_713 |    0    |    0    |    0    |
|          |  sext_ln1118_fu_717 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|   trunc_ln1_fu_720  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |     mrv_i_fu_748    |    0    |    0    |    0    |
|insertvalue|    mrv_1_i_fu_754   |    0    |    0    |    0    |
|          |    mrv_2_i_fu_760   |    0    |    0    |    0    |
|          |    mrv_3_i_fu_766   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|  return  | return_ln166_fu_772 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    1    |    0    |   475   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|   UnifiedRetVal_i_i_reg_231   |   16   |
|      acc_0_V_020_reg_290      |   16   |
|       acc_0_V_1_reg_475       |   16   |
|        acc_0_V_reg_980        |   16   |
|      acc_1_V_019_reg_305      |   16   |
|       acc_1_V_1_reg_457       |   16   |
|      acc_2_V_018_reg_320      |   16   |
|       acc_2_V_1_reg_439       |   16   |
|      acc_3_V_017_reg_335      |   16   |
|       acc_3_V_1_reg_421       |   16   |
|        do_init_reg_350        |    1   |
|       icmp_ln135_reg_807      |    1   |
|       icmp_ln154_reg_802      |    1   |
|     in_index_0_i30_reg_202    |   32   |
|        in_index_reg_797       |   32   |
| kernel_data_V_2_0_load_reg_945|   16   |
|kernel_data_V_2_10_load_reg_895|   16   |
|kernel_data_V_2_11_load_reg_890|   16   |
|kernel_data_V_2_12_load_reg_885|   16   |
|kernel_data_V_2_13_load_reg_880|   16   |
|kernel_data_V_2_14_load_reg_875|   16   |
|kernel_data_V_2_15_load_reg_870|   16   |
|kernel_data_V_2_16_load_reg_865|   16   |
|kernel_data_V_2_17_load_reg_860|   16   |
|kernel_data_V_2_18_load_reg_855|   16   |
|kernel_data_V_2_19_load_reg_850|   16   |
| kernel_data_V_2_1_load_reg_940|   16   |
|kernel_data_V_2_20_load_reg_845|   16   |
|kernel_data_V_2_21_load_reg_840|   16   |
|kernel_data_V_2_22_load_reg_835|   16   |
|kernel_data_V_2_23_load_reg_830|   16   |
|kernel_data_V_2_24_load_reg_825|   16   |
|kernel_data_V_2_25_load_reg_820|   16   |
|kernel_data_V_2_26_load_reg_950|   16   |
| kernel_data_V_2_2_load_reg_935|   16   |
| kernel_data_V_2_3_load_reg_930|   16   |
| kernel_data_V_2_4_load_reg_925|   16   |
| kernel_data_V_2_5_load_reg_920|   16   |
| kernel_data_V_2_6_load_reg_915|   16   |
| kernel_data_V_2_7_load_reg_910|   16   |
| kernel_data_V_2_8_load_reg_905|   16   |
| kernel_data_V_2_9_load_reg_900|   16   |
|       out_index_reg_811       |    2   |
|      outidx7_addr_reg_782     |    7   |
|        p_0_01_i_reg_547       |   16   |
|        p_0_13_i_reg_529       |   16   |
|        p_0_25_i_reg_511       |   16   |
|        p_0_37_i_reg_493       |   16   |
|          r_V_reg_975          |   26   |
| res_0_V_write_assign28_reg_365|   16   |
| res_1_V_write_assign26_reg_379|   16   |
| res_2_V_write_assign24_reg_393|   16   |
| res_3_V_write_assign22_reg_407|   16   |
|      select_ln154_reg_960     |   32   |
|      sext_ln1116_reg_965      |   26   |
|      sext_ln1118_reg_970      |   26   |
|      trunc_ln145_reg_816      |    5   |
|       w2_V_addr_reg_792       |    7   |
|       w2_V_load_reg_955       |   10   |
|       w_index29_reg_217       |    7   |
|        w_index_reg_787        |    7   |
+-------------------------------+--------+
|             Total             |   942  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_183   |  p0  |   2  |   7  |   14   ||    9    |
|    grp_access_fu_196   |  p0  |   2  |   7  |   14   ||    9    |
| in_index_0_i30_reg_202 |  p0  |   2  |  32  |   64   ||    9    |
|   acc_0_V_020_reg_290  |  p0  |   2  |  16  |   32   ||    9    |
|   acc_1_V_019_reg_305  |  p0  |   2  |  16  |   32   ||    9    |
|   acc_2_V_018_reg_320  |  p0  |   2  |  16  |   32   ||    9    |
|   acc_3_V_017_reg_335  |  p0  |   2  |  16  |   32   ||    9    |
|       grp_fu_776       |  p0  |   2  |  16  |   32   ||    9    |
|       grp_fu_776       |  p1  |   2  |  10  |   20   ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   272  ||  15.921 ||    81   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   475  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    -   |   81   |
|  Register |    -   |    -   |   942  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   15   |   942  |   556  |
+-----------+--------+--------+--------+--------+
