# âš™ï¸ RISC-V SoC Tapeout Program â€“ VSD  
## ğŸ”­ Combinational & Sequential Optimizations  
### ğŸ’¡ <ins>Logic Circuits</ins>  
### Combinational Circuits  
- Time-independent circuits â€” outputs depend **only on current inputs**.  
- No memory â€” do not depend on previous input values.  

### Sequential Circuits  
- Time-dependent â€” outputs depend on **both present and past inputs**.  
- Require **clock cycles** since they have memory elements.  



## ğŸ§  Introduction to Logic Optimizations  
Logic optimization is crucial to:  
-  Reduce total logic area  
-  Lower power consumption  
-  Improve overall circuit performance  



## âš¡ Combinational Logic Optimization  

### Why Optimize Combinational Logic?  
- Squeezing the logic (removing redundancies) results in a more efficient design, saving **area and power**.  

### ğŸ§® Types of Combinational Optimizations  
-  **Constant Propagation**  
-  **Boolean Logic Optimization**  
  - Karnaugh Map (K-map)  
  - Quine-McCluskey Method  



### ğŸ”¢ Constant Propagation  
Inputs that do not influence the output are ignored or replaced to simplify the logic, saving area and power.  

#### ğŸ§  Example  
Given the logic function:  

`Y = ((AB) + C)'`

If `A = 0`:  
`Y = ((0) + C)' = C'`

ğŸ‘‰ Here, **A can be removed** since it does not affect the output.  

---

### ğŸ”£ Boolean Logic Optimization  

Simplify complex Boolean expressions using the laws of Boolean algebra.  

#### Example  

**Given:**  

**Stepwise Simplification:**  
y = a'c' + a(bc + b'ca)
  = a'c' + abc + ab'c
  = a'c' + ac(b + b')
  = a'c' + ac
  = a âŠ• c



**Final Simplified Result:**  
`y = a âŠ• c`


---

## ğŸ•’ Sequential Logic Optimization  

### âš™ï¸ Types of Sequential Optimizations  

#### ğŸ”¸ Basic Technique  
- **Sequential Constant Propagation**  

#### ğŸ”¹ Advanced Techniques  
- **State Optimization**  
- **Retiming**  
- **Sequential Logic Cloning (Floorplan-aware synthesis)**  



### ğŸ§  Sequential Constant Propagation  
Like combinational logic, redundant or constant signals within sequential logic can simplify **state machines** or **latches**.  



### ğŸ§© State Optimization  
- Minimizes the number of states in **Finite State Machines (FSMs)**.  
- Removes **unreachable** or **equivalent states** to improve efficiency.  



### â±ï¸ Retiming  
- Restructures the placement of **registers (flip-flops)** across logic without changing functionality.  
- Used to **meet timing** or **area constraints**.  


### ğŸ§¬ Sequential Logic Cloning  
- Duplicates logic based on **floorplanning** to improve **locality** and **reduce routing delays**.  
- Typically performed during **physical layout planning**.  

