$date
	Wed Sep  7 11:19:15 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module exercise1_tb $end
$var wire 1 ! f $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$var reg 1 & e $end
$scope module ex1 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 & e $end
$var wire 1 ! f $end
$var wire 1 ' g $end
$var wire 1 ( gCompli $end
$var wire 1 ) h $end
$var wire 1 * t1 $end
$var wire 1 + t2 $end
$var wire 1 , t3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
0+
0*
1)
1(
0'
0&
0%
0$
0#
0"
0!
$end
#20
1!
0(
1*
1'
1&
#40
1,
1!
1(
0*
0'
0&
1%
#60
0!
0,
0(
1'
1&
#80
1(
0'
0&
0%
1$
#100
0(
1'
1&
#120
1(
0!
0'
0+
0&
1%
#140
1!
0(
1+
1'
1&
#160
1(
0!
0'
0+
0&
0%
0$
1#
#180
1!
0(
1*
1'
1&
#200
1,
1!
1(
0*
0'
0&
1%
#220
0!
0,
0(
1'
1&
#240
1(
0'
0&
0%
1$
#260
0(
1'
1&
#280
1(
0!
0'
0+
0&
1%
#300
1!
0(
1+
1'
1&
#320
1(
0!
0'
0+
0)
0&
0%
0$
0#
1"
#340
1&
#360
1!
1,
0&
1%
#380
1&
#400
0!
0,
0&
0%
1$
#420
1&
#440
0&
1%
#460
1&
#480
1)
0&
0%
0$
1#
#500
1!
0(
1*
1'
1&
#520
1,
1!
1(
0*
0'
0&
1%
#540
0!
0,
0(
1'
1&
#560
1(
0'
0&
0%
1$
#580
0(
1'
1&
#600
1(
0!
0'
0+
0&
1%
#620
1!
0(
1+
1'
1&
#640
