{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1597776318866 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1597776318868 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 19 03:45:18 2020 " "Processing started: Wed Aug 19 03:45:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1597776318868 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597776318868 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off q6_a -c q6_a " "Command: quartus_map --read_settings_files=on --write_settings_files=off q6_a -c q6_a" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597776318868 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1597776319261 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1597776319261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q6_a.bdf 1 1 " "Found 1 design units, including 1 entities, in source file q6_a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 q6_a " "Found entity 1: q6_a" {  } { { "q6_a.bdf" "" { Schematic "/home2/y2018/y1810678/.ced_centos/workspace/MICS実験第一/J1/q6_a/q6_a.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597776328603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597776328603 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "q6_a " "Elaborating entity \"q6_a\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1597776328724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74163 74163:inst5 " "Elaborating entity \"74163\" for hierarchy \"74163:inst5\"" {  } { { "q6_a.bdf" "inst5" { Schematic "/home2/y2018/y1810678/.ced_centos/workspace/MICS実験第一/J1/q6_a/q6_a.bdf" { { 72 768 888 256 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597776328734 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74163:inst5 " "Elaborated megafunction instantiation \"74163:inst5\"" {  } { { "q6_a.bdf" "" { Schematic "/home2/y2018/y1810678/.ced_centos/workspace/MICS実験第一/J1/q6_a/q6_a.bdf" { { 72 768 888 256 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597776328737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74163 74163:inst5\|f74163:sub " "Elaborating entity \"f74163\" for hierarchy \"74163:inst5\|f74163:sub\"" {  } { { "74163.tdf" "sub" { Text "/opt/intelFPGA_lite/17.1/quartus/libraries/others/maxplus2/74163.tdf" 33 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597776328741 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74163:inst5\|f74163:sub 74163:inst5 " "Elaborated megafunction instantiation \"74163:inst5\|f74163:sub\", which is child of megafunction instantiation \"74163:inst5\"" {  } { { "74163.tdf" "" { Text "/opt/intelFPGA_lite/17.1/quartus/libraries/others/maxplus2/74163.tdf" 33 3 0 } } { "q6_a.bdf" "" { Schematic "/home2/y2018/y1810678/.ced_centos/workspace/MICS実験第一/J1/q6_a/q6_a.bdf" { { 72 768 888 256 "inst5" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597776328743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74163 74163:inst8 " "Elaborating entity \"74163\" for hierarchy \"74163:inst8\"" {  } { { "q6_a.bdf" "inst8" { Schematic "/home2/y2018/y1810678/.ced_centos/workspace/MICS実験第一/J1/q6_a/q6_a.bdf" { { 464 416 536 648 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597776328745 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74163:inst8 " "Elaborated megafunction instantiation \"74163:inst8\"" {  } { { "q6_a.bdf" "" { Schematic "/home2/y2018/y1810678/.ced_centos/workspace/MICS実験第一/J1/q6_a/q6_a.bdf" { { 464 416 536 648 "inst8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597776328747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74163 74163:inst7 " "Elaborating entity \"74163\" for hierarchy \"74163:inst7\"" {  } { { "q6_a.bdf" "inst7" { Schematic "/home2/y2018/y1810678/.ced_centos/workspace/MICS実験第一/J1/q6_a/q6_a.bdf" { { 464 584 704 648 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597776328748 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74163:inst7 " "Elaborated megafunction instantiation \"74163:inst7\"" {  } { { "q6_a.bdf" "" { Schematic "/home2/y2018/y1810678/.ced_centos/workspace/MICS実験第一/J1/q6_a/q6_a.bdf" { { 464 584 704 648 "inst7" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597776328750 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "8 " "Ignored 8 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY" "8 " "Ignored 8 CARRY buffer(s)" {  } {  } 0 13015 "Ignored %1!d! CARRY buffer(s)" 0 0 "Design Software" 0 -1 1597776328882 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1597776328882 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1597776329042 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1597776329310 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597776329310 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25 " "Implemented 25 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1597776329399 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1597776329399 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17 " "Implemented 17 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1597776329399 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1597776329399 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1087 " "Peak virtual memory: 1087 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1597776329420 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 19 03:45:29 2020 " "Processing ended: Wed Aug 19 03:45:29 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1597776329420 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1597776329420 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1597776329420 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1597776329420 ""}
