// Copyright lowRISC contributors (OpenTitan project).
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0
//
// xbar_cover.cfg generated by `tlgen.py` tool

+tree tb.dut
-module pins_if     // DV construct.
-module clk_rst_if  // DV construct.

-assert legalAOpcodeErr_A
-assert sizeGTEMaskErr_A
-assert sizeMatchesMaskErr_A
-assert addrSizeAlignedErr_A

// due to VCS issue (fixed at VCS/2020.12), can't move this part into begin...end (tgl) or after.
-node tb.dut tl_*.a_param
-node tb.dut tl_*.d_param
-node tb.dut tl_*.d_opcode[2:1]

-moduletree prim_cdc_rand_delay  // exclude DV construct.

// [UNR] these device address bits are always 0
-node tb.dut tl_rv_dm__regs_o.a_address[20:4]
-node tb.dut tl_rv_dm__regs_o.a_address[23:22]
-node tb.dut tl_rv_dm__regs_o.a_address[28:25]
-node tb.dut tl_rv_dm__regs_o.a_address[31:30]
-node tb.dut tl_rv_dm__mem_o.a_address[17:12]
-node tb.dut tl_rv_dm__mem_o.a_address[31:19]
-node tb.dut tl_rom_ctrl0__rom_o.a_address[31:16]
-node tb.dut tl_rom_ctrl0__regs_o.a_address[16:7]
-node tb.dut tl_rom_ctrl0__regs_o.a_address[23:21]
-node tb.dut tl_rom_ctrl0__regs_o.a_address[28:25]
-node tb.dut tl_rom_ctrl0__regs_o.a_address[31:30]
-node tb.dut tl_rom_ctrl1__rom_o.a_address[16:16]
-node tb.dut tl_rom_ctrl1__rom_o.a_address[31:18]
-node tb.dut tl_rom_ctrl1__regs_o.a_address[11:7]
-node tb.dut tl_rom_ctrl1__regs_o.a_address[16:13]
-node tb.dut tl_rom_ctrl1__regs_o.a_address[23:21]
-node tb.dut tl_rom_ctrl1__regs_o.a_address[28:25]
-node tb.dut tl_rom_ctrl1__regs_o.a_address[31:30]
-node tb.dut tl_peri_o.a_address[27:23]
-node tb.dut tl_peri_o.a_address[31:30]
-node tb.dut tl_soc_proxy__core_o.a_address[15:4]
-node tb.dut tl_soc_proxy__core_o.a_address[24:18]
-node tb.dut tl_soc_proxy__core_o.a_address[28:26]
-node tb.dut tl_soc_proxy__core_o.a_address[31:30]
-node tb.dut tl_soc_proxy__ctn_o.a_address[31:31]
-node tb.dut tl_hmac_o.a_address[15:13]
-node tb.dut tl_hmac_o.a_address[19:17]
-node tb.dut tl_hmac_o.a_address[23:21]
-node tb.dut tl_hmac_o.a_address[28:25]
-node tb.dut tl_hmac_o.a_address[31:30]
-node tb.dut tl_kmac_o.a_address[16:12]
-node tb.dut tl_kmac_o.a_address[19:18]
-node tb.dut tl_kmac_o.a_address[23:21]
-node tb.dut tl_kmac_o.a_address[28:25]
-node tb.dut tl_kmac_o.a_address[31:30]
-node tb.dut tl_aes_o.a_address[19:8]
-node tb.dut tl_aes_o.a_address[23:21]
-node tb.dut tl_aes_o.a_address[28:25]
-node tb.dut tl_aes_o.a_address[31:30]
-node tb.dut tl_csrng_o.a_address[15:7]
-node tb.dut tl_csrng_o.a_address[17:17]
-node tb.dut tl_csrng_o.a_address[19:19]
-node tb.dut tl_csrng_o.a_address[23:21]
-node tb.dut tl_csrng_o.a_address[28:25]
-node tb.dut tl_csrng_o.a_address[31:30]
-node tb.dut tl_edn0_o.a_address[15:7]
-node tb.dut tl_edn0_o.a_address[19:19]
-node tb.dut tl_edn0_o.a_address[23:21]
-node tb.dut tl_edn0_o.a_address[28:25]
-node tb.dut tl_edn0_o.a_address[31:30]
-node tb.dut tl_edn1_o.a_address[18:7]
-node tb.dut tl_edn1_o.a_address[23:21]
-node tb.dut tl_edn1_o.a_address[28:25]
-node tb.dut tl_edn1_o.a_address[31:30]
-node tb.dut tl_rv_plic_o.a_address[28:28]
-node tb.dut tl_rv_plic_o.a_address[31:30]
-node tb.dut tl_otbn_o.a_address[19:18]
-node tb.dut tl_otbn_o.a_address[23:21]
-node tb.dut tl_otbn_o.a_address[28:25]
-node tb.dut tl_otbn_o.a_address[31:30]
-node tb.dut tl_keymgr_dpe_o.a_address[17:8]
-node tb.dut tl_keymgr_dpe_o.a_address[19:19]
-node tb.dut tl_keymgr_dpe_o.a_address[23:21]
-node tb.dut tl_keymgr_dpe_o.a_address[28:25]
-node tb.dut tl_keymgr_dpe_o.a_address[31:30]
-node tb.dut tl_rv_core_ibex__cfg_o.a_address[15:8]
-node tb.dut tl_rv_core_ibex__cfg_o.a_address[23:21]
-node tb.dut tl_rv_core_ibex__cfg_o.a_address[28:25]
-node tb.dut tl_rv_core_ibex__cfg_o.a_address[31:30]
-node tb.dut tl_sram_ctrl_main__regs_o.a_address[17:6]
-node tb.dut tl_sram_ctrl_main__regs_o.a_address[23:21]
-node tb.dut tl_sram_ctrl_main__regs_o.a_address[28:25]
-node tb.dut tl_sram_ctrl_main__regs_o.a_address[31:30]
-node tb.dut tl_sram_ctrl_main__ram_o.a_address[27:16]
-node tb.dut tl_sram_ctrl_main__ram_o.a_address[31:29]
-node tb.dut tl_sram_ctrl_mbox__regs_o.a_address[15:6]
-node tb.dut tl_sram_ctrl_mbox__regs_o.a_address[17:17]
-node tb.dut tl_sram_ctrl_mbox__regs_o.a_address[23:21]
-node tb.dut tl_sram_ctrl_mbox__regs_o.a_address[28:25]
-node tb.dut tl_sram_ctrl_mbox__regs_o.a_address[31:30]
-node tb.dut tl_sram_ctrl_mbox__ram_o.a_address[23:12]
-node tb.dut tl_sram_ctrl_mbox__ram_o.a_address[27:25]
-node tb.dut tl_sram_ctrl_mbox__ram_o.a_address[31:29]
-node tb.dut tl_dma_o.a_address[15:9]
-node tb.dut tl_dma_o.a_address[24:17]
-node tb.dut tl_dma_o.a_address[28:26]
-node tb.dut tl_dma_o.a_address[31:30]
-node tb.dut tl_mbx0__core_o.a_address[24:7]
-node tb.dut tl_mbx0__core_o.a_address[28:26]
-node tb.dut tl_mbx0__core_o.a_address[31:30]
-node tb.dut tl_mbx1__core_o.a_address[7:7]
-node tb.dut tl_mbx1__core_o.a_address[24:9]
-node tb.dut tl_mbx1__core_o.a_address[28:26]
-node tb.dut tl_mbx1__core_o.a_address[31:30]
-node tb.dut tl_mbx2__core_o.a_address[8:7]
-node tb.dut tl_mbx2__core_o.a_address[24:10]
-node tb.dut tl_mbx2__core_o.a_address[28:26]
-node tb.dut tl_mbx2__core_o.a_address[31:30]
-node tb.dut tl_mbx3__core_o.a_address[7:7]
-node tb.dut tl_mbx3__core_o.a_address[24:10]
-node tb.dut tl_mbx3__core_o.a_address[28:26]
-node tb.dut tl_mbx3__core_o.a_address[31:30]
-node tb.dut tl_mbx4__core_o.a_address[9:7]
-node tb.dut tl_mbx4__core_o.a_address[24:11]
-node tb.dut tl_mbx4__core_o.a_address[28:26]
-node tb.dut tl_mbx4__core_o.a_address[31:30]
-node tb.dut tl_mbx5__core_o.a_address[7:7]
-node tb.dut tl_mbx5__core_o.a_address[9:9]
-node tb.dut tl_mbx5__core_o.a_address[24:11]
-node tb.dut tl_mbx5__core_o.a_address[28:26]
-node tb.dut tl_mbx5__core_o.a_address[31:30]
-node tb.dut tl_mbx6__core_o.a_address[8:7]
-node tb.dut tl_mbx6__core_o.a_address[24:11]
-node tb.dut tl_mbx6__core_o.a_address[28:26]
-node tb.dut tl_mbx6__core_o.a_address[31:30]
-node tb.dut tl_mbx_jtag__core_o.a_address[10:7]
-node tb.dut tl_mbx_jtag__core_o.a_address[24:12]
-node tb.dut tl_mbx_jtag__core_o.a_address[28:26]
-node tb.dut tl_mbx_jtag__core_o.a_address[31:30]
-node tb.dut tl_mbx_pcie0__core_o.a_address[17:7]
-node tb.dut tl_mbx_pcie0__core_o.a_address[24:19]
-node tb.dut tl_mbx_pcie0__core_o.a_address[28:26]
-node tb.dut tl_mbx_pcie0__core_o.a_address[31:30]
-node tb.dut tl_mbx_pcie1__core_o.a_address[7:7]
-node tb.dut tl_mbx_pcie1__core_o.a_address[17:9]
-node tb.dut tl_mbx_pcie1__core_o.a_address[24:19]
-node tb.dut tl_mbx_pcie1__core_o.a_address[28:26]
-node tb.dut tl_mbx_pcie1__core_o.a_address[31:30]

-node tb.dut tl_*.a_source[7:4]
-node tb.dut tl_*.d_source[7:4]
begin tgl
  -tree tb
  +tree tb.dut 1
  -node tb.dut.scanmode_i
end
