
StateMashineButton.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004448  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000024c  080045e8  080045e8  000055e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004834  08004834  00006074  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004834  08004834  00005834  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800483c  0800483c  00006074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800483c  0800483c  0000583c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004840  08004840  00005840  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000074  20000000  08004844  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006b4  20000074  080048b8  00006074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000728  080048b8  00006728  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000dc1d  00000000  00000000  000060a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000025d3  00000000  00000000  00013cc1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cc8  00000000  00000000  00016298  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009da  00000000  00000000  00016f60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017b8d  00000000  00000000  0001793a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011c09  00000000  00000000  0002f4c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008f22b  00000000  00000000  000410d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d02fb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003868  00000000  00000000  000d0340  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  000d3ba8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000074 	.word	0x20000074
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080045d0 	.word	0x080045d0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000078 	.word	0x20000078
 80001dc:	080045d0 	.word	0x080045d0

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <ButtonInit>:
#include "Button.h"

//Init function
void ButtonInit(Button_t* Button, GPIO_TypeDef* GpioPort, uint16_t GpioPin, uint32_t TimerDebounce,
		uint32_t TimerLongPress, uint32_t TimerRepeat)
{
 80005ac:	b480      	push	{r7}
 80005ae:	b085      	sub	sp, #20
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	60f8      	str	r0, [r7, #12]
 80005b4:	60b9      	str	r1, [r7, #8]
 80005b6:	603b      	str	r3, [r7, #0]
 80005b8:	4613      	mov	r3, r2
 80005ba:	80fb      	strh	r3, [r7, #6]
	Button->State = IDLE;
 80005bc:	68fb      	ldr	r3, [r7, #12]
 80005be:	2200      	movs	r2, #0
 80005c0:	701a      	strb	r2, [r3, #0]
	Button->GpioPort = GpioPort;
 80005c2:	68fb      	ldr	r3, [r7, #12]
 80005c4:	68ba      	ldr	r2, [r7, #8]
 80005c6:	605a      	str	r2, [r3, #4]
	Button->GpioPin  = GpioPin;
 80005c8:	68fb      	ldr	r3, [r7, #12]
 80005ca:	88fa      	ldrh	r2, [r7, #6]
 80005cc:	811a      	strh	r2, [r3, #8]
	Button->TimerDebounce = TimerDebounce;
 80005ce:	68fb      	ldr	r3, [r7, #12]
 80005d0:	683a      	ldr	r2, [r7, #0]
 80005d2:	60da      	str	r2, [r3, #12]
	Button->TimerLongPress = TimerLongPress;
 80005d4:	68fb      	ldr	r3, [r7, #12]
 80005d6:	69ba      	ldr	r2, [r7, #24]
 80005d8:	611a      	str	r2, [r3, #16]
	Button->TimerRepeat = TimerRepeat;
 80005da:	68fb      	ldr	r3, [r7, #12]
 80005dc:	69fa      	ldr	r2, [r7, #28]
 80005de:	615a      	str	r2, [r3, #20]

}
 80005e0:	bf00      	nop
 80005e2:	3714      	adds	r7, #20
 80005e4:	46bd      	mov	sp, r7
 80005e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ea:	4770      	bx	lr

080005ec <ButtonRegisterPressCallback>:
{
	Button->TimerRepeat = Milliseconds;
}
//Register callbacks
void ButtonRegisterPressCallback(Button_t *Button, void *Callback)
{
 80005ec:	b480      	push	{r7}
 80005ee:	b083      	sub	sp, #12
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
 80005f4:	6039      	str	r1, [r7, #0]
	Button->ButtonPressed = Callback;
 80005f6:	683a      	ldr	r2, [r7, #0]
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	61da      	str	r2, [r3, #28]
}
 80005fc:	bf00      	nop
 80005fe:	370c      	adds	r7, #12
 8000600:	46bd      	mov	sp, r7
 8000602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000606:	4770      	bx	lr

08000608 <ButtonRegisterLongPressCallback>:
void ButtonRegisterLongPressCallback(Button_t *Button, void *Callback)
{
 8000608:	b480      	push	{r7}
 800060a:	b083      	sub	sp, #12
 800060c:	af00      	add	r7, sp, #0
 800060e:	6078      	str	r0, [r7, #4]
 8000610:	6039      	str	r1, [r7, #0]
	Button->ButtonLongPressed = Callback;
 8000612:	683a      	ldr	r2, [r7, #0]
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	621a      	str	r2, [r3, #32]
}
 8000618:	bf00      	nop
 800061a:	370c      	adds	r7, #12
 800061c:	46bd      	mov	sp, r7
 800061e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000622:	4770      	bx	lr

08000624 <ButtonRegisterRepeatCallback>:
void ButtonRegisterRepeatCallback(Button_t *Button, void *Callback)
{
 8000624:	b480      	push	{r7}
 8000626:	b083      	sub	sp, #12
 8000628:	af00      	add	r7, sp, #0
 800062a:	6078      	str	r0, [r7, #4]
 800062c:	6039      	str	r1, [r7, #0]
	Button->ButtonRepeat = Callback;
 800062e:	683a      	ldr	r2, [r7, #0]
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8000634:	bf00      	nop
 8000636:	370c      	adds	r7, #12
 8000638:	46bd      	mov	sp, r7
 800063a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800063e:	4770      	bx	lr

08000640 <ButtonRegisterGoToIdleCallback>:
void ButtonRegisterGoToIdleCallback(Button_t *Button, void *Callback)
{
 8000640:	b480      	push	{r7}
 8000642:	b083      	sub	sp, #12
 8000644:	af00      	add	r7, sp, #0
 8000646:	6078      	str	r0, [r7, #4]
 8000648:	6039      	str	r1, [r7, #0]
	Button->ButtonReturnToIdle = Callback;
 800064a:	683a      	ldr	r2, [r7, #0]
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000650:	bf00      	nop
 8000652:	370c      	adds	r7, #12
 8000654:	46bd      	mov	sp, r7
 8000656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065a:	4770      	bx	lr

0800065c <ButtonIdleRoutine>:

//States of state machine
void ButtonIdleRoutine(Button_t *Button)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b082      	sub	sp, #8
 8000660:	af00      	add	r7, sp, #0
 8000662:	6078      	str	r0, [r7, #4]
	//check if button was pressed
	if (GPIO_PIN_RESET == HAL_GPIO_ReadPin(Button->GpioPort, Button->GpioPin))
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	685a      	ldr	r2, [r3, #4]
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	891b      	ldrh	r3, [r3, #8]
 800066c:	4619      	mov	r1, r3
 800066e:	4610      	mov	r0, r2
 8000670:	f001 fcc4 	bl	8001ffc <HAL_GPIO_ReadPin>
 8000674:	4603      	mov	r3, r0
 8000676:	2b00      	cmp	r3, #0
 8000678:	d107      	bne.n	800068a <ButtonIdleRoutine+0x2e>
	{
		Button->State = DEBOUNCE;
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	2201      	movs	r2, #1
 800067e:	701a      	strb	r2, [r3, #0]
		Button->LastTick = HAL_GetTick();
 8000680:	f001 fa46 	bl	8001b10 <HAL_GetTick>
 8000684:	4602      	mov	r2, r0
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	619a      	str	r2, [r3, #24]
	}
}
 800068a:	bf00      	nop
 800068c:	3708      	adds	r7, #8
 800068e:	46bd      	mov	sp, r7
 8000690:	bd80      	pop	{r7, pc}

08000692 <ButtonDebounceRoutine>:

void ButtonDebounceRoutine(Button_t *Button)
{
 8000692:	b580      	push	{r7, lr}
 8000694:	b082      	sub	sp, #8
 8000696:	af00      	add	r7, sp, #0
 8000698:	6078      	str	r0, [r7, #4]
	if(HAL_GetTick() - Button->LastTick >= Button->TimerDebounce)
 800069a:	f001 fa39 	bl	8001b10 <HAL_GetTick>
 800069e:	4602      	mov	r2, r0
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	699b      	ldr	r3, [r3, #24]
 80006a4:	1ad2      	subs	r2, r2, r3
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	68db      	ldr	r3, [r3, #12]
 80006aa:	429a      	cmp	r2, r3
 80006ac:	d31d      	bcc.n	80006ea <ButtonDebounceRoutine+0x58>
	{
		if (GPIO_PIN_RESET == HAL_GPIO_ReadPin(Button->GpioPort, Button->GpioPin))	//when button is pressed
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	685a      	ldr	r2, [r3, #4]
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	891b      	ldrh	r3, [r3, #8]
 80006b6:	4619      	mov	r1, r3
 80006b8:	4610      	mov	r0, r2
 80006ba:	f001 fc9f 	bl	8001ffc <HAL_GPIO_ReadPin>
 80006be:	4603      	mov	r3, r0
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	d10f      	bne.n	80006e4 <ButtonDebounceRoutine+0x52>
		{
			Button->LastTick = HAL_GetTick();
 80006c4:	f001 fa24 	bl	8001b10 <HAL_GetTick>
 80006c8:	4602      	mov	r2, r0
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	619a      	str	r2, [r3, #24]
			Button->State = PRESSED;
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	2202      	movs	r2, #2
 80006d2:	701a      	strb	r2, [r3, #0]
			if(Button->ButtonPressed != NULL)
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	69db      	ldr	r3, [r3, #28]
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d006      	beq.n	80006ea <ButtonDebounceRoutine+0x58>
			{
				Button->ButtonPressed();
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	69db      	ldr	r3, [r3, #28]
 80006e0:	4798      	blx	r3
		else
		{
			Button->State = IDLE;
		}
	}
}
 80006e2:	e002      	b.n	80006ea <ButtonDebounceRoutine+0x58>
			Button->State = IDLE;
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	2200      	movs	r2, #0
 80006e8:	701a      	strb	r2, [r3, #0]
}
 80006ea:	bf00      	nop
 80006ec:	3708      	adds	r7, #8
 80006ee:	46bd      	mov	sp, r7
 80006f0:	bd80      	pop	{r7, pc}

080006f2 <ButtonPressedRoutine>:

void ButtonPressedRoutine(Button_t *Button)
{
 80006f2:	b580      	push	{r7, lr}
 80006f4:	b082      	sub	sp, #8
 80006f6:	af00      	add	r7, sp, #0
 80006f8:	6078      	str	r0, [r7, #4]
	if(HAL_GetTick() - Button->LastTick >= Button->TimerLongPress)
 80006fa:	f001 fa09 	bl	8001b10 <HAL_GetTick>
 80006fe:	4602      	mov	r2, r0
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	699b      	ldr	r3, [r3, #24]
 8000704:	1ad2      	subs	r2, r2, r3
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	691b      	ldr	r3, [r3, #16]
 800070a:	429a      	cmp	r2, r3
 800070c:	d30f      	bcc.n	800072e <ButtonPressedRoutine+0x3c>
	{
		Button->State = LONG_PRESSED;
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	2203      	movs	r2, #3
 8000712:	701a      	strb	r2, [r3, #0]
		Button->LastTick = HAL_GetTick();
 8000714:	f001 f9fc 	bl	8001b10 <HAL_GetTick>
 8000718:	4602      	mov	r2, r0
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	619a      	str	r2, [r3, #24]
		if(Button->ButtonLongPressed != NULL)
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	6a1b      	ldr	r3, [r3, #32]
 8000722:	2b00      	cmp	r3, #0
 8000724:	d014      	beq.n	8000750 <ButtonPressedRoutine+0x5e>
		{
			Button->ButtonLongPressed();
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	6a1b      	ldr	r3, [r3, #32]
 800072a:	4798      	blx	r3
		Button->State = IDLE;
		{
			Button->ButtonReturnToIdle();
		}
	}
}
 800072c:	e010      	b.n	8000750 <ButtonPressedRoutine+0x5e>
	else if(GPIO_PIN_SET == HAL_GPIO_ReadPin(Button->GpioPort, Button->GpioPin))	//if button is released
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	685a      	ldr	r2, [r3, #4]
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	891b      	ldrh	r3, [r3, #8]
 8000736:	4619      	mov	r1, r3
 8000738:	4610      	mov	r0, r2
 800073a:	f001 fc5f 	bl	8001ffc <HAL_GPIO_ReadPin>
 800073e:	4603      	mov	r3, r0
 8000740:	2b01      	cmp	r3, #1
 8000742:	d105      	bne.n	8000750 <ButtonPressedRoutine+0x5e>
		Button->State = IDLE;
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	2200      	movs	r2, #0
 8000748:	701a      	strb	r2, [r3, #0]
			Button->ButtonReturnToIdle();
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800074e:	4798      	blx	r3
}
 8000750:	bf00      	nop
 8000752:	3708      	adds	r7, #8
 8000754:	46bd      	mov	sp, r7
 8000756:	bd80      	pop	{r7, pc}

08000758 <ButtonLongPressedRoutine>:

void ButtonLongPressedRoutine (Button_t *Button)
{
 8000758:	b580      	push	{r7, lr}
 800075a:	b082      	sub	sp, #8
 800075c:	af00      	add	r7, sp, #0
 800075e:	6078      	str	r0, [r7, #4]
	if (GPIO_PIN_SET == HAL_GPIO_ReadPin(Button->GpioPort, Button->GpioPin))
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	685a      	ldr	r2, [r3, #4]
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	891b      	ldrh	r3, [r3, #8]
 8000768:	4619      	mov	r1, r3
 800076a:	4610      	mov	r0, r2
 800076c:	f001 fc46 	bl	8001ffc <HAL_GPIO_ReadPin>
 8000770:	4603      	mov	r3, r0
 8000772:	2b01      	cmp	r3, #1
 8000774:	d10a      	bne.n	800078c <ButtonLongPressedRoutine+0x34>
	{
		Button->State = IDLE;
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	2200      	movs	r2, #0
 800077a:	701a      	strb	r2, [r3, #0]
		if(Button->ButtonReturnToIdle != NULL)
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000780:	2b00      	cmp	r3, #0
 8000782:	d01c      	beq.n	80007be <ButtonLongPressedRoutine+0x66>
		{
			Button->ButtonReturnToIdle();
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000788:	4798      	blx	r3
			{
				Button->ButtonRepeat();
			}
		}
	}
}
 800078a:	e018      	b.n	80007be <ButtonLongPressedRoutine+0x66>
		if(HAL_GetTick() - Button->LastTick >= Button-> TimerRepeat)
 800078c:	f001 f9c0 	bl	8001b10 <HAL_GetTick>
 8000790:	4602      	mov	r2, r0
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	699b      	ldr	r3, [r3, #24]
 8000796:	1ad2      	subs	r2, r2, r3
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	695b      	ldr	r3, [r3, #20]
 800079c:	429a      	cmp	r2, r3
 800079e:	d30e      	bcc.n	80007be <ButtonLongPressedRoutine+0x66>
			Button->LastTick = HAL_GetTick();
 80007a0:	f001 f9b6 	bl	8001b10 <HAL_GetTick>
 80007a4:	4602      	mov	r2, r0
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	619a      	str	r2, [r3, #24]
			Button->State = REPEAT;
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	2204      	movs	r2, #4
 80007ae:	701a      	strb	r2, [r3, #0]
			if(Button->ButtonRepeat != NULL)
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d002      	beq.n	80007be <ButtonLongPressedRoutine+0x66>
				Button->ButtonRepeat();
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80007bc:	4798      	blx	r3
}
 80007be:	bf00      	nop
 80007c0:	3708      	adds	r7, #8
 80007c2:	46bd      	mov	sp, r7
 80007c4:	bd80      	pop	{r7, pc}

080007c6 <ButtonRepeatRoutine>:
void ButtonRepeatRoutine(Button_t *Button)
{
 80007c6:	b580      	push	{r7, lr}
 80007c8:	b082      	sub	sp, #8
 80007ca:	af00      	add	r7, sp, #0
 80007cc:	6078      	str	r0, [r7, #4]
	if (GPIO_PIN_SET == HAL_GPIO_ReadPin(Button->GpioPort, Button->GpioPin))
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	685a      	ldr	r2, [r3, #4]
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	891b      	ldrh	r3, [r3, #8]
 80007d6:	4619      	mov	r1, r3
 80007d8:	4610      	mov	r0, r2
 80007da:	f001 fc0f 	bl	8001ffc <HAL_GPIO_ReadPin>
 80007de:	4603      	mov	r3, r0
 80007e0:	2b01      	cmp	r3, #1
 80007e2:	d10a      	bne.n	80007fa <ButtonRepeatRoutine+0x34>
	{
		Button->State = IDLE;
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	2200      	movs	r2, #0
 80007e8:	701a      	strb	r2, [r3, #0]
		if(Button->ButtonReturnToIdle != NULL)
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d019      	beq.n	8000826 <ButtonRepeatRoutine+0x60>
		{
			Button->ButtonReturnToIdle();
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80007f6:	4798      	blx	r3
			{
				Button->ButtonRepeat();
			}
		}
	}
}
 80007f8:	e015      	b.n	8000826 <ButtonRepeatRoutine+0x60>
		if(HAL_GetTick() - Button->LastTick >= Button->TimerRepeat)
 80007fa:	f001 f989 	bl	8001b10 <HAL_GetTick>
 80007fe:	4602      	mov	r2, r0
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	699b      	ldr	r3, [r3, #24]
 8000804:	1ad2      	subs	r2, r2, r3
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	695b      	ldr	r3, [r3, #20]
 800080a:	429a      	cmp	r2, r3
 800080c:	d30b      	bcc.n	8000826 <ButtonRepeatRoutine+0x60>
			Button->LastTick = HAL_GetTick();
 800080e:	f001 f97f 	bl	8001b10 <HAL_GetTick>
 8000812:	4602      	mov	r2, r0
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	619a      	str	r2, [r3, #24]
			if(Button->ButtonRepeat != NULL)
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800081c:	2b00      	cmp	r3, #0
 800081e:	d002      	beq.n	8000826 <ButtonRepeatRoutine+0x60>
				Button->ButtonRepeat();
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000824:	4798      	blx	r3
}
 8000826:	bf00      	nop
 8000828:	3708      	adds	r7, #8
 800082a:	46bd      	mov	sp, r7
 800082c:	bd80      	pop	{r7, pc}
	...

08000830 <ButtonTask>:


//State machine
void ButtonTask (Button_t *Button)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	b082      	sub	sp, #8
 8000834:	af00      	add	r7, sp, #0
 8000836:	6078      	str	r0, [r7, #4]
	switch (Button->State)
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	781b      	ldrb	r3, [r3, #0]
 800083c:	2b04      	cmp	r3, #4
 800083e:	d821      	bhi.n	8000884 <ButtonTask+0x54>
 8000840:	a201      	add	r2, pc, #4	@ (adr r2, 8000848 <ButtonTask+0x18>)
 8000842:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000846:	bf00      	nop
 8000848:	0800085d 	.word	0x0800085d
 800084c:	08000865 	.word	0x08000865
 8000850:	0800086d 	.word	0x0800086d
 8000854:	08000875 	.word	0x08000875
 8000858:	0800087d 	.word	0x0800087d
	{
	case IDLE:
		//do IDLE
		ButtonIdleRoutine(Button);
 800085c:	6878      	ldr	r0, [r7, #4]
 800085e:	f7ff fefd 	bl	800065c <ButtonIdleRoutine>
		break;
 8000862:	e00f      	b.n	8000884 <ButtonTask+0x54>
	case DEBOUNCE:
		//do Debounce
		ButtonDebounceRoutine(Button);
 8000864:	6878      	ldr	r0, [r7, #4]
 8000866:	f7ff ff14 	bl	8000692 <ButtonDebounceRoutine>
		break;
 800086a:	e00b      	b.n	8000884 <ButtonTask+0x54>
	case PRESSED:
		//do PRESSED;
		ButtonPressedRoutine(Button);
 800086c:	6878      	ldr	r0, [r7, #4]
 800086e:	f7ff ff40 	bl	80006f2 <ButtonPressedRoutine>
		break;
 8000872:	e007      	b.n	8000884 <ButtonTask+0x54>
	case LONG_PRESSED:
		//do LONG PRESSED
		ButtonLongPressedRoutine(Button);
 8000874:	6878      	ldr	r0, [r7, #4]
 8000876:	f7ff ff6f 	bl	8000758 <ButtonLongPressedRoutine>
		break;
 800087a:	e003      	b.n	8000884 <ButtonTask+0x54>
	case REPEAT:
		ButtonRepeatRoutine(Button);
 800087c:	6878      	ldr	r0, [r7, #4]
 800087e:	f7ff ffa2 	bl	80007c6 <ButtonRepeatRoutine>
		break;
 8000882:	bf00      	nop
	}

}
 8000884:	bf00      	nop
 8000886:	3708      	adds	r7, #8
 8000888:	46bd      	mov	sp, r7
 800088a:	bd80      	pop	{r7, pc}

0800088c <GFX_SetFont>:
#if  USING_STRINGS == 1
const uint8_t* font;
uint8_t size = 1;

void GFX_SetFont(const uint8_t* font_t)
{
 800088c:	b480      	push	{r7}
 800088e:	b083      	sub	sp, #12
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]
	font = font_t;
 8000894:	4a04      	ldr	r2, [pc, #16]	@ (80008a8 <GFX_SetFont+0x1c>)
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	6013      	str	r3, [r2, #0]
}
 800089a:	bf00      	nop
 800089c:	370c      	adds	r7, #12
 800089e:	46bd      	mov	sp, r7
 80008a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a4:	4770      	bx	lr
 80008a6:	bf00      	nop
 80008a8:	20000090 	.word	0x20000090

080008ac <GFX_DrawChar>:
{
	return size;
}

void GFX_DrawChar(int x, int y, char chr, uint8_t color, uint8_t background)
{
 80008ac:	b590      	push	{r4, r7, lr}
 80008ae:	b089      	sub	sp, #36	@ 0x24
 80008b0:	af02      	add	r7, sp, #8
 80008b2:	60f8      	str	r0, [r7, #12]
 80008b4:	60b9      	str	r1, [r7, #8]
 80008b6:	4611      	mov	r1, r2
 80008b8:	461a      	mov	r2, r3
 80008ba:	460b      	mov	r3, r1
 80008bc:	71fb      	strb	r3, [r7, #7]
 80008be:	4613      	mov	r3, r2
 80008c0:	71bb      	strb	r3, [r7, #6]
	if(chr > 0x7E) return; // chr > '~'
 80008c2:	79fb      	ldrb	r3, [r7, #7]
 80008c4:	2b7e      	cmp	r3, #126	@ 0x7e
 80008c6:	f200 80a3 	bhi.w	8000a10 <GFX_DrawChar+0x164>

	for(uint8_t i=0; i<font[1]; i++ ) // Each column (Width)
 80008ca:	2300      	movs	r3, #0
 80008cc:	75fb      	strb	r3, [r7, #23]
 80008ce:	e096      	b.n	80009fe <GFX_DrawChar+0x152>
	{
        uint8_t line = (uint8_t)font[(chr-0x20) * font[1] + i + 2]; // Takie this line, (chr-0x20) = move 20 chars back,
 80008d0:	4b51      	ldr	r3, [pc, #324]	@ (8000a18 <GFX_DrawChar+0x16c>)
 80008d2:	681a      	ldr	r2, [r3, #0]
 80008d4:	79fb      	ldrb	r3, [r7, #7]
 80008d6:	3b20      	subs	r3, #32
 80008d8:	494f      	ldr	r1, [pc, #316]	@ (8000a18 <GFX_DrawChar+0x16c>)
 80008da:	6809      	ldr	r1, [r1, #0]
 80008dc:	3101      	adds	r1, #1
 80008de:	7809      	ldrb	r1, [r1, #0]
 80008e0:	fb03 f101 	mul.w	r1, r3, r1
 80008e4:	7dfb      	ldrb	r3, [r7, #23]
 80008e6:	440b      	add	r3, r1
 80008e8:	3302      	adds	r3, #2
 80008ea:	4413      	add	r3, r2
 80008ec:	781b      	ldrb	r3, [r3, #0]
 80008ee:	75bb      	strb	r3, [r7, #22]

        for(int8_t j=0; j<font[0]; j++, line >>= 1) // For each pixel in column
 80008f0:	2300      	movs	r3, #0
 80008f2:	757b      	strb	r3, [r7, #21]
 80008f4:	e078      	b.n	80009e8 <GFX_DrawChar+0x13c>
        {
            if(line & 1) // Check last pixel in line
 80008f6:	7dbb      	ldrb	r3, [r7, #22]
 80008f8:	f003 0301 	and.w	r3, r3, #1
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	d032      	beq.n	8000966 <GFX_DrawChar+0xba>
            {
            	if(size == 1)
 8000900:	4b46      	ldr	r3, [pc, #280]	@ (8000a1c <GFX_DrawChar+0x170>)
 8000902:	781b      	ldrb	r3, [r3, #0]
 8000904:	2b01      	cmp	r3, #1
 8000906:	d113      	bne.n	8000930 <GFX_DrawChar+0x84>
            		GFX_DrawPixel(x+i, y+j, color); // Draw this pixel
 8000908:	7dfb      	ldrb	r3, [r7, #23]
 800090a:	b29a      	uxth	r2, r3
 800090c:	68fb      	ldr	r3, [r7, #12]
 800090e:	b29b      	uxth	r3, r3
 8000910:	4413      	add	r3, r2
 8000912:	b29b      	uxth	r3, r3
 8000914:	b218      	sxth	r0, r3
 8000916:	f997 3015 	ldrsb.w	r3, [r7, #21]
 800091a:	b29a      	uxth	r2, r3
 800091c:	68bb      	ldr	r3, [r7, #8]
 800091e:	b29b      	uxth	r3, r3
 8000920:	4413      	add	r3, r2
 8000922:	b29b      	uxth	r3, r3
 8000924:	b21b      	sxth	r3, r3
 8000926:	79ba      	ldrb	r2, [r7, #6]
 8000928:	4619      	mov	r1, r3
 800092a:	f000 fa15 	bl	8000d58 <SSD1306_DrawPixel>
 800092e:	e052      	b.n	80009d6 <GFX_DrawChar+0x12a>
            	else
            		GFX_DrawFillRectangle(x+i*size, y+j*size, size, size, color); // Or bigger pixel
 8000930:	7dfb      	ldrb	r3, [r7, #23]
 8000932:	4a3a      	ldr	r2, [pc, #232]	@ (8000a1c <GFX_DrawChar+0x170>)
 8000934:	7812      	ldrb	r2, [r2, #0]
 8000936:	fb03 f202 	mul.w	r2, r3, r2
 800093a:	68fb      	ldr	r3, [r7, #12]
 800093c:	18d0      	adds	r0, r2, r3
 800093e:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8000942:	4a36      	ldr	r2, [pc, #216]	@ (8000a1c <GFX_DrawChar+0x170>)
 8000944:	7812      	ldrb	r2, [r2, #0]
 8000946:	fb03 f202 	mul.w	r2, r3, r2
 800094a:	68bb      	ldr	r3, [r7, #8]
 800094c:	18d1      	adds	r1, r2, r3
 800094e:	4b33      	ldr	r3, [pc, #204]	@ (8000a1c <GFX_DrawChar+0x170>)
 8000950:	781b      	ldrb	r3, [r3, #0]
 8000952:	461a      	mov	r2, r3
 8000954:	4b31      	ldr	r3, [pc, #196]	@ (8000a1c <GFX_DrawChar+0x170>)
 8000956:	781b      	ldrb	r3, [r3, #0]
 8000958:	461c      	mov	r4, r3
 800095a:	79bb      	ldrb	r3, [r7, #6]
 800095c:	9300      	str	r3, [sp, #0]
 800095e:	4623      	mov	r3, r4
 8000960:	f000 f9a3 	bl	8000caa <GFX_DrawFillRectangle>
 8000964:	e037      	b.n	80009d6 <GFX_DrawChar+0x12a>
            }
            else if(background == 0)
 8000966:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800096a:	2b00      	cmp	r3, #0
 800096c:	d133      	bne.n	80009d6 <GFX_DrawChar+0x12a>
            {
            	if(size == 1)
 800096e:	4b2b      	ldr	r3, [pc, #172]	@ (8000a1c <GFX_DrawChar+0x170>)
 8000970:	781b      	ldrb	r3, [r3, #0]
 8000972:	2b01      	cmp	r3, #1
 8000974:	d114      	bne.n	80009a0 <GFX_DrawChar+0xf4>
					GFX_DrawPixel(x+i, y+j, background); // Draw black BG
 8000976:	7dfb      	ldrb	r3, [r7, #23]
 8000978:	b29a      	uxth	r2, r3
 800097a:	68fb      	ldr	r3, [r7, #12]
 800097c:	b29b      	uxth	r3, r3
 800097e:	4413      	add	r3, r2
 8000980:	b29b      	uxth	r3, r3
 8000982:	b218      	sxth	r0, r3
 8000984:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8000988:	b29a      	uxth	r2, r3
 800098a:	68bb      	ldr	r3, [r7, #8]
 800098c:	b29b      	uxth	r3, r3
 800098e:	4413      	add	r3, r2
 8000990:	b29b      	uxth	r3, r3
 8000992:	b21b      	sxth	r3, r3
 8000994:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8000998:	4619      	mov	r1, r3
 800099a:	f000 f9dd 	bl	8000d58 <SSD1306_DrawPixel>
 800099e:	e01a      	b.n	80009d6 <GFX_DrawChar+0x12a>
				else
					GFX_DrawFillRectangle(x+i*size, y+j*size, size, size, background); // Or bigger
 80009a0:	7dfb      	ldrb	r3, [r7, #23]
 80009a2:	4a1e      	ldr	r2, [pc, #120]	@ (8000a1c <GFX_DrawChar+0x170>)
 80009a4:	7812      	ldrb	r2, [r2, #0]
 80009a6:	fb03 f202 	mul.w	r2, r3, r2
 80009aa:	68fb      	ldr	r3, [r7, #12]
 80009ac:	18d0      	adds	r0, r2, r3
 80009ae:	f997 3015 	ldrsb.w	r3, [r7, #21]
 80009b2:	4a1a      	ldr	r2, [pc, #104]	@ (8000a1c <GFX_DrawChar+0x170>)
 80009b4:	7812      	ldrb	r2, [r2, #0]
 80009b6:	fb03 f202 	mul.w	r2, r3, r2
 80009ba:	68bb      	ldr	r3, [r7, #8]
 80009bc:	18d1      	adds	r1, r2, r3
 80009be:	4b17      	ldr	r3, [pc, #92]	@ (8000a1c <GFX_DrawChar+0x170>)
 80009c0:	781b      	ldrb	r3, [r3, #0]
 80009c2:	461a      	mov	r2, r3
 80009c4:	4b15      	ldr	r3, [pc, #84]	@ (8000a1c <GFX_DrawChar+0x170>)
 80009c6:	781b      	ldrb	r3, [r3, #0]
 80009c8:	461c      	mov	r4, r3
 80009ca:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80009ce:	9300      	str	r3, [sp, #0]
 80009d0:	4623      	mov	r3, r4
 80009d2:	f000 f96a 	bl	8000caa <GFX_DrawFillRectangle>
        for(int8_t j=0; j<font[0]; j++, line >>= 1) // For each pixel in column
 80009d6:	f997 3015 	ldrsb.w	r3, [r7, #21]
 80009da:	b2db      	uxtb	r3, r3
 80009dc:	3301      	adds	r3, #1
 80009de:	b2db      	uxtb	r3, r3
 80009e0:	757b      	strb	r3, [r7, #21]
 80009e2:	7dbb      	ldrb	r3, [r7, #22]
 80009e4:	085b      	lsrs	r3, r3, #1
 80009e6:	75bb      	strb	r3, [r7, #22]
 80009e8:	f997 3015 	ldrsb.w	r3, [r7, #21]
 80009ec:	4a0a      	ldr	r2, [pc, #40]	@ (8000a18 <GFX_DrawChar+0x16c>)
 80009ee:	6812      	ldr	r2, [r2, #0]
 80009f0:	7812      	ldrb	r2, [r2, #0]
 80009f2:	4293      	cmp	r3, r2
 80009f4:	f6ff af7f 	blt.w	80008f6 <GFX_DrawChar+0x4a>
	for(uint8_t i=0; i<font[1]; i++ ) // Each column (Width)
 80009f8:	7dfb      	ldrb	r3, [r7, #23]
 80009fa:	3301      	adds	r3, #1
 80009fc:	75fb      	strb	r3, [r7, #23]
 80009fe:	4b06      	ldr	r3, [pc, #24]	@ (8000a18 <GFX_DrawChar+0x16c>)
 8000a00:	681b      	ldr	r3, [r3, #0]
 8000a02:	3301      	adds	r3, #1
 8000a04:	781b      	ldrb	r3, [r3, #0]
 8000a06:	7dfa      	ldrb	r2, [r7, #23]
 8000a08:	429a      	cmp	r2, r3
 8000a0a:	f4ff af61 	bcc.w	80008d0 <GFX_DrawChar+0x24>
 8000a0e:	e000      	b.n	8000a12 <GFX_DrawChar+0x166>
	if(chr > 0x7E) return; // chr > '~'
 8000a10:	bf00      	nop
            }
        }
    }
}
 8000a12:	371c      	adds	r7, #28
 8000a14:	46bd      	mov	sp, r7
 8000a16:	bd90      	pop	{r4, r7, pc}
 8000a18:	20000090 	.word	0x20000090
 8000a1c:	20000000 	.word	0x20000000

08000a20 <GFX_DrawString>:

void GFX_DrawString(int x, int y, char* str, uint8_t color, uint8_t background)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b088      	sub	sp, #32
 8000a24:	af02      	add	r7, sp, #8
 8000a26:	60f8      	str	r0, [r7, #12]
 8000a28:	60b9      	str	r1, [r7, #8]
 8000a2a:	607a      	str	r2, [r7, #4]
 8000a2c:	70fb      	strb	r3, [r7, #3]
	int x_tmp = x;
 8000a2e:	68fb      	ldr	r3, [r7, #12]
 8000a30:	617b      	str	r3, [r7, #20]

	char znak;
	znak = *str;
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	781b      	ldrb	r3, [r3, #0]
 8000a36:	74fb      	strb	r3, [r7, #19]

	while(*str++)
 8000a38:	e03e      	b.n	8000ab8 <GFX_DrawString+0x98>
	{
		GFX_DrawChar(x_tmp, y, znak, color, background); // Draw current char
 8000a3a:	78f9      	ldrb	r1, [r7, #3]
 8000a3c:	7cfa      	ldrb	r2, [r7, #19]
 8000a3e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000a42:	9300      	str	r3, [sp, #0]
 8000a44:	460b      	mov	r3, r1
 8000a46:	68b9      	ldr	r1, [r7, #8]
 8000a48:	6978      	ldr	r0, [r7, #20]
 8000a4a:	f7ff ff2f 	bl	80008ac <GFX_DrawChar>

		x_tmp += ((uint8_t)font[1] * size) + 1; // Move X drawing pointer do char width + 1 (space)
 8000a4e:	4b20      	ldr	r3, [pc, #128]	@ (8000ad0 <GFX_DrawString+0xb0>)
 8000a50:	681b      	ldr	r3, [r3, #0]
 8000a52:	3301      	adds	r3, #1
 8000a54:	781b      	ldrb	r3, [r3, #0]
 8000a56:	461a      	mov	r2, r3
 8000a58:	4b1e      	ldr	r3, [pc, #120]	@ (8000ad4 <GFX_DrawString+0xb4>)
 8000a5a:	781b      	ldrb	r3, [r3, #0]
 8000a5c:	fb02 f303 	mul.w	r3, r2, r3
 8000a60:	3301      	adds	r3, #1
 8000a62:	697a      	ldr	r2, [r7, #20]
 8000a64:	4413      	add	r3, r2
 8000a66:	617b      	str	r3, [r7, #20]

		if(background == 0) // Draw black space if needed
 8000a68:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d120      	bne.n	8000ab2 <GFX_DrawString+0x92>
		{
			for(uint8_t i=0; i<(font[0]*size); i++)
 8000a70:	2300      	movs	r3, #0
 8000a72:	74bb      	strb	r3, [r7, #18]
 8000a74:	e012      	b.n	8000a9c <GFX_DrawString+0x7c>
			{
				GFX_DrawPixel(x_tmp-1, y+i, PIXEL_BLACK);
 8000a76:	697b      	ldr	r3, [r7, #20]
 8000a78:	b29b      	uxth	r3, r3
 8000a7a:	3b01      	subs	r3, #1
 8000a7c:	b29b      	uxth	r3, r3
 8000a7e:	b218      	sxth	r0, r3
 8000a80:	7cbb      	ldrb	r3, [r7, #18]
 8000a82:	b29a      	uxth	r2, r3
 8000a84:	68bb      	ldr	r3, [r7, #8]
 8000a86:	b29b      	uxth	r3, r3
 8000a88:	4413      	add	r3, r2
 8000a8a:	b29b      	uxth	r3, r3
 8000a8c:	b21b      	sxth	r3, r3
 8000a8e:	2200      	movs	r2, #0
 8000a90:	4619      	mov	r1, r3
 8000a92:	f000 f961 	bl	8000d58 <SSD1306_DrawPixel>
			for(uint8_t i=0; i<(font[0]*size); i++)
 8000a96:	7cbb      	ldrb	r3, [r7, #18]
 8000a98:	3301      	adds	r3, #1
 8000a9a:	74bb      	strb	r3, [r7, #18]
 8000a9c:	7cba      	ldrb	r2, [r7, #18]
 8000a9e:	4b0c      	ldr	r3, [pc, #48]	@ (8000ad0 <GFX_DrawString+0xb0>)
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	781b      	ldrb	r3, [r3, #0]
 8000aa4:	4619      	mov	r1, r3
 8000aa6:	4b0b      	ldr	r3, [pc, #44]	@ (8000ad4 <GFX_DrawString+0xb4>)
 8000aa8:	781b      	ldrb	r3, [r3, #0]
 8000aaa:	fb01 f303 	mul.w	r3, r1, r3
 8000aae:	429a      	cmp	r2, r3
 8000ab0:	dbe1      	blt.n	8000a76 <GFX_DrawString+0x56>
			}
		}

		znak = *str; // Next char
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	781b      	ldrb	r3, [r3, #0]
 8000ab6:	74fb      	strb	r3, [r7, #19]
	while(*str++)
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	1c5a      	adds	r2, r3, #1
 8000abc:	607a      	str	r2, [r7, #4]
 8000abe:	781b      	ldrb	r3, [r3, #0]
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d1ba      	bne.n	8000a3a <GFX_DrawString+0x1a>
	}
}
 8000ac4:	bf00      	nop
 8000ac6:	bf00      	nop
 8000ac8:	3718      	adds	r7, #24
 8000aca:	46bd      	mov	sp, r7
 8000acc:	bd80      	pop	{r7, pc}
 8000ace:	bf00      	nop
 8000ad0:	20000090 	.word	0x20000090
 8000ad4:	20000000 	.word	0x20000000

08000ad8 <GFX_WriteLine>:
#endif
#if USING_LINES == 1
void GFX_WriteLine(int x_start, int y_start, int x_end, int y_end, uint8_t color)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b08c      	sub	sp, #48	@ 0x30
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	60f8      	str	r0, [r7, #12]
 8000ae0:	60b9      	str	r1, [r7, #8]
 8000ae2:	607a      	str	r2, [r7, #4]
 8000ae4:	603b      	str	r3, [r7, #0]
	int16_t steep = abs(y_end - y_start) > abs(x_end - x_start);
 8000ae6:	683a      	ldr	r2, [r7, #0]
 8000ae8:	68bb      	ldr	r3, [r7, #8]
 8000aea:	1ad3      	subs	r3, r2, r3
 8000aec:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8000af0:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8000af4:	6879      	ldr	r1, [r7, #4]
 8000af6:	68fb      	ldr	r3, [r7, #12]
 8000af8:	1acb      	subs	r3, r1, r3
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	bfb8      	it	lt
 8000afe:	425b      	neglt	r3, r3
 8000b00:	429a      	cmp	r2, r3
 8000b02:	bfcc      	ite	gt
 8000b04:	2301      	movgt	r3, #1
 8000b06:	2300      	movle	r3, #0
 8000b08:	b2db      	uxtb	r3, r3
 8000b0a:	857b      	strh	r3, [r7, #42]	@ 0x2a

	    if (steep) {
 8000b0c:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d00b      	beq.n	8000b2c <GFX_WriteLine+0x54>
	        _swap_int(x_start, y_start);
 8000b14:	68fb      	ldr	r3, [r7, #12]
 8000b16:	627b      	str	r3, [r7, #36]	@ 0x24
 8000b18:	68bb      	ldr	r3, [r7, #8]
 8000b1a:	60fb      	str	r3, [r7, #12]
 8000b1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b1e:	60bb      	str	r3, [r7, #8]
	        _swap_int(x_end, y_end);
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	623b      	str	r3, [r7, #32]
 8000b24:	683b      	ldr	r3, [r7, #0]
 8000b26:	607b      	str	r3, [r7, #4]
 8000b28:	6a3b      	ldr	r3, [r7, #32]
 8000b2a:	603b      	str	r3, [r7, #0]
	    }

	    if (x_start > x_end) {
 8000b2c:	68fa      	ldr	r2, [r7, #12]
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	429a      	cmp	r2, r3
 8000b32:	dd0b      	ble.n	8000b4c <GFX_WriteLine+0x74>
	        _swap_int(x_start, x_end);
 8000b34:	68fb      	ldr	r3, [r7, #12]
 8000b36:	61fb      	str	r3, [r7, #28]
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	60fb      	str	r3, [r7, #12]
 8000b3c:	69fb      	ldr	r3, [r7, #28]
 8000b3e:	607b      	str	r3, [r7, #4]
	        _swap_int(y_start, y_end);
 8000b40:	68bb      	ldr	r3, [r7, #8]
 8000b42:	61bb      	str	r3, [r7, #24]
 8000b44:	683b      	ldr	r3, [r7, #0]
 8000b46:	60bb      	str	r3, [r7, #8]
 8000b48:	69bb      	ldr	r3, [r7, #24]
 8000b4a:	603b      	str	r3, [r7, #0]
	    }

	    int16_t dx, dy;
	    dx = x_end - x_start;
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	b29a      	uxth	r2, r3
 8000b50:	68fb      	ldr	r3, [r7, #12]
 8000b52:	b29b      	uxth	r3, r3
 8000b54:	1ad3      	subs	r3, r2, r3
 8000b56:	b29b      	uxth	r3, r3
 8000b58:	82fb      	strh	r3, [r7, #22]
	    dy = abs(y_end - y_start);
 8000b5a:	683a      	ldr	r2, [r7, #0]
 8000b5c:	68bb      	ldr	r3, [r7, #8]
 8000b5e:	1ad3      	subs	r3, r2, r3
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	bfb8      	it	lt
 8000b64:	425b      	neglt	r3, r3
 8000b66:	82bb      	strh	r3, [r7, #20]

	    int16_t err = dx / 2;
 8000b68:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000b6c:	0fda      	lsrs	r2, r3, #31
 8000b6e:	4413      	add	r3, r2
 8000b70:	105b      	asrs	r3, r3, #1
 8000b72:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	    int16_t ystep;

	    if (y_start < y_end) {
 8000b74:	68ba      	ldr	r2, [r7, #8]
 8000b76:	683b      	ldr	r3, [r7, #0]
 8000b78:	429a      	cmp	r2, r3
 8000b7a:	da02      	bge.n	8000b82 <GFX_WriteLine+0xaa>
	        ystep = 1;
 8000b7c:	2301      	movs	r3, #1
 8000b7e:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8000b80:	e030      	b.n	8000be4 <GFX_WriteLine+0x10c>
	    } else {
	        ystep = -1;
 8000b82:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000b86:	85bb      	strh	r3, [r7, #44]	@ 0x2c
	    }

	    for (; x_start<=x_end; x_start++) {
 8000b88:	e02c      	b.n	8000be4 <GFX_WriteLine+0x10c>
	        if (steep) {
 8000b8a:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	d009      	beq.n	8000ba6 <GFX_WriteLine+0xce>
	        	GFX_DrawPixel(y_start, x_start, color);
 8000b92:	68bb      	ldr	r3, [r7, #8]
 8000b94:	b21b      	sxth	r3, r3
 8000b96:	68fa      	ldr	r2, [r7, #12]
 8000b98:	b211      	sxth	r1, r2
 8000b9a:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	f000 f8da 	bl	8000d58 <SSD1306_DrawPixel>
 8000ba4:	e008      	b.n	8000bb8 <GFX_WriteLine+0xe0>
	        } else {
	        	GFX_DrawPixel(x_start, y_start, color);
 8000ba6:	68fb      	ldr	r3, [r7, #12]
 8000ba8:	b21b      	sxth	r3, r3
 8000baa:	68ba      	ldr	r2, [r7, #8]
 8000bac:	b211      	sxth	r1, r2
 8000bae:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8000bb2:	4618      	mov	r0, r3
 8000bb4:	f000 f8d0 	bl	8000d58 <SSD1306_DrawPixel>
	        }
	        err -= dy;
 8000bb8:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8000bba:	8abb      	ldrh	r3, [r7, #20]
 8000bbc:	1ad3      	subs	r3, r2, r3
 8000bbe:	b29b      	uxth	r3, r3
 8000bc0:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	        if (err < 0) {
 8000bc2:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	@ 0x2e
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	da09      	bge.n	8000bde <GFX_WriteLine+0x106>
	            y_start += ystep;
 8000bca:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 8000bce:	68ba      	ldr	r2, [r7, #8]
 8000bd0:	4413      	add	r3, r2
 8000bd2:	60bb      	str	r3, [r7, #8]
	            err += dx;
 8000bd4:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8000bd6:	8afb      	ldrh	r3, [r7, #22]
 8000bd8:	4413      	add	r3, r2
 8000bda:	b29b      	uxth	r3, r3
 8000bdc:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	    for (; x_start<=x_end; x_start++) {
 8000bde:	68fb      	ldr	r3, [r7, #12]
 8000be0:	3301      	adds	r3, #1
 8000be2:	60fb      	str	r3, [r7, #12]
 8000be4:	68fa      	ldr	r2, [r7, #12]
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	429a      	cmp	r2, r3
 8000bea:	ddce      	ble.n	8000b8a <GFX_WriteLine+0xb2>
	        }
	    }
}
 8000bec:	bf00      	nop
 8000bee:	bf00      	nop
 8000bf0:	3730      	adds	r7, #48	@ 0x30
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	bd80      	pop	{r7, pc}

08000bf6 <GFX_DrawFastVLine>:

void GFX_DrawFastVLine(int x_start, int y_start, int h, uint8_t color)
{
 8000bf6:	b580      	push	{r7, lr}
 8000bf8:	b086      	sub	sp, #24
 8000bfa:	af02      	add	r7, sp, #8
 8000bfc:	60f8      	str	r0, [r7, #12]
 8000bfe:	60b9      	str	r1, [r7, #8]
 8000c00:	607a      	str	r2, [r7, #4]
 8000c02:	70fb      	strb	r3, [r7, #3]
	GFX_WriteLine(x_start, y_start, x_start, y_start+h-1, color);
 8000c04:	68ba      	ldr	r2, [r7, #8]
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	4413      	add	r3, r2
 8000c0a:	1e5a      	subs	r2, r3, #1
 8000c0c:	78fb      	ldrb	r3, [r7, #3]
 8000c0e:	9300      	str	r3, [sp, #0]
 8000c10:	4613      	mov	r3, r2
 8000c12:	68fa      	ldr	r2, [r7, #12]
 8000c14:	68b9      	ldr	r1, [r7, #8]
 8000c16:	68f8      	ldr	r0, [r7, #12]
 8000c18:	f7ff ff5e 	bl	8000ad8 <GFX_WriteLine>
}
 8000c1c:	bf00      	nop
 8000c1e:	3710      	adds	r7, #16
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bd80      	pop	{r7, pc}

08000c24 <GFX_DrawFastHLine>:

void GFX_DrawFastHLine(int x_start, int y_start, int w, uint8_t color)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b086      	sub	sp, #24
 8000c28:	af02      	add	r7, sp, #8
 8000c2a:	60f8      	str	r0, [r7, #12]
 8000c2c:	60b9      	str	r1, [r7, #8]
 8000c2e:	607a      	str	r2, [r7, #4]
 8000c30:	70fb      	strb	r3, [r7, #3]
	GFX_WriteLine(x_start, y_start, x_start+w-1, y_start, color);
 8000c32:	68fa      	ldr	r2, [r7, #12]
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	4413      	add	r3, r2
 8000c38:	1e5a      	subs	r2, r3, #1
 8000c3a:	78fb      	ldrb	r3, [r7, #3]
 8000c3c:	9300      	str	r3, [sp, #0]
 8000c3e:	68bb      	ldr	r3, [r7, #8]
 8000c40:	68b9      	ldr	r1, [r7, #8]
 8000c42:	68f8      	ldr	r0, [r7, #12]
 8000c44:	f7ff ff48 	bl	8000ad8 <GFX_WriteLine>
}
 8000c48:	bf00      	nop
 8000c4a:	3710      	adds	r7, #16
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	bd80      	pop	{r7, pc}

08000c50 <GFX_DrawRectangle>:
	    }
}
#endif
#if USING_RECTANGLE == 1
void GFX_DrawRectangle(int x, int y, uint16_t w, uint16_t h, uint8_t color)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b084      	sub	sp, #16
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	60f8      	str	r0, [r7, #12]
 8000c58:	60b9      	str	r1, [r7, #8]
 8000c5a:	4611      	mov	r1, r2
 8000c5c:	461a      	mov	r2, r3
 8000c5e:	460b      	mov	r3, r1
 8000c60:	80fb      	strh	r3, [r7, #6]
 8000c62:	4613      	mov	r3, r2
 8000c64:	80bb      	strh	r3, [r7, #4]

    GFX_DrawFastHLine(x, y, w, color);
 8000c66:	88fa      	ldrh	r2, [r7, #6]
 8000c68:	7e3b      	ldrb	r3, [r7, #24]
 8000c6a:	68b9      	ldr	r1, [r7, #8]
 8000c6c:	68f8      	ldr	r0, [r7, #12]
 8000c6e:	f7ff ffd9 	bl	8000c24 <GFX_DrawFastHLine>
    GFX_DrawFastHLine(x, y+h-1, w, color);
 8000c72:	88ba      	ldrh	r2, [r7, #4]
 8000c74:	68bb      	ldr	r3, [r7, #8]
 8000c76:	4413      	add	r3, r2
 8000c78:	1e59      	subs	r1, r3, #1
 8000c7a:	88fa      	ldrh	r2, [r7, #6]
 8000c7c:	7e3b      	ldrb	r3, [r7, #24]
 8000c7e:	68f8      	ldr	r0, [r7, #12]
 8000c80:	f7ff ffd0 	bl	8000c24 <GFX_DrawFastHLine>
    GFX_DrawFastVLine(x, y, h, color);
 8000c84:	88ba      	ldrh	r2, [r7, #4]
 8000c86:	7e3b      	ldrb	r3, [r7, #24]
 8000c88:	68b9      	ldr	r1, [r7, #8]
 8000c8a:	68f8      	ldr	r0, [r7, #12]
 8000c8c:	f7ff ffb3 	bl	8000bf6 <GFX_DrawFastVLine>
    GFX_DrawFastVLine(x+w-1, y, h, color);
 8000c90:	88fa      	ldrh	r2, [r7, #6]
 8000c92:	68fb      	ldr	r3, [r7, #12]
 8000c94:	4413      	add	r3, r2
 8000c96:	1e58      	subs	r0, r3, #1
 8000c98:	88ba      	ldrh	r2, [r7, #4]
 8000c9a:	7e3b      	ldrb	r3, [r7, #24]
 8000c9c:	68b9      	ldr	r1, [r7, #8]
 8000c9e:	f7ff ffaa 	bl	8000bf6 <GFX_DrawFastVLine>

}
 8000ca2:	bf00      	nop
 8000ca4:	3710      	adds	r7, #16
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bd80      	pop	{r7, pc}

08000caa <GFX_DrawFillRectangle>:
#endif
#if USING_FILL_RECTANGLE == 1
void GFX_DrawFillRectangle(int x, int y, uint16_t w, uint16_t h, uint8_t color)
{
 8000caa:	b580      	push	{r7, lr}
 8000cac:	b086      	sub	sp, #24
 8000cae:	af00      	add	r7, sp, #0
 8000cb0:	60f8      	str	r0, [r7, #12]
 8000cb2:	60b9      	str	r1, [r7, #8]
 8000cb4:	4611      	mov	r1, r2
 8000cb6:	461a      	mov	r2, r3
 8000cb8:	460b      	mov	r3, r1
 8000cba:	80fb      	strh	r3, [r7, #6]
 8000cbc:	4613      	mov	r3, r2
 8000cbe:	80bb      	strh	r3, [r7, #4]
    for (int i=x; i<x+w; i++) {
 8000cc0:	68fb      	ldr	r3, [r7, #12]
 8000cc2:	617b      	str	r3, [r7, #20]
 8000cc4:	e009      	b.n	8000cda <GFX_DrawFillRectangle+0x30>
    	GFX_DrawFastVLine(i, y, h, color);
 8000cc6:	88ba      	ldrh	r2, [r7, #4]
 8000cc8:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000ccc:	68b9      	ldr	r1, [r7, #8]
 8000cce:	6978      	ldr	r0, [r7, #20]
 8000cd0:	f7ff ff91 	bl	8000bf6 <GFX_DrawFastVLine>
    for (int i=x; i<x+w; i++) {
 8000cd4:	697b      	ldr	r3, [r7, #20]
 8000cd6:	3301      	adds	r3, #1
 8000cd8:	617b      	str	r3, [r7, #20]
 8000cda:	88fa      	ldrh	r2, [r7, #6]
 8000cdc:	68fb      	ldr	r3, [r7, #12]
 8000cde:	4413      	add	r3, r2
 8000ce0:	697a      	ldr	r2, [r7, #20]
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	dbef      	blt.n	8000cc6 <GFX_DrawFillRectangle+0x1c>
    }

}
 8000ce6:	bf00      	nop
 8000ce8:	bf00      	nop
 8000cea:	3718      	adds	r7, #24
 8000cec:	46bd      	mov	sp, r7
 8000cee:	bd80      	pop	{r7, pc}

08000cf0 <SSD1306_Command>:
I2C_HandleTypeDef *SSD1306_i2c;

static uint8_t Buffer[SSD1306_BUFFER_SIZE];

void SSD1306_Command(uint8_t Command)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b086      	sub	sp, #24
 8000cf4:	af04      	add	r7, sp, #16
 8000cf6:	4603      	mov	r3, r0
 8000cf8:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(SSD1306_i2c, (SSD1306_ADRESS << 1), 0x00, 1, &Command, 1, SSD1306_TIMEOUT);
 8000cfa:	4b09      	ldr	r3, [pc, #36]	@ (8000d20 <SSD1306_Command+0x30>)
 8000cfc:	6818      	ldr	r0, [r3, #0]
 8000cfe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d02:	9302      	str	r3, [sp, #8]
 8000d04:	2301      	movs	r3, #1
 8000d06:	9301      	str	r3, [sp, #4]
 8000d08:	1dfb      	adds	r3, r7, #7
 8000d0a:	9300      	str	r3, [sp, #0]
 8000d0c:	2301      	movs	r3, #1
 8000d0e:	2200      	movs	r2, #0
 8000d10:	2178      	movs	r1, #120	@ 0x78
 8000d12:	f001 fb03 	bl	800231c <HAL_I2C_Mem_Write>
}
 8000d16:	bf00      	nop
 8000d18:	3708      	adds	r7, #8
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bd80      	pop	{r7, pc}
 8000d1e:	bf00      	nop
 8000d20:	20000094 	.word	0x20000094

08000d24 <SSD1306_Data>:

void SSD1306_Data(uint8_t *Data, uint16_t Size)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b086      	sub	sp, #24
 8000d28:	af04      	add	r7, sp, #16
 8000d2a:	6078      	str	r0, [r7, #4]
 8000d2c:	460b      	mov	r3, r1
 8000d2e:	807b      	strh	r3, [r7, #2]
	HAL_I2C_Mem_Write(SSD1306_i2c, (SSD1306_ADRESS << 1), 0x40, 1, Data, Size, SSD1306_TIMEOUT);
 8000d30:	4b08      	ldr	r3, [pc, #32]	@ (8000d54 <SSD1306_Data+0x30>)
 8000d32:	6818      	ldr	r0, [r3, #0]
 8000d34:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d38:	9302      	str	r3, [sp, #8]
 8000d3a:	887b      	ldrh	r3, [r7, #2]
 8000d3c:	9301      	str	r3, [sp, #4]
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	9300      	str	r3, [sp, #0]
 8000d42:	2301      	movs	r3, #1
 8000d44:	2240      	movs	r2, #64	@ 0x40
 8000d46:	2178      	movs	r1, #120	@ 0x78
 8000d48:	f001 fae8 	bl	800231c <HAL_I2C_Mem_Write>
}
 8000d4c:	bf00      	nop
 8000d4e:	3708      	adds	r7, #8
 8000d50:	46bd      	mov	sp, r7
 8000d52:	bd80      	pop	{r7, pc}
 8000d54:	20000094 	.word	0x20000094

08000d58 <SSD1306_DrawPixel>:
//
//Draw pixel
//
void SSD1306_DrawPixel(int16_t x, int16_t y, uint8_t Color)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	b083      	sub	sp, #12
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	4603      	mov	r3, r0
 8000d60:	80fb      	strh	r3, [r7, #6]
 8000d62:	460b      	mov	r3, r1
 8000d64:	80bb      	strh	r3, [r7, #4]
 8000d66:	4613      	mov	r3, r2
 8000d68:	70fb      	strb	r3, [r7, #3]
	if ((x < 0) || (x > SSD1306_LCDWIDTH) || (y < 0) || (y > SSD1306_LCDHEIGHT))
 8000d6a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	db79      	blt.n	8000e66 <SSD1306_DrawPixel+0x10e>
 8000d72:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000d76:	2b80      	cmp	r3, #128	@ 0x80
 8000d78:	dc75      	bgt.n	8000e66 <SSD1306_DrawPixel+0x10e>
 8000d7a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	db71      	blt.n	8000e66 <SSD1306_DrawPixel+0x10e>
 8000d82:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000d86:	2b40      	cmp	r3, #64	@ 0x40
 8000d88:	dc6d      	bgt.n	8000e66 <SSD1306_DrawPixel+0x10e>
	{
		return;
	}

	switch (Color)
 8000d8a:	78fb      	ldrb	r3, [r7, #3]
 8000d8c:	2b02      	cmp	r3, #2
 8000d8e:	d049      	beq.n	8000e24 <SSD1306_DrawPixel+0xcc>
 8000d90:	2b02      	cmp	r3, #2
 8000d92:	dc69      	bgt.n	8000e68 <SSD1306_DrawPixel+0x110>
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d022      	beq.n	8000dde <SSD1306_DrawPixel+0x86>
 8000d98:	2b01      	cmp	r3, #1
 8000d9a:	d165      	bne.n	8000e68 <SSD1306_DrawPixel+0x110>
	{
		case WHITE:
	      Buffer[x + (y / 8) * SSD1306_LCDWIDTH] |= (1 << (y & 7));
 8000d9c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000da0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	da00      	bge.n	8000daa <SSD1306_DrawPixel+0x52>
 8000da8:	3307      	adds	r3, #7
 8000daa:	10db      	asrs	r3, r3, #3
 8000dac:	b218      	sxth	r0, r3
 8000dae:	4603      	mov	r3, r0
 8000db0:	01db      	lsls	r3, r3, #7
 8000db2:	4413      	add	r3, r2
 8000db4:	4a2f      	ldr	r2, [pc, #188]	@ (8000e74 <SSD1306_DrawPixel+0x11c>)
 8000db6:	5cd3      	ldrb	r3, [r2, r3]
 8000db8:	b25a      	sxtb	r2, r3
 8000dba:	88bb      	ldrh	r3, [r7, #4]
 8000dbc:	f003 0307 	and.w	r3, r3, #7
 8000dc0:	2101      	movs	r1, #1
 8000dc2:	fa01 f303 	lsl.w	r3, r1, r3
 8000dc6:	b25b      	sxtb	r3, r3
 8000dc8:	4313      	orrs	r3, r2
 8000dca:	b259      	sxtb	r1, r3
 8000dcc:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000dd0:	4603      	mov	r3, r0
 8000dd2:	01db      	lsls	r3, r3, #7
 8000dd4:	4413      	add	r3, r2
 8000dd6:	b2c9      	uxtb	r1, r1
 8000dd8:	4a26      	ldr	r2, [pc, #152]	@ (8000e74 <SSD1306_DrawPixel+0x11c>)
 8000dda:	54d1      	strb	r1, [r2, r3]
	      break;
 8000ddc:	e044      	b.n	8000e68 <SSD1306_DrawPixel+0x110>
	    case BLACK:
	      Buffer[x + (y / 8) * SSD1306_LCDWIDTH] &= ~(1 << (y & 7));
 8000dde:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000de2:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	da00      	bge.n	8000dec <SSD1306_DrawPixel+0x94>
 8000dea:	3307      	adds	r3, #7
 8000dec:	10db      	asrs	r3, r3, #3
 8000dee:	b218      	sxth	r0, r3
 8000df0:	4603      	mov	r3, r0
 8000df2:	01db      	lsls	r3, r3, #7
 8000df4:	4413      	add	r3, r2
 8000df6:	4a1f      	ldr	r2, [pc, #124]	@ (8000e74 <SSD1306_DrawPixel+0x11c>)
 8000df8:	5cd3      	ldrb	r3, [r2, r3]
 8000dfa:	b25a      	sxtb	r2, r3
 8000dfc:	88bb      	ldrh	r3, [r7, #4]
 8000dfe:	f003 0307 	and.w	r3, r3, #7
 8000e02:	2101      	movs	r1, #1
 8000e04:	fa01 f303 	lsl.w	r3, r1, r3
 8000e08:	b25b      	sxtb	r3, r3
 8000e0a:	43db      	mvns	r3, r3
 8000e0c:	b25b      	sxtb	r3, r3
 8000e0e:	4013      	ands	r3, r2
 8000e10:	b259      	sxtb	r1, r3
 8000e12:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000e16:	4603      	mov	r3, r0
 8000e18:	01db      	lsls	r3, r3, #7
 8000e1a:	4413      	add	r3, r2
 8000e1c:	b2c9      	uxtb	r1, r1
 8000e1e:	4a15      	ldr	r2, [pc, #84]	@ (8000e74 <SSD1306_DrawPixel+0x11c>)
 8000e20:	54d1      	strb	r1, [r2, r3]
	      break;
 8000e22:	e021      	b.n	8000e68 <SSD1306_DrawPixel+0x110>
	    case INVERSE:
	      Buffer[x + (y / 8) * SSD1306_LCDWIDTH] ^= (1 << (y & 7));
 8000e24:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000e28:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	da00      	bge.n	8000e32 <SSD1306_DrawPixel+0xda>
 8000e30:	3307      	adds	r3, #7
 8000e32:	10db      	asrs	r3, r3, #3
 8000e34:	b218      	sxth	r0, r3
 8000e36:	4603      	mov	r3, r0
 8000e38:	01db      	lsls	r3, r3, #7
 8000e3a:	4413      	add	r3, r2
 8000e3c:	4a0d      	ldr	r2, [pc, #52]	@ (8000e74 <SSD1306_DrawPixel+0x11c>)
 8000e3e:	5cd3      	ldrb	r3, [r2, r3]
 8000e40:	b25a      	sxtb	r2, r3
 8000e42:	88bb      	ldrh	r3, [r7, #4]
 8000e44:	f003 0307 	and.w	r3, r3, #7
 8000e48:	2101      	movs	r1, #1
 8000e4a:	fa01 f303 	lsl.w	r3, r1, r3
 8000e4e:	b25b      	sxtb	r3, r3
 8000e50:	4053      	eors	r3, r2
 8000e52:	b259      	sxtb	r1, r3
 8000e54:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000e58:	4603      	mov	r3, r0
 8000e5a:	01db      	lsls	r3, r3, #7
 8000e5c:	4413      	add	r3, r2
 8000e5e:	b2c9      	uxtb	r1, r1
 8000e60:	4a04      	ldr	r2, [pc, #16]	@ (8000e74 <SSD1306_DrawPixel+0x11c>)
 8000e62:	54d1      	strb	r1, [r2, r3]
	      break;
 8000e64:	e000      	b.n	8000e68 <SSD1306_DrawPixel+0x110>
		return;
 8000e66:	bf00      	nop
	}

}
 8000e68:	370c      	adds	r7, #12
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e70:	4770      	bx	lr
 8000e72:	bf00      	nop
 8000e74:	20000098 	.word	0x20000098

08000e78 <SSD1306_Clear>:

//
//Clear
//
void SSD1306_Clear(uint8_t Color)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b082      	sub	sp, #8
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	4603      	mov	r3, r0
 8000e80:	71fb      	strb	r3, [r7, #7]
	switch(Color)
 8000e82:	79fb      	ldrb	r3, [r7, #7]
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d008      	beq.n	8000e9a <SSD1306_Clear+0x22>
 8000e88:	2b01      	cmp	r3, #1
 8000e8a:	d10d      	bne.n	8000ea8 <SSD1306_Clear+0x30>
	{
	case WHITE:
		memset(Buffer, 0xFF, SSD1306_BUFFER_SIZE);
 8000e8c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000e90:	21ff      	movs	r1, #255	@ 0xff
 8000e92:	4807      	ldr	r0, [pc, #28]	@ (8000eb0 <SSD1306_Clear+0x38>)
 8000e94:	f002 ff1e 	bl	8003cd4 <memset>
		break;
 8000e98:	e006      	b.n	8000ea8 <SSD1306_Clear+0x30>

	case BLACK:
		memset(Buffer, 0x00, SSD1306_BUFFER_SIZE);
 8000e9a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000e9e:	2100      	movs	r1, #0
 8000ea0:	4803      	ldr	r0, [pc, #12]	@ (8000eb0 <SSD1306_Clear+0x38>)
 8000ea2:	f002 ff17 	bl	8003cd4 <memset>
		break;
 8000ea6:	bf00      	nop

	}
}
 8000ea8:	bf00      	nop
 8000eaa:	3708      	adds	r7, #8
 8000eac:	46bd      	mov	sp, r7
 8000eae:	bd80      	pop	{r7, pc}
 8000eb0:	20000098 	.word	0x20000098

08000eb4 <SSD1306_Display>:
//
//Display
//
void SSD1306_Display(void)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	af00      	add	r7, sp, #0
	SSD1306_Command(SSD1306_PAGEADDR);
 8000eb8:	2022      	movs	r0, #34	@ 0x22
 8000eba:	f7ff ff19 	bl	8000cf0 <SSD1306_Command>
	SSD1306_Command(0);                   	// Page start address
 8000ebe:	2000      	movs	r0, #0
 8000ec0:	f7ff ff16 	bl	8000cf0 <SSD1306_Command>
	SSD1306_Command(0xFF);             		// Page end (not really, but works here)
 8000ec4:	20ff      	movs	r0, #255	@ 0xff
 8000ec6:	f7ff ff13 	bl	8000cf0 <SSD1306_Command>
	SSD1306_Command(SSD1306_COLUMNADDR); 	// Column start address
 8000eca:	2021      	movs	r0, #33	@ 0x21
 8000ecc:	f7ff ff10 	bl	8000cf0 <SSD1306_Command>
	SSD1306_Command(0);
 8000ed0:	2000      	movs	r0, #0
 8000ed2:	f7ff ff0d 	bl	8000cf0 <SSD1306_Command>
	SSD1306_Command(SSD1306_LCDWIDTH - 1);	//Column stop address
 8000ed6:	207f      	movs	r0, #127	@ 0x7f
 8000ed8:	f7ff ff0a 	bl	8000cf0 <SSD1306_Command>

	SSD1306_Command(0);           			// Column start
 8000edc:	2000      	movs	r0, #0
 8000ede:	f7ff ff07 	bl	8000cf0 <SSD1306_Command>
	SSD1306_Command((SSD1306_LCDWIDTH - 1)); // Column end address
 8000ee2:	207f      	movs	r0, #127	@ 0x7f
 8000ee4:	f7ff ff04 	bl	8000cf0 <SSD1306_Command>

	SSD1306_Data(Buffer, SSD1306_BUFFER_SIZE);
 8000ee8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000eec:	4802      	ldr	r0, [pc, #8]	@ (8000ef8 <SSD1306_Display+0x44>)
 8000eee:	f7ff ff19 	bl	8000d24 <SSD1306_Data>
}
 8000ef2:	bf00      	nop
 8000ef4:	bd80      	pop	{r7, pc}
 8000ef6:	bf00      	nop
 8000ef8:	20000098 	.word	0x20000098

08000efc <SSD1306_Init>:

void SSD1306_Init(I2C_HandleTypeDef *i2c)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b082      	sub	sp, #8
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
	SSD1306_i2c = i2c;
 8000f04:	4a2a      	ldr	r2, [pc, #168]	@ (8000fb0 <SSD1306_Init+0xb4>)
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	6013      	str	r3, [r2, #0]
	SSD1306_Command(SSD1306_DISPLAYOFF);
 8000f0a:	20ae      	movs	r0, #174	@ 0xae
 8000f0c:	f7ff fef0 	bl	8000cf0 <SSD1306_Command>
	SSD1306_Command(SSD1306_SETDISPLAYCLOCKDIV);
 8000f10:	20d5      	movs	r0, #213	@ 0xd5
 8000f12:	f7ff feed 	bl	8000cf0 <SSD1306_Command>
	SSD1306_Command(0x80);
 8000f16:	2080      	movs	r0, #128	@ 0x80
 8000f18:	f7ff feea 	bl	8000cf0 <SSD1306_Command>
	SSD1306_Command(SSD1306_SETMULTIPLEX);
 8000f1c:	20a8      	movs	r0, #168	@ 0xa8
 8000f1e:	f7ff fee7 	bl	8000cf0 <SSD1306_Command>
	SSD1306_Command(SSD1306_LCDHEIGHT -1);
 8000f22:	203f      	movs	r0, #63	@ 0x3f
 8000f24:	f7ff fee4 	bl	8000cf0 <SSD1306_Command>

	SSD1306_Command(SSD1306_SETDISPLAYOFFSET);
 8000f28:	20d3      	movs	r0, #211	@ 0xd3
 8000f2a:	f7ff fee1 	bl	8000cf0 <SSD1306_Command>
	SSD1306_Command(0x0);
 8000f2e:	2000      	movs	r0, #0
 8000f30:	f7ff fede 	bl	8000cf0 <SSD1306_Command>
	SSD1306_Command(SSD1306_SETSTARTLINE);
 8000f34:	2040      	movs	r0, #64	@ 0x40
 8000f36:	f7ff fedb 	bl	8000cf0 <SSD1306_Command>
	SSD1306_Command(SSD1306_CHARGEPUMP);
 8000f3a:	208d      	movs	r0, #141	@ 0x8d
 8000f3c:	f7ff fed8 	bl	8000cf0 <SSD1306_Command>
	SSD1306_Command(0x14);							//internal power
 8000f40:	2014      	movs	r0, #20
 8000f42:	f7ff fed5 	bl	8000cf0 <SSD1306_Command>

	SSD1306_Command(SSD1306_MEMORYMODE);
 8000f46:	2020      	movs	r0, #32
 8000f48:	f7ff fed2 	bl	8000cf0 <SSD1306_Command>
	SSD1306_Command(0x00);
 8000f4c:	2000      	movs	r0, #0
 8000f4e:	f7ff fecf 	bl	8000cf0 <SSD1306_Command>
	SSD1306_Command(SSD1306_SEGREMAP | 0x1);
 8000f52:	20a1      	movs	r0, #161	@ 0xa1
 8000f54:	f7ff fecc 	bl	8000cf0 <SSD1306_Command>
	SSD1306_Command(SSD1306_COMSCANDEC);
 8000f58:	20c8      	movs	r0, #200	@ 0xc8
 8000f5a:	f7ff fec9 	bl	8000cf0 <SSD1306_Command>

	SSD1306_Command(SSD1306_SETCOMPINS);
 8000f5e:	20da      	movs	r0, #218	@ 0xda
 8000f60:	f7ff fec6 	bl	8000cf0 <SSD1306_Command>
	SSD1306_Command(0x12);
 8000f64:	2012      	movs	r0, #18
 8000f66:	f7ff fec3 	bl	8000cf0 <SSD1306_Command>
	SSD1306_Command(SSD1306_SETCONTRAST);
 8000f6a:	2081      	movs	r0, #129	@ 0x81
 8000f6c:	f7ff fec0 	bl	8000cf0 <SSD1306_Command>
	SSD1306_Command(0xFF);							//contrast value from 0 t0 255
 8000f70:	20ff      	movs	r0, #255	@ 0xff
 8000f72:	f7ff febd 	bl	8000cf0 <SSD1306_Command>

	SSD1306_Command(SSD1306_SETPRECHARGE); // 0xd9
 8000f76:	20d9      	movs	r0, #217	@ 0xd9
 8000f78:	f7ff feba 	bl	8000cf0 <SSD1306_Command>
	SSD1306_Command(0xF1);
 8000f7c:	20f1      	movs	r0, #241	@ 0xf1
 8000f7e:	f7ff feb7 	bl	8000cf0 <SSD1306_Command>

	SSD1306_Command(SSD1306_SETVCOMDETECT); // 0xDB
 8000f82:	20db      	movs	r0, #219	@ 0xdb
 8000f84:	f7ff feb4 	bl	8000cf0 <SSD1306_Command>
	SSD1306_Command(0x40);
 8000f88:	2040      	movs	r0, #64	@ 0x40
 8000f8a:	f7ff feb1 	bl	8000cf0 <SSD1306_Command>
	SSD1306_Command(SSD1306_DISPLAYALLON_RESUME); // 0xA4
 8000f8e:	20a4      	movs	r0, #164	@ 0xa4
 8000f90:	f7ff feae 	bl	8000cf0 <SSD1306_Command>
	SSD1306_Command(SSD1306_NORMALDISPLAY);       // 0xA6
 8000f94:	20a6      	movs	r0, #166	@ 0xa6
 8000f96:	f7ff feab 	bl	8000cf0 <SSD1306_Command>
	SSD1306_Command(SSD1306_DEACTIVATE_SCROLL);
 8000f9a:	202e      	movs	r0, #46	@ 0x2e
 8000f9c:	f7ff fea8 	bl	8000cf0 <SSD1306_Command>

	SSD1306_Command(SSD1306_DISPLAYON); // Main screen turn on
 8000fa0:	20af      	movs	r0, #175	@ 0xaf
 8000fa2:	f7ff fea5 	bl	8000cf0 <SSD1306_Command>

}
 8000fa6:	bf00      	nop
 8000fa8:	3708      	adds	r7, #8
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bd80      	pop	{r7, pc}
 8000fae:	bf00      	nop
 8000fb0:	20000094 	.word	0x20000094

08000fb4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b08a      	sub	sp, #40	@ 0x28
 8000fb8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fba:	f107 0314 	add.w	r3, r7, #20
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	601a      	str	r2, [r3, #0]
 8000fc2:	605a      	str	r2, [r3, #4]
 8000fc4:	609a      	str	r2, [r3, #8]
 8000fc6:	60da      	str	r2, [r3, #12]
 8000fc8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fca:	2300      	movs	r3, #0
 8000fcc:	613b      	str	r3, [r7, #16]
 8000fce:	4b33      	ldr	r3, [pc, #204]	@ (800109c <MX_GPIO_Init+0xe8>)
 8000fd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fd2:	4a32      	ldr	r2, [pc, #200]	@ (800109c <MX_GPIO_Init+0xe8>)
 8000fd4:	f043 0304 	orr.w	r3, r3, #4
 8000fd8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fda:	4b30      	ldr	r3, [pc, #192]	@ (800109c <MX_GPIO_Init+0xe8>)
 8000fdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fde:	f003 0304 	and.w	r3, r3, #4
 8000fe2:	613b      	str	r3, [r7, #16]
 8000fe4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	60fb      	str	r3, [r7, #12]
 8000fea:	4b2c      	ldr	r3, [pc, #176]	@ (800109c <MX_GPIO_Init+0xe8>)
 8000fec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fee:	4a2b      	ldr	r2, [pc, #172]	@ (800109c <MX_GPIO_Init+0xe8>)
 8000ff0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000ff4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ff6:	4b29      	ldr	r3, [pc, #164]	@ (800109c <MX_GPIO_Init+0xe8>)
 8000ff8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ffa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000ffe:	60fb      	str	r3, [r7, #12]
 8001000:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001002:	2300      	movs	r3, #0
 8001004:	60bb      	str	r3, [r7, #8]
 8001006:	4b25      	ldr	r3, [pc, #148]	@ (800109c <MX_GPIO_Init+0xe8>)
 8001008:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800100a:	4a24      	ldr	r2, [pc, #144]	@ (800109c <MX_GPIO_Init+0xe8>)
 800100c:	f043 0301 	orr.w	r3, r3, #1
 8001010:	6313      	str	r3, [r2, #48]	@ 0x30
 8001012:	4b22      	ldr	r3, [pc, #136]	@ (800109c <MX_GPIO_Init+0xe8>)
 8001014:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001016:	f003 0301 	and.w	r3, r3, #1
 800101a:	60bb      	str	r3, [r7, #8]
 800101c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800101e:	2300      	movs	r3, #0
 8001020:	607b      	str	r3, [r7, #4]
 8001022:	4b1e      	ldr	r3, [pc, #120]	@ (800109c <MX_GPIO_Init+0xe8>)
 8001024:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001026:	4a1d      	ldr	r2, [pc, #116]	@ (800109c <MX_GPIO_Init+0xe8>)
 8001028:	f043 0302 	orr.w	r3, r3, #2
 800102c:	6313      	str	r3, [r2, #48]	@ 0x30
 800102e:	4b1b      	ldr	r3, [pc, #108]	@ (800109c <MX_GPIO_Init+0xe8>)
 8001030:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001032:	f003 0302 	and.w	r3, r3, #2
 8001036:	607b      	str	r3, [r7, #4]
 8001038:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800103a:	2200      	movs	r2, #0
 800103c:	2120      	movs	r1, #32
 800103e:	4818      	ldr	r0, [pc, #96]	@ (80010a0 <MX_GPIO_Init+0xec>)
 8001040:	f000 fff4 	bl	800202c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001044:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001048:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800104a:	2300      	movs	r3, #0
 800104c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800104e:	2300      	movs	r3, #0
 8001050:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001052:	f107 0314 	add.w	r3, r7, #20
 8001056:	4619      	mov	r1, r3
 8001058:	4812      	ldr	r0, [pc, #72]	@ (80010a4 <MX_GPIO_Init+0xf0>)
 800105a:	f000 fe4b 	bl	8001cf4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ButtonMiddle_Pin ButtonTop_Pin ButtonBottom_Pin */
  GPIO_InitStruct.Pin = ButtonMiddle_Pin|ButtonTop_Pin|ButtonBottom_Pin;
 800105e:	2313      	movs	r3, #19
 8001060:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001062:	2300      	movs	r3, #0
 8001064:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001066:	2301      	movs	r3, #1
 8001068:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800106a:	f107 0314 	add.w	r3, r7, #20
 800106e:	4619      	mov	r1, r3
 8001070:	480b      	ldr	r0, [pc, #44]	@ (80010a0 <MX_GPIO_Init+0xec>)
 8001072:	f000 fe3f 	bl	8001cf4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001076:	2320      	movs	r3, #32
 8001078:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800107a:	2301      	movs	r3, #1
 800107c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800107e:	2300      	movs	r3, #0
 8001080:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001082:	2300      	movs	r3, #0
 8001084:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001086:	f107 0314 	add.w	r3, r7, #20
 800108a:	4619      	mov	r1, r3
 800108c:	4804      	ldr	r0, [pc, #16]	@ (80010a0 <MX_GPIO_Init+0xec>)
 800108e:	f000 fe31 	bl	8001cf4 <HAL_GPIO_Init>

}
 8001092:	bf00      	nop
 8001094:	3728      	adds	r7, #40	@ 0x28
 8001096:	46bd      	mov	sp, r7
 8001098:	bd80      	pop	{r7, pc}
 800109a:	bf00      	nop
 800109c:	40023800 	.word	0x40023800
 80010a0:	40020000 	.word	0x40020000
 80010a4:	40020800 	.word	0x40020800

080010a8 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80010ac:	4b12      	ldr	r3, [pc, #72]	@ (80010f8 <MX_I2C1_Init+0x50>)
 80010ae:	4a13      	ldr	r2, [pc, #76]	@ (80010fc <MX_I2C1_Init+0x54>)
 80010b0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80010b2:	4b11      	ldr	r3, [pc, #68]	@ (80010f8 <MX_I2C1_Init+0x50>)
 80010b4:	4a12      	ldr	r2, [pc, #72]	@ (8001100 <MX_I2C1_Init+0x58>)
 80010b6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80010b8:	4b0f      	ldr	r3, [pc, #60]	@ (80010f8 <MX_I2C1_Init+0x50>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80010be:	4b0e      	ldr	r3, [pc, #56]	@ (80010f8 <MX_I2C1_Init+0x50>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80010c4:	4b0c      	ldr	r3, [pc, #48]	@ (80010f8 <MX_I2C1_Init+0x50>)
 80010c6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80010ca:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80010cc:	4b0a      	ldr	r3, [pc, #40]	@ (80010f8 <MX_I2C1_Init+0x50>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80010d2:	4b09      	ldr	r3, [pc, #36]	@ (80010f8 <MX_I2C1_Init+0x50>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80010d8:	4b07      	ldr	r3, [pc, #28]	@ (80010f8 <MX_I2C1_Init+0x50>)
 80010da:	2200      	movs	r2, #0
 80010dc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80010de:	4b06      	ldr	r3, [pc, #24]	@ (80010f8 <MX_I2C1_Init+0x50>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80010e4:	4804      	ldr	r0, [pc, #16]	@ (80010f8 <MX_I2C1_Init+0x50>)
 80010e6:	f000 ffd5 	bl	8002094 <HAL_I2C_Init>
 80010ea:	4603      	mov	r3, r0
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d001      	beq.n	80010f4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80010f0:	f000 fb14 	bl	800171c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80010f4:	bf00      	nop
 80010f6:	bd80      	pop	{r7, pc}
 80010f8:	20000498 	.word	0x20000498
 80010fc:	40005400 	.word	0x40005400
 8001100:	000186a0 	.word	0x000186a0

08001104 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b08a      	sub	sp, #40	@ 0x28
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800110c:	f107 0314 	add.w	r3, r7, #20
 8001110:	2200      	movs	r2, #0
 8001112:	601a      	str	r2, [r3, #0]
 8001114:	605a      	str	r2, [r3, #4]
 8001116:	609a      	str	r2, [r3, #8]
 8001118:	60da      	str	r2, [r3, #12]
 800111a:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	4a19      	ldr	r2, [pc, #100]	@ (8001188 <HAL_I2C_MspInit+0x84>)
 8001122:	4293      	cmp	r3, r2
 8001124:	d12c      	bne.n	8001180 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001126:	2300      	movs	r3, #0
 8001128:	613b      	str	r3, [r7, #16]
 800112a:	4b18      	ldr	r3, [pc, #96]	@ (800118c <HAL_I2C_MspInit+0x88>)
 800112c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800112e:	4a17      	ldr	r2, [pc, #92]	@ (800118c <HAL_I2C_MspInit+0x88>)
 8001130:	f043 0302 	orr.w	r3, r3, #2
 8001134:	6313      	str	r3, [r2, #48]	@ 0x30
 8001136:	4b15      	ldr	r3, [pc, #84]	@ (800118c <HAL_I2C_MspInit+0x88>)
 8001138:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800113a:	f003 0302 	and.w	r3, r3, #2
 800113e:	613b      	str	r3, [r7, #16]
 8001140:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001142:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001146:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001148:	2312      	movs	r3, #18
 800114a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800114c:	2300      	movs	r3, #0
 800114e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001150:	2303      	movs	r3, #3
 8001152:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001154:	2304      	movs	r3, #4
 8001156:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001158:	f107 0314 	add.w	r3, r7, #20
 800115c:	4619      	mov	r1, r3
 800115e:	480c      	ldr	r0, [pc, #48]	@ (8001190 <HAL_I2C_MspInit+0x8c>)
 8001160:	f000 fdc8 	bl	8001cf4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001164:	2300      	movs	r3, #0
 8001166:	60fb      	str	r3, [r7, #12]
 8001168:	4b08      	ldr	r3, [pc, #32]	@ (800118c <HAL_I2C_MspInit+0x88>)
 800116a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800116c:	4a07      	ldr	r2, [pc, #28]	@ (800118c <HAL_I2C_MspInit+0x88>)
 800116e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001172:	6413      	str	r3, [r2, #64]	@ 0x40
 8001174:	4b05      	ldr	r3, [pc, #20]	@ (800118c <HAL_I2C_MspInit+0x88>)
 8001176:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001178:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800117c:	60fb      	str	r3, [r7, #12]
 800117e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001180:	bf00      	nop
 8001182:	3728      	adds	r7, #40	@ 0x28
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}
 8001188:	40005400 	.word	0x40005400
 800118c:	40023800 	.word	0x40023800
 8001190:	40020400 	.word	0x40020400

08001194 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b082      	sub	sp, #8
 8001198:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800119a:	f000 fc53 	bl	8001a44 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800119e:	f000 f8a5 	bl	80012ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011a2:	f7ff ff07 	bl	8000fb4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80011a6:	f000 fbb1 	bl	800190c <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80011aa:	f7ff ff7d 	bl	80010a8 <MX_I2C1_Init>
  MX_RTC_Init();
 80011ae:	f000 fabb 	bl	8001728 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  //Init middle button
  ButtonInit(&ButtonMiddle, ButtonMiddle_GPIO_Port, ButtonMiddle_Pin, TimerDebounce,TimerLongPress, TimerRepeat);
 80011b2:	4b3a      	ldr	r3, [pc, #232]	@ (800129c <main+0x108>)
 80011b4:	6819      	ldr	r1, [r3, #0]
 80011b6:	4b3a      	ldr	r3, [pc, #232]	@ (80012a0 <main+0x10c>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	4a3a      	ldr	r2, [pc, #232]	@ (80012a4 <main+0x110>)
 80011bc:	6812      	ldr	r2, [r2, #0]
 80011be:	9201      	str	r2, [sp, #4]
 80011c0:	9300      	str	r3, [sp, #0]
 80011c2:	460b      	mov	r3, r1
 80011c4:	2201      	movs	r2, #1
 80011c6:	4938      	ldr	r1, [pc, #224]	@ (80012a8 <main+0x114>)
 80011c8:	4838      	ldr	r0, [pc, #224]	@ (80012ac <main+0x118>)
 80011ca:	f7ff f9ef 	bl	80005ac <ButtonInit>
  ButtonRegisterPressCallback(&ButtonMiddle, ButtonMidPress);
 80011ce:	4938      	ldr	r1, [pc, #224]	@ (80012b0 <main+0x11c>)
 80011d0:	4836      	ldr	r0, [pc, #216]	@ (80012ac <main+0x118>)
 80011d2:	f7ff fa0b 	bl	80005ec <ButtonRegisterPressCallback>
  ButtonRegisterLongPressCallback(&ButtonMiddle, ButtonMidLongPress);
 80011d6:	4937      	ldr	r1, [pc, #220]	@ (80012b4 <main+0x120>)
 80011d8:	4834      	ldr	r0, [pc, #208]	@ (80012ac <main+0x118>)
 80011da:	f7ff fa15 	bl	8000608 <ButtonRegisterLongPressCallback>
  ButtonRegisterRepeatCallback(&ButtonMiddle, ToggleLed);
 80011de:	4936      	ldr	r1, [pc, #216]	@ (80012b8 <main+0x124>)
 80011e0:	4832      	ldr	r0, [pc, #200]	@ (80012ac <main+0x118>)
 80011e2:	f7ff fa1f 	bl	8000624 <ButtonRegisterRepeatCallback>
  ButtonRegisterGoToIdleCallback(&ButtonMiddle, TurnOffLed);
 80011e6:	4935      	ldr	r1, [pc, #212]	@ (80012bc <main+0x128>)
 80011e8:	4830      	ldr	r0, [pc, #192]	@ (80012ac <main+0x118>)
 80011ea:	f7ff fa29 	bl	8000640 <ButtonRegisterGoToIdleCallback>

  //Init top button
  ButtonInit(&ButtonTop, ButtonTop_GPIO_Port, ButtonTop_Pin, TimerDebounce, TimerLongPress, TimerRepeat);
 80011ee:	4b2b      	ldr	r3, [pc, #172]	@ (800129c <main+0x108>)
 80011f0:	6819      	ldr	r1, [r3, #0]
 80011f2:	4b2b      	ldr	r3, [pc, #172]	@ (80012a0 <main+0x10c>)
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	4a2b      	ldr	r2, [pc, #172]	@ (80012a4 <main+0x110>)
 80011f8:	6812      	ldr	r2, [r2, #0]
 80011fa:	9201      	str	r2, [sp, #4]
 80011fc:	9300      	str	r3, [sp, #0]
 80011fe:	460b      	mov	r3, r1
 8001200:	2202      	movs	r2, #2
 8001202:	4929      	ldr	r1, [pc, #164]	@ (80012a8 <main+0x114>)
 8001204:	482e      	ldr	r0, [pc, #184]	@ (80012c0 <main+0x12c>)
 8001206:	f7ff f9d1 	bl	80005ac <ButtonInit>
  ButtonRegisterPressCallback(&ButtonTop, ButtonTopPress);
 800120a:	492e      	ldr	r1, [pc, #184]	@ (80012c4 <main+0x130>)
 800120c:	482c      	ldr	r0, [pc, #176]	@ (80012c0 <main+0x12c>)
 800120e:	f7ff f9ed 	bl	80005ec <ButtonRegisterPressCallback>
  ButtonRegisterLongPressCallback(&ButtonTop, ButtonTopLongPress);
 8001212:	492d      	ldr	r1, [pc, #180]	@ (80012c8 <main+0x134>)
 8001214:	482a      	ldr	r0, [pc, #168]	@ (80012c0 <main+0x12c>)
 8001216:	f7ff f9f7 	bl	8000608 <ButtonRegisterLongPressCallback>
  ButtonRegisterRepeatCallback(&ButtonTop, ButtonTopRepeat);
 800121a:	492c      	ldr	r1, [pc, #176]	@ (80012cc <main+0x138>)
 800121c:	4828      	ldr	r0, [pc, #160]	@ (80012c0 <main+0x12c>)
 800121e:	f7ff fa01 	bl	8000624 <ButtonRegisterRepeatCallback>
  ButtonRegisterGoToIdleCallback(&ButtonTop, TurnOffLed);
 8001222:	4926      	ldr	r1, [pc, #152]	@ (80012bc <main+0x128>)
 8001224:	4826      	ldr	r0, [pc, #152]	@ (80012c0 <main+0x12c>)
 8001226:	f7ff fa0b 	bl	8000640 <ButtonRegisterGoToIdleCallback>

  //Init Bottom Button
  ButtonInit(&ButtonBottom, ButtonBottom_GPIO_Port, ButtonBottom_Pin, TimerDebounce, TimerLongPress, TimerRepeat);
 800122a:	4b1c      	ldr	r3, [pc, #112]	@ (800129c <main+0x108>)
 800122c:	6819      	ldr	r1, [r3, #0]
 800122e:	4b1c      	ldr	r3, [pc, #112]	@ (80012a0 <main+0x10c>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	4a1c      	ldr	r2, [pc, #112]	@ (80012a4 <main+0x110>)
 8001234:	6812      	ldr	r2, [r2, #0]
 8001236:	9201      	str	r2, [sp, #4]
 8001238:	9300      	str	r3, [sp, #0]
 800123a:	460b      	mov	r3, r1
 800123c:	2210      	movs	r2, #16
 800123e:	491a      	ldr	r1, [pc, #104]	@ (80012a8 <main+0x114>)
 8001240:	4823      	ldr	r0, [pc, #140]	@ (80012d0 <main+0x13c>)
 8001242:	f7ff f9b3 	bl	80005ac <ButtonInit>
  ButtonRegisterPressCallback(&ButtonBottom, ButtonBottomPress);
 8001246:	4923      	ldr	r1, [pc, #140]	@ (80012d4 <main+0x140>)
 8001248:	4821      	ldr	r0, [pc, #132]	@ (80012d0 <main+0x13c>)
 800124a:	f7ff f9cf 	bl	80005ec <ButtonRegisterPressCallback>
  ButtonRegisterLongPressCallback(&ButtonBottom, ButtonBottomLongPress);
 800124e:	4922      	ldr	r1, [pc, #136]	@ (80012d8 <main+0x144>)
 8001250:	481f      	ldr	r0, [pc, #124]	@ (80012d0 <main+0x13c>)
 8001252:	f7ff f9d9 	bl	8000608 <ButtonRegisterLongPressCallback>
  ButtonRegisterRepeatCallback(&ButtonBottom, ButtonBottomRepeat);
 8001256:	4921      	ldr	r1, [pc, #132]	@ (80012dc <main+0x148>)
 8001258:	481d      	ldr	r0, [pc, #116]	@ (80012d0 <main+0x13c>)
 800125a:	f7ff f9e3 	bl	8000624 <ButtonRegisterRepeatCallback>
  ButtonRegisterGoToIdleCallback(&ButtonBottom, TurnOffLed);
 800125e:	4917      	ldr	r1, [pc, #92]	@ (80012bc <main+0x128>)
 8001260:	481b      	ldr	r0, [pc, #108]	@ (80012d0 <main+0x13c>)
 8001262:	f7ff f9ed 	bl	8000640 <ButtonRegisterGoToIdleCallback>


  GFX_SetFont(font_8x5);
 8001266:	481e      	ldr	r0, [pc, #120]	@ (80012e0 <main+0x14c>)
 8001268:	f7ff fb10 	bl	800088c <GFX_SetFont>
  SSD1306_Init(&hi2c1);
 800126c:	481d      	ldr	r0, [pc, #116]	@ (80012e4 <main+0x150>)
 800126e:	f7ff fe45 	bl	8000efc <SSD1306_Init>
  UpdateDisplay();
 8001272:	f000 f8a7 	bl	80013c4 <UpdateDisplay>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	 // HAL_GPIO_WritePin( , GPIO_Pin, PinState), GPIO_Pin, PinState);
	 ButtonTask (&ButtonMiddle);
 8001276:	480d      	ldr	r0, [pc, #52]	@ (80012ac <main+0x118>)
 8001278:	f7ff fada 	bl	8000830 <ButtonTask>
	 ButtonTask (&ButtonTop);
 800127c:	4810      	ldr	r0, [pc, #64]	@ (80012c0 <main+0x12c>)
 800127e:	f7ff fad7 	bl	8000830 <ButtonTask>
	 ButtonTask (&ButtonBottom);
 8001282:	4813      	ldr	r0, [pc, #76]	@ (80012d0 <main+0x13c>)
 8001284:	f7ff fad4 	bl	8000830 <ButtonTask>
	 if(App.DispalyNeedsUpdate == 1)
 8001288:	4b17      	ldr	r3, [pc, #92]	@ (80012e8 <main+0x154>)
 800128a:	791b      	ldrb	r3, [r3, #4]
 800128c:	2b01      	cmp	r3, #1
 800128e:	d1f2      	bne.n	8001276 <main+0xe2>
	 {
		 App.DispalyNeedsUpdate = 0;
 8001290:	4b15      	ldr	r3, [pc, #84]	@ (80012e8 <main+0x154>)
 8001292:	2200      	movs	r2, #0
 8001294:	711a      	strb	r2, [r3, #4]
		 UpdateDisplay();
 8001296:	f000 f895 	bl	80013c4 <UpdateDisplay>
	 ButtonTask (&ButtonMiddle);
 800129a:	e7ec      	b.n	8001276 <main+0xe2>
 800129c:	20000004 	.word	0x20000004
 80012a0:	20000008 	.word	0x20000008
 80012a4:	2000000c 	.word	0x2000000c
 80012a8:	40020000 	.word	0x40020000
 80012ac:	200004ec 	.word	0x200004ec
 80012b0:	080015f5 	.word	0x080015f5
 80012b4:	08001631 	.word	0x08001631
 80012b8:	080016d9 	.word	0x080016d9
 80012bc:	08001705 	.word	0x08001705
 80012c0:	20000518 	.word	0x20000518
 80012c4:	08001665 	.word	0x08001665
 80012c8:	08001677 	.word	0x08001677
 80012cc:	08001689 	.word	0x08001689
 80012d0:	20000544 	.word	0x20000544
 80012d4:	0800169b 	.word	0x0800169b
 80012d8:	080016af 	.word	0x080016af
 80012dc:	080016c3 	.word	0x080016c3
 80012e0:	08004608 	.word	0x08004608
 80012e4:	20000498 	.word	0x20000498
 80012e8:	20000010 	.word	0x20000010

080012ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b094      	sub	sp, #80	@ 0x50
 80012f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012f2:	f107 0320 	add.w	r3, r7, #32
 80012f6:	2230      	movs	r2, #48	@ 0x30
 80012f8:	2100      	movs	r1, #0
 80012fa:	4618      	mov	r0, r3
 80012fc:	f002 fcea 	bl	8003cd4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001300:	f107 030c 	add.w	r3, r7, #12
 8001304:	2200      	movs	r2, #0
 8001306:	601a      	str	r2, [r3, #0]
 8001308:	605a      	str	r2, [r3, #4]
 800130a:	609a      	str	r2, [r3, #8]
 800130c:	60da      	str	r2, [r3, #12]
 800130e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001310:	2300      	movs	r3, #0
 8001312:	60bb      	str	r3, [r7, #8]
 8001314:	4b29      	ldr	r3, [pc, #164]	@ (80013bc <SystemClock_Config+0xd0>)
 8001316:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001318:	4a28      	ldr	r2, [pc, #160]	@ (80013bc <SystemClock_Config+0xd0>)
 800131a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800131e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001320:	4b26      	ldr	r3, [pc, #152]	@ (80013bc <SystemClock_Config+0xd0>)
 8001322:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001324:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001328:	60bb      	str	r3, [r7, #8]
 800132a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800132c:	2300      	movs	r3, #0
 800132e:	607b      	str	r3, [r7, #4]
 8001330:	4b23      	ldr	r3, [pc, #140]	@ (80013c0 <SystemClock_Config+0xd4>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	4a22      	ldr	r2, [pc, #136]	@ (80013c0 <SystemClock_Config+0xd4>)
 8001336:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800133a:	6013      	str	r3, [r2, #0]
 800133c:	4b20      	ldr	r3, [pc, #128]	@ (80013c0 <SystemClock_Config+0xd4>)
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001344:	607b      	str	r3, [r7, #4]
 8001346:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8001348:	2306      	movs	r3, #6
 800134a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800134c:	2301      	movs	r3, #1
 800134e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001350:	2301      	movs	r3, #1
 8001352:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001354:	2310      	movs	r3, #16
 8001356:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001358:	2302      	movs	r3, #2
 800135a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800135c:	2300      	movs	r3, #0
 800135e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001360:	2310      	movs	r3, #16
 8001362:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001364:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001368:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800136a:	2304      	movs	r3, #4
 800136c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800136e:	2304      	movs	r3, #4
 8001370:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001372:	f107 0320 	add.w	r3, r7, #32
 8001376:	4618      	mov	r0, r3
 8001378:	f001 fb3a 	bl	80029f0 <HAL_RCC_OscConfig>
 800137c:	4603      	mov	r3, r0
 800137e:	2b00      	cmp	r3, #0
 8001380:	d001      	beq.n	8001386 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001382:	f000 f9cb 	bl	800171c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001386:	230f      	movs	r3, #15
 8001388:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800138a:	2302      	movs	r3, #2
 800138c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800138e:	2300      	movs	r3, #0
 8001390:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001392:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001396:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001398:	2300      	movs	r3, #0
 800139a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800139c:	f107 030c 	add.w	r3, r7, #12
 80013a0:	2102      	movs	r1, #2
 80013a2:	4618      	mov	r0, r3
 80013a4:	f001 fd9c 	bl	8002ee0 <HAL_RCC_ClockConfig>
 80013a8:	4603      	mov	r3, r0
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d001      	beq.n	80013b2 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80013ae:	f000 f9b5 	bl	800171c <Error_Handler>
  }
}
 80013b2:	bf00      	nop
 80013b4:	3750      	adds	r7, #80	@ 0x50
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bd80      	pop	{r7, pc}
 80013ba:	bf00      	nop
 80013bc:	40023800 	.word	0x40023800
 80013c0:	40007000 	.word	0x40007000

080013c4 <UpdateDisplay>:

/* USER CODE BEGIN 4 */
void UpdateDisplay()
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b082      	sub	sp, #8
 80013c8:	af02      	add	r7, sp, #8
	if(App.CurrentMode == NORMAL_MODE)
 80013ca:	4b33      	ldr	r3, [pc, #204]	@ (8001498 <UpdateDisplay+0xd4>)
 80013cc:	795b      	ldrb	r3, [r3, #5]
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d125      	bne.n	800141e <UpdateDisplay+0x5a>
	{
		SSD1306_Clear(BLACK);
 80013d2:	2000      	movs	r0, #0
 80013d4:	f7ff fd50 	bl	8000e78 <SSD1306_Clear>
		GFX_DrawRectangle(0, 0, 128, 63, PIXEL_WHITE);
 80013d8:	2301      	movs	r3, #1
 80013da:	9300      	str	r3, [sp, #0]
 80013dc:	233f      	movs	r3, #63	@ 0x3f
 80013de:	2280      	movs	r2, #128	@ 0x80
 80013e0:	2100      	movs	r1, #0
 80013e2:	2000      	movs	r0, #0
 80013e4:	f7ff fc34 	bl	8000c50 <GFX_DrawRectangle>

		DrawMenuItem(5, "WORK", App.WorkTime, 0);
 80013e8:	4b2b      	ldr	r3, [pc, #172]	@ (8001498 <UpdateDisplay+0xd4>)
 80013ea:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013ee:	b29a      	uxth	r2, r3
 80013f0:	2300      	movs	r3, #0
 80013f2:	492a      	ldr	r1, [pc, #168]	@ (800149c <UpdateDisplay+0xd8>)
 80013f4:	2005      	movs	r0, #5
 80013f6:	f000 f859 	bl	80014ac <DrawMenuItem>
		DrawMenuItem(17, "RELAX", App.RelaxTime, 0);
 80013fa:	4b27      	ldr	r3, [pc, #156]	@ (8001498 <UpdateDisplay+0xd4>)
 80013fc:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001400:	b29a      	uxth	r2, r3
 8001402:	2300      	movs	r3, #0
 8001404:	4926      	ldr	r1, [pc, #152]	@ (80014a0 <UpdateDisplay+0xdc>)
 8001406:	2011      	movs	r0, #17
 8001408:	f000 f850 	bl	80014ac <DrawMenuItem>
		DrawMenuItem(29, "START", 0, 0);
 800140c:	2300      	movs	r3, #0
 800140e:	2200      	movs	r2, #0
 8001410:	4924      	ldr	r1, [pc, #144]	@ (80014a4 <UpdateDisplay+0xe0>)
 8001412:	201d      	movs	r0, #29
 8001414:	f000 f84a 	bl	80014ac <DrawMenuItem>

		SSD1306_Display();
 8001418:	f7ff fd4c 	bl	8000eb4 <SSD1306_Display>

			SSD1306_Display();
		}
	}

}
 800141c:	e038      	b.n	8001490 <UpdateDisplay+0xcc>
		if(App.EditTarget == TARGET_WORK)	//if work is selected
 800141e:	4b1e      	ldr	r3, [pc, #120]	@ (8001498 <UpdateDisplay+0xd4>)
 8001420:	799b      	ldrb	r3, [r3, #6]
 8001422:	2b00      	cmp	r3, #0
 8001424:	d11a      	bne.n	800145c <UpdateDisplay+0x98>
			SSD1306_Clear(BLACK);
 8001426:	2000      	movs	r0, #0
 8001428:	f7ff fd26 	bl	8000e78 <SSD1306_Clear>
			GFX_SetFont(font_8x5);
 800142c:	481e      	ldr	r0, [pc, #120]	@ (80014a8 <UpdateDisplay+0xe4>)
 800142e:	f7ff fa2d 	bl	800088c <GFX_SetFont>
			DrawMenuItem(5, "WORK", App.WorkTime, 1);
 8001432:	4b19      	ldr	r3, [pc, #100]	@ (8001498 <UpdateDisplay+0xd4>)
 8001434:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001438:	b29a      	uxth	r2, r3
 800143a:	2301      	movs	r3, #1
 800143c:	4917      	ldr	r1, [pc, #92]	@ (800149c <UpdateDisplay+0xd8>)
 800143e:	2005      	movs	r0, #5
 8001440:	f000 f834 	bl	80014ac <DrawMenuItem>
			DrawMenuItem(17, "RELAX", App.RelaxTime, 0);
 8001444:	4b14      	ldr	r3, [pc, #80]	@ (8001498 <UpdateDisplay+0xd4>)
 8001446:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800144a:	b29a      	uxth	r2, r3
 800144c:	2300      	movs	r3, #0
 800144e:	4914      	ldr	r1, [pc, #80]	@ (80014a0 <UpdateDisplay+0xdc>)
 8001450:	2011      	movs	r0, #17
 8001452:	f000 f82b 	bl	80014ac <DrawMenuItem>
			SSD1306_Display();
 8001456:	f7ff fd2d 	bl	8000eb4 <SSD1306_Display>
}
 800145a:	e019      	b.n	8001490 <UpdateDisplay+0xcc>
			SSD1306_Clear(BLACK);
 800145c:	2000      	movs	r0, #0
 800145e:	f7ff fd0b 	bl	8000e78 <SSD1306_Clear>
			GFX_SetFont(font_8x5);
 8001462:	4811      	ldr	r0, [pc, #68]	@ (80014a8 <UpdateDisplay+0xe4>)
 8001464:	f7ff fa12 	bl	800088c <GFX_SetFont>
			DrawMenuItem(5, "WORK", App.WorkTime, 0);
 8001468:	4b0b      	ldr	r3, [pc, #44]	@ (8001498 <UpdateDisplay+0xd4>)
 800146a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800146e:	b29a      	uxth	r2, r3
 8001470:	2300      	movs	r3, #0
 8001472:	490a      	ldr	r1, [pc, #40]	@ (800149c <UpdateDisplay+0xd8>)
 8001474:	2005      	movs	r0, #5
 8001476:	f000 f819 	bl	80014ac <DrawMenuItem>
			DrawMenuItem(17, "RELAX", App.RelaxTime, 1);
 800147a:	4b07      	ldr	r3, [pc, #28]	@ (8001498 <UpdateDisplay+0xd4>)
 800147c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001480:	b29a      	uxth	r2, r3
 8001482:	2301      	movs	r3, #1
 8001484:	4906      	ldr	r1, [pc, #24]	@ (80014a0 <UpdateDisplay+0xdc>)
 8001486:	2011      	movs	r0, #17
 8001488:	f000 f810 	bl	80014ac <DrawMenuItem>
			SSD1306_Display();
 800148c:	f7ff fd12 	bl	8000eb4 <SSD1306_Display>
}
 8001490:	bf00      	nop
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}
 8001496:	bf00      	nop
 8001498:	20000010 	.word	0x20000010
 800149c:	080045e8 	.word	0x080045e8
 80014a0:	080045f0 	.word	0x080045f0
 80014a4:	080045f8 	.word	0x080045f8
 80014a8:	08004608 	.word	0x08004608

080014ac <DrawMenuItem>:
void DrawMenuItem(uint8_t y, char* Label, uint16_t Value, uint8_t IsSelected)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b08e      	sub	sp, #56	@ 0x38
 80014b0:	af02      	add	r7, sp, #8
 80014b2:	6039      	str	r1, [r7, #0]
 80014b4:	4611      	mov	r1, r2
 80014b6:	461a      	mov	r2, r3
 80014b8:	4603      	mov	r3, r0
 80014ba:	71fb      	strb	r3, [r7, #7]
 80014bc:	460b      	mov	r3, r1
 80014be:	80bb      	strh	r3, [r7, #4]
 80014c0:	4613      	mov	r3, r2
 80014c2:	71bb      	strb	r3, [r7, #6]
	char TempBuffer[32];
	uint8_t Length;
	uint8_t x = 10;
 80014c4:	230a      	movs	r3, #10
 80014c6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	Length = sprintf(TempBuffer, "%s: %d", Label, Value);
 80014ca:	88bb      	ldrh	r3, [r7, #4]
 80014cc:	f107 000c 	add.w	r0, r7, #12
 80014d0:	683a      	ldr	r2, [r7, #0]
 80014d2:	491b      	ldr	r1, [pc, #108]	@ (8001540 <DrawMenuItem+0x94>)
 80014d4:	f002 fbdc 	bl	8003c90 <siprintf>
 80014d8:	4603      	mov	r3, r0
 80014da:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

	if(IsSelected)
 80014de:	79bb      	ldrb	r3, [r7, #6]
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d01e      	beq.n	8001522 <DrawMenuItem+0x76>
	{
		GFX_DrawFillRectangle(x - 2 , y - 2, Length * 6 + 4, 8 + 4, PIXEL_WHITE);
 80014e4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80014e8:	1e98      	subs	r0, r3, #2
 80014ea:	79fb      	ldrb	r3, [r7, #7]
 80014ec:	1e99      	subs	r1, r3, #2
 80014ee:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80014f2:	b29b      	uxth	r3, r3
 80014f4:	461a      	mov	r2, r3
 80014f6:	0052      	lsls	r2, r2, #1
 80014f8:	4413      	add	r3, r2
 80014fa:	005b      	lsls	r3, r3, #1
 80014fc:	b29b      	uxth	r3, r3
 80014fe:	3304      	adds	r3, #4
 8001500:	b29a      	uxth	r2, r3
 8001502:	2301      	movs	r3, #1
 8001504:	9300      	str	r3, [sp, #0]
 8001506:	230c      	movs	r3, #12
 8001508:	f7ff fbcf 	bl	8000caa <GFX_DrawFillRectangle>
		GFX_DrawString(x, y, TempBuffer, PIXEL_BLACK, 1);	//black text
 800150c:	f897 002f 	ldrb.w	r0, [r7, #47]	@ 0x2f
 8001510:	79f9      	ldrb	r1, [r7, #7]
 8001512:	f107 020c 	add.w	r2, r7, #12
 8001516:	2301      	movs	r3, #1
 8001518:	9300      	str	r3, [sp, #0]
 800151a:	2300      	movs	r3, #0
 800151c:	f7ff fa80 	bl	8000a20 <GFX_DrawString>
	}
	else
	{
		GFX_DrawString(x, y, TempBuffer, PIXEL_WHITE, 0);	//white text
	}
}
 8001520:	e009      	b.n	8001536 <DrawMenuItem+0x8a>
		GFX_DrawString(x, y, TempBuffer, PIXEL_WHITE, 0);	//white text
 8001522:	f897 002f 	ldrb.w	r0, [r7, #47]	@ 0x2f
 8001526:	79f9      	ldrb	r1, [r7, #7]
 8001528:	f107 020c 	add.w	r2, r7, #12
 800152c:	2300      	movs	r3, #0
 800152e:	9300      	str	r3, [sp, #0]
 8001530:	2301      	movs	r3, #1
 8001532:	f7ff fa75 	bl	8000a20 <GFX_DrawString>
}
 8001536:	bf00      	nop
 8001538:	3730      	adds	r7, #48	@ 0x30
 800153a:	46bd      	mov	sp, r7
 800153c:	bd80      	pop	{r7, pc}
 800153e:	bf00      	nop
 8001540:	08004600 	.word	0x08004600

08001544 <ModifyWorkTime>:
void ModifyWorkTime(int8_t ChangeTimeAmount)
{
 8001544:	b480      	push	{r7}
 8001546:	b083      	sub	sp, #12
 8001548:	af00      	add	r7, sp, #0
 800154a:	4603      	mov	r3, r0
 800154c:	71fb      	strb	r3, [r7, #7]
	if(App.CurrentMode != EDIT_MODE) return;
 800154e:	4b28      	ldr	r3, [pc, #160]	@ (80015f0 <ModifyWorkTime+0xac>)
 8001550:	795b      	ldrb	r3, [r3, #5]
 8001552:	2b01      	cmp	r3, #1
 8001554:	d146      	bne.n	80015e4 <ModifyWorkTime+0xa0>
	if(App.EditTarget == TARGET_WORK)
 8001556:	4b26      	ldr	r3, [pc, #152]	@ (80015f0 <ModifyWorkTime+0xac>)
 8001558:	799b      	ldrb	r3, [r3, #6]
 800155a:	2b00      	cmp	r3, #0
 800155c:	d10c      	bne.n	8001578 <ModifyWorkTime+0x34>
	{
		App.WorkTime += ChangeTimeAmount;
 800155e:	4b24      	ldr	r3, [pc, #144]	@ (80015f0 <ModifyWorkTime+0xac>)
 8001560:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001564:	b29a      	uxth	r2, r3
 8001566:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800156a:	b29b      	uxth	r3, r3
 800156c:	4413      	add	r3, r2
 800156e:	b29b      	uxth	r3, r3
 8001570:	b21a      	sxth	r2, r3
 8001572:	4b1f      	ldr	r3, [pc, #124]	@ (80015f0 <ModifyWorkTime+0xac>)
 8001574:	801a      	strh	r2, [r3, #0]
 8001576:	e00b      	b.n	8001590 <ModifyWorkTime+0x4c>
	}
	else
	{
		App.RelaxTime += ChangeTimeAmount;
 8001578:	4b1d      	ldr	r3, [pc, #116]	@ (80015f0 <ModifyWorkTime+0xac>)
 800157a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800157e:	b29a      	uxth	r2, r3
 8001580:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001584:	b29b      	uxth	r3, r3
 8001586:	4413      	add	r3, r2
 8001588:	b29b      	uxth	r3, r3
 800158a:	b21a      	sxth	r2, r3
 800158c:	4b18      	ldr	r3, [pc, #96]	@ (80015f0 <ModifyWorkTime+0xac>)
 800158e:	805a      	strh	r2, [r3, #2]
	}

	if (App.WorkTime < 0){App.WorkTime = 0;}
 8001590:	4b17      	ldr	r3, [pc, #92]	@ (80015f0 <ModifyWorkTime+0xac>)
 8001592:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001596:	2b00      	cmp	r3, #0
 8001598:	da03      	bge.n	80015a2 <ModifyWorkTime+0x5e>
 800159a:	4b15      	ldr	r3, [pc, #84]	@ (80015f0 <ModifyWorkTime+0xac>)
 800159c:	2200      	movs	r2, #0
 800159e:	801a      	strh	r2, [r3, #0]
 80015a0:	e009      	b.n	80015b6 <ModifyWorkTime+0x72>
	else if (App.WorkTime > 999){App.WorkTime = 999;}
 80015a2:	4b13      	ldr	r3, [pc, #76]	@ (80015f0 <ModifyWorkTime+0xac>)
 80015a4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015a8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80015ac:	db03      	blt.n	80015b6 <ModifyWorkTime+0x72>
 80015ae:	4b10      	ldr	r3, [pc, #64]	@ (80015f0 <ModifyWorkTime+0xac>)
 80015b0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80015b4:	801a      	strh	r2, [r3, #0]
	if (App.RelaxTime < 0){App.RelaxTime = 0;}
 80015b6:	4b0e      	ldr	r3, [pc, #56]	@ (80015f0 <ModifyWorkTime+0xac>)
 80015b8:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80015bc:	2b00      	cmp	r3, #0
 80015be:	da03      	bge.n	80015c8 <ModifyWorkTime+0x84>
 80015c0:	4b0b      	ldr	r3, [pc, #44]	@ (80015f0 <ModifyWorkTime+0xac>)
 80015c2:	2200      	movs	r2, #0
 80015c4:	805a      	strh	r2, [r3, #2]
 80015c6:	e009      	b.n	80015dc <ModifyWorkTime+0x98>
	else if (App.RelaxTime > 999){App.RelaxTime = 999;}
 80015c8:	4b09      	ldr	r3, [pc, #36]	@ (80015f0 <ModifyWorkTime+0xac>)
 80015ca:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80015ce:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80015d2:	db03      	blt.n	80015dc <ModifyWorkTime+0x98>
 80015d4:	4b06      	ldr	r3, [pc, #24]	@ (80015f0 <ModifyWorkTime+0xac>)
 80015d6:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80015da:	805a      	strh	r2, [r3, #2]
	App.DispalyNeedsUpdate = 1;
 80015dc:	4b04      	ldr	r3, [pc, #16]	@ (80015f0 <ModifyWorkTime+0xac>)
 80015de:	2201      	movs	r2, #1
 80015e0:	711a      	strb	r2, [r3, #4]
 80015e2:	e000      	b.n	80015e6 <ModifyWorkTime+0xa2>
	if(App.CurrentMode != EDIT_MODE) return;
 80015e4:	bf00      	nop
}
 80015e6:	370c      	adds	r7, #12
 80015e8:	46bd      	mov	sp, r7
 80015ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ee:	4770      	bx	lr
 80015f0:	20000010 	.word	0x20000010

080015f4 <ButtonMidPress>:
	uint32_t HoursToAdd = MinutesToAdd / 24;
	Time->Hours = HoursToAdd % 24;
}

void ButtonMidPress()
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	af00      	add	r7, sp, #0
	TurnOnLed();
 80015f8:	f000 f878 	bl	80016ec <TurnOnLed>
	if(App.CurrentMode == NORMAL_MODE) //do start stop
 80015fc:	4b0b      	ldr	r3, [pc, #44]	@ (800162c <ButtonMidPress+0x38>)
 80015fe:	795b      	ldrb	r3, [r3, #5]
 8001600:	2b00      	cmp	r3, #0
 8001602:	d102      	bne.n	800160a <ButtonMidPress+0x16>
	{
		TurnOnLed();
 8001604:	f000 f872 	bl	80016ec <TurnOnLed>
			App.EditTarget = TARGET_WORK;	//change to target work
		}
		App.DispalyNeedsUpdate = 1;
	}

}
 8001608:	e00d      	b.n	8001626 <ButtonMidPress+0x32>
		if(App.EditTarget == TARGET_WORK)
 800160a:	4b08      	ldr	r3, [pc, #32]	@ (800162c <ButtonMidPress+0x38>)
 800160c:	799b      	ldrb	r3, [r3, #6]
 800160e:	2b00      	cmp	r3, #0
 8001610:	d103      	bne.n	800161a <ButtonMidPress+0x26>
			App.EditTarget = TARGET_RELAX;	//change to target relax
 8001612:	4b06      	ldr	r3, [pc, #24]	@ (800162c <ButtonMidPress+0x38>)
 8001614:	2201      	movs	r2, #1
 8001616:	719a      	strb	r2, [r3, #6]
 8001618:	e002      	b.n	8001620 <ButtonMidPress+0x2c>
			App.EditTarget = TARGET_WORK;	//change to target work
 800161a:	4b04      	ldr	r3, [pc, #16]	@ (800162c <ButtonMidPress+0x38>)
 800161c:	2200      	movs	r2, #0
 800161e:	719a      	strb	r2, [r3, #6]
		App.DispalyNeedsUpdate = 1;
 8001620:	4b02      	ldr	r3, [pc, #8]	@ (800162c <ButtonMidPress+0x38>)
 8001622:	2201      	movs	r2, #1
 8001624:	711a      	strb	r2, [r3, #4]
}
 8001626:	bf00      	nop
 8001628:	bd80      	pop	{r7, pc}
 800162a:	bf00      	nop
 800162c:	20000010 	.word	0x20000010

08001630 <ButtonMidLongPress>:
void ButtonMidLongPress()
{
 8001630:	b580      	push	{r7, lr}
 8001632:	af00      	add	r7, sp, #0
	TurnOffLed();
 8001634:	f000 f866 	bl	8001704 <TurnOffLed>
	if(App.CurrentMode == NORMAL_MODE)
 8001638:	4b09      	ldr	r3, [pc, #36]	@ (8001660 <ButtonMidLongPress+0x30>)
 800163a:	795b      	ldrb	r3, [r3, #5]
 800163c:	2b00      	cmp	r3, #0
 800163e:	d106      	bne.n	800164e <ButtonMidLongPress+0x1e>
	{
		App.CurrentMode = EDIT_MODE;
 8001640:	4b07      	ldr	r3, [pc, #28]	@ (8001660 <ButtonMidLongPress+0x30>)
 8001642:	2201      	movs	r2, #1
 8001644:	715a      	strb	r2, [r3, #5]
		App.EditTarget = TARGET_WORK;
 8001646:	4b06      	ldr	r3, [pc, #24]	@ (8001660 <ButtonMidLongPress+0x30>)
 8001648:	2200      	movs	r2, #0
 800164a:	719a      	strb	r2, [r3, #6]
 800164c:	e002      	b.n	8001654 <ButtonMidLongPress+0x24>
	}
	else
	{
		App.CurrentMode = NORMAL_MODE;
 800164e:	4b04      	ldr	r3, [pc, #16]	@ (8001660 <ButtonMidLongPress+0x30>)
 8001650:	2200      	movs	r2, #0
 8001652:	715a      	strb	r2, [r3, #5]
	}
	App.DispalyNeedsUpdate = 1;
 8001654:	4b02      	ldr	r3, [pc, #8]	@ (8001660 <ButtonMidLongPress+0x30>)
 8001656:	2201      	movs	r2, #1
 8001658:	711a      	strb	r2, [r3, #4]
}
 800165a:	bf00      	nop
 800165c:	bd80      	pop	{r7, pc}
 800165e:	bf00      	nop
 8001660:	20000010 	.word	0x20000010

08001664 <ButtonTopPress>:
void ButtonTopPress()
{
 8001664:	b580      	push	{r7, lr}
 8001666:	af00      	add	r7, sp, #0
	TurnOnLed();
 8001668:	f000 f840 	bl	80016ec <TurnOnLed>

	ModifyWorkTime(1);
 800166c:	2001      	movs	r0, #1
 800166e:	f7ff ff69 	bl	8001544 <ModifyWorkTime>
}
 8001672:	bf00      	nop
 8001674:	bd80      	pop	{r7, pc}

08001676 <ButtonTopLongPress>:
void ButtonTopLongPress()
{
 8001676:	b580      	push	{r7, lr}
 8001678:	af00      	add	r7, sp, #0
	TurnOffLed();
 800167a:	f000 f843 	bl	8001704 <TurnOffLed>
	ModifyWorkTime(4);
 800167e:	2004      	movs	r0, #4
 8001680:	f7ff ff60 	bl	8001544 <ModifyWorkTime>
}
 8001684:	bf00      	nop
 8001686:	bd80      	pop	{r7, pc}

08001688 <ButtonTopRepeat>:
void ButtonTopRepeat()
{
 8001688:	b580      	push	{r7, lr}
 800168a:	af00      	add	r7, sp, #0
	ToggleLed();
 800168c:	f000 f824 	bl	80016d8 <ToggleLed>
	ModifyWorkTime(5);
 8001690:	2005      	movs	r0, #5
 8001692:	f7ff ff57 	bl	8001544 <ModifyWorkTime>
}
 8001696:	bf00      	nop
 8001698:	bd80      	pop	{r7, pc}

0800169a <ButtonBottomPress>:
void ButtonBottomPress()
{
 800169a:	b580      	push	{r7, lr}
 800169c:	af00      	add	r7, sp, #0
	TurnOnLed();
 800169e:	f000 f825 	bl	80016ec <TurnOnLed>
	ModifyWorkTime(-1);
 80016a2:	f04f 30ff 	mov.w	r0, #4294967295
 80016a6:	f7ff ff4d 	bl	8001544 <ModifyWorkTime>
}
 80016aa:	bf00      	nop
 80016ac:	bd80      	pop	{r7, pc}

080016ae <ButtonBottomLongPress>:
void ButtonBottomLongPress()
{
 80016ae:	b580      	push	{r7, lr}
 80016b0:	af00      	add	r7, sp, #0
	TurnOffLed();
 80016b2:	f000 f827 	bl	8001704 <TurnOffLed>
	ModifyWorkTime(-4);
 80016b6:	f06f 0003 	mvn.w	r0, #3
 80016ba:	f7ff ff43 	bl	8001544 <ModifyWorkTime>
}
 80016be:	bf00      	nop
 80016c0:	bd80      	pop	{r7, pc}

080016c2 <ButtonBottomRepeat>:
void ButtonBottomRepeat()
{
 80016c2:	b580      	push	{r7, lr}
 80016c4:	af00      	add	r7, sp, #0
	ToggleLed();
 80016c6:	f000 f807 	bl	80016d8 <ToggleLed>
	ModifyWorkTime(-5);
 80016ca:	f06f 0004 	mvn.w	r0, #4
 80016ce:	f7ff ff39 	bl	8001544 <ModifyWorkTime>
}
 80016d2:	bf00      	nop
 80016d4:	bd80      	pop	{r7, pc}
	...

080016d8 <ToggleLed>:

void ToggleLed()
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80016dc:	2120      	movs	r1, #32
 80016de:	4802      	ldr	r0, [pc, #8]	@ (80016e8 <ToggleLed+0x10>)
 80016e0:	f000 fcbd 	bl	800205e <HAL_GPIO_TogglePin>
}
 80016e4:	bf00      	nop
 80016e6:	bd80      	pop	{r7, pc}
 80016e8:	40020000 	.word	0x40020000

080016ec <TurnOnLed>:
void TurnOnLed()
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 80016f0:	2201      	movs	r2, #1
 80016f2:	2120      	movs	r1, #32
 80016f4:	4802      	ldr	r0, [pc, #8]	@ (8001700 <TurnOnLed+0x14>)
 80016f6:	f000 fc99 	bl	800202c <HAL_GPIO_WritePin>
}
 80016fa:	bf00      	nop
 80016fc:	bd80      	pop	{r7, pc}
 80016fe:	bf00      	nop
 8001700:	40020000 	.word	0x40020000

08001704 <TurnOffLed>:
void TurnOffLed()
{
 8001704:	b580      	push	{r7, lr}
 8001706:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin,GPIO_PIN_RESET);
 8001708:	2200      	movs	r2, #0
 800170a:	2120      	movs	r1, #32
 800170c:	4802      	ldr	r0, [pc, #8]	@ (8001718 <TurnOffLed+0x14>)
 800170e:	f000 fc8d 	bl	800202c <HAL_GPIO_WritePin>
}
 8001712:	bf00      	nop
 8001714:	bd80      	pop	{r7, pc}
 8001716:	bf00      	nop
 8001718:	40020000 	.word	0x40020000

0800171c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800171c:	b480      	push	{r7}
 800171e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001720:	b672      	cpsid	i
}
 8001722:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001724:	bf00      	nop
 8001726:	e7fd      	b.n	8001724 <Error_Handler+0x8>

08001728 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800172c:	4b0f      	ldr	r3, [pc, #60]	@ (800176c <MX_RTC_Init+0x44>)
 800172e:	4a10      	ldr	r2, [pc, #64]	@ (8001770 <MX_RTC_Init+0x48>)
 8001730:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001732:	4b0e      	ldr	r3, [pc, #56]	@ (800176c <MX_RTC_Init+0x44>)
 8001734:	2200      	movs	r2, #0
 8001736:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001738:	4b0c      	ldr	r3, [pc, #48]	@ (800176c <MX_RTC_Init+0x44>)
 800173a:	227f      	movs	r2, #127	@ 0x7f
 800173c:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800173e:	4b0b      	ldr	r3, [pc, #44]	@ (800176c <MX_RTC_Init+0x44>)
 8001740:	22ff      	movs	r2, #255	@ 0xff
 8001742:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001744:	4b09      	ldr	r3, [pc, #36]	@ (800176c <MX_RTC_Init+0x44>)
 8001746:	2200      	movs	r2, #0
 8001748:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800174a:	4b08      	ldr	r3, [pc, #32]	@ (800176c <MX_RTC_Init+0x44>)
 800174c:	2200      	movs	r2, #0
 800174e:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001750:	4b06      	ldr	r3, [pc, #24]	@ (800176c <MX_RTC_Init+0x44>)
 8001752:	2200      	movs	r2, #0
 8001754:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001756:	4805      	ldr	r0, [pc, #20]	@ (800176c <MX_RTC_Init+0x44>)
 8001758:	f001 fed2 	bl	8003500 <HAL_RTC_Init>
 800175c:	4603      	mov	r3, r0
 800175e:	2b00      	cmp	r3, #0
 8001760:	d001      	beq.n	8001766 <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 8001762:	f7ff ffdb 	bl	800171c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001766:	bf00      	nop
 8001768:	bd80      	pop	{r7, pc}
 800176a:	bf00      	nop
 800176c:	20000570 	.word	0x20000570
 8001770:	40002800 	.word	0x40002800

08001774 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b088      	sub	sp, #32
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800177c:	f107 0308 	add.w	r3, r7, #8
 8001780:	2200      	movs	r2, #0
 8001782:	601a      	str	r2, [r3, #0]
 8001784:	605a      	str	r2, [r3, #4]
 8001786:	609a      	str	r2, [r3, #8]
 8001788:	60da      	str	r2, [r3, #12]
 800178a:	611a      	str	r2, [r3, #16]
 800178c:	615a      	str	r2, [r3, #20]
  if(rtcHandle->Instance==RTC)
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	4a0c      	ldr	r2, [pc, #48]	@ (80017c4 <HAL_RTC_MspInit+0x50>)
 8001794:	4293      	cmp	r3, r2
 8001796:	d111      	bne.n	80017bc <HAL_RTC_MspInit+0x48>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001798:	2302      	movs	r3, #2
 800179a:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800179c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80017a0:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80017a2:	f107 0308 	add.w	r3, r7, #8
 80017a6:	4618      	mov	r0, r3
 80017a8:	f001 fdba 	bl	8003320 <HAL_RCCEx_PeriphCLKConfig>
 80017ac:	4603      	mov	r3, r0
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d001      	beq.n	80017b6 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 80017b2:	f7ff ffb3 	bl	800171c <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 80017b6:	4b04      	ldr	r3, [pc, #16]	@ (80017c8 <HAL_RTC_MspInit+0x54>)
 80017b8:	2201      	movs	r2, #1
 80017ba:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 80017bc:	bf00      	nop
 80017be:	3720      	adds	r7, #32
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bd80      	pop	{r7, pc}
 80017c4:	40002800 	.word	0x40002800
 80017c8:	42470e3c 	.word	0x42470e3c

080017cc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b082      	sub	sp, #8
 80017d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017d2:	2300      	movs	r3, #0
 80017d4:	607b      	str	r3, [r7, #4]
 80017d6:	4b10      	ldr	r3, [pc, #64]	@ (8001818 <HAL_MspInit+0x4c>)
 80017d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017da:	4a0f      	ldr	r2, [pc, #60]	@ (8001818 <HAL_MspInit+0x4c>)
 80017dc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80017e0:	6453      	str	r3, [r2, #68]	@ 0x44
 80017e2:	4b0d      	ldr	r3, [pc, #52]	@ (8001818 <HAL_MspInit+0x4c>)
 80017e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017e6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80017ea:	607b      	str	r3, [r7, #4]
 80017ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017ee:	2300      	movs	r3, #0
 80017f0:	603b      	str	r3, [r7, #0]
 80017f2:	4b09      	ldr	r3, [pc, #36]	@ (8001818 <HAL_MspInit+0x4c>)
 80017f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017f6:	4a08      	ldr	r2, [pc, #32]	@ (8001818 <HAL_MspInit+0x4c>)
 80017f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017fc:	6413      	str	r3, [r2, #64]	@ 0x40
 80017fe:	4b06      	ldr	r3, [pc, #24]	@ (8001818 <HAL_MspInit+0x4c>)
 8001800:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001802:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001806:	603b      	str	r3, [r7, #0]
 8001808:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800180a:	2007      	movs	r0, #7
 800180c:	f000 fa3e 	bl	8001c8c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001810:	bf00      	nop
 8001812:	3708      	adds	r7, #8
 8001814:	46bd      	mov	sp, r7
 8001816:	bd80      	pop	{r7, pc}
 8001818:	40023800 	.word	0x40023800

0800181c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800181c:	b480      	push	{r7}
 800181e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001820:	bf00      	nop
 8001822:	e7fd      	b.n	8001820 <NMI_Handler+0x4>

08001824 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001824:	b480      	push	{r7}
 8001826:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001828:	bf00      	nop
 800182a:	e7fd      	b.n	8001828 <HardFault_Handler+0x4>

0800182c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800182c:	b480      	push	{r7}
 800182e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001830:	bf00      	nop
 8001832:	e7fd      	b.n	8001830 <MemManage_Handler+0x4>

08001834 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001834:	b480      	push	{r7}
 8001836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001838:	bf00      	nop
 800183a:	e7fd      	b.n	8001838 <BusFault_Handler+0x4>

0800183c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800183c:	b480      	push	{r7}
 800183e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001840:	bf00      	nop
 8001842:	e7fd      	b.n	8001840 <UsageFault_Handler+0x4>

08001844 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001844:	b480      	push	{r7}
 8001846:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001848:	bf00      	nop
 800184a:	46bd      	mov	sp, r7
 800184c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001850:	4770      	bx	lr

08001852 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001852:	b480      	push	{r7}
 8001854:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001856:	bf00      	nop
 8001858:	46bd      	mov	sp, r7
 800185a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185e:	4770      	bx	lr

08001860 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001860:	b480      	push	{r7}
 8001862:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001864:	bf00      	nop
 8001866:	46bd      	mov	sp, r7
 8001868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186c:	4770      	bx	lr

0800186e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800186e:	b580      	push	{r7, lr}
 8001870:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001872:	f000 f939 	bl	8001ae8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001876:	bf00      	nop
 8001878:	bd80      	pop	{r7, pc}
	...

0800187c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b086      	sub	sp, #24
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001884:	4a14      	ldr	r2, [pc, #80]	@ (80018d8 <_sbrk+0x5c>)
 8001886:	4b15      	ldr	r3, [pc, #84]	@ (80018dc <_sbrk+0x60>)
 8001888:	1ad3      	subs	r3, r2, r3
 800188a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800188c:	697b      	ldr	r3, [r7, #20]
 800188e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001890:	4b13      	ldr	r3, [pc, #76]	@ (80018e0 <_sbrk+0x64>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	2b00      	cmp	r3, #0
 8001896:	d102      	bne.n	800189e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001898:	4b11      	ldr	r3, [pc, #68]	@ (80018e0 <_sbrk+0x64>)
 800189a:	4a12      	ldr	r2, [pc, #72]	@ (80018e4 <_sbrk+0x68>)
 800189c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800189e:	4b10      	ldr	r3, [pc, #64]	@ (80018e0 <_sbrk+0x64>)
 80018a0:	681a      	ldr	r2, [r3, #0]
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	4413      	add	r3, r2
 80018a6:	693a      	ldr	r2, [r7, #16]
 80018a8:	429a      	cmp	r2, r3
 80018aa:	d207      	bcs.n	80018bc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80018ac:	f002 fa1a 	bl	8003ce4 <__errno>
 80018b0:	4603      	mov	r3, r0
 80018b2:	220c      	movs	r2, #12
 80018b4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80018b6:	f04f 33ff 	mov.w	r3, #4294967295
 80018ba:	e009      	b.n	80018d0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80018bc:	4b08      	ldr	r3, [pc, #32]	@ (80018e0 <_sbrk+0x64>)
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80018c2:	4b07      	ldr	r3, [pc, #28]	@ (80018e0 <_sbrk+0x64>)
 80018c4:	681a      	ldr	r2, [r3, #0]
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	4413      	add	r3, r2
 80018ca:	4a05      	ldr	r2, [pc, #20]	@ (80018e0 <_sbrk+0x64>)
 80018cc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80018ce:	68fb      	ldr	r3, [r7, #12]
}
 80018d0:	4618      	mov	r0, r3
 80018d2:	3718      	adds	r7, #24
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd80      	pop	{r7, pc}
 80018d8:	20020000 	.word	0x20020000
 80018dc:	00000400 	.word	0x00000400
 80018e0:	20000590 	.word	0x20000590
 80018e4:	20000728 	.word	0x20000728

080018e8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80018e8:	b480      	push	{r7}
 80018ea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80018ec:	4b06      	ldr	r3, [pc, #24]	@ (8001908 <SystemInit+0x20>)
 80018ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80018f2:	4a05      	ldr	r2, [pc, #20]	@ (8001908 <SystemInit+0x20>)
 80018f4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80018f8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018fc:	bf00      	nop
 80018fe:	46bd      	mov	sp, r7
 8001900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001904:	4770      	bx	lr
 8001906:	bf00      	nop
 8001908:	e000ed00 	.word	0xe000ed00

0800190c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001910:	4b11      	ldr	r3, [pc, #68]	@ (8001958 <MX_USART2_UART_Init+0x4c>)
 8001912:	4a12      	ldr	r2, [pc, #72]	@ (800195c <MX_USART2_UART_Init+0x50>)
 8001914:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001916:	4b10      	ldr	r3, [pc, #64]	@ (8001958 <MX_USART2_UART_Init+0x4c>)
 8001918:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800191c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800191e:	4b0e      	ldr	r3, [pc, #56]	@ (8001958 <MX_USART2_UART_Init+0x4c>)
 8001920:	2200      	movs	r2, #0
 8001922:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001924:	4b0c      	ldr	r3, [pc, #48]	@ (8001958 <MX_USART2_UART_Init+0x4c>)
 8001926:	2200      	movs	r2, #0
 8001928:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800192a:	4b0b      	ldr	r3, [pc, #44]	@ (8001958 <MX_USART2_UART_Init+0x4c>)
 800192c:	2200      	movs	r2, #0
 800192e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001930:	4b09      	ldr	r3, [pc, #36]	@ (8001958 <MX_USART2_UART_Init+0x4c>)
 8001932:	220c      	movs	r2, #12
 8001934:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001936:	4b08      	ldr	r3, [pc, #32]	@ (8001958 <MX_USART2_UART_Init+0x4c>)
 8001938:	2200      	movs	r2, #0
 800193a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800193c:	4b06      	ldr	r3, [pc, #24]	@ (8001958 <MX_USART2_UART_Init+0x4c>)
 800193e:	2200      	movs	r2, #0
 8001940:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001942:	4805      	ldr	r0, [pc, #20]	@ (8001958 <MX_USART2_UART_Init+0x4c>)
 8001944:	f001 fee0 	bl	8003708 <HAL_UART_Init>
 8001948:	4603      	mov	r3, r0
 800194a:	2b00      	cmp	r3, #0
 800194c:	d001      	beq.n	8001952 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800194e:	f7ff fee5 	bl	800171c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001952:	bf00      	nop
 8001954:	bd80      	pop	{r7, pc}
 8001956:	bf00      	nop
 8001958:	20000594 	.word	0x20000594
 800195c:	40004400 	.word	0x40004400

08001960 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b08a      	sub	sp, #40	@ 0x28
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001968:	f107 0314 	add.w	r3, r7, #20
 800196c:	2200      	movs	r2, #0
 800196e:	601a      	str	r2, [r3, #0]
 8001970:	605a      	str	r2, [r3, #4]
 8001972:	609a      	str	r2, [r3, #8]
 8001974:	60da      	str	r2, [r3, #12]
 8001976:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	4a19      	ldr	r2, [pc, #100]	@ (80019e4 <HAL_UART_MspInit+0x84>)
 800197e:	4293      	cmp	r3, r2
 8001980:	d12b      	bne.n	80019da <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001982:	2300      	movs	r3, #0
 8001984:	613b      	str	r3, [r7, #16]
 8001986:	4b18      	ldr	r3, [pc, #96]	@ (80019e8 <HAL_UART_MspInit+0x88>)
 8001988:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800198a:	4a17      	ldr	r2, [pc, #92]	@ (80019e8 <HAL_UART_MspInit+0x88>)
 800198c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001990:	6413      	str	r3, [r2, #64]	@ 0x40
 8001992:	4b15      	ldr	r3, [pc, #84]	@ (80019e8 <HAL_UART_MspInit+0x88>)
 8001994:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001996:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800199a:	613b      	str	r3, [r7, #16]
 800199c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800199e:	2300      	movs	r3, #0
 80019a0:	60fb      	str	r3, [r7, #12]
 80019a2:	4b11      	ldr	r3, [pc, #68]	@ (80019e8 <HAL_UART_MspInit+0x88>)
 80019a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019a6:	4a10      	ldr	r2, [pc, #64]	@ (80019e8 <HAL_UART_MspInit+0x88>)
 80019a8:	f043 0301 	orr.w	r3, r3, #1
 80019ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80019ae:	4b0e      	ldr	r3, [pc, #56]	@ (80019e8 <HAL_UART_MspInit+0x88>)
 80019b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019b2:	f003 0301 	and.w	r3, r3, #1
 80019b6:	60fb      	str	r3, [r7, #12]
 80019b8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80019ba:	230c      	movs	r3, #12
 80019bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019be:	2302      	movs	r3, #2
 80019c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c2:	2300      	movs	r3, #0
 80019c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019c6:	2303      	movs	r3, #3
 80019c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80019ca:	2307      	movs	r3, #7
 80019cc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019ce:	f107 0314 	add.w	r3, r7, #20
 80019d2:	4619      	mov	r1, r3
 80019d4:	4805      	ldr	r0, [pc, #20]	@ (80019ec <HAL_UART_MspInit+0x8c>)
 80019d6:	f000 f98d 	bl	8001cf4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80019da:	bf00      	nop
 80019dc:	3728      	adds	r7, #40	@ 0x28
 80019de:	46bd      	mov	sp, r7
 80019e0:	bd80      	pop	{r7, pc}
 80019e2:	bf00      	nop
 80019e4:	40004400 	.word	0x40004400
 80019e8:	40023800 	.word	0x40023800
 80019ec:	40020000 	.word	0x40020000

080019f0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80019f0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001a28 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80019f4:	f7ff ff78 	bl	80018e8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80019f8:	480c      	ldr	r0, [pc, #48]	@ (8001a2c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80019fa:	490d      	ldr	r1, [pc, #52]	@ (8001a30 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80019fc:	4a0d      	ldr	r2, [pc, #52]	@ (8001a34 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80019fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a00:	e002      	b.n	8001a08 <LoopCopyDataInit>

08001a02 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a02:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a04:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a06:	3304      	adds	r3, #4

08001a08 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a08:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a0a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a0c:	d3f9      	bcc.n	8001a02 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a0e:	4a0a      	ldr	r2, [pc, #40]	@ (8001a38 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001a10:	4c0a      	ldr	r4, [pc, #40]	@ (8001a3c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001a12:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a14:	e001      	b.n	8001a1a <LoopFillZerobss>

08001a16 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a16:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a18:	3204      	adds	r2, #4

08001a1a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a1a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a1c:	d3fb      	bcc.n	8001a16 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001a1e:	f002 f967 	bl	8003cf0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001a22:	f7ff fbb7 	bl	8001194 <main>
  bx  lr    
 8001a26:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001a28:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001a2c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a30:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8001a34:	08004844 	.word	0x08004844
  ldr r2, =_sbss
 8001a38:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8001a3c:	20000728 	.word	0x20000728

08001a40 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001a40:	e7fe      	b.n	8001a40 <ADC_IRQHandler>
	...

08001a44 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001a48:	4b0e      	ldr	r3, [pc, #56]	@ (8001a84 <HAL_Init+0x40>)
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	4a0d      	ldr	r2, [pc, #52]	@ (8001a84 <HAL_Init+0x40>)
 8001a4e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001a52:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001a54:	4b0b      	ldr	r3, [pc, #44]	@ (8001a84 <HAL_Init+0x40>)
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	4a0a      	ldr	r2, [pc, #40]	@ (8001a84 <HAL_Init+0x40>)
 8001a5a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001a5e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a60:	4b08      	ldr	r3, [pc, #32]	@ (8001a84 <HAL_Init+0x40>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	4a07      	ldr	r2, [pc, #28]	@ (8001a84 <HAL_Init+0x40>)
 8001a66:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a6a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a6c:	2003      	movs	r0, #3
 8001a6e:	f000 f90d 	bl	8001c8c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a72:	2000      	movs	r0, #0
 8001a74:	f000 f808 	bl	8001a88 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a78:	f7ff fea8 	bl	80017cc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a7c:	2300      	movs	r3, #0
}
 8001a7e:	4618      	mov	r0, r3
 8001a80:	bd80      	pop	{r7, pc}
 8001a82:	bf00      	nop
 8001a84:	40023c00 	.word	0x40023c00

08001a88 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b082      	sub	sp, #8
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001a90:	4b12      	ldr	r3, [pc, #72]	@ (8001adc <HAL_InitTick+0x54>)
 8001a92:	681a      	ldr	r2, [r3, #0]
 8001a94:	4b12      	ldr	r3, [pc, #72]	@ (8001ae0 <HAL_InitTick+0x58>)
 8001a96:	781b      	ldrb	r3, [r3, #0]
 8001a98:	4619      	mov	r1, r3
 8001a9a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a9e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001aa2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	f000 f917 	bl	8001cda <HAL_SYSTICK_Config>
 8001aac:	4603      	mov	r3, r0
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d001      	beq.n	8001ab6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001ab2:	2301      	movs	r3, #1
 8001ab4:	e00e      	b.n	8001ad4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	2b0f      	cmp	r3, #15
 8001aba:	d80a      	bhi.n	8001ad2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001abc:	2200      	movs	r2, #0
 8001abe:	6879      	ldr	r1, [r7, #4]
 8001ac0:	f04f 30ff 	mov.w	r0, #4294967295
 8001ac4:	f000 f8ed 	bl	8001ca2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ac8:	4a06      	ldr	r2, [pc, #24]	@ (8001ae4 <HAL_InitTick+0x5c>)
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	e000      	b.n	8001ad4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001ad2:	2301      	movs	r3, #1
}
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	3708      	adds	r7, #8
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	bd80      	pop	{r7, pc}
 8001adc:	20000018 	.word	0x20000018
 8001ae0:	20000020 	.word	0x20000020
 8001ae4:	2000001c 	.word	0x2000001c

08001ae8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001aec:	4b06      	ldr	r3, [pc, #24]	@ (8001b08 <HAL_IncTick+0x20>)
 8001aee:	781b      	ldrb	r3, [r3, #0]
 8001af0:	461a      	mov	r2, r3
 8001af2:	4b06      	ldr	r3, [pc, #24]	@ (8001b0c <HAL_IncTick+0x24>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	4413      	add	r3, r2
 8001af8:	4a04      	ldr	r2, [pc, #16]	@ (8001b0c <HAL_IncTick+0x24>)
 8001afa:	6013      	str	r3, [r2, #0]
}
 8001afc:	bf00      	nop
 8001afe:	46bd      	mov	sp, r7
 8001b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b04:	4770      	bx	lr
 8001b06:	bf00      	nop
 8001b08:	20000020 	.word	0x20000020
 8001b0c:	200005dc 	.word	0x200005dc

08001b10 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b10:	b480      	push	{r7}
 8001b12:	af00      	add	r7, sp, #0
  return uwTick;
 8001b14:	4b03      	ldr	r3, [pc, #12]	@ (8001b24 <HAL_GetTick+0x14>)
 8001b16:	681b      	ldr	r3, [r3, #0]
}
 8001b18:	4618      	mov	r0, r3
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b20:	4770      	bx	lr
 8001b22:	bf00      	nop
 8001b24:	200005dc 	.word	0x200005dc

08001b28 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	b085      	sub	sp, #20
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	f003 0307 	and.w	r3, r3, #7
 8001b36:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b38:	4b0c      	ldr	r3, [pc, #48]	@ (8001b6c <__NVIC_SetPriorityGrouping+0x44>)
 8001b3a:	68db      	ldr	r3, [r3, #12]
 8001b3c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b3e:	68ba      	ldr	r2, [r7, #8]
 8001b40:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001b44:	4013      	ands	r3, r2
 8001b46:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b4c:	68bb      	ldr	r3, [r7, #8]
 8001b4e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b50:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001b54:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b58:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b5a:	4a04      	ldr	r2, [pc, #16]	@ (8001b6c <__NVIC_SetPriorityGrouping+0x44>)
 8001b5c:	68bb      	ldr	r3, [r7, #8]
 8001b5e:	60d3      	str	r3, [r2, #12]
}
 8001b60:	bf00      	nop
 8001b62:	3714      	adds	r7, #20
 8001b64:	46bd      	mov	sp, r7
 8001b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6a:	4770      	bx	lr
 8001b6c:	e000ed00 	.word	0xe000ed00

08001b70 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b70:	b480      	push	{r7}
 8001b72:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b74:	4b04      	ldr	r3, [pc, #16]	@ (8001b88 <__NVIC_GetPriorityGrouping+0x18>)
 8001b76:	68db      	ldr	r3, [r3, #12]
 8001b78:	0a1b      	lsrs	r3, r3, #8
 8001b7a:	f003 0307 	and.w	r3, r3, #7
}
 8001b7e:	4618      	mov	r0, r3
 8001b80:	46bd      	mov	sp, r7
 8001b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b86:	4770      	bx	lr
 8001b88:	e000ed00 	.word	0xe000ed00

08001b8c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	b083      	sub	sp, #12
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	4603      	mov	r3, r0
 8001b94:	6039      	str	r1, [r7, #0]
 8001b96:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	db0a      	blt.n	8001bb6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	b2da      	uxtb	r2, r3
 8001ba4:	490c      	ldr	r1, [pc, #48]	@ (8001bd8 <__NVIC_SetPriority+0x4c>)
 8001ba6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001baa:	0112      	lsls	r2, r2, #4
 8001bac:	b2d2      	uxtb	r2, r2
 8001bae:	440b      	add	r3, r1
 8001bb0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001bb4:	e00a      	b.n	8001bcc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bb6:	683b      	ldr	r3, [r7, #0]
 8001bb8:	b2da      	uxtb	r2, r3
 8001bba:	4908      	ldr	r1, [pc, #32]	@ (8001bdc <__NVIC_SetPriority+0x50>)
 8001bbc:	79fb      	ldrb	r3, [r7, #7]
 8001bbe:	f003 030f 	and.w	r3, r3, #15
 8001bc2:	3b04      	subs	r3, #4
 8001bc4:	0112      	lsls	r2, r2, #4
 8001bc6:	b2d2      	uxtb	r2, r2
 8001bc8:	440b      	add	r3, r1
 8001bca:	761a      	strb	r2, [r3, #24]
}
 8001bcc:	bf00      	nop
 8001bce:	370c      	adds	r7, #12
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd6:	4770      	bx	lr
 8001bd8:	e000e100 	.word	0xe000e100
 8001bdc:	e000ed00 	.word	0xe000ed00

08001be0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001be0:	b480      	push	{r7}
 8001be2:	b089      	sub	sp, #36	@ 0x24
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	60f8      	str	r0, [r7, #12]
 8001be8:	60b9      	str	r1, [r7, #8]
 8001bea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	f003 0307 	and.w	r3, r3, #7
 8001bf2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001bf4:	69fb      	ldr	r3, [r7, #28]
 8001bf6:	f1c3 0307 	rsb	r3, r3, #7
 8001bfa:	2b04      	cmp	r3, #4
 8001bfc:	bf28      	it	cs
 8001bfe:	2304      	movcs	r3, #4
 8001c00:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c02:	69fb      	ldr	r3, [r7, #28]
 8001c04:	3304      	adds	r3, #4
 8001c06:	2b06      	cmp	r3, #6
 8001c08:	d902      	bls.n	8001c10 <NVIC_EncodePriority+0x30>
 8001c0a:	69fb      	ldr	r3, [r7, #28]
 8001c0c:	3b03      	subs	r3, #3
 8001c0e:	e000      	b.n	8001c12 <NVIC_EncodePriority+0x32>
 8001c10:	2300      	movs	r3, #0
 8001c12:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c14:	f04f 32ff 	mov.w	r2, #4294967295
 8001c18:	69bb      	ldr	r3, [r7, #24]
 8001c1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c1e:	43da      	mvns	r2, r3
 8001c20:	68bb      	ldr	r3, [r7, #8]
 8001c22:	401a      	ands	r2, r3
 8001c24:	697b      	ldr	r3, [r7, #20]
 8001c26:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c28:	f04f 31ff 	mov.w	r1, #4294967295
 8001c2c:	697b      	ldr	r3, [r7, #20]
 8001c2e:	fa01 f303 	lsl.w	r3, r1, r3
 8001c32:	43d9      	mvns	r1, r3
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c38:	4313      	orrs	r3, r2
         );
}
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	3724      	adds	r7, #36	@ 0x24
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c44:	4770      	bx	lr
	...

08001c48 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b082      	sub	sp, #8
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	3b01      	subs	r3, #1
 8001c54:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001c58:	d301      	bcc.n	8001c5e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	e00f      	b.n	8001c7e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c5e:	4a0a      	ldr	r2, [pc, #40]	@ (8001c88 <SysTick_Config+0x40>)
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	3b01      	subs	r3, #1
 8001c64:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c66:	210f      	movs	r1, #15
 8001c68:	f04f 30ff 	mov.w	r0, #4294967295
 8001c6c:	f7ff ff8e 	bl	8001b8c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c70:	4b05      	ldr	r3, [pc, #20]	@ (8001c88 <SysTick_Config+0x40>)
 8001c72:	2200      	movs	r2, #0
 8001c74:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c76:	4b04      	ldr	r3, [pc, #16]	@ (8001c88 <SysTick_Config+0x40>)
 8001c78:	2207      	movs	r2, #7
 8001c7a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c7c:	2300      	movs	r3, #0
}
 8001c7e:	4618      	mov	r0, r3
 8001c80:	3708      	adds	r7, #8
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bd80      	pop	{r7, pc}
 8001c86:	bf00      	nop
 8001c88:	e000e010 	.word	0xe000e010

08001c8c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b082      	sub	sp, #8
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c94:	6878      	ldr	r0, [r7, #4]
 8001c96:	f7ff ff47 	bl	8001b28 <__NVIC_SetPriorityGrouping>
}
 8001c9a:	bf00      	nop
 8001c9c:	3708      	adds	r7, #8
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd80      	pop	{r7, pc}

08001ca2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ca2:	b580      	push	{r7, lr}
 8001ca4:	b086      	sub	sp, #24
 8001ca6:	af00      	add	r7, sp, #0
 8001ca8:	4603      	mov	r3, r0
 8001caa:	60b9      	str	r1, [r7, #8]
 8001cac:	607a      	str	r2, [r7, #4]
 8001cae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001cb4:	f7ff ff5c 	bl	8001b70 <__NVIC_GetPriorityGrouping>
 8001cb8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001cba:	687a      	ldr	r2, [r7, #4]
 8001cbc:	68b9      	ldr	r1, [r7, #8]
 8001cbe:	6978      	ldr	r0, [r7, #20]
 8001cc0:	f7ff ff8e 	bl	8001be0 <NVIC_EncodePriority>
 8001cc4:	4602      	mov	r2, r0
 8001cc6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001cca:	4611      	mov	r1, r2
 8001ccc:	4618      	mov	r0, r3
 8001cce:	f7ff ff5d 	bl	8001b8c <__NVIC_SetPriority>
}
 8001cd2:	bf00      	nop
 8001cd4:	3718      	adds	r7, #24
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bd80      	pop	{r7, pc}

08001cda <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001cda:	b580      	push	{r7, lr}
 8001cdc:	b082      	sub	sp, #8
 8001cde:	af00      	add	r7, sp, #0
 8001ce0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ce2:	6878      	ldr	r0, [r7, #4]
 8001ce4:	f7ff ffb0 	bl	8001c48 <SysTick_Config>
 8001ce8:	4603      	mov	r3, r0
}
 8001cea:	4618      	mov	r0, r3
 8001cec:	3708      	adds	r7, #8
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bd80      	pop	{r7, pc}
	...

08001cf4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001cf4:	b480      	push	{r7}
 8001cf6:	b089      	sub	sp, #36	@ 0x24
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
 8001cfc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001cfe:	2300      	movs	r3, #0
 8001d00:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001d02:	2300      	movs	r3, #0
 8001d04:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001d06:	2300      	movs	r3, #0
 8001d08:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	61fb      	str	r3, [r7, #28]
 8001d0e:	e159      	b.n	8001fc4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001d10:	2201      	movs	r2, #1
 8001d12:	69fb      	ldr	r3, [r7, #28]
 8001d14:	fa02 f303 	lsl.w	r3, r2, r3
 8001d18:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d1a:	683b      	ldr	r3, [r7, #0]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	697a      	ldr	r2, [r7, #20]
 8001d20:	4013      	ands	r3, r2
 8001d22:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001d24:	693a      	ldr	r2, [r7, #16]
 8001d26:	697b      	ldr	r3, [r7, #20]
 8001d28:	429a      	cmp	r2, r3
 8001d2a:	f040 8148 	bne.w	8001fbe <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d2e:	683b      	ldr	r3, [r7, #0]
 8001d30:	685b      	ldr	r3, [r3, #4]
 8001d32:	f003 0303 	and.w	r3, r3, #3
 8001d36:	2b01      	cmp	r3, #1
 8001d38:	d005      	beq.n	8001d46 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d3a:	683b      	ldr	r3, [r7, #0]
 8001d3c:	685b      	ldr	r3, [r3, #4]
 8001d3e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d42:	2b02      	cmp	r3, #2
 8001d44:	d130      	bne.n	8001da8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	689b      	ldr	r3, [r3, #8]
 8001d4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001d4c:	69fb      	ldr	r3, [r7, #28]
 8001d4e:	005b      	lsls	r3, r3, #1
 8001d50:	2203      	movs	r2, #3
 8001d52:	fa02 f303 	lsl.w	r3, r2, r3
 8001d56:	43db      	mvns	r3, r3
 8001d58:	69ba      	ldr	r2, [r7, #24]
 8001d5a:	4013      	ands	r3, r2
 8001d5c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	68da      	ldr	r2, [r3, #12]
 8001d62:	69fb      	ldr	r3, [r7, #28]
 8001d64:	005b      	lsls	r3, r3, #1
 8001d66:	fa02 f303 	lsl.w	r3, r2, r3
 8001d6a:	69ba      	ldr	r2, [r7, #24]
 8001d6c:	4313      	orrs	r3, r2
 8001d6e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	69ba      	ldr	r2, [r7, #24]
 8001d74:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	685b      	ldr	r3, [r3, #4]
 8001d7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001d7c:	2201      	movs	r2, #1
 8001d7e:	69fb      	ldr	r3, [r7, #28]
 8001d80:	fa02 f303 	lsl.w	r3, r2, r3
 8001d84:	43db      	mvns	r3, r3
 8001d86:	69ba      	ldr	r2, [r7, #24]
 8001d88:	4013      	ands	r3, r2
 8001d8a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	685b      	ldr	r3, [r3, #4]
 8001d90:	091b      	lsrs	r3, r3, #4
 8001d92:	f003 0201 	and.w	r2, r3, #1
 8001d96:	69fb      	ldr	r3, [r7, #28]
 8001d98:	fa02 f303 	lsl.w	r3, r2, r3
 8001d9c:	69ba      	ldr	r2, [r7, #24]
 8001d9e:	4313      	orrs	r3, r2
 8001da0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	69ba      	ldr	r2, [r7, #24]
 8001da6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001da8:	683b      	ldr	r3, [r7, #0]
 8001daa:	685b      	ldr	r3, [r3, #4]
 8001dac:	f003 0303 	and.w	r3, r3, #3
 8001db0:	2b03      	cmp	r3, #3
 8001db2:	d017      	beq.n	8001de4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	68db      	ldr	r3, [r3, #12]
 8001db8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001dba:	69fb      	ldr	r3, [r7, #28]
 8001dbc:	005b      	lsls	r3, r3, #1
 8001dbe:	2203      	movs	r2, #3
 8001dc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc4:	43db      	mvns	r3, r3
 8001dc6:	69ba      	ldr	r2, [r7, #24]
 8001dc8:	4013      	ands	r3, r2
 8001dca:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	689a      	ldr	r2, [r3, #8]
 8001dd0:	69fb      	ldr	r3, [r7, #28]
 8001dd2:	005b      	lsls	r3, r3, #1
 8001dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd8:	69ba      	ldr	r2, [r7, #24]
 8001dda:	4313      	orrs	r3, r2
 8001ddc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	69ba      	ldr	r2, [r7, #24]
 8001de2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	685b      	ldr	r3, [r3, #4]
 8001de8:	f003 0303 	and.w	r3, r3, #3
 8001dec:	2b02      	cmp	r3, #2
 8001dee:	d123      	bne.n	8001e38 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001df0:	69fb      	ldr	r3, [r7, #28]
 8001df2:	08da      	lsrs	r2, r3, #3
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	3208      	adds	r2, #8
 8001df8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001dfc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001dfe:	69fb      	ldr	r3, [r7, #28]
 8001e00:	f003 0307 	and.w	r3, r3, #7
 8001e04:	009b      	lsls	r3, r3, #2
 8001e06:	220f      	movs	r2, #15
 8001e08:	fa02 f303 	lsl.w	r3, r2, r3
 8001e0c:	43db      	mvns	r3, r3
 8001e0e:	69ba      	ldr	r2, [r7, #24]
 8001e10:	4013      	ands	r3, r2
 8001e12:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001e14:	683b      	ldr	r3, [r7, #0]
 8001e16:	691a      	ldr	r2, [r3, #16]
 8001e18:	69fb      	ldr	r3, [r7, #28]
 8001e1a:	f003 0307 	and.w	r3, r3, #7
 8001e1e:	009b      	lsls	r3, r3, #2
 8001e20:	fa02 f303 	lsl.w	r3, r2, r3
 8001e24:	69ba      	ldr	r2, [r7, #24]
 8001e26:	4313      	orrs	r3, r2
 8001e28:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001e2a:	69fb      	ldr	r3, [r7, #28]
 8001e2c:	08da      	lsrs	r2, r3, #3
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	3208      	adds	r2, #8
 8001e32:	69b9      	ldr	r1, [r7, #24]
 8001e34:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001e3e:	69fb      	ldr	r3, [r7, #28]
 8001e40:	005b      	lsls	r3, r3, #1
 8001e42:	2203      	movs	r2, #3
 8001e44:	fa02 f303 	lsl.w	r3, r2, r3
 8001e48:	43db      	mvns	r3, r3
 8001e4a:	69ba      	ldr	r2, [r7, #24]
 8001e4c:	4013      	ands	r3, r2
 8001e4e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001e50:	683b      	ldr	r3, [r7, #0]
 8001e52:	685b      	ldr	r3, [r3, #4]
 8001e54:	f003 0203 	and.w	r2, r3, #3
 8001e58:	69fb      	ldr	r3, [r7, #28]
 8001e5a:	005b      	lsls	r3, r3, #1
 8001e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e60:	69ba      	ldr	r2, [r7, #24]
 8001e62:	4313      	orrs	r3, r2
 8001e64:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	69ba      	ldr	r2, [r7, #24]
 8001e6a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	685b      	ldr	r3, [r3, #4]
 8001e70:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	f000 80a2 	beq.w	8001fbe <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	60fb      	str	r3, [r7, #12]
 8001e7e:	4b57      	ldr	r3, [pc, #348]	@ (8001fdc <HAL_GPIO_Init+0x2e8>)
 8001e80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e82:	4a56      	ldr	r2, [pc, #344]	@ (8001fdc <HAL_GPIO_Init+0x2e8>)
 8001e84:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e88:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e8a:	4b54      	ldr	r3, [pc, #336]	@ (8001fdc <HAL_GPIO_Init+0x2e8>)
 8001e8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e8e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e92:	60fb      	str	r3, [r7, #12]
 8001e94:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001e96:	4a52      	ldr	r2, [pc, #328]	@ (8001fe0 <HAL_GPIO_Init+0x2ec>)
 8001e98:	69fb      	ldr	r3, [r7, #28]
 8001e9a:	089b      	lsrs	r3, r3, #2
 8001e9c:	3302      	adds	r3, #2
 8001e9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ea2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001ea4:	69fb      	ldr	r3, [r7, #28]
 8001ea6:	f003 0303 	and.w	r3, r3, #3
 8001eaa:	009b      	lsls	r3, r3, #2
 8001eac:	220f      	movs	r2, #15
 8001eae:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb2:	43db      	mvns	r3, r3
 8001eb4:	69ba      	ldr	r2, [r7, #24]
 8001eb6:	4013      	ands	r3, r2
 8001eb8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	4a49      	ldr	r2, [pc, #292]	@ (8001fe4 <HAL_GPIO_Init+0x2f0>)
 8001ebe:	4293      	cmp	r3, r2
 8001ec0:	d019      	beq.n	8001ef6 <HAL_GPIO_Init+0x202>
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	4a48      	ldr	r2, [pc, #288]	@ (8001fe8 <HAL_GPIO_Init+0x2f4>)
 8001ec6:	4293      	cmp	r3, r2
 8001ec8:	d013      	beq.n	8001ef2 <HAL_GPIO_Init+0x1fe>
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	4a47      	ldr	r2, [pc, #284]	@ (8001fec <HAL_GPIO_Init+0x2f8>)
 8001ece:	4293      	cmp	r3, r2
 8001ed0:	d00d      	beq.n	8001eee <HAL_GPIO_Init+0x1fa>
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	4a46      	ldr	r2, [pc, #280]	@ (8001ff0 <HAL_GPIO_Init+0x2fc>)
 8001ed6:	4293      	cmp	r3, r2
 8001ed8:	d007      	beq.n	8001eea <HAL_GPIO_Init+0x1f6>
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	4a45      	ldr	r2, [pc, #276]	@ (8001ff4 <HAL_GPIO_Init+0x300>)
 8001ede:	4293      	cmp	r3, r2
 8001ee0:	d101      	bne.n	8001ee6 <HAL_GPIO_Init+0x1f2>
 8001ee2:	2304      	movs	r3, #4
 8001ee4:	e008      	b.n	8001ef8 <HAL_GPIO_Init+0x204>
 8001ee6:	2307      	movs	r3, #7
 8001ee8:	e006      	b.n	8001ef8 <HAL_GPIO_Init+0x204>
 8001eea:	2303      	movs	r3, #3
 8001eec:	e004      	b.n	8001ef8 <HAL_GPIO_Init+0x204>
 8001eee:	2302      	movs	r3, #2
 8001ef0:	e002      	b.n	8001ef8 <HAL_GPIO_Init+0x204>
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	e000      	b.n	8001ef8 <HAL_GPIO_Init+0x204>
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	69fa      	ldr	r2, [r7, #28]
 8001efa:	f002 0203 	and.w	r2, r2, #3
 8001efe:	0092      	lsls	r2, r2, #2
 8001f00:	4093      	lsls	r3, r2
 8001f02:	69ba      	ldr	r2, [r7, #24]
 8001f04:	4313      	orrs	r3, r2
 8001f06:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001f08:	4935      	ldr	r1, [pc, #212]	@ (8001fe0 <HAL_GPIO_Init+0x2ec>)
 8001f0a:	69fb      	ldr	r3, [r7, #28]
 8001f0c:	089b      	lsrs	r3, r3, #2
 8001f0e:	3302      	adds	r3, #2
 8001f10:	69ba      	ldr	r2, [r7, #24]
 8001f12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001f16:	4b38      	ldr	r3, [pc, #224]	@ (8001ff8 <HAL_GPIO_Init+0x304>)
 8001f18:	689b      	ldr	r3, [r3, #8]
 8001f1a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f1c:	693b      	ldr	r3, [r7, #16]
 8001f1e:	43db      	mvns	r3, r3
 8001f20:	69ba      	ldr	r2, [r7, #24]
 8001f22:	4013      	ands	r3, r2
 8001f24:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001f26:	683b      	ldr	r3, [r7, #0]
 8001f28:	685b      	ldr	r3, [r3, #4]
 8001f2a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d003      	beq.n	8001f3a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001f32:	69ba      	ldr	r2, [r7, #24]
 8001f34:	693b      	ldr	r3, [r7, #16]
 8001f36:	4313      	orrs	r3, r2
 8001f38:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001f3a:	4a2f      	ldr	r2, [pc, #188]	@ (8001ff8 <HAL_GPIO_Init+0x304>)
 8001f3c:	69bb      	ldr	r3, [r7, #24]
 8001f3e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001f40:	4b2d      	ldr	r3, [pc, #180]	@ (8001ff8 <HAL_GPIO_Init+0x304>)
 8001f42:	68db      	ldr	r3, [r3, #12]
 8001f44:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f46:	693b      	ldr	r3, [r7, #16]
 8001f48:	43db      	mvns	r3, r3
 8001f4a:	69ba      	ldr	r2, [r7, #24]
 8001f4c:	4013      	ands	r3, r2
 8001f4e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	685b      	ldr	r3, [r3, #4]
 8001f54:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d003      	beq.n	8001f64 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001f5c:	69ba      	ldr	r2, [r7, #24]
 8001f5e:	693b      	ldr	r3, [r7, #16]
 8001f60:	4313      	orrs	r3, r2
 8001f62:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001f64:	4a24      	ldr	r2, [pc, #144]	@ (8001ff8 <HAL_GPIO_Init+0x304>)
 8001f66:	69bb      	ldr	r3, [r7, #24]
 8001f68:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001f6a:	4b23      	ldr	r3, [pc, #140]	@ (8001ff8 <HAL_GPIO_Init+0x304>)
 8001f6c:	685b      	ldr	r3, [r3, #4]
 8001f6e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f70:	693b      	ldr	r3, [r7, #16]
 8001f72:	43db      	mvns	r3, r3
 8001f74:	69ba      	ldr	r2, [r7, #24]
 8001f76:	4013      	ands	r3, r2
 8001f78:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	685b      	ldr	r3, [r3, #4]
 8001f7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d003      	beq.n	8001f8e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001f86:	69ba      	ldr	r2, [r7, #24]
 8001f88:	693b      	ldr	r3, [r7, #16]
 8001f8a:	4313      	orrs	r3, r2
 8001f8c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001f8e:	4a1a      	ldr	r2, [pc, #104]	@ (8001ff8 <HAL_GPIO_Init+0x304>)
 8001f90:	69bb      	ldr	r3, [r7, #24]
 8001f92:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001f94:	4b18      	ldr	r3, [pc, #96]	@ (8001ff8 <HAL_GPIO_Init+0x304>)
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f9a:	693b      	ldr	r3, [r7, #16]
 8001f9c:	43db      	mvns	r3, r3
 8001f9e:	69ba      	ldr	r2, [r7, #24]
 8001fa0:	4013      	ands	r3, r2
 8001fa2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	685b      	ldr	r3, [r3, #4]
 8001fa8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d003      	beq.n	8001fb8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001fb0:	69ba      	ldr	r2, [r7, #24]
 8001fb2:	693b      	ldr	r3, [r7, #16]
 8001fb4:	4313      	orrs	r3, r2
 8001fb6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001fb8:	4a0f      	ldr	r2, [pc, #60]	@ (8001ff8 <HAL_GPIO_Init+0x304>)
 8001fba:	69bb      	ldr	r3, [r7, #24]
 8001fbc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001fbe:	69fb      	ldr	r3, [r7, #28]
 8001fc0:	3301      	adds	r3, #1
 8001fc2:	61fb      	str	r3, [r7, #28]
 8001fc4:	69fb      	ldr	r3, [r7, #28]
 8001fc6:	2b0f      	cmp	r3, #15
 8001fc8:	f67f aea2 	bls.w	8001d10 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001fcc:	bf00      	nop
 8001fce:	bf00      	nop
 8001fd0:	3724      	adds	r7, #36	@ 0x24
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd8:	4770      	bx	lr
 8001fda:	bf00      	nop
 8001fdc:	40023800 	.word	0x40023800
 8001fe0:	40013800 	.word	0x40013800
 8001fe4:	40020000 	.word	0x40020000
 8001fe8:	40020400 	.word	0x40020400
 8001fec:	40020800 	.word	0x40020800
 8001ff0:	40020c00 	.word	0x40020c00
 8001ff4:	40021000 	.word	0x40021000
 8001ff8:	40013c00 	.word	0x40013c00

08001ffc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	b085      	sub	sp, #20
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
 8002004:	460b      	mov	r3, r1
 8002006:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	691a      	ldr	r2, [r3, #16]
 800200c:	887b      	ldrh	r3, [r7, #2]
 800200e:	4013      	ands	r3, r2
 8002010:	2b00      	cmp	r3, #0
 8002012:	d002      	beq.n	800201a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002014:	2301      	movs	r3, #1
 8002016:	73fb      	strb	r3, [r7, #15]
 8002018:	e001      	b.n	800201e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800201a:	2300      	movs	r3, #0
 800201c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800201e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002020:	4618      	mov	r0, r3
 8002022:	3714      	adds	r7, #20
 8002024:	46bd      	mov	sp, r7
 8002026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202a:	4770      	bx	lr

0800202c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800202c:	b480      	push	{r7}
 800202e:	b083      	sub	sp, #12
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
 8002034:	460b      	mov	r3, r1
 8002036:	807b      	strh	r3, [r7, #2]
 8002038:	4613      	mov	r3, r2
 800203a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800203c:	787b      	ldrb	r3, [r7, #1]
 800203e:	2b00      	cmp	r3, #0
 8002040:	d003      	beq.n	800204a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002042:	887a      	ldrh	r2, [r7, #2]
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002048:	e003      	b.n	8002052 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800204a:	887b      	ldrh	r3, [r7, #2]
 800204c:	041a      	lsls	r2, r3, #16
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	619a      	str	r2, [r3, #24]
}
 8002052:	bf00      	nop
 8002054:	370c      	adds	r7, #12
 8002056:	46bd      	mov	sp, r7
 8002058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205c:	4770      	bx	lr

0800205e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800205e:	b480      	push	{r7}
 8002060:	b085      	sub	sp, #20
 8002062:	af00      	add	r7, sp, #0
 8002064:	6078      	str	r0, [r7, #4]
 8002066:	460b      	mov	r3, r1
 8002068:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	695b      	ldr	r3, [r3, #20]
 800206e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002070:	887a      	ldrh	r2, [r7, #2]
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	4013      	ands	r3, r2
 8002076:	041a      	lsls	r2, r3, #16
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	43d9      	mvns	r1, r3
 800207c:	887b      	ldrh	r3, [r7, #2]
 800207e:	400b      	ands	r3, r1
 8002080:	431a      	orrs	r2, r3
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	619a      	str	r2, [r3, #24]
}
 8002086:	bf00      	nop
 8002088:	3714      	adds	r7, #20
 800208a:	46bd      	mov	sp, r7
 800208c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002090:	4770      	bx	lr
	...

08002094 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b084      	sub	sp, #16
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d101      	bne.n	80020a6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80020a2:	2301      	movs	r3, #1
 80020a4:	e12b      	b.n	80022fe <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80020ac:	b2db      	uxtb	r3, r3
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d106      	bne.n	80020c0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	2200      	movs	r2, #0
 80020b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80020ba:	6878      	ldr	r0, [r7, #4]
 80020bc:	f7ff f822 	bl	8001104 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	2224      	movs	r2, #36	@ 0x24
 80020c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	681a      	ldr	r2, [r3, #0]
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f022 0201 	bic.w	r2, r2, #1
 80020d6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	681a      	ldr	r2, [r3, #0]
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80020e6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	681a      	ldr	r2, [r3, #0]
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80020f6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80020f8:	f001 f8ea 	bl	80032d0 <HAL_RCC_GetPCLK1Freq>
 80020fc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	685b      	ldr	r3, [r3, #4]
 8002102:	4a81      	ldr	r2, [pc, #516]	@ (8002308 <HAL_I2C_Init+0x274>)
 8002104:	4293      	cmp	r3, r2
 8002106:	d807      	bhi.n	8002118 <HAL_I2C_Init+0x84>
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	4a80      	ldr	r2, [pc, #512]	@ (800230c <HAL_I2C_Init+0x278>)
 800210c:	4293      	cmp	r3, r2
 800210e:	bf94      	ite	ls
 8002110:	2301      	movls	r3, #1
 8002112:	2300      	movhi	r3, #0
 8002114:	b2db      	uxtb	r3, r3
 8002116:	e006      	b.n	8002126 <HAL_I2C_Init+0x92>
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	4a7d      	ldr	r2, [pc, #500]	@ (8002310 <HAL_I2C_Init+0x27c>)
 800211c:	4293      	cmp	r3, r2
 800211e:	bf94      	ite	ls
 8002120:	2301      	movls	r3, #1
 8002122:	2300      	movhi	r3, #0
 8002124:	b2db      	uxtb	r3, r3
 8002126:	2b00      	cmp	r3, #0
 8002128:	d001      	beq.n	800212e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800212a:	2301      	movs	r3, #1
 800212c:	e0e7      	b.n	80022fe <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	4a78      	ldr	r2, [pc, #480]	@ (8002314 <HAL_I2C_Init+0x280>)
 8002132:	fba2 2303 	umull	r2, r3, r2, r3
 8002136:	0c9b      	lsrs	r3, r3, #18
 8002138:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	685b      	ldr	r3, [r3, #4]
 8002140:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	68ba      	ldr	r2, [r7, #8]
 800214a:	430a      	orrs	r2, r1
 800214c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	6a1b      	ldr	r3, [r3, #32]
 8002154:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	685b      	ldr	r3, [r3, #4]
 800215c:	4a6a      	ldr	r2, [pc, #424]	@ (8002308 <HAL_I2C_Init+0x274>)
 800215e:	4293      	cmp	r3, r2
 8002160:	d802      	bhi.n	8002168 <HAL_I2C_Init+0xd4>
 8002162:	68bb      	ldr	r3, [r7, #8]
 8002164:	3301      	adds	r3, #1
 8002166:	e009      	b.n	800217c <HAL_I2C_Init+0xe8>
 8002168:	68bb      	ldr	r3, [r7, #8]
 800216a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800216e:	fb02 f303 	mul.w	r3, r2, r3
 8002172:	4a69      	ldr	r2, [pc, #420]	@ (8002318 <HAL_I2C_Init+0x284>)
 8002174:	fba2 2303 	umull	r2, r3, r2, r3
 8002178:	099b      	lsrs	r3, r3, #6
 800217a:	3301      	adds	r3, #1
 800217c:	687a      	ldr	r2, [r7, #4]
 800217e:	6812      	ldr	r2, [r2, #0]
 8002180:	430b      	orrs	r3, r1
 8002182:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	69db      	ldr	r3, [r3, #28]
 800218a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800218e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	685b      	ldr	r3, [r3, #4]
 8002196:	495c      	ldr	r1, [pc, #368]	@ (8002308 <HAL_I2C_Init+0x274>)
 8002198:	428b      	cmp	r3, r1
 800219a:	d819      	bhi.n	80021d0 <HAL_I2C_Init+0x13c>
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	1e59      	subs	r1, r3, #1
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	685b      	ldr	r3, [r3, #4]
 80021a4:	005b      	lsls	r3, r3, #1
 80021a6:	fbb1 f3f3 	udiv	r3, r1, r3
 80021aa:	1c59      	adds	r1, r3, #1
 80021ac:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80021b0:	400b      	ands	r3, r1
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d00a      	beq.n	80021cc <HAL_I2C_Init+0x138>
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	1e59      	subs	r1, r3, #1
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	685b      	ldr	r3, [r3, #4]
 80021be:	005b      	lsls	r3, r3, #1
 80021c0:	fbb1 f3f3 	udiv	r3, r1, r3
 80021c4:	3301      	adds	r3, #1
 80021c6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021ca:	e051      	b.n	8002270 <HAL_I2C_Init+0x1dc>
 80021cc:	2304      	movs	r3, #4
 80021ce:	e04f      	b.n	8002270 <HAL_I2C_Init+0x1dc>
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	689b      	ldr	r3, [r3, #8]
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d111      	bne.n	80021fc <HAL_I2C_Init+0x168>
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	1e58      	subs	r0, r3, #1
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	6859      	ldr	r1, [r3, #4]
 80021e0:	460b      	mov	r3, r1
 80021e2:	005b      	lsls	r3, r3, #1
 80021e4:	440b      	add	r3, r1
 80021e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80021ea:	3301      	adds	r3, #1
 80021ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	bf0c      	ite	eq
 80021f4:	2301      	moveq	r3, #1
 80021f6:	2300      	movne	r3, #0
 80021f8:	b2db      	uxtb	r3, r3
 80021fa:	e012      	b.n	8002222 <HAL_I2C_Init+0x18e>
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	1e58      	subs	r0, r3, #1
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	6859      	ldr	r1, [r3, #4]
 8002204:	460b      	mov	r3, r1
 8002206:	009b      	lsls	r3, r3, #2
 8002208:	440b      	add	r3, r1
 800220a:	0099      	lsls	r1, r3, #2
 800220c:	440b      	add	r3, r1
 800220e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002212:	3301      	adds	r3, #1
 8002214:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002218:	2b00      	cmp	r3, #0
 800221a:	bf0c      	ite	eq
 800221c:	2301      	moveq	r3, #1
 800221e:	2300      	movne	r3, #0
 8002220:	b2db      	uxtb	r3, r3
 8002222:	2b00      	cmp	r3, #0
 8002224:	d001      	beq.n	800222a <HAL_I2C_Init+0x196>
 8002226:	2301      	movs	r3, #1
 8002228:	e022      	b.n	8002270 <HAL_I2C_Init+0x1dc>
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	689b      	ldr	r3, [r3, #8]
 800222e:	2b00      	cmp	r3, #0
 8002230:	d10e      	bne.n	8002250 <HAL_I2C_Init+0x1bc>
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	1e58      	subs	r0, r3, #1
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	6859      	ldr	r1, [r3, #4]
 800223a:	460b      	mov	r3, r1
 800223c:	005b      	lsls	r3, r3, #1
 800223e:	440b      	add	r3, r1
 8002240:	fbb0 f3f3 	udiv	r3, r0, r3
 8002244:	3301      	adds	r3, #1
 8002246:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800224a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800224e:	e00f      	b.n	8002270 <HAL_I2C_Init+0x1dc>
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	1e58      	subs	r0, r3, #1
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	6859      	ldr	r1, [r3, #4]
 8002258:	460b      	mov	r3, r1
 800225a:	009b      	lsls	r3, r3, #2
 800225c:	440b      	add	r3, r1
 800225e:	0099      	lsls	r1, r3, #2
 8002260:	440b      	add	r3, r1
 8002262:	fbb0 f3f3 	udiv	r3, r0, r3
 8002266:	3301      	adds	r3, #1
 8002268:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800226c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002270:	6879      	ldr	r1, [r7, #4]
 8002272:	6809      	ldr	r1, [r1, #0]
 8002274:	4313      	orrs	r3, r2
 8002276:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	69da      	ldr	r2, [r3, #28]
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	6a1b      	ldr	r3, [r3, #32]
 800228a:	431a      	orrs	r2, r3
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	430a      	orrs	r2, r1
 8002292:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	689b      	ldr	r3, [r3, #8]
 800229a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800229e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80022a2:	687a      	ldr	r2, [r7, #4]
 80022a4:	6911      	ldr	r1, [r2, #16]
 80022a6:	687a      	ldr	r2, [r7, #4]
 80022a8:	68d2      	ldr	r2, [r2, #12]
 80022aa:	4311      	orrs	r1, r2
 80022ac:	687a      	ldr	r2, [r7, #4]
 80022ae:	6812      	ldr	r2, [r2, #0]
 80022b0:	430b      	orrs	r3, r1
 80022b2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	68db      	ldr	r3, [r3, #12]
 80022ba:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	695a      	ldr	r2, [r3, #20]
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	699b      	ldr	r3, [r3, #24]
 80022c6:	431a      	orrs	r2, r3
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	430a      	orrs	r2, r1
 80022ce:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	681a      	ldr	r2, [r3, #0]
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f042 0201 	orr.w	r2, r2, #1
 80022de:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	2200      	movs	r2, #0
 80022e4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	2220      	movs	r2, #32
 80022ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	2200      	movs	r2, #0
 80022f2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	2200      	movs	r2, #0
 80022f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80022fc:	2300      	movs	r3, #0
}
 80022fe:	4618      	mov	r0, r3
 8002300:	3710      	adds	r7, #16
 8002302:	46bd      	mov	sp, r7
 8002304:	bd80      	pop	{r7, pc}
 8002306:	bf00      	nop
 8002308:	000186a0 	.word	0x000186a0
 800230c:	001e847f 	.word	0x001e847f
 8002310:	003d08ff 	.word	0x003d08ff
 8002314:	431bde83 	.word	0x431bde83
 8002318:	10624dd3 	.word	0x10624dd3

0800231c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	b088      	sub	sp, #32
 8002320:	af02      	add	r7, sp, #8
 8002322:	60f8      	str	r0, [r7, #12]
 8002324:	4608      	mov	r0, r1
 8002326:	4611      	mov	r1, r2
 8002328:	461a      	mov	r2, r3
 800232a:	4603      	mov	r3, r0
 800232c:	817b      	strh	r3, [r7, #10]
 800232e:	460b      	mov	r3, r1
 8002330:	813b      	strh	r3, [r7, #8]
 8002332:	4613      	mov	r3, r2
 8002334:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002336:	f7ff fbeb 	bl	8001b10 <HAL_GetTick>
 800233a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002342:	b2db      	uxtb	r3, r3
 8002344:	2b20      	cmp	r3, #32
 8002346:	f040 80d9 	bne.w	80024fc <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800234a:	697b      	ldr	r3, [r7, #20]
 800234c:	9300      	str	r3, [sp, #0]
 800234e:	2319      	movs	r3, #25
 8002350:	2201      	movs	r2, #1
 8002352:	496d      	ldr	r1, [pc, #436]	@ (8002508 <HAL_I2C_Mem_Write+0x1ec>)
 8002354:	68f8      	ldr	r0, [r7, #12]
 8002356:	f000 f971 	bl	800263c <I2C_WaitOnFlagUntilTimeout>
 800235a:	4603      	mov	r3, r0
 800235c:	2b00      	cmp	r3, #0
 800235e:	d001      	beq.n	8002364 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002360:	2302      	movs	r3, #2
 8002362:	e0cc      	b.n	80024fe <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800236a:	2b01      	cmp	r3, #1
 800236c:	d101      	bne.n	8002372 <HAL_I2C_Mem_Write+0x56>
 800236e:	2302      	movs	r3, #2
 8002370:	e0c5      	b.n	80024fe <HAL_I2C_Mem_Write+0x1e2>
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	2201      	movs	r2, #1
 8002376:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	f003 0301 	and.w	r3, r3, #1
 8002384:	2b01      	cmp	r3, #1
 8002386:	d007      	beq.n	8002398 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	681a      	ldr	r2, [r3, #0]
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f042 0201 	orr.w	r2, r2, #1
 8002396:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	681a      	ldr	r2, [r3, #0]
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80023a6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	2221      	movs	r2, #33	@ 0x21
 80023ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	2240      	movs	r2, #64	@ 0x40
 80023b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	2200      	movs	r2, #0
 80023bc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	6a3a      	ldr	r2, [r7, #32]
 80023c2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80023c8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023ce:	b29a      	uxth	r2, r3
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	4a4d      	ldr	r2, [pc, #308]	@ (800250c <HAL_I2C_Mem_Write+0x1f0>)
 80023d8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80023da:	88f8      	ldrh	r0, [r7, #6]
 80023dc:	893a      	ldrh	r2, [r7, #8]
 80023de:	8979      	ldrh	r1, [r7, #10]
 80023e0:	697b      	ldr	r3, [r7, #20]
 80023e2:	9301      	str	r3, [sp, #4]
 80023e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023e6:	9300      	str	r3, [sp, #0]
 80023e8:	4603      	mov	r3, r0
 80023ea:	68f8      	ldr	r0, [r7, #12]
 80023ec:	f000 f890 	bl	8002510 <I2C_RequestMemoryWrite>
 80023f0:	4603      	mov	r3, r0
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d052      	beq.n	800249c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80023f6:	2301      	movs	r3, #1
 80023f8:	e081      	b.n	80024fe <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80023fa:	697a      	ldr	r2, [r7, #20]
 80023fc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80023fe:	68f8      	ldr	r0, [r7, #12]
 8002400:	f000 fa36 	bl	8002870 <I2C_WaitOnTXEFlagUntilTimeout>
 8002404:	4603      	mov	r3, r0
 8002406:	2b00      	cmp	r3, #0
 8002408:	d00d      	beq.n	8002426 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800240e:	2b04      	cmp	r3, #4
 8002410:	d107      	bne.n	8002422 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	681a      	ldr	r2, [r3, #0]
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002420:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002422:	2301      	movs	r3, #1
 8002424:	e06b      	b.n	80024fe <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800242a:	781a      	ldrb	r2, [r3, #0]
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002436:	1c5a      	adds	r2, r3, #1
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002440:	3b01      	subs	r3, #1
 8002442:	b29a      	uxth	r2, r3
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800244c:	b29b      	uxth	r3, r3
 800244e:	3b01      	subs	r3, #1
 8002450:	b29a      	uxth	r2, r3
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	695b      	ldr	r3, [r3, #20]
 800245c:	f003 0304 	and.w	r3, r3, #4
 8002460:	2b04      	cmp	r3, #4
 8002462:	d11b      	bne.n	800249c <HAL_I2C_Mem_Write+0x180>
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002468:	2b00      	cmp	r3, #0
 800246a:	d017      	beq.n	800249c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002470:	781a      	ldrb	r2, [r3, #0]
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800247c:	1c5a      	adds	r2, r3, #1
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002486:	3b01      	subs	r3, #1
 8002488:	b29a      	uxth	r2, r3
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002492:	b29b      	uxth	r3, r3
 8002494:	3b01      	subs	r3, #1
 8002496:	b29a      	uxth	r2, r3
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d1aa      	bne.n	80023fa <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80024a4:	697a      	ldr	r2, [r7, #20]
 80024a6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80024a8:	68f8      	ldr	r0, [r7, #12]
 80024aa:	f000 fa29 	bl	8002900 <I2C_WaitOnBTFFlagUntilTimeout>
 80024ae:	4603      	mov	r3, r0
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d00d      	beq.n	80024d0 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024b8:	2b04      	cmp	r3, #4
 80024ba:	d107      	bne.n	80024cc <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	681a      	ldr	r2, [r3, #0]
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80024ca:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80024cc:	2301      	movs	r3, #1
 80024ce:	e016      	b.n	80024fe <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	681a      	ldr	r2, [r3, #0]
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80024de:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	2220      	movs	r2, #32
 80024e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	2200      	movs	r2, #0
 80024ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	2200      	movs	r2, #0
 80024f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80024f8:	2300      	movs	r3, #0
 80024fa:	e000      	b.n	80024fe <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80024fc:	2302      	movs	r3, #2
  }
}
 80024fe:	4618      	mov	r0, r3
 8002500:	3718      	adds	r7, #24
 8002502:	46bd      	mov	sp, r7
 8002504:	bd80      	pop	{r7, pc}
 8002506:	bf00      	nop
 8002508:	00100002 	.word	0x00100002
 800250c:	ffff0000 	.word	0xffff0000

08002510 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b088      	sub	sp, #32
 8002514:	af02      	add	r7, sp, #8
 8002516:	60f8      	str	r0, [r7, #12]
 8002518:	4608      	mov	r0, r1
 800251a:	4611      	mov	r1, r2
 800251c:	461a      	mov	r2, r3
 800251e:	4603      	mov	r3, r0
 8002520:	817b      	strh	r3, [r7, #10]
 8002522:	460b      	mov	r3, r1
 8002524:	813b      	strh	r3, [r7, #8]
 8002526:	4613      	mov	r3, r2
 8002528:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	681a      	ldr	r2, [r3, #0]
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002538:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800253a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800253c:	9300      	str	r3, [sp, #0]
 800253e:	6a3b      	ldr	r3, [r7, #32]
 8002540:	2200      	movs	r2, #0
 8002542:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002546:	68f8      	ldr	r0, [r7, #12]
 8002548:	f000 f878 	bl	800263c <I2C_WaitOnFlagUntilTimeout>
 800254c:	4603      	mov	r3, r0
 800254e:	2b00      	cmp	r3, #0
 8002550:	d00d      	beq.n	800256e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800255c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002560:	d103      	bne.n	800256a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002568:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800256a:	2303      	movs	r3, #3
 800256c:	e05f      	b.n	800262e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800256e:	897b      	ldrh	r3, [r7, #10]
 8002570:	b2db      	uxtb	r3, r3
 8002572:	461a      	mov	r2, r3
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800257c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800257e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002580:	6a3a      	ldr	r2, [r7, #32]
 8002582:	492d      	ldr	r1, [pc, #180]	@ (8002638 <I2C_RequestMemoryWrite+0x128>)
 8002584:	68f8      	ldr	r0, [r7, #12]
 8002586:	f000 f8d3 	bl	8002730 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800258a:	4603      	mov	r3, r0
 800258c:	2b00      	cmp	r3, #0
 800258e:	d001      	beq.n	8002594 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8002590:	2301      	movs	r3, #1
 8002592:	e04c      	b.n	800262e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002594:	2300      	movs	r3, #0
 8002596:	617b      	str	r3, [r7, #20]
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	695b      	ldr	r3, [r3, #20]
 800259e:	617b      	str	r3, [r7, #20]
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	699b      	ldr	r3, [r3, #24]
 80025a6:	617b      	str	r3, [r7, #20]
 80025a8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80025aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80025ac:	6a39      	ldr	r1, [r7, #32]
 80025ae:	68f8      	ldr	r0, [r7, #12]
 80025b0:	f000 f95e 	bl	8002870 <I2C_WaitOnTXEFlagUntilTimeout>
 80025b4:	4603      	mov	r3, r0
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d00d      	beq.n	80025d6 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025be:	2b04      	cmp	r3, #4
 80025c0:	d107      	bne.n	80025d2 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	681a      	ldr	r2, [r3, #0]
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80025d0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80025d2:	2301      	movs	r3, #1
 80025d4:	e02b      	b.n	800262e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80025d6:	88fb      	ldrh	r3, [r7, #6]
 80025d8:	2b01      	cmp	r3, #1
 80025da:	d105      	bne.n	80025e8 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80025dc:	893b      	ldrh	r3, [r7, #8]
 80025de:	b2da      	uxtb	r2, r3
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	611a      	str	r2, [r3, #16]
 80025e6:	e021      	b.n	800262c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80025e8:	893b      	ldrh	r3, [r7, #8]
 80025ea:	0a1b      	lsrs	r3, r3, #8
 80025ec:	b29b      	uxth	r3, r3
 80025ee:	b2da      	uxtb	r2, r3
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80025f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80025f8:	6a39      	ldr	r1, [r7, #32]
 80025fa:	68f8      	ldr	r0, [r7, #12]
 80025fc:	f000 f938 	bl	8002870 <I2C_WaitOnTXEFlagUntilTimeout>
 8002600:	4603      	mov	r3, r0
 8002602:	2b00      	cmp	r3, #0
 8002604:	d00d      	beq.n	8002622 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800260a:	2b04      	cmp	r3, #4
 800260c:	d107      	bne.n	800261e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	681a      	ldr	r2, [r3, #0]
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800261c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800261e:	2301      	movs	r3, #1
 8002620:	e005      	b.n	800262e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002622:	893b      	ldrh	r3, [r7, #8]
 8002624:	b2da      	uxtb	r2, r3
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800262c:	2300      	movs	r3, #0
}
 800262e:	4618      	mov	r0, r3
 8002630:	3718      	adds	r7, #24
 8002632:	46bd      	mov	sp, r7
 8002634:	bd80      	pop	{r7, pc}
 8002636:	bf00      	nop
 8002638:	00010002 	.word	0x00010002

0800263c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b084      	sub	sp, #16
 8002640:	af00      	add	r7, sp, #0
 8002642:	60f8      	str	r0, [r7, #12]
 8002644:	60b9      	str	r1, [r7, #8]
 8002646:	603b      	str	r3, [r7, #0]
 8002648:	4613      	mov	r3, r2
 800264a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800264c:	e048      	b.n	80026e0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002654:	d044      	beq.n	80026e0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002656:	f7ff fa5b 	bl	8001b10 <HAL_GetTick>
 800265a:	4602      	mov	r2, r0
 800265c:	69bb      	ldr	r3, [r7, #24]
 800265e:	1ad3      	subs	r3, r2, r3
 8002660:	683a      	ldr	r2, [r7, #0]
 8002662:	429a      	cmp	r2, r3
 8002664:	d302      	bcc.n	800266c <I2C_WaitOnFlagUntilTimeout+0x30>
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	2b00      	cmp	r3, #0
 800266a:	d139      	bne.n	80026e0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800266c:	68bb      	ldr	r3, [r7, #8]
 800266e:	0c1b      	lsrs	r3, r3, #16
 8002670:	b2db      	uxtb	r3, r3
 8002672:	2b01      	cmp	r3, #1
 8002674:	d10d      	bne.n	8002692 <I2C_WaitOnFlagUntilTimeout+0x56>
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	695b      	ldr	r3, [r3, #20]
 800267c:	43da      	mvns	r2, r3
 800267e:	68bb      	ldr	r3, [r7, #8]
 8002680:	4013      	ands	r3, r2
 8002682:	b29b      	uxth	r3, r3
 8002684:	2b00      	cmp	r3, #0
 8002686:	bf0c      	ite	eq
 8002688:	2301      	moveq	r3, #1
 800268a:	2300      	movne	r3, #0
 800268c:	b2db      	uxtb	r3, r3
 800268e:	461a      	mov	r2, r3
 8002690:	e00c      	b.n	80026ac <I2C_WaitOnFlagUntilTimeout+0x70>
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	699b      	ldr	r3, [r3, #24]
 8002698:	43da      	mvns	r2, r3
 800269a:	68bb      	ldr	r3, [r7, #8]
 800269c:	4013      	ands	r3, r2
 800269e:	b29b      	uxth	r3, r3
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	bf0c      	ite	eq
 80026a4:	2301      	moveq	r3, #1
 80026a6:	2300      	movne	r3, #0
 80026a8:	b2db      	uxtb	r3, r3
 80026aa:	461a      	mov	r2, r3
 80026ac:	79fb      	ldrb	r3, [r7, #7]
 80026ae:	429a      	cmp	r2, r3
 80026b0:	d116      	bne.n	80026e0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	2200      	movs	r2, #0
 80026b6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	2220      	movs	r2, #32
 80026bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	2200      	movs	r2, #0
 80026c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026cc:	f043 0220 	orr.w	r2, r3, #32
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	2200      	movs	r2, #0
 80026d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80026dc:	2301      	movs	r3, #1
 80026de:	e023      	b.n	8002728 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80026e0:	68bb      	ldr	r3, [r7, #8]
 80026e2:	0c1b      	lsrs	r3, r3, #16
 80026e4:	b2db      	uxtb	r3, r3
 80026e6:	2b01      	cmp	r3, #1
 80026e8:	d10d      	bne.n	8002706 <I2C_WaitOnFlagUntilTimeout+0xca>
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	695b      	ldr	r3, [r3, #20]
 80026f0:	43da      	mvns	r2, r3
 80026f2:	68bb      	ldr	r3, [r7, #8]
 80026f4:	4013      	ands	r3, r2
 80026f6:	b29b      	uxth	r3, r3
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	bf0c      	ite	eq
 80026fc:	2301      	moveq	r3, #1
 80026fe:	2300      	movne	r3, #0
 8002700:	b2db      	uxtb	r3, r3
 8002702:	461a      	mov	r2, r3
 8002704:	e00c      	b.n	8002720 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	699b      	ldr	r3, [r3, #24]
 800270c:	43da      	mvns	r2, r3
 800270e:	68bb      	ldr	r3, [r7, #8]
 8002710:	4013      	ands	r3, r2
 8002712:	b29b      	uxth	r3, r3
 8002714:	2b00      	cmp	r3, #0
 8002716:	bf0c      	ite	eq
 8002718:	2301      	moveq	r3, #1
 800271a:	2300      	movne	r3, #0
 800271c:	b2db      	uxtb	r3, r3
 800271e:	461a      	mov	r2, r3
 8002720:	79fb      	ldrb	r3, [r7, #7]
 8002722:	429a      	cmp	r2, r3
 8002724:	d093      	beq.n	800264e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002726:	2300      	movs	r3, #0
}
 8002728:	4618      	mov	r0, r3
 800272a:	3710      	adds	r7, #16
 800272c:	46bd      	mov	sp, r7
 800272e:	bd80      	pop	{r7, pc}

08002730 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	b084      	sub	sp, #16
 8002734:	af00      	add	r7, sp, #0
 8002736:	60f8      	str	r0, [r7, #12]
 8002738:	60b9      	str	r1, [r7, #8]
 800273a:	607a      	str	r2, [r7, #4]
 800273c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800273e:	e071      	b.n	8002824 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	695b      	ldr	r3, [r3, #20]
 8002746:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800274a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800274e:	d123      	bne.n	8002798 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	681a      	ldr	r2, [r3, #0]
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800275e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002768:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	2200      	movs	r2, #0
 800276e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	2220      	movs	r2, #32
 8002774:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	2200      	movs	r2, #0
 800277c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002784:	f043 0204 	orr.w	r2, r3, #4
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	2200      	movs	r2, #0
 8002790:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002794:	2301      	movs	r3, #1
 8002796:	e067      	b.n	8002868 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800279e:	d041      	beq.n	8002824 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80027a0:	f7ff f9b6 	bl	8001b10 <HAL_GetTick>
 80027a4:	4602      	mov	r2, r0
 80027a6:	683b      	ldr	r3, [r7, #0]
 80027a8:	1ad3      	subs	r3, r2, r3
 80027aa:	687a      	ldr	r2, [r7, #4]
 80027ac:	429a      	cmp	r2, r3
 80027ae:	d302      	bcc.n	80027b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d136      	bne.n	8002824 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80027b6:	68bb      	ldr	r3, [r7, #8]
 80027b8:	0c1b      	lsrs	r3, r3, #16
 80027ba:	b2db      	uxtb	r3, r3
 80027bc:	2b01      	cmp	r3, #1
 80027be:	d10c      	bne.n	80027da <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	695b      	ldr	r3, [r3, #20]
 80027c6:	43da      	mvns	r2, r3
 80027c8:	68bb      	ldr	r3, [r7, #8]
 80027ca:	4013      	ands	r3, r2
 80027cc:	b29b      	uxth	r3, r3
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	bf14      	ite	ne
 80027d2:	2301      	movne	r3, #1
 80027d4:	2300      	moveq	r3, #0
 80027d6:	b2db      	uxtb	r3, r3
 80027d8:	e00b      	b.n	80027f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	699b      	ldr	r3, [r3, #24]
 80027e0:	43da      	mvns	r2, r3
 80027e2:	68bb      	ldr	r3, [r7, #8]
 80027e4:	4013      	ands	r3, r2
 80027e6:	b29b      	uxth	r3, r3
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	bf14      	ite	ne
 80027ec:	2301      	movne	r3, #1
 80027ee:	2300      	moveq	r3, #0
 80027f0:	b2db      	uxtb	r3, r3
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d016      	beq.n	8002824 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	2200      	movs	r2, #0
 80027fa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	2220      	movs	r2, #32
 8002800:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	2200      	movs	r2, #0
 8002808:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002810:	f043 0220 	orr.w	r2, r3, #32
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	2200      	movs	r2, #0
 800281c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002820:	2301      	movs	r3, #1
 8002822:	e021      	b.n	8002868 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002824:	68bb      	ldr	r3, [r7, #8]
 8002826:	0c1b      	lsrs	r3, r3, #16
 8002828:	b2db      	uxtb	r3, r3
 800282a:	2b01      	cmp	r3, #1
 800282c:	d10c      	bne.n	8002848 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	695b      	ldr	r3, [r3, #20]
 8002834:	43da      	mvns	r2, r3
 8002836:	68bb      	ldr	r3, [r7, #8]
 8002838:	4013      	ands	r3, r2
 800283a:	b29b      	uxth	r3, r3
 800283c:	2b00      	cmp	r3, #0
 800283e:	bf14      	ite	ne
 8002840:	2301      	movne	r3, #1
 8002842:	2300      	moveq	r3, #0
 8002844:	b2db      	uxtb	r3, r3
 8002846:	e00b      	b.n	8002860 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	699b      	ldr	r3, [r3, #24]
 800284e:	43da      	mvns	r2, r3
 8002850:	68bb      	ldr	r3, [r7, #8]
 8002852:	4013      	ands	r3, r2
 8002854:	b29b      	uxth	r3, r3
 8002856:	2b00      	cmp	r3, #0
 8002858:	bf14      	ite	ne
 800285a:	2301      	movne	r3, #1
 800285c:	2300      	moveq	r3, #0
 800285e:	b2db      	uxtb	r3, r3
 8002860:	2b00      	cmp	r3, #0
 8002862:	f47f af6d 	bne.w	8002740 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002866:	2300      	movs	r3, #0
}
 8002868:	4618      	mov	r0, r3
 800286a:	3710      	adds	r7, #16
 800286c:	46bd      	mov	sp, r7
 800286e:	bd80      	pop	{r7, pc}

08002870 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b084      	sub	sp, #16
 8002874:	af00      	add	r7, sp, #0
 8002876:	60f8      	str	r0, [r7, #12]
 8002878:	60b9      	str	r1, [r7, #8]
 800287a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800287c:	e034      	b.n	80028e8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800287e:	68f8      	ldr	r0, [r7, #12]
 8002880:	f000 f886 	bl	8002990 <I2C_IsAcknowledgeFailed>
 8002884:	4603      	mov	r3, r0
 8002886:	2b00      	cmp	r3, #0
 8002888:	d001      	beq.n	800288e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800288a:	2301      	movs	r3, #1
 800288c:	e034      	b.n	80028f8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800288e:	68bb      	ldr	r3, [r7, #8]
 8002890:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002894:	d028      	beq.n	80028e8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002896:	f7ff f93b 	bl	8001b10 <HAL_GetTick>
 800289a:	4602      	mov	r2, r0
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	1ad3      	subs	r3, r2, r3
 80028a0:	68ba      	ldr	r2, [r7, #8]
 80028a2:	429a      	cmp	r2, r3
 80028a4:	d302      	bcc.n	80028ac <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80028a6:	68bb      	ldr	r3, [r7, #8]
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d11d      	bne.n	80028e8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	695b      	ldr	r3, [r3, #20]
 80028b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028b6:	2b80      	cmp	r3, #128	@ 0x80
 80028b8:	d016      	beq.n	80028e8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	2200      	movs	r2, #0
 80028be:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	2220      	movs	r2, #32
 80028c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	2200      	movs	r2, #0
 80028cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028d4:	f043 0220 	orr.w	r2, r3, #32
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	2200      	movs	r2, #0
 80028e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80028e4:	2301      	movs	r3, #1
 80028e6:	e007      	b.n	80028f8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	695b      	ldr	r3, [r3, #20]
 80028ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028f2:	2b80      	cmp	r3, #128	@ 0x80
 80028f4:	d1c3      	bne.n	800287e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80028f6:	2300      	movs	r3, #0
}
 80028f8:	4618      	mov	r0, r3
 80028fa:	3710      	adds	r7, #16
 80028fc:	46bd      	mov	sp, r7
 80028fe:	bd80      	pop	{r7, pc}

08002900 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b084      	sub	sp, #16
 8002904:	af00      	add	r7, sp, #0
 8002906:	60f8      	str	r0, [r7, #12]
 8002908:	60b9      	str	r1, [r7, #8]
 800290a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800290c:	e034      	b.n	8002978 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800290e:	68f8      	ldr	r0, [r7, #12]
 8002910:	f000 f83e 	bl	8002990 <I2C_IsAcknowledgeFailed>
 8002914:	4603      	mov	r3, r0
 8002916:	2b00      	cmp	r3, #0
 8002918:	d001      	beq.n	800291e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800291a:	2301      	movs	r3, #1
 800291c:	e034      	b.n	8002988 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800291e:	68bb      	ldr	r3, [r7, #8]
 8002920:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002924:	d028      	beq.n	8002978 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002926:	f7ff f8f3 	bl	8001b10 <HAL_GetTick>
 800292a:	4602      	mov	r2, r0
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	1ad3      	subs	r3, r2, r3
 8002930:	68ba      	ldr	r2, [r7, #8]
 8002932:	429a      	cmp	r2, r3
 8002934:	d302      	bcc.n	800293c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002936:	68bb      	ldr	r3, [r7, #8]
 8002938:	2b00      	cmp	r3, #0
 800293a:	d11d      	bne.n	8002978 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	695b      	ldr	r3, [r3, #20]
 8002942:	f003 0304 	and.w	r3, r3, #4
 8002946:	2b04      	cmp	r3, #4
 8002948:	d016      	beq.n	8002978 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	2200      	movs	r2, #0
 800294e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	2220      	movs	r2, #32
 8002954:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	2200      	movs	r2, #0
 800295c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002964:	f043 0220 	orr.w	r2, r3, #32
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	2200      	movs	r2, #0
 8002970:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002974:	2301      	movs	r3, #1
 8002976:	e007      	b.n	8002988 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	695b      	ldr	r3, [r3, #20]
 800297e:	f003 0304 	and.w	r3, r3, #4
 8002982:	2b04      	cmp	r3, #4
 8002984:	d1c3      	bne.n	800290e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002986:	2300      	movs	r3, #0
}
 8002988:	4618      	mov	r0, r3
 800298a:	3710      	adds	r7, #16
 800298c:	46bd      	mov	sp, r7
 800298e:	bd80      	pop	{r7, pc}

08002990 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002990:	b480      	push	{r7}
 8002992:	b083      	sub	sp, #12
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	695b      	ldr	r3, [r3, #20]
 800299e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80029a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80029a6:	d11b      	bne.n	80029e0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80029b0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	2200      	movs	r2, #0
 80029b6:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	2220      	movs	r2, #32
 80029bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	2200      	movs	r2, #0
 80029c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029cc:	f043 0204 	orr.w	r2, r3, #4
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2200      	movs	r2, #0
 80029d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80029dc:	2301      	movs	r3, #1
 80029de:	e000      	b.n	80029e2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80029e0:	2300      	movs	r3, #0
}
 80029e2:	4618      	mov	r0, r3
 80029e4:	370c      	adds	r7, #12
 80029e6:	46bd      	mov	sp, r7
 80029e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ec:	4770      	bx	lr
	...

080029f0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b086      	sub	sp, #24
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d101      	bne.n	8002a02 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80029fe:	2301      	movs	r3, #1
 8002a00:	e267      	b.n	8002ed2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f003 0301 	and.w	r3, r3, #1
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d075      	beq.n	8002afa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002a0e:	4b88      	ldr	r3, [pc, #544]	@ (8002c30 <HAL_RCC_OscConfig+0x240>)
 8002a10:	689b      	ldr	r3, [r3, #8]
 8002a12:	f003 030c 	and.w	r3, r3, #12
 8002a16:	2b04      	cmp	r3, #4
 8002a18:	d00c      	beq.n	8002a34 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a1a:	4b85      	ldr	r3, [pc, #532]	@ (8002c30 <HAL_RCC_OscConfig+0x240>)
 8002a1c:	689b      	ldr	r3, [r3, #8]
 8002a1e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002a22:	2b08      	cmp	r3, #8
 8002a24:	d112      	bne.n	8002a4c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a26:	4b82      	ldr	r3, [pc, #520]	@ (8002c30 <HAL_RCC_OscConfig+0x240>)
 8002a28:	685b      	ldr	r3, [r3, #4]
 8002a2a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a2e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002a32:	d10b      	bne.n	8002a4c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a34:	4b7e      	ldr	r3, [pc, #504]	@ (8002c30 <HAL_RCC_OscConfig+0x240>)
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d05b      	beq.n	8002af8 <HAL_RCC_OscConfig+0x108>
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	685b      	ldr	r3, [r3, #4]
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d157      	bne.n	8002af8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002a48:	2301      	movs	r3, #1
 8002a4a:	e242      	b.n	8002ed2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	685b      	ldr	r3, [r3, #4]
 8002a50:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a54:	d106      	bne.n	8002a64 <HAL_RCC_OscConfig+0x74>
 8002a56:	4b76      	ldr	r3, [pc, #472]	@ (8002c30 <HAL_RCC_OscConfig+0x240>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	4a75      	ldr	r2, [pc, #468]	@ (8002c30 <HAL_RCC_OscConfig+0x240>)
 8002a5c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a60:	6013      	str	r3, [r2, #0]
 8002a62:	e01d      	b.n	8002aa0 <HAL_RCC_OscConfig+0xb0>
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	685b      	ldr	r3, [r3, #4]
 8002a68:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002a6c:	d10c      	bne.n	8002a88 <HAL_RCC_OscConfig+0x98>
 8002a6e:	4b70      	ldr	r3, [pc, #448]	@ (8002c30 <HAL_RCC_OscConfig+0x240>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	4a6f      	ldr	r2, [pc, #444]	@ (8002c30 <HAL_RCC_OscConfig+0x240>)
 8002a74:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002a78:	6013      	str	r3, [r2, #0]
 8002a7a:	4b6d      	ldr	r3, [pc, #436]	@ (8002c30 <HAL_RCC_OscConfig+0x240>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	4a6c      	ldr	r2, [pc, #432]	@ (8002c30 <HAL_RCC_OscConfig+0x240>)
 8002a80:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a84:	6013      	str	r3, [r2, #0]
 8002a86:	e00b      	b.n	8002aa0 <HAL_RCC_OscConfig+0xb0>
 8002a88:	4b69      	ldr	r3, [pc, #420]	@ (8002c30 <HAL_RCC_OscConfig+0x240>)
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	4a68      	ldr	r2, [pc, #416]	@ (8002c30 <HAL_RCC_OscConfig+0x240>)
 8002a8e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a92:	6013      	str	r3, [r2, #0]
 8002a94:	4b66      	ldr	r3, [pc, #408]	@ (8002c30 <HAL_RCC_OscConfig+0x240>)
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	4a65      	ldr	r2, [pc, #404]	@ (8002c30 <HAL_RCC_OscConfig+0x240>)
 8002a9a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002a9e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	685b      	ldr	r3, [r3, #4]
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d013      	beq.n	8002ad0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002aa8:	f7ff f832 	bl	8001b10 <HAL_GetTick>
 8002aac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002aae:	e008      	b.n	8002ac2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ab0:	f7ff f82e 	bl	8001b10 <HAL_GetTick>
 8002ab4:	4602      	mov	r2, r0
 8002ab6:	693b      	ldr	r3, [r7, #16]
 8002ab8:	1ad3      	subs	r3, r2, r3
 8002aba:	2b64      	cmp	r3, #100	@ 0x64
 8002abc:	d901      	bls.n	8002ac2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002abe:	2303      	movs	r3, #3
 8002ac0:	e207      	b.n	8002ed2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ac2:	4b5b      	ldr	r3, [pc, #364]	@ (8002c30 <HAL_RCC_OscConfig+0x240>)
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d0f0      	beq.n	8002ab0 <HAL_RCC_OscConfig+0xc0>
 8002ace:	e014      	b.n	8002afa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ad0:	f7ff f81e 	bl	8001b10 <HAL_GetTick>
 8002ad4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ad6:	e008      	b.n	8002aea <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ad8:	f7ff f81a 	bl	8001b10 <HAL_GetTick>
 8002adc:	4602      	mov	r2, r0
 8002ade:	693b      	ldr	r3, [r7, #16]
 8002ae0:	1ad3      	subs	r3, r2, r3
 8002ae2:	2b64      	cmp	r3, #100	@ 0x64
 8002ae4:	d901      	bls.n	8002aea <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002ae6:	2303      	movs	r3, #3
 8002ae8:	e1f3      	b.n	8002ed2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002aea:	4b51      	ldr	r3, [pc, #324]	@ (8002c30 <HAL_RCC_OscConfig+0x240>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d1f0      	bne.n	8002ad8 <HAL_RCC_OscConfig+0xe8>
 8002af6:	e000      	b.n	8002afa <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002af8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f003 0302 	and.w	r3, r3, #2
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d063      	beq.n	8002bce <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002b06:	4b4a      	ldr	r3, [pc, #296]	@ (8002c30 <HAL_RCC_OscConfig+0x240>)
 8002b08:	689b      	ldr	r3, [r3, #8]
 8002b0a:	f003 030c 	and.w	r3, r3, #12
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d00b      	beq.n	8002b2a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002b12:	4b47      	ldr	r3, [pc, #284]	@ (8002c30 <HAL_RCC_OscConfig+0x240>)
 8002b14:	689b      	ldr	r3, [r3, #8]
 8002b16:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002b1a:	2b08      	cmp	r3, #8
 8002b1c:	d11c      	bne.n	8002b58 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002b1e:	4b44      	ldr	r3, [pc, #272]	@ (8002c30 <HAL_RCC_OscConfig+0x240>)
 8002b20:	685b      	ldr	r3, [r3, #4]
 8002b22:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d116      	bne.n	8002b58 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b2a:	4b41      	ldr	r3, [pc, #260]	@ (8002c30 <HAL_RCC_OscConfig+0x240>)
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f003 0302 	and.w	r3, r3, #2
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d005      	beq.n	8002b42 <HAL_RCC_OscConfig+0x152>
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	68db      	ldr	r3, [r3, #12]
 8002b3a:	2b01      	cmp	r3, #1
 8002b3c:	d001      	beq.n	8002b42 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002b3e:	2301      	movs	r3, #1
 8002b40:	e1c7      	b.n	8002ed2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b42:	4b3b      	ldr	r3, [pc, #236]	@ (8002c30 <HAL_RCC_OscConfig+0x240>)
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	691b      	ldr	r3, [r3, #16]
 8002b4e:	00db      	lsls	r3, r3, #3
 8002b50:	4937      	ldr	r1, [pc, #220]	@ (8002c30 <HAL_RCC_OscConfig+0x240>)
 8002b52:	4313      	orrs	r3, r2
 8002b54:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b56:	e03a      	b.n	8002bce <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	68db      	ldr	r3, [r3, #12]
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d020      	beq.n	8002ba2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b60:	4b34      	ldr	r3, [pc, #208]	@ (8002c34 <HAL_RCC_OscConfig+0x244>)
 8002b62:	2201      	movs	r2, #1
 8002b64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b66:	f7fe ffd3 	bl	8001b10 <HAL_GetTick>
 8002b6a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b6c:	e008      	b.n	8002b80 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b6e:	f7fe ffcf 	bl	8001b10 <HAL_GetTick>
 8002b72:	4602      	mov	r2, r0
 8002b74:	693b      	ldr	r3, [r7, #16]
 8002b76:	1ad3      	subs	r3, r2, r3
 8002b78:	2b02      	cmp	r3, #2
 8002b7a:	d901      	bls.n	8002b80 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002b7c:	2303      	movs	r3, #3
 8002b7e:	e1a8      	b.n	8002ed2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b80:	4b2b      	ldr	r3, [pc, #172]	@ (8002c30 <HAL_RCC_OscConfig+0x240>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f003 0302 	and.w	r3, r3, #2
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d0f0      	beq.n	8002b6e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b8c:	4b28      	ldr	r3, [pc, #160]	@ (8002c30 <HAL_RCC_OscConfig+0x240>)
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	691b      	ldr	r3, [r3, #16]
 8002b98:	00db      	lsls	r3, r3, #3
 8002b9a:	4925      	ldr	r1, [pc, #148]	@ (8002c30 <HAL_RCC_OscConfig+0x240>)
 8002b9c:	4313      	orrs	r3, r2
 8002b9e:	600b      	str	r3, [r1, #0]
 8002ba0:	e015      	b.n	8002bce <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002ba2:	4b24      	ldr	r3, [pc, #144]	@ (8002c34 <HAL_RCC_OscConfig+0x244>)
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ba8:	f7fe ffb2 	bl	8001b10 <HAL_GetTick>
 8002bac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002bae:	e008      	b.n	8002bc2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002bb0:	f7fe ffae 	bl	8001b10 <HAL_GetTick>
 8002bb4:	4602      	mov	r2, r0
 8002bb6:	693b      	ldr	r3, [r7, #16]
 8002bb8:	1ad3      	subs	r3, r2, r3
 8002bba:	2b02      	cmp	r3, #2
 8002bbc:	d901      	bls.n	8002bc2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002bbe:	2303      	movs	r3, #3
 8002bc0:	e187      	b.n	8002ed2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002bc2:	4b1b      	ldr	r3, [pc, #108]	@ (8002c30 <HAL_RCC_OscConfig+0x240>)
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f003 0302 	and.w	r3, r3, #2
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d1f0      	bne.n	8002bb0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f003 0308 	and.w	r3, r3, #8
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d036      	beq.n	8002c48 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	695b      	ldr	r3, [r3, #20]
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d016      	beq.n	8002c10 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002be2:	4b15      	ldr	r3, [pc, #84]	@ (8002c38 <HAL_RCC_OscConfig+0x248>)
 8002be4:	2201      	movs	r2, #1
 8002be6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002be8:	f7fe ff92 	bl	8001b10 <HAL_GetTick>
 8002bec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002bee:	e008      	b.n	8002c02 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002bf0:	f7fe ff8e 	bl	8001b10 <HAL_GetTick>
 8002bf4:	4602      	mov	r2, r0
 8002bf6:	693b      	ldr	r3, [r7, #16]
 8002bf8:	1ad3      	subs	r3, r2, r3
 8002bfa:	2b02      	cmp	r3, #2
 8002bfc:	d901      	bls.n	8002c02 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002bfe:	2303      	movs	r3, #3
 8002c00:	e167      	b.n	8002ed2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c02:	4b0b      	ldr	r3, [pc, #44]	@ (8002c30 <HAL_RCC_OscConfig+0x240>)
 8002c04:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c06:	f003 0302 	and.w	r3, r3, #2
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d0f0      	beq.n	8002bf0 <HAL_RCC_OscConfig+0x200>
 8002c0e:	e01b      	b.n	8002c48 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c10:	4b09      	ldr	r3, [pc, #36]	@ (8002c38 <HAL_RCC_OscConfig+0x248>)
 8002c12:	2200      	movs	r2, #0
 8002c14:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c16:	f7fe ff7b 	bl	8001b10 <HAL_GetTick>
 8002c1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c1c:	e00e      	b.n	8002c3c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c1e:	f7fe ff77 	bl	8001b10 <HAL_GetTick>
 8002c22:	4602      	mov	r2, r0
 8002c24:	693b      	ldr	r3, [r7, #16]
 8002c26:	1ad3      	subs	r3, r2, r3
 8002c28:	2b02      	cmp	r3, #2
 8002c2a:	d907      	bls.n	8002c3c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002c2c:	2303      	movs	r3, #3
 8002c2e:	e150      	b.n	8002ed2 <HAL_RCC_OscConfig+0x4e2>
 8002c30:	40023800 	.word	0x40023800
 8002c34:	42470000 	.word	0x42470000
 8002c38:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c3c:	4b88      	ldr	r3, [pc, #544]	@ (8002e60 <HAL_RCC_OscConfig+0x470>)
 8002c3e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c40:	f003 0302 	and.w	r3, r3, #2
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d1ea      	bne.n	8002c1e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f003 0304 	and.w	r3, r3, #4
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	f000 8097 	beq.w	8002d84 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c56:	2300      	movs	r3, #0
 8002c58:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c5a:	4b81      	ldr	r3, [pc, #516]	@ (8002e60 <HAL_RCC_OscConfig+0x470>)
 8002c5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d10f      	bne.n	8002c86 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c66:	2300      	movs	r3, #0
 8002c68:	60bb      	str	r3, [r7, #8]
 8002c6a:	4b7d      	ldr	r3, [pc, #500]	@ (8002e60 <HAL_RCC_OscConfig+0x470>)
 8002c6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c6e:	4a7c      	ldr	r2, [pc, #496]	@ (8002e60 <HAL_RCC_OscConfig+0x470>)
 8002c70:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c74:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c76:	4b7a      	ldr	r3, [pc, #488]	@ (8002e60 <HAL_RCC_OscConfig+0x470>)
 8002c78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c7e:	60bb      	str	r3, [r7, #8]
 8002c80:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c82:	2301      	movs	r3, #1
 8002c84:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c86:	4b77      	ldr	r3, [pc, #476]	@ (8002e64 <HAL_RCC_OscConfig+0x474>)
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d118      	bne.n	8002cc4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002c92:	4b74      	ldr	r3, [pc, #464]	@ (8002e64 <HAL_RCC_OscConfig+0x474>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	4a73      	ldr	r2, [pc, #460]	@ (8002e64 <HAL_RCC_OscConfig+0x474>)
 8002c98:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c9c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c9e:	f7fe ff37 	bl	8001b10 <HAL_GetTick>
 8002ca2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ca4:	e008      	b.n	8002cb8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ca6:	f7fe ff33 	bl	8001b10 <HAL_GetTick>
 8002caa:	4602      	mov	r2, r0
 8002cac:	693b      	ldr	r3, [r7, #16]
 8002cae:	1ad3      	subs	r3, r2, r3
 8002cb0:	2b02      	cmp	r3, #2
 8002cb2:	d901      	bls.n	8002cb8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002cb4:	2303      	movs	r3, #3
 8002cb6:	e10c      	b.n	8002ed2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cb8:	4b6a      	ldr	r3, [pc, #424]	@ (8002e64 <HAL_RCC_OscConfig+0x474>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d0f0      	beq.n	8002ca6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	689b      	ldr	r3, [r3, #8]
 8002cc8:	2b01      	cmp	r3, #1
 8002cca:	d106      	bne.n	8002cda <HAL_RCC_OscConfig+0x2ea>
 8002ccc:	4b64      	ldr	r3, [pc, #400]	@ (8002e60 <HAL_RCC_OscConfig+0x470>)
 8002cce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cd0:	4a63      	ldr	r2, [pc, #396]	@ (8002e60 <HAL_RCC_OscConfig+0x470>)
 8002cd2:	f043 0301 	orr.w	r3, r3, #1
 8002cd6:	6713      	str	r3, [r2, #112]	@ 0x70
 8002cd8:	e01c      	b.n	8002d14 <HAL_RCC_OscConfig+0x324>
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	689b      	ldr	r3, [r3, #8]
 8002cde:	2b05      	cmp	r3, #5
 8002ce0:	d10c      	bne.n	8002cfc <HAL_RCC_OscConfig+0x30c>
 8002ce2:	4b5f      	ldr	r3, [pc, #380]	@ (8002e60 <HAL_RCC_OscConfig+0x470>)
 8002ce4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ce6:	4a5e      	ldr	r2, [pc, #376]	@ (8002e60 <HAL_RCC_OscConfig+0x470>)
 8002ce8:	f043 0304 	orr.w	r3, r3, #4
 8002cec:	6713      	str	r3, [r2, #112]	@ 0x70
 8002cee:	4b5c      	ldr	r3, [pc, #368]	@ (8002e60 <HAL_RCC_OscConfig+0x470>)
 8002cf0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cf2:	4a5b      	ldr	r2, [pc, #364]	@ (8002e60 <HAL_RCC_OscConfig+0x470>)
 8002cf4:	f043 0301 	orr.w	r3, r3, #1
 8002cf8:	6713      	str	r3, [r2, #112]	@ 0x70
 8002cfa:	e00b      	b.n	8002d14 <HAL_RCC_OscConfig+0x324>
 8002cfc:	4b58      	ldr	r3, [pc, #352]	@ (8002e60 <HAL_RCC_OscConfig+0x470>)
 8002cfe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d00:	4a57      	ldr	r2, [pc, #348]	@ (8002e60 <HAL_RCC_OscConfig+0x470>)
 8002d02:	f023 0301 	bic.w	r3, r3, #1
 8002d06:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d08:	4b55      	ldr	r3, [pc, #340]	@ (8002e60 <HAL_RCC_OscConfig+0x470>)
 8002d0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d0c:	4a54      	ldr	r2, [pc, #336]	@ (8002e60 <HAL_RCC_OscConfig+0x470>)
 8002d0e:	f023 0304 	bic.w	r3, r3, #4
 8002d12:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	689b      	ldr	r3, [r3, #8]
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d015      	beq.n	8002d48 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d1c:	f7fe fef8 	bl	8001b10 <HAL_GetTick>
 8002d20:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d22:	e00a      	b.n	8002d3a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d24:	f7fe fef4 	bl	8001b10 <HAL_GetTick>
 8002d28:	4602      	mov	r2, r0
 8002d2a:	693b      	ldr	r3, [r7, #16]
 8002d2c:	1ad3      	subs	r3, r2, r3
 8002d2e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d32:	4293      	cmp	r3, r2
 8002d34:	d901      	bls.n	8002d3a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002d36:	2303      	movs	r3, #3
 8002d38:	e0cb      	b.n	8002ed2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d3a:	4b49      	ldr	r3, [pc, #292]	@ (8002e60 <HAL_RCC_OscConfig+0x470>)
 8002d3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d3e:	f003 0302 	and.w	r3, r3, #2
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d0ee      	beq.n	8002d24 <HAL_RCC_OscConfig+0x334>
 8002d46:	e014      	b.n	8002d72 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d48:	f7fe fee2 	bl	8001b10 <HAL_GetTick>
 8002d4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d4e:	e00a      	b.n	8002d66 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d50:	f7fe fede 	bl	8001b10 <HAL_GetTick>
 8002d54:	4602      	mov	r2, r0
 8002d56:	693b      	ldr	r3, [r7, #16]
 8002d58:	1ad3      	subs	r3, r2, r3
 8002d5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d5e:	4293      	cmp	r3, r2
 8002d60:	d901      	bls.n	8002d66 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002d62:	2303      	movs	r3, #3
 8002d64:	e0b5      	b.n	8002ed2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d66:	4b3e      	ldr	r3, [pc, #248]	@ (8002e60 <HAL_RCC_OscConfig+0x470>)
 8002d68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d6a:	f003 0302 	and.w	r3, r3, #2
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d1ee      	bne.n	8002d50 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002d72:	7dfb      	ldrb	r3, [r7, #23]
 8002d74:	2b01      	cmp	r3, #1
 8002d76:	d105      	bne.n	8002d84 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d78:	4b39      	ldr	r3, [pc, #228]	@ (8002e60 <HAL_RCC_OscConfig+0x470>)
 8002d7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d7c:	4a38      	ldr	r2, [pc, #224]	@ (8002e60 <HAL_RCC_OscConfig+0x470>)
 8002d7e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002d82:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	699b      	ldr	r3, [r3, #24]
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	f000 80a1 	beq.w	8002ed0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002d8e:	4b34      	ldr	r3, [pc, #208]	@ (8002e60 <HAL_RCC_OscConfig+0x470>)
 8002d90:	689b      	ldr	r3, [r3, #8]
 8002d92:	f003 030c 	and.w	r3, r3, #12
 8002d96:	2b08      	cmp	r3, #8
 8002d98:	d05c      	beq.n	8002e54 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	699b      	ldr	r3, [r3, #24]
 8002d9e:	2b02      	cmp	r3, #2
 8002da0:	d141      	bne.n	8002e26 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002da2:	4b31      	ldr	r3, [pc, #196]	@ (8002e68 <HAL_RCC_OscConfig+0x478>)
 8002da4:	2200      	movs	r2, #0
 8002da6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002da8:	f7fe feb2 	bl	8001b10 <HAL_GetTick>
 8002dac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002dae:	e008      	b.n	8002dc2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002db0:	f7fe feae 	bl	8001b10 <HAL_GetTick>
 8002db4:	4602      	mov	r2, r0
 8002db6:	693b      	ldr	r3, [r7, #16]
 8002db8:	1ad3      	subs	r3, r2, r3
 8002dba:	2b02      	cmp	r3, #2
 8002dbc:	d901      	bls.n	8002dc2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002dbe:	2303      	movs	r3, #3
 8002dc0:	e087      	b.n	8002ed2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002dc2:	4b27      	ldr	r3, [pc, #156]	@ (8002e60 <HAL_RCC_OscConfig+0x470>)
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d1f0      	bne.n	8002db0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	69da      	ldr	r2, [r3, #28]
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	6a1b      	ldr	r3, [r3, #32]
 8002dd6:	431a      	orrs	r2, r3
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ddc:	019b      	lsls	r3, r3, #6
 8002dde:	431a      	orrs	r2, r3
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002de4:	085b      	lsrs	r3, r3, #1
 8002de6:	3b01      	subs	r3, #1
 8002de8:	041b      	lsls	r3, r3, #16
 8002dea:	431a      	orrs	r2, r3
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002df0:	061b      	lsls	r3, r3, #24
 8002df2:	491b      	ldr	r1, [pc, #108]	@ (8002e60 <HAL_RCC_OscConfig+0x470>)
 8002df4:	4313      	orrs	r3, r2
 8002df6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002df8:	4b1b      	ldr	r3, [pc, #108]	@ (8002e68 <HAL_RCC_OscConfig+0x478>)
 8002dfa:	2201      	movs	r2, #1
 8002dfc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dfe:	f7fe fe87 	bl	8001b10 <HAL_GetTick>
 8002e02:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e04:	e008      	b.n	8002e18 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e06:	f7fe fe83 	bl	8001b10 <HAL_GetTick>
 8002e0a:	4602      	mov	r2, r0
 8002e0c:	693b      	ldr	r3, [r7, #16]
 8002e0e:	1ad3      	subs	r3, r2, r3
 8002e10:	2b02      	cmp	r3, #2
 8002e12:	d901      	bls.n	8002e18 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002e14:	2303      	movs	r3, #3
 8002e16:	e05c      	b.n	8002ed2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e18:	4b11      	ldr	r3, [pc, #68]	@ (8002e60 <HAL_RCC_OscConfig+0x470>)
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d0f0      	beq.n	8002e06 <HAL_RCC_OscConfig+0x416>
 8002e24:	e054      	b.n	8002ed0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e26:	4b10      	ldr	r3, [pc, #64]	@ (8002e68 <HAL_RCC_OscConfig+0x478>)
 8002e28:	2200      	movs	r2, #0
 8002e2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e2c:	f7fe fe70 	bl	8001b10 <HAL_GetTick>
 8002e30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e32:	e008      	b.n	8002e46 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e34:	f7fe fe6c 	bl	8001b10 <HAL_GetTick>
 8002e38:	4602      	mov	r2, r0
 8002e3a:	693b      	ldr	r3, [r7, #16]
 8002e3c:	1ad3      	subs	r3, r2, r3
 8002e3e:	2b02      	cmp	r3, #2
 8002e40:	d901      	bls.n	8002e46 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002e42:	2303      	movs	r3, #3
 8002e44:	e045      	b.n	8002ed2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e46:	4b06      	ldr	r3, [pc, #24]	@ (8002e60 <HAL_RCC_OscConfig+0x470>)
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d1f0      	bne.n	8002e34 <HAL_RCC_OscConfig+0x444>
 8002e52:	e03d      	b.n	8002ed0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	699b      	ldr	r3, [r3, #24]
 8002e58:	2b01      	cmp	r3, #1
 8002e5a:	d107      	bne.n	8002e6c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002e5c:	2301      	movs	r3, #1
 8002e5e:	e038      	b.n	8002ed2 <HAL_RCC_OscConfig+0x4e2>
 8002e60:	40023800 	.word	0x40023800
 8002e64:	40007000 	.word	0x40007000
 8002e68:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002e6c:	4b1b      	ldr	r3, [pc, #108]	@ (8002edc <HAL_RCC_OscConfig+0x4ec>)
 8002e6e:	685b      	ldr	r3, [r3, #4]
 8002e70:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	699b      	ldr	r3, [r3, #24]
 8002e76:	2b01      	cmp	r3, #1
 8002e78:	d028      	beq.n	8002ecc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e84:	429a      	cmp	r2, r3
 8002e86:	d121      	bne.n	8002ecc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e92:	429a      	cmp	r2, r3
 8002e94:	d11a      	bne.n	8002ecc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002e96:	68fa      	ldr	r2, [r7, #12]
 8002e98:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002e9c:	4013      	ands	r3, r2
 8002e9e:	687a      	ldr	r2, [r7, #4]
 8002ea0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002ea2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002ea4:	4293      	cmp	r3, r2
 8002ea6:	d111      	bne.n	8002ecc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002eb2:	085b      	lsrs	r3, r3, #1
 8002eb4:	3b01      	subs	r3, #1
 8002eb6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002eb8:	429a      	cmp	r2, r3
 8002eba:	d107      	bne.n	8002ecc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ec6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002ec8:	429a      	cmp	r2, r3
 8002eca:	d001      	beq.n	8002ed0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002ecc:	2301      	movs	r3, #1
 8002ece:	e000      	b.n	8002ed2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002ed0:	2300      	movs	r3, #0
}
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	3718      	adds	r7, #24
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	bd80      	pop	{r7, pc}
 8002eda:	bf00      	nop
 8002edc:	40023800 	.word	0x40023800

08002ee0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b084      	sub	sp, #16
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
 8002ee8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d101      	bne.n	8002ef4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ef0:	2301      	movs	r3, #1
 8002ef2:	e0cc      	b.n	800308e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002ef4:	4b68      	ldr	r3, [pc, #416]	@ (8003098 <HAL_RCC_ClockConfig+0x1b8>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f003 0307 	and.w	r3, r3, #7
 8002efc:	683a      	ldr	r2, [r7, #0]
 8002efe:	429a      	cmp	r2, r3
 8002f00:	d90c      	bls.n	8002f1c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f02:	4b65      	ldr	r3, [pc, #404]	@ (8003098 <HAL_RCC_ClockConfig+0x1b8>)
 8002f04:	683a      	ldr	r2, [r7, #0]
 8002f06:	b2d2      	uxtb	r2, r2
 8002f08:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f0a:	4b63      	ldr	r3, [pc, #396]	@ (8003098 <HAL_RCC_ClockConfig+0x1b8>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f003 0307 	and.w	r3, r3, #7
 8002f12:	683a      	ldr	r2, [r7, #0]
 8002f14:	429a      	cmp	r2, r3
 8002f16:	d001      	beq.n	8002f1c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002f18:	2301      	movs	r3, #1
 8002f1a:	e0b8      	b.n	800308e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f003 0302 	and.w	r3, r3, #2
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d020      	beq.n	8002f6a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f003 0304 	and.w	r3, r3, #4
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d005      	beq.n	8002f40 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002f34:	4b59      	ldr	r3, [pc, #356]	@ (800309c <HAL_RCC_ClockConfig+0x1bc>)
 8002f36:	689b      	ldr	r3, [r3, #8]
 8002f38:	4a58      	ldr	r2, [pc, #352]	@ (800309c <HAL_RCC_ClockConfig+0x1bc>)
 8002f3a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002f3e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f003 0308 	and.w	r3, r3, #8
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d005      	beq.n	8002f58 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002f4c:	4b53      	ldr	r3, [pc, #332]	@ (800309c <HAL_RCC_ClockConfig+0x1bc>)
 8002f4e:	689b      	ldr	r3, [r3, #8]
 8002f50:	4a52      	ldr	r2, [pc, #328]	@ (800309c <HAL_RCC_ClockConfig+0x1bc>)
 8002f52:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002f56:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f58:	4b50      	ldr	r3, [pc, #320]	@ (800309c <HAL_RCC_ClockConfig+0x1bc>)
 8002f5a:	689b      	ldr	r3, [r3, #8]
 8002f5c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	689b      	ldr	r3, [r3, #8]
 8002f64:	494d      	ldr	r1, [pc, #308]	@ (800309c <HAL_RCC_ClockConfig+0x1bc>)
 8002f66:	4313      	orrs	r3, r2
 8002f68:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f003 0301 	and.w	r3, r3, #1
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d044      	beq.n	8003000 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	685b      	ldr	r3, [r3, #4]
 8002f7a:	2b01      	cmp	r3, #1
 8002f7c:	d107      	bne.n	8002f8e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f7e:	4b47      	ldr	r3, [pc, #284]	@ (800309c <HAL_RCC_ClockConfig+0x1bc>)
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d119      	bne.n	8002fbe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f8a:	2301      	movs	r3, #1
 8002f8c:	e07f      	b.n	800308e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	685b      	ldr	r3, [r3, #4]
 8002f92:	2b02      	cmp	r3, #2
 8002f94:	d003      	beq.n	8002f9e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002f9a:	2b03      	cmp	r3, #3
 8002f9c:	d107      	bne.n	8002fae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f9e:	4b3f      	ldr	r3, [pc, #252]	@ (800309c <HAL_RCC_ClockConfig+0x1bc>)
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d109      	bne.n	8002fbe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002faa:	2301      	movs	r3, #1
 8002fac:	e06f      	b.n	800308e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fae:	4b3b      	ldr	r3, [pc, #236]	@ (800309c <HAL_RCC_ClockConfig+0x1bc>)
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f003 0302 	and.w	r3, r3, #2
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d101      	bne.n	8002fbe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fba:	2301      	movs	r3, #1
 8002fbc:	e067      	b.n	800308e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002fbe:	4b37      	ldr	r3, [pc, #220]	@ (800309c <HAL_RCC_ClockConfig+0x1bc>)
 8002fc0:	689b      	ldr	r3, [r3, #8]
 8002fc2:	f023 0203 	bic.w	r2, r3, #3
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	685b      	ldr	r3, [r3, #4]
 8002fca:	4934      	ldr	r1, [pc, #208]	@ (800309c <HAL_RCC_ClockConfig+0x1bc>)
 8002fcc:	4313      	orrs	r3, r2
 8002fce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002fd0:	f7fe fd9e 	bl	8001b10 <HAL_GetTick>
 8002fd4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fd6:	e00a      	b.n	8002fee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fd8:	f7fe fd9a 	bl	8001b10 <HAL_GetTick>
 8002fdc:	4602      	mov	r2, r0
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	1ad3      	subs	r3, r2, r3
 8002fe2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d901      	bls.n	8002fee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002fea:	2303      	movs	r3, #3
 8002fec:	e04f      	b.n	800308e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fee:	4b2b      	ldr	r3, [pc, #172]	@ (800309c <HAL_RCC_ClockConfig+0x1bc>)
 8002ff0:	689b      	ldr	r3, [r3, #8]
 8002ff2:	f003 020c 	and.w	r2, r3, #12
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	685b      	ldr	r3, [r3, #4]
 8002ffa:	009b      	lsls	r3, r3, #2
 8002ffc:	429a      	cmp	r2, r3
 8002ffe:	d1eb      	bne.n	8002fd8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003000:	4b25      	ldr	r3, [pc, #148]	@ (8003098 <HAL_RCC_ClockConfig+0x1b8>)
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f003 0307 	and.w	r3, r3, #7
 8003008:	683a      	ldr	r2, [r7, #0]
 800300a:	429a      	cmp	r2, r3
 800300c:	d20c      	bcs.n	8003028 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800300e:	4b22      	ldr	r3, [pc, #136]	@ (8003098 <HAL_RCC_ClockConfig+0x1b8>)
 8003010:	683a      	ldr	r2, [r7, #0]
 8003012:	b2d2      	uxtb	r2, r2
 8003014:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003016:	4b20      	ldr	r3, [pc, #128]	@ (8003098 <HAL_RCC_ClockConfig+0x1b8>)
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f003 0307 	and.w	r3, r3, #7
 800301e:	683a      	ldr	r2, [r7, #0]
 8003020:	429a      	cmp	r2, r3
 8003022:	d001      	beq.n	8003028 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003024:	2301      	movs	r3, #1
 8003026:	e032      	b.n	800308e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f003 0304 	and.w	r3, r3, #4
 8003030:	2b00      	cmp	r3, #0
 8003032:	d008      	beq.n	8003046 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003034:	4b19      	ldr	r3, [pc, #100]	@ (800309c <HAL_RCC_ClockConfig+0x1bc>)
 8003036:	689b      	ldr	r3, [r3, #8]
 8003038:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	68db      	ldr	r3, [r3, #12]
 8003040:	4916      	ldr	r1, [pc, #88]	@ (800309c <HAL_RCC_ClockConfig+0x1bc>)
 8003042:	4313      	orrs	r3, r2
 8003044:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f003 0308 	and.w	r3, r3, #8
 800304e:	2b00      	cmp	r3, #0
 8003050:	d009      	beq.n	8003066 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003052:	4b12      	ldr	r3, [pc, #72]	@ (800309c <HAL_RCC_ClockConfig+0x1bc>)
 8003054:	689b      	ldr	r3, [r3, #8]
 8003056:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	691b      	ldr	r3, [r3, #16]
 800305e:	00db      	lsls	r3, r3, #3
 8003060:	490e      	ldr	r1, [pc, #56]	@ (800309c <HAL_RCC_ClockConfig+0x1bc>)
 8003062:	4313      	orrs	r3, r2
 8003064:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003066:	f000 f821 	bl	80030ac <HAL_RCC_GetSysClockFreq>
 800306a:	4602      	mov	r2, r0
 800306c:	4b0b      	ldr	r3, [pc, #44]	@ (800309c <HAL_RCC_ClockConfig+0x1bc>)
 800306e:	689b      	ldr	r3, [r3, #8]
 8003070:	091b      	lsrs	r3, r3, #4
 8003072:	f003 030f 	and.w	r3, r3, #15
 8003076:	490a      	ldr	r1, [pc, #40]	@ (80030a0 <HAL_RCC_ClockConfig+0x1c0>)
 8003078:	5ccb      	ldrb	r3, [r1, r3]
 800307a:	fa22 f303 	lsr.w	r3, r2, r3
 800307e:	4a09      	ldr	r2, [pc, #36]	@ (80030a4 <HAL_RCC_ClockConfig+0x1c4>)
 8003080:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003082:	4b09      	ldr	r3, [pc, #36]	@ (80030a8 <HAL_RCC_ClockConfig+0x1c8>)
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	4618      	mov	r0, r3
 8003088:	f7fe fcfe 	bl	8001a88 <HAL_InitTick>

  return HAL_OK;
 800308c:	2300      	movs	r3, #0
}
 800308e:	4618      	mov	r0, r3
 8003090:	3710      	adds	r7, #16
 8003092:	46bd      	mov	sp, r7
 8003094:	bd80      	pop	{r7, pc}
 8003096:	bf00      	nop
 8003098:	40023c00 	.word	0x40023c00
 800309c:	40023800 	.word	0x40023800
 80030a0:	080047e8 	.word	0x080047e8
 80030a4:	20000018 	.word	0x20000018
 80030a8:	2000001c 	.word	0x2000001c

080030ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80030ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80030b0:	b094      	sub	sp, #80	@ 0x50
 80030b2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80030b4:	2300      	movs	r3, #0
 80030b6:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80030b8:	2300      	movs	r3, #0
 80030ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80030bc:	2300      	movs	r3, #0
 80030be:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80030c0:	2300      	movs	r3, #0
 80030c2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80030c4:	4b79      	ldr	r3, [pc, #484]	@ (80032ac <HAL_RCC_GetSysClockFreq+0x200>)
 80030c6:	689b      	ldr	r3, [r3, #8]
 80030c8:	f003 030c 	and.w	r3, r3, #12
 80030cc:	2b08      	cmp	r3, #8
 80030ce:	d00d      	beq.n	80030ec <HAL_RCC_GetSysClockFreq+0x40>
 80030d0:	2b08      	cmp	r3, #8
 80030d2:	f200 80e1 	bhi.w	8003298 <HAL_RCC_GetSysClockFreq+0x1ec>
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d002      	beq.n	80030e0 <HAL_RCC_GetSysClockFreq+0x34>
 80030da:	2b04      	cmp	r3, #4
 80030dc:	d003      	beq.n	80030e6 <HAL_RCC_GetSysClockFreq+0x3a>
 80030de:	e0db      	b.n	8003298 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80030e0:	4b73      	ldr	r3, [pc, #460]	@ (80032b0 <HAL_RCC_GetSysClockFreq+0x204>)
 80030e2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80030e4:	e0db      	b.n	800329e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80030e6:	4b73      	ldr	r3, [pc, #460]	@ (80032b4 <HAL_RCC_GetSysClockFreq+0x208>)
 80030e8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80030ea:	e0d8      	b.n	800329e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80030ec:	4b6f      	ldr	r3, [pc, #444]	@ (80032ac <HAL_RCC_GetSysClockFreq+0x200>)
 80030ee:	685b      	ldr	r3, [r3, #4]
 80030f0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80030f4:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80030f6:	4b6d      	ldr	r3, [pc, #436]	@ (80032ac <HAL_RCC_GetSysClockFreq+0x200>)
 80030f8:	685b      	ldr	r3, [r3, #4]
 80030fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d063      	beq.n	80031ca <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003102:	4b6a      	ldr	r3, [pc, #424]	@ (80032ac <HAL_RCC_GetSysClockFreq+0x200>)
 8003104:	685b      	ldr	r3, [r3, #4]
 8003106:	099b      	lsrs	r3, r3, #6
 8003108:	2200      	movs	r2, #0
 800310a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800310c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800310e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003110:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003114:	633b      	str	r3, [r7, #48]	@ 0x30
 8003116:	2300      	movs	r3, #0
 8003118:	637b      	str	r3, [r7, #52]	@ 0x34
 800311a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800311e:	4622      	mov	r2, r4
 8003120:	462b      	mov	r3, r5
 8003122:	f04f 0000 	mov.w	r0, #0
 8003126:	f04f 0100 	mov.w	r1, #0
 800312a:	0159      	lsls	r1, r3, #5
 800312c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003130:	0150      	lsls	r0, r2, #5
 8003132:	4602      	mov	r2, r0
 8003134:	460b      	mov	r3, r1
 8003136:	4621      	mov	r1, r4
 8003138:	1a51      	subs	r1, r2, r1
 800313a:	6139      	str	r1, [r7, #16]
 800313c:	4629      	mov	r1, r5
 800313e:	eb63 0301 	sbc.w	r3, r3, r1
 8003142:	617b      	str	r3, [r7, #20]
 8003144:	f04f 0200 	mov.w	r2, #0
 8003148:	f04f 0300 	mov.w	r3, #0
 800314c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003150:	4659      	mov	r1, fp
 8003152:	018b      	lsls	r3, r1, #6
 8003154:	4651      	mov	r1, sl
 8003156:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800315a:	4651      	mov	r1, sl
 800315c:	018a      	lsls	r2, r1, #6
 800315e:	4651      	mov	r1, sl
 8003160:	ebb2 0801 	subs.w	r8, r2, r1
 8003164:	4659      	mov	r1, fp
 8003166:	eb63 0901 	sbc.w	r9, r3, r1
 800316a:	f04f 0200 	mov.w	r2, #0
 800316e:	f04f 0300 	mov.w	r3, #0
 8003172:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003176:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800317a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800317e:	4690      	mov	r8, r2
 8003180:	4699      	mov	r9, r3
 8003182:	4623      	mov	r3, r4
 8003184:	eb18 0303 	adds.w	r3, r8, r3
 8003188:	60bb      	str	r3, [r7, #8]
 800318a:	462b      	mov	r3, r5
 800318c:	eb49 0303 	adc.w	r3, r9, r3
 8003190:	60fb      	str	r3, [r7, #12]
 8003192:	f04f 0200 	mov.w	r2, #0
 8003196:	f04f 0300 	mov.w	r3, #0
 800319a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800319e:	4629      	mov	r1, r5
 80031a0:	024b      	lsls	r3, r1, #9
 80031a2:	4621      	mov	r1, r4
 80031a4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80031a8:	4621      	mov	r1, r4
 80031aa:	024a      	lsls	r2, r1, #9
 80031ac:	4610      	mov	r0, r2
 80031ae:	4619      	mov	r1, r3
 80031b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80031b2:	2200      	movs	r2, #0
 80031b4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80031b6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80031b8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80031bc:	f7fd f860 	bl	8000280 <__aeabi_uldivmod>
 80031c0:	4602      	mov	r2, r0
 80031c2:	460b      	mov	r3, r1
 80031c4:	4613      	mov	r3, r2
 80031c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80031c8:	e058      	b.n	800327c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80031ca:	4b38      	ldr	r3, [pc, #224]	@ (80032ac <HAL_RCC_GetSysClockFreq+0x200>)
 80031cc:	685b      	ldr	r3, [r3, #4]
 80031ce:	099b      	lsrs	r3, r3, #6
 80031d0:	2200      	movs	r2, #0
 80031d2:	4618      	mov	r0, r3
 80031d4:	4611      	mov	r1, r2
 80031d6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80031da:	623b      	str	r3, [r7, #32]
 80031dc:	2300      	movs	r3, #0
 80031de:	627b      	str	r3, [r7, #36]	@ 0x24
 80031e0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80031e4:	4642      	mov	r2, r8
 80031e6:	464b      	mov	r3, r9
 80031e8:	f04f 0000 	mov.w	r0, #0
 80031ec:	f04f 0100 	mov.w	r1, #0
 80031f0:	0159      	lsls	r1, r3, #5
 80031f2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80031f6:	0150      	lsls	r0, r2, #5
 80031f8:	4602      	mov	r2, r0
 80031fa:	460b      	mov	r3, r1
 80031fc:	4641      	mov	r1, r8
 80031fe:	ebb2 0a01 	subs.w	sl, r2, r1
 8003202:	4649      	mov	r1, r9
 8003204:	eb63 0b01 	sbc.w	fp, r3, r1
 8003208:	f04f 0200 	mov.w	r2, #0
 800320c:	f04f 0300 	mov.w	r3, #0
 8003210:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003214:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003218:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800321c:	ebb2 040a 	subs.w	r4, r2, sl
 8003220:	eb63 050b 	sbc.w	r5, r3, fp
 8003224:	f04f 0200 	mov.w	r2, #0
 8003228:	f04f 0300 	mov.w	r3, #0
 800322c:	00eb      	lsls	r3, r5, #3
 800322e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003232:	00e2      	lsls	r2, r4, #3
 8003234:	4614      	mov	r4, r2
 8003236:	461d      	mov	r5, r3
 8003238:	4643      	mov	r3, r8
 800323a:	18e3      	adds	r3, r4, r3
 800323c:	603b      	str	r3, [r7, #0]
 800323e:	464b      	mov	r3, r9
 8003240:	eb45 0303 	adc.w	r3, r5, r3
 8003244:	607b      	str	r3, [r7, #4]
 8003246:	f04f 0200 	mov.w	r2, #0
 800324a:	f04f 0300 	mov.w	r3, #0
 800324e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003252:	4629      	mov	r1, r5
 8003254:	028b      	lsls	r3, r1, #10
 8003256:	4621      	mov	r1, r4
 8003258:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800325c:	4621      	mov	r1, r4
 800325e:	028a      	lsls	r2, r1, #10
 8003260:	4610      	mov	r0, r2
 8003262:	4619      	mov	r1, r3
 8003264:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003266:	2200      	movs	r2, #0
 8003268:	61bb      	str	r3, [r7, #24]
 800326a:	61fa      	str	r2, [r7, #28]
 800326c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003270:	f7fd f806 	bl	8000280 <__aeabi_uldivmod>
 8003274:	4602      	mov	r2, r0
 8003276:	460b      	mov	r3, r1
 8003278:	4613      	mov	r3, r2
 800327a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800327c:	4b0b      	ldr	r3, [pc, #44]	@ (80032ac <HAL_RCC_GetSysClockFreq+0x200>)
 800327e:	685b      	ldr	r3, [r3, #4]
 8003280:	0c1b      	lsrs	r3, r3, #16
 8003282:	f003 0303 	and.w	r3, r3, #3
 8003286:	3301      	adds	r3, #1
 8003288:	005b      	lsls	r3, r3, #1
 800328a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800328c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800328e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003290:	fbb2 f3f3 	udiv	r3, r2, r3
 8003294:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003296:	e002      	b.n	800329e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003298:	4b05      	ldr	r3, [pc, #20]	@ (80032b0 <HAL_RCC_GetSysClockFreq+0x204>)
 800329a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800329c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800329e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80032a0:	4618      	mov	r0, r3
 80032a2:	3750      	adds	r7, #80	@ 0x50
 80032a4:	46bd      	mov	sp, r7
 80032a6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80032aa:	bf00      	nop
 80032ac:	40023800 	.word	0x40023800
 80032b0:	00f42400 	.word	0x00f42400
 80032b4:	007a1200 	.word	0x007a1200

080032b8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80032b8:	b480      	push	{r7}
 80032ba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80032bc:	4b03      	ldr	r3, [pc, #12]	@ (80032cc <HAL_RCC_GetHCLKFreq+0x14>)
 80032be:	681b      	ldr	r3, [r3, #0]
}
 80032c0:	4618      	mov	r0, r3
 80032c2:	46bd      	mov	sp, r7
 80032c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c8:	4770      	bx	lr
 80032ca:	bf00      	nop
 80032cc:	20000018 	.word	0x20000018

080032d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80032d4:	f7ff fff0 	bl	80032b8 <HAL_RCC_GetHCLKFreq>
 80032d8:	4602      	mov	r2, r0
 80032da:	4b05      	ldr	r3, [pc, #20]	@ (80032f0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80032dc:	689b      	ldr	r3, [r3, #8]
 80032de:	0a9b      	lsrs	r3, r3, #10
 80032e0:	f003 0307 	and.w	r3, r3, #7
 80032e4:	4903      	ldr	r1, [pc, #12]	@ (80032f4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80032e6:	5ccb      	ldrb	r3, [r1, r3]
 80032e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032ec:	4618      	mov	r0, r3
 80032ee:	bd80      	pop	{r7, pc}
 80032f0:	40023800 	.word	0x40023800
 80032f4:	080047f8 	.word	0x080047f8

080032f8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80032fc:	f7ff ffdc 	bl	80032b8 <HAL_RCC_GetHCLKFreq>
 8003300:	4602      	mov	r2, r0
 8003302:	4b05      	ldr	r3, [pc, #20]	@ (8003318 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003304:	689b      	ldr	r3, [r3, #8]
 8003306:	0b5b      	lsrs	r3, r3, #13
 8003308:	f003 0307 	and.w	r3, r3, #7
 800330c:	4903      	ldr	r1, [pc, #12]	@ (800331c <HAL_RCC_GetPCLK2Freq+0x24>)
 800330e:	5ccb      	ldrb	r3, [r1, r3]
 8003310:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003314:	4618      	mov	r0, r3
 8003316:	bd80      	pop	{r7, pc}
 8003318:	40023800 	.word	0x40023800
 800331c:	080047f8 	.word	0x080047f8

08003320 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003320:	b580      	push	{r7, lr}
 8003322:	b086      	sub	sp, #24
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003328:	2300      	movs	r3, #0
 800332a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800332c:	2300      	movs	r3, #0
 800332e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f003 0301 	and.w	r3, r3, #1
 8003338:	2b00      	cmp	r3, #0
 800333a:	d105      	bne.n	8003348 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003344:	2b00      	cmp	r3, #0
 8003346:	d038      	beq.n	80033ba <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003348:	4b68      	ldr	r3, [pc, #416]	@ (80034ec <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800334a:	2200      	movs	r2, #0
 800334c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800334e:	f7fe fbdf 	bl	8001b10 <HAL_GetTick>
 8003352:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003354:	e008      	b.n	8003368 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003356:	f7fe fbdb 	bl	8001b10 <HAL_GetTick>
 800335a:	4602      	mov	r2, r0
 800335c:	697b      	ldr	r3, [r7, #20]
 800335e:	1ad3      	subs	r3, r2, r3
 8003360:	2b02      	cmp	r3, #2
 8003362:	d901      	bls.n	8003368 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003364:	2303      	movs	r3, #3
 8003366:	e0bd      	b.n	80034e4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003368:	4b61      	ldr	r3, [pc, #388]	@ (80034f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003370:	2b00      	cmp	r3, #0
 8003372:	d1f0      	bne.n	8003356 <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN,
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	685a      	ldr	r2, [r3, #4]
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	689b      	ldr	r3, [r3, #8]
 800337c:	019b      	lsls	r3, r3, #6
 800337e:	431a      	orrs	r2, r3
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	68db      	ldr	r3, [r3, #12]
 8003384:	071b      	lsls	r3, r3, #28
 8003386:	495a      	ldr	r1, [pc, #360]	@ (80034f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003388:	4313      	orrs	r3, r2
 800338a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800338e:	4b57      	ldr	r3, [pc, #348]	@ (80034ec <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003390:	2201      	movs	r2, #1
 8003392:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003394:	f7fe fbbc 	bl	8001b10 <HAL_GetTick>
 8003398:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800339a:	e008      	b.n	80033ae <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800339c:	f7fe fbb8 	bl	8001b10 <HAL_GetTick>
 80033a0:	4602      	mov	r2, r0
 80033a2:	697b      	ldr	r3, [r7, #20]
 80033a4:	1ad3      	subs	r3, r2, r3
 80033a6:	2b02      	cmp	r3, #2
 80033a8:	d901      	bls.n	80033ae <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80033aa:	2303      	movs	r3, #3
 80033ac:	e09a      	b.n	80034e4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80033ae:	4b50      	ldr	r3, [pc, #320]	@ (80034f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d0f0      	beq.n	800339c <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f003 0302 	and.w	r3, r3, #2
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	f000 8083 	beq.w	80034ce <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80033c8:	2300      	movs	r3, #0
 80033ca:	60fb      	str	r3, [r7, #12]
 80033cc:	4b48      	ldr	r3, [pc, #288]	@ (80034f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033d0:	4a47      	ldr	r2, [pc, #284]	@ (80034f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80033d6:	6413      	str	r3, [r2, #64]	@ 0x40
 80033d8:	4b45      	ldr	r3, [pc, #276]	@ (80034f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033e0:	60fb      	str	r3, [r7, #12]
 80033e2:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80033e4:	4b43      	ldr	r3, [pc, #268]	@ (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	4a42      	ldr	r2, [pc, #264]	@ (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80033ea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80033ee:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80033f0:	f7fe fb8e 	bl	8001b10 <HAL_GetTick>
 80033f4:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80033f6:	e008      	b.n	800340a <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033f8:	f7fe fb8a 	bl	8001b10 <HAL_GetTick>
 80033fc:	4602      	mov	r2, r0
 80033fe:	697b      	ldr	r3, [r7, #20]
 8003400:	1ad3      	subs	r3, r2, r3
 8003402:	2b02      	cmp	r3, #2
 8003404:	d901      	bls.n	800340a <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 8003406:	2303      	movs	r3, #3
 8003408:	e06c      	b.n	80034e4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800340a:	4b3a      	ldr	r3, [pc, #232]	@ (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003412:	2b00      	cmp	r3, #0
 8003414:	d0f0      	beq.n	80033f8 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003416:	4b36      	ldr	r3, [pc, #216]	@ (80034f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003418:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800341a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800341e:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003420:	693b      	ldr	r3, [r7, #16]
 8003422:	2b00      	cmp	r3, #0
 8003424:	d02f      	beq.n	8003486 <HAL_RCCEx_PeriphCLKConfig+0x166>
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	691b      	ldr	r3, [r3, #16]
 800342a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800342e:	693a      	ldr	r2, [r7, #16]
 8003430:	429a      	cmp	r2, r3
 8003432:	d028      	beq.n	8003486 <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003434:	4b2e      	ldr	r3, [pc, #184]	@ (80034f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003436:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003438:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800343c:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800343e:	4b2e      	ldr	r3, [pc, #184]	@ (80034f8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003440:	2201      	movs	r2, #1
 8003442:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003444:	4b2c      	ldr	r3, [pc, #176]	@ (80034f8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003446:	2200      	movs	r2, #0
 8003448:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800344a:	4a29      	ldr	r2, [pc, #164]	@ (80034f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800344c:	693b      	ldr	r3, [r7, #16]
 800344e:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003450:	4b27      	ldr	r3, [pc, #156]	@ (80034f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003452:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003454:	f003 0301 	and.w	r3, r3, #1
 8003458:	2b01      	cmp	r3, #1
 800345a:	d114      	bne.n	8003486 <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800345c:	f7fe fb58 	bl	8001b10 <HAL_GetTick>
 8003460:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003462:	e00a      	b.n	800347a <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003464:	f7fe fb54 	bl	8001b10 <HAL_GetTick>
 8003468:	4602      	mov	r2, r0
 800346a:	697b      	ldr	r3, [r7, #20]
 800346c:	1ad3      	subs	r3, r2, r3
 800346e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003472:	4293      	cmp	r3, r2
 8003474:	d901      	bls.n	800347a <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8003476:	2303      	movs	r3, #3
 8003478:	e034      	b.n	80034e4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800347a:	4b1d      	ldr	r3, [pc, #116]	@ (80034f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800347c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800347e:	f003 0302 	and.w	r3, r3, #2
 8003482:	2b00      	cmp	r3, #0
 8003484:	d0ee      	beq.n	8003464 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	691b      	ldr	r3, [r3, #16]
 800348a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800348e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003492:	d10d      	bne.n	80034b0 <HAL_RCCEx_PeriphCLKConfig+0x190>
 8003494:	4b16      	ldr	r3, [pc, #88]	@ (80034f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003496:	689b      	ldr	r3, [r3, #8]
 8003498:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	691b      	ldr	r3, [r3, #16]
 80034a0:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80034a4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80034a8:	4911      	ldr	r1, [pc, #68]	@ (80034f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034aa:	4313      	orrs	r3, r2
 80034ac:	608b      	str	r3, [r1, #8]
 80034ae:	e005      	b.n	80034bc <HAL_RCCEx_PeriphCLKConfig+0x19c>
 80034b0:	4b0f      	ldr	r3, [pc, #60]	@ (80034f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034b2:	689b      	ldr	r3, [r3, #8]
 80034b4:	4a0e      	ldr	r2, [pc, #56]	@ (80034f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034b6:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80034ba:	6093      	str	r3, [r2, #8]
 80034bc:	4b0c      	ldr	r3, [pc, #48]	@ (80034f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034be:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	691b      	ldr	r3, [r3, #16]
 80034c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80034c8:	4909      	ldr	r1, [pc, #36]	@ (80034f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034ca:	4313      	orrs	r3, r2
 80034cc:	670b      	str	r3, [r1, #112]	@ 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f003 0308 	and.w	r3, r3, #8
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d003      	beq.n	80034e2 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	7d1a      	ldrb	r2, [r3, #20]
 80034de:	4b07      	ldr	r3, [pc, #28]	@ (80034fc <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 80034e0:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80034e2:	2300      	movs	r3, #0
}
 80034e4:	4618      	mov	r0, r3
 80034e6:	3718      	adds	r7, #24
 80034e8:	46bd      	mov	sp, r7
 80034ea:	bd80      	pop	{r7, pc}
 80034ec:	42470068 	.word	0x42470068
 80034f0:	40023800 	.word	0x40023800
 80034f4:	40007000 	.word	0x40007000
 80034f8:	42470e40 	.word	0x42470e40
 80034fc:	424711e0 	.word	0x424711e0

08003500 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003500:	b580      	push	{r7, lr}
 8003502:	b084      	sub	sp, #16
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2b00      	cmp	r3, #0
 800350c:	d101      	bne.n	8003512 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 800350e:	2301      	movs	r3, #1
 8003510:	e073      	b.n	80035fa <HAL_RTC_Init+0xfa>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	7f5b      	ldrb	r3, [r3, #29]
 8003516:	b2db      	uxtb	r3, r3
 8003518:	2b00      	cmp	r3, #0
 800351a:	d105      	bne.n	8003528 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2200      	movs	r2, #0
 8003520:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8003522:	6878      	ldr	r0, [r7, #4]
 8003524:	f7fe f926 	bl	8001774 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2202      	movs	r2, #2
 800352c:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	68db      	ldr	r3, [r3, #12]
 8003534:	f003 0310 	and.w	r3, r3, #16
 8003538:	2b10      	cmp	r3, #16
 800353a:	d055      	beq.n	80035e8 <HAL_RTC_Init+0xe8>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	22ca      	movs	r2, #202	@ 0xca
 8003542:	625a      	str	r2, [r3, #36]	@ 0x24
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	2253      	movs	r2, #83	@ 0x53
 800354a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800354c:	6878      	ldr	r0, [r7, #4]
 800354e:	f000 f87f 	bl	8003650 <RTC_EnterInitMode>
 8003552:	4603      	mov	r3, r0
 8003554:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8003556:	7bfb      	ldrb	r3, [r7, #15]
 8003558:	2b00      	cmp	r3, #0
 800355a:	d12c      	bne.n	80035b6 <HAL_RTC_Init+0xb6>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	689b      	ldr	r3, [r3, #8]
 8003562:	687a      	ldr	r2, [r7, #4]
 8003564:	6812      	ldr	r2, [r2, #0]
 8003566:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800356a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800356e:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	6899      	ldr	r1, [r3, #8]
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	685a      	ldr	r2, [r3, #4]
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	691b      	ldr	r3, [r3, #16]
 800357e:	431a      	orrs	r2, r3
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	695b      	ldr	r3, [r3, #20]
 8003584:	431a      	orrs	r2, r3
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	430a      	orrs	r2, r1
 800358c:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	687a      	ldr	r2, [r7, #4]
 8003594:	68d2      	ldr	r2, [r2, #12]
 8003596:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	6919      	ldr	r1, [r3, #16]
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	689b      	ldr	r3, [r3, #8]
 80035a2:	041a      	lsls	r2, r3, #16
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	430a      	orrs	r2, r1
 80035aa:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80035ac:	6878      	ldr	r0, [r7, #4]
 80035ae:	f000 f886 	bl	80036be <RTC_ExitInitMode>
 80035b2:	4603      	mov	r3, r0
 80035b4:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 80035b6:	7bfb      	ldrb	r3, [r7, #15]
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d110      	bne.n	80035de <HAL_RTC_Init+0xde>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80035ca:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	699a      	ldr	r2, [r3, #24]
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	430a      	orrs	r2, r1
 80035dc:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	22ff      	movs	r2, #255	@ 0xff
 80035e4:	625a      	str	r2, [r3, #36]	@ 0x24
 80035e6:	e001      	b.n	80035ec <HAL_RTC_Init+0xec>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 80035e8:	2300      	movs	r3, #0
 80035ea:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 80035ec:	7bfb      	ldrb	r3, [r7, #15]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d102      	bne.n	80035f8 <HAL_RTC_Init+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2201      	movs	r2, #1
 80035f6:	775a      	strb	r2, [r3, #29]
  }

  return status;
 80035f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80035fa:	4618      	mov	r0, r3
 80035fc:	3710      	adds	r7, #16
 80035fe:	46bd      	mov	sp, r7
 8003600:	bd80      	pop	{r7, pc}
	...

08003604 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b084      	sub	sp, #16
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800360c:	2300      	movs	r3, #0
 800360e:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	4a0d      	ldr	r2, [pc, #52]	@ (800364c <HAL_RTC_WaitForSynchro+0x48>)
 8003616:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003618:	f7fe fa7a 	bl	8001b10 <HAL_GetTick>
 800361c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800361e:	e009      	b.n	8003634 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003620:	f7fe fa76 	bl	8001b10 <HAL_GetTick>
 8003624:	4602      	mov	r2, r0
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	1ad3      	subs	r3, r2, r3
 800362a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800362e:	d901      	bls.n	8003634 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8003630:	2303      	movs	r3, #3
 8003632:	e007      	b.n	8003644 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	68db      	ldr	r3, [r3, #12]
 800363a:	f003 0320 	and.w	r3, r3, #32
 800363e:	2b00      	cmp	r3, #0
 8003640:	d0ee      	beq.n	8003620 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8003642:	2300      	movs	r3, #0
}
 8003644:	4618      	mov	r0, r3
 8003646:	3710      	adds	r7, #16
 8003648:	46bd      	mov	sp, r7
 800364a:	bd80      	pop	{r7, pc}
 800364c:	00013f5f 	.word	0x00013f5f

08003650 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8003650:	b580      	push	{r7, lr}
 8003652:	b084      	sub	sp, #16
 8003654:	af00      	add	r7, sp, #0
 8003656:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003658:	2300      	movs	r3, #0
 800365a:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800365c:	2300      	movs	r3, #0
 800365e:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	68db      	ldr	r3, [r3, #12]
 8003666:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800366a:	2b00      	cmp	r3, #0
 800366c:	d122      	bne.n	80036b4 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	68da      	ldr	r2, [r3, #12]
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800367c:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800367e:	f7fe fa47 	bl	8001b10 <HAL_GetTick>
 8003682:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8003684:	e00c      	b.n	80036a0 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003686:	f7fe fa43 	bl	8001b10 <HAL_GetTick>
 800368a:	4602      	mov	r2, r0
 800368c:	68bb      	ldr	r3, [r7, #8]
 800368e:	1ad3      	subs	r3, r2, r3
 8003690:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003694:	d904      	bls.n	80036a0 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	2204      	movs	r2, #4
 800369a:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 800369c:	2301      	movs	r3, #1
 800369e:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	68db      	ldr	r3, [r3, #12]
 80036a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d102      	bne.n	80036b4 <RTC_EnterInitMode+0x64>
 80036ae:	7bfb      	ldrb	r3, [r7, #15]
 80036b0:	2b01      	cmp	r3, #1
 80036b2:	d1e8      	bne.n	8003686 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 80036b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80036b6:	4618      	mov	r0, r3
 80036b8:	3710      	adds	r7, #16
 80036ba:	46bd      	mov	sp, r7
 80036bc:	bd80      	pop	{r7, pc}

080036be <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80036be:	b580      	push	{r7, lr}
 80036c0:	b084      	sub	sp, #16
 80036c2:	af00      	add	r7, sp, #0
 80036c4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80036c6:	2300      	movs	r3, #0
 80036c8:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	68da      	ldr	r2, [r3, #12]
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80036d8:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	689b      	ldr	r3, [r3, #8]
 80036e0:	f003 0320 	and.w	r3, r3, #32
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d10a      	bne.n	80036fe <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80036e8:	6878      	ldr	r0, [r7, #4]
 80036ea:	f7ff ff8b 	bl	8003604 <HAL_RTC_WaitForSynchro>
 80036ee:	4603      	mov	r3, r0
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d004      	beq.n	80036fe <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2204      	movs	r2, #4
 80036f8:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 80036fa:	2301      	movs	r3, #1
 80036fc:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80036fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8003700:	4618      	mov	r0, r3
 8003702:	3710      	adds	r7, #16
 8003704:	46bd      	mov	sp, r7
 8003706:	bd80      	pop	{r7, pc}

08003708 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003708:	b580      	push	{r7, lr}
 800370a:	b082      	sub	sp, #8
 800370c:	af00      	add	r7, sp, #0
 800370e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	2b00      	cmp	r3, #0
 8003714:	d101      	bne.n	800371a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003716:	2301      	movs	r3, #1
 8003718:	e042      	b.n	80037a0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003720:	b2db      	uxtb	r3, r3
 8003722:	2b00      	cmp	r3, #0
 8003724:	d106      	bne.n	8003734 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	2200      	movs	r2, #0
 800372a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800372e:	6878      	ldr	r0, [r7, #4]
 8003730:	f7fe f916 	bl	8001960 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2224      	movs	r2, #36	@ 0x24
 8003738:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	68da      	ldr	r2, [r3, #12]
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800374a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800374c:	6878      	ldr	r0, [r7, #4]
 800374e:	f000 f82b 	bl	80037a8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	691a      	ldr	r2, [r3, #16]
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003760:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	695a      	ldr	r2, [r3, #20]
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003770:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	68da      	ldr	r2, [r3, #12]
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003780:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	2200      	movs	r2, #0
 8003786:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	2220      	movs	r2, #32
 800378c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2220      	movs	r2, #32
 8003794:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2200      	movs	r2, #0
 800379c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800379e:	2300      	movs	r3, #0
}
 80037a0:	4618      	mov	r0, r3
 80037a2:	3708      	adds	r7, #8
 80037a4:	46bd      	mov	sp, r7
 80037a6:	bd80      	pop	{r7, pc}

080037a8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80037a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80037ac:	b0c0      	sub	sp, #256	@ 0x100
 80037ae:	af00      	add	r7, sp, #0
 80037b0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80037b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	691b      	ldr	r3, [r3, #16]
 80037bc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80037c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037c4:	68d9      	ldr	r1, [r3, #12]
 80037c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037ca:	681a      	ldr	r2, [r3, #0]
 80037cc:	ea40 0301 	orr.w	r3, r0, r1
 80037d0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80037d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037d6:	689a      	ldr	r2, [r3, #8]
 80037d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037dc:	691b      	ldr	r3, [r3, #16]
 80037de:	431a      	orrs	r2, r3
 80037e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037e4:	695b      	ldr	r3, [r3, #20]
 80037e6:	431a      	orrs	r2, r3
 80037e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037ec:	69db      	ldr	r3, [r3, #28]
 80037ee:	4313      	orrs	r3, r2
 80037f0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80037f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	68db      	ldr	r3, [r3, #12]
 80037fc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003800:	f021 010c 	bic.w	r1, r1, #12
 8003804:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003808:	681a      	ldr	r2, [r3, #0]
 800380a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800380e:	430b      	orrs	r3, r1
 8003810:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003812:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	695b      	ldr	r3, [r3, #20]
 800381a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800381e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003822:	6999      	ldr	r1, [r3, #24]
 8003824:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003828:	681a      	ldr	r2, [r3, #0]
 800382a:	ea40 0301 	orr.w	r3, r0, r1
 800382e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003830:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003834:	681a      	ldr	r2, [r3, #0]
 8003836:	4b8f      	ldr	r3, [pc, #572]	@ (8003a74 <UART_SetConfig+0x2cc>)
 8003838:	429a      	cmp	r2, r3
 800383a:	d005      	beq.n	8003848 <UART_SetConfig+0xa0>
 800383c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003840:	681a      	ldr	r2, [r3, #0]
 8003842:	4b8d      	ldr	r3, [pc, #564]	@ (8003a78 <UART_SetConfig+0x2d0>)
 8003844:	429a      	cmp	r2, r3
 8003846:	d104      	bne.n	8003852 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003848:	f7ff fd56 	bl	80032f8 <HAL_RCC_GetPCLK2Freq>
 800384c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003850:	e003      	b.n	800385a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003852:	f7ff fd3d 	bl	80032d0 <HAL_RCC_GetPCLK1Freq>
 8003856:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800385a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800385e:	69db      	ldr	r3, [r3, #28]
 8003860:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003864:	f040 810c 	bne.w	8003a80 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003868:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800386c:	2200      	movs	r2, #0
 800386e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003872:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003876:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800387a:	4622      	mov	r2, r4
 800387c:	462b      	mov	r3, r5
 800387e:	1891      	adds	r1, r2, r2
 8003880:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003882:	415b      	adcs	r3, r3
 8003884:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003886:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800388a:	4621      	mov	r1, r4
 800388c:	eb12 0801 	adds.w	r8, r2, r1
 8003890:	4629      	mov	r1, r5
 8003892:	eb43 0901 	adc.w	r9, r3, r1
 8003896:	f04f 0200 	mov.w	r2, #0
 800389a:	f04f 0300 	mov.w	r3, #0
 800389e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80038a2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80038a6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80038aa:	4690      	mov	r8, r2
 80038ac:	4699      	mov	r9, r3
 80038ae:	4623      	mov	r3, r4
 80038b0:	eb18 0303 	adds.w	r3, r8, r3
 80038b4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80038b8:	462b      	mov	r3, r5
 80038ba:	eb49 0303 	adc.w	r3, r9, r3
 80038be:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80038c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038c6:	685b      	ldr	r3, [r3, #4]
 80038c8:	2200      	movs	r2, #0
 80038ca:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80038ce:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80038d2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80038d6:	460b      	mov	r3, r1
 80038d8:	18db      	adds	r3, r3, r3
 80038da:	653b      	str	r3, [r7, #80]	@ 0x50
 80038dc:	4613      	mov	r3, r2
 80038de:	eb42 0303 	adc.w	r3, r2, r3
 80038e2:	657b      	str	r3, [r7, #84]	@ 0x54
 80038e4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80038e8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80038ec:	f7fc fcc8 	bl	8000280 <__aeabi_uldivmod>
 80038f0:	4602      	mov	r2, r0
 80038f2:	460b      	mov	r3, r1
 80038f4:	4b61      	ldr	r3, [pc, #388]	@ (8003a7c <UART_SetConfig+0x2d4>)
 80038f6:	fba3 2302 	umull	r2, r3, r3, r2
 80038fa:	095b      	lsrs	r3, r3, #5
 80038fc:	011c      	lsls	r4, r3, #4
 80038fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003902:	2200      	movs	r2, #0
 8003904:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003908:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800390c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003910:	4642      	mov	r2, r8
 8003912:	464b      	mov	r3, r9
 8003914:	1891      	adds	r1, r2, r2
 8003916:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003918:	415b      	adcs	r3, r3
 800391a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800391c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003920:	4641      	mov	r1, r8
 8003922:	eb12 0a01 	adds.w	sl, r2, r1
 8003926:	4649      	mov	r1, r9
 8003928:	eb43 0b01 	adc.w	fp, r3, r1
 800392c:	f04f 0200 	mov.w	r2, #0
 8003930:	f04f 0300 	mov.w	r3, #0
 8003934:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003938:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800393c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003940:	4692      	mov	sl, r2
 8003942:	469b      	mov	fp, r3
 8003944:	4643      	mov	r3, r8
 8003946:	eb1a 0303 	adds.w	r3, sl, r3
 800394a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800394e:	464b      	mov	r3, r9
 8003950:	eb4b 0303 	adc.w	r3, fp, r3
 8003954:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003958:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800395c:	685b      	ldr	r3, [r3, #4]
 800395e:	2200      	movs	r2, #0
 8003960:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003964:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003968:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800396c:	460b      	mov	r3, r1
 800396e:	18db      	adds	r3, r3, r3
 8003970:	643b      	str	r3, [r7, #64]	@ 0x40
 8003972:	4613      	mov	r3, r2
 8003974:	eb42 0303 	adc.w	r3, r2, r3
 8003978:	647b      	str	r3, [r7, #68]	@ 0x44
 800397a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800397e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003982:	f7fc fc7d 	bl	8000280 <__aeabi_uldivmod>
 8003986:	4602      	mov	r2, r0
 8003988:	460b      	mov	r3, r1
 800398a:	4611      	mov	r1, r2
 800398c:	4b3b      	ldr	r3, [pc, #236]	@ (8003a7c <UART_SetConfig+0x2d4>)
 800398e:	fba3 2301 	umull	r2, r3, r3, r1
 8003992:	095b      	lsrs	r3, r3, #5
 8003994:	2264      	movs	r2, #100	@ 0x64
 8003996:	fb02 f303 	mul.w	r3, r2, r3
 800399a:	1acb      	subs	r3, r1, r3
 800399c:	00db      	lsls	r3, r3, #3
 800399e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80039a2:	4b36      	ldr	r3, [pc, #216]	@ (8003a7c <UART_SetConfig+0x2d4>)
 80039a4:	fba3 2302 	umull	r2, r3, r3, r2
 80039a8:	095b      	lsrs	r3, r3, #5
 80039aa:	005b      	lsls	r3, r3, #1
 80039ac:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80039b0:	441c      	add	r4, r3
 80039b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80039b6:	2200      	movs	r2, #0
 80039b8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80039bc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80039c0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80039c4:	4642      	mov	r2, r8
 80039c6:	464b      	mov	r3, r9
 80039c8:	1891      	adds	r1, r2, r2
 80039ca:	63b9      	str	r1, [r7, #56]	@ 0x38
 80039cc:	415b      	adcs	r3, r3
 80039ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80039d0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80039d4:	4641      	mov	r1, r8
 80039d6:	1851      	adds	r1, r2, r1
 80039d8:	6339      	str	r1, [r7, #48]	@ 0x30
 80039da:	4649      	mov	r1, r9
 80039dc:	414b      	adcs	r3, r1
 80039de:	637b      	str	r3, [r7, #52]	@ 0x34
 80039e0:	f04f 0200 	mov.w	r2, #0
 80039e4:	f04f 0300 	mov.w	r3, #0
 80039e8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80039ec:	4659      	mov	r1, fp
 80039ee:	00cb      	lsls	r3, r1, #3
 80039f0:	4651      	mov	r1, sl
 80039f2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80039f6:	4651      	mov	r1, sl
 80039f8:	00ca      	lsls	r2, r1, #3
 80039fa:	4610      	mov	r0, r2
 80039fc:	4619      	mov	r1, r3
 80039fe:	4603      	mov	r3, r0
 8003a00:	4642      	mov	r2, r8
 8003a02:	189b      	adds	r3, r3, r2
 8003a04:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003a08:	464b      	mov	r3, r9
 8003a0a:	460a      	mov	r2, r1
 8003a0c:	eb42 0303 	adc.w	r3, r2, r3
 8003a10:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003a14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a18:	685b      	ldr	r3, [r3, #4]
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003a20:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003a24:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003a28:	460b      	mov	r3, r1
 8003a2a:	18db      	adds	r3, r3, r3
 8003a2c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003a2e:	4613      	mov	r3, r2
 8003a30:	eb42 0303 	adc.w	r3, r2, r3
 8003a34:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003a36:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003a3a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003a3e:	f7fc fc1f 	bl	8000280 <__aeabi_uldivmod>
 8003a42:	4602      	mov	r2, r0
 8003a44:	460b      	mov	r3, r1
 8003a46:	4b0d      	ldr	r3, [pc, #52]	@ (8003a7c <UART_SetConfig+0x2d4>)
 8003a48:	fba3 1302 	umull	r1, r3, r3, r2
 8003a4c:	095b      	lsrs	r3, r3, #5
 8003a4e:	2164      	movs	r1, #100	@ 0x64
 8003a50:	fb01 f303 	mul.w	r3, r1, r3
 8003a54:	1ad3      	subs	r3, r2, r3
 8003a56:	00db      	lsls	r3, r3, #3
 8003a58:	3332      	adds	r3, #50	@ 0x32
 8003a5a:	4a08      	ldr	r2, [pc, #32]	@ (8003a7c <UART_SetConfig+0x2d4>)
 8003a5c:	fba2 2303 	umull	r2, r3, r2, r3
 8003a60:	095b      	lsrs	r3, r3, #5
 8003a62:	f003 0207 	and.w	r2, r3, #7
 8003a66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	4422      	add	r2, r4
 8003a6e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003a70:	e106      	b.n	8003c80 <UART_SetConfig+0x4d8>
 8003a72:	bf00      	nop
 8003a74:	40011000 	.word	0x40011000
 8003a78:	40011400 	.word	0x40011400
 8003a7c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003a80:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003a84:	2200      	movs	r2, #0
 8003a86:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003a8a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003a8e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003a92:	4642      	mov	r2, r8
 8003a94:	464b      	mov	r3, r9
 8003a96:	1891      	adds	r1, r2, r2
 8003a98:	6239      	str	r1, [r7, #32]
 8003a9a:	415b      	adcs	r3, r3
 8003a9c:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a9e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003aa2:	4641      	mov	r1, r8
 8003aa4:	1854      	adds	r4, r2, r1
 8003aa6:	4649      	mov	r1, r9
 8003aa8:	eb43 0501 	adc.w	r5, r3, r1
 8003aac:	f04f 0200 	mov.w	r2, #0
 8003ab0:	f04f 0300 	mov.w	r3, #0
 8003ab4:	00eb      	lsls	r3, r5, #3
 8003ab6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003aba:	00e2      	lsls	r2, r4, #3
 8003abc:	4614      	mov	r4, r2
 8003abe:	461d      	mov	r5, r3
 8003ac0:	4643      	mov	r3, r8
 8003ac2:	18e3      	adds	r3, r4, r3
 8003ac4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003ac8:	464b      	mov	r3, r9
 8003aca:	eb45 0303 	adc.w	r3, r5, r3
 8003ace:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003ad2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ad6:	685b      	ldr	r3, [r3, #4]
 8003ad8:	2200      	movs	r2, #0
 8003ada:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003ade:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003ae2:	f04f 0200 	mov.w	r2, #0
 8003ae6:	f04f 0300 	mov.w	r3, #0
 8003aea:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003aee:	4629      	mov	r1, r5
 8003af0:	008b      	lsls	r3, r1, #2
 8003af2:	4621      	mov	r1, r4
 8003af4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003af8:	4621      	mov	r1, r4
 8003afa:	008a      	lsls	r2, r1, #2
 8003afc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003b00:	f7fc fbbe 	bl	8000280 <__aeabi_uldivmod>
 8003b04:	4602      	mov	r2, r0
 8003b06:	460b      	mov	r3, r1
 8003b08:	4b60      	ldr	r3, [pc, #384]	@ (8003c8c <UART_SetConfig+0x4e4>)
 8003b0a:	fba3 2302 	umull	r2, r3, r3, r2
 8003b0e:	095b      	lsrs	r3, r3, #5
 8003b10:	011c      	lsls	r4, r3, #4
 8003b12:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003b16:	2200      	movs	r2, #0
 8003b18:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003b1c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003b20:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003b24:	4642      	mov	r2, r8
 8003b26:	464b      	mov	r3, r9
 8003b28:	1891      	adds	r1, r2, r2
 8003b2a:	61b9      	str	r1, [r7, #24]
 8003b2c:	415b      	adcs	r3, r3
 8003b2e:	61fb      	str	r3, [r7, #28]
 8003b30:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003b34:	4641      	mov	r1, r8
 8003b36:	1851      	adds	r1, r2, r1
 8003b38:	6139      	str	r1, [r7, #16]
 8003b3a:	4649      	mov	r1, r9
 8003b3c:	414b      	adcs	r3, r1
 8003b3e:	617b      	str	r3, [r7, #20]
 8003b40:	f04f 0200 	mov.w	r2, #0
 8003b44:	f04f 0300 	mov.w	r3, #0
 8003b48:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003b4c:	4659      	mov	r1, fp
 8003b4e:	00cb      	lsls	r3, r1, #3
 8003b50:	4651      	mov	r1, sl
 8003b52:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003b56:	4651      	mov	r1, sl
 8003b58:	00ca      	lsls	r2, r1, #3
 8003b5a:	4610      	mov	r0, r2
 8003b5c:	4619      	mov	r1, r3
 8003b5e:	4603      	mov	r3, r0
 8003b60:	4642      	mov	r2, r8
 8003b62:	189b      	adds	r3, r3, r2
 8003b64:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003b68:	464b      	mov	r3, r9
 8003b6a:	460a      	mov	r2, r1
 8003b6c:	eb42 0303 	adc.w	r3, r2, r3
 8003b70:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003b74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b78:	685b      	ldr	r3, [r3, #4]
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003b7e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003b80:	f04f 0200 	mov.w	r2, #0
 8003b84:	f04f 0300 	mov.w	r3, #0
 8003b88:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003b8c:	4649      	mov	r1, r9
 8003b8e:	008b      	lsls	r3, r1, #2
 8003b90:	4641      	mov	r1, r8
 8003b92:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003b96:	4641      	mov	r1, r8
 8003b98:	008a      	lsls	r2, r1, #2
 8003b9a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003b9e:	f7fc fb6f 	bl	8000280 <__aeabi_uldivmod>
 8003ba2:	4602      	mov	r2, r0
 8003ba4:	460b      	mov	r3, r1
 8003ba6:	4611      	mov	r1, r2
 8003ba8:	4b38      	ldr	r3, [pc, #224]	@ (8003c8c <UART_SetConfig+0x4e4>)
 8003baa:	fba3 2301 	umull	r2, r3, r3, r1
 8003bae:	095b      	lsrs	r3, r3, #5
 8003bb0:	2264      	movs	r2, #100	@ 0x64
 8003bb2:	fb02 f303 	mul.w	r3, r2, r3
 8003bb6:	1acb      	subs	r3, r1, r3
 8003bb8:	011b      	lsls	r3, r3, #4
 8003bba:	3332      	adds	r3, #50	@ 0x32
 8003bbc:	4a33      	ldr	r2, [pc, #204]	@ (8003c8c <UART_SetConfig+0x4e4>)
 8003bbe:	fba2 2303 	umull	r2, r3, r2, r3
 8003bc2:	095b      	lsrs	r3, r3, #5
 8003bc4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003bc8:	441c      	add	r4, r3
 8003bca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003bce:	2200      	movs	r2, #0
 8003bd0:	673b      	str	r3, [r7, #112]	@ 0x70
 8003bd2:	677a      	str	r2, [r7, #116]	@ 0x74
 8003bd4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003bd8:	4642      	mov	r2, r8
 8003bda:	464b      	mov	r3, r9
 8003bdc:	1891      	adds	r1, r2, r2
 8003bde:	60b9      	str	r1, [r7, #8]
 8003be0:	415b      	adcs	r3, r3
 8003be2:	60fb      	str	r3, [r7, #12]
 8003be4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003be8:	4641      	mov	r1, r8
 8003bea:	1851      	adds	r1, r2, r1
 8003bec:	6039      	str	r1, [r7, #0]
 8003bee:	4649      	mov	r1, r9
 8003bf0:	414b      	adcs	r3, r1
 8003bf2:	607b      	str	r3, [r7, #4]
 8003bf4:	f04f 0200 	mov.w	r2, #0
 8003bf8:	f04f 0300 	mov.w	r3, #0
 8003bfc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003c00:	4659      	mov	r1, fp
 8003c02:	00cb      	lsls	r3, r1, #3
 8003c04:	4651      	mov	r1, sl
 8003c06:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003c0a:	4651      	mov	r1, sl
 8003c0c:	00ca      	lsls	r2, r1, #3
 8003c0e:	4610      	mov	r0, r2
 8003c10:	4619      	mov	r1, r3
 8003c12:	4603      	mov	r3, r0
 8003c14:	4642      	mov	r2, r8
 8003c16:	189b      	adds	r3, r3, r2
 8003c18:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003c1a:	464b      	mov	r3, r9
 8003c1c:	460a      	mov	r2, r1
 8003c1e:	eb42 0303 	adc.w	r3, r2, r3
 8003c22:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003c24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c28:	685b      	ldr	r3, [r3, #4]
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	663b      	str	r3, [r7, #96]	@ 0x60
 8003c2e:	667a      	str	r2, [r7, #100]	@ 0x64
 8003c30:	f04f 0200 	mov.w	r2, #0
 8003c34:	f04f 0300 	mov.w	r3, #0
 8003c38:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003c3c:	4649      	mov	r1, r9
 8003c3e:	008b      	lsls	r3, r1, #2
 8003c40:	4641      	mov	r1, r8
 8003c42:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003c46:	4641      	mov	r1, r8
 8003c48:	008a      	lsls	r2, r1, #2
 8003c4a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003c4e:	f7fc fb17 	bl	8000280 <__aeabi_uldivmod>
 8003c52:	4602      	mov	r2, r0
 8003c54:	460b      	mov	r3, r1
 8003c56:	4b0d      	ldr	r3, [pc, #52]	@ (8003c8c <UART_SetConfig+0x4e4>)
 8003c58:	fba3 1302 	umull	r1, r3, r3, r2
 8003c5c:	095b      	lsrs	r3, r3, #5
 8003c5e:	2164      	movs	r1, #100	@ 0x64
 8003c60:	fb01 f303 	mul.w	r3, r1, r3
 8003c64:	1ad3      	subs	r3, r2, r3
 8003c66:	011b      	lsls	r3, r3, #4
 8003c68:	3332      	adds	r3, #50	@ 0x32
 8003c6a:	4a08      	ldr	r2, [pc, #32]	@ (8003c8c <UART_SetConfig+0x4e4>)
 8003c6c:	fba2 2303 	umull	r2, r3, r2, r3
 8003c70:	095b      	lsrs	r3, r3, #5
 8003c72:	f003 020f 	and.w	r2, r3, #15
 8003c76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	4422      	add	r2, r4
 8003c7e:	609a      	str	r2, [r3, #8]
}
 8003c80:	bf00      	nop
 8003c82:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003c86:	46bd      	mov	sp, r7
 8003c88:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003c8c:	51eb851f 	.word	0x51eb851f

08003c90 <siprintf>:
 8003c90:	b40e      	push	{r1, r2, r3}
 8003c92:	b510      	push	{r4, lr}
 8003c94:	b09d      	sub	sp, #116	@ 0x74
 8003c96:	ab1f      	add	r3, sp, #124	@ 0x7c
 8003c98:	9002      	str	r0, [sp, #8]
 8003c9a:	9006      	str	r0, [sp, #24]
 8003c9c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003ca0:	480a      	ldr	r0, [pc, #40]	@ (8003ccc <siprintf+0x3c>)
 8003ca2:	9107      	str	r1, [sp, #28]
 8003ca4:	9104      	str	r1, [sp, #16]
 8003ca6:	490a      	ldr	r1, [pc, #40]	@ (8003cd0 <siprintf+0x40>)
 8003ca8:	f853 2b04 	ldr.w	r2, [r3], #4
 8003cac:	9105      	str	r1, [sp, #20]
 8003cae:	2400      	movs	r4, #0
 8003cb0:	a902      	add	r1, sp, #8
 8003cb2:	6800      	ldr	r0, [r0, #0]
 8003cb4:	9301      	str	r3, [sp, #4]
 8003cb6:	941b      	str	r4, [sp, #108]	@ 0x6c
 8003cb8:	f000 f994 	bl	8003fe4 <_svfiprintf_r>
 8003cbc:	9b02      	ldr	r3, [sp, #8]
 8003cbe:	701c      	strb	r4, [r3, #0]
 8003cc0:	b01d      	add	sp, #116	@ 0x74
 8003cc2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003cc6:	b003      	add	sp, #12
 8003cc8:	4770      	bx	lr
 8003cca:	bf00      	nop
 8003ccc:	20000024 	.word	0x20000024
 8003cd0:	ffff0208 	.word	0xffff0208

08003cd4 <memset>:
 8003cd4:	4402      	add	r2, r0
 8003cd6:	4603      	mov	r3, r0
 8003cd8:	4293      	cmp	r3, r2
 8003cda:	d100      	bne.n	8003cde <memset+0xa>
 8003cdc:	4770      	bx	lr
 8003cde:	f803 1b01 	strb.w	r1, [r3], #1
 8003ce2:	e7f9      	b.n	8003cd8 <memset+0x4>

08003ce4 <__errno>:
 8003ce4:	4b01      	ldr	r3, [pc, #4]	@ (8003cec <__errno+0x8>)
 8003ce6:	6818      	ldr	r0, [r3, #0]
 8003ce8:	4770      	bx	lr
 8003cea:	bf00      	nop
 8003cec:	20000024 	.word	0x20000024

08003cf0 <__libc_init_array>:
 8003cf0:	b570      	push	{r4, r5, r6, lr}
 8003cf2:	4d0d      	ldr	r5, [pc, #52]	@ (8003d28 <__libc_init_array+0x38>)
 8003cf4:	4c0d      	ldr	r4, [pc, #52]	@ (8003d2c <__libc_init_array+0x3c>)
 8003cf6:	1b64      	subs	r4, r4, r5
 8003cf8:	10a4      	asrs	r4, r4, #2
 8003cfa:	2600      	movs	r6, #0
 8003cfc:	42a6      	cmp	r6, r4
 8003cfe:	d109      	bne.n	8003d14 <__libc_init_array+0x24>
 8003d00:	4d0b      	ldr	r5, [pc, #44]	@ (8003d30 <__libc_init_array+0x40>)
 8003d02:	4c0c      	ldr	r4, [pc, #48]	@ (8003d34 <__libc_init_array+0x44>)
 8003d04:	f000 fc64 	bl	80045d0 <_init>
 8003d08:	1b64      	subs	r4, r4, r5
 8003d0a:	10a4      	asrs	r4, r4, #2
 8003d0c:	2600      	movs	r6, #0
 8003d0e:	42a6      	cmp	r6, r4
 8003d10:	d105      	bne.n	8003d1e <__libc_init_array+0x2e>
 8003d12:	bd70      	pop	{r4, r5, r6, pc}
 8003d14:	f855 3b04 	ldr.w	r3, [r5], #4
 8003d18:	4798      	blx	r3
 8003d1a:	3601      	adds	r6, #1
 8003d1c:	e7ee      	b.n	8003cfc <__libc_init_array+0xc>
 8003d1e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003d22:	4798      	blx	r3
 8003d24:	3601      	adds	r6, #1
 8003d26:	e7f2      	b.n	8003d0e <__libc_init_array+0x1e>
 8003d28:	0800483c 	.word	0x0800483c
 8003d2c:	0800483c 	.word	0x0800483c
 8003d30:	0800483c 	.word	0x0800483c
 8003d34:	08004840 	.word	0x08004840

08003d38 <__retarget_lock_acquire_recursive>:
 8003d38:	4770      	bx	lr

08003d3a <__retarget_lock_release_recursive>:
 8003d3a:	4770      	bx	lr

08003d3c <_free_r>:
 8003d3c:	b538      	push	{r3, r4, r5, lr}
 8003d3e:	4605      	mov	r5, r0
 8003d40:	2900      	cmp	r1, #0
 8003d42:	d041      	beq.n	8003dc8 <_free_r+0x8c>
 8003d44:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003d48:	1f0c      	subs	r4, r1, #4
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	bfb8      	it	lt
 8003d4e:	18e4      	addlt	r4, r4, r3
 8003d50:	f000 f8e0 	bl	8003f14 <__malloc_lock>
 8003d54:	4a1d      	ldr	r2, [pc, #116]	@ (8003dcc <_free_r+0x90>)
 8003d56:	6813      	ldr	r3, [r2, #0]
 8003d58:	b933      	cbnz	r3, 8003d68 <_free_r+0x2c>
 8003d5a:	6063      	str	r3, [r4, #4]
 8003d5c:	6014      	str	r4, [r2, #0]
 8003d5e:	4628      	mov	r0, r5
 8003d60:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003d64:	f000 b8dc 	b.w	8003f20 <__malloc_unlock>
 8003d68:	42a3      	cmp	r3, r4
 8003d6a:	d908      	bls.n	8003d7e <_free_r+0x42>
 8003d6c:	6820      	ldr	r0, [r4, #0]
 8003d6e:	1821      	adds	r1, r4, r0
 8003d70:	428b      	cmp	r3, r1
 8003d72:	bf01      	itttt	eq
 8003d74:	6819      	ldreq	r1, [r3, #0]
 8003d76:	685b      	ldreq	r3, [r3, #4]
 8003d78:	1809      	addeq	r1, r1, r0
 8003d7a:	6021      	streq	r1, [r4, #0]
 8003d7c:	e7ed      	b.n	8003d5a <_free_r+0x1e>
 8003d7e:	461a      	mov	r2, r3
 8003d80:	685b      	ldr	r3, [r3, #4]
 8003d82:	b10b      	cbz	r3, 8003d88 <_free_r+0x4c>
 8003d84:	42a3      	cmp	r3, r4
 8003d86:	d9fa      	bls.n	8003d7e <_free_r+0x42>
 8003d88:	6811      	ldr	r1, [r2, #0]
 8003d8a:	1850      	adds	r0, r2, r1
 8003d8c:	42a0      	cmp	r0, r4
 8003d8e:	d10b      	bne.n	8003da8 <_free_r+0x6c>
 8003d90:	6820      	ldr	r0, [r4, #0]
 8003d92:	4401      	add	r1, r0
 8003d94:	1850      	adds	r0, r2, r1
 8003d96:	4283      	cmp	r3, r0
 8003d98:	6011      	str	r1, [r2, #0]
 8003d9a:	d1e0      	bne.n	8003d5e <_free_r+0x22>
 8003d9c:	6818      	ldr	r0, [r3, #0]
 8003d9e:	685b      	ldr	r3, [r3, #4]
 8003da0:	6053      	str	r3, [r2, #4]
 8003da2:	4408      	add	r0, r1
 8003da4:	6010      	str	r0, [r2, #0]
 8003da6:	e7da      	b.n	8003d5e <_free_r+0x22>
 8003da8:	d902      	bls.n	8003db0 <_free_r+0x74>
 8003daa:	230c      	movs	r3, #12
 8003dac:	602b      	str	r3, [r5, #0]
 8003dae:	e7d6      	b.n	8003d5e <_free_r+0x22>
 8003db0:	6820      	ldr	r0, [r4, #0]
 8003db2:	1821      	adds	r1, r4, r0
 8003db4:	428b      	cmp	r3, r1
 8003db6:	bf04      	itt	eq
 8003db8:	6819      	ldreq	r1, [r3, #0]
 8003dba:	685b      	ldreq	r3, [r3, #4]
 8003dbc:	6063      	str	r3, [r4, #4]
 8003dbe:	bf04      	itt	eq
 8003dc0:	1809      	addeq	r1, r1, r0
 8003dc2:	6021      	streq	r1, [r4, #0]
 8003dc4:	6054      	str	r4, [r2, #4]
 8003dc6:	e7ca      	b.n	8003d5e <_free_r+0x22>
 8003dc8:	bd38      	pop	{r3, r4, r5, pc}
 8003dca:	bf00      	nop
 8003dcc:	20000724 	.word	0x20000724

08003dd0 <sbrk_aligned>:
 8003dd0:	b570      	push	{r4, r5, r6, lr}
 8003dd2:	4e0f      	ldr	r6, [pc, #60]	@ (8003e10 <sbrk_aligned+0x40>)
 8003dd4:	460c      	mov	r4, r1
 8003dd6:	6831      	ldr	r1, [r6, #0]
 8003dd8:	4605      	mov	r5, r0
 8003dda:	b911      	cbnz	r1, 8003de2 <sbrk_aligned+0x12>
 8003ddc:	f000 fba4 	bl	8004528 <_sbrk_r>
 8003de0:	6030      	str	r0, [r6, #0]
 8003de2:	4621      	mov	r1, r4
 8003de4:	4628      	mov	r0, r5
 8003de6:	f000 fb9f 	bl	8004528 <_sbrk_r>
 8003dea:	1c43      	adds	r3, r0, #1
 8003dec:	d103      	bne.n	8003df6 <sbrk_aligned+0x26>
 8003dee:	f04f 34ff 	mov.w	r4, #4294967295
 8003df2:	4620      	mov	r0, r4
 8003df4:	bd70      	pop	{r4, r5, r6, pc}
 8003df6:	1cc4      	adds	r4, r0, #3
 8003df8:	f024 0403 	bic.w	r4, r4, #3
 8003dfc:	42a0      	cmp	r0, r4
 8003dfe:	d0f8      	beq.n	8003df2 <sbrk_aligned+0x22>
 8003e00:	1a21      	subs	r1, r4, r0
 8003e02:	4628      	mov	r0, r5
 8003e04:	f000 fb90 	bl	8004528 <_sbrk_r>
 8003e08:	3001      	adds	r0, #1
 8003e0a:	d1f2      	bne.n	8003df2 <sbrk_aligned+0x22>
 8003e0c:	e7ef      	b.n	8003dee <sbrk_aligned+0x1e>
 8003e0e:	bf00      	nop
 8003e10:	20000720 	.word	0x20000720

08003e14 <_malloc_r>:
 8003e14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003e18:	1ccd      	adds	r5, r1, #3
 8003e1a:	f025 0503 	bic.w	r5, r5, #3
 8003e1e:	3508      	adds	r5, #8
 8003e20:	2d0c      	cmp	r5, #12
 8003e22:	bf38      	it	cc
 8003e24:	250c      	movcc	r5, #12
 8003e26:	2d00      	cmp	r5, #0
 8003e28:	4606      	mov	r6, r0
 8003e2a:	db01      	blt.n	8003e30 <_malloc_r+0x1c>
 8003e2c:	42a9      	cmp	r1, r5
 8003e2e:	d904      	bls.n	8003e3a <_malloc_r+0x26>
 8003e30:	230c      	movs	r3, #12
 8003e32:	6033      	str	r3, [r6, #0]
 8003e34:	2000      	movs	r0, #0
 8003e36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003e3a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003f10 <_malloc_r+0xfc>
 8003e3e:	f000 f869 	bl	8003f14 <__malloc_lock>
 8003e42:	f8d8 3000 	ldr.w	r3, [r8]
 8003e46:	461c      	mov	r4, r3
 8003e48:	bb44      	cbnz	r4, 8003e9c <_malloc_r+0x88>
 8003e4a:	4629      	mov	r1, r5
 8003e4c:	4630      	mov	r0, r6
 8003e4e:	f7ff ffbf 	bl	8003dd0 <sbrk_aligned>
 8003e52:	1c43      	adds	r3, r0, #1
 8003e54:	4604      	mov	r4, r0
 8003e56:	d158      	bne.n	8003f0a <_malloc_r+0xf6>
 8003e58:	f8d8 4000 	ldr.w	r4, [r8]
 8003e5c:	4627      	mov	r7, r4
 8003e5e:	2f00      	cmp	r7, #0
 8003e60:	d143      	bne.n	8003eea <_malloc_r+0xd6>
 8003e62:	2c00      	cmp	r4, #0
 8003e64:	d04b      	beq.n	8003efe <_malloc_r+0xea>
 8003e66:	6823      	ldr	r3, [r4, #0]
 8003e68:	4639      	mov	r1, r7
 8003e6a:	4630      	mov	r0, r6
 8003e6c:	eb04 0903 	add.w	r9, r4, r3
 8003e70:	f000 fb5a 	bl	8004528 <_sbrk_r>
 8003e74:	4581      	cmp	r9, r0
 8003e76:	d142      	bne.n	8003efe <_malloc_r+0xea>
 8003e78:	6821      	ldr	r1, [r4, #0]
 8003e7a:	1a6d      	subs	r5, r5, r1
 8003e7c:	4629      	mov	r1, r5
 8003e7e:	4630      	mov	r0, r6
 8003e80:	f7ff ffa6 	bl	8003dd0 <sbrk_aligned>
 8003e84:	3001      	adds	r0, #1
 8003e86:	d03a      	beq.n	8003efe <_malloc_r+0xea>
 8003e88:	6823      	ldr	r3, [r4, #0]
 8003e8a:	442b      	add	r3, r5
 8003e8c:	6023      	str	r3, [r4, #0]
 8003e8e:	f8d8 3000 	ldr.w	r3, [r8]
 8003e92:	685a      	ldr	r2, [r3, #4]
 8003e94:	bb62      	cbnz	r2, 8003ef0 <_malloc_r+0xdc>
 8003e96:	f8c8 7000 	str.w	r7, [r8]
 8003e9a:	e00f      	b.n	8003ebc <_malloc_r+0xa8>
 8003e9c:	6822      	ldr	r2, [r4, #0]
 8003e9e:	1b52      	subs	r2, r2, r5
 8003ea0:	d420      	bmi.n	8003ee4 <_malloc_r+0xd0>
 8003ea2:	2a0b      	cmp	r2, #11
 8003ea4:	d917      	bls.n	8003ed6 <_malloc_r+0xc2>
 8003ea6:	1961      	adds	r1, r4, r5
 8003ea8:	42a3      	cmp	r3, r4
 8003eaa:	6025      	str	r5, [r4, #0]
 8003eac:	bf18      	it	ne
 8003eae:	6059      	strne	r1, [r3, #4]
 8003eb0:	6863      	ldr	r3, [r4, #4]
 8003eb2:	bf08      	it	eq
 8003eb4:	f8c8 1000 	streq.w	r1, [r8]
 8003eb8:	5162      	str	r2, [r4, r5]
 8003eba:	604b      	str	r3, [r1, #4]
 8003ebc:	4630      	mov	r0, r6
 8003ebe:	f000 f82f 	bl	8003f20 <__malloc_unlock>
 8003ec2:	f104 000b 	add.w	r0, r4, #11
 8003ec6:	1d23      	adds	r3, r4, #4
 8003ec8:	f020 0007 	bic.w	r0, r0, #7
 8003ecc:	1ac2      	subs	r2, r0, r3
 8003ece:	bf1c      	itt	ne
 8003ed0:	1a1b      	subne	r3, r3, r0
 8003ed2:	50a3      	strne	r3, [r4, r2]
 8003ed4:	e7af      	b.n	8003e36 <_malloc_r+0x22>
 8003ed6:	6862      	ldr	r2, [r4, #4]
 8003ed8:	42a3      	cmp	r3, r4
 8003eda:	bf0c      	ite	eq
 8003edc:	f8c8 2000 	streq.w	r2, [r8]
 8003ee0:	605a      	strne	r2, [r3, #4]
 8003ee2:	e7eb      	b.n	8003ebc <_malloc_r+0xa8>
 8003ee4:	4623      	mov	r3, r4
 8003ee6:	6864      	ldr	r4, [r4, #4]
 8003ee8:	e7ae      	b.n	8003e48 <_malloc_r+0x34>
 8003eea:	463c      	mov	r4, r7
 8003eec:	687f      	ldr	r7, [r7, #4]
 8003eee:	e7b6      	b.n	8003e5e <_malloc_r+0x4a>
 8003ef0:	461a      	mov	r2, r3
 8003ef2:	685b      	ldr	r3, [r3, #4]
 8003ef4:	42a3      	cmp	r3, r4
 8003ef6:	d1fb      	bne.n	8003ef0 <_malloc_r+0xdc>
 8003ef8:	2300      	movs	r3, #0
 8003efa:	6053      	str	r3, [r2, #4]
 8003efc:	e7de      	b.n	8003ebc <_malloc_r+0xa8>
 8003efe:	230c      	movs	r3, #12
 8003f00:	6033      	str	r3, [r6, #0]
 8003f02:	4630      	mov	r0, r6
 8003f04:	f000 f80c 	bl	8003f20 <__malloc_unlock>
 8003f08:	e794      	b.n	8003e34 <_malloc_r+0x20>
 8003f0a:	6005      	str	r5, [r0, #0]
 8003f0c:	e7d6      	b.n	8003ebc <_malloc_r+0xa8>
 8003f0e:	bf00      	nop
 8003f10:	20000724 	.word	0x20000724

08003f14 <__malloc_lock>:
 8003f14:	4801      	ldr	r0, [pc, #4]	@ (8003f1c <__malloc_lock+0x8>)
 8003f16:	f7ff bf0f 	b.w	8003d38 <__retarget_lock_acquire_recursive>
 8003f1a:	bf00      	nop
 8003f1c:	2000071c 	.word	0x2000071c

08003f20 <__malloc_unlock>:
 8003f20:	4801      	ldr	r0, [pc, #4]	@ (8003f28 <__malloc_unlock+0x8>)
 8003f22:	f7ff bf0a 	b.w	8003d3a <__retarget_lock_release_recursive>
 8003f26:	bf00      	nop
 8003f28:	2000071c 	.word	0x2000071c

08003f2c <__ssputs_r>:
 8003f2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003f30:	688e      	ldr	r6, [r1, #8]
 8003f32:	461f      	mov	r7, r3
 8003f34:	42be      	cmp	r6, r7
 8003f36:	680b      	ldr	r3, [r1, #0]
 8003f38:	4682      	mov	sl, r0
 8003f3a:	460c      	mov	r4, r1
 8003f3c:	4690      	mov	r8, r2
 8003f3e:	d82d      	bhi.n	8003f9c <__ssputs_r+0x70>
 8003f40:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003f44:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003f48:	d026      	beq.n	8003f98 <__ssputs_r+0x6c>
 8003f4a:	6965      	ldr	r5, [r4, #20]
 8003f4c:	6909      	ldr	r1, [r1, #16]
 8003f4e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003f52:	eba3 0901 	sub.w	r9, r3, r1
 8003f56:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003f5a:	1c7b      	adds	r3, r7, #1
 8003f5c:	444b      	add	r3, r9
 8003f5e:	106d      	asrs	r5, r5, #1
 8003f60:	429d      	cmp	r5, r3
 8003f62:	bf38      	it	cc
 8003f64:	461d      	movcc	r5, r3
 8003f66:	0553      	lsls	r3, r2, #21
 8003f68:	d527      	bpl.n	8003fba <__ssputs_r+0x8e>
 8003f6a:	4629      	mov	r1, r5
 8003f6c:	f7ff ff52 	bl	8003e14 <_malloc_r>
 8003f70:	4606      	mov	r6, r0
 8003f72:	b360      	cbz	r0, 8003fce <__ssputs_r+0xa2>
 8003f74:	6921      	ldr	r1, [r4, #16]
 8003f76:	464a      	mov	r2, r9
 8003f78:	f000 fae6 	bl	8004548 <memcpy>
 8003f7c:	89a3      	ldrh	r3, [r4, #12]
 8003f7e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003f82:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003f86:	81a3      	strh	r3, [r4, #12]
 8003f88:	6126      	str	r6, [r4, #16]
 8003f8a:	6165      	str	r5, [r4, #20]
 8003f8c:	444e      	add	r6, r9
 8003f8e:	eba5 0509 	sub.w	r5, r5, r9
 8003f92:	6026      	str	r6, [r4, #0]
 8003f94:	60a5      	str	r5, [r4, #8]
 8003f96:	463e      	mov	r6, r7
 8003f98:	42be      	cmp	r6, r7
 8003f9a:	d900      	bls.n	8003f9e <__ssputs_r+0x72>
 8003f9c:	463e      	mov	r6, r7
 8003f9e:	6820      	ldr	r0, [r4, #0]
 8003fa0:	4632      	mov	r2, r6
 8003fa2:	4641      	mov	r1, r8
 8003fa4:	f000 faa6 	bl	80044f4 <memmove>
 8003fa8:	68a3      	ldr	r3, [r4, #8]
 8003faa:	1b9b      	subs	r3, r3, r6
 8003fac:	60a3      	str	r3, [r4, #8]
 8003fae:	6823      	ldr	r3, [r4, #0]
 8003fb0:	4433      	add	r3, r6
 8003fb2:	6023      	str	r3, [r4, #0]
 8003fb4:	2000      	movs	r0, #0
 8003fb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003fba:	462a      	mov	r2, r5
 8003fbc:	f000 fad2 	bl	8004564 <_realloc_r>
 8003fc0:	4606      	mov	r6, r0
 8003fc2:	2800      	cmp	r0, #0
 8003fc4:	d1e0      	bne.n	8003f88 <__ssputs_r+0x5c>
 8003fc6:	6921      	ldr	r1, [r4, #16]
 8003fc8:	4650      	mov	r0, sl
 8003fca:	f7ff feb7 	bl	8003d3c <_free_r>
 8003fce:	230c      	movs	r3, #12
 8003fd0:	f8ca 3000 	str.w	r3, [sl]
 8003fd4:	89a3      	ldrh	r3, [r4, #12]
 8003fd6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003fda:	81a3      	strh	r3, [r4, #12]
 8003fdc:	f04f 30ff 	mov.w	r0, #4294967295
 8003fe0:	e7e9      	b.n	8003fb6 <__ssputs_r+0x8a>
	...

08003fe4 <_svfiprintf_r>:
 8003fe4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003fe8:	4698      	mov	r8, r3
 8003fea:	898b      	ldrh	r3, [r1, #12]
 8003fec:	061b      	lsls	r3, r3, #24
 8003fee:	b09d      	sub	sp, #116	@ 0x74
 8003ff0:	4607      	mov	r7, r0
 8003ff2:	460d      	mov	r5, r1
 8003ff4:	4614      	mov	r4, r2
 8003ff6:	d510      	bpl.n	800401a <_svfiprintf_r+0x36>
 8003ff8:	690b      	ldr	r3, [r1, #16]
 8003ffa:	b973      	cbnz	r3, 800401a <_svfiprintf_r+0x36>
 8003ffc:	2140      	movs	r1, #64	@ 0x40
 8003ffe:	f7ff ff09 	bl	8003e14 <_malloc_r>
 8004002:	6028      	str	r0, [r5, #0]
 8004004:	6128      	str	r0, [r5, #16]
 8004006:	b930      	cbnz	r0, 8004016 <_svfiprintf_r+0x32>
 8004008:	230c      	movs	r3, #12
 800400a:	603b      	str	r3, [r7, #0]
 800400c:	f04f 30ff 	mov.w	r0, #4294967295
 8004010:	b01d      	add	sp, #116	@ 0x74
 8004012:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004016:	2340      	movs	r3, #64	@ 0x40
 8004018:	616b      	str	r3, [r5, #20]
 800401a:	2300      	movs	r3, #0
 800401c:	9309      	str	r3, [sp, #36]	@ 0x24
 800401e:	2320      	movs	r3, #32
 8004020:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004024:	f8cd 800c 	str.w	r8, [sp, #12]
 8004028:	2330      	movs	r3, #48	@ 0x30
 800402a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80041c8 <_svfiprintf_r+0x1e4>
 800402e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004032:	f04f 0901 	mov.w	r9, #1
 8004036:	4623      	mov	r3, r4
 8004038:	469a      	mov	sl, r3
 800403a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800403e:	b10a      	cbz	r2, 8004044 <_svfiprintf_r+0x60>
 8004040:	2a25      	cmp	r2, #37	@ 0x25
 8004042:	d1f9      	bne.n	8004038 <_svfiprintf_r+0x54>
 8004044:	ebba 0b04 	subs.w	fp, sl, r4
 8004048:	d00b      	beq.n	8004062 <_svfiprintf_r+0x7e>
 800404a:	465b      	mov	r3, fp
 800404c:	4622      	mov	r2, r4
 800404e:	4629      	mov	r1, r5
 8004050:	4638      	mov	r0, r7
 8004052:	f7ff ff6b 	bl	8003f2c <__ssputs_r>
 8004056:	3001      	adds	r0, #1
 8004058:	f000 80a7 	beq.w	80041aa <_svfiprintf_r+0x1c6>
 800405c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800405e:	445a      	add	r2, fp
 8004060:	9209      	str	r2, [sp, #36]	@ 0x24
 8004062:	f89a 3000 	ldrb.w	r3, [sl]
 8004066:	2b00      	cmp	r3, #0
 8004068:	f000 809f 	beq.w	80041aa <_svfiprintf_r+0x1c6>
 800406c:	2300      	movs	r3, #0
 800406e:	f04f 32ff 	mov.w	r2, #4294967295
 8004072:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004076:	f10a 0a01 	add.w	sl, sl, #1
 800407a:	9304      	str	r3, [sp, #16]
 800407c:	9307      	str	r3, [sp, #28]
 800407e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004082:	931a      	str	r3, [sp, #104]	@ 0x68
 8004084:	4654      	mov	r4, sl
 8004086:	2205      	movs	r2, #5
 8004088:	f814 1b01 	ldrb.w	r1, [r4], #1
 800408c:	484e      	ldr	r0, [pc, #312]	@ (80041c8 <_svfiprintf_r+0x1e4>)
 800408e:	f7fc f8a7 	bl	80001e0 <memchr>
 8004092:	9a04      	ldr	r2, [sp, #16]
 8004094:	b9d8      	cbnz	r0, 80040ce <_svfiprintf_r+0xea>
 8004096:	06d0      	lsls	r0, r2, #27
 8004098:	bf44      	itt	mi
 800409a:	2320      	movmi	r3, #32
 800409c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80040a0:	0711      	lsls	r1, r2, #28
 80040a2:	bf44      	itt	mi
 80040a4:	232b      	movmi	r3, #43	@ 0x2b
 80040a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80040aa:	f89a 3000 	ldrb.w	r3, [sl]
 80040ae:	2b2a      	cmp	r3, #42	@ 0x2a
 80040b0:	d015      	beq.n	80040de <_svfiprintf_r+0xfa>
 80040b2:	9a07      	ldr	r2, [sp, #28]
 80040b4:	4654      	mov	r4, sl
 80040b6:	2000      	movs	r0, #0
 80040b8:	f04f 0c0a 	mov.w	ip, #10
 80040bc:	4621      	mov	r1, r4
 80040be:	f811 3b01 	ldrb.w	r3, [r1], #1
 80040c2:	3b30      	subs	r3, #48	@ 0x30
 80040c4:	2b09      	cmp	r3, #9
 80040c6:	d94b      	bls.n	8004160 <_svfiprintf_r+0x17c>
 80040c8:	b1b0      	cbz	r0, 80040f8 <_svfiprintf_r+0x114>
 80040ca:	9207      	str	r2, [sp, #28]
 80040cc:	e014      	b.n	80040f8 <_svfiprintf_r+0x114>
 80040ce:	eba0 0308 	sub.w	r3, r0, r8
 80040d2:	fa09 f303 	lsl.w	r3, r9, r3
 80040d6:	4313      	orrs	r3, r2
 80040d8:	9304      	str	r3, [sp, #16]
 80040da:	46a2      	mov	sl, r4
 80040dc:	e7d2      	b.n	8004084 <_svfiprintf_r+0xa0>
 80040de:	9b03      	ldr	r3, [sp, #12]
 80040e0:	1d19      	adds	r1, r3, #4
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	9103      	str	r1, [sp, #12]
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	bfbb      	ittet	lt
 80040ea:	425b      	neglt	r3, r3
 80040ec:	f042 0202 	orrlt.w	r2, r2, #2
 80040f0:	9307      	strge	r3, [sp, #28]
 80040f2:	9307      	strlt	r3, [sp, #28]
 80040f4:	bfb8      	it	lt
 80040f6:	9204      	strlt	r2, [sp, #16]
 80040f8:	7823      	ldrb	r3, [r4, #0]
 80040fa:	2b2e      	cmp	r3, #46	@ 0x2e
 80040fc:	d10a      	bne.n	8004114 <_svfiprintf_r+0x130>
 80040fe:	7863      	ldrb	r3, [r4, #1]
 8004100:	2b2a      	cmp	r3, #42	@ 0x2a
 8004102:	d132      	bne.n	800416a <_svfiprintf_r+0x186>
 8004104:	9b03      	ldr	r3, [sp, #12]
 8004106:	1d1a      	adds	r2, r3, #4
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	9203      	str	r2, [sp, #12]
 800410c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004110:	3402      	adds	r4, #2
 8004112:	9305      	str	r3, [sp, #20]
 8004114:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80041d8 <_svfiprintf_r+0x1f4>
 8004118:	7821      	ldrb	r1, [r4, #0]
 800411a:	2203      	movs	r2, #3
 800411c:	4650      	mov	r0, sl
 800411e:	f7fc f85f 	bl	80001e0 <memchr>
 8004122:	b138      	cbz	r0, 8004134 <_svfiprintf_r+0x150>
 8004124:	9b04      	ldr	r3, [sp, #16]
 8004126:	eba0 000a 	sub.w	r0, r0, sl
 800412a:	2240      	movs	r2, #64	@ 0x40
 800412c:	4082      	lsls	r2, r0
 800412e:	4313      	orrs	r3, r2
 8004130:	3401      	adds	r4, #1
 8004132:	9304      	str	r3, [sp, #16]
 8004134:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004138:	4824      	ldr	r0, [pc, #144]	@ (80041cc <_svfiprintf_r+0x1e8>)
 800413a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800413e:	2206      	movs	r2, #6
 8004140:	f7fc f84e 	bl	80001e0 <memchr>
 8004144:	2800      	cmp	r0, #0
 8004146:	d036      	beq.n	80041b6 <_svfiprintf_r+0x1d2>
 8004148:	4b21      	ldr	r3, [pc, #132]	@ (80041d0 <_svfiprintf_r+0x1ec>)
 800414a:	bb1b      	cbnz	r3, 8004194 <_svfiprintf_r+0x1b0>
 800414c:	9b03      	ldr	r3, [sp, #12]
 800414e:	3307      	adds	r3, #7
 8004150:	f023 0307 	bic.w	r3, r3, #7
 8004154:	3308      	adds	r3, #8
 8004156:	9303      	str	r3, [sp, #12]
 8004158:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800415a:	4433      	add	r3, r6
 800415c:	9309      	str	r3, [sp, #36]	@ 0x24
 800415e:	e76a      	b.n	8004036 <_svfiprintf_r+0x52>
 8004160:	fb0c 3202 	mla	r2, ip, r2, r3
 8004164:	460c      	mov	r4, r1
 8004166:	2001      	movs	r0, #1
 8004168:	e7a8      	b.n	80040bc <_svfiprintf_r+0xd8>
 800416a:	2300      	movs	r3, #0
 800416c:	3401      	adds	r4, #1
 800416e:	9305      	str	r3, [sp, #20]
 8004170:	4619      	mov	r1, r3
 8004172:	f04f 0c0a 	mov.w	ip, #10
 8004176:	4620      	mov	r0, r4
 8004178:	f810 2b01 	ldrb.w	r2, [r0], #1
 800417c:	3a30      	subs	r2, #48	@ 0x30
 800417e:	2a09      	cmp	r2, #9
 8004180:	d903      	bls.n	800418a <_svfiprintf_r+0x1a6>
 8004182:	2b00      	cmp	r3, #0
 8004184:	d0c6      	beq.n	8004114 <_svfiprintf_r+0x130>
 8004186:	9105      	str	r1, [sp, #20]
 8004188:	e7c4      	b.n	8004114 <_svfiprintf_r+0x130>
 800418a:	fb0c 2101 	mla	r1, ip, r1, r2
 800418e:	4604      	mov	r4, r0
 8004190:	2301      	movs	r3, #1
 8004192:	e7f0      	b.n	8004176 <_svfiprintf_r+0x192>
 8004194:	ab03      	add	r3, sp, #12
 8004196:	9300      	str	r3, [sp, #0]
 8004198:	462a      	mov	r2, r5
 800419a:	4b0e      	ldr	r3, [pc, #56]	@ (80041d4 <_svfiprintf_r+0x1f0>)
 800419c:	a904      	add	r1, sp, #16
 800419e:	4638      	mov	r0, r7
 80041a0:	f3af 8000 	nop.w
 80041a4:	1c42      	adds	r2, r0, #1
 80041a6:	4606      	mov	r6, r0
 80041a8:	d1d6      	bne.n	8004158 <_svfiprintf_r+0x174>
 80041aa:	89ab      	ldrh	r3, [r5, #12]
 80041ac:	065b      	lsls	r3, r3, #25
 80041ae:	f53f af2d 	bmi.w	800400c <_svfiprintf_r+0x28>
 80041b2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80041b4:	e72c      	b.n	8004010 <_svfiprintf_r+0x2c>
 80041b6:	ab03      	add	r3, sp, #12
 80041b8:	9300      	str	r3, [sp, #0]
 80041ba:	462a      	mov	r2, r5
 80041bc:	4b05      	ldr	r3, [pc, #20]	@ (80041d4 <_svfiprintf_r+0x1f0>)
 80041be:	a904      	add	r1, sp, #16
 80041c0:	4638      	mov	r0, r7
 80041c2:	f000 f879 	bl	80042b8 <_printf_i>
 80041c6:	e7ed      	b.n	80041a4 <_svfiprintf_r+0x1c0>
 80041c8:	08004800 	.word	0x08004800
 80041cc:	0800480a 	.word	0x0800480a
 80041d0:	00000000 	.word	0x00000000
 80041d4:	08003f2d 	.word	0x08003f2d
 80041d8:	08004806 	.word	0x08004806

080041dc <_printf_common>:
 80041dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80041e0:	4616      	mov	r6, r2
 80041e2:	4698      	mov	r8, r3
 80041e4:	688a      	ldr	r2, [r1, #8]
 80041e6:	690b      	ldr	r3, [r1, #16]
 80041e8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80041ec:	4293      	cmp	r3, r2
 80041ee:	bfb8      	it	lt
 80041f0:	4613      	movlt	r3, r2
 80041f2:	6033      	str	r3, [r6, #0]
 80041f4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80041f8:	4607      	mov	r7, r0
 80041fa:	460c      	mov	r4, r1
 80041fc:	b10a      	cbz	r2, 8004202 <_printf_common+0x26>
 80041fe:	3301      	adds	r3, #1
 8004200:	6033      	str	r3, [r6, #0]
 8004202:	6823      	ldr	r3, [r4, #0]
 8004204:	0699      	lsls	r1, r3, #26
 8004206:	bf42      	ittt	mi
 8004208:	6833      	ldrmi	r3, [r6, #0]
 800420a:	3302      	addmi	r3, #2
 800420c:	6033      	strmi	r3, [r6, #0]
 800420e:	6825      	ldr	r5, [r4, #0]
 8004210:	f015 0506 	ands.w	r5, r5, #6
 8004214:	d106      	bne.n	8004224 <_printf_common+0x48>
 8004216:	f104 0a19 	add.w	sl, r4, #25
 800421a:	68e3      	ldr	r3, [r4, #12]
 800421c:	6832      	ldr	r2, [r6, #0]
 800421e:	1a9b      	subs	r3, r3, r2
 8004220:	42ab      	cmp	r3, r5
 8004222:	dc26      	bgt.n	8004272 <_printf_common+0x96>
 8004224:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004228:	6822      	ldr	r2, [r4, #0]
 800422a:	3b00      	subs	r3, #0
 800422c:	bf18      	it	ne
 800422e:	2301      	movne	r3, #1
 8004230:	0692      	lsls	r2, r2, #26
 8004232:	d42b      	bmi.n	800428c <_printf_common+0xb0>
 8004234:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004238:	4641      	mov	r1, r8
 800423a:	4638      	mov	r0, r7
 800423c:	47c8      	blx	r9
 800423e:	3001      	adds	r0, #1
 8004240:	d01e      	beq.n	8004280 <_printf_common+0xa4>
 8004242:	6823      	ldr	r3, [r4, #0]
 8004244:	6922      	ldr	r2, [r4, #16]
 8004246:	f003 0306 	and.w	r3, r3, #6
 800424a:	2b04      	cmp	r3, #4
 800424c:	bf02      	ittt	eq
 800424e:	68e5      	ldreq	r5, [r4, #12]
 8004250:	6833      	ldreq	r3, [r6, #0]
 8004252:	1aed      	subeq	r5, r5, r3
 8004254:	68a3      	ldr	r3, [r4, #8]
 8004256:	bf0c      	ite	eq
 8004258:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800425c:	2500      	movne	r5, #0
 800425e:	4293      	cmp	r3, r2
 8004260:	bfc4      	itt	gt
 8004262:	1a9b      	subgt	r3, r3, r2
 8004264:	18ed      	addgt	r5, r5, r3
 8004266:	2600      	movs	r6, #0
 8004268:	341a      	adds	r4, #26
 800426a:	42b5      	cmp	r5, r6
 800426c:	d11a      	bne.n	80042a4 <_printf_common+0xc8>
 800426e:	2000      	movs	r0, #0
 8004270:	e008      	b.n	8004284 <_printf_common+0xa8>
 8004272:	2301      	movs	r3, #1
 8004274:	4652      	mov	r2, sl
 8004276:	4641      	mov	r1, r8
 8004278:	4638      	mov	r0, r7
 800427a:	47c8      	blx	r9
 800427c:	3001      	adds	r0, #1
 800427e:	d103      	bne.n	8004288 <_printf_common+0xac>
 8004280:	f04f 30ff 	mov.w	r0, #4294967295
 8004284:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004288:	3501      	adds	r5, #1
 800428a:	e7c6      	b.n	800421a <_printf_common+0x3e>
 800428c:	18e1      	adds	r1, r4, r3
 800428e:	1c5a      	adds	r2, r3, #1
 8004290:	2030      	movs	r0, #48	@ 0x30
 8004292:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004296:	4422      	add	r2, r4
 8004298:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800429c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80042a0:	3302      	adds	r3, #2
 80042a2:	e7c7      	b.n	8004234 <_printf_common+0x58>
 80042a4:	2301      	movs	r3, #1
 80042a6:	4622      	mov	r2, r4
 80042a8:	4641      	mov	r1, r8
 80042aa:	4638      	mov	r0, r7
 80042ac:	47c8      	blx	r9
 80042ae:	3001      	adds	r0, #1
 80042b0:	d0e6      	beq.n	8004280 <_printf_common+0xa4>
 80042b2:	3601      	adds	r6, #1
 80042b4:	e7d9      	b.n	800426a <_printf_common+0x8e>
	...

080042b8 <_printf_i>:
 80042b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80042bc:	7e0f      	ldrb	r7, [r1, #24]
 80042be:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80042c0:	2f78      	cmp	r7, #120	@ 0x78
 80042c2:	4691      	mov	r9, r2
 80042c4:	4680      	mov	r8, r0
 80042c6:	460c      	mov	r4, r1
 80042c8:	469a      	mov	sl, r3
 80042ca:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80042ce:	d807      	bhi.n	80042e0 <_printf_i+0x28>
 80042d0:	2f62      	cmp	r7, #98	@ 0x62
 80042d2:	d80a      	bhi.n	80042ea <_printf_i+0x32>
 80042d4:	2f00      	cmp	r7, #0
 80042d6:	f000 80d1 	beq.w	800447c <_printf_i+0x1c4>
 80042da:	2f58      	cmp	r7, #88	@ 0x58
 80042dc:	f000 80b8 	beq.w	8004450 <_printf_i+0x198>
 80042e0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80042e4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80042e8:	e03a      	b.n	8004360 <_printf_i+0xa8>
 80042ea:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80042ee:	2b15      	cmp	r3, #21
 80042f0:	d8f6      	bhi.n	80042e0 <_printf_i+0x28>
 80042f2:	a101      	add	r1, pc, #4	@ (adr r1, 80042f8 <_printf_i+0x40>)
 80042f4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80042f8:	08004351 	.word	0x08004351
 80042fc:	08004365 	.word	0x08004365
 8004300:	080042e1 	.word	0x080042e1
 8004304:	080042e1 	.word	0x080042e1
 8004308:	080042e1 	.word	0x080042e1
 800430c:	080042e1 	.word	0x080042e1
 8004310:	08004365 	.word	0x08004365
 8004314:	080042e1 	.word	0x080042e1
 8004318:	080042e1 	.word	0x080042e1
 800431c:	080042e1 	.word	0x080042e1
 8004320:	080042e1 	.word	0x080042e1
 8004324:	08004463 	.word	0x08004463
 8004328:	0800438f 	.word	0x0800438f
 800432c:	0800441d 	.word	0x0800441d
 8004330:	080042e1 	.word	0x080042e1
 8004334:	080042e1 	.word	0x080042e1
 8004338:	08004485 	.word	0x08004485
 800433c:	080042e1 	.word	0x080042e1
 8004340:	0800438f 	.word	0x0800438f
 8004344:	080042e1 	.word	0x080042e1
 8004348:	080042e1 	.word	0x080042e1
 800434c:	08004425 	.word	0x08004425
 8004350:	6833      	ldr	r3, [r6, #0]
 8004352:	1d1a      	adds	r2, r3, #4
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	6032      	str	r2, [r6, #0]
 8004358:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800435c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004360:	2301      	movs	r3, #1
 8004362:	e09c      	b.n	800449e <_printf_i+0x1e6>
 8004364:	6833      	ldr	r3, [r6, #0]
 8004366:	6820      	ldr	r0, [r4, #0]
 8004368:	1d19      	adds	r1, r3, #4
 800436a:	6031      	str	r1, [r6, #0]
 800436c:	0606      	lsls	r6, r0, #24
 800436e:	d501      	bpl.n	8004374 <_printf_i+0xbc>
 8004370:	681d      	ldr	r5, [r3, #0]
 8004372:	e003      	b.n	800437c <_printf_i+0xc4>
 8004374:	0645      	lsls	r5, r0, #25
 8004376:	d5fb      	bpl.n	8004370 <_printf_i+0xb8>
 8004378:	f9b3 5000 	ldrsh.w	r5, [r3]
 800437c:	2d00      	cmp	r5, #0
 800437e:	da03      	bge.n	8004388 <_printf_i+0xd0>
 8004380:	232d      	movs	r3, #45	@ 0x2d
 8004382:	426d      	negs	r5, r5
 8004384:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004388:	4858      	ldr	r0, [pc, #352]	@ (80044ec <_printf_i+0x234>)
 800438a:	230a      	movs	r3, #10
 800438c:	e011      	b.n	80043b2 <_printf_i+0xfa>
 800438e:	6821      	ldr	r1, [r4, #0]
 8004390:	6833      	ldr	r3, [r6, #0]
 8004392:	0608      	lsls	r0, r1, #24
 8004394:	f853 5b04 	ldr.w	r5, [r3], #4
 8004398:	d402      	bmi.n	80043a0 <_printf_i+0xe8>
 800439a:	0649      	lsls	r1, r1, #25
 800439c:	bf48      	it	mi
 800439e:	b2ad      	uxthmi	r5, r5
 80043a0:	2f6f      	cmp	r7, #111	@ 0x6f
 80043a2:	4852      	ldr	r0, [pc, #328]	@ (80044ec <_printf_i+0x234>)
 80043a4:	6033      	str	r3, [r6, #0]
 80043a6:	bf14      	ite	ne
 80043a8:	230a      	movne	r3, #10
 80043aa:	2308      	moveq	r3, #8
 80043ac:	2100      	movs	r1, #0
 80043ae:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80043b2:	6866      	ldr	r6, [r4, #4]
 80043b4:	60a6      	str	r6, [r4, #8]
 80043b6:	2e00      	cmp	r6, #0
 80043b8:	db05      	blt.n	80043c6 <_printf_i+0x10e>
 80043ba:	6821      	ldr	r1, [r4, #0]
 80043bc:	432e      	orrs	r6, r5
 80043be:	f021 0104 	bic.w	r1, r1, #4
 80043c2:	6021      	str	r1, [r4, #0]
 80043c4:	d04b      	beq.n	800445e <_printf_i+0x1a6>
 80043c6:	4616      	mov	r6, r2
 80043c8:	fbb5 f1f3 	udiv	r1, r5, r3
 80043cc:	fb03 5711 	mls	r7, r3, r1, r5
 80043d0:	5dc7      	ldrb	r7, [r0, r7]
 80043d2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80043d6:	462f      	mov	r7, r5
 80043d8:	42bb      	cmp	r3, r7
 80043da:	460d      	mov	r5, r1
 80043dc:	d9f4      	bls.n	80043c8 <_printf_i+0x110>
 80043de:	2b08      	cmp	r3, #8
 80043e0:	d10b      	bne.n	80043fa <_printf_i+0x142>
 80043e2:	6823      	ldr	r3, [r4, #0]
 80043e4:	07df      	lsls	r7, r3, #31
 80043e6:	d508      	bpl.n	80043fa <_printf_i+0x142>
 80043e8:	6923      	ldr	r3, [r4, #16]
 80043ea:	6861      	ldr	r1, [r4, #4]
 80043ec:	4299      	cmp	r1, r3
 80043ee:	bfde      	ittt	le
 80043f0:	2330      	movle	r3, #48	@ 0x30
 80043f2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80043f6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80043fa:	1b92      	subs	r2, r2, r6
 80043fc:	6122      	str	r2, [r4, #16]
 80043fe:	f8cd a000 	str.w	sl, [sp]
 8004402:	464b      	mov	r3, r9
 8004404:	aa03      	add	r2, sp, #12
 8004406:	4621      	mov	r1, r4
 8004408:	4640      	mov	r0, r8
 800440a:	f7ff fee7 	bl	80041dc <_printf_common>
 800440e:	3001      	adds	r0, #1
 8004410:	d14a      	bne.n	80044a8 <_printf_i+0x1f0>
 8004412:	f04f 30ff 	mov.w	r0, #4294967295
 8004416:	b004      	add	sp, #16
 8004418:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800441c:	6823      	ldr	r3, [r4, #0]
 800441e:	f043 0320 	orr.w	r3, r3, #32
 8004422:	6023      	str	r3, [r4, #0]
 8004424:	4832      	ldr	r0, [pc, #200]	@ (80044f0 <_printf_i+0x238>)
 8004426:	2778      	movs	r7, #120	@ 0x78
 8004428:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800442c:	6823      	ldr	r3, [r4, #0]
 800442e:	6831      	ldr	r1, [r6, #0]
 8004430:	061f      	lsls	r7, r3, #24
 8004432:	f851 5b04 	ldr.w	r5, [r1], #4
 8004436:	d402      	bmi.n	800443e <_printf_i+0x186>
 8004438:	065f      	lsls	r7, r3, #25
 800443a:	bf48      	it	mi
 800443c:	b2ad      	uxthmi	r5, r5
 800443e:	6031      	str	r1, [r6, #0]
 8004440:	07d9      	lsls	r1, r3, #31
 8004442:	bf44      	itt	mi
 8004444:	f043 0320 	orrmi.w	r3, r3, #32
 8004448:	6023      	strmi	r3, [r4, #0]
 800444a:	b11d      	cbz	r5, 8004454 <_printf_i+0x19c>
 800444c:	2310      	movs	r3, #16
 800444e:	e7ad      	b.n	80043ac <_printf_i+0xf4>
 8004450:	4826      	ldr	r0, [pc, #152]	@ (80044ec <_printf_i+0x234>)
 8004452:	e7e9      	b.n	8004428 <_printf_i+0x170>
 8004454:	6823      	ldr	r3, [r4, #0]
 8004456:	f023 0320 	bic.w	r3, r3, #32
 800445a:	6023      	str	r3, [r4, #0]
 800445c:	e7f6      	b.n	800444c <_printf_i+0x194>
 800445e:	4616      	mov	r6, r2
 8004460:	e7bd      	b.n	80043de <_printf_i+0x126>
 8004462:	6833      	ldr	r3, [r6, #0]
 8004464:	6825      	ldr	r5, [r4, #0]
 8004466:	6961      	ldr	r1, [r4, #20]
 8004468:	1d18      	adds	r0, r3, #4
 800446a:	6030      	str	r0, [r6, #0]
 800446c:	062e      	lsls	r6, r5, #24
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	d501      	bpl.n	8004476 <_printf_i+0x1be>
 8004472:	6019      	str	r1, [r3, #0]
 8004474:	e002      	b.n	800447c <_printf_i+0x1c4>
 8004476:	0668      	lsls	r0, r5, #25
 8004478:	d5fb      	bpl.n	8004472 <_printf_i+0x1ba>
 800447a:	8019      	strh	r1, [r3, #0]
 800447c:	2300      	movs	r3, #0
 800447e:	6123      	str	r3, [r4, #16]
 8004480:	4616      	mov	r6, r2
 8004482:	e7bc      	b.n	80043fe <_printf_i+0x146>
 8004484:	6833      	ldr	r3, [r6, #0]
 8004486:	1d1a      	adds	r2, r3, #4
 8004488:	6032      	str	r2, [r6, #0]
 800448a:	681e      	ldr	r6, [r3, #0]
 800448c:	6862      	ldr	r2, [r4, #4]
 800448e:	2100      	movs	r1, #0
 8004490:	4630      	mov	r0, r6
 8004492:	f7fb fea5 	bl	80001e0 <memchr>
 8004496:	b108      	cbz	r0, 800449c <_printf_i+0x1e4>
 8004498:	1b80      	subs	r0, r0, r6
 800449a:	6060      	str	r0, [r4, #4]
 800449c:	6863      	ldr	r3, [r4, #4]
 800449e:	6123      	str	r3, [r4, #16]
 80044a0:	2300      	movs	r3, #0
 80044a2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80044a6:	e7aa      	b.n	80043fe <_printf_i+0x146>
 80044a8:	6923      	ldr	r3, [r4, #16]
 80044aa:	4632      	mov	r2, r6
 80044ac:	4649      	mov	r1, r9
 80044ae:	4640      	mov	r0, r8
 80044b0:	47d0      	blx	sl
 80044b2:	3001      	adds	r0, #1
 80044b4:	d0ad      	beq.n	8004412 <_printf_i+0x15a>
 80044b6:	6823      	ldr	r3, [r4, #0]
 80044b8:	079b      	lsls	r3, r3, #30
 80044ba:	d413      	bmi.n	80044e4 <_printf_i+0x22c>
 80044bc:	68e0      	ldr	r0, [r4, #12]
 80044be:	9b03      	ldr	r3, [sp, #12]
 80044c0:	4298      	cmp	r0, r3
 80044c2:	bfb8      	it	lt
 80044c4:	4618      	movlt	r0, r3
 80044c6:	e7a6      	b.n	8004416 <_printf_i+0x15e>
 80044c8:	2301      	movs	r3, #1
 80044ca:	4632      	mov	r2, r6
 80044cc:	4649      	mov	r1, r9
 80044ce:	4640      	mov	r0, r8
 80044d0:	47d0      	blx	sl
 80044d2:	3001      	adds	r0, #1
 80044d4:	d09d      	beq.n	8004412 <_printf_i+0x15a>
 80044d6:	3501      	adds	r5, #1
 80044d8:	68e3      	ldr	r3, [r4, #12]
 80044da:	9903      	ldr	r1, [sp, #12]
 80044dc:	1a5b      	subs	r3, r3, r1
 80044de:	42ab      	cmp	r3, r5
 80044e0:	dcf2      	bgt.n	80044c8 <_printf_i+0x210>
 80044e2:	e7eb      	b.n	80044bc <_printf_i+0x204>
 80044e4:	2500      	movs	r5, #0
 80044e6:	f104 0619 	add.w	r6, r4, #25
 80044ea:	e7f5      	b.n	80044d8 <_printf_i+0x220>
 80044ec:	08004811 	.word	0x08004811
 80044f0:	08004822 	.word	0x08004822

080044f4 <memmove>:
 80044f4:	4288      	cmp	r0, r1
 80044f6:	b510      	push	{r4, lr}
 80044f8:	eb01 0402 	add.w	r4, r1, r2
 80044fc:	d902      	bls.n	8004504 <memmove+0x10>
 80044fe:	4284      	cmp	r4, r0
 8004500:	4623      	mov	r3, r4
 8004502:	d807      	bhi.n	8004514 <memmove+0x20>
 8004504:	1e43      	subs	r3, r0, #1
 8004506:	42a1      	cmp	r1, r4
 8004508:	d008      	beq.n	800451c <memmove+0x28>
 800450a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800450e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004512:	e7f8      	b.n	8004506 <memmove+0x12>
 8004514:	4402      	add	r2, r0
 8004516:	4601      	mov	r1, r0
 8004518:	428a      	cmp	r2, r1
 800451a:	d100      	bne.n	800451e <memmove+0x2a>
 800451c:	bd10      	pop	{r4, pc}
 800451e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004522:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004526:	e7f7      	b.n	8004518 <memmove+0x24>

08004528 <_sbrk_r>:
 8004528:	b538      	push	{r3, r4, r5, lr}
 800452a:	4d06      	ldr	r5, [pc, #24]	@ (8004544 <_sbrk_r+0x1c>)
 800452c:	2300      	movs	r3, #0
 800452e:	4604      	mov	r4, r0
 8004530:	4608      	mov	r0, r1
 8004532:	602b      	str	r3, [r5, #0]
 8004534:	f7fd f9a2 	bl	800187c <_sbrk>
 8004538:	1c43      	adds	r3, r0, #1
 800453a:	d102      	bne.n	8004542 <_sbrk_r+0x1a>
 800453c:	682b      	ldr	r3, [r5, #0]
 800453e:	b103      	cbz	r3, 8004542 <_sbrk_r+0x1a>
 8004540:	6023      	str	r3, [r4, #0]
 8004542:	bd38      	pop	{r3, r4, r5, pc}
 8004544:	20000718 	.word	0x20000718

08004548 <memcpy>:
 8004548:	440a      	add	r2, r1
 800454a:	4291      	cmp	r1, r2
 800454c:	f100 33ff 	add.w	r3, r0, #4294967295
 8004550:	d100      	bne.n	8004554 <memcpy+0xc>
 8004552:	4770      	bx	lr
 8004554:	b510      	push	{r4, lr}
 8004556:	f811 4b01 	ldrb.w	r4, [r1], #1
 800455a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800455e:	4291      	cmp	r1, r2
 8004560:	d1f9      	bne.n	8004556 <memcpy+0xe>
 8004562:	bd10      	pop	{r4, pc}

08004564 <_realloc_r>:
 8004564:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004568:	4607      	mov	r7, r0
 800456a:	4614      	mov	r4, r2
 800456c:	460d      	mov	r5, r1
 800456e:	b921      	cbnz	r1, 800457a <_realloc_r+0x16>
 8004570:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004574:	4611      	mov	r1, r2
 8004576:	f7ff bc4d 	b.w	8003e14 <_malloc_r>
 800457a:	b92a      	cbnz	r2, 8004588 <_realloc_r+0x24>
 800457c:	f7ff fbde 	bl	8003d3c <_free_r>
 8004580:	4625      	mov	r5, r4
 8004582:	4628      	mov	r0, r5
 8004584:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004588:	f000 f81a 	bl	80045c0 <_malloc_usable_size_r>
 800458c:	4284      	cmp	r4, r0
 800458e:	4606      	mov	r6, r0
 8004590:	d802      	bhi.n	8004598 <_realloc_r+0x34>
 8004592:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004596:	d8f4      	bhi.n	8004582 <_realloc_r+0x1e>
 8004598:	4621      	mov	r1, r4
 800459a:	4638      	mov	r0, r7
 800459c:	f7ff fc3a 	bl	8003e14 <_malloc_r>
 80045a0:	4680      	mov	r8, r0
 80045a2:	b908      	cbnz	r0, 80045a8 <_realloc_r+0x44>
 80045a4:	4645      	mov	r5, r8
 80045a6:	e7ec      	b.n	8004582 <_realloc_r+0x1e>
 80045a8:	42b4      	cmp	r4, r6
 80045aa:	4622      	mov	r2, r4
 80045ac:	4629      	mov	r1, r5
 80045ae:	bf28      	it	cs
 80045b0:	4632      	movcs	r2, r6
 80045b2:	f7ff ffc9 	bl	8004548 <memcpy>
 80045b6:	4629      	mov	r1, r5
 80045b8:	4638      	mov	r0, r7
 80045ba:	f7ff fbbf 	bl	8003d3c <_free_r>
 80045be:	e7f1      	b.n	80045a4 <_realloc_r+0x40>

080045c0 <_malloc_usable_size_r>:
 80045c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80045c4:	1f18      	subs	r0, r3, #4
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	bfbc      	itt	lt
 80045ca:	580b      	ldrlt	r3, [r1, r0]
 80045cc:	18c0      	addlt	r0, r0, r3
 80045ce:	4770      	bx	lr

080045d0 <_init>:
 80045d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80045d2:	bf00      	nop
 80045d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80045d6:	bc08      	pop	{r3}
 80045d8:	469e      	mov	lr, r3
 80045da:	4770      	bx	lr

080045dc <_fini>:
 80045dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80045de:	bf00      	nop
 80045e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80045e2:	bc08      	pop	{r3}
 80045e4:	469e      	mov	lr, r3
 80045e6:	4770      	bx	lr
