m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/20.1
vshift_reg_par_in_serial_out
Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z1 !s110 1727943398
!i10b 1
!s100 IU31Q:dE?2zUZVAI0M5>32
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
ImiUNWzgLN7eYEbP[F;AQR2
Z3 VDg1SIo80bB@j0V0VzS_@n1
S1
Z4 dC:/intelFPGA_lite/projects/lab3
w1727879540
8C:/intelFPGA_lite/projects/lab3/shift_reg_par_in_serial_out.sv
FC:/intelFPGA_lite/projects/lab3/shift_reg_par_in_serial_out.sv
!i122 46
L0 1 27
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1727943398.000000
!s107 C:/intelFPGA_lite/projects/lab3/shift_reg_par_in_serial_out.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/intelFPGA_lite/projects/lab3/shift_reg_par_in_serial_out.sv|
!i113 1
Z7 o-work work -sv
Z8 tCvgOpt 0
vshift_reg_serial_in_par_out
R0
Z9 !s110 1727943399
!i10b 1
!s100 WC424@^>;4j^Z=FD>YT:P2
R2
ITb5[1:gg67cOdDLfQAShi0
R3
S1
R4
w1727879542
8C:/intelFPGA_lite/projects/lab3/shift_reg_serial_in_par_out.sv
FC:/intelFPGA_lite/projects/lab3/shift_reg_serial_in_par_out.sv
!i122 47
L0 1 20
R5
r1
!s85 0
31
Z10 !s108 1727943399.000000
!s107 C:/intelFPGA_lite/projects/lab3/shift_reg_serial_in_par_out.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/intelFPGA_lite/projects/lab3/shift_reg_serial_in_par_out.sv|
!i113 1
R7
R8
vtestbench
R0
R1
!i10b 1
!s100 8gB?VRkZ[Kk[?9zZ;X74>0
R2
I1A26]V]MJ5a7]F`gbbA;03
R3
S1
R4
w1727943368
8C:/intelFPGA_lite/projects/lab3/cnt_en_testbanch.sv
FC:/intelFPGA_lite/projects/lab3/cnt_en_testbanch.sv
!i122 45
L0 1 66
R5
r1
!s85 0
31
R6
!s107 C:/intelFPGA_lite/projects/lab3/cnt_en_testbanch.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/intelFPGA_lite/projects/lab3/cnt_en_testbanch.sv|
!i113 1
R7
R8
vtrigger_d
R0
R9
!i10b 1
!s100 8DF_MVY6aDZIUhkOeac6e0
R2
I^PJM`MQ?T[5V70VG1i8500
R3
S1
R4
w1727879545
8C:/intelFPGA_lite/projects/lab3/trigger_d.sv
FC:/intelFPGA_lite/projects/lab3/trigger_d.sv
!i122 49
L0 1 14
R5
r1
!s85 0
31
R10
!s107 C:/intelFPGA_lite/projects/lab3/trigger_d.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/intelFPGA_lite/projects/lab3/trigger_d.sv|
!i113 1
R7
R8
vtrigger_x
R0
R9
!i10b 1
!s100 [9@^E`lHgj[mmRAFI9;FI3
R2
I]zF_Q3N6E[7ihzlJzcX=V2
R3
S1
R4
w1727879546
8C:/intelFPGA_lite/projects/lab3/trigger_x.sv
FC:/intelFPGA_lite/projects/lab3/trigger_x.sv
!i122 48
L0 1 19
R5
r1
!s85 0
31
R10
!s107 C:/intelFPGA_lite/projects/lab3/trigger_x.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/intelFPGA_lite/projects/lab3/trigger_x.sv|
!i113 1
R7
R8
