regmap	,	V_13
MT2701_AUD_AUD_MUX1_SEL	,	V_24
MT2701_AUD_AUD_K1_SRC_DIV	,	V_64
mt2701_turn_off_a1sys_clock	,	F_10
MT2701_AUD_ASM_H_SEL	,	V_47
AFE_AUD_AUDINTBUS_ERR	,	V_45
PWR1_ASM_CON1_INIT_VAL	,	V_21
MT2701_AUD_AUDINTBUS	,	V_44
A2SYS_CLK_AUD_44K_ERR	,	V_41
"%s clk_set_parent %s-%s fail %d\n"	,	L_6
"%s devm_clk_get %s fail\n"	,	L_1
ASYS_TOP_CON	,	V_14
dev	,	V_9
MT2701_AUD_AUD_MUX2_SEL	,	V_34
AUDIO_TOP_CON4_PDN_A1SYS	,	V_57
mt2701_afe_private	,	V_3
id	,	V_60
AFE_AUD_ASM_M_ERR	,	V_51
AUDIO_TOP_CON0_A1SYS_A2SYS_ON	,	V_15
PWR2_TOP_CON	,	V_18
MT2701_AUD_AUD_MUX1_DIV_RATE	,	V_29
MT2701_CLOCK_NUM	,	V_7
ret	,	V_12
mt2701_turn_off_afe_clock	,	F_16
"%s clk_prepare_enable %s fail %d\n"	,	L_5
A1SYS_CLK_AUD_MUX1_SEL_ERR	,	V_25
MT2701_AUD_AUD_44K_TIMING	,	V_40
MT2701_AUD_INFRA_SYS_AUDIO	,	V_32
mt2701_init_clock	,	F_1
mclk	,	V_62
"%s turn_on_afe_clock fail %d\n"	,	L_4
PWR2_ASM_CON1	,	V_22
AFE_AUD_ASM_H_ERR	,	V_48
MT2701_AUD_AUD_48K_TIMING	,	V_30
PTR_ERR	,	F_5
mt2701_afe_enable_clock	,	F_6
AFE_DAC_CON0	,	V_16
clk_set_parent	,	F_18
clocks	,	V_8
"%s turn_on_a2sys_clock fail %d\n"	,	L_3
MT2701_AUD_AUD_MUX2_DIV_RATE	,	V_39
mt2701_afe_disable_clock	,	F_15
A2SYS_CLK_INFRA_ERR	,	V_42
AUDIO_TOP_CON4_PDN_A2SYS	,	V_58
A2SYS_CLK_AUD_MUX2_SEL_ERR	,	V_35
__func__	,	V_11
domain	,	V_61
mt2701_turn_off_a2sys_clock	,	F_12
mt2701_turn_on_afe_clock	,	F_11
PWR1_ASM_CON1	,	V_20
clk_set_rate	,	F_19
mt2701_mclk_configuration	,	F_21
aud_src_clk_id	,	V_65
MT2701_AUD_ASM_M_SEL	,	V_50
A2SYS_CLK_AUD_MUX2_DIV_ERR	,	V_38
PWR2_TOP_CON_INIT_VAL	,	V_19
"%s clk_set_parent %s-%d fail %d\n"	,	L_7
MT2701_AUD_AUD2PLL_90M	,	V_36
"%s clk_set_rate %s-%d fail %d\n"	,	L_8
dev_err	,	F_8
MT2701_AUD_AUD_MUX1_DIV	,	V_27
AUDIO_TOP_CON4	,	V_56
A1SYS_CLK_AUD_MUX1_DIV_ERR	,	V_28
AUDIO_TOP_CON0	,	V_53
"%s turn_on_a1sys_clock fail %d\n"	,	L_2
regmap_write	,	F_14
aud_clks	,	V_10
MT2701_AUD_AUD_K1_SRC_SEL	,	V_66
clk_prepare_enable	,	F_17
MT2701_AUD_AUD_MUX2_DIV	,	V_37
A1SYS_CLK_AUD_48K_ERR	,	V_31
afe	,	V_2
mt2701_turn_on_a1sys_clock	,	F_7
devm_clk_get	,	F_2
A1SYS_CLK_INFRA_ERR	,	V_33
mtk_base_afe	,	V_1
i	,	V_6
dev_warn	,	F_4
clk_disable_unprepare	,	F_20
AUDIO_TOP_CON0_PDN_APLL_CK	,	V_55
platform_priv	,	V_5
regmap_update_bits	,	F_13
MT2701_AUD_UNIVPLL2_D4	,	V_52
MT2701_AUD_AUD1PLL_98M	,	V_26
MT2701_AUD_UNIVPLL2_D2	,	V_49
MT2701_AUD_SYSPLL1_D4	,	V_46
AUDIO_TOP_CON0_PDN_AFE	,	V_54
afe_priv	,	V_4
AFE_DAC_CON0_AFE_ON	,	V_17
mt2701_turn_on_a2sys_clock	,	F_9
AUDIO_TOP_CON4_PDN_AFE_CONN	,	V_59
PWR2_ASM_CON1_INIT_VAL	,	V_23
aud_src_div_id	,	V_63
IS_ERR	,	F_3
AFE_AUD_INFRA_ERR	,	V_43
