5 b 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd long_exp3.vcd -o long_exp3.cdd -v long_exp3.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" long_exp3.v 1 20 1
2 1 6 d000d 1 1 4 0 0 d
2 2 6 90009 1 1 4 0 0 c
2 3 6 90009 1 1a 20044 1 2 1 2 102
2 4 5 90009 1 1 4 0 0 b
2 5 5 9000d 1 19 20044 3 4 1 2 102
2 6 5 50005 0 1 400 0 0 a
2 7 5 5000d 1 36 f006 5 6
1 b 3 30005 1 0 0 0 1 33 2
1 c 3 30008 1 0 0 0 1 33 2
1 d 3 3000b 1 0 0 0 1 33 2
1 a 5 30005 1 0 0 0 1 33 2
4 7 7 7
3 1 main.$u0 "main.$u0" long_exp3.v 0 18 1
