ARM GAS  /tmp/ccRjpXhz.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32l4xx_hal_pwr_ex.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_PWREx_GetVoltageRange,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_PWREx_GetVoltageRange
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_PWREx_GetVoltageRange:
  27              	.LFB130:
  28              		.file 1 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c"
   1:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
   2:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   ******************************************************************************
   3:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @file    stm32l4xx_hal_pwr_ex.c
   4:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @author  MCD Application Team
   5:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief   Extended PWR HAL module driver.
   6:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *          This file provides firmware functions to manage the following
   7:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *          functionalities of the Power Controller (PWR) peripheral:
   8:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *           + Extended Initialization and de-initialization functions
   9:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *           + Extended Peripheral Control functions
  10:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *
  11:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   ******************************************************************************
  12:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @attention
  13:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *
  14:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
  15:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * All rights reserved.</center></h2>
  16:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *
  17:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  18:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * the "License"; You may not use this file except in compliance with the
  19:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * License. You may obtain a copy of the License at:
  20:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *                        opensource.org/licenses/BSD-3-Clause
  21:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *
  22:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   ******************************************************************************
  23:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
  24:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  25:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /* Includes ------------------------------------------------------------------*/
  26:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #include "stm32l4xx_hal.h"
  27:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  28:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /** @addtogroup STM32L4xx_HAL_Driver
  29:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @{
  30:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
ARM GAS  /tmp/ccRjpXhz.s 			page 2


  31:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  32:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /** @defgroup PWREx PWREx
  33:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief PWR Extended HAL module driver
  34:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @{
  35:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
  36:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  37:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #ifdef HAL_PWR_MODULE_ENABLED
  38:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  39:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /* Private typedef -----------------------------------------------------------*/
  40:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /* Private define ------------------------------------------------------------*/
  41:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  42:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined (STM32L412xx) || defined (STM32L422xx) || defined (STM32L431xx) || defined (STM32L432xx
  43:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PWR_PORTH_AVAILABLE_PINS   ((uint32_t)0x0000000B) /* PH0/PH1/PH3 */
  44:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #elif defined (STM32L451xx) || defined (STM32L452xx) || defined (STM32L462xx)
  45:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PWR_PORTH_AVAILABLE_PINS   ((uint32_t)0x0000000B) /* PH0/PH1/PH3 */
  46:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #elif defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485
  47:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PWR_PORTH_AVAILABLE_PINS   ((uint32_t)0x00000003) /* PH0/PH1 */
  48:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #elif defined (STM32L496xx) || defined (STM32L4A6xx) || defined (STM32L4R5xx) || defined (STM32L4R7
  49:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PWR_PORTH_AVAILABLE_PINS   ((uint32_t)0x0000FFFF) /* PH0..PH15 */
  50:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
  51:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  52:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined (STM32L496xx) || defined (STM32L4A6xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx
  53:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PWR_PORTI_AVAILABLE_PINS   ((uint32_t)0x00000FFF) /* PI0..PI11 */
  54:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
  55:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  56:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /** @defgroup PWR_Extended_Private_Defines PWR Extended Private Defines
  57:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @{
  58:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
  59:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  60:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /** @defgroup PWREx_PVM_Mode_Mask PWR PVM Mode Mask
  61:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @{
  62:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
  63:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PVM_MODE_IT               ((uint32_t)0x00010000)  /*!< Mask for interruption yielded by PVM
  64:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PVM_MODE_EVT              ((uint32_t)0x00020000)  /*!< Mask for event yielded by PVM thresh
  65:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PVM_RISING_EDGE           ((uint32_t)0x00000001)  /*!< Mask for rising edge set as PVM trig
  66:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PVM_FALLING_EDGE          ((uint32_t)0x00000002)  /*!< Mask for falling edge set as PVM tri
  67:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
  68:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @}
  69:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
  70:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  71:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /** @defgroup PWREx_TimeOut_Value PWR Extended Flag Setting Time Out Value
  72:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @{
  73:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
  74:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PWR_FLAG_SETTING_DELAY_US                      50UL   /*!< Time out value for REGLPF and VO
  75:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
  76:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @}
  77:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
  78:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  79:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  80:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  81:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
  82:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @}
  83:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
  84:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  85:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  86:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  87:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /* Private macro -------------------------------------------------------------*/
ARM GAS  /tmp/ccRjpXhz.s 			page 3


  88:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /* Private variables ---------------------------------------------------------*/
  89:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /* Private function prototypes -----------------------------------------------*/
  90:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /* Exported functions --------------------------------------------------------*/
  91:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  92:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /** @defgroup PWREx_Exported_Functions PWR Extended Exported Functions
  93:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @{
  94:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
  95:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  96:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /** @defgroup PWREx_Exported_Functions_Group1 Extended Peripheral Control functions
  97:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *  @brief   Extended Peripheral Control functions
  98:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *
  99:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** @verbatim
 100:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****  ===============================================================================
 101:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****               ##### Extended Peripheral Initialization and de-initialization functions #####
 102:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****  ===============================================================================
 103:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     [..]
 104:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 105:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** @endverbatim
 106:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @{
 107:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 108:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 109:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 110:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 111:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Return Voltage Scaling Range.
 112:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2
 113:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
 114:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 115:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** uint32_t HAL_PWREx_GetVoltageRange(void)
 116:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
  29              		.loc 1 116 1
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 1, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 80B4     		push	{r7}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 4
  37              		.cfi_offset 7, -4
  38 0002 00AF     		add	r7, sp, #0
  39              	.LCFI1:
  40              		.cfi_def_cfa_register 7
 117:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR5_R1MODE)
 118:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 119:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 120:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       return PWR_REGULATOR_VOLTAGE_SCALE2;
 121:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     }
 122:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 123:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 124:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
 125:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       return PWR_REGULATOR_VOLTAGE_SCALE1;
 126:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     }
 127:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     else
 128:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 129:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 130:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     }
 131:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #else
 132:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   return  (PWR->CR1 & PWR_CR1_VOS);
ARM GAS  /tmp/ccRjpXhz.s 			page 4


  41              		.loc 1 132 15
  42 0004 044B     		ldr	r3, .L3
  43 0006 1B68     		ldr	r3, [r3]
  44              		.loc 1 132 21
  45 0008 03F4C063 		and	r3, r3, #1536
 133:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 134:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
  46              		.loc 1 134 1
  47 000c 1846     		mov	r0, r3
  48 000e BD46     		mov	sp, r7
  49              	.LCFI2:
  50              		.cfi_def_cfa_register 13
  51              		@ sp needed
  52 0010 5DF8047B 		ldr	r7, [sp], #4
  53              	.LCFI3:
  54              		.cfi_restore 7
  55              		.cfi_def_cfa_offset 0
  56 0014 7047     		bx	lr
  57              	.L4:
  58 0016 00BF     		.align	2
  59              	.L3:
  60 0018 00700040 		.word	1073770496
  61              		.cfi_endproc
  62              	.LFE130:
  64              		.section	.text.HAL_PWREx_ControlVoltageScaling,"ax",%progbits
  65              		.align	1
  66              		.global	HAL_PWREx_ControlVoltageScaling
  67              		.syntax unified
  68              		.thumb
  69              		.thumb_func
  70              		.fpu fpv4-sp-d16
  72              	HAL_PWREx_ControlVoltageScaling:
  73              	.LFB131:
 135:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 136:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 137:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 138:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 139:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Configure the main internal regulator output voltage.
 140:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  VoltageScaling: specifies the regulator output voltage to achieve
 141:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         a tradeoff between performance and power consumption.
 142:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *          This parameter can be one of the following values:
 143:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   @if STM32L4S9xx
 144:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when available, Regulator voltage outpu
 145:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *                                                typical output voltage at 1.2 V,
 146:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *                                                system frequency up to 120 MHz.
 147:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   @endif
 148:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_REGULATOR_VOLTAGE_SCALE1 Regulator voltage output range 1 mode,
 149:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *                                                typical output voltage at 1.2 V,
 150:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *                                                system frequency up to 80 MHz.
 151:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_REGULATOR_VOLTAGE_SCALE2 Regulator voltage output range 2 mode,
 152:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *                                                typical output voltage at 1.0 V,
 153:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *                                                system frequency up to 26 MHz.
 154:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When moving from Range 1 to Range 2, the system frequency must be decreased to
 155:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        a value below 26 MHz before calling HAL_PWREx_ControlVoltageScaling() API.
 156:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        When moving from Range 2 to Range 1, the system frequency can be increased to
 157:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        a value up to 80 MHz after calling HAL_PWREx_ControlVoltageScaling() API. For
 158:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        some devices, the system frequency can be increased up to 120 MHz.
ARM GAS  /tmp/ccRjpXhz.s 			page 5


 159:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When moving from Range 2 to Range 1, the API waits for VOSF flag to be
 160:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        cleared before returning the status. If the flag is not cleared within
 161:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        50 microseconds, HAL_TIMEOUT status is reported.
 162:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval HAL Status
 163:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 164:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
 165:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
  74              		.loc 1 165 1
  75              		.cfi_startproc
  76              		@ args = 0, pretend = 0, frame = 16
  77              		@ frame_needed = 1, uses_anonymous_args = 0
  78              		@ link register save eliminated.
  79 0000 80B4     		push	{r7}
  80              	.LCFI4:
  81              		.cfi_def_cfa_offset 4
  82              		.cfi_offset 7, -4
  83 0002 85B0     		sub	sp, sp, #20
  84              	.LCFI5:
  85              		.cfi_def_cfa_offset 24
  86 0004 00AF     		add	r7, sp, #0
  87              	.LCFI6:
  88              		.cfi_def_cfa_register 7
  89 0006 7860     		str	r0, [r7, #4]
 166:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   uint32_t wait_loop_index;
 167:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 168:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));
 169:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 170:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR5_R1MODE)
 171:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 172:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 173:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* If current range is range 2 */
 174:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 175:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 176:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Make sure Range 1 Boost is enabled */
 177:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 178:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 179:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Set Range 1 */
 180:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 181:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 182:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Wait until VOSF is cleared */
 183:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 184:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 185:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 186:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         wait_loop_index--;
 187:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 188:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 189:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 190:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         return HAL_TIMEOUT;
 191:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 192:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     }
 193:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* If current range is range 1 normal or boost mode */
 194:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     else
 195:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 196:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Enable Range 1 Boost (no issue if bit already reset) */
 197:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 198:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     }
 199:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
ARM GAS  /tmp/ccRjpXhz.s 			page 6


 200:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 201:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 202:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* If current range is range 2 */
 203:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 204:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 205:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Make sure Range 1 Boost is disabled */
 206:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 207:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 208:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Set Range 1 */
 209:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 210:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 211:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Wait until VOSF is cleared */
 212:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 213:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 214:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 215:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         wait_loop_index--;
 216:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 217:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 218:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 219:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         return HAL_TIMEOUT;
 220:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 221:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     }
 222:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****      /* If current range is range 1 normal or boost mode */
 223:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     else
 224:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 225:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Disable Range 1 Boost (no issue if bit already set) */
 226:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 227:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     }
 228:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 229:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   else
 230:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 231:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Set Range 2 */
 232:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 233:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* No need to wait for VOSF to be cleared for this transition */
 234:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
 235:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 236:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 237:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #else
 238:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 239:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* If Set Range 1 */
 240:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
  90              		.loc 1 240 6
  91 0008 7B68     		ldr	r3, [r7, #4]
  92 000a B3F5007F 		cmp	r3, #512
  93 000e 30D1     		bne	.L6
 241:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 242:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
  94              		.loc 1 242 9
  95 0010 234B     		ldr	r3, .L12
  96 0012 1B68     		ldr	r3, [r3]
  97 0014 03F4C063 		and	r3, r3, #1536
  98              		.loc 1 242 8
  99 0018 B3F5007F 		cmp	r3, #512
 100 001c 38D0     		beq	.L7
 243:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 244:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Set Range 1 */
 245:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
ARM GAS  /tmp/ccRjpXhz.s 			page 7


 101              		.loc 1 245 7
 102 001e 204B     		ldr	r3, .L12
 103 0020 1B68     		ldr	r3, [r3]
 104 0022 23F4C063 		bic	r3, r3, #1536
 105 0026 1E4A     		ldr	r2, .L12
 106 0028 43F40073 		orr	r3, r3, #512
 107 002c 1360     		str	r3, [r2]
 246:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 247:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Wait until VOSF is cleared */
 248:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 108              		.loc 1 248 53
 109 002e 1D4B     		ldr	r3, .L12+4
 110 0030 1B68     		ldr	r3, [r3]
 111 0032 3222     		movs	r2, #50
 112 0034 02FB03F3 		mul	r3, r2, r3
 113              		.loc 1 248 72
 114 0038 1B4A     		ldr	r2, .L12+8
 115 003a A2FB0323 		umull	r2, r3, r2, r3
 116 003e 9B0C     		lsrs	r3, r3, #18
 117              		.loc 1 248 23
 118 0040 0133     		adds	r3, r3, #1
 119 0042 FB60     		str	r3, [r7, #12]
 249:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 120              		.loc 1 249 13
 121 0044 02E0     		b	.L8
 122              	.L10:
 250:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 251:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         wait_loop_index--;
 123              		.loc 1 251 24
 124 0046 FB68     		ldr	r3, [r7, #12]
 125 0048 013B     		subs	r3, r3, #1
 126 004a FB60     		str	r3, [r7, #12]
 127              	.L8:
 249:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 128              		.loc 1 249 15
 129 004c 144B     		ldr	r3, .L12
 130 004e 5B69     		ldr	r3, [r3, #20]
 131 0050 03F48063 		and	r3, r3, #1024
 249:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 132              		.loc 1 249 13
 133 0054 B3F5806F 		cmp	r3, #1024
 134 0058 02D1     		bne	.L9
 249:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 135              		.loc 1 249 55 discriminator 1
 136 005a FB68     		ldr	r3, [r7, #12]
 137 005c 002B     		cmp	r3, #0
 138 005e F2D1     		bne	.L10
 139              	.L9:
 252:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 253:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 140              		.loc 1 253 11
 141 0060 0F4B     		ldr	r3, .L12
 142 0062 5B69     		ldr	r3, [r3, #20]
 143 0064 03F48063 		and	r3, r3, #1024
 144              		.loc 1 253 10
 145 0068 B3F5806F 		cmp	r3, #1024
 146 006c 10D1     		bne	.L7
ARM GAS  /tmp/ccRjpXhz.s 			page 8


 254:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 255:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         return HAL_TIMEOUT;
 147              		.loc 1 255 16
 148 006e 0323     		movs	r3, #3
 149 0070 0FE0     		b	.L11
 150              	.L6:
 256:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 257:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     }
 258:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 259:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   else
 260:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 261:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 151              		.loc 1 261 9
 152 0072 0B4B     		ldr	r3, .L12
 153 0074 1B68     		ldr	r3, [r3]
 154 0076 03F4C063 		and	r3, r3, #1536
 155              		.loc 1 261 8
 156 007a B3F5806F 		cmp	r3, #1024
 157 007e 07D0     		beq	.L7
 262:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 263:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Set Range 2 */
 264:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 158              		.loc 1 264 7
 159 0080 074B     		ldr	r3, .L12
 160 0082 1B68     		ldr	r3, [r3]
 161 0084 23F4C063 		bic	r3, r3, #1536
 162 0088 054A     		ldr	r2, .L12
 163 008a 43F48063 		orr	r3, r3, #1024
 164 008e 1360     		str	r3, [r2]
 165              	.L7:
 265:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* No need to wait for VOSF to be cleared for this transition */
 266:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     }
 267:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 268:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 269:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 270:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   return HAL_OK;
 166              		.loc 1 270 10
 167 0090 0023     		movs	r3, #0
 168              	.L11:
 271:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 169              		.loc 1 271 1
 170 0092 1846     		mov	r0, r3
 171 0094 1437     		adds	r7, r7, #20
 172              	.LCFI7:
 173              		.cfi_def_cfa_offset 4
 174 0096 BD46     		mov	sp, r7
 175              	.LCFI8:
 176              		.cfi_def_cfa_register 13
 177              		@ sp needed
 178 0098 5DF8047B 		ldr	r7, [sp], #4
 179              	.LCFI9:
 180              		.cfi_restore 7
 181              		.cfi_def_cfa_offset 0
 182 009c 7047     		bx	lr
 183              	.L13:
 184 009e 00BF     		.align	2
 185              	.L12:
ARM GAS  /tmp/ccRjpXhz.s 			page 9


 186 00a0 00700040 		.word	1073770496
 187 00a4 00000000 		.word	SystemCoreClock
 188 00a8 83DE1B43 		.word	1125899907
 189              		.cfi_endproc
 190              	.LFE131:
 192              		.section	.text.HAL_PWREx_EnableBatteryCharging,"ax",%progbits
 193              		.align	1
 194              		.global	HAL_PWREx_EnableBatteryCharging
 195              		.syntax unified
 196              		.thumb
 197              		.thumb_func
 198              		.fpu fpv4-sp-d16
 200              	HAL_PWREx_EnableBatteryCharging:
 201              	.LFB132:
 272:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 273:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 274:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 275:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable battery charging.
 276:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        When VDD is present, charge the external battery on VBAT thru an internal resistor.
 277:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  ResistorSelection: specifies the resistor impedance.
 278:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *          This parameter can be one of the following values:
 279:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_BATTERY_CHARGING_RESISTOR_5     5 kOhms resistor
 280:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_BATTERY_CHARGING_RESISTOR_1_5 1.5 kOhms resistor
 281:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 282:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 283:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableBatteryCharging(uint32_t ResistorSelection)
 284:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 202              		.loc 1 284 1
 203              		.cfi_startproc
 204              		@ args = 0, pretend = 0, frame = 8
 205              		@ frame_needed = 1, uses_anonymous_args = 0
 206              		@ link register save eliminated.
 207 0000 80B4     		push	{r7}
 208              	.LCFI10:
 209              		.cfi_def_cfa_offset 4
 210              		.cfi_offset 7, -4
 211 0002 83B0     		sub	sp, sp, #12
 212              	.LCFI11:
 213              		.cfi_def_cfa_offset 16
 214 0004 00AF     		add	r7, sp, #0
 215              	.LCFI12:
 216              		.cfi_def_cfa_register 7
 217 0006 7860     		str	r0, [r7, #4]
 285:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_BATTERY_RESISTOR_SELECT(ResistorSelection));
 286:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 287:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Specify resistor selection */
 288:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   MODIFY_REG(PWR->CR4, PWR_CR4_VBRS, ResistorSelection);
 218              		.loc 1 288 3
 219 0008 094B     		ldr	r3, .L15
 220 000a DB68     		ldr	r3, [r3, #12]
 221 000c 23F40072 		bic	r2, r3, #512
 222 0010 0749     		ldr	r1, .L15
 223 0012 7B68     		ldr	r3, [r7, #4]
 224 0014 1343     		orrs	r3, r3, r2
 225 0016 CB60     		str	r3, [r1, #12]
 289:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 290:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Enable battery charging */
ARM GAS  /tmp/ccRjpXhz.s 			page 10


 291:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR4, PWR_CR4_VBE);
 226              		.loc 1 291 3
 227 0018 054B     		ldr	r3, .L15
 228 001a DB68     		ldr	r3, [r3, #12]
 229 001c 044A     		ldr	r2, .L15
 230 001e 43F48073 		orr	r3, r3, #256
 231 0022 D360     		str	r3, [r2, #12]
 292:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 232              		.loc 1 292 1
 233 0024 00BF     		nop
 234 0026 0C37     		adds	r7, r7, #12
 235              	.LCFI13:
 236              		.cfi_def_cfa_offset 4
 237 0028 BD46     		mov	sp, r7
 238              	.LCFI14:
 239              		.cfi_def_cfa_register 13
 240              		@ sp needed
 241 002a 5DF8047B 		ldr	r7, [sp], #4
 242              	.LCFI15:
 243              		.cfi_restore 7
 244              		.cfi_def_cfa_offset 0
 245 002e 7047     		bx	lr
 246              	.L16:
 247              		.align	2
 248              	.L15:
 249 0030 00700040 		.word	1073770496
 250              		.cfi_endproc
 251              	.LFE132:
 253              		.section	.text.HAL_PWREx_DisableBatteryCharging,"ax",%progbits
 254              		.align	1
 255              		.global	HAL_PWREx_DisableBatteryCharging
 256              		.syntax unified
 257              		.thumb
 258              		.thumb_func
 259              		.fpu fpv4-sp-d16
 261              	HAL_PWREx_DisableBatteryCharging:
 262              	.LFB133:
 293:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 294:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 295:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 296:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable battery charging.
 297:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 298:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 299:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisableBatteryCharging(void)
 300:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 263              		.loc 1 300 1
 264              		.cfi_startproc
 265              		@ args = 0, pretend = 0, frame = 0
 266              		@ frame_needed = 1, uses_anonymous_args = 0
 267              		@ link register save eliminated.
 268 0000 80B4     		push	{r7}
 269              	.LCFI16:
 270              		.cfi_def_cfa_offset 4
 271              		.cfi_offset 7, -4
 272 0002 00AF     		add	r7, sp, #0
 273              	.LCFI17:
 274              		.cfi_def_cfa_register 7
ARM GAS  /tmp/ccRjpXhz.s 			page 11


 301:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR4, PWR_CR4_VBE);
 275              		.loc 1 301 3
 276 0004 054B     		ldr	r3, .L18
 277 0006 DB68     		ldr	r3, [r3, #12]
 278 0008 044A     		ldr	r2, .L18
 279 000a 23F48073 		bic	r3, r3, #256
 280 000e D360     		str	r3, [r2, #12]
 302:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 281              		.loc 1 302 1
 282 0010 00BF     		nop
 283 0012 BD46     		mov	sp, r7
 284              	.LCFI18:
 285              		.cfi_def_cfa_register 13
 286              		@ sp needed
 287 0014 5DF8047B 		ldr	r7, [sp], #4
 288              	.LCFI19:
 289              		.cfi_restore 7
 290              		.cfi_def_cfa_offset 0
 291 0018 7047     		bx	lr
 292              	.L19:
 293 001a 00BF     		.align	2
 294              	.L18:
 295 001c 00700040 		.word	1073770496
 296              		.cfi_endproc
 297              	.LFE133:
 299              		.section	.text.HAL_PWREx_EnableVddUSB,"ax",%progbits
 300              		.align	1
 301              		.global	HAL_PWREx_EnableVddUSB
 302              		.syntax unified
 303              		.thumb
 304              		.thumb_func
 305              		.fpu fpv4-sp-d16
 307              	HAL_PWREx_EnableVddUSB:
 308              	.LFB134:
 303:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 304:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 305:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_USV)
 306:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 307:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable VDDUSB supply.
 308:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
 309:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 310:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 311:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableVddUSB(void)
 312:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 309              		.loc 1 312 1
 310              		.cfi_startproc
 311              		@ args = 0, pretend = 0, frame = 0
 312              		@ frame_needed = 1, uses_anonymous_args = 0
 313              		@ link register save eliminated.
 314 0000 80B4     		push	{r7}
 315              	.LCFI20:
 316              		.cfi_def_cfa_offset 4
 317              		.cfi_offset 7, -4
 318 0002 00AF     		add	r7, sp, #0
 319              	.LCFI21:
 320              		.cfi_def_cfa_register 7
 313:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR2, PWR_CR2_USV);
ARM GAS  /tmp/ccRjpXhz.s 			page 12


 321              		.loc 1 313 3
 322 0004 054B     		ldr	r3, .L21
 323 0006 5B68     		ldr	r3, [r3, #4]
 324 0008 044A     		ldr	r2, .L21
 325 000a 43F48063 		orr	r3, r3, #1024
 326 000e 5360     		str	r3, [r2, #4]
 314:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 327              		.loc 1 314 1
 328 0010 00BF     		nop
 329 0012 BD46     		mov	sp, r7
 330              	.LCFI22:
 331              		.cfi_def_cfa_register 13
 332              		@ sp needed
 333 0014 5DF8047B 		ldr	r7, [sp], #4
 334              	.LCFI23:
 335              		.cfi_restore 7
 336              		.cfi_def_cfa_offset 0
 337 0018 7047     		bx	lr
 338              	.L22:
 339 001a 00BF     		.align	2
 340              	.L21:
 341 001c 00700040 		.word	1073770496
 342              		.cfi_endproc
 343              	.LFE134:
 345              		.section	.text.HAL_PWREx_DisableVddUSB,"ax",%progbits
 346              		.align	1
 347              		.global	HAL_PWREx_DisableVddUSB
 348              		.syntax unified
 349              		.thumb
 350              		.thumb_func
 351              		.fpu fpv4-sp-d16
 353              	HAL_PWREx_DisableVddUSB:
 354              	.LFB135:
 315:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 316:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 317:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 318:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable VDDUSB supply.
 319:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 320:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 321:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisableVddUSB(void)
 322:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 355              		.loc 1 322 1
 356              		.cfi_startproc
 357              		@ args = 0, pretend = 0, frame = 0
 358              		@ frame_needed = 1, uses_anonymous_args = 0
 359              		@ link register save eliminated.
 360 0000 80B4     		push	{r7}
 361              	.LCFI24:
 362              		.cfi_def_cfa_offset 4
 363              		.cfi_offset 7, -4
 364 0002 00AF     		add	r7, sp, #0
 365              	.LCFI25:
 366              		.cfi_def_cfa_register 7
 323:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR2, PWR_CR2_USV);
 367              		.loc 1 323 3
 368 0004 054B     		ldr	r3, .L24
 369 0006 5B68     		ldr	r3, [r3, #4]
ARM GAS  /tmp/ccRjpXhz.s 			page 13


 370 0008 044A     		ldr	r2, .L24
 371 000a 23F48063 		bic	r3, r3, #1024
 372 000e 5360     		str	r3, [r2, #4]
 324:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 373              		.loc 1 324 1
 374 0010 00BF     		nop
 375 0012 BD46     		mov	sp, r7
 376              	.LCFI26:
 377              		.cfi_def_cfa_register 13
 378              		@ sp needed
 379 0014 5DF8047B 		ldr	r7, [sp], #4
 380              	.LCFI27:
 381              		.cfi_restore 7
 382              		.cfi_def_cfa_offset 0
 383 0018 7047     		bx	lr
 384              	.L25:
 385 001a 00BF     		.align	2
 386              	.L24:
 387 001c 00700040 		.word	1073770496
 388              		.cfi_endproc
 389              	.LFE135:
 391              		.section	.text.HAL_PWREx_EnableVddIO2,"ax",%progbits
 392              		.align	1
 393              		.global	HAL_PWREx_EnableVddIO2
 394              		.syntax unified
 395              		.thumb
 396              		.thumb_func
 397              		.fpu fpv4-sp-d16
 399              	HAL_PWREx_EnableVddIO2:
 400              	.LFB136:
 325:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_USV */
 326:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 327:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_IOSV)
 328:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 329:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable VDDIO2 supply.
 330:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
 331:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 332:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 333:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableVddIO2(void)
 334:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 401              		.loc 1 334 1
 402              		.cfi_startproc
 403              		@ args = 0, pretend = 0, frame = 0
 404              		@ frame_needed = 1, uses_anonymous_args = 0
 405              		@ link register save eliminated.
 406 0000 80B4     		push	{r7}
 407              	.LCFI28:
 408              		.cfi_def_cfa_offset 4
 409              		.cfi_offset 7, -4
 410 0002 00AF     		add	r7, sp, #0
 411              	.LCFI29:
 412              		.cfi_def_cfa_register 7
 335:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 413              		.loc 1 335 3
 414 0004 054B     		ldr	r3, .L27
 415 0006 5B68     		ldr	r3, [r3, #4]
 416 0008 044A     		ldr	r2, .L27
ARM GAS  /tmp/ccRjpXhz.s 			page 14


 417 000a 43F40073 		orr	r3, r3, #512
 418 000e 5360     		str	r3, [r2, #4]
 336:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 419              		.loc 1 336 1
 420 0010 00BF     		nop
 421 0012 BD46     		mov	sp, r7
 422              	.LCFI30:
 423              		.cfi_def_cfa_register 13
 424              		@ sp needed
 425 0014 5DF8047B 		ldr	r7, [sp], #4
 426              	.LCFI31:
 427              		.cfi_restore 7
 428              		.cfi_def_cfa_offset 0
 429 0018 7047     		bx	lr
 430              	.L28:
 431 001a 00BF     		.align	2
 432              	.L27:
 433 001c 00700040 		.word	1073770496
 434              		.cfi_endproc
 435              	.LFE136:
 437              		.section	.text.HAL_PWREx_DisableVddIO2,"ax",%progbits
 438              		.align	1
 439              		.global	HAL_PWREx_DisableVddIO2
 440              		.syntax unified
 441              		.thumb
 442              		.thumb_func
 443              		.fpu fpv4-sp-d16
 445              	HAL_PWREx_DisableVddIO2:
 446              	.LFB137:
 337:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 338:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 339:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 340:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable VDDIO2 supply.
 341:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 342:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 343:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisableVddIO2(void)
 344:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 447              		.loc 1 344 1
 448              		.cfi_startproc
 449              		@ args = 0, pretend = 0, frame = 0
 450              		@ frame_needed = 1, uses_anonymous_args = 0
 451              		@ link register save eliminated.
 452 0000 80B4     		push	{r7}
 453              	.LCFI32:
 454              		.cfi_def_cfa_offset 4
 455              		.cfi_offset 7, -4
 456 0002 00AF     		add	r7, sp, #0
 457              	.LCFI33:
 458              		.cfi_def_cfa_register 7
 345:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR2, PWR_CR2_IOSV);
 459              		.loc 1 345 3
 460 0004 054B     		ldr	r3, .L30
 461 0006 5B68     		ldr	r3, [r3, #4]
 462 0008 044A     		ldr	r2, .L30
 463 000a 23F40073 		bic	r3, r3, #512
 464 000e 5360     		str	r3, [r2, #4]
 346:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
ARM GAS  /tmp/ccRjpXhz.s 			page 15


 465              		.loc 1 346 1
 466 0010 00BF     		nop
 467 0012 BD46     		mov	sp, r7
 468              	.LCFI34:
 469              		.cfi_def_cfa_register 13
 470              		@ sp needed
 471 0014 5DF8047B 		ldr	r7, [sp], #4
 472              	.LCFI35:
 473              		.cfi_restore 7
 474              		.cfi_def_cfa_offset 0
 475 0018 7047     		bx	lr
 476              	.L31:
 477 001a 00BF     		.align	2
 478              	.L30:
 479 001c 00700040 		.word	1073770496
 480              		.cfi_endproc
 481              	.LFE137:
 483              		.section	.text.HAL_PWREx_EnableInternalWakeUpLine,"ax",%progbits
 484              		.align	1
 485              		.global	HAL_PWREx_EnableInternalWakeUpLine
 486              		.syntax unified
 487              		.thumb
 488              		.thumb_func
 489              		.fpu fpv4-sp-d16
 491              	HAL_PWREx_EnableInternalWakeUpLine:
 492              	.LFB138:
 347:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_IOSV */
 348:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 349:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 350:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 351:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable Internal Wake-up Line.
 352:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 353:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 354:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableInternalWakeUpLine(void)
 355:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 493              		.loc 1 355 1
 494              		.cfi_startproc
 495              		@ args = 0, pretend = 0, frame = 0
 496              		@ frame_needed = 1, uses_anonymous_args = 0
 497              		@ link register save eliminated.
 498 0000 80B4     		push	{r7}
 499              	.LCFI36:
 500              		.cfi_def_cfa_offset 4
 501              		.cfi_offset 7, -4
 502 0002 00AF     		add	r7, sp, #0
 503              	.LCFI37:
 504              		.cfi_def_cfa_register 7
 356:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR3, PWR_CR3_EIWF);
 505              		.loc 1 356 3
 506 0004 054B     		ldr	r3, .L33
 507 0006 9B68     		ldr	r3, [r3, #8]
 508 0008 044A     		ldr	r2, .L33
 509 000a 43F40043 		orr	r3, r3, #32768
 510 000e 9360     		str	r3, [r2, #8]
 357:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 511              		.loc 1 357 1
 512 0010 00BF     		nop
ARM GAS  /tmp/ccRjpXhz.s 			page 16


 513 0012 BD46     		mov	sp, r7
 514              	.LCFI38:
 515              		.cfi_def_cfa_register 13
 516              		@ sp needed
 517 0014 5DF8047B 		ldr	r7, [sp], #4
 518              	.LCFI39:
 519              		.cfi_restore 7
 520              		.cfi_def_cfa_offset 0
 521 0018 7047     		bx	lr
 522              	.L34:
 523 001a 00BF     		.align	2
 524              	.L33:
 525 001c 00700040 		.word	1073770496
 526              		.cfi_endproc
 527              	.LFE138:
 529              		.section	.text.HAL_PWREx_DisableInternalWakeUpLine,"ax",%progbits
 530              		.align	1
 531              		.global	HAL_PWREx_DisableInternalWakeUpLine
 532              		.syntax unified
 533              		.thumb
 534              		.thumb_func
 535              		.fpu fpv4-sp-d16
 537              	HAL_PWREx_DisableInternalWakeUpLine:
 538              	.LFB139:
 358:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 359:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 360:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 361:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable Internal Wake-up Line.
 362:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 363:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 364:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisableInternalWakeUpLine(void)
 365:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 539              		.loc 1 365 1
 540              		.cfi_startproc
 541              		@ args = 0, pretend = 0, frame = 0
 542              		@ frame_needed = 1, uses_anonymous_args = 0
 543              		@ link register save eliminated.
 544 0000 80B4     		push	{r7}
 545              	.LCFI40:
 546              		.cfi_def_cfa_offset 4
 547              		.cfi_offset 7, -4
 548 0002 00AF     		add	r7, sp, #0
 549              	.LCFI41:
 550              		.cfi_def_cfa_register 7
 366:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR3, PWR_CR3_EIWF);
 551              		.loc 1 366 3
 552 0004 054B     		ldr	r3, .L36
 553 0006 9B68     		ldr	r3, [r3, #8]
 554 0008 044A     		ldr	r2, .L36
 555 000a 23F40043 		bic	r3, r3, #32768
 556 000e 9360     		str	r3, [r2, #8]
 367:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 557              		.loc 1 367 1
 558 0010 00BF     		nop
 559 0012 BD46     		mov	sp, r7
 560              	.LCFI42:
 561              		.cfi_def_cfa_register 13
ARM GAS  /tmp/ccRjpXhz.s 			page 17


 562              		@ sp needed
 563 0014 5DF8047B 		ldr	r7, [sp], #4
 564              	.LCFI43:
 565              		.cfi_restore 7
 566              		.cfi_def_cfa_offset 0
 567 0018 7047     		bx	lr
 568              	.L37:
 569 001a 00BF     		.align	2
 570              	.L36:
 571 001c 00700040 		.word	1073770496
 572              		.cfi_endproc
 573              	.LFE139:
 575              		.section	.text.HAL_PWREx_EnableGPIOPullUp,"ax",%progbits
 576              		.align	1
 577              		.global	HAL_PWREx_EnableGPIOPullUp
 578              		.syntax unified
 579              		.thumb
 580              		.thumb_func
 581              		.fpu fpv4-sp-d16
 583              	HAL_PWREx_EnableGPIOPullUp:
 584              	.LFB140:
 368:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 369:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 370:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 371:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 372:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable GPIO pull-up state in Standby and Shutdown modes.
 373:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Set the relevant PUy bits of PWR_PUCRx register to configure the I/O in
 374:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        pull-up state in Standby and Shutdown modes.
 375:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  This state is effective in Standby and Shutdown modes only if APC bit
 376:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        is set through HAL_PWREx_EnablePullUpPullDownConfig() API.
 377:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  The configuration is lost when exiting the Shutdown mode due to the
 378:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        power-on reset, maintained when exiting the Standby mode.
 379:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  To avoid any conflict at Standby and Shutdown modes exits, the corresponding
 380:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        PDy bit of PWR_PDCRx register is cleared unless it is reserved.
 381:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Even if a PUy bit to set is reserved, the other PUy bits entered as input
 382:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        parameter at the same time are set.
 383:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  GPIO: Specify the IO port. This parameter can be PWR_GPIO_A, ..., PWR_GPIO_H
 384:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         (or PWR_GPIO_I depending on the devices) to select the GPIO peripheral.
 385:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  GPIONumber: Specify the I/O pins numbers.
 386:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         This parameter can be one of the following values:
 387:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         PWR_GPIO_BIT_0, ..., PWR_GPIO_BIT_15 (except for the port where less
 388:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         I/O pins are available) or the logical OR of several of them to set
 389:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         several bits for a given port in a single API call.
 390:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval HAL Status
 391:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 392:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** HAL_StatusTypeDef HAL_PWREx_EnableGPIOPullUp(uint32_t GPIO, uint32_t GPIONumber)
 393:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 585              		.loc 1 393 1
 586              		.cfi_startproc
 587              		@ args = 0, pretend = 0, frame = 16
 588              		@ frame_needed = 1, uses_anonymous_args = 0
 589              		@ link register save eliminated.
 590 0000 80B4     		push	{r7}
 591              	.LCFI44:
 592              		.cfi_def_cfa_offset 4
 593              		.cfi_offset 7, -4
 594 0002 85B0     		sub	sp, sp, #20
ARM GAS  /tmp/ccRjpXhz.s 			page 18


 595              	.LCFI45:
 596              		.cfi_def_cfa_offset 24
 597 0004 00AF     		add	r7, sp, #0
 598              	.LCFI46:
 599              		.cfi_def_cfa_register 7
 600 0006 7860     		str	r0, [r7, #4]
 601 0008 3960     		str	r1, [r7]
 394:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 602              		.loc 1 394 21
 603 000a 0023     		movs	r3, #0
 604 000c FB73     		strb	r3, [r7, #15]
 395:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 396:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO(GPIO));
 397:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));
 398:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 399:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   switch (GPIO)
 605              		.loc 1 399 3
 606 000e 7B68     		ldr	r3, [r7, #4]
 607 0010 082B     		cmp	r3, #8
 608 0012 00F2A180 		bhi	.L39
 609 0016 01A2     		adr	r2, .L41
 610 0018 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 611              		.p2align 2
 612              	.L41:
 613 001c 41000000 		.word	.L49+1
 614 0020 65000000 		.word	.L48+1
 615 0024 85000000 		.word	.L47+1
 616 0028 A1000000 		.word	.L46+1
 617 002c BD000000 		.word	.L45+1
 618 0030 D9000000 		.word	.L44+1
 619 0034 F5000000 		.word	.L43+1
 620 0038 11010000 		.word	.L42+1
 621 003c 35010000 		.word	.L40+1
 622              		.p2align 1
 623              	.L49:
 400:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 401:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_A:
 402:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PUCRA, (GPIONumber & (~(PWR_GPIO_BIT_14))));
 624              		.loc 1 402 8
 625 0040 4A4B     		ldr	r3, .L52
 626 0042 1A6A     		ldr	r2, [r3, #32]
 627 0044 3B68     		ldr	r3, [r7]
 628 0046 23F48043 		bic	r3, r3, #16384
 629 004a 4849     		ldr	r1, .L52
 630 004c 1343     		orrs	r3, r3, r2
 631 004e 0B62     		str	r3, [r1, #32]
 403:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRA, (GPIONumber & (~(PWR_GPIO_BIT_13|PWR_GPIO_BIT_15))));
 632              		.loc 1 403 8
 633 0050 464B     		ldr	r3, .L52
 634 0052 5A6A     		ldr	r2, [r3, #36]
 635 0054 3B68     		ldr	r3, [r7]
 636 0056 23F42043 		bic	r3, r3, #40960
 637 005a DB43     		mvns	r3, r3
 638 005c 4349     		ldr	r1, .L52
 639 005e 1340     		ands	r3, r3, r2
 640 0060 4B62     		str	r3, [r1, #36]
 404:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
ARM GAS  /tmp/ccRjpXhz.s 			page 19


 641              		.loc 1 404 8
 642 0062 7CE0     		b	.L50
 643              	.L48:
 405:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_B:
 406:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PUCRB, GPIONumber);
 644              		.loc 1 406 8
 645 0064 414B     		ldr	r3, .L52
 646 0066 9A6A     		ldr	r2, [r3, #40]
 647 0068 4049     		ldr	r1, .L52
 648 006a 3B68     		ldr	r3, [r7]
 649 006c 1343     		orrs	r3, r3, r2
 650 006e 8B62     		str	r3, [r1, #40]
 407:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRB, (GPIONumber & (~(PWR_GPIO_BIT_4))));
 651              		.loc 1 407 8
 652 0070 3E4B     		ldr	r3, .L52
 653 0072 DA6A     		ldr	r2, [r3, #44]
 654 0074 3B68     		ldr	r3, [r7]
 655 0076 23F01003 		bic	r3, r3, #16
 656 007a DB43     		mvns	r3, r3
 657 007c 3B49     		ldr	r1, .L52
 658 007e 1340     		ands	r3, r3, r2
 659 0080 CB62     		str	r3, [r1, #44]
 408:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 660              		.loc 1 408 8
 661 0082 6CE0     		b	.L50
 662              	.L47:
 409:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_C:
 410:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PUCRC, GPIONumber);
 663              		.loc 1 410 8
 664 0084 394B     		ldr	r3, .L52
 665 0086 1A6B     		ldr	r2, [r3, #48]
 666 0088 3849     		ldr	r1, .L52
 667 008a 3B68     		ldr	r3, [r7]
 668 008c 1343     		orrs	r3, r3, r2
 669 008e 0B63     		str	r3, [r1, #48]
 411:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRC, GPIONumber);
 670              		.loc 1 411 8
 671 0090 364B     		ldr	r3, .L52
 672 0092 5A6B     		ldr	r2, [r3, #52]
 673 0094 3B68     		ldr	r3, [r7]
 674 0096 DB43     		mvns	r3, r3
 675 0098 3449     		ldr	r1, .L52
 676 009a 1340     		ands	r3, r3, r2
 677 009c 4B63     		str	r3, [r1, #52]
 412:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 678              		.loc 1 412 8
 679 009e 5EE0     		b	.L50
 680              	.L46:
 413:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOD)
 414:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_D:
 415:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PUCRD, GPIONumber);
 681              		.loc 1 415 8
 682 00a0 324B     		ldr	r3, .L52
 683 00a2 9A6B     		ldr	r2, [r3, #56]
 684 00a4 3149     		ldr	r1, .L52
 685 00a6 3B68     		ldr	r3, [r7]
 686 00a8 1343     		orrs	r3, r3, r2
ARM GAS  /tmp/ccRjpXhz.s 			page 20


 687 00aa 8B63     		str	r3, [r1, #56]
 416:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRD, GPIONumber);
 688              		.loc 1 416 8
 689 00ac 2F4B     		ldr	r3, .L52
 690 00ae DA6B     		ldr	r2, [r3, #60]
 691 00b0 3B68     		ldr	r3, [r7]
 692 00b2 DB43     		mvns	r3, r3
 693 00b4 2D49     		ldr	r1, .L52
 694 00b6 1340     		ands	r3, r3, r2
 695 00b8 CB63     		str	r3, [r1, #60]
 417:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 696              		.loc 1 417 8
 697 00ba 50E0     		b	.L50
 698              	.L45:
 418:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 419:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOE)
 420:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_E:
 421:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PUCRE, GPIONumber);
 699              		.loc 1 421 8
 700 00bc 2B4B     		ldr	r3, .L52
 701 00be 1A6C     		ldr	r2, [r3, #64]
 702 00c0 2A49     		ldr	r1, .L52
 703 00c2 3B68     		ldr	r3, [r7]
 704 00c4 1343     		orrs	r3, r3, r2
 705 00c6 0B64     		str	r3, [r1, #64]
 422:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRE, GPIONumber);
 706              		.loc 1 422 8
 707 00c8 284B     		ldr	r3, .L52
 708 00ca 5A6C     		ldr	r2, [r3, #68]
 709 00cc 3B68     		ldr	r3, [r7]
 710 00ce DB43     		mvns	r3, r3
 711 00d0 2649     		ldr	r1, .L52
 712 00d2 1340     		ands	r3, r3, r2
 713 00d4 4B64     		str	r3, [r1, #68]
 423:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 714              		.loc 1 423 8
 715 00d6 42E0     		b	.L50
 716              	.L44:
 424:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 425:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOF)
 426:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_F:
 427:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PUCRF, GPIONumber);
 717              		.loc 1 427 8
 718 00d8 244B     		ldr	r3, .L52
 719 00da 9A6C     		ldr	r2, [r3, #72]
 720 00dc 2349     		ldr	r1, .L52
 721 00de 3B68     		ldr	r3, [r7]
 722 00e0 1343     		orrs	r3, r3, r2
 723 00e2 8B64     		str	r3, [r1, #72]
 428:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRF, GPIONumber);
 724              		.loc 1 428 8
 725 00e4 214B     		ldr	r3, .L52
 726 00e6 DA6C     		ldr	r2, [r3, #76]
 727 00e8 3B68     		ldr	r3, [r7]
 728 00ea DB43     		mvns	r3, r3
 729 00ec 1F49     		ldr	r1, .L52
 730 00ee 1340     		ands	r3, r3, r2
ARM GAS  /tmp/ccRjpXhz.s 			page 21


 731 00f0 CB64     		str	r3, [r1, #76]
 429:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 732              		.loc 1 429 8
 733 00f2 34E0     		b	.L50
 734              	.L43:
 430:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 431:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOG)
 432:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_G:
 433:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PUCRG, GPIONumber);
 735              		.loc 1 433 8
 736 00f4 1D4B     		ldr	r3, .L52
 737 00f6 1A6D     		ldr	r2, [r3, #80]
 738 00f8 1C49     		ldr	r1, .L52
 739 00fa 3B68     		ldr	r3, [r7]
 740 00fc 1343     		orrs	r3, r3, r2
 741 00fe 0B65     		str	r3, [r1, #80]
 434:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRG, GPIONumber);
 742              		.loc 1 434 8
 743 0100 1A4B     		ldr	r3, .L52
 744 0102 5A6D     		ldr	r2, [r3, #84]
 745 0104 3B68     		ldr	r3, [r7]
 746 0106 DB43     		mvns	r3, r3
 747 0108 1849     		ldr	r1, .L52
 748 010a 1340     		ands	r3, r3, r2
 749 010c 4B65     		str	r3, [r1, #84]
 435:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 750              		.loc 1 435 8
 751 010e 26E0     		b	.L50
 752              	.L42:
 436:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 437:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_H:
 438:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PUCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 753              		.loc 1 438 8
 754 0110 164B     		ldr	r3, .L52
 755 0112 9A6D     		ldr	r2, [r3, #88]
 756 0114 3B68     		ldr	r3, [r7]
 757 0116 9BB2     		uxth	r3, r3
 758 0118 1449     		ldr	r1, .L52
 759 011a 1343     		orrs	r3, r3, r2
 760 011c 8B65     		str	r3, [r1, #88]
 439:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined (STM32L496xx) || defined (STM32L4A6xx)
 440:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRH, ((GPIONumber & PWR_PORTH_AVAILABLE_PINS) & (~(PWR_GPIO_BIT_3))));
 761              		.loc 1 440 8
 762 011e 134B     		ldr	r3, .L52
 763 0120 DA6D     		ldr	r2, [r3, #92]
 764 0122 3968     		ldr	r1, [r7]
 765 0124 4FF6F773 		movw	r3, #65527
 766 0128 0B40     		ands	r3, r3, r1
 767 012a DB43     		mvns	r3, r3
 768 012c 0F49     		ldr	r1, .L52
 769 012e 1340     		ands	r3, r3, r2
 770 0130 CB65     		str	r3, [r1, #92]
 441:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #else
 442:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 443:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 444:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 771              		.loc 1 444 8
ARM GAS  /tmp/ccRjpXhz.s 			page 22


 772 0132 14E0     		b	.L50
 773              	.L40:
 445:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOI)
 446:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_I:
 447:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PUCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
 774              		.loc 1 447 8
 775 0134 0D4B     		ldr	r3, .L52
 776 0136 1A6E     		ldr	r2, [r3, #96]
 777 0138 3B68     		ldr	r3, [r7]
 778 013a C3F30B03 		ubfx	r3, r3, #0, #12
 779 013e 0B49     		ldr	r1, .L52
 780 0140 1343     		orrs	r3, r3, r2
 781 0142 0B66     		str	r3, [r1, #96]
 448:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
 782              		.loc 1 448 8
 783 0144 094B     		ldr	r3, .L52
 784 0146 5A6E     		ldr	r2, [r3, #100]
 785 0148 3B68     		ldr	r3, [r7]
 786 014a C3F30B03 		ubfx	r3, r3, #0, #12
 787 014e DB43     		mvns	r3, r3
 788 0150 0649     		ldr	r1, .L52
 789 0152 1340     		ands	r3, r3, r2
 790 0154 4B66     		str	r3, [r1, #100]
 449:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 791              		.loc 1 449 8
 792 0156 02E0     		b	.L50
 793              	.L39:
 450:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 451:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     default:
 452:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       status = HAL_ERROR;
 794              		.loc 1 452 14
 795 0158 0123     		movs	r3, #1
 796 015a FB73     		strb	r3, [r7, #15]
 453:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       break;
 797              		.loc 1 453 7
 798 015c 00BF     		nop
 799              	.L50:
 454:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 455:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 456:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   return status;
 800              		.loc 1 456 10
 801 015e FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 457:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 802              		.loc 1 457 1
 803 0160 1846     		mov	r0, r3
 804 0162 1437     		adds	r7, r7, #20
 805              	.LCFI47:
 806              		.cfi_def_cfa_offset 4
 807 0164 BD46     		mov	sp, r7
 808              	.LCFI48:
 809              		.cfi_def_cfa_register 13
 810              		@ sp needed
 811 0166 5DF8047B 		ldr	r7, [sp], #4
 812              	.LCFI49:
 813              		.cfi_restore 7
 814              		.cfi_def_cfa_offset 0
 815 016a 7047     		bx	lr
ARM GAS  /tmp/ccRjpXhz.s 			page 23


 816              	.L53:
 817              		.align	2
 818              	.L52:
 819 016c 00700040 		.word	1073770496
 820              		.cfi_endproc
 821              	.LFE140:
 823              		.section	.text.HAL_PWREx_DisableGPIOPullUp,"ax",%progbits
 824              		.align	1
 825              		.global	HAL_PWREx_DisableGPIOPullUp
 826              		.syntax unified
 827              		.thumb
 828              		.thumb_func
 829              		.fpu fpv4-sp-d16
 831              	HAL_PWREx_DisableGPIOPullUp:
 832              	.LFB141:
 458:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 459:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 460:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 461:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable GPIO pull-up state in Standby mode and Shutdown modes.
 462:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Reset the relevant PUy bits of PWR_PUCRx register used to configure the I/O
 463:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        in pull-up state in Standby and Shutdown modes.
 464:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Even if a PUy bit to reset is reserved, the other PUy bits entered as input
 465:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        parameter at the same time are reset.
 466:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  GPIO: Specifies the IO port. This parameter can be PWR_GPIO_A, ..., PWR_GPIO_H
 467:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *          (or PWR_GPIO_I depending on the devices) to select the GPIO peripheral.
 468:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  GPIONumber: Specify the I/O pins numbers.
 469:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         This parameter can be one of the following values:
 470:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         PWR_GPIO_BIT_0, ..., PWR_GPIO_BIT_15 (except for the port where less
 471:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         I/O pins are available) or the logical OR of several of them to reset
 472:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         several bits for a given port in a single API call.
 473:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval HAL Status
 474:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 475:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** HAL_StatusTypeDef HAL_PWREx_DisableGPIOPullUp(uint32_t GPIO, uint32_t GPIONumber)
 476:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 833              		.loc 1 476 1
 834              		.cfi_startproc
 835              		@ args = 0, pretend = 0, frame = 16
 836              		@ frame_needed = 1, uses_anonymous_args = 0
 837              		@ link register save eliminated.
 838 0000 80B4     		push	{r7}
 839              	.LCFI50:
 840              		.cfi_def_cfa_offset 4
 841              		.cfi_offset 7, -4
 842 0002 85B0     		sub	sp, sp, #20
 843              	.LCFI51:
 844              		.cfi_def_cfa_offset 24
 845 0004 00AF     		add	r7, sp, #0
 846              	.LCFI52:
 847              		.cfi_def_cfa_register 7
 848 0006 7860     		str	r0, [r7, #4]
 849 0008 3960     		str	r1, [r7]
 477:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 850              		.loc 1 477 21
 851 000a 0023     		movs	r3, #0
 852 000c FB73     		strb	r3, [r7, #15]
 478:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 479:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO(GPIO));
ARM GAS  /tmp/ccRjpXhz.s 			page 24


 480:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));
 481:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 482:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   switch (GPIO)
 853              		.loc 1 482 3
 854 000e 7B68     		ldr	r3, [r7, #4]
 855 0010 082B     		cmp	r3, #8
 856 0012 62D8     		bhi	.L55
 857 0014 01A2     		adr	r2, .L57
 858 0016 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 859 001a 00BF     		.p2align 2
 860              	.L57:
 861 001c 41000000 		.word	.L65+1
 862 0020 55000000 		.word	.L64+1
 863 0024 65000000 		.word	.L63+1
 864 0028 75000000 		.word	.L62+1
 865 002c 85000000 		.word	.L61+1
 866 0030 95000000 		.word	.L60+1
 867 0034 A5000000 		.word	.L59+1
 868 0038 B5000000 		.word	.L58+1
 869 003c C7000000 		.word	.L56+1
 870              		.p2align 1
 871              	.L65:
 483:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 484:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_A:
 485:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRA, (GPIONumber & (~(PWR_GPIO_BIT_14))));
 872              		.loc 1 485 8
 873 0040 2B4B     		ldr	r3, .L68
 874 0042 1A6A     		ldr	r2, [r3, #32]
 875 0044 3B68     		ldr	r3, [r7]
 876 0046 23F48043 		bic	r3, r3, #16384
 877 004a DB43     		mvns	r3, r3
 878 004c 2849     		ldr	r1, .L68
 879 004e 1340     		ands	r3, r3, r2
 880 0050 0B62     		str	r3, [r1, #32]
 486:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 881              		.loc 1 486 8
 882 0052 45E0     		b	.L66
 883              	.L64:
 487:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_B:
 488:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRB, GPIONumber);
 884              		.loc 1 488 8
 885 0054 264B     		ldr	r3, .L68
 886 0056 9A6A     		ldr	r2, [r3, #40]
 887 0058 3B68     		ldr	r3, [r7]
 888 005a DB43     		mvns	r3, r3
 889 005c 2449     		ldr	r1, .L68
 890 005e 1340     		ands	r3, r3, r2
 891 0060 8B62     		str	r3, [r1, #40]
 489:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 892              		.loc 1 489 8
 893 0062 3DE0     		b	.L66
 894              	.L63:
 490:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_C:
 491:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRC, GPIONumber);
 895              		.loc 1 491 8
 896 0064 224B     		ldr	r3, .L68
 897 0066 1A6B     		ldr	r2, [r3, #48]
ARM GAS  /tmp/ccRjpXhz.s 			page 25


 898 0068 3B68     		ldr	r3, [r7]
 899 006a DB43     		mvns	r3, r3
 900 006c 2049     		ldr	r1, .L68
 901 006e 1340     		ands	r3, r3, r2
 902 0070 0B63     		str	r3, [r1, #48]
 492:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 903              		.loc 1 492 8
 904 0072 35E0     		b	.L66
 905              	.L62:
 493:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOD)
 494:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_D:
 495:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRD, GPIONumber);
 906              		.loc 1 495 8
 907 0074 1E4B     		ldr	r3, .L68
 908 0076 9A6B     		ldr	r2, [r3, #56]
 909 0078 3B68     		ldr	r3, [r7]
 910 007a DB43     		mvns	r3, r3
 911 007c 1C49     		ldr	r1, .L68
 912 007e 1340     		ands	r3, r3, r2
 913 0080 8B63     		str	r3, [r1, #56]
 496:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 914              		.loc 1 496 8
 915 0082 2DE0     		b	.L66
 916              	.L61:
 497:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 498:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOE)
 499:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_E:
 500:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRE, GPIONumber);
 917              		.loc 1 500 8
 918 0084 1A4B     		ldr	r3, .L68
 919 0086 1A6C     		ldr	r2, [r3, #64]
 920 0088 3B68     		ldr	r3, [r7]
 921 008a DB43     		mvns	r3, r3
 922 008c 1849     		ldr	r1, .L68
 923 008e 1340     		ands	r3, r3, r2
 924 0090 0B64     		str	r3, [r1, #64]
 501:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 925              		.loc 1 501 8
 926 0092 25E0     		b	.L66
 927              	.L60:
 502:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 503:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOF)
 504:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_F:
 505:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRF, GPIONumber);
 928              		.loc 1 505 8
 929 0094 164B     		ldr	r3, .L68
 930 0096 9A6C     		ldr	r2, [r3, #72]
 931 0098 3B68     		ldr	r3, [r7]
 932 009a DB43     		mvns	r3, r3
 933 009c 1449     		ldr	r1, .L68
 934 009e 1340     		ands	r3, r3, r2
 935 00a0 8B64     		str	r3, [r1, #72]
 506:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 936              		.loc 1 506 8
 937 00a2 1DE0     		b	.L66
 938              	.L59:
 507:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
ARM GAS  /tmp/ccRjpXhz.s 			page 26


 508:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOG)
 509:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_G:
 510:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRG, GPIONumber);
 939              		.loc 1 510 8
 940 00a4 124B     		ldr	r3, .L68
 941 00a6 1A6D     		ldr	r2, [r3, #80]
 942 00a8 3B68     		ldr	r3, [r7]
 943 00aa DB43     		mvns	r3, r3
 944 00ac 1049     		ldr	r1, .L68
 945 00ae 1340     		ands	r3, r3, r2
 946 00b0 0B65     		str	r3, [r1, #80]
 511:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 947              		.loc 1 511 8
 948 00b2 15E0     		b	.L66
 949              	.L58:
 512:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 513:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_H:
 514:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 950              		.loc 1 514 8
 951 00b4 0E4B     		ldr	r3, .L68
 952 00b6 9A6D     		ldr	r2, [r3, #88]
 953 00b8 3B68     		ldr	r3, [r7]
 954 00ba 9BB2     		uxth	r3, r3
 955 00bc DB43     		mvns	r3, r3
 956 00be 0C49     		ldr	r1, .L68
 957 00c0 1340     		ands	r3, r3, r2
 958 00c2 8B65     		str	r3, [r1, #88]
 515:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 959              		.loc 1 515 8
 960 00c4 0CE0     		b	.L66
 961              	.L56:
 516:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOI)
 517:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_I:
 518:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
 962              		.loc 1 518 8
 963 00c6 0A4B     		ldr	r3, .L68
 964 00c8 1A6E     		ldr	r2, [r3, #96]
 965 00ca 3B68     		ldr	r3, [r7]
 966 00cc C3F30B03 		ubfx	r3, r3, #0, #12
 967 00d0 DB43     		mvns	r3, r3
 968 00d2 0749     		ldr	r1, .L68
 969 00d4 1340     		ands	r3, r3, r2
 970 00d6 0B66     		str	r3, [r1, #96]
 519:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 971              		.loc 1 519 8
 972 00d8 02E0     		b	.L66
 973              	.L55:
 520:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 521:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     default:
 522:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        status = HAL_ERROR;
 974              		.loc 1 522 15
 975 00da 0123     		movs	r3, #1
 976 00dc FB73     		strb	r3, [r7, #15]
 523:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 977              		.loc 1 523 8
 978 00de 00BF     		nop
 979              	.L66:
ARM GAS  /tmp/ccRjpXhz.s 			page 27


 524:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 525:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 526:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   return status;
 980              		.loc 1 526 10
 981 00e0 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 527:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 982              		.loc 1 527 1
 983 00e2 1846     		mov	r0, r3
 984 00e4 1437     		adds	r7, r7, #20
 985              	.LCFI53:
 986              		.cfi_def_cfa_offset 4
 987 00e6 BD46     		mov	sp, r7
 988              	.LCFI54:
 989              		.cfi_def_cfa_register 13
 990              		@ sp needed
 991 00e8 5DF8047B 		ldr	r7, [sp], #4
 992              	.LCFI55:
 993              		.cfi_restore 7
 994              		.cfi_def_cfa_offset 0
 995 00ec 7047     		bx	lr
 996              	.L69:
 997 00ee 00BF     		.align	2
 998              	.L68:
 999 00f0 00700040 		.word	1073770496
 1000              		.cfi_endproc
 1001              	.LFE141:
 1003              		.section	.text.HAL_PWREx_EnableGPIOPullDown,"ax",%progbits
 1004              		.align	1
 1005              		.global	HAL_PWREx_EnableGPIOPullDown
 1006              		.syntax unified
 1007              		.thumb
 1008              		.thumb_func
 1009              		.fpu fpv4-sp-d16
 1011              	HAL_PWREx_EnableGPIOPullDown:
 1012              	.LFB142:
 528:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 529:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 530:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 531:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 532:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable GPIO pull-down state in Standby and Shutdown modes.
 533:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Set the relevant PDy bits of PWR_PDCRx register to configure the I/O in
 534:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        pull-down state in Standby and Shutdown modes.
 535:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  This state is effective in Standby and Shutdown modes only if APC bit
 536:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        is set through HAL_PWREx_EnablePullUpPullDownConfig() API.
 537:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  The configuration is lost when exiting the Shutdown mode due to the
 538:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        power-on reset, maintained when exiting the Standby mode.
 539:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  To avoid any conflict at Standby and Shutdown modes exits, the corresponding
 540:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        PUy bit of PWR_PUCRx register is cleared unless it is reserved.
 541:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Even if a PDy bit to set is reserved, the other PDy bits entered as input
 542:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        parameter at the same time are set.
 543:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  GPIO: Specify the IO port. This parameter can be PWR_GPIO_A..PWR_GPIO_H
 544:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         (or PWR_GPIO_I depending on the devices) to select the GPIO peripheral.
 545:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  GPIONumber: Specify the I/O pins numbers.
 546:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         This parameter can be one of the following values:
 547:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         PWR_GPIO_BIT_0, ..., PWR_GPIO_BIT_15 (except for the port where less
 548:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         I/O pins are available) or the logical OR of several of them to set
 549:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         several bits for a given port in a single API call.
ARM GAS  /tmp/ccRjpXhz.s 			page 28


 550:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval HAL Status
 551:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 552:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** HAL_StatusTypeDef HAL_PWREx_EnableGPIOPullDown(uint32_t GPIO, uint32_t GPIONumber)
 553:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1013              		.loc 1 553 1
 1014              		.cfi_startproc
 1015              		@ args = 0, pretend = 0, frame = 16
 1016              		@ frame_needed = 1, uses_anonymous_args = 0
 1017              		@ link register save eliminated.
 1018 0000 80B4     		push	{r7}
 1019              	.LCFI56:
 1020              		.cfi_def_cfa_offset 4
 1021              		.cfi_offset 7, -4
 1022 0002 85B0     		sub	sp, sp, #20
 1023              	.LCFI57:
 1024              		.cfi_def_cfa_offset 24
 1025 0004 00AF     		add	r7, sp, #0
 1026              	.LCFI58:
 1027              		.cfi_def_cfa_register 7
 1028 0006 7860     		str	r0, [r7, #4]
 1029 0008 3960     		str	r1, [r7]
 554:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 1030              		.loc 1 554 21
 1031 000a 0023     		movs	r3, #0
 1032 000c FB73     		strb	r3, [r7, #15]
 555:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 556:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO(GPIO));
 557:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));
 558:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 559:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   switch (GPIO)
 1033              		.loc 1 559 3
 1034 000e 7B68     		ldr	r3, [r7, #4]
 1035 0010 082B     		cmp	r3, #8
 1036 0012 00F2A180 		bhi	.L71
 1037 0016 01A2     		adr	r2, .L73
 1038 0018 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 1039              		.p2align 2
 1040              	.L73:
 1041 001c 41000000 		.word	.L81+1
 1042 0020 65000000 		.word	.L80+1
 1043 0024 85000000 		.word	.L79+1
 1044 0028 A1000000 		.word	.L78+1
 1045 002c BD000000 		.word	.L77+1
 1046 0030 D9000000 		.word	.L76+1
 1047 0034 F5000000 		.word	.L75+1
 1048 0038 11010000 		.word	.L74+1
 1049 003c 35010000 		.word	.L72+1
 1050              		.p2align 1
 1051              	.L81:
 560:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 561:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_A:
 562:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRA, (GPIONumber & (~(PWR_GPIO_BIT_13|PWR_GPIO_BIT_15))));
 1052              		.loc 1 562 8
 1053 0040 4A4B     		ldr	r3, .L84
 1054 0042 5A6A     		ldr	r2, [r3, #36]
 1055 0044 3B68     		ldr	r3, [r7]
 1056 0046 23F42043 		bic	r3, r3, #40960
ARM GAS  /tmp/ccRjpXhz.s 			page 29


 1057 004a 4849     		ldr	r1, .L84
 1058 004c 1343     		orrs	r3, r3, r2
 1059 004e 4B62     		str	r3, [r1, #36]
 563:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRA, (GPIONumber & (~(PWR_GPIO_BIT_14))));
 1060              		.loc 1 563 8
 1061 0050 464B     		ldr	r3, .L84
 1062 0052 1A6A     		ldr	r2, [r3, #32]
 1063 0054 3B68     		ldr	r3, [r7]
 1064 0056 23F48043 		bic	r3, r3, #16384
 1065 005a DB43     		mvns	r3, r3
 1066 005c 4349     		ldr	r1, .L84
 1067 005e 1340     		ands	r3, r3, r2
 1068 0060 0B62     		str	r3, [r1, #32]
 564:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1069              		.loc 1 564 8
 1070 0062 7CE0     		b	.L82
 1071              	.L80:
 565:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_B:
 566:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRB, (GPIONumber & (~(PWR_GPIO_BIT_4))));
 1072              		.loc 1 566 8
 1073 0064 414B     		ldr	r3, .L84
 1074 0066 DA6A     		ldr	r2, [r3, #44]
 1075 0068 3B68     		ldr	r3, [r7]
 1076 006a 23F01003 		bic	r3, r3, #16
 1077 006e 3F49     		ldr	r1, .L84
 1078 0070 1343     		orrs	r3, r3, r2
 1079 0072 CB62     		str	r3, [r1, #44]
 567:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRB, GPIONumber);
 1080              		.loc 1 567 8
 1081 0074 3D4B     		ldr	r3, .L84
 1082 0076 9A6A     		ldr	r2, [r3, #40]
 1083 0078 3B68     		ldr	r3, [r7]
 1084 007a DB43     		mvns	r3, r3
 1085 007c 3B49     		ldr	r1, .L84
 1086 007e 1340     		ands	r3, r3, r2
 1087 0080 8B62     		str	r3, [r1, #40]
 568:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1088              		.loc 1 568 8
 1089 0082 6CE0     		b	.L82
 1090              	.L79:
 569:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_C:
 570:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRC, GPIONumber);
 1091              		.loc 1 570 8
 1092 0084 394B     		ldr	r3, .L84
 1093 0086 5A6B     		ldr	r2, [r3, #52]
 1094 0088 3849     		ldr	r1, .L84
 1095 008a 3B68     		ldr	r3, [r7]
 1096 008c 1343     		orrs	r3, r3, r2
 1097 008e 4B63     		str	r3, [r1, #52]
 571:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRC, GPIONumber);
 1098              		.loc 1 571 8
 1099 0090 364B     		ldr	r3, .L84
 1100 0092 1A6B     		ldr	r2, [r3, #48]
 1101 0094 3B68     		ldr	r3, [r7]
 1102 0096 DB43     		mvns	r3, r3
 1103 0098 3449     		ldr	r1, .L84
 1104 009a 1340     		ands	r3, r3, r2
ARM GAS  /tmp/ccRjpXhz.s 			page 30


 1105 009c 0B63     		str	r3, [r1, #48]
 572:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1106              		.loc 1 572 8
 1107 009e 5EE0     		b	.L82
 1108              	.L78:
 573:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOD)
 574:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_D:
 575:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRD, GPIONumber);
 1109              		.loc 1 575 8
 1110 00a0 324B     		ldr	r3, .L84
 1111 00a2 DA6B     		ldr	r2, [r3, #60]
 1112 00a4 3149     		ldr	r1, .L84
 1113 00a6 3B68     		ldr	r3, [r7]
 1114 00a8 1343     		orrs	r3, r3, r2
 1115 00aa CB63     		str	r3, [r1, #60]
 576:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRD, GPIONumber);
 1116              		.loc 1 576 8
 1117 00ac 2F4B     		ldr	r3, .L84
 1118 00ae 9A6B     		ldr	r2, [r3, #56]
 1119 00b0 3B68     		ldr	r3, [r7]
 1120 00b2 DB43     		mvns	r3, r3
 1121 00b4 2D49     		ldr	r1, .L84
 1122 00b6 1340     		ands	r3, r3, r2
 1123 00b8 8B63     		str	r3, [r1, #56]
 577:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1124              		.loc 1 577 8
 1125 00ba 50E0     		b	.L82
 1126              	.L77:
 578:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 579:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOE)
 580:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_E:
 581:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRE, GPIONumber);
 1127              		.loc 1 581 8
 1128 00bc 2B4B     		ldr	r3, .L84
 1129 00be 5A6C     		ldr	r2, [r3, #68]
 1130 00c0 2A49     		ldr	r1, .L84
 1131 00c2 3B68     		ldr	r3, [r7]
 1132 00c4 1343     		orrs	r3, r3, r2
 1133 00c6 4B64     		str	r3, [r1, #68]
 582:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRE, GPIONumber);
 1134              		.loc 1 582 8
 1135 00c8 284B     		ldr	r3, .L84
 1136 00ca 1A6C     		ldr	r2, [r3, #64]
 1137 00cc 3B68     		ldr	r3, [r7]
 1138 00ce DB43     		mvns	r3, r3
 1139 00d0 2649     		ldr	r1, .L84
 1140 00d2 1340     		ands	r3, r3, r2
 1141 00d4 0B64     		str	r3, [r1, #64]
 583:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1142              		.loc 1 583 8
 1143 00d6 42E0     		b	.L82
 1144              	.L76:
 584:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 585:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOF)
 586:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_F:
 587:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRF, GPIONumber);
 1145              		.loc 1 587 8
ARM GAS  /tmp/ccRjpXhz.s 			page 31


 1146 00d8 244B     		ldr	r3, .L84
 1147 00da DA6C     		ldr	r2, [r3, #76]
 1148 00dc 2349     		ldr	r1, .L84
 1149 00de 3B68     		ldr	r3, [r7]
 1150 00e0 1343     		orrs	r3, r3, r2
 1151 00e2 CB64     		str	r3, [r1, #76]
 588:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRF, GPIONumber);
 1152              		.loc 1 588 8
 1153 00e4 214B     		ldr	r3, .L84
 1154 00e6 9A6C     		ldr	r2, [r3, #72]
 1155 00e8 3B68     		ldr	r3, [r7]
 1156 00ea DB43     		mvns	r3, r3
 1157 00ec 1F49     		ldr	r1, .L84
 1158 00ee 1340     		ands	r3, r3, r2
 1159 00f0 8B64     		str	r3, [r1, #72]
 589:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1160              		.loc 1 589 8
 1161 00f2 34E0     		b	.L82
 1162              	.L75:
 590:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 591:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOG)
 592:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_G:
 593:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRG, GPIONumber);
 1163              		.loc 1 593 8
 1164 00f4 1D4B     		ldr	r3, .L84
 1165 00f6 5A6D     		ldr	r2, [r3, #84]
 1166 00f8 1C49     		ldr	r1, .L84
 1167 00fa 3B68     		ldr	r3, [r7]
 1168 00fc 1343     		orrs	r3, r3, r2
 1169 00fe 4B65     		str	r3, [r1, #84]
 594:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRG, GPIONumber);
 1170              		.loc 1 594 8
 1171 0100 1A4B     		ldr	r3, .L84
 1172 0102 1A6D     		ldr	r2, [r3, #80]
 1173 0104 3B68     		ldr	r3, [r7]
 1174 0106 DB43     		mvns	r3, r3
 1175 0108 1849     		ldr	r1, .L84
 1176 010a 1340     		ands	r3, r3, r2
 1177 010c 0B65     		str	r3, [r1, #80]
 595:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1178              		.loc 1 595 8
 1179 010e 26E0     		b	.L82
 1180              	.L74:
 596:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 597:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_H:
 598:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined (STM32L496xx) || defined (STM32L4A6xx)
 599:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRH, ((GPIONumber & PWR_PORTH_AVAILABLE_PINS) & (~(PWR_GPIO_BIT_3))));
 1181              		.loc 1 599 8
 1182 0110 164B     		ldr	r3, .L84
 1183 0112 DA6D     		ldr	r2, [r3, #92]
 1184 0114 3968     		ldr	r1, [r7]
 1185 0116 4FF6F773 		movw	r3, #65527
 1186 011a 0B40     		ands	r3, r3, r1
 1187 011c 1349     		ldr	r1, .L84
 1188 011e 1343     		orrs	r3, r3, r2
 1189 0120 CB65     		str	r3, [r1, #92]
 600:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #else
ARM GAS  /tmp/ccRjpXhz.s 			page 32


 601:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 602:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 603:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 1190              		.loc 1 603 8
 1191 0122 124B     		ldr	r3, .L84
 1192 0124 9A6D     		ldr	r2, [r3, #88]
 1193 0126 3B68     		ldr	r3, [r7]
 1194 0128 9BB2     		uxth	r3, r3
 1195 012a DB43     		mvns	r3, r3
 1196 012c 0F49     		ldr	r1, .L84
 1197 012e 1340     		ands	r3, r3, r2
 1198 0130 8B65     		str	r3, [r1, #88]
 604:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1199              		.loc 1 604 8
 1200 0132 14E0     		b	.L82
 1201              	.L72:
 605:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOI)
 606:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_I:
 607:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
 1202              		.loc 1 607 8
 1203 0134 0D4B     		ldr	r3, .L84
 1204 0136 5A6E     		ldr	r2, [r3, #100]
 1205 0138 3B68     		ldr	r3, [r7]
 1206 013a C3F30B03 		ubfx	r3, r3, #0, #12
 1207 013e 0B49     		ldr	r1, .L84
 1208 0140 1343     		orrs	r3, r3, r2
 1209 0142 4B66     		str	r3, [r1, #100]
 608:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
 1210              		.loc 1 608 8
 1211 0144 094B     		ldr	r3, .L84
 1212 0146 1A6E     		ldr	r2, [r3, #96]
 1213 0148 3B68     		ldr	r3, [r7]
 1214 014a C3F30B03 		ubfx	r3, r3, #0, #12
 1215 014e DB43     		mvns	r3, r3
 1216 0150 0649     		ldr	r1, .L84
 1217 0152 1340     		ands	r3, r3, r2
 1218 0154 0B66     		str	r3, [r1, #96]
 609:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1219              		.loc 1 609 8
 1220 0156 02E0     		b	.L82
 1221              	.L71:
 610:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 611:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     default:
 612:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       status = HAL_ERROR;
 1222              		.loc 1 612 14
 1223 0158 0123     		movs	r3, #1
 1224 015a FB73     		strb	r3, [r7, #15]
 613:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       break;
 1225              		.loc 1 613 7
 1226 015c 00BF     		nop
 1227              	.L82:
 614:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 615:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 616:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   return status;
 1228              		.loc 1 616 10
 1229 015e FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 617:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
ARM GAS  /tmp/ccRjpXhz.s 			page 33


 1230              		.loc 1 617 1
 1231 0160 1846     		mov	r0, r3
 1232 0162 1437     		adds	r7, r7, #20
 1233              	.LCFI59:
 1234              		.cfi_def_cfa_offset 4
 1235 0164 BD46     		mov	sp, r7
 1236              	.LCFI60:
 1237              		.cfi_def_cfa_register 13
 1238              		@ sp needed
 1239 0166 5DF8047B 		ldr	r7, [sp], #4
 1240              	.LCFI61:
 1241              		.cfi_restore 7
 1242              		.cfi_def_cfa_offset 0
 1243 016a 7047     		bx	lr
 1244              	.L85:
 1245              		.align	2
 1246              	.L84:
 1247 016c 00700040 		.word	1073770496
 1248              		.cfi_endproc
 1249              	.LFE142:
 1251              		.section	.text.HAL_PWREx_DisableGPIOPullDown,"ax",%progbits
 1252              		.align	1
 1253              		.global	HAL_PWREx_DisableGPIOPullDown
 1254              		.syntax unified
 1255              		.thumb
 1256              		.thumb_func
 1257              		.fpu fpv4-sp-d16
 1259              	HAL_PWREx_DisableGPIOPullDown:
 1260              	.LFB143:
 618:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 619:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 620:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 621:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable GPIO pull-down state in Standby and Shutdown modes.
 622:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Reset the relevant PDy bits of PWR_PDCRx register used to configure the I/O
 623:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        in pull-down state in Standby and Shutdown modes.
 624:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Even if a PDy bit to reset is reserved, the other PDy bits entered as input
 625:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        parameter at the same time are reset.
 626:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  GPIO: Specifies the IO port. This parameter can be PWR_GPIO_A..PWR_GPIO_H
 627:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         (or PWR_GPIO_I depending on the devices) to select the GPIO peripheral.
 628:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  GPIONumber: Specify the I/O pins numbers.
 629:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         This parameter can be one of the following values:
 630:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         PWR_GPIO_BIT_0, ..., PWR_GPIO_BIT_15 (except for the port where less
 631:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         I/O pins are available) or the logical OR of several of them to reset
 632:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         several bits for a given port in a single API call.
 633:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval HAL Status
 634:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 635:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** HAL_StatusTypeDef HAL_PWREx_DisableGPIOPullDown(uint32_t GPIO, uint32_t GPIONumber)
 636:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1261              		.loc 1 636 1
 1262              		.cfi_startproc
 1263              		@ args = 0, pretend = 0, frame = 16
 1264              		@ frame_needed = 1, uses_anonymous_args = 0
 1265              		@ link register save eliminated.
 1266 0000 80B4     		push	{r7}
 1267              	.LCFI62:
 1268              		.cfi_def_cfa_offset 4
 1269              		.cfi_offset 7, -4
ARM GAS  /tmp/ccRjpXhz.s 			page 34


 1270 0002 85B0     		sub	sp, sp, #20
 1271              	.LCFI63:
 1272              		.cfi_def_cfa_offset 24
 1273 0004 00AF     		add	r7, sp, #0
 1274              	.LCFI64:
 1275              		.cfi_def_cfa_register 7
 1276 0006 7860     		str	r0, [r7, #4]
 1277 0008 3960     		str	r1, [r7]
 637:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 1278              		.loc 1 637 21
 1279 000a 0023     		movs	r3, #0
 1280 000c FB73     		strb	r3, [r7, #15]
 638:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 639:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO(GPIO));
 640:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));
 641:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 642:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   switch (GPIO)
 1281              		.loc 1 642 3
 1282 000e 7B68     		ldr	r3, [r7, #4]
 1283 0010 082B     		cmp	r3, #8
 1284 0012 66D8     		bhi	.L87
 1285 0014 01A2     		adr	r2, .L89
 1286 0016 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 1287 001a 00BF     		.p2align 2
 1288              	.L89:
 1289 001c 41000000 		.word	.L97+1
 1290 0020 55000000 		.word	.L96+1
 1291 0024 69000000 		.word	.L95+1
 1292 0028 79000000 		.word	.L94+1
 1293 002c 89000000 		.word	.L93+1
 1294 0030 99000000 		.word	.L92+1
 1295 0034 A9000000 		.word	.L91+1
 1296 0038 B9000000 		.word	.L90+1
 1297 003c CF000000 		.word	.L88+1
 1298              		.p2align 1
 1299              	.L97:
 643:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 644:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_A:
 645:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRA, (GPIONumber & (~(PWR_GPIO_BIT_13|PWR_GPIO_BIT_15))));
 1300              		.loc 1 645 8
 1301 0040 2D4B     		ldr	r3, .L100
 1302 0042 5A6A     		ldr	r2, [r3, #36]
 1303 0044 3B68     		ldr	r3, [r7]
 1304 0046 23F42043 		bic	r3, r3, #40960
 1305 004a DB43     		mvns	r3, r3
 1306 004c 2A49     		ldr	r1, .L100
 1307 004e 1340     		ands	r3, r3, r2
 1308 0050 4B62     		str	r3, [r1, #36]
 646:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1309              		.loc 1 646 8
 1310 0052 49E0     		b	.L98
 1311              	.L96:
 647:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_B:
 648:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRB, (GPIONumber & (~(PWR_GPIO_BIT_4))));
 1312              		.loc 1 648 8
 1313 0054 284B     		ldr	r3, .L100
 1314 0056 DA6A     		ldr	r2, [r3, #44]
ARM GAS  /tmp/ccRjpXhz.s 			page 35


 1315 0058 3B68     		ldr	r3, [r7]
 1316 005a 23F01003 		bic	r3, r3, #16
 1317 005e DB43     		mvns	r3, r3
 1318 0060 2549     		ldr	r1, .L100
 1319 0062 1340     		ands	r3, r3, r2
 1320 0064 CB62     		str	r3, [r1, #44]
 649:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1321              		.loc 1 649 8
 1322 0066 3FE0     		b	.L98
 1323              	.L95:
 650:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_C:
 651:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRC, GPIONumber);
 1324              		.loc 1 651 8
 1325 0068 234B     		ldr	r3, .L100
 1326 006a 5A6B     		ldr	r2, [r3, #52]
 1327 006c 3B68     		ldr	r3, [r7]
 1328 006e DB43     		mvns	r3, r3
 1329 0070 2149     		ldr	r1, .L100
 1330 0072 1340     		ands	r3, r3, r2
 1331 0074 4B63     		str	r3, [r1, #52]
 652:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1332              		.loc 1 652 8
 1333 0076 37E0     		b	.L98
 1334              	.L94:
 653:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOD)
 654:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_D:
 655:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRD, GPIONumber);
 1335              		.loc 1 655 8
 1336 0078 1F4B     		ldr	r3, .L100
 1337 007a DA6B     		ldr	r2, [r3, #60]
 1338 007c 3B68     		ldr	r3, [r7]
 1339 007e DB43     		mvns	r3, r3
 1340 0080 1D49     		ldr	r1, .L100
 1341 0082 1340     		ands	r3, r3, r2
 1342 0084 CB63     		str	r3, [r1, #60]
 656:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1343              		.loc 1 656 8
 1344 0086 2FE0     		b	.L98
 1345              	.L93:
 657:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 658:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOE)
 659:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_E:
 660:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRE, GPIONumber);
 1346              		.loc 1 660 8
 1347 0088 1B4B     		ldr	r3, .L100
 1348 008a 5A6C     		ldr	r2, [r3, #68]
 1349 008c 3B68     		ldr	r3, [r7]
 1350 008e DB43     		mvns	r3, r3
 1351 0090 1949     		ldr	r1, .L100
 1352 0092 1340     		ands	r3, r3, r2
 1353 0094 4B64     		str	r3, [r1, #68]
 661:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1354              		.loc 1 661 8
 1355 0096 27E0     		b	.L98
 1356              	.L92:
 662:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 663:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOF)
ARM GAS  /tmp/ccRjpXhz.s 			page 36


 664:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_F:
 665:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRF, GPIONumber);
 1357              		.loc 1 665 8
 1358 0098 174B     		ldr	r3, .L100
 1359 009a DA6C     		ldr	r2, [r3, #76]
 1360 009c 3B68     		ldr	r3, [r7]
 1361 009e DB43     		mvns	r3, r3
 1362 00a0 1549     		ldr	r1, .L100
 1363 00a2 1340     		ands	r3, r3, r2
 1364 00a4 CB64     		str	r3, [r1, #76]
 666:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1365              		.loc 1 666 8
 1366 00a6 1FE0     		b	.L98
 1367              	.L91:
 667:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 668:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOG)
 669:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_G:
 670:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRG, GPIONumber);
 1368              		.loc 1 670 8
 1369 00a8 134B     		ldr	r3, .L100
 1370 00aa 5A6D     		ldr	r2, [r3, #84]
 1371 00ac 3B68     		ldr	r3, [r7]
 1372 00ae DB43     		mvns	r3, r3
 1373 00b0 1149     		ldr	r1, .L100
 1374 00b2 1340     		ands	r3, r3, r2
 1375 00b4 4B65     		str	r3, [r1, #84]
 671:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1376              		.loc 1 671 8
 1377 00b6 17E0     		b	.L98
 1378              	.L90:
 672:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 673:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_H:
 674:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined (STM32L496xx) || defined (STM32L4A6xx)
 675:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRH, ((GPIONumber & PWR_PORTH_AVAILABLE_PINS) & (~(PWR_GPIO_BIT_3))));
 1379              		.loc 1 675 8
 1380 00b8 0F4B     		ldr	r3, .L100
 1381 00ba DA6D     		ldr	r2, [r3, #92]
 1382 00bc 3968     		ldr	r1, [r7]
 1383 00be 4FF6F773 		movw	r3, #65527
 1384 00c2 0B40     		ands	r3, r3, r1
 1385 00c4 DB43     		mvns	r3, r3
 1386 00c6 0C49     		ldr	r1, .L100
 1387 00c8 1340     		ands	r3, r3, r2
 1388 00ca CB65     		str	r3, [r1, #92]
 676:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #else
 677:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 678:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 679:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1389              		.loc 1 679 8
 1390 00cc 0CE0     		b	.L98
 1391              	.L88:
 680:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOI)
 681:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_I:
 682:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
 1392              		.loc 1 682 8
 1393 00ce 0A4B     		ldr	r3, .L100
 1394 00d0 5A6E     		ldr	r2, [r3, #100]
ARM GAS  /tmp/ccRjpXhz.s 			page 37


 1395 00d2 3B68     		ldr	r3, [r7]
 1396 00d4 C3F30B03 		ubfx	r3, r3, #0, #12
 1397 00d8 DB43     		mvns	r3, r3
 1398 00da 0749     		ldr	r1, .L100
 1399 00dc 1340     		ands	r3, r3, r2
 1400 00de 4B66     		str	r3, [r1, #100]
 683:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1401              		.loc 1 683 8
 1402 00e0 02E0     		b	.L98
 1403              	.L87:
 684:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 685:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     default:
 686:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       status = HAL_ERROR;
 1404              		.loc 1 686 14
 1405 00e2 0123     		movs	r3, #1
 1406 00e4 FB73     		strb	r3, [r7, #15]
 687:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       break;
 1407              		.loc 1 687 7
 1408 00e6 00BF     		nop
 1409              	.L98:
 688:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 689:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 690:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   return status;
 1410              		.loc 1 690 10
 1411 00e8 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 691:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1412              		.loc 1 691 1
 1413 00ea 1846     		mov	r0, r3
 1414 00ec 1437     		adds	r7, r7, #20
 1415              	.LCFI65:
 1416              		.cfi_def_cfa_offset 4
 1417 00ee BD46     		mov	sp, r7
 1418              	.LCFI66:
 1419              		.cfi_def_cfa_register 13
 1420              		@ sp needed
 1421 00f0 5DF8047B 		ldr	r7, [sp], #4
 1422              	.LCFI67:
 1423              		.cfi_restore 7
 1424              		.cfi_def_cfa_offset 0
 1425 00f4 7047     		bx	lr
 1426              	.L101:
 1427 00f6 00BF     		.align	2
 1428              	.L100:
 1429 00f8 00700040 		.word	1073770496
 1430              		.cfi_endproc
 1431              	.LFE143:
 1433              		.section	.text.HAL_PWREx_EnablePullUpPullDownConfig,"ax",%progbits
 1434              		.align	1
 1435              		.global	HAL_PWREx_EnablePullUpPullDownConfig
 1436              		.syntax unified
 1437              		.thumb
 1438              		.thumb_func
 1439              		.fpu fpv4-sp-d16
 1441              	HAL_PWREx_EnablePullUpPullDownConfig:
 1442              	.LFB144:
 692:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 693:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
ARM GAS  /tmp/ccRjpXhz.s 			page 38


 694:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 695:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 696:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable pull-up and pull-down configuration.
 697:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When APC bit is set, the I/O pull-up and pull-down configurations defined in
 698:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        PWR_PUCRx and PWR_PDCRx registers are applied in Standby and Shutdown modes.
 699:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Pull-up set by PUy bit of PWR_PUCRx register is not activated if the corresponding
 700:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        PDy bit of PWR_PDCRx register is also set (pull-down configuration priority is higher).
 701:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        HAL_PWREx_EnableGPIOPullUp() and HAL_PWREx_EnableGPIOPullDown() API's ensure there
 702:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        is no conflict when setting PUy or PDy bit.
 703:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 704:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 705:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnablePullUpPullDownConfig(void)
 706:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1443              		.loc 1 706 1
 1444              		.cfi_startproc
 1445              		@ args = 0, pretend = 0, frame = 0
 1446              		@ frame_needed = 1, uses_anonymous_args = 0
 1447              		@ link register save eliminated.
 1448 0000 80B4     		push	{r7}
 1449              	.LCFI68:
 1450              		.cfi_def_cfa_offset 4
 1451              		.cfi_offset 7, -4
 1452 0002 00AF     		add	r7, sp, #0
 1453              	.LCFI69:
 1454              		.cfi_def_cfa_register 7
 707:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR3, PWR_CR3_APC);
 1455              		.loc 1 707 3
 1456 0004 054B     		ldr	r3, .L103
 1457 0006 9B68     		ldr	r3, [r3, #8]
 1458 0008 044A     		ldr	r2, .L103
 1459 000a 43F48063 		orr	r3, r3, #1024
 1460 000e 9360     		str	r3, [r2, #8]
 708:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1461              		.loc 1 708 1
 1462 0010 00BF     		nop
 1463 0012 BD46     		mov	sp, r7
 1464              	.LCFI70:
 1465              		.cfi_def_cfa_register 13
 1466              		@ sp needed
 1467 0014 5DF8047B 		ldr	r7, [sp], #4
 1468              	.LCFI71:
 1469              		.cfi_restore 7
 1470              		.cfi_def_cfa_offset 0
 1471 0018 7047     		bx	lr
 1472              	.L104:
 1473 001a 00BF     		.align	2
 1474              	.L103:
 1475 001c 00700040 		.word	1073770496
 1476              		.cfi_endproc
 1477              	.LFE144:
 1479              		.section	.text.HAL_PWREx_DisablePullUpPullDownConfig,"ax",%progbits
 1480              		.align	1
 1481              		.global	HAL_PWREx_DisablePullUpPullDownConfig
 1482              		.syntax unified
 1483              		.thumb
 1484              		.thumb_func
 1485              		.fpu fpv4-sp-d16
ARM GAS  /tmp/ccRjpXhz.s 			page 39


 1487              	HAL_PWREx_DisablePullUpPullDownConfig:
 1488              	.LFB145:
 709:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 710:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 711:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 712:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable pull-up and pull-down configuration.
 713:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When APC bit is cleared, the I/O pull-up and pull-down configurations defined in
 714:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        PWR_PUCRx and PWR_PDCRx registers are not applied in Standby and Shutdown modes.
 715:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 716:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 717:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisablePullUpPullDownConfig(void)
 718:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1489              		.loc 1 718 1
 1490              		.cfi_startproc
 1491              		@ args = 0, pretend = 0, frame = 0
 1492              		@ frame_needed = 1, uses_anonymous_args = 0
 1493              		@ link register save eliminated.
 1494 0000 80B4     		push	{r7}
 1495              	.LCFI72:
 1496              		.cfi_def_cfa_offset 4
 1497              		.cfi_offset 7, -4
 1498 0002 00AF     		add	r7, sp, #0
 1499              	.LCFI73:
 1500              		.cfi_def_cfa_register 7
 719:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR3, PWR_CR3_APC);
 1501              		.loc 1 719 3
 1502 0004 054B     		ldr	r3, .L106
 1503 0006 9B68     		ldr	r3, [r3, #8]
 1504 0008 044A     		ldr	r2, .L106
 1505 000a 23F48063 		bic	r3, r3, #1024
 1506 000e 9360     		str	r3, [r2, #8]
 720:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1507              		.loc 1 720 1
 1508 0010 00BF     		nop
 1509 0012 BD46     		mov	sp, r7
 1510              	.LCFI74:
 1511              		.cfi_def_cfa_register 13
 1512              		@ sp needed
 1513 0014 5DF8047B 		ldr	r7, [sp], #4
 1514              	.LCFI75:
 1515              		.cfi_restore 7
 1516              		.cfi_def_cfa_offset 0
 1517 0018 7047     		bx	lr
 1518              	.L107:
 1519 001a 00BF     		.align	2
 1520              	.L106:
 1521 001c 00700040 		.word	1073770496
 1522              		.cfi_endproc
 1523              	.LFE145:
 1525              		.section	.text.HAL_PWREx_EnableSRAM2ContentRetention,"ax",%progbits
 1526              		.align	1
 1527              		.global	HAL_PWREx_EnableSRAM2ContentRetention
 1528              		.syntax unified
 1529              		.thumb
 1530              		.thumb_func
 1531              		.fpu fpv4-sp-d16
 1533              	HAL_PWREx_EnableSRAM2ContentRetention:
ARM GAS  /tmp/ccRjpXhz.s 			page 40


 1534              	.LFB146:
 721:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 722:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 723:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 724:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 725:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable SRAM2 content retention in Standby mode.
 726:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When RRS bit is set, SRAM2 is powered by the low-power regulator in
 727:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         Standby mode and its content is kept.
 728:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 729:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 730:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableSRAM2ContentRetention(void)
 731:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1535              		.loc 1 731 1
 1536              		.cfi_startproc
 1537              		@ args = 0, pretend = 0, frame = 0
 1538              		@ frame_needed = 1, uses_anonymous_args = 0
 1539              		@ link register save eliminated.
 1540 0000 80B4     		push	{r7}
 1541              	.LCFI76:
 1542              		.cfi_def_cfa_offset 4
 1543              		.cfi_offset 7, -4
 1544 0002 00AF     		add	r7, sp, #0
 1545              	.LCFI77:
 1546              		.cfi_def_cfa_register 7
 732:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR3, PWR_CR3_RRS);
 1547              		.loc 1 732 3
 1548 0004 054B     		ldr	r3, .L109
 1549 0006 9B68     		ldr	r3, [r3, #8]
 1550 0008 044A     		ldr	r2, .L109
 1551 000a 43F48073 		orr	r3, r3, #256
 1552 000e 9360     		str	r3, [r2, #8]
 733:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1553              		.loc 1 733 1
 1554 0010 00BF     		nop
 1555 0012 BD46     		mov	sp, r7
 1556              	.LCFI78:
 1557              		.cfi_def_cfa_register 13
 1558              		@ sp needed
 1559 0014 5DF8047B 		ldr	r7, [sp], #4
 1560              	.LCFI79:
 1561              		.cfi_restore 7
 1562              		.cfi_def_cfa_offset 0
 1563 0018 7047     		bx	lr
 1564              	.L110:
 1565 001a 00BF     		.align	2
 1566              	.L109:
 1567 001c 00700040 		.word	1073770496
 1568              		.cfi_endproc
 1569              	.LFE146:
 1571              		.section	.text.HAL_PWREx_DisableSRAM2ContentRetention,"ax",%progbits
 1572              		.align	1
 1573              		.global	HAL_PWREx_DisableSRAM2ContentRetention
 1574              		.syntax unified
 1575              		.thumb
 1576              		.thumb_func
 1577              		.fpu fpv4-sp-d16
 1579              	HAL_PWREx_DisableSRAM2ContentRetention:
ARM GAS  /tmp/ccRjpXhz.s 			page 41


 1580              	.LFB147:
 734:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 735:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 736:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 737:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable SRAM2 content retention in Standby mode.
 738:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When RRS bit is reset, SRAM2 is powered off in Standby mode
 739:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        and its content is lost.
 740:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 741:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 742:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisableSRAM2ContentRetention(void)
 743:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1581              		.loc 1 743 1
 1582              		.cfi_startproc
 1583              		@ args = 0, pretend = 0, frame = 0
 1584              		@ frame_needed = 1, uses_anonymous_args = 0
 1585              		@ link register save eliminated.
 1586 0000 80B4     		push	{r7}
 1587              	.LCFI80:
 1588              		.cfi_def_cfa_offset 4
 1589              		.cfi_offset 7, -4
 1590 0002 00AF     		add	r7, sp, #0
 1591              	.LCFI81:
 1592              		.cfi_def_cfa_register 7
 744:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR3, PWR_CR3_RRS);
 1593              		.loc 1 744 3
 1594 0004 054B     		ldr	r3, .L112
 1595 0006 9B68     		ldr	r3, [r3, #8]
 1596 0008 044A     		ldr	r2, .L112
 1597 000a 23F48073 		bic	r3, r3, #256
 1598 000e 9360     		str	r3, [r2, #8]
 745:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1599              		.loc 1 745 1
 1600 0010 00BF     		nop
 1601 0012 BD46     		mov	sp, r7
 1602              	.LCFI82:
 1603              		.cfi_def_cfa_register 13
 1604              		@ sp needed
 1605 0014 5DF8047B 		ldr	r7, [sp], #4
 1606              	.LCFI83:
 1607              		.cfi_restore 7
 1608              		.cfi_def_cfa_offset 0
 1609 0018 7047     		bx	lr
 1610              	.L113:
 1611 001a 00BF     		.align	2
 1612              	.L112:
 1613 001c 00700040 		.word	1073770496
 1614              		.cfi_endproc
 1615              	.LFE147:
 1617              		.section	.text.HAL_PWREx_EnablePVM1,"ax",%progbits
 1618              		.align	1
 1619              		.global	HAL_PWREx_EnablePVM1
 1620              		.syntax unified
 1621              		.thumb
 1622              		.thumb_func
 1623              		.fpu fpv4-sp-d16
 1625              	HAL_PWREx_EnablePVM1:
 1626              	.LFB148:
ARM GAS  /tmp/ccRjpXhz.s 			page 42


 746:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 747:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 748:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR3_ENULP)
 749:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 750:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable Ultra Low Power BORL, BORH and PVD for STOP2 and Standby modes.
 751:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  All the other modes are not affected by this bit.
 752:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 753:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 754:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableBORPVD_ULP(void)
 755:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 756:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR3, PWR_CR3_ENULP);
 757:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 758:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 759:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 760:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 761:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable Ultra Low Power BORL, BORH and PVD for STOP2 and Standby modes.
 762:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  All the other modes are not affected by this bit
 763:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 764:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 765:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisableBORPVD_ULP(void)
 766:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 767:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR3, PWR_CR3_ENULP);
 768:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 769:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR3_ENULP */
 770:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 771:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 772:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR4_EXT_SMPS_ON)
 773:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 774:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable the CFLDO working @ 0.95V.
 775:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When external SMPS is used & CFLDO operating in Range 2, the regulated voltage of the
 776:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        internal CFLDO can be reduced to 0.95V.
 777:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 778:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 779:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableExtSMPS_0V95(void)
 780:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 781:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR4, PWR_CR4_EXT_SMPS_ON);
 782:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 783:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 784:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 785:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable the CFLDO working @ 0.95V
 786:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Before SMPS is switched off, the regulated voltage of the
 787:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        internal CFLDO shall be set to 1.00V.
 788:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        1.00V. is also default operating Range 2 voltage.
 789:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 790:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 791:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisableExtSMPS_0V95(void)
 792:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 793:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR4, PWR_CR4_EXT_SMPS_ON);
 794:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 795:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR4_EXT_SMPS_ON */
 796:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 797:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 798:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR1_RRSTP)
 799:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 800:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable SRAM3 content retention in Stop 2 mode.
 801:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When RRSTP bit is set, SRAM3 is powered by the low-power regulator in
 802:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        Stop 2 mode and its content is kept.
ARM GAS  /tmp/ccRjpXhz.s 			page 43


 803:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 804:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 805:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableSRAM3ContentRetention(void)
 806:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 807:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR1, PWR_CR1_RRSTP);
 808:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 809:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 810:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 811:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 812:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable SRAM3 content retention in Stop 2 mode.
 813:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When RRSTP bit is reset, SRAM3 is powered off in Stop 2 mode
 814:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        and its content is lost.
 815:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 816:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 817:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisableSRAM3ContentRetention(void)
 818:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 819:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR1, PWR_CR1_RRSTP);
 820:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 821:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR1_RRSTP */
 822:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 823:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR3_DSIPDEN)
 824:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 825:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable pull-down activation on DSI pins.
 826:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 827:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 828:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableDSIPinsPDActivation(void)
 829:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 830:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR3, PWR_CR3_DSIPDEN);
 831:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 832:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 833:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 834:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 835:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable pull-down activation on DSI pins.
 836:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 837:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 838:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisableDSIPinsPDActivation(void)
 839:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 840:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR3, PWR_CR3_DSIPDEN);
 841:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 842:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR3_DSIPDEN */
 843:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 844:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_PVME1)
 845:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 846:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable the Power Voltage Monitoring 1: VDDUSB versus 1.2V.
 847:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 848:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 849:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnablePVM1(void)
 850:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1627              		.loc 1 850 1
 1628              		.cfi_startproc
 1629              		@ args = 0, pretend = 0, frame = 0
 1630              		@ frame_needed = 1, uses_anonymous_args = 0
 1631              		@ link register save eliminated.
 1632 0000 80B4     		push	{r7}
 1633              	.LCFI84:
 1634              		.cfi_def_cfa_offset 4
 1635              		.cfi_offset 7, -4
ARM GAS  /tmp/ccRjpXhz.s 			page 44


 1636 0002 00AF     		add	r7, sp, #0
 1637              	.LCFI85:
 1638              		.cfi_def_cfa_register 7
 851:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR2, PWR_PVM_1);
 1639              		.loc 1 851 3
 1640 0004 054B     		ldr	r3, .L115
 1641 0006 5B68     		ldr	r3, [r3, #4]
 1642 0008 044A     		ldr	r2, .L115
 1643 000a 43F01003 		orr	r3, r3, #16
 1644 000e 5360     		str	r3, [r2, #4]
 852:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1645              		.loc 1 852 1
 1646 0010 00BF     		nop
 1647 0012 BD46     		mov	sp, r7
 1648              	.LCFI86:
 1649              		.cfi_def_cfa_register 13
 1650              		@ sp needed
 1651 0014 5DF8047B 		ldr	r7, [sp], #4
 1652              	.LCFI87:
 1653              		.cfi_restore 7
 1654              		.cfi_def_cfa_offset 0
 1655 0018 7047     		bx	lr
 1656              	.L116:
 1657 001a 00BF     		.align	2
 1658              	.L115:
 1659 001c 00700040 		.word	1073770496
 1660              		.cfi_endproc
 1661              	.LFE148:
 1663              		.section	.text.HAL_PWREx_DisablePVM1,"ax",%progbits
 1664              		.align	1
 1665              		.global	HAL_PWREx_DisablePVM1
 1666              		.syntax unified
 1667              		.thumb
 1668              		.thumb_func
 1669              		.fpu fpv4-sp-d16
 1671              	HAL_PWREx_DisablePVM1:
 1672              	.LFB149:
 853:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 854:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 855:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable the Power Voltage Monitoring 1: VDDUSB versus 1.2V.
 856:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 857:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 858:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisablePVM1(void)
 859:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1673              		.loc 1 859 1
 1674              		.cfi_startproc
 1675              		@ args = 0, pretend = 0, frame = 0
 1676              		@ frame_needed = 1, uses_anonymous_args = 0
 1677              		@ link register save eliminated.
 1678 0000 80B4     		push	{r7}
 1679              	.LCFI88:
 1680              		.cfi_def_cfa_offset 4
 1681              		.cfi_offset 7, -4
 1682 0002 00AF     		add	r7, sp, #0
 1683              	.LCFI89:
 1684              		.cfi_def_cfa_register 7
 860:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR2, PWR_PVM_1);
ARM GAS  /tmp/ccRjpXhz.s 			page 45


 1685              		.loc 1 860 3
 1686 0004 054B     		ldr	r3, .L118
 1687 0006 5B68     		ldr	r3, [r3, #4]
 1688 0008 044A     		ldr	r2, .L118
 1689 000a 23F01003 		bic	r3, r3, #16
 1690 000e 5360     		str	r3, [r2, #4]
 861:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1691              		.loc 1 861 1
 1692 0010 00BF     		nop
 1693 0012 BD46     		mov	sp, r7
 1694              	.LCFI90:
 1695              		.cfi_def_cfa_register 13
 1696              		@ sp needed
 1697 0014 5DF8047B 		ldr	r7, [sp], #4
 1698              	.LCFI91:
 1699              		.cfi_restore 7
 1700              		.cfi_def_cfa_offset 0
 1701 0018 7047     		bx	lr
 1702              	.L119:
 1703 001a 00BF     		.align	2
 1704              	.L118:
 1705 001c 00700040 		.word	1073770496
 1706              		.cfi_endproc
 1707              	.LFE149:
 1709              		.section	.text.HAL_PWREx_EnablePVM2,"ax",%progbits
 1710              		.align	1
 1711              		.global	HAL_PWREx_EnablePVM2
 1712              		.syntax unified
 1713              		.thumb
 1714              		.thumb_func
 1715              		.fpu fpv4-sp-d16
 1717              	HAL_PWREx_EnablePVM2:
 1718              	.LFB150:
 862:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME1 */
 863:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 864:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 865:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_PVME2)
 866:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 867:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable the Power Voltage Monitoring 2: VDDIO2 versus 0.9V.
 868:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 869:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 870:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnablePVM2(void)
 871:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1719              		.loc 1 871 1
 1720              		.cfi_startproc
 1721              		@ args = 0, pretend = 0, frame = 0
 1722              		@ frame_needed = 1, uses_anonymous_args = 0
 1723              		@ link register save eliminated.
 1724 0000 80B4     		push	{r7}
 1725              	.LCFI92:
 1726              		.cfi_def_cfa_offset 4
 1727              		.cfi_offset 7, -4
 1728 0002 00AF     		add	r7, sp, #0
 1729              	.LCFI93:
 1730              		.cfi_def_cfa_register 7
 872:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR2, PWR_PVM_2);
 1731              		.loc 1 872 3
ARM GAS  /tmp/ccRjpXhz.s 			page 46


 1732 0004 054B     		ldr	r3, .L121
 1733 0006 5B68     		ldr	r3, [r3, #4]
 1734 0008 044A     		ldr	r2, .L121
 1735 000a 43F02003 		orr	r3, r3, #32
 1736 000e 5360     		str	r3, [r2, #4]
 873:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1737              		.loc 1 873 1
 1738 0010 00BF     		nop
 1739 0012 BD46     		mov	sp, r7
 1740              	.LCFI94:
 1741              		.cfi_def_cfa_register 13
 1742              		@ sp needed
 1743 0014 5DF8047B 		ldr	r7, [sp], #4
 1744              	.LCFI95:
 1745              		.cfi_restore 7
 1746              		.cfi_def_cfa_offset 0
 1747 0018 7047     		bx	lr
 1748              	.L122:
 1749 001a 00BF     		.align	2
 1750              	.L121:
 1751 001c 00700040 		.word	1073770496
 1752              		.cfi_endproc
 1753              	.LFE150:
 1755              		.section	.text.HAL_PWREx_DisablePVM2,"ax",%progbits
 1756              		.align	1
 1757              		.global	HAL_PWREx_DisablePVM2
 1758              		.syntax unified
 1759              		.thumb
 1760              		.thumb_func
 1761              		.fpu fpv4-sp-d16
 1763              	HAL_PWREx_DisablePVM2:
 1764              	.LFB151:
 874:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 875:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 876:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable the Power Voltage Monitoring 2: VDDIO2 versus 0.9V.
 877:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 878:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 879:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisablePVM2(void)
 880:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1765              		.loc 1 880 1
 1766              		.cfi_startproc
 1767              		@ args = 0, pretend = 0, frame = 0
 1768              		@ frame_needed = 1, uses_anonymous_args = 0
 1769              		@ link register save eliminated.
 1770 0000 80B4     		push	{r7}
 1771              	.LCFI96:
 1772              		.cfi_def_cfa_offset 4
 1773              		.cfi_offset 7, -4
 1774 0002 00AF     		add	r7, sp, #0
 1775              	.LCFI97:
 1776              		.cfi_def_cfa_register 7
 881:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR2, PWR_PVM_2);
 1777              		.loc 1 881 3
 1778 0004 054B     		ldr	r3, .L124
 1779 0006 5B68     		ldr	r3, [r3, #4]
 1780 0008 044A     		ldr	r2, .L124
 1781 000a 23F02003 		bic	r3, r3, #32
ARM GAS  /tmp/ccRjpXhz.s 			page 47


 1782 000e 5360     		str	r3, [r2, #4]
 882:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1783              		.loc 1 882 1
 1784 0010 00BF     		nop
 1785 0012 BD46     		mov	sp, r7
 1786              	.LCFI98:
 1787              		.cfi_def_cfa_register 13
 1788              		@ sp needed
 1789 0014 5DF8047B 		ldr	r7, [sp], #4
 1790              	.LCFI99:
 1791              		.cfi_restore 7
 1792              		.cfi_def_cfa_offset 0
 1793 0018 7047     		bx	lr
 1794              	.L125:
 1795 001a 00BF     		.align	2
 1796              	.L124:
 1797 001c 00700040 		.word	1073770496
 1798              		.cfi_endproc
 1799              	.LFE151:
 1801              		.section	.text.HAL_PWREx_EnablePVM3,"ax",%progbits
 1802              		.align	1
 1803              		.global	HAL_PWREx_EnablePVM3
 1804              		.syntax unified
 1805              		.thumb
 1806              		.thumb_func
 1807              		.fpu fpv4-sp-d16
 1809              	HAL_PWREx_EnablePVM3:
 1810              	.LFB152:
 883:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME2 */
 884:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 885:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 886:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 887:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable the Power Voltage Monitoring 3: VDDA versus 1.62V.
 888:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 889:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 890:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnablePVM3(void)
 891:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1811              		.loc 1 891 1
 1812              		.cfi_startproc
 1813              		@ args = 0, pretend = 0, frame = 0
 1814              		@ frame_needed = 1, uses_anonymous_args = 0
 1815              		@ link register save eliminated.
 1816 0000 80B4     		push	{r7}
 1817              	.LCFI100:
 1818              		.cfi_def_cfa_offset 4
 1819              		.cfi_offset 7, -4
 1820 0002 00AF     		add	r7, sp, #0
 1821              	.LCFI101:
 1822              		.cfi_def_cfa_register 7
 892:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR2, PWR_PVM_3);
 1823              		.loc 1 892 3
 1824 0004 054B     		ldr	r3, .L127
 1825 0006 5B68     		ldr	r3, [r3, #4]
 1826 0008 044A     		ldr	r2, .L127
 1827 000a 43F04003 		orr	r3, r3, #64
 1828 000e 5360     		str	r3, [r2, #4]
 893:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
ARM GAS  /tmp/ccRjpXhz.s 			page 48


 1829              		.loc 1 893 1
 1830 0010 00BF     		nop
 1831 0012 BD46     		mov	sp, r7
 1832              	.LCFI102:
 1833              		.cfi_def_cfa_register 13
 1834              		@ sp needed
 1835 0014 5DF8047B 		ldr	r7, [sp], #4
 1836              	.LCFI103:
 1837              		.cfi_restore 7
 1838              		.cfi_def_cfa_offset 0
 1839 0018 7047     		bx	lr
 1840              	.L128:
 1841 001a 00BF     		.align	2
 1842              	.L127:
 1843 001c 00700040 		.word	1073770496
 1844              		.cfi_endproc
 1845              	.LFE152:
 1847              		.section	.text.HAL_PWREx_DisablePVM3,"ax",%progbits
 1848              		.align	1
 1849              		.global	HAL_PWREx_DisablePVM3
 1850              		.syntax unified
 1851              		.thumb
 1852              		.thumb_func
 1853              		.fpu fpv4-sp-d16
 1855              	HAL_PWREx_DisablePVM3:
 1856              	.LFB153:
 894:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 895:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 896:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable the Power Voltage Monitoring 3: VDDA versus 1.62V.
 897:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 898:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 899:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisablePVM3(void)
 900:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1857              		.loc 1 900 1
 1858              		.cfi_startproc
 1859              		@ args = 0, pretend = 0, frame = 0
 1860              		@ frame_needed = 1, uses_anonymous_args = 0
 1861              		@ link register save eliminated.
 1862 0000 80B4     		push	{r7}
 1863              	.LCFI104:
 1864              		.cfi_def_cfa_offset 4
 1865              		.cfi_offset 7, -4
 1866 0002 00AF     		add	r7, sp, #0
 1867              	.LCFI105:
 1868              		.cfi_def_cfa_register 7
 901:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR2, PWR_PVM_3);
 1869              		.loc 1 901 3
 1870 0004 054B     		ldr	r3, .L130
 1871 0006 5B68     		ldr	r3, [r3, #4]
 1872 0008 044A     		ldr	r2, .L130
 1873 000a 23F04003 		bic	r3, r3, #64
 1874 000e 5360     		str	r3, [r2, #4]
 902:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1875              		.loc 1 902 1
 1876 0010 00BF     		nop
 1877 0012 BD46     		mov	sp, r7
 1878              	.LCFI106:
ARM GAS  /tmp/ccRjpXhz.s 			page 49


 1879              		.cfi_def_cfa_register 13
 1880              		@ sp needed
 1881 0014 5DF8047B 		ldr	r7, [sp], #4
 1882              	.LCFI107:
 1883              		.cfi_restore 7
 1884              		.cfi_def_cfa_offset 0
 1885 0018 7047     		bx	lr
 1886              	.L131:
 1887 001a 00BF     		.align	2
 1888              	.L130:
 1889 001c 00700040 		.word	1073770496
 1890              		.cfi_endproc
 1891              	.LFE153:
 1893              		.section	.text.HAL_PWREx_EnablePVM4,"ax",%progbits
 1894              		.align	1
 1895              		.global	HAL_PWREx_EnablePVM4
 1896              		.syntax unified
 1897              		.thumb
 1898              		.thumb_func
 1899              		.fpu fpv4-sp-d16
 1901              	HAL_PWREx_EnablePVM4:
 1902              	.LFB154:
 903:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 904:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 905:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 906:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable the Power Voltage Monitoring 4:  VDDA versus 2.2V.
 907:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 908:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 909:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnablePVM4(void)
 910:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1903              		.loc 1 910 1
 1904              		.cfi_startproc
 1905              		@ args = 0, pretend = 0, frame = 0
 1906              		@ frame_needed = 1, uses_anonymous_args = 0
 1907              		@ link register save eliminated.
 1908 0000 80B4     		push	{r7}
 1909              	.LCFI108:
 1910              		.cfi_def_cfa_offset 4
 1911              		.cfi_offset 7, -4
 1912 0002 00AF     		add	r7, sp, #0
 1913              	.LCFI109:
 1914              		.cfi_def_cfa_register 7
 911:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR2, PWR_PVM_4);
 1915              		.loc 1 911 3
 1916 0004 054B     		ldr	r3, .L133
 1917 0006 5B68     		ldr	r3, [r3, #4]
 1918 0008 044A     		ldr	r2, .L133
 1919 000a 43F08003 		orr	r3, r3, #128
 1920 000e 5360     		str	r3, [r2, #4]
 912:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1921              		.loc 1 912 1
 1922 0010 00BF     		nop
 1923 0012 BD46     		mov	sp, r7
 1924              	.LCFI110:
 1925              		.cfi_def_cfa_register 13
 1926              		@ sp needed
 1927 0014 5DF8047B 		ldr	r7, [sp], #4
ARM GAS  /tmp/ccRjpXhz.s 			page 50


 1928              	.LCFI111:
 1929              		.cfi_restore 7
 1930              		.cfi_def_cfa_offset 0
 1931 0018 7047     		bx	lr
 1932              	.L134:
 1933 001a 00BF     		.align	2
 1934              	.L133:
 1935 001c 00700040 		.word	1073770496
 1936              		.cfi_endproc
 1937              	.LFE154:
 1939              		.section	.text.HAL_PWREx_DisablePVM4,"ax",%progbits
 1940              		.align	1
 1941              		.global	HAL_PWREx_DisablePVM4
 1942              		.syntax unified
 1943              		.thumb
 1944              		.thumb_func
 1945              		.fpu fpv4-sp-d16
 1947              	HAL_PWREx_DisablePVM4:
 1948              	.LFB155:
 913:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 914:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 915:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable the Power Voltage Monitoring 4:  VDDA versus 2.2V.
 916:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 917:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 918:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisablePVM4(void)
 919:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1949              		.loc 1 919 1
 1950              		.cfi_startproc
 1951              		@ args = 0, pretend = 0, frame = 0
 1952              		@ frame_needed = 1, uses_anonymous_args = 0
 1953              		@ link register save eliminated.
 1954 0000 80B4     		push	{r7}
 1955              	.LCFI112:
 1956              		.cfi_def_cfa_offset 4
 1957              		.cfi_offset 7, -4
 1958 0002 00AF     		add	r7, sp, #0
 1959              	.LCFI113:
 1960              		.cfi_def_cfa_register 7
 920:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR2, PWR_PVM_4);
 1961              		.loc 1 920 3
 1962 0004 054B     		ldr	r3, .L136
 1963 0006 5B68     		ldr	r3, [r3, #4]
 1964 0008 044A     		ldr	r2, .L136
 1965 000a 23F08003 		bic	r3, r3, #128
 1966 000e 5360     		str	r3, [r2, #4]
 921:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1967              		.loc 1 921 1
 1968 0010 00BF     		nop
 1969 0012 BD46     		mov	sp, r7
 1970              	.LCFI114:
 1971              		.cfi_def_cfa_register 13
 1972              		@ sp needed
 1973 0014 5DF8047B 		ldr	r7, [sp], #4
 1974              	.LCFI115:
 1975              		.cfi_restore 7
 1976              		.cfi_def_cfa_offset 0
 1977 0018 7047     		bx	lr
ARM GAS  /tmp/ccRjpXhz.s 			page 51


 1978              	.L137:
 1979 001a 00BF     		.align	2
 1980              	.L136:
 1981 001c 00700040 		.word	1073770496
 1982              		.cfi_endproc
 1983              	.LFE155:
 1985              		.section	.text.HAL_PWREx_ConfigPVM,"ax",%progbits
 1986              		.align	1
 1987              		.global	HAL_PWREx_ConfigPVM
 1988              		.syntax unified
 1989              		.thumb
 1990              		.thumb_func
 1991              		.fpu fpv4-sp-d16
 1993              	HAL_PWREx_ConfigPVM:
 1994              	.LFB156:
 922:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 923:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 924:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 925:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 926:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 927:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Configure the Peripheral Voltage Monitoring (PVM).
 928:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param sConfigPVM: pointer to a PWR_PVMTypeDef structure that contains the
 929:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        PVM configuration information.
 930:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note The API configures a single PVM according to the information contained
 931:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *       in the input structure. To configure several PVMs, the API must be singly
 932:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *       called for each PVM used.
 933:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note Refer to the electrical characteristics of your device datasheet for
 934:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         more details about the voltage thresholds corresponding to each
 935:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         detection level and to each monitored supply.
 936:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval HAL status
 937:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 938:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** HAL_StatusTypeDef HAL_PWREx_ConfigPVM(PWR_PVMTypeDef *sConfigPVM)
 939:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1995              		.loc 1 939 1
 1996              		.cfi_startproc
 1997              		@ args = 0, pretend = 0, frame = 16
 1998              		@ frame_needed = 1, uses_anonymous_args = 0
 1999              		@ link register save eliminated.
 2000 0000 80B4     		push	{r7}
 2001              	.LCFI116:
 2002              		.cfi_def_cfa_offset 4
 2003              		.cfi_offset 7, -4
 2004 0002 85B0     		sub	sp, sp, #20
 2005              	.LCFI117:
 2006              		.cfi_def_cfa_offset 24
 2007 0004 00AF     		add	r7, sp, #0
 2008              	.LCFI118:
 2009              		.cfi_def_cfa_register 7
 2010 0006 7860     		str	r0, [r7, #4]
 940:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 2011              		.loc 1 940 21
 2012 0008 0023     		movs	r3, #0
 2013 000a FB73     		strb	r3, [r7, #15]
 941:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 942:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Check the parameters */
 943:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_PVM_TYPE(sConfigPVM->PVMType));
 944:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_PVM_MODE(sConfigPVM->Mode));
ARM GAS  /tmp/ccRjpXhz.s 			page 52


 945:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 946:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 947:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Configure EXTI 35 to 38 interrupts if so required:
 948:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****      scan thru PVMType to detect which PVMx is set and
 949:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****      configure the corresponding EXTI line accordingly. */
 950:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   switch (sConfigPVM->PVMType)
 2014              		.loc 1 950 21
 2015 000c 7B68     		ldr	r3, [r7, #4]
 2016 000e 1B68     		ldr	r3, [r3]
 2017              		.loc 1 950 3
 2018 0010 202B     		cmp	r3, #32
 2019 0012 55D0     		beq	.L139
 2020 0014 202B     		cmp	r3, #32
 2021 0016 02D8     		bhi	.L140
 2022 0018 102B     		cmp	r3, #16
 2023 001a 07D0     		beq	.L141
 2024 001c 2CE1     		b	.L142
 2025              	.L140:
 2026 001e 402B     		cmp	r3, #64
 2027 0020 00F09880 		beq	.L143
 2028 0024 802B     		cmp	r3, #128
 2029 0026 00F0DE80 		beq	.L144
 2030 002a 25E1     		b	.L142
 2031              	.L141:
 951:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 952:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_PVME1)
 953:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_PVM_1:
 954:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Clear any previous config. Keep it clear if no event or IT mode is selected */
 955:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM1_EXTI_DISABLE_EVENT();
 2032              		.loc 1 955 7
 2033 002c 9B4B     		ldr	r3, .L167
 2034 002e 5B6A     		ldr	r3, [r3, #36]
 2035 0030 9A4A     		ldr	r2, .L167
 2036 0032 23F00803 		bic	r3, r3, #8
 2037 0036 5362     		str	r3, [r2, #36]
 956:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM1_EXTI_DISABLE_IT();
 2038              		.loc 1 956 7
 2039 0038 984B     		ldr	r3, .L167
 2040 003a 1B6A     		ldr	r3, [r3, #32]
 2041 003c 974A     		ldr	r2, .L167
 2042 003e 23F00803 		bic	r3, r3, #8
 2043 0042 1362     		str	r3, [r2, #32]
 957:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM1_EXTI_DISABLE_FALLING_EDGE();
 2044              		.loc 1 957 7
 2045 0044 954B     		ldr	r3, .L167
 2046 0046 DB6A     		ldr	r3, [r3, #44]
 2047 0048 944A     		ldr	r2, .L167
 2048 004a 23F00803 		bic	r3, r3, #8
 2049 004e D362     		str	r3, [r2, #44]
 958:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM1_EXTI_DISABLE_RISING_EDGE();
 2050              		.loc 1 958 7
 2051 0050 924B     		ldr	r3, .L167
 2052 0052 9B6A     		ldr	r3, [r3, #40]
 2053 0054 914A     		ldr	r2, .L167
 2054 0056 23F00803 		bic	r3, r3, #8
 2055 005a 9362     		str	r3, [r2, #40]
 959:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
ARM GAS  /tmp/ccRjpXhz.s 			page 53


 960:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure interrupt mode */
 961:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_MODE_IT) == PVM_MODE_IT)
 2056              		.loc 1 961 21
 2057 005c 7B68     		ldr	r3, [r7, #4]
 2058 005e 5B68     		ldr	r3, [r3, #4]
 2059              		.loc 1 961 28
 2060 0060 03F48033 		and	r3, r3, #65536
 2061              		.loc 1 961 9
 2062 0064 002B     		cmp	r3, #0
 2063 0066 05D0     		beq	.L145
 962:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 963:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM1_EXTI_ENABLE_IT();
 2064              		.loc 1 963 9
 2065 0068 8C4B     		ldr	r3, .L167
 2066 006a 1B6A     		ldr	r3, [r3, #32]
 2067 006c 8B4A     		ldr	r2, .L167
 2068 006e 43F00803 		orr	r3, r3, #8
 2069 0072 1362     		str	r3, [r2, #32]
 2070              	.L145:
 964:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 965:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 966:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure event mode */
 967:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_MODE_EVT) == PVM_MODE_EVT)
 2071              		.loc 1 967 21
 2072 0074 7B68     		ldr	r3, [r7, #4]
 2073 0076 5B68     		ldr	r3, [r3, #4]
 2074              		.loc 1 967 28
 2075 0078 03F40033 		and	r3, r3, #131072
 2076              		.loc 1 967 9
 2077 007c 002B     		cmp	r3, #0
 2078 007e 05D0     		beq	.L146
 968:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 969:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM1_EXTI_ENABLE_EVENT();
 2079              		.loc 1 969 9
 2080 0080 864B     		ldr	r3, .L167
 2081 0082 5B6A     		ldr	r3, [r3, #36]
 2082 0084 854A     		ldr	r2, .L167
 2083 0086 43F00803 		orr	r3, r3, #8
 2084 008a 5362     		str	r3, [r2, #36]
 2085              	.L146:
 970:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 971:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 972:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure the edge */
 973:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_RISING_EDGE) == PVM_RISING_EDGE)
 2086              		.loc 1 973 21
 2087 008c 7B68     		ldr	r3, [r7, #4]
 2088 008e 5B68     		ldr	r3, [r3, #4]
 2089              		.loc 1 973 28
 2090 0090 03F00103 		and	r3, r3, #1
 2091              		.loc 1 973 9
 2092 0094 002B     		cmp	r3, #0
 2093 0096 05D0     		beq	.L147
 974:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 975:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM1_EXTI_ENABLE_RISING_EDGE();
 2094              		.loc 1 975 9
 2095 0098 804B     		ldr	r3, .L167
 2096 009a 9B6A     		ldr	r3, [r3, #40]
ARM GAS  /tmp/ccRjpXhz.s 			page 54


 2097 009c 7F4A     		ldr	r2, .L167
 2098 009e 43F00803 		orr	r3, r3, #8
 2099 00a2 9362     		str	r3, [r2, #40]
 2100              	.L147:
 976:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 977:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 978:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_FALLING_EDGE) == PVM_FALLING_EDGE)
 2101              		.loc 1 978 21
 2102 00a4 7B68     		ldr	r3, [r7, #4]
 2103 00a6 5B68     		ldr	r3, [r3, #4]
 2104              		.loc 1 978 28
 2105 00a8 03F00203 		and	r3, r3, #2
 2106              		.loc 1 978 9
 2107 00ac 002B     		cmp	r3, #0
 2108 00ae 00F0E680 		beq	.L163
 979:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 980:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM1_EXTI_ENABLE_FALLING_EDGE();
 2109              		.loc 1 980 9
 2110 00b2 7A4B     		ldr	r3, .L167
 2111 00b4 DB6A     		ldr	r3, [r3, #44]
 2112 00b6 794A     		ldr	r2, .L167
 2113 00b8 43F00803 		orr	r3, r3, #8
 2114 00bc D362     		str	r3, [r2, #44]
 981:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 982:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       break;
 2115              		.loc 1 982 7
 2116 00be DEE0     		b	.L163
 2117              	.L139:
 983:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME1 */
 984:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 985:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_PVME2)
 986:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_PVM_2:
 987:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Clear any previous config. Keep it clear if no event or IT mode is selected */
 988:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM2_EXTI_DISABLE_EVENT();
 2118              		.loc 1 988 7
 2119 00c0 764B     		ldr	r3, .L167
 2120 00c2 5B6A     		ldr	r3, [r3, #36]
 2121 00c4 754A     		ldr	r2, .L167
 2122 00c6 23F01003 		bic	r3, r3, #16
 2123 00ca 5362     		str	r3, [r2, #36]
 989:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM2_EXTI_DISABLE_IT();
 2124              		.loc 1 989 7
 2125 00cc 734B     		ldr	r3, .L167
 2126 00ce 1B6A     		ldr	r3, [r3, #32]
 2127 00d0 724A     		ldr	r2, .L167
 2128 00d2 23F01003 		bic	r3, r3, #16
 2129 00d6 1362     		str	r3, [r2, #32]
 990:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM2_EXTI_DISABLE_FALLING_EDGE();
 2130              		.loc 1 990 7
 2131 00d8 704B     		ldr	r3, .L167
 2132 00da DB6A     		ldr	r3, [r3, #44]
 2133 00dc 6F4A     		ldr	r2, .L167
 2134 00de 23F01003 		bic	r3, r3, #16
 2135 00e2 D362     		str	r3, [r2, #44]
 991:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM2_EXTI_DISABLE_RISING_EDGE();
 2136              		.loc 1 991 7
 2137 00e4 6D4B     		ldr	r3, .L167
ARM GAS  /tmp/ccRjpXhz.s 			page 55


 2138 00e6 9B6A     		ldr	r3, [r3, #40]
 2139 00e8 6C4A     		ldr	r2, .L167
 2140 00ea 23F01003 		bic	r3, r3, #16
 2141 00ee 9362     		str	r3, [r2, #40]
 992:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 993:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure interrupt mode */
 994:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_MODE_IT) == PVM_MODE_IT)
 2142              		.loc 1 994 21
 2143 00f0 7B68     		ldr	r3, [r7, #4]
 2144 00f2 5B68     		ldr	r3, [r3, #4]
 2145              		.loc 1 994 28
 2146 00f4 03F48033 		and	r3, r3, #65536
 2147              		.loc 1 994 9
 2148 00f8 002B     		cmp	r3, #0
 2149 00fa 05D0     		beq	.L150
 995:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 996:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM2_EXTI_ENABLE_IT();
 2150              		.loc 1 996 9
 2151 00fc 674B     		ldr	r3, .L167
 2152 00fe 1B6A     		ldr	r3, [r3, #32]
 2153 0100 664A     		ldr	r2, .L167
 2154 0102 43F01003 		orr	r3, r3, #16
 2155 0106 1362     		str	r3, [r2, #32]
 2156              	.L150:
 997:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 998:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 999:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure event mode */
1000:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_MODE_EVT) == PVM_MODE_EVT)
 2157              		.loc 1 1000 21
 2158 0108 7B68     		ldr	r3, [r7, #4]
 2159 010a 5B68     		ldr	r3, [r3, #4]
 2160              		.loc 1 1000 28
 2161 010c 03F40033 		and	r3, r3, #131072
 2162              		.loc 1 1000 9
 2163 0110 002B     		cmp	r3, #0
 2164 0112 05D0     		beq	.L151
1001:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1002:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM2_EXTI_ENABLE_EVENT();
 2165              		.loc 1 1002 9
 2166 0114 614B     		ldr	r3, .L167
 2167 0116 5B6A     		ldr	r3, [r3, #36]
 2168 0118 604A     		ldr	r2, .L167
 2169 011a 43F01003 		orr	r3, r3, #16
 2170 011e 5362     		str	r3, [r2, #36]
 2171              	.L151:
1003:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1004:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1005:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure the edge */
1006:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_RISING_EDGE) == PVM_RISING_EDGE)
 2172              		.loc 1 1006 21
 2173 0120 7B68     		ldr	r3, [r7, #4]
 2174 0122 5B68     		ldr	r3, [r3, #4]
 2175              		.loc 1 1006 28
 2176 0124 03F00103 		and	r3, r3, #1
 2177              		.loc 1 1006 9
 2178 0128 002B     		cmp	r3, #0
 2179 012a 05D0     		beq	.L152
ARM GAS  /tmp/ccRjpXhz.s 			page 56


1007:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1008:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM2_EXTI_ENABLE_RISING_EDGE();
 2180              		.loc 1 1008 9
 2181 012c 5B4B     		ldr	r3, .L167
 2182 012e 9B6A     		ldr	r3, [r3, #40]
 2183 0130 5A4A     		ldr	r2, .L167
 2184 0132 43F01003 		orr	r3, r3, #16
 2185 0136 9362     		str	r3, [r2, #40]
 2186              	.L152:
1009:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1010:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1011:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_FALLING_EDGE) == PVM_FALLING_EDGE)
 2187              		.loc 1 1011 21
 2188 0138 7B68     		ldr	r3, [r7, #4]
 2189 013a 5B68     		ldr	r3, [r3, #4]
 2190              		.loc 1 1011 28
 2191 013c 03F00203 		and	r3, r3, #2
 2192              		.loc 1 1011 9
 2193 0140 002B     		cmp	r3, #0
 2194 0142 00F09E80 		beq	.L164
1012:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1013:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM2_EXTI_ENABLE_FALLING_EDGE();
 2195              		.loc 1 1013 9
 2196 0146 554B     		ldr	r3, .L167
 2197 0148 DB6A     		ldr	r3, [r3, #44]
 2198 014a 544A     		ldr	r2, .L167
 2199 014c 43F01003 		orr	r3, r3, #16
 2200 0150 D362     		str	r3, [r2, #44]
1014:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1015:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       break;
 2201              		.loc 1 1015 7
 2202 0152 96E0     		b	.L164
 2203              	.L143:
1016:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME2 */
1017:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1018:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_PVM_3:
1019:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Clear any previous config. Keep it clear if no event or IT mode is selected */
1020:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM3_EXTI_DISABLE_EVENT();
 2204              		.loc 1 1020 7
 2205 0154 514B     		ldr	r3, .L167
 2206 0156 5B6A     		ldr	r3, [r3, #36]
 2207 0158 504A     		ldr	r2, .L167
 2208 015a 23F02003 		bic	r3, r3, #32
 2209 015e 5362     		str	r3, [r2, #36]
1021:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM3_EXTI_DISABLE_IT();
 2210              		.loc 1 1021 7
 2211 0160 4E4B     		ldr	r3, .L167
 2212 0162 1B6A     		ldr	r3, [r3, #32]
 2213 0164 4D4A     		ldr	r2, .L167
 2214 0166 23F02003 		bic	r3, r3, #32
 2215 016a 1362     		str	r3, [r2, #32]
1022:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM3_EXTI_DISABLE_FALLING_EDGE();
 2216              		.loc 1 1022 7
 2217 016c 4B4B     		ldr	r3, .L167
 2218 016e DB6A     		ldr	r3, [r3, #44]
 2219 0170 4A4A     		ldr	r2, .L167
 2220 0172 23F02003 		bic	r3, r3, #32
ARM GAS  /tmp/ccRjpXhz.s 			page 57


 2221 0176 D362     		str	r3, [r2, #44]
1023:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM3_EXTI_DISABLE_RISING_EDGE();
 2222              		.loc 1 1023 7
 2223 0178 484B     		ldr	r3, .L167
 2224 017a 9B6A     		ldr	r3, [r3, #40]
 2225 017c 474A     		ldr	r2, .L167
 2226 017e 23F02003 		bic	r3, r3, #32
 2227 0182 9362     		str	r3, [r2, #40]
1024:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1025:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure interrupt mode */
1026:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_MODE_IT) == PVM_MODE_IT)
 2228              		.loc 1 1026 21
 2229 0184 7B68     		ldr	r3, [r7, #4]
 2230 0186 5B68     		ldr	r3, [r3, #4]
 2231              		.loc 1 1026 28
 2232 0188 03F48033 		and	r3, r3, #65536
 2233              		.loc 1 1026 9
 2234 018c 002B     		cmp	r3, #0
 2235 018e 05D0     		beq	.L154
1027:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1028:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM3_EXTI_ENABLE_IT();
 2236              		.loc 1 1028 9
 2237 0190 424B     		ldr	r3, .L167
 2238 0192 1B6A     		ldr	r3, [r3, #32]
 2239 0194 414A     		ldr	r2, .L167
 2240 0196 43F02003 		orr	r3, r3, #32
 2241 019a 1362     		str	r3, [r2, #32]
 2242              	.L154:
1029:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1030:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1031:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure event mode */
1032:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_MODE_EVT) == PVM_MODE_EVT)
 2243              		.loc 1 1032 21
 2244 019c 7B68     		ldr	r3, [r7, #4]
 2245 019e 5B68     		ldr	r3, [r3, #4]
 2246              		.loc 1 1032 28
 2247 01a0 03F40033 		and	r3, r3, #131072
 2248              		.loc 1 1032 9
 2249 01a4 002B     		cmp	r3, #0
 2250 01a6 05D0     		beq	.L155
1033:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1034:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM3_EXTI_ENABLE_EVENT();
 2251              		.loc 1 1034 9
 2252 01a8 3C4B     		ldr	r3, .L167
 2253 01aa 5B6A     		ldr	r3, [r3, #36]
 2254 01ac 3B4A     		ldr	r2, .L167
 2255 01ae 43F02003 		orr	r3, r3, #32
 2256 01b2 5362     		str	r3, [r2, #36]
 2257              	.L155:
1035:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1036:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1037:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure the edge */
1038:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_RISING_EDGE) == PVM_RISING_EDGE)
 2258              		.loc 1 1038 21
 2259 01b4 7B68     		ldr	r3, [r7, #4]
 2260 01b6 5B68     		ldr	r3, [r3, #4]
 2261              		.loc 1 1038 28
ARM GAS  /tmp/ccRjpXhz.s 			page 58


 2262 01b8 03F00103 		and	r3, r3, #1
 2263              		.loc 1 1038 9
 2264 01bc 002B     		cmp	r3, #0
 2265 01be 05D0     		beq	.L156
1039:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1040:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM3_EXTI_ENABLE_RISING_EDGE();
 2266              		.loc 1 1040 9
 2267 01c0 364B     		ldr	r3, .L167
 2268 01c2 9B6A     		ldr	r3, [r3, #40]
 2269 01c4 354A     		ldr	r2, .L167
 2270 01c6 43F02003 		orr	r3, r3, #32
 2271 01ca 9362     		str	r3, [r2, #40]
 2272              	.L156:
1041:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1042:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1043:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_FALLING_EDGE) == PVM_FALLING_EDGE)
 2273              		.loc 1 1043 21
 2274 01cc 7B68     		ldr	r3, [r7, #4]
 2275 01ce 5B68     		ldr	r3, [r3, #4]
 2276              		.loc 1 1043 28
 2277 01d0 03F00203 		and	r3, r3, #2
 2278              		.loc 1 1043 9
 2279 01d4 002B     		cmp	r3, #0
 2280 01d6 56D0     		beq	.L165
1044:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1045:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM3_EXTI_ENABLE_FALLING_EDGE();
 2281              		.loc 1 1045 9
 2282 01d8 304B     		ldr	r3, .L167
 2283 01da DB6A     		ldr	r3, [r3, #44]
 2284 01dc 2F4A     		ldr	r2, .L167
 2285 01de 43F02003 		orr	r3, r3, #32
 2286 01e2 D362     		str	r3, [r2, #44]
1046:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1047:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       break;
 2287              		.loc 1 1047 7
 2288 01e4 4FE0     		b	.L165
 2289              	.L144:
1048:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1049:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_PVM_4:
1050:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Clear any previous config. Keep it clear if no event or IT mode is selected */
1051:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM4_EXTI_DISABLE_EVENT();
 2290              		.loc 1 1051 7
 2291 01e6 2D4B     		ldr	r3, .L167
 2292 01e8 5B6A     		ldr	r3, [r3, #36]
 2293 01ea 2C4A     		ldr	r2, .L167
 2294 01ec 23F04003 		bic	r3, r3, #64
 2295 01f0 5362     		str	r3, [r2, #36]
1052:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM4_EXTI_DISABLE_IT();
 2296              		.loc 1 1052 7
 2297 01f2 2A4B     		ldr	r3, .L167
 2298 01f4 1B6A     		ldr	r3, [r3, #32]
 2299 01f6 294A     		ldr	r2, .L167
 2300 01f8 23F04003 		bic	r3, r3, #64
 2301 01fc 1362     		str	r3, [r2, #32]
1053:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM4_EXTI_DISABLE_FALLING_EDGE();
 2302              		.loc 1 1053 7
 2303 01fe 274B     		ldr	r3, .L167
ARM GAS  /tmp/ccRjpXhz.s 			page 59


 2304 0200 DB6A     		ldr	r3, [r3, #44]
 2305 0202 264A     		ldr	r2, .L167
 2306 0204 23F04003 		bic	r3, r3, #64
 2307 0208 D362     		str	r3, [r2, #44]
1054:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM4_EXTI_DISABLE_RISING_EDGE();
 2308              		.loc 1 1054 7
 2309 020a 244B     		ldr	r3, .L167
 2310 020c 9B6A     		ldr	r3, [r3, #40]
 2311 020e 234A     		ldr	r2, .L167
 2312 0210 23F04003 		bic	r3, r3, #64
 2313 0214 9362     		str	r3, [r2, #40]
1055:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1056:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure interrupt mode */
1057:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_MODE_IT) == PVM_MODE_IT)
 2314              		.loc 1 1057 21
 2315 0216 7B68     		ldr	r3, [r7, #4]
 2316 0218 5B68     		ldr	r3, [r3, #4]
 2317              		.loc 1 1057 28
 2318 021a 03F48033 		and	r3, r3, #65536
 2319              		.loc 1 1057 9
 2320 021e 002B     		cmp	r3, #0
 2321 0220 05D0     		beq	.L158
1058:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1059:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM4_EXTI_ENABLE_IT();
 2322              		.loc 1 1059 9
 2323 0222 1E4B     		ldr	r3, .L167
 2324 0224 1B6A     		ldr	r3, [r3, #32]
 2325 0226 1D4A     		ldr	r2, .L167
 2326 0228 43F04003 		orr	r3, r3, #64
 2327 022c 1362     		str	r3, [r2, #32]
 2328              	.L158:
1060:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1061:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1062:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure event mode */
1063:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_MODE_EVT) == PVM_MODE_EVT)
 2329              		.loc 1 1063 21
 2330 022e 7B68     		ldr	r3, [r7, #4]
 2331 0230 5B68     		ldr	r3, [r3, #4]
 2332              		.loc 1 1063 28
 2333 0232 03F40033 		and	r3, r3, #131072
 2334              		.loc 1 1063 9
 2335 0236 002B     		cmp	r3, #0
 2336 0238 05D0     		beq	.L159
1064:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1065:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM4_EXTI_ENABLE_EVENT();
 2337              		.loc 1 1065 9
 2338 023a 184B     		ldr	r3, .L167
 2339 023c 5B6A     		ldr	r3, [r3, #36]
 2340 023e 174A     		ldr	r2, .L167
 2341 0240 43F04003 		orr	r3, r3, #64
 2342 0244 5362     		str	r3, [r2, #36]
 2343              	.L159:
1066:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1067:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1068:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure the edge */
1069:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_RISING_EDGE) == PVM_RISING_EDGE)
 2344              		.loc 1 1069 21
ARM GAS  /tmp/ccRjpXhz.s 			page 60


 2345 0246 7B68     		ldr	r3, [r7, #4]
 2346 0248 5B68     		ldr	r3, [r3, #4]
 2347              		.loc 1 1069 28
 2348 024a 03F00103 		and	r3, r3, #1
 2349              		.loc 1 1069 9
 2350 024e 002B     		cmp	r3, #0
 2351 0250 05D0     		beq	.L160
1070:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1071:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM4_EXTI_ENABLE_RISING_EDGE();
 2352              		.loc 1 1071 9
 2353 0252 124B     		ldr	r3, .L167
 2354 0254 9B6A     		ldr	r3, [r3, #40]
 2355 0256 114A     		ldr	r2, .L167
 2356 0258 43F04003 		orr	r3, r3, #64
 2357 025c 9362     		str	r3, [r2, #40]
 2358              	.L160:
1072:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1073:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1074:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_FALLING_EDGE) == PVM_FALLING_EDGE)
 2359              		.loc 1 1074 21
 2360 025e 7B68     		ldr	r3, [r7, #4]
 2361 0260 5B68     		ldr	r3, [r3, #4]
 2362              		.loc 1 1074 28
 2363 0262 03F00203 		and	r3, r3, #2
 2364              		.loc 1 1074 9
 2365 0266 002B     		cmp	r3, #0
 2366 0268 0FD0     		beq	.L166
1075:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1076:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM4_EXTI_ENABLE_FALLING_EDGE();
 2367              		.loc 1 1076 9
 2368 026a 0C4B     		ldr	r3, .L167
 2369 026c DB6A     		ldr	r3, [r3, #44]
 2370 026e 0B4A     		ldr	r2, .L167
 2371 0270 43F04003 		orr	r3, r3, #64
 2372 0274 D362     		str	r3, [r2, #44]
1077:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1078:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       break;
 2373              		.loc 1 1078 7
 2374 0276 08E0     		b	.L166
 2375              	.L142:
1079:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1080:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     default:
1081:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       status = HAL_ERROR;
 2376              		.loc 1 1081 14
 2377 0278 0123     		movs	r3, #1
 2378 027a FB73     		strb	r3, [r7, #15]
1082:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       break;
 2379              		.loc 1 1082 7
 2380 027c 06E0     		b	.L149
 2381              	.L163:
 982:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME1 */
 2382              		.loc 1 982 7
 2383 027e 00BF     		nop
 2384 0280 04E0     		b	.L149
 2385              	.L164:
1015:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME2 */
 2386              		.loc 1 1015 7
ARM GAS  /tmp/ccRjpXhz.s 			page 61


 2387 0282 00BF     		nop
 2388 0284 02E0     		b	.L149
 2389              	.L165:
1047:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 2390              		.loc 1 1047 7
 2391 0286 00BF     		nop
 2392 0288 00E0     		b	.L149
 2393              	.L166:
1078:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 2394              		.loc 1 1078 7
 2395 028a 00BF     		nop
 2396              	.L149:
1083:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1084:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1085:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   return status;
 2397              		.loc 1 1085 10
 2398 028c FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
1086:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2399              		.loc 1 1086 1
 2400 028e 1846     		mov	r0, r3
 2401 0290 1437     		adds	r7, r7, #20
 2402              	.LCFI119:
 2403              		.cfi_def_cfa_offset 4
 2404 0292 BD46     		mov	sp, r7
 2405              	.LCFI120:
 2406              		.cfi_def_cfa_register 13
 2407              		@ sp needed
 2408 0294 5DF8047B 		ldr	r7, [sp], #4
 2409              	.LCFI121:
 2410              		.cfi_restore 7
 2411              		.cfi_def_cfa_offset 0
 2412 0298 7047     		bx	lr
 2413              	.L168:
 2414 029a 00BF     		.align	2
 2415              	.L167:
 2416 029c 00040140 		.word	1073808384
 2417              		.cfi_endproc
 2418              	.LFE156:
 2420              		.section	.text.HAL_PWREx_EnableLowPowerRunMode,"ax",%progbits
 2421              		.align	1
 2422              		.global	HAL_PWREx_EnableLowPowerRunMode
 2423              		.syntax unified
 2424              		.thumb
 2425              		.thumb_func
 2426              		.fpu fpv4-sp-d16
 2428              	HAL_PWREx_EnableLowPowerRunMode:
 2429              	.LFB157:
1087:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1088:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1089:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1090:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1091:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enter Low-power Run mode
1092:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  In Low-power Run mode, all I/O pins keep the same state as in Run mode.
1093:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When Regulator is set to PWR_LOWPOWERREGULATOR_ON, the user can optionally configure the
1094:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        Flash in power-down monde in setting the RUN_PD bit in FLASH_ACR register.
1095:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        Additionally, the clock frequency must be reduced below 2 MHz.
1096:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        Setting RUN_PD in FLASH_ACR then appropriately reducing the clock frequency must
ARM GAS  /tmp/ccRjpXhz.s 			page 62


1097:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        be done before calling HAL_PWREx_EnableLowPowerRunMode() API.
1098:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1099:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1100:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableLowPowerRunMode(void)
1101:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2430              		.loc 1 1101 1
 2431              		.cfi_startproc
 2432              		@ args = 0, pretend = 0, frame = 0
 2433              		@ frame_needed = 1, uses_anonymous_args = 0
 2434              		@ link register save eliminated.
 2435 0000 80B4     		push	{r7}
 2436              	.LCFI122:
 2437              		.cfi_def_cfa_offset 4
 2438              		.cfi_offset 7, -4
 2439 0002 00AF     		add	r7, sp, #0
 2440              	.LCFI123:
 2441              		.cfi_def_cfa_register 7
1102:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Set Regulator parameter */
1103:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR1, PWR_CR1_LPR);
 2442              		.loc 1 1103 3
 2443 0004 054B     		ldr	r3, .L170
 2444 0006 1B68     		ldr	r3, [r3]
 2445 0008 044A     		ldr	r2, .L170
 2446 000a 43F48043 		orr	r3, r3, #16384
 2447 000e 1360     		str	r3, [r2]
1104:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2448              		.loc 1 1104 1
 2449 0010 00BF     		nop
 2450 0012 BD46     		mov	sp, r7
 2451              	.LCFI124:
 2452              		.cfi_def_cfa_register 13
 2453              		@ sp needed
 2454 0014 5DF8047B 		ldr	r7, [sp], #4
 2455              	.LCFI125:
 2456              		.cfi_restore 7
 2457              		.cfi_def_cfa_offset 0
 2458 0018 7047     		bx	lr
 2459              	.L171:
 2460 001a 00BF     		.align	2
 2461              	.L170:
 2462 001c 00700040 		.word	1073770496
 2463              		.cfi_endproc
 2464              	.LFE157:
 2466              		.section	.text.HAL_PWREx_DisableLowPowerRunMode,"ax",%progbits
 2467              		.align	1
 2468              		.global	HAL_PWREx_DisableLowPowerRunMode
 2469              		.syntax unified
 2470              		.thumb
 2471              		.thumb_func
 2472              		.fpu fpv4-sp-d16
 2474              	HAL_PWREx_DisableLowPowerRunMode:
 2475              	.LFB158:
1105:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1106:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1107:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1108:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Exit Low-power Run mode.
1109:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Before HAL_PWREx_DisableLowPowerRunMode() completion, the function checks that
ARM GAS  /tmp/ccRjpXhz.s 			page 63


1110:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        REGLPF has been properly reset (otherwise, HAL_PWREx_DisableLowPowerRunMode
1111:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        returns HAL_TIMEOUT status). The system clock frequency can then be
1112:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        increased above 2 MHz.
1113:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval HAL Status
1114:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1115:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
1116:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2476              		.loc 1 1116 1
 2477              		.cfi_startproc
 2478              		@ args = 0, pretend = 0, frame = 8
 2479              		@ frame_needed = 1, uses_anonymous_args = 0
 2480              		@ link register save eliminated.
 2481 0000 80B4     		push	{r7}
 2482              	.LCFI126:
 2483              		.cfi_def_cfa_offset 4
 2484              		.cfi_offset 7, -4
 2485 0002 83B0     		sub	sp, sp, #12
 2486              	.LCFI127:
 2487              		.cfi_def_cfa_offset 16
 2488 0004 00AF     		add	r7, sp, #0
 2489              	.LCFI128:
 2490              		.cfi_def_cfa_register 7
1117:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   uint32_t wait_loop_index;
1118:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1119:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Clear LPR bit */
1120:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 2491              		.loc 1 1120 3
 2492 0006 174B     		ldr	r3, .L178
 2493 0008 1B68     		ldr	r3, [r3]
 2494 000a 164A     		ldr	r2, .L178
 2495 000c 23F48043 		bic	r3, r3, #16384
 2496 0010 1360     		str	r3, [r2]
1121:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1122:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Wait until REGLPF is reset */
1123:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 2497              		.loc 1 1123 49
 2498 0012 154B     		ldr	r3, .L178+4
 2499 0014 1B68     		ldr	r3, [r3]
 2500 0016 3222     		movs	r2, #50
 2501 0018 02FB03F3 		mul	r3, r2, r3
 2502              		.loc 1 1123 68
 2503 001c 134A     		ldr	r2, .L178+8
 2504 001e A2FB0323 		umull	r2, r3, r2, r3
 2505 0022 9B0C     		lsrs	r3, r3, #18
 2506              		.loc 1 1123 19
 2507 0024 0133     		adds	r3, r3, #1
 2508 0026 7B60     		str	r3, [r7, #4]
1124:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 2509              		.loc 1 1124 9
 2510 0028 02E0     		b	.L173
 2511              	.L175:
1125:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1126:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     wait_loop_index--;
 2512              		.loc 1 1126 20
 2513 002a 7B68     		ldr	r3, [r7, #4]
 2514 002c 013B     		subs	r3, r3, #1
 2515 002e 7B60     		str	r3, [r7, #4]
ARM GAS  /tmp/ccRjpXhz.s 			page 64


 2516              	.L173:
1124:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 2517              		.loc 1 1124 11
 2518 0030 0C4B     		ldr	r3, .L178
 2519 0032 5B69     		ldr	r3, [r3, #20]
 2520 0034 03F40073 		and	r3, r3, #512
1124:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 2521              		.loc 1 1124 9
 2522 0038 B3F5007F 		cmp	r3, #512
 2523 003c 02D1     		bne	.L174
1124:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 2524              		.loc 1 1124 53 discriminator 1
 2525 003e 7B68     		ldr	r3, [r7, #4]
 2526 0040 002B     		cmp	r3, #0
 2527 0042 F2D1     		bne	.L175
 2528              	.L174:
1127:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1128:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 2529              		.loc 1 1128 7
 2530 0044 074B     		ldr	r3, .L178
 2531 0046 5B69     		ldr	r3, [r3, #20]
 2532 0048 03F40073 		and	r3, r3, #512
 2533              		.loc 1 1128 6
 2534 004c B3F5007F 		cmp	r3, #512
 2535 0050 01D1     		bne	.L176
1129:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1130:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     return HAL_TIMEOUT;
 2536              		.loc 1 1130 12
 2537 0052 0323     		movs	r3, #3
 2538 0054 00E0     		b	.L177
 2539              	.L176:
1131:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1132:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1133:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   return HAL_OK;
 2540              		.loc 1 1133 10
 2541 0056 0023     		movs	r3, #0
 2542              	.L177:
1134:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2543              		.loc 1 1134 1
 2544 0058 1846     		mov	r0, r3
 2545 005a 0C37     		adds	r7, r7, #12
 2546              	.LCFI129:
 2547              		.cfi_def_cfa_offset 4
 2548 005c BD46     		mov	sp, r7
 2549              	.LCFI130:
 2550              		.cfi_def_cfa_register 13
 2551              		@ sp needed
 2552 005e 5DF8047B 		ldr	r7, [sp], #4
 2553              	.LCFI131:
 2554              		.cfi_restore 7
 2555              		.cfi_def_cfa_offset 0
 2556 0062 7047     		bx	lr
 2557              	.L179:
 2558              		.align	2
 2559              	.L178:
 2560 0064 00700040 		.word	1073770496
 2561 0068 00000000 		.word	SystemCoreClock
ARM GAS  /tmp/ccRjpXhz.s 			page 65


 2562 006c 83DE1B43 		.word	1125899907
 2563              		.cfi_endproc
 2564              	.LFE158:
 2566              		.section	.text.HAL_PWREx_EnterSTOP0Mode,"ax",%progbits
 2567              		.align	1
 2568              		.global	HAL_PWREx_EnterSTOP0Mode
 2569              		.syntax unified
 2570              		.thumb
 2571              		.thumb_func
 2572              		.fpu fpv4-sp-d16
 2574              	HAL_PWREx_EnterSTOP0Mode:
 2575              	.LFB159:
1135:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1136:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1137:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1138:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enter Stop 0 mode.
1139:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  In Stop 0 mode, main and low voltage regulators are ON.
1140:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  In Stop 0 mode, all I/O pins keep the same state as in Run mode.
1141:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  All clocks in the VCORE domain are stopped; the PLL, the MSI,
1142:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        the HSI and the HSE oscillators are disabled. Some peripherals with the wakeup capabilit
1143:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        (I2Cx, USARTx and LPUART) can switch on the HSI to receive a frame, and switch off the H
1144:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        after receiving the frame if it is not a wakeup frame. In this case, the HSI clock is pr
1145:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        only to the peripheral requesting it.
1146:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        SRAM1, SRAM2 and register contents are preserved.
1147:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        The BOR is available.
1148:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When exiting Stop 0 mode by issuing an interrupt or a wakeup event,
1149:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         the HSI RC oscillator is selected as system clock if STOPWUCK bit in RCC_CFGR register
1150:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         is set; the MSI oscillator is selected if STOPWUCK is cleared.
1151:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  By keeping the internal regulator ON during Stop 0 mode, the consumption
1152:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         is higher although the startup time is reduced.
1153:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param STOPEntry  specifies if Stop mode in entered with WFI or WFE instruction.
1154:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *          This parameter can be one of the following values:
1155:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
1156:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
1157:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1158:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1159:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnterSTOP0Mode(uint8_t STOPEntry)
1160:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2576              		.loc 1 1160 1
 2577              		.cfi_startproc
 2578              		@ args = 0, pretend = 0, frame = 8
 2579              		@ frame_needed = 1, uses_anonymous_args = 0
 2580              		@ link register save eliminated.
 2581 0000 80B4     		push	{r7}
 2582              	.LCFI132:
 2583              		.cfi_def_cfa_offset 4
 2584              		.cfi_offset 7, -4
 2585 0002 83B0     		sub	sp, sp, #12
 2586              	.LCFI133:
 2587              		.cfi_def_cfa_offset 16
 2588 0004 00AF     		add	r7, sp, #0
 2589              	.LCFI134:
 2590              		.cfi_def_cfa_register 7
 2591 0006 0346     		mov	r3, r0
 2592 0008 FB71     		strb	r3, [r7, #7]
1161:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Check the parameters */
1162:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_STOP_ENTRY(STOPEntry));
ARM GAS  /tmp/ccRjpXhz.s 			page 66


1163:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1164:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Stop 0 mode with Main Regulator */
1165:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STOP0);
 2593              		.loc 1 1165 3
 2594 000a 104B     		ldr	r3, .L183
 2595 000c 1B68     		ldr	r3, [r3]
 2596 000e 0F4A     		ldr	r2, .L183
 2597 0010 23F00703 		bic	r3, r3, #7
 2598 0014 1360     		str	r3, [r2]
1166:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1167:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Set SLEEPDEEP bit of Cortex System Control Register */
1168:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 2599              		.loc 1 1168 3
 2600 0016 0E4B     		ldr	r3, .L183+4
 2601 0018 1B69     		ldr	r3, [r3, #16]
 2602 001a 0D4A     		ldr	r2, .L183+4
 2603 001c 43F00403 		orr	r3, r3, #4
 2604 0020 1361     		str	r3, [r2, #16]
1169:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1170:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Select Stop mode entry --------------------------------------------------*/
1171:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if(STOPEntry == PWR_STOPENTRY_WFI)
 2605              		.loc 1 1171 5
 2606 0022 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 2607 0024 012B     		cmp	r3, #1
 2608 0026 01D1     		bne	.L181
1172:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1173:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Request Wait For Interrupt */
1174:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __WFI();
 2609              		.loc 1 1174 5
 2610              		.syntax unified
 2611              	@ 1174 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2612 0028 30BF     		wfi
 2613              	@ 0 "" 2
 2614              		.thumb
 2615              		.syntax unified
 2616 002a 02E0     		b	.L182
 2617              	.L181:
1175:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1176:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   else
1177:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1178:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Request Wait For Event */
1179:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __SEV();
 2618              		.loc 1 1179 5
 2619              		.syntax unified
 2620              	@ 1179 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2621 002c 40BF     		sev
 2622              	@ 0 "" 2
1180:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __WFE();
 2623              		.loc 1 1180 5
 2624              	@ 1180 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2625 002e 20BF     		wfe
 2626              	@ 0 "" 2
1181:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __WFE();
 2627              		.loc 1 1181 5
 2628              	@ 1181 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2629 0030 20BF     		wfe
 2630              	@ 0 "" 2
ARM GAS  /tmp/ccRjpXhz.s 			page 67


 2631              		.thumb
 2632              		.syntax unified
 2633              	.L182:
1182:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1183:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1184:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Reset SLEEPDEEP bit of Cortex System Control Register */
1185:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 2634              		.loc 1 1185 3
 2635 0032 074B     		ldr	r3, .L183+4
 2636 0034 1B69     		ldr	r3, [r3, #16]
 2637 0036 064A     		ldr	r2, .L183+4
 2638 0038 23F00403 		bic	r3, r3, #4
 2639 003c 1361     		str	r3, [r2, #16]
1186:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2640              		.loc 1 1186 1
 2641 003e 00BF     		nop
 2642 0040 0C37     		adds	r7, r7, #12
 2643              	.LCFI135:
 2644              		.cfi_def_cfa_offset 4
 2645 0042 BD46     		mov	sp, r7
 2646              	.LCFI136:
 2647              		.cfi_def_cfa_register 13
 2648              		@ sp needed
 2649 0044 5DF8047B 		ldr	r7, [sp], #4
 2650              	.LCFI137:
 2651              		.cfi_restore 7
 2652              		.cfi_def_cfa_offset 0
 2653 0048 7047     		bx	lr
 2654              	.L184:
 2655 004a 00BF     		.align	2
 2656              	.L183:
 2657 004c 00700040 		.word	1073770496
 2658 0050 00ED00E0 		.word	-536810240
 2659              		.cfi_endproc
 2660              	.LFE159:
 2662              		.section	.text.HAL_PWREx_EnterSTOP1Mode,"ax",%progbits
 2663              		.align	1
 2664              		.global	HAL_PWREx_EnterSTOP1Mode
 2665              		.syntax unified
 2666              		.thumb
 2667              		.thumb_func
 2668              		.fpu fpv4-sp-d16
 2670              	HAL_PWREx_EnterSTOP1Mode:
 2671              	.LFB160:
1187:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1188:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1189:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1190:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enter Stop 1 mode.
1191:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  In Stop 1 mode, only low power voltage regulator is ON.
1192:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  In Stop 1 mode, all I/O pins keep the same state as in Run mode.
1193:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  All clocks in the VCORE domain are stopped; the PLL, the MSI,
1194:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        the HSI and the HSE oscillators are disabled. Some peripherals with the wakeup capabilit
1195:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        (I2Cx, USARTx and LPUART) can switch on the HSI to receive a frame, and switch off the H
1196:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        after receiving the frame if it is not a wakeup frame. In this case, the HSI clock is pr
1197:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        only to the peripheral requesting it.
1198:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        SRAM1, SRAM2 and register contents are preserved.
1199:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        The BOR is available.
ARM GAS  /tmp/ccRjpXhz.s 			page 68


1200:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When exiting Stop 1 mode by issuing an interrupt or a wakeup event,
1201:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         the HSI RC oscillator is selected as system clock if STOPWUCK bit in RCC_CFGR register
1202:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         is set; the MSI oscillator is selected if STOPWUCK is cleared.
1203:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Due to low power mode, an additional startup delay is incurred when waking up from Stop 
1204:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param STOPEntry  specifies if Stop mode in entered with WFI or WFE instruction.
1205:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *          This parameter can be one of the following values:
1206:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
1207:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
1208:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1209:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1210:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnterSTOP1Mode(uint8_t STOPEntry)
1211:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2672              		.loc 1 1211 1
 2673              		.cfi_startproc
 2674              		@ args = 0, pretend = 0, frame = 8
 2675              		@ frame_needed = 1, uses_anonymous_args = 0
 2676              		@ link register save eliminated.
 2677 0000 80B4     		push	{r7}
 2678              	.LCFI138:
 2679              		.cfi_def_cfa_offset 4
 2680              		.cfi_offset 7, -4
 2681 0002 83B0     		sub	sp, sp, #12
 2682              	.LCFI139:
 2683              		.cfi_def_cfa_offset 16
 2684 0004 00AF     		add	r7, sp, #0
 2685              	.LCFI140:
 2686              		.cfi_def_cfa_register 7
 2687 0006 0346     		mov	r3, r0
 2688 0008 FB71     		strb	r3, [r7, #7]
1212:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Check the parameters */
1213:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_STOP_ENTRY(STOPEntry));
1214:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1215:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Stop 1 mode with Low-Power Regulator */
1216:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STOP1);
 2689              		.loc 1 1216 3
 2690 000a 114B     		ldr	r3, .L188
 2691 000c 1B68     		ldr	r3, [r3]
 2692 000e 23F00703 		bic	r3, r3, #7
 2693 0012 0F4A     		ldr	r2, .L188
 2694 0014 43F00103 		orr	r3, r3, #1
 2695 0018 1360     		str	r3, [r2]
1217:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1218:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Set SLEEPDEEP bit of Cortex System Control Register */
1219:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 2696              		.loc 1 1219 3
 2697 001a 0E4B     		ldr	r3, .L188+4
 2698 001c 1B69     		ldr	r3, [r3, #16]
 2699 001e 0D4A     		ldr	r2, .L188+4
 2700 0020 43F00403 		orr	r3, r3, #4
 2701 0024 1361     		str	r3, [r2, #16]
1220:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1221:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Select Stop mode entry --------------------------------------------------*/
1222:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if(STOPEntry == PWR_STOPENTRY_WFI)
 2702              		.loc 1 1222 5
 2703 0026 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 2704 0028 012B     		cmp	r3, #1
 2705 002a 01D1     		bne	.L186
ARM GAS  /tmp/ccRjpXhz.s 			page 69


1223:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1224:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Request Wait For Interrupt */
1225:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __WFI();
 2706              		.loc 1 1225 5
 2707              		.syntax unified
 2708              	@ 1225 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2709 002c 30BF     		wfi
 2710              	@ 0 "" 2
 2711              		.thumb
 2712              		.syntax unified
 2713 002e 02E0     		b	.L187
 2714              	.L186:
1226:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1227:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   else
1228:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1229:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Request Wait For Event */
1230:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __SEV();
 2715              		.loc 1 1230 5
 2716              		.syntax unified
 2717              	@ 1230 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2718 0030 40BF     		sev
 2719              	@ 0 "" 2
1231:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __WFE();
 2720              		.loc 1 1231 5
 2721              	@ 1231 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2722 0032 20BF     		wfe
 2723              	@ 0 "" 2
1232:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __WFE();
 2724              		.loc 1 1232 5
 2725              	@ 1232 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2726 0034 20BF     		wfe
 2727              	@ 0 "" 2
 2728              		.thumb
 2729              		.syntax unified
 2730              	.L187:
1233:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1234:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1235:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Reset SLEEPDEEP bit of Cortex System Control Register */
1236:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 2731              		.loc 1 1236 3
 2732 0036 074B     		ldr	r3, .L188+4
 2733 0038 1B69     		ldr	r3, [r3, #16]
 2734 003a 064A     		ldr	r2, .L188+4
 2735 003c 23F00403 		bic	r3, r3, #4
 2736 0040 1361     		str	r3, [r2, #16]
1237:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2737              		.loc 1 1237 1
 2738 0042 00BF     		nop
 2739 0044 0C37     		adds	r7, r7, #12
 2740              	.LCFI141:
 2741              		.cfi_def_cfa_offset 4
 2742 0046 BD46     		mov	sp, r7
 2743              	.LCFI142:
 2744              		.cfi_def_cfa_register 13
 2745              		@ sp needed
 2746 0048 5DF8047B 		ldr	r7, [sp], #4
 2747              	.LCFI143:
ARM GAS  /tmp/ccRjpXhz.s 			page 70


 2748              		.cfi_restore 7
 2749              		.cfi_def_cfa_offset 0
 2750 004c 7047     		bx	lr
 2751              	.L189:
 2752 004e 00BF     		.align	2
 2753              	.L188:
 2754 0050 00700040 		.word	1073770496
 2755 0054 00ED00E0 		.word	-536810240
 2756              		.cfi_endproc
 2757              	.LFE160:
 2759              		.section	.text.HAL_PWREx_EnterSTOP2Mode,"ax",%progbits
 2760              		.align	1
 2761              		.global	HAL_PWREx_EnterSTOP2Mode
 2762              		.syntax unified
 2763              		.thumb
 2764              		.thumb_func
 2765              		.fpu fpv4-sp-d16
 2767              	HAL_PWREx_EnterSTOP2Mode:
 2768              	.LFB161:
1238:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1239:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1240:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1241:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enter Stop 2 mode.
1242:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  In Stop 2 mode, only low power voltage regulator is ON.
1243:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  In Stop 2 mode, all I/O pins keep the same state as in Run mode.
1244:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  All clocks in the VCORE domain are stopped, the PLL, the MSI,
1245:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        the HSI and the HSE oscillators are disabled. Some peripherals with wakeup capability
1246:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        (LCD, LPTIM1, I2C3 and LPUART) can switch on the HSI to receive a frame, and switch off 
1247:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        receiving the frame if it is not a wakeup frame. In this case the HSI clock is propagate
1248:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        to the peripheral requesting it.
1249:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        SRAM1, SRAM2 and register contents are preserved.
1250:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        The BOR is available.
1251:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        The voltage regulator is set in low-power mode but LPR bit must be cleared to enter stop
1252:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        Otherwise, Stop 1 mode is entered.
1253:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When exiting Stop 2 mode by issuing an interrupt or a wakeup event,
1254:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         the HSI RC oscillator is selected as system clock if STOPWUCK bit in RCC_CFGR register
1255:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         is set; the MSI oscillator is selected if STOPWUCK is cleared.
1256:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param STOPEntry  specifies if Stop mode in entered with WFI or WFE instruction.
1257:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *          This parameter can be one of the following values:
1258:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
1259:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
1260:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1261:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1262:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnterSTOP2Mode(uint8_t STOPEntry)
1263:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2769              		.loc 1 1263 1
 2770              		.cfi_startproc
 2771              		@ args = 0, pretend = 0, frame = 8
 2772              		@ frame_needed = 1, uses_anonymous_args = 0
 2773              		@ link register save eliminated.
 2774 0000 80B4     		push	{r7}
 2775              	.LCFI144:
 2776              		.cfi_def_cfa_offset 4
 2777              		.cfi_offset 7, -4
 2778 0002 83B0     		sub	sp, sp, #12
 2779              	.LCFI145:
 2780              		.cfi_def_cfa_offset 16
ARM GAS  /tmp/ccRjpXhz.s 			page 71


 2781 0004 00AF     		add	r7, sp, #0
 2782              	.LCFI146:
 2783              		.cfi_def_cfa_register 7
 2784 0006 0346     		mov	r3, r0
 2785 0008 FB71     		strb	r3, [r7, #7]
1264:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Check the parameter */
1265:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_STOP_ENTRY(STOPEntry));
1266:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1267:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Set Stop mode 2 */
1268:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STOP2);
 2786              		.loc 1 1268 3
 2787 000a 114B     		ldr	r3, .L193
 2788 000c 1B68     		ldr	r3, [r3]
 2789 000e 23F00703 		bic	r3, r3, #7
 2790 0012 0F4A     		ldr	r2, .L193
 2791 0014 43F00203 		orr	r3, r3, #2
 2792 0018 1360     		str	r3, [r2]
1269:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1270:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Set SLEEPDEEP bit of Cortex System Control Register */
1271:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 2793              		.loc 1 1271 3
 2794 001a 0E4B     		ldr	r3, .L193+4
 2795 001c 1B69     		ldr	r3, [r3, #16]
 2796 001e 0D4A     		ldr	r2, .L193+4
 2797 0020 43F00403 		orr	r3, r3, #4
 2798 0024 1361     		str	r3, [r2, #16]
1272:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1273:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Select Stop mode entry --------------------------------------------------*/
1274:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if(STOPEntry == PWR_STOPENTRY_WFI)
 2799              		.loc 1 1274 5
 2800 0026 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 2801 0028 012B     		cmp	r3, #1
 2802 002a 01D1     		bne	.L191
1275:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1276:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Request Wait For Interrupt */
1277:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __WFI();
 2803              		.loc 1 1277 5
 2804              		.syntax unified
 2805              	@ 1277 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2806 002c 30BF     		wfi
 2807              	@ 0 "" 2
 2808              		.thumb
 2809              		.syntax unified
 2810 002e 02E0     		b	.L192
 2811              	.L191:
1278:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1279:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   else
1280:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1281:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Request Wait For Event */
1282:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __SEV();
 2812              		.loc 1 1282 5
 2813              		.syntax unified
 2814              	@ 1282 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2815 0030 40BF     		sev
 2816              	@ 0 "" 2
1283:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __WFE();
 2817              		.loc 1 1283 5
ARM GAS  /tmp/ccRjpXhz.s 			page 72


 2818              	@ 1283 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2819 0032 20BF     		wfe
 2820              	@ 0 "" 2
1284:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __WFE();
 2821              		.loc 1 1284 5
 2822              	@ 1284 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2823 0034 20BF     		wfe
 2824              	@ 0 "" 2
 2825              		.thumb
 2826              		.syntax unified
 2827              	.L192:
1285:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1286:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1287:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Reset SLEEPDEEP bit of Cortex System Control Register */
1288:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 2828              		.loc 1 1288 3
 2829 0036 074B     		ldr	r3, .L193+4
 2830 0038 1B69     		ldr	r3, [r3, #16]
 2831 003a 064A     		ldr	r2, .L193+4
 2832 003c 23F00403 		bic	r3, r3, #4
 2833 0040 1361     		str	r3, [r2, #16]
1289:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2834              		.loc 1 1289 1
 2835 0042 00BF     		nop
 2836 0044 0C37     		adds	r7, r7, #12
 2837              	.LCFI147:
 2838              		.cfi_def_cfa_offset 4
 2839 0046 BD46     		mov	sp, r7
 2840              	.LCFI148:
 2841              		.cfi_def_cfa_register 13
 2842              		@ sp needed
 2843 0048 5DF8047B 		ldr	r7, [sp], #4
 2844              	.LCFI149:
 2845              		.cfi_restore 7
 2846              		.cfi_def_cfa_offset 0
 2847 004c 7047     		bx	lr
 2848              	.L194:
 2849 004e 00BF     		.align	2
 2850              	.L193:
 2851 0050 00700040 		.word	1073770496
 2852 0054 00ED00E0 		.word	-536810240
 2853              		.cfi_endproc
 2854              	.LFE161:
 2856              		.section	.text.HAL_PWREx_EnterSHUTDOWNMode,"ax",%progbits
 2857              		.align	1
 2858              		.global	HAL_PWREx_EnterSHUTDOWNMode
 2859              		.syntax unified
 2860              		.thumb
 2861              		.thumb_func
 2862              		.fpu fpv4-sp-d16
 2864              	HAL_PWREx_EnterSHUTDOWNMode:
 2865              	.LFB162:
1290:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1291:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1292:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1293:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1294:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
ARM GAS  /tmp/ccRjpXhz.s 			page 73


1295:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1296:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enter Shutdown mode.
1297:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  In Shutdown mode, the PLL, the HSI, the MSI, the LSI and the HSE oscillators are switche
1298:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        off. The voltage regulator is disabled and Vcore domain is powered off.
1299:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        SRAM1, SRAM2 and registers contents are lost except for registers in the Backup domain.
1300:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        The BOR is not available.
1301:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  The I/Os can be configured either with a pull-up or pull-down or can be kept in analog s
1302:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1303:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1304:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnterSHUTDOWNMode(void)
1305:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2866              		.loc 1 1305 1
 2867              		.cfi_startproc
 2868              		@ args = 0, pretend = 0, frame = 0
 2869              		@ frame_needed = 1, uses_anonymous_args = 0
 2870              		@ link register save eliminated.
 2871 0000 80B4     		push	{r7}
 2872              	.LCFI150:
 2873              		.cfi_def_cfa_offset 4
 2874              		.cfi_offset 7, -4
 2875 0002 00AF     		add	r7, sp, #0
 2876              	.LCFI151:
 2877              		.cfi_def_cfa_register 7
1306:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1307:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Set Shutdown mode */
1308:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_SHUTDOWN);
 2878              		.loc 1 1308 3
 2879 0004 094B     		ldr	r3, .L196
 2880 0006 1B68     		ldr	r3, [r3]
 2881 0008 23F00703 		bic	r3, r3, #7
 2882 000c 074A     		ldr	r2, .L196
 2883 000e 43F00403 		orr	r3, r3, #4
 2884 0012 1360     		str	r3, [r2]
1309:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1310:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Set SLEEPDEEP bit of Cortex System Control Register */
1311:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 2885              		.loc 1 1311 3
 2886 0014 064B     		ldr	r3, .L196+4
 2887 0016 1B69     		ldr	r3, [r3, #16]
 2888 0018 054A     		ldr	r2, .L196+4
 2889 001a 43F00403 		orr	r3, r3, #4
 2890 001e 1361     		str	r3, [r2, #16]
1312:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1313:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /* This option is used to ensure that store operations are completed */
1314:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined ( __CC_ARM)
1315:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   __force_stores();
1316:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
1317:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Request Wait For Interrupt */
1318:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   __WFI();
 2891              		.loc 1 1318 3
 2892              		.syntax unified
 2893              	@ 1318 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2894 0020 30BF     		wfi
 2895              	@ 0 "" 2
1319:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2896              		.loc 1 1319 1
 2897              		.thumb
ARM GAS  /tmp/ccRjpXhz.s 			page 74


 2898              		.syntax unified
 2899 0022 00BF     		nop
 2900 0024 BD46     		mov	sp, r7
 2901              	.LCFI152:
 2902              		.cfi_def_cfa_register 13
 2903              		@ sp needed
 2904 0026 5DF8047B 		ldr	r7, [sp], #4
 2905              	.LCFI153:
 2906              		.cfi_restore 7
 2907              		.cfi_def_cfa_offset 0
 2908 002a 7047     		bx	lr
 2909              	.L197:
 2910              		.align	2
 2911              	.L196:
 2912 002c 00700040 		.word	1073770496
 2913 0030 00ED00E0 		.word	-536810240
 2914              		.cfi_endproc
 2915              	.LFE162:
 2917              		.section	.text.HAL_PWREx_PVD_PVM_IRQHandler,"ax",%progbits
 2918              		.align	1
 2919              		.global	HAL_PWREx_PVD_PVM_IRQHandler
 2920              		.syntax unified
 2921              		.thumb
 2922              		.thumb_func
 2923              		.fpu fpv4-sp-d16
 2925              	HAL_PWREx_PVD_PVM_IRQHandler:
 2926              	.LFB163:
1320:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1321:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1322:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1323:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1324:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1325:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief This function handles the PWR PVD/PVMx interrupt request.
1326:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note This API should be called under the PVD_PVM_IRQHandler().
1327:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1328:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1329:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_PVD_PVM_IRQHandler(void)
1330:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2927              		.loc 1 1330 1
 2928              		.cfi_startproc
 2929              		@ args = 0, pretend = 0, frame = 0
 2930              		@ frame_needed = 1, uses_anonymous_args = 0
 2931 0000 80B5     		push	{r7, lr}
 2932              	.LCFI154:
 2933              		.cfi_def_cfa_offset 8
 2934              		.cfi_offset 7, -8
 2935              		.cfi_offset 14, -4
 2936 0002 00AF     		add	r7, sp, #0
 2937              	.LCFI155:
 2938              		.cfi_def_cfa_register 7
1331:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Check PWR exti flag */
1332:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if(__HAL_PWR_PVD_EXTI_GET_FLAG() != 0x0U)
 2939              		.loc 1 1332 6
 2940 0004 1C4B     		ldr	r3, .L205
 2941 0006 5B69     		ldr	r3, [r3, #20]
 2942 0008 03F48033 		and	r3, r3, #65536
 2943              		.loc 1 1332 5
ARM GAS  /tmp/ccRjpXhz.s 			page 75


 2944 000c 002B     		cmp	r3, #0
 2945 000e 05D0     		beq	.L199
1333:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1334:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* PWR PVD interrupt user callback */
1335:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     HAL_PWR_PVDCallback();
 2946              		.loc 1 1335 5
 2947 0010 FFF7FEFF 		bl	HAL_PWR_PVDCallback
1336:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1337:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Clear PVD exti pending bit */
1338:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __HAL_PWR_PVD_EXTI_CLEAR_FLAG();
 2948              		.loc 1 1338 5
 2949 0014 184B     		ldr	r3, .L205
 2950 0016 4FF48032 		mov	r2, #65536
 2951 001a 5A61     		str	r2, [r3, #20]
 2952              	.L199:
1339:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1340:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Next, successively check PVMx exti flags */
1341:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_PVME1)
1342:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if(__HAL_PWR_PVM1_EXTI_GET_FLAG() != 0x0U)
 2953              		.loc 1 1342 6
 2954 001c 164B     		ldr	r3, .L205
 2955 001e 5B6B     		ldr	r3, [r3, #52]
 2956 0020 03F00803 		and	r3, r3, #8
 2957              		.loc 1 1342 5
 2958 0024 002B     		cmp	r3, #0
 2959 0026 04D0     		beq	.L200
1343:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1344:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* PWR PVM1 interrupt user callback */
1345:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     HAL_PWREx_PVM1Callback();
 2960              		.loc 1 1345 5
 2961 0028 FFF7FEFF 		bl	HAL_PWREx_PVM1Callback
1346:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1347:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Clear PVM1 exti pending bit */
1348:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __HAL_PWR_PVM1_EXTI_CLEAR_FLAG();
 2962              		.loc 1 1348 5
 2963 002c 124B     		ldr	r3, .L205
 2964 002e 0822     		movs	r2, #8
 2965 0030 5A63     		str	r2, [r3, #52]
 2966              	.L200:
1349:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1350:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME1 */
1351:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_PVME2)
1352:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if(__HAL_PWR_PVM2_EXTI_GET_FLAG() != 0x0U)
 2967              		.loc 1 1352 6
 2968 0032 114B     		ldr	r3, .L205
 2969 0034 5B6B     		ldr	r3, [r3, #52]
 2970 0036 03F01003 		and	r3, r3, #16
 2971              		.loc 1 1352 5
 2972 003a 002B     		cmp	r3, #0
 2973 003c 04D0     		beq	.L201
1353:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1354:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* PWR PVM2 interrupt user callback */
1355:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     HAL_PWREx_PVM2Callback();
 2974              		.loc 1 1355 5
 2975 003e FFF7FEFF 		bl	HAL_PWREx_PVM2Callback
1356:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1357:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Clear PVM2 exti pending bit */
ARM GAS  /tmp/ccRjpXhz.s 			page 76


1358:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __HAL_PWR_PVM2_EXTI_CLEAR_FLAG();
 2976              		.loc 1 1358 5
 2977 0042 0D4B     		ldr	r3, .L205
 2978 0044 1022     		movs	r2, #16
 2979 0046 5A63     		str	r2, [r3, #52]
 2980              	.L201:
1359:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1360:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME2 */
1361:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if(__HAL_PWR_PVM3_EXTI_GET_FLAG() != 0x0U)
 2981              		.loc 1 1361 6
 2982 0048 0B4B     		ldr	r3, .L205
 2983 004a 5B6B     		ldr	r3, [r3, #52]
 2984 004c 03F02003 		and	r3, r3, #32
 2985              		.loc 1 1361 5
 2986 0050 002B     		cmp	r3, #0
 2987 0052 04D0     		beq	.L202
1362:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1363:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* PWR PVM3 interrupt user callback */
1364:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     HAL_PWREx_PVM3Callback();
 2988              		.loc 1 1364 5
 2989 0054 FFF7FEFF 		bl	HAL_PWREx_PVM3Callback
1365:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1366:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Clear PVM3 exti pending bit */
1367:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __HAL_PWR_PVM3_EXTI_CLEAR_FLAG();
 2990              		.loc 1 1367 5
 2991 0058 074B     		ldr	r3, .L205
 2992 005a 2022     		movs	r2, #32
 2993 005c 5A63     		str	r2, [r3, #52]
 2994              	.L202:
1368:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1369:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if(__HAL_PWR_PVM4_EXTI_GET_FLAG() != 0x0U)
 2995              		.loc 1 1369 6
 2996 005e 064B     		ldr	r3, .L205
 2997 0060 5B6B     		ldr	r3, [r3, #52]
 2998 0062 03F04003 		and	r3, r3, #64
 2999              		.loc 1 1369 5
 3000 0066 002B     		cmp	r3, #0
 3001 0068 04D0     		beq	.L204
1370:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1371:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* PWR PVM4 interrupt user callback */
1372:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     HAL_PWREx_PVM4Callback();
 3002              		.loc 1 1372 5
 3003 006a FFF7FEFF 		bl	HAL_PWREx_PVM4Callback
1373:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1374:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Clear PVM4 exti pending bit */
1375:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __HAL_PWR_PVM4_EXTI_CLEAR_FLAG();
 3004              		.loc 1 1375 5
 3005 006e 024B     		ldr	r3, .L205
 3006 0070 4022     		movs	r2, #64
 3007 0072 5A63     		str	r2, [r3, #52]
 3008              	.L204:
1376:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1377:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 3009              		.loc 1 1377 1
 3010 0074 00BF     		nop
 3011 0076 80BD     		pop	{r7, pc}
 3012              	.L206:
ARM GAS  /tmp/ccRjpXhz.s 			page 77


 3013              		.align	2
 3014              	.L205:
 3015 0078 00040140 		.word	1073808384
 3016              		.cfi_endproc
 3017              	.LFE163:
 3019              		.section	.text.HAL_PWREx_PVM1Callback,"ax",%progbits
 3020              		.align	1
 3021              		.weak	HAL_PWREx_PVM1Callback
 3022              		.syntax unified
 3023              		.thumb
 3024              		.thumb_func
 3025              		.fpu fpv4-sp-d16
 3027              	HAL_PWREx_PVM1Callback:
 3028              	.LFB164:
1378:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1379:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1380:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_PVME1)
1381:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1382:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief PWR PVM1 interrupt callback
1383:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1384:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1385:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** __weak void HAL_PWREx_PVM1Callback(void)
1386:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 3029              		.loc 1 1386 1
 3030              		.cfi_startproc
 3031              		@ args = 0, pretend = 0, frame = 0
 3032              		@ frame_needed = 1, uses_anonymous_args = 0
 3033              		@ link register save eliminated.
 3034 0000 80B4     		push	{r7}
 3035              	.LCFI156:
 3036              		.cfi_def_cfa_offset 4
 3037              		.cfi_offset 7, -4
 3038 0002 00AF     		add	r7, sp, #0
 3039              	.LCFI157:
 3040              		.cfi_def_cfa_register 7
1387:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* NOTE : This function should not be modified; when the callback is needed,
1388:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****             HAL_PWREx_PVM1Callback() API can be implemented in the user file
1389:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****    */
1390:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 3041              		.loc 1 1390 1
 3042 0004 00BF     		nop
 3043 0006 BD46     		mov	sp, r7
 3044              	.LCFI158:
 3045              		.cfi_def_cfa_register 13
 3046              		@ sp needed
 3047 0008 5DF8047B 		ldr	r7, [sp], #4
 3048              	.LCFI159:
 3049              		.cfi_restore 7
 3050              		.cfi_def_cfa_offset 0
 3051 000c 7047     		bx	lr
 3052              		.cfi_endproc
 3053              	.LFE164:
 3055              		.section	.text.HAL_PWREx_PVM2Callback,"ax",%progbits
 3056              		.align	1
 3057              		.weak	HAL_PWREx_PVM2Callback
 3058              		.syntax unified
 3059              		.thumb
ARM GAS  /tmp/ccRjpXhz.s 			page 78


 3060              		.thumb_func
 3061              		.fpu fpv4-sp-d16
 3063              	HAL_PWREx_PVM2Callback:
 3064              	.LFB165:
1391:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME1 */
1392:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1393:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_PVME2)
1394:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1395:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief PWR PVM2 interrupt callback
1396:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1397:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1398:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** __weak void HAL_PWREx_PVM2Callback(void)
1399:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 3065              		.loc 1 1399 1
 3066              		.cfi_startproc
 3067              		@ args = 0, pretend = 0, frame = 0
 3068              		@ frame_needed = 1, uses_anonymous_args = 0
 3069              		@ link register save eliminated.
 3070 0000 80B4     		push	{r7}
 3071              	.LCFI160:
 3072              		.cfi_def_cfa_offset 4
 3073              		.cfi_offset 7, -4
 3074 0002 00AF     		add	r7, sp, #0
 3075              	.LCFI161:
 3076              		.cfi_def_cfa_register 7
1400:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* NOTE : This function should not be modified; when the callback is needed,
1401:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****             HAL_PWREx_PVM2Callback() API can be implemented in the user file
1402:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****    */
1403:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 3077              		.loc 1 1403 1
 3078 0004 00BF     		nop
 3079 0006 BD46     		mov	sp, r7
 3080              	.LCFI162:
 3081              		.cfi_def_cfa_register 13
 3082              		@ sp needed
 3083 0008 5DF8047B 		ldr	r7, [sp], #4
 3084              	.LCFI163:
 3085              		.cfi_restore 7
 3086              		.cfi_def_cfa_offset 0
 3087 000c 7047     		bx	lr
 3088              		.cfi_endproc
 3089              	.LFE165:
 3091              		.section	.text.HAL_PWREx_PVM3Callback,"ax",%progbits
 3092              		.align	1
 3093              		.weak	HAL_PWREx_PVM3Callback
 3094              		.syntax unified
 3095              		.thumb
 3096              		.thumb_func
 3097              		.fpu fpv4-sp-d16
 3099              	HAL_PWREx_PVM3Callback:
 3100              	.LFB166:
1404:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME2 */
1405:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1406:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1407:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief PWR PVM3 interrupt callback
1408:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1409:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
ARM GAS  /tmp/ccRjpXhz.s 			page 79


1410:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** __weak void HAL_PWREx_PVM3Callback(void)
1411:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 3101              		.loc 1 1411 1
 3102              		.cfi_startproc
 3103              		@ args = 0, pretend = 0, frame = 0
 3104              		@ frame_needed = 1, uses_anonymous_args = 0
 3105              		@ link register save eliminated.
 3106 0000 80B4     		push	{r7}
 3107              	.LCFI164:
 3108              		.cfi_def_cfa_offset 4
 3109              		.cfi_offset 7, -4
 3110 0002 00AF     		add	r7, sp, #0
 3111              	.LCFI165:
 3112              		.cfi_def_cfa_register 7
1412:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* NOTE : This function should not be modified; when the callback is needed,
1413:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****             HAL_PWREx_PVM3Callback() API can be implemented in the user file
1414:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****    */
1415:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 3113              		.loc 1 1415 1
 3114 0004 00BF     		nop
 3115 0006 BD46     		mov	sp, r7
 3116              	.LCFI166:
 3117              		.cfi_def_cfa_register 13
 3118              		@ sp needed
 3119 0008 5DF8047B 		ldr	r7, [sp], #4
 3120              	.LCFI167:
 3121              		.cfi_restore 7
 3122              		.cfi_def_cfa_offset 0
 3123 000c 7047     		bx	lr
 3124              		.cfi_endproc
 3125              	.LFE166:
 3127              		.section	.text.HAL_PWREx_PVM4Callback,"ax",%progbits
 3128              		.align	1
 3129              		.weak	HAL_PWREx_PVM4Callback
 3130              		.syntax unified
 3131              		.thumb
 3132              		.thumb_func
 3133              		.fpu fpv4-sp-d16
 3135              	HAL_PWREx_PVM4Callback:
 3136              	.LFB167:
1416:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1417:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1418:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief PWR PVM4 interrupt callback
1419:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1420:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1421:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** __weak void HAL_PWREx_PVM4Callback(void)
1422:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 3137              		.loc 1 1422 1
 3138              		.cfi_startproc
 3139              		@ args = 0, pretend = 0, frame = 0
 3140              		@ frame_needed = 1, uses_anonymous_args = 0
 3141              		@ link register save eliminated.
 3142 0000 80B4     		push	{r7}
 3143              	.LCFI168:
 3144              		.cfi_def_cfa_offset 4
 3145              		.cfi_offset 7, -4
 3146 0002 00AF     		add	r7, sp, #0
ARM GAS  /tmp/ccRjpXhz.s 			page 80


 3147              	.LCFI169:
 3148              		.cfi_def_cfa_register 7
1423:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* NOTE : This function should not be modified; when the callback is needed,
1424:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****             HAL_PWREx_PVM4Callback() API can be implemented in the user file
1425:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****    */
1426:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 3149              		.loc 1 1426 1
 3150 0004 00BF     		nop
 3151 0006 BD46     		mov	sp, r7
 3152              	.LCFI170:
 3153              		.cfi_def_cfa_register 13
 3154              		@ sp needed
 3155 0008 5DF8047B 		ldr	r7, [sp], #4
 3156              	.LCFI171:
 3157              		.cfi_restore 7
 3158              		.cfi_def_cfa_offset 0
 3159 000c 7047     		bx	lr
 3160              		.cfi_endproc
 3161              	.LFE167:
 3163              		.text
 3164              	.Letext0:
 3165              		.file 2 "/home/hung/opt/xPacks/@gnu-mcu-eclipse/arm-none-eabi-gcc/8.2.1-1.7.1/.content/arm-none-ea
 3166              		.file 3 "/home/hung/opt/xPacks/@gnu-mcu-eclipse/arm-none-eabi-gcc/8.2.1-1.7.1/.content/arm-none-ea
 3167              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 3168              		.file 5 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/system_stm32l4xx.h"
 3169              		.file 6 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l496xx.h"
 3170              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 3171              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash.h"
 3172              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h"
 3173              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h"
ARM GAS  /tmp/ccRjpXhz.s 			page 81


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l4xx_hal_pwr_ex.c
     /tmp/ccRjpXhz.s:18     .text.HAL_PWREx_GetVoltageRange:0000000000000000 $t
     /tmp/ccRjpXhz.s:26     .text.HAL_PWREx_GetVoltageRange:0000000000000000 HAL_PWREx_GetVoltageRange
     /tmp/ccRjpXhz.s:60     .text.HAL_PWREx_GetVoltageRange:0000000000000018 $d
     /tmp/ccRjpXhz.s:65     .text.HAL_PWREx_ControlVoltageScaling:0000000000000000 $t
     /tmp/ccRjpXhz.s:72     .text.HAL_PWREx_ControlVoltageScaling:0000000000000000 HAL_PWREx_ControlVoltageScaling
     /tmp/ccRjpXhz.s:186    .text.HAL_PWREx_ControlVoltageScaling:00000000000000a0 $d
     /tmp/ccRjpXhz.s:193    .text.HAL_PWREx_EnableBatteryCharging:0000000000000000 $t
     /tmp/ccRjpXhz.s:200    .text.HAL_PWREx_EnableBatteryCharging:0000000000000000 HAL_PWREx_EnableBatteryCharging
     /tmp/ccRjpXhz.s:249    .text.HAL_PWREx_EnableBatteryCharging:0000000000000030 $d
     /tmp/ccRjpXhz.s:254    .text.HAL_PWREx_DisableBatteryCharging:0000000000000000 $t
     /tmp/ccRjpXhz.s:261    .text.HAL_PWREx_DisableBatteryCharging:0000000000000000 HAL_PWREx_DisableBatteryCharging
     /tmp/ccRjpXhz.s:295    .text.HAL_PWREx_DisableBatteryCharging:000000000000001c $d
     /tmp/ccRjpXhz.s:300    .text.HAL_PWREx_EnableVddUSB:0000000000000000 $t
     /tmp/ccRjpXhz.s:307    .text.HAL_PWREx_EnableVddUSB:0000000000000000 HAL_PWREx_EnableVddUSB
     /tmp/ccRjpXhz.s:341    .text.HAL_PWREx_EnableVddUSB:000000000000001c $d
     /tmp/ccRjpXhz.s:346    .text.HAL_PWREx_DisableVddUSB:0000000000000000 $t
     /tmp/ccRjpXhz.s:353    .text.HAL_PWREx_DisableVddUSB:0000000000000000 HAL_PWREx_DisableVddUSB
     /tmp/ccRjpXhz.s:387    .text.HAL_PWREx_DisableVddUSB:000000000000001c $d
     /tmp/ccRjpXhz.s:392    .text.HAL_PWREx_EnableVddIO2:0000000000000000 $t
     /tmp/ccRjpXhz.s:399    .text.HAL_PWREx_EnableVddIO2:0000000000000000 HAL_PWREx_EnableVddIO2
     /tmp/ccRjpXhz.s:433    .text.HAL_PWREx_EnableVddIO2:000000000000001c $d
     /tmp/ccRjpXhz.s:438    .text.HAL_PWREx_DisableVddIO2:0000000000000000 $t
     /tmp/ccRjpXhz.s:445    .text.HAL_PWREx_DisableVddIO2:0000000000000000 HAL_PWREx_DisableVddIO2
     /tmp/ccRjpXhz.s:479    .text.HAL_PWREx_DisableVddIO2:000000000000001c $d
     /tmp/ccRjpXhz.s:484    .text.HAL_PWREx_EnableInternalWakeUpLine:0000000000000000 $t
     /tmp/ccRjpXhz.s:491    .text.HAL_PWREx_EnableInternalWakeUpLine:0000000000000000 HAL_PWREx_EnableInternalWakeUpLine
     /tmp/ccRjpXhz.s:525    .text.HAL_PWREx_EnableInternalWakeUpLine:000000000000001c $d
     /tmp/ccRjpXhz.s:530    .text.HAL_PWREx_DisableInternalWakeUpLine:0000000000000000 $t
     /tmp/ccRjpXhz.s:537    .text.HAL_PWREx_DisableInternalWakeUpLine:0000000000000000 HAL_PWREx_DisableInternalWakeUpLine
     /tmp/ccRjpXhz.s:571    .text.HAL_PWREx_DisableInternalWakeUpLine:000000000000001c $d
     /tmp/ccRjpXhz.s:576    .text.HAL_PWREx_EnableGPIOPullUp:0000000000000000 $t
     /tmp/ccRjpXhz.s:583    .text.HAL_PWREx_EnableGPIOPullUp:0000000000000000 HAL_PWREx_EnableGPIOPullUp
     /tmp/ccRjpXhz.s:613    .text.HAL_PWREx_EnableGPIOPullUp:000000000000001c $d
     /tmp/ccRjpXhz.s:622    .text.HAL_PWREx_EnableGPIOPullUp:0000000000000040 $t
     /tmp/ccRjpXhz.s:819    .text.HAL_PWREx_EnableGPIOPullUp:000000000000016c $d
     /tmp/ccRjpXhz.s:824    .text.HAL_PWREx_DisableGPIOPullUp:0000000000000000 $t
     /tmp/ccRjpXhz.s:831    .text.HAL_PWREx_DisableGPIOPullUp:0000000000000000 HAL_PWREx_DisableGPIOPullUp
     /tmp/ccRjpXhz.s:861    .text.HAL_PWREx_DisableGPIOPullUp:000000000000001c $d
     /tmp/ccRjpXhz.s:870    .text.HAL_PWREx_DisableGPIOPullUp:0000000000000040 $t
     /tmp/ccRjpXhz.s:999    .text.HAL_PWREx_DisableGPIOPullUp:00000000000000f0 $d
     /tmp/ccRjpXhz.s:1004   .text.HAL_PWREx_EnableGPIOPullDown:0000000000000000 $t
     /tmp/ccRjpXhz.s:1011   .text.HAL_PWREx_EnableGPIOPullDown:0000000000000000 HAL_PWREx_EnableGPIOPullDown
     /tmp/ccRjpXhz.s:1041   .text.HAL_PWREx_EnableGPIOPullDown:000000000000001c $d
     /tmp/ccRjpXhz.s:1050   .text.HAL_PWREx_EnableGPIOPullDown:0000000000000040 $t
     /tmp/ccRjpXhz.s:1247   .text.HAL_PWREx_EnableGPIOPullDown:000000000000016c $d
     /tmp/ccRjpXhz.s:1252   .text.HAL_PWREx_DisableGPIOPullDown:0000000000000000 $t
     /tmp/ccRjpXhz.s:1259   .text.HAL_PWREx_DisableGPIOPullDown:0000000000000000 HAL_PWREx_DisableGPIOPullDown
     /tmp/ccRjpXhz.s:1289   .text.HAL_PWREx_DisableGPIOPullDown:000000000000001c $d
     /tmp/ccRjpXhz.s:1298   .text.HAL_PWREx_DisableGPIOPullDown:0000000000000040 $t
     /tmp/ccRjpXhz.s:1429   .text.HAL_PWREx_DisableGPIOPullDown:00000000000000f8 $d
     /tmp/ccRjpXhz.s:1434   .text.HAL_PWREx_EnablePullUpPullDownConfig:0000000000000000 $t
     /tmp/ccRjpXhz.s:1441   .text.HAL_PWREx_EnablePullUpPullDownConfig:0000000000000000 HAL_PWREx_EnablePullUpPullDownConfig
     /tmp/ccRjpXhz.s:1475   .text.HAL_PWREx_EnablePullUpPullDownConfig:000000000000001c $d
     /tmp/ccRjpXhz.s:1480   .text.HAL_PWREx_DisablePullUpPullDownConfig:0000000000000000 $t
     /tmp/ccRjpXhz.s:1487   .text.HAL_PWREx_DisablePullUpPullDownConfig:0000000000000000 HAL_PWREx_DisablePullUpPullDownConfig
ARM GAS  /tmp/ccRjpXhz.s 			page 82


     /tmp/ccRjpXhz.s:1521   .text.HAL_PWREx_DisablePullUpPullDownConfig:000000000000001c $d
     /tmp/ccRjpXhz.s:1526   .text.HAL_PWREx_EnableSRAM2ContentRetention:0000000000000000 $t
     /tmp/ccRjpXhz.s:1533   .text.HAL_PWREx_EnableSRAM2ContentRetention:0000000000000000 HAL_PWREx_EnableSRAM2ContentRetention
     /tmp/ccRjpXhz.s:1567   .text.HAL_PWREx_EnableSRAM2ContentRetention:000000000000001c $d
     /tmp/ccRjpXhz.s:1572   .text.HAL_PWREx_DisableSRAM2ContentRetention:0000000000000000 $t
     /tmp/ccRjpXhz.s:1579   .text.HAL_PWREx_DisableSRAM2ContentRetention:0000000000000000 HAL_PWREx_DisableSRAM2ContentRetention
     /tmp/ccRjpXhz.s:1613   .text.HAL_PWREx_DisableSRAM2ContentRetention:000000000000001c $d
     /tmp/ccRjpXhz.s:1618   .text.HAL_PWREx_EnablePVM1:0000000000000000 $t
     /tmp/ccRjpXhz.s:1625   .text.HAL_PWREx_EnablePVM1:0000000000000000 HAL_PWREx_EnablePVM1
     /tmp/ccRjpXhz.s:1659   .text.HAL_PWREx_EnablePVM1:000000000000001c $d
     /tmp/ccRjpXhz.s:1664   .text.HAL_PWREx_DisablePVM1:0000000000000000 $t
     /tmp/ccRjpXhz.s:1671   .text.HAL_PWREx_DisablePVM1:0000000000000000 HAL_PWREx_DisablePVM1
     /tmp/ccRjpXhz.s:1705   .text.HAL_PWREx_DisablePVM1:000000000000001c $d
     /tmp/ccRjpXhz.s:1710   .text.HAL_PWREx_EnablePVM2:0000000000000000 $t
     /tmp/ccRjpXhz.s:1717   .text.HAL_PWREx_EnablePVM2:0000000000000000 HAL_PWREx_EnablePVM2
     /tmp/ccRjpXhz.s:1751   .text.HAL_PWREx_EnablePVM2:000000000000001c $d
     /tmp/ccRjpXhz.s:1756   .text.HAL_PWREx_DisablePVM2:0000000000000000 $t
     /tmp/ccRjpXhz.s:1763   .text.HAL_PWREx_DisablePVM2:0000000000000000 HAL_PWREx_DisablePVM2
     /tmp/ccRjpXhz.s:1797   .text.HAL_PWREx_DisablePVM2:000000000000001c $d
     /tmp/ccRjpXhz.s:1802   .text.HAL_PWREx_EnablePVM3:0000000000000000 $t
     /tmp/ccRjpXhz.s:1809   .text.HAL_PWREx_EnablePVM3:0000000000000000 HAL_PWREx_EnablePVM3
     /tmp/ccRjpXhz.s:1843   .text.HAL_PWREx_EnablePVM3:000000000000001c $d
     /tmp/ccRjpXhz.s:1848   .text.HAL_PWREx_DisablePVM3:0000000000000000 $t
     /tmp/ccRjpXhz.s:1855   .text.HAL_PWREx_DisablePVM3:0000000000000000 HAL_PWREx_DisablePVM3
     /tmp/ccRjpXhz.s:1889   .text.HAL_PWREx_DisablePVM3:000000000000001c $d
     /tmp/ccRjpXhz.s:1894   .text.HAL_PWREx_EnablePVM4:0000000000000000 $t
     /tmp/ccRjpXhz.s:1901   .text.HAL_PWREx_EnablePVM4:0000000000000000 HAL_PWREx_EnablePVM4
     /tmp/ccRjpXhz.s:1935   .text.HAL_PWREx_EnablePVM4:000000000000001c $d
     /tmp/ccRjpXhz.s:1940   .text.HAL_PWREx_DisablePVM4:0000000000000000 $t
     /tmp/ccRjpXhz.s:1947   .text.HAL_PWREx_DisablePVM4:0000000000000000 HAL_PWREx_DisablePVM4
     /tmp/ccRjpXhz.s:1981   .text.HAL_PWREx_DisablePVM4:000000000000001c $d
     /tmp/ccRjpXhz.s:1986   .text.HAL_PWREx_ConfigPVM:0000000000000000 $t
     /tmp/ccRjpXhz.s:1993   .text.HAL_PWREx_ConfigPVM:0000000000000000 HAL_PWREx_ConfigPVM
     /tmp/ccRjpXhz.s:2416   .text.HAL_PWREx_ConfigPVM:000000000000029c $d
     /tmp/ccRjpXhz.s:2421   .text.HAL_PWREx_EnableLowPowerRunMode:0000000000000000 $t
     /tmp/ccRjpXhz.s:2428   .text.HAL_PWREx_EnableLowPowerRunMode:0000000000000000 HAL_PWREx_EnableLowPowerRunMode
     /tmp/ccRjpXhz.s:2462   .text.HAL_PWREx_EnableLowPowerRunMode:000000000000001c $d
     /tmp/ccRjpXhz.s:2467   .text.HAL_PWREx_DisableLowPowerRunMode:0000000000000000 $t
     /tmp/ccRjpXhz.s:2474   .text.HAL_PWREx_DisableLowPowerRunMode:0000000000000000 HAL_PWREx_DisableLowPowerRunMode
     /tmp/ccRjpXhz.s:2560   .text.HAL_PWREx_DisableLowPowerRunMode:0000000000000064 $d
     /tmp/ccRjpXhz.s:2567   .text.HAL_PWREx_EnterSTOP0Mode:0000000000000000 $t
     /tmp/ccRjpXhz.s:2574   .text.HAL_PWREx_EnterSTOP0Mode:0000000000000000 HAL_PWREx_EnterSTOP0Mode
     /tmp/ccRjpXhz.s:2657   .text.HAL_PWREx_EnterSTOP0Mode:000000000000004c $d
     /tmp/ccRjpXhz.s:2663   .text.HAL_PWREx_EnterSTOP1Mode:0000000000000000 $t
     /tmp/ccRjpXhz.s:2670   .text.HAL_PWREx_EnterSTOP1Mode:0000000000000000 HAL_PWREx_EnterSTOP1Mode
     /tmp/ccRjpXhz.s:2754   .text.HAL_PWREx_EnterSTOP1Mode:0000000000000050 $d
     /tmp/ccRjpXhz.s:2760   .text.HAL_PWREx_EnterSTOP2Mode:0000000000000000 $t
     /tmp/ccRjpXhz.s:2767   .text.HAL_PWREx_EnterSTOP2Mode:0000000000000000 HAL_PWREx_EnterSTOP2Mode
     /tmp/ccRjpXhz.s:2851   .text.HAL_PWREx_EnterSTOP2Mode:0000000000000050 $d
     /tmp/ccRjpXhz.s:2857   .text.HAL_PWREx_EnterSHUTDOWNMode:0000000000000000 $t
     /tmp/ccRjpXhz.s:2864   .text.HAL_PWREx_EnterSHUTDOWNMode:0000000000000000 HAL_PWREx_EnterSHUTDOWNMode
     /tmp/ccRjpXhz.s:2912   .text.HAL_PWREx_EnterSHUTDOWNMode:000000000000002c $d
     /tmp/ccRjpXhz.s:2918   .text.HAL_PWREx_PVD_PVM_IRQHandler:0000000000000000 $t
     /tmp/ccRjpXhz.s:2925   .text.HAL_PWREx_PVD_PVM_IRQHandler:0000000000000000 HAL_PWREx_PVD_PVM_IRQHandler
     /tmp/ccRjpXhz.s:3027   .text.HAL_PWREx_PVM1Callback:0000000000000000 HAL_PWREx_PVM1Callback
     /tmp/ccRjpXhz.s:3063   .text.HAL_PWREx_PVM2Callback:0000000000000000 HAL_PWREx_PVM2Callback
     /tmp/ccRjpXhz.s:3099   .text.HAL_PWREx_PVM3Callback:0000000000000000 HAL_PWREx_PVM3Callback
ARM GAS  /tmp/ccRjpXhz.s 			page 83


     /tmp/ccRjpXhz.s:3135   .text.HAL_PWREx_PVM4Callback:0000000000000000 HAL_PWREx_PVM4Callback
     /tmp/ccRjpXhz.s:3015   .text.HAL_PWREx_PVD_PVM_IRQHandler:0000000000000078 $d
     /tmp/ccRjpXhz.s:3020   .text.HAL_PWREx_PVM1Callback:0000000000000000 $t
     /tmp/ccRjpXhz.s:3056   .text.HAL_PWREx_PVM2Callback:0000000000000000 $t
     /tmp/ccRjpXhz.s:3092   .text.HAL_PWREx_PVM3Callback:0000000000000000 $t
     /tmp/ccRjpXhz.s:3128   .text.HAL_PWREx_PVM4Callback:0000000000000000 $t

UNDEFINED SYMBOLS
SystemCoreClock
HAL_PWR_PVDCallback
