module mem_wb(

	input clk,
	input [15:0] pc_out, bs_out, data_mem_out, alu_out,
	input [1:0] m8_sel,
	output reg [15:0] pc_out_wb, bs_out_wb, data_mem_out_wb, alu_out_wb,
	output reg [1:0] m8_sel_wb

);

	reg [15:0] pc_out_reg, bs_out_reg, data_mem_out_reg, alu_out_reg = 0;
	reg [1:0] m8_sel_reg = 0;
	
	always @ (posedge clk)
	begin
	
		
	
	end

endmodule
