INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hedhyw/Development/GraduateWork/MIPS/mips.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hedhyw/Development/GraduateWork/MIPS/mips.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hedhyw/Development/GraduateWork/MIPS/mips.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hedhyw/Development/GraduateWork/MIPS/mips.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hedhyw/Development/GraduateWork/MIPS/mips.srcs/sources_1/new/cntrl_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cntrl_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hedhyw/Development/GraduateWork/MIPS/mips.srcs/sim_1/new/cf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hedhyw/Development/GraduateWork/MIPS/mips.ip_user_files/bd/calc/ip/calc_alu_0_0/calc_alu_0_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calc_alu_0_0
INFO: [VRFC 10-311] analyzing module calc_alu_0_0_alu
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hedhyw/Development/GraduateWork/MIPS/mips.ip_user_files/bd/calc/ip/calc_mem_0_0/calc_mem_0_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calc_mem_0_0
INFO: [VRFC 10-311] analyzing module calc_mem_0_0_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hedhyw/Development/GraduateWork/MIPS/mips.ip_user_files/bd/calc/ip/calc_pc_0_0/calc_pc_0_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calc_pc_0_0
INFO: [VRFC 10-311] analyzing module calc_pc_0_0_pc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hedhyw/Development/GraduateWork/MIPS/mips.ip_user_files/bd/calc/ip/calc_cntrl_fsm_0_1/calc_cntrl_fsm_0_1_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calc_cntrl_fsm_0_1
INFO: [VRFC 10-311] analyzing module calc_cntrl_fsm_0_1_cntrl_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hedhyw/Development/GraduateWork/MIPS/mips.ip_user_files/bd/calc/ip/calc_cf_0_0/calc_cf_0_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calc_cf_0_0
INFO: [VRFC 10-311] analyzing module calc_cf_0_0_cf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hedhyw/Development/GraduateWork/MIPS/mips.ip_user_files/bd/calc/sim/calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hedhyw/Development/GraduateWork/MIPS/mips.srcs/sources_1/new/cpu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_test
