<!DOCTYPE html>
<!--
    ***************************************************************************
    ***************************************************************************
    ***************************************************************************
    ***************************************************************************
    ***************************************************************************
    DO NOT EDIT THIS FILE
    
    This file was generated from template '../documentation/registers.html.template'
    and register map registers-1.0.yaml, version 1.0
    by the script 'wuppercodegen', version: 0.8.0,
    using the following commandline:
    
    ../software/wuppercodegen/wuppercodegen/cli.py registers-1.0.yaml ../documentation/registers.html.template ../documentation/registers-1.0.html
    
    Please do NOT edit this file, but edit the source file at '../documentation/registers.html.template'
    
    ***************************************************************************
    ***************************************************************************
    ***************************************************************************
    ***************************************************************************
    ***************************************************************************
-->
<html>
<head>
<style>
table {
    width: 100%;
}
table, th, td {
    border: 1px solid black;
    border-collapse: collapse;
}
th, td {
    padding: 5px;
    vertical-align: top;
}
th {
    text-align: left;
}
.group {
    text-align: left;
    font-weight: bold;
}
.type, .range, .endpoints {
    text-align: center;
}
</style>
</head>

<body>
  <table>
    <tr>
      <th>Address</th>
      <th>PCIe</th>
      <th>Name</th>
      <th>Field</th>
      <th>Bits</th>
      <th>Type</th>
      <th>Description</th>
    </tr>
    <tr>
      <td colspan="7" class="group">Registers</td>
    </tr>
    <tr>
      <td colspan="7" class="group">Bar0</td>
    </tr>
    <tr>
      <td colspan="7" class="group">DMA_DESC</td>
    </tr>
    <tr>
      <td rowspan="2">0x0000</td>
      <td rowspan="2">0,1</td>
      <td rowspan="2">DMA_DESC_0</td>
      <td class="name">END_ADDRESS</td>
      <td class="range">127..64</td>
      <td class="type">W</td>
      <td class="desc">End Address</td>
    </tr>
    <tr>
      <td class="name">START_ADDRESS</td>
      <td class="range">63..0</td>
      <td class="type">W</td>
      <td class="desc">Start Address</td>
    </tr>
    <tr>
      <td rowspan="4">0x0010</td>
      <td rowspan="4">0,1</td>
      <td rowspan="4">DMA_DESC_0a</td>
      <td class="name">RD_POINTER</td>
      <td class="range">127..64</td>
      <td class="type">W</td>
      <td class="desc">PC Read Pointer</td>
    </tr>
    <tr>
      <td class="name">WRAP_AROUND</td>
      <td class="range">12</td>
      <td class="type">W</td>
      <td class="desc">Wrap around</td>
    </tr>
    <tr>
      <td class="name">READ_WRITE</td>
      <td class="range">11</td>
      <td class="type">W</td>
      <td class="desc">1: fromHost/ 0: toHost</td>
    </tr>
    <tr>
      <td class="name">NUM_WORDS</td>
      <td class="range">10..0</td>
      <td class="type">W</td>
      <td class="desc">Number of 32 bit words</td>
    </tr>
    <tr>
      <td colspan="7" class="group">...</td>
    </tr>
    <tr>
      <td rowspan="2">0x00E0</td>
      <td rowspan="2">0,1</td>
      <td rowspan="2">DMA_DESC_7</td>
      <td class="name">END_ADDRESS</td>
      <td class="range">127..64</td>
      <td class="type">W</td>
      <td class="desc">End Address</td>
    </tr>
    <tr>
      <td class="name">START_ADDRESS</td>
      <td class="range">63..0</td>
      <td class="type">W</td>
      <td class="desc">Start Address</td>
    </tr>
    <tr>
      <td rowspan="4">0x00F0</td>
      <td rowspan="4">0,1</td>
      <td rowspan="4">DMA_DESC_7a</td>
      <td class="name">RD_POINTER</td>
      <td class="range">127..64</td>
      <td class="type">W</td>
      <td class="desc">PC Read Pointer</td>
    </tr>
    <tr>
      <td class="name">WRAP_AROUND</td>
      <td class="range">12</td>
      <td class="type">W</td>
      <td class="desc">Wrap around</td>
    </tr>
    <tr>
      <td class="name">READ_WRITE</td>
      <td class="range">11</td>
      <td class="type">W</td>
      <td class="desc">1: fromHost/ 0: toHost</td>
    </tr>
    <tr>
      <td class="name">NUM_WORDS</td>
      <td class="range">10..0</td>
      <td class="type">W</td>
      <td class="desc">Number of 32 bit words</td>
    </tr>
    <tr>
      <td colspan="7" class="group">DMA_DESC_STATUS</td>
    </tr>
    <tr>
      <td rowspan="4">0x0200</td>
      <td rowspan="4">0,1</td>
      <td rowspan="4">DMA_DESC_STATUS_0</td>
      <td class="name">EVEN_PC</td>
      <td class="range">66</td>
      <td class="type">R</td>
      <td class="desc">Even address cycle PC</td>
    </tr>
    <tr>
      <td class="name">EVEN_DMA</td>
      <td class="range">65</td>
      <td class="type">R</td>
      <td class="desc">Even address cycle DMA</td>
    </tr>
    <tr>
      <td class="name">DESC_DONE</td>
      <td class="range">64</td>
      <td class="type">R</td>
      <td class="desc">Descriptor Done</td>
    </tr>
    <tr>
      <td class="name">CURRENT_ADDRESS</td>
      <td class="range">63..0</td>
      <td class="type">R</td>
      <td class="desc">Current Address</td>
    </tr>
    <tr>
      <td colspan="7" class="group">...</td>
    </tr>
    <tr>
      <td rowspan="4">0x0270</td>
      <td rowspan="4">0,1</td>
      <td rowspan="4">DMA_DESC_STATUS_7</td>
      <td class="name">EVEN_PC</td>
      <td class="range">66</td>
      <td class="type">R</td>
      <td class="desc">Even address cycle PC</td>
    </tr>
    <tr>
      <td class="name">EVEN_DMA</td>
      <td class="range">65</td>
      <td class="type">R</td>
      <td class="desc">Even address cycle DMA</td>
    </tr>
    <tr>
      <td class="name">DESC_DONE</td>
      <td class="range">64</td>
      <td class="type">R</td>
      <td class="desc">Descriptor Done</td>
    </tr>
    <tr>
      <td class="name">CURRENT_ADDRESS</td>
      <td class="range">63..0</td>
      <td class="type">R</td>
      <td class="desc">Current Address</td>
    </tr>
    <tr>
      <td rowspan="1">0x0300</td>
      <td rowspan="1">0,1</td>
      <td rowspan="1">BAR0_VALUE</td>
      <td class="name"></td>
      <td class="range">31..0</td>
      <td class="type">R</td>
      <td class="desc">Copy of BAR0 offset reg.</td>
    </tr>
    <tr>
      <td rowspan="1">0x0310</td>
      <td rowspan="1">0,1</td>
      <td rowspan="1">BAR1_VALUE</td>
      <td class="name"></td>
      <td class="range">31..0</td>
      <td class="type">R</td>
      <td class="desc">Copy of BAR1 offset reg.</td>
    </tr>
    <tr>
      <td rowspan="1">0x0320</td>
      <td rowspan="1">0,1</td>
      <td rowspan="1">BAR2_VALUE</td>
      <td class="name"></td>
      <td class="range">31..0</td>
      <td class="type">R</td>
      <td class="desc">Copy of BAR2 offset reg.</td>
    </tr>
    <tr>
      <td rowspan="1">0x0400</td>
      <td rowspan="1">0,1</td>
      <td rowspan="1">DMA_DESC_ENABLE</td>
      <td class="name"></td>
      <td class="range">7..0</td>
      <td class="type">W</td>
      <td class="desc">Enable descriptors 7:0. One bit per descriptor. Cleared when Descriptor is handled.</td>
    </tr>
    <tr>
      <td rowspan="1">0x0410</td>
      <td rowspan="1">0,1</td>
      <td rowspan="1">DMA_FIFO_FLUSH</td>
      <td class="name"></td>
      <td class="range">any</td>
      <td class="type">T</td>
      <td class="desc">Flush (reset). Any write clears the DMA Main output FIFO</td>
    </tr>
    <tr>
      <td rowspan="1">0x0420</td>
      <td rowspan="1">0,1</td>
      <td rowspan="1">DMA_RESET</td>
      <td class="name"></td>
      <td class="range">any</td>
      <td class="type">T</td>
      <td class="desc">Reset Wupper Core (DMA Controller FSMs)</td>
    </tr>
    <tr>
      <td rowspan="1">0x0430</td>
      <td rowspan="1">0,1</td>
      <td rowspan="1">SOFT_RESET</td>
      <td class="name"></td>
      <td class="range">any</td>
      <td class="type">T</td>
      <td class="desc">Global Software Reset. Any write resets applications, e.g. the Central Router.</td>
    </tr>
    <tr>
      <td rowspan="1">0x0440</td>
      <td rowspan="1">0,1</td>
      <td rowspan="1">REGISTER_RESET</td>
      <td class="name"></td>
      <td class="range">any</td>
      <td class="type">T</td>
      <td class="desc">Resets the register map to default values. Any write triggers this reset.</td>
    </tr>
    <tr>
      <td rowspan="2">0x0450</td>
      <td rowspan="2">0,1</td>
      <td rowspan="2">FROMHOST_FULL_THRESH</td>
      <td class="name">THRESHOLD_ASSERT</td>
      <td class="range">22..16</td>
      <td class="type">W</td>
      <td class="desc">Assert value of the FromHost programmable full flag</td>
    </tr>
    <tr>
      <td class="name">THRESHOLD_NEGATE</td>
      <td class="range">6..0</td>
      <td class="type">W</td>
      <td class="desc">Negate value of the FromHost programmalbe full flag</td>
    </tr>
    <tr>
      <td rowspan="2">0x0460</td>
      <td rowspan="2">0,1</td>
      <td rowspan="2">TOHOST_FULL_THRESH</td>
      <td class="name">THRESHOLD_ASSERT</td>
      <td class="range">27..16</td>
      <td class="type">W</td>
      <td class="desc">Assert value of the ToHost programmable full flag</td>
    </tr>
    <tr>
      <td class="name">THRESHOLD_NEGATE</td>
      <td class="range">11..0</td>
      <td class="type">W</td>
      <td class="desc">Negate value of the ToHost programmalbe full flag</td>
    </tr>
    <tr>
      <td colspan="7" class="group">Bar1</td>
    </tr>
    <tr>
      <td colspan="7" class="group">INT_VEC</td>
    </tr>
    <tr>
      <td rowspan="3">0x0000</td>
      <td rowspan="3">0,1</td>
      <td rowspan="3">INT_VEC_0</td>
      <td class="name">INT_CTRL</td>
      <td class="range">127..96</td>
      <td class="type">W</td>
      <td class="desc">Interrupt Control</td>
    </tr>
    <tr>
      <td class="name">INT_DATA</td>
      <td class="range">95..64</td>
      <td class="type">W</td>
      <td class="desc">Interrupt Data</td>
    </tr>
    <tr>
      <td class="name">INT_ADDRESS</td>
      <td class="range">64..0</td>
      <td class="type">W</td>
      <td class="desc">Interrupt Address</td>
    </tr>
    <tr>
      <td colspan="7" class="group">...</td>
    </tr>
    <tr>
      <td rowspan="3">0x0070</td>
      <td rowspan="3">0,1</td>
      <td rowspan="3">INT_VEC_7</td>
      <td class="name">INT_CTRL</td>
      <td class="range">127..96</td>
      <td class="type">W</td>
      <td class="desc">Interrupt Control</td>
    </tr>
    <tr>
      <td class="name">INT_DATA</td>
      <td class="range">95..64</td>
      <td class="type">W</td>
      <td class="desc">Interrupt Data</td>
    </tr>
    <tr>
      <td class="name">INT_ADDRESS</td>
      <td class="range">64..0</td>
      <td class="type">W</td>
      <td class="desc">Interrupt Address</td>
    </tr>
    <tr>
      <td rowspan="1">0x0100</td>
      <td rowspan="1">0,1</td>
      <td rowspan="1">INT_TAB_ENABLE</td>
      <td class="name"></td>
      <td class="range">7..0</td>
      <td class="type">W</td>
      <td class="desc">Interrupt Table enable<br/>Selectively enable Interrupts<br/></td>
    </tr>
    <tr>
      <td colspan="7" class="group">Bar2</td>
    </tr>
    <tr>
      <td colspan="7" class="group">Generic Board Information</td>
    </tr>
    <tr>
      <td rowspan="1">0x0000</td>
      <td rowspan="1">0</td>
      <td rowspan="1">REG_MAP_VERSION</td>
      <td class="name"></td>
      <td class="range">15..0</td>
      <td class="type">R</td>
      <td class="desc">Register Map Version, 1.0 formatted as 0x0100</td>
    </tr>
    <tr>
      <td rowspan="1">0x0010</td>
      <td rowspan="1">0</td>
      <td rowspan="1">BOARD_ID_TIMESTAMP</td>
      <td class="name"></td>
      <td class="range">39..0</td>
      <td class="type">R</td>
      <td class="desc">Board ID Date / Time in BCD format YYMMDDhhmm</td>
    </tr>
    <tr>
      <td rowspan="1">0x0020</td>
      <td rowspan="1">0</td>
      <td rowspan="1">BOARD_ID_SVN</td>
      <td class="name"></td>
      <td class="range">15..0</td>
      <td class="type">R</td>
      <td class="desc">Board ID SVN Revision</td>
    </tr>
    <tr>
      <td rowspan="1">0x0030</td>
      <td rowspan="1">0</td>
      <td rowspan="1">STATUS_LEDS</td>
      <td class="name"></td>
      <td class="range">7..0</td>
      <td class="type">W</td>
      <td class="desc">Board GPIO Leds</td>
    </tr>
    <tr>
      <td rowspan="2">0x0040</td>
      <td rowspan="2">0</td>
      <td rowspan="2">GENERIC_CONSTANTS</td>
      <td class="name">INTERRUPTS</td>
      <td class="range">15..8</td>
      <td class="type">R</td>
      <td class="desc">Number of Interrupts</td>
    </tr>
    <tr>
      <td class="name">DESCRIPTORS</td>
      <td class="range">7..0</td>
      <td class="type">R</td>
      <td class="desc">Number of Descriptors</td>
    </tr>
    <tr>
      <td rowspan="1">0x0050</td>
      <td rowspan="1">0</td>
      <td rowspan="1">CARD_TYPE</td>
      <td class="name"></td>
      <td class="range">63..0</td>
      <td class="type">R</td>
      <td class="desc">Card Type:<br/>  * 709 (0x2c5) VC709<br/>  * 710 (0x2c6) HTG710<br/>  * 711 (0x2c7) BNL711<br/></td>
    </tr>
    <tr>
      <td colspan="7" class="group">Application Specific</td>
    </tr>
    <tr>
      <td rowspan="1">0x1000</td>
      <td rowspan="1">0,1</td>
      <td rowspan="1">LFSR_SEED_0</td>
      <td class="name"></td>
      <td class="range">63..0</td>
      <td class="type">W</td>
      <td class="desc">Least significant 64 bits of the LFSR seed</td>
    </tr>
    <tr>
      <td rowspan="1">0x1010</td>
      <td rowspan="1">0,1</td>
      <td rowspan="1">LFSR_SEED_1</td>
      <td class="name"></td>
      <td class="range">63..0</td>
      <td class="type">W</td>
      <td class="desc">Bits 127 downto 64 of the LFSR seed</td>
    </tr>
    <tr>
      <td rowspan="1">0x1020</td>
      <td rowspan="1">0,1</td>
      <td rowspan="1">LFSR_SEED_2</td>
      <td class="name"></td>
      <td class="range">63..0</td>
      <td class="type">W</td>
      <td class="desc">Bits 191 downto 128 of the LFSR seed</td>
    </tr>
    <tr>
      <td rowspan="1">0x1030</td>
      <td rowspan="1">0,1</td>
      <td rowspan="1">LFSR_SEED_3</td>
      <td class="name"></td>
      <td class="range">63..0</td>
      <td class="type">W</td>
      <td class="desc">Bits 255 downto 192 of the LFSR seed</td>
    </tr>
    <tr>
      <td rowspan="1">0x1040</td>
      <td rowspan="1">0,1</td>
      <td rowspan="1">APP_MUX</td>
      <td class="name"></td>
      <td class="range">0..0</td>
      <td class="type">W</td>
      <td class="desc">Switch between multiplier or LFSR.<br/>  * 0 LFSR<br/>  * 1 Loopback<br/></td>
    </tr>
    <tr>
      <td rowspan="1">0x1050</td>
      <td rowspan="1">0,1</td>
      <td rowspan="1">LFSR_LOAD_SEED</td>
      <td class="name"></td>
      <td class="range">any</td>
      <td class="type">T</td>
      <td class="desc">Writing any value to this register triggers the LFSR module to reset to the LFSR_SEED value</td>
    </tr>
    <tr>
      <td rowspan="1">0x1060</td>
      <td rowspan="1">0,1</td>
      <td rowspan="1">APP_ENABLE</td>
      <td class="name"></td>
      <td class="range">0..0</td>
      <td class="type">W</td>
      <td class="desc">1 Enables LFSR module or Loopback (depending on APP_MUX)<br/>0 disable application<br/></td>
    </tr>
    <tr>
      <td colspan="7" class="group">House Keeping Controls And Monitors</td>
    </tr>
    <tr>
      <td rowspan="1">0x2300</td>
      <td rowspan="1">0</td>
      <td rowspan="1">MMCM_MAIN_PLL_LOCK</td>
      <td class="name"></td>
      <td class="range">0</td>
      <td class="type">R</td>
      <td class="desc">Main MMCM PLL Lock Status</td>
    </tr>
    <tr>
      <td rowspan="7">0x2310</td>
      <td rowspan="7">0</td>
      <td rowspan="7">I2C_WR</td>
      <td class="name">I2C_WREN</td>
      <td class="range">any</td>
      <td class="type">T</td>
      <td class="desc">Any write to this register triggers an I2C read or write sequence</td>
    </tr>
    <tr>
      <td class="name">I2C_FULL</td>
      <td class="range">25</td>
      <td class="type">R</td>
      <td class="desc">I2C FIFO full</td>
    </tr>
    <tr>
      <td class="name">WRITE_2BYTES</td>
      <td class="range">24</td>
      <td class="type">W</td>
      <td class="desc">Write two bytes</td>
    </tr>
    <tr>
      <td class="name">DATA_BYTE2</td>
      <td class="range">23..16</td>
      <td class="type">W</td>
      <td class="desc">Data byte 2</td>
    </tr>
    <tr>
      <td class="name">DATA_BYTE1</td>
      <td class="range">15..8</td>
      <td class="type">W</td>
      <td class="desc">Data byte 1</td>
    </tr>
    <tr>
      <td class="name">SLAVE_ADDRESS</td>
      <td class="range">7..1</td>
      <td class="type">W</td>
      <td class="desc">Slave address</td>
    </tr>
    <tr>
      <td class="name">READ_NOT_WRITE</td>
      <td class="range">0</td>
      <td class="type">W</td>
      <td class="desc">READ/<o>WRITE</o></td>
    </tr>
    <tr>
      <td rowspan="3">0x2320</td>
      <td rowspan="3">0</td>
      <td rowspan="3">I2C_RD</td>
      <td class="name">I2C_RDEN</td>
      <td class="range">any</td>
      <td class="type">T</td>
      <td class="desc">Any write to this register pops the last I2C data from the FIFO</td>
    </tr>
    <tr>
      <td class="name">I2C_EMPTY</td>
      <td class="range">8</td>
      <td class="type">R</td>
      <td class="desc">I2C FIFO Empty</td>
    </tr>
    <tr>
      <td class="name">I2C_DOUT</td>
      <td class="range">7..0</td>
      <td class="type">R</td>
      <td class="desc">I2C READ Data</td>
    </tr>
    <tr>
      <td rowspan="1">0x2330</td>
      <td rowspan="1">0</td>
      <td rowspan="1">FPGA_CORE_TEMP</td>
      <td class="name"></td>
      <td class="range">11..0</td>
      <td class="type">R</td>
      <td class="desc">XADC temperature monitor for the FPGA CORE<br/>for Virtex7<br/>temp (C)= ((FPGA_CORE_TEMP* 503.975)/4096)-273.15<br/>for Kintex Ultrascale<br/>temp (C)= ((FPGA_CORE_TEMP* 502.9098)/4096)-273.8195<br/></td>
    </tr>
    <tr>
      <td rowspan="1">0x2340</td>
      <td rowspan="1">0</td>
      <td rowspan="1">FPGA_CORE_VCCINT</td>
      <td class="name"></td>
      <td class="range">11..0</td>
      <td class="type">R</td>
      <td class="desc">XADC voltage measurement VCCINT = (FPGA_CORE_VCCINT *3.0)/4096</td>
    </tr>
    <tr>
      <td rowspan="1">0x2350</td>
      <td rowspan="1">0</td>
      <td rowspan="1">FPGA_CORE_VCCAUX</td>
      <td class="name"></td>
      <td class="range">11..0</td>
      <td class="type">R</td>
      <td class="desc">XADC voltage measurement VCCAUX = (FPGA_CORE_VCCAUX *3.0)/4096</td>
    </tr>
    <tr>
      <td rowspan="1">0x2360</td>
      <td rowspan="1">0</td>
      <td rowspan="1">FPGA_CORE_VCCBRAM</td>
      <td class="name"></td>
      <td class="range">11..0</td>
      <td class="type">R</td>
      <td class="desc">XADC voltage measurement VCCBRAM = (FPGA_CORE_VCCBRAM *3.0)/4096</td>
    </tr>
    <tr>
      <td rowspan="1">0x2370</td>
      <td rowspan="1">0,1</td>
      <td rowspan="1">FPGA_DNA</td>
      <td class="name"></td>
      <td class="range">63..0</td>
      <td class="type">R</td>
      <td class="desc">Unique identifier of the FPGA</td>
    </tr>
    <tr>
      <td rowspan="1">0x2800</td>
      <td rowspan="1">0</td>
      <td rowspan="1">INT_TEST_4</td>
      <td class="name"></td>
      <td class="range">any</td>
      <td class="type">T</td>
      <td class="desc">Fire a test MSIx interrupt #4</td>
    </tr>
    <tr>
      <td rowspan="1">0x2810</td>
      <td rowspan="1">0</td>
      <td rowspan="1">INT_TEST_5</td>
      <td class="name"></td>
      <td class="range">any</td>
      <td class="type">T</td>
      <td class="desc">Fire a test MSIx interrupt #5</td>
    </tr>
    <tr>
      <td colspan="7" class="group">Wishbone</td>
    </tr>
    <tr>
      <td rowspan="2">0x4000</td>
      <td rowspan="2">0</td>
      <td rowspan="2">WISHBONE_CONTROL</td>
      <td class="name">WRITE_NOT_READ</td>
      <td class="range">32</td>
      <td class="type">W</td>
      <td class="desc">wishbone write command wishbone read command</td>
    </tr>
    <tr>
      <td class="name">ADDRESS</td>
      <td class="range">31..0</td>
      <td class="type">W</td>
      <td class="desc">Slave address for Wishbone bus</td>
    </tr>
    <tr>
      <td rowspan="3">0x4010</td>
      <td rowspan="3">0</td>
      <td rowspan="3">WISHBONE_WRITE</td>
      <td class="name">WRITE_ENABLE</td>
      <td class="range">any</td>
      <td class="type">T</td>
      <td class="desc">Any write to this register triggers a write to the Wupper to Wishbone fifo</td>
    </tr>
    <tr>
      <td class="name">FULL</td>
      <td class="range">32</td>
      <td class="type">R</td>
      <td class="desc">Wishbone</td>
    </tr>
    <tr>
      <td class="name">DATA</td>
      <td class="range">31..0</td>
      <td class="type">W</td>
      <td class="desc">Wishbone</td>
    </tr>
    <tr>
      <td rowspan="3">0x4020</td>
      <td rowspan="3">0</td>
      <td rowspan="3">WISHBONE_READ</td>
      <td class="name">READ_ENABLE</td>
      <td class="range">any</td>
      <td class="type">T</td>
      <td class="desc">Any write to this register triggers a read from the Wishbone to Wupper fifo</td>
    </tr>
    <tr>
      <td class="name">EMPTY</td>
      <td class="range">32</td>
      <td class="type">R</td>
      <td class="desc">Indicates that the Wishbone to Wupper fifo is empty</td>
    </tr>
    <tr>
      <td class="name">DATA</td>
      <td class="range">31..0</td>
      <td class="type">R</td>
      <td class="desc">Wishbone read data</td>
    </tr>
    <tr>
      <td rowspan="5">0x4030</td>
      <td rowspan="5">0</td>
      <td rowspan="5">WISHBONE_STATUS</td>
      <td class="name">INT</td>
      <td class="range">4</td>
      <td class="type">R</td>
      <td class="desc">interrupt</td>
    </tr>
    <tr>
      <td class="name">RETRY</td>
      <td class="range">3</td>
      <td class="type">R</td>
      <td class="desc">Interface is not ready to accept data cycle should be retried</td>
    </tr>
    <tr>
      <td class="name">STALL</td>
      <td class="range">2</td>
      <td class="type">R</td>
      <td class="desc">When pipelined mode slave can't accept additional transactions in its queue</td>
    </tr>
    <tr>
      <td class="name">ACKNOWLEDGE</td>
      <td class="range">1</td>
      <td class="type">R</td>
      <td class="desc">Indicates the termination of a normal bus cycle</td>
    </tr>
    <tr>
      <td class="name">ERROR</td>
      <td class="range">0</td>
      <td class="type">R</td>
      <td class="desc">Address not mapped by the crossbar</td>
    </tr>
    <tr>
      <td colspan="7" class="group">Interlaken</td>
    </tr>
    <tr>
      <td rowspan="1">0x5000</td>
      <td rowspan="1">0</td>
      <td rowspan="1">INTERLAKEN_PACKET_LENGTH</td>
      <td class="name"></td>
      <td class="range">15..0</td>
      <td class="type">W</td>
      <td class="desc">Packet length for fromhost packet (to Interlaken)</td>
    </tr>
    <tr>
      <td rowspan="3">0x5010</td>
      <td rowspan="3">0</td>
      <td rowspan="3">INTERLAKEN_CONTROL_STATUS</td>
      <td class="name">TRANSCEIVER_RESET</td>
      <td class="range">any</td>
      <td class="type">T</td>
      <td class="desc">Any write to this register triggers a transceiver reset</td>
    </tr>
    <tr>
      <td class="name">DECODER_LOCK</td>
      <td class="range">1</td>
      <td class="type">R</td>
      <td class="desc">Decoder lock indication</td>
    </tr>
    <tr>
      <td class="name">DESCRAMBLER_LOCK</td>
      <td class="range">0</td>
      <td class="type">R</td>
      <td class="desc">Descrambler lock indication</td>
    </tr>
    <tr>
      <td rowspan="2">0x5020</td>
      <td rowspan="2">0</td>
      <td rowspan="2">SFP_TRANSCEIVER_STATUS</td>
      <td class="name">TX_FAULT</td>
      <td class="range">7..4</td>
      <td class="type">R</td>
      <td class="desc">SFP transceiver TX fault indication</td>
    </tr>
    <tr>
      <td class="name">RX_LOS</td>
      <td class="range">3..0</td>
      <td class="type">R</td>
      <td class="desc">Loss of signal indication</td>
    </tr>
    <tr>
      <td colspan="7" class="group">Monitorsections</td>
    </tr>
    <tr>
      <td rowspan="1">0x0000</td>
      <td rowspan="1">0,1</td>
      <td rowspan="1">GenericBoardInformation</td>
      <td class="name"></td>
      <td class="range">0..0</td>
      <td class="type">R</td>
      <td class="desc">None</td>
    </tr>
    <tr>
      <td rowspan="1">0x0010</td>
      <td rowspan="1">0,1</td>
      <td rowspan="1">HouseKeepingControlsAndMonitors</td>
      <td class="name"></td>
      <td class="range">0..0</td>
      <td class="type">R</td>
      <td class="desc">None</td>
    </tr>
    <tr>
      <td rowspan="1">0x0020</td>
      <td rowspan="1">0,1</td>
      <td rowspan="1">Wishbone</td>
      <td class="name"></td>
      <td class="range">0..0</td>
      <td class="type">R</td>
      <td class="desc">None</td>
    </tr>
    <tr>
      <td rowspan="1">0x0030</td>
      <td rowspan="1">0,1</td>
      <td rowspan="1">Interlaken</td>
      <td class="name"></td>
      <td class="range">0..0</td>
      <td class="type">R</td>
      <td class="desc">None</td>
    </tr>
  </table>

</body>
</html>