Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Oct 30 20:51:22 2025
| Host         : LAPTOP-PrashanthPai running 64-bit major release  (build 9200)
| Command      : report_drc -file flip_flop_demo_drc_routed.rpt -pb flip_flop_demo_drc_routed.pb -rpx flip_flop_demo_drc_routed.rpx
| Design       : flip_flop_demo
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_flip_flop_demo
      Design limits: <entire design considered>
           Ruledeck: default
             Max checks: <unlimited>
             Checks found: 1
+--------+----------+--------------------+--------+
| Rule   | Severity | Description        | Checks |
+--------+----------+--------------------+--------+
| ZPS7-1 | Warning  | PS7 block required | 1      |
+--------+----------+--------------------+--------+

2. REPORT DETAILS
-----------------
ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


