read -sv run_verilog_mid/adder_32b_10_80_bc635b70d7ce3a4ad1495b270d1ecdde.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_80_bc635b70d7ce3a4ad1495b270d1ecdde_yosys.v
