// Seed: 3900138525
module module_0 (
    output tri1 id_0,
    output tri0 id_1,
    output wor id_2,
    output tri0 id_3,
    output wire id_4,
    input supply0 id_5,
    input tri1 id_6
);
  id_8 :
  assert property (@(posedge id_8) id_8)
  else $unsigned(19);
  ;
  assign id_0 = -1'b0;
  logic [1 'b0 : (  -1  )] id_9;
  wire id_10;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input wand id_2,
    input wor id_3,
    output wire id_4,
    inout wand id_5,
    input tri id_6,
    input uwire id_7,
    input supply1 id_8,
    input supply0 id_9
);
  wire id_11;
  assign id_5 = $realtime;
  module_0 modCall_1 (
      id_4,
      id_5,
      id_5,
      id_4,
      id_4,
      id_1,
      id_8
  );
endmodule
