#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sun Jun 25 23:42:50 2017
# Process ID: 3936
# Current directory: C:/Users/guilh/Desktop/Vivado/projeto_fish
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9832 C:\Users\guilh\Desktop\Vivado\projeto_fish\projeto_fish.xpr
# Log file: C:/Users/guilh/Desktop/Vivado/projeto_fish/vivado.log
# Journal file: C:/Users/guilh/Desktop/Vivado/projeto_fish\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/guilh/Desktop/Vivado/projeto_fish/projeto_fish.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 727.555 ; gain = 128.301
remove_files  C:/Users/guilh/Desktop/Vivado/projeto_fish/projeto_fish.srcs/sources_1/new/Circuito_Multiplicador.vhd
remove_files  C:/Users/guilh/Desktop/Vivado/projeto_fish/projeto_fish.srcs/sources_1/new/Complemento_2.vhd
remove_files  C:/Users/guilh/Desktop/Vivado/projeto_fish/projeto_fish.srcs/sources_1/imports/new/somadorCompleto.vhd
remove_files  C:/Users/guilh/Desktop/Vivado/projeto_fish/projeto_fish.srcs/sources_1/imports/new/meio_somador.vhd
remove_files  C:/Users/guilh/Desktop/Vivado/projeto_fish/projeto_fish.srcs/sources_1/new/GrauPolinomio.vhd
remove_files  C:/Users/guilh/Desktop/Vivado/projeto_fish/projeto_fish.srcs/sources_1/new/ValorPolinomio.vhd
update_compile_order -fileset sim_1
remove_files  C:/Users/guilh/Desktop/Vivado/projeto_fish/projeto_fish.srcs/sources_1/new/polinomios.vhd
close [ open C:/Users/guilh/Desktop/Vivado/projeto_fish/projeto_fish.srcs/sources_1/new/Circuito_Aritimetico.vhd w ]
add_files C:/Users/guilh/Desktop/Vivado/projeto_fish/projeto_fish.srcs/sources_1/new/Circuito_Aritimetico.vhd
set_property top Circuito_Aritimetico [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Circuito_Aritimetico' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/guilh/Desktop/Vivado/projeto_fish/projeto_fish.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Circuito_Aritimetico_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/guilh/Desktop/Vivado/projeto_fish/projeto_fish.srcs/sources_1/new/Circuito_Aritimetico.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Circuito_Aritimetico
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/guilh/Desktop/Vivado/projeto_fish/projeto_fish.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 56abbe35f343487ca8bc204a0061ea2e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Circuito_Aritimetico_behav xil_defaultlib.Circuito_Aritimetico -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.circuito_aritimetico
Built simulation snapshot Circuito_Aritimetico_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/guilh/Desktop/Vivado/projeto_fish/projeto_fish.sim/sim_1/behav/xsim.dir/Circuito_Aritimetico_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/guilh/Desktop/Vivado/projeto_fish/projeto_fish.sim/sim_1/behav/xsim.dir/Circuito_Aritimetico_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Jun 26 01:39:15 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Jun 26 01:39:15 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 764.926 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/guilh/Desktop/Vivado/projeto_fish/projeto_fish.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Circuito_Aritimetico_behav -key {Behavioral:sim_1:Functional:Circuito_Aritimetico} -tclbatch {Circuito_Aritimetico.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source Circuito_Aritimetico.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Circuito_Aritimetico_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 770.582 ; gain = 5.656
add_force {/Circuito_Aritimetico/Coef_0_1[3]} -radix bin {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/Circuito_Aritimetico/Coef_0_1[2]} -radix bin {0 0ns} {1 100000ps} -repeat_every 200000ps
add_force {/Circuito_Aritimetico/Coef_0_1[1]} -radix bin {0 0ns} {1 200000ps} -repeat_every 400000ps
add_force {/Circuito_Aritimetico/Coef_0_1[0]} -radix bin {0 0ns} {1 400000ps} -repeat_every 800000ps
add_force {/Circuito_Aritimetico/Coef_1_1[3]} -radix bin {0 0ns} {1 800000ps} -repeat_every 1600000ps
add_force {/Circuito_Aritimetico/Coef_1_1[2]} -radix bin {0 0ns} {1 1600000ps} -repeat_every 3200000ps
add_force {/Circuito_Aritimetico/Coef_1_1[1]} -radix bin {0 0ns} {1 3200000ps} -repeat_every 6400000ps
add_force {/Circuito_Aritimetico/Coef_1_1[0]} -radix bin {0 0ns} {1 6400000ps} -repeat_every 12800000ps
add_force {/Circuito_Aritimetico/Coef_0_1} -radix bin {0000 0ns} {1111 50000ps} -repeat_every 100000ps
FATAL_ERROR: Vivado Simulator kernel has discovered an exceptional condition from which it cannot recover. Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
Time: 1 us  Iteration: 0
ERROR: unknown error occurred
add_force {/Circuito_Aritimetico/Coef_0_1} -radix bin {0000 0ns} {1111 50000ps} -repeat_every 100000ps
