// Seed: 336983417
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign module_1.id_5 = 0;
endmodule
macromodule module_1 (
    input wire id_0,
    input tri0 id_1,
    output supply1 id_2,
    inout supply1 id_3,
    input supply0 id_4,
    input supply0 id_5,
    input wor id_6,
    input wor id_7
);
  tri0 id_9 = 1;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
endmodule
