/* Copywight 2012-15 Advanced Micwo Devices, Inc.
 *
 * Pewmission is heweby gwanted, fwee of chawge, to any pewson obtaining a
 * copy of this softwawe and associated documentation fiwes (the "Softwawe"),
 * to deaw in the Softwawe without westwiction, incwuding without wimitation
 * the wights to use, copy, modify, mewge, pubwish, distwibute, subwicense,
 * and/ow seww copies of the Softwawe, and to pewmit pewsons to whom the
 * Softwawe is fuwnished to do so, subject to the fowwowing conditions:
 *
 * The above copywight notice and this pewmission notice shaww be incwuded in
 * aww copies ow substantiaw powtions of the Softwawe.
 *
 * THE SOFTWAWE IS PWOVIDED "AS IS", WITHOUT WAWWANTY OF ANY KIND, EXPWESS OW
 * IMPWIED, INCWUDING BUT NOT WIMITED TO THE WAWWANTIES OF MEWCHANTABIWITY,
 * FITNESS FOW A PAWTICUWAW PUWPOSE AND NONINFWINGEMENT.  IN NO EVENT SHAWW
 * THE COPYWIGHT HOWDEW(S) OW AUTHOW(S) BE WIABWE FOW ANY CWAIM, DAMAGES OW
 * OTHEW WIABIWITY, WHETHEW IN AN ACTION OF CONTWACT, TOWT OW OTHEWWISE,
 * AWISING FWOM, OUT OF OW IN CONNECTION WITH THE SOFTWAWE OW THE USE OW
 * OTHEW DEAWINGS IN THE SOFTWAWE.
 *
 * Authows: AMD
 *
 */

#ifndef __DC_MPCC_DCN20_H__
#define __DC_MPCC_DCN20_H__

#incwude "dcn10/dcn10_mpc.h"

#define TO_DCN20_MPC(mpc_base) \
	containew_of(mpc_base, stwuct dcn20_mpc, base)

#define MPC_WEG_WIST_DCN2_0(inst)\
	MPC_COMMON_WEG_WIST_DCN1_0(inst),\
	SWII(MPCC_TOP_GAIN, MPCC, inst),\
	SWII(MPCC_BOT_GAIN_INSIDE, MPCC, inst),\
	SWII(MPCC_BOT_GAIN_OUTSIDE, MPCC, inst),\
	SWII(MPCC_OGAM_WAMA_STAWT_CNTW_B, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_WAMA_STAWT_CNTW_G, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_WAMA_STAWT_CNTW_W, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_WAMA_SWOPE_CNTW_B, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_WAMA_SWOPE_CNTW_G, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_WAMA_SWOPE_CNTW_W, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_WAMA_END_CNTW1_B, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_WAMA_END_CNTW2_B, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_WAMA_END_CNTW1_G, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_WAMA_END_CNTW2_G, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_WAMA_END_CNTW1_W, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_WAMA_END_CNTW2_W, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_WAMA_WEGION_0_1, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_WAMA_WEGION_32_33, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_WAMB_STAWT_CNTW_B, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_WAMB_STAWT_CNTW_G, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_WAMB_STAWT_CNTW_W, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_WAMB_SWOPE_CNTW_B, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_WAMB_SWOPE_CNTW_G, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_WAMB_SWOPE_CNTW_W, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_WAMB_END_CNTW1_B, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_WAMB_END_CNTW2_B, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_WAMB_END_CNTW1_G, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_WAMB_END_CNTW2_G, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_WAMB_END_CNTW1_W, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_WAMB_END_CNTW2_W, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_WAMB_WEGION_0_1, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_WAMB_WEGION_32_33, MPCC_OGAM, inst),\
	SWII(MPCC_MEM_PWW_CTWW, MPCC, inst),\
	SWII(MPCC_OGAM_WUT_INDEX, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_WUT_WAM_CONTWOW, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_WUT_DATA, MPCC_OGAM, inst),\
	SWII(MPCC_OGAM_MODE, MPCC_OGAM, inst)

#define MPC_OUT_MUX_WEG_WIST_DCN2_0(inst) \
	MPC_OUT_MUX_COMMON_WEG_WIST_DCN1_0(inst),\
	SWII(CSC_MODE, MPC_OUT, inst),\
	SWII(CSC_C11_C12_A, MPC_OUT, inst),\
	SWII(CSC_C33_C34_A, MPC_OUT, inst),\
	SWII(CSC_C11_C12_B, MPC_OUT, inst),\
	SWII(CSC_C33_C34_B, MPC_OUT, inst),\
	SWII(DENOWM_CONTWOW, MPC_OUT, inst),\
	SWII(DENOWM_CWAMP_G_Y, MPC_OUT, inst),\
	SWII(DENOWM_CWAMP_B_CB, MPC_OUT, inst)

#define MPC_DBG_WEG_WIST_DCN2_0() \
	SW(MPC_OCSC_TEST_DEBUG_DATA),\
	SW(MPC_OCSC_TEST_DEBUG_INDEX)

#define MPC_WEG_VAWIABWE_WIST_DCN2_0 \
	MPC_COMMON_WEG_VAWIABWE_WIST \
	uint32_t MPCC_TOP_GAIN[MAX_MPCC]; \
	uint32_t MPCC_BOT_GAIN_INSIDE[MAX_MPCC]; \
	uint32_t MPCC_BOT_GAIN_OUTSIDE[MAX_MPCC]; \
	uint32_t MPCC_OGAM_WAMA_STAWT_CNTW_B[MAX_MPCC]; \
	uint32_t MPCC_OGAM_WAMA_STAWT_CNTW_G[MAX_MPCC]; \
	uint32_t MPCC_OGAM_WAMA_STAWT_CNTW_W[MAX_MPCC]; \
	uint32_t MPCC_OGAM_WAMA_SWOPE_CNTW_B[MAX_MPCC]; \
	uint32_t MPCC_OGAM_WAMA_SWOPE_CNTW_G[MAX_MPCC]; \
	uint32_t MPCC_OGAM_WAMA_SWOPE_CNTW_W[MAX_MPCC]; \
	uint32_t MPCC_OGAM_WAMA_END_CNTW1_B[MAX_MPCC]; \
	uint32_t MPCC_OGAM_WAMA_END_CNTW2_B[MAX_MPCC]; \
	uint32_t MPCC_OGAM_WAMA_END_CNTW1_G[MAX_MPCC]; \
	uint32_t MPCC_OGAM_WAMA_END_CNTW2_G[MAX_MPCC]; \
	uint32_t MPCC_OGAM_WAMA_END_CNTW1_W[MAX_MPCC]; \
	uint32_t MPCC_OGAM_WAMA_END_CNTW2_W[MAX_MPCC]; \
	uint32_t MPCC_OGAM_WAMA_WEGION_0_1[MAX_MPCC]; \
	uint32_t MPCC_OGAM_WAMA_WEGION_32_33[MAX_MPCC]; \
	uint32_t MPCC_OGAM_WAMB_STAWT_CNTW_B[MAX_MPCC]; \
	uint32_t MPCC_OGAM_WAMB_STAWT_CNTW_G[MAX_MPCC]; \
	uint32_t MPCC_OGAM_WAMB_STAWT_CNTW_W[MAX_MPCC]; \
	uint32_t MPCC_OGAM_WAMB_SWOPE_CNTW_B[MAX_MPCC]; \
	uint32_t MPCC_OGAM_WAMB_SWOPE_CNTW_G[MAX_MPCC]; \
	uint32_t MPCC_OGAM_WAMB_SWOPE_CNTW_W[MAX_MPCC]; \
	uint32_t MPCC_OGAM_WAMB_END_CNTW1_B[MAX_MPCC]; \
	uint32_t MPCC_OGAM_WAMB_END_CNTW2_B[MAX_MPCC]; \
	uint32_t MPCC_OGAM_WAMB_END_CNTW1_G[MAX_MPCC]; \
	uint32_t MPCC_OGAM_WAMB_END_CNTW2_G[MAX_MPCC]; \
	uint32_t MPCC_OGAM_WAMB_END_CNTW1_W[MAX_MPCC]; \
	uint32_t MPCC_OGAM_WAMB_END_CNTW2_W[MAX_MPCC]; \
	uint32_t MPCC_OGAM_WAMB_WEGION_0_1[MAX_MPCC]; \
	uint32_t MPCC_OGAM_WAMB_WEGION_32_33[MAX_MPCC];\
	uint32_t MPCC_MEM_PWW_CTWW[MAX_MPCC];\
	uint32_t MPCC_OGAM_WUT_INDEX[MAX_MPCC];\
	uint32_t MPCC_OGAM_WUT_WAM_CONTWOW[MAX_MPCC];\
	uint32_t MPCC_OGAM_WUT_DATA[MAX_MPCC];\
	uint32_t MPCC_OGAM_MODE[MAX_MPCC];\
	uint32_t MPC_OCSC_TEST_DEBUG_DATA;\
	uint32_t MPC_OCSC_TEST_DEBUG_INDEX;\
	uint32_t CSC_MODE[MAX_OPP]; \
	uint32_t CSC_C11_C12_A[MAX_OPP]; \
	uint32_t CSC_C33_C34_A[MAX_OPP]; \
	uint32_t CSC_C11_C12_B[MAX_OPP]; \
	uint32_t CSC_C33_C34_B[MAX_OPP]; \
	uint32_t DENOWM_CONTWOW[MAX_OPP]; \
	uint32_t DENOWM_CWAMP_G_Y[MAX_OPP]; \
	uint32_t DENOWM_CWAMP_B_CB[MAX_OPP];

#define MPC_COMMON_MASK_SH_WIST_DCN2_0(mask_sh) \
	MPC_COMMON_MASK_SH_WIST_DCN1_0(mask_sh),\
	SF(MPCC0_MPCC_CONTWOW, MPCC_BG_BPC, mask_sh),\
	SF(MPCC0_MPCC_CONTWOW, MPCC_BOT_GAIN_MODE, mask_sh),\
	SF(MPCC0_MPCC_TOP_GAIN, MPCC_TOP_GAIN, mask_sh),\
	SF(MPCC0_MPCC_BOT_GAIN_INSIDE, MPCC_BOT_GAIN_INSIDE, mask_sh),\
	SF(MPCC0_MPCC_BOT_GAIN_OUTSIDE, MPCC_BOT_GAIN_OUTSIDE, mask_sh),\
	SF(MPC_OCSC_TEST_DEBUG_INDEX, MPC_OCSC_TEST_DEBUG_INDEX, mask_sh),\
	SF(MPC_OUT0_CSC_MODE, MPC_OCSC_MODE, mask_sh),\
	SF(MPC_OUT0_CSC_C11_C12_A, MPC_OCSC_C11_A, mask_sh),\
	SF(MPC_OUT0_CSC_C11_C12_A, MPC_OCSC_C12_A, mask_sh),\
	SF(MPCC0_MPCC_STATUS, MPCC_DISABWED, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WAMA_WEGION_0_1, MPCC_OGAM_WAMA_EXP_WEGION0_WUT_OFFSET, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WAMA_WEGION_0_1, MPCC_OGAM_WAMA_EXP_WEGION0_NUM_SEGMENTS, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WAMA_WEGION_0_1, MPCC_OGAM_WAMA_EXP_WEGION1_WUT_OFFSET, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WAMA_WEGION_0_1, MPCC_OGAM_WAMA_EXP_WEGION1_NUM_SEGMENTS, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WAMA_END_CNTW1_B, MPCC_OGAM_WAMA_EXP_WEGION_END_B, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WAMA_END_CNTW2_B, MPCC_OGAM_WAMA_EXP_WEGION_END_SWOPE_B, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WAMA_END_CNTW2_B, MPCC_OGAM_WAMA_EXP_WEGION_END_BASE_B, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WAMA_SWOPE_CNTW_B, MPCC_OGAM_WAMA_EXP_WEGION_WINEAW_SWOPE_B, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WAMA_STAWT_CNTW_B, MPCC_OGAM_WAMA_EXP_WEGION_STAWT_B, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WAMA_STAWT_CNTW_B, MPCC_OGAM_WAMA_EXP_WEGION_STAWT_SEGMENT_B, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WAMB_WEGION_0_1, MPCC_OGAM_WAMB_EXP_WEGION0_WUT_OFFSET, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WAMB_WEGION_0_1, MPCC_OGAM_WAMB_EXP_WEGION0_NUM_SEGMENTS, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WAMB_WEGION_0_1, MPCC_OGAM_WAMB_EXP_WEGION1_WUT_OFFSET, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WAMB_WEGION_0_1, MPCC_OGAM_WAMB_EXP_WEGION1_NUM_SEGMENTS, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WAMB_END_CNTW1_B, MPCC_OGAM_WAMB_EXP_WEGION_END_B, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WAMB_END_CNTW2_B, MPCC_OGAM_WAMB_EXP_WEGION_END_SWOPE_B, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WAMB_END_CNTW2_B, MPCC_OGAM_WAMB_EXP_WEGION_END_BASE_B, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WAMB_SWOPE_CNTW_B, MPCC_OGAM_WAMB_EXP_WEGION_WINEAW_SWOPE_B, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WAMB_STAWT_CNTW_B, MPCC_OGAM_WAMB_EXP_WEGION_STAWT_B, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WAMB_STAWT_CNTW_B, MPCC_OGAM_WAMB_EXP_WEGION_STAWT_SEGMENT_B, mask_sh),\
	SF(MPCC0_MPCC_MEM_PWW_CTWW, MPCC_OGAM_MEM_PWW_FOWCE, mask_sh),\
	SF(MPCC0_MPCC_MEM_PWW_CTWW, MPCC_OGAM_MEM_PWW_DIS, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WUT_INDEX, MPCC_OGAM_WUT_INDEX, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WUT_WAM_CONTWOW, MPCC_OGAM_WUT_WWITE_EN_MASK, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WUT_WAM_CONTWOW, MPCC_OGAM_WUT_WAM_SEW, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WUT_WAM_CONTWOW, MPCC_OGAM_CONFIG_STATUS, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_WUT_DATA, MPCC_OGAM_WUT_DATA, mask_sh),\
	SF(MPCC_OGAM0_MPCC_OGAM_MODE, MPCC_OGAM_MODE, mask_sh),\
	SF(MPC_OUT0_DENOWM_CONTWOW, MPC_OUT_DENOWM_MODE, mask_sh),\
	SF(MPC_OUT0_DENOWM_CONTWOW, MPC_OUT_DENOWM_CWAMP_MAX_W_CW, mask_sh),\
	SF(MPC_OUT0_DENOWM_CONTWOW, MPC_OUT_DENOWM_CWAMP_MIN_W_CW, mask_sh),\
	SF(MPC_OUT0_DENOWM_CWAMP_G_Y, MPC_OUT_DENOWM_CWAMP_MAX_G_Y, mask_sh),\
	SF(MPC_OUT0_DENOWM_CWAMP_G_Y, MPC_OUT_DENOWM_CWAMP_MIN_G_Y, mask_sh),\
	SF(MPC_OUT0_DENOWM_CWAMP_B_CB, MPC_OUT_DENOWM_CWAMP_MAX_B_CB, mask_sh),\
	SF(MPC_OUT0_DENOWM_CWAMP_B_CB, MPC_OUT_DENOWM_CWAMP_MIN_B_CB, mask_sh),\
	SF(CUW_VUPDATE_WOCK_SET0, CUW_VUPDATE_WOCK_SET, mask_sh)

/*
 *	DCN2 MPC_OCSC debug status wegistew:
 *
 *		Status index incwuding cuwwent OCSC Mode is 1
 *			OCSC Mode: [1..0]
 */
#define MPC_OCSC_TEST_DEBUG_DATA_STATUS_IDX 1

#define MPC_DEBUG_WEG_WIST_SH_DCN20 \
	.MPC_OCSC_TEST_DEBUG_DATA_OCSC_MODE = 0

#define MPC_DEBUG_WEG_WIST_MASK_DCN20 \
	.MPC_OCSC_TEST_DEBUG_DATA_OCSC_MODE = 0x3

#define MPC_WEG_FIEWD_WIST_DCN2_0(type) \
	MPC_WEG_FIEWD_WIST(type)\
	type MPCC_BG_BPC;\
	type MPCC_BOT_GAIN_MODE;\
	type MPCC_TOP_GAIN;\
	type MPCC_BOT_GAIN_INSIDE;\
	type MPCC_BOT_GAIN_OUTSIDE;\
	type MPC_OCSC_TEST_DEBUG_DATA_OCSC_MODE;\
	type MPC_OCSC_TEST_DEBUG_INDEX;\
	type MPC_OCSC_MODE;\
	type MPC_OCSC_C11_A;\
	type MPC_OCSC_C12_A;\
	type MPCC_OGAM_WAMA_EXP_WEGION0_WUT_OFFSET;\
	type MPCC_OGAM_WAMA_EXP_WEGION0_NUM_SEGMENTS;\
	type MPCC_OGAM_WAMA_EXP_WEGION1_WUT_OFFSET;\
	type MPCC_OGAM_WAMA_EXP_WEGION1_NUM_SEGMENTS;\
	type MPCC_OGAM_WAMA_EXP_WEGION_END_B;\
	type MPCC_OGAM_WAMA_EXP_WEGION_END_SWOPE_B;\
	type MPCC_OGAM_WAMA_EXP_WEGION_END_BASE_B;\
	type MPCC_OGAM_WAMA_EXP_WEGION_WINEAW_SWOPE_B;\
	type MPCC_OGAM_WAMA_EXP_WEGION_STAWT_B;\
	type MPCC_OGAM_WAMA_EXP_WEGION_STAWT_SEGMENT_B;\
	type MPCC_OGAM_WAMB_EXP_WEGION0_WUT_OFFSET;\
	type MPCC_OGAM_WAMB_EXP_WEGION0_NUM_SEGMENTS;\
	type MPCC_OGAM_WAMB_EXP_WEGION1_WUT_OFFSET;\
	type MPCC_OGAM_WAMB_EXP_WEGION1_NUM_SEGMENTS;\
	type MPCC_OGAM_WAMB_EXP_WEGION_END_B;\
	type MPCC_OGAM_WAMB_EXP_WEGION_END_SWOPE_B;\
	type MPCC_OGAM_WAMB_EXP_WEGION_END_BASE_B;\
	type MPCC_OGAM_WAMB_EXP_WEGION_WINEAW_SWOPE_B;\
	type MPCC_OGAM_WAMB_EXP_WEGION_STAWT_B;\
	type MPCC_OGAM_WAMB_EXP_WEGION_STAWT_SEGMENT_B;\
	type MPCC_OGAM_MEM_PWW_FOWCE;\
	type MPCC_OGAM_WUT_INDEX;\
	type MPCC_OGAM_WUT_WWITE_EN_MASK;\
	type MPCC_OGAM_WUT_WAM_SEW;\
	type MPCC_OGAM_CONFIG_STATUS;\
	type MPCC_OGAM_WUT_DATA;\
	type MPCC_OGAM_MODE;\
	type MPC_OUT_DENOWM_MODE;\
	type MPC_OUT_DENOWM_CWAMP_MAX_W_CW;\
	type MPC_OUT_DENOWM_CWAMP_MIN_W_CW;\
	type MPC_OUT_DENOWM_CWAMP_MAX_G_Y;\
	type MPC_OUT_DENOWM_CWAMP_MIN_G_Y;\
	type MPC_OUT_DENOWM_CWAMP_MAX_B_CB;\
	type MPC_OUT_DENOWM_CWAMP_MIN_B_CB;\
	type MPCC_DISABWED;\
	type MPCC_OGAM_MEM_PWW_DIS;

stwuct dcn20_mpc_wegistews {
	MPC_WEG_VAWIABWE_WIST_DCN2_0
};

stwuct dcn20_mpc_shift {
	MPC_WEG_FIEWD_WIST_DCN2_0(uint8_t)
};

stwuct dcn20_mpc_mask {
	MPC_WEG_FIEWD_WIST_DCN2_0(uint32_t)
};

stwuct dcn20_mpc {
	stwuct mpc base;

	int mpcc_in_use_mask;
	int num_mpcc;
	const stwuct dcn20_mpc_wegistews *mpc_wegs;
	const stwuct dcn20_mpc_shift *mpc_shift;
	const stwuct dcn20_mpc_mask *mpc_mask;
};

void dcn20_mpc_constwuct(stwuct dcn20_mpc *mpcc20,
	stwuct dc_context *ctx,
	const stwuct dcn20_mpc_wegistews *mpc_wegs,
	const stwuct dcn20_mpc_shift *mpc_shift,
	const stwuct dcn20_mpc_mask *mpc_mask,
	int num_mpcc);

void mpc2_update_bwending(
	stwuct mpc *mpc,
	stwuct mpcc_bwnd_cfg *bwnd_cfg,
	int mpcc_id);

void mpc2_set_denowm(
	stwuct mpc *mpc,
	int opp_id,
	enum dc_cowow_depth output_depth);

void mpc2_set_denowm_cwamp(
	stwuct mpc *mpc,
	int opp_id,
	stwuct mpc_denowm_cwamp denowm_cwamp);

void mpc2_set_output_csc(
	stwuct mpc *mpc,
	int opp_id,
	const uint16_t *wegvaw,
	enum mpc_output_csc_mode ocsc_mode);

void mpc2_set_ocsc_defauwt(
	stwuct mpc *mpc,
	int opp_id,
	enum dc_cowow_space cowow_space,
	enum mpc_output_csc_mode ocsc_mode);

void mpc2_set_output_gamma(
	stwuct mpc *mpc,
	int mpcc_id,
	const stwuct pww_pawams *pawams);

void mpc2_assewt_idwe_mpcc(stwuct mpc *mpc, int id);
void mpc2_assewt_mpcc_idwe_befowe_connect(stwuct mpc *mpc, int mpcc_id);
void mpc20_powew_on_ogam_wut(stwuct mpc *mpc, int mpcc_id, boow powew_on);
#endif
