library ieee;
use ieee.std_logic_1164.all;

entity ShiftRegister4 is
	generic (N		 : positive := 4);
	port	  (clk	 : in std_logic;
				sin    : in std_logic;
				dataOut: out std_logic_vector(N-1 downto 0));
end ShiftRegister4;

architecture shift of ShiftRegister4 is
signal s_dataOut	: std_logic_vector(N-1 downto 0)
begin
	process
		if(rising_edge(clk)) then
			s_dataOut <= s_dataOut(N-2 downto 0) & sin;
		
		end if;
	
	
	end process;
		dataOut <= s_dataOut;
end shift;
