
==============================================================================
XRT Build Version: 2.12.427 (2021.2)
       Build Date: 2021-10-08 22:10:57
          Hash ID: 2719b6027e185000fc49783171631db03fc0ef79
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2020.2) on 2020-11-18-05:13:29
   Version:                2.12.427
   Kernels:                merge_sort_complete
   Signature:              
   Content:                Bitstream
   UUID (xclbin):          dd4325fc-3f08-8977-9232-931b82807a3f
   Sections:               DEBUG_IP_LAYOUT, BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, 
                           CONNECTIVITY, CLOCK_FREQ_TOPOLOGY, BUILD_METADATA, 
                           EMBEDDED_METADATA, SYSTEM_METADATA, 
                           GROUP_CONNECTIVITY, GROUP_TOPOLOGY
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u280
   Name:                   xdma
   Version:                201920.3
   Generated Version:      Vivado 2019.2 (SW Build: 2742762)
   Created:                Tue Jan 21 23:21:22 2020
   FPGA Device:            xcu280
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au280:1.0
   Board Part:             xilinx.com:au280:part0:1.0
   Platform VBNV:          xilinx_u280_xdma_201920_3
   Static UUID:            f2b82d53-372f-45a4-bbe9-3d1c980216da
   Feature ROM TimeStamp:  1579649056

Clocks
------
   Name:      clk_out1_pfm_top_clkwiz_hbm_aclk_0
   Index:     0
   Type:      SYSTEM
   Frequency: 293 MHz

   Name:      DATA_CLK
   Index:     1
   Type:      DATA
   Frequency: 142 MHz

   Name:      KERNEL_CLK
   Index:     2
   Type:      KERNEL
   Frequency: 500 MHz

Memory Configuration
--------------------
   Name:         HBM[0]
   Index:        0
   Type:         MEM_DDR4
   Base Address: 0x0
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[1]
   Index:        1
   Type:         MEM_DDR4
   Base Address: 0x10000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[2]
   Index:        2
   Type:         MEM_DRAM
   Base Address: 0x20000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[3]
   Index:        3
   Type:         MEM_DRAM
   Base Address: 0x30000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[4]
   Index:        4
   Type:         MEM_DRAM
   Base Address: 0x40000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[5]
   Index:        5
   Type:         MEM_DRAM
   Base Address: 0x50000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[6]
   Index:        6
   Type:         MEM_DRAM
   Base Address: 0x60000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[7]
   Index:        7
   Type:         MEM_DRAM
   Base Address: 0x70000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[8]
   Index:        8
   Type:         MEM_DRAM
   Base Address: 0x80000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[9]
   Index:        9
   Type:         MEM_DRAM
   Base Address: 0x90000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[10]
   Index:        10
   Type:         MEM_DRAM
   Base Address: 0xa0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[11]
   Index:        11
   Type:         MEM_DRAM
   Base Address: 0xb0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[12]
   Index:        12
   Type:         MEM_DRAM
   Base Address: 0xc0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[13]
   Index:        13
   Type:         MEM_DRAM
   Base Address: 0xd0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[14]
   Index:        14
   Type:         MEM_DRAM
   Base Address: 0xe0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[15]
   Index:        15
   Type:         MEM_DRAM
   Base Address: 0xf0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[16]
   Index:        16
   Type:         MEM_DRAM
   Base Address: 0x100000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[17]
   Index:        17
   Type:         MEM_DRAM
   Base Address: 0x110000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[18]
   Index:        18
   Type:         MEM_DRAM
   Base Address: 0x120000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[19]
   Index:        19
   Type:         MEM_DRAM
   Base Address: 0x130000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[20]
   Index:        20
   Type:         MEM_DRAM
   Base Address: 0x140000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[21]
   Index:        21
   Type:         MEM_DRAM
   Base Address: 0x150000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[22]
   Index:        22
   Type:         MEM_DRAM
   Base Address: 0x160000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[23]
   Index:        23
   Type:         MEM_DRAM
   Base Address: 0x170000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[24]
   Index:        24
   Type:         MEM_DRAM
   Base Address: 0x180000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[25]
   Index:        25
   Type:         MEM_DRAM
   Base Address: 0x190000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[26]
   Index:        26
   Type:         MEM_DRAM
   Base Address: 0x1a0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[27]
   Index:        27
   Type:         MEM_DRAM
   Base Address: 0x1b0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[28]
   Index:        28
   Type:         MEM_DRAM
   Base Address: 0x1c0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[29]
   Index:        29
   Type:         MEM_DRAM
   Base Address: 0x1d0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[30]
   Index:        30
   Type:         MEM_DRAM
   Base Address: 0x1e0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[31]
   Index:        31
   Type:         MEM_DRAM
   Base Address: 0x1f0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         DDR[0]
   Index:        32
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         DDR[1]
   Index:        33
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[0]
   Index:        34
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[1]
   Index:        35
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[2]
   Index:        36
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[3]
   Index:        37
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[4]
   Index:        38
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[5]
   Index:        39
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No
==============================================================================
Kernel: merge_sort_complete

Definition
----------
   Signature: merge_sort_complete (ap_uint<64> size, ap_uint<8> num_pass, void* ptr_0, void* out_0_ptr, void* in_1_ptr, void* out_1_ptr, void* in_2_ptr, void* out_2_ptr, void* in_3_ptr, void* out_3_ptr, void* in_4_ptr, void* out_4_ptr, void* in_5_ptr, void* out_5_ptr, void* in_6_ptr, void* out_6_ptr, void* in_7_ptr, void* out_7_ptr, void* in_8_ptr, void* out_8_ptr, void* in_9_ptr, void* out_9_ptr, void* in_10_ptr, void* out_10_ptr, void* in_11_ptr, void* out_11_ptr, void* in_12_ptr, void* out_12_ptr, void* in_13_ptr, void* out_13_ptr, void* in_14_ptr, void* out_14_ptr, void* in_15_ptr, void* out_15_ptr)

Ports
-----
   Port:          m00_axi
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          m01_axi
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          m02_axi
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          m03_axi
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          m04_axi
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          m05_axi
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          m06_axi
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          m07_axi
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          m08_axi
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          m09_axi
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          m10_axi
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          m11_axi
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          m12_axi
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          m13_axi
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          m14_axi
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          m15_axi
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          s_axi_control
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        merge_sort_complete_1
   Base Address: 0x1800000

   Argument:          size
   Register Offset:   0x10
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          num_pass
   Register Offset:   0x18
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          ptr_0
   Register Offset:   0x1c
   Port:              m00_axi
   Memory:            HBM[0] (MEM_DDR4)
   Memory:            HBM[1] (MEM_DDR4)
   Memory:            HBM[2] (MEM_DRAM)
   Memory:            HBM[3] (MEM_DRAM)
   Memory:            HBM[4] (MEM_DRAM)
   Memory:            HBM[5] (MEM_DRAM)
   Memory:            HBM[6] (MEM_DRAM)
   Memory:            HBM[7] (MEM_DRAM)

   Argument:          out_0_ptr
   Register Offset:   0x24
   Port:              m00_axi
   Memory:            HBM[0] (MEM_DDR4)
   Memory:            HBM[1] (MEM_DDR4)
   Memory:            HBM[2] (MEM_DRAM)
   Memory:            HBM[3] (MEM_DRAM)
   Memory:            HBM[4] (MEM_DRAM)
   Memory:            HBM[5] (MEM_DRAM)
   Memory:            HBM[6] (MEM_DRAM)
   Memory:            HBM[7] (MEM_DRAM)

   Argument:          in_1_ptr
   Register Offset:   0x2c
   Port:              m01_axi
   Memory:            HBM[2] (MEM_DRAM)
   Memory:            HBM[3] (MEM_DRAM)

   Argument:          out_1_ptr
   Register Offset:   0x34
   Port:              m01_axi
   Memory:            HBM[2] (MEM_DRAM)
   Memory:            HBM[3] (MEM_DRAM)

   Argument:          in_2_ptr
   Register Offset:   0x3c
   Port:              m02_axi
   Memory:            HBM[4] (MEM_DRAM)
   Memory:            HBM[5] (MEM_DRAM)

   Argument:          out_2_ptr
   Register Offset:   0x44
   Port:              m02_axi
   Memory:            HBM[4] (MEM_DRAM)
   Memory:            HBM[5] (MEM_DRAM)

   Argument:          in_3_ptr
   Register Offset:   0x4c
   Port:              m03_axi
   Memory:            HBM[6] (MEM_DRAM)
   Memory:            HBM[7] (MEM_DRAM)

   Argument:          out_3_ptr
   Register Offset:   0x54
   Port:              m03_axi
   Memory:            HBM[6] (MEM_DRAM)
   Memory:            HBM[7] (MEM_DRAM)

   Argument:          in_4_ptr
   Register Offset:   0x5c
   Port:              m04_axi
   Memory:            HBM[8] (MEM_DRAM)
   Memory:            HBM[9] (MEM_DRAM)
   Memory:            HBM[10] (MEM_DRAM)
   Memory:            HBM[11] (MEM_DRAM)
   Memory:            HBM[12] (MEM_DRAM)
   Memory:            HBM[13] (MEM_DRAM)
   Memory:            HBM[14] (MEM_DRAM)
   Memory:            HBM[15] (MEM_DRAM)

   Argument:          out_4_ptr
   Register Offset:   0x64
   Port:              m04_axi
   Memory:            HBM[8] (MEM_DRAM)
   Memory:            HBM[9] (MEM_DRAM)
   Memory:            HBM[10] (MEM_DRAM)
   Memory:            HBM[11] (MEM_DRAM)
   Memory:            HBM[12] (MEM_DRAM)
   Memory:            HBM[13] (MEM_DRAM)
   Memory:            HBM[14] (MEM_DRAM)
   Memory:            HBM[15] (MEM_DRAM)

   Argument:          in_5_ptr
   Register Offset:   0x6c
   Port:              m05_axi
   Memory:            HBM[10] (MEM_DRAM)
   Memory:            HBM[11] (MEM_DRAM)

   Argument:          out_5_ptr
   Register Offset:   0x74
   Port:              m05_axi
   Memory:            HBM[10] (MEM_DRAM)
   Memory:            HBM[11] (MEM_DRAM)

   Argument:          in_6_ptr
   Register Offset:   0x7c
   Port:              m06_axi
   Memory:            HBM[12] (MEM_DRAM)
   Memory:            HBM[13] (MEM_DRAM)

   Argument:          out_6_ptr
   Register Offset:   0x84
   Port:              m06_axi
   Memory:            HBM[12] (MEM_DRAM)
   Memory:            HBM[13] (MEM_DRAM)

   Argument:          in_7_ptr
   Register Offset:   0x8c
   Port:              m07_axi
   Memory:            HBM[14] (MEM_DRAM)
   Memory:            HBM[15] (MEM_DRAM)

   Argument:          out_7_ptr
   Register Offset:   0x94
   Port:              m07_axi
   Memory:            HBM[14] (MEM_DRAM)
   Memory:            HBM[15] (MEM_DRAM)

   Argument:          in_8_ptr
   Register Offset:   0x9c
   Port:              m08_axi
   Memory:            HBM[16] (MEM_DRAM)
   Memory:            HBM[17] (MEM_DRAM)
   Memory:            HBM[18] (MEM_DRAM)
   Memory:            HBM[19] (MEM_DRAM)
   Memory:            HBM[20] (MEM_DRAM)
   Memory:            HBM[21] (MEM_DRAM)
   Memory:            HBM[22] (MEM_DRAM)
   Memory:            HBM[23] (MEM_DRAM)

   Argument:          out_8_ptr
   Register Offset:   0xa4
   Port:              m08_axi
   Memory:            HBM[16] (MEM_DRAM)
   Memory:            HBM[17] (MEM_DRAM)
   Memory:            HBM[18] (MEM_DRAM)
   Memory:            HBM[19] (MEM_DRAM)
   Memory:            HBM[20] (MEM_DRAM)
   Memory:            HBM[21] (MEM_DRAM)
   Memory:            HBM[22] (MEM_DRAM)
   Memory:            HBM[23] (MEM_DRAM)

   Argument:          in_9_ptr
   Register Offset:   0xac
   Port:              m09_axi
   Memory:            HBM[18] (MEM_DRAM)
   Memory:            HBM[19] (MEM_DRAM)

   Argument:          out_9_ptr
   Register Offset:   0xb4
   Port:              m09_axi
   Memory:            HBM[18] (MEM_DRAM)
   Memory:            HBM[19] (MEM_DRAM)

   Argument:          in_10_ptr
   Register Offset:   0xbc
   Port:              m10_axi
   Memory:            HBM[20] (MEM_DRAM)
   Memory:            HBM[21] (MEM_DRAM)

   Argument:          out_10_ptr
   Register Offset:   0xc4
   Port:              m10_axi
   Memory:            HBM[20] (MEM_DRAM)
   Memory:            HBM[21] (MEM_DRAM)

   Argument:          in_11_ptr
   Register Offset:   0xcc
   Port:              m11_axi
   Memory:            HBM[22] (MEM_DRAM)
   Memory:            HBM[23] (MEM_DRAM)

   Argument:          out_11_ptr
   Register Offset:   0xd4
   Port:              m11_axi
   Memory:            HBM[22] (MEM_DRAM)
   Memory:            HBM[23] (MEM_DRAM)

   Argument:          in_12_ptr
   Register Offset:   0xdc
   Port:              m12_axi
   Memory:            HBM[24] (MEM_DRAM)
   Memory:            HBM[25] (MEM_DRAM)
   Memory:            HBM[26] (MEM_DRAM)
   Memory:            HBM[27] (MEM_DRAM)
   Memory:            HBM[28] (MEM_DRAM)
   Memory:            HBM[29] (MEM_DRAM)
   Memory:            HBM[30] (MEM_DRAM)
   Memory:            HBM[31] (MEM_DRAM)

   Argument:          out_12_ptr
   Register Offset:   0xe4
   Port:              m12_axi
   Memory:            HBM[24] (MEM_DRAM)
   Memory:            HBM[25] (MEM_DRAM)
   Memory:            HBM[26] (MEM_DRAM)
   Memory:            HBM[27] (MEM_DRAM)
   Memory:            HBM[28] (MEM_DRAM)
   Memory:            HBM[29] (MEM_DRAM)
   Memory:            HBM[30] (MEM_DRAM)
   Memory:            HBM[31] (MEM_DRAM)

   Argument:          in_13_ptr
   Register Offset:   0xec
   Port:              m13_axi
   Memory:            HBM[26] (MEM_DRAM)
   Memory:            HBM[27] (MEM_DRAM)

   Argument:          out_13_ptr
   Register Offset:   0xf4
   Port:              m13_axi
   Memory:            HBM[26] (MEM_DRAM)
   Memory:            HBM[27] (MEM_DRAM)

   Argument:          in_14_ptr
   Register Offset:   0xfc
   Port:              m14_axi
   Memory:            HBM[28] (MEM_DRAM)
   Memory:            HBM[29] (MEM_DRAM)

   Argument:          out_14_ptr
   Register Offset:   0x104
   Port:              m14_axi
   Memory:            HBM[28] (MEM_DRAM)
   Memory:            HBM[29] (MEM_DRAM)

   Argument:          in_15_ptr
   Register Offset:   0x10c
   Port:              m15_axi
   Memory:            HBM[30] (MEM_DRAM)
   Memory:            HBM[31] (MEM_DRAM)

   Argument:          out_15_ptr
   Register Offset:   0x114
   Port:              m15_axi
   Memory:            HBM[30] (MEM_DRAM)
   Memory:            HBM[31] (MEM_DRAM)
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2020.2 - 2020-11-18-05:13:29 (SW BUILD: 0)
   Command Line:  v++ --config ./constraints/krnl_hbm.cfg --config ./constraints/pnr.cfg --connectivity.sp merge_sort_complete_1.m00_axi:HBM[0:7] --connectivity.sp merge_sort_complete_1.m01_axi:HBM[2:3] --connectivity.sp merge_sort_complete_1.m02_axi:HBM[4:5] --connectivity.sp merge_sort_complete_1.m03_axi:HBM[6:7] --connectivity.sp merge_sort_complete_1.m04_axi:HBM[8:15] --connectivity.sp merge_sort_complete_1.m05_axi:HBM[10:11] --connectivity.sp merge_sort_complete_1.m06_axi:HBM[12:13] --connectivity.sp merge_sort_complete_1.m07_axi:HBM[14:15] --connectivity.sp merge_sort_complete_1.m08_axi:HBM[16:23] --connectivity.sp merge_sort_complete_1.m09_axi:HBM[18:19] --connectivity.sp merge_sort_complete_1.m10_axi:HBM[20:21] --connectivity.sp merge_sort_complete_1.m11_axi:HBM[22:23] --connectivity.sp merge_sort_complete_1.m12_axi:HBM[24:31] --connectivity.sp merge_sort_complete_1.m13_axi:HBM[26:27] --connectivity.sp merge_sort_complete_1.m14_axi:HBM[28:29] --connectivity.sp merge_sort_complete_1.m15_axi:HBM[30:31] --input_files _x.hw.xilinx_u280_xdma_201920_3/merge_sort_complete.xo --jobs 8 --link --optimize 0 --output ./build_dir.hw.xilinx_u280_xdma_201920_3/merge_sort_complete.link.xclbin --platform xilinx_u280_xdma_201920_3 --report_level 0 --save-temps --target hw --temp_dir ./_x.hw.xilinx_u280_xdma_201920_3 --vivado.prop run.impl_1.STEPS.OPT_DESIGN.TCL.PRE=./constraints/pnr.xdc --vivado.prop run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=Explore --vivado.prop run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=EarlyBlockPlacement --vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true --vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=Explore --vivado.prop run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED=true --vivado.prop run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE=AggressiveExplore 
   Options:       --config ./constraints/krnl_hbm.cfg
                  --config ./constraints/pnr.cfg
                  --connectivity.sp merge_sort_complete_1.m00_axi:HBM[0:7]
                  --connectivity.sp merge_sort_complete_1.m01_axi:HBM[2:3]
                  --connectivity.sp merge_sort_complete_1.m02_axi:HBM[4:5]
                  --connectivity.sp merge_sort_complete_1.m03_axi:HBM[6:7]
                  --connectivity.sp merge_sort_complete_1.m04_axi:HBM[8:15]
                  --connectivity.sp merge_sort_complete_1.m05_axi:HBM[10:11]
                  --connectivity.sp merge_sort_complete_1.m06_axi:HBM[12:13]
                  --connectivity.sp merge_sort_complete_1.m07_axi:HBM[14:15]
                  --connectivity.sp merge_sort_complete_1.m08_axi:HBM[16:23]
                  --connectivity.sp merge_sort_complete_1.m09_axi:HBM[18:19]
                  --connectivity.sp merge_sort_complete_1.m10_axi:HBM[20:21]
                  --connectivity.sp merge_sort_complete_1.m11_axi:HBM[22:23]
                  --connectivity.sp merge_sort_complete_1.m12_axi:HBM[24:31]
                  --connectivity.sp merge_sort_complete_1.m13_axi:HBM[26:27]
                  --connectivity.sp merge_sort_complete_1.m14_axi:HBM[28:29]
                  --connectivity.sp merge_sort_complete_1.m15_axi:HBM[30:31]
                  --input_files _x.hw.xilinx_u280_xdma_201920_3/merge_sort_complete.xo
                  --jobs 8
                  --link
                  --optimize 0
                  --output ./build_dir.hw.xilinx_u280_xdma_201920_3/merge_sort_complete.link.xclbin
                  --platform xilinx_u280_xdma_201920_3
                  --report_level 0
                  --save-temps
                  --target hw
                  --temp_dir ./_x.hw.xilinx_u280_xdma_201920_3
                  --vivado.prop run.impl_1.STEPS.OPT_DESIGN.TCL.PRE=./constraints/pnr.xdc
                  --vivado.prop run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=Explore
                  --vivado.prop run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=EarlyBlockPlacement
                  --vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true
                  --vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=Explore
                  --vivado.prop run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED=true
                  --vivado.prop run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE=AggressiveExplore 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
